
*** Running vivado
    with args -log re2_copro_re2_copro_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source re2_copro_re2_copro_0_1.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source re2_copro_re2_copro_0_1.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 441.453 ; gain = 150.793
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/danie/Documents/GitHub/regex_coprocessor_safe/proj/ip_repo/re2_copro_1'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/danie/Documents/GitHub/regex_coprocessor_safe/proj/ip_repo/re2_copro_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 482.418 ; gain = 40.965
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/danie/Documents/GitHub/regex_coprocessor_safe/proj/regex_copro/regex_copro.cache/ip 
Command: synth_design -top re2_copro_re2_copro_0_1 -part xczu3eg-sbva484-1-i -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12904 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 714.641 ; gain = 232.223
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 're2_copro_re2_copro_0_1' [c:/Users/danie/Documents/GitHub/regex_coprocessor_safe/proj/regex_copro/regex_copro.srcs/sources_1/bd/re2_copro/ip/re2_copro_re2_copro_0_1/synth/re2_copro_re2_copro_0_1.v:57]
INFO: [Synth 8-6157] synthesizing module 're2_copro_v1' [c:/Users/danie/Documents/GitHub/regex_coprocessor_safe/proj/regex_copro/regex_copro.srcs/sources_1/bd/re2_copro/ipshared/7671/hdl/re2_copro_v1.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 're2_copro_v1_S00_AXI' [c:/Users/danie/Documents/GitHub/regex_coprocessor_safe/proj/regex_copro/regex_copro.srcs/sources_1/bd/re2_copro/ipshared/7671/hdl/re2_copro_v1_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'AXI_top' [c:/Users/danie/Documents/GitHub/regex_coprocessor_safe/proj/regex_copro/regex_copro.srcs/sources_1/bd/hdl_src/rtl/AXI/AXI_top.sv:7]
	Parameter BRAM_READ_WIDTH bound to: 64 - type: integer 
	Parameter BRAM_READ_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter BRAM_WRITE_WIDTH bound to: 32 - type: integer 
	Parameter BRAM_WRITE_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter BRAM_WE_WIDTH bound to: 4 - type: integer 
	Parameter BYTE_ADDR_OFFSET_IN_REG bound to: 1 - type: integer 
	Parameter BB_N bound to: 8 - type: integer 
	Parameter FIFO_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter CHANNEL_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter LATENCY_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter CACHE_WIDTH_BITS bound to: 4 - type: integer 
	Parameter CACHE_BLOCK_WIDTH_BITS bound to: 2 - type: integer 
	Parameter BASIC_BLOCK_PIPELINED bound to: 1 - type: integer 
	Parameter PC_WIDTH bound to: 8 - type: integer 
	Parameter CHARACTER_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/danie/Documents/GitHub/regex_coprocessor_safe/proj/regex_copro/regex_copro.srcs/sources_1/bd/hdl_src/rtl/AXI/AXI_top.sv:102]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/danie/Documents/GitHub/regex_coprocessor_safe/proj/regex_copro/regex_copro.srcs/sources_1/bd/hdl_src/rtl/AXI/AXI_top.sv:139]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/danie/Documents/GitHub/regex_coprocessor_safe/proj/regex_copro/regex_copro.srcs/sources_1/bd/hdl_src/rtl/AXI/AXI_top.sv:99]
INFO: [Synth 8-6157] synthesizing module 'bram' [c:/Users/danie/Documents/GitHub/regex_coprocessor_safe/proj/regex_copro/regex_copro.srcs/sources_1/bd/hdl_src/rtl/memories/bram.sv:2]
	Parameter READ_WIDTH bound to: 64 - type: integer 
	Parameter READ_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter WRITE_WIDTH bound to: 32 - type: integer 
	Parameter WRITE_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter WE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'BRAM_SDP_MACRO' [C:/Xilinx/Vivado/2019.2/data/verilog/src/unimacro/BRAM_SDP_MACRO.v:34]
	Parameter BRAM_SIZE bound to: 36Kb - type: string 
	Parameter DEVICE bound to: 7SERIES - type: string 
	Parameter DO_REG bound to: 0 - type: integer 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_40 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_41 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_42 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_43 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_44 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_45 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_46 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_47 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_48 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_49 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_50 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_51 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_52 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_53 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_54 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_55 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_56 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_57 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_58 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_59 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_60 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_61 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_62 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_63 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_64 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_65 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_66 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_67 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_68 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_69 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_70 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_71 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_72 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_73 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_74 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_75 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_76 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_77 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_78 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_79 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_FILE bound to: NONE - type: string 
	Parameter READ_WIDTH bound to: 64 - type: integer 
	Parameter SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter SIM_MODE bound to: SAFE - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter WRITE_MODE bound to: READ_FIRST - type: string 
	Parameter WRITE_WIDTH bound to: 32 - type: integer 
	Parameter READ_P bound to: FALSE - type: string 
	Parameter WRITE_P bound to: FALSE - type: string 
	Parameter valid_width bound to: TRUE - type: string 
	Parameter DIP_WIDTH bound to: 0 - type: integer 
	Parameter DOP_WIDTH bound to: 0 - type: integer 
	Parameter DI_WIDTH bound to: 32 - type: integer 
	Parameter DO_WIDTH bound to: 64 - type: integer 
	Parameter RDADDR_WIDTH bound to: 9 - type: integer 
	Parameter WRADDR_WIDTH bound to: 10 - type: integer 
	Parameter WE_WIDTH bound to: 4 - type: integer 
	Parameter rd_width bound to: 72 - type: integer 
	Parameter wr_width bound to: 36 - type: integer 
	Parameter RD_BYTE_WIDTH bound to: 8 - type: integer 
	Parameter WR_WIDTHP bound to: 8 - type: integer 
	Parameter RD_WIDTHP bound to: 8 - type: integer 
	Parameter greatest_width bound to: 64 - type: integer 
	Parameter MAX_ADDR_SIZE bound to: 16 - type: integer 
	Parameter MAX_D_SIZE bound to: 64 - type: integer 
	Parameter MAX_DP_SIZE bound to: 8 - type: integer 
	Parameter MAX_WE_SIZE bound to: 8 - type: integer 
	Parameter fin_rd_width bound to: 64 - type: integer 
	Parameter fin_wr_width bound to: 32 - type: integer 
	Parameter INIT_SRVAL_WIDTH_SIZE bound to: 72 - type: integer 
	Parameter init_tmp bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter srval_tmp bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter sim_device_pm bound to: 7SERIES - type: string 
INFO: [Synth 8-6157] synthesizing module 'RAMB36E1' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:76110]
	Parameter DOA_REG bound to: 0 - type: integer 
	Parameter DOB_REG bound to: 0 - type: integer 
	Parameter EN_ECC_READ bound to: FALSE - type: string 
	Parameter EN_ECC_WRITE bound to: FALSE - type: string 
	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_40 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_41 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_42 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_43 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_44 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_45 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_46 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_47 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_48 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_49 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_50 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_51 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_52 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_53 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_54 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_55 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_56 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_57 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_58 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_59 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_60 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_61 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_62 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_63 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_64 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_65 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_66 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_67 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_68 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_69 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_70 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_71 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_72 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_73 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_74 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_75 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_76 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_77 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_78 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_79 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_A bound to: 36'b000000000000000000000000000000000000 
	Parameter INIT_B bound to: 36'b000000000000000000000000000000000000 
	Parameter INIT_FILE bound to: NONE - type: string 
	Parameter IS_CLKARDCLK_INVERTED bound to: 1'b0 
	Parameter IS_CLKBWRCLK_INVERTED bound to: 1'b0 
	Parameter IS_ENARDEN_INVERTED bound to: 1'b0 
	Parameter IS_ENBWREN_INVERTED bound to: 1'b0 
	Parameter IS_RSTRAMARSTRAM_INVERTED bound to: 1'b0 
	Parameter IS_RSTRAMB_INVERTED bound to: 1'b0 
	Parameter IS_RSTREGARSTREG_INVERTED bound to: 1'b0 
	Parameter IS_RSTREGB_INVERTED bound to: 1'b0 
	Parameter RAM_EXTENSION_A bound to: NONE - type: string 
	Parameter RAM_EXTENSION_B bound to: NONE - type: string 
	Parameter RAM_MODE bound to: SDP - type: string 
	Parameter RDADDR_COLLISION_HWCONFIG bound to: DELAYED_WRITE - type: string 
	Parameter READ_WIDTH_A bound to: 72 - type: integer 
	Parameter READ_WIDTH_B bound to: 0 - type: integer 
	Parameter RSTREG_PRIORITY_A bound to: RSTREG - type: string 
	Parameter RSTREG_PRIORITY_B bound to: RSTREG - type: string 
	Parameter SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL_A bound to: 36'b000000000000000000000000000000000000 
	Parameter SRVAL_B bound to: 36'b000000000000000000000000000000000000 
	Parameter WRITE_MODE_A bound to: READ_FIRST - type: string 
	Parameter WRITE_MODE_B bound to: READ_FIRST - type: string 
	Parameter WRITE_WIDTH_A bound to: 0 - type: integer 
	Parameter WRITE_WIDTH_B bound to: 36 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'RAMB36E1' (1#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:76110]
INFO: [Synth 8-6155] done synthesizing module 'BRAM_SDP_MACRO' (2#1) [C:/Xilinx/Vivado/2019.2/data/verilog/src/unimacro/BRAM_SDP_MACRO.v:34]
INFO: [Synth 8-6155] done synthesizing module 'bram' (3#1) [c:/Users/danie/Documents/GitHub/regex_coprocessor_safe/proj/regex_copro/regex_copro.srcs/sources_1/bd/hdl_src/rtl/memories/bram.sv:2]
INFO: [Synth 8-6157] synthesizing module 'regex_coprocessor_top' [c:/Users/danie/Documents/GitHub/regex_coprocessor_safe/proj/regex_copro/regex_copro.srcs/sources_1/bd/hdl_src/rtl/coprocessor/regex_coprocessor_top.sv:46]
	Parameter PC_WIDTH bound to: 8 - type: integer 
	Parameter LATENCY_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter FIFO_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter CHANNEL_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter CHARACTER_WIDTH bound to: 8 - type: integer 
	Parameter MEMORY_WIDTH bound to: 64 - type: integer 
	Parameter MEMORY_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter BB_N bound to: 8 - type: integer 
	Parameter CACHE_WIDTH_BITS bound to: 4 - type: integer 
	Parameter CACHE_BLOCK_WIDTH_BITS bound to: 2 - type: integer 
	Parameter BASIC_BLOCK_PIPELINED bound to: 1 - type: integer 
	Parameter REG_WIDTH bound to: 32 - type: integer 
	Parameter CONSIDER_PIPELINE_FIFO bound to: 0 - type: integer 
	Parameter C_ADDR_OFFSET bound to: 3 - type: integer 
	Parameter start_pc bound to: 8'b00000000 
INFO: [Synth 8-6157] synthesizing module 'memory_read_iface' [c:/Users/danie/Documents/GitHub/regex_coprocessor_safe/proj/regex_copro/regex_copro.srcs/sources_1/bd/hdl_src/rtl/memories/memory_read_iface.sv:1]
	Parameter MEMORY_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter MEMORY_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'memory_read_iface' (3#1) [c:/Users/danie/Documents/GitHub/regex_coprocessor_safe/proj/regex_copro/regex_copro.srcs/sources_1/bd/hdl_src/rtl/memories/memory_read_iface.sv:1]
INFO: [Synth 8-6157] synthesizing module 'channel_iface' [c:/Users/danie/Documents/GitHub/regex_coprocessor_safe/proj/regex_copro/regex_copro.srcs/sources_1/bd/hdl_src/rtl/coprocessor/channel_iface.sv:1]
	Parameter N bound to: 9 - type: integer 
	Parameter LATENCY_COUNT_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'channel_iface' (3#1) [c:/Users/danie/Documents/GitHub/regex_coprocessor_safe/proj/regex_copro/regex_copro.srcs/sources_1/bd/hdl_src/rtl/coprocessor/channel_iface.sv:1]
INFO: [Synth 8-6157] synthesizing module 'memory_read_iface' [c:/Users/danie/Documents/GitHub/regex_coprocessor_safe/proj/regex_copro/regex_copro.srcs/sources_1/bd/hdl_src/rtl/memories/memory_read_iface.sv:1]
	Parameter MEMORY_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter MEMORY_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'memory_read_iface' (3#1) [c:/Users/danie/Documents/GitHub/regex_coprocessor_safe/proj/regex_copro/regex_copro.srcs/sources_1/bd/hdl_src/rtl/memories/memory_read_iface.sv:1]
INFO: [Synth 8-6157] synthesizing module 'topology_token_ring' [c:/Users/danie/Documents/GitHub/regex_coprocessor_safe/proj/regex_copro/regex_copro.srcs/sources_1/bd/hdl_src/rtl/coprocessor/topology_token_ring.sv:1]
	Parameter BB_N bound to: 8 - type: integer 
	Parameter PC_WIDTH bound to: 8 - type: integer 
	Parameter LATENCY_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter FIFO_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter CHARACTER_WIDTH bound to: 8 - type: integer 
	Parameter MEMORY_WIDTH bound to: 64 - type: integer 
	Parameter MEMORY_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter CACHE_WIDTH_BITS bound to: 4 - type: integer 
	Parameter CACHE_BLOCK_WIDTH_BITS bound to: 2 - type: integer 
	Parameter PIPELINED bound to: 1 - type: integer 
	Parameter CONSIDER_PIPELINE_FIFO bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'memory_read_iface' [c:/Users/danie/Documents/GitHub/regex_coprocessor_safe/proj/regex_copro/regex_copro.srcs/sources_1/bd/hdl_src/rtl/memories/memory_read_iface.sv:1]
	Parameter MEMORY_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter MEMORY_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'memory_read_iface' (3#1) [c:/Users/danie/Documents/GitHub/regex_coprocessor_safe/proj/regex_copro/regex_copro.srcs/sources_1/bd/hdl_src/rtl/memories/memory_read_iface.sv:1]
INFO: [Synth 8-6157] synthesizing module 'memory_read_iface' [c:/Users/danie/Documents/GitHub/regex_coprocessor_safe/proj/regex_copro/regex_copro.srcs/sources_1/bd/hdl_src/rtl/memories/memory_read_iface.sv:1]
	Parameter MEMORY_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter MEMORY_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'memory_read_iface' (3#1) [c:/Users/danie/Documents/GitHub/regex_coprocessor_safe/proj/regex_copro/regex_copro.srcs/sources_1/bd/hdl_src/rtl/memories/memory_read_iface.sv:1]
INFO: [Synth 8-6157] synthesizing module 'memory_read_iface' [c:/Users/danie/Documents/GitHub/regex_coprocessor_safe/proj/regex_copro/regex_copro.srcs/sources_1/bd/hdl_src/rtl/memories/memory_read_iface.sv:1]
	Parameter MEMORY_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter MEMORY_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'memory_read_iface' (3#1) [c:/Users/danie/Documents/GitHub/regex_coprocessor_safe/proj/regex_copro/regex_copro.srcs/sources_1/bd/hdl_src/rtl/memories/memory_read_iface.sv:1]
INFO: [Synth 8-6157] synthesizing module 'memory_read_iface' [c:/Users/danie/Documents/GitHub/regex_coprocessor_safe/proj/regex_copro/regex_copro.srcs/sources_1/bd/hdl_src/rtl/memories/memory_read_iface.sv:1]
	Parameter MEMORY_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter MEMORY_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'memory_read_iface' (3#1) [c:/Users/danie/Documents/GitHub/regex_coprocessor_safe/proj/regex_copro/regex_copro.srcs/sources_1/bd/hdl_src/rtl/memories/memory_read_iface.sv:1]
INFO: [Synth 8-6157] synthesizing module 'memory_read_iface' [c:/Users/danie/Documents/GitHub/regex_coprocessor_safe/proj/regex_copro/regex_copro.srcs/sources_1/bd/hdl_src/rtl/memories/memory_read_iface.sv:1]
	Parameter MEMORY_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter MEMORY_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'memory_read_iface' (3#1) [c:/Users/danie/Documents/GitHub/regex_coprocessor_safe/proj/regex_copro/regex_copro.srcs/sources_1/bd/hdl_src/rtl/memories/memory_read_iface.sv:1]
INFO: [Synth 8-6157] synthesizing module 'memory_read_iface' [c:/Users/danie/Documents/GitHub/regex_coprocessor_safe/proj/regex_copro/regex_copro.srcs/sources_1/bd/hdl_src/rtl/memories/memory_read_iface.sv:1]
	Parameter MEMORY_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter MEMORY_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'memory_read_iface' (3#1) [c:/Users/danie/Documents/GitHub/regex_coprocessor_safe/proj/regex_copro/regex_copro.srcs/sources_1/bd/hdl_src/rtl/memories/memory_read_iface.sv:1]
INFO: [Synth 8-6157] synthesizing module 'memory_read_iface' [c:/Users/danie/Documents/GitHub/regex_coprocessor_safe/proj/regex_copro/regex_copro.srcs/sources_1/bd/hdl_src/rtl/memories/memory_read_iface.sv:1]
	Parameter MEMORY_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter MEMORY_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'memory_read_iface' (3#1) [c:/Users/danie/Documents/GitHub/regex_coprocessor_safe/proj/regex_copro/regex_copro.srcs/sources_1/bd/hdl_src/rtl/memories/memory_read_iface.sv:1]
INFO: [Synth 8-6157] synthesizing module 'memory_read_iface' [c:/Users/danie/Documents/GitHub/regex_coprocessor_safe/proj/regex_copro/regex_copro.srcs/sources_1/bd/hdl_src/rtl/memories/memory_read_iface.sv:1]
	Parameter MEMORY_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter MEMORY_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'memory_read_iface' (3#1) [c:/Users/danie/Documents/GitHub/regex_coprocessor_safe/proj/regex_copro/regex_copro.srcs/sources_1/bd/hdl_src/rtl/memories/memory_read_iface.sv:1]
INFO: [Synth 8-6157] synthesizing module 'channel_iface' [c:/Users/danie/Documents/GitHub/regex_coprocessor_safe/proj/regex_copro/regex_copro.srcs/sources_1/bd/hdl_src/rtl/coprocessor/channel_iface.sv:1]
	Parameter N bound to: 9 - type: integer 
	Parameter LATENCY_COUNT_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'channel_iface' (3#1) [c:/Users/danie/Documents/GitHub/regex_coprocessor_safe/proj/regex_copro/regex_copro.srcs/sources_1/bd/hdl_src/rtl/coprocessor/channel_iface.sv:1]
INFO: [Synth 8-6157] synthesizing module 'channel_iface' [c:/Users/danie/Documents/GitHub/regex_coprocessor_safe/proj/regex_copro/regex_copro.srcs/sources_1/bd/hdl_src/rtl/coprocessor/channel_iface.sv:1]
	Parameter N bound to: 9 - type: integer 
	Parameter LATENCY_COUNT_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'channel_iface' (3#1) [c:/Users/danie/Documents/GitHub/regex_coprocessor_safe/proj/regex_copro/regex_copro.srcs/sources_1/bd/hdl_src/rtl/coprocessor/channel_iface.sv:1]
INFO: [Synth 8-6157] synthesizing module 'channel_iface' [c:/Users/danie/Documents/GitHub/regex_coprocessor_safe/proj/regex_copro/regex_copro.srcs/sources_1/bd/hdl_src/rtl/coprocessor/channel_iface.sv:1]
	Parameter N bound to: 9 - type: integer 
	Parameter LATENCY_COUNT_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'channel_iface' (3#1) [c:/Users/danie/Documents/GitHub/regex_coprocessor_safe/proj/regex_copro/regex_copro.srcs/sources_1/bd/hdl_src/rtl/coprocessor/channel_iface.sv:1]
INFO: [Synth 8-6157] synthesizing module 'channel_iface' [c:/Users/danie/Documents/GitHub/regex_coprocessor_safe/proj/regex_copro/regex_copro.srcs/sources_1/bd/hdl_src/rtl/coprocessor/channel_iface.sv:1]
	Parameter N bound to: 9 - type: integer 
	Parameter LATENCY_COUNT_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'channel_iface' (3#1) [c:/Users/danie/Documents/GitHub/regex_coprocessor_safe/proj/regex_copro/regex_copro.srcs/sources_1/bd/hdl_src/rtl/coprocessor/channel_iface.sv:1]
INFO: [Synth 8-6157] synthesizing module 'channel_iface' [c:/Users/danie/Documents/GitHub/regex_coprocessor_safe/proj/regex_copro/regex_copro.srcs/sources_1/bd/hdl_src/rtl/coprocessor/channel_iface.sv:1]
	Parameter N bound to: 9 - type: integer 
	Parameter LATENCY_COUNT_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'channel_iface' (3#1) [c:/Users/danie/Documents/GitHub/regex_coprocessor_safe/proj/regex_copro/regex_copro.srcs/sources_1/bd/hdl_src/rtl/coprocessor/channel_iface.sv:1]
INFO: [Synth 8-6157] synthesizing module 'channel_iface' [c:/Users/danie/Documents/GitHub/regex_coprocessor_safe/proj/regex_copro/regex_copro.srcs/sources_1/bd/hdl_src/rtl/coprocessor/channel_iface.sv:1]
	Parameter N bound to: 9 - type: integer 
	Parameter LATENCY_COUNT_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'channel_iface' (3#1) [c:/Users/danie/Documents/GitHub/regex_coprocessor_safe/proj/regex_copro/regex_copro.srcs/sources_1/bd/hdl_src/rtl/coprocessor/channel_iface.sv:1]
INFO: [Synth 8-6157] synthesizing module 'channel_iface' [c:/Users/danie/Documents/GitHub/regex_coprocessor_safe/proj/regex_copro/regex_copro.srcs/sources_1/bd/hdl_src/rtl/coprocessor/channel_iface.sv:1]
	Parameter N bound to: 9 - type: integer 
	Parameter LATENCY_COUNT_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'channel_iface' (3#1) [c:/Users/danie/Documents/GitHub/regex_coprocessor_safe/proj/regex_copro/regex_copro.srcs/sources_1/bd/hdl_src/rtl/coprocessor/channel_iface.sv:1]
INFO: [Synth 8-6157] synthesizing module 'channel_iface' [c:/Users/danie/Documents/GitHub/regex_coprocessor_safe/proj/regex_copro/regex_copro.srcs/sources_1/bd/hdl_src/rtl/coprocessor/channel_iface.sv:1]
	Parameter N bound to: 9 - type: integer 
	Parameter LATENCY_COUNT_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'channel_iface' (3#1) [c:/Users/danie/Documents/GitHub/regex_coprocessor_safe/proj/regex_copro/regex_copro.srcs/sources_1/bd/hdl_src/rtl/coprocessor/channel_iface.sv:1]
INFO: [Synth 8-6157] synthesizing module 'channel_iface' [c:/Users/danie/Documents/GitHub/regex_coprocessor_safe/proj/regex_copro/regex_copro.srcs/sources_1/bd/hdl_src/rtl/coprocessor/channel_iface.sv:1]
	Parameter N bound to: 9 - type: integer 
	Parameter LATENCY_COUNT_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'channel_iface' (3#1) [c:/Users/danie/Documents/GitHub/regex_coprocessor_safe/proj/regex_copro/regex_copro.srcs/sources_1/bd/hdl_src/rtl/coprocessor/channel_iface.sv:1]
INFO: [Synth 8-6157] synthesizing module 'engine_and_station' [c:/Users/danie/Documents/GitHub/regex_coprocessor_safe/proj/regex_copro/regex_copro.srcs/sources_1/bd/hdl_src/rtl/coprocessor/engine_and_station.sv:20]
	Parameter PC_WIDTH bound to: 8 - type: integer 
	Parameter LATENCY_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter FIFO_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter CHARACTER_WIDTH bound to: 8 - type: integer 
	Parameter MEMORY_WIDTH bound to: 64 - type: integer 
	Parameter MEMORY_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter CACHE_WIDTH_BITS bound to: 4 - type: integer 
	Parameter CACHE_BLOCK_WIDTH_BITS bound to: 2 - type: integer 
	Parameter PIPELINED bound to: 1 - type: integer 
	Parameter CONSIDER_PIPELINE_FIFO bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'channel_iface' [c:/Users/danie/Documents/GitHub/regex_coprocessor_safe/proj/regex_copro/regex_copro.srcs/sources_1/bd/hdl_src/rtl/coprocessor/channel_iface.sv:1]
	Parameter N bound to: 9 - type: integer 
	Parameter LATENCY_COUNT_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'channel_iface' (3#1) [c:/Users/danie/Documents/GitHub/regex_coprocessor_safe/proj/regex_copro/regex_copro.srcs/sources_1/bd/hdl_src/rtl/coprocessor/channel_iface.sv:1]
INFO: [Synth 8-6157] synthesizing module 'channel_iface' [c:/Users/danie/Documents/GitHub/regex_coprocessor_safe/proj/regex_copro/regex_copro.srcs/sources_1/bd/hdl_src/rtl/coprocessor/channel_iface.sv:1]
	Parameter N bound to: 9 - type: integer 
	Parameter LATENCY_COUNT_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'channel_iface' (3#1) [c:/Users/danie/Documents/GitHub/regex_coprocessor_safe/proj/regex_copro/regex_copro.srcs/sources_1/bd/hdl_src/rtl/coprocessor/channel_iface.sv:1]
INFO: [Synth 8-6157] synthesizing module 'channel_iface' [c:/Users/danie/Documents/GitHub/regex_coprocessor_safe/proj/regex_copro/regex_copro.srcs/sources_1/bd/hdl_src/rtl/coprocessor/channel_iface.sv:1]
	Parameter N bound to: 9 - type: integer 
	Parameter LATENCY_COUNT_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'channel_iface' (3#1) [c:/Users/danie/Documents/GitHub/regex_coprocessor_safe/proj/regex_copro/regex_copro.srcs/sources_1/bd/hdl_src/rtl/coprocessor/channel_iface.sv:1]
INFO: [Synth 8-6157] synthesizing module 'engine_interfaced' [c:/Users/danie/Documents/GitHub/regex_coprocessor_safe/proj/regex_copro/regex_copro.srcs/sources_1/bd/hdl_src/rtl/coprocessor/engine_interfaced.sv:1]
	Parameter PC_WIDTH bound to: 8 - type: integer 
	Parameter LATENCY_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter FIFO_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter CHARACTER_WIDTH bound to: 8 - type: integer 
	Parameter MEMORY_WIDTH bound to: 64 - type: integer 
	Parameter MEMORY_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter CACHE_WIDTH_BITS bound to: 4 - type: integer 
	Parameter CACHE_BLOCK_WIDTH_BITS bound to: 2 - type: integer 
	Parameter PIPELINED bound to: 1 - type: integer 
	Parameter CONSIDER_PIPELINE_FIFO bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'engine' [c:/Users/danie/Documents/GitHub/regex_coprocessor_safe/proj/regex_copro/regex_copro.srcs/sources_1/bd/hdl_src/rtl/coprocessor/engine.sv:41]
	Parameter PC_WIDTH bound to: 8 - type: integer 
	Parameter LATENCY_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter FIFO_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter CHARACTER_WIDTH bound to: 8 - type: integer 
	Parameter MEMORY_WIDTH bound to: 64 - type: integer 
	Parameter MEMORY_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter CACHE_WIDTH_BITS bound to: 4 - type: integer 
	Parameter CACHE_BLOCK_WIDTH_BITS bound to: 2 - type: integer 
	Parameter PIPELINED bound to: 1 - type: integer 
	Parameter CONSIDER_PIPELINE_FIFO bound to: 0 - type: integer 
	Parameter I_WIDTH bound to: 16 - type: integer 
	Parameter OFFSET_I bound to: 2 - type: integer 
	Parameter CPU_MEMORY_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter REGEX_CPU_FIFO_WIDTH_POWER_OF_2 bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'regex_cpu_pipelined' [c:/Users/danie/Documents/GitHub/regex_coprocessor_safe/proj/regex_copro/regex_copro.srcs/sources_1/bd/hdl_src/rtl/CPU/regex_cpu_pipelined.sv:6]
	Parameter PC_WIDTH bound to: 8 - type: integer 
	Parameter CHARACTER_WIDTH bound to: 8 - type: integer 
	Parameter MEMORY_WIDTH bound to: 16 - type: integer 
	Parameter MEMORY_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter FIFO_WIDTH_POWER_OF_2 bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/danie/Documents/GitHub/regex_coprocessor_safe/proj/regex_copro/regex_copro.srcs/sources_1/bd/hdl_src/rtl/CPU/regex_cpu_pipelined.sv:190]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/danie/Documents/GitHub/regex_coprocessor_safe/proj/regex_copro/regex_copro.srcs/sources_1/bd/hdl_src/rtl/CPU/regex_cpu_pipelined.sv:269]
INFO: [Synth 8-6157] synthesizing module 'arbiter_2_rr' [c:/Users/danie/Documents/GitHub/regex_coprocessor_safe/proj/regex_copro/regex_copro.srcs/sources_1/bd/hdl_src/rtl/arbiters/arbiter_2_rr.sv:5]
	Parameter DWIDTH bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'arbiter_rr_n' [c:/Users/danie/Documents/GitHub/regex_coprocessor_safe/proj/regex_copro/regex_copro.srcs/sources_1/bd/hdl_src/rtl/arbiters/arbiter_rr_n.sv:5]
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'arbitration_logic_rr' [c:/Users/danie/Documents/GitHub/regex_coprocessor_safe/proj/regex_copro/regex_copro.srcs/sources_1/bd/hdl_src/rtl/arbiters/arbitration_logic_rr.sv:1]
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'arbitration_logic_fixed' [c:/Users/danie/Documents/GitHub/regex_coprocessor_safe/proj/regex_copro/regex_copro.srcs/sources_1/bd/hdl_src/rtl/arbiters/arbitration_logic_fixed.sv:1]
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'arbitration_logic_fixed' (4#1) [c:/Users/danie/Documents/GitHub/regex_coprocessor_safe/proj/regex_copro/regex_copro.srcs/sources_1/bd/hdl_src/rtl/arbiters/arbitration_logic_fixed.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'arbitration_logic_rr' (5#1) [c:/Users/danie/Documents/GitHub/regex_coprocessor_safe/proj/regex_copro/regex_copro.srcs/sources_1/bd/hdl_src/rtl/arbiters/arbitration_logic_rr.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'arbiter_rr_n' (6#1) [c:/Users/danie/Documents/GitHub/regex_coprocessor_safe/proj/regex_copro/regex_copro.srcs/sources_1/bd/hdl_src/rtl/arbiters/arbiter_rr_n.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'arbiter_2_rr' (7#1) [c:/Users/danie/Documents/GitHub/regex_coprocessor_safe/proj/regex_copro/regex_copro.srcs/sources_1/bd/hdl_src/rtl/arbiters/arbiter_2_rr.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'regex_cpu_pipelined' (8#1) [c:/Users/danie/Documents/GitHub/regex_coprocessor_safe/proj/regex_copro/regex_copro.srcs/sources_1/bd/hdl_src/rtl/CPU/regex_cpu_pipelined.sv:6]
INFO: [Synth 8-6157] synthesizing module 'cache_block_directly_mapped' [c:/Users/danie/Documents/GitHub/regex_coprocessor_safe/proj/regex_copro/regex_copro.srcs/sources_1/bd/hdl_src/rtl/memories/cache_block_directly_mapped.sv:10]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter CACHE_WIDTH_BITS bound to: 4 - type: integer 
	Parameter BLOCK_WIDTH_BITS bound to: 2 - type: integer 
	Parameter ADDR_IN_WIDTH bound to: 11 - type: integer 
	Parameter CACHE_WIDTH bound to: 16 - type: integer 
	Parameter BLOCK_WIDTH bound to: 4 - type: integer 
	Parameter OUT_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter TAG_WIDTH bound to: 5 - type: integer 
	Parameter RAM_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/danie/Documents/GitHub/regex_coprocessor_safe/proj/regex_copro/regex_copro.srcs/sources_1/bd/hdl_src/rtl/memories/cache_block_directly_mapped.sv:37]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/danie/Documents/GitHub/regex_coprocessor_safe/proj/regex_copro/regex_copro.srcs/sources_1/bd/hdl_src/rtl/memories/cache_block_directly_mapped.sv:95]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/danie/Documents/GitHub/regex_coprocessor_safe/proj/regex_copro/regex_copro.srcs/sources_1/bd/hdl_src/rtl/memories/cache_block_directly_mapped.sv:124]
INFO: [Synth 8-6155] done synthesizing module 'cache_block_directly_mapped' (9#1) [c:/Users/danie/Documents/GitHub/regex_coprocessor_safe/proj/regex_copro/regex_copro.srcs/sources_1/bd/hdl_src/rtl/memories/cache_block_directly_mapped.sv:10]
INFO: [Synth 8-6157] synthesizing module 'ping_pong_buffer' [c:/Users/danie/Documents/GitHub/regex_coprocessor_safe/proj/regex_copro/regex_copro.srcs/sources_1/bd/hdl_src/rtl/coprocessor/ping_pong_buffer.sv:1]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter COUNT_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fifo' [c:/Users/danie/Documents/GitHub/regex_coprocessor_safe/proj/regex_copro/regex_copro.srcs/sources_1/bd/hdl_src/rtl/fifo.sv:15]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter COUNT_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/danie/Documents/GitHub/regex_coprocessor_safe/proj/regex_copro/regex_copro.srcs/sources_1/bd/hdl_src/rtl/fifo.sv:37]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/danie/Documents/GitHub/regex_coprocessor_safe/proj/regex_copro/regex_copro.srcs/sources_1/bd/hdl_src/rtl/fifo.sv:145]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/danie/Documents/GitHub/regex_coprocessor_safe/proj/regex_copro/regex_copro.srcs/sources_1/bd/hdl_src/rtl/fifo.sv:133]
INFO: [Synth 8-6155] done synthesizing module 'fifo' (10#1) [c:/Users/danie/Documents/GitHub/regex_coprocessor_safe/proj/regex_copro/regex_copro.srcs/sources_1/bd/hdl_src/rtl/fifo.sv:15]
INFO: [Synth 8-6155] done synthesizing module 'ping_pong_buffer' (11#1) [c:/Users/danie/Documents/GitHub/regex_coprocessor_safe/proj/regex_copro/regex_copro.srcs/sources_1/bd/hdl_src/rtl/coprocessor/ping_pong_buffer.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'engine' (12#1) [c:/Users/danie/Documents/GitHub/regex_coprocessor_safe/proj/regex_copro/regex_copro.srcs/sources_1/bd/hdl_src/rtl/coprocessor/engine.sv:41]
INFO: [Synth 8-6155] done synthesizing module 'engine_interfaced' (13#1) [c:/Users/danie/Documents/GitHub/regex_coprocessor_safe/proj/regex_copro/regex_copro.srcs/sources_1/bd/hdl_src/rtl/coprocessor/engine_interfaced.sv:1]
INFO: [Synth 8-6157] synthesizing module 'channel' [c:/Users/danie/Documents/GitHub/regex_coprocessor_safe/proj/regex_copro/regex_copro.srcs/sources_1/bd/hdl_src/rtl/coprocessor/channel.sv:1]
	Parameter PC_WIDTH bound to: 8 - type: integer 
	Parameter CHANNEL_COUNT_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fifo__parameterized0' [c:/Users/danie/Documents/GitHub/regex_coprocessor_safe/proj/regex_copro/regex_copro.srcs/sources_1/bd/hdl_src/rtl/fifo.sv:15]
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter COUNT_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/danie/Documents/GitHub/regex_coprocessor_safe/proj/regex_copro/regex_copro.srcs/sources_1/bd/hdl_src/rtl/fifo.sv:145]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/danie/Documents/GitHub/regex_coprocessor_safe/proj/regex_copro/regex_copro.srcs/sources_1/bd/hdl_src/rtl/fifo.sv:133]
INFO: [Synth 8-6155] done synthesizing module 'fifo__parameterized0' (13#1) [c:/Users/danie/Documents/GitHub/regex_coprocessor_safe/proj/regex_copro/regex_copro.srcs/sources_1/bd/hdl_src/rtl/fifo.sv:15]
INFO: [Synth 8-6155] done synthesizing module 'channel' (14#1) [c:/Users/danie/Documents/GitHub/regex_coprocessor_safe/proj/regex_copro/regex_copro.srcs/sources_1/bd/hdl_src/rtl/coprocessor/channel.sv:1]
INFO: [Synth 8-6157] synthesizing module 'switch' [c:/Users/danie/Documents/GitHub/regex_coprocessor_safe/proj/regex_copro/regex_copro.srcs/sources_1/bd/hdl_src/rtl/coprocessor/switch.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'switch' (15#1) [c:/Users/danie/Documents/GitHub/regex_coprocessor_safe/proj/regex_copro/regex_copro.srcs/sources_1/bd/hdl_src/rtl/coprocessor/switch.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'engine_and_station' (16#1) [c:/Users/danie/Documents/GitHub/regex_coprocessor_safe/proj/regex_copro/regex_copro.srcs/sources_1/bd/hdl_src/rtl/coprocessor/engine_and_station.sv:20]
INFO: [Synth 8-6157] synthesizing module 'arbiter_2_fixed' [c:/Users/danie/Documents/GitHub/regex_coprocessor_safe/proj/regex_copro/regex_copro.srcs/sources_1/bd/hdl_src/rtl/arbiters/arbiter_2_fixed.sv:4]
	Parameter DWIDTH bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'arbiter_fixed' [c:/Users/danie/Documents/GitHub/regex_coprocessor_safe/proj/regex_copro/regex_copro.srcs/sources_1/bd/hdl_src/rtl/arbiters/arbiter_fixed.sv:5]
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'arbiter_fixed' (17#1) [c:/Users/danie/Documents/GitHub/regex_coprocessor_safe/proj/regex_copro/regex_copro.srcs/sources_1/bd/hdl_src/rtl/arbiters/arbiter_fixed.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'arbiter_2_fixed' (18#1) [c:/Users/danie/Documents/GitHub/regex_coprocessor_safe/proj/regex_copro/regex_copro.srcs/sources_1/bd/hdl_src/rtl/arbiters/arbiter_2_fixed.sv:4]
INFO: [Synth 8-6157] synthesizing module 'arbiter_rr_n__parameterized0' [c:/Users/danie/Documents/GitHub/regex_coprocessor_safe/proj/regex_copro/regex_copro.srcs/sources_1/bd/hdl_src/rtl/arbiters/arbiter_rr_n.sv:5]
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter N bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'arbitration_logic_rr__parameterized0' [c:/Users/danie/Documents/GitHub/regex_coprocessor_safe/proj/regex_copro/regex_copro.srcs/sources_1/bd/hdl_src/rtl/arbiters/arbitration_logic_rr.sv:1]
	Parameter N bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'arbitration_logic_fixed__parameterized0' [c:/Users/danie/Documents/GitHub/regex_coprocessor_safe/proj/regex_copro/regex_copro.srcs/sources_1/bd/hdl_src/rtl/arbiters/arbitration_logic_fixed.sv:1]
	Parameter N bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'arbitration_logic_fixed__parameterized0' (18#1) [c:/Users/danie/Documents/GitHub/regex_coprocessor_safe/proj/regex_copro/regex_copro.srcs/sources_1/bd/hdl_src/rtl/arbiters/arbitration_logic_fixed.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'arbitration_logic_rr__parameterized0' (18#1) [c:/Users/danie/Documents/GitHub/regex_coprocessor_safe/proj/regex_copro/regex_copro.srcs/sources_1/bd/hdl_src/rtl/arbiters/arbitration_logic_rr.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'arbiter_rr_n__parameterized0' (18#1) [c:/Users/danie/Documents/GitHub/regex_coprocessor_safe/proj/regex_copro/regex_copro.srcs/sources_1/bd/hdl_src/rtl/arbiters/arbiter_rr_n.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'topology_token_ring' (19#1) [c:/Users/danie/Documents/GitHub/regex_coprocessor_safe/proj/regex_copro/regex_copro.srcs/sources_1/bd/hdl_src/rtl/coprocessor/topology_token_ring.sv:1]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/danie/Documents/GitHub/regex_coprocessor_safe/proj/regex_copro/regex_copro.srcs/sources_1/bd/hdl_src/rtl/coprocessor/regex_coprocessor_top.sv:209]
INFO: [Synth 8-6155] done synthesizing module 'regex_coprocessor_top' (20#1) [c:/Users/danie/Documents/GitHub/regex_coprocessor_safe/proj/regex_copro/regex_copro.srcs/sources_1/bd/hdl_src/rtl/coprocessor/regex_coprocessor_top.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'AXI_top' (21#1) [c:/Users/danie/Documents/GitHub/regex_coprocessor_safe/proj/regex_copro/regex_copro.srcs/sources_1/bd/hdl_src/rtl/AXI/AXI_top.sv:7]
WARNING: [Synth 8-6014] Unused sequential element slv_reg5_reg was removed.  [c:/Users/danie/Documents/GitHub/regex_coprocessor_safe/proj/regex_copro/regex_copro.srcs/sources_1/bd/re2_copro/ipshared/7671/hdl/re2_copro_v1_S00_AXI.v:235]
WARNING: [Synth 8-6014] Unused sequential element slv_reg6_reg was removed.  [c:/Users/danie/Documents/GitHub/regex_coprocessor_safe/proj/regex_copro/regex_copro.srcs/sources_1/bd/re2_copro/ipshared/7671/hdl/re2_copro_v1_S00_AXI.v:236]
INFO: [Synth 8-6155] done synthesizing module 're2_copro_v1_S00_AXI' (22#1) [c:/Users/danie/Documents/GitHub/regex_coprocessor_safe/proj/regex_copro/regex_copro.srcs/sources_1/bd/re2_copro/ipshared/7671/hdl/re2_copro_v1_S00_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 're2_copro_v1' (23#1) [c:/Users/danie/Documents/GitHub/regex_coprocessor_safe/proj/regex_copro/regex_copro.srcs/sources_1/bd/re2_copro/ipshared/7671/hdl/re2_copro_v1.v:4]
INFO: [Synth 8-6155] done synthesizing module 're2_copro_re2_copro_0_1' (24#1) [c:/Users/danie/Documents/GitHub/regex_coprocessor_safe/proj/regex_copro/regex_copro.srcs/sources_1/bd/re2_copro/ip/re2_copro_re2_copro_0_1/synth/re2_copro_re2_copro_0_1.v:57]
WARNING: [Synth 8-3331] design engine_interfaced has unconnected port out\.latency[6]
WARNING: [Synth 8-3331] design engine_interfaced has unconnected port out\.latency[5]
WARNING: [Synth 8-3331] design engine_interfaced has unconnected port out\.latency[4]
WARNING: [Synth 8-3331] design engine_interfaced has unconnected port out\.latency[3]
WARNING: [Synth 8-3331] design engine_interfaced has unconnected port out\.latency[2]
WARNING: [Synth 8-3331] design engine_interfaced has unconnected port out\.latency[1]
WARNING: [Synth 8-3331] design engine_interfaced has unconnected port out\.latency[0]
WARNING: [Synth 8-3331] design AXI_top has unconnected port address_register[31]
WARNING: [Synth 8-3331] design AXI_top has unconnected port address_register[30]
WARNING: [Synth 8-3331] design AXI_top has unconnected port address_register[29]
WARNING: [Synth 8-3331] design AXI_top has unconnected port address_register[28]
WARNING: [Synth 8-3331] design AXI_top has unconnected port address_register[27]
WARNING: [Synth 8-3331] design AXI_top has unconnected port address_register[26]
WARNING: [Synth 8-3331] design AXI_top has unconnected port address_register[25]
WARNING: [Synth 8-3331] design AXI_top has unconnected port address_register[24]
WARNING: [Synth 8-3331] design AXI_top has unconnected port address_register[23]
WARNING: [Synth 8-3331] design AXI_top has unconnected port address_register[22]
WARNING: [Synth 8-3331] design AXI_top has unconnected port address_register[21]
WARNING: [Synth 8-3331] design AXI_top has unconnected port address_register[20]
WARNING: [Synth 8-3331] design AXI_top has unconnected port address_register[19]
WARNING: [Synth 8-3331] design AXI_top has unconnected port address_register[18]
WARNING: [Synth 8-3331] design AXI_top has unconnected port address_register[17]
WARNING: [Synth 8-3331] design AXI_top has unconnected port address_register[16]
WARNING: [Synth 8-3331] design AXI_top has unconnected port address_register[15]
WARNING: [Synth 8-3331] design AXI_top has unconnected port address_register[14]
WARNING: [Synth 8-3331] design AXI_top has unconnected port address_register[13]
WARNING: [Synth 8-3331] design AXI_top has unconnected port address_register[12]
WARNING: [Synth 8-3331] design AXI_top has unconnected port address_register[11]
WARNING: [Synth 8-3331] design AXI_top has unconnected port address_register[10]
WARNING: [Synth 8-3331] design re2_copro_v1_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design re2_copro_v1_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design re2_copro_v1_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design re2_copro_v1_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design re2_copro_v1_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design re2_copro_v1_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 789.086 ; gain = 306.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 789.086 ; gain = 306.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sbva484-1-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 789.086 ; gain = 306.668
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-i
INFO: [Synth 8-802] inferred FSM for state register 'status_register_reg' in module 'AXI_top'
INFO: [Synth 8-5545] ROM "bram_w_valid" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "bram_w_valid" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-6904] The RAM "cache_block_directly_mapped:/tag_reg" of size (depth=16 x width=5) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"fifo:/content_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "fifo:/content_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"fifo__parameterized0:/content_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "fifo__parameterized0:/content_reg"
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             STATUS_IDLE |                              000 | 00000000000000000000000000000000
          STATUS_RUNNING |                              001 | 00000000000000000000000000000001
            STATUS_ERROR |                              010 | 00000000000000000000000000000100
         STATUS_ACCEPTED |                              011 | 00000000000000000000000000000010
         STATUS_REJECTED |                              100 | 00000000000000000000000000000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'status_register_reg' using encoding 'sequential' in module 'AXI_top'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 913.535 ; gain = 431.117
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 16    
	   2 Input      7 Bit       Adders := 56    
	   3 Input      7 Bit       Adders := 8     
	   2 Input      6 Bit       Adders := 8     
	   2 Input      5 Bit       Adders := 80    
	   3 Input      5 Bit       Adders := 16    
+---Registers : 
	               64 Bit    Registers := 9     
	               32 Bit    Registers := 8     
	               16 Bit    Registers := 24    
	                9 Bit    Registers := 17    
	                8 Bit    Registers := 56    
	                7 Bit    Registers := 24    
	                5 Bit    Registers := 34    
	                3 Bit    Registers := 25    
	                2 Bit    Registers := 26    
	                1 Bit    Registers := 167   
+---RAMs : 
	             1024 Bit         RAMs := 8     
	               1K Bit         RAMs := 8     
	              256 Bit         RAMs := 16    
	               80 Bit         RAMs := 8     
+---Muxes : 
	   8 Input     32 Bit        Muxes := 6     
	   2 Input     32 Bit        Muxes := 10    
	   5 Input     32 Bit        Muxes := 5     
	   3 Input     32 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 16    
	   4 Input     16 Bit        Muxes := 8     
	   2 Input     10 Bit        Muxes := 2     
	   5 Input     10 Bit        Muxes := 2     
	   3 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 19    
	   7 Input      9 Bit        Muxes := 16    
	   4 Input      9 Bit        Muxes := 8     
	   8 Input      9 Bit        Muxes := 1     
	   6 Input      9 Bit        Muxes := 1     
	   5 Input      9 Bit        Muxes := 2     
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 80    
	   8 Input      8 Bit        Muxes := 8     
	   7 Input      8 Bit        Muxes := 32    
	   4 Input      8 Bit        Muxes := 16    
	   7 Input      7 Bit        Muxes := 8     
	   2 Input      7 Bit        Muxes := 16    
	   7 Input      5 Bit        Muxes := 16    
	   2 Input      5 Bit        Muxes := 32    
	   2 Input      4 Bit        Muxes := 2     
	   5 Input      4 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 72    
	   2 Input      3 Bit        Muxes := 28    
	  13 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 24    
	   2 Input      1 Bit        Muxes := 323   
	   8 Input      1 Bit        Muxes := 42    
	   9 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 133   
	  10 Input      1 Bit        Muxes := 24    
	   4 Input      1 Bit        Muxes := 72    
	   5 Input      1 Bit        Muxes := 13    
	   6 Input      1 Bit        Muxes := 3     
	  13 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module arbitration_logic_rr__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
Module arbitration_logic_rr 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module regex_cpu_pipelined 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
	   8 Input      1 Bit        Muxes := 4     
	   9 Input      1 Bit        Muxes := 1     
Module cache_block_directly_mapped 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 16    
+---RAMs : 
	             1024 Bit         RAMs := 1     
	               80 Bit         RAMs := 1     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 16    
	   2 Input      1 Bit        Muxes := 10    
Module fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 5     
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
+---RAMs : 
	              256 Bit         RAMs := 1     
+---Muxes : 
	   7 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   7 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
Module ping_pong_buffer 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module engine 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 5     
	   3 Input      7 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 2     
	                7 Bit    Registers := 2     
	                3 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
+---Muxes : 
	   7 Input      9 Bit        Muxes := 2     
	   4 Input      9 Bit        Muxes := 1     
	   7 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
Module channel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 1     
Module switch 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module regex_coprocessor_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   8 Input     32 Bit        Muxes := 1     
	   8 Input      9 Bit        Muxes := 1     
	   6 Input      9 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	  13 Input      3 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 10    
	   6 Input      1 Bit        Muxes := 3     
	  13 Input      1 Bit        Muxes := 1     
Module AXI_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   5 Input     32 Bit        Muxes := 5     
	   3 Input     32 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 2     
	   5 Input     10 Bit        Muxes := 2     
	   3 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   5 Input      9 Bit        Muxes := 2     
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   5 Input      4 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
	   5 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 5     
Module re2_copro_v1_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 6     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   8 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-6904] The RAM "engine_and_station:/anEngine/anEngine/a_cache/tag_reg" of size (depth=16 x width=5) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "engine_and_station:/anEngine/anEngine/a_cache/tag_reg" of size (depth=16 x width=5) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "engine_and_station:/anEngine/anEngine/a_cache/tag_reg" of size (depth=16 x width=5) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "engine_and_station:/anEngine/anEngine/a_cache/tag_reg" of size (depth=16 x width=5) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "engine_and_station:/anEngine/anEngine/a_cache/tag_reg" of size (depth=16 x width=5) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "engine_and_station:/anEngine/anEngine/a_cache/tag_reg" of size (depth=16 x width=5) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "engine_and_station:/anEngine/anEngine/a_cache/tag_reg" of size (depth=16 x width=5) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "engine_and_station:/anEngine/anEngine/a_cache/tag_reg" of size (depth=16 x width=5) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
WARNING: [Synth 8-3331] design AXI_top has unconnected port address_register[31]
WARNING: [Synth 8-3331] design AXI_top has unconnected port address_register[30]
WARNING: [Synth 8-3331] design AXI_top has unconnected port address_register[29]
WARNING: [Synth 8-3331] design AXI_top has unconnected port address_register[28]
WARNING: [Synth 8-3331] design AXI_top has unconnected port address_register[27]
WARNING: [Synth 8-3331] design AXI_top has unconnected port address_register[26]
WARNING: [Synth 8-3331] design AXI_top has unconnected port address_register[25]
WARNING: [Synth 8-3331] design AXI_top has unconnected port address_register[24]
WARNING: [Synth 8-3331] design AXI_top has unconnected port address_register[23]
WARNING: [Synth 8-3331] design AXI_top has unconnected port address_register[22]
WARNING: [Synth 8-3331] design AXI_top has unconnected port address_register[21]
WARNING: [Synth 8-3331] design AXI_top has unconnected port address_register[20]
WARNING: [Synth 8-3331] design AXI_top has unconnected port address_register[19]
WARNING: [Synth 8-3331] design AXI_top has unconnected port address_register[18]
WARNING: [Synth 8-3331] design AXI_top has unconnected port address_register[17]
WARNING: [Synth 8-3331] design AXI_top has unconnected port address_register[16]
WARNING: [Synth 8-3331] design AXI_top has unconnected port address_register[15]
WARNING: [Synth 8-3331] design AXI_top has unconnected port address_register[14]
WARNING: [Synth 8-3331] design AXI_top has unconnected port address_register[13]
WARNING: [Synth 8-3331] design AXI_top has unconnected port address_register[12]
WARNING: [Synth 8-3331] design AXI_top has unconnected port address_register[11]
WARNING: [Synth 8-3331] design AXI_top has unconnected port address_register[10]
WARNING: [Synth 8-3331] design re2_copro_re2_copro_0_1 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design re2_copro_re2_copro_0_1 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design re2_copro_re2_copro_0_1 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design re2_copro_re2_copro_0_1 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design re2_copro_re2_copro_0_1 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design re2_copro_re2_copro_0_1 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"engine_and_station:/anEngine/anEngine/buffer/fifo_even/content_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "engine_and_station:/anEngine/anEngine/buffer/fifo_even/content_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"engine_and_station:/anEngine/anEngine/buffer/fifo_odd/content_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "engine_and_station:/anEngine/anEngine/buffer/fifo_odd/content_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"engine_and_station:/aChannel/fifo_channel/content_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "engine_and_station:/aChannel/fifo_channel/content_reg"
INFO: [Synth 8-3886] merging instance 'engine_and_station:/anEngine/anEngine/a_cache/tag_saved_reg[4]' (FDE) to 'engine_and_station:/anEngine/anEngine/a_cache/tag_saved_reg[3]'
INFO: [Synth 8-3886] merging instance 'engine_and_station:/anEngine/anEngine/a_cache/tag_saved_reg[2]' (FDE) to 'engine_and_station:/anEngine/anEngine/a_cache/tag_saved_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (engine_and_station:/\anEngine/anEngine/a_cache/tag_saved_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (engine_and_station:/\anEngine/anEngine/a_cache/curState_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/re2_copro_v1_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/re2_copro_v1_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/re2_copro_v1_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/re2_copro_v1_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/re2_copro_v1_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/re2_copro_v1_S00_AXI_inst/axi_bresp_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:02 ; elapsed = 00:01:13 . Memory (MB): peak = 1580.797 ; gain = 1098.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
+--------------------+------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name         | RTL Object                                     | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+--------------------+------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|engine_and_station: | anEngine/anEngine/a_cache/content_reg          | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      |                 | 
|engine_and_station: | anEngine/anEngine/buffer/fifo_even/content_reg | 32 x 8(READ_FIRST)     | W |   | 32 x 8(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|engine_and_station: | anEngine/anEngine/buffer/fifo_odd/content_reg  | 32 x 8(READ_FIRST)     | W |   | 32 x 8(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|engine_and_station: | aChannel/fifo_channel/content_reg              | 128 x 9(READ_FIRST)    | W |   | 128 x 9(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|engine_and_station: | anEngine/anEngine/a_cache/content_reg          | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      |                 | 
|engine_and_station: | anEngine/anEngine/buffer/fifo_even/content_reg | 32 x 8(READ_FIRST)     | W |   | 32 x 8(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|engine_and_station: | anEngine/anEngine/buffer/fifo_odd/content_reg  | 32 x 8(READ_FIRST)     | W |   | 32 x 8(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|engine_and_station: | aChannel/fifo_channel/content_reg              | 128 x 9(READ_FIRST)    | W |   | 128 x 9(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|engine_and_station: | anEngine/anEngine/a_cache/content_reg          | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      |                 | 
|engine_and_station: | anEngine/anEngine/buffer/fifo_even/content_reg | 32 x 8(READ_FIRST)     | W |   | 32 x 8(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|engine_and_station: | anEngine/anEngine/buffer/fifo_odd/content_reg  | 32 x 8(READ_FIRST)     | W |   | 32 x 8(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|engine_and_station: | aChannel/fifo_channel/content_reg              | 128 x 9(READ_FIRST)    | W |   | 128 x 9(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|engine_and_station: | anEngine/anEngine/a_cache/content_reg          | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      |                 | 
|engine_and_station: | anEngine/anEngine/buffer/fifo_even/content_reg | 32 x 8(READ_FIRST)     | W |   | 32 x 8(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|engine_and_station: | anEngine/anEngine/buffer/fifo_odd/content_reg  | 32 x 8(READ_FIRST)     | W |   | 32 x 8(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|engine_and_station: | aChannel/fifo_channel/content_reg              | 128 x 9(READ_FIRST)    | W |   | 128 x 9(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|engine_and_station: | anEngine/anEngine/a_cache/content_reg          | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      |                 | 
|engine_and_station: | anEngine/anEngine/buffer/fifo_even/content_reg | 32 x 8(READ_FIRST)     | W |   | 32 x 8(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|engine_and_station: | anEngine/anEngine/buffer/fifo_odd/content_reg  | 32 x 8(READ_FIRST)     | W |   | 32 x 8(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|engine_and_station: | aChannel/fifo_channel/content_reg              | 128 x 9(READ_FIRST)    | W |   | 128 x 9(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|engine_and_station: | anEngine/anEngine/a_cache/content_reg          | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      |                 | 
|engine_and_station: | anEngine/anEngine/buffer/fifo_even/content_reg | 32 x 8(READ_FIRST)     | W |   | 32 x 8(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|engine_and_station: | anEngine/anEngine/buffer/fifo_odd/content_reg  | 32 x 8(READ_FIRST)     | W |   | 32 x 8(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|engine_and_station: | aChannel/fifo_channel/content_reg              | 128 x 9(READ_FIRST)    | W |   | 128 x 9(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|engine_and_station: | anEngine/anEngine/a_cache/content_reg          | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      |                 | 
|engine_and_station: | anEngine/anEngine/buffer/fifo_even/content_reg | 32 x 8(READ_FIRST)     | W |   | 32 x 8(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|engine_and_station: | anEngine/anEngine/buffer/fifo_odd/content_reg  | 32 x 8(READ_FIRST)     | W |   | 32 x 8(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|engine_and_station: | aChannel/fifo_channel/content_reg              | 128 x 9(READ_FIRST)    | W |   | 128 x 9(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|engine_and_station: | anEngine/anEngine/a_cache/content_reg          | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      |                 | 
|engine_and_station: | anEngine/anEngine/buffer/fifo_even/content_reg | 32 x 8(READ_FIRST)     | W |   | 32 x 8(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|engine_and_station: | anEngine/anEngine/buffer/fifo_odd/content_reg  | 32 x 8(READ_FIRST)     | W |   | 32 x 8(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|engine_and_station: | aChannel/fifo_channel/content_reg              | 128 x 9(READ_FIRST)    | W |   | 128 x 9(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
+--------------------+------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping	Report (see note below)
+--------------------+-----------------------------------+-----------+----------------------+---------------+
|Module Name         | RTL Object                        | Inference | Size (Depth x Width) | Primitives    | 
+--------------------+-----------------------------------+-----------+----------------------+---------------+
|engine_and_station: | anEngine/anEngine/a_cache/tag_reg | Implied   | 16 x 5               | RAM32M16 x 1	 | 
|engine_and_station: | anEngine/anEngine/a_cache/tag_reg | Implied   | 16 x 5               | RAM32M16 x 1	 | 
|engine_and_station: | anEngine/anEngine/a_cache/tag_reg | Implied   | 16 x 5               | RAM32M16 x 1	 | 
|engine_and_station: | anEngine/anEngine/a_cache/tag_reg | Implied   | 16 x 5               | RAM32M16 x 1	 | 
|engine_and_station: | anEngine/anEngine/a_cache/tag_reg | Implied   | 16 x 5               | RAM32M16 x 1	 | 
|engine_and_station: | anEngine/anEngine/a_cache/tag_reg | Implied   | 16 x 5               | RAM32M16 x 1	 | 
|engine_and_station: | anEngine/anEngine/a_cache/tag_reg | Implied   | 16 x 5               | RAM32M16 x 1	 | 
|engine_and_station: | anEngine/anEngine/a_cache/tag_reg | Implied   | 16 x 5               | RAM32M16 x 1	 | 
+--------------------+-----------------------------------+-----------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:07 ; elapsed = 00:01:18 . Memory (MB): peak = 1580.797 ; gain = 1098.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+--------------------+------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name         | RTL Object                                     | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+--------------------+------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|engine_and_station: | anEngine/anEngine/a_cache/content_reg          | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      |                 | 
|engine_and_station: | anEngine/anEngine/buffer/fifo_even/content_reg | 32 x 8(READ_FIRST)     | W |   | 32 x 8(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|engine_and_station: | anEngine/anEngine/buffer/fifo_odd/content_reg  | 32 x 8(READ_FIRST)     | W |   | 32 x 8(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|engine_and_station: | aChannel/fifo_channel/content_reg              | 128 x 9(READ_FIRST)    | W |   | 128 x 9(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|engine_and_station: | anEngine/anEngine/a_cache/content_reg          | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      |                 | 
|engine_and_station: | anEngine/anEngine/buffer/fifo_even/content_reg | 32 x 8(READ_FIRST)     | W |   | 32 x 8(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|engine_and_station: | anEngine/anEngine/buffer/fifo_odd/content_reg  | 32 x 8(READ_FIRST)     | W |   | 32 x 8(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|engine_and_station: | aChannel/fifo_channel/content_reg              | 128 x 9(READ_FIRST)    | W |   | 128 x 9(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|engine_and_station: | anEngine/anEngine/a_cache/content_reg          | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      |                 | 
|engine_and_station: | anEngine/anEngine/buffer/fifo_even/content_reg | 32 x 8(READ_FIRST)     | W |   | 32 x 8(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|engine_and_station: | anEngine/anEngine/buffer/fifo_odd/content_reg  | 32 x 8(READ_FIRST)     | W |   | 32 x 8(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|engine_and_station: | aChannel/fifo_channel/content_reg              | 128 x 9(READ_FIRST)    | W |   | 128 x 9(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|engine_and_station: | anEngine/anEngine/a_cache/content_reg          | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      |                 | 
|engine_and_station: | anEngine/anEngine/buffer/fifo_even/content_reg | 32 x 8(READ_FIRST)     | W |   | 32 x 8(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|engine_and_station: | anEngine/anEngine/buffer/fifo_odd/content_reg  | 32 x 8(READ_FIRST)     | W |   | 32 x 8(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|engine_and_station: | aChannel/fifo_channel/content_reg              | 128 x 9(READ_FIRST)    | W |   | 128 x 9(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|engine_and_station: | anEngine/anEngine/a_cache/content_reg          | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      |                 | 
|engine_and_station: | anEngine/anEngine/buffer/fifo_even/content_reg | 32 x 8(READ_FIRST)     | W |   | 32 x 8(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|engine_and_station: | anEngine/anEngine/buffer/fifo_odd/content_reg  | 32 x 8(READ_FIRST)     | W |   | 32 x 8(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|engine_and_station: | aChannel/fifo_channel/content_reg              | 128 x 9(READ_FIRST)    | W |   | 128 x 9(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|engine_and_station: | anEngine/anEngine/a_cache/content_reg          | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      |                 | 
|engine_and_station: | anEngine/anEngine/buffer/fifo_even/content_reg | 32 x 8(READ_FIRST)     | W |   | 32 x 8(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|engine_and_station: | anEngine/anEngine/buffer/fifo_odd/content_reg  | 32 x 8(READ_FIRST)     | W |   | 32 x 8(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|engine_and_station: | aChannel/fifo_channel/content_reg              | 128 x 9(READ_FIRST)    | W |   | 128 x 9(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|engine_and_station: | anEngine/anEngine/a_cache/content_reg          | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      |                 | 
|engine_and_station: | anEngine/anEngine/buffer/fifo_even/content_reg | 32 x 8(READ_FIRST)     | W |   | 32 x 8(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|engine_and_station: | anEngine/anEngine/buffer/fifo_odd/content_reg  | 32 x 8(READ_FIRST)     | W |   | 32 x 8(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|engine_and_station: | aChannel/fifo_channel/content_reg              | 128 x 9(READ_FIRST)    | W |   | 128 x 9(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|engine_and_station: | anEngine/anEngine/a_cache/content_reg          | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      |                 | 
|engine_and_station: | anEngine/anEngine/buffer/fifo_even/content_reg | 32 x 8(READ_FIRST)     | W |   | 32 x 8(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|engine_and_station: | anEngine/anEngine/buffer/fifo_odd/content_reg  | 32 x 8(READ_FIRST)     | W |   | 32 x 8(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 1               | 
|engine_and_station: | aChannel/fifo_channel/content_reg              | 128 x 9(READ_FIRST)    | W |   | 128 x 9(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
+--------------------+------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+


Distributed RAM: Final Mapping	Report
+--------------------+-----------------------------------+-----------+----------------------+---------------+
|Module Name         | RTL Object                        | Inference | Size (Depth x Width) | Primitives    | 
+--------------------+-----------------------------------+-----------+----------------------+---------------+
|engine_and_station: | anEngine/anEngine/a_cache/tag_reg | Implied   | 16 x 5               | RAM32M16 x 1	 | 
|engine_and_station: | anEngine/anEngine/a_cache/tag_reg | Implied   | 16 x 5               | RAM32M16 x 1	 | 
|engine_and_station: | anEngine/anEngine/a_cache/tag_reg | Implied   | 16 x 5               | RAM32M16 x 1	 | 
|engine_and_station: | anEngine/anEngine/a_cache/tag_reg | Implied   | 16 x 5               | RAM32M16 x 1	 | 
|engine_and_station: | anEngine/anEngine/a_cache/tag_reg | Implied   | 16 x 5               | RAM32M16 x 1	 | 
|engine_and_station: | anEngine/anEngine/a_cache/tag_reg | Implied   | 16 x 5               | RAM32M16 x 1	 | 
|engine_and_station: | anEngine/anEngine/a_cache/tag_reg | Implied   | 16 x 5               | RAM32M16 x 1	 | 
|engine_and_station: | anEngine/anEngine/a_cache/tag_reg | Implied   | 16 x 5               | RAM32M16 x 1	 | 
+--------------------+-----------------------------------+-----------+----------------------+---------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7053] The timing for the instance inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[0].engine_and_station_i/anEngine/anEngine/a_cache/content_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[0].engine_and_station_i/anEngine/anEngine/buffer/fifo_even/content_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[0].engine_and_station_i/anEngine/anEngine/buffer/fifo_odd/content_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[0].engine_and_station_i/aChannel/fifo_channel/content_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[1].engine_and_station_i/anEngine/anEngine/a_cache/content_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[1].engine_and_station_i/anEngine/anEngine/buffer/fifo_even/content_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[1].engine_and_station_i/anEngine/anEngine/buffer/fifo_odd/content_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[1].engine_and_station_i/aChannel/fifo_channel/content_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[2].engine_and_station_i/anEngine/anEngine/a_cache/content_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[2].engine_and_station_i/anEngine/anEngine/buffer/fifo_even/content_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[2].engine_and_station_i/anEngine/anEngine/buffer/fifo_odd/content_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[2].engine_and_station_i/aChannel/fifo_channel/content_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[3].engine_and_station_i/anEngine/anEngine/a_cache/content_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[3].engine_and_station_i/anEngine/anEngine/buffer/fifo_even/content_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[3].engine_and_station_i/anEngine/anEngine/buffer/fifo_odd/content_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[3].engine_and_station_i/aChannel/fifo_channel/content_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[4].engine_and_station_i/anEngine/anEngine/a_cache/content_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[4].engine_and_station_i/anEngine/anEngine/buffer/fifo_even/content_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[4].engine_and_station_i/anEngine/anEngine/buffer/fifo_odd/content_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[4].engine_and_station_i/aChannel/fifo_channel/content_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/anEngine/anEngine/a_cache/content_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/anEngine/anEngine/buffer/fifo_even/content_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/anEngine/anEngine/buffer/fifo_odd/content_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/aChannel/fifo_channel/content_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[6].engine_and_station_i/anEngine/anEngine/a_cache/content_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[6].engine_and_station_i/anEngine/anEngine/buffer/fifo_even/content_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[6].engine_and_station_i/anEngine/anEngine/buffer/fifo_odd/content_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[6].engine_and_station_i/aChannel/fifo_channel/content_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[7].engine_and_station_i/anEngine/anEngine/a_cache/content_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[7].engine_and_station_i/anEngine/anEngine/buffer/fifo_even/content_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[7].engine_and_station_i/anEngine/anEngine/buffer/fifo_odd/content_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[7].engine_and_station_i/aChannel/fifo_channel/content_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:12 ; elapsed = 00:01:24 . Memory (MB): peak = 1580.797 ; gain = 1098.379
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6064] Net n_0_272 is driving 72 big block pins (URAM, BRAM and DSP loads). Created 8 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:20 ; elapsed = 00:01:34 . Memory (MB): peak = 1580.797 ; gain = 1098.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:20 ; elapsed = 00:01:34 . Memory (MB): peak = 1580.797 ; gain = 1098.379
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:22 ; elapsed = 00:01:37 . Memory (MB): peak = 1580.797 ; gain = 1098.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:22 ; elapsed = 00:01:37 . Memory (MB): peak = 1580.797 ; gain = 1098.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:22 ; elapsed = 00:01:37 . Memory (MB): peak = 1580.797 ; gain = 1098.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:22 ; elapsed = 00:01:37 . Memory (MB): peak = 1580.797 ; gain = 1098.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY8   |    18|
|2     |LUT1     |    82|
|3     |LUT2     |   240|
|4     |LUT3     |   401|
|5     |LUT4     |   618|
|6     |LUT5     |   593|
|7     |LUT6     |  1632|
|8     |MUXF7    |    16|
|9     |RAM32M16 |     8|
|10    |RAMB18E2 |    24|
|11    |RAMB36E1 |     1|
|12    |RAMB36E2 |     8|
|13    |FDRE     |  1729|
|14    |FDSE     |    37|
+------+---------+------+

Report Instance Areas: 
+------+--------------------------------------------------------+-------------------------------------+------+
|      |Instance                                                |Module                               |Cells |
+------+--------------------------------------------------------+-------------------------------------+------+
|1     |top                                                     |                                     |  5407|
|2     |  inst                                                  |re2_copro_v1                         |  5407|
|3     |    re2_copro_v1_S00_AXI_inst                           |re2_copro_v1_S00_AXI                 |  5407|
|4     |      UIP                                               |AXI_top                              |  5130|
|5     |        a_regex_coprocessor                             |regex_coprocessor_top                |  4896|
|6     |          a_topology                                    |topology_token_ring                  |  4731|
|7     |            arbiter_tree_to_cope_with_memory_contention |arbiter_rr_n__parameterized0         |    84|
|8     |              arbitration_logic                         |arbitration_logic_rr__parameterized0 |    84|
|9     |            \genblk1[0].engine_and_station_i            |engine_and_station                   |   627|
|10    |              aChannel                                  |channel_86                           |   164|
|11    |                fifo_channel                            |fifo__parameterized0_98              |   157|
|12    |              anEngine                                  |engine_interfaced_87                 |   462|
|13    |                anEngine                                |engine_89                            |   462|
|14    |                  a_cache                               |cache_block_directly_mapped_90       |    79|
|15    |                  buffer                                |ping_pong_buffer_91                  |   161|
|16    |                    fifo_even                           |fifo_96                              |    91|
|17    |                    fifo_odd                            |fifo_97                              |    70|
|18    |                  \g.aregex_cpu                         |regex_cpu_pipelined_92               |   222|
|19    |                    arbiter_output_pc_port              |arbiter_2_rr_93                      |    92|
|20    |                      arbiter                           |arbiter_rr_n_94                      |    92|
|21    |                        arbitration_logic               |arbitration_logic_rr_95              |    92|
|22    |              station                                   |switch_88                            |     1|
|23    |            \genblk1[1].engine_and_station_i            |engine_and_station_0                 |   570|
|24    |              aChannel                                  |channel_73                           |   167|
|25    |                fifo_channel                            |fifo__parameterized0_85              |   160|
|26    |              anEngine                                  |engine_interfaced_74                 |   402|
|27    |                anEngine                                |engine_76                            |   402|
|28    |                  a_cache                               |cache_block_directly_mapped_77       |    78|
|29    |                  buffer                                |ping_pong_buffer_78                  |   172|
|30    |                    fifo_even                           |fifo_83                              |   102|
|31    |                    fifo_odd                            |fifo_84                              |    70|
|32    |                  \g.aregex_cpu                         |regex_cpu_pipelined_79               |   152|
|33    |                    arbiter_output_pc_port              |arbiter_2_rr_80                      |    11|
|34    |                      arbiter                           |arbiter_rr_n_81                      |    11|
|35    |                        arbitration_logic               |arbitration_logic_rr_82              |    11|
|36    |              station                                   |switch_75                            |     1|
|37    |            \genblk1[2].engine_and_station_i            |engine_and_station_1                 |   571|
|38    |              aChannel                                  |channel_60                           |   167|
|39    |                fifo_channel                            |fifo__parameterized0_72              |   160|
|40    |              anEngine                                  |engine_interfaced_61                 |   403|
|41    |                anEngine                                |engine_63                            |   403|
|42    |                  a_cache                               |cache_block_directly_mapped_64       |    78|
|43    |                  buffer                                |ping_pong_buffer_65                  |   175|
|44    |                    fifo_even                           |fifo_70                              |   106|
|45    |                    fifo_odd                            |fifo_71                              |    69|
|46    |                  \g.aregex_cpu                         |regex_cpu_pipelined_66               |   150|
|47    |                    arbiter_output_pc_port              |arbiter_2_rr_67                      |    11|
|48    |                      arbiter                           |arbiter_rr_n_68                      |    11|
|49    |                        arbitration_logic               |arbitration_logic_rr_69              |    11|
|50    |              station                                   |switch_62                            |     1|
|51    |            \genblk1[3].engine_and_station_i            |engine_and_station_2                 |   572|
|52    |              aChannel                                  |channel_47                           |   167|
|53    |                fifo_channel                            |fifo__parameterized0_59              |   160|
|54    |              anEngine                                  |engine_interfaced_48                 |   404|
|55    |                anEngine                                |engine_50                            |   404|
|56    |                  a_cache                               |cache_block_directly_mapped_51       |    78|
|57    |                  buffer                                |ping_pong_buffer_52                  |   176|
|58    |                    fifo_even                           |fifo_57                              |   107|
|59    |                    fifo_odd                            |fifo_58                              |    69|
|60    |                  \g.aregex_cpu                         |regex_cpu_pipelined_53               |   150|
|61    |                    arbiter_output_pc_port              |arbiter_2_rr_54                      |    11|
|62    |                      arbiter                           |arbiter_rr_n_55                      |    11|
|63    |                        arbitration_logic               |arbitration_logic_rr_56              |    11|
|64    |              station                                   |switch_49                            |     1|
|65    |            \genblk1[4].engine_and_station_i            |engine_and_station_3                 |   568|
|66    |              aChannel                                  |channel_34                           |   167|
|67    |                fifo_channel                            |fifo__parameterized0_46              |   160|
|68    |              anEngine                                  |engine_interfaced_35                 |   400|
|69    |                anEngine                                |engine_37                            |   400|
|70    |                  a_cache                               |cache_block_directly_mapped_38       |    78|
|71    |                  buffer                                |ping_pong_buffer_39                  |   172|
|72    |                    fifo_even                           |fifo_44                              |   102|
|73    |                    fifo_odd                            |fifo_45                              |    70|
|74    |                  \g.aregex_cpu                         |regex_cpu_pipelined_40               |   150|
|75    |                    arbiter_output_pc_port              |arbiter_2_rr_41                      |    11|
|76    |                      arbiter                           |arbiter_rr_n_42                      |    11|
|77    |                        arbitration_logic               |arbitration_logic_rr_43              |    11|
|78    |              station                                   |switch_36                            |     1|
|79    |            \genblk1[5].engine_and_station_i            |engine_and_station_4                 |   571|
|80    |              aChannel                                  |channel_21                           |   167|
|81    |                fifo_channel                            |fifo__parameterized0_33              |   160|
|82    |              anEngine                                  |engine_interfaced_22                 |   403|
|83    |                anEngine                                |engine_24                            |   403|
|84    |                  a_cache                               |cache_block_directly_mapped_25       |    77|
|85    |                  buffer                                |ping_pong_buffer_26                  |   176|
|86    |                    fifo_even                           |fifo_31                              |   107|
|87    |                    fifo_odd                            |fifo_32                              |    69|
|88    |                  \g.aregex_cpu                         |regex_cpu_pipelined_27               |   150|
|89    |                    arbiter_output_pc_port              |arbiter_2_rr_28                      |    11|
|90    |                      arbiter                           |arbiter_rr_n_29                      |    11|
|91    |                        arbitration_logic               |arbitration_logic_rr_30              |    11|
|92    |              station                                   |switch_23                            |     1|
|93    |            \genblk1[6].engine_and_station_i            |engine_and_station_5                 |   551|
|94    |              aChannel                                  |channel_8                            |   147|
|95    |                fifo_channel                            |fifo__parameterized0_20              |   140|
|96    |              anEngine                                  |engine_interfaced_9                  |   403|
|97    |                anEngine                                |engine_11                            |   403|
|98    |                  a_cache                               |cache_block_directly_mapped_12       |    75|
|99    |                  buffer                                |ping_pong_buffer_13                  |   172|
|100   |                    fifo_even                           |fifo_18                              |   103|
|101   |                    fifo_odd                            |fifo_19                              |    69|
|102   |                  \g.aregex_cpu                         |regex_cpu_pipelined_14               |   156|
|103   |                    arbiter_output_pc_port              |arbiter_2_rr_15                      |    31|
|104   |                      arbiter                           |arbiter_rr_n_16                      |    31|
|105   |                        arbitration_logic               |arbitration_logic_rr_17              |    31|
|106   |              station                                   |switch_10                            |     1|
|107   |            \genblk1[7].engine_and_station_i            |engine_and_station_6                 |   604|
|108   |              aChannel                                  |channel                              |   130|
|109   |                fifo_channel                            |fifo__parameterized0                 |   123|
|110   |              anEngine                                  |engine_interfaced                    |   473|
|111   |                anEngine                                |engine                               |   473|
|112   |                  a_cache                               |cache_block_directly_mapped          |    73|
|113   |                  buffer                                |ping_pong_buffer                     |   207|
|114   |                    fifo_even                           |fifo                                 |   124|
|115   |                    fifo_odd                            |fifo_7                               |    83|
|116   |                  \g.aregex_cpu                         |regex_cpu_pipelined                  |   193|
|117   |                    arbiter_output_pc_port              |arbiter_2_rr                         |    33|
|118   |                      arbiter                           |arbiter_rr_n                         |    33|
|119   |                        arbitration_logic               |arbitration_logic_rr                 |    33|
|120   |              station                                   |switch                               |     1|
|121   |        abram                                           |bram                                 |   148|
|122   |          BRAM_SDP_MACRO_inst                           |BRAM_SDP_MACRO                       |   148|
+------+--------------------------------------------------------+-------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:22 ; elapsed = 00:01:37 . Memory (MB): peak = 1580.797 ; gain = 1098.379
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 65 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:22 ; elapsed = 00:01:37 . Memory (MB): peak = 1580.797 ; gain = 1098.379
Synthesis Optimization Complete : Time (s): cpu = 00:01:22 ; elapsed = 00:01:37 . Memory (MB): peak = 1580.797 ; gain = 1098.379
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.458 . Memory (MB): peak = 1580.797 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 43 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/re2_copro_v1_S00_AXI_inst/UIP/abram/BRAM_SDP_MACRO_inst/genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1603.887 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 9 instances were transformed.
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 8 instances
  RAMB36E1 => RAMB36E2: 1 instance 

INFO: [Common 17-83] Releasing license: Synthesis
194 Infos, 67 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:37 ; elapsed = 00:02:04 . Memory (MB): peak = 1603.887 ; gain = 1121.469
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1603.887 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint 'C:/Users/danie/Documents/GitHub/regex_coprocessor_safe/proj/regex_copro/regex_copro.runs/re2_copro_re2_copro_0_1_synth_1/re2_copro_re2_copro_0_1.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 1802.555 ; gain = 198.668
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP re2_copro_re2_copro_0_1, cache-ID = 960bd5d7f9dacdc4
INFO: [Coretcl 2-1174] Renamed 121 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1810.426 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/danie/Documents/GitHub/regex_coprocessor_safe/proj/regex_copro/regex_copro.runs/re2_copro_re2_copro_0_1_synth_1/re2_copro_re2_copro_0_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file re2_copro_re2_copro_0_1_utilization_synth.rpt -pb re2_copro_re2_copro_0_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Feb 12 18:40:15 2021...
