msgid ""
msgstr ""
"Project-Id-Version: SpinalHDLReport-Msgid-Bugs-To:POT-Creation-Date:2023-12-"
"01 11:48+0800PO-Revision-Date:YEAR-MO-DA HO:MI+ZONELast-Translator:FULL NAME "
"<EMAIL@ADDRESS>Language:zh_CNLanguage-Team:zh_CN <LL@li.org>Plural-"
"Forms:nplurals=1; plural=0;MIME-Version:1.0Content-Type:text/plain; "
"charset=UTF-8\n"
"PO-Revision-Date: 2024-01-13 05:06+0000\n"
"Last-Translator: tsy0123 <675526215@qq.com>\n"
"Language-Team: Chinese (Simplified) <https://hosted.weblate.org/projects/"
"spinaldoc-rtd/spinalhdlother-language-featuresvhdl_generation/zh_Hans/>\n"
"Language: zh_CN\n"
"Content-Type: text/plain; charset=UTF-8\n"
"Content-Transfer-Encoding: 8bitGenerated-By:Babel 2.13.1\n"
"Plural-Forms: nplurals=1; plural=0;\n"
"X-Generator: Weblate 5.4-dev\n"

#: ../../source/SpinalHDL/Other features/vhdl_generation.rst:5 language
msgid "VHDL and Verilog generation"
msgstr "VHDL 和 Verilog 生成"

#: ../../source/SpinalHDL/Other features/vhdl_generation.rst:8 language
msgid "Generate VHDL and Verilog from a SpinalHDL Component"
msgstr "从 SpinalHDL 组件生成 VHDL 和 Verilog"

#: ../../source/SpinalHDL/Other features/vhdl_generation.rst:10 language
msgid ""
"To generate the VHDL from a SpinalHDL component you just need to call "
"``SpinalVhdl(new YourComponent)`` in a Scala ``main``."
msgstr ""
"要从 SpinalHDL 组件生成 VHDL，您只需在 Scala ``main`` 函数中调用 "
"``SpinalVhdl(new YourComponent)`` 即可。"

#: ../../source/SpinalHDL/Other features/vhdl_generation.rst:12 language
msgid ""
"Generating Verilog is exactly the same, but with ``SpinalVerilog`` in place "
"of ``SpinalVHDL``"
msgstr "生成 Verilog 完全相同，但用 ``SpinalVerilog`` 代替 ``SpinalVHDL``"

#: ../../source/SpinalHDL/Other features/vhdl_generation.rst:40 language
msgid ""
"``SpinalVhdl`` and ``SpinalVerilog`` may need to create multiple instances "
"of your component class, therefore the first argument is not a ``Component``"
" reference, but a function that returns a new component."
msgstr ""
"``SpinalVhdl`` 和 ``SpinalVerilog`` 可能需要创建组件类的多个实例，"
"因此第一个参数不是 ``Component`` 引用，而是返回新组件的函数。"

#: ../../source/SpinalHDL/Other features/vhdl_generation.rst:43 language
msgid ""
"The ``SpinalVerilog`` implementation began the 5th of June, 2016. This "
"backend successfully passes the same regression tests as the VHDL one (RISCV"
" CPU, Multicore and pipelined mandelbrot, UART RX/TX, Single clock fifo, "
"Dual clock fifo, Gray counter, ...)."
msgstr ""
"``SpinalVerilog`` 实施于 2016 年 6 月 5 日开始。该后端成功通过了与 VHDL "
"相同的回归测试（RISCV CPU、多核和流水线 Mandelbrot、UART RX/TX、单时钟域 "
"fifo、双时钟域 fifo、格雷码计数器， ...）。"

#: ../../source/SpinalHDL/Other features/vhdl_generation.rst:46 language
msgid ""
"If you have any issues with this new backend, please make a `Github issue "
"<https://github.com/SpinalHDL/SpinalHDL/issues>`_ describing the problem."
msgstr ""
"如果您对这个新后端有任何问题，请创建 `Github 工单 <https://github.com/"
"SpinalHDL/SpinalHDL/issues>`_ 描述问题。"

#: ../../source/SpinalHDL/Other features/vhdl_generation.rst:49 language
msgid "Parametrization from Scala"
msgstr "Scala 的参数化"

#: ../../source/SpinalHDL/Other features/vhdl_generation.rst:55 language
msgid "Argument name"
msgstr "参数名称"

#: ../../source/SpinalHDL/Other features/vhdl_generation.rst:56 language
msgid "Type"
msgstr "类型"

#: ../../source/SpinalHDL/Other features/vhdl_generation.rst:57 language
msgid "Default"
msgstr "默认值"

#: ../../source/SpinalHDL/Other features/vhdl_generation.rst:58
#: features/vhdl_generation.rst:292 language
msgid "Description"
msgstr "描述"

#: ../../source/SpinalHDL/Other features/vhdl_generation.rst:59 language
msgid "``mode``"
msgstr "``mode``"

#: ../../source/SpinalHDL/Other features/vhdl_generation.rst:60 language
msgid "SpinalMode"
msgstr "SpinalMode"

#: ../../source/SpinalHDL/Other features/vhdl_generation.rst:61 language
msgid "null"
msgstr "null"

#: ../../source/SpinalHDL/Other features/vhdl_generation.rst language
msgid "Set the SpinalHDL hdl generation mode."
msgstr "设置 SpinalHDL 生成HDL的模式。"

#: ../../source/SpinalHDL/Other features/vhdl_generation.rst language
msgid "Can be set to ``VHDL`` or ``Verilog``"
msgstr "可以设置为 ``VHDL`` 或 ``Verilog``"

#: ../../source/SpinalHDL/Other features/vhdl_generation.rst:64 language
msgid "``defaultConfigForClockDomains``"
msgstr "``defaultConfigForClockDomains``"

#: ../../source/SpinalHDL/Other features/vhdl_generation.rst:65 language
msgid "ClockDomainConfig"
msgstr "ClockDomainConfig"

#: ../../source/SpinalHDL/Other features/vhdl_generation.rst language
msgid "RisingEdgeClock"
msgstr "RisingEdgeClock"

#: ../../source/SpinalHDL/Other features/vhdl_generation.rst language
msgid "AsynchronousReset"
msgstr "AsynchronousReset"

#: ../../source/SpinalHDL/Other features/vhdl_generation.rst language
msgid "ResetActiveHigh"
msgstr "ResetActiveHigh"

#: ../../source/SpinalHDL/Other features/vhdl_generation.rst language
msgid "ClockEnableActiveHigh"
msgstr "ClockEnableActiveHigh"

#: ../../source/SpinalHDL/Other features/vhdl_generation.rst:70 language
msgid ""
"Set the clock configuration that will be used as the default value for all "
"new ``ClockDomain``."
msgstr "设置将用作所有新 ``ClockDomain``时钟域默认值的配置。"

#: ../../source/SpinalHDL/Other features/vhdl_generation.rst:71 language
msgid "``onlyStdLogicVectorAtTopLevelIo``"
msgstr "``onlyStdLogicVectorAtTopLevelIo``"

#: ../../source/SpinalHDL/Other features/vhdl_generation.rst:72 language
msgid "Boolean"
msgstr "Boolean"

#: ../../source/SpinalHDL/Other features/vhdl_generation.rst:73 language
msgid "false"
msgstr "false"

#: ../../source/SpinalHDL/Other features/vhdl_generation.rst:74 language
msgid "Change all unsigned/signed toplevel io into std_logic_vector."
msgstr "将所有无符号/有符号顶级 io 更改为 std_logic_vector类型。"

#: ../../source/SpinalHDL/Other features/vhdl_generation.rst:75 language
msgid "``defaultClockDomainFrequency``"
msgstr "``defaultClockDomainFrequency``"

#: ../../source/SpinalHDL/Other features/vhdl_generation.rst:76 language
msgid "IClockDomainFrequency"
msgstr "IClockDomainFrequency"

#: ../../source/SpinalHDL/Other features/vhdl_generation.rst:77 language
msgid "UnknownFrequency"
msgstr "UnknownFrequency"

#: ../../source/SpinalHDL/Other features/vhdl_generation.rst:78 language
msgid "Default clock frequency."
msgstr "默认时钟频率。"

#: ../../source/SpinalHDL/Other features/vhdl_generation.rst:79 language
msgid "``targetDirectory``"
msgstr "``targetDirectory``"

#: ../../source/SpinalHDL/Other features/vhdl_generation.rst:80 language
msgid "String"
msgstr "String"

#: ../../source/SpinalHDL/Other features/vhdl_generation.rst:81 language
msgid "Current directory"
msgstr "当前目录"

#: ../../source/SpinalHDL/Other features/vhdl_generation.rst:82 language
msgid "Directory where files are generated."
msgstr "生成文件的目录。"

#: ../../source/SpinalHDL/Other features/vhdl_generation.rst:85 language
msgid "And this is the syntax to specify them:"
msgstr "这是设置它们的语法："

#: ../../source/SpinalHDL/Other features/vhdl_generation.rst:98 language
msgid "Parametrization from shell"
msgstr "来自 shell 的参数化"

#: ../../source/SpinalHDL/Other features/vhdl_generation.rst:100 language
msgid ""
"You can also specify generation parameters by using command line arguments."
msgstr "您还可以使用命令行参数指定生成参数。"

#: ../../source/SpinalHDL/Other features/vhdl_generation.rst:108 language
msgid "The syntax for command line arguments is:"
msgstr "命令行参数的语法是："

#: ../../source/SpinalHDL/Other features/vhdl_generation.rst:124 language
msgid "Generated VHDL and Verilog"
msgstr "生成的 VHDL 和 Verilog"

#: ../../source/SpinalHDL/Other features/vhdl_generation.rst:126 language
msgid ""
"How a SpinalHDL RTL description is translated into VHDL and Verilog is "
"important:"
msgstr "如何将 SpinalHDL RTL 描述转换为 VHDL 和 Verilog 非常重要："

#: ../../source/SpinalHDL/Other features/vhdl_generation.rst:128 language
msgid "Names in Scala are preserved in VHDL and Verilog."
msgstr "Scala 中变量的名称将保留在 VHDL 和 Verilog 中。"

#: ../../source/SpinalHDL/Other features/vhdl_generation.rst:129 language
msgid "``Component`` hierarchy in Scala is preserved in VHDL and Verilog."
msgstr "Scala 中的 ``Component`` 组件层次结构会保留在 VHDL 和 Verilog 中。"

#: ../../source/SpinalHDL/Other features/vhdl_generation.rst:130 language
msgid ""
"``when`` statements in Scala are emitted as if statements in VHDL and "
"Verilog."
msgstr "Scala 中的 ``when`` 语句会生成为 VHDL 和 Verilog 中的 if 语句。"

#: ../../source/SpinalHDL/Other features/vhdl_generation.rst:131 language
msgid ""
"``switch`` statements in Scala are emitted as case statements in VHDL and "
"Verilog in all standard cases."
msgstr "Scala 中的 ``switch`` 语句在所有标准情况下都生成为 VHDL 和 Verilog 中的 case "
"语句。"

#: ../../source/SpinalHDL/Other features/vhdl_generation.rst:134 language
msgid "Organization"
msgstr "组织"

#: ../../source/SpinalHDL/Other features/vhdl_generation.rst:136 language
msgid ""
"When you use the VHDL generator, all modules are generated into a single "
"file which contain three sections:"
msgstr "当您使用 VHDL 生成器时，所有模块都会生成到一个文件中，其中包含三个部分："

#: ../../source/SpinalHDL/Other features/vhdl_generation.rst:138 language
msgid "A package that contains the definition of all Enums"
msgstr "包含所有 Enum 定义的包"

#: ../../source/SpinalHDL/Other features/vhdl_generation.rst:139 language
msgid "A package that contains functions used by the architectural elements"
msgstr "包含架构中所有元素使用函数的包"

#: ../../source/SpinalHDL/Other features/vhdl_generation.rst:140 language
msgid "All components needed by your design"
msgstr "您的设计所需的所有组件"

#: ../../source/SpinalHDL/Other features/vhdl_generation.rst:142 language
msgid ""
"When you use the Verilog generation, all modules are generated into a single"
" file which contains two sections:"
msgstr "当您使用 Verilog 生成时，所有模块都会生成到一个文件中，其中包含两个部分："

#: ../../source/SpinalHDL/Other features/vhdl_generation.rst:144 language
msgid "All enumeration definitions used"
msgstr "使用的所有枚举定义"

#: ../../source/SpinalHDL/Other features/vhdl_generation.rst:145 language
msgid "All modules needed by your design"
msgstr "您的设计需要的所有模块"

#: ../../source/SpinalHDL/Other features/vhdl_generation.rst:148 language
msgid "Combinational logic"
msgstr "组合逻辑"

#: ../../source/SpinalHDL/Other features/vhdl_generation.rst:150
#: features/vhdl_generation.rst:213 language
msgid "Scala:"
msgstr "Scala:"

#: ../../source/SpinalHDL/Other features/vhdl_generation.rst:178
#: features/vhdl_generation.rst:238 language
msgid "VHDL:"
msgstr "VHDL:"

#: ../../source/SpinalHDL/Other features/vhdl_generation.rst:211 language
msgid "Sequential logic"
msgstr "时序逻辑"

#: ../../source/SpinalHDL/Other features/vhdl_generation.rst:281 language
msgid "VHDL and Verilog attributes"
msgstr "VHDL 和 Verilog 属性"

#: ../../source/SpinalHDL/Other features/vhdl_generation.rst:283 language
msgid ""
"In some situations, it is useful to give attributes for some signals in a "
"design to modify how they are synthesized."
msgstr "在某些情况下，为设计中的某些信号提供属性以修改它们的综合方式很有用。"

#: ../../source/SpinalHDL/Other features/vhdl_generation.rst:285 language
msgid ""
"To do that, you can call the following functions on any signals or memories "
"in the design:"
msgstr "为此，您可以对设计中的任何信号或存储器调用以下函数："

#: ../../source/SpinalHDL/Other features/vhdl_generation.rst:291 language
msgid "Syntax"
msgstr "语法"

#: ../../source/SpinalHDL/Other features/vhdl_generation.rst:293 language
msgid "``addAttribute(name)``"
msgstr "``addAttribute(name)``"

#: ../../source/SpinalHDL/Other features/vhdl_generation.rst:294 language
msgid "Add a boolean attribute with the given ``name`` set to true"
msgstr "添加一个名为 ``name`` 的布尔属性，并将给定值设置为 true"

#: ../../source/SpinalHDL/Other features/vhdl_generation.rst:295 language
msgid "``addAttribute(name, value)``"
msgstr "``addAttribute(name, value)``"

#: ../../source/SpinalHDL/Other features/vhdl_generation.rst:296 language
msgid "Add a string attribute with the given ``name`` set to ``value``"
msgstr "添加一个字符串属性，并将给定的 ``name`` 设置为 ``value``"

#: ../../source/SpinalHDL/Other features/vhdl_generation.rst:299 language
msgid "Example:"
msgstr "示例："

#: ../../source/SpinalHDL/Other features/vhdl_generation.rst:306 language
msgid "Produced declaration in VHDL:"
msgstr "用 VHDL 生成声明："

#: ../../source/SpinalHDL/Other features/vhdl_generation.rst:314 language
msgid "Produced declaration in Verilog:"
msgstr "用 Verilog 生成声明："
