<h4><strong>Step 1:</strong></h4><div class="answer"> <p>Refer to Figure P13.29 in the text book.</p> <p>Check the condition for region of operations for the NMOS transistor with the input voltage<img src="images/3657-13-29P-i1.png" />.</p> <p> <img src="images/3657-13-29P-i2.png" /> </p> <p>and</p> <p> <img src="images/3657-13-29P-i3.png" /> </p> <p>Hence, the NMOS transistor goes into active region.</p> </div><h4><strong>Step 2:</strong></h4><div class="answer"> <p>Check the condition for region of operations for the PMOS transistor with the input voltage<img src="images/3657-13-29P-i4.png" />.</p> <p> <img src="images/3657-13-29P-i5.png" /> </p> <p>Hence, the PMOS transistor goes into cutoff region.</p> </div><h4><strong>Step 3:</strong></h4><div class="answer"> <p>The modified circuit diagram is shown in Figure 1.</p> <p> <img src="images/3657-13-29P-i6.png" alt="Picture 2" /></p> </div><h4><strong>Step 4:</strong></h4><div class="answer"> <p>Determine the value of drain to source resistance of the NMOS transistor.</p> <p> <img src="images/3657-13-29P-i7.png" /> </p> <p>Substitute <img src="images/3657-13-29P-i8.png" /> for <img src="images/3657-13-29P-i9.png" />, <img src="images/3657-13-29P-i10.png" />for <img src="images/3657-13-29P-i11.png" /> and <img src="images/3657-13-29P-i12.png" /> for <img src="images/3657-13-29P-i13.png" /> in the equation.</p> <p> <img src="images/3657-13-29P-i14.png" /> </p> </div><h4><strong>Step 5:</strong></h4><div class="answer"> <p>Determine the value of signal voltage across the node <i>A</i>.</p> <p> <img src="images/3657-13-29P-i15.png" /> </p> <p>Substitute <img src="images/3657-13-29P-i16.png" /> for <img src="images/3657-13-29P-i17.png" /> in the equation.</p> <p> <img src="images/3657-13-29P-i18.png" /> </p> <p>Thus, the value of signal voltage across the node <i>A</i>, <img src="images/3657-13-29P-i19.png" />is<img src="images/3657-13-29P-i20.png" /></p> </div><h4><strong>Step 6:</strong></h4><div class="answer"> <p>Check the condition for region of operations for the NMOS transistor with the input voltage<img src="images/3657-13-29P-i21.png" />.</p> <p> <img src="images/3657-13-29P-i22.png" /> </p> <p>Hence, the NMOS transistor goes into cutoff region.</p> <p> </div><h4><strong>Step 7:</strong></h4><div class="answer">Check the condition for region of operations for the PMOS transistor with the input voltage<img src="images/3657-13-29P-i23.png" />.</p> <p> <img src="images/3657-13-29P-i24.png" /> </p> <p> and</p> <p> <img src="images/3657-13-29P-i25.png" /> </p> <p>Hence, the PMOS transistor goes into active-region.</p> </div><h4><strong>Step 8:</strong></h4><div class="answer"> <p>The modified circuit diagram is shown in Figure 2.</p> <p> <img src="images/3657-13-29P-i26.png" alt="Picture 3" /></p> </div><h4><strong>Step 9:</strong></h4><div class="answer"> <p>Determine the value of drain to source resistance of the PMOS transistor.</p> <p> <img src="images/3657-13-29P-i27.png" /> </p> <p>Substitute <img src="images/3657-13-29P-i28.png" /> for <img src="images/3657-13-29P-i29.png" />, <img src="images/3657-13-29P-i30.png" />for <img src="images/3657-13-29P-i31.png" /> and <img src="images/3657-13-29P-i32.png" /> for <img src="images/3657-13-29P-i33.png" /> in the equation.</p> <p> <img src="images/3657-13-29P-i34.png" /> </p> </div><h4><strong>Step 10:</strong></h4><div class="answer"> <p>Determine the value of signal voltage across the node <i>A</i>.</p> <p> <img src="images/3657-13-29P-i35.png" /> </p> <p>Substitute <img src="images/3657-13-29P-i36.png" /> for <img src="images/3657-13-29P-i37.png" /> in the equation.</p> <p> <img src="images/3657-13-29P-i38.png" /> </p> <p>Thus, the value of signal voltage across the node <i>A</i>, <img src="images/3657-13-29P-i39.png" />is<img src="images/3657-13-29P-i40.png" />.</p></div>