
OLED1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000015cc  00400000  00400000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     0000043c  20400000  004015cc  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  2 .bss          000002c8  2040043c  00401a08  0002043c  2**2
                  ALLOC
  3 .stack        00002004  20400704  00401cd0  0002043c  2**0
                  ALLOC
  4 .heap         00000200  20402708  00403cd4  0002043c  2**0
                  ALLOC
  5 .ARM.attributes 0000002e  00000000  00000000  0002043c  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  0002046a  2**0
                  CONTENTS, READONLY
  7 .debug_info   00014a14  00000000  00000000  000204c3  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00002e6b  00000000  00000000  00034ed7  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    000040fd  00000000  00000000  00037d42  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000798  00000000  00000000  0003be3f  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000830  00000000  00000000  0003c5d7  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  000086d4  00000000  00000000  0003ce07  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0000c40e  00000000  00000000  000454db  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    0008f65f  00000000  00000000  000518e9  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  000011a4  00000000  00000000  000e0f48  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	08 27 40 20 a5 0f 40 00 a1 0f 40 00 a1 0f 40 00     .'@ ..@...@...@.
  400010:	a1 0f 40 00 a1 0f 40 00 a1 0f 40 00 00 00 00 00     ..@...@...@.....
	...
  40002c:	a1 0f 40 00 a1 0f 40 00 00 00 00 00 a1 0f 40 00     ..@...@.......@.
  40003c:	a1 0f 40 00 a1 0f 40 00 a1 0f 40 00 a1 0f 40 00     ..@...@...@...@.
  40004c:	55 12 40 00 a1 0f 40 00 a1 0f 40 00 a1 0f 40 00     U.@...@...@...@.
  40005c:	a1 0f 40 00 a1 0f 40 00 00 00 00 00 05 0b 40 00     ..@...@.......@.
  40006c:	19 0b 40 00 2d 0b 40 00 a1 0f 40 00 a1 0f 40 00     ..@.-.@...@...@.
  40007c:	a1 0f 40 00 41 0b 40 00 55 0b 40 00 a1 0f 40 00     ..@.A.@.U.@...@.
  40008c:	a1 0f 40 00 a1 0f 40 00 a1 0f 40 00 a1 0f 40 00     ..@...@...@...@.
  40009c:	a1 0f 40 00 a1 0f 40 00 a1 0f 40 00 a1 0f 40 00     ..@...@...@...@.
  4000ac:	a1 0f 40 00 a1 0f 40 00 a1 0f 40 00 a1 0f 40 00     ..@...@...@...@.
  4000bc:	a1 0f 40 00 a1 0f 40 00 a1 0f 40 00 a1 0f 40 00     ..@...@...@...@.
  4000cc:	a1 0f 40 00 00 00 00 00 a1 0f 40 00 00 00 00 00     ..@.......@.....
  4000dc:	a1 0f 40 00 a1 0f 40 00 a1 0f 40 00 a1 0f 40 00     ..@...@...@...@.
  4000ec:	a1 0f 40 00 a1 0f 40 00 a1 0f 40 00 a1 0f 40 00     ..@...@...@...@.
  4000fc:	a1 0f 40 00 a1 0f 40 00 a1 0f 40 00 a1 0f 40 00     ..@...@...@...@.
  40010c:	a1 0f 40 00 a1 0f 40 00 00 00 00 00 00 00 00 00     ..@...@.........
  40011c:	00 00 00 00 a1 0f 40 00 a1 0f 40 00 a1 0f 40 00     ......@...@...@.
  40012c:	a1 0f 40 00 a1 0f 40 00 00 00 00 00 a1 0f 40 00     ..@...@.......@.
  40013c:	a1 0f 40 00                                         ..@.

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	2040043c 	.word	0x2040043c
  40015c:	00000000 	.word	0x00000000
  400160:	004015cc 	.word	0x004015cc

00400164 <frame_dummy>:
  400164:	4b0c      	ldr	r3, [pc, #48]	; (400198 <frame_dummy+0x34>)
  400166:	b143      	cbz	r3, 40017a <frame_dummy+0x16>
  400168:	480c      	ldr	r0, [pc, #48]	; (40019c <frame_dummy+0x38>)
  40016a:	490d      	ldr	r1, [pc, #52]	; (4001a0 <frame_dummy+0x3c>)
  40016c:	b510      	push	{r4, lr}
  40016e:	f3af 8000 	nop.w
  400172:	480c      	ldr	r0, [pc, #48]	; (4001a4 <frame_dummy+0x40>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b923      	cbnz	r3, 400182 <frame_dummy+0x1e>
  400178:	bd10      	pop	{r4, pc}
  40017a:	480a      	ldr	r0, [pc, #40]	; (4001a4 <frame_dummy+0x40>)
  40017c:	6803      	ldr	r3, [r0, #0]
  40017e:	b933      	cbnz	r3, 40018e <frame_dummy+0x2a>
  400180:	4770      	bx	lr
  400182:	4b09      	ldr	r3, [pc, #36]	; (4001a8 <frame_dummy+0x44>)
  400184:	2b00      	cmp	r3, #0
  400186:	d0f7      	beq.n	400178 <frame_dummy+0x14>
  400188:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40018c:	4718      	bx	r3
  40018e:	4b06      	ldr	r3, [pc, #24]	; (4001a8 <frame_dummy+0x44>)
  400190:	2b00      	cmp	r3, #0
  400192:	d0f5      	beq.n	400180 <frame_dummy+0x1c>
  400194:	4718      	bx	r3
  400196:	bf00      	nop
  400198:	00000000 	.word	0x00000000
  40019c:	004015cc 	.word	0x004015cc
  4001a0:	20400440 	.word	0x20400440
  4001a4:	004015cc 	.word	0x004015cc
  4001a8:	00000000 	.word	0x00000000

004001ac <rtt_init>:
 * \return 0 if successful.
 */
uint32_t rtt_init(Rtt *p_rtt, uint16_t us_prescaler)
{
#if (SAM4N || SAM4S || SAM4E || SAM4C || SAMG51 || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	p_rtt->RTT_MR = (us_prescaler | RTT_MR_RTTRST | g_wobits_in_rtt_mr);
  4001ac:	4b03      	ldr	r3, [pc, #12]	; (4001bc <rtt_init+0x10>)
  4001ae:	681b      	ldr	r3, [r3, #0]
  4001b0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
  4001b4:	4319      	orrs	r1, r3
  4001b6:	6001      	str	r1, [r0, #0]
#else
	p_rtt->RTT_MR = (us_prescaler | RTT_MR_RTTRST);
#endif
	return 0;
}
  4001b8:	2000      	movs	r0, #0
  4001ba:	4770      	bx	lr
  4001bc:	20400458 	.word	0x20400458

004001c0 <rtt_sel_source>:
 * \param p_rtt Pointer to an RTT instance.
 * \param is_rtc_sel RTC 1Hz Clock Selection.
 */
void rtt_sel_source(Rtt *p_rtt, bool is_rtc_sel)
{
	if(is_rtc_sel) {
  4001c0:	b941      	cbnz	r1, 4001d4 <rtt_sel_source+0x14>
		g_wobits_in_rtt_mr |= RTT_MR_RTC1HZ;
		p_rtt->RTT_MR |= g_wobits_in_rtt_mr;
	} else {
		g_wobits_in_rtt_mr &= ~RTT_MR_RTC1HZ;
  4001c2:	4a09      	ldr	r2, [pc, #36]	; (4001e8 <rtt_sel_source+0x28>)
  4001c4:	6813      	ldr	r3, [r2, #0]
  4001c6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
  4001ca:	6013      	str	r3, [r2, #0]
		p_rtt->RTT_MR |= g_wobits_in_rtt_mr;
  4001cc:	6802      	ldr	r2, [r0, #0]
  4001ce:	4313      	orrs	r3, r2
  4001d0:	6003      	str	r3, [r0, #0]
  4001d2:	4770      	bx	lr
		g_wobits_in_rtt_mr |= RTT_MR_RTC1HZ;
  4001d4:	4a04      	ldr	r2, [pc, #16]	; (4001e8 <rtt_sel_source+0x28>)
  4001d6:	6813      	ldr	r3, [r2, #0]
  4001d8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
  4001dc:	6013      	str	r3, [r2, #0]
		p_rtt->RTT_MR |= g_wobits_in_rtt_mr;
  4001de:	6802      	ldr	r2, [r0, #0]
  4001e0:	4313      	orrs	r3, r2
  4001e2:	6003      	str	r3, [r0, #0]
  4001e4:	4770      	bx	lr
  4001e6:	bf00      	nop
  4001e8:	20400458 	.word	0x20400458

004001ec <rtt_enable_interrupt>:
 */
void rtt_enable_interrupt(Rtt *p_rtt, uint32_t ul_sources)
{
	uint32_t temp;

	temp = p_rtt->RTT_MR;
  4001ec:	6802      	ldr	r2, [r0, #0]
	temp |= ul_sources;
#if (SAM4N || SAM4S || SAM4E || SAM4C || SAMG51 || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	temp |= g_wobits_in_rtt_mr;
  4001ee:	4b03      	ldr	r3, [pc, #12]	; (4001fc <rtt_enable_interrupt+0x10>)
  4001f0:	681b      	ldr	r3, [r3, #0]
  4001f2:	4319      	orrs	r1, r3
  4001f4:	4311      	orrs	r1, r2
#endif
	p_rtt->RTT_MR = temp;
  4001f6:	6001      	str	r1, [r0, #0]
  4001f8:	4770      	bx	lr
  4001fa:	bf00      	nop
  4001fc:	20400458 	.word	0x20400458

00400200 <rtt_read_timer_value>:
 *
 * \return The current Real-time Timer value.
 */
uint32_t rtt_read_timer_value(Rtt *p_rtt)
{
	uint32_t rtt_val = p_rtt->RTT_VR;
  400200:	6882      	ldr	r2, [r0, #8]

	while (rtt_val != p_rtt->RTT_VR) {
  400202:	6883      	ldr	r3, [r0, #8]
  400204:	429a      	cmp	r2, r3
  400206:	d003      	beq.n	400210 <rtt_read_timer_value+0x10>
		rtt_val = p_rtt->RTT_VR;
  400208:	6882      	ldr	r2, [r0, #8]
	while (rtt_val != p_rtt->RTT_VR) {
  40020a:	6883      	ldr	r3, [r0, #8]
  40020c:	4293      	cmp	r3, r2
  40020e:	d1fb      	bne.n	400208 <rtt_read_timer_value+0x8>
	}

	return rtt_val;
}
  400210:	4618      	mov	r0, r3
  400212:	4770      	bx	lr

00400214 <rtt_get_status>:
 *
 * \return The Real-time Timer status.
 */
uint32_t rtt_get_status(Rtt *p_rtt)
{
	return p_rtt->RTT_SR;
  400214:	68c0      	ldr	r0, [r0, #12]
}
  400216:	4770      	bx	lr

00400218 <spi_enable_clock>:
 * \brief Enable SPI clock.
 *
 * \param p_spi Pointer to an SPI instance.
 */
void spi_enable_clock(Spi *p_spi)
{
  400218:	b508      	push	{r3, lr}
#if (SAM4S || SAM3S || SAM3N || SAM3U || SAM4E || SAM4N || SAMG51|| SAMG53|| SAMG54)
	UNUSED(p_spi);
	sysclk_enable_peripheral_clock(ID_SPI);
#elif (SAM3XA || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	if (p_spi == SPI0) {
  40021a:	4b07      	ldr	r3, [pc, #28]	; (400238 <spi_enable_clock+0x20>)
  40021c:	4298      	cmp	r0, r3
  40021e:	d003      	beq.n	400228 <spi_enable_clock+0x10>
		sysclk_enable_peripheral_clock(ID_SPI0);
	}
	#ifdef SPI1
	else if (p_spi == SPI1) {
  400220:	4b06      	ldr	r3, [pc, #24]	; (40023c <spi_enable_clock+0x24>)
  400222:	4298      	cmp	r0, r3
  400224:	d004      	beq.n	400230 <spi_enable_clock+0x18>
  400226:	bd08      	pop	{r3, pc}
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  400228:	2015      	movs	r0, #21
  40022a:	4b05      	ldr	r3, [pc, #20]	; (400240 <spi_enable_clock+0x28>)
  40022c:	4798      	blx	r3
  40022e:	bd08      	pop	{r3, pc}
  400230:	202a      	movs	r0, #42	; 0x2a
  400232:	4b03      	ldr	r3, [pc, #12]	; (400240 <spi_enable_clock+0x28>)
  400234:	4798      	blx	r3
	}
	#endif
#elif SAM4L
	sysclk_enable_peripheral_clock(p_spi);
#endif
}
  400236:	e7f6      	b.n	400226 <spi_enable_clock+0xe>
  400238:	40008000 	.word	0x40008000
  40023c:	40058000 	.word	0x40058000
  400240:	00400c89 	.word	0x00400c89

00400244 <spi_set_peripheral_chip_select_value>:
 *                 \ref spi_enable_peripheral_select_decode,
 *                 \ref spi_disable_peripheral_select_decode.
 */
void spi_set_peripheral_chip_select_value(Spi *p_spi, uint32_t ul_value)
{
	p_spi->SPI_MR &= (~SPI_MR_PCS_Msk);
  400244:	6843      	ldr	r3, [r0, #4]
  400246:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
  40024a:	6043      	str	r3, [r0, #4]
	p_spi->SPI_MR |= SPI_MR_PCS(ul_value);
  40024c:	6843      	ldr	r3, [r0, #4]
  40024e:	0409      	lsls	r1, r1, #16
  400250:	f401 2170 	and.w	r1, r1, #983040	; 0xf0000
  400254:	4319      	orrs	r1, r3
  400256:	6041      	str	r1, [r0, #4]
  400258:	4770      	bx	lr

0040025a <spi_write>:
 * \retval SPI_OK on Success.
 * \retval SPI_ERROR_TIMEOUT on Time-out.
 */
spi_status_t spi_write(Spi *p_spi, uint16_t us_data,
		uint8_t uc_pcs, uint8_t uc_last)
{
  40025a:	b430      	push	{r4, r5}
	uint32_t timeout = SPI_TIMEOUT;
	uint32_t value;

	while (!(p_spi->SPI_SR & SPI_SR_TDRE)) {
  40025c:	f643 2499 	movw	r4, #15001	; 0x3a99
  400260:	6905      	ldr	r5, [r0, #16]
  400262:	f015 0f02 	tst.w	r5, #2
  400266:	d103      	bne.n	400270 <spi_write+0x16>
		if (!timeout--) {
  400268:	3c01      	subs	r4, #1
  40026a:	d1f9      	bne.n	400260 <spi_write+0x6>
			return SPI_ERROR_TIMEOUT;
  40026c:	2001      	movs	r0, #1
  40026e:	e00c      	b.n	40028a <spi_write+0x30>
 *
 * \return 1 for Variable mode, 0 for fixed mode.
 */
static inline uint32_t spi_get_peripheral_select_mode(Spi *p_spi)
{
	if (p_spi->SPI_MR & SPI_MR_PS) {
  400270:	6844      	ldr	r4, [r0, #4]
		}
	}

	if (spi_get_peripheral_select_mode(p_spi)) {
  400272:	f014 0f02 	tst.w	r4, #2
  400276:	d006      	beq.n	400286 <spi_write+0x2c>
		value = SPI_TDR_TD(us_data) | SPI_TDR_PCS(uc_pcs);
  400278:	0412      	lsls	r2, r2, #16
  40027a:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
  40027e:	4311      	orrs	r1, r2
		if (uc_last) {
  400280:	b10b      	cbz	r3, 400286 <spi_write+0x2c>
			value |= SPI_TDR_LASTXFER;
  400282:	f041 7180 	orr.w	r1, r1, #16777216	; 0x1000000
		}
	} else {
		value = SPI_TDR_TD(us_data);
	}

	p_spi->SPI_TDR = value;
  400286:	60c1      	str	r1, [r0, #12]

	return SPI_OK;
  400288:	2000      	movs	r0, #0
}
  40028a:	bc30      	pop	{r4, r5}
  40028c:	4770      	bx	lr

0040028e <spi_set_clock_polarity>:
 * \param ul_polarity Default clock state is logical one(high)/zero(low).
 */
void spi_set_clock_polarity(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_polarity)
{
	if (ul_polarity) {
  40028e:	b932      	cbnz	r2, 40029e <spi_set_clock_polarity+0x10>
  400290:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CPOL);
  400294:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400296:	f023 0301 	bic.w	r3, r3, #1
  40029a:	6303      	str	r3, [r0, #48]	; 0x30
  40029c:	4770      	bx	lr
  40029e:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
  4002a2:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4002a4:	f043 0301 	orr.w	r3, r3, #1
  4002a8:	6303      	str	r3, [r0, #48]	; 0x30
  4002aa:	4770      	bx	lr

004002ac <spi_set_clock_phase>:
 *  \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 *  \param ul_phase Data capture on the rising/falling edge of clock.
 */
void spi_set_clock_phase(Spi *p_spi, uint32_t ul_pcs_ch, uint32_t ul_phase)
{
	if (ul_phase) {
  4002ac:	b932      	cbnz	r2, 4002bc <spi_set_clock_phase+0x10>
  4002ae:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_NCPHA);
  4002b2:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4002b4:	f023 0302 	bic.w	r3, r3, #2
  4002b8:	6303      	str	r3, [r0, #48]	; 0x30
  4002ba:	4770      	bx	lr
  4002bc:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
  4002c0:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4002c2:	f043 0302 	orr.w	r3, r3, #2
  4002c6:	6303      	str	r3, [r0, #48]	; 0x30
  4002c8:	4770      	bx	lr

004002ca <spi_configure_cs_behavior>:
 * \param ul_cs_behavior Behavior of the Chip Select after transfer.
 */
void spi_configure_cs_behavior(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_cs_behavior)
{
	if (ul_cs_behavior == SPI_CS_RISE_FORCED) {
  4002ca:	2a04      	cmp	r2, #4
  4002cc:	d003      	beq.n	4002d6 <spi_configure_cs_behavior+0xc>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSNAAT;
	} else if (ul_cs_behavior == SPI_CS_RISE_NO_TX) {
  4002ce:	b16a      	cbz	r2, 4002ec <spi_configure_cs_behavior+0x22>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
	} else if (ul_cs_behavior == SPI_CS_KEEP_LOW) {
  4002d0:	2a08      	cmp	r2, #8
  4002d2:	d016      	beq.n	400302 <spi_configure_cs_behavior+0x38>
  4002d4:	4770      	bx	lr
  4002d6:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  4002da:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4002dc:	f023 0308 	bic.w	r3, r3, #8
  4002e0:	6303      	str	r3, [r0, #48]	; 0x30
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSNAAT;
  4002e2:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4002e4:	f043 0304 	orr.w	r3, r3, #4
  4002e8:	6303      	str	r3, [r0, #48]	; 0x30
  4002ea:	4770      	bx	lr
  4002ec:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  4002f0:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4002f2:	f023 0308 	bic.w	r3, r3, #8
  4002f6:	6303      	str	r3, [r0, #48]	; 0x30
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
  4002f8:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4002fa:	f023 0304 	bic.w	r3, r3, #4
  4002fe:	6303      	str	r3, [r0, #48]	; 0x30
  400300:	4770      	bx	lr
  400302:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSAAT;
  400306:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400308:	f043 0308 	orr.w	r3, r3, #8
  40030c:	6303      	str	r3, [r0, #48]	; 0x30
	}
}
  40030e:	e7e1      	b.n	4002d4 <spi_configure_cs_behavior+0xa>

00400310 <spi_set_bits_per_transfer>:
 * \param ul_bits Number of bits (8~16), use the pattern defined
 *        in the device header file.
 */
void spi_set_bits_per_transfer(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_bits)
{
  400310:	eb00 0181 	add.w	r1, r0, r1, lsl #2
	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_BITS_Msk);
  400314:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  400316:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  40031a:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= ul_bits;
  40031c:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  40031e:	431a      	orrs	r2, r3
  400320:	630a      	str	r2, [r1, #48]	; 0x30
  400322:	4770      	bx	lr

00400324 <spi_calc_baudrate_div>:
 *   \retval > 0  Success.
 *   \retval < 0  Error.
 */
int16_t spi_calc_baudrate_div(const uint32_t baudrate, uint32_t mck)
{
	int baud_div = div_ceil(mck, baudrate);
  400324:	1e43      	subs	r3, r0, #1
  400326:	4419      	add	r1, r3
  400328:	fbb1 f0f0 	udiv	r0, r1, r0

	/* The value of baud_div is from 1 to 255 in the SCBR field. */
	if (baud_div <= 0 || baud_div > 255) {
  40032c:	1e43      	subs	r3, r0, #1
  40032e:	2bfe      	cmp	r3, #254	; 0xfe
		return -1;
	}

	return baud_div;
  400330:	bf94      	ite	ls
  400332:	b200      	sxthls	r0, r0
		return -1;
  400334:	f04f 30ff 	movhi.w	r0, #4294967295
}
  400338:	4770      	bx	lr

0040033a <spi_set_baudrate_div>:
 */
int16_t spi_set_baudrate_div(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_baudrate_divider)
{
    /* Programming the SCBR field to 0 is forbidden */
    if (!uc_baudrate_divider)
  40033a:	b17a      	cbz	r2, 40035c <spi_set_baudrate_div+0x22>
{
  40033c:	b410      	push	{r4}
  40033e:	4614      	mov	r4, r2
  400340:	eb00 0181 	add.w	r1, r0, r1, lsl #2
        return -1;

	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_SCBR_Msk);
  400344:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  400346:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
  40034a:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_SCBR(uc_baudrate_divider);
  40034c:	6b0a      	ldr	r2, [r1, #48]	; 0x30
  40034e:	ea42 2204 	orr.w	r2, r2, r4, lsl #8
  400352:	630a      	str	r2, [r1, #48]	; 0x30
    return 0;
  400354:	2000      	movs	r0, #0
}
  400356:	f85d 4b04 	ldr.w	r4, [sp], #4
  40035a:	4770      	bx	lr
        return -1;
  40035c:	f04f 30ff 	mov.w	r0, #4294967295
  400360:	4770      	bx	lr
	...

00400364 <gfx_mono_set_framebuffer>:
	gfx_mono_set_framebuffer(framebuffer);
\endcode
 */
void gfx_mono_set_framebuffer(uint8_t *framebuffer)
{
	fbpointer = framebuffer;
  400364:	4b01      	ldr	r3, [pc, #4]	; (40036c <gfx_mono_set_framebuffer+0x8>)
  400366:	6018      	str	r0, [r3, #0]
  400368:	4770      	bx	lr
  40036a:	bf00      	nop
  40036c:	2040045c 	.word	0x2040045c

00400370 <gfx_mono_framebuffer_put_byte>:
\endcode
 */
void gfx_mono_framebuffer_put_byte(gfx_coord_t page, gfx_coord_t column,
		uint8_t data)
{
	*(fbpointer + (page * GFX_MONO_LCD_WIDTH) + column) = data;
  400370:	4b02      	ldr	r3, [pc, #8]	; (40037c <gfx_mono_framebuffer_put_byte+0xc>)
  400372:	681b      	ldr	r3, [r3, #0]
  400374:	eb03 10c0 	add.w	r0, r3, r0, lsl #7
  400378:	5442      	strb	r2, [r0, r1]
  40037a:	4770      	bx	lr
  40037c:	2040045c 	.word	0x2040045c

00400380 <gfx_mono_framebuffer_get_byte>:
	data = gfx_mono_framebuffer_get_byte(0, 0);
\endcode
 */
uint8_t gfx_mono_framebuffer_get_byte(gfx_coord_t page, gfx_coord_t column)
{
	return *(fbpointer + (page * GFX_MONO_LCD_WIDTH) + column);
  400380:	4b02      	ldr	r3, [pc, #8]	; (40038c <gfx_mono_framebuffer_get_byte+0xc>)
  400382:	681b      	ldr	r3, [r3, #0]
  400384:	eb03 10c0 	add.w	r0, r3, r0, lsl #7
}
  400388:	5c40      	ldrb	r0, [r0, r1]
  40038a:	4770      	bx	lr
  40038c:	2040045c 	.word	0x2040045c

00400390 <gfx_mono_ssd1306_put_byte>:
	gfx_mono_ssd1306_put_byte(0, 0, 0xFF, false);
\endcode
  */
 void gfx_mono_ssd1306_put_byte(gfx_coord_t page, gfx_coord_t column,
		uint8_t data, bool force)
{
  400390:	b570      	push	{r4, r5, r6, lr}
  400392:	4604      	mov	r4, r0
  400394:	460d      	mov	r5, r1
  400396:	4616      	mov	r6, r2
#ifdef CONFIG_SSD1306_FRAMEBUFFER
	if (!force && data == gfx_mono_framebuffer_get_byte(page, column)) {
  400398:	b91b      	cbnz	r3, 4003a2 <gfx_mono_ssd1306_put_byte+0x12>
  40039a:	4b0d      	ldr	r3, [pc, #52]	; (4003d0 <gfx_mono_ssd1306_put_byte+0x40>)
  40039c:	4798      	blx	r3
  40039e:	42b0      	cmp	r0, r6
  4003a0:	d015      	beq.n	4003ce <gfx_mono_ssd1306_put_byte+0x3e>
		return;
	}
	gfx_mono_framebuffer_put_byte(page, column, data);
  4003a2:	4632      	mov	r2, r6
  4003a4:	4629      	mov	r1, r5
  4003a6:	4620      	mov	r0, r4
  4003a8:	4b0a      	ldr	r3, [pc, #40]	; (4003d4 <gfx_mono_ssd1306_put_byte+0x44>)
  4003aa:	4798      	blx	r3
 * \param address the page address
 */
static inline void ssd1306_set_page_address(uint8_t address)
{
	// Make sure that the address is 4 bits (only 8 pages)
	address &= 0x0F;
  4003ac:	f004 000f 	and.w	r0, r4, #15
	ssd1306_write_command(SSD1306_CMD_SET_PAGE_START_ADDRESS(address));
  4003b0:	f040 00b0 	orr.w	r0, r0, #176	; 0xb0
  4003b4:	4c08      	ldr	r4, [pc, #32]	; (4003d8 <gfx_mono_ssd1306_put_byte+0x48>)
  4003b6:	47a0      	blx	r4
 */
static inline void ssd1306_set_column_address(uint8_t address)
{
	// Make sure the address is 7 bits
	address &= 0x7F;
	ssd1306_write_command(SSD1306_CMD_COL_ADD_SET_MSB(address >> 4));
  4003b8:	f3c5 1002 	ubfx	r0, r5, #4, #3
  4003bc:	f040 0010 	orr.w	r0, r0, #16
  4003c0:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_COL_ADD_SET_LSB(address & 0x0F));
  4003c2:	f005 000f 	and.w	r0, r5, #15
  4003c6:	47a0      	blx	r4
#endif

	ssd1306_set_page_address(page);
	ssd1306_set_column_address(column);

	ssd1306_write_data(data);
  4003c8:	4630      	mov	r0, r6
  4003ca:	4b04      	ldr	r3, [pc, #16]	; (4003dc <gfx_mono_ssd1306_put_byte+0x4c>)
  4003cc:	4798      	blx	r3
  4003ce:	bd70      	pop	{r4, r5, r6, pc}
  4003d0:	00400381 	.word	0x00400381
  4003d4:	00400371 	.word	0x00400371
  4003d8:	00400431 	.word	0x00400431
  4003dc:	00400651 	.word	0x00400651

004003e0 <gfx_mono_ssd1306_init>:
{
  4003e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	gfx_mono_set_framebuffer(framebuffer);
  4003e4:	480d      	ldr	r0, [pc, #52]	; (40041c <gfx_mono_ssd1306_init+0x3c>)
  4003e6:	4b0e      	ldr	r3, [pc, #56]	; (400420 <gfx_mono_ssd1306_init+0x40>)
  4003e8:	4798      	blx	r3
	ssd1306_init();
  4003ea:	4b0e      	ldr	r3, [pc, #56]	; (400424 <gfx_mono_ssd1306_init+0x44>)
  4003ec:	4798      	blx	r3
 */
static inline void ssd1306_set_display_start_line_address(uint8_t address)
{
	// Make sure address is 6 bits
	address &= 0x3F;
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_START_LINE(address));
  4003ee:	2040      	movs	r0, #64	; 0x40
  4003f0:	4b0d      	ldr	r3, [pc, #52]	; (400428 <gfx_mono_ssd1306_init+0x48>)
  4003f2:	4798      	blx	r3
	for (page = 0; page < GFX_MONO_LCD_PAGES; page++) {
  4003f4:	2500      	movs	r5, #0
			gfx_mono_ssd1306_put_byte(page, column, 0x00, true);
  4003f6:	f04f 0801 	mov.w	r8, #1
  4003fa:	462f      	mov	r7, r5
  4003fc:	4e0b      	ldr	r6, [pc, #44]	; (40042c <gfx_mono_ssd1306_init+0x4c>)
{
  4003fe:	2400      	movs	r4, #0
			gfx_mono_ssd1306_put_byte(page, column, 0x00, true);
  400400:	4643      	mov	r3, r8
  400402:	463a      	mov	r2, r7
  400404:	b2e1      	uxtb	r1, r4
  400406:	4628      	mov	r0, r5
  400408:	47b0      	blx	r6
  40040a:	3401      	adds	r4, #1
		for (column = 0; column < GFX_MONO_LCD_WIDTH; column++) {
  40040c:	2c80      	cmp	r4, #128	; 0x80
  40040e:	d1f7      	bne.n	400400 <gfx_mono_ssd1306_init+0x20>
	for (page = 0; page < GFX_MONO_LCD_PAGES; page++) {
  400410:	3501      	adds	r5, #1
  400412:	b2ed      	uxtb	r5, r5
  400414:	2d04      	cmp	r5, #4
  400416:	d1f2      	bne.n	4003fe <gfx_mono_ssd1306_init+0x1e>
  400418:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40041c:	20400460 	.word	0x20400460
  400420:	00400365 	.word	0x00400365
  400424:	00400471 	.word	0x00400471
  400428:	00400431 	.word	0x00400431
  40042c:	00400391 	.word	0x00400391

00400430 <ssd1306_write_command>:
 * data write function is called based on the selected interface.
 *
 * \param command the command to write
 */
void ssd1306_write_command(uint8_t command)
{
  400430:	b538      	push	{r3, r4, r5, lr}
  400432:	4605      	mov	r5, r0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  400434:	2208      	movs	r2, #8
  400436:	4b09      	ldr	r3, [pc, #36]	; (40045c <ssd1306_write_command+0x2c>)
  400438:	635a      	str	r2, [r3, #52]	; 0x34
	ioport_set_pin_level(SSD1306_DC_PIN, false);
	
	spi_set_peripheral_chip_select_value(SPI0, 1);
  40043a:	4c09      	ldr	r4, [pc, #36]	; (400460 <ssd1306_write_command+0x30>)
  40043c:	2101      	movs	r1, #1
  40043e:	4620      	mov	r0, r4
  400440:	4b08      	ldr	r3, [pc, #32]	; (400464 <ssd1306_write_command+0x34>)
  400442:	4798      	blx	r3
	spi_write(SPI0, command, 1, 1);
  400444:	2301      	movs	r3, #1
  400446:	461a      	mov	r2, r3
  400448:	4629      	mov	r1, r5
  40044a:	4620      	mov	r0, r4
  40044c:	4c06      	ldr	r4, [pc, #24]	; (400468 <ssd1306_write_command+0x38>)
  40044e:	47a0      	blx	r4
	delay_us(10);
  400450:	f44f 70fd 	mov.w	r0, #506	; 0x1fa
  400454:	4b05      	ldr	r3, [pc, #20]	; (40046c <ssd1306_write_command+0x3c>)
  400456:	4798      	blx	r3
  400458:	bd38      	pop	{r3, r4, r5, pc}
  40045a:	bf00      	nop
  40045c:	400e1000 	.word	0x400e1000
  400460:	40008000 	.word	0x40008000
  400464:	00400245 	.word	0x00400245
  400468:	0040025b 	.word	0x0040025b
  40046c:	20400001 	.word	0x20400001

00400470 <ssd1306_init>:
{
  400470:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400474:	4d66      	ldr	r5, [pc, #408]	; (400610 <ssd1306_init+0x1a0>)
  400476:	f44f 3600 	mov.w	r6, #131072	; 0x20000
  40047a:	612e      	str	r6, [r5, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  40047c:	f8c5 60a0 	str.w	r6, [r5, #160]	; 0xa0
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400480:	4b64      	ldr	r3, [pc, #400]	; (400614 <ssd1306_init+0x1a4>)
  400482:	2708      	movs	r7, #8
  400484:	611f      	str	r7, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400486:	f8c3 70a0 	str.w	r7, [r3, #160]	; 0xa0
		base->PIO_PUER = mask;
  40048a:	666e      	str	r6, [r5, #100]	; 0x64
		base->PIO_PPDDR = mask;
  40048c:	f8c5 6090 	str.w	r6, [r5, #144]	; 0x90
		base->PIO_MDDR = mask;
  400490:	656e      	str	r6, [r5, #84]	; 0x54
		base->PIO_IFDR = mask;
  400492:	626e      	str	r6, [r5, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  400494:	f8c5 6080 	str.w	r6, [r5, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  400498:	6f2a      	ldr	r2, [r5, #112]	; 0x70
  40049a:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
  40049e:	672a      	str	r2, [r5, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  4004a0:	6f6a      	ldr	r2, [r5, #116]	; 0x74
  4004a2:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
  4004a6:	676a      	str	r2, [r5, #116]	; 0x74
		base->PIO_PUER = mask;
  4004a8:	665f      	str	r7, [r3, #100]	; 0x64
		base->PIO_PPDDR = mask;
  4004aa:	f8c3 7090 	str.w	r7, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  4004ae:	655f      	str	r7, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  4004b0:	625f      	str	r7, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  4004b2:	f8c3 7080 	str.w	r7, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  4004b6:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  4004b8:	f022 0208 	bic.w	r2, r2, #8
  4004bc:	671a      	str	r2, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  4004be:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  4004c0:	f022 0208 	bic.w	r2, r2, #8
  4004c4:	675a      	str	r2, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PER = mask;
  4004c6:	601f      	str	r7, [r3, #0]
  4004c8:	602e      	str	r6, [r5, #0]
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  4004ca:	631f      	str	r7, [r3, #48]	; 0x30
  4004cc:	632e      	str	r6, [r5, #48]	; 0x30
	pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CLK_MASK, PIO_DEFAULT);
  4004ce:	f8df 817c 	ldr.w	r8, [pc, #380]	; 40064c <ssd1306_init+0x1dc>
  4004d2:	2300      	movs	r3, #0
  4004d4:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  4004d8:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4004dc:	4640      	mov	r0, r8
  4004de:	4c4e      	ldr	r4, [pc, #312]	; (400618 <ssd1306_init+0x1a8>)
  4004e0:	47a0      	blx	r4
	pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_MOSI_MASK, PIO_DEFAULT);
  4004e2:	2300      	movs	r3, #0
  4004e4:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  4004e8:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4004ec:	4640      	mov	r0, r8
  4004ee:	47a0      	blx	r4
	pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CS_MASK, PIO_DEFAULT);
  4004f0:	2300      	movs	r3, #0
  4004f2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  4004f6:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4004fa:	4640      	mov	r0, r8
  4004fc:	47a0      	blx	r4
		pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CLK_MASK, PIO_DEFAULT);
  4004fe:	2300      	movs	r3, #0
  400500:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  400504:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400508:	4640      	mov	r0, r8
  40050a:	47a0      	blx	r4
		pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_MOSI_MASK, PIO_DEFAULT);
  40050c:	2300      	movs	r3, #0
  40050e:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  400512:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400516:	4640      	mov	r0, r8
  400518:	47a0      	blx	r4
		pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CS_MASK, PIO_DEFAULT);
  40051a:	2300      	movs	r3, #0
  40051c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  400520:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400524:	4640      	mov	r0, r8
  400526:	47a0      	blx	r4
	p_spi->SPI_CR = SPI_CR_SPIDIS;
  400528:	4c3c      	ldr	r4, [pc, #240]	; (40061c <ssd1306_init+0x1ac>)
  40052a:	f04f 0902 	mov.w	r9, #2
  40052e:	f8c4 9000 	str.w	r9, [r4]
	p_spi->SPI_CR = SPI_CR_SWRST;
  400532:	f04f 0880 	mov.w	r8, #128	; 0x80
  400536:	f8c4 8000 	str.w	r8, [r4]
	p_spi->SPI_MR |= SPI_MR_MSTR;
  40053a:	6863      	ldr	r3, [r4, #4]
  40053c:	f043 0301 	orr.w	r3, r3, #1
  400540:	6063      	str	r3, [r4, #4]
		spi_configure_cs_behavior(SPI0, 1, SPI_CS_KEEP_LOW);
  400542:	463a      	mov	r2, r7
  400544:	2101      	movs	r1, #1
  400546:	4620      	mov	r0, r4
  400548:	4b35      	ldr	r3, [pc, #212]	; (400620 <ssd1306_init+0x1b0>)
  40054a:	4798      	blx	r3
		spi_set_clock_polarity(SPI0, 1, 0);
  40054c:	2200      	movs	r2, #0
  40054e:	2101      	movs	r1, #1
  400550:	4620      	mov	r0, r4
  400552:	4b34      	ldr	r3, [pc, #208]	; (400624 <ssd1306_init+0x1b4>)
  400554:	4798      	blx	r3
		spi_set_clock_phase(SPI0, 1, 0);
  400556:	2200      	movs	r2, #0
  400558:	2101      	movs	r1, #1
  40055a:	4620      	mov	r0, r4
  40055c:	4b32      	ldr	r3, [pc, #200]	; (400628 <ssd1306_init+0x1b8>)
  40055e:	4798      	blx	r3
	p_spi->SPI_MR &= (~SPI_MR_PS);
  400560:	6863      	ldr	r3, [r4, #4]
  400562:	f023 0302 	bic.w	r3, r3, #2
  400566:	6063      	str	r3, [r4, #4]
		spi_set_bits_per_transfer(SPI0, 1, SPI_CSR_BITS_8_BIT);
  400568:	2200      	movs	r2, #0
  40056a:	2101      	movs	r1, #1
  40056c:	4620      	mov	r0, r4
  40056e:	4b2f      	ldr	r3, [pc, #188]	; (40062c <ssd1306_init+0x1bc>)
  400570:	4798      	blx	r3
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_loopback(Spi *p_spi)
{
	p_spi->SPI_MR &= (~SPI_MR_LLB);
  400572:	6863      	ldr	r3, [r4, #4]
  400574:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  400578:	6063      	str	r3, [r4, #4]
	p_spi->SPI_MR |= SPI_MR_MODFDIS;
  40057a:	6863      	ldr	r3, [r4, #4]
  40057c:	f043 0310 	orr.w	r3, r3, #16
  400580:	6063      	str	r3, [r4, #4]
		int div = spi_calc_baudrate_div(2000000, sysclk_get_peripheral_hz());
  400582:	492b      	ldr	r1, [pc, #172]	; (400630 <ssd1306_init+0x1c0>)
  400584:	482b      	ldr	r0, [pc, #172]	; (400634 <ssd1306_init+0x1c4>)
  400586:	4b2c      	ldr	r3, [pc, #176]	; (400638 <ssd1306_init+0x1c8>)
  400588:	4798      	blx	r3
		spi_set_baudrate_div(SPI0,1, div);
  40058a:	b2c2      	uxtb	r2, r0
  40058c:	2101      	movs	r1, #1
  40058e:	4620      	mov	r0, r4
  400590:	4b2a      	ldr	r3, [pc, #168]	; (40063c <ssd1306_init+0x1cc>)
  400592:	4798      	blx	r3
		spi_enable_clock(SPI0);
  400594:	4620      	mov	r0, r4
  400596:	4b2a      	ldr	r3, [pc, #168]	; (400640 <ssd1306_init+0x1d0>)
  400598:	4798      	blx	r3
	p_spi->SPI_CR = SPI_CR_SPIEN;
  40059a:	2301      	movs	r3, #1
  40059c:	6023      	str	r3, [r4, #0]
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  40059e:	636e      	str	r6, [r5, #52]	; 0x34
	delay_cycles(delay_10us); // At lest 10us
  4005a0:	f640 30b8 	movw	r0, #3000	; 0xbb8
  4005a4:	4c27      	ldr	r4, [pc, #156]	; (400644 <ssd1306_init+0x1d4>)
  4005a6:	47a0      	blx	r4
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  4005a8:	632e      	str	r6, [r5, #48]	; 0x30
	delay_cycles(delay_10us); // At lest 10us
  4005aa:	f640 30b8 	movw	r0, #3000	; 0xbb8
  4005ae:	47a0      	blx	r4
  4005b0:	632e      	str	r6, [r5, #48]	; 0x30
	ssd1306_write_command(SSD1306_CMD_SET_MULTIPLEX_RATIO);
  4005b2:	20a8      	movs	r0, #168	; 0xa8
  4005b4:	4c24      	ldr	r4, [pc, #144]	; (400648 <ssd1306_init+0x1d8>)
  4005b6:	47a0      	blx	r4
	ssd1306_write_command(0x1F);
  4005b8:	201f      	movs	r0, #31
  4005ba:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_OFFSET);
  4005bc:	20d3      	movs	r0, #211	; 0xd3
  4005be:	47a0      	blx	r4
	ssd1306_write_command(0x00);
  4005c0:	2000      	movs	r0, #0
  4005c2:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_START_LINE(0x00));
  4005c4:	2040      	movs	r0, #64	; 0x40
  4005c6:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_SEGMENT_RE_MAP_COL127_SEG0);
  4005c8:	20a1      	movs	r0, #161	; 0xa1
  4005ca:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_COM_OUTPUT_SCAN_DOWN);
  4005cc:	20c8      	movs	r0, #200	; 0xc8
  4005ce:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_COM_PINS);
  4005d0:	20da      	movs	r0, #218	; 0xda
  4005d2:	47a0      	blx	r4
	ssd1306_write_command(0x02);
  4005d4:	4648      	mov	r0, r9
  4005d6:	47a0      	blx	r4
 *
 * \retval contrast the contrast value written to the OLED controller
 */
static inline uint8_t ssd1306_set_contrast(uint8_t contrast)
{
	ssd1306_write_command(SSD1306_CMD_SET_CONTRAST_CONTROL_FOR_BANK0);
  4005d8:	2081      	movs	r0, #129	; 0x81
  4005da:	47a0      	blx	r4
	ssd1306_write_command(contrast);
  4005dc:	208f      	movs	r0, #143	; 0x8f
  4005de:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_ENTIRE_DISPLAY_AND_GDDRAM_ON);
  4005e0:	20a4      	movs	r0, #164	; 0xa4
  4005e2:	47a0      	blx	r4
 * This function will disable invert on all pixels on the OLED
 *
 */
static inline void ssd1306_display_invert_disable(void)
{
	ssd1306_write_command(SSD1306_CMD_SET_NORMAL_DISPLAY);
  4005e4:	20a6      	movs	r0, #166	; 0xa6
  4005e6:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_CLOCK_DIVIDE_RATIO);
  4005e8:	20d5      	movs	r0, #213	; 0xd5
  4005ea:	47a0      	blx	r4
	ssd1306_write_command(0x80);
  4005ec:	4640      	mov	r0, r8
  4005ee:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_CHARGE_PUMP_SETTING);
  4005f0:	208d      	movs	r0, #141	; 0x8d
  4005f2:	47a0      	blx	r4
	ssd1306_write_command(0x14);
  4005f4:	2014      	movs	r0, #20
  4005f6:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_VCOMH_DESELECT_LEVEL);
  4005f8:	20db      	movs	r0, #219	; 0xdb
  4005fa:	47a0      	blx	r4
	ssd1306_write_command(0x40); // Default => 0x20 (0.77*VCC)
  4005fc:	2040      	movs	r0, #64	; 0x40
  4005fe:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_PRE_CHARGE_PERIOD);
  400600:	20d9      	movs	r0, #217	; 0xd9
  400602:	47a0      	blx	r4
	ssd1306_write_command(0xF1);
  400604:	20f1      	movs	r0, #241	; 0xf1
  400606:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_ON);
  400608:	20af      	movs	r0, #175	; 0xaf
  40060a:	47a0      	blx	r4
  40060c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  400610:	400e1200 	.word	0x400e1200
  400614:	400e1000 	.word	0x400e1000
  400618:	00400979 	.word	0x00400979
  40061c:	40008000 	.word	0x40008000
  400620:	004002cb 	.word	0x004002cb
  400624:	0040028f 	.word	0x0040028f
  400628:	004002ad 	.word	0x004002ad
  40062c:	00400311 	.word	0x00400311
  400630:	08f0d180 	.word	0x08f0d180
  400634:	001e8480 	.word	0x001e8480
  400638:	00400325 	.word	0x00400325
  40063c:	0040033b 	.word	0x0040033b
  400640:	00400219 	.word	0x00400219
  400644:	20400001 	.word	0x20400001
  400648:	00400431 	.word	0x00400431
  40064c:	400e1400 	.word	0x400e1400

00400650 <ssd1306_write_data>:
 * data write function is called based on the selected interface.
 *
 * \param data the data to write
 */
void ssd1306_write_data(uint8_t data)
{
  400650:	b538      	push	{r3, r4, r5, lr}
  400652:	4605      	mov	r5, r0
  400654:	2208      	movs	r2, #8
  400656:	4b09      	ldr	r3, [pc, #36]	; (40067c <ssd1306_write_data+0x2c>)
  400658:	631a      	str	r2, [r3, #48]	; 0x30
	ioport_set_pin_level(SSD1306_DC_PIN, true);
	
	spi_set_peripheral_chip_select_value(SPI0, 1);
  40065a:	4c09      	ldr	r4, [pc, #36]	; (400680 <ssd1306_write_data+0x30>)
  40065c:	2101      	movs	r1, #1
  40065e:	4620      	mov	r0, r4
  400660:	4b08      	ldr	r3, [pc, #32]	; (400684 <ssd1306_write_data+0x34>)
  400662:	4798      	blx	r3
	spi_write(SPI0, data, 1, 1);
  400664:	2301      	movs	r3, #1
  400666:	461a      	mov	r2, r3
  400668:	4629      	mov	r1, r5
  40066a:	4620      	mov	r0, r4
  40066c:	4c06      	ldr	r4, [pc, #24]	; (400688 <ssd1306_write_data+0x38>)
  40066e:	47a0      	blx	r4
	delay_us(10);
  400670:	f44f 70fd 	mov.w	r0, #506	; 0x1fa
  400674:	4b05      	ldr	r3, [pc, #20]	; (40068c <ssd1306_write_data+0x3c>)
  400676:	4798      	blx	r3
  400678:	bd38      	pop	{r3, r4, r5, pc}
  40067a:	bf00      	nop
  40067c:	400e1000 	.word	0x400e1000
  400680:	40008000 	.word	0x40008000
  400684:	00400245 	.word	0x00400245
  400688:	0040025b 	.word	0x0040025b
  40068c:	20400001 	.word	0x20400001

00400690 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  400690:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  400692:	4810      	ldr	r0, [pc, #64]	; (4006d4 <sysclk_init+0x44>)
  400694:	4b10      	ldr	r3, [pc, #64]	; (4006d8 <sysclk_init+0x48>)
  400696:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  400698:	213e      	movs	r1, #62	; 0x3e
  40069a:	2000      	movs	r0, #0
  40069c:	4b0f      	ldr	r3, [pc, #60]	; (4006dc <sysclk_init+0x4c>)
  40069e:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  4006a0:	4c0f      	ldr	r4, [pc, #60]	; (4006e0 <sysclk_init+0x50>)
  4006a2:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  4006a4:	2800      	cmp	r0, #0
  4006a6:	d0fc      	beq.n	4006a2 <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  4006a8:	4b0e      	ldr	r3, [pc, #56]	; (4006e4 <sysclk_init+0x54>)
  4006aa:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  4006ac:	4a0e      	ldr	r2, [pc, #56]	; (4006e8 <sysclk_init+0x58>)
  4006ae:	4b0f      	ldr	r3, [pc, #60]	; (4006ec <sysclk_init+0x5c>)
  4006b0:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
	return pmc_is_locked_pllack();
  4006b2:	4c0f      	ldr	r4, [pc, #60]	; (4006f0 <sysclk_init+0x60>)
  4006b4:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  4006b6:	2800      	cmp	r0, #0
  4006b8:	d0fc      	beq.n	4006b4 <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  4006ba:	2002      	movs	r0, #2
  4006bc:	4b0d      	ldr	r3, [pc, #52]	; (4006f4 <sysclk_init+0x64>)
  4006be:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  4006c0:	2000      	movs	r0, #0
  4006c2:	4b0d      	ldr	r3, [pc, #52]	; (4006f8 <sysclk_init+0x68>)
  4006c4:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  4006c6:	4b0d      	ldr	r3, [pc, #52]	; (4006fc <sysclk_init+0x6c>)
  4006c8:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  4006ca:	4802      	ldr	r0, [pc, #8]	; (4006d4 <sysclk_init+0x44>)
  4006cc:	4b02      	ldr	r3, [pc, #8]	; (4006d8 <sysclk_init+0x48>)
  4006ce:	4798      	blx	r3
  4006d0:	bd10      	pop	{r4, pc}
  4006d2:	bf00      	nop
  4006d4:	11e1a300 	.word	0x11e1a300
  4006d8:	00401179 	.word	0x00401179
  4006dc:	00400c05 	.word	0x00400c05
  4006e0:	00400c59 	.word	0x00400c59
  4006e4:	00400c69 	.word	0x00400c69
  4006e8:	20183f01 	.word	0x20183f01
  4006ec:	400e0600 	.word	0x400e0600
  4006f0:	00400c79 	.word	0x00400c79
  4006f4:	00400b69 	.word	0x00400b69
  4006f8:	00400ba1 	.word	0x00400ba1
  4006fc:	0040106d 	.word	0x0040106d

00400700 <board_init>:
	__ISB();
}
#endif

void board_init(void)
{
  400700:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  400702:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  400706:	4b48      	ldr	r3, [pc, #288]	; (400828 <board_init+0x128>)
  400708:	605a      	str	r2, [r3, #4]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  40070a:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  40070e:	f3bf 8f6f 	isb	sy
__STATIC_INLINE void SCB_EnableICache(void)
{
  #if (__ICACHE_PRESENT == 1)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0;                       // invalidate I-Cache
  400712:	4b46      	ldr	r3, [pc, #280]	; (40082c <board_init+0x12c>)
  400714:	2200      	movs	r2, #0
  400716:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
    SCB->CCR |=  SCB_CCR_IC_Msk;            // enable I-Cache
  40071a:	695a      	ldr	r2, [r3, #20]
  40071c:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
  400720:	615a      	str	r2, [r3, #20]
  __ASM volatile ("dsb");
  400722:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400726:	f3bf 8f6f 	isb	sy
{
  #if (__DCACHE_PRESENT == 1)
    uint32_t ccsidr, sshift, wshift, sw;
    uint32_t sets, ways;

    ccsidr  = SCB->CCSIDR;
  40072a:	f8d3 7080 	ldr.w	r7, [r3, #128]	; 0x80
    sets    = CCSIDR_SETS(ccsidr);
  40072e:	f3c7 364e 	ubfx	r6, r7, #13, #15
    sshift  = CCSIDR_LSSHIFT(ccsidr) + 4;
  400732:	f007 0007 	and.w	r0, r7, #7
  400736:	3004      	adds	r0, #4
    ways    = CCSIDR_WAYS(ccsidr);
  400738:	f3c7 07c9 	ubfx	r7, r7, #3, #10
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
  40073c:	fab7 fe87 	clz	lr, r7
    wshift  = __CLZ(ways) & 0x1f;
  400740:	f00e 0e1f 	and.w	lr, lr, #31
  __ASM volatile ("dsb");
  400744:	f3bf 8f4f 	dsb	sy
  400748:	f04f 34ff 	mov.w	r4, #4294967295
  40074c:	fa04 fc00 	lsl.w	ip, r4, r0
  400750:	fa06 f000 	lsl.w	r0, r6, r0
  400754:	fa04 f40e 	lsl.w	r4, r4, lr
  400758:	fa07 fe0e 	lsl.w	lr, r7, lr

    do {                                    // invalidate D-Cache
         int32_t tmpways = ways;
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
              SCB->DCISW = sw;
  40075c:	461d      	mov	r5, r3
         int32_t tmpways = ways;
  40075e:	463a      	mov	r2, r7
  400760:	4673      	mov	r3, lr
              sw = ((tmpways << wshift) | (sets << sshift));
  400762:	ea40 0103 	orr.w	r1, r0, r3
              SCB->DCISW = sw;
  400766:	f8c5 1260 	str.w	r1, [r5, #608]	; 0x260
            } while(tmpways--);
  40076a:	3a01      	subs	r2, #1
  40076c:	4423      	add	r3, r4
  40076e:	f1b2 3fff 	cmp.w	r2, #4294967295
  400772:	d1f6      	bne.n	400762 <board_init+0x62>
        } while(sets--);
  400774:	3e01      	subs	r6, #1
  400776:	4460      	add	r0, ip
  400778:	f1b6 3fff 	cmp.w	r6, #4294967295
  40077c:	d1ef      	bne.n	40075e <board_init+0x5e>
  40077e:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  SCB_CCR_DC_Msk;            // enable D-Cache
  400782:	4b2a      	ldr	r3, [pc, #168]	; (40082c <board_init+0x12c>)
  400784:	695a      	ldr	r2, [r3, #20]
  400786:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
  40078a:	615a      	str	r2, [r3, #20]
  40078c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400790:	f3bf 8f6f 	isb	sy
		*dst++ = *src++;
	}
#endif
#else
	/* TCM Configuration */
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  400794:	4a26      	ldr	r2, [pc, #152]	; (400830 <board_init+0x130>)
  400796:	4927      	ldr	r1, [pc, #156]	; (400834 <board_init+0x134>)
  400798:	6051      	str	r1, [r2, #4]
					| EEFC_FCR_FARG(8));
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  40079a:	f5a1 7180 	sub.w	r1, r1, #256	; 0x100
  40079e:	6051      	str	r1, [r2, #4]
  __ASM volatile ("dsb");
  4007a0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4007a4:	f3bf 8f6f 	isb	sy
	SCB->ITCMCR &= ~(uint32_t)(1UL);
  4007a8:	f8d3 2290 	ldr.w	r2, [r3, #656]	; 0x290
  4007ac:	f022 0201 	bic.w	r2, r2, #1
  4007b0:	f8c3 2290 	str.w	r2, [r3, #656]	; 0x290
	SCB->DTCMCR &= ~(uint32_t)SCB_DTCMCR_EN_Msk;
  4007b4:	f8d3 2294 	ldr.w	r2, [r3, #660]	; 0x294
  4007b8:	f022 0201 	bic.w	r2, r2, #1
  4007bc:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  __ASM volatile ("dsb");
  4007c0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4007c4:	f3bf 8f6f 	isb	sy
  4007c8:	200a      	movs	r0, #10
  4007ca:	4c1b      	ldr	r4, [pc, #108]	; (400838 <board_init+0x138>)
  4007cc:	47a0      	blx	r4
  4007ce:	200b      	movs	r0, #11
  4007d0:	47a0      	blx	r4
  4007d2:	200c      	movs	r0, #12
  4007d4:	47a0      	blx	r4
  4007d6:	2010      	movs	r0, #16
  4007d8:	47a0      	blx	r4
  4007da:	2011      	movs	r0, #17
  4007dc:	47a0      	blx	r4
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  4007de:	4b17      	ldr	r3, [pc, #92]	; (40083c <board_init+0x13c>)
  4007e0:	f44f 7280 	mov.w	r2, #256	; 0x100
  4007e4:	611a      	str	r2, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4007e6:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  4007ea:	631a      	str	r2, [r3, #48]	; 0x30
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  4007ec:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
  4007f0:	f44f 6200 	mov.w	r2, #2048	; 0x800
  4007f4:	615a      	str	r2, [r3, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4007f6:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_PUER = mask;
  4007fa:	665a      	str	r2, [r3, #100]	; 0x64
		base->PIO_PPDDR = mask;
  4007fc:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  400800:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFER = mask;
  400802:	621a      	str	r2, [r3, #32]
		base->PIO_IFSCER = mask;
  400804:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
		base->PIO_ABCDSR[0] &= ~mask;
  400808:	6f19      	ldr	r1, [r3, #112]	; 0x70
  40080a:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  40080e:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400810:	6f59      	ldr	r1, [r3, #116]	; 0x74
  400812:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  400816:	6759      	str	r1, [r3, #116]	; 0x74
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
		base->PIO_FELLSR = mask;
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  400818:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  40081c:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
		break;
	default:
		base->PIO_AIMDR = mask;
		return;
	}
	base->PIO_AIMER = mask;
  400820:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  400824:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400826:	bf00      	nop
  400828:	400e1850 	.word	0x400e1850
  40082c:	e000ed00 	.word	0xe000ed00
  400830:	400e0c00 	.word	0x400e0c00
  400834:	5a00080c 	.word	0x5a00080c
  400838:	00400c89 	.word	0x00400c89
  40083c:	400e1200 	.word	0x400e1200

00400840 <pio_pull_up>:
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400840:	b90a      	cbnz	r2, 400846 <pio_pull_up+0x6>
		p_pio->PIO_PUER = ul_mask;
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400842:	6601      	str	r1, [r0, #96]	; 0x60
  400844:	4770      	bx	lr
		p_pio->PIO_PUER = ul_mask;
  400846:	6641      	str	r1, [r0, #100]	; 0x64
  400848:	4770      	bx	lr

0040084a <pio_set_debounce_filter>:
void pio_set_debounce_filter(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_cut_off)
{
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Set Debouncing, 0 bit field no effect */
	p_pio->PIO_IFSCER = ul_mask;
  40084a:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
	/*
	 * The debouncing filter can filter a pulse of less than 1/2 Period of a
	 * programmable Divided Slow Clock:
	 * Tdiv_slclk = ((DIV+1)*2).Tslow_clock
	 */
	p_pio->PIO_SCDR = PIO_SCDR_DIV((FREQ_SLOW_CLOCK_EXT /
  40084e:	0053      	lsls	r3, r2, #1
  400850:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  400854:	fbb2 f2f3 	udiv	r2, r2, r3
  400858:	3a01      	subs	r2, #1
  40085a:	f3c2 020d 	ubfx	r2, r2, #0, #14
  40085e:	f8c0 208c 	str.w	r2, [r0, #140]	; 0x8c
  400862:	4770      	bx	lr

00400864 <pio_set>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_SODR = ul_mask;
  400864:	6301      	str	r1, [r0, #48]	; 0x30
  400866:	4770      	bx	lr

00400868 <pio_clear>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_clear(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_CODR = ul_mask;
  400868:	6341      	str	r1, [r0, #52]	; 0x34
  40086a:	4770      	bx	lr

0040086c <pio_get>:
uint32_t pio_get(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
	uint32_t ul_reg;

	if ((ul_type == PIO_OUTPUT_0) || (ul_type == PIO_OUTPUT_1)) {
  40086c:	f021 6100 	bic.w	r1, r1, #134217728	; 0x8000000
  400870:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  400874:	d105      	bne.n	400882 <pio_get+0x16>
		ul_reg = p_pio->PIO_ODSR;
  400876:	6b83      	ldr	r3, [r0, #56]	; 0x38
	} else {
		ul_reg = p_pio->PIO_PDSR;
	}

	if ((ul_reg & ul_mask) == 0) {
  400878:	4213      	tst	r3, r2
		return 0;
	} else {
		return 1;
	}
}
  40087a:	bf14      	ite	ne
  40087c:	2001      	movne	r0, #1
  40087e:	2000      	moveq	r0, #0
  400880:	4770      	bx	lr
		ul_reg = p_pio->PIO_PDSR;
  400882:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
  400884:	e7f8      	b.n	400878 <pio_get+0xc>

00400886 <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  400886:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  400888:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  40088c:	d03a      	beq.n	400904 <pio_set_peripheral+0x7e>
  40088e:	d813      	bhi.n	4008b8 <pio_set_peripheral+0x32>
  400890:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  400894:	d025      	beq.n	4008e2 <pio_set_peripheral+0x5c>
  400896:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  40089a:	d10a      	bne.n	4008b2 <pio_set_peripheral+0x2c>

		ul_sr = p_pio->PIO_ABCDSR[1];
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
		break;
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  40089c:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  40089e:	4313      	orrs	r3, r2
  4008a0:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4008a2:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  4008a4:	6f41      	ldr	r1, [r0, #116]	; 0x74
  4008a6:	400b      	ands	r3, r1
  4008a8:	ea23 0302 	bic.w	r3, r3, r2
  4008ac:	6743      	str	r3, [r0, #116]	; 0x74
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  4008ae:	6042      	str	r2, [r0, #4]
  4008b0:	4770      	bx	lr
	switch (ul_type) {
  4008b2:	2900      	cmp	r1, #0
  4008b4:	d1fb      	bne.n	4008ae <pio_set_peripheral+0x28>
  4008b6:	4770      	bx	lr
  4008b8:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  4008bc:	d021      	beq.n	400902 <pio_set_peripheral+0x7c>
  4008be:	d809      	bhi.n	4008d4 <pio_set_peripheral+0x4e>
  4008c0:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  4008c4:	d1f3      	bne.n	4008ae <pio_set_peripheral+0x28>
		ul_sr = p_pio->PIO_ABCDSR[0];
  4008c6:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  4008c8:	4313      	orrs	r3, r2
  4008ca:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  4008cc:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  4008ce:	4313      	orrs	r3, r2
  4008d0:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  4008d2:	e7ec      	b.n	4008ae <pio_set_peripheral+0x28>
	switch (ul_type) {
  4008d4:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  4008d8:	d013      	beq.n	400902 <pio_set_peripheral+0x7c>
  4008da:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  4008de:	d010      	beq.n	400902 <pio_set_peripheral+0x7c>
  4008e0:	e7e5      	b.n	4008ae <pio_set_peripheral+0x28>
{
  4008e2:	b410      	push	{r4}
		ul_sr = p_pio->PIO_ABCDSR[0];
  4008e4:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  4008e6:	6f04      	ldr	r4, [r0, #112]	; 0x70
  4008e8:	43d3      	mvns	r3, r2
  4008ea:	4021      	ands	r1, r4
  4008ec:	461c      	mov	r4, r3
  4008ee:	4019      	ands	r1, r3
  4008f0:	6701      	str	r1, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  4008f2:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  4008f4:	6f41      	ldr	r1, [r0, #116]	; 0x74
  4008f6:	400b      	ands	r3, r1
  4008f8:	4023      	ands	r3, r4
  4008fa:	6743      	str	r3, [r0, #116]	; 0x74
	p_pio->PIO_PDR = ul_mask;
  4008fc:	6042      	str	r2, [r0, #4]
}
  4008fe:	f85d 4b04 	ldr.w	r4, [sp], #4
  400902:	4770      	bx	lr
		ul_sr = p_pio->PIO_ABCDSR[0];
  400904:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400906:	6f01      	ldr	r1, [r0, #112]	; 0x70
  400908:	400b      	ands	r3, r1
  40090a:	ea23 0302 	bic.w	r3, r3, r2
  40090e:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400910:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400912:	4313      	orrs	r3, r2
  400914:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400916:	e7ca      	b.n	4008ae <pio_set_peripheral+0x28>

00400918 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  400918:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  40091a:	f012 0f01 	tst.w	r2, #1
  40091e:	d10d      	bne.n	40093c <pio_set_input+0x24>
		p_pio->PIO_PUDR = ul_mask;
  400920:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  400922:	f012 0f0a 	tst.w	r2, #10
  400926:	d00b      	beq.n	400940 <pio_set_input+0x28>
		p_pio->PIO_IFER = ul_mask;
  400928:	6201      	str	r1, [r0, #32]
	if (ul_attribute & PIO_DEGLITCH) {
  40092a:	f012 0f02 	tst.w	r2, #2
  40092e:	d109      	bne.n	400944 <pio_set_input+0x2c>
		if (ul_attribute & PIO_DEBOUNCE) {
  400930:	f012 0f08 	tst.w	r2, #8
  400934:	d008      	beq.n	400948 <pio_set_input+0x30>
			p_pio->PIO_IFSCER = ul_mask;
  400936:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
  40093a:	e005      	b.n	400948 <pio_set_input+0x30>
		p_pio->PIO_PUER = ul_mask;
  40093c:	6641      	str	r1, [r0, #100]	; 0x64
  40093e:	e7f0      	b.n	400922 <pio_set_input+0xa>
		p_pio->PIO_IFDR = ul_mask;
  400940:	6241      	str	r1, [r0, #36]	; 0x24
  400942:	e7f2      	b.n	40092a <pio_set_input+0x12>
		p_pio->PIO_IFSCDR = ul_mask;
  400944:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
	p_pio->PIO_ODR = ul_mask;
  400948:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  40094a:	6001      	str	r1, [r0, #0]
  40094c:	4770      	bx	lr

0040094e <pio_set_output>:
{
  40094e:	b410      	push	{r4}
  400950:	9c01      	ldr	r4, [sp, #4]
	p_pio->PIO_IDR = ul_mask;
  400952:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  400954:	b94c      	cbnz	r4, 40096a <pio_set_output+0x1c>
		p_pio->PIO_PUDR = ul_mask;
  400956:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_multidrive_enable) {
  400958:	b14b      	cbz	r3, 40096e <pio_set_output+0x20>
		p_pio->PIO_MDER = ul_mask;
  40095a:	6501      	str	r1, [r0, #80]	; 0x50
	if (ul_default_level) {
  40095c:	b94a      	cbnz	r2, 400972 <pio_set_output+0x24>
		p_pio->PIO_CODR = ul_mask;
  40095e:	6341      	str	r1, [r0, #52]	; 0x34
	p_pio->PIO_OER = ul_mask;
  400960:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  400962:	6001      	str	r1, [r0, #0]
}
  400964:	f85d 4b04 	ldr.w	r4, [sp], #4
  400968:	4770      	bx	lr
		p_pio->PIO_PUER = ul_mask;
  40096a:	6641      	str	r1, [r0, #100]	; 0x64
  40096c:	e7f4      	b.n	400958 <pio_set_output+0xa>
		p_pio->PIO_MDDR = ul_mask;
  40096e:	6541      	str	r1, [r0, #84]	; 0x54
  400970:	e7f4      	b.n	40095c <pio_set_output+0xe>
		p_pio->PIO_SODR = ul_mask;
  400972:	6301      	str	r1, [r0, #48]	; 0x30
  400974:	e7f4      	b.n	400960 <pio_set_output+0x12>
	...

00400978 <pio_configure>:
{
  400978:	b570      	push	{r4, r5, r6, lr}
  40097a:	b082      	sub	sp, #8
  40097c:	4605      	mov	r5, r0
  40097e:	4616      	mov	r6, r2
  400980:	461c      	mov	r4, r3
	switch (ul_type) {
  400982:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  400986:	d014      	beq.n	4009b2 <pio_configure+0x3a>
  400988:	d90a      	bls.n	4009a0 <pio_configure+0x28>
  40098a:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  40098e:	d024      	beq.n	4009da <pio_configure+0x62>
  400990:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400994:	d021      	beq.n	4009da <pio_configure+0x62>
  400996:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  40099a:	d017      	beq.n	4009cc <pio_configure+0x54>
		return 0;
  40099c:	2000      	movs	r0, #0
  40099e:	e01a      	b.n	4009d6 <pio_configure+0x5e>
	switch (ul_type) {
  4009a0:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  4009a4:	d005      	beq.n	4009b2 <pio_configure+0x3a>
  4009a6:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  4009aa:	d002      	beq.n	4009b2 <pio_configure+0x3a>
  4009ac:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  4009b0:	d1f4      	bne.n	40099c <pio_configure+0x24>
		pio_set_peripheral(p_pio, ul_type, ul_mask);
  4009b2:	4632      	mov	r2, r6
  4009b4:	4628      	mov	r0, r5
  4009b6:	4b11      	ldr	r3, [pc, #68]	; (4009fc <pio_configure+0x84>)
  4009b8:	4798      	blx	r3
	if (ul_pull_up_enable) {
  4009ba:	f014 0f01 	tst.w	r4, #1
  4009be:	d102      	bne.n	4009c6 <pio_configure+0x4e>
		p_pio->PIO_PUDR = ul_mask;
  4009c0:	662e      	str	r6, [r5, #96]	; 0x60
	return 1;
  4009c2:	2001      	movs	r0, #1
  4009c4:	e007      	b.n	4009d6 <pio_configure+0x5e>
		p_pio->PIO_PUER = ul_mask;
  4009c6:	666e      	str	r6, [r5, #100]	; 0x64
	return 1;
  4009c8:	2001      	movs	r0, #1
  4009ca:	e004      	b.n	4009d6 <pio_configure+0x5e>
		pio_set_input(p_pio, ul_mask, ul_attribute);
  4009cc:	461a      	mov	r2, r3
  4009ce:	4631      	mov	r1, r6
  4009d0:	4b0b      	ldr	r3, [pc, #44]	; (400a00 <pio_configure+0x88>)
  4009d2:	4798      	blx	r3
	return 1;
  4009d4:	2001      	movs	r0, #1
}
  4009d6:	b002      	add	sp, #8
  4009d8:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
  4009da:	f004 0301 	and.w	r3, r4, #1
  4009de:	9300      	str	r3, [sp, #0]
  4009e0:	f3c4 0380 	ubfx	r3, r4, #2, #1
  4009e4:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  4009e8:	bf14      	ite	ne
  4009ea:	2200      	movne	r2, #0
  4009ec:	2201      	moveq	r2, #1
  4009ee:	4631      	mov	r1, r6
  4009f0:	4628      	mov	r0, r5
  4009f2:	4c04      	ldr	r4, [pc, #16]	; (400a04 <pio_configure+0x8c>)
  4009f4:	47a0      	blx	r4
	return 1;
  4009f6:	2001      	movs	r0, #1
		break;
  4009f8:	e7ed      	b.n	4009d6 <pio_configure+0x5e>
  4009fa:	bf00      	nop
  4009fc:	00400887 	.word	0x00400887
  400a00:	00400919 	.word	0x00400919
  400a04:	0040094f 	.word	0x0040094f

00400a08 <pio_configure_interrupt>:
	if (ul_attr & PIO_IT_AIME) {
  400a08:	f012 0f10 	tst.w	r2, #16
  400a0c:	d012      	beq.n	400a34 <pio_configure_interrupt+0x2c>
		p_pio->PIO_AIMER = ul_mask;
  400a0e:	f8c0 10b0 	str.w	r1, [r0, #176]	; 0xb0
		if (ul_attr & PIO_IT_RE_OR_HL) {
  400a12:	f012 0f20 	tst.w	r2, #32
  400a16:	d007      	beq.n	400a28 <pio_configure_interrupt+0x20>
			p_pio->PIO_REHLSR = ul_mask;
  400a18:	f8c0 10d4 	str.w	r1, [r0, #212]	; 0xd4
		if (ul_attr & PIO_IT_EDGE) {
  400a1c:	f012 0f40 	tst.w	r2, #64	; 0x40
  400a20:	d005      	beq.n	400a2e <pio_configure_interrupt+0x26>
			p_pio->PIO_ESR = ul_mask;
  400a22:	f8c0 10c0 	str.w	r1, [r0, #192]	; 0xc0
  400a26:	4770      	bx	lr
			p_pio->PIO_FELLSR = ul_mask;
  400a28:	f8c0 10d0 	str.w	r1, [r0, #208]	; 0xd0
  400a2c:	e7f6      	b.n	400a1c <pio_configure_interrupt+0x14>
			p_pio->PIO_LSR = ul_mask;
  400a2e:	f8c0 10c4 	str.w	r1, [r0, #196]	; 0xc4
  400a32:	4770      	bx	lr
		p_pio->PIO_AIMDR = ul_mask;
  400a34:	f8c0 10b4 	str.w	r1, [r0, #180]	; 0xb4
  400a38:	4770      	bx	lr

00400a3a <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  400a3a:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  400a3c:	4770      	bx	lr

00400a3e <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  400a3e:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  400a40:	4770      	bx	lr
	...

00400a44 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  400a44:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400a48:	4604      	mov	r4, r0
  400a4a:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  400a4c:	4b0e      	ldr	r3, [pc, #56]	; (400a88 <pio_handler_process+0x44>)
  400a4e:	4798      	blx	r3
  400a50:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  400a52:	4620      	mov	r0, r4
  400a54:	4b0d      	ldr	r3, [pc, #52]	; (400a8c <pio_handler_process+0x48>)
  400a56:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  400a58:	4005      	ands	r5, r0
  400a5a:	d013      	beq.n	400a84 <pio_handler_process+0x40>
  400a5c:	4c0c      	ldr	r4, [pc, #48]	; (400a90 <pio_handler_process+0x4c>)
  400a5e:	f104 0660 	add.w	r6, r4, #96	; 0x60
  400a62:	e003      	b.n	400a6c <pio_handler_process+0x28>
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  400a64:	42b4      	cmp	r4, r6
  400a66:	d00d      	beq.n	400a84 <pio_handler_process+0x40>
  400a68:	3410      	adds	r4, #16
		while (status != 0) {
  400a6a:	b15d      	cbz	r5, 400a84 <pio_handler_process+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
  400a6c:	6820      	ldr	r0, [r4, #0]
  400a6e:	4540      	cmp	r0, r8
  400a70:	d1f8      	bne.n	400a64 <pio_handler_process+0x20>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  400a72:	6861      	ldr	r1, [r4, #4]
  400a74:	4229      	tst	r1, r5
  400a76:	d0f5      	beq.n	400a64 <pio_handler_process+0x20>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  400a78:	68e3      	ldr	r3, [r4, #12]
  400a7a:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  400a7c:	6863      	ldr	r3, [r4, #4]
  400a7e:	ea25 0503 	bic.w	r5, r5, r3
  400a82:	e7ef      	b.n	400a64 <pio_handler_process+0x20>
  400a84:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400a88:	00400a3b 	.word	0x00400a3b
  400a8c:	00400a3f 	.word	0x00400a3f
  400a90:	20400660 	.word	0x20400660

00400a94 <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  400a94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    uint8_t i;
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  400a96:	4c18      	ldr	r4, [pc, #96]	; (400af8 <pio_handler_set+0x64>)
  400a98:	6826      	ldr	r6, [r4, #0]
  400a9a:	2e06      	cmp	r6, #6
  400a9c:	d82a      	bhi.n	400af4 <pio_handler_set+0x60>
  400a9e:	f04f 0c00 	mov.w	ip, #0
  400aa2:	4664      	mov	r4, ip
		return 1;

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
		pSource = &(gs_interrupt_sources[i]);
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  400aa4:	4f15      	ldr	r7, [pc, #84]	; (400afc <pio_handler_set+0x68>)
  400aa6:	e004      	b.n	400ab2 <pio_handler_set+0x1e>
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  400aa8:	3401      	adds	r4, #1
  400aaa:	b2e4      	uxtb	r4, r4
  400aac:	46a4      	mov	ip, r4
  400aae:	42a6      	cmp	r6, r4
  400ab0:	d309      	bcc.n	400ac6 <pio_handler_set+0x32>
		pSource = &(gs_interrupt_sources[i]);
  400ab2:	46a6      	mov	lr, r4
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  400ab4:	0125      	lsls	r5, r4, #4
  400ab6:	597d      	ldr	r5, [r7, r5]
  400ab8:	428d      	cmp	r5, r1
  400aba:	d1f5      	bne.n	400aa8 <pio_handler_set+0x14>
  400abc:	eb07 1504 	add.w	r5, r7, r4, lsl #4
  400ac0:	686d      	ldr	r5, [r5, #4]
  400ac2:	4295      	cmp	r5, r2
  400ac4:	d1f0      	bne.n	400aa8 <pio_handler_set+0x14>
			break;
		}
	}

	/* Define new source */
	pSource->id = ul_id;
  400ac6:	4d0d      	ldr	r5, [pc, #52]	; (400afc <pio_handler_set+0x68>)
  400ac8:	ea4f 1e0e 	mov.w	lr, lr, lsl #4
  400acc:	eb05 040e 	add.w	r4, r5, lr
  400ad0:	f845 100e 	str.w	r1, [r5, lr]
	pSource->mask = ul_mask;
  400ad4:	6062      	str	r2, [r4, #4]
	pSource->attr = ul_attr;
  400ad6:	60a3      	str	r3, [r4, #8]
	pSource->handler = p_handler;
  400ad8:	9906      	ldr	r1, [sp, #24]
  400ada:	60e1      	str	r1, [r4, #12]
	if (i == gs_ul_nb_sources + 1) {
  400adc:	3601      	adds	r6, #1
  400ade:	4566      	cmp	r6, ip
  400ae0:	d005      	beq.n	400aee <pio_handler_set+0x5a>
  400ae2:	4611      	mov	r1, r2
		gs_ul_nb_sources++;
	}

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  400ae4:	461a      	mov	r2, r3
  400ae6:	4b06      	ldr	r3, [pc, #24]	; (400b00 <pio_handler_set+0x6c>)
  400ae8:	4798      	blx	r3

	return 0;
  400aea:	2000      	movs	r0, #0
  400aec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		gs_ul_nb_sources++;
  400aee:	4902      	ldr	r1, [pc, #8]	; (400af8 <pio_handler_set+0x64>)
  400af0:	600e      	str	r6, [r1, #0]
  400af2:	e7f6      	b.n	400ae2 <pio_handler_set+0x4e>
		return 1;
  400af4:	2001      	movs	r0, #1
}
  400af6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400af8:	204006d0 	.word	0x204006d0
  400afc:	20400660 	.word	0x20400660
  400b00:	00400a09 	.word	0x00400a09

00400b04 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  400b04:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  400b06:	210a      	movs	r1, #10
  400b08:	4801      	ldr	r0, [pc, #4]	; (400b10 <PIOA_Handler+0xc>)
  400b0a:	4b02      	ldr	r3, [pc, #8]	; (400b14 <PIOA_Handler+0x10>)
  400b0c:	4798      	blx	r3
  400b0e:	bd08      	pop	{r3, pc}
  400b10:	400e0e00 	.word	0x400e0e00
  400b14:	00400a45 	.word	0x00400a45

00400b18 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  400b18:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  400b1a:	210b      	movs	r1, #11
  400b1c:	4801      	ldr	r0, [pc, #4]	; (400b24 <PIOB_Handler+0xc>)
  400b1e:	4b02      	ldr	r3, [pc, #8]	; (400b28 <PIOB_Handler+0x10>)
  400b20:	4798      	blx	r3
  400b22:	bd08      	pop	{r3, pc}
  400b24:	400e1000 	.word	0x400e1000
  400b28:	00400a45 	.word	0x00400a45

00400b2c <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  400b2c:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  400b2e:	210c      	movs	r1, #12
  400b30:	4801      	ldr	r0, [pc, #4]	; (400b38 <PIOC_Handler+0xc>)
  400b32:	4b02      	ldr	r3, [pc, #8]	; (400b3c <PIOC_Handler+0x10>)
  400b34:	4798      	blx	r3
  400b36:	bd08      	pop	{r3, pc}
  400b38:	400e1200 	.word	0x400e1200
  400b3c:	00400a45 	.word	0x00400a45

00400b40 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  400b40:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
  400b42:	2110      	movs	r1, #16
  400b44:	4801      	ldr	r0, [pc, #4]	; (400b4c <PIOD_Handler+0xc>)
  400b46:	4b02      	ldr	r3, [pc, #8]	; (400b50 <PIOD_Handler+0x10>)
  400b48:	4798      	blx	r3
  400b4a:	bd08      	pop	{r3, pc}
  400b4c:	400e1400 	.word	0x400e1400
  400b50:	00400a45 	.word	0x00400a45

00400b54 <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  400b54:	b508      	push	{r3, lr}
	pio_handler_process(PIOE, ID_PIOE);
  400b56:	2111      	movs	r1, #17
  400b58:	4801      	ldr	r0, [pc, #4]	; (400b60 <PIOE_Handler+0xc>)
  400b5a:	4b02      	ldr	r3, [pc, #8]	; (400b64 <PIOE_Handler+0x10>)
  400b5c:	4798      	blx	r3
  400b5e:	bd08      	pop	{r3, pc}
  400b60:	400e1600 	.word	0x400e1600
  400b64:	00400a45 	.word	0x00400a45

00400b68 <pmc_mck_set_division>:
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
	switch (ul_div) {
  400b68:	2803      	cmp	r0, #3
  400b6a:	d011      	beq.n	400b90 <pmc_mck_set_division+0x28>
  400b6c:	2804      	cmp	r0, #4
  400b6e:	d012      	beq.n	400b96 <pmc_mck_set_division+0x2e>
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  400b70:	2802      	cmp	r0, #2
  400b72:	bf0c      	ite	eq
  400b74:	f44f 7180 	moveq.w	r1, #256	; 0x100
  400b78:	2100      	movne	r1, #0
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
			break;
	}
	PMC->PMC_MCKR =
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  400b7a:	4a08      	ldr	r2, [pc, #32]	; (400b9c <pmc_mck_set_division+0x34>)
  400b7c:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400b7e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  400b82:	430b      	orrs	r3, r1
	PMC->PMC_MCKR =
  400b84:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  400b86:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400b88:	f013 0f08 	tst.w	r3, #8
  400b8c:	d0fb      	beq.n	400b86 <pmc_mck_set_division+0x1e>
}
  400b8e:	4770      	bx	lr
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  400b90:	f44f 7140 	mov.w	r1, #768	; 0x300
			break;
  400b94:	e7f1      	b.n	400b7a <pmc_mck_set_division+0x12>
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  400b96:	f44f 7100 	mov.w	r1, #512	; 0x200
			break;
  400b9a:	e7ee      	b.n	400b7a <pmc_mck_set_division+0x12>
  400b9c:	400e0600 	.word	0x400e0600

00400ba0 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  400ba0:	4a17      	ldr	r2, [pc, #92]	; (400c00 <pmc_switch_mck_to_pllack+0x60>)
  400ba2:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400ba4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  400ba8:	4318      	orrs	r0, r3
  400baa:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400bac:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400bae:	f013 0f08 	tst.w	r3, #8
  400bb2:	d10a      	bne.n	400bca <pmc_switch_mck_to_pllack+0x2a>
  400bb4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400bb8:	4911      	ldr	r1, [pc, #68]	; (400c00 <pmc_switch_mck_to_pllack+0x60>)
  400bba:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400bbc:	f012 0f08 	tst.w	r2, #8
  400bc0:	d103      	bne.n	400bca <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400bc2:	3b01      	subs	r3, #1
  400bc4:	d1f9      	bne.n	400bba <pmc_switch_mck_to_pllack+0x1a>
			return 1;
  400bc6:	2001      	movs	r0, #1
  400bc8:	4770      	bx	lr
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  400bca:	4a0d      	ldr	r2, [pc, #52]	; (400c00 <pmc_switch_mck_to_pllack+0x60>)
  400bcc:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400bce:	f023 0303 	bic.w	r3, r3, #3
  400bd2:	f043 0302 	orr.w	r3, r3, #2
  400bd6:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400bd8:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400bda:	f013 0f08 	tst.w	r3, #8
  400bde:	d10a      	bne.n	400bf6 <pmc_switch_mck_to_pllack+0x56>
  400be0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400be4:	4906      	ldr	r1, [pc, #24]	; (400c00 <pmc_switch_mck_to_pllack+0x60>)
  400be6:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400be8:	f012 0f08 	tst.w	r2, #8
  400bec:	d105      	bne.n	400bfa <pmc_switch_mck_to_pllack+0x5a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400bee:	3b01      	subs	r3, #1
  400bf0:	d1f9      	bne.n	400be6 <pmc_switch_mck_to_pllack+0x46>
			return 1;
  400bf2:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  400bf4:	4770      	bx	lr
	return 0;
  400bf6:	2000      	movs	r0, #0
  400bf8:	4770      	bx	lr
  400bfa:	2000      	movs	r0, #0
  400bfc:	4770      	bx	lr
  400bfe:	bf00      	nop
  400c00:	400e0600 	.word	0x400e0600

00400c04 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  400c04:	b9a0      	cbnz	r0, 400c30 <pmc_switch_mainck_to_xtal+0x2c>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400c06:	480e      	ldr	r0, [pc, #56]	; (400c40 <pmc_switch_mainck_to_xtal+0x3c>)
  400c08:	6a03      	ldr	r3, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  400c0a:	0209      	lsls	r1, r1, #8
  400c0c:	b289      	uxth	r1, r1
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  400c0e:	4a0d      	ldr	r2, [pc, #52]	; (400c44 <pmc_switch_mainck_to_xtal+0x40>)
  400c10:	401a      	ands	r2, r3
  400c12:	4b0d      	ldr	r3, [pc, #52]	; (400c48 <pmc_switch_mainck_to_xtal+0x44>)
  400c14:	4313      	orrs	r3, r2
  400c16:	4319      	orrs	r1, r3
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400c18:	6201      	str	r1, [r0, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  400c1a:	4602      	mov	r2, r0
  400c1c:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400c1e:	f013 0f01 	tst.w	r3, #1
  400c22:	d0fb      	beq.n	400c1c <pmc_switch_mainck_to_xtal+0x18>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  400c24:	4a06      	ldr	r2, [pc, #24]	; (400c40 <pmc_switch_mainck_to_xtal+0x3c>)
  400c26:	6a11      	ldr	r1, [r2, #32]
  400c28:	4b08      	ldr	r3, [pc, #32]	; (400c4c <pmc_switch_mainck_to_xtal+0x48>)
  400c2a:	430b      	orrs	r3, r1
  400c2c:	6213      	str	r3, [r2, #32]
  400c2e:	4770      	bx	lr
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400c30:	4903      	ldr	r1, [pc, #12]	; (400c40 <pmc_switch_mainck_to_xtal+0x3c>)
  400c32:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  400c34:	4a06      	ldr	r2, [pc, #24]	; (400c50 <pmc_switch_mainck_to_xtal+0x4c>)
  400c36:	401a      	ands	r2, r3
  400c38:	4b06      	ldr	r3, [pc, #24]	; (400c54 <pmc_switch_mainck_to_xtal+0x50>)
  400c3a:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400c3c:	620b      	str	r3, [r1, #32]
  400c3e:	4770      	bx	lr
  400c40:	400e0600 	.word	0x400e0600
  400c44:	ffc8fffc 	.word	0xffc8fffc
  400c48:	00370001 	.word	0x00370001
  400c4c:	01370000 	.word	0x01370000
  400c50:	fec8fffc 	.word	0xfec8fffc
  400c54:	01370002 	.word	0x01370002

00400c58 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  400c58:	4b02      	ldr	r3, [pc, #8]	; (400c64 <pmc_osc_is_ready_mainck+0xc>)
  400c5a:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  400c5c:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  400c60:	4770      	bx	lr
  400c62:	bf00      	nop
  400c64:	400e0600 	.word	0x400e0600

00400c68 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  400c68:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  400c6c:	4b01      	ldr	r3, [pc, #4]	; (400c74 <pmc_disable_pllack+0xc>)
  400c6e:	629a      	str	r2, [r3, #40]	; 0x28
  400c70:	4770      	bx	lr
  400c72:	bf00      	nop
  400c74:	400e0600 	.word	0x400e0600

00400c78 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  400c78:	4b02      	ldr	r3, [pc, #8]	; (400c84 <pmc_is_locked_pllack+0xc>)
  400c7a:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  400c7c:	f000 0002 	and.w	r0, r0, #2
  400c80:	4770      	bx	lr
  400c82:	bf00      	nop
  400c84:	400e0600 	.word	0x400e0600

00400c88 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  400c88:	283f      	cmp	r0, #63	; 0x3f
  400c8a:	d81e      	bhi.n	400cca <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  400c8c:	281f      	cmp	r0, #31
  400c8e:	d80c      	bhi.n	400caa <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  400c90:	4b11      	ldr	r3, [pc, #68]	; (400cd8 <pmc_enable_periph_clk+0x50>)
  400c92:	699a      	ldr	r2, [r3, #24]
  400c94:	2301      	movs	r3, #1
  400c96:	4083      	lsls	r3, r0
  400c98:	4393      	bics	r3, r2
  400c9a:	d018      	beq.n	400cce <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  400c9c:	2301      	movs	r3, #1
  400c9e:	fa03 f000 	lsl.w	r0, r3, r0
  400ca2:	4b0d      	ldr	r3, [pc, #52]	; (400cd8 <pmc_enable_periph_clk+0x50>)
  400ca4:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  400ca6:	2000      	movs	r0, #0
  400ca8:	4770      	bx	lr
		ul_id -= 32;
  400caa:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  400cac:	4b0a      	ldr	r3, [pc, #40]	; (400cd8 <pmc_enable_periph_clk+0x50>)
  400cae:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  400cb2:	2301      	movs	r3, #1
  400cb4:	4083      	lsls	r3, r0
  400cb6:	4393      	bics	r3, r2
  400cb8:	d00b      	beq.n	400cd2 <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  400cba:	2301      	movs	r3, #1
  400cbc:	fa03 f000 	lsl.w	r0, r3, r0
  400cc0:	4b05      	ldr	r3, [pc, #20]	; (400cd8 <pmc_enable_periph_clk+0x50>)
  400cc2:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
	return 0;
  400cc6:	2000      	movs	r0, #0
  400cc8:	4770      	bx	lr
		return 1;
  400cca:	2001      	movs	r0, #1
  400ccc:	4770      	bx	lr
	return 0;
  400cce:	2000      	movs	r0, #0
  400cd0:	4770      	bx	lr
  400cd2:	2000      	movs	r0, #0
}
  400cd4:	4770      	bx	lr
  400cd6:	bf00      	nop
  400cd8:	400e0600 	.word	0x400e0600

00400cdc <pmc_set_flash_in_wait_mode>:
 *
 * \param ul_flash_state PMC_WAIT_MODE_FLASH_STANDBY flash in standby mode,
 * PMC_WAIT_MODE_FLASH_DEEP_POWERDOWN flash in deep power down mode.
 */
void pmc_set_flash_in_wait_mode(uint32_t ul_flash_state)
{
  400cdc:	4770      	bx	lr
	...

00400ce0 <pmc_enable_waitmode>:
void pmc_enable_waitmode(void)
{
	uint32_t i;

	/* Flash in wait mode */
	i = PMC->PMC_FSMR;
  400ce0:	4a10      	ldr	r2, [pc, #64]	; (400d24 <pmc_enable_waitmode+0x44>)
  400ce2:	6f13      	ldr	r3, [r2, #112]	; 0x70
	i &= ~PMC_FSMR_FLPM_Msk;
  400ce4:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
#if !(SAMV71 || SAMV70 || SAME70 || SAMS70)
	i |= ul_flash_in_wait_mode;
#else
	i |= PMC_WAIT_MODE_FLASH_IDLE;
  400ce8:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
#endif
	PMC->PMC_FSMR = i;
  400cec:	6713      	str	r3, [r2, #112]	; 0x70

	/* Set the WAITMODE bit = 1 */
	PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_WAITMODE;
  400cee:	6a11      	ldr	r1, [r2, #32]
  400cf0:	4b0d      	ldr	r3, [pc, #52]	; (400d28 <pmc_enable_waitmode+0x48>)
  400cf2:	430b      	orrs	r3, r1
  400cf4:	6213      	str	r3, [r2, #32]

	/* Waiting for Master Clock Ready MCKRDY = 1 */
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  400cf6:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400cf8:	f013 0f08 	tst.w	r3, #8
  400cfc:	d0fb      	beq.n	400cf6 <pmc_enable_waitmode+0x16>
  400cfe:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
  __ASM volatile ("nop");
  400d02:	bf00      	nop

	/* Waiting for MOSCRCEN bit cleared is strongly recommended
	 * to ensure that the core will not execute undesired instructions
	 */
	for (i = 0; i < 500; i++) {
  400d04:	3b01      	subs	r3, #1
  400d06:	d1fc      	bne.n	400d02 <pmc_enable_waitmode+0x22>
		__NOP();
	}
	while (!(PMC->CKGR_MOR & CKGR_MOR_MOSCRCEN));
  400d08:	4a06      	ldr	r2, [pc, #24]	; (400d24 <pmc_enable_waitmode+0x44>)
  400d0a:	6a13      	ldr	r3, [r2, #32]
  400d0c:	f013 0f08 	tst.w	r3, #8
  400d10:	d0fb      	beq.n	400d0a <pmc_enable_waitmode+0x2a>

#if (!SAMG)
	/* Restore Flash in idle mode */
	i = PMC->PMC_FSMR;
  400d12:	4a04      	ldr	r2, [pc, #16]	; (400d24 <pmc_enable_waitmode+0x44>)
  400d14:	6f13      	ldr	r3, [r2, #112]	; 0x70
	i &= ~PMC_FSMR_FLPM_Msk;
  400d16:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
	i |= PMC_WAIT_MODE_FLASH_IDLE;
  400d1a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
	PMC->PMC_FSMR = i;
  400d1e:	6713      	str	r3, [r2, #112]	; 0x70
  400d20:	4770      	bx	lr
  400d22:	bf00      	nop
  400d24:	400e0600 	.word	0x400e0600
  400d28:	00370004 	.word	0x00370004

00400d2c <pmc_sleep>:
static volatile bool b_is_sleep_clock_used = false;
/** Callback invoked once when clocks are restored */
static pmc_callback_wakeup_clocks_restored_t callback_clocks_restored = NULL;

void pmc_sleep(int sleep_mode)
{
  400d2c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	switch (sleep_mode) {
  400d30:	1e43      	subs	r3, r0, #1
  400d32:	2b04      	cmp	r3, #4
  400d34:	f200 8107 	bhi.w	400f46 <pmc_sleep+0x21a>
  400d38:	e8df f013 	tbh	[pc, r3, lsl #1]
  400d3c:	00050005 	.word	0x00050005
  400d40:	00150015 	.word	0x00150015
  400d44:	00f6      	.short	0x00f6
	case SAM_PM_SMODE_SLEEP_WFI:
	case SAM_PM_SMODE_SLEEP_WFE:
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAM4CP || SAMG || SAMV71 || SAMV70 || SAMS70 || SAME70)
		SCB->SCR &= (uint32_t)~SCR_SLEEPDEEP;
  400d46:	4a81      	ldr	r2, [pc, #516]	; (400f4c <pmc_sleep+0x220>)
  400d48:	6913      	ldr	r3, [r2, #16]
  400d4a:	f023 0304 	bic.w	r3, r3, #4
  400d4e:	6113      	str	r3, [r2, #16]
		cpu_irq_enable();
  400d50:	2201      	movs	r2, #1
  400d52:	4b7f      	ldr	r3, [pc, #508]	; (400f50 <pmc_sleep+0x224>)
  400d54:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb");
  400d56:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
  400d5a:	b662      	cpsie	i
  __ASM volatile ("dsb");
  400d5c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("wfi");
  400d60:	bf30      	wfi
  400d62:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  400d66:	4604      	mov	r4, r0
#if defined(EFC1)
		uint32_t fmr1;
#endif
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAM4CP || SAMG || SAMV71 || SAMV70 || SAMS70 || SAME70)
		(sleep_mode == SAM_PM_SMODE_WAIT_FAST) ?
				pmc_set_flash_in_wait_mode(PMC_FSMR_FLPM_FLASH_STANDBY) :
  400d68:	2803      	cmp	r0, #3
  400d6a:	bf0c      	ite	eq
  400d6c:	2000      	moveq	r0, #0
				pmc_set_flash_in_wait_mode(PMC_FSMR_FLPM_FLASH_DEEP_POWERDOWN);
  400d6e:	f44f 1000 	movne.w	r0, #2097152	; 0x200000
  400d72:	4b78      	ldr	r3, [pc, #480]	; (400f54 <pmc_sleep+0x228>)
  400d74:	4798      	blx	r3
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
  400d76:	b672      	cpsid	i
  __ASM volatile ("dmb");
  400d78:	f3bf 8f5f 	dmb	sy
#endif
		cpu_irq_disable();
  400d7c:	2200      	movs	r2, #0
  400d7e:	4b74      	ldr	r3, [pc, #464]	; (400f50 <pmc_sleep+0x224>)
  400d80:	701a      	strb	r2, [r3, #0]
		b_is_sleep_clock_used = true;
  400d82:	2201      	movs	r2, #1
  400d84:	4b74      	ldr	r3, [pc, #464]	; (400f58 <pmc_sleep+0x22c>)
  400d86:	701a      	strb	r2, [r3, #0]
	uint32_t mor  = PMC->CKGR_MOR;
  400d88:	4b74      	ldr	r3, [pc, #464]	; (400f5c <pmc_sleep+0x230>)
  400d8a:	6a1f      	ldr	r7, [r3, #32]
	uint32_t mckr = PMC->PMC_MCKR;
  400d8c:	6b1d      	ldr	r5, [r3, #48]	; 0x30
	uint32_t fmr  = EFC0->EEFC_FMR;
  400d8e:	4a74      	ldr	r2, [pc, #464]	; (400f60 <pmc_sleep+0x234>)
  400d90:	f8d2 8000 	ldr.w	r8, [r2]
		*p_pll0_setting = PMC->CKGR_PLLAR;
  400d94:	6a9e      	ldr	r6, [r3, #40]	; 0x28
	PMC->CKGR_MOR = CKGR_MOR_KEY_PASSWD | mor | CKGR_MOR_MOSCRCEN;
  400d96:	4a73      	ldr	r2, [pc, #460]	; (400f64 <pmc_sleep+0x238>)
  400d98:	433a      	orrs	r2, r7
  400d9a:	621a      	str	r2, [r3, #32]
	if ((mckr & PMC_MCKR_CSS_Msk) > PMC_MCKR_CSS_MAIN_CLK) {
  400d9c:	f005 0903 	and.w	r9, r5, #3
  400da0:	f1b9 0f01 	cmp.w	r9, #1
  400da4:	f240 8089 	bls.w	400eba <pmc_sleep+0x18e>
		mckr = (mckr & (~PMC_MCKR_CSS_Msk)) | PMC_MCKR_CSS_MAIN_CLK;
  400da8:	f025 0103 	bic.w	r1, r5, #3
  400dac:	f041 0101 	orr.w	r1, r1, #1
		PMC->PMC_MCKR = mckr;
  400db0:	6319      	str	r1, [r3, #48]	; 0x30
		while(!(PMC->PMC_SR & PMC_SR_MCKRDY));
  400db2:	461a      	mov	r2, r3
  400db4:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400db6:	f013 0f08 	tst.w	r3, #8
  400dba:	d0fb      	beq.n	400db4 <pmc_sleep+0x88>
	if (mckr & PMC_MCKR_PRES_Msk) {
  400dbc:	f011 0f70 	tst.w	r1, #112	; 0x70
  400dc0:	d008      	beq.n	400dd4 <pmc_sleep+0xa8>
		mckr = (mckr & (~PMC_MCKR_PRES_Msk));
  400dc2:	f021 0170 	bic.w	r1, r1, #112	; 0x70
		PMC->PMC_MCKR = mckr;
  400dc6:	4b65      	ldr	r3, [pc, #404]	; (400f5c <pmc_sleep+0x230>)
  400dc8:	6319      	str	r1, [r3, #48]	; 0x30
		while(!(PMC->PMC_SR & PMC_SR_MCKRDY));
  400dca:	461a      	mov	r2, r3
  400dcc:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400dce:	f013 0f08 	tst.w	r3, #8
  400dd2:	d0fb      	beq.n	400dcc <pmc_sleep+0xa0>
	pmc_disable_pllack();
  400dd4:	4b64      	ldr	r3, [pc, #400]	; (400f68 <pmc_sleep+0x23c>)
  400dd6:	4798      	blx	r3
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  400dd8:	4a60      	ldr	r2, [pc, #384]	; (400f5c <pmc_sleep+0x230>)
  400dda:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400ddc:	f413 3f00 	tst.w	r3, #131072	; 0x20000
  400de0:	d0fb      	beq.n	400dda <pmc_sleep+0xae>
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  400de2:	4a5e      	ldr	r2, [pc, #376]	; (400f5c <pmc_sleep+0x230>)
  400de4:	6a11      	ldr	r1, [r2, #32]
  400de6:	4b61      	ldr	r3, [pc, #388]	; (400f6c <pmc_sleep+0x240>)
  400de8:	400b      	ands	r3, r1
  400dea:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  400dee:	6213      	str	r3, [r2, #32]
	while (!(PMC->PMC_SR & PMC_SR_MOSCSELS));
  400df0:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400df2:	f413 3f80 	tst.w	r3, #65536	; 0x10000
  400df6:	d0fb      	beq.n	400df0 <pmc_sleep+0xc4>
	EFC0->EEFC_FMR = fmr & (~EEFC_FMR_FWS_Msk);
  400df8:	f428 6370 	bic.w	r3, r8, #3840	; 0xf00
  400dfc:	4a58      	ldr	r2, [pc, #352]	; (400f60 <pmc_sleep+0x234>)
  400dfe:	6013      	str	r3, [r2, #0]
	if (disable_xtal) {
  400e00:	2c04      	cmp	r4, #4
  400e02:	d05c      	beq.n	400ebe <pmc_sleep+0x192>
				&fmr1,
#endif
				(sleep_mode == SAM_PM_SMODE_WAIT));

		/* Enter wait mode */
		cpu_irq_enable();
  400e04:	4c52      	ldr	r4, [pc, #328]	; (400f50 <pmc_sleep+0x224>)
  400e06:	2301      	movs	r3, #1
  400e08:	7023      	strb	r3, [r4, #0]
  400e0a:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  400e0e:	b662      	cpsie	i

		pmc_enable_waitmode();
  400e10:	4b57      	ldr	r3, [pc, #348]	; (400f70 <pmc_sleep+0x244>)
  400e12:	4798      	blx	r3
  __ASM volatile ("cpsid i" : : : "memory");
  400e14:	b672      	cpsid	i
  400e16:	f3bf 8f5f 	dmb	sy

		cpu_irq_disable();
  400e1a:	2300      	movs	r3, #0
  400e1c:	7023      	strb	r3, [r4, #0]
	if (CKGR_MOR_MOSCXTBY == (osc_setting & CKGR_MOR_MOSCXTBY)) {
  400e1e:	f017 0f02 	tst.w	r7, #2
  400e22:	d055      	beq.n	400ed0 <pmc_sleep+0x1a4>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400e24:	4a4d      	ldr	r2, [pc, #308]	; (400f5c <pmc_sleep+0x230>)
  400e26:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  400e28:	4952      	ldr	r1, [pc, #328]	; (400f74 <pmc_sleep+0x248>)
  400e2a:	4019      	ands	r1, r3
  400e2c:	4b52      	ldr	r3, [pc, #328]	; (400f78 <pmc_sleep+0x24c>)
  400e2e:	430b      	orrs	r3, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400e30:	6213      	str	r3, [r2, #32]
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  400e32:	6a11      	ldr	r1, [r2, #32]
				| CKGR_MOR_KEY_PASSWD;
  400e34:	4b51      	ldr	r3, [pc, #324]	; (400f7c <pmc_sleep+0x250>)
  400e36:	400b      	ands	r3, r1
  400e38:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  400e3c:	6213      	str	r3, [r2, #32]
	if (pll0_setting & CKGR_PLLAR_MULA_Msk) {
  400e3e:	4b50      	ldr	r3, [pc, #320]	; (400f80 <pmc_sleep+0x254>)
  400e40:	4033      	ands	r3, r6
  400e42:	2b00      	cmp	r3, #0
  400e44:	d06e      	beq.n	400f24 <pmc_sleep+0x1f8>
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | pll0_setting;
  400e46:	f046 5600 	orr.w	r6, r6, #536870912	; 0x20000000
  400e4a:	4b44      	ldr	r3, [pc, #272]	; (400f5c <pmc_sleep+0x230>)
  400e4c:	629e      	str	r6, [r3, #40]	; 0x28
		pll_sr |= PMC_SR_LOCKA;
  400e4e:	2102      	movs	r1, #2
	switch(mck_setting & PMC_MCKR_CSS_Msk) {
  400e50:	f1b9 0f02 	cmp.w	r9, #2
  400e54:	d104      	bne.n	400e60 <pmc_sleep+0x134>
		while (!(PMC->PMC_SR & PMC_SR_LOCKA));
  400e56:	4a41      	ldr	r2, [pc, #260]	; (400f5c <pmc_sleep+0x230>)
  400e58:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400e5a:	f013 0f02 	tst.w	r3, #2
  400e5e:	d0fb      	beq.n	400e58 <pmc_sleep+0x12c>
	mckr = PMC->PMC_MCKR;
  400e60:	4a3e      	ldr	r2, [pc, #248]	; (400f5c <pmc_sleep+0x230>)
  400e62:	6b13      	ldr	r3, [r2, #48]	; 0x30
	PMC->PMC_MCKR = (mckr & ~PMC_MCKR_PRES_Msk)
  400e64:	f023 0370 	bic.w	r3, r3, #112	; 0x70
		| (mck_setting & PMC_MCKR_PRES_Msk);
  400e68:	f005 0070 	and.w	r0, r5, #112	; 0x70
  400e6c:	4303      	orrs	r3, r0
	PMC->PMC_MCKR = (mckr & ~PMC_MCKR_PRES_Msk)
  400e6e:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  400e70:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400e72:	f013 0f08 	tst.w	r3, #8
  400e76:	d0fb      	beq.n	400e70 <pmc_sleep+0x144>
	EFC0->EEFC_FMR = fmr_setting;
  400e78:	4b39      	ldr	r3, [pc, #228]	; (400f60 <pmc_sleep+0x234>)
  400e7a:	f8c3 8000 	str.w	r8, [r3]
	PMC->PMC_MCKR = mck_setting;
  400e7e:	f5a3 63c0 	sub.w	r3, r3, #1536	; 0x600
  400e82:	631d      	str	r5, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  400e84:	461a      	mov	r2, r3
  400e86:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400e88:	f013 0f08 	tst.w	r3, #8
  400e8c:	d0fb      	beq.n	400e86 <pmc_sleep+0x15a>
	while (!(PMC->PMC_SR & pll_sr));
  400e8e:	4a33      	ldr	r2, [pc, #204]	; (400f5c <pmc_sleep+0x230>)
  400e90:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400e92:	420b      	tst	r3, r1
  400e94:	d0fc      	beq.n	400e90 <pmc_sleep+0x164>

#if (SAM4C || SAM4CM || SAM4CP)
		/* Restore the sub-system 1 */
		PMC->PMC_SCER = cpclk_backup | PMC_SCER_CPKEY_PASSWD;
#endif
		b_is_sleep_clock_used = false;
  400e96:	2200      	movs	r2, #0
  400e98:	4b2f      	ldr	r3, [pc, #188]	; (400f58 <pmc_sleep+0x22c>)
  400e9a:	701a      	strb	r2, [r3, #0]
		if (callback_clocks_restored) {
  400e9c:	4b39      	ldr	r3, [pc, #228]	; (400f84 <pmc_sleep+0x258>)
  400e9e:	681b      	ldr	r3, [r3, #0]
  400ea0:	b11b      	cbz	r3, 400eaa <pmc_sleep+0x17e>
			callback_clocks_restored();
  400ea2:	4798      	blx	r3
			callback_clocks_restored = NULL;
  400ea4:	2200      	movs	r2, #0
  400ea6:	4b37      	ldr	r3, [pc, #220]	; (400f84 <pmc_sleep+0x258>)
  400ea8:	601a      	str	r2, [r3, #0]
		}
		cpu_irq_enable();
  400eaa:	2201      	movs	r2, #1
  400eac:	4b28      	ldr	r3, [pc, #160]	; (400f50 <pmc_sleep+0x224>)
  400eae:	701a      	strb	r2, [r3, #0]
  400eb0:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  400eb4:	b662      	cpsie	i
  400eb6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	uint32_t mckr = PMC->PMC_MCKR;
  400eba:	4629      	mov	r1, r5
  400ebc:	e77e      	b.n	400dbc <pmc_sleep+0x90>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400ebe:	f5a2 62c0 	sub.w	r2, r2, #1536	; 0x600
  400ec2:	6a11      	ldr	r1, [r2, #32]
  400ec4:	4b30      	ldr	r3, [pc, #192]	; (400f88 <pmc_sleep+0x25c>)
  400ec6:	400b      	ands	r3, r1
  400ec8:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  400ecc:	6213      	str	r3, [r2, #32]
  400ece:	e799      	b.n	400e04 <pmc_sleep+0xd8>
	} else if (CKGR_MOR_MOSCXTEN == (osc_setting & CKGR_MOR_MOSCXTEN)) {
  400ed0:	f017 0f01 	tst.w	r7, #1
  400ed4:	d0b3      	beq.n	400e3e <pmc_sleep+0x112>
		if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCXTEN)) {
  400ed6:	4b21      	ldr	r3, [pc, #132]	; (400f5c <pmc_sleep+0x230>)
  400ed8:	6a1b      	ldr	r3, [r3, #32]
  400eda:	f013 0f01 	tst.w	r3, #1
  400ede:	d10b      	bne.n	400ef8 <pmc_sleep+0x1cc>
			PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400ee0:	491e      	ldr	r1, [pc, #120]	; (400f5c <pmc_sleep+0x230>)
  400ee2:	6a0b      	ldr	r3, [r1, #32]
					CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN;
  400ee4:	4a29      	ldr	r2, [pc, #164]	; (400f8c <pmc_sleep+0x260>)
  400ee6:	401a      	ands	r2, r3
  400ee8:	4b29      	ldr	r3, [pc, #164]	; (400f90 <pmc_sleep+0x264>)
  400eea:	4313      	orrs	r3, r2
			PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400eec:	620b      	str	r3, [r1, #32]
			while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  400eee:	460a      	mov	r2, r1
  400ef0:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400ef2:	f013 0f01 	tst.w	r3, #1
  400ef6:	d0fb      	beq.n	400ef0 <pmc_sleep+0x1c4>
		if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
  400ef8:	4b18      	ldr	r3, [pc, #96]	; (400f5c <pmc_sleep+0x230>)
  400efa:	6a1b      	ldr	r3, [r3, #32]
  400efc:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  400f00:	d108      	bne.n	400f14 <pmc_sleep+0x1e8>
			PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  400f02:	4a16      	ldr	r2, [pc, #88]	; (400f5c <pmc_sleep+0x230>)
  400f04:	6a11      	ldr	r1, [r2, #32]
  400f06:	4b23      	ldr	r3, [pc, #140]	; (400f94 <pmc_sleep+0x268>)
  400f08:	430b      	orrs	r3, r1
  400f0a:	6213      	str	r3, [r2, #32]
			while (!(PMC->PMC_SR & PMC_SR_MOSCSELS));
  400f0c:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400f0e:	f413 3f80 	tst.w	r3, #65536	; 0x10000
  400f12:	d0fb      	beq.n	400f0c <pmc_sleep+0x1e0>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  400f14:	4a11      	ldr	r2, [pc, #68]	; (400f5c <pmc_sleep+0x230>)
  400f16:	6a11      	ldr	r1, [r2, #32]
					| CKGR_MOR_KEY_PASSWD;
  400f18:	4b18      	ldr	r3, [pc, #96]	; (400f7c <pmc_sleep+0x250>)
  400f1a:	400b      	ands	r3, r1
  400f1c:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  400f20:	6213      	str	r3, [r2, #32]
  400f22:	e78c      	b.n	400e3e <pmc_sleep+0x112>
	uint32_t pll_sr = 0;
  400f24:	2100      	movs	r1, #0
  400f26:	e793      	b.n	400e50 <pmc_sleep+0x124>

		break;
	}
#if (!(SAMG51 || SAMG53 || SAMG54))
	case SAM_PM_SMODE_BACKUP:
		SCB->SCR |= SCR_SLEEPDEEP;
  400f28:	4a08      	ldr	r2, [pc, #32]	; (400f4c <pmc_sleep+0x220>)
  400f2a:	6913      	ldr	r3, [r2, #16]
  400f2c:	f043 0304 	orr.w	r3, r3, #4
  400f30:	6113      	str	r3, [r2, #16]
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAMS70 || SAME70)
		SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_VROFF_STOP_VREG;
  400f32:	4a19      	ldr	r2, [pc, #100]	; (400f98 <pmc_sleep+0x26c>)
  400f34:	4b19      	ldr	r3, [pc, #100]	; (400f9c <pmc_sleep+0x270>)
  400f36:	601a      	str	r2, [r3, #0]
		cpu_irq_enable();
  400f38:	2201      	movs	r2, #1
  400f3a:	4b05      	ldr	r3, [pc, #20]	; (400f50 <pmc_sleep+0x224>)
  400f3c:	701a      	strb	r2, [r3, #0]
  400f3e:	f3bf 8f5f 	dmb	sy
  400f42:	b662      	cpsie	i
  __ASM volatile ("wfi");
  400f44:	bf30      	wfi
  400f46:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  400f4a:	bf00      	nop
  400f4c:	e000ed00 	.word	0xe000ed00
  400f50:	2040000a 	.word	0x2040000a
  400f54:	00400cdd 	.word	0x00400cdd
  400f58:	204006d4 	.word	0x204006d4
  400f5c:	400e0600 	.word	0x400e0600
  400f60:	400e0c00 	.word	0x400e0c00
  400f64:	00370008 	.word	0x00370008
  400f68:	00400c69 	.word	0x00400c69
  400f6c:	fec8ffff 	.word	0xfec8ffff
  400f70:	00400ce1 	.word	0x00400ce1
  400f74:	fec8fffc 	.word	0xfec8fffc
  400f78:	01370002 	.word	0x01370002
  400f7c:	ffc8ff87 	.word	0xffc8ff87
  400f80:	07ff0000 	.word	0x07ff0000
  400f84:	204006d8 	.word	0x204006d8
  400f88:	ffc8fffe 	.word	0xffc8fffe
  400f8c:	ffc8fffc 	.word	0xffc8fffc
  400f90:	00370001 	.word	0x00370001
  400f94:	01370000 	.word	0x01370000
  400f98:	a5000004 	.word	0xa5000004
  400f9c:	400e1810 	.word	0x400e1810

00400fa0 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  400fa0:	e7fe      	b.n	400fa0 <Dummy_Handler>
	...

00400fa4 <Reset_Handler>:
{
  400fa4:	b500      	push	{lr}
  400fa6:	b083      	sub	sp, #12
        if (pSrc != pDest) {
  400fa8:	4b25      	ldr	r3, [pc, #148]	; (401040 <Reset_Handler+0x9c>)
  400faa:	4a26      	ldr	r2, [pc, #152]	; (401044 <Reset_Handler+0xa0>)
  400fac:	429a      	cmp	r2, r3
  400fae:	d010      	beq.n	400fd2 <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
  400fb0:	4b25      	ldr	r3, [pc, #148]	; (401048 <Reset_Handler+0xa4>)
  400fb2:	4a23      	ldr	r2, [pc, #140]	; (401040 <Reset_Handler+0x9c>)
  400fb4:	429a      	cmp	r2, r3
  400fb6:	d20c      	bcs.n	400fd2 <Reset_Handler+0x2e>
  400fb8:	3b01      	subs	r3, #1
  400fba:	1a9b      	subs	r3, r3, r2
  400fbc:	f023 0303 	bic.w	r3, r3, #3
  400fc0:	3304      	adds	r3, #4
  400fc2:	4413      	add	r3, r2
  400fc4:	491f      	ldr	r1, [pc, #124]	; (401044 <Reset_Handler+0xa0>)
                        *pDest++ = *pSrc++;
  400fc6:	f851 0b04 	ldr.w	r0, [r1], #4
  400fca:	f842 0b04 	str.w	r0, [r2], #4
                for (; pDest < &_erelocate;) {
  400fce:	429a      	cmp	r2, r3
  400fd0:	d1f9      	bne.n	400fc6 <Reset_Handler+0x22>
        for (pDest = &_szero; pDest < &_ezero;) {
  400fd2:	4b1e      	ldr	r3, [pc, #120]	; (40104c <Reset_Handler+0xa8>)
  400fd4:	4a1e      	ldr	r2, [pc, #120]	; (401050 <Reset_Handler+0xac>)
  400fd6:	429a      	cmp	r2, r3
  400fd8:	d20a      	bcs.n	400ff0 <Reset_Handler+0x4c>
  400fda:	3b01      	subs	r3, #1
  400fdc:	1a9b      	subs	r3, r3, r2
  400fde:	f023 0303 	bic.w	r3, r3, #3
  400fe2:	3304      	adds	r3, #4
  400fe4:	4413      	add	r3, r2
                *pDest++ = 0;
  400fe6:	2100      	movs	r1, #0
  400fe8:	f842 1b04 	str.w	r1, [r2], #4
        for (pDest = &_szero; pDest < &_ezero;) {
  400fec:	4293      	cmp	r3, r2
  400fee:	d1fb      	bne.n	400fe8 <Reset_Handler+0x44>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  400ff0:	4a18      	ldr	r2, [pc, #96]	; (401054 <Reset_Handler+0xb0>)
  400ff2:	4b19      	ldr	r3, [pc, #100]	; (401058 <Reset_Handler+0xb4>)
  400ff4:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  400ff8:	6093      	str	r3, [r2, #8]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  400ffa:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
  400ffe:	fab3 f383 	clz	r3, r3
  401002:	095b      	lsrs	r3, r3, #5
  401004:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  401006:	b672      	cpsid	i
  __ASM volatile ("dmb");
  401008:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  40100c:	2200      	movs	r2, #0
  40100e:	4b13      	ldr	r3, [pc, #76]	; (40105c <Reset_Handler+0xb8>)
  401010:	701a      	strb	r2, [r3, #0]
	return flags;
  401012:	9901      	ldr	r1, [sp, #4]
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
	REG_CPACR |=  (0xFu << 20);
  401014:	4a12      	ldr	r2, [pc, #72]	; (401060 <Reset_Handler+0xbc>)
  401016:	6813      	ldr	r3, [r2, #0]
  401018:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  40101c:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb");
  40101e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  401022:	f3bf 8f6f 	isb	sy
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  401026:	b129      	cbz	r1, 401034 <Reset_Handler+0x90>
		cpu_irq_enable();
  401028:	2201      	movs	r2, #1
  40102a:	4b0c      	ldr	r3, [pc, #48]	; (40105c <Reset_Handler+0xb8>)
  40102c:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb");
  40102e:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  401032:	b662      	cpsie	i
        __libc_init_array();
  401034:	4b0b      	ldr	r3, [pc, #44]	; (401064 <Reset_Handler+0xc0>)
  401036:	4798      	blx	r3
        main();
  401038:	4b0b      	ldr	r3, [pc, #44]	; (401068 <Reset_Handler+0xc4>)
  40103a:	4798      	blx	r3
  40103c:	e7fe      	b.n	40103c <Reset_Handler+0x98>
  40103e:	bf00      	nop
  401040:	20400000 	.word	0x20400000
  401044:	004015cc 	.word	0x004015cc
  401048:	2040043c 	.word	0x2040043c
  40104c:	20400704 	.word	0x20400704
  401050:	2040043c 	.word	0x2040043c
  401054:	e000ed00 	.word	0xe000ed00
  401058:	00400000 	.word	0x00400000
  40105c:	2040000a 	.word	0x2040000a
  401060:	e000ed88 	.word	0xe000ed88
  401064:	00401435 	.word	0x00401435
  401068:	00401351 	.word	0x00401351

0040106c <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate( void )
{
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  40106c:	4b3b      	ldr	r3, [pc, #236]	; (40115c <SystemCoreClockUpdate+0xf0>)
  40106e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401070:	f003 0303 	and.w	r3, r3, #3
  401074:	2b01      	cmp	r3, #1
  401076:	d01d      	beq.n	4010b4 <SystemCoreClockUpdate+0x48>
  401078:	b183      	cbz	r3, 40109c <SystemCoreClockUpdate+0x30>
  40107a:	2b02      	cmp	r3, #2
  40107c:	d036      	beq.n	4010ec <SystemCoreClockUpdate+0x80>

    default:
    break;
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  40107e:	4b37      	ldr	r3, [pc, #220]	; (40115c <SystemCoreClockUpdate+0xf0>)
  401080:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401082:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401086:	2b70      	cmp	r3, #112	; 0x70
  401088:	d05f      	beq.n	40114a <SystemCoreClockUpdate+0xde>
  {
    SystemCoreClock /= 3U;
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  40108a:	4b34      	ldr	r3, [pc, #208]	; (40115c <SystemCoreClockUpdate+0xf0>)
  40108c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  40108e:	4934      	ldr	r1, [pc, #208]	; (401160 <SystemCoreClockUpdate+0xf4>)
  401090:	f3c2 1202 	ubfx	r2, r2, #4, #3
  401094:	680b      	ldr	r3, [r1, #0]
  401096:	40d3      	lsrs	r3, r2
  401098:	600b      	str	r3, [r1, #0]
  40109a:	4770      	bx	lr
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  40109c:	4b31      	ldr	r3, [pc, #196]	; (401164 <SystemCoreClockUpdate+0xf8>)
  40109e:	695b      	ldr	r3, [r3, #20]
  4010a0:	f013 0f80 	tst.w	r3, #128	; 0x80
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  4010a4:	bf14      	ite	ne
  4010a6:	f44f 4200 	movne.w	r2, #32768	; 0x8000
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  4010aa:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  4010ae:	4b2c      	ldr	r3, [pc, #176]	; (401160 <SystemCoreClockUpdate+0xf4>)
  4010b0:	601a      	str	r2, [r3, #0]
  4010b2:	e7e4      	b.n	40107e <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  4010b4:	4b29      	ldr	r3, [pc, #164]	; (40115c <SystemCoreClockUpdate+0xf0>)
  4010b6:	6a1b      	ldr	r3, [r3, #32]
  4010b8:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  4010bc:	d003      	beq.n	4010c6 <SystemCoreClockUpdate+0x5a>
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  4010be:	4a2a      	ldr	r2, [pc, #168]	; (401168 <SystemCoreClockUpdate+0xfc>)
  4010c0:	4b27      	ldr	r3, [pc, #156]	; (401160 <SystemCoreClockUpdate+0xf4>)
  4010c2:	601a      	str	r2, [r3, #0]
  4010c4:	e7db      	b.n	40107e <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4010c6:	4a29      	ldr	r2, [pc, #164]	; (40116c <SystemCoreClockUpdate+0x100>)
  4010c8:	4b25      	ldr	r3, [pc, #148]	; (401160 <SystemCoreClockUpdate+0xf4>)
  4010ca:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  4010cc:	4b23      	ldr	r3, [pc, #140]	; (40115c <SystemCoreClockUpdate+0xf0>)
  4010ce:	6a1b      	ldr	r3, [r3, #32]
  4010d0:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4010d4:	2b10      	cmp	r3, #16
  4010d6:	d005      	beq.n	4010e4 <SystemCoreClockUpdate+0x78>
  4010d8:	2b20      	cmp	r3, #32
  4010da:	d1d0      	bne.n	40107e <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 3U;
  4010dc:	4a22      	ldr	r2, [pc, #136]	; (401168 <SystemCoreClockUpdate+0xfc>)
  4010de:	4b20      	ldr	r3, [pc, #128]	; (401160 <SystemCoreClockUpdate+0xf4>)
  4010e0:	601a      	str	r2, [r3, #0]
          break;
  4010e2:	e7cc      	b.n	40107e <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 2U;
  4010e4:	4a22      	ldr	r2, [pc, #136]	; (401170 <SystemCoreClockUpdate+0x104>)
  4010e6:	4b1e      	ldr	r3, [pc, #120]	; (401160 <SystemCoreClockUpdate+0xf4>)
  4010e8:	601a      	str	r2, [r3, #0]
          break;
  4010ea:	e7c8      	b.n	40107e <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  4010ec:	4b1b      	ldr	r3, [pc, #108]	; (40115c <SystemCoreClockUpdate+0xf0>)
  4010ee:	6a1b      	ldr	r3, [r3, #32]
  4010f0:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  4010f4:	d016      	beq.n	401124 <SystemCoreClockUpdate+0xb8>
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  4010f6:	4a1c      	ldr	r2, [pc, #112]	; (401168 <SystemCoreClockUpdate+0xfc>)
  4010f8:	4b19      	ldr	r3, [pc, #100]	; (401160 <SystemCoreClockUpdate+0xf4>)
  4010fa:	601a      	str	r2, [r3, #0]
      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  4010fc:	4b17      	ldr	r3, [pc, #92]	; (40115c <SystemCoreClockUpdate+0xf0>)
  4010fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401100:	f003 0303 	and.w	r3, r3, #3
  401104:	2b02      	cmp	r3, #2
  401106:	d1ba      	bne.n	40107e <SystemCoreClockUpdate+0x12>
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  401108:	4a14      	ldr	r2, [pc, #80]	; (40115c <SystemCoreClockUpdate+0xf0>)
  40110a:	6a91      	ldr	r1, [r2, #40]	; 0x28
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  40110c:	6a92      	ldr	r2, [r2, #40]	; 0x28
  40110e:	4814      	ldr	r0, [pc, #80]	; (401160 <SystemCoreClockUpdate+0xf4>)
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  401110:	f3c1 410a 	ubfx	r1, r1, #16, #11
  401114:	6803      	ldr	r3, [r0, #0]
  401116:	fb01 3303 	mla	r3, r1, r3, r3
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  40111a:	b2d2      	uxtb	r2, r2
  40111c:	fbb3 f3f2 	udiv	r3, r3, r2
  401120:	6003      	str	r3, [r0, #0]
  401122:	e7ac      	b.n	40107e <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  401124:	4a11      	ldr	r2, [pc, #68]	; (40116c <SystemCoreClockUpdate+0x100>)
  401126:	4b0e      	ldr	r3, [pc, #56]	; (401160 <SystemCoreClockUpdate+0xf4>)
  401128:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  40112a:	4b0c      	ldr	r3, [pc, #48]	; (40115c <SystemCoreClockUpdate+0xf0>)
  40112c:	6a1b      	ldr	r3, [r3, #32]
  40112e:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401132:	2b10      	cmp	r3, #16
  401134:	d005      	beq.n	401142 <SystemCoreClockUpdate+0xd6>
  401136:	2b20      	cmp	r3, #32
  401138:	d1e0      	bne.n	4010fc <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 3U;
  40113a:	4a0b      	ldr	r2, [pc, #44]	; (401168 <SystemCoreClockUpdate+0xfc>)
  40113c:	4b08      	ldr	r3, [pc, #32]	; (401160 <SystemCoreClockUpdate+0xf4>)
  40113e:	601a      	str	r2, [r3, #0]
          break;
  401140:	e7dc      	b.n	4010fc <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 2U;
  401142:	4a0b      	ldr	r2, [pc, #44]	; (401170 <SystemCoreClockUpdate+0x104>)
  401144:	4b06      	ldr	r3, [pc, #24]	; (401160 <SystemCoreClockUpdate+0xf4>)
  401146:	601a      	str	r2, [r3, #0]
          break;
  401148:	e7d8      	b.n	4010fc <SystemCoreClockUpdate+0x90>
    SystemCoreClock /= 3U;
  40114a:	4a05      	ldr	r2, [pc, #20]	; (401160 <SystemCoreClockUpdate+0xf4>)
  40114c:	6813      	ldr	r3, [r2, #0]
  40114e:	4909      	ldr	r1, [pc, #36]	; (401174 <SystemCoreClockUpdate+0x108>)
  401150:	fba1 1303 	umull	r1, r3, r1, r3
  401154:	085b      	lsrs	r3, r3, #1
  401156:	6013      	str	r3, [r2, #0]
  401158:	4770      	bx	lr
  40115a:	bf00      	nop
  40115c:	400e0600 	.word	0x400e0600
  401160:	2040000c 	.word	0x2040000c
  401164:	400e1810 	.word	0x400e1810
  401168:	00b71b00 	.word	0x00b71b00
  40116c:	003d0900 	.word	0x003d0900
  401170:	007a1200 	.word	0x007a1200
  401174:	aaaaaaab 	.word	0xaaaaaaab

00401178 <system_init_flash>:
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  401178:	4b16      	ldr	r3, [pc, #88]	; (4011d4 <system_init_flash+0x5c>)
  40117a:	4298      	cmp	r0, r3
  40117c:	d913      	bls.n	4011a6 <system_init_flash+0x2e>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  }
  else
  {
    if (ul_clk < CHIP_FREQ_FWS_1)
  40117e:	4b16      	ldr	r3, [pc, #88]	; (4011d8 <system_init_flash+0x60>)
  401180:	4298      	cmp	r0, r3
  401182:	d915      	bls.n	4011b0 <system_init_flash+0x38>
    {
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
    }
    else
    {
      if (ul_clk < CHIP_FREQ_FWS_2)
  401184:	4b15      	ldr	r3, [pc, #84]	; (4011dc <system_init_flash+0x64>)
  401186:	4298      	cmp	r0, r3
  401188:	d916      	bls.n	4011b8 <system_init_flash+0x40>
      {
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
      }
      else
      {
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  40118a:	4b15      	ldr	r3, [pc, #84]	; (4011e0 <system_init_flash+0x68>)
  40118c:	4298      	cmp	r0, r3
  40118e:	d917      	bls.n	4011c0 <system_init_flash+0x48>
        {
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
        }
        else
        {
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  401190:	4b14      	ldr	r3, [pc, #80]	; (4011e4 <system_init_flash+0x6c>)
  401192:	4298      	cmp	r0, r3
  401194:	d918      	bls.n	4011c8 <system_init_flash+0x50>
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
          }
          else
          {
            if ( ul_clk < CHIP_FREQ_FWS_5 )
  401196:	4b14      	ldr	r3, [pc, #80]	; (4011e8 <system_init_flash+0x70>)
  401198:	4298      	cmp	r0, r3
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  40119a:	bf94      	ite	ls
  40119c:	4a13      	ldrls	r2, [pc, #76]	; (4011ec <system_init_flash+0x74>)
            }
            else
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(6)|EEFC_FMR_CLOE;
  40119e:	4a14      	ldrhi	r2, [pc, #80]	; (4011f0 <system_init_flash+0x78>)
  4011a0:	4b14      	ldr	r3, [pc, #80]	; (4011f4 <system_init_flash+0x7c>)
  4011a2:	601a      	str	r2, [r3, #0]
  4011a4:	4770      	bx	lr
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  4011a6:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  4011aa:	4b12      	ldr	r3, [pc, #72]	; (4011f4 <system_init_flash+0x7c>)
  4011ac:	601a      	str	r2, [r3, #0]
  4011ae:	4770      	bx	lr
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  4011b0:	4a11      	ldr	r2, [pc, #68]	; (4011f8 <system_init_flash+0x80>)
  4011b2:	4b10      	ldr	r3, [pc, #64]	; (4011f4 <system_init_flash+0x7c>)
  4011b4:	601a      	str	r2, [r3, #0]
  4011b6:	4770      	bx	lr
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  4011b8:	4a10      	ldr	r2, [pc, #64]	; (4011fc <system_init_flash+0x84>)
  4011ba:	4b0e      	ldr	r3, [pc, #56]	; (4011f4 <system_init_flash+0x7c>)
  4011bc:	601a      	str	r2, [r3, #0]
  4011be:	4770      	bx	lr
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  4011c0:	4a0f      	ldr	r2, [pc, #60]	; (401200 <system_init_flash+0x88>)
  4011c2:	4b0c      	ldr	r3, [pc, #48]	; (4011f4 <system_init_flash+0x7c>)
  4011c4:	601a      	str	r2, [r3, #0]
  4011c6:	4770      	bx	lr
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  4011c8:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  4011cc:	4b09      	ldr	r3, [pc, #36]	; (4011f4 <system_init_flash+0x7c>)
  4011ce:	601a      	str	r2, [r3, #0]
  4011d0:	4770      	bx	lr
  4011d2:	bf00      	nop
  4011d4:	015ef3bf 	.word	0x015ef3bf
  4011d8:	02bde77f 	.word	0x02bde77f
  4011dc:	041cdb3f 	.word	0x041cdb3f
  4011e0:	057bceff 	.word	0x057bceff
  4011e4:	06dac2bf 	.word	0x06dac2bf
  4011e8:	0839b67f 	.word	0x0839b67f
  4011ec:	04000500 	.word	0x04000500
  4011f0:	04000600 	.word	0x04000600
  4011f4:	400e0c00 	.word	0x400e0c00
  4011f8:	04000100 	.word	0x04000100
  4011fc:	04000200 	.word	0x04000200
  401200:	04000300 	.word	0x04000300

00401204 <echo_callback>:
volatile char subida = 0;
volatile char descida = 0;
volatile char tempo = 0;


void echo_callback(void){
  401204:	b508      	push	{r3, lr}
	if (!pio_get(ECHO_PI, PIO_INPUT, ECHO_PI_IDX_MASK)) {
  401206:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  40120a:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  40120e:	480d      	ldr	r0, [pc, #52]	; (401244 <echo_callback+0x40>)
  401210:	4b0d      	ldr	r3, [pc, #52]	; (401248 <echo_callback+0x44>)
  401212:	4798      	blx	r3
  401214:	b930      	cbnz	r0, 401224 <echo_callback+0x20>
		descida = 1;
  401216:	2201      	movs	r2, #1
  401218:	4b0c      	ldr	r3, [pc, #48]	; (40124c <echo_callback+0x48>)
  40121a:	701a      	strb	r2, [r3, #0]
		subida = 0;
  40121c:	2200      	movs	r2, #0
  40121e:	4b0c      	ldr	r3, [pc, #48]	; (401250 <echo_callback+0x4c>)
  401220:	701a      	strb	r2, [r3, #0]
  401222:	bd08      	pop	{r3, pc}
		
	} else if (pio_get(ECHO_PI, PIO_INPUT, ECHO_PI_IDX_MASK)) {
  401224:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  401228:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  40122c:	4805      	ldr	r0, [pc, #20]	; (401244 <echo_callback+0x40>)
  40122e:	4b06      	ldr	r3, [pc, #24]	; (401248 <echo_callback+0x44>)
  401230:	4798      	blx	r3
  401232:	b128      	cbz	r0, 401240 <echo_callback+0x3c>
		// PINO == 1 --> Borda de subida
		subida = 1;
  401234:	2201      	movs	r2, #1
  401236:	4b06      	ldr	r3, [pc, #24]	; (401250 <echo_callback+0x4c>)
  401238:	701a      	strb	r2, [r3, #0]
		descida = 0;
  40123a:	2200      	movs	r2, #0
  40123c:	4b03      	ldr	r3, [pc, #12]	; (40124c <echo_callback+0x48>)
  40123e:	701a      	strb	r2, [r3, #0]
  401240:	bd08      	pop	{r3, pc}
  401242:	bf00      	nop
  401244:	400e0e00 	.word	0x400e0e00
  401248:	0040086d 	.word	0x0040086d
  40124c:	204006dc 	.word	0x204006dc
  401250:	204006dd 	.word	0x204006dd

00401254 <RTT_Handler>:
	else
	rtt_disable_interrupt(RTT, RTT_MR_RTTINCIEN | RTT_MR_ALMIEN);
	
}

void RTT_Handler(void) {
  401254:	b508      	push	{r3, lr}
	uint32_t ul_status;

	/* Get RTT status - ACK */
	ul_status = rtt_get_status(RTT);
  401256:	4806      	ldr	r0, [pc, #24]	; (401270 <RTT_Handler+0x1c>)
  401258:	4b06      	ldr	r3, [pc, #24]	; (401274 <RTT_Handler+0x20>)
  40125a:	4798      	blx	r3

	/* IRQ due to Time has changed */
	if ((ul_status & RTT_SR_RTTINC) == RTT_SR_RTTINC) {
  40125c:	f010 0f02 	tst.w	r0, #2
  401260:	d004      	beq.n	40126c <RTT_Handler+0x18>
		//pin_toggle(LED_PI2, LED_PI2_IDX_MASK);    // BLINK Led
		tempo+=1;
  401262:	4a05      	ldr	r2, [pc, #20]	; (401278 <RTT_Handler+0x24>)
  401264:	7813      	ldrb	r3, [r2, #0]
  401266:	3301      	adds	r3, #1
  401268:	b2db      	uxtb	r3, r3
  40126a:	7013      	strb	r3, [r2, #0]
  40126c:	bd08      	pop	{r3, pc}
  40126e:	bf00      	nop
  401270:	400e1830 	.word	0x400e1830
  401274:	00400215 	.word	0x00400215
  401278:	204006de 	.word	0x204006de

0040127c <init>:
	}
}

void init(void) {
  40127c:	b5f0      	push	{r4, r5, r6, r7, lr}
  40127e:	b083      	sub	sp, #12
	//Initialize the board clock
	sysclk_init();
  401280:	4b26      	ldr	r3, [pc, #152]	; (40131c <init+0xa0>)
  401282:	4798      	blx	r3
	
	// Desativa WatchDog Timer
	WDT->WDT_MR = WDT_MR_WDDIS;
  401284:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  401288:	4b25      	ldr	r3, [pc, #148]	; (401320 <init+0xa4>)
  40128a:	605a      	str	r2, [r3, #4]
	
	pmc_enable_periph_clk(LED_PI2_ID);
  40128c:	200c      	movs	r0, #12
  40128e:	4d25      	ldr	r5, [pc, #148]	; (401324 <init+0xa8>)
  401290:	47a8      	blx	r5
	//Inicializa LED2 como sada
	pio_set_output(LED_PI2, LED_PI2_IDX_MASK, 0, 0, 0);
  401292:	2400      	movs	r4, #0
  401294:	9400      	str	r4, [sp, #0]
  401296:	4623      	mov	r3, r4
  401298:	4622      	mov	r2, r4
  40129a:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  40129e:	4822      	ldr	r0, [pc, #136]	; (401328 <init+0xac>)
  4012a0:	4e22      	ldr	r6, [pc, #136]	; (40132c <init+0xb0>)
  4012a2:	47b0      	blx	r6
	
	// Inicializa PIO do BOTAO 1
	pmc_enable_periph_clk(BUT_PI1_ID);
  4012a4:	2010      	movs	r0, #16
  4012a6:	47a8      	blx	r5
	
	// configura pino ligado ao boto como entrada com um pull-up.
	pio_set_input(BUT_PI1,BUT_PI1_IDX_MASK,PIO_DEFAULT);
  4012a8:	4e21      	ldr	r6, [pc, #132]	; (401330 <init+0xb4>)
  4012aa:	4622      	mov	r2, r4
  4012ac:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4012b0:	4630      	mov	r0, r6
  4012b2:	4b20      	ldr	r3, [pc, #128]	; (401334 <init+0xb8>)
  4012b4:	4798      	blx	r3
	pio_pull_up(BUT_PI1,BUT_PI1_IDX_MASK,1);
  4012b6:	2201      	movs	r2, #1
  4012b8:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4012bc:	4630      	mov	r0, r6
  4012be:	4b1e      	ldr	r3, [pc, #120]	; (401338 <init+0xbc>)
  4012c0:	4798      	blx	r3
	pio_configure(BUT_PI1, PIO_INPUT, BUT_PI1_IDX_MASK, PIO_PULLUP | PIO_DEBOUNCE);
  4012c2:	2309      	movs	r3, #9
  4012c4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  4012c8:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  4012cc:	4630      	mov	r0, r6
  4012ce:	4f1b      	ldr	r7, [pc, #108]	; (40133c <init+0xc0>)
  4012d0:	47b8      	blx	r7
	pio_set_debounce_filter(BUT_PI1, BUT_PI1_IDX_MASK, 60);
  4012d2:	223c      	movs	r2, #60	; 0x3c
  4012d4:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4012d8:	4630      	mov	r0, r6
  4012da:	4b19      	ldr	r3, [pc, #100]	; (401340 <init+0xc4>)
  4012dc:	4798      	blx	r3
	
	//Definindo o ECHO PIO como input
	pmc_enable_periph_clk(ECHO_PI_ID);
  4012de:	200a      	movs	r0, #10
  4012e0:	47a8      	blx	r5
	pio_configure(ECHO_PI, PIO_INPUT,ECHO_PI_IDX_MASK, PIO_DEFAULT);
  4012e2:	f5a6 66c0 	sub.w	r6, r6, #1536	; 0x600
  4012e6:	4623      	mov	r3, r4
  4012e8:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  4012ec:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  4012f0:	4630      	mov	r0, r6
  4012f2:	47b8      	blx	r7
	
	//Definindo o ECHO PIO como output
	pmc_enable_periph_clk(TRIG_PI_ID);
  4012f4:	200b      	movs	r0, #11
  4012f6:	47a8      	blx	r5
	pio_configure(TRIG_PI, PIO_OUTPUT_0,TRIG_PI_IDX_MASK, PIO_DEFAULT);
  4012f8:	4623      	mov	r3, r4
  4012fa:	2210      	movs	r2, #16
  4012fc:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  401300:	4810      	ldr	r0, [pc, #64]	; (401344 <init+0xc8>)
  401302:	47b8      	blx	r7
	
	pio_handler_set(ECHO_PI,
  401304:	4b10      	ldr	r3, [pc, #64]	; (401348 <init+0xcc>)
  401306:	9300      	str	r3, [sp, #0]
  401308:	2340      	movs	r3, #64	; 0x40
  40130a:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  40130e:	210a      	movs	r1, #10
  401310:	4630      	mov	r0, r6
  401312:	4c0e      	ldr	r4, [pc, #56]	; (40134c <init+0xd0>)
  401314:	47a0      	blx	r4
		ECHO_PI_ID,
		ECHO_PI_IDX_MASK,
		PIO_IT_EDGE,
		echo_callback);
}
  401316:	b003      	add	sp, #12
  401318:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40131a:	bf00      	nop
  40131c:	00400691 	.word	0x00400691
  401320:	400e1850 	.word	0x400e1850
  401324:	00400c89 	.word	0x00400c89
  401328:	400e1200 	.word	0x400e1200
  40132c:	0040094f 	.word	0x0040094f
  401330:	400e1400 	.word	0x400e1400
  401334:	00400919 	.word	0x00400919
  401338:	00400841 	.word	0x00400841
  40133c:	00400979 	.word	0x00400979
  401340:	0040084b 	.word	0x0040084b
  401344:	400e1000 	.word	0x400e1000
  401348:	00401205 	.word	0x00401205
  40134c:	00400a95 	.word	0x00400a95

00401350 <main>:

int main (void)
{
  401350:	b580      	push	{r7, lr}
	board_init();
  401352:	4b25      	ldr	r3, [pc, #148]	; (4013e8 <main+0x98>)
  401354:	4798      	blx	r3
	sysclk_init();
  401356:	4b25      	ldr	r3, [pc, #148]	; (4013ec <main+0x9c>)
  401358:	4798      	blx	r3
	init();
  40135a:	4b25      	ldr	r3, [pc, #148]	; (4013f0 <main+0xa0>)
  40135c:	4798      	blx	r3
	delay_init();

  // Init OLED
	gfx_mono_ssd1306_init();
  40135e:	4b25      	ldr	r3, [pc, #148]	; (4013f4 <main+0xa4>)
  401360:	4798      	blx	r3
  /* Insert application code here, after the board has been initialized. */
	while(1) {
			
			if (!pio_get(BUT_PI1,PIO_INPUT, BUT_PI1_IDX_MASK)) {
  401362:	4e25      	ldr	r6, [pc, #148]	; (4013f8 <main+0xa8>)
  401364:	4d25      	ldr	r5, [pc, #148]	; (4013fc <main+0xac>)
	rtt_sel_source(RTT, false);
  401366:	4c26      	ldr	r4, [pc, #152]	; (401400 <main+0xb0>)
  401368:	e029      	b.n	4013be <main+0x6e>
					pio_set(TRIG_PI,TRIG_PI_IDX_MASK);
  40136a:	4f26      	ldr	r7, [pc, #152]	; (401404 <main+0xb4>)
  40136c:	2110      	movs	r1, #16
  40136e:	4638      	mov	r0, r7
  401370:	4b25      	ldr	r3, [pc, #148]	; (401408 <main+0xb8>)
  401372:	4798      	blx	r3
					delay_us(10);
  401374:	f44f 70fd 	mov.w	r0, #506	; 0x1fa
  401378:	4b24      	ldr	r3, [pc, #144]	; (40140c <main+0xbc>)
  40137a:	4798      	blx	r3
					pio_clear(TRIG_PI,TRIG_PI_IDX_MASK);
  40137c:	2110      	movs	r1, #16
  40137e:	4638      	mov	r0, r7
  401380:	4b23      	ldr	r3, [pc, #140]	; (401410 <main+0xc0>)
  401382:	4798      	blx	r3
  401384:	e023      	b.n	4013ce <main+0x7e>
	rtt_sel_source(RTT, false);
  401386:	2100      	movs	r1, #0
  401388:	4620      	mov	r0, r4
  40138a:	4b22      	ldr	r3, [pc, #136]	; (401414 <main+0xc4>)
  40138c:	4798      	blx	r3
	rtt_init(RTT, pllPreScale);
  40138e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
  401392:	4620      	mov	r0, r4
  401394:	4b20      	ldr	r3, [pc, #128]	; (401418 <main+0xc8>)
  401396:	4798      	blx	r3

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
  401398:	4b20      	ldr	r3, [pc, #128]	; (40141c <main+0xcc>)
  40139a:	2208      	movs	r2, #8
  40139c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  4013a0:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  4013a4:	2180      	movs	r1, #128	; 0x80
  4013a6:	f883 1303 	strb.w	r1, [r3, #771]	; 0x303
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  4013aa:	601a      	str	r2, [r3, #0]
	rtt_enable_interrupt(RTT, rttIRQSource);
  4013ac:	f44f 3100 	mov.w	r1, #131072	; 0x20000
  4013b0:	4620      	mov	r0, r4
  4013b2:	4b1b      	ldr	r3, [pc, #108]	; (401420 <main+0xd0>)
  4013b4:	4798      	blx	r3
  4013b6:	e00e      	b.n	4013d6 <main+0x86>
			
			if (descida) {	
				rtt_read_timer_value(RTT);
			}
		
			pmc_sleep(SAM_PM_SMODE_SLEEP_WFI);
  4013b8:	2002      	movs	r0, #2
  4013ba:	4b1a      	ldr	r3, [pc, #104]	; (401424 <main+0xd4>)
  4013bc:	4798      	blx	r3
			if (!pio_get(BUT_PI1,PIO_INPUT, BUT_PI1_IDX_MASK)) {
  4013be:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  4013c2:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  4013c6:	4630      	mov	r0, r6
  4013c8:	47a8      	blx	r5
  4013ca:	2800      	cmp	r0, #0
  4013cc:	d0cd      	beq.n	40136a <main+0x1a>
			if (subida) {
  4013ce:	4b16      	ldr	r3, [pc, #88]	; (401428 <main+0xd8>)
  4013d0:	781b      	ldrb	r3, [r3, #0]
  4013d2:	2b00      	cmp	r3, #0
  4013d4:	d1d7      	bne.n	401386 <main+0x36>
			if (descida) {	
  4013d6:	4b15      	ldr	r3, [pc, #84]	; (40142c <main+0xdc>)
  4013d8:	781b      	ldrb	r3, [r3, #0]
  4013da:	2b00      	cmp	r3, #0
  4013dc:	d0ec      	beq.n	4013b8 <main+0x68>
				rtt_read_timer_value(RTT);
  4013de:	4620      	mov	r0, r4
  4013e0:	4b13      	ldr	r3, [pc, #76]	; (401430 <main+0xe0>)
  4013e2:	4798      	blx	r3
  4013e4:	e7e8      	b.n	4013b8 <main+0x68>
  4013e6:	bf00      	nop
  4013e8:	00400701 	.word	0x00400701
  4013ec:	00400691 	.word	0x00400691
  4013f0:	0040127d 	.word	0x0040127d
  4013f4:	004003e1 	.word	0x004003e1
  4013f8:	400e1400 	.word	0x400e1400
  4013fc:	0040086d 	.word	0x0040086d
  401400:	400e1830 	.word	0x400e1830
  401404:	400e1000 	.word	0x400e1000
  401408:	00400865 	.word	0x00400865
  40140c:	20400001 	.word	0x20400001
  401410:	00400869 	.word	0x00400869
  401414:	004001c1 	.word	0x004001c1
  401418:	004001ad 	.word	0x004001ad
  40141c:	e000e100 	.word	0xe000e100
  401420:	004001ed 	.word	0x004001ed
  401424:	00400d2d 	.word	0x00400d2d
  401428:	204006dd 	.word	0x204006dd
  40142c:	204006dc 	.word	0x204006dc
  401430:	00400201 	.word	0x00400201

00401434 <__libc_init_array>:
  401434:	b570      	push	{r4, r5, r6, lr}
  401436:	4e0f      	ldr	r6, [pc, #60]	; (401474 <__libc_init_array+0x40>)
  401438:	4d0f      	ldr	r5, [pc, #60]	; (401478 <__libc_init_array+0x44>)
  40143a:	1b76      	subs	r6, r6, r5
  40143c:	10b6      	asrs	r6, r6, #2
  40143e:	bf18      	it	ne
  401440:	2400      	movne	r4, #0
  401442:	d005      	beq.n	401450 <__libc_init_array+0x1c>
  401444:	3401      	adds	r4, #1
  401446:	f855 3b04 	ldr.w	r3, [r5], #4
  40144a:	4798      	blx	r3
  40144c:	42a6      	cmp	r6, r4
  40144e:	d1f9      	bne.n	401444 <__libc_init_array+0x10>
  401450:	4e0a      	ldr	r6, [pc, #40]	; (40147c <__libc_init_array+0x48>)
  401452:	4d0b      	ldr	r5, [pc, #44]	; (401480 <__libc_init_array+0x4c>)
  401454:	1b76      	subs	r6, r6, r5
  401456:	f000 f8a7 	bl	4015a8 <_init>
  40145a:	10b6      	asrs	r6, r6, #2
  40145c:	bf18      	it	ne
  40145e:	2400      	movne	r4, #0
  401460:	d006      	beq.n	401470 <__libc_init_array+0x3c>
  401462:	3401      	adds	r4, #1
  401464:	f855 3b04 	ldr.w	r3, [r5], #4
  401468:	4798      	blx	r3
  40146a:	42a6      	cmp	r6, r4
  40146c:	d1f9      	bne.n	401462 <__libc_init_array+0x2e>
  40146e:	bd70      	pop	{r4, r5, r6, pc}
  401470:	bd70      	pop	{r4, r5, r6, pc}
  401472:	bf00      	nop
  401474:	004015b4 	.word	0x004015b4
  401478:	004015b4 	.word	0x004015b4
  40147c:	004015bc 	.word	0x004015bc
  401480:	004015b4 	.word	0x004015b4

00401484 <register_fini>:
  401484:	4b02      	ldr	r3, [pc, #8]	; (401490 <register_fini+0xc>)
  401486:	b113      	cbz	r3, 40148e <register_fini+0xa>
  401488:	4802      	ldr	r0, [pc, #8]	; (401494 <register_fini+0x10>)
  40148a:	f000 b805 	b.w	401498 <atexit>
  40148e:	4770      	bx	lr
  401490:	00000000 	.word	0x00000000
  401494:	004014a5 	.word	0x004014a5

00401498 <atexit>:
  401498:	2300      	movs	r3, #0
  40149a:	4601      	mov	r1, r0
  40149c:	461a      	mov	r2, r3
  40149e:	4618      	mov	r0, r3
  4014a0:	f000 b81e 	b.w	4014e0 <__register_exitproc>

004014a4 <__libc_fini_array>:
  4014a4:	b538      	push	{r3, r4, r5, lr}
  4014a6:	4c0a      	ldr	r4, [pc, #40]	; (4014d0 <__libc_fini_array+0x2c>)
  4014a8:	4d0a      	ldr	r5, [pc, #40]	; (4014d4 <__libc_fini_array+0x30>)
  4014aa:	1b64      	subs	r4, r4, r5
  4014ac:	10a4      	asrs	r4, r4, #2
  4014ae:	d00a      	beq.n	4014c6 <__libc_fini_array+0x22>
  4014b0:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  4014b4:	3b01      	subs	r3, #1
  4014b6:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  4014ba:	3c01      	subs	r4, #1
  4014bc:	f855 3904 	ldr.w	r3, [r5], #-4
  4014c0:	4798      	blx	r3
  4014c2:	2c00      	cmp	r4, #0
  4014c4:	d1f9      	bne.n	4014ba <__libc_fini_array+0x16>
  4014c6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  4014ca:	f000 b877 	b.w	4015bc <_fini>
  4014ce:	bf00      	nop
  4014d0:	004015cc 	.word	0x004015cc
  4014d4:	004015c8 	.word	0x004015c8

004014d8 <__retarget_lock_acquire_recursive>:
  4014d8:	4770      	bx	lr
  4014da:	bf00      	nop

004014dc <__retarget_lock_release_recursive>:
  4014dc:	4770      	bx	lr
  4014de:	bf00      	nop

004014e0 <__register_exitproc>:
  4014e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4014e4:	4d2c      	ldr	r5, [pc, #176]	; (401598 <__register_exitproc+0xb8>)
  4014e6:	4606      	mov	r6, r0
  4014e8:	6828      	ldr	r0, [r5, #0]
  4014ea:	4698      	mov	r8, r3
  4014ec:	460f      	mov	r7, r1
  4014ee:	4691      	mov	r9, r2
  4014f0:	f7ff fff2 	bl	4014d8 <__retarget_lock_acquire_recursive>
  4014f4:	4b29      	ldr	r3, [pc, #164]	; (40159c <__register_exitproc+0xbc>)
  4014f6:	681c      	ldr	r4, [r3, #0]
  4014f8:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  4014fc:	2b00      	cmp	r3, #0
  4014fe:	d03e      	beq.n	40157e <__register_exitproc+0x9e>
  401500:	685a      	ldr	r2, [r3, #4]
  401502:	2a1f      	cmp	r2, #31
  401504:	dc1c      	bgt.n	401540 <__register_exitproc+0x60>
  401506:	f102 0e01 	add.w	lr, r2, #1
  40150a:	b176      	cbz	r6, 40152a <__register_exitproc+0x4a>
  40150c:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  401510:	2401      	movs	r4, #1
  401512:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  401516:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  40151a:	4094      	lsls	r4, r2
  40151c:	4320      	orrs	r0, r4
  40151e:	2e02      	cmp	r6, #2
  401520:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  401524:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  401528:	d023      	beq.n	401572 <__register_exitproc+0x92>
  40152a:	3202      	adds	r2, #2
  40152c:	f8c3 e004 	str.w	lr, [r3, #4]
  401530:	6828      	ldr	r0, [r5, #0]
  401532:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  401536:	f7ff ffd1 	bl	4014dc <__retarget_lock_release_recursive>
  40153a:	2000      	movs	r0, #0
  40153c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  401540:	4b17      	ldr	r3, [pc, #92]	; (4015a0 <__register_exitproc+0xc0>)
  401542:	b30b      	cbz	r3, 401588 <__register_exitproc+0xa8>
  401544:	f44f 70c8 	mov.w	r0, #400	; 0x190
  401548:	f3af 8000 	nop.w
  40154c:	4603      	mov	r3, r0
  40154e:	b1d8      	cbz	r0, 401588 <__register_exitproc+0xa8>
  401550:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  401554:	6002      	str	r2, [r0, #0]
  401556:	2100      	movs	r1, #0
  401558:	6041      	str	r1, [r0, #4]
  40155a:	460a      	mov	r2, r1
  40155c:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  401560:	f04f 0e01 	mov.w	lr, #1
  401564:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  401568:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  40156c:	2e00      	cmp	r6, #0
  40156e:	d0dc      	beq.n	40152a <__register_exitproc+0x4a>
  401570:	e7cc      	b.n	40150c <__register_exitproc+0x2c>
  401572:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  401576:	430c      	orrs	r4, r1
  401578:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  40157c:	e7d5      	b.n	40152a <__register_exitproc+0x4a>
  40157e:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  401582:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  401586:	e7bb      	b.n	401500 <__register_exitproc+0x20>
  401588:	6828      	ldr	r0, [r5, #0]
  40158a:	f7ff ffa7 	bl	4014dc <__retarget_lock_release_recursive>
  40158e:	f04f 30ff 	mov.w	r0, #4294967295
  401592:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  401596:	bf00      	nop
  401598:	20400438 	.word	0x20400438
  40159c:	004015a4 	.word	0x004015a4
  4015a0:	00000000 	.word	0x00000000

004015a4 <_global_impure_ptr>:
  4015a4:	20400010                                ..@ 

004015a8 <_init>:
  4015a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4015aa:	bf00      	nop
  4015ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4015ae:	bc08      	pop	{r3}
  4015b0:	469e      	mov	lr, r3
  4015b2:	4770      	bx	lr

004015b4 <__init_array_start>:
  4015b4:	00401485 	.word	0x00401485

004015b8 <__frame_dummy_init_array_entry>:
  4015b8:	00400165                                e.@.

004015bc <_fini>:
  4015bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4015be:	bf00      	nop
  4015c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4015c2:	bc08      	pop	{r3}
  4015c4:	469e      	mov	lr, r3
  4015c6:	4770      	bx	lr

004015c8 <__fini_array_start>:
  4015c8:	00400141 	.word	0x00400141

Disassembly of section .relocate:

20400000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20400000:	f3bf 8f5f 	dmb	sy
20400004:	3801      	subs	r0, #1
20400006:	d1fb      	bne.n	20400000 <portable_delay_cycles>
20400008:	4770      	bx	lr

2040000a <g_interrupt_enabled>:
2040000a:	0001                                        ..

2040000c <SystemCoreClock>:
2040000c:	0900 003d                                   ..=.

20400010 <impure_data>:
20400010:	0000 0000 02fc 2040 0364 2040 03cc 2040     ......@ d.@ ..@ 
	...
204000b8:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
204000c8:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20400438 <__atexit_recursive_mutex>:
20400438:	06e0 2040                                   ..@ 
