// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design implementation internals
// See Vtop.h for the primary calling header

#include "verilated.h"
#include "verilated_dpi.h"

#include "Vtop__Syms.h"
#include "Vtop__Syms.h"
#include "Vtop___024root.h"

VL_INLINE_OPT void Vtop___024root___ico_sequent__TOP__1(Vtop___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vtop__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop___024root___ico_sequent__TOP__1\n"); );
    // Body
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__inference_prob[0U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__statedisc__BRA__0__KET____DOT__state_disc.inference_prob;
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__nn_idle[0U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__statedisc__BRA__0__KET____DOT__state_disc.idle;
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__inference_state[0U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__statedisc__BRA__0__KET____DOT__state_disc.inference_state;
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__nn_ready[0U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__statedisc__BRA__0__KET____DOT__state_disc.ready;
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__nn_done[0U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__statedisc__BRA__0__KET____DOT__state_disc.done_trigger;
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__inference_prob[1U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__statedisc__BRA__1__KET____DOT__state_disc.inference_prob;
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__nn_idle[1U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__statedisc__BRA__1__KET____DOT__state_disc.idle;
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__inference_state[1U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__statedisc__BRA__1__KET____DOT__state_disc.inference_state;
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__nn_ready[1U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__statedisc__BRA__1__KET____DOT__state_disc.ready;
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__nn_done[1U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__statedisc__BRA__1__KET____DOT__state_disc.done_trigger;
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__inference_prob[2U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__statedisc__BRA__2__KET____DOT__state_disc.inference_prob;
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__nn_idle[2U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__statedisc__BRA__2__KET____DOT__state_disc.idle;
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__inference_state[2U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__statedisc__BRA__2__KET____DOT__state_disc.inference_state;
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__nn_ready[2U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__statedisc__BRA__2__KET____DOT__state_disc.ready;
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__nn_done[2U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__statedisc__BRA__2__KET____DOT__state_disc.done_trigger;
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__inference_prob[3U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__statedisc__BRA__3__KET____DOT__state_disc.inference_prob;
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__nn_idle[3U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__statedisc__BRA__3__KET____DOT__state_disc.idle;
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__inference_state[3U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__statedisc__BRA__3__KET____DOT__state_disc.inference_state;
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__nn_ready[3U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__statedisc__BRA__3__KET____DOT__state_disc.ready;
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__nn_done[3U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__statedisc__BRA__3__KET____DOT__state_disc.done_trigger;
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__inference_prob[4U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__statedisc__BRA__4__KET____DOT__state_disc.inference_prob;
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__nn_idle[4U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__statedisc__BRA__4__KET____DOT__state_disc.idle;
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__inference_state[4U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__statedisc__BRA__4__KET____DOT__state_disc.inference_state;
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__nn_ready[4U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__statedisc__BRA__4__KET____DOT__state_disc.ready;
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__nn_done[4U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__statedisc__BRA__4__KET____DOT__state_disc.done_trigger;
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__inference_prob[5U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__statedisc__BRA__5__KET____DOT__state_disc.inference_prob;
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__nn_idle[5U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__statedisc__BRA__5__KET____DOT__state_disc.idle;
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__inference_state[5U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__statedisc__BRA__5__KET____DOT__state_disc.inference_state;
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__nn_ready[5U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__statedisc__BRA__5__KET____DOT__state_disc.ready;
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__nn_done[5U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__statedisc__BRA__5__KET____DOT__state_disc.done_trigger;
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__inference_prob[6U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__statedisc__BRA__6__KET____DOT__state_disc.inference_prob;
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__nn_idle[6U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__statedisc__BRA__6__KET____DOT__state_disc.idle;
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__inference_state[6U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__statedisc__BRA__6__KET____DOT__state_disc.inference_state;
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__nn_ready[6U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__statedisc__BRA__6__KET____DOT__state_disc.ready;
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__nn_done[6U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__statedisc__BRA__6__KET____DOT__state_disc.done_trigger;
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__inference_prob[7U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__statedisc__BRA__7__KET____DOT__state_disc.inference_prob;
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__nn_idle[7U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__statedisc__BRA__7__KET____DOT__state_disc.idle;
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__inference_state[7U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__statedisc__BRA__7__KET____DOT__state_disc.inference_state;
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__nn_ready[7U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__statedisc__BRA__7__KET____DOT__state_disc.ready;
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__nn_done[7U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__statedisc__BRA__7__KET____DOT__state_disc.done_trigger;
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.addr_command[0U] 
        = (0x7ffU & (IData)(vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__proc_core.cmd_read_addr));
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.addr_command[1U] 
        = (0x7ffU & (IData)(vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__proc_core.cmd_read_addr));
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.addr_command[2U] 
        = (0x7ffU & (IData)(vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__proc_core.cmd_read_addr));
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.addr_command[3U] 
        = (0x7ffU & (IData)(vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__3__KET____DOT__proc_core.cmd_read_addr));
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.addr_command[4U] 
        = (0x7ffU & (IData)(vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__4__KET____DOT__proc_core.cmd_read_addr));
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.addr_command[5U] 
        = (0x7ffU & (IData)(vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__5__KET____DOT__proc_core.cmd_read_addr));
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.addr_command[6U] 
        = (0x7ffU & (IData)(vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__6__KET____DOT__proc_core.cmd_read_addr));
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__nobusy 
        = (((IData)(vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__7__KET____DOT__proc_core.nobusy_mon) 
            << 7U) | (((IData)(vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__6__KET____DOT__proc_core.nobusy_mon) 
                       << 6U) | (((IData)(vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__5__KET____DOT__proc_core.nobusy_mon) 
                                  << 5U) | (((IData)(vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__4__KET____DOT__proc_core.nobusy_mon) 
                                             << 4U) 
                                            | (((IData)(vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__3__KET____DOT__proc_core.nobusy_mon) 
                                                << 3U) 
                                               | (((IData)(vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__proc_core.nobusy_mon) 
                                                   << 2U) 
                                                  | (((IData)(vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__proc_core.nobusy_mon) 
                                                      << 1U) 
                                                     | (IData)(vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__proc_core.nobusy_mon))))))));
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.addr_command[7U] 
        = (0x7ffU & (IData)(vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__7__KET____DOT__proc_core.cmd_read_addr));
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__stbprocend 
        = (((IData)(vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__7__KET____DOT__proc_core.stbend) 
            << 7U) | (((IData)(vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__6__KET____DOT__proc_core.stbend) 
                       << 6U) | (((IData)(vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__5__KET____DOT__proc_core.stbend) 
                                  << 5U) | (((IData)(vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__4__KET____DOT__proc_core.stbend) 
                                             << 4U) 
                                            | (((IData)(vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__3__KET____DOT__proc_core.stbend) 
                                                << 3U) 
                                               | (((IData)(vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__proc_core.stbend) 
                                                   << 2U) 
                                                  | (((IData)(vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__proc_core.stbend) 
                                                      << 1U) 
                                                     | (IData)(vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__proc_core.stbend))))))));
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__procdone 
        = (((IData)(vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__7__KET____DOT__proc_core.procdone_mon) 
            << 7U) | (((IData)(vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__6__KET____DOT__proc_core.procdone_mon) 
                       << 6U) | (((IData)(vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__5__KET____DOT__proc_core.procdone_mon) 
                                  << 5U) | (((IData)(vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__4__KET____DOT__proc_core.procdone_mon) 
                                             << 4U) 
                                            | (((IData)(vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__3__KET____DOT__proc_core.procdone_mon) 
                                                << 3U) 
                                               | (((IData)(vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__proc_core.procdone_mon) 
                                                   << 2U) 
                                                  | (((IData)(vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__proc_core.procdone_mon) 
                                                      << 1U) 
                                                     | (IData)(vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__proc_core.procdone_mon))))))));
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.addr_rdlofreq[0U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__rdloelemconn.freqaddr;
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.addr_rdloenv[0U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__rdloelemconn.envaddr;
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__acqpztif__BRA__0__KET__.chan[3U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdloelem__BRA__0__KET__.multiy;
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__acqpztif__BRA__1__KET__.chan[3U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdloelem__BRA__0__KET__.multiy;
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__acqpztif__BRA__0__KET__.chan[2U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdloelem__BRA__0__KET__.multix;
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__acqpztif__BRA__1__KET__.chan[2U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdloelem__BRA__0__KET__.multix;
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.addr_rdlofreq[1U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__rdloelemconn.freqaddr;
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.addr_rdloenv[1U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__rdloelemconn.envaddr;
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__acqpztif__BRA__0__KET__.chan[5U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdloelem__BRA__1__KET__.multiy;
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__acqpztif__BRA__1__KET__.chan[5U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdloelem__BRA__1__KET__.multiy;
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__acqpztif__BRA__0__KET__.chan[4U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdloelem__BRA__1__KET__.multix;
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__acqpztif__BRA__1__KET__.chan[4U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdloelem__BRA__1__KET__.multix;
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.addr_rdlofreq[2U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__rdloelemconn.freqaddr;
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.addr_rdloenv[2U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__rdloelemconn.envaddr;
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__acqpztif__BRA__0__KET__.chan[7U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdloelem__BRA__2__KET__.multiy;
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__acqpztif__BRA__1__KET__.chan[7U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdloelem__BRA__2__KET__.multiy;
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__acqpztif__BRA__0__KET__.chan[6U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdloelem__BRA__2__KET__.multix;
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__acqpztif__BRA__1__KET__.chan[6U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdloelem__BRA__2__KET__.multix;
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.addr_rdlofreq[3U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__3__KET____DOT__rdloelemconn.freqaddr;
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.addr_rdloenv[3U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__3__KET____DOT__rdloelemconn.envaddr;
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.addr_rdlofreq[4U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__4__KET____DOT__rdloelemconn.freqaddr;
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.addr_rdloenv[4U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__4__KET____DOT__rdloelemconn.envaddr;
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.addr_rdlofreq[5U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__5__KET____DOT__rdloelemconn.freqaddr;
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.addr_rdloenv[5U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__5__KET____DOT__rdloelemconn.envaddr;
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.addr_rdlofreq[6U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__6__KET____DOT__rdloelemconn.freqaddr;
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.addr_rdloenv[6U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__6__KET____DOT__rdloelemconn.envaddr;
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.addr_rdlofreq[7U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__7__KET____DOT__rdloelemconn.freqaddr;
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.addr_rdloenv[7U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__7__KET____DOT__rdloelemconn.envaddr;
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__accvalid 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1.stbout;
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__data_accbuf[0U] 
        = ((0xffffffffULL & vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__data_accbuf
            [0U]) | ((QData)((IData)(vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1.accx)) 
                     << 0x20U));
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__data_accbuf[0U] 
        = ((0xffffffff00000000ULL & vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__data_accbuf
            [0U]) | (IData)((IData)(vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1.accy)));
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__accvalid 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1.stbout;
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__data_accbuf[1U] 
        = ((0xffffffffULL & vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__data_accbuf
            [1U]) | ((QData)((IData)(vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1.accx)) 
                     << 0x20U));
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__data_accbuf[1U] 
        = ((0xffffffff00000000ULL & vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__data_accbuf
            [1U]) | (IData)((IData)(vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1.accy)));
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__accvalid 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1.stbout;
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__data_accbuf[2U] 
        = ((0xffffffffULL & vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__data_accbuf
            [2U]) | ((QData)((IData)(vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1.accx)) 
                     << 0x20U));
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__data_accbuf[2U] 
        = ((0xffffffff00000000ULL & vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__data_accbuf
            [2U]) | (IData)((IData)(vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1.accy)));
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__3__KET____DOT__accvalid 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__3__KET____DOT__genblk1__DOT__rdlo0mixacc1.stbout;
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__data_accbuf[3U] 
        = ((0xffffffffULL & vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__data_accbuf
            [3U]) | ((QData)((IData)(vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__3__KET____DOT__genblk1__DOT__rdlo0mixacc1.accx)) 
                     << 0x20U));
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__data_accbuf[3U] 
        = ((0xffffffff00000000ULL & vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__data_accbuf
            [3U]) | (IData)((IData)(vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__3__KET____DOT__genblk1__DOT__rdlo0mixacc1.accy)));
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__4__KET____DOT__accvalid 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__4__KET____DOT__genblk1__DOT__rdlo0mixacc1.stbout;
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__data_accbuf[4U] 
        = ((0xffffffffULL & vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__data_accbuf
            [4U]) | ((QData)((IData)(vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__4__KET____DOT__genblk1__DOT__rdlo0mixacc1.accx)) 
                     << 0x20U));
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__data_accbuf[4U] 
        = ((0xffffffff00000000ULL & vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__data_accbuf
            [4U]) | (IData)((IData)(vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__4__KET____DOT__genblk1__DOT__rdlo0mixacc1.accy)));
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__5__KET____DOT__accvalid 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__5__KET____DOT__genblk1__DOT__rdlo0mixacc1.stbout;
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__data_accbuf[5U] 
        = ((0xffffffffULL & vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__data_accbuf
            [5U]) | ((QData)((IData)(vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__5__KET____DOT__genblk1__DOT__rdlo0mixacc1.accx)) 
                     << 0x20U));
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__data_accbuf[5U] 
        = ((0xffffffff00000000ULL & vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__data_accbuf
            [5U]) | (IData)((IData)(vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__5__KET____DOT__genblk1__DOT__rdlo0mixacc1.accy)));
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__6__KET____DOT__accvalid 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__6__KET____DOT__genblk1__DOT__rdlo0mixacc1.stbout;
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__data_accbuf[6U] 
        = ((0xffffffffULL & vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__data_accbuf
            [6U]) | ((QData)((IData)(vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__6__KET____DOT__genblk1__DOT__rdlo0mixacc1.accx)) 
                     << 0x20U));
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__data_accbuf[6U] 
        = ((0xffffffff00000000ULL & vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__data_accbuf
            [6U]) | (IData)((IData)(vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__6__KET____DOT__genblk1__DOT__rdlo0mixacc1.accy)));
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__7__KET____DOT__accvalid 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__7__KET____DOT__genblk1__DOT__rdlo0mixacc1.stbout;
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__data_accbuf[7U] 
        = ((0xffffffffULL & vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__data_accbuf
            [7U]) | ((QData)((IData)(vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__7__KET____DOT__genblk1__DOT__rdlo0mixacc1.accx)) 
                     << 0x20U));
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__data_accbuf[7U] 
        = ((0xffffffff00000000ULL & vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__data_accbuf
            [7U]) | (IData)((IData)(vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__7__KET____DOT__genblk1__DOT__rdlo0mixacc1.accy)));
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__0__KET__.valid 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__qdrvelemconn__DOT__ammod.gateout;
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__0__KET__.multiy[0U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__qdrvelemconn__DOT__ammod.multiy16x16[0U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__0__KET__.multiy[1U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__qdrvelemconn__DOT__ammod.multiy16x16[1U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__0__KET__.multiy[2U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__qdrvelemconn__DOT__ammod.multiy16x16[2U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__0__KET__.multiy[3U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__qdrvelemconn__DOT__ammod.multiy16x16[3U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__0__KET__.multiy[4U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__qdrvelemconn__DOT__ammod.multiy16x16[4U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__0__KET__.multiy[5U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__qdrvelemconn__DOT__ammod.multiy16x16[5U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__0__KET__.multiy[6U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__qdrvelemconn__DOT__ammod.multiy16x16[6U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__0__KET__.multiy[7U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__qdrvelemconn__DOT__ammod.multiy16x16[7U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__0__KET__.multix[0U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__qdrvelemconn__DOT__ammod.multix16x16[0U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__0__KET__.multix[1U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__qdrvelemconn__DOT__ammod.multix16x16[1U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__0__KET__.multix[2U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__qdrvelemconn__DOT__ammod.multix16x16[2U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__0__KET__.multix[3U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__qdrvelemconn__DOT__ammod.multix16x16[3U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__0__KET__.multix[4U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__qdrvelemconn__DOT__ammod.multix16x16[4U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__0__KET__.multix[5U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__qdrvelemconn__DOT__ammod.multix16x16[5U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__0__KET__.multix[6U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__qdrvelemconn__DOT__ammod.multix16x16[6U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__0__KET__.multix[7U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__qdrvelemconn__DOT__ammod.multix16x16[7U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__0__KET__.valid 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__rdrvelemconn__DOT__ammod.gateout;
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__0__KET__.multix[0U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__rdrvelemconn__DOT__ammod.multix16x16[0U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__0__KET__.multix[1U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__rdrvelemconn__DOT__ammod.multix16x16[1U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__0__KET__.multix[2U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__rdrvelemconn__DOT__ammod.multix16x16[2U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__0__KET__.multix[3U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__rdrvelemconn__DOT__ammod.multix16x16[3U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__0__KET__.multix[4U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__rdrvelemconn__DOT__ammod.multix16x16[4U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__0__KET__.multix[5U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__rdrvelemconn__DOT__ammod.multix16x16[5U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__0__KET__.multix[6U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__rdrvelemconn__DOT__ammod.multix16x16[6U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__0__KET__.multix[7U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__rdrvelemconn__DOT__ammod.multix16x16[7U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__0__KET__.multiy[0U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__rdrvelemconn__DOT__ammod.multiy16x16[0U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__0__KET__.multiy[1U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__rdrvelemconn__DOT__ammod.multiy16x16[1U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__0__KET__.multiy[2U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__rdrvelemconn__DOT__ammod.multiy16x16[2U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__0__KET__.multiy[3U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__rdrvelemconn__DOT__ammod.multiy16x16[3U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__0__KET__.multiy[4U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__rdrvelemconn__DOT__ammod.multiy16x16[4U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__0__KET__.multiy[5U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__rdrvelemconn__DOT__ammod.multiy16x16[5U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__0__KET__.multiy[6U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__rdrvelemconn__DOT__ammod.multiy16x16[6U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__0__KET__.multiy[7U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__rdrvelemconn__DOT__ammod.multiy16x16[7U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__1__KET__.valid 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__qdrvelemconn__DOT__ammod.gateout;
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__1__KET__.multiy[0U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__qdrvelemconn__DOT__ammod.multiy16x16[0U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__1__KET__.multiy[1U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__qdrvelemconn__DOT__ammod.multiy16x16[1U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__1__KET__.multiy[2U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__qdrvelemconn__DOT__ammod.multiy16x16[2U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__1__KET__.multiy[3U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__qdrvelemconn__DOT__ammod.multiy16x16[3U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__1__KET__.multiy[4U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__qdrvelemconn__DOT__ammod.multiy16x16[4U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__1__KET__.multiy[5U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__qdrvelemconn__DOT__ammod.multiy16x16[5U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__1__KET__.multiy[6U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__qdrvelemconn__DOT__ammod.multiy16x16[6U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__1__KET__.multiy[7U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__qdrvelemconn__DOT__ammod.multiy16x16[7U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__1__KET__.multix[0U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__qdrvelemconn__DOT__ammod.multix16x16[0U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__1__KET__.multix[1U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__qdrvelemconn__DOT__ammod.multix16x16[1U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__1__KET__.multix[2U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__qdrvelemconn__DOT__ammod.multix16x16[2U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__1__KET__.multix[3U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__qdrvelemconn__DOT__ammod.multix16x16[3U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__1__KET__.multix[4U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__qdrvelemconn__DOT__ammod.multix16x16[4U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__1__KET__.multix[5U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__qdrvelemconn__DOT__ammod.multix16x16[5U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__1__KET__.multix[6U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__qdrvelemconn__DOT__ammod.multix16x16[6U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__1__KET__.multix[7U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__qdrvelemconn__DOT__ammod.multix16x16[7U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__1__KET__.valid 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__rdrvelemconn__DOT__ammod.gateout;
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__1__KET__.multix[0U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__rdrvelemconn__DOT__ammod.multix16x16[0U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__1__KET__.multix[1U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__rdrvelemconn__DOT__ammod.multix16x16[1U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__1__KET__.multix[2U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__rdrvelemconn__DOT__ammod.multix16x16[2U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__1__KET__.multix[3U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__rdrvelemconn__DOT__ammod.multix16x16[3U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__1__KET__.multix[4U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__rdrvelemconn__DOT__ammod.multix16x16[4U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__1__KET__.multix[5U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__rdrvelemconn__DOT__ammod.multix16x16[5U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__1__KET__.multix[6U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__rdrvelemconn__DOT__ammod.multix16x16[6U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__1__KET__.multix[7U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__rdrvelemconn__DOT__ammod.multix16x16[7U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__1__KET__.multiy[0U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__rdrvelemconn__DOT__ammod.multiy16x16[0U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__1__KET__.multiy[1U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__rdrvelemconn__DOT__ammod.multiy16x16[1U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__1__KET__.multiy[2U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__rdrvelemconn__DOT__ammod.multiy16x16[2U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__1__KET__.multiy[3U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__rdrvelemconn__DOT__ammod.multiy16x16[3U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__1__KET__.multiy[4U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__rdrvelemconn__DOT__ammod.multiy16x16[4U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__1__KET__.multiy[5U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__rdrvelemconn__DOT__ammod.multiy16x16[5U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__1__KET__.multiy[6U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__rdrvelemconn__DOT__ammod.multiy16x16[6U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__1__KET__.multiy[7U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__rdrvelemconn__DOT__ammod.multiy16x16[7U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__2__KET__.valid 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__qdrvelemconn__DOT__ammod.gateout;
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__2__KET__.multiy[0U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__qdrvelemconn__DOT__ammod.multiy16x16[0U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__2__KET__.multiy[1U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__qdrvelemconn__DOT__ammod.multiy16x16[1U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__2__KET__.multiy[2U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__qdrvelemconn__DOT__ammod.multiy16x16[2U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__2__KET__.multiy[3U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__qdrvelemconn__DOT__ammod.multiy16x16[3U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__2__KET__.multiy[4U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__qdrvelemconn__DOT__ammod.multiy16x16[4U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__2__KET__.multiy[5U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__qdrvelemconn__DOT__ammod.multiy16x16[5U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__2__KET__.multiy[6U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__qdrvelemconn__DOT__ammod.multiy16x16[6U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__2__KET__.multiy[7U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__qdrvelemconn__DOT__ammod.multiy16x16[7U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__2__KET__.multix[0U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__qdrvelemconn__DOT__ammod.multix16x16[0U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__2__KET__.multix[1U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__qdrvelemconn__DOT__ammod.multix16x16[1U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__2__KET__.multix[2U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__qdrvelemconn__DOT__ammod.multix16x16[2U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__2__KET__.multix[3U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__qdrvelemconn__DOT__ammod.multix16x16[3U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__2__KET__.multix[4U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__qdrvelemconn__DOT__ammod.multix16x16[4U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__2__KET__.multix[5U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__qdrvelemconn__DOT__ammod.multix16x16[5U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__2__KET__.multix[6U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__qdrvelemconn__DOT__ammod.multix16x16[6U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__2__KET__.multix[7U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__qdrvelemconn__DOT__ammod.multix16x16[7U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__2__KET__.valid 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__rdrvelemconn__DOT__ammod.gateout;
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__2__KET__.multix[0U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__rdrvelemconn__DOT__ammod.multix16x16[0U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__2__KET__.multix[1U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__rdrvelemconn__DOT__ammod.multix16x16[1U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__2__KET__.multix[2U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__rdrvelemconn__DOT__ammod.multix16x16[2U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__2__KET__.multix[3U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__rdrvelemconn__DOT__ammod.multix16x16[3U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__2__KET__.multix[4U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__rdrvelemconn__DOT__ammod.multix16x16[4U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__2__KET__.multix[5U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__rdrvelemconn__DOT__ammod.multix16x16[5U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__2__KET__.multix[6U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__rdrvelemconn__DOT__ammod.multix16x16[6U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__2__KET__.multix[7U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__rdrvelemconn__DOT__ammod.multix16x16[7U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__2__KET__.multiy[0U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__rdrvelemconn__DOT__ammod.multiy16x16[0U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__2__KET__.multiy[1U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__rdrvelemconn__DOT__ammod.multiy16x16[1U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__2__KET__.multiy[2U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__rdrvelemconn__DOT__ammod.multiy16x16[2U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__2__KET__.multiy[3U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__rdrvelemconn__DOT__ammod.multiy16x16[3U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__2__KET__.multiy[4U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__rdrvelemconn__DOT__ammod.multiy16x16[4U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__2__KET__.multiy[5U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__rdrvelemconn__DOT__ammod.multiy16x16[5U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__2__KET__.multiy[6U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__rdrvelemconn__DOT__ammod.multiy16x16[6U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__2__KET__.multiy[7U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__rdrvelemconn__DOT__ammod.multiy16x16[7U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__3__KET__.valid 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__3__KET____DOT__qdrvelemconn__DOT__ammod.gateout;
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__3__KET__.multiy[0U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__3__KET____DOT__qdrvelemconn__DOT__ammod.multiy16x16[0U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__3__KET__.multiy[1U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__3__KET____DOT__qdrvelemconn__DOT__ammod.multiy16x16[1U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__3__KET__.multiy[2U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__3__KET____DOT__qdrvelemconn__DOT__ammod.multiy16x16[2U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__3__KET__.multiy[3U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__3__KET____DOT__qdrvelemconn__DOT__ammod.multiy16x16[3U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__3__KET__.multiy[4U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__3__KET____DOT__qdrvelemconn__DOT__ammod.multiy16x16[4U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__3__KET__.multiy[5U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__3__KET____DOT__qdrvelemconn__DOT__ammod.multiy16x16[5U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__3__KET__.multiy[6U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__3__KET____DOT__qdrvelemconn__DOT__ammod.multiy16x16[6U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__3__KET__.multiy[7U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__3__KET____DOT__qdrvelemconn__DOT__ammod.multiy16x16[7U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__3__KET__.multix[0U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__3__KET____DOT__qdrvelemconn__DOT__ammod.multix16x16[0U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__3__KET__.multix[1U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__3__KET____DOT__qdrvelemconn__DOT__ammod.multix16x16[1U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__3__KET__.multix[2U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__3__KET____DOT__qdrvelemconn__DOT__ammod.multix16x16[2U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__3__KET__.multix[3U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__3__KET____DOT__qdrvelemconn__DOT__ammod.multix16x16[3U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__3__KET__.multix[4U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__3__KET____DOT__qdrvelemconn__DOT__ammod.multix16x16[4U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__3__KET__.multix[5U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__3__KET____DOT__qdrvelemconn__DOT__ammod.multix16x16[5U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__3__KET__.multix[6U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__3__KET____DOT__qdrvelemconn__DOT__ammod.multix16x16[6U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__3__KET__.multix[7U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__3__KET____DOT__qdrvelemconn__DOT__ammod.multix16x16[7U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__3__KET__.valid 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__3__KET____DOT__rdrvelemconn__DOT__ammod.gateout;
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__3__KET__.multix[0U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__3__KET____DOT__rdrvelemconn__DOT__ammod.multix16x16[0U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__3__KET__.multix[1U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__3__KET____DOT__rdrvelemconn__DOT__ammod.multix16x16[1U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__3__KET__.multix[2U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__3__KET____DOT__rdrvelemconn__DOT__ammod.multix16x16[2U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__3__KET__.multix[3U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__3__KET____DOT__rdrvelemconn__DOT__ammod.multix16x16[3U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__3__KET__.multix[4U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__3__KET____DOT__rdrvelemconn__DOT__ammod.multix16x16[4U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__3__KET__.multix[5U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__3__KET____DOT__rdrvelemconn__DOT__ammod.multix16x16[5U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__3__KET__.multix[6U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__3__KET____DOT__rdrvelemconn__DOT__ammod.multix16x16[6U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__3__KET__.multix[7U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__3__KET____DOT__rdrvelemconn__DOT__ammod.multix16x16[7U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__3__KET__.multiy[0U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__3__KET____DOT__rdrvelemconn__DOT__ammod.multiy16x16[0U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__3__KET__.multiy[1U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__3__KET____DOT__rdrvelemconn__DOT__ammod.multiy16x16[1U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__3__KET__.multiy[2U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__3__KET____DOT__rdrvelemconn__DOT__ammod.multiy16x16[2U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__3__KET__.multiy[3U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__3__KET____DOT__rdrvelemconn__DOT__ammod.multiy16x16[3U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__3__KET__.multiy[4U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__3__KET____DOT__rdrvelemconn__DOT__ammod.multiy16x16[4U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__3__KET__.multiy[5U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__3__KET____DOT__rdrvelemconn__DOT__ammod.multiy16x16[5U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__3__KET__.multiy[6U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__3__KET____DOT__rdrvelemconn__DOT__ammod.multiy16x16[6U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__3__KET__.multiy[7U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__3__KET____DOT__rdrvelemconn__DOT__ammod.multiy16x16[7U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__4__KET__.valid 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__4__KET____DOT__qdrvelemconn__DOT__ammod.gateout;
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__4__KET__.multiy[0U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__4__KET____DOT__qdrvelemconn__DOT__ammod.multiy16x16[0U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__4__KET__.multiy[1U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__4__KET____DOT__qdrvelemconn__DOT__ammod.multiy16x16[1U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__4__KET__.multiy[2U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__4__KET____DOT__qdrvelemconn__DOT__ammod.multiy16x16[2U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__4__KET__.multiy[3U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__4__KET____DOT__qdrvelemconn__DOT__ammod.multiy16x16[3U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__4__KET__.multiy[4U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__4__KET____DOT__qdrvelemconn__DOT__ammod.multiy16x16[4U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__4__KET__.multiy[5U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__4__KET____DOT__qdrvelemconn__DOT__ammod.multiy16x16[5U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__4__KET__.multiy[6U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__4__KET____DOT__qdrvelemconn__DOT__ammod.multiy16x16[6U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__4__KET__.multiy[7U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__4__KET____DOT__qdrvelemconn__DOT__ammod.multiy16x16[7U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__4__KET__.multix[0U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__4__KET____DOT__qdrvelemconn__DOT__ammod.multix16x16[0U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__4__KET__.multix[1U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__4__KET____DOT__qdrvelemconn__DOT__ammod.multix16x16[1U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__4__KET__.multix[2U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__4__KET____DOT__qdrvelemconn__DOT__ammod.multix16x16[2U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__4__KET__.multix[3U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__4__KET____DOT__qdrvelemconn__DOT__ammod.multix16x16[3U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__4__KET__.multix[4U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__4__KET____DOT__qdrvelemconn__DOT__ammod.multix16x16[4U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__4__KET__.multix[5U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__4__KET____DOT__qdrvelemconn__DOT__ammod.multix16x16[5U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__4__KET__.multix[6U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__4__KET____DOT__qdrvelemconn__DOT__ammod.multix16x16[6U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__4__KET__.multix[7U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__4__KET____DOT__qdrvelemconn__DOT__ammod.multix16x16[7U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__4__KET__.valid 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__4__KET____DOT__rdrvelemconn__DOT__ammod.gateout;
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__4__KET__.multix[0U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__4__KET____DOT__rdrvelemconn__DOT__ammod.multix16x16[0U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__4__KET__.multix[1U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__4__KET____DOT__rdrvelemconn__DOT__ammod.multix16x16[1U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__4__KET__.multix[2U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__4__KET____DOT__rdrvelemconn__DOT__ammod.multix16x16[2U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__4__KET__.multix[3U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__4__KET____DOT__rdrvelemconn__DOT__ammod.multix16x16[3U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__4__KET__.multix[4U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__4__KET____DOT__rdrvelemconn__DOT__ammod.multix16x16[4U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__4__KET__.multix[5U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__4__KET____DOT__rdrvelemconn__DOT__ammod.multix16x16[5U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__4__KET__.multix[6U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__4__KET____DOT__rdrvelemconn__DOT__ammod.multix16x16[6U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__4__KET__.multix[7U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__4__KET____DOT__rdrvelemconn__DOT__ammod.multix16x16[7U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__4__KET__.multiy[0U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__4__KET____DOT__rdrvelemconn__DOT__ammod.multiy16x16[0U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__4__KET__.multiy[1U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__4__KET____DOT__rdrvelemconn__DOT__ammod.multiy16x16[1U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__4__KET__.multiy[2U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__4__KET____DOT__rdrvelemconn__DOT__ammod.multiy16x16[2U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__4__KET__.multiy[3U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__4__KET____DOT__rdrvelemconn__DOT__ammod.multiy16x16[3U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__4__KET__.multiy[4U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__4__KET____DOT__rdrvelemconn__DOT__ammod.multiy16x16[4U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__4__KET__.multiy[5U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__4__KET____DOT__rdrvelemconn__DOT__ammod.multiy16x16[5U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__4__KET__.multiy[6U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__4__KET____DOT__rdrvelemconn__DOT__ammod.multiy16x16[6U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__4__KET__.multiy[7U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__4__KET____DOT__rdrvelemconn__DOT__ammod.multiy16x16[7U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__5__KET__.valid 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__5__KET____DOT__qdrvelemconn__DOT__ammod.gateout;
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__5__KET__.multiy[0U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__5__KET____DOT__qdrvelemconn__DOT__ammod.multiy16x16[0U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__5__KET__.multiy[1U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__5__KET____DOT__qdrvelemconn__DOT__ammod.multiy16x16[1U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__5__KET__.multiy[2U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__5__KET____DOT__qdrvelemconn__DOT__ammod.multiy16x16[2U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__5__KET__.multiy[3U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__5__KET____DOT__qdrvelemconn__DOT__ammod.multiy16x16[3U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__5__KET__.multiy[4U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__5__KET____DOT__qdrvelemconn__DOT__ammod.multiy16x16[4U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__5__KET__.multiy[5U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__5__KET____DOT__qdrvelemconn__DOT__ammod.multiy16x16[5U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__5__KET__.multiy[6U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__5__KET____DOT__qdrvelemconn__DOT__ammod.multiy16x16[6U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__5__KET__.multiy[7U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__5__KET____DOT__qdrvelemconn__DOT__ammod.multiy16x16[7U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__5__KET__.multix[0U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__5__KET____DOT__qdrvelemconn__DOT__ammod.multix16x16[0U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__5__KET__.multix[1U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__5__KET____DOT__qdrvelemconn__DOT__ammod.multix16x16[1U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__5__KET__.multix[2U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__5__KET____DOT__qdrvelemconn__DOT__ammod.multix16x16[2U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__5__KET__.multix[3U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__5__KET____DOT__qdrvelemconn__DOT__ammod.multix16x16[3U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__5__KET__.multix[4U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__5__KET____DOT__qdrvelemconn__DOT__ammod.multix16x16[4U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__5__KET__.multix[5U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__5__KET____DOT__qdrvelemconn__DOT__ammod.multix16x16[5U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__5__KET__.multix[6U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__5__KET____DOT__qdrvelemconn__DOT__ammod.multix16x16[6U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__5__KET__.multix[7U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__5__KET____DOT__qdrvelemconn__DOT__ammod.multix16x16[7U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__5__KET__.valid 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__5__KET____DOT__rdrvelemconn__DOT__ammod.gateout;
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__5__KET__.multix[0U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__5__KET____DOT__rdrvelemconn__DOT__ammod.multix16x16[0U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__5__KET__.multix[1U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__5__KET____DOT__rdrvelemconn__DOT__ammod.multix16x16[1U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__5__KET__.multix[2U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__5__KET____DOT__rdrvelemconn__DOT__ammod.multix16x16[2U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__5__KET__.multix[3U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__5__KET____DOT__rdrvelemconn__DOT__ammod.multix16x16[3U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__5__KET__.multix[4U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__5__KET____DOT__rdrvelemconn__DOT__ammod.multix16x16[4U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__5__KET__.multix[5U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__5__KET____DOT__rdrvelemconn__DOT__ammod.multix16x16[5U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__5__KET__.multix[6U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__5__KET____DOT__rdrvelemconn__DOT__ammod.multix16x16[6U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__5__KET__.multix[7U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__5__KET____DOT__rdrvelemconn__DOT__ammod.multix16x16[7U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__5__KET__.multiy[0U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__5__KET____DOT__rdrvelemconn__DOT__ammod.multiy16x16[0U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__5__KET__.multiy[1U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__5__KET____DOT__rdrvelemconn__DOT__ammod.multiy16x16[1U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__5__KET__.multiy[2U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__5__KET____DOT__rdrvelemconn__DOT__ammod.multiy16x16[2U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__5__KET__.multiy[3U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__5__KET____DOT__rdrvelemconn__DOT__ammod.multiy16x16[3U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__5__KET__.multiy[4U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__5__KET____DOT__rdrvelemconn__DOT__ammod.multiy16x16[4U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__5__KET__.multiy[5U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__5__KET____DOT__rdrvelemconn__DOT__ammod.multiy16x16[5U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__5__KET__.multiy[6U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__5__KET____DOT__rdrvelemconn__DOT__ammod.multiy16x16[6U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__5__KET__.multiy[7U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__5__KET____DOT__rdrvelemconn__DOT__ammod.multiy16x16[7U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__6__KET__.valid 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__6__KET____DOT__qdrvelemconn__DOT__ammod.gateout;
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__6__KET__.multiy[0U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__6__KET____DOT__qdrvelemconn__DOT__ammod.multiy16x16[0U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__6__KET__.multiy[1U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__6__KET____DOT__qdrvelemconn__DOT__ammod.multiy16x16[1U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__6__KET__.multiy[2U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__6__KET____DOT__qdrvelemconn__DOT__ammod.multiy16x16[2U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__6__KET__.multiy[3U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__6__KET____DOT__qdrvelemconn__DOT__ammod.multiy16x16[3U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__6__KET__.multiy[4U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__6__KET____DOT__qdrvelemconn__DOT__ammod.multiy16x16[4U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__6__KET__.multiy[5U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__6__KET____DOT__qdrvelemconn__DOT__ammod.multiy16x16[5U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__6__KET__.multiy[6U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__6__KET____DOT__qdrvelemconn__DOT__ammod.multiy16x16[6U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__6__KET__.multiy[7U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__6__KET____DOT__qdrvelemconn__DOT__ammod.multiy16x16[7U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__6__KET__.multix[0U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__6__KET____DOT__qdrvelemconn__DOT__ammod.multix16x16[0U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__6__KET__.multix[1U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__6__KET____DOT__qdrvelemconn__DOT__ammod.multix16x16[1U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__6__KET__.multix[2U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__6__KET____DOT__qdrvelemconn__DOT__ammod.multix16x16[2U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__6__KET__.multix[3U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__6__KET____DOT__qdrvelemconn__DOT__ammod.multix16x16[3U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__6__KET__.multix[4U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__6__KET____DOT__qdrvelemconn__DOT__ammod.multix16x16[4U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__6__KET__.multix[5U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__6__KET____DOT__qdrvelemconn__DOT__ammod.multix16x16[5U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__6__KET__.multix[6U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__6__KET____DOT__qdrvelemconn__DOT__ammod.multix16x16[6U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__6__KET__.multix[7U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__6__KET____DOT__qdrvelemconn__DOT__ammod.multix16x16[7U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__6__KET__.valid 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__6__KET____DOT__rdrvelemconn__DOT__ammod.gateout;
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__6__KET__.multix[0U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__6__KET____DOT__rdrvelemconn__DOT__ammod.multix16x16[0U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__6__KET__.multix[1U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__6__KET____DOT__rdrvelemconn__DOT__ammod.multix16x16[1U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__6__KET__.multix[2U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__6__KET____DOT__rdrvelemconn__DOT__ammod.multix16x16[2U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__6__KET__.multix[3U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__6__KET____DOT__rdrvelemconn__DOT__ammod.multix16x16[3U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__6__KET__.multix[4U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__6__KET____DOT__rdrvelemconn__DOT__ammod.multix16x16[4U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__6__KET__.multix[5U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__6__KET____DOT__rdrvelemconn__DOT__ammod.multix16x16[5U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__6__KET__.multix[6U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__6__KET____DOT__rdrvelemconn__DOT__ammod.multix16x16[6U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__6__KET__.multix[7U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__6__KET____DOT__rdrvelemconn__DOT__ammod.multix16x16[7U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__6__KET__.multiy[0U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__6__KET____DOT__rdrvelemconn__DOT__ammod.multiy16x16[0U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__6__KET__.multiy[1U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__6__KET____DOT__rdrvelemconn__DOT__ammod.multiy16x16[1U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__6__KET__.multiy[2U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__6__KET____DOT__rdrvelemconn__DOT__ammod.multiy16x16[2U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__6__KET__.multiy[3U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__6__KET____DOT__rdrvelemconn__DOT__ammod.multiy16x16[3U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__6__KET__.multiy[4U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__6__KET____DOT__rdrvelemconn__DOT__ammod.multiy16x16[4U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__6__KET__.multiy[5U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__6__KET____DOT__rdrvelemconn__DOT__ammod.multiy16x16[5U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__6__KET__.multiy[6U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__6__KET____DOT__rdrvelemconn__DOT__ammod.multiy16x16[6U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__6__KET__.multiy[7U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__6__KET____DOT__rdrvelemconn__DOT__ammod.multiy16x16[7U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__7__KET__.valid 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__7__KET____DOT__qdrvelemconn__DOT__ammod.gateout;
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__7__KET__.multiy[0U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__7__KET____DOT__qdrvelemconn__DOT__ammod.multiy16x16[0U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__7__KET__.multiy[1U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__7__KET____DOT__qdrvelemconn__DOT__ammod.multiy16x16[1U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__7__KET__.multiy[2U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__7__KET____DOT__qdrvelemconn__DOT__ammod.multiy16x16[2U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__7__KET__.multiy[3U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__7__KET____DOT__qdrvelemconn__DOT__ammod.multiy16x16[3U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__7__KET__.multiy[4U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__7__KET____DOT__qdrvelemconn__DOT__ammod.multiy16x16[4U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__7__KET__.multiy[5U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__7__KET____DOT__qdrvelemconn__DOT__ammod.multiy16x16[5U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__7__KET__.multiy[6U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__7__KET____DOT__qdrvelemconn__DOT__ammod.multiy16x16[6U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__7__KET__.multiy[7U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__7__KET____DOT__qdrvelemconn__DOT__ammod.multiy16x16[7U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__7__KET__.multix[0U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__7__KET____DOT__qdrvelemconn__DOT__ammod.multix16x16[0U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__7__KET__.multix[1U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__7__KET____DOT__qdrvelemconn__DOT__ammod.multix16x16[1U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__7__KET__.multix[2U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__7__KET____DOT__qdrvelemconn__DOT__ammod.multix16x16[2U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__7__KET__.multix[3U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__7__KET____DOT__qdrvelemconn__DOT__ammod.multix16x16[3U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__7__KET__.multix[4U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__7__KET____DOT__qdrvelemconn__DOT__ammod.multix16x16[4U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__7__KET__.multix[5U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__7__KET____DOT__qdrvelemconn__DOT__ammod.multix16x16[5U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__7__KET__.multix[6U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__7__KET____DOT__qdrvelemconn__DOT__ammod.multix16x16[6U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__7__KET__.multix[7U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__7__KET____DOT__qdrvelemconn__DOT__ammod.multix16x16[7U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__7__KET__.valid 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__7__KET____DOT__rdrvelemconn__DOT__ammod.gateout;
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__7__KET__.multix[0U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__7__KET____DOT__rdrvelemconn__DOT__ammod.multix16x16[0U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__7__KET__.multix[1U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__7__KET____DOT__rdrvelemconn__DOT__ammod.multix16x16[1U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__7__KET__.multix[2U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__7__KET____DOT__rdrvelemconn__DOT__ammod.multix16x16[2U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__7__KET__.multix[3U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__7__KET____DOT__rdrvelemconn__DOT__ammod.multix16x16[3U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__7__KET__.multix[4U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__7__KET____DOT__rdrvelemconn__DOT__ammod.multix16x16[4U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__7__KET__.multix[5U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__7__KET____DOT__rdrvelemconn__DOT__ammod.multix16x16[5U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__7__KET__.multix[6U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__7__KET____DOT__rdrvelemconn__DOT__ammod.multix16x16[6U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__7__KET__.multix[7U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__7__KET____DOT__rdrvelemconn__DOT__ammod.multix16x16[7U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__7__KET__.multiy[0U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__7__KET____DOT__rdrvelemconn__DOT__ammod.multiy16x16[0U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__7__KET__.multiy[1U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__7__KET____DOT__rdrvelemconn__DOT__ammod.multiy16x16[1U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__7__KET__.multiy[2U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__7__KET____DOT__rdrvelemconn__DOT__ammod.multiy16x16[2U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__7__KET__.multiy[3U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__7__KET____DOT__rdrvelemconn__DOT__ammod.multiy16x16[3U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__7__KET__.multiy[4U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__7__KET____DOT__rdrvelemconn__DOT__ammod.multiy16x16[4U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__7__KET__.multiy[5U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__7__KET____DOT__rdrvelemconn__DOT__ammod.multiy16x16[5U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__7__KET__.multiy[6U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__7__KET____DOT__rdrvelemconn__DOT__ammod.multiy16x16[6U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__7__KET__.multiy[7U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__7__KET____DOT__rdrvelemconn__DOT__ammod.multiy16x16[7U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.data_sdbuf[0U] 
        = ((vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__inference_state
            [0U] << 0x1fU) | vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__inference_prob
           [0U]);
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.data_sdbuf[1U] 
        = ((vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__inference_state
            [1U] << 0x1fU) | vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__inference_prob
           [1U]);
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.data_sdbuf[2U] 
        = ((vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__inference_state
            [2U] << 0x1fU) | vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__inference_prob
           [2U]);
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.data_sdbuf[3U] 
        = ((vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__inference_state
            [3U] << 0x1fU) | vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__inference_prob
           [3U]);
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.data_sdbuf[4U] 
        = ((vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__inference_state
            [4U] << 0x1fU) | vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__inference_prob
           [4U]);
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.data_sdbuf[5U] 
        = ((vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__inference_state
            [5U] << 0x1fU) | vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__inference_prob
           [5U]);
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.data_sdbuf[6U] 
        = ((vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__inference_state
            [6U] << 0x1fU) | vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__inference_prob
           [6U]);
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.data_sdbuf[7U] 
        = ((vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__inference_state
            [7U] << 0x1fU) | vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__inference_prob
           [7U]);
    vlSelf->dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__cmd_mem__DOT__read_addr 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.addr_command
        [0U];
    vlSelf->dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__cmd_mem__DOT__read_addr 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.addr_command
        [1U];
    vlSelf->dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__cmd_mem__DOT__read_addr 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.addr_command
        [2U];
    vlSelf->dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__freq_mem_rdlo__DOT__read_addr 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.addr_rdlofreq
        [0U];
    vlSelf->dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__freq_mem_rdlo__DOT__read_addr 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.addr_rdlofreq
        [1U];
    vlSelf->dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__freq_mem_rdlo__DOT__read_addr 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.addr_rdlofreq
        [2U];
    vlSelf->dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__env_mem_rdlo__DOT__read_addr 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.addr_rdloenv
        [0U];
    vlSelf->dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__env_mem_rdlo__DOT__read_addr 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.addr_rdloenv
        [1U];
    vlSelf->dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__env_mem_rdlo__DOT__read_addr 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.addr_rdloenv
        [2U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__statedisc__BRA__0__KET____DOT__state_disc.accumulated_data 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__data_accbuf
        [0U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__statedisc__BRA__1__KET____DOT__state_disc.accumulated_data 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__data_accbuf
        [1U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__statedisc__BRA__2__KET____DOT__state_disc.accumulated_data 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__data_accbuf
        [2U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__statedisc__BRA__3__KET____DOT__state_disc.accumulated_data 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__data_accbuf
        [3U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__statedisc__BRA__4__KET____DOT__state_disc.accumulated_data 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__data_accbuf
        [4U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__statedisc__BRA__5__KET____DOT__state_disc.accumulated_data 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__data_accbuf
        [5U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__statedisc__BRA__6__KET____DOT__state_disc.accumulated_data 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__data_accbuf
        [6U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__statedisc__BRA__7__KET____DOT__state_disc.accumulated_data 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__data_accbuf
        [7U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.data_accbuf[0U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__data_accbuf
        [0U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.data_accbuf[1U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__data_accbuf
        [1U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.data_accbuf[2U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__data_accbuf
        [2U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.data_accbuf[3U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__data_accbuf
        [3U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.data_accbuf[4U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__data_accbuf
        [4U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.data_accbuf[5U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__data_accbuf
        [5U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.data_accbuf[6U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__data_accbuf
        [6U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.data_accbuf[7U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__data_accbuf
        [7U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__0__KET__.pulsebusy 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__0__KET__.valid;
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__0__KET____DOT__qdrvout__DOT__valid 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__0__KET__.valid;
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__0__KET__.postprobusy 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__0__KET__.valid;
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__0__KET____DOT__qdrvout__DOT__multiy[0U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__0__KET__.multiy[0U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__0__KET____DOT__qdrvout__DOT__multiy[1U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__0__KET__.multiy[1U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__0__KET____DOT__qdrvout__DOT__multiy[2U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__0__KET__.multiy[2U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__0__KET____DOT__qdrvout__DOT__multiy[3U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__0__KET__.multiy[3U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__0__KET____DOT__qdrvout__DOT__multiy[4U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__0__KET__.multiy[4U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__0__KET____DOT__qdrvout__DOT__multiy[5U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__0__KET__.multiy[5U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__0__KET____DOT__qdrvout__DOT__multiy[6U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__0__KET__.multiy[6U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__0__KET____DOT__qdrvout__DOT__multiy[7U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__0__KET__.multiy[7U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__0__KET____DOT__qdrvout__DOT__multix[0U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__0__KET__.multix[0U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__0__KET____DOT__qdrvout__DOT__multix[1U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__0__KET__.multix[1U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__0__KET____DOT__qdrvout__DOT__multix[2U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__0__KET__.multix[2U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__0__KET____DOT__qdrvout__DOT__multix[3U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__0__KET__.multix[3U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__0__KET____DOT__qdrvout__DOT__multix[4U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__0__KET__.multix[4U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__0__KET____DOT__qdrvout__DOT__multix[5U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__0__KET__.multix[5U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__0__KET____DOT__qdrvout__DOT__multix[6U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__0__KET__.multix[6U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__0__KET____DOT__qdrvout__DOT__multix[7U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__0__KET__.multix[7U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__0__KET__.pulsebusy 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__0__KET__.valid;
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvxin1[0U][0U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__0__KET__.multix[0U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvxin1[0U][1U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__0__KET__.multix[1U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvxin1[0U][2U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__0__KET__.multix[2U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvxin1[0U][3U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__0__KET__.multix[3U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvxin1[0U][4U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__0__KET__.multix[4U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvxin1[0U][5U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__0__KET__.multix[5U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvxin1[0U][6U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__0__KET__.multix[6U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvxin1[0U][7U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__0__KET__.multix[7U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvyin1[0U][0U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__0__KET__.multiy[0U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvyin1[0U][1U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__0__KET__.multiy[1U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvyin1[0U][2U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__0__KET__.multiy[2U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvyin1[0U][3U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__0__KET__.multiy[3U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvyin1[0U][4U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__0__KET__.multiy[4U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvyin1[0U][5U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__0__KET__.multiy[5U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvyin1[0U][6U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__0__KET__.multiy[6U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvyin1[0U][7U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__0__KET__.multiy[7U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__1__KET__.pulsebusy 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__1__KET__.valid;
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__1__KET____DOT__qdrvout__DOT__valid 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__1__KET__.valid;
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__1__KET__.postprobusy 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__1__KET__.valid;
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__1__KET____DOT__qdrvout__DOT__multiy[0U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__1__KET__.multiy[0U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__1__KET____DOT__qdrvout__DOT__multiy[1U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__1__KET__.multiy[1U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__1__KET____DOT__qdrvout__DOT__multiy[2U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__1__KET__.multiy[2U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__1__KET____DOT__qdrvout__DOT__multiy[3U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__1__KET__.multiy[3U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__1__KET____DOT__qdrvout__DOT__multiy[4U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__1__KET__.multiy[4U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__1__KET____DOT__qdrvout__DOT__multiy[5U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__1__KET__.multiy[5U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__1__KET____DOT__qdrvout__DOT__multiy[6U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__1__KET__.multiy[6U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__1__KET____DOT__qdrvout__DOT__multiy[7U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__1__KET__.multiy[7U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__1__KET____DOT__qdrvout__DOT__multix[0U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__1__KET__.multix[0U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__1__KET____DOT__qdrvout__DOT__multix[1U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__1__KET__.multix[1U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__1__KET____DOT__qdrvout__DOT__multix[2U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__1__KET__.multix[2U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__1__KET____DOT__qdrvout__DOT__multix[3U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__1__KET__.multix[3U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__1__KET____DOT__qdrvout__DOT__multix[4U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__1__KET__.multix[4U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__1__KET____DOT__qdrvout__DOT__multix[5U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__1__KET__.multix[5U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__1__KET____DOT__qdrvout__DOT__multix[6U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__1__KET__.multix[6U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__1__KET____DOT__qdrvout__DOT__multix[7U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__1__KET__.multix[7U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__1__KET__.pulsebusy 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__1__KET__.valid;
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvxin1[1U][0U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__1__KET__.multix[0U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvxin1[1U][1U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__1__KET__.multix[1U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvxin1[1U][2U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__1__KET__.multix[2U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvxin1[1U][3U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__1__KET__.multix[3U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvxin1[1U][4U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__1__KET__.multix[4U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvxin1[1U][5U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__1__KET__.multix[5U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvxin1[1U][6U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__1__KET__.multix[6U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvxin1[1U][7U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__1__KET__.multix[7U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvyin1[1U][0U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__1__KET__.multiy[0U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvyin1[1U][1U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__1__KET__.multiy[1U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvyin1[1U][2U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__1__KET__.multiy[2U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvyin1[1U][3U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__1__KET__.multiy[3U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvyin1[1U][4U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__1__KET__.multiy[4U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvyin1[1U][5U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__1__KET__.multiy[5U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvyin1[1U][6U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__1__KET__.multiy[6U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvyin1[1U][7U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__1__KET__.multiy[7U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__2__KET__.pulsebusy 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__2__KET__.valid;
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__2__KET____DOT__qdrvout__DOT__valid 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__2__KET__.valid;
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__2__KET__.postprobusy 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__2__KET__.valid;
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__2__KET____DOT__qdrvout__DOT__multiy[0U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__2__KET__.multiy[0U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__2__KET____DOT__qdrvout__DOT__multiy[1U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__2__KET__.multiy[1U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__2__KET____DOT__qdrvout__DOT__multiy[2U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__2__KET__.multiy[2U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__2__KET____DOT__qdrvout__DOT__multiy[3U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__2__KET__.multiy[3U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__2__KET____DOT__qdrvout__DOT__multiy[4U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__2__KET__.multiy[4U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__2__KET____DOT__qdrvout__DOT__multiy[5U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__2__KET__.multiy[5U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__2__KET____DOT__qdrvout__DOT__multiy[6U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__2__KET__.multiy[6U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__2__KET____DOT__qdrvout__DOT__multiy[7U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__2__KET__.multiy[7U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__2__KET____DOT__qdrvout__DOT__multix[0U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__2__KET__.multix[0U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__2__KET____DOT__qdrvout__DOT__multix[1U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__2__KET__.multix[1U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__2__KET____DOT__qdrvout__DOT__multix[2U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__2__KET__.multix[2U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__2__KET____DOT__qdrvout__DOT__multix[3U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__2__KET__.multix[3U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__2__KET____DOT__qdrvout__DOT__multix[4U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__2__KET__.multix[4U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__2__KET____DOT__qdrvout__DOT__multix[5U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__2__KET__.multix[5U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__2__KET____DOT__qdrvout__DOT__multix[6U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__2__KET__.multix[6U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__2__KET____DOT__qdrvout__DOT__multix[7U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__2__KET__.multix[7U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__2__KET__.pulsebusy 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__2__KET__.valid;
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvxin1[2U][0U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__2__KET__.multix[0U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvxin1[2U][1U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__2__KET__.multix[1U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvxin1[2U][2U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__2__KET__.multix[2U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvxin1[2U][3U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__2__KET__.multix[3U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvxin1[2U][4U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__2__KET__.multix[4U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvxin1[2U][5U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__2__KET__.multix[5U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvxin1[2U][6U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__2__KET__.multix[6U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvxin1[2U][7U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__2__KET__.multix[7U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvyin1[2U][0U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__2__KET__.multiy[0U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvyin1[2U][1U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__2__KET__.multiy[1U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvyin1[2U][2U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__2__KET__.multiy[2U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvyin1[2U][3U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__2__KET__.multiy[3U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvyin1[2U][4U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__2__KET__.multiy[4U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvyin1[2U][5U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__2__KET__.multiy[5U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvyin1[2U][6U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__2__KET__.multiy[6U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvyin1[2U][7U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__2__KET__.multiy[7U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__3__KET__.pulsebusy 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__3__KET__.valid;
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__3__KET____DOT__qdrvout__DOT__valid 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__3__KET__.valid;
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__3__KET__.postprobusy 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__3__KET__.valid;
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__3__KET____DOT__qdrvout__DOT__multiy[0U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__3__KET__.multiy[0U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__3__KET____DOT__qdrvout__DOT__multiy[1U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__3__KET__.multiy[1U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__3__KET____DOT__qdrvout__DOT__multiy[2U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__3__KET__.multiy[2U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__3__KET____DOT__qdrvout__DOT__multiy[3U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__3__KET__.multiy[3U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__3__KET____DOT__qdrvout__DOT__multiy[4U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__3__KET__.multiy[4U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__3__KET____DOT__qdrvout__DOT__multiy[5U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__3__KET__.multiy[5U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__3__KET____DOT__qdrvout__DOT__multiy[6U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__3__KET__.multiy[6U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__3__KET____DOT__qdrvout__DOT__multiy[7U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__3__KET__.multiy[7U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__3__KET____DOT__qdrvout__DOT__multix[0U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__3__KET__.multix[0U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__3__KET____DOT__qdrvout__DOT__multix[1U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__3__KET__.multix[1U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__3__KET____DOT__qdrvout__DOT__multix[2U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__3__KET__.multix[2U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__3__KET____DOT__qdrvout__DOT__multix[3U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__3__KET__.multix[3U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__3__KET____DOT__qdrvout__DOT__multix[4U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__3__KET__.multix[4U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__3__KET____DOT__qdrvout__DOT__multix[5U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__3__KET__.multix[5U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__3__KET____DOT__qdrvout__DOT__multix[6U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__3__KET__.multix[6U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__3__KET____DOT__qdrvout__DOT__multix[7U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__3__KET__.multix[7U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__3__KET__.pulsebusy 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__3__KET__.valid;
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvxin1[3U][0U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__3__KET__.multix[0U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvxin1[3U][1U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__3__KET__.multix[1U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvxin1[3U][2U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__3__KET__.multix[2U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvxin1[3U][3U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__3__KET__.multix[3U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvxin1[3U][4U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__3__KET__.multix[4U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvxin1[3U][5U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__3__KET__.multix[5U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvxin1[3U][6U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__3__KET__.multix[6U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvxin1[3U][7U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__3__KET__.multix[7U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvyin1[3U][0U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__3__KET__.multiy[0U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvyin1[3U][1U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__3__KET__.multiy[1U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvyin1[3U][2U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__3__KET__.multiy[2U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvyin1[3U][3U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__3__KET__.multiy[3U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvyin1[3U][4U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__3__KET__.multiy[4U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvyin1[3U][5U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__3__KET__.multiy[5U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvyin1[3U][6U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__3__KET__.multiy[6U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvyin1[3U][7U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__3__KET__.multiy[7U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__4__KET__.pulsebusy 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__4__KET__.valid;
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__4__KET____DOT__qdrvout__DOT__valid 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__4__KET__.valid;
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__4__KET__.postprobusy 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__4__KET__.valid;
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__4__KET____DOT__qdrvout__DOT__multiy[0U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__4__KET__.multiy[0U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__4__KET____DOT__qdrvout__DOT__multiy[1U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__4__KET__.multiy[1U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__4__KET____DOT__qdrvout__DOT__multiy[2U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__4__KET__.multiy[2U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__4__KET____DOT__qdrvout__DOT__multiy[3U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__4__KET__.multiy[3U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__4__KET____DOT__qdrvout__DOT__multiy[4U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__4__KET__.multiy[4U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__4__KET____DOT__qdrvout__DOT__multiy[5U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__4__KET__.multiy[5U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__4__KET____DOT__qdrvout__DOT__multiy[6U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__4__KET__.multiy[6U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__4__KET____DOT__qdrvout__DOT__multiy[7U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__4__KET__.multiy[7U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__4__KET____DOT__qdrvout__DOT__multix[0U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__4__KET__.multix[0U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__4__KET____DOT__qdrvout__DOT__multix[1U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__4__KET__.multix[1U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__4__KET____DOT__qdrvout__DOT__multix[2U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__4__KET__.multix[2U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__4__KET____DOT__qdrvout__DOT__multix[3U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__4__KET__.multix[3U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__4__KET____DOT__qdrvout__DOT__multix[4U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__4__KET__.multix[4U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__4__KET____DOT__qdrvout__DOT__multix[5U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__4__KET__.multix[5U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__4__KET____DOT__qdrvout__DOT__multix[6U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__4__KET__.multix[6U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__4__KET____DOT__qdrvout__DOT__multix[7U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__4__KET__.multix[7U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__4__KET__.pulsebusy 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__4__KET__.valid;
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvxin1[4U][0U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__4__KET__.multix[0U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvxin1[4U][1U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__4__KET__.multix[1U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvxin1[4U][2U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__4__KET__.multix[2U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvxin1[4U][3U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__4__KET__.multix[3U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvxin1[4U][4U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__4__KET__.multix[4U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvxin1[4U][5U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__4__KET__.multix[5U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvxin1[4U][6U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__4__KET__.multix[6U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvxin1[4U][7U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__4__KET__.multix[7U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvyin1[4U][0U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__4__KET__.multiy[0U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvyin1[4U][1U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__4__KET__.multiy[1U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvyin1[4U][2U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__4__KET__.multiy[2U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvyin1[4U][3U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__4__KET__.multiy[3U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvyin1[4U][4U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__4__KET__.multiy[4U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvyin1[4U][5U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__4__KET__.multiy[5U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvyin1[4U][6U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__4__KET__.multiy[6U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvyin1[4U][7U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__4__KET__.multiy[7U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__5__KET__.pulsebusy 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__5__KET__.valid;
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__5__KET____DOT__qdrvout__DOT__valid 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__5__KET__.valid;
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__5__KET__.postprobusy 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__5__KET__.valid;
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__5__KET____DOT__qdrvout__DOT__multiy[0U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__5__KET__.multiy[0U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__5__KET____DOT__qdrvout__DOT__multiy[1U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__5__KET__.multiy[1U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__5__KET____DOT__qdrvout__DOT__multiy[2U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__5__KET__.multiy[2U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__5__KET____DOT__qdrvout__DOT__multiy[3U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__5__KET__.multiy[3U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__5__KET____DOT__qdrvout__DOT__multiy[4U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__5__KET__.multiy[4U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__5__KET____DOT__qdrvout__DOT__multiy[5U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__5__KET__.multiy[5U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__5__KET____DOT__qdrvout__DOT__multiy[6U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__5__KET__.multiy[6U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__5__KET____DOT__qdrvout__DOT__multiy[7U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__5__KET__.multiy[7U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__5__KET____DOT__qdrvout__DOT__multix[0U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__5__KET__.multix[0U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__5__KET____DOT__qdrvout__DOT__multix[1U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__5__KET__.multix[1U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__5__KET____DOT__qdrvout__DOT__multix[2U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__5__KET__.multix[2U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__5__KET____DOT__qdrvout__DOT__multix[3U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__5__KET__.multix[3U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__5__KET____DOT__qdrvout__DOT__multix[4U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__5__KET__.multix[4U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__5__KET____DOT__qdrvout__DOT__multix[5U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__5__KET__.multix[5U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__5__KET____DOT__qdrvout__DOT__multix[6U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__5__KET__.multix[6U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__5__KET____DOT__qdrvout__DOT__multix[7U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__5__KET__.multix[7U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__5__KET__.pulsebusy 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__5__KET__.valid;
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvxin1[5U][0U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__5__KET__.multix[0U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvxin1[5U][1U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__5__KET__.multix[1U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvxin1[5U][2U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__5__KET__.multix[2U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvxin1[5U][3U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__5__KET__.multix[3U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvxin1[5U][4U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__5__KET__.multix[4U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvxin1[5U][5U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__5__KET__.multix[5U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvxin1[5U][6U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__5__KET__.multix[6U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvxin1[5U][7U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__5__KET__.multix[7U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvyin1[5U][0U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__5__KET__.multiy[0U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvyin1[5U][1U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__5__KET__.multiy[1U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvyin1[5U][2U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__5__KET__.multiy[2U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvyin1[5U][3U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__5__KET__.multiy[3U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvyin1[5U][4U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__5__KET__.multiy[4U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvyin1[5U][5U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__5__KET__.multiy[5U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvyin1[5U][6U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__5__KET__.multiy[6U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvyin1[5U][7U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__5__KET__.multiy[7U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__6__KET__.pulsebusy 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__6__KET__.valid;
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__6__KET____DOT__qdrvout__DOT__valid 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__6__KET__.valid;
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__6__KET__.postprobusy 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__6__KET__.valid;
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__6__KET____DOT__qdrvout__DOT__multiy[0U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__6__KET__.multiy[0U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__6__KET____DOT__qdrvout__DOT__multiy[1U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__6__KET__.multiy[1U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__6__KET____DOT__qdrvout__DOT__multiy[2U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__6__KET__.multiy[2U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__6__KET____DOT__qdrvout__DOT__multiy[3U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__6__KET__.multiy[3U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__6__KET____DOT__qdrvout__DOT__multiy[4U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__6__KET__.multiy[4U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__6__KET____DOT__qdrvout__DOT__multiy[5U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__6__KET__.multiy[5U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__6__KET____DOT__qdrvout__DOT__multiy[6U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__6__KET__.multiy[6U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__6__KET____DOT__qdrvout__DOT__multiy[7U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__6__KET__.multiy[7U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__6__KET____DOT__qdrvout__DOT__multix[0U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__6__KET__.multix[0U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__6__KET____DOT__qdrvout__DOT__multix[1U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__6__KET__.multix[1U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__6__KET____DOT__qdrvout__DOT__multix[2U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__6__KET__.multix[2U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__6__KET____DOT__qdrvout__DOT__multix[3U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__6__KET__.multix[3U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__6__KET____DOT__qdrvout__DOT__multix[4U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__6__KET__.multix[4U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__6__KET____DOT__qdrvout__DOT__multix[5U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__6__KET__.multix[5U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__6__KET____DOT__qdrvout__DOT__multix[6U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__6__KET__.multix[6U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__6__KET____DOT__qdrvout__DOT__multix[7U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__6__KET__.multix[7U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__6__KET__.pulsebusy 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__6__KET__.valid;
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvxin1[6U][0U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__6__KET__.multix[0U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvxin1[6U][1U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__6__KET__.multix[1U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvxin1[6U][2U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__6__KET__.multix[2U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvxin1[6U][3U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__6__KET__.multix[3U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvxin1[6U][4U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__6__KET__.multix[4U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvxin1[6U][5U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__6__KET__.multix[5U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvxin1[6U][6U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__6__KET__.multix[6U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvxin1[6U][7U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__6__KET__.multix[7U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvyin1[6U][0U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__6__KET__.multiy[0U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvyin1[6U][1U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__6__KET__.multiy[1U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvyin1[6U][2U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__6__KET__.multiy[2U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvyin1[6U][3U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__6__KET__.multiy[3U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvyin1[6U][4U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__6__KET__.multiy[4U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvyin1[6U][5U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__6__KET__.multiy[5U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvyin1[6U][6U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__6__KET__.multiy[6U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvyin1[6U][7U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__6__KET__.multiy[7U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__7__KET__.pulsebusy 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__7__KET__.valid;
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__7__KET____DOT__qdrvout__DOT__valid 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__7__KET__.valid;
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__7__KET__.postprobusy 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__7__KET__.valid;
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__7__KET____DOT__qdrvout__DOT__multiy[0U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__7__KET__.multiy[0U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__7__KET____DOT__qdrvout__DOT__multiy[1U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__7__KET__.multiy[1U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__7__KET____DOT__qdrvout__DOT__multiy[2U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__7__KET__.multiy[2U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__7__KET____DOT__qdrvout__DOT__multiy[3U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__7__KET__.multiy[3U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__7__KET____DOT__qdrvout__DOT__multiy[4U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__7__KET__.multiy[4U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__7__KET____DOT__qdrvout__DOT__multiy[5U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__7__KET__.multiy[5U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__7__KET____DOT__qdrvout__DOT__multiy[6U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__7__KET__.multiy[6U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__7__KET____DOT__qdrvout__DOT__multiy[7U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__7__KET__.multiy[7U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__7__KET____DOT__qdrvout__DOT__multix[0U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__7__KET__.multix[0U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__7__KET____DOT__qdrvout__DOT__multix[1U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__7__KET__.multix[1U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__7__KET____DOT__qdrvout__DOT__multix[2U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__7__KET__.multix[2U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__7__KET____DOT__qdrvout__DOT__multix[3U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__7__KET__.multix[3U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__7__KET____DOT__qdrvout__DOT__multix[4U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__7__KET__.multix[4U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__7__KET____DOT__qdrvout__DOT__multix[5U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__7__KET__.multix[5U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__7__KET____DOT__qdrvout__DOT__multix[6U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__7__KET__.multix[6U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__7__KET____DOT__qdrvout__DOT__multix[7U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__7__KET__.multix[7U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__7__KET__.pulsebusy 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__7__KET__.valid;
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvxin1[7U][0U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__7__KET__.multix[0U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvxin1[7U][1U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__7__KET__.multix[1U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvxin1[7U][2U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__7__KET__.multix[2U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvxin1[7U][3U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__7__KET__.multix[3U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvxin1[7U][4U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__7__KET__.multix[4U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvxin1[7U][5U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__7__KET__.multix[5U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvxin1[7U][6U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__7__KET__.multix[6U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvxin1[7U][7U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__7__KET__.multix[7U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvyin1[7U][0U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__7__KET__.multiy[0U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvyin1[7U][1U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__7__KET__.multiy[1U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvyin1[7U][2U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__7__KET__.multiy[2U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvyin1[7U][3U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__7__KET__.multiy[3U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvyin1[7U][4U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__7__KET__.multiy[4U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvyin1[7U][5U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__7__KET__.multiy[5U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvyin1[7U][6U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__7__KET__.multiy[6U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvyin1[7U][7U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__7__KET__.multiy[7U];
    vlSelf->dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__acc_buf__DOT__write_data 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.data_accbuf
        [0U];
    vlSelf->dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__acc_buf__DOT__write_data 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.data_accbuf
        [1U];
    vlSelf->dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__acc_buf__DOT__write_data 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.data_accbuf
        [2U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxy[0U][0U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__0__KET____DOT__qdrvout__DOT__multiy[0U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxy[0U][1U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__0__KET____DOT__qdrvout__DOT__multiy[1U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxy[0U][2U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__0__KET____DOT__qdrvout__DOT__multiy[2U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxy[0U][3U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__0__KET____DOT__qdrvout__DOT__multiy[3U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxy[0U][4U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__0__KET____DOT__qdrvout__DOT__multiy[4U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxy[0U][5U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__0__KET____DOT__qdrvout__DOT__multiy[5U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxy[0U][6U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__0__KET____DOT__qdrvout__DOT__multiy[6U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxy[0U][7U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__0__KET____DOT__qdrvout__DOT__multiy[7U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx[0U][0U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__0__KET____DOT__qdrvout__DOT__multix[0U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx[0U][1U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__0__KET____DOT__qdrvout__DOT__multix[1U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx[0U][2U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__0__KET____DOT__qdrvout__DOT__multix[2U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx[0U][3U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__0__KET____DOT__qdrvout__DOT__multix[3U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx[0U][4U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__0__KET____DOT__qdrvout__DOT__multix[4U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx[0U][5U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__0__KET____DOT__qdrvout__DOT__multix[5U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx[0U][6U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__0__KET____DOT__qdrvout__DOT__multix[6U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx[0U][7U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__0__KET____DOT__qdrvout__DOT__multix[7U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxy[1U][0U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__1__KET____DOT__qdrvout__DOT__multiy[0U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxy[1U][1U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__1__KET____DOT__qdrvout__DOT__multiy[1U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxy[1U][2U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__1__KET____DOT__qdrvout__DOT__multiy[2U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxy[1U][3U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__1__KET____DOT__qdrvout__DOT__multiy[3U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxy[1U][4U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__1__KET____DOT__qdrvout__DOT__multiy[4U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxy[1U][5U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__1__KET____DOT__qdrvout__DOT__multiy[5U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxy[1U][6U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__1__KET____DOT__qdrvout__DOT__multiy[6U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxy[1U][7U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__1__KET____DOT__qdrvout__DOT__multiy[7U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx[1U][0U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__1__KET____DOT__qdrvout__DOT__multix[0U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx[1U][1U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__1__KET____DOT__qdrvout__DOT__multix[1U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx[1U][2U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__1__KET____DOT__qdrvout__DOT__multix[2U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx[1U][3U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__1__KET____DOT__qdrvout__DOT__multix[3U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx[1U][4U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__1__KET____DOT__qdrvout__DOT__multix[4U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx[1U][5U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__1__KET____DOT__qdrvout__DOT__multix[5U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx[1U][6U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__1__KET____DOT__qdrvout__DOT__multix[6U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx[1U][7U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__1__KET____DOT__qdrvout__DOT__multix[7U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxy[2U][0U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__2__KET____DOT__qdrvout__DOT__multiy[0U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxy[2U][1U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__2__KET____DOT__qdrvout__DOT__multiy[1U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxy[2U][2U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__2__KET____DOT__qdrvout__DOT__multiy[2U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxy[2U][3U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__2__KET____DOT__qdrvout__DOT__multiy[3U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxy[2U][4U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__2__KET____DOT__qdrvout__DOT__multiy[4U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxy[2U][5U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__2__KET____DOT__qdrvout__DOT__multiy[5U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxy[2U][6U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__2__KET____DOT__qdrvout__DOT__multiy[6U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxy[2U][7U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__2__KET____DOT__qdrvout__DOT__multiy[7U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx[2U][0U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__2__KET____DOT__qdrvout__DOT__multix[0U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx[2U][1U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__2__KET____DOT__qdrvout__DOT__multix[1U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx[2U][2U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__2__KET____DOT__qdrvout__DOT__multix[2U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx[2U][3U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__2__KET____DOT__qdrvout__DOT__multix[3U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx[2U][4U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__2__KET____DOT__qdrvout__DOT__multix[4U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx[2U][5U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__2__KET____DOT__qdrvout__DOT__multix[5U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx[2U][6U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__2__KET____DOT__qdrvout__DOT__multix[6U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx[2U][7U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__2__KET____DOT__qdrvout__DOT__multix[7U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxy[3U][0U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__3__KET____DOT__qdrvout__DOT__multiy[0U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxy[3U][1U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__3__KET____DOT__qdrvout__DOT__multiy[1U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxy[3U][2U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__3__KET____DOT__qdrvout__DOT__multiy[2U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxy[3U][3U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__3__KET____DOT__qdrvout__DOT__multiy[3U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxy[3U][4U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__3__KET____DOT__qdrvout__DOT__multiy[4U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxy[3U][5U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__3__KET____DOT__qdrvout__DOT__multiy[5U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxy[3U][6U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__3__KET____DOT__qdrvout__DOT__multiy[6U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxy[3U][7U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__3__KET____DOT__qdrvout__DOT__multiy[7U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx[3U][0U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__3__KET____DOT__qdrvout__DOT__multix[0U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx[3U][1U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__3__KET____DOT__qdrvout__DOT__multix[1U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx[3U][2U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__3__KET____DOT__qdrvout__DOT__multix[2U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx[3U][3U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__3__KET____DOT__qdrvout__DOT__multix[3U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx[3U][4U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__3__KET____DOT__qdrvout__DOT__multix[4U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx[3U][5U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__3__KET____DOT__qdrvout__DOT__multix[5U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx[3U][6U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__3__KET____DOT__qdrvout__DOT__multix[6U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx[3U][7U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__3__KET____DOT__qdrvout__DOT__multix[7U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxy[4U][0U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__4__KET____DOT__qdrvout__DOT__multiy[0U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxy[4U][1U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__4__KET____DOT__qdrvout__DOT__multiy[1U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxy[4U][2U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__4__KET____DOT__qdrvout__DOT__multiy[2U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxy[4U][3U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__4__KET____DOT__qdrvout__DOT__multiy[3U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxy[4U][4U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__4__KET____DOT__qdrvout__DOT__multiy[4U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxy[4U][5U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__4__KET____DOT__qdrvout__DOT__multiy[5U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxy[4U][6U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__4__KET____DOT__qdrvout__DOT__multiy[6U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxy[4U][7U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__4__KET____DOT__qdrvout__DOT__multiy[7U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx[4U][0U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__4__KET____DOT__qdrvout__DOT__multix[0U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx[4U][1U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__4__KET____DOT__qdrvout__DOT__multix[1U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx[4U][2U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__4__KET____DOT__qdrvout__DOT__multix[2U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx[4U][3U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__4__KET____DOT__qdrvout__DOT__multix[3U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx[4U][4U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__4__KET____DOT__qdrvout__DOT__multix[4U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx[4U][5U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__4__KET____DOT__qdrvout__DOT__multix[5U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx[4U][6U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__4__KET____DOT__qdrvout__DOT__multix[6U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx[4U][7U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__4__KET____DOT__qdrvout__DOT__multix[7U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxy[5U][0U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__5__KET____DOT__qdrvout__DOT__multiy[0U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxy[5U][1U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__5__KET____DOT__qdrvout__DOT__multiy[1U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxy[5U][2U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__5__KET____DOT__qdrvout__DOT__multiy[2U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxy[5U][3U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__5__KET____DOT__qdrvout__DOT__multiy[3U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxy[5U][4U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__5__KET____DOT__qdrvout__DOT__multiy[4U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxy[5U][5U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__5__KET____DOT__qdrvout__DOT__multiy[5U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxy[5U][6U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__5__KET____DOT__qdrvout__DOT__multiy[6U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxy[5U][7U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__5__KET____DOT__qdrvout__DOT__multiy[7U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx[5U][0U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__5__KET____DOT__qdrvout__DOT__multix[0U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx[5U][1U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__5__KET____DOT__qdrvout__DOT__multix[1U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx[5U][2U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__5__KET____DOT__qdrvout__DOT__multix[2U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx[5U][3U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__5__KET____DOT__qdrvout__DOT__multix[3U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx[5U][4U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__5__KET____DOT__qdrvout__DOT__multix[4U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx[5U][5U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__5__KET____DOT__qdrvout__DOT__multix[5U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx[5U][6U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__5__KET____DOT__qdrvout__DOT__multix[6U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx[5U][7U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__5__KET____DOT__qdrvout__DOT__multix[7U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxy[6U][0U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__6__KET____DOT__qdrvout__DOT__multiy[0U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxy[6U][1U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__6__KET____DOT__qdrvout__DOT__multiy[1U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxy[6U][2U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__6__KET____DOT__qdrvout__DOT__multiy[2U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxy[6U][3U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__6__KET____DOT__qdrvout__DOT__multiy[3U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxy[6U][4U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__6__KET____DOT__qdrvout__DOT__multiy[4U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxy[6U][5U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__6__KET____DOT__qdrvout__DOT__multiy[5U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxy[6U][6U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__6__KET____DOT__qdrvout__DOT__multiy[6U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxy[6U][7U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__6__KET____DOT__qdrvout__DOT__multiy[7U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx[6U][0U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__6__KET____DOT__qdrvout__DOT__multix[0U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx[6U][1U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__6__KET____DOT__qdrvout__DOT__multix[1U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx[6U][2U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__6__KET____DOT__qdrvout__DOT__multix[2U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx[6U][3U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__6__KET____DOT__qdrvout__DOT__multix[3U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx[6U][4U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__6__KET____DOT__qdrvout__DOT__multix[4U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx[6U][5U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__6__KET____DOT__qdrvout__DOT__multix[5U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx[6U][6U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__6__KET____DOT__qdrvout__DOT__multix[6U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx[6U][7U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__6__KET____DOT__qdrvout__DOT__multix[7U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxy[7U][0U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__7__KET____DOT__qdrvout__DOT__multiy[0U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxy[7U][1U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__7__KET____DOT__qdrvout__DOT__multiy[1U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxy[7U][2U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__7__KET____DOT__qdrvout__DOT__multiy[2U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxy[7U][3U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__7__KET____DOT__qdrvout__DOT__multiy[3U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxy[7U][4U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__7__KET____DOT__qdrvout__DOT__multiy[4U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxy[7U][5U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__7__KET____DOT__qdrvout__DOT__multiy[5U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxy[7U][6U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__7__KET____DOT__qdrvout__DOT__multiy[6U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxy[7U][7U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__7__KET____DOT__qdrvout__DOT__multiy[7U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx[7U][0U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__7__KET____DOT__qdrvout__DOT__multix[0U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx[7U][1U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__7__KET____DOT__qdrvout__DOT__multix[1U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx[7U][2U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__7__KET____DOT__qdrvout__DOT__multix[2U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx[7U][3U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__7__KET____DOT__qdrvout__DOT__multix[3U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx[7U][4U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__7__KET____DOT__qdrvout__DOT__multix[4U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx[7U][5U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__7__KET____DOT__qdrvout__DOT__multix[5U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx[7U][6U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__7__KET____DOT__qdrvout__DOT__multix[6U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx[7U][7U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__7__KET____DOT__qdrvout__DOT__multix[7U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin[0U][0U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvxin1
        [0U][0U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin[0U][1U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvxin1
        [0U][1U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin[0U][2U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvxin1
        [0U][2U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin[0U][3U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvxin1
        [0U][3U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin[0U][4U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvxin1
        [0U][4U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin[0U][5U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvxin1
        [0U][5U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin[0U][6U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvxin1
        [0U][6U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin[0U][7U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvxin1
        [0U][7U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin[1U][0U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvxin1
        [1U][0U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin[1U][1U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvxin1
        [1U][1U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin[1U][2U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvxin1
        [1U][2U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin[1U][3U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvxin1
        [1U][3U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin[1U][4U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvxin1
        [1U][4U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin[1U][5U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvxin1
        [1U][5U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin[1U][6U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvxin1
        [1U][6U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin[1U][7U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvxin1
        [1U][7U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin[2U][0U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvxin1
        [2U][0U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin[2U][1U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvxin1
        [2U][1U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin[2U][2U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvxin1
        [2U][2U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin[2U][3U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvxin1
        [2U][3U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin[2U][4U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvxin1
        [2U][4U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin[2U][5U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvxin1
        [2U][5U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin[2U][6U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvxin1
        [2U][6U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin[2U][7U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvxin1
        [2U][7U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin[3U][0U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvxin1
        [3U][0U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin[3U][1U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvxin1
        [3U][1U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin[3U][2U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvxin1
        [3U][2U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin[3U][3U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvxin1
        [3U][3U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin[3U][4U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvxin1
        [3U][4U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin[3U][5U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvxin1
        [3U][5U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin[3U][6U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvxin1
        [3U][6U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin[3U][7U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvxin1
        [3U][7U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin[4U][0U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvxin1
        [4U][0U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin[4U][1U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvxin1
        [4U][1U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin[4U][2U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvxin1
        [4U][2U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin[4U][3U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvxin1
        [4U][3U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin[4U][4U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvxin1
        [4U][4U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin[4U][5U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvxin1
        [4U][5U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin[4U][6U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvxin1
        [4U][6U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin[4U][7U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvxin1
        [4U][7U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin[5U][0U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvxin1
        [5U][0U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin[5U][1U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvxin1
        [5U][1U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin[5U][2U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvxin1
        [5U][2U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin[5U][3U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvxin1
        [5U][3U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin[5U][4U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvxin1
        [5U][4U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin[5U][5U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvxin1
        [5U][5U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin[5U][6U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvxin1
        [5U][6U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin[5U][7U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvxin1
        [5U][7U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin[6U][0U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvxin1
        [6U][0U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin[6U][1U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvxin1
        [6U][1U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin[6U][2U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvxin1
        [6U][2U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin[6U][3U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvxin1
        [6U][3U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin[6U][4U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvxin1
        [6U][4U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin[6U][5U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvxin1
        [6U][5U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin[6U][6U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvxin1
        [6U][6U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin[6U][7U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvxin1
        [6U][7U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin[7U][0U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvxin1
        [7U][0U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin[7U][1U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvxin1
        [7U][1U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin[7U][2U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvxin1
        [7U][2U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin[7U][3U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvxin1
        [7U][3U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin[7U][4U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvxin1
        [7U][4U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin[7U][5U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvxin1
        [7U][5U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin[7U][6U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvxin1
        [7U][6U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin[7U][7U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvxin1
        [7U][7U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin[0U][0U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvyin1
        [0U][0U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin[0U][1U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvyin1
        [0U][1U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin[0U][2U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvyin1
        [0U][2U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin[0U][3U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvyin1
        [0U][3U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin[0U][4U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvyin1
        [0U][4U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin[0U][5U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvyin1
        [0U][5U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin[0U][6U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvyin1
        [0U][6U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin[0U][7U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvyin1
        [0U][7U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin[1U][0U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvyin1
        [1U][0U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin[1U][1U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvyin1
        [1U][1U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin[1U][2U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvyin1
        [1U][2U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin[1U][3U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvyin1
        [1U][3U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin[1U][4U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvyin1
        [1U][4U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin[1U][5U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvyin1
        [1U][5U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin[1U][6U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvyin1
        [1U][6U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin[1U][7U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvyin1
        [1U][7U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin[2U][0U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvyin1
        [2U][0U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin[2U][1U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvyin1
        [2U][1U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin[2U][2U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvyin1
        [2U][2U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin[2U][3U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvyin1
        [2U][3U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin[2U][4U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvyin1
        [2U][4U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin[2U][5U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvyin1
        [2U][5U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin[2U][6U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvyin1
        [2U][6U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin[2U][7U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvyin1
        [2U][7U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin[3U][0U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvyin1
        [3U][0U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin[3U][1U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvyin1
        [3U][1U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin[3U][2U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvyin1
        [3U][2U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin[3U][3U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvyin1
        [3U][3U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin[3U][4U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvyin1
        [3U][4U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin[3U][5U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvyin1
        [3U][5U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin[3U][6U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvyin1
        [3U][6U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin[3U][7U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvyin1
        [3U][7U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin[4U][0U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvyin1
        [4U][0U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin[4U][1U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvyin1
        [4U][1U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin[4U][2U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvyin1
        [4U][2U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin[4U][3U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvyin1
        [4U][3U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin[4U][4U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvyin1
        [4U][4U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin[4U][5U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvyin1
        [4U][5U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin[4U][6U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvyin1
        [4U][6U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin[4U][7U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvyin1
        [4U][7U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin[5U][0U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvyin1
        [5U][0U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin[5U][1U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvyin1
        [5U][1U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin[5U][2U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvyin1
        [5U][2U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin[5U][3U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvyin1
        [5U][3U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin[5U][4U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvyin1
        [5U][4U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin[5U][5U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvyin1
        [5U][5U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin[5U][6U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvyin1
        [5U][6U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin[5U][7U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvyin1
        [5U][7U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin[6U][0U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvyin1
        [6U][0U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin[6U][1U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvyin1
        [6U][1U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin[6U][2U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvyin1
        [6U][2U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin[6U][3U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvyin1
        [6U][3U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin[6U][4U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvyin1
        [6U][4U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin[6U][5U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvyin1
        [6U][5U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin[6U][6U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvyin1
        [6U][6U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin[6U][7U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvyin1
        [6U][7U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin[7U][0U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvyin1
        [7U][0U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin[7U][1U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvyin1
        [7U][1U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin[7U][2U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvyin1
        [7U][2U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin[7U][3U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvyin1
        [7U][3U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin[7U][4U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvyin1
        [7U][4U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin[7U][5U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvyin1
        [7U][5U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin[7U][6U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvyin1
        [7U][6U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin[7U][7U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvyin1
        [7U][7U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac[0U][0U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx
        [0U][0U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac[0U][1U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx
        [0U][1U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac[0U][2U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx
        [0U][2U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac[0U][3U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx
        [0U][3U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac[0U][4U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx
        [0U][4U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac[0U][5U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx
        [0U][5U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac[0U][6U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx
        [0U][6U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac[0U][7U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx
        [0U][7U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac[1U][0U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx
        [1U][0U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac[1U][1U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx
        [1U][1U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac[1U][2U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx
        [1U][2U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac[1U][3U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx
        [1U][3U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac[1U][4U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx
        [1U][4U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac[1U][5U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx
        [1U][5U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac[1U][6U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx
        [1U][6U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac[1U][7U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx
        [1U][7U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac[2U][0U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx
        [2U][0U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac[2U][1U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx
        [2U][1U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac[2U][2U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx
        [2U][2U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac[2U][3U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx
        [2U][3U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac[2U][4U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx
        [2U][4U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac[2U][5U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx
        [2U][5U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac[2U][6U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx
        [2U][6U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac[2U][7U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx
        [2U][7U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac[3U][0U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx
        [3U][0U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac[3U][1U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx
        [3U][1U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac[3U][2U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx
        [3U][2U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac[3U][3U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx
        [3U][3U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac[3U][4U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx
        [3U][4U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac[3U][5U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx
        [3U][5U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac[3U][6U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx
        [3U][6U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac[3U][7U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx
        [3U][7U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac[4U][0U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx
        [4U][0U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac[4U][1U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx
        [4U][1U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac[4U][2U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx
        [4U][2U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac[4U][3U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx
        [4U][3U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac[4U][4U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx
        [4U][4U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac[4U][5U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx
        [4U][5U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac[4U][6U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx
        [4U][6U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac[4U][7U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx
        [4U][7U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac[5U][0U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx
        [5U][0U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac[5U][1U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx
        [5U][1U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac[5U][2U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx
        [5U][2U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac[5U][3U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx
        [5U][3U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac[5U][4U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx
        [5U][4U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac[5U][5U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx
        [5U][5U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac[5U][6U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx
        [5U][6U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac[5U][7U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx
        [5U][7U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac[6U][0U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx
        [6U][0U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac[6U][1U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx
        [6U][1U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac[6U][2U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx
        [6U][2U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac[6U][3U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx
        [6U][3U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac[6U][4U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx
        [6U][4U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac[6U][5U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx
        [6U][5U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac[6U][6U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx
        [6U][6U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac[6U][7U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx
        [6U][7U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac[7U][0U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx
        [7U][0U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac[7U][1U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx
        [7U][1U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac[7U][2U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx
        [7U][2U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac[7U][3U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx
        [7U][3U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac[7U][4U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx
        [7U][4U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac[7U][5U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx
        [7U][5U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac[7U][6U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx
        [7U][6U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac[7U][7U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx
        [7U][7U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac[8U][0U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx
        [8U][0U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac[8U][1U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx
        [8U][1U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac[8U][2U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx
        [8U][2U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac[8U][3U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx
        [8U][3U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac[8U][4U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx
        [8U][4U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac[8U][5U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx
        [8U][5U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac[8U][6U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx
        [8U][6U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac[8U][7U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx
        [8U][7U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac[9U][0U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx
        [9U][0U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac[9U][1U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx
        [9U][1U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac[9U][2U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx
        [9U][2U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac[9U][3U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx
        [9U][3U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac[9U][4U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx
        [9U][4U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac[9U][5U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx
        [9U][5U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac[9U][6U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx
        [9U][6U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac[9U][7U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx
        [9U][7U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac[0xaU][0U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx
        [0xaU][0U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac[0xaU][1U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx
        [0xaU][1U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac[0xaU][2U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx
        [0xaU][2U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac[0xaU][3U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx
        [0xaU][3U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac[0xaU][4U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx
        [0xaU][4U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac[0xaU][5U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx
        [0xaU][5U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac[0xaU][6U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx
        [0xaU][6U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac[0xaU][7U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx
        [0xaU][7U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac[0xbU][0U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx
        [0xbU][0U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac[0xbU][1U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx
        [0xbU][1U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac[0xbU][2U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx
        [0xbU][2U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac[0xbU][3U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx
        [0xbU][3U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac[0xbU][4U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx
        [0xbU][4U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac[0xbU][5U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx
        [0xbU][5U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac[0xbU][6U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx
        [0xbU][6U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac[0xbU][7U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx
        [0xbU][7U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac[0xcU][0U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx
        [0xcU][0U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac[0xcU][1U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx
        [0xcU][1U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac[0xcU][2U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx
        [0xcU][2U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac[0xcU][3U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx
        [0xcU][3U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac[0xcU][4U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx
        [0xcU][4U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac[0xcU][5U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx
        [0xcU][5U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac[0xcU][6U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx
        [0xcU][6U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac[0xcU][7U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx
        [0xcU][7U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac[0xdU][0U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx
        [0xdU][0U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac[0xdU][1U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx
        [0xdU][1U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac[0xdU][2U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx
        [0xdU][2U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac[0xdU][3U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx
        [0xdU][3U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac[0xdU][4U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx
        [0xdU][4U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac[0xdU][5U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx
        [0xdU][5U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac[0xdU][6U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx
        [0xdU][6U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac[0xdU][7U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx
        [0xdU][7U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac[0xeU][0U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx
        [0xeU][0U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac[0xeU][1U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx
        [0xeU][1U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac[0xeU][2U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx
        [0xeU][2U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac[0xeU][3U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx
        [0xeU][3U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac[0xeU][4U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx
        [0xeU][4U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac[0xeU][5U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx
        [0xeU][5U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac[0xeU][6U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx
        [0xeU][6U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac[0xeU][7U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx
        [0xeU][7U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac[0xfU][0U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx
        [0xfU][0U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac[0xfU][1U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx
        [0xfU][1U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac[0xfU][2U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx
        [0xfU][2U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac[0xfU][3U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx
        [0xfU][3U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac[0xfU][4U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx
        [0xfU][4U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac[0xfU][5U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx
        [0xfU][5U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac[0xfU][6U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx
        [0xfU][6U];
    vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac[0xfU][7U] 
        = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif.daccplxx
        [0xfU][7U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__xin[0U][0U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
        [0U][0U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__xin[0U][1U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
        [0U][1U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__xin[0U][2U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
        [0U][2U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__xin[0U][3U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
        [0U][3U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__xin[0U][4U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
        [0U][4U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__xin[0U][5U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
        [0U][5U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__xin[0U][6U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
        [0U][6U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__xin[0U][7U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
        [0U][7U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__xin[1U][0U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
        [1U][0U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__xin[1U][1U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
        [1U][1U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__xin[1U][2U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
        [1U][2U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__xin[1U][3U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
        [1U][3U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__xin[1U][4U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
        [1U][4U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__xin[1U][5U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
        [1U][5U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__xin[1U][6U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
        [1U][6U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__xin[1U][7U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
        [1U][7U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__xin[2U][0U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
        [2U][0U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__xin[2U][1U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
        [2U][1U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__xin[2U][2U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
        [2U][2U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__xin[2U][3U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
        [2U][3U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__xin[2U][4U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
        [2U][4U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__xin[2U][5U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
        [2U][5U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__xin[2U][6U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
        [2U][6U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__xin[2U][7U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
        [2U][7U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__xin[3U][0U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
        [3U][0U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__xin[3U][1U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
        [3U][1U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__xin[3U][2U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
        [3U][2U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__xin[3U][3U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
        [3U][3U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__xin[3U][4U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
        [3U][4U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__xin[3U][5U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
        [3U][5U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__xin[3U][6U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
        [3U][6U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__xin[3U][7U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
        [3U][7U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__xin[4U][0U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
        [4U][0U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__xin[4U][1U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
        [4U][1U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__xin[4U][2U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
        [4U][2U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__xin[4U][3U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
        [4U][3U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__xin[4U][4U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
        [4U][4U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__xin[4U][5U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
        [4U][5U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__xin[4U][6U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
        [4U][6U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__xin[4U][7U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
        [4U][7U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__xin[5U][0U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
        [5U][0U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__xin[5U][1U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
        [5U][1U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__xin[5U][2U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
        [5U][2U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__xin[5U][3U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
        [5U][3U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__xin[5U][4U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
        [5U][4U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__xin[5U][5U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
        [5U][5U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__xin[5U][6U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
        [5U][6U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__xin[5U][7U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
        [5U][7U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__xin[6U][0U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
        [6U][0U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__xin[6U][1U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
        [6U][1U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__xin[6U][2U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
        [6U][2U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__xin[6U][3U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
        [6U][3U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__xin[6U][4U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
        [6U][4U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__xin[6U][5U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
        [6U][5U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__xin[6U][6U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
        [6U][6U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__xin[6U][7U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
        [6U][7U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__xin[7U][0U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
        [7U][0U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__xin[7U][1U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
        [7U][1U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__xin[7U][2U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
        [7U][2U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__xin[7U][3U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
        [7U][3U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__xin[7U][4U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
        [7U][4U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__xin[7U][5U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
        [7U][5U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__xin[7U][6U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
        [7U][6U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__xin[7U][7U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
        [7U][7U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__0__KET____DOT__xinslice[0U] 
        = (0xffffU & vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
           [0U][0U]);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__0__KET____DOT__xinslice[1U] 
        = (0xffffU & vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
           [1U][0U]);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__0__KET____DOT__xinslice[2U] 
        = (0xffffU & vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
           [2U][0U]);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__0__KET____DOT__xinslice[3U] 
        = (0xffffU & vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
           [3U][0U]);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__0__KET____DOT__xinslice[4U] 
        = (0xffffU & vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
           [4U][0U]);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__0__KET____DOT__xinslice[5U] 
        = (0xffffU & vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
           [5U][0U]);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__0__KET____DOT__xinslice[6U] 
        = (0xffffU & vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
           [6U][0U]);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__0__KET____DOT__xinslice[7U] 
        = (0xffffU & vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
           [7U][0U]);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__1__KET____DOT__xinslice[0U] 
        = (vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
           [0U][0U] >> 0x10U);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__1__KET____DOT__xinslice[1U] 
        = (vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
           [1U][0U] >> 0x10U);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__1__KET____DOT__xinslice[2U] 
        = (vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
           [2U][0U] >> 0x10U);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__1__KET____DOT__xinslice[3U] 
        = (vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
           [3U][0U] >> 0x10U);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__1__KET____DOT__xinslice[4U] 
        = (vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
           [4U][0U] >> 0x10U);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__1__KET____DOT__xinslice[5U] 
        = (vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
           [5U][0U] >> 0x10U);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__1__KET____DOT__xinslice[6U] 
        = (vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
           [6U][0U] >> 0x10U);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__1__KET____DOT__xinslice[7U] 
        = (vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
           [7U][0U] >> 0x10U);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__2__KET____DOT__xinslice[0U] 
        = (0xffffU & vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
           [0U][1U]);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__2__KET____DOT__xinslice[1U] 
        = (0xffffU & vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
           [1U][1U]);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__2__KET____DOT__xinslice[2U] 
        = (0xffffU & vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
           [2U][1U]);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__2__KET____DOT__xinslice[3U] 
        = (0xffffU & vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
           [3U][1U]);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__2__KET____DOT__xinslice[4U] 
        = (0xffffU & vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
           [4U][1U]);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__2__KET____DOT__xinslice[5U] 
        = (0xffffU & vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
           [5U][1U]);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__2__KET____DOT__xinslice[6U] 
        = (0xffffU & vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
           [6U][1U]);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__2__KET____DOT__xinslice[7U] 
        = (0xffffU & vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
           [7U][1U]);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__3__KET____DOT__xinslice[0U] 
        = (vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
           [0U][1U] >> 0x10U);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__3__KET____DOT__xinslice[1U] 
        = (vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
           [1U][1U] >> 0x10U);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__3__KET____DOT__xinslice[2U] 
        = (vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
           [2U][1U] >> 0x10U);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__3__KET____DOT__xinslice[3U] 
        = (vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
           [3U][1U] >> 0x10U);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__3__KET____DOT__xinslice[4U] 
        = (vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
           [4U][1U] >> 0x10U);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__3__KET____DOT__xinslice[5U] 
        = (vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
           [5U][1U] >> 0x10U);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__3__KET____DOT__xinslice[6U] 
        = (vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
           [6U][1U] >> 0x10U);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__3__KET____DOT__xinslice[7U] 
        = (vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
           [7U][1U] >> 0x10U);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__4__KET____DOT__xinslice[0U] 
        = (0xffffU & vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
           [0U][2U]);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__4__KET____DOT__xinslice[1U] 
        = (0xffffU & vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
           [1U][2U]);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__4__KET____DOT__xinslice[2U] 
        = (0xffffU & vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
           [2U][2U]);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__4__KET____DOT__xinslice[3U] 
        = (0xffffU & vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
           [3U][2U]);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__4__KET____DOT__xinslice[4U] 
        = (0xffffU & vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
           [4U][2U]);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__4__KET____DOT__xinslice[5U] 
        = (0xffffU & vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
           [5U][2U]);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__4__KET____DOT__xinslice[6U] 
        = (0xffffU & vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
           [6U][2U]);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__4__KET____DOT__xinslice[7U] 
        = (0xffffU & vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
           [7U][2U]);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__5__KET____DOT__xinslice[0U] 
        = (vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
           [0U][2U] >> 0x10U);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__5__KET____DOT__xinslice[1U] 
        = (vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
           [1U][2U] >> 0x10U);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__5__KET____DOT__xinslice[2U] 
        = (vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
           [2U][2U] >> 0x10U);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__5__KET____DOT__xinslice[3U] 
        = (vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
           [3U][2U] >> 0x10U);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__5__KET____DOT__xinslice[4U] 
        = (vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
           [4U][2U] >> 0x10U);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__5__KET____DOT__xinslice[5U] 
        = (vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
           [5U][2U] >> 0x10U);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__5__KET____DOT__xinslice[6U] 
        = (vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
           [6U][2U] >> 0x10U);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__5__KET____DOT__xinslice[7U] 
        = (vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
           [7U][2U] >> 0x10U);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__6__KET____DOT__xinslice[0U] 
        = (0xffffU & vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
           [0U][3U]);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__6__KET____DOT__xinslice[1U] 
        = (0xffffU & vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
           [1U][3U]);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__6__KET____DOT__xinslice[2U] 
        = (0xffffU & vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
           [2U][3U]);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__6__KET____DOT__xinslice[3U] 
        = (0xffffU & vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
           [3U][3U]);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__6__KET____DOT__xinslice[4U] 
        = (0xffffU & vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
           [4U][3U]);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__6__KET____DOT__xinslice[5U] 
        = (0xffffU & vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
           [5U][3U]);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__6__KET____DOT__xinslice[6U] 
        = (0xffffU & vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
           [6U][3U]);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__6__KET____DOT__xinslice[7U] 
        = (0xffffU & vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
           [7U][3U]);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__7__KET____DOT__xinslice[0U] 
        = (vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
           [0U][3U] >> 0x10U);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__7__KET____DOT__xinslice[1U] 
        = (vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
           [1U][3U] >> 0x10U);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__7__KET____DOT__xinslice[2U] 
        = (vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
           [2U][3U] >> 0x10U);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__7__KET____DOT__xinslice[3U] 
        = (vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
           [3U][3U] >> 0x10U);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__7__KET____DOT__xinslice[4U] 
        = (vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
           [4U][3U] >> 0x10U);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__7__KET____DOT__xinslice[5U] 
        = (vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
           [5U][3U] >> 0x10U);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__7__KET____DOT__xinslice[6U] 
        = (vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
           [6U][3U] >> 0x10U);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__7__KET____DOT__xinslice[7U] 
        = (vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
           [7U][3U] >> 0x10U);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__8__KET____DOT__xinslice[0U] 
        = (0xffffU & vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
           [0U][4U]);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__8__KET____DOT__xinslice[1U] 
        = (0xffffU & vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
           [1U][4U]);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__8__KET____DOT__xinslice[2U] 
        = (0xffffU & vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
           [2U][4U]);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__8__KET____DOT__xinslice[3U] 
        = (0xffffU & vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
           [3U][4U]);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__8__KET____DOT__xinslice[4U] 
        = (0xffffU & vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
           [4U][4U]);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__8__KET____DOT__xinslice[5U] 
        = (0xffffU & vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
           [5U][4U]);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__8__KET____DOT__xinslice[6U] 
        = (0xffffU & vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
           [6U][4U]);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__8__KET____DOT__xinslice[7U] 
        = (0xffffU & vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
           [7U][4U]);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__9__KET____DOT__xinslice[0U] 
        = (vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
           [0U][4U] >> 0x10U);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__9__KET____DOT__xinslice[1U] 
        = (vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
           [1U][4U] >> 0x10U);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__9__KET____DOT__xinslice[2U] 
        = (vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
           [2U][4U] >> 0x10U);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__9__KET____DOT__xinslice[3U] 
        = (vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
           [3U][4U] >> 0x10U);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__9__KET____DOT__xinslice[4U] 
        = (vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
           [4U][4U] >> 0x10U);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__9__KET____DOT__xinslice[5U] 
        = (vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
           [5U][4U] >> 0x10U);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__9__KET____DOT__xinslice[6U] 
        = (vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
           [6U][4U] >> 0x10U);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__9__KET____DOT__xinslice[7U] 
        = (vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
           [7U][4U] >> 0x10U);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__10__KET____DOT__xinslice[0U] 
        = (0xffffU & vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
           [0U][5U]);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__10__KET____DOT__xinslice[1U] 
        = (0xffffU & vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
           [1U][5U]);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__10__KET____DOT__xinslice[2U] 
        = (0xffffU & vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
           [2U][5U]);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__10__KET____DOT__xinslice[3U] 
        = (0xffffU & vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
           [3U][5U]);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__10__KET____DOT__xinslice[4U] 
        = (0xffffU & vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
           [4U][5U]);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__10__KET____DOT__xinslice[5U] 
        = (0xffffU & vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
           [5U][5U]);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__10__KET____DOT__xinslice[6U] 
        = (0xffffU & vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
           [6U][5U]);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__10__KET____DOT__xinslice[7U] 
        = (0xffffU & vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
           [7U][5U]);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__11__KET____DOT__xinslice[0U] 
        = (vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
           [0U][5U] >> 0x10U);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__11__KET____DOT__xinslice[1U] 
        = (vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
           [1U][5U] >> 0x10U);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__11__KET____DOT__xinslice[2U] 
        = (vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
           [2U][5U] >> 0x10U);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__11__KET____DOT__xinslice[3U] 
        = (vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
           [3U][5U] >> 0x10U);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__11__KET____DOT__xinslice[4U] 
        = (vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
           [4U][5U] >> 0x10U);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__11__KET____DOT__xinslice[5U] 
        = (vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
           [5U][5U] >> 0x10U);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__11__KET____DOT__xinslice[6U] 
        = (vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
           [6U][5U] >> 0x10U);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__11__KET____DOT__xinslice[7U] 
        = (vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
           [7U][5U] >> 0x10U);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__12__KET____DOT__xinslice[0U] 
        = (0xffffU & vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
           [0U][6U]);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__12__KET____DOT__xinslice[1U] 
        = (0xffffU & vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
           [1U][6U]);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__12__KET____DOT__xinslice[2U] 
        = (0xffffU & vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
           [2U][6U]);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__12__KET____DOT__xinslice[3U] 
        = (0xffffU & vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
           [3U][6U]);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__12__KET____DOT__xinslice[4U] 
        = (0xffffU & vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
           [4U][6U]);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__12__KET____DOT__xinslice[5U] 
        = (0xffffU & vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
           [5U][6U]);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__12__KET____DOT__xinslice[6U] 
        = (0xffffU & vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
           [6U][6U]);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__12__KET____DOT__xinslice[7U] 
        = (0xffffU & vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
           [7U][6U]);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__13__KET____DOT__xinslice[0U] 
        = (vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
           [0U][6U] >> 0x10U);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__13__KET____DOT__xinslice[1U] 
        = (vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
           [1U][6U] >> 0x10U);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__13__KET____DOT__xinslice[2U] 
        = (vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
           [2U][6U] >> 0x10U);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__13__KET____DOT__xinslice[3U] 
        = (vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
           [3U][6U] >> 0x10U);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__13__KET____DOT__xinslice[4U] 
        = (vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
           [4U][6U] >> 0x10U);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__13__KET____DOT__xinslice[5U] 
        = (vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
           [5U][6U] >> 0x10U);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__13__KET____DOT__xinslice[6U] 
        = (vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
           [6U][6U] >> 0x10U);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__13__KET____DOT__xinslice[7U] 
        = (vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
           [7U][6U] >> 0x10U);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__14__KET____DOT__xinslice[0U] 
        = (0xffffU & vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
           [0U][7U]);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__14__KET____DOT__xinslice[1U] 
        = (0xffffU & vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
           [1U][7U]);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__14__KET____DOT__xinslice[2U] 
        = (0xffffU & vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
           [2U][7U]);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__14__KET____DOT__xinslice[3U] 
        = (0xffffU & vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
           [3U][7U]);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__14__KET____DOT__xinslice[4U] 
        = (0xffffU & vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
           [4U][7U]);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__14__KET____DOT__xinslice[5U] 
        = (0xffffU & vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
           [5U][7U]);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__14__KET____DOT__xinslice[6U] 
        = (0xffffU & vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
           [6U][7U]);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__14__KET____DOT__xinslice[7U] 
        = (0xffffU & vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
           [7U][7U]);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__15__KET____DOT__xinslice[0U] 
        = (vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
           [0U][7U] >> 0x10U);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__15__KET____DOT__xinslice[1U] 
        = (vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
           [1U][7U] >> 0x10U);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__15__KET____DOT__xinslice[2U] 
        = (vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
           [2U][7U] >> 0x10U);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__15__KET____DOT__xinslice[3U] 
        = (vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
           [3U][7U] >> 0x10U);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__15__KET____DOT__xinslice[4U] 
        = (vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
           [4U][7U] >> 0x10U);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__15__KET____DOT__xinslice[5U] 
        = (vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
           [5U][7U] >> 0x10U);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__15__KET____DOT__xinslice[6U] 
        = (vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
           [6U][7U] >> 0x10U);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__15__KET____DOT__xinslice[7U] 
        = (vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin
           [7U][7U] >> 0x10U);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__yin[0U][0U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
        [0U][0U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__yin[0U][1U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
        [0U][1U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__yin[0U][2U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
        [0U][2U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__yin[0U][3U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
        [0U][3U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__yin[0U][4U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
        [0U][4U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__yin[0U][5U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
        [0U][5U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__yin[0U][6U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
        [0U][6U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__yin[0U][7U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
        [0U][7U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__yin[1U][0U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
        [1U][0U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__yin[1U][1U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
        [1U][1U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__yin[1U][2U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
        [1U][2U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__yin[1U][3U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
        [1U][3U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__yin[1U][4U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
        [1U][4U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__yin[1U][5U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
        [1U][5U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__yin[1U][6U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
        [1U][6U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__yin[1U][7U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
        [1U][7U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__yin[2U][0U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
        [2U][0U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__yin[2U][1U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
        [2U][1U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__yin[2U][2U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
        [2U][2U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__yin[2U][3U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
        [2U][3U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__yin[2U][4U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
        [2U][4U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__yin[2U][5U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
        [2U][5U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__yin[2U][6U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
        [2U][6U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__yin[2U][7U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
        [2U][7U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__yin[3U][0U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
        [3U][0U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__yin[3U][1U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
        [3U][1U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__yin[3U][2U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
        [3U][2U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__yin[3U][3U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
        [3U][3U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__yin[3U][4U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
        [3U][4U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__yin[3U][5U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
        [3U][5U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__yin[3U][6U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
        [3U][6U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__yin[3U][7U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
        [3U][7U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__yin[4U][0U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
        [4U][0U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__yin[4U][1U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
        [4U][1U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__yin[4U][2U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
        [4U][2U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__yin[4U][3U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
        [4U][3U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__yin[4U][4U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
        [4U][4U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__yin[4U][5U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
        [4U][5U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__yin[4U][6U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
        [4U][6U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__yin[4U][7U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
        [4U][7U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__yin[5U][0U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
        [5U][0U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__yin[5U][1U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
        [5U][1U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__yin[5U][2U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
        [5U][2U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__yin[5U][3U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
        [5U][3U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__yin[5U][4U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
        [5U][4U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__yin[5U][5U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
        [5U][5U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__yin[5U][6U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
        [5U][6U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__yin[5U][7U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
        [5U][7U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__yin[6U][0U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
        [6U][0U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__yin[6U][1U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
        [6U][1U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__yin[6U][2U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
        [6U][2U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__yin[6U][3U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
        [6U][3U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__yin[6U][4U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
        [6U][4U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__yin[6U][5U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
        [6U][5U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__yin[6U][6U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
        [6U][6U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__yin[6U][7U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
        [6U][7U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__yin[7U][0U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
        [7U][0U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__yin[7U][1U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
        [7U][1U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__yin[7U][2U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
        [7U][2U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__yin[7U][3U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
        [7U][3U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__yin[7U][4U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
        [7U][4U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__yin[7U][5U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
        [7U][5U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__yin[7U][6U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
        [7U][6U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__yin[7U][7U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
        [7U][7U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__0__KET____DOT__yinslice[0U] 
        = (0xffffU & vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
           [0U][0U]);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__0__KET____DOT__yinslice[1U] 
        = (0xffffU & vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
           [1U][0U]);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__0__KET____DOT__yinslice[2U] 
        = (0xffffU & vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
           [2U][0U]);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__0__KET____DOT__yinslice[3U] 
        = (0xffffU & vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
           [3U][0U]);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__0__KET____DOT__yinslice[4U] 
        = (0xffffU & vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
           [4U][0U]);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__0__KET____DOT__yinslice[5U] 
        = (0xffffU & vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
           [5U][0U]);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__0__KET____DOT__yinslice[6U] 
        = (0xffffU & vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
           [6U][0U]);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__0__KET____DOT__yinslice[7U] 
        = (0xffffU & vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
           [7U][0U]);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__1__KET____DOT__yinslice[0U] 
        = (vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
           [0U][0U] >> 0x10U);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__1__KET____DOT__yinslice[1U] 
        = (vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
           [1U][0U] >> 0x10U);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__1__KET____DOT__yinslice[2U] 
        = (vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
           [2U][0U] >> 0x10U);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__1__KET____DOT__yinslice[3U] 
        = (vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
           [3U][0U] >> 0x10U);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__1__KET____DOT__yinslice[4U] 
        = (vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
           [4U][0U] >> 0x10U);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__1__KET____DOT__yinslice[5U] 
        = (vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
           [5U][0U] >> 0x10U);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__1__KET____DOT__yinslice[6U] 
        = (vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
           [6U][0U] >> 0x10U);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__1__KET____DOT__yinslice[7U] 
        = (vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
           [7U][0U] >> 0x10U);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__2__KET____DOT__yinslice[0U] 
        = (0xffffU & vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
           [0U][1U]);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__2__KET____DOT__yinslice[1U] 
        = (0xffffU & vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
           [1U][1U]);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__2__KET____DOT__yinslice[2U] 
        = (0xffffU & vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
           [2U][1U]);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__2__KET____DOT__yinslice[3U] 
        = (0xffffU & vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
           [3U][1U]);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__2__KET____DOT__yinslice[4U] 
        = (0xffffU & vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
           [4U][1U]);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__2__KET____DOT__yinslice[5U] 
        = (0xffffU & vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
           [5U][1U]);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__2__KET____DOT__yinslice[6U] 
        = (0xffffU & vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
           [6U][1U]);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__2__KET____DOT__yinslice[7U] 
        = (0xffffU & vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
           [7U][1U]);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__3__KET____DOT__yinslice[0U] 
        = (vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
           [0U][1U] >> 0x10U);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__3__KET____DOT__yinslice[1U] 
        = (vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
           [1U][1U] >> 0x10U);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__3__KET____DOT__yinslice[2U] 
        = (vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
           [2U][1U] >> 0x10U);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__3__KET____DOT__yinslice[3U] 
        = (vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
           [3U][1U] >> 0x10U);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__3__KET____DOT__yinslice[4U] 
        = (vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
           [4U][1U] >> 0x10U);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__3__KET____DOT__yinslice[5U] 
        = (vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
           [5U][1U] >> 0x10U);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__3__KET____DOT__yinslice[6U] 
        = (vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
           [6U][1U] >> 0x10U);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__3__KET____DOT__yinslice[7U] 
        = (vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
           [7U][1U] >> 0x10U);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__4__KET____DOT__yinslice[0U] 
        = (0xffffU & vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
           [0U][2U]);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__4__KET____DOT__yinslice[1U] 
        = (0xffffU & vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
           [1U][2U]);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__4__KET____DOT__yinslice[2U] 
        = (0xffffU & vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
           [2U][2U]);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__4__KET____DOT__yinslice[3U] 
        = (0xffffU & vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
           [3U][2U]);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__4__KET____DOT__yinslice[4U] 
        = (0xffffU & vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
           [4U][2U]);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__4__KET____DOT__yinslice[5U] 
        = (0xffffU & vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
           [5U][2U]);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__4__KET____DOT__yinslice[6U] 
        = (0xffffU & vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
           [6U][2U]);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__4__KET____DOT__yinslice[7U] 
        = (0xffffU & vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
           [7U][2U]);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__5__KET____DOT__yinslice[0U] 
        = (vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
           [0U][2U] >> 0x10U);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__5__KET____DOT__yinslice[1U] 
        = (vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
           [1U][2U] >> 0x10U);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__5__KET____DOT__yinslice[2U] 
        = (vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
           [2U][2U] >> 0x10U);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__5__KET____DOT__yinslice[3U] 
        = (vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
           [3U][2U] >> 0x10U);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__5__KET____DOT__yinslice[4U] 
        = (vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
           [4U][2U] >> 0x10U);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__5__KET____DOT__yinslice[5U] 
        = (vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
           [5U][2U] >> 0x10U);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__5__KET____DOT__yinslice[6U] 
        = (vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
           [6U][2U] >> 0x10U);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__5__KET____DOT__yinslice[7U] 
        = (vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
           [7U][2U] >> 0x10U);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__6__KET____DOT__yinslice[0U] 
        = (0xffffU & vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
           [0U][3U]);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__6__KET____DOT__yinslice[1U] 
        = (0xffffU & vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
           [1U][3U]);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__6__KET____DOT__yinslice[2U] 
        = (0xffffU & vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
           [2U][3U]);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__6__KET____DOT__yinslice[3U] 
        = (0xffffU & vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
           [3U][3U]);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__6__KET____DOT__yinslice[4U] 
        = (0xffffU & vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
           [4U][3U]);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__6__KET____DOT__yinslice[5U] 
        = (0xffffU & vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
           [5U][3U]);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__6__KET____DOT__yinslice[6U] 
        = (0xffffU & vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
           [6U][3U]);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__6__KET____DOT__yinslice[7U] 
        = (0xffffU & vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
           [7U][3U]);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__7__KET____DOT__yinslice[0U] 
        = (vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
           [0U][3U] >> 0x10U);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__7__KET____DOT__yinslice[1U] 
        = (vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
           [1U][3U] >> 0x10U);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__7__KET____DOT__yinslice[2U] 
        = (vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
           [2U][3U] >> 0x10U);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__7__KET____DOT__yinslice[3U] 
        = (vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
           [3U][3U] >> 0x10U);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__7__KET____DOT__yinslice[4U] 
        = (vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
           [4U][3U] >> 0x10U);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__7__KET____DOT__yinslice[5U] 
        = (vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
           [5U][3U] >> 0x10U);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__7__KET____DOT__yinslice[6U] 
        = (vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
           [6U][3U] >> 0x10U);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__7__KET____DOT__yinslice[7U] 
        = (vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
           [7U][3U] >> 0x10U);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__8__KET____DOT__yinslice[0U] 
        = (0xffffU & vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
           [0U][4U]);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__8__KET____DOT__yinslice[1U] 
        = (0xffffU & vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
           [1U][4U]);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__8__KET____DOT__yinslice[2U] 
        = (0xffffU & vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
           [2U][4U]);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__8__KET____DOT__yinslice[3U] 
        = (0xffffU & vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
           [3U][4U]);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__8__KET____DOT__yinslice[4U] 
        = (0xffffU & vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
           [4U][4U]);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__8__KET____DOT__yinslice[5U] 
        = (0xffffU & vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
           [5U][4U]);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__8__KET____DOT__yinslice[6U] 
        = (0xffffU & vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
           [6U][4U]);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__8__KET____DOT__yinslice[7U] 
        = (0xffffU & vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
           [7U][4U]);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__9__KET____DOT__yinslice[0U] 
        = (vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
           [0U][4U] >> 0x10U);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__9__KET____DOT__yinslice[1U] 
        = (vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
           [1U][4U] >> 0x10U);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__9__KET____DOT__yinslice[2U] 
        = (vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
           [2U][4U] >> 0x10U);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__9__KET____DOT__yinslice[3U] 
        = (vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
           [3U][4U] >> 0x10U);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__9__KET____DOT__yinslice[4U] 
        = (vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
           [4U][4U] >> 0x10U);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__9__KET____DOT__yinslice[5U] 
        = (vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
           [5U][4U] >> 0x10U);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__9__KET____DOT__yinslice[6U] 
        = (vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
           [6U][4U] >> 0x10U);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__9__KET____DOT__yinslice[7U] 
        = (vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
           [7U][4U] >> 0x10U);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__10__KET____DOT__yinslice[0U] 
        = (0xffffU & vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
           [0U][5U]);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__10__KET____DOT__yinslice[1U] 
        = (0xffffU & vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
           [1U][5U]);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__10__KET____DOT__yinslice[2U] 
        = (0xffffU & vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
           [2U][5U]);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__10__KET____DOT__yinslice[3U] 
        = (0xffffU & vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
           [3U][5U]);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__10__KET____DOT__yinslice[4U] 
        = (0xffffU & vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
           [4U][5U]);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__10__KET____DOT__yinslice[5U] 
        = (0xffffU & vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
           [5U][5U]);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__10__KET____DOT__yinslice[6U] 
        = (0xffffU & vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
           [6U][5U]);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__10__KET____DOT__yinslice[7U] 
        = (0xffffU & vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
           [7U][5U]);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__11__KET____DOT__yinslice[0U] 
        = (vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
           [0U][5U] >> 0x10U);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__11__KET____DOT__yinslice[1U] 
        = (vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
           [1U][5U] >> 0x10U);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__11__KET____DOT__yinslice[2U] 
        = (vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
           [2U][5U] >> 0x10U);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__11__KET____DOT__yinslice[3U] 
        = (vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
           [3U][5U] >> 0x10U);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__11__KET____DOT__yinslice[4U] 
        = (vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
           [4U][5U] >> 0x10U);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__11__KET____DOT__yinslice[5U] 
        = (vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
           [5U][5U] >> 0x10U);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__11__KET____DOT__yinslice[6U] 
        = (vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
           [6U][5U] >> 0x10U);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__11__KET____DOT__yinslice[7U] 
        = (vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
           [7U][5U] >> 0x10U);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__12__KET____DOT__yinslice[0U] 
        = (0xffffU & vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
           [0U][6U]);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__12__KET____DOT__yinslice[1U] 
        = (0xffffU & vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
           [1U][6U]);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__12__KET____DOT__yinslice[2U] 
        = (0xffffU & vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
           [2U][6U]);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__12__KET____DOT__yinslice[3U] 
        = (0xffffU & vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
           [3U][6U]);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__12__KET____DOT__yinslice[4U] 
        = (0xffffU & vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
           [4U][6U]);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__12__KET____DOT__yinslice[5U] 
        = (0xffffU & vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
           [5U][6U]);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__12__KET____DOT__yinslice[6U] 
        = (0xffffU & vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
           [6U][6U]);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__12__KET____DOT__yinslice[7U] 
        = (0xffffU & vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
           [7U][6U]);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__13__KET____DOT__yinslice[0U] 
        = (vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
           [0U][6U] >> 0x10U);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__13__KET____DOT__yinslice[1U] 
        = (vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
           [1U][6U] >> 0x10U);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__13__KET____DOT__yinslice[2U] 
        = (vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
           [2U][6U] >> 0x10U);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__13__KET____DOT__yinslice[3U] 
        = (vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
           [3U][6U] >> 0x10U);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__13__KET____DOT__yinslice[4U] 
        = (vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
           [4U][6U] >> 0x10U);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__13__KET____DOT__yinslice[5U] 
        = (vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
           [5U][6U] >> 0x10U);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__13__KET____DOT__yinslice[6U] 
        = (vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
           [6U][6U] >> 0x10U);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__13__KET____DOT__yinslice[7U] 
        = (vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
           [7U][6U] >> 0x10U);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__14__KET____DOT__yinslice[0U] 
        = (0xffffU & vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
           [0U][7U]);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__14__KET____DOT__yinslice[1U] 
        = (0xffffU & vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
           [1U][7U]);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__14__KET____DOT__yinslice[2U] 
        = (0xffffU & vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
           [2U][7U]);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__14__KET____DOT__yinslice[3U] 
        = (0xffffU & vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
           [3U][7U]);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__14__KET____DOT__yinslice[4U] 
        = (0xffffU & vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
           [4U][7U]);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__14__KET____DOT__yinslice[5U] 
        = (0xffffU & vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
           [5U][7U]);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__14__KET____DOT__yinslice[6U] 
        = (0xffffU & vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
           [6U][7U]);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__14__KET____DOT__yinslice[7U] 
        = (0xffffU & vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
           [7U][7U]);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__15__KET____DOT__yinslice[0U] 
        = (vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
           [0U][7U] >> 0x10U);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__15__KET____DOT__yinslice[1U] 
        = (vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
           [1U][7U] >> 0x10U);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__15__KET____DOT__yinslice[2U] 
        = (vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
           [2U][7U] >> 0x10U);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__15__KET____DOT__yinslice[3U] 
        = (vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
           [3U][7U] >> 0x10U);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__15__KET____DOT__yinslice[4U] 
        = (vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
           [4U][7U] >> 0x10U);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__15__KET____DOT__yinslice[5U] 
        = (vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
           [5U][7U] >> 0x10U);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__15__KET____DOT__yinslice[6U] 
        = (vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
           [6U][7U] >> 0x10U);
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__15__KET____DOT__yinslice[7U] 
        = (vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin
           [7U][7U] >> 0x10U);
    vlSelf->dsp_sim_toplevel__DOT__dac[0U][0U] = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac
        [0U][0U];
    vlSelf->dsp_sim_toplevel__DOT__dac[0U][1U] = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac
        [0U][1U];
    vlSelf->dsp_sim_toplevel__DOT__dac[0U][2U] = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac
        [0U][2U];
    vlSelf->dsp_sim_toplevel__DOT__dac[0U][3U] = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac
        [0U][3U];
    vlSelf->dsp_sim_toplevel__DOT__dac[0U][4U] = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac
        [0U][4U];
    vlSelf->dsp_sim_toplevel__DOT__dac[0U][5U] = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac
        [0U][5U];
    vlSelf->dsp_sim_toplevel__DOT__dac[0U][6U] = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac
        [0U][6U];
    vlSelf->dsp_sim_toplevel__DOT__dac[0U][7U] = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac
        [0U][7U];
    vlSelf->dsp_sim_toplevel__DOT__dac[1U][0U] = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac
        [1U][0U];
    vlSelf->dsp_sim_toplevel__DOT__dac[1U][1U] = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac
        [1U][1U];
    vlSelf->dsp_sim_toplevel__DOT__dac[1U][2U] = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac
        [1U][2U];
    vlSelf->dsp_sim_toplevel__DOT__dac[1U][3U] = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac
        [1U][3U];
    vlSelf->dsp_sim_toplevel__DOT__dac[1U][4U] = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac
        [1U][4U];
    vlSelf->dsp_sim_toplevel__DOT__dac[1U][5U] = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac
        [1U][5U];
    vlSelf->dsp_sim_toplevel__DOT__dac[1U][6U] = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac
        [1U][6U];
    vlSelf->dsp_sim_toplevel__DOT__dac[1U][7U] = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac
        [1U][7U];
    vlSelf->dsp_sim_toplevel__DOT__dac[2U][0U] = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac
        [2U][0U];
    vlSelf->dsp_sim_toplevel__DOT__dac[2U][1U] = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac
        [2U][1U];
    vlSelf->dsp_sim_toplevel__DOT__dac[2U][2U] = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac
        [2U][2U];
    vlSelf->dsp_sim_toplevel__DOT__dac[2U][3U] = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac
        [2U][3U];
    vlSelf->dsp_sim_toplevel__DOT__dac[2U][4U] = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac
        [2U][4U];
    vlSelf->dsp_sim_toplevel__DOT__dac[2U][5U] = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac
        [2U][5U];
    vlSelf->dsp_sim_toplevel__DOT__dac[2U][6U] = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac
        [2U][6U];
    vlSelf->dsp_sim_toplevel__DOT__dac[2U][7U] = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac
        [2U][7U];
    vlSelf->dsp_sim_toplevel__DOT__dac[3U][0U] = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac
        [3U][0U];
    vlSelf->dsp_sim_toplevel__DOT__dac[3U][1U] = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac
        [3U][1U];
    vlSelf->dsp_sim_toplevel__DOT__dac[3U][2U] = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac
        [3U][2U];
    vlSelf->dsp_sim_toplevel__DOT__dac[3U][3U] = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac
        [3U][3U];
    vlSelf->dsp_sim_toplevel__DOT__dac[3U][4U] = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac
        [3U][4U];
    vlSelf->dsp_sim_toplevel__DOT__dac[3U][5U] = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac
        [3U][5U];
    vlSelf->dsp_sim_toplevel__DOT__dac[3U][6U] = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac
        [3U][6U];
    vlSelf->dsp_sim_toplevel__DOT__dac[3U][7U] = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac
        [3U][7U];
    vlSelf->dsp_sim_toplevel__DOT__dac[4U][0U] = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac
        [4U][0U];
    vlSelf->dsp_sim_toplevel__DOT__dac[4U][1U] = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac
        [4U][1U];
    vlSelf->dsp_sim_toplevel__DOT__dac[4U][2U] = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac
        [4U][2U];
    vlSelf->dsp_sim_toplevel__DOT__dac[4U][3U] = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac
        [4U][3U];
    vlSelf->dsp_sim_toplevel__DOT__dac[4U][4U] = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac
        [4U][4U];
    vlSelf->dsp_sim_toplevel__DOT__dac[4U][5U] = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac
        [4U][5U];
    vlSelf->dsp_sim_toplevel__DOT__dac[4U][6U] = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac
        [4U][6U];
    vlSelf->dsp_sim_toplevel__DOT__dac[4U][7U] = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac
        [4U][7U];
    vlSelf->dsp_sim_toplevel__DOT__dac[5U][0U] = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac
        [5U][0U];
    vlSelf->dsp_sim_toplevel__DOT__dac[5U][1U] = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac
        [5U][1U];
    vlSelf->dsp_sim_toplevel__DOT__dac[5U][2U] = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac
        [5U][2U];
    vlSelf->dsp_sim_toplevel__DOT__dac[5U][3U] = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac
        [5U][3U];
    vlSelf->dsp_sim_toplevel__DOT__dac[5U][4U] = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac
        [5U][4U];
    vlSelf->dsp_sim_toplevel__DOT__dac[5U][5U] = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac
        [5U][5U];
    vlSelf->dsp_sim_toplevel__DOT__dac[5U][6U] = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac
        [5U][6U];
    vlSelf->dsp_sim_toplevel__DOT__dac[5U][7U] = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac
        [5U][7U];
    vlSelf->dsp_sim_toplevel__DOT__dac[6U][0U] = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac
        [6U][0U];
    vlSelf->dsp_sim_toplevel__DOT__dac[6U][1U] = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac
        [6U][1U];
    vlSelf->dsp_sim_toplevel__DOT__dac[6U][2U] = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac
        [6U][2U];
    vlSelf->dsp_sim_toplevel__DOT__dac[6U][3U] = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac
        [6U][3U];
    vlSelf->dsp_sim_toplevel__DOT__dac[6U][4U] = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac
        [6U][4U];
    vlSelf->dsp_sim_toplevel__DOT__dac[6U][5U] = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac
        [6U][5U];
    vlSelf->dsp_sim_toplevel__DOT__dac[6U][6U] = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac
        [6U][6U];
    vlSelf->dsp_sim_toplevel__DOT__dac[6U][7U] = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac
        [6U][7U];
    vlSelf->dsp_sim_toplevel__DOT__dac[7U][0U] = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac
        [7U][0U];
    vlSelf->dsp_sim_toplevel__DOT__dac[7U][1U] = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac
        [7U][1U];
    vlSelf->dsp_sim_toplevel__DOT__dac[7U][2U] = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac
        [7U][2U];
    vlSelf->dsp_sim_toplevel__DOT__dac[7U][3U] = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac
        [7U][3U];
    vlSelf->dsp_sim_toplevel__DOT__dac[7U][4U] = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac
        [7U][4U];
    vlSelf->dsp_sim_toplevel__DOT__dac[7U][5U] = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac
        [7U][5U];
    vlSelf->dsp_sim_toplevel__DOT__dac[7U][6U] = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac
        [7U][6U];
    vlSelf->dsp_sim_toplevel__DOT__dac[7U][7U] = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac
        [7U][7U];
    vlSelf->dsp_sim_toplevel__DOT__dac[8U][0U] = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac
        [8U][0U];
    vlSelf->dsp_sim_toplevel__DOT__dac[8U][1U] = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac
        [8U][1U];
    vlSelf->dsp_sim_toplevel__DOT__dac[8U][2U] = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac
        [8U][2U];
    vlSelf->dsp_sim_toplevel__DOT__dac[8U][3U] = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac
        [8U][3U];
    vlSelf->dsp_sim_toplevel__DOT__dac[8U][4U] = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac
        [8U][4U];
    vlSelf->dsp_sim_toplevel__DOT__dac[8U][5U] = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac
        [8U][5U];
    vlSelf->dsp_sim_toplevel__DOT__dac[8U][6U] = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac
        [8U][6U];
    vlSelf->dsp_sim_toplevel__DOT__dac[8U][7U] = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac
        [8U][7U];
    vlSelf->dsp_sim_toplevel__DOT__dac[9U][0U] = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac
        [9U][0U];
    vlSelf->dsp_sim_toplevel__DOT__dac[9U][1U] = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac
        [9U][1U];
    vlSelf->dsp_sim_toplevel__DOT__dac[9U][2U] = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac
        [9U][2U];
    vlSelf->dsp_sim_toplevel__DOT__dac[9U][3U] = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac
        [9U][3U];
    vlSelf->dsp_sim_toplevel__DOT__dac[9U][4U] = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac
        [9U][4U];
    vlSelf->dsp_sim_toplevel__DOT__dac[9U][5U] = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac
        [9U][5U];
    vlSelf->dsp_sim_toplevel__DOT__dac[9U][6U] = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac
        [9U][6U];
    vlSelf->dsp_sim_toplevel__DOT__dac[9U][7U] = vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac
        [9U][7U];
    vlSelf->dsp_sim_toplevel__DOT__dac[0xaU][0U] = 
        vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac
        [0xaU][0U];
    vlSelf->dsp_sim_toplevel__DOT__dac[0xaU][1U] = 
        vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac
        [0xaU][1U];
    vlSelf->dsp_sim_toplevel__DOT__dac[0xaU][2U] = 
        vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac
        [0xaU][2U];
    vlSelf->dsp_sim_toplevel__DOT__dac[0xaU][3U] = 
        vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac
        [0xaU][3U];
    vlSelf->dsp_sim_toplevel__DOT__dac[0xaU][4U] = 
        vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac
        [0xaU][4U];
    vlSelf->dsp_sim_toplevel__DOT__dac[0xaU][5U] = 
        vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac
        [0xaU][5U];
    vlSelf->dsp_sim_toplevel__DOT__dac[0xaU][6U] = 
        vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac
        [0xaU][6U];
    vlSelf->dsp_sim_toplevel__DOT__dac[0xaU][7U] = 
        vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac
        [0xaU][7U];
    vlSelf->dsp_sim_toplevel__DOT__dac[0xbU][0U] = 
        vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac
        [0xbU][0U];
    vlSelf->dsp_sim_toplevel__DOT__dac[0xbU][1U] = 
        vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac
        [0xbU][1U];
    vlSelf->dsp_sim_toplevel__DOT__dac[0xbU][2U] = 
        vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac
        [0xbU][2U];
    vlSelf->dsp_sim_toplevel__DOT__dac[0xbU][3U] = 
        vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac
        [0xbU][3U];
    vlSelf->dsp_sim_toplevel__DOT__dac[0xbU][4U] = 
        vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac
        [0xbU][4U];
    vlSelf->dsp_sim_toplevel__DOT__dac[0xbU][5U] = 
        vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac
        [0xbU][5U];
    vlSelf->dsp_sim_toplevel__DOT__dac[0xbU][6U] = 
        vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac
        [0xbU][6U];
    vlSelf->dsp_sim_toplevel__DOT__dac[0xbU][7U] = 
        vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac
        [0xbU][7U];
    vlSelf->dsp_sim_toplevel__DOT__dac[0xcU][0U] = 
        vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac
        [0xcU][0U];
    vlSelf->dsp_sim_toplevel__DOT__dac[0xcU][1U] = 
        vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac
        [0xcU][1U];
    vlSelf->dsp_sim_toplevel__DOT__dac[0xcU][2U] = 
        vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac
        [0xcU][2U];
    vlSelf->dsp_sim_toplevel__DOT__dac[0xcU][3U] = 
        vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac
        [0xcU][3U];
    vlSelf->dsp_sim_toplevel__DOT__dac[0xcU][4U] = 
        vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac
        [0xcU][4U];
    vlSelf->dsp_sim_toplevel__DOT__dac[0xcU][5U] = 
        vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac
        [0xcU][5U];
    vlSelf->dsp_sim_toplevel__DOT__dac[0xcU][6U] = 
        vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac
        [0xcU][6U];
    vlSelf->dsp_sim_toplevel__DOT__dac[0xcU][7U] = 
        vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac
        [0xcU][7U];
    vlSelf->dsp_sim_toplevel__DOT__dac[0xdU][0U] = 
        vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac
        [0xdU][0U];
    vlSelf->dsp_sim_toplevel__DOT__dac[0xdU][1U] = 
        vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac
        [0xdU][1U];
    vlSelf->dsp_sim_toplevel__DOT__dac[0xdU][2U] = 
        vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac
        [0xdU][2U];
    vlSelf->dsp_sim_toplevel__DOT__dac[0xdU][3U] = 
        vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac
        [0xdU][3U];
    vlSelf->dsp_sim_toplevel__DOT__dac[0xdU][4U] = 
        vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac
        [0xdU][4U];
    vlSelf->dsp_sim_toplevel__DOT__dac[0xdU][5U] = 
        vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac
        [0xdU][5U];
    vlSelf->dsp_sim_toplevel__DOT__dac[0xdU][6U] = 
        vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac
        [0xdU][6U];
    vlSelf->dsp_sim_toplevel__DOT__dac[0xdU][7U] = 
        vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac
        [0xdU][7U];
    vlSelf->dsp_sim_toplevel__DOT__dac[0xeU][0U] = 
        vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac
        [0xeU][0U];
    vlSelf->dsp_sim_toplevel__DOT__dac[0xeU][1U] = 
        vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac
        [0xeU][1U];
    vlSelf->dsp_sim_toplevel__DOT__dac[0xeU][2U] = 
        vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac
        [0xeU][2U];
    vlSelf->dsp_sim_toplevel__DOT__dac[0xeU][3U] = 
        vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac
        [0xeU][3U];
    vlSelf->dsp_sim_toplevel__DOT__dac[0xeU][4U] = 
        vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac
        [0xeU][4U];
    vlSelf->dsp_sim_toplevel__DOT__dac[0xeU][5U] = 
        vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac
        [0xeU][5U];
    vlSelf->dsp_sim_toplevel__DOT__dac[0xeU][6U] = 
        vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac
        [0xeU][6U];
    vlSelf->dsp_sim_toplevel__DOT__dac[0xeU][7U] = 
        vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac
        [0xeU][7U];
    vlSelf->dsp_sim_toplevel__DOT__dac[0xfU][0U] = 
        vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac
        [0xfU][0U];
    vlSelf->dsp_sim_toplevel__DOT__dac[0xfU][1U] = 
        vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac
        [0xfU][1U];
    vlSelf->dsp_sim_toplevel__DOT__dac[0xfU][2U] = 
        vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac
        [0xfU][2U];
    vlSelf->dsp_sim_toplevel__DOT__dac[0xfU][3U] = 
        vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac
        [0xfU][3U];
    vlSelf->dsp_sim_toplevel__DOT__dac[0xfU][4U] = 
        vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac
        [0xfU][4U];
    vlSelf->dsp_sim_toplevel__DOT__dac[0xfU][5U] = 
        vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac
        [0xfU][5U];
    vlSelf->dsp_sim_toplevel__DOT__dac[0xfU][6U] = 
        vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac
        [0xfU][6U];
    vlSelf->dsp_sim_toplevel__DOT__dac[0xfU][7U] = 
        vlSymsp->TOP__dsp_sim_toplevel__DOT__dspif.dac
        [0xfU][7U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__0__KET____DOT__sumx__vin[0U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__0__KET____DOT__xinslice
        [0U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__0__KET____DOT__sumx__vin[1U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__0__KET____DOT__xinslice
        [1U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__0__KET____DOT__sumx__vin[2U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__0__KET____DOT__xinslice
        [2U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__0__KET____DOT__sumx__vin[3U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__0__KET____DOT__xinslice
        [3U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__0__KET____DOT__sumx__vin[4U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__0__KET____DOT__xinslice
        [4U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__0__KET____DOT__sumx__vin[5U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__0__KET____DOT__xinslice
        [5U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__0__KET____DOT__sumx__vin[6U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__0__KET____DOT__xinslice
        [6U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__0__KET____DOT__sumx__vin[7U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__0__KET____DOT__xinslice
        [7U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__1__KET____DOT__sumx__vin[0U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__1__KET____DOT__xinslice
        [0U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__1__KET____DOT__sumx__vin[1U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__1__KET____DOT__xinslice
        [1U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__1__KET____DOT__sumx__vin[2U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__1__KET____DOT__xinslice
        [2U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__1__KET____DOT__sumx__vin[3U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__1__KET____DOT__xinslice
        [3U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__1__KET____DOT__sumx__vin[4U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__1__KET____DOT__xinslice
        [4U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__1__KET____DOT__sumx__vin[5U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__1__KET____DOT__xinslice
        [5U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__1__KET____DOT__sumx__vin[6U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__1__KET____DOT__xinslice
        [6U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__1__KET____DOT__sumx__vin[7U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__1__KET____DOT__xinslice
        [7U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__2__KET____DOT__sumx__vin[0U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__2__KET____DOT__xinslice
        [0U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__2__KET____DOT__sumx__vin[1U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__2__KET____DOT__xinslice
        [1U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__2__KET____DOT__sumx__vin[2U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__2__KET____DOT__xinslice
        [2U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__2__KET____DOT__sumx__vin[3U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__2__KET____DOT__xinslice
        [3U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__2__KET____DOT__sumx__vin[4U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__2__KET____DOT__xinslice
        [4U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__2__KET____DOT__sumx__vin[5U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__2__KET____DOT__xinslice
        [5U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__2__KET____DOT__sumx__vin[6U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__2__KET____DOT__xinslice
        [6U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__2__KET____DOT__sumx__vin[7U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__2__KET____DOT__xinslice
        [7U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__3__KET____DOT__sumx__vin[0U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__3__KET____DOT__xinslice
        [0U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__3__KET____DOT__sumx__vin[1U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__3__KET____DOT__xinslice
        [1U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__3__KET____DOT__sumx__vin[2U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__3__KET____DOT__xinslice
        [2U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__3__KET____DOT__sumx__vin[3U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__3__KET____DOT__xinslice
        [3U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__3__KET____DOT__sumx__vin[4U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__3__KET____DOT__xinslice
        [4U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__3__KET____DOT__sumx__vin[5U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__3__KET____DOT__xinslice
        [5U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__3__KET____DOT__sumx__vin[6U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__3__KET____DOT__xinslice
        [6U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__3__KET____DOT__sumx__vin[7U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__3__KET____DOT__xinslice
        [7U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__4__KET____DOT__sumx__vin[0U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__4__KET____DOT__xinslice
        [0U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__4__KET____DOT__sumx__vin[1U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__4__KET____DOT__xinslice
        [1U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__4__KET____DOT__sumx__vin[2U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__4__KET____DOT__xinslice
        [2U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__4__KET____DOT__sumx__vin[3U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__4__KET____DOT__xinslice
        [3U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__4__KET____DOT__sumx__vin[4U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__4__KET____DOT__xinslice
        [4U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__4__KET____DOT__sumx__vin[5U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__4__KET____DOT__xinslice
        [5U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__4__KET____DOT__sumx__vin[6U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__4__KET____DOT__xinslice
        [6U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__4__KET____DOT__sumx__vin[7U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__4__KET____DOT__xinslice
        [7U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__5__KET____DOT__sumx__vin[0U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__5__KET____DOT__xinslice
        [0U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__5__KET____DOT__sumx__vin[1U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__5__KET____DOT__xinslice
        [1U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__5__KET____DOT__sumx__vin[2U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__5__KET____DOT__xinslice
        [2U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__5__KET____DOT__sumx__vin[3U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__5__KET____DOT__xinslice
        [3U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__5__KET____DOT__sumx__vin[4U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__5__KET____DOT__xinslice
        [4U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__5__KET____DOT__sumx__vin[5U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__5__KET____DOT__xinslice
        [5U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__5__KET____DOT__sumx__vin[6U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__5__KET____DOT__xinslice
        [6U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__5__KET____DOT__sumx__vin[7U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__5__KET____DOT__xinslice
        [7U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__6__KET____DOT__sumx__vin[0U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__6__KET____DOT__xinslice
        [0U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__6__KET____DOT__sumx__vin[1U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__6__KET____DOT__xinslice
        [1U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__6__KET____DOT__sumx__vin[2U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__6__KET____DOT__xinslice
        [2U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__6__KET____DOT__sumx__vin[3U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__6__KET____DOT__xinslice
        [3U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__6__KET____DOT__sumx__vin[4U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__6__KET____DOT__xinslice
        [4U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__6__KET____DOT__sumx__vin[5U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__6__KET____DOT__xinslice
        [5U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__6__KET____DOT__sumx__vin[6U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__6__KET____DOT__xinslice
        [6U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__6__KET____DOT__sumx__vin[7U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__6__KET____DOT__xinslice
        [7U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__7__KET____DOT__sumx__vin[0U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__7__KET____DOT__xinslice
        [0U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__7__KET____DOT__sumx__vin[1U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__7__KET____DOT__xinslice
        [1U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__7__KET____DOT__sumx__vin[2U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__7__KET____DOT__xinslice
        [2U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__7__KET____DOT__sumx__vin[3U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__7__KET____DOT__xinslice
        [3U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__7__KET____DOT__sumx__vin[4U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__7__KET____DOT__xinslice
        [4U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__7__KET____DOT__sumx__vin[5U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__7__KET____DOT__xinslice
        [5U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__7__KET____DOT__sumx__vin[6U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__7__KET____DOT__xinslice
        [6U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__7__KET____DOT__sumx__vin[7U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__7__KET____DOT__xinslice
        [7U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__8__KET____DOT__sumx__vin[0U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__8__KET____DOT__xinslice
        [0U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__8__KET____DOT__sumx__vin[1U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__8__KET____DOT__xinslice
        [1U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__8__KET____DOT__sumx__vin[2U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__8__KET____DOT__xinslice
        [2U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__8__KET____DOT__sumx__vin[3U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__8__KET____DOT__xinslice
        [3U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__8__KET____DOT__sumx__vin[4U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__8__KET____DOT__xinslice
        [4U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__8__KET____DOT__sumx__vin[5U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__8__KET____DOT__xinslice
        [5U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__8__KET____DOT__sumx__vin[6U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__8__KET____DOT__xinslice
        [6U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__8__KET____DOT__sumx__vin[7U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__8__KET____DOT__xinslice
        [7U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__9__KET____DOT__sumx__vin[0U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__9__KET____DOT__xinslice
        [0U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__9__KET____DOT__sumx__vin[1U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__9__KET____DOT__xinslice
        [1U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__9__KET____DOT__sumx__vin[2U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__9__KET____DOT__xinslice
        [2U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__9__KET____DOT__sumx__vin[3U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__9__KET____DOT__xinslice
        [3U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__9__KET____DOT__sumx__vin[4U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__9__KET____DOT__xinslice
        [4U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__9__KET____DOT__sumx__vin[5U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__9__KET____DOT__xinslice
        [5U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__9__KET____DOT__sumx__vin[6U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__9__KET____DOT__xinslice
        [6U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__9__KET____DOT__sumx__vin[7U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__9__KET____DOT__xinslice
        [7U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__10__KET____DOT__sumx__vin[0U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__10__KET____DOT__xinslice
        [0U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__10__KET____DOT__sumx__vin[1U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__10__KET____DOT__xinslice
        [1U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__10__KET____DOT__sumx__vin[2U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__10__KET____DOT__xinslice
        [2U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__10__KET____DOT__sumx__vin[3U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__10__KET____DOT__xinslice
        [3U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__10__KET____DOT__sumx__vin[4U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__10__KET____DOT__xinslice
        [4U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__10__KET____DOT__sumx__vin[5U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__10__KET____DOT__xinslice
        [5U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__10__KET____DOT__sumx__vin[6U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__10__KET____DOT__xinslice
        [6U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__10__KET____DOT__sumx__vin[7U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__10__KET____DOT__xinslice
        [7U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__11__KET____DOT__sumx__vin[0U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__11__KET____DOT__xinslice
        [0U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__11__KET____DOT__sumx__vin[1U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__11__KET____DOT__xinslice
        [1U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__11__KET____DOT__sumx__vin[2U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__11__KET____DOT__xinslice
        [2U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__11__KET____DOT__sumx__vin[3U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__11__KET____DOT__xinslice
        [3U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__11__KET____DOT__sumx__vin[4U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__11__KET____DOT__xinslice
        [4U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__11__KET____DOT__sumx__vin[5U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__11__KET____DOT__xinslice
        [5U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__11__KET____DOT__sumx__vin[6U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__11__KET____DOT__xinslice
        [6U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__11__KET____DOT__sumx__vin[7U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__11__KET____DOT__xinslice
        [7U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__12__KET____DOT__sumx__vin[0U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__12__KET____DOT__xinslice
        [0U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__12__KET____DOT__sumx__vin[1U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__12__KET____DOT__xinslice
        [1U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__12__KET____DOT__sumx__vin[2U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__12__KET____DOT__xinslice
        [2U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__12__KET____DOT__sumx__vin[3U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__12__KET____DOT__xinslice
        [3U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__12__KET____DOT__sumx__vin[4U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__12__KET____DOT__xinslice
        [4U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__12__KET____DOT__sumx__vin[5U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__12__KET____DOT__xinslice
        [5U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__12__KET____DOT__sumx__vin[6U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__12__KET____DOT__xinslice
        [6U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__12__KET____DOT__sumx__vin[7U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__12__KET____DOT__xinslice
        [7U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__13__KET____DOT__sumx__vin[0U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__13__KET____DOT__xinslice
        [0U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__13__KET____DOT__sumx__vin[1U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__13__KET____DOT__xinslice
        [1U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__13__KET____DOT__sumx__vin[2U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__13__KET____DOT__xinslice
        [2U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__13__KET____DOT__sumx__vin[3U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__13__KET____DOT__xinslice
        [3U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__13__KET____DOT__sumx__vin[4U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__13__KET____DOT__xinslice
        [4U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__13__KET____DOT__sumx__vin[5U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__13__KET____DOT__xinslice
        [5U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__13__KET____DOT__sumx__vin[6U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__13__KET____DOT__xinslice
        [6U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__13__KET____DOT__sumx__vin[7U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__13__KET____DOT__xinslice
        [7U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__14__KET____DOT__sumx__vin[0U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__14__KET____DOT__xinslice
        [0U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__14__KET____DOT__sumx__vin[1U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__14__KET____DOT__xinslice
        [1U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__14__KET____DOT__sumx__vin[2U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__14__KET____DOT__xinslice
        [2U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__14__KET____DOT__sumx__vin[3U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__14__KET____DOT__xinslice
        [3U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__14__KET____DOT__sumx__vin[4U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__14__KET____DOT__xinslice
        [4U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__14__KET____DOT__sumx__vin[5U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__14__KET____DOT__xinslice
        [5U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__14__KET____DOT__sumx__vin[6U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__14__KET____DOT__xinslice
        [6U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__14__KET____DOT__sumx__vin[7U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__14__KET____DOT__xinslice
        [7U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__15__KET____DOT__sumx__vin[0U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__15__KET____DOT__xinslice
        [0U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__15__KET____DOT__sumx__vin[1U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__15__KET____DOT__xinslice
        [1U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__15__KET____DOT__sumx__vin[2U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__15__KET____DOT__xinslice
        [2U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__15__KET____DOT__sumx__vin[3U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__15__KET____DOT__xinslice
        [3U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__15__KET____DOT__sumx__vin[4U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__15__KET____DOT__xinslice
        [4U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__15__KET____DOT__sumx__vin[5U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__15__KET____DOT__xinslice
        [5U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__15__KET____DOT__sumx__vin[6U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__15__KET____DOT__xinslice
        [6U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__15__KET____DOT__sumx__vin[7U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__15__KET____DOT__xinslice
        [7U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__0__KET____DOT__sumy__vin[0U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__0__KET____DOT__yinslice
        [0U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__0__KET____DOT__sumy__vin[1U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__0__KET____DOT__yinslice
        [1U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__0__KET____DOT__sumy__vin[2U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__0__KET____DOT__yinslice
        [2U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__0__KET____DOT__sumy__vin[3U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__0__KET____DOT__yinslice
        [3U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__0__KET____DOT__sumy__vin[4U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__0__KET____DOT__yinslice
        [4U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__0__KET____DOT__sumy__vin[5U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__0__KET____DOT__yinslice
        [5U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__0__KET____DOT__sumy__vin[6U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__0__KET____DOT__yinslice
        [6U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__0__KET____DOT__sumy__vin[7U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__0__KET____DOT__yinslice
        [7U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__1__KET____DOT__sumy__vin[0U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__1__KET____DOT__yinslice
        [0U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__1__KET____DOT__sumy__vin[1U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__1__KET____DOT__yinslice
        [1U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__1__KET____DOT__sumy__vin[2U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__1__KET____DOT__yinslice
        [2U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__1__KET____DOT__sumy__vin[3U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__1__KET____DOT__yinslice
        [3U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__1__KET____DOT__sumy__vin[4U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__1__KET____DOT__yinslice
        [4U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__1__KET____DOT__sumy__vin[5U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__1__KET____DOT__yinslice
        [5U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__1__KET____DOT__sumy__vin[6U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__1__KET____DOT__yinslice
        [6U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__1__KET____DOT__sumy__vin[7U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__1__KET____DOT__yinslice
        [7U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__2__KET____DOT__sumy__vin[0U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__2__KET____DOT__yinslice
        [0U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__2__KET____DOT__sumy__vin[1U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__2__KET____DOT__yinslice
        [1U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__2__KET____DOT__sumy__vin[2U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__2__KET____DOT__yinslice
        [2U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__2__KET____DOT__sumy__vin[3U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__2__KET____DOT__yinslice
        [3U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__2__KET____DOT__sumy__vin[4U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__2__KET____DOT__yinslice
        [4U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__2__KET____DOT__sumy__vin[5U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__2__KET____DOT__yinslice
        [5U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__2__KET____DOT__sumy__vin[6U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__2__KET____DOT__yinslice
        [6U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__2__KET____DOT__sumy__vin[7U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__2__KET____DOT__yinslice
        [7U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__3__KET____DOT__sumy__vin[0U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__3__KET____DOT__yinslice
        [0U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__3__KET____DOT__sumy__vin[1U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__3__KET____DOT__yinslice
        [1U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__3__KET____DOT__sumy__vin[2U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__3__KET____DOT__yinslice
        [2U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__3__KET____DOT__sumy__vin[3U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__3__KET____DOT__yinslice
        [3U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__3__KET____DOT__sumy__vin[4U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__3__KET____DOT__yinslice
        [4U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__3__KET____DOT__sumy__vin[5U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__3__KET____DOT__yinslice
        [5U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__3__KET____DOT__sumy__vin[6U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__3__KET____DOT__yinslice
        [6U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__3__KET____DOT__sumy__vin[7U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__3__KET____DOT__yinslice
        [7U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__4__KET____DOT__sumy__vin[0U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__4__KET____DOT__yinslice
        [0U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__4__KET____DOT__sumy__vin[1U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__4__KET____DOT__yinslice
        [1U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__4__KET____DOT__sumy__vin[2U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__4__KET____DOT__yinslice
        [2U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__4__KET____DOT__sumy__vin[3U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__4__KET____DOT__yinslice
        [3U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__4__KET____DOT__sumy__vin[4U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__4__KET____DOT__yinslice
        [4U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__4__KET____DOT__sumy__vin[5U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__4__KET____DOT__yinslice
        [5U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__4__KET____DOT__sumy__vin[6U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__4__KET____DOT__yinslice
        [6U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__4__KET____DOT__sumy__vin[7U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__4__KET____DOT__yinslice
        [7U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__5__KET____DOT__sumy__vin[0U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__5__KET____DOT__yinslice
        [0U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__5__KET____DOT__sumy__vin[1U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__5__KET____DOT__yinslice
        [1U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__5__KET____DOT__sumy__vin[2U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__5__KET____DOT__yinslice
        [2U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__5__KET____DOT__sumy__vin[3U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__5__KET____DOT__yinslice
        [3U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__5__KET____DOT__sumy__vin[4U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__5__KET____DOT__yinslice
        [4U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__5__KET____DOT__sumy__vin[5U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__5__KET____DOT__yinslice
        [5U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__5__KET____DOT__sumy__vin[6U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__5__KET____DOT__yinslice
        [6U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__5__KET____DOT__sumy__vin[7U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__5__KET____DOT__yinslice
        [7U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__6__KET____DOT__sumy__vin[0U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__6__KET____DOT__yinslice
        [0U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__6__KET____DOT__sumy__vin[1U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__6__KET____DOT__yinslice
        [1U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__6__KET____DOT__sumy__vin[2U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__6__KET____DOT__yinslice
        [2U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__6__KET____DOT__sumy__vin[3U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__6__KET____DOT__yinslice
        [3U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__6__KET____DOT__sumy__vin[4U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__6__KET____DOT__yinslice
        [4U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__6__KET____DOT__sumy__vin[5U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__6__KET____DOT__yinslice
        [5U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__6__KET____DOT__sumy__vin[6U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__6__KET____DOT__yinslice
        [6U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__6__KET____DOT__sumy__vin[7U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__6__KET____DOT__yinslice
        [7U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__7__KET____DOT__sumy__vin[0U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__7__KET____DOT__yinslice
        [0U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__7__KET____DOT__sumy__vin[1U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__7__KET____DOT__yinslice
        [1U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__7__KET____DOT__sumy__vin[2U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__7__KET____DOT__yinslice
        [2U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__7__KET____DOT__sumy__vin[3U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__7__KET____DOT__yinslice
        [3U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__7__KET____DOT__sumy__vin[4U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__7__KET____DOT__yinslice
        [4U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__7__KET____DOT__sumy__vin[5U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__7__KET____DOT__yinslice
        [5U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__7__KET____DOT__sumy__vin[6U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__7__KET____DOT__yinslice
        [6U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__7__KET____DOT__sumy__vin[7U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__7__KET____DOT__yinslice
        [7U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__8__KET____DOT__sumy__vin[0U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__8__KET____DOT__yinslice
        [0U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__8__KET____DOT__sumy__vin[1U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__8__KET____DOT__yinslice
        [1U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__8__KET____DOT__sumy__vin[2U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__8__KET____DOT__yinslice
        [2U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__8__KET____DOT__sumy__vin[3U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__8__KET____DOT__yinslice
        [3U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__8__KET____DOT__sumy__vin[4U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__8__KET____DOT__yinslice
        [4U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__8__KET____DOT__sumy__vin[5U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__8__KET____DOT__yinslice
        [5U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__8__KET____DOT__sumy__vin[6U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__8__KET____DOT__yinslice
        [6U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__8__KET____DOT__sumy__vin[7U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__8__KET____DOT__yinslice
        [7U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__9__KET____DOT__sumy__vin[0U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__9__KET____DOT__yinslice
        [0U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__9__KET____DOT__sumy__vin[1U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__9__KET____DOT__yinslice
        [1U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__9__KET____DOT__sumy__vin[2U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__9__KET____DOT__yinslice
        [2U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__9__KET____DOT__sumy__vin[3U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__9__KET____DOT__yinslice
        [3U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__9__KET____DOT__sumy__vin[4U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__9__KET____DOT__yinslice
        [4U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__9__KET____DOT__sumy__vin[5U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__9__KET____DOT__yinslice
        [5U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__9__KET____DOT__sumy__vin[6U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__9__KET____DOT__yinslice
        [6U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__9__KET____DOT__sumy__vin[7U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__9__KET____DOT__yinslice
        [7U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__10__KET____DOT__sumy__vin[0U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__10__KET____DOT__yinslice
        [0U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__10__KET____DOT__sumy__vin[1U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__10__KET____DOT__yinslice
        [1U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__10__KET____DOT__sumy__vin[2U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__10__KET____DOT__yinslice
        [2U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__10__KET____DOT__sumy__vin[3U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__10__KET____DOT__yinslice
        [3U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__10__KET____DOT__sumy__vin[4U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__10__KET____DOT__yinslice
        [4U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__10__KET____DOT__sumy__vin[5U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__10__KET____DOT__yinslice
        [5U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__10__KET____DOT__sumy__vin[6U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__10__KET____DOT__yinslice
        [6U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__10__KET____DOT__sumy__vin[7U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__10__KET____DOT__yinslice
        [7U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__11__KET____DOT__sumy__vin[0U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__11__KET____DOT__yinslice
        [0U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__11__KET____DOT__sumy__vin[1U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__11__KET____DOT__yinslice
        [1U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__11__KET____DOT__sumy__vin[2U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__11__KET____DOT__yinslice
        [2U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__11__KET____DOT__sumy__vin[3U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__11__KET____DOT__yinslice
        [3U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__11__KET____DOT__sumy__vin[4U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__11__KET____DOT__yinslice
        [4U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__11__KET____DOT__sumy__vin[5U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__11__KET____DOT__yinslice
        [5U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__11__KET____DOT__sumy__vin[6U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__11__KET____DOT__yinslice
        [6U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__11__KET____DOT__sumy__vin[7U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__11__KET____DOT__yinslice
        [7U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__12__KET____DOT__sumy__vin[0U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__12__KET____DOT__yinslice
        [0U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__12__KET____DOT__sumy__vin[1U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__12__KET____DOT__yinslice
        [1U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__12__KET____DOT__sumy__vin[2U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__12__KET____DOT__yinslice
        [2U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__12__KET____DOT__sumy__vin[3U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__12__KET____DOT__yinslice
        [3U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__12__KET____DOT__sumy__vin[4U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__12__KET____DOT__yinslice
        [4U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__12__KET____DOT__sumy__vin[5U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__12__KET____DOT__yinslice
        [5U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__12__KET____DOT__sumy__vin[6U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__12__KET____DOT__yinslice
        [6U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__12__KET____DOT__sumy__vin[7U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__12__KET____DOT__yinslice
        [7U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__13__KET____DOT__sumy__vin[0U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__13__KET____DOT__yinslice
        [0U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__13__KET____DOT__sumy__vin[1U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__13__KET____DOT__yinslice
        [1U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__13__KET____DOT__sumy__vin[2U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__13__KET____DOT__yinslice
        [2U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__13__KET____DOT__sumy__vin[3U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__13__KET____DOT__yinslice
        [3U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__13__KET____DOT__sumy__vin[4U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__13__KET____DOT__yinslice
        [4U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__13__KET____DOT__sumy__vin[5U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__13__KET____DOT__yinslice
        [5U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__13__KET____DOT__sumy__vin[6U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__13__KET____DOT__yinslice
        [6U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__13__KET____DOT__sumy__vin[7U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__13__KET____DOT__yinslice
        [7U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__14__KET____DOT__sumy__vin[0U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__14__KET____DOT__yinslice
        [0U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__14__KET____DOT__sumy__vin[1U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__14__KET____DOT__yinslice
        [1U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__14__KET____DOT__sumy__vin[2U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__14__KET____DOT__yinslice
        [2U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__14__KET____DOT__sumy__vin[3U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__14__KET____DOT__yinslice
        [3U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__14__KET____DOT__sumy__vin[4U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__14__KET____DOT__yinslice
        [4U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__14__KET____DOT__sumy__vin[5U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__14__KET____DOT__yinslice
        [5U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__14__KET____DOT__sumy__vin[6U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__14__KET____DOT__yinslice
        [6U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__14__KET____DOT__sumy__vin[7U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__14__KET____DOT__yinslice
        [7U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__15__KET____DOT__sumy__vin[0U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__15__KET____DOT__yinslice
        [0U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__15__KET____DOT__sumy__vin[1U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__15__KET____DOT__yinslice
        [1U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__15__KET____DOT__sumy__vin[2U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__15__KET____DOT__yinslice
        [2U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__15__KET____DOT__sumy__vin[3U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__15__KET____DOT__yinslice
        [3U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__15__KET____DOT__sumy__vin[4U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__15__KET____DOT__yinslice
        [4U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__15__KET____DOT__sumy__vin[5U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__15__KET____DOT__yinslice
        [5U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__15__KET____DOT__sumy__vin[6U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__15__KET____DOT__yinslice
        [6U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__15__KET____DOT__sumy__vin[7U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__15__KET____DOT__yinslice
        [7U];
    vlSelf->dac[0U][0U] = vlSelf->dsp_sim_toplevel__DOT__dac
        [0U][0U];
    vlSelf->dac[0U][1U] = vlSelf->dsp_sim_toplevel__DOT__dac
        [0U][1U];
    vlSelf->dac[0U][2U] = vlSelf->dsp_sim_toplevel__DOT__dac
        [0U][2U];
    vlSelf->dac[0U][3U] = vlSelf->dsp_sim_toplevel__DOT__dac
        [0U][3U];
    vlSelf->dac[0U][4U] = vlSelf->dsp_sim_toplevel__DOT__dac
        [0U][4U];
    vlSelf->dac[0U][5U] = vlSelf->dsp_sim_toplevel__DOT__dac
        [0U][5U];
    vlSelf->dac[0U][6U] = vlSelf->dsp_sim_toplevel__DOT__dac
        [0U][6U];
    vlSelf->dac[0U][7U] = vlSelf->dsp_sim_toplevel__DOT__dac
        [0U][7U];
    vlSelf->dac[1U][0U] = vlSelf->dsp_sim_toplevel__DOT__dac
        [1U][0U];
    vlSelf->dac[1U][1U] = vlSelf->dsp_sim_toplevel__DOT__dac
        [1U][1U];
    vlSelf->dac[1U][2U] = vlSelf->dsp_sim_toplevel__DOT__dac
        [1U][2U];
    vlSelf->dac[1U][3U] = vlSelf->dsp_sim_toplevel__DOT__dac
        [1U][3U];
    vlSelf->dac[1U][4U] = vlSelf->dsp_sim_toplevel__DOT__dac
        [1U][4U];
    vlSelf->dac[1U][5U] = vlSelf->dsp_sim_toplevel__DOT__dac
        [1U][5U];
    vlSelf->dac[1U][6U] = vlSelf->dsp_sim_toplevel__DOT__dac
        [1U][6U];
    vlSelf->dac[1U][7U] = vlSelf->dsp_sim_toplevel__DOT__dac
        [1U][7U];
    vlSelf->dac[2U][0U] = vlSelf->dsp_sim_toplevel__DOT__dac
        [2U][0U];
    vlSelf->dac[2U][1U] = vlSelf->dsp_sim_toplevel__DOT__dac
        [2U][1U];
    vlSelf->dac[2U][2U] = vlSelf->dsp_sim_toplevel__DOT__dac
        [2U][2U];
    vlSelf->dac[2U][3U] = vlSelf->dsp_sim_toplevel__DOT__dac
        [2U][3U];
    vlSelf->dac[2U][4U] = vlSelf->dsp_sim_toplevel__DOT__dac
        [2U][4U];
    vlSelf->dac[2U][5U] = vlSelf->dsp_sim_toplevel__DOT__dac
        [2U][5U];
    vlSelf->dac[2U][6U] = vlSelf->dsp_sim_toplevel__DOT__dac
        [2U][6U];
    vlSelf->dac[2U][7U] = vlSelf->dsp_sim_toplevel__DOT__dac
        [2U][7U];
    vlSelf->dac[3U][0U] = vlSelf->dsp_sim_toplevel__DOT__dac
        [3U][0U];
    vlSelf->dac[3U][1U] = vlSelf->dsp_sim_toplevel__DOT__dac
        [3U][1U];
    vlSelf->dac[3U][2U] = vlSelf->dsp_sim_toplevel__DOT__dac
        [3U][2U];
    vlSelf->dac[3U][3U] = vlSelf->dsp_sim_toplevel__DOT__dac
        [3U][3U];
    vlSelf->dac[3U][4U] = vlSelf->dsp_sim_toplevel__DOT__dac
        [3U][4U];
    vlSelf->dac[3U][5U] = vlSelf->dsp_sim_toplevel__DOT__dac
        [3U][5U];
    vlSelf->dac[3U][6U] = vlSelf->dsp_sim_toplevel__DOT__dac
        [3U][6U];
    vlSelf->dac[3U][7U] = vlSelf->dsp_sim_toplevel__DOT__dac
        [3U][7U];
    vlSelf->dac[4U][0U] = vlSelf->dsp_sim_toplevel__DOT__dac
        [4U][0U];
    vlSelf->dac[4U][1U] = vlSelf->dsp_sim_toplevel__DOT__dac
        [4U][1U];
    vlSelf->dac[4U][2U] = vlSelf->dsp_sim_toplevel__DOT__dac
        [4U][2U];
    vlSelf->dac[4U][3U] = vlSelf->dsp_sim_toplevel__DOT__dac
        [4U][3U];
    vlSelf->dac[4U][4U] = vlSelf->dsp_sim_toplevel__DOT__dac
        [4U][4U];
    vlSelf->dac[4U][5U] = vlSelf->dsp_sim_toplevel__DOT__dac
        [4U][5U];
    vlSelf->dac[4U][6U] = vlSelf->dsp_sim_toplevel__DOT__dac
        [4U][6U];
    vlSelf->dac[4U][7U] = vlSelf->dsp_sim_toplevel__DOT__dac
        [4U][7U];
    vlSelf->dac[5U][0U] = vlSelf->dsp_sim_toplevel__DOT__dac
        [5U][0U];
    vlSelf->dac[5U][1U] = vlSelf->dsp_sim_toplevel__DOT__dac
        [5U][1U];
    vlSelf->dac[5U][2U] = vlSelf->dsp_sim_toplevel__DOT__dac
        [5U][2U];
    vlSelf->dac[5U][3U] = vlSelf->dsp_sim_toplevel__DOT__dac
        [5U][3U];
    vlSelf->dac[5U][4U] = vlSelf->dsp_sim_toplevel__DOT__dac
        [5U][4U];
    vlSelf->dac[5U][5U] = vlSelf->dsp_sim_toplevel__DOT__dac
        [5U][5U];
    vlSelf->dac[5U][6U] = vlSelf->dsp_sim_toplevel__DOT__dac
        [5U][6U];
    vlSelf->dac[5U][7U] = vlSelf->dsp_sim_toplevel__DOT__dac
        [5U][7U];
    vlSelf->dac[6U][0U] = vlSelf->dsp_sim_toplevel__DOT__dac
        [6U][0U];
    vlSelf->dac[6U][1U] = vlSelf->dsp_sim_toplevel__DOT__dac
        [6U][1U];
    vlSelf->dac[6U][2U] = vlSelf->dsp_sim_toplevel__DOT__dac
        [6U][2U];
    vlSelf->dac[6U][3U] = vlSelf->dsp_sim_toplevel__DOT__dac
        [6U][3U];
    vlSelf->dac[6U][4U] = vlSelf->dsp_sim_toplevel__DOT__dac
        [6U][4U];
    vlSelf->dac[6U][5U] = vlSelf->dsp_sim_toplevel__DOT__dac
        [6U][5U];
    vlSelf->dac[6U][6U] = vlSelf->dsp_sim_toplevel__DOT__dac
        [6U][6U];
    vlSelf->dac[6U][7U] = vlSelf->dsp_sim_toplevel__DOT__dac
        [6U][7U];
    vlSelf->dac[7U][0U] = vlSelf->dsp_sim_toplevel__DOT__dac
        [7U][0U];
    vlSelf->dac[7U][1U] = vlSelf->dsp_sim_toplevel__DOT__dac
        [7U][1U];
    vlSelf->dac[7U][2U] = vlSelf->dsp_sim_toplevel__DOT__dac
        [7U][2U];
    vlSelf->dac[7U][3U] = vlSelf->dsp_sim_toplevel__DOT__dac
        [7U][3U];
    vlSelf->dac[7U][4U] = vlSelf->dsp_sim_toplevel__DOT__dac
        [7U][4U];
    vlSelf->dac[7U][5U] = vlSelf->dsp_sim_toplevel__DOT__dac
        [7U][5U];
    vlSelf->dac[7U][6U] = vlSelf->dsp_sim_toplevel__DOT__dac
        [7U][6U];
    vlSelf->dac[7U][7U] = vlSelf->dsp_sim_toplevel__DOT__dac
        [7U][7U];
    vlSelf->dac[8U][0U] = vlSelf->dsp_sim_toplevel__DOT__dac
        [8U][0U];
    vlSelf->dac[8U][1U] = vlSelf->dsp_sim_toplevel__DOT__dac
        [8U][1U];
    vlSelf->dac[8U][2U] = vlSelf->dsp_sim_toplevel__DOT__dac
        [8U][2U];
    vlSelf->dac[8U][3U] = vlSelf->dsp_sim_toplevel__DOT__dac
        [8U][3U];
    vlSelf->dac[8U][4U] = vlSelf->dsp_sim_toplevel__DOT__dac
        [8U][4U];
    vlSelf->dac[8U][5U] = vlSelf->dsp_sim_toplevel__DOT__dac
        [8U][5U];
    vlSelf->dac[8U][6U] = vlSelf->dsp_sim_toplevel__DOT__dac
        [8U][6U];
    vlSelf->dac[8U][7U] = vlSelf->dsp_sim_toplevel__DOT__dac
        [8U][7U];
    vlSelf->dac[9U][0U] = vlSelf->dsp_sim_toplevel__DOT__dac
        [9U][0U];
    vlSelf->dac[9U][1U] = vlSelf->dsp_sim_toplevel__DOT__dac
        [9U][1U];
    vlSelf->dac[9U][2U] = vlSelf->dsp_sim_toplevel__DOT__dac
        [9U][2U];
    vlSelf->dac[9U][3U] = vlSelf->dsp_sim_toplevel__DOT__dac
        [9U][3U];
    vlSelf->dac[9U][4U] = vlSelf->dsp_sim_toplevel__DOT__dac
        [9U][4U];
    vlSelf->dac[9U][5U] = vlSelf->dsp_sim_toplevel__DOT__dac
        [9U][5U];
    vlSelf->dac[9U][6U] = vlSelf->dsp_sim_toplevel__DOT__dac
        [9U][6U];
    vlSelf->dac[9U][7U] = vlSelf->dsp_sim_toplevel__DOT__dac
        [9U][7U];
    vlSelf->dac[0xaU][0U] = vlSelf->dsp_sim_toplevel__DOT__dac
        [0xaU][0U];
    vlSelf->dac[0xaU][1U] = vlSelf->dsp_sim_toplevel__DOT__dac
        [0xaU][1U];
    vlSelf->dac[0xaU][2U] = vlSelf->dsp_sim_toplevel__DOT__dac
        [0xaU][2U];
    vlSelf->dac[0xaU][3U] = vlSelf->dsp_sim_toplevel__DOT__dac
        [0xaU][3U];
    vlSelf->dac[0xaU][4U] = vlSelf->dsp_sim_toplevel__DOT__dac
        [0xaU][4U];
    vlSelf->dac[0xaU][5U] = vlSelf->dsp_sim_toplevel__DOT__dac
        [0xaU][5U];
    vlSelf->dac[0xaU][6U] = vlSelf->dsp_sim_toplevel__DOT__dac
        [0xaU][6U];
    vlSelf->dac[0xaU][7U] = vlSelf->dsp_sim_toplevel__DOT__dac
        [0xaU][7U];
    vlSelf->dac[0xbU][0U] = vlSelf->dsp_sim_toplevel__DOT__dac
        [0xbU][0U];
    vlSelf->dac[0xbU][1U] = vlSelf->dsp_sim_toplevel__DOT__dac
        [0xbU][1U];
    vlSelf->dac[0xbU][2U] = vlSelf->dsp_sim_toplevel__DOT__dac
        [0xbU][2U];
    vlSelf->dac[0xbU][3U] = vlSelf->dsp_sim_toplevel__DOT__dac
        [0xbU][3U];
    vlSelf->dac[0xbU][4U] = vlSelf->dsp_sim_toplevel__DOT__dac
        [0xbU][4U];
    vlSelf->dac[0xbU][5U] = vlSelf->dsp_sim_toplevel__DOT__dac
        [0xbU][5U];
    vlSelf->dac[0xbU][6U] = vlSelf->dsp_sim_toplevel__DOT__dac
        [0xbU][6U];
    vlSelf->dac[0xbU][7U] = vlSelf->dsp_sim_toplevel__DOT__dac
        [0xbU][7U];
    vlSelf->dac[0xcU][0U] = vlSelf->dsp_sim_toplevel__DOT__dac
        [0xcU][0U];
    vlSelf->dac[0xcU][1U] = vlSelf->dsp_sim_toplevel__DOT__dac
        [0xcU][1U];
    vlSelf->dac[0xcU][2U] = vlSelf->dsp_sim_toplevel__DOT__dac
        [0xcU][2U];
    vlSelf->dac[0xcU][3U] = vlSelf->dsp_sim_toplevel__DOT__dac
        [0xcU][3U];
    vlSelf->dac[0xcU][4U] = vlSelf->dsp_sim_toplevel__DOT__dac
        [0xcU][4U];
    vlSelf->dac[0xcU][5U] = vlSelf->dsp_sim_toplevel__DOT__dac
        [0xcU][5U];
    vlSelf->dac[0xcU][6U] = vlSelf->dsp_sim_toplevel__DOT__dac
        [0xcU][6U];
    vlSelf->dac[0xcU][7U] = vlSelf->dsp_sim_toplevel__DOT__dac
        [0xcU][7U];
    vlSelf->dac[0xdU][0U] = vlSelf->dsp_sim_toplevel__DOT__dac
        [0xdU][0U];
    vlSelf->dac[0xdU][1U] = vlSelf->dsp_sim_toplevel__DOT__dac
        [0xdU][1U];
    vlSelf->dac[0xdU][2U] = vlSelf->dsp_sim_toplevel__DOT__dac
        [0xdU][2U];
    vlSelf->dac[0xdU][3U] = vlSelf->dsp_sim_toplevel__DOT__dac
        [0xdU][3U];
    vlSelf->dac[0xdU][4U] = vlSelf->dsp_sim_toplevel__DOT__dac
        [0xdU][4U];
    vlSelf->dac[0xdU][5U] = vlSelf->dsp_sim_toplevel__DOT__dac
        [0xdU][5U];
    vlSelf->dac[0xdU][6U] = vlSelf->dsp_sim_toplevel__DOT__dac
        [0xdU][6U];
    vlSelf->dac[0xdU][7U] = vlSelf->dsp_sim_toplevel__DOT__dac
        [0xdU][7U];
    vlSelf->dac[0xeU][0U] = vlSelf->dsp_sim_toplevel__DOT__dac
        [0xeU][0U];
    vlSelf->dac[0xeU][1U] = vlSelf->dsp_sim_toplevel__DOT__dac
        [0xeU][1U];
    vlSelf->dac[0xeU][2U] = vlSelf->dsp_sim_toplevel__DOT__dac
        [0xeU][2U];
    vlSelf->dac[0xeU][3U] = vlSelf->dsp_sim_toplevel__DOT__dac
        [0xeU][3U];
    vlSelf->dac[0xeU][4U] = vlSelf->dsp_sim_toplevel__DOT__dac
        [0xeU][4U];
    vlSelf->dac[0xeU][5U] = vlSelf->dsp_sim_toplevel__DOT__dac
        [0xeU][5U];
    vlSelf->dac[0xeU][6U] = vlSelf->dsp_sim_toplevel__DOT__dac
        [0xeU][6U];
    vlSelf->dac[0xeU][7U] = vlSelf->dsp_sim_toplevel__DOT__dac
        [0xeU][7U];
    vlSelf->dac[0xfU][0U] = vlSelf->dsp_sim_toplevel__DOT__dac
        [0xfU][0U];
    vlSelf->dac[0xfU][1U] = vlSelf->dsp_sim_toplevel__DOT__dac
        [0xfU][1U];
    vlSelf->dac[0xfU][2U] = vlSelf->dsp_sim_toplevel__DOT__dac
        [0xfU][2U];
    vlSelf->dac[0xfU][3U] = vlSelf->dsp_sim_toplevel__DOT__dac
        [0xfU][3U];
    vlSelf->dac[0xfU][4U] = vlSelf->dsp_sim_toplevel__DOT__dac
        [0xfU][4U];
    vlSelf->dac[0xfU][5U] = vlSelf->dsp_sim_toplevel__DOT__dac
        [0xfU][5U];
    vlSelf->dac[0xfU][6U] = vlSelf->dsp_sim_toplevel__DOT__dac
        [0xfU][6U];
    vlSelf->dac[0xfU][7U] = vlSelf->dsp_sim_toplevel__DOT__dac
        [0xfU][7U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__0__KET____DOT__sumx__DOT__vin[0U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__0__KET____DOT__sumx__vin
        [0U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__0__KET____DOT__sumx__DOT__vin[1U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__0__KET____DOT__sumx__vin
        [1U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__0__KET____DOT__sumx__DOT__vin[2U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__0__KET____DOT__sumx__vin
        [2U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__0__KET____DOT__sumx__DOT__vin[3U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__0__KET____DOT__sumx__vin
        [3U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__0__KET____DOT__sumx__DOT__vin[4U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__0__KET____DOT__sumx__vin
        [4U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__0__KET____DOT__sumx__DOT__vin[5U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__0__KET____DOT__sumx__vin
        [5U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__0__KET____DOT__sumx__DOT__vin[6U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__0__KET____DOT__sumx__vin
        [6U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__0__KET____DOT__sumx__DOT__vin[7U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__0__KET____DOT__sumx__vin
        [7U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__0__KET____DOT__sumx__DOT__vin_w[0U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__0__KET____DOT__sumx__vin
        [0U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__0__KET____DOT__sumx__DOT__vin_w[1U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__0__KET____DOT__sumx__vin
        [1U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__0__KET____DOT__sumx__DOT__vin_w[2U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__0__KET____DOT__sumx__vin
        [2U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__0__KET____DOT__sumx__DOT__vin_w[3U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__0__KET____DOT__sumx__vin
        [3U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__0__KET____DOT__sumx__DOT__vin_w[4U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__0__KET____DOT__sumx__vin
        [4U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__0__KET____DOT__sumx__DOT__vin_w[5U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__0__KET____DOT__sumx__vin
        [5U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__0__KET____DOT__sumx__DOT__vin_w[6U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__0__KET____DOT__sumx__vin
        [6U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__0__KET____DOT__sumx__DOT__vin_w[7U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__0__KET____DOT__sumx__vin
        [7U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__1__KET____DOT__sumx__DOT__vin[0U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__1__KET____DOT__sumx__vin
        [0U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__1__KET____DOT__sumx__DOT__vin[1U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__1__KET____DOT__sumx__vin
        [1U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__1__KET____DOT__sumx__DOT__vin[2U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__1__KET____DOT__sumx__vin
        [2U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__1__KET____DOT__sumx__DOT__vin[3U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__1__KET____DOT__sumx__vin
        [3U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__1__KET____DOT__sumx__DOT__vin[4U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__1__KET____DOT__sumx__vin
        [4U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__1__KET____DOT__sumx__DOT__vin[5U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__1__KET____DOT__sumx__vin
        [5U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__1__KET____DOT__sumx__DOT__vin[6U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__1__KET____DOT__sumx__vin
        [6U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__1__KET____DOT__sumx__DOT__vin[7U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__1__KET____DOT__sumx__vin
        [7U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__1__KET____DOT__sumx__DOT__vin_w[0U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__1__KET____DOT__sumx__vin
        [0U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__1__KET____DOT__sumx__DOT__vin_w[1U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__1__KET____DOT__sumx__vin
        [1U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__1__KET____DOT__sumx__DOT__vin_w[2U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__1__KET____DOT__sumx__vin
        [2U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__1__KET____DOT__sumx__DOT__vin_w[3U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__1__KET____DOT__sumx__vin
        [3U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__1__KET____DOT__sumx__DOT__vin_w[4U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__1__KET____DOT__sumx__vin
        [4U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__1__KET____DOT__sumx__DOT__vin_w[5U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__1__KET____DOT__sumx__vin
        [5U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__1__KET____DOT__sumx__DOT__vin_w[6U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__1__KET____DOT__sumx__vin
        [6U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__1__KET____DOT__sumx__DOT__vin_w[7U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__1__KET____DOT__sumx__vin
        [7U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__2__KET____DOT__sumx__DOT__vin[0U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__2__KET____DOT__sumx__vin
        [0U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__2__KET____DOT__sumx__DOT__vin[1U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__2__KET____DOT__sumx__vin
        [1U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__2__KET____DOT__sumx__DOT__vin[2U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__2__KET____DOT__sumx__vin
        [2U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__2__KET____DOT__sumx__DOT__vin[3U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__2__KET____DOT__sumx__vin
        [3U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__2__KET____DOT__sumx__DOT__vin[4U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__2__KET____DOT__sumx__vin
        [4U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__2__KET____DOT__sumx__DOT__vin[5U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__2__KET____DOT__sumx__vin
        [5U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__2__KET____DOT__sumx__DOT__vin[6U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__2__KET____DOT__sumx__vin
        [6U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__2__KET____DOT__sumx__DOT__vin[7U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__2__KET____DOT__sumx__vin
        [7U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__2__KET____DOT__sumx__DOT__vin_w[0U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__2__KET____DOT__sumx__vin
        [0U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__2__KET____DOT__sumx__DOT__vin_w[1U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__2__KET____DOT__sumx__vin
        [1U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__2__KET____DOT__sumx__DOT__vin_w[2U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__2__KET____DOT__sumx__vin
        [2U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__2__KET____DOT__sumx__DOT__vin_w[3U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__2__KET____DOT__sumx__vin
        [3U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__2__KET____DOT__sumx__DOT__vin_w[4U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__2__KET____DOT__sumx__vin
        [4U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__2__KET____DOT__sumx__DOT__vin_w[5U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__2__KET____DOT__sumx__vin
        [5U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__2__KET____DOT__sumx__DOT__vin_w[6U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__2__KET____DOT__sumx__vin
        [6U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__2__KET____DOT__sumx__DOT__vin_w[7U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__2__KET____DOT__sumx__vin
        [7U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__3__KET____DOT__sumx__DOT__vin[0U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__3__KET____DOT__sumx__vin
        [0U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__3__KET____DOT__sumx__DOT__vin[1U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__3__KET____DOT__sumx__vin
        [1U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__3__KET____DOT__sumx__DOT__vin[2U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__3__KET____DOT__sumx__vin
        [2U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__3__KET____DOT__sumx__DOT__vin[3U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__3__KET____DOT__sumx__vin
        [3U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__3__KET____DOT__sumx__DOT__vin[4U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__3__KET____DOT__sumx__vin
        [4U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__3__KET____DOT__sumx__DOT__vin[5U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__3__KET____DOT__sumx__vin
        [5U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__3__KET____DOT__sumx__DOT__vin[6U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__3__KET____DOT__sumx__vin
        [6U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__3__KET____DOT__sumx__DOT__vin[7U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__3__KET____DOT__sumx__vin
        [7U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__3__KET____DOT__sumx__DOT__vin_w[0U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__3__KET____DOT__sumx__vin
        [0U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__3__KET____DOT__sumx__DOT__vin_w[1U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__3__KET____DOT__sumx__vin
        [1U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__3__KET____DOT__sumx__DOT__vin_w[2U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__3__KET____DOT__sumx__vin
        [2U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__3__KET____DOT__sumx__DOT__vin_w[3U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__3__KET____DOT__sumx__vin
        [3U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__3__KET____DOT__sumx__DOT__vin_w[4U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__3__KET____DOT__sumx__vin
        [4U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__3__KET____DOT__sumx__DOT__vin_w[5U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__3__KET____DOT__sumx__vin
        [5U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__3__KET____DOT__sumx__DOT__vin_w[6U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__3__KET____DOT__sumx__vin
        [6U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__3__KET____DOT__sumx__DOT__vin_w[7U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__3__KET____DOT__sumx__vin
        [7U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__4__KET____DOT__sumx__DOT__vin[0U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__4__KET____DOT__sumx__vin
        [0U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__4__KET____DOT__sumx__DOT__vin[1U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__4__KET____DOT__sumx__vin
        [1U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__4__KET____DOT__sumx__DOT__vin[2U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__4__KET____DOT__sumx__vin
        [2U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__4__KET____DOT__sumx__DOT__vin[3U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__4__KET____DOT__sumx__vin
        [3U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__4__KET____DOT__sumx__DOT__vin[4U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__4__KET____DOT__sumx__vin
        [4U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__4__KET____DOT__sumx__DOT__vin[5U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__4__KET____DOT__sumx__vin
        [5U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__4__KET____DOT__sumx__DOT__vin[6U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__4__KET____DOT__sumx__vin
        [6U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__4__KET____DOT__sumx__DOT__vin[7U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__4__KET____DOT__sumx__vin
        [7U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__4__KET____DOT__sumx__DOT__vin_w[0U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__4__KET____DOT__sumx__vin
        [0U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__4__KET____DOT__sumx__DOT__vin_w[1U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__4__KET____DOT__sumx__vin
        [1U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__4__KET____DOT__sumx__DOT__vin_w[2U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__4__KET____DOT__sumx__vin
        [2U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__4__KET____DOT__sumx__DOT__vin_w[3U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__4__KET____DOT__sumx__vin
        [3U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__4__KET____DOT__sumx__DOT__vin_w[4U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__4__KET____DOT__sumx__vin
        [4U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__4__KET____DOT__sumx__DOT__vin_w[5U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__4__KET____DOT__sumx__vin
        [5U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__4__KET____DOT__sumx__DOT__vin_w[6U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__4__KET____DOT__sumx__vin
        [6U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__4__KET____DOT__sumx__DOT__vin_w[7U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__4__KET____DOT__sumx__vin
        [7U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__5__KET____DOT__sumx__DOT__vin[0U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__5__KET____DOT__sumx__vin
        [0U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__5__KET____DOT__sumx__DOT__vin[1U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__5__KET____DOT__sumx__vin
        [1U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__5__KET____DOT__sumx__DOT__vin[2U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__5__KET____DOT__sumx__vin
        [2U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__5__KET____DOT__sumx__DOT__vin[3U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__5__KET____DOT__sumx__vin
        [3U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__5__KET____DOT__sumx__DOT__vin[4U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__5__KET____DOT__sumx__vin
        [4U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__5__KET____DOT__sumx__DOT__vin[5U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__5__KET____DOT__sumx__vin
        [5U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__5__KET____DOT__sumx__DOT__vin[6U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__5__KET____DOT__sumx__vin
        [6U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__5__KET____DOT__sumx__DOT__vin[7U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__5__KET____DOT__sumx__vin
        [7U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__5__KET____DOT__sumx__DOT__vin_w[0U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__5__KET____DOT__sumx__vin
        [0U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__5__KET____DOT__sumx__DOT__vin_w[1U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__5__KET____DOT__sumx__vin
        [1U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__5__KET____DOT__sumx__DOT__vin_w[2U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__5__KET____DOT__sumx__vin
        [2U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__5__KET____DOT__sumx__DOT__vin_w[3U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__5__KET____DOT__sumx__vin
        [3U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__5__KET____DOT__sumx__DOT__vin_w[4U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__5__KET____DOT__sumx__vin
        [4U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__5__KET____DOT__sumx__DOT__vin_w[5U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__5__KET____DOT__sumx__vin
        [5U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__5__KET____DOT__sumx__DOT__vin_w[6U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__5__KET____DOT__sumx__vin
        [6U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__5__KET____DOT__sumx__DOT__vin_w[7U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__5__KET____DOT__sumx__vin
        [7U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__6__KET____DOT__sumx__DOT__vin[0U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__6__KET____DOT__sumx__vin
        [0U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__6__KET____DOT__sumx__DOT__vin[1U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__6__KET____DOT__sumx__vin
        [1U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__6__KET____DOT__sumx__DOT__vin[2U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__6__KET____DOT__sumx__vin
        [2U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__6__KET____DOT__sumx__DOT__vin[3U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__6__KET____DOT__sumx__vin
        [3U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__6__KET____DOT__sumx__DOT__vin[4U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__6__KET____DOT__sumx__vin
        [4U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__6__KET____DOT__sumx__DOT__vin[5U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__6__KET____DOT__sumx__vin
        [5U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__6__KET____DOT__sumx__DOT__vin[6U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__6__KET____DOT__sumx__vin
        [6U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__6__KET____DOT__sumx__DOT__vin[7U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__6__KET____DOT__sumx__vin
        [7U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__6__KET____DOT__sumx__DOT__vin_w[0U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__6__KET____DOT__sumx__vin
        [0U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__6__KET____DOT__sumx__DOT__vin_w[1U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__6__KET____DOT__sumx__vin
        [1U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__6__KET____DOT__sumx__DOT__vin_w[2U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__6__KET____DOT__sumx__vin
        [2U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__6__KET____DOT__sumx__DOT__vin_w[3U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__6__KET____DOT__sumx__vin
        [3U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__6__KET____DOT__sumx__DOT__vin_w[4U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__6__KET____DOT__sumx__vin
        [4U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__6__KET____DOT__sumx__DOT__vin_w[5U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__6__KET____DOT__sumx__vin
        [5U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__6__KET____DOT__sumx__DOT__vin_w[6U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__6__KET____DOT__sumx__vin
        [6U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__6__KET____DOT__sumx__DOT__vin_w[7U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__6__KET____DOT__sumx__vin
        [7U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__7__KET____DOT__sumx__DOT__vin[0U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__7__KET____DOT__sumx__vin
        [0U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__7__KET____DOT__sumx__DOT__vin[1U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__7__KET____DOT__sumx__vin
        [1U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__7__KET____DOT__sumx__DOT__vin[2U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__7__KET____DOT__sumx__vin
        [2U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__7__KET____DOT__sumx__DOT__vin[3U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__7__KET____DOT__sumx__vin
        [3U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__7__KET____DOT__sumx__DOT__vin[4U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__7__KET____DOT__sumx__vin
        [4U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__7__KET____DOT__sumx__DOT__vin[5U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__7__KET____DOT__sumx__vin
        [5U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__7__KET____DOT__sumx__DOT__vin[6U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__7__KET____DOT__sumx__vin
        [6U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__7__KET____DOT__sumx__DOT__vin[7U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__7__KET____DOT__sumx__vin
        [7U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__7__KET____DOT__sumx__DOT__vin_w[0U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__7__KET____DOT__sumx__vin
        [0U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__7__KET____DOT__sumx__DOT__vin_w[1U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__7__KET____DOT__sumx__vin
        [1U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__7__KET____DOT__sumx__DOT__vin_w[2U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__7__KET____DOT__sumx__vin
        [2U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__7__KET____DOT__sumx__DOT__vin_w[3U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__7__KET____DOT__sumx__vin
        [3U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__7__KET____DOT__sumx__DOT__vin_w[4U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__7__KET____DOT__sumx__vin
        [4U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__7__KET____DOT__sumx__DOT__vin_w[5U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__7__KET____DOT__sumx__vin
        [5U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__7__KET____DOT__sumx__DOT__vin_w[6U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__7__KET____DOT__sumx__vin
        [6U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__7__KET____DOT__sumx__DOT__vin_w[7U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__7__KET____DOT__sumx__vin
        [7U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__8__KET____DOT__sumx__DOT__vin[0U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__8__KET____DOT__sumx__vin
        [0U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__8__KET____DOT__sumx__DOT__vin[1U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__8__KET____DOT__sumx__vin
        [1U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__8__KET____DOT__sumx__DOT__vin[2U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__8__KET____DOT__sumx__vin
        [2U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__8__KET____DOT__sumx__DOT__vin[3U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__8__KET____DOT__sumx__vin
        [3U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__8__KET____DOT__sumx__DOT__vin[4U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__8__KET____DOT__sumx__vin
        [4U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__8__KET____DOT__sumx__DOT__vin[5U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__8__KET____DOT__sumx__vin
        [5U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__8__KET____DOT__sumx__DOT__vin[6U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__8__KET____DOT__sumx__vin
        [6U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__8__KET____DOT__sumx__DOT__vin[7U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__8__KET____DOT__sumx__vin
        [7U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__8__KET____DOT__sumx__DOT__vin_w[0U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__8__KET____DOT__sumx__vin
        [0U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__8__KET____DOT__sumx__DOT__vin_w[1U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__8__KET____DOT__sumx__vin
        [1U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__8__KET____DOT__sumx__DOT__vin_w[2U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__8__KET____DOT__sumx__vin
        [2U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__8__KET____DOT__sumx__DOT__vin_w[3U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__8__KET____DOT__sumx__vin
        [3U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__8__KET____DOT__sumx__DOT__vin_w[4U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__8__KET____DOT__sumx__vin
        [4U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__8__KET____DOT__sumx__DOT__vin_w[5U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__8__KET____DOT__sumx__vin
        [5U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__8__KET____DOT__sumx__DOT__vin_w[6U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__8__KET____DOT__sumx__vin
        [6U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__8__KET____DOT__sumx__DOT__vin_w[7U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__8__KET____DOT__sumx__vin
        [7U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__9__KET____DOT__sumx__DOT__vin[0U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__9__KET____DOT__sumx__vin
        [0U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__9__KET____DOT__sumx__DOT__vin[1U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__9__KET____DOT__sumx__vin
        [1U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__9__KET____DOT__sumx__DOT__vin[2U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__9__KET____DOT__sumx__vin
        [2U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__9__KET____DOT__sumx__DOT__vin[3U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__9__KET____DOT__sumx__vin
        [3U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__9__KET____DOT__sumx__DOT__vin[4U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__9__KET____DOT__sumx__vin
        [4U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__9__KET____DOT__sumx__DOT__vin[5U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__9__KET____DOT__sumx__vin
        [5U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__9__KET____DOT__sumx__DOT__vin[6U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__9__KET____DOT__sumx__vin
        [6U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__9__KET____DOT__sumx__DOT__vin[7U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__9__KET____DOT__sumx__vin
        [7U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__9__KET____DOT__sumx__DOT__vin_w[0U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__9__KET____DOT__sumx__vin
        [0U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__9__KET____DOT__sumx__DOT__vin_w[1U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__9__KET____DOT__sumx__vin
        [1U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__9__KET____DOT__sumx__DOT__vin_w[2U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__9__KET____DOT__sumx__vin
        [2U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__9__KET____DOT__sumx__DOT__vin_w[3U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__9__KET____DOT__sumx__vin
        [3U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__9__KET____DOT__sumx__DOT__vin_w[4U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__9__KET____DOT__sumx__vin
        [4U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__9__KET____DOT__sumx__DOT__vin_w[5U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__9__KET____DOT__sumx__vin
        [5U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__9__KET____DOT__sumx__DOT__vin_w[6U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__9__KET____DOT__sumx__vin
        [6U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__9__KET____DOT__sumx__DOT__vin_w[7U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__9__KET____DOT__sumx__vin
        [7U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__10__KET____DOT__sumx__DOT__vin[0U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__10__KET____DOT__sumx__vin
        [0U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__10__KET____DOT__sumx__DOT__vin[1U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__10__KET____DOT__sumx__vin
        [1U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__10__KET____DOT__sumx__DOT__vin[2U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__10__KET____DOT__sumx__vin
        [2U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__10__KET____DOT__sumx__DOT__vin[3U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__10__KET____DOT__sumx__vin
        [3U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__10__KET____DOT__sumx__DOT__vin[4U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__10__KET____DOT__sumx__vin
        [4U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__10__KET____DOT__sumx__DOT__vin[5U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__10__KET____DOT__sumx__vin
        [5U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__10__KET____DOT__sumx__DOT__vin[6U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__10__KET____DOT__sumx__vin
        [6U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__10__KET____DOT__sumx__DOT__vin[7U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__10__KET____DOT__sumx__vin
        [7U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__10__KET____DOT__sumx__DOT__vin_w[0U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__10__KET____DOT__sumx__vin
        [0U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__10__KET____DOT__sumx__DOT__vin_w[1U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__10__KET____DOT__sumx__vin
        [1U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__10__KET____DOT__sumx__DOT__vin_w[2U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__10__KET____DOT__sumx__vin
        [2U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__10__KET____DOT__sumx__DOT__vin_w[3U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__10__KET____DOT__sumx__vin
        [3U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__10__KET____DOT__sumx__DOT__vin_w[4U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__10__KET____DOT__sumx__vin
        [4U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__10__KET____DOT__sumx__DOT__vin_w[5U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__10__KET____DOT__sumx__vin
        [5U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__10__KET____DOT__sumx__DOT__vin_w[6U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__10__KET____DOT__sumx__vin
        [6U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__10__KET____DOT__sumx__DOT__vin_w[7U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__10__KET____DOT__sumx__vin
        [7U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__11__KET____DOT__sumx__DOT__vin[0U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__11__KET____DOT__sumx__vin
        [0U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__11__KET____DOT__sumx__DOT__vin[1U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__11__KET____DOT__sumx__vin
        [1U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__11__KET____DOT__sumx__DOT__vin[2U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__11__KET____DOT__sumx__vin
        [2U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__11__KET____DOT__sumx__DOT__vin[3U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__11__KET____DOT__sumx__vin
        [3U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__11__KET____DOT__sumx__DOT__vin[4U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__11__KET____DOT__sumx__vin
        [4U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__11__KET____DOT__sumx__DOT__vin[5U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__11__KET____DOT__sumx__vin
        [5U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__11__KET____DOT__sumx__DOT__vin[6U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__11__KET____DOT__sumx__vin
        [6U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__11__KET____DOT__sumx__DOT__vin[7U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__11__KET____DOT__sumx__vin
        [7U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__11__KET____DOT__sumx__DOT__vin_w[0U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__11__KET____DOT__sumx__vin
        [0U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__11__KET____DOT__sumx__DOT__vin_w[1U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__11__KET____DOT__sumx__vin
        [1U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__11__KET____DOT__sumx__DOT__vin_w[2U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__11__KET____DOT__sumx__vin
        [2U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__11__KET____DOT__sumx__DOT__vin_w[3U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__11__KET____DOT__sumx__vin
        [3U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__11__KET____DOT__sumx__DOT__vin_w[4U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__11__KET____DOT__sumx__vin
        [4U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__11__KET____DOT__sumx__DOT__vin_w[5U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__11__KET____DOT__sumx__vin
        [5U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__11__KET____DOT__sumx__DOT__vin_w[6U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__11__KET____DOT__sumx__vin
        [6U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__11__KET____DOT__sumx__DOT__vin_w[7U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__11__KET____DOT__sumx__vin
        [7U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__12__KET____DOT__sumx__DOT__vin[0U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__12__KET____DOT__sumx__vin
        [0U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__12__KET____DOT__sumx__DOT__vin[1U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__12__KET____DOT__sumx__vin
        [1U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__12__KET____DOT__sumx__DOT__vin[2U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__12__KET____DOT__sumx__vin
        [2U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__12__KET____DOT__sumx__DOT__vin[3U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__12__KET____DOT__sumx__vin
        [3U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__12__KET____DOT__sumx__DOT__vin[4U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__12__KET____DOT__sumx__vin
        [4U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__12__KET____DOT__sumx__DOT__vin[5U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__12__KET____DOT__sumx__vin
        [5U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__12__KET____DOT__sumx__DOT__vin[6U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__12__KET____DOT__sumx__vin
        [6U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__12__KET____DOT__sumx__DOT__vin[7U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__12__KET____DOT__sumx__vin
        [7U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__12__KET____DOT__sumx__DOT__vin_w[0U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__12__KET____DOT__sumx__vin
        [0U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__12__KET____DOT__sumx__DOT__vin_w[1U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__12__KET____DOT__sumx__vin
        [1U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__12__KET____DOT__sumx__DOT__vin_w[2U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__12__KET____DOT__sumx__vin
        [2U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__12__KET____DOT__sumx__DOT__vin_w[3U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__12__KET____DOT__sumx__vin
        [3U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__12__KET____DOT__sumx__DOT__vin_w[4U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__12__KET____DOT__sumx__vin
        [4U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__12__KET____DOT__sumx__DOT__vin_w[5U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__12__KET____DOT__sumx__vin
        [5U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__12__KET____DOT__sumx__DOT__vin_w[6U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__12__KET____DOT__sumx__vin
        [6U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__12__KET____DOT__sumx__DOT__vin_w[7U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__12__KET____DOT__sumx__vin
        [7U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__13__KET____DOT__sumx__DOT__vin[0U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__13__KET____DOT__sumx__vin
        [0U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__13__KET____DOT__sumx__DOT__vin[1U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__13__KET____DOT__sumx__vin
        [1U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__13__KET____DOT__sumx__DOT__vin[2U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__13__KET____DOT__sumx__vin
        [2U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__13__KET____DOT__sumx__DOT__vin[3U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__13__KET____DOT__sumx__vin
        [3U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__13__KET____DOT__sumx__DOT__vin[4U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__13__KET____DOT__sumx__vin
        [4U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__13__KET____DOT__sumx__DOT__vin[5U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__13__KET____DOT__sumx__vin
        [5U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__13__KET____DOT__sumx__DOT__vin[6U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__13__KET____DOT__sumx__vin
        [6U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__13__KET____DOT__sumx__DOT__vin[7U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__13__KET____DOT__sumx__vin
        [7U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__13__KET____DOT__sumx__DOT__vin_w[0U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__13__KET____DOT__sumx__vin
        [0U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__13__KET____DOT__sumx__DOT__vin_w[1U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__13__KET____DOT__sumx__vin
        [1U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__13__KET____DOT__sumx__DOT__vin_w[2U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__13__KET____DOT__sumx__vin
        [2U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__13__KET____DOT__sumx__DOT__vin_w[3U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__13__KET____DOT__sumx__vin
        [3U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__13__KET____DOT__sumx__DOT__vin_w[4U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__13__KET____DOT__sumx__vin
        [4U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__13__KET____DOT__sumx__DOT__vin_w[5U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__13__KET____DOT__sumx__vin
        [5U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__13__KET____DOT__sumx__DOT__vin_w[6U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__13__KET____DOT__sumx__vin
        [6U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__13__KET____DOT__sumx__DOT__vin_w[7U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__13__KET____DOT__sumx__vin
        [7U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__14__KET____DOT__sumx__DOT__vin[0U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__14__KET____DOT__sumx__vin
        [0U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__14__KET____DOT__sumx__DOT__vin[1U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__14__KET____DOT__sumx__vin
        [1U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__14__KET____DOT__sumx__DOT__vin[2U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__14__KET____DOT__sumx__vin
        [2U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__14__KET____DOT__sumx__DOT__vin[3U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__14__KET____DOT__sumx__vin
        [3U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__14__KET____DOT__sumx__DOT__vin[4U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__14__KET____DOT__sumx__vin
        [4U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__14__KET____DOT__sumx__DOT__vin[5U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__14__KET____DOT__sumx__vin
        [5U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__14__KET____DOT__sumx__DOT__vin[6U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__14__KET____DOT__sumx__vin
        [6U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__14__KET____DOT__sumx__DOT__vin[7U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__14__KET____DOT__sumx__vin
        [7U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__14__KET____DOT__sumx__DOT__vin_w[0U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__14__KET____DOT__sumx__vin
        [0U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__14__KET____DOT__sumx__DOT__vin_w[1U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__14__KET____DOT__sumx__vin
        [1U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__14__KET____DOT__sumx__DOT__vin_w[2U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__14__KET____DOT__sumx__vin
        [2U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__14__KET____DOT__sumx__DOT__vin_w[3U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__14__KET____DOT__sumx__vin
        [3U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__14__KET____DOT__sumx__DOT__vin_w[4U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__14__KET____DOT__sumx__vin
        [4U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__14__KET____DOT__sumx__DOT__vin_w[5U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__14__KET____DOT__sumx__vin
        [5U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__14__KET____DOT__sumx__DOT__vin_w[6U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__14__KET____DOT__sumx__vin
        [6U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__14__KET____DOT__sumx__DOT__vin_w[7U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__14__KET____DOT__sumx__vin
        [7U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__15__KET____DOT__sumx__DOT__vin[0U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__15__KET____DOT__sumx__vin
        [0U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__15__KET____DOT__sumx__DOT__vin[1U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__15__KET____DOT__sumx__vin
        [1U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__15__KET____DOT__sumx__DOT__vin[2U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__15__KET____DOT__sumx__vin
        [2U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__15__KET____DOT__sumx__DOT__vin[3U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__15__KET____DOT__sumx__vin
        [3U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__15__KET____DOT__sumx__DOT__vin[4U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__15__KET____DOT__sumx__vin
        [4U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__15__KET____DOT__sumx__DOT__vin[5U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__15__KET____DOT__sumx__vin
        [5U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__15__KET____DOT__sumx__DOT__vin[6U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__15__KET____DOT__sumx__vin
        [6U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__15__KET____DOT__sumx__DOT__vin[7U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__15__KET____DOT__sumx__vin
        [7U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__15__KET____DOT__sumx__DOT__vin_w[0U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__15__KET____DOT__sumx__vin
        [0U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__15__KET____DOT__sumx__DOT__vin_w[1U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__15__KET____DOT__sumx__vin
        [1U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__15__KET____DOT__sumx__DOT__vin_w[2U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__15__KET____DOT__sumx__vin
        [2U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__15__KET____DOT__sumx__DOT__vin_w[3U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__15__KET____DOT__sumx__vin
        [3U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__15__KET____DOT__sumx__DOT__vin_w[4U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__15__KET____DOT__sumx__vin
        [4U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__15__KET____DOT__sumx__DOT__vin_w[5U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__15__KET____DOT__sumx__vin
        [5U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__15__KET____DOT__sumx__DOT__vin_w[6U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__15__KET____DOT__sumx__vin
        [6U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__15__KET____DOT__sumx__DOT__vin_w[7U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__15__KET____DOT__sumx__vin
        [7U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__0__KET____DOT__sumy__DOT__vin[0U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__0__KET____DOT__sumy__vin
        [0U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__0__KET____DOT__sumy__DOT__vin[1U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__0__KET____DOT__sumy__vin
        [1U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__0__KET____DOT__sumy__DOT__vin[2U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__0__KET____DOT__sumy__vin
        [2U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__0__KET____DOT__sumy__DOT__vin[3U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__0__KET____DOT__sumy__vin
        [3U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__0__KET____DOT__sumy__DOT__vin[4U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__0__KET____DOT__sumy__vin
        [4U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__0__KET____DOT__sumy__DOT__vin[5U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__0__KET____DOT__sumy__vin
        [5U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__0__KET____DOT__sumy__DOT__vin[6U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__0__KET____DOT__sumy__vin
        [6U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__0__KET____DOT__sumy__DOT__vin[7U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__0__KET____DOT__sumy__vin
        [7U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__0__KET____DOT__sumy__DOT__vin_w[0U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__0__KET____DOT__sumy__vin
        [0U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__0__KET____DOT__sumy__DOT__vin_w[1U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__0__KET____DOT__sumy__vin
        [1U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__0__KET____DOT__sumy__DOT__vin_w[2U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__0__KET____DOT__sumy__vin
        [2U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__0__KET____DOT__sumy__DOT__vin_w[3U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__0__KET____DOT__sumy__vin
        [3U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__0__KET____DOT__sumy__DOT__vin_w[4U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__0__KET____DOT__sumy__vin
        [4U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__0__KET____DOT__sumy__DOT__vin_w[5U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__0__KET____DOT__sumy__vin
        [5U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__0__KET____DOT__sumy__DOT__vin_w[6U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__0__KET____DOT__sumy__vin
        [6U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__0__KET____DOT__sumy__DOT__vin_w[7U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__0__KET____DOT__sumy__vin
        [7U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__1__KET____DOT__sumy__DOT__vin[0U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__1__KET____DOT__sumy__vin
        [0U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__1__KET____DOT__sumy__DOT__vin[1U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__1__KET____DOT__sumy__vin
        [1U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__1__KET____DOT__sumy__DOT__vin[2U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__1__KET____DOT__sumy__vin
        [2U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__1__KET____DOT__sumy__DOT__vin[3U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__1__KET____DOT__sumy__vin
        [3U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__1__KET____DOT__sumy__DOT__vin[4U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__1__KET____DOT__sumy__vin
        [4U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__1__KET____DOT__sumy__DOT__vin[5U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__1__KET____DOT__sumy__vin
        [5U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__1__KET____DOT__sumy__DOT__vin[6U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__1__KET____DOT__sumy__vin
        [6U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__1__KET____DOT__sumy__DOT__vin[7U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__1__KET____DOT__sumy__vin
        [7U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__1__KET____DOT__sumy__DOT__vin_w[0U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__1__KET____DOT__sumy__vin
        [0U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__1__KET____DOT__sumy__DOT__vin_w[1U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__1__KET____DOT__sumy__vin
        [1U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__1__KET____DOT__sumy__DOT__vin_w[2U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__1__KET____DOT__sumy__vin
        [2U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__1__KET____DOT__sumy__DOT__vin_w[3U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__1__KET____DOT__sumy__vin
        [3U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__1__KET____DOT__sumy__DOT__vin_w[4U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__1__KET____DOT__sumy__vin
        [4U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__1__KET____DOT__sumy__DOT__vin_w[5U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__1__KET____DOT__sumy__vin
        [5U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__1__KET____DOT__sumy__DOT__vin_w[6U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__1__KET____DOT__sumy__vin
        [6U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__1__KET____DOT__sumy__DOT__vin_w[7U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__1__KET____DOT__sumy__vin
        [7U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__2__KET____DOT__sumy__DOT__vin[0U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__2__KET____DOT__sumy__vin
        [0U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__2__KET____DOT__sumy__DOT__vin[1U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__2__KET____DOT__sumy__vin
        [1U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__2__KET____DOT__sumy__DOT__vin[2U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__2__KET____DOT__sumy__vin
        [2U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__2__KET____DOT__sumy__DOT__vin[3U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__2__KET____DOT__sumy__vin
        [3U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__2__KET____DOT__sumy__DOT__vin[4U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__2__KET____DOT__sumy__vin
        [4U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__2__KET____DOT__sumy__DOT__vin[5U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__2__KET____DOT__sumy__vin
        [5U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__2__KET____DOT__sumy__DOT__vin[6U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__2__KET____DOT__sumy__vin
        [6U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__2__KET____DOT__sumy__DOT__vin[7U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__2__KET____DOT__sumy__vin
        [7U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__2__KET____DOT__sumy__DOT__vin_w[0U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__2__KET____DOT__sumy__vin
        [0U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__2__KET____DOT__sumy__DOT__vin_w[1U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__2__KET____DOT__sumy__vin
        [1U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__2__KET____DOT__sumy__DOT__vin_w[2U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__2__KET____DOT__sumy__vin
        [2U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__2__KET____DOT__sumy__DOT__vin_w[3U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__2__KET____DOT__sumy__vin
        [3U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__2__KET____DOT__sumy__DOT__vin_w[4U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__2__KET____DOT__sumy__vin
        [4U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__2__KET____DOT__sumy__DOT__vin_w[5U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__2__KET____DOT__sumy__vin
        [5U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__2__KET____DOT__sumy__DOT__vin_w[6U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__2__KET____DOT__sumy__vin
        [6U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__2__KET____DOT__sumy__DOT__vin_w[7U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__2__KET____DOT__sumy__vin
        [7U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__3__KET____DOT__sumy__DOT__vin[0U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__3__KET____DOT__sumy__vin
        [0U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__3__KET____DOT__sumy__DOT__vin[1U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__3__KET____DOT__sumy__vin
        [1U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__3__KET____DOT__sumy__DOT__vin[2U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__3__KET____DOT__sumy__vin
        [2U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__3__KET____DOT__sumy__DOT__vin[3U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__3__KET____DOT__sumy__vin
        [3U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__3__KET____DOT__sumy__DOT__vin[4U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__3__KET____DOT__sumy__vin
        [4U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__3__KET____DOT__sumy__DOT__vin[5U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__3__KET____DOT__sumy__vin
        [5U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__3__KET____DOT__sumy__DOT__vin[6U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__3__KET____DOT__sumy__vin
        [6U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__3__KET____DOT__sumy__DOT__vin[7U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__3__KET____DOT__sumy__vin
        [7U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__3__KET____DOT__sumy__DOT__vin_w[0U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__3__KET____DOT__sumy__vin
        [0U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__3__KET____DOT__sumy__DOT__vin_w[1U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__3__KET____DOT__sumy__vin
        [1U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__3__KET____DOT__sumy__DOT__vin_w[2U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__3__KET____DOT__sumy__vin
        [2U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__3__KET____DOT__sumy__DOT__vin_w[3U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__3__KET____DOT__sumy__vin
        [3U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__3__KET____DOT__sumy__DOT__vin_w[4U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__3__KET____DOT__sumy__vin
        [4U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__3__KET____DOT__sumy__DOT__vin_w[5U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__3__KET____DOT__sumy__vin
        [5U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__3__KET____DOT__sumy__DOT__vin_w[6U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__3__KET____DOT__sumy__vin
        [6U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__3__KET____DOT__sumy__DOT__vin_w[7U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__3__KET____DOT__sumy__vin
        [7U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__4__KET____DOT__sumy__DOT__vin[0U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__4__KET____DOT__sumy__vin
        [0U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__4__KET____DOT__sumy__DOT__vin[1U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__4__KET____DOT__sumy__vin
        [1U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__4__KET____DOT__sumy__DOT__vin[2U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__4__KET____DOT__sumy__vin
        [2U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__4__KET____DOT__sumy__DOT__vin[3U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__4__KET____DOT__sumy__vin
        [3U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__4__KET____DOT__sumy__DOT__vin[4U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__4__KET____DOT__sumy__vin
        [4U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__4__KET____DOT__sumy__DOT__vin[5U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__4__KET____DOT__sumy__vin
        [5U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__4__KET____DOT__sumy__DOT__vin[6U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__4__KET____DOT__sumy__vin
        [6U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__4__KET____DOT__sumy__DOT__vin[7U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__4__KET____DOT__sumy__vin
        [7U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__4__KET____DOT__sumy__DOT__vin_w[0U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__4__KET____DOT__sumy__vin
        [0U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__4__KET____DOT__sumy__DOT__vin_w[1U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__4__KET____DOT__sumy__vin
        [1U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__4__KET____DOT__sumy__DOT__vin_w[2U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__4__KET____DOT__sumy__vin
        [2U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__4__KET____DOT__sumy__DOT__vin_w[3U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__4__KET____DOT__sumy__vin
        [3U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__4__KET____DOT__sumy__DOT__vin_w[4U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__4__KET____DOT__sumy__vin
        [4U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__4__KET____DOT__sumy__DOT__vin_w[5U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__4__KET____DOT__sumy__vin
        [5U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__4__KET____DOT__sumy__DOT__vin_w[6U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__4__KET____DOT__sumy__vin
        [6U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__4__KET____DOT__sumy__DOT__vin_w[7U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__4__KET____DOT__sumy__vin
        [7U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__5__KET____DOT__sumy__DOT__vin[0U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__5__KET____DOT__sumy__vin
        [0U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__5__KET____DOT__sumy__DOT__vin[1U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__5__KET____DOT__sumy__vin
        [1U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__5__KET____DOT__sumy__DOT__vin[2U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__5__KET____DOT__sumy__vin
        [2U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__5__KET____DOT__sumy__DOT__vin[3U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__5__KET____DOT__sumy__vin
        [3U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__5__KET____DOT__sumy__DOT__vin[4U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__5__KET____DOT__sumy__vin
        [4U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__5__KET____DOT__sumy__DOT__vin[5U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__5__KET____DOT__sumy__vin
        [5U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__5__KET____DOT__sumy__DOT__vin[6U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__5__KET____DOT__sumy__vin
        [6U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__5__KET____DOT__sumy__DOT__vin[7U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__5__KET____DOT__sumy__vin
        [7U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__5__KET____DOT__sumy__DOT__vin_w[0U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__5__KET____DOT__sumy__vin
        [0U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__5__KET____DOT__sumy__DOT__vin_w[1U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__5__KET____DOT__sumy__vin
        [1U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__5__KET____DOT__sumy__DOT__vin_w[2U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__5__KET____DOT__sumy__vin
        [2U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__5__KET____DOT__sumy__DOT__vin_w[3U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__5__KET____DOT__sumy__vin
        [3U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__5__KET____DOT__sumy__DOT__vin_w[4U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__5__KET____DOT__sumy__vin
        [4U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__5__KET____DOT__sumy__DOT__vin_w[5U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__5__KET____DOT__sumy__vin
        [5U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__5__KET____DOT__sumy__DOT__vin_w[6U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__5__KET____DOT__sumy__vin
        [6U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__5__KET____DOT__sumy__DOT__vin_w[7U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__5__KET____DOT__sumy__vin
        [7U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__6__KET____DOT__sumy__DOT__vin[0U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__6__KET____DOT__sumy__vin
        [0U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__6__KET____DOT__sumy__DOT__vin[1U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__6__KET____DOT__sumy__vin
        [1U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__6__KET____DOT__sumy__DOT__vin[2U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__6__KET____DOT__sumy__vin
        [2U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__6__KET____DOT__sumy__DOT__vin[3U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__6__KET____DOT__sumy__vin
        [3U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__6__KET____DOT__sumy__DOT__vin[4U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__6__KET____DOT__sumy__vin
        [4U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__6__KET____DOT__sumy__DOT__vin[5U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__6__KET____DOT__sumy__vin
        [5U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__6__KET____DOT__sumy__DOT__vin[6U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__6__KET____DOT__sumy__vin
        [6U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__6__KET____DOT__sumy__DOT__vin[7U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__6__KET____DOT__sumy__vin
        [7U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__6__KET____DOT__sumy__DOT__vin_w[0U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__6__KET____DOT__sumy__vin
        [0U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__6__KET____DOT__sumy__DOT__vin_w[1U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__6__KET____DOT__sumy__vin
        [1U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__6__KET____DOT__sumy__DOT__vin_w[2U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__6__KET____DOT__sumy__vin
        [2U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__6__KET____DOT__sumy__DOT__vin_w[3U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__6__KET____DOT__sumy__vin
        [3U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__6__KET____DOT__sumy__DOT__vin_w[4U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__6__KET____DOT__sumy__vin
        [4U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__6__KET____DOT__sumy__DOT__vin_w[5U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__6__KET____DOT__sumy__vin
        [5U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__6__KET____DOT__sumy__DOT__vin_w[6U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__6__KET____DOT__sumy__vin
        [6U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__6__KET____DOT__sumy__DOT__vin_w[7U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__6__KET____DOT__sumy__vin
        [7U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__7__KET____DOT__sumy__DOT__vin[0U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__7__KET____DOT__sumy__vin
        [0U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__7__KET____DOT__sumy__DOT__vin[1U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__7__KET____DOT__sumy__vin
        [1U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__7__KET____DOT__sumy__DOT__vin[2U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__7__KET____DOT__sumy__vin
        [2U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__7__KET____DOT__sumy__DOT__vin[3U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__7__KET____DOT__sumy__vin
        [3U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__7__KET____DOT__sumy__DOT__vin[4U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__7__KET____DOT__sumy__vin
        [4U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__7__KET____DOT__sumy__DOT__vin[5U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__7__KET____DOT__sumy__vin
        [5U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__7__KET____DOT__sumy__DOT__vin[6U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__7__KET____DOT__sumy__vin
        [6U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__7__KET____DOT__sumy__DOT__vin[7U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__7__KET____DOT__sumy__vin
        [7U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__7__KET____DOT__sumy__DOT__vin_w[0U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__7__KET____DOT__sumy__vin
        [0U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__7__KET____DOT__sumy__DOT__vin_w[1U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__7__KET____DOT__sumy__vin
        [1U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__7__KET____DOT__sumy__DOT__vin_w[2U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__7__KET____DOT__sumy__vin
        [2U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__7__KET____DOT__sumy__DOT__vin_w[3U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__7__KET____DOT__sumy__vin
        [3U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__7__KET____DOT__sumy__DOT__vin_w[4U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__7__KET____DOT__sumy__vin
        [4U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__7__KET____DOT__sumy__DOT__vin_w[5U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__7__KET____DOT__sumy__vin
        [5U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__7__KET____DOT__sumy__DOT__vin_w[6U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__7__KET____DOT__sumy__vin
        [6U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__7__KET____DOT__sumy__DOT__vin_w[7U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__7__KET____DOT__sumy__vin
        [7U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__8__KET____DOT__sumy__DOT__vin[0U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__8__KET____DOT__sumy__vin
        [0U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__8__KET____DOT__sumy__DOT__vin[1U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__8__KET____DOT__sumy__vin
        [1U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__8__KET____DOT__sumy__DOT__vin[2U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__8__KET____DOT__sumy__vin
        [2U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__8__KET____DOT__sumy__DOT__vin[3U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__8__KET____DOT__sumy__vin
        [3U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__8__KET____DOT__sumy__DOT__vin[4U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__8__KET____DOT__sumy__vin
        [4U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__8__KET____DOT__sumy__DOT__vin[5U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__8__KET____DOT__sumy__vin
        [5U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__8__KET____DOT__sumy__DOT__vin[6U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__8__KET____DOT__sumy__vin
        [6U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__8__KET____DOT__sumy__DOT__vin[7U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__8__KET____DOT__sumy__vin
        [7U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__8__KET____DOT__sumy__DOT__vin_w[0U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__8__KET____DOT__sumy__vin
        [0U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__8__KET____DOT__sumy__DOT__vin_w[1U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__8__KET____DOT__sumy__vin
        [1U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__8__KET____DOT__sumy__DOT__vin_w[2U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__8__KET____DOT__sumy__vin
        [2U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__8__KET____DOT__sumy__DOT__vin_w[3U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__8__KET____DOT__sumy__vin
        [3U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__8__KET____DOT__sumy__DOT__vin_w[4U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__8__KET____DOT__sumy__vin
        [4U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__8__KET____DOT__sumy__DOT__vin_w[5U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__8__KET____DOT__sumy__vin
        [5U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__8__KET____DOT__sumy__DOT__vin_w[6U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__8__KET____DOT__sumy__vin
        [6U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__8__KET____DOT__sumy__DOT__vin_w[7U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__8__KET____DOT__sumy__vin
        [7U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__9__KET____DOT__sumy__DOT__vin[0U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__9__KET____DOT__sumy__vin
        [0U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__9__KET____DOT__sumy__DOT__vin[1U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__9__KET____DOT__sumy__vin
        [1U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__9__KET____DOT__sumy__DOT__vin[2U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__9__KET____DOT__sumy__vin
        [2U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__9__KET____DOT__sumy__DOT__vin[3U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__9__KET____DOT__sumy__vin
        [3U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__9__KET____DOT__sumy__DOT__vin[4U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__9__KET____DOT__sumy__vin
        [4U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__9__KET____DOT__sumy__DOT__vin[5U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__9__KET____DOT__sumy__vin
        [5U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__9__KET____DOT__sumy__DOT__vin[6U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__9__KET____DOT__sumy__vin
        [6U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__9__KET____DOT__sumy__DOT__vin[7U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__9__KET____DOT__sumy__vin
        [7U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__9__KET____DOT__sumy__DOT__vin_w[0U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__9__KET____DOT__sumy__vin
        [0U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__9__KET____DOT__sumy__DOT__vin_w[1U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__9__KET____DOT__sumy__vin
        [1U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__9__KET____DOT__sumy__DOT__vin_w[2U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__9__KET____DOT__sumy__vin
        [2U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__9__KET____DOT__sumy__DOT__vin_w[3U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__9__KET____DOT__sumy__vin
        [3U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__9__KET____DOT__sumy__DOT__vin_w[4U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__9__KET____DOT__sumy__vin
        [4U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__9__KET____DOT__sumy__DOT__vin_w[5U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__9__KET____DOT__sumy__vin
        [5U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__9__KET____DOT__sumy__DOT__vin_w[6U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__9__KET____DOT__sumy__vin
        [6U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__9__KET____DOT__sumy__DOT__vin_w[7U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__9__KET____DOT__sumy__vin
        [7U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__10__KET____DOT__sumy__DOT__vin[0U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__10__KET____DOT__sumy__vin
        [0U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__10__KET____DOT__sumy__DOT__vin[1U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__10__KET____DOT__sumy__vin
        [1U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__10__KET____DOT__sumy__DOT__vin[2U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__10__KET____DOT__sumy__vin
        [2U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__10__KET____DOT__sumy__DOT__vin[3U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__10__KET____DOT__sumy__vin
        [3U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__10__KET____DOT__sumy__DOT__vin[4U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__10__KET____DOT__sumy__vin
        [4U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__10__KET____DOT__sumy__DOT__vin[5U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__10__KET____DOT__sumy__vin
        [5U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__10__KET____DOT__sumy__DOT__vin[6U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__10__KET____DOT__sumy__vin
        [6U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__10__KET____DOT__sumy__DOT__vin[7U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__10__KET____DOT__sumy__vin
        [7U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__10__KET____DOT__sumy__DOT__vin_w[0U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__10__KET____DOT__sumy__vin
        [0U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__10__KET____DOT__sumy__DOT__vin_w[1U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__10__KET____DOT__sumy__vin
        [1U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__10__KET____DOT__sumy__DOT__vin_w[2U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__10__KET____DOT__sumy__vin
        [2U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__10__KET____DOT__sumy__DOT__vin_w[3U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__10__KET____DOT__sumy__vin
        [3U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__10__KET____DOT__sumy__DOT__vin_w[4U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__10__KET____DOT__sumy__vin
        [4U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__10__KET____DOT__sumy__DOT__vin_w[5U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__10__KET____DOT__sumy__vin
        [5U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__10__KET____DOT__sumy__DOT__vin_w[6U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__10__KET____DOT__sumy__vin
        [6U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__10__KET____DOT__sumy__DOT__vin_w[7U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__10__KET____DOT__sumy__vin
        [7U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__11__KET____DOT__sumy__DOT__vin[0U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__11__KET____DOT__sumy__vin
        [0U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__11__KET____DOT__sumy__DOT__vin[1U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__11__KET____DOT__sumy__vin
        [1U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__11__KET____DOT__sumy__DOT__vin[2U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__11__KET____DOT__sumy__vin
        [2U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__11__KET____DOT__sumy__DOT__vin[3U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__11__KET____DOT__sumy__vin
        [3U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__11__KET____DOT__sumy__DOT__vin[4U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__11__KET____DOT__sumy__vin
        [4U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__11__KET____DOT__sumy__DOT__vin[5U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__11__KET____DOT__sumy__vin
        [5U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__11__KET____DOT__sumy__DOT__vin[6U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__11__KET____DOT__sumy__vin
        [6U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__11__KET____DOT__sumy__DOT__vin[7U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__11__KET____DOT__sumy__vin
        [7U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__11__KET____DOT__sumy__DOT__vin_w[0U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__11__KET____DOT__sumy__vin
        [0U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__11__KET____DOT__sumy__DOT__vin_w[1U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__11__KET____DOT__sumy__vin
        [1U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__11__KET____DOT__sumy__DOT__vin_w[2U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__11__KET____DOT__sumy__vin
        [2U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__11__KET____DOT__sumy__DOT__vin_w[3U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__11__KET____DOT__sumy__vin
        [3U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__11__KET____DOT__sumy__DOT__vin_w[4U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__11__KET____DOT__sumy__vin
        [4U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__11__KET____DOT__sumy__DOT__vin_w[5U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__11__KET____DOT__sumy__vin
        [5U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__11__KET____DOT__sumy__DOT__vin_w[6U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__11__KET____DOT__sumy__vin
        [6U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__11__KET____DOT__sumy__DOT__vin_w[7U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__11__KET____DOT__sumy__vin
        [7U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__12__KET____DOT__sumy__DOT__vin[0U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__12__KET____DOT__sumy__vin
        [0U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__12__KET____DOT__sumy__DOT__vin[1U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__12__KET____DOT__sumy__vin
        [1U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__12__KET____DOT__sumy__DOT__vin[2U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__12__KET____DOT__sumy__vin
        [2U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__12__KET____DOT__sumy__DOT__vin[3U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__12__KET____DOT__sumy__vin
        [3U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__12__KET____DOT__sumy__DOT__vin[4U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__12__KET____DOT__sumy__vin
        [4U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__12__KET____DOT__sumy__DOT__vin[5U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__12__KET____DOT__sumy__vin
        [5U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__12__KET____DOT__sumy__DOT__vin[6U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__12__KET____DOT__sumy__vin
        [6U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__12__KET____DOT__sumy__DOT__vin[7U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__12__KET____DOT__sumy__vin
        [7U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__12__KET____DOT__sumy__DOT__vin_w[0U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__12__KET____DOT__sumy__vin
        [0U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__12__KET____DOT__sumy__DOT__vin_w[1U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__12__KET____DOT__sumy__vin
        [1U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__12__KET____DOT__sumy__DOT__vin_w[2U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__12__KET____DOT__sumy__vin
        [2U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__12__KET____DOT__sumy__DOT__vin_w[3U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__12__KET____DOT__sumy__vin
        [3U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__12__KET____DOT__sumy__DOT__vin_w[4U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__12__KET____DOT__sumy__vin
        [4U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__12__KET____DOT__sumy__DOT__vin_w[5U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__12__KET____DOT__sumy__vin
        [5U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__12__KET____DOT__sumy__DOT__vin_w[6U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__12__KET____DOT__sumy__vin
        [6U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__12__KET____DOT__sumy__DOT__vin_w[7U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__12__KET____DOT__sumy__vin
        [7U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__13__KET____DOT__sumy__DOT__vin[0U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__13__KET____DOT__sumy__vin
        [0U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__13__KET____DOT__sumy__DOT__vin[1U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__13__KET____DOT__sumy__vin
        [1U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__13__KET____DOT__sumy__DOT__vin[2U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__13__KET____DOT__sumy__vin
        [2U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__13__KET____DOT__sumy__DOT__vin[3U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__13__KET____DOT__sumy__vin
        [3U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__13__KET____DOT__sumy__DOT__vin[4U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__13__KET____DOT__sumy__vin
        [4U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__13__KET____DOT__sumy__DOT__vin[5U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__13__KET____DOT__sumy__vin
        [5U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__13__KET____DOT__sumy__DOT__vin[6U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__13__KET____DOT__sumy__vin
        [6U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__13__KET____DOT__sumy__DOT__vin[7U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__13__KET____DOT__sumy__vin
        [7U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__13__KET____DOT__sumy__DOT__vin_w[0U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__13__KET____DOT__sumy__vin
        [0U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__13__KET____DOT__sumy__DOT__vin_w[1U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__13__KET____DOT__sumy__vin
        [1U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__13__KET____DOT__sumy__DOT__vin_w[2U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__13__KET____DOT__sumy__vin
        [2U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__13__KET____DOT__sumy__DOT__vin_w[3U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__13__KET____DOT__sumy__vin
        [3U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__13__KET____DOT__sumy__DOT__vin_w[4U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__13__KET____DOT__sumy__vin
        [4U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__13__KET____DOT__sumy__DOT__vin_w[5U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__13__KET____DOT__sumy__vin
        [5U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__13__KET____DOT__sumy__DOT__vin_w[6U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__13__KET____DOT__sumy__vin
        [6U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__13__KET____DOT__sumy__DOT__vin_w[7U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__13__KET____DOT__sumy__vin
        [7U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__14__KET____DOT__sumy__DOT__vin[0U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__14__KET____DOT__sumy__vin
        [0U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__14__KET____DOT__sumy__DOT__vin[1U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__14__KET____DOT__sumy__vin
        [1U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__14__KET____DOT__sumy__DOT__vin[2U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__14__KET____DOT__sumy__vin
        [2U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__14__KET____DOT__sumy__DOT__vin[3U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__14__KET____DOT__sumy__vin
        [3U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__14__KET____DOT__sumy__DOT__vin[4U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__14__KET____DOT__sumy__vin
        [4U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__14__KET____DOT__sumy__DOT__vin[5U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__14__KET____DOT__sumy__vin
        [5U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__14__KET____DOT__sumy__DOT__vin[6U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__14__KET____DOT__sumy__vin
        [6U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__14__KET____DOT__sumy__DOT__vin[7U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__14__KET____DOT__sumy__vin
        [7U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__14__KET____DOT__sumy__DOT__vin_w[0U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__14__KET____DOT__sumy__vin
        [0U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__14__KET____DOT__sumy__DOT__vin_w[1U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__14__KET____DOT__sumy__vin
        [1U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__14__KET____DOT__sumy__DOT__vin_w[2U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__14__KET____DOT__sumy__vin
        [2U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__14__KET____DOT__sumy__DOT__vin_w[3U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__14__KET____DOT__sumy__vin
        [3U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__14__KET____DOT__sumy__DOT__vin_w[4U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__14__KET____DOT__sumy__vin
        [4U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__14__KET____DOT__sumy__DOT__vin_w[5U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__14__KET____DOT__sumy__vin
        [5U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__14__KET____DOT__sumy__DOT__vin_w[6U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__14__KET____DOT__sumy__vin
        [6U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__14__KET____DOT__sumy__DOT__vin_w[7U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__14__KET____DOT__sumy__vin
        [7U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__15__KET____DOT__sumy__DOT__vin[0U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__15__KET____DOT__sumy__vin
        [0U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__15__KET____DOT__sumy__DOT__vin[1U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__15__KET____DOT__sumy__vin
        [1U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__15__KET____DOT__sumy__DOT__vin[2U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__15__KET____DOT__sumy__vin
        [2U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__15__KET____DOT__sumy__DOT__vin[3U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__15__KET____DOT__sumy__vin
        [3U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__15__KET____DOT__sumy__DOT__vin[4U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__15__KET____DOT__sumy__vin
        [4U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__15__KET____DOT__sumy__DOT__vin[5U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__15__KET____DOT__sumy__vin
        [5U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__15__KET____DOT__sumy__DOT__vin[6U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__15__KET____DOT__sumy__vin
        [6U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__15__KET____DOT__sumy__DOT__vin[7U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__15__KET____DOT__sumy__vin
        [7U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__15__KET____DOT__sumy__DOT__vin_w[0U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__15__KET____DOT__sumy__vin
        [0U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__15__KET____DOT__sumy__DOT__vin_w[1U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__15__KET____DOT__sumy__vin
        [1U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__15__KET____DOT__sumy__DOT__vin_w[2U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__15__KET____DOT__sumy__vin
        [2U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__15__KET____DOT__sumy__DOT__vin_w[3U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__15__KET____DOT__sumy__vin
        [3U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__15__KET____DOT__sumy__DOT__vin_w[4U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__15__KET____DOT__sumy__vin
        [4U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__15__KET____DOT__sumy__DOT__vin_w[5U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__15__KET____DOT__sumy__vin
        [5U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__15__KET____DOT__sumy__DOT__vin_w[6U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__15__KET____DOT__sumy__vin
        [6U];
    vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__15__KET____DOT__sumy__DOT__vin_w[7U] 
        = vlSelf->dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__15__KET____DOT__sumy__vin
        [7U];
}
