

================================================================
== Vitis HLS Report for 'sha256_final'
================================================================
* Date:           Sun Jun 20 17:16:26 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        sha256
* Solution:       optimize_1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.490 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- sha_final_loop_1  |        ?|        ?|         1|          1|          1|     ?|       yes|
        |- sha_final_loop_2  |        ?|        ?|         1|          1|          1|     ?|       yes|
        |- Loop 3            |       56|       56|         1|          1|          1|    56|       yes|
        |- sha_final_loop_3  |       16|       16|         4|          4|          1|     4|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 1
  * Pipeline-2: initiation interval (II) = 1, depth = 1
  * Pipeline-3: initiation interval (II) = 4, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 20
* Pipeline : 4
  Pipeline-0 : II = 1, D = 1, States = { 3 }
  Pipeline-1 : II = 1, D = 1, States = { 6 }
  Pipeline-2 : II = 1, D = 1, States = { 8 }
  Pipeline-3 : II = 4, D = 4, States = { 16 17 18 19 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 7 8 
3 --> 4 3 
4 --> 5 
5 --> 6 
6 --> 7 6 
7 --> 10 
8 --> 9 8 
9 --> 7 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 20 17 
17 --> 18 
18 --> 19 
19 --> 16 
20 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.73>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%ctx_addr = getelementptr i64 %ctx, i64 0, i64 8" [sha256.cpp:125]   --->   Operation 21 'getelementptr' 'ctx_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [2/2] (0.73ns)   --->   "%ctx_load = load i4 %ctx_addr" [sha256.cpp:125]   --->   Operation 22 'load' 'ctx_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>

State 2 <SV = 1> <Delay = 2.82>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %ctx, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i64 %ctx"   --->   Operation 24 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/2] (0.73ns)   --->   "%ctx_load = load i4 %ctx_addr" [sha256.cpp:125]   --->   Operation 25 'load' 'ctx_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%i = trunc i64 %ctx_load" [sha256.cpp:125]   --->   Operation 26 'trunc' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.80ns)   --->   "%icmp_ln128 = icmp_ult  i32 %i, i32 56" [sha256.cpp:128]   --->   Operation 27 'icmp' 'icmp_ln128' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (1.14ns)   --->   "%i_1 = add i32 %i, i32 1" [sha256.cpp:125]   --->   Operation 28 'add' 'i_1' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%idxprom = zext i32 %i" [sha256.cpp:125]   --->   Operation 29 'zext' 'idxprom' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%empty = trunc i64 %ctx_load" [sha256.cpp:125]   --->   Operation 30 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%ctx_load_cast_cast16 = zext i3 %empty" [sha256.cpp:125]   --->   Operation 31 'zext' 'ctx_load_cast_cast16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.62ns)   --->   "%empty_31 = shl i8 1, i8 %ctx_load_cast_cast16" [sha256.cpp:125]   --->   Operation 32 'shl' 'empty_31' <Predicate = true> <Delay = 0.62> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %empty, i3 0" [sha256.cpp:125]   --->   Operation 33 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%p_cast17 = zext i6 %tmp_1" [sha256.cpp:125]   --->   Operation 34 'zext' 'p_cast17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.82ns)   --->   "%empty_32 = shl i64 128, i64 %p_cast17" [sha256.cpp:125]   --->   Operation 35 'shl' 'empty_32' <Predicate = true> <Delay = 0.82> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i4 @_ssdm_op_PartSelect.i4.i64.i32.i32, i64 %ctx_load, i32 3, i32 6" [sha256.cpp:125]   --->   Operation 36 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%p_cast18 = zext i4 %tmp_3" [sha256.cpp:125]   --->   Operation 37 'zext' 'p_cast18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%ctx_addr_1 = getelementptr i64 %ctx, i64 0, i64 %p_cast18" [sha256.cpp:125]   --->   Operation 38 'getelementptr' 'ctx_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.73ns)   --->   "%store_ln125 = store void @_ssdm_op_Write.bram.p0i64, i4 %ctx_addr_1, i64 %empty_32, i8 %empty_31" [sha256.cpp:125]   --->   Operation 39 'store' 'store_ln125' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln128 = br i1 %icmp_ln128, void %.lr.ph30, void" [sha256.cpp:128]   --->   Operation 40 'br' 'br_ln128' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln135 = zext i32 %i_1" [sha256.cpp:135]   --->   Operation 41 'zext' 'zext_ln135' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.46ns)   --->   "%br_ln135 = br void" [sha256.cpp:135]   --->   Operation 42 'br' 'br_ln135' <Predicate = (!icmp_ln128)> <Delay = 0.46>
ST_2 : Operation 43 [1/1] (0.80ns)   --->   "%icmp_ln130 = icmp_ult  i32 %i_1, i32 56" [sha256.cpp:130]   --->   Operation 43 'icmp' 'icmp_ln130' <Predicate = (icmp_ln128)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln130 = br i1 %icmp_ln130, void %._crit_edge, void %.lr.ph.preheader" [sha256.cpp:130]   --->   Operation 44 'br' 'br_ln130' <Predicate = (icmp_ln128)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.46ns)   --->   "%br_ln0 = br void %.lr.ph"   --->   Operation 45 'br' 'br_ln0' <Predicate = (icmp_ln128 & icmp_ln130)> <Delay = 0.46>

State 3 <SV = 2> <Delay = 1.58>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%i_2 = phi i64 %zext_ln135, void %.lr.ph30, i64 %add_ln136, void %.split7" [sha256.cpp:135]   --->   Operation 46 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%i_128 = phi i32 %i_1, void %.lr.ph30, i32 %i_3, void %.split7"   --->   Operation 47 'phi' 'i_128' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 48 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%tmp = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %i_128, i32 6, i32 31" [sha256.cpp:135]   --->   Operation 49 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.85ns)   --->   "%icmp_ln135 = icmp_eq  i26 %tmp, i26 0" [sha256.cpp:135]   --->   Operation 50 'icmp' 'icmp_ln135' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln135 = br i1 %icmp_ln135, void %._crit_edge31.loopexit, void %.split7" [sha256.cpp:135]   --->   Operation 51 'br' 'br_ln135' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%specloopname_ln123 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [sha256.cpp:123]   --->   Operation 52 'specloopname' 'specloopname_ln123' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (1.14ns)   --->   "%i_3 = add i32 %i_128, i32 1" [sha256.cpp:136]   --->   Operation 53 'add' 'i_3' <Predicate = (icmp_ln135)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln136 = trunc i64 %i_2" [sha256.cpp:136]   --->   Operation 54 'trunc' 'trunc_ln136' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln136 = zext i3 %trunc_ln136" [sha256.cpp:136]   --->   Operation 55 'zext' 'zext_ln136' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.62ns)   --->   "%shl_ln136 = shl i8 1, i8 %zext_ln136" [sha256.cpp:136]   --->   Operation 56 'shl' 'shl_ln136' <Predicate = (icmp_ln135)> <Delay = 0.62> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i4 @_ssdm_op_PartSelect.i4.i64.i32.i32, i64 %i_2, i32 3, i32 6" [sha256.cpp:136]   --->   Operation 57 'partselect' 'lshr_ln' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln136_1 = zext i4 %lshr_ln" [sha256.cpp:136]   --->   Operation 58 'zext' 'zext_ln136_1' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%ctx_addr_2 = getelementptr i64 %ctx, i64 0, i64 %zext_ln136_1" [sha256.cpp:136]   --->   Operation 59 'getelementptr' 'ctx_addr_2' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.73ns)   --->   "%store_ln136 = store void @_ssdm_op_Write.bram.p0i64, i4 %ctx_addr_2, i64 0, i8 %shl_ln136" [sha256.cpp:136]   --->   Operation 60 'store' 'store_ln136' <Predicate = (icmp_ln135)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>
ST_3 : Operation 61 [1/1] (1.36ns)   --->   "%add_ln136 = add i64 %i_2, i64 1" [sha256.cpp:136]   --->   Operation 61 'add' 'add_ln136' <Predicate = (icmp_ln135)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 62 'br' 'br_ln0' <Predicate = (icmp_ln135)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.46>
ST_4 : Operation 63 [2/2] (0.46ns)   --->   "%call_ln137 = call void @compress, i64 %ctx" [sha256.cpp:137]   --->   Operation 63 'call' 'call_ln137' <Predicate = true> <Delay = 0.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.46>
ST_5 : Operation 64 [1/2] (0.00ns)   --->   "%call_ln137 = call void @compress, i64 %ctx" [sha256.cpp:137]   --->   Operation 64 'call' 'call_ln137' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 65 [1/1] (0.46ns)   --->   "%br_ln138 = br void %memset.loop" [sha256.cpp:138]   --->   Operation 65 'br' 'br_ln138' <Predicate = true> <Delay = 0.46>

State 6 <SV = 5> <Delay = 1.44>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%empty_33 = phi i6 0, void %._crit_edge31.loopexit, i6 %empty_34, void %memset.loop.split"   --->   Operation 66 'phi' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.84ns)   --->   "%empty_34 = add i6 %empty_33, i6 1"   --->   Operation 67 'add' 'empty_34' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 68 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.71ns)   --->   "%exitcond456 = icmp_eq  i6 %empty_33, i6 56"   --->   Operation 69 'icmp' 'exitcond456' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%empty_35 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 56, i64 56, i64 56"   --->   Operation 70 'speclooptripcount' 'empty_35' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond456, void %memset.loop.split, void %._crit_edge.loopexit"   --->   Operation 71 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%empty_36 = trunc i6 %empty_33"   --->   Operation 72 'trunc' 'empty_36' <Predicate = (!exitcond456)> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%p_cast14_cast = zext i3 %empty_36"   --->   Operation 73 'zext' 'p_cast14_cast' <Predicate = (!exitcond456)> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.62ns)   --->   "%empty_37 = shl i8 1, i8 %p_cast14_cast"   --->   Operation 74 'shl' 'empty_37' <Predicate = (!exitcond456)> <Delay = 0.62> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i3 @_ssdm_op_PartSelect.i3.i6.i32.i32, i6 %empty_33, i32 3, i32 5"   --->   Operation 75 'partselect' 'tmp_4' <Predicate = (!exitcond456)> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%p_cast20 = zext i3 %tmp_4"   --->   Operation 76 'zext' 'p_cast20' <Predicate = (!exitcond456)> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%ctx_addr_4 = getelementptr i64 %ctx, i64 0, i64 %p_cast20"   --->   Operation 77 'getelementptr' 'ctx_addr_4' <Predicate = (!exitcond456)> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.73ns)   --->   "%store_ln0 = store void @_ssdm_op_Write.bram.p0i64, i4 %ctx_addr_4, i64 0, i8 %empty_37"   --->   Operation 78 'store' 'store_ln0' <Predicate = (!exitcond456)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop"   --->   Operation 79 'br' 'br_ln0' <Predicate = (!exitcond456)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 0.73>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge"   --->   Operation 80 'br' 'br_ln0' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_7 : Operation 81 [2/2] (0.73ns)   --->   "%ctx_load_1 = load i4 %ctx_addr" [sha256.cpp:142]   --->   Operation 81 'load' 'ctx_load_1' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%ctx_addr_5 = getelementptr i64 %ctx, i64 0, i64 9" [sha256.cpp:142]   --->   Operation 82 'getelementptr' 'ctx_addr_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 83 [2/2] (0.73ns)   --->   "%ctx_load_2 = load i4 %ctx_addr_5" [sha256.cpp:142]   --->   Operation 83 'load' 'ctx_load_2' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>

State 8 <SV = 2> <Delay = 2.06>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "%indvars_iv42_in = phi i64 %i_4, void %.split4, i64 %idxprom, void %.lr.ph.preheader"   --->   Operation 84 'phi' 'indvars_iv42_in' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%i_026 = phi i32 %i_5, void %.split4, i32 %i_1, void %.lr.ph.preheader"   --->   Operation 85 'phi' 'i_026' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 86 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (0.80ns)   --->   "%icmp_ln130_1 = icmp_eq  i32 %i_026, i32 56" [sha256.cpp:130]   --->   Operation 87 'icmp' 'icmp_ln130_1' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln130 = br i1 %icmp_ln130_1, void %.split4, void %._crit_edge.loopexit4" [sha256.cpp:130]   --->   Operation 88 'br' 'br_ln130' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%trunc_ln131 = trunc i64 %indvars_iv42_in" [sha256.cpp:131]   --->   Operation 89 'trunc' 'trunc_ln131' <Predicate = (!icmp_ln130_1)> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%trunc_ln131_1 = trunc i64 %indvars_iv42_in" [sha256.cpp:131]   --->   Operation 90 'trunc' 'trunc_ln131_1' <Predicate = (!icmp_ln130_1)> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (1.36ns)   --->   "%i_4 = add i64 %indvars_iv42_in, i64 1" [sha256.cpp:131]   --->   Operation 91 'add' 'i_4' <Predicate = (!icmp_ln130_1)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 92 [1/1] (0.85ns)   --->   "%add_ln130 = add i7 %trunc_ln131_1, i7 1" [sha256.cpp:130]   --->   Operation 92 'add' 'add_ln130' <Predicate = (!icmp_ln130_1)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%specloopname_ln123 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [sha256.cpp:123]   --->   Operation 93 'specloopname' 'specloopname_ln123' <Predicate = (!icmp_ln130_1)> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (1.14ns)   --->   "%i_5 = add i32 %i_026, i32 1" [sha256.cpp:131]   --->   Operation 94 'add' 'i_5' <Predicate = (!icmp_ln130_1)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 95 [1/1] (0.71ns)   --->   "%add_ln131_1 = add i3 %trunc_ln131, i3 1" [sha256.cpp:131]   --->   Operation 95 'add' 'add_ln131_1' <Predicate = (!icmp_ln130_1)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln131 = zext i3 %add_ln131_1" [sha256.cpp:131]   --->   Operation 96 'zext' 'zext_ln131' <Predicate = (!icmp_ln130_1)> <Delay = 0.00>
ST_8 : Operation 97 [1/1] (0.62ns)   --->   "%shl_ln131 = shl i8 1, i8 %zext_ln131" [sha256.cpp:131]   --->   Operation 97 'shl' 'shl_ln131' <Predicate = (!icmp_ln130_1)> <Delay = 0.62> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i4 @_ssdm_op_PartSelect.i4.i7.i32.i32, i7 %add_ln130, i32 3, i32 6" [sha256.cpp:131]   --->   Operation 98 'partselect' 'lshr_ln1' <Predicate = (!icmp_ln130_1)> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln131_1 = zext i4 %lshr_ln1" [sha256.cpp:131]   --->   Operation 99 'zext' 'zext_ln131_1' <Predicate = (!icmp_ln130_1)> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%ctx_addr_3 = getelementptr i64 %ctx, i64 0, i64 %zext_ln131_1" [sha256.cpp:131]   --->   Operation 100 'getelementptr' 'ctx_addr_3' <Predicate = (!icmp_ln130_1)> <Delay = 0.00>
ST_8 : Operation 101 [1/1] (0.73ns)   --->   "%store_ln131 = store void @_ssdm_op_Write.bram.p0i64, i4 %ctx_addr_3, i64 0, i8 %shl_ln131" [sha256.cpp:131]   --->   Operation 101 'store' 'store_ln131' <Predicate = (!icmp_ln130_1)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>
ST_8 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph"   --->   Operation 102 'br' 'br_ln0' <Predicate = (!icmp_ln130_1)> <Delay = 0.00>

State 9 <SV = 3> <Delay = 0.00>
ST_9 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge"   --->   Operation 103 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 10 <SV = 7> <Delay = 2.82>
ST_10 : Operation 104 [1/2] (0.73ns)   --->   "%ctx_load_1 = load i4 %ctx_addr" [sha256.cpp:142]   --->   Operation 104 'load' 'ctx_load_1' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>
ST_10 : Operation 105 [1/1] (0.00ns)   --->   "%trunc_ln142 = trunc i64 %ctx_load_1" [sha256.cpp:142]   --->   Operation 105 'trunc' 'trunc_ln142' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 106 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i29.i3, i29 %trunc_ln142, i3 0" [sha256.cpp:142]   --->   Operation 106 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln142 = zext i32 %shl_ln" [sha256.cpp:142]   --->   Operation 107 'zext' 'zext_ln142' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 108 [1/2] (0.73ns)   --->   "%ctx_load_2 = load i4 %ctx_addr_5" [sha256.cpp:142]   --->   Operation 108 'load' 'ctx_load_2' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>
ST_10 : Operation 109 [1/1] (0.00ns)   --->   "%trunc_ln142_1 = trunc i64 %ctx_load_2" [sha256.cpp:142]   --->   Operation 109 'trunc' 'trunc_ln142_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 110 [1/1] (0.00ns)   --->   "%trunc_ln142_4 = trunc i64 %ctx_load_1" [sha256.cpp:142]   --->   Operation 110 'trunc' 'trunc_ln142_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 111 [1/1] (0.00ns)   --->   "%trunc_ln142_2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %trunc_ln142_4, i3 0" [sha256.cpp:142]   --->   Operation 111 'bitconcatenate' 'trunc_ln142_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 112 [1/1] (0.00ns)   --->   "%trunc_ln142_6 = trunc i64 %ctx_load_1" [sha256.cpp:142]   --->   Operation 112 'trunc' 'trunc_ln142_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 113 [1/1] (0.00ns)   --->   "%trunc_ln142_3 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i13.i3, i13 %trunc_ln142_6, i3 0" [sha256.cpp:142]   --->   Operation 113 'bitconcatenate' 'trunc_ln142_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 114 [1/1] (0.00ns)   --->   "%trunc_ln142_7 = trunc i64 %ctx_load_2" [sha256.cpp:142]   --->   Operation 114 'trunc' 'trunc_ln142_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 115 [1/1] (0.00ns)   --->   "%trunc_ln142_8 = trunc i64 %ctx_load_1" [sha256.cpp:142]   --->   Operation 115 'trunc' 'trunc_ln142_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 116 [1/1] (0.00ns)   --->   "%trunc_ln142_5 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i21.i3, i21 %trunc_ln142_8, i3 0" [sha256.cpp:142]   --->   Operation 116 'bitconcatenate' 'trunc_ln142_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 117 [1/1] (0.00ns)   --->   "%trunc_ln142_9 = trunc i64 %ctx_load_2" [sha256.cpp:142]   --->   Operation 117 'trunc' 'trunc_ln142_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 118 [1/1] (0.00ns)   --->   "%trunc_ln142_10 = trunc i64 %ctx_load_2" [sha256.cpp:142]   --->   Operation 118 'trunc' 'trunc_ln142_10' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln142_1 = zext i32 %shl_ln" [sha256.cpp:142]   --->   Operation 119 'zext' 'zext_ln142_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 120 [1/1] (0.00ns)   --->   "%trunc_ln142_11 = trunc i64 %ctx_load_2" [sha256.cpp:142]   --->   Operation 120 'trunc' 'trunc_ln142_11' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln142_2 = zext i32 %shl_ln" [sha256.cpp:142]   --->   Operation 121 'zext' 'zext_ln142_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 122 [1/1] (0.00ns)   --->   "%trunc_ln142_12 = trunc i64 %ctx_load_2" [sha256.cpp:142]   --->   Operation 122 'trunc' 'trunc_ln142_12' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln142_3 = zext i32 %shl_ln" [sha256.cpp:142]   --->   Operation 123 'zext' 'zext_ln142_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 124 [1/1] (0.00ns)   --->   "%trunc_ln142_13 = trunc i64 %ctx_load_2" [sha256.cpp:142]   --->   Operation 124 'trunc' 'trunc_ln142_13' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 125 [1/1] (1.36ns)   --->   "%add_ln142 = add i64 %ctx_load_2, i64 %zext_ln142" [sha256.cpp:142]   --->   Operation 125 'add' 'add_ln142' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 126 [1/1] (1.33ns)   --->   "%add_ln142_1 = add i56 %trunc_ln142_13, i56 %zext_ln142_3" [sha256.cpp:142]   --->   Operation 126 'add' 'add_ln142_1' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 127 [1/1] (1.28ns)   --->   "%add_ln142_2 = add i48 %trunc_ln142_12, i48 %zext_ln142_2" [sha256.cpp:142]   --->   Operation 127 'add' 'add_ln142_2' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 128 [1/1] (1.18ns)   --->   "%add_ln142_3 = add i40 %trunc_ln142_11, i40 %zext_ln142_1" [sha256.cpp:142]   --->   Operation 128 'add' 'add_ln142_3' <Predicate = true> <Delay = 1.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 129 [1/1] (1.14ns)   --->   "%add_ln142_4 = add i32 %trunc_ln142_10, i32 %shl_ln" [sha256.cpp:142]   --->   Operation 129 'add' 'add_ln142_4' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 130 [1/1] (1.13ns)   --->   "%add_ln142_5 = add i24 %trunc_ln142_9, i24 %trunc_ln142_5" [sha256.cpp:142]   --->   Operation 130 'add' 'add_ln142_5' <Predicate = true> <Delay = 1.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 131 [1/1] (1.12ns)   --->   "%add_ln142_6 = add i16 %trunc_ln142_7, i16 %trunc_ln142_3" [sha256.cpp:142]   --->   Operation 131 'add' 'add_ln142_6' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 132 [1/1] (0.73ns)   --->   "%store_ln142 = store void @_ssdm_op_Write.bram.i64, i4 %ctx_addr_5, i64 %add_ln142, i8 255" [sha256.cpp:142]   --->   Operation 132 'store' 'store_ln142' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>
ST_10 : Operation 133 [1/1] (0.87ns)   --->   "%add_ln143 = add i8 %trunc_ln142_2, i8 %trunc_ln142_1" [sha256.cpp:143]   --->   Operation 133 'add' 'add_ln143' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 134 [1/1] (0.00ns)   --->   "%ctx_addr_6 = getelementptr i64 %ctx, i64 0, i64 7" [sha256.cpp:143]   --->   Operation 134 'getelementptr' 'ctx_addr_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 135 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %add_ln142_6, i32 8, i32 15" [sha256.cpp:144]   --->   Operation 135 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 136 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %add_ln142_4, i32 24, i32 31" [sha256.cpp:146]   --->   Operation 136 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i8 @_ssdm_op_PartSelect.i8.i40.i32.i32, i40 %add_ln142_3, i32 32, i32 39" [sha256.cpp:147]   --->   Operation 137 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32.i32, i48 %add_ln142_2, i32 40, i32 47" [sha256.cpp:148]   --->   Operation 138 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i8 @_ssdm_op_PartSelect.i8.i56.i32.i32, i56 %add_ln142_1, i32 48, i32 55" [sha256.cpp:149]   --->   Operation 139 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 140 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %add_ln142, i32 56, i32 63" [sha256.cpp:150]   --->   Operation 140 'partselect' 'trunc_ln4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %add_ln142_5, i32 16, i32 23" [sha256.cpp:150]   --->   Operation 141 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 142 [1/1] (0.00ns)   --->   "%or_ln150_5 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i8.i8.i8.i8.i8.i8.i8.i8, i8 %add_ln143, i8 %trunc_ln2, i8 %tmp_2, i8 %trunc_ln3, i8 %tmp_9, i8 %tmp_s, i8 %tmp_5, i8 %trunc_ln4" [sha256.cpp:150]   --->   Operation 142 'bitconcatenate' 'or_ln150_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 143 [1/1] (0.73ns)   --->   "%store_ln150 = store void @_ssdm_op_Write.bram.i64, i4 %ctx_addr_6, i64 %or_ln150_5, i8 255" [sha256.cpp:150]   --->   Operation 143 'store' 'store_ln150' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>

State 11 <SV = 8> <Delay = 0.46>
ST_11 : Operation 144 [2/2] (0.46ns)   --->   "%call_ln153 = call void @compress, i64 %ctx" [sha256.cpp:153]   --->   Operation 144 'call' 'call_ln153' <Predicate = true> <Delay = 0.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 9> <Delay = 0.00>
ST_12 : Operation 145 [1/2] (0.00ns)   --->   "%call_ln153 = call void @compress, i64 %ctx" [sha256.cpp:153]   --->   Operation 145 'call' 'call_ln153' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 10> <Delay = 0.73>
ST_13 : Operation 146 [1/1] (0.00ns)   --->   "%ctx_addr_7 = getelementptr i64 %ctx, i64 0, i64 10"   --->   Operation 146 'getelementptr' 'ctx_addr_7' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 147 [2/2] (0.73ns)   --->   "%ctx_load_3 = load i4 %ctx_addr_7"   --->   Operation 147 'load' 'ctx_load_3' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>
ST_13 : Operation 148 [1/1] (0.00ns)   --->   "%ctx_addr_8 = getelementptr i64 %ctx, i64 0, i64 11"   --->   Operation 148 'getelementptr' 'ctx_addr_8' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 149 [2/2] (0.73ns)   --->   "%ctx_load_4 = load i4 %ctx_addr_8"   --->   Operation 149 'load' 'ctx_load_4' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>

State 14 <SV = 11> <Delay = 0.73>
ST_14 : Operation 150 [1/2] (0.73ns)   --->   "%ctx_load_3 = load i4 %ctx_addr_7"   --->   Operation 150 'load' 'ctx_load_3' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>
ST_14 : Operation 151 [1/1] (0.00ns)   --->   "%empty_38 = trunc i64 %ctx_load_3"   --->   Operation 151 'trunc' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 152 [1/1] (0.00ns)   --->   "%p_cast = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ctx_load_3, i32 32, i32 63"   --->   Operation 152 'partselect' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 153 [1/2] (0.73ns)   --->   "%ctx_load_4 = load i4 %ctx_addr_8"   --->   Operation 153 'load' 'ctx_load_4' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>
ST_14 : Operation 154 [1/1] (0.00ns)   --->   "%empty_39 = trunc i64 %ctx_load_4"   --->   Operation 154 'trunc' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 155 [1/1] (0.00ns)   --->   "%p_cast2 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ctx_load_4, i32 32, i32 63"   --->   Operation 155 'partselect' 'p_cast2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 156 [1/1] (0.00ns)   --->   "%ctx_addr_9 = getelementptr i64 %ctx, i64 0, i64 12"   --->   Operation 156 'getelementptr' 'ctx_addr_9' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 157 [2/2] (0.73ns)   --->   "%ctx_load_5 = load i4 %ctx_addr_9"   --->   Operation 157 'load' 'ctx_load_5' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>
ST_14 : Operation 158 [1/1] (0.00ns)   --->   "%ctx_addr_10 = getelementptr i64 %ctx, i64 0, i64 13"   --->   Operation 158 'getelementptr' 'ctx_addr_10' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 159 [2/2] (0.73ns)   --->   "%ctx_load_6 = load i4 %ctx_addr_10"   --->   Operation 159 'load' 'ctx_load_6' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>

State 15 <SV = 12> <Delay = 0.73>
ST_15 : Operation 160 [1/2] (0.73ns)   --->   "%ctx_load_5 = load i4 %ctx_addr_9"   --->   Operation 160 'load' 'ctx_load_5' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>
ST_15 : Operation 161 [1/1] (0.00ns)   --->   "%empty_40 = trunc i64 %ctx_load_5"   --->   Operation 161 'trunc' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 162 [1/1] (0.00ns)   --->   "%p_cast3 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ctx_load_5, i32 32, i32 63"   --->   Operation 162 'partselect' 'p_cast3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 163 [1/2] (0.73ns)   --->   "%ctx_load_6 = load i4 %ctx_addr_10"   --->   Operation 163 'load' 'ctx_load_6' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14> <RAM>
ST_15 : Operation 164 [1/1] (0.00ns)   --->   "%empty_41 = trunc i64 %ctx_load_6"   --->   Operation 164 'trunc' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 165 [1/1] (0.00ns)   --->   "%p_cast4 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ctx_load_6, i32 32, i32 63"   --->   Operation 165 'partselect' 'p_cast4' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 166 [1/1] (0.46ns)   --->   "%br_ln158 = br void" [sha256.cpp:158]   --->   Operation 166 'br' 'br_ln158' <Predicate = true> <Delay = 0.46>

State 16 <SV = 13> <Delay = 2.83>
ST_16 : Operation 167 [1/1] (0.00ns)   --->   "%i_6 = phi i3 %add_ln158, void %.split, i3 0, void %._crit_edge" [sha256.cpp:158]   --->   Operation 167 'phi' 'i_6' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 168 [1/1] (0.71ns)   --->   "%add_ln158 = add i3 %i_6, i3 1" [sha256.cpp:158]   --->   Operation 168 'add' 'add_ln158' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 169 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 169 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 170 [1/1] (0.56ns)   --->   "%icmp_ln158 = icmp_eq  i3 %i_6, i3 4" [sha256.cpp:158]   --->   Operation 170 'icmp' 'icmp_ln158' <Predicate = true> <Delay = 0.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 171 [1/1] (0.00ns)   --->   "%empty_42 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 171 'speclooptripcount' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 172 [1/1] (0.00ns)   --->   "%br_ln158 = br i1 %icmp_ln158, void %.split, void" [sha256.cpp:158]   --->   Operation 172 'br' 'br_ln158' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 173 [1/1] (0.00ns)   --->   "%trunc_ln159 = trunc i3 %i_6" [sha256.cpp:159]   --->   Operation 173 'trunc' 'trunc_ln159' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_16 : Operation 174 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %trunc_ln159, i3 0" [sha256.cpp:159]   --->   Operation 174 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_16 : Operation 175 [1/1] (0.82ns)   --->   "%sub_ln159 = sub i5 24, i5 %shl_ln1" [sha256.cpp:159]   --->   Operation 175 'sub' 'sub_ln159' <Predicate = (!icmp_ln158)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln159 = zext i5 %sub_ln159" [sha256.cpp:159]   --->   Operation 176 'zext' 'zext_ln159' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_16 : Operation 177 [1/1] (1.27ns)   --->   "%lshr_ln160 = lshr i32 %p_cast, i32 %zext_ln159" [sha256.cpp:160]   --->   Operation 177 'lshr' 'lshr_ln160' <Predicate = (!icmp_ln158)> <Delay = 1.27> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 178 [1/1] (0.00ns)   --->   "%trunc_ln160 = trunc i32 %lshr_ln160" [sha256.cpp:160]   --->   Operation 178 'trunc' 'trunc_ln160' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_16 : Operation 179 [1/1] (0.14ns)   --->   "%xor_ln160 = xor i3 %i_6, i3 4" [sha256.cpp:160]   --->   Operation 179 'xor' 'xor_ln160' <Predicate = (!icmp_ln158)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 180 [1/1] (0.00ns)   --->   "%zext_ln160 = zext i3 %xor_ln160" [sha256.cpp:160]   --->   Operation 180 'zext' 'zext_ln160' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_16 : Operation 181 [1/1] (0.00ns)   --->   "%hash_addr_1 = getelementptr i8 %hash, i64 0, i64 %zext_ln160" [sha256.cpp:160]   --->   Operation 181 'getelementptr' 'hash_addr_1' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_16 : Operation 182 [1/1] (0.73ns)   --->   "%store_ln160 = store i8 %trunc_ln160, i5 %hash_addr_1" [sha256.cpp:160]   --->   Operation 182 'store' 'store_ln160' <Predicate = (!icmp_ln158)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_16 : Operation 183 [1/1] (1.27ns)   --->   "%lshr_ln161 = lshr i32 %empty_39, i32 %zext_ln159" [sha256.cpp:161]   --->   Operation 183 'lshr' 'lshr_ln161' <Predicate = (!icmp_ln158)> <Delay = 1.27> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 184 [1/1] (0.00ns)   --->   "%trunc_ln161 = trunc i32 %lshr_ln161" [sha256.cpp:161]   --->   Operation 184 'trunc' 'trunc_ln161' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_16 : Operation 185 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 1, i3 %i_6" [sha256.cpp:161]   --->   Operation 185 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_16 : Operation 186 [1/1] (0.00ns)   --->   "%zext_ln161 = zext i4 %or_ln" [sha256.cpp:161]   --->   Operation 186 'zext' 'zext_ln161' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_16 : Operation 187 [1/1] (0.00ns)   --->   "%hash_addr_2 = getelementptr i8 %hash, i64 0, i64 %zext_ln161" [sha256.cpp:161]   --->   Operation 187 'getelementptr' 'hash_addr_2' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_16 : Operation 188 [1/1] (0.73ns)   --->   "%store_ln161 = store i8 %trunc_ln161, i5 %hash_addr_2" [sha256.cpp:161]   --->   Operation 188 'store' 'store_ln161' <Predicate = (!icmp_ln158)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 17 <SV = 14> <Delay = 2.00>
ST_17 : Operation 189 [1/1] (0.00ns)   --->   "%i_6_cast19 = zext i3 %i_6" [sha256.cpp:158]   --->   Operation 189 'zext' 'i_6_cast19' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 190 [1/1] (1.27ns)   --->   "%lshr_ln159 = lshr i32 %empty_38, i32 %zext_ln159" [sha256.cpp:159]   --->   Operation 190 'lshr' 'lshr_ln159' <Predicate = true> <Delay = 1.27> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 191 [1/1] (0.00ns)   --->   "%trunc_ln159_1 = trunc i32 %lshr_ln159" [sha256.cpp:159]   --->   Operation 191 'trunc' 'trunc_ln159_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 192 [1/1] (0.00ns)   --->   "%hash_addr = getelementptr i8 %hash, i64 0, i64 %i_6_cast19" [sha256.cpp:159]   --->   Operation 192 'getelementptr' 'hash_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 193 [1/1] (0.73ns)   --->   "%store_ln159 = store i8 %trunc_ln159_1, i5 %hash_addr" [sha256.cpp:159]   --->   Operation 193 'store' 'store_ln159' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_17 : Operation 194 [1/1] (1.27ns)   --->   "%lshr_ln162 = lshr i32 %p_cast2, i32 %zext_ln159" [sha256.cpp:162]   --->   Operation 194 'lshr' 'lshr_ln162' <Predicate = true> <Delay = 1.27> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 195 [1/1] (0.00ns)   --->   "%trunc_ln162 = trunc i32 %lshr_ln162" [sha256.cpp:162]   --->   Operation 195 'trunc' 'trunc_ln162' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 196 [1/1] (0.00ns)   --->   "%sext_ln162 = sext i3 %xor_ln160" [sha256.cpp:162]   --->   Operation 196 'sext' 'sext_ln162' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 197 [1/1] (0.00ns)   --->   "%zext_ln162 = zext i4 %sext_ln162" [sha256.cpp:162]   --->   Operation 197 'zext' 'zext_ln162' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 198 [1/1] (0.00ns)   --->   "%hash_addr_3 = getelementptr i8 %hash, i64 0, i64 %zext_ln162" [sha256.cpp:162]   --->   Operation 198 'getelementptr' 'hash_addr_3' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 199 [1/1] (0.73ns)   --->   "%store_ln162 = store i8 %trunc_ln162, i5 %hash_addr_3" [sha256.cpp:162]   --->   Operation 199 'store' 'store_ln162' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 18 <SV = 15> <Delay = 2.00>
ST_18 : Operation 200 [1/1] (0.00ns)   --->   "%i_6_cast13 = zext i3 %i_6" [sha256.cpp:158]   --->   Operation 200 'zext' 'i_6_cast13' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 201 [1/1] (1.27ns)   --->   "%lshr_ln163 = lshr i32 %empty_40, i32 %zext_ln159" [sha256.cpp:163]   --->   Operation 201 'lshr' 'lshr_ln163' <Predicate = true> <Delay = 1.27> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 202 [1/1] (0.00ns)   --->   "%trunc_ln163 = trunc i32 %lshr_ln163" [sha256.cpp:163]   --->   Operation 202 'trunc' 'trunc_ln163' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 203 [1/1] (0.00ns)   --->   "%or_ln1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 2, i3 %i_6" [sha256.cpp:163]   --->   Operation 203 'bitconcatenate' 'or_ln1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 204 [1/1] (0.00ns)   --->   "%zext_ln163 = zext i5 %or_ln1" [sha256.cpp:163]   --->   Operation 204 'zext' 'zext_ln163' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 205 [1/1] (0.00ns)   --->   "%hash_addr_4 = getelementptr i8 %hash, i64 0, i64 %zext_ln163" [sha256.cpp:163]   --->   Operation 205 'getelementptr' 'hash_addr_4' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 206 [1/1] (0.73ns)   --->   "%store_ln163 = store i8 %trunc_ln163, i5 %hash_addr_4" [sha256.cpp:163]   --->   Operation 206 'store' 'store_ln163' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_18 : Operation 207 [1/1] (1.27ns)   --->   "%lshr_ln164 = lshr i32 %p_cast3, i32 %zext_ln159" [sha256.cpp:164]   --->   Operation 207 'lshr' 'lshr_ln164' <Predicate = true> <Delay = 1.27> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 208 [1/1] (0.00ns)   --->   "%trunc_ln164 = trunc i32 %lshr_ln164" [sha256.cpp:164]   --->   Operation 208 'trunc' 'trunc_ln164' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 209 [1/1] (0.82ns)   --->   "%add_ln164 = add i5 %i_6_cast13, i5 20" [sha256.cpp:164]   --->   Operation 209 'add' 'add_ln164' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 210 [1/1] (0.00ns)   --->   "%zext_ln164 = zext i5 %add_ln164" [sha256.cpp:164]   --->   Operation 210 'zext' 'zext_ln164' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 211 [1/1] (0.00ns)   --->   "%hash_addr_5 = getelementptr i8 %hash, i64 0, i64 %zext_ln164" [sha256.cpp:164]   --->   Operation 211 'getelementptr' 'hash_addr_5' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 212 [1/1] (0.73ns)   --->   "%store_ln164 = store i8 %trunc_ln164, i5 %hash_addr_5" [sha256.cpp:164]   --->   Operation 212 'store' 'store_ln164' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 19 <SV = 16> <Delay = 2.00>
ST_19 : Operation 213 [1/1] (0.00ns)   --->   "%specloopname_ln123 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [sha256.cpp:123]   --->   Operation 213 'specloopname' 'specloopname_ln123' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 214 [1/1] (1.27ns)   --->   "%lshr_ln165 = lshr i32 %empty_41, i32 %zext_ln159" [sha256.cpp:165]   --->   Operation 214 'lshr' 'lshr_ln165' <Predicate = true> <Delay = 1.27> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 215 [1/1] (0.00ns)   --->   "%trunc_ln165 = trunc i32 %lshr_ln165" [sha256.cpp:165]   --->   Operation 215 'trunc' 'trunc_ln165' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 216 [1/1] (0.00ns)   --->   "%sext_ln165 = sext i4 %or_ln" [sha256.cpp:165]   --->   Operation 216 'sext' 'sext_ln165' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 217 [1/1] (0.00ns)   --->   "%zext_ln165 = zext i5 %sext_ln165" [sha256.cpp:165]   --->   Operation 217 'zext' 'zext_ln165' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 218 [1/1] (0.00ns)   --->   "%hash_addr_6 = getelementptr i8 %hash, i64 0, i64 %zext_ln165" [sha256.cpp:165]   --->   Operation 218 'getelementptr' 'hash_addr_6' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 219 [1/1] (0.73ns)   --->   "%store_ln165 = store i8 %trunc_ln165, i5 %hash_addr_6" [sha256.cpp:165]   --->   Operation 219 'store' 'store_ln165' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_19 : Operation 220 [1/1] (1.27ns)   --->   "%lshr_ln166 = lshr i32 %p_cast4, i32 %zext_ln159" [sha256.cpp:166]   --->   Operation 220 'lshr' 'lshr_ln166' <Predicate = true> <Delay = 1.27> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 221 [1/1] (0.00ns)   --->   "%trunc_ln166 = trunc i32 %lshr_ln166" [sha256.cpp:166]   --->   Operation 221 'trunc' 'trunc_ln166' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 222 [1/1] (0.00ns)   --->   "%sext_ln166 = sext i3 %xor_ln160" [sha256.cpp:166]   --->   Operation 222 'sext' 'sext_ln166' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 223 [1/1] (0.00ns)   --->   "%zext_ln166 = zext i5 %sext_ln166" [sha256.cpp:166]   --->   Operation 223 'zext' 'zext_ln166' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 224 [1/1] (0.00ns)   --->   "%hash_addr_7 = getelementptr i8 %hash, i64 0, i64 %zext_ln166" [sha256.cpp:166]   --->   Operation 224 'getelementptr' 'hash_addr_7' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 225 [1/1] (0.73ns)   --->   "%store_ln166 = store i8 %trunc_ln166, i5 %hash_addr_7" [sha256.cpp:166]   --->   Operation 225 'store' 'store_ln166' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_19 : Operation 226 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 226 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 20 <SV = 14> <Delay = 0.00>
ST_20 : Operation 227 [1/1] (0.00ns)   --->   "%ret_ln169 = ret" [sha256.cpp:169]   --->   Operation 227 'ret' 'ret_ln169' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.73ns
The critical path consists of the following:
	'getelementptr' operation ('ctx_addr', sha256.cpp:125) [5]  (0 ns)
	'load' operation ('ctx_load', sha256.cpp:125) on array 'ctx' [6]  (0.73 ns)

 <State 2>: 2.82ns
The critical path consists of the following:
	'load' operation ('ctx_load', sha256.cpp:125) on array 'ctx' [6]  (0.73 ns)
	'add' operation ('i', sha256.cpp:125) [9]  (1.14 ns)
	'icmp' operation ('icmp_ln130', sha256.cpp:130) [66]  (0.802 ns)
	blocking operation 0.148 ns on control path)

 <State 3>: 1.59ns
The critical path consists of the following:
	'phi' operation ('i', sha256.cpp:135) with incoming values : ('zext_ln135', sha256.cpp:135) ('add_ln136', sha256.cpp:136) [26]  (0 ns)
	'add' operation ('add_ln136', sha256.cpp:136) [42]  (1.36 ns)
	blocking operation 0.225 ns on control path)

 <State 4>: 0.46ns
The critical path consists of the following:
	'call' operation ('call_ln137', sha256.cpp:137) to 'compress' [45]  (0.46 ns)

 <State 5>: 0.46ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('empty_33') with incoming values : ('empty_34') [48]  (0.46 ns)

 <State 6>: 1.45ns
The critical path consists of the following:
	'phi' operation ('empty_33') with incoming values : ('empty_34') [48]  (0 ns)
	'shl' operation ('empty_37') [57]  (0.621 ns)
	'store' operation ('store_ln0') of constant <constant:_ssdm_op_Write.bram.p0i64> on array 'ctx' [61]  (0.73 ns)
	blocking operation 0.0955 ns on control path)

 <State 7>: 0.73ns
The critical path consists of the following:
	'load' operation ('ctx_load_1', sha256.cpp:142) on array 'ctx' [94]  (0.73 ns)

 <State 8>: 2.07ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('idxprom', sha256.cpp:125) ('i', sha256.cpp:131) [71]  (0 ns)
	'add' operation ('add_ln131_1', sha256.cpp:131) [83]  (0.715 ns)
	'shl' operation ('shl_ln131', sha256.cpp:131) [85]  (0.621 ns)
	'store' operation ('store_ln131', sha256.cpp:131) of constant <constant:_ssdm_op_Write.bram.p0i64> on array 'ctx' [89]  (0.73 ns)

 <State 9>: 0ns
The critical path consists of the following:

 <State 10>: 2.82ns
The critical path consists of the following:
	'load' operation ('ctx_load_1', sha256.cpp:142) on array 'ctx' [94]  (0.73 ns)
	'add' operation ('add_ln142', sha256.cpp:142) [116]  (1.36 ns)
	'store' operation ('store_ln142', sha256.cpp:142) of constant <constant:_ssdm_op_Write.bram.i64> on array 'ctx' [123]  (0.73 ns)

 <State 11>: 0.46ns
The critical path consists of the following:
	'call' operation ('call_ln153', sha256.cpp:153) to 'compress' [135]  (0.46 ns)

 <State 12>: 0ns
The critical path consists of the following:

 <State 13>: 0.73ns
The critical path consists of the following:
	'getelementptr' operation ('ctx_addr_7') [136]  (0 ns)
	'load' operation ('ctx_load_3') on array 'ctx' [137]  (0.73 ns)

 <State 14>: 0.73ns
The critical path consists of the following:
	'load' operation ('ctx_load_3') on array 'ctx' [137]  (0.73 ns)

 <State 15>: 0.73ns
The critical path consists of the following:
	'load' operation ('ctx_load_5') on array 'ctx' [145]  (0.73 ns)

 <State 16>: 2.83ns
The critical path consists of the following:
	'phi' operation ('i', sha256.cpp:158) with incoming values : ('add_ln158', sha256.cpp:158) [154]  (0 ns)
	'sub' operation ('sub_ln159', sha256.cpp:159) [166]  (0.825 ns)
	'lshr' operation ('lshr_ln160', sha256.cpp:160) [172]  (1.28 ns)
	'store' operation ('store_ln160', sha256.cpp:160) of variable 'trunc_ln160', sha256.cpp:160 on array 'hash' [177]  (0.73 ns)

 <State 17>: 2.01ns
The critical path consists of the following:
	'lshr' operation ('lshr_ln159', sha256.cpp:159) [168]  (1.28 ns)
	'store' operation ('store_ln159', sha256.cpp:159) of variable 'trunc_ln159_1', sha256.cpp:159 on array 'hash' [171]  (0.73 ns)

 <State 18>: 2.01ns
The critical path consists of the following:
	'lshr' operation ('lshr_ln163', sha256.cpp:163) [190]  (1.28 ns)
	'store' operation ('store_ln163', sha256.cpp:163) of variable 'trunc_ln163', sha256.cpp:163 on array 'hash' [195]  (0.73 ns)

 <State 19>: 2.01ns
The critical path consists of the following:
	'lshr' operation ('lshr_ln165', sha256.cpp:165) [202]  (1.28 ns)
	'store' operation ('store_ln165', sha256.cpp:165) of variable 'trunc_ln165', sha256.cpp:165 on array 'hash' [207]  (0.73 ns)

 <State 20>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
