#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Mon Nov 27 20:40:03 2017
# Process ID: 5592
# Current directory: Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/test_phasegen_1_jtag_axi_0_0_synth_1
# Command line: vivado.exe -log test_phasegen_1_jtag_axi_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source test_phasegen_1_jtag_axi_0_0.tcl
# Log file: Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/test_phasegen_1_jtag_axi_0_0_synth_1/test_phasegen_1_jtag_axi_0_0.vds
# Journal file: Z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.runs/test_phasegen_1_jtag_axi_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source test_phasegen_1_jtag_axi_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 316.430 ; gain = 81.090
INFO: [Synth 8-638] synthesizing module 'test_phasegen_1_jtag_axi_0_0' [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_jtag_axi_0_0/synth/test_phasegen_1_jtag_axi_0_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'test_phasegen_1_jtag_axi_0_0' (39#1) [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_jtag_axi_0_0/synth/test_phasegen_1_jtag_axi_0_0.v:57]
Finished RTL Elaboration : Time (s): cpu = 00:01:54 ; elapsed = 00:01:58 . Memory (MB): peak = 550.953 ; gain = 315.613
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:54 ; elapsed = 00:01:59 . Memory (MB): peak = 550.953 ; gain = 315.613
INFO: [Device 21-403] Loading part xc7z010clg225-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 675.703 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:02:06 ; elapsed = 00:02:12 . Memory (MB): peak = 675.703 ; gain = 440.363
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:06 ; elapsed = 00:02:12 . Memory (MB): peak = 675.703 ; gain = 440.363
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:06 ; elapsed = 00:02:12 . Memory (MB): peak = 675.703 ; gain = 440.363
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:08 ; elapsed = 00:02:13 . Memory (MB): peak = 675.703 ; gain = 440.363
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:12 ; elapsed = 00:02:18 . Memory (MB): peak = 675.703 ; gain = 440.363
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+-----------------------------------------------------------------------------------------------------------+----------------+----------------------+-----------------------------+
|Module Name | RTL Object                                                                                                | Inference      | Size (Depth x Width) | Primitives                  | 
+------------+-----------------------------------------------------------------------------------------------------------+----------------+----------------------+-----------------------------+
|inst        | jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 256 x 32             | RAM64X1D x 8  RAM64M x 40   | 
+------------+-----------------------------------------------------------------------------------------------------------+----------------+----------------------+-----------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:23 ; elapsed = 00:02:29 . Memory (MB): peak = 675.703 ; gain = 440.363
Finished Timing Optimization : Time (s): cpu = 00:02:23 ; elapsed = 00:02:29 . Memory (MB): peak = 675.703 ; gain = 440.363
Finished Technology Mapping : Time (s): cpu = 00:02:24 ; elapsed = 00:02:30 . Memory (MB): peak = 675.703 ; gain = 440.363
Finished IO Insertion : Time (s): cpu = 00:02:25 ; elapsed = 00:02:31 . Memory (MB): peak = 675.703 ; gain = 440.363
Finished Renaming Generated Instances : Time (s): cpu = 00:02:25 ; elapsed = 00:02:31 . Memory (MB): peak = 675.703 ; gain = 440.363
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:25 ; elapsed = 00:02:31 . Memory (MB): peak = 675.703 ; gain = 440.363
Finished Renaming Generated Ports : Time (s): cpu = 00:02:25 ; elapsed = 00:02:31 . Memory (MB): peak = 675.703 ; gain = 440.363
Finished Handling Custom Attributes : Time (s): cpu = 00:02:25 ; elapsed = 00:02:32 . Memory (MB): peak = 675.703 ; gain = 440.363
Finished Renaming Generated Nets : Time (s): cpu = 00:02:25 ; elapsed = 00:02:32 . Memory (MB): peak = 675.703 ; gain = 440.363

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |LUT1     |    19|
|2     |LUT2     |   108|
|3     |LUT3     |   104|
|4     |LUT4     |   111|
|5     |LUT5     |   101|
|6     |LUT6     |   141|
|7     |RAM64M   |    40|
|8     |RAM64X1D |     8|
|9     |RAMB18E1 |     1|
|10    |RAMB36E1 |     2|
|11    |FDCE     |   320|
|12    |FDPE     |    40|
|13    |FDRE     |  1304|
|14    |FDSE     |    12|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:02:25 ; elapsed = 00:02:32 . Memory (MB): peak = 675.703 ; gain = 440.363
synth_design: Time (s): cpu = 00:02:27 ; elapsed = 00:02:34 . Memory (MB): peak = 675.703 ; gain = 445.996
