// Generated by CIRCT unknown git version
module FP8_MUL(	// file.cleaned.mlir:2:3
  input        clock,	// file.cleaned.mlir:2:25
               reset,	// file.cleaned.mlir:2:41
  input  [7:0] io_inputA,	// file.cleaned.mlir:2:57
               io_inputB,	// file.cleaned.mlir:2:77
  output [7:0] io_output	// file.cleaned.mlir:2:98
);

  wire       _infFlagA_T_1 = io_inputA[1:0] == 2'h0;	// file.cleaned.mlir:12:14, :17:10, :22:10
  wire       infFlagA = (&(io_inputA[6:2])) & _infFlagA_T_1;	// file.cleaned.mlir:16:10, :21:10, :22:10, :23:10
  wire       _infFlagB_T_1 = io_inputB[1:0] == 2'h0;	// file.cleaned.mlir:12:14, :20:10, :25:11
  wire       infFlagB = (&(io_inputB[6:2])) & _infFlagB_T_1;	// file.cleaned.mlir:19:10, :24:10, :25:11, :26:11
  wire       _zeroFlagA_T = io_inputA[6:2] == 5'h0;	// file.cleaned.mlir:11:14, :16:10, :27:11
  wire       zeroFlagA = _zeroFlagA_T & _infFlagA_T_1;	// file.cleaned.mlir:22:10, :27:11, :28:11
  wire       _zeroFlagB_T = io_inputB[6:2] == 5'h0;	// file.cleaned.mlir:11:14, :19:10, :29:11
  wire       zeroFlagB = _zeroFlagB_T & _infFlagB_T_1;	// file.cleaned.mlir:25:11, :29:11, :30:11
  wire [5:0] _GEN =
    {3'h0, ~(_zeroFlagA_T & (|(io_inputA[1:0]))), io_inputA[1:0]}
    * {3'h0, ~(_zeroFlagB_T & (|(io_inputB[1:0]))), io_inputB[1:0]};	// file.cleaned.mlir:5:14, :17:10, :20:10, :27:11, :29:11, :31:11, :33:11, :35:11, :36:11, :41:11, :42:11, :43:11, :44:11, :45:11
  wire [4:0] _T_11 = io_inputA[6:2] + io_inputB[6:2];	// file.cleaned.mlir:16:10, :19:10, :46:11
  wire       _GEN_0 =
    (&(io_inputA[6:2])) & (|(io_inputA[1:0])) | (&(io_inputB[6:2])) & (|(io_inputB[1:0]));	// file.cleaned.mlir:16:10, :17:10, :19:10, :20:10, :21:10, :24:10, :31:11, :32:11, :33:11, :34:11, :49:11
  wire       _GEN_1 = infFlagA | infFlagB;	// file.cleaned.mlir:23:10, :26:11, :50:11
  wire       _GEN_2 = zeroFlagA | zeroFlagB;	// file.cleaned.mlir:28:11, :30:11, :51:11
  wire       _GEN_3 = zeroFlagA & zeroFlagB;	// file.cleaned.mlir:28:11, :30:11, :52:11
  wire [5:0] _T_19 =
    {_T_11[4], _T_11} + {6{~(_GEN_3 | _GEN_2 | _GEN_1 | _GEN_0) & _GEN[5]}} - 6'h1E;	// file.cleaned.mlir:45:11, :46:11, :47:11, :48:11, :49:11, :50:11, :51:11, :52:11, :53:11, :54:11, :55:11, :56:11, :57:11, :58:11
  assign io_output =
    _GEN_3 | _GEN_2
      ? 8'h0
      : _GEN_1
          ? (infFlagA & infFlagB & io_inputA[7] != io_inputB[7]
               ? 8'h7F
               : infFlagA ? io_inputA : io_inputB)
          : _GEN_0
              ? 8'h7F
              : $signed(_T_19) > -6'sh2
                  ? {io_inputA[7] ^ io_inputB[7], 7'h7C}
                  : $signed(_T_19) < 6'sh0 ? 8'h0 : 8'hAA;	// file.cleaned.mlir:3:15, :7:16, :8:14, :9:14, :10:16, :14:15, :15:10, :18:10, :23:10, :26:11, :37:11, :38:11, :39:11, :40:11, :49:11, :50:11, :51:11, :52:11, :58:11, :59:11, :60:11, :61:11, :62:11, :63:11, :64:11, :65:11, :66:11, :67:11, :68:11, :69:5
endmodule

