Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 00f11d5cddf349c6af4ba60178f24884 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_clock_behav xil_defaultlib.tb_clock xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Delay_Reset
Compiling module xil_defaultlib.Debounce
Compiling module xil_defaultlib.PWM
Compiling module xil_defaultlib.BCD_Decoder
Compiling module xil_defaultlib.SS_Driver
Compiling module xil_defaultlib.Clock
Compiling module xil_defaultlib.tb_clock
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_clock_behav
