// Seed: 2298920685
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  wire id_3;
  supply0 id_4, id_5;
  assign id_5 = 1 & 1;
  tri0 id_6, id_7;
  assign id_6 = 1'b0;
  wor  id_8 = 1'b0;
  wire id_9;
endmodule
module module_1 (
    output wire id_0
);
  supply1 id_2 = id_2;
  id_3(
      .id_0(1'b0), .id_1(1'h0)
  );
  wor id_4, id_5 = 1;
  assign id_2 = 1;
  module_0(
      id_4, id_4
  );
  wire id_6;
  wor id_7, id_8;
  assign id_2 = id_4 ^ id_7;
  id_9(
      id_5
  );
endmodule
