// ==============================================================
// Generated by Vitis HLS v2023.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module myproject_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_13u_config9_s (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        layer8_out_dout,
        layer8_out_num_data_valid,
        layer8_out_fifo_cap,
        layer8_out_empty_n,
        layer8_out_read,
        layer9_out_din,
        layer9_out_num_data_valid,
        layer9_out_fifo_cap,
        layer9_out_full_n,
        layer9_out_write,
        start_out,
        start_write
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [129:0] layer8_out_dout;
input  [5:0] layer8_out_num_data_valid;
input  [5:0] layer8_out_fifo_cap;
input   layer8_out_empty_n;
output   layer8_out_read;
output  [207:0] layer9_out_din;
input  [3:0] layer9_out_num_data_valid;
input  [3:0] layer9_out_fifo_cap;
input   layer9_out_full_n;
output   layer9_out_write;
output   start_out;
output   start_write;

reg ap_idle;
reg layer8_out_read;
reg layer9_out_write;
reg start_write;

reg    real_start;
reg    start_once_reg;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire    internal_ap_ready;
reg    ap_done_reg;
reg    ap_block_state1_pp0_stage0_iter0;
reg    ap_block_state2_pp0_stage0_iter1;
reg   [0:0] icmp_ln55_reg_1775;
reg   [0:0] icmp_ln55_reg_1775_pp0_iter1_reg;
reg   [0:0] and_ln55_2_reg_1797;
reg    ap_predicate_op256_write_state3;
reg    ap_block_state3_pp0_stage0_iter2;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln109_fu_248_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg   [31:0] sY_1;
reg   [31:0] pY_1;
reg   [31:0] pX_1;
reg   [31:0] sX_1;
reg   [9:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_39;
reg   [9:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_38;
reg   [9:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_37;
reg   [9:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_36;
reg   [9:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_35;
reg   [9:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_34;
reg   [9:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_33;
reg   [9:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_32;
reg   [9:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_31;
reg   [9:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_30;
reg   [9:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_29;
reg   [9:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_28;
reg   [9:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_27;
reg   [9:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_26;
reg   [9:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_25;
reg   [9:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_24;
reg   [9:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_23;
reg   [9:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_22;
reg   [9:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_21;
reg   [9:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_20;
reg   [9:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_19;
reg   [9:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_18;
reg   [9:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_17;
reg   [9:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_16;
reg   [9:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_15;
reg   [9:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_14;
reg    void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_9_ce0;
reg    void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_9_we0;
wire   [9:0] void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_9_q0;
reg    void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_8_ce0;
reg    void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_8_we0;
wire   [9:0] void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_8_d0;
wire   [9:0] void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_8_q0;
reg    void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_7_ce0;
reg    void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_7_we0;
wire   [9:0] void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_7_d0;
wire   [9:0] void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_7_q0;
reg    void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_6_ce0;
reg    void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_6_we0;
wire   [9:0] void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_6_d0;
wire   [9:0] void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_6_q0;
reg    void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_5_ce0;
reg    void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_5_we0;
wire   [9:0] void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_5_d0;
wire   [9:0] void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_5_q0;
reg    void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_4_ce0;
reg    void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_4_we0;
wire   [9:0] void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_4_d0;
wire   [9:0] void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_4_q0;
reg    void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_3_ce0;
reg    void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_3_we0;
wire   [9:0] void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_3_d0;
wire   [9:0] void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_3_q0;
reg    void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_2_ce0;
reg    void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_2_we0;
wire   [9:0] void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_2_d0;
wire   [9:0] void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_2_q0;
reg    void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_1_ce0;
reg    void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_1_we0;
wire   [9:0] void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_1_d0;
wire   [9:0] void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_1_q0;
reg    void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_ce0;
reg    void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_we0;
wire   [9:0] void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_d0;
wire   [9:0] void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_q0;
reg    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9ap_o_mode0E_2_ce0;
reg    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9ap_o_mode0E_2_we0;
wire   [9:0] p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9ap_o_mode0E_2_d0;
wire   [9:0] p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9ap_o_mode0E_2_q0;
reg    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9ap_o_mode0E_1_ce0;
reg    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9ap_o_mode0E_1_we0;
wire   [9:0] p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9ap_o_mode0E_1_d0;
wire   [9:0] p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9ap_o_mode0E_1_q0;
reg    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9ap_o_mode0E_ce0;
reg    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9ap_o_mode0E_we0;
wire   [9:0] p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9ap_o_mode0E_d0;
wire   [9:0] p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9ap_o_mode0E_q0;
reg    layer8_out_blk_n;
wire    ap_block_pp0_stage0;
reg    layer9_out_blk_n;
reg   [0:0] icmp_ln109_reg_1771;
reg    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln55_fu_264_p2;
wire   [0:0] icmp_ln55_5_fu_278_p2;
reg   [0:0] icmp_ln55_5_reg_1779;
wire   [0:0] icmp_ln55_6_fu_284_p2;
reg   [0:0] icmp_ln55_6_reg_1784;
wire   [0:0] icmp_ln76_fu_296_p2;
reg   [0:0] icmp_ln76_reg_1789;
wire   [0:0] icmp_ln80_fu_350_p2;
reg   [0:0] icmp_ln80_reg_1793;
wire   [0:0] and_ln55_2_fu_901_p2;
wire   [9:0] select_ln65_25_fu_959_p3;
reg   [9:0] select_ln65_25_reg_1801;
wire   [9:0] select_ln65_28_fu_1019_p3;
reg   [9:0] select_ln65_28_reg_1806;
wire   [9:0] select_ln65_31_fu_1079_p3;
reg   [9:0] select_ln65_31_reg_1811;
wire   [9:0] select_ln65_34_fu_1139_p3;
reg   [9:0] select_ln65_34_reg_1816;
wire   [9:0] select_ln65_37_fu_1199_p3;
reg   [9:0] select_ln65_37_reg_1821;
wire   [9:0] select_ln65_40_fu_1259_p3;
reg   [9:0] select_ln65_40_reg_1826;
wire   [9:0] select_ln65_43_fu_1319_p3;
reg   [9:0] select_ln65_43_reg_1831;
wire   [9:0] select_ln65_46_fu_1379_p3;
reg   [9:0] select_ln65_46_reg_1836;
wire   [9:0] select_ln65_49_fu_1439_p3;
reg   [9:0] select_ln65_49_reg_1841;
wire   [9:0] select_ln65_52_fu_1499_p3;
reg   [9:0] select_ln65_52_reg_1846;
wire   [9:0] select_ln65_55_fu_1559_p3;
reg   [9:0] select_ln65_55_reg_1851;
wire   [9:0] select_ln65_58_fu_1619_p3;
reg   [9:0] select_ln65_58_reg_1856;
wire   [9:0] select_ln65_61_fu_1679_p3;
reg   [9:0] select_ln65_61_reg_1861;
reg   [31:0] ap_phi_mux_storemerge_phi_fu_233_p4;
wire   [31:0] add_ln86_fu_1705_p2;
reg   [31:0] ap_phi_reg_pp0_iter1_storemerge_reg_229;
wire   [31:0] ap_phi_reg_pp0_iter0_storemerge_reg_229;
wire   [31:0] add_ln80_fu_344_p2;
wire   [31:0] add_ln76_fu_290_p2;
wire   [31:0] add_ln91_fu_316_p2;
wire   [9:0] trunc_ln115_fu_373_p1;
wire   [9:0] trunc_ln115_5_fu_397_p4;
wire   [9:0] trunc_ln115_6_fu_407_p4;
wire   [9:0] trunc_ln115_7_fu_417_p4;
wire   [9:0] trunc_ln115_8_fu_427_p4;
wire   [9:0] trunc_ln115_9_fu_437_p4;
wire   [9:0] trunc_ln115_1_fu_447_p4;
wire   [9:0] trunc_ln115_2_fu_457_p4;
wire   [9:0] trunc_ln115_3_fu_467_p4;
wire   [9:0] trunc_ln115_10_fu_477_p4;
wire   [9:0] trunc_ln115_11_fu_487_p4;
wire   [9:0] trunc_ln115_s_fu_377_p4;
wire   [9:0] trunc_ln115_4_fu_387_p4;
reg   [4:0] indvar_flatten_fu_212;
wire   [4:0] add_ln109_fu_254_p2;
wire    ap_loop_init;
reg   [4:0] ap_sig_allocacmp_indvar_flatten_load;
reg    ap_block_pp0_stage0_01001;
wire   [31:0] select_ln91_fu_308_p3;
wire   [0:0] and_ln55_fu_897_p2;
wire   [0:0] icmp_ln55_4_fu_891_p2;
wire   [0:0] icmp_ln65_fu_907_p2;
wire   [0:0] xor_ln65_fu_913_p2;
wire   [0:0] icmp_ln65_24_fu_927_p2;
wire   [0:0] xor_ln65_24_fu_933_p2;
wire   [9:0] select_ln65_fu_919_p3;
wire   [9:0] select_ln65_24_fu_939_p3;
wire   [0:0] icmp_ln65_25_fu_947_p2;
wire   [0:0] xor_ln65_25_fu_953_p2;
wire   [0:0] icmp_ln65_26_fu_967_p2;
wire   [0:0] xor_ln65_26_fu_973_p2;
wire   [0:0] icmp_ln65_27_fu_987_p2;
wire   [0:0] xor_ln65_27_fu_993_p2;
wire   [9:0] select_ln65_26_fu_979_p3;
wire   [9:0] select_ln65_27_fu_999_p3;
wire   [0:0] icmp_ln65_28_fu_1007_p2;
wire   [0:0] xor_ln65_28_fu_1013_p2;
wire   [0:0] icmp_ln65_29_fu_1027_p2;
wire   [0:0] xor_ln65_29_fu_1033_p2;
wire   [0:0] icmp_ln65_30_fu_1047_p2;
wire   [0:0] xor_ln65_30_fu_1053_p2;
wire   [9:0] select_ln65_29_fu_1039_p3;
wire   [9:0] select_ln65_30_fu_1059_p3;
wire   [0:0] icmp_ln65_31_fu_1067_p2;
wire   [0:0] xor_ln65_31_fu_1073_p2;
wire   [0:0] icmp_ln65_32_fu_1087_p2;
wire   [0:0] xor_ln65_32_fu_1093_p2;
wire   [0:0] icmp_ln65_33_fu_1107_p2;
wire   [0:0] xor_ln65_33_fu_1113_p2;
wire   [9:0] select_ln65_32_fu_1099_p3;
wire   [9:0] select_ln65_33_fu_1119_p3;
wire   [0:0] icmp_ln65_34_fu_1127_p2;
wire   [0:0] xor_ln65_34_fu_1133_p2;
wire   [0:0] icmp_ln65_35_fu_1147_p2;
wire   [0:0] xor_ln65_35_fu_1153_p2;
wire   [0:0] icmp_ln65_36_fu_1167_p2;
wire   [0:0] xor_ln65_36_fu_1173_p2;
wire   [9:0] select_ln65_35_fu_1159_p3;
wire   [9:0] select_ln65_36_fu_1179_p3;
wire   [0:0] icmp_ln65_37_fu_1187_p2;
wire   [0:0] xor_ln65_37_fu_1193_p2;
wire   [0:0] icmp_ln65_38_fu_1207_p2;
wire   [0:0] xor_ln65_38_fu_1213_p2;
wire   [0:0] icmp_ln65_39_fu_1227_p2;
wire   [0:0] xor_ln65_39_fu_1233_p2;
wire   [9:0] select_ln65_38_fu_1219_p3;
wire   [9:0] select_ln65_39_fu_1239_p3;
wire   [0:0] icmp_ln65_40_fu_1247_p2;
wire   [0:0] xor_ln65_40_fu_1253_p2;
wire   [0:0] icmp_ln65_41_fu_1267_p2;
wire   [0:0] xor_ln65_41_fu_1273_p2;
wire   [0:0] icmp_ln65_42_fu_1287_p2;
wire   [0:0] xor_ln65_42_fu_1293_p2;
wire   [9:0] select_ln65_41_fu_1279_p3;
wire   [9:0] select_ln65_42_fu_1299_p3;
wire   [0:0] icmp_ln65_43_fu_1307_p2;
wire   [0:0] xor_ln65_43_fu_1313_p2;
wire   [0:0] icmp_ln65_44_fu_1327_p2;
wire   [0:0] xor_ln65_44_fu_1333_p2;
wire   [0:0] icmp_ln65_45_fu_1347_p2;
wire   [0:0] xor_ln65_45_fu_1353_p2;
wire   [9:0] select_ln65_44_fu_1339_p3;
wire   [9:0] select_ln65_45_fu_1359_p3;
wire   [0:0] icmp_ln65_46_fu_1367_p2;
wire   [0:0] xor_ln65_46_fu_1373_p2;
wire   [0:0] icmp_ln65_47_fu_1387_p2;
wire   [0:0] xor_ln65_47_fu_1393_p2;
wire   [0:0] icmp_ln65_48_fu_1407_p2;
wire   [0:0] xor_ln65_48_fu_1413_p2;
wire   [9:0] select_ln65_47_fu_1399_p3;
wire   [9:0] select_ln65_48_fu_1419_p3;
wire   [0:0] icmp_ln65_49_fu_1427_p2;
wire   [0:0] xor_ln65_49_fu_1433_p2;
wire   [0:0] icmp_ln65_50_fu_1447_p2;
wire   [0:0] xor_ln65_50_fu_1453_p2;
wire   [0:0] icmp_ln65_51_fu_1467_p2;
wire   [0:0] xor_ln65_51_fu_1473_p2;
wire   [9:0] select_ln65_50_fu_1459_p3;
wire   [9:0] select_ln65_51_fu_1479_p3;
wire   [0:0] icmp_ln65_52_fu_1487_p2;
wire   [0:0] xor_ln65_52_fu_1493_p2;
wire   [0:0] icmp_ln65_53_fu_1507_p2;
wire   [0:0] xor_ln65_53_fu_1513_p2;
wire   [0:0] icmp_ln65_54_fu_1527_p2;
wire   [0:0] xor_ln65_54_fu_1533_p2;
wire   [9:0] select_ln65_53_fu_1519_p3;
wire   [9:0] select_ln65_54_fu_1539_p3;
wire   [0:0] icmp_ln65_55_fu_1547_p2;
wire   [0:0] xor_ln65_55_fu_1553_p2;
wire   [0:0] icmp_ln65_56_fu_1567_p2;
wire   [0:0] xor_ln65_56_fu_1573_p2;
wire   [0:0] icmp_ln65_57_fu_1587_p2;
wire   [0:0] xor_ln65_57_fu_1593_p2;
wire   [9:0] select_ln65_56_fu_1579_p3;
wire   [9:0] select_ln65_57_fu_1599_p3;
wire   [0:0] icmp_ln65_58_fu_1607_p2;
wire   [0:0] xor_ln65_58_fu_1613_p2;
wire   [0:0] icmp_ln65_59_fu_1627_p2;
wire   [0:0] xor_ln65_59_fu_1633_p2;
wire   [0:0] icmp_ln65_60_fu_1647_p2;
wire   [0:0] xor_ln65_60_fu_1653_p2;
wire   [9:0] select_ln65_59_fu_1639_p3;
wire   [9:0] select_ln65_60_fu_1659_p3;
wire   [0:0] icmp_ln65_61_fu_1667_p2;
wire   [0:0] xor_ln65_61_fu_1673_p2;
wire   [0:0] icmp_ln86_fu_1691_p2;
wire   [31:0] select_ln86_fu_1697_p3;
wire   [201:0] tmp_8_fu_1718_p26;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
reg    ap_condition_324;
reg    ap_condition_322;
reg    ap_condition_443;
reg    ap_condition_348;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_done_reg = 1'b0;
#0 sY_1 = 32'd0;
#0 pY_1 = 32'd0;
#0 pX_1 = 32'd0;
#0 sX_1 = 32'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_39 = 10'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_38 = 10'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_37 = 10'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_36 = 10'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_35 = 10'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_34 = 10'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_33 = 10'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_32 = 10'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_31 = 10'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_30 = 10'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_29 = 10'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_28 = 10'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_27 = 10'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_26 = 10'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_25 = 10'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_24 = 10'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_23 = 10'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_22 = 10'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_21 = 10'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_20 = 10'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_19 = 10'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_18 = 10'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_17 = 10'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_16 = 10'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_15 = 10'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_14 = 10'd0;
end

myproject_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_13u_config9_s_void_pooling2d_cl_Bew #(
    .DataWidth( 10 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(3'd5),
    .ce0(void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_9_ce0),
    .we0(void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_9_we0),
    .d0(trunc_ln115_fu_373_p1),
    .q0(void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_9_q0)
);

myproject_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_13u_config9_s_void_pooling2d_cl_Bew #(
    .DataWidth( 10 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(3'd5),
    .ce0(void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_8_ce0),
    .we0(void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_8_we0),
    .d0(void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_8_d0),
    .q0(void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_8_q0)
);

myproject_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_13u_config9_s_void_pooling2d_cl_Bew #(
    .DataWidth( 10 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(3'd5),
    .ce0(void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_7_ce0),
    .we0(void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_7_we0),
    .d0(void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_7_d0),
    .q0(void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_7_q0)
);

myproject_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_13u_config9_s_void_pooling2d_cl_Bew #(
    .DataWidth( 10 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(3'd5),
    .ce0(void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_6_ce0),
    .we0(void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_6_we0),
    .d0(void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_6_d0),
    .q0(void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_6_q0)
);

myproject_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_13u_config9_s_void_pooling2d_cl_Bew #(
    .DataWidth( 10 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(3'd5),
    .ce0(void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_5_ce0),
    .we0(void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_5_we0),
    .d0(void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_5_d0),
    .q0(void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_5_q0)
);

myproject_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_13u_config9_s_void_pooling2d_cl_Bew #(
    .DataWidth( 10 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(3'd5),
    .ce0(void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_4_ce0),
    .we0(void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_4_we0),
    .d0(void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_4_d0),
    .q0(void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_4_q0)
);

myproject_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_13u_config9_s_void_pooling2d_cl_Bew #(
    .DataWidth( 10 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(3'd5),
    .ce0(void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_3_ce0),
    .we0(void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_3_we0),
    .d0(void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_3_d0),
    .q0(void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_3_q0)
);

myproject_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_13u_config9_s_void_pooling2d_cl_Bew #(
    .DataWidth( 10 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(3'd5),
    .ce0(void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_2_ce0),
    .we0(void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_2_we0),
    .d0(void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_2_d0),
    .q0(void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_2_q0)
);

myproject_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_13u_config9_s_void_pooling2d_cl_Bew #(
    .DataWidth( 10 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(3'd5),
    .ce0(void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_1_ce0),
    .we0(void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_1_we0),
    .d0(void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_1_d0),
    .q0(void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_1_q0)
);

myproject_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_13u_config9_s_void_pooling2d_cl_Bew #(
    .DataWidth( 10 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(3'd5),
    .ce0(void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_ce0),
    .we0(void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_we0),
    .d0(void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_d0),
    .q0(void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_q0)
);

myproject_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_13u_config9_s_void_pooling2d_cl_Bew #(
    .DataWidth( 10 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9ap_o_mode0E_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(3'd5),
    .ce0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9ap_o_mode0E_2_ce0),
    .we0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9ap_o_mode0E_2_we0),
    .d0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9ap_o_mode0E_2_d0),
    .q0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9ap_o_mode0E_2_q0)
);

myproject_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_13u_config9_s_void_pooling2d_cl_Bew #(
    .DataWidth( 10 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9ap_o_mode0E_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(3'd5),
    .ce0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9ap_o_mode0E_1_ce0),
    .we0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9ap_o_mode0E_1_we0),
    .d0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9ap_o_mode0E_1_d0),
    .q0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9ap_o_mode0E_1_q0)
);

myproject_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_13u_config9_s_void_pooling2d_cl_Bew #(
    .DataWidth( 10 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9ap_o_mode0E_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(3'd5),
    .ce0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9ap_o_mode0E_ce0),
    .we0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9ap_o_mode0E_we0),
    .d0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9ap_o_mode0E_d0),
    .q0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9ap_o_mode0E_q0)
);

myproject_flow_control_loop_pipe flow_control_loop_pipe_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(real_start),
    .ap_ready(internal_ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int),
    .ap_continue(ap_continue)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((real_start == 1'b1) & (internal_ap_ready == 1'b0))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_322)) begin
        if ((1'b1 == ap_condition_324)) begin
            ap_phi_reg_pp0_iter1_storemerge_reg_229 <= 32'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_storemerge_reg_229 <= ap_phi_reg_pp0_iter0_storemerge_reg_229;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_322)) begin
        if ((icmp_ln109_fu_248_p2 == 1'd0)) begin
            indvar_flatten_fu_212 <= add_ln109_fu_254_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten_fu_212 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_443)) begin
        if ((icmp_ln76_fu_296_p2 == 1'd1)) begin
            pX_1 <= 32'd0;
        end else if ((icmp_ln76_fu_296_p2 == 1'd0)) begin
            pX_1 <= add_ln76_fu_290_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_348)) begin
        if ((icmp_ln80_fu_350_p2 == 1'd1)) begin
            pY_1 <= 32'd0;
        end else if ((icmp_ln80_fu_350_p2 == 1'd0)) begin
            pY_1 <= add_ln80_fu_344_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_443)) begin
        if ((icmp_ln76_fu_296_p2 == 1'd1)) begin
            sX_1 <= 32'd0;
        end else if ((icmp_ln76_fu_296_p2 == 1'd0)) begin
            sX_1 <= add_ln91_fu_316_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln55_reg_1775 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        and_ln55_2_reg_1797 <= and_ln55_2_fu_901_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        icmp_ln109_reg_1771 <= icmp_ln109_fu_248_p2;
        icmp_ln55_reg_1775_pp0_iter1_reg <= icmp_ln55_reg_1775;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln109_fu_248_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln55_fu_264_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln55_5_reg_1779 <= icmp_ln55_5_fu_278_p2;
        icmp_ln55_6_reg_1784 <= icmp_ln55_6_fu_284_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln109_fu_248_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln55_reg_1775 <= icmp_ln55_fu_264_p2;
        icmp_ln76_reg_1789 <= icmp_ln76_fu_296_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln109_fu_248_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln76_fu_296_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln80_reg_1793 <= icmp_ln80_fu_350_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_14 <= {{layer8_out_dout[129:120]}};
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_15 <= {{layer8_out_dout[119:110]}};
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_16 <= {{layer8_out_dout[109:100]}};
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_17 <= {{layer8_out_dout[99:90]}};
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_18 <= {{layer8_out_dout[89:80]}};
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_19 <= {{layer8_out_dout[79:70]}};
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_20 <= {{layer8_out_dout[69:60]}};
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_21 <= {{layer8_out_dout[59:50]}};
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_22 <= {{layer8_out_dout[49:40]}};
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_23 <= {{layer8_out_dout[39:30]}};
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_24 <= {{layer8_out_dout[29:20]}};
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_25 <= {{layer8_out_dout[19:10]}};
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_26 <= trunc_ln115_fu_373_p1;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_27 <= p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9ap_o_mode0E_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_28 <= p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9ap_o_mode0E_1_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_29 <= p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9ap_o_mode0E_2_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_30 <= void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_31 <= void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_1_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_32 <= void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_2_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_33 <= void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_3_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_34 <= void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_4_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_35 <= void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_5_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_36 <= void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_6_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_37 <= void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_7_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_38 <= void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_8_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_39 <= void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_9_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln76_reg_1789 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sY_1 <= ap_phi_mux_storemerge_phi_fu_233_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln55_2_fu_901_p2) & (icmp_ln55_reg_1775 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        select_ln65_25_reg_1801 <= select_ln65_25_fu_959_p3;
        select_ln65_28_reg_1806 <= select_ln65_28_fu_1019_p3;
        select_ln65_31_reg_1811 <= select_ln65_31_fu_1079_p3;
        select_ln65_34_reg_1816 <= select_ln65_34_fu_1139_p3;
        select_ln65_37_reg_1821 <= select_ln65_37_fu_1199_p3;
        select_ln65_40_reg_1826 <= select_ln65_40_fu_1259_p3;
        select_ln65_43_reg_1831 <= select_ln65_43_fu_1319_p3;
        select_ln65_46_reg_1836 <= select_ln65_46_fu_1379_p3;
        select_ln65_49_reg_1841 <= select_ln65_49_fu_1439_p3;
        select_ln65_52_reg_1846 <= select_ln65_52_fu_1499_p3;
        select_ln65_55_reg_1851 <= select_ln65_55_fu_1559_p3;
        select_ln65_58_reg_1856 <= select_ln65_58_fu_1619_p3;
        select_ln65_61_reg_1861 <= select_ln65_61_fu_1679_p3;
    end
end

always @ (*) begin
    if (((icmp_ln109_fu_248_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln80_reg_1793 == 1'd0) & (icmp_ln76_reg_1789 == 1'd1) & (icmp_ln109_reg_1771 == 1'd0))) begin
        ap_phi_mux_storemerge_phi_fu_233_p4 = add_ln86_fu_1705_p2;
    end else begin
        ap_phi_mux_storemerge_phi_fu_233_p4 = ap_phi_reg_pp0_iter1_storemerge_reg_229;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten_load = 5'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten_load = indvar_flatten_fu_212;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer8_out_blk_n = layer8_out_empty_n;
    end else begin
        layer8_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer8_out_read = 1'b1;
    end else begin
        layer8_out_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op256_write_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        layer9_out_blk_n = layer9_out_full_n;
    end else begin
        layer9_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op256_write_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        layer9_out_write = 1'b1;
    end else begin
        layer9_out_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9ap_o_mode0E_1_ce0 = 1'd1;
    end else begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9ap_o_mode0E_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9ap_o_mode0E_1_we0 = 1'd1;
    end else begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9ap_o_mode0E_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9ap_o_mode0E_2_ce0 = 1'd1;
    end else begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9ap_o_mode0E_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9ap_o_mode0E_2_we0 = 1'd1;
    end else begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9ap_o_mode0E_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9ap_o_mode0E_ce0 = 1'd1;
    end else begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9ap_o_mode0E_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9ap_o_mode0E_we0 = 1'd1;
    end else begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9ap_o_mode0E_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((start_full_n == 1'b0) & (start_once_reg == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((real_start == 1'b1) & (start_once_reg == 1'b0))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_1_ce0 = 1'd1;
    end else begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_1_we0 = 1'd1;
    end else begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_2_ce0 = 1'd1;
    end else begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_2_we0 = 1'd1;
    end else begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_3_ce0 = 1'd1;
    end else begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_3_we0 = 1'd1;
    end else begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_4_ce0 = 1'd1;
    end else begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_4_we0 = 1'd1;
    end else begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_5_ce0 = 1'd1;
    end else begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_5_we0 = 1'd1;
    end else begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_6_ce0 = 1'd1;
    end else begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_6_we0 = 1'd1;
    end else begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_7_ce0 = 1'd1;
    end else begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_7_we0 = 1'd1;
    end else begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_8_ce0 = 1'd1;
    end else begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_8_we0 = 1'd1;
    end else begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_9_ce0 = 1'd1;
    end else begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_9_we0 = 1'd1;
    end else begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_ce0 = 1'd1;
    end else begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_we0 = 1'd1;
    end else begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln109_fu_254_p2 = (ap_sig_allocacmp_indvar_flatten_load + 5'd1);

assign add_ln76_fu_290_p2 = (pX_1 + 32'd1);

assign add_ln80_fu_344_p2 = (pY_1 + 32'd1);

assign add_ln86_fu_1705_p2 = (sY_1 + select_ln86_fu_1697_p3);

assign add_ln91_fu_316_p2 = (sX_1 + select_ln91_fu_308_p3);

assign and_ln55_2_fu_901_p2 = (icmp_ln55_4_fu_891_p2 & and_ln55_fu_897_p2);

assign and_ln55_fu_897_p2 = (icmp_ln55_6_reg_1784 & icmp_ln55_5_reg_1779);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((ap_predicate_op256_write_state3 == 1'b1) & (layer9_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((layer8_out_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_done_reg == 1'b1) & (ap_start_int == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_predicate_op256_write_state3 == 1'b1) & (layer9_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((layer8_out_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_done_reg == 1'b1) & (ap_start_int == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_predicate_op256_write_state3 == 1'b1) & (layer9_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((layer8_out_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_done_reg == 1'b1) & (ap_start_int == 1'b1)));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_done_reg == 1'b1);
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = (layer8_out_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state3_pp0_stage0_iter2 = ((ap_predicate_op256_write_state3 == 1'b1) & (layer9_out_full_n == 1'b0));
end

always @ (*) begin
    ap_condition_322 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_324 = ((icmp_ln109_fu_248_p2 == 1'd0) & (icmp_ln80_fu_350_p2 == 1'd1) & (icmp_ln76_fu_296_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_348 = ((icmp_ln109_fu_248_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (icmp_ln76_fu_296_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_443 = ((icmp_ln109_fu_248_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_phi_reg_pp0_iter0_storemerge_reg_229 = 'bx;

always @ (*) begin
    ap_predicate_op256_write_state3 = ((1'd1 == and_ln55_2_reg_1797) & (icmp_ln55_reg_1775_pp0_iter1_reg == 1'd1));
end

assign ap_ready = internal_ap_ready;

assign icmp_ln109_fu_248_p2 = ((ap_sig_allocacmp_indvar_flatten_load == 5'd24) ? 1'b1 : 1'b0);

assign icmp_ln55_4_fu_891_p2 = ((sY_1 == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln55_5_fu_278_p2 = (($signed(pY_1) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln55_6_fu_284_p2 = (($signed(pX_1) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln55_fu_264_p2 = ((sX_1 == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln65_24_fu_927_p2 = ((p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_26 < trunc_ln115_fu_373_p1) ? 1'b1 : 1'b0);

assign icmp_ln65_25_fu_947_p2 = ((select_ln65_fu_919_p3 < select_ln65_24_fu_939_p3) ? 1'b1 : 1'b0);

assign icmp_ln65_26_fu_967_p2 = ((p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_38 < void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_8_q0) ? 1'b1 : 1'b0);

assign icmp_ln65_27_fu_987_p2 = ((p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_25 < trunc_ln115_5_fu_397_p4) ? 1'b1 : 1'b0);

assign icmp_ln65_28_fu_1007_p2 = ((select_ln65_26_fu_979_p3 < select_ln65_27_fu_999_p3) ? 1'b1 : 1'b0);

assign icmp_ln65_29_fu_1027_p2 = ((p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_37 < void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_7_q0) ? 1'b1 : 1'b0);

assign icmp_ln65_30_fu_1047_p2 = ((p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_24 < trunc_ln115_6_fu_407_p4) ? 1'b1 : 1'b0);

assign icmp_ln65_31_fu_1067_p2 = ((select_ln65_29_fu_1039_p3 < select_ln65_30_fu_1059_p3) ? 1'b1 : 1'b0);

assign icmp_ln65_32_fu_1087_p2 = ((p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_36 < void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_6_q0) ? 1'b1 : 1'b0);

assign icmp_ln65_33_fu_1107_p2 = ((p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_23 < trunc_ln115_7_fu_417_p4) ? 1'b1 : 1'b0);

assign icmp_ln65_34_fu_1127_p2 = ((select_ln65_32_fu_1099_p3 < select_ln65_33_fu_1119_p3) ? 1'b1 : 1'b0);

assign icmp_ln65_35_fu_1147_p2 = ((p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_35 < void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_5_q0) ? 1'b1 : 1'b0);

assign icmp_ln65_36_fu_1167_p2 = ((p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_22 < trunc_ln115_8_fu_427_p4) ? 1'b1 : 1'b0);

assign icmp_ln65_37_fu_1187_p2 = ((select_ln65_35_fu_1159_p3 < select_ln65_36_fu_1179_p3) ? 1'b1 : 1'b0);

assign icmp_ln65_38_fu_1207_p2 = ((p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_34 < void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_4_q0) ? 1'b1 : 1'b0);

assign icmp_ln65_39_fu_1227_p2 = ((p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_21 < trunc_ln115_9_fu_437_p4) ? 1'b1 : 1'b0);

assign icmp_ln65_40_fu_1247_p2 = ((select_ln65_38_fu_1219_p3 < select_ln65_39_fu_1239_p3) ? 1'b1 : 1'b0);

assign icmp_ln65_41_fu_1267_p2 = ((p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_33 < void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_3_q0) ? 1'b1 : 1'b0);

assign icmp_ln65_42_fu_1287_p2 = ((p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_20 < trunc_ln115_1_fu_447_p4) ? 1'b1 : 1'b0);

assign icmp_ln65_43_fu_1307_p2 = ((select_ln65_41_fu_1279_p3 < select_ln65_42_fu_1299_p3) ? 1'b1 : 1'b0);

assign icmp_ln65_44_fu_1327_p2 = ((p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_32 < void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_2_q0) ? 1'b1 : 1'b0);

assign icmp_ln65_45_fu_1347_p2 = ((p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_19 < trunc_ln115_2_fu_457_p4) ? 1'b1 : 1'b0);

assign icmp_ln65_46_fu_1367_p2 = ((select_ln65_44_fu_1339_p3 < select_ln65_45_fu_1359_p3) ? 1'b1 : 1'b0);

assign icmp_ln65_47_fu_1387_p2 = ((p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_31 < void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_1_q0) ? 1'b1 : 1'b0);

assign icmp_ln65_48_fu_1407_p2 = ((p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_18 < trunc_ln115_3_fu_467_p4) ? 1'b1 : 1'b0);

assign icmp_ln65_49_fu_1427_p2 = ((select_ln65_47_fu_1399_p3 < select_ln65_48_fu_1419_p3) ? 1'b1 : 1'b0);

assign icmp_ln65_50_fu_1447_p2 = ((p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_30 < void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_q0) ? 1'b1 : 1'b0);

assign icmp_ln65_51_fu_1467_p2 = ((p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_17 < trunc_ln115_10_fu_477_p4) ? 1'b1 : 1'b0);

assign icmp_ln65_52_fu_1487_p2 = ((select_ln65_50_fu_1459_p3 < select_ln65_51_fu_1479_p3) ? 1'b1 : 1'b0);

assign icmp_ln65_53_fu_1507_p2 = ((p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_29 < p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9ap_o_mode0E_2_q0) ? 1'b1 : 1'b0);

assign icmp_ln65_54_fu_1527_p2 = ((p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_16 < trunc_ln115_11_fu_487_p4) ? 1'b1 : 1'b0);

assign icmp_ln65_55_fu_1547_p2 = ((select_ln65_53_fu_1519_p3 < select_ln65_54_fu_1539_p3) ? 1'b1 : 1'b0);

assign icmp_ln65_56_fu_1567_p2 = ((p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_28 < p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9ap_o_mode0E_1_q0) ? 1'b1 : 1'b0);

assign icmp_ln65_57_fu_1587_p2 = ((p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_15 < trunc_ln115_s_fu_377_p4) ? 1'b1 : 1'b0);

assign icmp_ln65_58_fu_1607_p2 = ((select_ln65_56_fu_1579_p3 < select_ln65_57_fu_1599_p3) ? 1'b1 : 1'b0);

assign icmp_ln65_59_fu_1627_p2 = ((p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_27 < p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9ap_o_mode0E_q0) ? 1'b1 : 1'b0);

assign icmp_ln65_60_fu_1647_p2 = ((p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_14 < trunc_ln115_4_fu_387_p4) ? 1'b1 : 1'b0);

assign icmp_ln65_61_fu_1667_p2 = ((select_ln65_59_fu_1639_p3 < select_ln65_60_fu_1659_p3) ? 1'b1 : 1'b0);

assign icmp_ln65_fu_907_p2 = ((p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_39 < void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_9_q0) ? 1'b1 : 1'b0);

assign icmp_ln76_fu_296_p2 = ((add_ln76_fu_290_p2 == 32'd6) ? 1'b1 : 1'b0);

assign icmp_ln80_fu_350_p2 = ((add_ln80_fu_344_p2 == 32'd4) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_1691_p2 = ((sY_1 == 32'd1) ? 1'b1 : 1'b0);

assign layer9_out_din = tmp_8_fu_1718_p26;

assign p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9ap_o_mode0E_1_d0 = {{layer8_out_dout[119:110]}};

assign p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9ap_o_mode0E_2_d0 = {{layer8_out_dout[109:100]}};

assign p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9ap_o_mode0E_d0 = {{layer8_out_dout[129:120]}};

assign select_ln65_24_fu_939_p3 = ((xor_ln65_24_fu_933_p2[0:0] == 1'b1) ? p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_26 : trunc_ln115_fu_373_p1);

assign select_ln65_25_fu_959_p3 = ((xor_ln65_25_fu_953_p2[0:0] == 1'b1) ? select_ln65_fu_919_p3 : select_ln65_24_fu_939_p3);

assign select_ln65_26_fu_979_p3 = ((xor_ln65_26_fu_973_p2[0:0] == 1'b1) ? p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_38 : void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_8_q0);

assign select_ln65_27_fu_999_p3 = ((xor_ln65_27_fu_993_p2[0:0] == 1'b1) ? p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_25 : trunc_ln115_5_fu_397_p4);

assign select_ln65_28_fu_1019_p3 = ((xor_ln65_28_fu_1013_p2[0:0] == 1'b1) ? select_ln65_26_fu_979_p3 : select_ln65_27_fu_999_p3);

assign select_ln65_29_fu_1039_p3 = ((xor_ln65_29_fu_1033_p2[0:0] == 1'b1) ? p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_37 : void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_7_q0);

assign select_ln65_30_fu_1059_p3 = ((xor_ln65_30_fu_1053_p2[0:0] == 1'b1) ? p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_24 : trunc_ln115_6_fu_407_p4);

assign select_ln65_31_fu_1079_p3 = ((xor_ln65_31_fu_1073_p2[0:0] == 1'b1) ? select_ln65_29_fu_1039_p3 : select_ln65_30_fu_1059_p3);

assign select_ln65_32_fu_1099_p3 = ((xor_ln65_32_fu_1093_p2[0:0] == 1'b1) ? p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_36 : void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_6_q0);

assign select_ln65_33_fu_1119_p3 = ((xor_ln65_33_fu_1113_p2[0:0] == 1'b1) ? p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_23 : trunc_ln115_7_fu_417_p4);

assign select_ln65_34_fu_1139_p3 = ((xor_ln65_34_fu_1133_p2[0:0] == 1'b1) ? select_ln65_32_fu_1099_p3 : select_ln65_33_fu_1119_p3);

assign select_ln65_35_fu_1159_p3 = ((xor_ln65_35_fu_1153_p2[0:0] == 1'b1) ? p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_35 : void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_5_q0);

assign select_ln65_36_fu_1179_p3 = ((xor_ln65_36_fu_1173_p2[0:0] == 1'b1) ? p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_22 : trunc_ln115_8_fu_427_p4);

assign select_ln65_37_fu_1199_p3 = ((xor_ln65_37_fu_1193_p2[0:0] == 1'b1) ? select_ln65_35_fu_1159_p3 : select_ln65_36_fu_1179_p3);

assign select_ln65_38_fu_1219_p3 = ((xor_ln65_38_fu_1213_p2[0:0] == 1'b1) ? p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_34 : void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_4_q0);

assign select_ln65_39_fu_1239_p3 = ((xor_ln65_39_fu_1233_p2[0:0] == 1'b1) ? p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_21 : trunc_ln115_9_fu_437_p4);

assign select_ln65_40_fu_1259_p3 = ((xor_ln65_40_fu_1253_p2[0:0] == 1'b1) ? select_ln65_38_fu_1219_p3 : select_ln65_39_fu_1239_p3);

assign select_ln65_41_fu_1279_p3 = ((xor_ln65_41_fu_1273_p2[0:0] == 1'b1) ? p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_33 : void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_3_q0);

assign select_ln65_42_fu_1299_p3 = ((xor_ln65_42_fu_1293_p2[0:0] == 1'b1) ? p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_20 : trunc_ln115_1_fu_447_p4);

assign select_ln65_43_fu_1319_p3 = ((xor_ln65_43_fu_1313_p2[0:0] == 1'b1) ? select_ln65_41_fu_1279_p3 : select_ln65_42_fu_1299_p3);

assign select_ln65_44_fu_1339_p3 = ((xor_ln65_44_fu_1333_p2[0:0] == 1'b1) ? p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_32 : void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_2_q0);

assign select_ln65_45_fu_1359_p3 = ((xor_ln65_45_fu_1353_p2[0:0] == 1'b1) ? p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_19 : trunc_ln115_2_fu_457_p4);

assign select_ln65_46_fu_1379_p3 = ((xor_ln65_46_fu_1373_p2[0:0] == 1'b1) ? select_ln65_44_fu_1339_p3 : select_ln65_45_fu_1359_p3);

assign select_ln65_47_fu_1399_p3 = ((xor_ln65_47_fu_1393_p2[0:0] == 1'b1) ? p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_31 : void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_1_q0);

assign select_ln65_48_fu_1419_p3 = ((xor_ln65_48_fu_1413_p2[0:0] == 1'b1) ? p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_18 : trunc_ln115_3_fu_467_p4);

assign select_ln65_49_fu_1439_p3 = ((xor_ln65_49_fu_1433_p2[0:0] == 1'b1) ? select_ln65_47_fu_1399_p3 : select_ln65_48_fu_1419_p3);

assign select_ln65_50_fu_1459_p3 = ((xor_ln65_50_fu_1453_p2[0:0] == 1'b1) ? p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_30 : void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_q0);

assign select_ln65_51_fu_1479_p3 = ((xor_ln65_51_fu_1473_p2[0:0] == 1'b1) ? p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_17 : trunc_ln115_10_fu_477_p4);

assign select_ln65_52_fu_1499_p3 = ((xor_ln65_52_fu_1493_p2[0:0] == 1'b1) ? select_ln65_50_fu_1459_p3 : select_ln65_51_fu_1479_p3);

assign select_ln65_53_fu_1519_p3 = ((xor_ln65_53_fu_1513_p2[0:0] == 1'b1) ? p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_29 : p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9ap_o_mode0E_2_q0);

assign select_ln65_54_fu_1539_p3 = ((xor_ln65_54_fu_1533_p2[0:0] == 1'b1) ? p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_16 : trunc_ln115_11_fu_487_p4);

assign select_ln65_55_fu_1559_p3 = ((xor_ln65_55_fu_1553_p2[0:0] == 1'b1) ? select_ln65_53_fu_1519_p3 : select_ln65_54_fu_1539_p3);

assign select_ln65_56_fu_1579_p3 = ((xor_ln65_56_fu_1573_p2[0:0] == 1'b1) ? p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_28 : p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9ap_o_mode0E_1_q0);

assign select_ln65_57_fu_1599_p3 = ((xor_ln65_57_fu_1593_p2[0:0] == 1'b1) ? p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_15 : trunc_ln115_s_fu_377_p4);

assign select_ln65_58_fu_1619_p3 = ((xor_ln65_58_fu_1613_p2[0:0] == 1'b1) ? select_ln65_56_fu_1579_p3 : select_ln65_57_fu_1599_p3);

assign select_ln65_59_fu_1639_p3 = ((xor_ln65_59_fu_1633_p2[0:0] == 1'b1) ? p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_27 : p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9ap_o_mode0E_q0);

assign select_ln65_60_fu_1659_p3 = ((xor_ln65_60_fu_1653_p2[0:0] == 1'b1) ? p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_14 : trunc_ln115_4_fu_387_p4);

assign select_ln65_61_fu_1679_p3 = ((xor_ln65_61_fu_1673_p2[0:0] == 1'b1) ? select_ln65_59_fu_1639_p3 : select_ln65_60_fu_1659_p3);

assign select_ln65_fu_919_p3 = ((xor_ln65_fu_913_p2[0:0] == 1'b1) ? p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_39 : void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_9_q0);

assign select_ln86_fu_1697_p3 = ((icmp_ln86_fu_1691_p2[0:0] == 1'b1) ? 32'd4294967295 : 32'd1);

assign select_ln91_fu_308_p3 = ((icmp_ln55_fu_264_p2[0:0] == 1'b1) ? 32'd4294967295 : 32'd1);

assign start_out = real_start;

assign tmp_8_fu_1718_p26 = {{{{{{{{{{{{{{{{{{{{{{{{{select_ln65_61_reg_1861}, {6'd0}}, {select_ln65_58_reg_1856}}, {6'd0}}, {select_ln65_55_reg_1851}}, {6'd0}}, {select_ln65_52_reg_1846}}, {6'd0}}, {select_ln65_49_reg_1841}}, {6'd0}}, {select_ln65_46_reg_1836}}, {6'd0}}, {select_ln65_43_reg_1831}}, {6'd0}}, {select_ln65_40_reg_1826}}, {6'd0}}, {select_ln65_37_reg_1821}}, {6'd0}}, {select_ln65_34_reg_1816}}, {6'd0}}, {select_ln65_31_reg_1811}}, {6'd0}}, {select_ln65_28_reg_1806}}, {6'd0}}, {select_ln65_25_reg_1801}};

assign trunc_ln115_10_fu_477_p4 = {{layer8_out_dout[99:90]}};

assign trunc_ln115_11_fu_487_p4 = {{layer8_out_dout[109:100]}};

assign trunc_ln115_1_fu_447_p4 = {{layer8_out_dout[69:60]}};

assign trunc_ln115_2_fu_457_p4 = {{layer8_out_dout[79:70]}};

assign trunc_ln115_3_fu_467_p4 = {{layer8_out_dout[89:80]}};

assign trunc_ln115_4_fu_387_p4 = {{layer8_out_dout[129:120]}};

assign trunc_ln115_5_fu_397_p4 = {{layer8_out_dout[19:10]}};

assign trunc_ln115_6_fu_407_p4 = {{layer8_out_dout[29:20]}};

assign trunc_ln115_7_fu_417_p4 = {{layer8_out_dout[39:30]}};

assign trunc_ln115_8_fu_427_p4 = {{layer8_out_dout[49:40]}};

assign trunc_ln115_9_fu_437_p4 = {{layer8_out_dout[59:50]}};

assign trunc_ln115_fu_373_p1 = layer8_out_dout[9:0];

assign trunc_ln115_s_fu_377_p4 = {{layer8_out_dout[119:110]}};

assign void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_1_d0 = {{layer8_out_dout[89:80]}};

assign void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_2_d0 = {{layer8_out_dout[79:70]}};

assign void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_3_d0 = {{layer8_out_dout[69:60]}};

assign void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_4_d0 = {{layer8_out_dout[59:50]}};

assign void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_5_d0 = {{layer8_out_dout[49:40]}};

assign void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_6_d0 = {{layer8_out_dout[39:30]}};

assign void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_7_d0 = {{layer8_out_dout[29:20]}};

assign void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_8_d0 = {{layer8_out_dout[19:10]}};

assign void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_d0 = {{layer8_out_dout[99:90]}};

assign xor_ln65_24_fu_933_p2 = (icmp_ln65_24_fu_927_p2 ^ 1'd1);

assign xor_ln65_25_fu_953_p2 = (icmp_ln65_25_fu_947_p2 ^ 1'd1);

assign xor_ln65_26_fu_973_p2 = (icmp_ln65_26_fu_967_p2 ^ 1'd1);

assign xor_ln65_27_fu_993_p2 = (icmp_ln65_27_fu_987_p2 ^ 1'd1);

assign xor_ln65_28_fu_1013_p2 = (icmp_ln65_28_fu_1007_p2 ^ 1'd1);

assign xor_ln65_29_fu_1033_p2 = (icmp_ln65_29_fu_1027_p2 ^ 1'd1);

assign xor_ln65_30_fu_1053_p2 = (icmp_ln65_30_fu_1047_p2 ^ 1'd1);

assign xor_ln65_31_fu_1073_p2 = (icmp_ln65_31_fu_1067_p2 ^ 1'd1);

assign xor_ln65_32_fu_1093_p2 = (icmp_ln65_32_fu_1087_p2 ^ 1'd1);

assign xor_ln65_33_fu_1113_p2 = (icmp_ln65_33_fu_1107_p2 ^ 1'd1);

assign xor_ln65_34_fu_1133_p2 = (icmp_ln65_34_fu_1127_p2 ^ 1'd1);

assign xor_ln65_35_fu_1153_p2 = (icmp_ln65_35_fu_1147_p2 ^ 1'd1);

assign xor_ln65_36_fu_1173_p2 = (icmp_ln65_36_fu_1167_p2 ^ 1'd1);

assign xor_ln65_37_fu_1193_p2 = (icmp_ln65_37_fu_1187_p2 ^ 1'd1);

assign xor_ln65_38_fu_1213_p2 = (icmp_ln65_38_fu_1207_p2 ^ 1'd1);

assign xor_ln65_39_fu_1233_p2 = (icmp_ln65_39_fu_1227_p2 ^ 1'd1);

assign xor_ln65_40_fu_1253_p2 = (icmp_ln65_40_fu_1247_p2 ^ 1'd1);

assign xor_ln65_41_fu_1273_p2 = (icmp_ln65_41_fu_1267_p2 ^ 1'd1);

assign xor_ln65_42_fu_1293_p2 = (icmp_ln65_42_fu_1287_p2 ^ 1'd1);

assign xor_ln65_43_fu_1313_p2 = (icmp_ln65_43_fu_1307_p2 ^ 1'd1);

assign xor_ln65_44_fu_1333_p2 = (icmp_ln65_44_fu_1327_p2 ^ 1'd1);

assign xor_ln65_45_fu_1353_p2 = (icmp_ln65_45_fu_1347_p2 ^ 1'd1);

assign xor_ln65_46_fu_1373_p2 = (icmp_ln65_46_fu_1367_p2 ^ 1'd1);

assign xor_ln65_47_fu_1393_p2 = (icmp_ln65_47_fu_1387_p2 ^ 1'd1);

assign xor_ln65_48_fu_1413_p2 = (icmp_ln65_48_fu_1407_p2 ^ 1'd1);

assign xor_ln65_49_fu_1433_p2 = (icmp_ln65_49_fu_1427_p2 ^ 1'd1);

assign xor_ln65_50_fu_1453_p2 = (icmp_ln65_50_fu_1447_p2 ^ 1'd1);

assign xor_ln65_51_fu_1473_p2 = (icmp_ln65_51_fu_1467_p2 ^ 1'd1);

assign xor_ln65_52_fu_1493_p2 = (icmp_ln65_52_fu_1487_p2 ^ 1'd1);

assign xor_ln65_53_fu_1513_p2 = (icmp_ln65_53_fu_1507_p2 ^ 1'd1);

assign xor_ln65_54_fu_1533_p2 = (icmp_ln65_54_fu_1527_p2 ^ 1'd1);

assign xor_ln65_55_fu_1553_p2 = (icmp_ln65_55_fu_1547_p2 ^ 1'd1);

assign xor_ln65_56_fu_1573_p2 = (icmp_ln65_56_fu_1567_p2 ^ 1'd1);

assign xor_ln65_57_fu_1593_p2 = (icmp_ln65_57_fu_1587_p2 ^ 1'd1);

assign xor_ln65_58_fu_1613_p2 = (icmp_ln65_58_fu_1607_p2 ^ 1'd1);

assign xor_ln65_59_fu_1633_p2 = (icmp_ln65_59_fu_1627_p2 ^ 1'd1);

assign xor_ln65_60_fu_1653_p2 = (icmp_ln65_60_fu_1647_p2 ^ 1'd1);

assign xor_ln65_61_fu_1673_p2 = (icmp_ln65_61_fu_1667_p2 ^ 1'd1);

assign xor_ln65_fu_913_p2 = (icmp_ln65_fu_907_p2 ^ 1'd1);

endmodule //myproject_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_13u_config9_s
