Protel Design System Design Rule Check
PCB File : E:\tai_lieu_o_truong\THCS\baicuoikifxin\Baicuoiki\Baicuoiki\baicuoiki.PcbDoc
Date     : 6/2/2023
Time     : 6:06:29 PM

Processing Rule : Clearance Constraint (Gap=0.5mm) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.5mm) (Max=1mm) (Preferred=1mm) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Arc (10.74mm,3.048mm) on Top Overlay And Pad P7-2(10.74mm,3.048mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Arc (117.094mm,118.999mm) on Top Overlay And Pad P6-1(117.094mm,118.999mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.254mm) Between Arc (117.348mm,84.523mm) on Top Overlay And Pad D21-2(118.491mm,83.397mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.139mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.254mm) Between Arc (128.397mm,84.523mm) on Top Overlay And Pad D29-2(129.54mm,83.397mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.139mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Arc (134.281mm,118.999mm) on Top Overlay And Pad P10-1(134.281mm,118.999mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.254mm) Between Arc (139.217mm,84.523mm) on Top Overlay And Pad D8-2(140.36mm,83.397mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.139mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Arc (15.82mm,3.048mm) on Top Overlay And Pad P7-1(15.82mm,3.048mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Arc (151.469mm,118.999mm) on Top Overlay And Pad P14-1(151.469mm,118.999mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.254mm) Between Arc (156.718mm,2.591mm) on Top Overlay And Pad D42-2(157.843mm,3.734mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Arc (168.656mm,118.999mm) on Top Overlay And Pad P18-1(168.656mm,118.999mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Arc (171.577mm,4.826mm) on Top Overlay And Pad P20-1(171.577mm,4.826mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.254mm) Between Arc (19.177mm,84.523mm) on Top Overlay And Pad D16-2(20.32mm,83.397mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.139mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Arc (26.077mm,118.999mm) on Top Overlay And Pad P5-2(26.077mm,118.999mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Arc (28.608mm,3.048mm) on Top Overlay And Pad P11-2(28.608mm,3.048mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Arc (33.688mm,3.048mm) on Top Overlay And Pad P11-1(33.688mm,3.048mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Arc (43.265mm,118.999mm) on Top Overlay And Pad P9-2(43.265mm,118.999mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Arc (46.476mm,3.048mm) on Top Overlay And Pad P15-2(46.476mm,3.048mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Arc (5.93mm,49.53mm) on Top Overlay And Pad P3-2(5.93mm,49.53mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Arc (5.93mm,54.61mm) on Top Overlay And Pad P3-1(5.93mm,54.61mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Arc (51.556mm,3.048mm) on Top Overlay And Pad P15-1(51.556mm,3.048mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.254mm) Between Arc (52.324mm,84.523mm) on Top Overlay And Pad D6-2(53.467mm,83.397mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.139mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Arc (60.452mm,118.999mm) on Top Overlay And Pad P13-2(60.452mm,118.999mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Arc (64.344mm,3.048mm) on Top Overlay And Pad P19-2(64.344mm,3.048mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Arc (69.424mm,3.048mm) on Top Overlay And Pad P19-1(69.424mm,3.048mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Arc (77.639mm,118.999mm) on Top Overlay And Pad P17-2(77.639mm,118.999mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.254mm) Between Arc (8.255mm,84.523mm) on Top Overlay And Pad D5-2(9.398mm,83.397mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.139mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Arc (8.89mm,118.999mm) on Top Overlay And Pad P1-2(8.89mm,118.999mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.254mm) Between Arc (84.691mm,84.523mm) on Top Overlay And Pad D28-2(85.834mm,83.397mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.139mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.254mm) Between Arc (95.758mm,84.523mm) on Top Overlay And Pad D7-2(96.901mm,83.397mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.139mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Arc (99.907mm,118.999mm) on Top Overlay And Pad P2-1(99.907mm,118.999mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C12-2(89.391mm,13.081mm) on Top Layer And Text "R76" (86.991mm,11.938mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad C12-2(89.391mm,13.081mm) on Top Layer And Track (88.431mm,12.021mm)(88.431mm,14.141mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad C12-2(89.391mm,13.081mm) on Top Layer And Track (88.431mm,12.021mm)(89.441mm,12.021mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad C12-2(89.391mm,13.081mm) on Top Layer And Track (88.431mm,14.141mm)(89.441mm,14.141mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C13-1(54.781mm,13.081mm) on Top Layer And Text "D40" (55.241mm,11.938mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad C13-1(54.781mm,13.081mm) on Top Layer And Track (54.731mm,12.021mm)(55.741mm,12.021mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad C13-1(54.781mm,13.081mm) on Top Layer And Track (54.731mm,14.141mm)(55.741mm,14.141mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad C13-1(54.781mm,13.081mm) on Top Layer And Track (55.741mm,12.021mm)(55.741mm,14.141mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C16-2(158.374mm,7.239mm) on Top Layer And Text "D42" (156.464mm,5.944mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad C16-2(158.374mm,7.239mm) on Top Layer And Track (157.414mm,6.179mm)(157.414mm,8.299mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad C16-2(158.374mm,7.239mm) on Top Layer And Track (157.414mm,6.179mm)(158.424mm,6.179mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad C16-2(158.374mm,7.239mm) on Top Layer And Track (157.414mm,8.299mm)(158.424mm,8.299mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C19-2(98.518mm,13.081mm) on Top Layer And Text "R88" (96.084mm,11.938mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad C19-2(98.518mm,13.081mm) on Top Layer And Track (97.558mm,12.021mm)(97.558mm,14.141mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad C19-2(98.518mm,13.081mm) on Top Layer And Track (97.558mm,12.021mm)(98.568mm,12.021mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad C19-2(98.518mm,13.081mm) on Top Layer And Track (97.558mm,14.141mm)(98.568mm,14.141mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C2-1(157.011mm,20.701mm) on Top Layer And Track (156.151mm,19.891mm)(156.151mm,21.511mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C2-1(157.011mm,20.701mm) on Top Layer And Track (156.151mm,19.891mm)(157.061mm,19.891mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C2-1(157.011mm,20.701mm) on Top Layer And Track (156.151mm,21.511mm)(157.061mm,21.511mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C25-2(144.156mm,13.081mm) on Top Layer And Text "R103" (141.423mm,11.938mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad C25-2(144.156mm,13.081mm) on Top Layer And Track (143.196mm,12.021mm)(143.196mm,14.141mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad C25-2(144.156mm,13.081mm) on Top Layer And Track (143.196mm,12.021mm)(144.206mm,12.021mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad C25-2(144.156mm,13.081mm) on Top Layer And Track (143.196mm,14.141mm)(144.206mm,14.141mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad C3-1(155.707mm,17.272mm) on Top Layer And Track (154.747mm,16.212mm)(154.747mm,18.332mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad C3-1(155.707mm,17.272mm) on Top Layer And Track (154.747mm,16.212mm)(155.757mm,16.212mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad C3-1(155.707mm,17.272mm) on Top Layer And Track (154.747mm,18.332mm)(155.757mm,18.332mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad C6-1(155.707mm,28.321mm) on Top Layer And Track (154.747mm,27.261mm)(154.747mm,29.381mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad C6-1(155.707mm,28.321mm) on Top Layer And Track (154.747mm,27.261mm)(155.757mm,27.261mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad C6-1(155.707mm,28.321mm) on Top Layer And Track (154.747mm,29.381mm)(155.757mm,29.381mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C7-1(9.133mm,13.081mm) on Top Layer And Text "D33" (9.445mm,11.938mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad C7-1(9.133mm,13.081mm) on Top Layer And Track (10.093mm,12.021mm)(10.093mm,14.141mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad C7-1(9.133mm,13.081mm) on Top Layer And Track (9.083mm,12.021mm)(10.093mm,12.021mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad C7-1(9.133mm,13.081mm) on Top Layer And Track (9.083mm,14.141mm)(10.093mm,14.141mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C8-1(82.163mm,13.081mm) on Top Layer And Text "D34" (82.677mm,11.938mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad C8-1(82.163mm,13.081mm) on Top Layer And Track (82.113mm,12.021mm)(83.123mm,12.021mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad C8-1(82.163mm,13.081mm) on Top Layer And Track (82.113mm,14.141mm)(83.123mm,14.141mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad C8-1(82.163mm,13.081mm) on Top Layer And Track (83.123mm,12.021mm)(83.123mm,14.141mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C9-2(43.753mm,13.081mm) on Top Layer And Text "R63" (41.626mm,11.938mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad C9-2(43.753mm,13.081mm) on Top Layer And Track (42.793mm,12.021mm)(42.793mm,14.141mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad C9-2(43.753mm,13.081mm) on Top Layer And Track (42.793mm,12.021mm)(43.803mm,12.021mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad C9-2(43.753mm,13.081mm) on Top Layer And Track (42.793mm,14.141mm)(43.803mm,14.141mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad D10-1(102.675mm,83.335mm) on Top Layer And Track (101.609mm,80.254mm)(101.609mm,84.242mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.242mm < 0.254mm) Between Pad D10-1(102.675mm,83.335mm) on Top Layer And Track (103.768mm,80.254mm)(103.768mm,84.242mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.242mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad D10-2(102.675mm,81.135mm) on Top Layer And Track (101.609mm,80.254mm)(101.609mm,84.242mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.231mm < 0.254mm) Between Pad D10-2(102.675mm,81.135mm) on Top Layer And Track (101.609mm,80.254mm)(103.768mm,80.254mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.231mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.242mm < 0.254mm) Between Pad D10-2(102.675mm,81.135mm) on Top Layer And Track (103.768mm,80.254mm)(103.768mm,84.242mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.242mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad D11-2(146.056mm,81.135mm) on Top Layer And Track (144.989mm,80.254mm)(144.989mm,84.242mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.231mm < 0.254mm) Between Pad D11-2(146.056mm,81.135mm) on Top Layer And Track (144.989mm,80.254mm)(147.148mm,80.254mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.231mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.242mm < 0.254mm) Between Pad D11-2(146.056mm,81.135mm) on Top Layer And Track (147.148mm,80.254mm)(147.148mm,84.242mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.242mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad D12-1(14.859mm,83.335mm) on Top Layer And Track (13.792mm,80.254mm)(13.792mm,84.242mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.242mm < 0.254mm) Between Pad D12-1(14.859mm,83.335mm) on Top Layer And Track (15.951mm,80.254mm)(15.951mm,84.242mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.242mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad D13-1(64.186mm,80.568mm) on Top Layer And Track (62.713mm,79.684mm)(65.532mm,79.684mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Pad D13-2(64.186mm,83.397mm) on Top Layer And Track (62.713mm,84.942mm)(65.532mm,84.942mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Pad D14-2(107.908mm,83.397mm) on Top Layer And Track (106.435mm,84.942mm)(109.254mm,84.942mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad D17-1(69.469mm,83.335mm) on Top Layer And Track (68.402mm,80.254mm)(68.402mm,84.242mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.242mm < 0.254mm) Between Pad D17-1(69.469mm,83.335mm) on Top Layer And Track (70.561mm,80.254mm)(70.561mm,84.242mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.242mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad D17-2(69.469mm,81.135mm) on Top Layer And Track (68.402mm,80.254mm)(68.402mm,84.242mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.231mm < 0.254mm) Between Pad D17-2(69.469mm,81.135mm) on Top Layer And Track (68.402mm,80.254mm)(70.561mm,80.254mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.231mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.242mm < 0.254mm) Between Pad D17-2(69.469mm,81.135mm) on Top Layer And Track (70.561mm,80.254mm)(70.561mm,84.242mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.242mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad D18-2(113.03mm,81.135mm) on Top Layer And Track (111.963mm,80.254mm)(111.963mm,84.242mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.231mm < 0.254mm) Between Pad D18-2(113.03mm,81.135mm) on Top Layer And Track (111.963mm,80.254mm)(114.122mm,80.254mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.231mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.242mm < 0.254mm) Between Pad D18-2(113.03mm,81.135mm) on Top Layer And Track (114.122mm,80.254mm)(114.122mm,84.242mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.242mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad D20-1(75.057mm,80.568mm) on Top Layer And Track (73.584mm,79.684mm)(76.403mm,79.684mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad D2-1(48.006mm,83.335mm) on Top Layer And Track (46.939mm,80.254mm)(46.939mm,84.242mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.242mm < 0.254mm) Between Pad D2-1(48.006mm,83.335mm) on Top Layer And Track (49.098mm,80.254mm)(49.098mm,84.242mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.242mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad D21-1(118.491mm,80.568mm) on Top Layer And Track (117.018mm,79.684mm)(119.837mm,79.684mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Pad D21-2(118.491mm,83.397mm) on Top Layer And Track (117.018mm,84.942mm)(119.837mm,84.942mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Pad D22-2(162.001mm,83.397mm) on Top Layer And Track (160.528mm,84.942mm)(163.347mm,84.942mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad D23-1(25.781mm,83.335mm) on Top Layer And Track (24.714mm,80.254mm)(24.714mm,84.242mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.242mm < 0.254mm) Between Pad D23-1(25.781mm,83.335mm) on Top Layer And Track (26.873mm,80.254mm)(26.873mm,84.242mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.242mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad D23-2(25.781mm,81.135mm) on Top Layer And Track (24.714mm,80.254mm)(24.714mm,84.242mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.231mm < 0.254mm) Between Pad D23-2(25.781mm,81.135mm) on Top Layer And Track (24.714mm,80.254mm)(26.873mm,80.254mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.231mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.242mm < 0.254mm) Between Pad D23-2(25.781mm,81.135mm) on Top Layer And Track (26.873mm,80.254mm)(26.873mm,84.242mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.242mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad D24-1(30.988mm,80.568mm) on Top Layer And Track (29.515mm,79.684mm)(32.334mm,79.684mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Pad D24-2(30.988mm,83.397mm) on Top Layer And Track (29.515mm,84.942mm)(32.334mm,84.942mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad D27-1(167.513mm,83.335mm) on Top Layer And Track (166.446mm,80.254mm)(166.446mm,84.242mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.242mm < 0.254mm) Between Pad D27-1(167.513mm,83.335mm) on Top Layer And Track (168.605mm,80.254mm)(168.605mm,84.242mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.242mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad D27-2(167.513mm,81.135mm) on Top Layer And Track (166.446mm,80.254mm)(166.446mm,84.242mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.231mm < 0.254mm) Between Pad D27-2(167.513mm,81.135mm) on Top Layer And Track (166.446mm,80.254mm)(168.605mm,80.254mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.231mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.242mm < 0.254mm) Between Pad D27-2(167.513mm,81.135mm) on Top Layer And Track (168.605mm,80.254mm)(168.605mm,84.242mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.242mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Pad D28-2(85.834mm,83.397mm) on Top Layer And Track (84.361mm,84.942mm)(87.18mm,84.942mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad D30-1(172.72mm,80.568mm) on Top Layer And Track (171.247mm,79.684mm)(174.066mm,79.684mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad D3-1(91.567mm,83.335mm) on Top Layer And Track (90.5mm,80.254mm)(90.5mm,84.242mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.242mm < 0.254mm) Between Pad D3-1(91.567mm,83.335mm) on Top Layer And Track (92.659mm,80.254mm)(92.659mm,84.242mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.242mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad D31-2(36.703mm,81.135mm) on Top Layer And Track (35.636mm,80.254mm)(35.636mm,84.242mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.231mm < 0.254mm) Between Pad D31-2(36.703mm,81.135mm) on Top Layer And Track (35.636mm,80.254mm)(37.795mm,80.254mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.231mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.242mm < 0.254mm) Between Pad D31-2(36.703mm,81.135mm) on Top Layer And Track (37.795mm,80.254mm)(37.795mm,84.242mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.242mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad D3-2(91.567mm,81.135mm) on Top Layer And Track (90.5mm,80.254mm)(90.5mm,84.242mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.231mm < 0.254mm) Between Pad D3-2(91.567mm,81.135mm) on Top Layer And Track (90.5mm,80.254mm)(92.659mm,80.254mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.231mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.242mm < 0.254mm) Between Pad D3-2(91.567mm,81.135mm) on Top Layer And Track (92.659mm,80.254mm)(92.659mm,84.242mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.242mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.242mm < 0.254mm) Between Pad D33-1(10.359mm,10.16mm) on Top Layer And Track (11.451mm,7.079mm)(11.451mm,11.067mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.242mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad D33-1(10.359mm,10.16mm) on Top Layer And Track (9.292mm,7.079mm)(9.292mm,11.067mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad D34-1(83.511mm,10.244mm) on Top Layer And Track (82.444mm,7.163mm)(82.444mm,11.151mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.242mm < 0.254mm) Between Pad D34-1(83.511mm,10.244mm) on Top Layer And Track (84.603mm,7.163mm)(84.603mm,11.151mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.242mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad D34-2(83.511mm,8.044mm) on Top Layer And Track (82.444mm,7.163mm)(82.444mm,11.151mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.231mm < 0.254mm) Between Pad D34-2(83.511mm,8.044mm) on Top Layer And Track (82.444mm,7.163mm)(84.603mm,7.163mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.231mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.242mm < 0.254mm) Between Pad D34-2(83.511mm,8.044mm) on Top Layer And Track (84.603mm,7.163mm)(84.603mm,11.151mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.242mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad D37-2(165.227mm,3.429mm) on Top Layer And Track (162.12mm,2.362mm)(166.108mm,2.362mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.242mm < 0.254mm) Between Pad D37-2(165.227mm,3.429mm) on Top Layer And Track (162.12mm,4.521mm)(166.108mm,4.521mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.242mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.231mm < 0.254mm) Between Pad D37-2(165.227mm,3.429mm) on Top Layer And Track (166.108mm,2.362mm)(166.108mm,4.521mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.231mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad D39-1(92.655mm,10.244mm) on Top Layer And Track (91.588mm,7.163mm)(91.588mm,11.151mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.242mm < 0.254mm) Between Pad D39-1(92.655mm,10.244mm) on Top Layer And Track (93.747mm,7.163mm)(93.747mm,11.151mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.242mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad D40-2(56.159mm,7.96mm) on Top Layer And Track (55.092mm,7.079mm)(55.092mm,11.067mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.231mm < 0.254mm) Between Pad D40-2(56.159mm,7.96mm) on Top Layer And Track (55.092mm,7.079mm)(57.251mm,7.079mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.231mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.242mm < 0.254mm) Between Pad D40-2(56.159mm,7.96mm) on Top Layer And Track (57.251mm,7.079mm)(57.251mm,11.067mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.242mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad D41-2(129.201mm,8.044mm) on Top Layer And Track (128.134mm,7.163mm)(128.134mm,11.151mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.231mm < 0.254mm) Between Pad D41-2(129.201mm,8.044mm) on Top Layer And Track (128.134mm,7.163mm)(130.293mm,7.163mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.231mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.242mm < 0.254mm) Between Pad D41-2(129.201mm,8.044mm) on Top Layer And Track (130.293mm,7.163mm)(130.293mm,11.151mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.242mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad D4-2(135.001mm,81.135mm) on Top Layer And Track (133.934mm,80.254mm)(133.934mm,84.242mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.231mm < 0.254mm) Between Pad D4-2(135.001mm,81.135mm) on Top Layer And Track (133.934mm,80.254mm)(136.093mm,80.254mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.231mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.242mm < 0.254mm) Between Pad D4-2(135.001mm,81.135mm) on Top Layer And Track (136.093mm,80.254mm)(136.093mm,84.242mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.242mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad D42-1(160.673mm,3.734mm) on Top Layer And Track (161.557mm,2.261mm)(161.557mm,5.08mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Pad D42-2(157.843mm,3.734mm) on Top Layer And Track (156.299mm,2.261mm)(156.299mm,5.08mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad D47-2(138.355mm,7.917mm) on Top Layer And Track (137.288mm,7.036mm)(137.288mm,11.024mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.231mm < 0.254mm) Between Pad D47-2(138.355mm,7.917mm) on Top Layer And Track (137.288mm,7.036mm)(139.447mm,7.036mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.231mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.242mm < 0.254mm) Between Pad D47-2(138.355mm,7.917mm) on Top Layer And Track (139.447mm,7.036mm)(139.447mm,11.024mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.242mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad D48-2(38.045mm,7.96mm) on Top Layer And Track (36.978mm,7.079mm)(36.978mm,11.067mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.231mm < 0.254mm) Between Pad D48-2(38.045mm,7.96mm) on Top Layer And Track (36.978mm,7.079mm)(39.137mm,7.079mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.231mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.242mm < 0.254mm) Between Pad D48-2(38.045mm,7.96mm) on Top Layer And Track (39.137mm,7.079mm)(39.137mm,11.067mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.242mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad D5-1(9.398mm,80.568mm) on Top Layer And Track (7.925mm,79.684mm)(10.744mm,79.684mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Pad D5-2(9.398mm,83.397mm) on Top Layer And Track (7.925mm,84.942mm)(10.744mm,84.942mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Pad D6-2(53.467mm,83.397mm) on Top Layer And Track (51.994mm,84.942mm)(54.813mm,84.942mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad D8-1(140.36mm,80.568mm) on Top Layer And Track (138.887mm,79.684mm)(141.707mm,79.684mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad D9-1(59.182mm,83.335mm) on Top Layer And Track (58.115mm,80.254mm)(58.115mm,84.242mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.242mm < 0.254mm) Between Pad D9-1(59.182mm,83.335mm) on Top Layer And Track (60.274mm,80.254mm)(60.274mm,84.242mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.242mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad K10-1(155.54mm,93.695mm) on Multi-Layer And Text "R23" (155.524mm,91.694mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.079mm < 0.254mm) Between Pad K10-1(155.54mm,93.695mm) on Multi-Layer And Track (154.35mm,92.195mm)(154.35mm,112.945mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.079mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Pad K10-1(155.54mm,93.695mm) on Multi-Layer And Track (154.35mm,92.195mm)(164.35mm,92.195mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad K10-5(163.16mm,93.695mm) on Multi-Layer And Text "R19" (160.934mm,91.694mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Pad K10-5(163.16mm,93.695mm) on Multi-Layer And Track (154.35mm,92.195mm)(164.35mm,92.195mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad K10-5(163.16mm,93.695mm) on Multi-Layer And Track (164.35mm,92.195mm)(164.35mm,112.945mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.244mm < 0.254mm) Between Pad K12-4(32.571mm,103.632mm) on Multi-Layer And Track (33.927mm,91.941mm)(33.927mm,112.691mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.244mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad K12-5(32.737mm,93.441mm) on Multi-Layer And Text "R20" (30.226mm,91.44mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Pad K12-5(32.737mm,93.441mm) on Multi-Layer And Track (23.927mm,91.941mm)(33.927mm,91.941mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad K12-5(32.737mm,93.441mm) on Multi-Layer And Track (33.927mm,91.941mm)(33.927mm,112.691mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.209mm < 0.254mm) Between Pad K13-3(87.08mm,111.221mm) on Multi-Layer And Track (78.27mm,112.691mm)(88.27mm,112.691mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.209mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad K13-3(87.08mm,111.221mm) on Multi-Layer And Track (88.27mm,91.941mm)(88.27mm,112.691mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad K14-1(122.988mm,93.695mm) on Multi-Layer And Text "R30" (123.114mm,91.694mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.079mm < 0.254mm) Between Pad K14-1(122.988mm,93.695mm) on Multi-Layer And Track (121.798mm,92.195mm)(121.798mm,112.945mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.079mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Pad K14-1(122.988mm,93.695mm) on Multi-Layer And Track (121.798mm,92.195mm)(131.798mm,92.195mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.079mm < 0.254mm) Between Pad K15-2(166.409mm,108.935mm) on Multi-Layer And Track (165.219mm,92.195mm)(165.219mm,112.945mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.079mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.079mm < 0.254mm) Between Pad K2-2(90.422mm,108.935mm) on Multi-Layer And Track (89.232mm,92.195mm)(89.232mm,112.945mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.079mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.209mm < 0.254mm) Between Pad K2-3(98.042mm,111.475mm) on Multi-Layer And Track (89.232mm,112.945mm)(99.232mm,112.945mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.209mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad K2-3(98.042mm,111.475mm) on Multi-Layer And Track (99.232mm,92.195mm)(99.232mm,112.945mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.244mm < 0.254mm) Between Pad K3-4(10.834mm,103.632mm) on Multi-Layer And Track (12.19mm,91.941mm)(12.19mm,112.691mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.244mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad K3-5(11mm,93.441mm) on Multi-Layer And Track (12.19mm,91.941mm)(12.19mm,112.691mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Pad K3-5(11mm,93.441mm) on Multi-Layer And Track (2.19mm,91.941mm)(12.19mm,91.941mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.002mm < 0.254mm) Between Pad K4-5(141.497mm,93.695mm) on Multi-Layer And Text "R4" (139.319mm,91.694mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.002mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Pad K4-5(141.497mm,93.695mm) on Multi-Layer And Track (132.687mm,92.195mm)(142.687mm,92.195mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad K4-5(141.497mm,93.695mm) on Multi-Layer And Track (142.687mm,92.195mm)(142.687mm,112.945mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.209mm < 0.254mm) Between Pad K5-3(65.343mm,111.221mm) on Multi-Layer And Track (56.533mm,112.691mm)(66.533mm,112.691mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.209mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad K5-3(65.343mm,111.221mm) on Multi-Layer And Track (66.533mm,91.941mm)(66.533mm,112.691mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.244mm < 0.254mm) Between Pad K5-4(65.177mm,103.632mm) on Multi-Layer And Track (66.533mm,91.941mm)(66.533mm,112.691mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.244mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.094mm < 0.254mm) Between Pad K6-1(101.31mm,93.695mm) on Multi-Layer And Text "R14" (101.507mm,91.694mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.094mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.079mm < 0.254mm) Between Pad K6-1(101.31mm,93.695mm) on Multi-Layer And Track (100.12mm,92.195mm)(100.12mm,112.945mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.079mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Pad K6-1(101.31mm,93.695mm) on Multi-Layer And Track (100.12mm,92.195mm)(110.12mm,92.195mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.079mm < 0.254mm) Between Pad K7-2(144.852mm,108.935mm) on Multi-Layer And Track (143.662mm,92.195mm)(143.662mm,112.945mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.079mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.079mm < 0.254mm) Between Pad K9-2(111.992mm,108.935mm) on Multi-Layer And Track (110.802mm,92.195mm)(110.802mm,112.945mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.079mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.209mm < 0.254mm) Between Pad K9-3(119.612mm,111.475mm) on Multi-Layer And Track (110.802mm,112.945mm)(120.802mm,112.945mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.209mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad K9-3(119.612mm,111.475mm) on Multi-Layer And Track (120.802mm,92.195mm)(120.802mm,112.945mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad L1-1(163.234mm,12.065mm) on Top Layer And Track (162.374mm,11.255mm)(162.374mm,12.875mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad L1-1(163.234mm,12.065mm) on Top Layer And Track (162.374mm,11.255mm)(165.794mm,11.255mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad L1-1(163.234mm,12.065mm) on Top Layer And Track (162.374mm,12.875mm)(165.794mm,12.875mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R100-1(145.028mm,26.924mm) on Top Layer And Track (142.468mm,26.114mm)(145.888mm,26.114mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R100-1(145.028mm,26.924mm) on Top Layer And Track (142.468mm,27.734mm)(145.888mm,27.734mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R100-1(145.028mm,26.924mm) on Top Layer And Track (145.888mm,26.114mm)(145.888mm,27.734mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R10-1(107.751mm,88.011mm) on Top Layer And Track (106.941mm,87.151mm)(106.941mm,90.571mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R10-1(107.751mm,88.011mm) on Top Layer And Track (106.941mm,87.151mm)(108.561mm,87.151mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R10-1(107.751mm,88.011mm) on Top Layer And Track (108.561mm,87.151mm)(108.561mm,90.571mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R10-2(107.751mm,89.711mm) on Top Layer And Track (106.941mm,87.151mm)(106.941mm,90.571mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R10-2(107.751mm,89.711mm) on Top Layer And Track (106.941mm,90.571mm)(108.561mm,90.571mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R10-2(107.751mm,89.711mm) on Top Layer And Track (108.561mm,87.151mm)(108.561mm,90.571mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R103-2(142.256mm,8.242mm) on Top Layer And Track (141.446mm,7.382mm)(141.446mm,10.802mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R103-2(142.256mm,8.242mm) on Top Layer And Track (141.446mm,7.382mm)(143.066mm,7.382mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R103-2(142.256mm,8.242mm) on Top Layer And Track (143.066mm,7.382mm)(143.066mm,10.802mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R104-1(33.796mm,16.002mm) on Top Layer And Text "C22" (32.736mm,15.443mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R104-1(33.796mm,16.002mm) on Top Layer And Track (32.936mm,15.192mm)(32.936mm,16.812mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R104-1(33.796mm,16.002mm) on Top Layer And Track (32.936mm,15.192mm)(36.356mm,15.192mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R104-1(33.796mm,16.002mm) on Top Layer And Track (32.936mm,16.812mm)(36.356mm,16.812mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R105-1(107.071mm,16.002mm) on Top Layer And Text "C23" (105.761mm,15.443mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R105-1(107.071mm,16.002mm) on Top Layer And Track (106.211mm,15.192mm)(106.211mm,16.812mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R105-1(107.071mm,16.002mm) on Top Layer And Track (106.211mm,15.192mm)(109.631mm,15.192mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R105-1(107.071mm,16.002mm) on Top Layer And Track (106.211mm,16.812mm)(109.631mm,16.812mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R106-1(70.434mm,16.002mm) on Top Layer And Text "C24" (69.236mm,15.443mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R106-1(70.434mm,16.002mm) on Top Layer And Track (69.574mm,15.192mm)(69.574mm,16.812mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R106-1(70.434mm,16.002mm) on Top Layer And Track (69.574mm,15.192mm)(72.994mm,15.192mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R106-1(70.434mm,16.002mm) on Top Layer And Track (69.574mm,16.812mm)(72.994mm,16.812mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R107-2(145.409mm,16.002mm) on Top Layer And Track (142.849mm,15.192mm)(146.269mm,15.192mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R107-2(145.409mm,16.002mm) on Top Layer And Track (142.849mm,16.812mm)(146.269mm,16.812mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R107-2(145.409mm,16.002mm) on Top Layer And Track (146.269mm,15.192mm)(146.269mm,16.812mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R11-2(151.146mm,89.711mm) on Top Layer And Track (150.336mm,87.151mm)(150.336mm,90.571mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R11-2(151.146mm,89.711mm) on Top Layer And Track (150.336mm,90.571mm)(151.956mm,90.571mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R11-2(151.146mm,89.711mm) on Top Layer And Track (151.956mm,87.151mm)(151.956mm,90.571mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R13-1(58.711mm,87.757mm) on Top Layer And Track (57.901mm,86.897mm)(57.901mm,90.317mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R13-1(58.711mm,87.757mm) on Top Layer And Track (57.901mm,86.897mm)(59.521mm,86.897mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R13-1(58.711mm,87.757mm) on Top Layer And Track (59.521mm,86.897mm)(59.521mm,90.317mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R13-2(58.711mm,89.457mm) on Top Layer And Track (57.901mm,86.897mm)(57.901mm,90.317mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R13-2(58.711mm,89.457mm) on Top Layer And Track (57.901mm,90.317mm)(59.521mm,90.317mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R13-2(58.711mm,89.457mm) on Top Layer And Track (59.521mm,86.897mm)(59.521mm,90.317mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R14-2(102.335mm,89.711mm) on Top Layer And Track (101.525mm,87.151mm)(101.525mm,90.571mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R14-2(102.335mm,89.711mm) on Top Layer And Track (101.525mm,90.571mm)(103.145mm,90.571mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R14-2(102.335mm,89.711mm) on Top Layer And Track (103.145mm,87.151mm)(103.145mm,90.571mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R17-1(74.959mm,87.757mm) on Top Layer And Track (74.149mm,86.897mm)(74.149mm,90.317mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R18-1(118.397mm,88.011mm) on Top Layer And Track (117.587mm,87.151mm)(117.587mm,90.571mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R18-1(118.397mm,88.011mm) on Top Layer And Track (117.587mm,87.151mm)(119.207mm,87.151mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R18-1(118.397mm,88.011mm) on Top Layer And Track (119.207mm,87.151mm)(119.207mm,90.571mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R18-2(118.397mm,89.711mm) on Top Layer And Track (117.587mm,87.151mm)(117.587mm,90.571mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R18-2(118.397mm,89.711mm) on Top Layer And Track (117.587mm,90.571mm)(119.207mm,90.571mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R18-2(118.397mm,89.711mm) on Top Layer And Track (119.207mm,87.151mm)(119.207mm,90.571mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R19-2(161.761mm,89.711mm) on Top Layer And Track (160.951mm,87.151mm)(160.951mm,90.571mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R19-2(161.761mm,89.711mm) on Top Layer And Track (160.951mm,90.571mm)(162.571mm,90.571mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R19-2(161.761mm,89.711mm) on Top Layer And Track (162.571mm,87.151mm)(162.571mm,90.571mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R20-2(31.037mm,89.457mm) on Top Layer And Track (30.227mm,86.897mm)(30.227mm,90.317mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R20-2(31.037mm,89.457mm) on Top Layer And Track (30.227mm,90.317mm)(31.847mm,90.317mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R20-2(31.037mm,89.457mm) on Top Layer And Track (31.847mm,86.897mm)(31.847mm,90.317mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R2-1(53.295mm,87.757mm) on Top Layer And Track (52.485mm,86.897mm)(52.485mm,90.317mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R2-1(53.295mm,87.757mm) on Top Layer And Track (52.485mm,86.897mm)(54.105mm,86.897mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R2-1(53.295mm,87.757mm) on Top Layer And Track (54.105mm,86.897mm)(54.105mm,90.317mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R21-2(69.543mm,89.457mm) on Top Layer And Track (68.733mm,86.897mm)(68.733mm,90.317mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R21-2(69.543mm,89.457mm) on Top Layer And Track (68.733mm,90.317mm)(70.353mm,90.317mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R21-2(69.543mm,89.457mm) on Top Layer And Track (70.353mm,86.897mm)(70.353mm,90.317mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R25-2(85.791mm,89.457mm) on Top Layer And Track (84.981mm,86.897mm)(84.981mm,90.317mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R25-2(85.791mm,89.457mm) on Top Layer And Track (84.981mm,90.317mm)(86.601mm,90.317mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R25-2(85.791mm,89.457mm) on Top Layer And Track (86.601mm,86.897mm)(86.601mm,90.317mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R27-1(172.593mm,88.011mm) on Top Layer And Track (171.783mm,87.151mm)(171.783mm,90.571mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R27-1(172.593mm,88.011mm) on Top Layer And Track (171.783mm,87.151mm)(173.403mm,87.151mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R27-1(172.593mm,88.011mm) on Top Layer And Track (173.403mm,87.151mm)(173.403mm,90.571mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R27-2(172.593mm,89.711mm) on Top Layer And Track (171.783mm,87.151mm)(171.783mm,90.571mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R27-2(172.593mm,89.711mm) on Top Layer And Track (171.783mm,90.571mm)(173.403mm,90.571mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R27-2(172.593mm,89.711mm) on Top Layer And Track (173.403mm,87.151mm)(173.403mm,90.571mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R30-1(123.94mm,88.011mm) on Top Layer And Track (123.13mm,87.151mm)(123.13mm,90.571mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R30-1(123.94mm,88.011mm) on Top Layer And Track (123.13mm,87.151mm)(124.75mm,87.151mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R30-1(123.94mm,88.011mm) on Top Layer And Track (124.75mm,87.151mm)(124.75mm,90.571mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R30-2(123.94mm,89.711mm) on Top Layer And Track (123.13mm,87.151mm)(123.13mm,90.571mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R30-2(123.94mm,89.711mm) on Top Layer And Track (123.13mm,90.571mm)(124.75mm,90.571mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R30-2(123.94mm,89.711mm) on Top Layer And Track (124.75mm,87.151mm)(124.75mm,90.571mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R3-1(96.754mm,88.011mm) on Top Layer And Track (95.944mm,87.151mm)(95.944mm,90.571mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R3-1(96.754mm,88.011mm) on Top Layer And Track (95.944mm,87.151mm)(97.564mm,87.151mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R3-1(96.754mm,88.011mm) on Top Layer And Track (97.564mm,87.151mm)(97.564mm,90.571mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R31-2(167.177mm,89.711mm) on Top Layer And Track (166.367mm,87.151mm)(166.367mm,90.571mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R31-2(167.177mm,89.711mm) on Top Layer And Track (166.367mm,90.571mm)(167.987mm,90.571mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R31-2(167.177mm,89.711mm) on Top Layer And Track (167.987mm,87.151mm)(167.987mm,90.571mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R3-2(96.754mm,89.711mm) on Top Layer And Track (95.944mm,87.151mm)(95.944mm,90.571mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R3-2(96.754mm,89.711mm) on Top Layer And Track (95.944mm,90.571mm)(97.564mm,90.571mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R3-2(96.754mm,89.711mm) on Top Layer And Track (97.564mm,87.151mm)(97.564mm,90.571mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R32-1(36.453mm,87.757mm) on Top Layer And Track (35.643mm,86.897mm)(35.643mm,90.317mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R32-1(36.453mm,87.757mm) on Top Layer And Track (35.643mm,86.897mm)(37.263mm,86.897mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R32-1(36.453mm,87.757mm) on Top Layer And Track (37.263mm,86.897mm)(37.263mm,90.317mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R32-2(36.453mm,89.457mm) on Top Layer And Track (35.643mm,86.897mm)(35.643mm,90.317mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R32-2(36.453mm,89.457mm) on Top Layer And Track (35.643mm,90.317mm)(37.263mm,90.317mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R32-2(36.453mm,89.457mm) on Top Layer And Track (37.263mm,86.897mm)(37.263mm,90.317mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R34-1(72.611mm,60.483mm) on Top Layer And Text "R35" (69.885mm,60.233mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R34-1(72.611mm,60.483mm) on Top Layer And Track (70.051mm,59.673mm)(73.471mm,59.673mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R34-1(72.611mm,60.483mm) on Top Layer And Track (70.051mm,61.293mm)(73.471mm,61.293mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R34-1(72.611mm,60.483mm) on Top Layer And Track (73.471mm,59.673mm)(73.471mm,61.293mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R35-1(72.564mm,58.404mm) on Top Layer And Text "R36" (69.885mm,58.074mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R35-1(72.564mm,58.404mm) on Top Layer And Track (70.004mm,57.594mm)(73.424mm,57.594mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R35-1(72.564mm,58.404mm) on Top Layer And Track (70.004mm,59.214mm)(73.424mm,59.214mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R35-1(72.564mm,58.404mm) on Top Layer And Track (73.424mm,57.594mm)(73.424mm,59.214mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R35-2(70.864mm,58.404mm) on Top Layer And Text "R36" (69.885mm,58.074mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R35-2(70.864mm,58.404mm) on Top Layer And Track (70.004mm,57.594mm)(70.004mm,59.214mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R35-2(70.864mm,58.404mm) on Top Layer And Track (70.004mm,57.594mm)(73.424mm,57.594mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R35-2(70.864mm,58.404mm) on Top Layer And Track (70.004mm,59.214mm)(73.424mm,59.214mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R36-2(70.864mm,56.245mm) on Top Layer And Track (70.004mm,55.435mm)(70.004mm,57.055mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R36-2(70.864mm,56.245mm) on Top Layer And Track (70.004mm,55.435mm)(73.424mm,55.435mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R36-2(70.864mm,56.245mm) on Top Layer And Track (70.004mm,57.055mm)(73.424mm,57.055mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R37-2(70.911mm,71.278mm) on Top Layer And Text "R38" (69.936mm,70.824mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R37-2(70.911mm,71.278mm) on Top Layer And Track (70.051mm,70.468mm)(70.051mm,72.088mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R37-2(70.911mm,71.278mm) on Top Layer And Track (70.051mm,70.468mm)(73.471mm,70.468mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R37-2(70.911mm,71.278mm) on Top Layer And Track (70.051mm,72.088mm)(73.471mm,72.088mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R38-1(72.611mm,68.992mm) on Top Layer And Text "R39" (69.936mm,68.665mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R38-1(72.611mm,68.992mm) on Top Layer And Track (70.051mm,68.182mm)(73.471mm,68.182mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R38-1(72.611mm,68.992mm) on Top Layer And Track (70.051mm,69.802mm)(73.471mm,69.802mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R38-1(72.611mm,68.992mm) on Top Layer And Track (73.471mm,68.182mm)(73.471mm,69.802mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R38-2(70.911mm,68.992mm) on Top Layer And Text "R39" (69.936mm,68.665mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R38-2(70.911mm,68.992mm) on Top Layer And Track (70.051mm,68.182mm)(70.051mm,69.802mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R38-2(70.911mm,68.992mm) on Top Layer And Track (70.051mm,68.182mm)(73.471mm,68.182mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R38-2(70.911mm,68.992mm) on Top Layer And Track (70.051mm,69.802mm)(73.471mm,69.802mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R39-1(72.611mm,66.833mm) on Top Layer And Text "R40" (69.936mm,66.506mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R39-1(72.611mm,66.833mm) on Top Layer And Track (70.051mm,66.023mm)(73.471mm,66.023mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R39-1(72.611mm,66.833mm) on Top Layer And Track (70.051mm,67.643mm)(73.471mm,67.643mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R39-1(72.611mm,66.833mm) on Top Layer And Track (73.471mm,66.023mm)(73.471mm,67.643mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R39-2(70.911mm,66.833mm) on Top Layer And Text "R40" (69.936mm,66.506mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R39-2(70.911mm,66.833mm) on Top Layer And Track (70.051mm,66.023mm)(70.051mm,67.643mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R39-2(70.911mm,66.833mm) on Top Layer And Track (70.051mm,66.023mm)(73.471mm,66.023mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R39-2(70.911mm,66.833mm) on Top Layer And Track (70.051mm,67.643mm)(73.471mm,67.643mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R40-2(70.911mm,64.674mm) on Top Layer And Text "R33" (69.936mm,64.551mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R40-2(70.911mm,64.674mm) on Top Layer And Track (70.051mm,63.864mm)(70.051mm,65.484mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R40-2(70.911mm,64.674mm) on Top Layer And Track (70.051mm,63.864mm)(73.471mm,63.864mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R40-2(70.911mm,64.674mm) on Top Layer And Track (70.051mm,65.484mm)(73.471mm,65.484mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R4-2(140.134mm,89.711mm) on Top Layer And Track (139.324mm,87.151mm)(139.324mm,90.571mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R4-2(140.134mm,89.711mm) on Top Layer And Track (139.324mm,90.571mm)(140.944mm,90.571mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R4-2(140.134mm,89.711mm) on Top Layer And Track (140.944mm,87.151mm)(140.944mm,90.571mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R42-1(121.996mm,58.662mm) on Top Layer And Text "R41" (121.016mm,58.597mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R42-1(121.996mm,58.662mm) on Top Layer And Track (121.136mm,57.852mm)(121.136mm,59.472mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R42-1(121.996mm,58.662mm) on Top Layer And Track (121.136mm,57.852mm)(124.556mm,57.852mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R42-1(121.996mm,58.662mm) on Top Layer And Track (121.136mm,59.472mm)(124.556mm,59.472mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R44-1(121.996mm,62.218mm) on Top Layer And Text "R43" (121.016mm,62.28mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R44-1(121.996mm,62.218mm) on Top Layer And Track (121.136mm,61.408mm)(121.136mm,63.028mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R44-1(121.996mm,62.218mm) on Top Layer And Track (121.136mm,61.408mm)(124.556mm,61.408mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R44-1(121.996mm,62.218mm) on Top Layer And Track (121.136mm,63.028mm)(124.556mm,63.028mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R45-1(121.996mm,64.123mm) on Top Layer And Text "R44" (121.016mm,64.058mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R45-1(121.996mm,64.123mm) on Top Layer And Track (121.136mm,63.313mm)(121.136mm,64.933mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R45-1(121.996mm,64.123mm) on Top Layer And Track (121.136mm,63.313mm)(124.556mm,63.313mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R45-1(121.996mm,64.123mm) on Top Layer And Track (121.136mm,64.933mm)(124.556mm,64.933mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R45-2(123.696mm,64.123mm) on Top Layer And Text "R44" (121.016mm,64.058mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R45-2(123.696mm,64.123mm) on Top Layer And Track (121.136mm,63.313mm)(124.556mm,63.313mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R45-2(123.696mm,64.123mm) on Top Layer And Track (121.136mm,64.933mm)(124.556mm,64.933mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R45-2(123.696mm,64.123mm) on Top Layer And Track (124.556mm,63.313mm)(124.556mm,64.933mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R46-2(123.696mm,66.028mm) on Top Layer And Text "R45" (121.016mm,65.963mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R46-2(123.696mm,66.028mm) on Top Layer And Track (121.136mm,65.218mm)(124.556mm,65.218mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R46-2(123.696mm,66.028mm) on Top Layer And Track (121.136mm,66.838mm)(124.556mm,66.838mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R46-2(123.696mm,66.028mm) on Top Layer And Track (124.556mm,65.218mm)(124.556mm,66.838mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R48-1(121.996mm,69.965mm) on Top Layer And Text "R47" (121.016mm,69.773mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R48-1(121.996mm,69.965mm) on Top Layer And Track (121.136mm,69.155mm)(121.136mm,70.775mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R48-1(121.996mm,69.965mm) on Top Layer And Track (121.136mm,69.155mm)(124.556mm,69.155mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R48-1(121.996mm,69.965mm) on Top Layer And Track (121.136mm,70.775mm)(124.556mm,70.775mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R50-1(16.798mm,59.081mm) on Top Layer And Track (14.238mm,58.271mm)(17.658mm,58.271mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R50-1(16.798mm,59.081mm) on Top Layer And Track (14.238mm,59.891mm)(17.658mm,59.891mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R50-1(16.798mm,59.081mm) on Top Layer And Track (17.658mm,58.271mm)(17.658mm,59.891mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R51-1(16.798mm,61.706mm) on Top Layer And Text "R50" (14.122mm,60.909mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R51-1(16.798mm,61.706mm) on Top Layer And Track (14.238mm,60.896mm)(17.658mm,60.896mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R51-1(16.798mm,61.706mm) on Top Layer And Track (14.238mm,62.516mm)(17.658mm,62.516mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R51-1(16.798mm,61.706mm) on Top Layer And Track (17.658mm,60.896mm)(17.658mm,62.516mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R51-2(15.098mm,61.706mm) on Top Layer And Text "R50" (14.122mm,60.909mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R51-2(15.098mm,61.706mm) on Top Layer And Track (14.238mm,60.896mm)(14.238mm,62.516mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R51-2(15.098mm,61.706mm) on Top Layer And Track (14.238mm,60.896mm)(17.658mm,60.896mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R51-2(15.098mm,61.706mm) on Top Layer And Track (14.238mm,62.516mm)(17.658mm,62.516mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R52-2(15.098mm,64.33mm) on Top Layer And Text "R51" (14.122mm,63.551mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R52-2(15.098mm,64.33mm) on Top Layer And Track (14.238mm,63.52mm)(14.238mm,65.14mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R52-2(15.098mm,64.33mm) on Top Layer And Track (14.238mm,63.52mm)(17.658mm,63.52mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R52-2(15.098mm,64.33mm) on Top Layer And Track (14.238mm,65.14mm)(17.658mm,65.14mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R54-1(16.798mm,69.58mm) on Top Layer And Text "R53" (14.122mm,68.783mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R54-1(16.798mm,69.58mm) on Top Layer And Track (14.238mm,68.77mm)(17.658mm,68.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R54-1(16.798mm,69.58mm) on Top Layer And Track (14.238mm,70.39mm)(17.658mm,70.39mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R54-1(16.798mm,69.58mm) on Top Layer And Track (17.658mm,68.77mm)(17.658mm,70.39mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R55-1(16.798mm,72.204mm) on Top Layer And Text "R54" (14.122mm,71.425mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R55-1(16.798mm,72.204mm) on Top Layer And Track (14.238mm,71.394mm)(17.658mm,71.394mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R55-1(16.798mm,72.204mm) on Top Layer And Track (14.238mm,73.014mm)(17.658mm,73.014mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R55-1(16.798mm,72.204mm) on Top Layer And Track (17.658mm,71.394mm)(17.658mm,73.014mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R55-2(15.098mm,72.204mm) on Top Layer And Text "R54" (14.122mm,71.425mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R55-2(15.098mm,72.204mm) on Top Layer And Track (14.238mm,71.394mm)(14.238mm,73.014mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R55-2(15.098mm,72.204mm) on Top Layer And Track (14.238mm,71.394mm)(17.658mm,71.394mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R55-2(15.098mm,72.204mm) on Top Layer And Track (14.238mm,73.014mm)(17.658mm,73.014mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R56-2(86.2mm,66.338mm) on Top Layer And Track (83.64mm,65.528mm)(87.06mm,65.528mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R56-2(86.2mm,66.338mm) on Top Layer And Track (83.64mm,67.148mm)(87.06mm,67.148mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R56-2(86.2mm,66.338mm) on Top Layer And Track (87.06mm,65.528mm)(87.06mm,67.148mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R58-2(79.271mm,26.924mm) on Top Layer And Text "U5" (79.306mm,26.471mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R58-2(79.271mm,26.924mm) on Top Layer And Track (78.411mm,26.114mm)(78.411mm,27.734mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R58-2(79.271mm,26.924mm) on Top Layer And Track (78.411mm,26.114mm)(81.831mm,26.114mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R58-2(79.271mm,26.924mm) on Top Layer And Track (78.411mm,27.734mm)(81.831mm,27.734mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R60-1(117.42mm,26.924mm) on Top Layer And Track (114.86mm,26.114mm)(118.28mm,26.114mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R60-1(117.42mm,26.924mm) on Top Layer And Track (114.86mm,27.734mm)(118.28mm,27.734mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R60-1(117.42mm,26.924mm) on Top Layer And Track (118.28mm,26.114mm)(118.28mm,27.734mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R60-2(115.72mm,26.924mm) on Top Layer And Text "U7" (114.631mm,26.979mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R60-2(115.72mm,26.924mm) on Top Layer And Track (114.86mm,26.114mm)(114.86mm,27.734mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R60-2(115.72mm,26.924mm) on Top Layer And Track (114.86mm,26.114mm)(118.28mm,26.114mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R60-2(115.72mm,26.924mm) on Top Layer And Track (114.86mm,27.734mm)(118.28mm,27.734mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R6-1(47.879mm,87.757mm) on Top Layer And Track (47.069mm,86.897mm)(47.069mm,90.317mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R6-1(47.879mm,87.757mm) on Top Layer And Track (47.069mm,86.897mm)(48.689mm,86.897mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R6-1(47.879mm,87.757mm) on Top Layer And Track (48.689mm,86.897mm)(48.689mm,90.317mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R62-2(78.748mm,8.242mm) on Top Layer And Track (77.938mm,7.382mm)(77.938mm,10.802mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R62-2(78.748mm,8.242mm) on Top Layer And Track (77.938mm,7.382mm)(79.558mm,7.382mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R62-2(78.748mm,8.242mm) on Top Layer And Track (79.558mm,7.382mm)(79.558mm,10.802mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R64-1(115.038mm,9.942mm) on Top Layer And Track (114.228mm,10.802mm)(115.848mm,10.802mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R64-1(115.038mm,9.942mm) on Top Layer And Track (114.228mm,7.382mm)(114.228mm,10.802mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R64-1(115.038mm,9.942mm) on Top Layer And Track (115.848mm,7.382mm)(115.848mm,10.802mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R64-2(115.038mm,8.242mm) on Top Layer And Track (114.228mm,7.382mm)(114.228mm,10.802mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R64-2(115.038mm,8.242mm) on Top Layer And Track (114.228mm,7.382mm)(115.848mm,7.382mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R64-2(115.038mm,8.242mm) on Top Layer And Track (115.848mm,7.382mm)(115.848mm,10.802mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R68-1(9.779mm,43.6mm) on Top Layer And Track (10.589mm,42.74mm)(10.589mm,46.16mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R68-1(9.779mm,43.6mm) on Top Layer And Track (8.969mm,42.74mm)(10.589mm,42.74mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R68-1(9.779mm,43.6mm) on Top Layer And Track (8.969mm,42.74mm)(8.969mm,46.16mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R68-2(9.779mm,45.3mm) on Top Layer And Track (10.589mm,42.74mm)(10.589mm,46.16mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R68-2(9.779mm,45.3mm) on Top Layer And Track (8.969mm,42.74mm)(8.969mm,46.16mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R69-2(44.656mm,16.002mm) on Top Layer And Track (42.096mm,15.192mm)(45.516mm,15.192mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R69-2(44.656mm,16.002mm) on Top Layer And Track (42.096mm,16.812mm)(45.516mm,16.812mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R69-2(44.656mm,16.002mm) on Top Layer And Track (45.516mm,15.192mm)(45.516mm,16.812mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R7-1(91.338mm,88.011mm) on Top Layer And Track (90.528mm,87.151mm)(90.528mm,90.571mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R7-1(91.338mm,88.011mm) on Top Layer And Track (90.528mm,87.151mm)(92.148mm,87.151mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R7-1(91.338mm,88.011mm) on Top Layer And Track (92.148mm,87.151mm)(92.148mm,90.571mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R71-2(15.372mm,26.924mm) on Top Layer And Track (14.512mm,26.114mm)(14.512mm,27.734mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R71-2(15.372mm,26.924mm) on Top Layer And Track (14.512mm,26.114mm)(17.932mm,26.114mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R71-2(15.372mm,26.924mm) on Top Layer And Track (14.512mm,27.734mm)(17.932mm,27.734mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R7-2(91.338mm,89.711mm) on Top Layer And Track (90.528mm,87.151mm)(90.528mm,90.571mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R7-2(91.338mm,89.711mm) on Top Layer And Track (90.528mm,90.571mm)(92.148mm,90.571mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R7-2(91.338mm,89.711mm) on Top Layer And Track (92.148mm,87.151mm)(92.148mm,90.571mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R72-1(89.988mm,26.924mm) on Top Layer And Track (87.428mm,26.114mm)(90.848mm,26.114mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R72-1(89.988mm,26.924mm) on Top Layer And Track (87.428mm,27.734mm)(90.848mm,27.734mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R72-1(89.988mm,26.924mm) on Top Layer And Track (90.848mm,26.114mm)(90.848mm,27.734mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R75-2(124.864mm,26.924mm) on Top Layer And Text "U11" (123.872mm,26.492mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R75-2(124.864mm,26.924mm) on Top Layer And Track (124.004mm,26.114mm)(124.004mm,27.734mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R75-2(124.864mm,26.924mm) on Top Layer And Track (124.004mm,26.114mm)(127.424mm,26.114mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R75-2(124.864mm,26.924mm) on Top Layer And Track (124.004mm,27.734mm)(127.424mm,27.734mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R76-1(87.821mm,9.942mm) on Top Layer And Track (87.011mm,10.802mm)(88.631mm,10.802mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R76-1(87.821mm,9.942mm) on Top Layer And Track (87.011mm,7.382mm)(87.011mm,10.802mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R76-1(87.821mm,9.942mm) on Top Layer And Track (88.631mm,7.382mm)(88.631mm,10.802mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R79-1(163.234mm,7.239mm) on Top Layer And Track (162.374mm,6.429mm)(162.374mm,8.049mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R79-1(163.234mm,7.239mm) on Top Layer And Track (162.374mm,6.429mm)(165.794mm,6.429mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R79-1(163.234mm,7.239mm) on Top Layer And Track (162.374mm,8.049mm)(165.794mm,8.049mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R81-2(90.453mm,16.002mm) on Top Layer And Track (87.893mm,15.192mm)(91.313mm,15.192mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R81-2(90.453mm,16.002mm) on Top Layer And Track (87.893mm,16.812mm)(91.313mm,16.812mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R81-2(90.453mm,16.002mm) on Top Layer And Track (91.313mm,15.192mm)(91.313mm,16.812mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R8-2(134.718mm,89.711mm) on Top Layer And Track (133.908mm,87.151mm)(133.908mm,90.571mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R8-2(134.718mm,89.711mm) on Top Layer And Track (133.908mm,90.571mm)(135.528mm,90.571mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R8-2(134.718mm,89.711mm) on Top Layer And Track (135.528mm,87.151mm)(135.528mm,90.571mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R85-2(97.432mm,26.924mm) on Top Layer And Text "U15" (96.516mm,26.492mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R85-2(97.432mm,26.924mm) on Top Layer And Track (96.572mm,26.114mm)(96.572mm,27.734mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R85-2(97.432mm,26.924mm) on Top Layer And Track (96.572mm,26.114mm)(99.992mm,26.114mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R85-2(97.432mm,26.924mm) on Top Layer And Track (96.572mm,27.734mm)(99.992mm,27.734mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R86-1(24.313mm,9.942mm) on Top Layer And Track (23.503mm,10.802mm)(25.123mm,10.802mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R86-1(24.313mm,9.942mm) on Top Layer And Track (23.503mm,7.382mm)(23.503mm,10.802mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R86-1(24.313mm,9.942mm) on Top Layer And Track (25.123mm,7.382mm)(25.123mm,10.802mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.041mm < 0.254mm) Between Pad R89-1(135.708mm,27.051mm) on Top Layer And Text "U17" (132.99mm,26.492mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.041mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R89-1(135.708mm,27.051mm) on Top Layer And Track (133.148mm,26.241mm)(136.568mm,26.241mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R89-1(135.708mm,27.051mm) on Top Layer And Track (133.148mm,27.861mm)(136.568mm,27.861mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R89-1(135.708mm,27.051mm) on Top Layer And Track (136.568mm,26.241mm)(136.568mm,27.861mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R89-2(134.008mm,27.051mm) on Top Layer And Text "U17" (132.99mm,26.492mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R89-2(134.008mm,27.051mm) on Top Layer And Track (133.148mm,26.241mm)(133.148mm,27.861mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R89-2(134.008mm,27.051mm) on Top Layer And Track (133.148mm,26.241mm)(136.568mm,26.241mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R89-2(134.008mm,27.051mm) on Top Layer And Track (133.148mm,27.861mm)(136.568mm,27.861mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R90-2(60.603mm,8.242mm) on Top Layer And Track (59.793mm,7.382mm)(59.793mm,10.802mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R90-2(60.603mm,8.242mm) on Top Layer And Track (59.793mm,7.382mm)(61.413mm,7.382mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R90-2(60.603mm,8.242mm) on Top Layer And Track (61.413mm,7.382mm)(61.413mm,10.802mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R9-1(64.127mm,87.757mm) on Top Layer And Track (63.317mm,86.897mm)(63.317mm,90.317mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R9-1(64.127mm,87.757mm) on Top Layer And Track (63.317mm,86.897mm)(64.937mm,86.897mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R9-1(64.127mm,87.757mm) on Top Layer And Track (64.937mm,86.897mm)(64.937mm,90.317mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R91-1(133.183mm,9.942mm) on Top Layer And Track (132.373mm,10.802mm)(133.993mm,10.802mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R91-1(133.183mm,9.942mm) on Top Layer And Track (132.373mm,7.382mm)(132.373mm,10.802mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R91-1(133.183mm,9.942mm) on Top Layer And Track (133.993mm,7.382mm)(133.993mm,10.802mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R93-2(99.612mm,16.002mm) on Top Layer And Track (100.472mm,15.192mm)(100.472mm,16.812mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R93-2(99.612mm,16.002mm) on Top Layer And Track (97.052mm,15.192mm)(100.472mm,15.192mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R93-2(99.612mm,16.002mm) on Top Layer And Track (97.052mm,16.812mm)(100.472mm,16.812mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Pad R94-2(62.974mm,16.002mm) on Top Layer And Text "C20" (60.118mm,15.443mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R94-2(62.974mm,16.002mm) on Top Layer And Track (60.414mm,15.192mm)(63.834mm,15.192mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R94-2(62.974mm,16.002mm) on Top Layer And Track (60.414mm,16.812mm)(63.834mm,16.812mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R94-2(62.974mm,16.002mm) on Top Layer And Track (63.834mm,15.192mm)(63.834mm,16.812mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R95-1(134.55mm,16.002mm) on Top Layer And Text "C21" (133.143mm,15.443mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R95-1(134.55mm,16.002mm) on Top Layer And Track (133.69mm,15.192mm)(133.69mm,16.812mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R95-1(134.55mm,16.002mm) on Top Layer And Track (133.69mm,15.192mm)(137.11mm,15.192mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R95-1(134.55mm,16.002mm) on Top Layer And Track (133.69mm,16.812mm)(137.11mm,16.812mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.016mm < 0.254mm) Between Pad R96-1(35.378mm,26.924mm) on Top Layer And Text "U18" (32.686mm,26.492mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.016mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R96-1(35.378mm,26.924mm) on Top Layer And Track (32.818mm,26.114mm)(36.238mm,26.114mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R96-1(35.378mm,26.924mm) on Top Layer And Track (32.818mm,27.734mm)(36.238mm,27.734mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R96-1(35.378mm,26.924mm) on Top Layer And Track (36.238mm,26.114mm)(36.238mm,27.734mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R99-2(33.386mm,8.242mm) on Top Layer And Track (32.576mm,7.382mm)(32.576mm,10.802mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R99-2(33.386mm,8.242mm) on Top Layer And Track (32.576mm,7.382mm)(34.196mm,7.382mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R99-2(33.386mm,8.242mm) on Top Layer And Track (34.196mm,7.382mm)(34.196mm,10.802mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U11-1(125.145mm,18.268mm) on Top Layer And Text "R83" (124.43mm,17.831mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U15-1(97.794mm,18.268mm) on Top Layer And Text "R93" (96.948mm,17.831mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U17-1(134.262mm,18.268mm) on Top Layer And Text "R95" (133.574mm,17.831mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.192mm < 0.254mm) Between Pad U20-2(72.983mm,18.268mm) on Top Layer And Text "R106" (69.465mm,17.831mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.192mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U21-1(143.379mm,18.268mm) on Top Layer And Text "R107" (142.744mm,17.831mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Pad U2-15(54.481mm,64.346mm) on Top Layer And Track (55.806mm,59.266mm)(55.806mm,71.839mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Pad U2-16(54.481mm,63.076mm) on Top Layer And Track (55.806mm,59.266mm)(55.806mm,71.839mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Pad U2-17(54.481mm,61.806mm) on Top Layer And Track (55.806mm,59.266mm)(55.806mm,71.839mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.209mm < 0.254mm) Between Pad U2-3(63.831mm,63.076mm) on Top Layer And Track (62.506mm,59.266mm)(62.506mm,71.839mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.209mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.209mm < 0.254mm) Between Pad U2-4(63.831mm,64.346mm) on Top Layer And Track (62.506mm,59.266mm)(62.506mm,71.839mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.209mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.209mm < 0.254mm) Between Pad U2-5(63.831mm,65.616mm) on Top Layer And Track (62.506mm,59.266mm)(62.506mm,71.839mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.209mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Pad U3-1(131.845mm,67.156mm) on Top Layer And Track (133.17mm,55.853mm)(133.17mm,68.426mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.209mm < 0.254mm) Between Pad U3-10(141.195mm,56.996mm) on Top Layer And Track (139.87mm,55.853mm)(139.87mm,68.426mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.209mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.209mm < 0.254mm) Between Pad U3-11(141.195mm,58.266mm) on Top Layer And Track (139.87mm,55.853mm)(139.87mm,68.426mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.209mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.209mm < 0.254mm) Between Pad U3-17(141.195mm,65.886mm) on Top Layer And Track (139.87mm,55.853mm)(139.87mm,68.426mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.209mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.209mm < 0.254mm) Between Pad U3-18(141.195mm,67.156mm) on Top Layer And Track (139.87mm,55.853mm)(139.87mm,68.426mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.209mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Pad U3-2(131.845mm,65.886mm) on Top Layer And Track (133.17mm,55.853mm)(133.17mm,68.426mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Pad U3-3(131.845mm,64.616mm) on Top Layer And Track (133.17mm,55.853mm)(133.17mm,68.426mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Pad U3-9(131.845mm,56.996mm) on Top Layer And Track (133.17mm,55.853mm)(133.17mm,68.426mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U7-1(116.028mm,18.268mm) on Top Layer And Text "R70" (115.261mm,17.831mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U8-1(15.74mm,18.268mm) on Top Layer And Text "R80" (14.499mm,17.831mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U9-1(88.677mm,18.268mm) on Top Layer And Text "R81" (87.778mm,17.831mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
Rule Violations :500

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 500
Time Elapsed        : 00:00:01