// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "08/17/2025 19:23:56"

// 
// Device: Altera EPM240T100C5 Package TQFP100
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module LAB3__VENDING_MACHINE (
	clk,
	rst,
	btn,
	sw,
	collected,
	hex_credit,
	hex_change,
	led);
input 	clk;
input 	rst;
input 	[3:0] btn;
input 	[1:0] sw;
input 	collected;
output 	[6:0] hex_credit;
output 	[6:0] hex_change;
output 	[7:0] led;

// Design Ports Information


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("LAB3__VENDING_MACHINE_v.sdo");
// synopsys translate_on

wire \vm_inst|prev_coin~regout ;
wire \clk~combout ;
wire \rst~combout ;
wire \vm_inst|credit[2]~1_combout ;
wire \vm_inst|LessThan1~0_combout ;
wire \vm_inst|LessThan1~1_combout ;
wire \vm_inst|LessThan1~2_combout ;
wire \vm_inst|LessThan1~3_combout ;
wire \vm_inst|credit[2]~0_combout ;
wire \vm_inst|always1~0 ;
wire \vm_inst|credit[2]~2_combout ;
wire \vm_inst|Add0~0_combout ;
wire \vm_inst|next_state.DISP~2_combout ;
wire \vm_inst|state.DISP~regout ;
wire \vm_inst|Selector36~0_combout ;
wire \~GND~combout ;
wire \vm_inst|m_count[14]~52_combout ;
wire \vm_inst|m_count[14]~53_combout ;
wire \vm_inst|m_count[0]~1 ;
wire \vm_inst|m_count[0]~1COUT1_55 ;
wire \vm_inst|m_count[1]~3 ;
wire \vm_inst|m_count[1]~3COUT1_56 ;
wire \vm_inst|m_count[2]~5 ;
wire \vm_inst|m_count[3]~7 ;
wire \vm_inst|m_count[3]~7COUT1_57 ;
wire \vm_inst|m_count[4]~9 ;
wire \vm_inst|m_count[4]~9COUT1_58 ;
wire \vm_inst|m_count[5]~11 ;
wire \vm_inst|m_count[5]~11COUT1_59 ;
wire \vm_inst|m_count[6]~13 ;
wire \vm_inst|m_count[6]~13COUT1_60 ;
wire \vm_inst|m_count[7]~15 ;
wire \vm_inst|m_count[8]~17 ;
wire \vm_inst|m_count[8]~17COUT1_61 ;
wire \vm_inst|m_count[9]~19 ;
wire \vm_inst|m_count[9]~19COUT1_62 ;
wire \vm_inst|m_count[10]~21 ;
wire \vm_inst|m_count[10]~21COUT1_63 ;
wire \vm_inst|m_count[11]~23 ;
wire \vm_inst|m_count[11]~23COUT1_64 ;
wire \vm_inst|m_count[12]~25 ;
wire \vm_inst|m_count[13]~27 ;
wire \vm_inst|m_count[13]~27COUT1_65 ;
wire \vm_inst|m_count[14]~29 ;
wire \vm_inst|m_count[14]~29COUT1_66 ;
wire \vm_inst|LessThan2~4_combout ;
wire \vm_inst|LessThan2~3_combout ;
wire \vm_inst|m_count[15]~31 ;
wire \vm_inst|m_count[15]~31COUT1_67 ;
wire \vm_inst|m_count[16]~33 ;
wire \vm_inst|m_count[16]~33COUT1_68 ;
wire \vm_inst|m_count[17]~35 ;
wire \vm_inst|m_count[18]~37 ;
wire \vm_inst|m_count[18]~37COUT1_69 ;
wire \vm_inst|m_count[19]~39 ;
wire \vm_inst|m_count[19]~39COUT1_70 ;
wire \vm_inst|m_count[20]~41 ;
wire \vm_inst|m_count[20]~41COUT1_71 ;
wire \vm_inst|m_count[21]~43 ;
wire \vm_inst|m_count[21]~43COUT1_72 ;
wire \vm_inst|m_count[22]~45 ;
wire \vm_inst|m_count[23]~47 ;
wire \vm_inst|m_count[23]~47COUT1_73 ;
wire \vm_inst|m_count[24]~49 ;
wire \vm_inst|m_count[24]~49COUT1_74 ;
wire \vm_inst|LessThan2~6_combout ;
wire \vm_inst|LessThan2~5_combout ;
wire \vm_inst|LessThan2~7_combout ;
wire \vm_inst|LessThan2~0_combout ;
wire \vm_inst|LessThan2~1_combout ;
wire \vm_inst|LessThan2~2_combout ;
wire \vm_inst|LessThan2~8_combout ;
wire \vm_inst|Selector5~0_combout ;
wire \vm_inst|m_active~regout ;
wire \vm_inst|state.PICK~regout ;
wire \vm_inst|Selector37~0_combout ;
wire \collected~combout ;
wire \vm_inst|Selector36~1_combout ;
wire \vm_inst|Selector36~2_combout ;
wire \vm_inst|await_collect~regout ;
wire \vm_inst|always2~0_combout ;
wire \vm_inst|state.IDLE~regout ;
wire \vm_inst|change[3]~2_combout ;
wire \vm_inst|state.COINS~regout ;
wire \vm_inst|u_credit|WideOr6~0_combout ;
wire \vm_inst|u_credit|WideOr5~0_combout ;
wire \vm_inst|u_credit|WideOr4~0_combout ;
wire \vm_inst|u_credit|WideOr3~0_combout ;
wire \vm_inst|u_credit|WideOr2~0_combout ;
wire \vm_inst|u_credit|WideOr1~0_combout ;
wire \vm_inst|u_credit|WideOr0~0_combout ;
wire \vm_inst|Add1~2 ;
wire \vm_inst|Add1~2COUT1_21 ;
wire \vm_inst|Add1~5_combout ;
wire \vm_inst|change[3]~0_combout ;
wire \vm_inst|change[3]~1_combout ;
wire \vm_inst|price~0_combout ;
wire \vm_inst|Add1~7 ;
wire \vm_inst|Add1~7COUT1_22 ;
wire \vm_inst|Add1~10_combout ;
wire \vm_inst|Decoder0~0_combout ;
wire \vm_inst|Add1~12 ;
wire \vm_inst|Add1~12COUT1_23 ;
wire \vm_inst|Add1~15_combout ;
wire \vm_inst|Add1~0_combout ;
wire \vm_inst|u_change|WideOr6~0_combout ;
wire \vm_inst|u_change|WideOr5~0_combout ;
wire \vm_inst|u_change|WideOr4~0_combout ;
wire \vm_inst|u_change|WideOr3~0_combout ;
wire \vm_inst|u_change|WideOr2~0_combout ;
wire \vm_inst|u_change|WideOr1~0_combout ;
wire \vm_inst|u_change|WideOr0~0_combout ;
wire \vm_inst|led_state~2_combout ;
wire \vm_inst|led_motor~0_combout ;
wire \vm_inst|Selector39~0_combout ;
wire \vm_inst|led_motor~regout ;
wire [3:0] \vm_inst|credit ;
wire [3:0] \vm_inst|change ;
wire [3:0] btn_reg;
wire [1:0] \sw~combout ;
wire [3:0] \btn~combout ;
wire [25:0] \vm_inst|m_count ;


// Location: PIN_14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \clk~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\clk~combout ),
	.padio(clk));
// synopsys translate_off
defparam \clk~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_86,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \btn[3]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\btn~combout [3]),
	.padio(btn[3]));
// synopsys translate_off
defparam \btn[3]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \rst~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\rst~combout ),
	.padio(rst));
// synopsys translate_off
defparam \rst~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X5_Y3_N4
maxii_lcell \btn_reg[3] (
// Equation(s):
// btn_reg[3] = DFFEAS((((!\btn~combout [3]))), GLOBAL(\clk~combout ), !GLOBAL(\rst~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\btn~combout [3]),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(btn_reg[3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \btn_reg[3] .lut_mask = "00ff";
defparam \btn_reg[3] .operation_mode = "normal";
defparam \btn_reg[3] .output_mode = "reg_only";
defparam \btn_reg[3] .register_cascade_mode = "off";
defparam \btn_reg[3] .sum_lutc_input = "datac";
defparam \btn_reg[3] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \btn[1]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\btn~combout [1]),
	.padio(btn[1]));
// synopsys translate_off
defparam \btn[1]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X2_Y3_N2
maxii_lcell \btn_reg[1] (
// Equation(s):
// btn_reg[1] = DFFEAS((((!\btn~combout [1]))), GLOBAL(\clk~combout ), !GLOBAL(\rst~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\btn~combout [1]),
	.datad(vcc),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(btn_reg[1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \btn_reg[1] .lut_mask = "0f0f";
defparam \btn_reg[1] .operation_mode = "normal";
defparam \btn_reg[1] .output_mode = "reg_only";
defparam \btn_reg[1] .register_cascade_mode = "off";
defparam \btn_reg[1] .sum_lutc_input = "datac";
defparam \btn_reg[1] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_87,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \btn[2]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\btn~combout [2]),
	.padio(btn[2]));
// synopsys translate_off
defparam \btn[2]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X5_Y3_N1
maxii_lcell \btn_reg[2] (
// Equation(s):
// btn_reg[2] = DFFEAS((((!\btn~combout [2]))), GLOBAL(\clk~combout ), !GLOBAL(\rst~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\btn~combout [2]),
	.datad(vcc),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(btn_reg[2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \btn_reg[2] .lut_mask = "0f0f";
defparam \btn_reg[2] .operation_mode = "normal";
defparam \btn_reg[2] .output_mode = "reg_only";
defparam \btn_reg[2] .register_cascade_mode = "off";
defparam \btn_reg[2] .sum_lutc_input = "datac";
defparam \btn_reg[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y3_N5
maxii_lcell \vm_inst|credit[2]~1 (
// Equation(s):
// \vm_inst|credit[2]~1_combout  = (\vm_inst|state.COINS~regout  & (((!btn_reg[2]))))

	.clk(gnd),
	.dataa(\vm_inst|state.COINS~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(btn_reg[2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\vm_inst|credit[2]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \vm_inst|credit[2]~1 .lut_mask = "00aa";
defparam \vm_inst|credit[2]~1 .operation_mode = "normal";
defparam \vm_inst|credit[2]~1 .output_mode = "comb_only";
defparam \vm_inst|credit[2]~1 .register_cascade_mode = "off";
defparam \vm_inst|credit[2]~1 .sum_lutc_input = "datac";
defparam \vm_inst|credit[2]~1 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_83,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \sw[1]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\sw~combout [1]),
	.padio(sw[1]));
// synopsys translate_off
defparam \sw[1]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_82,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \sw[0]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\sw~combout [0]),
	.padio(sw[0]));
// synopsys translate_off
defparam \sw[0]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X6_Y4_N5
maxii_lcell \vm_inst|LessThan1~0 (
// Equation(s):
// \vm_inst|LessThan1~0_combout  = ((!\vm_inst|credit [2] & (!\vm_inst|credit [1] & !\vm_inst|credit [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\vm_inst|credit [2]),
	.datac(\vm_inst|credit [1]),
	.datad(\vm_inst|credit [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\vm_inst|LessThan1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \vm_inst|LessThan1~0 .lut_mask = "0003";
defparam \vm_inst|LessThan1~0 .operation_mode = "normal";
defparam \vm_inst|LessThan1~0 .output_mode = "comb_only";
defparam \vm_inst|LessThan1~0 .register_cascade_mode = "off";
defparam \vm_inst|LessThan1~0 .sum_lutc_input = "datac";
defparam \vm_inst|LessThan1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N6
maxii_lcell \vm_inst|LessThan1~1 (
// Equation(s):
// \vm_inst|LessThan1~1_combout  = (!\sw~combout [1] & (\sw~combout [0] & ((\vm_inst|LessThan1~0_combout ))))

	.clk(gnd),
	.dataa(\sw~combout [1]),
	.datab(\sw~combout [0]),
	.datac(vcc),
	.datad(\vm_inst|LessThan1~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\vm_inst|LessThan1~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \vm_inst|LessThan1~1 .lut_mask = "4400";
defparam \vm_inst|LessThan1~1 .operation_mode = "normal";
defparam \vm_inst|LessThan1~1 .output_mode = "comb_only";
defparam \vm_inst|LessThan1~1 .register_cascade_mode = "off";
defparam \vm_inst|LessThan1~1 .sum_lutc_input = "datac";
defparam \vm_inst|LessThan1~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N7
maxii_lcell \vm_inst|LessThan1~2 (
// Equation(s):
// \vm_inst|LessThan1~2_combout  = (((!\vm_inst|credit [1])) # (!\sw~combout [1]))

	.clk(gnd),
	.dataa(vcc),
	.datab(\sw~combout [1]),
	.datac(\vm_inst|credit [1]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\vm_inst|LessThan1~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \vm_inst|LessThan1~2 .lut_mask = "3f3f";
defparam \vm_inst|LessThan1~2 .operation_mode = "normal";
defparam \vm_inst|LessThan1~2 .output_mode = "comb_only";
defparam \vm_inst|LessThan1~2 .register_cascade_mode = "off";
defparam \vm_inst|LessThan1~2 .sum_lutc_input = "datac";
defparam \vm_inst|LessThan1~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N8
maxii_lcell \vm_inst|LessThan1~3 (
// Equation(s):
// \vm_inst|LessThan1~3_combout  = (\sw~combout [0] & (((\vm_inst|LessThan1~2_combout ) # (!\vm_inst|credit [2])) # (!\vm_inst|credit [0]))) # (!\sw~combout [0] & (((!\vm_inst|credit [2] & \vm_inst|LessThan1~2_combout ))))

	.clk(gnd),
	.dataa(\sw~combout [0]),
	.datab(\vm_inst|credit [0]),
	.datac(\vm_inst|credit [2]),
	.datad(\vm_inst|LessThan1~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\vm_inst|LessThan1~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \vm_inst|LessThan1~3 .lut_mask = "af2a";
defparam \vm_inst|LessThan1~3 .operation_mode = "normal";
defparam \vm_inst|LessThan1~3 .output_mode = "comb_only";
defparam \vm_inst|LessThan1~3 .register_cascade_mode = "off";
defparam \vm_inst|LessThan1~3 .sum_lutc_input = "datac";
defparam \vm_inst|LessThan1~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N1
maxii_lcell \vm_inst|credit[2]~0 (
// Equation(s):
// \vm_inst|credit[2]~0_combout  = (\vm_inst|state.DISP~regout  & ((\vm_inst|LessThan1~1_combout ) # ((!\vm_inst|credit [3] & \vm_inst|LessThan1~3_combout ))))

	.clk(gnd),
	.dataa(\vm_inst|state.DISP~regout ),
	.datab(\vm_inst|credit [3]),
	.datac(\vm_inst|LessThan1~1_combout ),
	.datad(\vm_inst|LessThan1~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\vm_inst|credit[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \vm_inst|credit[2]~0 .lut_mask = "a2a0";
defparam \vm_inst|credit[2]~0 .operation_mode = "normal";
defparam \vm_inst|credit[2]~0 .output_mode = "comb_only";
defparam \vm_inst|credit[2]~0 .register_cascade_mode = "off";
defparam \vm_inst|credit[2]~0 .sum_lutc_input = "datac";
defparam \vm_inst|credit[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_73,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \btn[0]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\btn~combout [0]),
	.padio(btn[0]));
// synopsys translate_off
defparam \btn[0]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X7_Y4_N5
maxii_lcell \btn_reg[0] (
// Equation(s):
// btn_reg[0] = DFFEAS((((!\btn~combout [0]))), GLOBAL(\clk~combout ), !GLOBAL(\rst~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\btn~combout [0]),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(btn_reg[0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \btn_reg[0] .lut_mask = "00ff";
defparam \btn_reg[0] .operation_mode = "normal";
defparam \btn_reg[0] .output_mode = "reg_only";
defparam \btn_reg[0] .register_cascade_mode = "off";
defparam \btn_reg[0] .sum_lutc_input = "datac";
defparam \btn_reg[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N7
maxii_lcell \vm_inst|prev_coin (
// Equation(s):
// \vm_inst|always1~0  = ((B1_prev_coin) # ((\vm_inst|credit [3] & !\vm_inst|LessThan1~0_combout ))) # (!btn_reg[0])

	.clk(\clk~combout ),
	.dataa(btn_reg[0]),
	.datab(\vm_inst|credit [3]),
	.datac(btn_reg[0]),
	.datad(\vm_inst|LessThan1~0_combout ),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\vm_inst|always1~0 ),
	.regout(\vm_inst|prev_coin~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \vm_inst|prev_coin .lut_mask = "f5fd";
defparam \vm_inst|prev_coin .operation_mode = "normal";
defparam \vm_inst|prev_coin .output_mode = "comb_only";
defparam \vm_inst|prev_coin .register_cascade_mode = "off";
defparam \vm_inst|prev_coin .sum_lutc_input = "qfbk";
defparam \vm_inst|prev_coin .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y4_N3
maxii_lcell \vm_inst|credit[2]~2 (
// Equation(s):
// \vm_inst|credit[2]~2_combout  = (!\vm_inst|state.PICK~regout  & (!\vm_inst|credit[2]~0_combout  & ((!\vm_inst|always1~0 ) # (!\vm_inst|credit[2]~1_combout ))))

	.clk(gnd),
	.dataa(\vm_inst|credit[2]~1_combout ),
	.datab(\vm_inst|state.PICK~regout ),
	.datac(\vm_inst|credit[2]~0_combout ),
	.datad(\vm_inst|always1~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\vm_inst|credit[2]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \vm_inst|credit[2]~2 .lut_mask = "0103";
defparam \vm_inst|credit[2]~2 .operation_mode = "normal";
defparam \vm_inst|credit[2]~2 .output_mode = "comb_only";
defparam \vm_inst|credit[2]~2 .register_cascade_mode = "off";
defparam \vm_inst|credit[2]~2 .sum_lutc_input = "datac";
defparam \vm_inst|credit[2]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N4
maxii_lcell \vm_inst|credit[1] (
// Equation(s):
// \vm_inst|credit [1] = DFFEAS((\vm_inst|state.COINS~regout  & (!btn_reg[2] & (\vm_inst|credit [1] $ (\vm_inst|credit [0])))), GLOBAL(\clk~combout ), !GLOBAL(\rst~combout ), , \vm_inst|credit[2]~2_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\vm_inst|credit [1]),
	.datab(\vm_inst|credit [0]),
	.datac(\vm_inst|state.COINS~regout ),
	.datad(btn_reg[2]),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vm_inst|credit[2]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\vm_inst|credit [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \vm_inst|credit[1] .lut_mask = "0060";
defparam \vm_inst|credit[1] .operation_mode = "normal";
defparam \vm_inst|credit[1] .output_mode = "reg_only";
defparam \vm_inst|credit[1] .register_cascade_mode = "off";
defparam \vm_inst|credit[1] .sum_lutc_input = "datac";
defparam \vm_inst|credit[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N0
maxii_lcell \vm_inst|credit[2] (
// Equation(s):
// \vm_inst|credit [2] = DFFEAS((\vm_inst|credit[2]~1_combout  & (\vm_inst|credit [2] $ (((\vm_inst|credit [0] & \vm_inst|credit [1]))))), GLOBAL(\clk~combout ), !GLOBAL(\rst~combout ), , \vm_inst|credit[2]~2_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\vm_inst|credit [2]),
	.datab(\vm_inst|credit [0]),
	.datac(\vm_inst|credit[2]~1_combout ),
	.datad(\vm_inst|credit [1]),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vm_inst|credit[2]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\vm_inst|credit [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \vm_inst|credit[2] .lut_mask = "60a0";
defparam \vm_inst|credit[2] .operation_mode = "normal";
defparam \vm_inst|credit[2] .output_mode = "reg_only";
defparam \vm_inst|credit[2] .register_cascade_mode = "off";
defparam \vm_inst|credit[2] .sum_lutc_input = "datac";
defparam \vm_inst|credit[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y3_N7
maxii_lcell \vm_inst|Add0~0 (
// Equation(s):
// \vm_inst|Add0~0_combout  = ((\vm_inst|credit [2] & (\vm_inst|credit [0] & \vm_inst|credit [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\vm_inst|credit [2]),
	.datac(\vm_inst|credit [0]),
	.datad(\vm_inst|credit [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\vm_inst|Add0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \vm_inst|Add0~0 .lut_mask = "c000";
defparam \vm_inst|Add0~0 .operation_mode = "normal";
defparam \vm_inst|Add0~0 .output_mode = "comb_only";
defparam \vm_inst|Add0~0 .register_cascade_mode = "off";
defparam \vm_inst|Add0~0 .sum_lutc_input = "datac";
defparam \vm_inst|Add0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N1
maxii_lcell \vm_inst|credit[3] (
// Equation(s):
// \vm_inst|credit [3] = DFFEAS((\vm_inst|credit[2]~2_combout  & (\vm_inst|credit[2]~1_combout  & (\vm_inst|Add0~0_combout  $ (\vm_inst|credit [3])))) # (!\vm_inst|credit[2]~2_combout  & (((\vm_inst|credit [3])))), GLOBAL(\clk~combout ), !GLOBAL(\rst~combout 
// ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\vm_inst|Add0~0_combout ),
	.datab(\vm_inst|credit [3]),
	.datac(\vm_inst|credit[2]~1_combout ),
	.datad(\vm_inst|credit[2]~2_combout ),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\vm_inst|credit [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \vm_inst|credit[3] .lut_mask = "60cc";
defparam \vm_inst|credit[3] .operation_mode = "normal";
defparam \vm_inst|credit[3] .output_mode = "reg_only";
defparam \vm_inst|credit[3] .register_cascade_mode = "off";
defparam \vm_inst|credit[3] .sum_lutc_input = "datac";
defparam \vm_inst|credit[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y3_N2
maxii_lcell \vm_inst|next_state.DISP~2 (
// Equation(s):
// \vm_inst|next_state.DISP~2_combout  = (btn_reg[1] & (!\vm_inst|LessThan1~1_combout  & ((\vm_inst|credit [3]) # (!\vm_inst|LessThan1~3_combout ))))

	.clk(gnd),
	.dataa(btn_reg[1]),
	.datab(\vm_inst|credit [3]),
	.datac(\vm_inst|LessThan1~3_combout ),
	.datad(\vm_inst|LessThan1~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\vm_inst|next_state.DISP~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \vm_inst|next_state.DISP~2 .lut_mask = "008a";
defparam \vm_inst|next_state.DISP~2 .operation_mode = "normal";
defparam \vm_inst|next_state.DISP~2 .output_mode = "comb_only";
defparam \vm_inst|next_state.DISP~2 .register_cascade_mode = "off";
defparam \vm_inst|next_state.DISP~2 .sum_lutc_input = "datac";
defparam \vm_inst|next_state.DISP~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y3_N7
maxii_lcell \vm_inst|state.DISP (
// Equation(s):
// \vm_inst|state.DISP~regout  = DFFEAS((\vm_inst|state.COINS~regout  & (\vm_inst|next_state.DISP~2_combout  & ((!btn_reg[2])))), GLOBAL(\clk~combout ), !GLOBAL(\rst~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\vm_inst|state.COINS~regout ),
	.datab(\vm_inst|next_state.DISP~2_combout ),
	.datac(vcc),
	.datad(btn_reg[2]),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\vm_inst|state.DISP~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \vm_inst|state.DISP .lut_mask = "0088";
defparam \vm_inst|state.DISP .operation_mode = "normal";
defparam \vm_inst|state.DISP .output_mode = "reg_only";
defparam \vm_inst|state.DISP .register_cascade_mode = "off";
defparam \vm_inst|state.DISP .sum_lutc_input = "datac";
defparam \vm_inst|state.DISP .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N9
maxii_lcell \vm_inst|Selector36~0 (
// Equation(s):
// \vm_inst|Selector36~0_combout  = (\vm_inst|state.DISP~regout  & (!\vm_inst|LessThan1~1_combout  & ((\vm_inst|credit [3]) # (!\vm_inst|LessThan1~3_combout ))))

	.clk(gnd),
	.dataa(\vm_inst|state.DISP~regout ),
	.datab(\vm_inst|credit [3]),
	.datac(\vm_inst|LessThan1~1_combout ),
	.datad(\vm_inst|LessThan1~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\vm_inst|Selector36~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \vm_inst|Selector36~0 .lut_mask = "080a";
defparam \vm_inst|Selector36~0 .operation_mode = "normal";
defparam \vm_inst|Selector36~0 .output_mode = "comb_only";
defparam \vm_inst|Selector36~0 .register_cascade_mode = "off";
defparam \vm_inst|Selector36~0 .sum_lutc_input = "datac";
defparam \vm_inst|Selector36~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N4
maxii_lcell \~GND (
// Equation(s):
// \~GND~combout  = GND

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\~GND~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \~GND .lut_mask = "0000";
defparam \~GND .operation_mode = "normal";
defparam \~GND .output_mode = "comb_only";
defparam \~GND .register_cascade_mode = "off";
defparam \~GND .sum_lutc_input = "datac";
defparam \~GND .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N0
maxii_lcell \vm_inst|m_count[14]~52 (
// Equation(s):
// \vm_inst|m_count[14]~52_combout  = (((\vm_inst|state.COINS~regout ) # (\vm_inst|credit[2]~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\vm_inst|state.COINS~regout ),
	.datad(\vm_inst|credit[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\vm_inst|m_count[14]~52_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \vm_inst|m_count[14]~52 .lut_mask = "fff0";
defparam \vm_inst|m_count[14]~52 .operation_mode = "normal";
defparam \vm_inst|m_count[14]~52 .output_mode = "comb_only";
defparam \vm_inst|m_count[14]~52 .register_cascade_mode = "off";
defparam \vm_inst|m_count[14]~52 .sum_lutc_input = "datac";
defparam \vm_inst|m_count[14]~52 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N6
maxii_lcell \vm_inst|m_count[14]~53 (
// Equation(s):
// \vm_inst|m_count[14]~53_combout  = (!\vm_inst|m_count[14]~52_combout  & (((\vm_inst|m_active~regout  & \vm_inst|LessThan2~8_combout )) # (!\vm_inst|state.PICK~regout )))

	.clk(gnd),
	.dataa(\vm_inst|m_active~regout ),
	.datab(\vm_inst|state.PICK~regout ),
	.datac(\vm_inst|m_count[14]~52_combout ),
	.datad(\vm_inst|LessThan2~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\vm_inst|m_count[14]~53_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \vm_inst|m_count[14]~53 .lut_mask = "0b03";
defparam \vm_inst|m_count[14]~53 .operation_mode = "normal";
defparam \vm_inst|m_count[14]~53 .output_mode = "comb_only";
defparam \vm_inst|m_count[14]~53 .register_cascade_mode = "off";
defparam \vm_inst|m_count[14]~53 .sum_lutc_input = "datac";
defparam \vm_inst|m_count[14]~53 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N2
maxii_lcell \vm_inst|m_count[0] (
// Equation(s):
// \vm_inst|m_count [0] = DFFEAS((!\vm_inst|m_count [0]), GLOBAL(\clk~combout ), !GLOBAL(\rst~combout ), , \vm_inst|m_count[14]~53_combout , \~GND~combout , , , !\vm_inst|state.PICK~regout )
// \vm_inst|m_count[0]~1  = CARRY((\vm_inst|m_count [0]))
// \vm_inst|m_count[0]~1COUT1_55  = CARRY((\vm_inst|m_count [0]))

	.clk(\clk~combout ),
	.dataa(\vm_inst|m_count [0]),
	.datab(vcc),
	.datac(\~GND~combout ),
	.datad(vcc),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\vm_inst|state.PICK~regout ),
	.ena(\vm_inst|m_count[14]~53_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\vm_inst|m_count [0]),
	.cout(),
	.cout0(\vm_inst|m_count[0]~1 ),
	.cout1(\vm_inst|m_count[0]~1COUT1_55 ));
// synopsys translate_off
defparam \vm_inst|m_count[0] .lut_mask = "55aa";
defparam \vm_inst|m_count[0] .operation_mode = "arithmetic";
defparam \vm_inst|m_count[0] .output_mode = "reg_only";
defparam \vm_inst|m_count[0] .register_cascade_mode = "off";
defparam \vm_inst|m_count[0] .sum_lutc_input = "datac";
defparam \vm_inst|m_count[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y4_N3
maxii_lcell \vm_inst|m_count[1] (
// Equation(s):
// \vm_inst|m_count [1] = DFFEAS(\vm_inst|m_count [1] $ ((((!\vm_inst|m_count[0]~1 )))), GLOBAL(\clk~combout ), !GLOBAL(\rst~combout ), , \vm_inst|m_count[14]~53_combout , \vm_inst|state.DISP~regout , , , !\vm_inst|state.PICK~regout )
// \vm_inst|m_count[1]~3  = CARRY((!\vm_inst|m_count [1] & ((!\vm_inst|m_count[0]~1 ))))
// \vm_inst|m_count[1]~3COUT1_56  = CARRY((!\vm_inst|m_count [1] & ((!\vm_inst|m_count[0]~1COUT1_55 ))))

	.clk(\clk~combout ),
	.dataa(\vm_inst|m_count [1]),
	.datab(vcc),
	.datac(\vm_inst|state.DISP~regout ),
	.datad(vcc),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\vm_inst|state.PICK~regout ),
	.ena(\vm_inst|m_count[14]~53_combout ),
	.cin(gnd),
	.cin0(\vm_inst|m_count[0]~1 ),
	.cin1(\vm_inst|m_count[0]~1COUT1_55 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\vm_inst|m_count [1]),
	.cout(),
	.cout0(\vm_inst|m_count[1]~3 ),
	.cout1(\vm_inst|m_count[1]~3COUT1_56 ));
// synopsys translate_off
defparam \vm_inst|m_count[1] .cin0_used = "true";
defparam \vm_inst|m_count[1] .cin1_used = "true";
defparam \vm_inst|m_count[1] .lut_mask = "a505";
defparam \vm_inst|m_count[1] .operation_mode = "arithmetic";
defparam \vm_inst|m_count[1] .output_mode = "reg_only";
defparam \vm_inst|m_count[1] .register_cascade_mode = "off";
defparam \vm_inst|m_count[1] .sum_lutc_input = "cin";
defparam \vm_inst|m_count[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y4_N4
maxii_lcell \vm_inst|m_count[2] (
// Equation(s):
// \vm_inst|m_count [2] = DFFEAS(\vm_inst|m_count [2] $ ((((\vm_inst|m_count[1]~3 )))), GLOBAL(\clk~combout ), !GLOBAL(\rst~combout ), , \vm_inst|m_count[14]~53_combout , \~GND~combout , , , !\vm_inst|state.PICK~regout )
// \vm_inst|m_count[2]~5  = CARRY((\vm_inst|m_count [2]) # ((!\vm_inst|m_count[1]~3COUT1_56 )))

	.clk(\clk~combout ),
	.dataa(\vm_inst|m_count [2]),
	.datab(vcc),
	.datac(\~GND~combout ),
	.datad(vcc),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\vm_inst|state.PICK~regout ),
	.ena(\vm_inst|m_count[14]~53_combout ),
	.cin(gnd),
	.cin0(\vm_inst|m_count[1]~3 ),
	.cin1(\vm_inst|m_count[1]~3COUT1_56 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\vm_inst|m_count [2]),
	.cout(\vm_inst|m_count[2]~5 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \vm_inst|m_count[2] .cin0_used = "true";
defparam \vm_inst|m_count[2] .cin1_used = "true";
defparam \vm_inst|m_count[2] .lut_mask = "5aaf";
defparam \vm_inst|m_count[2] .operation_mode = "arithmetic";
defparam \vm_inst|m_count[2] .output_mode = "reg_only";
defparam \vm_inst|m_count[2] .register_cascade_mode = "off";
defparam \vm_inst|m_count[2] .sum_lutc_input = "cin";
defparam \vm_inst|m_count[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y4_N5
maxii_lcell \vm_inst|m_count[3] (
// Equation(s):
// \vm_inst|m_count [3] = DFFEAS(\vm_inst|m_count [3] $ ((((!\vm_inst|m_count[2]~5 )))), GLOBAL(\clk~combout ), !GLOBAL(\rst~combout ), , \vm_inst|m_count[14]~53_combout , \vm_inst|state.DISP~regout , , , !\vm_inst|state.PICK~regout )
// \vm_inst|m_count[3]~7  = CARRY((!\vm_inst|m_count [3] & ((!\vm_inst|m_count[2]~5 ))))
// \vm_inst|m_count[3]~7COUT1_57  = CARRY((!\vm_inst|m_count [3] & ((!\vm_inst|m_count[2]~5 ))))

	.clk(\clk~combout ),
	.dataa(\vm_inst|m_count [3]),
	.datab(vcc),
	.datac(\vm_inst|state.DISP~regout ),
	.datad(vcc),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\vm_inst|state.PICK~regout ),
	.ena(\vm_inst|m_count[14]~53_combout ),
	.cin(\vm_inst|m_count[2]~5 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\vm_inst|m_count [3]),
	.cout(),
	.cout0(\vm_inst|m_count[3]~7 ),
	.cout1(\vm_inst|m_count[3]~7COUT1_57 ));
// synopsys translate_off
defparam \vm_inst|m_count[3] .cin_used = "true";
defparam \vm_inst|m_count[3] .lut_mask = "a505";
defparam \vm_inst|m_count[3] .operation_mode = "arithmetic";
defparam \vm_inst|m_count[3] .output_mode = "reg_only";
defparam \vm_inst|m_count[3] .register_cascade_mode = "off";
defparam \vm_inst|m_count[3] .sum_lutc_input = "cin";
defparam \vm_inst|m_count[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y4_N6
maxii_lcell \vm_inst|m_count[4] (
// Equation(s):
// \vm_inst|m_count [4] = DFFEAS((\vm_inst|m_count [4] $ (((!\vm_inst|m_count[2]~5  & \vm_inst|m_count[3]~7 ) # (\vm_inst|m_count[2]~5  & \vm_inst|m_count[3]~7COUT1_57 )))), GLOBAL(\clk~combout ), !GLOBAL(\rst~combout ), , \vm_inst|m_count[14]~53_combout , 
// \~GND~combout , , , !\vm_inst|state.PICK~regout )
// \vm_inst|m_count[4]~9  = CARRY(((\vm_inst|m_count [4]) # (!\vm_inst|m_count[3]~7 )))
// \vm_inst|m_count[4]~9COUT1_58  = CARRY(((\vm_inst|m_count [4]) # (!\vm_inst|m_count[3]~7COUT1_57 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\vm_inst|m_count [4]),
	.datac(\~GND~combout ),
	.datad(vcc),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\vm_inst|state.PICK~regout ),
	.ena(\vm_inst|m_count[14]~53_combout ),
	.cin(\vm_inst|m_count[2]~5 ),
	.cin0(\vm_inst|m_count[3]~7 ),
	.cin1(\vm_inst|m_count[3]~7COUT1_57 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\vm_inst|m_count [4]),
	.cout(),
	.cout0(\vm_inst|m_count[4]~9 ),
	.cout1(\vm_inst|m_count[4]~9COUT1_58 ));
// synopsys translate_off
defparam \vm_inst|m_count[4] .cin0_used = "true";
defparam \vm_inst|m_count[4] .cin1_used = "true";
defparam \vm_inst|m_count[4] .cin_used = "true";
defparam \vm_inst|m_count[4] .lut_mask = "3ccf";
defparam \vm_inst|m_count[4] .operation_mode = "arithmetic";
defparam \vm_inst|m_count[4] .output_mode = "reg_only";
defparam \vm_inst|m_count[4] .register_cascade_mode = "off";
defparam \vm_inst|m_count[4] .sum_lutc_input = "cin";
defparam \vm_inst|m_count[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y4_N7
maxii_lcell \vm_inst|m_count[5] (
// Equation(s):
// \vm_inst|m_count [5] = DFFEAS((\vm_inst|m_count [5] $ ((!(!\vm_inst|m_count[2]~5  & \vm_inst|m_count[4]~9 ) # (\vm_inst|m_count[2]~5  & \vm_inst|m_count[4]~9COUT1_58 )))), GLOBAL(\clk~combout ), !GLOBAL(\rst~combout ), , \vm_inst|m_count[14]~53_combout , 
// \~GND~combout , , , !\vm_inst|state.PICK~regout )
// \vm_inst|m_count[5]~11  = CARRY(((!\vm_inst|m_count [5] & !\vm_inst|m_count[4]~9 )))
// \vm_inst|m_count[5]~11COUT1_59  = CARRY(((!\vm_inst|m_count [5] & !\vm_inst|m_count[4]~9COUT1_58 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\vm_inst|m_count [5]),
	.datac(\~GND~combout ),
	.datad(vcc),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\vm_inst|state.PICK~regout ),
	.ena(\vm_inst|m_count[14]~53_combout ),
	.cin(\vm_inst|m_count[2]~5 ),
	.cin0(\vm_inst|m_count[4]~9 ),
	.cin1(\vm_inst|m_count[4]~9COUT1_58 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\vm_inst|m_count [5]),
	.cout(),
	.cout0(\vm_inst|m_count[5]~11 ),
	.cout1(\vm_inst|m_count[5]~11COUT1_59 ));
// synopsys translate_off
defparam \vm_inst|m_count[5] .cin0_used = "true";
defparam \vm_inst|m_count[5] .cin1_used = "true";
defparam \vm_inst|m_count[5] .cin_used = "true";
defparam \vm_inst|m_count[5] .lut_mask = "c303";
defparam \vm_inst|m_count[5] .operation_mode = "arithmetic";
defparam \vm_inst|m_count[5] .output_mode = "reg_only";
defparam \vm_inst|m_count[5] .register_cascade_mode = "off";
defparam \vm_inst|m_count[5] .sum_lutc_input = "cin";
defparam \vm_inst|m_count[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y4_N8
maxii_lcell \vm_inst|m_count[6] (
// Equation(s):
// \vm_inst|m_count [6] = DFFEAS((\vm_inst|m_count [6] $ (((!\vm_inst|m_count[2]~5  & \vm_inst|m_count[5]~11 ) # (\vm_inst|m_count[2]~5  & \vm_inst|m_count[5]~11COUT1_59 )))), GLOBAL(\clk~combout ), !GLOBAL(\rst~combout ), , \vm_inst|m_count[14]~53_combout , 
// \~GND~combout , , , !\vm_inst|state.PICK~regout )
// \vm_inst|m_count[6]~13  = CARRY(((\vm_inst|m_count [6]) # (!\vm_inst|m_count[5]~11 )))
// \vm_inst|m_count[6]~13COUT1_60  = CARRY(((\vm_inst|m_count [6]) # (!\vm_inst|m_count[5]~11COUT1_59 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\vm_inst|m_count [6]),
	.datac(\~GND~combout ),
	.datad(vcc),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\vm_inst|state.PICK~regout ),
	.ena(\vm_inst|m_count[14]~53_combout ),
	.cin(\vm_inst|m_count[2]~5 ),
	.cin0(\vm_inst|m_count[5]~11 ),
	.cin1(\vm_inst|m_count[5]~11COUT1_59 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\vm_inst|m_count [6]),
	.cout(),
	.cout0(\vm_inst|m_count[6]~13 ),
	.cout1(\vm_inst|m_count[6]~13COUT1_60 ));
// synopsys translate_off
defparam \vm_inst|m_count[6] .cin0_used = "true";
defparam \vm_inst|m_count[6] .cin1_used = "true";
defparam \vm_inst|m_count[6] .cin_used = "true";
defparam \vm_inst|m_count[6] .lut_mask = "3ccf";
defparam \vm_inst|m_count[6] .operation_mode = "arithmetic";
defparam \vm_inst|m_count[6] .output_mode = "reg_only";
defparam \vm_inst|m_count[6] .register_cascade_mode = "off";
defparam \vm_inst|m_count[6] .sum_lutc_input = "cin";
defparam \vm_inst|m_count[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y4_N9
maxii_lcell \vm_inst|m_count[7] (
// Equation(s):
// \vm_inst|m_count [7] = DFFEAS((\vm_inst|m_count [7] $ ((!(!\vm_inst|m_count[2]~5  & \vm_inst|m_count[6]~13 ) # (\vm_inst|m_count[2]~5  & \vm_inst|m_count[6]~13COUT1_60 )))), GLOBAL(\clk~combout ), !GLOBAL(\rst~combout ), , \vm_inst|m_count[14]~53_combout 
// , \~GND~combout , , , !\vm_inst|state.PICK~regout )
// \vm_inst|m_count[7]~15  = CARRY(((!\vm_inst|m_count [7] & !\vm_inst|m_count[6]~13COUT1_60 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\vm_inst|m_count [7]),
	.datac(\~GND~combout ),
	.datad(vcc),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\vm_inst|state.PICK~regout ),
	.ena(\vm_inst|m_count[14]~53_combout ),
	.cin(\vm_inst|m_count[2]~5 ),
	.cin0(\vm_inst|m_count[6]~13 ),
	.cin1(\vm_inst|m_count[6]~13COUT1_60 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\vm_inst|m_count [7]),
	.cout(\vm_inst|m_count[7]~15 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \vm_inst|m_count[7] .cin0_used = "true";
defparam \vm_inst|m_count[7] .cin1_used = "true";
defparam \vm_inst|m_count[7] .cin_used = "true";
defparam \vm_inst|m_count[7] .lut_mask = "c303";
defparam \vm_inst|m_count[7] .operation_mode = "arithmetic";
defparam \vm_inst|m_count[7] .output_mode = "reg_only";
defparam \vm_inst|m_count[7] .register_cascade_mode = "off";
defparam \vm_inst|m_count[7] .sum_lutc_input = "cin";
defparam \vm_inst|m_count[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y4_N0
maxii_lcell \vm_inst|m_count[8] (
// Equation(s):
// \vm_inst|m_count [8] = DFFEAS((\vm_inst|m_count [8] $ ((\vm_inst|m_count[7]~15 ))), GLOBAL(\clk~combout ), !GLOBAL(\rst~combout ), , \vm_inst|m_count[14]~53_combout , \~GND~combout , , , !\vm_inst|state.PICK~regout )
// \vm_inst|m_count[8]~17  = CARRY(((\vm_inst|m_count [8]) # (!\vm_inst|m_count[7]~15 )))
// \vm_inst|m_count[8]~17COUT1_61  = CARRY(((\vm_inst|m_count [8]) # (!\vm_inst|m_count[7]~15 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\vm_inst|m_count [8]),
	.datac(\~GND~combout ),
	.datad(vcc),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\vm_inst|state.PICK~regout ),
	.ena(\vm_inst|m_count[14]~53_combout ),
	.cin(\vm_inst|m_count[7]~15 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\vm_inst|m_count [8]),
	.cout(),
	.cout0(\vm_inst|m_count[8]~17 ),
	.cout1(\vm_inst|m_count[8]~17COUT1_61 ));
// synopsys translate_off
defparam \vm_inst|m_count[8] .cin_used = "true";
defparam \vm_inst|m_count[8] .lut_mask = "3ccf";
defparam \vm_inst|m_count[8] .operation_mode = "arithmetic";
defparam \vm_inst|m_count[8] .output_mode = "reg_only";
defparam \vm_inst|m_count[8] .register_cascade_mode = "off";
defparam \vm_inst|m_count[8] .sum_lutc_input = "cin";
defparam \vm_inst|m_count[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y4_N1
maxii_lcell \vm_inst|m_count[9] (
// Equation(s):
// \vm_inst|m_count [9] = DFFEAS((\vm_inst|m_count [9] $ ((!(!\vm_inst|m_count[7]~15  & \vm_inst|m_count[8]~17 ) # (\vm_inst|m_count[7]~15  & \vm_inst|m_count[8]~17COUT1_61 )))), GLOBAL(\clk~combout ), !GLOBAL(\rst~combout ), , 
// \vm_inst|m_count[14]~53_combout , \~GND~combout , , , !\vm_inst|state.PICK~regout )
// \vm_inst|m_count[9]~19  = CARRY(((!\vm_inst|m_count [9] & !\vm_inst|m_count[8]~17 )))
// \vm_inst|m_count[9]~19COUT1_62  = CARRY(((!\vm_inst|m_count [9] & !\vm_inst|m_count[8]~17COUT1_61 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\vm_inst|m_count [9]),
	.datac(\~GND~combout ),
	.datad(vcc),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\vm_inst|state.PICK~regout ),
	.ena(\vm_inst|m_count[14]~53_combout ),
	.cin(\vm_inst|m_count[7]~15 ),
	.cin0(\vm_inst|m_count[8]~17 ),
	.cin1(\vm_inst|m_count[8]~17COUT1_61 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\vm_inst|m_count [9]),
	.cout(),
	.cout0(\vm_inst|m_count[9]~19 ),
	.cout1(\vm_inst|m_count[9]~19COUT1_62 ));
// synopsys translate_off
defparam \vm_inst|m_count[9] .cin0_used = "true";
defparam \vm_inst|m_count[9] .cin1_used = "true";
defparam \vm_inst|m_count[9] .cin_used = "true";
defparam \vm_inst|m_count[9] .lut_mask = "c303";
defparam \vm_inst|m_count[9] .operation_mode = "arithmetic";
defparam \vm_inst|m_count[9] .output_mode = "reg_only";
defparam \vm_inst|m_count[9] .register_cascade_mode = "off";
defparam \vm_inst|m_count[9] .sum_lutc_input = "cin";
defparam \vm_inst|m_count[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y4_N2
maxii_lcell \vm_inst|m_count[10] (
// Equation(s):
// \vm_inst|m_count [10] = DFFEAS((\vm_inst|m_count [10] $ (((!\vm_inst|m_count[7]~15  & \vm_inst|m_count[9]~19 ) # (\vm_inst|m_count[7]~15  & \vm_inst|m_count[9]~19COUT1_62 )))), GLOBAL(\clk~combout ), !GLOBAL(\rst~combout ), , 
// \vm_inst|m_count[14]~53_combout , \~GND~combout , , , !\vm_inst|state.PICK~regout )
// \vm_inst|m_count[10]~21  = CARRY(((\vm_inst|m_count [10]) # (!\vm_inst|m_count[9]~19 )))
// \vm_inst|m_count[10]~21COUT1_63  = CARRY(((\vm_inst|m_count [10]) # (!\vm_inst|m_count[9]~19COUT1_62 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\vm_inst|m_count [10]),
	.datac(\~GND~combout ),
	.datad(vcc),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\vm_inst|state.PICK~regout ),
	.ena(\vm_inst|m_count[14]~53_combout ),
	.cin(\vm_inst|m_count[7]~15 ),
	.cin0(\vm_inst|m_count[9]~19 ),
	.cin1(\vm_inst|m_count[9]~19COUT1_62 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\vm_inst|m_count [10]),
	.cout(),
	.cout0(\vm_inst|m_count[10]~21 ),
	.cout1(\vm_inst|m_count[10]~21COUT1_63 ));
// synopsys translate_off
defparam \vm_inst|m_count[10] .cin0_used = "true";
defparam \vm_inst|m_count[10] .cin1_used = "true";
defparam \vm_inst|m_count[10] .cin_used = "true";
defparam \vm_inst|m_count[10] .lut_mask = "3ccf";
defparam \vm_inst|m_count[10] .operation_mode = "arithmetic";
defparam \vm_inst|m_count[10] .output_mode = "reg_only";
defparam \vm_inst|m_count[10] .register_cascade_mode = "off";
defparam \vm_inst|m_count[10] .sum_lutc_input = "cin";
defparam \vm_inst|m_count[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y4_N3
maxii_lcell \vm_inst|m_count[11] (
// Equation(s):
// \vm_inst|m_count [11] = DFFEAS(\vm_inst|m_count [11] $ ((((!(!\vm_inst|m_count[7]~15  & \vm_inst|m_count[10]~21 ) # (\vm_inst|m_count[7]~15  & \vm_inst|m_count[10]~21COUT1_63 ))))), GLOBAL(\clk~combout ), !GLOBAL(\rst~combout ), , 
// \vm_inst|m_count[14]~53_combout , \~GND~combout , , , !\vm_inst|state.PICK~regout )
// \vm_inst|m_count[11]~23  = CARRY((!\vm_inst|m_count [11] & ((!\vm_inst|m_count[10]~21 ))))
// \vm_inst|m_count[11]~23COUT1_64  = CARRY((!\vm_inst|m_count [11] & ((!\vm_inst|m_count[10]~21COUT1_63 ))))

	.clk(\clk~combout ),
	.dataa(\vm_inst|m_count [11]),
	.datab(vcc),
	.datac(\~GND~combout ),
	.datad(vcc),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\vm_inst|state.PICK~regout ),
	.ena(\vm_inst|m_count[14]~53_combout ),
	.cin(\vm_inst|m_count[7]~15 ),
	.cin0(\vm_inst|m_count[10]~21 ),
	.cin1(\vm_inst|m_count[10]~21COUT1_63 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\vm_inst|m_count [11]),
	.cout(),
	.cout0(\vm_inst|m_count[11]~23 ),
	.cout1(\vm_inst|m_count[11]~23COUT1_64 ));
// synopsys translate_off
defparam \vm_inst|m_count[11] .cin0_used = "true";
defparam \vm_inst|m_count[11] .cin1_used = "true";
defparam \vm_inst|m_count[11] .cin_used = "true";
defparam \vm_inst|m_count[11] .lut_mask = "a505";
defparam \vm_inst|m_count[11] .operation_mode = "arithmetic";
defparam \vm_inst|m_count[11] .output_mode = "reg_only";
defparam \vm_inst|m_count[11] .register_cascade_mode = "off";
defparam \vm_inst|m_count[11] .sum_lutc_input = "cin";
defparam \vm_inst|m_count[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y4_N4
maxii_lcell \vm_inst|m_count[12] (
// Equation(s):
// \vm_inst|m_count [12] = DFFEAS(\vm_inst|m_count [12] $ (((((!\vm_inst|m_count[7]~15  & \vm_inst|m_count[11]~23 ) # (\vm_inst|m_count[7]~15  & \vm_inst|m_count[11]~23COUT1_64 ))))), GLOBAL(\clk~combout ), !GLOBAL(\rst~combout ), , 
// \vm_inst|m_count[14]~53_combout , \~GND~combout , , , !\vm_inst|state.PICK~regout )
// \vm_inst|m_count[12]~25  = CARRY((\vm_inst|m_count [12]) # ((!\vm_inst|m_count[11]~23COUT1_64 )))

	.clk(\clk~combout ),
	.dataa(\vm_inst|m_count [12]),
	.datab(vcc),
	.datac(\~GND~combout ),
	.datad(vcc),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\vm_inst|state.PICK~regout ),
	.ena(\vm_inst|m_count[14]~53_combout ),
	.cin(\vm_inst|m_count[7]~15 ),
	.cin0(\vm_inst|m_count[11]~23 ),
	.cin1(\vm_inst|m_count[11]~23COUT1_64 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\vm_inst|m_count [12]),
	.cout(\vm_inst|m_count[12]~25 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \vm_inst|m_count[12] .cin0_used = "true";
defparam \vm_inst|m_count[12] .cin1_used = "true";
defparam \vm_inst|m_count[12] .cin_used = "true";
defparam \vm_inst|m_count[12] .lut_mask = "5aaf";
defparam \vm_inst|m_count[12] .operation_mode = "arithmetic";
defparam \vm_inst|m_count[12] .output_mode = "reg_only";
defparam \vm_inst|m_count[12] .register_cascade_mode = "off";
defparam \vm_inst|m_count[12] .sum_lutc_input = "cin";
defparam \vm_inst|m_count[12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y4_N5
maxii_lcell \vm_inst|m_count[13] (
// Equation(s):
// \vm_inst|m_count [13] = DFFEAS(\vm_inst|m_count [13] $ ((((!\vm_inst|m_count[12]~25 )))), GLOBAL(\clk~combout ), !GLOBAL(\rst~combout ), , \vm_inst|m_count[14]~53_combout , \~GND~combout , , , !\vm_inst|state.PICK~regout )
// \vm_inst|m_count[13]~27  = CARRY((!\vm_inst|m_count [13] & ((!\vm_inst|m_count[12]~25 ))))
// \vm_inst|m_count[13]~27COUT1_65  = CARRY((!\vm_inst|m_count [13] & ((!\vm_inst|m_count[12]~25 ))))

	.clk(\clk~combout ),
	.dataa(\vm_inst|m_count [13]),
	.datab(vcc),
	.datac(\~GND~combout ),
	.datad(vcc),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\vm_inst|state.PICK~regout ),
	.ena(\vm_inst|m_count[14]~53_combout ),
	.cin(\vm_inst|m_count[12]~25 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\vm_inst|m_count [13]),
	.cout(),
	.cout0(\vm_inst|m_count[13]~27 ),
	.cout1(\vm_inst|m_count[13]~27COUT1_65 ));
// synopsys translate_off
defparam \vm_inst|m_count[13] .cin_used = "true";
defparam \vm_inst|m_count[13] .lut_mask = "a505";
defparam \vm_inst|m_count[13] .operation_mode = "arithmetic";
defparam \vm_inst|m_count[13] .output_mode = "reg_only";
defparam \vm_inst|m_count[13] .register_cascade_mode = "off";
defparam \vm_inst|m_count[13] .sum_lutc_input = "cin";
defparam \vm_inst|m_count[13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y4_N6
maxii_lcell \vm_inst|m_count[14] (
// Equation(s):
// \vm_inst|m_count [14] = DFFEAS(\vm_inst|m_count [14] $ (((((!\vm_inst|m_count[12]~25  & \vm_inst|m_count[13]~27 ) # (\vm_inst|m_count[12]~25  & \vm_inst|m_count[13]~27COUT1_65 ))))), GLOBAL(\clk~combout ), !GLOBAL(\rst~combout ), , 
// \vm_inst|m_count[14]~53_combout , \~GND~combout , , , !\vm_inst|state.PICK~regout )
// \vm_inst|m_count[14]~29  = CARRY((\vm_inst|m_count [14]) # ((!\vm_inst|m_count[13]~27 )))
// \vm_inst|m_count[14]~29COUT1_66  = CARRY((\vm_inst|m_count [14]) # ((!\vm_inst|m_count[13]~27COUT1_65 )))

	.clk(\clk~combout ),
	.dataa(\vm_inst|m_count [14]),
	.datab(vcc),
	.datac(\~GND~combout ),
	.datad(vcc),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\vm_inst|state.PICK~regout ),
	.ena(\vm_inst|m_count[14]~53_combout ),
	.cin(\vm_inst|m_count[12]~25 ),
	.cin0(\vm_inst|m_count[13]~27 ),
	.cin1(\vm_inst|m_count[13]~27COUT1_65 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\vm_inst|m_count [14]),
	.cout(),
	.cout0(\vm_inst|m_count[14]~29 ),
	.cout1(\vm_inst|m_count[14]~29COUT1_66 ));
// synopsys translate_off
defparam \vm_inst|m_count[14] .cin0_used = "true";
defparam \vm_inst|m_count[14] .cin1_used = "true";
defparam \vm_inst|m_count[14] .cin_used = "true";
defparam \vm_inst|m_count[14] .lut_mask = "5aaf";
defparam \vm_inst|m_count[14] .operation_mode = "arithmetic";
defparam \vm_inst|m_count[14] .output_mode = "reg_only";
defparam \vm_inst|m_count[14] .register_cascade_mode = "off";
defparam \vm_inst|m_count[14] .sum_lutc_input = "cin";
defparam \vm_inst|m_count[14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y4_N7
maxii_lcell \vm_inst|m_count[15] (
// Equation(s):
// \vm_inst|m_count [15] = DFFEAS((\vm_inst|m_count [15] $ ((!(!\vm_inst|m_count[12]~25  & \vm_inst|m_count[14]~29 ) # (\vm_inst|m_count[12]~25  & \vm_inst|m_count[14]~29COUT1_66 )))), GLOBAL(\clk~combout ), !GLOBAL(\rst~combout ), , 
// \vm_inst|m_count[14]~53_combout , \~GND~combout , , , !\vm_inst|state.PICK~regout )
// \vm_inst|m_count[15]~31  = CARRY(((!\vm_inst|m_count [15] & !\vm_inst|m_count[14]~29 )))
// \vm_inst|m_count[15]~31COUT1_67  = CARRY(((!\vm_inst|m_count [15] & !\vm_inst|m_count[14]~29COUT1_66 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\vm_inst|m_count [15]),
	.datac(\~GND~combout ),
	.datad(vcc),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\vm_inst|state.PICK~regout ),
	.ena(\vm_inst|m_count[14]~53_combout ),
	.cin(\vm_inst|m_count[12]~25 ),
	.cin0(\vm_inst|m_count[14]~29 ),
	.cin1(\vm_inst|m_count[14]~29COUT1_66 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\vm_inst|m_count [15]),
	.cout(),
	.cout0(\vm_inst|m_count[15]~31 ),
	.cout1(\vm_inst|m_count[15]~31COUT1_67 ));
// synopsys translate_off
defparam \vm_inst|m_count[15] .cin0_used = "true";
defparam \vm_inst|m_count[15] .cin1_used = "true";
defparam \vm_inst|m_count[15] .cin_used = "true";
defparam \vm_inst|m_count[15] .lut_mask = "c303";
defparam \vm_inst|m_count[15] .operation_mode = "arithmetic";
defparam \vm_inst|m_count[15] .output_mode = "reg_only";
defparam \vm_inst|m_count[15] .register_cascade_mode = "off";
defparam \vm_inst|m_count[15] .sum_lutc_input = "cin";
defparam \vm_inst|m_count[15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y4_N9
maxii_lcell \vm_inst|LessThan2~4 (
// Equation(s):
// \vm_inst|LessThan2~4_combout  = (\vm_inst|m_count [13]) # ((\vm_inst|m_count [12]) # ((\vm_inst|m_count [14]) # (\vm_inst|m_count [15])))

	.clk(gnd),
	.dataa(\vm_inst|m_count [13]),
	.datab(\vm_inst|m_count [12]),
	.datac(\vm_inst|m_count [14]),
	.datad(\vm_inst|m_count [15]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\vm_inst|LessThan2~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \vm_inst|LessThan2~4 .lut_mask = "fffe";
defparam \vm_inst|LessThan2~4 .operation_mode = "normal";
defparam \vm_inst|LessThan2~4 .output_mode = "comb_only";
defparam \vm_inst|LessThan2~4 .register_cascade_mode = "off";
defparam \vm_inst|LessThan2~4 .sum_lutc_input = "datac";
defparam \vm_inst|LessThan2~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N9
maxii_lcell \vm_inst|LessThan2~3 (
// Equation(s):
// \vm_inst|LessThan2~3_combout  = (\vm_inst|m_count [8]) # ((\vm_inst|m_count [11]) # ((\vm_inst|m_count [9]) # (\vm_inst|m_count [10])))

	.clk(gnd),
	.dataa(\vm_inst|m_count [8]),
	.datab(\vm_inst|m_count [11]),
	.datac(\vm_inst|m_count [9]),
	.datad(\vm_inst|m_count [10]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\vm_inst|LessThan2~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \vm_inst|LessThan2~3 .lut_mask = "fffe";
defparam \vm_inst|LessThan2~3 .operation_mode = "normal";
defparam \vm_inst|LessThan2~3 .output_mode = "comb_only";
defparam \vm_inst|LessThan2~3 .register_cascade_mode = "off";
defparam \vm_inst|LessThan2~3 .sum_lutc_input = "datac";
defparam \vm_inst|LessThan2~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N8
maxii_lcell \vm_inst|m_count[16] (
// Equation(s):
// \vm_inst|m_count [16] = DFFEAS(\vm_inst|m_count [16] $ (((((!\vm_inst|m_count[12]~25  & \vm_inst|m_count[15]~31 ) # (\vm_inst|m_count[12]~25  & \vm_inst|m_count[15]~31COUT1_67 ))))), GLOBAL(\clk~combout ), !GLOBAL(\rst~combout ), , 
// \vm_inst|m_count[14]~53_combout , \~GND~combout , , , !\vm_inst|state.PICK~regout )
// \vm_inst|m_count[16]~33  = CARRY((\vm_inst|m_count [16]) # ((!\vm_inst|m_count[15]~31 )))
// \vm_inst|m_count[16]~33COUT1_68  = CARRY((\vm_inst|m_count [16]) # ((!\vm_inst|m_count[15]~31COUT1_67 )))

	.clk(\clk~combout ),
	.dataa(\vm_inst|m_count [16]),
	.datab(vcc),
	.datac(\~GND~combout ),
	.datad(vcc),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\vm_inst|state.PICK~regout ),
	.ena(\vm_inst|m_count[14]~53_combout ),
	.cin(\vm_inst|m_count[12]~25 ),
	.cin0(\vm_inst|m_count[15]~31 ),
	.cin1(\vm_inst|m_count[15]~31COUT1_67 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\vm_inst|m_count [16]),
	.cout(),
	.cout0(\vm_inst|m_count[16]~33 ),
	.cout1(\vm_inst|m_count[16]~33COUT1_68 ));
// synopsys translate_off
defparam \vm_inst|m_count[16] .cin0_used = "true";
defparam \vm_inst|m_count[16] .cin1_used = "true";
defparam \vm_inst|m_count[16] .cin_used = "true";
defparam \vm_inst|m_count[16] .lut_mask = "5aaf";
defparam \vm_inst|m_count[16] .operation_mode = "arithmetic";
defparam \vm_inst|m_count[16] .output_mode = "reg_only";
defparam \vm_inst|m_count[16] .register_cascade_mode = "off";
defparam \vm_inst|m_count[16] .sum_lutc_input = "cin";
defparam \vm_inst|m_count[16] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y4_N9
maxii_lcell \vm_inst|m_count[17] (
// Equation(s):
// \vm_inst|m_count [17] = DFFEAS((\vm_inst|m_count [17] $ ((!(!\vm_inst|m_count[12]~25  & \vm_inst|m_count[16]~33 ) # (\vm_inst|m_count[12]~25  & \vm_inst|m_count[16]~33COUT1_68 )))), GLOBAL(\clk~combout ), !GLOBAL(\rst~combout ), , 
// \vm_inst|m_count[14]~53_combout , \~GND~combout , , , !\vm_inst|state.PICK~regout )
// \vm_inst|m_count[17]~35  = CARRY(((!\vm_inst|m_count [17] & !\vm_inst|m_count[16]~33COUT1_68 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\vm_inst|m_count [17]),
	.datac(\~GND~combout ),
	.datad(vcc),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\vm_inst|state.PICK~regout ),
	.ena(\vm_inst|m_count[14]~53_combout ),
	.cin(\vm_inst|m_count[12]~25 ),
	.cin0(\vm_inst|m_count[16]~33 ),
	.cin1(\vm_inst|m_count[16]~33COUT1_68 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\vm_inst|m_count [17]),
	.cout(\vm_inst|m_count[17]~35 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \vm_inst|m_count[17] .cin0_used = "true";
defparam \vm_inst|m_count[17] .cin1_used = "true";
defparam \vm_inst|m_count[17] .cin_used = "true";
defparam \vm_inst|m_count[17] .lut_mask = "c303";
defparam \vm_inst|m_count[17] .operation_mode = "arithmetic";
defparam \vm_inst|m_count[17] .output_mode = "reg_only";
defparam \vm_inst|m_count[17] .register_cascade_mode = "off";
defparam \vm_inst|m_count[17] .sum_lutc_input = "cin";
defparam \vm_inst|m_count[17] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y4_N0
maxii_lcell \vm_inst|m_count[18] (
// Equation(s):
// \vm_inst|m_count [18] = DFFEAS((\vm_inst|m_count [18] $ ((\vm_inst|m_count[17]~35 ))), GLOBAL(\clk~combout ), !GLOBAL(\rst~combout ), , \vm_inst|m_count[14]~53_combout , \~GND~combout , , , !\vm_inst|state.PICK~regout )
// \vm_inst|m_count[18]~37  = CARRY(((\vm_inst|m_count [18]) # (!\vm_inst|m_count[17]~35 )))
// \vm_inst|m_count[18]~37COUT1_69  = CARRY(((\vm_inst|m_count [18]) # (!\vm_inst|m_count[17]~35 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\vm_inst|m_count [18]),
	.datac(\~GND~combout ),
	.datad(vcc),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\vm_inst|state.PICK~regout ),
	.ena(\vm_inst|m_count[14]~53_combout ),
	.cin(\vm_inst|m_count[17]~35 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\vm_inst|m_count [18]),
	.cout(),
	.cout0(\vm_inst|m_count[18]~37 ),
	.cout1(\vm_inst|m_count[18]~37COUT1_69 ));
// synopsys translate_off
defparam \vm_inst|m_count[18] .cin_used = "true";
defparam \vm_inst|m_count[18] .lut_mask = "3ccf";
defparam \vm_inst|m_count[18] .operation_mode = "arithmetic";
defparam \vm_inst|m_count[18] .output_mode = "reg_only";
defparam \vm_inst|m_count[18] .register_cascade_mode = "off";
defparam \vm_inst|m_count[18] .sum_lutc_input = "cin";
defparam \vm_inst|m_count[18] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y4_N1
maxii_lcell \vm_inst|m_count[19] (
// Equation(s):
// \vm_inst|m_count [19] = DFFEAS((\vm_inst|m_count [19] $ ((!(!\vm_inst|m_count[17]~35  & \vm_inst|m_count[18]~37 ) # (\vm_inst|m_count[17]~35  & \vm_inst|m_count[18]~37COUT1_69 )))), GLOBAL(\clk~combout ), !GLOBAL(\rst~combout ), , 
// \vm_inst|m_count[14]~53_combout , \~GND~combout , , , !\vm_inst|state.PICK~regout )
// \vm_inst|m_count[19]~39  = CARRY(((!\vm_inst|m_count [19] & !\vm_inst|m_count[18]~37 )))
// \vm_inst|m_count[19]~39COUT1_70  = CARRY(((!\vm_inst|m_count [19] & !\vm_inst|m_count[18]~37COUT1_69 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\vm_inst|m_count [19]),
	.datac(\~GND~combout ),
	.datad(vcc),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\vm_inst|state.PICK~regout ),
	.ena(\vm_inst|m_count[14]~53_combout ),
	.cin(\vm_inst|m_count[17]~35 ),
	.cin0(\vm_inst|m_count[18]~37 ),
	.cin1(\vm_inst|m_count[18]~37COUT1_69 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\vm_inst|m_count [19]),
	.cout(),
	.cout0(\vm_inst|m_count[19]~39 ),
	.cout1(\vm_inst|m_count[19]~39COUT1_70 ));
// synopsys translate_off
defparam \vm_inst|m_count[19] .cin0_used = "true";
defparam \vm_inst|m_count[19] .cin1_used = "true";
defparam \vm_inst|m_count[19] .cin_used = "true";
defparam \vm_inst|m_count[19] .lut_mask = "c303";
defparam \vm_inst|m_count[19] .operation_mode = "arithmetic";
defparam \vm_inst|m_count[19] .output_mode = "reg_only";
defparam \vm_inst|m_count[19] .register_cascade_mode = "off";
defparam \vm_inst|m_count[19] .sum_lutc_input = "cin";
defparam \vm_inst|m_count[19] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y4_N2
maxii_lcell \vm_inst|m_count[20] (
// Equation(s):
// \vm_inst|m_count [20] = DFFEAS((\vm_inst|m_count [20] $ (((!\vm_inst|m_count[17]~35  & \vm_inst|m_count[19]~39 ) # (\vm_inst|m_count[17]~35  & \vm_inst|m_count[19]~39COUT1_70 )))), GLOBAL(\clk~combout ), !GLOBAL(\rst~combout ), , 
// \vm_inst|m_count[14]~53_combout , \~GND~combout , , , !\vm_inst|state.PICK~regout )
// \vm_inst|m_count[20]~41  = CARRY(((\vm_inst|m_count [20]) # (!\vm_inst|m_count[19]~39 )))
// \vm_inst|m_count[20]~41COUT1_71  = CARRY(((\vm_inst|m_count [20]) # (!\vm_inst|m_count[19]~39COUT1_70 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\vm_inst|m_count [20]),
	.datac(\~GND~combout ),
	.datad(vcc),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\vm_inst|state.PICK~regout ),
	.ena(\vm_inst|m_count[14]~53_combout ),
	.cin(\vm_inst|m_count[17]~35 ),
	.cin0(\vm_inst|m_count[19]~39 ),
	.cin1(\vm_inst|m_count[19]~39COUT1_70 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\vm_inst|m_count [20]),
	.cout(),
	.cout0(\vm_inst|m_count[20]~41 ),
	.cout1(\vm_inst|m_count[20]~41COUT1_71 ));
// synopsys translate_off
defparam \vm_inst|m_count[20] .cin0_used = "true";
defparam \vm_inst|m_count[20] .cin1_used = "true";
defparam \vm_inst|m_count[20] .cin_used = "true";
defparam \vm_inst|m_count[20] .lut_mask = "3ccf";
defparam \vm_inst|m_count[20] .operation_mode = "arithmetic";
defparam \vm_inst|m_count[20] .output_mode = "reg_only";
defparam \vm_inst|m_count[20] .register_cascade_mode = "off";
defparam \vm_inst|m_count[20] .sum_lutc_input = "cin";
defparam \vm_inst|m_count[20] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y4_N3
maxii_lcell \vm_inst|m_count[21] (
// Equation(s):
// \vm_inst|m_count [21] = DFFEAS(\vm_inst|m_count [21] $ ((((!(!\vm_inst|m_count[17]~35  & \vm_inst|m_count[20]~41 ) # (\vm_inst|m_count[17]~35  & \vm_inst|m_count[20]~41COUT1_71 ))))), GLOBAL(\clk~combout ), !GLOBAL(\rst~combout ), , 
// \vm_inst|m_count[14]~53_combout , \~GND~combout , , , !\vm_inst|state.PICK~regout )
// \vm_inst|m_count[21]~43  = CARRY((!\vm_inst|m_count [21] & ((!\vm_inst|m_count[20]~41 ))))
// \vm_inst|m_count[21]~43COUT1_72  = CARRY((!\vm_inst|m_count [21] & ((!\vm_inst|m_count[20]~41COUT1_71 ))))

	.clk(\clk~combout ),
	.dataa(\vm_inst|m_count [21]),
	.datab(vcc),
	.datac(\~GND~combout ),
	.datad(vcc),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\vm_inst|state.PICK~regout ),
	.ena(\vm_inst|m_count[14]~53_combout ),
	.cin(\vm_inst|m_count[17]~35 ),
	.cin0(\vm_inst|m_count[20]~41 ),
	.cin1(\vm_inst|m_count[20]~41COUT1_71 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\vm_inst|m_count [21]),
	.cout(),
	.cout0(\vm_inst|m_count[21]~43 ),
	.cout1(\vm_inst|m_count[21]~43COUT1_72 ));
// synopsys translate_off
defparam \vm_inst|m_count[21] .cin0_used = "true";
defparam \vm_inst|m_count[21] .cin1_used = "true";
defparam \vm_inst|m_count[21] .cin_used = "true";
defparam \vm_inst|m_count[21] .lut_mask = "a505";
defparam \vm_inst|m_count[21] .operation_mode = "arithmetic";
defparam \vm_inst|m_count[21] .output_mode = "reg_only";
defparam \vm_inst|m_count[21] .register_cascade_mode = "off";
defparam \vm_inst|m_count[21] .sum_lutc_input = "cin";
defparam \vm_inst|m_count[21] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y4_N4
maxii_lcell \vm_inst|m_count[22] (
// Equation(s):
// \vm_inst|m_count [22] = DFFEAS(\vm_inst|m_count [22] $ (((((!\vm_inst|m_count[17]~35  & \vm_inst|m_count[21]~43 ) # (\vm_inst|m_count[17]~35  & \vm_inst|m_count[21]~43COUT1_72 ))))), GLOBAL(\clk~combout ), !GLOBAL(\rst~combout ), , 
// \vm_inst|m_count[14]~53_combout , \~GND~combout , , , !\vm_inst|state.PICK~regout )
// \vm_inst|m_count[22]~45  = CARRY((\vm_inst|m_count [22]) # ((!\vm_inst|m_count[21]~43COUT1_72 )))

	.clk(\clk~combout ),
	.dataa(\vm_inst|m_count [22]),
	.datab(vcc),
	.datac(\~GND~combout ),
	.datad(vcc),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\vm_inst|state.PICK~regout ),
	.ena(\vm_inst|m_count[14]~53_combout ),
	.cin(\vm_inst|m_count[17]~35 ),
	.cin0(\vm_inst|m_count[21]~43 ),
	.cin1(\vm_inst|m_count[21]~43COUT1_72 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\vm_inst|m_count [22]),
	.cout(\vm_inst|m_count[22]~45 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \vm_inst|m_count[22] .cin0_used = "true";
defparam \vm_inst|m_count[22] .cin1_used = "true";
defparam \vm_inst|m_count[22] .cin_used = "true";
defparam \vm_inst|m_count[22] .lut_mask = "5aaf";
defparam \vm_inst|m_count[22] .operation_mode = "arithmetic";
defparam \vm_inst|m_count[22] .output_mode = "reg_only";
defparam \vm_inst|m_count[22] .register_cascade_mode = "off";
defparam \vm_inst|m_count[22] .sum_lutc_input = "cin";
defparam \vm_inst|m_count[22] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y4_N5
maxii_lcell \vm_inst|m_count[23] (
// Equation(s):
// \vm_inst|m_count [23] = DFFEAS(\vm_inst|m_count [23] $ ((((!\vm_inst|m_count[22]~45 )))), GLOBAL(\clk~combout ), !GLOBAL(\rst~combout ), , \vm_inst|m_count[14]~53_combout , \~GND~combout , , , !\vm_inst|state.PICK~regout )
// \vm_inst|m_count[23]~47  = CARRY((!\vm_inst|m_count [23] & ((!\vm_inst|m_count[22]~45 ))))
// \vm_inst|m_count[23]~47COUT1_73  = CARRY((!\vm_inst|m_count [23] & ((!\vm_inst|m_count[22]~45 ))))

	.clk(\clk~combout ),
	.dataa(\vm_inst|m_count [23]),
	.datab(vcc),
	.datac(\~GND~combout ),
	.datad(vcc),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\vm_inst|state.PICK~regout ),
	.ena(\vm_inst|m_count[14]~53_combout ),
	.cin(\vm_inst|m_count[22]~45 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\vm_inst|m_count [23]),
	.cout(),
	.cout0(\vm_inst|m_count[23]~47 ),
	.cout1(\vm_inst|m_count[23]~47COUT1_73 ));
// synopsys translate_off
defparam \vm_inst|m_count[23] .cin_used = "true";
defparam \vm_inst|m_count[23] .lut_mask = "a505";
defparam \vm_inst|m_count[23] .operation_mode = "arithmetic";
defparam \vm_inst|m_count[23] .output_mode = "reg_only";
defparam \vm_inst|m_count[23] .register_cascade_mode = "off";
defparam \vm_inst|m_count[23] .sum_lutc_input = "cin";
defparam \vm_inst|m_count[23] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y4_N6
maxii_lcell \vm_inst|m_count[24] (
// Equation(s):
// \vm_inst|m_count [24] = DFFEAS(\vm_inst|m_count [24] $ (((((!\vm_inst|m_count[22]~45  & \vm_inst|m_count[23]~47 ) # (\vm_inst|m_count[22]~45  & \vm_inst|m_count[23]~47COUT1_73 ))))), GLOBAL(\clk~combout ), !GLOBAL(\rst~combout ), , 
// \vm_inst|m_count[14]~53_combout , \~GND~combout , , , !\vm_inst|state.PICK~regout )
// \vm_inst|m_count[24]~49  = CARRY((\vm_inst|m_count [24]) # ((!\vm_inst|m_count[23]~47 )))
// \vm_inst|m_count[24]~49COUT1_74  = CARRY((\vm_inst|m_count [24]) # ((!\vm_inst|m_count[23]~47COUT1_73 )))

	.clk(\clk~combout ),
	.dataa(\vm_inst|m_count [24]),
	.datab(vcc),
	.datac(\~GND~combout ),
	.datad(vcc),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\vm_inst|state.PICK~regout ),
	.ena(\vm_inst|m_count[14]~53_combout ),
	.cin(\vm_inst|m_count[22]~45 ),
	.cin0(\vm_inst|m_count[23]~47 ),
	.cin1(\vm_inst|m_count[23]~47COUT1_73 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\vm_inst|m_count [24]),
	.cout(),
	.cout0(\vm_inst|m_count[24]~49 ),
	.cout1(\vm_inst|m_count[24]~49COUT1_74 ));
// synopsys translate_off
defparam \vm_inst|m_count[24] .cin0_used = "true";
defparam \vm_inst|m_count[24] .cin1_used = "true";
defparam \vm_inst|m_count[24] .cin_used = "true";
defparam \vm_inst|m_count[24] .lut_mask = "5aaf";
defparam \vm_inst|m_count[24] .operation_mode = "arithmetic";
defparam \vm_inst|m_count[24] .output_mode = "reg_only";
defparam \vm_inst|m_count[24] .register_cascade_mode = "off";
defparam \vm_inst|m_count[24] .sum_lutc_input = "cin";
defparam \vm_inst|m_count[24] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y4_N7
maxii_lcell \vm_inst|m_count[25] (
// Equation(s):
// \vm_inst|m_count [25] = DFFEAS((\vm_inst|m_count [25] $ ((!(!\vm_inst|m_count[22]~45  & \vm_inst|m_count[24]~49 ) # (\vm_inst|m_count[22]~45  & \vm_inst|m_count[24]~49COUT1_74 )))), GLOBAL(\clk~combout ), !GLOBAL(\rst~combout ), , 
// \vm_inst|m_count[14]~53_combout , \~GND~combout , , , !\vm_inst|state.PICK~regout )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\vm_inst|m_count [25]),
	.datac(\~GND~combout ),
	.datad(vcc),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\vm_inst|state.PICK~regout ),
	.ena(\vm_inst|m_count[14]~53_combout ),
	.cin(\vm_inst|m_count[22]~45 ),
	.cin0(\vm_inst|m_count[24]~49 ),
	.cin1(\vm_inst|m_count[24]~49COUT1_74 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\vm_inst|m_count [25]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \vm_inst|m_count[25] .cin0_used = "true";
defparam \vm_inst|m_count[25] .cin1_used = "true";
defparam \vm_inst|m_count[25] .cin_used = "true";
defparam \vm_inst|m_count[25] .lut_mask = "c3c3";
defparam \vm_inst|m_count[25] .operation_mode = "normal";
defparam \vm_inst|m_count[25] .output_mode = "reg_only";
defparam \vm_inst|m_count[25] .register_cascade_mode = "off";
defparam \vm_inst|m_count[25] .sum_lutc_input = "cin";
defparam \vm_inst|m_count[25] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y4_N4
maxii_lcell \vm_inst|LessThan2~6 (
// Equation(s):
// \vm_inst|LessThan2~6_combout  = (\vm_inst|m_count [23]) # ((\vm_inst|m_count [20]) # ((\vm_inst|m_count [21]) # (\vm_inst|m_count [22])))

	.clk(gnd),
	.dataa(\vm_inst|m_count [23]),
	.datab(\vm_inst|m_count [20]),
	.datac(\vm_inst|m_count [21]),
	.datad(\vm_inst|m_count [22]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\vm_inst|LessThan2~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \vm_inst|LessThan2~6 .lut_mask = "fffe";
defparam \vm_inst|LessThan2~6 .operation_mode = "normal";
defparam \vm_inst|LessThan2~6 .output_mode = "comb_only";
defparam \vm_inst|LessThan2~6 .register_cascade_mode = "off";
defparam \vm_inst|LessThan2~6 .sum_lutc_input = "datac";
defparam \vm_inst|LessThan2~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N8
maxii_lcell \vm_inst|LessThan2~5 (
// Equation(s):
// \vm_inst|LessThan2~5_combout  = (\vm_inst|m_count [17]) # ((\vm_inst|m_count [18]) # ((\vm_inst|m_count [16]) # (\vm_inst|m_count [19])))

	.clk(gnd),
	.dataa(\vm_inst|m_count [17]),
	.datab(\vm_inst|m_count [18]),
	.datac(\vm_inst|m_count [16]),
	.datad(\vm_inst|m_count [19]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\vm_inst|LessThan2~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \vm_inst|LessThan2~5 .lut_mask = "fffe";
defparam \vm_inst|LessThan2~5 .operation_mode = "normal";
defparam \vm_inst|LessThan2~5 .output_mode = "comb_only";
defparam \vm_inst|LessThan2~5 .register_cascade_mode = "off";
defparam \vm_inst|LessThan2~5 .sum_lutc_input = "datac";
defparam \vm_inst|LessThan2~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N7
maxii_lcell \vm_inst|LessThan2~7 (
// Equation(s):
// \vm_inst|LessThan2~7_combout  = (\vm_inst|m_count [25]) # ((\vm_inst|m_count [24]) # ((\vm_inst|LessThan2~6_combout ) # (\vm_inst|LessThan2~5_combout )))

	.clk(gnd),
	.dataa(\vm_inst|m_count [25]),
	.datab(\vm_inst|m_count [24]),
	.datac(\vm_inst|LessThan2~6_combout ),
	.datad(\vm_inst|LessThan2~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\vm_inst|LessThan2~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \vm_inst|LessThan2~7 .lut_mask = "fffe";
defparam \vm_inst|LessThan2~7 .operation_mode = "normal";
defparam \vm_inst|LessThan2~7 .output_mode = "comb_only";
defparam \vm_inst|LessThan2~7 .register_cascade_mode = "off";
defparam \vm_inst|LessThan2~7 .sum_lutc_input = "datac";
defparam \vm_inst|LessThan2~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N1
maxii_lcell \vm_inst|LessThan2~0 (
// Equation(s):
// \vm_inst|LessThan2~0_combout  = ((\vm_inst|m_count [0]) # ((\vm_inst|m_count [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\vm_inst|m_count [0]),
	.datac(vcc),
	.datad(\vm_inst|m_count [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\vm_inst|LessThan2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \vm_inst|LessThan2~0 .lut_mask = "ffcc";
defparam \vm_inst|LessThan2~0 .operation_mode = "normal";
defparam \vm_inst|LessThan2~0 .output_mode = "comb_only";
defparam \vm_inst|LessThan2~0 .register_cascade_mode = "off";
defparam \vm_inst|LessThan2~0 .sum_lutc_input = "datac";
defparam \vm_inst|LessThan2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N0
maxii_lcell \vm_inst|LessThan2~1 (
// Equation(s):
// \vm_inst|LessThan2~1_combout  = (\vm_inst|m_count [4]) # ((\vm_inst|m_count [7]) # ((\vm_inst|m_count [5]) # (\vm_inst|m_count [6])))

	.clk(gnd),
	.dataa(\vm_inst|m_count [4]),
	.datab(\vm_inst|m_count [7]),
	.datac(\vm_inst|m_count [5]),
	.datad(\vm_inst|m_count [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\vm_inst|LessThan2~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \vm_inst|LessThan2~1 .lut_mask = "fffe";
defparam \vm_inst|LessThan2~1 .operation_mode = "normal";
defparam \vm_inst|LessThan2~1 .output_mode = "comb_only";
defparam \vm_inst|LessThan2~1 .register_cascade_mode = "off";
defparam \vm_inst|LessThan2~1 .sum_lutc_input = "datac";
defparam \vm_inst|LessThan2~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N8
maxii_lcell \vm_inst|LessThan2~2 (
// Equation(s):
// \vm_inst|LessThan2~2_combout  = (\vm_inst|m_count [2]) # ((\vm_inst|m_count [3]) # ((\vm_inst|LessThan2~0_combout ) # (\vm_inst|LessThan2~1_combout )))

	.clk(gnd),
	.dataa(\vm_inst|m_count [2]),
	.datab(\vm_inst|m_count [3]),
	.datac(\vm_inst|LessThan2~0_combout ),
	.datad(\vm_inst|LessThan2~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\vm_inst|LessThan2~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \vm_inst|LessThan2~2 .lut_mask = "fffe";
defparam \vm_inst|LessThan2~2 .operation_mode = "normal";
defparam \vm_inst|LessThan2~2 .output_mode = "comb_only";
defparam \vm_inst|LessThan2~2 .register_cascade_mode = "off";
defparam \vm_inst|LessThan2~2 .sum_lutc_input = "datac";
defparam \vm_inst|LessThan2~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N5
maxii_lcell \vm_inst|LessThan2~8 (
// Equation(s):
// \vm_inst|LessThan2~8_combout  = (\vm_inst|LessThan2~4_combout ) # ((\vm_inst|LessThan2~3_combout ) # ((\vm_inst|LessThan2~7_combout ) # (\vm_inst|LessThan2~2_combout )))

	.clk(gnd),
	.dataa(\vm_inst|LessThan2~4_combout ),
	.datab(\vm_inst|LessThan2~3_combout ),
	.datac(\vm_inst|LessThan2~7_combout ),
	.datad(\vm_inst|LessThan2~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\vm_inst|LessThan2~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \vm_inst|LessThan2~8 .lut_mask = "fffe";
defparam \vm_inst|LessThan2~8 .operation_mode = "normal";
defparam \vm_inst|LessThan2~8 .output_mode = "comb_only";
defparam \vm_inst|LessThan2~8 .register_cascade_mode = "off";
defparam \vm_inst|LessThan2~8 .sum_lutc_input = "datac";
defparam \vm_inst|LessThan2~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N2
maxii_lcell \vm_inst|Selector5~0 (
// Equation(s):
// \vm_inst|Selector5~0_combout  = (\vm_inst|state.COINS~regout ) # ((\vm_inst|state.DISP~regout ) # ((\vm_inst|LessThan2~8_combout  & \vm_inst|state.PICK~regout )))

	.clk(gnd),
	.dataa(\vm_inst|LessThan2~8_combout ),
	.datab(\vm_inst|state.PICK~regout ),
	.datac(\vm_inst|state.COINS~regout ),
	.datad(\vm_inst|state.DISP~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\vm_inst|Selector5~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \vm_inst|Selector5~0 .lut_mask = "fff8";
defparam \vm_inst|Selector5~0 .operation_mode = "normal";
defparam \vm_inst|Selector5~0 .output_mode = "comb_only";
defparam \vm_inst|Selector5~0 .register_cascade_mode = "off";
defparam \vm_inst|Selector5~0 .sum_lutc_input = "datac";
defparam \vm_inst|Selector5~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N3
maxii_lcell \vm_inst|m_active (
// Equation(s):
// \vm_inst|m_active~regout  = DFFEAS(((\vm_inst|Selector36~0_combout ) # ((\vm_inst|m_active~regout  & \vm_inst|Selector5~0_combout ))), GLOBAL(\clk~combout ), !GLOBAL(\rst~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\vm_inst|m_active~regout ),
	.datab(vcc),
	.datac(\vm_inst|Selector36~0_combout ),
	.datad(\vm_inst|Selector5~0_combout ),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\vm_inst|m_active~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \vm_inst|m_active .lut_mask = "faf0";
defparam \vm_inst|m_active .operation_mode = "normal";
defparam \vm_inst|m_active .output_mode = "reg_only";
defparam \vm_inst|m_active .register_cascade_mode = "off";
defparam \vm_inst|m_active .sum_lutc_input = "datac";
defparam \vm_inst|m_active .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y3_N9
maxii_lcell \vm_inst|state.PICK (
// Equation(s):
// \vm_inst|state.PICK~regout  = DFFEAS(((\vm_inst|state.DISP~regout ) # ((\vm_inst|state.PICK~regout  & \vm_inst|m_active~regout ))), GLOBAL(\clk~combout ), !GLOBAL(\rst~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\vm_inst|state.PICK~regout ),
	.datab(vcc),
	.datac(\vm_inst|state.DISP~regout ),
	.datad(\vm_inst|m_active~regout ),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\vm_inst|state.PICK~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \vm_inst|state.PICK .lut_mask = "faf0";
defparam \vm_inst|state.PICK .operation_mode = "normal";
defparam \vm_inst|state.PICK .output_mode = "reg_only";
defparam \vm_inst|state.PICK .register_cascade_mode = "off";
defparam \vm_inst|state.PICK .sum_lutc_input = "datac";
defparam \vm_inst|state.PICK .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y3_N6
maxii_lcell \vm_inst|Selector37~0 (
// Equation(s):
// \vm_inst|Selector37~0_combout  = (\vm_inst|state.PICK~regout  & (((btn_reg[2] & \vm_inst|state.COINS~regout )) # (!\vm_inst|m_active~regout ))) # (!\vm_inst|state.PICK~regout  & (btn_reg[2] & (\vm_inst|state.COINS~regout )))

	.clk(gnd),
	.dataa(\vm_inst|state.PICK~regout ),
	.datab(btn_reg[2]),
	.datac(\vm_inst|state.COINS~regout ),
	.datad(\vm_inst|m_active~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\vm_inst|Selector37~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \vm_inst|Selector37~0 .lut_mask = "c0ea";
defparam \vm_inst|Selector37~0 .operation_mode = "normal";
defparam \vm_inst|Selector37~0 .output_mode = "comb_only";
defparam \vm_inst|Selector37~0 .register_cascade_mode = "off";
defparam \vm_inst|Selector37~0 .sum_lutc_input = "datac";
defparam \vm_inst|Selector37~0 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_89,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \collected~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\collected~combout ),
	.padio(collected));
// synopsys translate_off
defparam \collected~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X4_Y3_N8
maxii_lcell \vm_inst|Selector36~1 (
// Equation(s):
// \vm_inst|Selector36~1_combout  = (btn_reg[2] & (!\vm_inst|state.IDLE~regout  & (!\collected~combout ))) # (!btn_reg[2] & ((\vm_inst|state.COINS~regout ) # ((!\vm_inst|state.IDLE~regout  & !\collected~combout ))))

	.clk(gnd),
	.dataa(btn_reg[2]),
	.datab(\vm_inst|state.IDLE~regout ),
	.datac(\collected~combout ),
	.datad(\vm_inst|state.COINS~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\vm_inst|Selector36~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \vm_inst|Selector36~1 .lut_mask = "5703";
defparam \vm_inst|Selector36~1 .operation_mode = "normal";
defparam \vm_inst|Selector36~1 .output_mode = "comb_only";
defparam \vm_inst|Selector36~1 .register_cascade_mode = "off";
defparam \vm_inst|Selector36~1 .sum_lutc_input = "datac";
defparam \vm_inst|Selector36~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y3_N6
maxii_lcell \vm_inst|Selector36~2 (
// Equation(s):
// \vm_inst|Selector36~2_combout  = ((\vm_inst|state.PICK~regout ) # ((\vm_inst|state.DISP~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\vm_inst|state.PICK~regout ),
	.datac(vcc),
	.datad(\vm_inst|state.DISP~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\vm_inst|Selector36~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \vm_inst|Selector36~2 .lut_mask = "ffcc";
defparam \vm_inst|Selector36~2 .operation_mode = "normal";
defparam \vm_inst|Selector36~2 .output_mode = "comb_only";
defparam \vm_inst|Selector36~2 .register_cascade_mode = "off";
defparam \vm_inst|Selector36~2 .sum_lutc_input = "datac";
defparam \vm_inst|Selector36~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y3_N0
maxii_lcell \vm_inst|await_collect (
// Equation(s):
// \vm_inst|await_collect~regout  = DFFEAS((\vm_inst|Selector36~0_combout ) # ((\vm_inst|await_collect~regout  & ((\vm_inst|Selector36~1_combout ) # (\vm_inst|Selector36~2_combout )))), GLOBAL(\clk~combout ), !GLOBAL(\rst~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\vm_inst|Selector36~1_combout ),
	.datab(\vm_inst|await_collect~regout ),
	.datac(\vm_inst|Selector36~2_combout ),
	.datad(\vm_inst|Selector36~0_combout ),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\vm_inst|await_collect~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \vm_inst|await_collect .lut_mask = "ffc8";
defparam \vm_inst|await_collect .operation_mode = "normal";
defparam \vm_inst|await_collect .output_mode = "reg_only";
defparam \vm_inst|await_collect .register_cascade_mode = "off";
defparam \vm_inst|await_collect .sum_lutc_input = "datac";
defparam \vm_inst|await_collect .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y3_N5
maxii_lcell \vm_inst|always2~0 (
// Equation(s):
// \vm_inst|always2~0_combout  = (((\vm_inst|await_collect~regout  & !\collected~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\vm_inst|await_collect~regout ),
	.datad(\collected~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\vm_inst|always2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \vm_inst|always2~0 .lut_mask = "00f0";
defparam \vm_inst|always2~0 .operation_mode = "normal";
defparam \vm_inst|always2~0 .output_mode = "comb_only";
defparam \vm_inst|always2~0 .register_cascade_mode = "off";
defparam \vm_inst|always2~0 .sum_lutc_input = "datac";
defparam \vm_inst|always2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y3_N9
maxii_lcell \vm_inst|state.IDLE (
// Equation(s):
// \vm_inst|state.IDLE~regout  = DFFEAS((!\vm_inst|Selector37~0_combout  & ((\vm_inst|state.IDLE~regout ) # ((!\vm_inst|always2~0_combout  & btn_reg[3])))), GLOBAL(\clk~combout ), !GLOBAL(\rst~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\vm_inst|Selector37~0_combout ),
	.datab(\vm_inst|state.IDLE~regout ),
	.datac(\vm_inst|always2~0_combout ),
	.datad(btn_reg[3]),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\vm_inst|state.IDLE~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \vm_inst|state.IDLE .lut_mask = "4544";
defparam \vm_inst|state.IDLE .operation_mode = "normal";
defparam \vm_inst|state.IDLE .output_mode = "reg_only";
defparam \vm_inst|state.IDLE .register_cascade_mode = "off";
defparam \vm_inst|state.IDLE .sum_lutc_input = "datac";
defparam \vm_inst|state.IDLE .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y3_N7
maxii_lcell \vm_inst|change[3]~2 (
// Equation(s):
// \vm_inst|change[3]~2_combout  = ((!\vm_inst|state.IDLE~regout  & ((\collected~combout ) # (!\vm_inst|await_collect~regout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\vm_inst|state.IDLE~regout ),
	.datac(\vm_inst|await_collect~regout ),
	.datad(\collected~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\vm_inst|change[3]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \vm_inst|change[3]~2 .lut_mask = "3303";
defparam \vm_inst|change[3]~2 .operation_mode = "normal";
defparam \vm_inst|change[3]~2 .output_mode = "comb_only";
defparam \vm_inst|change[3]~2 .register_cascade_mode = "off";
defparam \vm_inst|change[3]~2 .sum_lutc_input = "datac";
defparam \vm_inst|change[3]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y3_N8
maxii_lcell \vm_inst|state.COINS (
// Equation(s):
// \vm_inst|state.COINS~regout  = DFFEAS((btn_reg[3] & ((\vm_inst|change[3]~2_combout ) # ((\vm_inst|credit[2]~1_combout  & !\vm_inst|next_state.DISP~2_combout )))) # (!btn_reg[3] & (((\vm_inst|credit[2]~1_combout  & !\vm_inst|next_state.DISP~2_combout )))), 
// GLOBAL(\clk~combout ), !GLOBAL(\rst~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(btn_reg[3]),
	.datab(\vm_inst|change[3]~2_combout ),
	.datac(\vm_inst|credit[2]~1_combout ),
	.datad(\vm_inst|next_state.DISP~2_combout ),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\vm_inst|state.COINS~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \vm_inst|state.COINS .lut_mask = "88f8";
defparam \vm_inst|state.COINS .operation_mode = "normal";
defparam \vm_inst|state.COINS .output_mode = "reg_only";
defparam \vm_inst|state.COINS .register_cascade_mode = "off";
defparam \vm_inst|state.COINS .sum_lutc_input = "datac";
defparam \vm_inst|state.COINS .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N2
maxii_lcell \vm_inst|credit[0] (
// Equation(s):
// \vm_inst|credit [0] = DFFEAS(((!\vm_inst|credit [0] & (\vm_inst|state.COINS~regout  & !btn_reg[2]))), GLOBAL(\clk~combout ), !GLOBAL(\rst~combout ), , \vm_inst|credit[2]~2_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\vm_inst|credit [0]),
	.datac(\vm_inst|state.COINS~regout ),
	.datad(btn_reg[2]),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vm_inst|credit[2]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\vm_inst|credit [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \vm_inst|credit[0] .lut_mask = "0030";
defparam \vm_inst|credit[0] .operation_mode = "normal";
defparam \vm_inst|credit[0] .output_mode = "reg_only";
defparam \vm_inst|credit[0] .register_cascade_mode = "off";
defparam \vm_inst|credit[0] .sum_lutc_input = "datac";
defparam \vm_inst|credit[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y3_N9
maxii_lcell \vm_inst|u_credit|WideOr6~0 (
// Equation(s):
// \vm_inst|u_credit|WideOr6~0_combout  = (\vm_inst|credit [1] & (((\vm_inst|credit [3])))) # (!\vm_inst|credit [1] & (\vm_inst|credit [2] $ (((\vm_inst|credit [0] & !\vm_inst|credit [3])))))

	.clk(gnd),
	.dataa(\vm_inst|credit [0]),
	.datab(\vm_inst|credit [1]),
	.datac(\vm_inst|credit [3]),
	.datad(\vm_inst|credit [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\vm_inst|u_credit|WideOr6~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \vm_inst|u_credit|WideOr6~0 .lut_mask = "f1c2";
defparam \vm_inst|u_credit|WideOr6~0 .operation_mode = "normal";
defparam \vm_inst|u_credit|WideOr6~0 .output_mode = "comb_only";
defparam \vm_inst|u_credit|WideOr6~0 .register_cascade_mode = "off";
defparam \vm_inst|u_credit|WideOr6~0 .sum_lutc_input = "datac";
defparam \vm_inst|u_credit|WideOr6~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y3_N8
maxii_lcell \vm_inst|u_credit|WideOr5~0 (
// Equation(s):
// \vm_inst|u_credit|WideOr5~0_combout  = (\vm_inst|credit [3] & (((\vm_inst|credit [1]) # (\vm_inst|credit [2])))) # (!\vm_inst|credit [3] & (\vm_inst|credit [2] & (\vm_inst|credit [0] $ (\vm_inst|credit [1]))))

	.clk(gnd),
	.dataa(\vm_inst|credit [0]),
	.datab(\vm_inst|credit [1]),
	.datac(\vm_inst|credit [3]),
	.datad(\vm_inst|credit [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\vm_inst|u_credit|WideOr5~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \vm_inst|u_credit|WideOr5~0 .lut_mask = "f6c0";
defparam \vm_inst|u_credit|WideOr5~0 .operation_mode = "normal";
defparam \vm_inst|u_credit|WideOr5~0 .output_mode = "comb_only";
defparam \vm_inst|u_credit|WideOr5~0 .register_cascade_mode = "off";
defparam \vm_inst|u_credit|WideOr5~0 .sum_lutc_input = "datac";
defparam \vm_inst|u_credit|WideOr5~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y3_N4
maxii_lcell \vm_inst|u_credit|WideOr4~0 (
// Equation(s):
// \vm_inst|u_credit|WideOr4~0_combout  = (\vm_inst|credit [2] & (((\vm_inst|credit [3])))) # (!\vm_inst|credit [2] & (\vm_inst|credit [1] & ((\vm_inst|credit [3]) # (!\vm_inst|credit [0]))))

	.clk(gnd),
	.dataa(\vm_inst|credit [0]),
	.datab(\vm_inst|credit [1]),
	.datac(\vm_inst|credit [3]),
	.datad(\vm_inst|credit [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\vm_inst|u_credit|WideOr4~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \vm_inst|u_credit|WideOr4~0 .lut_mask = "f0c4";
defparam \vm_inst|u_credit|WideOr4~0 .operation_mode = "normal";
defparam \vm_inst|u_credit|WideOr4~0 .output_mode = "comb_only";
defparam \vm_inst|u_credit|WideOr4~0 .register_cascade_mode = "off";
defparam \vm_inst|u_credit|WideOr4~0 .sum_lutc_input = "datac";
defparam \vm_inst|u_credit|WideOr4~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y3_N5
maxii_lcell \vm_inst|u_credit|WideOr3~0 (
// Equation(s):
// \vm_inst|u_credit|WideOr3~0_combout  = (\vm_inst|credit [1] & ((\vm_inst|credit [3]) # ((\vm_inst|credit [0] & \vm_inst|credit [2])))) # (!\vm_inst|credit [1] & (\vm_inst|credit [2] $ (((\vm_inst|credit [0] & !\vm_inst|credit [3])))))

	.clk(gnd),
	.dataa(\vm_inst|credit [0]),
	.datab(\vm_inst|credit [1]),
	.datac(\vm_inst|credit [3]),
	.datad(\vm_inst|credit [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\vm_inst|u_credit|WideOr3~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \vm_inst|u_credit|WideOr3~0 .lut_mask = "f9c2";
defparam \vm_inst|u_credit|WideOr3~0 .operation_mode = "normal";
defparam \vm_inst|u_credit|WideOr3~0 .output_mode = "comb_only";
defparam \vm_inst|u_credit|WideOr3~0 .register_cascade_mode = "off";
defparam \vm_inst|u_credit|WideOr3~0 .sum_lutc_input = "datac";
defparam \vm_inst|u_credit|WideOr3~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y3_N2
maxii_lcell \vm_inst|u_credit|WideOr2~0 (
// Equation(s):
// \vm_inst|u_credit|WideOr2~0_combout  = (\vm_inst|credit [0]) # ((\vm_inst|credit [1] & (\vm_inst|credit [3])) # (!\vm_inst|credit [1] & ((\vm_inst|credit [2]))))

	.clk(gnd),
	.dataa(\vm_inst|credit [0]),
	.datab(\vm_inst|credit [1]),
	.datac(\vm_inst|credit [3]),
	.datad(\vm_inst|credit [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\vm_inst|u_credit|WideOr2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \vm_inst|u_credit|WideOr2~0 .lut_mask = "fbea";
defparam \vm_inst|u_credit|WideOr2~0 .operation_mode = "normal";
defparam \vm_inst|u_credit|WideOr2~0 .output_mode = "comb_only";
defparam \vm_inst|u_credit|WideOr2~0 .register_cascade_mode = "off";
defparam \vm_inst|u_credit|WideOr2~0 .sum_lutc_input = "datac";
defparam \vm_inst|u_credit|WideOr2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y3_N0
maxii_lcell \vm_inst|u_credit|WideOr1~0 (
// Equation(s):
// \vm_inst|u_credit|WideOr1~0_combout  = (\vm_inst|credit [0] & ((\vm_inst|credit [1]) # (\vm_inst|credit [3] $ (!\vm_inst|credit [2])))) # (!\vm_inst|credit [0] & ((\vm_inst|credit [2] & ((\vm_inst|credit [3]))) # (!\vm_inst|credit [2] & (\vm_inst|credit 
// [1]))))

	.clk(gnd),
	.dataa(\vm_inst|credit [0]),
	.datab(\vm_inst|credit [1]),
	.datac(\vm_inst|credit [3]),
	.datad(\vm_inst|credit [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\vm_inst|u_credit|WideOr1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \vm_inst|u_credit|WideOr1~0 .lut_mask = "f8ce";
defparam \vm_inst|u_credit|WideOr1~0 .operation_mode = "normal";
defparam \vm_inst|u_credit|WideOr1~0 .output_mode = "comb_only";
defparam \vm_inst|u_credit|WideOr1~0 .register_cascade_mode = "off";
defparam \vm_inst|u_credit|WideOr1~0 .sum_lutc_input = "datac";
defparam \vm_inst|u_credit|WideOr1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y3_N6
maxii_lcell \vm_inst|u_credit|WideOr0~0 (
// Equation(s):
// \vm_inst|u_credit|WideOr0~0_combout  = (\vm_inst|credit [1] & (!\vm_inst|credit [3] & ((!\vm_inst|credit [2]) # (!\vm_inst|credit [0])))) # (!\vm_inst|credit [1] & ((\vm_inst|credit [3] $ (\vm_inst|credit [2]))))

	.clk(gnd),
	.dataa(\vm_inst|credit [0]),
	.datab(\vm_inst|credit [1]),
	.datac(\vm_inst|credit [3]),
	.datad(\vm_inst|credit [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\vm_inst|u_credit|WideOr0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \vm_inst|u_credit|WideOr0~0 .lut_mask = "073c";
defparam \vm_inst|u_credit|WideOr0~0 .operation_mode = "normal";
defparam \vm_inst|u_credit|WideOr0~0 .output_mode = "comb_only";
defparam \vm_inst|u_credit|WideOr0~0 .register_cascade_mode = "off";
defparam \vm_inst|u_credit|WideOr0~0 .sum_lutc_input = "datac";
defparam \vm_inst|u_credit|WideOr0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y2_N6
maxii_lcell \vm_inst|Add1~0 (
// Equation(s):
// \vm_inst|Add1~0_combout  = \sw~combout [0] $ ((\vm_inst|credit [0]))
// \vm_inst|Add1~2  = CARRY(((\vm_inst|credit [0])) # (!\sw~combout [0]))
// \vm_inst|Add1~2COUT1_21  = CARRY(((\vm_inst|credit [0])) # (!\sw~combout [0]))

	.clk(gnd),
	.dataa(\sw~combout [0]),
	.datab(\vm_inst|credit [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\vm_inst|Add1~0_combout ),
	.regout(),
	.cout(),
	.cout0(\vm_inst|Add1~2 ),
	.cout1(\vm_inst|Add1~2COUT1_21 ));
// synopsys translate_off
defparam \vm_inst|Add1~0 .lut_mask = "66dd";
defparam \vm_inst|Add1~0 .operation_mode = "arithmetic";
defparam \vm_inst|Add1~0 .output_mode = "comb_only";
defparam \vm_inst|Add1~0 .register_cascade_mode = "off";
defparam \vm_inst|Add1~0 .sum_lutc_input = "datac";
defparam \vm_inst|Add1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y2_N7
maxii_lcell \vm_inst|Add1~5 (
// Equation(s):
// \vm_inst|Add1~5_combout  = \vm_inst|credit [1] $ (\sw~combout [1] $ ((!\vm_inst|Add1~2 )))
// \vm_inst|Add1~7  = CARRY((\vm_inst|credit [1] & (\sw~combout [1] & !\vm_inst|Add1~2 )) # (!\vm_inst|credit [1] & ((\sw~combout [1]) # (!\vm_inst|Add1~2 ))))
// \vm_inst|Add1~7COUT1_22  = CARRY((\vm_inst|credit [1] & (\sw~combout [1] & !\vm_inst|Add1~2COUT1_21 )) # (!\vm_inst|credit [1] & ((\sw~combout [1]) # (!\vm_inst|Add1~2COUT1_21 ))))

	.clk(gnd),
	.dataa(\vm_inst|credit [1]),
	.datab(\sw~combout [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\vm_inst|Add1~2 ),
	.cin1(\vm_inst|Add1~2COUT1_21 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\vm_inst|Add1~5_combout ),
	.regout(),
	.cout(),
	.cout0(\vm_inst|Add1~7 ),
	.cout1(\vm_inst|Add1~7COUT1_22 ));
// synopsys translate_off
defparam \vm_inst|Add1~5 .cin0_used = "true";
defparam \vm_inst|Add1~5 .cin1_used = "true";
defparam \vm_inst|Add1~5 .lut_mask = "694d";
defparam \vm_inst|Add1~5 .operation_mode = "arithmetic";
defparam \vm_inst|Add1~5 .output_mode = "comb_only";
defparam \vm_inst|Add1~5 .register_cascade_mode = "off";
defparam \vm_inst|Add1~5 .sum_lutc_input = "cin";
defparam \vm_inst|Add1~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y3_N2
maxii_lcell \vm_inst|change[3]~0 (
// Equation(s):
// \vm_inst|change[3]~0_combout  = (\vm_inst|state.IDLE~regout ) # ((\vm_inst|await_collect~regout  & (!\collected~combout )) # (!\vm_inst|await_collect~regout  & ((!btn_reg[3]))))

	.clk(gnd),
	.dataa(\collected~combout ),
	.datab(\vm_inst|state.IDLE~regout ),
	.datac(\vm_inst|await_collect~regout ),
	.datad(btn_reg[3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\vm_inst|change[3]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \vm_inst|change[3]~0 .lut_mask = "dcdf";
defparam \vm_inst|change[3]~0 .operation_mode = "normal";
defparam \vm_inst|change[3]~0 .output_mode = "comb_only";
defparam \vm_inst|change[3]~0 .register_cascade_mode = "off";
defparam \vm_inst|change[3]~0 .sum_lutc_input = "datac";
defparam \vm_inst|change[3]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y2_N5
maxii_lcell \vm_inst|change[3]~1 (
// Equation(s):
// \vm_inst|change[3]~1_combout  = ((\vm_inst|Selector36~0_combout ) # ((btn_reg[2] & \vm_inst|state.COINS~regout ))) # (!\vm_inst|change[3]~0_combout )

	.clk(gnd),
	.dataa(btn_reg[2]),
	.datab(\vm_inst|state.COINS~regout ),
	.datac(\vm_inst|change[3]~0_combout ),
	.datad(\vm_inst|Selector36~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\vm_inst|change[3]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \vm_inst|change[3]~1 .lut_mask = "ff8f";
defparam \vm_inst|change[3]~1 .operation_mode = "normal";
defparam \vm_inst|change[3]~1 .output_mode = "comb_only";
defparam \vm_inst|change[3]~1 .register_cascade_mode = "off";
defparam \vm_inst|change[3]~1 .sum_lutc_input = "datac";
defparam \vm_inst|change[3]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y2_N1
maxii_lcell \vm_inst|change[1] (
// Equation(s):
// \vm_inst|change [1] = DFFEAS((\vm_inst|state.DISP~regout  & (((\vm_inst|Add1~5_combout )))) # (!\vm_inst|state.DISP~regout  & (\vm_inst|credit [1] & ((\vm_inst|state.COINS~regout )))), GLOBAL(\clk~combout ), !GLOBAL(\rst~combout ), , 
// \vm_inst|change[3]~1_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\vm_inst|credit [1]),
	.datab(\vm_inst|state.DISP~regout ),
	.datac(\vm_inst|Add1~5_combout ),
	.datad(\vm_inst|state.COINS~regout ),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vm_inst|change[3]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\vm_inst|change [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \vm_inst|change[1] .lut_mask = "e2c0";
defparam \vm_inst|change[1] .operation_mode = "normal";
defparam \vm_inst|change[1] .output_mode = "reg_only";
defparam \vm_inst|change[1] .register_cascade_mode = "off";
defparam \vm_inst|change[1] .sum_lutc_input = "datac";
defparam \vm_inst|change[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y2_N6
maxii_lcell \vm_inst|price~0 (
// Equation(s):
// \vm_inst|price~0_combout  = (\sw~combout [0] $ ((\sw~combout [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\sw~combout [0]),
	.datac(\sw~combout [1]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\vm_inst|price~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \vm_inst|price~0 .lut_mask = "3c3c";
defparam \vm_inst|price~0 .operation_mode = "normal";
defparam \vm_inst|price~0 .output_mode = "comb_only";
defparam \vm_inst|price~0 .register_cascade_mode = "off";
defparam \vm_inst|price~0 .sum_lutc_input = "datac";
defparam \vm_inst|price~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y2_N8
maxii_lcell \vm_inst|Add1~10 (
// Equation(s):
// \vm_inst|Add1~10_combout  = \vm_inst|credit [2] $ (\vm_inst|price~0_combout  $ ((!\vm_inst|Add1~7 )))
// \vm_inst|Add1~12  = CARRY((\vm_inst|credit [2] & ((\vm_inst|price~0_combout ) # (!\vm_inst|Add1~7 ))) # (!\vm_inst|credit [2] & (\vm_inst|price~0_combout  & !\vm_inst|Add1~7 )))
// \vm_inst|Add1~12COUT1_23  = CARRY((\vm_inst|credit [2] & ((\vm_inst|price~0_combout ) # (!\vm_inst|Add1~7COUT1_22 ))) # (!\vm_inst|credit [2] & (\vm_inst|price~0_combout  & !\vm_inst|Add1~7COUT1_22 )))

	.clk(gnd),
	.dataa(\vm_inst|credit [2]),
	.datab(\vm_inst|price~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\vm_inst|Add1~7 ),
	.cin1(\vm_inst|Add1~7COUT1_22 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\vm_inst|Add1~10_combout ),
	.regout(),
	.cout(),
	.cout0(\vm_inst|Add1~12 ),
	.cout1(\vm_inst|Add1~12COUT1_23 ));
// synopsys translate_off
defparam \vm_inst|Add1~10 .cin0_used = "true";
defparam \vm_inst|Add1~10 .cin1_used = "true";
defparam \vm_inst|Add1~10 .lut_mask = "698e";
defparam \vm_inst|Add1~10 .operation_mode = "arithmetic";
defparam \vm_inst|Add1~10 .output_mode = "comb_only";
defparam \vm_inst|Add1~10 .register_cascade_mode = "off";
defparam \vm_inst|Add1~10 .sum_lutc_input = "cin";
defparam \vm_inst|Add1~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y2_N4
maxii_lcell \vm_inst|change[2] (
// Equation(s):
// \vm_inst|change [2] = DFFEAS((\vm_inst|state.DISP~regout  & (((\vm_inst|Add1~10_combout )))) # (!\vm_inst|state.DISP~regout  & (\vm_inst|state.COINS~regout  & (\vm_inst|credit [2]))), GLOBAL(\clk~combout ), !GLOBAL(\rst~combout ), , 
// \vm_inst|change[3]~1_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\vm_inst|state.DISP~regout ),
	.datab(\vm_inst|state.COINS~regout ),
	.datac(\vm_inst|credit [2]),
	.datad(\vm_inst|Add1~10_combout ),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vm_inst|change[3]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\vm_inst|change [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \vm_inst|change[2] .lut_mask = "ea40";
defparam \vm_inst|change[2] .operation_mode = "normal";
defparam \vm_inst|change[2] .output_mode = "reg_only";
defparam \vm_inst|change[2] .register_cascade_mode = "off";
defparam \vm_inst|change[2] .sum_lutc_input = "datac";
defparam \vm_inst|change[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y2_N0
maxii_lcell \vm_inst|Decoder0~0 (
// Equation(s):
// \vm_inst|Decoder0~0_combout  = (\sw~combout [0] & (((!\sw~combout [1]))))

	.clk(gnd),
	.dataa(\sw~combout [0]),
	.datab(vcc),
	.datac(\sw~combout [1]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\vm_inst|Decoder0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \vm_inst|Decoder0~0 .lut_mask = "0a0a";
defparam \vm_inst|Decoder0~0 .operation_mode = "normal";
defparam \vm_inst|Decoder0~0 .output_mode = "comb_only";
defparam \vm_inst|Decoder0~0 .register_cascade_mode = "off";
defparam \vm_inst|Decoder0~0 .sum_lutc_input = "datac";
defparam \vm_inst|Decoder0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y2_N9
maxii_lcell \vm_inst|Add1~15 (
// Equation(s):
// \vm_inst|Add1~15_combout  = (\vm_inst|Decoder0~0_combout  $ (\vm_inst|Add1~12  $ (!\vm_inst|credit [3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\vm_inst|Decoder0~0_combout ),
	.datac(vcc),
	.datad(\vm_inst|credit [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\vm_inst|Add1~12 ),
	.cin1(\vm_inst|Add1~12COUT1_23 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\vm_inst|Add1~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \vm_inst|Add1~15 .cin0_used = "true";
defparam \vm_inst|Add1~15 .cin1_used = "true";
defparam \vm_inst|Add1~15 .lut_mask = "3cc3";
defparam \vm_inst|Add1~15 .operation_mode = "normal";
defparam \vm_inst|Add1~15 .output_mode = "comb_only";
defparam \vm_inst|Add1~15 .register_cascade_mode = "off";
defparam \vm_inst|Add1~15 .sum_lutc_input = "cin";
defparam \vm_inst|Add1~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y2_N3
maxii_lcell \vm_inst|change[3] (
// Equation(s):
// \vm_inst|change [3] = DFFEAS((\vm_inst|state.DISP~regout  & (((\vm_inst|Add1~15_combout )))) # (!\vm_inst|state.DISP~regout  & (\vm_inst|state.COINS~regout  & (\vm_inst|credit [3]))), GLOBAL(\clk~combout ), !GLOBAL(\rst~combout ), , 
// \vm_inst|change[3]~1_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\vm_inst|state.DISP~regout ),
	.datab(\vm_inst|state.COINS~regout ),
	.datac(\vm_inst|credit [3]),
	.datad(\vm_inst|Add1~15_combout ),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vm_inst|change[3]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\vm_inst|change [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \vm_inst|change[3] .lut_mask = "ea40";
defparam \vm_inst|change[3] .operation_mode = "normal";
defparam \vm_inst|change[3] .output_mode = "reg_only";
defparam \vm_inst|change[3] .register_cascade_mode = "off";
defparam \vm_inst|change[3] .sum_lutc_input = "datac";
defparam \vm_inst|change[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y2_N2
maxii_lcell \vm_inst|change[0] (
// Equation(s):
// \vm_inst|change [0] = DFFEAS((\vm_inst|state.DISP~regout  & (\vm_inst|Add1~0_combout )) # (!\vm_inst|state.DISP~regout  & (((\vm_inst|credit [0] & \vm_inst|state.COINS~regout )))), GLOBAL(\clk~combout ), !GLOBAL(\rst~combout ), , 
// \vm_inst|change[3]~1_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\vm_inst|Add1~0_combout ),
	.datab(\vm_inst|state.DISP~regout ),
	.datac(\vm_inst|credit [0]),
	.datad(\vm_inst|state.COINS~regout ),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vm_inst|change[3]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\vm_inst|change [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \vm_inst|change[0] .lut_mask = "b888";
defparam \vm_inst|change[0] .operation_mode = "normal";
defparam \vm_inst|change[0] .output_mode = "reg_only";
defparam \vm_inst|change[0] .register_cascade_mode = "off";
defparam \vm_inst|change[0] .sum_lutc_input = "datac";
defparam \vm_inst|change[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y1_N5
maxii_lcell \vm_inst|u_change|WideOr6~0 (
// Equation(s):
// \vm_inst|u_change|WideOr6~0_combout  = (\vm_inst|change [1] & (((\vm_inst|change [3])))) # (!\vm_inst|change [1] & (\vm_inst|change [2] $ (((!\vm_inst|change [3] & \vm_inst|change [0])))))

	.clk(gnd),
	.dataa(\vm_inst|change [1]),
	.datab(\vm_inst|change [2]),
	.datac(\vm_inst|change [3]),
	.datad(\vm_inst|change [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\vm_inst|u_change|WideOr6~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \vm_inst|u_change|WideOr6~0 .lut_mask = "e1e4";
defparam \vm_inst|u_change|WideOr6~0 .operation_mode = "normal";
defparam \vm_inst|u_change|WideOr6~0 .output_mode = "comb_only";
defparam \vm_inst|u_change|WideOr6~0 .register_cascade_mode = "off";
defparam \vm_inst|u_change|WideOr6~0 .sum_lutc_input = "datac";
defparam \vm_inst|u_change|WideOr6~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y1_N6
maxii_lcell \vm_inst|u_change|WideOr5~0 (
// Equation(s):
// \vm_inst|u_change|WideOr5~0_combout  = (\vm_inst|change [2] & ((\vm_inst|change [3]) # (\vm_inst|change [1] $ (\vm_inst|change [0])))) # (!\vm_inst|change [2] & (\vm_inst|change [1] & (\vm_inst|change [3])))

	.clk(gnd),
	.dataa(\vm_inst|change [1]),
	.datab(\vm_inst|change [2]),
	.datac(\vm_inst|change [3]),
	.datad(\vm_inst|change [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\vm_inst|u_change|WideOr5~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \vm_inst|u_change|WideOr5~0 .lut_mask = "e4e8";
defparam \vm_inst|u_change|WideOr5~0 .operation_mode = "normal";
defparam \vm_inst|u_change|WideOr5~0 .output_mode = "comb_only";
defparam \vm_inst|u_change|WideOr5~0 .register_cascade_mode = "off";
defparam \vm_inst|u_change|WideOr5~0 .sum_lutc_input = "datac";
defparam \vm_inst|u_change|WideOr5~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y1_N9
maxii_lcell \vm_inst|u_change|WideOr4~0 (
// Equation(s):
// \vm_inst|u_change|WideOr4~0_combout  = (\vm_inst|change [2] & (((\vm_inst|change [3])))) # (!\vm_inst|change [2] & (\vm_inst|change [1] & ((\vm_inst|change [3]) # (!\vm_inst|change [0]))))

	.clk(gnd),
	.dataa(\vm_inst|change [1]),
	.datab(\vm_inst|change [2]),
	.datac(\vm_inst|change [3]),
	.datad(\vm_inst|change [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\vm_inst|u_change|WideOr4~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \vm_inst|u_change|WideOr4~0 .lut_mask = "e0e2";
defparam \vm_inst|u_change|WideOr4~0 .operation_mode = "normal";
defparam \vm_inst|u_change|WideOr4~0 .output_mode = "comb_only";
defparam \vm_inst|u_change|WideOr4~0 .register_cascade_mode = "off";
defparam \vm_inst|u_change|WideOr4~0 .sum_lutc_input = "datac";
defparam \vm_inst|u_change|WideOr4~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y1_N3
maxii_lcell \vm_inst|u_change|WideOr3~0 (
// Equation(s):
// \vm_inst|u_change|WideOr3~0_combout  = (\vm_inst|change [1] & ((\vm_inst|change [3]) # ((\vm_inst|change [2] & \vm_inst|change [0])))) # (!\vm_inst|change [1] & (\vm_inst|change [2] $ (((!\vm_inst|change [3] & \vm_inst|change [0])))))

	.clk(gnd),
	.dataa(\vm_inst|change [1]),
	.datab(\vm_inst|change [2]),
	.datac(\vm_inst|change [3]),
	.datad(\vm_inst|change [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\vm_inst|u_change|WideOr3~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \vm_inst|u_change|WideOr3~0 .lut_mask = "e9e4";
defparam \vm_inst|u_change|WideOr3~0 .operation_mode = "normal";
defparam \vm_inst|u_change|WideOr3~0 .output_mode = "comb_only";
defparam \vm_inst|u_change|WideOr3~0 .register_cascade_mode = "off";
defparam \vm_inst|u_change|WideOr3~0 .sum_lutc_input = "datac";
defparam \vm_inst|u_change|WideOr3~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y1_N2
maxii_lcell \vm_inst|u_change|WideOr2~0 (
// Equation(s):
// \vm_inst|u_change|WideOr2~0_combout  = (\vm_inst|change [0]) # ((\vm_inst|change [1] & ((\vm_inst|change [3]))) # (!\vm_inst|change [1] & (\vm_inst|change [2])))

	.clk(gnd),
	.dataa(\vm_inst|change [1]),
	.datab(\vm_inst|change [2]),
	.datac(\vm_inst|change [3]),
	.datad(\vm_inst|change [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\vm_inst|u_change|WideOr2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \vm_inst|u_change|WideOr2~0 .lut_mask = "ffe4";
defparam \vm_inst|u_change|WideOr2~0 .operation_mode = "normal";
defparam \vm_inst|u_change|WideOr2~0 .output_mode = "comb_only";
defparam \vm_inst|u_change|WideOr2~0 .register_cascade_mode = "off";
defparam \vm_inst|u_change|WideOr2~0 .sum_lutc_input = "datac";
defparam \vm_inst|u_change|WideOr2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y1_N8
maxii_lcell \vm_inst|u_change|WideOr1~0 (
// Equation(s):
// \vm_inst|u_change|WideOr1~0_combout  = (\vm_inst|change [2] & ((\vm_inst|change [3]) # ((\vm_inst|change [1] & \vm_inst|change [0])))) # (!\vm_inst|change [2] & ((\vm_inst|change [1]) # ((!\vm_inst|change [3] & \vm_inst|change [0]))))

	.clk(gnd),
	.dataa(\vm_inst|change [1]),
	.datab(\vm_inst|change [2]),
	.datac(\vm_inst|change [3]),
	.datad(\vm_inst|change [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\vm_inst|u_change|WideOr1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \vm_inst|u_change|WideOr1~0 .lut_mask = "ebe2";
defparam \vm_inst|u_change|WideOr1~0 .operation_mode = "normal";
defparam \vm_inst|u_change|WideOr1~0 .output_mode = "comb_only";
defparam \vm_inst|u_change|WideOr1~0 .register_cascade_mode = "off";
defparam \vm_inst|u_change|WideOr1~0 .sum_lutc_input = "datac";
defparam \vm_inst|u_change|WideOr1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y1_N7
maxii_lcell \vm_inst|u_change|WideOr0~0 (
// Equation(s):
// \vm_inst|u_change|WideOr0~0_combout  = (\vm_inst|change [1] & (!\vm_inst|change [3] & ((!\vm_inst|change [0]) # (!\vm_inst|change [2])))) # (!\vm_inst|change [1] & (\vm_inst|change [2] $ ((\vm_inst|change [3]))))

	.clk(gnd),
	.dataa(\vm_inst|change [1]),
	.datab(\vm_inst|change [2]),
	.datac(\vm_inst|change [3]),
	.datad(\vm_inst|change [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\vm_inst|u_change|WideOr0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \vm_inst|u_change|WideOr0~0 .lut_mask = "161e";
defparam \vm_inst|u_change|WideOr0~0 .operation_mode = "normal";
defparam \vm_inst|u_change|WideOr0~0 .output_mode = "comb_only";
defparam \vm_inst|u_change|WideOr0~0 .register_cascade_mode = "off";
defparam \vm_inst|u_change|WideOr0~0 .sum_lutc_input = "datac";
defparam \vm_inst|u_change|WideOr0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y3_N4
maxii_lcell \vm_inst|led_state~2 (
// Equation(s):
// \vm_inst|led_state~2_combout  = (((\vm_inst|state.DISP~regout )) # (!\vm_inst|state.IDLE~regout ))

	.clk(gnd),
	.dataa(vcc),
	.datab(\vm_inst|state.IDLE~regout ),
	.datac(vcc),
	.datad(\vm_inst|state.DISP~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\vm_inst|led_state~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \vm_inst|led_state~2 .lut_mask = "ff33";
defparam \vm_inst|led_state~2 .operation_mode = "normal";
defparam \vm_inst|led_state~2 .output_mode = "comb_only";
defparam \vm_inst|led_state~2 .register_cascade_mode = "off";
defparam \vm_inst|led_state~2 .sum_lutc_input = "datac";
defparam \vm_inst|led_state~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y3_N3
maxii_lcell \vm_inst|led_motor~0 (
// Equation(s):
// \vm_inst|led_motor~0_combout  = (((\vm_inst|state.COINS~regout )) # (!\vm_inst|state.IDLE~regout ))

	.clk(gnd),
	.dataa(vcc),
	.datab(\vm_inst|state.IDLE~regout ),
	.datac(vcc),
	.datad(\vm_inst|state.COINS~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\vm_inst|led_motor~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \vm_inst|led_motor~0 .lut_mask = "ff33";
defparam \vm_inst|led_motor~0 .operation_mode = "normal";
defparam \vm_inst|led_motor~0 .output_mode = "comb_only";
defparam \vm_inst|led_motor~0 .register_cascade_mode = "off";
defparam \vm_inst|led_motor~0 .sum_lutc_input = "datac";
defparam \vm_inst|led_motor~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y3_N0
maxii_lcell \vm_inst|Selector39~0 (
// Equation(s):
// \vm_inst|Selector39~0_combout  = (\vm_inst|state.PICK~regout  & (((\vm_inst|m_active~regout ))))

	.clk(gnd),
	.dataa(\vm_inst|state.PICK~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\vm_inst|m_active~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\vm_inst|Selector39~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \vm_inst|Selector39~0 .lut_mask = "aa00";
defparam \vm_inst|Selector39~0 .operation_mode = "normal";
defparam \vm_inst|Selector39~0 .output_mode = "comb_only";
defparam \vm_inst|Selector39~0 .register_cascade_mode = "off";
defparam \vm_inst|Selector39~0 .sum_lutc_input = "datac";
defparam \vm_inst|Selector39~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y3_N3
maxii_lcell \vm_inst|led_motor (
// Equation(s):
// \vm_inst|led_motor~regout  = DFFEAS((\vm_inst|led_motor~regout  & ((\vm_inst|state.DISP~regout ) # ((\vm_inst|Selector39~0_combout  & \vm_inst|LessThan2~8_combout )))) # (!\vm_inst|led_motor~regout  & (\vm_inst|Selector39~0_combout  & 
// ((\vm_inst|LessThan2~8_combout )))), GLOBAL(\clk~combout ), !GLOBAL(\rst~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\vm_inst|led_motor~regout ),
	.datab(\vm_inst|Selector39~0_combout ),
	.datac(\vm_inst|state.DISP~regout ),
	.datad(\vm_inst|LessThan2~8_combout ),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\vm_inst|led_motor~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \vm_inst|led_motor .lut_mask = "eca0";
defparam \vm_inst|led_motor .operation_mode = "normal";
defparam \vm_inst|led_motor .output_mode = "reg_only";
defparam \vm_inst|led_motor .register_cascade_mode = "off";
defparam \vm_inst|led_motor .sum_lutc_input = "datac";
defparam \vm_inst|led_motor .synch_mode = "off";
// synopsys translate_on

// Location: PIN_66,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \hex_credit[0]~I (
	.datain(\vm_inst|u_credit|WideOr6~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(hex_credit[0]));
// synopsys translate_off
defparam \hex_credit[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_69,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \hex_credit[1]~I (
	.datain(\vm_inst|u_credit|WideOr5~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(hex_credit[1]));
// synopsys translate_off
defparam \hex_credit[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_68,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \hex_credit[2]~I (
	.datain(\vm_inst|u_credit|WideOr4~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(hex_credit[2]));
// synopsys translate_off
defparam \hex_credit[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_84,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \hex_credit[3]~I (
	.datain(\vm_inst|u_credit|WideOr3~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(hex_credit[3]));
// synopsys translate_off
defparam \hex_credit[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_64,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \hex_credit[4]~I (
	.datain(\vm_inst|u_credit|WideOr2~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(hex_credit[4]));
// synopsys translate_off
defparam \hex_credit[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_71,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \hex_credit[5]~I (
	.datain(\vm_inst|u_credit|WideOr1~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(hex_credit[5]));
// synopsys translate_off
defparam \hex_credit[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_67,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \hex_credit[6]~I (
	.datain(!\vm_inst|u_credit|WideOr0~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(hex_credit[6]));
// synopsys translate_off
defparam \hex_credit[6]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_35,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \hex_change[0]~I (
	.datain(\vm_inst|u_change|WideOr6~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(hex_change[0]));
// synopsys translate_off
defparam \hex_change[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_34,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \hex_change[1]~I (
	.datain(\vm_inst|u_change|WideOr5~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(hex_change[1]));
// synopsys translate_off
defparam \hex_change[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \hex_change[2]~I (
	.datain(\vm_inst|u_change|WideOr4~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(hex_change[2]));
// synopsys translate_off
defparam \hex_change[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \hex_change[3]~I (
	.datain(\vm_inst|u_change|WideOr3~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(hex_change[3]));
// synopsys translate_off
defparam \hex_change[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \hex_change[4]~I (
	.datain(\vm_inst|u_change|WideOr2~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(hex_change[4]));
// synopsys translate_off
defparam \hex_change[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \hex_change[5]~I (
	.datain(\vm_inst|u_change|WideOr1~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(hex_change[5]));
// synopsys translate_off
defparam \hex_change[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_33,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \hex_change[6]~I (
	.datain(!\vm_inst|u_change|WideOr0~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(hex_change[6]));
// synopsys translate_off
defparam \hex_change[6]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_88,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \led[0]~I (
	.datain(btn_reg[3]),
	.oe(vcc),
	.combout(),
	.padio(led[0]));
// synopsys translate_off
defparam \led[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_70,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \led[1]~I (
	.datain(btn_reg[0]),
	.oe(vcc),
	.combout(),
	.padio(led[1]));
// synopsys translate_off
defparam \led[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \led[2]~I (
	.datain(btn_reg[1]),
	.oe(vcc),
	.combout(),
	.padio(led[2]));
// synopsys translate_off
defparam \led[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_81,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \led[3]~I (
	.datain(btn_reg[2]),
	.oe(vcc),
	.combout(),
	.padio(led[3]));
// synopsys translate_off
defparam \led[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_90,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \led[4]~I (
	.datain(!\vm_inst|led_state~2_combout ),
	.oe(vcc),
	.combout(),
	.padio(led[4]));
// synopsys translate_off
defparam \led[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \led[5]~I (
	.datain(!\vm_inst|led_motor~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(led[5]));
// synopsys translate_off
defparam \led[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_91,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \led[6]~I (
	.datain(\collected~combout ),
	.oe(vcc),
	.combout(),
	.padio(led[6]));
// synopsys translate_off
defparam \led[6]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_85,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \led[7]~I (
	.datain(\vm_inst|led_motor~regout ),
	.oe(vcc),
	.combout(),
	.padio(led[7]));
// synopsys translate_off
defparam \led[7]~I .operation_mode = "output";
// synopsys translate_on

endmodule
