// Seed: 36982991
module module_0 (
    input uwire id_0,
    input wand id_1,
    output supply0 id_2
);
  generate
    begin : LABEL_0
      assign id_2 = id_0;
      wire  id_4;
      logic id_5;
      assign id_2 = -1;
    end
  endgenerate
  tri0 id_6 = 1, id_7;
  assign id_2 = id_0;
  assign id_7 = -1 == id_1;
  assign id_6 = id_0;
  assign id_6 = id_7;
  parameter id_8 = -1;
endmodule
module module_1 #(
    parameter id_2 = 32'd50
) (
    output wire id_0,
    input wand id_1,
    input tri _id_2,
    input wire id_3,
    input supply1 id_4,
    input wand id_5,
    inout supply0 id_6,
    output supply0 id_7[1 : -1],
    output tri0 id_8,
    output wire id_9,
    input wand id_10,
    input supply1 id_11,
    output wor id_12,
    input wire id_13,
    input uwire id_14,
    input tri0 id_15,
    input wand id_16,
    input supply1 id_17,
    input uwire id_18,
    input tri0 id_19,
    output tri0 id_20,
    output wire id_21,
    output wire id_22
);
  always $clog2(16);
  ;
  module_0 modCall_1 (
      id_3,
      id_10,
      id_20
  );
  wire [id_2 : -1] id_24, id_25[-1 : 1];
  logic id_26;
  ;
endmodule : SymbolIdentifier
