INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Desktop/DP/project_1.3/project_1.3.srcs/sources_1/imports/sources_1/imports/nibbles/FullAdder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FullAdder
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Desktop/DP/project_1.3/project_1.3.srcs/sources_1/imports/sources_1/new/mux16to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux16to1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Desktop/DP/project_1.3/project_1.3.srcs/sources_1/imports/sources_1/new/LogicUnitI.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LogicUnitI
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Desktop/DP/project_1.3/project_1.3.srcs/sources_1/imports/sources_1/new/ArithmeticUnitI.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ArithmeticUnitI
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Desktop/DP/project_1.3/project_1.3.srcs/sources_1/imports/sources_1/new/Decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Decoder
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Desktop/DP/project_1.3/project_1.3.srcs/sources_1/imports/sources_1/imports/files/Register16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Register16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Desktop/DP/project_1.3/project_1.3.srcs/sources_1/imports/sources_1/new/mux16to1_16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux16to1_16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Desktop/DP/project_1.3/project_1.3.srcs/sources_1/imports/sources_1/new/Zero.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Zero
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Desktop/DP/project_1.3/project_1.3.srcs/sources_1/imports/sources_1/new/Shifter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Shifter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Desktop/DP/project_1.3/project_1.3.srcs/sources_1/imports/sources_1/new/LogicUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LogicUnit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Desktop/DP/project_1.3/project_1.3.srcs/sources_1/imports/sources_1/new/Buf.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Buf
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Desktop/DP/project_1.3/project_1.3.srcs/sources_1/imports/sources_1/new/ArithmeticUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ArithmeticUnit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Desktop/DP/project_1.3/project_1.3.srcs/sources_1/imports/sources_1/new/RegisterFile.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegisterFile
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Desktop/DP/project_1.3/project_1.3.srcs/sources_1/imports/sources_1/new/FunctionalUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FunctionalUnit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Desktop/DP/project_1.3/project_1.3.srcs/sources_1/imports/sources_1/new/DataMemory.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DataMemory
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Desktop/DP/project_1.3/project_1.3.srcs/sources_1/imports/sources_1/new/DataPath.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DataPath
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Desktop/DP/project_1.3/project_1.3.srcs/sim_1/imports/new/SimulDataPath.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity SimulDataPath
