[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of LMK05028RGCT production of TEXAS INSTRUMENTS from the text:IN0\nIN1\nIN2\nIN3\nI2C/SPI\nLOGIC I/O\nSTATUS PLL1\n÷RTCXO_IN\n PLL2XO\nOUT7\nOUT1OUT6\nOUT5\nOUT4\nOUT3\nOUT2\nOUT0VDD\n3.3 VVDDO\n1.8 / 2.5 / 3.3 V\nRegistersEEPROM, \nROM\nDevice Control and StatusPower Conditioning\n TCXO/\nOCXO\n÷OD\n ÷ROutput\nMuxes÷OD\n÷OD\n÷OD LMK05028\nLow-Jitter Dual-Channel \nNetwork Synchronizer Clock ÷OD\n÷OD \n \n \n  \n \n \n \n \n  \n  \n 4\n5\n0\n1\n2\n3÷\n÷APLL\nVCOREF\nDPLLTCXO\nDPLL\n÷\n÷APLL\nVCOREF\nDPLLTCXO\nDPLLHitless \nSwitching\n0:50:50:30:30:30:3\nDifferential or \nLVCMOS\nDifferential or \nLVCMOSDCO\nDCOTCXO XO\nProduct\nFolder\nOrder\nNow\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, use insafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.LMK05028\nSNAS724A –FEBRUARY 2018 –REVISED APRIL 2018\nLMK05028 Low-Jitter Dual-Channel Network Synchronizer Clock WithEEPROM\n11Features\n1•Two Independent PLL Channels Featuring:\n–Jitter: 150-fs RMS forOutputs ≥100MHz\n–Phase Noise: –112dBc/Hz at100-Hz Offset\nfor122.88 MHz\n–Hitless Switching: 50-ps Phase Transient With\nPhase Cancellation\n–Programmable Loop Bandwidth With Fastlock\n–Standards-Compliant Synchronization and\nHoldover Using aLow-Cost TCXO/OCXO\n–Any Input toAny Output Frequency Translation\n•Four Reference Clock Inputs\n–Priority-Based Input Selection\n–Digital Holdover onLoss ofReference\n•Eight Clock Outputs With Programmable Drivers\n–UptoSixDifferent Output Frequencies\n–AC-LVDS, AC-CML, AC-LVPECL, HCSL, and\n1.8-V or2.5-V LVCMOS Output Formats\n•EEPROM/ROM forCustom Clocks onPower-Up(2)\n•Flexible Configuration Options\n–1Hz(1PPS) to750MHz onInput andOutput\n–XO: 10to100MHz, TCXO: 10to54MHz\n–DCO Mode: <1ppt/Step forFine Frequency\nandPhase Steering (IEEE 1588 Slave)\n–Zero Delay forDeterministic Phase Offset\n–Robust Clock Monitoring andStatus\n–I2CorSPIInterface\n•Excellent Power Supply Noise Rejection (PSNR)\n•3.3-V Supply With 1.8-V, 2.5-V, or3.3-V Outputs\n•Industrial Temperature Range: –40°Cto+85°C2Applications\n•SyncE (G.8262), SONET/SDH (Stratum 3/3E,\nG.813, GR-1244, GR-253), IEEE 1588 PTP Slave\nClock, orOptical Transport Network (G.709)\n•Telecom andEnterprise Line Cards\n•Wireless Base Station (BTS), Wireless Backhaul\n•Test andMeasurement, Broadcast Infrastructure,\nandMedical Ultrasound\n•Jitter andWander Attenuation, Precise Frequency\nTranslation, andLow-Jitter Clock Generation for\nFPGA, DSP, ASIC, andCPU Devices\n3Description\nThe LMK05028 isahigh-performance network\nsynchronizer clock device thatprovides jitter cleaning,\nclock generation, advanced clock monitoring, and\nsuperior hitless switching performance tomeet the\nstringent timing requirements ofcommunications\ninfrastructure andindustrial applications. The device \'s\nlowjitter and high PSNR reduce biterror rates (BER)\ninhigh-speed serial links.\nThe device has twoPLL channels and generates up\ntoeight output clocks with 150-fs RMS jitter. Each\nPLL domain canselect from anyfour reference inputs\ntosynchronize itsoutputs.\nDevice Information(1)\nPART NUMBER PACKAGE BODY SIZE (NOM)\nLMK05028 VQFN (64) 9.00 mm×9.00 mm\n(1)Forallavailable packages, see theorderable addendum at\ntheendofthedata sheet.\n(2)Contact TIField Sales toinquire about custom factory pre-\nprogrammed devices.\nSimplified Block Diagram\n2LMK05028\nSNAS724A –FEBRUARY 2018 –REVISED APRIL 2018 www.ti.com\nProduct Folder Links: LMK05028Submit Documentation Feedback Copyright ©2018, Texas Instruments IncorporatedTable ofContents\n1Features .................................................................. 1\n2Applications ........................................................... 1\n3Description ............................................................. 1\n4Revision History ..................................................... 2\n5Description (continued) ......................................... 3\n6PinConfiguration andFunctions ......................... 4\n6.1 Device Start-Up Modes ............................................. 7\n7Specifications ......................................................... 8\n7.1 Absolute Maximum Ratings ...................................... 8\n7.2 ESD Ratings .............................................................. 8\n7.3 Recommended Operating Conditions ....................... 8\n7.4 Thermal Information .................................................. 9\n7.5 Electrical Characteristics ........................................... 9\n7.6 Timing Diagrams ..................................................... 15\n7.7 Typical Characteristics ............................................ 17\n8Parameter Measurement Information ................ 18\n8.1 Output Clock Test Configurations ........................... 18\n9Detailed Description ............................................ 20\n9.1 Overview ................................................................. 20\n9.2 Functional Block Diagrams ..................................... 21\n9.3 Feature Description ................................................. 28\n9.4 Device Functional Modes ........................................ 559.5 Programming .......................................................... 64\n9.6 Register Maps ......................................................... 71\n10Application andImplementation ........................ 72\n10.1 Application Information .......................................... 72\n10.2 Typical Application ............................................... 75\n10.3 Do\'sandDon\'ts..................................................... 81\n11Power Supply Recommendations ..................... 81\n11.1 Power Supply Bypassing ...................................... 81\n12Layout ................................................................... 82\n12.1 Layout Guidelines ................................................. 82\n12.2 Layout Example .................................................... 83\n12.3 Thermal Reliability ................................................. 83\n13Device andDocumentation Support ................. 84\n13.1 Device Support ...................................................... 84\n13.2 Documentation Support ........................................ 84\n13.3 Receiving Notification ofDocumentation Updates 84\n13.4 Community Resources .......................................... 84\n13.5 Trademarks ........................................................... 84\n13.6 Electrostatic Discharge Caution ............................ 84\n13.7 Glossary ................................................................ 84\n14Mechanical, Packaging, andOrderable\nInformation ........................................................... 85\n4Revision History\nNOTE: Page numbers forprevious revisions may differ from page numbers inthecurrent version.\nChanges from Original (February 2018) toRevision A Page\n•Changed device status from Advanced Information toProduction Data ................................................................................ 1\n3LMK05028\nwww.ti.com SNAS724A –FEBRUARY 2018 –REVISED APRIL 2018\nProduct Folder Links: LMK05028Submit Documentation Feedback Copyright ©2018, Texas Instruments Incorporated5Description (continued)\nEach PLL channel supports programmable loop bandwidth forjitter and wander attenuation and fractional\nfrequency translation forflexible frequency configuration. Synchronization options supported oneach PLL\nchannel includes hitless switching with phase cancellation, digital holdover, DCO mode with <1ppt/step for\nprecise clock steering (IEEE 1588 PTP slave), and zero-delay mode fordeterministic input-to-output phase\noffset. The advanced reference input monitoring block ensures robust clock fault detection andhelps tominimize\noutput clock disturbance when aloss ofreference (LOR) occurs.\nThe device can use alow-frequency TCXO/OCXO todetermine thefree-run orholdover frequency stability to\nmaintain standards-compliant synchronization during LOR, orastandard XOwhen holdover frequency stability\nand wander arenotcritical. The device isfully programmable through I2CorSPIinterface and supports custom\nfrequency configuration onpower-up with the internal EEPROM orROM. The EEPROM isfactory pre-\nprogrammable andin-system programmable.\nAC-LVPECL output, fIN=25MHz, fTCXO =10MHz (OCXO), fXO=48.0048 MHz, fTCXO-TDC =20MHz\nFigure 1.122.88-MHz Output Phase Noise (3-Loop)\n64 HW_SW_CTRL 17 INSEL0_11 IN0_P 48  CAP_APLL163 VDDO_7 18 TCXO_IN2 IN0_N 47  LF162 OUT7_P 19 VDD_TCXO3 VDD_IN0 46  PDN61 OUT7_N 20 INSEL0_04 VDD_IN3 45  GPIO0/SYNCN60 GPIO2/SDO 21 VDDO_05 IN3_P 44  XO_N59 VDDO_6 22 OUT0_P6 IN3_N 43  XO_P58 OUT6_N 23 OUT0_N7 CAP_DIG 42  VDD_XO57 OUT6_P 24 GPIO1/SCS8 VDD_DIG 41  GPIO4/FDEC156 STATUS1 25 VDDO_19 VDD_IN2 40  GPIO3/FINC155 STATUS0 26 OUT1_N10 IN2_P 39  LF254 OUT5_P 27 OUT1_P11 IN2_N 38  CAP_APLL253 OUT5_N 28 INSEL1_012 GPIO5/FINC2 37  VDD_APLL252 OUT4_N 29 INSEL1_113 GPIO6/FDEC2 36  SCL/SCK51 OUT4_P 30 VDDO_2314 IN1_P 35  SDA/SDI50 VDDO_45 31 OUT2_P15 IN1_N 34  OUT3_P49 VDD_APLL1 32 OUT2_N16 VDD_IN1 33  OUT3_N\nNot to scaleGND\n4LMK05028\nSNAS724A –FEBRUARY 2018 –REVISED APRIL 2018 www.ti.com\nProduct Folder Links: LMK05028Submit Documentation Feedback Copyright ©2018, Texas Instruments Incorporated(1) G=Ground, P=Power, I=Input, O=Output, I/O=Input orOutput, A=Analog.6PinConfiguration andFunctions\nRGC Package\n64-Pin VQFN\nTopView\nPinFunctions\nPIN\nTYPE(1)DESCRIPTION\nNAME NO.\nPOWER\nGND PAD GGround /Thermal Pad.\nThe exposed padmust beconnected toPCB ground forproper electrical andthermal performance.\nA7x7viapattern isrecommended toconnect theICground padtothePCB ground layers.\nVDD_IN0 3 P\nCore Supply (3.3V)forReference Inputs 0to3.\nPlace anearby 0.1-µFbypass capacitor oneach pin.VDD_IN1 16 P\nVDD_IN2 9 P\nVDD_IN3 4 P\n5LMK05028\nwww.ti.com SNAS724A –FEBRUARY 2018 –REVISED APRIL 2018\nProduct Folder Links: LMK05028Submit Documentation Feedback Copyright ©2018, Texas Instruments IncorporatedPinFunctions (continued)\nPIN\nTYPE(1)DESCRIPTION\nNAME NO.\nVDD_XO 42 P Core Supply (3.3V)forXOandTCXO Inputs.\nPlace anearby 0.1-µFbypass capacitor oneach pin. VDD_TCXO 19 P\nVDD_APLL1 49 P\nCore Supply (3.3V)forPLL1, PLL2, andDigital Blocks.\nPlace anearby 0.1-µFbypass capacitor oneach pin.VDD_APLL2 37 P\nVDD_DIG 8 P\nVDDO_0 21 P\nOutput Supply (1.8, 2.5,or3.3V)forClock Outputs 0to7.\nPlace anearby 0.1-µFbypass capacitor oneach pin.VDDO_1 25 P\nVDDO_23 30 P\nVDDO_45 50 P\nVDDO_6 59 P\nVDDO_7 63 P\nCORE BLOCKS\nLF1 47 A External Loop Filter Capacitor forAPLL1 andAPLL2.\nPlace anearby 0.1-µFcapacitor oneach pin. LF2 39 A\nCAP_APLL1 48 A\nExternal Bypass Capacitors forAPLL1, APLL2, andDigital Blocks.\nPlace anearby 10-µFbypass capacitor oneach pin.CAP_APLL2 38 A\nCAP_DIG 7 A\nINPUT BLOCKS\nIN0_P 1 I\nDPLL Reference Clock Inputs 0to3.\nEach input paircanaccept adifferential orsingle-ended clock signal forsynchronizing theDPLLs.\nEach pairhasaprogrammable input type with internal termination tosupport AC- orDC-coupled\nclocks. Asingle-ended LVCMOS clock canbeapplied tothePinput with theNinput pulled down to\nground. Anunused input paircanbeleftfloating. LVCMOS input mode isrecommended forinput\nfrequencies from 5MHz down to1Hz(1PPS orpulse-per-second).IN0_N 2 I\nIN1_P 14 I\nIN1_N 15 I\nIN2_P 10 I\nIN2_N 11 I\nIN3_P 5 I\nIN3_N 6 I\nXO_P 43 I XOInput.\nThis input paircanaccept adifferential orsingle-ended clock signal from alow-jitter local oscillator\ntolock theAPLLs. This input hasaprogrammable input type with internal termination tosupport\nAC- orDC-coupled clocks. Asingle-ended LVCMOS clock (upto2.5V)canbeapplied totheP\ninput with theNinput pulled down toground.XO_N 44 I\nTCXO_IN 18 ITCXO Input.\nThis input canaccept anAC-coupled sinewave, clipped-sinewave, orsingle-ended clock signal from\nastable oscillator (TCXO/OCXO) tolock theTCXO-DPLL ifused byaDPLL configuration. The\ninput swing must beless than 1.3Vpp before AC-coupling totheinput pin,which hasweak internal\nbiasing of0.6Vandnointernal termination. Leave pinfloating ifunused.\nOUTPUT BLOCKS\nOUT0_P 22 O\nClock Outputs 0to3Bank.\nEach programmable output driver paircansupport AC-LVDS, AC-CML, AC-LVPECL, HCSL, or\n1.8/2.5-V LVCMOS clocks (one ortwoperpair). Unused differential outputs should beterminated if\nactive orleftfloating ifdisabled through registers.\nThe OUT[0:3] bank requires atleast oneclock from thePLL2 domain ifenabled. This bank is\npreferred forPLL2 clocks tominimize output crosstalk.OUT0_N 23 O\nOUT1_P 27 O\nOUT1_N 26 O\nOUT2_P 31 O\nOUT2_N 32 O\nOUT3_P 34 O\nOUT3_N 33 O\n6LMK05028\nSNAS724A –FEBRUARY 2018 –REVISED APRIL 2018 www.ti.com\nProduct Folder Links: LMK05028Submit Documentation Feedback Copyright ©2018, Texas Instruments IncorporatedPinFunctions (continued)\nPIN\nTYPE(1)DESCRIPTION\nNAME NO.\n(2) Internal resistors: PDN pinhas200-kΩpullup toVDD. Each HW_SW_CTRL, GPIO, andSTATUS pinhasa150-kΩbias toVIM\n(approximately 0.8V)when PDN =0or400-kΩpulldown when PDN =1.Each INSEL pinhasan85-kΩpullup to1.8Vwhen PDN =0\nor400-kΩpulldown when PDN =1.\n(3) Unless otherwise noted: Logic inputs are2-level, 1.8-V compatible inputs. Logic outputs are3.3-V LVCMOS levels.OUT4_P 51 O\nClock Outputs 4to7Bank.\nEach programmable output driver paircansupport AC-LVDS, AC-CML, AC-LVPECL, HCSL, or\n1.8/2.5-V LVCMOS clocks (one ortwoperpair). Unused differential outputs should beterminated if\nactive orleftfloating ifdisabled through registers.\nThe OUT[4:7] bank requires atleast oneclock from thePLL1 domain. This bank ispreferred for\nPLL1 clocks tominimize output crosstalk.OUT4_N 52 O\nOUT5_P 54 O\nOUT5_N 53 O\nOUT6_P 57 O\nOUT6_N 58 O\nOUT7_P 62 O\nOUT7_N 61 O\nLOGIC CONTROL /STATUS(2)(3)\nHW_SW_CTRL 64 IDevice Start-Up Mode Select (3-level, 1.8-V compatible).\nThis input selects thedevice start-up mode thatdetermines thememory page used toinitialize the\nregisters, serial interface, andlogic pinfunctions. The input level issampled only atdevice power-\nonreset (POR).\nSee Table 1forstart-up mode descriptions andlogic pinfunctions.\nPDN 46 IDevice Power-Down (active low).\nWhen PDN ispulled low, thedevice isinhard reset andallblocks including theserial interface are\npowered down. When PDN ispulled high, thedevice isstarted according todevice mode selected\nbyHW_SW_CTRL andbegins normal operation with allinternal circuits reset totheir initial state.\nSDA/SDI 35 I/OI2CSerial Data I/O(SDA) orSPISerial Data Input (SDI). See Table 1.\nThe default 7-bit I2Caddress is11000xxb, where theMSB bits(11000b) areinitialized from on-chip\nEEPROM andtheLSB bits(xxb) aredetermined bythelogic input pins. When HW_SW_CTRL is0,\ntheLSBs aredetermined bytheGPIO[2:1] input levels during POR. When HW_SW_CTRL is1,the\nLSBs arefixed to00b.\nSCL/SCK 36 I I2CSerial Clock Input (SCL) orSPISerial Clock Input (SCK). See Table 1.\nGPIO0/SYNCN 45 I\nMultifunction Inputs orOutputs.\nSee Table 1.GPIO1/SCS 24 I\nGPIO2/SDO 60 I/O\nGPIO3/FINC1 40 I\nGPIO4/FDEC1 41 I\nGPIO5/FINC2 12 I/O\nGPIO6/FDEC2 13 I/O\nSTATUS1 56 I/O Status Outputs [1:0].\nEach output hasprogrammable status signal selection, driver type (3.3-V LVCMOS oropen-drain),\nandstatus polarity. Open-drain requires anexternal pullup resistor. Leave pinfloating ifunused.STATUS0 55 I/O\nINSEL0_1 17 I Manual Reference Input Selection forDPLL1.\nINSEL0_[1:0] =00b(IN0), 01b(IN1), 10b(IN2), or11b(IN3). Leave pinfloating ifunused. INSEL0_0 20 I\nINSEL1_1 29 I Manual Reference Input Selection forDPLL2.\nINSEL1_[1:0] =00b(IN0), 01b(IN1), 10b(IN2), or11b(IN3). Leave pinfloating ifunused. INSEL1_0 28 I\n7LMK05028\nwww.ti.com SNAS724A –FEBRUARY 2018 –REVISED APRIL 2018\nProduct Folder Links: LMK05028Submit Documentation Feedback Copyright ©2018, Texas Instruments Incorporated(1) The input levels onthese pins aresampled only during POR.\n(2) These GPIO pins areonly functional when theDCO feature andFINC/FDEC pincontrols areenabled byregisters.\n(3) Asstatus outputs, theGPIO[6:5] pins have thesame configuration options astheSTATUS[1:0] pins.6.1 Device Start-Up Modes\nThe HW_SW_CTRL input pinselects thedevice start-up mode that determines thememory page used to\ninitialize theregisters, serial interface, and logic pinfunctions atpower-on reset. The initial register settings\ndetermine thedevice\'s frequency configuration stored intheinternal EEPROM (NVM) orROM. After start-up, the\ndevice registers can beaccessed through the selected serial interface fordevice status monitoring or\nprogramming, andthelogic pins willfunction asdefined bythemode configuration.\nTable 1.Device Start-Up Modes\nHW_SW_CTRL\nINPUT LEVEL(1)START-UP\nMODEMODE DESCRIPTION\n0EEPROM +I2C\n(Soft pinmode)Registers areinitialized from EEPROM, andI2Cinterface isenabled. Logic pins:\n•SDA, SCL: I2CData, I2CClock (open-drain). Pins require external pullups >1kΩ.\n•GPIO0: Output SYNC Input (active low). Tiepinhigh externally ifnotused.\n•GPIO[2:1](1):I2CAddress LSB Select Input (00, 01,10,11b)\n•GPIO[4:3](2):DPLL1 DCO Frequency Decrement andIncrement Inputs (active high)\n•GPIO[6:5](2)(3):DPLL2 DCO Frequency Decrement and Increment Inputs (active high), or\nStatus Outputs\nFloat\n(VIM)EEPROM +SPI\n(Soft pinmode)Registers areinitialized from EEPROM, andSPIinterface isenabled. Logic pins:\n•SDA, SCL: SPIData Input (SDI), SPIClock (SCK)\n•GPIO1: SPIChip Select (SCS)\n•GPIO2: SPIData Output (SDO)\n•GPIO[6:3, 0]:Same asforHW_SW_CTRL =0\n1ROM +I2C\n(Hard pinmode)Registers areinitialized from theROM page selected byGPIO pins, andI2Cinterface isenabled.\nLogic pins:\n•SDA, SCL: I2CData, I2CClock (open-drain). Pins require external pullups >1kΩ.\n•GPIO[3:0](1):ROM Page Select Input (0000 to1111b)\n•GPIO[6:5](3):Status Outputs\n•GPIO4: Notused during POR\nAfter POR, GPIO[6:3] canfunction thesame asforHW_SW_CTRL =0ifenabled byregisters.\nNOTE\nToensure proper start-up intoEEPROM +SPIMode, theHW_SW_CTRL, STATUS0, and\nSTATUS1 pins must allbefloating orbiased toVIM(0.8-V typical) before thePDN pinis\npulled high. These three pins momentarily operate as3-level inputs and getsampled at\nthelow-to-high transition ofPDN todetermine thedevice start-up mode during POR. If\nanyofthese pins areconnected toahost device (MCU orFPGA), TIrecommends using\nexternal biasing resistors oneach pin(10-kΩpullup to3.3Vwith 3.3-kΩpulldown toGND)\ntosettheinputs toVIMduring POR. After power-up, theSTATUS pins can operate as\nLVCMOS outputs tooverdrive theexternal resistor bias fornormal status operation.\n8LMK05028\nSNAS724A –FEBRUARY 2018 –REVISED APRIL 2018 www.ti.com\nProduct Folder Links: LMK05028Submit Documentation Feedback Copyright ©2018, Texas Instruments Incorporated(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings\nonly, which donotimply functional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended\nOperating Conditions. Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.\n(2) VDD refers toallcore supply pins orvoltages. AllVDD core supplies should bepowered-on before thePDN ispulled high totrigger the\ninternal power-on reset (POR).\n(3) VDDO refers toalloutput supply pins orvoltages. VDDO_x refers totheoutput supply foraspecific output channel, where xdenotes\nthechannel index.7Specifications\n7.1 Absolute Maximum Ratings\nOver operating free-air temperature range (unless otherwise noted)(1)\nMIN MAX UNIT\nVDD(2)Core supply voltages -0.3 3.6 V\nVDDO(3)Output supply voltages -0.3 3.6 V\nVIN Input voltage range forclock andlogic inputs -0.3 VDD+0.3 V\nVOUT_LOGIC Output voltage range forlogic outputs -0.3 VDD+0.3 V\nVOUT Output voltage range forclock outputs -0.3 VDDO+0.3 V\nTj Junction temperature 150 °C\nTstg Storage temperture range -65 150 °C\n(1) JEDEC document JEP155 states that500-V HBM allows safe manufacturing with astandard ESD control process.\n(2) JEDEC document JEP157 states that250-V CDM allows safe manufacturing with astandard ESD control process.7.2 ESD Ratings\nVALUE UNIT\nV(ESD)Electrostatic\ndischargeHuman body model (HBM), perANSI/ESDA/JEDEC JS-001, allpins(1)±2000\nV Charged device model (CDM), perJEDEC specification JESD22-C101, all\npins(2) ±750\n(1) VDD refers toallcore supply pins orvoltages. AllVDD core supplies should bepowered-on before internal power-on reset (POR).\n(2) VDDO refers toalloutput supply pins orvoltages. VDDO_x refers totheoutput supply foraspecific output channel, where xdenotes\nthechannel index.\n(3) The LVCMOS driver supports fullrail-to-rail swing when VDDO_x is1.8Vor2.5V±5%. When VDDO_x is3.3V,theLVCMOS driver\nwillnotfully swing tothepositive railduetothedropout voltage oftheoutput channel \'sinternal LDO regulator.\n(4) Time forVDD toramp monotonically above 2.7Vforproper internal power-on reset. Forslower ornon-monotonic VDD ramp, hold PDN\nlowuntil after VDD voltages arevalid.\n(5) nEEcyc specifies themaximum EEPROM program cycles allowed forcustomer programming. The initial count offactory-programmed\ncycles isnon-zero duetoproduction tests, butfactory-programmed cycles areexcluded from thenEEcyc limit. The total number of\nEEPROM program cycles canberead from the8-bit NVM count status register (NVMCNT), which automatically increments by1on\neach successful programming cycle. TIdoes notensure EEPROM endurance ifthenEEcyc limit isexceeded bythecustomer.\n(6) Clock output characteristics arespecified foralldriver types with theoutput slew rate mode programmed toFast. Some specifications\nmay notbemetwith theoutput slew rate programmed toNominal.7.3 Recommended Operating Conditions\nOver operating free-air temperature range (unless otherwise noted)\nMIN NOM MAX UNIT\nVDD(1)Core supply voltages 3.135 3.3 3.465 V\nVDDO_x(2)Output supply voltage forAC-LVDS/CML/LVPECL orHCSL driver 1.71 1.8,2.5,3.3 3.465 V\nVDDO_x(2)Output supply voltage for1.8-V LVCMOS driver(3)1.71 1.8 1.89 V\nVDDO_x(2)Output supply voltage for2.5-V LVCMOS driver(3)2.375 2.5 2.625 V\nVIN Input voltage range forclock andlogic inputs 0 3.465 V\nTJ Junction temperature 135 °C\ntVDD Power supply ramp time(4)0.01 100 ms\nnEEcyc EEPROM program cycles(5)100 cycles\nSROUT Output slew rate mode(6)Fast -\n9LMK05028\nwww.ti.com SNAS724A –FEBRUARY 2018 –REVISED APRIL 2018\nProduct Folder Links: LMK05028Submit Documentation Feedback Copyright ©2018, Texas Instruments Incorporated(1) Formore information about traditional andnew thermal metrics, seetheSemiconductor andICPackage Thermal Metrics application\nreport, SPRA953 .\n(2) The thermal information isbased ona10-layer 200mmx250mmboard with 49thermal vias (7x7pattern, 0.3mmholes).\n(3)ΨJBcanallow thesystem designer tomeasure theboard temperature (TPCB)with afine-gauge thermocouple andback-calculate the\ndevice junction temperature, TJ=TPCB+(ΨJBxPower). Measurement ofΨJBisdefined byJESD51-6.7.4 Thermal Information\nTHERMAL METRIC(1)(2)(3)LMK05028\nUNIT RGC (VQFN)\n64PINS\nRθJA Junction-to-ambient thermal resistance 20.5 °C/W\nRθJC(top) Junction-to-case (top) thermal resistance 6.3 °C/W\nRθJB Junction-to-board thermal resistance 4.9 °C/W\nRθJC(bot) Junction-to-case (bottom) thermal resistance 0.3 °C/W\nψJT Junction-to-top characterization parameter 0.1 °C/W\nψJB Junction-to-board characterization parameter 4.8 °C/W\n(1) Configuration A(Allblocks onexcept TCXO_IN andboth TCXO-DPLLs): fIN[0:3] =25MHz, fXO=48.0048 MHz, TCXO_IN disabled. Both\nDPLL[1:2] in2-loop mode, fVCO1 =5GHz, fVCO2 =5.5296 GHz, PLL1_P1 =8,PLL2_P1 =9.\n(2) Configuration B(Allblocks on): fIN[0:3] =25MHz, fXO=48.0048 MHz, fTCXO =10MHz. Both DPLL[1:2] in3-loop mode, fVCO1 =5GHz,\nfVCO2 =5.5296 GHz, PLL1_P1 =8,PLL2_P1 =9.\n(3) IDDO_x includes supply current foroutput divider andoneoutput driver with fOUT=156.25 MHz or122.88 MHz.\n(4) IDDO_x includes supply current foroutput divider andtwooutput drivers with fOUT=156.25 MHz or122.88 MHz.7.5 Electrical Characteristics\nOver Recommended Operating Conditions (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nPower Supply Characteristics\nIDD_IN0,\nIDD_IN1,\nIDD_IN3Core Supply Current\n(VDD_INx)3.5 10 mA\nIDD_IN2Core Supply Current\n(VDD_IN2)6 14 mA\nIDD_XOCore Supply Current\n(VDD_XO)25 33 mA\nIDD_TCXOCore Supply Current\n(VDD_TCXO)Configuration A(1)1 4 mA\nConfiguration B(2)6 9 mA\nIDD_PLL1Core Supply Current\n(VDD_PLL1)Configuration A(1)160 188 mA\nConfiguration B(2)185 217 mA\nIDD_PLL2Core Supply Current\n(VDD_PLL2)Configuration A(1)138 160 mA\nConfiguration B(2)160 187 mA\nIDD_DIGCore Supply Current\n(VDD_DIG)Configuration A(1)34 59 mA\nConfiguration B(2)42 70 mA\nIDDO_xOutput Supply Current(3)\n(VDDO_x =3.3V±5%)AC-LVDS 22 28 mA\nAC-CML 24 32 mA\nAC-LVPECL 27 34 mA\nHCSL 33 42 mA\nIDDO_xOutput Supply Current(4)\n(VDDO_x =3.3V±5%)AC-LVDS (x2) 32 40 mA\nAC-CML (x2) 37 45 mA\nAC-LVPECL (x2) 41 51 mA\nHCSL (x2) 55 67 mA\nIDD PDN Total Supply Current\n(allVDD andVDDO pins, 3.3V)Device powered-down (PDN pinheld\nlow)40 mA\n10LMK05028\nSNAS724A –FEBRUARY 2018 –REVISED APRIL 2018 www.ti.com\nProduct Folder Links: LMK05028Submit Documentation Feedback Copyright ©2018, Texas Instruments IncorporatedElectrical Characteristics (continued)\nOver Recommended Operating Conditions (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\n(5) Parameter isspecified bycharacterization andisnottested inproduction.\n(6) Foradifferential input clock below 5MHz, TIrecommends todisable thedifferential input amplitude monitor andenable atleast one\nother monitor (frequency, window detectors) tovalidate theinput clock. Otherwise, consider using anLVCMOS clock foraninput below\n5MHz.\n(7) Minimum limit applies fortheminimum setting ofthedifferential input amplitude monitor.Reference Input Characteristics (INx)\nfIN Input frequency range(5)Differential input(6)5 750\nMHz\nLVCMOS input 1E-6 250\nVIN-SE Single-ended input voltage swing LVCMOS input, DC-coupled toINx_P 1 V\nVIDppDifferential input voltage swing,\npeak-peak (|VP–VN|)(7) Differential input 0.4 2 V\ndV/dt Input slew rate(5)0.2 V/ns\nIIN Input leakage50-Ωand100-Ωinternal terminations\ndisabled-350 350 µA\nCIN Input capacitance Single-ended, each pin 2 pF\nXOInput Characteristics (XO)\nfCLK Input frequency range(5)10 100 MHz\nVIN-SE Single-ended input voltage swing LVCMOS input, DC-coupled toXO_P 1 2.6 V\nVIDppDifferential input voltage swing,\npeak-peak (|VP–VN|)(7) Differential input 0.4 2 V\ndV/dt Input slew rate(5)0.2 V/ns\nIDC Input duty cycle 40 60 %\nIIN Input leakage50-Ωand100-Ωinternal terminations\ndisabled-350 350 µA\nCIN Input capacitance Single-ended, each pin 1 pF\nTCXO/OCXO Input Characteristics (TCXO_IN)\nfTCXO Input frequency(5)10 54 MHz\nVIN Input voltage swing AC-coupled 0.8 1.3 V\nVBIAS Input bias voltage Weak internal bias 0.6 V\ndV/dt Input slew rate(5)0.2 V/ns\nIDC Input duty cycle 40 60 %\nCIN Input capacitance 10 pF\nAPLL/VCO Charateristics\nfVCO1 VCO1 Frequency range 4.8 5.4 GHz\nfVCO2 VCO2 Frequency range 5.5 6.2 GHz\n11LMK05028\nwww.ti.com SNAS724A –FEBRUARY 2018 –REVISED APRIL 2018\nProduct Folder Links: LMK05028Submit Documentation Feedback Copyright ©2018, Texas Instruments IncorporatedElectrical Characteristics (continued)\nOver Recommended Operating Conditions (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\n(8) Parameter isspecified forPLL outputs divided from either VCO domain.\n(9) Anoutput frequency over thefOUTmax spec ispossible, buttheoutput swing may beless than theVODminspec.1.8-V LVCMOS Output Characteristics (OUTx)\nfOUT Output frequency(5)1E-6 200 MHz\nVOH Output high voltage IOH=1mA 1.2 V\nVOL Output lowvoltage IOL=1mA 0.4 V\nIOH Output high current -23 mA\nIOL Output lowcurrent 24 mA\ntR/tF Output rise/fall time(5)20% to80% 250 ps\ntSK Output-to-output skew(5)Same post divider, output divide\nvalues, andoutput type100 ps\nSame post divider, output divide\nvalues, LVCMOS-to-DIFF1.5 ns\nPNFLOOROutput phase noise floor\n(fOFFSET >10MHz)66.66 MHz -155 dBc/Hz\nODC Output duty cycle(5)(8)45 55 %\nROUT Output impedance 50 Ω\n2.5-V LVCMOS Output Characteristics (OUTx)\nfOUT Output frequency(5)1E-6 200 MHz\nVOH Output high voltage IOH=1mA 1.9 V\nVOL Output lowvoltage IOL=1mA 0.525 V\nIOH Output high current -48 mA\nIOL Output lowcurrent 55 mA\ntR/tF Output rise/fall time(5)20% to80% 250 ps\ntSK Output-to-output skew(5)Same post divider, output divide\nvalues, andoutput type100 ps\nSame post divider, output divide\nvalues, LVCMOS-to-DIFF1.5 ns\nPNFLOOROutput phase noise floor\n(fOFFSET >10MHz)66.66 MHz -155 dBc/Hz\nODC Output duty cycle(5)(8)45 55 %\nROUT Output impedance 50 Ω\nAC-LVDS Output Characteristics (OUTx)\nfOUT Output frequency(5)(9)750 MHz\nVOD Output voltage swing (VOH-VOL)fOUT>25MHz 250 400 450 mV\nVODppDifferential output voltage swing,\npeak-to-peak2×VOD V\nVOS Output common mode 100 430 mV\ntSK Output-to-output skew(5) Same post divider, output divide\nvalues, andoutput type100 ps\ntR/tF Output rise/fall time(5)20% to80%, <300MHz 225 350 ps\n±100mVaround center point,≥300\nMHz75 150 ps\nPNFLOOROutput phase noise floor\n(fOFFSET >10MHz)156.25 MHz -160 dBc/Hz\nODC Output duty cycle(5)(8)45 55 %\n12LMK05028\nSNAS724A –FEBRUARY 2018 –REVISED APRIL 2018 www.ti.com\nProduct Folder Links: LMK05028Submit Documentation Feedback Copyright ©2018, Texas Instruments IncorporatedElectrical Characteristics (continued)\nOver Recommended Operating Conditions (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nAC-CML Output Characteristics (OUTx)\nfOUT Output frequency(5)(9)750 MHz\nVOD Output voltage swing (VOH-VOL) 400 600 800 mV\nVODppDifferential output voltage swing,\npeak-to-peak2×VOD V\nVOS Output common mode 150 550 mV\ntSK Output-to-output skew(5) Same post divider, output divide\nvalues, andoutput type100 ps\ntR/tF Output rise/fall time(5)20% to80%, <300MHz 150 300 ps\n±100mVaround center point,≥300\nMHz50 125 ps\nPNFLOOR Output duty cycle(5)(8)156.25 MHz -160 dBc/Hz\nODC Output duty cycle(5)45 55 %\nAC-LVPECL Output Characteristics (OUTx)\nfOUT Output frequency(5)(9)750 MHz\nVOD Output voltage swing (VOH-VOL) 500 850 1000 mV\nVODppDifferential output voltage swing,\npeak-to-peak2×VOD V\nVOS Output common mode 0.3 0.7 V\ntSK Output-to-output skew(5) Same post divider, output divide\nvalues, andoutput type100 ps\ntR/tF Output rise/fall time(5)20% to80%, <300MHz 150 300 ps\n±100mVaround center point,≥300\nMHz25 100 ps\nPNFLOOROutput phase noise floor\n(fOFFSET >10MHz)156.25 MHz -162 dBc/Hz\nODC Output duty cycle(5)(8)45 55 %\nHCSL Output Characteristics (OUTx)\nfOUT Output frequency(5)(9)400 MHz\nVOH Output high voltage 600 880 mV\nVOL Output lowvoltage -150 150 mV\ntSK Output-to-output skew(5) Same post divider, output divide\nvalues, andoutput type100 ps\ndV/dt Output slew rate(5) Measured from -150 mVto+150 mV\nonthedifferential waveform2.5 6 V/ns\nPNFLOOROutput phase noise floor (fOFFSET\n>10MHz)100MHz -158 dBc/Hz\nODC Output duty cycle(5)(8)100MHz 45 55 %\n3-Level Logic Input Characteristics (HW_SW_CTRL, STATUS[1:0])\nVIH Input high voltage 1.4 V\nVIM Input midvoltageInput floating with internal bias and\nPDN pulled low0.7 0.9 V\nVIL Input lowvoltage 0.4 V\nIIH Input high current VIH=VDD -40 40 µA\nIIL Input lowcurrent VIL=GND -40 40 µA\nCIN Input capacitance 2 pF\n13LMK05028\nwww.ti.com SNAS724A –FEBRUARY 2018 –REVISED APRIL 2018\nProduct Folder Links: LMK05028Submit Documentation Feedback Copyright ©2018, Texas Instruments IncorporatedElectrical Characteristics (continued)\nOver Recommended Operating Conditions (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\n2-Level Logic Input Characteristics (PDN, GPIO[6:0], SDI, SCK, SCS, INSELx_[1:0])\nVIH Input high voltage 1.2 V\nVIL Input lowvoltage 0.6 V\nIIH Input high current VIH=VDD -40 40 µA\nIIL Input lowcurrent VIL=GND -40 40 µA\nCIN Input capacitance 2 pF\nLogic Output Characteristics (STATUS[1:0], GPIO[6:5], SDO)\nVOH Output high voltage IOH=1mA 1.2 V\nVOL Output lowvoltage IOL=1mA 0.6 V\ntR/tF Output rise/fall time20% to80%, LVCMOS mode, 1kΩto\nGND500 ps\nSPITiming Requirements (SDI, SCK, SCS, SDO)\nfSCK SPIclock rate 20 MHz\nt1 SCS toSCK setup time 10 ns\nt2 SDItoSCK setup time 10 ns\nt3 SDItoSCK hold time 10 ns\nt4 SCK high time 25 ns\nt5 SCK lowtime 25 ns\nt6 SCK toSDO valid read-back data 10 ns\nt7 SCS pulse width 20 ns\nt8 SDItoSCK hold time 10 ns\nI2CInterface Characteristics (SDA, SCL)\nVIH Input high voltage 1.2 V\nVIL Input lowvoltage 0.5 V\nIIH Input leakage -15 15 µA\nCIN Input capacitance 2 pF\nVOL Output lowvoltage IOL=3mA 0.3 V\nfSCL I2Cclock rateStandard 100 kHz\nFast mode 400 kHz\ntSU(START) START condition setup time SCL high before SDA low 0.6 µs\ntH(START) START condition hold time SCL lowafter SDA low 0.6 µs\ntW(SCLH) SCL pulse width high 0.6 µs\ntW(SCLL) SCL pulse width low 1.3 µs\ntSU(SDA) SDA setup time 100 ns\ntH(SDA) SDA hold time SDA valid after SCL low 0 0.9 µs\ntR(IN) SDA/SCL input risetime 300 ns\ntF(IN) SDA/SCL input falltime 300 ns\ntF(OUT) SDA output falltime CBUS≤400pF 300 ns\ntSU(STOP) STOP condition setup time 0.6 µs\ntBUSBus free time between STOP and\nSTART1.3 µs\n14LMK05028\nSNAS724A –FEBRUARY 2018 –REVISED APRIL 2018 www.ti.com\nProduct Folder Links: LMK05028Submit Documentation Feedback Copyright ©2018, Texas Instruments IncorporatedElectrical Characteristics (continued)\nOver Recommended Operating Conditions (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\n(10) PSNR isthesingle-sideband spur level (indBc) measured when sinusoidal noise with ampitude VNandfrequency between 100kHz\nand1MHz isinjected onto VDD andVDDO_x pins.\n(11) DJSPUR (pspk-pk) =[2×10(dBc/20)/(π×fOUT)×1E6], where dBc isthePSNR orSPUR level (indBc) andfOUTistheoutput frequency\n(inMHz).\n(12) Actual loop bandwidth may belower. Applies toREF-DPLL andTCXO-DPLL. The valid loop bandwidth range may beconstrained by\ntheDPLL loop mode andREF-TDC and/or TCXO-TDC frequencies used inagiven configuration.\n(13) The TICS Prosoftware configures theclosed-loop jitter peaking for0.1dBorless based ontheprogrammed DPLL bandwidth setting.\n(14) Assumes XOinput clock isstable infrequency andamplitude before rising edge ofPDN, PLLs start-up using parallel calibration mode,\nVCO wait timers setto0.4ms,PLL wait timers setto3ms,andoutputs auto-mute during APLL lock only (DPLL auto-mute options\ndisabled).Other Characteristics\ntPHO Input-to-output phase offset Zero delay mode 2 ns\nPSNRSpur induced bypower supply\nnoise (VN=50mVpp)(10) (11)VDDO_x =2.5Vor3.3V,AC-DIFF or\nHCSL output-70\ndBcVDDO_x =2.5V,LVCMOS output -55\nPSNRSpur induced bypower supply\nnoise (VN=25mVpp)(10) (11)VDDO_x =1.8V,AC-DIFF orHCSL\noutput-70\nVDDO_x =1.8V,LVCMOS output -45\nSPURSpur level duetooutput-to-output\ncrosstalk (adjacent channels)(11)fOUTx =156.25 MHz, fOUTy =155.52\nMHz, AC-DIFF orHCSL (same output\ntype forboth channels)-75 dBc\nPLL Clock Output Performance Characteristics\nRJRMS phase jitter\n(12kHz to20MHz)156.25 MHz AC-DIFF orHCSL output,\nfXO=48.0048 MHz150 250 fsRMS\nPNTDC Output close-in phase noise\n(fOFFSET =100Hz)122.88 MHz AC-DIFF orHCSL, 3-loop\nmode, fXO=48.0048 MHz, fTCXO =10\nMHz, fTCXO-TDC =20MHz, BW REF=5\nHz,BW TCXO =400Hz-112 dBc/Hz\nBW DPLL bandwidth range(12)Programmed bandwidth setting0.01 to\n4000Hz\nJPKDPLL closed-loop jitter\npeaking(13)fIN=25MHz, fOUT=10MHz, DPLL\nBW=0.1Hzor10Hz0.1 dB\nJTOL Jitter toleranceJitter modulation =10Hz,\n25.78125 Gbps6455 UIp-p\ntHITLESSPhase transient during hitless\nswitchValid forasingle switchover event\nbetween twoclock inputs atthesame\nfrequency±50 ps\nfHITLESSFrequency transient during hitless\nswitchValid forasingle switchover event\nbetween twoclock inputs atthesame\nfrequency±10 ppb\ntSTARTUP Initial PLL clock start-up time(14) From rising edge ofPDN tofree-\nrunning output clocks20 ms\nVODOUTx_P\nOUTx_N\nVODpp = 2 × |V OD| 0 V\n20%80%\ntR tF\nSTOP~~STARTSTOP\n~~\n~~~~~~tBUStSU(START)\nSDASCL\nth(START)\ntr(SM)tSU(SDATA)tW(SCLL) tW(SCLH)\nth(SDATA)tr(SM) tf(SM)\ntf(SM) tSU(STOP)VIH(SM)\nVIL(SM)\nVIH(SM)\nVIL(SM)ACK\nSCK\nSCSSDO Readt1\nSDI Write/Read W/R D0/A0 A13...D1/A1\nD7 D1 D0A14\n\'21¶7\x03&$5(\'21¶7\x03&$5(²  t2t4t5\nt6\nt7\nt8\n15LMK05028\nwww.ti.com SNAS724A –FEBRUARY 2018 –REVISED APRIL 2018\nProduct Folder Links: LMK05028Submit Documentation Feedback Copyright ©2018, Texas Instruments Incorporated7.6 Timing Diagrams\nFigure 2.SPITiming Parameters\nFigure 3.I2CTiming Diagram\nFigure 4.Differential Output Voltage andRise/Fall Time\nINx_P\nINx_N\nOUTx_P\nOUTx_N\nOUTx_P\nOUTx_N\nOUTx_P/NDifferential\nDifferential, PLL\nDifferential, PLL\nSingle Ended, PLL\ntPHO, SEtPHO,DIFF\ntSK,DIFF,INT\nOUTx_P/NtSK,SE,INTINx_P\nSingle Ended\ntSK,SE-DIFF,INT\nSingle Ended, PLL\nVOUT,SE\ntR tFOUT_REFx/2\n20%80%\n16LMK05028\nSNAS724A –FEBRUARY 2018 –REVISED APRIL 2018 www.ti.com\nProduct Folder Links: LMK05028Submit Documentation Feedback Copyright ©2018, Texas Instruments IncorporatedTiming Diagrams (continued)\nFigure 5.Single-Ended Output Voltage andRise/Fall Time\nFigure 6.Differential andSingle-Ended Output Skew andPhase Offset\nFrequency Offset (Hz)Phase Noise (dBc/Hz)\n-180-160-140-120-100-80-60-40-20\n1 10 100 1000 10000 100000 1E+6 1E+7\nD00419.44 MHz REF IN\n12.8 MHz OCXO\n48 MHz XO\n155.52 MHz OUT\nFrequency Offset (Hz)Phase Noise (dBc/Hz)\n-180-160-140-120-100-80-60-40-20\n1 10 100 1000 10000 100000 1E+6 1E+7\nD00212.8 MHz OCXO\n48 MHz XO\n156.25 MHz OUT\nFrequency Offset (Hz)Phase Noise (dBc/Hz)\n-180-160-140-120-100-80-60-40-20\n1 10 100 1000 10000 100000 1E+6 1E+7\nD00519.44 MHz REF IN\n12.8 MHz OCXO\n48 MHz XO\n156.25 MHz OUT\nFrequency Offset (Hz)Phase Noise (dBc/Hz)\n-180-160-140-120-100-80-60-40-20\n1 10 100 1000 10000 100000 1E+6 1E+7\nD00325 MHz REF IN\n10 MHz OCXO\n48 MHz XO\n122.88 MHz OUT\n17LMK05028\nwww.ti.com SNAS724A –FEBRUARY 2018 –REVISED APRIL 2018\nProduct Folder Links: LMK05028Submit Documentation Feedback Copyright ©2018, Texas Instruments Incorporated7.7 Typical Characteristics\nUnless otherwise noted: VDD =3.3V,VDDO =1.8V,TA=25°C,BW APLL=500kHz, AC-LVPECL output.\nThe PLL output clock phase noise atdifferent frequency offsets aredetermined bydifferent noise contributors, such as\nexternal clock input sources (REF IN,OCXO, XO) andinternal noise sources (PLL, VCO), aswell astheconfigured PLL loop\nbandwidths (BW REF-DPLL ,BW TCXO-DPLL ,BW APLL).Thephase noise profile shown foreach external clock source (fSOURCE )was\nnormalized tothePLL output frequency (fOUT)byadding 20×LOG 10(fOUT/fSOURCE )tothemeasured source \'sphase noise.\nOutput Phase Jitter =175-fs RMS (12kHz to20MHz)\nfIN=25MHz, fTCXO =10MHz (OCXO), fXO=48.0048 MHz,\nfTCXO-TDC =20MHz, BW REF-DPLL =4Hz,BW TCXO-DPLL =200Hz\nFigure 7.156.25-MHz Output Phase Noise (3-Loop)\nWith Phase Noise ofExternal InputsOutput Phase Jitter =160-fs RMS (12kHz to20MHz)\nfIN=25MHz, fTCXO =10MHz (OCXO) ,fXO=48.0048 MHz,\nfTCXO-TDC =20MHz, BW REF-DPLL =5Hz,BW TCXO-DPLL =400Hz\nFigure 8.122.88-MHz Output Phase Noise (3-Loop)\nWith Phase Noise ofExternal Inputs\nOutput Phase Jitter =170-fs RMS (12kHz to20MHz)\nfIN=19.44 MHz, fTCXO =12.8 MHz (OCXO), fXO=48.0048 MHz,\nfTCXO-TDC =25.6 MHz, BW REF-DPLL =1Hz,BW TCXO-DPLL =200Hz\nFigure 9.155.52-MHz Output Phase Noise (3-Loop)\nWith Phase Noise ofExternal InputsOutput Phase Jitter =170-fs RMS (12kHz to20MHz)\nfTCXO =12.8 MHz (OCXO), fXO=48.0048 MHz,\nfTCXO-TDC =25.6 MHz, BW TCXO-DPLL =200Hz\nFigure 10.156.25-MHz Output Phase Noise (2-Loop TCXO)\nWith Phase Noise ofExternal Inputs\nLMK05028Oscilloscope\n(50-\r\x03inputs)HCSL0 \r0 \r\nAC-LVPECL, AC-LVDS, AC-CMLPhase Noise/\nSpectrum AnalyzerBalun LMK05028\nLMK05028Oscilloscope\n(50-\r\x03inputs)AC-LVPECL, AC-LVDS, AC-CML\nLMK05028LVCMOSPhase Noise/\nSpectrum\nAnalyzer\nCopyright © 2018, Texas Instruments Incorporated\nLMK05028LVCMOS\n2 pFOscilloscopeHigh-impedance \nprobe\n18LMK05028\nSNAS724A –FEBRUARY 2018 –REVISED APRIL 2018 www.ti.com\nProduct Folder Links: LMK05028Submit Documentation Feedback Copyright ©2018, Texas Instruments Incorporated8Parameter Measurement Information\n8.1 Output Clock Test Configurations\nFigure 11.LVCMOS Output Test Configuration\nFigure 12.LVCMOS Output Phase Noise Test Configuration\nFigure 13.AC-LVPECL, AC-LVDS, AC-CML Output ACTest Configuration\nFigure 14.AC-LVPECL, AC-LVDS, AC-CML Output Phase Noise Test Configuration\nFigure 15.HCSL Output Test Configuration\nSignal GeneratorSine wave \nModulator\nReference\nInputDevice OutputPower Supply\nBalunPhase Noise/\nSpectrum\nAnalyzerLMK05028\nCopyright © 2018, Texas Instruments Incorporated\nHCSL\nHCSL\n50 \r 50 \rBalunPhase Noise/\nSpectrum\nAnalyzerOpt ± 33 \r\nOpt ± 33 \rLMK05028\nCopyright © 2018, Texas Instruments Incorporated\n19LMK05028\nwww.ti.com SNAS724A –FEBRUARY 2018 –REVISED APRIL 2018\nProduct Folder Links: LMK05028Submit Documentation Feedback Copyright ©2018, Texas Instruments IncorporatedOutput Clock Test Configurations (continued)\nFigure 16.HCSL Output Phase Noise Test Configuration\nSingle-sideband spur level measured indBc with aknown noise amplitude andfrequency injected onto thedevice\npower supply.\nFigure 17.Power Supply Noise Rejection (PSNR) Test Configuration\n20LMK05028\nSNAS724A –FEBRUARY 2018 –REVISED APRIL 2018 www.ti.com\nProduct Folder Links: LMK05028Submit Documentation Feedback Copyright ©2018, Texas Instruments Incorporated9Detailed Description\n9.1 Overview\nThe LMK05028 isahigh-performance network synchronizer clock device that provides jitter cleaning, clock\ngeneration, advanced clock monitoring, and superior hitless switching performance tomeet thestringent timing\nrequirements ofcommunications infrastructure andindustrial applications.\nThe LMK05028 features four reference inputs, twoindependent PLL channels, andeight output clocks with RMS\nphase jitter of150-fs typical. The flexible PLL channels provide programmable loop bandwidths forinput jitter and\nwander attenuation and fractional-N PLL frequency synthesis togenerate any output frequency from any input\nfrequency. Each PLL channel has three phase-locked loops comprised oftwo digital PLLs (DPLLs) and one\nanalog PLL (APLL) with alow-noise integrated VCO. Each channel supports three-loop ortwo-loop mode\nconfigurations tooptimize clock performance andsolution cost fordifferent usecases.\nThe reference input muxes support automatic input selection ormanual input selection through software orpin\ncontrol. The reference switchover event willbehitless with superior phase transient performance (50-ps typical).\nThe reference clock input monitoring block monitors theclock inputs and willperform aswitchover orholdover\nwhen aloss ofreference (LOR) isdetected. ALOR condition canbedetected upon anyviolation ofthethreshold\nlimits setfortheinput monitors, which include amplitude, frequency, missing pulse, runt pulse, and1-PPS (pulse-\nper-second) detectors. The threshold limits foreach input detector can besetand enabled independently per\nclock input. The tuning word history monitor feature allows theinitial output frequency accuracy upon entry into\nholdover tobedetermined bythehistorical average frequency when locked, minimizing thefrequency andphase\ndisturbance during aLOR condition.\nThe device haseight outputs with programmable drivers, allowing uptoeight differential clocks, eight LVCMOS\npairs (two outputs perpair), oracombination ofboth. The output clocks canbeselected from either PLL/VCO\ndomain bytheoutput muxes. A1-PPS output canbesupported onoutputs 0and 7.The output dividers have a\nSYNC feature toallow multiple outputs tobephase-aligned. Ifneeded, zero delay canbeenabled toachieve a\ndeterministic phase offset between anyspecified PLL output clock anditsselected input clock.\nTosupport IEEE 1588 PTP slave clock orother clock steering applications, each PLL channel also supports\nDCO mode with <1-ppt (part pertrillion) frequency resolution forprecise frequency and phase adjustment\nthrough external software orpincontrol.\nThe device isfully programmable through I2CorSPIand features custom start-up frequency configuration with\ntheinternal EEPROM, which iscustom factory pre-programmable and in-system programmable. Internal LDO\nregulators provide excellent PSNR toreduce thecost and complexity ofthepower delivery network. The clock\ninput andPLL monitoring status canbeobserved through thestatus pins andinterrupt registers forfulldiagnostic\ncapability.\n9.1.1 ITU-T G.8262 (SyncE) Standards Compliance\nThe LMK05028 meets theapplicable requirements oftheITU-T G.8262 (SyncE) standard. See theApplication\nReport, ITU-T G.8262 Compliance Test Result fortheLMK05028 (SNAA315).\nInput \nMonitorsInput \nMonitors\n Ref Bypass Mux Ref Inputs System \n Clocks \n Outputs PLL Channels\nIN0\nIN1\nIN2\nIN3REF A\nSDA\nSCL\nGPIO1/SCS\nGPIO2/SDO\nHW_SW_CTRL\nPDN\nGPIO0/SYNCN\nSTATUS[0:1] PLL1\n÷RVCO1:\n4.8 to 5.4 GHz \nVCO1 FB\nVCO2 FB (IN5)TCXO_IN\n×2\n÷M\nREF B PLL2\n÷R\nVCO2: \n5.5 to 6.2 GHz VCO2 FB\nVCO1 FB\n(IN4)TCXO\nXO\nTCXO\nREF A\nREF BXO_P\n0\n1\n2÷OD\n20-b\n0\n1\n2\n3÷OD\n20-bOUT7\n0\n1\n2\n3\n4\n5\n0\n1\n2\n3\n4\n5÷OD\n20-b\n÷ODB\n11-bOUT10\n1\n2\n30\n1\n2\n3\nOUT6\nOUT5\nOUT4\n0\n1\n2\n3÷OD\n20-bOUT3\nOUT2\nOUT0÷OD\n20-bClock\nBus\n DigitalVDD (x9)\n3.3 VVDDO (x6)\n1.8 / 2.5 / 3.3 V\nINSEL0_[1:0]\nINSEL1_[1:0]\nSYNCDPLL1 Zero Delay \nFeedback\nI2C/\nSPIRegistersEEPROM\nROM\nDevice Control and Status\nDPLL2 Zero Delay \nFeedbackPower Conditioning\n(all blocks)\n CAP\n(3x)\n LF2\n LF1 \nXO_NXO determines output jitter \nin 12 kHz to 20 MHz band.TCXO/OCXO determines output frequency stability.\n(e.g. \'f/f0  \x94\x03\x934.6 ppm for SyncE)\nREF \nDPLLTCXO \nDPLL\nREF \nDPLLTCXO \nDPLLAPLL\n \n \nAPLL\n \n ÷ODB\n11-b÷OD\n20-b\nLMK05028\nLow-Jitter Dual-Channel \nNetwork Synchronizer Clock0\n1\n2\n34\n5DCO1 \nFDEV\nDCO2 \nFDEVGPIO3/FINC1\nGPIO4/FDEC1\nGPIO5/FINC2\nGPIO6/FDEC2÷P1\n÷P2\n÷P1\n÷P2\nInput \nMonitorsPLL \nMonitorsTCXO/XO \nMonitors\nOUT[4:7]\nOUT[0:3]Hitless \nSwitching \nand \nPriority \nSelection\nHitless \nSwitching \nand \nPriority \nSelection\n21LMK05028\nwww.ti.com SNAS724A –FEBRUARY 2018 –REVISED APRIL 2018\nProduct Folder Links: LMK05028Submit Documentation Feedback Copyright ©2018, Texas Instruments Incorporated9.2 Functional Block Diagrams\nFigure 18.Top-Level Device Block Diagram\n PLLx Channel\nREF-DPLL\nTDCTCXO-DPLL\nTDCAPLL\nPFD LF×2XO\n÷R\n16-bit\n(x6)VCO\n \nIN0\nIN1\nIN2\nIN3VCO1 FB\nVCO2 FBCascaded PLL \noption (3) VCOx FB\nPost\nDividers0  1  2\n÷P1\n÷P2TCXO Mux\n1\n0DCO option (2)\nDCO loop selectDCO  \nFDEV×2÷M TCXO\nDPLL feedback clock\n38-bitREF Mux\n÷FB\n40-bit Frac-N SDM÷FB\n40-bit Frac-N SDM÷N\n40-bit Frac-N SDMVCO1: 4.8 to 5.4 GHz \nVCO2: 5.5 to 6.2 GHz5-bit\nfREF-TDC fTCXO-TDC fPD0\n1\n2\n3\n4\n5DLF DLFLoopback \nDividers\nVCO1 FB\nVCO2 FB\nTo \nOutput \nMuxesfVCO/P1\nfVCO/P2\nFINC/FDECfVCO\n÷PR ÷PR\nSDM control (1)/4 to /9, \n/11, /13 /2 to /17 /2 to /17\n22LMK05028\nSNAS724A –FEBRUARY 2018 –REVISED APRIL 2018 www.ti.com\nProduct Folder Links: LMK05028Submit Documentation Feedback Copyright ©2018, Texas Instruments IncorporatedFunctional Block Diagrams (continued)\n9.2.1 PLL Architecture Overview\nFigure 19shows the3-loop architecture implemented thesame forboth PLL channels with exception oftheVCO\nfrequency range. Each channel has three phase-locked loops with two digital PLLs (REF-DPLL and TCXO-\nDPLL) and one analog PLL (APLL) with integrated VCO. The REF-DPLL and TCXO-DPLL areeach comprised\nofatime-to-digital converter (TDC), digital loop filter (DLF), feedback prescaler (PR), and 40-bit fractional\nfeedback (FB) divider with sigma-delta-modulator (SDM or"MASH"). The APLL iscomprised ofareference\nfrequency doubler (×2),phase-frequency detector (PFD), loop filter (LF), fractional feedback (N)divider with\nSDM, andVCO.\n(1) Fractional divider SDM control node depends ontheselected PLL mode configuration.\n(2) DCO frequency adjustments canbesoftware orpincontrolled.\n(3) PLL cascading options: a)PLL1 VCO1 Loopback toPLL2, b)PLL2 VCO2 Loopback toPLL1.\nFigure 19.PLL Architecture (One Channel)\nTable 2summarizes thePLL mode configuration options available ineach channel. These modes support awide\nrange ofuse cases depending totheclock functionality and performance required intheapplication. Most\napplications willuse 2-loop REF-DPLL or3-loop mode fornetwork synchronization clock features such as\nprogrammable loop bandwidth forjitter and wander attenuation, hitless switching, precise digital holdover, DCO\nfrequency steering, and/or zero delay mode.\nTable 2.PLL Mode Configuration Options\nPLL MODEFRACTIONAL SDM ENABLED (SDM CONTROL FROM)\nDCO MODE OPTIONFREE-RUN /\nHOLDOVER\nCLOCKREF-DPLL TCXO-DPLL APLL\n1-Loop (APLL only) – – Y(Free-run from XO) – XO\n2-Loop REF-DPLL Y(DCO option) – Y(REF-DPLL) REF-DPLL SDM XO\n2-Loop TCXO-DPLL – Y(DCO option) Y(TCXO-DPLL) TCXO-DPLL SDM TCXO\n3-Loop Y(DCO option) Y(REF-DPLL) Y(TCXO-DPLL) REF-DPLL SDM TCXO\n PLLx Channel\nREF-DPLL\nTDCTCXO-DPLL\nTDCAPLL\nPFD LF×2XO\n/4 to /9, \n/11, /13 /2 to /17÷R\n16-bit\n(x6)VCO\n \nIN0\nIN1\nIN2\nIN3VCO1 FB\nVCO2 FBVCOx FB\nPost\nDividers0  1  2\n÷P1\n÷P2TCXO Mux\n1\n0DCO option\nDCO \nFDEV×2÷M TCXO\nDPLL feedback clock\n38-bitREF Mux\n÷FB\n40-bit Frac-N SDM÷FB \n40-bit Frac-N SDM÷N\n40-bit Frac-N SDMVCO1: 4.8 to 5.4 GHz \nVCO2: 5.5 to 6.2 GHz5 bit\nfREF-TDC fTCXO-TDC fPD0\n1\n2\n3\n4\n5DLF DLFLoopback \nDividers\nVCO1 FB\nVCO2 FB\nTo \nOutput \nMuxesfVCO/P1\nfVCO/P2\nFINC/FDECfVCO\n/2 to /17\n÷PR ÷PR\n23LMK05028\nwww.ti.com SNAS724A –FEBRUARY 2018 –REVISED APRIL 2018\nProduct Folder Links: LMK05028Submit Documentation Feedback Copyright ©2018, Texas Instruments IncorporatedThe following sections describe thebasic principle ofoperation for2-loop and3-loop modes. See PLL Operating\nModes formore details onthePLL modes ofoperation including holdover.\n9.2.2 3-Loop Mode\nIn3-loop mode, theTCXO/OCXO source determines thefree-run andholdover frequency stability andaccuracy,\nand theXOsource determines theoutput phase noise and jitter performance over the12-kHz to20-MHz\nintegration band. 3-loop mode allows theuseofacost-effective, low-frequency TCXO/OCXO (such as10or12.8\nMHz) tosupport standards-compliant frequency stability and low loop bandwidth (≤10Hz) required in\nsynchronization applications likeSyncE andSONET/SDH.\nThe principle ofoperation for3-loop mode isasfollows. After power-on reset and initialization, theAPLL locks\ntheVCO totheexternal XOinput clock and operates infree-run mode. Once theexternal TCXO/OCXO input\nclock isdetected, theTCXO-DPLL begins lock acquisition. The TCXO TDC compares thephase ofthe\nTCXO/OCXO clock and theTCXO FBdivider clock (from theVCO) and generates adigital correction word\ncorresponding tothephase error. The correction word isfiltered bytheTCXO DLF, and itsoutput controls the\nAPLL Ndivider SDM topulltheVCO frequency until itislocked totheTCXO/OCXO clock. After avalid reference\ninput isselected, theREF-DPLL enters lock acquisition mode. The REF TDC compares thephase ofthe\nselected input clock and theREF FBdivider clock (from theVCO) and generates adigital correction word. The\ncorrection word isfiltered bytheREF DLF, anditsoutput controls theTCXO FBdivider SDM which translates to\nafrequency offset totheTCXO TDC. This frequency correction propagates through theTCXO-DPLL which then\ncontrols theAPLL Ndivider SDM topull theVCO frequency until itislocked totheselected reference input\nclock.\nIfDCO mode isenabled ontheREF-DPLL, afrequency deviation step value (FDEV) canbeprogrammed and\nused toadjust (increment ordecrement) theREF FBdivider SDM, where thefrequency adjustment effectively\npropagates through the3nested loops totheVCO output.\nToensure proper loop stability in3-loop mode, theREF-DPLL hasthelowest loop bandwidth (BW REF-DPLL≤80\nHz,typical), theTCXO-DPLL has ahigher loop bandwidth (BW REF-DPLL ×50≤BW TCXO-DPLL ≤4kHz), and the\nAPLL hasthehighest bandwidth (BW APLL isapproximately 500kHz typical).\nWhen operating in3-loop mode and allreference inputs totheREF-DPLL arelost, thePLL channel willenter\nholdover mode andoperate similar to2-loop TCXO-DPLL mode.\nFigure 20.3-Loop Mode with DCO Option\nBWREF-DPLL\n5 Hz\nBWTCXO-DPLL\n400 Hz\nBWAPLL\n500 kHz1\n2\n34\n5\n6\n24LMK05028\nSNAS724A –FEBRUARY 2018 –REVISED APRIL 2018 www.ti.com\nProduct Folder Links: LMK05028Submit Documentation Feedback Copyright ©2018, Texas Instruments Incorporated9.2.2.1 PLL Output Clock Phase Noise Analysis in3-Loop Mode\nThe following plotshows anexample PLL clock output phase noise profile in3-loop mode. The PLL output clock\nphase noise atdifferent frequency offsets aredetermined bydifferent noise contributors, such asexternal clock\ninput sources (REF IN,OCXO, XO) and internal noise sources (PLL, VCO), aswell astheconfigured PLL loop\nbandwidths (BW REF-DPLL ,BW TCXO-DPLL ,BW APLL).The phase noise profile shown foreach external clock source\n(fSOURCE )was normalized tothePLL output frequency (fOUT)byadding 20×LOG 10(fOUT/fSOURCE )tothemeasured\nsource\'s phase noise. The PLL output phase noise canbeanalyzed asfollows:\n1.Below BW REF-DPLL ,theREF input noise contributes tooutput.\n2.Above BW REF-DPLL ,theREF input noise isattenuated byREF-DPLL bandwidth with upto60-dB/decade roll-\noff.\n3.Below BW TCXO-DPLL ,theOCXO noise and TDC noise oftheTCXO-DPLL determine theoutput noise here.\nThe close-in phase noise is–112dBc/Hz at100-Hz offset.\n4.Above BW TCXO-DPLL ,theOCXO noise isattenuated. Below BW APLL,theAPLL noise dominates astheXO\nnoise contribution ismuch lower.\n5.Above BW APLL,theVCO noise dominates andtheXOnoise isattenuated.\n6.AC-LVPECL output noise floor is-163 dBc/Hz at10-MHz offset.\nOutput Phase Jitter =160-fs RMS (12kHz to20MHz)\nAC-LVPECL output, fIN=25MHz, fTCXO =10MHz (OCXO), fXO=48.0048 MHz, fTCXO-TDC =20MHz\nFigure 21.122.88-MHz Output Phase Noise (3-Loop) With Phase Noise ofExternal Inputs\n PLLx Channel\nREF-DPLL\nTDCAPLL\nPFD LF×2XO\n÷R\n16-bit\n(x6)VCOIN0\nIN1\nIN2\nIN3VCOx FB\nPost\nDividers\n÷P1\n÷P2\n1\n0DCO option\nDCO \nFDEVDPLL feedback clock\n38-bitREF Mux\n÷FB\n40-bit Frac-N SDM÷N\n40-bit Frac-N SDMVCO1: 4.8 to 5.4 GHz \nVCO2: 5.5 to 6.2 GHz\nfREF-TDC fPD0\n1\n2\n3\n4\n5DLFLoopback \nDividers\nVCO1 FB\nVCO2 FB\nTo \nOutput \nMuxesfVCO/P1\nfVCO/P2fVCO\n÷PR/4 to /9, \n/11, /13 /2 to /17\nFINC/FDEC\n25LMK05028\nwww.ti.com SNAS724A –FEBRUARY 2018 –REVISED APRIL 2018\nProduct Folder Links: LMK05028Submit Documentation Feedback Copyright ©2018, Texas Instruments Incorporated9.2.3 2-Loop REF-DPLL Mode\nFor applications that donotrequire thehigher frequency stability inholdover mode and added cost ofa\nTCXO/OCXO, 2-loop mode allows theXOinput todetermine thefree-run and holdover frequency accuracy and\nalso supports higher loop bandwidth.\nThe principle ofoperation for2-loop REF-DPLL mode issimilar to3-loop mode except theTCXO-DPLL stage is\nbypassed. After power-on reset and initialization, theAPLL locks theVCO totheexternal XOinput clock and\noperates infree-run mode. After avalid reference input isselected, theREF-DPLL enters lock acquisition mode.\nThe REF TDC compares thephase oftheselected input clock andtheREF FBdivider clock (from theVCO) and\ngenerates adigital correction word. The correction word isfiltered bytheREF DLF, and itsoutput controls the\nAPLL Ndivider SDM topulltheVCO frequency until itislocked totheselected reference input clock.\nIfDCO mode isenabled ontheREF-DPLL, afrequency deviation step value (FDEV) canbeprogrammed and\nused toadjust (increment ordecrement) theREF FBdivider SDM, where thefrequency adjustment effectively\npropagates through thetwonested loops totheVCO output.\nIn2-loop mode, theREF-DPLL loop bandwidth (BW REF-DPLL )must beless than fINx/50and less than the\nmaximum bandwidth of4kHz.\nWhen operating in2-loop mode and allreference inputs totheREF-DPLL arelost, thePLL channel willenter\nholdover mode andoperate similar to1-loop APLL only mode.\nFigure 22.2-Loop REF-DPLL Mode with DCO Option\n PLLx ChannelTCXO-DPLL\nTDCAPLL\nPFD LF×2XO\nVCO\n VCO1 FB\nVCO2 FBVCOx FB\nPost\nDividers0  1  2\n÷P1\n÷P2TCXO Mux\n1\n0DCO \nFDEV×2÷M TCXO\nDPLL feedback clock\n38-bit÷FB \n40-bit Frac-N SDM÷N\n40-bit Frac-N SDMVCO1: 4.8 to 5.4 GHz \nVCO2: 5.5 to 6.2 GHz5-bit\nfTCXO-TDC fPD\nDLFLoopback \nDividers\nTo \nOutput \nMuxesfVCO/P1\nfVCO/P2\nFINC/FDECfVCO\n÷PR/4 to /9, \n/11, /13 /2 to /17\nDCO option\n26LMK05028\nSNAS724A –FEBRUARY 2018 –REVISED APRIL 2018 www.ti.com\nProduct Folder Links: LMK05028Submit Documentation Feedback Copyright ©2018, Texas Instruments Incorporated9.2.4 2-Loop TCXO-DPLL Mode\nThe principle ofoperation for2-loop TCXO-DPLL mode issimilar to3-loop mode except theREF-DPLL stage is\nbypassed. After power-on reset and initialization, theAPLL locks theVCO totheexternal XOinput clock and\noperates infree-run mode. Once theexternal TCXO/OCXO input clock isdetected, theTCXO-DPLL begins lock\nacquisition. The TCXO TDC compares thephase oftheTCXO/OCXO clock andtheTCXO FBdivider clock (from\ntheVCO) and generates adigital correction word corresponding tothephase error. The correction word is\nfiltered bytheTCXO DLF, and itsoutput controls theAPLL Ndivider SDM topulltheVCO frequency until itis\nlocked totheTCXO/OCXO clock.\nIfDCO mode isenabled ontheTCXO-DPLL, afrequency deviation step value (FDEV) canbeprogrammed and\nused toadjust (increment ordecrement) theTCXO FBdivider SDM, where thefrequency adjustment effectively\npropagates through thetwonested loops totheVCO output.\nIn2-loop mode, theTCXO-DPLL loop bandwidth (BW TCXO-DPLL )must less fTCXO/50and less than themaximum\nbandwidth of4kHz.\nWhen operating in2-loop mode and theTCXO input islost, thePLL channel willoperate similar to1-loop APLL\nonly mode.\nFigure 23.2-Loop TCXO-DPLL Mode With DCO Option\n27LMK05028\nwww.ti.com SNAS724A –FEBRUARY 2018 –REVISED APRIL 2018\nProduct Folder Links: LMK05028Submit Documentation Feedback Copyright ©2018, Texas Instruments Incorporated9.2.5 PLL Configurations forCommon Applications\nTable 3.Example PLL Configurations Based onCommon Application Design Parameters\nMARKET SEGMENT /\nAPPLICATIONKEY DESIGN GOALS TYPICAL LOOP CONFIGURATION\nHITLESS\nSWITCHINGBEST CLOSE-IN\nPHASE NOISE\n(100-Hz OFFSET)WANDER\nATTENUATION\nORTCXO/OCXO\nHOLDOVERPLL MODEREF-DPLL\nBANDWIDTH\nSyncE EEC Opt. 1,\nSDH G.813 Opt. 1YES – YES 3-Loop 1to10Hz\nSyncE EEC Opt. 2,\nSONET GR-253YES – YES 3-Loop 0.1Hz\nSyncE/IEEE 1588\nPTP SlaveYES – YES3-Loop with\nDCO Mode EnabledSee above forSyncE\nEEC Opt. 1or2\n1-PPS Input – – YES 3-Loop 0.02 Hz\nWireless/BTS YES YES YES3-Loop with\nDCO Mode Option1to20Hz\nTest Instrumentation\n(forexample, 10-MHz\nRef. In)Optional YES YES 3-Loop 1to40Hz\nMedical Imaging – YES Optional 2-Loop TCXO 100to400Hz\nOTN/OTU – – – 2-Loop REF 100to300Hz\nBroadcast\n(Genlock)Optional – YES (TCXO) 2-Loop REF 1to10Hz\nOther Jitter Cleaning Optional – – 2-Loop REF 10to100Hz\n LMK05028\nDifferential or \nSingle-Ended*28 pF\n 100 \r100 k\r\nVAC-DIFF \n(weak bias)\n100 k\r28 pF\n50 \r\n  XO_P\nXO_ NS1\nS1S2\nS2S3 50 \r\nXO path\n*Supports 2.5-V \nsingle-ended swing\n28LMK05028\nSNAS724A –FEBRUARY 2018 –REVISED APRIL 2018 www.ti.com\nProduct Folder Links: LMK05028Submit Documentation Feedback Copyright ©2018, Texas Instruments Incorporated(1) S1,S2:OFF =External termination isassumed.\n(2) S3:OFF =External input bias orDCcoupling isassumed.9.3 Feature Description\nThe following sections describe thefeatures andfunctional blocks oftheLMK05028.\n9.3.1 Oscillator Input (XO_P/N)\nThe XOinput isthereference clock forthefractional-N APLLs. The combination ofXOandAPLL determines the\njitter andphase noise performance oftheoutput clocks. Foroptimal performance, theXOfrequency should beat\nleast 48MHz and have anon-integer frequency relationship with theVCO frequencies sotheAPLLs operate in\nfractional mode. When theTCXO input isnotused byeither PLL channel, theXOinput determines theoutput\nfrequency accuracy andstability infree-run orholdover modes.\nThe XOinput buffer hasprogrammable input on-chip termination andAC-coupled input biasing configurations as\nshown inFigure 24.\nThe buffered XOpath also drives theinput monitoring blocks aswell asoutput muxes, allowing buffered copies\noftheXOinput onOUT0 and/or OUT1.\nFigure 24.XOInput Buffer\nTable 4lists thetypical XOinput buffer configurations forcommon clock interface types.\nTable 4.XOInput Buffer Modes\nXO_DIFF_TYPE INPUT TYPESINTERNAL SWITCH SETTINGS\nINTERNAL TERM. (S1, S2)(1)INTERNAL BIAS (S3)(2)\n0hLVDS, CML, LVPECL, LVCMOS\n(DC-coupled)OFF OFF\n1hLVDS, CML, LVPECL\n(AC-coupled)OFF ON(1.3 V)\n3hLVDS, CML, LVPECL\n(AC-coupled, internal 100-Ω)100Ω ON(1.3 V)\n4hHCSL\n(DC-coupled, internal 50-Ω)50Ω OFF\n LMK05028\nTCXO_IN11 k\r\n~0.6 V\n(weak bias)Internal \nTCXO path1.2-V \nLVCMOS\n29LMK05028\nwww.ti.com SNAS724A –FEBRUARY 2018 –REVISED APRIL 2018\nProduct Folder Links: LMK05028Submit Documentation Feedback Copyright ©2018, Texas Instruments Incorporated9.3.2 TCXO/OCXO Input (TCXO_IN)\nThe TCXO input isthereference clock totheTCXO-DPLL loop ineach PLL channel. When thePLL channel\nuses theTCXO-DPLL, theTCXO input source determines theclose-in phase noise and wander performance\n(MTIE/TDEV) when theDPLL islocked, aswell asthefrequency accuracy and stability infree-run and holdover\nmodes. ATCXO input with high phase noise floor should have minimal ornoimpact ontheoutput jitter\nperformance, provided theTCXO loop bandwidth isdesigned lowenough toattenuate itsnoise contribution. This\ninput can bedriven from alow-frequency TCXO, OCXO, orexternal traceable clock that conforms tothe\nfrequency accuracy andholdover stability requirements oftheapplication. TCXO andOCXO frequencies of10to\n12.8 MHz arewidely available andcost-effective options.\nThe TCXO input canaccept anAC-coupled single-ended clock (sine, clipped-sine, orsquare wave) and hasan\ninternal weak bias ofabout 0.6V.The input voltage swing should beless than 1.3Vpp and terminated before\nAC-coupling tothepin.Ifunused, theTCXO input buffer canbepowered down byregister bitandthepincanbe\nleftfloating.\nThe buffered TCXO path also drives theinput monitoring blocks aswell astheTCXO/Ref bypass mux tothe\noutput muxes, allowing abuffered copy oftheTCXO input onOUT0 and/or OUT1.\nFigure 25.TCXO Input Buffer\n LMK05028\nDifferential or \nSingle-Ended*28 pF\n 100 \r100 k\r\nVAC-DIFF \n(weak bias)\n100 k\r28 pF3.6 k\r\n50 \r\n  S4\n  INx_P\n  INx_ NTo LVCMOS input \nslew rate detector\nS1\nS1S2\nS2S3 50 \r\nREF path\n*Supports 3.3-V \nS-E input swing\n30LMK05028\nSNAS724A –FEBRUARY 2018 –REVISED APRIL 2018 www.ti.com\nProduct Folder Links: LMK05028Submit Documentation Feedback Copyright ©2018, Texas Instruments Incorporated(1) S1,S2:OFF =External termination isassumed.\n(2) S3:OFF =External input bias orDCcoupling isassumed.\n(3) S4:OFF =Differential input amplitude detector isused forallinput types except LVCMOS.9.3.3 Reference Inputs (INx_P/N)\nThe reference inputs (IN0 toIN3) can accept differential orsingle-ended clocks tosynchronize any ofthePLL\nchannels. Each input hasprogrammable input type, termination, and AC-coupled input biasing configurations as\nshown inFigure 26.Each input buffer drives thereference input mux ofboth DPLL blocks. The DPLL input mux\ncan select from any ofthereference inputs. Any DPLL can switch between inputs with different frequencies\nprovided they can bedivided-down toacommon frequency byDPLL Rdividers (DPLLy_REFx_RDIV). The\nreference input paths also drive thevarious detector blocks forreference input monitoring and validation. The\nselected reference ofeach DPLL input (before theRdivider) canberouted through theTCXO/Ref bypass mux\nandoutput muxes, allowing abuffered copy ofeither DPLL reference input onOUT0 and/or OUT1.\nFigure 26.Reference Input Buffer\nTable 5lists thereference input buffer configurations forcommon clock interface types.\nTable 5.Reference Input Buffer Modes\nREFx_TYPE INPUT TYPESINTERNAL SWITCH SETTINGS\nINTERNAL TERM.\n(S1, S2)(1)INTERNAL BIAS\n(S3)(2)LVCMOS SLEW\nRATE DETECT\n(S4)(3)\n0hLVDS, CML, LVPECL\n(DC-coupled)OFF OFF OFF\n1hLVDS, CML, LVPECL\n(AC-coupled)OFF ON(1.3 V) OFF\n3hLVDS, CML, LVPECL\n(AC-coupled, internal 100-Ω)100Ω ON(1.3 V) OFF\n4hHCSL\n(DC-coupled, internal 50-Ω)50Ω OFF OFF\n8h LVCMOS OFF OFF ON\n3.3V LVCMOS \nDriverLVCMOS\nLMK05028Rs\nCopyright © 2018, Texas Instruments Incorporated\n50 :Clock Driver \n(ROUT)Rs\nLMK05028TCXO\n_IN\nRt\n VDD\n \nDriver Rs ( \r)Rt (\r)\n  Swing \n<1.3 Vpp\n3.3-V LVCMOS\n(Clipped) Sinewave1.8-V LVCMOS2.5-V LVCMOS\n03368100 50\n50\n50\nopen\n50 :LVCMOS \nDriver \n(ROUT)RsXO_P\n \n R1\nR2\n XO_NVDD\n \n VDD\n3.3 V\n2.5 V\n1.8 VR1 (\r)\n125\n0\n0R2 (\r)\n375\nopen\nopenLMK05028\nRs = 50 ± ROUT\n31LMK05028\nwww.ti.com SNAS724A –FEBRUARY 2018 –REVISED APRIL 2018\nProduct Folder Links: LMK05028Submit Documentation Feedback Copyright ©2018, Texas Instruments Incorporated9.3.4 Clock Input Interfacing andTermination\nFigure 27through Figure 34show therecommended input interfacing and termination circuits. Unused clock\ninputs canbeleftfloating orpulled down.\nFigure 27.Single-Ended LVCMOS toXOInput (XO_P)\nFigure 28.Single-Ended LVCMOS orSinewave toTCXO Input (TCXO_IN)\nFigure 29.Single-Ended LVCMOS (1.8, 2.5,3.3V)toReference (INx_P)\nLMK05028HCSL \nDriverHCSL\n50 \r50 \r\nCopyright © 2018, Texas Instruments Incorporated\nCML \nDriver\nCML LMK05028\nCopyright © 2018, Texas Instruments Incorporated\nLVDS Driver LVDSLMK05028\n100 \r\nCopyright © 2018, Texas Instruments Incorporated\nLVPECL Driver LVPECL\n50 \r 50 \rLMK05028\nVDD_IN - 2\nCopyright © 2018, Texas Instruments Incorporated\n32LMK05028\nSNAS724A –FEBRUARY 2018 –REVISED APRIL 2018 www.ti.com\nProduct Folder Links: LMK05028Submit Documentation Feedback Copyright ©2018, Texas Instruments IncorporatedFigure 30.DC-Coupled LVPECL toReference (INx) orXOInputs\nFigure 31.DC-Coupled LVDS toReference (INx) orXOInputs\nFigure 32.DC-Coupled CML (Source Terminated) toReference (INx) orXOInputs\nFigure 33.HCSL (Load Terminated) toReference (INx) orXOInputs\nDifferential\nDriverLMK05028\n100 \r\nInternal input biasing\nRB RB\n  Driver\nLVDS\nCML*\n3.3-V LVPECL\n2.5-V LVPECL\nHCSLRB (\r)\nopen\nopen\n150\n82\n50\n*CML driver has 50- \r pull-up\n33LMK05028\nwww.ti.com SNAS724A –FEBRUARY 2018 –REVISED APRIL 2018\nProduct Folder Links: LMK05028Submit Documentation Feedback Copyright ©2018, Texas Instruments IncorporatedFigure 34.AC-Coupled Differential toReference (INx) orXOInputs\n9.3.5 Reference Input Mux Selection\nForeach REF-DPLL block, thereference input mux selection canbedone automatically using aninternal state\nmachine with aconfigurable input priority scheme, ormanually through software register control orhardware pin\ncontrol. The input mux can select from IN0toIN3. Additionally, DPLL1 can select IN5asaninternal loopback\nclock divided-down from PLL2\'s VCO (VCO2 FBclock), andDPLL2 canselect IN4asaninternal loopback clock\nfrom PLL1\'s VCO (VCO1 FBclock).\nThe priority forallinputs canbeassigned foreach DPLL through registers. The priority ranges from 0to6,where\n0means Ignored (never select) and1to6arehighest (1st) tolowest (6th) priority. When twoormore inputs are\nconfigured with thesame priority setting, thereference input with thelowest index (INx) willbegiven higher\npriority.\nThe currently selected reference input foreach DPLL canberead through thestatus pinorregister.\n9.3.5.1 Automatic Input Selection\nThere aretwoautomatic input selection modes that can besetbyaregister: Auto Revertive and Auto Non-\nRevertive.\n•Auto Revertive: Inthis mode, theDPLL automatically selects thevalid input with thehighest configured\npriority. Ifaclock with higher priority becomes valid, theDPLL willautomatically switch over tothat clock\nimmediately.\n•Auto Non-Revertive: Inthismode, theDPLL automatically selects thehighest priority input that isvalid. Ifa\nhigher priority input because valid, theDPLL willnotswitch-over until thecurrently selected input becomes\ninvalid.\n9.3.5.2 Manual Input Selection\nThere aretwo manual input selection modes that can besetbyaregister: Manual with Auto-Fallback and\nManual with Auto-Holdover. Ineither manual mode, theinput selection can bedone through register control\n(Table 6)orhardware pincontrol (Table 7).\n•Manual with Auto-Fallback: Inthis mode, themanually selected reference istheactive reference until it\nbecomes invalid. Ifthereference becomes invalid, theDPLL willautomatically fallback tothehighest priority\ninput that isvalid orqualified. Ifnoprioritized inputs arevalid, theDPLL willenter holdover mode (iftuning\nword history isvalid) orfree-run mode. The DPLL willexitholdover mode when theselected input becomes\nvalid.\n•Manual with Auto-Holdover: Inthis mode, themanually selected reference istheactive reference until it\nbecomes invalid. Ifthereference becomes invalid, theDPLL willautomatically enter holdover mode (iftuning\nword history isvalid) orfree-run mode. The DPLL willexitholdover mode when theselected input becomes\nvalid.\nTable 6.Manual Input Selection byRegister Bits\nDPLLx_REF_MAN_REG_SEL[2:0]\nBITSDPLLx_REF_MAN_SEL BIT SELECTED INPUT\n000b 0 IN0\n001b 0 IN1\n010b 0 IN2\n011b 0 IN3\nREF-DPLL\nLocked \nLock Acquisition \n(Fastlock, Hitless Switch)Input Select Mode \n= Auto?NoSee Device POR and \nPLL Initialization and \nDPLL Modes Flowcharts\nInput Select Mode \n= Manual?\nLOR on \nSelected Input, or \nHigher Priority Input \nValid?Yes: With \nAuto-Holdover\nYes: With \nAuto-Fallback\nLoss of Ref (LOR) \non Selected Input?\nHoldover Mode Loss of Ref (LOR) on \nSelected Input?Yes: Auto \nRevertive\nYes: Auto \nNon-RevertiveNo\nHoldover Mode YesYesNo\nYes\nNo\nManually Selected \nInput Valid?No Higher Priority \nInput Valid?No\nYes: Switch to \nSelected InputYes: Auto-Switch \naccording to Priority \nsettings\n34LMK05028\nSNAS724A –FEBRUARY 2018 –REVISED APRIL 2018 www.ti.com\nProduct Folder Links: LMK05028Submit Documentation Feedback Copyright ©2018, Texas Instruments IncorporatedTable 6.Manual Input Selection byRegister Bits (continued)\nDPLLx_REF_MAN_REG_SEL[2:0]\nBITSDPLLx_REF_MAN_SEL BIT SELECTED INPUT\n100b 0 VCO1 Loopback toDPLL2\n101b 0 VCO2 Loopback toDPLL1\nTable 7.Manual Input Selection byHardware Pins\nINSELx_[1:0] PINS DPLLx_REF_MAN_SEL BIT SELECTED INPUT\n00b 1 IN0\n01b 1 IN1\n10b 1 IN2\n11b 1 IN3\nThe reference input selection flowchart isshown inFigure 35.\nFigure 35.Reference Input Selection Flowchart\n9.3.6 Hitless Switching\nEach REF-DPLL supports hitless switching through aproprietary phase cancellation scheme, which can be\nenabled per DPLL. When hitless switching isenabled, itwillprevent aphase transient (phase hit)from\npropagating totheoutputs when thetwoswitched inputs have afixed phase offset and arefrequency-locked.\nThe inputs arefrequency-locked when they have same exact frequency (0-ppm offset), orhave frequencies that\nareinteger-related and can each bedivided toacommon frequency byintegers. When hitless switching is\n LMK05028 Ref Inputs (x4)\nClock Status \n Ref Input Monitors (x4)TCXO XO\nINxTCXO/XO Monitors  (x2)\n EN\n EN\n EN\n EN\n EN\n*Enable for 1-PPS inREF[0:3] \nValidEN\nEN \n \nPLL Channels\n(x2)LOS_FDETLOS\nDIFF: Min. Swing \nLVCMOS: Slew rate\nValid / Invalid ppm\nLate detect window\nEarly detect window\nJitter threshold\nDetector Status (1 = fault)EN\nValid timeFrequencyAmplitude\nLOR\n5Validation Timer \nStarts when LOR Æ0LOR_AMP1\nLOR_FREQ1\nLOR_MISSCLK1\nREFSWITCH1LOS_TCXO\nLOS_FDET_TCXO\nLOS_XO\nLOS_FDET_XO\n4\n42\n2\nDPLL1 \nSelected \nInputStatus Bits\nLOR_AMP2\nLOR_FREQ2\nLOR_MISSCLK2\nREFSWITCH2DPLL2 \nSelected \nInputFrequency\nMissing pulse\nRunt pulse\nPhase*Amplitude÷RREF\nMuxes\n(x2)\nREF[0:3] \nStatusDIFF: Min. Swing\n35LMK05028\nwww.ti.com SNAS724A –FEBRUARY 2018 –REVISED APRIL 2018\nProduct Folder Links: LMK05028Submit Documentation Feedback Copyright ©2018, Texas Instruments Incorporateddisabled, aphase hitequal tothephase offset between thetwoinputs willbepropagated totheoutput atarate\ndetermined bytheREF-DPLL fastlock bandwidth. The hitless switching specifications (tHITLESS and fHITLESS )are\nvalid forreference inputs with nowander. Inthecase where twoinputs areswitched butarenotfrequency-\nlocked, theoutput smoothly transitions tothenew frequency with reduced transient. Hitless switching isnot\nsupported for1-PPS inputs.\n9.3.7 Gapped Clock Support onReference Inputs\nEach DPLL supports locking toaninput clock that has missing periods and isreferred toasagapped clock.\nGapping aclock severely increases itsjitter, sothedevice provides thehigh input jitter tolerance and lowloop\nbandwidth necessary togenerate alow-jitter periodic output clock. The resulting output willbeaperiodic non-\ngapped clock with anaverage frequency oftheinput with itsmissing cycles. The gapped clock width cannot be\nlonger bethan thereference clock period after theRdivider (RINx/fINx).The reference input monitors should be\nconfigured toavoid any flags due totheworst-case clock gapping scenario toachieve and maintain lock.\nReference switchover between two gapped clock inputs may violate thehitless switching specification ifthe\nswitch occurs during agapineither input clock.\n9.3.8 Input Clock andPLL Monitoring, Status, andInterrupts\nThe following section describes theinput clock andPLL monitoring, status, andinterrupt features.\nFigure 36.Clock Monitors forReferences, XO,andTCXO Inputs\n9.3.8.1 XOInput Monitoring\nThe XOinput hasamplitude and frequency monitors tohelp qualify theinput before itcanbeused tolock the\nAPLLs.\nThe XOamplitude detector clears itsLOS (loss-of-signal) flagwhen thedifferential input voltage swing (peak-to-\npeak) isgreater than theminimum threshold selected bytheregisters (400, 600, or800 mVpp nominal). The\nsame threshold applies also forasingle-ended LVCMOS input with thenon-driven input pinpulled toground. If\ntheinput clock does notmeet theamplitude threshold, theamplitude detector willsettheLOS flaganddisqualify\ntheinput.\n36LMK05028\nSNAS724A –FEBRUARY 2018 –REVISED APRIL 2018 www.ti.com\nProduct Folder Links: LMK05028Submit Documentation Feedback Copyright ©2018, Texas Instruments IncorporatedThe XOfrequency detector clears itsLOS_FDET flagwhen theinput frequency isdetected within therange of\nabout 10MHz to90MHz. Above 90MHz, thefrequency detector should bebypassed forproper operation. The\nXOfrequency monitor uses aRC-based detector andcannot precisely detect iftheXOinput clock hassufficient\nfrequency stability toensure successful VCO calibration during thePLL start-up when theexternal XOclock has\naslow ordelayed start-up behavior. See Slow orDelayed XOStart-Up formore information.\nThe XOmonitors can bebypassed through registers, sotheinput willalways beconsidered valid bythePLL\ncontrol state machines. The XO\'s LOS status flags canbeobserved through thestatus pins and thestatus bits.\nThe XOLOS signal from thestatus pinisthelogic-OR combination ofboth itsamplitude and frequency monitor\nflags.\n9.3.8.2 TCXO Input Monitoring\nThe TCXO input hasamplitude andfrequency monitors tohelp qualify theinput before itcanbeused tolock the\nTCXO-DPLLs.\nThe TCXO amplitude detector determines iftheinput meets theminimum input slew rate threshold. The input\nslew rate detector clears itsLOS flagwhen theslew rate isfaster than 0.2V/ns ontheclock edge selected by\ntheregisters (rising edge, falling edge, orboth edges). Iftheinput clock does notmeet theslew rate threshold on\ntheselected clock edge(s), theamplitude monitor willsettheLOS flaganddisqualify theinput.\nThe TCXO frequency detector clears itsLOS_FDET flagwhen theinput frequency isdetected within therange of\nabout 10MHz to90MHz. Above 90MHz, thefrequency detector should bebypassed forproper operation.\nThe TCXO monitors can bebypassed through registers, sotheinput willalways considered valid bythePLL\ncontrol state machines. The TCXO\'s LOS status flags can beobserved through thestatus pins and thestatus\nbits. The TCXO LOS signal from thestatus pinisthelogic-OR combination ofboth itsamplitude and frequency\nmonitor flags.\n9.3.8.3 Reference Input Monitoring\nEach DPLL reference clock input isindependently monitored forinput validation (qualification) before itis\navailable forinput selection byeither DPLL. The reference monitoring blocks include amplitude, frequency,\nmissing pulse, and runt pulse monitors. For a1-PPS input, thephase valid monitor issupported and the\nfrequency, missing pulse, and runt pulse monitors arenotsupported. Avalidation timer sets theminimum time\nforallenabled reference monitors tobeclear offlags before aninput isqualified.\nThe enablement andvalid threshold forallreference monitors andvalidation timers areprogrammable perinput.\nThe reference monitors and validation timers areoptional toenable, butcritical toachieve optimal transient\nperformance during holdover orswitchover events and also toavoid selection ofanunreliable orintermittent\nclock input. Ifagiven detector isnotenabled, itwillnotsetaflag and willbeignored. The status flag ofany\nenabled detector canbeobserved through thestatus pins foranyreference input (selected ornotselected). The\nstatus flags oftheenabled detectors can also beread through thestatus bitsfortheselected input ofeach\nDPLL.\n9.3.8.3.1 Reference Validation Timer\nThe validation timer sets theamount oftime foreach reference tobeclear offlags from allenabled input\nmonitors before itisqualified andvalid forselection. The validation timer andenable settings areprogrammable.\n9.3.8.3.2 Amplitude Monitor\nThe reference amplitude detector determines iftheinput meets theamplitude-related threshold depending onthe\ninput buffer configuration. Fordifferential input mode, theamplitude detector clears itsLOR_AMP flagwhen the\ndifferential input voltage swing (peak-to-peak) isgreater than theminimum threshold selected bytheregisters\n(400, 500, or600 mVpp nominal). ForLVCMOS input mode, theinput slew rate detector clears itsLOR_AMP\nflag when itsslew rate isfaster than 0.2V/ns ontheclock edge selected bytheregisters (rising edge, falling\nedge, orboth edges). Ifeither thedifferential orLVCMOS input clock does notmeet thespecified thresholds, the\namplitude detector willsettheLOR_AMP flaganddisqualify theinput.\nBelow about 5MHz, thedifferential input detector may signal afalse flag; inthiscase, theamplitude detector\nshould bedisabled and atleast one other input monitor (frequency, window detector) should beenabled to\nvalidate theinput clock. The LVCMOS input detector can beused forlow-frequency clocks down to1Hzor1\nPPS.\n  Ideal Reference Period\nEarly Pulse  (Input disqualified \nat this input rising edge)\nLate Pulse  (Input disqualified at falling \nedge of previous valid window)\nEarly Window\n(TEARLY)Valid Windows\nLate Window\n(TLATE)Ideal Reference Input\n(rising-edge triggered)\nExample A: Input with \nEarly (Runt) Pulse\nExample B: Input with \nMissing (Late) Pulse\nValid\nMinimum Valid Window\nis ±3*(8 / f VCO)Invalid\nValid Window size can be relaxed by reducing the Early Window \nsize and/or increasing the Late Window size.\nWindow Step Size = 8 / f VCOIdeal Edge\nGapped Clock  (To avoid disqualifying input at the \nmissing clock cycle, set T LATE window > Gap width)\nExample C: Input with \nMissing (Gapped) ClockGap width\n37LMK05028\nwww.ti.com SNAS724A –FEBRUARY 2018 –REVISED APRIL 2018\nProduct Folder Links: LMK05028Submit Documentation Feedback Copyright ©2018, Texas Instruments Incorporated9.3.8.3.3 Missing Pulse Monitor (Late Detect)\nThe missing pulse monitor uses awindow detector tovalidate input clock pulses that arrive within thenominal\nclock period plus aprogrammable latewindow threshold (TLATE).When aninput pulse arrives before TLATE,the\npulse isconsidered valid and themissing pulse flagwillbecleared. When aninput pulse does notarrive before\nTLATE (due toamissing orlatepulse), theflagwillbesetimmediately todisqualify theinput.\nTypically, TLATE should besethigher than theinput\'s longest clock period (including cycle-to-cycle jitter), or\nhigher than thegapwidth foragapped clock. The missing pulse monitor canactasacoarse frequency detector\nwith faster detection than theppm frequency detector. The missing pulse monitor issupported forinput\nfrequencies between 2kHz andfVCO/48andshould bedisabled when outside thisrange.\nThe missing pulse and runt pulse monitors operate from thesame window detector block foreach reference\ninput. The status flags forboth these monitors arecombined bylogic-OR gate and can beobserved through\nstatus pin.The window detector flagfortheselected DPLL input canalso beobserved through thecorresponding\nMISSCLK status bit.\n9.3.8.3.4 Runt Pulse Monitor (Early Detect)\nThe runt pulse monitor uses awindow detector tovalidate input clock pulses thatarrive within thenominal clock\nperiod minus aprogrammable early window threshold (TEARLY ).When aninput pulse arrives after TEARLY ,the\npulse isconsidered valid andtherunt pulse flagwillbecleared. When anearly orrunt input pulse arrives before\nTEARLY ,themonitor willsettheflagimmediately todisqualify theinput.\nTypically, TEARLY should besetlower than theinput\'s shortest clock period (including cycle-to-cycle jitter). The\nearly pulse monitor can actasacoarse frequency detector with faster detection than theppm frequency\ndetector. The early pulse monitor issupported forinput frequencies between 2kHz and fVCO/48and should be\ndisabled when outside thisrange.\nFigure 37.Early andLate Window Detector Examples\n   Late Pulse \n(Large peak jitter)\nExample:\n1-PPS Input\nTJITCounter resets at\nvalid edge (T IN¶\x03< TV)\nIdeal Input PeriodIdeal Edge \n(TIN < TV )\nValid Counter (T V)\nTVCounter time-out (T IN¶¶\x03> TV).\nInput is disqualified here\nTIN TIN¶ TIN¶¶\nTV\nTV = TIN + TJITTIN¶\x03> TIN TIN¶¶\x03>> TIN\n38LMK05028\nSNAS724A –FEBRUARY 2018 –REVISED APRIL 2018 www.ti.com\nProduct Folder Links: LMK05028Submit Documentation Feedback Copyright ©2018, Texas Instruments Incorporated9.3.8.3.5 Frequency Monitoring\nThe precision frequency detector measures thefrequency offset (inppm) forallinput clocks relative toa0-ppm\nreference clock, which canbeselected from either theXOorTCXO input. The valid and invalid ppm frequency\nthresholds areconfigurable through theregisters. The monitor willclear itsLOR_FREQ flag when therelative\ninput frequency error isless than thevalid ppm threshold. Otherwise, itwillsettheLOR_FREQ flag when the\nrelative input frequency error isgreater than theinvalid ppm threshold. The ppm delta between thevalid and\ninvalid thresholds provides hysteresis toprevent theLOR_FREQ flag from toggling when theinput frequency\noffset iscrossing these thresholds.\nAfrequency measurement averaging factor isalso used incomputing thefrequency detector register settings. A\nhigher averaging factor increases themeasurement delay tosetorclear theflag, which allow more time forthe\ninput frequency tosettle, and can also provide better measurement resolution foraninput with high drift or\nwander. Note thathigher averaging reduces themaximum frequency ppm thresholds thatcanbeconfigured.\n9.3.8.3.6 Phase Valid Monitor for1-PPS Inputs\nThe phase valid monitor isdesigned specifically for1-PPS input validation because thefrequency and window\ndetectors donotsupport thismode. The phase valid monitor uses awindow detector tovalidate 1-PPS input\npulses thatarrive within thenominal clock period (TIN)plus aprogrammable jitter threshold (TJIT).When theinput\npulse arrives within thecounter window (TV),thepulse isconsidered valid and thephase valid flag willbe\ncleared. When theinput pulse does notarrive before TV(due toamissing orlate pulse), theflag willbeset\nimmediately todisqualify theinput. TJITshould besethigher than theworst-case input cycle-to-cycle jitter.\nFigure 38.1-PPS Input Window Detector Example\nPLL Status PLL Channel  (x2)\nDPLL Frequency Lock \nDetector\nUnlockLock\nDPLL Phase Lock \nDetector\nUnlockLockTCXO \nDPLLAPLL\n \n LOL\nThresh \n(ppm)LOL_PLL1\nLOFL_DPLL1\nREF \nDPLLAPLL Lock\nDetector\nLOFL\nLOPL\nTuning Word History\nDelay CountHIST UpdateThresh\n(ppm)\nThresh \n(ns) Thresh\n(ns)\nAverage \ntimeIgnore \ntime2\n2\n2\n2Status Bits\nLOPL_DPLL1\nHIST1PLL1\nHLDOVR1\nLOL_PLL2\nLOFL_DPLL2\nLOPL_DPLL2\nHIST2PLL2\nHLDOVR2\nHoldover \nActive2Free-run \nTuning Word\nEN HoldfREF-TDC\nfVCO/P1\n39LMK05028\nwww.ti.com SNAS724A –FEBRUARY 2018 –REVISED APRIL 2018\nProduct Folder Links: LMK05028Submit Documentation Feedback Copyright ©2018, Texas Instruments Incorporated9.3.8.4 PLL Lock Detectors\nThe loss-of-lock (LOL) status isavailable foreach APLL and DPLL. The APLLs aremonitored forloss-of-\nfrequency lock only. The REF-DPLLs aremonitored forboth loss-of-frequency lock (LOFL) and loss-of-phase\nlock (LOPL). The DPLL lock threshold and loss-of-lock threshold areprogrammable forboth LOPF and LOFL\ndetectors.\nEach DPLL frequency lock detector willclear itsLOFL flagwhen theDPLL\'s frequency error relative theselected\nreference input isless than thelock ppm threshold. Otherwise, itwillsettheLOFL flag when theDPLL\'s\nfrequency error isgreater than theunlock ppm threshold. The ppm delta between thelock andunlock thresholds\nprovides hysteresis toprevent theLOFL flag from toggling when theDPLL frequency error iscrossing these\nthresholds.\nAmeasurement averaging factor isalso used incomputing thefrequency lock detector register settings. Ahigher\naveraging factor increases themeasurement delay tosetorclear theLOFL flag. Higher averaging may beuseful\nwhen locking toaninput with high wander orwhen theDPLL isconfigured with anarrow loop bandwidth. Note\nthathigher averaging reduces themaximum frequency ppm thresholds thatcanbeconfigured.\nEach DPLL phase lock detector willclear itsLOPL flagwhen theDPLL\'s phase error isless than thephase lock\nthreshold. Otherwise, itwillsettheLOPL flagwhen greater than thephase unlock threshold.\nThe APLL andDPLL lock detector flags canbeobserved through thestatus pins andthestatus bits.\nFigure 39.DPLL andAPLL Lock Detectors\n Ref Lost\nLORÆ 1\nHistory \nReset History Valid\nHoldover LockedRef Valid\nLORÆ 0\nFree Run Lock Acq. LockedNo History\nLock Acq.Ref Valid\nLORÆ 0\nInitial holdover \nfrequency determined \nby averaged history.History Count*\nTimer to average history data to \ncompute initial holdover frequency accuracy.History Delay*\nDelay to ignore \nhistory updates \nprior to LOR.History held* \nor cleared on \nholdover exit.\nTime History Data Accumulating\nLOFL = 0, LOPL = 1 LOFL = 0, LOPL Æ 0 LOFLÆ 0, then LOPL Æ 0 LOFL = 1, LOPL = 1*Programmable \nsettings\nLOFL = 0, LOPL Æ 1 History Data Accumulating\nTAVG(0) TAVG(1) TAVG(2..n) TIGNInitial start of history \nwhen LOFL Æ 0 only\n40LMK05028\nSNAS724A –FEBRUARY 2018 –REVISED APRIL 2018 www.ti.com\nProduct Folder Links: LMK05028Submit Documentation Feedback Copyright ©2018, Texas Instruments Incorporated9.3.8.5 Tuning Word History\nEach REF-DPLL domain has atuning word history monitor block that determines theinitial output frequency\naccuracy upon entry intoholdover. The tuning word canbeupdated from oneofthree sources depending onthe\nDPLL operating mode:\na.Locked Mode: From theoutput ofthedigital loop filter when locked\nb.Holdover Mode: From thefinal output ofthehistory monitor\nc.Free Run Mode: From thefree-run tuning word register (user defined)\nWhen thehistory monitor isenabled andtheDPLL islocked, iteffectively averages thereference input frequency\nbyaccumulating history from thedigital loop filter output during aprogrammable averaging time (TAVG).Once the\ninput becomes invalid, thefinal tuning word value isstored todetermine theinitial holdover frequency accuracy.\nGenerally, alonger TAVGtime willproduce amore accurate initial holdover frequency. The stability ofthe0-ppm\nreference clock (XO orTCXO input) determines thelong-term stability and accuracy oftheholdover output\nfrequency.\nThere isalso aseparate programmable delay timer (TIGN)that can besettoignore thehistory data that is\ncorrupted justprior toentry into holdover. The history data could becorrupted ifatuning word update occurs\nwhile theinput clock isfailing and before itisdetected bytheinput monitors. Both TAVGand TIGNtimes are\nprogrammable through theHISTCNT and HISTDLY register bits, respectively, and arerelated totheREF-TDC\nrate.\nThe tuning word history isinitial cleared after adevice hard reset orsoft reset. The history monitor begins to\naccumulate history once theDPLL locks toanew reference. The previous history willbecleared when a\nswitchover toanew reference occurs assuming thehistory persistence bit(HIST_HOLD) isnotset.The history\ncanbemanually cleared byasserting thehistory softreset bit(HIST_SW_RST). Ifthehistory persistence bitis\nset, thehistory monitor willnotclear theprevious history value during reference switchover, holdover exit, or\nhistory softreset. Whenever thetuning word iscleared, thehistory monitor waits forthefirstTAVGtimer toexpire\nbefore storing thefirsttuning word value.\nFigure 40.Tuning Word History Windows\nIftheTAVGperiod issetvery long (minutes orhours) toobtain amore precise historical average frequency, itis\npossible foraswitchover orholdover event tooccur before thefirsttuning word isstored and available foruse.\nToovercome this, there isanintermediate history update option (HIST_INTMD). Ifthehistory isreset, then the\nintermediate average canbeupdated atintervals ofTAVG/2K,where K=HIST_INTMD to0,during thefirstTAVG\nperiod only.IfHIST_INTMD =0,there isnointermediate update and thefirst average isstored after thefirst\nTAVGperiod. However, ifHIST_INTMD =4,then four intermediate averages aretaken atTAVG/16,TAVG/8,TAVG/4,\nand TAVG/2,aswell asatTAVG.After thefirst TAVGperiod, allsubsequent history updates occur attheTAVG\nperiod.\nWhen notuning word history exists, thefree-run tuning word value (TUNING_FREE_RUN) determines theinitial\nholdover output frequency accuracy.\n41LMK05028\nwww.ti.com SNAS724A –FEBRUARY 2018 –REVISED APRIL 2018\nProduct Folder Links: LMK05028Submit Documentation Feedback Copyright ©2018, Texas Instruments Incorporated9.3.8.6 Status Outputs\nSTATUS[1:0] and GPIO[6:5] pins canbeconfigured tooutput various status signals and interrupt flagfordevice\ndiagnostic and debug purposes. The status signal, output driver type, and output polarity settings are\nprogrammable. The status output signals available atthese pins foreach device block monitored arelisted in\nEquation 10.When thestatus signal isasserted, thestatus output willbeactive high (assuming thestatus\npolarity isnotsettoactive low).\nTable 8.Status PinSignals Available perDevice Block\nDEVICE BLOCK MONITORED STATUS SIGNAL (ACTIVE HIGH)\nXO XOInput Loss ofSignal (LOS)\nTCXO TCXO Input Loss ofSignal (LOS)\nAPLL1, APLL2APLLx Lock Detected (LOL)\nPLLx VCO Calibration Active\nAPLLx NDivider, div-by-2\nEEPROM EEPROM Active\nAllInputs andPLLs Interrupt (INTR)\nREF0 toREF3 (IN0 toIN3)REFx Monitor Divider Output, div-by-2\nREFx Amplitude Monitor Fault\nREFx Frequency Monitor Fault\nREFx Missing orEarly Pulse Monitor Fault\nREFx Validation Timer Active\nREFx Phase Validation Monitor Fault\nDPLL1, DPLL2DPLLx RDivider, div-by-2\nDPLLx REF NDivider, div-by-2\nDPLL TCXO MDivider, div-by-2\nDPLLx TCXO NDivider, div-by-2\nDPLLx REFn Selected\nDPLLx Holdover Active\nDPLLx Reference Switchover Event\nDPLLx Tuning History Update\nDPLLx Loss ofLock (LOFL)\n9.3.8.7 Interrupt\nAny ofthefour status pins canbeconfigured asadevice interrupt output pin.The interrupt configuration isset\nthrough registers. When theinterrupt isenabled, theinterrupt flag can betriggered from any combination of\ninterrupt status indicators, including LOS fortheXO, TCXO, and DPLL-selected inputs, LOL foreach DPLL and\nAPLL, and holdover and switchover events foreach DPLL. Any status indicator can bemasked soitwillnot\ntrigger theinterrupt pin.Any unmasked status indicator canhave itspolarity inverted before itiscombined atthe\ninterrupt AND/ ORgate andoutput tothestatus pin.\nWhen theinterrupt output isenabled and aninterrupt flagisasserted byone ormore fault conditions, thehost\ndevice can read thesticky status registers toidentify which flags were set, resolve any fault conditions inthe\nsystem, andclear theflagbywriting 0toclear thesticky bitsthatwere set.\n PLLx Channel\nREF-DPLL\nTDCTCXO-DPLL\nTDCAPLL\nPFD LF×2XO\n÷R\n16-bit\n(x6)VCO\n \nIN0\nIN1\nIN2\nIN3VCO1 FB\nVCO2 FBVCOx FB\nPost\nDividers0  1  2\n÷P1\n÷P2TCXO Mux×2÷M TCXO\nDPLL feedback clockREF Mux\n÷FB\n40-bit Frac-N SDM÷FB\n40-bit Frac-N SDM÷N\n40-bit Frac-N SDMVCO1: 4.8 to 5.4 GHz \nVCO2: 5.5 to 6.2 GHz5-bit\nfREF-TDC fTCXO-TDC fPD0\n1\n2\n3\n4\n5DLF DLFLoopback \nDividers\nVCO1 FB\nVCO2 FB\nTo \nOutput \nMuxesfVCO/P1\nfVCO/P2fVCO\n÷PR ÷PR\nSDM control/4 to /9, \n/11, /13 /2 to /17 /2 to /17\n LMK05028 Status Pins (x4)LOS_FDET_TCXO\nLOS_FDET_XO\nLOL_PLL[1:2]LOS_TCXO\nLOS_XO\nLOFL_DPLL[1:2]\nLOPL_DPLL[1:2]\nHIST[1:2]\nHLDOVR[1:2]\nLOR_AMP[1:2]\nLOR_FREQ[1:2]\nLOR_MISSCLK[1:2]\nREFSWITCH[1:2]INTR\nPolarity\nINTR\nEnableINTR \nMask\n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n  \n    INT_AND_OR\n222222222Status Bits\n \nStatus \nSelect Polarity\nSTATUS0\nGPIO6GPIO5STATUS1AND/OR \nGate0xA\nOther \nstatus\nsignalsINTRFINTR \nFlag*\n*Write 0 to clear INTR flag bits  F\nF\nF\nF\nF\nF\nF\nF\nF\nF\nF\nF\nLive Status Registers\n0x00D to 0x00F Type\n  \nSticky Status Registers\n0x016 to 0x018\n42LMK05028\nSNAS724A –FEBRUARY 2018 –REVISED APRIL 2018 www.ti.com\nProduct Folder Links: LMK05028Submit Documentation Feedback Copyright ©2018, Texas Instruments IncorporatedFigure 41.Status andInterrupt\n9.3.9 PLL Channels\nFigure 42shows the3-loop architecture implemented thesame forboth PLL channels with exception oftheVCO\nfrequency range. Each PLL channel can beconfigured independently inthedifferent PLL modes described in\nPLL Architecture Overview .\nFigure 42.PLL Architecture (One Channel)\n43LMK05028\nwww.ti.com SNAS724A –FEBRUARY 2018 –REVISED APRIL 2018\nProduct Folder Links: LMK05028Submit Documentation Feedback Copyright ©2018, Texas Instruments Incorporated9.3.9.1 PLL Frequency Relationships\nThe following equations provide thePLL frequency relationships required toachieve closed-loop operation\naccording totheselected PLL mode. The TICS Proprogramming software canbeused togenerate valid divider\nsettings based onthedesired frequency plan configuration andPLL mode. The equations areapplicable toboth\nPLL channels.\n•For1-loop APLL mode, thecondition inEquation 1must bemet.\n•For3-loop mode, theconditions inEquation 1,Equation 2,Equation 3,andEquation 4must bemet.\n•For2-loop mode (REF-DPLL), theconditions inEquation 1,Equation 3,andEquation 4must bemet.\n•For2-loop mode (TCXO-DPLL), theconditions inEquation 1andEquation 2must bemet.\nEquation 1relates totheAPLL:\nfVCO=fXO×DXO×(INT APLL+NUM APLL/DEN APLL)\nwhere\n•fVCO:VCO frequency\n•fXO:XOinput frequency\n•DXO:APLL XOdoubler (1=disabled, 2=enabled)\n•INTAPLL:APLL Ndivider integer value (9bits, 1to29-1)\n•NUMAPLL:APLL Ndivider numerator value (40bits, 0to240-1)\n•DENAPLL:APLL Ndivider denominator value (fixed, 240) (1)\nEquation 2relates totheTCXO-DPLL:\nfVCO=(fTCXO ×DTCXO /MTCXO)×P1PLL×PRTCXO ×(INTTCXO +NUMTCXO/DENTCXO)\nwhere\n•fTCXO:TCXO/OCXO input frequency\n•DTCXO:TCXO input doubler (1=disabled, 2=enabled)\n•MTCXO:TCXO input divide value (5bits, 1to32)\n•P1PLL:PLL primary post-divider value (4to9,11,13)\n•PRTCXO:TCXO-DPLL FBprescaler divide value (2to17)\n•INTTCXO:TCXO-DPLL FBdivider integer value (30bits, 1to230-1)\n•NUMTCXO:TCXO-DPLL FBdivider numerator value (40bits, 0to240-1)\n•DENTCXO:TCXO-DPLL FBdivider denominator value (fixed, 240) (2)\nEquation 3relates totheREF-DPLL:\nfVCO=(fINx/RINx)×P1PLL×PRREF×(INTREF+NUMREF/DENREF)\nwhere\n•fINx:Reference input frequency (x=0to3)orVCO loopback frequency (x=4or5)\n•RINx:Reference input divide value (16bits, 1to216-1)(x=0to5)\n•PRREF:REF-DPLL FBprescaler divide value (2to17)\n•INTREF:REF-DPLL FBdivider integer value (30bits, 1to230-1)\n•NUMREF:REF-DPLL FBdivider numerator value (40bits, 0to240-1)\n•DENREF:REF-DPLL FBdivider denominator value (40bits, 1to240) (3)\nEquation 4relates toanyreference inputs assigned toaDPLL reference mux toachieve aconstant REF-TDC\nrate required forproper input switchover.\nfREF-TDC =fIN0/RIN0=fIN1/RIN1=fIN2/RIN2=fIN3/RIN3 (4)\n44LMK05028\nSNAS724A –FEBRUARY 2018 –REVISED APRIL 2018 www.ti.com\nProduct Folder Links: LMK05028Submit Documentation Feedback Copyright ©2018, Texas Instruments IncorporatedEquation 5,Equation 6,Equation 7,Equation 8,and Equation 9relate totheoutput frequency according tothe\noutput channel mux selection (CHxMUX).\nfCHxMUX =fVCOy /PnPLLywhen PLLy post-divider isselected (5)\nfCHxMUX =fXOwhen XOisselected (OUT0 orOUT1) (6)\nfCHxMUX =fTCXO/REF when TCXO orREF isselected (OUT0 orOUT1) (7)\nfOUTx =fCHxMUX /OD OUTx (OUT1 toOUT6) (8)\nfOUTx =fCHxMUX /(DIVA OUTx ×DIVB OUTx)(OUT0 orOUT7 only)\nwhere\n•fCHxMUX :Output channel mux frequency (from PLL post-divider, XO, orTCXO/Ref Bypass mux)\n•fTCXO/REF :TCXO, DPLL1 Ref, orDPLL2 Refinput frequency (selected byTCXO/Ref Bypass mux)\n•fOUTx:Output clock frequency (x=0to7)\n•PnPLLy:PLLy P1(primary) orP2(secondary) post-divider value (4to9,11,13)\n•OD OUTx:Output divide value (20bits, 1to220-1)\n•ODB OUTx:Output MSB divide value forOUT0 orOUT7 (11bits, 1to211-1) (9)\n9.3.9.2 Analog PLL (APLL)\nThe APLL hasa40-bit fractional-N divider tosupport high-resolution frequency synthesis, wide output frequency\nrange, very lowphase noise and jitter, and theability totune itsVCO frequency through sigma-delta modulator\n(SDM) control.\nThe APLL XOdoubler doubles theXOinput frequency intothephase frequency detector (PFD) input. The APLL\nmultiplies thePFD frequency bythetotal Ndivider value togenerate theVCO clock. The desired VCO output to\nPFD input frequency ratio isthetotal value ofN(INT +NUM/DEN) applied totheSDM totune theVCO\nfrequency.\nInfree-run mode, theAPLL uses alow-jitter XOinput asainitial reference clock tolock theinternal voltage\ncontrolled oscillator (VCO). The PFD compares thefractional-N divided clock with theXOdoubler frequency and\ngenerates acontrol signal. The control signal isfiltered bytheAPLL loop filter togenerate theVCO ’scontrol\nvoltage that sets itsoutput frequency. The SDM modulates theNdivider ratio togetthedesired fractional ratio\nbetween thePFD input andtheVCO output.\nIn2-loop or3-loop mode, theAPLL\'s SDM iscontrolled byoneoftheDPLL loops topulltheVCO frequency into\nlock with theDPLL reference input.\n9.3.9.3 APLL XODoubler\nThe APLL hasaXOdoubler thatcanbeenabled todouble thePFD frequency upto200MHz. The doubler adds\nminimal noise and isuseful forraising thePFD frequency forbetter phase noise and jitter and also toavoid\nspurs. When thePFD frequency isincreased, theflatportion oftheAPLL phase noise improves.\n9.3.9.4 APLL Phase Frequency Detector (PFD) andCharge Pump\nThe APLL PFD frequency can operate from 10MHz to200 MHz, buttheAPLL performance isoptimized for\nfrequencies of96MHz orhigher. The PLL hasprogrammable charge pump settings of1.6,3.2,4.8,or6.4mA.\n9.3.9.5 APLL Loop Filter\nThe APLL supports programmable loop bandwidth from 100 kHz and 1MHz. The loop filter components canbe\nprogrammed tooptimize theAPLL bandwidth depending ontheXOfrequency andphase noise without changing\nanyexternal components. The LF1 and LF2 pins each require anexternal C2capacitor toground, typically 0.1-\nµF.Figure 43shows theAPLL loop filter structure between thePFD/charge pump output andVCO control input.\nR2 C1R3\nC3\nLF1, LF2\nC2R4\nC4\nLMK05028PFD /\nCharge PumpVCOProgrammable \nLoop Filter\n45LMK05028\nwww.ti.com SNAS724A –FEBRUARY 2018 –REVISED APRIL 2018\nProduct Folder Links: LMK05028Submit Documentation Feedback Copyright ©2018, Texas Instruments IncorporatedFigure 43.Loop Filter Structure ofEach APLL\n9.3.9.6 APLL Voltage Controlled Oscillator (VCO)\nEach PLL contains fully-integrated LC-based oscillators with very lowphase noise. The VCO takes thevoltage\nfrom theloop filter and converts thisinto afrequency. The tuning range ofVCO1 is4.8to5.4GHz, and the\ntuning range ofVCO2 is5.5to6.2GHz. The twoVCO frequency ranges arespaced apart tocover awide range\noffrequency configurations andtohelp minimize cross-coupling between thetwoPLL domains.\n9.3.9.6.1 VCO Calibration\nEach PLL\'s VCO must becalibrated toensure that thePLL can achieve lock and deliver optimal phase noise\nperformance. Fundamentally, theVCO calibration establishes anoptimal operating point within thetuning range\noftheVCO. The VCO calibration isexecuted automatically during initial PLL start-up after device power-on, hard\nreset, orsoft reset once theXOinput isdetected byitsinput monitor. Toensure proper VCO calibration, itis\ncritical fortheXOclock tobestable inamplitude and frequency prior tothestart ofVCO calibration; otherwise,\ntheVCO calibration canfailand prevent start-up ofthePLL and itsoutput clocks. Prior toVCO calibration and\nAPLL lock, theoutput drivers aretypically held inthemute state (configurable peroutput) toprevent spurious\noutput clocks.\nTotrigger VCO calibration foronePLL channel without affecting theother channel, thiscanbeachieved through\nhost programming byeither entering/exiting PLL power-down (PLLx_PDN register bit)orbyasserting aPLL soft-\nreset (SWRxPLL register bit).\n9.3.9.7 APLL VCO Post-Dividers (P1, P2)\nThe APLL has aprimary (P1) and secondary (P2) VCO post-divider forflexible clock frequency planning. All\npost-divider supports divide by4to9,11,or13.The post-divider clocks forboth PLLs aredistributed toalloutput\nchannel muxes forselection. The primary (P1) post-divider output isalso fedback totheFBdivider paths ofthe\nREF-DPLL andTCXO-DPLL toclose theloops.\nAfter theP1divider and DPLL fractional FBdivider values have been determined forclosed-loop operation, the\nP1divider value should notbemodified dynamically because itwould affect theFBdivider clock frequency tothe\nTDC oftheDPLL. IftheP1divider must bechanged, itisnecessary tore-compute theDPLL FBdivider values.\nAlso, changing anyPLL post-divider value requires aPLL soft-reset (ordevice soft-reset) toreset thedivider for\nproper operation.\n9.3.9.8 APLL Fractional NDivider (N)With SDM\nThe APLL fractional Ndivider includes a9-binteger portion (INT), 40-b numerator portion (NUM), afixed 40-b\ndenominator portion (DEN), and sigma-delta modulator. The INT and NUM are programmable, while the\ndenominator isfixed to240forhighest frequency resolution (step size) ontheoutput. The total Ndivider value is:\nN=INT+NUM /DEN.\n46LMK05028\nSNAS724A –FEBRUARY 2018 –REVISED APRIL 2018 www.ti.com\nProduct Folder Links: LMK05028Submit Documentation Feedback Copyright ©2018, Texas Instruments Incorporated9.3.9.9 REF-DPLL Reference Divider (R)\nThe reference clock input paths toeach REF-DPLL features a16-b reference divider (R)foreach clock input\n(IN0 toIN3). The output ofeach Rdivider sets thefrequencies tothereference input mux and theTDC rate of\ntheREF-DPLL. There arealso twoadditional Rdividers fortheinternal VCO loopback clocks (IN4 andIN5) that\ncould beused incascaded PLL configurations. IN4refers totheVCO1 loopback clock toDPLL2 reference input,\nand IN5 refers totheVCO2 loopback clock toDPLL1 reference input. Tosupport hitless switching between\ninputs with different frequencies, theRdivider canbeused todivide theclocks toasingle common frequency to\ntheREF-DPLL TDC input.\n9.3.9.10 TCXO/OCXO Input Doubler andMDivider\nThe TCXO/OCXO input features afrequency doubler followed bya5-bMdivider. The Mdivider output issent to\ntheTCXO mux ofboth TCXO-DPLLs.\n9.3.9.11 TCXO Mux\nEach PLL channel hasaTCXO mux toselect theTCXO-DPLL input from either theTCXO Mdivider clock, orthe\nVCO loopback clock from theopposite PLL channel when PLL cascading isused. When theTCXO Mdivider is\nselected, theMDivider frequency sets theTCXO-TDC rate. When theVCO loopback clock isselected, theVCO\nloopback divider frequency from theopposite PLL sets theTCXO-TDC rate.\n9.3.9.12 REF-DPLL andTCXO-DPLL Time-to-Digital Converter (TDC)\nThe TDCs fortheREF-DPLL andTCXO-DPLL operate up30MHz. The TDC resolution isfineenough toachieve\nin-band phase noise of–112dBc/Hz at100-Hz offset fora122.88-MHz output.\nWhen theREF mux selects areference input clock, theREF-DPLL TDC rate is:\nfREF-TDC =fINx/RINx (10)\nWhen theREF mux selects theVCO loopback clock, theREF-DPLL TDC rate is:\nfREF-TDC =fVCOa /(48×DIVDPLLa_CLK_FB )/RINx (11)\nWhen theTCXO mux selects theMdivider clock, theTCXO-DPLL TDC rate is:\nfTCXO-TDC =fTCXO ×DTCXO /MTCXO (12)\nWhen theTCXO mux selects theVCO loopback clock, theTCXO-DPLL TDC rate is:\nfTCXO-TDC =fVCOa /(48×DIVDPLLa_CLK_FB )\nwhere\n•fVCOa:VCO frequency fedback from thefirstPLL channel (PLLa) inacascaded configuration\n•DIVDPLLy_CLK_FB :VCO loopback divide value (3to32)from PLLa (13)\n9.3.9.13 REF-DPLL andTCXO-DPLL Loop Filter\nEach REF-DPLL and TCXO-DPLL supports programmable loop bandwidth from 10mHz to4kHz and can\nachieve jitter peaking below 0.1dB(typical). The low-pass jitter transfer characteristic ofeach DPLL attenuates\nitsreference input noise with upto60-dB/decade roll-off above theloop bandwidth.\nIn3-loop mode, theREF-DPLL loop filter output modulates theTCXO-DPLL\'s SDM, and theTCXO-DPLL loop\nfilter output correspondingly modulates theAPLL\'s SDM tosteer theAPLL VCO intolock with theselected REF-\nDPLL input.\nIn2-loop REF-DPLL mode, theTCXO-DPLL isnotused andtheREF-DPLL loop filter output controls theAPLL\'s\nSDM tosteer theVCO frequency intolock with theselected REF-DPLL input.\nIn2-loop TCXO-DPLL mode, theREF-DPLL isnotused and theTCXO-DPLL loop filter output controls the\nAPLL\'s SDM tosteer theVCO frequency intolock with theTCXO input.\n47LMK05028\nwww.ti.com SNAS724A –FEBRUARY 2018 –REVISED APRIL 2018\nProduct Folder Links: LMK05028Submit Documentation Feedback Copyright ©2018, Texas Instruments Incorporated9.3.9.14 REF-DPLL andTCXO-DPLL Feedback Dividers\nThe feedback path ofeach REF-DPLL and TCXO-DPLL hasafeedback prescaler (PR) followed byafractional\nFBdivider. The prescaler divides thePLL primary post-divider (P1) clock byaprogrammable value from 2to17,\nwhich then clocks theFBdivider. The FBdivider ofeach REF-DPLL and TCXO-DPLL includes a30-b integer\nportion (INT), 40-b numerator portion (NUM), and40-b denominator portion (DEN). The total FBdivider value is:\nFB=INT+NUM /DEN. AllDPLL feedback dividers areprogrammable, except fortheDEN TCXO (fixed, 240).The\nFBdivider clock must match theTDC rate determined bytheTDC input path oftherespective DPLL.\nThe REF-DPLL TDC rate is:\nfREF-TDC =fVCO/(P1 PLL×PR REF×FBREF) (14)\nThe TCXO-DPLL TDC rate is:\nfTCXO-TDC =fVCO/(P1 PLL×PR TCXO ×FBTCXO) (15)\n9.3.10 Output Clock Distribution\nThe output clock distribution blocks shown inFigure 44includes sixoutput muxes, aTCXO/Ref Bypass mux, six\noutput dividers, and eight programmable output drivers. The output dividers support output synchronization\n(SYNC) toallow phase synchronization between twoormore output channels. Also, each output bank (OUT[0:3]\nandOUT[4:7]) hasseparate azero-delay feedback path tosupport thezero-delay mode option available oneach\nDPLL channel.\n Output Channel Configuration\n LMK05028 PLL1\nVCO1÷P1\nDPLL feedback\n Ref Bypass MuxXO\nTCXO\nREF B\nREF A0\n1\n2÷OD\n20-b\n0\n1\n2\n3÷OD\n20-bOUT7\n0\n1\n2\n3\n4\n5\n0\n1\n2\n3\n4\n5÷OD\n20-b\n÷ODB\n11-bOUT10\n1\n2\n30\n1\n2\n3\nOUT6\nOUT5\nOUT4\n0\n1\n2\n3÷OD\n20-bOUT3\nOUT2\nOUT0÷OD\n20-bClock Bus\n0\n1\n2\n34\n5 PLL2\n/4 to /9, \n/11, /13VCO2\nDPLL feedback4.8 to 5.4 \nGHz \n5.5 to 6.2 \nGHzAuto SYNC \nat POR only/4 to /9, \n/11, /13\n÷P2\n÷P1\n÷P2\nGPIO0/SYNCN \n(active-low pin)SYNC_SW÷OD\nSYNC÷OD\n20-b÷ODB\n11-b\nPower-\ndownOutput Type, \nSlew Rate\n Mux\nAuto Mute, \nMute Level2\n2\nSYNCSYNC EN \n(1)\n OUT[4:7] Bank \npreferred for \nPLL1 clocks\nOUT[0:3] Bank \npreferred for \nPLL2 clocks\n48LMK05028\nSNAS724A –FEBRUARY 2018 –REVISED APRIL 2018 www.ti.com\nProduct Folder Links: LMK05028Submit Documentation Feedback Copyright ©2018, Texas Instruments Incorporated(1) SYNC Enable logic: SYNC EN=((CH[z]_SYNCEN) &&(PLL[x]_[y]_CH[zz]_SYNC_BANK)) where [x]:PLL =1or2,\n[y]:Post-Div =PRIorSEC (÷P1orP2), [z]:CH=0,1,23,45,6,or7,and[zz]: Bank =03or47.\nFigure 44.Output Clock Distribution\n9.3.11 Output Channel Muxes\nEach ofthesixoutput channels hasasoutput mux. Each output mux forOUT2 through OUT7 canindividually\nselect between thePLL1 and PLL2 post-divider clocks. Each output mux forOUT0 and OUT1 can individually\nselect between thePLL1 and PLL2 post-divider clocks, theXOclock, orone oftheclocks from theTCXO/Ref\nBypass Mux.\n9.3.11.1 TCXO/Ref Bypass Mux\nThe TCXO/Ref bypass mux can select between theTCXO clock, theselected DPLL1 input (REF A),orthe\nselected DPLL2 input (REF B).The bypass clocks areprimarily intended fordiagnostic purposes and not\noptimized forlowest phase noise orjitter.\n9.3.12 Output Dividers\nEach ofthesixoutput channels has anoutput divider after theoutput mux. OUT2 and OUT3 share anoutput\ndivider, asdoOUT4 and OUT5. OUT0, OUT1, OUT6, and OUT7 have their own output dividers. The output\ndivider isused togenerate thefinal output clock frequency from thesource selected bytheoutput mux.\n49LMK05028\nwww.ti.com SNAS724A –FEBRUARY 2018 –REVISED APRIL 2018\nProduct Folder Links: LMK05028Submit Documentation Feedback Copyright ©2018, Texas Instruments IncorporatedOUT1 toOUT6 channels have 20-bit dividers thatcansupport output frequencies from 2kHz to750MHz (orup\ntothemaximum fOUTfrequency fortheconfigured output driver type). Itispossible toconfigure thePLL post-\ndivider and output divider toachieve higher clock frequencies, butthedriver\'s output swing may falloutof\nspecification depending ontheoutput type).\nOUT0 and OUT7 channels each have cascaded 11-bit (MSB) and 20-bit (LSB) output dividers tosupport output\nfrequencies from 1Hz(1PPS) to750 MHz. Inthiscase, thetotal output divide value istheproduct oftheMSB\nandLSB output divider values.\nEach output divider ispowered from thesame VDDO_x supply used fortheclock output drivers. The output\ndivider canbepowered down ifnotused toreduce power. Each output divider isautomatically powered down\nwhen itsoutput driver ispowered down, orwhen both output drivers are powered down forOUT[2:3] or\nOUT[4:5].\n9.3.13 Clock Outputs (OUTx_P/N)\nEach clock output canbeindividually configured asadifferential driver (AC-LVDS/CML/LVPECL), HCSL driver,\norLVCMOS driver (1.8 Vor2.5V).Otherwise, itcanbepowered down ifnotused. OUT2 and OUT3 share an\noutput supply, asdoOUT4 and OUT5. OUT0, OUT1, OUT6, and OUT7 have their own output supplies. Each\noutput supply canbeseparately powered by1.8V,2.5V,or3.3Vforadifferential orHCSL output, or1.8Vor\n2.5VforanLVCMOS output. Each output channel hasitsown internal LDO regulator toprovide excellent power\nsupply noise rejection (PSNR) and minimize supply-noise induced jitter and spurs. The output clock\nspecifications (forexample, output swing, phase noise, jitter, and soforth) fordifferential and HCSL drivers are\nnotsensitive totheVDDO_x voltage because these driver modes arepowered through thechannel\'s internal\nLDO regulator. When anoutput channel isleftunpowered, thechannel does notgenerate anyclocks andwillnot\ninterfere with other output channels thatarepowered-on.\nTable 9.Output Driver Modes\nOUT_x_TYPE OUTPUT TYPE\n00h Disabled\n10h AC-LVDS\n14h AC-CML\n18h AC-LVPECL\n2Ch HCSL (External 50-ΩtoGND)\n2Dh HCSL (Internal 50-ΩtoGND)\n30h LVCMOS (HiZ /HiZ)\n32h LVCMOS (HiZ /–)\n33h LVCMOS (HiZ /+)\n35h LVCMOS (Low /Low)\n38h LVCMOS (–/HiZ)\n3Ah LVCMOS (–/–)\n3Bh LVCMOS (–/+)\n3Ch LVCMOS (+/HiZ)\n3Eh LVCMOS (+/–)\n3Fh LVCMOS (+/+)\n Output tail current (I 1 + I2) can be programmed \nto 4, 6, or 8 mA for LVDS-, CML-, and LVPECL-\ncompatible swing across AC-coupled \n50-:\x03single-ended or 100- : differential load.\nOUTx_P\nOUTx_NVDDO_x\nclk_p\nclk_nP\nNP\nN\nP\nNI1 = 4 mA\nI2 = 0, 2, or 4 mA\nP\nN \n \n LDO\nFrom \noutput \nchannel\n50LMK05028\nSNAS724A –FEBRUARY 2018 –REVISED APRIL 2018 www.ti.com\nProduct Folder Links: LMK05028Submit Documentation Feedback Copyright ©2018, Texas Instruments Incorporated9.3.13.1 AC-Differential Output (AC-DIFF)\nThe differential output driver uses aswitched-current mode type shown inFigure 45.Aprogrammable tailcurrent\nof4,6,or8mA(nominal) isused toachieve VODswing compatible with AC-coupled LVDS, CML, orLVPECL\nreceivers, respectively, across a100-Ωdifferential termination. The differential output driver isground-referenced\n(similar toaHCSL driver), meaning thedifferential output hasalowcommon-mode voltage (VOS).\nThe differential driver isinternally biased and does notneed any external pullup orpulldown resistors, unlike\nconventional CML orLVPECL drivers. The differential output should beinterfaced through external AC-coupling\ntoadifferential receiver with proper input termination andbiasing.\nFigure 45.AC-LVDS/CML/LVPECL Output Driver Structure\n9.3.13.2 HCSL Output\nThe HCSL output driver isanopen-drain type, which should beDC-coupled toanHCSL receiver. The HCSL\noutput has programmable, internal 50-Ωtoground (onPand N)forsource termination, which can beenabled\nwhen thereceiver does notprovide input (load) termination. Iftheinternal termination isdisabled, external 50-Ω\ntermination toground (onPandN)isrequired ateither thedriver side (source terminated) orreceiver side (load\nterminated).\n9.3.13.3 LVCMOS Output (1.8V,2.5V)\nThe LVCMOS driver has twooutputs perpair. Each output onPand Ncan beconfigured fornormal polarity,\ninverted polarity, ordisabled asHiZorstatic lowlevel. The LVCMOS output high level (VOH)isdetermined bythe\nVDDO_x voltage of1.8Vor2.5Vforrail-to-rail LVCMOS output voltage swing. IfaVDDO_x voltage of3.3Vis\napplied, theVOHlevel notwillnotswing totheVDDO_x raildue tothedropout voltage ofthechannel\'s internal\nLDO regulator.\nBecause anLVCMOS output clock isahigh-swing and unbalanced signal, itcan beastrong aggressor and\ncouple noise onto other jitter-sensitive differential output clocks. IfanLVCMOS clock isrequired from anoutput\npair, configure thepair with both outputs enabled butwith opposite polarity (+/–or–/+)and leave theunused\noutput floating with notrace connected.\nAC-LVDSLMK05028 LVDS \nReceiver100 \r\nCopyright © 2018, Texas Instruments Incorporated\nLVCMOS\nLMK050282.5 V LVCMOS \nReceiver\nCopyright © 2018, Texas Instruments Incorporated\n51LMK05028\nwww.ti.com SNAS724A –FEBRUARY 2018 –REVISED APRIL 2018\nProduct Folder Links: LMK05028Submit Documentation Feedback Copyright ©2018, Texas Instruments Incorporated9.3.13.4 Output Auto-Mute During LOL orLOS\nEach output driver can automatically mute orsquelch itsclock when theselected output mux clock source is\ninvalid, asconfigured byitsCH_x_MUTE bit.Iftheselected clock source isderived from aPLL post-divider\noutput, thesource canbeinvalid based ontheLOL status ofeach PLL byconfiguring theAPLL andDPLL mute\ncontrol bits (MUTE_APLLx_LOCK, MUTE_DPLLx_LOCK, MUTE_DPLLx_TCXO). Iftheselected source isa\nbypass clock (XO orTCXO), thesource isinvalid when aLOS isdetected ontheinput. The mute level canbe\nconfigured peroutput channel byitsCHx_MUTE_LVL bits, where themute level depends ontheconfigured\noutput driver type (Differential/HCSL orLVCMOS). The mute level foradifferential orHCSL driver canbesetto\noutput common mode, differential high, ordifferential lowlevels. The mute level foraLVCMOS driver paircanbe\nsettooutput lowlevel foreach ofitsoutputs (Pand N)independently. When auto-mute isdisabled orbypassed\n(CH_x_MUTE =CHx_MUTE_LVL =0),theoutput clock canhave incorrect frequency orbeunstable before and\nduring theVCO calibration ifderived from aPLL. Forthisreason, themute bypass mode should only beused for\ndiagnostic ordebug purposes.\n9.3.14 Glitchless Output Clock Start-Up\nWhen output auto-mute isenabled, anyoutput derived from aPLL willstart upinsynchronous fashion without\nclock glitches when PLL lock isachieved after any thefollowing events: device power-on, exiting hard reset\n(PDN pin), exiting soft reset (RESET_SW bit), orexiting PLL reset (PLLx_PDN bit). The output clock willalso\nstart upwithout glitches after any ofthefollowing events: VDDO_x isramped (even when delayed after the\ndevice initialization), exiting channel soft reset (CHxPWDN bit), ordeassertion ofoutput SYNC (assuming\nSYNC_MUTE bitisset).\n9.3.15 Clock Output Interfacing andTermination\nFigure 46toFigure 50show therecommended output interfacing and termination circuits. Unused clock outputs\ncanbeleftfloating andpowered down byprogramming.\nSame applies for1.8-V LVCMOS output to1.8-V LVCMOS receiver.\nFigure 46.2.5-V LVCMOS Output to2.5-V LVCMOS Receiver\nFigure 47.AC-LVDS Output toLVDS Receiver With Internal Termination/Biasing\nHCSL LMK05028\n50 \rHCSL \nReceiver\n50 \r33 \r\x03(optional)\n33 \r\x03(optional)\nAC-LVPECL LMK05028\n50 \rLVPECL Receiver\nVDD_IN ± 1.3 V50 \r\nAC-CML LMK05028CML \nReceiver50 \r\n50 \r\nCopyright © 2018, Texas Instruments Incorporated\n52LMK05028\nSNAS724A –FEBRUARY 2018 –REVISED APRIL 2018 www.ti.com\nProduct Folder Links: LMK05028Submit Documentation Feedback Copyright ©2018, Texas Instruments IncorporatedFigure 48.AC-CML Output toCML Receiver With Internal Termination/Biasing\nFigure 49.AC-LVPECL Output toLVPECL Receiver With External Termination/Biasing\nIfHCSL Internal Termination (50-ΩtoGND) isenabled, replace 33-Ωwith 0-Ωandremove 50-Ωexternal\nresistors.\nFigure 50.HCSL Output toHCSL Receiver With External Source Termination\n9.3.16 Output Synchronization (SYNC)\nOutput SYNC canbeused toalign twoormore output clocks tobephase-aligned atacommon rising edge by\nallowing theoutput dividers toexitreset onthesame PLL post-divider clock cycle. Any output dividers selecting\nthesame PLL post-divider canbesynchronized together asaSYNC group bytriggering aSYNC event through\nthehardware pinorsoftware bit.\n1 2 3Internal SYNC starts and waits for last output in the \n³6<1&\x03JURXS´\x03WR\x03JR\x03ORZ\x03EHIRUH\x036WHS\x03 2.Dividers SYNCed and drivers muted. Each \nGULYHU¶V\x03PXWH\x03OHYHO\x03LV\x03SURJUDPPDEOH .SYNCed dividers released.PLL Post Divider\nOutput Channel Dividers SYNCed outputs mutedVCO\nPLL1_P1 = 4\n(Primary Post-div)\nOUT0_DIV = 4\nOUT6_DIV = 5\nOUT7_DIV = 6\nInternal SYNC\n(Qualified by \nDigital clock)Up to 2 Digital clock cycles\nOUT[0,6,7] FRQVWLWXWH\x03D\x03³6<1&\x03JURXS´\x03E\\\x03VHOHFWLQJ\x03WKH\x03VDPH\x033// 1_P1 post-divider with its SYNC Banks enabled (PLL1_PRI_CHx_SYNC _BANK = 1) and by having their respective channel SYNC enabled (CH x_SYNC_EN = 1).Phase Aligned\n53LMK05028\nwww.ti.com SNAS724A –FEBRUARY 2018 –REVISED APRIL 2018\nProduct Folder Links: LMK05028Submit Documentation Feedback Copyright ©2018, Texas Instruments IncorporatedThe following requirements must bemetestablish aSYNC group fortwoormore output channels:\n•Output dividers have their respective sync enabled (CHx_SYNCEN bit=1).\n•Output dividers have their output mux selecting thesame PLL primary post-divider (forexample, PLL1 P1or\nPRI, PLL1 P2orSEC).\n•The PLL post-divider (PRI and/or SEC) must have theapplicable sync bank bit(s) enabled fortheoutput\ndivider bank(s). Examples:\n–PLL1_PRI_CH47_SYNC_BANK should besetwhen output dividers inOUT[4:7] bank willbesynced to\nPLL1 P1(PRI).\n–PLL1_SEC_CH03_SYNC_BANK should besetwhen output dividers inOUT[0:3] bank willbesynced to\nPLL1 P1(SEC).\nASYNC event canbeasserted bythehardware GPIO0/SYNCN pin(active low) ortheSYNC_SW register bit\n(active high). When SYNC isasserted, theSYNC-enabled dividers held arereset and clock outputs aremuted.\nThe divider reset andoutput muting isdone synchronously, allowing theoutputs tofinish their final clock cycle (to\navoid ashort clock period) before theactual SYNC event. When SYNC isdeasserted, theoutputs willstart with\ntheir initial clock phases synchronized oraligned. SYNC canalso beused tomute anySYNC-enabled outputs to\nprevent output clocks from being distributed todown-stream devices until they areconfigured and ready to\naccept theincoming clock. The SYNC signal isinternally qualified orsampled bytheinternal digital system clock\nthatruns at10MHz nominal. The negative pulse applied totheSYNCN input pinshould begreater than 200ns\ntobecaptured bytheinternal digital system clock. SYNC deassertion can take twocycles ofthedigital clock\nbefore theoutputs arereleased.\nOutput channels with their sync disabled (CHx_SYNCEN bit=0)willnotbeaffected byaSYNC event and will\ncontinue normal output operation asconfigured. Also, VCO and PLL post-divider clocks donotstop running\nduring theSYNC sothey cancontinue tosource anyoutput channels thatdonotrequire synchronization. Output\ndividers with divide-by-1 (divider bypass mode) arenotgated during theSYNC event. Also, SYNC should be\ndisabled andisnotsupported when theoutput mux isselecting theXO, TCXO, orDPLL reference clocks.\nTable 10.Output Synchronization\nGPIO0 PIN SYNC_SW BIT OUTPUT DIVIDER AND DRIVER STATE\n0 1 Output driver(s) muted andoutput divider(s) reset\n0→1 1→0 Outputs inaSYNC group areunmuted with their initial clock phases aligned\n1 0 Normal output driver/divider operation asconfigured\nFigure 51shows anexample oftheSYNC timing example foraSYNC group. The SYNC group iscomprised of\nOUT0, OUT6, and OUT7 dividers, which aresourced bythePLL1 P1(primary) post-divider. Notice that the\noutput divider reset and output mute isapplied synchronously bywaiting until thelastoutput clock inthegroup\ngoes low(OUT7).\n(1) The VCO clock andPLL post-divider clock donotstop running during theSYNC.\nFigure 51.Output SYNC Group Timing Example\n PLL2\n DPLL2 ZDM\n Channel OUT[0:3] Channels  (x3)\n÷OD\n3\n2\n1\n0ZDM offOUT2/3\nOUT1\nOUT0\nO_CH0_3_ZERODLY_EN DPLL2_\nZDM_ENZDM \nFeedbackOUTINx ÷R\nfVCO2/P1To TDC for \nphase offset \ncancellation2\n PLL1\n DPLL1 ZDM\n Channel OUT[4:7] Channels  (x3)\nZDM \nFeedback÷OD\n3\n2\n1\n0ZDM offINx\nOUT4/5\nOUT6\nOUT7\nO_CH4_7_ZERODLY_EN DPLL1_\nZDM_ENOUT÷R To TDC for \nphase offset \ncancellationfVCO1/P1 0\n54LMK05028\nSNAS724A –FEBRUARY 2018 –REVISED APRIL 2018 www.ti.com\nProduct Folder Links: LMK05028Submit Documentation Feedback Copyright ©2018, Texas Instruments Incorporated9.3.17 Zero-Delay Mode (ZDM) Configuration\nZero-delay mode canbeenabled toachieve zero phase delay between theselected reference input clock and\ntheoutput clocks ofaDPLL. Asshown inFigure 52and Figure 53,DPLL1 supports zero-delay forOUT4/5,\nOUT6, andOUT7, while DPLL2 supports zero-delay forOUT0, OUT1, andOUT2/3. Any output thatrequires the\nzero-delay feature should bederived from thePLL\'s P1(primary) post-divider and have zero-delay enabled\n(DPLLx_ZDM_EN bit=1).Then, one oftheoutputs perDPLL canbeselected astheprimary zero-delay output\n(byO_CHx_y_ZERODLY_EN bit). Other outputs that need zero-delay can besynchronized with theprimary\nzero-delay output bycomprising aSYNC group (see Output Synchronization (SYNC) ).ZDM and DCO mode\nshould notbeenabled atthesame time within aPLL channel.\nWhen theDPLL isacquiring lock tothereference input, theinitial phase lock isgoverned bytheDPLL fastlock\nbandwidth. Once phase lock isdetected, thefinal output phase alignment with theinput reference isgoverned by\nthenormal DPLL loop bandwidth. The same phase lock and alignment process also occurs when exiting\nholdover orafter aswitchover event.\nFigure 52.DPLL1 ZDM Configuration forOUT4 toOUT7\nFigure 53.DPLL2 ZDM Configuration forOUT0 toOUT3\nPLL1 (TCXO DCO)\nfVCO1\nPLL2 (2-loop TCXO)VCO1  \nFB clk\nfVCO2/3 to /32\n0\n1TCXO Loopback Enable TCXO muxREF \nDPLLTCXO \nDPLLAPLL\n \n \nREF \nDPLLTCXO \nDPLLAPLL\n \n  TCXO XO\nREF\nmux1 XODCO Control\n(from FPGA)÷48\nDCO\nfTCXO-TDC2 = fVCO1 / 48 / DPLL1_CLK_FB_DIVfTCXO-TDC2FB Div EN÷CLK\nFB0\n55LMK05028\nwww.ti.com SNAS724A –FEBRUARY 2018 –REVISED APRIL 2018\nProduct Folder Links: LMK05028Submit Documentation Feedback Copyright ©2018, Texas Instruments Incorporated9.3.18 PLL Cascading With Internal VCO Loopback\nPLL cascading can beused when thesecond PLL (either PLL1 orPLL2) must beprecisely locked tothe\nfrequency ofthefirstPLL. The internal VCO loopback configuration options areimplemented identically onboth\nPLL channels, allowing PLL2 tobecascaded after PLL1 orvice versa. The internal VCO loopback clock from the\nfirstPLL candrive theREF-DPLL input path ortheTCXO-DPLL input path iftheTCXO loopback enable control\nisset.The second PLL canhave reference validation enabled toqualify theVCO loopback clock from thefirst\nPLL stage toensure thatthesecond PLL stage hasastable andvalid clock input from thefirstPLL stage before\nitacquires lock. The VCO loopback clock can bevalidated based onwhen thefirst PLL stage achieves\nfrequency lock and/or phase lock ontheREF-DPLL orfrequency lock ontheTCXO-DPLL. Once theVCO\nloopback clock isvalidated based ontheenabled criteria, then thesecond PLL stage canbegin toacquire lock.\nThe VCO loopback dividers, loopback mux, andloopback reference validation options areprogrammable.\nIntheexample shown inFigure 54,PLL2 iscascaded and locked toPLL1\'s internal VCO1 loopback clock\nthrough thetwoloopback dividers (fixed and programmable) and TCXO loopback muxes. PLL2 operates with a\nwide loop bandwidth toprecisely track theDCO frequency adjustments applied toPLL1. This effectively applies\nDCO adjustments toboth clock domains simultaneously, which would notbepossible ifboth loops were\noperating inparallel (not cascaded) with separate DCO controls.\nFigure 54.PLL Cascading Example With DCO Frequency Steering\n9.4 Device Functional Modes\n9.4.1 Device Start-Up Modes\nThe LMK05028 canstart upinone ofthree device modes depending onthe3-level input level sampled onthe\nHW_SW_CTRL pinduring power-on reset (POR):\n•HW_SW_CTRL =0:EEPROM +I2CMode (Soft pinmode)\n•HW_SW_CTRL =VIM/Float: EEPROM +SPIMode (Soft pinmode)\n•HW_SW_CTRL =1:ROM +I2CMode (Hard pinmode)\nHW_SW_CTRL = 1\nGPIO[3:0] = 0000b to 1111b \n(Select ROM Page)Start-up Mode?\n(sample pin states)\nDevice Block \nConfigurationRegisters initialized from EEPROM/ROM (hard reset only).\nI2C/SPI, Control, Status pins activated.\nAll blocks reset to initial states.\nRegister and EEPROM programming available.\nNormal Operation\nSee PLL Initialization \nFlowchartEEPROM + I2C \n(Soft Pin) ModePower-On Reset\n(POR)\n0PDN?\n(Hard reset)\n \nHW_SW_CTRL = 0\nGPIO[2:1] = 00b to 11b \n(Select I2C Addr.)\nEEPROM + SPI \n(Soft Pin) ModeHW_SW_CTRL = Float\nSTATUS[1:0] = Float1\nROM + I2C\n(Hard Pin) ModeOutputs muted\nSoft reset\nRESET_SW: 0 Æ1Device POR\nConfiguration Sequence\n56LMK05028\nSNAS724A –FEBRUARY 2018 –REVISED APRIL 2018 www.ti.com\nProduct Folder Links: LMK05028Submit Documentation Feedback Copyright ©2018, Texas Instruments IncorporatedDevice Functional Modes (continued)\nThe device start-up mode determines:\n•The memory bank (EEPROM orROM) used toinitialize theregister settings that sets thefrequency\nconfiguration.\n•The serial interface (I2CorSPI) used forregister access.\n•The logic pinfunctionality fordevice control andstatus.\nAfter start-up, theI2CorSPIinterface isenabled forregister access tomonitor thedevice status and control (or\nreconfigure) thedevice ifneeded. The register map configurations arethesame forI2CandSPI.\nTable 1summarizes thedevice start-up mode andcorresponding logic pinfunctionality.\nFigure 55shows thedevice power-on reset configuration sequence.\nFigure 55.Device POR Configuration Sequence\n9.4.1.1 EEPROM Mode\nInEEPROM mode, the device\'s frequency configuration isloaded tothe registers from the non-volatile\nEEPROM. Asingle user-defined register page can beprogrammed totheEEPROM togenerate acustom\nfrequency configuration onstart-up. The EEPROM image canbepre-programmed atfactory testorprogrammed\nin-system through theserial interface. The EEPROM supports upto100 programming cycles tofacilitate clock\nreconfiguration forsystem-level prototyping, debug, andoptimization.\nThe EEPROM image can store asingle register page orfrequency configuration. Afactory pre-programmed\ndevice with custom EEPROM image would beassigned byTIwith aunique orderable part number (OPN).\n57LMK05028\nwww.ti.com SNAS724A –FEBRUARY 2018 –REVISED APRIL 2018\nProduct Folder Links: LMK05028Submit Documentation Feedback Copyright ©2018, Texas Instruments IncorporatedDevice Functional Modes (continued)\nTIsuggests using EEPROM mode when anyofthefollowing isrequired:\n•Asingle custom start-up frequency configuration isneeded from asingle OPN.\n•Ahost device isavailable toprogram theregisters and EEPROM (ifdesired) with anew configuration after\npower-up through I2CorSPI.\n•SPIprotocol isrequired forregister access because SPIisnotsupported inROM mode.\n9.4.1.2 ROM Mode\nInROM mode, thedevice\'s frequency configuration isloaded totheregisters from one of16register pages in\nROM selected bytheGPIO[3:0] control pins. Allregister pages intheROM image arefactory-set inhardware\n(mask ROM) andnotsoftware programmable. Only theI2Cinterface isavailable after start-up inROM mode.\nAbenefit ofROM over EEPROM isacustom ROM image cansupport upto16different pin-selectable frequency\nconfigurations from asingle OPN. Afactory preset device with custom ROM image would beassigned byTIwith\naunique OPN.\n9.4.2 PLL Operating Modes\nBoth PLL channels have identical functionality and modes ofoperation, buteach areconfigured and operate\nindependently. The operating mode forboth channels can bedifferent atany time. The following sections\ndescribe thePLL modes ofoperation shown inFigure 56.\nFree-run Mode(1)\nInitial frequency accuracy \ndetermined by free-run \ntuning word register.\nHoldover Mode(1) \nInitial holdover frequency \naccuracy determined by \naveraged history data.Lock Acquisition \n(Fastlock, Hitless Switch)\nPhase-locked to \nselected input\nLoss of Ref (LOR) on \nSelected Input? (2)\nIs Tuning Word \nHistory Valid?No\nYes\nNoYesValid Input \nAvailable for \nSelection? (2)NoYesValid Input \nAvailable for \nSelection? (2)\nYesNo\nREF-DPLL Locked\nDCO Mode available.No valid input \navailableSee Device POR \nand PLL Initialization \nFlowchart\n(1) Free-run/Holdover Mode frequency \nstability determined by TCXO or XO.  \nDCO mode available on TCXO-DPLL \nin these modes.\n(2) See Input Selection Flowchart.\n58LMK05028\nSNAS724A –FEBRUARY 2018 –REVISED APRIL 2018 www.ti.com\nProduct Folder Links: LMK05028Submit Documentation Feedback Copyright ©2018, Texas Instruments IncorporatedDevice Functional Modes (continued)\nFigure 56.PLL Operating Mode\n59LMK05028\nwww.ti.com SNAS724A –FEBRUARY 2018 –REVISED APRIL 2018\nProduct Folder Links: LMK05028Submit Documentation Feedback Copyright ©2018, Texas Instruments IncorporatedDevice Functional Modes (continued)\n9.4.2.1 Free-Run Mode\nAfter device POR configuration and initialization, theAPLL willautomatically lock totheXOclock once itis\ndetected byitsinput monitor. The output clock frequency accuracy and stability infree-run mode areequal to\nthat oftheXOinput. IftheTCXO input isused, theTCXO-DPLL willlock totheTCXO/OCXO clock once itis\ndetected byitsinput monitor, andtheoutput clock frequency accuracy andstability infree-run mode areequal to\nthatoftheTCXO/OCXO input. The reference inputs remain invalid (unqualified) during free-run mode.\n9.4.2.2 Lock Acquisition\nThe PLL channel constantly monitors itsassigned reference inputs foravalid input clock. When atleast one\nvalid input clock isdetected, thePLL willexit free-run mode orholdover mode and initiate lock acquisition\nthrough theREF-DPLL. The device supports theFastlock feature where theREF-DPLL temporarily engages a\nwider loop bandwidth toreduce thelock time. Once lock acquisition isdone, theloop bandwidth issettoits\nnormal configured loop bandwidth setting (BW REF-DPLL ).\n9.4.2.3 Locked Mode\nOnce locked, thePLL output clocks willbefrequency and phase locked toitsselected DPLL input clock. While\ntheDPLL islocked, theoutput clocks willnotbeaffected byfrequency driftontheXOorTCXO inputs. The REF-\nDPLL hasaprogrammable frequency lock detector and phase lock detectors toindicate loss offrequency lock\n(LOFL) andloss ofphase lock (LOPL) status flags, which canbeobserved through thestatus pins orstatus bits.\nOnce frequency lock isdetected (LOFL→0),thetuning word history monitor (ifenabled) willbegin to\naccumulate history data that isused todetermine theinitial output frequency accuracy upon entry intoholdover\nmode.\n9.4.2.4 Holdover Mode\nWhen aloss ofreference (LOR) condition isdetected and novalid input isavailable, thePLL willenter holdover\nmode. Ifthetuning word history isvalid, theinitial output frequency accuracy upon entry into holdover willbe\npulled tothecomputed average frequency accuracy justprior totheloss ofreference. Ifnohistory exists, the\nholdover frequency accuracy willbedetermined bythefree-run tuning word register (user programmable). The\ninitial holdover frequency accuracy depends ontheDPLL loop bandwidth andtheelapsed time used forhistorical\naveraging. Ingeneral, thelonger thehistorical average time, themore accurate theinitial holdover frequency\nassuming the0-ppm reference clock isdrift-free. The stability ofthe0-ppm reference clock (either XOorTCXO\ninput) determines thelong-term stability and accuracy oftheholdover output frequency. Upon entry into\nholdover, theLOPL flagwillbeasserted (LOPL→1);however, theLOFL flagwillnotbeasserted aslong asthe\nholdover frequency accuracy does notdriftbeyond oftheprogrammed loss-of-frequency-lock threshold. When a\nvalid input becomes available forselection, thePLL willexitholdover mode andautomatically phase lock with the\nnew input clock without anyoutput glitches.\nTCXO-DPLL Locked\n(Free-run from \nTCXO)VCO Calibration\nSee DPLL Modes and \nInput Selection \nFlowchartsOutputs locked to XO frequency.\nOutputs with DPLL auto-mute disabled are un-muted. \nOutputs are auto-SYNCed if enabled.XO Detected\nInput Monitoring (fastest to slowest detector):\n1. Missing and/or Early clock detector\n2. Amplitude or Slew rate detector\n3. Frequency (ppm) detector\n4. 1-PPS phase valid detector (skip #1 and 3)\n5. After enabled detectors are valid, validation timer \nstarts and must finish for input to be qualified.TCXO Detected\nOutputs locked to TCXO/OCXO frequency.\nSkip step if 2-loop REF-DPLL mode is \nconfigured (TCXO-DPLL is not used).\nREF-DPLL\nLock AcquisitionAPLL Locked \n(Free-run from XO)\nRef. Input \nValidation\nREF-DPLL \nLockedFastlock bandwidth temporarily asserted \nduring lock acquisition, if enabled.\nOutputs locked to selected input clock frequency.  \nOutputs with DPLL auto-mute enabled are un-muted.\nThe configured DPLL loop bandwidth is asserted.\nDPLL frequency- and phase-lock detectors are monitored.\nIf Zero-Delay Mode (ZDM) is enabled, output will have \ndeterministic input-to-output phase relationship.TCXO-DPLL \nDCO Mode control \navailable2-loop TCXO-\nDPLL mode\nREF-DPLL modesPLL Initialization Sequence\nREF-DPLL \nDCO Mode control \navailable (ZDM \nmust be disabled)Valid Input SelectedCAL DoneDevice Configured / Reset.\nSee Device POR \nConfiguration Flowchart\n60LMK05028\nSNAS724A –FEBRUARY 2018 –REVISED APRIL 2018 www.ti.com\nProduct Folder Links: LMK05028Submit Documentation Feedback Copyright ©2018, Texas Instruments IncorporatedDevice Functional Modes (continued)\n9.4.3 PLL Start-Up Sequence\nFigure 57shows thegeneral sequence forPLL start-up after device configuration. This sequence isalso\napplicable after adevice soft-reset orindividual PLL soft-reset. Toensure proper VCO calibration, itiscritical for\ntheexternal XOclock tobestable inamplitude andfrequency prior tothestart ofVCO calibration; otherwise, the\nVCO calibration canfailandprevent start-up ofthePLL anditsoutput clocks.\nFigure 57.PLL Start-Up Sequence\n LMK05028 \n \n  GPIO3/FINC1\nGPIO4/FDEC1\n  \n  0x24B[0]  \n GPIO3_FDEV_EN\nGPIO4_FDEV_EN\n0x251[0]  PLL1\nREF \nDPLLTCXO \nDPLLAPLL\n \n \n1\n0FDEV \nStep\n38-bit\nDPLL1_DCO_SEL\n_REF_TCXObDPLL1_FDEV \n DPLL1_IGNORE\n_GPIO_PIN\nGPIO5/FINC2\nGPIO6/FDEC2 \n GPIO6_FDEV_EN \n GPIO5_FDEV_EN\nDPLL1_FDEV_REG_UPDATE\nWrite:\n0 = FINC\n1 = FDECDPLL2_IGNORE\n_GPIO_PIN\nDPLL2_FDEV_REG_UPDATEDPLL1_FDEV_EN\n \n FDECFINC\n PLL2\nREF \nDPLLTCXO \nDPLLAPLL\n \n \n1\n0FDEV \nStep\n38-bit\nDPLL2_DCO_SEL\n_REF_TCXObDPLL2_FDEVDPLL2_FDEV_EN\n \n \nFDECFINCfVCO1/P\nfVCO2/PfTCXO-TDC\nfTCXO-TDC\nfREF-TDCfREF-TDCDPLL numerator is incremented or decremented by the \nDCO FDEV step word on the rising-edge of FINC or FDEC.\nDPLLy_FDEV = (Reqd_ppb_step / 109) × DEN DPLL × INT DPLL\nFINC/FDEC Pin Control\n FINC/FDEC Register Control\nI2C/SPI\n61LMK05028\nwww.ti.com SNAS724A –FEBRUARY 2018 –REVISED APRIL 2018\nProduct Folder Links: LMK05028Submit Documentation Feedback Copyright ©2018, Texas Instruments IncorporatedDevice Functional Modes (continued)\n9.4.4 Digitally-Controlled Oscillator (DCO) Mode\nTosupport IEEE 1588 slave clock andother clock steering applications, each PLL channel supports DCO mode\ntoallow precise output clock frequency adjustment ofless than 1ppt/step. DCO mode canbeenabled oneither\nREF-DPLL orTCXO-DPLL loop when operating inlocked mode.\nThe DCO frequency step size can beprogrammed through the frequency deviation orFDEV register\n(DPLLy_FDEV bits). The FDEV step value isanoffset added toorsubtracted from thecurrent numerator value\noftheDPLL\'s fractional FBdivider SDM thatdetermines theDCO frequency offset attheVCO output.\nThe DCO frequency increment (FINC) orfrequency decrement (FDEC) updates can becontrolled through\nsoftware control orpincontrol. DCO updates through software control arealways available through I2CorSPIby\nwriting totheDPLLy_FDEV_REG_UPDATE register bit.Writing a0willincrement theDCO frequency bythe\nprogrammed step size, while writing a1willdecrement it.\nThe pincontrol paths toeach DCO block must beenabled through registers. Once enabled, apositive pulse on\ntheGPIO3/FINC1 orGPIO4/FDEC1 pinwillapply acorresponding DCO update toDPLL1. Similarly, apositive\npulse ontheGPIO5/FINC2 orGPIO6/FDEC2 pinwillapply acorresponding DCO update toDPLL2. The\nminimum positive pulse width applied totheFINC orFDEC pins should begreater than 100nstobecaptured by\ntheinternal sampling clock. The DCO update rate should limited toless than 1MHz when using pincontrol.\nFigure 58.DCO Mode Control Options\n62LMK05028\nSNAS724A –FEBRUARY 2018 –REVISED APRIL 2018 www.ti.com\nProduct Folder Links: LMK05028Submit Documentation Feedback Copyright ©2018, Texas Instruments IncorporatedDevice Functional Modes (continued)\n9.4.4.1 DCO Frequency Step Size\nEquation 16shows theformula tocompute theDPLLy_FDEV register value required tomeet thespecified DCO\nfrequency step size inppb (part-per-billion) when DCO mode isenabled forthe REF-DPLL (when\nDPLLy_DCO_SEL_REF_TCXOB =1).\nDPLLy_FDEV =(Reqd_ppb /109)×DEN REF/(fINx/RINx)×fVCOy /(P1PLLy×PR REF)\nwhere\n•y:PLL index (1or2)\n•DPLLy_FDEV: Frequency deviation value (0to238–1)\n•Reqd_ppb: Required DCO frequency step size (inppb)\n•DEN REF:REF-DPLLy feedback divider denominator value (1to240)\n•fINx:Reference input frequency (x=0,1,2,3)\n•RINx:Reference input divide value (1to216–1)(x=0,1,2,3)\n•fVCOy:VCOy frequency\n•P1PLLy=PLLy primary post-divide value (4to9,11,13)\n•PRREF:REF-DPLLy feedback prescaler divide value (2to17) (16)\nEquation 17shows theformula tocompute theDPLLy_FDEV register value required tomeet thespecified DCO\nfrequency step size (in ppb) when DCO mode is enabled for the TCXO-DPLL (when\nDPLLy_DCO_SEL_REF_TCXOB =0).\nDPLLy_FDEV =(Reqd_ppb /109)×DENTCXO /(fTCXO ×D/M)×fVCOy /(P1PLLy×PRTCXO )\nwhere\n•DENTCXO:TCXO-DPLLy feedback divider denominator value (fixed, 240)\n•fTCXO:TCXO/OCXO input frequency\n•DTCXO:TCXO/OCXO input doubler (1=disabled, 2=enabled)\n•MTCXO:TCXO/OCXO input divide value (1to32)\n•PRTCXO:TCXO-DPLLy feedback prescaler divide value (2to17) (17)\n9.4.4.2 DCO Direct-Write Mode\nAnalternate method toupdate theDCO frequency istotake thecurrent numerator value oftheDPLL\'s fractional\nfeedback divider, compute theadjusted numerator value byadding orsubtracting theDPLLy_FDEV step value\ncomputed above, andtowrite theadjusted numerator value through I2CorSPI.\n PLL1\n DPLL1 ZDM\n Channel OUT[4:7] Channels  (x3)\nZDM \nFeedback÷OD\n3\n2\n1\n0ZDM offINx\nOUT4/5\nOUT6\nOUT7\nO_CH4_7_ZERODLY_EN DPLL1_\nZDM_ENOUT÷R To TDC for \nphase offset \ncancellationfVCO1/P1 0\n63LMK05028\nwww.ti.com SNAS724A –FEBRUARY 2018 –REVISED APRIL 2018\nProduct Folder Links: LMK05028Submit Documentation Feedback Copyright ©2018, Texas Instruments IncorporatedDevice Functional Modes (continued)\n9.4.5 Zero-Delay Mode (ZDM)\nEach PLL channel supports thezero-delay mode option toachieve aknown anddeterministic phase relationship\nbetween thereference andoutput clock. ZDM issupported for2-loop and3-loop modes through theREF-DPLL.\nOnce PLL islocked with ZDM enabled, thePLL willhave minimal phase delay (phase offset) between its\nreference input and theoutput clocks. The input-to-output phase offset (tPHO)willberepeatable after exiting\nholdover, after aswitchover event, and after device start-up. Note that ZDM and DCO mode should notbe\nenabled atthesame time within aPLL channel.\nAsshown inFigure 59,PLL1 supports zero-delay forOUT4/5, OUT6, and OUT7. PLL2 supports zero-delay for\nOUT0, OUT1, andOUT2/3 through assimilar ZDM configuration. See Zero-Delay Mode (ZDM) Configuration .\nFigure 59.DPLL1 ZDM Configuration forOUT4 toOUT7\n9.4.6 Cascaded PLL Operation\nEach PLL channel has aVCO loopback clock (VCOx FB) routed internally totheinput paths oftheopposite\nDPLLs tosupport PLL cascading, where theVCO loopback clock from thefirstPLL stage (either PLL1 orPLL2)\nisused asaninput reference tothesecond PLL stage. PLL cascading allows thesecond PLL must beprecisely\nlocked tothefrequency ofthefirst PLL. The internal VCO loopback configuration options areimplemented\nidentically onboth PLL channels, allowing PLL2 tobecascaded after PLL1 orvice versa. The loopback\nconfiguration options include programmable VCO clock dividers, clock muxes toloop-back toeither REF-DPLL or\nTCXO-DPLL inputs, and loopback clock validation tocontrol thePLL lock sequence forthesecond PLL stage.\nThe internal VCO loopback option eliminates theneed forexternal clock loopback, which would otherwise require\nthedesigner todedicate anoutput buffer, aninput buffer, and external routing tosupport cascaded PLL\noperation. See PLL Cascading With Internal VCO Loopback .\nSTATUS0\nSTATUS1\nPDNHW_SW_CTRL\nSCL/SCK\nSDA/SDII2C/SPI\nPinsControl/\nStatus PinsDevice\nControl\nand\nStatusGPIO4\nGPIO3\nGPIO0\nGPIO2/SDO\nGPIO1/SCSGPIO6\nGPIO5 Registers\nAddr: 0x000 to 0x31F\nData: 800 bytesSerial I/FDevice Blocks\n(Inputs, PLLs,\nOutputs, etc.)\nSRAM \nAddr: 0x000 to 0x1FC\nData: 509 bytesNVM EEPROM\nAddr: 0x000 to 0x1FC\nData: 509 bytesMask ROM\n(16 Pages)\nAddr: 0x000 to 0x1FCF\nData: 8143 bytes \n(509 bytes / Page)\n- Initialize Registers on POR (EEPROM mode)\n- Read EEPROM\n- EEPROM status (NVM busy, CRC error)\nProgram \nEEPROM- Write SRAM (Commit registers)\n- Read SRAM\nSelect EEPROM \nstart-up mode Select ROM \nstart-up mode \n(Page 0 to 15)\n- Initialize Registers on POR (ROM pin mode)\n- Read ROM\nMemory I/F\nMemory I/FBlock-level I/F\nMemory I/F\n64LMK05028\nSNAS724A –FEBRUARY 2018 –REVISED APRIL 2018 www.ti.com\nProduct Folder Links: LMK05028Submit Documentation Feedback Copyright ©2018, Texas Instruments Incorporated9.5 Programming\n9.5.1 Interface andControl\nAsystem host device (MCU orFPGA) canuseeither I2CorSPItoaccess theregister, SRAM, and EEPROM\nmaps. The register and EEPROM map configurations are thesame forI2Cand SPI. The device can be\ninitialized, controlled, and monitored through register access during normal operation (not hard reset byPDN =\n0).Some device features canalso becontrolled andmonitored through theexternal logic control andstatus pins.\nIntheabsence ofahost, theLMK05028 canself-start from itson-chip EEPROM orROM page depending onthe\nstate ofHW_SW_CTRL pin.The EEPROM orROM page isused toinitialize theregisters upon device POR. The\nEEPROM configuration canbecustom programmed through theregister interface byeither I2CorSPI. The ROM\nconfigurations arefixed inhardware andcannot bemodified.\nFigure 60shows thedevice control pin,register, andmemory interfaces. The arrows refer tothecontrol interface\ndirections between thedifferent blocks.\nThe register map has800 data bytes. Some registers (such asstatus, internal test/diagnostic bitfields) donot\nneed tobewritten oraccessed during device initialization.\nThe SRAM/EEPROM has one register page with 509 data bytes. The SRAM/EEPROM map has fewer bytes\nbecause notallbitfields aremapped from theregister space. Toprogram theEEPROM, itisnecessary towrite\ntheregister contents toSRAM (internal register commit ordirect write), then Program EEPROM with theregister\ncontents from SRAM. The EEPROM cannot bewritten directly from theregisters.\nThe ROM has sixteen register pages, and each page has 509 data bytes (same asEEPROM). The ROM\ncontents arefixed inhardware andcannot bemodified.\nFigure 60.Device Control, Register, andMemory Interfaces\nData Byte AP1 1 7Read TransferWrite Transfer\nLegend\nStart condition sent by master device | Repeated start condition sent by master device\nWrite bit = 0 sent by master device | Read bit = 1 sent by mast er device\nAcknowledge sent by master device | Acknowledge sent by slave device\nStop condition sent by master device\nNot-acknowledge sent by master device | Not-acknowledge sent by slave device\nData sent by master | Data sent by slave Data1\n1Sr Slave Address RdA\n1 8Data Byte AP11 8\n1 1 7\nS Slave Address WrA11 1 7\nS Slave Address WrA1\n1 1 8 8\nRegister Address High A Register Address Low A1 1 8 8\nRegister Address High A Register Address Low A\nSrS\nRdWr\nAA\nP\nNN\nData Data\n65LMK05028\nwww.ti.com SNAS724A –FEBRUARY 2018 –REVISED APRIL 2018\nProduct Folder Links: LMK05028Submit Documentation Feedback Copyright ©2018, Texas Instruments IncorporatedProgramming (continued)\n9.5.2 I2CSerial Interface\nWhen started inI2Cmode (HW_SW_CTRL =0or1),theLMK05028 operates asanI2Cslave andsupports bus\nrates of100kHz (standard mode) and400kHz (fast mode). Slower busrates canwork aslong astheother I2C\nspecifications aremet.\nInEEPROM mode, theLMK05028 cansupport uptofour different I2Caddresses depending ontheGPIO[2:1]\npins. The 7-bit I2Caddress is11000xxb, where thetwo LSBs aredetermined bytheGPIO[2:1] input levels\nsampled atdevice POR andthefiveMSBs (11000b) areinitialized from EEPROM. InROM mode, thetwoLSBs\narefixed to00bandthefiveMSB (11000b) areinitialized from ROM.\nFigure 61.I2CByte Write andRead Transfers\nD\n7D\n6D\n5D\n4D\n3D\n2D\n1D\n0A\n14A\n13A\n12A\n11W / RA\n10A\n9A\n8A\n7A\n6A\n5A\n4A\n3A\n2A\n1A\n0\nRegister Address (15 bits) Data Payload (8 bits)123456789101112131415161718192021222324\nMessage Field DefinitionBit DefinitionOrder of Transmission\nFirst OutMSB LSB\nBlock Read TransferBlock Write Transfer\n1 1 7\nS Slave Address WrA1\n1 1 8 8\nRegister Address High A Register Address Low A\nData Byte AP11 8\nData Byte A1 8\nData Byte A1 1 7 1\nSr Slave Address RdA\n1 81 1 8 8\nRegister Address High A Register Address Low A1 1 7\nS Slave Address WrA1\nData Byte AP11 8\n66LMK05028\nSNAS724A –FEBRUARY 2018 –REVISED APRIL 2018 www.ti.com\nProduct Folder Links: LMK05028Submit Documentation Feedback Copyright ©2018, Texas Instruments IncorporatedProgramming (continued)\n9.5.2.1 I2CBlock Register Transfers\nThe device supports I2Cblock write andblock read register transfers asshown inFigure 62\nFigure 62.I2CBlock Register Transfers\n9.5.3 SPISerial Interface\nWhen started inSPImode (HW_SW_CTRL =float), thedevice uses a4-wire SPIinterface with SDI, SCK, SDO,\nand SCS signals. The host device must present data tothedevice MSB first. Amessage includes atransfer\ndirection bit(W/R), a15-bit address field (A14 toA0), and a8-bit data field (D7toD0)asshown inFigure 63.\nThe W/R bitis0foraSPIwrite and1foraSPIread.\nFigure 63.SPIMessage Format\nAmessage frame isinitiated byasserting SCS low. The frame ends when SCS isdeasserted high. The firstbit\ntransferred istheW/R bit.The next 15bitsaretheregister address, and theremaining 8bitsaredata. Onwrite\ntransfers, data iscommitted inbytes asthefinal data bit(D0) isclocked inontherising edge ofSCK. Ifthewrite\naccess isnotaneven multiple of8clocks, thetrailing data bitsarenotcommitted. Onread transfers, data bits\nareclocked outfrom theSDO pinonthefalling edges ofSCK.\n67LMK05028\nwww.ti.com SNAS724A –FEBRUARY 2018 –REVISED APRIL 2018\nProduct Folder Links: LMK05028Submit Documentation Feedback Copyright ©2018, Texas Instruments IncorporatedProgramming (continued)\n9.5.3.1 SPIBlock Register Transfer\nThe device supports aSPI block write and block read transfers. ASPI block transfer isexactly (2+N)bytes\nlong, where Nisthenumber ofdata bytes towrite orread. The host device (SPI master) isonly required to\nspecify thelowest address ofthesequence ofaddresses tobeaccessed. The device willautomatically increment\nthe internal register address pointer ifthe SCS pinremains low after the host finishes the initial 24-bit\ntransmission sequence. Each transfer of8bits (adata payload width) results inthedevice automatically\nincrementing theaddress pointer (provided theSCS pinremains active lowforallsequences).\n9.5.4 Register Map Generation\nThe TICS Prosoftware toolforEVM programming hasastep-by-step design flow toenter theuser\'s clock design\nparameters, calculate thefrequency plan, andgenerate thedevice register settings forthedesired configuration.\nThe register settings canbeexported (inhexformat) toenable host programming oftheLMK05028 onstart-up.\nThe TICS Prosetup filecanalso beprovided toTIfordevice configuration review, optimization, and toenable\nfactory pre-programmed sample devices.\n9.5.5 General Register Programming Sequence\nForapplications that useasystem host device toprogram theinitial LMK05028 configuration after start-up, this\ngeneral procedure canbefollowed from theregister map data generated andexported from TICS Pro:\n1.Apply power tothedevice tostart inI2CorSPImode. The PDN pinshould bepulled high ordriven high.\n2.Write 9Ah toR12 todisable device auto-start andmute theoutputs during programming.\n3.Write 1Ah toR12 toexitsoft-reset (this does notreset register values).\n4.Write theregister settings from lower tohigher addresses (R0toR647) while applying thefollowing register\nmask (Donotmodify mask bits=1):\n–Mask R12 =A5h\n–Mask R167 =FFh\n–Mask R174 =FFh\n5.Write 1btoR12[7] toassert soft-reset. This does notreset register values.\n6.Write 1btoR12[7]) tobegin normal device operation (starting with VCO calibration andPLL start-up).\n7.See EEPROM Programming Using Register Commit (Method #1)tostore theactive configuration tothe\nEEPROM toenable self-startup onthenext power cycle.\n9.5.6 EEPROM Programming Flow\nBefore theEEPROM can beprogrammed, itisnecessary toprogram thedesired configuration totheSRAM\nthrough thememory control registers. The register data canbewritten toSRAM bycommitting theactive register\nconfiguration internally (Method #1), orbyusing direct writes toSRAM (Method #2). Method #1requires the\nactive registers befirst programmed tothedesired configuration, butdoes notrequire knowledge ofthe\nSRAM/EEPROM map. Method #2bypasses anywrites totheactive registers configuration, allowing thedevice\ntocontinue normal operation without disruption while theSRAM/EEPROM areprogrammed. The EEPROM\nprogramming flow forthetwomethods aredifferent anddescribed asfollows.\n9.5.6.1 EEPROM Programming Using Register Commit (Method #1)\nThis sequence canbefollowed toprogram EEPROM from theactive registers. This requires theregister data in\ntheregister map format:\n1.Program thedesired configuration totheactive registers (see General Register Programming Sequence ).\n2.Write SRAM Using Register Commit .\n3.Program EEPROM .\n9.5.6.1.1 Write SRAM Using Register Commit\nThe SRAM array isvolatile shadow memory mapped toasubset oftheactive configuration registers that\ndetermine thedevice\'s frequency configuration atstart-up.\n68LMK05028\nSNAS724A –FEBRUARY 2018 –REVISED APRIL 2018 www.ti.com\nProduct Folder Links: LMK05028Submit Documentation Feedback Copyright ©2018, Texas Instruments IncorporatedProgramming (continued)\nAfter theactive registers have been programmed, they can beinternally committed totheSRAM through the\nfollowing sequence:\n1.Write 0htoR175 (REGCOMMIT_PG byte).\n2.Write 40h toR167 (REGCOMMIT bit,self-clearing). This commits thecurrent register data totheSRAM\ninternally.\n9.5.6.1.2 Program EEPROM\nThe EEPROM array isnon-volatile memory mapped directly from theSRAM array.\nAfter theregister settings have been written toSRAM (byeither Method #1or#2), theEEPROM can be\nprogrammed through thefollowing sequence:\n1.Write EAh toR174 (NVMUNLK). This unlocks theEEPROM toallow programming.\n2.Write 03htoR167 (NVM_ERASE_PROG bits). This programs theEEPROM from theentire SRAM contents.\nThe total erase/program cycle takes about 230ms.\n–NOTE :Steps 1and2must beatomic writes without anyother register transactions in-between.\n3.(optional) Read orpollR167[2] (NVMBUSY bit).When thisbitcleared, theEEPROM programming isdone.\n4.(optional) Write 00htoR174. This locks theEEPROM toprotect against inadvertent programming.\nOnthenext power-up orhard reset, thedevice can self-start inEEPROM mode from thenewly programmed\nconfiguration. Also, theNVMCNT register value willbeincremented by1after power-up orhard reset toreflect\ntotal number ofEEPROM programming cycles completed.\n9.5.6.2 EEPROM Programming Using Direct SRAM Writes (Method #2)\nThis sequence canbefollowed toprogram EEPROM bywriting SRAM directly toavoid disruption tothecurrent\ndevice configuration. This requires theregister data intheSRAM/EEPROM map format.\n1.Write SRAM Using Direct Writes .\n2.Program EEPROM .\n9.5.6.2.1 Write SRAM Using Direct Writes\nThis SRAM write method canbeused ifitisrequired tostore adifferent device configuration toEEPROM without\ndisrupting thecurrent operational state ofthedevice. This method requires theSRAM/EEPROM map data tobe\nalready generated, which can bedone bytheTICS Pro software. The SRAM can bedirectly written without\nmodifying theactive configuration registers through thefollowing sequence:\n1.Write themost significant 5bits oftheSRAM address toR169 (MEMADR byte 1)and write theleast\nsignificant 8bitsoftheSRAM address toR170 (MEMADR byte 0).\n2.Write theSRAM data byte toR172 (RAMDAT byte) fortheSRAM address specified intheprevious step in\nthesame register transaction.\n–Any additional write transfers insame transaction willcause theSRAM address pointer tobeauto-\nincremented andasubsequent write willtake place atthenext SRAM address.\n–Byte orBlock write transfers toR172 canbeused towrite theentire SRAM map sequentially from Byte 0\nto508(509 bytes total).\n–Alternatively, itisvalid towrite R169 and R170 before each write toR172 tosetthememory address\nexplicitly (that is,bypass thememory pointer auto-increment).\n–Access totheSRAM willterminate attheendofcurrent write transaction. Note thatreading theRAMDAT\nregister willalso auto-increment thememory address pointer.\n9.5.7 Read SRAM\nThe contents oftheSRAM can beread back, one word atatime, starting with that oftherequested address\nthrough thefollowing sequence. This sequence can beused toverify thecontents written toSRAM before an\nEEPROM program cycle.\n1.Write themost significant 5bits oftheSRAM address toR169 (MEMADR byte 1)and write theleast\nsignificant 8bitsoftheSRAM address toR170 (MEMADR byte 0).\n69LMK05028\nwww.ti.com SNAS724A –FEBRUARY 2018 –REVISED APRIL 2018\nProduct Folder Links: LMK05028Submit Documentation Feedback Copyright ©2018, Texas Instruments IncorporatedProgramming (continued)\n2.The SRAM data located attheaddress specified inthestep above can beobtained byreading R172\n(RAMDAT byte) inthesame register transaction.\n–Any additional read transfers thatispart ofthesame transaction willcause theSRAM address tobeauto-\nincremented andasubsequent read willtake place atthenext SRAM address.\n–Byte orBlock read transfers from R172 canbeused toread theentire SRAM map sequentially from Byte\n0to508(509 bytes total).\n–Access toSRAM willterminate attheendofcurrent register transaction.\n9.5.8 Read EEPROM\nThe contents oftheEEPROM canberead back, one word atatime, starting with that oftherequested address\nthrough thefollowing sequence. This sequence canbeused toverify thecontents written toEEPROM after an\nEEPROM program cycle.\n1.Write themost significant 5bitoftheEEPROM address inR169 (MEMADR byte 1)and write theleast\nsignificant 8bitsoftheEEPROM address inR170 (MEMADR byte 0).\n2.The EEPROM data located attheaddress specified inthestep above can beobtained byreading R171\n(NVMDAT byte) inthesame register transaction.\n–Any additional access that ispart ofthesame transaction willcause theEEPROM address tobe\nincremented andaread willtake place ofthenext EEPROM address.\n–Byte orBlock read transfers from R171 canbeused toread theentire EEPROM map sequentially from\nByte 0to508(509 bytes total).\n–Access toEEPROM willterminate attheendofcurrent register transaction.\n70LMK05028\nSNAS724A –FEBRUARY 2018 –REVISED APRIL 2018 www.ti.com\nProduct Folder Links: LMK05028Submit Documentation Feedback Copyright ©2018, Texas Instruments IncorporatedProgramming (continued)\n9.5.9 EEPROM Start-Up Mode Default Configuration\nThe device isfactory pre-programmed with thefollowing EEPROM default configuration.\nTable 11.LMK05028 Default Configuration\nSYSTEM CLOCKS FREQUENCY (Hz) INPUT TYPE 0-PPM REF CLK\nXO 48,000,000 DC-DIFF(ext. term) XO\nTCXO -\nCLOCK INPUTS FREQUENCY (Hz) DPLL REF MUX INPUT TYPE\nIN0 156,250,000 DPLL 1,2 AC-DIFF(ext. term)\nIN1 156,250,000 DPLL 1,2 AC-DIFF(ext. term)\nIN2 27,000,000 DPLL 1,2 AC-DIFF(ext. term)\nIN3 10,000,000 DPLL 1,2 AC-DIFF(ext. term)\nDPLL1 INPUT SELECT MODEMANUAL REGISTER\nSELECTIONDPLL1 INPUT AUTO PRIORITY\nAuto Revertive IN0 IN0 1st\nIN1 2nd\nIN2 3rd\nIN3 4th\nDPLL2 INPUT SELECT MODEMANUAL REGISTER\nSELECTIONDPLL2 INPUT AUTO PRIORITY\nAuto Revertive IN0 IN0 1st\nIN1 2nd\nIN2 3rd\nIN3 4th\nCLOCK OUTPUTS FREQUENCY (Hz) OUTPUT MUX OUTPUT TYPE\nOUT0 322,265,625.0 PLL 1 AC-LVDS\nOUT1 122,880,000.0 PLL 2 AC-LVDS\nOUT2 122,880,000.0 PLL 2 AC-LVDS\nOUT3 122,880,000.0 PLL 2 AC-LVPECL\nOUT4 122,880,000.0 PLL 2 AC-LVPECL\nOUT5 122,880,000.0 PLL 2 AC-LVDS\nOUT6 122,880,000.0 PLL 2 AC-LVDS\nOUT7 322,265,625.0 PLL 1 AC-LVDS\nPLL CONFIGURATION PLL MODE REF-DPLL BW(Hz) TCXO-DPLL BW(Hz)\nPLL1 2-loop (REF-DPLL) 100 -\nPLL2 2-loop (REF-DPLL) 100 -\nREF INPUT MONITORS (1) VALIDATION TIMER (s) FREQ DET VALID (ppm) FREQ DET INVALID (ppm)\nIN0 0.1 - -\nIN1 0.1 - -\nIN2 0.1 - -\nIN3 0.1 - -\nREF INPUT MONITORS (2) LATE DETECT WINDOW (μs) EARLY DETECT WINDOW (μs)1-PPS JITTER THRESHOLD\n(μs)\nIN0 - - -\nIN1 - - -\nIN2 - - -\nIN3 - - -\n71LMK05028\nwww.ti.com SNAS724A –FEBRUARY 2018 –REVISED APRIL 2018\nProduct Folder Links: LMK05028Submit Documentation Feedback Copyright ©2018, Texas Instruments IncorporatedProgramming (continued)\nTable 11.LMK05028 Default Configuration (continued)\nDPLL LOCK DETECT FREQ LOCK (ppm) FREQ UNLOCK (ppm)\nDPLL1 1 3\nDPLL2 1 3\nDCO MODE DCO MODE SELECT DCO STEP SIZE (ppb)\nDPLL1 DCO Disabled -\nDPLL2 DCO Disabled -\nZERO DELAY MODE ZDM FEEDBACK CLOCK\nDPLL1 Disabled\nDPLL2 Disabled\n9.6 Register Maps\nSee theLMK05028 Programming Guide (SNAU233) fortheregister map with register descriptions.\n72LMK05028\nSNAS724A –FEBRUARY 2018 –REVISED APRIL 2018 www.ti.com\nProduct Folder Links: LMK05028Submit Documentation Feedback Copyright ©2018, Texas Instruments Incorporated10Application andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n10.1 Application Information\n10.1.1 Device Start-Up Sequence\nThe device start-up sequence isshown inFigure 64.Ifanoutput channel\'s VDDO_x isdelayed after thedevice\nPOR, theoutput channel isheld inreset anditsoutput ismuted. Once VDDO_x isramped above itsthreshold of\nabout 1.5V,theoutput channel isheld inreset until itsprogrammable timeout counter expires before theoutput\ndriver isunmuted andclock starts upwithout anyglitches.\nHW_SW_CTRL = 1\nGPIO[3:0] = 0000b to 1111b \n(Select ROM Page)Start-up Mode?\n(sample pin states)\nDevice Block \nConfigurationRegisters initialized from EEPROM/ROM (hard reset only).\nI2C/SPI, Control, Status pins activated.\nAll blocks reset to initial states.\nRegister and EEPROM programming available.\nVCO Calibration\nSee DPLL Modes and \nInput Selection \nFlowchartsEEPROM + I2C \n(Soft Pin) ModePower-On Reset\n(POR)\n0PDN?\n(Hard reset)\n \nHW_SW_CTRL = 0\nGPIO[2:1] = 00b to 11b \n(Select I2C Addr.)\nEEPROM + SPI \n(Soft Pin) ModeHW_SW_CTRL = Float\nSTATUS[1:0] = Float1\nROM + I2C\n(Hard Pin) Mode\nOutputs locked to XO frequency.\nOutputs with DPLL auto-mute disabled are un-muted. \nOutputs are auto-SYNCed if enabled.Outputs muted\nSoft reset\nRESET_SW: 0 Æ1\nXO Detected\nInput Monitoring (fastest to slowest detector):\n1. Missing and/or Early clock detector\n2. Amplitude or Slew rate detector\n3. Frequency (ppm) detector\n4. 1-PPS phase valid detector (skip #1 and 3)\n5. After enabled detectors are valid, validation timer \nstarts and must finish for input to be qualified.TCXO Detected\nTCXO-DPLL Locked\n(Free-run from \nTCXO)Outputs locked to TCXO/OCXO frequency.\nSkip step if 2-loop REF-DPLL mode is \nconfigured (TCXO-DPLL is not used).\nREF-DPLL\nLock AcquisitionAPLL Locked \n(Free-run from XO)\nRef. Input \nValidation\nREF-DPLL \nLockedFastlock bandwidth temporarily asserted \nduring lock acquisition, if enabled.\nOutputs locked to selected input clock frequency.  \nOutputs with DPLL auto-mute enabled are un-muted.\nThe configured DPLL loop bandwidth is asserted.\nDPLL frequency- and phase-lock detectors are monitored.\nIf Zero-Delay Mode (ZDM) is enabled, output will have \ndeterministic input-to-output phase relationship.TCXO-DPLL \nDCO Mode control \navailable2-loop TCXO-\nDPLL mode\nREF-DPLL modesDevice POR\nConfiguration Sequence\nPLL Initialization Sequence\nREF-DPLL \nDCO Mode control \navailable (ZDM must be \ndisabled)Valid Input SelectedCAL Done\n73LMK05028\nwww.ti.com SNAS724A –FEBRUARY 2018 –REVISED APRIL 2018\nProduct Folder Links: LMK05028Submit Documentation Feedback Copyright ©2018, Texas Instruments IncorporatedApplication Information (continued)\nFigure 64.Device Start-Up Sequence\n0 VDecision Point 2: \nVDD_PLLx/VDD_INx/\nVDD_DIG / VDD_XO / \nVDD_7&;2\x03\x95\x032.72 V3.135 V\nDecision Point 1: \n3\'1\x03\x95\x031.2 VVDD_PLLx, VDD_INx, \nVDD_DIG, VDD_XO, \nVDD_TCXO, PDN\n200 k\r\x03VDD_DIG\nPDN\n74LMK05028\nSNAS724A –FEBRUARY 2018 –REVISED APRIL 2018 www.ti.com\nProduct Folder Links: LMK05028Submit Documentation Feedback Copyright ©2018, Texas Instruments IncorporatedApplication Information (continued)\n10.1.2 Power Down (PDN) Pin\nThe PDN pin(active low) canbeused fordevice power-down and used toinitialize thePOR sequence. When\nPDN ispulled low, theentire device ispowered down and theserial interface isdisabled. When PDN ispulled\nhigh, thedevice POR sequence istriggered tobegin thedevice start-up sequence and normal operation as\ndepicted inFigure 64.IfthePDN pinistoggled toissue amomentary hard reset, thenegative pulse applied to\nthePDN pinshould begreater than 200nstobecaptured bytheinternal digital system clock.\nTable 12.PDN Control\nPDN PINSTATE DEVICE OPERATION\n0 Device isdisabled\n1 Normal operation\n10.1.3 Power RailSequencing, Power Supply Ramp Rate, andMixing Supply Domains\n10.1.3.1 Mixing Supplies\nThe LMK05028 incorporates flexible power supply architecture. While allVDD core supplies should bepowered\nbythesame 3.3-V rail,theindividual output supplies canbepowered from separate 1.8-V, 2.5-V or3.3-V rails.\nThis canallow alloutput supplies at1.8Vtominimize power consumption. Itcanalso allow mixed output driver\nlevels simultaneously, forexample, a2.5-V LVCMOS clock from a2.5-V railand other differential clocks from a\n1.8-V rail.\n10.1.3.2 Power-On Reset (POR) Circuit\nThe LMK05028 integrates abuilt-in power-on reset (POR) circuit that holds thedevice inreset until allofthe\nfollowing conditions have been met:\n•AllVDD core supplies have ramped above 2.72 V\n•PDN pinhasramped above 1.2V(VIH)\n10.1.3.3 Powering UpFrom aSingle-Supply Rail\nAslong asallVDD core supplies aredriven bythesame 3.3-V supply railthatramp inamonotonic manner from\n0Vto3.135 V,irrespective oftheramp time, then there isnorequirement toadd acapacitor onthePDN pinto\nexternally delay thedevice power-up sequence. Asshown inFigure 65,thePDN pincan beleftfloating or\notherwise driven byasystem host device tomeet theclock sequencing requirements inthesystem.\nFigure 65.Recommendation forPower UpFrom aSingle-Supply Rail\n0 VDecision Point 1a: \nVDD_INx, VDD_TCXO, \nVDD_;2\x03\x95\x032.72 V3.135 V\nDecision Point 2: \n3\'1\x03\x95\x031.2 VVDD_INx, VDD_TCXO,  VDD_XO \nVDD_PLLx, VDD_DIG\nPDN\nPDN\nCPDN\nDelay200 k\r\x03VDD_DIGDecision Point 1b: \nVDD_PLLx, \nVDD_\',*\x03\x95\x032.72 V\n75LMK05028\nwww.ti.com SNAS724A –FEBRUARY 2018 –REVISED APRIL 2018\nProduct Folder Links: LMK05028Submit Documentation Feedback Copyright ©2018, Texas Instruments Incorporated10.1.3.4 Power UpFrom Split-Supply Rails\nIfsome VDD core supplies aredriven from different supply rails, TIrecommends starting thePLL calibration after\nallofthecore supplies have settled at3.135 V.This canberealized bydelaying thePDN low-to-high transition.\nThe PDN input incorporates a200-kΩresistor toVDD_DIG andasshown inFigure 66,acapacitor from thePDN\npintoGND canbeused toform anR-C time constant with theinternal pullup resistor. This R-C time constant\ncan bedesigned todelay thelow-to-high transition ofPDN until allthecore supplies have settled at3.135 V.\nAlternatively, thePDN pincanbedriven high byasystem host orpower management device todelay thedevice\npower-up sequence until allVDD supplies have ramped.\nFigure 66.Recommendation forPower UpFrom Split-Supply Rails\n10.1.3.5 Non-Monotonic orSlow Power-Up Supply Ramp\nIncase theVDD core supplies ramp with anon-monotonic manner orwith aslow ramp time from 0Vto3.135 V\nofover 100ms,TIrecommends delaying theVCO calibration until after allofthecore supplies have settled ator\nabove 3.135 V.This can berealized bydelaying thePDN low-to-high transition using one ofthemethods\ndescribed inFigure 66.\n10.1.4 Slow orDelayed XOStart-Up\nBecause theexternal XOclock input isused asthereference input fortheVCO calibration, theXOinput\namplitude and frequency must bestable before thestart ofVCO calibration toensure successful PLL lock and\noutput start-up. IftheXOclock isnotstable prior toVCO calibration, theVCO calibration can failand prevent\nPLL lock andoutput clock start-up.\nIftheXOclock hasaslow start-up time orglitches onpower-up (due toaslow ornon-monotonic power supply\nramp, forexample),TI recommends todelay thestart ofVCO calibration until after theXOisstable. This could be\nachieved bydelaying thePDN low-to-high transition until after theXOclock has stabilized using one ofthe\nmethods described inFigure 66.Itisalso possible toissue adevice soft-reset after theXOclock hasstabilized\ntomanually trigger theVCO calibration andPLL start-up sequence.\n10.2 Typical Application\nFigure 67shows areference schematic tohelp implement theLMK05028 and itsperipheral circuitry. Power\nfiltering examples are given forthe core supply pins and independent output supply pins. Single-ended\nLVCMOS, AC-coupled differential, and HCSL clock interfacing examples areshown fortheclock input and\noutput pins. Anexternal LVCMOS oscillator drives anAC-coupled voltage divider network asanexample to\ninterface the3.3-V LVCMOS output tomeet theinput voltage swing specified fortheXOorTCXO inputs. The\nrequired external capacitors areplaced close totheLMK05028 and shown with therecommended values.\nExternal pullup andpulldown resistor options atthelogic I/Opins setthedefault input states. The I2CorSPIpins\nand other logic I/Opins canbeconnected toahost device (not shown) toprogram and control theLMK05028\nandmonitor itsstatus. This example assumes thedevice willstart upfrom EEPROM mode with anI2Cinterface\n(HW_SW_CTRL =0).\nLMK05028\nSNAS724A –FEBRUARY 2018 –REVISED APRIL 2018 www.ti.com\n76\nProduct Folder Links: LMK05028Submit Documentation Feedback Copyright ©2018, Texas Instruments IncorporatedFigure 67.LMK05028 Reference Schematic Example\n77LMK05028\nwww.ti.com SNAS724A –FEBRUARY 2018 –REVISED APRIL 2018\nProduct Folder Links: LMK05028Submit Documentation Feedback Copyright ©2018, Texas Instruments Incorporated10.2.1 Design Requirements\nInatypical application, thefollowing design requirements orparameters should beconsidered toimplement the\noverall clock solution:\n1.Device initial configuration: Host programmed (MCU orFPGA) orfactory pre-programmed.\n2.Device start-up mode andserial interface. Typically, thiswillbeEEPROM +I2CorSPImode.\n3.XOfrequency, signal type, andphase noise orjitter\n4.TCXO frequency andstability ifanyofthefollowing isrequired:\n–Standard-compliant frequency stability (such asSyncE, SONET/SDH, IEEE 1588)\n–Lowest possible close-in phase noise atoffsets≤100Hz\n–Narrow DPLL bandwidth ≤10Hz\n5.Foreach PLL domain, determine thefollowing:\n–Input clocks: frequency, buffer mode, priority, andinput selection mode\n–Output clocks: frequency, buffer mode\n–DPLL loop mode, loop bandwidth, andmarket segment\n–DCO mode orZero delay\n6.Input clock andPLL monitoring options\n7.Status outputs andinterrupt flag\n8.Power supply rails\n10.2.2 Detailed Design Procedure\nInatypical application, TIrecommends thefollowing steps:\n1.The LMK05028 GUI intheTICS Pro programming software has astep-by-step design flow toenter the\ndesign parameters, calculate thefrequency plan foreach PLL domain, andgenerate theregister settings for\nthedesired configuration. The register settings canbeexported (inhexformat) toenable host programming\norfactory pre-programming.\n–Ifusing ageneric (non-custom) device, ahost device canprogram theregister settings through theserial\ninterface after power-up andissue asoft-reset (byRESET_SW bit)tostart thedevice. The host canalso\nstore thesettings totheEEPROM toallow self-startup with these register settings onsubsequent power-\nonreset cycles.\n–Alternatively, aLMK05028 setup fileforTICS Pro(.tcs) canbesent toTItorequest custom factory pre-\nprogrammed devices.\n2.TietheHW_SW_CTRL pintoground toselect EEPROM+I2Cmode, orbias thepintoVIMthrough theweak\ninternal resistors orexternal resistors toselect EEPROM+SPI mode. Determine thelogic I/Opinassignments\nforcontrol andstatus functions. See Device Start-Up Modes .\n–Connect I2C/SPI and logic I/Opins (1.8-V compatible levels) tothehost device pins with theproper I/O\ndirection andvoltage levels.\n3.Select aXOfrequency byfollowing Oscillator Input (XO_P/N) .\n–Choose aXOwith target phase jitter performance <300fsRMS (12kHz to20MHz).\n–Fora3.3-V LVCMOS driver, follow theOSC clock interface example inFigure 67.Power theOSC from a\nlow-noise LDO regulator oroptimize itssupply filtering toavoid supply-induced jitter ontheXOclock.\n–TICS Pro: Configure theXOinput buffer mode tomatch theXOdriver interface requirements. See\nTable 4.\n4.IfaTCXO/OCXO isneeded, select thefrequency byfollowing TCXO/OCXO Input (TCXO_IN) .\n–Choose aTCXO/OCXO that meets thefrequency stability and accuracy requirements required forthe\noutput clocks during free-run orholdover.\n–Fora3.3-V LVCMOS driver, follow theOSC clock interface example inFigure 67.\n–A(clipped) sinewave TCXO/OCXO with less than 1.3-Vpp swing canbesimply AC-coupled totheinput\npin.\n–TICS Pro: The TCXO/OCXO input buffer isenabled when either PLL channel uses theTCXO-DPLL.\n78LMK05028\nSNAS724A –FEBRUARY 2018 –REVISED APRIL 2018 www.ti.com\nProduct Folder Links: LMK05028Submit Documentation Feedback Copyright ©2018, Texas Instruments Incorporated5.Foreach PLL domain, wire theclock I/Ointheschematic anduseTICS Protoconfigure thedevice settings\nasfollows:\n–Reference inputs: Follow theLVCMOS ordifferential clock input interface examples inFigure 67orClock\nInput Interfacing andTermination .\n–TICS Pro: Configure thereference input buffer modes tomatch thereference clock driver interface\nrequirements. See Table 5.\n–LVCMOS clock input should beused forinput frequencies below 5MHz when amplitude monitoring is\nenabled.\n–TICS Pro: Configure theDPLL input selection modes and input priorities. See Reference Input Mux\nSelection .\n–TICS Pro: Output clock assignment guidelines tominimize crosstalk andspurs.\n–OUT[4:7] bank requires atleast oneclock from thePLL1 domain. OUT[4:7] bank ispreferred forPLL1\nclocks.\n–OUT[0:3] bank requires atleast one clock from thePLL2 domain (ifPLL2 isenabled). OUT[0:3] bank\nispreferred forPLL2 clocks.\n–Group identical output frequencies (orharmonic frequencies) onadjacent channels, and use the\noutput pairs with asingle divider (OUT2/3 orOUT4/5) when possible tominimize power.\n–Separate clock outputs when thedifference ofthetwofrequencies, |fOUTx –fOUTy|,falls within thejitter\nintegration bandwidth (12kHz to20MHz, forexample). Any outputs that arepotential aggressors\nshould beseparated byatleast four static pins (power pin, logic pin, ordisabled output pins) to\nminimize potential coupling. Ifpossible, separate these clocks bytheplacing them onopposite output\nbanks, which areonopposite sides ofthechip forbest isolation.\n–Avoid orisolate any LVCMOS output (strong aggressor) from other jitter-sensitive differential output\nclocks. IfaLVCMOS output isrequired, usedual complementary LVCMOS mode (+/-or-/+)with the\nunused LVCMOS output leftfloating with notrace. Furthermore, theoutput slew rate could also be\nslowed toNormal mode (CHx_SLEW_RATE bit)toreduce thecoupling strength ofanLVCMOS\noutput.\n–Ifnotalloutputs pairs areused intheapplication, consider connecting OUT0 and/or OUT1 toapairof\nRFcoaxial test structures fortesting purposes (such asSMA, SMP ports). OUT0 and OUT1 are\ncapable ofselecting abuffered copy oftheXOclock ortheTCXO/Ref Bypass clock aswell asany\nPLL post-divider clock.\n–TICS Pro: Configure output divider anddrivers.\n–Configure theoutput driver modes tomatch thereceiver clock input interface requirements. See\nTable 9.\n–Configure any output SYNC groups that need their output phases synchronized. See Output\nSynchronization (SYNC) .\n–Configure theoutput auto-mute modes, output mute levels, and APLL and DPLL mute options. See\nOutput Auto-Mute During LOL orLOS .\n–Clock output Interfacing: Follow thesingle-ended ordifferential clock output interface examples in\nFigure 67orClock Output Interfacing andTermination .\n–Differential outputs should beAC-coupled andterminated andbiased atthereceiver inputs.\n–HCSL outputs should have 50-Ωtermination toGND (atsource orload side) unless theinternal\nsource termination isenabled byprogramming.\n–LVCMOS outputs have internal source termination todrive 50-Ωtraces directly. LVCMOS VOHlevel is\ndetermined byVDDO voltage (1.8 Vand2.5V).\n–TICS Pro: Configure thePLL loop mode. See PLL Configurations forCommon Applications .\n–3-Loop mode :Supports standards-compliant synchronization using alow-cost holdover TCXO/OCXO,\nvery lowloop bandwidths (≤10Hz), orboth. 3-loop mode also supports 1-PPS input synchronization.\n–2-Loop REF-DPLL mode :Supports higher loop bandwidth (>10Hz) and relaxed holdover stability\nwithout aTCXO/OCXO.\n–2-Loop TCXO-DPLL mode :Locks toaTCXO/OCXO input and istypically used with DCO mode\nenabled forexternal clock steering (such asIEEE 1588 PTP).\n–TICS Pro: Configure theREF-DPLL loop bandwidth.\n–Below theloop bandwidth, thereference noise isadded totheREF-TDC noise floor (and theXO\n79LMK05028\nwww.ti.com SNAS724A –FEBRUARY 2018 –REVISED APRIL 2018\nProduct Folder Links: LMK05028Submit Documentation Feedback Copyright ©2018, Texas Instruments Incorporatednoise in2-loop mode). Above theloop bandwidth, thereference noise willbeattenuated with roll-off\nupto60dB/decade. The optimal bandwidth depends ontherelative phase noise between the\nreference input andtheXO(2-loop mode) ortheTCXO (3-loop mode).\n–3-Loop mode :The bandwidth istypically 10mHz to10Hztoattenuate wander, ordetermined bythe\napplicable standard specification.\n–2-Loop mode :The bandwidth istypically 10Hzorhigher. Target abandwidth below 200HzifthePLL\nVCO frequency isaninteger multiple ofthereference input frequency.\n–TICS Pro: Configure theTCXO-DPLL loop bandwidth.\n–The optimal bandwidth depends ontherelative phase noise between theTCXO/OCXO and theXO.\nBelow theloop bandwidth, theTCXO/OCXO noise isadded totheTCXO-TDC noise floor. Above the\nloop bandwidth, theOCXO/TCXO noise willbeattenuated.\n–3-Loop mode :The bandwidth should beatleast 50x higher than theREF-DPLL bandwidth forloop\nstability.\n–2-Loop TCXO-DPLL mode :Target abandwidth below 300 HzifthePLL VCO frequency isaninteger\nmultiple oftheTCXO/OCXO frequency.\n–TICS Pro: Configure theMarket Segment parameter tooptimize theDPLL forthedesired usecase.\n–SyncE/SONET :REF-TDC rate istargeted forapproximately 400 kHz. Hitless switching isenabled.\nThis supports SyncE/SONET and other usecases using anarrow loop bandwidth (≤10Hz)in3-loop\nmode with aTCXO/OCXO tosetthefrequency stability andwander performance.\n–Wireless/BTS :REF-TDC rate ismaximized forlowest in-band TDC noise contribution. Hitless\nswitching isenabled. Supports wireless and other use cases where close-in phase noise iscritical.\nThis isused toachieve –112dBc/Hz at100-Hz offset fora122.88-MHz output.\n–OTN/JitterAtten :REF-TDC rate istargeted forapproximately 1MHz. Hitless switching isdisabled.\nSupports OTN/OTU and traditional jitter cleaning usecases with wider bandwidths (>10Hz)in2-loop\nmode andrelaxed holdover frequency accuracy (noTCXO/OCXO).\n–TICS Pro: Ifclock steering isneeded (such asforIEEE 1588 PTP), configure DCO mode fortheREF or\nTCXO loop and enter thefrequency step size (inppb). The FDEV step register willbecomputed\naccording toDCO Frequency Step Size.Toallow DCO frequency updates using theexternal control pins,\nenable theFINC/FDEC functionality ontheneeded GPIO pins bysetting theappropriate register bits\n(GPIO[3:6]_FDEV_EN).\n–TICS Pro: Ifdeterministic input-to-output clock phase isneeded, configure Zero-Delay mode and select\ntheprimary output channel that must bephase-aligned with theinput. ForDPLL1, any output from the\nOUT[4:7] bank canbeselected forzero-delay feedback. ForDPLL2, anyoutput from theOUT[0:3] bank\ncanbeselected forzero-delay feedback. See Zero-Delay Mode (ZDM) Configuration .\n6.TICS Pro: Configure thereference input monitoring options foreach reference input. Disable themonitor\nwhen notrequired orwhen theinput operates beyond themonitor\'s supported frequency range. See\nReference Input Monitoring .\n–Amplitude monitor :SettheLVCMOS detected slew rate edge orthedifferential input amplitude threshold\ntomonitor input signal quality. Disable themonitor foradifferential input below 5MHz orelse use\nLVCMOS input clock.\n–Frequency monitor :Setthevalid andinvalid thresholds (inppm).\n–Missing pulse monitor :Setthelatewindow threshold (TLATE)toallow forthelongest expected input clock\nperiod, including worst-case cycle-to-cycle jitter. Foragapped clock input, setTLATE based onthenumber\nofallowable missing clock pulses.\n–Runt pulse monitor :Settheearly window threshold (TEARLY )toallow fortheshortest expected input clock\nperiod, including worst-case cycle-to-cycle jitter.\n–1-PPS Phase validation monitor :Set thephase validation jitter threshold, including worst-case input\ncycle-to-cycle jitter.\n–Validation timer :Set theamount oftime thereference input must bequalified byallenabled input\nmonitors before theinput isvalid forselection.\n7.TICS Pro: Configure theDPLL lock detect andtuning word history monitoring options foreach channel. See\nPLL Lock Detectors andTuning Word History .\n–DPLL tuning word history :Setthehistory count/averaging time (TAVG),history delay/ignore time (TIGN),\nandintermediate averaging option.\n80LMK05028\nSNAS724A –FEBRUARY 2018 –REVISED APRIL 2018 www.ti.com\nProduct Folder Links: LMK05028Submit Documentation Feedback Copyright ©2018, Texas Instruments Incorporated–DPLL frequency lock andphase lock detectors :Setthelock andunlock thresholds foreach detector.\n8.TICS Pro: Configure each status output pinandinterrupt flagasneeded. See Status Outputs andInterrupt .\n–Select thedesired status signal selection, status polarity, and driver mode (3.3-V LVCMOS oropen-\ndrain). Open-drain requires anexternal pullup resistor.\n–IftheInterrupt isenabled andselected asastatus output, configure themask bitforanyinterrupt source\ntobeignored, interrupt flagpolarity, andthecombinational gate logic (AND/ OR) asdesired.\n10.2.3 Application Curves\nAC-LVPECL output, fIN=25MHz, fTCXO =10MHz (OCXO), fXO=48.0048 MHz, fTCXO-TDC =20MHz\nFigure 68.122.88-MHz Output Phase Noise (3-Loop), Wireless Use Case\nAC-LVPECL output, fIN=19.44 MHz, fTCXO =12.8 MHz (OCXO), fXO=48.0048 MHz, fTCXO-TDC =25.6 MHz,\nBW REF-DPLL =1Hz,BW TCXO-DPLL =200Hz\nFigure 69.155.52-MHz Output Phase Noise (3-Loop), Telecom Use Case\nBack Side Component Side\n81LMK05028\nwww.ti.com SNAS724A –FEBRUARY 2018 –REVISED APRIL 2018\nProduct Folder Links: LMK05028Submit Documentation Feedback Copyright ©2018, Texas Instruments Incorporated10.3 Do\'sandDon\'ts\n•Power allVDD pins with proper supply decoupling andbypassing connect likeshown inFigure 67.\n•Power down unused blocks through registers tominimize power consumption.\n•Leave unused clock outputs floating andpowered down through register control.\n•Leave unused clock inputs floating.\n•ForEEPROM+SPI Mode: Leave HW_SW_CTRL andSTATUS[1:0] pins floating during POR toensure proper\nstart-up. These pins hasinternal biasing toVIMinternally.\n–IfHW_SW_CTRL oreither STATUS pinisconnected toahost device (MCU orFPGA), theexternal\ndevice must beconfigured with high-impedance input (nopullup orpulldown resistors) toavoid conflict\nwith theinternal bias toVIM.Ifneeded, external biasing resistors (10-kΩpullup to3.3Vand 3.3-kΩ\npulldown) canbeconnected oneach STATUS pintobias theinputs toVIMduring POR.\n•Use alow-noise, high-PSRR LDO regulator topower theexternal oscillators used todrive theXOandTCXO\ninputs. Typically, oscillator jitter performance istypically impacted byswitching noise onitspower supply.\n•Include adedicated serial port totheI2CorSPIpins oftheLMK05028.\n–This allows off-board programming fordevice bring-up, debug, and diagnostics using TI\'sUSB hardware\ninterface andsoftware GUI tools.\n11Power Supply Recommendations\n11.1 Power Supply Bypassing\nFigure 70shows two general placements ofpower supply bypass capacitors oneither theback side orthe\ncomponent side ofthePCB. Ifthecapacitors aremounted ontheback side, 0402 components canbeemployed.\nFor component side mounting, use 0201 body size capacitors tofacilitate signal routing. Acombination of\ncomponent side and back side placement can beused. Keep theconnections between thebypass capacitors\nand thepower supply onthedevice asshort aspossible. Ground theother side ofthecapacitor using alow-\nimpedance connection totheground plane.\n(Does notindicate actual location oftheLMK05028 supply pins)\nFigure 70.Generalized Placement ofPower Supply Bypass Capacitors\n82LMK05028\nSNAS724A –FEBRUARY 2018 –REVISED APRIL 2018 www.ti.com\nProduct Folder Links: LMK05028Submit Documentation Feedback Copyright ©2018, Texas Instruments Incorporated12Layout\n12.1 Layout Guidelines\n•Isolate input, XO, TCXO/OCXO, and output clocks from adjacent clocks with different frequencies and other\nnearby dynamic signals.\n•Consider theXOand TCXO/OCXO placement and layout interms ofsupply/ground noise and thermal\ngradients from adjacent circuitry (forexample, power supplies, FPGA, ASIC) aswell assystem/board-level\nvibration and shock. These factors can affect thefrequency stability/accuracy and transient performance of\ntheoscillators.\n•Avoid impedance discontinuities oncontrolled-impedance 50-Ωsingle-ended (or100-Ωdifferential) traces for\nclock anddynamic logic signals.\n•Place bypass capacitors close totheVDD and VDDO pins onthesame side astheLMK05028, ordirectly\nbelow theICpins ontheback side ofthePCB. Larger decoupling capacitor values can beplaced further\naway.\n•Place external capacitors close totheCAP_x andLFxpins.\n•Ifpossible, usemultiple vias toconnect wide supply traces totherespective power islands orplanes.\n•Use atleast 7x7through-hole viapattern toconnect theICground/thermal padtothePCB ground planes.\n83LMK05028\nwww.ti.com SNAS724A –FEBRUARY 2018 –REVISED APRIL 2018\nProduct Folder Links: LMK05028Submit Documentation Feedback Copyright ©2018, Texas Instruments Incorporated12.2 Layout Example\nFigure 71.General PCB Ground Layout forThermal Reliability (8+Layers Recommended)\n12.3 Thermal Reliability\nThe LMK05028 isahigh-performance device. Toensure good electrical and thermal performance, itis\nrecommended todesign athermally-enhanced interface between theICground/thermal padandthePCB ground\nusing atleast 7x7through-hole viapattern connected tomultiple PCB ground layers likeshown inFigure 71.\n84LMK05028\nSNAS724A –FEBRUARY 2018 –REVISED APRIL 2018 www.ti.com\nProduct Folder Links: LMK05028Submit Documentation Feedback Copyright ©2018, Texas Instruments Incorporated13Device andDocumentation Support\n13.1 Device Support\n13.1.1 Clock Architect\nClock Architect isanonline toolused forpart selection with theLMK05028. Italso supports part selection, loop\nfilter design, and phase noise simulation for other TIclock devices. For Clock Architect, go to\nwww.ti.com/clockarchitect .\n13.1.2 TICS Pro\nTICS Proisanoffline software tool forEVM programming and also forregister map generation toprogram a\ndevice configuration foraspecific application. ForTICS Pro, gotowww.ti.com/tool/TICSPRO-SW .\n13.2 Documentation Support\n13.2.1 Related Documentation\nForrelated documentation, seethefollowing:\n•ITU-T G.8262 Compliance Test Result fortheLMK05028 (SNAA315)\n•LMK05028 Programming Guide (SNAU233)\n•LMK05028EVM User \'sGuide (SNAU223)\n13.3 Receiving Notification ofDocumentation Updates\nToreceive notification ofdocumentation updates, navigate tothedevice product folder onti.com. Intheupper\nright corner, click onAlert metoregister and receive aweekly digest ofany product information that has\nchanged. Forchange details, review therevision history included inanyrevised document.\n13.4 Community Resources\nThe following links connect toTIcommunity resources. Linked contents areprovided "AS IS"bytherespective\ncontributors. They donotconstitute TIspecifications and donotnecessarily reflect TI\'sviews; seeTI\'sTerms of\nUse.\nTIE2E™Online Community TI\'sEngineer-to-Engineer (E2E) Community. Created tofoster collaboration\namong engineers. Ate2e.ti.com, youcanaskquestions, share knowledge, explore ideas andhelp\nsolve problems with fellow engineers.\nDesign Support TI\'sDesign Support Quickly findhelpful E2E forums along with design support tools and\ncontact information fortechnical support.\n13.5 Trademarks\nE2E isatrademark ofTexas Instruments.\nAllother trademarks aretheproperty oftheir respective owners.\n13.6 Electrostatic Discharge Caution\nThis integrated circuit can bedamaged byESD. Texas Instruments recommends that allintegrated circuits behandled with\nappropriate precautions. Failure toobserve proper handling andinstallation procedures cancause damage.\nESD damage canrange from subtle performance degradation tocomplete device failure. Precision integrated circuits may bemore\nsusceptible todamage because very small parametric changes could cause thedevice nottomeet itspublished specifications.\n13.7 Glossary\nSLYZ022 —TIGlossary .\nThis glossary lists andexplains terms, acronyms, anddefinitions.\n85LMK05028\nwww.ti.com SNAS724A –FEBRUARY 2018 –REVISED APRIL 2018\nProduct Folder Links: LMK05028Submit Documentation Feedback Copyright ©2018, Texas Instruments Incorporated14Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice and revision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\nwww.ti.comPACKAGE OUTLINE\nC9.15\n8.85\n9.15\n8.85\n1.0\n0.8\n0.05\n0.00\n2X 7.5\n60X 0.52X 7.5\n64X0.5\n0.364X0.30\n0.187.7 0.1(0.2) TYPVQFN - 1 mm max height RGC0064J\nPLASTIC QUAD FLATPACK - NO LEAD\n4219012/A 05/20180.08 C\n0.1 C A B\n0.05\nNOTES:\n1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing\nper ASME Y14.5M.\n2. This drawing is subject to change without notice.\n3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.PIN 1 INDEX AREA\nSEATING PLANE\nPIN 1 IDSYMMEXPOSED\nTHERMAL PAD\nSYMM\n11617 32\n33\n48\n49 6465SCALE  1.500\nAB\n86LMK05028\nSNAS724A –FEBRUARY 2018 –REVISED APRIL 2018 www.ti.com\nProduct Folder Links: LMK05028Submit Documentation Feedback Copyright ©2018, Texas Instruments Incorporated\nwww.ti.comEXAMPLE BOARD LAYOUT\n60X (0.5)\n(R0.05) TYP\n0.07 MAX\nALL AROUND0.07 MIN\nALL AROUND4X (1.19)\n2X (3.6)64X (0.6)\n64X (0.24)\n(8.8)(8.8)(7.7)\n(0.2) TYP\nVIA\n4X (1.19)2X (3.6)VQFN - 1 mm max height RGC0064J\nPLASTIC QUAD FLATPACK - NO LEAD\n4219012/A 05/2018\nNOTES: (continued)\n4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature\nnumber SLUA271 (www.ti.com/lit/slua271).\n5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown\non this view. It is recommended that vias under paste be ﬁlled, plugged or tented.SYMM\nSYMM\nEXPOSED METAL SHOWNLAND PATTERN EXAMPLE\nSCALE: 10XSEE SOLDER MASK\nDETAIL\n1\n16\n17 32334849 64\n65\nMETAL EDGE\nSOLDER MASK\nOPENINGEXPOSED METALMETAL UNDER\nSOLDER MASK\nSOLDER MASK\nOPENINGEXPOSED\nMETAL\nNON SOLDER MASK\nDEFINED\n(PREFERRED)SOLDER MASK DEFINED\nSOLDER MASK DETAILS\n87LMK05028\nwww.ti.com SNAS724A –FEBRUARY 2018 –REVISED APRIL 2018\nProduct Folder Links: LMK05028Submit Documentation Feedback Copyright ©2018, Texas Instruments Incorporated\nwww.ti.comEXAMPLE STENCIL DESIGN\n64X (0.6)\n64X (0.24)\n60X (0.5)\n(8.8)(8.8)\n36X ( 0.99)(R0.05) TYP(0.595) TYP5X\n(1.19)\n(0.595) TYP5X (1.19)VQFN - 1 mm max height RGC0064J\nPLASTIC QUAD FLATPACK - NO LEAD\n4219012/A 05/2018\nNOTES: (continued)\n6. Laser cutting apertures with trapezoidal walls and rounded corners may oﬀer better paste release. IPC-7525 may have alternate\ndesign recommendations.SOLDER PASTE EXAMPLE\nBASED ON 0.125 MM THICK STENCIL\nSCALE: 10X\nEXPOSED PAD 65\n60% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGESYMMSYMM1\n16\n17 32334849 64\n65\n88LMK05028\nSNAS724A –FEBRUARY 2018 –REVISED APRIL 2018 www.ti.com\nProduct Folder Links: LMK05028Submit Documentation Feedback Copyright ©2018, Texas Instruments Incorporated\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 1PACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nLMK05028RGCR ACTIVE VQFN RGC 642500RoHS & Green NIPDAU Level-3-260C-168 HR -40 to 85 K5028\nLMK05028RGCT ACTIVE VQFN RGC 64250RoHS & Green NIPDAU Level-3-260C-168 HR -40 to 85 K5028\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 2 \nTAPE AND REEL INFORMATION\n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nLMK05028RGCR VQFN RGC 642500 330.0 16.4 9.39.31.112.016.0 Q2\nLMK05028RGCT VQFN RGC 64250 180.0 16.4 9.39.31.112.016.0 Q2\nPACKAGE MATERIALS INFORMATION\nwww.ti.com 28-Aug-2018\nPack Materials-Page 1\n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nLMK05028RGCR VQFN RGC 642500 367.0 367.0 38.0\nLMK05028RGCT VQFN RGC 64250 210.0 185.0 35.0\nPACKAGE MATERIALS INFORMATION\nwww.ti.com 28-Aug-2018\nPack Materials-Page 2\nwww.ti.comGENERIC PACKAGE VIEW\nImages above are just a representation of the package family, actual package may vary.\nRefer to the product data sheet for package details.VQFN - 1 mm max height RGC 64\nPLASTIC QUAD FLATPACK - NO LEAD 9 x 9, 0.5 mm pitch\n4224597/A\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES  TECHNICAL  AND  RELIABILITY  DATA  (INCLUDING  DATASHEETS),  DESIGN  RESOURCES  (INCLUDING  REFERENCE  \nDESIGNS),  APPLICATION  OR OTHER  DESIGN  ADVICE,  WEB  TOOLS,  SAFETY  INFORMATION,  AND  OTHER  RESOURCES  “AS IS” \nAND  WITH  ALL FAULTS,  AND  DISCLAIMS  ALL WARRANTIES,  EXPRESS  AND  IMPLIED,  INCLUDING  WITHOUT  LIMITATION  ANY \nIMPLIED  WARRANTIES  OF MERCHANTABILITY,  FITNESS  FOR  A PARTICULAR  PURPOSE  OR NON-INFRINGEMENT  OF THIRD  \nPARTY  INTELLECTUAL  PROPERTY  RIGHTS.\nThese  resources  are intended  for skilled  developers  designing  with TI products.  You are solely  responsible  for (1) selecting  the appropriate  \nTI products  for your application,  (2) designing,  validating  and testing  your application,  and (3) ensuring  your application  meets  applicable  \nstandards,  and any other  safety,  security,  or other  requirements.  These  resources  are subject  to change  without  notice.  TI grants  you \npermission  to use these  resources  only for development  of an application  that uses the TI products  described  in the resource.  Other  \nreproduction  and display  of these  resources  is prohibited.  No license  is granted  to any other  TI intellectual  property  right or to any third \nparty  intellectual  property  right.  TI disclaims  responsibility  for, and you will fully indemnify  TI and its representatives  against,  any claims,  \ndamages,  costs,  losses,  and liabilities  arising  out of your use of these  resources.\nTI’s products  are provided  subject  to TI’s Terms  of Sale (www.ti.com/legal/termsofsale.html ) or other  applicable  terms  available  either  on \nti.com  or provided  in conjunction  with such TI products.  TI’s provision  of these  resources  does not expand  or otherwise  alter TI’s applicable  \nwarranties  or warranty  disclaimers  for TI products.\nMailing  Address:  Texas  Instruments,  Post Office  Box 655303,  Dallas,  Texas  75265\nCopyright  © 2020 , Texas  Instruments  Incorporated\n'}]
!==============================================================================!
### Component Summary: LMK05028RGCT

**Key Characteristics and Specifications:**

- **Voltage Ratings:**
  - Core Supply Voltage (VDD): 3.3V (3.135V to 3.465V)
  - Output Supply Voltage (VDDO): 1.8V, 2.5V, or 3.3V (1.71V to 3.465V)

- **Current Ratings:**
  - Core Supply Current (IDD): Varies by block, typically 10mA to 217mA depending on configuration.
  - Output Supply Current (IDDO): Varies by output type, typically 22mA to 67mA.

- **Power Consumption:**
  - Total power consumption varies based on configuration and active blocks, with typical values provided in the datasheet.

- **Operating Temperature Range:**
  - Industrial temperature range: -40°C to +85°C.

- **Package Type:**
  - VQFN (64 pins), dimensions: 9.00 mm x 9.00 mm.

- **Special Features:**
  - Low-jitter dual-channel network synchronizer clock.
  - Supports hitless switching, programmable loop bandwidth, and digital holdover.
  - EEPROM for custom clock configurations on power-up.
  - Supports various output formats including AC-LVDS, AC-CML, AC-LVPECL, HCSL, and LVCMOS.
  - Excellent power supply noise rejection (PSNR).

- **Moisture Sensitive Level (MSL):**
  - MSL Level 3 per JEDEC J-STD-020E.

**Description:**
The LMK05028 is a high-performance low-jitter dual-channel network synchronizer clock device designed for applications requiring precise timing and synchronization. It features two independent PLL channels that can generate up to eight output clocks with a typical RMS jitter of 150 fs. The device supports various input and output clock formats, making it versatile for different applications.

**Typical Applications:**
- **Telecommunications:** Used in SyncE (G.8262), SONET/SDH (Stratum 3/3E), and Optical Transport Networks (OTN).
- **Wireless Infrastructure:** Suitable for wireless base stations and backhaul applications.
- **Broadcast and Measurement:** Ideal for test and measurement equipment, broadcast infrastructure, and medical ultrasound systems.
- **Data Processing:** Provides jitter and wander attenuation, precise frequency translation, and low-jitter clock generation for FPGA, DSP, ASIC, and CPU devices.

This component is particularly useful in environments where high precision and reliability in clock generation and synchronization are critical, such as in telecommunications and data centers.