INFO:sim:172 - Generating IP...
Resolving generics for 'AXI_Stream'...
Applying external generics to 'AXI_Stream'...
INFO:sim - Running axis_interconnect_ucfgen.tcl
INFO:sim - No asynchronous clock conversions in axi_stream port M00_AXIS.
INFO:sim - No asynchronous clock conversions in axi_stream port S00_AXIS.
INFO:sim - Writing core-level timing constraint file
   /home/shimizu/research/openflow1.3/ipcore_dir/tmp/_cg/axi_stream.ucf.
Delivering associated files for 'AXI_Stream'...
Generating implementation netlist for 'AXI_Stream'...
INFO:sim - Pre-processing HDL files for 'AXI_Stream'...
Running synthesis for 'AXI_Stream'
Running ngcbuild...
Writing VEO instantiation template for 'AXI_Stream'...
Writing Verilog instantiation wrapper for 'AXI_Stream'...
Delivered 26 files into directory
/home/shimizu/research/openflow1.3/ipcore_dir/tmp/_cg/AXI_Stream
Writing Verilog instantiation wrapper for 'AXI_Stream'...
Delivered 3 files into directory
/home/shimizu/research/openflow1.3/ipcore_dir/tmp/_cg/AXI_Stream
Delivered 1 file into directory
/home/shimizu/research/openflow1.3/ipcore_dir/tmp/_cg/AXI_Stream
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'AXI_Stream'...
Generating ISE project file for 'AXI_Stream'...
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'AXI_Stream'.
