Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Sat Dec  9 23:32:40 2023
| Host         : seshanpc running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing -file obj/post_place_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.501ns  (required time - arrival time)
  Source:                 main/first_pos_lookup_addr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            main/gmem/data_mem/ram_data_b_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        9.403ns  (logic 2.879ns (30.618%)  route 6.524ns (69.382%))
  Logic Levels:           10  (LUT3=2 LUT6=4 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        1.972     3.412    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2476, estimated)     1.567     5.075    main/clk_100mhz_IBUF_BUFG
    SLICE_X42Y41         FDRE                                         r  main/first_pos_lookup_addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.518     5.593 r  main/first_pos_lookup_addr_reg[12]/Q
                         net (fo=82, estimated)       1.100     6.693    main/graph/Q[12]
    SLICE_X42Y47         LUT6 (Prop_lut6_I1_O)        0.124     6.817 r  main/graph/ram_data_b[14]_i_446/O
                         net (fo=61, estimated)       1.050     7.867    main/graph/ram_data_b[14]_i_446_n_0
    SLICE_X40Y45         LUT3 (Prop_lut3_I0_O)        0.152     8.019 r  main/graph/ram_data_b[13]_i_618/O
                         net (fo=83, estimated)       1.277     9.296    main/graph/ram_data_b[13]_i_618_n_0
    SLICE_X37Y28         LUT6 (Prop_lut6_I1_O)        0.326     9.622 r  main/graph/ram_data_b[4]_i_580/O
                         net (fo=1, routed)           0.000     9.622    main/graph/ram_data_b[4]_i_580_n_0
    SLICE_X37Y28         MUXF7 (Prop_muxf7_I1_O)      0.245     9.867 r  main/graph/ram_data_b_reg[4]_i_250/O
                         net (fo=1, estimated)        1.346    11.213    main/graph/ram_data_b_reg[4]_i_250_n_0
    SLICE_X31Y17         LUT3 (Prop_lut3_I1_O)        0.323    11.536 r  main/graph/ram_data_b[4]_i_89/O
                         net (fo=1, estimated)        0.883    12.419    main/graph/ram_data_b[4]_i_89_n_0
    SLICE_X30Y23         LUT6 (Prop_lut6_I1_O)        0.332    12.751 r  main/graph/ram_data_b[4]_i_35/O
                         net (fo=1, routed)           0.000    12.751    main/graph/ram_data_b[4]_i_35_n_0
    SLICE_X30Y23         MUXF7 (Prop_muxf7_I1_O)      0.214    12.965 r  main/graph/ram_data_b_reg[4]_i_15/O
                         net (fo=1, routed)           0.000    12.965    main/graph/ram_data_b_reg[4]_i_15_n_0
    SLICE_X30Y23         MUXF8 (Prop_muxf8_I1_O)      0.088    13.053 r  main/graph/ram_data_b_reg[4]_i_5/O
                         net (fo=1, estimated)        0.868    13.921    main/graph/ram_data_b_reg[4]_i_5_n_0
    SLICE_X28Y26         LUT6 (Prop_lut6_I1_O)        0.319    14.240 r  main/graph/ram_data_b[4]_i_2/O
                         net (fo=1, routed)           0.000    14.240    main/graph/ram_data_b[4]_i_2_n_0
    SLICE_X28Y26         MUXF7 (Prop_muxf7_I0_O)      0.238    14.478 r  main/graph/ram_data_b_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    14.478    main/gmem/data_mem/ram_data_b_reg[14]_0[4]
    SLICE_X28Y26         FDRE                                         r  main/gmem/data_mem/ram_data_b_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        1.873    13.244    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.335 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2476, estimated)     1.435    14.770    main/gmem/data_mem/clk_100mhz_IBUF_BUFG
    SLICE_X28Y26         FDRE                                         r  main/gmem/data_mem/ram_data_b_reg[4]/C
                         clock pessimism              0.181    14.950    
                         clock uncertainty           -0.035    14.915    
    SLICE_X28Y26         FDRE (Setup_fdre_C_D)        0.064    14.979    main/gmem/data_mem/ram_data_b_reg[4]
  -------------------------------------------------------------------
                         required time                         14.979    
                         arrival time                         -14.478    
  -------------------------------------------------------------------
                         slack                                  0.501    




