# 2 DMAs, DMA1 and DMA2
# DMA2 11 channels

TIM5_CH4: 1
TIM5_TRIG: 1
TIM5_CH3: 2
TIM5_UP: 2
TIM5_CH2: 4
TIM5_CH1: 5

TIM6_UP: 3

TIM7_UP: 4

TIM8_CH3: 1
TIM8_UP: 1
TIM8_CH4: 2
TIM8_TRIG: 2
TIM8_COM: 2
TIM8_CH1: 3
TIM8_CH2: 5

TIM9_UP: 6
TIM9_CH1: 7
TIM9_CH4: 8
TIM9_CH2: 9
TIM9_TRIG: 10
TIM9_COM: 10
TIM9_CH3: 11

TIM10_CH4: 6
TIM10_TRIG: 7
TIM10_COM: 7
TIM10_CH1: 8
TIM10_CH3: 9
TIM10_CH2: 10
TIM10_UP: 11

USART4_RX: 3
USART4_TX: 5

USART5_RX: 2
USART5_TX: 4

USART6_TX: 6
USART6_RX: 7

USART7_TX: 8
USART7_RX: 9

USART8_TX: 10
USART8_RX: 11

# aka I2S3
SPI3_RX: 1
SPI3_TX: 2

SDIO: 4
DAC1_CH1: 3
DAC1_CH2: 4
