# NAND

Ckt level stimulation for NAND
Where here V3 is the voltage source given as Vdd to ckt,
V1 and V2 are the voltage source given with inputs

![Screenshot 2024-09-15 084621](https://github.com/user-attachments/assets/fe0e25cb-b203-4dc4-9847-a689c7d44e16)

# Giving inputs and output
Here A and B are inputs , Y is output

![image](https://github.com/user-attachments/assets/5b8ccc81-3fef-4c2c-a143-cb7cb5772760)

# Defining Voltage for Vdd

![image](https://github.com/user-attachments/assets/74f6c916-6483-4796-9469-a5ed85530bc9)

![image](https://github.com/user-attachments/assets/f6014be0-d283-404d-913e-ffdebe2b7962)

# Defining Voltage for V1

![image](https://github.com/user-attachments/assets/5d913c70-99d6-4140-a1ad-4b92b66ed569)

![image](https://github.com/user-attachments/assets/838c4a35-81b5-411a-9604-eb77c11ad9c5)

# Defining Voltage for V2

![image](https://github.com/user-attachments/assets/b24c1e8b-214f-46d0-a212-d39898dbaeee)

![image](https://github.com/user-attachments/assets/56c4d9b3-07b9-4e59-a3f5-f9d905035f93)

