Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Sat Aug  8 13:16:08 2020
| Host         : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 353 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 140 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.028        0.000                      0                 3142        0.159        0.000                      0                 3142        3.000        0.000                       0                  1486  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.028        0.000                      0                 3142        0.159        0.000                      0                 3142        3.000        0.000                       0                  1486  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.028ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.159ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.028ns  (required time - arrival time)
  Source:                 mult5/out_tmp_reg_i_20__2_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult4/out_tmp_reg__0/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.488ns  (logic 4.445ns (80.993%)  route 1.043ns (19.007%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1491, unset)         0.973     0.973    mult5/clk
    SLICE_X37Y32         FDRE                                         r  mult5/out_tmp_reg_i_20__2_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y32         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  mult5/out_tmp_reg_i_20__2_psdsp/Q
                         net (fo=1, routed)           0.987     2.379    mult4/out_tmp_reg_i_20__2_psdsp_n_alias
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[0])
                                                      4.026     6.405 r  mult4/out_tmp0/PCOUT[0]
                         net (fo=1, routed)           0.056     6.461    mult4/out_tmp0_n_153
    DSP48_X2Y10          DSP48E1                                      r  mult4/out_tmp_reg__0/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1491, unset)         0.924     7.924    mult4/clk
    DSP48_X2Y10          DSP48E1                                      r  mult4/out_tmp_reg__0/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X2Y10          DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400     6.489    mult4/out_tmp_reg__0
  -------------------------------------------------------------------
                         required time                          6.489    
                         arrival time                          -6.461    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (required time - arrival time)
  Source:                 mult5/out_tmp_reg_i_20__2_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult4/out_tmp_reg__0/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.488ns  (logic 4.445ns (80.993%)  route 1.043ns (19.007%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1491, unset)         0.973     0.973    mult5/clk
    SLICE_X37Y32         FDRE                                         r  mult5/out_tmp_reg_i_20__2_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y32         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  mult5/out_tmp_reg_i_20__2_psdsp/Q
                         net (fo=1, routed)           0.987     2.379    mult4/out_tmp_reg_i_20__2_psdsp_n_alias
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[10])
                                                      4.026     6.405 r  mult4/out_tmp0/PCOUT[10]
                         net (fo=1, routed)           0.056     6.461    mult4/out_tmp0_n_143
    DSP48_X2Y10          DSP48E1                                      r  mult4/out_tmp_reg__0/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1491, unset)         0.924     7.924    mult4/clk
    DSP48_X2Y10          DSP48E1                                      r  mult4/out_tmp_reg__0/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X2Y10          DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.400     6.489    mult4/out_tmp_reg__0
  -------------------------------------------------------------------
                         required time                          6.489    
                         arrival time                          -6.461    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (required time - arrival time)
  Source:                 mult5/out_tmp_reg_i_20__2_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult4/out_tmp_reg__0/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.488ns  (logic 4.445ns (80.993%)  route 1.043ns (19.007%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1491, unset)         0.973     0.973    mult5/clk
    SLICE_X37Y32         FDRE                                         r  mult5/out_tmp_reg_i_20__2_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y32         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  mult5/out_tmp_reg_i_20__2_psdsp/Q
                         net (fo=1, routed)           0.987     2.379    mult4/out_tmp_reg_i_20__2_psdsp_n_alias
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[11])
                                                      4.026     6.405 r  mult4/out_tmp0/PCOUT[11]
                         net (fo=1, routed)           0.056     6.461    mult4/out_tmp0_n_142
    DSP48_X2Y10          DSP48E1                                      r  mult4/out_tmp_reg__0/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1491, unset)         0.924     7.924    mult4/clk
    DSP48_X2Y10          DSP48E1                                      r  mult4/out_tmp_reg__0/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X2Y10          DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.400     6.489    mult4/out_tmp_reg__0
  -------------------------------------------------------------------
                         required time                          6.489    
                         arrival time                          -6.461    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (required time - arrival time)
  Source:                 mult5/out_tmp_reg_i_20__2_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult4/out_tmp_reg__0/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.488ns  (logic 4.445ns (80.993%)  route 1.043ns (19.007%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1491, unset)         0.973     0.973    mult5/clk
    SLICE_X37Y32         FDRE                                         r  mult5/out_tmp_reg_i_20__2_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y32         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  mult5/out_tmp_reg_i_20__2_psdsp/Q
                         net (fo=1, routed)           0.987     2.379    mult4/out_tmp_reg_i_20__2_psdsp_n_alias
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[12])
                                                      4.026     6.405 r  mult4/out_tmp0/PCOUT[12]
                         net (fo=1, routed)           0.056     6.461    mult4/out_tmp0_n_141
    DSP48_X2Y10          DSP48E1                                      r  mult4/out_tmp_reg__0/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1491, unset)         0.924     7.924    mult4/clk
    DSP48_X2Y10          DSP48E1                                      r  mult4/out_tmp_reg__0/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X2Y10          DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.400     6.489    mult4/out_tmp_reg__0
  -------------------------------------------------------------------
                         required time                          6.489    
                         arrival time                          -6.461    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (required time - arrival time)
  Source:                 mult5/out_tmp_reg_i_20__2_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult4/out_tmp_reg__0/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.488ns  (logic 4.445ns (80.993%)  route 1.043ns (19.007%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1491, unset)         0.973     0.973    mult5/clk
    SLICE_X37Y32         FDRE                                         r  mult5/out_tmp_reg_i_20__2_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y32         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  mult5/out_tmp_reg_i_20__2_psdsp/Q
                         net (fo=1, routed)           0.987     2.379    mult4/out_tmp_reg_i_20__2_psdsp_n_alias
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[13])
                                                      4.026     6.405 r  mult4/out_tmp0/PCOUT[13]
                         net (fo=1, routed)           0.056     6.461    mult4/out_tmp0_n_140
    DSP48_X2Y10          DSP48E1                                      r  mult4/out_tmp_reg__0/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1491, unset)         0.924     7.924    mult4/clk
    DSP48_X2Y10          DSP48E1                                      r  mult4/out_tmp_reg__0/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X2Y10          DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.400     6.489    mult4/out_tmp_reg__0
  -------------------------------------------------------------------
                         required time                          6.489    
                         arrival time                          -6.461    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (required time - arrival time)
  Source:                 mult5/out_tmp_reg_i_20__2_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult4/out_tmp_reg__0/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.488ns  (logic 4.445ns (80.993%)  route 1.043ns (19.007%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1491, unset)         0.973     0.973    mult5/clk
    SLICE_X37Y32         FDRE                                         r  mult5/out_tmp_reg_i_20__2_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y32         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  mult5/out_tmp_reg_i_20__2_psdsp/Q
                         net (fo=1, routed)           0.987     2.379    mult4/out_tmp_reg_i_20__2_psdsp_n_alias
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[14])
                                                      4.026     6.405 r  mult4/out_tmp0/PCOUT[14]
                         net (fo=1, routed)           0.056     6.461    mult4/out_tmp0_n_139
    DSP48_X2Y10          DSP48E1                                      r  mult4/out_tmp_reg__0/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1491, unset)         0.924     7.924    mult4/clk
    DSP48_X2Y10          DSP48E1                                      r  mult4/out_tmp_reg__0/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X2Y10          DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.400     6.489    mult4/out_tmp_reg__0
  -------------------------------------------------------------------
                         required time                          6.489    
                         arrival time                          -6.461    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (required time - arrival time)
  Source:                 mult5/out_tmp_reg_i_20__2_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult4/out_tmp_reg__0/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.488ns  (logic 4.445ns (80.993%)  route 1.043ns (19.007%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1491, unset)         0.973     0.973    mult5/clk
    SLICE_X37Y32         FDRE                                         r  mult5/out_tmp_reg_i_20__2_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y32         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  mult5/out_tmp_reg_i_20__2_psdsp/Q
                         net (fo=1, routed)           0.987     2.379    mult4/out_tmp_reg_i_20__2_psdsp_n_alias
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[15])
                                                      4.026     6.405 r  mult4/out_tmp0/PCOUT[15]
                         net (fo=1, routed)           0.056     6.461    mult4/out_tmp0_n_138
    DSP48_X2Y10          DSP48E1                                      r  mult4/out_tmp_reg__0/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1491, unset)         0.924     7.924    mult4/clk
    DSP48_X2Y10          DSP48E1                                      r  mult4/out_tmp_reg__0/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X2Y10          DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -1.400     6.489    mult4/out_tmp_reg__0
  -------------------------------------------------------------------
                         required time                          6.489    
                         arrival time                          -6.461    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (required time - arrival time)
  Source:                 mult5/out_tmp_reg_i_20__2_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult4/out_tmp_reg__0/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.488ns  (logic 4.445ns (80.993%)  route 1.043ns (19.007%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1491, unset)         0.973     0.973    mult5/clk
    SLICE_X37Y32         FDRE                                         r  mult5/out_tmp_reg_i_20__2_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y32         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  mult5/out_tmp_reg_i_20__2_psdsp/Q
                         net (fo=1, routed)           0.987     2.379    mult4/out_tmp_reg_i_20__2_psdsp_n_alias
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[16])
                                                      4.026     6.405 r  mult4/out_tmp0/PCOUT[16]
                         net (fo=1, routed)           0.056     6.461    mult4/out_tmp0_n_137
    DSP48_X2Y10          DSP48E1                                      r  mult4/out_tmp_reg__0/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1491, unset)         0.924     7.924    mult4/clk
    DSP48_X2Y10          DSP48E1                                      r  mult4/out_tmp_reg__0/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X2Y10          DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -1.400     6.489    mult4/out_tmp_reg__0
  -------------------------------------------------------------------
                         required time                          6.489    
                         arrival time                          -6.461    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (required time - arrival time)
  Source:                 mult5/out_tmp_reg_i_20__2_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult4/out_tmp_reg__0/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.488ns  (logic 4.445ns (80.993%)  route 1.043ns (19.007%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1491, unset)         0.973     0.973    mult5/clk
    SLICE_X37Y32         FDRE                                         r  mult5/out_tmp_reg_i_20__2_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y32         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  mult5/out_tmp_reg_i_20__2_psdsp/Q
                         net (fo=1, routed)           0.987     2.379    mult4/out_tmp_reg_i_20__2_psdsp_n_alias
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[17])
                                                      4.026     6.405 r  mult4/out_tmp0/PCOUT[17]
                         net (fo=1, routed)           0.056     6.461    mult4/out_tmp0_n_136
    DSP48_X2Y10          DSP48E1                                      r  mult4/out_tmp_reg__0/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1491, unset)         0.924     7.924    mult4/clk
    DSP48_X2Y10          DSP48E1                                      r  mult4/out_tmp_reg__0/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X2Y10          DSP48E1 (Setup_dsp48e1_CLK_PCIN[17])
                                                     -1.400     6.489    mult4/out_tmp_reg__0
  -------------------------------------------------------------------
                         required time                          6.489    
                         arrival time                          -6.461    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (required time - arrival time)
  Source:                 mult5/out_tmp_reg_i_20__2_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult4/out_tmp_reg__0/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.488ns  (logic 4.445ns (80.993%)  route 1.043ns (19.007%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1491, unset)         0.973     0.973    mult5/clk
    SLICE_X37Y32         FDRE                                         r  mult5/out_tmp_reg_i_20__2_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y32         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  mult5/out_tmp_reg_i_20__2_psdsp/Q
                         net (fo=1, routed)           0.987     2.379    mult4/out_tmp_reg_i_20__2_psdsp_n_alias
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[18])
                                                      4.026     6.405 r  mult4/out_tmp0/PCOUT[18]
                         net (fo=1, routed)           0.056     6.461    mult4/out_tmp0_n_135
    DSP48_X2Y10          DSP48E1                                      r  mult4/out_tmp_reg__0/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1491, unset)         0.924     7.924    mult4/clk
    DSP48_X2Y10          DSP48E1                                      r  mult4/out_tmp_reg__0/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X2Y10          DSP48E1 (Setup_dsp48e1_CLK_PCIN[18])
                                                     -1.400     6.489    mult4/out_tmp_reg__0
  -------------------------------------------------------------------
                         required time                          6.489    
                         arrival time                          -6.461    
  -------------------------------------------------------------------
                         slack                                  0.028    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 mult0/out_tmp_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult0/out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.148ns (72.742%)  route 0.055ns (27.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1491, unset)         0.410     0.410    mult0/clk
    SLICE_X42Y42         FDRE                                         r  mult0/out_tmp_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y42         FDRE (Prop_fdre_C_Q)         0.148     0.558 r  mult0/out_tmp_reg[9]/Q
                         net (fo=1, routed)           0.055     0.614    mult0/p_1_in[9]
    SLICE_X42Y42         FDRE                                         r  mult0/out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1491, unset)         0.432     0.432    mult0/clk
    SLICE_X42Y42         FDRE                                         r  mult0/out_reg[9]/C
                         clock pessimism              0.000     0.432    
    SLICE_X42Y42         FDRE (Hold_fdre_C_D)         0.023     0.455    mult0/out_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.455    
                         arrival time                           0.614    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 mult5/out_tmp_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult5/out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.148ns (72.105%)  route 0.057ns (27.895%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1491, unset)         0.410     0.410    mult5/clk
    SLICE_X36Y27         FDRE                                         r  mult5/out_tmp_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y27         FDRE (Prop_fdre_C_Q)         0.148     0.558 r  mult5/out_tmp_reg[15]/Q
                         net (fo=1, routed)           0.057     0.615    mult5/p_1_in[15]
    SLICE_X36Y27         FDRE                                         r  mult5/out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1491, unset)         0.432     0.432    mult5/clk
    SLICE_X36Y27         FDRE                                         r  mult5/out_reg[15]/C
                         clock pessimism              0.000     0.432    
    SLICE_X36Y27         FDRE (Hold_fdre_C_D)         0.023     0.455    mult5/out_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.455    
                         arrival time                           0.615    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 mult4/out_tmp_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult4/out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1491, unset)         0.410     0.410    mult4/clk
    SLICE_X41Y30         FDRE                                         r  mult4/out_tmp_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult4/out_tmp_reg[10]/Q
                         net (fo=1, routed)           0.113     0.664    mult4/p_1_in[10]
    SLICE_X41Y30         FDRE                                         r  mult4/out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1491, unset)         0.432     0.432    mult4/clk
    SLICE_X41Y30         FDRE                                         r  mult4/out_reg[10]/C
                         clock pessimism              0.000     0.432    
    SLICE_X41Y30         FDRE (Hold_fdre_C_D)         0.070     0.502    mult4/out_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.664    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 mult0/out_tmp_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult0/out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.148ns (71.409%)  route 0.059ns (28.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1491, unset)         0.410     0.410    mult0/clk
    SLICE_X42Y42         FDRE                                         r  mult0/out_tmp_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y42         FDRE (Prop_fdre_C_Q)         0.148     0.558 r  mult0/out_tmp_reg[11]/Q
                         net (fo=1, routed)           0.059     0.617    mult0/p_1_in[11]
    SLICE_X42Y42         FDRE                                         r  mult0/out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1491, unset)         0.432     0.432    mult0/clk
    SLICE_X42Y42         FDRE                                         r  mult0/out_reg[11]/C
                         clock pessimism              0.000     0.432    
    SLICE_X42Y42         FDRE (Hold_fdre_C_D)         0.022     0.454    mult0/out_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.454    
                         arrival time                           0.617    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 mult3/out_tmp_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult3/out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.128ns (71.030%)  route 0.052ns (28.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1491, unset)         0.410     0.410    mult3/clk
    SLICE_X89Y31         FDRE                                         r  mult3/out_tmp_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y31         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  mult3/out_tmp_reg[13]/Q
                         net (fo=1, routed)           0.052     0.590    mult3/p_1_in[13]
    SLICE_X89Y31         FDRE                                         r  mult3/out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1491, unset)         0.432     0.432    mult3/clk
    SLICE_X89Y31         FDRE                                         r  mult3/out_reg[13]/C
                         clock pessimism              0.000     0.432    
    SLICE_X89Y31         FDRE (Hold_fdre_C_D)        -0.006     0.426    mult3/out_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.426    
                         arrival time                           0.590    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 mult1/out_tmp_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult1/out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1491, unset)         0.410     0.410    mult1/clk
    SLICE_X45Y42         FDRE                                         r  mult1/out_tmp_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y42         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult1/out_tmp_reg[10]/Q
                         net (fo=1, routed)           0.116     0.667    mult1/p_1_in[10]
    SLICE_X45Y42         FDRE                                         r  mult1/out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1491, unset)         0.432     0.432    mult1/clk
    SLICE_X45Y42         FDRE                                         r  mult1/out_reg[10]/C
                         clock pessimism              0.000     0.432    
    SLICE_X45Y42         FDRE (Hold_fdre_C_D)         0.070     0.502    mult1/out_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.667    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 cond_computed1/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            done_reg1/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.284%)  route 0.123ns (39.716%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1491, unset)         0.410     0.410    cond_computed1/clk
    SLICE_X83Y33         FDRE                                         r  cond_computed1/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y33         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  cond_computed1/out_reg[0]/Q
                         net (fo=10, routed)          0.123     0.674    cond_stored1/cond_computed1_out
    SLICE_X82Y33         LUT3 (Prop_lut3_I1_O)        0.045     0.719 r  cond_stored1/out[0]_i_1__13/O
                         net (fo=1, routed)           0.000     0.719    done_reg1/out_reg[0]_0
    SLICE_X82Y33         FDRE                                         r  done_reg1/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1491, unset)         0.432     0.432    done_reg1/clk
    SLICE_X82Y33         FDRE                                         r  done_reg1/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X82Y33         FDRE (Hold_fdre_C_D)         0.120     0.552    done_reg1/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.719    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 mult0/out_tmp_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult0/out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1491, unset)         0.410     0.410    mult0/clk
    SLICE_X44Y43         FDRE                                         r  mult0/out_tmp_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y43         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult0/out_tmp_reg[10]/Q
                         net (fo=1, routed)           0.118     0.669    mult0/p_1_in[10]
    SLICE_X45Y43         FDRE                                         r  mult0/out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1491, unset)         0.432     0.432    mult0/clk
    SLICE_X45Y43         FDRE                                         r  mult0/out_reg[10]/C
                         clock pessimism              0.000     0.432    
    SLICE_X45Y43         FDRE (Hold_fdre_C_D)         0.070     0.502    mult0/out_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.669    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 mult0/out_tmp_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult0/out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1491, unset)         0.410     0.410    mult0/clk
    SLICE_X43Y42         FDRE                                         r  mult0/out_tmp_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y42         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  mult0/out_tmp_reg[8]/Q
                         net (fo=1, routed)           0.055     0.593    mult0/p_1_in[8]
    SLICE_X43Y42         FDRE                                         r  mult0/out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1491, unset)         0.432     0.432    mult0/clk
    SLICE_X43Y42         FDRE                                         r  mult0/out_reg[8]/C
                         clock pessimism              0.000     0.432    
    SLICE_X43Y42         FDRE (Hold_fdre_C_D)        -0.006     0.426    mult0/out_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.426    
                         arrival time                           0.593    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 mult2/out_tmp_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult2/out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1491, unset)         0.410     0.410    mult2/clk
    SLICE_X89Y32         FDRE                                         r  mult2/out_tmp_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y32         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  mult2/out_tmp_reg[8]/Q
                         net (fo=1, routed)           0.055     0.593    mult2/p_1_in[8]
    SLICE_X89Y32         FDRE                                         r  mult2/out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1491, unset)         0.432     0.432    mult2/clk
    SLICE_X89Y32         FDRE                                         r  mult2/out_reg[8]/C
                         clock pessimism              0.000     0.432    
    SLICE_X89Y32         FDRE (Hold_fdre_C_D)        -0.006     0.426    mult2/out_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.426    
                         arrival time                           0.593    
  -------------------------------------------------------------------
                         slack                                  0.168    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X2Y20   mult0/out_tmp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X2Y16   mult1/out_tmp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         7.000       3.313      DSP48_X2Y18   mult1/out_tmp_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         7.000       3.313      DSP48_X2Y22   mult0/out_tmp_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         7.000       4.846      DSP48_X3Y12   mult2/out_tmp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         7.000       4.846      DSP48_X2Y11   mult4/out_tmp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         7.000       4.846      DSP48_X3Y16   mult3/out_tmp_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         7.000       4.846      DSP48_X2Y13   mult5/out_tmp_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         7.000       4.846      DSP48_X3Y14   mult2/out_tmp_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         7.000       4.846      DSP48_X2Y10   mult4/out_tmp_reg__0/CLK
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X92Y28  ARead00/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X92Y28  ARead00/out_reg[10]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X90Y29  ARead00/out_reg[11]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X92Y28  ARead00/out_reg[12]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X93Y29  ARead00/out_reg[13]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X90Y28  ARead00/out_reg[14]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X90Y28  ARead00/out_reg[15]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X93Y29  ARead00/out_reg[16]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X91Y24  ARead00/out_reg[17]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X90Y26  ARead00/out_reg[18]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X92Y28  ARead00/out_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X92Y28  ARead00/out_reg[10]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X90Y29  ARead00/out_reg[11]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X92Y28  ARead00/out_reg[12]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X93Y29  ARead00/out_reg[13]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X90Y28  ARead00/out_reg[14]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X90Y28  ARead00/out_reg[15]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X93Y29  ARead00/out_reg[16]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X91Y24  ARead00/out_reg[17]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X90Y26  ARead00/out_reg[18]/C



