#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Wed Sep 24 19:43:34 2025
# Process ID: 275830
# Current directory: /mnt/vault1/mfaroo19/reduction_tree/dot_product/vivado_runs/M10_W6_N8
# Command line: vivado -mode batch -source /mnt/vault1/mfaroo19/reduction_tree/dot_product/vivado_runs/M10_W6_N8/run.tcl
# Log file: /mnt/vault1/mfaroo19/reduction_tree/dot_product/vivado_runs/M10_W6_N8/vivado.log
# Journal file: /mnt/vault1/mfaroo19/reduction_tree/dot_product/vivado_runs/M10_W6_N8/vivado.jou
# Running On: en4228283l, OS: Linux, CPU Frequency: 3699.867 MHz, CPU Physical cores: 32, Host memory: 269992 MB
#-----------------------------------------------------------
source /mnt/vault1/mfaroo19/reduction_tree/dot_product/vivado_runs/M10_W6_N8/run.tcl
# read_verilog -sv /mnt/vault1/mfaroo19/reduction_tree/dot_product/vivado_runs/M10_W6_N8/design.sv
# read_xdc /mnt/vault1/mfaroo19/reduction_tree/dot_product/vivado_runs/M10_W6_N8/design.xdc
# synth_design -top dotprod -part xczu7ev-ffvc1156-2-i
Command: synth_design -top dotprod -part xczu7ev-ffvc1156-2-i
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 275897
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3039.074 ; gain = 241.801 ; free physical = 36776 ; free virtual = 210501
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.577; parent = 2372.354; children = 254.224
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4012.145; parent = 3039.078; children = 973.066
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'dotprod' [/mnt/vault1/mfaroo19/reduction_tree/dot_product/vivado_runs/M10_W6_N8/design.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'dotprod' (0#1) [/mnt/vault1/mfaroo19/reduction_tree/dot_product/vivado_runs/M10_W6_N8/design.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3105.043 ; gain = 307.770 ; free physical = 36703 ; free virtual = 210429
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.577; parent = 2372.354; children = 254.224
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4078.113; parent = 3105.047; children = 973.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3122.855 ; gain = 325.582 ; free physical = 36696 ; free virtual = 210422
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.577; parent = 2372.354; children = 254.224
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4095.926; parent = 3122.859; children = 973.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3122.855 ; gain = 325.582 ; free physical = 36682 ; free virtual = 210408
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.577; parent = 2372.354; children = 254.224
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4095.926; parent = 3122.859; children = 973.066
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3122.855 ; gain = 0.000 ; free physical = 36707 ; free virtual = 210433
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/vivado_runs/M10_W6_N8/design.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/vivado_runs/M10_W6_N8/design.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3293.574 ; gain = 0.000 ; free physical = 36752 ; free virtual = 210478
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3293.574 ; gain = 0.000 ; free physical = 36752 ; free virtual = 210478
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3293.574 ; gain = 496.301 ; free physical = 36737 ; free virtual = 210463
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.577; parent = 2372.354; children = 254.224
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4234.629; parent = 3261.562; children = 973.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3293.574 ; gain = 496.301 ; free physical = 36736 ; free virtual = 210462
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.577; parent = 2372.354; children = 254.224
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4234.629; parent = 3261.562; children = 973.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3293.574 ; gain = 496.301 ; free physical = 36737 ; free virtual = 210462
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.577; parent = 2372.354; children = 254.224
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4234.629; parent = 3261.562; children = 973.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3293.574 ; gain = 496.301 ; free physical = 36731 ; free virtual = 210458
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.577; parent = 2372.354; children = 254.224
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4234.629; parent = 3261.562; children = 973.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   18 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 4     
	               15 Bit    Registers := 7     
	                1 Bit    Registers := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 3293.574 ; gain = 496.301 ; free physical = 36739 ; free virtual = 210469
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.577; parent = 2372.354; children = 254.224
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4234.629; parent = 3261.562; children = 973.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 3678.949 ; gain = 881.676 ; free physical = 36373 ; free virtual = 210104
Synthesis current peak Physical Memory [PSS] (MB): peak = 3216.574; parent = 2962.386; children = 254.224
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4652.020; parent = 3678.953; children = 973.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 3679.949 ; gain = 882.676 ; free physical = 36393 ; free virtual = 210123
Synthesis current peak Physical Memory [PSS] (MB): peak = 3217.700; parent = 2963.508; children = 254.224
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4653.020; parent = 3679.953; children = 973.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 3706.988 ; gain = 909.715 ; free physical = 36383 ; free virtual = 210113
Synthesis current peak Physical Memory [PSS] (MB): peak = 3224.013; parent = 2969.820; children = 254.224
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4680.059; parent = 3706.992; children = 973.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 3715.895 ; gain = 918.621 ; free physical = 36385 ; free virtual = 210115
Synthesis current peak Physical Memory [PSS] (MB): peak = 3224.603; parent = 2970.410; children = 254.224
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4688.965; parent = 3715.898; children = 973.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 3715.895 ; gain = 918.621 ; free physical = 36385 ; free virtual = 210115
Synthesis current peak Physical Memory [PSS] (MB): peak = 3224.603; parent = 2970.410; children = 254.224
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4688.965; parent = 3715.898; children = 973.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 3715.895 ; gain = 918.621 ; free physical = 36385 ; free virtual = 210116
Synthesis current peak Physical Memory [PSS] (MB): peak = 3224.649; parent = 2970.457; children = 254.224
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4688.965; parent = 3715.898; children = 973.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 3715.895 ; gain = 918.621 ; free physical = 36385 ; free virtual = 210116
Synthesis current peak Physical Memory [PSS] (MB): peak = 3224.712; parent = 2970.520; children = 254.224
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4688.965; parent = 3715.898; children = 973.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 3715.895 ; gain = 918.621 ; free physical = 36382 ; free virtual = 210113
Synthesis current peak Physical Memory [PSS] (MB): peak = 3224.712; parent = 2970.520; children = 254.224
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4688.965; parent = 3715.898; children = 973.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 3715.895 ; gain = 918.621 ; free physical = 36382 ; free virtual = 210112
Synthesis current peak Physical Memory [PSS] (MB): peak = 3224.728; parent = 2970.535; children = 254.224
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4688.965; parent = 3715.898; children = 973.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY8 |    60|
|3     |LUT2   |   271|
|4     |LUT3   |    20|
|5     |LUT4   |   110|
|6     |LUT5   |   130|
|7     |LUT6   |   220|
|8     |FDRE   |   176|
|9     |IBUF   |   143|
|10    |OBUF   |    19|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 3715.895 ; gain = 918.621 ; free physical = 36382 ; free virtual = 210112
Synthesis current peak Physical Memory [PSS] (MB): peak = 3224.743; parent = 2970.551; children = 254.224
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4688.965; parent = 3715.898; children = 973.066
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 3715.895 ; gain = 747.902 ; free physical = 36386 ; free virtual = 210116
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 3715.902 ; gain = 918.621 ; free physical = 36386 ; free virtual = 210116
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3729.832 ; gain = 0.000 ; free physical = 36465 ; free virtual = 210196
INFO: [Netlist 29-17] Analyzing 204 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'dotprod' is not ideal for floorplanning, since the cellview 'dotprod' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/vivado_runs/M10_W6_N8/design.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/vivado_runs/M10_W6_N8/design.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3793.469 ; gain = 0.000 ; free physical = 36433 ; free virtual = 210163
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 144 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 143 instances

Synth Design complete, checksum: 1be7a3a6
INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:39 . Memory (MB): peak = 3793.469 ; gain = 2088.984 ; free physical = 36460 ; free virtual = 210190
# report_utilization -file /mnt/vault1/mfaroo19/reduction_tree/dot_product/vivado_runs/M10_W6_N8/util.rpt
# report_timing_summary -file /mnt/vault1/mfaroo19/reduction_tree/dot_product/vivado_runs/M10_W6_N8/timing.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 4563.473 ; gain = 770.004 ; free physical = 36029 ; free virtual = 209759
# exit
INFO: [Common 17-206] Exiting Vivado at Wed Sep 24 19:44:33 2025...
