#Build: Fabric Compiler 2022.2-SP1-Lite, Build 132640, Aug 18 15:12 2023
#Install: E:\pango\PDS_2022.2-SP1-Lite\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.22631
#Hostname: YLJ
Generated by Fabric Compiler (version 2022.2-SP1-Lite build 132640) at Sat Oct 26 22:01:00 2024
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/pnr/example_design} C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_fifo_clr_v1_0.vp
I: Verilog-0001: Analyzing file C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_fifo_clr_v1_0.vp
I: Verilog-0002: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_fifo_clr_v1_0.vp(line number: 192)] Analyzing module ipml_hsst_fifo_clr_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/pnr/example_design} C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_fifo_clr_v1_0.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/pnr/example_design} C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_lane_powerup_v1_0.vp
I: Verilog-0001: Analyzing file C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_lane_powerup_v1_0.vp
I: Verilog-0002: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_lane_powerup_v1_0.vp(line number: 340)] Analyzing module ipml_hsst_lane_powerup_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/pnr/example_design} C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_lane_powerup_v1_0.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/pnr/example_design} C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_pll_rst_fsm_v1_0.vp
I: Verilog-0001: Analyzing file C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_pll_rst_fsm_v1_0.vp
I: Verilog-0002: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_pll_rst_fsm_v1_0.vp(line number: 142)] Analyzing module ipml_hsst_pll_rst_fsm_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/pnr/example_design} C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_pll_rst_fsm_v1_0.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/pnr/example_design} C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_rst_debounce_v1_0.vp
I: Verilog-0001: Analyzing file C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_rst_debounce_v1_0.vp
I: Verilog-0002: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_rst_debounce_v1_0.vp(line number: 100)] Analyzing module ipml_hsst_rst_debounce_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/pnr/example_design} C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_rst_debounce_v1_0.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/pnr/example_design} C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_rst_pll_v1_0.vp
I: Verilog-0001: Analyzing file C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_rst_pll_v1_0.vp
I: Verilog-0002: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_rst_pll_v1_0.vp(line number: 172)] Analyzing module ipml_hsst_rst_pll_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/pnr/example_design} C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_rst_pll_v1_0.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/pnr/example_design} C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_rst_rx_v1_1.vp
I: Verilog-0001: Analyzing file C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_rst_rx_v1_1.vp
I: Verilog-0002: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_rst_rx_v1_1.vp(line number: 609)] Analyzing module ipml_hsst_rst_rx_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/pnr/example_design} C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_rst_rx_v1_1.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/pnr/example_design} C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_rst_sync_v1_0.vp
I: Verilog-0001: Analyzing file C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_rst_sync_v1_0.vp
I: Verilog-0002: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_rst_sync_v1_0.vp(line number: 80)] Analyzing module ipml_hsst_rst_sync_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/pnr/example_design} C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_rst_sync_v1_0.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/pnr/example_design} C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_rst_tx_v1_0.vp
I: Verilog-0001: Analyzing file C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_rst_tx_v1_0.vp
I: Verilog-0002: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_rst_tx_v1_0.vp(line number: 603)] Analyzing module ipml_hsst_rst_tx_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/pnr/example_design} C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_rst_tx_v1_0.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/pnr/example_design} C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_rst_v1_1.vp
I: Verilog-0001: Analyzing file C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_rst_v1_1.vp
I: Verilog-0002: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_rst_v1_1.vp(line number: 849)] Analyzing module ipml_hsst_rst_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/pnr/example_design} C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_rst_v1_1.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/pnr/example_design} C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_rst_wtchdg_v1_0.vp
I: Verilog-0001: Analyzing file C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_rst_wtchdg_v1_0.vp
I: Verilog-0002: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_rst_wtchdg_v1_0.vp(line number: 111)] Analyzing module ipml_hsst_rst_wtchdg_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/pnr/example_design} C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_rst_wtchdg_v1_0.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/pnr/example_design} C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_rxlane_rst_fsm_v1_1.vp
I: Verilog-0001: Analyzing file C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_rxlane_rst_fsm_v1_1.vp
I: Verilog-0002: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_rxlane_rst_fsm_v1_1.vp(line number: 396)] Analyzing module ipml_hsst_rxlane_rst_fsm_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/pnr/example_design} C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_rxlane_rst_fsm_v1_1.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/pnr/example_design} C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_txlane_rst_fsm_v1_0.vp
I: Verilog-0001: Analyzing file C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_txlane_rst_fsm_v1_0.vp
I: Verilog-0002: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_txlane_rst_fsm_v1_0.vp(line number: 311)] Analyzing module ipml_hsst_txlane_rst_fsm_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/pnr/example_design} C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_txlane_rst_fsm_v1_0.vp successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/pnr/example_design} C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_hsst_test_wrapper_v1_4.v
I: Verilog-0001: Analyzing file C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_hsst_test_wrapper_v1_4.v
I: Verilog-0002: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_hsst_test_wrapper_v1_4.v(line number: 18)] Analyzing module ipml_hsst_hsst_test_wrapper_v1_4 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/pnr/example_design} C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_hsst_test_wrapper_v1_4.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/pnr/example_design} C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/example_design/rtl/hsst_test_dut_top.v
I: Verilog-0001: Analyzing file C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/example_design/rtl/hsst_test_dut_top.v
I: Verilog-0002: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/example_design/rtl/hsst_test_dut_top.v(line number: 20)] Analyzing module hsst_test_dut_top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/pnr/example_design} C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/example_design/rtl/hsst_test_dut_top.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/pnr/example_design} C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/example_design/rtl/hsst_test_src.v
I: Verilog-0001: Analyzing file C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/example_design/rtl/hsst_test_src.v
I: Verilog-0002: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/example_design/rtl/hsst_test_src.v(line number: 18)] Analyzing module hsst_test_src (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/pnr/example_design} C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/example_design/rtl/hsst_test_src.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/pnr/example_design} C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/example_design/rtl/hsst_test_chk.v
I: Verilog-0001: Analyzing file C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/example_design/rtl/hsst_test_chk.v
I: Verilog-0002: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/example_design/rtl/hsst_test_chk.v(line number: 18)] Analyzing module hsst_test_chk (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/pnr/example_design} C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/example_design/rtl/hsst_test_chk.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/pnr/example_design} C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/hsst_test.v
I: Verilog-0001: Analyzing file C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/hsst_test.v
I: Verilog-0002: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/hsst_test.v(line number: 19)] Analyzing module hsst_test (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/pnr/example_design} C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/hsst_test.v successfully.
I: Module "hsst_test_dut_top" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 4.090s wall, 0.062s user + 0.000s system = 0.062s CPU (1.5%)

Start rtl-elaborate.
I: Verilog-0003: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/example_design/rtl/hsst_test_dut_top.v(line number: 20)] Elaborating module hsst_test_dut_top
I: Verilog-0004: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/example_design/rtl/hsst_test_dut_top.v(line number: 396)] Elaborating instance U_INST
I: Verilog-0003: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/hsst_test.v(line number: 19)] Elaborating module hsst_test
I: Verilog-0004: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/hsst_test.v(line number: 489)] Elaborating instance U_IPML_HSST_RST
I: Verilog-0003: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_rst_v1_1.vp(line number: 849)] Elaborating module ipml_hsst_rst_v1_1
I: Module instance {hsst_test_dut_top/U_INST/U_IPML_HSST_RST} parameter value:
    INNER_RST_EN = TRUE
    FREE_CLOCK_FREQ = 50.000000
    CH0_TX_ENABLE = FALSE
    CH1_TX_ENABLE = FALSE
    CH2_TX_ENABLE = TRUE
    CH3_TX_ENABLE = TRUE
    CH0_RX_ENABLE = FALSE
    CH1_RX_ENABLE = FALSE
    CH2_RX_ENABLE = TRUE
    CH3_RX_ENABLE = TRUE
    CH0_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    CH1_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    CH2_MULT_LANE_MODE = 32'b00000000000000000000000000000010
    CH3_MULT_LANE_MODE = 32'b00000000000000000000000000000010
    CH0_RXPCS_ALIGN_TIMER = 32'b00000000000000001111111111111111
    CH1_RXPCS_ALIGN_TIMER = 32'b00000000000000001111111111111111
    CH2_RXPCS_ALIGN_TIMER = 32'b00000000000000000111111111111111
    CH3_RXPCS_ALIGN_TIMER = 32'b00000000000000000111111111111111
    PCS_CH0_BYPASS_WORD_ALIGN = TRUE
    PCS_CH1_BYPASS_WORD_ALIGN = TRUE
    PCS_CH2_BYPASS_WORD_ALIGN = FALSE
    PCS_CH3_BYPASS_WORD_ALIGN = FALSE
    PCS_CH0_BYPASS_BONDING = TRUE
    PCS_CH1_BYPASS_BONDING = TRUE
    PCS_CH2_BYPASS_BONDING = TRUE
    PCS_CH3_BYPASS_BONDING = TRUE
    PCS_CH0_BYPASS_CTC = TRUE
    PCS_CH1_BYPASS_CTC = TRUE
    PCS_CH2_BYPASS_CTC = FALSE
    PCS_CH3_BYPASS_CTC = FALSE
    P_LX_TX_CKDIV_0 = 32'b00000000000000000000000000000001
    P_LX_TX_CKDIV_1 = 32'b00000000000000000000000000000001
    P_LX_TX_CKDIV_2 = 32'b00000000000000000000000000000001
    P_LX_TX_CKDIV_3 = 32'b00000000000000000000000000000001
    LX_RX_CKDIV_0 = 32'b00000000000000000000000000000001
    LX_RX_CKDIV_1 = 32'b00000000000000000000000000000001
    LX_RX_CKDIV_2 = 32'b00000000000000000000000000000001
    LX_RX_CKDIV_3 = 32'b00000000000000000000000000000001
    CH0_TX_PLL_SEL = 32'b00000000000000000000000000000000
    CH1_TX_PLL_SEL = 32'b00000000000000000000000000000000
    CH2_TX_PLL_SEL = 32'b00000000000000000000000000000000
    CH3_TX_PLL_SEL = 32'b00000000000000000000000000000000
    CH0_RX_PLL_SEL = 32'b00000000000000000000000000000000
    CH1_RX_PLL_SEL = 32'b00000000000000000000000000000000
    CH2_RX_PLL_SEL = 32'b00000000000000000000000000000000
    CH3_RX_PLL_SEL = 32'b00000000000000000000000000000000
    PLL_NUBER = 32'b00000000000000000000000000000001
    PCS_TX_CLK_EXPLL_USE_CH0 = FALSE
    PCS_TX_CLK_EXPLL_USE_CH1 = FALSE
    PCS_TX_CLK_EXPLL_USE_CH2 = FALSE
    PCS_TX_CLK_EXPLL_USE_CH3 = FALSE
    PCS_RX_CLK_EXPLL_USE_CH0 = FALSE
    PCS_RX_CLK_EXPLL_USE_CH1 = FALSE
    PCS_RX_CLK_EXPLL_USE_CH2 = FALSE
    PCS_RX_CLK_EXPLL_USE_CH3 = FALSE
I: Verilog-0004: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_rst_v1_1.vp(line number: 1154)] Elaborating instance ipml_hsst_rst_pll
I: Verilog-0003: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_rst_pll_v1_0.vp(line number: 172)] Elaborating module ipml_hsst_rst_pll_v1_0
I: Module instance {hsst_test_dut_top/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll} parameter value:
    FREE_CLOCK_FREQ = 50.000000
    PLL_NUBER = 32'b00000000000000000000000000000001
I: Verilog-0004: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_rst_pll_v1_0.vp(line number: 214)] Elaborating instance pll0_rstn_sync
I: Verilog-0003: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_rst_sync_v1_0.vp(line number: 80)] Elaborating module ipml_hsst_rst_sync_v1_0
I: Verilog-0004: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_rst_pll_v1_0.vp(line number: 215)] Elaborating instance pll0_lock_sync
I: Verilog-0003: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_rst_sync_v1_0.vp(line number: 80)] Elaborating module ipml_hsst_rst_sync_v1_0
I: Verilog-0004: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_rst_pll_v1_0.vp(line number: 219)] Elaborating instance pll0_lock_deb
I: Verilog-0003: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_rst_debounce_v1_0.vp(line number: 100)] Elaborating module ipml_hsst_rst_debounce_v1_0
I: Module instance {hsst_test_dut_top/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_deb} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000001100
    RISE_CNTR_VALUE = 32'b00000000000000000000100000000000
    ACTIVE_HIGH = 1'b0
I: Verilog-0004: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_rst_pll_v1_0.vp(line number: 222)] Elaborating instance pll0_lock_wtchdg
I: Verilog-0003: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_rst_wtchdg_v1_0.vp(line number: 111)] Elaborating module ipml_hsst_rst_wtchdg_v1_0
I: Module instance {hsst_test_dut_top/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg} parameter value:
    ACTIVE_HIGH = 32'b00000000000000000000000000000000
    WTCHDG_CNTR1_WIDTH = 32'b00000000000000000000000000001010
    WTCHDG_CNTR2_WIDTH = 32'b00000000000000000000000000001010
I: Verilog-0004: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_rst_pll_v1_0.vp(line number: 229)] Elaborating instance pll_rst_fsm_0
I: Verilog-0003: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_pll_rst_fsm_v1_0.vp(line number: 142)] Elaborating module ipml_hsst_pll_rst_fsm_v1_0
W: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_pll_rst_fsm_v1_0.vp(line number: 160)] Rounding real from 4000.000000 to 4000.
W: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_pll_rst_fsm_v1_0.vp(line number: 161)] Rounding real from 4100.000000 to 4100.
I: Module instance {hsst_test_dut_top/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0} parameter value:
    FREE_CLOCK_FREQ = 50.000000
I: Verilog-0004: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_rst_v1_1.vp(line number: 1194)] Elaborating instance ipml_hsst_lane_powerup
I: Verilog-0003: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_lane_powerup_v1_0.vp(line number: 340)] Elaborating module ipml_hsst_lane_powerup_v1_0
W: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_lane_powerup_v1_0.vp(line number: 385)] Rounding real from 4000.000000 to 4000.
W: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_lane_powerup_v1_0.vp(line number: 386)] Rounding real from 4100.000000 to 4100.
I: Module instance {hsst_test_dut_top/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup} parameter value:
    FREE_CLOCK_FREQ = 50.000000
    CH0_TX_ENABLE = FALSE
    CH1_TX_ENABLE = FALSE
    CH2_TX_ENABLE = TRUE
    CH3_TX_ENABLE = TRUE
    CH0_RX_ENABLE = FALSE
    CH1_RX_ENABLE = FALSE
    CH2_RX_ENABLE = TRUE
    CH3_RX_ENABLE = TRUE
    CH0_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    CH1_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    CH2_MULT_LANE_MODE = 32'b00000000000000000000000000000010
    CH3_MULT_LANE_MODE = 32'b00000000000000000000000000000010
    CH0_TX_PLL_SEL = 32'b00000000000000000000000000000000
    CH1_TX_PLL_SEL = 32'b00000000000000000000000000000000
    CH2_TX_PLL_SEL = 32'b00000000000000000000000000000000
    CH3_TX_PLL_SEL = 32'b00000000000000000000000000000000
    CH0_RX_PLL_SEL = 32'b00000000000000000000000000000000
    CH1_RX_PLL_SEL = 32'b00000000000000000000000000000000
    CH2_RX_PLL_SEL = 32'b00000000000000000000000000000000
    CH3_RX_PLL_SEL = 32'b00000000000000000000000000000000
I: Verilog-0004: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_lane_powerup_v1_0.vp(line number: 523)] Elaborating instance lane_pd_n_2_sync
I: Verilog-0003: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_rst_sync_v1_0.vp(line number: 80)] Elaborating module ipml_hsst_rst_sync_v1_0
I: Verilog-0004: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_rst_v1_1.vp(line number: 1234)] Elaborating instance ipml_hsst_rst_tx
I: Verilog-0003: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_rst_tx_v1_0.vp(line number: 603)] Elaborating module ipml_hsst_rst_tx_v1_0
I: Module instance {hsst_test_dut_top/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx} parameter value:
    FREE_CLOCK_FREQ = 50.000000
    CH0_TX_ENABLE = FALSE
    CH1_TX_ENABLE = FALSE
    CH2_TX_ENABLE = TRUE
    CH3_TX_ENABLE = TRUE
    CH0_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    CH1_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    CH2_MULT_LANE_MODE = 32'b00000000000000000000000000000010
    CH3_MULT_LANE_MODE = 32'b00000000000000000000000000000010
    P_LX_TX_CKDIV_0 = 32'b00000000000000000000000000000001
    P_LX_TX_CKDIV_1 = 32'b00000000000000000000000000000001
    P_LX_TX_CKDIV_2 = 32'b00000000000000000000000000000001
    P_LX_TX_CKDIV_3 = 32'b00000000000000000000000000000001
    CH0_TX_PLL_SEL = 32'b00000000000000000000000000000000
    CH1_TX_PLL_SEL = 32'b00000000000000000000000000000000
    CH2_TX_PLL_SEL = 32'b00000000000000000000000000000000
    CH3_TX_PLL_SEL = 32'b00000000000000000000000000000000
    PCS_TX_CLK_EXPLL_USE_CH0 = FALSE
    PCS_TX_CLK_EXPLL_USE_CH1 = FALSE
    PCS_TX_CLK_EXPLL_USE_CH2 = FALSE
    PCS_TX_CLK_EXPLL_USE_CH3 = FALSE
I: Verilog-0004: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_rst_tx_v1_0.vp(line number: 760)] Elaborating instance txlane_rstn_sync
I: Verilog-0003: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_rst_sync_v1_0.vp(line number: 80)] Elaborating module ipml_hsst_rst_sync_v1_0
I: Verilog-0004: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_rst_tx_v1_0.vp(line number: 761)] Elaborating instance i_pll_lock_rstn_sync
I: Verilog-0003: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_rst_sync_v1_0.vp(line number: 80)] Elaborating module ipml_hsst_rst_sync_v1_0
I: Verilog-0004: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_rst_tx_v1_0.vp(line number: 763)] Elaborating instance pll_lock_deb
I: Verilog-0003: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_rst_debounce_v1_0.vp(line number: 100)] Elaborating module ipml_hsst_rst_debounce_v1_0
I: Module instance {hsst_test_dut_top/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/SYNC_TXLANE[0].pll_lock_deb} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000001100
    RISE_CNTR_VALUE = 32'b00000000000000000000100000000000
    ACTIVE_HIGH = 1'b0
I: Verilog-0004: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_rst_tx_v1_0.vp(line number: 760)] Elaborating instance txlane_rstn_sync
I: Verilog-0003: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_rst_sync_v1_0.vp(line number: 80)] Elaborating module ipml_hsst_rst_sync_v1_0
I: Verilog-0004: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_rst_tx_v1_0.vp(line number: 761)] Elaborating instance i_pll_lock_rstn_sync
I: Verilog-0003: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_rst_sync_v1_0.vp(line number: 80)] Elaborating module ipml_hsst_rst_sync_v1_0
I: Verilog-0004: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_rst_tx_v1_0.vp(line number: 763)] Elaborating instance pll_lock_deb
I: Verilog-0003: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_rst_debounce_v1_0.vp(line number: 100)] Elaborating module ipml_hsst_rst_debounce_v1_0
I: Module instance {hsst_test_dut_top/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/SYNC_TXLANE[1].pll_lock_deb} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000001100
    RISE_CNTR_VALUE = 32'b00000000000000000000100000000000
    ACTIVE_HIGH = 1'b0
I: Verilog-0004: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_rst_tx_v1_0.vp(line number: 760)] Elaborating instance txlane_rstn_sync
I: Verilog-0003: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_rst_sync_v1_0.vp(line number: 80)] Elaborating module ipml_hsst_rst_sync_v1_0
I: Verilog-0004: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_rst_tx_v1_0.vp(line number: 761)] Elaborating instance i_pll_lock_rstn_sync
I: Verilog-0003: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_rst_sync_v1_0.vp(line number: 80)] Elaborating module ipml_hsst_rst_sync_v1_0
I: Verilog-0004: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_rst_tx_v1_0.vp(line number: 763)] Elaborating instance pll_lock_deb
I: Verilog-0003: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_rst_debounce_v1_0.vp(line number: 100)] Elaborating module ipml_hsst_rst_debounce_v1_0
I: Module instance {hsst_test_dut_top/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/SYNC_TXLANE[2].pll_lock_deb} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000001100
    RISE_CNTR_VALUE = 32'b00000000000000000000100000000000
    ACTIVE_HIGH = 1'b0
I: Verilog-0004: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_rst_tx_v1_0.vp(line number: 760)] Elaborating instance txlane_rstn_sync
I: Verilog-0003: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_rst_sync_v1_0.vp(line number: 80)] Elaborating module ipml_hsst_rst_sync_v1_0
I: Verilog-0004: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_rst_tx_v1_0.vp(line number: 761)] Elaborating instance i_pll_lock_rstn_sync
I: Verilog-0003: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_rst_sync_v1_0.vp(line number: 80)] Elaborating module ipml_hsst_rst_sync_v1_0
I: Verilog-0004: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_rst_tx_v1_0.vp(line number: 763)] Elaborating instance pll_lock_deb
I: Verilog-0003: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_rst_debounce_v1_0.vp(line number: 100)] Elaborating module ipml_hsst_rst_debounce_v1_0
I: Module instance {hsst_test_dut_top/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/SYNC_TXLANE[3].pll_lock_deb} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000001100
    RISE_CNTR_VALUE = 32'b00000000000000000000100000000000
    ACTIVE_HIGH = 1'b0
I: Verilog-0004: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_rst_tx_v1_0.vp(line number: 852)] Elaborating instance txlane_rst_fsm2
I: Verilog-0003: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_txlane_rst_fsm_v1_0.vp(line number: 311)] Elaborating module ipml_hsst_txlane_rst_fsm_v1_0
W: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_txlane_rst_fsm_v1_0.vp(line number: 344)] Rounding real from 4100.000000 to 4100.
W: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_txlane_rst_fsm_v1_0.vp(line number: 345)] Rounding real from 4000.000000 to 4000.
W: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_txlane_rst_fsm_v1_0.vp(line number: 347)] Rounding real from 50.000000 to 50.
W: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_txlane_rst_fsm_v1_0.vp(line number: 350)] Rounding real from 50.000000 to 50.
W: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_txlane_rst_fsm_v1_0.vp(line number: 351)] Rounding real from 60.000000 to 60.
W: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_txlane_rst_fsm_v1_0.vp(line number: 352)] Rounding real from 110.000000 to 110.
W: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_txlane_rst_fsm_v1_0.vp(line number: 354)] Rounding real from 10.000000 to 10.
W: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_txlane_rst_fsm_v1_0.vp(line number: 355)] Rounding real from 50.000000 to 50.
W: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_txlane_rst_fsm_v1_0.vp(line number: 356)] Rounding real from 55.000000 to 55.
W: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_txlane_rst_fsm_v1_0.vp(line number: 357)] Rounding real from 60.000000 to 60.
W: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_txlane_rst_fsm_v1_0.vp(line number: 358)] Rounding real from 65.000000 to 65.
W: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_txlane_rst_fsm_v1_0.vp(line number: 359)] Rounding real from 110.000000 to 110.
I: Module instance {hsst_test_dut_top/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2} parameter value:
    LANE_BONDING = 32'b00000000000000000000000000000010
    FREE_CLOCK_FREQ = 50.000000
    P_LX_TX_CKDIV = 32'b00000000000000000000000000000001
    PCS_TX_CLK_EXPLL_USE_CH = FALSE
I: Verilog-0004: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_rst_v1_1.vp(line number: 1328)] Elaborating instance ipml_hsst_rst_rx
I: Verilog-0003: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_rst_rx_v1_1.vp(line number: 609)] Elaborating module ipml_hsst_rst_rx_v1_1
I: Module instance {hsst_test_dut_top/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx} parameter value:
    FREE_CLOCK_FREQ = 50.000000
    CH0_RX_ENABLE = FALSE
    CH1_RX_ENABLE = FALSE
    CH2_RX_ENABLE = TRUE
    CH3_RX_ENABLE = TRUE
    CH0_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    CH1_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    CH2_MULT_LANE_MODE = 32'b00000000000000000000000000000010
    CH3_MULT_LANE_MODE = 32'b00000000000000000000000000000010
    CH0_RXPCS_ALIGN_TIMER = 32'b00000000000000001111111111111111
    CH1_RXPCS_ALIGN_TIMER = 32'b00000000000000001111111111111111
    CH2_RXPCS_ALIGN_TIMER = 32'b00000000000000000111111111111111
    CH3_RXPCS_ALIGN_TIMER = 32'b00000000000000000111111111111111
    PCS_CH0_BYPASS_WORD_ALIGN = TRUE
    PCS_CH1_BYPASS_WORD_ALIGN = TRUE
    PCS_CH2_BYPASS_WORD_ALIGN = FALSE
    PCS_CH3_BYPASS_WORD_ALIGN = FALSE
    PCS_CH0_BYPASS_BONDING = TRUE
    PCS_CH1_BYPASS_BONDING = TRUE
    PCS_CH2_BYPASS_BONDING = TRUE
    PCS_CH3_BYPASS_BONDING = TRUE
    PCS_CH0_BYPASS_CTC = TRUE
    PCS_CH1_BYPASS_CTC = TRUE
    PCS_CH2_BYPASS_CTC = FALSE
    PCS_CH3_BYPASS_CTC = FALSE
    LX_RX_CKDIV_0 = 32'b00000000000000000000000000000001
    LX_RX_CKDIV_1 = 32'b00000000000000000000000000000001
    LX_RX_CKDIV_2 = 32'b00000000000000000000000000000001
    LX_RX_CKDIV_3 = 32'b00000000000000000000000000000001
    CH0_RX_PLL_SEL = 32'b00000000000000000000000000000000
    CH1_RX_PLL_SEL = 32'b00000000000000000000000000000000
    CH2_RX_PLL_SEL = 32'b00000000000000000000000000000000
    CH3_RX_PLL_SEL = 32'b00000000000000000000000000000000
    PCS_RX_CLK_EXPLL_USE_CH0 = FALSE
    PCS_RX_CLK_EXPLL_USE_CH1 = FALSE
    PCS_RX_CLK_EXPLL_USE_CH2 = FALSE
    PCS_RX_CLK_EXPLL_USE_CH3 = FALSE
I: Verilog-0004: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_rst_rx_v1_1.vp(line number: 851)] Elaborating instance rxlane_rstn_sync
I: Verilog-0003: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_rst_sync_v1_0.vp(line number: 80)] Elaborating module ipml_hsst_rst_sync_v1_0
I: Verilog-0004: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_rst_rx_v1_1.vp(line number: 854)] Elaborating instance i_pll_lock_sync
I: Verilog-0003: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_rst_sync_v1_0.vp(line number: 80)] Elaborating module ipml_hsst_rst_sync_v1_0
I: Verilog-0004: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_rst_rx_v1_1.vp(line number: 855)] Elaborating instance sigdet_sync
I: Verilog-0003: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_rst_sync_v1_0.vp(line number: 80)] Elaborating module ipml_hsst_rst_sync_v1_0
I: Verilog-0004: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_rst_rx_v1_1.vp(line number: 856)] Elaborating instance cdr_align_sync
I: Verilog-0003: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_rst_sync_v1_0.vp(line number: 80)] Elaborating module ipml_hsst_rst_sync_v1_0
I: Verilog-0004: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_rst_rx_v1_1.vp(line number: 857)] Elaborating instance word_align_sync
I: Verilog-0003: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_rst_sync_v1_0.vp(line number: 80)] Elaborating module ipml_hsst_rst_sync_v1_0
I: Verilog-0004: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_rst_rx_v1_1.vp(line number: 858)] Elaborating instance bonding_sync
I: Verilog-0003: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_rst_sync_v1_0.vp(line number: 80)] Elaborating module ipml_hsst_rst_sync_v1_0
I: Verilog-0004: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_rst_rx_v1_1.vp(line number: 862)] Elaborating instance sigdet_deb
I: Verilog-0003: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_rst_debounce_v1_0.vp(line number: 100)] Elaborating module ipml_hsst_rst_debounce_v1_0
I: Module instance {hsst_test_dut_top/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[0].sigdet_deb} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000001100
    RISE_CNTR_VALUE = 32'b00000000000000000000000000000100
    ACTIVE_HIGH = 1'b0
I: Verilog-0004: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_rst_rx_v1_1.vp(line number: 865)] Elaborating instance cdr_align_deb
I: Verilog-0003: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_rst_debounce_v1_0.vp(line number: 100)] Elaborating module ipml_hsst_rst_debounce_v1_0
I: Module instance {hsst_test_dut_top/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[0].cdr_align_deb} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000001100
    RISE_CNTR_VALUE = 32'b00000000000000000000100000000000
    ACTIVE_HIGH = 1'b0
I: Verilog-0004: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_rst_rx_v1_1.vp(line number: 868)] Elaborating instance i_pll_lock_deb
I: Verilog-0003: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_rst_debounce_v1_0.vp(line number: 100)] Elaborating module ipml_hsst_rst_debounce_v1_0
I: Module instance {hsst_test_dut_top/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[0].i_pll_lock_deb} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000001100
    RISE_CNTR_VALUE = 32'b00000000000000000000100000000000
    ACTIVE_HIGH = 1'b0
I: Verilog-0004: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_rst_rx_v1_1.vp(line number: 851)] Elaborating instance rxlane_rstn_sync
I: Verilog-0003: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_rst_sync_v1_0.vp(line number: 80)] Elaborating module ipml_hsst_rst_sync_v1_0
I: Verilog-0004: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_rst_rx_v1_1.vp(line number: 854)] Elaborating instance i_pll_lock_sync
I: Verilog-0003: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_rst_sync_v1_0.vp(line number: 80)] Elaborating module ipml_hsst_rst_sync_v1_0
I: Verilog-0004: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_rst_rx_v1_1.vp(line number: 855)] Elaborating instance sigdet_sync
I: Verilog-0003: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_rst_sync_v1_0.vp(line number: 80)] Elaborating module ipml_hsst_rst_sync_v1_0
I: Verilog-0004: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_rst_rx_v1_1.vp(line number: 856)] Elaborating instance cdr_align_sync
I: Verilog-0003: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_rst_sync_v1_0.vp(line number: 80)] Elaborating module ipml_hsst_rst_sync_v1_0
I: Verilog-0004: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_rst_rx_v1_1.vp(line number: 857)] Elaborating instance word_align_sync
I: Verilog-0003: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_rst_sync_v1_0.vp(line number: 80)] Elaborating module ipml_hsst_rst_sync_v1_0
I: Verilog-0004: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_rst_rx_v1_1.vp(line number: 858)] Elaborating instance bonding_sync
I: Verilog-0003: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_rst_sync_v1_0.vp(line number: 80)] Elaborating module ipml_hsst_rst_sync_v1_0
I: Verilog-0004: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_rst_rx_v1_1.vp(line number: 862)] Elaborating instance sigdet_deb
I: Verilog-0003: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_rst_debounce_v1_0.vp(line number: 100)] Elaborating module ipml_hsst_rst_debounce_v1_0
I: Module instance {hsst_test_dut_top/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[1].sigdet_deb} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000001100
    RISE_CNTR_VALUE = 32'b00000000000000000000000000000100
    ACTIVE_HIGH = 1'b0
I: Verilog-0004: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_rst_rx_v1_1.vp(line number: 865)] Elaborating instance cdr_align_deb
I: Verilog-0003: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_rst_debounce_v1_0.vp(line number: 100)] Elaborating module ipml_hsst_rst_debounce_v1_0
I: Module instance {hsst_test_dut_top/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[1].cdr_align_deb} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000001100
    RISE_CNTR_VALUE = 32'b00000000000000000000100000000000
    ACTIVE_HIGH = 1'b0
I: Verilog-0004: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_rst_rx_v1_1.vp(line number: 868)] Elaborating instance i_pll_lock_deb
I: Verilog-0003: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_rst_debounce_v1_0.vp(line number: 100)] Elaborating module ipml_hsst_rst_debounce_v1_0
I: Module instance {hsst_test_dut_top/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[1].i_pll_lock_deb} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000001100
    RISE_CNTR_VALUE = 32'b00000000000000000000100000000000
    ACTIVE_HIGH = 1'b0
I: Verilog-0004: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_rst_rx_v1_1.vp(line number: 851)] Elaborating instance rxlane_rstn_sync
I: Verilog-0003: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_rst_sync_v1_0.vp(line number: 80)] Elaborating module ipml_hsst_rst_sync_v1_0
I: Verilog-0004: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_rst_rx_v1_1.vp(line number: 854)] Elaborating instance i_pll_lock_sync
I: Verilog-0003: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_rst_sync_v1_0.vp(line number: 80)] Elaborating module ipml_hsst_rst_sync_v1_0
I: Verilog-0004: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_rst_rx_v1_1.vp(line number: 855)] Elaborating instance sigdet_sync
I: Verilog-0003: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_rst_sync_v1_0.vp(line number: 80)] Elaborating module ipml_hsst_rst_sync_v1_0
I: Verilog-0004: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_rst_rx_v1_1.vp(line number: 856)] Elaborating instance cdr_align_sync
I: Verilog-0003: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_rst_sync_v1_0.vp(line number: 80)] Elaborating module ipml_hsst_rst_sync_v1_0
I: Verilog-0004: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_rst_rx_v1_1.vp(line number: 857)] Elaborating instance word_align_sync
I: Verilog-0003: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_rst_sync_v1_0.vp(line number: 80)] Elaborating module ipml_hsst_rst_sync_v1_0
I: Verilog-0004: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_rst_rx_v1_1.vp(line number: 858)] Elaborating instance bonding_sync
I: Verilog-0003: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_rst_sync_v1_0.vp(line number: 80)] Elaborating module ipml_hsst_rst_sync_v1_0
I: Verilog-0004: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_rst_rx_v1_1.vp(line number: 862)] Elaborating instance sigdet_deb
I: Verilog-0003: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_rst_debounce_v1_0.vp(line number: 100)] Elaborating module ipml_hsst_rst_debounce_v1_0
I: Module instance {hsst_test_dut_top/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].sigdet_deb} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000001100
    RISE_CNTR_VALUE = 32'b00000000000000000000000000000100
    ACTIVE_HIGH = 1'b0
I: Verilog-0004: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_rst_rx_v1_1.vp(line number: 865)] Elaborating instance cdr_align_deb
I: Verilog-0003: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_rst_debounce_v1_0.vp(line number: 100)] Elaborating module ipml_hsst_rst_debounce_v1_0
I: Module instance {hsst_test_dut_top/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].cdr_align_deb} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000001100
    RISE_CNTR_VALUE = 32'b00000000000000000000100000000000
    ACTIVE_HIGH = 1'b0
I: Verilog-0004: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_rst_rx_v1_1.vp(line number: 868)] Elaborating instance i_pll_lock_deb
I: Verilog-0003: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_rst_debounce_v1_0.vp(line number: 100)] Elaborating module ipml_hsst_rst_debounce_v1_0
I: Module instance {hsst_test_dut_top/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].i_pll_lock_deb} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000001100
    RISE_CNTR_VALUE = 32'b00000000000000000000100000000000
    ACTIVE_HIGH = 1'b0
I: Verilog-0004: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_rst_rx_v1_1.vp(line number: 851)] Elaborating instance rxlane_rstn_sync
I: Verilog-0003: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_rst_sync_v1_0.vp(line number: 80)] Elaborating module ipml_hsst_rst_sync_v1_0
I: Verilog-0004: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_rst_rx_v1_1.vp(line number: 854)] Elaborating instance i_pll_lock_sync
I: Verilog-0003: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_rst_sync_v1_0.vp(line number: 80)] Elaborating module ipml_hsst_rst_sync_v1_0
I: Verilog-0004: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_rst_rx_v1_1.vp(line number: 855)] Elaborating instance sigdet_sync
I: Verilog-0003: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_rst_sync_v1_0.vp(line number: 80)] Elaborating module ipml_hsst_rst_sync_v1_0
I: Verilog-0004: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_rst_rx_v1_1.vp(line number: 856)] Elaborating instance cdr_align_sync
I: Verilog-0003: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_rst_sync_v1_0.vp(line number: 80)] Elaborating module ipml_hsst_rst_sync_v1_0
I: Verilog-0004: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_rst_rx_v1_1.vp(line number: 857)] Elaborating instance word_align_sync
I: Verilog-0003: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_rst_sync_v1_0.vp(line number: 80)] Elaborating module ipml_hsst_rst_sync_v1_0
I: Verilog-0004: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_rst_rx_v1_1.vp(line number: 858)] Elaborating instance bonding_sync
I: Verilog-0003: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_rst_sync_v1_0.vp(line number: 80)] Elaborating module ipml_hsst_rst_sync_v1_0
I: Verilog-0004: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_rst_rx_v1_1.vp(line number: 862)] Elaborating instance sigdet_deb
I: Verilog-0003: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_rst_debounce_v1_0.vp(line number: 100)] Elaborating module ipml_hsst_rst_debounce_v1_0
I: Module instance {hsst_test_dut_top/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].sigdet_deb} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000001100
    RISE_CNTR_VALUE = 32'b00000000000000000000000000000100
    ACTIVE_HIGH = 1'b0
I: Verilog-0004: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_rst_rx_v1_1.vp(line number: 865)] Elaborating instance cdr_align_deb
I: Verilog-0003: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_rst_debounce_v1_0.vp(line number: 100)] Elaborating module ipml_hsst_rst_debounce_v1_0
I: Module instance {hsst_test_dut_top/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].cdr_align_deb} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000001100
    RISE_CNTR_VALUE = 32'b00000000000000000000100000000000
    ACTIVE_HIGH = 1'b0
I: Verilog-0004: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_rst_rx_v1_1.vp(line number: 868)] Elaborating instance i_pll_lock_deb
I: Verilog-0003: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_rst_debounce_v1_0.vp(line number: 100)] Elaborating module ipml_hsst_rst_debounce_v1_0
I: Module instance {hsst_test_dut_top/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].i_pll_lock_deb} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000001100
    RISE_CNTR_VALUE = 32'b00000000000000000000100000000000
    ACTIVE_HIGH = 1'b0
I: Verilog-0004: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_rst_rx_v1_1.vp(line number: 980)] Elaborating instance rxlane_fsm2
I: Verilog-0003: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_rxlane_rst_fsm_v1_1.vp(line number: 396)] Elaborating module ipml_hsst_rxlane_rst_fsm_v1_1
W: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_rxlane_rst_fsm_v1_1.vp(line number: 434)] Rounding real from 4000.000000 to 4000.
W: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_rxlane_rst_fsm_v1_1.vp(line number: 435)] Rounding real from 1000.000000 to 1000.
W: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_rxlane_rst_fsm_v1_1.vp(line number: 437)] Rounding real from 13248.000000 to 13248.
W: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_rxlane_rst_fsm_v1_1.vp(line number: 438)] Rounding real from 100.000000 to 100.
W: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_rxlane_rst_fsm_v1_1.vp(line number: 441)] Rounding real from 5.000000 to 5.
W: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_rxlane_rst_fsm_v1_1.vp(line number: 442)] Rounding real from 10.000000 to 10.
I: Module instance {hsst_test_dut_top/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2} parameter value:
    FREE_CLOCK_FREQ = 50.000000
    CH_MULT_LANE_MODE = 32'b00000000000000000000000000000010
    CH_RXPCS_ALIGN_TIMER = 32'b00000000000000000111111111111111
    CH_BYPASS_WORD_ALIGN = FALSE
    CH_BYPASS_BONDING = TRUE
    CH_BYPASS_CTC = FALSE
    LX_RX_CKDIV = 32'b00000000000000000000000000000001
    PCS_RX_CLK_EXPLL_USE = FALSE
I: Verilog-0004: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_rst_rx_v1_1.vp(line number: 1025)] Elaborating instance rxlane_fsm3
I: Verilog-0003: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_rxlane_rst_fsm_v1_1.vp(line number: 396)] Elaborating module ipml_hsst_rxlane_rst_fsm_v1_1
W: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_rxlane_rst_fsm_v1_1.vp(line number: 434)] Rounding real from 4000.000000 to 4000.
W: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_rxlane_rst_fsm_v1_1.vp(line number: 435)] Rounding real from 1000.000000 to 1000.
W: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_rxlane_rst_fsm_v1_1.vp(line number: 437)] Rounding real from 13248.000000 to 13248.
W: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_rxlane_rst_fsm_v1_1.vp(line number: 438)] Rounding real from 100.000000 to 100.
W: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_rxlane_rst_fsm_v1_1.vp(line number: 441)] Rounding real from 5.000000 to 5.
W: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_rxlane_rst_fsm_v1_1.vp(line number: 442)] Rounding real from 10.000000 to 10.
I: Module instance {hsst_test_dut_top/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3} parameter value:
    FREE_CLOCK_FREQ = 50.000000
    CH_MULT_LANE_MODE = 32'b00000000000000000000000000000010
    CH_RXPCS_ALIGN_TIMER = 32'b00000000000000000111111111111111
    CH_BYPASS_WORD_ALIGN = FALSE
    CH_BYPASS_BONDING = TRUE
    CH_BYPASS_CTC = FALSE
    LX_RX_CKDIV = 32'b00000000000000000000000000000001
    PCS_RX_CLK_EXPLL_USE = FALSE
I: Verilog-0004: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_rst_rx_v1_1.vp(line number: 1073)] Elaborating instance fifo_clr
I: Verilog-0003: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_fifo_clr_v1_0.vp(line number: 192)] Elaborating module ipml_hsst_fifo_clr_v1_0
I: Module instance {hsst_test_dut_top/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/fifo_clr} parameter value:
    CH0_RX_ENABLE = FALSE
    CH1_RX_ENABLE = FALSE
    CH2_RX_ENABLE = TRUE
    CH3_RX_ENABLE = TRUE
    CH0_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    CH1_MULT_LANE_MODE = 32'b00000000000000000000000000000001
    CH2_MULT_LANE_MODE = 32'b00000000000000000000000000000010
    CH3_MULT_LANE_MODE = 32'b00000000000000000000000000000010
    PCS_CH0_BYPASS_BONDING = TRUE
    PCS_CH1_BYPASS_BONDING = TRUE
    PCS_CH2_BYPASS_BONDING = TRUE
    PCS_CH3_BYPASS_BONDING = TRUE
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Verilog-2021: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_rst_rx_v1_1.vp(line number: 781)] Net fifoclr_sig_0 in ipml_hsst_rst_rx_v1_1(original module ipml_hsst_rst_rx_v1_1) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_rst_rx_v1_1.vp(line number: 782)] Net fifoclr_sig_1 in ipml_hsst_rst_rx_v1_1(original module ipml_hsst_rst_rx_v1_1) does not have a driver, tie it to 0
I: Verilog-0004: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/hsst_test.v(line number: 705)] Elaborating instance U_GTP_HSST_WRAPPER
I: Verilog-0003: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_hsst_test_wrapper_v1_4.v(line number: 18)] Elaborating module ipml_hsst_hsst_test_wrapper_v1_4
I: Verilog-0004: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_hsst_test_wrapper_v1_4.v(line number: 2065)] Elaborating instance U_GTP_HSST
W: Verilog-2023: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/hsst_test.v(line number: 705)] Give initial value 0 for the no drive pin P_REFCLKP_1 in module instance hsst_test_dut_top/U_INST.U_GTP_HSST_WRAPPER
W: Verilog-2023: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/hsst_test.v(line number: 705)] Give initial value 0 for the no drive pin P_REFCLKN_1 in module instance hsst_test_dut_top/U_INST.U_GTP_HSST_WRAPPER
W: Verilog-2023: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/hsst_test.v(line number: 705)] Give initial value 0 for the no drive pin P_RX_SDP0 in module instance hsst_test_dut_top/U_INST.U_GTP_HSST_WRAPPER
W: Verilog-2023: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/hsst_test.v(line number: 705)] Give initial value 0 for the no drive pin P_RX_SDN0 in module instance hsst_test_dut_top/U_INST.U_GTP_HSST_WRAPPER
W: Verilog-2023: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/hsst_test.v(line number: 705)] Give initial value 0 for the no drive pin P_RX_SDP1 in module instance hsst_test_dut_top/U_INST.U_GTP_HSST_WRAPPER
W: Verilog-2023: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/hsst_test.v(line number: 705)] Give initial value 0 for the no drive pin P_RX_SDN1 in module instance hsst_test_dut_top/U_INST.U_GTP_HSST_WRAPPER
I: Verilog-0004: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/example_design/rtl/hsst_test_dut_top.v(line number: 530)] Elaborating instance U_INST_SRC
I: Verilog-0003: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/example_design/rtl/hsst_test_src.v(line number: 18)] Elaborating module hsst_test_src
I: Module instance {hsst_test_dut_top/U_INST_SRC} parameter value:
    TD_8BIT_ONLY_0 = FALSE
    TD_10BIT_ONLY_0 = FALSE
    TD_8B10B_8BIT_0 = FALSE
    TD_16BIT_ONLY_0 = FALSE
    TD_20BIT_ONLY_0 = FALSE
    TD_8B10B_16BIT_0 = FALSE
    TD_32BIT_ONLY_0 = FALSE
    TD_40BIT_ONLY_0 = FALSE
    TD_8B10B_32BIT_0 = FALSE
    TD_64B66B_16BIT_0 = FALSE
    TD_64B66B_32BIT_0 = FALSE
    TD_64B67B_16BIT_0 = FALSE
    TD_64B67B_32BIT_0 = FALSE
    TD_8BIT_ONLY_1 = FALSE
    TD_10BIT_ONLY_1 = FALSE
    TD_8B10B_8BIT_1 = FALSE
    TD_16BIT_ONLY_1 = FALSE
    TD_20BIT_ONLY_1 = FALSE
    TD_8B10B_16BIT_1 = FALSE
    TD_32BIT_ONLY_1 = FALSE
    TD_40BIT_ONLY_1 = FALSE
    TD_8B10B_32BIT_1 = FALSE
    TD_64B66B_16BIT_1 = FALSE
    TD_64B66B_32BIT_1 = FALSE
    TD_64B67B_16BIT_1 = FALSE
    TD_64B67B_32BIT_1 = FALSE
    TD_8BIT_ONLY_2 = FALSE
    TD_10BIT_ONLY_2 = FALSE
    TD_8B10B_8BIT_2 = FALSE
    TD_16BIT_ONLY_2 = FALSE
    TD_20BIT_ONLY_2 = FALSE
    TD_8B10B_16BIT_2 = FALSE
    TD_32BIT_ONLY_2 = FALSE
    TD_40BIT_ONLY_2 = FALSE
    TD_8B10B_32BIT_2 = TRUE
    TD_64B66B_16BIT_2 = FALSE
    TD_64B66B_32BIT_2 = FALSE
    TD_64B67B_16BIT_2 = FALSE
    TD_64B67B_32BIT_2 = FALSE
    TD_8BIT_ONLY_3 = FALSE
    TD_10BIT_ONLY_3 = FALSE
    TD_8B10B_8BIT_3 = FALSE
    TD_16BIT_ONLY_3 = FALSE
    TD_20BIT_ONLY_3 = FALSE
    TD_8B10B_16BIT_3 = FALSE
    TD_32BIT_ONLY_3 = FALSE
    TD_40BIT_ONLY_3 = FALSE
    TD_8B10B_32BIT_3 = TRUE
    TD_64B66B_16BIT_3 = FALSE
    TD_64B66B_32BIT_3 = FALSE
    TD_64B67B_16BIT_3 = FALSE
    TD_64B67B_32BIT_3 = FALSE
I: Verilog-0004: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/example_design/rtl/hsst_test_dut_top.v(line number: 612)] Elaborating instance chk_rstn_sync0
I: Verilog-0003: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_rst_sync_v1_0.vp(line number: 80)] Elaborating module ipml_hsst_rst_sync_v1_0
I: Verilog-0004: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/example_design/rtl/hsst_test_dut_top.v(line number: 613)] Elaborating instance chk_rstn_sync1
I: Verilog-0003: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_rst_sync_v1_0.vp(line number: 80)] Elaborating module ipml_hsst_rst_sync_v1_0
I: Verilog-0004: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/example_design/rtl/hsst_test_dut_top.v(line number: 614)] Elaborating instance chk_rstn_sync2
I: Verilog-0003: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_rst_sync_v1_0.vp(line number: 80)] Elaborating module ipml_hsst_rst_sync_v1_0
I: Verilog-0004: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/example_design/rtl/hsst_test_dut_top.v(line number: 615)] Elaborating instance chk_rstn_sync3
I: Verilog-0003: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/rtl/ipml_hsst_rst/ipml_hsst_rst_sync_v1_0.vp(line number: 80)] Elaborating module ipml_hsst_rst_sync_v1_0
I: Verilog-0004: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/example_design/rtl/hsst_test_dut_top.v(line number: 670)] Elaborating instance U_INST_CHK
I: Verilog-0003: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/example_design/rtl/hsst_test_chk.v(line number: 18)] Elaborating module hsst_test_chk
I: Module instance {hsst_test_dut_top/U_INST_CHK} parameter value:
    RD_8BIT_ONLY_0 = FALSE
    RD_10BIT_ONLY_0 = FALSE
    RD_8B10B_8BIT_0 = FALSE
    RD_16BIT_ONLY_0 = FALSE
    RD_20BIT_ONLY_0 = FALSE
    RD_8B10B_16BIT_0 = FALSE
    RD_32BIT_ONLY_0 = FALSE
    RD_40BIT_ONLY_0 = FALSE
    RD_8B10B_32BIT_0 = FALSE
    RD_64B66B_16BIT_0 = FALSE
    RD_64B66B_32BIT_0 = FALSE
    RD_64B67B_16BIT_0 = FALSE
    RD_64B67B_32BIT_0 = FALSE
    RD_8BIT_ONLY_1 = FALSE
    RD_10BIT_ONLY_1 = FALSE
    RD_8B10B_8BIT_1 = FALSE
    RD_16BIT_ONLY_1 = FALSE
    RD_20BIT_ONLY_1 = FALSE
    RD_8B10B_16BIT_1 = FALSE
    RD_32BIT_ONLY_1 = FALSE
    RD_40BIT_ONLY_1 = FALSE
    RD_8B10B_32BIT_1 = FALSE
    RD_64B66B_16BIT_1 = FALSE
    RD_64B66B_32BIT_1 = FALSE
    RD_64B67B_16BIT_1 = FALSE
    RD_64B67B_32BIT_1 = FALSE
    RD_8BIT_ONLY_2 = FALSE
    RD_10BIT_ONLY_2 = FALSE
    RD_8B10B_8BIT_2 = FALSE
    RD_16BIT_ONLY_2 = FALSE
    RD_20BIT_ONLY_2 = FALSE
    RD_8B10B_16BIT_2 = FALSE
    RD_32BIT_ONLY_2 = FALSE
    RD_40BIT_ONLY_2 = FALSE
    RD_8B10B_32BIT_2 = TRUE
    RD_64B66B_16BIT_2 = FALSE
    RD_64B66B_32BIT_2 = FALSE
    RD_64B67B_16BIT_2 = FALSE
    RD_64B67B_32BIT_2 = FALSE
    RD_8BIT_ONLY_3 = FALSE
    RD_10BIT_ONLY_3 = FALSE
    RD_8B10B_8BIT_3 = FALSE
    RD_16BIT_ONLY_3 = FALSE
    RD_20BIT_ONLY_3 = FALSE
    RD_8B10B_16BIT_3 = FALSE
    RD_32BIT_ONLY_3 = FALSE
    RD_40BIT_ONLY_3 = FALSE
    RD_8B10B_32BIT_3 = TRUE
    RD_64B66B_16BIT_3 = FALSE
    RD_64B66B_32BIT_3 = FALSE
    RD_64B67B_16BIT_3 = FALSE
    RD_64B67B_32BIT_3 = FALSE
W: Verilog-2036: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/example_design/rtl/hsst_test_dut_top.v(line number: 530)] Net i_src_clk0 connected to input port of module instance hsst_test_dut_top.U_INST_SRC has no driver, tie it to 0
W: Verilog-2036: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/example_design/rtl/hsst_test_dut_top.v(line number: 530)] Net i_src_clk1 connected to input port of module instance hsst_test_dut_top.U_INST_SRC has no driver, tie it to 0
W: Verilog-2036: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/example_design/rtl/hsst_test_dut_top.v(line number: 612)] Net i_chk_clk0 connected to input port of module instance hsst_test_dut_top.chk_rstn_sync0 has no driver, tie it to 0
W: Verilog-2036: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/example_design/rtl/hsst_test_dut_top.v(line number: 613)] Net i_chk_clk1 connected to input port of module instance hsst_test_dut_top.chk_rstn_sync1 has no driver, tie it to 0
W: Verilog-2036: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/example_design/rtl/hsst_test_dut_top.v(line number: 670)] Net i_rxstatus_0 connected to input port of module instance hsst_test_dut_top.U_INST_CHK has no driver, tie it to 0
W: Verilog-2036: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/example_design/rtl/hsst_test_dut_top.v(line number: 670)] Net i_rxd_0 connected to input port of module instance hsst_test_dut_top.U_INST_CHK has no driver, tie it to 0
W: Verilog-2036: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/example_design/rtl/hsst_test_dut_top.v(line number: 670)] Net i_rdisper_0 connected to input port of module instance hsst_test_dut_top.U_INST_CHK has no driver, tie it to 0
W: Verilog-2036: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/example_design/rtl/hsst_test_dut_top.v(line number: 670)] Net i_rdecer_0 connected to input port of module instance hsst_test_dut_top.U_INST_CHK has no driver, tie it to 0
W: Verilog-2036: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/example_design/rtl/hsst_test_dut_top.v(line number: 670)] Net i_rxk_0 connected to input port of module instance hsst_test_dut_top.U_INST_CHK has no driver, tie it to 0
W: Verilog-2036: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/example_design/rtl/hsst_test_dut_top.v(line number: 670)] Net i_rxh_0 connected to input port of module instance hsst_test_dut_top.U_INST_CHK has no driver, tie it to 0
W: Verilog-2036: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/example_design/rtl/hsst_test_dut_top.v(line number: 670)] Net i_rxq_start_0 connected to input port of module instance hsst_test_dut_top.U_INST_CHK has no driver, tie it to 0
W: Verilog-2036: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/example_design/rtl/hsst_test_dut_top.v(line number: 670)] Net i_rxh_vld_0 connected to input port of module instance hsst_test_dut_top.U_INST_CHK has no driver, tie it to 0
W: Verilog-2036: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/example_design/rtl/hsst_test_dut_top.v(line number: 670)] Net i_rxd_vld_0 connected to input port of module instance hsst_test_dut_top.U_INST_CHK has no driver, tie it to 0
W: Verilog-2036: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/example_design/rtl/hsst_test_dut_top.v(line number: 670)] Net i_rxstatus_1 connected to input port of module instance hsst_test_dut_top.U_INST_CHK has no driver, tie it to 0
W: Verilog-2036: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/example_design/rtl/hsst_test_dut_top.v(line number: 670)] Net i_rxd_1 connected to input port of module instance hsst_test_dut_top.U_INST_CHK has no driver, tie it to 0
W: Verilog-2036: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/example_design/rtl/hsst_test_dut_top.v(line number: 670)] Net i_rdisper_1 connected to input port of module instance hsst_test_dut_top.U_INST_CHK has no driver, tie it to 0
W: Verilog-2036: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/example_design/rtl/hsst_test_dut_top.v(line number: 670)] Net i_rdecer_1 connected to input port of module instance hsst_test_dut_top.U_INST_CHK has no driver, tie it to 0
W: Verilog-2036: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/example_design/rtl/hsst_test_dut_top.v(line number: 670)] Net i_rxk_1 connected to input port of module instance hsst_test_dut_top.U_INST_CHK has no driver, tie it to 0
W: Verilog-2036: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/example_design/rtl/hsst_test_dut_top.v(line number: 670)] Net i_rxh_1 connected to input port of module instance hsst_test_dut_top.U_INST_CHK has no driver, tie it to 0
W: Verilog-2036: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/example_design/rtl/hsst_test_dut_top.v(line number: 670)] Net i_rxq_start_1 connected to input port of module instance hsst_test_dut_top.U_INST_CHK has no driver, tie it to 0
W: Verilog-2036: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/example_design/rtl/hsst_test_dut_top.v(line number: 670)] Net i_rxh_vld_1 connected to input port of module instance hsst_test_dut_top.U_INST_CHK has no driver, tie it to 0
W: Verilog-2036: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/example_design/rtl/hsst_test_dut_top.v(line number: 670)] Net i_rxd_vld_1 connected to input port of module instance hsst_test_dut_top.U_INST_CHK has no driver, tie it to 0
W: Verilog-2020: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/example_design/rtl/hsst_test_dut_top.v(line number: 379)] Net o_rxd_2[32] in hsst_test_dut_top(original module hsst_test_dut_top) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/example_design/rtl/hsst_test_dut_top.v(line number: 379)] Net o_rxd_2[33] in hsst_test_dut_top(original module hsst_test_dut_top) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/example_design/rtl/hsst_test_dut_top.v(line number: 379)] Net o_rxd_2[34] in hsst_test_dut_top(original module hsst_test_dut_top) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/example_design/rtl/hsst_test_dut_top.v(line number: 379)] Net o_rxd_2[35] in hsst_test_dut_top(original module hsst_test_dut_top) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/example_design/rtl/hsst_test_dut_top.v(line number: 379)] Net o_rxd_2[36] in hsst_test_dut_top(original module hsst_test_dut_top) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/example_design/rtl/hsst_test_dut_top.v(line number: 379)] Net o_rxd_2[37] in hsst_test_dut_top(original module hsst_test_dut_top) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/example_design/rtl/hsst_test_dut_top.v(line number: 379)] Net o_rxd_2[38] in hsst_test_dut_top(original module hsst_test_dut_top) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/example_design/rtl/hsst_test_dut_top.v(line number: 379)] Net o_rxd_2[39] in hsst_test_dut_top(original module hsst_test_dut_top) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/example_design/rtl/hsst_test_dut_top.v(line number: 385)] Net o_rxd_3[32] in hsst_test_dut_top(original module hsst_test_dut_top) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/example_design/rtl/hsst_test_dut_top.v(line number: 385)] Net o_rxd_3[33] in hsst_test_dut_top(original module hsst_test_dut_top) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/example_design/rtl/hsst_test_dut_top.v(line number: 385)] Net o_rxd_3[34] in hsst_test_dut_top(original module hsst_test_dut_top) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/example_design/rtl/hsst_test_dut_top.v(line number: 385)] Net o_rxd_3[35] in hsst_test_dut_top(original module hsst_test_dut_top) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/example_design/rtl/hsst_test_dut_top.v(line number: 385)] Net o_rxd_3[36] in hsst_test_dut_top(original module hsst_test_dut_top) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/example_design/rtl/hsst_test_dut_top.v(line number: 385)] Net o_rxd_3[37] in hsst_test_dut_top(original module hsst_test_dut_top) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/example_design/rtl/hsst_test_dut_top.v(line number: 385)] Net o_rxd_3[38] in hsst_test_dut_top(original module hsst_test_dut_top) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/example_design/rtl/hsst_test_dut_top.v(line number: 385)] Net o_rxd_3[39] in hsst_test_dut_top(original module hsst_test_dut_top) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/example_design/rtl/hsst_test_dut_top.v(line number: 589)] Net i_rxd_2[32] in hsst_test_dut_top(original module hsst_test_dut_top) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/example_design/rtl/hsst_test_dut_top.v(line number: 589)] Net i_rxd_2[33] in hsst_test_dut_top(original module hsst_test_dut_top) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/example_design/rtl/hsst_test_dut_top.v(line number: 589)] Net i_rxd_2[34] in hsst_test_dut_top(original module hsst_test_dut_top) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/example_design/rtl/hsst_test_dut_top.v(line number: 589)] Net i_rxd_2[35] in hsst_test_dut_top(original module hsst_test_dut_top) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/example_design/rtl/hsst_test_dut_top.v(line number: 589)] Net i_rxd_2[36] in hsst_test_dut_top(original module hsst_test_dut_top) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/example_design/rtl/hsst_test_dut_top.v(line number: 589)] Net i_rxd_2[37] in hsst_test_dut_top(original module hsst_test_dut_top) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/example_design/rtl/hsst_test_dut_top.v(line number: 589)] Net i_rxd_2[38] in hsst_test_dut_top(original module hsst_test_dut_top) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/example_design/rtl/hsst_test_dut_top.v(line number: 589)] Net i_rxd_2[39] in hsst_test_dut_top(original module hsst_test_dut_top) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/example_design/rtl/hsst_test_dut_top.v(line number: 598)] Net i_rxd_3[32] in hsst_test_dut_top(original module hsst_test_dut_top) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/example_design/rtl/hsst_test_dut_top.v(line number: 598)] Net i_rxd_3[33] in hsst_test_dut_top(original module hsst_test_dut_top) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/example_design/rtl/hsst_test_dut_top.v(line number: 598)] Net i_rxd_3[34] in hsst_test_dut_top(original module hsst_test_dut_top) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/example_design/rtl/hsst_test_dut_top.v(line number: 598)] Net i_rxd_3[35] in hsst_test_dut_top(original module hsst_test_dut_top) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/example_design/rtl/hsst_test_dut_top.v(line number: 598)] Net i_rxd_3[36] in hsst_test_dut_top(original module hsst_test_dut_top) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/example_design/rtl/hsst_test_dut_top.v(line number: 598)] Net i_rxd_3[37] in hsst_test_dut_top(original module hsst_test_dut_top) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/example_design/rtl/hsst_test_dut_top.v(line number: 598)] Net i_rxd_3[38] in hsst_test_dut_top(original module hsst_test_dut_top) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/14861/Desktop/ws/ws_now/hsst/hsst_test/ipcore/hsst_test/example_design/rtl/hsst_test_dut_top.v(line number: 598)] Net i_rxd_3[39] in hsst_test_dut_top(original module hsst_test_dut_top) does not have a driver, tie it to 0
Executing : rtl-elaborate successfully. Time elapsed: 0.049s wall, 0.016s user + 0.031s system = 0.047s CPU (95.1%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.031s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-infer.
Start DFF-inference.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.358s wall, 0.219s user + 0.125s system = 0.344s CPU (96.1%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.005s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.035s wall, 0.062s user + 0.000s system = 0.062s CPU (181.1%)

Start FSM inference.
I: FSM rxlane_rst_fsm_fsm[3:0] inferred.
I: FSM pll_fsm_fsm[1:0] inferred.
I: FSM txlane_rst_fsm_fsm[2:0] inferred.
Executing : FSM inference successfully. Time elapsed: 0.028s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N436 (bmsWIDEMUX).
I: Constant propagation done on N360 (bmsREDAND).
I: Constant propagation done on N424 (bmsWIDEMUX).
I: Constant propagation done on N374 (bmsREDAND).
I: Constant propagation done on N427 (bmsWIDEMUX).
I: Constant propagation done on N407 (bmsREDAND).
I: Constant propagation done on N408 (bmsREDAND).
I: Constant propagation done on N409 (bmsREDAND).
I: Constant propagation done on N410 (bmsREDAND).
I: Constant propagation done on N411 (bmsREDAND).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
Executing : sdm2adm successfully. Time elapsed: 0.071s wall, 0.125s user + 0.000s system = 0.125s CPU (177.0%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:8s
Action compile: CPU time elapsed is 0h:0m:3s
Action compile: Process CPU time elapsed is 0h:0m:3s
Current time: Sat Oct 26 22:01:06 2024
Action compile: Peak memory pool usage is 204 MB
