# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Tin_hieu_hinh_sin.srcs/sources_1/new/sine_wave_generator.v" \
"../../../../Tin_hieu_hinh_sin.srcs/sim_1/new/tb_sine_wave_generator.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
