{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 10 23:40:40 2021 " "Info: Processing started: Mon May 10 23:40:40 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off usbconnection -c usbconnection --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off usbconnection -c usbconnection --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "USBcon.bdf" "" { Schematic "D:/lh/大二下/数字系统实验/串口通信/usbconnection/USBcon.bdf" { { 40 16 184 56 "CLK" "" } } } } { "e:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CLK register register usbconnection:inst\|fstate.send_data_host inst4\[7\] 340.02 MHz Internal " "Info: Clock \"CLK\" Internal fmax is restricted to 340.02 MHz between source register \"usbconnection:inst\|fstate.send_data_host\" and destination register \"inst4\[7\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.941 ns " "Info: fmax restricted to clock pin edge rate 2.941 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.604 ns + Longest register register " "Info: + Longest register to register delay is 2.604 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns usbconnection:inst\|fstate.send_data_host 1 REG LCFF_X8_Y2_N17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X8_Y2_N17; Fanout = 2; REG Node = 'usbconnection:inst\|fstate.send_data_host'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { usbconnection:inst|fstate.send_data_host } "NODE_NAME" } } { "usbconnection.vhd" "" { Text "D:/lh/大二下/数字系统实验/串口通信/usbconnection/usbconnection.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.467 ns) + CELL(0.651 ns) 1.118 ns usbconnection:inst\|wr~0 2 COMB LCCOMB_X8_Y2_N10 9 " "Info: 2: + IC(0.467 ns) + CELL(0.651 ns) = 1.118 ns; Loc. = LCCOMB_X8_Y2_N10; Fanout = 9; COMB Node = 'usbconnection:inst\|wr~0'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { usbconnection:inst|fstate.send_data_host usbconnection:inst|wr~0 } "NODE_NAME" } } { "usbconnection.vhd" "" { Text "D:/lh/大二下/数字系统实验/串口通信/usbconnection/usbconnection.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.631 ns) + CELL(0.855 ns) 2.604 ns inst4\[7\] 3 REG LCFF_X7_Y2_N25 1 " "Info: 3: + IC(0.631 ns) + CELL(0.855 ns) = 2.604 ns; Loc. = LCFF_X7_Y2_N25; Fanout = 1; REG Node = 'inst4\[7\]'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.486 ns" { usbconnection:inst|wr~0 inst4[7] } "NODE_NAME" } } { "USBcon.bdf" "" { Schematic "D:/lh/大二下/数字系统实验/串口通信/usbconnection/USBcon.bdf" { { -136 680 744 -56 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.506 ns ( 57.83 % ) " "Info: Total cell delay = 1.506 ns ( 57.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.098 ns ( 42.17 % ) " "Info: Total interconnect delay = 1.098 ns ( 42.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.604 ns" { usbconnection:inst|fstate.send_data_host usbconnection:inst|wr~0 inst4[7] } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "2.604 ns" { usbconnection:inst|fstate.send_data_host {} usbconnection:inst|wr~0 {} inst4[7] {} } { 0.000ns 0.467ns 0.631ns } { 0.000ns 0.651ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.002 ns - Smallest " "Info: - Smallest clock skew is -0.002 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.749 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 2.749 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "USBcon.bdf" "" { Schematic "D:/lh/大二下/数字系统实验/串口通信/usbconnection/USBcon.bdf" { { 40 16 184 56 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns CLK~clkctrl 2 COMB CLKCTRL_G2 22 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 22; COMB Node = 'CLK~clkctrl'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "USBcon.bdf" "" { Schematic "D:/lh/大二下/数字系统实验/串口通信/usbconnection/USBcon.bdf" { { 40 16 184 56 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.840 ns) + CELL(0.666 ns) 2.749 ns inst4\[7\] 3 REG LCFF_X7_Y2_N25 1 " "Info: 3: + IC(0.840 ns) + CELL(0.666 ns) = 2.749 ns; Loc. = LCFF_X7_Y2_N25; Fanout = 1; REG Node = 'inst4\[7\]'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.506 ns" { CLK~clkctrl inst4[7] } "NODE_NAME" } } { "USBcon.bdf" "" { Schematic "D:/lh/大二下/数字系统实验/串口通信/usbconnection/USBcon.bdf" { { -136 680 744 -56 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.24 % ) " "Info: Total cell delay = 1.766 ns ( 64.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.983 ns ( 35.76 % ) " "Info: Total interconnect delay = 0.983 ns ( 35.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.749 ns" { CLK CLK~clkctrl inst4[7] } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "2.749 ns" { CLK {} CLK~combout {} CLK~clkctrl {} inst4[7] {} } { 0.000ns 0.000ns 0.143ns 0.840ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.751 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 2.751 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "USBcon.bdf" "" { Schematic "D:/lh/大二下/数字系统实验/串口通信/usbconnection/USBcon.bdf" { { 40 16 184 56 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns CLK~clkctrl 2 COMB CLKCTRL_G2 22 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 22; COMB Node = 'CLK~clkctrl'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "USBcon.bdf" "" { Schematic "D:/lh/大二下/数字系统实验/串口通信/usbconnection/USBcon.bdf" { { 40 16 184 56 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.842 ns) + CELL(0.666 ns) 2.751 ns usbconnection:inst\|fstate.send_data_host 3 REG LCFF_X8_Y2_N17 2 " "Info: 3: + IC(0.842 ns) + CELL(0.666 ns) = 2.751 ns; Loc. = LCFF_X8_Y2_N17; Fanout = 2; REG Node = 'usbconnection:inst\|fstate.send_data_host'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.508 ns" { CLK~clkctrl usbconnection:inst|fstate.send_data_host } "NODE_NAME" } } { "usbconnection.vhd" "" { Text "D:/lh/大二下/数字系统实验/串口通信/usbconnection/usbconnection.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.19 % ) " "Info: Total cell delay = 1.766 ns ( 64.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.985 ns ( 35.81 % ) " "Info: Total interconnect delay = 0.985 ns ( 35.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.751 ns" { CLK CLK~clkctrl usbconnection:inst|fstate.send_data_host } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "2.751 ns" { CLK {} CLK~combout {} CLK~clkctrl {} usbconnection:inst|fstate.send_data_host {} } { 0.000ns 0.000ns 0.143ns 0.842ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.749 ns" { CLK CLK~clkctrl inst4[7] } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "2.749 ns" { CLK {} CLK~combout {} CLK~clkctrl {} inst4[7] {} } { 0.000ns 0.000ns 0.143ns 0.840ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.751 ns" { CLK CLK~clkctrl usbconnection:inst|fstate.send_data_host } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "2.751 ns" { CLK {} CLK~combout {} CLK~clkctrl {} usbconnection:inst|fstate.send_data_host {} } { 0.000ns 0.000ns 0.143ns 0.842ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "usbconnection.vhd" "" { Text "D:/lh/大二下/数字系统实验/串口通信/usbconnection/usbconnection.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "USBcon.bdf" "" { Schematic "D:/lh/大二下/数字系统实验/串口通信/usbconnection/USBcon.bdf" { { -136 680 744 -56 "inst4" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.604 ns" { usbconnection:inst|fstate.send_data_host usbconnection:inst|wr~0 inst4[7] } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "2.604 ns" { usbconnection:inst|fstate.send_data_host {} usbconnection:inst|wr~0 {} inst4[7] {} } { 0.000ns 0.467ns 0.631ns } { 0.000ns 0.651ns 0.855ns } "" } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.749 ns" { CLK CLK~clkctrl inst4[7] } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "2.749 ns" { CLK {} CLK~combout {} CLK~clkctrl {} inst4[7] {} } { 0.000ns 0.000ns 0.143ns 0.840ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.751 ns" { CLK CLK~clkctrl usbconnection:inst|fstate.send_data_host } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "2.751 ns" { CLK {} CLK~combout {} CLK~clkctrl {} usbconnection:inst|fstate.send_data_host {} } { 0.000ns 0.000ns 0.143ns 0.842ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst4[7] } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { inst4[7] {} } {  } {  } "" } } { "USBcon.bdf" "" { Schematic "D:/lh/大二下/数字系统实验/串口通信/usbconnection/USBcon.bdf" { { -136 680 744 -56 "inst4" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "inst3\[7\] Din\[7\] CLK 5.299 ns register " "Info: tsu for register \"inst3\[7\]\" (data pin = \"Din\[7\]\", clock pin = \"CLK\") is 5.299 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.090 ns + Longest pin register " "Info: + Longest pin to register delay is 8.090 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns Din\[7\] 1 PIN PIN_81 1 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_81; Fanout = 1; PIN Node = 'Din\[7\]'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Din[7] } "NODE_NAME" } } { "USBcon.bdf" "" { Schematic "D:/lh/大二下/数字系统实验/串口通信/usbconnection/USBcon.bdf" { { -120 144 312 -104 "Din\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.685 ns) + CELL(0.460 ns) 8.090 ns inst3\[7\] 2 REG LCFF_X8_Y2_N11 1 " "Info: 2: + IC(6.685 ns) + CELL(0.460 ns) = 8.090 ns; Loc. = LCFF_X8_Y2_N11; Fanout = 1; REG Node = 'inst3\[7\]'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.145 ns" { Din[7] inst3[7] } "NODE_NAME" } } { "USBcon.bdf" "" { Schematic "D:/lh/大二下/数字系统实验/串口通信/usbconnection/USBcon.bdf" { { -136 536 600 -56 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.405 ns ( 17.37 % ) " "Info: Total cell delay = 1.405 ns ( 17.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.685 ns ( 82.63 % ) " "Info: Total interconnect delay = 6.685 ns ( 82.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.090 ns" { Din[7] inst3[7] } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "8.090 ns" { Din[7] {} Din[7]~combout {} inst3[7] {} } { 0.000ns 0.000ns 6.685ns } { 0.000ns 0.945ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "USBcon.bdf" "" { Schematic "D:/lh/大二下/数字系统实验/串口通信/usbconnection/USBcon.bdf" { { -136 536 600 -56 "inst3" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.751 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 2.751 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "USBcon.bdf" "" { Schematic "D:/lh/大二下/数字系统实验/串口通信/usbconnection/USBcon.bdf" { { 40 16 184 56 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns CLK~clkctrl 2 COMB CLKCTRL_G2 22 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 22; COMB Node = 'CLK~clkctrl'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "USBcon.bdf" "" { Schematic "D:/lh/大二下/数字系统实验/串口通信/usbconnection/USBcon.bdf" { { 40 16 184 56 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.842 ns) + CELL(0.666 ns) 2.751 ns inst3\[7\] 3 REG LCFF_X8_Y2_N11 1 " "Info: 3: + IC(0.842 ns) + CELL(0.666 ns) = 2.751 ns; Loc. = LCFF_X8_Y2_N11; Fanout = 1; REG Node = 'inst3\[7\]'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.508 ns" { CLK~clkctrl inst3[7] } "NODE_NAME" } } { "USBcon.bdf" "" { Schematic "D:/lh/大二下/数字系统实验/串口通信/usbconnection/USBcon.bdf" { { -136 536 600 -56 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.19 % ) " "Info: Total cell delay = 1.766 ns ( 64.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.985 ns ( 35.81 % ) " "Info: Total interconnect delay = 0.985 ns ( 35.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.751 ns" { CLK CLK~clkctrl inst3[7] } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "2.751 ns" { CLK {} CLK~combout {} CLK~clkctrl {} inst3[7] {} } { 0.000ns 0.000ns 0.143ns 0.842ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.090 ns" { Din[7] inst3[7] } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "8.090 ns" { Din[7] {} Din[7]~combout {} inst3[7] {} } { 0.000ns 0.000ns 6.685ns } { 0.000ns 0.945ns 0.460ns } "" } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.751 ns" { CLK CLK~clkctrl inst3[7] } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "2.751 ns" { CLK {} CLK~combout {} CLK~clkctrl {} inst3[7] {} } { 0.000ns 0.000ns 0.143ns 0.842ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK nrd usbconnection:inst\|fstate.set_nrd_low 8.692 ns register " "Info: tco from clock \"CLK\" to destination pin \"nrd\" through register \"usbconnection:inst\|fstate.set_nrd_low\" is 8.692 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.751 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 2.751 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "USBcon.bdf" "" { Schematic "D:/lh/大二下/数字系统实验/串口通信/usbconnection/USBcon.bdf" { { 40 16 184 56 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns CLK~clkctrl 2 COMB CLKCTRL_G2 22 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 22; COMB Node = 'CLK~clkctrl'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "USBcon.bdf" "" { Schematic "D:/lh/大二下/数字系统实验/串口通信/usbconnection/USBcon.bdf" { { 40 16 184 56 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.842 ns) + CELL(0.666 ns) 2.751 ns usbconnection:inst\|fstate.set_nrd_low 3 REG LCFF_X8_Y2_N1 2 " "Info: 3: + IC(0.842 ns) + CELL(0.666 ns) = 2.751 ns; Loc. = LCFF_X8_Y2_N1; Fanout = 2; REG Node = 'usbconnection:inst\|fstate.set_nrd_low'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.508 ns" { CLK~clkctrl usbconnection:inst|fstate.set_nrd_low } "NODE_NAME" } } { "usbconnection.vhd" "" { Text "D:/lh/大二下/数字系统实验/串口通信/usbconnection/usbconnection.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.19 % ) " "Info: Total cell delay = 1.766 ns ( 64.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.985 ns ( 35.81 % ) " "Info: Total interconnect delay = 0.985 ns ( 35.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.751 ns" { CLK CLK~clkctrl usbconnection:inst|fstate.set_nrd_low } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "2.751 ns" { CLK {} CLK~combout {} CLK~clkctrl {} usbconnection:inst|fstate.set_nrd_low {} } { 0.000ns 0.000ns 0.143ns 0.842ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "usbconnection.vhd" "" { Text "D:/lh/大二下/数字系统实验/串口通信/usbconnection/usbconnection.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.637 ns + Longest register pin " "Info: + Longest register to pin delay is 5.637 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns usbconnection:inst\|fstate.set_nrd_low 1 REG LCFF_X8_Y2_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X8_Y2_N1; Fanout = 2; REG Node = 'usbconnection:inst\|fstate.set_nrd_low'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { usbconnection:inst|fstate.set_nrd_low } "NODE_NAME" } } { "usbconnection.vhd" "" { Text "D:/lh/大二下/数字系统实验/串口通信/usbconnection/usbconnection.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.451 ns) + CELL(0.624 ns) 1.075 ns usbconnection:inst\|nrd~0 2 COMB LCCOMB_X8_Y2_N12 9 " "Info: 2: + IC(0.451 ns) + CELL(0.624 ns) = 1.075 ns; Loc. = LCCOMB_X8_Y2_N12; Fanout = 9; COMB Node = 'usbconnection:inst\|nrd~0'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { usbconnection:inst|fstate.set_nrd_low usbconnection:inst|nrd~0 } "NODE_NAME" } } { "usbconnection.vhd" "" { Text "D:/lh/大二下/数字系统实验/串口通信/usbconnection/usbconnection.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.332 ns) + CELL(3.230 ns) 5.637 ns nrd 3 PIN PIN_32 0 " "Info: 3: + IC(1.332 ns) + CELL(3.230 ns) = 5.637 ns; Loc. = PIN_32; Fanout = 0; PIN Node = 'nrd'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.562 ns" { usbconnection:inst|nrd~0 nrd } "NODE_NAME" } } { "USBcon.bdf" "" { Schematic "D:/lh/大二下/数字系统实验/串口通信/usbconnection/USBcon.bdf" { { 120 464 640 136 "nrd" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.854 ns ( 68.37 % ) " "Info: Total cell delay = 3.854 ns ( 68.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.783 ns ( 31.63 % ) " "Info: Total interconnect delay = 1.783 ns ( 31.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.637 ns" { usbconnection:inst|fstate.set_nrd_low usbconnection:inst|nrd~0 nrd } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "5.637 ns" { usbconnection:inst|fstate.set_nrd_low {} usbconnection:inst|nrd~0 {} nrd {} } { 0.000ns 0.451ns 1.332ns } { 0.000ns 0.624ns 3.230ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.751 ns" { CLK CLK~clkctrl usbconnection:inst|fstate.set_nrd_low } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "2.751 ns" { CLK {} CLK~combout {} CLK~clkctrl {} usbconnection:inst|fstate.set_nrd_low {} } { 0.000ns 0.000ns 0.143ns 0.842ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.637 ns" { usbconnection:inst|fstate.set_nrd_low usbconnection:inst|nrd~0 nrd } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "5.637 ns" { usbconnection:inst|fstate.set_nrd_low {} usbconnection:inst|nrd~0 {} nrd {} } { 0.000ns 0.451ns 1.332ns } { 0.000ns 0.624ns 3.230ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "inst3\[0\] Din\[0\] CLK -0.366 ns register " "Info: th for register \"inst3\[0\]\" (data pin = \"Din\[0\]\", clock pin = \"CLK\") is -0.366 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.751 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 2.751 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "USBcon.bdf" "" { Schematic "D:/lh/大二下/数字系统实验/串口通信/usbconnection/USBcon.bdf" { { 40 16 184 56 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns CLK~clkctrl 2 COMB CLKCTRL_G2 22 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 22; COMB Node = 'CLK~clkctrl'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "USBcon.bdf" "" { Schematic "D:/lh/大二下/数字系统实验/串口通信/usbconnection/USBcon.bdf" { { 40 16 184 56 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.842 ns) + CELL(0.666 ns) 2.751 ns inst3\[0\] 3 REG LCFF_X8_Y2_N19 1 " "Info: 3: + IC(0.842 ns) + CELL(0.666 ns) = 2.751 ns; Loc. = LCFF_X8_Y2_N19; Fanout = 1; REG Node = 'inst3\[0\]'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.508 ns" { CLK~clkctrl inst3[0] } "NODE_NAME" } } { "USBcon.bdf" "" { Schematic "D:/lh/大二下/数字系统实验/串口通信/usbconnection/USBcon.bdf" { { -136 536 600 -56 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.19 % ) " "Info: Total cell delay = 1.766 ns ( 64.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.985 ns ( 35.81 % ) " "Info: Total interconnect delay = 0.985 ns ( 35.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.751 ns" { CLK CLK~clkctrl inst3[0] } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "2.751 ns" { CLK {} CLK~combout {} CLK~clkctrl {} inst3[0] {} } { 0.000ns 0.000ns 0.143ns 0.842ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "USBcon.bdf" "" { Schematic "D:/lh/大二下/数字系统实验/串口通信/usbconnection/USBcon.bdf" { { -136 536 600 -56 "inst3" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.423 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.423 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns Din\[0\] 1 PIN PIN_90 1 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_90; Fanout = 1; PIN Node = 'Din\[0\]'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Din[0] } "NODE_NAME" } } { "USBcon.bdf" "" { Schematic "D:/lh/大二下/数字系统实验/串口通信/usbconnection/USBcon.bdf" { { -120 144 312 -104 "Din\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.999 ns) + CELL(0.206 ns) 3.315 ns inst3\[0\]~feeder 2 COMB LCCOMB_X8_Y2_N18 1 " "Info: 2: + IC(1.999 ns) + CELL(0.206 ns) = 3.315 ns; Loc. = LCCOMB_X8_Y2_N18; Fanout = 1; COMB Node = 'inst3\[0\]~feeder'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.205 ns" { Din[0] inst3[0]~feeder } "NODE_NAME" } } { "USBcon.bdf" "" { Schematic "D:/lh/大二下/数字系统实验/串口通信/usbconnection/USBcon.bdf" { { -136 536 600 -56 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 3.423 ns inst3\[0\] 3 REG LCFF_X8_Y2_N19 1 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 3.423 ns; Loc. = LCFF_X8_Y2_N19; Fanout = 1; REG Node = 'inst3\[0\]'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { inst3[0]~feeder inst3[0] } "NODE_NAME" } } { "USBcon.bdf" "" { Schematic "D:/lh/大二下/数字系统实验/串口通信/usbconnection/USBcon.bdf" { { -136 536 600 -56 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.424 ns ( 41.60 % ) " "Info: Total cell delay = 1.424 ns ( 41.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.999 ns ( 58.40 % ) " "Info: Total interconnect delay = 1.999 ns ( 58.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.423 ns" { Din[0] inst3[0]~feeder inst3[0] } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "3.423 ns" { Din[0] {} Din[0]~combout {} inst3[0]~feeder {} inst3[0] {} } { 0.000ns 0.000ns 1.999ns 0.000ns } { 0.000ns 1.110ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.751 ns" { CLK CLK~clkctrl inst3[0] } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "2.751 ns" { CLK {} CLK~combout {} CLK~clkctrl {} inst3[0] {} } { 0.000ns 0.000ns 0.143ns 0.842ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.423 ns" { Din[0] inst3[0]~feeder inst3[0] } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "3.423 ns" { Din[0] {} Din[0]~combout {} inst3[0]~feeder {} inst3[0] {} } { 0.000ns 0.000ns 1.999ns 0.000ns } { 0.000ns 1.110ns 0.206ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "189 " "Info: Peak virtual memory: 189 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 10 23:40:40 2021 " "Info: Processing ended: Mon May 10 23:40:40 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
