//
// Generated by LLVM NVPTX Back-End
//

.version 8.4
.target sm_90a
.address_size 64

	// .globl	triton_poi_fused__unsafe_index_add_mul_sub_38 // -- Begin function triton_poi_fused__unsafe_index_add_mul_sub_38
                                        // @triton_poi_fused__unsafe_index_add_mul_sub_38
.visible .entry triton_poi_fused__unsafe_index_add_mul_sub_38(
	.param .u64 .ptr .global .align 1 triton_poi_fused__unsafe_index_add_mul_sub_38_param_0,
	.param .u64 .ptr .global .align 1 triton_poi_fused__unsafe_index_add_mul_sub_38_param_1,
	.param .u64 .ptr .global .align 1 triton_poi_fused__unsafe_index_add_mul_sub_38_param_2,
	.param .u64 .ptr .global .align 1 triton_poi_fused__unsafe_index_add_mul_sub_38_param_3,
	.param .u64 .ptr .global .align 1 triton_poi_fused__unsafe_index_add_mul_sub_38_param_4,
	.param .u64 .ptr .global .align 1 triton_poi_fused__unsafe_index_add_mul_sub_38_param_5,
	.param .u32 triton_poi_fused__unsafe_index_add_mul_sub_38_param_6
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<37>;
	.reg .b32 	%r<81>;
	.reg .f32 	%f<41>;
	.reg .b64 	%rd<197>;
	.loc	1 19 0                          // c4e5zyz2rbvjadzakvc7hsnhcot2llt2xq5xvu72evvovdg6pz43.py:19:0
$L__func_begin0:
	.loc	1 19 0                          // c4e5zyz2rbvjadzakvc7hsnhcot2llt2xq5xvu72evvovdg6pz43.py:19:0

// %bb.0:
	ld.param.u64 	%rd61, [triton_poi_fused__unsafe_index_add_mul_sub_38_param_0];
	ld.param.u64 	%rd62, [triton_poi_fused__unsafe_index_add_mul_sub_38_param_1];
$L__tmp0:
	.loc	1 21 28                         // c4e5zyz2rbvjadzakvc7hsnhcot2llt2xq5xvu72evvovdg6pz43.py:21:28
	// begin inline asm
	mov.u32 %r1, %ctaid.x;
	// end inline asm
	.loc	1 21 33                         // c4e5zyz2rbvjadzakvc7hsnhcot2llt2xq5xvu72evvovdg6pz43.py:21:33
	shl.b32 	%r34, %r1, 10;
	ld.param.u64 	%rd63, [triton_poi_fused__unsafe_index_add_mul_sub_38_param_2];
	ld.param.u64 	%rd64, [triton_poi_fused__unsafe_index_add_mul_sub_38_param_3];
	.loc	1 22 36                         // c4e5zyz2rbvjadzakvc7hsnhcot2llt2xq5xvu72evvovdg6pz43.py:22:36
	mov.u32 	%r35, %tid.x;
	shl.b32 	%r36, %r35, 2;
	ld.param.u64 	%rd65, [triton_poi_fused__unsafe_index_add_mul_sub_38_param_4];
	and.b32  	%r37, %r36, 508;
	ld.param.u64 	%rd66, [triton_poi_fused__unsafe_index_add_mul_sub_38_param_5];
	.loc	1 22 23                         // c4e5zyz2rbvjadzakvc7hsnhcot2llt2xq5xvu72evvovdg6pz43.py:22:23
	or.b32  	%r38, %r34, %r37;
	or.b32  	%r39, %r38, 2;
	or.b32  	%r40, %r38, 512;
	.loc	1 24 21                         // c4e5zyz2rbvjadzakvc7hsnhcot2llt2xq5xvu72evvovdg6pz43.py:24:21
	shr.s32 	%r42, %r38, 31;
	shr.u32 	%r43, %r42, 28;
	add.s32 	%r44, %r38, %r43;
	shr.s32 	%r45, %r44, 4;
	bfe.s32 	%r46, %r1, 21, 1;
	.loc	1 25 19                         // c4e5zyz2rbvjadzakvc7hsnhcot2llt2xq5xvu72evvovdg6pz43.py:25:19
	shr.u32 	%r47, %r46, 28;
	.loc	1 24 21                         // c4e5zyz2rbvjadzakvc7hsnhcot2llt2xq5xvu72evvovdg6pz43.py:24:21
	add.s32 	%r48, %r40, %r47;
	shr.s32 	%r49, %r48, 4;
	.loc	1 24 27                         // c4e5zyz2rbvjadzakvc7hsnhcot2llt2xq5xvu72evvovdg6pz43.py:24:27
	shr.u32 	%r50, %r45, 28;
	add.s32 	%r51, %r45, %r50;
	and.b32  	%r52, %r51, -16;
	sub.s32 	%r53, %r45, %r52;
	shr.u32 	%r54, %r49, 28;
	add.s32 	%r55, %r49, %r54;
	and.b32  	%r56, %r55, -16;
	sub.s32 	%r57, %r49, %r56;
	.loc	1 25 19                         // c4e5zyz2rbvjadzakvc7hsnhcot2llt2xq5xvu72evvovdg6pz43.py:25:19
	and.b32  	%r58, %r44, -16;
	sub.s32 	%r59, %r38, %r58;
	add.s32 	%r60, %r39, %r47;
	and.b32  	%r61, %r60, -16;
	sub.s32 	%r62, %r39, %r61;
	.loc	1 26 21                         // c4e5zyz2rbvjadzakvc7hsnhcot2llt2xq5xvu72evvovdg6pz43.py:26:21
	shr.u32 	%r63, %r46, 24;
	add.s32 	%r64, %r38, %r63;
	shr.s32 	%r65, %r64, 8;
	add.s32 	%r66, %r40, %r63;
	shr.s32 	%r67, %r66, 8;
	.loc	1 26 28                         // c4e5zyz2rbvjadzakvc7hsnhcot2llt2xq5xvu72evvovdg6pz43.py:26:28
	shr.u32 	%r68, %r65, 25;
	add.s32 	%r69, %r65, %r68;
	and.b32  	%r70, %r69, -128;
	sub.s32 	%r71, %r65, %r70;
	shr.u32 	%r72, %r67, 25;
	add.s32 	%r73, %r67, %r72;
	and.b32  	%r74, %r73, -128;
	sub.s32 	%r75, %r67, %r74;
	.loc	1 27 19                         // c4e5zyz2rbvjadzakvc7hsnhcot2llt2xq5xvu72evvovdg6pz43.py:27:19
	shr.u32 	%r76, %r46, 17;
	add.s32 	%r77, %r38, %r76;
	add.s32 	%r78, %r40, %r76;
	.loc	1 29 30                         // c4e5zyz2rbvjadzakvc7hsnhcot2llt2xq5xvu72evvovdg6pz43.py:29:30
	mul.wide.s32 	%rd67, %r53, 8;
	add.s64 	%rd2, %rd61, %rd67;
	mul.wide.s32 	%rd68, %r57, 8;
	add.s64 	%rd10, %rd61, %rd68;
	mov.pred 	%p1, -1;
	.loc	1 29 35                         // c4e5zyz2rbvjadzakvc7hsnhcot2llt2xq5xvu72evvovdg6pz43.py:29:35
	// begin inline asm
	mov.u64 %rd1, 0x0;
	@%p1 ld.global.L1::evict_last.b64 { %rd1 }, [ %rd2 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u64 %rd3, 0x0;
	@%p1 ld.global.L1::evict_last.b64 { %rd3 }, [ %rd2 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u64 %rd5, 0x0;
	@%p1 ld.global.L1::evict_last.b64 { %rd5 }, [ %rd2 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u64 %rd7, 0x0;
	@%p1 ld.global.L1::evict_last.b64 { %rd7 }, [ %rd2 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u64 %rd9, 0x0;
	@%p1 ld.global.L1::evict_last.b64 { %rd9 }, [ %rd10 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u64 %rd11, 0x0;
	@%p1 ld.global.L1::evict_last.b64 { %rd11 }, [ %rd10 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u64 %rd13, 0x0;
	@%p1 ld.global.L1::evict_last.b64 { %rd13 }, [ %rd10 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u64 %rd15, 0x0;
	@%p1 ld.global.L1::evict_last.b64 { %rd15 }, [ %rd10 + 0 ];
	// end inline asm
	.loc	1 30 30                         // c4e5zyz2rbvjadzakvc7hsnhcot2llt2xq5xvu72evvovdg6pz43.py:30:30
	mul.wide.s32 	%rd69, %r59, 8;
	add.s64 	%rd19, %rd62, %rd69;
	mul.wide.s32 	%rd70, %r62, 8;
	add.s64 	%rd22, %rd62, %rd70;
	.loc	1 30 35                         // c4e5zyz2rbvjadzakvc7hsnhcot2llt2xq5xvu72evvovdg6pz43.py:30:35
	// begin inline asm
	mov.u64 %rd17, 0x0;
	mov.u64 %rd18, 0x0;
	@%p1 ld.global.L1::evict_last.v2.b64 { %rd17, %rd18 }, [ %rd19 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u64 %rd20, 0x0;
	mov.u64 %rd21, 0x0;
	@%p1 ld.global.L1::evict_last.v2.b64 { %rd20, %rd21 }, [ %rd22 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u64 %rd23, 0x0;
	mov.u64 %rd24, 0x0;
	@%p1 ld.global.L1::evict_last.v2.b64 { %rd23, %rd24 }, [ %rd19 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u64 %rd26, 0x0;
	mov.u64 %rd27, 0x0;
	@%p1 ld.global.L1::evict_last.v2.b64 { %rd26, %rd27 }, [ %rd22 + 0 ];
	// end inline asm
	.loc	1 31 31                         // c4e5zyz2rbvjadzakvc7hsnhcot2llt2xq5xvu72evvovdg6pz43.py:31:31
	add.s64 	%rd31, %rd64, %rd69;
	add.s64 	%rd34, %rd64, %rd70;
	.loc	1 31 36                         // c4e5zyz2rbvjadzakvc7hsnhcot2llt2xq5xvu72evvovdg6pz43.py:31:36
	// begin inline asm
	mov.u64 %rd29, 0x0;
	mov.u64 %rd30, 0x0;
	@%p1 ld.global.L1::evict_last.v2.b64 { %rd29, %rd30 }, [ %rd31 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u64 %rd32, 0x0;
	mov.u64 %rd33, 0x0;
	@%p1 ld.global.L1::evict_last.v2.b64 { %rd32, %rd33 }, [ %rd34 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u64 %rd35, 0x0;
	mov.u64 %rd36, 0x0;
	@%p1 ld.global.L1::evict_last.v2.b64 { %rd35, %rd36 }, [ %rd31 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u64 %rd38, 0x0;
	mov.u64 %rd39, 0x0;
	@%p1 ld.global.L1::evict_last.v2.b64 { %rd38, %rd39 }, [ %rd34 + 0 ];
	// end inline asm
	.loc	1 32 31                         // c4e5zyz2rbvjadzakvc7hsnhcot2llt2xq5xvu72evvovdg6pz43.py:32:31
	mul.wide.s32 	%rd71, %r59, 4;
	add.s64 	%rd41, %rd65, %rd71;
	.loc	1 32 36                         // c4e5zyz2rbvjadzakvc7hsnhcot2llt2xq5xvu72evvovdg6pz43.py:32:36
	// begin inline asm
	mov.u32 %r2, 0x0;
	mov.u32 %r3, 0x0;
	mov.u32 %r4, 0x0;
	mov.u32 %r5, 0x0;
	@%p1 ld.global.L1::evict_last.v4.b32 { %r2, %r3, %r4, %r5 }, [ %rd41 + 0 ];
	// end inline asm
	mov.b32 	%f1, %r2;
	mov.b32 	%f2, %r3;
	mov.b32 	%f3, %r4;
	mov.b32 	%f4, %r5;
	// begin inline asm
	mov.u32 %r6, 0x0;
	mov.u32 %r7, 0x0;
	mov.u32 %r8, 0x0;
	mov.u32 %r9, 0x0;
	@%p1 ld.global.L1::evict_last.v4.b32 { %r6, %r7, %r8, %r9 }, [ %rd41 + 0 ];
	// end inline asm
	mov.b32 	%f5, %r6;
	mov.b32 	%f6, %r7;
	mov.b32 	%f7, %r8;
	mov.b32 	%f8, %r9;
	.loc	1 36 32                         // c4e5zyz2rbvjadzakvc7hsnhcot2llt2xq5xvu72evvovdg6pz43.py:36:32
	shr.u64 	%rd72, %rd1, 59;
	and.b64  	%rd73, %rd72, 16;
	add.s64 	%rd74, %rd73, %rd1;
	shr.u64 	%rd75, %rd9, 59;
	and.b64  	%rd76, %rd75, 16;
	add.s64 	%rd77, %rd76, %rd9;
	.loc	1 39 32                         // c4e5zyz2rbvjadzakvc7hsnhcot2llt2xq5xvu72evvovdg6pz43.py:39:32
	shr.u64 	%rd78, %rd17, 59;
	and.b64  	%rd79, %rd78, 16;
	add.s64 	%rd80, %rd79, %rd17;
	shr.u64 	%rd81, %rd18, 59;
	and.b64  	%rd82, %rd81, 16;
	add.s64 	%rd83, %rd82, %rd18;
	shr.u64 	%rd84, %rd20, 59;
	and.b64  	%rd85, %rd84, 16;
	add.s64 	%rd86, %rd85, %rd20;
	shr.u64 	%rd87, %rd21, 59;
	and.b64  	%rd88, %rd87, 16;
	add.s64 	%rd89, %rd88, %rd21;
	shr.u64 	%rd90, %rd23, 59;
	and.b64  	%rd91, %rd90, 16;
	add.s64 	%rd92, %rd91, %rd23;
	shr.u64 	%rd93, %rd24, 59;
	and.b64  	%rd94, %rd93, 16;
	add.s64 	%rd95, %rd94, %rd24;
	shr.u64 	%rd96, %rd26, 59;
	and.b64  	%rd97, %rd96, 16;
	add.s64 	%rd98, %rd97, %rd26;
	shr.u64 	%rd99, %rd27, 59;
	and.b64  	%rd100, %rd99, 16;
	add.s64 	%rd101, %rd100, %rd27;
	.loc	1 40 64                         // c4e5zyz2rbvjadzakvc7hsnhcot2llt2xq5xvu72evvovdg6pz43.py:40:64
	and.b32  	%r79, %r77, -32768;
	and.b32  	%r80, %r78, -32768;
	.loc	1 40 30                         // c4e5zyz2rbvjadzakvc7hsnhcot2llt2xq5xvu72evvovdg6pz43.py:40:30
	shl.b64 	%rd102, %rd80, 9;
	add.s64 	%rd103, %rd63, %rd102;
	mul.wide.s32 	%rd104, %r71, 4;
	add.s64 	%rd105, %rd103, %rd104;
	shl.b64 	%rd106, %rd74, 13;
	add.s64 	%rd107, %rd105, %rd106;
	mul.wide.s32 	%rd108, %r79, 4;
	add.s64 	%rd43, %rd107, %rd108;
	shl.b64 	%rd109, %rd83, 9;
	add.s64 	%rd110, %rd63, %rd109;
	add.s64 	%rd111, %rd110, %rd104;
	add.s64 	%rd112, %rd111, %rd106;
	add.s64 	%rd44, %rd112, %rd108;
	shl.b64 	%rd113, %rd86, 9;
	add.s64 	%rd114, %rd63, %rd113;
	add.s64 	%rd115, %rd114, %rd104;
	add.s64 	%rd116, %rd115, %rd106;
	add.s64 	%rd45, %rd116, %rd108;
	shl.b64 	%rd117, %rd89, 9;
	add.s64 	%rd118, %rd63, %rd117;
	add.s64 	%rd119, %rd118, %rd104;
	add.s64 	%rd120, %rd119, %rd106;
	add.s64 	%rd46, %rd120, %rd108;
	shl.b64 	%rd121, %rd92, 9;
	add.s64 	%rd122, %rd63, %rd121;
	mul.wide.s32 	%rd123, %r75, 4;
	add.s64 	%rd124, %rd122, %rd123;
	shl.b64 	%rd125, %rd77, 13;
	add.s64 	%rd126, %rd124, %rd125;
	mul.wide.s32 	%rd127, %r80, 4;
	add.s64 	%rd47, %rd126, %rd127;
	shl.b64 	%rd128, %rd95, 9;
	add.s64 	%rd129, %rd63, %rd128;
	add.s64 	%rd130, %rd129, %rd123;
	add.s64 	%rd131, %rd130, %rd125;
	add.s64 	%rd48, %rd131, %rd127;
	shl.b64 	%rd132, %rd98, 9;
	add.s64 	%rd133, %rd63, %rd132;
	add.s64 	%rd134, %rd133, %rd123;
	add.s64 	%rd135, %rd134, %rd125;
	add.s64 	%rd49, %rd135, %rd127;
	shl.b64 	%rd136, %rd101, 9;
	add.s64 	%rd137, %rd63, %rd136;
	add.s64 	%rd138, %rd137, %rd123;
	add.s64 	%rd139, %rd138, %rd125;
	add.s64 	%rd50, %rd139, %rd127;
	.loc	1 40 69                         // c4e5zyz2rbvjadzakvc7hsnhcot2llt2xq5xvu72evvovdg6pz43.py:40:69
	// begin inline asm
	mov.u32 %r10, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r10 }, [ %rd43 + 0 ];
	// end inline asm
	mov.b32 	%f9, %r10;
	// begin inline asm
	mov.u32 %r11, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r11 }, [ %rd44 + 0 ];
	// end inline asm
	mov.b32 	%f10, %r11;
	// begin inline asm
	mov.u32 %r12, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r12 }, [ %rd45 + 0 ];
	// end inline asm
	mov.b32 	%f11, %r12;
	// begin inline asm
	mov.u32 %r13, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r13 }, [ %rd46 + 0 ];
	// end inline asm
	mov.b32 	%f12, %r13;
	// begin inline asm
	mov.u32 %r14, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r14 }, [ %rd47 + 0 ];
	// end inline asm
	mov.b32 	%f13, %r14;
	// begin inline asm
	mov.u32 %r15, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r15 }, [ %rd48 + 0 ];
	// end inline asm
	mov.b32 	%f14, %r15;
	// begin inline asm
	mov.u32 %r16, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r16 }, [ %rd49 + 0 ];
	// end inline asm
	mov.b32 	%f15, %r16;
	// begin inline asm
	mov.u32 %r17, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r17 }, [ %rd50 + 0 ];
	// end inline asm
	mov.b32 	%f16, %r17;
	.loc	1 43 35                         // c4e5zyz2rbvjadzakvc7hsnhcot2llt2xq5xvu72evvovdg6pz43.py:43:35
	shr.u64 	%rd140, %rd29, 59;
	and.b64  	%rd141, %rd140, 16;
	add.s64 	%rd142, %rd141, %rd29;
	shr.u64 	%rd143, %rd30, 59;
	and.b64  	%rd144, %rd143, 16;
	add.s64 	%rd145, %rd144, %rd30;
	shr.u64 	%rd146, %rd32, 59;
	and.b64  	%rd147, %rd146, 16;
	add.s64 	%rd148, %rd147, %rd32;
	shr.u64 	%rd149, %rd33, 59;
	and.b64  	%rd150, %rd149, 16;
	add.s64 	%rd151, %rd150, %rd33;
	shr.u64 	%rd152, %rd35, 59;
	and.b64  	%rd153, %rd152, 16;
	add.s64 	%rd154, %rd153, %rd35;
	shr.u64 	%rd155, %rd36, 59;
	and.b64  	%rd156, %rd155, 16;
	add.s64 	%rd157, %rd156, %rd36;
	shr.u64 	%rd158, %rd38, 59;
	and.b64  	%rd159, %rd158, 16;
	add.s64 	%rd160, %rd159, %rd38;
	shr.u64 	%rd161, %rd39, 59;
	and.b64  	%rd162, %rd161, 16;
	add.s64 	%rd163, %rd162, %rd39;
	.loc	1 44 31                         // c4e5zyz2rbvjadzakvc7hsnhcot2llt2xq5xvu72evvovdg6pz43.py:44:31
	shl.b64 	%rd164, %rd142, 9;
	add.s64 	%rd165, %rd63, %rd164;
	add.s64 	%rd166, %rd165, %rd104;
	add.s64 	%rd167, %rd166, %rd106;
	add.s64 	%rd51, %rd167, %rd108;
	shl.b64 	%rd168, %rd145, 9;
	add.s64 	%rd169, %rd63, %rd168;
	add.s64 	%rd170, %rd169, %rd104;
	add.s64 	%rd171, %rd170, %rd106;
	add.s64 	%rd52, %rd171, %rd108;
	shl.b64 	%rd172, %rd148, 9;
	add.s64 	%rd173, %rd63, %rd172;
	add.s64 	%rd174, %rd173, %rd104;
	add.s64 	%rd175, %rd174, %rd106;
	add.s64 	%rd53, %rd175, %rd108;
	shl.b64 	%rd176, %rd151, 9;
	add.s64 	%rd177, %rd63, %rd176;
	add.s64 	%rd178, %rd177, %rd104;
	add.s64 	%rd179, %rd178, %rd106;
	add.s64 	%rd54, %rd179, %rd108;
	shl.b64 	%rd180, %rd154, 9;
	add.s64 	%rd181, %rd63, %rd180;
	add.s64 	%rd182, %rd181, %rd123;
	add.s64 	%rd183, %rd182, %rd125;
	add.s64 	%rd55, %rd183, %rd127;
	shl.b64 	%rd184, %rd157, 9;
	add.s64 	%rd185, %rd63, %rd184;
	add.s64 	%rd186, %rd185, %rd123;
	add.s64 	%rd187, %rd186, %rd125;
	add.s64 	%rd56, %rd187, %rd127;
	shl.b64 	%rd188, %rd160, 9;
	add.s64 	%rd189, %rd63, %rd188;
	add.s64 	%rd190, %rd189, %rd123;
	add.s64 	%rd191, %rd190, %rd125;
	add.s64 	%rd57, %rd191, %rd127;
	shl.b64 	%rd192, %rd163, 9;
	add.s64 	%rd193, %rd63, %rd192;
	add.s64 	%rd194, %rd193, %rd123;
	add.s64 	%rd195, %rd194, %rd125;
	add.s64 	%rd58, %rd195, %rd127;
	.loc	1 44 71                         // c4e5zyz2rbvjadzakvc7hsnhcot2llt2xq5xvu72evvovdg6pz43.py:44:71
	// begin inline asm
	mov.u32 %r18, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r18 }, [ %rd51 + 0 ];
	// end inline asm
	mov.b32 	%f17, %r18;
	// begin inline asm
	mov.u32 %r19, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r19 }, [ %rd52 + 0 ];
	// end inline asm
	mov.b32 	%f18, %r19;
	// begin inline asm
	mov.u32 %r20, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r20 }, [ %rd53 + 0 ];
	// end inline asm
	mov.b32 	%f19, %r20;
	// begin inline asm
	mov.u32 %r21, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r21 }, [ %rd54 + 0 ];
	// end inline asm
	mov.b32 	%f20, %r21;
	// begin inline asm
	mov.u32 %r22, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r22 }, [ %rd55 + 0 ];
	// end inline asm
	mov.b32 	%f21, %r22;
	// begin inline asm
	mov.u32 %r23, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r23 }, [ %rd56 + 0 ];
	// end inline asm
	mov.b32 	%f22, %r23;
	// begin inline asm
	mov.u32 %r24, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r24 }, [ %rd57 + 0 ];
	// end inline asm
	mov.b32 	%f23, %r24;
	// begin inline asm
	mov.u32 %r25, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r25 }, [ %rd58 + 0 ];
	// end inline asm
	mov.b32 	%f24, %r25;
	.loc	1 45 20                         // c4e5zyz2rbvjadzakvc7hsnhcot2llt2xq5xvu72evvovdg6pz43.py:45:20
	sub.f32 	%f25, %f17, %f9;
	sub.f32 	%f26, %f18, %f10;
	sub.f32 	%f27, %f19, %f11;
	sub.f32 	%f28, %f20, %f12;
	sub.f32 	%f29, %f21, %f13;
	sub.f32 	%f30, %f22, %f14;
	sub.f32 	%f31, %f23, %f15;
	sub.f32 	%f32, %f24, %f16;
	.loc	1 47 19                         // c4e5zyz2rbvjadzakvc7hsnhcot2llt2xq5xvu72evvovdg6pz43.py:47:19
	fma.rn.f32 	%f33, %f25, %f1, %f9;
	fma.rn.f32 	%f34, %f26, %f2, %f10;
	fma.rn.f32 	%f35, %f27, %f3, %f11;
	fma.rn.f32 	%f36, %f28, %f4, %f12;
	fma.rn.f32 	%f37, %f29, %f5, %f13;
	fma.rn.f32 	%f38, %f30, %f6, %f14;
	fma.rn.f32 	%f39, %f31, %f7, %f15;
	fma.rn.f32 	%f40, %f32, %f8, %f16;
	.loc	1 48 25                         // c4e5zyz2rbvjadzakvc7hsnhcot2llt2xq5xvu72evvovdg6pz43.py:48:25
	mul.wide.s32 	%rd196, %r38, 4;
	add.s64 	%rd59, %rd66, %rd196;
	add.s64 	%rd60, %rd59, 2048;
	.loc	1 48 37                         // c4e5zyz2rbvjadzakvc7hsnhcot2llt2xq5xvu72evvovdg6pz43.py:48:37
	mov.b32 	%r26, %f33;
	mov.b32 	%r27, %f34;
	mov.b32 	%r28, %f35;
	mov.b32 	%r29, %f36;
	// begin inline asm
	@%p1 st.global.v4.b32 [ %rd59 + 0 ], { %r26, %r27, %r28, %r29 };
	// end inline asm
	mov.b32 	%r30, %f37;
	mov.b32 	%r31, %f38;
	mov.b32 	%r32, %f39;
	mov.b32 	%r33, %f40;
	// begin inline asm
	@%p1 st.global.v4.b32 [ %rd60 + 0 ], { %r30, %r31, %r32, %r33 };
	// end inline asm
	.loc	1 48 4                          // c4e5zyz2rbvjadzakvc7hsnhcot2llt2xq5xvu72evvovdg6pz43.py:48:4
	ret;
$L__tmp1:
$L__func_end0:
                                        // -- End function
}
	.file	1 "inductor_cache/4e/c4e5zyz2rbvjadzakvc7hsnhcot2llt2xq5xvu72evvovdg6pz43.py"
	.section	.debug_abbrev
	{
.b8 1                                   // Abbreviation Code
.b8 17                                  // DW_TAG_compile_unit
.b8 0                                   // DW_CHILDREN_no
.b8 37                                  // DW_AT_producer
.b8 8                                   // DW_FORM_string
.b8 19                                  // DW_AT_language
.b8 5                                   // DW_FORM_data2
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 16                                  // DW_AT_stmt_list
.b8 6                                   // DW_FORM_data4
.b8 27                                  // DW_AT_comp_dir
.b8 8                                   // DW_FORM_string
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 0                                   // EOM(3)
	}
	.section	.debug_info
	{
.b32 95                                 // Length of Unit
.b8 2                                   // DWARF version number
.b8 0
.b32 .debug_abbrev                      // Offset Into Abbrev. Section
.b8 8                                   // Address Size (in bytes)
.b8 1                                   // Abbrev [1] 0xb:0x58 DW_TAG_compile_unit
.b8 116                                 // DW_AT_producer
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2                                   // DW_AT_language
.b8 0
.b8 99                                  // DW_AT_name
.b8 52
.b8 101
.b8 53
.b8 122
.b8 121
.b8 122
.b8 50
.b8 114
.b8 98
.b8 118
.b8 106
.b8 97
.b8 100
.b8 122
.b8 97
.b8 107
.b8 118
.b8 99
.b8 55
.b8 104
.b8 115
.b8 110
.b8 104
.b8 99
.b8 111
.b8 116
.b8 50
.b8 108
.b8 108
.b8 116
.b8 50
.b8 120
.b8 113
.b8 53
.b8 120
.b8 118
.b8 117
.b8 55
.b8 50
.b8 101
.b8 118
.b8 118
.b8 111
.b8 118
.b8 100
.b8 103
.b8 54
.b8 112
.b8 122
.b8 52
.b8 51
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line                        // DW_AT_stmt_list
.b8 105                                 // DW_AT_comp_dir
.b8 110
.b8 100
.b8 117
.b8 99
.b8 116
.b8 111
.b8 114
.b8 95
.b8 99
.b8 97
.b8 99
.b8 104
.b8 101
.b8 47
.b8 52
.b8 101
.b8 0
	}
	.section	.debug_macinfo	{	}
