\doxysection{C\+:/\+Users/\+BJRODIER/\+Documents/\+QT\+\_\+\+REPO/\+QT\+\_\+\+VHDL\+\_\+simulator/code/\+Ressources/\+System\+C/include/sysc/communication/sc\+\_\+clock\+\_\+ports.h File Reference}
\hypertarget{sc__clock__ports_8h}{}\label{sc__clock__ports_8h}\index{C:/Users/BJRODIER/Documents/QT\_REPO/QT\_VHDL\_simulator/code/Ressources/SystemC/include/sysc/communication/sc\_clock\_ports.h@{C:/Users/BJRODIER/Documents/QT\_REPO/QT\_VHDL\_simulator/code/Ressources/SystemC/include/sysc/communication/sc\_clock\_ports.h}}
{\ttfamily \#include "{}sysc/communication/sc\+\_\+signal\+\_\+ports.\+h"{}}\newline
Include dependency graph for sc\+\_\+clock\+\_\+ports.\+h\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{sc__clock__ports_8h__incl}
\end{center}
\end{figure}
\doxysubsubsection*{Namespaces}
\begin{DoxyCompactItemize}
\item 
namespace \mbox{\hyperlink{namespacesc__core}{sc\+\_\+core}}
\end{DoxyCompactItemize}
\doxysubsubsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{class_sysc_add__pv}{typedef}} \mbox{\hyperlink{classsc__core_1_1sc__in}{sc\+\_\+in}}$<$ \mbox{\hyperlink{class_sysc_add__pv}{bool}} $>$ \mbox{\hyperlink{namespacesc__core_af5208f532b3924703b4e2dd0bd2a42c7}{sc\+\_\+core\+::sc\+\_\+in\+\_\+clk}}
\item 
\mbox{\hyperlink{class_sysc_add__pv}{typedef}} \mbox{\hyperlink{classsc__core_1_1sc__inout}{sc\+\_\+inout}}$<$ \mbox{\hyperlink{class_sysc_add__pv}{bool}} $>$ \mbox{\hyperlink{namespacesc__core_a54aa71ddcb9b5c69dc49805ffd16f432}{sc\+\_\+core\+::sc\+\_\+inout\+\_\+clk}}
\item 
\mbox{\hyperlink{class_sysc_add__pv}{typedef}} \mbox{\hyperlink{classsc__core_1_1sc__out}{sc\+\_\+out}}$<$ \mbox{\hyperlink{class_sysc_add__pv}{bool}} $>$ \mbox{\hyperlink{namespacesc__core_a5c45cffaf8b2cf0d5bbb2c0f7def6991}{sc\+\_\+core\+::sc\+\_\+out\+\_\+clk}}
\end{DoxyCompactItemize}
