INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/YuWenlu/Documents/CE339-6/22-23_CE339_yu_wenlu/assignment1/main3_final/main3_final.srcs/sources_1/new/Clock_Divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Clock_Divider'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/YuWenlu/Documents/CE339-6/22-23_CE339_yu_wenlu/assignment1/main3_final/main3_final.srcs/sources_1/new/button_active.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'button_active'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/YuWenlu/Documents/CE339-6/22-23_CE339_yu_wenlu/assignment1/main3_final/main3_final.srcs/sources_1/imports/one_digit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'one_digit'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/YuWenlu/Documents/CE339-6/22-23_CE339_yu_wenlu/assignment1/main3_final/main3_final.srcs/sources_1/imports/four_digits.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'four_digits'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/YuWenlu/Documents/CE339-6/22-23_CE339_yu_wenlu/assignment1/main3_final/main3_final.srcs/sources_1/new/main3_final.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main3_final'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/YuWenlu/Documents/CE339-6/22-23_CE339_yu_wenlu/assignment1/main3_final/main3_final.srcs/sim_1/imports/assignment1/main3_final_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main3_final_tb'
