library ieee;
use ieee.std_logic_1164.all;

entity Registrador8bits is 
	port(
		clk : in std_logic;
		reset : in std_logic;
		load : in std_logic;
		input : in std_logic_vector (7 downto 0);
		output : out std_logic_vector (7 downto 0)	
	);
end Registrador8bits;

architecture archRegistrador8bits of Registrador8bits is

	signal reg: std_logic_vector (7 downto 0):= (others=>'0');
	
	begin 
	
	output <= reg;
	
		process (clk, reset)
		begin 
			if (reset = '1') then	
				reg <= (others=>'0');
			elsif (clk'event) and (clk = '1') then
				if (load = '1') then
					reg <= input;
				end if;
			end if;
		end process;
		
end archRegistrador8bits;