{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.09978,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.09995,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.000220971,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.000720122,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.00012713,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.000720122,
	"finish__design__instance__count__class:buffer": 2,
	"finish__design__instance__area__class:buffer": 2.926,
	"finish__design__instance__count__class:clock_buffer": 3,
	"finish__design__instance__area__class:clock_buffer": 3.99,
	"finish__design__instance__count__class:timing_repair_buffer": 9,
	"finish__design__instance__area__class:timing_repair_buffer": 7.182,
	"finish__design__instance__count__class:inverter": 4,
	"finish__design__instance__area__class:inverter": 2.128,
	"finish__design__instance__count__class:sequential_cell": 4,
	"finish__design__instance__area__class:sequential_cell": 18.088,
	"finish__design__instance__count__class:multi_input_combinational_cell": 12,
	"finish__design__instance__area__class:multi_input_combinational_cell": 15.96,
	"finish__design__instance__count": 34,
	"finish__design__instance__area": 50.274,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 0.628088,
	"finish__clock__skew__setup": 0.000599222,
	"finish__clock__skew__hold": 0.000599222,
	"finish__timing__drv__max_slew_limit": 0.875404,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.945744,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 6.11704e-05,
	"finish__power__switching__total": 1.86378e-05,
	"finish__power__leakage__total": 1.13558e-06,
	"finish__power__total": 8.09437e-05,
	"finish__design__io": 12,
	"finish__design__die__area": 4521.22,
	"finish__design__core__area": 4184.71,
	"finish__design__instance__count": 126,
	"finish__design__instance__area": 74.746,
	"finish__design__instance__count__stdcell": 126,
	"finish__design__instance__area__stdcell": 74.746,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.0178617,
	"finish__design__instance__utilization__stdcell": 0.0178617,
	"finish__design__rows": 46,
	"finish__design__rows:FreePDK45_38x28_10R_NP_162NW_34O": 46,
	"finish__design__sites": 15732,
	"finish__design__sites:FreePDK45_38x28_10R_NP_162NW_34O": 15732,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}