<!DOCTYPE HTML>
<html lang="en">

<head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
    <title>
        Full
        coverage report
    </title>
    <link rel="stylesheet" type="text/css" href="cov.css">
    <style>
        .container {
            background-color: rgb(169, 169, 169);
            width: 100%;
            min-height: 80%;
            border-radius: 15px;
        }
    </style>
</head>

<body>
    <table class="title-header-shadow">
        <td class="title-container">
            <table class="title-header">
                <td class="title-logo">
                    <a href=index.html>
                        <img src=_static/white.svg></img>
                    </a>
                </td>
                <td class="title">
                    Project
                    Full
                    coverage report
                </td>
            </table>
        </td>
    </table>
    <center>
        <table class="info-table">
            <tr class="info-table-view">
                <td width="10%" class="headerInfo">Current view:</td>
                <td width="40%" class="headerInfoValue">
                    <a href=index.html>Cores-VeeR-EL2</a>—Cores-VeeR-EL2—design—dec—el2_dec_tlu_ctl.sv
                </td>
                <td width=auto></td>
                <td width="10%"></td>
                <td width="10%" class="headerCovSummary colTop">Coverage</td>
                <td width="10%" class="headerCovSummary colTop" title="Covered + Uncovered code">Hit</td>
                <td width="10%" class="headerCovSummary colTop" title="Exercised code only">Total</td>
            </tr>
            <tr>
                <td class="headerInfo">Test Date:</td>
                <td class="headerInfoValue">
                    14-10-2024
                </td>
                <td></td>
                
    <td class="headerCovSummary rowLeft">
        Toggle
    </td>
    <td class="headerCovSummaryEntry" style="color: #0E1116; background-color: #ff7200;">
        22.5%
    </td>
    <td class="headerCovSummaryEntry">
        81
    </td>
    <td class="headerCovSummaryEntry">
        360
    </td>

            </tr>
            <tr>
                <td class="headerInfo">Test:</td>
                <td class="headerInfoValue">
                    openocd_ahb_lite
                </td>
                <td></td>
                
    <td class="headerCovSummary rowLeft">
        Branch
    </td>
    <td class="headerCovSummaryEntry" style="color: #0E1116; background-color: #a9a9a9;">
        0.0%
    </td>
    <td class="headerCovSummaryEntry">
        0
    </td>
    <td class="headerCovSummaryEntry">
        0
    </td>

            </tr>
            
        </table>
    </center>

    <table border="0" cellpadding="0" cellspacing="0">
<tr>
<td><br/></td>
</tr>
<tr>
<td>
<pre class="sourceHeading">            Line data    Source code</pre>
<pre class="source">
<span id="L1"><span class="lineNum">       1</span>              : // SPDX-License-Identifier: Apache-2.0</span>
<span id="L2"><span class="lineNum">       2</span>              : // Copyright 2020 Western Digital Corporation or it's affiliates.</span>
<span id="L3"><span class="lineNum">       3</span>              : //</span>
<span id="L4"><span class="lineNum">       4</span>              : // Licensed under the Apache License, Version 2.0 (the "License");</span>
<span id="L5"><span class="lineNum">       5</span>              : // you may not use this file except in compliance with the License.</span>
<span id="L6"><span class="lineNum">       6</span>              : // You may obtain a copy of the License at</span>
<span id="L7"><span class="lineNum">       7</span>              : //</span>
<span id="L8"><span class="lineNum">       8</span>              : // http://www.apache.org/licenses/LICENSE-2.0</span>
<span id="L9"><span class="lineNum">       9</span>              : //</span>
<span id="L10"><span class="lineNum">      10</span>              : // Unless required by applicable law or agreed to in writing, software</span>
<span id="L11"><span class="lineNum">      11</span>              : // distributed under the License is distributed on an "AS IS" BASIS,</span>
<span id="L12"><span class="lineNum">      12</span>              : // WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.</span>
<span id="L13"><span class="lineNum">      13</span>              : // See the License for the specific language governing permissions and</span>
<span id="L14"><span class="lineNum">      14</span>              : // limitations under the License.</span>
<span id="L15"><span class="lineNum">      15</span>              : </span>
<span id="L16"><span class="lineNum">      16</span>              : </span>
<span id="L17"><span class="lineNum">      17</span>              : //********************************************************************************</span>
<span id="L18"><span class="lineNum">      18</span>              : // el2_dec_tlu_ctl.sv</span>
<span id="L19"><span class="lineNum">      19</span>              : //</span>
<span id="L20"><span class="lineNum">      20</span>              : //</span>
<span id="L21"><span class="lineNum">      21</span>              : // Function: CSRs, Commit/WB, flushing, exceptions, interrupts</span>
<span id="L22"><span class="lineNum">      22</span>              : // Comments:</span>
<span id="L23"><span class="lineNum">      23</span>              : //</span>
<span id="L24"><span class="lineNum">      24</span>              : //********************************************************************************</span>
<span id="L25"><span class="lineNum">      25</span>              : </span>
<span id="L26"><span class="lineNum">      26</span>              : module el2_dec_tlu_ctl</span>
<span id="L27"><span class="lineNum">      27</span>              : import el2_pkg::*;</span>
<span id="L28"><span class="lineNum">      28</span>              : #(</span>
<span id="L29"><span class="lineNum">      29</span>              : `include "el2_param.vh"</span>
<span id="L30"><span class="lineNum">      30</span>              :  )</span>
<span id="L31"><span class="lineNum">      31</span>              :   (</span>
<span id="L32"><span class="lineNum">      32</span> <span class="tlaGNC tlaBgGNC">       90550 :    input logic clk,</span></span>
<span id="L33"><span class="lineNum">      33</span> <span class="tlaGNC">       90550 :    input logic free_clk,</span></span>
<span id="L34"><span class="lineNum">      34</span> <span class="tlaGNC">       90550 :    input logic free_l2clk,</span></span>
<span id="L35"><span class="lineNum">      35</span> <span class="tlaGNC">           2 :    input logic rst_l,</span></span>
<span id="L36"><span class="lineNum">      36</span> <span class="tlaUNC tlaBgUNC">           0 :    input logic scan_mode,</span></span>
<span id="L37"><span class="lineNum">      37</span>              : </span>
<span id="L38"><span class="lineNum">      38</span> <span class="tlaUNC">           0 :    input logic [31:1] rst_vec, // reset vector, from core pins</span></span>
<span id="L39"><span class="lineNum">      39</span> <span class="tlaUNC">           0 :    input logic        nmi_int, // nmi pin</span></span>
<span id="L40"><span class="lineNum">      40</span> <span class="tlaUNC">           0 :    input logic [31:1] nmi_vec, // nmi vector</span></span>
<span id="L41"><span class="lineNum">      41</span> <span class="tlaUNC">           0 :    input logic  i_cpu_halt_req,    // Asynchronous Halt request to CPU</span></span>
<span id="L42"><span class="lineNum">      42</span> <span class="tlaUNC">           0 :    input logic  i_cpu_run_req,     // Asynchronous Restart request to CPU</span></span>
<span id="L43"><span class="lineNum">      43</span>              : </span>
<span id="L44"><span class="lineNum">      44</span> <span class="tlaUNC">           0 :    input logic lsu_fastint_stall_any,   // needed by lsu for 2nd pass of dma with ecc correction, stall next cycle</span></span>
<span id="L45"><span class="lineNum">      45</span>              : </span>
<span id="L46"><span class="lineNum">      46</span>              : </span>
<span id="L47"><span class="lineNum">      47</span>              :    // perf counter inputs</span>
<span id="L48"><span class="lineNum">      48</span> <span class="tlaGNC tlaBgGNC">         454 :    input logic       ifu_pmu_instr_aligned,   // aligned instructions</span></span>
<span id="L49"><span class="lineNum">      49</span> <span class="tlaGNC">           8 :    input logic       ifu_pmu_fetch_stall, // fetch unit stalled</span></span>
<span id="L50"><span class="lineNum">      50</span> <span class="tlaGNC">          24 :    input logic       ifu_pmu_ic_miss, // icache miss</span></span>
<span id="L51"><span class="lineNum">      51</span> <span class="tlaGNC">         782 :    input logic       ifu_pmu_ic_hit, // icache hit</span></span>
<span id="L52"><span class="lineNum">      52</span> <span class="tlaUNC tlaBgUNC">           0 :    input logic       ifu_pmu_bus_error, // Instruction side bus error</span></span>
<span id="L53"><span class="lineNum">      53</span> <span class="tlaUNC">           0 :    input logic       ifu_pmu_bus_busy, // Instruction side bus busy</span></span>
<span id="L54"><span class="lineNum">      54</span> <span class="tlaGNC tlaBgGNC">          24 :    input logic       ifu_pmu_bus_trxn, // Instruction side bus transaction</span></span>
<span id="L55"><span class="lineNum">      55</span> <span class="tlaGNC">         454 :    input logic       dec_pmu_instr_decoded, // decoded instructions</span></span>
<span id="L56"><span class="lineNum">      56</span> <span class="tlaGNC">           8 :    input logic       dec_pmu_decode_stall, // decode stall</span></span>
<span id="L57"><span class="lineNum">      57</span> <span class="tlaUNC tlaBgUNC">           0 :    input logic       dec_pmu_presync_stall, // decode stall due to presync'd inst</span></span>
<span id="L58"><span class="lineNum">      58</span> <span class="tlaGNC tlaBgGNC">           8 :    input logic       dec_pmu_postsync_stall,// decode stall due to postsync'd inst</span></span>
<span id="L59"><span class="lineNum">      59</span> <span class="tlaUNC tlaBgUNC">           0 :    input logic       lsu_store_stall_any,    // SB or WB is full, stall decode</span></span>
<span id="L60"><span class="lineNum">      60</span> <span class="tlaUNC">           0 :    input logic       dma_dccm_stall_any,     // DMA stall of lsu</span></span>
<span id="L61"><span class="lineNum">      61</span> <span class="tlaUNC">           0 :    input logic       dma_iccm_stall_any,     // DMA stall of ifu</span></span>
<span id="L62"><span class="lineNum">      62</span> <span class="tlaGNC tlaBgGNC">         424 :    input logic       exu_pmu_i0_br_misp,     // pipe 0 branch misp</span></span>
<span id="L63"><span class="lineNum">      63</span> <span class="tlaGNC">       44341 :    input logic       exu_pmu_i0_br_ataken,   // pipe 0 branch actual taken</span></span>
<span id="L64"><span class="lineNum">      64</span> <span class="tlaGNC">       44713 :    input logic       exu_pmu_i0_pc4,         // pipe 0 4 byte branch</span></span>
<span id="L65"><span class="lineNum">      65</span> <span class="tlaUNC tlaBgUNC">           0 :    input logic       lsu_pmu_bus_trxn,       // D side bus transaction</span></span>
<span id="L66"><span class="lineNum">      66</span> <span class="tlaUNC">           0 :    input logic       lsu_pmu_bus_misaligned, // D side bus misaligned</span></span>
<span id="L67"><span class="lineNum">      67</span> <span class="tlaUNC">           0 :    input logic       lsu_pmu_bus_error,      // D side bus error</span></span>
<span id="L68"><span class="lineNum">      68</span> <span class="tlaUNC">           0 :    input logic       lsu_pmu_bus_busy,       // D side bus busy</span></span>
<span id="L69"><span class="lineNum">      69</span> <span class="tlaUNC">           0 :    input logic       lsu_pmu_load_external_m, // D side bus load</span></span>
<span id="L70"><span class="lineNum">      70</span> <span class="tlaUNC">           0 :    input logic       lsu_pmu_store_external_m, // D side bus store</span></span>
<span id="L71"><span class="lineNum">      71</span> <span class="tlaUNC">           0 :    input logic       dma_pmu_dccm_read,          // DMA DCCM read</span></span>
<span id="L72"><span class="lineNum">      72</span> <span class="tlaUNC">           0 :    input logic       dma_pmu_dccm_write,         // DMA DCCM write</span></span>
<span id="L73"><span class="lineNum">      73</span> <span class="tlaUNC">           0 :    input logic       dma_pmu_any_read,           // DMA read</span></span>
<span id="L74"><span class="lineNum">      74</span> <span class="tlaUNC">           0 :    input logic       dma_pmu_any_write,          // DMA write</span></span>
<span id="L75"><span class="lineNum">      75</span>              : </span>
<span id="L76"><span class="lineNum">      76</span> <span class="tlaUNC">           0 :    input logic [31:1] lsu_fir_addr, // Fast int address</span></span>
<span id="L77"><span class="lineNum">      77</span> <span class="tlaUNC">           0 :    input logic [1:0] lsu_fir_error, // Fast int lookup error</span></span>
<span id="L78"><span class="lineNum">      78</span>              : </span>
<span id="L79"><span class="lineNum">      79</span> <span class="tlaUNC">           0 :    input logic       iccm_dma_sb_error,      // I side dma single bit error</span></span>
<span id="L80"><span class="lineNum">      80</span>              : </span>
<span id="L81"><span class="lineNum">      81</span> <span class="tlaUNC">           0 :    input    el2_lsu_error_pkt_t lsu_error_pkt_r, // lsu precise exception/error packet</span></span>
<span id="L82"><span class="lineNum">      82</span> <span class="tlaUNC">           0 :    input logic         lsu_single_ecc_error_incr, // LSU inc SB error counter</span></span>
<span id="L83"><span class="lineNum">      83</span>              : </span>
<span id="L84"><span class="lineNum">      84</span> <span class="tlaUNC">           0 :    input logic dec_pause_state, // Pause counter not zero</span></span>
<span id="L85"><span class="lineNum">      85</span> <span class="tlaUNC">           0 :    input logic         lsu_imprecise_error_store_any,      // store bus error</span></span>
<span id="L86"><span class="lineNum">      86</span> <span class="tlaUNC">           0 :    input logic         lsu_imprecise_error_load_any,      // store bus error</span></span>
<span id="L87"><span class="lineNum">      87</span> <span class="tlaUNC">           0 :    input logic [31:0]  lsu_imprecise_error_addr_any, // store bus error address</span></span>
<span id="L88"><span class="lineNum">      88</span>              : </span>
<span id="L89"><span class="lineNum">      89</span> <span class="tlaGNC tlaBgGNC">           8 :    input logic        dec_csr_wen_unq_d,       // valid csr with write - for csr legal</span></span>
<span id="L90"><span class="lineNum">      90</span> <span class="tlaGNC">           8 :    input logic        dec_csr_any_unq_d,       // valid csr - for csr legal</span></span>
<span id="L91"><span class="lineNum">      91</span> <span class="tlaGNC">           4 :    input logic [11:0] dec_csr_rdaddr_d,      // read address for csr</span></span>
<span id="L92"><span class="lineNum">      92</span>              : </span>
<span id="L93"><span class="lineNum">      93</span> <span class="tlaGNC">           8 :    input logic        dec_csr_wen_r,      // csr write enable at wb</span></span>
<span id="L94"><span class="lineNum">      94</span> <span class="tlaGNC">         786 :    input logic [11:0] dec_csr_rdaddr_r,      // read address for csr</span></span>
<span id="L95"><span class="lineNum">      95</span> <span class="tlaGNC">           4 :    input logic [11:0] dec_csr_wraddr_r,      // write address for csr</span></span>
<span id="L96"><span class="lineNum">      96</span> <span class="tlaUNC tlaBgUNC">           0 :    input logic [31:0] dec_csr_wrdata_r,   // csr write data at wb</span></span>
<span id="L97"><span class="lineNum">      97</span>              : </span>
<span id="L98"><span class="lineNum">      98</span> <span class="tlaUNC">           0 :    input logic        dec_csr_stall_int_ff, // csr is mie/mstatus</span></span>
<span id="L99"><span class="lineNum">      99</span>              : </span>
<span id="L100"><span class="lineNum">     100</span> <span class="tlaGNC tlaBgGNC">         454 :    input logic dec_tlu_i0_valid_r, // pipe 0 op at e4 is valid</span></span>
<span id="L101"><span class="lineNum">     101</span>              : </span>
<span id="L102"><span class="lineNum">     102</span> <span class="tlaUNC tlaBgUNC">           0 :    input logic [31:1] exu_npc_r, // for NPC tracking</span></span>
<span id="L103"><span class="lineNum">     103</span>              : </span>
<span id="L104"><span class="lineNum">     104</span> <span class="tlaUNC">           0 :    input logic [31:1] dec_tlu_i0_pc_r, // for PC/NPC tracking</span></span>
<span id="L105"><span class="lineNum">     105</span>              : </span>
<span id="L106"><span class="lineNum">     106</span> <span class="tlaUNC">           0 :    input el2_trap_pkt_t dec_tlu_packet_r, // exceptions known at decode</span></span>
<span id="L107"><span class="lineNum">     107</span>              : </span>
<span id="L108"><span class="lineNum">     108</span> <span class="tlaUNC">           0 :    input logic [31:0] dec_illegal_inst, // For mtval</span></span>
<span id="L109"><span class="lineNum">     109</span> <span class="tlaGNC tlaBgGNC">         454 :    input logic        dec_i0_decode_d,  // decode valid, used for clean icache diagnostics</span></span>
<span id="L110"><span class="lineNum">     110</span>              : </span>
<span id="L111"><span class="lineNum">     111</span>              :    // branch info from pipe0 for errors or counter updates</span>
<span id="L112"><span class="lineNum">     112</span> <span class="tlaGNC">       44273 :    input logic [1:0]  exu_i0_br_hist_r, // history</span></span>
<span id="L113"><span class="lineNum">     113</span> <span class="tlaUNC tlaBgUNC">           0 :    input logic        exu_i0_br_error_r, // error</span></span>
<span id="L114"><span class="lineNum">     114</span> <span class="tlaUNC">           0 :    input logic        exu_i0_br_start_error_r, // start error</span></span>
<span id="L115"><span class="lineNum">     115</span> <span class="tlaGNC tlaBgGNC">       44337 :    input logic        exu_i0_br_valid_r, // valid</span></span>
<span id="L116"><span class="lineNum">     116</span> <span class="tlaGNC">         424 :    input logic        exu_i0_br_mp_r, // mispredict</span></span>
<span id="L117"><span class="lineNum">     117</span> <span class="tlaGNC">         370 :    input logic        exu_i0_br_middle_r, // middle of bank</span></span>
<span id="L118"><span class="lineNum">     118</span>              : </span>
<span id="L119"><span class="lineNum">     119</span>              :    // branch info from pipe1 for errors or counter updates</span>
<span id="L120"><span class="lineNum">     120</span>              : </span>
<span id="L121"><span class="lineNum">     121</span> <span class="tlaUNC tlaBgUNC">           0 :    input logic             exu_i0_br_way_r, // way hit or repl</span></span>
<span id="L122"><span class="lineNum">     122</span>              : </span>
<span id="L123"><span class="lineNum">     123</span> <span class="tlaGNC tlaBgGNC">          18 :    output logic dec_tlu_core_empty,  // core is empty</span></span>
<span id="L124"><span class="lineNum">     124</span>              :    // Debug start</span>
<span id="L125"><span class="lineNum">     125</span> <span class="tlaUNC tlaBgUNC">           0 :    output logic dec_dbg_cmd_done, // abstract command done</span></span>
<span id="L126"><span class="lineNum">     126</span> <span class="tlaUNC">           0 :    output logic dec_dbg_cmd_fail, // abstract command failed</span></span>
<span id="L127"><span class="lineNum">     127</span> <span class="tlaUNC">           0 :    output logic dec_tlu_dbg_halted, // Core is halted and ready for debug command</span></span>
<span id="L128"><span class="lineNum">     128</span> <span class="tlaUNC">           0 :    output logic dec_tlu_debug_mode, // Core is in debug mode</span></span>
<span id="L129"><span class="lineNum">     129</span> <span class="tlaUNC">           0 :    output logic dec_tlu_resume_ack, // Resume acknowledge</span></span>
<span id="L130"><span class="lineNum">     130</span> <span class="tlaUNC">           0 :    output logic dec_tlu_debug_stall, // stall decode while waiting on core to empty</span></span>
<span id="L131"><span class="lineNum">     131</span>              : </span>
<span id="L132"><span class="lineNum">     132</span> <span class="tlaUNC">           0 :    output logic dec_tlu_flush_noredir_r , // Tell fetch to idle on this flush</span></span>
<span id="L133"><span class="lineNum">     133</span> <span class="tlaUNC">           0 :    output logic dec_tlu_mpc_halted_only, // Core is halted only due to MPC</span></span>
<span id="L134"><span class="lineNum">     134</span> <span class="tlaUNC">           0 :    output logic dec_tlu_flush_leak_one_r, // single step</span></span>
<span id="L135"><span class="lineNum">     135</span> <span class="tlaUNC">           0 :    output logic dec_tlu_flush_err_r, // iside perr/ecc rfpc. This is the D stage of the error</span></span>
<span id="L136"><span class="lineNum">     136</span>              : </span>
<span id="L137"><span class="lineNum">     137</span> <span class="tlaUNC">           0 :    output logic dec_tlu_flush_extint, // fast ext int started</span></span>
<span id="L138"><span class="lineNum">     138</span> <span class="tlaUNC">           0 :    output logic [31:2] dec_tlu_meihap, // meihap for fast int</span></span>
<span id="L139"><span class="lineNum">     139</span>              : </span>
<span id="L140"><span class="lineNum">     140</span> <span class="tlaUNC">           0 :    input  logic dbg_halt_req, // DM requests a halt</span></span>
<span id="L141"><span class="lineNum">     141</span> <span class="tlaUNC">           0 :    input  logic dbg_resume_req, // DM requests a resume</span></span>
<span id="L142"><span class="lineNum">     142</span> <span class="tlaGNC tlaBgGNC">          26 :    input  logic ifu_miss_state_idle, // I-side miss buffer empty</span></span>
<span id="L143"><span class="lineNum">     143</span> <span class="tlaGNC">           2 :    input  logic lsu_idle_any, // lsu is idle</span></span>
<span id="L144"><span class="lineNum">     144</span> <span class="tlaUNC tlaBgUNC">           0 :    input  logic dec_div_active, // oop div is active</span></span>
<span id="L145"><span class="lineNum">     145</span> <span class="tlaUNC">           0 :    output el2_trigger_pkt_t  [3:0] trigger_pkt_any, // trigger info for trigger blocks</span></span>
<span id="L146"><span class="lineNum">     146</span>              : </span>
<span id="L147"><span class="lineNum">     147</span> <span class="tlaUNC">           0 :    input logic  ifu_ic_error_start,     // IC single bit error</span></span>
<span id="L148"><span class="lineNum">     148</span> <span class="tlaUNC">           0 :    input logic  ifu_iccm_rd_ecc_single_err, // ICCM single bit error</span></span>
<span id="L149"><span class="lineNum">     149</span>              : </span>
<span id="L150"><span class="lineNum">     150</span>              : </span>
<span id="L151"><span class="lineNum">     151</span> <span class="tlaUNC">           0 :    input logic [70:0] ifu_ic_debug_rd_data, // diagnostic icache read data</span></span>
<span id="L152"><span class="lineNum">     152</span> <span class="tlaUNC">           0 :    input logic ifu_ic_debug_rd_data_valid, // diagnostic icache read data valid</span></span>
<span id="L153"><span class="lineNum">     153</span> <span class="tlaUNC">           0 :    output el2_cache_debug_pkt_t dec_tlu_ic_diag_pkt, // packet of DICAWICS, DICAD0/1, DICAGO info for icache diagnostics</span></span>
<span id="L154"><span class="lineNum">     154</span>              :    // Debug end</span>
<span id="L155"><span class="lineNum">     155</span>              : </span>
<span id="L156"><span class="lineNum">     156</span> <span class="tlaUNC">           0 :    input logic [7:0] pic_claimid, // pic claimid for csr</span></span>
<span id="L157"><span class="lineNum">     157</span> <span class="tlaUNC">           0 :    input logic [3:0] pic_pl, // pic priv level for csr</span></span>
<span id="L158"><span class="lineNum">     158</span> <span class="tlaUNC">           0 :    input logic       mhwakeup, // high priority external int, wakeup if halted</span></span>
<span id="L159"><span class="lineNum">     159</span>              : </span>
<span id="L160"><span class="lineNum">     160</span> <span class="tlaUNC">           0 :    input logic mexintpend, // external interrupt pending</span></span>
<span id="L161"><span class="lineNum">     161</span> <span class="tlaUNC">           0 :    input logic timer_int, // timer interrupt pending</span></span>
<span id="L162"><span class="lineNum">     162</span> <span class="tlaUNC">           0 :    input logic soft_int, // software interrupt pending</span></span>
<span id="L163"><span class="lineNum">     163</span>              : </span>
<span id="L164"><span class="lineNum">     164</span> <span class="tlaUNC">           0 :    output logic o_cpu_halt_status, // PMU interface, halted</span></span>
<span id="L165"><span class="lineNum">     165</span> <span class="tlaUNC">           0 :    output logic o_cpu_halt_ack, // halt req ack</span></span>
<span id="L166"><span class="lineNum">     166</span> <span class="tlaUNC">           0 :    output logic o_cpu_run_ack, // run req ack</span></span>
<span id="L167"><span class="lineNum">     167</span> <span class="tlaUNC">           0 :    output logic o_debug_mode_status, // Core to the PMU that core is in debug mode. When core is in debug mode, the PMU should refrain from sendng a halt or run request</span></span>
<span id="L168"><span class="lineNum">     168</span>              : </span>
<span id="L169"><span class="lineNum">     169</span> <span class="tlaUNC">           0 :    input logic [31:4] core_id, // Core ID</span></span>
<span id="L170"><span class="lineNum">     170</span>              : </span>
<span id="L171"><span class="lineNum">     171</span>              :    // external MPC halt/run interface</span>
<span id="L172"><span class="lineNum">     172</span> <span class="tlaUNC">           0 :    input logic mpc_debug_halt_req, // Async halt request</span></span>
<span id="L173"><span class="lineNum">     173</span> <span class="tlaUNC">           0 :    input logic mpc_debug_run_req, // Async run request</span></span>
<span id="L174"><span class="lineNum">     174</span> <span class="tlaGNC tlaBgGNC">           2 :    input logic mpc_reset_run_req, // Run/halt after reset</span></span>
<span id="L175"><span class="lineNum">     175</span> <span class="tlaUNC tlaBgUNC">           0 :    output logic mpc_debug_halt_ack, // Halt ack</span></span>
<span id="L176"><span class="lineNum">     176</span> <span class="tlaUNC">           0 :    output logic mpc_debug_run_ack, // Run ack</span></span>
<span id="L177"><span class="lineNum">     177</span> <span class="tlaUNC">           0 :    output logic debug_brkpt_status, // debug breakpoint</span></span>
<span id="L178"><span class="lineNum">     178</span>              : </span>
<span id="L179"><span class="lineNum">     179</span> <span class="tlaUNC">           0 :    output logic [3:0] dec_tlu_meicurpl, // to PIC</span></span>
<span id="L180"><span class="lineNum">     180</span> <span class="tlaUNC">           0 :    output logic [3:0] dec_tlu_meipt, // to PIC</span></span>
<span id="L181"><span class="lineNum">     181</span>              : </span>
<span id="L182"><span class="lineNum">     182</span>              : </span>
<span id="L183"><span class="lineNum">     183</span> <span class="tlaUNC">           0 :    output logic [31:0] dec_csr_rddata_d,      // csr read data at wb</span></span>
<span id="L184"><span class="lineNum">     184</span> <span class="tlaGNC tlaBgGNC">           8 :    output logic dec_csr_legal_d,              // csr indicates legal operation</span></span>
<span id="L185"><span class="lineNum">     185</span>              : </span>
<span id="L186"><span class="lineNum">     186</span> <span class="tlaUNC tlaBgUNC">           0 :    output el2_br_tlu_pkt_t dec_tlu_br0_r_pkt, // branch pkt to bp</span></span>
<span id="L187"><span class="lineNum">     187</span>              : </span>
<span id="L188"><span class="lineNum">     188</span> <span class="tlaUNC">           0 :    output logic dec_tlu_i0_kill_writeb_wb,    // I0 is flushed, don't writeback any results to arch state</span></span>
<span id="L189"><span class="lineNum">     189</span> <span class="tlaGNC tlaBgGNC">           8 :    output logic dec_tlu_flush_lower_wb,       // commit has a flush (exception, int, mispredict at e4)</span></span>
<span id="L190"><span class="lineNum">     190</span> <span class="tlaGNC">         454 :    output logic dec_tlu_i0_commit_cmt,        // committed an instruction</span></span>
<span id="L191"><span class="lineNum">     191</span>              : </span>
<span id="L192"><span class="lineNum">     192</span> <span class="tlaUNC tlaBgUNC">           0 :    output logic dec_tlu_i0_kill_writeb_r,    // I0 is flushed, don't writeback any results to arch state</span></span>
<span id="L193"><span class="lineNum">     193</span> <span class="tlaGNC tlaBgGNC">           8 :    output logic dec_tlu_flush_lower_r,       // commit has a flush (exception, int)</span></span>
<span id="L194"><span class="lineNum">     194</span> <span class="tlaUNC tlaBgUNC">           0 :    output logic [31:1] dec_tlu_flush_path_r, // flush pc</span></span>
<span id="L195"><span class="lineNum">     195</span> <span class="tlaUNC">           0 :    output logic dec_tlu_fence_i_r,           // flush is a fence_i rfnpc, flush icache</span></span>
<span id="L196"><span class="lineNum">     196</span> <span class="tlaUNC">           0 :    output logic dec_tlu_wr_pause_r,           // CSR write to pause reg is at R.</span></span>
<span id="L197"><span class="lineNum">     197</span> <span class="tlaUNC">           0 :    output logic dec_tlu_flush_pause_r,        // Flush is due to pause</span></span>
<span id="L198"><span class="lineNum">     198</span>              : </span>
<span id="L199"><span class="lineNum">     199</span> <span class="tlaUNC">           0 :    output logic dec_tlu_presync_d,            // CSR read needs to be presync'd</span></span>
<span id="L200"><span class="lineNum">     200</span> <span class="tlaGNC tlaBgGNC">           8 :    output logic dec_tlu_postsync_d,           // CSR needs to be presync'd</span></span>
<span id="L201"><span class="lineNum">     201</span>              : </span>
<span id="L202"><span class="lineNum">     202</span>              : </span>
<span id="L203"><span class="lineNum">     203</span> <span class="tlaUNC tlaBgUNC">           0 :    output logic [31:0] dec_tlu_mrac_ff,        // CSR for memory region control</span></span>
<span id="L204"><span class="lineNum">     204</span>              : </span>
<span id="L205"><span class="lineNum">     205</span> <span class="tlaUNC">           0 :    output logic dec_tlu_force_halt, // halt has been forced</span></span>
<span id="L206"><span class="lineNum">     206</span>              : </span>
<span id="L207"><span class="lineNum">     207</span> <span class="tlaUNC">           0 :    output logic dec_tlu_perfcnt0, // toggles when pipe0 perf counter 0 has an event inc</span></span>
<span id="L208"><span class="lineNum">     208</span> <span class="tlaUNC">           0 :    output logic dec_tlu_perfcnt1, // toggles when pipe0 perf counter 1 has an event inc</span></span>
<span id="L209"><span class="lineNum">     209</span> <span class="tlaUNC">           0 :    output logic dec_tlu_perfcnt2, // toggles when pipe0 perf counter 2 has an event inc</span></span>
<span id="L210"><span class="lineNum">     210</span> <span class="tlaUNC">           0 :    output logic dec_tlu_perfcnt3, // toggles when pipe0 perf counter 3 has an event inc</span></span>
<span id="L211"><span class="lineNum">     211</span>              : </span>
<span id="L212"><span class="lineNum">     212</span> <span class="tlaGNC tlaBgGNC">           4 :    output logic dec_tlu_i0_exc_valid_wb1, // pipe 0 exception valid</span></span>
<span id="L213"><span class="lineNum">     213</span> <span class="tlaGNC">         450 :    output logic dec_tlu_i0_valid_wb1,  // pipe 0 valid</span></span>
<span id="L214"><span class="lineNum">     214</span> <span class="tlaUNC tlaBgUNC">           0 :    output logic dec_tlu_int_valid_wb1, // pipe 2 int valid</span></span>
<span id="L215"><span class="lineNum">     215</span> <span class="tlaUNC">           0 :    output logic [4:0] dec_tlu_exc_cause_wb1, // exception or int cause</span></span>
<span id="L216"><span class="lineNum">     216</span> <span class="tlaUNC">           0 :    output logic [31:0] dec_tlu_mtval_wb1, // MTVAL value</span></span>
<span id="L217"><span class="lineNum">     217</span>              : </span>
<span id="L218"><span class="lineNum">     218</span>              :    // feature disable from mfdc</span>
<span id="L219"><span class="lineNum">     219</span> <span class="tlaUNC">           0 :    output logic  dec_tlu_external_ldfwd_disable, // disable external load forwarding</span></span>
<span id="L220"><span class="lineNum">     220</span> <span class="tlaUNC">           0 :    output logic  dec_tlu_sideeffect_posted_disable,  // disable posted stores to side-effect address</span></span>
<span id="L221"><span class="lineNum">     221</span> <span class="tlaUNC">           0 :    output logic  dec_tlu_core_ecc_disable, // disable core ECC</span></span>
<span id="L222"><span class="lineNum">     222</span> <span class="tlaUNC">           0 :    output logic  dec_tlu_bpred_disable,           // disable branch prediction</span></span>
<span id="L223"><span class="lineNum">     223</span> <span class="tlaGNC tlaBgGNC">           2 :    output logic  dec_tlu_wb_coalescing_disable,   // disable writebuffer coalescing</span></span>
<span id="L224"><span class="lineNum">     224</span> <span class="tlaUNC tlaBgUNC">           0 :    output logic  dec_tlu_pipelining_disable,      // disable pipelining</span></span>
<span id="L225"><span class="lineNum">     225</span> <span class="tlaUNC">           0 :    output logic  dec_tlu_trace_disable,           // disable trace</span></span>
<span id="L226"><span class="lineNum">     226</span> <span class="tlaGNC tlaBgGNC">           4 :    output logic [2:0]  dec_tlu_dma_qos_prty,    // DMA QoS priority coming from MFDC [18:16]</span></span>
<span id="L227"><span class="lineNum">     227</span>              : </span>
<span id="L228"><span class="lineNum">     228</span>              :    // clock gating overrides from mcgc</span>
<span id="L229"><span class="lineNum">     229</span> <span class="tlaUNC tlaBgUNC">           0 :    output logic  dec_tlu_misc_clk_override, // override misc clock domain gating</span></span>
<span id="L230"><span class="lineNum">     230</span> <span class="tlaUNC">           0 :    output logic  dec_tlu_dec_clk_override,  // override decode clock domain gating</span></span>
<span id="L231"><span class="lineNum">     231</span> <span class="tlaUNC">           0 :    output logic  dec_tlu_ifu_clk_override,  // override fetch clock domain gating</span></span>
<span id="L232"><span class="lineNum">     232</span> <span class="tlaUNC">           0 :    output logic  dec_tlu_lsu_clk_override,  // override load/store clock domain gating</span></span>
<span id="L233"><span class="lineNum">     233</span> <span class="tlaUNC">           0 :    output logic  dec_tlu_bus_clk_override,  // override bus clock domain gating</span></span>
<span id="L234"><span class="lineNum">     234</span> <span class="tlaUNC">           0 :    output logic  dec_tlu_pic_clk_override,  // override PIC clock domain gating</span></span>
<span id="L235"><span class="lineNum">     235</span> <span class="tlaGNC tlaBgGNC">           2 :    output logic  dec_tlu_picio_clk_override,// override PICIO clock domain gating</span></span>
<span id="L236"><span class="lineNum">     236</span> <span class="tlaUNC tlaBgUNC">           0 :    output logic  dec_tlu_dccm_clk_override, // override DCCM clock domain gating</span></span>
<span id="L237"><span class="lineNum">     237</span> <span class="tlaUNC">           0 :    output logic  dec_tlu_icm_clk_override,  // override ICCM clock domain gating</span></span>
<span id="L238"><span class="lineNum">     238</span>              : </span>
<span id="L239"><span class="lineNum">     239</span>              : `ifdef RV_USER_MODE</span>
<span id="L240"><span class="lineNum">     240</span>              : </span>
<span id="L241"><span class="lineNum">     241</span>              :    // Privilege mode</span>
<span id="L242"><span class="lineNum">     242</span>              :    // 0 - machine, 1 - user</span>
<span id="L243"><span class="lineNum">     243</span>              :    output logic  priv_mode,</span>
<span id="L244"><span class="lineNum">     244</span>              :    output logic  priv_mode_eff,</span>
<span id="L245"><span class="lineNum">     245</span>              :    output logic  priv_mode_ns,</span>
<span id="L246"><span class="lineNum">     246</span>              : </span>
<span id="L247"><span class="lineNum">     247</span>              :    // mseccfg CSR content for PMP</span>
<span id="L248"><span class="lineNum">     248</span>              :    output logic [2:0] mseccfg,</span>
<span id="L249"><span class="lineNum">     249</span>              : </span>
<span id="L250"><span class="lineNum">     250</span>              : `endif</span>
<span id="L251"><span class="lineNum">     251</span>              : </span>
<span id="L252"><span class="lineNum">     252</span>              :    // pmp</span>
<span id="L253"><span class="lineNum">     253</span> <span class="tlaUNC">           0 :    output el2_pmp_cfg_pkt_t pmp_pmpcfg  [pt.PMP_ENTRIES],</span></span>
<span id="L254"><span class="lineNum">     254</span>              :    output logic [31:0]      pmp_pmpaddr [pt.PMP_ENTRIES]</span>
<span id="L255"><span class="lineNum">     255</span>              :    );</span>
<span id="L256"><span class="lineNum">     256</span>              : </span>
<span id="L257"><span class="lineNum">     257</span> <span class="tlaUNC">           0 :    logic         clk_override, e4e5_int_clk, nmi_fir_type, nmi_lsu_load_type, nmi_lsu_store_type, nmi_int_detected_f, nmi_lsu_load_type_f,</span></span>
<span id="L258"><span class="lineNum">     258</span> <span class="tlaUNC">           0 :                  nmi_lsu_store_type_f, allow_dbg_halt_csr_write, dbg_cmd_done_ns, i_cpu_run_req_d1_raw, debug_mode_status, lsu_single_ecc_error_r_d1,</span></span>
<span id="L259"><span class="lineNum">     259</span> <span class="tlaUNC">           0 :                  sel_npc_r, sel_npc_resume, ce_int,</span></span>
<span id="L260"><span class="lineNum">     260</span> <span class="tlaUNC">           0 :                  nmi_in_debug_mode, dpc_capture_npc, dpc_capture_pc, tdata_load, tdata_opcode, tdata_action, perfcnt_halted, tdata_chain,</span></span>
<span id="L261"><span class="lineNum">     261</span> <span class="tlaUNC">           0 :                  tdata_kill_write;</span></span>
<span id="L262"><span class="lineNum">     262</span>              : </span>
<span id="L263"><span class="lineNum">     263</span>              : </span>
<span id="L264"><span class="lineNum">     264</span> <span class="tlaGNC tlaBgGNC">           2 :    logic reset_delayed, reset_detect, reset_detected;</span></span>
<span id="L265"><span class="lineNum">     265</span> <span class="tlaUNC tlaBgUNC">           0 :    logic wr_mstatus_r, wr_mtvec_r, wr_mcyclel_r, wr_mcycleh_r,</span></span>
<span id="L266"><span class="lineNum">     266</span> <span class="tlaUNC">           0 :          wr_minstretl_r, wr_minstreth_r, wr_mscratch_r, wr_mepc_r, wr_mcause_r, wr_mscause_r, wr_mtval_r,</span></span>
<span id="L267"><span class="lineNum">     267</span> <span class="tlaUNC">           0 :          wr_mrac_r, wr_meihap_r, wr_meicurpl_r, wr_meipt_r, wr_dcsr_r,</span></span>
<span id="L268"><span class="lineNum">     268</span> <span class="tlaUNC">           0 :          wr_dpc_r, wr_meicidpl_r, wr_meivt_r, wr_meicpct_r, wr_micect_r, wr_miccmect_r, wr_mfdht_r, wr_mfdhs_r,</span></span>
<span id="L269"><span class="lineNum">     269</span> <span class="tlaUNC">           0 :          wr_mdccmect_r,wr_mhpme3_r, wr_mhpme4_r, wr_mhpme5_r, wr_mhpme6_r;</span></span>
<span id="L270"><span class="lineNum">     270</span> <span class="tlaUNC">           0 :    logic wr_mpmc_r;</span></span>
<span id="L271"><span class="lineNum">     271</span> <span class="tlaUNC">           0 :    logic [1:1] mpmc_b_ns, mpmc, mpmc_b;</span></span>
<span id="L272"><span class="lineNum">     272</span> <span class="tlaUNC">           0 :    logic set_mie_pmu_fw_halt, fw_halted_ns, fw_halted;</span></span>
<span id="L273"><span class="lineNum">     273</span> <span class="tlaUNC">           0 :    logic wr_mcountinhibit_r;</span></span>
<span id="L274"><span class="lineNum">     274</span>              : `ifdef RV_USER_MODE</span>
<span id="L275"><span class="lineNum">     275</span>              :    logic wr_mcounteren_r;</span>
<span id="L276"><span class="lineNum">     276</span>              :    logic [5:0] mcounteren; // HPM6, HPM5, HPM4, HPM3, IR, CY</span>
<span id="L277"><span class="lineNum">     277</span>              :    logic wr_mseccfg_r;</span>
<span id="L278"><span class="lineNum">     278</span>              :    logic [2:0] mseccfg_ns;</span>
<span id="L279"><span class="lineNum">     279</span>              : `endif</span>
<span id="L280"><span class="lineNum">     280</span> <span class="tlaUNC">           0 :    logic [6:0] mcountinhibit;</span></span>
<span id="L281"><span class="lineNum">     281</span> <span class="tlaUNC">           0 :    logic wr_mtsel_r, wr_mtdata1_t0_r, wr_mtdata1_t1_r, wr_mtdata1_t2_r, wr_mtdata1_t3_r, wr_mtdata2_t0_r, wr_mtdata2_t1_r, wr_mtdata2_t2_r, wr_mtdata2_t3_r;</span></span>
<span id="L282"><span class="lineNum">     282</span> <span class="tlaUNC">           0 :    logic [31:0] mtdata2_t0, mtdata2_t1, mtdata2_t2, mtdata2_t3, mtdata2_tsel_out, mtdata1_tsel_out;</span></span>
<span id="L283"><span class="lineNum">     283</span> <span class="tlaUNC">           0 :    logic [9:0]  mtdata1_t0_ns, mtdata1_t0, mtdata1_t1_ns, mtdata1_t1, mtdata1_t2_ns, mtdata1_t2, mtdata1_t3_ns, mtdata1_t3;</span></span>
<span id="L284"><span class="lineNum">     284</span> <span class="tlaUNC">           0 :    logic [9:0] tdata_wrdata_r;</span></span>
<span id="L285"><span class="lineNum">     285</span> <span class="tlaUNC">           0 :    logic [1:0] mtsel_ns, mtsel;</span></span>
<span id="L286"><span class="lineNum">     286</span> <span class="tlaUNC">           0 :    logic tlu_i0_kill_writeb_r;</span></span>
<span id="L287"><span class="lineNum">     287</span>              : `ifdef RV_USER_MODE</span>
<span id="L288"><span class="lineNum">     288</span>              :    logic [3:0]  mstatus_ns, mstatus; // MPRV, MPP (inverted! 0-M, 1-U), MPIE, MIE</span>
<span id="L289"><span class="lineNum">     289</span>              : `else</span>
<span id="L290"><span class="lineNum">     290</span> <span class="tlaUNC">           0 :    logic [1:0]  mstatus_ns, mstatus;</span></span>
<span id="L291"><span class="lineNum">     291</span>              : `endif</span>
<span id="L292"><span class="lineNum">     292</span> <span class="tlaUNC">           0 :    logic [1:0] mfdhs_ns, mfdhs;</span></span>
<span id="L293"><span class="lineNum">     293</span> <span class="tlaUNC">           0 :    logic [31:0] force_halt_ctr, force_halt_ctr_f;</span></span>
<span id="L294"><span class="lineNum">     294</span> <span class="tlaUNC">           0 :    logic        force_halt;</span></span>
<span id="L295"><span class="lineNum">     295</span> <span class="tlaUNC">           0 :    logic [5:0]  mfdht, mfdht_ns;</span></span>
<span id="L296"><span class="lineNum">     296</span> <span class="tlaUNC">           0 :    logic mstatus_mie_ns;</span></span>
<span id="L297"><span class="lineNum">     297</span> <span class="tlaUNC">           0 :    logic [30:0] mtvec_ns, mtvec;</span></span>
<span id="L298"><span class="lineNum">     298</span> <span class="tlaUNC">           0 :    logic [15:2] dcsr_ns, dcsr;</span></span>
<span id="L299"><span class="lineNum">     299</span> <span class="tlaUNC">           0 :    logic [5:0] mip_ns, mip;</span></span>
<span id="L300"><span class="lineNum">     300</span> <span class="tlaUNC">           0 :    logic [5:0] mie_ns, mie;</span></span>
<span id="L301"><span class="lineNum">     301</span> <span class="tlaGNC tlaBgGNC">          88 :    logic [31:0] mcyclel_ns, mcyclel;</span></span>
<span id="L302"><span class="lineNum">     302</span> <span class="tlaUNC tlaBgUNC">           0 :    logic [31:0] mcycleh_ns, mcycleh;</span></span>
<span id="L303"><span class="lineNum">     303</span> <span class="tlaGNC tlaBgGNC">          86 :    logic [31:0] minstretl_ns, minstretl;</span></span>
<span id="L304"><span class="lineNum">     304</span> <span class="tlaUNC tlaBgUNC">           0 :    logic [31:0] minstreth_ns, minstreth;</span></span>
<span id="L305"><span class="lineNum">     305</span> <span class="tlaUNC">           0 :    logic [31:0] micect_ns, micect, miccmect_ns, miccmect, mdccmect_ns, mdccmect;</span></span>
<span id="L306"><span class="lineNum">     306</span> <span class="tlaUNC">           0 :    logic [26:0] micect_inc, miccmect_inc, mdccmect_inc;</span></span>
<span id="L307"><span class="lineNum">     307</span> <span class="tlaUNC">           0 :    logic [31:0] mscratch;</span></span>
<span id="L308"><span class="lineNum">     308</span> <span class="tlaUNC">           0 :    logic [31:0] mhpmc3, mhpmc3_ns, mhpmc4, mhpmc4_ns, mhpmc5, mhpmc5_ns, mhpmc6, mhpmc6_ns;</span></span>
<span id="L309"><span class="lineNum">     309</span> <span class="tlaUNC">           0 :    logic [31:0] mhpmc3h, mhpmc3h_ns, mhpmc4h, mhpmc4h_ns, mhpmc5h, mhpmc5h_ns, mhpmc6h, mhpmc6h_ns;</span></span>
<span id="L310"><span class="lineNum">     310</span> <span class="tlaUNC">           0 :    logic [9:0]  mhpme3, mhpme4, mhpme5, mhpme6;</span></span>
<span id="L311"><span class="lineNum">     311</span> <span class="tlaUNC">           0 :    logic [31:0] mrac;</span></span>
<span id="L312"><span class="lineNum">     312</span> <span class="tlaUNC">           0 :    logic [9:2] meihap;</span></span>
<span id="L313"><span class="lineNum">     313</span> <span class="tlaUNC">           0 :    logic [31:10] meivt;</span></span>
<span id="L314"><span class="lineNum">     314</span> <span class="tlaUNC">           0 :    logic [3:0] meicurpl_ns, meicurpl;</span></span>
<span id="L315"><span class="lineNum">     315</span> <span class="tlaUNC">           0 :    logic [3:0] meicidpl_ns, meicidpl;</span></span>
<span id="L316"><span class="lineNum">     316</span> <span class="tlaUNC">           0 :    logic [3:0] meipt_ns, meipt;</span></span>
<span id="L317"><span class="lineNum">     317</span> <span class="tlaUNC">           0 :    logic [31:0] mdseac;</span></span>
<span id="L318"><span class="lineNum">     318</span> <span class="tlaUNC">           0 :    logic mdseac_locked_ns, mdseac_locked_f, mdseac_en, nmi_lsu_detected;</span></span>
<span id="L319"><span class="lineNum">     319</span> <span class="tlaUNC">           0 :    logic [31:1] mepc_ns, mepc;</span></span>
<span id="L320"><span class="lineNum">     320</span> <span class="tlaUNC">           0 :    logic [31:1] dpc_ns, dpc;</span></span>
<span id="L321"><span class="lineNum">     321</span> <span class="tlaUNC">           0 :    logic [31:0] mcause_ns, mcause;</span></span>
<span id="L322"><span class="lineNum">     322</span> <span class="tlaUNC">           0 :    logic [3:0] mscause_ns, mscause, mscause_type;</span></span>
<span id="L323"><span class="lineNum">     323</span> <span class="tlaUNC">           0 :    logic [31:0] mtval_ns, mtval;</span></span>
<span id="L324"><span class="lineNum">     324</span> <span class="tlaUNC">           0 :    logic dec_pause_state_f, dec_tlu_wr_pause_r_d1, pause_expired_r, pause_expired_wb;</span></span>
<span id="L325"><span class="lineNum">     325</span> <span class="tlaGNC tlaBgGNC">           8 :    logic        tlu_flush_lower_r, tlu_flush_lower_r_d1;</span></span>
<span id="L326"><span class="lineNum">     326</span> <span class="tlaUNC tlaBgUNC">           0 :    logic [31:1] tlu_flush_path_r,  tlu_flush_path_r_d1;</span></span>
<span id="L327"><span class="lineNum">     327</span> <span class="tlaGNC tlaBgGNC">         450 :    logic i0_valid_wb;</span></span>
<span id="L328"><span class="lineNum">     328</span> <span class="tlaGNC">         454 :    logic tlu_i0_commit_cmt;</span></span>
<span id="L329"><span class="lineNum">     329</span> <span class="tlaUNC tlaBgUNC">           0 :    logic [31:1] vectored_path, interrupt_path;</span></span>
<span id="L330"><span class="lineNum">     330</span> <span class="tlaUNC">           0 :    logic [16:0] dicawics_ns, dicawics;</span></span>
<span id="L331"><span class="lineNum">     331</span> <span class="tlaUNC">           0 :    logic        wr_dicawics_r, wr_dicad0_r, wr_dicad1_r, wr_dicad0h_r;</span></span>
<span id="L332"><span class="lineNum">     332</span> <span class="tlaUNC">           0 :    logic [31:0] dicad0_ns, dicad0, dicad0h_ns, dicad0h;</span></span>
<span id="L333"><span class="lineNum">     333</span>              : </span>
<span id="L334"><span class="lineNum">     334</span> <span class="tlaUNC">           0 :    logic [6:0]  dicad1_ns, dicad1_raw;</span></span>
<span id="L335"><span class="lineNum">     335</span> <span class="tlaUNC">           0 :    logic [31:0] dicad1;</span></span>
<span id="L336"><span class="lineNum">     336</span> <span class="tlaUNC">           0 :    logic        ebreak_r, ebreak_to_debug_mode_r, ecall_r, illegal_r, mret_r, inst_acc_r, fence_i_r,</span></span>
<span id="L337"><span class="lineNum">     337</span> <span class="tlaUNC">           0 :                 ic_perr_r, iccm_sbecc_r, ebreak_to_debug_mode_r_d1, kill_ebreak_count_r, inst_acc_second_r;</span></span>
<span id="L338"><span class="lineNum">     338</span> <span class="tlaUNC">           0 :    logic ce_int_ready, ext_int_ready, timer_int_ready, soft_int_ready, int_timer0_int_ready, int_timer1_int_ready, mhwakeup_ready,</span></span>
<span id="L339"><span class="lineNum">     339</span> <span class="tlaUNC">           0 :          take_ext_int, take_ce_int, take_timer_int, take_soft_int, take_int_timer0_int, take_int_timer1_int, take_nmi, take_nmi_r_d1, int_timer0_int_possible, int_timer1_int_possible;</span></span>
<span id="L340"><span class="lineNum">     340</span> <span class="tlaGNC tlaBgGNC">           4 :    logic i0_exception_valid_r, interrupt_valid_r, i0_exception_valid_r_d1, interrupt_valid_r_d1, exc_or_int_valid_r, exc_or_int_valid_r_d1, mdccme_ce_req, miccme_ce_req, mice_ce_req;</span></span>
<span id="L341"><span class="lineNum">     341</span> <span class="tlaGNC">           4 :    logic synchronous_flush_r;</span></span>
<span id="L342"><span class="lineNum">     342</span> <span class="tlaUNC tlaBgUNC">           0 :    logic [4:0]  exc_cause_r, exc_cause_wb;</span></span>
<span id="L343"><span class="lineNum">     343</span> <span class="tlaGNC tlaBgGNC">         352 :    logic        mcyclel_cout, mcyclel_cout_f, mcyclela_cout;</span></span>
<span id="L344"><span class="lineNum">     344</span> <span class="tlaGNC">          88 :    logic [31:0] mcyclel_inc;</span></span>
<span id="L345"><span class="lineNum">     345</span> <span class="tlaUNC tlaBgUNC">           0 :    logic [31:0] mcycleh_inc;</span></span>
<span id="L346"><span class="lineNum">     346</span>              : </span>
<span id="L347"><span class="lineNum">     347</span> <span class="tlaGNC tlaBgGNC">         348 :    logic        minstretl_cout, minstretl_cout_f, minstret_enable, minstretl_cout_ns, minstretl_couta;</span></span>
<span id="L348"><span class="lineNum">     348</span>              : </span>
<span id="L349"><span class="lineNum">     349</span> <span class="tlaGNC">          86 :    logic [31:0] minstretl_inc, minstretl_read;</span></span>
<span id="L350"><span class="lineNum">     350</span> <span class="tlaUNC tlaBgUNC">           0 :    logic [31:0] minstreth_inc, minstreth_read;</span></span>
<span id="L351"><span class="lineNum">     351</span> <span class="tlaUNC">           0 :    logic [31:1] pc_r, pc_r_d1, npc_r, npc_r_d1;</span></span>
<span id="L352"><span class="lineNum">     352</span> <span class="tlaGNC tlaBgGNC">           8 :    logic valid_csr;</span></span>
<span id="L353"><span class="lineNum">     353</span> <span class="tlaUNC tlaBgUNC">           0 :    logic rfpc_i0_r;</span></span>
<span id="L354"><span class="lineNum">     354</span> <span class="tlaUNC">           0 :    logic lsu_i0_rfnpc_r;</span></span>
<span id="L355"><span class="lineNum">     355</span> <span class="tlaGNC tlaBgGNC">       44633 :    logic dec_tlu_br0_error_r, dec_tlu_br0_start_error_r, dec_tlu_br0_v_r;</span></span>
<span id="L356"><span class="lineNum">     356</span> <span class="tlaUNC tlaBgUNC">           0 :    logic lsu_i0_exc_r, lsu_i0_exc_r_raw, lsu_exc_ma_r, lsu_exc_acc_r, lsu_exc_st_r,</span></span>
<span id="L357"><span class="lineNum">     357</span> <span class="tlaGNC tlaBgGNC">           4 :          lsu_exc_valid_r, lsu_exc_valid_r_raw, lsu_exc_valid_r_d1, lsu_i0_exc_r_d1, block_interrupts;</span></span>
<span id="L358"><span class="lineNum">     358</span> <span class="tlaGNC">         454 :    logic i0_trigger_eval_r;</span></span>
<span id="L359"><span class="lineNum">     359</span>              : </span>
<span id="L360"><span class="lineNum">     360</span> <span class="tlaUNC tlaBgUNC">           0 :    logic request_debug_mode_r, request_debug_mode_r_d1, request_debug_mode_done, request_debug_mode_done_f;</span></span>
<span id="L361"><span class="lineNum">     361</span> <span class="tlaGNC tlaBgGNC">           4 :    logic take_halt, halt_taken, halt_taken_f, internal_dbg_halt_mode, dbg_tlu_halted_f, take_reset,</span></span>
<span id="L362"><span class="lineNum">     362</span> <span class="tlaUNC tlaBgUNC">           0 :          dbg_tlu_halted, core_empty, lsu_idle_any_f, ifu_miss_state_idle_f, resume_ack_ns,</span></span>
<span id="L363"><span class="lineNum">     363</span> <span class="tlaUNC">           0 :          debug_halt_req_f, debug_resume_req_f_raw, debug_resume_req_f, enter_debug_halt_req, dcsr_single_step_done, dcsr_single_step_done_f,</span></span>
<span id="L364"><span class="lineNum">     364</span> <span class="tlaUNC">           0 :          debug_halt_req_d1, debug_halt_req_ns, dcsr_single_step_running, dcsr_single_step_running_f, internal_dbg_halt_timers;</span></span>
<span id="L365"><span class="lineNum">     365</span>              : </span>
<span id="L366"><span class="lineNum">     366</span> <span class="tlaUNC">           0 :    logic [3:0] i0_trigger_r, trigger_action, trigger_enabled,</span></span>
<span id="L367"><span class="lineNum">     367</span> <span class="tlaUNC">           0 :                i0_trigger_chain_masked_r;</span></span>
<span id="L368"><span class="lineNum">     368</span> <span class="tlaUNC">           0 :    logic       i0_trigger_hit_r, i0_trigger_hit_raw_r, i0_trigger_action_r,</span></span>
<span id="L369"><span class="lineNum">     369</span> <span class="tlaUNC">           0 :                trigger_hit_r_d1,</span></span>
<span id="L370"><span class="lineNum">     370</span> <span class="tlaUNC">           0 :                mepc_trigger_hit_sel_pc_r;</span></span>
<span id="L371"><span class="lineNum">     371</span> <span class="tlaGNC tlaBgGNC">           2 :    logic [3:0] update_hit_bit_r, i0_iside_trigger_has_pri_r,i0trigger_qual_r, i0_lsu_trigger_has_pri_r;</span></span>
<span id="L372"><span class="lineNum">     372</span> <span class="tlaUNC tlaBgUNC">           0 :    logic cpu_halt_status, cpu_halt_ack, cpu_run_ack, ext_halt_pulse, i_cpu_halt_req_d1, i_cpu_run_req_d1;</span></span>
<span id="L373"><span class="lineNum">     373</span>              : </span>
<span id="L374"><span class="lineNum">     374</span> <span class="tlaUNC">           0 :    logic inst_acc_r_raw, trigger_hit_dmode_r, trigger_hit_dmode_r_d1;</span></span>
<span id="L375"><span class="lineNum">     375</span> <span class="tlaUNC">           0 :    logic [9:0] mcgc, mcgc_ns, mcgc_int;</span></span>
<span id="L376"><span class="lineNum">     376</span> <span class="tlaUNC">           0 :    logic [18:0] mfdc;</span></span>
<span id="L377"><span class="lineNum">     377</span> <span class="tlaUNC">           0 :    logic i_cpu_halt_req_sync_qual, i_cpu_run_req_sync_qual, pmu_fw_halt_req_ns, pmu_fw_halt_req_f, int_timer_stalled,</span></span>
<span id="L378"><span class="lineNum">     378</span> <span class="tlaUNC">           0 :          fw_halt_req, enter_pmu_fw_halt_req, pmu_fw_tlu_halted, pmu_fw_tlu_halted_f, internal_pmu_fw_halt_mode,</span></span>
<span id="L379"><span class="lineNum">     379</span> <span class="tlaUNC">           0 :          internal_pmu_fw_halt_mode_f, int_timer0_int_hold, int_timer1_int_hold, int_timer0_int_hold_f, int_timer1_int_hold_f;</span></span>
<span id="L380"><span class="lineNum">     380</span> <span class="tlaUNC">           0 :    logic nmi_int_delayed, nmi_int_detected;</span></span>
<span id="L381"><span class="lineNum">     381</span> <span class="tlaUNC">           0 :    logic [3:0] trigger_execute, trigger_data, trigger_store;</span></span>
<span id="L382"><span class="lineNum">     382</span> <span class="tlaUNC">           0 :    logic dec_tlu_pmu_fw_halted;</span></span>
<span id="L383"><span class="lineNum">     383</span>              : </span>
<span id="L384"><span class="lineNum">     384</span> <span class="tlaUNC">           0 :    logic mpc_run_state_ns, debug_brkpt_status_ns, mpc_debug_halt_ack_ns, mpc_debug_run_ack_ns, dbg_halt_state_ns, dbg_run_state_ns,</span></span>
<span id="L385"><span class="lineNum">     385</span> <span class="tlaUNC">           0 :          dbg_halt_state_f, mpc_debug_halt_req_sync_f, mpc_debug_run_req_sync_f, mpc_halt_state_f, mpc_halt_state_ns, mpc_run_state_f, debug_brkpt_status_f,</span></span>
<span id="L386"><span class="lineNum">     386</span> <span class="tlaUNC">           0 :          mpc_debug_halt_ack_f, mpc_debug_run_ack_f, dbg_run_state_f, mpc_debug_halt_req_sync_pulse,</span></span>
<span id="L387"><span class="lineNum">     387</span> <span class="tlaUNC">           0 :          mpc_debug_run_req_sync_pulse, debug_brkpt_valid, debug_halt_req, debug_resume_req, dec_tlu_mpc_halted_only_ns;</span></span>
<span id="L388"><span class="lineNum">     388</span> <span class="tlaUNC">           0 :    logic take_ext_int_start, ext_int_freeze, take_ext_int_start_d1, take_ext_int_start_d2,</span></span>
<span id="L389"><span class="lineNum">     389</span> <span class="tlaUNC">           0 :          take_ext_int_start_d3, ext_int_freeze_d1, ignore_ext_int_due_to_lsu_stall;</span></span>
<span id="L390"><span class="lineNum">     390</span> <span class="tlaUNC">           0 :    logic mcause_sel_nmi_store, mcause_sel_nmi_load, mcause_sel_nmi_ext, fast_int_meicpct;</span></span>
<span id="L391"><span class="lineNum">     391</span> <span class="tlaUNC">           0 :    logic [1:0] mcause_fir_error_type;</span></span>
<span id="L392"><span class="lineNum">     392</span> <span class="tlaUNC">           0 :    logic dbg_halt_req_held_ns, dbg_halt_req_held, dbg_halt_req_final;</span></span>
<span id="L393"><span class="lineNum">     393</span> <span class="tlaUNC">           0 :    logic iccm_repair_state_ns, iccm_repair_state_d1, iccm_repair_state_rfnpc;</span></span>
<span id="L394"><span class="lineNum">     394</span>              : </span>
<span id="L395"><span class="lineNum">     395</span>              : </span>
<span id="L396"><span class="lineNum">     396</span>              :    // internal timer, isolated for size reasons</span>
<span id="L397"><span class="lineNum">     397</span> <span class="tlaUNC">           0 :    logic [31:0] dec_timer_rddata_d;</span></span>
<span id="L398"><span class="lineNum">     398</span> <span class="tlaUNC">           0 :    logic dec_timer_read_d, dec_timer_t0_pulse, dec_timer_t1_pulse;</span></span>
<span id="L399"><span class="lineNum">     399</span>              : </span>
<span id="L400"><span class="lineNum">     400</span>              :    // PMP unit, isolated for size reasons</span>
<span id="L401"><span class="lineNum">     401</span> <span class="tlaUNC">           0 :    logic [31:0] dec_pmp_rddata_d;</span></span>
<span id="L402"><span class="lineNum">     402</span> <span class="tlaUNC">           0 :    logic dec_pmp_read_d;</span></span>
<span id="L403"><span class="lineNum">     403</span>              : </span>
<span id="L404"><span class="lineNum">     404</span> <span class="tlaUNC">           0 :    logic nmi_int_sync, timer_int_sync, soft_int_sync, i_cpu_halt_req_sync, i_cpu_run_req_sync, mpc_debug_halt_req_sync, mpc_debug_run_req_sync, mpc_debug_halt_req_sync_raw;</span></span>
<span id="L405"><span class="lineNum">     405</span> <span class="tlaGNC tlaBgGNC">       90550 :    logic csr_wr_clk;</span></span>
<span id="L406"><span class="lineNum">     406</span> <span class="tlaUNC tlaBgUNC">           0 :    logic e4e5_clk, e4_valid, e5_valid, e4e5_valid, internal_dbg_halt_mode_f, internal_dbg_halt_mode_f2;</span></span>
<span id="L407"><span class="lineNum">     407</span> <span class="tlaUNC">           0 :    logic lsu_pmu_load_external_r, lsu_pmu_store_external_r;</span></span>
<span id="L408"><span class="lineNum">     408</span> <span class="tlaUNC">           0 :    logic dec_tlu_flush_noredir_r_d1, dec_tlu_flush_pause_r_d1;</span></span>
<span id="L409"><span class="lineNum">     409</span> <span class="tlaUNC">           0 :    logic lsu_single_ecc_error_r;</span></span>
<span id="L410"><span class="lineNum">     410</span> <span class="tlaUNC">           0 :    logic [31:0] lsu_error_pkt_addr_r;</span></span>
<span id="L411"><span class="lineNum">     411</span> <span class="tlaGNC tlaBgGNC">           2 :    logic mcyclel_cout_in;</span></span>
<span id="L412"><span class="lineNum">     412</span> <span class="tlaGNC">         450 :    logic i0_valid_no_ebreak_ecall_r;</span></span>
<span id="L413"><span class="lineNum">     413</span> <span class="tlaGNC">         450 :    logic minstret_enable_f;</span></span>
<span id="L414"><span class="lineNum">     414</span> <span class="tlaGNC">           8 :    logic sel_exu_npc_r, sel_flush_npc_r, sel_hold_npc_r;</span></span>
<span id="L415"><span class="lineNum">     415</span> <span class="tlaGNC">         454 :    logic pc0_valid_r;</span></span>
<span id="L416"><span class="lineNum">     416</span> <span class="tlaUNC tlaBgUNC">           0 :    logic [15:0] mfdc_int, mfdc_ns;</span></span>
<span id="L417"><span class="lineNum">     417</span> <span class="tlaUNC">           0 :    logic [31:0] mrac_in;</span></span>
<span id="L418"><span class="lineNum">     418</span> <span class="tlaUNC">           0 :    logic [31:27] csr_sat;</span></span>
<span id="L419"><span class="lineNum">     419</span> <span class="tlaUNC">           0 :    logic [8:6] dcsr_cause;</span></span>
<span id="L420"><span class="lineNum">     420</span> <span class="tlaUNC">           0 :    logic enter_debug_halt_req_le, dcsr_cause_upgradeable;</span></span>
<span id="L421"><span class="lineNum">     421</span> <span class="tlaUNC">           0 :    logic icache_rd_valid, icache_wr_valid, icache_rd_valid_f, icache_wr_valid_f;</span></span>
<span id="L422"><span class="lineNum">     422</span> <span class="tlaUNC">           0 :    logic [3:0]      mhpmc_inc_r, mhpmc_inc_r_d1;</span></span>
<span id="L423"><span class="lineNum">     423</span>              : </span>
<span id="L424"><span class="lineNum">     424</span> <span class="tlaUNC">           0 :    logic [3:0][9:0] mhpme_vec;</span></span>
<span id="L425"><span class="lineNum">     425</span> <span class="tlaUNC">           0 :    logic            mhpmc3_wr_en0, mhpmc3_wr_en1, mhpmc3_wr_en;</span></span>
<span id="L426"><span class="lineNum">     426</span> <span class="tlaUNC">           0 :    logic            mhpmc4_wr_en0, mhpmc4_wr_en1, mhpmc4_wr_en;</span></span>
<span id="L427"><span class="lineNum">     427</span> <span class="tlaUNC">           0 :    logic            mhpmc5_wr_en0, mhpmc5_wr_en1, mhpmc5_wr_en;</span></span>
<span id="L428"><span class="lineNum">     428</span> <span class="tlaUNC">           0 :    logic            mhpmc6_wr_en0, mhpmc6_wr_en1, mhpmc6_wr_en;</span></span>
<span id="L429"><span class="lineNum">     429</span> <span class="tlaUNC">           0 :    logic            mhpmc3h_wr_en0, mhpmc3h_wr_en;</span></span>
<span id="L430"><span class="lineNum">     430</span> <span class="tlaUNC">           0 :    logic            mhpmc4h_wr_en0, mhpmc4h_wr_en;</span></span>
<span id="L431"><span class="lineNum">     431</span> <span class="tlaUNC">           0 :    logic            mhpmc5h_wr_en0, mhpmc5h_wr_en;</span></span>
<span id="L432"><span class="lineNum">     432</span> <span class="tlaUNC">           0 :    logic            mhpmc6h_wr_en0, mhpmc6h_wr_en;</span></span>
<span id="L433"><span class="lineNum">     433</span> <span class="tlaUNC">           0 :    logic [63:0]     mhpmc3_incr, mhpmc4_incr, mhpmc5_incr, mhpmc6_incr;</span></span>
<span id="L434"><span class="lineNum">     434</span> <span class="tlaGNC tlaBgGNC">           4 :    logic perfcnt_halted_d1, zero_event_r;</span></span>
<span id="L435"><span class="lineNum">     435</span> <span class="tlaUNC tlaBgUNC">           0 :    logic [3:0] perfcnt_during_sleep;</span></span>
<span id="L436"><span class="lineNum">     436</span> <span class="tlaUNC">           0 :    logic [9:0] event_r;</span></span>
<span id="L437"><span class="lineNum">     437</span>              : </span>
<span id="L438"><span class="lineNum">     438</span> <span class="tlaGNC tlaBgGNC">         368 :    el2_inst_pkt_t pmu_i0_itype_qual;</span></span>
<span id="L439"><span class="lineNum">     439</span>              : </span>
<span id="L440"><span class="lineNum">     440</span> <span class="tlaGNC">           8 :    logic dec_csr_wen_r_mod;</span></span>
<span id="L441"><span class="lineNum">     441</span>              : </span>
<span id="L442"><span class="lineNum">     442</span> <span class="tlaGNC">           4 :    logic flush_clkvalid;</span></span>
<span id="L443"><span class="lineNum">     443</span> <span class="tlaUNC tlaBgUNC">           0 :    logic sel_fir_addr;</span></span>
<span id="L444"><span class="lineNum">     444</span> <span class="tlaUNC">           0 :    logic wr_mie_r;</span></span>
<span id="L445"><span class="lineNum">     445</span> <span class="tlaUNC">           0 :    logic mtval_capture_pc_r;</span></span>
<span id="L446"><span class="lineNum">     446</span> <span class="tlaUNC">           0 :    logic mtval_capture_pc_plus2_r;</span></span>
<span id="L447"><span class="lineNum">     447</span> <span class="tlaGNC tlaBgGNC">           4 :    logic mtval_capture_inst_r;</span></span>
<span id="L448"><span class="lineNum">     448</span> <span class="tlaUNC tlaBgUNC">           0 :    logic mtval_capture_lsu_r;</span></span>
<span id="L449"><span class="lineNum">     449</span> <span class="tlaUNC">           0 :    logic mtval_clear_r;</span></span>
<span id="L450"><span class="lineNum">     450</span> <span class="tlaUNC">           0 :    logic wr_mcgc_r;</span></span>
<span id="L451"><span class="lineNum">     451</span> <span class="tlaGNC tlaBgGNC">           4 :    logic wr_mfdc_r;</span></span>
<span id="L452"><span class="lineNum">     452</span> <span class="tlaUNC tlaBgUNC">           0 :    logic wr_mdeau_r;</span></span>
<span id="L453"><span class="lineNum">     453</span> <span class="tlaUNC">           0 :    logic trigger_hit_for_dscr_cause_r_d1;</span></span>
<span id="L454"><span class="lineNum">     454</span> <span class="tlaUNC">           0 :    logic conditionally_illegal;</span></span>
<span id="L455"><span class="lineNum">     455</span>              : </span>
<span id="L456"><span class="lineNum">     456</span> <span class="tlaGNC tlaBgGNC">           2 :    logic  [3:0] ifu_mscause ;</span></span>
<span id="L457"><span class="lineNum">     457</span> <span class="tlaUNC tlaBgUNC">           0 :    logic        ifu_ic_error_start_f, ifu_iccm_rd_ecc_single_err_f;</span></span>
<span id="L458"><span class="lineNum">     458</span>              : </span>
<span id="L459"><span class="lineNum">     459</span>              :    // CSR address decoder</span>
<span id="L460"><span class="lineNum">     460</span>              : </span>
<span id="L461"><span class="lineNum">     461</span>              : // files "csrdecode_m" (machine mode only) and "csrdecode_mu" (machine mode plus</span>
<span id="L462"><span class="lineNum">     462</span>              : // user mode) are human readable that have all of the CSR decodes defined and</span>
<span id="L463"><span class="lineNum">     463</span>              : // are part of the git repo. Modify these files as needed.</span>
<span id="L464"><span class="lineNum">     464</span>              : </span>
<span id="L465"><span class="lineNum">     465</span>              : // to generate all the equations below from "csrdecode" except legal equation:</span>
<span id="L466"><span class="lineNum">     466</span>              : </span>
<span id="L467"><span class="lineNum">     467</span>              : // 1) coredecode -in csrdecode &gt; corecsrdecode.e</span>
<span id="L468"><span class="lineNum">     468</span>              : </span>
<span id="L469"><span class="lineNum">     469</span>              : // 2) espresso -Dso -oeqntott &lt; corecsrdecode.e | addassign &gt; csrequations</span>
<span id="L470"><span class="lineNum">     470</span>              : </span>
<span id="L471"><span class="lineNum">     471</span>              : // to generate the legal CSR equation below:</span>
<span id="L472"><span class="lineNum">     472</span>              : </span>
<span id="L473"><span class="lineNum">     473</span>              : // 1) coredecode -in csrdecode -legal &gt; csrlegal.e</span>
<span id="L474"><span class="lineNum">     474</span>              : </span>
<span id="L475"><span class="lineNum">     475</span>              : // 2) espresso -Dso -oeqntott &lt; csrlegal.e | addassign &gt; csrlegal_equation</span>
<span id="L476"><span class="lineNum">     476</span>              : </span>
<span id="L477"><span class="lineNum">     477</span>              : // coredecode -in csrdecode &gt; corecsrdecode.e; espresso -Dso -oeqntott &lt; corecsrdecode.e | addassign &gt; csrequations; coredecode -in csrdecode -legal &gt; csrlegal.e; espresso -Dso -oeqntott csrlegal.e | addassign &gt; csrlegal_equation</span>
<span id="L478"><span class="lineNum">     478</span>              : </span>
<span id="L479"><span class="lineNum">     479</span>              : `ifdef RV_USER_MODE</span>
<span id="L480"><span class="lineNum">     480</span>              : </span>
<span id="L481"><span class="lineNum">     481</span>              :    `include "el2_dec_csr_equ_mu.svh"</span>
<span id="L482"><span class="lineNum">     482</span>              : </span>
<span id="L483"><span class="lineNum">     483</span>              :    logic  csr_acc_r;    // CSR access error</span>
<span id="L484"><span class="lineNum">     484</span>              :    logic  csr_wr_usr_r; // Write to an unprivileged/user-level CSR</span>
<span id="L485"><span class="lineNum">     485</span>              :    logic  csr_rd_usr_r; // REad from an unprivileged/user-level CSR</span>
<span id="L486"><span class="lineNum">     486</span>              : </span>
<span id="L487"><span class="lineNum">     487</span>              : `else</span>
<span id="L488"><span class="lineNum">     488</span>              : </span>
<span id="L489"><span class="lineNum">     489</span>              :    `include "el2_dec_csr_equ_m.svh"</span>
<span id="L490"><span class="lineNum">     490</span>              : </span>
<span id="L491"><span class="lineNum">     491</span>              : `endif</span>
<span id="L492"><span class="lineNum">     492</span>              : </span>
<span id="L493"><span class="lineNum">     493</span>              :    el2_dec_timer_ctl  #(.pt(pt)) int_timers(.*);</span>
<span id="L494"><span class="lineNum">     494</span>              :    // end of internal timers</span>
<span id="L495"><span class="lineNum">     495</span>              : </span>
<span id="L496"><span class="lineNum">     496</span>              :    el2_dec_pmp_ctl  #(.pt(pt)) pmp(.*);</span>
<span id="L497"><span class="lineNum">     497</span>              :    // end of pmp</span>
<span id="L498"><span class="lineNum">     498</span>              : </span>
<span id="L499"><span class="lineNum">     499</span>              :    assign clk_override = dec_tlu_dec_clk_override;</span>
<span id="L500"><span class="lineNum">     500</span>              : </span>
<span id="L501"><span class="lineNum">     501</span>              :    // Async inputs to the core have to be sync'd to the core clock.</span>
<span id="L502"><span class="lineNum">     502</span>              :    rvsyncss #(7) syncro_ff(.*,</span>
<span id="L503"><span class="lineNum">     503</span>              :                            .clk(free_clk),</span>
<span id="L504"><span class="lineNum">     504</span>              :                            .din ({nmi_int,      timer_int,      soft_int,      i_cpu_halt_req,      i_cpu_run_req,      mpc_debug_halt_req,          mpc_debug_run_req}),</span>
<span id="L505"><span class="lineNum">     505</span>              :                            .dout({nmi_int_sync, timer_int_sync, soft_int_sync, i_cpu_halt_req_sync, i_cpu_run_req_sync, mpc_debug_halt_req_sync_raw, mpc_debug_run_req_sync}));</span>
<span id="L506"><span class="lineNum">     506</span>              : </span>
<span id="L507"><span class="lineNum">     507</span>              :    // for CSRs that have inpipe writes only</span>
<span id="L508"><span class="lineNum">     508</span>              : </span>
<span id="L509"><span class="lineNum">     509</span>              :    rvoclkhdr csrwr_r_cgc   ( .en(dec_csr_wen_r_mod | clk_override), .l1clk(csr_wr_clk), .* );</span>
<span id="L510"><span class="lineNum">     510</span>              : </span>
<span id="L511"><span class="lineNum">     511</span>              :    assign e4_valid = dec_tlu_i0_valid_r;</span>
<span id="L512"><span class="lineNum">     512</span>              :    assign e4e5_valid = e4_valid | e5_valid;</span>
<span id="L513"><span class="lineNum">     513</span>              :    assign flush_clkvalid = internal_dbg_halt_mode_f | i_cpu_run_req_d1 | interrupt_valid_r | interrupt_valid_r_d1 |</span>
<span id="L514"><span class="lineNum">     514</span>              :                            reset_delayed | pause_expired_r | pause_expired_wb | ic_perr_r | iccm_sbecc_r |</span>
<span id="L515"><span class="lineNum">     515</span>              :                            clk_override;</span>
<span id="L516"><span class="lineNum">     516</span>              :    rvoclkhdr e4e5_cgc     ( .en(e4e5_valid | clk_override), .l1clk(e4e5_clk), .* );</span>
<span id="L517"><span class="lineNum">     517</span>              :    rvoclkhdr e4e5_int_cgc ( .en(e4e5_valid | flush_clkvalid), .l1clk(e4e5_int_clk), .* );</span>
<span id="L518"><span class="lineNum">     518</span>              : </span>
<span id="L519"><span class="lineNum">     519</span>              :    rvdffie #(11)  freeff (.*, .clk(free_l2clk),</span>
<span id="L520"><span class="lineNum">     520</span>              :                           .din ({ifu_ic_error_start, ifu_iccm_rd_ecc_single_err, iccm_repair_state_ns, e4_valid, internal_dbg_halt_mode,</span>
<span id="L521"><span class="lineNum">     521</span>              :                                  lsu_pmu_load_external_m, lsu_pmu_store_external_m, tlu_flush_lower_r,  tlu_i0_kill_writeb_r,</span>
<span id="L522"><span class="lineNum">     522</span>              :                                  internal_dbg_halt_mode_f, force_halt}),</span>
<span id="L523"><span class="lineNum">     523</span>              :                           .dout({ifu_ic_error_start_f, ifu_iccm_rd_ecc_single_err_f, iccm_repair_state_d1, e5_valid, internal_dbg_halt_mode_f,</span>
<span id="L524"><span class="lineNum">     524</span>              :                                  lsu_pmu_load_external_r, lsu_pmu_store_external_r, tlu_flush_lower_r_d1, dec_tlu_i0_kill_writeb_wb,</span>
<span id="L525"><span class="lineNum">     525</span>              :                                  internal_dbg_halt_mode_f2, dec_tlu_force_halt}));</span>
<span id="L526"><span class="lineNum">     526</span>              : </span>
<span id="L527"><span class="lineNum">     527</span>              :    assign dec_tlu_i0_kill_writeb_r = tlu_i0_kill_writeb_r;</span>
<span id="L528"><span class="lineNum">     528</span>              : </span>
<span id="L529"><span class="lineNum">     529</span>              :    assign nmi_int_detected = (nmi_int_sync &amp; ~nmi_int_delayed) | nmi_lsu_detected | (nmi_int_detected_f &amp; ~take_nmi_r_d1) | nmi_fir_type;</span>
<span id="L530"><span class="lineNum">     530</span>              :    // if the first nmi is a lsu type, note it. If there's already an nmi pending, ignore. Simultaneous with FIR, drop.</span>
<span id="L531"><span class="lineNum">     531</span>              :    assign nmi_lsu_load_type  = (nmi_lsu_detected &amp; lsu_imprecise_error_load_any &amp;  ~(nmi_int_detected_f &amp; ~take_nmi_r_d1)) |</span>
<span id="L532"><span class="lineNum">     532</span>              :                                (nmi_lsu_load_type_f  &amp; ~take_nmi_r_d1);</span>
<span id="L533"><span class="lineNum">     533</span>              :    assign nmi_lsu_store_type = (nmi_lsu_detected &amp; lsu_imprecise_error_store_any &amp; ~(nmi_int_detected_f &amp; ~take_nmi_r_d1)) |</span>
<span id="L534"><span class="lineNum">     534</span>              :                                (nmi_lsu_store_type_f &amp; ~take_nmi_r_d1);</span>
<span id="L535"><span class="lineNum">     535</span>              : </span>
<span id="L536"><span class="lineNum">     536</span>              :    assign nmi_fir_type = ~nmi_int_detected_f &amp; take_ext_int_start_d3 &amp; |lsu_fir_error[1:0];</span>
<span id="L537"><span class="lineNum">     537</span>              : </span>
<span id="L538"><span class="lineNum">     538</span>              :    // Filter subsequent bus errors after the first, until the lock on MDSEAC is cleared</span>
<span id="L539"><span class="lineNum">     539</span>              :    assign nmi_lsu_detected = ~mdseac_locked_f &amp; (lsu_imprecise_error_load_any | lsu_imprecise_error_store_any) &amp; ~nmi_fir_type;</span>
<span id="L540"><span class="lineNum">     540</span>              : </span>
<span id="L541"><span class="lineNum">     541</span>              : </span>
<span id="L542"><span class="lineNum">     542</span>              : localparam MSTATUS_MIE   = 0;</span>
<span id="L543"><span class="lineNum">     543</span>              : localparam int MSTATUS_MPIE  = 1;</span>
<span id="L544"><span class="lineNum">     544</span>              : `ifdef RV_USER_MODE</span>
<span id="L545"><span class="lineNum">     545</span>              : localparam MSTATUS_MPP   = 2;</span>
<span id="L546"><span class="lineNum">     546</span>              : localparam MSTATUS_MPRV  = 3;</span>
<span id="L547"><span class="lineNum">     547</span>              : `endif</span>
<span id="L548"><span class="lineNum">     548</span>              : </span>
<span id="L549"><span class="lineNum">     549</span>              : localparam MIP_MCEIP     = 5;</span>
<span id="L550"><span class="lineNum">     550</span>              : localparam MIP_MITIP0    = 4;</span>
<span id="L551"><span class="lineNum">     551</span>              : localparam MIP_MITIP1    = 3;</span>
<span id="L552"><span class="lineNum">     552</span>              : localparam MIP_MEIP      = 2;</span>
<span id="L553"><span class="lineNum">     553</span>              : localparam MIP_MTIP      = 1;</span>
<span id="L554"><span class="lineNum">     554</span>              : localparam MIP_MSIP      = 0;</span>
<span id="L555"><span class="lineNum">     555</span>              : </span>
<span id="L556"><span class="lineNum">     556</span>              : localparam MIE_MCEIE     = 5;</span>
<span id="L557"><span class="lineNum">     557</span>              : localparam MIE_MITIE0    = 4;</span>
<span id="L558"><span class="lineNum">     558</span>              : localparam MIE_MITIE1    = 3;</span>
<span id="L559"><span class="lineNum">     559</span>              : localparam MIE_MEIE      = 2;</span>
<span id="L560"><span class="lineNum">     560</span>              : localparam MIE_MTIE      = 1;</span>
<span id="L561"><span class="lineNum">     561</span>              : localparam MIE_MSIE      = 0;</span>
<span id="L562"><span class="lineNum">     562</span>              : </span>
<span id="L563"><span class="lineNum">     563</span>              : localparam DCSR_EBREAKM  = 15;</span>
<span id="L564"><span class="lineNum">     564</span>              : localparam DCSR_STEPIE   = 11;</span>
<span id="L565"><span class="lineNum">     565</span>              : localparam DCSR_STOPC    = 10;</span>
<span id="L566"><span class="lineNum">     566</span>              : localparam DCSR_STEP     = 2;</span>
<span id="L567"><span class="lineNum">     567</span>              : </span>
<span id="L568"><span class="lineNum">     568</span>              : `ifdef RV_USER_MODE</span>
<span id="L569"><span class="lineNum">     569</span>              : localparam MCOUNTEREN_CY   = 0;</span>
<span id="L570"><span class="lineNum">     570</span>              : localparam MCOUNTEREN_IR   = 1;</span>
<span id="L571"><span class="lineNum">     571</span>              : localparam MCOUNTEREN_HPM3 = 2;</span>
<span id="L572"><span class="lineNum">     572</span>              : localparam MCOUNTEREN_HPM4 = 3;</span>
<span id="L573"><span class="lineNum">     573</span>              : localparam MCOUNTEREN_HPM5 = 4;</span>
<span id="L574"><span class="lineNum">     574</span>              : localparam MCOUNTEREN_HPM6 = 5;</span>
<span id="L575"><span class="lineNum">     575</span>              : </span>
<span id="L576"><span class="lineNum">     576</span>              : localparam MSECCFG_RLB   = 2;</span>
<span id="L577"><span class="lineNum">     577</span>              : localparam MSECCFG_MMWP  = 1;</span>
<span id="L578"><span class="lineNum">     578</span>              : localparam MSECCFG_MML   = 0;</span>
<span id="L579"><span class="lineNum">     579</span>              : `endif</span>
<span id="L580"><span class="lineNum">     580</span>              : </span>
<span id="L581"><span class="lineNum">     581</span>              :    assign reset_delayed = reset_detect ^ reset_detected;</span>
<span id="L582"><span class="lineNum">     582</span>              : </span>
<span id="L583"><span class="lineNum">     583</span>              :    // ----------------------------------------------------------------------</span>
<span id="L584"><span class="lineNum">     584</span>              :    // MPC halt</span>
<span id="L585"><span class="lineNum">     585</span>              :    // - can interact with debugger halt and v-v</span>
<span id="L586"><span class="lineNum">     586</span>              : </span>
<span id="L587"><span class="lineNum">     587</span>              :    // fast ints in progress have priority</span>
<span id="L588"><span class="lineNum">     588</span>              :    assign mpc_debug_halt_req_sync = mpc_debug_halt_req_sync_raw &amp; ~ext_int_freeze_d1;</span>
<span id="L589"><span class="lineNum">     589</span>              : </span>
<span id="L590"><span class="lineNum">     590</span>              :     rvdffie #(16)  mpvhalt_ff (.*, .clk(free_l2clk),</span>
<span id="L591"><span class="lineNum">     591</span>              :                                  .din({1'b1, reset_detect,</span>
<span id="L592"><span class="lineNum">     592</span>              :                                        nmi_int_sync, nmi_int_detected, nmi_lsu_load_type, nmi_lsu_store_type,</span>
<span id="L593"><span class="lineNum">     593</span>              :                                        mpc_debug_halt_req_sync, mpc_debug_run_req_sync,</span>
<span id="L594"><span class="lineNum">     594</span>              :                                        mpc_halt_state_ns, mpc_run_state_ns, debug_brkpt_status_ns,</span>
<span id="L595"><span class="lineNum">     595</span>              :                                        mpc_debug_halt_ack_ns, mpc_debug_run_ack_ns,</span>
<span id="L596"><span class="lineNum">     596</span>              :                                        dbg_halt_state_ns, dbg_run_state_ns,</span>
<span id="L597"><span class="lineNum">     597</span>              :                                        dec_tlu_mpc_halted_only_ns}),</span>
<span id="L598"><span class="lineNum">     598</span>              :                                 .dout({reset_detect, reset_detected,</span>
<span id="L599"><span class="lineNum">     599</span>              :                                        nmi_int_delayed, nmi_int_detected_f, nmi_lsu_load_type_f, nmi_lsu_store_type_f,</span>
<span id="L600"><span class="lineNum">     600</span>              :                                        mpc_debug_halt_req_sync_f, mpc_debug_run_req_sync_f,</span>
<span id="L601"><span class="lineNum">     601</span>              :                                        mpc_halt_state_f, mpc_run_state_f, debug_brkpt_status_f,</span>
<span id="L602"><span class="lineNum">     602</span>              :                                        mpc_debug_halt_ack_f, mpc_debug_run_ack_f,</span>
<span id="L603"><span class="lineNum">     603</span>              :                                        dbg_halt_state_f, dbg_run_state_f,</span>
<span id="L604"><span class="lineNum">     604</span>              :                                        dec_tlu_mpc_halted_only}));</span>
<span id="L605"><span class="lineNum">     605</span>              : </span>
<span id="L606"><span class="lineNum">     606</span>              :    // turn level sensitive requests into pulses</span>
<span id="L607"><span class="lineNum">     607</span>              :    assign mpc_debug_halt_req_sync_pulse = mpc_debug_halt_req_sync &amp; ~mpc_debug_halt_req_sync_f;</span>
<span id="L608"><span class="lineNum">     608</span>              :    assign mpc_debug_run_req_sync_pulse = mpc_debug_run_req_sync &amp; ~mpc_debug_run_req_sync_f;</span>
<span id="L609"><span class="lineNum">     609</span>              : </span>
<span id="L610"><span class="lineNum">     610</span>              :    // states</span>
<span id="L611"><span class="lineNum">     611</span>              :    assign mpc_halt_state_ns = (mpc_halt_state_f | mpc_debug_halt_req_sync_pulse | (reset_delayed &amp; ~mpc_reset_run_req)) &amp; ~mpc_debug_run_req_sync;</span>
<span id="L612"><span class="lineNum">     612</span>              :    assign mpc_run_state_ns = (mpc_run_state_f | (mpc_debug_run_req_sync_pulse &amp; ~mpc_debug_run_ack_f)) &amp; (internal_dbg_halt_mode_f &amp; ~dcsr_single_step_running_f);</span>
<span id="L613"><span class="lineNum">     613</span>              : </span>
<span id="L614"><span class="lineNum">     614</span>              :    // note, MPC halt can allow the jtag debugger to just start sending commands. When that happens, set the interal debugger halt state to prevent</span>
<span id="L615"><span class="lineNum">     615</span>              :    // MPC run from starting the core.</span>
<span id="L616"><span class="lineNum">     616</span>              :    assign dbg_halt_state_ns = (dbg_halt_state_f | (dbg_halt_req_final | dcsr_single_step_done_f | trigger_hit_dmode_r_d1 | ebreak_to_debug_mode_r_d1)) &amp; ~dbg_resume_req;</span>
<span id="L617"><span class="lineNum">     617</span>              :    assign dbg_run_state_ns = (dbg_run_state_f | dbg_resume_req) &amp; (internal_dbg_halt_mode_f &amp; ~dcsr_single_step_running_f);</span>
<span id="L618"><span class="lineNum">     618</span>              : </span>
<span id="L619"><span class="lineNum">     619</span>              :    // tell dbg we are only MPC halted</span>
<span id="L620"><span class="lineNum">     620</span>              :    assign dec_tlu_mpc_halted_only_ns = ~dbg_halt_state_f &amp; mpc_halt_state_f;</span>
<span id="L621"><span class="lineNum">     621</span>              : </span>
<span id="L622"><span class="lineNum">     622</span>              :    // this asserts from detection of bkpt until after we leave debug mode</span>
<span id="L623"><span class="lineNum">     623</span>              :    assign debug_brkpt_valid = ebreak_to_debug_mode_r_d1 | trigger_hit_dmode_r_d1;</span>
<span id="L624"><span class="lineNum">     624</span>              :    assign debug_brkpt_status_ns = (debug_brkpt_valid | debug_brkpt_status_f) &amp; (internal_dbg_halt_mode &amp; ~dcsr_single_step_running_f);</span>
<span id="L625"><span class="lineNum">     625</span>              : </span>
<span id="L626"><span class="lineNum">     626</span>              :    // acks back to interface</span>
<span id="L627"><span class="lineNum">     627</span>              :    assign mpc_debug_halt_ack_ns = (mpc_halt_state_f &amp; internal_dbg_halt_mode_f &amp; mpc_debug_halt_req_sync &amp; core_empty) | (mpc_debug_halt_ack_f &amp; mpc_debug_halt_req_sync);</span>
<span id="L628"><span class="lineNum">     628</span>              :    assign mpc_debug_run_ack_ns = (mpc_debug_run_req_sync &amp; ~internal_dbg_halt_mode &amp; ~mpc_debug_halt_req_sync) | (mpc_debug_run_ack_f &amp; mpc_debug_run_req_sync) ;</span>
<span id="L629"><span class="lineNum">     629</span>              : </span>
<span id="L630"><span class="lineNum">     630</span>              :    // Pins</span>
<span id="L631"><span class="lineNum">     631</span>              :    assign mpc_debug_halt_ack = mpc_debug_halt_ack_f;</span>
<span id="L632"><span class="lineNum">     632</span>              :    assign mpc_debug_run_ack = mpc_debug_run_ack_f;</span>
<span id="L633"><span class="lineNum">     633</span>              :    assign debug_brkpt_status = debug_brkpt_status_f;</span>
<span id="L634"><span class="lineNum">     634</span>              : </span>
<span id="L635"><span class="lineNum">     635</span>              :    // DBG halt req is a pulse, fast ext int in progress has priority</span>
<span id="L636"><span class="lineNum">     636</span>              :    assign dbg_halt_req_held_ns = (dbg_halt_req | dbg_halt_req_held) &amp; ext_int_freeze_d1;</span>
<span id="L637"><span class="lineNum">     637</span>              :    assign dbg_halt_req_final = (dbg_halt_req | dbg_halt_req_held) &amp; ~ext_int_freeze_d1;</span>
<span id="L638"><span class="lineNum">     638</span>              : </span>
<span id="L639"><span class="lineNum">     639</span>              :    // combine MPC and DBG halt requests</span>
<span id="L640"><span class="lineNum">     640</span>              :    assign debug_halt_req = (dbg_halt_req_final | mpc_debug_halt_req_sync | (reset_delayed &amp; ~mpc_reset_run_req)) &amp; ~internal_dbg_halt_mode_f &amp; ~ext_int_freeze_d1;</span>
<span id="L641"><span class="lineNum">     641</span>              : </span>
<span id="L642"><span class="lineNum">     642</span>              :    assign debug_resume_req = ~debug_resume_req_f &amp;  // squash back to back resumes</span>
<span id="L643"><span class="lineNum">     643</span>              :                              ((mpc_run_state_ns &amp; ~dbg_halt_state_ns) |  // MPC run req</span>
<span id="L644"><span class="lineNum">     644</span>              :                               (dbg_run_state_ns &amp; ~mpc_halt_state_ns)); // dbg request is a pulse</span>
<span id="L645"><span class="lineNum">     645</span>              : </span>
<span id="L646"><span class="lineNum">     646</span>              : </span>
<span id="L647"><span class="lineNum">     647</span>              :    // HALT</span>
<span id="L648"><span class="lineNum">     648</span>              :    // dbg/pmu/fw requests halt, service as soon as lsu is not blocking interrupts</span>
<span id="L649"><span class="lineNum">     649</span>              :    assign take_halt = (debug_halt_req_f | pmu_fw_halt_req_f) &amp; ~synchronous_flush_r &amp; ~mret_r &amp; ~halt_taken_f &amp; ~dec_tlu_flush_noredir_r_d1 &amp; ~take_reset;</span>
<span id="L650"><span class="lineNum">     650</span>              : </span>
<span id="L651"><span class="lineNum">     651</span>              :    // hold after we take a halt, so we don't keep taking halts</span>
<span id="L652"><span class="lineNum">     652</span>              :    assign halt_taken = (dec_tlu_flush_noredir_r_d1 &amp; ~dec_tlu_flush_pause_r_d1 &amp; ~take_ext_int_start_d1) | (halt_taken_f &amp; ~dbg_tlu_halted_f &amp; ~pmu_fw_tlu_halted_f &amp; ~interrupt_valid_r_d1);</span>
<span id="L653"><span class="lineNum">     653</span>              : </span>
<span id="L654"><span class="lineNum">     654</span>              :    // After doing halt flush (RFNPC) wait until core is idle before asserting a particular halt mode</span>
<span id="L655"><span class="lineNum">     655</span>              :    // It takes a cycle for mb_empty to assert after a fetch, take_halt covers that cycle</span>
<span id="L656"><span class="lineNum">     656</span>              :    assign core_empty = force_halt |</span>
<span id="L657"><span class="lineNum">     657</span>              :                        (lsu_idle_any &amp; lsu_idle_any_f &amp; ifu_miss_state_idle &amp; ifu_miss_state_idle_f &amp; ~debug_halt_req &amp; ~debug_halt_req_d1 &amp; ~dec_div_active);</span>
<span id="L658"><span class="lineNum">     658</span>              : </span>
<span id="L659"><span class="lineNum">     659</span>              :    assign dec_tlu_core_empty = core_empty;</span>
<span id="L660"><span class="lineNum">     660</span>              : </span>
<span id="L661"><span class="lineNum">     661</span>              : //--------------------------------------------------------------------------------</span>
<span id="L662"><span class="lineNum">     662</span>              : // Debug start</span>
<span id="L663"><span class="lineNum">     663</span>              : //</span>
<span id="L664"><span class="lineNum">     664</span>              : </span>
<span id="L665"><span class="lineNum">     665</span>              :    assign enter_debug_halt_req = (~internal_dbg_halt_mode_f &amp; debug_halt_req) | dcsr_single_step_done_f | trigger_hit_dmode_r_d1 | ebreak_to_debug_mode_r_d1;</span>
<span id="L666"><span class="lineNum">     666</span>              : </span>
<span id="L667"><span class="lineNum">     667</span>              :    // dbg halt state active from request until non-step resume</span>
<span id="L668"><span class="lineNum">     668</span>              :    assign internal_dbg_halt_mode = debug_halt_req_ns | (internal_dbg_halt_mode_f &amp; ~(debug_resume_req_f &amp; ~dcsr[DCSR_STEP]));</span>
<span id="L669"><span class="lineNum">     669</span>              :    // dbg halt can access csrs as long as we are not stepping</span>
<span id="L670"><span class="lineNum">     670</span>              :    assign allow_dbg_halt_csr_write = internal_dbg_halt_mode_f &amp; ~dcsr_single_step_running_f;</span>
<span id="L671"><span class="lineNum">     671</span>              : </span>
<span id="L672"><span class="lineNum">     672</span>              : </span>
<span id="L673"><span class="lineNum">     673</span>              :    // hold debug_halt_req_ns high until we enter debug halt</span>
<span id="L674"><span class="lineNum">     674</span>              :    assign debug_halt_req_ns = enter_debug_halt_req | (debug_halt_req_f &amp; ~dbg_tlu_halted);</span>
<span id="L675"><span class="lineNum">     675</span>              : </span>
<span id="L676"><span class="lineNum">     676</span>              :    assign dbg_tlu_halted = (debug_halt_req_f &amp; core_empty &amp; halt_taken) | (dbg_tlu_halted_f &amp; ~debug_resume_req_f);</span>
<span id="L677"><span class="lineNum">     677</span>              : </span>
<span id="L678"><span class="lineNum">     678</span>              :    assign resume_ack_ns = (debug_resume_req_f &amp; dbg_tlu_halted_f &amp; dbg_run_state_ns);</span>
<span id="L679"><span class="lineNum">     679</span>              : </span>
<span id="L680"><span class="lineNum">     680</span>              :    assign dcsr_single_step_done = dec_tlu_i0_valid_r &amp; ~dec_tlu_dbg_halted &amp; dcsr[DCSR_STEP] &amp; ~rfpc_i0_r;</span>
<span id="L681"><span class="lineNum">     681</span>              : </span>
<span id="L682"><span class="lineNum">     682</span>              :    assign dcsr_single_step_running = (debug_resume_req_f &amp; dcsr[DCSR_STEP]) | (dcsr_single_step_running_f &amp; ~dcsr_single_step_done_f);</span>
<span id="L683"><span class="lineNum">     683</span>              : </span>
<span id="L684"><span class="lineNum">     684</span>              :    assign dbg_cmd_done_ns = dec_tlu_i0_valid_r &amp; dec_tlu_dbg_halted;</span>
<span id="L685"><span class="lineNum">     685</span>              : </span>
<span id="L686"><span class="lineNum">     686</span>              :    // used to hold off commits after an in-pipe debug mode request (triggers, DCSR)</span>
<span id="L687"><span class="lineNum">     687</span>              :    assign request_debug_mode_r = (trigger_hit_dmode_r | ebreak_to_debug_mode_r) | (request_debug_mode_r_d1 &amp; ~dec_tlu_flush_lower_wb);</span>
<span id="L688"><span class="lineNum">     688</span>              : </span>
<span id="L689"><span class="lineNum">     689</span>              :    assign request_debug_mode_done = (request_debug_mode_r_d1 | request_debug_mode_done_f) &amp; ~dbg_tlu_halted_f;</span>
<span id="L690"><span class="lineNum">     690</span>              : </span>
<span id="L691"><span class="lineNum">     691</span>              :     rvdffie #(18)  halt_ff (.*, .clk(free_l2clk),</span>
<span id="L692"><span class="lineNum">     692</span>              :                           .din({dec_tlu_flush_noredir_r, halt_taken, lsu_idle_any, ifu_miss_state_idle, dbg_tlu_halted,</span>
<span id="L693"><span class="lineNum">     693</span>              :                                 resume_ack_ns, debug_halt_req_ns, debug_resume_req, trigger_hit_dmode_r,</span>
<span id="L694"><span class="lineNum">     694</span>              :                                 dcsr_single_step_done, debug_halt_req, dec_tlu_wr_pause_r, dec_pause_state,</span>
<span id="L695"><span class="lineNum">     695</span>              :                                 request_debug_mode_r, request_debug_mode_done, dcsr_single_step_running, dec_tlu_flush_pause_r,</span>
<span id="L696"><span class="lineNum">     696</span>              :                                 dbg_halt_req_held_ns}),</span>
<span id="L697"><span class="lineNum">     697</span>              :                           .dout({dec_tlu_flush_noredir_r_d1, halt_taken_f, lsu_idle_any_f, ifu_miss_state_idle_f, dbg_tlu_halted_f,</span>
<span id="L698"><span class="lineNum">     698</span>              :                                  dec_tlu_resume_ack , debug_halt_req_f, debug_resume_req_f_raw, trigger_hit_dmode_r_d1,</span>
<span id="L699"><span class="lineNum">     699</span>              :                                  dcsr_single_step_done_f, debug_halt_req_d1, dec_tlu_wr_pause_r_d1, dec_pause_state_f,</span>
<span id="L700"><span class="lineNum">     700</span>              :                                  request_debug_mode_r_d1, request_debug_mode_done_f, dcsr_single_step_running_f, dec_tlu_flush_pause_r_d1,</span>
<span id="L701"><span class="lineNum">     701</span>              :                                  dbg_halt_req_held}));</span>
<span id="L702"><span class="lineNum">     702</span>              : </span>
<span id="L703"><span class="lineNum">     703</span>              :    // MPC run collides with DBG halt, fix it here</span>
<span id="L704"><span class="lineNum">     704</span>              :    assign debug_resume_req_f = debug_resume_req_f_raw &amp; ~dbg_halt_req;</span>
<span id="L705"><span class="lineNum">     705</span>              : </span>
<span id="L706"><span class="lineNum">     706</span>              :    assign dec_tlu_debug_stall = debug_halt_req_f;</span>
<span id="L707"><span class="lineNum">     707</span>              :    assign dec_tlu_dbg_halted = dbg_tlu_halted_f;</span>
<span id="L708"><span class="lineNum">     708</span>              :    assign dec_tlu_debug_mode = internal_dbg_halt_mode_f;</span>
<span id="L709"><span class="lineNum">     709</span>              :    assign dec_tlu_pmu_fw_halted = pmu_fw_tlu_halted_f;</span>
<span id="L710"><span class="lineNum">     710</span>              : </span>
<span id="L711"><span class="lineNum">     711</span>              :    // kill fetch redirection on flush if going to halt, or if there's a fence during db-halt</span>
<span id="L712"><span class="lineNum">     712</span>              :    assign dec_tlu_flush_noredir_r = take_halt | (fence_i_r &amp; internal_dbg_halt_mode) | dec_tlu_flush_pause_r | (i0_trigger_hit_r &amp; trigger_hit_dmode_r) | take_ext_int_start;</span>
<span id="L713"><span class="lineNum">     713</span>              : </span>
<span id="L714"><span class="lineNum">     714</span>              :    assign dec_tlu_flush_extint = take_ext_int_start;</span>
<span id="L715"><span class="lineNum">     715</span>              : </span>
<span id="L716"><span class="lineNum">     716</span>              :    // 1 cycle after writing the PAUSE counter, flush with noredir to idle F1-D.</span>
<span id="L717"><span class="lineNum">     717</span>              :    assign dec_tlu_flush_pause_r = dec_tlu_wr_pause_r_d1 &amp; ~interrupt_valid_r &amp; ~take_ext_int_start;</span>
<span id="L718"><span class="lineNum">     718</span>              : </span>
<span id="L719"><span class="lineNum">     719</span>              :    // detect end of pause counter and rfpc</span>
<span id="L720"><span class="lineNum">     720</span>              :    assign pause_expired_r = ~dec_pause_state &amp; dec_pause_state_f &amp; ~(ext_int_ready | ce_int_ready | timer_int_ready | soft_int_ready | int_timer0_int_hold_f | int_timer1_int_hold_f | nmi_int_detected | ext_int_freeze_d1) &amp; ~interrupt_valid_r_d1 &amp; ~debug_halt_req_f &amp; ~pmu_fw_halt_req_f &amp; ~halt_taken_f;</span>
<span id="L721"><span class="lineNum">     721</span>              : </span>
<span id="L722"><span class="lineNum">     722</span>              :    assign dec_tlu_flush_leak_one_r = dec_tlu_flush_lower_r  &amp; dcsr[DCSR_STEP] &amp; (dec_tlu_resume_ack | dcsr_single_step_running) &amp; ~dec_tlu_flush_noredir_r;</span>
<span id="L723"><span class="lineNum">     723</span>              :    assign dec_tlu_flush_err_r = dec_tlu_flush_lower_r &amp; (ic_perr_r | iccm_sbecc_r);</span>
<span id="L724"><span class="lineNum">     724</span>              : </span>
<span id="L725"><span class="lineNum">     725</span>              :    // If DM attempts to access an illegal CSR, send cmd_fail back</span>
<span id="L726"><span class="lineNum">     726</span>              :    assign dec_dbg_cmd_done = dbg_cmd_done_ns;</span>
<span id="L727"><span class="lineNum">     727</span>              :    assign dec_dbg_cmd_fail = illegal_r &amp; dec_dbg_cmd_done;</span>
<span id="L728"><span class="lineNum">     728</span>              : </span>
<span id="L729"><span class="lineNum">     729</span>              : </span>
<span id="L730"><span class="lineNum">     730</span>              :    //--------------------------------------------------------------------------------</span>
<span id="L731"><span class="lineNum">     731</span>              :    //--------------------------------------------------------------------------------</span>
<span id="L732"><span class="lineNum">     732</span>              :    // Triggers</span>
<span id="L733"><span class="lineNum">     733</span>              :    //</span>
<span id="L734"><span class="lineNum">     734</span>              : localparam MTDATA1_DMODE             = 9;</span>
<span id="L735"><span class="lineNum">     735</span>              : localparam MTDATA1_SEL   = 7;</span>
<span id="L736"><span class="lineNum">     736</span>              : localparam MTDATA1_ACTION            = 6;</span>
<span id="L737"><span class="lineNum">     737</span>              : localparam MTDATA1_CHAIN             = 5;</span>
<span id="L738"><span class="lineNum">     738</span>              : localparam MTDATA1_MATCH             = 4;</span>
<span id="L739"><span class="lineNum">     739</span>              : localparam MTDATA1_M_ENABLED         = 3;</span>
<span id="L740"><span class="lineNum">     740</span>              : localparam MTDATA1_EXE   = 2;</span>
<span id="L741"><span class="lineNum">     741</span>              : localparam MTDATA1_ST    = 1;</span>
<span id="L742"><span class="lineNum">     742</span>              : localparam MTDATA1_LD    = 0;</span>
<span id="L743"><span class="lineNum">     743</span>              : </span>
<span id="L744"><span class="lineNum">     744</span>              :    // Prioritize trigger hits with other exceptions.</span>
<span id="L745"><span class="lineNum">     745</span>              :    //</span>
<span id="L746"><span class="lineNum">     746</span>              :    // Trigger should have highest priority except:</span>
<span id="L747"><span class="lineNum">     747</span>              :    // - trigger is an execute-data and there is an inst_access exception (lsu triggers won't fire, inst. is nop'd by decode)</span>
<span id="L748"><span class="lineNum">     748</span>              :    // - trigger is a store-data and there is a lsu_acc_exc or lsu_ma_exc.</span>
<span id="L749"><span class="lineNum">     749</span>              :    assign trigger_execute[3:0] = {mtdata1_t3[MTDATA1_EXE], mtdata1_t2[MTDATA1_EXE], mtdata1_t1[MTDATA1_EXE], mtdata1_t0[MTDATA1_EXE]};</span>
<span id="L750"><span class="lineNum">     750</span>              :    assign trigger_data[3:0] = {mtdata1_t3[MTDATA1_SEL], mtdata1_t2[MTDATA1_SEL], mtdata1_t1[MTDATA1_SEL], mtdata1_t0[MTDATA1_SEL]};</span>
<span id="L751"><span class="lineNum">     751</span>              :    assign trigger_store[3:0] = {mtdata1_t3[MTDATA1_ST], mtdata1_t2[MTDATA1_ST], mtdata1_t1[MTDATA1_ST], mtdata1_t0[MTDATA1_ST]};</span>
<span id="L752"><span class="lineNum">     752</span>              : </span>
<span id="L753"><span class="lineNum">     753</span>              :    // MSTATUS[MIE] needs to be on to take triggers unless the action is trigger to debug mode.</span>
<span id="L754"><span class="lineNum">     754</span>              :    assign trigger_enabled[3:0] = {(mtdata1_t3[MTDATA1_ACTION] | mstatus[MSTATUS_MIE]) &amp; mtdata1_t3[MTDATA1_M_ENABLED],</span>
<span id="L755"><span class="lineNum">     755</span>              :                                   (mtdata1_t2[MTDATA1_ACTION] | mstatus[MSTATUS_MIE]) &amp; mtdata1_t2[MTDATA1_M_ENABLED],</span>
<span id="L756"><span class="lineNum">     756</span>              :                                   (mtdata1_t1[MTDATA1_ACTION] | mstatus[MSTATUS_MIE]) &amp; mtdata1_t1[MTDATA1_M_ENABLED],</span>
<span id="L757"><span class="lineNum">     757</span>              :                                   (mtdata1_t0[MTDATA1_ACTION] | mstatus[MSTATUS_MIE]) &amp; mtdata1_t0[MTDATA1_M_ENABLED]};</span>
<span id="L758"><span class="lineNum">     758</span>              : </span>
<span id="L759"><span class="lineNum">     759</span>              :    // iside exceptions are always in i0</span>
<span id="L760"><span class="lineNum">     760</span>              :    assign i0_iside_trigger_has_pri_r[3:0]  = ~( (trigger_execute[3:0] &amp; trigger_data[3:0] &amp; {4{inst_acc_r_raw}}) | // exe-data with inst_acc</span>
<span id="L761"><span class="lineNum">     761</span>              :                                                 ({4{exu_i0_br_error_r | exu_i0_br_start_error_r}}));               // branch error in i0</span>
<span id="L762"><span class="lineNum">     762</span>              : </span>
<span id="L763"><span class="lineNum">     763</span>              :    // lsu excs have to line up with their respective triggers since the lsu op can be i0</span>
<span id="L764"><span class="lineNum">     764</span>              :    assign i0_lsu_trigger_has_pri_r[3:0] = ~(trigger_store[3:0] &amp; trigger_data[3:0] &amp; {4{lsu_i0_exc_r_raw}});</span>
<span id="L765"><span class="lineNum">     765</span>              : </span>
<span id="L766"><span class="lineNum">     766</span>              :    // trigger hits have to be eval'd to cancel side effect lsu ops even though the pipe is already frozen</span>
<span id="L767"><span class="lineNum">     767</span>              :    assign i0_trigger_eval_r = dec_tlu_i0_valid_r;</span>
<span id="L768"><span class="lineNum">     768</span>              : </span>
<span id="L769"><span class="lineNum">     769</span>              :    assign i0trigger_qual_r[3:0] = {4{i0_trigger_eval_r}} &amp; dec_tlu_packet_r.i0trigger[3:0] &amp; i0_iside_trigger_has_pri_r[3:0] &amp; i0_lsu_trigger_has_pri_r[3:0] &amp; trigger_enabled[3:0];</span>
<span id="L770"><span class="lineNum">     770</span>              : </span>
<span id="L771"><span class="lineNum">     771</span>              :    // Qual trigger hits</span>
<span id="L772"><span class="lineNum">     772</span>              :    assign i0_trigger_r[3:0] = ~{4{dec_tlu_flush_lower_wb | dec_tlu_dbg_halted}} &amp; i0trigger_qual_r[3:0];</span>
<span id="L773"><span class="lineNum">     773</span>              : </span>
<span id="L774"><span class="lineNum">     774</span>              :    // chaining can mask raw trigger info</span>
<span id="L775"><span class="lineNum">     775</span>              :    assign i0_trigger_chain_masked_r[3:0]  = {i0_trigger_r[3] &amp; (~mtdata1_t2[MTDATA1_CHAIN] | i0_trigger_r[2]),</span>
<span id="L776"><span class="lineNum">     776</span>              :                                              i0_trigger_r[2] &amp; (~mtdata1_t2[MTDATA1_CHAIN] | i0_trigger_r[3]),</span>
<span id="L777"><span class="lineNum">     777</span>              :                                              i0_trigger_r[1] &amp; (~mtdata1_t0[MTDATA1_CHAIN] | i0_trigger_r[0]),</span>
<span id="L778"><span class="lineNum">     778</span>              :                                              i0_trigger_r[0] &amp; (~mtdata1_t0[MTDATA1_CHAIN] | i0_trigger_r[1])};</span>
<span id="L779"><span class="lineNum">     779</span>              : </span>
<span id="L780"><span class="lineNum">     780</span>              :    // This is the highest priority by this point.</span>
<span id="L781"><span class="lineNum">     781</span>              :    assign i0_trigger_hit_raw_r = |i0_trigger_chain_masked_r[3:0];</span>
<span id="L782"><span class="lineNum">     782</span>              : </span>
<span id="L783"><span class="lineNum">     783</span>              :    assign i0_trigger_hit_r = i0_trigger_hit_raw_r;</span>
<span id="L784"><span class="lineNum">     784</span>              : </span>
<span id="L785"><span class="lineNum">     785</span>              :    // Actions include breakpoint, or dmode. Dmode is only possible if the DMODE bit is set.</span>
<span id="L786"><span class="lineNum">     786</span>              :    // Otherwise, take a breakpoint.</span>
<span id="L787"><span class="lineNum">     787</span>              :    assign trigger_action[3:0] = {mtdata1_t3[MTDATA1_ACTION] &amp; mtdata1_t3[MTDATA1_DMODE],</span>
<span id="L788"><span class="lineNum">     788</span>              :                                  mtdata1_t2[MTDATA1_ACTION] &amp; mtdata1_t2[MTDATA1_DMODE] &amp; ~mtdata1_t2[MTDATA1_CHAIN],</span>
<span id="L789"><span class="lineNum">     789</span>              :                                  mtdata1_t1[MTDATA1_ACTION] &amp; mtdata1_t1[MTDATA1_DMODE],</span>
<span id="L790"><span class="lineNum">     790</span>              :                                  mtdata1_t0[MTDATA1_ACTION] &amp; mtdata1_t0[MTDATA1_DMODE] &amp; ~mtdata1_t0[MTDATA1_CHAIN]};</span>
<span id="L791"><span class="lineNum">     791</span>              : </span>
<span id="L792"><span class="lineNum">     792</span>              :    // this is needed to set the HIT bit in the triggers</span>
<span id="L793"><span class="lineNum">     793</span>              :    assign update_hit_bit_r[3:0] = ({4{|i0_trigger_r[3:0] &amp; ~rfpc_i0_r}} &amp; {i0_trigger_chain_masked_r[3], i0_trigger_r[2], i0_trigger_chain_masked_r[1], i0_trigger_r[0]});</span>
<span id="L794"><span class="lineNum">     794</span>              : </span>
<span id="L795"><span class="lineNum">     795</span>              :    // action, 1 means dmode. Simultaneous triggers with at least 1 set for dmode force entire action to dmode.</span>
<span id="L796"><span class="lineNum">     796</span>              :    assign i0_trigger_action_r = |(i0_trigger_chain_masked_r[3:0] &amp; trigger_action[3:0]);</span>
<span id="L797"><span class="lineNum">     797</span>              : </span>
<span id="L798"><span class="lineNum">     798</span>              :    assign trigger_hit_dmode_r = (i0_trigger_hit_r &amp; i0_trigger_action_r);</span>
<span id="L799"><span class="lineNum">     799</span>              : </span>
<span id="L800"><span class="lineNum">     800</span>              :    assign mepc_trigger_hit_sel_pc_r = i0_trigger_hit_r &amp; ~trigger_hit_dmode_r;</span>
<span id="L801"><span class="lineNum">     801</span>              : </span>
<span id="L802"><span class="lineNum">     802</span>              : </span>
<span id="L803"><span class="lineNum">     803</span>              : //</span>
<span id="L804"><span class="lineNum">     804</span>              : // Debug end</span>
<span id="L805"><span class="lineNum">     805</span>              : //--------------------------------------------------------------------------------</span>
<span id="L806"><span class="lineNum">     806</span>              : </span>
<span id="L807"><span class="lineNum">     807</span>              :    //----------------------------------------------------------------------</span>
<span id="L808"><span class="lineNum">     808</span>              :    //</span>
<span id="L809"><span class="lineNum">     809</span>              :    // Commit</span>
<span id="L810"><span class="lineNum">     810</span>              :    //</span>
<span id="L811"><span class="lineNum">     811</span>              :    //----------------------------------------------------------------------</span>
<span id="L812"><span class="lineNum">     812</span>              : </span>
<span id="L813"><span class="lineNum">     813</span>              : </span>
<span id="L814"><span class="lineNum">     814</span>              : </span>
<span id="L815"><span class="lineNum">     815</span>              :    //--------------------------------------------------------------------------------</span>
<span id="L816"><span class="lineNum">     816</span>              :    // External halt (not debug halt)</span>
<span id="L817"><span class="lineNum">     817</span>              :    // - Fully interlocked handshake</span>
<span id="L818"><span class="lineNum">     818</span>              :    // i_cpu_halt_req  ____|--------------|_______________</span>
<span id="L819"><span class="lineNum">     819</span>              :    // core_empty      ---------------|___________</span>
<span id="L820"><span class="lineNum">     820</span>              :    // o_cpu_halt_ack  _________________|----|__________</span>
<span id="L821"><span class="lineNum">     821</span>              :    // o_cpu_halt_status _______________|---------------------|_________</span>
<span id="L822"><span class="lineNum">     822</span>              :    // i_cpu_run_req                              ______|----------|____</span>
<span id="L823"><span class="lineNum">     823</span>              :    // o_cpu_run_ack                              ____________|------|________</span>
<span id="L824"><span class="lineNum">     824</span>              :    //</span>
<span id="L825"><span class="lineNum">     825</span>              : </span>
<span id="L826"><span class="lineNum">     826</span>              : </span>
<span id="L827"><span class="lineNum">     827</span>              :    // debug mode has priority, ignore PMU/FW halt/run while in debug mode</span>
<span id="L828"><span class="lineNum">     828</span>              :    assign i_cpu_halt_req_sync_qual = i_cpu_halt_req_sync &amp; ~dec_tlu_debug_mode &amp; ~ext_int_freeze_d1;</span>
<span id="L829"><span class="lineNum">     829</span>              :    assign i_cpu_run_req_sync_qual = i_cpu_run_req_sync &amp; ~dec_tlu_debug_mode &amp; pmu_fw_tlu_halted_f &amp; ~ext_int_freeze_d1;</span>
<span id="L830"><span class="lineNum">     830</span>              : </span>
<span id="L831"><span class="lineNum">     831</span>              :    rvdffie #(10) exthaltff (.*, .clk(free_l2clk), .din({i_cpu_halt_req_sync_qual, i_cpu_run_req_sync_qual,   cpu_halt_status,</span>
<span id="L832"><span class="lineNum">     832</span>              :                                                    cpu_halt_ack,   cpu_run_ack, internal_pmu_fw_halt_mode,</span>
<span id="L833"><span class="lineNum">     833</span>              :                                                    pmu_fw_halt_req_ns, pmu_fw_tlu_halted,</span>
<span id="L834"><span class="lineNum">     834</span>              :                                                    int_timer0_int_hold, int_timer1_int_hold}),</span>
<span id="L835"><span class="lineNum">     835</span>              :                                             .dout({i_cpu_halt_req_d1,        i_cpu_run_req_d1_raw,      o_cpu_halt_status,</span>
<span id="L836"><span class="lineNum">     836</span>              :                                                    o_cpu_halt_ack, o_cpu_run_ack, internal_pmu_fw_halt_mode_f,</span>
<span id="L837"><span class="lineNum">     837</span>              :                                                    pmu_fw_halt_req_f, pmu_fw_tlu_halted_f,</span>
<span id="L838"><span class="lineNum">     838</span>              :                                                    int_timer0_int_hold_f, int_timer1_int_hold_f}));</span>
<span id="L839"><span class="lineNum">     839</span>              : </span>
<span id="L840"><span class="lineNum">     840</span>              :    // only happens if we aren't in dgb_halt</span>
<span id="L841"><span class="lineNum">     841</span>              :    assign ext_halt_pulse = i_cpu_halt_req_sync_qual &amp; ~i_cpu_halt_req_d1;</span>
<span id="L842"><span class="lineNum">     842</span>              : </span>
<span id="L843"><span class="lineNum">     843</span>              :    assign enter_pmu_fw_halt_req =  ext_halt_pulse | fw_halt_req;</span>
<span id="L844"><span class="lineNum">     844</span>              : </span>
<span id="L845"><span class="lineNum">     845</span>              :    assign pmu_fw_halt_req_ns = (enter_pmu_fw_halt_req | (pmu_fw_halt_req_f &amp; ~pmu_fw_tlu_halted)) &amp; ~debug_halt_req_f;</span>
<span id="L846"><span class="lineNum">     846</span>              : </span>
<span id="L847"><span class="lineNum">     847</span>              :    assign internal_pmu_fw_halt_mode = pmu_fw_halt_req_ns | (internal_pmu_fw_halt_mode_f &amp; ~i_cpu_run_req_d1 &amp; ~debug_halt_req_f);</span>
<span id="L848"><span class="lineNum">     848</span>              : </span>
<span id="L849"><span class="lineNum">     849</span>              :    // debug halt has priority</span>
<span id="L850"><span class="lineNum">     850</span>              :    assign pmu_fw_tlu_halted = ((pmu_fw_halt_req_f &amp; core_empty &amp; halt_taken &amp; ~enter_debug_halt_req) | (pmu_fw_tlu_halted_f &amp; ~i_cpu_run_req_d1)) &amp; ~debug_halt_req_f;</span>
<span id="L851"><span class="lineNum">     851</span>              : </span>
<span id="L852"><span class="lineNum">     852</span>              :    assign cpu_halt_ack = (i_cpu_halt_req_d1 &amp; pmu_fw_tlu_halted_f) | (o_cpu_halt_ack &amp; i_cpu_halt_req_sync);</span>
<span id="L853"><span class="lineNum">     853</span>              :    assign cpu_halt_status = (pmu_fw_tlu_halted_f &amp; ~i_cpu_run_req_d1) | (o_cpu_halt_status &amp; ~i_cpu_run_req_d1 &amp; ~internal_dbg_halt_mode_f);</span>
<span id="L854"><span class="lineNum">     854</span>              :    assign cpu_run_ack = (~pmu_fw_tlu_halted_f &amp; i_cpu_run_req_sync) | (o_cpu_halt_status &amp; i_cpu_run_req_d1_raw) | (o_cpu_run_ack &amp; i_cpu_run_req_sync);</span>
<span id="L855"><span class="lineNum">     855</span>              :    assign debug_mode_status = internal_dbg_halt_mode_f;</span>
<span id="L856"><span class="lineNum">     856</span>              :    assign o_debug_mode_status = debug_mode_status;</span>
<span id="L857"><span class="lineNum">     857</span>              : </span>
<span id="L858"><span class="lineNum">     858</span>              : `ifdef RV_ASSERT_ON</span>
<span id="L859"><span class="lineNum">     859</span>              :   assert_commit_while_halted: assert #0 (~(tlu_i0_commit_cmt  &amp; o_cpu_halt_status)) else $display("ERROR: Commiting while cpu_halt_status asserted!");</span>
<span id="L860"><span class="lineNum">     860</span>              :   assert_flush_while_fastint: assert #0 (~((take_ext_int_start_d1 | take_ext_int_start_d2) &amp; dec_tlu_flush_lower_r)) else $display("ERROR: TLU Flushing inside fast interrupt procedure!");</span>
<span id="L861"><span class="lineNum">     861</span>              : `endif</span>
<span id="L862"><span class="lineNum">     862</span>              : </span>
<span id="L863"><span class="lineNum">     863</span>              :    // high priority interrupts can wakeup from external halt, so can unmasked timer interrupts</span>
<span id="L864"><span class="lineNum">     864</span>              :    assign i_cpu_run_req_d1 = i_cpu_run_req_d1_raw | ((nmi_int_detected | timer_int_ready | soft_int_ready | int_timer0_int_hold_f | int_timer1_int_hold_f | (mhwakeup &amp; mhwakeup_ready)) &amp; o_cpu_halt_status &amp; ~i_cpu_halt_req_d1);</span>
<span id="L865"><span class="lineNum">     865</span>              : </span>
<span id="L866"><span class="lineNum">     866</span>              :    //--------------------------------------------------------------------------------</span>
<span id="L867"><span class="lineNum">     867</span>              :    //--------------------------------------------------------------------------------</span>
<span id="L868"><span class="lineNum">     868</span>              : </span>
<span id="L869"><span class="lineNum">     869</span>              :    assign lsu_single_ecc_error_r = lsu_single_ecc_error_incr;</span>
<span id="L870"><span class="lineNum">     870</span>              : </span>
<span id="L871"><span class="lineNum">     871</span>              :    assign lsu_error_pkt_addr_r[31:0] = lsu_error_pkt_r.addr[31:0];</span>
<span id="L872"><span class="lineNum">     872</span>              : </span>
<span id="L873"><span class="lineNum">     873</span>              : </span>
<span id="L874"><span class="lineNum">     874</span>              :    assign lsu_exc_valid_r_raw = lsu_error_pkt_r.exc_valid &amp; ~dec_tlu_flush_lower_wb;</span>
<span id="L875"><span class="lineNum">     875</span>              : </span>
<span id="L876"><span class="lineNum">     876</span>              :    assign lsu_i0_exc_r_raw =  lsu_error_pkt_r.exc_valid;</span>
<span id="L877"><span class="lineNum">     877</span>              : </span>
<span id="L878"><span class="lineNum">     878</span>              :    assign lsu_i0_exc_r = lsu_i0_exc_r_raw &amp; lsu_exc_valid_r_raw &amp; ~i0_trigger_hit_r &amp; ~rfpc_i0_r;</span>
<span id="L879"><span class="lineNum">     879</span>              : </span>
<span id="L880"><span class="lineNum">     880</span>              :    assign lsu_exc_valid_r = lsu_i0_exc_r;</span>
<span id="L881"><span class="lineNum">     881</span>              : </span>
<span id="L882"><span class="lineNum">     882</span>              :    assign lsu_exc_ma_r  =  lsu_i0_exc_r &amp; ~lsu_error_pkt_r.exc_type;</span>
<span id="L883"><span class="lineNum">     883</span>              :    assign lsu_exc_acc_r =  lsu_i0_exc_r &amp; lsu_error_pkt_r.exc_type;</span>
<span id="L884"><span class="lineNum">     884</span>              :    assign lsu_exc_st_r  =  lsu_i0_exc_r &amp; lsu_error_pkt_r.inst_type;</span>
<span id="L885"><span class="lineNum">     885</span>              : </span>
<span id="L886"><span class="lineNum">     886</span>              :    // Single bit ECC errors on loads are RFNPC corrected, with the corrected data written to the GPR.</span>
<span id="L887"><span class="lineNum">     887</span>              :    // LSU turns the load into a store and patches the data in the DCCM</span>
<span id="L888"><span class="lineNum">     888</span>              :    assign lsu_i0_rfnpc_r = dec_tlu_i0_valid_r &amp; ~i0_trigger_hit_r &amp;</span>
<span id="L889"><span class="lineNum">     889</span>              :                            (~lsu_error_pkt_r.inst_type &amp; lsu_error_pkt_r.single_ecc_error);</span>
<span id="L890"><span class="lineNum">     890</span>              : </span>
<span id="L891"><span class="lineNum">     891</span>              :    //  Final commit valids</span>
<span id="L892"><span class="lineNum">     892</span>              : `ifdef RV_USER_MODE</span>
<span id="L893"><span class="lineNum">     893</span>              :    assign tlu_i0_commit_cmt = dec_tlu_i0_valid_r &amp;</span>
<span id="L894"><span class="lineNum">     894</span>              :                               ~rfpc_i0_r &amp;</span>
<span id="L895"><span class="lineNum">     895</span>              :                               ~lsu_i0_exc_r &amp;</span>
<span id="L896"><span class="lineNum">     896</span>              :                               ~inst_acc_r &amp;</span>
<span id="L897"><span class="lineNum">     897</span>              :                               ~dec_tlu_dbg_halted &amp;</span>
<span id="L898"><span class="lineNum">     898</span>              :                               ~request_debug_mode_r_d1 &amp;</span>
<span id="L899"><span class="lineNum">     899</span>              :                               ~i0_trigger_hit_r &amp;</span>
<span id="L900"><span class="lineNum">     900</span>              :                               ~csr_acc_r;</span>
<span id="L901"><span class="lineNum">     901</span>              : `else</span>
<span id="L902"><span class="lineNum">     902</span>              :    assign tlu_i0_commit_cmt = dec_tlu_i0_valid_r &amp;</span>
<span id="L903"><span class="lineNum">     903</span>              :                               ~rfpc_i0_r &amp;</span>
<span id="L904"><span class="lineNum">     904</span>              :                               ~lsu_i0_exc_r &amp;</span>
<span id="L905"><span class="lineNum">     905</span>              :                               ~inst_acc_r &amp;</span>
<span id="L906"><span class="lineNum">     906</span>              :                               ~dec_tlu_dbg_halted &amp;</span>
<span id="L907"><span class="lineNum">     907</span>              :                               ~request_debug_mode_r_d1 &amp;</span>
<span id="L908"><span class="lineNum">     908</span>              :                               ~i0_trigger_hit_r;</span>
<span id="L909"><span class="lineNum">     909</span>              : `endif</span>
<span id="L910"><span class="lineNum">     910</span>              : </span>
<span id="L911"><span class="lineNum">     911</span>              :    // unified place to manage the killing of arch state writebacks</span>
<span id="L912"><span class="lineNum">     912</span>              : `ifdef RV_USER_MODE</span>
<span id="L913"><span class="lineNum">     913</span>              :    assign tlu_i0_kill_writeb_r = rfpc_i0_r | lsu_i0_exc_r | inst_acc_r | (illegal_r &amp; dec_tlu_dbg_halted) | i0_trigger_hit_r | csr_acc_r;</span>
<span id="L914"><span class="lineNum">     914</span>              : `else</span>
<span id="L915"><span class="lineNum">     915</span>              :    assign tlu_i0_kill_writeb_r = rfpc_i0_r | lsu_i0_exc_r | inst_acc_r | (illegal_r &amp; dec_tlu_dbg_halted) | i0_trigger_hit_r;</span>
<span id="L916"><span class="lineNum">     916</span>              : `endif</span>
<span id="L917"><span class="lineNum">     917</span>              :    assign dec_tlu_i0_commit_cmt = tlu_i0_commit_cmt;</span>
<span id="L918"><span class="lineNum">     918</span>              : </span>
<span id="L919"><span class="lineNum">     919</span>              : </span>
<span id="L920"><span class="lineNum">     920</span>              :    // refetch PC, microarch flush</span>
<span id="L921"><span class="lineNum">     921</span>              :    // ic errors only in pipe0</span>
<span id="L922"><span class="lineNum">     922</span>              :    assign rfpc_i0_r =  ((dec_tlu_i0_valid_r &amp; ~tlu_flush_lower_r_d1 &amp; (exu_i0_br_error_r | exu_i0_br_start_error_r)) | // inst commit with rfpc</span>
<span id="L923"><span class="lineNum">     923</span>              :                         ((ic_perr_r | iccm_sbecc_r) &amp; ~ext_int_freeze_d1)) &amp; // ic/iccm without inst commit</span>
<span id="L924"><span class="lineNum">     924</span>              :                        ~i0_trigger_hit_r &amp; // unless there's a trigger. Err signal to ic/iccm will assert anyway to clear the error.</span>
<span id="L925"><span class="lineNum">     925</span>              :                        ~lsu_i0_rfnpc_r;</span>
<span id="L926"><span class="lineNum">     926</span>              : </span>
<span id="L927"><span class="lineNum">     927</span>              :    // From the indication of a iccm single bit error until the first commit or flush, maintain a repair state. In the repair state, rfnpc i0 commits.</span>
<span id="L928"><span class="lineNum">     928</span>              :    assign iccm_repair_state_ns = iccm_sbecc_r | (iccm_repair_state_d1 &amp; ~dec_tlu_flush_lower_r);</span>
<span id="L929"><span class="lineNum">     929</span>              : </span>
<span id="L930"><span class="lineNum">     930</span>              : </span>
<span id="L931"><span class="lineNum">     931</span>              :    localparam MCPC          = 12'h7c2;</span>
<span id="L932"><span class="lineNum">     932</span>              : </span>
<span id="L933"><span class="lineNum">     933</span>              :    // this is a flush of last resort, meaning only assert it if there is no other flush happening.</span>
<span id="L934"><span class="lineNum">     934</span>              :    assign iccm_repair_state_rfnpc = tlu_i0_commit_cmt &amp; iccm_repair_state_d1 &amp;</span>
<span id="L935"><span class="lineNum">     935</span>              :                                     ~(ebreak_r | ecall_r | mret_r | take_reset | illegal_r | (dec_csr_wen_r_mod &amp; (dec_csr_wraddr_r[11:0] == MCPC)));</span>
<span id="L936"><span class="lineNum">     936</span>              : </span>
<span id="L937"><span class="lineNum">     937</span>              : if(pt.BTB_ENABLE==1) begin</span>
<span id="L938"><span class="lineNum">     938</span>              :    // go ahead and repair the branch error on other flushes, doesn't have to be the rfpc flush</span>
<span id="L939"><span class="lineNum">     939</span>              :    assign dec_tlu_br0_error_r = exu_i0_br_error_r &amp; dec_tlu_i0_valid_r &amp; ~tlu_flush_lower_r_d1;</span>
<span id="L940"><span class="lineNum">     940</span>              :    assign dec_tlu_br0_start_error_r = exu_i0_br_start_error_r &amp; dec_tlu_i0_valid_r &amp; ~tlu_flush_lower_r_d1;</span>
<span id="L941"><span class="lineNum">     941</span>              :    assign dec_tlu_br0_v_r = exu_i0_br_valid_r &amp; dec_tlu_i0_valid_r &amp; ~tlu_flush_lower_r_d1 &amp; (~exu_i0_br_mp_r | ~exu_pmu_i0_br_ataken);</span>
<span id="L942"><span class="lineNum">     942</span>              : </span>
<span id="L943"><span class="lineNum">     943</span>              : </span>
<span id="L944"><span class="lineNum">     944</span>              :    assign dec_tlu_br0_r_pkt.hist[1:0] = exu_i0_br_hist_r[1:0];</span>
<span id="L945"><span class="lineNum">     945</span>              :    assign dec_tlu_br0_r_pkt.br_error = dec_tlu_br0_error_r;</span>
<span id="L946"><span class="lineNum">     946</span>              :    assign dec_tlu_br0_r_pkt.br_start_error = dec_tlu_br0_start_error_r;</span>
<span id="L947"><span class="lineNum">     947</span>              :    assign dec_tlu_br0_r_pkt.valid = dec_tlu_br0_v_r;</span>
<span id="L948"><span class="lineNum">     948</span>              :    assign dec_tlu_br0_r_pkt.way = exu_i0_br_way_r;</span>
<span id="L949"><span class="lineNum">     949</span>              :    assign dec_tlu_br0_r_pkt.middle = exu_i0_br_middle_r;</span>
<span id="L950"><span class="lineNum">     950</span>              : end // if (pt.BTB_ENABLE==1)</span>
<span id="L951"><span class="lineNum">     951</span>              : else begin</span>
<span id="L952"><span class="lineNum">     952</span>              :    assign dec_tlu_br0_error_r = '0;</span>
<span id="L953"><span class="lineNum">     953</span>              :    assign dec_tlu_br0_start_error_r = '0;</span>
<span id="L954"><span class="lineNum">     954</span>              :    assign dec_tlu_br0_v_r = '0;</span>
<span id="L955"><span class="lineNum">     955</span>              :    assign dec_tlu_br0_r_pkt  = '0;</span>
<span id="L956"><span class="lineNum">     956</span>              : end // else: !if(pt.BTB_ENABLE==1)</span>
<span id="L957"><span class="lineNum">     957</span>              : </span>
<span id="L958"><span class="lineNum">     958</span>              : </span>
<span id="L959"><span class="lineNum">     959</span>              :    // only expect these in pipe 0</span>
<span id="L960"><span class="lineNum">     960</span>              :    assign       ebreak_r     =  (dec_tlu_packet_r.pmu_i0_itype == EBREAK)  &amp; dec_tlu_i0_valid_r &amp; ~i0_trigger_hit_r &amp; ~dcsr[DCSR_EBREAKM] &amp; ~rfpc_i0_r;</span>
<span id="L961"><span class="lineNum">     961</span>              :    assign       ecall_r      =  (dec_tlu_packet_r.pmu_i0_itype == ECALL)   &amp; dec_tlu_i0_valid_r &amp; ~i0_trigger_hit_r &amp; ~rfpc_i0_r;</span>
<span id="L962"><span class="lineNum">     962</span>              : `ifdef RV_USER_MODE</span>
<span id="L963"><span class="lineNum">     963</span>              :    assign       illegal_r    =  (((dec_tlu_packet_r.pmu_i0_itype == MRET) &amp;  priv_mode) | ~dec_tlu_packet_r.legal) &amp; dec_tlu_i0_valid_r &amp; ~i0_trigger_hit_r &amp; ~rfpc_i0_r;</span>
<span id="L964"><span class="lineNum">     964</span>              :    assign       mret_r       =  ( (dec_tlu_packet_r.pmu_i0_itype == MRET) &amp; ~priv_mode                           ) &amp; dec_tlu_i0_valid_r &amp; ~i0_trigger_hit_r &amp; ~rfpc_i0_r;</span>
<span id="L965"><span class="lineNum">     965</span>              : `else</span>
<span id="L966"><span class="lineNum">     966</span>              :    assign       illegal_r    =  ~dec_tlu_packet_r.legal   &amp; dec_tlu_i0_valid_r &amp; ~i0_trigger_hit_r &amp; ~rfpc_i0_r;</span>
<span id="L967"><span class="lineNum">     967</span>              :    assign       mret_r       =  (dec_tlu_packet_r.pmu_i0_itype == MRET)    &amp; dec_tlu_i0_valid_r &amp; ~i0_trigger_hit_r &amp; ~rfpc_i0_r;</span>
<span id="L968"><span class="lineNum">     968</span>              : `endif</span>
<span id="L969"><span class="lineNum">     969</span>              :    // fence_i includes debug only fence_i's</span>
<span id="L970"><span class="lineNum">     970</span>              :    assign       fence_i_r    =  (dec_tlu_packet_r.fence_i &amp; dec_tlu_i0_valid_r &amp; ~i0_trigger_hit_r) &amp; ~rfpc_i0_r;</span>
<span id="L971"><span class="lineNum">     971</span>              :    assign       ic_perr_r    =  ifu_ic_error_start_f &amp; ~ext_int_freeze_d1 &amp; (~internal_dbg_halt_mode_f | dcsr_single_step_running) &amp; ~internal_pmu_fw_halt_mode_f;</span>
<span id="L972"><span class="lineNum">     972</span>              :    assign       iccm_sbecc_r =  ifu_iccm_rd_ecc_single_err_f &amp; ~ext_int_freeze_d1 &amp; (~internal_dbg_halt_mode_f | dcsr_single_step_running) &amp; ~internal_pmu_fw_halt_mode_f;</span>
<span id="L973"><span class="lineNum">     973</span>              :    assign       inst_acc_r_raw  =  dec_tlu_packet_r.icaf &amp; dec_tlu_i0_valid_r;</span>
<span id="L974"><span class="lineNum">     974</span>              :    assign       inst_acc_r = inst_acc_r_raw &amp; ~rfpc_i0_r &amp; ~i0_trigger_hit_r;</span>
<span id="L975"><span class="lineNum">     975</span>              :    assign       inst_acc_second_r = dec_tlu_packet_r.icaf_second;</span>
<span id="L976"><span class="lineNum">     976</span>              : </span>
<span id="L977"><span class="lineNum">     977</span>              :    assign       ebreak_to_debug_mode_r = (dec_tlu_packet_r.pmu_i0_itype == EBREAK)  &amp; dec_tlu_i0_valid_r &amp; ~i0_trigger_hit_r &amp; dcsr[DCSR_EBREAKM] &amp; ~rfpc_i0_r;</span>
<span id="L978"><span class="lineNum">     978</span>              : </span>
<span id="L979"><span class="lineNum">     979</span>              :    rvdff #(1)  exctype_wb_ff (.*, .clk(e4e5_clk),</span>
<span id="L980"><span class="lineNum">     980</span>              :                                 .din (ebreak_to_debug_mode_r   ),</span>
<span id="L981"><span class="lineNum">     981</span>              :                                 .dout(ebreak_to_debug_mode_r_d1));</span>
<span id="L982"><span class="lineNum">     982</span>              : </span>
<span id="L983"><span class="lineNum">     983</span>              :    assign dec_tlu_fence_i_r = fence_i_r;</span>
<span id="L984"><span class="lineNum">     984</span>              : </span>
<span id="L985"><span class="lineNum">     985</span>              : `ifdef RV_USER_MODE</span>
<span id="L986"><span class="lineNum">     986</span>              : </span>
<span id="L987"><span class="lineNum">     987</span>              :    // CSR access</span>
<span id="L988"><span class="lineNum">     988</span>              :    // Address bits 9:8 == 2'b00 indicate unprivileged / user-level CSR</span>
<span id="L989"><span class="lineNum">     989</span>              :    assign csr_wr_usr_r = ~|dec_csr_wraddr_r[9:8];</span>
<span id="L990"><span class="lineNum">     990</span>              :    assign csr_rd_usr_r = ~|dec_csr_rdaddr_r[9:8];</span>
<span id="L991"><span class="lineNum">     991</span>              : </span>
<span id="L992"><span class="lineNum">     992</span>              :    // CSR access error</span>
<span id="L993"><span class="lineNum">     993</span>              :    // cycle and instret CSR unprivileged access is controller by bits in mcounteren CSR</span>
<span id="L994"><span class="lineNum">     994</span>              :    logic csr_wr_acc_r;</span>
<span id="L995"><span class="lineNum">     995</span>              :    logic csr_rd_acc_r;</span>
<span id="L996"><span class="lineNum">     996</span>              : </span>
<span id="L997"><span class="lineNum">     997</span>              :    assign csr_wr_acc_r = csr_wr_usr_r &amp; (</span>
<span id="L998"><span class="lineNum">     998</span>              :                              ((dec_csr_wraddr_r[11:0] == CYCLEL)   &amp; mcounteren[MCOUNTEREN_CY]) |</span>
<span id="L999"><span class="lineNum">     999</span>              :                              ((dec_csr_wraddr_r[11:0] == CYCLEH)   &amp; mcounteren[MCOUNTEREN_CY]) |</span>
<span id="L1000"><span class="lineNum">    1000</span>              :                              ((dec_csr_wraddr_r[11:0] == INSTRETL) &amp; mcounteren[MCOUNTEREN_IR]) |</span>
<span id="L1001"><span class="lineNum">    1001</span>              :                              ((dec_csr_wraddr_r[11:0] == INSTRETH) &amp; mcounteren[MCOUNTEREN_IR]) |</span>
<span id="L1002"><span class="lineNum">    1002</span>              :                              ((dec_csr_wraddr_r[11:0] == HPMC3)    &amp; mcounteren[MCOUNTEREN_HPM3]) |</span>
<span id="L1003"><span class="lineNum">    1003</span>              :                              ((dec_csr_wraddr_r[11:0] == HPMC3H)   &amp; mcounteren[MCOUNTEREN_HPM3]) |</span>
<span id="L1004"><span class="lineNum">    1004</span>              :                              ((dec_csr_wraddr_r[11:0] == HPMC4)    &amp; mcounteren[MCOUNTEREN_HPM4]) |</span>
<span id="L1005"><span class="lineNum">    1005</span>              :                              ((dec_csr_wraddr_r[11:0] == HPMC4H)   &amp; mcounteren[MCOUNTEREN_HPM4]) |</span>
<span id="L1006"><span class="lineNum">    1006</span>              :                              ((dec_csr_wraddr_r[11:0] == HPMC5)    &amp; mcounteren[MCOUNTEREN_HPM5]) |</span>
<span id="L1007"><span class="lineNum">    1007</span>              :                              ((dec_csr_wraddr_r[11:0] == HPMC5H)   &amp; mcounteren[MCOUNTEREN_HPM5]) |</span>
<span id="L1008"><span class="lineNum">    1008</span>              :                              ((dec_csr_wraddr_r[11:0] == HPMC6)    &amp; mcounteren[MCOUNTEREN_HPM6]) |</span>
<span id="L1009"><span class="lineNum">    1009</span>              :                              ((dec_csr_wraddr_r[11:0] == HPMC6H)   &amp; mcounteren[MCOUNTEREN_HPM6]));</span>
<span id="L1010"><span class="lineNum">    1010</span>              : </span>
<span id="L1011"><span class="lineNum">    1011</span>              :    assign csr_rd_acc_r = csr_rd_usr_r &amp; (</span>
<span id="L1012"><span class="lineNum">    1012</span>              :                              ((dec_csr_rdaddr_r[11:0] == CYCLEL)   &amp; mcounteren[MCOUNTEREN_CY]) |</span>
<span id="L1013"><span class="lineNum">    1013</span>              :                              ((dec_csr_rdaddr_r[11:0] == CYCLEH)   &amp; mcounteren[MCOUNTEREN_CY]) |</span>
<span id="L1014"><span class="lineNum">    1014</span>              :                              ((dec_csr_rdaddr_r[11:0] == INSTRETL) &amp; mcounteren[MCOUNTEREN_IR]) |</span>
<span id="L1015"><span class="lineNum">    1015</span>              :                              ((dec_csr_rdaddr_r[11:0] == INSTRETH) &amp; mcounteren[MCOUNTEREN_IR]) |</span>
<span id="L1016"><span class="lineNum">    1016</span>              :                              ((dec_csr_rdaddr_r[11:0] == HPMC3)    &amp; mcounteren[MCOUNTEREN_HPM3]) |</span>
<span id="L1017"><span class="lineNum">    1017</span>              :                              ((dec_csr_rdaddr_r[11:0] == HPMC3H)   &amp; mcounteren[MCOUNTEREN_HPM3]) |</span>
<span id="L1018"><span class="lineNum">    1018</span>              :                              ((dec_csr_rdaddr_r[11:0] == HPMC4)    &amp; mcounteren[MCOUNTEREN_HPM4]) |</span>
<span id="L1019"><span class="lineNum">    1019</span>              :                              ((dec_csr_rdaddr_r[11:0] == HPMC4H)   &amp; mcounteren[MCOUNTEREN_HPM4]) |</span>
<span id="L1020"><span class="lineNum">    1020</span>              :                              ((dec_csr_rdaddr_r[11:0] == HPMC5)    &amp; mcounteren[MCOUNTEREN_HPM5]) |</span>
<span id="L1021"><span class="lineNum">    1021</span>              :                              ((dec_csr_rdaddr_r[11:0] == HPMC5H)   &amp; mcounteren[MCOUNTEREN_HPM5]) |</span>
<span id="L1022"><span class="lineNum">    1022</span>              :                              ((dec_csr_rdaddr_r[11:0] == HPMC6)    &amp; mcounteren[MCOUNTEREN_HPM6]) |</span>
<span id="L1023"><span class="lineNum">    1023</span>              :                              ((dec_csr_rdaddr_r[11:0] == HPMC6H)   &amp; mcounteren[MCOUNTEREN_HPM6]));</span>
<span id="L1024"><span class="lineNum">    1024</span>              : </span>
<span id="L1025"><span class="lineNum">    1025</span>              :    assign csr_acc_r = priv_mode &amp; dec_tlu_i0_valid_r &amp; ~i0_trigger_hit_r &amp; ~rfpc_i0_r &amp; (</span>
<span id="L1026"><span class="lineNum">    1026</span>              :                         (dec_tlu_packet_r.pmu_i0_itype == CSRREAD)  &amp; ~csr_rd_acc_r |</span>
<span id="L1027"><span class="lineNum">    1027</span>              :                         (dec_tlu_packet_r.pmu_i0_itype == CSRWRITE) &amp; ~csr_wr_acc_r |</span>
<span id="L1028"><span class="lineNum">    1028</span>              :                         (dec_tlu_packet_r.pmu_i0_itype == CSRRW)    &amp; ~csr_rd_acc_r &amp; ~csr_wr_acc_r);</span>
<span id="L1029"><span class="lineNum">    1029</span>              : </span>
<span id="L1030"><span class="lineNum">    1030</span>              : `endif</span>
<span id="L1031"><span class="lineNum">    1031</span>              : </span>
<span id="L1032"><span class="lineNum">    1032</span>              :    //</span>
<span id="L1033"><span class="lineNum">    1033</span>              :    // Exceptions</span>
<span id="L1034"><span class="lineNum">    1034</span>              :    //</span>
<span id="L1035"><span class="lineNum">    1035</span>              :    // - MEPC &lt;- PC</span>
<span id="L1036"><span class="lineNum">    1036</span>              :    // - PC &lt;- MTVEC, assert flush_lower</span>
<span id="L1037"><span class="lineNum">    1037</span>              :    // - MCAUSE &lt;- cause</span>
<span id="L1038"><span class="lineNum">    1038</span>              :    // - MSCAUSE &lt;- secondary cause</span>
<span id="L1039"><span class="lineNum">    1039</span>              :    // - MTVAL &lt;-</span>
<span id="L1040"><span class="lineNum">    1040</span>              :    // - MPIE &lt;- MIE</span>
<span id="L1041"><span class="lineNum">    1041</span>              :    // - MIE &lt;- 0</span>
<span id="L1042"><span class="lineNum">    1042</span>              :    //</span>
<span id="L1043"><span class="lineNum">    1043</span>              : `ifdef RV_USER_MODE</span>
<span id="L1044"><span class="lineNum">    1044</span>              :    assign i0_exception_valid_r = (ebreak_r | ecall_r | illegal_r | inst_acc_r | csr_acc_r) &amp; ~rfpc_i0_r &amp; ~dec_tlu_dbg_halted;</span>
<span id="L1045"><span class="lineNum">    1045</span>              : `else</span>
<span id="L1046"><span class="lineNum">    1046</span>              :    assign i0_exception_valid_r = (ebreak_r | ecall_r | illegal_r | inst_acc_r) &amp; ~rfpc_i0_r &amp; ~dec_tlu_dbg_halted;</span>
<span id="L1047"><span class="lineNum">    1047</span>              : `endif</span>
<span id="L1048"><span class="lineNum">    1048</span>              : </span>
<span id="L1049"><span class="lineNum">    1049</span>              :    // Cause:</span>
<span id="L1050"><span class="lineNum">    1050</span>              :    //</span>
<span id="L1051"><span class="lineNum">    1051</span>              :    // 0x2 : illegal</span>
<span id="L1052"><span class="lineNum">    1052</span>              :    // 0x3 : breakpoint</span>
<span id="L1053"><span class="lineNum">    1053</span>              :    // 0x8 : Environment call U-mode (if U-mode is enabled)</span>
<span id="L1054"><span class="lineNum">    1054</span>              :    // 0xb : Environment call M-mode</span>
<span id="L1055"><span class="lineNum">    1055</span>              : </span>
<span id="L1056"><span class="lineNum">    1056</span>              : </span>
<span id="L1057"><span class="lineNum">    1057</span>              :    assign exc_cause_r[4:0] =  ( ({5{take_ext_int}}         &amp; 5'h0b) |</span>
<span id="L1058"><span class="lineNum">    1058</span>              :                                 ({5{take_timer_int}}       &amp; 5'h07) |</span>
<span id="L1059"><span class="lineNum">    1059</span>              :                                 ({5{take_soft_int}}        &amp; 5'h03) |</span>
<span id="L1060"><span class="lineNum">    1060</span>              :                                 ({5{take_int_timer0_int}}  &amp; 5'h1d) |</span>
<span id="L1061"><span class="lineNum">    1061</span>              :                                 ({5{take_int_timer1_int}}  &amp; 5'h1c) |</span>
<span id="L1062"><span class="lineNum">    1062</span>              :                                 ({5{take_ce_int}}          &amp; 5'h1e) |</span>
<span id="L1063"><span class="lineNum">    1063</span>              : `ifdef RV_USER_MODE</span>
<span id="L1064"><span class="lineNum">    1064</span>              :                                 ({5{illegal_r| csr_acc_r}} &amp; 5'h02) |</span>
<span id="L1065"><span class="lineNum">    1065</span>              :                                 ({5{ecall_r &amp; priv_mode}}  &amp; 5'h08) |</span>
<span id="L1066"><span class="lineNum">    1066</span>              :                                 ({5{ecall_r &amp; ~priv_mode}} &amp; 5'h0b) |</span>
<span id="L1067"><span class="lineNum">    1067</span>              : `else</span>
<span id="L1068"><span class="lineNum">    1068</span>              :                                 ({5{illegal_r}}            &amp; 5'h02) |</span>
<span id="L1069"><span class="lineNum">    1069</span>              :                                 ({5{ecall_r}}              &amp; 5'h0b) |</span>
<span id="L1070"><span class="lineNum">    1070</span>              : `endif</span>
<span id="L1071"><span class="lineNum">    1071</span>              :                                 ({5{inst_acc_r}}           &amp; 5'h01) |</span>
<span id="L1072"><span class="lineNum">    1072</span>              :                                 ({5{ebreak_r | i0_trigger_hit_r}}   &amp; 5'h03) |</span>
<span id="L1073"><span class="lineNum">    1073</span>              :                                 ({5{lsu_exc_ma_r &amp; ~lsu_exc_st_r}}  &amp; 5'h04) |</span>
<span id="L1074"><span class="lineNum">    1074</span>              :                                 ({5{lsu_exc_acc_r &amp; ~lsu_exc_st_r}} &amp; 5'h05) |</span>
<span id="L1075"><span class="lineNum">    1075</span>              :                                 ({5{lsu_exc_ma_r &amp; lsu_exc_st_r}}   &amp; 5'h06) |</span>
<span id="L1076"><span class="lineNum">    1076</span>              :                                 ({5{lsu_exc_acc_r &amp; lsu_exc_st_r}}  &amp; 5'h07)</span>
<span id="L1077"><span class="lineNum">    1077</span>              :                                 ) &amp; ~{5{take_nmi}};</span>
<span id="L1078"><span class="lineNum">    1078</span>              : </span>
<span id="L1079"><span class="lineNum">    1079</span>              :    //</span>
<span id="L1080"><span class="lineNum">    1080</span>              :    // Interrupts</span>
<span id="L1081"><span class="lineNum">    1081</span>              :    //</span>
<span id="L1082"><span class="lineNum">    1082</span>              :    // exceptions that are committed have already happened and will cause an int at E4 to wait a cycle</span>
<span id="L1083"><span class="lineNum">    1083</span>              :    // or more if MSTATUS[MIE] is cleared.</span>
<span id="L1084"><span class="lineNum">    1084</span>              :    //</span>
<span id="L1085"><span class="lineNum">    1085</span>              :    // -in priority order, highest to lowest</span>
<span id="L1086"><span class="lineNum">    1086</span>              :    // -single cycle window where a csr write to MIE/MSTATUS is at E4 when the other conditions for externals are met.</span>
<span id="L1087"><span class="lineNum">    1087</span>              :    //  Hold off externals for a cycle to make sure we are consistent with what was just written</span>
<span id="L1088"><span class="lineNum">    1088</span>              :    assign mhwakeup_ready =  ~dec_csr_stall_int_ff &amp; mstatus_mie_ns &amp; mip[MIP_MEIP]   &amp; mie_ns[MIE_MEIE];</span>
<span id="L1089"><span class="lineNum">    1089</span>              :    assign ext_int_ready   = ~dec_csr_stall_int_ff &amp; mstatus_mie_ns &amp; mip[MIP_MEIP]   &amp; mie_ns[MIE_MEIE] &amp; ~ignore_ext_int_due_to_lsu_stall;</span>
<span id="L1090"><span class="lineNum">    1090</span>              :    assign ce_int_ready    = ~dec_csr_stall_int_ff &amp; mstatus_mie_ns &amp; mip[MIP_MCEIP]  &amp; mie_ns[MIE_MCEIE];</span>
<span id="L1091"><span class="lineNum">    1091</span>              :    assign soft_int_ready  = ~dec_csr_stall_int_ff &amp; mstatus_mie_ns &amp; mip[MIP_MSIP]   &amp; mie_ns[MIE_MSIE];</span>
<span id="L1092"><span class="lineNum">    1092</span>              :    assign timer_int_ready = ~dec_csr_stall_int_ff &amp; mstatus_mie_ns &amp; mip[MIP_MTIP]   &amp; mie_ns[MIE_MTIE];</span>
<span id="L1093"><span class="lineNum">    1093</span>              : </span>
<span id="L1094"><span class="lineNum">    1094</span>              :    // MIP for internal timers pulses for 1 clock, resets the timer counter. Mip won't hold past the various stall conditions.</span>
<span id="L1095"><span class="lineNum">    1095</span>              :    assign int_timer0_int_possible = mstatus_mie_ns &amp; mie_ns[MIE_MITIE0];</span>
<span id="L1096"><span class="lineNum">    1096</span>              :    assign int_timer0_int_ready = mip[MIP_MITIP0] &amp; int_timer0_int_possible;</span>
<span id="L1097"><span class="lineNum">    1097</span>              :    assign int_timer1_int_possible = mstatus_mie_ns &amp; mie_ns[MIE_MITIE1];</span>
<span id="L1098"><span class="lineNum">    1098</span>              :    assign int_timer1_int_ready = mip[MIP_MITIP1] &amp; int_timer1_int_possible;</span>
<span id="L1099"><span class="lineNum">    1099</span>              : </span>
<span id="L1100"><span class="lineNum">    1100</span>              :    // Internal timers pulse and reset. If core is PMU/FW halted, the pulse will cause an exit from halt, but won't stick around</span>
<span id="L1101"><span class="lineNum">    1101</span>              :    // Make it sticky, also for 1 cycle stall conditions.</span>
<span id="L1102"><span class="lineNum">    1102</span>              :    assign int_timer_stalled = dec_csr_stall_int_ff | synchronous_flush_r | exc_or_int_valid_r_d1 | mret_r;</span>
<span id="L1103"><span class="lineNum">    1103</span>              : </span>
<span id="L1104"><span class="lineNum">    1104</span>              :    assign int_timer0_int_hold = (int_timer0_int_ready &amp; (pmu_fw_tlu_halted_f | int_timer_stalled)) | (int_timer0_int_possible &amp; int_timer0_int_hold_f &amp; ~interrupt_valid_r &amp; ~take_ext_int_start &amp; ~internal_dbg_halt_mode_f);</span>
<span id="L1105"><span class="lineNum">    1105</span>              :    assign int_timer1_int_hold = (int_timer1_int_ready &amp; (pmu_fw_tlu_halted_f | int_timer_stalled)) | (int_timer1_int_possible &amp; int_timer1_int_hold_f &amp; ~interrupt_valid_r &amp; ~take_ext_int_start &amp; ~internal_dbg_halt_mode_f);</span>
<span id="L1106"><span class="lineNum">    1106</span>              : </span>
<span id="L1107"><span class="lineNum">    1107</span>              : </span>
<span id="L1108"><span class="lineNum">    1108</span>              :    assign internal_dbg_halt_timers = internal_dbg_halt_mode_f &amp; ~dcsr_single_step_running;</span>
<span id="L1109"><span class="lineNum">    1109</span>              : </span>
<span id="L1110"><span class="lineNum">    1110</span>              : </span>
<span id="L1111"><span class="lineNum">    1111</span>              :    assign block_interrupts = ( (internal_dbg_halt_mode &amp; (~dcsr_single_step_running | dec_tlu_i0_valid_r)) | // No ints in db-halt unless we are single stepping</span>
<span id="L1112"><span class="lineNum">    1112</span>              :                                internal_pmu_fw_halt_mode | i_cpu_halt_req_d1 |// No ints in PMU/FW halt. First we exit halt</span>
<span id="L1113"><span class="lineNum">    1113</span>              :                                take_nmi | // NMI is top priority</span>
<span id="L1114"><span class="lineNum">    1114</span>              :                                ebreak_to_debug_mode_r | // Heading to debug mode, hold off ints</span>
<span id="L1115"><span class="lineNum">    1115</span>              :                                synchronous_flush_r | // exception flush this cycle</span>
<span id="L1116"><span class="lineNum">    1116</span>              :                                exc_or_int_valid_r_d1 | // ext/int past cycle (need time for MIE to update)</span>
<span id="L1117"><span class="lineNum">    1117</span>              :                                mret_r |    // mret in progress, for cases were ISR enables ints before mret</span>
<span id="L1118"><span class="lineNum">    1118</span>              :                                ext_int_freeze_d1 // Fast interrupt in progress (optional)</span>
<span id="L1119"><span class="lineNum">    1119</span>              :                                );</span>
<span id="L1120"><span class="lineNum">    1120</span>              : </span>
<span id="L1121"><span class="lineNum">    1121</span>              : </span>
<span id="L1122"><span class="lineNum">    1122</span>              : if (pt.FAST_INTERRUPT_REDIRECT) begin</span>
<span id="L1123"><span class="lineNum">    1123</span>              : </span>
<span id="L1124"><span class="lineNum">    1124</span>              : </span>
<span id="L1125"><span class="lineNum">    1125</span>              :    assign take_ext_int_start = ext_int_ready &amp; ~block_interrupts;</span>
<span id="L1126"><span class="lineNum">    1126</span>              : </span>
<span id="L1127"><span class="lineNum">    1127</span>              :    assign ext_int_freeze = take_ext_int_start | take_ext_int_start_d1 | take_ext_int_start_d2 | take_ext_int_start_d3;</span>
<span id="L1128"><span class="lineNum">    1128</span>              :    assign take_ext_int = take_ext_int_start_d3 &amp; ~|lsu_fir_error[1:0];</span>
<span id="L1129"><span class="lineNum">    1129</span>              :    assign fast_int_meicpct = csr_meicpct &amp; dec_csr_any_unq_d;  // MEICPCT becomes illegal if fast ints are enabled</span>
<span id="L1130"><span class="lineNum">    1130</span>              : </span>
<span id="L1131"><span class="lineNum">    1131</span>              :    assign ignore_ext_int_due_to_lsu_stall = lsu_fastint_stall_any;</span>
<span id="L1132"><span class="lineNum">    1132</span>              : end</span>
<span id="L1133"><span class="lineNum">    1133</span>              : else begin</span>
<span id="L1134"><span class="lineNum">    1134</span>              :    assign take_ext_int_start = 1'b0;</span>
<span id="L1135"><span class="lineNum">    1135</span>              :    assign ext_int_freeze = 1'b0;</span>
<span id="L1136"><span class="lineNum">    1136</span>              :    assign ext_int_freeze_d1 = 1'b0;</span>
<span id="L1137"><span class="lineNum">    1137</span>              :    assign take_ext_int_start_d1 = 1'b0;</span>
<span id="L1138"><span class="lineNum">    1138</span>              :    assign take_ext_int_start_d2 = 1'b0;</span>
<span id="L1139"><span class="lineNum">    1139</span>              :    assign take_ext_int_start_d3 = 1'b0;</span>
<span id="L1140"><span class="lineNum">    1140</span>              :    assign fast_int_meicpct = 1'b0;</span>
<span id="L1141"><span class="lineNum">    1141</span>              :    assign ignore_ext_int_due_to_lsu_stall = 1'b0;</span>
<span id="L1142"><span class="lineNum">    1142</span>              : </span>
<span id="L1143"><span class="lineNum">    1143</span>              :    assign take_ext_int = ext_int_ready &amp; ~block_interrupts;</span>
<span id="L1144"><span class="lineNum">    1144</span>              : end</span>
<span id="L1145"><span class="lineNum">    1145</span>              : </span>
<span id="L1146"><span class="lineNum">    1146</span>              :    assign take_ce_int  = ce_int_ready &amp; ~ext_int_ready &amp; ~block_interrupts;</span>
<span id="L1147"><span class="lineNum">    1147</span>              :    assign take_soft_int = soft_int_ready &amp; ~ext_int_ready &amp; ~ce_int_ready &amp; ~block_interrupts;</span>
<span id="L1148"><span class="lineNum">    1148</span>              :    assign take_timer_int = timer_int_ready &amp; ~soft_int_ready &amp; ~ext_int_ready &amp; ~ce_int_ready &amp; ~block_interrupts;</span>
<span id="L1149"><span class="lineNum">    1149</span>              :    assign take_int_timer0_int = (int_timer0_int_ready | int_timer0_int_hold_f) &amp; int_timer0_int_possible &amp; ~dec_csr_stall_int_ff &amp;</span>
<span id="L1150"><span class="lineNum">    1150</span>              :                                 ~timer_int_ready &amp; ~soft_int_ready &amp; ~ext_int_ready &amp; ~ce_int_ready &amp; ~block_interrupts;</span>
<span id="L1151"><span class="lineNum">    1151</span>              :    assign take_int_timer1_int = (int_timer1_int_ready | int_timer1_int_hold_f) &amp; int_timer1_int_possible &amp; ~dec_csr_stall_int_ff &amp;</span>
<span id="L1152"><span class="lineNum">    1152</span>              :                                 ~(int_timer0_int_ready | int_timer0_int_hold_f) &amp; ~timer_int_ready &amp; ~soft_int_ready &amp; ~ext_int_ready &amp; ~ce_int_ready &amp; ~block_interrupts;</span>
<span id="L1153"><span class="lineNum">    1153</span>              : </span>
<span id="L1154"><span class="lineNum">    1154</span>              :    assign take_reset = reset_delayed &amp; mpc_reset_run_req;</span>
<span id="L1155"><span class="lineNum">    1155</span>              :    assign take_nmi = nmi_int_detected &amp; ~internal_pmu_fw_halt_mode &amp; (~internal_dbg_halt_mode | (dcsr_single_step_running_f &amp; dcsr[DCSR_STEPIE] &amp; ~dec_tlu_i0_valid_r &amp; ~dcsr_single_step_done_f)) &amp;</span>
<span id="L1156"><span class="lineNum">    1156</span>              :                      ~synchronous_flush_r &amp; ~mret_r &amp; ~take_reset &amp; ~ebreak_to_debug_mode_r &amp; (~ext_int_freeze_d1 | (take_ext_int_start_d3 &amp; |lsu_fir_error[1:0]));</span>
<span id="L1157"><span class="lineNum">    1157</span>              : </span>
<span id="L1158"><span class="lineNum">    1158</span>              :    assign interrupt_valid_r = take_ext_int | take_timer_int | take_soft_int | take_nmi | take_ce_int | take_int_timer0_int | take_int_timer1_int;</span>
<span id="L1159"><span class="lineNum">    1159</span>              : </span>
<span id="L1160"><span class="lineNum">    1160</span>              : </span>
<span id="L1161"><span class="lineNum">    1161</span>              :    // Compute interrupt path:</span>
<span id="L1162"><span class="lineNum">    1162</span>              :    // If vectored async is set in mtvec, flush path for interrupts is MTVEC + (4 * CAUSE);</span>
<span id="L1163"><span class="lineNum">    1163</span>              :    assign vectored_path[31:1]  = {mtvec[30:1], 1'b0} + {25'b0, exc_cause_r[4:0], 1'b0};</span>
<span id="L1164"><span class="lineNum">    1164</span>              :    assign interrupt_path[31:1] = take_nmi ? nmi_vec[31:1] : ((mtvec[0] == 1'b1) ? vectored_path[31:1] : {mtvec[30:1], 1'b0});</span>
<span id="L1165"><span class="lineNum">    1165</span>              : </span>
<span id="L1166"><span class="lineNum">    1166</span>              :    assign sel_npc_r  = lsu_i0_rfnpc_r | fence_i_r | iccm_repair_state_rfnpc | (i_cpu_run_req_d1 &amp; ~interrupt_valid_r) | (rfpc_i0_r &amp; ~dec_tlu_i0_valid_r);</span>
<span id="L1167"><span class="lineNum">    1167</span>              :    assign sel_npc_resume = (i_cpu_run_req_d1 &amp; pmu_fw_tlu_halted_f) | pause_expired_r;</span>
<span id="L1168"><span class="lineNum">    1168</span>              : </span>
<span id="L1169"><span class="lineNum">    1169</span>              :    assign sel_fir_addr = take_ext_int_start_d3 &amp; ~|lsu_fir_error[1:0];</span>
<span id="L1170"><span class="lineNum">    1170</span>              : </span>
<span id="L1171"><span class="lineNum">    1171</span>              :    assign synchronous_flush_r  = i0_exception_valid_r | // exception</span>
<span id="L1172"><span class="lineNum">    1172</span>              :                                  rfpc_i0_r | // rfpc</span>
<span id="L1173"><span class="lineNum">    1173</span>              :                                  lsu_exc_valid_r |  // lsu exception in either pipe 0 or pipe 1</span>
<span id="L1174"><span class="lineNum">    1174</span>              :                                  fence_i_r |  // fence, a rfnpc</span>
<span id="L1175"><span class="lineNum">    1175</span>              :                                  lsu_i0_rfnpc_r | // lsu dccm sb ecc</span>
<span id="L1176"><span class="lineNum">    1176</span>              :                                  iccm_repair_state_rfnpc | // Iccm sb ecc</span>
<span id="L1177"><span class="lineNum">    1177</span>              :                                  debug_resume_req_f | // resume from debug halt, fetch the dpc</span>
<span id="L1178"><span class="lineNum">    1178</span>              :                                  sel_npc_resume |  // resume from pmu/fw halt, or from pause and fetch the NPC</span>
<span id="L1179"><span class="lineNum">    1179</span>              :                                  dec_tlu_wr_pause_r_d1 | // flush at start of pause</span>
<span id="L1180"><span class="lineNum">    1180</span>              :                                  i0_trigger_hit_r; // trigger hit, ebreak or goto debug mode</span>
<span id="L1181"><span class="lineNum">    1181</span>              : </span>
<span id="L1182"><span class="lineNum">    1182</span>              :    assign tlu_flush_lower_r = interrupt_valid_r | mret_r | synchronous_flush_r | take_halt | take_reset | take_ext_int_start;</span>
<span id="L1183"><span class="lineNum">    1183</span>              : </span>
<span id="L1184"><span class="lineNum">    1184</span>              :    assign tlu_flush_path_r[31:1] = take_reset ? rst_vec[31:1] :</span>
<span id="L1185"><span class="lineNum">    1185</span>              : </span>
<span id="L1186"><span class="lineNum">    1186</span>              :                                     ( ({31{sel_fir_addr}} &amp; lsu_fir_addr[31:1]) |</span>
<span id="L1187"><span class="lineNum">    1187</span>              :                                       ({31{~take_nmi &amp; sel_npc_r}} &amp; npc_r[31:1]) |</span>
<span id="L1188"><span class="lineNum">    1188</span>              :                                       ({31{~take_nmi &amp; rfpc_i0_r &amp; dec_tlu_i0_valid_r &amp; ~sel_npc_r}} &amp; dec_tlu_i0_pc_r[31:1]) |</span>
<span id="L1189"><span class="lineNum">    1189</span>              :                                       ({31{interrupt_valid_r &amp; ~sel_fir_addr}} &amp; interrupt_path[31:1]) |</span>
<span id="L1190"><span class="lineNum">    1190</span>              :                                       ({31{(i0_exception_valid_r | lsu_exc_valid_r |</span>
<span id="L1191"><span class="lineNum">    1191</span>              :                                             (i0_trigger_hit_r &amp; ~trigger_hit_dmode_r)) &amp; ~interrupt_valid_r &amp; ~sel_fir_addr}} &amp; {mtvec[30:1],1'b0}) |</span>
<span id="L1192"><span class="lineNum">    1192</span>              :                                       ({31{~take_nmi &amp; mret_r}} &amp; mepc[31:1]) |</span>
<span id="L1193"><span class="lineNum">    1193</span>              :                                       ({31{~take_nmi &amp; debug_resume_req_f}} &amp; dpc[31:1]) |</span>
<span id="L1194"><span class="lineNum">    1194</span>              :                                       ({31{~take_nmi &amp; sel_npc_resume}} &amp; npc_r_d1[31:1]) );</span>
<span id="L1195"><span class="lineNum">    1195</span>              : </span>
<span id="L1196"><span class="lineNum">    1196</span>              :    rvdffpcie #(31)  flush_lower_ff (.*, .en(tlu_flush_lower_r),</span>
<span id="L1197"><span class="lineNum">    1197</span>              :                                  .din({tlu_flush_path_r[31:1]}),</span>
<span id="L1198"><span class="lineNum">    1198</span>              :                                  .dout({tlu_flush_path_r_d1[31:1]}));</span>
<span id="L1199"><span class="lineNum">    1199</span>              : </span>
<span id="L1200"><span class="lineNum">    1200</span>              :    assign dec_tlu_flush_lower_wb = tlu_flush_lower_r_d1;</span>
<span id="L1201"><span class="lineNum">    1201</span>              :    assign dec_tlu_flush_lower_r = tlu_flush_lower_r;</span>
<span id="L1202"><span class="lineNum">    1202</span>              :    assign dec_tlu_flush_path_r[31:1] = tlu_flush_path_r[31:1];</span>
<span id="L1203"><span class="lineNum">    1203</span>              : </span>
<span id="L1204"><span class="lineNum">    1204</span>              : </span>
<span id="L1205"><span class="lineNum">    1205</span>              :    // this is used to capture mepc, etc.</span>
<span id="L1206"><span class="lineNum">    1206</span>              :    assign exc_or_int_valid_r = lsu_exc_valid_r | i0_exception_valid_r | interrupt_valid_r | (i0_trigger_hit_r &amp; ~trigger_hit_dmode_r);</span>
<span id="L1207"><span class="lineNum">    1207</span>              : </span>
<span id="L1208"><span class="lineNum">    1208</span>              : </span>
<span id="L1209"><span class="lineNum">    1209</span>              :    rvdffie #(12)  excinfo_wb_ff (.*,</span>
<span id="L1210"><span class="lineNum">    1210</span>              :                                  .din({interrupt_valid_r, i0_exception_valid_r, exc_or_int_valid_r,</span>
<span id="L1211"><span class="lineNum">    1211</span>              :                                        exc_cause_r[4:0], tlu_i0_commit_cmt &amp; ~illegal_r, i0_trigger_hit_r,</span>
<span id="L1212"><span class="lineNum">    1212</span>              :                                        take_nmi, pause_expired_r }),</span>
<span id="L1213"><span class="lineNum">    1213</span>              :                                  .dout({interrupt_valid_r_d1, i0_exception_valid_r_d1, exc_or_int_valid_r_d1,</span>
<span id="L1214"><span class="lineNum">    1214</span>              :                                         exc_cause_wb[4:0], i0_valid_wb, trigger_hit_r_d1,</span>
<span id="L1215"><span class="lineNum">    1215</span>              :                                         take_nmi_r_d1, pause_expired_wb}));</span>
<span id="L1216"><span class="lineNum">    1216</span>              : `ifdef RV_USER_MODE</span>
<span id="L1217"><span class="lineNum">    1217</span>              : </span>
<span id="L1218"><span class="lineNum">    1218</span>              :    //</span>
<span id="L1219"><span class="lineNum">    1219</span>              :    // Privilege mode</span>
<span id="L1220"><span class="lineNum">    1220</span>              :    //</span>
<span id="L1221"><span class="lineNum">    1221</span>              :    assign priv_mode_ns = (mret_r &amp; mstatus[MSTATUS_MPP]) |</span>
<span id="L1222"><span class="lineNum">    1222</span>              :                          (exc_or_int_valid_r &amp; 1'b0 ) |</span>
<span id="L1223"><span class="lineNum">    1223</span>              :                          ((~mret_r &amp; ~exc_or_int_valid_r) &amp; priv_mode);</span>
<span id="L1224"><span class="lineNum">    1224</span>              : </span>
<span id="L1225"><span class="lineNum">    1225</span>              :    rvdff #(1) priv_ff (</span>
<span id="L1226"><span class="lineNum">    1226</span>              :         .clk    (free_l2clk),</span>
<span id="L1227"><span class="lineNum">    1227</span>              :         .rst_l  (rst_l),</span>
<span id="L1228"><span class="lineNum">    1228</span>              :         .din    (priv_mode_ns),</span>
<span id="L1229"><span class="lineNum">    1229</span>              :         .dout   (priv_mode)</span>
<span id="L1230"><span class="lineNum">    1230</span>              :    );</span>
<span id="L1231"><span class="lineNum">    1231</span>              : </span>
<span id="L1232"><span class="lineNum">    1232</span>              : `endif</span>
<span id="L1233"><span class="lineNum">    1233</span>              : </span>
<span id="L1234"><span class="lineNum">    1234</span>              :    //----------------------------------------------------------------------</span>
<span id="L1235"><span class="lineNum">    1235</span>              :    //</span>
<span id="L1236"><span class="lineNum">    1236</span>              :    // CSRs</span>
<span id="L1237"><span class="lineNum">    1237</span>              :    //</span>
<span id="L1238"><span class="lineNum">    1238</span>              :    //----------------------------------------------------------------------</span>
<span id="L1239"><span class="lineNum">    1239</span>              : </span>
<span id="L1240"><span class="lineNum">    1240</span>              : </span>
<span id="L1241"><span class="lineNum">    1241</span>              :    // ----------------------------------------------------------------------</span>
<span id="L1242"><span class="lineNum">    1242</span>              :    // MISA (RO)</span>
<span id="L1243"><span class="lineNum">    1243</span>              :    //  [31:30] XLEN - implementation width, 2'b01 - 32 bits</span>
<span id="L1244"><span class="lineNum">    1244</span>              :    //  [20]    U    - user mode support (if enabled in config)</span>
<span id="L1245"><span class="lineNum">    1245</span>              :    //  [12]    M    - integer mul/div</span>
<span id="L1246"><span class="lineNum">    1246</span>              :    //  [8]     I    - RV32I</span>
<span id="L1247"><span class="lineNum">    1247</span>              :    //  [2]     C    - Compressed extension</span>
<span id="L1248"><span class="lineNum">    1248</span>              :    localparam MISA          = 12'h301;</span>
<span id="L1249"><span class="lineNum">    1249</span>              : </span>
<span id="L1250"><span class="lineNum">    1250</span>              :    // MVENDORID, MARCHID, MIMPID, MHARTID</span>
<span id="L1251"><span class="lineNum">    1251</span>              :    localparam MVENDORID     = 12'hf11;</span>
<span id="L1252"><span class="lineNum">    1252</span>              :    localparam MARCHID       = 12'hf12;</span>
<span id="L1253"><span class="lineNum">    1253</span>              :    localparam MIMPID        = 12'hf13;</span>
<span id="L1254"><span class="lineNum">    1254</span>              :    localparam MHARTID       = 12'hf14;</span>
<span id="L1255"><span class="lineNum">    1255</span>              : </span>
<span id="L1256"><span class="lineNum">    1256</span>              : </span>
<span id="L1257"><span class="lineNum">    1257</span>              :    // ----------------------------------------------------------------------</span>
<span id="L1258"><span class="lineNum">    1258</span>              :    // MSTATUS (RW)</span>
<span id="L1259"><span class="lineNum">    1259</span>              :    // [17]    MPRV : Modify PRiVilege (if enabled in config)</span>
<span id="L1260"><span class="lineNum">    1260</span>              :    // [12:11] MPP  : Prior priv level, either 2'b11 (machine) or 2'b00 (user)</span>
<span id="L1261"><span class="lineNum">    1261</span>              :    // [7]     MPIE : Int enable previous [1]</span>
<span id="L1262"><span class="lineNum">    1262</span>              :    // [3]     MIE  : Int enable          [0]</span>
<span id="L1263"><span class="lineNum">    1263</span>              :    localparam MSTATUS       = 12'h300;</span>
<span id="L1264"><span class="lineNum">    1264</span>              : </span>
<span id="L1265"><span class="lineNum">    1265</span>              : </span>
<span id="L1266"><span class="lineNum">    1266</span>              :    //When executing a MRET instruction, supposing MPP holds the value 3, MIE</span>
<span id="L1267"><span class="lineNum">    1267</span>              :    //is set to MPIE; the privilege mode is changed to 3; MPIE is set to 1; and MPP is set to 3</span>
<span id="L1268"><span class="lineNum">    1268</span>              : `ifdef RV_USER_MODE</span>
<span id="L1269"><span class="lineNum">    1269</span>              :    assign dec_csr_wen_r_mod = dec_csr_wen_r &amp; ~i0_trigger_hit_r &amp; ~rfpc_i0_r &amp; ~csr_acc_r;</span>
<span id="L1270"><span class="lineNum">    1270</span>              : `else</span>
<span id="L1271"><span class="lineNum">    1271</span>              :    assign dec_csr_wen_r_mod = dec_csr_wen_r &amp; ~i0_trigger_hit_r &amp; ~rfpc_i0_r;</span>
<span id="L1272"><span class="lineNum">    1272</span>              : `endif</span>
<span id="L1273"><span class="lineNum">    1273</span>              : </span>
<span id="L1274"><span class="lineNum">    1274</span>              :    assign wr_mstatus_r = dec_csr_wen_r_mod &amp; (dec_csr_wraddr_r[11:0] == MSTATUS);</span>
<span id="L1275"><span class="lineNum">    1275</span>              : </span>
<span id="L1276"><span class="lineNum">    1276</span>              :    // set this even if we don't go to fwhalt due to debug halt. We committed the inst, so ...</span>
<span id="L1277"><span class="lineNum">    1277</span>              :    assign set_mie_pmu_fw_halt = ~mpmc_b_ns[1] &amp; fw_halt_req;</span>
<span id="L1278"><span class="lineNum">    1278</span>              : </span>
<span id="L1279"><span class="lineNum">    1279</span>              : `ifdef RV_USER_MODE</span>
<span id="L1280"><span class="lineNum">    1280</span>              :    // mstatus[2] / mstatus_ns[2] actually stores inverse of the MPP field !</span>
<span id="L1281"><span class="lineNum">    1281</span>              :    assign mstatus_ns[3:0] = ( ({4{~wr_mstatus_r &amp; exc_or_int_valid_r}} &amp; {mstatus[MSTATUS_MPRV], priv_mode, mstatus[MSTATUS_MIE], 1'b0}) |</span>
<span id="L1282"><span class="lineNum">    1282</span>              :                               ({4{ wr_mstatus_r &amp; exc_or_int_valid_r}} &amp; {mstatus[MSTATUS_MPRV], priv_mode, dec_csr_wrdata_r[3],  1'b0}) |</span>
<span id="L1283"><span class="lineNum">    1283</span>              :                               ({4{mret_r &amp; ~exc_or_int_valid_r}}       &amp; {mstatus[MSTATUS_MPRV] &amp; ~mstatus[MSTATUS_MPP], 1'b1, 1'b1, mstatus[MSTATUS_MPIE]}) |</span>
<span id="L1284"><span class="lineNum">    1284</span>              :                               ({4{set_mie_pmu_fw_halt}}                &amp; {mstatus[3:2], mstatus[MSTATUS_MPIE], 1'b1}) |</span>
<span id="L1285"><span class="lineNum">    1285</span>              :                               ({4{wr_mstatus_r &amp; ~exc_or_int_valid_r}} &amp; {dec_csr_wrdata_r[17], ~dec_csr_wrdata_r[12], dec_csr_wrdata_r[7], dec_csr_wrdata_r[3]}) |</span>
<span id="L1286"><span class="lineNum">    1286</span>              :                               ({4{~wr_mstatus_r &amp; ~exc_or_int_valid_r  &amp; ~mret_r &amp; ~set_mie_pmu_fw_halt}} &amp; mstatus[3:0]) );</span>
<span id="L1287"><span class="lineNum">    1287</span>              : </span>
<span id="L1288"><span class="lineNum">    1288</span>              :    // gate MIE if we are single stepping and DCSR[STEPIE] is off</span>
<span id="L1289"><span class="lineNum">    1289</span>              :    // in user mode machine interrupts are always enabled as per RISC-V privilege spec (chapter 3.1.6.1).</span>
<span id="L1290"><span class="lineNum">    1290</span>              :    assign mstatus_mie_ns = (priv_mode | mstatus[MSTATUS_MIE]) &amp; (~dcsr_single_step_running_f | dcsr[DCSR_STEPIE]);</span>
<span id="L1291"><span class="lineNum">    1291</span>              : </span>
<span id="L1292"><span class="lineNum">    1292</span>              :    // set effective privilege mode according to MPRV and MPP</span>
<span id="L1293"><span class="lineNum">    1293</span>              :    assign priv_mode_eff = ( mstatus[MSTATUS_MPRV] &amp; mstatus[MSTATUS_MPP]) | // MPRV=1, use MPP</span>
<span id="L1294"><span class="lineNum">    1294</span>              :                           (~mstatus[MSTATUS_MPRV] &amp; priv_mode);             // MPRV=0, use current operating mode</span>
<span id="L1295"><span class="lineNum">    1295</span>              : </span>
<span id="L1296"><span class="lineNum">    1296</span>              : `else</span>
<span id="L1297"><span class="lineNum">    1297</span>              : </span>
<span id="L1298"><span class="lineNum">    1298</span>              :    assign mstatus_ns[1:0] = ( ({2{~wr_mstatus_r &amp; exc_or_int_valid_r}} &amp; {mstatus[MSTATUS_MIE], 1'b0}) |</span>
<span id="L1299"><span class="lineNum">    1299</span>              :                               ({2{ wr_mstatus_r &amp; exc_or_int_valid_r}} &amp; {dec_csr_wrdata_r[3], 1'b0}) |</span>
<span id="L1300"><span class="lineNum">    1300</span>              :                               ({2{mret_r &amp; ~exc_or_int_valid_r}} &amp; {1'b1, mstatus[MSTATUS_MPIE]}) |</span>
<span id="L1301"><span class="lineNum">    1301</span>              :                               ({2{set_mie_pmu_fw_halt}} &amp; {mstatus[MSTATUS_MPIE], 1'b1}) |</span>
<span id="L1302"><span class="lineNum">    1302</span>              :                               ({2{wr_mstatus_r &amp; ~exc_or_int_valid_r}} &amp; {dec_csr_wrdata_r[7], dec_csr_wrdata_r[3]}) |</span>
<span id="L1303"><span class="lineNum">    1303</span>              :                               ({2{~wr_mstatus_r &amp; ~exc_or_int_valid_r &amp; ~mret_r &amp; ~set_mie_pmu_fw_halt}} &amp; mstatus[1:0]) );</span>
<span id="L1304"><span class="lineNum">    1304</span>              : </span>
<span id="L1305"><span class="lineNum">    1305</span>              :    assign mstatus_mie_ns = mstatus[MSTATUS_MIE] &amp; (~dcsr_single_step_running_f | dcsr[DCSR_STEPIE]);</span>
<span id="L1306"><span class="lineNum">    1306</span>              : </span>
<span id="L1307"><span class="lineNum">    1307</span>              : `endif</span>
<span id="L1308"><span class="lineNum">    1308</span>              : </span>
<span id="L1309"><span class="lineNum">    1309</span>              :    // ----------------------------------------------------------------------</span>
<span id="L1310"><span class="lineNum">    1310</span>              :    // MTVEC (RW)</span>
<span id="L1311"><span class="lineNum">    1311</span>              :    // [31:2] BASE : Trap vector base address</span>
<span id="L1312"><span class="lineNum">    1312</span>              :    // [1] - Reserved, not implemented, reads zero</span>
<span id="L1313"><span class="lineNum">    1313</span>              :    // [0]  MODE : 0 = Direct, 1 = Asyncs are vectored to BASE + (4 * CAUSE)</span>
<span id="L1314"><span class="lineNum">    1314</span>              :    localparam MTVEC         = 12'h305;</span>
<span id="L1315"><span class="lineNum">    1315</span>              : </span>
<span id="L1316"><span class="lineNum">    1316</span>              :    assign wr_mtvec_r = dec_csr_wen_r_mod &amp; (dec_csr_wraddr_r[11:0] == MTVEC);</span>
<span id="L1317"><span class="lineNum">    1317</span>              :    assign mtvec_ns[30:0] = {dec_csr_wrdata_r[31:2], dec_csr_wrdata_r[0]} ;</span>
<span id="L1318"><span class="lineNum">    1318</span>              :    rvdffe #(31)  mtvec_ff (.*, .en(wr_mtvec_r), .din(mtvec_ns[30:0]), .dout(mtvec[30:0]));</span>
<span id="L1319"><span class="lineNum">    1319</span>              : </span>
<span id="L1320"><span class="lineNum">    1320</span>              :    // ----------------------------------------------------------------------</span>
<span id="L1321"><span class="lineNum">    1321</span>              :    // MIP (RW)</span>
<span id="L1322"><span class="lineNum">    1322</span>              :    //</span>
<span id="L1323"><span class="lineNum">    1323</span>              :    // [30] MCEIP  : (RO) M-Mode Correctable Error interrupt pending</span>
<span id="L1324"><span class="lineNum">    1324</span>              :    // [29] MITIP0 : (RO) M-Mode Internal Timer0 interrupt pending</span>
<span id="L1325"><span class="lineNum">    1325</span>              :    // [28] MITIP1 : (RO) M-Mode Internal Timer1 interrupt pending</span>
<span id="L1326"><span class="lineNum">    1326</span>              :    // [11] MEIP   : (RO) M-Mode external interrupt pending</span>
<span id="L1327"><span class="lineNum">    1327</span>              :    // [7]  MTIP   : (RO) M-Mode timer interrupt pending</span>
<span id="L1328"><span class="lineNum">    1328</span>              :    // [3]  MSIP   : (RO) M-Mode software interrupt pending</span>
<span id="L1329"><span class="lineNum">    1329</span>              :    localparam MIP           = 12'h344;</span>
<span id="L1330"><span class="lineNum">    1330</span>              : </span>
<span id="L1331"><span class="lineNum">    1331</span>              :    assign ce_int = (mdccme_ce_req | miccme_ce_req | mice_ce_req);</span>
<span id="L1332"><span class="lineNum">    1332</span>              : </span>
<span id="L1333"><span class="lineNum">    1333</span>              :    assign mip_ns[5:0] = {ce_int, dec_timer_t0_pulse, dec_timer_t1_pulse, mexintpend, timer_int_sync, soft_int_sync};</span>
<span id="L1334"><span class="lineNum">    1334</span>              : </span>
<span id="L1335"><span class="lineNum">    1335</span>              :    // ----------------------------------------------------------------------</span>
<span id="L1336"><span class="lineNum">    1336</span>              :    // MIE (RW)</span>
<span id="L1337"><span class="lineNum">    1337</span>              :    // [30] MCEIE  : (RO) M-Mode Correctable Error interrupt enable</span>
<span id="L1338"><span class="lineNum">    1338</span>              :    // [29] MITIE0 : (RO) M-Mode Internal Timer0 interrupt enable</span>
<span id="L1339"><span class="lineNum">    1339</span>              :    // [28] MITIE1 : (RO) M-Mode Internal Timer1 interrupt enable</span>
<span id="L1340"><span class="lineNum">    1340</span>              :    // [11] MEIE   : (RW) M-Mode external interrupt enable</span>
<span id="L1341"><span class="lineNum">    1341</span>              :    // [7]  MTIE   : (RW) M-Mode timer interrupt enable</span>
<span id="L1342"><span class="lineNum">    1342</span>              :    // [3]  MSIE   : (RW) M-Mode software interrupt enable</span>
<span id="L1343"><span class="lineNum">    1343</span>              :    localparam MIE           = 12'h304;</span>
<span id="L1344"><span class="lineNum">    1344</span>              : </span>
<span id="L1345"><span class="lineNum">    1345</span>              :    assign wr_mie_r = dec_csr_wen_r_mod &amp; (dec_csr_wraddr_r[11:0] == MIE);</span>
<span id="L1346"><span class="lineNum">    1346</span>              :    assign mie_ns[5:0] = wr_mie_r ? {dec_csr_wrdata_r[30:28], dec_csr_wrdata_r[11], dec_csr_wrdata_r[7], dec_csr_wrdata_r[3]} : mie[5:0];</span>
<span id="L1347"><span class="lineNum">    1347</span>              :    rvdff #(6)  mie_ff (.*, .clk(csr_wr_clk), .din(mie_ns[5:0]), .dout(mie[5:0]));</span>
<span id="L1348"><span class="lineNum">    1348</span>              : </span>
<span id="L1349"><span class="lineNum">    1349</span>              : </span>
<span id="L1350"><span class="lineNum">    1350</span>              :    // ----------------------------------------------------------------------</span>
<span id="L1351"><span class="lineNum">    1351</span>              :    // MCYCLEL (RW)</span>
<span id="L1352"><span class="lineNum">    1352</span>              :    // [31:0] : Lower Cycle count</span>
<span id="L1353"><span class="lineNum">    1353</span>              : </span>
<span id="L1354"><span class="lineNum">    1354</span>              :    localparam MCYCLEL       = 12'hb00;</span>
<span id="L1355"><span class="lineNum">    1355</span>              :    localparam logic [11:0] CYCLEL  = 12'hc00;</span>
<span id="L1356"><span class="lineNum">    1356</span>              : </span>
<span id="L1357"><span class="lineNum">    1357</span>              :    assign kill_ebreak_count_r = ebreak_to_debug_mode_r &amp; dcsr[DCSR_STOPC];</span>
<span id="L1358"><span class="lineNum">    1358</span>              : </span>
<span id="L1359"><span class="lineNum">    1359</span>              :    assign wr_mcyclel_r = dec_csr_wen_r_mod &amp; (dec_csr_wraddr_r[11:0] == MCYCLEL);</span>
<span id="L1360"><span class="lineNum">    1360</span>              : </span>
<span id="L1361"><span class="lineNum">    1361</span>              :    assign mcyclel_cout_in = ~(kill_ebreak_count_r | (dec_tlu_dbg_halted &amp; dcsr[DCSR_STOPC]) | dec_tlu_pmu_fw_halted | mcountinhibit[0]);</span>
<span id="L1362"><span class="lineNum">    1362</span>              : </span>
<span id="L1363"><span class="lineNum">    1363</span>              :    // split for power</span>
<span id="L1364"><span class="lineNum">    1364</span>              :    assign {mcyclela_cout, mcyclel_inc[7:0]}  = mcyclel[7:0] +  {7'b0, 1'b1};</span>
<span id="L1365"><span class="lineNum">    1365</span>              :    assign {mcyclel_cout,  mcyclel_inc[31:8]} = mcyclel[31:8] + {23'b0, mcyclela_cout};</span>
<span id="L1366"><span class="lineNum">    1366</span>              : </span>
<span id="L1367"><span class="lineNum">    1367</span>              :    assign mcyclel_ns[31:0] = wr_mcyclel_r ? dec_csr_wrdata_r[31:0] : mcyclel_inc[31:0];</span>
<span id="L1368"><span class="lineNum">    1368</span>              : </span>
<span id="L1369"><span class="lineNum">    1369</span>              :    rvdffe #(24) mcyclel_bff      (.*, .clk(free_l2clk), .en(wr_mcyclel_r | (mcyclela_cout &amp; mcyclel_cout_in)),    .din(mcyclel_ns[31:8]), .dout(mcyclel[31:8]));</span>
<span id="L1370"><span class="lineNum">    1370</span>              :    rvdffe #(8)  mcyclel_aff      (.*, .clk(free_l2clk), .en(wr_mcyclel_r | mcyclel_cout_in),  .din(mcyclel_ns[7:0]),  .dout(mcyclel[7:0]));</span>
<span id="L1371"><span class="lineNum">    1371</span>              : </span>
<span id="L1372"><span class="lineNum">    1372</span>              :    // ----------------------------------------------------------------------</span>
<span id="L1373"><span class="lineNum">    1373</span>              :    // MCYCLEH (RW)</span>
<span id="L1374"><span class="lineNum">    1374</span>              :    // [63:32] : Higher Cycle count</span>
<span id="L1375"><span class="lineNum">    1375</span>              :    // Chained with mcyclel. Note: mcyclel overflow due to a mcycleh write gets ignored.</span>
<span id="L1376"><span class="lineNum">    1376</span>              : </span>
<span id="L1377"><span class="lineNum">    1377</span>              :    localparam MCYCLEH       = 12'hb80;</span>
<span id="L1378"><span class="lineNum">    1378</span>              :    localparam logic [11:0] CYCLEH  = 12'hc80;</span>
<span id="L1379"><span class="lineNum">    1379</span>              : </span>
<span id="L1380"><span class="lineNum">    1380</span>              :    assign wr_mcycleh_r = dec_csr_wen_r_mod &amp; (dec_csr_wraddr_r[11:0] == MCYCLEH);</span>
<span id="L1381"><span class="lineNum">    1381</span>              : </span>
<span id="L1382"><span class="lineNum">    1382</span>              :    assign mcycleh_inc[31:0] = mcycleh[31:0] + {31'b0, mcyclel_cout_f};</span>
<span id="L1383"><span class="lineNum">    1383</span>              :    assign mcycleh_ns[31:0]  = wr_mcycleh_r ? dec_csr_wrdata_r[31:0] : mcycleh_inc[31:0];</span>
<span id="L1384"><span class="lineNum">    1384</span>              : </span>
<span id="L1385"><span class="lineNum">    1385</span>              :    rvdffe #(32)  mcycleh_ff (.*, .clk(free_l2clk), .en(wr_mcycleh_r | mcyclel_cout_f), .din(mcycleh_ns[31:0]), .dout(mcycleh[31:0]));</span>
<span id="L1386"><span class="lineNum">    1386</span>              : </span>
<span id="L1387"><span class="lineNum">    1387</span>              :    // ----------------------------------------------------------------------</span>
<span id="L1388"><span class="lineNum">    1388</span>              :    // MINSTRETL (RW)</span>
<span id="L1389"><span class="lineNum">    1389</span>              :    // [31:0] : Lower Instruction retired count</span>
<span id="L1390"><span class="lineNum">    1390</span>              :    // From the spec "Some CSRs, such as the instructions retired counter, instret, may be modified as side effects</span>
<span id="L1391"><span class="lineNum">    1391</span>              :    // of instruction execution. In these cases, if a CSR access instruction reads a CSR, it reads the</span>
<span id="L1392"><span class="lineNum">    1392</span>              :    // value prior to the execution of the instruction. If a CSR access instruction writes a CSR, the</span>
<span id="L1393"><span class="lineNum">    1393</span>              :    // update occurs after the execution of the instruction. In particular, a value written to instret by</span>
<span id="L1394"><span class="lineNum">    1394</span>              :    // one instruction will be the value read by the following instruction (i.e., the increment of instret</span>
<span id="L1395"><span class="lineNum">    1395</span>              :    // caused by the first instruction retiring happens before the write of the new value)."</span>
<span id="L1396"><span class="lineNum">    1396</span>              :    localparam MINSTRETL     = 12'hb02;</span>
<span id="L1397"><span class="lineNum">    1397</span>              :    localparam logic [11:0] INSTRETL  = 12'hc02;</span>
<span id="L1398"><span class="lineNum">    1398</span>              : </span>
<span id="L1399"><span class="lineNum">    1399</span>              :    assign i0_valid_no_ebreak_ecall_r = dec_tlu_i0_valid_r &amp; ~(ebreak_r | ecall_r | ebreak_to_debug_mode_r | illegal_r | mcountinhibit[2]);</span>
<span id="L1400"><span class="lineNum">    1400</span>              : </span>
<span id="L1401"><span class="lineNum">    1401</span>              :    assign wr_minstretl_r = dec_csr_wen_r_mod &amp; (dec_csr_wraddr_r[11:0] == MINSTRETL);</span>
<span id="L1402"><span class="lineNum">    1402</span>              : </span>
<span id="L1403"><span class="lineNum">    1403</span>              :    assign {minstretl_couta, minstretl_inc[7:0]} = minstretl[7:0] + {7'b0,1'b1};</span>
<span id="L1404"><span class="lineNum">    1404</span>              :    assign {minstretl_cout, minstretl_inc[31:8]} = minstretl[31:8] + {23'b0, minstretl_couta};</span>
<span id="L1405"><span class="lineNum">    1405</span>              : </span>
<span id="L1406"><span class="lineNum">    1406</span>              :    assign minstret_enable = (i0_valid_no_ebreak_ecall_r &amp; tlu_i0_commit_cmt) | wr_minstretl_r;</span>
<span id="L1407"><span class="lineNum">    1407</span>              : </span>
<span id="L1408"><span class="lineNum">    1408</span>              :    assign minstretl_cout_ns = minstretl_cout &amp; ~wr_minstreth_r &amp; i0_valid_no_ebreak_ecall_r &amp; ~dec_tlu_dbg_halted;</span>
<span id="L1409"><span class="lineNum">    1409</span>              : </span>
<span id="L1410"><span class="lineNum">    1410</span>              :    assign minstretl_ns[31:0] = wr_minstretl_r ? dec_csr_wrdata_r[31:0] : minstretl_inc[31:0];</span>
<span id="L1411"><span class="lineNum">    1411</span>              :    rvdffe #(24)  minstretl_bff (.*, .en(wr_minstretl_r | (minstretl_couta &amp; minstret_enable)),</span>
<span id="L1412"><span class="lineNum">    1412</span>              :                                 .din(minstretl_ns[31:8]), .dout(minstretl[31:8]));</span>
<span id="L1413"><span class="lineNum">    1413</span>              :    rvdffe #(8)   minstretl_aff (.*, .en(minstret_enable),</span>
<span id="L1414"><span class="lineNum">    1414</span>              :                                 .din(minstretl_ns[7:0]),  .dout(minstretl[7:0]));</span>
<span id="L1415"><span class="lineNum">    1415</span>              : </span>
<span id="L1416"><span class="lineNum">    1416</span>              : </span>
<span id="L1417"><span class="lineNum">    1417</span>              :    assign minstretl_read[31:0] = minstretl[31:0];</span>
<span id="L1418"><span class="lineNum">    1418</span>              :    // ----------------------------------------------------------------------</span>
<span id="L1419"><span class="lineNum">    1419</span>              :    // MINSTRETH (RW)</span>
<span id="L1420"><span class="lineNum">    1420</span>              :    // [63:32] : Higher Instret count</span>
<span id="L1421"><span class="lineNum">    1421</span>              :    // Chained with minstretl. Note: minstretl overflow due to a minstreth write gets ignored.</span>
<span id="L1422"><span class="lineNum">    1422</span>              : </span>
<span id="L1423"><span class="lineNum">    1423</span>              :    localparam MINSTRETH     = 12'hb82;</span>
<span id="L1424"><span class="lineNum">    1424</span>              :    localparam logic [11:0] INSTRETH  = 12'hc82;</span>
<span id="L1425"><span class="lineNum">    1425</span>              : </span>
<span id="L1426"><span class="lineNum">    1426</span>              :    assign wr_minstreth_r = dec_csr_wen_r_mod &amp; (dec_csr_wraddr_r[11:0] == MINSTRETH);</span>
<span id="L1427"><span class="lineNum">    1427</span>              : </span>
<span id="L1428"><span class="lineNum">    1428</span>              :    assign minstreth_inc[31:0] = minstreth[31:0] + {31'b0, minstretl_cout_f};</span>
<span id="L1429"><span class="lineNum">    1429</span>              :    assign minstreth_ns[31:0]  = wr_minstreth_r ? dec_csr_wrdata_r[31:0] : minstreth_inc[31:0];</span>
<span id="L1430"><span class="lineNum">    1430</span>              :    rvdffe #(32)  minstreth_ff (.*, .en((minstret_enable_f &amp; minstretl_cout_f) | wr_minstreth_r), .din(minstreth_ns[31:0]), .dout(minstreth[31:0]));</span>
<span id="L1431"><span class="lineNum">    1431</span>              : </span>
<span id="L1432"><span class="lineNum">    1432</span>              :    assign minstreth_read[31:0] = minstreth_inc[31:0];</span>
<span id="L1433"><span class="lineNum">    1433</span>              : </span>
<span id="L1434"><span class="lineNum">    1434</span>              :    // ----------------------------------------------------------------------</span>
<span id="L1435"><span class="lineNum">    1435</span>              :    // MSCRATCH (RW)</span>
<span id="L1436"><span class="lineNum">    1436</span>              :    // [31:0] : Scratch register</span>
<span id="L1437"><span class="lineNum">    1437</span>              :    localparam MSCRATCH      = 12'h340;</span>
<span id="L1438"><span class="lineNum">    1438</span>              : </span>
<span id="L1439"><span class="lineNum">    1439</span>              :    assign wr_mscratch_r = dec_csr_wen_r_mod &amp; (dec_csr_wraddr_r[11:0] == MSCRATCH);</span>
<span id="L1440"><span class="lineNum">    1440</span>              : </span>
<span id="L1441"><span class="lineNum">    1441</span>              :    rvdffe #(32)  mscratch_ff (.*, .en(wr_mscratch_r), .din(dec_csr_wrdata_r[31:0]), .dout(mscratch[31:0]));</span>
<span id="L1442"><span class="lineNum">    1442</span>              : </span>
<span id="L1443"><span class="lineNum">    1443</span>              :    // ----------------------------------------------------------------------</span>
<span id="L1444"><span class="lineNum">    1444</span>              :    // MEPC (RW)</span>
<span id="L1445"><span class="lineNum">    1445</span>              :    // [31:1] : Exception PC</span>
<span id="L1446"><span class="lineNum">    1446</span>              :    localparam MEPC          = 12'h341;</span>
<span id="L1447"><span class="lineNum">    1447</span>              : </span>
<span id="L1448"><span class="lineNum">    1448</span>              :    // NPC</span>
<span id="L1449"><span class="lineNum">    1449</span>              : </span>
<span id="L1450"><span class="lineNum">    1450</span>              :    assign sel_exu_npc_r = ~dec_tlu_dbg_halted &amp; ~tlu_flush_lower_r_d1 &amp; dec_tlu_i0_valid_r;</span>
<span id="L1451"><span class="lineNum">    1451</span>              :    assign sel_flush_npc_r = ~dec_tlu_dbg_halted &amp; tlu_flush_lower_r_d1 &amp; ~dec_tlu_flush_noredir_r_d1;</span>
<span id="L1452"><span class="lineNum">    1452</span>              :    assign sel_hold_npc_r = ~sel_exu_npc_r &amp; ~sel_flush_npc_r;</span>
<span id="L1453"><span class="lineNum">    1453</span>              : </span>
<span id="L1454"><span class="lineNum">    1454</span>              :    assign npc_r[31:1] =  ( ({31{sel_exu_npc_r}} &amp; exu_npc_r[31:1]) |</span>
<span id="L1455"><span class="lineNum">    1455</span>              :                            ({31{~mpc_reset_run_req &amp; reset_delayed}} &amp; rst_vec[31:1]) | // init to reset vector for mpc halt on reset case</span>
<span id="L1456"><span class="lineNum">    1456</span>              :                            ({31{(sel_flush_npc_r)}} &amp; tlu_flush_path_r_d1[31:1]) |</span>
<span id="L1457"><span class="lineNum">    1457</span>              :                            ({31{(sel_hold_npc_r)}} &amp; npc_r_d1[31:1]) );</span>
<span id="L1458"><span class="lineNum">    1458</span>              : </span>
<span id="L1459"><span class="lineNum">    1459</span>              :    rvdffpcie #(31)  npwbc_ff (.*, .en(sel_exu_npc_r | sel_flush_npc_r | reset_delayed), .din(npc_r[31:1]), .dout(npc_r_d1[31:1]));</span>
<span id="L1460"><span class="lineNum">    1460</span>              : </span>
<span id="L1461"><span class="lineNum">    1461</span>              :    // PC has to be captured for exceptions and interrupts. For MRET, we could execute it and then take an</span>
<span id="L1462"><span class="lineNum">    1462</span>              :    // interrupt before the next instruction.</span>
<span id="L1463"><span class="lineNum">    1463</span>              :    assign pc0_valid_r = ~dec_tlu_dbg_halted &amp; dec_tlu_i0_valid_r;</span>
<span id="L1464"><span class="lineNum">    1464</span>              : </span>
<span id="L1465"><span class="lineNum">    1465</span>              :    assign pc_r[31:1]  = ( ({31{ pc0_valid_r}} &amp; dec_tlu_i0_pc_r[31:1]) |</span>
<span id="L1466"><span class="lineNum">    1466</span>              :                           ({31{~pc0_valid_r}} &amp; pc_r_d1[31:1]));</span>
<span id="L1467"><span class="lineNum">    1467</span>              : </span>
<span id="L1468"><span class="lineNum">    1468</span>              :    rvdffpcie #(31)  pwbc_ff (.*, .en(pc0_valid_r), .din(pc_r[31:1]), .dout(pc_r_d1[31:1]));</span>
<span id="L1469"><span class="lineNum">    1469</span>              : </span>
<span id="L1470"><span class="lineNum">    1470</span>              :    assign wr_mepc_r = dec_csr_wen_r_mod &amp; (dec_csr_wraddr_r[11:0] == MEPC);</span>
<span id="L1471"><span class="lineNum">    1471</span>              : </span>
<span id="L1472"><span class="lineNum">    1472</span>              :    assign mepc_ns[31:1] = ( ({31{i0_exception_valid_r | lsu_exc_valid_r | mepc_trigger_hit_sel_pc_r}} &amp; pc_r[31:1]) |</span>
<span id="L1473"><span class="lineNum">    1473</span>              :                             ({31{interrupt_valid_r}} &amp; npc_r[31:1]) |</span>
<span id="L1474"><span class="lineNum">    1474</span>              :                             ({31{wr_mepc_r &amp; ~exc_or_int_valid_r}} &amp; dec_csr_wrdata_r[31:1]) |</span>
<span id="L1475"><span class="lineNum">    1475</span>              :                             ({31{~wr_mepc_r &amp; ~exc_or_int_valid_r}} &amp; mepc[31:1]) );</span>
<span id="L1476"><span class="lineNum">    1476</span>              : </span>
<span id="L1477"><span class="lineNum">    1477</span>              : </span>
<span id="L1478"><span class="lineNum">    1478</span>              :    rvdffe #(31)  mepc_ff (.*, .en(i0_exception_valid_r | lsu_exc_valid_r | mepc_trigger_hit_sel_pc_r | interrupt_valid_r | wr_mepc_r), .din(mepc_ns[31:1]), .dout(mepc[31:1]));</span>
<span id="L1479"><span class="lineNum">    1479</span>              : </span>
<span id="L1480"><span class="lineNum">    1480</span>              :    // ----------------------------------------------------------------------</span>
<span id="L1481"><span class="lineNum">    1481</span>              :    // MCAUSE (RW)</span>
<span id="L1482"><span class="lineNum">    1482</span>              :    // [31:0] : Exception Cause</span>
<span id="L1483"><span class="lineNum">    1483</span>              :    localparam MCAUSE        = 12'h342;</span>
<span id="L1484"><span class="lineNum">    1484</span>              : </span>
<span id="L1485"><span class="lineNum">    1485</span>              :    assign wr_mcause_r = dec_csr_wen_r_mod &amp; (dec_csr_wraddr_r[11:0] == MCAUSE);</span>
<span id="L1486"><span class="lineNum">    1486</span>              :    assign mcause_sel_nmi_store = exc_or_int_valid_r &amp; take_nmi &amp; nmi_lsu_store_type;</span>
<span id="L1487"><span class="lineNum">    1487</span>              :    assign mcause_sel_nmi_load = exc_or_int_valid_r &amp; take_nmi &amp; nmi_lsu_load_type;</span>
<span id="L1488"><span class="lineNum">    1488</span>              :    assign mcause_sel_nmi_ext = exc_or_int_valid_r &amp; take_nmi &amp; take_ext_int_start_d3 &amp; |lsu_fir_error[1:0] &amp; ~nmi_int_detected_f;</span>
<span id="L1489"><span class="lineNum">    1489</span>              :    // FIR value decoder</span>
<span id="L1490"><span class="lineNum">    1490</span>              :    // 0 –no error</span>
<span id="L1491"><span class="lineNum">    1491</span>              :    // 1 –uncorrectable ecc  =&gt; f000_1000</span>
<span id="L1492"><span class="lineNum">    1492</span>              :    // 2 –dccm region access error =&gt; f000_1001</span>
<span id="L1493"><span class="lineNum">    1493</span>              :    // 3 –non dccm region access error =&gt; f000_1002</span>
<span id="L1494"><span class="lineNum">    1494</span>              :    assign mcause_fir_error_type[1:0] = {&amp;lsu_fir_error[1:0], lsu_fir_error[1] &amp; ~lsu_fir_error[0]};</span>
<span id="L1495"><span class="lineNum">    1495</span>              : </span>
<span id="L1496"><span class="lineNum">    1496</span>              :    assign mcause_ns[31:0] = ( ({32{mcause_sel_nmi_store}} &amp; {32'hf000_0000}) |</span>
<span id="L1497"><span class="lineNum">    1497</span>              :                               ({32{mcause_sel_nmi_load}} &amp; {32'hf000_0001}) |</span>
<span id="L1498"><span class="lineNum">    1498</span>              :                               ({32{mcause_sel_nmi_ext}} &amp; {28'hf000_100, 2'b0, mcause_fir_error_type[1:0]}) |</span>
<span id="L1499"><span class="lineNum">    1499</span>              :                               ({32{exc_or_int_valid_r &amp; ~take_nmi}} &amp; {interrupt_valid_r, 26'b0, exc_cause_r[4:0]}) |</span>
<span id="L1500"><span class="lineNum">    1500</span>              :                               ({32{wr_mcause_r &amp; ~exc_or_int_valid_r}} &amp; dec_csr_wrdata_r[31:0]) |</span>
<span id="L1501"><span class="lineNum">    1501</span>              :                               ({32{~wr_mcause_r &amp; ~exc_or_int_valid_r}} &amp; mcause[31:0]) );</span>
<span id="L1502"><span class="lineNum">    1502</span>              : </span>
<span id="L1503"><span class="lineNum">    1503</span>              :    rvdffe #(32)  mcause_ff (.*, .en(exc_or_int_valid_r | wr_mcause_r), .din(mcause_ns[31:0]), .dout(mcause[31:0]));</span>
<span id="L1504"><span class="lineNum">    1504</span>              :    // ----------------------------------------------------------------------</span>
<span id="L1505"><span class="lineNum">    1505</span>              :    // MSCAUSE (RW)</span>
<span id="L1506"><span class="lineNum">    1506</span>              :    // [2:0] : Secondary exception Cause</span>
<span id="L1507"><span class="lineNum">    1507</span>              :    localparam MSCAUSE       = 12'h7ff;</span>
<span id="L1508"><span class="lineNum">    1508</span>              : </span>
<span id="L1509"><span class="lineNum">    1509</span>              :    assign wr_mscause_r = dec_csr_wen_r_mod &amp; (dec_csr_wraddr_r[11:0] == MSCAUSE);</span>
<span id="L1510"><span class="lineNum">    1510</span>              : </span>
<span id="L1511"><span class="lineNum">    1511</span>              :    assign ifu_mscause[3:0]  =  (dec_tlu_packet_r.icaf_type[1:0] == 2'b00) ? 4'b1001 :</span>
<span id="L1512"><span class="lineNum">    1512</span>              :                                {2'b00 , dec_tlu_packet_r.icaf_type[1:0]} ;</span>
<span id="L1513"><span class="lineNum">    1513</span>              : </span>
<span id="L1514"><span class="lineNum">    1514</span>              :    assign mscause_type[3:0] = ( ({4{lsu_i0_exc_r}} &amp; lsu_error_pkt_r.mscause[3:0]) |</span>
<span id="L1515"><span class="lineNum">    1515</span>              :                                 ({4{i0_trigger_hit_r}} &amp; 4'b0001) |</span>
<span id="L1516"><span class="lineNum">    1516</span>              :                                 ({4{ebreak_r}} &amp; 4'b0010) |</span>
<span id="L1517"><span class="lineNum">    1517</span>              :                                 ({4{inst_acc_r}} &amp; ifu_mscause[3:0])</span>
<span id="L1518"><span class="lineNum">    1518</span>              :                                 );</span>
<span id="L1519"><span class="lineNum">    1519</span>              : </span>
<span id="L1520"><span class="lineNum">    1520</span>              :    assign mscause_ns[3:0] = ( ({4{exc_or_int_valid_r}} &amp; mscause_type[3:0]) |</span>
<span id="L1521"><span class="lineNum">    1521</span>              :                               ({4{ wr_mscause_r &amp; ~exc_or_int_valid_r}} &amp; dec_csr_wrdata_r[3:0]) |</span>
<span id="L1522"><span class="lineNum">    1522</span>              :                               ({4{~wr_mscause_r &amp; ~exc_or_int_valid_r}} &amp; mscause[3:0])</span>
<span id="L1523"><span class="lineNum">    1523</span>              :                              );</span>
<span id="L1524"><span class="lineNum">    1524</span>              : </span>
<span id="L1525"><span class="lineNum">    1525</span>              :    rvdff #(4)  mscause_ff (.*, .clk(e4e5_int_clk), .din(mscause_ns[3:0]), .dout(mscause[3:0]));</span>
<span id="L1526"><span class="lineNum">    1526</span>              :    // ----------------------------------------------------------------------</span>
<span id="L1527"><span class="lineNum">    1527</span>              :    // MTVAL (RW)</span>
<span id="L1528"><span class="lineNum">    1528</span>              :    // [31:0] : Exception address if relevant</span>
<span id="L1529"><span class="lineNum">    1529</span>              :    localparam MTVAL         = 12'h343;</span>
<span id="L1530"><span class="lineNum">    1530</span>              : </span>
<span id="L1531"><span class="lineNum">    1531</span>              :    assign wr_mtval_r = dec_csr_wen_r_mod &amp; (dec_csr_wraddr_r[11:0] == MTVAL);</span>
<span id="L1532"><span class="lineNum">    1532</span>              :    assign mtval_capture_pc_r = exc_or_int_valid_r &amp; (ebreak_r | (inst_acc_r &amp; ~inst_acc_second_r) | mepc_trigger_hit_sel_pc_r) &amp; ~take_nmi;</span>
<span id="L1533"><span class="lineNum">    1533</span>              :    assign mtval_capture_pc_plus2_r = exc_or_int_valid_r &amp; (inst_acc_r &amp; inst_acc_second_r) &amp; ~take_nmi;</span>
<span id="L1534"><span class="lineNum">    1534</span>              :    assign mtval_capture_inst_r = exc_or_int_valid_r &amp; illegal_r &amp; ~take_nmi;</span>
<span id="L1535"><span class="lineNum">    1535</span>              :    assign mtval_capture_lsu_r = exc_or_int_valid_r &amp; lsu_exc_valid_r &amp; ~take_nmi;</span>
<span id="L1536"><span class="lineNum">    1536</span>              :    assign mtval_clear_r = exc_or_int_valid_r &amp; ~mtval_capture_pc_r &amp; ~mtval_capture_inst_r &amp; ~mtval_capture_lsu_r &amp; ~mepc_trigger_hit_sel_pc_r;</span>
<span id="L1537"><span class="lineNum">    1537</span>              : </span>
<span id="L1538"><span class="lineNum">    1538</span>              : </span>
<span id="L1539"><span class="lineNum">    1539</span>              :    assign mtval_ns[31:0] = (({32{mtval_capture_pc_r}} &amp; {pc_r[31:1], 1'b0}) |</span>
<span id="L1540"><span class="lineNum">    1540</span>              :                             ({32{mtval_capture_pc_plus2_r}} &amp; {pc_r[31:1] + 31'b1, 1'b0}) |</span>
<span id="L1541"><span class="lineNum">    1541</span>              :                             ({32{mtval_capture_inst_r}} &amp; dec_illegal_inst[31:0]) |</span>
<span id="L1542"><span class="lineNum">    1542</span>              :                             ({32{mtval_capture_lsu_r}} &amp; lsu_error_pkt_addr_r[31:0]) |</span>
<span id="L1543"><span class="lineNum">    1543</span>              :                             ({32{wr_mtval_r &amp; ~interrupt_valid_r}} &amp; dec_csr_wrdata_r[31:0]) |</span>
<span id="L1544"><span class="lineNum">    1544</span>              :                             ({32{~take_nmi &amp; ~wr_mtval_r &amp; ~mtval_capture_pc_r &amp; ~mtval_capture_inst_r &amp; ~mtval_clear_r &amp; ~mtval_capture_lsu_r}} &amp; mtval[31:0]) );</span>
<span id="L1545"><span class="lineNum">    1545</span>              : </span>
<span id="L1546"><span class="lineNum">    1546</span>              : </span>
<span id="L1547"><span class="lineNum">    1547</span>              :    rvdffe #(32)  mtval_ff (.*, .en(tlu_flush_lower_r | wr_mtval_r), .din(mtval_ns[31:0]), .dout(mtval[31:0]));</span>
<span id="L1548"><span class="lineNum">    1548</span>              : </span>
<span id="L1549"><span class="lineNum">    1549</span>              :    // ----------------------------------------------------------------------</span>
<span id="L1550"><span class="lineNum">    1550</span>              :    // MSECCFG</span>
<span id="L1551"><span class="lineNum">    1551</span>              :    // [31:3] : Reserved, read 0x0</span>
<span id="L1552"><span class="lineNum">    1552</span>              :    // [2]    : RLB</span>
<span id="L1553"><span class="lineNum">    1553</span>              :    // [1]    : MMWP</span>
<span id="L1554"><span class="lineNum">    1554</span>              :    // [0]    : MML</span>
<span id="L1555"><span class="lineNum">    1555</span>              : </span>
<span id="L1556"><span class="lineNum">    1556</span>              : `ifdef RV_USER_MODE</span>
<span id="L1557"><span class="lineNum">    1557</span>              : </span>
<span id="L1558"><span class="lineNum">    1558</span>              :    localparam MSECCFG  = 12'h747;</span>
<span id="L1559"><span class="lineNum">    1559</span>              :    localparam MSECCFGH = 12'h757;</span>
<span id="L1560"><span class="lineNum">    1560</span>              : </span>
<span id="L1561"><span class="lineNum">    1561</span>              :    // Detect if any PMP region is locked regardless of being enabled. This is</span>
<span id="L1562"><span class="lineNum">    1562</span>              :    // necessary for mseccfg.RLB bit write behavior</span>
<span id="L1563"><span class="lineNum">    1563</span>              :    logic [pt.PMP_ENTRIES-1:0] pmp_region_locked;</span>
<span id="L1564"><span class="lineNum">    1564</span>              :    for (genvar r = 0; r &lt; pt.PMP_ENTRIES; r++) begin : g_regions</span>
<span id="L1565"><span class="lineNum">    1565</span>              :      assign pmp_region_locked[r] = pmp_pmpcfg[r].lock;</span>
<span id="L1566"><span class="lineNum">    1566</span>              :    end</span>
<span id="L1567"><span class="lineNum">    1567</span>              : </span>
<span id="L1568"><span class="lineNum">    1568</span>              :    logic  pmp_any_region_locked;</span>
<span id="L1569"><span class="lineNum">    1569</span>              :    assign pmp_any_region_locked = |pmp_region_locked;</span>
<span id="L1570"><span class="lineNum">    1570</span>              : </span>
<span id="L1571"><span class="lineNum">    1571</span>              :    // mseccfg</span>
<span id="L1572"><span class="lineNum">    1572</span>              :    assign wr_mseccfg_r = dec_csr_wen_r_mod &amp; (dec_csr_wraddr_r[11:0] == MSECCFG);</span>
<span id="L1573"><span class="lineNum">    1573</span>              :    rvdffs #(3) mseccfg_ff (.*, .clk(csr_wr_clk), .en(wr_mseccfg_r), .din(mseccfg_ns), .dout(mseccfg));</span>
<span id="L1574"><span class="lineNum">    1574</span>              : </span>
<span id="L1575"><span class="lineNum">    1575</span>              :    assign mseccfg_ns = {</span>
<span id="L1576"><span class="lineNum">    1576</span>              :      pmp_any_region_locked ?</span>
<span id="L1577"><span class="lineNum">    1577</span>              :         (dec_csr_wrdata_r[MSECCFG_RLB] &amp; mseccfg[MSECCFG_RLB]) :  // When any PMP region is locked this bit can only be cleared</span>
<span id="L1578"><span class="lineNum">    1578</span>              :          dec_csr_wrdata_r[MSECCFG_RLB],                           // Otherwise regularly writeable</span>
<span id="L1579"><span class="lineNum">    1579</span>              :      dec_csr_wrdata_r[MSECCFG_MMWP] |  mseccfg[MSECCFG_MMWP],     // Sticky bit, can only be set but not cleared</span>
<span id="L1580"><span class="lineNum">    1580</span>              :      dec_csr_wrdata_r[MSECCFG_MML ] |  mseccfg[MSECCFG_MML ]      // Sticky bit, can only be set but never cleared</span>
<span id="L1581"><span class="lineNum">    1581</span>              :    };</span>
<span id="L1582"><span class="lineNum">    1582</span>              : </span>
<span id="L1583"><span class="lineNum">    1583</span>              : `endif</span>
<span id="L1584"><span class="lineNum">    1584</span>              : </span>
<span id="L1585"><span class="lineNum">    1585</span>              :    // ----------------------------------------------------------------------</span>
<span id="L1586"><span class="lineNum">    1586</span>              :    // MCGC (RW) Clock gating control</span>
<span id="L1587"><span class="lineNum">    1587</span>              :    // [31:10]: Reserved, reads 0x0</span>
<span id="L1588"><span class="lineNum">    1588</span>              :    // [9]    : picio_clk_override</span>
<span id="L1589"><span class="lineNum">    1589</span>              :    // [7]    : dec_clk_override</span>
<span id="L1590"><span class="lineNum">    1590</span>              :    // [6]    : Unused</span>
<span id="L1591"><span class="lineNum">    1591</span>              :    // [5]    : ifu_clk_override</span>
<span id="L1592"><span class="lineNum">    1592</span>              :    // [4]    : lsu_clk_override</span>
<span id="L1593"><span class="lineNum">    1593</span>              :    // [3]    : bus_clk_override</span>
<span id="L1594"><span class="lineNum">    1594</span>              :    // [2]    : pic_clk_override</span>
<span id="L1595"><span class="lineNum">    1595</span>              :    // [1]    : dccm_clk_override</span>
<span id="L1596"><span class="lineNum">    1596</span>              :    // [0]    : icm_clk_override</span>
<span id="L1597"><span class="lineNum">    1597</span>              :    //</span>
<span id="L1598"><span class="lineNum">    1598</span>              :    localparam MCGC          = 12'h7f8;</span>
<span id="L1599"><span class="lineNum">    1599</span>              :    assign wr_mcgc_r = dec_csr_wen_r_mod &amp; (dec_csr_wraddr_r[11:0] == MCGC);</span>
<span id="L1600"><span class="lineNum">    1600</span>              : </span>
<span id="L1601"><span class="lineNum">    1601</span>              :    assign mcgc_ns[9:0] = wr_mcgc_r ? {~dec_csr_wrdata_r[9], dec_csr_wrdata_r[8:0]} : mcgc_int[9:0];</span>
<span id="L1602"><span class="lineNum">    1602</span>              :    rvdffe #(10)  mcgc_ff (.*, .en(wr_mcgc_r), .din(mcgc_ns[9:0]), .dout(mcgc_int[9:0]));</span>
<span id="L1603"><span class="lineNum">    1603</span>              : </span>
<span id="L1604"><span class="lineNum">    1604</span>              :    assign mcgc[9:0] = {~mcgc_int[9], mcgc_int[8:0]};</span>
<span id="L1605"><span class="lineNum">    1605</span>              : </span>
<span id="L1606"><span class="lineNum">    1606</span>              :    assign dec_tlu_picio_clk_override= mcgc[9];</span>
<span id="L1607"><span class="lineNum">    1607</span>              :    assign dec_tlu_misc_clk_override = mcgc[8];</span>
<span id="L1608"><span class="lineNum">    1608</span>              :    assign dec_tlu_dec_clk_override  = mcgc[7];</span>
<span id="L1609"><span class="lineNum">    1609</span>              :    //sign dec_tlu_exu_clk_override  = mcgc[6];</span>
<span id="L1610"><span class="lineNum">    1610</span>              :    assign dec_tlu_ifu_clk_override  = mcgc[5];</span>
<span id="L1611"><span class="lineNum">    1611</span>              :    assign dec_tlu_lsu_clk_override  = mcgc[4];</span>
<span id="L1612"><span class="lineNum">    1612</span>              :    assign dec_tlu_bus_clk_override  = mcgc[3];</span>
<span id="L1613"><span class="lineNum">    1613</span>              :    assign dec_tlu_pic_clk_override  = mcgc[2];</span>
<span id="L1614"><span class="lineNum">    1614</span>              :    assign dec_tlu_dccm_clk_override = mcgc[1];</span>
<span id="L1615"><span class="lineNum">    1615</span>              :    assign dec_tlu_icm_clk_override  = mcgc[0];</span>
<span id="L1616"><span class="lineNum">    1616</span>              : </span>
<span id="L1617"><span class="lineNum">    1617</span>              :    // ----------------------------------------------------------------------</span>
<span id="L1618"><span class="lineNum">    1618</span>              :    // MFDC (RW) Feature Disable Control</span>
<span id="L1619"><span class="lineNum">    1619</span>              :    // [31:19] : Reserved, reads 0x0</span>
<span id="L1620"><span class="lineNum">    1620</span>              :    // [18:16] : DMA QoS Prty</span>
<span id="L1621"><span class="lineNum">    1621</span>              :    // [15:13] : Reserved, reads 0x0</span>
<span id="L1622"><span class="lineNum">    1622</span>              :    // [12]   : Disable trace</span>
<span id="L1623"><span class="lineNum">    1623</span>              :    // [11]   : Disable external load forwarding</span>
<span id="L1624"><span class="lineNum">    1624</span>              :    // [10]   : Disable dual issue</span>
<span id="L1625"><span class="lineNum">    1625</span>              :    // [9]    : Disable pic multiple ints</span>
<span id="L1626"><span class="lineNum">    1626</span>              :    // [8]    : Disable core ecc</span>
<span id="L1627"><span class="lineNum">    1627</span>              :    // [7]    : Disable secondary alu?s</span>
<span id="L1628"><span class="lineNum">    1628</span>              :    // [6]    : Unused, 0x0</span>
<span id="L1629"><span class="lineNum">    1629</span>              :    // [5]    : Disable non-blocking loads/divides</span>
<span id="L1630"><span class="lineNum">    1630</span>              :    // [4]    : Disable fast divide</span>
<span id="L1631"><span class="lineNum">    1631</span>              :    // [3]    : Disable branch prediction and return stack</span>
<span id="L1632"><span class="lineNum">    1632</span>              :    // [2]    : Disable write buffer coalescing</span>
<span id="L1633"><span class="lineNum">    1633</span>              :    // [1]    : Disable load misses that bypass the write buffer</span>
<span id="L1634"><span class="lineNum">    1634</span>              :    // [0]    : Disable pipelining - Enable single instruction execution</span>
<span id="L1635"><span class="lineNum">    1635</span>              :    //</span>
<span id="L1636"><span class="lineNum">    1636</span>              :    localparam MFDC          = 12'h7f9;</span>
<span id="L1637"><span class="lineNum">    1637</span>              : </span>
<span id="L1638"><span class="lineNum">    1638</span>              :    assign wr_mfdc_r = dec_csr_wen_r_mod &amp; (dec_csr_wraddr_r[11:0] == MFDC);</span>
<span id="L1639"><span class="lineNum">    1639</span>              : </span>
<span id="L1640"><span class="lineNum">    1640</span>              :    rvdffe #(16)  mfdc_ff (.*, .en(wr_mfdc_r), .din({mfdc_ns[15:0]}), .dout(mfdc_int[15:0]));</span>
<span id="L1641"><span class="lineNum">    1641</span>              : </span>
<span id="L1642"><span class="lineNum">    1642</span>              :    // flip poweron value of bit 6 for AXI build</span>
<span id="L1643"><span class="lineNum">    1643</span>              :    if(pt.BUILD_AXI4==1) begin : axi4</span>
<span id="L1644"><span class="lineNum">    1644</span>              :       // flip poweron valid of bit 12</span>
<span id="L1645"><span class="lineNum">    1645</span>              :          assign mfdc_ns[15:0] = {~dec_csr_wrdata_r[18:16], dec_csr_wrdata_r[12], dec_csr_wrdata_r[11:7], ~dec_csr_wrdata_r[6], dec_csr_wrdata_r[5:0]};</span>
<span id="L1646"><span class="lineNum">    1646</span>              :          assign mfdc[18:0] = {~mfdc_int[15:13], 3'b0, mfdc_int[12], mfdc_int[11:7], ~mfdc_int[6], mfdc_int[5:0]};</span>
<span id="L1647"><span class="lineNum">    1647</span>              :    end</span>
<span id="L1648"><span class="lineNum">    1648</span>              :    else begin</span>
<span id="L1649"><span class="lineNum">    1649</span>              :       // flip poweron valid of bit 12</span>
<span id="L1650"><span class="lineNum">    1650</span>              :          assign mfdc_ns[15:0] = {~dec_csr_wrdata_r[18:16],dec_csr_wrdata_r[12:0]};</span>
<span id="L1651"><span class="lineNum">    1651</span>              :          assign mfdc[18:0] = {~mfdc_int[15:13], 3'b0, mfdc_int[12:0]};</span>
<span id="L1652"><span class="lineNum">    1652</span>              :    end</span>
<span id="L1653"><span class="lineNum">    1653</span>              : </span>
<span id="L1654"><span class="lineNum">    1654</span>              : </span>
<span id="L1655"><span class="lineNum">    1655</span>              :    assign dec_tlu_dma_qos_prty[2:0] = mfdc[18:16];</span>
<span id="L1656"><span class="lineNum">    1656</span>              :    assign dec_tlu_trace_disable = mfdc[12];</span>
<span id="L1657"><span class="lineNum">    1657</span>              :    assign dec_tlu_external_ldfwd_disable = mfdc[11];</span>
<span id="L1658"><span class="lineNum">    1658</span>              :    assign dec_tlu_core_ecc_disable = mfdc[8];</span>
<span id="L1659"><span class="lineNum">    1659</span>              :    assign dec_tlu_sideeffect_posted_disable = mfdc[6];</span>
<span id="L1660"><span class="lineNum">    1660</span>              :    assign dec_tlu_bpred_disable = mfdc[3];</span>
<span id="L1661"><span class="lineNum">    1661</span>              :    assign dec_tlu_wb_coalescing_disable = mfdc[2];</span>
<span id="L1662"><span class="lineNum">    1662</span>              :    assign dec_tlu_pipelining_disable = mfdc[0];</span>
<span id="L1663"><span class="lineNum">    1663</span>              : </span>
<span id="L1664"><span class="lineNum">    1664</span>              :    // ----------------------------------------------------------------------</span>
<span id="L1665"><span class="lineNum">    1665</span>              :    // MCPC (RW) Pause counter</span>
<span id="L1666"><span class="lineNum">    1666</span>              :    // [31:0] : Reads 0x0, decs in the wb register in decode_ctl</span>
<span id="L1667"><span class="lineNum">    1667</span>              : </span>
<span id="L1668"><span class="lineNum">    1668</span>              :    assign dec_tlu_wr_pause_r = dec_csr_wen_r_mod &amp; (dec_csr_wraddr_r[11:0] == MCPC) &amp; ~interrupt_valid_r &amp; ~take_ext_int_start;</span>
<span id="L1669"><span class="lineNum">    1669</span>              : </span>
<span id="L1670"><span class="lineNum">    1670</span>              :    // ----------------------------------------------------------------------</span>
<span id="L1671"><span class="lineNum">    1671</span>              :    // MRAC (RW)</span>
<span id="L1672"><span class="lineNum">    1672</span>              :    // [31:0] : Region Access Control Register, 16 regions, {side_effect, cachable} pairs</span>
<span id="L1673"><span class="lineNum">    1673</span>              :    localparam MRAC          = 12'h7c0;</span>
<span id="L1674"><span class="lineNum">    1674</span>              : </span>
<span id="L1675"><span class="lineNum">    1675</span>              :    assign wr_mrac_r = dec_csr_wen_r_mod &amp; (dec_csr_wraddr_r[11:0] == MRAC);</span>
<span id="L1676"><span class="lineNum">    1676</span>              : </span>
<span id="L1677"><span class="lineNum">    1677</span>              :    // prevent pairs of 0x11, side_effect and cacheable</span>
<span id="L1678"><span class="lineNum">    1678</span>              :    assign mrac_in[31:0] = {dec_csr_wrdata_r[31], dec_csr_wrdata_r[30] &amp; ~dec_csr_wrdata_r[31],</span>
<span id="L1679"><span class="lineNum">    1679</span>              :                            dec_csr_wrdata_r[29], dec_csr_wrdata_r[28] &amp; ~dec_csr_wrdata_r[29],</span>
<span id="L1680"><span class="lineNum">    1680</span>              :                            dec_csr_wrdata_r[27], dec_csr_wrdata_r[26] &amp; ~dec_csr_wrdata_r[27],</span>
<span id="L1681"><span class="lineNum">    1681</span>              :                            dec_csr_wrdata_r[25], dec_csr_wrdata_r[24] &amp; ~dec_csr_wrdata_r[25],</span>
<span id="L1682"><span class="lineNum">    1682</span>              :                            dec_csr_wrdata_r[23], dec_csr_wrdata_r[22] &amp; ~dec_csr_wrdata_r[23],</span>
<span id="L1683"><span class="lineNum">    1683</span>              :                            dec_csr_wrdata_r[21], dec_csr_wrdata_r[20] &amp; ~dec_csr_wrdata_r[21],</span>
<span id="L1684"><span class="lineNum">    1684</span>              :                            dec_csr_wrdata_r[19], dec_csr_wrdata_r[18] &amp; ~dec_csr_wrdata_r[19],</span>
<span id="L1685"><span class="lineNum">    1685</span>              :                            dec_csr_wrdata_r[17], dec_csr_wrdata_r[16] &amp; ~dec_csr_wrdata_r[17],</span>
<span id="L1686"><span class="lineNum">    1686</span>              :                            dec_csr_wrdata_r[15], dec_csr_wrdata_r[14] &amp; ~dec_csr_wrdata_r[15],</span>
<span id="L1687"><span class="lineNum">    1687</span>              :                            dec_csr_wrdata_r[13], dec_csr_wrdata_r[12] &amp; ~dec_csr_wrdata_r[13],</span>
<span id="L1688"><span class="lineNum">    1688</span>              :                            dec_csr_wrdata_r[11], dec_csr_wrdata_r[10] &amp; ~dec_csr_wrdata_r[11],</span>
<span id="L1689"><span class="lineNum">    1689</span>              :                            dec_csr_wrdata_r[9], dec_csr_wrdata_r[8] &amp; ~dec_csr_wrdata_r[9],</span>
<span id="L1690"><span class="lineNum">    1690</span>              :                            dec_csr_wrdata_r[7], dec_csr_wrdata_r[6] &amp; ~dec_csr_wrdata_r[7],</span>
<span id="L1691"><span class="lineNum">    1691</span>              :                            dec_csr_wrdata_r[5], dec_csr_wrdata_r[4] &amp; ~dec_csr_wrdata_r[5],</span>
<span id="L1692"><span class="lineNum">    1692</span>              :                            dec_csr_wrdata_r[3], dec_csr_wrdata_r[2] &amp; ~dec_csr_wrdata_r[3],</span>
<span id="L1693"><span class="lineNum">    1693</span>              :                            dec_csr_wrdata_r[1], dec_csr_wrdata_r[0] &amp; ~dec_csr_wrdata_r[1]};</span>
<span id="L1694"><span class="lineNum">    1694</span>              : </span>
<span id="L1695"><span class="lineNum">    1695</span>              :    rvdffe #(32)  mrac_ff (.*, .en(wr_mrac_r), .din(mrac_in[31:0]), .dout(mrac[31:0]));</span>
<span id="L1696"><span class="lineNum">    1696</span>              : </span>
<span id="L1697"><span class="lineNum">    1697</span>              :    // drive to LSU/IFU</span>
<span id="L1698"><span class="lineNum">    1698</span>              :    assign dec_tlu_mrac_ff[31:0] = mrac[31:0];</span>
<span id="L1699"><span class="lineNum">    1699</span>              : </span>
<span id="L1700"><span class="lineNum">    1700</span>              :    // ----------------------------------------------------------------------</span>
<span id="L1701"><span class="lineNum">    1701</span>              :    // MDEAU (WAR0)</span>
<span id="L1702"><span class="lineNum">    1702</span>              :    // [31:0] : Dbus Error Address Unlock register</span>
<span id="L1703"><span class="lineNum">    1703</span>              :    //</span>
<span id="L1704"><span class="lineNum">    1704</span>              :    localparam MDEAU         = 12'hbc0;</span>
<span id="L1705"><span class="lineNum">    1705</span>              : </span>
<span id="L1706"><span class="lineNum">    1706</span>              :    assign wr_mdeau_r = dec_csr_wen_r_mod &amp; (dec_csr_wraddr_r[11:0] == MDEAU);</span>
<span id="L1707"><span class="lineNum">    1707</span>              : </span>
<span id="L1708"><span class="lineNum">    1708</span>              : </span>
<span id="L1709"><span class="lineNum">    1709</span>              :    // ----------------------------------------------------------------------</span>
<span id="L1710"><span class="lineNum">    1710</span>              :    // MDSEAC (R)</span>
<span id="L1711"><span class="lineNum">    1711</span>              :    // [31:0] : Dbus Store Error Address Capture register</span>
<span id="L1712"><span class="lineNum">    1712</span>              :    //</span>
<span id="L1713"><span class="lineNum">    1713</span>              :    localparam MDSEAC        = 12'hfc0;</span>
<span id="L1714"><span class="lineNum">    1714</span>              : </span>
<span id="L1715"><span class="lineNum">    1715</span>              :    // only capture error bus if the MDSEAC reg is not locked</span>
<span id="L1716"><span class="lineNum">    1716</span>              :    assign mdseac_locked_ns = mdseac_en | (mdseac_locked_f &amp; ~wr_mdeau_r);</span>
<span id="L1717"><span class="lineNum">    1717</span>              : </span>
<span id="L1718"><span class="lineNum">    1718</span>              :    assign mdseac_en = (lsu_imprecise_error_store_any | lsu_imprecise_error_load_any) &amp; ~nmi_int_detected_f &amp; ~mdseac_locked_f;</span>
<span id="L1719"><span class="lineNum">    1719</span>              : </span>
<span id="L1720"><span class="lineNum">    1720</span>              :    rvdffe #(32)  mdseac_ff (.*, .en(mdseac_en), .din(lsu_imprecise_error_addr_any[31:0]), .dout(mdseac[31:0]));</span>
<span id="L1721"><span class="lineNum">    1721</span>              : </span>
<span id="L1722"><span class="lineNum">    1722</span>              :    // ----------------------------------------------------------------------</span>
<span id="L1723"><span class="lineNum">    1723</span>              :    // MPMC (R0W1)</span>
<span id="L1724"><span class="lineNum">    1724</span>              :    // [0] : FW halt</span>
<span id="L1725"><span class="lineNum">    1725</span>              :    // [1] : Set MSTATUS[MIE] on halt</span>
<span id="L1726"><span class="lineNum">    1726</span>              : </span>
<span id="L1727"><span class="lineNum">    1727</span>              :    localparam MPMC          = 12'h7c6;</span>
<span id="L1728"><span class="lineNum">    1728</span>              : </span>
<span id="L1729"><span class="lineNum">    1729</span>              :    assign wr_mpmc_r = dec_csr_wen_r_mod &amp; (dec_csr_wraddr_r[11:0] == MPMC);</span>
<span id="L1730"><span class="lineNum">    1730</span>              : </span>
<span id="L1731"><span class="lineNum">    1731</span>              :    // allow the cycle of the dbg halt flush that contains the wr_mpmc_r to</span>
<span id="L1732"><span class="lineNum">    1732</span>              :    // set the mstatus bit potentially, use delayed version of internal dbg halt.</span>
<span id="L1733"><span class="lineNum">    1733</span>              :    assign fw_halt_req = wr_mpmc_r &amp; dec_csr_wrdata_r[0] &amp; ~internal_dbg_halt_mode_f2 &amp; ~ext_int_freeze_d1;</span>
<span id="L1734"><span class="lineNum">    1734</span>              : </span>
<span id="L1735"><span class="lineNum">    1735</span>              :    assign fw_halted_ns = (fw_halt_req | fw_halted) &amp; ~set_mie_pmu_fw_halt;</span>
<span id="L1736"><span class="lineNum">    1736</span>              :    assign mpmc_b_ns[1] = wr_mpmc_r ? ~dec_csr_wrdata_r[1] : ~mpmc[1];</span>
<span id="L1737"><span class="lineNum">    1737</span>              :    rvdff #(1)  mpmc_ff (.*, .clk(csr_wr_clk), .din(mpmc_b_ns[1]), .dout(mpmc_b[1]));</span>
<span id="L1738"><span class="lineNum">    1738</span>              :    assign mpmc[1] = ~mpmc_b[1];</span>
<span id="L1739"><span class="lineNum">    1739</span>              : </span>
<span id="L1740"><span class="lineNum">    1740</span>              :    // ----------------------------------------------------------------------</span>
<span id="L1741"><span class="lineNum">    1741</span>              :    // MICECT (I-Cache error counter/threshold)</span>
<span id="L1742"><span class="lineNum">    1742</span>              :    // [31:27] : Icache parity error threshold</span>
<span id="L1743"><span class="lineNum">    1743</span>              :    // [26:0]  : Icache parity error count</span>
<span id="L1744"><span class="lineNum">    1744</span>              :    localparam MICECT        = 12'h7f0;</span>
<span id="L1745"><span class="lineNum">    1745</span>              : </span>
<span id="L1746"><span class="lineNum">    1746</span>              :    assign csr_sat[31:27] = (dec_csr_wrdata_r[31:27] &gt; 5'd26) ? 5'd26 : dec_csr_wrdata_r[31:27];</span>
<span id="L1747"><span class="lineNum">    1747</span>              : </span>
<span id="L1748"><span class="lineNum">    1748</span>              :    assign wr_micect_r = dec_csr_wen_r_mod &amp; (dec_csr_wraddr_r[11:0] == MICECT);</span>
<span id="L1749"><span class="lineNum">    1749</span>              :    assign micect_inc[26:0] = micect[26:0] + {26'b0, ic_perr_r};</span>
<span id="L1750"><span class="lineNum">    1750</span>              :    assign micect_ns =  wr_micect_r ? {csr_sat[31:27], dec_csr_wrdata_r[26:0]} : {micect[31:27], micect_inc[26:0]};</span>
<span id="L1751"><span class="lineNum">    1751</span>              : </span>
<span id="L1752"><span class="lineNum">    1752</span>              :    rvdffe #(32)  micect_ff (.*, .en(wr_micect_r | ic_perr_r), .din(micect_ns[31:0]), .dout(micect[31:0]));</span>
<span id="L1753"><span class="lineNum">    1753</span>              : </span>
<span id="L1754"><span class="lineNum">    1754</span>              :    assign mice_ce_req = |({32'hffffffff &lt;&lt; micect[31:27]} &amp; {5'b0, micect[26:0]});</span>
<span id="L1755"><span class="lineNum">    1755</span>              : </span>
<span id="L1756"><span class="lineNum">    1756</span>              :    // ----------------------------------------------------------------------</span>
<span id="L1757"><span class="lineNum">    1757</span>              :    // MICCMECT (ICCM error counter/threshold)</span>
<span id="L1758"><span class="lineNum">    1758</span>              :    // [31:27] : ICCM parity error threshold</span>
<span id="L1759"><span class="lineNum">    1759</span>              :    // [26:0]  : ICCM parity error count</span>
<span id="L1760"><span class="lineNum">    1760</span>              :    localparam MICCMECT      = 12'h7f1;</span>
<span id="L1761"><span class="lineNum">    1761</span>              : </span>
<span id="L1762"><span class="lineNum">    1762</span>              :    assign wr_miccmect_r     = dec_csr_wen_r_mod &amp; (dec_csr_wraddr_r[11:0] == MICCMECT);</span>
<span id="L1763"><span class="lineNum">    1763</span>              :    assign miccmect_inc[26:0] = miccmect[26:0] + {26'b0, iccm_sbecc_r | iccm_dma_sb_error};</span>
<span id="L1764"><span class="lineNum">    1764</span>              :    assign miccmect_ns        = wr_miccmect_r ? {csr_sat[31:27], dec_csr_wrdata_r[26:0]} : {miccmect[31:27], miccmect_inc[26:0]};</span>
<span id="L1765"><span class="lineNum">    1765</span>              : </span>
<span id="L1766"><span class="lineNum">    1766</span>              :    rvdffe #(32)  miccmect_ff (.*, .clk(free_l2clk), .en(wr_miccmect_r | iccm_sbecc_r | iccm_dma_sb_error), .din(miccmect_ns[31:0]), .dout(miccmect[31:0]));</span>
<span id="L1767"><span class="lineNum">    1767</span>              : </span>
<span id="L1768"><span class="lineNum">    1768</span>              :    assign miccme_ce_req = |({32'hffffffff &lt;&lt; miccmect[31:27]} &amp; {5'b0, miccmect[26:0]});</span>
<span id="L1769"><span class="lineNum">    1769</span>              : </span>
<span id="L1770"><span class="lineNum">    1770</span>              :    // ----------------------------------------------------------------------</span>
<span id="L1771"><span class="lineNum">    1771</span>              :    // MDCCMECT (DCCM error counter/threshold)</span>
<span id="L1772"><span class="lineNum">    1772</span>              :    // [31:27] : DCCM parity error threshold</span>
<span id="L1773"><span class="lineNum">    1773</span>              :    // [26:0]  : DCCM parity error count</span>
<span id="L1774"><span class="lineNum">    1774</span>              :    localparam MDCCMECT      = 12'h7f2;</span>
<span id="L1775"><span class="lineNum">    1775</span>              : </span>
<span id="L1776"><span class="lineNum">    1776</span>              :    assign wr_mdccmect_r     = dec_csr_wen_r_mod &amp; (dec_csr_wraddr_r[11:0] == MDCCMECT);</span>
<span id="L1777"><span class="lineNum">    1777</span>              :    assign mdccmect_inc[26:0] = mdccmect[26:0] + {26'b0, lsu_single_ecc_error_r_d1};</span>
<span id="L1778"><span class="lineNum">    1778</span>              :    assign mdccmect_ns        = wr_mdccmect_r ? {csr_sat[31:27], dec_csr_wrdata_r[26:0]} : {mdccmect[31:27], mdccmect_inc[26:0]};</span>
<span id="L1779"><span class="lineNum">    1779</span>              : </span>
<span id="L1780"><span class="lineNum">    1780</span>              :    rvdffe #(32)  mdccmect_ff (.*, .clk(free_l2clk), .en(wr_mdccmect_r | lsu_single_ecc_error_r_d1), .din(mdccmect_ns[31:0]), .dout(mdccmect[31:0]));</span>
<span id="L1781"><span class="lineNum">    1781</span>              : </span>
<span id="L1782"><span class="lineNum">    1782</span>              :    assign mdccme_ce_req = |({32'hffffffff &lt;&lt; mdccmect[31:27]} &amp; {5'b0, mdccmect[26:0]});</span>
<span id="L1783"><span class="lineNum">    1783</span>              : </span>
<span id="L1784"><span class="lineNum">    1784</span>              : </span>
<span id="L1785"><span class="lineNum">    1785</span>              :    // ----------------------------------------------------------------------</span>
<span id="L1786"><span class="lineNum">    1786</span>              :    // MFDHT (Force Debug Halt Threshold)</span>
<span id="L1787"><span class="lineNum">    1787</span>              :    // [5:1] : Halt timeout threshold (power of 2)</span>
<span id="L1788"><span class="lineNum">    1788</span>              :    //   [0] : Halt timeout enabled</span>
<span id="L1789"><span class="lineNum">    1789</span>              :    localparam MFDHT         = 12'h7ce;</span>
<span id="L1790"><span class="lineNum">    1790</span>              : </span>
<span id="L1791"><span class="lineNum">    1791</span>              :    assign wr_mfdht_r = dec_csr_wen_r_mod &amp; (dec_csr_wraddr_r[11:0] == MFDHT);</span>
<span id="L1792"><span class="lineNum">    1792</span>              : </span>
<span id="L1793"><span class="lineNum">    1793</span>              :    assign mfdht_ns[5:0] = wr_mfdht_r ? dec_csr_wrdata_r[5:0] : mfdht[5:0];</span>
<span id="L1794"><span class="lineNum">    1794</span>              : </span>
<span id="L1795"><span class="lineNum">    1795</span>              :    rvdffs #(6)  mfdht_ff (.*, .clk(csr_wr_clk), .en(wr_mfdht_r), .din(mfdht_ns[5:0]), .dout(mfdht[5:0]));</span>
<span id="L1796"><span class="lineNum">    1796</span>              : </span>
<span id="L1797"><span class="lineNum">    1797</span>              :     // ----------------------------------------------------------------------</span>
<span id="L1798"><span class="lineNum">    1798</span>              :    // MFDHS(RW)</span>
<span id="L1799"><span class="lineNum">    1799</span>              :    // [1] : LSU operation pending when debug halt threshold reached</span>
<span id="L1800"><span class="lineNum">    1800</span>              :    // [0] : IFU operation pending when debug halt threshold reached</span>
<span id="L1801"><span class="lineNum">    1801</span>              : </span>
<span id="L1802"><span class="lineNum">    1802</span>              :    localparam MFDHS         = 12'h7cf;</span>
<span id="L1803"><span class="lineNum">    1803</span>              : </span>
<span id="L1804"><span class="lineNum">    1804</span>              :    assign wr_mfdhs_r = dec_csr_wen_r_mod &amp; (dec_csr_wraddr_r[11:0] == MFDHS);</span>
<span id="L1805"><span class="lineNum">    1805</span>              : </span>
<span id="L1806"><span class="lineNum">    1806</span>              :    assign mfdhs_ns[1:0] = wr_mfdhs_r ? dec_csr_wrdata_r[1:0] : ((dbg_tlu_halted &amp; ~dbg_tlu_halted_f) ? {~lsu_idle_any_f, ~ifu_miss_state_idle_f} : mfdhs[1:0]);</span>
<span id="L1807"><span class="lineNum">    1807</span>              : </span>
<span id="L1808"><span class="lineNum">    1808</span>              :    rvdffs #(2)  mfdhs_ff (.*, .clk(free_clk), .en(wr_mfdhs_r | dbg_tlu_halted), .din(mfdhs_ns[1:0]), .dout(mfdhs[1:0]));</span>
<span id="L1809"><span class="lineNum">    1809</span>              : </span>
<span id="L1810"><span class="lineNum">    1810</span>              :    assign force_halt_ctr[31:0] = debug_halt_req_f ? (force_halt_ctr_f[31:0] + 32'b1) : (dbg_tlu_halted_f ? 32'b0 : force_halt_ctr_f[31:0]);</span>
<span id="L1811"><span class="lineNum">    1811</span>              : </span>
<span id="L1812"><span class="lineNum">    1812</span>              :    rvdffe #(32)  forcehaltctr_ff (.*, .en(mfdht[0]), .din(force_halt_ctr[31:0]), .dout(force_halt_ctr_f[31:0]));</span>
<span id="L1813"><span class="lineNum">    1813</span>              : </span>
<span id="L1814"><span class="lineNum">    1814</span>              :    assign force_halt = mfdht[0] &amp; |(force_halt_ctr_f[31:0] &amp; (32'hffffffff &lt;&lt; mfdht[5:1]));</span>
<span id="L1815"><span class="lineNum">    1815</span>              : </span>
<span id="L1816"><span class="lineNum">    1816</span>              : </span>
<span id="L1817"><span class="lineNum">    1817</span>              :    // ----------------------------------------------------------------------</span>
<span id="L1818"><span class="lineNum">    1818</span>              :    // MEIVT (External Interrupt Vector Table (R/W))</span>
<span id="L1819"><span class="lineNum">    1819</span>              :    // [31:10]: Base address (R/W)</span>
<span id="L1820"><span class="lineNum">    1820</span>              :    // [9:0]  : Reserved, reads 0x0</span>
<span id="L1821"><span class="lineNum">    1821</span>              :    localparam MEIVT         = 12'hbc8;</span>
<span id="L1822"><span class="lineNum">    1822</span>              : </span>
<span id="L1823"><span class="lineNum">    1823</span>              :    assign wr_meivt_r = dec_csr_wen_r_mod &amp; (dec_csr_wraddr_r[11:0] == MEIVT);</span>
<span id="L1824"><span class="lineNum">    1824</span>              : </span>
<span id="L1825"><span class="lineNum">    1825</span>              :    rvdffe #(22)  meivt_ff (.*, .en(wr_meivt_r), .din(dec_csr_wrdata_r[31:10]), .dout(meivt[31:10]));</span>
<span id="L1826"><span class="lineNum">    1826</span>              : </span>
<span id="L1827"><span class="lineNum">    1827</span>              : </span>
<span id="L1828"><span class="lineNum">    1828</span>              :    // ----------------------------------------------------------------------</span>
<span id="L1829"><span class="lineNum">    1829</span>              :    // MEIHAP (External Interrupt Handler Access Pointer (R))</span>
<span id="L1830"><span class="lineNum">    1830</span>              :    // [31:10]: Base address (R/W)</span>
<span id="L1831"><span class="lineNum">    1831</span>              :    // [9:2]  : ClaimID (R)</span>
<span id="L1832"><span class="lineNum">    1832</span>              :    // [1:0]  : Reserved, 0x0</span>
<span id="L1833"><span class="lineNum">    1833</span>              :    localparam MEIHAP        = 12'hfc8;</span>
<span id="L1834"><span class="lineNum">    1834</span>              : </span>
<span id="L1835"><span class="lineNum">    1835</span>              :    assign wr_meihap_r = wr_meicpct_r;</span>
<span id="L1836"><span class="lineNum">    1836</span>              : </span>
<span id="L1837"><span class="lineNum">    1837</span>              :    rvdffe #(8)  meihap_ff (.*, .en(wr_meihap_r), .din(pic_claimid[7:0]), .dout(meihap[9:2]));</span>
<span id="L1838"><span class="lineNum">    1838</span>              : </span>
<span id="L1839"><span class="lineNum">    1839</span>              :    assign dec_tlu_meihap[31:2] = {meivt[31:10], meihap[9:2]};</span>
<span id="L1840"><span class="lineNum">    1840</span>              :    // ----------------------------------------------------------------------</span>
<span id="L1841"><span class="lineNum">    1841</span>              :    // MEICURPL (R/W)</span>
<span id="L1842"><span class="lineNum">    1842</span>              :    // [31:4] : Reserved (read 0x0)</span>
<span id="L1843"><span class="lineNum">    1843</span>              :    // [3:0]  : CURRPRI - Priority level of current interrupt service routine (R/W)</span>
<span id="L1844"><span class="lineNum">    1844</span>              :    localparam MEICURPL      = 12'hbcc;</span>
<span id="L1845"><span class="lineNum">    1845</span>              : </span>
<span id="L1846"><span class="lineNum">    1846</span>              :    assign wr_meicurpl_r = dec_csr_wen_r_mod &amp; (dec_csr_wraddr_r[11:0] == MEICURPL);</span>
<span id="L1847"><span class="lineNum">    1847</span>              :    assign meicurpl_ns[3:0] = wr_meicurpl_r ? dec_csr_wrdata_r[3:0] : meicurpl[3:0];</span>
<span id="L1848"><span class="lineNum">    1848</span>              : </span>
<span id="L1849"><span class="lineNum">    1849</span>              :    rvdff #(4)  meicurpl_ff (.*, .clk(csr_wr_clk), .din(meicurpl_ns[3:0]), .dout(meicurpl[3:0]));</span>
<span id="L1850"><span class="lineNum">    1850</span>              : </span>
<span id="L1851"><span class="lineNum">    1851</span>              :    // PIC needs this reg</span>
<span id="L1852"><span class="lineNum">    1852</span>              :    assign dec_tlu_meicurpl[3:0] = meicurpl[3:0];</span>
<span id="L1853"><span class="lineNum">    1853</span>              : </span>
<span id="L1854"><span class="lineNum">    1854</span>              : </span>
<span id="L1855"><span class="lineNum">    1855</span>              :    // ----------------------------------------------------------------------</span>
<span id="L1856"><span class="lineNum">    1856</span>              :    // MEICIDPL (R/W)</span>
<span id="L1857"><span class="lineNum">    1857</span>              :    // [31:4] : Reserved (read 0x0)</span>
<span id="L1858"><span class="lineNum">    1858</span>              :    // [3:0]  : External Interrupt Claim ID's Priority Level Register</span>
<span id="L1859"><span class="lineNum">    1859</span>              :    localparam MEICIDPL      = 12'hbcb;</span>
<span id="L1860"><span class="lineNum">    1860</span>              : </span>
<span id="L1861"><span class="lineNum">    1861</span>              :    assign wr_meicidpl_r = (dec_csr_wen_r_mod &amp; (dec_csr_wraddr_r[11:0] == MEICIDPL)) | take_ext_int_start;</span>
<span id="L1862"><span class="lineNum">    1862</span>              : </span>
<span id="L1863"><span class="lineNum">    1863</span>              :    assign meicidpl_ns[3:0] = wr_meicpct_r ? pic_pl[3:0] : (wr_meicidpl_r ? dec_csr_wrdata_r[3:0] : meicidpl[3:0]);</span>
<span id="L1864"><span class="lineNum">    1864</span>              : </span>
<span id="L1865"><span class="lineNum">    1865</span>              : </span>
<span id="L1866"><span class="lineNum">    1866</span>              :    // ----------------------------------------------------------------------</span>
<span id="L1867"><span class="lineNum">    1867</span>              :    // MEICPCT (Capture CLAIMID in MEIHAP and PL in MEICIDPL</span>
<span id="L1868"><span class="lineNum">    1868</span>              :    // [31:1] : Reserved (read 0x0)</span>
<span id="L1869"><span class="lineNum">    1869</span>              :    // [0]    : Capture (W1, Read 0)</span>
<span id="L1870"><span class="lineNum">    1870</span>              :    localparam MEICPCT       = 12'hbca;</span>
<span id="L1871"><span class="lineNum">    1871</span>              : </span>
<span id="L1872"><span class="lineNum">    1872</span>              :    assign wr_meicpct_r = (dec_csr_wen_r_mod &amp; (dec_csr_wraddr_r[11:0] == MEICPCT)) | take_ext_int_start;</span>
<span id="L1873"><span class="lineNum">    1873</span>              : </span>
<span id="L1874"><span class="lineNum">    1874</span>              :    // ----------------------------------------------------------------------</span>
<span id="L1875"><span class="lineNum">    1875</span>              :    // MEIPT (External Interrupt Priority Threshold)</span>
<span id="L1876"><span class="lineNum">    1876</span>              :    // [31:4] : Reserved (read 0x0)</span>
<span id="L1877"><span class="lineNum">    1877</span>              :    // [3:0]  : PRITHRESH</span>
<span id="L1878"><span class="lineNum">    1878</span>              :    localparam MEIPT         = 12'hbc9;</span>
<span id="L1879"><span class="lineNum">    1879</span>              : </span>
<span id="L1880"><span class="lineNum">    1880</span>              :    assign wr_meipt_r = dec_csr_wen_r_mod &amp; (dec_csr_wraddr_r[11:0] == MEIPT);</span>
<span id="L1881"><span class="lineNum">    1881</span>              :    assign meipt_ns[3:0] = wr_meipt_r ? dec_csr_wrdata_r[3:0] : meipt[3:0];</span>
<span id="L1882"><span class="lineNum">    1882</span>              : </span>
<span id="L1883"><span class="lineNum">    1883</span>              :    rvdff #(4)  meipt_ff (.*, .clk(csr_wr_clk), .din(meipt_ns[3:0]), .dout(meipt[3:0]));</span>
<span id="L1884"><span class="lineNum">    1884</span>              : </span>
<span id="L1885"><span class="lineNum">    1885</span>              :    // to PIC</span>
<span id="L1886"><span class="lineNum">    1886</span>              :    assign dec_tlu_meipt[3:0] = meipt[3:0];</span>
<span id="L1887"><span class="lineNum">    1887</span>              :    // ----------------------------------------------------------------------</span>
<span id="L1888"><span class="lineNum">    1888</span>              :    // DCSR (R/W) (Only accessible in debug mode)</span>
<span id="L1889"><span class="lineNum">    1889</span>              :    // [31:28] : xdebugver (hard coded to 0x4) RO</span>
<span id="L1890"><span class="lineNum">    1890</span>              :    // [27:16] : 0x0, reserved</span>
<span id="L1891"><span class="lineNum">    1891</span>              :    // [15]    : ebreakm</span>
<span id="L1892"><span class="lineNum">    1892</span>              :    // [14]    : 0x0, reserved</span>
<span id="L1893"><span class="lineNum">    1893</span>              :    // [13]    : ebreaks (0x0 for this core)</span>
<span id="L1894"><span class="lineNum">    1894</span>              :    // [12]    : ebreaku (0x0 for this core)</span>
<span id="L1895"><span class="lineNum">    1895</span>              :    // [11]    : stepie</span>
<span id="L1896"><span class="lineNum">    1896</span>              :    // [10]    : stopcount</span>
<span id="L1897"><span class="lineNum">    1897</span>              :    // [9]     : 0x0 //stoptime</span>
<span id="L1898"><span class="lineNum">    1898</span>              :    // [8:6]   : cause (RO)</span>
<span id="L1899"><span class="lineNum">    1899</span>              :    // [5:4]   : 0x0, reserved</span>
<span id="L1900"><span class="lineNum">    1900</span>              :    // [3]     : nmip</span>
<span id="L1901"><span class="lineNum">    1901</span>              :    // [2]     : step</span>
<span id="L1902"><span class="lineNum">    1902</span>              :    // [1:0]   : prv (0x3 for this core)</span>
<span id="L1903"><span class="lineNum">    1903</span>              :    //</span>
<span id="L1904"><span class="lineNum">    1904</span>              :    localparam DCSR          = 12'h7b0;</span>
<span id="L1905"><span class="lineNum">    1905</span>              : </span>
<span id="L1906"><span class="lineNum">    1906</span>              :    // RV has clarified that 'priority 4' in the spec means top priority.</span>
<span id="L1907"><span class="lineNum">    1907</span>              :    // 4. single step. 3. Debugger request. 2. Ebreak. 1. Trigger.</span>
<span id="L1908"><span class="lineNum">    1908</span>              : </span>
<span id="L1909"><span class="lineNum">    1909</span>              :    // RV debug spec indicates a cause priority change for trigger hits during single step.</span>
<span id="L1910"><span class="lineNum">    1910</span>              :    assign trigger_hit_for_dscr_cause_r_d1 = trigger_hit_dmode_r_d1 | (trigger_hit_r_d1 &amp; dcsr_single_step_done_f);</span>
<span id="L1911"><span class="lineNum">    1911</span>              : </span>
<span id="L1912"><span class="lineNum">    1912</span>              :    assign dcsr_cause[8:6] = ( ({3{dcsr_single_step_done_f &amp; ~ebreak_to_debug_mode_r_d1 &amp; ~trigger_hit_for_dscr_cause_r_d1 &amp; ~debug_halt_req}} &amp; 3'b100) |</span>
<span id="L1913"><span class="lineNum">    1913</span>              :                               ({3{debug_halt_req &amp; ~ebreak_to_debug_mode_r_d1 &amp; ~trigger_hit_for_dscr_cause_r_d1}} &amp;  3'b011) |</span>
<span id="L1914"><span class="lineNum">    1914</span>              :                               ({3{ebreak_to_debug_mode_r_d1 &amp; ~trigger_hit_for_dscr_cause_r_d1}} &amp;  3'b001) |</span>
<span id="L1915"><span class="lineNum">    1915</span>              :                               ({3{trigger_hit_for_dscr_cause_r_d1}} &amp; 3'b010));</span>
<span id="L1916"><span class="lineNum">    1916</span>              : </span>
<span id="L1917"><span class="lineNum">    1917</span>              :    assign wr_dcsr_r = allow_dbg_halt_csr_write &amp; dec_csr_wen_r_mod &amp; (dec_csr_wraddr_r[11:0] == DCSR);</span>
<span id="L1918"><span class="lineNum">    1918</span>              : </span>
<span id="L1919"><span class="lineNum">    1919</span>              : </span>
<span id="L1920"><span class="lineNum">    1920</span>              : </span>
<span id="L1921"><span class="lineNum">    1921</span>              :   // Multiple halt enter requests can happen before we are halted.</span>
<span id="L1922"><span class="lineNum">    1922</span>              :   // We have to continue to upgrade based on dcsr_cause priority but we can't downgrade.</span>
<span id="L1923"><span class="lineNum">    1923</span>              :    assign dcsr_cause_upgradeable = internal_dbg_halt_mode_f &amp; (dcsr[8:6] == 3'b011);</span>
<span id="L1924"><span class="lineNum">    1924</span>              :    assign enter_debug_halt_req_le = enter_debug_halt_req &amp; (~dbg_tlu_halted | dcsr_cause_upgradeable);</span>
<span id="L1925"><span class="lineNum">    1925</span>              : </span>
<span id="L1926"><span class="lineNum">    1926</span>              :    assign nmi_in_debug_mode = nmi_int_detected_f &amp; internal_dbg_halt_mode_f;</span>
<span id="L1927"><span class="lineNum">    1927</span>              :    assign dcsr_ns[15:2] = enter_debug_halt_req_le ? {dcsr[15:9], dcsr_cause[8:6], dcsr[5:2]} :</span>
<span id="L1928"><span class="lineNum">    1928</span>              :                           (wr_dcsr_r ? {dec_csr_wrdata_r[15], 3'b0, dec_csr_wrdata_r[11:10], 1'b0, dcsr[8:6], 2'b00, nmi_in_debug_mode | dcsr[3], dec_csr_wrdata_r[2]} :</span>
<span id="L1929"><span class="lineNum">    1929</span>              :                            {dcsr[15:4], nmi_in_debug_mode, dcsr[2]});</span>
<span id="L1930"><span class="lineNum">    1930</span>              : </span>
<span id="L1931"><span class="lineNum">    1931</span>              :    rvdffe #(14)  dcsr_ff (.*, .clk(free_l2clk), .en(enter_debug_halt_req_le | wr_dcsr_r | internal_dbg_halt_mode | take_nmi), .din(dcsr_ns[15:2]), .dout(dcsr[15:2]));</span>
<span id="L1932"><span class="lineNum">    1932</span>              : </span>
<span id="L1933"><span class="lineNum">    1933</span>              :    // ----------------------------------------------------------------------</span>
<span id="L1934"><span class="lineNum">    1934</span>              :    // DPC (R/W) (Only accessible in debug mode)</span>
<span id="L1935"><span class="lineNum">    1935</span>              :    // [31:0] : Debug PC</span>
<span id="L1936"><span class="lineNum">    1936</span>              :    localparam DPC           = 12'h7b1;</span>
<span id="L1937"><span class="lineNum">    1937</span>              : </span>
<span id="L1938"><span class="lineNum">    1938</span>              :    assign wr_dpc_r = allow_dbg_halt_csr_write &amp; dec_csr_wen_r_mod &amp; (dec_csr_wraddr_r[11:0] == DPC);</span>
<span id="L1939"><span class="lineNum">    1939</span>              :    assign dpc_capture_npc = dbg_tlu_halted &amp; ~dbg_tlu_halted_f &amp; ~request_debug_mode_done;</span>
<span id="L1940"><span class="lineNum">    1940</span>              :    assign dpc_capture_pc = request_debug_mode_r;</span>
<span id="L1941"><span class="lineNum">    1941</span>              : </span>
<span id="L1942"><span class="lineNum">    1942</span>              :    assign dpc_ns[31:1] = ( ({31{~dpc_capture_pc &amp; ~dpc_capture_npc &amp; wr_dpc_r}} &amp; dec_csr_wrdata_r[31:1]) |</span>
<span id="L1943"><span class="lineNum">    1943</span>              :                            ({31{dpc_capture_pc}} &amp; pc_r[31:1]) |</span>
<span id="L1944"><span class="lineNum">    1944</span>              :                            ({31{~dpc_capture_pc &amp; dpc_capture_npc}} &amp; npc_r[31:1]) );</span>
<span id="L1945"><span class="lineNum">    1945</span>              : </span>
<span id="L1946"><span class="lineNum">    1946</span>              :    rvdffe #(31)  dpc_ff (.*, .en(wr_dpc_r | dpc_capture_pc | dpc_capture_npc), .din(dpc_ns[31:1]), .dout(dpc[31:1]));</span>
<span id="L1947"><span class="lineNum">    1947</span>              : </span>
<span id="L1948"><span class="lineNum">    1948</span>              :    // ----------------------------------------------------------------------</span>
<span id="L1949"><span class="lineNum">    1949</span>              :    // DICAWICS (R/W) (Only accessible in debug mode)</span>
<span id="L1950"><span class="lineNum">    1950</span>              :    // [31:25] : Reserved</span>
<span id="L1951"><span class="lineNum">    1951</span>              :    // [24]    : Array select, 0 is data, 1 is tag</span>
<span id="L1952"><span class="lineNum">    1952</span>              :    // [23:22] : Reserved</span>
<span id="L1953"><span class="lineNum">    1953</span>              :    // [21:20] : Way select</span>
<span id="L1954"><span class="lineNum">    1954</span>              :    // [19:17] : Reserved</span>
<span id="L1955"><span class="lineNum">    1955</span>              :    // [16:3]  : Index</span>
<span id="L1956"><span class="lineNum">    1956</span>              :    // [2:0]   : Reserved</span>
<span id="L1957"><span class="lineNum">    1957</span>              :    localparam DICAWICS      = 12'h7c8;</span>
<span id="L1958"><span class="lineNum">    1958</span>              : </span>
<span id="L1959"><span class="lineNum">    1959</span>              :    assign dicawics_ns[16:0] = {dec_csr_wrdata_r[24], dec_csr_wrdata_r[21:20], dec_csr_wrdata_r[16:3]};</span>
<span id="L1960"><span class="lineNum">    1960</span>              :    assign wr_dicawics_r = allow_dbg_halt_csr_write &amp; dec_csr_wen_r_mod &amp; (dec_csr_wraddr_r[11:0] == DICAWICS);</span>
<span id="L1961"><span class="lineNum">    1961</span>              : </span>
<span id="L1962"><span class="lineNum">    1962</span>              :    rvdffe #(17)  dicawics_ff (.*, .en(wr_dicawics_r), .din(dicawics_ns[16:0]), .dout(dicawics[16:0]));</span>
<span id="L1963"><span class="lineNum">    1963</span>              : </span>
<span id="L1964"><span class="lineNum">    1964</span>              :    // ----------------------------------------------------------------------</span>
<span id="L1965"><span class="lineNum">    1965</span>              :    // DICAD0 (R/W) (Only accessible in debug mode)</span>
<span id="L1966"><span class="lineNum">    1966</span>              :    //</span>
<span id="L1967"><span class="lineNum">    1967</span>              :    // If dicawics[array] is 0</span>
<span id="L1968"><span class="lineNum">    1968</span>              :    // [31:0]  : inst data</span>
<span id="L1969"><span class="lineNum">    1969</span>              :    //</span>
<span id="L1970"><span class="lineNum">    1970</span>              :    // If dicawics[array] is 1</span>
<span id="L1971"><span class="lineNum">    1971</span>              :    // [31:16] : Tag</span>
<span id="L1972"><span class="lineNum">    1972</span>              :    // [15:7]  : Reserved</span>
<span id="L1973"><span class="lineNum">    1973</span>              :    // [6:4]   : LRU</span>
<span id="L1974"><span class="lineNum">    1974</span>              :    // [3:1]   : Reserved</span>
<span id="L1975"><span class="lineNum">    1975</span>              :    // [0]     : Valid</span>
<span id="L1976"><span class="lineNum">    1976</span>              :    localparam DICAD0        = 12'h7c9;</span>
<span id="L1977"><span class="lineNum">    1977</span>              : </span>
<span id="L1978"><span class="lineNum">    1978</span>              :    assign dicad0_ns[31:0] = wr_dicad0_r ? dec_csr_wrdata_r[31:0] : ifu_ic_debug_rd_data[31:0];</span>
<span id="L1979"><span class="lineNum">    1979</span>              : </span>
<span id="L1980"><span class="lineNum">    1980</span>              :    assign wr_dicad0_r = allow_dbg_halt_csr_write &amp; dec_csr_wen_r_mod &amp; (dec_csr_wraddr_r[11:0] == DICAD0);</span>
<span id="L1981"><span class="lineNum">    1981</span>              : </span>
<span id="L1982"><span class="lineNum">    1982</span>              :    rvdffe #(32)  dicad0_ff (.*, .en(wr_dicad0_r | ifu_ic_debug_rd_data_valid), .din(dicad0_ns[31:0]), .dout(dicad0[31:0]));</span>
<span id="L1983"><span class="lineNum">    1983</span>              : </span>
<span id="L1984"><span class="lineNum">    1984</span>              :    // ----------------------------------------------------------------------</span>
<span id="L1985"><span class="lineNum">    1985</span>              :    // DICAD0H (R/W) (Only accessible in debug mode)</span>
<span id="L1986"><span class="lineNum">    1986</span>              :    //</span>
<span id="L1987"><span class="lineNum">    1987</span>              :    // If dicawics[array] is 0</span>
<span id="L1988"><span class="lineNum">    1988</span>              :    // [63:32]  : inst data</span>
<span id="L1989"><span class="lineNum">    1989</span>              :    //</span>
<span id="L1990"><span class="lineNum">    1990</span>              :    localparam DICAD0H       = 12'h7cc;</span>
<span id="L1991"><span class="lineNum">    1991</span>              : </span>
<span id="L1992"><span class="lineNum">    1992</span>              :    assign dicad0h_ns[31:0] = wr_dicad0h_r ? dec_csr_wrdata_r[31:0] : ifu_ic_debug_rd_data[63:32];</span>
<span id="L1993"><span class="lineNum">    1993</span>              : </span>
<span id="L1994"><span class="lineNum">    1994</span>              :    assign wr_dicad0h_r = allow_dbg_halt_csr_write &amp; dec_csr_wen_r_mod &amp; (dec_csr_wraddr_r[11:0] == DICAD0H);</span>
<span id="L1995"><span class="lineNum">    1995</span>              : </span>
<span id="L1996"><span class="lineNum">    1996</span>              :    rvdffe #(32)  dicad0h_ff (.*, .en(wr_dicad0h_r | ifu_ic_debug_rd_data_valid), .din(dicad0h_ns[31:0]), .dout(dicad0h[31:0]));</span>
<span id="L1997"><span class="lineNum">    1997</span>              : </span>
<span id="L1998"><span class="lineNum">    1998</span>              : </span>
<span id="L1999"><span class="lineNum">    1999</span>              : if (pt.ICACHE_ECC == 1) begin : genblock1</span>
<span id="L2000"><span class="lineNum">    2000</span>              :    // ----------------------------------------------------------------------</span>
<span id="L2001"><span class="lineNum">    2001</span>              :    // DICAD1 (R/W) (Only accessible in debug mode)</span>
<span id="L2002"><span class="lineNum">    2002</span>              :    // [6:0]     : ECC</span>
<span id="L2003"><span class="lineNum">    2003</span>              :    localparam DICAD1        = 12'h7ca;</span>
<span id="L2004"><span class="lineNum">    2004</span>              : </span>
<span id="L2005"><span class="lineNum">    2005</span>              :    assign dicad1_ns[6:0] = wr_dicad1_r ? dec_csr_wrdata_r[6:0] : ifu_ic_debug_rd_data[70:64];</span>
<span id="L2006"><span class="lineNum">    2006</span>              : </span>
<span id="L2007"><span class="lineNum">    2007</span>              :    assign wr_dicad1_r = allow_dbg_halt_csr_write &amp; dec_csr_wen_r_mod &amp; (dec_csr_wraddr_r[11:0] == DICAD1);</span>
<span id="L2008"><span class="lineNum">    2008</span>              : </span>
<span id="L2009"><span class="lineNum">    2009</span>              :    rvdffe #(.WIDTH(7), .OVERRIDE(1))  dicad1_ff (.*, .en(wr_dicad1_r | ifu_ic_debug_rd_data_valid), .din(dicad1_ns[6:0]), .dout(dicad1_raw[6:0]));</span>
<span id="L2010"><span class="lineNum">    2010</span>              : </span>
<span id="L2011"><span class="lineNum">    2011</span>              :    assign dicad1[31:0] = {25'b0, dicad1_raw[6:0]};</span>
<span id="L2012"><span class="lineNum">    2012</span>              : </span>
<span id="L2013"><span class="lineNum">    2013</span>              : end</span>
<span id="L2014"><span class="lineNum">    2014</span>              : else begin : genblock1</span>
<span id="L2015"><span class="lineNum">    2015</span>              :    // ----------------------------------------------------------------------</span>
<span id="L2016"><span class="lineNum">    2016</span>              :    // DICAD1 (R/W) (Only accessible in debug mode)</span>
<span id="L2017"><span class="lineNum">    2017</span>              :    // [3:0]     : Parity</span>
<span id="L2018"><span class="lineNum">    2018</span>              :    localparam DICAD1        = 12'h7ca;</span>
<span id="L2019"><span class="lineNum">    2019</span>              : </span>
<span id="L2020"><span class="lineNum">    2020</span>              :    assign dicad1_ns[3:0] = wr_dicad1_r ? dec_csr_wrdata_r[3:0] : ifu_ic_debug_rd_data[67:64];</span>
<span id="L2021"><span class="lineNum">    2021</span>              : </span>
<span id="L2022"><span class="lineNum">    2022</span>              :    assign wr_dicad1_r = allow_dbg_halt_csr_write &amp; dec_csr_wen_r_mod &amp; (dec_csr_wraddr_r[11:0] == DICAD1);</span>
<span id="L2023"><span class="lineNum">    2023</span>              : </span>
<span id="L2024"><span class="lineNum">    2024</span>              :    rvdffs #(4)  dicad1_ff (.*, .clk(free_clk), .en(wr_dicad1_r | ifu_ic_debug_rd_data_valid), .din(dicad1_ns[3:0]), .dout(dicad1_raw[3:0]));</span>
<span id="L2025"><span class="lineNum">    2025</span>              : </span>
<span id="L2026"><span class="lineNum">    2026</span>              :    assign dicad1[31:0] = {28'b0, dicad1_raw[3:0]};</span>
<span id="L2027"><span class="lineNum">    2027</span>              : end</span>
<span id="L2028"><span class="lineNum">    2028</span>              :    // ----------------------------------------------------------------------</span>
<span id="L2029"><span class="lineNum">    2029</span>              :    // DICAGO (R/W) (Only accessible in debug mode)</span>
<span id="L2030"><span class="lineNum">    2030</span>              :    // [0]     : Go</span>
<span id="L2031"><span class="lineNum">    2031</span>              :    localparam DICAGO        = 12'h7cb;</span>
<span id="L2032"><span class="lineNum">    2032</span>              : </span>
<span id="L2033"><span class="lineNum">    2033</span>              : if (pt.ICACHE_ECC == 1)</span>
<span id="L2034"><span class="lineNum">    2034</span>              :    assign dec_tlu_ic_diag_pkt.icache_wrdata[70:0] = {      dicad1[6:0], dicad0h[31:0], dicad0[31:0]};</span>
<span id="L2035"><span class="lineNum">    2035</span>              : else</span>
<span id="L2036"><span class="lineNum">    2036</span>              :    assign dec_tlu_ic_diag_pkt.icache_wrdata[70:0] = {3'b0, dicad1[3:0], dicad0h[31:0], dicad0[31:0]};</span>
<span id="L2037"><span class="lineNum">    2037</span>              : </span>
<span id="L2038"><span class="lineNum">    2038</span>              : </span>
<span id="L2039"><span class="lineNum">    2039</span>              :    assign dec_tlu_ic_diag_pkt.icache_dicawics[16:0] = dicawics[16:0];</span>
<span id="L2040"><span class="lineNum">    2040</span>              : </span>
<span id="L2041"><span class="lineNum">    2041</span>              :    assign icache_rd_valid = allow_dbg_halt_csr_write &amp; dec_csr_any_unq_d &amp; dec_i0_decode_d &amp; ~dec_csr_wen_unq_d &amp; (dec_csr_rdaddr_d[11:0] == DICAGO);</span>
<span id="L2042"><span class="lineNum">    2042</span>              :    assign icache_wr_valid = allow_dbg_halt_csr_write &amp; dec_csr_wen_r_mod &amp; (dec_csr_wraddr_r[11:0] == DICAGO);</span>
<span id="L2043"><span class="lineNum">    2043</span>              : </span>
<span id="L2044"><span class="lineNum">    2044</span>              : </span>
<span id="L2045"><span class="lineNum">    2045</span>              :    assign dec_tlu_ic_diag_pkt.icache_rd_valid = icache_rd_valid_f;</span>
<span id="L2046"><span class="lineNum">    2046</span>              :    assign dec_tlu_ic_diag_pkt.icache_wr_valid = icache_wr_valid_f;</span>
<span id="L2047"><span class="lineNum">    2047</span>              : </span>
<span id="L2048"><span class="lineNum">    2048</span>              :    // ----------------------------------------------------------------------</span>
<span id="L2049"><span class="lineNum">    2049</span>              :    // MTSEL (R/W)</span>
<span id="L2050"><span class="lineNum">    2050</span>              :    // [1:0] : Trigger select : 00, 01, 10 are data/address triggers. 11 is inst count</span>
<span id="L2051"><span class="lineNum">    2051</span>              :    localparam MTSEL         = 12'h7a0;</span>
<span id="L2052"><span class="lineNum">    2052</span>              : </span>
<span id="L2053"><span class="lineNum">    2053</span>              :    assign wr_mtsel_r = dec_csr_wen_r_mod &amp; (dec_csr_wraddr_r[11:0] == MTSEL);</span>
<span id="L2054"><span class="lineNum">    2054</span>              :    assign mtsel_ns[1:0] = wr_mtsel_r ? {dec_csr_wrdata_r[1:0]} : mtsel[1:0];</span>
<span id="L2055"><span class="lineNum">    2055</span>              : </span>
<span id="L2056"><span class="lineNum">    2056</span>              :    rvdff #(2)  mtsel_ff (.*, .clk(csr_wr_clk), .din(mtsel_ns[1:0]), .dout(mtsel[1:0]));</span>
<span id="L2057"><span class="lineNum">    2057</span>              : </span>
<span id="L2058"><span class="lineNum">    2058</span>              :    // ----------------------------------------------------------------------</span>
<span id="L2059"><span class="lineNum">    2059</span>              :    // MTDATA1 (R/W)</span>
<span id="L2060"><span class="lineNum">    2060</span>              :    // [31:0] : Trigger Data 1</span>
<span id="L2061"><span class="lineNum">    2061</span>              :    localparam MTDATA1       = 12'h7a1;</span>
<span id="L2062"><span class="lineNum">    2062</span>              : </span>
<span id="L2063"><span class="lineNum">    2063</span>              :    // for triggers 0, 1, 2 and 3 aka Match Control</span>
<span id="L2064"><span class="lineNum">    2064</span>              :    // [31:28] : type, hard coded to 0x2</span>
<span id="L2065"><span class="lineNum">    2065</span>              :    // [27]    : dmode</span>
<span id="L2066"><span class="lineNum">    2066</span>              :    // [26:21] : hard coded to 0x1f</span>
<span id="L2067"><span class="lineNum">    2067</span>              :    // [20]    : hit</span>
<span id="L2068"><span class="lineNum">    2068</span>              :    // [19]    : select (0 - address, 1 - data)</span>
<span id="L2069"><span class="lineNum">    2069</span>              :    // [18]    : timing, always 'before', reads 0x0</span>
<span id="L2070"><span class="lineNum">    2070</span>              :    // [17:12] : action, bits  [17:13] not implemented and reads 0x0</span>
<span id="L2071"><span class="lineNum">    2071</span>              :    // [11]    : chain</span>
<span id="L2072"><span class="lineNum">    2072</span>              :    // [10:7]  : match, bits [10:8] not implemented and reads 0x0</span>
<span id="L2073"><span class="lineNum">    2073</span>              :    // [6]     : M</span>
<span id="L2074"><span class="lineNum">    2074</span>              :    // [5:3]   : not implemented, reads 0x0</span>
<span id="L2075"><span class="lineNum">    2075</span>              :    // [2]     : execute</span>
<span id="L2076"><span class="lineNum">    2076</span>              :    // [1]     : store</span>
<span id="L2077"><span class="lineNum">    2077</span>              :    // [0]     : load</span>
<span id="L2078"><span class="lineNum">    2078</span>              :    //</span>
<span id="L2079"><span class="lineNum">    2079</span>              :    // decoder ring</span>
<span id="L2080"><span class="lineNum">    2080</span>              :    // [27]    : =&gt; 9</span>
<span id="L2081"><span class="lineNum">    2081</span>              :    // [20]    : =&gt; 8</span>
<span id="L2082"><span class="lineNum">    2082</span>              :    // [19]    : =&gt; 7</span>
<span id="L2083"><span class="lineNum">    2083</span>              :    // [12]    : =&gt; 6</span>
<span id="L2084"><span class="lineNum">    2084</span>              :    // [11]    : =&gt; 5</span>
<span id="L2085"><span class="lineNum">    2085</span>              :    // [7]     : =&gt; 4</span>
<span id="L2086"><span class="lineNum">    2086</span>              :    // [6]     : =&gt; 3</span>
<span id="L2087"><span class="lineNum">    2087</span>              :    // [2]     : =&gt; 2</span>
<span id="L2088"><span class="lineNum">    2088</span>              :    // [1]     : =&gt; 1</span>
<span id="L2089"><span class="lineNum">    2089</span>              :    // [0]     : =&gt; 0</span>
<span id="L2090"><span class="lineNum">    2090</span>              : </span>
<span id="L2091"><span class="lineNum">    2091</span>              : </span>
<span id="L2092"><span class="lineNum">    2092</span>              :    // don't allow setting load-data.</span>
<span id="L2093"><span class="lineNum">    2093</span>              :    assign tdata_load = dec_csr_wrdata_r[0] &amp; ~dec_csr_wrdata_r[19];</span>
<span id="L2094"><span class="lineNum">    2094</span>              :    // don't allow setting execute-data.</span>
<span id="L2095"><span class="lineNum">    2095</span>              :    assign tdata_opcode = dec_csr_wrdata_r[2] &amp; ~dec_csr_wrdata_r[19];</span>
<span id="L2096"><span class="lineNum">    2096</span>              :    // don't allow clearing DMODE and action=1</span>
<span id="L2097"><span class="lineNum">    2097</span>              :    assign tdata_action = (dec_csr_wrdata_r[27] &amp; dbg_tlu_halted_f) &amp; dec_csr_wrdata_r[12];</span>
<span id="L2098"><span class="lineNum">    2098</span>              : </span>
<span id="L2099"><span class="lineNum">    2099</span>              :    // Chain bit has conditions: WARL for triggers without chains. Force to zero if dmode is 0 but next trigger dmode is 1.</span>
<span id="L2100"><span class="lineNum">    2100</span>              :    assign tdata_chain = mtsel[0] ? 1'b0 : // triggers 1 and 3 chain bit is always zero</span>
<span id="L2101"><span class="lineNum">    2101</span>              :                         mtsel[1] ?  dec_csr_wrdata_r[11] &amp; ~(mtdata1_t3[MTDATA1_DMODE] &amp; ~dec_csr_wrdata_r[27]) : // trigger 2</span>
<span id="L2102"><span class="lineNum">    2102</span>              :                                     dec_csr_wrdata_r[11] &amp; ~(mtdata1_t1[MTDATA1_DMODE] &amp; ~dec_csr_wrdata_r[27]);  // trigger 0</span>
<span id="L2103"><span class="lineNum">    2103</span>              : </span>
<span id="L2104"><span class="lineNum">    2104</span>              :    // Kill mtdata1 write if dmode=1 but prior trigger has dmode=0/chain=1. Only applies to T1 and T3</span>
<span id="L2105"><span class="lineNum">    2105</span>              :    assign tdata_kill_write = mtsel[1] ? dec_csr_wrdata_r[27] &amp; (~mtdata1_t2[MTDATA1_DMODE] &amp; mtdata1_t2[MTDATA1_CHAIN]) : // trigger 3</span>
<span id="L2106"><span class="lineNum">    2106</span>              :                                         dec_csr_wrdata_r[27] &amp; (~mtdata1_t0[MTDATA1_DMODE] &amp; mtdata1_t0[MTDATA1_CHAIN]) ; // trigger 1</span>
<span id="L2107"><span class="lineNum">    2107</span>              : </span>
<span id="L2108"><span class="lineNum">    2108</span>              : </span>
<span id="L2109"><span class="lineNum">    2109</span>              :    assign tdata_wrdata_r[9:0]  = {dec_csr_wrdata_r[27] &amp; dbg_tlu_halted_f,</span>
<span id="L2110"><span class="lineNum">    2110</span>              :                                    dec_csr_wrdata_r[20:19],</span>
<span id="L2111"><span class="lineNum">    2111</span>              :                                    tdata_action,</span>
<span id="L2112"><span class="lineNum">    2112</span>              :                                    tdata_chain,</span>
<span id="L2113"><span class="lineNum">    2113</span>              :                                    dec_csr_wrdata_r[7:6],</span>
<span id="L2114"><span class="lineNum">    2114</span>              :                                    tdata_opcode,</span>
<span id="L2115"><span class="lineNum">    2115</span>              :                                    dec_csr_wrdata_r[1],</span>
<span id="L2116"><span class="lineNum">    2116</span>              :                                    tdata_load};</span>
<span id="L2117"><span class="lineNum">    2117</span>              : </span>
<span id="L2118"><span class="lineNum">    2118</span>              :    // If the DMODE bit is set, tdata1 can only be updated in debug_mode</span>
<span id="L2119"><span class="lineNum">    2119</span>              :    assign wr_mtdata1_t0_r = dec_csr_wen_r_mod &amp; (dec_csr_wraddr_r[11:0] == MTDATA1) &amp; (mtsel[1:0] == 2'b0) &amp; (~mtdata1_t0[MTDATA1_DMODE] | dbg_tlu_halted_f);</span>
<span id="L2120"><span class="lineNum">    2120</span>              :    assign mtdata1_t0_ns[9:0] = wr_mtdata1_t0_r ? tdata_wrdata_r[9:0] :</span>
<span id="L2121"><span class="lineNum">    2121</span>              :                                 {mtdata1_t0[9], update_hit_bit_r[0] | mtdata1_t0[8], mtdata1_t0[7:0]};</span>
<span id="L2122"><span class="lineNum">    2122</span>              : </span>
<span id="L2123"><span class="lineNum">    2123</span>              :    assign wr_mtdata1_t1_r = dec_csr_wen_r_mod &amp; (dec_csr_wraddr_r[11:0] == MTDATA1) &amp; (mtsel[1:0] == 2'b01) &amp; (~mtdata1_t1[MTDATA1_DMODE] | dbg_tlu_halted_f) &amp; ~tdata_kill_write;</span>
<span id="L2124"><span class="lineNum">    2124</span>              :    assign mtdata1_t1_ns[9:0] = wr_mtdata1_t1_r ? tdata_wrdata_r[9:0] :</span>
<span id="L2125"><span class="lineNum">    2125</span>              :                                 {mtdata1_t1[9], update_hit_bit_r[1] | mtdata1_t1[8], mtdata1_t1[7:0]};</span>
<span id="L2126"><span class="lineNum">    2126</span>              : </span>
<span id="L2127"><span class="lineNum">    2127</span>              :    assign wr_mtdata1_t2_r = dec_csr_wen_r_mod &amp; (dec_csr_wraddr_r[11:0] == MTDATA1) &amp; (mtsel[1:0] == 2'b10) &amp; (~mtdata1_t2[MTDATA1_DMODE] | dbg_tlu_halted_f);</span>
<span id="L2128"><span class="lineNum">    2128</span>              :    assign mtdata1_t2_ns[9:0] = wr_mtdata1_t2_r ? tdata_wrdata_r[9:0] :</span>
<span id="L2129"><span class="lineNum">    2129</span>              :                                 {mtdata1_t2[9], update_hit_bit_r[2] | mtdata1_t2[8], mtdata1_t2[7:0]};</span>
<span id="L2130"><span class="lineNum">    2130</span>              : </span>
<span id="L2131"><span class="lineNum">    2131</span>              :    assign wr_mtdata1_t3_r = dec_csr_wen_r_mod &amp; (dec_csr_wraddr_r[11:0] == MTDATA1) &amp; (mtsel[1:0] == 2'b11) &amp; (~mtdata1_t3[MTDATA1_DMODE] | dbg_tlu_halted_f) &amp; ~tdata_kill_write;</span>
<span id="L2132"><span class="lineNum">    2132</span>              :    assign mtdata1_t3_ns[9:0] = wr_mtdata1_t3_r ? tdata_wrdata_r[9:0] :</span>
<span id="L2133"><span class="lineNum">    2133</span>              :                                 {mtdata1_t3[9], update_hit_bit_r[3] | mtdata1_t3[8], mtdata1_t3[7:0]};</span>
<span id="L2134"><span class="lineNum">    2134</span>              : </span>
<span id="L2135"><span class="lineNum">    2135</span>              : </span>
<span id="L2136"><span class="lineNum">    2136</span>              :    rvdffe #(10)  mtdata1_t0_ff (.*, .en(trigger_enabled[0] | wr_mtdata1_t0_r), .din(mtdata1_t0_ns[9:0]), .dout(mtdata1_t0[9:0]));</span>
<span id="L2137"><span class="lineNum">    2137</span>              :    rvdffe #(10)  mtdata1_t1_ff (.*, .en(trigger_enabled[1] | wr_mtdata1_t1_r), .din(mtdata1_t1_ns[9:0]), .dout(mtdata1_t1[9:0]));</span>
<span id="L2138"><span class="lineNum">    2138</span>              :    rvdffe #(10)  mtdata1_t2_ff (.*, .en(trigger_enabled[2] | wr_mtdata1_t2_r), .din(mtdata1_t2_ns[9:0]), .dout(mtdata1_t2[9:0]));</span>
<span id="L2139"><span class="lineNum">    2139</span>              :    rvdffe #(10)  mtdata1_t3_ff (.*, .en(trigger_enabled[3] | wr_mtdata1_t3_r), .din(mtdata1_t3_ns[9:0]), .dout(mtdata1_t3[9:0]));</span>
<span id="L2140"><span class="lineNum">    2140</span>              : </span>
<span id="L2141"><span class="lineNum">    2141</span>              :    assign mtdata1_tsel_out[31:0] = ( ({32{(mtsel[1:0] == 2'b00)}} &amp; {4'h2, mtdata1_t0[9], 6'b011111, mtdata1_t0[8:7], 6'b0, mtdata1_t0[6:5], 3'b0, mtdata1_t0[4:3], 3'b0, mtdata1_t0[2:0]}) |</span>
<span id="L2142"><span class="lineNum">    2142</span>              :                                      ({32{(mtsel[1:0] == 2'b01)}} &amp; {4'h2, mtdata1_t1[9], 6'b011111, mtdata1_t1[8:7], 6'b0, mtdata1_t1[6:5], 3'b0, mtdata1_t1[4:3], 3'b0, mtdata1_t1[2:0]}) |</span>
<span id="L2143"><span class="lineNum">    2143</span>              :                                      ({32{(mtsel[1:0] == 2'b10)}} &amp; {4'h2, mtdata1_t2[9], 6'b011111, mtdata1_t2[8:7], 6'b0, mtdata1_t2[6:5], 3'b0, mtdata1_t2[4:3], 3'b0, mtdata1_t2[2:0]}) |</span>
<span id="L2144"><span class="lineNum">    2144</span>              :                                      ({32{(mtsel[1:0] == 2'b11)}} &amp; {4'h2, mtdata1_t3[9], 6'b011111, mtdata1_t3[8:7], 6'b0, mtdata1_t3[6:5], 3'b0, mtdata1_t3[4:3], 3'b0, mtdata1_t3[2:0]}));</span>
<span id="L2145"><span class="lineNum">    2145</span>              : </span>
<span id="L2146"><span class="lineNum">    2146</span>              :    assign trigger_pkt_any[0].select = mtdata1_t0[MTDATA1_SEL];</span>
<span id="L2147"><span class="lineNum">    2147</span>              :    assign trigger_pkt_any[0].match = mtdata1_t0[MTDATA1_MATCH];</span>
<span id="L2148"><span class="lineNum">    2148</span>              :    assign trigger_pkt_any[0].store = mtdata1_t0[MTDATA1_ST];</span>
<span id="L2149"><span class="lineNum">    2149</span>              :    assign trigger_pkt_any[0].load = mtdata1_t0[MTDATA1_LD];</span>
<span id="L2150"><span class="lineNum">    2150</span>              :    assign trigger_pkt_any[0].execute = mtdata1_t0[MTDATA1_EXE];</span>
<span id="L2151"><span class="lineNum">    2151</span>              :    assign trigger_pkt_any[0].m = mtdata1_t0[MTDATA1_M_ENABLED];</span>
<span id="L2152"><span class="lineNum">    2152</span>              : </span>
<span id="L2153"><span class="lineNum">    2153</span>              :    assign trigger_pkt_any[1].select = mtdata1_t1[MTDATA1_SEL];</span>
<span id="L2154"><span class="lineNum">    2154</span>              :    assign trigger_pkt_any[1].match = mtdata1_t1[MTDATA1_MATCH];</span>
<span id="L2155"><span class="lineNum">    2155</span>              :    assign trigger_pkt_any[1].store = mtdata1_t1[MTDATA1_ST];</span>
<span id="L2156"><span class="lineNum">    2156</span>              :    assign trigger_pkt_any[1].load = mtdata1_t1[MTDATA1_LD];</span>
<span id="L2157"><span class="lineNum">    2157</span>              :    assign trigger_pkt_any[1].execute = mtdata1_t1[MTDATA1_EXE];</span>
<span id="L2158"><span class="lineNum">    2158</span>              :    assign trigger_pkt_any[1].m = mtdata1_t1[MTDATA1_M_ENABLED];</span>
<span id="L2159"><span class="lineNum">    2159</span>              : </span>
<span id="L2160"><span class="lineNum">    2160</span>              :    assign trigger_pkt_any[2].select = mtdata1_t2[MTDATA1_SEL];</span>
<span id="L2161"><span class="lineNum">    2161</span>              :    assign trigger_pkt_any[2].match = mtdata1_t2[MTDATA1_MATCH];</span>
<span id="L2162"><span class="lineNum">    2162</span>              :    assign trigger_pkt_any[2].store = mtdata1_t2[MTDATA1_ST];</span>
<span id="L2163"><span class="lineNum">    2163</span>              :    assign trigger_pkt_any[2].load = mtdata1_t2[MTDATA1_LD];</span>
<span id="L2164"><span class="lineNum">    2164</span>              :    assign trigger_pkt_any[2].execute = mtdata1_t2[MTDATA1_EXE];</span>
<span id="L2165"><span class="lineNum">    2165</span>              :    assign trigger_pkt_any[2].m = mtdata1_t2[MTDATA1_M_ENABLED];</span>
<span id="L2166"><span class="lineNum">    2166</span>              : </span>
<span id="L2167"><span class="lineNum">    2167</span>              :    assign trigger_pkt_any[3].select = mtdata1_t3[MTDATA1_SEL];</span>
<span id="L2168"><span class="lineNum">    2168</span>              :    assign trigger_pkt_any[3].match = mtdata1_t3[MTDATA1_MATCH];</span>
<span id="L2169"><span class="lineNum">    2169</span>              :    assign trigger_pkt_any[3].store = mtdata1_t3[MTDATA1_ST];</span>
<span id="L2170"><span class="lineNum">    2170</span>              :    assign trigger_pkt_any[3].load = mtdata1_t3[MTDATA1_LD];</span>
<span id="L2171"><span class="lineNum">    2171</span>              :    assign trigger_pkt_any[3].execute = mtdata1_t3[MTDATA1_EXE];</span>
<span id="L2172"><span class="lineNum">    2172</span>              :    assign trigger_pkt_any[3].m = mtdata1_t3[MTDATA1_M_ENABLED];</span>
<span id="L2173"><span class="lineNum">    2173</span>              : </span>
<span id="L2174"><span class="lineNum">    2174</span>              : </span>
<span id="L2175"><span class="lineNum">    2175</span>              : </span>
<span id="L2176"><span class="lineNum">    2176</span>              : </span>
<span id="L2177"><span class="lineNum">    2177</span>              : </span>
<span id="L2178"><span class="lineNum">    2178</span>              :    // ----------------------------------------------------------------------</span>
<span id="L2179"><span class="lineNum">    2179</span>              :    // MTDATA2 (R/W)</span>
<span id="L2180"><span class="lineNum">    2180</span>              :    // [31:0] : Trigger Data 2</span>
<span id="L2181"><span class="lineNum">    2181</span>              :    localparam MTDATA2       = 12'h7a2;</span>
<span id="L2182"><span class="lineNum">    2182</span>              : </span>
<span id="L2183"><span class="lineNum">    2183</span>              :    // If the DMODE bit is set, tdata2 can only be updated in debug_mode</span>
<span id="L2184"><span class="lineNum">    2184</span>              :    assign wr_mtdata2_t0_r = dec_csr_wen_r_mod &amp; (dec_csr_wraddr_r[11:0] == MTDATA2) &amp; (mtsel[1:0] == 2'b0)  &amp; (~mtdata1_t0[MTDATA1_DMODE] | dbg_tlu_halted_f);</span>
<span id="L2185"><span class="lineNum">    2185</span>              :    assign wr_mtdata2_t1_r = dec_csr_wen_r_mod &amp; (dec_csr_wraddr_r[11:0] == MTDATA2) &amp; (mtsel[1:0] == 2'b01) &amp; (~mtdata1_t1[MTDATA1_DMODE] | dbg_tlu_halted_f);</span>
<span id="L2186"><span class="lineNum">    2186</span>              :    assign wr_mtdata2_t2_r = dec_csr_wen_r_mod &amp; (dec_csr_wraddr_r[11:0] == MTDATA2) &amp; (mtsel[1:0] == 2'b10) &amp; (~mtdata1_t2[MTDATA1_DMODE] | dbg_tlu_halted_f);</span>
<span id="L2187"><span class="lineNum">    2187</span>              :    assign wr_mtdata2_t3_r = dec_csr_wen_r_mod &amp; (dec_csr_wraddr_r[11:0] == MTDATA2) &amp; (mtsel[1:0] == 2'b11) &amp; (~mtdata1_t3[MTDATA1_DMODE] | dbg_tlu_halted_f);</span>
<span id="L2188"><span class="lineNum">    2188</span>              : </span>
<span id="L2189"><span class="lineNum">    2189</span>              :    rvdffe #(32)  mtdata2_t0_ff (.*, .en(wr_mtdata2_t0_r), .din(dec_csr_wrdata_r[31:0]), .dout(mtdata2_t0[31:0]));</span>
<span id="L2190"><span class="lineNum">    2190</span>              :    rvdffe #(32)  mtdata2_t1_ff (.*, .en(wr_mtdata2_t1_r), .din(dec_csr_wrdata_r[31:0]), .dout(mtdata2_t1[31:0]));</span>
<span id="L2191"><span class="lineNum">    2191</span>              :    rvdffe #(32)  mtdata2_t2_ff (.*, .en(wr_mtdata2_t2_r), .din(dec_csr_wrdata_r[31:0]), .dout(mtdata2_t2[31:0]));</span>
<span id="L2192"><span class="lineNum">    2192</span>              :    rvdffe #(32)  mtdata2_t3_ff (.*, .en(wr_mtdata2_t3_r), .din(dec_csr_wrdata_r[31:0]), .dout(mtdata2_t3[31:0]));</span>
<span id="L2193"><span class="lineNum">    2193</span>              : </span>
<span id="L2194"><span class="lineNum">    2194</span>              :    assign mtdata2_tsel_out[31:0] = ( ({32{(mtsel[1:0] == 2'b00)}} &amp; mtdata2_t0[31:0]) |</span>
<span id="L2195"><span class="lineNum">    2195</span>              :                                      ({32{(mtsel[1:0] == 2'b01)}} &amp; mtdata2_t1[31:0]) |</span>
<span id="L2196"><span class="lineNum">    2196</span>              :                                      ({32{(mtsel[1:0] == 2'b10)}} &amp; mtdata2_t2[31:0]) |</span>
<span id="L2197"><span class="lineNum">    2197</span>              :                                      ({32{(mtsel[1:0] == 2'b11)}} &amp; mtdata2_t3[31:0]));</span>
<span id="L2198"><span class="lineNum">    2198</span>              : </span>
<span id="L2199"><span class="lineNum">    2199</span>              :    assign trigger_pkt_any[0].tdata2[31:0] = mtdata2_t0[31:0];</span>
<span id="L2200"><span class="lineNum">    2200</span>              :    assign trigger_pkt_any[1].tdata2[31:0] = mtdata2_t1[31:0];</span>
<span id="L2201"><span class="lineNum">    2201</span>              :    assign trigger_pkt_any[2].tdata2[31:0] = mtdata2_t2[31:0];</span>
<span id="L2202"><span class="lineNum">    2202</span>              :    assign trigger_pkt_any[3].tdata2[31:0] = mtdata2_t3[31:0];</span>
<span id="L2203"><span class="lineNum">    2203</span>              : </span>
<span id="L2204"><span class="lineNum">    2204</span>              : </span>
<span id="L2205"><span class="lineNum">    2205</span>              :    //----------------------------------------------------------------------</span>
<span id="L2206"><span class="lineNum">    2206</span>              :    // Performance Monitor Counters section starts</span>
<span id="L2207"><span class="lineNum">    2207</span>              :    //----------------------------------------------------------------------</span>
<span id="L2208"><span class="lineNum">    2208</span>              :    localparam MHPME_NOEVENT             = 10'd0;</span>
<span id="L2209"><span class="lineNum">    2209</span>              :    localparam MHPME_CLK_ACTIVE          = 10'd1; // OOP - out of pipe</span>
<span id="L2210"><span class="lineNum">    2210</span>              :    localparam MHPME_ICACHE_HIT          = 10'd2; // OOP</span>
<span id="L2211"><span class="lineNum">    2211</span>              :    localparam MHPME_ICACHE_MISS         = 10'd3; // OOP</span>
<span id="L2212"><span class="lineNum">    2212</span>              :    localparam MHPME_INST_COMMIT         = 10'd4;</span>
<span id="L2213"><span class="lineNum">    2213</span>              :    localparam MHPME_INST_COMMIT_16B     = 10'd5;</span>
<span id="L2214"><span class="lineNum">    2214</span>              :    localparam MHPME_INST_COMMIT_32B     = 10'd6;</span>
<span id="L2215"><span class="lineNum">    2215</span>              :    localparam MHPME_INST_ALIGNED        = 10'd7; // OOP</span>
<span id="L2216"><span class="lineNum">    2216</span>              :    localparam MHPME_INST_DECODED        = 10'd8; // OOP</span>
<span id="L2217"><span class="lineNum">    2217</span>              :    localparam MHPME_INST_MUL            = 10'd9;</span>
<span id="L2218"><span class="lineNum">    2218</span>              :    localparam MHPME_INST_DIV            = 10'd10;</span>
<span id="L2219"><span class="lineNum">    2219</span>              :    localparam MHPME_INST_LOAD           = 10'd11;</span>
<span id="L2220"><span class="lineNum">    2220</span>              :    localparam MHPME_INST_STORE          = 10'd12;</span>
<span id="L2221"><span class="lineNum">    2221</span>              :    localparam MHPME_INST_MALOAD         = 10'd13;</span>
<span id="L2222"><span class="lineNum">    2222</span>              :    localparam MHPME_INST_MASTORE        = 10'd14;</span>
<span id="L2223"><span class="lineNum">    2223</span>              :    localparam MHPME_INST_ALU            = 10'd15;</span>
<span id="L2224"><span class="lineNum">    2224</span>              :    localparam MHPME_INST_CSRREAD        = 10'd16;</span>
<span id="L2225"><span class="lineNum">    2225</span>              :    localparam MHPME_INST_CSRRW          = 10'd17;</span>
<span id="L2226"><span class="lineNum">    2226</span>              :    localparam MHPME_INST_CSRWRITE       = 10'd18;</span>
<span id="L2227"><span class="lineNum">    2227</span>              :    localparam MHPME_INST_EBREAK         = 10'd19;</span>
<span id="L2228"><span class="lineNum">    2228</span>              :    localparam MHPME_INST_ECALL          = 10'd20;</span>
<span id="L2229"><span class="lineNum">    2229</span>              :    localparam MHPME_INST_FENCE          = 10'd21;</span>
<span id="L2230"><span class="lineNum">    2230</span>              :    localparam MHPME_INST_FENCEI         = 10'd22;</span>
<span id="L2231"><span class="lineNum">    2231</span>              :    localparam MHPME_INST_MRET           = 10'd23;</span>
<span id="L2232"><span class="lineNum">    2232</span>              :    localparam MHPME_INST_BRANCH         = 10'd24;</span>
<span id="L2233"><span class="lineNum">    2233</span>              :    localparam MHPME_BRANCH_MP           = 10'd25;</span>
<span id="L2234"><span class="lineNum">    2234</span>              :    localparam MHPME_BRANCH_TAKEN        = 10'd26;</span>
<span id="L2235"><span class="lineNum">    2235</span>              :    localparam MHPME_BRANCH_NOTP         = 10'd27;</span>
<span id="L2236"><span class="lineNum">    2236</span>              :    localparam MHPME_FETCH_STALL         = 10'd28; // OOP</span>
<span id="L2237"><span class="lineNum">    2237</span>              :    localparam MHPME_DECODE_STALL        = 10'd30; // OOP</span>
<span id="L2238"><span class="lineNum">    2238</span>              :    localparam MHPME_POSTSYNC_STALL      = 10'd31; // OOP</span>
<span id="L2239"><span class="lineNum">    2239</span>              :    localparam MHPME_PRESYNC_STALL       = 10'd32; // OOP</span>
<span id="L2240"><span class="lineNum">    2240</span>              :    localparam MHPME_LSU_SB_WB_STALL     = 10'd34; // OOP</span>
<span id="L2241"><span class="lineNum">    2241</span>              :    localparam MHPME_DMA_DCCM_STALL      = 10'd35; // OOP</span>
<span id="L2242"><span class="lineNum">    2242</span>              :    localparam MHPME_DMA_ICCM_STALL      = 10'd36; // OOP</span>
<span id="L2243"><span class="lineNum">    2243</span>              :    localparam MHPME_EXC_TAKEN           = 10'd37;</span>
<span id="L2244"><span class="lineNum">    2244</span>              :    localparam MHPME_TIMER_INT_TAKEN     = 10'd38;</span>
<span id="L2245"><span class="lineNum">    2245</span>              :    localparam MHPME_EXT_INT_TAKEN       = 10'd39;</span>
<span id="L2246"><span class="lineNum">    2246</span>              :    localparam MHPME_FLUSH_LOWER         = 10'd40;</span>
<span id="L2247"><span class="lineNum">    2247</span>              :    localparam MHPME_BR_ERROR            = 10'd41;</span>
<span id="L2248"><span class="lineNum">    2248</span>              :    localparam MHPME_IBUS_TRANS          = 10'd42; // OOP</span>
<span id="L2249"><span class="lineNum">    2249</span>              :    localparam MHPME_DBUS_TRANS          = 10'd43; // OOP</span>
<span id="L2250"><span class="lineNum">    2250</span>              :    localparam MHPME_DBUS_MA_TRANS       = 10'd44; // OOP</span>
<span id="L2251"><span class="lineNum">    2251</span>              :    localparam MHPME_IBUS_ERROR          = 10'd45; // OOP</span>
<span id="L2252"><span class="lineNum">    2252</span>              :    localparam MHPME_DBUS_ERROR          = 10'd46; // OOP</span>
<span id="L2253"><span class="lineNum">    2253</span>              :    localparam MHPME_IBUS_STALL          = 10'd47; // OOP</span>
<span id="L2254"><span class="lineNum">    2254</span>              :    localparam MHPME_DBUS_STALL          = 10'd48; // OOP</span>
<span id="L2255"><span class="lineNum">    2255</span>              :    localparam MHPME_INT_DISABLED        = 10'd49; // OOP</span>
<span id="L2256"><span class="lineNum">    2256</span>              :    localparam MHPME_INT_STALLED         = 10'd50; // OOP</span>
<span id="L2257"><span class="lineNum">    2257</span>              :    localparam MHPME_INST_BITMANIP       = 10'd54;</span>
<span id="L2258"><span class="lineNum">    2258</span>              :    localparam MHPME_DBUS_LOAD           = 10'd55;</span>
<span id="L2259"><span class="lineNum">    2259</span>              :    localparam MHPME_DBUS_STORE          = 10'd56;</span>
<span id="L2260"><span class="lineNum">    2260</span>              :    // Counts even during sleep state</span>
<span id="L2261"><span class="lineNum">    2261</span>              :    localparam MHPME_SLEEP_CYC           = 10'd512; // OOP</span>
<span id="L2262"><span class="lineNum">    2262</span>              :    localparam MHPME_DMA_READ_ALL        = 10'd513; // OOP</span>
<span id="L2263"><span class="lineNum">    2263</span>              :    localparam MHPME_DMA_WRITE_ALL       = 10'd514; // OOP</span>
<span id="L2264"><span class="lineNum">    2264</span>              :    localparam MHPME_DMA_READ_DCCM       = 10'd515; // OOP</span>
<span id="L2265"><span class="lineNum">    2265</span>              :    localparam MHPME_DMA_WRITE_DCCM      = 10'd516; // OOP</span>
<span id="L2266"><span class="lineNum">    2266</span>              : </span>
<span id="L2267"><span class="lineNum">    2267</span>              :    // Pack the event selects into a vector for genvar</span>
<span id="L2268"><span class="lineNum">    2268</span>              :    assign mhpme_vec[0][9:0] = mhpme3[9:0];</span>
<span id="L2269"><span class="lineNum">    2269</span>              :    assign mhpme_vec[1][9:0] = mhpme4[9:0];</span>
<span id="L2270"><span class="lineNum">    2270</span>              :    assign mhpme_vec[2][9:0] = mhpme5[9:0];</span>
<span id="L2271"><span class="lineNum">    2271</span>              :    assign mhpme_vec[3][9:0] = mhpme6[9:0];</span>
<span id="L2272"><span class="lineNum">    2272</span>              : </span>
<span id="L2273"><span class="lineNum">    2273</span>              :    // only consider committed itypes</span>
<span id="L2274"><span class="lineNum">    2274</span>              :    //logic [3:0] pmu_i0_itype_qual;</span>
<span id="L2275"><span class="lineNum">    2275</span>              :    assign pmu_i0_itype_qual[3:0] = dec_tlu_packet_r.pmu_i0_itype[3:0] &amp; {4{tlu_i0_commit_cmt}};</span>
<span id="L2276"><span class="lineNum">    2276</span>              : </span>
<span id="L2277"><span class="lineNum">    2277</span>              :    // Generate the muxed incs for all counters based on event type</span>
<span id="L2278"><span class="lineNum">    2278</span>              :    for (genvar i=0 ; i &lt; 4; i++) begin</span>
<span id="L2279"><span class="lineNum">    2279</span>              :       assign mhpmc_inc_r[i] =  {{~mcountinhibit[i+3]}} &amp;</span>
<span id="L2280"><span class="lineNum">    2280</span>              :            (</span>
<span id="L2281"><span class="lineNum">    2281</span>              :              ({1{(mhpme_vec[i][9:0] == MHPME_CLK_ACTIVE      )}} &amp; 1'b1) |</span>
<span id="L2282"><span class="lineNum">    2282</span>              :              ({1{(mhpme_vec[i][9:0] == MHPME_ICACHE_HIT      )}} &amp; {ifu_pmu_ic_hit}) |</span>
<span id="L2283"><span class="lineNum">    2283</span>              :              ({1{(mhpme_vec[i][9:0] == MHPME_ICACHE_MISS     )}} &amp; {ifu_pmu_ic_miss}) |</span>
<span id="L2284"><span class="lineNum">    2284</span>              :              ({1{(mhpme_vec[i][9:0] == MHPME_INST_COMMIT     )}} &amp; {tlu_i0_commit_cmt &amp; ~illegal_r}) |</span>
<span id="L2285"><span class="lineNum">    2285</span>              :              ({1{(mhpme_vec[i][9:0] == MHPME_INST_COMMIT_16B )}} &amp; {tlu_i0_commit_cmt &amp; ~exu_pmu_i0_pc4 &amp; ~illegal_r}) |</span>
<span id="L2286"><span class="lineNum">    2286</span>              :              ({1{(mhpme_vec[i][9:0] == MHPME_INST_COMMIT_32B )}} &amp; {tlu_i0_commit_cmt &amp;  exu_pmu_i0_pc4 &amp; ~illegal_r}) |</span>
<span id="L2287"><span class="lineNum">    2287</span>              :              ({1{(mhpme_vec[i][9:0] == MHPME_INST_ALIGNED    )}} &amp; ifu_pmu_instr_aligned)  |</span>
<span id="L2288"><span class="lineNum">    2288</span>              :              ({1{(mhpme_vec[i][9:0] == MHPME_INST_DECODED    )}} &amp; dec_pmu_instr_decoded)  |</span>
<span id="L2289"><span class="lineNum">    2289</span>              :              ({1{(mhpme_vec[i][9:0] == MHPME_INST_MUL        )}} &amp; {(pmu_i0_itype_qual == MUL)})     |</span>
<span id="L2290"><span class="lineNum">    2290</span>              :              ({1{(mhpme_vec[i][9:0] == MHPME_INST_DIV        )}} &amp; {dec_tlu_packet_r.pmu_divide  &amp; tlu_i0_commit_cmt &amp; ~illegal_r})     |</span>
<span id="L2291"><span class="lineNum">    2291</span>              :              ({1{(mhpme_vec[i][9:0] == MHPME_INST_LOAD       )}} &amp; {(pmu_i0_itype_qual == LOAD)})    |</span>
<span id="L2292"><span class="lineNum">    2292</span>              :              ({1{(mhpme_vec[i][9:0] == MHPME_INST_STORE      )}} &amp; {(pmu_i0_itype_qual == STORE)})   |</span>
<span id="L2293"><span class="lineNum">    2293</span>              :              ({1{(mhpme_vec[i][9:0] == MHPME_INST_MALOAD     )}} &amp; {(pmu_i0_itype_qual == LOAD)} &amp;</span>
<span id="L2294"><span class="lineNum">    2294</span>              :                                                                       {1{dec_tlu_packet_r.pmu_lsu_misaligned}})    |</span>
<span id="L2295"><span class="lineNum">    2295</span>              :              ({1{(mhpme_vec[i][9:0] == MHPME_INST_MASTORE    )}} &amp; {(pmu_i0_itype_qual == STORE)} &amp;</span>
<span id="L2296"><span class="lineNum">    2296</span>              :                                                                       {1{dec_tlu_packet_r.pmu_lsu_misaligned}})    |</span>
<span id="L2297"><span class="lineNum">    2297</span>              :              ({1{(mhpme_vec[i][9:0] == MHPME_INST_ALU        )}} &amp; {(pmu_i0_itype_qual == ALU)})     |</span>
<span id="L2298"><span class="lineNum">    2298</span>              :              ({1{(mhpme_vec[i][9:0] == MHPME_INST_CSRREAD    )}} &amp; {(pmu_i0_itype_qual == CSRREAD)}) |</span>
<span id="L2299"><span class="lineNum">    2299</span>              :              ({1{(mhpme_vec[i][9:0] == MHPME_INST_CSRWRITE   )}} &amp; {(pmu_i0_itype_qual == CSRWRITE)})|</span>
<span id="L2300"><span class="lineNum">    2300</span>              :              ({1{(mhpme_vec[i][9:0] == MHPME_INST_CSRRW      )}} &amp; {(pmu_i0_itype_qual == CSRRW)})   |</span>
<span id="L2301"><span class="lineNum">    2301</span>              :              ({1{(mhpme_vec[i][9:0] == MHPME_INST_EBREAK     )}} &amp; {(pmu_i0_itype_qual == EBREAK)})  |</span>
<span id="L2302"><span class="lineNum">    2302</span>              :              ({1{(mhpme_vec[i][9:0] == MHPME_INST_ECALL      )}} &amp; {(pmu_i0_itype_qual == ECALL)})   |</span>
<span id="L2303"><span class="lineNum">    2303</span>              :              ({1{(mhpme_vec[i][9:0] == MHPME_INST_FENCE      )}} &amp; {(pmu_i0_itype_qual == FENCE)})   |</span>
<span id="L2304"><span class="lineNum">    2304</span>              :              ({1{(mhpme_vec[i][9:0] == MHPME_INST_FENCEI     )}} &amp; {(pmu_i0_itype_qual == FENCEI)})  |</span>
<span id="L2305"><span class="lineNum">    2305</span>              :              ({1{(mhpme_vec[i][9:0] == MHPME_INST_MRET       )}} &amp; {(pmu_i0_itype_qual == MRET)})    |</span>
<span id="L2306"><span class="lineNum">    2306</span>              :              ({1{(mhpme_vec[i][9:0] == MHPME_INST_BRANCH     )}} &amp; {</span>
<span id="L2307"><span class="lineNum">    2307</span>              :                                                                      ((pmu_i0_itype_qual == CONDBR) | (pmu_i0_itype_qual == JAL))})   |</span>
<span id="L2308"><span class="lineNum">    2308</span>              :              ({1{(mhpme_vec[i][9:0] == MHPME_BRANCH_MP       )}} &amp; {exu_pmu_i0_br_misp &amp; tlu_i0_commit_cmt &amp; ~illegal_r}) |</span>
<span id="L2309"><span class="lineNum">    2309</span>              :              ({1{(mhpme_vec[i][9:0] == MHPME_BRANCH_TAKEN    )}} &amp; {exu_pmu_i0_br_ataken &amp; tlu_i0_commit_cmt &amp; ~illegal_r}) |</span>
<span id="L2310"><span class="lineNum">    2310</span>              :              ({1{(mhpme_vec[i][9:0] == MHPME_BRANCH_NOTP     )}} &amp; {dec_tlu_packet_r.pmu_i0_br_unpred &amp; tlu_i0_commit_cmt &amp; ~illegal_r}) |</span>
<span id="L2311"><span class="lineNum">    2311</span>              :              ({1{(mhpme_vec[i][9:0] == MHPME_FETCH_STALL     )}} &amp; { ifu_pmu_fetch_stall}) |</span>
<span id="L2312"><span class="lineNum">    2312</span>              :              ({1{(mhpme_vec[i][9:0] == MHPME_DECODE_STALL    )}} &amp; { dec_pmu_decode_stall}) |</span>
<span id="L2313"><span class="lineNum">    2313</span>              :              ({1{(mhpme_vec[i][9:0] == MHPME_POSTSYNC_STALL  )}} &amp; {dec_pmu_postsync_stall}) |</span>
<span id="L2314"><span class="lineNum">    2314</span>              :              ({1{(mhpme_vec[i][9:0] == MHPME_PRESYNC_STALL   )}} &amp; {dec_pmu_presync_stall}) |</span>
<span id="L2315"><span class="lineNum">    2315</span>              :              ({1{(mhpme_vec[i][9:0] == MHPME_LSU_SB_WB_STALL )}} &amp; { lsu_store_stall_any}) |</span>
<span id="L2316"><span class="lineNum">    2316</span>              :              ({1{(mhpme_vec[i][9:0] == MHPME_DMA_DCCM_STALL  )}} &amp; { dma_dccm_stall_any}) |</span>
<span id="L2317"><span class="lineNum">    2317</span>              :              ({1{(mhpme_vec[i][9:0] == MHPME_DMA_ICCM_STALL  )}} &amp; { dma_iccm_stall_any}) |</span>
<span id="L2318"><span class="lineNum">    2318</span>              :              ({1{(mhpme_vec[i][9:0] == MHPME_EXC_TAKEN       )}} &amp; { (i0_exception_valid_r | i0_trigger_hit_r | lsu_exc_valid_r)}) |</span>
<span id="L2319"><span class="lineNum">    2319</span>              :              ({1{(mhpme_vec[i][9:0] == MHPME_TIMER_INT_TAKEN )}} &amp; { take_timer_int | take_int_timer0_int | take_int_timer1_int}) |</span>
<span id="L2320"><span class="lineNum">    2320</span>              :              ({1{(mhpme_vec[i][9:0] == MHPME_EXT_INT_TAKEN   )}} &amp; { take_ext_int}) |</span>
<span id="L2321"><span class="lineNum">    2321</span>              :              ({1{(mhpme_vec[i][9:0] == MHPME_FLUSH_LOWER     )}} &amp; { tlu_flush_lower_r}) |</span>
<span id="L2322"><span class="lineNum">    2322</span>              :              ({1{(mhpme_vec[i][9:0] == MHPME_BR_ERROR        )}} &amp; {(dec_tlu_br0_error_r | dec_tlu_br0_start_error_r) &amp; rfpc_i0_r}) |</span>
<span id="L2323"><span class="lineNum">    2323</span>              :              ({1{(mhpme_vec[i][9:0] == MHPME_IBUS_TRANS      )}} &amp; {ifu_pmu_bus_trxn}) |</span>
<span id="L2324"><span class="lineNum">    2324</span>              :              ({1{(mhpme_vec[i][9:0] == MHPME_DBUS_TRANS      )}} &amp; {lsu_pmu_bus_trxn}) |</span>
<span id="L2325"><span class="lineNum">    2325</span>              :              ({1{(mhpme_vec[i][9:0] == MHPME_DBUS_MA_TRANS   )}} &amp; {lsu_pmu_bus_misaligned}) |</span>
<span id="L2326"><span class="lineNum">    2326</span>              :              ({1{(mhpme_vec[i][9:0] == MHPME_IBUS_ERROR      )}} &amp; {ifu_pmu_bus_error}) |</span>
<span id="L2327"><span class="lineNum">    2327</span>              :              ({1{(mhpme_vec[i][9:0] == MHPME_DBUS_ERROR      )}} &amp; {lsu_pmu_bus_error}) |</span>
<span id="L2328"><span class="lineNum">    2328</span>              :              ({1{(mhpme_vec[i][9:0] == MHPME_IBUS_STALL      )}} &amp; {ifu_pmu_bus_busy}) |</span>
<span id="L2329"><span class="lineNum">    2329</span>              :              ({1{(mhpme_vec[i][9:0] == MHPME_DBUS_STALL      )}} &amp; {lsu_pmu_bus_busy}) |</span>
<span id="L2330"><span class="lineNum">    2330</span>              :              ({1{(mhpme_vec[i][9:0] == MHPME_INT_DISABLED    )}} &amp; {~mstatus[MSTATUS_MIE]}) |</span>
<span id="L2331"><span class="lineNum">    2331</span>              :              ({1{(mhpme_vec[i][9:0] == MHPME_INT_STALLED     )}} &amp; {~mstatus[MSTATUS_MIE] &amp; |(mip[5:0] &amp; mie[5:0])}) |</span>
<span id="L2332"><span class="lineNum">    2332</span>              :              ({1{(mhpme_vec[i][9:0] == MHPME_INST_BITMANIP     )}} &amp; {(pmu_i0_itype_qual == BITMANIPU)}) |</span>
<span id="L2333"><span class="lineNum">    2333</span>              :              ({1{(mhpme_vec[i][9:0] == MHPME_DBUS_LOAD       )}} &amp; {tlu_i0_commit_cmt &amp; lsu_pmu_load_external_r &amp; ~illegal_r}) |</span>
<span id="L2334"><span class="lineNum">    2334</span>              :              ({1{(mhpme_vec[i][9:0] == MHPME_DBUS_STORE      )}} &amp; {tlu_i0_commit_cmt &amp; lsu_pmu_store_external_r &amp; ~illegal_r}) |</span>
<span id="L2335"><span class="lineNum">    2335</span>              :              // These count even during sleep</span>
<span id="L2336"><span class="lineNum">    2336</span>              :              ({1{(mhpme_vec[i][9:0] == MHPME_SLEEP_CYC       )}} &amp; {dec_tlu_pmu_fw_halted}) |</span>
<span id="L2337"><span class="lineNum">    2337</span>              :              ({1{(mhpme_vec[i][9:0] == MHPME_DMA_READ_ALL    )}} &amp; {dma_pmu_any_read}) |</span>
<span id="L2338"><span class="lineNum">    2338</span>              :              ({1{(mhpme_vec[i][9:0] == MHPME_DMA_WRITE_ALL   )}} &amp; {dma_pmu_any_write}) |</span>
<span id="L2339"><span class="lineNum">    2339</span>              :              ({1{(mhpme_vec[i][9:0] == MHPME_DMA_READ_DCCM   )}} &amp; {dma_pmu_dccm_read}) |</span>
<span id="L2340"><span class="lineNum">    2340</span>              :              ({1{(mhpme_vec[i][9:0] == MHPME_DMA_WRITE_DCCM  )}} &amp; {dma_pmu_dccm_write})</span>
<span id="L2341"><span class="lineNum">    2341</span>              :              );</span>
<span id="L2342"><span class="lineNum">    2342</span>              :    end</span>
<span id="L2343"><span class="lineNum">    2343</span>              : </span>
<span id="L2344"><span class="lineNum">    2344</span>              : </span>
<span id="L2345"><span class="lineNum">    2345</span>              :    if(pt.FAST_INTERRUPT_REDIRECT) begin : genblock2</span>
<span id="L2346"><span class="lineNum">    2346</span>              : </span>
<span id="L2347"><span class="lineNum">    2347</span>              : `ifdef RV_USER_MODE</span>
<span id="L2348"><span class="lineNum">    2348</span>              :    rvdffie #(33)  mstatus_ff (.*, .clk(free_l2clk),</span>
<span id="L2349"><span class="lineNum">    2349</span>              :                              .din({mdseac_locked_ns, lsu_single_ecc_error_r, lsu_exc_valid_r, lsu_i0_exc_r,</span>
<span id="L2350"><span class="lineNum">    2350</span>              :                                    take_ext_int_start,    take_ext_int_start_d1, take_ext_int_start_d2, ext_int_freeze,</span>
<span id="L2351"><span class="lineNum">    2351</span>              :                                    mip_ns[5:0], mcyclel_cout &amp; ~wr_mcycleh_r &amp; mcyclel_cout_in,</span>
<span id="L2352"><span class="lineNum">    2352</span>              :                                    minstret_enable, minstretl_cout_ns, fw_halted_ns,</span>
<span id="L2353"><span class="lineNum">    2353</span>              :                                    meicidpl_ns[3:0], icache_rd_valid, icache_wr_valid, mhpmc_inc_r[3:0], perfcnt_halted,</span>
<span id="L2354"><span class="lineNum">    2354</span>              :                                    mstatus_ns[3:0]}),</span>
<span id="L2355"><span class="lineNum">    2355</span>              :                              .dout({mdseac_locked_f, lsu_single_ecc_error_r_d1, lsu_exc_valid_r_d1, lsu_i0_exc_r_d1,</span>
<span id="L2356"><span class="lineNum">    2356</span>              :                                     take_ext_int_start_d1, take_ext_int_start_d2, take_ext_int_start_d3, ext_int_freeze_d1,</span>
<span id="L2357"><span class="lineNum">    2357</span>              :                                     mip[5:0], mcyclel_cout_f, minstret_enable_f, minstretl_cout_f,</span>
<span id="L2358"><span class="lineNum">    2358</span>              :                                     fw_halted, meicidpl[3:0], icache_rd_valid_f, icache_wr_valid_f,</span>
<span id="L2359"><span class="lineNum">    2359</span>              :                                     mhpmc_inc_r_d1[3:0], perfcnt_halted_d1,</span>
<span id="L2360"><span class="lineNum">    2360</span>              :                                     mstatus[3:0]}));</span>
<span id="L2361"><span class="lineNum">    2361</span>              : `else</span>
<span id="L2362"><span class="lineNum">    2362</span>              :    rvdffie #(31)  mstatus_ff (.*, .clk(free_l2clk),</span>
<span id="L2363"><span class="lineNum">    2363</span>              :                              .din({mdseac_locked_ns, lsu_single_ecc_error_r, lsu_exc_valid_r, lsu_i0_exc_r,</span>
<span id="L2364"><span class="lineNum">    2364</span>              :                                    take_ext_int_start,    take_ext_int_start_d1, take_ext_int_start_d2, ext_int_freeze,</span>
<span id="L2365"><span class="lineNum">    2365</span>              :                                    mip_ns[5:0], mcyclel_cout &amp; ~wr_mcycleh_r &amp; mcyclel_cout_in,</span>
<span id="L2366"><span class="lineNum">    2366</span>              :                                    minstret_enable, minstretl_cout_ns, fw_halted_ns,</span>
<span id="L2367"><span class="lineNum">    2367</span>              :                                    meicidpl_ns[3:0], icache_rd_valid, icache_wr_valid, mhpmc_inc_r[3:0], perfcnt_halted,</span>
<span id="L2368"><span class="lineNum">    2368</span>              :                                    mstatus_ns[1:0]}),</span>
<span id="L2369"><span class="lineNum">    2369</span>              :                              .dout({mdseac_locked_f, lsu_single_ecc_error_r_d1, lsu_exc_valid_r_d1, lsu_i0_exc_r_d1,</span>
<span id="L2370"><span class="lineNum">    2370</span>              :                                     take_ext_int_start_d1, take_ext_int_start_d2, take_ext_int_start_d3, ext_int_freeze_d1,</span>
<span id="L2371"><span class="lineNum">    2371</span>              :                                     mip[5:0], mcyclel_cout_f, minstret_enable_f, minstretl_cout_f,</span>
<span id="L2372"><span class="lineNum">    2372</span>              :                                     fw_halted, meicidpl[3:0], icache_rd_valid_f, icache_wr_valid_f,</span>
<span id="L2373"><span class="lineNum">    2373</span>              :                                     mhpmc_inc_r_d1[3:0], perfcnt_halted_d1,</span>
<span id="L2374"><span class="lineNum">    2374</span>              :                                     mstatus[1:0]}));</span>
<span id="L2375"><span class="lineNum">    2375</span>              : </span>
<span id="L2376"><span class="lineNum">    2376</span>              : `endif</span>
<span id="L2377"><span class="lineNum">    2377</span>              : </span>
<span id="L2378"><span class="lineNum">    2378</span>              :    end</span>
<span id="L2379"><span class="lineNum">    2379</span>              :    else begin : genblock2</span>
<span id="L2380"><span class="lineNum">    2380</span>              : `ifdef RV_USER_MODE</span>
<span id="L2381"><span class="lineNum">    2381</span>              :    rvdffie #(29)  mstatus_ff (.*, .clk(free_l2clk),</span>
<span id="L2382"><span class="lineNum">    2382</span>              :                              .din({mdseac_locked_ns, lsu_single_ecc_error_r, lsu_exc_valid_r, lsu_i0_exc_r,</span>
<span id="L2383"><span class="lineNum">    2383</span>              :                                    mip_ns[5:0], mcyclel_cout &amp; ~wr_mcycleh_r &amp; mcyclel_cout_in,</span>
<span id="L2384"><span class="lineNum">    2384</span>              :                                    minstret_enable, minstretl_cout_ns, fw_halted_ns,</span>
<span id="L2385"><span class="lineNum">    2385</span>              :                                    meicidpl_ns[3:0], icache_rd_valid, icache_wr_valid, mhpmc_inc_r[3:0], perfcnt_halted,</span>
<span id="L2386"><span class="lineNum">    2386</span>              :                                    mstatus_ns[3:0]}),</span>
<span id="L2387"><span class="lineNum">    2387</span>              :                              .dout({mdseac_locked_f, lsu_single_ecc_error_r_d1, lsu_exc_valid_r_d1, lsu_i0_exc_r_d1,</span>
<span id="L2388"><span class="lineNum">    2388</span>              :                                     mip[5:0], mcyclel_cout_f, minstret_enable_f, minstretl_cout_f,</span>
<span id="L2389"><span class="lineNum">    2389</span>              :                                     fw_halted, meicidpl[3:0], icache_rd_valid_f, icache_wr_valid_f,</span>
<span id="L2390"><span class="lineNum">    2390</span>              :                                     mhpmc_inc_r_d1[3:0], perfcnt_halted_d1,</span>
<span id="L2391"><span class="lineNum">    2391</span>              :                                     mstatus[3:0]}));</span>
<span id="L2392"><span class="lineNum">    2392</span>              : `else</span>
<span id="L2393"><span class="lineNum">    2393</span>              :    rvdffie #(27)  mstatus_ff (.*, .clk(free_l2clk),</span>
<span id="L2394"><span class="lineNum">    2394</span>              :                              .din({mdseac_locked_ns, lsu_single_ecc_error_r, lsu_exc_valid_r, lsu_i0_exc_r,</span>
<span id="L2395"><span class="lineNum">    2395</span>              :                                    mip_ns[5:0], mcyclel_cout &amp; ~wr_mcycleh_r &amp; mcyclel_cout_in,</span>
<span id="L2396"><span class="lineNum">    2396</span>              :                                    minstret_enable, minstretl_cout_ns, fw_halted_ns,</span>
<span id="L2397"><span class="lineNum">    2397</span>              :                                    meicidpl_ns[3:0], icache_rd_valid, icache_wr_valid, mhpmc_inc_r[3:0], perfcnt_halted,</span>
<span id="L2398"><span class="lineNum">    2398</span>              :                                    mstatus_ns[1:0]}),</span>
<span id="L2399"><span class="lineNum">    2399</span>              :                              .dout({mdseac_locked_f, lsu_single_ecc_error_r_d1, lsu_exc_valid_r_d1, lsu_i0_exc_r_d1,</span>
<span id="L2400"><span class="lineNum">    2400</span>              :                                     mip[5:0], mcyclel_cout_f, minstret_enable_f, minstretl_cout_f,</span>
<span id="L2401"><span class="lineNum">    2401</span>              :                                     fw_halted, meicidpl[3:0], icache_rd_valid_f, icache_wr_valid_f,</span>
<span id="L2402"><span class="lineNum">    2402</span>              :                                     mhpmc_inc_r_d1[3:0], perfcnt_halted_d1,</span>
<span id="L2403"><span class="lineNum">    2403</span>              :                                     mstatus[1:0]}));</span>
<span id="L2404"><span class="lineNum">    2404</span>              : `endif</span>
<span id="L2405"><span class="lineNum">    2405</span>              :    end</span>
<span id="L2406"><span class="lineNum">    2406</span>              : </span>
<span id="L2407"><span class="lineNum">    2407</span>              :    assign perfcnt_halted = ((dec_tlu_dbg_halted &amp; dcsr[DCSR_STOPC]) | dec_tlu_pmu_fw_halted);</span>
<span id="L2408"><span class="lineNum">    2408</span>              :    assign perfcnt_during_sleep[3:0] = {4{~(dec_tlu_dbg_halted &amp; dcsr[DCSR_STOPC])}} &amp; {mhpme_vec[3][9],mhpme_vec[2][9],mhpme_vec[1][9],mhpme_vec[0][9]};</span>
<span id="L2409"><span class="lineNum">    2409</span>              : </span>
<span id="L2410"><span class="lineNum">    2410</span>              :    assign dec_tlu_perfcnt0 = mhpmc_inc_r_d1[0] &amp; ~(perfcnt_halted_d1 &amp; ~perfcnt_during_sleep[0]);</span>
<span id="L2411"><span class="lineNum">    2411</span>              :    assign dec_tlu_perfcnt1 = mhpmc_inc_r_d1[1] &amp; ~(perfcnt_halted_d1 &amp; ~perfcnt_during_sleep[1]);</span>
<span id="L2412"><span class="lineNum">    2412</span>              :    assign dec_tlu_perfcnt2 = mhpmc_inc_r_d1[2] &amp; ~(perfcnt_halted_d1 &amp; ~perfcnt_during_sleep[2]);</span>
<span id="L2413"><span class="lineNum">    2413</span>              :    assign dec_tlu_perfcnt3 = mhpmc_inc_r_d1[3] &amp; ~(perfcnt_halted_d1 &amp; ~perfcnt_during_sleep[3]);</span>
<span id="L2414"><span class="lineNum">    2414</span>              : </span>
<span id="L2415"><span class="lineNum">    2415</span>              :    // ----------------------------------------------------------------------</span>
<span id="L2416"><span class="lineNum">    2416</span>              :    // MHPMC3H(RW), MHPMC3(RW)</span>
<span id="L2417"><span class="lineNum">    2417</span>              :    // [63:32][31:0] : Hardware Performance Monitor Counter 3</span>
<span id="L2418"><span class="lineNum">    2418</span>              :    localparam MHPMC3        = 12'hB03;</span>
<span id="L2419"><span class="lineNum">    2419</span>              :    localparam MHPMC3H       = 12'hB83;</span>
<span id="L2420"><span class="lineNum">    2420</span>              : `ifdef RV_USER_MODE</span>
<span id="L2421"><span class="lineNum">    2421</span>              :    localparam HPMC3         = 12'hC03;</span>
<span id="L2422"><span class="lineNum">    2422</span>              :    localparam HPMC3H        = 12'hC83;</span>
<span id="L2423"><span class="lineNum">    2423</span>              : `endif</span>
<span id="L2424"><span class="lineNum">    2424</span>              : </span>
<span id="L2425"><span class="lineNum">    2425</span>              :    assign mhpmc3_wr_en0 = dec_csr_wen_r_mod &amp; (dec_csr_wraddr_r[11:0] == MHPMC3);</span>
<span id="L2426"><span class="lineNum">    2426</span>              :    assign mhpmc3_wr_en1 = (~perfcnt_halted | perfcnt_during_sleep[0]) &amp; (|(mhpmc_inc_r[0]));</span>
<span id="L2427"><span class="lineNum">    2427</span>              :    assign mhpmc3_wr_en  = mhpmc3_wr_en0 | mhpmc3_wr_en1;</span>
<span id="L2428"><span class="lineNum">    2428</span>              :    assign mhpmc3_incr[63:0] = {mhpmc3h[31:0],mhpmc3[31:0]} + {63'b0, 1'b1};</span>
<span id="L2429"><span class="lineNum">    2429</span>              :    assign mhpmc3_ns[31:0] = mhpmc3_wr_en0 ? dec_csr_wrdata_r[31:0] : mhpmc3_incr[31:0];</span>
<span id="L2430"><span class="lineNum">    2430</span>              :    rvdffe #(32)  mhpmc3_ff (.*, .clk(free_l2clk), .en(mhpmc3_wr_en), .din(mhpmc3_ns[31:0]), .dout(mhpmc3[31:0]));</span>
<span id="L2431"><span class="lineNum">    2431</span>              : </span>
<span id="L2432"><span class="lineNum">    2432</span>              :    assign mhpmc3h_wr_en0 = dec_csr_wen_r_mod &amp; (dec_csr_wraddr_r[11:0] == MHPMC3H);</span>
<span id="L2433"><span class="lineNum">    2433</span>              :    assign mhpmc3h_wr_en  = mhpmc3h_wr_en0 | mhpmc3_wr_en1;</span>
<span id="L2434"><span class="lineNum">    2434</span>              :    assign mhpmc3h_ns[31:0] = mhpmc3h_wr_en0 ? dec_csr_wrdata_r[31:0] : mhpmc3_incr[63:32];</span>
<span id="L2435"><span class="lineNum">    2435</span>              :    rvdffe #(32)  mhpmc3h_ff (.*, .clk(free_l2clk), .en(mhpmc3h_wr_en), .din(mhpmc3h_ns[31:0]), .dout(mhpmc3h[31:0]));</span>
<span id="L2436"><span class="lineNum">    2436</span>              : </span>
<span id="L2437"><span class="lineNum">    2437</span>              :    // ----------------------------------------------------------------------</span>
<span id="L2438"><span class="lineNum">    2438</span>              :    // MHPMC4H(RW), MHPMC4(RW)</span>
<span id="L2439"><span class="lineNum">    2439</span>              :    // [63:32][31:0] : Hardware Performance Monitor Counter 4</span>
<span id="L2440"><span class="lineNum">    2440</span>              :    localparam MHPMC4        = 12'hB04;</span>
<span id="L2441"><span class="lineNum">    2441</span>              :    localparam MHPMC4H       = 12'hB84;</span>
<span id="L2442"><span class="lineNum">    2442</span>              : `ifdef RV_USER_MODE</span>
<span id="L2443"><span class="lineNum">    2443</span>              :    localparam HPMC4         = 12'hC04;</span>
<span id="L2444"><span class="lineNum">    2444</span>              :    localparam HPMC4H        = 12'hC84;</span>
<span id="L2445"><span class="lineNum">    2445</span>              : `endif</span>
<span id="L2446"><span class="lineNum">    2446</span>              : </span>
<span id="L2447"><span class="lineNum">    2447</span>              :    assign mhpmc4_wr_en0 = dec_csr_wen_r_mod &amp; (dec_csr_wraddr_r[11:0] == MHPMC4);</span>
<span id="L2448"><span class="lineNum">    2448</span>              :    assign mhpmc4_wr_en1 = (~perfcnt_halted | perfcnt_during_sleep[1]) &amp; (|(mhpmc_inc_r[1]));</span>
<span id="L2449"><span class="lineNum">    2449</span>              :    assign mhpmc4_wr_en  = mhpmc4_wr_en0 | mhpmc4_wr_en1;</span>
<span id="L2450"><span class="lineNum">    2450</span>              :    assign mhpmc4_incr[63:0] = {mhpmc4h[31:0],mhpmc4[31:0]} + {63'b0,1'b1};</span>
<span id="L2451"><span class="lineNum">    2451</span>              :    assign mhpmc4_ns[31:0] = mhpmc4_wr_en0 ? dec_csr_wrdata_r[31:0] : mhpmc4_incr[31:0];</span>
<span id="L2452"><span class="lineNum">    2452</span>              :    rvdffe #(32)  mhpmc4_ff (.*, .clk(free_l2clk), .en(mhpmc4_wr_en), .din(mhpmc4_ns[31:0]), .dout(mhpmc4[31:0]));</span>
<span id="L2453"><span class="lineNum">    2453</span>              : </span>
<span id="L2454"><span class="lineNum">    2454</span>              :    assign mhpmc4h_wr_en0 = dec_csr_wen_r_mod &amp; (dec_csr_wraddr_r[11:0] == MHPMC4H);</span>
<span id="L2455"><span class="lineNum">    2455</span>              :    assign mhpmc4h_wr_en  = mhpmc4h_wr_en0 | mhpmc4_wr_en1;</span>
<span id="L2456"><span class="lineNum">    2456</span>              :    assign mhpmc4h_ns[31:0] = mhpmc4h_wr_en0 ? dec_csr_wrdata_r[31:0] : mhpmc4_incr[63:32];</span>
<span id="L2457"><span class="lineNum">    2457</span>              :    rvdffe #(32)  mhpmc4h_ff (.*, .clk(free_l2clk), .en(mhpmc4h_wr_en), .din(mhpmc4h_ns[31:0]), .dout(mhpmc4h[31:0]));</span>
<span id="L2458"><span class="lineNum">    2458</span>              : </span>
<span id="L2459"><span class="lineNum">    2459</span>              :    // ----------------------------------------------------------------------</span>
<span id="L2460"><span class="lineNum">    2460</span>              :    // MHPMC5H(RW), MHPMC5(RW)</span>
<span id="L2461"><span class="lineNum">    2461</span>              :    // [63:32][31:0] : Hardware Performance Monitor Counter 5</span>
<span id="L2462"><span class="lineNum">    2462</span>              :    localparam MHPMC5        = 12'hB05;</span>
<span id="L2463"><span class="lineNum">    2463</span>              :    localparam MHPMC5H       = 12'hB85;</span>
<span id="L2464"><span class="lineNum">    2464</span>              : `ifdef RV_USER_MODE</span>
<span id="L2465"><span class="lineNum">    2465</span>              :    localparam HPMC5         = 12'hC05;</span>
<span id="L2466"><span class="lineNum">    2466</span>              :    localparam HPMC5H        = 12'hC85;</span>
<span id="L2467"><span class="lineNum">    2467</span>              : `endif</span>
<span id="L2468"><span class="lineNum">    2468</span>              : </span>
<span id="L2469"><span class="lineNum">    2469</span>              :    assign mhpmc5_wr_en0 = dec_csr_wen_r_mod &amp; (dec_csr_wraddr_r[11:0] == MHPMC5);</span>
<span id="L2470"><span class="lineNum">    2470</span>              :    assign mhpmc5_wr_en1 = (~perfcnt_halted | perfcnt_during_sleep[2]) &amp; (|(mhpmc_inc_r[2]));</span>
<span id="L2471"><span class="lineNum">    2471</span>              :    assign mhpmc5_wr_en  = mhpmc5_wr_en0 | mhpmc5_wr_en1;</span>
<span id="L2472"><span class="lineNum">    2472</span>              :    assign mhpmc5_incr[63:0] = {mhpmc5h[31:0],mhpmc5[31:0]} + {63'b0,1'b1};</span>
<span id="L2473"><span class="lineNum">    2473</span>              :    assign mhpmc5_ns[31:0] = mhpmc5_wr_en0 ? dec_csr_wrdata_r[31:0] : mhpmc5_incr[31:0];</span>
<span id="L2474"><span class="lineNum">    2474</span>              :    rvdffe #(32)  mhpmc5_ff (.*, .clk(free_l2clk), .en(mhpmc5_wr_en), .din(mhpmc5_ns[31:0]), .dout(mhpmc5[31:0]));</span>
<span id="L2475"><span class="lineNum">    2475</span>              : </span>
<span id="L2476"><span class="lineNum">    2476</span>              :    assign mhpmc5h_wr_en0 = dec_csr_wen_r_mod &amp; (dec_csr_wraddr_r[11:0] == MHPMC5H);</span>
<span id="L2477"><span class="lineNum">    2477</span>              :    assign mhpmc5h_wr_en  = mhpmc5h_wr_en0 | mhpmc5_wr_en1;</span>
<span id="L2478"><span class="lineNum">    2478</span>              :    assign mhpmc5h_ns[31:0] = mhpmc5h_wr_en0 ? dec_csr_wrdata_r[31:0] : mhpmc5_incr[63:32];</span>
<span id="L2479"><span class="lineNum">    2479</span>              :    rvdffe #(32)  mhpmc5h_ff (.*, .clk(free_l2clk), .en(mhpmc5h_wr_en), .din(mhpmc5h_ns[31:0]), .dout(mhpmc5h[31:0]));</span>
<span id="L2480"><span class="lineNum">    2480</span>              : </span>
<span id="L2481"><span class="lineNum">    2481</span>              :    // ----------------------------------------------------------------------</span>
<span id="L2482"><span class="lineNum">    2482</span>              :    // MHPMC6H(RW), MHPMC6(RW)</span>
<span id="L2483"><span class="lineNum">    2483</span>              :    // [63:32][31:0] : Hardware Performance Monitor Counter 6</span>
<span id="L2484"><span class="lineNum">    2484</span>              :    localparam MHPMC6        = 12'hB06;</span>
<span id="L2485"><span class="lineNum">    2485</span>              :    localparam MHPMC6H       = 12'hB86;</span>
<span id="L2486"><span class="lineNum">    2486</span>              : `ifdef RV_USER_MODE</span>
<span id="L2487"><span class="lineNum">    2487</span>              :    localparam HPMC6         = 12'hC06;</span>
<span id="L2488"><span class="lineNum">    2488</span>              :    localparam HPMC6H        = 12'hC86;</span>
<span id="L2489"><span class="lineNum">    2489</span>              : `endif</span>
<span id="L2490"><span class="lineNum">    2490</span>              : </span>
<span id="L2491"><span class="lineNum">    2491</span>              :    assign mhpmc6_wr_en0 = dec_csr_wen_r_mod &amp; (dec_csr_wraddr_r[11:0] == MHPMC6);</span>
<span id="L2492"><span class="lineNum">    2492</span>              :    assign mhpmc6_wr_en1 = (~perfcnt_halted | perfcnt_during_sleep[3]) &amp; (|(mhpmc_inc_r[3]));</span>
<span id="L2493"><span class="lineNum">    2493</span>              :    assign mhpmc6_wr_en  = mhpmc6_wr_en0 | mhpmc6_wr_en1;</span>
<span id="L2494"><span class="lineNum">    2494</span>              :    assign mhpmc6_incr[63:0] = {mhpmc6h[31:0],mhpmc6[31:0]} + {63'b0,1'b1};</span>
<span id="L2495"><span class="lineNum">    2495</span>              :    assign mhpmc6_ns[31:0] = mhpmc6_wr_en0 ? dec_csr_wrdata_r[31:0] : mhpmc6_incr[31:0];</span>
<span id="L2496"><span class="lineNum">    2496</span>              :    rvdffe #(32)  mhpmc6_ff (.*, .clk(free_l2clk), .en(mhpmc6_wr_en), .din(mhpmc6_ns[31:0]), .dout(mhpmc6[31:0]));</span>
<span id="L2497"><span class="lineNum">    2497</span>              : </span>
<span id="L2498"><span class="lineNum">    2498</span>              :    assign mhpmc6h_wr_en0 = dec_csr_wen_r_mod &amp; (dec_csr_wraddr_r[11:0] == MHPMC6H);</span>
<span id="L2499"><span class="lineNum">    2499</span>              :    assign mhpmc6h_wr_en  = mhpmc6h_wr_en0 | mhpmc6_wr_en1;</span>
<span id="L2500"><span class="lineNum">    2500</span>              :    assign mhpmc6h_ns[31:0] = mhpmc6h_wr_en0 ? dec_csr_wrdata_r[31:0] : mhpmc6_incr[63:32];</span>
<span id="L2501"><span class="lineNum">    2501</span>              :    rvdffe #(32)  mhpmc6h_ff (.*, .clk(free_l2clk), .en(mhpmc6h_wr_en), .din(mhpmc6h_ns[31:0]), .dout(mhpmc6h[31:0]));</span>
<span id="L2502"><span class="lineNum">    2502</span>              : </span>
<span id="L2503"><span class="lineNum">    2503</span>              :    // ----------------------------------------------------------------------</span>
<span id="L2504"><span class="lineNum">    2504</span>              :    // MHPME3(RW)</span>
<span id="L2505"><span class="lineNum">    2505</span>              :    // [9:0] : Hardware Performance Monitor Event 3</span>
<span id="L2506"><span class="lineNum">    2506</span>              :    localparam MHPME3        = 12'h323;</span>
<span id="L2507"><span class="lineNum">    2507</span>              : </span>
<span id="L2508"><span class="lineNum">    2508</span>              :    // we only have events 0-56 with holes, 512-516, HPME* are WARL so zero otherwise.</span>
<span id="L2509"><span class="lineNum">    2509</span>              :    assign zero_event_r = ( (dec_csr_wrdata_r[9:0] &gt; 10'd516) |</span>
<span id="L2510"><span class="lineNum">    2510</span>              :                            (|dec_csr_wrdata_r[31:10]) |</span>
<span id="L2511"><span class="lineNum">    2511</span>              :                            ((dec_csr_wrdata_r[9:0] &lt; 10'd512) &amp; (dec_csr_wrdata_r[9:0] &gt; 10'd56)) |</span>
<span id="L2512"><span class="lineNum">    2512</span>              :                            ((dec_csr_wrdata_r[9:0] &lt; 10'd54) &amp; (dec_csr_wrdata_r[9:0] &gt; 10'd50)) |</span>
<span id="L2513"><span class="lineNum">    2513</span>              :                            (dec_csr_wrdata_r[9:0] == 10'd29) |</span>
<span id="L2514"><span class="lineNum">    2514</span>              :                            (dec_csr_wrdata_r[9:0] == 10'd33)</span>
<span id="L2515"><span class="lineNum">    2515</span>              :                            );</span>
<span id="L2516"><span class="lineNum">    2516</span>              : </span>
<span id="L2517"><span class="lineNum">    2517</span>              :    assign event_r[9:0] = zero_event_r ? '0 : dec_csr_wrdata_r[9:0];</span>
<span id="L2518"><span class="lineNum">    2518</span>              : </span>
<span id="L2519"><span class="lineNum">    2519</span>              :    assign wr_mhpme3_r = dec_csr_wen_r_mod &amp; (dec_csr_wraddr_r[11:0] == MHPME3);</span>
<span id="L2520"><span class="lineNum">    2520</span>              :    rvdffe #(10)  mhpme3_ff (.*, .en(wr_mhpme3_r), .din(event_r[9:0]), .dout(mhpme3[9:0]));</span>
<span id="L2521"><span class="lineNum">    2521</span>              :    // ----------------------------------------------------------------------</span>
<span id="L2522"><span class="lineNum">    2522</span>              :    // MHPME4(RW)</span>
<span id="L2523"><span class="lineNum">    2523</span>              :    // [9:0] : Hardware Performance Monitor Event 4</span>
<span id="L2524"><span class="lineNum">    2524</span>              :    localparam MHPME4        = 12'h324;</span>
<span id="L2525"><span class="lineNum">    2525</span>              : </span>
<span id="L2526"><span class="lineNum">    2526</span>              :    assign wr_mhpme4_r = dec_csr_wen_r_mod &amp; (dec_csr_wraddr_r[11:0] == MHPME4);</span>
<span id="L2527"><span class="lineNum">    2527</span>              :    rvdffe #(10)  mhpme4_ff (.*, .en(wr_mhpme4_r), .din(event_r[9:0]), .dout(mhpme4[9:0]));</span>
<span id="L2528"><span class="lineNum">    2528</span>              :    // ----------------------------------------------------------------------</span>
<span id="L2529"><span class="lineNum">    2529</span>              :    // MHPME5(RW)</span>
<span id="L2530"><span class="lineNum">    2530</span>              :    // [9:0] : Hardware Performance Monitor Event 5</span>
<span id="L2531"><span class="lineNum">    2531</span>              :    localparam MHPME5        = 12'h325;</span>
<span id="L2532"><span class="lineNum">    2532</span>              : </span>
<span id="L2533"><span class="lineNum">    2533</span>              :    assign wr_mhpme5_r = dec_csr_wen_r_mod &amp; (dec_csr_wraddr_r[11:0] == MHPME5);</span>
<span id="L2534"><span class="lineNum">    2534</span>              :    rvdffe #(10)  mhpme5_ff (.*, .en(wr_mhpme5_r), .din(event_r[9:0]), .dout(mhpme5[9:0]));</span>
<span id="L2535"><span class="lineNum">    2535</span>              :    // ----------------------------------------------------------------------</span>
<span id="L2536"><span class="lineNum">    2536</span>              :    // MHPME6(RW)</span>
<span id="L2537"><span class="lineNum">    2537</span>              :    // [9:0] : Hardware Performance Monitor Event 6</span>
<span id="L2538"><span class="lineNum">    2538</span>              :    localparam MHPME6        = 12'h326;</span>
<span id="L2539"><span class="lineNum">    2539</span>              : </span>
<span id="L2540"><span class="lineNum">    2540</span>              :    assign wr_mhpme6_r = dec_csr_wen_r_mod &amp; (dec_csr_wraddr_r[11:0] == MHPME6);</span>
<span id="L2541"><span class="lineNum">    2541</span>              :    rvdffe #(10)  mhpme6_ff (.*, .en(wr_mhpme6_r), .din(event_r[9:0]), .dout(mhpme6[9:0]));</span>
<span id="L2542"><span class="lineNum">    2542</span>              : </span>
<span id="L2543"><span class="lineNum">    2543</span>              :    //----------------------------------------------------------------------</span>
<span id="L2544"><span class="lineNum">    2544</span>              :    // Performance Monitor Counters section ends</span>
<span id="L2545"><span class="lineNum">    2545</span>              :    //----------------------------------------------------------------------</span>
<span id="L2546"><span class="lineNum">    2546</span>              :    // ----------------------------------------------------------------------</span>
<span id="L2547"><span class="lineNum">    2547</span>              : </span>
<span id="L2548"><span class="lineNum">    2548</span>              :    // ----------------------------------------------------------------------</span>
<span id="L2549"><span class="lineNum">    2549</span>              :    // MCOUNTEREN</span>
<span id="L2550"><span class="lineNum">    2550</span>              :    // [31:3] : Reserved, read 0x0</span>
<span id="L2551"><span class="lineNum">    2551</span>              :    // [2]    : INSTRET user-mode access disable</span>
<span id="L2552"><span class="lineNum">    2552</span>              :    // [1]    : reserved, read 0x0</span>
<span id="L2553"><span class="lineNum">    2553</span>              :    // [0]    : CYCLE user-mode access disable</span>
<span id="L2554"><span class="lineNum">    2554</span>              : </span>
<span id="L2555"><span class="lineNum">    2555</span>              : `ifdef RV_USER_MODE</span>
<span id="L2556"><span class="lineNum">    2556</span>              : </span>
<span id="L2557"><span class="lineNum">    2557</span>              :    localparam MCOUNTEREN                = 12'h306;</span>
<span id="L2558"><span class="lineNum">    2558</span>              : </span>
<span id="L2559"><span class="lineNum">    2559</span>              :    assign wr_mcounteren_r = dec_csr_wen_r_mod &amp; (dec_csr_wraddr_r[11:0] == MCOUNTEREN);</span>
<span id="L2560"><span class="lineNum">    2560</span>              :    rvdffs #(6) mcounteren_ff (.*, .clk(csr_wr_clk), .en(wr_mcounteren_r), .din({dec_csr_wrdata_r[6:2], dec_csr_wrdata_r[0]}), .dout(mcounteren));</span>
<span id="L2561"><span class="lineNum">    2561</span>              : </span>
<span id="L2562"><span class="lineNum">    2562</span>              : `endif</span>
<span id="L2563"><span class="lineNum">    2563</span>              : </span>
<span id="L2564"><span class="lineNum">    2564</span>              :    // MCOUNTINHIBIT(RW)</span>
<span id="L2565"><span class="lineNum">    2565</span>              :    // [31:7] : Reserved, read 0x0</span>
<span id="L2566"><span class="lineNum">    2566</span>              :    // [6]    : HPM6 disable</span>
<span id="L2567"><span class="lineNum">    2567</span>              :    // [5]    : HPM5 disable</span>
<span id="L2568"><span class="lineNum">    2568</span>              :    // [4]    : HPM4 disable</span>
<span id="L2569"><span class="lineNum">    2569</span>              :    // [3]    : HPM3 disable</span>
<span id="L2570"><span class="lineNum">    2570</span>              :    // [2]    : MINSTRET disable</span>
<span id="L2571"><span class="lineNum">    2571</span>              :    // [1]    : reserved, read 0x0</span>
<span id="L2572"><span class="lineNum">    2572</span>              :    // [0]    : MCYCLE disable</span>
<span id="L2573"><span class="lineNum">    2573</span>              : </span>
<span id="L2574"><span class="lineNum">    2574</span>              :    localparam MCOUNTINHIBIT             = 12'h320;</span>
<span id="L2575"><span class="lineNum">    2575</span>              : </span>
<span id="L2576"><span class="lineNum">    2576</span>              :    assign wr_mcountinhibit_r = dec_csr_wen_r_mod &amp; (dec_csr_wraddr_r[11:0] == MCOUNTINHIBIT);</span>
<span id="L2577"><span class="lineNum">    2577</span>              :    rvdffs #(6)  mcountinhibit_ff (.*, .clk(csr_wr_clk), .en(wr_mcountinhibit_r), .din({dec_csr_wrdata_r[6:2], dec_csr_wrdata_r[0]}), .dout({mcountinhibit[6:2], mcountinhibit[0]}));</span>
<span id="L2578"><span class="lineNum">    2578</span>              :    assign mcountinhibit[1] = 1'b0;</span>
<span id="L2579"><span class="lineNum">    2579</span>              : </span>
<span id="L2580"><span class="lineNum">    2580</span>              :    //--------------------------------------------------------------------------------</span>
<span id="L2581"><span class="lineNum">    2581</span>              :    // trace</span>
<span id="L2582"><span class="lineNum">    2582</span>              :    //--------------------------------------------------------------------------------</span>
<span id="L2583"><span class="lineNum">    2583</span> <span class="tlaUNC">           0 :    logic [4:0] dec_tlu_exc_cause_wb1_raw, dec_tlu_exc_cause_wb2;</span></span>
<span id="L2584"><span class="lineNum">    2584</span> <span class="tlaUNC">           0 :    logic       dec_tlu_int_valid_wb1_raw, dec_tlu_int_valid_wb2;</span></span>
<span id="L2585"><span class="lineNum">    2585</span>              : </span>
<span id="L2586"><span class="lineNum">    2586</span>              :    assign {dec_tlu_i0_valid_wb1,</span>
<span id="L2587"><span class="lineNum">    2587</span>              :            dec_tlu_i0_exc_valid_wb1,</span>
<span id="L2588"><span class="lineNum">    2588</span>              :            dec_tlu_exc_cause_wb1_raw[4:0],</span>
<span id="L2589"><span class="lineNum">    2589</span>              :            dec_tlu_int_valid_wb1_raw}  =   {8{~dec_tlu_trace_disable}} &amp; {i0_valid_wb,</span>
<span id="L2590"><span class="lineNum">    2590</span>              :                                                                           i0_exception_valid_r_d1 | lsu_i0_exc_r_d1 | (trigger_hit_r_d1 &amp; ~trigger_hit_dmode_r_d1),</span>
<span id="L2591"><span class="lineNum">    2591</span>              :                                                                           exc_cause_wb[4:0],</span>
<span id="L2592"><span class="lineNum">    2592</span>              :                                                                           interrupt_valid_r_d1};</span>
<span id="L2593"><span class="lineNum">    2593</span>              : </span>
<span id="L2594"><span class="lineNum">    2594</span>              : </span>
<span id="L2595"><span class="lineNum">    2595</span>              : </span>
<span id="L2596"><span class="lineNum">    2596</span>              :   // skid buffer for ints, reduces trace port count by 1</span>
<span id="L2597"><span class="lineNum">    2597</span>              :    rvdffie #(.WIDTH(6), .OVERRIDE(1))  traceskidff (.*,  .clk(clk),</span>
<span id="L2598"><span class="lineNum">    2598</span>              :                         .din ({dec_tlu_exc_cause_wb1_raw[4:0],</span>
<span id="L2599"><span class="lineNum">    2599</span>              :                                dec_tlu_int_valid_wb1_raw}),</span>
<span id="L2600"><span class="lineNum">    2600</span>              :                         .dout({dec_tlu_exc_cause_wb2[4:0],</span>
<span id="L2601"><span class="lineNum">    2601</span>              :                                dec_tlu_int_valid_wb2}));</span>
<span id="L2602"><span class="lineNum">    2602</span>              :    //skid for ints</span>
<span id="L2603"><span class="lineNum">    2603</span>              :    assign dec_tlu_exc_cause_wb1[4:0] =  dec_tlu_int_valid_wb2 ? dec_tlu_exc_cause_wb2[4:0] : dec_tlu_exc_cause_wb1_raw[4:0];</span>
<span id="L2604"><span class="lineNum">    2604</span>              :    assign dec_tlu_int_valid_wb1 = dec_tlu_int_valid_wb2;</span>
<span id="L2605"><span class="lineNum">    2605</span>              : </span>
<span id="L2606"><span class="lineNum">    2606</span>              :    assign dec_tlu_mtval_wb1  = mtval[31:0];</span>
<span id="L2607"><span class="lineNum">    2607</span>              : </span>
<span id="L2608"><span class="lineNum">    2608</span>              :    // end trace</span>
<span id="L2609"><span class="lineNum">    2609</span>              :    //--------------------------------------------------------------------------------</span>
<span id="L2610"><span class="lineNum">    2610</span>              : </span>
<span id="L2611"><span class="lineNum">    2611</span>              : </span>
<span id="L2612"><span class="lineNum">    2612</span>              :    // ----------------------------------------------------------------------</span>
<span id="L2613"><span class="lineNum">    2613</span>              :    // CSR read mux</span>
<span id="L2614"><span class="lineNum">    2614</span>              :    // ----------------------------------------------------------------------</span>
<span id="L2615"><span class="lineNum">    2615</span>              : </span>
<span id="L2616"><span class="lineNum">    2616</span>              : assign dec_tlu_presync_d = presync &amp; dec_csr_any_unq_d &amp; ~dec_csr_wen_unq_d;</span>
<span id="L2617"><span class="lineNum">    2617</span>              : assign dec_tlu_postsync_d = postsync &amp; dec_csr_any_unq_d;</span>
<span id="L2618"><span class="lineNum">    2618</span>              : </span>
<span id="L2619"><span class="lineNum">    2619</span>              :    // allow individual configuration of these features</span>
<span id="L2620"><span class="lineNum">    2620</span>              : assign conditionally_illegal = ((csr_mitcnt0 | csr_mitcnt1 | csr_mitb0 | csr_mitb1 | csr_mitctl0 | csr_mitctl1) &amp; ~|pt.TIMER_LEGAL_EN);</span>
<span id="L2621"><span class="lineNum">    2621</span>              : </span>
<span id="L2622"><span class="lineNum">    2622</span>              : assign valid_csr = ( legal &amp; (~(csr_dcsr | csr_dpc | csr_dmst | csr_dicawics | csr_dicad0 | csr_dicad0h | csr_dicad1 | csr_dicago) | dbg_tlu_halted_f)</span>
<span id="L2623"><span class="lineNum">    2623</span>              :                      &amp; ~fast_int_meicpct &amp; ~conditionally_illegal);</span>
<span id="L2624"><span class="lineNum">    2624</span>              : </span>
<span id="L2625"><span class="lineNum">    2625</span>              : assign dec_csr_legal_d = ( dec_csr_any_unq_d &amp;</span>
<span id="L2626"><span class="lineNum">    2626</span>              :                            valid_csr &amp;          // of a valid CSR</span>
<span id="L2627"><span class="lineNum">    2627</span>              :                            ~(dec_csr_wen_unq_d &amp; (csr_mvendorid | csr_marchid | csr_mimpid | csr_mhartid | csr_mdseac | csr_meihap)) // that's not a write to a RO CSR</span>
<span id="L2628"><span class="lineNum">    2628</span>              :                            );</span>
<span id="L2629"><span class="lineNum">    2629</span>              :    // CSR read mux</span>
<span id="L2630"><span class="lineNum">    2630</span>              : assign dec_csr_rddata_d[31:0] = (</span>
<span id="L2631"><span class="lineNum">    2631</span>              : `ifdef RV_USER_MODE</span>
<span id="L2632"><span class="lineNum">    2632</span>              :                                   ({32{csr_misa}}      &amp; 32'h40101104) |</span>
<span id="L2633"><span class="lineNum">    2633</span>              : `else</span>
<span id="L2634"><span class="lineNum">    2634</span>              :                                   ({32{csr_misa}}      &amp; 32'h40001104) |</span>
<span id="L2635"><span class="lineNum">    2635</span>              : `endif</span>
<span id="L2636"><span class="lineNum">    2636</span>              :                                   ({32{csr_mvendorid}} &amp; 32'h00000045) |</span>
<span id="L2637"><span class="lineNum">    2637</span>              :                                   ({32{csr_marchid}}   &amp; 32'h00000010) |</span>
<span id="L2638"><span class="lineNum">    2638</span>              :                                   ({32{csr_mimpid}}    &amp; 32'h4) |</span>
<span id="L2639"><span class="lineNum">    2639</span>              :                                   ({32{csr_mhartid}}   &amp; {core_id[31:4], 4'b0}) |</span>
<span id="L2640"><span class="lineNum">    2640</span>              : `ifdef RV_USER_MODE</span>
<span id="L2641"><span class="lineNum">    2641</span>              :                                   ({32{csr_mstatus}}   &amp; {14'b0, mstatus[MSTATUS_MPRV], 4'b0, ~mstatus[MSTATUS_MPP], ~mstatus[MSTATUS_MPP], 3'b0, mstatus[MSTATUS_MPIE], 3'b0, mstatus[MSTATUS_MIE], 3'b0}) |</span>
<span id="L2642"><span class="lineNum">    2642</span>              : `else</span>
<span id="L2643"><span class="lineNum">    2643</span>              :                                   ({32{csr_mstatus}}   &amp; {19'b0, 2'b11, 3'b0, mstatus[MSTATUS_MPIE], 3'b0, mstatus[MSTATUS_MIE], 3'b0}) |</span>
<span id="L2644"><span class="lineNum">    2644</span>              : `endif</span>
<span id="L2645"><span class="lineNum">    2645</span>              :                                   ({32{csr_mtvec}}     &amp; {mtvec[30:1], 1'b0, mtvec[0]}) |</span>
<span id="L2646"><span class="lineNum">    2646</span>              :                                   ({32{csr_mip}}       &amp; {1'b0, mip[5:3], 16'b0, mip[2], 3'b0, mip[1], 3'b0, mip[0], 3'b0}) |</span>
<span id="L2647"><span class="lineNum">    2647</span>              :                                   ({32{csr_mie}}       &amp; {1'b0, mie[5:3], 16'b0, mie[2], 3'b0, mie[1], 3'b0, mie[0], 3'b0}) |</span>
<span id="L2648"><span class="lineNum">    2648</span>              :                                   ({32{csr_mcyclel}}   &amp; mcyclel[31:0]) |</span>
<span id="L2649"><span class="lineNum">    2649</span>              :                                   ({32{csr_mcycleh}}   &amp; mcycleh_inc[31:0]) |</span>
<span id="L2650"><span class="lineNum">    2650</span>              :                                   ({32{csr_minstretl}} &amp; minstretl_read[31:0]) |</span>
<span id="L2651"><span class="lineNum">    2651</span>              :                                   ({32{csr_minstreth}} &amp; minstreth_read[31:0]) |</span>
<span id="L2652"><span class="lineNum">    2652</span>              :                                   ({32{csr_mscratch}}  &amp; mscratch[31:0]) |</span>
<span id="L2653"><span class="lineNum">    2653</span>              :                                   ({32{csr_mepc}}      &amp; {mepc[31:1], 1'b0}) |</span>
<span id="L2654"><span class="lineNum">    2654</span>              :                                   ({32{csr_mcause}}    &amp; mcause[31:0]) |</span>
<span id="L2655"><span class="lineNum">    2655</span>              :                                   ({32{csr_mscause}}   &amp; {28'b0, mscause[3:0]}) |</span>
<span id="L2656"><span class="lineNum">    2656</span>              :                                   ({32{csr_mtval}}     &amp; mtval[31:0]) |</span>
<span id="L2657"><span class="lineNum">    2657</span>              :                                   ({32{csr_mrac}}      &amp; mrac[31:0]) |</span>
<span id="L2658"><span class="lineNum">    2658</span>              :                                   ({32{csr_mdseac}}    &amp; mdseac[31:0]) |</span>
<span id="L2659"><span class="lineNum">    2659</span>              :                                   ({32{csr_meivt}}     &amp; {meivt[31:10], 10'b0}) |</span>
<span id="L2660"><span class="lineNum">    2660</span>              :                                   ({32{csr_meihap}}    &amp; {meivt[31:10], meihap[9:2], 2'b0}) |</span>
<span id="L2661"><span class="lineNum">    2661</span>              :                                   ({32{csr_meicurpl}}  &amp; {28'b0, meicurpl[3:0]}) |</span>
<span id="L2662"><span class="lineNum">    2662</span>              :                                   ({32{csr_meicidpl}}  &amp; {28'b0, meicidpl[3:0]}) |</span>
<span id="L2663"><span class="lineNum">    2663</span>              :                                   ({32{csr_meipt}}     &amp; {28'b0, meipt[3:0]}) |</span>
<span id="L2664"><span class="lineNum">    2664</span>              :                                   ({32{csr_mcgc}}      &amp; {22'b0, mcgc[9:0]}) |</span>
<span id="L2665"><span class="lineNum">    2665</span>              :                                   ({32{csr_mfdc}}      &amp; {13'b0, mfdc[18:0]}) |</span>
<span id="L2666"><span class="lineNum">    2666</span>              :                                   ({32{csr_dcsr}}      &amp; {16'h4000, dcsr[15:2], 2'b11}) |</span>
<span id="L2667"><span class="lineNum">    2667</span>              :                                   ({32{csr_dpc}}       &amp; {dpc[31:1], 1'b0}) |</span>
<span id="L2668"><span class="lineNum">    2668</span>              :                                   ({32{csr_dicad0}}    &amp; dicad0[31:0]) |</span>
<span id="L2669"><span class="lineNum">    2669</span>              :                                   ({32{csr_dicad0h}}   &amp; dicad0h[31:0]) |</span>
<span id="L2670"><span class="lineNum">    2670</span>              :                                   ({32{csr_dicad1}}    &amp; dicad1[31:0]) |</span>
<span id="L2671"><span class="lineNum">    2671</span>              :                                   ({32{csr_dicawics}}  &amp; {7'b0, dicawics[16], 2'b0, dicawics[15:14], 3'b0, dicawics[13:0], 3'b0}) |</span>
<span id="L2672"><span class="lineNum">    2672</span>              :                                   ({32{csr_mtsel}}     &amp; {30'b0, mtsel[1:0]}) |</span>
<span id="L2673"><span class="lineNum">    2673</span>              :                                   ({32{csr_mtdata1}}   &amp; {mtdata1_tsel_out[31:0]}) |</span>
<span id="L2674"><span class="lineNum">    2674</span>              :                                   ({32{csr_mtdata2}}   &amp; {mtdata2_tsel_out[31:0]}) |</span>
<span id="L2675"><span class="lineNum">    2675</span>              :                                   ({32{csr_micect}}    &amp; {micect[31:0]}) |</span>
<span id="L2676"><span class="lineNum">    2676</span>              :                                   ({32{csr_miccmect}}  &amp; {miccmect[31:0]}) |</span>
<span id="L2677"><span class="lineNum">    2677</span>              :                                   ({32{csr_mdccmect}}  &amp; {mdccmect[31:0]}) |</span>
<span id="L2678"><span class="lineNum">    2678</span>              :                                   ({32{csr_mhpmc3}}    &amp; mhpmc3[31:0]) |</span>
<span id="L2679"><span class="lineNum">    2679</span>              :                                   ({32{csr_mhpmc4}}    &amp; mhpmc4[31:0]) |</span>
<span id="L2680"><span class="lineNum">    2680</span>              :                                   ({32{csr_mhpmc5}}    &amp; mhpmc5[31:0]) |</span>
<span id="L2681"><span class="lineNum">    2681</span>              :                                   ({32{csr_mhpmc6}}    &amp; mhpmc6[31:0]) |</span>
<span id="L2682"><span class="lineNum">    2682</span>              :                                   ({32{csr_mhpmc3h}}   &amp; mhpmc3h[31:0]) |</span>
<span id="L2683"><span class="lineNum">    2683</span>              :                                   ({32{csr_mhpmc4h}}   &amp; mhpmc4h[31:0]) |</span>
<span id="L2684"><span class="lineNum">    2684</span>              :                                   ({32{csr_mhpmc5h}}   &amp; mhpmc5h[31:0]) |</span>
<span id="L2685"><span class="lineNum">    2685</span>              :                                   ({32{csr_mhpmc6h}}   &amp; mhpmc6h[31:0]) |</span>
<span id="L2686"><span class="lineNum">    2686</span>              :                                   ({32{csr_mfdht}}     &amp; {26'b0, mfdht[5:0]}) |</span>
<span id="L2687"><span class="lineNum">    2687</span>              :                                   ({32{csr_mfdhs}}     &amp; {30'b0, mfdhs[1:0]}) |</span>
<span id="L2688"><span class="lineNum">    2688</span>              :                                   ({32{csr_mhpme3}}    &amp; {22'b0,mhpme3[9:0]}) |</span>
<span id="L2689"><span class="lineNum">    2689</span>              :                                   ({32{csr_mhpme4}}    &amp; {22'b0,mhpme4[9:0]}) |</span>
<span id="L2690"><span class="lineNum">    2690</span>              :                                   ({32{csr_mhpme5}}    &amp; {22'b0,mhpme5[9:0]}) |</span>
<span id="L2691"><span class="lineNum">    2691</span>              :                                   ({32{csr_mhpme6}}    &amp; {22'b0,mhpme6[9:0]}) |</span>
<span id="L2692"><span class="lineNum">    2692</span>              : `ifdef RV_USER_MODE</span>
<span id="L2693"><span class="lineNum">    2693</span>              :                                   ({32{csr_menvcfg}}   &amp; 32'd0) |</span>
<span id="L2694"><span class="lineNum">    2694</span>              :                                   ({32{csr_menvcfgh}}  &amp; 32'd0) |</span>
<span id="L2695"><span class="lineNum">    2695</span>              :                                   ({32{csr_mcounteren}}    &amp; {25'b0, mcounteren[5:1], 1'b0, mcounteren[0]}) |</span>
<span id="L2696"><span class="lineNum">    2696</span>              :                                   ({32{csr_cyclel}}    &amp; mcyclel[31:0]) |</span>
<span id="L2697"><span class="lineNum">    2697</span>              :                                   ({32{csr_cycleh}}    &amp; mcycleh_inc[31:0]) |</span>
<span id="L2698"><span class="lineNum">    2698</span>              :                                   ({32{csr_instretl}}  &amp; minstretl_read[31:0]) |</span>
<span id="L2699"><span class="lineNum">    2699</span>              :                                   ({32{csr_instreth}}  &amp; minstreth_read[31:0]) |</span>
<span id="L2700"><span class="lineNum">    2700</span>              :                                   ({32{csr_hpmc3}}     &amp; mhpmc3[31:0]) |</span>
<span id="L2701"><span class="lineNum">    2701</span>              :                                   ({32{csr_hpmc4}}     &amp; mhpmc4[31:0]) |</span>
<span id="L2702"><span class="lineNum">    2702</span>              :                                   ({32{csr_hpmc5}}     &amp; mhpmc5[31:0]) |</span>
<span id="L2703"><span class="lineNum">    2703</span>              :                                   ({32{csr_hpmc6}}     &amp; mhpmc6[31:0]) |</span>
<span id="L2704"><span class="lineNum">    2704</span>              :                                   ({32{csr_hpmc3h}}    &amp; mhpmc3h[31:0]) |</span>
<span id="L2705"><span class="lineNum">    2705</span>              :                                   ({32{csr_hpmc4h}}    &amp; mhpmc4h[31:0]) |</span>
<span id="L2706"><span class="lineNum">    2706</span>              :                                   ({32{csr_hpmc5h}}    &amp; mhpmc5h[31:0]) |</span>
<span id="L2707"><span class="lineNum">    2707</span>              :                                   ({32{csr_hpmc6h}}    &amp; mhpmc6h[31:0]) |</span>
<span id="L2708"><span class="lineNum">    2708</span>              :                                   ({32{csr_mseccfgl}}  &amp; {29'd0, mseccfg}) |</span>
<span id="L2709"><span class="lineNum">    2709</span>              :                                   ({32{csr_mseccfgh}}  &amp; 32'd0) | // All bits are WPRI</span>
<span id="L2710"><span class="lineNum">    2710</span>              : `endif</span>
<span id="L2711"><span class="lineNum">    2711</span>              :                                   ({32{csr_mcountinhibit}} &amp; {25'b0, mcountinhibit[6:0]}) |</span>
<span id="L2712"><span class="lineNum">    2712</span>              :                                   ({32{csr_mpmc}}      &amp; {30'b0, mpmc[1], 1'b0}) |</span>
<span id="L2713"><span class="lineNum">    2713</span>              :                                   ({32{dec_timer_read_d}} &amp; dec_timer_rddata_d[31:0]) |</span>
<span id="L2714"><span class="lineNum">    2714</span>              :                                   ({32{dec_pmp_read_d}} &amp; dec_pmp_rddata_d[31:0])</span>
<span id="L2715"><span class="lineNum">    2715</span>              :                                   );</span>
<span id="L2716"><span class="lineNum">    2716</span>              : </span>
<span id="L2717"><span class="lineNum">    2717</span>              : </span>
<span id="L2718"><span class="lineNum">    2718</span>              : </span>
<span id="L2719"><span class="lineNum">    2719</span>              : endmodule // el2_dec_tlu_ctl</span>
<span id="L2720"><span class="lineNum">    2720</span>              : </span>
<span id="L2721"><span class="lineNum">    2721</span>              : module el2_dec_timer_ctl</span>
<span id="L2722"><span class="lineNum">    2722</span>              : import el2_pkg::*;</span>
<span id="L2723"><span class="lineNum">    2723</span>              : #(</span>
<span id="L2724"><span class="lineNum">    2724</span>              : `include "el2_param.vh"</span>
<span id="L2725"><span class="lineNum">    2725</span>              :  )</span>
<span id="L2726"><span class="lineNum">    2726</span>              :   (</span>
<span id="L2727"><span class="lineNum">    2727</span> <span class="tlaGNC tlaBgGNC">       90550 :    input logic clk,</span></span>
<span id="L2728"><span class="lineNum">    2728</span> <span class="tlaGNC">       90550 :    input logic free_l2clk,</span></span>
<span id="L2729"><span class="lineNum">    2729</span> <span class="tlaGNC">       90550 :    input logic csr_wr_clk,</span></span>
<span id="L2730"><span class="lineNum">    2730</span> <span class="tlaGNC">           2 :    input logic rst_l,</span></span>
<span id="L2731"><span class="lineNum">    2731</span> <span class="tlaGNC">           8 :    input logic        dec_csr_wen_r_mod,      // csr write enable at wb</span></span>
<span id="L2732"><span class="lineNum">    2732</span> <span class="tlaGNC">           4 :    input logic [11:0] dec_csr_wraddr_r,      // write address for csr</span></span>
<span id="L2733"><span class="lineNum">    2733</span> <span class="tlaUNC tlaBgUNC">           0 :    input logic [31:0] dec_csr_wrdata_r,   // csr write data at wb</span></span>
<span id="L2734"><span class="lineNum">    2734</span>              : </span>
<span id="L2735"><span class="lineNum">    2735</span> <span class="tlaUNC">           0 :    input logic csr_mitctl0,</span></span>
<span id="L2736"><span class="lineNum">    2736</span> <span class="tlaUNC">           0 :    input logic csr_mitctl1,</span></span>
<span id="L2737"><span class="lineNum">    2737</span> <span class="tlaUNC">           0 :    input logic csr_mitb0,</span></span>
<span id="L2738"><span class="lineNum">    2738</span> <span class="tlaUNC">           0 :    input logic csr_mitb1,</span></span>
<span id="L2739"><span class="lineNum">    2739</span> <span class="tlaUNC">           0 :    input logic csr_mitcnt0,</span></span>
<span id="L2740"><span class="lineNum">    2740</span> <span class="tlaUNC">           0 :    input logic csr_mitcnt1,</span></span>
<span id="L2741"><span class="lineNum">    2741</span>              : </span>
<span id="L2742"><span class="lineNum">    2742</span>              : </span>
<span id="L2743"><span class="lineNum">    2743</span> <span class="tlaUNC">           0 :    input logic dec_pause_state, // Paused</span></span>
<span id="L2744"><span class="lineNum">    2744</span> <span class="tlaUNC">           0 :    input logic dec_tlu_pmu_fw_halted, // pmu/fw halted</span></span>
<span id="L2745"><span class="lineNum">    2745</span> <span class="tlaUNC">           0 :    input logic internal_dbg_halt_timers, // debug halted</span></span>
<span id="L2746"><span class="lineNum">    2746</span>              : </span>
<span id="L2747"><span class="lineNum">    2747</span> <span class="tlaUNC">           0 :    output logic [31:0] dec_timer_rddata_d, // timer CSR read data</span></span>
<span id="L2748"><span class="lineNum">    2748</span> <span class="tlaUNC">           0 :    output logic        dec_timer_read_d, // timer CSR address match</span></span>
<span id="L2749"><span class="lineNum">    2749</span> <span class="tlaUNC">           0 :    output logic        dec_timer_t0_pulse, // timer0 int</span></span>
<span id="L2750"><span class="lineNum">    2750</span> <span class="tlaUNC">           0 :    output logic        dec_timer_t1_pulse, // timer1 int</span></span>
<span id="L2751"><span class="lineNum">    2751</span>              : </span>
<span id="L2752"><span class="lineNum">    2752</span> <span class="tlaUNC">           0 :    input  logic        scan_mode</span></span>
<span id="L2753"><span class="lineNum">    2753</span>              :    );</span>
<span id="L2754"><span class="lineNum">    2754</span>              :    localparam MITCTL_ENABLE             = 0;</span>
<span id="L2755"><span class="lineNum">    2755</span>              :    localparam MITCTL_ENABLE_HALTED      = 1;</span>
<span id="L2756"><span class="lineNum">    2756</span>              :    localparam MITCTL_ENABLE_PAUSED      = 2;</span>
<span id="L2757"><span class="lineNum">    2757</span>              : </span>
<span id="L2758"><span class="lineNum">    2758</span> <span class="tlaGNC tlaBgGNC">          88 :    logic [31:0] mitcnt0_ns, mitcnt0, mitcnt1_ns, mitcnt1, mitb0, mitb1, mitb0_b, mitb1_b, mitcnt0_inc, mitcnt1_inc;</span></span>
<span id="L2759"><span class="lineNum">    2759</span> <span class="tlaUNC tlaBgUNC">           0 :    logic [2:0] mitctl0_ns, mitctl0;</span></span>
<span id="L2760"><span class="lineNum">    2760</span> <span class="tlaUNC">           0 :    logic [3:0] mitctl1_ns, mitctl1;</span></span>
<span id="L2761"><span class="lineNum">    2761</span> <span class="tlaUNC">           0 :    logic wr_mitcnt0_r, wr_mitcnt1_r, wr_mitb0_r, wr_mitb1_r, wr_mitctl0_r, wr_mitctl1_r;</span></span>
<span id="L2762"><span class="lineNum">    2762</span> <span class="tlaGNC tlaBgGNC">           2 :    logic mitcnt0_inc_ok, mitcnt1_inc_ok;</span></span>
<span id="L2763"><span class="lineNum">    2763</span> <span class="tlaGNC">         352 :    logic mitcnt0_inc_cout, mitcnt1_inc_cout;</span></span>
<span id="L2764"><span class="lineNum">    2764</span> <span class="tlaUNC tlaBgUNC">           0 :  logic mit0_match_ns;</span></span>
<span id="L2765"><span class="lineNum">    2765</span> <span class="tlaUNC">           0 :  logic mit1_match_ns;</span></span>
<span id="L2766"><span class="lineNum">    2766</span> <span class="tlaUNC">           0 :  logic mitctl0_0_b_ns;</span></span>
<span id="L2767"><span class="lineNum">    2767</span> <span class="tlaUNC">           0 :  logic mitctl0_0_b;</span></span>
<span id="L2768"><span class="lineNum">    2768</span> <span class="tlaUNC">           0 :  logic mitctl1_0_b_ns;</span></span>
<span id="L2769"><span class="lineNum">    2769</span> <span class="tlaUNC">           0 :  logic mitctl1_0_b;</span></span>
<span id="L2770"><span class="lineNum">    2770</span>              : </span>
<span id="L2771"><span class="lineNum">    2771</span>              :    assign mit0_match_ns = (mitcnt0[31:0] &gt;= mitb0[31:0]);</span>
<span id="L2772"><span class="lineNum">    2772</span>              :    assign mit1_match_ns = (mitcnt1[31:0] &gt;= mitb1[31:0]);</span>
<span id="L2773"><span class="lineNum">    2773</span>              : </span>
<span id="L2774"><span class="lineNum">    2774</span>              :    assign dec_timer_t0_pulse = mit0_match_ns;</span>
<span id="L2775"><span class="lineNum">    2775</span>              :    assign dec_timer_t1_pulse = mit1_match_ns;</span>
<span id="L2776"><span class="lineNum">    2776</span>              :    // ----------------------------------------------------------------------</span>
<span id="L2777"><span class="lineNum">    2777</span>              :    // MITCNT0 (RW)</span>
<span id="L2778"><span class="lineNum">    2778</span>              :    // [31:0] : Internal Timer Counter 0</span>
<span id="L2779"><span class="lineNum">    2779</span>              : </span>
<span id="L2780"><span class="lineNum">    2780</span>              :    localparam MITCNT0       = 12'h7d2;</span>
<span id="L2781"><span class="lineNum">    2781</span>              : </span>
<span id="L2782"><span class="lineNum">    2782</span>              :    assign wr_mitcnt0_r = dec_csr_wen_r_mod &amp; (dec_csr_wraddr_r[11:0] == MITCNT0);</span>
<span id="L2783"><span class="lineNum">    2783</span>              : </span>
<span id="L2784"><span class="lineNum">    2784</span>              :    assign mitcnt0_inc_ok = mitctl0[MITCTL_ENABLE] &amp; (~dec_pause_state | mitctl0[MITCTL_ENABLE_PAUSED]) &amp; (~dec_tlu_pmu_fw_halted | mitctl0[MITCTL_ENABLE_HALTED]) &amp; ~internal_dbg_halt_timers;</span>
<span id="L2785"><span class="lineNum">    2785</span>              : </span>
<span id="L2786"><span class="lineNum">    2786</span>              :    assign {mitcnt0_inc_cout, mitcnt0_inc[7:0]} = mitcnt0[7:0] + {7'b0, 1'b1};</span>
<span id="L2787"><span class="lineNum">    2787</span>              :    assign mitcnt0_inc[31:8] = mitcnt0[31:8] + {23'b0, mitcnt0_inc_cout};</span>
<span id="L2788"><span class="lineNum">    2788</span>              : </span>
<span id="L2789"><span class="lineNum">    2789</span>              :    assign mitcnt0_ns[31:0]  = wr_mitcnt0_r ? dec_csr_wrdata_r[31:0] : mit0_match_ns ? 'b0 : mitcnt0_inc[31:0];</span>
<span id="L2790"><span class="lineNum">    2790</span>              : </span>
<span id="L2791"><span class="lineNum">    2791</span>              :    rvdffe #(24) mitcnt0_ffb      (.*, .clk(free_l2clk), .en(wr_mitcnt0_r | (mitcnt0_inc_ok &amp; mitcnt0_inc_cout) | mit0_match_ns), .din(mitcnt0_ns[31:8]), .dout(mitcnt0[31:8]));</span>
<span id="L2792"><span class="lineNum">    2792</span>              :    rvdffe #(8)  mitcnt0_ffa      (.*, .clk(free_l2clk), .en(wr_mitcnt0_r | mitcnt0_inc_ok | mit0_match_ns),                       .din(mitcnt0_ns[7:0]), .dout(mitcnt0[7:0]));</span>
<span id="L2793"><span class="lineNum">    2793</span>              : </span>
<span id="L2794"><span class="lineNum">    2794</span>              :    // ----------------------------------------------------------------------</span>
<span id="L2795"><span class="lineNum">    2795</span>              :    // MITCNT1 (RW)</span>
<span id="L2796"><span class="lineNum">    2796</span>              :    // [31:0] : Internal Timer Counter 0</span>
<span id="L2797"><span class="lineNum">    2797</span>              : </span>
<span id="L2798"><span class="lineNum">    2798</span>              :    localparam MITCNT1       = 12'h7d5;</span>
<span id="L2799"><span class="lineNum">    2799</span>              : </span>
<span id="L2800"><span class="lineNum">    2800</span>              :    assign wr_mitcnt1_r = dec_csr_wen_r_mod &amp; (dec_csr_wraddr_r[11:0] == MITCNT1);</span>
<span id="L2801"><span class="lineNum">    2801</span>              : </span>
<span id="L2802"><span class="lineNum">    2802</span>              :    assign mitcnt1_inc_ok = mitctl1[MITCTL_ENABLE] &amp;</span>
<span id="L2803"><span class="lineNum">    2803</span>              :                            (~dec_pause_state | mitctl1[MITCTL_ENABLE_PAUSED]) &amp;</span>
<span id="L2804"><span class="lineNum">    2804</span>              :                            (~dec_tlu_pmu_fw_halted | mitctl1[MITCTL_ENABLE_HALTED]) &amp;</span>
<span id="L2805"><span class="lineNum">    2805</span>              :                            ~internal_dbg_halt_timers &amp;</span>
<span id="L2806"><span class="lineNum">    2806</span>              :                            (~mitctl1[3] | mit0_match_ns);</span>
<span id="L2807"><span class="lineNum">    2807</span>              : </span>
<span id="L2808"><span class="lineNum">    2808</span>              :    // only inc MITCNT1 if not cascaded with 0, or if 0 overflows</span>
<span id="L2809"><span class="lineNum">    2809</span>              :    assign {mitcnt1_inc_cout, mitcnt1_inc[7:0]} = mitcnt1[7:0] + {7'b0, 1'b1};</span>
<span id="L2810"><span class="lineNum">    2810</span>              :    assign mitcnt1_inc[31:8] = mitcnt1[31:8] + {23'b0, mitcnt1_inc_cout};</span>
<span id="L2811"><span class="lineNum">    2811</span>              : </span>
<span id="L2812"><span class="lineNum">    2812</span>              :    assign mitcnt1_ns[31:0]  = wr_mitcnt1_r ? dec_csr_wrdata_r[31:0] : mit1_match_ns ? 'b0 : mitcnt1_inc[31:0];</span>
<span id="L2813"><span class="lineNum">    2813</span>              : </span>
<span id="L2814"><span class="lineNum">    2814</span>              :    rvdffe #(24) mitcnt1_ffb      (.*, .clk(free_l2clk), .en(wr_mitcnt1_r | (mitcnt1_inc_ok &amp; mitcnt1_inc_cout) | mit1_match_ns), .din(mitcnt1_ns[31:8]), .dout(mitcnt1[31:8]));</span>
<span id="L2815"><span class="lineNum">    2815</span>              :    rvdffe #(8)  mitcnt1_ffa      (.*, .clk(free_l2clk), .en(wr_mitcnt1_r | mitcnt1_inc_ok | mit1_match_ns),                       .din(mitcnt1_ns[7:0]), .dout(mitcnt1[7:0]));</span>
<span id="L2816"><span class="lineNum">    2816</span>              : </span>
<span id="L2817"><span class="lineNum">    2817</span>              : </span>
<span id="L2818"><span class="lineNum">    2818</span>              :    // ----------------------------------------------------------------------</span>
<span id="L2819"><span class="lineNum">    2819</span>              :    // MITB0 (RW)</span>
<span id="L2820"><span class="lineNum">    2820</span>              :    // [31:0] : Internal Timer Bound 0</span>
<span id="L2821"><span class="lineNum">    2821</span>              : </span>
<span id="L2822"><span class="lineNum">    2822</span>              :    localparam MITB0         = 12'h7d3;</span>
<span id="L2823"><span class="lineNum">    2823</span>              : </span>
<span id="L2824"><span class="lineNum">    2824</span>              :    assign wr_mitb0_r = dec_csr_wen_r_mod &amp; (dec_csr_wraddr_r[11:0] == MITB0);</span>
<span id="L2825"><span class="lineNum">    2825</span>              : </span>
<span id="L2826"><span class="lineNum">    2826</span>              :    rvdffe #(32) mitb0_ff      (.*, .en(wr_mitb0_r), .din(~dec_csr_wrdata_r[31:0]), .dout(mitb0_b[31:0]));</span>
<span id="L2827"><span class="lineNum">    2827</span>              :    assign mitb0[31:0] = ~mitb0_b[31:0];</span>
<span id="L2828"><span class="lineNum">    2828</span>              : </span>
<span id="L2829"><span class="lineNum">    2829</span>              :    // ----------------------------------------------------------------------</span>
<span id="L2830"><span class="lineNum">    2830</span>              :    // MITB1 (RW)</span>
<span id="L2831"><span class="lineNum">    2831</span>              :    // [31:0] : Internal Timer Bound 1</span>
<span id="L2832"><span class="lineNum">    2832</span>              : </span>
<span id="L2833"><span class="lineNum">    2833</span>              :    localparam MITB1         = 12'h7d6;</span>
<span id="L2834"><span class="lineNum">    2834</span>              : </span>
<span id="L2835"><span class="lineNum">    2835</span>              :    assign wr_mitb1_r = dec_csr_wen_r_mod &amp; (dec_csr_wraddr_r[11:0] == MITB1);</span>
<span id="L2836"><span class="lineNum">    2836</span>              : </span>
<span id="L2837"><span class="lineNum">    2837</span>              :    rvdffe #(32) mitb1_ff      (.*, .en(wr_mitb1_r), .din(~dec_csr_wrdata_r[31:0]), .dout(mitb1_b[31:0]));</span>
<span id="L2838"><span class="lineNum">    2838</span>              :    assign mitb1[31:0] = ~mitb1_b[31:0];</span>
<span id="L2839"><span class="lineNum">    2839</span>              : </span>
<span id="L2840"><span class="lineNum">    2840</span>              :    // ----------------------------------------------------------------------</span>
<span id="L2841"><span class="lineNum">    2841</span>              :    // MITCTL0 (RW) Internal Timer Ctl 0</span>
<span id="L2842"><span class="lineNum">    2842</span>              :    // [31:3] : Reserved, reads 0x0</span>
<span id="L2843"><span class="lineNum">    2843</span>              :    // [2]    : Enable while PAUSEd</span>
<span id="L2844"><span class="lineNum">    2844</span>              :    // [1]    : Enable while HALTed</span>
<span id="L2845"><span class="lineNum">    2845</span>              :    // [0]    : Enable (resets to 0x1)</span>
<span id="L2846"><span class="lineNum">    2846</span>              : </span>
<span id="L2847"><span class="lineNum">    2847</span>              :    localparam MITCTL0       = 12'h7d4;</span>
<span id="L2848"><span class="lineNum">    2848</span>              : </span>
<span id="L2849"><span class="lineNum">    2849</span>              :    assign wr_mitctl0_r = dec_csr_wen_r_mod &amp; (dec_csr_wraddr_r[11:0] == MITCTL0);</span>
<span id="L2850"><span class="lineNum">    2850</span>              :    assign mitctl0_ns[2:0] = wr_mitctl0_r ? {dec_csr_wrdata_r[2:0]} : {mitctl0[2:0]};</span>
<span id="L2851"><span class="lineNum">    2851</span>              : </span>
<span id="L2852"><span class="lineNum">    2852</span>              :    assign mitctl0_0_b_ns = ~mitctl0_ns[0];</span>
<span id="L2853"><span class="lineNum">    2853</span>              :    rvdffs #(3) mitctl0_ff      (.*, .clk(csr_wr_clk), .en(wr_mitctl0_r), .din({mitctl0_ns[2:1], mitctl0_0_b_ns}), .dout({mitctl0[2:1], mitctl0_0_b}));</span>
<span id="L2854"><span class="lineNum">    2854</span>              :    assign mitctl0[0] = ~mitctl0_0_b;</span>
<span id="L2855"><span class="lineNum">    2855</span>              : </span>
<span id="L2856"><span class="lineNum">    2856</span>              :    // ----------------------------------------------------------------------</span>
<span id="L2857"><span class="lineNum">    2857</span>              :    // MITCTL1 (RW) Internal Timer Ctl 1</span>
<span id="L2858"><span class="lineNum">    2858</span>              :    // [31:4] : Reserved, reads 0x0</span>
<span id="L2859"><span class="lineNum">    2859</span>              :    // [3]    : Cascade</span>
<span id="L2860"><span class="lineNum">    2860</span>              :    // [2]    : Enable while PAUSEd</span>
<span id="L2861"><span class="lineNum">    2861</span>              :    // [1]    : Enable while HALTed</span>
<span id="L2862"><span class="lineNum">    2862</span>              :    // [0]    : Enable (resets to 0x1)</span>
<span id="L2863"><span class="lineNum">    2863</span>              : </span>
<span id="L2864"><span class="lineNum">    2864</span>              :    localparam MITCTL1       = 12'h7d7;</span>
<span id="L2865"><span class="lineNum">    2865</span>              : </span>
<span id="L2866"><span class="lineNum">    2866</span>              :    assign wr_mitctl1_r = dec_csr_wen_r_mod &amp; (dec_csr_wraddr_r[11:0] == MITCTL1);</span>
<span id="L2867"><span class="lineNum">    2867</span>              :    assign mitctl1_ns[3:0] = wr_mitctl1_r ? {dec_csr_wrdata_r[3:0]} : {mitctl1[3:0]};</span>
<span id="L2868"><span class="lineNum">    2868</span>              : </span>
<span id="L2869"><span class="lineNum">    2869</span>              :    assign mitctl1_0_b_ns = ~mitctl1_ns[0];</span>
<span id="L2870"><span class="lineNum">    2870</span>              :    rvdffs #(4) mitctl1_ff      (.*, .clk(csr_wr_clk), .en(wr_mitctl1_r), .din({mitctl1_ns[3:1], mitctl1_0_b_ns}), .dout({mitctl1[3:1], mitctl1_0_b}));</span>
<span id="L2871"><span class="lineNum">    2871</span>              :    assign mitctl1[0] = ~mitctl1_0_b;</span>
<span id="L2872"><span class="lineNum">    2872</span>              :    assign dec_timer_read_d = csr_mitcnt1 | csr_mitcnt0 | csr_mitb1 | csr_mitb0 | csr_mitctl0 | csr_mitctl1;</span>
<span id="L2873"><span class="lineNum">    2873</span>              :    assign dec_timer_rddata_d[31:0] = ( ({32{csr_mitcnt0}}      &amp; mitcnt0[31:0]) |</span>
<span id="L2874"><span class="lineNum">    2874</span>              :                                        ({32{csr_mitcnt1}}      &amp; mitcnt1[31:0]) |</span>
<span id="L2875"><span class="lineNum">    2875</span>              :                                        ({32{csr_mitb0}}        &amp; mitb0[31:0]) |</span>
<span id="L2876"><span class="lineNum">    2876</span>              :                                        ({32{csr_mitb1}}        &amp; mitb1[31:0]) |</span>
<span id="L2877"><span class="lineNum">    2877</span>              :                                        ({32{csr_mitctl0}}      &amp; {29'b0, mitctl0[2:0]}) |</span>
<span id="L2878"><span class="lineNum">    2878</span>              :                                        ({32{csr_mitctl1}}      &amp; {28'b0, mitctl1[3:0]})</span>
<span id="L2879"><span class="lineNum">    2879</span>              :                                        );</span>
<span id="L2880"><span class="lineNum">    2880</span>              : </span>
<span id="L2881"><span class="lineNum">    2881</span>              : </span>
<span id="L2882"><span class="lineNum">    2882</span>              : endmodule // dec_timer_ctl</span>
        </pre>
</td>
</tr>
</table>

</body>
</html>
