<stg><name>Read_Loop_proc_Pipeline_Read_Loop</name>


<trans_list>

<trans id="81" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="78" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="9" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_14, void @empty_1, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_3, void @empty_1, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:3 %add_ln41_i_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %add_ln41_i

]]></Node>
<StgValue><ssdm name="add_ln41_i_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:4 %add_ln41_1_i_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %add_ln41_1_i

]]></Node>
<StgValue><ssdm name="add_ln41_1_i_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i9 0, i9 %j

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:6 %br_ln0 = br void %for.cond1.i.i.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
for.cond1.i.i.i.i.i:0 %j_2 = load i9 %j

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
for.cond1.i.i.i.i.i:1 %gmem1_addr = getelementptr i8 %gmem1, i64 %add_ln41_1_i_read

]]></Node>
<StgValue><ssdm name="gmem1_addr"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
for.cond1.i.i.i.i.i:2 %gmem0_addr = getelementptr i8 %gmem0, i64 %add_ln41_i_read

]]></Node>
<StgValue><ssdm name="gmem0_addr"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.cond1.i.i.i.i.i:3 %icmp_ln47 = icmp_eq  i9 %j_2, i9 256

]]></Node>
<StgValue><ssdm name="icmp_ln47"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.cond1.i.i.i.i.i:4 %add_ln47 = add i9 %j_2, i9 1

]]></Node>
<StgValue><ssdm name="add_ln47"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.cond1.i.i.i.i.i:5 %br_ln47 = br i1 %icmp_ln47, void %for.inc.i.i.i.i.i, void %Read_Loop_proc.exit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln47"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="5" op_0_bw="5" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i.i.i.i.i:4 %lshr_ln_i = partselect i5 @_ssdm_op_PartSelect.i5.i9.i32.i32, i9 %j_2, i32 3, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln_i"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="3" op_0_bw="9">
<![CDATA[
for.inc.i.i.i.i.i:15 %trunc_ln50 = trunc i9 %j_2

]]></Node>
<StgValue><ssdm name="trunc_ln50"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
for.inc.i.i.i.i.i:16 %switch_ln50 = switch i3 %trunc_ln50, void %arrayidx13.case.7.i.i.i.i.i, i3 0, void %arrayidx13.case.0.i.i.i.i.i, i3 1, void %arrayidx13.case.1.i.i.i.i.i, i3 2, void %arrayidx13.case.2.i.i.i.i.i, i3 3, void %arrayidx13.case.3.i.i.i.i.i, i3 4, void %arrayidx13.case.4.i.i.i.i.i, i3 5, void %arrayidx13.case.5.i.i.i.i.i, i3 6, void %arrayidx13.case.6.i.i.i.i.i

]]></Node>
<StgValue><ssdm name="switch_ln50"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx13.exit.i.i.i.i.i:0 %store_ln47 = store i9 %add_ln47, i9 %j

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0">
<![CDATA[
arrayidx13.exit.i.i.i.i.i:1 %br_ln47 = br void %for.cond1.i.i.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln47"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="24" st_id="2" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.i.i.i.i.i:3 %gmem0_addr_read = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem0_addr

]]></Node>
<StgValue><ssdm name="gmem0_addr_read"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.i.i.i.i.i:14 %gmem1_addr_read = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem1_addr

]]></Node>
<StgValue><ssdm name="gmem1_addr_read"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0">
<![CDATA[
Read_Loop_proc.exit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.i.i.i.i.i:0 %specpipeline_ln48 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln48"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i.i.i.i.i:1 %speclooptripcount_ln49 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln49"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i.i.i.i.i:2 %specloopname_ln50 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13

]]></Node>
<StgValue><ssdm name="specloopname_ln50"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="5">
<![CDATA[
for.inc.i.i.i.i.i:5 %zext_ln50 = zext i5 %lshr_ln_i

]]></Node>
<StgValue><ssdm name="zext_ln50"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i.i.i.i.i:6 %image_diff_posterize_rowA_0_addr = getelementptr i8 %image_diff_posterize_rowA_0, i64 0, i64 %zext_ln50

]]></Node>
<StgValue><ssdm name="image_diff_posterize_rowA_0_addr"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i.i.i.i.i:7 %image_diff_posterize_rowA_1_addr = getelementptr i8 %image_diff_posterize_rowA_1, i64 0, i64 %zext_ln50

]]></Node>
<StgValue><ssdm name="image_diff_posterize_rowA_1_addr"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i.i.i.i.i:8 %image_diff_posterize_rowA_2_addr = getelementptr i8 %image_diff_posterize_rowA_2, i64 0, i64 %zext_ln50

]]></Node>
<StgValue><ssdm name="image_diff_posterize_rowA_2_addr"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i.i.i.i.i:9 %image_diff_posterize_rowA_3_addr = getelementptr i8 %image_diff_posterize_rowA_3, i64 0, i64 %zext_ln50

]]></Node>
<StgValue><ssdm name="image_diff_posterize_rowA_3_addr"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i.i.i.i.i:10 %image_diff_posterize_rowA_4_addr = getelementptr i8 %image_diff_posterize_rowA_4, i64 0, i64 %zext_ln50

]]></Node>
<StgValue><ssdm name="image_diff_posterize_rowA_4_addr"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i.i.i.i.i:11 %image_diff_posterize_rowA_5_addr = getelementptr i8 %image_diff_posterize_rowA_5, i64 0, i64 %zext_ln50

]]></Node>
<StgValue><ssdm name="image_diff_posterize_rowA_5_addr"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i.i.i.i.i:12 %image_diff_posterize_rowA_6_addr = getelementptr i8 %image_diff_posterize_rowA_6, i64 0, i64 %zext_ln50

]]></Node>
<StgValue><ssdm name="image_diff_posterize_rowA_6_addr"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i.i.i.i.i:13 %image_diff_posterize_rowA_7_addr = getelementptr i8 %image_diff_posterize_rowA_7, i64 0, i64 %zext_ln50

]]></Node>
<StgValue><ssdm name="image_diff_posterize_rowA_7_addr"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln50" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
arrayidx13.case.6.i.i.i.i.i:0 %store_ln50 = store i8 %gmem0_addr_read, i5 %image_diff_posterize_rowA_6_addr

]]></Node>
<StgValue><ssdm name="store_ln50"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln50" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx13.case.6.i.i.i.i.i:1 %image_diff_posterize_rowB_6_addr = getelementptr i8 %image_diff_posterize_rowB_6, i64 0, i64 %zext_ln50

]]></Node>
<StgValue><ssdm name="image_diff_posterize_rowB_6_addr"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln50" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
arrayidx13.case.6.i.i.i.i.i:2 %store_ln51 = store i8 %gmem1_addr_read, i5 %image_diff_posterize_rowB_6_addr

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln50" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0">
<![CDATA[
arrayidx13.case.6.i.i.i.i.i:3 %br_ln51 = br void %arrayidx13.exit.i.i.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln50" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
arrayidx13.case.5.i.i.i.i.i:0 %store_ln50 = store i8 %gmem0_addr_read, i5 %image_diff_posterize_rowA_5_addr

]]></Node>
<StgValue><ssdm name="store_ln50"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln50" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx13.case.5.i.i.i.i.i:1 %image_diff_posterize_rowB_5_addr = getelementptr i8 %image_diff_posterize_rowB_5, i64 0, i64 %zext_ln50

]]></Node>
<StgValue><ssdm name="image_diff_posterize_rowB_5_addr"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln50" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
arrayidx13.case.5.i.i.i.i.i:2 %store_ln51 = store i8 %gmem1_addr_read, i5 %image_diff_posterize_rowB_5_addr

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln50" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0">
<![CDATA[
arrayidx13.case.5.i.i.i.i.i:3 %br_ln51 = br void %arrayidx13.exit.i.i.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln50" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
arrayidx13.case.4.i.i.i.i.i:0 %store_ln50 = store i8 %gmem0_addr_read, i5 %image_diff_posterize_rowA_4_addr

]]></Node>
<StgValue><ssdm name="store_ln50"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln50" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx13.case.4.i.i.i.i.i:1 %image_diff_posterize_rowB_4_addr = getelementptr i8 %image_diff_posterize_rowB_4, i64 0, i64 %zext_ln50

]]></Node>
<StgValue><ssdm name="image_diff_posterize_rowB_4_addr"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln50" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
arrayidx13.case.4.i.i.i.i.i:2 %store_ln51 = store i8 %gmem1_addr_read, i5 %image_diff_posterize_rowB_4_addr

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln50" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0">
<![CDATA[
arrayidx13.case.4.i.i.i.i.i:3 %br_ln51 = br void %arrayidx13.exit.i.i.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln50" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
arrayidx13.case.3.i.i.i.i.i:0 %store_ln50 = store i8 %gmem0_addr_read, i5 %image_diff_posterize_rowA_3_addr

]]></Node>
<StgValue><ssdm name="store_ln50"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln50" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx13.case.3.i.i.i.i.i:1 %image_diff_posterize_rowB_3_addr = getelementptr i8 %image_diff_posterize_rowB_3, i64 0, i64 %zext_ln50

]]></Node>
<StgValue><ssdm name="image_diff_posterize_rowB_3_addr"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln50" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
arrayidx13.case.3.i.i.i.i.i:2 %store_ln51 = store i8 %gmem1_addr_read, i5 %image_diff_posterize_rowB_3_addr

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln50" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0">
<![CDATA[
arrayidx13.case.3.i.i.i.i.i:3 %br_ln51 = br void %arrayidx13.exit.i.i.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln50" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
arrayidx13.case.2.i.i.i.i.i:0 %store_ln50 = store i8 %gmem0_addr_read, i5 %image_diff_posterize_rowA_2_addr

]]></Node>
<StgValue><ssdm name="store_ln50"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln50" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx13.case.2.i.i.i.i.i:1 %image_diff_posterize_rowB_2_addr = getelementptr i8 %image_diff_posterize_rowB_2, i64 0, i64 %zext_ln50

]]></Node>
<StgValue><ssdm name="image_diff_posterize_rowB_2_addr"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln50" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
arrayidx13.case.2.i.i.i.i.i:2 %store_ln51 = store i8 %gmem1_addr_read, i5 %image_diff_posterize_rowB_2_addr

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln50" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0">
<![CDATA[
arrayidx13.case.2.i.i.i.i.i:3 %br_ln51 = br void %arrayidx13.exit.i.i.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
arrayidx13.case.1.i.i.i.i.i:0 %store_ln50 = store i8 %gmem0_addr_read, i5 %image_diff_posterize_rowA_1_addr

]]></Node>
<StgValue><ssdm name="store_ln50"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx13.case.1.i.i.i.i.i:1 %image_diff_posterize_rowB_1_addr = getelementptr i8 %image_diff_posterize_rowB_1, i64 0, i64 %zext_ln50

]]></Node>
<StgValue><ssdm name="image_diff_posterize_rowB_1_addr"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
arrayidx13.case.1.i.i.i.i.i:2 %store_ln51 = store i8 %gmem1_addr_read, i5 %image_diff_posterize_rowB_1_addr

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0">
<![CDATA[
arrayidx13.case.1.i.i.i.i.i:3 %br_ln51 = br void %arrayidx13.exit.i.i.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
arrayidx13.case.0.i.i.i.i.i:0 %store_ln50 = store i8 %gmem0_addr_read, i5 %image_diff_posterize_rowA_0_addr

]]></Node>
<StgValue><ssdm name="store_ln50"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx13.case.0.i.i.i.i.i:1 %image_diff_posterize_rowB_0_addr = getelementptr i8 %image_diff_posterize_rowB_0, i64 0, i64 %zext_ln50

]]></Node>
<StgValue><ssdm name="image_diff_posterize_rowB_0_addr"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
arrayidx13.case.0.i.i.i.i.i:2 %store_ln51 = store i8 %gmem1_addr_read, i5 %image_diff_posterize_rowB_0_addr

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0">
<![CDATA[
arrayidx13.case.0.i.i.i.i.i:3 %br_ln51 = br void %arrayidx13.exit.i.i.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln50" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
arrayidx13.case.7.i.i.i.i.i:0 %store_ln50 = store i8 %gmem0_addr_read, i5 %image_diff_posterize_rowA_7_addr

]]></Node>
<StgValue><ssdm name="store_ln50"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln50" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx13.case.7.i.i.i.i.i:1 %image_diff_posterize_rowB_7_addr = getelementptr i8 %image_diff_posterize_rowB_7, i64 0, i64 %zext_ln50

]]></Node>
<StgValue><ssdm name="image_diff_posterize_rowB_7_addr"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln50" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
arrayidx13.case.7.i.i.i.i.i:2 %store_ln51 = store i8 %gmem1_addr_read, i5 %image_diff_posterize_rowB_7_addr

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln50" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0">
<![CDATA[
arrayidx13.case.7.i.i.i.i.i:3 %br_ln51 = br void %arrayidx13.exit.i.i.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="82" name="gmem1" dir="0" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem1"/></StgValue>
</port>
<port id="83" name="add_ln41_1_i" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="add_ln41_1_i"/></StgValue>
</port>
<port id="84" name="gmem0" dir="0" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem0"/></StgValue>
</port>
<port id="85" name="add_ln41_i" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="add_ln41_i"/></StgValue>
</port>
<port id="86" name="image_diff_posterize_rowA_0" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="image_diff_posterize_rowA_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="87" name="image_diff_posterize_rowB_0" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="image_diff_posterize_rowB_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="88" name="image_diff_posterize_rowA_1" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="image_diff_posterize_rowA_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="89" name="image_diff_posterize_rowB_1" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="image_diff_posterize_rowB_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="90" name="image_diff_posterize_rowA_2" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="image_diff_posterize_rowA_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="91" name="image_diff_posterize_rowB_2" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="image_diff_posterize_rowB_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="92" name="image_diff_posterize_rowA_3" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="image_diff_posterize_rowA_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="93" name="image_diff_posterize_rowB_3" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="image_diff_posterize_rowB_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="94" name="image_diff_posterize_rowA_4" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="image_diff_posterize_rowA_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="95" name="image_diff_posterize_rowB_4" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="image_diff_posterize_rowB_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="96" name="image_diff_posterize_rowA_5" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="image_diff_posterize_rowA_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="97" name="image_diff_posterize_rowB_5" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="image_diff_posterize_rowB_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="98" name="image_diff_posterize_rowA_6" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="image_diff_posterize_rowA_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="99" name="image_diff_posterize_rowB_6" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="image_diff_posterize_rowB_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="100" name="image_diff_posterize_rowA_7" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="image_diff_posterize_rowA_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="101" name="image_diff_posterize_rowB_7" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="image_diff_posterize_rowB_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="103" from="StgValue_102" to="j" fromId="102" toId="6">
</dataflow>
<dataflow id="105" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="104" toId="7">
</dataflow>
<dataflow id="106" from="gmem1" to="specinterface_ln0" fromId="82" toId="7">
</dataflow>
<dataflow id="108" from="empty" to="specinterface_ln0" fromId="107" toId="7">
</dataflow>
<dataflow id="110" from="StgValue_109" to="specinterface_ln0" fromId="109" toId="7">
</dataflow>
<dataflow id="111" from="StgValue_109" to="specinterface_ln0" fromId="109" toId="7">
</dataflow>
<dataflow id="113" from="empty_0" to="specinterface_ln0" fromId="112" toId="7">
</dataflow>
<dataflow id="114" from="StgValue_109" to="specinterface_ln0" fromId="109" toId="7">
</dataflow>
<dataflow id="115" from="StgValue_109" to="specinterface_ln0" fromId="109" toId="7">
</dataflow>
<dataflow id="117" from="empty_14" to="specinterface_ln0" fromId="116" toId="7">
</dataflow>
<dataflow id="119" from="empty_1" to="specinterface_ln0" fromId="118" toId="7">
</dataflow>
<dataflow id="120" from="empty_0" to="specinterface_ln0" fromId="112" toId="7">
</dataflow>
<dataflow id="122" from="StgValue_121" to="specinterface_ln0" fromId="121" toId="7">
</dataflow>
<dataflow id="123" from="StgValue_121" to="specinterface_ln0" fromId="121" toId="7">
</dataflow>
<dataflow id="124" from="StgValue_121" to="specinterface_ln0" fromId="121" toId="7">
</dataflow>
<dataflow id="125" from="StgValue_121" to="specinterface_ln0" fromId="121" toId="7">
</dataflow>
<dataflow id="126" from="empty_0" to="specinterface_ln0" fromId="112" toId="7">
</dataflow>
<dataflow id="127" from="empty_0" to="specinterface_ln0" fromId="112" toId="7">
</dataflow>
<dataflow id="129" from="StgValue_128" to="specinterface_ln0" fromId="128" toId="7">
</dataflow>
<dataflow id="130" from="StgValue_109" to="specinterface_ln0" fromId="109" toId="7">
</dataflow>
<dataflow id="131" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="104" toId="8">
</dataflow>
<dataflow id="132" from="gmem0" to="specinterface_ln0" fromId="84" toId="8">
</dataflow>
<dataflow id="133" from="empty" to="specinterface_ln0" fromId="107" toId="8">
</dataflow>
<dataflow id="134" from="StgValue_109" to="specinterface_ln0" fromId="109" toId="8">
</dataflow>
<dataflow id="135" from="StgValue_109" to="specinterface_ln0" fromId="109" toId="8">
</dataflow>
<dataflow id="136" from="empty_0" to="specinterface_ln0" fromId="112" toId="8">
</dataflow>
<dataflow id="137" from="StgValue_109" to="specinterface_ln0" fromId="109" toId="8">
</dataflow>
<dataflow id="138" from="StgValue_109" to="specinterface_ln0" fromId="109" toId="8">
</dataflow>
<dataflow id="140" from="empty_3" to="specinterface_ln0" fromId="139" toId="8">
</dataflow>
<dataflow id="141" from="empty_1" to="specinterface_ln0" fromId="118" toId="8">
</dataflow>
<dataflow id="142" from="empty_0" to="specinterface_ln0" fromId="112" toId="8">
</dataflow>
<dataflow id="143" from="StgValue_121" to="specinterface_ln0" fromId="121" toId="8">
</dataflow>
<dataflow id="144" from="StgValue_121" to="specinterface_ln0" fromId="121" toId="8">
</dataflow>
<dataflow id="145" from="StgValue_121" to="specinterface_ln0" fromId="121" toId="8">
</dataflow>
<dataflow id="146" from="StgValue_121" to="specinterface_ln0" fromId="121" toId="8">
</dataflow>
<dataflow id="147" from="empty_0" to="specinterface_ln0" fromId="112" toId="8">
</dataflow>
<dataflow id="148" from="empty_0" to="specinterface_ln0" fromId="112" toId="8">
</dataflow>
<dataflow id="149" from="StgValue_128" to="specinterface_ln0" fromId="128" toId="8">
</dataflow>
<dataflow id="150" from="StgValue_109" to="specinterface_ln0" fromId="109" toId="8">
</dataflow>
<dataflow id="152" from="_ssdm_op_Read.ap_auto.i64" to="add_ln41_i_read" fromId="151" toId="9">
</dataflow>
<dataflow id="153" from="add_ln41_i" to="add_ln41_i_read" fromId="85" toId="9">
</dataflow>
<dataflow id="154" from="_ssdm_op_Read.ap_auto.i64" to="add_ln41_1_i_read" fromId="151" toId="10">
</dataflow>
<dataflow id="155" from="add_ln41_1_i" to="add_ln41_1_i_read" fromId="83" toId="10">
</dataflow>
<dataflow id="157" from="StgValue_156" to="store_ln0" fromId="156" toId="11">
</dataflow>
<dataflow id="158" from="j" to="store_ln0" fromId="6" toId="11">
</dataflow>
<dataflow id="159" from="j" to="j_2" fromId="6" toId="13">
</dataflow>
<dataflow id="160" from="gmem1" to="gmem1_addr" fromId="82" toId="14">
</dataflow>
<dataflow id="161" from="add_ln41_1_i_read" to="gmem1_addr" fromId="10" toId="14">
</dataflow>
<dataflow id="162" from="gmem0" to="gmem0_addr" fromId="84" toId="15">
</dataflow>
<dataflow id="163" from="add_ln41_i_read" to="gmem0_addr" fromId="9" toId="15">
</dataflow>
<dataflow id="164" from="j_2" to="icmp_ln47" fromId="13" toId="16">
</dataflow>
<dataflow id="166" from="StgValue_165" to="icmp_ln47" fromId="165" toId="16">
</dataflow>
<dataflow id="167" from="j_2" to="add_ln47" fromId="13" toId="17">
</dataflow>
<dataflow id="169" from="StgValue_168" to="add_ln47" fromId="168" toId="17">
</dataflow>
<dataflow id="170" from="icmp_ln47" to="br_ln47" fromId="16" toId="18">
</dataflow>
<dataflow id="172" from="_ssdm_op_PartSelect.i5.i9.i32.i32" to="lshr_ln_i" fromId="171" toId="19">
</dataflow>
<dataflow id="173" from="j_2" to="lshr_ln_i" fromId="13" toId="19">
</dataflow>
<dataflow id="175" from="StgValue_174" to="lshr_ln_i" fromId="174" toId="19">
</dataflow>
<dataflow id="177" from="StgValue_176" to="lshr_ln_i" fromId="176" toId="19">
</dataflow>
<dataflow id="178" from="j_2" to="trunc_ln50" fromId="13" toId="20">
</dataflow>
<dataflow id="179" from="trunc_ln50" to="switch_ln50" fromId="20" toId="21">
</dataflow>
<dataflow id="181" from="StgValue_180" to="switch_ln50" fromId="180" toId="21">
</dataflow>
<dataflow id="183" from="StgValue_182" to="switch_ln50" fromId="182" toId="21">
</dataflow>
<dataflow id="185" from="StgValue_184" to="switch_ln50" fromId="184" toId="21">
</dataflow>
<dataflow id="187" from="StgValue_186" to="switch_ln50" fromId="186" toId="21">
</dataflow>
<dataflow id="189" from="StgValue_188" to="switch_ln50" fromId="188" toId="21">
</dataflow>
<dataflow id="191" from="StgValue_190" to="switch_ln50" fromId="190" toId="21">
</dataflow>
<dataflow id="193" from="StgValue_192" to="switch_ln50" fromId="192" toId="21">
</dataflow>
<dataflow id="194" from="add_ln47" to="store_ln47" fromId="17" toId="22">
</dataflow>
<dataflow id="195" from="j" to="store_ln47" fromId="6" toId="22">
</dataflow>
<dataflow id="197" from="_ssdm_op_Read.m_axi.p1i8" to="gmem0_addr_read" fromId="196" toId="24">
</dataflow>
<dataflow id="198" from="gmem0_addr" to="gmem0_addr_read" fromId="15" toId="24">
</dataflow>
<dataflow id="199" from="_ssdm_op_Read.m_axi.p1i8" to="gmem1_addr_read" fromId="196" toId="25">
</dataflow>
<dataflow id="200" from="gmem1_addr" to="gmem1_addr_read" fromId="14" toId="25">
</dataflow>
<dataflow id="202" from="_ssdm_op_SpecPipeline" to="specpipeline_ln48" fromId="201" toId="26">
</dataflow>
<dataflow id="203" from="StgValue_102" to="specpipeline_ln48" fromId="102" toId="26">
</dataflow>
<dataflow id="204" from="StgValue_109" to="specpipeline_ln48" fromId="109" toId="26">
</dataflow>
<dataflow id="205" from="StgValue_109" to="specpipeline_ln48" fromId="109" toId="26">
</dataflow>
<dataflow id="206" from="StgValue_109" to="specpipeline_ln48" fromId="109" toId="26">
</dataflow>
<dataflow id="207" from="empty_0" to="specpipeline_ln48" fromId="112" toId="26">
</dataflow>
<dataflow id="209" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln49" fromId="208" toId="27">
</dataflow>
<dataflow id="211" from="StgValue_210" to="speclooptripcount_ln49" fromId="210" toId="27">
</dataflow>
<dataflow id="212" from="StgValue_210" to="speclooptripcount_ln49" fromId="210" toId="27">
</dataflow>
<dataflow id="213" from="StgValue_210" to="speclooptripcount_ln49" fromId="210" toId="27">
</dataflow>
<dataflow id="215" from="_ssdm_op_SpecLoopName" to="specloopname_ln50" fromId="214" toId="28">
</dataflow>
<dataflow id="217" from="empty_13" to="specloopname_ln50" fromId="216" toId="28">
</dataflow>
<dataflow id="218" from="lshr_ln_i" to="zext_ln50" fromId="19" toId="29">
</dataflow>
<dataflow id="219" from="image_diff_posterize_rowA_0" to="image_diff_posterize_rowA_0_addr" fromId="86" toId="30">
</dataflow>
<dataflow id="221" from="StgValue_220" to="image_diff_posterize_rowA_0_addr" fromId="220" toId="30">
</dataflow>
<dataflow id="222" from="zext_ln50" to="image_diff_posterize_rowA_0_addr" fromId="29" toId="30">
</dataflow>
<dataflow id="223" from="image_diff_posterize_rowA_1" to="image_diff_posterize_rowA_1_addr" fromId="88" toId="31">
</dataflow>
<dataflow id="224" from="StgValue_220" to="image_diff_posterize_rowA_1_addr" fromId="220" toId="31">
</dataflow>
<dataflow id="225" from="zext_ln50" to="image_diff_posterize_rowA_1_addr" fromId="29" toId="31">
</dataflow>
<dataflow id="226" from="image_diff_posterize_rowA_2" to="image_diff_posterize_rowA_2_addr" fromId="90" toId="32">
</dataflow>
<dataflow id="227" from="StgValue_220" to="image_diff_posterize_rowA_2_addr" fromId="220" toId="32">
</dataflow>
<dataflow id="228" from="zext_ln50" to="image_diff_posterize_rowA_2_addr" fromId="29" toId="32">
</dataflow>
<dataflow id="229" from="image_diff_posterize_rowA_3" to="image_diff_posterize_rowA_3_addr" fromId="92" toId="33">
</dataflow>
<dataflow id="230" from="StgValue_220" to="image_diff_posterize_rowA_3_addr" fromId="220" toId="33">
</dataflow>
<dataflow id="231" from="zext_ln50" to="image_diff_posterize_rowA_3_addr" fromId="29" toId="33">
</dataflow>
<dataflow id="232" from="image_diff_posterize_rowA_4" to="image_diff_posterize_rowA_4_addr" fromId="94" toId="34">
</dataflow>
<dataflow id="233" from="StgValue_220" to="image_diff_posterize_rowA_4_addr" fromId="220" toId="34">
</dataflow>
<dataflow id="234" from="zext_ln50" to="image_diff_posterize_rowA_4_addr" fromId="29" toId="34">
</dataflow>
<dataflow id="235" from="image_diff_posterize_rowA_5" to="image_diff_posterize_rowA_5_addr" fromId="96" toId="35">
</dataflow>
<dataflow id="236" from="StgValue_220" to="image_diff_posterize_rowA_5_addr" fromId="220" toId="35">
</dataflow>
<dataflow id="237" from="zext_ln50" to="image_diff_posterize_rowA_5_addr" fromId="29" toId="35">
</dataflow>
<dataflow id="238" from="image_diff_posterize_rowA_6" to="image_diff_posterize_rowA_6_addr" fromId="98" toId="36">
</dataflow>
<dataflow id="239" from="StgValue_220" to="image_diff_posterize_rowA_6_addr" fromId="220" toId="36">
</dataflow>
<dataflow id="240" from="zext_ln50" to="image_diff_posterize_rowA_6_addr" fromId="29" toId="36">
</dataflow>
<dataflow id="241" from="image_diff_posterize_rowA_7" to="image_diff_posterize_rowA_7_addr" fromId="100" toId="37">
</dataflow>
<dataflow id="242" from="StgValue_220" to="image_diff_posterize_rowA_7_addr" fromId="220" toId="37">
</dataflow>
<dataflow id="243" from="zext_ln50" to="image_diff_posterize_rowA_7_addr" fromId="29" toId="37">
</dataflow>
<dataflow id="244" from="gmem0_addr_read" to="store_ln50" fromId="24" toId="38">
</dataflow>
<dataflow id="245" from="image_diff_posterize_rowA_6_addr" to="store_ln50" fromId="36" toId="38">
</dataflow>
<dataflow id="246" from="image_diff_posterize_rowB_6" to="image_diff_posterize_rowB_6_addr" fromId="99" toId="39">
</dataflow>
<dataflow id="247" from="StgValue_220" to="image_diff_posterize_rowB_6_addr" fromId="220" toId="39">
</dataflow>
<dataflow id="248" from="zext_ln50" to="image_diff_posterize_rowB_6_addr" fromId="29" toId="39">
</dataflow>
<dataflow id="249" from="gmem1_addr_read" to="store_ln51" fromId="25" toId="40">
</dataflow>
<dataflow id="250" from="image_diff_posterize_rowB_6_addr" to="store_ln51" fromId="39" toId="40">
</dataflow>
<dataflow id="251" from="gmem0_addr_read" to="store_ln50" fromId="24" toId="42">
</dataflow>
<dataflow id="252" from="image_diff_posterize_rowA_5_addr" to="store_ln50" fromId="35" toId="42">
</dataflow>
<dataflow id="253" from="image_diff_posterize_rowB_5" to="image_diff_posterize_rowB_5_addr" fromId="97" toId="43">
</dataflow>
<dataflow id="254" from="StgValue_220" to="image_diff_posterize_rowB_5_addr" fromId="220" toId="43">
</dataflow>
<dataflow id="255" from="zext_ln50" to="image_diff_posterize_rowB_5_addr" fromId="29" toId="43">
</dataflow>
<dataflow id="256" from="gmem1_addr_read" to="store_ln51" fromId="25" toId="44">
</dataflow>
<dataflow id="257" from="image_diff_posterize_rowB_5_addr" to="store_ln51" fromId="43" toId="44">
</dataflow>
<dataflow id="258" from="gmem0_addr_read" to="store_ln50" fromId="24" toId="46">
</dataflow>
<dataflow id="259" from="image_diff_posterize_rowA_4_addr" to="store_ln50" fromId="34" toId="46">
</dataflow>
<dataflow id="260" from="image_diff_posterize_rowB_4" to="image_diff_posterize_rowB_4_addr" fromId="95" toId="47">
</dataflow>
<dataflow id="261" from="StgValue_220" to="image_diff_posterize_rowB_4_addr" fromId="220" toId="47">
</dataflow>
<dataflow id="262" from="zext_ln50" to="image_diff_posterize_rowB_4_addr" fromId="29" toId="47">
</dataflow>
<dataflow id="263" from="gmem1_addr_read" to="store_ln51" fromId="25" toId="48">
</dataflow>
<dataflow id="264" from="image_diff_posterize_rowB_4_addr" to="store_ln51" fromId="47" toId="48">
</dataflow>
<dataflow id="265" from="gmem0_addr_read" to="store_ln50" fromId="24" toId="50">
</dataflow>
<dataflow id="266" from="image_diff_posterize_rowA_3_addr" to="store_ln50" fromId="33" toId="50">
</dataflow>
<dataflow id="267" from="image_diff_posterize_rowB_3" to="image_diff_posterize_rowB_3_addr" fromId="93" toId="51">
</dataflow>
<dataflow id="268" from="StgValue_220" to="image_diff_posterize_rowB_3_addr" fromId="220" toId="51">
</dataflow>
<dataflow id="269" from="zext_ln50" to="image_diff_posterize_rowB_3_addr" fromId="29" toId="51">
</dataflow>
<dataflow id="270" from="gmem1_addr_read" to="store_ln51" fromId="25" toId="52">
</dataflow>
<dataflow id="271" from="image_diff_posterize_rowB_3_addr" to="store_ln51" fromId="51" toId="52">
</dataflow>
<dataflow id="272" from="gmem0_addr_read" to="store_ln50" fromId="24" toId="54">
</dataflow>
<dataflow id="273" from="image_diff_posterize_rowA_2_addr" to="store_ln50" fromId="32" toId="54">
</dataflow>
<dataflow id="274" from="image_diff_posterize_rowB_2" to="image_diff_posterize_rowB_2_addr" fromId="91" toId="55">
</dataflow>
<dataflow id="275" from="StgValue_220" to="image_diff_posterize_rowB_2_addr" fromId="220" toId="55">
</dataflow>
<dataflow id="276" from="zext_ln50" to="image_diff_posterize_rowB_2_addr" fromId="29" toId="55">
</dataflow>
<dataflow id="277" from="gmem1_addr_read" to="store_ln51" fromId="25" toId="56">
</dataflow>
<dataflow id="278" from="image_diff_posterize_rowB_2_addr" to="store_ln51" fromId="55" toId="56">
</dataflow>
<dataflow id="279" from="gmem0_addr_read" to="store_ln50" fromId="24" toId="58">
</dataflow>
<dataflow id="280" from="image_diff_posterize_rowA_1_addr" to="store_ln50" fromId="31" toId="58">
</dataflow>
<dataflow id="281" from="image_diff_posterize_rowB_1" to="image_diff_posterize_rowB_1_addr" fromId="89" toId="59">
</dataflow>
<dataflow id="282" from="StgValue_220" to="image_diff_posterize_rowB_1_addr" fromId="220" toId="59">
</dataflow>
<dataflow id="283" from="zext_ln50" to="image_diff_posterize_rowB_1_addr" fromId="29" toId="59">
</dataflow>
<dataflow id="284" from="gmem1_addr_read" to="store_ln51" fromId="25" toId="60">
</dataflow>
<dataflow id="285" from="image_diff_posterize_rowB_1_addr" to="store_ln51" fromId="59" toId="60">
</dataflow>
<dataflow id="286" from="gmem0_addr_read" to="store_ln50" fromId="24" toId="62">
</dataflow>
<dataflow id="287" from="image_diff_posterize_rowA_0_addr" to="store_ln50" fromId="30" toId="62">
</dataflow>
<dataflow id="288" from="image_diff_posterize_rowB_0" to="image_diff_posterize_rowB_0_addr" fromId="87" toId="63">
</dataflow>
<dataflow id="289" from="StgValue_220" to="image_diff_posterize_rowB_0_addr" fromId="220" toId="63">
</dataflow>
<dataflow id="290" from="zext_ln50" to="image_diff_posterize_rowB_0_addr" fromId="29" toId="63">
</dataflow>
<dataflow id="291" from="gmem1_addr_read" to="store_ln51" fromId="25" toId="64">
</dataflow>
<dataflow id="292" from="image_diff_posterize_rowB_0_addr" to="store_ln51" fromId="63" toId="64">
</dataflow>
<dataflow id="293" from="gmem0_addr_read" to="store_ln50" fromId="24" toId="66">
</dataflow>
<dataflow id="294" from="image_diff_posterize_rowA_7_addr" to="store_ln50" fromId="37" toId="66">
</dataflow>
<dataflow id="295" from="image_diff_posterize_rowB_7" to="image_diff_posterize_rowB_7_addr" fromId="101" toId="67">
</dataflow>
<dataflow id="296" from="StgValue_220" to="image_diff_posterize_rowB_7_addr" fromId="220" toId="67">
</dataflow>
<dataflow id="297" from="zext_ln50" to="image_diff_posterize_rowB_7_addr" fromId="29" toId="67">
</dataflow>
<dataflow id="298" from="gmem1_addr_read" to="store_ln51" fromId="25" toId="68">
</dataflow>
<dataflow id="299" from="image_diff_posterize_rowB_7_addr" to="store_ln51" fromId="67" toId="68">
</dataflow>
<dataflow id="300" from="icmp_ln47" to="StgValue_2" fromId="16" toId="2">
</dataflow>
<dataflow id="301" from="trunc_ln50" to="StgValue_4" fromId="20" toId="4">
</dataflow>
<dataflow id="302" from="icmp_ln47" to="StgValue_3" fromId="16" toId="3">
</dataflow>
</dataflows>


</stg>
