// Seed: 3566011179
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  uwire id_6;
  assign id_2 = id_2 ^ id_6;
endmodule
module module_1;
  wire id_1;
  wire id_2;
  module_0(
      id_2, id_1, id_1, id_2, id_2
  );
  logic [7:0] id_3;
  logic [7:0] id_4;
  wire id_5 = id_3[1];
  assign id_3 = id_4;
  tri id_6;
  tri id_7;
  always_comb @(posedge 1) begin
    $display(1, id_6, 1, id_7, 1);
  end
  wire id_8, id_9;
endmodule
