# fifo_asyn
Create first verilog hdl project for developing an universal asynchronised fifo.
