Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date         : Sat Aug 19 16:10:01 2017
| Host         : DESKTOP-A8FCU3E running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file soc_lite_top_control_sets_placed.rpt
| Design       : soc_lite_top
| Device       : xc7a200t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    74 |
| Unused register locations in slices containing registers |   147 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             111 |           65 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             642 |          260 |
| Yes          | No                    | No                     |             148 |           71 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1744 |          725 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------------------+----------------------------------------------------------+-------------------------------------------------------+------------------+----------------+
|              Clock Signal              |                       Enable Signal                      |                    Set/Reset Signal                   | Slice Load Count | Bel Load Count |
+----------------------------------------+----------------------------------------------------------+-------------------------------------------------------+------------------+----------------+
|  mips_top0/mem_wb0/cause_o_reg[5]_1[0] |                                                          | mips_top0/cp0_reg0/SR[0]                              |                1 |              1 |
|  clk_pll/inst/clk_out1                 | confreg/step1_sample                                     | mips_top0/cp0_reg0/SR[0]                              |                1 |              1 |
|  clk_pll/inst/clk_out1                 | confreg/step0_sample                                     | mips_top0/cp0_reg0/SR[0]                              |                1 |              1 |
|  clk_pll/inst/clk_out1                 |                                                          | ahblite_to_axi/U0/AXI_RCHANNEL/axi_last_avlbl_i_1_n_0 |                1 |              1 |
|                                        |                                                          | mips_top0/cp0_reg0/SR[0]                              |                2 |              2 |
|  clk_pll/inst/clk_out1                 | mips_top0/inst_ahb_bus_if/rd_buf_reg[31]_2               |                                                       |                1 |              4 |
|  clk_pll/inst/clk_out1                 | mips_top0/mem_wb0/cause_o_reg[8][0]                      | mips_top0/cp0_reg0/SR[0]                              |                2 |              4 |
|  clk_pll/inst/clk_out1                 |                                                          | confreg/state_count[3]_i_1_n_11                       |                1 |              4 |
|  clk_pll/inst/clk_out1                 | mips_top0/div0/cnt[5]_i_2_n_11                           | mips_top0/div0/cnt[5]_i_1_n_11                        |                1 |              4 |
|  mips_top0/id_ex0/E[0]                 |                                                          |                                                       |                2 |              5 |
|  clk_pll/inst/clk_out1                 | ahblite_to_axi/U0/AHB_IF/E[0]                            | ahblite_to_axi/U0/AHB_IF/SR[0]                        |                2 |              5 |
|  clk_pll/inst/clk_out1                 | ahblite_to_axi/U0/AHBLITE_AXI_CONTROL/E[0]               | ahblite_to_axi/U0/AHB_IF/SR[0]                        |                3 |              5 |
|  clk_pll/inst/clk_out1                 | mips_top0/ex_mem0/cause_o_reg[31][0]                     | mips_top0/cp0_reg0/SR[0]                              |                4 |              5 |
|  clk_pll/inst/clk_out1                 | ahblite_to_axi/U0/AHB_IF/burst_term_txer_cnt_i0          | ahblite_to_axi/U0/AHB_IF/SR[0]                        |                2 |              8 |
|  clk_pll/inst/clk_out1                 | mips_top0/data_ahb_bus_if/ena                            |                                                       |               11 |             16 |
|  clk_pll/inst/clk_out1                 | mips_top0/data_ahb_bus_if/mem_3bytes_addr_reg[31][0]     |                                                       |                4 |             16 |
|  clk_pll/inst/clk_out1                 | ahblite_to_axi/U0/AHB_IF/AXI_ALEN_i0                     | ahblite_to_axi/U0/AHB_IF/SR[0]                        |                6 |             16 |
|  clk_pll/inst/clk_out1                 | sramlike_to_ahb/mem_3bytes_data0                         |                                                       |                9 |             16 |
|  clk_pll/inst/clk_out1                 | confreg/busy01_out                                       | mips_top0/cp0_reg0/SR[0]                              |                5 |             17 |
|  clk_pll/inst/clk_out1                 |                                                          | confreg/key_count[0]_i_1_n_11                         |                5 |             20 |
|  clk_pll/inst/clk_out1                 |                                                          | confreg/step0_count[0]_i_1_n_11                       |                5 |             20 |
|  clk_pll/inst/clk_out1                 |                                                          | confreg/step1_count[0]_i_1_n_11                       |                5 |             20 |
|  clk_pll/inst/clk_out1                 |                                                          | ahblite_to_axi/U0/AHB_IF/SR[0]                        |               11 |             26 |
|  clk_pll/inst/clk_out1                 | mips_top0/mem_wb0/status_o_reg[2][0]                     | mips_top0/cp0_reg0/SR[0]                              |               17 |             31 |
|  n_6_1110_BUFG                         |                                                          | mips_top0/cp0_reg0/SR[0]                              |               19 |             32 |
|  n_10_2655_BUFG                        |                                                          | mips_top0/cp0_reg0/SR[0]                              |               12 |             32 |
|  clk_pll/inst/clk_out1                 | mips_top0/mem_wb0/compare_o_reg[31]_0[0]                 | mips_top0/cp0_reg0/SR[0]                              |               16 |             32 |
|  n_2_300_BUFG                          |                                                          | mips_top0/cp0_reg0/SR[0]                              |               18 |             32 |
|  n_3_184_BUFG                          |                                                          | mips_top0/cp0_reg0/SR[0]                              |               15 |             32 |
|  n_4_1043_BUFG                         |                                                          | mips_top0/cp0_reg0/SR[0]                              |               21 |             32 |
|  clk_pll/inst/clk_out1                 | mips_top0/ex_mem0/badvaddr_reg[31][0]                    |                                                       |               19 |             32 |
|  n_7_2191_BUFG                         |                                                          | mips_top0/cp0_reg0/SR[0]                              |               13 |             32 |
|  n_8_2196_BUFG                         |                                                          | mips_top0/cp0_reg0/SR[0]                              |               14 |             32 |
|  n_9_2554_BUFG                         |                                                          | mips_top0/cp0_reg0/SR[0]                              |               15 |             32 |
|  clk_pll/inst/clk_out1                 | mips_top0/mem_wb0/epc_o_reg[31][0]                       | mips_top0/cp0_reg0/SR[0]                              |               15 |             32 |
|  n_5_146_BUFG                          |                                                          | mips_top0/cp0_reg0/SR[0]                              |               18 |             32 |
|  clk_pll/inst/clk_out1                 | confreg/cr00[31]_i_1_n_11                                | mips_top0/cp0_reg0/SR[0]                              |               17 |             32 |
|  clk_pll/inst/clk_out1                 | confreg/cr01[31]_i_1_n_11                                | mips_top0/cp0_reg0/SR[0]                              |               15 |             32 |
|  clk_pll/inst/clk_out1                 | mips_top0/inst_ahb_bus_if/rd_buf[31]_i_1_n_11            | mips_top0/cp0_reg0/SR[0]                              |               16 |             32 |
|  clk_pll/inst/clk_out1                 | confreg/cr03[31]_i_1_n_11                                | mips_top0/cp0_reg0/SR[0]                              |               13 |             32 |
|  clk_pll/inst/clk_out1                 | mips_top0/div0/dividend[64]_i_2_n_11                     | mips_top0/div0/dividend[64]_i_1_n_11                  |               13 |             32 |
|  clk_pll/inst/clk_out1                 | ahblite_to_axi/U0/AXI_RCHANNEL/rd_load_timeout_cntr      | ahblite_to_axi/U0/AHB_IF/SR[0]                        |               10 |             32 |
|  clk_pll/inst/clk_out1                 | confreg/cr02[31]_i_1_n_11                                | mips_top0/cp0_reg0/SR[0]                              |               14 |             32 |
|  clk_pll/inst/clk_out1                 | confreg/write_order_reg                                  | mips_top0/cp0_reg0/SR[0]                              |               14 |             32 |
|  clk_pll/inst/clk_out1                 | confreg/s_rdata[31]_i_1_n_11                             | mips_top0/cp0_reg0/SR[0]                              |               18 |             32 |
|  clk_pll/inst/clk_out1                 | confreg/cr05[31]_i_1_n_11                                | mips_top0/cp0_reg0/SR[0]                              |               19 |             32 |
|  clk_pll/inst/clk_out1                 | ahblite_to_axi/U0/AXI_WCHANNEL/M_AXI_WDATA_i[31]_i_1_n_0 | ahblite_to_axi/U0/AHB_IF/SR[0]                        |               14 |             32 |
|  clk_pll/inst/clk_out1                 | sramlike_to_ahb/ahb_wdata0                               | mips_top0/cp0_reg0/SR[0]                              |               10 |             32 |
|  clk_pll/inst/clk_out1                 | confreg/write_num                                        | mips_top0/cp0_reg0/SR[0]                              |                6 |             32 |
|  clk_pll/inst/clk_out1                 | ahblite_to_axi/U0/AXI_WCHANNEL/local_wdata[31]_i_1_n_0   | ahblite_to_axi/U0/AHB_IF/SR[0]                        |               11 |             32 |
|  clk_pll/inst/clk_out1                 | confreg/cr07[31]_i_1_n_11                                | mips_top0/cp0_reg0/SR[0]                              |               18 |             32 |
|  clk_pll/inst/clk_out1                 | mips_top0/ex_mem0/pc_reg[0][0]                           | mips_top0/pc_reg0/p_0_in                              |               14 |             32 |
|  clk_pll/inst/clk_out1                 | mips_top0/ex_mem0/rd_buf_reg[0][0]                       | mips_top0/cp0_reg0/SR[0]                              |               10 |             32 |
|  clk_pll/inst/clk_out1                 | mips_top0/div0/divisor[31]_i_1_n_11                      |                                                       |               14 |             32 |
|  clk_pll/inst/clk_out1                 | confreg/cr06[31]_i_1_n_11                                | mips_top0/cp0_reg0/SR[0]                              |               18 |             32 |
|  clk_pll/inst/clk_out1                 | mips_top0/id_ex0/dividend_reg[2][0]                      |                                                       |               13 |             32 |
|  clk_pll/inst/clk_out1                 | confreg/cr04[31]_i_1_n_11                                | mips_top0/cp0_reg0/SR[0]                              |               18 |             32 |
|  clk_pll/inst/clk_out1                 | mips_top0/inst_ahb_bus_if/addr[31]_i_1_n_11              | mips_top0/cp0_reg0/SR[0]                              |                9 |             33 |
|  clk_pll/inst/clk_out1                 | confreg/write_led_rg0                                    | mips_top0/cp0_reg0/SR[0]                              |               15 |             34 |
|  clk_pll/inst/clk_out1                 | confreg/write_led_rg1                                    | mips_top0/cp0_reg0/SR[0]                              |               16 |             34 |
|  clk_pll/inst/clk_out1                 |                                                          |                                                       |               32 |             42 |
|  clk_pll/inst/clk_out1                 | confreg/write_led                                        | mips_top0/cp0_reg0/SR[0]                              |               22 |             48 |
|  n_1_1805_BUFG                         |                                                          |                                                       |               31 |             64 |
|  clk_pll/inst/clk_out1                 | mips_top0/mem_wb0/wb_whilo_i                             | mips_top0/cp0_reg0/SR[0]                              |               37 |             64 |
|  clk_pll/inst/clk_out1                 | mips_top0/div0/id_inst_reg[0]                            | mips_top0/ex_mem0/SR[0]                               |               28 |             64 |
|  clk_pll/inst/clk_out1                 | mips_top0/div0/result_o[63]_i_1_n_11                     | mips_top0/cp0_reg0/SR[0]                              |               19 |             65 |
|  clk_pll/inst/clk_out1                 |                                                          | mips_top0/ex_mem0/SR[0]                               |               13 |             66 |
|  n_0_4649_BUFG                         |                                                          | mips_top0/cp0_reg0/SR[0]                              |               30 |             66 |
|  clk_pll/inst/clk_out1                 | mips_top0/ex_mem0/din_reg[0][0]                          | mips_top0/cp0_reg0/SR[0]                              |               23 |             69 |
|  clk_pll/inst/clk_out1                 | mips_top0/mem_wb0/p_0_in1_out                            |                                                       |               12 |             96 |
|  clk_pll/inst/clk_out1                 |                                                          | mips_top0/cp0_reg0/SR[0]                              |               41 |            128 |
|  clk_pll/inst/clk_out1                 | mips_top0/data_ahb_bus_if/wb_LLbit_value_reg_0[0]        | mips_top0/ex_mem0/wb_LLbit_value_reg_0[0]             |               52 |            143 |
|  clk_pll/inst/clk_out1                 | mips_top0/div0/id_inst_reg[0]                            | mips_top0/div0/ex_link_address_reg[0]                 |               52 |            169 |
|  clk_pll/inst/clk_out1                 | mips_top0/data_ahb_bus_if/mem_cp0_reg_data_reg[0][0]     | mips_top0/data_ahb_bus_if/mem_cp0_reg_data_reg[0]_0   |              109 |            252 |
+----------------------------------------+----------------------------------------------------------+-------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     4 |
| 2      |                     1 |
| 4      |                     4 |
| 5      |                     4 |
| 8      |                     1 |
| 16+    |                    60 |
+--------+-----------------------+


