============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/eg4s20/TD 5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     W1030
   Run Date =   Thu May 16 21:15:05 2024

   Run on =     LMZS
============================================================
RUN-1002 : start command "open_project m0soc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../rtl/al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../../rtl/al_ip/clk_gen.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../../rtl/al_ip/clk_gen.v(93)
HDL-1007 : analyze verilog file ../../../rtl/al_ip/fifo_data.v
HDL-1007 : analyze verilog file ../../al_ip/sd2isp_fifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_buf.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_data_out.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/AHBISPSYS.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask4.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask6.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/demosaic.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma_rom.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/slidingWindow_5X5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../../../rtl/apb_gpio/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sd_reader.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sdcmd_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/vga_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_a_ref.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_arbit.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_init.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_read.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_write.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/fifo_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/sdram_top.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/bypass.v
HDL-1007 : analyze verilog file ../../../rtl/keyboard.v
HDL-1007 : analyze verilog file ../../../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(105)
RUN-1001 : Project manager successfully analyzed 39 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/m0soc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/m0soc_gate.db" in  1.363319s wall, 0.937500s user + 0.015625s system = 0.953125s CPU (69.9%)

RUN-1004 : used memory is 278 MB, reserved memory is 254 MB, peak memory is 284 MB
RUN-1002 : start command "read_sdc ../../m0soc.sdc"
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "create_clock -name clk -period 41.6 -waveform 20.8 41.6  -add"
RUN-1102 : create_clock: clock name: clk, type: 0, period: 41600, rise: 20800, fall: 0.
RUN-1002 : start command "derive_pll_clocks"
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[0]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 4.1667 [get_pins {clk_gen_inst/pll_inst.clkc[0]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[0] -source  -master_clock clk -multiply_by 4.1667 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[1]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[1]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[1] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[3]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[3]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[3]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[3] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[4]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 4.1667 [get_pins {clk_gen_inst/pll_inst.clkc[4]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[4]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[4] -source  -master_clock clk -multiply_by 4.1667 "
RUN-1002 : start command "read_sdc -ip fifo_data ../../../rtl/al_ip/fifo_data.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4256312590336"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 96443490631680"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  9.6829999999999998 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 9.6829999999999998"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  9.6829999999999998 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 9.6829999999999998"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "read_sdc -ip fifo_data_out ../../al_ip/fifo_data_out.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 96443490631680"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4260607557632"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "read_sdc -ip sd2isp_fifo ../../al_ip/sd2isp_fifo.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 85749022064640"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4256312590336"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 18 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-5055 WARNING: The kept net sdram_top_inst/wr_fifo_wr_req will be merged to another kept net isp_rd_data_en_reg
SYN-5055 WARNING: The kept net sdram_top_inst/wr_fifo_wr_data[31] will be merged to another kept net isp_rd_data_reg[31]
SYN-5055 WARNING: The kept net sdram_top_inst/wr_fifo_wr_data[30] will be merged to another kept net isp_rd_data_reg[30]
SYN-5055 WARNING: The kept net sdram_top_inst/wr_fifo_wr_data[29] will be merged to another kept net isp_rd_data_reg[29]
SYN-5055 WARNING: The kept net sdram_top_inst/wr_fifo_wr_data[28] will be merged to another kept net isp_rd_data_reg[28]
SYN-5055 WARNING: The kept net sdram_top_inst/wr_fifo_wr_data[27] will be merged to another kept net isp_rd_data_reg[27]
SYN-5055 WARNING: The kept net sdram_top_inst/wr_fifo_wr_data[26] will be merged to another kept net isp_rd_data_reg[26]
SYN-5055 WARNING: The kept net sdram_top_inst/wr_fifo_wr_data[25] will be merged to another kept net isp_rd_data_reg[25]
SYN-5055 WARNING: The kept net sdram_top_inst/wr_fifo_wr_data[24] will be merged to another kept net isp_rd_data_reg[24]
SYN-5055 WARNING: The kept net sdram_top_inst/wr_fifo_wr_data[23] will be merged to another kept net isp_rd_data_reg[23]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4027 : Net sdram_top_inst/clk_out is clkc0 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net sd_reader/clk is clkc1 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net clk_148m_vga_dup_1 is clkc3 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net sdram_top_inst/fifo_ctrl_inst/sys_clk is clkc4 of pll clk_gen_inst/pll_inst.
SYN-4019 : Net clk_dup_11 is refclk of pll clk_gen_inst/pll_inst.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_148m_vga_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_dup_11 as clock net
SYN-4025 : Tag rtl::Net sd_reader/clk as clock net
SYN-4025 : Tag rtl::Net sdram_top_inst/clk_out as clock net
SYN-4025 : Tag rtl::Net sdram_top_inst/fifo_ctrl_inst/sys_clk as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 10018 instances
RUN-0007 : 6175 luts, 2988 seqs, 473 mslices, 250 lslices, 100 pads, 25 brams, 3 dsps
RUN-1001 : There are total 11218 nets
RUN-6004 WARNING: There are 1 nets with only 1 pin.
RUN-1001 : 6643 nets have 2 pins
RUN-1001 : 3300 nets have [3 - 5] pins
RUN-1001 : 757 nets have [6 - 10] pins
RUN-1001 : 295 nets have [11 - 20] pins
RUN-1001 : 207 nets have [21 - 99] pins
RUN-1001 : 15 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     228     
RUN-1001 :   No   |  No   |  Yes  |    1320     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |     771     
RUN-1001 :   Yes  |  No   |  Yes  |     637     
RUN-1001 :   Yes  |  Yes  |  No   |     32      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    5    |  60   |     15     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 80
PHY-3001 : Initial placement ...
PHY-3001 : design contains 10016 instances, 6175 luts, 2988 seqs, 723 slices, 139 macros(723 instances: 473 mslices 250 lslices)
PHY-0007 : Cell area utilization is 38%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 47478, tnet num: 11216, tinst num: 10016, tnode num: 57423, tedge num: 77641.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 11216 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.978602s wall, 0.546875s user + 0.015625s system = 0.562500s CPU (57.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 2.75699e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 10016.
PHY-3001 : Level 1 #clusters 1485.
PHY-3001 : End clustering;  0.082397s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (37.9%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 38%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 761817, overlap = 305.812
PHY-3002 : Step(2): len = 659357, overlap = 337.875
PHY-3002 : Step(3): len = 472778, overlap = 494.281
PHY-3002 : Step(4): len = 418082, overlap = 531.594
PHY-3002 : Step(5): len = 341513, overlap = 599.562
PHY-3002 : Step(6): len = 303794, overlap = 632.812
PHY-3002 : Step(7): len = 252646, overlap = 703.969
PHY-3002 : Step(8): len = 218597, overlap = 744.969
PHY-3002 : Step(9): len = 189692, overlap = 774.562
PHY-3002 : Step(10): len = 165906, overlap = 805.969
PHY-3002 : Step(11): len = 149248, overlap = 838.969
PHY-3002 : Step(12): len = 137236, overlap = 845.531
PHY-3002 : Step(13): len = 124711, overlap = 867.375
PHY-3002 : Step(14): len = 119481, overlap = 864.844
PHY-3002 : Step(15): len = 109466, overlap = 870.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.60228e-06
PHY-3002 : Step(16): len = 117001, overlap = 862.688
PHY-3002 : Step(17): len = 147808, overlap = 790.562
PHY-3002 : Step(18): len = 170911, overlap = 681.344
PHY-3002 : Step(19): len = 184454, overlap = 643.344
PHY-3002 : Step(20): len = 182404, overlap = 628.25
PHY-3002 : Step(21): len = 178419, overlap = 617.875
PHY-3002 : Step(22): len = 171875, overlap = 632.688
PHY-3002 : Step(23): len = 167034, overlap = 626.25
PHY-3002 : Step(24): len = 161047, overlap = 616.188
PHY-3002 : Step(25): len = 157912, overlap = 617.406
PHY-3002 : Step(26): len = 154176, overlap = 605.406
PHY-3002 : Step(27): len = 152143, overlap = 612
PHY-3002 : Step(28): len = 150463, overlap = 640.562
PHY-3002 : Step(29): len = 150734, overlap = 653.375
PHY-3002 : Step(30): len = 150228, overlap = 654.156
PHY-3002 : Step(31): len = 149765, overlap = 651.75
PHY-3002 : Step(32): len = 148832, overlap = 653.875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.20456e-06
PHY-3002 : Step(33): len = 154889, overlap = 644.312
PHY-3002 : Step(34): len = 165976, overlap = 598.562
PHY-3002 : Step(35): len = 171341, overlap = 568.969
PHY-3002 : Step(36): len = 175143, overlap = 571.625
PHY-3002 : Step(37): len = 175858, overlap = 579.969
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.40912e-06
PHY-3002 : Step(38): len = 184433, overlap = 570.969
PHY-3002 : Step(39): len = 198519, overlap = 546.719
PHY-3002 : Step(40): len = 203604, overlap = 524.5
PHY-3002 : Step(41): len = 206836, overlap = 508.75
PHY-3002 : Step(42): len = 207472, overlap = 505.156
PHY-3002 : Step(43): len = 207849, overlap = 490.219
PHY-3002 : Step(44): len = 207800, overlap = 482.938
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.28182e-05
PHY-3002 : Step(45): len = 220896, overlap = 455.875
PHY-3002 : Step(46): len = 240309, overlap = 374.156
PHY-3002 : Step(47): len = 253479, overlap = 345.844
PHY-3002 : Step(48): len = 258692, overlap = 338.25
PHY-3002 : Step(49): len = 259082, overlap = 351.031
PHY-3002 : Step(50): len = 258890, overlap = 354.656
PHY-3002 : Step(51): len = 257275, overlap = 362.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.56365e-05
PHY-3002 : Step(52): len = 273077, overlap = 333.312
PHY-3002 : Step(53): len = 287328, overlap = 265.906
PHY-3002 : Step(54): len = 295071, overlap = 236.094
PHY-3002 : Step(55): len = 297171, overlap = 230
PHY-3002 : Step(56): len = 297443, overlap = 243.344
PHY-3002 : Step(57): len = 298415, overlap = 240.875
PHY-3002 : Step(58): len = 297697, overlap = 235.375
PHY-3002 : Step(59): len = 296142, overlap = 224.406
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 5.1273e-05
PHY-3002 : Step(60): len = 311910, overlap = 211.219
PHY-3002 : Step(61): len = 326228, overlap = 184.5
PHY-3002 : Step(62): len = 330652, overlap = 169.312
PHY-3002 : Step(63): len = 333684, overlap = 164.375
PHY-3002 : Step(64): len = 336325, overlap = 179.625
PHY-3002 : Step(65): len = 337381, overlap = 183.188
PHY-3002 : Step(66): len = 334505, overlap = 176.156
PHY-3002 : Step(67): len = 334578, overlap = 187.062
PHY-3002 : Step(68): len = 336145, overlap = 185.688
PHY-3002 : Step(69): len = 337011, overlap = 174.406
PHY-3002 : Step(70): len = 335924, overlap = 183.219
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000102546
PHY-3002 : Step(71): len = 349113, overlap = 164.438
PHY-3002 : Step(72): len = 359736, overlap = 136.969
PHY-3002 : Step(73): len = 363416, overlap = 148.656
PHY-3002 : Step(74): len = 366652, overlap = 148.469
PHY-3002 : Step(75): len = 372531, overlap = 131.906
PHY-3002 : Step(76): len = 376208, overlap = 129.281
PHY-3002 : Step(77): len = 373693, overlap = 136.75
PHY-3002 : Step(78): len = 373870, overlap = 126.594
PHY-3002 : Step(79): len = 374189, overlap = 118.938
PHY-3002 : Step(80): len = 374068, overlap = 114.125
PHY-3002 : Step(81): len = 372446, overlap = 118.75
PHY-3002 : Step(82): len = 371702, overlap = 118.344
PHY-3002 : Step(83): len = 371875, overlap = 116.469
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000205092
PHY-3002 : Step(84): len = 382140, overlap = 113.344
PHY-3002 : Step(85): len = 387428, overlap = 120.625
PHY-3002 : Step(86): len = 386940, overlap = 116.719
PHY-3002 : Step(87): len = 388523, overlap = 110.281
PHY-3002 : Step(88): len = 393264, overlap = 106.594
PHY-3002 : Step(89): len = 396400, overlap = 91.625
PHY-3002 : Step(90): len = 396219, overlap = 107.531
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000380989
PHY-3002 : Step(91): len = 402674, overlap = 99.375
PHY-3002 : Step(92): len = 407351, overlap = 94.0312
PHY-3002 : Step(93): len = 407891, overlap = 98.6875
PHY-3002 : Step(94): len = 410019, overlap = 90.875
PHY-3002 : Step(95): len = 414300, overlap = 85.75
PHY-3002 : Step(96): len = 416987, overlap = 83.9375
PHY-3002 : Step(97): len = 416184, overlap = 84.375
PHY-3002 : Step(98): len = 416430, overlap = 85.4375
PHY-3002 : Step(99): len = 418432, overlap = 83.375
PHY-3002 : Step(100): len = 420383, overlap = 78.5
PHY-3002 : Step(101): len = 419378, overlap = 75.4375
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00071663
PHY-3002 : Step(102): len = 424319, overlap = 79.4688
PHY-3002 : Step(103): len = 426888, overlap = 78.1562
PHY-3002 : Step(104): len = 426896, overlap = 73.7188
PHY-3002 : Step(105): len = 427583, overlap = 70.9375
PHY-3002 : Step(106): len = 429693, overlap = 70.375
PHY-3002 : Step(107): len = 431165, overlap = 70.625
PHY-3002 : Step(108): len = 431305, overlap = 71.875
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00123878
PHY-3002 : Step(109): len = 434143, overlap = 73.2188
PHY-3002 : Step(110): len = 437287, overlap = 71.6562
PHY-3002 : Step(111): len = 438081, overlap = 67.875
PHY-3002 : Step(112): len = 439592, overlap = 69.5312
PHY-3002 : Step(113): len = 441769, overlap = 68.9062
PHY-3002 : Step(114): len = 443136, overlap = 68.9062
PHY-3002 : Step(115): len = 442711, overlap = 64.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.014131s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 45%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/11218.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 595496, over cnt = 1251(3%), over = 7044, worst = 41
PHY-1001 : End global iterations;  0.320580s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (4.9%)

PHY-1001 : Congestion index: top1 = 82.76, top5 = 62.28, top10 = 52.40, top15 = 46.01.
PHY-3001 : End congestion estimation;  0.449539s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (17.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11216 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.400517s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (39.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00015759
PHY-3002 : Step(116): len = 496702, overlap = 42.2188
PHY-3002 : Step(117): len = 499362, overlap = 31.7188
PHY-3002 : Step(118): len = 496475, overlap = 27.7812
PHY-3002 : Step(119): len = 493467, overlap = 26.6562
PHY-3002 : Step(120): len = 493383, overlap = 20.6875
PHY-3002 : Step(121): len = 494143, overlap = 19.6562
PHY-3002 : Step(122): len = 492764, overlap = 18.1562
PHY-3002 : Step(123): len = 491340, overlap = 18.125
PHY-3002 : Step(124): len = 489915, overlap = 14.5625
PHY-3002 : Step(125): len = 489878, overlap = 12.4688
PHY-3002 : Step(126): len = 487977, overlap = 12.0312
PHY-3002 : Step(127): len = 485659, overlap = 11.3438
PHY-3002 : Step(128): len = 483511, overlap = 11.7188
PHY-3002 : Step(129): len = 482030, overlap = 10.75
PHY-3002 : Step(130): len = 480357, overlap = 9.90625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00031518
PHY-3002 : Step(131): len = 481399, overlap = 11.0938
PHY-3002 : Step(132): len = 484113, overlap = 10.1562
PHY-3002 : Step(133): len = 484468, overlap = 10.0938
PHY-3002 : Step(134): len = 486268, overlap = 10.75
PHY-3002 : Step(135): len = 488244, overlap = 11.4688
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000630361
PHY-3002 : Step(136): len = 490488, overlap = 10.6562
PHY-3002 : Step(137): len = 498316, overlap = 8.09375
PHY-3002 : Step(138): len = 507122, overlap = 7.625
PHY-3002 : Step(139): len = 509152, overlap = 7.4375
PHY-3002 : Step(140): len = 510572, overlap = 7.5625
PHY-3002 : Step(141): len = 512447, overlap = 7.0625
PHY-3002 : Step(142): len = 511882, overlap = 6.5625
PHY-3002 : Step(143): len = 511406, overlap = 6.53125
PHY-3002 : Step(144): len = 511567, overlap = 7
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00126072
PHY-3002 : Step(145): len = 512522, overlap = 7.3125
PHY-3002 : Step(146): len = 517384, overlap = 5.4375
PHY-3002 : Step(147): len = 521937, overlap = 6.625
PHY-3002 : Step(148): len = 523996, overlap = 7.125
PHY-3002 : Step(149): len = 524209, overlap = 8.65625
PHY-3002 : Step(150): len = 524258, overlap = 8.65625
PHY-3002 : Step(151): len = 524915, overlap = 6
PHY-3002 : Step(152): len = 525140, overlap = 4.5
PHY-3002 : Step(153): len = 525494, overlap = 4.4375
PHY-3002 : Step(154): len = 525599, overlap = 3.84375
PHY-3002 : Step(155): len = 525376, overlap = 3.65625
PHY-3002 : Step(156): len = 524265, overlap = 1.34375
PHY-3002 : Step(157): len = 523254, overlap = 1.9375
PHY-3002 : Step(158): len = 522000, overlap = 2.34375
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 45%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 41/11218.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 629152, over cnt = 1732(4%), over = 7099, worst = 56
PHY-1001 : End global iterations;  0.427829s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (43.8%)

PHY-1001 : Congestion index: top1 = 74.33, top5 = 55.46, top10 = 48.30, top15 = 44.10.
PHY-3001 : End congestion estimation;  0.557249s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (42.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11216 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.443889s wall, 0.265625s user + 0.015625s system = 0.281250s CPU (63.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.0001566
PHY-3002 : Step(159): len = 521807, overlap = 90.8438
PHY-3002 : Step(160): len = 519832, overlap = 68.3438
PHY-3002 : Step(161): len = 514822, overlap = 65.2188
PHY-3002 : Step(162): len = 508914, overlap = 56.875
PHY-3002 : Step(163): len = 501531, overlap = 52.5625
PHY-3002 : Step(164): len = 496429, overlap = 51.9062
PHY-3002 : Step(165): len = 492135, overlap = 48.0938
PHY-3002 : Step(166): len = 487301, overlap = 44.3438
PHY-3002 : Step(167): len = 483295, overlap = 41.875
PHY-3002 : Step(168): len = 478979, overlap = 42.6875
PHY-3002 : Step(169): len = 475360, overlap = 39.6562
PHY-3002 : Step(170): len = 471706, overlap = 43.0312
PHY-3002 : Step(171): len = 468722, overlap = 43.5
PHY-3002 : Step(172): len = 465997, overlap = 42.4062
PHY-3002 : Step(173): len = 463839, overlap = 48.9062
PHY-3002 : Step(174): len = 461074, overlap = 46.5625
PHY-3002 : Step(175): len = 458676, overlap = 46.75
PHY-3002 : Step(176): len = 456645, overlap = 43.9688
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000313199
PHY-3002 : Step(177): len = 457870, overlap = 43.875
PHY-3002 : Step(178): len = 460520, overlap = 41.5
PHY-3002 : Step(179): len = 461148, overlap = 40.9688
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000546227
PHY-3002 : Step(180): len = 464201, overlap = 35.2812
PHY-3002 : Step(181): len = 474657, overlap = 31.0938
PHY-3002 : Step(182): len = 477179, overlap = 30.375
PHY-3002 : Step(183): len = 477019, overlap = 30.0625
PHY-3002 : Step(184): len = 477343, overlap = 28.375
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 47478, tnet num: 11216, tinst num: 10016, tnode num: 57423, tedge num: 77641.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 232.62 peak overflow 3.12
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 173/11218.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 588912, over cnt = 1920(5%), over = 6271, worst = 25
PHY-1001 : End global iterations;  0.462984s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (43.9%)

PHY-1001 : Congestion index: top1 = 62.59, top5 = 50.18, top10 = 44.40, top15 = 40.88.
PHY-1001 : End incremental global routing;  0.589782s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (50.3%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11216 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.412519s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (18.9%)

OPT-1001 : 8 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 9906 has valid locations, 77 needs to be replaced
PHY-3001 : design contains 10085 instances, 6214 luts, 3018 seqs, 723 slices, 139 macros(723 instances: 473 mslices 250 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 483002
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 46%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9391/11287.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 594872, over cnt = 1926(5%), over = 6305, worst = 25
PHY-1001 : End global iterations;  0.075518s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (62.1%)

PHY-1001 : Congestion index: top1 = 62.80, top5 = 50.31, top10 = 44.61, top15 = 41.03.
PHY-3001 : End congestion estimation;  0.221674s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (70.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 47721, tnet num: 11285, tinst num: 10085, tnode num: 57756, tedge num: 77989.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11285 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.192138s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (40.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(185): len = 482712, overlap = 0
PHY-3002 : Step(186): len = 482690, overlap = 0
PHY-3002 : Step(187): len = 482847, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 46%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 9400/11287.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 593808, over cnt = 1929(5%), over = 6328, worst = 25
PHY-1001 : End global iterations;  0.074404s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (63.0%)

PHY-1001 : Congestion index: top1 = 62.80, top5 = 50.30, top10 = 44.56, top15 = 41.02.
PHY-3001 : End congestion estimation;  0.228307s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (82.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11285 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.441112s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (42.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000548973
PHY-3002 : Step(188): len = 482807, overlap = 28.6562
PHY-3002 : Step(189): len = 482916, overlap = 28.5625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00109795
PHY-3002 : Step(190): len = 482965, overlap = 28.6562
PHY-3002 : Step(191): len = 483122, overlap = 28.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00219589
PHY-3002 : Step(192): len = 483127, overlap = 28.75
PHY-3002 : Step(193): len = 483190, overlap = 28.75
PHY-3001 : Final: Len = 483190, Over = 28.75
PHY-3001 : End incremental placement;  2.460966s wall, 1.031250s user + 0.000000s system = 1.031250s CPU (41.9%)

OPT-1001 : Total overflow 233.69 peak overflow 3.12
OPT-1001 : End high-fanout net optimization;  3.696997s wall, 1.406250s user + 0.015625s system = 1.421875s CPU (38.5%)

OPT-1001 : Current memory(MB): used = 518, reserve = 503, peak = 528.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9401/11287.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 594328, over cnt = 1915(5%), over = 6165, worst = 25
PHY-1002 : len = 625392, over cnt = 1165(3%), over = 2625, worst = 16
PHY-1002 : len = 639392, over cnt = 517(1%), over = 1222, worst = 16
PHY-1002 : len = 646872, over cnt = 243(0%), over = 525, worst = 12
PHY-1002 : len = 652560, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End global iterations;  0.633145s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (44.4%)

PHY-1001 : Congestion index: top1 = 51.64, top5 = 44.85, top10 = 41.08, top15 = 38.62.
OPT-1001 : End congestion update;  0.790480s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (51.4%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11285 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.354335s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (44.1%)

OPT-0007 : Start: WNS -3161 TNS -522149 NUM_FEPS 441
OPT-0007 : Iter 1: improved WNS -3161 TNS -351399 NUM_FEPS 441 with 45 cells processed and 3450 slack improved
OPT-0007 : Iter 2: improved WNS -3161 TNS -351349 NUM_FEPS 441 with 9 cells processed and 50 slack improved
OPT-1001 : End global optimization;  1.164421s wall, 0.562500s user + 0.000000s system = 0.562500s CPU (48.3%)

OPT-1001 : Current memory(MB): used = 518, reserve = 504, peak = 528.
OPT-1001 : End physical optimization;  5.878510s wall, 2.296875s user + 0.031250s system = 2.328125s CPU (39.6%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 6214 LUT to BLE ...
SYN-4008 : Packed 6214 LUT and 1269 SEQ to BLE.
SYN-4003 : Packing 1749 remaining SEQ's ...
SYN-4005 : Packed 1281 SEQ with LUT/SLICE
SYN-4006 : 3773 single LUT's are left
SYN-4006 : 468 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 6682/7847 primitive instances ...
PHY-3001 : End packing;  0.446977s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (52.4%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 4538 instances
RUN-1001 : 2203 mslices, 2203 lslices, 100 pads, 25 brams, 3 dsps
RUN-1001 : There are total 10268 nets
RUN-6004 WARNING: There are 1 nets with only 1 pin.
RUN-1001 : 5404 nets have 2 pins
RUN-1001 : 3428 nets have [3 - 5] pins
RUN-1001 : 849 nets have [6 - 10] pins
RUN-1001 : 330 nets have [11 - 20] pins
RUN-1001 : 249 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
PHY-3001 : design contains 4536 instances, 4406 slices, 139 macros(723 instances: 473 mslices 250 lslices)
PHY-3001 : Cell area utilization is 52%
PHY-3001 : After packing: Len = 501133, Over = 95.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 52%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5214/10268.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 646856, over cnt = 1141(3%), over = 1755, worst = 7
PHY-1002 : len = 651216, over cnt = 673(1%), over = 920, worst = 7
PHY-1002 : len = 658512, over cnt = 195(0%), over = 255, worst = 4
PHY-1002 : len = 660688, over cnt = 91(0%), over = 117, worst = 3
PHY-1002 : len = 662240, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.718832s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (32.6%)

PHY-1001 : Congestion index: top1 = 53.62, top5 = 45.42, top10 = 41.46, top15 = 38.95.
PHY-3001 : End congestion estimation;  0.907404s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (43.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 44857, tnet num: 10266, tinst num: 4536, tnode num: 52800, tedge num: 76027.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10266 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.310606s wall, 0.546875s user + 0.015625s system = 0.562500s CPU (42.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.45334e-05
PHY-3002 : Step(194): len = 495158, overlap = 104
PHY-3002 : Step(195): len = 491161, overlap = 101.75
PHY-3002 : Step(196): len = 488850, overlap = 103.5
PHY-3002 : Step(197): len = 487800, overlap = 110
PHY-3002 : Step(198): len = 487502, overlap = 118.5
PHY-3002 : Step(199): len = 487756, overlap = 121
PHY-3002 : Step(200): len = 487766, overlap = 121.5
PHY-3002 : Step(201): len = 488122, overlap = 121
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000129067
PHY-3002 : Step(202): len = 493257, overlap = 108.75
PHY-3002 : Step(203): len = 498171, overlap = 101.5
PHY-3002 : Step(204): len = 499796, overlap = 96.25
PHY-3002 : Step(205): len = 501033, overlap = 95.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000258134
PHY-3002 : Step(206): len = 507777, overlap = 89
PHY-3002 : Step(207): len = 513826, overlap = 79.75
PHY-3002 : Step(208): len = 519122, overlap = 76.5
PHY-3002 : Step(209): len = 520956, overlap = 77.25
PHY-3002 : Step(210): len = 522107, overlap = 71.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.842136s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (3.7%)

PHY-3001 : Trial Legalized: Len = 556578
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 51%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 483/10268.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 676800, over cnt = 1521(4%), over = 2546, worst = 8
PHY-1002 : len = 686376, over cnt = 894(2%), over = 1306, worst = 8
PHY-1002 : len = 697032, over cnt = 277(0%), over = 392, worst = 6
PHY-1002 : len = 701384, over cnt = 12(0%), over = 15, worst = 3
PHY-1002 : len = 701600, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.980548s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (20.7%)

PHY-1001 : Congestion index: top1 = 52.16, top5 = 45.79, top10 = 41.98, top15 = 39.50.
PHY-3001 : End congestion estimation;  1.190207s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (18.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10266 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.469062s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (26.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000158493
PHY-3002 : Step(211): len = 543983, overlap = 12.5
PHY-3002 : Step(212): len = 535677, overlap = 20.75
PHY-3002 : Step(213): len = 529006, overlap = 27.5
PHY-3002 : Step(214): len = 524025, overlap = 35
PHY-3002 : Step(215): len = 520841, overlap = 40.25
PHY-3002 : Step(216): len = 518576, overlap = 47.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000316986
PHY-3002 : Step(217): len = 524344, overlap = 41
PHY-3002 : Step(218): len = 527531, overlap = 38.25
PHY-3002 : Step(219): len = 529917, overlap = 36
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000633973
PHY-3002 : Step(220): len = 534672, overlap = 35.5
PHY-3002 : Step(221): len = 543432, overlap = 31.5
PHY-3002 : Step(222): len = 546639, overlap = 34
PHY-3002 : Step(223): len = 548251, overlap = 32
PHY-3002 : Step(224): len = 550027, overlap = 35.25
PHY-3002 : Step(225): len = 551495, overlap = 39.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010521s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 563955, Over = 0
PHY-3001 : Spreading special nets. 50 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.030264s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 75 instances has been re-located, deltaX = 16, deltaY = 39, maxDist = 2.
PHY-3001 : Final: Len = 564703, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 44857, tnet num: 10266, tinst num: 4536, tnode num: 52800, tedge num: 76027.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.026125s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (41.1%)

RUN-1004 : used memory is 495 MB, reserved memory is 492 MB, peak memory is 541 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 2140/10268.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 694240, over cnt = 1397(3%), over = 2178, worst = 6
PHY-1002 : len = 701752, over cnt = 761(2%), over = 1075, worst = 5
PHY-1002 : len = 710648, over cnt = 165(0%), over = 220, worst = 5
PHY-1002 : len = 712912, over cnt = 47(0%), over = 52, worst = 2
PHY-1002 : len = 713472, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.954966s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (39.3%)

PHY-1001 : Congestion index: top1 = 49.87, top5 = 43.45, top10 = 40.06, top15 = 37.77.
PHY-1001 : End incremental global routing;  1.159927s wall, 0.515625s user + 0.000000s system = 0.515625s CPU (44.5%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10266 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.462717s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (57.4%)

OPT-1001 : 1 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4433 has valid locations, 4 needs to be replaced
PHY-3001 : design contains 4539 instances, 4409 slices, 139 macros(723 instances: 473 mslices 250 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 565278
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 52%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9405/10271.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 714216, over cnt = 19(0%), over = 22, worst = 3
PHY-1002 : len = 714352, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 714392, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.252387s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (49.5%)

PHY-1001 : Congestion index: top1 = 49.87, top5 = 43.52, top10 = 40.10, top15 = 37.82.
PHY-3001 : End congestion estimation;  0.459873s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (47.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 44890, tnet num: 10269, tinst num: 4539, tnode num: 52842, tedge num: 76075.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.005976s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (18.6%)

RUN-1004 : used memory is 517 MB, reserved memory is 512 MB, peak memory is 546 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10269 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.454643s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (24.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(226): len = 565073, overlap = 0
PHY-3002 : Step(227): len = 565005, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 52%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 9401/10271.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 713832, over cnt = 13(0%), over = 14, worst = 2
PHY-1002 : len = 713864, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 713888, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.248018s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (6.3%)

PHY-1001 : Congestion index: top1 = 49.87, top5 = 43.46, top10 = 40.08, top15 = 37.78.
PHY-3001 : End congestion estimation;  0.458921s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (27.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10269 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.434215s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (46.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000712017
PHY-3002 : Step(228): len = 565097, overlap = 0
PHY-3002 : Step(229): len = 565097, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003977s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 565128, Over = 0
PHY-3001 : End spreading;  0.024821s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (63.0%)

PHY-3001 : Final: Len = 565128, Over = 0
PHY-3001 : End incremental placement;  3.074042s wall, 0.937500s user + 0.000000s system = 0.937500s CPU (30.5%)

OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : End high-fanout net optimization;  4.965181s wall, 1.828125s user + 0.000000s system = 1.828125s CPU (36.8%)

OPT-1001 : Current memory(MB): used = 555, reserve = 544, peak = 557.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9405/10271.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 714176, over cnt = 8(0%), over = 12, worst = 3
PHY-1002 : len = 714200, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.166561s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (18.8%)

PHY-1001 : Congestion index: top1 = 49.87, top5 = 43.54, top10 = 40.10, top15 = 37.79.
OPT-1001 : End congestion update;  0.370887s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (46.3%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10269 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.351156s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (44.5%)

OPT-0007 : Start: WNS -3205 TNS -253739 NUM_FEPS 307
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4437 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4539 instances, 4409 slices, 139 macros(723 instances: 473 mslices 250 lslices)
PHY-3001 : Cell area utilization is 52%
PHY-3001 : Initial: Len = 573546, Over = 0
PHY-3001 : Spreading special nets. 16 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.026358s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (59.3%)

PHY-3001 : 22 instances has been re-located, deltaX = 1, deltaY = 20, maxDist = 1.
PHY-3001 : Final: Len = 573778, Over = 0
PHY-3001 : End incremental legalization;  0.202186s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (46.4%)

OPT-0007 : Iter 1: improved WNS -3155 TNS -170326 NUM_FEPS 293 with 84 cells processed and 17260 slack improved
OPT-0007 : Iter 2: improved WNS -3155 TNS -170326 NUM_FEPS 293 with 0 cells processed and 0 slack improved
OPT-1001 : End path based optimization;  1.100358s wall, 0.500000s user + 0.015625s system = 0.515625s CPU (46.9%)

OPT-1001 : Current memory(MB): used = 555, reserve = 544, peak = 557.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10269 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.342553s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (63.9%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9068/10271.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 722360, over cnt = 117(0%), over = 157, worst = 8
PHY-1002 : len = 722672, over cnt = 57(0%), over = 63, worst = 3
PHY-1002 : len = 723072, over cnt = 21(0%), over = 23, worst = 2
PHY-1002 : len = 723176, over cnt = 13(0%), over = 13, worst = 1
PHY-1002 : len = 723392, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.513010s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (54.8%)

PHY-1001 : Congestion index: top1 = 49.83, top5 = 43.87, top10 = 40.36, top15 = 38.16.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10269 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.360316s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (43.4%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS -3155 TNS -179029 NUM_FEPS 293
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 49.379310
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack -3155ps with logic level 2 and starts from PAD
RUN-1001 :   0 HFN exist on timing critical paths out of 10271 nets
RUN-1001 :   0 long nets exist on timing critical paths out of 10271 nets
OPT-1001 : End physical optimization;  8.696653s wall, 3.546875s user + 0.031250s system = 3.578125s CPU (41.1%)

RUN-1003 : finish command "place" in  28.574981s wall, 9.921875s user + 0.421875s system = 10.343750s CPU (36.2%)

RUN-1004 : used memory is 473 MB, reserved memory is 468 MB, peak memory is 557 MB
RUN-1002 : start command "export_db m0soc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db m0soc_place.db" in  1.147545s wall, 0.703125s user + 0.015625s system = 0.718750s CPU (62.6%)

RUN-1004 : used memory is 477 MB, reserved memory is 472 MB, peak memory is 557 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 18 thread(s)
RUN-1001 : There are total 4541 instances
RUN-1001 : 2203 mslices, 2206 lslices, 100 pads, 25 brams, 3 dsps
RUN-1001 : There are total 10271 nets
RUN-6004 WARNING: There are 1 nets with only 1 pin.
RUN-1001 : 5402 nets have 2 pins
RUN-1001 : 3431 nets have [3 - 5] pins
RUN-1001 : 848 nets have [6 - 10] pins
RUN-1001 : 332 nets have [11 - 20] pins
RUN-1001 : 250 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 44890, tnet num: 10269, tinst num: 4539, tnode num: 52842, tedge num: 76075.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 2203 mslices, 2206 lslices, 100 pads, 25 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10269 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 693944, over cnt = 1416(4%), over = 2320, worst = 8
PHY-1002 : len = 702240, over cnt = 800(2%), over = 1191, worst = 6
PHY-1002 : len = 712952, over cnt = 167(0%), over = 239, worst = 6
PHY-1002 : len = 715352, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.723406s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (51.8%)

PHY-1001 : Congestion index: top1 = 49.01, top5 = 43.51, top10 = 40.14, top15 = 37.91.
PHY-1001 : End global routing;  0.919635s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (52.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 558, reserve = 549, peak = 558.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SWCLK_dup_1 will be routed on clock mesh
PHY-1001 : net clk_dup_11 will be routed on clock mesh
PHY-1001 : net clk_148m_vga_dup_1 will be routed on clock mesh
PHY-1001 : net sd_reader/clk will be routed on clock mesh
PHY-1001 : net sdram_top_inst/clk_out will be routed on clock mesh
PHY-1001 : net sdram_top_inst/fifo_ctrl_inst/sys_clk will be routed on clock mesh
PHY-5010 WARNING: Net sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/rd_to_wr_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/rd_to_wr_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 811, reserve = 804, peak = 811.
PHY-1001 : End build detailed router design. 2.795641s wall, 1.578125s user + 0.015625s system = 1.593750s CPU (57.0%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 124744, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.447261s wall, 0.750000s user + 0.000000s system = 0.750000s CPU (51.8%)

PHY-1001 : Current memory(MB): used = 845, reserve = 838, peak = 845.
PHY-1001 : End phase 1; 1.452860s wall, 0.750000s user + 0.000000s system = 0.750000s CPU (51.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 55% nets.
PHY-1001 : Routed 70% nets.
PHY-1001 : Routed 93% nets.
PHY-1022 : len = 1.87796e+06, over cnt = 901(0%), over = 907, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 849, reserve = 841, peak = 849.
PHY-1001 : End initial routed; 26.727875s wall, 16.843750s user + 0.203125s system = 17.046875s CPU (63.8%)

PHY-1001 : Update timing.....
PHY-1001 : 257/9639(2%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -4.331   |  -973.561  |  365  
RUN-1001 :   Hold   |   0.112   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 1.588218s wall, 0.937500s user + 0.000000s system = 0.937500s CPU (59.0%)

PHY-1001 : Current memory(MB): used = 854, reserve = 847, peak = 854.
PHY-1001 : End phase 2; 28.316157s wall, 17.781250s user + 0.203125s system = 17.984375s CPU (63.5%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 26 pins with SWNS -4.220ns STNS -971.978ns FEP 365.
PHY-1001 : End OPT Iter 1; 0.198359s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (70.9%)

PHY-1022 : len = 1.87794e+06, over cnt = 920(0%), over = 926, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.317014s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (88.7%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.84473e+06, over cnt = 260(0%), over = 261, worst = 2, crit = 0
PHY-1001 : End DR Iter 1; 1.574177s wall, 1.218750s user + 0.000000s system = 1.218750s CPU (77.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.83918e+06, over cnt = 57(0%), over = 57, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.435525s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (71.8%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.83909e+06, over cnt = 9(0%), over = 9, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.142643s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (65.7%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 1.83869e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 4; 0.115767s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (54.0%)

PHY-1001 : Update timing.....
PHY-1001 : 251/9639(2%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -4.220   |  -972.390  |  365  
RUN-1001 :   Hold   |   0.112   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 1.571212s wall, 0.843750s user + 0.000000s system = 0.843750s CPU (53.7%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 306 feed throughs used by 153 nets
PHY-1001 : End commit to database; 1.133243s wall, 0.671875s user + 0.000000s system = 0.671875s CPU (59.3%)

PHY-1001 : Current memory(MB): used = 923, reserve = 919, peak = 923.
PHY-1001 : End phase 3; 5.482201s wall, 3.625000s user + 0.000000s system = 3.625000s CPU (66.1%)

PHY-1001 : ===== Detail Route Phase 4 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 27 pins with SWNS -4.220ns STNS -971.611ns FEP 365.
PHY-1001 : End OPT Iter 1; 0.258328s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (48.4%)

PHY-1022 : len = 1.83871e+06, over cnt = 3(0%), over = 3, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.391826s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (51.8%)

PHY-0007 : Phase: 4; Congestion: {, , , }; Timing: {-4.220ns, -971.611ns, 365}
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.8387e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 1; 0.101630s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (61.5%)

PHY-1001 : Update timing.....
PHY-1001 : 251/9639(2%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -4.220   |  -971.733  |  365  
RUN-1001 :   Hold   |   0.112   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 1.618944s wall, 0.843750s user + 0.000000s system = 0.843750s CPU (52.1%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 308 feed throughs used by 155 nets
PHY-1001 : End commit to database; 1.206372s wall, 0.812500s user + 0.000000s system = 0.812500s CPU (67.4%)

PHY-1001 : Current memory(MB): used = 930, reserve = 926, peak = 930.
PHY-1001 : End phase 4; 3.344615s wall, 1.953125s user + 0.000000s system = 1.953125s CPU (58.4%)

PHY-1003 : Routed, final wirelength = 1.8387e+06
PHY-1001 : Current memory(MB): used = 933, reserve = 929, peak = 933.
PHY-1001 : End export database. 0.032652s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (47.9%)

PHY-1001 : End detail routing;  41.650586s wall, 25.812500s user + 0.218750s system = 26.031250s CPU (62.5%)

RUN-1003 : finish command "route" in  43.946129s wall, 27.093750s user + 0.218750s system = 27.312500s CPU (62.1%)

RUN-1004 : used memory is 879 MB, reserved memory is 873 MB, peak memory is 933 MB
RUN-1002 : start command "report_area -io_info -file m0soc_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        45
  #input                   11
  #output                  32
  #inout                    2

Utilization Statistics
#lut                     8044   out of  19600   41.04%
#reg                     3159   out of  19600   16.12%
#le                      8510
  #lut only              5351   out of   8510   62.88%
  #reg only               466   out of   8510    5.48%
  #lut&reg               2693   out of   8510   31.65%
#dsp                        3   out of     29   10.34%
#bram                      17   out of     64   26.56%
  #bram9k                  17
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       45   out of    188   23.94%
  #ireg                     5
  #oreg                     6
  #treg                     1
#pll                        1   out of      4   25.00%
#gclk                       0   out of     16    0.00%

Clock Resource Statistics
Index     ClockNet                                 Type               DriverType         Driver                         Fanout
#1        clk_dup_11                               GCLK               io                 clk_syn_12.di                  1646
#2        sdram_top_inst/fifo_ctrl_inst/sys_clk    GCLK               pll                clk_gen_inst/pll_inst.clkc4    252
#3        sd_reader/clk                            GCLK               pll                clk_gen_inst/pll_inst.clkc1    250
#4        SWCLK_dup_1                              GCLK               io                 SWCLK_syn_2.di                 77
#5        clk_148m_vga_dup_1                       GCLK               pll                clk_gen_inst/pll_inst.clkc3    59
#6        sdram_top_inst/clk_out                   GCLK               pll                clk_gen_inst/pll_inst.clkc0    0


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
      RSTn          INPUT        G11        LVCMOS33          N/A          PULLUP       NONE     
     SWCLK          INPUT         F9        LVCMOS25          N/A           N/A         NONE     
      clk           INPUT        K14        LVCMOS33          N/A          PULLUP       NONE     
     col[3]         INPUT        G12        LVTTL33           N/A          PULLUP       NONE     
     col[2]         INPUT        J13        LVTTL33           N/A          PULLUP       NONE     
     col[1]         INPUT        L12        LVTTL33           N/A          PULLUP       NONE     
     col[0]         INPUT        H14        LVTTL33           N/A          PULLUP       NONE     
     sddat0         INPUT         P1        LVCMOS33          N/A          PULLUP       IREG     
     sddat1         INPUT         N1        LVCMOS33          N/A          PULLUP       IREG     
     sddat2         INPUT         R2        LVCMOS33          N/A          PULLUP       IREG     
     sddat3         INPUT         R1        LVCMOS33          N/A          PULLUP       IREG     
     LED[3]        OUTPUT         N4        LVCMOS33           8            NONE        OREG     
     LED[2]        OUTPUT         N3        LVCMOS33           8            NONE        OREG     
     LED[1]        OUTPUT         M4        LVCMOS33           8            NONE        OREG     
     LED[0]        OUTPUT         M3        LVCMOS33           8            NONE        OREG     
  clk_148m_vga     OUTPUT         H2        LVCMOS33           8            NONE        NONE     
    rgb_b[7]       OUTPUT         C1        LVCMOS33           8            NONE        NONE     
    rgb_b[6]       OUTPUT         D1        LVCMOS33           8            NONE        NONE     
    rgb_b[5]       OUTPUT         E2        LVCMOS33           8            NONE        NONE     
    rgb_b[4]       OUTPUT         G3        LVCMOS33           8            NONE        NONE     
    rgb_b[3]       OUTPUT         E1        LVCMOS33           8            NONE        NONE     
    rgb_b[2]       OUTPUT         F2        LVCMOS33           8            NONE        NONE     
    rgb_b[1]       OUTPUT         F1        LVCMOS33           8            NONE        NONE     
    rgb_b[0]       OUTPUT         G1        LVCMOS33           8            NONE        NONE     
    rgb_g[7]       OUTPUT         H5        LVCMOS33           8            NONE        NONE     
    rgb_g[6]       OUTPUT         H1        LVCMOS33           8            NONE        NONE     
    rgb_g[5]       OUTPUT         J6        LVCMOS33           8            NONE        NONE     
    rgb_g[4]       OUTPUT         H3        LVCMOS33           8            NONE        NONE     
    rgb_g[3]       OUTPUT         J1        LVCMOS33           8            NONE        NONE     
    rgb_g[2]       OUTPUT         K1        LVCMOS33           8            NONE        NONE     
    rgb_g[1]       OUTPUT         K2        LVCMOS33           8            NONE        NONE     
    rgb_g[0]       OUTPUT         L1        LVCMOS33           8            NONE        NONE     
    rgb_r[7]       OUTPUT         K6        LVCMOS33           8            NONE        NONE     
    rgb_r[6]       OUTPUT         K3        LVCMOS33           8            NONE        NONE     
    rgb_r[5]       OUTPUT         K5        LVCMOS33           8            NONE        NONE     
    rgb_r[4]       OUTPUT         L4        LVCMOS33           8            NONE        NONE     
    rgb_r[3]       OUTPUT         M1        LVCMOS33           8            NONE        NONE     
    rgb_r[2]       OUTPUT         M2        LVCMOS33           8            NONE        NONE     
    rgb_r[1]       OUTPUT         L3        LVCMOS33           8            NONE        NONE     
    rgb_r[0]       OUTPUT         L5        LVCMOS33           8            NONE        NONE     
     sdclk         OUTPUT         M9        LVCMOS33           8            NONE        OREG     
     vga_hs        OUTPUT         J3        LVCMOS33           8            NONE        NONE     
     vga_vs        OUTPUT         J4        LVCMOS33           8            NONE        NONE     
     SWDIO          INOUT        H16        LVCMOS33           8            N/A         IREG     
     sdcmd          INOUT         P2        LVCMOS33           8           PULLUP     OREG;TREG  
      dm0          OUTPUT        S14        LVCMOS25           8            NONE        NONE     
      cke          OUTPUT        S18        LVCMOS25           8            NONE        NONE     
      we_n         OUTPUT        S19        LVCMOS25           8            NONE        NONE     
     cas_n         OUTPUT        S20        LVCMOS25           8            NONE        NONE     
     ras_n         OUTPUT        S21        LVCMOS25           8            NONE        NONE     
      cs_n         OUTPUT        S22        LVCMOS25           8            NONE        NONE     
    addr[9]        OUTPUT        S23        LVCMOS25           8            NONE        NONE     
    addr[8]        OUTPUT        S24        LVCMOS25           8            NONE        NONE     
    addr[7]        OUTPUT        S25        LVCMOS25           8            NONE        NONE     
    addr[6]        OUTPUT        S26        LVCMOS25           8            NONE        NONE     
    addr[5]        OUTPUT        S27        LVCMOS25           8            NONE        NONE     
    addr[4]        OUTPUT        S28        LVCMOS25           8            NONE        NONE     
      dm2          OUTPUT        S29        LVCMOS25           8            NONE        NONE     
      dm3          OUTPUT        S61        LVCMOS25           8            NONE        NONE     
    addr[3]        OUTPUT        S64        LVCMOS25           8            NONE        NONE     
    addr[2]        OUTPUT        S65        LVCMOS25           8            NONE        NONE     
    addr[1]        OUTPUT        S66        LVCMOS25           8            NONE        NONE     
    addr[0]        OUTPUT        S67        LVCMOS25           8            NONE        NONE     
    addr[10]       OUTPUT        S68        LVCMOS25           8            NONE        NONE     
     ba[0]         OUTPUT        S69        LVCMOS25           8            NONE        NONE     
     ba[1]         OUTPUT        S70        LVCMOS25           8            NONE        NONE     
      clk          OUTPUT        S73        LVCMOS25           8            NONE        NONE     
      dm1          OUTPUT        S76        LVCMOS25           8            NONE        NONE     
     dq[0]          INOUT         S1        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[6]          INOUT        S11        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[7]          INOUT        S12        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[1]          INOUT         S2        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[23]         INOUT        S31        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[22]         INOUT        S32        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[21]         INOUT        S35        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[20]         INOUT        S36        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[19]         INOUT        S37        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[18]         INOUT        S38        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[17]         INOUT        S41        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[16]         INOUT        S42        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[31]         INOUT        S48        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[30]         INOUT        S49        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[2]          INOUT         S5        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[29]         INOUT        S52        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[28]         INOUT        S53        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[27]         INOUT        S54        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[26]         INOUT        S55        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[25]         INOUT        S58        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[24]         INOUT        S59        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[3]          INOUT         S6        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[4]          INOUT         S7        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[8]          INOUT        S78        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[9]          INOUT        S79        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[5]          INOUT         S8        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[10]         INOUT        S82        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[11]         INOUT        S83        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[12]         INOUT        S84        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[13]         INOUT        S85        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[14]         INOUT        S88        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[15]         INOUT        S89        LVCMOS25           8           PULLUP     IREG;TREG  

Report Hierarchy Area:
+----------------------------------------------------------------------------------------------------------------------------------+
|Instance                    |Module                                          |le     |lut     |ripple  |seq     |bram    |dsp     |
+----------------------------------------------------------------------------------------------------------------------------------+
|top                         |CortexM0_SoC                                    |8510   |7321    |723     |3171    |25      |3       |
|  ISP                       |AHBISP                                          |1385   |723     |339     |765     |8       |0       |
|    u_5X5Window             |slidingWindow_5X5                               |601    |244     |145     |339     |8       |0       |
|      u_fifo_1              |fifo_buf                                        |70     |25      |18      |43      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                              |5      |0       |0       |5       |2       |0       |
|      u_fifo_2              |fifo_buf                                        |67     |27      |18      |42      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                              |8      |4       |0       |8       |2       |0       |
|      u_fifo_3              |fifo_buf                                        |67     |30      |18      |41      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                              |8      |6       |0       |8       |2       |0       |
|      u_fifo_4              |fifo_buf                                        |68     |31      |18      |42      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                              |5      |5       |0       |5       |2       |0       |
|    u_bypass                |bypass                                          |127    |87      |40      |34      |0       |0       |
|    u_demosaic              |demosaic                                        |448    |220     |142     |288     |0       |0       |
|      u1_conv_mask5         |conv_mask5                                      |104    |43      |31      |74      |0       |0       |
|      u2_conv_mask5         |conv_mask5                                      |84     |45      |27      |56      |0       |0       |
|      u_conv_mask4          |conv_mask4                                      |75     |34      |27      |49      |0       |0       |
|      u_conv_mask6          |conv_mask6                                      |85     |39      |33      |66      |0       |0       |
|    u_gamma                 |gamma                                           |31     |31      |0       |13      |0       |0       |
|      u_blue_gamma_rom      |gamma_rom                                       |12     |12      |0       |6       |0       |0       |
|      u_green_gamma_rom     |gamma_rom                                       |13     |13      |0       |5       |0       |0       |
|      u_red_gamma_rom       |gamma_rom                                       |6      |6       |0       |2       |0       |0       |
|  Interconncet              |AHBlite_Interconnect                            |16     |9       |7       |6       |0       |0       |
|    SlaveMUX                |AHBlite_SlaveMUX                                |16     |9       |7       |6       |0       |0       |
|  RAMCODE_Interface         |AHBlite_Block_RAM                               |8      |8       |0       |7       |0       |0       |
|  RAMDATA_Interface         |AHBlite_Block_RAM                               |34     |34      |0       |16      |0       |0       |
|  RAM_CODE                  |Block_RAM                                       |4      |4       |0       |1       |4       |0       |
|  RAM_DATA                  |Block_RAM                                       |6      |6       |0       |1       |4       |0       |
|  U_APB_GPIO                |APB_GPIO                                        |3      |3       |0       |2       |0       |0       |
|  U_APB_SDCARD_CONTROL      |APB_SDCARD_CONTROL                              |26     |19      |0       |22      |0       |0       |
|  U_APB_VGA_CONTROL         |APB_VGA_CONTROL                                 |7      |7       |0       |4       |0       |0       |
|  U_sdram                   |SDRAM                                           |0      |0       |0       |0       |0       |0       |
|  ahb_to_apb                |cmsdk_ahb_to_apb                                |10     |10      |0       |7       |0       |0       |
|  clk_gen_inst              |clk_gen                                         |0      |0       |0       |0       |0       |0       |
|  fifo                      |sd2isp_fifo                                     |136    |78      |18      |106     |1       |0       |
|    ram_inst                |ram_infer_sd2isp_fifo                           |6      |0       |0       |6       |1       |0       |
|    rd_to_wr_cross_inst     |fifo_cross_domain_addr_process_al_sd2isp_fifo   |37     |28      |0       |37      |0       |0       |
|    wr_to_rd_cross_inst     |fifo_cross_domain_addr_process_al_sd2isp_fifo   |36     |26      |0       |36      |0       |0       |
|  kb                        |Keyboard                                        |92     |76      |16      |44      |0       |0       |
|  sd_reader                 |sd_reader                                       |718    |599     |100     |347     |0       |0       |
|    u_sdcmd_ctrl            |sdcmd_ctrl                                      |299    |254     |34      |156     |0       |0       |
|  sdram_top_inst            |sdram_top                                       |785    |590     |121     |414     |8       |0       |
|    fifo_ctrl_inst          |fifo_ctrl                                       |438    |289     |75      |289     |8       |0       |
|      rd_fifo_data          |fifo_data_out                                   |148    |105     |21      |116     |4       |0       |
|        ram_inst            |ram_infer_fifo_data_out                         |16     |16      |0       |16      |4       |0       |
|        rd_to_wr_cross_inst |fifo_cross_domain_addr_process_al_fifo_data_out |41     |26      |0       |41      |0       |0       |
|        wr_to_rd_cross_inst |fifo_cross_domain_addr_process_al_fifo_data_out |36     |29      |0       |36      |0       |0       |
|      wr_fifo_data          |fifo_data                                       |171    |89      |30      |131     |4       |0       |
|        ram_inst            |ram_infer_fifo_data                             |29     |10      |0       |29      |4       |0       |
|        rd_to_wr_cross_inst |fifo_cross_domain_addr_process_al_fifo_data     |35     |21      |0       |35      |0       |0       |
|        wr_to_rd_cross_inst |fifo_cross_domain_addr_process_al_fifo_data     |37     |23      |0       |37      |0       |0       |
|    sdram_ctrl_inst         |sdram_ctrl                                      |347    |301     |46      |125     |0       |0       |
|      sdram_a_ref_inst      |sdram_a_ref                                     |55     |43      |12      |20      |0       |0       |
|      sdram_arbit_inst      |sdram_arbit                                     |71     |71      |0       |15      |0       |0       |
|      sdram_init_inst       |sdram_init                                      |42     |38      |4       |28      |0       |0       |
|      sdram_read_inst       |sdram_read                                      |105    |87      |18      |33      |0       |0       |
|      sdram_write_inst      |sdram_write                                     |74     |62      |12      |29      |0       |0       |
|  u_logic                   |cortexm0ds_logic                                |5040   |4988    |51      |1352    |0       |3       |
|  vga_ctrl_inst             |vga_ctrl                                        |152    |85      |65      |26      |0       |0       |
+----------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       5356  
    #2          2       2130  
    #3          3       702   
    #4          4       599   
    #5        5-10      895   
    #6        11-50     516   
    #7       51-100      17   
    #8       101-500     2    
  Average     3.16            

RUN-1002 : start command "export_db m0soc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db m0soc_pr.db" in  1.406346s wall, 1.609375s user + 0.015625s system = 1.625000s CPU (115.5%)

RUN-1004 : used memory is 880 MB, reserved memory is 875 MB, peak memory is 936 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 44890, tnet num: 10269, tinst num: 4539, tnode num: 52842, tedge num: 76075.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file m0soc_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 10269 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 5. Number of clock nets = 6 (1 unconstrainted).
TMR-5009 WARNING: No clock constraint on 1 clock net(s): 
		SWCLK_dup_1
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in m0soc_phy.timing, timing summary in m0soc_phy.tsm.
RUN-1002 : start command "export_bid m0soc_inst.bid"
PRG-1000 : <!-- HMAC is: dce11d0d02977cd4086fb4622185ca6673c71ea4425c8d079f00dcf7e8aec57f -->
RUN-1002 : start command "bitgen -bit m0soc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 18 threads.
BIT-1002 : Init instances completely, inst num: 4539
BIT-1002 : Init pips with 18 threads.
BIT-1002 : Init pips completely, net num: 10271, pip num: 118806
BIT-1002 : Init feedthrough with 18 threads.
BIT-1002 : Init feedthrough completely, num: 308
BIT-1003 : Multithreading accelaration with 18 threads.
BIT-1003 : Generate bitstream completely, there are 3111 valid insts, and 322155 bits set as '1'.
BIT-1004 : the usercode register value: 00000000110000010000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file m0soc.bit.
RUN-1003 : finish command "bitgen -bit m0soc.bit" in  16.987574s wall, 90.218750s user + 1.000000s system = 91.218750s CPU (537.0%)

RUN-1004 : used memory is 936 MB, reserved memory is 936 MB, peak memory is 1105 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240516_211504.log"
