$date
	Wed Jan 21 20:34:38 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module PC_tb $end
$var wire 32 ! t_pc_out [31:0] $end
$var reg 1 " t_clk $end
$var reg 32 # t_pc_in [31:0] $end
$var reg 1 $ t_res $end
$scope module uut $end
$var wire 1 " CLK $end
$var wire 32 % PC_input [31:0] $end
$var wire 1 $ reset $end
$var reg 32 & PC_output [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
b1100100 %
0$
b1100100 #
0"
bx !
$end
#5
b0 !
b0 &
1"
#10
0"
#12
1$
#15
b1100100 !
b1100100 &
1"
#20
0"
#22
b11001000 #
b11001000 %
#25
b11001000 !
b11001000 &
1"
#30
0"
#32
b100101100 #
b100101100 %
#35
b100101100 !
b100101100 &
1"
#40
0"
#45
1"
#50
0"
#55
1"
#60
0"
#62
