# RTL design and Synthesis Using Sky130

This week is focussed on verilog RTL design, simulation, synthesis and optimization.

### **Table of Contents**
<details>
  <summary> Day 1- Introduction to verilog RTL design and Synthesis<a href="Day 1/README.md"> Day 1/README.md</a></summary>

  - Introduction to open-source simulator iverilog
  - Labs using iverilog and gtkwave
  - Introduction to Yosys and Logic synthesis
  - Labs using Yosys and Sky 130 PDKs

</details>
<details>
  <summary> Day 2- Timing libs, hierachical vs flat synthesis and efficient flop coding styles</summary>

  - Introduction to timing .libs
  - Hierachical vs Flat synthesis
  - Various Flop coding styles and optimization
    
</details>
<details>
  <summary> Day 3- Combinational and sequential optimizations</summary>

  - Introduction to optimizations
  - Combinational logic optimizations
  - Sequential logic optimizations
  - Sequential optimizations for unused outputs
  
</details>
<details>
  <summary> Day 4- GLS,blocking vs non-blocking and Synthesis-Simulation mismatch</summary>

  - GLS, Synthesis-simulation mismatch and blocking/Non-blocking statements
  - Labs on GLS and synthesis-simulation Mismatch
  - Labs on synth-sim mismatch for blocking statement

</details>
<details>
  <summary> Day 5- Optimization in synthesis</summary>
  
  - If case constructs
  - Labs on "Incomplete if Case"
  - Labs on "Incomplete overlapping Case"
  - for loop and for generate
  - Labs on "for loop" and "for generate"
  
</details>
  
Each day's README includes:
  - Clear explanation of the day's concepts
  - Step-by-step practical labs with code and screenshots



