<!-- set: ai sw=1 ts=1 sta et -->
<pb_type name="BLK_TL-PIO" capacity="2" xmlns:xi="http://www.w3.org/2001/XInclude">
 <!-- SB_IO inputs   -->
 <output name="D_IN" num_pins="2"/>

 <!-- SB_IO outputs -->
 <input  name="D_OUT" num_pins="2"/>

 <!-- Control signals -->
 <input  name="OUT_ENB" num_pins="1"/>

 <input  name="CEN"     num_pins="1"/>
 <clock  name="INCLK"   num_pins="1"/>
 <clock  name="OUTCLK"  num_pins="1"/>
 <input  name="LATCH"   num_pins="1"/>

 <output name="PACKAGE_PIN" num_pins="1"/>

 <!-- IO operating as an output -->
 <mode name="PAD_IS_OUTPUT">
  <pb_type name="PAD" num_pb="1">
   <input name="D_OUT" num_pins="2"/>
   <pb_type name="output" blif_model=".output" num_pb="1">
    <input name="outpad" num_pins="1"/>
   </pb_type>
   <interconnect>
    <mux name="D_OUT" input="PAD.D_OUT[0]" output="output.outpad"/>
   </interconnect>
   <metadata>
    <meta name="hlc_property">disable_pull_up</meta>
    <meta name="hlc_property">output_pin_type = simple_output_pin</meta>
    <meta name="hlc_property">input_pin_type = simple_input_pin</meta>
   </metadata>
  </pb_type>

  <interconnect>
   <!-- SB_IO outputs -->
   <direct name="D_OUT[0]" input="BLK_TL-PIO.D_OUT[0]" output="PAD.D_OUT[0]" />
   <direct name="D_OUT[1]" input="BLK_TL-PIO.D_OUT[1]" output="PAD.D_OUT[1]" />
  </interconnect>
 </mode>

 <!-- IO operating as an input -->
 <mode name="PAD_IS_INPUT">
  <pb_type name="PAD" num_pb="1">
   <output name="D_IN" num_pins="2"/>
   <output name="PIN"  num_pins="1"/>
   <pb_type name="input" blif_model=".input" num_pb="1">
    <output name="inpad" num_pins="1"/>
   </pb_type>
   <interconnect>
    <direct name="D_IN[0]" input="input.inpad" output="PAD.D_IN[0]"/>
    <direct name="PIN"     input="input.inpad" output="PAD.PIN"    />
   </interconnect>
   <metadata>
    <meta name="hlc_property">disable_pull_up</meta>
    <meta name="hlc_property">enable_input</meta>
    <meta name="hlc_property">input_pin_type = simple_input_pin</meta>
   </metadata>
  </pb_type>

  <interconnect>
   <!-- SB_IO inputs -->
   <direct name="D_IN[0]" input="PAD.D_IN[0]" output="BLK_TL-PIO.D_IN[0]"    />
   <direct name="D_IN[1]" input="PAD.D_IN[1]" output="BLK_TL-PIO.D_IN[1]"    />
   <direct name="PIN"    input="PAD.PIN"     output="BLK_TL-PIO.PACKAGE_PIN" />
  </interconnect>

 </mode>

 <metadata>
  <meta name="hlc_cell">io</meta>
  <meta name="hlc_tile">io_tile</meta>
 </metadata>

 <pinlocations pattern="custom">
  <loc side="right" xoffset="0" yoffset="0">
   BLK_TL-PIO.D_IN
   BLK_TL-PIO.D_OUT
   BLK_TL-PIO.OUT_ENB
   BLK_TL-PIO.CEN
   BLK_TL-PIO.INCLK
   BLK_TL-PIO.OUTCLK
   BLK_TL-PIO.LATCH
   BLK_TL-PIO.PACKAGE_PIN
  </loc>
 </pinlocations>
 <fc in_type="frac" in_val="1.0" out_type="frac" out_val="1.0" />
</pb_type>
