Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Thu Dec 26 13:43:59 2024
| Host         : ArchLaptop running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule     Severity  Description                   Violations  
-------  --------  ----------------------------  ----------  
LUTAR-1  Warning   LUT drives async reset alert  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.964        0.000                      0                 4906        0.110        0.000                      0                 4906        3.000        0.000                       0                  1605  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)       Period(ns)      Frequency(MHz)
-----          ------------       ----------      --------------
sys_clk_pin    {0.000 5.000}      10.000          100.000         
  clkfb        {0.000 5.000}      10.000          100.000         
  internalClk  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                      3.000        0.000                       0                     1  
  clkfb                                                                                                                                                          8.751        0.000                       0                     2  
  internalClk        0.964        0.000                      0                 3403        0.110        0.000                      0                 3403        8.750        0.000                       0                  1602  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  internalClk        internalClk             14.057        0.000                      0                 1503        0.583        0.000                      0                 1503  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clkfb                       
(none)        internalClk                 
(none)                      internalClk   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { externalClk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  ClockGenerator/mmcm_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  ClockGenerator/mmcm_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ClockGenerator/mmcm_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ClockGenerator/mmcm_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ClockGenerator/mmcm_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ClockGenerator/mmcm_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfb
  To Clock:  clkfb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ClockGenerator/mmcm_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  ClockGenerator/mmcm_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  ClockGenerator/mmcm_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  ClockGenerator/mmcm_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  ClockGenerator/mmcm_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  internalClk
  To Clock:  internalClk

Setup :            0  Failing Endpoints,  Worst Slack        0.964ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.110ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.964ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/procState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/ALU_inst/flagsReg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        18.942ns  (logic 4.976ns (26.270%)  route 13.966ns (73.730%))
  Logic Levels:           20  (CARRY4=3 LUT2=3 LUT3=2 LUT4=3 LUT5=2 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.748ns = ( 25.748 - 20.000 ) 
    Source Clock Delay      (SCD):    6.102ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=1600, routed)        1.565     6.102    CPU_Core_inst/CU/CLK
    SLICE_X34Y1          FDCE                                         r  CPU_Core_inst/CU/procState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y1          FDCE (Prop_fdce_C_Q)         0.518     6.620 r  CPU_Core_inst/CU/procState_reg[1]/Q
                         net (fo=35, routed)          1.009     7.629    CPU_Core_inst/CU/procState_reg_n_0_[1]
    SLICE_X38Y0          LUT4 (Prop_lut4_I2_O)        0.124     7.753 r  CPU_Core_inst/CU/resultReg[0]_i_4/O
                         net (fo=44, routed)          0.659     8.413    CPU_Core_inst/CU/resultReg[0]_i_4_n_0
    SLICE_X40Y1          LUT2 (Prop_lut2_I1_O)        0.150     8.563 r  CPU_Core_inst/CU/flagsReg[1]_i_25/O
                         net (fo=129, routed)         1.711    10.274    CPU_Core_inst/RegisterFile_inst/operand2Sel[0]
    SLICE_X28Y24         LUT6 (Prop_lut6_I4_O)        0.326    10.600 r  CPU_Core_inst/RegisterFile_inst/resultReg[30]_i_217/O
                         net (fo=1, routed)           0.000    10.600    CPU_Core_inst/RegisterFile_inst/resultReg[30]_i_217_n_0
    SLICE_X28Y24         MUXF7 (Prop_muxf7_I1_O)      0.217    10.817 r  CPU_Core_inst/RegisterFile_inst/resultReg_reg[30]_i_163/O
                         net (fo=1, routed)           0.000    10.817    CPU_Core_inst/RegisterFile_inst/resultReg_reg[30]_i_163_n_0
    SLICE_X28Y24         MUXF8 (Prop_muxf8_I1_O)      0.094    10.911 r  CPU_Core_inst/RegisterFile_inst/resultReg_reg[30]_i_123/O
                         net (fo=1, routed)           1.130    12.040    CPU_Core_inst/CU/resultReg[26]_i_25_0
    SLICE_X28Y15         LUT6 (Prop_lut6_I5_O)        0.316    12.356 r  CPU_Core_inst/CU/resultReg[30]_i_97/O
                         net (fo=9, routed)           1.604    13.960    CPU_Core_inst/CU/operand2[26]
    SLICE_X2Y13          LUT2 (Prop_lut2_I0_O)        0.150    14.110 r  CPU_Core_inst/CU/resultReg[26]_i_27/O
                         net (fo=4, routed)           1.381    15.492    CPU_Core_inst/CU/resultReg[26]_i_27_n_0
    SLICE_X8Y13          LUT4 (Prop_lut4_I0_O)        0.354    15.846 f  CPU_Core_inst/CU/resultReg[22]_i_18/O
                         net (fo=2, routed)           0.889    16.734    CPU_Core_inst/CU/resultReg[22]_i_18_n_0
    SLICE_X8Y17          LUT3 (Prop_lut3_I2_O)        0.328    17.062 f  CPU_Core_inst/CU/resultReg[22]_i_10/O
                         net (fo=3, routed)           0.724    17.786    CPU_Core_inst/CU/resultReg[22]_i_10_n_0
    SLICE_X9Y14          LUT6 (Prop_lut6_I2_O)        0.124    17.910 r  CPU_Core_inst/CU/resultReg[21]_i_9/O
                         net (fo=4, routed)           0.826    18.737    CPU_Core_inst/CU/resultReg[21]_i_9_n_0
    SLICE_X9Y12          LUT3 (Prop_lut3_I1_O)        0.152    18.889 r  CPU_Core_inst/CU/resultReg[21]_i_6/O
                         net (fo=15, routed)          0.845    19.734    CPU_Core_inst/CU/resultReg[21]_i_6_n_0
    SLICE_X11Y9          LUT2 (Prop_lut2_I0_O)        0.326    20.060 r  CPU_Core_inst/CU/resultReg[23]_i_43/O
                         net (fo=1, routed)           0.000    20.060    CPU_Core_inst/CU/resultReg[23]_i_43_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.610 r  CPU_Core_inst/CU/resultReg_reg[23]_i_11/CO[3]
                         net (fo=1, routed)           0.000    20.610    CPU_Core_inst/CU/resultReg_reg[23]_i_11_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.724 r  CPU_Core_inst/CU/resultReg_reg[27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    20.724    CPU_Core_inst/CU/resultReg_reg[27]_i_11_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.058 f  CPU_Core_inst/CU/resultReg_reg[30]_i_19/O[1]
                         net (fo=1, routed)           0.902    21.959    CPU_Core_inst/CU/resultReg_reg[30]_i_19_n_6
    SLICE_X12Y14         LUT6 (Prop_lut6_I1_O)        0.303    22.262 r  CPU_Core_inst/CU/resultReg[29]_i_4/O
                         net (fo=1, routed)           0.669    22.932    CPU_Core_inst/CU/resultReg[29]_i_4_n_0
    SLICE_X29Y14         LUT5 (Prop_lut5_I4_O)        0.124    23.056 f  CPU_Core_inst/CU/resultReg[29]_i_1/O
                         net (fo=2, routed)           0.681    23.737    CPU_Core_inst/CU/ALU_opCodeReg_reg[3]_0[29]
    SLICE_X30Y13         LUT4 (Prop_lut4_I3_O)        0.124    23.861 f  CPU_Core_inst/CU/flagsReg[3]_i_7/O
                         net (fo=1, routed)           0.340    24.202    CPU_Core_inst/CU/flagsReg[3]_i_7_n_0
    SLICE_X31Y13         LUT5 (Prop_lut5_I4_O)        0.124    24.326 f  CPU_Core_inst/CU/flagsReg[3]_i_4/O
                         net (fo=1, routed)           0.595    24.920    CPU_Core_inst/CU/flagsReg[3]_i_4_n_0
    SLICE_X32Y9          LUT6 (Prop_lut6_I4_O)        0.124    25.044 r  CPU_Core_inst/CU/flagsReg[3]_i_1/O
                         net (fo=1, routed)           0.000    25.044    CPU_Core_inst/ALU_inst/flagsReg_reg[3]_1[2]
    SLICE_X32Y9          FDCE                                         r  CPU_Core_inst/ALU_inst/flagsReg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=1600, routed)        1.443    25.748    CPU_Core_inst/ALU_inst/CLK
    SLICE_X32Y9          FDCE                                         r  CPU_Core_inst/ALU_inst/flagsReg_reg[3]/C
                         clock pessimism              0.312    26.060    
                         clock uncertainty           -0.082    25.979    
    SLICE_X32Y9          FDCE (Setup_fdce_C_D)        0.029    26.008    CPU_Core_inst/ALU_inst/flagsReg_reg[3]
  -------------------------------------------------------------------
                         required time                         26.008    
                         arrival time                         -25.044    
  -------------------------------------------------------------------
                         slack                                  0.964    

Slack (MET) :             2.244ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/procState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/ALU_inst/resultReg_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        17.584ns  (logic 4.394ns (24.988%)  route 13.190ns (75.012%))
  Logic Levels:           16  (CARRY4=2 LUT2=3 LUT3=2 LUT4=2 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.747ns = ( 25.747 - 20.000 ) 
    Source Clock Delay      (SCD):    6.102ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=1600, routed)        1.565     6.102    CPU_Core_inst/CU/CLK
    SLICE_X34Y1          FDCE                                         r  CPU_Core_inst/CU/procState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y1          FDCE (Prop_fdce_C_Q)         0.518     6.620 r  CPU_Core_inst/CU/procState_reg[1]/Q
                         net (fo=35, routed)          1.009     7.629    CPU_Core_inst/CU/procState_reg_n_0_[1]
    SLICE_X38Y0          LUT4 (Prop_lut4_I2_O)        0.124     7.753 r  CPU_Core_inst/CU/resultReg[0]_i_4/O
                         net (fo=44, routed)          0.659     8.413    CPU_Core_inst/CU/resultReg[0]_i_4_n_0
    SLICE_X40Y1          LUT2 (Prop_lut2_I1_O)        0.150     8.563 r  CPU_Core_inst/CU/flagsReg[1]_i_25/O
                         net (fo=129, routed)         1.711    10.274    CPU_Core_inst/RegisterFile_inst/operand2Sel[0]
    SLICE_X28Y24         LUT6 (Prop_lut6_I4_O)        0.326    10.600 r  CPU_Core_inst/RegisterFile_inst/resultReg[30]_i_217/O
                         net (fo=1, routed)           0.000    10.600    CPU_Core_inst/RegisterFile_inst/resultReg[30]_i_217_n_0
    SLICE_X28Y24         MUXF7 (Prop_muxf7_I1_O)      0.217    10.817 r  CPU_Core_inst/RegisterFile_inst/resultReg_reg[30]_i_163/O
                         net (fo=1, routed)           0.000    10.817    CPU_Core_inst/RegisterFile_inst/resultReg_reg[30]_i_163_n_0
    SLICE_X28Y24         MUXF8 (Prop_muxf8_I1_O)      0.094    10.911 r  CPU_Core_inst/RegisterFile_inst/resultReg_reg[30]_i_123/O
                         net (fo=1, routed)           1.130    12.040    CPU_Core_inst/CU/resultReg[26]_i_25_0
    SLICE_X28Y15         LUT6 (Prop_lut6_I5_O)        0.316    12.356 r  CPU_Core_inst/CU/resultReg[30]_i_97/O
                         net (fo=9, routed)           1.604    13.960    CPU_Core_inst/CU/operand2[26]
    SLICE_X2Y13          LUT2 (Prop_lut2_I0_O)        0.150    14.110 r  CPU_Core_inst/CU/resultReg[26]_i_27/O
                         net (fo=4, routed)           1.381    15.492    CPU_Core_inst/CU/resultReg[26]_i_27_n_0
    SLICE_X8Y13          LUT4 (Prop_lut4_I0_O)        0.354    15.846 f  CPU_Core_inst/CU/resultReg[22]_i_18/O
                         net (fo=2, routed)           0.889    16.734    CPU_Core_inst/CU/resultReg[22]_i_18_n_0
    SLICE_X8Y17          LUT3 (Prop_lut3_I2_O)        0.328    17.062 f  CPU_Core_inst/CU/resultReg[22]_i_10/O
                         net (fo=3, routed)           0.724    17.786    CPU_Core_inst/CU/resultReg[22]_i_10_n_0
    SLICE_X9Y14          LUT6 (Prop_lut6_I2_O)        0.124    17.910 r  CPU_Core_inst/CU/resultReg[21]_i_9/O
                         net (fo=4, routed)           0.826    18.737    CPU_Core_inst/CU/resultReg[21]_i_9_n_0
    SLICE_X9Y12          LUT3 (Prop_lut3_I1_O)        0.152    18.889 r  CPU_Core_inst/CU/resultReg[21]_i_6/O
                         net (fo=15, routed)          0.845    19.734    CPU_Core_inst/CU/resultReg[21]_i_6_n_0
    SLICE_X11Y9          LUT2 (Prop_lut2_I0_O)        0.326    20.060 r  CPU_Core_inst/CU/resultReg[23]_i_43/O
                         net (fo=1, routed)           0.000    20.060    CPU_Core_inst/CU/resultReg[23]_i_43_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.610 r  CPU_Core_inst/CU/resultReg_reg[23]_i_11/CO[3]
                         net (fo=1, routed)           0.000    20.610    CPU_Core_inst/CU/resultReg_reg[23]_i_11_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.849 r  CPU_Core_inst/CU/resultReg_reg[27]_i_11/O[2]
                         net (fo=1, routed)           0.979    21.827    CPU_Core_inst/CU/resultReg_reg[27]_i_11_n_5
    SLICE_X12Y14         LUT6 (Prop_lut6_I1_O)        0.302    22.129 f  CPU_Core_inst/CU/resultReg[26]_i_4/O
                         net (fo=1, routed)           0.868    22.997    CPU_Core_inst/CU/resultReg[26]_i_4_n_0
    SLICE_X30Y14         LUT5 (Prop_lut5_I4_O)        0.124    23.121 r  CPU_Core_inst/CU/resultReg[26]_i_1/O
                         net (fo=2, routed)           0.566    23.687    CPU_Core_inst/ALU_inst/resultReg_reg[30]_0[26]
    SLICE_X28Y14         FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=1600, routed)        1.442    25.747    CPU_Core_inst/ALU_inst/CLK
    SLICE_X28Y14         FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[26]/C
                         clock pessimism              0.312    26.059    
                         clock uncertainty           -0.082    25.978    
    SLICE_X28Y14         FDCE (Setup_fdce_C_D)       -0.047    25.931    CPU_Core_inst/ALU_inst/resultReg_reg[26]
  -------------------------------------------------------------------
                         required time                         25.931    
                         arrival time                         -23.687    
  -------------------------------------------------------------------
                         slack                                  2.244    

Slack (MET) :             2.295ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/procState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/ALU_inst/resultReg_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        17.521ns  (logic 4.490ns (25.626%)  route 13.031ns (74.374%))
  Logic Levels:           16  (CARRY4=2 LUT2=3 LUT3=2 LUT4=2 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.746ns = ( 25.746 - 20.000 ) 
    Source Clock Delay      (SCD):    6.102ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=1600, routed)        1.565     6.102    CPU_Core_inst/CU/CLK
    SLICE_X34Y1          FDCE                                         r  CPU_Core_inst/CU/procState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y1          FDCE (Prop_fdce_C_Q)         0.518     6.620 r  CPU_Core_inst/CU/procState_reg[1]/Q
                         net (fo=35, routed)          1.009     7.629    CPU_Core_inst/CU/procState_reg_n_0_[1]
    SLICE_X38Y0          LUT4 (Prop_lut4_I2_O)        0.124     7.753 r  CPU_Core_inst/CU/resultReg[0]_i_4/O
                         net (fo=44, routed)          0.659     8.413    CPU_Core_inst/CU/resultReg[0]_i_4_n_0
    SLICE_X40Y1          LUT2 (Prop_lut2_I1_O)        0.150     8.563 r  CPU_Core_inst/CU/flagsReg[1]_i_25/O
                         net (fo=129, routed)         1.711    10.274    CPU_Core_inst/RegisterFile_inst/operand2Sel[0]
    SLICE_X28Y24         LUT6 (Prop_lut6_I4_O)        0.326    10.600 r  CPU_Core_inst/RegisterFile_inst/resultReg[30]_i_217/O
                         net (fo=1, routed)           0.000    10.600    CPU_Core_inst/RegisterFile_inst/resultReg[30]_i_217_n_0
    SLICE_X28Y24         MUXF7 (Prop_muxf7_I1_O)      0.217    10.817 r  CPU_Core_inst/RegisterFile_inst/resultReg_reg[30]_i_163/O
                         net (fo=1, routed)           0.000    10.817    CPU_Core_inst/RegisterFile_inst/resultReg_reg[30]_i_163_n_0
    SLICE_X28Y24         MUXF8 (Prop_muxf8_I1_O)      0.094    10.911 r  CPU_Core_inst/RegisterFile_inst/resultReg_reg[30]_i_123/O
                         net (fo=1, routed)           1.130    12.040    CPU_Core_inst/CU/resultReg[26]_i_25_0
    SLICE_X28Y15         LUT6 (Prop_lut6_I5_O)        0.316    12.356 r  CPU_Core_inst/CU/resultReg[30]_i_97/O
                         net (fo=9, routed)           1.604    13.960    CPU_Core_inst/CU/operand2[26]
    SLICE_X2Y13          LUT2 (Prop_lut2_I0_O)        0.150    14.110 r  CPU_Core_inst/CU/resultReg[26]_i_27/O
                         net (fo=4, routed)           1.381    15.492    CPU_Core_inst/CU/resultReg[26]_i_27_n_0
    SLICE_X8Y13          LUT4 (Prop_lut4_I0_O)        0.354    15.846 f  CPU_Core_inst/CU/resultReg[22]_i_18/O
                         net (fo=2, routed)           0.889    16.734    CPU_Core_inst/CU/resultReg[22]_i_18_n_0
    SLICE_X8Y17          LUT3 (Prop_lut3_I2_O)        0.328    17.062 f  CPU_Core_inst/CU/resultReg[22]_i_10/O
                         net (fo=3, routed)           0.724    17.786    CPU_Core_inst/CU/resultReg[22]_i_10_n_0
    SLICE_X9Y14          LUT6 (Prop_lut6_I2_O)        0.124    17.910 r  CPU_Core_inst/CU/resultReg[21]_i_9/O
                         net (fo=4, routed)           0.826    18.737    CPU_Core_inst/CU/resultReg[21]_i_9_n_0
    SLICE_X9Y12          LUT3 (Prop_lut3_I1_O)        0.152    18.889 r  CPU_Core_inst/CU/resultReg[21]_i_6/O
                         net (fo=15, routed)          0.697    19.586    CPU_Core_inst/CU/resultReg[21]_i_6_n_0
    SLICE_X11Y18         LUT2 (Prop_lut2_I1_O)        0.326    19.912 r  CPU_Core_inst/CU/resultReg[23]_i_36/O
                         net (fo=1, routed)           0.000    19.912    CPU_Core_inst/CU/resultReg[23]_i_36_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.462 r  CPU_Core_inst/CU/resultReg_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.462    CPU_Core_inst/CU/resultReg_reg[23]_i_10_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.796 r  CPU_Core_inst/CU/resultReg_reg[27]_i_13/O[1]
                         net (fo=1, routed)           1.231    22.027    CPU_Core_inst/CU/resultReg_reg[27]_i_13_n_6
    SLICE_X28Y13         LUT6 (Prop_lut6_I1_O)        0.303    22.330 f  CPU_Core_inst/CU/resultReg[25]_i_3/O
                         net (fo=1, routed)           0.669    22.999    CPU_Core_inst/CU/resultReg[25]_i_3_n_0
    SLICE_X28Y13         LUT5 (Prop_lut5_I2_O)        0.124    23.123 r  CPU_Core_inst/CU/resultReg[25]_i_1/O
                         net (fo=2, routed)           0.500    23.623    CPU_Core_inst/ALU_inst/resultReg_reg[30]_0[25]
    SLICE_X32Y12         FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=1600, routed)        1.441    25.746    CPU_Core_inst/ALU_inst/CLK
    SLICE_X32Y12         FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[25]/C
                         clock pessimism              0.312    26.058    
                         clock uncertainty           -0.082    25.977    
    SLICE_X32Y12         FDCE (Setup_fdce_C_D)       -0.058    25.919    CPU_Core_inst/ALU_inst/resultReg_reg[25]
  -------------------------------------------------------------------
                         required time                         25.919    
                         arrival time                         -23.623    
  -------------------------------------------------------------------
                         slack                                  2.295    

Slack (MET) :             2.329ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/procState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/ALU_inst/resultReg_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        17.499ns  (logic 4.586ns (26.208%)  route 12.913ns (73.792%))
  Logic Levels:           17  (CARRY4=3 LUT2=3 LUT3=2 LUT4=2 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.746ns = ( 25.746 - 20.000 ) 
    Source Clock Delay      (SCD):    6.102ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=1600, routed)        1.565     6.102    CPU_Core_inst/CU/CLK
    SLICE_X34Y1          FDCE                                         r  CPU_Core_inst/CU/procState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y1          FDCE (Prop_fdce_C_Q)         0.518     6.620 r  CPU_Core_inst/CU/procState_reg[1]/Q
                         net (fo=35, routed)          1.009     7.629    CPU_Core_inst/CU/procState_reg_n_0_[1]
    SLICE_X38Y0          LUT4 (Prop_lut4_I2_O)        0.124     7.753 r  CPU_Core_inst/CU/resultReg[0]_i_4/O
                         net (fo=44, routed)          0.659     8.413    CPU_Core_inst/CU/resultReg[0]_i_4_n_0
    SLICE_X40Y1          LUT2 (Prop_lut2_I1_O)        0.150     8.563 r  CPU_Core_inst/CU/flagsReg[1]_i_25/O
                         net (fo=129, routed)         1.711    10.274    CPU_Core_inst/RegisterFile_inst/operand2Sel[0]
    SLICE_X28Y24         LUT6 (Prop_lut6_I4_O)        0.326    10.600 r  CPU_Core_inst/RegisterFile_inst/resultReg[30]_i_217/O
                         net (fo=1, routed)           0.000    10.600    CPU_Core_inst/RegisterFile_inst/resultReg[30]_i_217_n_0
    SLICE_X28Y24         MUXF7 (Prop_muxf7_I1_O)      0.217    10.817 r  CPU_Core_inst/RegisterFile_inst/resultReg_reg[30]_i_163/O
                         net (fo=1, routed)           0.000    10.817    CPU_Core_inst/RegisterFile_inst/resultReg_reg[30]_i_163_n_0
    SLICE_X28Y24         MUXF8 (Prop_muxf8_I1_O)      0.094    10.911 r  CPU_Core_inst/RegisterFile_inst/resultReg_reg[30]_i_123/O
                         net (fo=1, routed)           1.130    12.040    CPU_Core_inst/CU/resultReg[26]_i_25_0
    SLICE_X28Y15         LUT6 (Prop_lut6_I5_O)        0.316    12.356 r  CPU_Core_inst/CU/resultReg[30]_i_97/O
                         net (fo=9, routed)           1.604    13.960    CPU_Core_inst/CU/operand2[26]
    SLICE_X2Y13          LUT2 (Prop_lut2_I0_O)        0.150    14.110 r  CPU_Core_inst/CU/resultReg[26]_i_27/O
                         net (fo=4, routed)           1.381    15.492    CPU_Core_inst/CU/resultReg[26]_i_27_n_0
    SLICE_X8Y13          LUT4 (Prop_lut4_I0_O)        0.354    15.846 f  CPU_Core_inst/CU/resultReg[22]_i_18/O
                         net (fo=2, routed)           0.889    16.734    CPU_Core_inst/CU/resultReg[22]_i_18_n_0
    SLICE_X8Y17          LUT3 (Prop_lut3_I2_O)        0.328    17.062 f  CPU_Core_inst/CU/resultReg[22]_i_10/O
                         net (fo=3, routed)           0.724    17.786    CPU_Core_inst/CU/resultReg[22]_i_10_n_0
    SLICE_X9Y14          LUT6 (Prop_lut6_I2_O)        0.124    17.910 r  CPU_Core_inst/CU/resultReg[21]_i_9/O
                         net (fo=4, routed)           0.826    18.737    CPU_Core_inst/CU/resultReg[21]_i_9_n_0
    SLICE_X9Y12          LUT3 (Prop_lut3_I1_O)        0.152    18.889 r  CPU_Core_inst/CU/resultReg[21]_i_6/O
                         net (fo=15, routed)          0.845    19.734    CPU_Core_inst/CU/resultReg[21]_i_6_n_0
    SLICE_X11Y9          LUT2 (Prop_lut2_I0_O)        0.326    20.060 r  CPU_Core_inst/CU/resultReg[23]_i_43/O
                         net (fo=1, routed)           0.000    20.060    CPU_Core_inst/CU/resultReg[23]_i_43_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.610 r  CPU_Core_inst/CU/resultReg_reg[23]_i_11/CO[3]
                         net (fo=1, routed)           0.000    20.610    CPU_Core_inst/CU/resultReg_reg[23]_i_11_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.724 r  CPU_Core_inst/CU/resultReg_reg[27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    20.724    CPU_Core_inst/CU/resultReg_reg[27]_i_11_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.037 r  CPU_Core_inst/CU/resultReg_reg[30]_i_19/O[3]
                         net (fo=2, routed)           0.887    21.924    CPU_Core_inst/CU/ALU_inst/p_0_in7_in
    SLICE_X15Y13         LUT6 (Prop_lut6_I1_O)        0.306    22.230 f  CPU_Core_inst/CU/resultReg[31]_i_4/O
                         net (fo=1, routed)           0.703    22.933    CPU_Core_inst/CU/resultReg[31]_i_4_n_0
    SLICE_X30Y13         LUT5 (Prop_lut5_I4_O)        0.124    23.057 r  CPU_Core_inst/CU/resultReg[31]_i_1/O
                         net (fo=2, routed)           0.544    23.601    CPU_Core_inst/ALU_inst/resultReg_reg[31]_0
    SLICE_X32Y12         FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=1600, routed)        1.441    25.746    CPU_Core_inst/ALU_inst/CLK
    SLICE_X32Y12         FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[31]/C
                         clock pessimism              0.312    26.058    
                         clock uncertainty           -0.082    25.977    
    SLICE_X32Y12         FDCE (Setup_fdce_C_D)       -0.047    25.930    CPU_Core_inst/ALU_inst/resultReg_reg[31]
  -------------------------------------------------------------------
                         required time                         25.930    
                         arrival time                         -23.601    
  -------------------------------------------------------------------
                         slack                                  2.329    

Slack (MET) :             2.452ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/procState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/ALU_inst/flagsReg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        17.453ns  (logic 4.699ns (26.924%)  route 12.754ns (73.076%))
  Logic Levels:           18  (CARRY4=3 LUT2=3 LUT3=3 LUT4=2 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.747ns = ( 25.747 - 20.000 ) 
    Source Clock Delay      (SCD):    6.102ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=1600, routed)        1.565     6.102    CPU_Core_inst/CU/CLK
    SLICE_X34Y1          FDCE                                         r  CPU_Core_inst/CU/procState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y1          FDCE (Prop_fdce_C_Q)         0.518     6.620 r  CPU_Core_inst/CU/procState_reg[1]/Q
                         net (fo=35, routed)          1.009     7.629    CPU_Core_inst/CU/procState_reg_n_0_[1]
    SLICE_X38Y0          LUT4 (Prop_lut4_I2_O)        0.124     7.753 r  CPU_Core_inst/CU/resultReg[0]_i_4/O
                         net (fo=44, routed)          0.659     8.413    CPU_Core_inst/CU/resultReg[0]_i_4_n_0
    SLICE_X40Y1          LUT2 (Prop_lut2_I1_O)        0.150     8.563 r  CPU_Core_inst/CU/flagsReg[1]_i_25/O
                         net (fo=129, routed)         1.711    10.274    CPU_Core_inst/RegisterFile_inst/operand2Sel[0]
    SLICE_X28Y24         LUT6 (Prop_lut6_I4_O)        0.326    10.600 r  CPU_Core_inst/RegisterFile_inst/resultReg[30]_i_217/O
                         net (fo=1, routed)           0.000    10.600    CPU_Core_inst/RegisterFile_inst/resultReg[30]_i_217_n_0
    SLICE_X28Y24         MUXF7 (Prop_muxf7_I1_O)      0.217    10.817 r  CPU_Core_inst/RegisterFile_inst/resultReg_reg[30]_i_163/O
                         net (fo=1, routed)           0.000    10.817    CPU_Core_inst/RegisterFile_inst/resultReg_reg[30]_i_163_n_0
    SLICE_X28Y24         MUXF8 (Prop_muxf8_I1_O)      0.094    10.911 r  CPU_Core_inst/RegisterFile_inst/resultReg_reg[30]_i_123/O
                         net (fo=1, routed)           1.130    12.040    CPU_Core_inst/CU/resultReg[26]_i_25_0
    SLICE_X28Y15         LUT6 (Prop_lut6_I5_O)        0.316    12.356 r  CPU_Core_inst/CU/resultReg[30]_i_97/O
                         net (fo=9, routed)           1.604    13.960    CPU_Core_inst/CU/operand2[26]
    SLICE_X2Y13          LUT2 (Prop_lut2_I0_O)        0.150    14.110 r  CPU_Core_inst/CU/resultReg[26]_i_27/O
                         net (fo=4, routed)           1.381    15.492    CPU_Core_inst/CU/resultReg[26]_i_27_n_0
    SLICE_X8Y13          LUT4 (Prop_lut4_I0_O)        0.354    15.846 f  CPU_Core_inst/CU/resultReg[22]_i_18/O
                         net (fo=2, routed)           0.889    16.734    CPU_Core_inst/CU/resultReg[22]_i_18_n_0
    SLICE_X8Y17          LUT3 (Prop_lut3_I2_O)        0.328    17.062 f  CPU_Core_inst/CU/resultReg[22]_i_10/O
                         net (fo=3, routed)           0.724    17.786    CPU_Core_inst/CU/resultReg[22]_i_10_n_0
    SLICE_X9Y14          LUT6 (Prop_lut6_I2_O)        0.124    17.910 r  CPU_Core_inst/CU/resultReg[21]_i_9/O
                         net (fo=4, routed)           0.826    18.737    CPU_Core_inst/CU/resultReg[21]_i_9_n_0
    SLICE_X9Y12          LUT3 (Prop_lut3_I1_O)        0.152    18.889 r  CPU_Core_inst/CU/resultReg[21]_i_6/O
                         net (fo=15, routed)          0.791    19.680    CPU_Core_inst/CU/resultReg[21]_i_6_n_0
    SLICE_X12Y8          LUT2 (Prop_lut2_I1_O)        0.326    20.006 r  CPU_Core_inst/CU/resultReg[23]_i_25/O
                         net (fo=1, routed)           0.000    20.006    CPU_Core_inst/CU/resultReg[23]_i_25_n_0
    SLICE_X12Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.539 r  CPU_Core_inst/CU/resultReg_reg[23]_i_8/CO[3]
                         net (fo=1, routed)           0.000    20.539    CPU_Core_inst/CU/resultReg_reg[23]_i_8_n_0
    SLICE_X12Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.656 r  CPU_Core_inst/CU/resultReg_reg[27]_i_9/CO[3]
                         net (fo=1, routed)           0.000    20.656    CPU_Core_inst/CU/resultReg_reg[27]_i_9_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.971 r  CPU_Core_inst/CU/resultReg_reg[30]_i_17/O[3]
                         net (fo=2, routed)           0.934    21.905    CPU_Core_inst/CU/ALU_inst/p_0_in0_in
    SLICE_X15Y13         LUT5 (Prop_lut5_I2_O)        0.307    22.212 f  CPU_Core_inst/CU/flagsReg[1]_i_6/O
                         net (fo=1, routed)           0.403    22.615    CPU_Core_inst/CU/flagsReg[1]_i_6_n_0
    SLICE_X15Y13         LUT6 (Prop_lut6_I2_O)        0.124    22.739 f  CPU_Core_inst/CU/flagsReg[1]_i_2/O
                         net (fo=1, routed)           0.692    23.431    CPU_Core_inst/CU/flagsReg[1]_i_2_n_0
    SLICE_X28Y14         LUT3 (Prop_lut3_I0_O)        0.124    23.555 r  CPU_Core_inst/CU/flagsReg[1]_i_1/O
                         net (fo=1, routed)           0.000    23.555    CPU_Core_inst/ALU_inst/flagsReg_reg[3]_1[1]
    SLICE_X28Y14         FDCE                                         r  CPU_Core_inst/ALU_inst/flagsReg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=1600, routed)        1.442    25.747    CPU_Core_inst/ALU_inst/CLK
    SLICE_X28Y14         FDCE                                         r  CPU_Core_inst/ALU_inst/flagsReg_reg[1]/C
                         clock pessimism              0.312    26.059    
                         clock uncertainty           -0.082    25.978    
    SLICE_X28Y14         FDCE (Setup_fdce_C_D)        0.029    26.007    CPU_Core_inst/ALU_inst/flagsReg_reg[1]
  -------------------------------------------------------------------
                         required time                         26.007    
                         arrival time                         -23.555    
  -------------------------------------------------------------------
                         slack                                  2.452    

Slack (MET) :             2.472ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/procState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/ALU_inst/resultReg_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        17.345ns  (logic 4.508ns (25.990%)  route 12.837ns (74.010%))
  Logic Levels:           17  (CARRY4=3 LUT2=3 LUT3=2 LUT4=2 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.747ns = ( 25.747 - 20.000 ) 
    Source Clock Delay      (SCD):    6.102ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=1600, routed)        1.565     6.102    CPU_Core_inst/CU/CLK
    SLICE_X34Y1          FDCE                                         r  CPU_Core_inst/CU/procState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y1          FDCE (Prop_fdce_C_Q)         0.518     6.620 r  CPU_Core_inst/CU/procState_reg[1]/Q
                         net (fo=35, routed)          1.009     7.629    CPU_Core_inst/CU/procState_reg_n_0_[1]
    SLICE_X38Y0          LUT4 (Prop_lut4_I2_O)        0.124     7.753 r  CPU_Core_inst/CU/resultReg[0]_i_4/O
                         net (fo=44, routed)          0.659     8.413    CPU_Core_inst/CU/resultReg[0]_i_4_n_0
    SLICE_X40Y1          LUT2 (Prop_lut2_I1_O)        0.150     8.563 r  CPU_Core_inst/CU/flagsReg[1]_i_25/O
                         net (fo=129, routed)         1.711    10.274    CPU_Core_inst/RegisterFile_inst/operand2Sel[0]
    SLICE_X28Y24         LUT6 (Prop_lut6_I4_O)        0.326    10.600 r  CPU_Core_inst/RegisterFile_inst/resultReg[30]_i_217/O
                         net (fo=1, routed)           0.000    10.600    CPU_Core_inst/RegisterFile_inst/resultReg[30]_i_217_n_0
    SLICE_X28Y24         MUXF7 (Prop_muxf7_I1_O)      0.217    10.817 r  CPU_Core_inst/RegisterFile_inst/resultReg_reg[30]_i_163/O
                         net (fo=1, routed)           0.000    10.817    CPU_Core_inst/RegisterFile_inst/resultReg_reg[30]_i_163_n_0
    SLICE_X28Y24         MUXF8 (Prop_muxf8_I1_O)      0.094    10.911 r  CPU_Core_inst/RegisterFile_inst/resultReg_reg[30]_i_123/O
                         net (fo=1, routed)           1.130    12.040    CPU_Core_inst/CU/resultReg[26]_i_25_0
    SLICE_X28Y15         LUT6 (Prop_lut6_I5_O)        0.316    12.356 r  CPU_Core_inst/CU/resultReg[30]_i_97/O
                         net (fo=9, routed)           1.604    13.960    CPU_Core_inst/CU/operand2[26]
    SLICE_X2Y13          LUT2 (Prop_lut2_I0_O)        0.150    14.110 r  CPU_Core_inst/CU/resultReg[26]_i_27/O
                         net (fo=4, routed)           1.381    15.492    CPU_Core_inst/CU/resultReg[26]_i_27_n_0
    SLICE_X8Y13          LUT4 (Prop_lut4_I0_O)        0.354    15.846 f  CPU_Core_inst/CU/resultReg[22]_i_18/O
                         net (fo=2, routed)           0.889    16.734    CPU_Core_inst/CU/resultReg[22]_i_18_n_0
    SLICE_X8Y17          LUT3 (Prop_lut3_I2_O)        0.328    17.062 f  CPU_Core_inst/CU/resultReg[22]_i_10/O
                         net (fo=3, routed)           0.724    17.786    CPU_Core_inst/CU/resultReg[22]_i_10_n_0
    SLICE_X9Y14          LUT6 (Prop_lut6_I2_O)        0.124    17.910 r  CPU_Core_inst/CU/resultReg[21]_i_9/O
                         net (fo=4, routed)           0.826    18.737    CPU_Core_inst/CU/resultReg[21]_i_9_n_0
    SLICE_X9Y12          LUT3 (Prop_lut3_I1_O)        0.152    18.889 r  CPU_Core_inst/CU/resultReg[21]_i_6/O
                         net (fo=15, routed)          0.845    19.734    CPU_Core_inst/CU/resultReg[21]_i_6_n_0
    SLICE_X11Y9          LUT2 (Prop_lut2_I0_O)        0.326    20.060 r  CPU_Core_inst/CU/resultReg[23]_i_43/O
                         net (fo=1, routed)           0.000    20.060    CPU_Core_inst/CU/resultReg[23]_i_43_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.610 r  CPU_Core_inst/CU/resultReg_reg[23]_i_11/CO[3]
                         net (fo=1, routed)           0.000    20.610    CPU_Core_inst/CU/resultReg_reg[23]_i_11_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.724 r  CPU_Core_inst/CU/resultReg_reg[27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    20.724    CPU_Core_inst/CU/resultReg_reg[27]_i_11_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.963 r  CPU_Core_inst/CU/resultReg_reg[30]_i_19/O[2]
                         net (fo=1, routed)           0.740    21.702    CPU_Core_inst/CU/resultReg_reg[30]_i_19_n_5
    SLICE_X12Y14         LUT6 (Prop_lut6_I1_O)        0.302    22.004 f  CPU_Core_inst/CU/resultReg[30]_i_9/O
                         net (fo=1, routed)           0.694    22.698    CPU_Core_inst/CU/resultReg[30]_i_9_n_0
    SLICE_X29Y14         LUT5 (Prop_lut5_I4_O)        0.124    22.822 r  CPU_Core_inst/CU/resultReg[30]_i_2/O
                         net (fo=2, routed)           0.626    23.447    CPU_Core_inst/ALU_inst/resultReg_reg[30]_0[30]
    SLICE_X28Y14         FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=1600, routed)        1.442    25.747    CPU_Core_inst/ALU_inst/CLK
    SLICE_X28Y14         FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[30]/C
                         clock pessimism              0.312    26.059    
                         clock uncertainty           -0.082    25.978    
    SLICE_X28Y14         FDCE (Setup_fdce_C_D)       -0.058    25.920    CPU_Core_inst/ALU_inst/resultReg_reg[30]
  -------------------------------------------------------------------
                         required time                         25.920    
                         arrival time                         -23.447    
  -------------------------------------------------------------------
                         slack                                  2.472    

Slack (MET) :             2.519ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/procState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/ALU_inst/resultReg_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        17.295ns  (logic 4.604ns (26.621%)  route 12.691ns (73.379%))
  Logic Levels:           17  (CARRY4=3 LUT2=3 LUT3=2 LUT4=2 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.747ns = ( 25.747 - 20.000 ) 
    Source Clock Delay      (SCD):    6.102ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=1600, routed)        1.565     6.102    CPU_Core_inst/CU/CLK
    SLICE_X34Y1          FDCE                                         r  CPU_Core_inst/CU/procState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y1          FDCE (Prop_fdce_C_Q)         0.518     6.620 r  CPU_Core_inst/CU/procState_reg[1]/Q
                         net (fo=35, routed)          1.009     7.629    CPU_Core_inst/CU/procState_reg_n_0_[1]
    SLICE_X38Y0          LUT4 (Prop_lut4_I2_O)        0.124     7.753 r  CPU_Core_inst/CU/resultReg[0]_i_4/O
                         net (fo=44, routed)          0.659     8.413    CPU_Core_inst/CU/resultReg[0]_i_4_n_0
    SLICE_X40Y1          LUT2 (Prop_lut2_I1_O)        0.150     8.563 r  CPU_Core_inst/CU/flagsReg[1]_i_25/O
                         net (fo=129, routed)         1.711    10.274    CPU_Core_inst/RegisterFile_inst/operand2Sel[0]
    SLICE_X28Y24         LUT6 (Prop_lut6_I4_O)        0.326    10.600 r  CPU_Core_inst/RegisterFile_inst/resultReg[30]_i_217/O
                         net (fo=1, routed)           0.000    10.600    CPU_Core_inst/RegisterFile_inst/resultReg[30]_i_217_n_0
    SLICE_X28Y24         MUXF7 (Prop_muxf7_I1_O)      0.217    10.817 r  CPU_Core_inst/RegisterFile_inst/resultReg_reg[30]_i_163/O
                         net (fo=1, routed)           0.000    10.817    CPU_Core_inst/RegisterFile_inst/resultReg_reg[30]_i_163_n_0
    SLICE_X28Y24         MUXF8 (Prop_muxf8_I1_O)      0.094    10.911 r  CPU_Core_inst/RegisterFile_inst/resultReg_reg[30]_i_123/O
                         net (fo=1, routed)           1.130    12.040    CPU_Core_inst/CU/resultReg[26]_i_25_0
    SLICE_X28Y15         LUT6 (Prop_lut6_I5_O)        0.316    12.356 r  CPU_Core_inst/CU/resultReg[30]_i_97/O
                         net (fo=9, routed)           1.604    13.960    CPU_Core_inst/CU/operand2[26]
    SLICE_X2Y13          LUT2 (Prop_lut2_I0_O)        0.150    14.110 r  CPU_Core_inst/CU/resultReg[26]_i_27/O
                         net (fo=4, routed)           1.381    15.492    CPU_Core_inst/CU/resultReg[26]_i_27_n_0
    SLICE_X8Y13          LUT4 (Prop_lut4_I0_O)        0.354    15.846 f  CPU_Core_inst/CU/resultReg[22]_i_18/O
                         net (fo=2, routed)           0.889    16.734    CPU_Core_inst/CU/resultReg[22]_i_18_n_0
    SLICE_X8Y17          LUT3 (Prop_lut3_I2_O)        0.328    17.062 f  CPU_Core_inst/CU/resultReg[22]_i_10/O
                         net (fo=3, routed)           0.724    17.786    CPU_Core_inst/CU/resultReg[22]_i_10_n_0
    SLICE_X9Y14          LUT6 (Prop_lut6_I2_O)        0.124    17.910 r  CPU_Core_inst/CU/resultReg[21]_i_9/O
                         net (fo=4, routed)           0.826    18.737    CPU_Core_inst/CU/resultReg[21]_i_9_n_0
    SLICE_X9Y12          LUT3 (Prop_lut3_I1_O)        0.152    18.889 r  CPU_Core_inst/CU/resultReg[21]_i_6/O
                         net (fo=15, routed)          0.845    19.734    CPU_Core_inst/CU/resultReg[21]_i_6_n_0
    SLICE_X11Y9          LUT2 (Prop_lut2_I0_O)        0.326    20.060 r  CPU_Core_inst/CU/resultReg[23]_i_43/O
                         net (fo=1, routed)           0.000    20.060    CPU_Core_inst/CU/resultReg[23]_i_43_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.610 r  CPU_Core_inst/CU/resultReg_reg[23]_i_11/CO[3]
                         net (fo=1, routed)           0.000    20.610    CPU_Core_inst/CU/resultReg_reg[23]_i_11_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.724 r  CPU_Core_inst/CU/resultReg_reg[27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    20.724    CPU_Core_inst/CU/resultReg_reg[27]_i_11_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.058 r  CPU_Core_inst/CU/resultReg_reg[30]_i_19/O[1]
                         net (fo=1, routed)           0.902    21.959    CPU_Core_inst/CU/resultReg_reg[30]_i_19_n_6
    SLICE_X12Y14         LUT6 (Prop_lut6_I1_O)        0.303    22.262 f  CPU_Core_inst/CU/resultReg[29]_i_4/O
                         net (fo=1, routed)           0.669    22.932    CPU_Core_inst/CU/resultReg[29]_i_4_n_0
    SLICE_X29Y14         LUT5 (Prop_lut5_I4_O)        0.124    23.056 r  CPU_Core_inst/CU/resultReg[29]_i_1/O
                         net (fo=2, routed)           0.341    23.397    CPU_Core_inst/ALU_inst/resultReg_reg[30]_0[29]
    SLICE_X28Y14         FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=1600, routed)        1.442    25.747    CPU_Core_inst/ALU_inst/CLK
    SLICE_X28Y14         FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[29]/C
                         clock pessimism              0.312    26.059    
                         clock uncertainty           -0.082    25.978    
    SLICE_X28Y14         FDCE (Setup_fdce_C_D)       -0.061    25.917    CPU_Core_inst/ALU_inst/resultReg_reg[29]
  -------------------------------------------------------------------
                         required time                         25.917    
                         arrival time                         -23.397    
  -------------------------------------------------------------------
                         slack                                  2.519    

Slack (MET) :             2.538ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/procState_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/ALU_inst/flagsReg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        17.367ns  (logic 6.036ns (34.756%)  route 11.331ns (65.244%))
  Logic Levels:           23  (CARRY4=8 LUT1=1 LUT2=4 LUT3=1 LUT4=2 LUT5=2 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.747ns = ( 25.747 - 20.000 ) 
    Source Clock Delay      (SCD):    6.102ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=1600, routed)        1.565     6.102    CPU_Core_inst/CU/CLK
    SLICE_X34Y1          FDCE                                         r  CPU_Core_inst/CU/procState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y1          FDCE (Prop_fdce_C_Q)         0.478     6.580 f  CPU_Core_inst/CU/procState_reg[2]/Q
                         net (fo=28, routed)          0.833     7.413    CPU_Core_inst/CU/procState_reg_n_0_[2]
    SLICE_X29Y2          LUT3 (Prop_lut3_I1_O)        0.298     7.711 f  CPU_Core_inst/CU/delayReg_i_3/O
                         net (fo=18, routed)          0.561     8.272    CPU_Core_inst/CU/delayReg_i_3_n_0
    SLICE_X28Y2          LUT2 (Prop_lut2_I1_O)        0.153     8.425 r  CPU_Core_inst/CU/resultReg[30]_i_103/O
                         net (fo=21, routed)          0.880     9.305    CPU_Core_inst/RegisterFile_inst/bitManipulationValSel[0]
    SLICE_X33Y3          LUT6 (Prop_lut6_I4_O)        0.327     9.632 r  CPU_Core_inst/RegisterFile_inst/resultReg[0]_i_30/O
                         net (fo=1, routed)           0.000     9.632    CPU_Core_inst/RegisterFile_inst/resultReg[0]_i_30_n_0
    SLICE_X33Y3          MUXF7 (Prop_muxf7_I0_O)      0.212     9.844 r  CPU_Core_inst/RegisterFile_inst/resultReg_reg[0]_i_21/O
                         net (fo=1, routed)           0.617    10.461    CPU_Core_inst/CU/resultReg[0]_i_9_1
    SLICE_X31Y3          LUT4 (Prop_lut4_I3_O)        0.293    10.754 r  CPU_Core_inst/CU/resultReg[0]_i_14/O
                         net (fo=1, routed)           0.364    11.118    CPU_Core_inst/CU/resultReg[0]_i_14_n_0
    SLICE_X30Y3          LUT5 (Prop_lut5_I4_O)        0.326    11.444 r  CPU_Core_inst/CU/resultReg[0]_i_9/O
                         net (fo=92, routed)          1.701    13.145    CPU_Core_inst/CU/bitManipulationValue[1]
    SLICE_X5Y8           LUT2 (Prop_lut2_I0_O)        0.152    13.297 f  CPU_Core_inst/CU/resultReg[8]_i_23/O
                         net (fo=11, routed)          0.948    14.245    CPU_Core_inst/CU/resultReg[8]_i_23_n_0
    SLICE_X5Y14          LUT2 (Prop_lut2_I1_O)        0.320    14.565 r  CPU_Core_inst/CU/resultReg[30]_i_74/O
                         net (fo=22, routed)          1.310    15.875    CPU_Core_inst/CU/resultReg[30]_i_74_n_0
    SLICE_X1Y10          LUT6 (Prop_lut6_I5_O)        0.326    16.201 f  CPU_Core_inst/CU/resultReg[12]_i_13/O
                         net (fo=2, routed)           0.976    17.177    CPU_Core_inst/CU/resultReg[12]_i_13_n_0
    SLICE_X9Y8           LUT5 (Prop_lut5_I1_O)        0.124    17.301 f  CPU_Core_inst/CU/resultReg[11]_i_13/O
                         net (fo=1, routed)           0.000    17.301    CPU_Core_inst/CU/resultReg[11]_i_13_n_0
    SLICE_X9Y8           MUXF7 (Prop_muxf7_I0_O)      0.212    17.513 f  CPU_Core_inst/CU/resultReg_reg[11]_i_5/O
                         net (fo=18, routed)          0.948    18.462    CPU_Core_inst/CU/ALU_inst/operationResult1[11]
    SLICE_X7Y10          LUT1 (Prop_lut1_I0_O)        0.299    18.761 r  CPU_Core_inst/CU/flagsReg[0]_i_206/O
                         net (fo=1, routed)           0.000    18.761    CPU_Core_inst/CU/flagsReg[0]_i_206_n_0
    SLICE_X7Y10          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.159 r  CPU_Core_inst/CU/flagsReg_reg[0]_i_176/CO[3]
                         net (fo=1, routed)           0.000    19.159    CPU_Core_inst/CU/flagsReg_reg[0]_i_176_n_0
    SLICE_X7Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.273 r  CPU_Core_inst/CU/flagsReg_reg[0]_i_132/CO[3]
                         net (fo=1, routed)           0.000    19.273    CPU_Core_inst/CU/flagsReg_reg[0]_i_132_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.387 r  CPU_Core_inst/CU/flagsReg_reg[0]_i_131/CO[3]
                         net (fo=1, routed)           0.000    19.387    CPU_Core_inst/CU/flagsReg_reg[0]_i_131_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.501 r  CPU_Core_inst/CU/flagsReg_reg[0]_i_85/CO[3]
                         net (fo=1, routed)           0.000    19.501    CPU_Core_inst/CU/flagsReg_reg[0]_i_85_n_0
    SLICE_X7Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.615 r  CPU_Core_inst/CU/flagsReg_reg[0]_i_41/CO[3]
                         net (fo=1, routed)           0.000    19.615    CPU_Core_inst/CU/flagsReg_reg[0]_i_41_n_0
    SLICE_X7Y15          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.854 r  CPU_Core_inst/CU/flagsReg_reg[0]_i_11/O[2]
                         net (fo=2, routed)           0.903    20.756    CPU_Core_inst/CU/ALU_inst/CarryFlag1[31]
    SLICE_X6Y11          LUT4 (Prop_lut4_I0_O)        0.302    21.058 r  CPU_Core_inst/CU/flagsReg[0]_i_37/O
                         net (fo=1, routed)           0.000    21.058    CPU_Core_inst/CU/flagsReg[0]_i_37_n_0
    SLICE_X6Y11          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.434 r  CPU_Core_inst/CU/flagsReg_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.434    CPU_Core_inst/CU/flagsReg_reg[0]_i_10_n_0
    SLICE_X6Y12          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    21.688 r  CPU_Core_inst/CU/flagsReg_reg[0]_i_5/CO[0]
                         net (fo=1, routed)           0.857    22.545    CPU_Core_inst/CU/ALU_inst/data4
    SLICE_X29Y13         LUT6 (Prop_lut6_I3_O)        0.367    22.912 r  CPU_Core_inst/CU/flagsReg[0]_i_2/O
                         net (fo=1, routed)           0.433    23.345    CPU_Core_inst/CU/flagsReg[0]_i_2_n_0
    SLICE_X29Y13         LUT2 (Prop_lut2_I0_O)        0.124    23.469 r  CPU_Core_inst/CU/flagsReg[0]_i_1/O
                         net (fo=1, routed)           0.000    23.469    CPU_Core_inst/ALU_inst/flagsReg_reg[3]_1[0]
    SLICE_X29Y13         FDCE                                         r  CPU_Core_inst/ALU_inst/flagsReg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=1600, routed)        1.442    25.747    CPU_Core_inst/ALU_inst/CLK
    SLICE_X29Y13         FDCE                                         r  CPU_Core_inst/ALU_inst/flagsReg_reg[0]/C
                         clock pessimism              0.312    26.059    
                         clock uncertainty           -0.082    25.978    
    SLICE_X29Y13         FDCE (Setup_fdce_C_D)        0.029    26.007    CPU_Core_inst/ALU_inst/flagsReg_reg[0]
  -------------------------------------------------------------------
                         required time                         26.007    
                         arrival time                         -23.469    
  -------------------------------------------------------------------
                         slack                                  2.538    

Slack (MET) :             2.588ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/procState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/ALU_inst/resultReg_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        17.230ns  (logic 4.185ns (24.289%)  route 13.045ns (75.711%))
  Logic Levels:           15  (CARRY4=1 LUT2=3 LUT3=2 LUT4=2 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.748ns = ( 25.748 - 20.000 ) 
    Source Clock Delay      (SCD):    6.102ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=1600, routed)        1.565     6.102    CPU_Core_inst/CU/CLK
    SLICE_X34Y1          FDCE                                         r  CPU_Core_inst/CU/procState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y1          FDCE (Prop_fdce_C_Q)         0.518     6.620 r  CPU_Core_inst/CU/procState_reg[1]/Q
                         net (fo=35, routed)          1.009     7.629    CPU_Core_inst/CU/procState_reg_n_0_[1]
    SLICE_X38Y0          LUT4 (Prop_lut4_I2_O)        0.124     7.753 r  CPU_Core_inst/CU/resultReg[0]_i_4/O
                         net (fo=44, routed)          0.659     8.413    CPU_Core_inst/CU/resultReg[0]_i_4_n_0
    SLICE_X40Y1          LUT2 (Prop_lut2_I1_O)        0.150     8.563 r  CPU_Core_inst/CU/flagsReg[1]_i_25/O
                         net (fo=129, routed)         1.711    10.274    CPU_Core_inst/RegisterFile_inst/operand2Sel[0]
    SLICE_X28Y24         LUT6 (Prop_lut6_I4_O)        0.326    10.600 r  CPU_Core_inst/RegisterFile_inst/resultReg[30]_i_217/O
                         net (fo=1, routed)           0.000    10.600    CPU_Core_inst/RegisterFile_inst/resultReg[30]_i_217_n_0
    SLICE_X28Y24         MUXF7 (Prop_muxf7_I1_O)      0.217    10.817 r  CPU_Core_inst/RegisterFile_inst/resultReg_reg[30]_i_163/O
                         net (fo=1, routed)           0.000    10.817    CPU_Core_inst/RegisterFile_inst/resultReg_reg[30]_i_163_n_0
    SLICE_X28Y24         MUXF8 (Prop_muxf8_I1_O)      0.094    10.911 r  CPU_Core_inst/RegisterFile_inst/resultReg_reg[30]_i_123/O
                         net (fo=1, routed)           1.130    12.040    CPU_Core_inst/CU/resultReg[26]_i_25_0
    SLICE_X28Y15         LUT6 (Prop_lut6_I5_O)        0.316    12.356 r  CPU_Core_inst/CU/resultReg[30]_i_97/O
                         net (fo=9, routed)           1.604    13.960    CPU_Core_inst/CU/operand2[26]
    SLICE_X2Y13          LUT2 (Prop_lut2_I0_O)        0.150    14.110 r  CPU_Core_inst/CU/resultReg[26]_i_27/O
                         net (fo=4, routed)           1.381    15.492    CPU_Core_inst/CU/resultReg[26]_i_27_n_0
    SLICE_X8Y13          LUT4 (Prop_lut4_I0_O)        0.354    15.846 f  CPU_Core_inst/CU/resultReg[22]_i_18/O
                         net (fo=2, routed)           0.889    16.734    CPU_Core_inst/CU/resultReg[22]_i_18_n_0
    SLICE_X8Y17          LUT3 (Prop_lut3_I2_O)        0.328    17.062 f  CPU_Core_inst/CU/resultReg[22]_i_10/O
                         net (fo=3, routed)           0.724    17.786    CPU_Core_inst/CU/resultReg[22]_i_10_n_0
    SLICE_X9Y14          LUT6 (Prop_lut6_I2_O)        0.124    17.910 r  CPU_Core_inst/CU/resultReg[21]_i_9/O
                         net (fo=4, routed)           0.826    18.737    CPU_Core_inst/CU/resultReg[21]_i_9_n_0
    SLICE_X9Y12          LUT3 (Prop_lut3_I1_O)        0.152    18.889 r  CPU_Core_inst/CU/resultReg[21]_i_6/O
                         net (fo=15, routed)          0.845    19.734    CPU_Core_inst/CU/resultReg[21]_i_6_n_0
    SLICE_X11Y9          LUT2 (Prop_lut2_I0_O)        0.326    20.060 r  CPU_Core_inst/CU/resultReg[23]_i_43/O
                         net (fo=1, routed)           0.000    20.060    CPU_Core_inst/CU/resultReg[23]_i_43_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    20.640 r  CPU_Core_inst/CU/resultReg_reg[23]_i_11/O[2]
                         net (fo=1, routed)           0.879    21.518    CPU_Core_inst/CU/resultReg_reg[23]_i_11_n_5
    SLICE_X12Y12         LUT6 (Prop_lut6_I1_O)        0.302    21.820 f  CPU_Core_inst/CU/resultReg[22]_i_4/O
                         net (fo=1, routed)           0.746    22.566    CPU_Core_inst/CU/resultReg[22]_i_4_n_0
    SLICE_X29Y7          LUT5 (Prop_lut5_I4_O)        0.124    22.690 r  CPU_Core_inst/CU/resultReg[22]_i_1/O
                         net (fo=2, routed)           0.642    23.332    CPU_Core_inst/ALU_inst/resultReg_reg[30]_0[22]
    SLICE_X32Y9          FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=1600, routed)        1.443    25.748    CPU_Core_inst/ALU_inst/CLK
    SLICE_X32Y9          FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[22]/C
                         clock pessimism              0.312    26.060    
                         clock uncertainty           -0.082    25.979    
    SLICE_X32Y9          FDCE (Setup_fdce_C_D)       -0.058    25.921    CPU_Core_inst/ALU_inst/resultReg_reg[22]
  -------------------------------------------------------------------
                         required time                         25.921    
                         arrival time                         -23.332    
  -------------------------------------------------------------------
                         slack                                  2.588    

Slack (MET) :             2.597ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/procState_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/ALU_inst/resultReg_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        17.215ns  (logic 5.038ns (29.265%)  route 12.177ns (70.735%))
  Logic Levels:           18  (CARRY4=3 LUT2=4 LUT3=1 LUT4=2 LUT5=4 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.751ns = ( 25.751 - 20.000 ) 
    Source Clock Delay      (SCD):    6.102ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=1600, routed)        1.565     6.102    CPU_Core_inst/CU/CLK
    SLICE_X34Y1          FDCE                                         r  CPU_Core_inst/CU/procState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y1          FDCE (Prop_fdce_C_Q)         0.478     6.580 f  CPU_Core_inst/CU/procState_reg[2]/Q
                         net (fo=28, routed)          0.833     7.413    CPU_Core_inst/CU/procState_reg_n_0_[2]
    SLICE_X29Y2          LUT3 (Prop_lut3_I1_O)        0.298     7.711 f  CPU_Core_inst/CU/delayReg_i_3/O
                         net (fo=18, routed)          0.561     8.272    CPU_Core_inst/CU/delayReg_i_3_n_0
    SLICE_X28Y2          LUT2 (Prop_lut2_I1_O)        0.153     8.425 r  CPU_Core_inst/CU/resultReg[30]_i_103/O
                         net (fo=21, routed)          0.880     9.305    CPU_Core_inst/RegisterFile_inst/bitManipulationValSel[0]
    SLICE_X33Y3          LUT6 (Prop_lut6_I4_O)        0.327     9.632 r  CPU_Core_inst/RegisterFile_inst/resultReg[0]_i_30/O
                         net (fo=1, routed)           0.000     9.632    CPU_Core_inst/RegisterFile_inst/resultReg[0]_i_30_n_0
    SLICE_X33Y3          MUXF7 (Prop_muxf7_I0_O)      0.212     9.844 r  CPU_Core_inst/RegisterFile_inst/resultReg_reg[0]_i_21/O
                         net (fo=1, routed)           0.617    10.461    CPU_Core_inst/CU/resultReg[0]_i_9_1
    SLICE_X31Y3          LUT4 (Prop_lut4_I3_O)        0.293    10.754 r  CPU_Core_inst/CU/resultReg[0]_i_14/O
                         net (fo=1, routed)           0.364    11.118    CPU_Core_inst/CU/resultReg[0]_i_14_n_0
    SLICE_X30Y3          LUT5 (Prop_lut5_I4_O)        0.326    11.444 r  CPU_Core_inst/CU/resultReg[0]_i_9/O
                         net (fo=92, routed)          1.701    13.145    CPU_Core_inst/CU/bitManipulationValue[1]
    SLICE_X5Y8           LUT2 (Prop_lut2_I0_O)        0.152    13.297 f  CPU_Core_inst/CU/resultReg[8]_i_23/O
                         net (fo=11, routed)          0.948    14.245    CPU_Core_inst/CU/resultReg[8]_i_23_n_0
    SLICE_X5Y14          LUT2 (Prop_lut2_I1_O)        0.320    14.565 r  CPU_Core_inst/CU/resultReg[30]_i_74/O
                         net (fo=22, routed)          1.441    16.005    CPU_Core_inst/CU/resultReg[30]_i_74_n_0
    SLICE_X2Y8           LUT6 (Prop_lut6_I5_O)        0.326    16.331 f  CPU_Core_inst/CU/resultReg[10]_i_11/O
                         net (fo=2, routed)           0.588    16.919    CPU_Core_inst/CU/resultReg[10]_i_11_n_0
    SLICE_X5Y8           LUT4 (Prop_lut4_I3_O)        0.153    17.072 f  CPU_Core_inst/CU/resultReg[9]_i_13/O
                         net (fo=1, routed)           0.407    17.479    CPU_Core_inst/CU/resultReg[9]_i_13_n_0
    SLICE_X5Y9           LUT5 (Prop_lut5_I4_O)        0.327    17.806 r  CPU_Core_inst/CU/resultReg[9]_i_8/O
                         net (fo=2, routed)           0.414    18.219    CPU_Core_inst/CU/resultReg[9]_i_8_n_0
    SLICE_X5Y9           LUT5 (Prop_lut5_I0_O)        0.124    18.343 r  CPU_Core_inst/CU/resultReg[9]_i_6/O
                         net (fo=15, routed)          0.909    19.252    CPU_Core_inst/CU/resultReg[9]_i_6_n_0
    SLICE_X11Y15         LUT2 (Prop_lut2_I1_O)        0.124    19.376 r  CPU_Core_inst/CU/resultReg[11]_i_44/O
                         net (fo=1, routed)           0.000    19.376    CPU_Core_inst/CU/resultReg[11]_i_44_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.926 r  CPU_Core_inst/CU/resultReg_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    19.926    CPU_Core_inst/CU/resultReg_reg[11]_i_12_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.040 r  CPU_Core_inst/CU/resultReg_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000    20.040    CPU_Core_inst/CU/resultReg_reg[15]_i_7_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.374 r  CPU_Core_inst/CU/resultReg_reg[19]_i_7/O[1]
                         net (fo=1, routed)           1.008    21.383    CPU_Core_inst/CU/resultReg_reg[19]_i_7_n_6
    SLICE_X15Y10         LUT6 (Prop_lut6_I1_O)        0.303    21.686 f  CPU_Core_inst/CU/resultReg[17]_i_4/O
                         net (fo=1, routed)           0.902    22.588    CPU_Core_inst/CU/resultReg[17]_i_4_n_0
    SLICE_X28Y7          LUT5 (Prop_lut5_I4_O)        0.124    22.712 r  CPU_Core_inst/CU/resultReg[17]_i_1/O
                         net (fo=2, routed)           0.605    23.317    CPU_Core_inst/ALU_inst/resultReg_reg[30]_0[17]
    SLICE_X28Y7          FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=1600, routed)        1.446    25.751    CPU_Core_inst/ALU_inst/CLK
    SLICE_X28Y7          FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[17]/C
                         clock pessimism              0.312    26.063    
                         clock uncertainty           -0.082    25.982    
    SLICE_X28Y7          FDCE (Setup_fdce_C_D)       -0.067    25.915    CPU_Core_inst/ALU_inst/resultReg_reg[17]
  -------------------------------------------------------------------
                         required time                         25.915    
                         arrival time                         -23.317    
  -------------------------------------------------------------------
                         slack                                  2.597    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 CPU_Core_inst/ALU_inst/resultReg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/CU/CPSR_Reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.186ns (39.712%)  route 0.282ns (60.288%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.338ns
    Source Clock Delay      (SCD):    1.790ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=1600, routed)        0.562     1.790    CPU_Core_inst/ALU_inst/CLK
    SLICE_X33Y8          FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y8          FDCE (Prop_fdce_C_Q)         0.141     1.931 r  CPU_Core_inst/ALU_inst/resultReg_reg[0]/Q
                         net (fo=8, routed)           0.282     2.214    CPU_Core_inst/CU/Q[0]
    SLICE_X40Y4          LUT5 (Prop_lut5_I0_O)        0.045     2.259 r  CPU_Core_inst/CU/CPSR_Reg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.259    CPU_Core_inst/CU/CPSR_Reg[0]_i_1_n_0
    SLICE_X40Y4          FDCE                                         r  CPU_Core_inst/CU/CPSR_Reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=1600, routed)        0.833     2.338    CPU_Core_inst/CU/CLK
    SLICE_X40Y4          FDCE                                         r  CPU_Core_inst/CU/CPSR_Reg_reg[0]/C
                         clock pessimism             -0.282     2.056    
    SLICE_X40Y4          FDCE (Hold_fdce_C_D)         0.092     2.148    CPU_Core_inst/CU/CPSR_Reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.148    
                         arrival time                           2.259    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 CPU_Core_inst/CU/instructionReg_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/CU/dataToALU_Reg_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.186ns (39.215%)  route 0.288ns (60.785%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.335ns
    Source Clock Delay      (SCD):    1.790ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=1600, routed)        0.562     1.790    CPU_Core_inst/CU/CLK
    SLICE_X39Y9          FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y9          FDCE (Prop_fdce_C_Q)         0.141     1.931 r  CPU_Core_inst/CU/instructionReg_reg[27]/Q
                         net (fo=22, routed)          0.288     2.219    CPU_Core_inst/CU/p_2_in
    SLICE_X35Y9          LUT6 (Prop_lut6_I0_O)        0.045     2.264 r  CPU_Core_inst/CU/dataToALU_Reg[27]_i_1/O
                         net (fo=1, routed)           0.000     2.264    CPU_Core_inst/CU/dataToALU_Reg_nxt[27]
    SLICE_X35Y9          FDCE                                         r  CPU_Core_inst/CU/dataToALU_Reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=1600, routed)        0.830     2.335    CPU_Core_inst/CU/CLK
    SLICE_X35Y9          FDCE                                         r  CPU_Core_inst/CU/dataToALU_Reg_reg[27]/C
                         clock pessimism             -0.282     2.053    
    SLICE_X35Y9          FDCE (Hold_fdce_C_D)         0.092     2.145    CPU_Core_inst/CU/dataToALU_Reg_reg[27]
  -------------------------------------------------------------------
                         required time                         -2.145    
                         arrival time                           2.264    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 CPU_Core_inst/CU/instructionReg_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/CU/dataToALU_Reg_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.186ns (39.132%)  route 0.289ns (60.868%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.335ns
    Source Clock Delay      (SCD):    1.790ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=1600, routed)        0.562     1.790    CPU_Core_inst/CU/CLK
    SLICE_X39Y9          FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y9          FDCE (Prop_fdce_C_Q)         0.141     1.931 r  CPU_Core_inst/CU/instructionReg_reg[27]/Q
                         net (fo=22, routed)          0.289     2.220    CPU_Core_inst/CU/p_2_in
    SLICE_X35Y9          LUT6 (Prop_lut6_I0_O)        0.045     2.265 r  CPU_Core_inst/CU/dataToALU_Reg[26]_i_1/O
                         net (fo=1, routed)           0.000     2.265    CPU_Core_inst/CU/dataToALU_Reg_nxt[26]
    SLICE_X35Y9          FDCE                                         r  CPU_Core_inst/CU/dataToALU_Reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=1600, routed)        0.830     2.335    CPU_Core_inst/CU/CLK
    SLICE_X35Y9          FDCE                                         r  CPU_Core_inst/CU/dataToALU_Reg_reg[26]/C
                         clock pessimism             -0.282     2.053    
    SLICE_X35Y9          FDCE (Hold_fdce_C_D)         0.091     2.144    CPU_Core_inst/CU/dataToALU_Reg_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.144    
                         arrival time                           2.265    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 CPU_Core_inst/ALU_inst/resultReg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ram_inst/ram_reg_0_31_0_0/SP/ADR4
                            (rising edge-triggered cell RAMS32 clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.141ns (23.880%)  route 0.449ns (76.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.339ns
    Source Clock Delay      (SCD):    1.790ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=1600, routed)        0.562     1.790    CPU_Core_inst/ALU_inst/CLK
    SLICE_X33Y7          FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y7          FDCE (Prop_fdce_C_Q)         0.141     1.931 r  CPU_Core_inst/ALU_inst/resultReg_reg[6]/Q
                         net (fo=135, routed)         0.449     2.381    ram_inst/ram_reg_0_31_0_0/A4
    SLICE_X46Y6          RAMS32                                       r  ram_inst/ram_reg_0_31_0_0/SP/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=1600, routed)        0.834     2.339    ram_inst/ram_reg_0_31_0_0/WCLK
    SLICE_X46Y6          RAMS32                                       r  ram_inst/ram_reg_0_31_0_0/SP/CLK
                         clock pessimism             -0.282     2.057    
    SLICE_X46Y6          RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200     2.257    ram_inst/ram_reg_0_31_0_0/SP
  -------------------------------------------------------------------
                         required time                         -2.257    
                         arrival time                           2.381    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 CPU_Core_inst/ALU_inst/resultReg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ram_inst/ram_reg_0_31_0_0__0/SP/ADR4
                            (rising edge-triggered cell RAMS32 clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.141ns (23.880%)  route 0.449ns (76.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.339ns
    Source Clock Delay      (SCD):    1.790ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=1600, routed)        0.562     1.790    CPU_Core_inst/ALU_inst/CLK
    SLICE_X33Y7          FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y7          FDCE (Prop_fdce_C_Q)         0.141     1.931 r  CPU_Core_inst/ALU_inst/resultReg_reg[6]/Q
                         net (fo=135, routed)         0.449     2.381    ram_inst/ram_reg_0_31_0_0__0/A4
    SLICE_X46Y6          RAMS32                                       r  ram_inst/ram_reg_0_31_0_0__0/SP/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=1600, routed)        0.834     2.339    ram_inst/ram_reg_0_31_0_0__0/WCLK
    SLICE_X46Y6          RAMS32                                       r  ram_inst/ram_reg_0_31_0_0__0/SP/CLK
                         clock pessimism             -0.282     2.057    
    SLICE_X46Y6          RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200     2.257    ram_inst/ram_reg_0_31_0_0__0/SP
  -------------------------------------------------------------------
                         required time                         -2.257    
                         arrival time                           2.381    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 CPU_Core_inst/ALU_inst/resultReg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ram_inst/ram_reg_0_31_0_0__1/SP/ADR4
                            (rising edge-triggered cell RAMS32 clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.141ns (23.880%)  route 0.449ns (76.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.339ns
    Source Clock Delay      (SCD):    1.790ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=1600, routed)        0.562     1.790    CPU_Core_inst/ALU_inst/CLK
    SLICE_X33Y7          FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y7          FDCE (Prop_fdce_C_Q)         0.141     1.931 r  CPU_Core_inst/ALU_inst/resultReg_reg[6]/Q
                         net (fo=135, routed)         0.449     2.381    ram_inst/ram_reg_0_31_0_0__1/A4
    SLICE_X46Y6          RAMS32                                       r  ram_inst/ram_reg_0_31_0_0__1/SP/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=1600, routed)        0.834     2.339    ram_inst/ram_reg_0_31_0_0__1/WCLK
    SLICE_X46Y6          RAMS32                                       r  ram_inst/ram_reg_0_31_0_0__1/SP/CLK
                         clock pessimism             -0.282     2.057    
    SLICE_X46Y6          RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200     2.257    ram_inst/ram_reg_0_31_0_0__1/SP
  -------------------------------------------------------------------
                         required time                         -2.257    
                         arrival time                           2.381    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 CPU_Core_inst/ALU_inst/resultReg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ram_inst/ram_reg_0_31_0_0__10/SP/ADR4
                            (rising edge-triggered cell RAMS32 clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.141ns (23.880%)  route 0.449ns (76.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.339ns
    Source Clock Delay      (SCD):    1.790ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=1600, routed)        0.562     1.790    CPU_Core_inst/ALU_inst/CLK
    SLICE_X33Y7          FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y7          FDCE (Prop_fdce_C_Q)         0.141     1.931 r  CPU_Core_inst/ALU_inst/resultReg_reg[6]/Q
                         net (fo=135, routed)         0.449     2.381    ram_inst/ram_reg_0_31_0_0__10/A4
    SLICE_X46Y6          RAMS32                                       r  ram_inst/ram_reg_0_31_0_0__10/SP/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=1600, routed)        0.834     2.339    ram_inst/ram_reg_0_31_0_0__10/WCLK
    SLICE_X46Y6          RAMS32                                       r  ram_inst/ram_reg_0_31_0_0__10/SP/CLK
                         clock pessimism             -0.282     2.057    
    SLICE_X46Y6          RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200     2.257    ram_inst/ram_reg_0_31_0_0__10/SP
  -------------------------------------------------------------------
                         required time                         -2.257    
                         arrival time                           2.381    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 CPU_Core_inst/CU/instructionReg_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/CU/dataToALU_Reg_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.186ns (34.784%)  route 0.349ns (65.216%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.335ns
    Source Clock Delay      (SCD):    1.787ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=1600, routed)        0.559     1.787    CPU_Core_inst/CU/CLK
    SLICE_X36Y14         FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y14         FDCE (Prop_fdce_C_Q)         0.141     1.928 r  CPU_Core_inst/CU/instructionReg_reg[19]/Q
                         net (fo=5, routed)           0.349     2.277    CPU_Core_inst/CU/instructionReg_reg_n_0_[19]
    SLICE_X34Y7          LUT6 (Prop_lut6_I3_O)        0.045     2.322 r  CPU_Core_inst/CU/dataToALU_Reg[30]_i_1/O
                         net (fo=1, routed)           0.000     2.322    CPU_Core_inst/CU/dataToALU_Reg_nxt[30]
    SLICE_X34Y7          FDCE                                         r  CPU_Core_inst/CU/dataToALU_Reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=1600, routed)        0.830     2.335    CPU_Core_inst/CU/CLK
    SLICE_X34Y7          FDCE                                         r  CPU_Core_inst/CU/dataToALU_Reg_reg[30]/C
                         clock pessimism             -0.282     2.053    
    SLICE_X34Y7          FDCE (Hold_fdce_C_D)         0.121     2.174    CPU_Core_inst/CU/dataToALU_Reg_reg[30]
  -------------------------------------------------------------------
                         required time                         -2.174    
                         arrival time                           2.322    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 CPU_Core_inst/CU/writeFromALU_EnReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/CU/procState_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.186ns (34.563%)  route 0.352ns (65.437%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.793ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=1600, routed)        0.565     1.793    CPU_Core_inst/CU/CLK
    SLICE_X44Y1          FDCE                                         r  CPU_Core_inst/CU/writeFromALU_EnReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y1          FDCE (Prop_fdce_C_Q)         0.141     1.934 f  CPU_Core_inst/CU/writeFromALU_EnReg_reg/Q
                         net (fo=9, routed)           0.352     2.286    CPU_Core_inst/CU/writeFromALU_EnReg_reg_n_0
    SLICE_X34Y1          LUT6 (Prop_lut6_I1_O)        0.045     2.331 r  CPU_Core_inst/CU/procState[0]_i_1/O
                         net (fo=1, routed)           0.000     2.331    CPU_Core_inst/CU/procState_nxt[0]
    SLICE_X34Y1          FDCE                                         r  CPU_Core_inst/CU/procState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=1600, routed)        0.832     2.337    CPU_Core_inst/CU/CLK
    SLICE_X34Y1          FDCE                                         r  CPU_Core_inst/CU/procState_reg[0]/C
                         clock pessimism             -0.282     2.055    
    SLICE_X34Y1          FDCE (Hold_fdce_C_D)         0.121     2.176    CPU_Core_inst/CU/procState_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.176    
                         arrival time                           2.331    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 CPU_Core_inst/CU/instructionReg_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/CU/dataToALU_Reg_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.226ns (44.128%)  route 0.286ns (55.872%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    1.791ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=1600, routed)        0.563     1.791    CPU_Core_inst/CU/CLK
    SLICE_X36Y5          FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y5          FDCE (Prop_fdce_C_Q)         0.128     1.919 r  CPU_Core_inst/CU/instructionReg_reg[20]/Q
                         net (fo=4, routed)           0.286     2.205    CPU_Core_inst/CU/instructionReg_reg_n_0_[20]
    SLICE_X35Y5          LUT6 (Prop_lut6_I4_O)        0.098     2.303 r  CPU_Core_inst/CU/dataToALU_Reg[22]_i_1/O
                         net (fo=1, routed)           0.000     2.303    CPU_Core_inst/CU/dataToALU_Reg_nxt[22]
    SLICE_X35Y5          FDCE                                         r  CPU_Core_inst/CU/dataToALU_Reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=1600, routed)        0.831     2.336    CPU_Core_inst/CU/CLK
    SLICE_X35Y5          FDCE                                         r  CPU_Core_inst/CU/dataToALU_Reg_reg[22]/C
                         clock pessimism             -0.282     2.054    
    SLICE_X35Y5          FDCE (Hold_fdce_C_D)         0.092     2.146    CPU_Core_inst/CU/dataToALU_Reg_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.146    
                         arrival time                           2.303    
  -------------------------------------------------------------------
                         slack                                  0.157    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         internalClk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { ClockGenerator/mmcm_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0    internalClk_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  ClockGenerator/mmcm_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X29Y13     CPU_Core_inst/ALU_inst/flagsReg_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X28Y14     CPU_Core_inst/ALU_inst/flagsReg_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X32Y9      CPU_Core_inst/ALU_inst/flagsReg_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X33Y8      CPU_Core_inst/ALU_inst/resultReg_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X32Y8      CPU_Core_inst/ALU_inst/resultReg_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X33Y7      CPU_Core_inst/ALU_inst/resultReg_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X33Y9      CPU_Core_inst/ALU_inst/resultReg_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X32Y9      CPU_Core_inst/ALU_inst/resultReg_reg[13]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  ClockGenerator/mmcm_inst/CLKOUT0
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y4      ram_inst/ram_reg_0_15_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y4      ram_inst/ram_reg_0_15_0_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y5      ram_inst/ram_reg_0_15_0_0__0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y5      ram_inst/ram_reg_0_15_0_0__0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y4      ram_inst/ram_reg_0_15_0_0__1/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y4      ram_inst/ram_reg_0_15_0_0__1/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y5      ram_inst/ram_reg_0_15_0_0__10/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y5      ram_inst/ram_reg_0_15_0_0__10/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y4      ram_inst/ram_reg_0_15_0_0__11/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y4      ram_inst/ram_reg_0_15_0_0__11/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y4      ram_inst/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y4      ram_inst/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y5      ram_inst/ram_reg_0_15_0_0__0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y5      ram_inst/ram_reg_0_15_0_0__0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y4      ram_inst/ram_reg_0_15_0_0__1/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y4      ram_inst/ram_reg_0_15_0_0__1/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y5      ram_inst/ram_reg_0_15_0_0__10/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y5      ram_inst/ram_reg_0_15_0_0__10/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y4      ram_inst/ram_reg_0_15_0_0__11/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y4      ram_inst/ram_reg_0_15_0_0__11/SP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  internalClk
  To Clock:  internalClk

Setup :            0  Failing Endpoints,  Worst Slack       14.057ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.583ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.057ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/RegisterFile_inst/registers_reg[3][20]/CLR
                            (recovery check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        5.335ns  (logic 0.580ns (10.871%)  route 4.755ns (89.129%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.743ns = ( 25.743 - 20.000 ) 
    Source Clock Delay      (SCD):    6.104ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=1600, routed)        1.567     6.104    CPU_Core_inst/CU/CLK
    SLICE_X47Y3          FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y3          FDCE (Prop_fdce_C_Q)         0.456     6.560 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=2, routed)           0.498     7.058    CPU_Core_inst/CU/softwareReset
    SLICE_X47Y3          LUT2 (Prop_lut2_I1_O)        0.124     7.182 f  CPU_Core_inst/CU/resultReg[30]_i_3/O
                         net (fo=667, routed)         4.257    11.440    CPU_Core_inst/RegisterFile_inst/AR[0]
    SLICE_X13Y21         FDCE                                         f  CPU_Core_inst/RegisterFile_inst/registers_reg[3][20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=1600, routed)        1.438    25.743    CPU_Core_inst/RegisterFile_inst/CLK
    SLICE_X13Y21         FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[3][20]/C
                         clock pessimism              0.240    25.983    
                         clock uncertainty           -0.082    25.902    
    SLICE_X13Y21         FDCE (Recov_fdce_C_CLR)     -0.405    25.497    CPU_Core_inst/RegisterFile_inst/registers_reg[3][20]
  -------------------------------------------------------------------
                         required time                         25.497    
                         arrival time                         -11.440    
  -------------------------------------------------------------------
                         slack                                 14.057    

Slack (MET) :             14.143ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/RegisterFile_inst/registers_reg[9][20]/CLR
                            (recovery check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        5.335ns  (logic 0.580ns (10.871%)  route 4.755ns (89.129%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.743ns = ( 25.743 - 20.000 ) 
    Source Clock Delay      (SCD):    6.104ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=1600, routed)        1.567     6.104    CPU_Core_inst/CU/CLK
    SLICE_X47Y3          FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y3          FDCE (Prop_fdce_C_Q)         0.456     6.560 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=2, routed)           0.498     7.058    CPU_Core_inst/CU/softwareReset
    SLICE_X47Y3          LUT2 (Prop_lut2_I1_O)        0.124     7.182 f  CPU_Core_inst/CU/resultReg[30]_i_3/O
                         net (fo=667, routed)         4.257    11.440    CPU_Core_inst/RegisterFile_inst/AR[0]
    SLICE_X12Y21         FDCE                                         f  CPU_Core_inst/RegisterFile_inst/registers_reg[9][20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=1600, routed)        1.438    25.743    CPU_Core_inst/RegisterFile_inst/CLK
    SLICE_X12Y21         FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[9][20]/C
                         clock pessimism              0.240    25.983    
                         clock uncertainty           -0.082    25.902    
    SLICE_X12Y21         FDCE (Recov_fdce_C_CLR)     -0.319    25.583    CPU_Core_inst/RegisterFile_inst/registers_reg[9][20]
  -------------------------------------------------------------------
                         required time                         25.583    
                         arrival time                         -11.440    
  -------------------------------------------------------------------
                         slack                                 14.143    

Slack (MET) :             14.192ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/IO_SevenSegmentDisplay_inst/count.count_reg[10]/CLR
                            (recovery check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        4.992ns  (logic 0.608ns (12.180%)  route 4.384ns (87.820%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.743ns = ( 25.743 - 20.000 ) 
    Source Clock Delay      (SCD):    6.104ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=1600, routed)        1.567     6.104    CPU_Core_inst/CU/CLK
    SLICE_X47Y3          FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y3          FDCE (Prop_fdce_C_Q)         0.456     6.560 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=2, routed)           0.498     7.058    CPU_Core_inst/CU/softwareReset
    SLICE_X47Y3          LUT2 (Prop_lut2_I0_O)        0.152     7.210 f  CPU_Core_inst/CU/mmcm_inst_i_1/O
                         net (fo=840, routed)         3.886    11.096    memoryMapping_inst/IO_SevenSegmentDisplay_inst/AR[0]
    SLICE_X33Y16         FDCE                                         f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/count.count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=1600, routed)        1.438    25.743    memoryMapping_inst/IO_SevenSegmentDisplay_inst/CLK
    SLICE_X33Y16         FDCE                                         r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/count.count_reg[10]/C
                         clock pessimism              0.240    25.983    
                         clock uncertainty           -0.082    25.902    
    SLICE_X33Y16         FDCE (Recov_fdce_C_CLR)     -0.613    25.289    memoryMapping_inst/IO_SevenSegmentDisplay_inst/count.count_reg[10]
  -------------------------------------------------------------------
                         required time                         25.289    
                         arrival time                         -11.096    
  -------------------------------------------------------------------
                         slack                                 14.192    

Slack (MET) :             14.192ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/IO_SevenSegmentDisplay_inst/count.count_reg[8]/CLR
                            (recovery check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        4.992ns  (logic 0.608ns (12.180%)  route 4.384ns (87.820%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.743ns = ( 25.743 - 20.000 ) 
    Source Clock Delay      (SCD):    6.104ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=1600, routed)        1.567     6.104    CPU_Core_inst/CU/CLK
    SLICE_X47Y3          FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y3          FDCE (Prop_fdce_C_Q)         0.456     6.560 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=2, routed)           0.498     7.058    CPU_Core_inst/CU/softwareReset
    SLICE_X47Y3          LUT2 (Prop_lut2_I0_O)        0.152     7.210 f  CPU_Core_inst/CU/mmcm_inst_i_1/O
                         net (fo=840, routed)         3.886    11.096    memoryMapping_inst/IO_SevenSegmentDisplay_inst/AR[0]
    SLICE_X33Y16         FDCE                                         f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/count.count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=1600, routed)        1.438    25.743    memoryMapping_inst/IO_SevenSegmentDisplay_inst/CLK
    SLICE_X33Y16         FDCE                                         r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/count.count_reg[8]/C
                         clock pessimism              0.240    25.983    
                         clock uncertainty           -0.082    25.902    
    SLICE_X33Y16         FDCE (Recov_fdce_C_CLR)     -0.613    25.289    memoryMapping_inst/IO_SevenSegmentDisplay_inst/count.count_reg[8]
  -------------------------------------------------------------------
                         required time                         25.289    
                         arrival time                         -11.096    
  -------------------------------------------------------------------
                         slack                                 14.192    

Slack (MET) :             14.192ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg[0]/CLR
                            (recovery check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        4.992ns  (logic 0.608ns (12.180%)  route 4.384ns (87.820%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.743ns = ( 25.743 - 20.000 ) 
    Source Clock Delay      (SCD):    6.104ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=1600, routed)        1.567     6.104    CPU_Core_inst/CU/CLK
    SLICE_X47Y3          FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y3          FDCE (Prop_fdce_C_Q)         0.456     6.560 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=2, routed)           0.498     7.058    CPU_Core_inst/CU/softwareReset
    SLICE_X47Y3          LUT2 (Prop_lut2_I0_O)        0.152     7.210 f  CPU_Core_inst/CU/mmcm_inst_i_1/O
                         net (fo=840, routed)         3.886    11.096    memoryMapping_inst/IO_SevenSegmentDisplay_inst/AR[0]
    SLICE_X33Y16         FDCE                                         f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=1600, routed)        1.438    25.743    memoryMapping_inst/IO_SevenSegmentDisplay_inst/CLK
    SLICE_X33Y16         FDCE                                         r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg[0]/C
                         clock pessimism              0.240    25.983    
                         clock uncertainty           -0.082    25.902    
    SLICE_X33Y16         FDCE (Recov_fdce_C_CLR)     -0.613    25.289    memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg[0]
  -------------------------------------------------------------------
                         required time                         25.289    
                         arrival time                         -11.096    
  -------------------------------------------------------------------
                         slack                                 14.192    

Slack (MET) :             14.192ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg[1]/CLR
                            (recovery check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        4.992ns  (logic 0.608ns (12.180%)  route 4.384ns (87.820%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.743ns = ( 25.743 - 20.000 ) 
    Source Clock Delay      (SCD):    6.104ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=1600, routed)        1.567     6.104    CPU_Core_inst/CU/CLK
    SLICE_X47Y3          FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y3          FDCE (Prop_fdce_C_Q)         0.456     6.560 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=2, routed)           0.498     7.058    CPU_Core_inst/CU/softwareReset
    SLICE_X47Y3          LUT2 (Prop_lut2_I0_O)        0.152     7.210 f  CPU_Core_inst/CU/mmcm_inst_i_1/O
                         net (fo=840, routed)         3.886    11.096    memoryMapping_inst/IO_SevenSegmentDisplay_inst/AR[0]
    SLICE_X33Y16         FDCE                                         f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=1600, routed)        1.438    25.743    memoryMapping_inst/IO_SevenSegmentDisplay_inst/CLK
    SLICE_X33Y16         FDCE                                         r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg[1]/C
                         clock pessimism              0.240    25.983    
                         clock uncertainty           -0.082    25.902    
    SLICE_X33Y16         FDCE (Recov_fdce_C_CLR)     -0.613    25.289    memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg[1]
  -------------------------------------------------------------------
                         required time                         25.289    
                         arrival time                         -11.096    
  -------------------------------------------------------------------
                         slack                                 14.192    

Slack (MET) :             14.194ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/IO_SevenSegmentDisplay_inst/count.count_reg[13]/CLR
                            (recovery check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        4.988ns  (logic 0.608ns (12.188%)  route 4.380ns (87.812%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.741ns = ( 25.741 - 20.000 ) 
    Source Clock Delay      (SCD):    6.104ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=1600, routed)        1.567     6.104    CPU_Core_inst/CU/CLK
    SLICE_X47Y3          FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y3          FDCE (Prop_fdce_C_Q)         0.456     6.560 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=2, routed)           0.498     7.058    CPU_Core_inst/CU/softwareReset
    SLICE_X47Y3          LUT2 (Prop_lut2_I0_O)        0.152     7.210 f  CPU_Core_inst/CU/mmcm_inst_i_1/O
                         net (fo=840, routed)         3.882    11.093    memoryMapping_inst/IO_SevenSegmentDisplay_inst/AR[0]
    SLICE_X35Y17         FDCE                                         f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/count.count_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=1600, routed)        1.436    25.741    memoryMapping_inst/IO_SevenSegmentDisplay_inst/CLK
    SLICE_X35Y17         FDCE                                         r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/count.count_reg[13]/C
                         clock pessimism              0.240    25.981    
                         clock uncertainty           -0.082    25.900    
    SLICE_X35Y17         FDCE (Recov_fdce_C_CLR)     -0.613    25.287    memoryMapping_inst/IO_SevenSegmentDisplay_inst/count.count_reg[13]
  -------------------------------------------------------------------
                         required time                         25.287    
                         arrival time                         -11.093    
  -------------------------------------------------------------------
                         slack                                 14.194    

Slack (MET) :             14.213ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/IO_SevenSegmentDisplay_inst/count.count_reg[18]/CLR
                            (recovery check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        4.966ns  (logic 0.608ns (12.243%)  route 4.358ns (87.757%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.738ns = ( 25.738 - 20.000 ) 
    Source Clock Delay      (SCD):    6.104ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=1600, routed)        1.567     6.104    CPU_Core_inst/CU/CLK
    SLICE_X47Y3          FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y3          FDCE (Prop_fdce_C_Q)         0.456     6.560 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=2, routed)           0.498     7.058    CPU_Core_inst/CU/softwareReset
    SLICE_X47Y3          LUT2 (Prop_lut2_I0_O)        0.152     7.210 f  CPU_Core_inst/CU/mmcm_inst_i_1/O
                         net (fo=840, routed)         3.860    11.070    memoryMapping_inst/IO_SevenSegmentDisplay_inst/AR[0]
    SLICE_X35Y19         FDCE                                         f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/count.count_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=1600, routed)        1.433    25.738    memoryMapping_inst/IO_SevenSegmentDisplay_inst/CLK
    SLICE_X35Y19         FDCE                                         r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/count.count_reg[18]/C
                         clock pessimism              0.240    25.978    
                         clock uncertainty           -0.082    25.897    
    SLICE_X35Y19         FDCE (Recov_fdce_C_CLR)     -0.613    25.284    memoryMapping_inst/IO_SevenSegmentDisplay_inst/count.count_reg[18]
  -------------------------------------------------------------------
                         required time                         25.284    
                         arrival time                         -11.070    
  -------------------------------------------------------------------
                         slack                                 14.213    

Slack (MET) :             14.213ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/IO_SevenSegmentDisplay_inst/count.count_reg[20]/CLR
                            (recovery check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        4.966ns  (logic 0.608ns (12.243%)  route 4.358ns (87.757%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.738ns = ( 25.738 - 20.000 ) 
    Source Clock Delay      (SCD):    6.104ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=1600, routed)        1.567     6.104    CPU_Core_inst/CU/CLK
    SLICE_X47Y3          FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y3          FDCE (Prop_fdce_C_Q)         0.456     6.560 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=2, routed)           0.498     7.058    CPU_Core_inst/CU/softwareReset
    SLICE_X47Y3          LUT2 (Prop_lut2_I0_O)        0.152     7.210 f  CPU_Core_inst/CU/mmcm_inst_i_1/O
                         net (fo=840, routed)         3.860    11.070    memoryMapping_inst/IO_SevenSegmentDisplay_inst/AR[0]
    SLICE_X35Y19         FDCE                                         f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/count.count_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=1600, routed)        1.433    25.738    memoryMapping_inst/IO_SevenSegmentDisplay_inst/CLK
    SLICE_X35Y19         FDCE                                         r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/count.count_reg[20]/C
                         clock pessimism              0.240    25.978    
                         clock uncertainty           -0.082    25.897    
    SLICE_X35Y19         FDCE (Recov_fdce_C_CLR)     -0.613    25.284    memoryMapping_inst/IO_SevenSegmentDisplay_inst/count.count_reg[20]
  -------------------------------------------------------------------
                         required time                         25.284    
                         arrival time                         -11.070    
  -------------------------------------------------------------------
                         slack                                 14.213    

Slack (MET) :             14.213ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/IO_SevenSegmentDisplay_inst/count.count_reg[21]/CLR
                            (recovery check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        4.966ns  (logic 0.608ns (12.243%)  route 4.358ns (87.757%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.738ns = ( 25.738 - 20.000 ) 
    Source Clock Delay      (SCD):    6.104ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=1600, routed)        1.567     6.104    CPU_Core_inst/CU/CLK
    SLICE_X47Y3          FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y3          FDCE (Prop_fdce_C_Q)         0.456     6.560 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=2, routed)           0.498     7.058    CPU_Core_inst/CU/softwareReset
    SLICE_X47Y3          LUT2 (Prop_lut2_I0_O)        0.152     7.210 f  CPU_Core_inst/CU/mmcm_inst_i_1/O
                         net (fo=840, routed)         3.860    11.070    memoryMapping_inst/IO_SevenSegmentDisplay_inst/AR[0]
    SLICE_X35Y19         FDCE                                         f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/count.count_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=1600, routed)        1.433    25.738    memoryMapping_inst/IO_SevenSegmentDisplay_inst/CLK
    SLICE_X35Y19         FDCE                                         r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/count.count_reg[21]/C
                         clock pessimism              0.240    25.978    
                         clock uncertainty           -0.082    25.897    
    SLICE_X35Y19         FDCE (Recov_fdce_C_CLR)     -0.613    25.284    memoryMapping_inst/IO_SevenSegmentDisplay_inst/count.count_reg[21]
  -------------------------------------------------------------------
                         required time                         25.284    
                         arrival time                         -11.070    
  -------------------------------------------------------------------
                         slack                                 14.213    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.583ns  (arrival time - required time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/CU/destinationRegisterNumberReg_reg[1]/CLR
                            (removal check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.186ns (34.894%)  route 0.347ns (65.106%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.340ns
    Source Clock Delay      (SCD):    1.792ns
    Clock Pessimism Removal (CPR):    0.531ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=1600, routed)        0.564     1.792    CPU_Core_inst/CU/CLK
    SLICE_X47Y3          FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y3          FDCE (Prop_fdce_C_Q)         0.141     1.933 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=2, routed)           0.158     2.091    CPU_Core_inst/CU/softwareReset
    SLICE_X47Y3          LUT2 (Prop_lut2_I1_O)        0.045     2.136 f  CPU_Core_inst/CU/resultReg[30]_i_3/O
                         net (fo=667, routed)         0.189     2.325    CPU_Core_inst/CU/AR[0]
    SLICE_X46Y2          FDCE                                         f  CPU_Core_inst/CU/destinationRegisterNumberReg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=1600, routed)        0.835     2.340    CPU_Core_inst/CU/CLK
    SLICE_X46Y2          FDCE                                         r  CPU_Core_inst/CU/destinationRegisterNumberReg_reg[1]/C
                         clock pessimism             -0.531     1.809    
    SLICE_X46Y2          FDCE (Remov_fdce_C_CLR)     -0.067     1.742    CPU_Core_inst/CU/destinationRegisterNumberReg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.742    
                         arrival time                           2.325    
  -------------------------------------------------------------------
                         slack                                  0.583    

Slack (MET) :             0.583ns  (arrival time - required time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/CU/destinationRegisterNumberReg_reg[2]/CLR
                            (removal check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.186ns (34.894%)  route 0.347ns (65.106%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.340ns
    Source Clock Delay      (SCD):    1.792ns
    Clock Pessimism Removal (CPR):    0.531ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=1600, routed)        0.564     1.792    CPU_Core_inst/CU/CLK
    SLICE_X47Y3          FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y3          FDCE (Prop_fdce_C_Q)         0.141     1.933 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=2, routed)           0.158     2.091    CPU_Core_inst/CU/softwareReset
    SLICE_X47Y3          LUT2 (Prop_lut2_I1_O)        0.045     2.136 f  CPU_Core_inst/CU/resultReg[30]_i_3/O
                         net (fo=667, routed)         0.189     2.325    CPU_Core_inst/CU/AR[0]
    SLICE_X46Y2          FDCE                                         f  CPU_Core_inst/CU/destinationRegisterNumberReg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=1600, routed)        0.835     2.340    CPU_Core_inst/CU/CLK
    SLICE_X46Y2          FDCE                                         r  CPU_Core_inst/CU/destinationRegisterNumberReg_reg[2]/C
                         clock pessimism             -0.531     1.809    
    SLICE_X46Y2          FDCE (Remov_fdce_C_CLR)     -0.067     1.742    CPU_Core_inst/CU/destinationRegisterNumberReg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.742    
                         arrival time                           2.325    
  -------------------------------------------------------------------
                         slack                                  0.583    

Slack (MET) :             0.583ns  (arrival time - required time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/CU/destinationRegisterNumberReg_reg[31]/CLR
                            (removal check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.186ns (34.894%)  route 0.347ns (65.106%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.340ns
    Source Clock Delay      (SCD):    1.792ns
    Clock Pessimism Removal (CPR):    0.531ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=1600, routed)        0.564     1.792    CPU_Core_inst/CU/CLK
    SLICE_X47Y3          FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y3          FDCE (Prop_fdce_C_Q)         0.141     1.933 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=2, routed)           0.158     2.091    CPU_Core_inst/CU/softwareReset
    SLICE_X47Y3          LUT2 (Prop_lut2_I1_O)        0.045     2.136 f  CPU_Core_inst/CU/resultReg[30]_i_3/O
                         net (fo=667, routed)         0.189     2.325    CPU_Core_inst/CU/AR[0]
    SLICE_X46Y2          FDCE                                         f  CPU_Core_inst/CU/destinationRegisterNumberReg_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=1600, routed)        0.835     2.340    CPU_Core_inst/CU/CLK
    SLICE_X46Y2          FDCE                                         r  CPU_Core_inst/CU/destinationRegisterNumberReg_reg[31]/C
                         clock pessimism             -0.531     1.809    
    SLICE_X46Y2          FDCE (Remov_fdce_C_CLR)     -0.067     1.742    CPU_Core_inst/CU/destinationRegisterNumberReg_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.742    
                         arrival time                           2.325    
  -------------------------------------------------------------------
                         slack                                  0.583    

Slack (MET) :             0.583ns  (arrival time - required time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/CU/destinationRegisterNumberReg_reg[3]/CLR
                            (removal check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.186ns (34.894%)  route 0.347ns (65.106%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.340ns
    Source Clock Delay      (SCD):    1.792ns
    Clock Pessimism Removal (CPR):    0.531ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=1600, routed)        0.564     1.792    CPU_Core_inst/CU/CLK
    SLICE_X47Y3          FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y3          FDCE (Prop_fdce_C_Q)         0.141     1.933 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=2, routed)           0.158     2.091    CPU_Core_inst/CU/softwareReset
    SLICE_X47Y3          LUT2 (Prop_lut2_I1_O)        0.045     2.136 f  CPU_Core_inst/CU/resultReg[30]_i_3/O
                         net (fo=667, routed)         0.189     2.325    CPU_Core_inst/CU/AR[0]
    SLICE_X46Y2          FDCE                                         f  CPU_Core_inst/CU/destinationRegisterNumberReg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=1600, routed)        0.835     2.340    CPU_Core_inst/CU/CLK
    SLICE_X46Y2          FDCE                                         r  CPU_Core_inst/CU/destinationRegisterNumberReg_reg[3]/C
                         clock pessimism             -0.531     1.809    
    SLICE_X46Y2          FDCE (Remov_fdce_C_CLR)     -0.067     1.742    CPU_Core_inst/CU/destinationRegisterNumberReg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.742    
                         arrival time                           2.325    
  -------------------------------------------------------------------
                         slack                                  0.583    

Slack (MET) :             0.618ns  (arrival time - required time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ram_inst/dataOut_reg[6]/CLR
                            (removal check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.184ns (37.055%)  route 0.313ns (62.945%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.339ns
    Source Clock Delay      (SCD):    1.792ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=1600, routed)        0.564     1.792    CPU_Core_inst/CU/CLK
    SLICE_X47Y3          FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y3          FDCE (Prop_fdce_C_Q)         0.141     1.933 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=2, routed)           0.158     2.091    CPU_Core_inst/CU/softwareReset
    SLICE_X47Y3          LUT2 (Prop_lut2_I0_O)        0.043     2.134 f  CPU_Core_inst/CU/mmcm_inst_i_1/O
                         net (fo=840, routed)         0.154     2.289    ram_inst/AR[0]
    SLICE_X46Y3          FDCE                                         f  ram_inst/dataOut_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=1600, routed)        0.834     2.339    ram_inst/CLK
    SLICE_X46Y3          FDCE                                         r  ram_inst/dataOut_reg[6]/C
                         clock pessimism             -0.534     1.805    
    SLICE_X46Y3          FDCE (Remov_fdce_C_CLR)     -0.134     1.671    ram_inst/dataOut_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           2.289    
  -------------------------------------------------------------------
                         slack                                  0.618    

Slack (MET) :             0.618ns  (arrival time - required time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ram_inst/dataOut_reg[7]/CLR
                            (removal check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.184ns (37.055%)  route 0.313ns (62.945%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.339ns
    Source Clock Delay      (SCD):    1.792ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=1600, routed)        0.564     1.792    CPU_Core_inst/CU/CLK
    SLICE_X47Y3          FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y3          FDCE (Prop_fdce_C_Q)         0.141     1.933 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=2, routed)           0.158     2.091    CPU_Core_inst/CU/softwareReset
    SLICE_X47Y3          LUT2 (Prop_lut2_I0_O)        0.043     2.134 f  CPU_Core_inst/CU/mmcm_inst_i_1/O
                         net (fo=840, routed)         0.154     2.289    ram_inst/AR[0]
    SLICE_X46Y3          FDCE                                         f  ram_inst/dataOut_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=1600, routed)        0.834     2.339    ram_inst/CLK
    SLICE_X46Y3          FDCE                                         r  ram_inst/dataOut_reg[7]/C
                         clock pessimism             -0.534     1.805    
    SLICE_X46Y3          FDCE (Remov_fdce_C_CLR)     -0.134     1.671    ram_inst/dataOut_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           2.289    
  -------------------------------------------------------------------
                         slack                                  0.618    

Slack (MET) :             0.629ns  (arrival time - required time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/CU/softwareResetReg_reg/CLR
                            (removal check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.186ns (34.634%)  route 0.351ns (65.366%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.339ns
    Source Clock Delay      (SCD):    1.792ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=1600, routed)        0.564     1.792    CPU_Core_inst/CU/CLK
    SLICE_X47Y3          FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y3          FDCE (Prop_fdce_C_Q)         0.141     1.933 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=2, routed)           0.158     2.091    CPU_Core_inst/CU/softwareReset
    SLICE_X47Y3          LUT2 (Prop_lut2_I1_O)        0.045     2.136 f  CPU_Core_inst/CU/resultReg[30]_i_3/O
                         net (fo=667, routed)         0.193     2.329    CPU_Core_inst/CU/AR[0]
    SLICE_X47Y3          FDCE                                         f  CPU_Core_inst/CU/softwareResetReg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=1600, routed)        0.834     2.339    CPU_Core_inst/CU/CLK
    SLICE_X47Y3          FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
                         clock pessimism             -0.547     1.792    
    SLICE_X47Y3          FDCE (Remov_fdce_C_CLR)     -0.092     1.700    CPU_Core_inst/CU/softwareResetReg_reg
  -------------------------------------------------------------------
                         required time                         -1.700    
                         arrival time                           2.329    
  -------------------------------------------------------------------
                         slack                                  0.629    

Slack (MET) :             0.634ns  (arrival time - required time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/CU/instructionReg_reg[3]/CLR
                            (removal check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.186ns (33.328%)  route 0.372ns (66.672%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.339ns
    Source Clock Delay      (SCD):    1.792ns
    Clock Pessimism Removal (CPR):    0.531ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=1600, routed)        0.564     1.792    CPU_Core_inst/CU/CLK
    SLICE_X47Y3          FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y3          FDCE (Prop_fdce_C_Q)         0.141     1.933 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=2, routed)           0.158     2.091    CPU_Core_inst/CU/softwareReset
    SLICE_X47Y3          LUT2 (Prop_lut2_I1_O)        0.045     2.136 f  CPU_Core_inst/CU/resultReg[30]_i_3/O
                         net (fo=667, routed)         0.214     2.350    CPU_Core_inst/CU/AR[0]
    SLICE_X45Y3          FDCE                                         f  CPU_Core_inst/CU/instructionReg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=1600, routed)        0.834     2.339    CPU_Core_inst/CU/CLK
    SLICE_X45Y3          FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[3]/C
                         clock pessimism             -0.531     1.808    
    SLICE_X45Y3          FDCE (Remov_fdce_C_CLR)     -0.092     1.716    CPU_Core_inst/CU/instructionReg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.716    
                         arrival time                           2.350    
  -------------------------------------------------------------------
                         slack                                  0.634    

Slack (MET) :             0.634ns  (arrival time - required time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/CU/instructionReg_reg[9]/CLR
                            (removal check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.186ns (33.328%)  route 0.372ns (66.672%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.339ns
    Source Clock Delay      (SCD):    1.792ns
    Clock Pessimism Removal (CPR):    0.531ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=1600, routed)        0.564     1.792    CPU_Core_inst/CU/CLK
    SLICE_X47Y3          FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y3          FDCE (Prop_fdce_C_Q)         0.141     1.933 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=2, routed)           0.158     2.091    CPU_Core_inst/CU/softwareReset
    SLICE_X47Y3          LUT2 (Prop_lut2_I1_O)        0.045     2.136 f  CPU_Core_inst/CU/resultReg[30]_i_3/O
                         net (fo=667, routed)         0.214     2.350    CPU_Core_inst/CU/AR[0]
    SLICE_X45Y3          FDCE                                         f  CPU_Core_inst/CU/instructionReg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=1600, routed)        0.834     2.339    CPU_Core_inst/CU/CLK
    SLICE_X45Y3          FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[9]/C
                         clock pessimism             -0.531     1.808    
    SLICE_X45Y3          FDCE (Remov_fdce_C_CLR)     -0.092     1.716    CPU_Core_inst/CU/instructionReg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.716    
                         arrival time                           2.350    
  -------------------------------------------------------------------
                         slack                                  0.634    

Slack (MET) :             0.636ns  (arrival time - required time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/ALU_inst/resultReg_reg[12]/CLR
                            (removal check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.186ns (23.082%)  route 0.620ns (76.918%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    1.792ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=1600, routed)        0.564     1.792    CPU_Core_inst/CU/CLK
    SLICE_X47Y3          FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y3          FDCE (Prop_fdce_C_Q)         0.141     1.933 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=2, routed)           0.158     2.091    CPU_Core_inst/CU/softwareReset
    SLICE_X47Y3          LUT2 (Prop_lut2_I1_O)        0.045     2.136 f  CPU_Core_inst/CU/resultReg[30]_i_3/O
                         net (fo=667, routed)         0.462     2.598    CPU_Core_inst/ALU_inst/AR[0]
    SLICE_X33Y9          FDCE                                         f  CPU_Core_inst/ALU_inst/resultReg_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=1600, routed)        0.831     2.336    CPU_Core_inst/ALU_inst/CLK
    SLICE_X33Y9          FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[12]/C
                         clock pessimism             -0.282     2.054    
    SLICE_X33Y9          FDCE (Remov_fdce_C_CLR)     -0.092     1.962    CPU_Core_inst/ALU_inst/resultReg_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.962    
                         arrival time                           2.598    
  -------------------------------------------------------------------
                         slack                                  0.636    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfb
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ClockGenerator/mmcm_inst/CLKFBOUT
                            (clock source 'clkfb'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ClockGenerator/mmcm_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.014ns  (logic 0.000ns (0.000%)  route 0.014ns (99.997%))
  Logic Levels:           0  
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfb fall edge)      5.000     5.000 f  
    W5                                                0.000     5.000 f  externalClk (IN)
                         net (fo=0)                   0.000     5.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     7.691    ClockGenerator/externalClk_IBUF
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.088     7.779 f  ClockGenerator/mmcm_inst/CLKFBOUT
                         net (fo=1, routed)           0.014     7.793    ClockGenerator/clkfb
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  ClockGenerator/mmcm_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ClockGenerator/mmcm_inst/CLKFBOUT
                            (clock source 'clkfb'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ClockGenerator/mmcm_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.005ns  (logic 0.000ns (0.000%)  route 0.005ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfb rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKFBOUT
                         net (fo=1, routed)           0.005     0.722    ClockGenerator/clkfb
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  ClockGenerator/mmcm_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  internalClk
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 memoryMapping_inst/SevenSegmentDisplayDataReg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentLEDs[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        117.242ns  (logic 41.227ns (35.164%)  route 76.015ns (64.836%))
  Logic Levels:           143  (CARRY4=82 LUT1=5 LUT2=8 LUT3=18 LUT4=12 LUT5=10 LUT6=5 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=1600, routed)        1.635     6.172    memoryMapping_inst/CLK
    SLICE_X59Y10         FDCE                                         r  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y10         FDCE (Prop_fdce_C_Q)         0.456     6.628 f  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[4]/Q
                         net (fo=55, routed)          1.703     8.331    memoryMapping_inst/IO_SevenSegmentDisplay_inst/Q[4]
    SLICE_X53Y10         LUT1 (Prop_lut1_I0_O)        0.124     8.455 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_336/O
                         net (fo=1, routed)           0.000     8.455    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_336_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.987 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_155/CO[3]
                         net (fo=1, routed)           0.000     8.987    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_155_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.101 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_337/CO[3]
                         net (fo=1, routed)           0.000     9.101    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_337_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.215 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_156/CO[3]
                         net (fo=1, routed)           0.000     9.215    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_156_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.329 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_95/CO[3]
                         net (fo=1, routed)           0.000     9.329    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_95_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.443 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_55/CO[3]
                         net (fo=1, routed)           0.000     9.443    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_55_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.557 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_35/CO[3]
                         net (fo=1, routed)           0.000     9.557    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_35_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.870 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_14/O[3]
                         net (fo=218, routed)         3.302    13.172    memoryMapping_inst/IO_SevenSegmentDisplay_inst/SevenSegmentDisplayDataReg_reg[31]_6[0]
    SLICE_X51Y11         LUT3 (Prop_lut3_I0_O)        0.334    13.506 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_411/O
                         net (fo=42, routed)          1.637    15.143    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_155_2
    SLICE_X47Y19         LUT5 (Prop_lut5_I4_O)        0.332    15.475 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_380/O
                         net (fo=4, routed)           1.327    16.802    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_380_n_0
    SLICE_X43Y11         LUT4 (Prop_lut4_I0_O)        0.124    16.926 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1482/O
                         net (fo=1, routed)           0.000    16.926    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1482_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.458 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1148/CO[3]
                         net (fo=1, routed)           0.000    17.458    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1148_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.572 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_799/CO[3]
                         net (fo=1, routed)           0.000    17.572    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_799_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.686 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_366/CO[3]
                         net (fo=1, routed)           0.000    17.686    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_366_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.800 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_825/CO[3]
                         net (fo=1, routed)           0.000    17.800    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_825_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.914 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_826/CO[3]
                         net (fo=1, routed)           0.000    17.914    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_826_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.028 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1120/CO[3]
                         net (fo=1, routed)           0.000    18.028    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1120_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.299 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1365/CO[0]
                         net (fo=40, routed)          0.898    19.197    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1365_n_3
    SLICE_X43Y18         LUT3 (Prop_lut3_I0_O)        0.399    19.596 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1679/O
                         net (fo=2, routed)           0.974    20.569    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1679_n_0
    SLICE_X42Y16         LUT4 (Prop_lut4_I3_O)        0.326    20.895 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1683/O
                         net (fo=1, routed)           0.000    20.895    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1683_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    21.473 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1445/O[2]
                         net (fo=3, routed)           0.961    22.434    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1445_n_5
    SLICE_X38Y15         LUT3 (Prop_lut3_I2_O)        0.301    22.735 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1815/O
                         net (fo=2, routed)           1.232    23.967    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1815_n_0
    SLICE_X41Y17         LUT5 (Prop_lut5_I4_O)        0.154    24.121 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1554/O
                         net (fo=2, routed)           0.842    24.964    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1554_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.710    25.674 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1180/CO[3]
                         net (fo=1, routed)           0.000    25.674    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1180_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.008 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1029/O[1]
                         net (fo=6, routed)           1.041    27.049    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1029_n_6
    SLICE_X45Y19         LUT2 (Prop_lut2_I0_O)        0.303    27.352 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1467/O
                         net (fo=1, routed)           0.000    27.352    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1467_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    27.992 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1134/O[3]
                         net (fo=3, routed)           1.063    29.055    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1134_n_4
    SLICE_X36Y19         LUT2 (Prop_lut2_I0_O)        0.306    29.361 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1125/O
                         net (fo=1, routed)           0.490    29.851    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1125_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.377 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_768/CO[3]
                         net (fo=1, routed)           0.000    30.377    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_768_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.491 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_337/CO[3]
                         net (fo=1, routed)           0.000    30.491    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_337_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.605 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_183/CO[3]
                         net (fo=1, routed)           0.000    30.605    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_183_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.876 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_96/CO[0]
                         net (fo=1, routed)           0.867    31.742    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_96_n_3
    SLICE_X36Y22         LUT3 (Prop_lut3_I0_O)        0.373    32.115 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_59/O
                         net (fo=65, routed)          1.436    33.552    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_59_n_0
    SLICE_X40Y24         LUT3 (Prop_lut3_I1_O)        0.124    33.676 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_65/O
                         net (fo=59, routed)          0.698    34.374    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[1]41_in[0]
    SLICE_X40Y24         LUT1 (Prop_lut1_I0_O)        0.124    34.498 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_90/O
                         net (fo=2, routed)           0.689    35.187    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_90_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.584    35.771 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_88/O[2]
                         net (fo=1, routed)           0.936    36.707    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[1]4[3]
    SLICE_X40Y21         LUT5 (Prop_lut5_I1_O)        0.302    37.009 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_54/O
                         net (fo=48, routed)          1.323    38.332    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_54_n_0
    SLICE_X46Y22         LUT1 (Prop_lut1_I0_O)        0.124    38.456 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_92/O
                         net (fo=1, routed)           0.000    38.456    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_92_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    38.836 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_55/CO[3]
                         net (fo=1, routed)           0.000    38.836    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_55_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    39.159 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1181/O[1]
                         net (fo=1, routed)           0.981    40.140    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[1]5[6]
    SLICE_X45Y25         LUT3 (Prop_lut3_I2_O)        0.306    40.446 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_818/O
                         net (fo=43, routed)          2.633    43.079    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_818_n_0
    SLICE_X39Y24         LUT3 (Prop_lut3_I0_O)        0.152    43.231 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_801/O
                         net (fo=4, routed)           0.816    44.047    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_801_n_0
    SLICE_X38Y22         LUT6 (Prop_lut6_I3_O)        0.326    44.373 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1811/O
                         net (fo=1, routed)           0.000    44.373    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1811_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.906 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1531/CO[3]
                         net (fo=1, routed)           0.000    44.906    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1531_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.023 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1160/CO[3]
                         net (fo=1, routed)           0.000    45.023    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1160_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.140 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_786/CO[3]
                         net (fo=1, routed)           0.009    45.149    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_786_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.266 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_375/CO[3]
                         net (fo=1, routed)           0.000    45.266    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_375_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.383 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_829/CO[3]
                         net (fo=1, routed)           0.000    45.383    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_829_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.500 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_839/CO[3]
                         net (fo=1, routed)           0.000    45.500    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_839_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.617 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1085/CO[3]
                         net (fo=1, routed)           0.000    45.617    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1085_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    45.871 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1508/CO[0]
                         net (fo=40, routed)          1.888    47.759    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1508_n_3
    SLICE_X40Y29         LUT3 (Prop_lut3_I0_O)        0.393    48.152 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1760/O
                         net (fo=2, routed)           0.454    48.606    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1760_n_0
    SLICE_X43Y31         LUT4 (Prop_lut4_I3_O)        0.326    48.932 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1764/O
                         net (fo=1, routed)           0.000    48.932    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1764_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.482 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1462/CO[3]
                         net (fo=1, routed)           0.000    49.482    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1462_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.596 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1781/CO[3]
                         net (fo=1, routed)           0.000    49.596    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1781_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    49.909 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1487/O[3]
                         net (fo=3, routed)           0.950    50.859    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1487_n_4
    SLICE_X40Y34         LUT3 (Prop_lut3_I2_O)        0.306    51.165 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1489/O
                         net (fo=2, routed)           1.003    52.168    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1489_n_0
    SLICE_X40Y34         LUT5 (Prop_lut5_I4_O)        0.154    52.322 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1119/O
                         net (fo=2, routed)           1.433    53.755    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1119_n_0
    SLICE_X42Y34         LUT6 (Prop_lut6_I0_O)        0.327    54.082 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1123/O
                         net (fo=1, routed)           0.000    54.082    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1123_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    54.462 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_760/CO[3]
                         net (fo=1, routed)           0.000    54.462    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_760_n_0
    SLICE_X42Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    54.777 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_358/O[3]
                         net (fo=5, routed)           1.262    56.039    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_358_n_4
    SLICE_X45Y36         LUT2 (Prop_lut2_I1_O)        0.307    56.346 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_356/O
                         net (fo=1, routed)           0.000    56.346    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_356_n_0
    SLICE_X45Y36         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    56.926 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_194/O[2]
                         net (fo=3, routed)           0.986    57.912    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_194_n_5
    SLICE_X44Y34         LUT5 (Prop_lut5_I2_O)        0.302    58.214 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_351/O
                         net (fo=1, routed)           0.000    58.214    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_351_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    58.612 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_191/CO[3]
                         net (fo=1, routed)           0.000    58.612    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_191_n_0
    SLICE_X44Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    58.883 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_101/CO[0]
                         net (fo=1, routed)           0.642    59.525    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_101_n_3
    SLICE_X44Y36         LUT4 (Prop_lut4_I2_O)        0.373    59.898 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_61/O
                         net (fo=41, routed)          1.452    61.350    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_61_n_0
    SLICE_X33Y34         LUT3 (Prop_lut3_I1_O)        0.124    61.474 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_65/O
                         net (fo=58, routed)          1.004    62.478    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_62_0[0]
    SLICE_X33Y37         LUT1 (Prop_lut1_I0_O)        0.124    62.602 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_88/O
                         net (fo=2, routed)           0.631    63.233    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_88_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    63.813 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_56/CO[3]
                         net (fo=1, routed)           0.000    63.813    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_56_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.927 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1075/CO[3]
                         net (fo=1, routed)           0.000    63.927    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1075_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.041 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_693/CO[3]
                         net (fo=1, routed)           0.000    64.041    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_693_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.155 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_321/CO[3]
                         net (fo=1, routed)           0.000    64.155    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_321_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.269 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_171/CO[3]
                         net (fo=1, routed)           0.000    64.269    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_171_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.383 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_83/CO[3]
                         net (fo=1, routed)           0.000    64.383    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_83_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.497 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_54/CO[3]
                         net (fo=4, routed)           1.500    65.997    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_54_n_0
    SLICE_X44Y36         LUT2 (Prop_lut2_I0_O)        0.152    66.149 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_34/O
                         net (fo=167, routed)         1.253    67.402    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_26_0
    SLICE_X37Y34         LUT3 (Prop_lut3_I2_O)        0.332    67.734 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_58/O
                         net (fo=59, routed)          2.762    70.496    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_58_n_0
    SLICE_X34Y38         LUT3 (Prop_lut3_I2_O)        0.153    70.649 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1287/O
                         net (fo=8, routed)           0.861    71.510    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1287_n_0
    SLICE_X32Y35         LUT4 (Prop_lut4_I0_O)        0.331    71.841 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2138/O
                         net (fo=1, routed)           0.000    71.841    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2138_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    72.242 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2009/CO[3]
                         net (fo=1, routed)           0.000    72.242    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2009_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.356 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1682/CO[3]
                         net (fo=1, routed)           0.000    72.356    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1682_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.470 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1279/CO[3]
                         net (fo=1, routed)           0.000    72.470    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1279_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.584 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_842/CO[3]
                         net (fo=1, routed)           0.000    72.584    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_842_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.698 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_380/CO[3]
                         net (fo=1, routed)           0.000    72.698    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_380_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.812 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_882/CO[3]
                         net (fo=1, routed)           0.000    72.812    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_882_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.926 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_892/CO[3]
                         net (fo=1, routed)           0.000    72.926    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_892_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.040 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1231/CO[3]
                         net (fo=1, routed)           0.000    73.040    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1231_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    73.311 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1659/CO[0]
                         net (fo=40, routed)          1.037    74.348    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1659_n_3
    SLICE_X35Y44         LUT3 (Prop_lut3_I0_O)        0.401    74.749 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2117/O
                         net (fo=2, routed)           0.662    75.411    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2117_n_0
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.326    75.737 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2121/O
                         net (fo=1, routed)           0.000    75.737    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2121_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.287 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1958/CO[3]
                         net (fo=1, routed)           0.000    76.287    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1958_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    76.621 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1605/O[1]
                         net (fo=3, routed)           1.021    77.642    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1605_n_6
    SLICE_X36Y45         LUT3 (Prop_lut3_I2_O)        0.303    77.945 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1609/O
                         net (fo=2, routed)           1.008    78.952    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1609_n_0
    SLICE_X33Y44         LUT5 (Prop_lut5_I4_O)        0.150    79.102 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1212/O
                         net (fo=2, routed)           0.888    79.990    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1212_n_0
    SLICE_X37Y45         LUT6 (Prop_lut6_I0_O)        0.326    80.316 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1216/O
                         net (fo=1, routed)           0.000    80.316    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1216_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    80.848 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_761/CO[3]
                         net (fo=1, routed)           0.000    80.848    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_761_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    81.070 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_335/O[0]
                         net (fo=7, routed)           2.020    83.090    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_335_n_7
    SLICE_X28Y48         LUT2 (Prop_lut2_I0_O)        0.299    83.389 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_824/O
                         net (fo=1, routed)           0.000    83.389    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_824_n_0
    SLICE_X28Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    83.921 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_360/CO[3]
                         net (fo=1, routed)           0.000    83.921    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_360_n_0
    SLICE_X28Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    84.143 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_198/O[0]
                         net (fo=3, routed)           0.702    84.845    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_198_n_7
    SLICE_X29Y49         LUT4 (Prop_lut4_I0_O)        0.299    85.144 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_358/O
                         net (fo=1, routed)           0.000    85.144    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_358_n_0
    SLICE_X29Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.694 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_195/CO[3]
                         net (fo=1, routed)           0.001    85.695    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_195_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    85.966 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_105/CO[0]
                         net (fo=1, routed)           0.975    86.941    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_105_n_3
    SLICE_X34Y50         LUT4 (Prop_lut4_I2_O)        0.373    87.314 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_65/O
                         net (fo=39, routed)          1.795    89.109    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_65_n_0
    SLICE_X42Y43         LUT3 (Prop_lut3_I1_O)        0.124    89.233 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_69/O
                         net (fo=31, routed)          0.885    90.118    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[3]41_in[0]
    SLICE_X45Y45         LUT1 (Prop_lut1_I0_O)        0.124    90.242 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_91/O
                         net (fo=2, routed)           0.800    91.042    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_91_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    91.622 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_61/CO[3]
                         net (fo=1, routed)           0.000    91.622    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_61_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.736 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1198/CO[3]
                         net (fo=1, routed)           0.000    91.736    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1198_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.850 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_751/CO[3]
                         net (fo=1, routed)           0.000    91.850    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_751_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.964 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_326/CO[3]
                         net (fo=1, routed)           0.001    91.964    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_326_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.078 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_175/CO[3]
                         net (fo=1, routed)           0.000    92.078    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_175_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.192 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_87/CO[3]
                         net (fo=1, routed)           0.000    92.192    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_87_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.306 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_58/CO[3]
                         net (fo=1, routed)           1.262    93.568    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_58_n_0
    SLICE_X34Y50         LUT2 (Prop_lut2_I0_O)        0.148    93.716 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_37/O
                         net (fo=44, routed)          1.455    95.171    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_37_n_0
    SLICE_X45Y48         LUT5 (Prop_lut5_I1_O)        0.328    95.499 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_963/O
                         net (fo=17, routed)          1.430    96.929    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_963_n_0
    SLICE_X43Y50         LUT3 (Prop_lut3_I1_O)        0.152    97.081 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_521/O
                         net (fo=4, routed)           1.352    98.432    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_521_n_0
    SLICE_X42Y47         LUT4 (Prop_lut4_I0_O)        0.332    98.764 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1727/O
                         net (fo=1, routed)           0.000    98.764    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1727_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    99.297 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1338/CO[3]
                         net (fo=1, routed)           0.000    99.297    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1338_n_0
    SLICE_X42Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.414 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_906/CO[3]
                         net (fo=1, routed)           0.000    99.414    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_906_n_0
    SLICE_X42Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.531 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_464/CO[3]
                         net (fo=1, routed)           0.001    99.532    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_464_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    99.771 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_957/O[2]
                         net (fo=3, routed)           1.032   100.803    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_957_n_5
    SLICE_X42Y43         LUT3 (Prop_lut3_I0_O)        0.325   101.128 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_512/O
                         net (fo=2, routed)           0.986   102.114    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_512_n_0
    SLICE_X44Y49         LUT4 (Prop_lut4_I3_O)        0.328   102.442 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_515/O
                         net (fo=1, routed)           0.000   102.442    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_515_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   102.843 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_243/CO[3]
                         net (fo=1, routed)           0.001   102.843    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_243_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   103.177 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_238/O[1]
                         net (fo=3, routed)           1.146   104.323    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_238_n_6
    SLICE_X46Y48         LUT3 (Prop_lut3_I0_O)        0.303   104.626 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_450/O
                         net (fo=2, routed)           0.801   105.427    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_450_n_0
    SLICE_X45Y48         LUT5 (Prop_lut5_I0_O)        0.124   105.551 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_222/O
                         net (fo=2, routed)           1.375   106.926    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_222_n_0
    SLICE_X44Y48         LUT6 (Prop_lut6_I0_O)        0.124   107.050 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_225/O
                         net (fo=1, routed)           0.000   107.050    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_225_n_0
    SLICE_X44Y48         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227   107.277 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_116/O[1]
                         net (fo=2, routed)           0.978   108.255    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_116_n_6
    SLICE_X46Y46         LUT2 (Prop_lut2_I0_O)        0.303   108.558 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_118/O
                         net (fo=1, routed)           0.000   108.558    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_118_n_0
    SLICE_X46Y46         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230   108.788 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_67/O[1]
                         net (fo=1, routed)           0.877   109.665    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_67_n_6
    SLICE_X46Y41         LUT2 (Prop_lut2_I1_O)        0.306   109.971 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_43/O
                         net (fo=1, routed)           0.000   109.971    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_43_n_0
    SLICE_X46Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   110.347 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_22/CO[3]
                         net (fo=1, routed)           0.000   110.347    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_22_n_0
    SLICE_X46Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   110.566 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_57/O[0]
                         net (fo=3, routed)           0.999   111.565    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_57_n_7
    SLICE_X47Y40         LUT4 (Prop_lut4_I3_O)        0.323   111.888 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_38/O
                         net (fo=3, routed)           1.103   112.991    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_38_n_0
    SLICE_X48Y40         LUT5 (Prop_lut5_I1_O)        0.354   113.345 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_27/O
                         net (fo=1, routed)           0.303   113.648    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_27_n_0
    SLICE_X48Y39         LUT4 (Prop_lut4_I0_O)        0.326   113.974 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_11/O
                         net (fo=1, routed)           1.337   115.311    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_11_n_0
    SLICE_X50Y23         LUT6 (Prop_lut6_I5_O)        0.124   115.435 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2/O
                         net (fo=7, routed)           1.706   117.141    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sel[1]
    SLICE_X54Y22         LUT5 (Prop_lut5_I1_O)        0.124   117.265 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0/O
                         net (fo=1, routed)           0.000   117.265    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_n_0
    SLICE_X54Y22         MUXF7 (Prop_muxf7_I1_O)      0.214   117.479 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.000   117.479    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[0]_inst_i_3_n_0
    SLICE_X54Y22         MUXF8 (Prop_muxf8_I1_O)      0.088   117.567 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.141   119.708    sevenSegmentLEDs_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.706   123.414 r  sevenSegmentLEDs_OBUF[0]_inst/O
                         net (fo=0)                   0.000   123.414    sevenSegmentLEDs[0]
    W7                                                                r  sevenSegmentLEDs[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/SevenSegmentDisplayDataReg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentLEDs[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        117.119ns  (logic 41.245ns (35.216%)  route 75.874ns (64.784%))
  Logic Levels:           143  (CARRY4=82 LUT1=5 LUT2=8 LUT3=18 LUT4=12 LUT5=10 LUT6=5 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=1600, routed)        1.635     6.172    memoryMapping_inst/CLK
    SLICE_X59Y10         FDCE                                         r  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y10         FDCE (Prop_fdce_C_Q)         0.456     6.628 f  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[4]/Q
                         net (fo=55, routed)          1.703     8.331    memoryMapping_inst/IO_SevenSegmentDisplay_inst/Q[4]
    SLICE_X53Y10         LUT1 (Prop_lut1_I0_O)        0.124     8.455 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_336/O
                         net (fo=1, routed)           0.000     8.455    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_336_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.987 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_155/CO[3]
                         net (fo=1, routed)           0.000     8.987    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_155_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.101 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_337/CO[3]
                         net (fo=1, routed)           0.000     9.101    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_337_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.215 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_156/CO[3]
                         net (fo=1, routed)           0.000     9.215    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_156_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.329 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_95/CO[3]
                         net (fo=1, routed)           0.000     9.329    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_95_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.443 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_55/CO[3]
                         net (fo=1, routed)           0.000     9.443    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_55_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.557 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_35/CO[3]
                         net (fo=1, routed)           0.000     9.557    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_35_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.870 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_14/O[3]
                         net (fo=218, routed)         3.302    13.172    memoryMapping_inst/IO_SevenSegmentDisplay_inst/SevenSegmentDisplayDataReg_reg[31]_6[0]
    SLICE_X51Y11         LUT3 (Prop_lut3_I0_O)        0.334    13.506 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_411/O
                         net (fo=42, routed)          1.637    15.143    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_155_2
    SLICE_X47Y19         LUT5 (Prop_lut5_I4_O)        0.332    15.475 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_380/O
                         net (fo=4, routed)           1.327    16.802    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_380_n_0
    SLICE_X43Y11         LUT4 (Prop_lut4_I0_O)        0.124    16.926 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1482/O
                         net (fo=1, routed)           0.000    16.926    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1482_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.458 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1148/CO[3]
                         net (fo=1, routed)           0.000    17.458    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1148_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.572 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_799/CO[3]
                         net (fo=1, routed)           0.000    17.572    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_799_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.686 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_366/CO[3]
                         net (fo=1, routed)           0.000    17.686    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_366_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.800 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_825/CO[3]
                         net (fo=1, routed)           0.000    17.800    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_825_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.914 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_826/CO[3]
                         net (fo=1, routed)           0.000    17.914    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_826_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.028 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1120/CO[3]
                         net (fo=1, routed)           0.000    18.028    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1120_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.299 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1365/CO[0]
                         net (fo=40, routed)          0.898    19.197    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1365_n_3
    SLICE_X43Y18         LUT3 (Prop_lut3_I0_O)        0.399    19.596 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1679/O
                         net (fo=2, routed)           0.974    20.569    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1679_n_0
    SLICE_X42Y16         LUT4 (Prop_lut4_I3_O)        0.326    20.895 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1683/O
                         net (fo=1, routed)           0.000    20.895    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1683_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    21.473 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1445/O[2]
                         net (fo=3, routed)           0.961    22.434    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1445_n_5
    SLICE_X38Y15         LUT3 (Prop_lut3_I2_O)        0.301    22.735 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1815/O
                         net (fo=2, routed)           1.232    23.967    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1815_n_0
    SLICE_X41Y17         LUT5 (Prop_lut5_I4_O)        0.154    24.121 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1554/O
                         net (fo=2, routed)           0.842    24.964    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1554_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.710    25.674 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1180/CO[3]
                         net (fo=1, routed)           0.000    25.674    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1180_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.008 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1029/O[1]
                         net (fo=6, routed)           1.041    27.049    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1029_n_6
    SLICE_X45Y19         LUT2 (Prop_lut2_I0_O)        0.303    27.352 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1467/O
                         net (fo=1, routed)           0.000    27.352    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1467_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    27.992 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1134/O[3]
                         net (fo=3, routed)           1.063    29.055    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1134_n_4
    SLICE_X36Y19         LUT2 (Prop_lut2_I0_O)        0.306    29.361 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1125/O
                         net (fo=1, routed)           0.490    29.851    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1125_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.377 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_768/CO[3]
                         net (fo=1, routed)           0.000    30.377    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_768_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.491 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_337/CO[3]
                         net (fo=1, routed)           0.000    30.491    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_337_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.605 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_183/CO[3]
                         net (fo=1, routed)           0.000    30.605    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_183_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.876 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_96/CO[0]
                         net (fo=1, routed)           0.867    31.742    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_96_n_3
    SLICE_X36Y22         LUT3 (Prop_lut3_I0_O)        0.373    32.115 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_59/O
                         net (fo=65, routed)          1.436    33.552    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_59_n_0
    SLICE_X40Y24         LUT3 (Prop_lut3_I1_O)        0.124    33.676 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_65/O
                         net (fo=59, routed)          0.698    34.374    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[1]41_in[0]
    SLICE_X40Y24         LUT1 (Prop_lut1_I0_O)        0.124    34.498 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_90/O
                         net (fo=2, routed)           0.689    35.187    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_90_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.584    35.771 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_88/O[2]
                         net (fo=1, routed)           0.936    36.707    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[1]4[3]
    SLICE_X40Y21         LUT5 (Prop_lut5_I1_O)        0.302    37.009 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_54/O
                         net (fo=48, routed)          1.323    38.332    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_54_n_0
    SLICE_X46Y22         LUT1 (Prop_lut1_I0_O)        0.124    38.456 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_92/O
                         net (fo=1, routed)           0.000    38.456    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_92_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    38.836 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_55/CO[3]
                         net (fo=1, routed)           0.000    38.836    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_55_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    39.159 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1181/O[1]
                         net (fo=1, routed)           0.981    40.140    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[1]5[6]
    SLICE_X45Y25         LUT3 (Prop_lut3_I2_O)        0.306    40.446 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_818/O
                         net (fo=43, routed)          2.633    43.079    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_818_n_0
    SLICE_X39Y24         LUT3 (Prop_lut3_I0_O)        0.152    43.231 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_801/O
                         net (fo=4, routed)           0.816    44.047    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_801_n_0
    SLICE_X38Y22         LUT6 (Prop_lut6_I3_O)        0.326    44.373 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1811/O
                         net (fo=1, routed)           0.000    44.373    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1811_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.906 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1531/CO[3]
                         net (fo=1, routed)           0.000    44.906    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1531_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.023 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1160/CO[3]
                         net (fo=1, routed)           0.000    45.023    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1160_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.140 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_786/CO[3]
                         net (fo=1, routed)           0.009    45.149    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_786_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.266 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_375/CO[3]
                         net (fo=1, routed)           0.000    45.266    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_375_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.383 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_829/CO[3]
                         net (fo=1, routed)           0.000    45.383    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_829_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.500 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_839/CO[3]
                         net (fo=1, routed)           0.000    45.500    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_839_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.617 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1085/CO[3]
                         net (fo=1, routed)           0.000    45.617    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1085_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    45.871 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1508/CO[0]
                         net (fo=40, routed)          1.888    47.759    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1508_n_3
    SLICE_X40Y29         LUT3 (Prop_lut3_I0_O)        0.393    48.152 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1760/O
                         net (fo=2, routed)           0.454    48.606    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1760_n_0
    SLICE_X43Y31         LUT4 (Prop_lut4_I3_O)        0.326    48.932 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1764/O
                         net (fo=1, routed)           0.000    48.932    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1764_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.482 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1462/CO[3]
                         net (fo=1, routed)           0.000    49.482    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1462_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.596 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1781/CO[3]
                         net (fo=1, routed)           0.000    49.596    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1781_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    49.909 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1487/O[3]
                         net (fo=3, routed)           0.950    50.859    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1487_n_4
    SLICE_X40Y34         LUT3 (Prop_lut3_I2_O)        0.306    51.165 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1489/O
                         net (fo=2, routed)           1.003    52.168    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1489_n_0
    SLICE_X40Y34         LUT5 (Prop_lut5_I4_O)        0.154    52.322 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1119/O
                         net (fo=2, routed)           1.433    53.755    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1119_n_0
    SLICE_X42Y34         LUT6 (Prop_lut6_I0_O)        0.327    54.082 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1123/O
                         net (fo=1, routed)           0.000    54.082    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1123_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    54.462 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_760/CO[3]
                         net (fo=1, routed)           0.000    54.462    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_760_n_0
    SLICE_X42Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    54.777 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_358/O[3]
                         net (fo=5, routed)           1.262    56.039    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_358_n_4
    SLICE_X45Y36         LUT2 (Prop_lut2_I1_O)        0.307    56.346 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_356/O
                         net (fo=1, routed)           0.000    56.346    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_356_n_0
    SLICE_X45Y36         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    56.926 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_194/O[2]
                         net (fo=3, routed)           0.986    57.912    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_194_n_5
    SLICE_X44Y34         LUT5 (Prop_lut5_I2_O)        0.302    58.214 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_351/O
                         net (fo=1, routed)           0.000    58.214    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_351_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    58.612 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_191/CO[3]
                         net (fo=1, routed)           0.000    58.612    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_191_n_0
    SLICE_X44Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    58.883 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_101/CO[0]
                         net (fo=1, routed)           0.642    59.525    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_101_n_3
    SLICE_X44Y36         LUT4 (Prop_lut4_I2_O)        0.373    59.898 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_61/O
                         net (fo=41, routed)          1.452    61.350    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_61_n_0
    SLICE_X33Y34         LUT3 (Prop_lut3_I1_O)        0.124    61.474 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_65/O
                         net (fo=58, routed)          1.004    62.478    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_62_0[0]
    SLICE_X33Y37         LUT1 (Prop_lut1_I0_O)        0.124    62.602 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_88/O
                         net (fo=2, routed)           0.631    63.233    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_88_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    63.813 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_56/CO[3]
                         net (fo=1, routed)           0.000    63.813    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_56_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.927 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1075/CO[3]
                         net (fo=1, routed)           0.000    63.927    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1075_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.041 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_693/CO[3]
                         net (fo=1, routed)           0.000    64.041    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_693_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.155 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_321/CO[3]
                         net (fo=1, routed)           0.000    64.155    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_321_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.269 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_171/CO[3]
                         net (fo=1, routed)           0.000    64.269    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_171_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.383 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_83/CO[3]
                         net (fo=1, routed)           0.000    64.383    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_83_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.497 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_54/CO[3]
                         net (fo=4, routed)           1.500    65.997    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_54_n_0
    SLICE_X44Y36         LUT2 (Prop_lut2_I0_O)        0.152    66.149 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_34/O
                         net (fo=167, routed)         1.253    67.402    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_26_0
    SLICE_X37Y34         LUT3 (Prop_lut3_I2_O)        0.332    67.734 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_58/O
                         net (fo=59, routed)          2.762    70.496    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_58_n_0
    SLICE_X34Y38         LUT3 (Prop_lut3_I2_O)        0.153    70.649 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1287/O
                         net (fo=8, routed)           0.861    71.510    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1287_n_0
    SLICE_X32Y35         LUT4 (Prop_lut4_I0_O)        0.331    71.841 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2138/O
                         net (fo=1, routed)           0.000    71.841    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2138_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    72.242 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2009/CO[3]
                         net (fo=1, routed)           0.000    72.242    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2009_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.356 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1682/CO[3]
                         net (fo=1, routed)           0.000    72.356    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1682_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.470 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1279/CO[3]
                         net (fo=1, routed)           0.000    72.470    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1279_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.584 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_842/CO[3]
                         net (fo=1, routed)           0.000    72.584    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_842_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.698 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_380/CO[3]
                         net (fo=1, routed)           0.000    72.698    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_380_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.812 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_882/CO[3]
                         net (fo=1, routed)           0.000    72.812    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_882_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.926 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_892/CO[3]
                         net (fo=1, routed)           0.000    72.926    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_892_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.040 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1231/CO[3]
                         net (fo=1, routed)           0.000    73.040    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1231_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    73.311 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1659/CO[0]
                         net (fo=40, routed)          1.037    74.348    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1659_n_3
    SLICE_X35Y44         LUT3 (Prop_lut3_I0_O)        0.401    74.749 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2117/O
                         net (fo=2, routed)           0.662    75.411    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2117_n_0
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.326    75.737 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2121/O
                         net (fo=1, routed)           0.000    75.737    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2121_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.287 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1958/CO[3]
                         net (fo=1, routed)           0.000    76.287    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1958_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    76.621 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1605/O[1]
                         net (fo=3, routed)           1.021    77.642    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1605_n_6
    SLICE_X36Y45         LUT3 (Prop_lut3_I2_O)        0.303    77.945 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1609/O
                         net (fo=2, routed)           1.008    78.952    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1609_n_0
    SLICE_X33Y44         LUT5 (Prop_lut5_I4_O)        0.150    79.102 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1212/O
                         net (fo=2, routed)           0.888    79.990    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1212_n_0
    SLICE_X37Y45         LUT6 (Prop_lut6_I0_O)        0.326    80.316 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1216/O
                         net (fo=1, routed)           0.000    80.316    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1216_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    80.848 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_761/CO[3]
                         net (fo=1, routed)           0.000    80.848    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_761_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    81.070 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_335/O[0]
                         net (fo=7, routed)           2.020    83.090    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_335_n_7
    SLICE_X28Y48         LUT2 (Prop_lut2_I0_O)        0.299    83.389 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_824/O
                         net (fo=1, routed)           0.000    83.389    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_824_n_0
    SLICE_X28Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    83.921 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_360/CO[3]
                         net (fo=1, routed)           0.000    83.921    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_360_n_0
    SLICE_X28Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    84.143 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_198/O[0]
                         net (fo=3, routed)           0.702    84.845    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_198_n_7
    SLICE_X29Y49         LUT4 (Prop_lut4_I0_O)        0.299    85.144 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_358/O
                         net (fo=1, routed)           0.000    85.144    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_358_n_0
    SLICE_X29Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.694 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_195/CO[3]
                         net (fo=1, routed)           0.001    85.695    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_195_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    85.966 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_105/CO[0]
                         net (fo=1, routed)           0.975    86.941    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_105_n_3
    SLICE_X34Y50         LUT4 (Prop_lut4_I2_O)        0.373    87.314 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_65/O
                         net (fo=39, routed)          1.795    89.109    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_65_n_0
    SLICE_X42Y43         LUT3 (Prop_lut3_I1_O)        0.124    89.233 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_69/O
                         net (fo=31, routed)          0.885    90.118    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[3]41_in[0]
    SLICE_X45Y45         LUT1 (Prop_lut1_I0_O)        0.124    90.242 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_91/O
                         net (fo=2, routed)           0.800    91.042    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_91_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    91.622 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_61/CO[3]
                         net (fo=1, routed)           0.000    91.622    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_61_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.736 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1198/CO[3]
                         net (fo=1, routed)           0.000    91.736    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1198_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.850 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_751/CO[3]
                         net (fo=1, routed)           0.000    91.850    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_751_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.964 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_326/CO[3]
                         net (fo=1, routed)           0.001    91.964    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_326_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.078 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_175/CO[3]
                         net (fo=1, routed)           0.000    92.078    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_175_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.192 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_87/CO[3]
                         net (fo=1, routed)           0.000    92.192    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_87_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.306 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_58/CO[3]
                         net (fo=1, routed)           1.262    93.568    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_58_n_0
    SLICE_X34Y50         LUT2 (Prop_lut2_I0_O)        0.148    93.716 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_37/O
                         net (fo=44, routed)          1.455    95.171    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_37_n_0
    SLICE_X45Y48         LUT5 (Prop_lut5_I1_O)        0.328    95.499 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_963/O
                         net (fo=17, routed)          1.430    96.929    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_963_n_0
    SLICE_X43Y50         LUT3 (Prop_lut3_I1_O)        0.152    97.081 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_521/O
                         net (fo=4, routed)           1.352    98.432    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_521_n_0
    SLICE_X42Y47         LUT4 (Prop_lut4_I0_O)        0.332    98.764 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1727/O
                         net (fo=1, routed)           0.000    98.764    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1727_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    99.297 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1338/CO[3]
                         net (fo=1, routed)           0.000    99.297    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1338_n_0
    SLICE_X42Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.414 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_906/CO[3]
                         net (fo=1, routed)           0.000    99.414    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_906_n_0
    SLICE_X42Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.531 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_464/CO[3]
                         net (fo=1, routed)           0.001    99.532    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_464_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    99.771 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_957/O[2]
                         net (fo=3, routed)           1.032   100.803    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_957_n_5
    SLICE_X42Y43         LUT3 (Prop_lut3_I0_O)        0.325   101.128 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_512/O
                         net (fo=2, routed)           0.986   102.114    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_512_n_0
    SLICE_X44Y49         LUT4 (Prop_lut4_I3_O)        0.328   102.442 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_515/O
                         net (fo=1, routed)           0.000   102.442    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_515_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   102.843 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_243/CO[3]
                         net (fo=1, routed)           0.001   102.843    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_243_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   103.177 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_238/O[1]
                         net (fo=3, routed)           1.146   104.323    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_238_n_6
    SLICE_X46Y48         LUT3 (Prop_lut3_I0_O)        0.303   104.626 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_450/O
                         net (fo=2, routed)           0.801   105.427    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_450_n_0
    SLICE_X45Y48         LUT5 (Prop_lut5_I0_O)        0.124   105.551 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_222/O
                         net (fo=2, routed)           1.375   106.926    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_222_n_0
    SLICE_X44Y48         LUT6 (Prop_lut6_I0_O)        0.124   107.050 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_225/O
                         net (fo=1, routed)           0.000   107.050    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_225_n_0
    SLICE_X44Y48         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227   107.277 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_116/O[1]
                         net (fo=2, routed)           0.978   108.255    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_116_n_6
    SLICE_X46Y46         LUT2 (Prop_lut2_I0_O)        0.303   108.558 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_118/O
                         net (fo=1, routed)           0.000   108.558    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_118_n_0
    SLICE_X46Y46         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230   108.788 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_67/O[1]
                         net (fo=1, routed)           0.877   109.665    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_67_n_6
    SLICE_X46Y41         LUT2 (Prop_lut2_I1_O)        0.306   109.971 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_43/O
                         net (fo=1, routed)           0.000   109.971    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_43_n_0
    SLICE_X46Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   110.347 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_22/CO[3]
                         net (fo=1, routed)           0.000   110.347    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_22_n_0
    SLICE_X46Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   110.566 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_57/O[0]
                         net (fo=3, routed)           0.999   111.565    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_57_n_7
    SLICE_X47Y40         LUT4 (Prop_lut4_I3_O)        0.323   111.888 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_38/O
                         net (fo=3, routed)           1.103   112.991    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_38_n_0
    SLICE_X48Y40         LUT5 (Prop_lut5_I1_O)        0.354   113.345 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_27/O
                         net (fo=1, routed)           0.303   113.648    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_27_n_0
    SLICE_X48Y39         LUT4 (Prop_lut4_I0_O)        0.326   113.974 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_11/O
                         net (fo=1, routed)           1.337   115.311    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_11_n_0
    SLICE_X50Y23         LUT6 (Prop_lut6_I5_O)        0.124   115.435 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2/O
                         net (fo=7, routed)           1.565   117.000    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sel[1]
    SLICE_X54Y21         LUT5 (Prop_lut5_I1_O)        0.124   117.124 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b1/O
                         net (fo=1, routed)           0.000   117.124    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b1_n_0
    SLICE_X54Y21         MUXF7 (Prop_muxf7_I1_O)      0.214   117.338 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.000   117.338    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[1]_inst_i_3_n_0
    SLICE_X54Y21         MUXF8 (Prop_muxf8_I1_O)      0.088   117.426 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.141   119.567    sevenSegmentLEDs_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.724   123.291 r  sevenSegmentLEDs_OBUF[1]_inst/O
                         net (fo=0)                   0.000   123.291    sevenSegmentLEDs[1]
    W6                                                                r  sevenSegmentLEDs[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/SevenSegmentDisplayDataReg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentLEDs[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        117.043ns  (logic 41.252ns (35.245%)  route 75.792ns (64.755%))
  Logic Levels:           143  (CARRY4=82 LUT1=5 LUT2=8 LUT3=18 LUT4=12 LUT5=10 LUT6=5 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=1600, routed)        1.635     6.172    memoryMapping_inst/CLK
    SLICE_X59Y10         FDCE                                         r  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y10         FDCE (Prop_fdce_C_Q)         0.456     6.628 f  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[4]/Q
                         net (fo=55, routed)          1.703     8.331    memoryMapping_inst/IO_SevenSegmentDisplay_inst/Q[4]
    SLICE_X53Y10         LUT1 (Prop_lut1_I0_O)        0.124     8.455 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_336/O
                         net (fo=1, routed)           0.000     8.455    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_336_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.987 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_155/CO[3]
                         net (fo=1, routed)           0.000     8.987    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_155_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.101 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_337/CO[3]
                         net (fo=1, routed)           0.000     9.101    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_337_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.215 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_156/CO[3]
                         net (fo=1, routed)           0.000     9.215    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_156_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.329 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_95/CO[3]
                         net (fo=1, routed)           0.000     9.329    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_95_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.443 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_55/CO[3]
                         net (fo=1, routed)           0.000     9.443    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_55_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.557 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_35/CO[3]
                         net (fo=1, routed)           0.000     9.557    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_35_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.870 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_14/O[3]
                         net (fo=218, routed)         3.302    13.172    memoryMapping_inst/IO_SevenSegmentDisplay_inst/SevenSegmentDisplayDataReg_reg[31]_6[0]
    SLICE_X51Y11         LUT3 (Prop_lut3_I0_O)        0.334    13.506 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_411/O
                         net (fo=42, routed)          1.637    15.143    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_155_2
    SLICE_X47Y19         LUT5 (Prop_lut5_I4_O)        0.332    15.475 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_380/O
                         net (fo=4, routed)           1.327    16.802    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_380_n_0
    SLICE_X43Y11         LUT4 (Prop_lut4_I0_O)        0.124    16.926 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1482/O
                         net (fo=1, routed)           0.000    16.926    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1482_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.458 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1148/CO[3]
                         net (fo=1, routed)           0.000    17.458    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1148_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.572 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_799/CO[3]
                         net (fo=1, routed)           0.000    17.572    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_799_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.686 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_366/CO[3]
                         net (fo=1, routed)           0.000    17.686    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_366_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.800 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_825/CO[3]
                         net (fo=1, routed)           0.000    17.800    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_825_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.914 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_826/CO[3]
                         net (fo=1, routed)           0.000    17.914    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_826_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.028 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1120/CO[3]
                         net (fo=1, routed)           0.000    18.028    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1120_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.299 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1365/CO[0]
                         net (fo=40, routed)          0.898    19.197    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1365_n_3
    SLICE_X43Y18         LUT3 (Prop_lut3_I0_O)        0.399    19.596 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1679/O
                         net (fo=2, routed)           0.974    20.569    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1679_n_0
    SLICE_X42Y16         LUT4 (Prop_lut4_I3_O)        0.326    20.895 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1683/O
                         net (fo=1, routed)           0.000    20.895    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1683_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    21.473 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1445/O[2]
                         net (fo=3, routed)           0.961    22.434    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1445_n_5
    SLICE_X38Y15         LUT3 (Prop_lut3_I2_O)        0.301    22.735 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1815/O
                         net (fo=2, routed)           1.232    23.967    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1815_n_0
    SLICE_X41Y17         LUT5 (Prop_lut5_I4_O)        0.154    24.121 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1554/O
                         net (fo=2, routed)           0.842    24.964    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1554_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.710    25.674 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1180/CO[3]
                         net (fo=1, routed)           0.000    25.674    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1180_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.008 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1029/O[1]
                         net (fo=6, routed)           1.041    27.049    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1029_n_6
    SLICE_X45Y19         LUT2 (Prop_lut2_I0_O)        0.303    27.352 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1467/O
                         net (fo=1, routed)           0.000    27.352    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1467_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    27.992 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1134/O[3]
                         net (fo=3, routed)           1.063    29.055    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1134_n_4
    SLICE_X36Y19         LUT2 (Prop_lut2_I0_O)        0.306    29.361 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1125/O
                         net (fo=1, routed)           0.490    29.851    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1125_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.377 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_768/CO[3]
                         net (fo=1, routed)           0.000    30.377    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_768_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.491 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_337/CO[3]
                         net (fo=1, routed)           0.000    30.491    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_337_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.605 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_183/CO[3]
                         net (fo=1, routed)           0.000    30.605    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_183_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.876 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_96/CO[0]
                         net (fo=1, routed)           0.867    31.742    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_96_n_3
    SLICE_X36Y22         LUT3 (Prop_lut3_I0_O)        0.373    32.115 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_59/O
                         net (fo=65, routed)          1.436    33.552    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_59_n_0
    SLICE_X40Y24         LUT3 (Prop_lut3_I1_O)        0.124    33.676 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_65/O
                         net (fo=59, routed)          0.698    34.374    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[1]41_in[0]
    SLICE_X40Y24         LUT1 (Prop_lut1_I0_O)        0.124    34.498 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_90/O
                         net (fo=2, routed)           0.689    35.187    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_90_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.584    35.771 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_88/O[2]
                         net (fo=1, routed)           0.936    36.707    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[1]4[3]
    SLICE_X40Y21         LUT5 (Prop_lut5_I1_O)        0.302    37.009 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_54/O
                         net (fo=48, routed)          1.323    38.332    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_54_n_0
    SLICE_X46Y22         LUT1 (Prop_lut1_I0_O)        0.124    38.456 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_92/O
                         net (fo=1, routed)           0.000    38.456    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_92_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    38.836 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_55/CO[3]
                         net (fo=1, routed)           0.000    38.836    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_55_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    39.159 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1181/O[1]
                         net (fo=1, routed)           0.981    40.140    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[1]5[6]
    SLICE_X45Y25         LUT3 (Prop_lut3_I2_O)        0.306    40.446 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_818/O
                         net (fo=43, routed)          2.633    43.079    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_818_n_0
    SLICE_X39Y24         LUT3 (Prop_lut3_I0_O)        0.152    43.231 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_801/O
                         net (fo=4, routed)           0.816    44.047    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_801_n_0
    SLICE_X38Y22         LUT6 (Prop_lut6_I3_O)        0.326    44.373 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1811/O
                         net (fo=1, routed)           0.000    44.373    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1811_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.906 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1531/CO[3]
                         net (fo=1, routed)           0.000    44.906    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1531_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.023 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1160/CO[3]
                         net (fo=1, routed)           0.000    45.023    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1160_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.140 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_786/CO[3]
                         net (fo=1, routed)           0.009    45.149    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_786_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.266 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_375/CO[3]
                         net (fo=1, routed)           0.000    45.266    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_375_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.383 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_829/CO[3]
                         net (fo=1, routed)           0.000    45.383    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_829_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.500 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_839/CO[3]
                         net (fo=1, routed)           0.000    45.500    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_839_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.617 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1085/CO[3]
                         net (fo=1, routed)           0.000    45.617    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1085_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    45.871 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1508/CO[0]
                         net (fo=40, routed)          1.888    47.759    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1508_n_3
    SLICE_X40Y29         LUT3 (Prop_lut3_I0_O)        0.393    48.152 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1760/O
                         net (fo=2, routed)           0.454    48.606    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1760_n_0
    SLICE_X43Y31         LUT4 (Prop_lut4_I3_O)        0.326    48.932 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1764/O
                         net (fo=1, routed)           0.000    48.932    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1764_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.482 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1462/CO[3]
                         net (fo=1, routed)           0.000    49.482    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1462_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.596 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1781/CO[3]
                         net (fo=1, routed)           0.000    49.596    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1781_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    49.909 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1487/O[3]
                         net (fo=3, routed)           0.950    50.859    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1487_n_4
    SLICE_X40Y34         LUT3 (Prop_lut3_I2_O)        0.306    51.165 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1489/O
                         net (fo=2, routed)           1.003    52.168    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1489_n_0
    SLICE_X40Y34         LUT5 (Prop_lut5_I4_O)        0.154    52.322 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1119/O
                         net (fo=2, routed)           1.433    53.755    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1119_n_0
    SLICE_X42Y34         LUT6 (Prop_lut6_I0_O)        0.327    54.082 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1123/O
                         net (fo=1, routed)           0.000    54.082    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1123_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    54.462 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_760/CO[3]
                         net (fo=1, routed)           0.000    54.462    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_760_n_0
    SLICE_X42Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    54.777 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_358/O[3]
                         net (fo=5, routed)           1.262    56.039    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_358_n_4
    SLICE_X45Y36         LUT2 (Prop_lut2_I1_O)        0.307    56.346 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_356/O
                         net (fo=1, routed)           0.000    56.346    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_356_n_0
    SLICE_X45Y36         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    56.926 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_194/O[2]
                         net (fo=3, routed)           0.986    57.912    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_194_n_5
    SLICE_X44Y34         LUT5 (Prop_lut5_I2_O)        0.302    58.214 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_351/O
                         net (fo=1, routed)           0.000    58.214    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_351_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    58.612 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_191/CO[3]
                         net (fo=1, routed)           0.000    58.612    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_191_n_0
    SLICE_X44Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    58.883 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_101/CO[0]
                         net (fo=1, routed)           0.642    59.525    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_101_n_3
    SLICE_X44Y36         LUT4 (Prop_lut4_I2_O)        0.373    59.898 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_61/O
                         net (fo=41, routed)          1.452    61.350    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_61_n_0
    SLICE_X33Y34         LUT3 (Prop_lut3_I1_O)        0.124    61.474 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_65/O
                         net (fo=58, routed)          1.004    62.478    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_62_0[0]
    SLICE_X33Y37         LUT1 (Prop_lut1_I0_O)        0.124    62.602 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_88/O
                         net (fo=2, routed)           0.631    63.233    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_88_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    63.813 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_56/CO[3]
                         net (fo=1, routed)           0.000    63.813    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_56_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.927 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1075/CO[3]
                         net (fo=1, routed)           0.000    63.927    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1075_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.041 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_693/CO[3]
                         net (fo=1, routed)           0.000    64.041    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_693_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.155 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_321/CO[3]
                         net (fo=1, routed)           0.000    64.155    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_321_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.269 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_171/CO[3]
                         net (fo=1, routed)           0.000    64.269    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_171_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.383 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_83/CO[3]
                         net (fo=1, routed)           0.000    64.383    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_83_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.497 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_54/CO[3]
                         net (fo=4, routed)           1.500    65.997    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_54_n_0
    SLICE_X44Y36         LUT2 (Prop_lut2_I0_O)        0.152    66.149 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_34/O
                         net (fo=167, routed)         1.253    67.402    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_26_0
    SLICE_X37Y34         LUT3 (Prop_lut3_I2_O)        0.332    67.734 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_58/O
                         net (fo=59, routed)          2.762    70.496    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_58_n_0
    SLICE_X34Y38         LUT3 (Prop_lut3_I2_O)        0.153    70.649 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1287/O
                         net (fo=8, routed)           0.861    71.510    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1287_n_0
    SLICE_X32Y35         LUT4 (Prop_lut4_I0_O)        0.331    71.841 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2138/O
                         net (fo=1, routed)           0.000    71.841    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2138_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    72.242 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2009/CO[3]
                         net (fo=1, routed)           0.000    72.242    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2009_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.356 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1682/CO[3]
                         net (fo=1, routed)           0.000    72.356    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1682_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.470 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1279/CO[3]
                         net (fo=1, routed)           0.000    72.470    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1279_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.584 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_842/CO[3]
                         net (fo=1, routed)           0.000    72.584    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_842_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.698 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_380/CO[3]
                         net (fo=1, routed)           0.000    72.698    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_380_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.812 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_882/CO[3]
                         net (fo=1, routed)           0.000    72.812    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_882_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.926 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_892/CO[3]
                         net (fo=1, routed)           0.000    72.926    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_892_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.040 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1231/CO[3]
                         net (fo=1, routed)           0.000    73.040    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1231_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    73.311 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1659/CO[0]
                         net (fo=40, routed)          1.037    74.348    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1659_n_3
    SLICE_X35Y44         LUT3 (Prop_lut3_I0_O)        0.401    74.749 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2117/O
                         net (fo=2, routed)           0.662    75.411    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2117_n_0
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.326    75.737 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2121/O
                         net (fo=1, routed)           0.000    75.737    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2121_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.287 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1958/CO[3]
                         net (fo=1, routed)           0.000    76.287    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1958_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    76.621 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1605/O[1]
                         net (fo=3, routed)           1.021    77.642    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1605_n_6
    SLICE_X36Y45         LUT3 (Prop_lut3_I2_O)        0.303    77.945 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1609/O
                         net (fo=2, routed)           1.008    78.952    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1609_n_0
    SLICE_X33Y44         LUT5 (Prop_lut5_I4_O)        0.150    79.102 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1212/O
                         net (fo=2, routed)           0.888    79.990    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1212_n_0
    SLICE_X37Y45         LUT6 (Prop_lut6_I0_O)        0.326    80.316 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1216/O
                         net (fo=1, routed)           0.000    80.316    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1216_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    80.848 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_761/CO[3]
                         net (fo=1, routed)           0.000    80.848    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_761_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    81.070 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_335/O[0]
                         net (fo=7, routed)           2.020    83.090    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_335_n_7
    SLICE_X28Y48         LUT2 (Prop_lut2_I0_O)        0.299    83.389 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_824/O
                         net (fo=1, routed)           0.000    83.389    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_824_n_0
    SLICE_X28Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    83.921 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_360/CO[3]
                         net (fo=1, routed)           0.000    83.921    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_360_n_0
    SLICE_X28Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    84.143 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_198/O[0]
                         net (fo=3, routed)           0.702    84.845    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_198_n_7
    SLICE_X29Y49         LUT4 (Prop_lut4_I0_O)        0.299    85.144 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_358/O
                         net (fo=1, routed)           0.000    85.144    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_358_n_0
    SLICE_X29Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.694 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_195/CO[3]
                         net (fo=1, routed)           0.001    85.695    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_195_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    85.966 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_105/CO[0]
                         net (fo=1, routed)           0.975    86.941    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_105_n_3
    SLICE_X34Y50         LUT4 (Prop_lut4_I2_O)        0.373    87.314 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_65/O
                         net (fo=39, routed)          1.795    89.109    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_65_n_0
    SLICE_X42Y43         LUT3 (Prop_lut3_I1_O)        0.124    89.233 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_69/O
                         net (fo=31, routed)          0.885    90.118    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[3]41_in[0]
    SLICE_X45Y45         LUT1 (Prop_lut1_I0_O)        0.124    90.242 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_91/O
                         net (fo=2, routed)           0.800    91.042    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_91_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    91.622 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_61/CO[3]
                         net (fo=1, routed)           0.000    91.622    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_61_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.736 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1198/CO[3]
                         net (fo=1, routed)           0.000    91.736    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1198_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.850 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_751/CO[3]
                         net (fo=1, routed)           0.000    91.850    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_751_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.964 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_326/CO[3]
                         net (fo=1, routed)           0.001    91.964    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_326_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.078 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_175/CO[3]
                         net (fo=1, routed)           0.000    92.078    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_175_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.192 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_87/CO[3]
                         net (fo=1, routed)           0.000    92.192    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_87_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.306 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_58/CO[3]
                         net (fo=1, routed)           1.262    93.568    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_58_n_0
    SLICE_X34Y50         LUT2 (Prop_lut2_I0_O)        0.148    93.716 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_37/O
                         net (fo=44, routed)          1.455    95.171    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_37_n_0
    SLICE_X45Y48         LUT5 (Prop_lut5_I1_O)        0.328    95.499 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_963/O
                         net (fo=17, routed)          1.430    96.929    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_963_n_0
    SLICE_X43Y50         LUT3 (Prop_lut3_I1_O)        0.152    97.081 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_521/O
                         net (fo=4, routed)           1.352    98.432    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_521_n_0
    SLICE_X42Y47         LUT4 (Prop_lut4_I0_O)        0.332    98.764 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1727/O
                         net (fo=1, routed)           0.000    98.764    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1727_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    99.297 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1338/CO[3]
                         net (fo=1, routed)           0.000    99.297    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1338_n_0
    SLICE_X42Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.414 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_906/CO[3]
                         net (fo=1, routed)           0.000    99.414    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_906_n_0
    SLICE_X42Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.531 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_464/CO[3]
                         net (fo=1, routed)           0.001    99.532    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_464_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    99.771 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_957/O[2]
                         net (fo=3, routed)           1.032   100.803    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_957_n_5
    SLICE_X42Y43         LUT3 (Prop_lut3_I0_O)        0.325   101.128 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_512/O
                         net (fo=2, routed)           0.986   102.114    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_512_n_0
    SLICE_X44Y49         LUT4 (Prop_lut4_I3_O)        0.328   102.442 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_515/O
                         net (fo=1, routed)           0.000   102.442    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_515_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   102.843 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_243/CO[3]
                         net (fo=1, routed)           0.001   102.843    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_243_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   103.177 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_238/O[1]
                         net (fo=3, routed)           1.146   104.323    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_238_n_6
    SLICE_X46Y48         LUT3 (Prop_lut3_I0_O)        0.303   104.626 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_450/O
                         net (fo=2, routed)           0.801   105.427    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_450_n_0
    SLICE_X45Y48         LUT5 (Prop_lut5_I0_O)        0.124   105.551 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_222/O
                         net (fo=2, routed)           1.375   106.926    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_222_n_0
    SLICE_X44Y48         LUT6 (Prop_lut6_I0_O)        0.124   107.050 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_225/O
                         net (fo=1, routed)           0.000   107.050    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_225_n_0
    SLICE_X44Y48         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227   107.277 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_116/O[1]
                         net (fo=2, routed)           0.978   108.255    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_116_n_6
    SLICE_X46Y46         LUT2 (Prop_lut2_I0_O)        0.303   108.558 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_118/O
                         net (fo=1, routed)           0.000   108.558    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_118_n_0
    SLICE_X46Y46         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230   108.788 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_67/O[1]
                         net (fo=1, routed)           0.877   109.665    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_67_n_6
    SLICE_X46Y41         LUT2 (Prop_lut2_I1_O)        0.306   109.971 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_43/O
                         net (fo=1, routed)           0.000   109.971    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_43_n_0
    SLICE_X46Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   110.347 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_22/CO[3]
                         net (fo=1, routed)           0.000   110.347    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_22_n_0
    SLICE_X46Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   110.566 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_57/O[0]
                         net (fo=3, routed)           0.999   111.565    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_57_n_7
    SLICE_X47Y40         LUT4 (Prop_lut4_I3_O)        0.323   111.888 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_38/O
                         net (fo=3, routed)           1.103   112.991    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_38_n_0
    SLICE_X48Y40         LUT5 (Prop_lut5_I1_O)        0.354   113.345 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_27/O
                         net (fo=1, routed)           0.303   113.648    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_27_n_0
    SLICE_X48Y39         LUT4 (Prop_lut4_I0_O)        0.326   113.974 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_11/O
                         net (fo=1, routed)           1.337   115.311    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_11_n_0
    SLICE_X50Y23         LUT6 (Prop_lut6_I5_O)        0.124   115.435 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2/O
                         net (fo=7, routed)           1.554   116.989    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sel[1]
    SLICE_X54Y20         LUT5 (Prop_lut5_I1_O)        0.124   117.113 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b3/O
                         net (fo=1, routed)           0.000   117.113    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b3_n_0
    SLICE_X54Y20         MUXF7 (Prop_muxf7_I1_O)      0.214   117.327 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.000   117.327    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[3]_inst_i_3_n_0
    SLICE_X54Y20         MUXF8 (Prop_muxf8_I1_O)      0.088   117.415 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.070   119.485    sevenSegmentLEDs_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.731   123.216 r  sevenSegmentLEDs_OBUF[3]_inst/O
                         net (fo=0)                   0.000   123.216    sevenSegmentLEDs[3]
    V8                                                                r  sevenSegmentLEDs[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/SevenSegmentDisplayDataReg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentLEDs[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        116.759ns  (logic 41.247ns (35.327%)  route 75.512ns (64.673%))
  Logic Levels:           143  (CARRY4=82 LUT1=5 LUT2=8 LUT3=18 LUT4=12 LUT5=10 LUT6=5 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=1600, routed)        1.635     6.172    memoryMapping_inst/CLK
    SLICE_X59Y10         FDCE                                         r  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y10         FDCE (Prop_fdce_C_Q)         0.456     6.628 f  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[4]/Q
                         net (fo=55, routed)          1.703     8.331    memoryMapping_inst/IO_SevenSegmentDisplay_inst/Q[4]
    SLICE_X53Y10         LUT1 (Prop_lut1_I0_O)        0.124     8.455 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_336/O
                         net (fo=1, routed)           0.000     8.455    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_336_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.987 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_155/CO[3]
                         net (fo=1, routed)           0.000     8.987    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_155_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.101 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_337/CO[3]
                         net (fo=1, routed)           0.000     9.101    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_337_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.215 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_156/CO[3]
                         net (fo=1, routed)           0.000     9.215    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_156_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.329 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_95/CO[3]
                         net (fo=1, routed)           0.000     9.329    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_95_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.443 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_55/CO[3]
                         net (fo=1, routed)           0.000     9.443    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_55_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.557 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_35/CO[3]
                         net (fo=1, routed)           0.000     9.557    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_35_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.870 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_14/O[3]
                         net (fo=218, routed)         3.302    13.172    memoryMapping_inst/IO_SevenSegmentDisplay_inst/SevenSegmentDisplayDataReg_reg[31]_6[0]
    SLICE_X51Y11         LUT3 (Prop_lut3_I0_O)        0.334    13.506 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_411/O
                         net (fo=42, routed)          1.637    15.143    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_155_2
    SLICE_X47Y19         LUT5 (Prop_lut5_I4_O)        0.332    15.475 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_380/O
                         net (fo=4, routed)           1.327    16.802    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_380_n_0
    SLICE_X43Y11         LUT4 (Prop_lut4_I0_O)        0.124    16.926 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1482/O
                         net (fo=1, routed)           0.000    16.926    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1482_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.458 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1148/CO[3]
                         net (fo=1, routed)           0.000    17.458    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1148_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.572 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_799/CO[3]
                         net (fo=1, routed)           0.000    17.572    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_799_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.686 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_366/CO[3]
                         net (fo=1, routed)           0.000    17.686    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_366_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.800 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_825/CO[3]
                         net (fo=1, routed)           0.000    17.800    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_825_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.914 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_826/CO[3]
                         net (fo=1, routed)           0.000    17.914    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_826_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.028 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1120/CO[3]
                         net (fo=1, routed)           0.000    18.028    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1120_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.299 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1365/CO[0]
                         net (fo=40, routed)          0.898    19.197    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1365_n_3
    SLICE_X43Y18         LUT3 (Prop_lut3_I0_O)        0.399    19.596 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1679/O
                         net (fo=2, routed)           0.974    20.569    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1679_n_0
    SLICE_X42Y16         LUT4 (Prop_lut4_I3_O)        0.326    20.895 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1683/O
                         net (fo=1, routed)           0.000    20.895    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1683_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    21.473 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1445/O[2]
                         net (fo=3, routed)           0.961    22.434    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1445_n_5
    SLICE_X38Y15         LUT3 (Prop_lut3_I2_O)        0.301    22.735 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1815/O
                         net (fo=2, routed)           1.232    23.967    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1815_n_0
    SLICE_X41Y17         LUT5 (Prop_lut5_I4_O)        0.154    24.121 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1554/O
                         net (fo=2, routed)           0.842    24.964    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1554_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.710    25.674 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1180/CO[3]
                         net (fo=1, routed)           0.000    25.674    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1180_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.008 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1029/O[1]
                         net (fo=6, routed)           1.041    27.049    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1029_n_6
    SLICE_X45Y19         LUT2 (Prop_lut2_I0_O)        0.303    27.352 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1467/O
                         net (fo=1, routed)           0.000    27.352    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1467_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    27.992 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1134/O[3]
                         net (fo=3, routed)           1.063    29.055    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1134_n_4
    SLICE_X36Y19         LUT2 (Prop_lut2_I0_O)        0.306    29.361 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1125/O
                         net (fo=1, routed)           0.490    29.851    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1125_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.377 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_768/CO[3]
                         net (fo=1, routed)           0.000    30.377    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_768_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.491 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_337/CO[3]
                         net (fo=1, routed)           0.000    30.491    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_337_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.605 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_183/CO[3]
                         net (fo=1, routed)           0.000    30.605    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_183_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.876 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_96/CO[0]
                         net (fo=1, routed)           0.867    31.742    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_96_n_3
    SLICE_X36Y22         LUT3 (Prop_lut3_I0_O)        0.373    32.115 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_59/O
                         net (fo=65, routed)          1.436    33.552    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_59_n_0
    SLICE_X40Y24         LUT3 (Prop_lut3_I1_O)        0.124    33.676 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_65/O
                         net (fo=59, routed)          0.698    34.374    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[1]41_in[0]
    SLICE_X40Y24         LUT1 (Prop_lut1_I0_O)        0.124    34.498 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_90/O
                         net (fo=2, routed)           0.689    35.187    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_90_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.584    35.771 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_88/O[2]
                         net (fo=1, routed)           0.936    36.707    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[1]4[3]
    SLICE_X40Y21         LUT5 (Prop_lut5_I1_O)        0.302    37.009 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_54/O
                         net (fo=48, routed)          1.323    38.332    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_54_n_0
    SLICE_X46Y22         LUT1 (Prop_lut1_I0_O)        0.124    38.456 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_92/O
                         net (fo=1, routed)           0.000    38.456    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_92_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    38.836 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_55/CO[3]
                         net (fo=1, routed)           0.000    38.836    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_55_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    39.159 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1181/O[1]
                         net (fo=1, routed)           0.981    40.140    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[1]5[6]
    SLICE_X45Y25         LUT3 (Prop_lut3_I2_O)        0.306    40.446 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_818/O
                         net (fo=43, routed)          2.633    43.079    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_818_n_0
    SLICE_X39Y24         LUT3 (Prop_lut3_I0_O)        0.152    43.231 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_801/O
                         net (fo=4, routed)           0.816    44.047    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_801_n_0
    SLICE_X38Y22         LUT6 (Prop_lut6_I3_O)        0.326    44.373 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1811/O
                         net (fo=1, routed)           0.000    44.373    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1811_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.906 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1531/CO[3]
                         net (fo=1, routed)           0.000    44.906    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1531_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.023 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1160/CO[3]
                         net (fo=1, routed)           0.000    45.023    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1160_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.140 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_786/CO[3]
                         net (fo=1, routed)           0.009    45.149    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_786_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.266 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_375/CO[3]
                         net (fo=1, routed)           0.000    45.266    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_375_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.383 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_829/CO[3]
                         net (fo=1, routed)           0.000    45.383    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_829_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.500 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_839/CO[3]
                         net (fo=1, routed)           0.000    45.500    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_839_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.617 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1085/CO[3]
                         net (fo=1, routed)           0.000    45.617    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1085_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    45.871 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1508/CO[0]
                         net (fo=40, routed)          1.888    47.759    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1508_n_3
    SLICE_X40Y29         LUT3 (Prop_lut3_I0_O)        0.393    48.152 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1760/O
                         net (fo=2, routed)           0.454    48.606    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1760_n_0
    SLICE_X43Y31         LUT4 (Prop_lut4_I3_O)        0.326    48.932 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1764/O
                         net (fo=1, routed)           0.000    48.932    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1764_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.482 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1462/CO[3]
                         net (fo=1, routed)           0.000    49.482    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1462_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.596 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1781/CO[3]
                         net (fo=1, routed)           0.000    49.596    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1781_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    49.909 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1487/O[3]
                         net (fo=3, routed)           0.950    50.859    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1487_n_4
    SLICE_X40Y34         LUT3 (Prop_lut3_I2_O)        0.306    51.165 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1489/O
                         net (fo=2, routed)           1.003    52.168    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1489_n_0
    SLICE_X40Y34         LUT5 (Prop_lut5_I4_O)        0.154    52.322 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1119/O
                         net (fo=2, routed)           1.433    53.755    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1119_n_0
    SLICE_X42Y34         LUT6 (Prop_lut6_I0_O)        0.327    54.082 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1123/O
                         net (fo=1, routed)           0.000    54.082    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1123_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    54.462 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_760/CO[3]
                         net (fo=1, routed)           0.000    54.462    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_760_n_0
    SLICE_X42Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    54.777 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_358/O[3]
                         net (fo=5, routed)           1.262    56.039    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_358_n_4
    SLICE_X45Y36         LUT2 (Prop_lut2_I1_O)        0.307    56.346 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_356/O
                         net (fo=1, routed)           0.000    56.346    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_356_n_0
    SLICE_X45Y36         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    56.926 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_194/O[2]
                         net (fo=3, routed)           0.986    57.912    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_194_n_5
    SLICE_X44Y34         LUT5 (Prop_lut5_I2_O)        0.302    58.214 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_351/O
                         net (fo=1, routed)           0.000    58.214    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_351_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    58.612 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_191/CO[3]
                         net (fo=1, routed)           0.000    58.612    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_191_n_0
    SLICE_X44Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    58.883 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_101/CO[0]
                         net (fo=1, routed)           0.642    59.525    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_101_n_3
    SLICE_X44Y36         LUT4 (Prop_lut4_I2_O)        0.373    59.898 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_61/O
                         net (fo=41, routed)          1.452    61.350    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_61_n_0
    SLICE_X33Y34         LUT3 (Prop_lut3_I1_O)        0.124    61.474 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_65/O
                         net (fo=58, routed)          1.004    62.478    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_62_0[0]
    SLICE_X33Y37         LUT1 (Prop_lut1_I0_O)        0.124    62.602 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_88/O
                         net (fo=2, routed)           0.631    63.233    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_88_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    63.813 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_56/CO[3]
                         net (fo=1, routed)           0.000    63.813    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_56_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.927 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1075/CO[3]
                         net (fo=1, routed)           0.000    63.927    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1075_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.041 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_693/CO[3]
                         net (fo=1, routed)           0.000    64.041    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_693_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.155 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_321/CO[3]
                         net (fo=1, routed)           0.000    64.155    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_321_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.269 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_171/CO[3]
                         net (fo=1, routed)           0.000    64.269    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_171_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.383 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_83/CO[3]
                         net (fo=1, routed)           0.000    64.383    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_83_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.497 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_54/CO[3]
                         net (fo=4, routed)           1.500    65.997    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_54_n_0
    SLICE_X44Y36         LUT2 (Prop_lut2_I0_O)        0.152    66.149 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_34/O
                         net (fo=167, routed)         1.253    67.402    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_26_0
    SLICE_X37Y34         LUT3 (Prop_lut3_I2_O)        0.332    67.734 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_58/O
                         net (fo=59, routed)          2.762    70.496    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_58_n_0
    SLICE_X34Y38         LUT3 (Prop_lut3_I2_O)        0.153    70.649 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1287/O
                         net (fo=8, routed)           0.861    71.510    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1287_n_0
    SLICE_X32Y35         LUT4 (Prop_lut4_I0_O)        0.331    71.841 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2138/O
                         net (fo=1, routed)           0.000    71.841    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2138_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    72.242 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2009/CO[3]
                         net (fo=1, routed)           0.000    72.242    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2009_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.356 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1682/CO[3]
                         net (fo=1, routed)           0.000    72.356    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1682_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.470 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1279/CO[3]
                         net (fo=1, routed)           0.000    72.470    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1279_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.584 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_842/CO[3]
                         net (fo=1, routed)           0.000    72.584    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_842_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.698 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_380/CO[3]
                         net (fo=1, routed)           0.000    72.698    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_380_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.812 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_882/CO[3]
                         net (fo=1, routed)           0.000    72.812    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_882_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.926 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_892/CO[3]
                         net (fo=1, routed)           0.000    72.926    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_892_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.040 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1231/CO[3]
                         net (fo=1, routed)           0.000    73.040    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1231_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    73.311 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1659/CO[0]
                         net (fo=40, routed)          1.037    74.348    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1659_n_3
    SLICE_X35Y44         LUT3 (Prop_lut3_I0_O)        0.401    74.749 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2117/O
                         net (fo=2, routed)           0.662    75.411    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2117_n_0
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.326    75.737 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2121/O
                         net (fo=1, routed)           0.000    75.737    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2121_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.287 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1958/CO[3]
                         net (fo=1, routed)           0.000    76.287    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1958_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    76.621 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1605/O[1]
                         net (fo=3, routed)           1.021    77.642    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1605_n_6
    SLICE_X36Y45         LUT3 (Prop_lut3_I2_O)        0.303    77.945 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1609/O
                         net (fo=2, routed)           1.008    78.952    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1609_n_0
    SLICE_X33Y44         LUT5 (Prop_lut5_I4_O)        0.150    79.102 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1212/O
                         net (fo=2, routed)           0.888    79.990    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1212_n_0
    SLICE_X37Y45         LUT6 (Prop_lut6_I0_O)        0.326    80.316 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1216/O
                         net (fo=1, routed)           0.000    80.316    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1216_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    80.848 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_761/CO[3]
                         net (fo=1, routed)           0.000    80.848    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_761_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    81.070 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_335/O[0]
                         net (fo=7, routed)           2.020    83.090    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_335_n_7
    SLICE_X28Y48         LUT2 (Prop_lut2_I0_O)        0.299    83.389 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_824/O
                         net (fo=1, routed)           0.000    83.389    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_824_n_0
    SLICE_X28Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    83.921 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_360/CO[3]
                         net (fo=1, routed)           0.000    83.921    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_360_n_0
    SLICE_X28Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    84.143 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_198/O[0]
                         net (fo=3, routed)           0.702    84.845    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_198_n_7
    SLICE_X29Y49         LUT4 (Prop_lut4_I0_O)        0.299    85.144 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_358/O
                         net (fo=1, routed)           0.000    85.144    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_358_n_0
    SLICE_X29Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.694 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_195/CO[3]
                         net (fo=1, routed)           0.001    85.695    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_195_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    85.966 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_105/CO[0]
                         net (fo=1, routed)           0.975    86.941    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_105_n_3
    SLICE_X34Y50         LUT4 (Prop_lut4_I2_O)        0.373    87.314 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_65/O
                         net (fo=39, routed)          1.795    89.109    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_65_n_0
    SLICE_X42Y43         LUT3 (Prop_lut3_I1_O)        0.124    89.233 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_69/O
                         net (fo=31, routed)          0.885    90.118    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[3]41_in[0]
    SLICE_X45Y45         LUT1 (Prop_lut1_I0_O)        0.124    90.242 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_91/O
                         net (fo=2, routed)           0.800    91.042    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_91_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    91.622 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_61/CO[3]
                         net (fo=1, routed)           0.000    91.622    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_61_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.736 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1198/CO[3]
                         net (fo=1, routed)           0.000    91.736    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1198_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.850 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_751/CO[3]
                         net (fo=1, routed)           0.000    91.850    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_751_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.964 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_326/CO[3]
                         net (fo=1, routed)           0.001    91.964    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_326_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.078 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_175/CO[3]
                         net (fo=1, routed)           0.000    92.078    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_175_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.192 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_87/CO[3]
                         net (fo=1, routed)           0.000    92.192    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_87_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.306 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_58/CO[3]
                         net (fo=1, routed)           1.262    93.568    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_58_n_0
    SLICE_X34Y50         LUT2 (Prop_lut2_I0_O)        0.148    93.716 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_37/O
                         net (fo=44, routed)          1.455    95.171    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_37_n_0
    SLICE_X45Y48         LUT5 (Prop_lut5_I1_O)        0.328    95.499 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_963/O
                         net (fo=17, routed)          1.430    96.929    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_963_n_0
    SLICE_X43Y50         LUT3 (Prop_lut3_I1_O)        0.152    97.081 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_521/O
                         net (fo=4, routed)           1.352    98.432    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_521_n_0
    SLICE_X42Y47         LUT4 (Prop_lut4_I0_O)        0.332    98.764 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1727/O
                         net (fo=1, routed)           0.000    98.764    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1727_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    99.297 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1338/CO[3]
                         net (fo=1, routed)           0.000    99.297    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1338_n_0
    SLICE_X42Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.414 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_906/CO[3]
                         net (fo=1, routed)           0.000    99.414    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_906_n_0
    SLICE_X42Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.531 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_464/CO[3]
                         net (fo=1, routed)           0.001    99.532    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_464_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    99.771 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_957/O[2]
                         net (fo=3, routed)           1.032   100.803    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_957_n_5
    SLICE_X42Y43         LUT3 (Prop_lut3_I0_O)        0.325   101.128 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_512/O
                         net (fo=2, routed)           0.986   102.114    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_512_n_0
    SLICE_X44Y49         LUT4 (Prop_lut4_I3_O)        0.328   102.442 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_515/O
                         net (fo=1, routed)           0.000   102.442    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_515_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   102.843 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_243/CO[3]
                         net (fo=1, routed)           0.001   102.843    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_243_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   103.177 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_238/O[1]
                         net (fo=3, routed)           1.146   104.323    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_238_n_6
    SLICE_X46Y48         LUT3 (Prop_lut3_I0_O)        0.303   104.626 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_450/O
                         net (fo=2, routed)           0.801   105.427    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_450_n_0
    SLICE_X45Y48         LUT5 (Prop_lut5_I0_O)        0.124   105.551 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_222/O
                         net (fo=2, routed)           1.375   106.926    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_222_n_0
    SLICE_X44Y48         LUT6 (Prop_lut6_I0_O)        0.124   107.050 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_225/O
                         net (fo=1, routed)           0.000   107.050    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_225_n_0
    SLICE_X44Y48         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227   107.277 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_116/O[1]
                         net (fo=2, routed)           0.978   108.255    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_116_n_6
    SLICE_X46Y46         LUT2 (Prop_lut2_I0_O)        0.303   108.558 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_118/O
                         net (fo=1, routed)           0.000   108.558    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_118_n_0
    SLICE_X46Y46         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230   108.788 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_67/O[1]
                         net (fo=1, routed)           0.877   109.665    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_67_n_6
    SLICE_X46Y41         LUT2 (Prop_lut2_I1_O)        0.306   109.971 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_43/O
                         net (fo=1, routed)           0.000   109.971    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_43_n_0
    SLICE_X46Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   110.347 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_22/CO[3]
                         net (fo=1, routed)           0.000   110.347    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_22_n_0
    SLICE_X46Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   110.566 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_57/O[0]
                         net (fo=3, routed)           0.999   111.565    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_57_n_7
    SLICE_X47Y40         LUT4 (Prop_lut4_I3_O)        0.323   111.888 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_38/O
                         net (fo=3, routed)           1.103   112.991    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_38_n_0
    SLICE_X48Y40         LUT5 (Prop_lut5_I1_O)        0.354   113.345 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_27/O
                         net (fo=1, routed)           0.303   113.648    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_27_n_0
    SLICE_X48Y39         LUT4 (Prop_lut4_I0_O)        0.326   113.974 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_11/O
                         net (fo=1, routed)           1.337   115.311    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_11_n_0
    SLICE_X50Y23         LUT6 (Prop_lut6_I5_O)        0.124   115.435 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2/O
                         net (fo=7, routed)           1.047   116.482    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sel[1]
    SLICE_X54Y19         LUT5 (Prop_lut5_I1_O)        0.124   116.606 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b6/O
                         net (fo=1, routed)           0.000   116.606    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b6_n_0
    SLICE_X54Y19         MUXF7 (Prop_muxf7_I1_O)      0.214   116.820 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.000   116.820    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[6]_inst_i_3_n_0
    SLICE_X54Y19         MUXF8 (Prop_muxf8_I1_O)      0.088   116.908 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.297   119.205    sevenSegmentLEDs_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.726   122.931 r  sevenSegmentLEDs_OBUF[6]_inst/O
                         net (fo=0)                   0.000   122.931    sevenSegmentLEDs[6]
    U7                                                                r  sevenSegmentLEDs[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/SevenSegmentDisplayDataReg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentLEDs[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        116.674ns  (logic 41.257ns (35.361%)  route 75.417ns (64.639%))
  Logic Levels:           143  (CARRY4=82 LUT1=5 LUT2=8 LUT3=18 LUT4=12 LUT5=10 LUT6=5 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=1600, routed)        1.635     6.172    memoryMapping_inst/CLK
    SLICE_X59Y10         FDCE                                         r  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y10         FDCE (Prop_fdce_C_Q)         0.456     6.628 f  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[4]/Q
                         net (fo=55, routed)          1.703     8.331    memoryMapping_inst/IO_SevenSegmentDisplay_inst/Q[4]
    SLICE_X53Y10         LUT1 (Prop_lut1_I0_O)        0.124     8.455 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_336/O
                         net (fo=1, routed)           0.000     8.455    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_336_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.987 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_155/CO[3]
                         net (fo=1, routed)           0.000     8.987    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_155_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.101 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_337/CO[3]
                         net (fo=1, routed)           0.000     9.101    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_337_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.215 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_156/CO[3]
                         net (fo=1, routed)           0.000     9.215    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_156_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.329 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_95/CO[3]
                         net (fo=1, routed)           0.000     9.329    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_95_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.443 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_55/CO[3]
                         net (fo=1, routed)           0.000     9.443    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_55_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.557 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_35/CO[3]
                         net (fo=1, routed)           0.000     9.557    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_35_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.870 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_14/O[3]
                         net (fo=218, routed)         3.302    13.172    memoryMapping_inst/IO_SevenSegmentDisplay_inst/SevenSegmentDisplayDataReg_reg[31]_6[0]
    SLICE_X51Y11         LUT3 (Prop_lut3_I0_O)        0.334    13.506 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_411/O
                         net (fo=42, routed)          1.637    15.143    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_155_2
    SLICE_X47Y19         LUT5 (Prop_lut5_I4_O)        0.332    15.475 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_380/O
                         net (fo=4, routed)           1.327    16.802    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_380_n_0
    SLICE_X43Y11         LUT4 (Prop_lut4_I0_O)        0.124    16.926 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1482/O
                         net (fo=1, routed)           0.000    16.926    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1482_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.458 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1148/CO[3]
                         net (fo=1, routed)           0.000    17.458    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1148_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.572 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_799/CO[3]
                         net (fo=1, routed)           0.000    17.572    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_799_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.686 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_366/CO[3]
                         net (fo=1, routed)           0.000    17.686    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_366_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.800 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_825/CO[3]
                         net (fo=1, routed)           0.000    17.800    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_825_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.914 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_826/CO[3]
                         net (fo=1, routed)           0.000    17.914    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_826_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.028 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1120/CO[3]
                         net (fo=1, routed)           0.000    18.028    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1120_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.299 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1365/CO[0]
                         net (fo=40, routed)          0.898    19.197    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1365_n_3
    SLICE_X43Y18         LUT3 (Prop_lut3_I0_O)        0.399    19.596 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1679/O
                         net (fo=2, routed)           0.974    20.569    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1679_n_0
    SLICE_X42Y16         LUT4 (Prop_lut4_I3_O)        0.326    20.895 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1683/O
                         net (fo=1, routed)           0.000    20.895    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1683_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    21.473 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1445/O[2]
                         net (fo=3, routed)           0.961    22.434    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1445_n_5
    SLICE_X38Y15         LUT3 (Prop_lut3_I2_O)        0.301    22.735 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1815/O
                         net (fo=2, routed)           1.232    23.967    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1815_n_0
    SLICE_X41Y17         LUT5 (Prop_lut5_I4_O)        0.154    24.121 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1554/O
                         net (fo=2, routed)           0.842    24.964    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1554_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.710    25.674 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1180/CO[3]
                         net (fo=1, routed)           0.000    25.674    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1180_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.008 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1029/O[1]
                         net (fo=6, routed)           1.041    27.049    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1029_n_6
    SLICE_X45Y19         LUT2 (Prop_lut2_I0_O)        0.303    27.352 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1467/O
                         net (fo=1, routed)           0.000    27.352    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1467_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    27.992 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1134/O[3]
                         net (fo=3, routed)           1.063    29.055    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1134_n_4
    SLICE_X36Y19         LUT2 (Prop_lut2_I0_O)        0.306    29.361 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1125/O
                         net (fo=1, routed)           0.490    29.851    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1125_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.377 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_768/CO[3]
                         net (fo=1, routed)           0.000    30.377    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_768_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.491 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_337/CO[3]
                         net (fo=1, routed)           0.000    30.491    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_337_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.605 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_183/CO[3]
                         net (fo=1, routed)           0.000    30.605    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_183_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.876 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_96/CO[0]
                         net (fo=1, routed)           0.867    31.742    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_96_n_3
    SLICE_X36Y22         LUT3 (Prop_lut3_I0_O)        0.373    32.115 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_59/O
                         net (fo=65, routed)          1.436    33.552    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_59_n_0
    SLICE_X40Y24         LUT3 (Prop_lut3_I1_O)        0.124    33.676 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_65/O
                         net (fo=59, routed)          0.698    34.374    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[1]41_in[0]
    SLICE_X40Y24         LUT1 (Prop_lut1_I0_O)        0.124    34.498 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_90/O
                         net (fo=2, routed)           0.689    35.187    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_90_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.584    35.771 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_88/O[2]
                         net (fo=1, routed)           0.936    36.707    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[1]4[3]
    SLICE_X40Y21         LUT5 (Prop_lut5_I1_O)        0.302    37.009 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_54/O
                         net (fo=48, routed)          1.323    38.332    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_54_n_0
    SLICE_X46Y22         LUT1 (Prop_lut1_I0_O)        0.124    38.456 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_92/O
                         net (fo=1, routed)           0.000    38.456    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_92_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    38.836 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_55/CO[3]
                         net (fo=1, routed)           0.000    38.836    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_55_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    39.159 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1181/O[1]
                         net (fo=1, routed)           0.981    40.140    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[1]5[6]
    SLICE_X45Y25         LUT3 (Prop_lut3_I2_O)        0.306    40.446 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_818/O
                         net (fo=43, routed)          2.633    43.079    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_818_n_0
    SLICE_X39Y24         LUT3 (Prop_lut3_I0_O)        0.152    43.231 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_801/O
                         net (fo=4, routed)           0.816    44.047    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_801_n_0
    SLICE_X38Y22         LUT6 (Prop_lut6_I3_O)        0.326    44.373 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1811/O
                         net (fo=1, routed)           0.000    44.373    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1811_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.906 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1531/CO[3]
                         net (fo=1, routed)           0.000    44.906    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1531_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.023 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1160/CO[3]
                         net (fo=1, routed)           0.000    45.023    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1160_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.140 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_786/CO[3]
                         net (fo=1, routed)           0.009    45.149    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_786_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.266 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_375/CO[3]
                         net (fo=1, routed)           0.000    45.266    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_375_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.383 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_829/CO[3]
                         net (fo=1, routed)           0.000    45.383    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_829_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.500 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_839/CO[3]
                         net (fo=1, routed)           0.000    45.500    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_839_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.617 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1085/CO[3]
                         net (fo=1, routed)           0.000    45.617    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1085_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    45.871 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1508/CO[0]
                         net (fo=40, routed)          1.888    47.759    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1508_n_3
    SLICE_X40Y29         LUT3 (Prop_lut3_I0_O)        0.393    48.152 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1760/O
                         net (fo=2, routed)           0.454    48.606    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1760_n_0
    SLICE_X43Y31         LUT4 (Prop_lut4_I3_O)        0.326    48.932 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1764/O
                         net (fo=1, routed)           0.000    48.932    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1764_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.482 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1462/CO[3]
                         net (fo=1, routed)           0.000    49.482    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1462_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.596 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1781/CO[3]
                         net (fo=1, routed)           0.000    49.596    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1781_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    49.909 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1487/O[3]
                         net (fo=3, routed)           0.950    50.859    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1487_n_4
    SLICE_X40Y34         LUT3 (Prop_lut3_I2_O)        0.306    51.165 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1489/O
                         net (fo=2, routed)           1.003    52.168    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1489_n_0
    SLICE_X40Y34         LUT5 (Prop_lut5_I4_O)        0.154    52.322 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1119/O
                         net (fo=2, routed)           1.433    53.755    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1119_n_0
    SLICE_X42Y34         LUT6 (Prop_lut6_I0_O)        0.327    54.082 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1123/O
                         net (fo=1, routed)           0.000    54.082    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1123_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    54.462 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_760/CO[3]
                         net (fo=1, routed)           0.000    54.462    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_760_n_0
    SLICE_X42Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    54.777 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_358/O[3]
                         net (fo=5, routed)           1.262    56.039    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_358_n_4
    SLICE_X45Y36         LUT2 (Prop_lut2_I1_O)        0.307    56.346 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_356/O
                         net (fo=1, routed)           0.000    56.346    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_356_n_0
    SLICE_X45Y36         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    56.926 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_194/O[2]
                         net (fo=3, routed)           0.986    57.912    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_194_n_5
    SLICE_X44Y34         LUT5 (Prop_lut5_I2_O)        0.302    58.214 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_351/O
                         net (fo=1, routed)           0.000    58.214    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_351_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    58.612 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_191/CO[3]
                         net (fo=1, routed)           0.000    58.612    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_191_n_0
    SLICE_X44Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    58.883 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_101/CO[0]
                         net (fo=1, routed)           0.642    59.525    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_101_n_3
    SLICE_X44Y36         LUT4 (Prop_lut4_I2_O)        0.373    59.898 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_61/O
                         net (fo=41, routed)          1.452    61.350    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_61_n_0
    SLICE_X33Y34         LUT3 (Prop_lut3_I1_O)        0.124    61.474 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_65/O
                         net (fo=58, routed)          1.004    62.478    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_62_0[0]
    SLICE_X33Y37         LUT1 (Prop_lut1_I0_O)        0.124    62.602 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_88/O
                         net (fo=2, routed)           0.631    63.233    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_88_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    63.813 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_56/CO[3]
                         net (fo=1, routed)           0.000    63.813    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_56_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.927 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1075/CO[3]
                         net (fo=1, routed)           0.000    63.927    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1075_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.041 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_693/CO[3]
                         net (fo=1, routed)           0.000    64.041    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_693_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.155 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_321/CO[3]
                         net (fo=1, routed)           0.000    64.155    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_321_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.269 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_171/CO[3]
                         net (fo=1, routed)           0.000    64.269    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_171_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.383 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_83/CO[3]
                         net (fo=1, routed)           0.000    64.383    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_83_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.497 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_54/CO[3]
                         net (fo=4, routed)           1.500    65.997    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_54_n_0
    SLICE_X44Y36         LUT2 (Prop_lut2_I0_O)        0.152    66.149 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_34/O
                         net (fo=167, routed)         1.253    67.402    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_26_0
    SLICE_X37Y34         LUT3 (Prop_lut3_I2_O)        0.332    67.734 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_58/O
                         net (fo=59, routed)          2.762    70.496    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_58_n_0
    SLICE_X34Y38         LUT3 (Prop_lut3_I2_O)        0.153    70.649 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1287/O
                         net (fo=8, routed)           0.861    71.510    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1287_n_0
    SLICE_X32Y35         LUT4 (Prop_lut4_I0_O)        0.331    71.841 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2138/O
                         net (fo=1, routed)           0.000    71.841    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2138_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    72.242 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2009/CO[3]
                         net (fo=1, routed)           0.000    72.242    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2009_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.356 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1682/CO[3]
                         net (fo=1, routed)           0.000    72.356    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1682_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.470 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1279/CO[3]
                         net (fo=1, routed)           0.000    72.470    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1279_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.584 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_842/CO[3]
                         net (fo=1, routed)           0.000    72.584    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_842_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.698 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_380/CO[3]
                         net (fo=1, routed)           0.000    72.698    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_380_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.812 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_882/CO[3]
                         net (fo=1, routed)           0.000    72.812    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_882_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.926 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_892/CO[3]
                         net (fo=1, routed)           0.000    72.926    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_892_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.040 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1231/CO[3]
                         net (fo=1, routed)           0.000    73.040    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1231_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    73.311 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1659/CO[0]
                         net (fo=40, routed)          1.037    74.348    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1659_n_3
    SLICE_X35Y44         LUT3 (Prop_lut3_I0_O)        0.401    74.749 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2117/O
                         net (fo=2, routed)           0.662    75.411    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2117_n_0
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.326    75.737 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2121/O
                         net (fo=1, routed)           0.000    75.737    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2121_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.287 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1958/CO[3]
                         net (fo=1, routed)           0.000    76.287    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1958_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    76.621 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1605/O[1]
                         net (fo=3, routed)           1.021    77.642    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1605_n_6
    SLICE_X36Y45         LUT3 (Prop_lut3_I2_O)        0.303    77.945 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1609/O
                         net (fo=2, routed)           1.008    78.952    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1609_n_0
    SLICE_X33Y44         LUT5 (Prop_lut5_I4_O)        0.150    79.102 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1212/O
                         net (fo=2, routed)           0.888    79.990    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1212_n_0
    SLICE_X37Y45         LUT6 (Prop_lut6_I0_O)        0.326    80.316 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1216/O
                         net (fo=1, routed)           0.000    80.316    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1216_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    80.848 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_761/CO[3]
                         net (fo=1, routed)           0.000    80.848    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_761_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    81.070 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_335/O[0]
                         net (fo=7, routed)           2.020    83.090    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_335_n_7
    SLICE_X28Y48         LUT2 (Prop_lut2_I0_O)        0.299    83.389 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_824/O
                         net (fo=1, routed)           0.000    83.389    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_824_n_0
    SLICE_X28Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    83.921 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_360/CO[3]
                         net (fo=1, routed)           0.000    83.921    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_360_n_0
    SLICE_X28Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    84.143 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_198/O[0]
                         net (fo=3, routed)           0.702    84.845    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_198_n_7
    SLICE_X29Y49         LUT4 (Prop_lut4_I0_O)        0.299    85.144 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_358/O
                         net (fo=1, routed)           0.000    85.144    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_358_n_0
    SLICE_X29Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.694 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_195/CO[3]
                         net (fo=1, routed)           0.001    85.695    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_195_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    85.966 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_105/CO[0]
                         net (fo=1, routed)           0.975    86.941    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_105_n_3
    SLICE_X34Y50         LUT4 (Prop_lut4_I2_O)        0.373    87.314 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_65/O
                         net (fo=39, routed)          1.795    89.109    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_65_n_0
    SLICE_X42Y43         LUT3 (Prop_lut3_I1_O)        0.124    89.233 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_69/O
                         net (fo=31, routed)          0.885    90.118    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[3]41_in[0]
    SLICE_X45Y45         LUT1 (Prop_lut1_I0_O)        0.124    90.242 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_91/O
                         net (fo=2, routed)           0.800    91.042    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_91_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    91.622 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_61/CO[3]
                         net (fo=1, routed)           0.000    91.622    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_61_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.736 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1198/CO[3]
                         net (fo=1, routed)           0.000    91.736    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1198_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.850 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_751/CO[3]
                         net (fo=1, routed)           0.000    91.850    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_751_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.964 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_326/CO[3]
                         net (fo=1, routed)           0.001    91.964    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_326_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.078 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_175/CO[3]
                         net (fo=1, routed)           0.000    92.078    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_175_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.192 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_87/CO[3]
                         net (fo=1, routed)           0.000    92.192    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_87_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.306 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_58/CO[3]
                         net (fo=1, routed)           1.262    93.568    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_58_n_0
    SLICE_X34Y50         LUT2 (Prop_lut2_I0_O)        0.148    93.716 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_37/O
                         net (fo=44, routed)          1.455    95.171    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_37_n_0
    SLICE_X45Y48         LUT5 (Prop_lut5_I1_O)        0.328    95.499 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_963/O
                         net (fo=17, routed)          1.430    96.929    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_963_n_0
    SLICE_X43Y50         LUT3 (Prop_lut3_I1_O)        0.152    97.081 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_521/O
                         net (fo=4, routed)           1.352    98.432    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_521_n_0
    SLICE_X42Y47         LUT4 (Prop_lut4_I0_O)        0.332    98.764 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1727/O
                         net (fo=1, routed)           0.000    98.764    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1727_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    99.297 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1338/CO[3]
                         net (fo=1, routed)           0.000    99.297    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1338_n_0
    SLICE_X42Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.414 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_906/CO[3]
                         net (fo=1, routed)           0.000    99.414    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_906_n_0
    SLICE_X42Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.531 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_464/CO[3]
                         net (fo=1, routed)           0.001    99.532    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_464_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    99.771 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_957/O[2]
                         net (fo=3, routed)           1.032   100.803    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_957_n_5
    SLICE_X42Y43         LUT3 (Prop_lut3_I0_O)        0.325   101.128 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_512/O
                         net (fo=2, routed)           0.986   102.114    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_512_n_0
    SLICE_X44Y49         LUT4 (Prop_lut4_I3_O)        0.328   102.442 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_515/O
                         net (fo=1, routed)           0.000   102.442    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_515_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   102.843 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_243/CO[3]
                         net (fo=1, routed)           0.001   102.843    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_243_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   103.177 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_238/O[1]
                         net (fo=3, routed)           1.146   104.323    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_238_n_6
    SLICE_X46Y48         LUT3 (Prop_lut3_I0_O)        0.303   104.626 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_450/O
                         net (fo=2, routed)           0.801   105.427    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_450_n_0
    SLICE_X45Y48         LUT5 (Prop_lut5_I0_O)        0.124   105.551 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_222/O
                         net (fo=2, routed)           1.375   106.926    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_222_n_0
    SLICE_X44Y48         LUT6 (Prop_lut6_I0_O)        0.124   107.050 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_225/O
                         net (fo=1, routed)           0.000   107.050    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_225_n_0
    SLICE_X44Y48         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227   107.277 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_116/O[1]
                         net (fo=2, routed)           0.978   108.255    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_116_n_6
    SLICE_X46Y46         LUT2 (Prop_lut2_I0_O)        0.303   108.558 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_118/O
                         net (fo=1, routed)           0.000   108.558    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_118_n_0
    SLICE_X46Y46         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230   108.788 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_67/O[1]
                         net (fo=1, routed)           0.877   109.665    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_67_n_6
    SLICE_X46Y41         LUT2 (Prop_lut2_I1_O)        0.306   109.971 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_43/O
                         net (fo=1, routed)           0.000   109.971    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_43_n_0
    SLICE_X46Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   110.347 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_22/CO[3]
                         net (fo=1, routed)           0.000   110.347    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_22_n_0
    SLICE_X46Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   110.566 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_57/O[0]
                         net (fo=3, routed)           0.999   111.565    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_57_n_7
    SLICE_X47Y40         LUT4 (Prop_lut4_I3_O)        0.323   111.888 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_38/O
                         net (fo=3, routed)           1.103   112.991    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_38_n_0
    SLICE_X48Y40         LUT5 (Prop_lut5_I1_O)        0.354   113.345 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_27/O
                         net (fo=1, routed)           0.303   113.648    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_27_n_0
    SLICE_X48Y39         LUT4 (Prop_lut4_I0_O)        0.326   113.974 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_11/O
                         net (fo=1, routed)           1.337   115.311    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_11_n_0
    SLICE_X50Y23         LUT6 (Prop_lut6_I5_O)        0.124   115.435 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2/O
                         net (fo=7, routed)           1.128   116.564    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sel[1]
    SLICE_X53Y21         LUT5 (Prop_lut5_I1_O)        0.124   116.688 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b2/O
                         net (fo=1, routed)           0.000   116.688    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b2_n_0
    SLICE_X53Y21         MUXF7 (Prop_muxf7_I1_O)      0.217   116.905 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.000   116.905    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[2]_inst_i_3_n_0
    SLICE_X53Y21         MUXF8 (Prop_muxf8_I1_O)      0.094   116.999 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.121   119.119    sevenSegmentLEDs_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.727   122.847 r  sevenSegmentLEDs_OBUF[2]_inst/O
                         net (fo=0)                   0.000   122.847    sevenSegmentLEDs[2]
    U8                                                                r  sevenSegmentLEDs[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/SevenSegmentDisplayDataReg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentLEDs[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        116.393ns  (logic 41.226ns (35.420%)  route 75.167ns (64.580%))
  Logic Levels:           143  (CARRY4=82 LUT1=5 LUT2=8 LUT3=18 LUT4=12 LUT5=10 LUT6=5 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=1600, routed)        1.635     6.172    memoryMapping_inst/CLK
    SLICE_X59Y10         FDCE                                         r  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y10         FDCE (Prop_fdce_C_Q)         0.456     6.628 f  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[4]/Q
                         net (fo=55, routed)          1.703     8.331    memoryMapping_inst/IO_SevenSegmentDisplay_inst/Q[4]
    SLICE_X53Y10         LUT1 (Prop_lut1_I0_O)        0.124     8.455 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_336/O
                         net (fo=1, routed)           0.000     8.455    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_336_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.987 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_155/CO[3]
                         net (fo=1, routed)           0.000     8.987    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_155_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.101 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_337/CO[3]
                         net (fo=1, routed)           0.000     9.101    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_337_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.215 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_156/CO[3]
                         net (fo=1, routed)           0.000     9.215    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_156_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.329 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_95/CO[3]
                         net (fo=1, routed)           0.000     9.329    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_95_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.443 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_55/CO[3]
                         net (fo=1, routed)           0.000     9.443    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_55_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.557 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_35/CO[3]
                         net (fo=1, routed)           0.000     9.557    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_35_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.870 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_14/O[3]
                         net (fo=218, routed)         3.302    13.172    memoryMapping_inst/IO_SevenSegmentDisplay_inst/SevenSegmentDisplayDataReg_reg[31]_6[0]
    SLICE_X51Y11         LUT3 (Prop_lut3_I0_O)        0.334    13.506 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_411/O
                         net (fo=42, routed)          1.637    15.143    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_155_2
    SLICE_X47Y19         LUT5 (Prop_lut5_I4_O)        0.332    15.475 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_380/O
                         net (fo=4, routed)           1.327    16.802    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_380_n_0
    SLICE_X43Y11         LUT4 (Prop_lut4_I0_O)        0.124    16.926 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1482/O
                         net (fo=1, routed)           0.000    16.926    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1482_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.458 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1148/CO[3]
                         net (fo=1, routed)           0.000    17.458    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1148_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.572 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_799/CO[3]
                         net (fo=1, routed)           0.000    17.572    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_799_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.686 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_366/CO[3]
                         net (fo=1, routed)           0.000    17.686    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_366_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.800 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_825/CO[3]
                         net (fo=1, routed)           0.000    17.800    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_825_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.914 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_826/CO[3]
                         net (fo=1, routed)           0.000    17.914    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_826_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.028 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1120/CO[3]
                         net (fo=1, routed)           0.000    18.028    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1120_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.299 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1365/CO[0]
                         net (fo=40, routed)          0.898    19.197    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1365_n_3
    SLICE_X43Y18         LUT3 (Prop_lut3_I0_O)        0.399    19.596 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1679/O
                         net (fo=2, routed)           0.974    20.569    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1679_n_0
    SLICE_X42Y16         LUT4 (Prop_lut4_I3_O)        0.326    20.895 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1683/O
                         net (fo=1, routed)           0.000    20.895    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1683_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    21.473 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1445/O[2]
                         net (fo=3, routed)           0.961    22.434    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1445_n_5
    SLICE_X38Y15         LUT3 (Prop_lut3_I2_O)        0.301    22.735 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1815/O
                         net (fo=2, routed)           1.232    23.967    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1815_n_0
    SLICE_X41Y17         LUT5 (Prop_lut5_I4_O)        0.154    24.121 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1554/O
                         net (fo=2, routed)           0.842    24.964    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1554_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.710    25.674 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1180/CO[3]
                         net (fo=1, routed)           0.000    25.674    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1180_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.008 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1029/O[1]
                         net (fo=6, routed)           1.041    27.049    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1029_n_6
    SLICE_X45Y19         LUT2 (Prop_lut2_I0_O)        0.303    27.352 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1467/O
                         net (fo=1, routed)           0.000    27.352    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1467_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    27.992 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1134/O[3]
                         net (fo=3, routed)           1.063    29.055    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1134_n_4
    SLICE_X36Y19         LUT2 (Prop_lut2_I0_O)        0.306    29.361 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1125/O
                         net (fo=1, routed)           0.490    29.851    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1125_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.377 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_768/CO[3]
                         net (fo=1, routed)           0.000    30.377    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_768_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.491 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_337/CO[3]
                         net (fo=1, routed)           0.000    30.491    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_337_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.605 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_183/CO[3]
                         net (fo=1, routed)           0.000    30.605    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_183_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.876 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_96/CO[0]
                         net (fo=1, routed)           0.867    31.742    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_96_n_3
    SLICE_X36Y22         LUT3 (Prop_lut3_I0_O)        0.373    32.115 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_59/O
                         net (fo=65, routed)          1.436    33.552    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_59_n_0
    SLICE_X40Y24         LUT3 (Prop_lut3_I1_O)        0.124    33.676 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_65/O
                         net (fo=59, routed)          0.698    34.374    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[1]41_in[0]
    SLICE_X40Y24         LUT1 (Prop_lut1_I0_O)        0.124    34.498 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_90/O
                         net (fo=2, routed)           0.689    35.187    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_90_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.584    35.771 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_88/O[2]
                         net (fo=1, routed)           0.936    36.707    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[1]4[3]
    SLICE_X40Y21         LUT5 (Prop_lut5_I1_O)        0.302    37.009 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_54/O
                         net (fo=48, routed)          1.323    38.332    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_54_n_0
    SLICE_X46Y22         LUT1 (Prop_lut1_I0_O)        0.124    38.456 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_92/O
                         net (fo=1, routed)           0.000    38.456    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_92_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    38.836 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_55/CO[3]
                         net (fo=1, routed)           0.000    38.836    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_55_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    39.159 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1181/O[1]
                         net (fo=1, routed)           0.981    40.140    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[1]5[6]
    SLICE_X45Y25         LUT3 (Prop_lut3_I2_O)        0.306    40.446 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_818/O
                         net (fo=43, routed)          2.633    43.079    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_818_n_0
    SLICE_X39Y24         LUT3 (Prop_lut3_I0_O)        0.152    43.231 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_801/O
                         net (fo=4, routed)           0.816    44.047    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_801_n_0
    SLICE_X38Y22         LUT6 (Prop_lut6_I3_O)        0.326    44.373 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1811/O
                         net (fo=1, routed)           0.000    44.373    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1811_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.906 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1531/CO[3]
                         net (fo=1, routed)           0.000    44.906    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1531_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.023 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1160/CO[3]
                         net (fo=1, routed)           0.000    45.023    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1160_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.140 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_786/CO[3]
                         net (fo=1, routed)           0.009    45.149    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_786_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.266 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_375/CO[3]
                         net (fo=1, routed)           0.000    45.266    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_375_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.383 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_829/CO[3]
                         net (fo=1, routed)           0.000    45.383    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_829_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.500 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_839/CO[3]
                         net (fo=1, routed)           0.000    45.500    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_839_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.617 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1085/CO[3]
                         net (fo=1, routed)           0.000    45.617    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1085_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    45.871 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1508/CO[0]
                         net (fo=40, routed)          1.888    47.759    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1508_n_3
    SLICE_X40Y29         LUT3 (Prop_lut3_I0_O)        0.393    48.152 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1760/O
                         net (fo=2, routed)           0.454    48.606    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1760_n_0
    SLICE_X43Y31         LUT4 (Prop_lut4_I3_O)        0.326    48.932 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1764/O
                         net (fo=1, routed)           0.000    48.932    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1764_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.482 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1462/CO[3]
                         net (fo=1, routed)           0.000    49.482    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1462_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.596 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1781/CO[3]
                         net (fo=1, routed)           0.000    49.596    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1781_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    49.909 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1487/O[3]
                         net (fo=3, routed)           0.950    50.859    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1487_n_4
    SLICE_X40Y34         LUT3 (Prop_lut3_I2_O)        0.306    51.165 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1489/O
                         net (fo=2, routed)           1.003    52.168    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1489_n_0
    SLICE_X40Y34         LUT5 (Prop_lut5_I4_O)        0.154    52.322 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1119/O
                         net (fo=2, routed)           1.433    53.755    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1119_n_0
    SLICE_X42Y34         LUT6 (Prop_lut6_I0_O)        0.327    54.082 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1123/O
                         net (fo=1, routed)           0.000    54.082    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1123_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    54.462 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_760/CO[3]
                         net (fo=1, routed)           0.000    54.462    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_760_n_0
    SLICE_X42Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    54.777 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_358/O[3]
                         net (fo=5, routed)           1.262    56.039    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_358_n_4
    SLICE_X45Y36         LUT2 (Prop_lut2_I1_O)        0.307    56.346 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_356/O
                         net (fo=1, routed)           0.000    56.346    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_356_n_0
    SLICE_X45Y36         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    56.926 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_194/O[2]
                         net (fo=3, routed)           0.986    57.912    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_194_n_5
    SLICE_X44Y34         LUT5 (Prop_lut5_I2_O)        0.302    58.214 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_351/O
                         net (fo=1, routed)           0.000    58.214    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_351_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    58.612 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_191/CO[3]
                         net (fo=1, routed)           0.000    58.612    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_191_n_0
    SLICE_X44Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    58.883 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_101/CO[0]
                         net (fo=1, routed)           0.642    59.525    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_101_n_3
    SLICE_X44Y36         LUT4 (Prop_lut4_I2_O)        0.373    59.898 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_61/O
                         net (fo=41, routed)          1.452    61.350    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_61_n_0
    SLICE_X33Y34         LUT3 (Prop_lut3_I1_O)        0.124    61.474 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_65/O
                         net (fo=58, routed)          1.004    62.478    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_62_0[0]
    SLICE_X33Y37         LUT1 (Prop_lut1_I0_O)        0.124    62.602 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_88/O
                         net (fo=2, routed)           0.631    63.233    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_88_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    63.813 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_56/CO[3]
                         net (fo=1, routed)           0.000    63.813    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_56_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.927 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1075/CO[3]
                         net (fo=1, routed)           0.000    63.927    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1075_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.041 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_693/CO[3]
                         net (fo=1, routed)           0.000    64.041    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_693_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.155 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_321/CO[3]
                         net (fo=1, routed)           0.000    64.155    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_321_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.269 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_171/CO[3]
                         net (fo=1, routed)           0.000    64.269    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_171_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.383 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_83/CO[3]
                         net (fo=1, routed)           0.000    64.383    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_83_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.497 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_54/CO[3]
                         net (fo=4, routed)           1.500    65.997    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_54_n_0
    SLICE_X44Y36         LUT2 (Prop_lut2_I0_O)        0.152    66.149 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_34/O
                         net (fo=167, routed)         1.253    67.402    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_26_0
    SLICE_X37Y34         LUT3 (Prop_lut3_I2_O)        0.332    67.734 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_58/O
                         net (fo=59, routed)          2.762    70.496    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_58_n_0
    SLICE_X34Y38         LUT3 (Prop_lut3_I2_O)        0.153    70.649 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1287/O
                         net (fo=8, routed)           0.861    71.510    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1287_n_0
    SLICE_X32Y35         LUT4 (Prop_lut4_I0_O)        0.331    71.841 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2138/O
                         net (fo=1, routed)           0.000    71.841    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2138_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    72.242 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2009/CO[3]
                         net (fo=1, routed)           0.000    72.242    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2009_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.356 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1682/CO[3]
                         net (fo=1, routed)           0.000    72.356    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1682_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.470 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1279/CO[3]
                         net (fo=1, routed)           0.000    72.470    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1279_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.584 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_842/CO[3]
                         net (fo=1, routed)           0.000    72.584    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_842_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.698 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_380/CO[3]
                         net (fo=1, routed)           0.000    72.698    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_380_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.812 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_882/CO[3]
                         net (fo=1, routed)           0.000    72.812    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_882_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.926 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_892/CO[3]
                         net (fo=1, routed)           0.000    72.926    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_892_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.040 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1231/CO[3]
                         net (fo=1, routed)           0.000    73.040    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1231_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    73.311 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1659/CO[0]
                         net (fo=40, routed)          1.037    74.348    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1659_n_3
    SLICE_X35Y44         LUT3 (Prop_lut3_I0_O)        0.401    74.749 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2117/O
                         net (fo=2, routed)           0.662    75.411    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2117_n_0
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.326    75.737 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2121/O
                         net (fo=1, routed)           0.000    75.737    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2121_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.287 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1958/CO[3]
                         net (fo=1, routed)           0.000    76.287    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1958_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    76.621 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1605/O[1]
                         net (fo=3, routed)           1.021    77.642    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1605_n_6
    SLICE_X36Y45         LUT3 (Prop_lut3_I2_O)        0.303    77.945 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1609/O
                         net (fo=2, routed)           1.008    78.952    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1609_n_0
    SLICE_X33Y44         LUT5 (Prop_lut5_I4_O)        0.150    79.102 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1212/O
                         net (fo=2, routed)           0.888    79.990    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1212_n_0
    SLICE_X37Y45         LUT6 (Prop_lut6_I0_O)        0.326    80.316 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1216/O
                         net (fo=1, routed)           0.000    80.316    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1216_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    80.848 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_761/CO[3]
                         net (fo=1, routed)           0.000    80.848    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_761_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    81.070 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_335/O[0]
                         net (fo=7, routed)           2.020    83.090    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_335_n_7
    SLICE_X28Y48         LUT2 (Prop_lut2_I0_O)        0.299    83.389 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_824/O
                         net (fo=1, routed)           0.000    83.389    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_824_n_0
    SLICE_X28Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    83.921 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_360/CO[3]
                         net (fo=1, routed)           0.000    83.921    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_360_n_0
    SLICE_X28Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    84.143 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_198/O[0]
                         net (fo=3, routed)           0.702    84.845    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_198_n_7
    SLICE_X29Y49         LUT4 (Prop_lut4_I0_O)        0.299    85.144 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_358/O
                         net (fo=1, routed)           0.000    85.144    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_358_n_0
    SLICE_X29Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.694 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_195/CO[3]
                         net (fo=1, routed)           0.001    85.695    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_195_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    85.966 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_105/CO[0]
                         net (fo=1, routed)           0.975    86.941    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_105_n_3
    SLICE_X34Y50         LUT4 (Prop_lut4_I2_O)        0.373    87.314 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_65/O
                         net (fo=39, routed)          1.795    89.109    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_65_n_0
    SLICE_X42Y43         LUT3 (Prop_lut3_I1_O)        0.124    89.233 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_69/O
                         net (fo=31, routed)          0.885    90.118    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[3]41_in[0]
    SLICE_X45Y45         LUT1 (Prop_lut1_I0_O)        0.124    90.242 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_91/O
                         net (fo=2, routed)           0.800    91.042    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_91_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    91.622 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_61/CO[3]
                         net (fo=1, routed)           0.000    91.622    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_61_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.736 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1198/CO[3]
                         net (fo=1, routed)           0.000    91.736    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1198_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.850 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_751/CO[3]
                         net (fo=1, routed)           0.000    91.850    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_751_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.964 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_326/CO[3]
                         net (fo=1, routed)           0.001    91.964    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_326_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.078 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_175/CO[3]
                         net (fo=1, routed)           0.000    92.078    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_175_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.192 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_87/CO[3]
                         net (fo=1, routed)           0.000    92.192    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_87_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.306 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_58/CO[3]
                         net (fo=1, routed)           1.262    93.568    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_58_n_0
    SLICE_X34Y50         LUT2 (Prop_lut2_I0_O)        0.148    93.716 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_37/O
                         net (fo=44, routed)          1.455    95.171    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_37_n_0
    SLICE_X45Y48         LUT5 (Prop_lut5_I1_O)        0.328    95.499 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_963/O
                         net (fo=17, routed)          1.430    96.929    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_963_n_0
    SLICE_X43Y50         LUT3 (Prop_lut3_I1_O)        0.152    97.081 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_521/O
                         net (fo=4, routed)           1.352    98.432    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_521_n_0
    SLICE_X42Y47         LUT4 (Prop_lut4_I0_O)        0.332    98.764 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1727/O
                         net (fo=1, routed)           0.000    98.764    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1727_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    99.297 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1338/CO[3]
                         net (fo=1, routed)           0.000    99.297    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1338_n_0
    SLICE_X42Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.414 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_906/CO[3]
                         net (fo=1, routed)           0.000    99.414    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_906_n_0
    SLICE_X42Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.531 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_464/CO[3]
                         net (fo=1, routed)           0.001    99.532    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_464_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    99.771 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_957/O[2]
                         net (fo=3, routed)           1.032   100.803    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_957_n_5
    SLICE_X42Y43         LUT3 (Prop_lut3_I0_O)        0.325   101.128 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_512/O
                         net (fo=2, routed)           0.986   102.114    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_512_n_0
    SLICE_X44Y49         LUT4 (Prop_lut4_I3_O)        0.328   102.442 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_515/O
                         net (fo=1, routed)           0.000   102.442    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_515_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   102.843 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_243/CO[3]
                         net (fo=1, routed)           0.001   102.843    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_243_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   103.177 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_238/O[1]
                         net (fo=3, routed)           1.146   104.323    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_238_n_6
    SLICE_X46Y48         LUT3 (Prop_lut3_I0_O)        0.303   104.626 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_450/O
                         net (fo=2, routed)           0.801   105.427    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_450_n_0
    SLICE_X45Y48         LUT5 (Prop_lut5_I0_O)        0.124   105.551 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_222/O
                         net (fo=2, routed)           1.375   106.926    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_222_n_0
    SLICE_X44Y48         LUT6 (Prop_lut6_I0_O)        0.124   107.050 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_225/O
                         net (fo=1, routed)           0.000   107.050    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_225_n_0
    SLICE_X44Y48         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227   107.277 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_116/O[1]
                         net (fo=2, routed)           0.978   108.255    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_116_n_6
    SLICE_X46Y46         LUT2 (Prop_lut2_I0_O)        0.303   108.558 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_118/O
                         net (fo=1, routed)           0.000   108.558    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_118_n_0
    SLICE_X46Y46         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230   108.788 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_67/O[1]
                         net (fo=1, routed)           0.877   109.665    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_67_n_6
    SLICE_X46Y41         LUT2 (Prop_lut2_I1_O)        0.306   109.971 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_43/O
                         net (fo=1, routed)           0.000   109.971    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_43_n_0
    SLICE_X46Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   110.347 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_22/CO[3]
                         net (fo=1, routed)           0.000   110.347    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_22_n_0
    SLICE_X46Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   110.566 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_57/O[0]
                         net (fo=3, routed)           0.999   111.565    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_57_n_7
    SLICE_X47Y40         LUT4 (Prop_lut4_I3_O)        0.323   111.888 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_38/O
                         net (fo=3, routed)           1.103   112.991    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_38_n_0
    SLICE_X48Y40         LUT5 (Prop_lut5_I1_O)        0.354   113.345 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_27/O
                         net (fo=1, routed)           0.303   113.648    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_27_n_0
    SLICE_X48Y39         LUT4 (Prop_lut4_I0_O)        0.326   113.974 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_11/O
                         net (fo=1, routed)           1.337   115.311    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_11_n_0
    SLICE_X50Y23         LUT6 (Prop_lut6_I5_O)        0.124   115.435 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2/O
                         net (fo=7, routed)           0.737   116.172    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sel[1]
    SLICE_X53Y19         LUT5 (Prop_lut5_I1_O)        0.124   116.296 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b5/O
                         net (fo=1, routed)           0.000   116.296    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b5_n_0
    SLICE_X53Y19         MUXF7 (Prop_muxf7_I1_O)      0.217   116.513 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.000   116.513    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[5]_inst_i_3_n_0
    SLICE_X53Y19         MUXF8 (Prop_muxf8_I1_O)      0.094   116.607 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.262   118.869    sevenSegmentLEDs_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.696   122.565 r  sevenSegmentLEDs_OBUF[5]_inst/O
                         net (fo=0)                   0.000   122.565    sevenSegmentLEDs[5]
    V5                                                                r  sevenSegmentLEDs[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/SevenSegmentDisplayDataReg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentLEDs[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        116.366ns  (logic 41.116ns (35.333%)  route 75.250ns (64.667%))
  Logic Levels:           142  (CARRY4=82 LUT1=5 LUT2=8 LUT3=18 LUT4=11 LUT5=11 LUT6=4 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=1600, routed)        1.635     6.172    memoryMapping_inst/CLK
    SLICE_X59Y10         FDCE                                         r  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y10         FDCE (Prop_fdce_C_Q)         0.456     6.628 f  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[4]/Q
                         net (fo=55, routed)          1.703     8.331    memoryMapping_inst/IO_SevenSegmentDisplay_inst/Q[4]
    SLICE_X53Y10         LUT1 (Prop_lut1_I0_O)        0.124     8.455 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_336/O
                         net (fo=1, routed)           0.000     8.455    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_336_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.987 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_155/CO[3]
                         net (fo=1, routed)           0.000     8.987    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_155_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.101 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_337/CO[3]
                         net (fo=1, routed)           0.000     9.101    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_337_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.215 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_156/CO[3]
                         net (fo=1, routed)           0.000     9.215    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_156_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.329 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_95/CO[3]
                         net (fo=1, routed)           0.000     9.329    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_95_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.443 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_55/CO[3]
                         net (fo=1, routed)           0.000     9.443    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_55_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.557 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_35/CO[3]
                         net (fo=1, routed)           0.000     9.557    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_35_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.870 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_14/O[3]
                         net (fo=218, routed)         3.302    13.172    memoryMapping_inst/IO_SevenSegmentDisplay_inst/SevenSegmentDisplayDataReg_reg[31]_6[0]
    SLICE_X51Y11         LUT3 (Prop_lut3_I0_O)        0.334    13.506 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_411/O
                         net (fo=42, routed)          1.637    15.143    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_155_2
    SLICE_X47Y19         LUT5 (Prop_lut5_I4_O)        0.332    15.475 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_380/O
                         net (fo=4, routed)           1.327    16.802    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_380_n_0
    SLICE_X43Y11         LUT4 (Prop_lut4_I0_O)        0.124    16.926 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1482/O
                         net (fo=1, routed)           0.000    16.926    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1482_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.458 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1148/CO[3]
                         net (fo=1, routed)           0.000    17.458    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1148_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.572 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_799/CO[3]
                         net (fo=1, routed)           0.000    17.572    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_799_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.686 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_366/CO[3]
                         net (fo=1, routed)           0.000    17.686    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_366_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.800 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_825/CO[3]
                         net (fo=1, routed)           0.000    17.800    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_825_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.914 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_826/CO[3]
                         net (fo=1, routed)           0.000    17.914    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_826_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.028 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1120/CO[3]
                         net (fo=1, routed)           0.000    18.028    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1120_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.299 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1365/CO[0]
                         net (fo=40, routed)          0.898    19.197    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1365_n_3
    SLICE_X43Y18         LUT3 (Prop_lut3_I0_O)        0.399    19.596 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1679/O
                         net (fo=2, routed)           0.974    20.569    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1679_n_0
    SLICE_X42Y16         LUT4 (Prop_lut4_I3_O)        0.326    20.895 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1683/O
                         net (fo=1, routed)           0.000    20.895    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1683_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    21.473 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1445/O[2]
                         net (fo=3, routed)           0.961    22.434    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1445_n_5
    SLICE_X38Y15         LUT3 (Prop_lut3_I2_O)        0.301    22.735 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1815/O
                         net (fo=2, routed)           1.232    23.967    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1815_n_0
    SLICE_X41Y17         LUT5 (Prop_lut5_I4_O)        0.154    24.121 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1554/O
                         net (fo=2, routed)           0.842    24.964    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1554_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.710    25.674 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1180/CO[3]
                         net (fo=1, routed)           0.000    25.674    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1180_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.008 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1029/O[1]
                         net (fo=6, routed)           1.041    27.049    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1029_n_6
    SLICE_X45Y19         LUT2 (Prop_lut2_I0_O)        0.303    27.352 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1467/O
                         net (fo=1, routed)           0.000    27.352    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1467_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    27.992 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1134/O[3]
                         net (fo=3, routed)           1.063    29.055    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1134_n_4
    SLICE_X36Y19         LUT2 (Prop_lut2_I0_O)        0.306    29.361 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1125/O
                         net (fo=1, routed)           0.490    29.851    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1125_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.377 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_768/CO[3]
                         net (fo=1, routed)           0.000    30.377    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_768_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.491 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_337/CO[3]
                         net (fo=1, routed)           0.000    30.491    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_337_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.605 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_183/CO[3]
                         net (fo=1, routed)           0.000    30.605    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_183_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.876 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_96/CO[0]
                         net (fo=1, routed)           0.867    31.742    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_96_n_3
    SLICE_X36Y22         LUT3 (Prop_lut3_I0_O)        0.373    32.115 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_59/O
                         net (fo=65, routed)          1.436    33.552    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_59_n_0
    SLICE_X40Y24         LUT3 (Prop_lut3_I1_O)        0.124    33.676 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_65/O
                         net (fo=59, routed)          0.698    34.374    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[1]41_in[0]
    SLICE_X40Y24         LUT1 (Prop_lut1_I0_O)        0.124    34.498 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_90/O
                         net (fo=2, routed)           0.689    35.187    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_90_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.584    35.771 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_88/O[2]
                         net (fo=1, routed)           0.936    36.707    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[1]4[3]
    SLICE_X40Y21         LUT5 (Prop_lut5_I1_O)        0.302    37.009 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_54/O
                         net (fo=48, routed)          1.323    38.332    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_54_n_0
    SLICE_X46Y22         LUT1 (Prop_lut1_I0_O)        0.124    38.456 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_92/O
                         net (fo=1, routed)           0.000    38.456    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_92_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    38.836 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_55/CO[3]
                         net (fo=1, routed)           0.000    38.836    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_55_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    39.159 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1181/O[1]
                         net (fo=1, routed)           0.981    40.140    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[1]5[6]
    SLICE_X45Y25         LUT3 (Prop_lut3_I2_O)        0.306    40.446 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_818/O
                         net (fo=43, routed)          2.633    43.079    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_818_n_0
    SLICE_X39Y24         LUT3 (Prop_lut3_I0_O)        0.152    43.231 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_801/O
                         net (fo=4, routed)           0.816    44.047    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_801_n_0
    SLICE_X38Y22         LUT6 (Prop_lut6_I3_O)        0.326    44.373 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1811/O
                         net (fo=1, routed)           0.000    44.373    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1811_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.906 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1531/CO[3]
                         net (fo=1, routed)           0.000    44.906    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1531_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.023 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1160/CO[3]
                         net (fo=1, routed)           0.000    45.023    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1160_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.140 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_786/CO[3]
                         net (fo=1, routed)           0.009    45.149    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_786_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.266 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_375/CO[3]
                         net (fo=1, routed)           0.000    45.266    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_375_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.383 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_829/CO[3]
                         net (fo=1, routed)           0.000    45.383    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_829_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.500 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_839/CO[3]
                         net (fo=1, routed)           0.000    45.500    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_839_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.617 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1085/CO[3]
                         net (fo=1, routed)           0.000    45.617    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1085_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    45.871 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1508/CO[0]
                         net (fo=40, routed)          1.888    47.759    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1508_n_3
    SLICE_X40Y29         LUT3 (Prop_lut3_I0_O)        0.393    48.152 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1760/O
                         net (fo=2, routed)           0.454    48.606    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1760_n_0
    SLICE_X43Y31         LUT4 (Prop_lut4_I3_O)        0.326    48.932 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1764/O
                         net (fo=1, routed)           0.000    48.932    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1764_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.482 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1462/CO[3]
                         net (fo=1, routed)           0.000    49.482    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1462_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.596 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1781/CO[3]
                         net (fo=1, routed)           0.000    49.596    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1781_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    49.909 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1487/O[3]
                         net (fo=3, routed)           0.950    50.859    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1487_n_4
    SLICE_X40Y34         LUT3 (Prop_lut3_I2_O)        0.306    51.165 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1489/O
                         net (fo=2, routed)           1.003    52.168    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1489_n_0
    SLICE_X40Y34         LUT5 (Prop_lut5_I4_O)        0.154    52.322 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1119/O
                         net (fo=2, routed)           1.433    53.755    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1119_n_0
    SLICE_X42Y34         LUT6 (Prop_lut6_I0_O)        0.327    54.082 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1123/O
                         net (fo=1, routed)           0.000    54.082    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1123_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    54.462 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_760/CO[3]
                         net (fo=1, routed)           0.000    54.462    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_760_n_0
    SLICE_X42Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    54.777 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_358/O[3]
                         net (fo=5, routed)           1.262    56.039    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_358_n_4
    SLICE_X45Y36         LUT2 (Prop_lut2_I1_O)        0.307    56.346 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_356/O
                         net (fo=1, routed)           0.000    56.346    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_356_n_0
    SLICE_X45Y36         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    56.926 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_194/O[2]
                         net (fo=3, routed)           0.986    57.912    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_194_n_5
    SLICE_X44Y34         LUT5 (Prop_lut5_I2_O)        0.302    58.214 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_351/O
                         net (fo=1, routed)           0.000    58.214    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_351_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    58.612 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_191/CO[3]
                         net (fo=1, routed)           0.000    58.612    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_191_n_0
    SLICE_X44Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    58.883 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_101/CO[0]
                         net (fo=1, routed)           0.642    59.525    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_101_n_3
    SLICE_X44Y36         LUT4 (Prop_lut4_I2_O)        0.373    59.898 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_61/O
                         net (fo=41, routed)          1.452    61.350    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_61_n_0
    SLICE_X33Y34         LUT3 (Prop_lut3_I1_O)        0.124    61.474 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_65/O
                         net (fo=58, routed)          1.004    62.478    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_62_0[0]
    SLICE_X33Y37         LUT1 (Prop_lut1_I0_O)        0.124    62.602 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_88/O
                         net (fo=2, routed)           0.631    63.233    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_88_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    63.813 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_56/CO[3]
                         net (fo=1, routed)           0.000    63.813    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_56_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.927 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1075/CO[3]
                         net (fo=1, routed)           0.000    63.927    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1075_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.041 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_693/CO[3]
                         net (fo=1, routed)           0.000    64.041    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_693_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.155 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_321/CO[3]
                         net (fo=1, routed)           0.000    64.155    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_321_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.269 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_171/CO[3]
                         net (fo=1, routed)           0.000    64.269    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_171_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.383 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_83/CO[3]
                         net (fo=1, routed)           0.000    64.383    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_83_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.497 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_54/CO[3]
                         net (fo=4, routed)           1.500    65.997    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_54_n_0
    SLICE_X44Y36         LUT2 (Prop_lut2_I0_O)        0.152    66.149 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_34/O
                         net (fo=167, routed)         1.253    67.402    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_26_0
    SLICE_X37Y34         LUT3 (Prop_lut3_I2_O)        0.332    67.734 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_58/O
                         net (fo=59, routed)          2.762    70.496    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_58_n_0
    SLICE_X34Y38         LUT3 (Prop_lut3_I2_O)        0.153    70.649 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1287/O
                         net (fo=8, routed)           0.861    71.510    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1287_n_0
    SLICE_X32Y35         LUT4 (Prop_lut4_I0_O)        0.331    71.841 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2138/O
                         net (fo=1, routed)           0.000    71.841    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2138_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    72.242 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2009/CO[3]
                         net (fo=1, routed)           0.000    72.242    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2009_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.356 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1682/CO[3]
                         net (fo=1, routed)           0.000    72.356    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1682_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.470 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1279/CO[3]
                         net (fo=1, routed)           0.000    72.470    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1279_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.584 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_842/CO[3]
                         net (fo=1, routed)           0.000    72.584    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_842_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.698 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_380/CO[3]
                         net (fo=1, routed)           0.000    72.698    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_380_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.812 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_882/CO[3]
                         net (fo=1, routed)           0.000    72.812    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_882_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.926 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_892/CO[3]
                         net (fo=1, routed)           0.000    72.926    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_892_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.040 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1231/CO[3]
                         net (fo=1, routed)           0.000    73.040    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1231_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    73.311 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1659/CO[0]
                         net (fo=40, routed)          1.037    74.348    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1659_n_3
    SLICE_X35Y44         LUT3 (Prop_lut3_I0_O)        0.401    74.749 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2117/O
                         net (fo=2, routed)           0.662    75.411    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2117_n_0
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.326    75.737 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2121/O
                         net (fo=1, routed)           0.000    75.737    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2121_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.287 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1958/CO[3]
                         net (fo=1, routed)           0.000    76.287    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1958_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    76.621 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1605/O[1]
                         net (fo=3, routed)           1.021    77.642    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1605_n_6
    SLICE_X36Y45         LUT3 (Prop_lut3_I2_O)        0.303    77.945 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1609/O
                         net (fo=2, routed)           1.008    78.952    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1609_n_0
    SLICE_X33Y44         LUT5 (Prop_lut5_I4_O)        0.150    79.102 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1212/O
                         net (fo=2, routed)           0.888    79.990    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1212_n_0
    SLICE_X37Y45         LUT6 (Prop_lut6_I0_O)        0.326    80.316 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1216/O
                         net (fo=1, routed)           0.000    80.316    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1216_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    80.848 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_761/CO[3]
                         net (fo=1, routed)           0.000    80.848    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_761_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    81.070 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_335/O[0]
                         net (fo=7, routed)           2.020    83.090    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_335_n_7
    SLICE_X28Y48         LUT2 (Prop_lut2_I0_O)        0.299    83.389 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_824/O
                         net (fo=1, routed)           0.000    83.389    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_824_n_0
    SLICE_X28Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    83.921 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_360/CO[3]
                         net (fo=1, routed)           0.000    83.921    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_360_n_0
    SLICE_X28Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    84.143 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_198/O[0]
                         net (fo=3, routed)           0.702    84.845    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_198_n_7
    SLICE_X29Y49         LUT4 (Prop_lut4_I0_O)        0.299    85.144 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_358/O
                         net (fo=1, routed)           0.000    85.144    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_358_n_0
    SLICE_X29Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.694 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_195/CO[3]
                         net (fo=1, routed)           0.001    85.695    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_195_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    85.966 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_105/CO[0]
                         net (fo=1, routed)           0.975    86.941    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_105_n_3
    SLICE_X34Y50         LUT4 (Prop_lut4_I2_O)        0.373    87.314 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_65/O
                         net (fo=39, routed)          1.795    89.109    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_65_n_0
    SLICE_X42Y43         LUT3 (Prop_lut3_I1_O)        0.124    89.233 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_69/O
                         net (fo=31, routed)          0.885    90.118    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[3]41_in[0]
    SLICE_X45Y45         LUT1 (Prop_lut1_I0_O)        0.124    90.242 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_91/O
                         net (fo=2, routed)           0.800    91.042    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_91_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    91.622 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_61/CO[3]
                         net (fo=1, routed)           0.000    91.622    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_61_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.736 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1198/CO[3]
                         net (fo=1, routed)           0.000    91.736    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1198_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.850 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_751/CO[3]
                         net (fo=1, routed)           0.000    91.850    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_751_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.964 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_326/CO[3]
                         net (fo=1, routed)           0.001    91.964    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_326_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.078 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_175/CO[3]
                         net (fo=1, routed)           0.000    92.078    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_175_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.192 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_87/CO[3]
                         net (fo=1, routed)           0.000    92.192    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_87_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.306 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_58/CO[3]
                         net (fo=1, routed)           1.262    93.568    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_58_n_0
    SLICE_X34Y50         LUT2 (Prop_lut2_I0_O)        0.148    93.716 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_37/O
                         net (fo=44, routed)          1.455    95.171    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_37_n_0
    SLICE_X45Y48         LUT5 (Prop_lut5_I1_O)        0.328    95.499 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_963/O
                         net (fo=17, routed)          1.430    96.929    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_963_n_0
    SLICE_X43Y50         LUT3 (Prop_lut3_I1_O)        0.152    97.081 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_521/O
                         net (fo=4, routed)           1.352    98.432    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_521_n_0
    SLICE_X42Y47         LUT4 (Prop_lut4_I0_O)        0.332    98.764 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1727/O
                         net (fo=1, routed)           0.000    98.764    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1727_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    99.297 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1338/CO[3]
                         net (fo=1, routed)           0.000    99.297    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1338_n_0
    SLICE_X42Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.414 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_906/CO[3]
                         net (fo=1, routed)           0.000    99.414    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_906_n_0
    SLICE_X42Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.531 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_464/CO[3]
                         net (fo=1, routed)           0.001    99.532    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_464_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    99.771 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_957/O[2]
                         net (fo=3, routed)           1.032   100.803    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_957_n_5
    SLICE_X42Y43         LUT3 (Prop_lut3_I0_O)        0.325   101.128 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_512/O
                         net (fo=2, routed)           0.986   102.114    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_512_n_0
    SLICE_X44Y49         LUT4 (Prop_lut4_I3_O)        0.328   102.442 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_515/O
                         net (fo=1, routed)           0.000   102.442    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_515_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   102.843 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_243/CO[3]
                         net (fo=1, routed)           0.001   102.843    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_243_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   103.177 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_238/O[1]
                         net (fo=3, routed)           1.146   104.323    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_238_n_6
    SLICE_X46Y48         LUT3 (Prop_lut3_I0_O)        0.303   104.626 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_450/O
                         net (fo=2, routed)           0.801   105.427    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_450_n_0
    SLICE_X45Y48         LUT5 (Prop_lut5_I0_O)        0.124   105.551 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_222/O
                         net (fo=2, routed)           1.375   106.926    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_222_n_0
    SLICE_X44Y48         LUT6 (Prop_lut6_I0_O)        0.124   107.050 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_225/O
                         net (fo=1, routed)           0.000   107.050    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_225_n_0
    SLICE_X44Y48         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227   107.277 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_116/O[1]
                         net (fo=2, routed)           0.978   108.255    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_116_n_6
    SLICE_X46Y46         LUT2 (Prop_lut2_I0_O)        0.303   108.558 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_118/O
                         net (fo=1, routed)           0.000   108.558    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_118_n_0
    SLICE_X46Y46         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230   108.788 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_67/O[1]
                         net (fo=1, routed)           0.877   109.665    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_67_n_6
    SLICE_X46Y41         LUT2 (Prop_lut2_I1_O)        0.306   109.971 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_43/O
                         net (fo=1, routed)           0.000   109.971    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_43_n_0
    SLICE_X46Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   110.347 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_22/CO[3]
                         net (fo=1, routed)           0.000   110.347    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_22_n_0
    SLICE_X46Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   110.566 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_57/O[0]
                         net (fo=3, routed)           0.999   111.565    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_57_n_7
    SLICE_X47Y40         LUT4 (Prop_lut4_I3_O)        0.323   111.888 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_38/O
                         net (fo=3, routed)           1.103   112.991    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_38_n_0
    SLICE_X48Y40         LUT5 (Prop_lut5_I1_O)        0.326   113.317 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_17/O
                         net (fo=1, routed)           0.646   113.963    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_17_n_0
    SLICE_X48Y39         LUT5 (Prop_lut5_I2_O)        0.150   114.113 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_5/O
                         net (fo=7, routed)           1.821   115.934    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sel[4]
    SLICE_X53Y20         LUT5 (Prop_lut5_I4_O)        0.326   116.260 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b4/O
                         net (fo=1, routed)           0.000   116.260    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b4_n_0
    SLICE_X53Y20         MUXF7 (Prop_muxf7_I1_O)      0.217   116.477 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.000   116.477    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[4]_inst_i_3_n_0
    SLICE_X53Y20         MUXF8 (Prop_muxf8_I1_O)      0.094   116.571 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.255   118.826    sevenSegmentLEDs_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.712   122.538 r  sevenSegmentLEDs_OBUF[4]_inst/O
                         net (fo=0)                   0.000   122.538    sevenSegmentLEDs[4]
    U5                                                                r  sevenSegmentLEDs[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/serialInterface_inst/debugPtr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.245ns  (logic 6.930ns (34.230%)  route 13.315ns (65.770%))
  Logic Levels:           12  (CARRY4=2 LUT3=3 LUT6=4 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=1600, routed)        1.638     6.175    memoryMapping_inst/serialInterface_inst/CLK
    SLICE_X65Y5          FDCE                                         r  memoryMapping_inst/serialInterface_inst/debugPtr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y5          FDCE (Prop_fdce_C_Q)         0.419     6.594 r  memoryMapping_inst/serialInterface_inst/debugPtr_reg[2]/Q
                         net (fo=6, routed)           0.890     7.484    memoryMapping_inst/serialInterface_inst/debugPtr_reg_n_0_[2]
    SLICE_X64Y4          LUT3 (Prop_lut3_I0_O)        0.325     7.809 r  memoryMapping_inst/serialInterface_inst/tx2_carry_i_6/O
                         net (fo=4, routed)           0.996     8.805    memoryMapping_inst/serialInterface_inst/tx2_carry_i_6_n_0
    SLICE_X64Y5          LUT3 (Prop_lut3_I1_O)        0.328     9.133 r  memoryMapping_inst/serialInterface_inst/tx2_carry_i_2/O
                         net (fo=1, routed)           0.000     9.133    memoryMapping_inst/serialInterface_inst/tx2_carry_i_2_n_0
    SLICE_X64Y5          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     9.388 r  memoryMapping_inst/serialInterface_inst/tx2_carry/O[3]
                         net (fo=3, routed)           0.811    10.199    memoryMapping_inst/serialInterface_inst/PCOUT[3]
    SLICE_X63Y5          LUT3 (Prop_lut3_I1_O)        0.307    10.506 r  memoryMapping_inst/serialInterface_inst/tx1_carry_i_1/O
                         net (fo=1, routed)           0.000    10.506    memoryMapping_inst/serialInterface_inst/tx1_carry_i_1_n_0
    SLICE_X63Y5          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    10.754 r  memoryMapping_inst/serialInterface_inst/tx1_carry/O[3]
                         net (fo=8, routed)           1.904    12.658    memoryMapping_inst/serialInterface_inst/tx1_carry_n_4
    SLICE_X51Y10         MUXF8 (Prop_muxf8_S_O)       0.455    13.113 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_17/O
                         net (fo=1, routed)           1.210    14.322    memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_17_n_0
    SLICE_X61Y8          LUT6 (Prop_lut6_I5_O)        0.316    14.638 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_10/O
                         net (fo=1, routed)           0.000    14.638    memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_10_n_0
    SLICE_X61Y8          MUXF7 (Prop_muxf7_I0_O)      0.212    14.850 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_8/O
                         net (fo=1, routed)           0.436    15.287    memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_8_n_0
    SLICE_X61Y8          LUT6 (Prop_lut6_I0_O)        0.299    15.586 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.404    15.990    memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_5_n_0
    SLICE_X61Y6          LUT6 (Prop_lut6_I3_O)        0.124    16.114 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.151    16.265    memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_2_n_0
    SLICE_X61Y6          LUT6 (Prop_lut6_I0_O)        0.124    16.389 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_1/O
                         net (fo=1, routed)           6.513    22.902    tx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518    26.420 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000    26.420    tx
    A18                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentAnodes[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.768ns  (logic 3.955ns (58.435%)  route 2.813ns (41.565%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=1600, routed)        1.552     6.089    memoryMapping_inst/IO_SevenSegmentDisplay_inst/CLK
    SLICE_X36Y20         FDPE                                         r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y20         FDPE (Prop_fdpe_C_Q)         0.456     6.545 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[1]/Q
                         net (fo=1, routed)           2.813     9.358    sevenSegmentAnodes_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499    12.858 r  sevenSegmentAnodes_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.858    sevenSegmentAnodes[1]
    U4                                                                r  sevenSegmentAnodes[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentAnodes[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.754ns  (logic 3.966ns (58.728%)  route 2.787ns (41.272%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=1600, routed)        1.552     6.089    memoryMapping_inst/IO_SevenSegmentDisplay_inst/CLK
    SLICE_X36Y20         FDPE                                         r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y20         FDPE (Prop_fdpe_C_Q)         0.456     6.545 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[3]/Q
                         net (fo=1, routed)           2.787     9.333    sevenSegmentAnodes_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.510    12.843 r  sevenSegmentAnodes_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.843    sevenSegmentAnodes[3]
    W4                                                                r  sevenSegmentAnodes[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentAnodes[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.109ns  (logic 1.345ns (63.775%)  route 0.764ns (36.225%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=1600, routed)        0.554     1.782    memoryMapping_inst/IO_SevenSegmentDisplay_inst/CLK
    SLICE_X36Y20         FDPE                                         r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y20         FDPE (Prop_fdpe_C_Q)         0.141     1.923 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[0]/Q
                         net (fo=1, routed)           0.764     2.687    sevenSegmentAnodes_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.204     3.891 r  sevenSegmentAnodes_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.891    sevenSegmentAnodes[0]
    U2                                                                r  sevenSegmentAnodes[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentAnodes[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.245ns  (logic 1.352ns (60.245%)  route 0.892ns (39.755%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=1600, routed)        0.554     1.782    memoryMapping_inst/IO_SevenSegmentDisplay_inst/CLK
    SLICE_X36Y20         FDPE                                         r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y20         FDPE (Prop_fdpe_C_Q)         0.141     1.923 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[3]/Q
                         net (fo=1, routed)           0.892     2.816    sevenSegmentAnodes_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.211     4.027 r  sevenSegmentAnodes_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.027    sevenSegmentAnodes[3]
    W4                                                                r  sevenSegmentAnodes[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentAnodes[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.246ns  (logic 1.365ns (60.784%)  route 0.881ns (39.216%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=1600, routed)        0.554     1.782    memoryMapping_inst/IO_SevenSegmentDisplay_inst/CLK
    SLICE_X36Y20         FDPE                                         r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y20         FDPE (Prop_fdpe_C_Q)         0.141     1.923 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[2]/Q
                         net (fo=1, routed)           0.881     2.804    sevenSegmentAnodes_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     4.028 r  sevenSegmentAnodes_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.028    sevenSegmentAnodes[2]
    V4                                                                r  sevenSegmentAnodes[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentAnodes[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.269ns  (logic 1.341ns (59.127%)  route 0.927ns (40.873%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=1600, routed)        0.554     1.782    memoryMapping_inst/IO_SevenSegmentDisplay_inst/CLK
    SLICE_X36Y20         FDPE                                         r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y20         FDPE (Prop_fdpe_C_Q)         0.141     1.923 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[1]/Q
                         net (fo=1, routed)           0.927     2.850    sevenSegmentAnodes_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     4.051 r  sevenSegmentAnodes_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.051    sevenSegmentAnodes[1]
    U4                                                                r  sevenSegmentAnodes[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentLEDs[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.679ns  (logic 1.564ns (58.383%)  route 1.115ns (41.617%))
  Logic Levels:           2  (MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=1600, routed)        0.558     1.786    memoryMapping_inst/IO_SevenSegmentDisplay_inst/CLK
    SLICE_X33Y16         FDCE                                         r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y16         FDCE (Prop_fdce_C_Q)         0.128     1.914 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg[1]/Q
                         net (fo=8, routed)           0.542     2.456    memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg_n_0_[1]
    SLICE_X53Y21         MUXF8 (Prop_muxf8_S_O)       0.133     2.589 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.573     3.162    sevenSegmentLEDs_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.303     4.465 r  sevenSegmentLEDs_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.465    sevenSegmentLEDs[2]
    U8                                                                r  sevenSegmentLEDs[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentLEDs[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.699ns  (logic 1.518ns (56.220%)  route 1.182ns (43.780%))
  Logic Levels:           3  (MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=1600, routed)        0.558     1.786    memoryMapping_inst/IO_SevenSegmentDisplay_inst/CLK
    SLICE_X33Y16         FDCE                                         r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y16         FDCE (Prop_fdce_C_Q)         0.141     1.927 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg[0]/Q
                         net (fo=16, routed)          0.544     2.471    memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg_n_0_[0]
    SLICE_X53Y19         MUXF7 (Prop_muxf7_S_O)       0.085     2.556 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.000     2.556    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[5]_inst_i_3_n_0
    SLICE_X53Y19         MUXF8 (Prop_muxf8_I1_O)      0.019     2.575 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.638     3.213    sevenSegmentLEDs_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.273     4.485 r  sevenSegmentLEDs_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.485    sevenSegmentLEDs[5]
    V5                                                                r  sevenSegmentLEDs[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentLEDs[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.731ns  (logic 1.549ns (56.714%)  route 1.182ns (43.286%))
  Logic Levels:           2  (MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=1600, routed)        0.558     1.786    memoryMapping_inst/IO_SevenSegmentDisplay_inst/CLK
    SLICE_X33Y16         FDCE                                         r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y16         FDCE (Prop_fdce_C_Q)         0.128     1.914 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg[1]/Q
                         net (fo=8, routed)           0.551     2.465    memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg_n_0_[1]
    SLICE_X53Y20         MUXF8 (Prop_muxf8_S_O)       0.133     2.598 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.631     3.229    sevenSegmentLEDs_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.288     4.517 r  sevenSegmentLEDs_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.517    sevenSegmentLEDs[4]
    U5                                                                r  sevenSegmentLEDs[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentLEDs[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.763ns  (logic 1.566ns (56.703%)  route 1.196ns (43.297%))
  Logic Levels:           2  (MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=1600, routed)        0.558     1.786    memoryMapping_inst/IO_SevenSegmentDisplay_inst/CLK
    SLICE_X33Y16         FDCE                                         r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y16         FDCE (Prop_fdce_C_Q)         0.128     1.914 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg[1]/Q
                         net (fo=8, routed)           0.650     2.564    memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg_n_0_[1]
    SLICE_X54Y20         MUXF8 (Prop_muxf8_S_O)       0.134     2.698 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.546     3.244    sevenSegmentLEDs_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.304     4.549 r  sevenSegmentLEDs_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.549    sevenSegmentLEDs[3]
    V8                                                                r  sevenSegmentLEDs[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentLEDs[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.808ns  (logic 1.542ns (54.903%)  route 1.266ns (45.097%))
  Logic Levels:           2  (MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=1600, routed)        0.558     1.786    memoryMapping_inst/IO_SevenSegmentDisplay_inst/CLK
    SLICE_X33Y16         FDCE                                         r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y16         FDCE (Prop_fdce_C_Q)         0.128     1.914 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg[1]/Q
                         net (fo=8, routed)           0.709     2.623    memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg_n_0_[1]
    SLICE_X54Y22         MUXF8 (Prop_muxf8_S_O)       0.134     2.757 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.557     3.315    sevenSegmentLEDs_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.280     4.594 r  sevenSegmentLEDs_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.594    sevenSegmentLEDs[0]
    W7                                                                r  sevenSegmentLEDs[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentLEDs[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.822ns  (logic 1.560ns (55.276%)  route 1.262ns (44.724%))
  Logic Levels:           2  (MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=1600, routed)        0.558     1.786    memoryMapping_inst/IO_SevenSegmentDisplay_inst/CLK
    SLICE_X33Y16         FDCE                                         r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y16         FDCE (Prop_fdce_C_Q)         0.128     1.914 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg[1]/Q
                         net (fo=8, routed)           0.705     2.619    memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg_n_0_[1]
    SLICE_X54Y21         MUXF8 (Prop_muxf8_S_O)       0.134     2.753 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.557     3.310    sevenSegmentLEDs_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.298     4.608 r  sevenSegmentLEDs_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.608    sevenSegmentLEDs[1]
    W6                                                                r  sevenSegmentLEDs[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  internalClk

Max Delay          3221 Endpoints
Min Delay          3221 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            CPU_Core_inst/RegisterFile_inst/registers_reg[9][11]/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.840ns  (logic 1.704ns (12.314%)  route 12.136ns (87.686%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        5.756ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.756ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enableSw_IBUF_inst/O
                         net (fo=1, routed)           2.607     4.064    ClockGenerator/enableSw_IBUF
    SLICE_X65Y4          LUT2 (Prop_lut2_I1_O)        0.124     4.188 r  ClockGenerator/programmingModeShiftReg[0]_i_1/O
                         net (fo=220, routed)         4.570     8.758    CPU_Core_inst/CU/enable
    SLICE_X45Y2          LUT6 (Prop_lut6_I0_O)        0.124     8.882 r  CPU_Core_inst/CU/registers[9][31]_i_1/O
                         net (fo=32, routed)          4.958    13.840    CPU_Core_inst/RegisterFile_inst/registers_reg[9][31]_0[0]
    SLICE_X8Y1           FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[9][11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.305 r  internalClk_BUFG_inst/O
                         net (fo=1600, routed)        1.451     5.756    CPU_Core_inst/RegisterFile_inst/CLK
    SLICE_X8Y1           FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[9][11]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            CPU_Core_inst/RegisterFile_inst/registers_reg[9][5]/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.550ns  (logic 1.704ns (12.577%)  route 11.846ns (87.423%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        5.823ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.823ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enableSw_IBUF_inst/O
                         net (fo=1, routed)           2.607     4.064    ClockGenerator/enableSw_IBUF
    SLICE_X65Y4          LUT2 (Prop_lut2_I1_O)        0.124     4.188 r  ClockGenerator/programmingModeShiftReg[0]_i_1/O
                         net (fo=220, routed)         4.570     8.758    CPU_Core_inst/CU/enable
    SLICE_X45Y2          LUT6 (Prop_lut6_I0_O)        0.124     8.882 r  CPU_Core_inst/CU/registers[9][31]_i_1/O
                         net (fo=32, routed)          4.669    13.550    CPU_Core_inst/RegisterFile_inst/registers_reg[9][31]_0[0]
    SLICE_X7Y2           FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[9][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.305 r  internalClk_BUFG_inst/O
                         net (fo=1600, routed)        1.518     5.823    CPU_Core_inst/RegisterFile_inst/CLK
    SLICE_X7Y2           FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[9][5]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            CPU_Core_inst/RegisterFile_inst/registers_reg[9][7]/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.226ns  (logic 1.704ns (12.885%)  route 11.522ns (87.115%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        5.755ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.755ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enableSw_IBUF_inst/O
                         net (fo=1, routed)           2.607     4.064    ClockGenerator/enableSw_IBUF
    SLICE_X65Y4          LUT2 (Prop_lut2_I1_O)        0.124     4.188 r  ClockGenerator/programmingModeShiftReg[0]_i_1/O
                         net (fo=220, routed)         4.570     8.758    CPU_Core_inst/CU/enable
    SLICE_X45Y2          LUT6 (Prop_lut6_I0_O)        0.124     8.882 r  CPU_Core_inst/CU/registers[9][31]_i_1/O
                         net (fo=32, routed)          4.345    13.226    CPU_Core_inst/RegisterFile_inst/registers_reg[9][31]_0[0]
    SLICE_X9Y4           FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[9][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.305 r  internalClk_BUFG_inst/O
                         net (fo=1600, routed)        1.450     5.755    CPU_Core_inst/RegisterFile_inst/CLK
    SLICE_X9Y4           FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[9][7]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            CPU_Core_inst/RegisterFile_inst/registers_reg[9][17]/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.191ns  (logic 1.704ns (12.919%)  route 11.487ns (87.081%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        5.821ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.821ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enableSw_IBUF_inst/O
                         net (fo=1, routed)           2.607     4.064    ClockGenerator/enableSw_IBUF
    SLICE_X65Y4          LUT2 (Prop_lut2_I1_O)        0.124     4.188 r  ClockGenerator/programmingModeShiftReg[0]_i_1/O
                         net (fo=220, routed)         4.570     8.758    CPU_Core_inst/CU/enable
    SLICE_X45Y2          LUT6 (Prop_lut6_I0_O)        0.124     8.882 r  CPU_Core_inst/CU/registers[9][31]_i_1/O
                         net (fo=32, routed)          4.310    13.191    CPU_Core_inst/RegisterFile_inst/registers_reg[9][31]_0[0]
    SLICE_X7Y7           FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[9][17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.305 r  internalClk_BUFG_inst/O
                         net (fo=1600, routed)        1.516     5.821    CPU_Core_inst/RegisterFile_inst/CLK
    SLICE_X7Y7           FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[9][17]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            CPU_Core_inst/RegisterFile_inst/registers_reg[9][15]/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.524ns  (logic 1.704ns (13.608%)  route 10.819ns (86.392%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        5.754ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.754ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enableSw_IBUF_inst/O
                         net (fo=1, routed)           2.607     4.064    ClockGenerator/enableSw_IBUF
    SLICE_X65Y4          LUT2 (Prop_lut2_I1_O)        0.124     4.188 r  ClockGenerator/programmingModeShiftReg[0]_i_1/O
                         net (fo=220, routed)         4.570     8.758    CPU_Core_inst/CU/enable
    SLICE_X45Y2          LUT6 (Prop_lut6_I0_O)        0.124     8.882 r  CPU_Core_inst/CU/registers[9][31]_i_1/O
                         net (fo=32, routed)          3.642    12.524    CPU_Core_inst/RegisterFile_inst/registers_reg[9][31]_0[0]
    SLICE_X15Y7          FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[9][15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.305 r  internalClk_BUFG_inst/O
                         net (fo=1600, routed)        1.449     5.754    CPU_Core_inst/RegisterFile_inst/CLK
    SLICE_X15Y7          FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[9][15]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            CPU_Core_inst/RegisterFile_inst/registers_reg[2][20]/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.490ns  (logic 1.704ns (13.645%)  route 10.785ns (86.355%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        5.740ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.740ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enableSw_IBUF_inst/O
                         net (fo=1, routed)           2.607     4.064    ClockGenerator/enableSw_IBUF
    SLICE_X65Y4          LUT2 (Prop_lut2_I1_O)        0.124     4.188 r  ClockGenerator/programmingModeShiftReg[0]_i_1/O
                         net (fo=220, routed)         4.586     8.773    CPU_Core_inst/CU/enable
    SLICE_X46Y2          LUT6 (Prop_lut6_I0_O)        0.124     8.897 r  CPU_Core_inst/CU/registers[2][31]_i_1/O
                         net (fo=32, routed)          3.592    12.490    CPU_Core_inst/RegisterFile_inst/registers_reg[2][31]_0[0]
    SLICE_X14Y23         FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[2][20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.305 r  internalClk_BUFG_inst/O
                         net (fo=1600, routed)        1.435     5.740    CPU_Core_inst/RegisterFile_inst/CLK
    SLICE_X14Y23         FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[2][20]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            CPU_Core_inst/RegisterFile_inst/registers_reg[12][17]/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.471ns  (logic 1.704ns (13.665%)  route 10.767ns (86.335%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        5.755ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.755ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enableSw_IBUF_inst/O
                         net (fo=1, routed)           2.607     4.064    ClockGenerator/enableSw_IBUF
    SLICE_X65Y4          LUT2 (Prop_lut2_I1_O)        0.124     4.188 r  ClockGenerator/programmingModeShiftReg[0]_i_1/O
                         net (fo=220, routed)         4.331     8.519    CPU_Core_inst/CU/enable
    SLICE_X45Y1          LUT6 (Prop_lut6_I0_O)        0.124     8.643 r  CPU_Core_inst/CU/registers[12][31]_i_1/O
                         net (fo=32, routed)          3.829    12.471    CPU_Core_inst/RegisterFile_inst/registers_reg[12][31]_0[0]
    SLICE_X9Y6           FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[12][17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.305 r  internalClk_BUFG_inst/O
                         net (fo=1600, routed)        1.450     5.755    CPU_Core_inst/RegisterFile_inst/CLK
    SLICE_X9Y6           FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[12][17]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            CPU_Core_inst/RegisterFile_inst/registers_reg[11][17]/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.447ns  (logic 1.704ns (13.692%)  route 10.743ns (86.308%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        5.822ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.822ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enableSw_IBUF_inst/O
                         net (fo=1, routed)           2.607     4.064    ClockGenerator/enableSw_IBUF
    SLICE_X65Y4          LUT2 (Prop_lut2_I1_O)        0.124     4.188 r  ClockGenerator/programmingModeShiftReg[0]_i_1/O
                         net (fo=220, routed)         4.499     8.687    CPU_Core_inst/CU/enable
    SLICE_X45Y1          LUT6 (Prop_lut6_I0_O)        0.124     8.811 r  CPU_Core_inst/CU/registers[11][31]_i_1/O
                         net (fo=32, routed)          3.636    12.447    CPU_Core_inst/RegisterFile_inst/registers_reg[11][31]_0[0]
    SLICE_X7Y6           FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[11][17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.305 r  internalClk_BUFG_inst/O
                         net (fo=1600, routed)        1.517     5.822    CPU_Core_inst/RegisterFile_inst/CLK
    SLICE_X7Y6           FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[11][17]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            memoryMapping_inst/serialInterfacePrescalerReg_reg[21]/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.297ns  (logic 1.852ns (15.062%)  route 10.445ns (84.938%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        5.754ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.754ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enableSw_IBUF_inst/O
                         net (fo=1, routed)           2.607     4.064    ClockGenerator/enableSw_IBUF
    SLICE_X65Y4          LUT2 (Prop_lut2_I1_O)        0.124     4.188 r  ClockGenerator/programmingModeShiftReg[0]_i_1/O
                         net (fo=220, routed)         3.941     8.129    CPU_Core_inst/ALU_inst/enable
    SLICE_X52Y8          LUT6 (Prop_lut6_I3_O)        0.124     8.253 f  CPU_Core_inst/ALU_inst/PR[9][2]_i_2/O
                         net (fo=8, routed)           1.265     9.518    CPU_Core_inst/ALU_inst/PR[9][2]_i_2_n_0
    SLICE_X60Y4          LUT5 (Prop_lut5_I4_O)        0.148     9.666 r  CPU_Core_inst/ALU_inst/serialInterfacePrescalerReg[31]_i_1/O
                         net (fo=32, routed)          2.631    12.297    memoryMapping_inst/serialInterfacePrescalerReg_reg[31]_1[0]
    SLICE_X56Y12         FDCE                                         r  memoryMapping_inst/serialInterfacePrescalerReg_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.305 r  internalClk_BUFG_inst/O
                         net (fo=1600, routed)        1.449     5.754    memoryMapping_inst/CLK
    SLICE_X56Y12         FDCE                                         r  memoryMapping_inst/serialInterfacePrescalerReg_reg[21]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            CPU_Core_inst/RegisterFile_inst/registers_reg[13][7]/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.265ns  (logic 1.704ns (13.895%)  route 10.560ns (86.105%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        5.822ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.822ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enableSw_IBUF_inst/O
                         net (fo=1, routed)           2.607     4.064    ClockGenerator/enableSw_IBUF
    SLICE_X65Y4          LUT2 (Prop_lut2_I1_O)        0.124     4.188 r  ClockGenerator/programmingModeShiftReg[0]_i_1/O
                         net (fo=220, routed)         4.085     8.272    CPU_Core_inst/CU/enable
    SLICE_X47Y2          LUT6 (Prop_lut6_I0_O)        0.124     8.396 r  CPU_Core_inst/CU/registers[13][31]_i_1/O
                         net (fo=32, routed)          3.868    12.265    CPU_Core_inst/RegisterFile_inst/registers_reg[13][31]_0[0]
    SLICE_X7Y3           FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[13][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.305 r  internalClk_BUFG_inst/O
                         net (fo=1600, routed)        1.517     5.822    CPU_Core_inst/RegisterFile_inst/CLK
    SLICE_X7Y3           FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[13][7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ClockGenerator/mmcm_inst/LOCKED
                            (internal pin)
  Destination:            memoryMapping_inst/debugSignalsReg_reg[920]/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.708ns  (logic 0.045ns (6.357%)  route 0.663ns (93.643%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  ClockGenerator/mmcm_inst/LOCKED
                         net (fo=1, routed)           0.404     0.404    ClockGenerator/locked
    SLICE_X65Y4          LUT2 (Prop_lut2_I0_O)        0.045     0.449 r  ClockGenerator/programmingModeShiftReg[0]_i_1/O
                         net (fo=220, routed)         0.258     0.708    memoryMapping_inst/enable
    SLICE_X63Y7          FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[920]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=1600, routed)        0.865     2.370    memoryMapping_inst/CLK
    SLICE_X63Y7          FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[920]/C

Slack:                    inf
  Source:                 ClockGenerator/mmcm_inst/LOCKED
                            (internal pin)
  Destination:            memoryMapping_inst/debugSignalsReg_reg[877]/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.789ns  (logic 0.045ns (5.703%)  route 0.744ns (94.297%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  ClockGenerator/mmcm_inst/LOCKED
                         net (fo=1, routed)           0.404     0.404    ClockGenerator/locked
    SLICE_X65Y4          LUT2 (Prop_lut2_I0_O)        0.045     0.449 r  ClockGenerator/programmingModeShiftReg[0]_i_1/O
                         net (fo=220, routed)         0.340     0.789    memoryMapping_inst/enable
    SLICE_X60Y7          FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[877]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=1600, routed)        0.863     2.368    memoryMapping_inst/CLK
    SLICE_X60Y7          FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[877]/C

Slack:                    inf
  Source:                 ClockGenerator/mmcm_inst/LOCKED
                            (internal pin)
  Destination:            memoryMapping_inst/debugSignalsReg_reg[883]/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.789ns  (logic 0.045ns (5.703%)  route 0.744ns (94.297%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  ClockGenerator/mmcm_inst/LOCKED
                         net (fo=1, routed)           0.404     0.404    ClockGenerator/locked
    SLICE_X65Y4          LUT2 (Prop_lut2_I0_O)        0.045     0.449 r  ClockGenerator/programmingModeShiftReg[0]_i_1/O
                         net (fo=220, routed)         0.340     0.789    memoryMapping_inst/enable
    SLICE_X60Y7          FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[883]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=1600, routed)        0.863     2.368    memoryMapping_inst/CLK
    SLICE_X60Y7          FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[883]/C

Slack:                    inf
  Source:                 ClockGenerator/mmcm_inst/LOCKED
                            (internal pin)
  Destination:            memoryMapping_inst/debugSignalsReg_reg[890]/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.789ns  (logic 0.045ns (5.703%)  route 0.744ns (94.297%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  ClockGenerator/mmcm_inst/LOCKED
                         net (fo=1, routed)           0.404     0.404    ClockGenerator/locked
    SLICE_X65Y4          LUT2 (Prop_lut2_I0_O)        0.045     0.449 r  ClockGenerator/programmingModeShiftReg[0]_i_1/O
                         net (fo=220, routed)         0.340     0.789    memoryMapping_inst/enable
    SLICE_X60Y7          FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[890]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=1600, routed)        0.863     2.368    memoryMapping_inst/CLK
    SLICE_X60Y7          FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[890]/C

Slack:                    inf
  Source:                 ClockGenerator/mmcm_inst/LOCKED
                            (internal pin)
  Destination:            memoryMapping_inst/debugSignalsReg_reg[909]/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.789ns  (logic 0.045ns (5.703%)  route 0.744ns (94.297%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  ClockGenerator/mmcm_inst/LOCKED
                         net (fo=1, routed)           0.404     0.404    ClockGenerator/locked
    SLICE_X65Y4          LUT2 (Prop_lut2_I0_O)        0.045     0.449 r  ClockGenerator/programmingModeShiftReg[0]_i_1/O
                         net (fo=220, routed)         0.340     0.789    memoryMapping_inst/enable
    SLICE_X60Y7          FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[909]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=1600, routed)        0.863     2.368    memoryMapping_inst/CLK
    SLICE_X60Y7          FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[909]/C

Slack:                    inf
  Source:                 ClockGenerator/mmcm_inst/LOCKED
                            (internal pin)
  Destination:            memoryMapping_inst/debugSignalsReg_reg[910]/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.789ns  (logic 0.045ns (5.703%)  route 0.744ns (94.297%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  ClockGenerator/mmcm_inst/LOCKED
                         net (fo=1, routed)           0.404     0.404    ClockGenerator/locked
    SLICE_X65Y4          LUT2 (Prop_lut2_I0_O)        0.045     0.449 r  ClockGenerator/programmingModeShiftReg[0]_i_1/O
                         net (fo=220, routed)         0.340     0.789    memoryMapping_inst/enable
    SLICE_X60Y7          FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[910]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=1600, routed)        0.863     2.368    memoryMapping_inst/CLK
    SLICE_X60Y7          FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[910]/C

Slack:                    inf
  Source:                 ClockGenerator/mmcm_inst/LOCKED
                            (internal pin)
  Destination:            memoryMapping_inst/debugSignalsReg_reg[911]/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.789ns  (logic 0.045ns (5.703%)  route 0.744ns (94.297%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  ClockGenerator/mmcm_inst/LOCKED
                         net (fo=1, routed)           0.404     0.404    ClockGenerator/locked
    SLICE_X65Y4          LUT2 (Prop_lut2_I0_O)        0.045     0.449 r  ClockGenerator/programmingModeShiftReg[0]_i_1/O
                         net (fo=220, routed)         0.340     0.789    memoryMapping_inst/enable
    SLICE_X60Y7          FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[911]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=1600, routed)        0.863     2.368    memoryMapping_inst/CLK
    SLICE_X60Y7          FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[911]/C

Slack:                    inf
  Source:                 ClockGenerator/mmcm_inst/LOCKED
                            (internal pin)
  Destination:            memoryMapping_inst/debugSignalsReg_reg[913]/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.789ns  (logic 0.045ns (5.703%)  route 0.744ns (94.297%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  ClockGenerator/mmcm_inst/LOCKED
                         net (fo=1, routed)           0.404     0.404    ClockGenerator/locked
    SLICE_X65Y4          LUT2 (Prop_lut2_I0_O)        0.045     0.449 r  ClockGenerator/programmingModeShiftReg[0]_i_1/O
                         net (fo=220, routed)         0.340     0.789    memoryMapping_inst/enable
    SLICE_X60Y7          FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[913]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=1600, routed)        0.863     2.368    memoryMapping_inst/CLK
    SLICE_X60Y7          FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[913]/C

Slack:                    inf
  Source:                 ClockGenerator/mmcm_inst/LOCKED
                            (internal pin)
  Destination:            memoryMapping_inst/debugSignalsReg_reg[892]/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.833ns  (logic 0.045ns (5.402%)  route 0.788ns (94.598%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  ClockGenerator/mmcm_inst/LOCKED
                         net (fo=1, routed)           0.404     0.404    ClockGenerator/locked
    SLICE_X65Y4          LUT2 (Prop_lut2_I0_O)        0.045     0.449 r  ClockGenerator/programmingModeShiftReg[0]_i_1/O
                         net (fo=220, routed)         0.384     0.833    memoryMapping_inst/enable
    SLICE_X59Y8          FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[892]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=1600, routed)        0.863     2.368    memoryMapping_inst/CLK
    SLICE_X59Y8          FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[892]/C

Slack:                    inf
  Source:                 ClockGenerator/mmcm_inst/LOCKED
                            (internal pin)
  Destination:            memoryMapping_inst/serialInterface_inst/receiveRegister_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.837ns  (logic 0.090ns (10.750%)  route 0.747ns (89.250%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  ClockGenerator/mmcm_inst/LOCKED
                         net (fo=1, routed)           0.404     0.404    ClockGenerator/locked
    SLICE_X65Y4          LUT2 (Prop_lut2_I0_O)        0.045     0.449 r  ClockGenerator/programmingModeShiftReg[0]_i_1/O
                         net (fo=220, routed)         0.171     0.620    memoryMapping_inst/serialInterface_inst/enable
    SLICE_X62Y3          LUT6 (Prop_lut6_I4_O)        0.045     0.665 r  memoryMapping_inst/serialInterface_inst/receiveRegister[0]_i_1/O
                         net (fo=1, routed)           0.172     0.837    memoryMapping_inst/serialInterface_inst/receiveRegister[0]_i_1_n_0
    SLICE_X62Y4          FDCE                                         r  memoryMapping_inst/serialInterface_inst/receiveRegister_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=1600, routed)        0.866     2.371    memoryMapping_inst/serialInterface_inst/CLK
    SLICE_X62Y4          FDCE                                         r  memoryMapping_inst/serialInterface_inst/receiveRegister_reg[0]/C





