============================================================
  Generated by:           Genus(TM) Synthesis Solution 22.17-s071_1
  Generated on:           May 09 2025  09:22:42 am
  Module:                 risc_cpu
  Operating conditions:   slow 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (872 ps) Setup Check with Pin ctrl0_skip_next_reg/CK->D
          Group: clk
     Startpoint: (R) reg0_out_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) ctrl0_skip_next_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     218                  
     Required Time:=    4782                  
      Launch Clock:-       0                  
         Data Path:-    3910                  
             Slack:=     872                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  reg0_out_reg[0]/CK    -       -      R     (arrival)    306    -     0     0       0    (-,-) 
  reg0_out_reg[0]/Q     -       CK->Q  R     SDFFRHQX1      5 15.7   249   363     363    (-,-) 
  g4642__5526/CO        -       A->CO  R     ADDHX1         3 10.0   169   262     625    (-,-) 
  g4632__1666/Y         -       B0->Y  F     OAI21X1        1  4.8   206   168     792    (-,-) 
  g4621__2883/Y         -       B->Y   R     NAND2BX1       2  6.9   134   135     928    (-,-) 
  g4481__1881/Y         -       B0->Y  R     OA21X1         1  4.5    90   182    1109    (-,-) 
  g4339__5526/Y         -       B->Y   R     OR2XL          3  9.6   260   198    1307    (-,-) 
  g4334__2398/Y         -       B0->Y  R     OA21X1         1  4.5    90   226    1533    (-,-) 
  g4327__1666/Y         -       B->Y   R     OR2X1          3  9.6   155   151    1684    (-,-) 
  g4324__9945/Y         -       B0->Y  R     OA21X1         1  4.5    90   189    1873    (-,-) 
  g4316__1881/Y         -       B->Y   R     OR2X1          3  9.7   156   152    2025    (-,-) 
  g4314__7098/Y         -       B0->Y  R     OA21X1         1  4.5    90   190    2215    (-,-) 
  g4307__2802/Y         -       B->Y   R     OR2X1          3 10.0   161   154    2369    (-,-) 
  g4305__3680/Y         -       B0->Y  F     OAI21X1        1  4.8   204   165    2534    (-,-) 
  g4297__6260/Y         -       B->Y   R     NAND2BX1       2  7.5   142   139    2672    (-,-) 
  g4294__2398/Y         -       B->Y   F     NOR2BX1        1  4.5   100   100    2772    (-,-) 
  g4288__1666/Y         -       A1N->Y F     AOI2BB1X1      1  4.8   105   160    2933    (-,-) 
  g4286__2883/Y         -       B0->Y  R     AOI31X1        1  4.8   197   131    3063    (-,-) 
  g4283__9315/Y         -       B->Y   F     NAND2X1        2  7.5   272   209    3272    (-,-) 
  g4281__6161/Y         -       B->Y   R     NOR2BX1        1  4.8   187   176    3448    (-,-) 
  g4279__4733/Y         -       C->Y   F     NAND3X1        1  4.7   288   213    3661    (-,-) 
  g4276__7482/Y         -       A2->Y  R     OAI32X1        1  4.5   322   250    3910    (-,-) 
  ctrl0_skip_next_reg/D -       -      R     DFFRX1         1    -     -     0    3910    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 2: MET (1223 ps) Setup Check with Pin ir_reg[7]/CK->D
          Group: clk
     Startpoint: (R) ctrl0_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) ir_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     112                  
     Required Time:=    4888                  
      Launch Clock:-       0                  
         Data Path:-    3665                  
             Slack:=    1223                  

#----------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  ctrl0_state_reg[0]/CK -       -     R     (arrival)    306    -     0     0       0    (-,-) 
  ctrl0_state_reg[0]/Q  -       CK->Q F     DFFRHQX1       6 18.0   309   390     390    (-,-) 
  g2668__4319/Y         -       A->Y  R     NAND2X1        3 10.4   200   201     591    (-,-) 
  g2700__5115/Y         -       B->Y  F     NAND2BX1       5 17.4   578   371     962    (-,-) 
  g2644__2883/Y         -       S0->Y F     MX2X1          8 23.1   398   474    1437    (-,-) 
  g527__2802/Y          -       B->Y  F     AND2XL         8 21.8   662   485    1922    (-,-) 
  g568__6417/Y          -       A->Y  F     AND2X1         8 21.8   371   442    2364    (-,-) 
  g1003__6783/Y         -       A1->Y F     AO22X1         1  4.8   106   286    2649    (-,-) 
  g913__2398/Y          -       C0->Y R     AOI221X1       1  4.8   302   188    2837    (-,-) 
  g872__1881/Y          -       C->Y  F     NAND3X1        1  4.5   291   244    3081    (-,-) 
  g851__2883/Y          -       A->Y  F     OR4X1          2  7.3   172   379    3460    (-,-) 
  g4663__2346/Y         -       B->Y  F     MX2X1          1  4.6   105   205    3665    (-,-) 
  ir_reg[7]/D           -       -     F     DFFSHQX1       1    -     -     0    3665    (-,-) 
#----------------------------------------------------------------------------------------------



Path 3: MET (1272 ps) Setup Check with Pin ir_reg[5]/CK->SI
          Group: clk
     Startpoint: (R) ctrl0_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) ir_reg[5]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     268                  
     Required Time:=    4732                  
      Launch Clock:-       0                  
         Data Path:-    3460                  
             Slack:=    1272                  

#----------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  ctrl0_state_reg[0]/CK -       -     R     (arrival)    306    -     0     0       0    (-,-) 
  ctrl0_state_reg[0]/Q  -       CK->Q F     DFFRHQX1       6 18.0   309   390     390    (-,-) 
  g2668__4319/Y         -       A->Y  R     NAND2X1        3 10.4   200   201     591    (-,-) 
  g2700__5115/Y         -       B->Y  F     NAND2BX1       5 17.4   578   371     962    (-,-) 
  g2644__2883/Y         -       S0->Y F     MX2X1          8 23.1   398   474    1437    (-,-) 
  g527__2802/Y          -       B->Y  F     AND2XL         8 21.8   662   485    1922    (-,-) 
  g568__6417/Y          -       A->Y  F     AND2X1         8 21.8   371   442    2364    (-,-) 
  g924__5122/Y          -       A1->Y F     AO22X1         1  4.8   106   286    2649    (-,-) 
  g904__6161/Y          -       C0->Y R     AOI221X1       1  4.8   302   188    2837    (-,-) 
  g887__6260/Y          -       C->Y  F     NAND3X1        1  4.5   291   244    3081    (-,-) 
  g854__7410/Y          -       A->Y  F     OR4X1          2  7.3   172   379    3460    (-,-) 
  ir_reg[5]/SI          -       -     F     SDFFSXL        2    -     -     0    3460    (-,-) 
#----------------------------------------------------------------------------------------------



Path 4: MET (1367 ps) Setup Check with Pin reg0_out_reg[7]/CK->SI
          Group: clk
     Startpoint: (R) reg0_out_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) reg0_out_reg[7]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     228                  
     Required Time:=    4772                  
      Launch Clock:-       0                  
         Data Path:-    3405                  
             Slack:=    1367                  

#--------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------
  reg0_out_reg[0]/CK -       -      R     (arrival)    306    -     0     0       0    (-,-) 
  reg0_out_reg[0]/Q  -       CK->Q  F     SDFFRHQX1      5 15.7   270   365     365    (-,-) 
  g4642__5526/CO     -       A->CO  F     ADDHX1         3 10.0   179   230     595    (-,-) 
  g4632__1666/Y      -       B0->Y  R     OAI21X1        1  4.8   199   110     705    (-,-) 
  g4621__2883/Y      -       B->Y   F     NAND2BX1       2  6.9   254   200     904    (-,-) 
  g4481__1881/Y      -       B0->Y  F     OA21X1         1  4.5   100   180    1084    (-,-) 
  g4339__5526/Y      -       B->Y   F     OR2XL          3  9.6   301   247    1331    (-,-) 
  g4334__2398/Y      -       B0->Y  F     OA21X1         1  4.5   100   194    1525    (-,-) 
  g4327__1666/Y      -       B->Y   F     OR2X1          3  9.6   177   193    1718    (-,-) 
  g4324__9945/Y      -       B0->Y  F     OA21X1         1  4.5   100   155    1873    (-,-) 
  g4316__1881/Y      -       B->Y   F     OR2X1          3  9.7   179   194    2066    (-,-) 
  g4314__7098/Y      -       B0->Y  F     OA21X1         1  4.5   100   156    2222    (-,-) 
  g4307__2802/Y      -       B->Y   F     OR2X1          3 10.0   184   196    2418    (-,-) 
  g4305__3680/Y      -       B0->Y  R     OAI21X1        1  4.8   201   112    2530    (-,-) 
  g4297__6260/Y      -       B->Y   F     NAND2BX1       2  7.5   273   210    2740    (-,-) 
  g4294__2398/Y      -       B->Y   R     NOR2BX1        1  4.5   178   172    2912    (-,-) 
  g4288__1666/Y      -       A1N->Y R     AOI2BB1X1      1  4.8   185   195    3106    (-,-) 
  g4286__2883/Y      -       B0->Y  F     AOI31X1        1  4.8   314   119    3225    (-,-) 
  g4283__9315/Y      -       B->Y   R     NAND2X1        2  7.5   161   179    3405    (-,-) 
  reg0_out_reg[7]/SI -       -      R     SDFFRHQX1      2    -     -     0    3405    (-,-) 
#--------------------------------------------------------------------------------------------



Path 5: MET (1396 ps) Setup Check with Pin ir_reg[6]/CK->SI
          Group: clk
     Startpoint: (R) ctrl0_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) ir_reg[6]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     143                  
     Required Time:=    4857                  
      Launch Clock:-       0                  
         Data Path:-    3462                  
             Slack:=    1396                  

#----------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  ctrl0_state_reg[0]/CK -       -     R     (arrival)    306    -     0     0       0    (-,-) 
  ctrl0_state_reg[0]/Q  -       CK->Q F     DFFRHQX1       6 18.0   309   390     390    (-,-) 
  g2668__4319/Y         -       A->Y  R     NAND2X1        3 10.4   200   201     591    (-,-) 
  g2700__5115/Y         -       B->Y  F     NAND2BX1       5 17.4   578   371     962    (-,-) 
  g2644__2883/Y         -       S0->Y F     MX2X1          8 23.1   398   474    1437    (-,-) 
  g527__2802/Y          -       B->Y  F     AND2XL         8 21.8   662   485    1922    (-,-) 
  g568__6417/Y          -       A->Y  F     AND2X1         8 21.8   371   442    2364    (-,-) 
  g964__2346/Y          -       A1->Y F     AO22X1         1  4.8   106   286    2649    (-,-) 
  g900__1881/Y          -       C0->Y R     AOI221X1       1  4.8   302   188    2837    (-,-) 
  g866__2802/Y          -       C->Y  F     NAND3X1        1  4.5   291   244    3081    (-,-) 
  g850__9945/Y          -       A->Y  F     OR4X1          2  7.5   176   380    3461    (-,-) 
  ir_reg[6]/SI          -       -     F     SDFFRHQX1      2    -     -     0    3462    (-,-) 
#----------------------------------------------------------------------------------------------



Path 6: MET (1396 ps) Setup Check with Pin ir_reg[4]/CK->SI
          Group: clk
     Startpoint: (R) ctrl0_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) ir_reg[4]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     143                  
     Required Time:=    4857                  
      Launch Clock:-       0                  
         Data Path:-    3462                  
             Slack:=    1396                  

#----------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  ctrl0_state_reg[0]/CK -       -     R     (arrival)    306    -     0     0       0    (-,-) 
  ctrl0_state_reg[0]/Q  -       CK->Q F     DFFRHQX1       6 18.0   309   390     390    (-,-) 
  g2668__4319/Y         -       A->Y  R     NAND2X1        3 10.4   200   201     591    (-,-) 
  g2700__5115/Y         -       B->Y  F     NAND2BX1       5 17.4   578   371     962    (-,-) 
  g2644__2883/Y         -       S0->Y F     MX2X1          8 23.1   398   474    1437    (-,-) 
  g527__2802/Y          -       B->Y  F     AND2XL         8 21.8   662   485    1922    (-,-) 
  g568__6417/Y          -       A->Y  F     AND2X1         8 21.8   371   442    2364    (-,-) 
  g975__6783/Y          -       A1->Y F     AO22X1         1  4.8   106   286    2649    (-,-) 
  g889__8428/Y          -       C0->Y R     AOI221X1       1  4.8   302   188    2837    (-,-) 
  g871__6131/Y          -       C->Y  F     NAND3X1        1  4.5   291   244    3081    (-,-) 
  g849__9315/Y          -       A->Y  F     OR4X1          2  7.5   176   380    3461    (-,-) 
  ir_reg[4]/SI          -       -     F     SDFFRHQX1      2    -     -     0    3462    (-,-) 
#----------------------------------------------------------------------------------------------



Path 7: MET (1396 ps) Setup Check with Pin ir_reg[3]/CK->SI
          Group: clk
     Startpoint: (R) ctrl0_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) ir_reg[3]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     143                  
     Required Time:=    4857                  
      Launch Clock:-       0                  
         Data Path:-    3462                  
             Slack:=    1396                  

#----------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  ctrl0_state_reg[0]/CK -       -     R     (arrival)    306    -     0     0       0    (-,-) 
  ctrl0_state_reg[0]/Q  -       CK->Q F     DFFRHQX1       6 18.0   309   390     390    (-,-) 
  g2668__4319/Y         -       A->Y  R     NAND2X1        3 10.4   200   201     591    (-,-) 
  g2700__5115/Y         -       B->Y  F     NAND2BX1       5 17.4   578   371     962    (-,-) 
  g2644__2883/Y         -       S0->Y F     MX2X1          8 23.1   398   474    1437    (-,-) 
  g527__2802/Y          -       B->Y  F     AND2XL         8 21.8   662   485    1922    (-,-) 
  g568__6417/Y          -       A->Y  F     AND2X1         8 21.8   371   442    2364    (-,-) 
  g1005__1617/Y         -       A1->Y F     AO22X1         1  4.8   106   286    2649    (-,-) 
  g916__4319/Y          -       C0->Y R     AOI221X1       1  4.8   302   188    2837    (-,-) 
  g883__6417/Y          -       C->Y  F     NAND3X1        1  4.5   291   244    3081    (-,-) 
  g853__1666/Y          -       A->Y  F     OR4X1          2  7.5   176   380    3461    (-,-) 
  ir_reg[3]/SI          -       -     F     SDFFRHQX1      2    -     -     0    3462    (-,-) 
#----------------------------------------------------------------------------------------------



Path 8: MET (1396 ps) Setup Check with Pin ir_reg[2]/CK->SI
          Group: clk
     Startpoint: (R) ctrl0_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) ir_reg[2]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     143                  
     Required Time:=    4857                  
      Launch Clock:-       0                  
         Data Path:-    3462                  
             Slack:=    1396                  

#----------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  ctrl0_state_reg[0]/CK -       -     R     (arrival)    306    -     0     0       0    (-,-) 
  ctrl0_state_reg[0]/Q  -       CK->Q F     DFFRHQX1       6 18.0   309   390     390    (-,-) 
  g2668__4319/Y         -       A->Y  R     NAND2X1        3 10.4   200   201     591    (-,-) 
  g2700__5115/Y         -       B->Y  F     NAND2BX1       5 17.4   578   371     962    (-,-) 
  g2644__2883/Y         -       S0->Y F     MX2X1          8 23.1   398   474    1437    (-,-) 
  g527__2802/Y          -       B->Y  F     AND2XL         8 21.8   662   485    1922    (-,-) 
  g568__6417/Y          -       A->Y  F     AND2X1         8 21.8   371   442    2364    (-,-) 
  g931__4733/Y          -       A1->Y F     AO22X1         1  4.8   106   286    2649    (-,-) 
  g891__6783/Y          -       C0->Y R     AOI221X1       1  4.8   302   188    2837    (-,-) 
  g860__4319/Y          -       C->Y  F     NAND3X1        1  4.5   291   244    3081    (-,-) 
  g856__5477/Y          -       A->Y  F     OR4X1          2  7.5   176   380    3461    (-,-) 
  ir_reg[2]/SI          -       -     F     SDFFRHQX1      2    -     -     0    3462    (-,-) 
#----------------------------------------------------------------------------------------------



Path 9: MET (1396 ps) Setup Check with Pin ir_reg[1]/CK->SI
          Group: clk
     Startpoint: (R) ctrl0_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) ir_reg[1]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     143                  
     Required Time:=    4857                  
      Launch Clock:-       0                  
         Data Path:-    3462                  
             Slack:=    1396                  

#----------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  ctrl0_state_reg[0]/CK -       -     R     (arrival)    306    -     0     0       0    (-,-) 
  ctrl0_state_reg[0]/Q  -       CK->Q F     DFFRHQX1       6 18.0   309   390     390    (-,-) 
  g2668__4319/Y         -       A->Y  R     NAND2X1        3 10.4   200   201     591    (-,-) 
  g2700__5115/Y         -       B->Y  F     NAND2BX1       5 17.4   578   371     962    (-,-) 
  g2644__2883/Y         -       S0->Y F     MX2X1          8 23.1   398   474    1437    (-,-) 
  g527__2802/Y          -       B->Y  F     AND2XL         8 21.8   662   485    1922    (-,-) 
  g568__6417/Y          -       A->Y  F     AND2X1         8 21.8   371   442    2364    (-,-) 
  g955__6131/Y          -       A1->Y F     AO22X1         1  4.8   106   286    2649    (-,-) 
  g899__6131/Y          -       C0->Y R     AOI221X1       1  4.8   302   188    2837    (-,-) 
  g867__1705/Y          -       C->Y  F     NAND3X1        1  4.5   291   244    3081    (-,-) 
  g852__2346/Y          -       A->Y  F     OR4X1          2  7.5   176   380    3461    (-,-) 
  ir_reg[1]/SI          -       -     F     SDFFRHQX1      2    -     -     0    3462    (-,-) 
#----------------------------------------------------------------------------------------------



Path 10: MET (1396 ps) Setup Check with Pin ir_reg[0]/CK->SI
          Group: clk
     Startpoint: (R) ctrl0_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) ir_reg[0]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     143                  
     Required Time:=    4857                  
      Launch Clock:-       0                  
         Data Path:-    3462                  
             Slack:=    1396                  

#----------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  ctrl0_state_reg[0]/CK -       -     R     (arrival)    306    -     0     0       0    (-,-) 
  ctrl0_state_reg[0]/Q  -       CK->Q F     DFFRHQX1       6 18.0   309   390     390    (-,-) 
  g2668__4319/Y         -       A->Y  R     NAND2X1        3 10.4   200   201     591    (-,-) 
  g2700__5115/Y         -       B->Y  F     NAND2BX1       5 17.4   578   371     962    (-,-) 
  g2644__2883/Y         -       S0->Y F     MX2X1          8 23.1   398   474    1437    (-,-) 
  g527__2802/Y          -       B->Y  F     AND2XL         8 21.8   662   485    1922    (-,-) 
  g568__6417/Y          -       A->Y  F     AND2X1         8 21.8   371   442    2364    (-,-) 
  g977__1617/Y          -       A1->Y F     AO22X1         1  4.8   106   286    2649    (-,-) 
  g907__2883/Y          -       C0->Y R     AOI221X1       1  4.8   302   188    2837    (-,-) 
  g875__4733/Y          -       C->Y  F     NAND3X1        1  4.5   291   244    3081    (-,-) 
  g855__6417/Y          -       A->Y  F     OR4X1          2  7.5   176   380    3461    (-,-) 
  ir_reg[0]/SI          -       -     F     SDFFRHQX1      2    -     -     0    3462    (-,-) 
#----------------------------------------------------------------------------------------------



Path 11: MET (1396 ps) Setup Check with Pin data_reg_reg[6]/CK->SI
          Group: clk
     Startpoint: (R) ctrl0_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) data_reg_reg[6]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     143                  
     Required Time:=    4857                  
      Launch Clock:-       0                  
         Data Path:-    3462                  
             Slack:=    1396                  

#----------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  ctrl0_state_reg[0]/CK -       -     R     (arrival)    306    -     0     0       0    (-,-) 
  ctrl0_state_reg[0]/Q  -       CK->Q F     DFFRHQX1       6 18.0   309   390     390    (-,-) 
  g2668__4319/Y         -       A->Y  R     NAND2X1        3 10.4   200   201     591    (-,-) 
  g2700__5115/Y         -       B->Y  F     NAND2BX1       5 17.4   578   371     962    (-,-) 
  g2644__2883/Y         -       S0->Y F     MX2X1          8 23.1   398   474    1437    (-,-) 
  g527__2802/Y          -       B->Y  F     AND2XL         8 21.8   662   485    1922    (-,-) 
  g568__6417/Y          -       A->Y  F     AND2X1         8 21.8   371   442    2364    (-,-) 
  g964__2346/Y          -       A1->Y F     AO22X1         1  4.8   106   286    2649    (-,-) 
  g900__1881/Y          -       C0->Y R     AOI221X1       1  4.8   302   188    2837    (-,-) 
  g866__2802/Y          -       C->Y  F     NAND3X1        1  4.5   291   244    3081    (-,-) 
  g850__9945/Y          -       A->Y  F     OR4X1          2  7.5   176   380    3461    (-,-) 
  data_reg_reg[6]/SI    -       -     F     SDFFRHQX1      2    -     -     0    3462    (-,-) 
#----------------------------------------------------------------------------------------------



Path 12: MET (1396 ps) Setup Check with Pin data_reg_reg[4]/CK->SI
          Group: clk
     Startpoint: (R) ctrl0_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) data_reg_reg[4]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     143                  
     Required Time:=    4857                  
      Launch Clock:-       0                  
         Data Path:-    3462                  
             Slack:=    1396                  

#----------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  ctrl0_state_reg[0]/CK -       -     R     (arrival)    306    -     0     0       0    (-,-) 
  ctrl0_state_reg[0]/Q  -       CK->Q F     DFFRHQX1       6 18.0   309   390     390    (-,-) 
  g2668__4319/Y         -       A->Y  R     NAND2X1        3 10.4   200   201     591    (-,-) 
  g2700__5115/Y         -       B->Y  F     NAND2BX1       5 17.4   578   371     962    (-,-) 
  g2644__2883/Y         -       S0->Y F     MX2X1          8 23.1   398   474    1437    (-,-) 
  g527__2802/Y          -       B->Y  F     AND2XL         8 21.8   662   485    1922    (-,-) 
  g568__6417/Y          -       A->Y  F     AND2X1         8 21.8   371   442    2364    (-,-) 
  g975__6783/Y          -       A1->Y F     AO22X1         1  4.8   106   286    2649    (-,-) 
  g889__8428/Y          -       C0->Y R     AOI221X1       1  4.8   302   188    2837    (-,-) 
  g871__6131/Y          -       C->Y  F     NAND3X1        1  4.5   291   244    3081    (-,-) 
  g849__9315/Y          -       A->Y  F     OR4X1          2  7.5   176   380    3461    (-,-) 
  data_reg_reg[4]/SI    -       -     F     SDFFRHQX1      2    -     -     0    3462    (-,-) 
#----------------------------------------------------------------------------------------------



Path 13: MET (1396 ps) Setup Check with Pin data_reg_reg[3]/CK->SI
          Group: clk
     Startpoint: (R) ctrl0_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) data_reg_reg[3]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     143                  
     Required Time:=    4857                  
      Launch Clock:-       0                  
         Data Path:-    3462                  
             Slack:=    1396                  

#----------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  ctrl0_state_reg[0]/CK -       -     R     (arrival)    306    -     0     0       0    (-,-) 
  ctrl0_state_reg[0]/Q  -       CK->Q F     DFFRHQX1       6 18.0   309   390     390    (-,-) 
  g2668__4319/Y         -       A->Y  R     NAND2X1        3 10.4   200   201     591    (-,-) 
  g2700__5115/Y         -       B->Y  F     NAND2BX1       5 17.4   578   371     962    (-,-) 
  g2644__2883/Y         -       S0->Y F     MX2X1          8 23.1   398   474    1437    (-,-) 
  g527__2802/Y          -       B->Y  F     AND2XL         8 21.8   662   485    1922    (-,-) 
  g568__6417/Y          -       A->Y  F     AND2X1         8 21.8   371   442    2364    (-,-) 
  g1005__1617/Y         -       A1->Y F     AO22X1         1  4.8   106   286    2649    (-,-) 
  g916__4319/Y          -       C0->Y R     AOI221X1       1  4.8   302   188    2837    (-,-) 
  g883__6417/Y          -       C->Y  F     NAND3X1        1  4.5   291   244    3081    (-,-) 
  g853__1666/Y          -       A->Y  F     OR4X1          2  7.5   176   380    3461    (-,-) 
  data_reg_reg[3]/SI    -       -     F     SDFFRHQX1      2    -     -     0    3462    (-,-) 
#----------------------------------------------------------------------------------------------



Path 14: MET (1396 ps) Setup Check with Pin data_reg_reg[2]/CK->SI
          Group: clk
     Startpoint: (R) ctrl0_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) data_reg_reg[2]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     143                  
     Required Time:=    4857                  
      Launch Clock:-       0                  
         Data Path:-    3462                  
             Slack:=    1396                  

#----------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  ctrl0_state_reg[0]/CK -       -     R     (arrival)    306    -     0     0       0    (-,-) 
  ctrl0_state_reg[0]/Q  -       CK->Q F     DFFRHQX1       6 18.0   309   390     390    (-,-) 
  g2668__4319/Y         -       A->Y  R     NAND2X1        3 10.4   200   201     591    (-,-) 
  g2700__5115/Y         -       B->Y  F     NAND2BX1       5 17.4   578   371     962    (-,-) 
  g2644__2883/Y         -       S0->Y F     MX2X1          8 23.1   398   474    1437    (-,-) 
  g527__2802/Y          -       B->Y  F     AND2XL         8 21.8   662   485    1922    (-,-) 
  g568__6417/Y          -       A->Y  F     AND2X1         8 21.8   371   442    2364    (-,-) 
  g931__4733/Y          -       A1->Y F     AO22X1         1  4.8   106   286    2649    (-,-) 
  g891__6783/Y          -       C0->Y R     AOI221X1       1  4.8   302   188    2837    (-,-) 
  g860__4319/Y          -       C->Y  F     NAND3X1        1  4.5   291   244    3081    (-,-) 
  g856__5477/Y          -       A->Y  F     OR4X1          2  7.5   176   380    3461    (-,-) 
  data_reg_reg[2]/SI    -       -     F     SDFFRHQX1      2    -     -     0    3462    (-,-) 
#----------------------------------------------------------------------------------------------



Path 15: MET (1396 ps) Setup Check with Pin data_reg_reg[1]/CK->SI
          Group: clk
     Startpoint: (R) ctrl0_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) data_reg_reg[1]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     143                  
     Required Time:=    4857                  
      Launch Clock:-       0                  
         Data Path:-    3462                  
             Slack:=    1396                  

#----------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  ctrl0_state_reg[0]/CK -       -     R     (arrival)    306    -     0     0       0    (-,-) 
  ctrl0_state_reg[0]/Q  -       CK->Q F     DFFRHQX1       6 18.0   309   390     390    (-,-) 
  g2668__4319/Y         -       A->Y  R     NAND2X1        3 10.4   200   201     591    (-,-) 
  g2700__5115/Y         -       B->Y  F     NAND2BX1       5 17.4   578   371     962    (-,-) 
  g2644__2883/Y         -       S0->Y F     MX2X1          8 23.1   398   474    1437    (-,-) 
  g527__2802/Y          -       B->Y  F     AND2XL         8 21.8   662   485    1922    (-,-) 
  g568__6417/Y          -       A->Y  F     AND2X1         8 21.8   371   442    2364    (-,-) 
  g955__6131/Y          -       A1->Y F     AO22X1         1  4.8   106   286    2649    (-,-) 
  g899__6131/Y          -       C0->Y R     AOI221X1       1  4.8   302   188    2837    (-,-) 
  g867__1705/Y          -       C->Y  F     NAND3X1        1  4.5   291   244    3081    (-,-) 
  g852__2346/Y          -       A->Y  F     OR4X1          2  7.5   176   380    3461    (-,-) 
  data_reg_reg[1]/SI    -       -     F     SDFFRHQX1      2    -     -     0    3462    (-,-) 
#----------------------------------------------------------------------------------------------



Path 16: MET (1396 ps) Setup Check with Pin data_reg_reg[0]/CK->SI
          Group: clk
     Startpoint: (R) ctrl0_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) data_reg_reg[0]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     143                  
     Required Time:=    4857                  
      Launch Clock:-       0                  
         Data Path:-    3462                  
             Slack:=    1396                  

#----------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  ctrl0_state_reg[0]/CK -       -     R     (arrival)    306    -     0     0       0    (-,-) 
  ctrl0_state_reg[0]/Q  -       CK->Q F     DFFRHQX1       6 18.0   309   390     390    (-,-) 
  g2668__4319/Y         -       A->Y  R     NAND2X1        3 10.4   200   201     591    (-,-) 
  g2700__5115/Y         -       B->Y  F     NAND2BX1       5 17.4   578   371     962    (-,-) 
  g2644__2883/Y         -       S0->Y F     MX2X1          8 23.1   398   474    1437    (-,-) 
  g527__2802/Y          -       B->Y  F     AND2XL         8 21.8   662   485    1922    (-,-) 
  g568__6417/Y          -       A->Y  F     AND2X1         8 21.8   371   442    2364    (-,-) 
  g977__1617/Y          -       A1->Y F     AO22X1         1  4.8   106   286    2649    (-,-) 
  g907__2883/Y          -       C0->Y R     AOI221X1       1  4.8   302   188    2837    (-,-) 
  g875__4733/Y          -       C->Y  F     NAND3X1        1  4.5   291   244    3081    (-,-) 
  g855__6417/Y          -       A->Y  F     OR4X1          2  7.5   176   380    3461    (-,-) 
  data_reg_reg[0]/SI    -       -     F     SDFFRHQX1      2    -     -     0    3462    (-,-) 
#----------------------------------------------------------------------------------------------



Path 17: MET (1398 ps) Setup Check with Pin data_reg_reg[7]/CK->SI
          Group: clk
     Startpoint: (R) ctrl0_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) data_reg_reg[7]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     142                  
     Required Time:=    4858                  
      Launch Clock:-       0                  
         Data Path:-    3460                  
             Slack:=    1398                  

#----------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  ctrl0_state_reg[0]/CK -       -     R     (arrival)    306    -     0     0       0    (-,-) 
  ctrl0_state_reg[0]/Q  -       CK->Q F     DFFRHQX1       6 18.0   309   390     390    (-,-) 
  g2668__4319/Y         -       A->Y  R     NAND2X1        3 10.4   200   201     591    (-,-) 
  g2700__5115/Y         -       B->Y  F     NAND2BX1       5 17.4   578   371     962    (-,-) 
  g2644__2883/Y         -       S0->Y F     MX2X1          8 23.1   398   474    1437    (-,-) 
  g527__2802/Y          -       B->Y  F     AND2XL         8 21.8   662   485    1922    (-,-) 
  g568__6417/Y          -       A->Y  F     AND2X1         8 21.8   371   442    2364    (-,-) 
  g1003__6783/Y         -       A1->Y F     AO22X1         1  4.8   106   286    2649    (-,-) 
  g913__2398/Y          -       C0->Y R     AOI221X1       1  4.8   302   188    2837    (-,-) 
  g872__1881/Y          -       C->Y  F     NAND3X1        1  4.5   291   244    3081    (-,-) 
  g851__2883/Y          -       A->Y  F     OR4X1          2  7.3   172   379    3460    (-,-) 
  data_reg_reg[7]/SI    -       -     F     SDFFRHQX1      2    -     -     0    3460    (-,-) 
#----------------------------------------------------------------------------------------------



Path 18: MET (1398 ps) Setup Check with Pin data_reg_reg[5]/CK->SI
          Group: clk
     Startpoint: (R) ctrl0_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) data_reg_reg[5]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     142                  
     Required Time:=    4858                  
      Launch Clock:-       0                  
         Data Path:-    3460                  
             Slack:=    1398                  

#----------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  ctrl0_state_reg[0]/CK -       -     R     (arrival)    306    -     0     0       0    (-,-) 
  ctrl0_state_reg[0]/Q  -       CK->Q F     DFFRHQX1       6 18.0   309   390     390    (-,-) 
  g2668__4319/Y         -       A->Y  R     NAND2X1        3 10.4   200   201     591    (-,-) 
  g2700__5115/Y         -       B->Y  F     NAND2BX1       5 17.4   578   371     962    (-,-) 
  g2644__2883/Y         -       S0->Y F     MX2X1          8 23.1   398   474    1437    (-,-) 
  g527__2802/Y          -       B->Y  F     AND2XL         8 21.8   662   485    1922    (-,-) 
  g568__6417/Y          -       A->Y  F     AND2X1         8 21.8   371   442    2364    (-,-) 
  g924__5122/Y          -       A1->Y F     AO22X1         1  4.8   106   286    2649    (-,-) 
  g904__6161/Y          -       C0->Y R     AOI221X1       1  4.8   302   188    2837    (-,-) 
  g887__6260/Y          -       C->Y  F     NAND3X1        1  4.5   291   244    3081    (-,-) 
  g854__7410/Y          -       A->Y  F     OR4X1          2  7.3   172   379    3460    (-,-) 
  data_reg_reg[5]/SI    -       -     F     SDFFRHQX1      2    -     -     0    3460    (-,-) 
#----------------------------------------------------------------------------------------------



Path 19: MET (1458 ps) Setup Check with Pin mem0_mem_reg[24][7]/CK->SE
          Group: clk
     Startpoint: (R) ir_reg[5]/CK
          Clock: (R) clk
       Endpoint: (F) mem0_mem_reg[24][7]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     447                  
     Required Time:=    4553                  
      Launch Clock:-       0                  
         Data Path:-    3095                  
             Slack:=    1458                  

#-----------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  ir_reg[5]/CK           -       -     R     (arrival)    306    -     0     0       0    (-,-) 
  ir_reg[5]/Q            -       CK->Q F     SDFFSXL       14 37.8  1128   821     821    (-,-) 
  g2651__6417/Y          -       A->Y  R     NOR2X1         1  4.5   233   435    1256    (-,-) 
  g2690__7098/Y          -       B->Y  R     AND2X1         9 24.5   376   350    1606    (-,-) 
  g2688/Y                -       A->Y  F     INVX1          2  7.1   173   208    1814    (-,-) 
  g4961__6131/Y          -       A->Y  R     NOR2X1         4 13.0   417   271    2085    (-,-) 
  g4925__6260/Y          -       B->Y  F     NAND2BX1       4 12.8   449   368    2453    (-,-) 
  g4941__1617/Y          -       AN->Y F     NAND2BX1       8 27.4   892   642    3095    (-,-) 
  mem0_mem_reg[24][7]/SE -       -     F     SDFFQX1        8    -     -     0    3095    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 20: MET (1458 ps) Setup Check with Pin mem0_mem_reg[24][6]/CK->SE
          Group: clk
     Startpoint: (R) ir_reg[5]/CK
          Clock: (R) clk
       Endpoint: (F) mem0_mem_reg[24][6]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     447                  
     Required Time:=    4553                  
      Launch Clock:-       0                  
         Data Path:-    3095                  
             Slack:=    1458                  

#-----------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  ir_reg[5]/CK           -       -     R     (arrival)    306    -     0     0       0    (-,-) 
  ir_reg[5]/Q            -       CK->Q F     SDFFSXL       14 37.8  1128   821     821    (-,-) 
  g2651__6417/Y          -       A->Y  R     NOR2X1         1  4.5   233   435    1256    (-,-) 
  g2690__7098/Y          -       B->Y  R     AND2X1         9 24.5   376   350    1606    (-,-) 
  g2688/Y                -       A->Y  F     INVX1          2  7.1   173   208    1814    (-,-) 
  g4961__6131/Y          -       A->Y  R     NOR2X1         4 13.0   417   271    2085    (-,-) 
  g4925__6260/Y          -       B->Y  F     NAND2BX1       4 12.8   449   368    2453    (-,-) 
  g4941__1617/Y          -       AN->Y F     NAND2BX1       8 27.4   892   642    3095    (-,-) 
  mem0_mem_reg[24][6]/SE -       -     F     SDFFQX1        8    -     -     0    3095    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 21: MET (1458 ps) Setup Check with Pin mem0_mem_reg[24][5]/CK->SE
          Group: clk
     Startpoint: (R) ir_reg[5]/CK
          Clock: (R) clk
       Endpoint: (F) mem0_mem_reg[24][5]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     447                  
     Required Time:=    4553                  
      Launch Clock:-       0                  
         Data Path:-    3095                  
             Slack:=    1458                  

#-----------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  ir_reg[5]/CK           -       -     R     (arrival)    306    -     0     0       0    (-,-) 
  ir_reg[5]/Q            -       CK->Q F     SDFFSXL       14 37.8  1128   821     821    (-,-) 
  g2651__6417/Y          -       A->Y  R     NOR2X1         1  4.5   233   435    1256    (-,-) 
  g2690__7098/Y          -       B->Y  R     AND2X1         9 24.5   376   350    1606    (-,-) 
  g2688/Y                -       A->Y  F     INVX1          2  7.1   173   208    1814    (-,-) 
  g4961__6131/Y          -       A->Y  R     NOR2X1         4 13.0   417   271    2085    (-,-) 
  g4925__6260/Y          -       B->Y  F     NAND2BX1       4 12.8   449   368    2453    (-,-) 
  g4941__1617/Y          -       AN->Y F     NAND2BX1       8 27.4   892   642    3095    (-,-) 
  mem0_mem_reg[24][5]/SE -       -     F     SDFFQX1        8    -     -     0    3095    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 22: MET (1458 ps) Setup Check with Pin mem0_mem_reg[24][4]/CK->SE
          Group: clk
     Startpoint: (R) ir_reg[5]/CK
          Clock: (R) clk
       Endpoint: (F) mem0_mem_reg[24][4]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     447                  
     Required Time:=    4553                  
      Launch Clock:-       0                  
         Data Path:-    3095                  
             Slack:=    1458                  

#-----------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  ir_reg[5]/CK           -       -     R     (arrival)    306    -     0     0       0    (-,-) 
  ir_reg[5]/Q            -       CK->Q F     SDFFSXL       14 37.8  1128   821     821    (-,-) 
  g2651__6417/Y          -       A->Y  R     NOR2X1         1  4.5   233   435    1256    (-,-) 
  g2690__7098/Y          -       B->Y  R     AND2X1         9 24.5   376   350    1606    (-,-) 
  g2688/Y                -       A->Y  F     INVX1          2  7.1   173   208    1814    (-,-) 
  g4961__6131/Y          -       A->Y  R     NOR2X1         4 13.0   417   271    2085    (-,-) 
  g4925__6260/Y          -       B->Y  F     NAND2BX1       4 12.8   449   368    2453    (-,-) 
  g4941__1617/Y          -       AN->Y F     NAND2BX1       8 27.4   892   642    3095    (-,-) 
  mem0_mem_reg[24][4]/SE -       -     F     SDFFQX1        8    -     -     0    3095    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 23: MET (1458 ps) Setup Check with Pin mem0_mem_reg[24][3]/CK->SE
          Group: clk
     Startpoint: (R) ir_reg[5]/CK
          Clock: (R) clk
       Endpoint: (F) mem0_mem_reg[24][3]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     447                  
     Required Time:=    4553                  
      Launch Clock:-       0                  
         Data Path:-    3095                  
             Slack:=    1458                  

#-----------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  ir_reg[5]/CK           -       -     R     (arrival)    306    -     0     0       0    (-,-) 
  ir_reg[5]/Q            -       CK->Q F     SDFFSXL       14 37.8  1128   821     821    (-,-) 
  g2651__6417/Y          -       A->Y  R     NOR2X1         1  4.5   233   435    1256    (-,-) 
  g2690__7098/Y          -       B->Y  R     AND2X1         9 24.5   376   350    1606    (-,-) 
  g2688/Y                -       A->Y  F     INVX1          2  7.1   173   208    1814    (-,-) 
  g4961__6131/Y          -       A->Y  R     NOR2X1         4 13.0   417   271    2085    (-,-) 
  g4925__6260/Y          -       B->Y  F     NAND2BX1       4 12.8   449   368    2453    (-,-) 
  g4941__1617/Y          -       AN->Y F     NAND2BX1       8 27.4   892   642    3095    (-,-) 
  mem0_mem_reg[24][3]/SE -       -     F     SDFFQX1        8    -     -     0    3095    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 24: MET (1458 ps) Setup Check with Pin mem0_mem_reg[24][2]/CK->SE
          Group: clk
     Startpoint: (R) ir_reg[5]/CK
          Clock: (R) clk
       Endpoint: (F) mem0_mem_reg[24][2]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     447                  
     Required Time:=    4553                  
      Launch Clock:-       0                  
         Data Path:-    3095                  
             Slack:=    1458                  

#-----------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  ir_reg[5]/CK           -       -     R     (arrival)    306    -     0     0       0    (-,-) 
  ir_reg[5]/Q            -       CK->Q F     SDFFSXL       14 37.8  1128   821     821    (-,-) 
  g2651__6417/Y          -       A->Y  R     NOR2X1         1  4.5   233   435    1256    (-,-) 
  g2690__7098/Y          -       B->Y  R     AND2X1         9 24.5   376   350    1606    (-,-) 
  g2688/Y                -       A->Y  F     INVX1          2  7.1   173   208    1814    (-,-) 
  g4961__6131/Y          -       A->Y  R     NOR2X1         4 13.0   417   271    2085    (-,-) 
  g4925__6260/Y          -       B->Y  F     NAND2BX1       4 12.8   449   368    2453    (-,-) 
  g4941__1617/Y          -       AN->Y F     NAND2BX1       8 27.4   892   642    3095    (-,-) 
  mem0_mem_reg[24][2]/SE -       -     F     SDFFQX1        8    -     -     0    3095    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 25: MET (1458 ps) Setup Check with Pin mem0_mem_reg[24][1]/CK->SE
          Group: clk
     Startpoint: (R) ir_reg[5]/CK
          Clock: (R) clk
       Endpoint: (F) mem0_mem_reg[24][1]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     447                  
     Required Time:=    4553                  
      Launch Clock:-       0                  
         Data Path:-    3095                  
             Slack:=    1458                  

#-----------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  ir_reg[5]/CK           -       -     R     (arrival)    306    -     0     0       0    (-,-) 
  ir_reg[5]/Q            -       CK->Q F     SDFFSXL       14 37.8  1128   821     821    (-,-) 
  g2651__6417/Y          -       A->Y  R     NOR2X1         1  4.5   233   435    1256    (-,-) 
  g2690__7098/Y          -       B->Y  R     AND2X1         9 24.5   376   350    1606    (-,-) 
  g2688/Y                -       A->Y  F     INVX1          2  7.1   173   208    1814    (-,-) 
  g4961__6131/Y          -       A->Y  R     NOR2X1         4 13.0   417   271    2085    (-,-) 
  g4925__6260/Y          -       B->Y  F     NAND2BX1       4 12.8   449   368    2453    (-,-) 
  g4941__1617/Y          -       AN->Y F     NAND2BX1       8 27.4   892   642    3095    (-,-) 
  mem0_mem_reg[24][1]/SE -       -     F     SDFFQX1        8    -     -     0    3095    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 26: MET (1458 ps) Setup Check with Pin mem0_mem_reg[24][0]/CK->SE
          Group: clk
     Startpoint: (R) ir_reg[5]/CK
          Clock: (R) clk
       Endpoint: (F) mem0_mem_reg[24][0]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     447                  
     Required Time:=    4553                  
      Launch Clock:-       0                  
         Data Path:-    3095                  
             Slack:=    1458                  

#-----------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  ir_reg[5]/CK           -       -     R     (arrival)    306    -     0     0       0    (-,-) 
  ir_reg[5]/Q            -       CK->Q F     SDFFSXL       14 37.8  1128   821     821    (-,-) 
  g2651__6417/Y          -       A->Y  R     NOR2X1         1  4.5   233   435    1256    (-,-) 
  g2690__7098/Y          -       B->Y  R     AND2X1         9 24.5   376   350    1606    (-,-) 
  g2688/Y                -       A->Y  F     INVX1          2  7.1   173   208    1814    (-,-) 
  g4961__6131/Y          -       A->Y  R     NOR2X1         4 13.0   417   271    2085    (-,-) 
  g4925__6260/Y          -       B->Y  F     NAND2BX1       4 12.8   449   368    2453    (-,-) 
  g4941__1617/Y          -       AN->Y F     NAND2BX1       8 27.4   892   642    3095    (-,-) 
  mem0_mem_reg[24][0]/SE -       -     F     SDFFQX1        8    -     -     0    3095    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 27: MET (1468 ps) Setup Check with Pin mem0_mem_reg[25][7]/CK->SE
          Group: clk
     Startpoint: (R) ir_reg[5]/CK
          Clock: (R) clk
       Endpoint: (F) mem0_mem_reg[25][7]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     448                  
     Required Time:=    4552                  
      Launch Clock:-       0                  
         Data Path:-    3084                  
             Slack:=    1468                  

#-----------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  ir_reg[5]/CK           -       -     R     (arrival)    306    -     0     0       0    (-,-) 
  ir_reg[5]/Q            -       CK->Q F     SDFFSXL       14 37.8  1128   821     821    (-,-) 
  g2651__6417/Y          -       A->Y  R     NOR2X1         1  4.5   233   435    1256    (-,-) 
  g2690__7098/Y          -       B->Y  R     AND2X1         9 24.5   376   350    1606    (-,-) 
  g2688/Y                -       A->Y  F     INVX1          2  7.1   173   208    1814    (-,-) 
  g4977__1881/Y          -       AN->Y F     NAND2BX1       4 12.0   417   315    2129    (-,-) 
  g4927__4319/Y          -       B->Y  R     NOR2X1         4 13.1   428   346    2475    (-,-) 
  g4653__1881/Y          -       B->Y  F     NAND2X1        8 27.4   894   609    3084    (-,-) 
  mem0_mem_reg[25][7]/SE -       -     F     SDFFQX1        8    -     -     0    3084    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 28: MET (1468 ps) Setup Check with Pin mem0_mem_reg[25][6]/CK->SE
          Group: clk
     Startpoint: (R) ir_reg[5]/CK
          Clock: (R) clk
       Endpoint: (F) mem0_mem_reg[25][6]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     448                  
     Required Time:=    4552                  
      Launch Clock:-       0                  
         Data Path:-    3084                  
             Slack:=    1468                  

#-----------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  ir_reg[5]/CK           -       -     R     (arrival)    306    -     0     0       0    (-,-) 
  ir_reg[5]/Q            -       CK->Q F     SDFFSXL       14 37.8  1128   821     821    (-,-) 
  g2651__6417/Y          -       A->Y  R     NOR2X1         1  4.5   233   435    1256    (-,-) 
  g2690__7098/Y          -       B->Y  R     AND2X1         9 24.5   376   350    1606    (-,-) 
  g2688/Y                -       A->Y  F     INVX1          2  7.1   173   208    1814    (-,-) 
  g4977__1881/Y          -       AN->Y F     NAND2BX1       4 12.0   417   315    2129    (-,-) 
  g4927__4319/Y          -       B->Y  R     NOR2X1         4 13.1   428   346    2475    (-,-) 
  g4653__1881/Y          -       B->Y  F     NAND2X1        8 27.4   894   609    3084    (-,-) 
  mem0_mem_reg[25][6]/SE -       -     F     SDFFQX1        8    -     -     0    3084    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 29: MET (1468 ps) Setup Check with Pin mem0_mem_reg[25][5]/CK->SE
          Group: clk
     Startpoint: (R) ir_reg[5]/CK
          Clock: (R) clk
       Endpoint: (F) mem0_mem_reg[25][5]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     448                  
     Required Time:=    4552                  
      Launch Clock:-       0                  
         Data Path:-    3084                  
             Slack:=    1468                  

#-----------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  ir_reg[5]/CK           -       -     R     (arrival)    306    -     0     0       0    (-,-) 
  ir_reg[5]/Q            -       CK->Q F     SDFFSXL       14 37.8  1128   821     821    (-,-) 
  g2651__6417/Y          -       A->Y  R     NOR2X1         1  4.5   233   435    1256    (-,-) 
  g2690__7098/Y          -       B->Y  R     AND2X1         9 24.5   376   350    1606    (-,-) 
  g2688/Y                -       A->Y  F     INVX1          2  7.1   173   208    1814    (-,-) 
  g4977__1881/Y          -       AN->Y F     NAND2BX1       4 12.0   417   315    2129    (-,-) 
  g4927__4319/Y          -       B->Y  R     NOR2X1         4 13.1   428   346    2475    (-,-) 
  g4653__1881/Y          -       B->Y  F     NAND2X1        8 27.4   894   609    3084    (-,-) 
  mem0_mem_reg[25][5]/SE -       -     F     SDFFQX1        8    -     -     0    3084    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 30: MET (1468 ps) Setup Check with Pin mem0_mem_reg[25][4]/CK->SE
          Group: clk
     Startpoint: (R) ir_reg[5]/CK
          Clock: (R) clk
       Endpoint: (F) mem0_mem_reg[25][4]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     448                  
     Required Time:=    4552                  
      Launch Clock:-       0                  
         Data Path:-    3084                  
             Slack:=    1468                  

#-----------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  ir_reg[5]/CK           -       -     R     (arrival)    306    -     0     0       0    (-,-) 
  ir_reg[5]/Q            -       CK->Q F     SDFFSXL       14 37.8  1128   821     821    (-,-) 
  g2651__6417/Y          -       A->Y  R     NOR2X1         1  4.5   233   435    1256    (-,-) 
  g2690__7098/Y          -       B->Y  R     AND2X1         9 24.5   376   350    1606    (-,-) 
  g2688/Y                -       A->Y  F     INVX1          2  7.1   173   208    1814    (-,-) 
  g4977__1881/Y          -       AN->Y F     NAND2BX1       4 12.0   417   315    2129    (-,-) 
  g4927__4319/Y          -       B->Y  R     NOR2X1         4 13.1   428   346    2475    (-,-) 
  g4653__1881/Y          -       B->Y  F     NAND2X1        8 27.4   894   609    3084    (-,-) 
  mem0_mem_reg[25][4]/SE -       -     F     SDFFQX1        8    -     -     0    3084    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 31: MET (1468 ps) Setup Check with Pin mem0_mem_reg[25][3]/CK->SE
          Group: clk
     Startpoint: (R) ir_reg[5]/CK
          Clock: (R) clk
       Endpoint: (F) mem0_mem_reg[25][3]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     448                  
     Required Time:=    4552                  
      Launch Clock:-       0                  
         Data Path:-    3084                  
             Slack:=    1468                  

#-----------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  ir_reg[5]/CK           -       -     R     (arrival)    306    -     0     0       0    (-,-) 
  ir_reg[5]/Q            -       CK->Q F     SDFFSXL       14 37.8  1128   821     821    (-,-) 
  g2651__6417/Y          -       A->Y  R     NOR2X1         1  4.5   233   435    1256    (-,-) 
  g2690__7098/Y          -       B->Y  R     AND2X1         9 24.5   376   350    1606    (-,-) 
  g2688/Y                -       A->Y  F     INVX1          2  7.1   173   208    1814    (-,-) 
  g4977__1881/Y          -       AN->Y F     NAND2BX1       4 12.0   417   315    2129    (-,-) 
  g4927__4319/Y          -       B->Y  R     NOR2X1         4 13.1   428   346    2475    (-,-) 
  g4653__1881/Y          -       B->Y  F     NAND2X1        8 27.4   894   609    3084    (-,-) 
  mem0_mem_reg[25][3]/SE -       -     F     SDFFQX1        8    -     -     0    3084    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 32: MET (1468 ps) Setup Check with Pin mem0_mem_reg[25][2]/CK->SE
          Group: clk
     Startpoint: (R) ir_reg[5]/CK
          Clock: (R) clk
       Endpoint: (F) mem0_mem_reg[25][2]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     448                  
     Required Time:=    4552                  
      Launch Clock:-       0                  
         Data Path:-    3084                  
             Slack:=    1468                  

#-----------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  ir_reg[5]/CK           -       -     R     (arrival)    306    -     0     0       0    (-,-) 
  ir_reg[5]/Q            -       CK->Q F     SDFFSXL       14 37.8  1128   821     821    (-,-) 
  g2651__6417/Y          -       A->Y  R     NOR2X1         1  4.5   233   435    1256    (-,-) 
  g2690__7098/Y          -       B->Y  R     AND2X1         9 24.5   376   350    1606    (-,-) 
  g2688/Y                -       A->Y  F     INVX1          2  7.1   173   208    1814    (-,-) 
  g4977__1881/Y          -       AN->Y F     NAND2BX1       4 12.0   417   315    2129    (-,-) 
  g4927__4319/Y          -       B->Y  R     NOR2X1         4 13.1   428   346    2475    (-,-) 
  g4653__1881/Y          -       B->Y  F     NAND2X1        8 27.4   894   609    3084    (-,-) 
  mem0_mem_reg[25][2]/SE -       -     F     SDFFQX1        8    -     -     0    3084    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 33: MET (1468 ps) Setup Check with Pin mem0_mem_reg[25][1]/CK->SE
          Group: clk
     Startpoint: (R) ir_reg[5]/CK
          Clock: (R) clk
       Endpoint: (F) mem0_mem_reg[25][1]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     448                  
     Required Time:=    4552                  
      Launch Clock:-       0                  
         Data Path:-    3084                  
             Slack:=    1468                  

#-----------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  ir_reg[5]/CK           -       -     R     (arrival)    306    -     0     0       0    (-,-) 
  ir_reg[5]/Q            -       CK->Q F     SDFFSXL       14 37.8  1128   821     821    (-,-) 
  g2651__6417/Y          -       A->Y  R     NOR2X1         1  4.5   233   435    1256    (-,-) 
  g2690__7098/Y          -       B->Y  R     AND2X1         9 24.5   376   350    1606    (-,-) 
  g2688/Y                -       A->Y  F     INVX1          2  7.1   173   208    1814    (-,-) 
  g4977__1881/Y          -       AN->Y F     NAND2BX1       4 12.0   417   315    2129    (-,-) 
  g4927__4319/Y          -       B->Y  R     NOR2X1         4 13.1   428   346    2475    (-,-) 
  g4653__1881/Y          -       B->Y  F     NAND2X1        8 27.4   894   609    3084    (-,-) 
  mem0_mem_reg[25][1]/SE -       -     F     SDFFQX1        8    -     -     0    3084    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 34: MET (1468 ps) Setup Check with Pin mem0_mem_reg[25][0]/CK->SE
          Group: clk
     Startpoint: (R) ir_reg[5]/CK
          Clock: (R) clk
       Endpoint: (F) mem0_mem_reg[25][0]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     448                  
     Required Time:=    4552                  
      Launch Clock:-       0                  
         Data Path:-    3084                  
             Slack:=    1468                  

#-----------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  ir_reg[5]/CK           -       -     R     (arrival)    306    -     0     0       0    (-,-) 
  ir_reg[5]/Q            -       CK->Q F     SDFFSXL       14 37.8  1128   821     821    (-,-) 
  g2651__6417/Y          -       A->Y  R     NOR2X1         1  4.5   233   435    1256    (-,-) 
  g2690__7098/Y          -       B->Y  R     AND2X1         9 24.5   376   350    1606    (-,-) 
  g2688/Y                -       A->Y  F     INVX1          2  7.1   173   208    1814    (-,-) 
  g4977__1881/Y          -       AN->Y F     NAND2BX1       4 12.0   417   315    2129    (-,-) 
  g4927__4319/Y          -       B->Y  R     NOR2X1         4 13.1   428   346    2475    (-,-) 
  g4653__1881/Y          -       B->Y  F     NAND2X1        8 27.4   894   609    3084    (-,-) 
  mem0_mem_reg[25][0]/SE -       -     F     SDFFQX1        8    -     -     0    3084    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 35: MET (1469 ps) Setup Check with Pin mem0_mem_reg[31][7]/CK->SE
          Group: clk
     Startpoint: (R) ir_reg[5]/CK
          Clock: (R) clk
       Endpoint: (F) mem0_mem_reg[31][7]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     447                  
     Required Time:=    4553                  
      Launch Clock:-       0                  
         Data Path:-    3084                  
             Slack:=    1469                  

#-----------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  ir_reg[5]/CK           -       -     R     (arrival)    306    -     0     0       0    (-,-) 
  ir_reg[5]/Q            -       CK->Q F     SDFFSXL       14 37.8  1128   821     821    (-,-) 
  g2651__6417/Y          -       A->Y  R     NOR2X1         1  4.5   233   435    1256    (-,-) 
  g2690__7098/Y          -       B->Y  R     AND2X1         9 24.5   376   350    1606    (-,-) 
  g2688/Y                -       A->Y  F     INVX1          2  7.1   173   208    1814    (-,-) 
  g4977__1881/Y          -       AN->Y F     NAND2BX1       4 12.0   417   315    2129    (-,-) 
  g4927__4319/Y          -       B->Y  R     NOR2X1         4 13.1   428   346    2475    (-,-) 
  g4947__5122/Y          -       B->Y  F     NAND2BX1       8 27.4   892   610    3084    (-,-) 
  mem0_mem_reg[31][7]/SE -       -     F     SDFFQX1        8    -     -     0    3084    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 36: MET (1469 ps) Setup Check with Pin mem0_mem_reg[31][6]/CK->SE
          Group: clk
     Startpoint: (R) ir_reg[5]/CK
          Clock: (R) clk
       Endpoint: (F) mem0_mem_reg[31][6]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     447                  
     Required Time:=    4553                  
      Launch Clock:-       0                  
         Data Path:-    3084                  
             Slack:=    1469                  

#-----------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  ir_reg[5]/CK           -       -     R     (arrival)    306    -     0     0       0    (-,-) 
  ir_reg[5]/Q            -       CK->Q F     SDFFSXL       14 37.8  1128   821     821    (-,-) 
  g2651__6417/Y          -       A->Y  R     NOR2X1         1  4.5   233   435    1256    (-,-) 
  g2690__7098/Y          -       B->Y  R     AND2X1         9 24.5   376   350    1606    (-,-) 
  g2688/Y                -       A->Y  F     INVX1          2  7.1   173   208    1814    (-,-) 
  g4977__1881/Y          -       AN->Y F     NAND2BX1       4 12.0   417   315    2129    (-,-) 
  g4927__4319/Y          -       B->Y  R     NOR2X1         4 13.1   428   346    2475    (-,-) 
  g4947__5122/Y          -       B->Y  F     NAND2BX1       8 27.4   892   610    3084    (-,-) 
  mem0_mem_reg[31][6]/SE -       -     F     SDFFQX1        8    -     -     0    3084    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 37: MET (1469 ps) Setup Check with Pin mem0_mem_reg[31][5]/CK->SE
          Group: clk
     Startpoint: (R) ir_reg[5]/CK
          Clock: (R) clk
       Endpoint: (F) mem0_mem_reg[31][5]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     447                  
     Required Time:=    4553                  
      Launch Clock:-       0                  
         Data Path:-    3084                  
             Slack:=    1469                  

#-----------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  ir_reg[5]/CK           -       -     R     (arrival)    306    -     0     0       0    (-,-) 
  ir_reg[5]/Q            -       CK->Q F     SDFFSXL       14 37.8  1128   821     821    (-,-) 
  g2651__6417/Y          -       A->Y  R     NOR2X1         1  4.5   233   435    1256    (-,-) 
  g2690__7098/Y          -       B->Y  R     AND2X1         9 24.5   376   350    1606    (-,-) 
  g2688/Y                -       A->Y  F     INVX1          2  7.1   173   208    1814    (-,-) 
  g4977__1881/Y          -       AN->Y F     NAND2BX1       4 12.0   417   315    2129    (-,-) 
  g4927__4319/Y          -       B->Y  R     NOR2X1         4 13.1   428   346    2475    (-,-) 
  g4947__5122/Y          -       B->Y  F     NAND2BX1       8 27.4   892   610    3084    (-,-) 
  mem0_mem_reg[31][5]/SE -       -     F     SDFFQX1        8    -     -     0    3084    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 38: MET (1469 ps) Setup Check with Pin mem0_mem_reg[31][4]/CK->SE
          Group: clk
     Startpoint: (R) ir_reg[5]/CK
          Clock: (R) clk
       Endpoint: (F) mem0_mem_reg[31][4]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     447                  
     Required Time:=    4553                  
      Launch Clock:-       0                  
         Data Path:-    3084                  
             Slack:=    1469                  

#-----------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  ir_reg[5]/CK           -       -     R     (arrival)    306    -     0     0       0    (-,-) 
  ir_reg[5]/Q            -       CK->Q F     SDFFSXL       14 37.8  1128   821     821    (-,-) 
  g2651__6417/Y          -       A->Y  R     NOR2X1         1  4.5   233   435    1256    (-,-) 
  g2690__7098/Y          -       B->Y  R     AND2X1         9 24.5   376   350    1606    (-,-) 
  g2688/Y                -       A->Y  F     INVX1          2  7.1   173   208    1814    (-,-) 
  g4977__1881/Y          -       AN->Y F     NAND2BX1       4 12.0   417   315    2129    (-,-) 
  g4927__4319/Y          -       B->Y  R     NOR2X1         4 13.1   428   346    2475    (-,-) 
  g4947__5122/Y          -       B->Y  F     NAND2BX1       8 27.4   892   610    3084    (-,-) 
  mem0_mem_reg[31][4]/SE -       -     F     SDFFQX1        8    -     -     0    3084    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 39: MET (1469 ps) Setup Check with Pin mem0_mem_reg[31][3]/CK->SE
          Group: clk
     Startpoint: (R) ir_reg[5]/CK
          Clock: (R) clk
       Endpoint: (F) mem0_mem_reg[31][3]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     447                  
     Required Time:=    4553                  
      Launch Clock:-       0                  
         Data Path:-    3084                  
             Slack:=    1469                  

#-----------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  ir_reg[5]/CK           -       -     R     (arrival)    306    -     0     0       0    (-,-) 
  ir_reg[5]/Q            -       CK->Q F     SDFFSXL       14 37.8  1128   821     821    (-,-) 
  g2651__6417/Y          -       A->Y  R     NOR2X1         1  4.5   233   435    1256    (-,-) 
  g2690__7098/Y          -       B->Y  R     AND2X1         9 24.5   376   350    1606    (-,-) 
  g2688/Y                -       A->Y  F     INVX1          2  7.1   173   208    1814    (-,-) 
  g4977__1881/Y          -       AN->Y F     NAND2BX1       4 12.0   417   315    2129    (-,-) 
  g4927__4319/Y          -       B->Y  R     NOR2X1         4 13.1   428   346    2475    (-,-) 
  g4947__5122/Y          -       B->Y  F     NAND2BX1       8 27.4   892   610    3084    (-,-) 
  mem0_mem_reg[31][3]/SE -       -     F     SDFFQX1        8    -     -     0    3084    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 40: MET (1469 ps) Setup Check with Pin mem0_mem_reg[31][2]/CK->SE
          Group: clk
     Startpoint: (R) ir_reg[5]/CK
          Clock: (R) clk
       Endpoint: (F) mem0_mem_reg[31][2]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     447                  
     Required Time:=    4553                  
      Launch Clock:-       0                  
         Data Path:-    3084                  
             Slack:=    1469                  

#-----------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  ir_reg[5]/CK           -       -     R     (arrival)    306    -     0     0       0    (-,-) 
  ir_reg[5]/Q            -       CK->Q F     SDFFSXL       14 37.8  1128   821     821    (-,-) 
  g2651__6417/Y          -       A->Y  R     NOR2X1         1  4.5   233   435    1256    (-,-) 
  g2690__7098/Y          -       B->Y  R     AND2X1         9 24.5   376   350    1606    (-,-) 
  g2688/Y                -       A->Y  F     INVX1          2  7.1   173   208    1814    (-,-) 
  g4977__1881/Y          -       AN->Y F     NAND2BX1       4 12.0   417   315    2129    (-,-) 
  g4927__4319/Y          -       B->Y  R     NOR2X1         4 13.1   428   346    2475    (-,-) 
  g4947__5122/Y          -       B->Y  F     NAND2BX1       8 27.4   892   610    3084    (-,-) 
  mem0_mem_reg[31][2]/SE -       -     F     SDFFQX1        8    -     -     0    3084    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 41: MET (1469 ps) Setup Check with Pin mem0_mem_reg[31][1]/CK->SE
          Group: clk
     Startpoint: (R) ir_reg[5]/CK
          Clock: (R) clk
       Endpoint: (F) mem0_mem_reg[31][1]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     447                  
     Required Time:=    4553                  
      Launch Clock:-       0                  
         Data Path:-    3084                  
             Slack:=    1469                  

#-----------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  ir_reg[5]/CK           -       -     R     (arrival)    306    -     0     0       0    (-,-) 
  ir_reg[5]/Q            -       CK->Q F     SDFFSXL       14 37.8  1128   821     821    (-,-) 
  g2651__6417/Y          -       A->Y  R     NOR2X1         1  4.5   233   435    1256    (-,-) 
  g2690__7098/Y          -       B->Y  R     AND2X1         9 24.5   376   350    1606    (-,-) 
  g2688/Y                -       A->Y  F     INVX1          2  7.1   173   208    1814    (-,-) 
  g4977__1881/Y          -       AN->Y F     NAND2BX1       4 12.0   417   315    2129    (-,-) 
  g4927__4319/Y          -       B->Y  R     NOR2X1         4 13.1   428   346    2475    (-,-) 
  g4947__5122/Y          -       B->Y  F     NAND2BX1       8 27.4   892   610    3084    (-,-) 
  mem0_mem_reg[31][1]/SE -       -     F     SDFFQX1        8    -     -     0    3084    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 42: MET (1469 ps) Setup Check with Pin mem0_mem_reg[31][0]/CK->SE
          Group: clk
     Startpoint: (R) ir_reg[5]/CK
          Clock: (R) clk
       Endpoint: (F) mem0_mem_reg[31][0]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     447                  
     Required Time:=    4553                  
      Launch Clock:-       0                  
         Data Path:-    3084                  
             Slack:=    1469                  

#-----------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  ir_reg[5]/CK           -       -     R     (arrival)    306    -     0     0       0    (-,-) 
  ir_reg[5]/Q            -       CK->Q F     SDFFSXL       14 37.8  1128   821     821    (-,-) 
  g2651__6417/Y          -       A->Y  R     NOR2X1         1  4.5   233   435    1256    (-,-) 
  g2690__7098/Y          -       B->Y  R     AND2X1         9 24.5   376   350    1606    (-,-) 
  g2688/Y                -       A->Y  F     INVX1          2  7.1   173   208    1814    (-,-) 
  g4977__1881/Y          -       AN->Y F     NAND2BX1       4 12.0   417   315    2129    (-,-) 
  g4927__4319/Y          -       B->Y  R     NOR2X1         4 13.1   428   346    2475    (-,-) 
  g4947__5122/Y          -       B->Y  F     NAND2BX1       8 27.4   892   610    3084    (-,-) 
  mem0_mem_reg[31][0]/SE -       -     F     SDFFQX1        8    -     -     0    3084    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 43: MET (1469 ps) Setup Check with Pin mem0_mem_reg[29][7]/CK->SE
          Group: clk
     Startpoint: (R) ir_reg[5]/CK
          Clock: (R) clk
       Endpoint: (F) mem0_mem_reg[29][7]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     447                  
     Required Time:=    4553                  
      Launch Clock:-       0                  
         Data Path:-    3084                  
             Slack:=    1469                  

#-----------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  ir_reg[5]/CK           -       -     R     (arrival)    306    -     0     0       0    (-,-) 
  ir_reg[5]/Q            -       CK->Q F     SDFFSXL       14 37.8  1128   821     821    (-,-) 
  g2651__6417/Y          -       A->Y  R     NOR2X1         1  4.5   233   435    1256    (-,-) 
  g2690__7098/Y          -       B->Y  R     AND2X1         9 24.5   376   350    1606    (-,-) 
  g2688/Y                -       A->Y  F     INVX1          2  7.1   173   208    1814    (-,-) 
  g4977__1881/Y          -       AN->Y F     NAND2BX1       4 12.0   417   315    2129    (-,-) 
  g4927__4319/Y          -       B->Y  R     NOR2X1         4 13.1   428   346    2475    (-,-) 
  g4945__1705/Y          -       B->Y  F     NAND2BX1       8 27.4   892   610    3084    (-,-) 
  mem0_mem_reg[29][7]/SE -       -     F     SDFFQX1        8    -     -     0    3084    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 44: MET (1469 ps) Setup Check with Pin mem0_mem_reg[29][6]/CK->SE
          Group: clk
     Startpoint: (R) ir_reg[5]/CK
          Clock: (R) clk
       Endpoint: (F) mem0_mem_reg[29][6]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     447                  
     Required Time:=    4553                  
      Launch Clock:-       0                  
         Data Path:-    3084                  
             Slack:=    1469                  

#-----------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  ir_reg[5]/CK           -       -     R     (arrival)    306    -     0     0       0    (-,-) 
  ir_reg[5]/Q            -       CK->Q F     SDFFSXL       14 37.8  1128   821     821    (-,-) 
  g2651__6417/Y          -       A->Y  R     NOR2X1         1  4.5   233   435    1256    (-,-) 
  g2690__7098/Y          -       B->Y  R     AND2X1         9 24.5   376   350    1606    (-,-) 
  g2688/Y                -       A->Y  F     INVX1          2  7.1   173   208    1814    (-,-) 
  g4977__1881/Y          -       AN->Y F     NAND2BX1       4 12.0   417   315    2129    (-,-) 
  g4927__4319/Y          -       B->Y  R     NOR2X1         4 13.1   428   346    2475    (-,-) 
  g4945__1705/Y          -       B->Y  F     NAND2BX1       8 27.4   892   610    3084    (-,-) 
  mem0_mem_reg[29][6]/SE -       -     F     SDFFQX1        8    -     -     0    3084    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 45: MET (1469 ps) Setup Check with Pin mem0_mem_reg[29][5]/CK->SE
          Group: clk
     Startpoint: (R) ir_reg[5]/CK
          Clock: (R) clk
       Endpoint: (F) mem0_mem_reg[29][5]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     447                  
     Required Time:=    4553                  
      Launch Clock:-       0                  
         Data Path:-    3084                  
             Slack:=    1469                  

#-----------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  ir_reg[5]/CK           -       -     R     (arrival)    306    -     0     0       0    (-,-) 
  ir_reg[5]/Q            -       CK->Q F     SDFFSXL       14 37.8  1128   821     821    (-,-) 
  g2651__6417/Y          -       A->Y  R     NOR2X1         1  4.5   233   435    1256    (-,-) 
  g2690__7098/Y          -       B->Y  R     AND2X1         9 24.5   376   350    1606    (-,-) 
  g2688/Y                -       A->Y  F     INVX1          2  7.1   173   208    1814    (-,-) 
  g4977__1881/Y          -       AN->Y F     NAND2BX1       4 12.0   417   315    2129    (-,-) 
  g4927__4319/Y          -       B->Y  R     NOR2X1         4 13.1   428   346    2475    (-,-) 
  g4945__1705/Y          -       B->Y  F     NAND2BX1       8 27.4   892   610    3084    (-,-) 
  mem0_mem_reg[29][5]/SE -       -     F     SDFFQX1        8    -     -     0    3084    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 46: MET (1469 ps) Setup Check with Pin mem0_mem_reg[29][4]/CK->SE
          Group: clk
     Startpoint: (R) ir_reg[5]/CK
          Clock: (R) clk
       Endpoint: (F) mem0_mem_reg[29][4]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     447                  
     Required Time:=    4553                  
      Launch Clock:-       0                  
         Data Path:-    3084                  
             Slack:=    1469                  

#-----------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  ir_reg[5]/CK           -       -     R     (arrival)    306    -     0     0       0    (-,-) 
  ir_reg[5]/Q            -       CK->Q F     SDFFSXL       14 37.8  1128   821     821    (-,-) 
  g2651__6417/Y          -       A->Y  R     NOR2X1         1  4.5   233   435    1256    (-,-) 
  g2690__7098/Y          -       B->Y  R     AND2X1         9 24.5   376   350    1606    (-,-) 
  g2688/Y                -       A->Y  F     INVX1          2  7.1   173   208    1814    (-,-) 
  g4977__1881/Y          -       AN->Y F     NAND2BX1       4 12.0   417   315    2129    (-,-) 
  g4927__4319/Y          -       B->Y  R     NOR2X1         4 13.1   428   346    2475    (-,-) 
  g4945__1705/Y          -       B->Y  F     NAND2BX1       8 27.4   892   610    3084    (-,-) 
  mem0_mem_reg[29][4]/SE -       -     F     SDFFQX1        8    -     -     0    3084    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 47: MET (1469 ps) Setup Check with Pin mem0_mem_reg[29][3]/CK->SE
          Group: clk
     Startpoint: (R) ir_reg[5]/CK
          Clock: (R) clk
       Endpoint: (F) mem0_mem_reg[29][3]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     447                  
     Required Time:=    4553                  
      Launch Clock:-       0                  
         Data Path:-    3084                  
             Slack:=    1469                  

#-----------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  ir_reg[5]/CK           -       -     R     (arrival)    306    -     0     0       0    (-,-) 
  ir_reg[5]/Q            -       CK->Q F     SDFFSXL       14 37.8  1128   821     821    (-,-) 
  g2651__6417/Y          -       A->Y  R     NOR2X1         1  4.5   233   435    1256    (-,-) 
  g2690__7098/Y          -       B->Y  R     AND2X1         9 24.5   376   350    1606    (-,-) 
  g2688/Y                -       A->Y  F     INVX1          2  7.1   173   208    1814    (-,-) 
  g4977__1881/Y          -       AN->Y F     NAND2BX1       4 12.0   417   315    2129    (-,-) 
  g4927__4319/Y          -       B->Y  R     NOR2X1         4 13.1   428   346    2475    (-,-) 
  g4945__1705/Y          -       B->Y  F     NAND2BX1       8 27.4   892   610    3084    (-,-) 
  mem0_mem_reg[29][3]/SE -       -     F     SDFFQX1        8    -     -     0    3084    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 48: MET (1469 ps) Setup Check with Pin mem0_mem_reg[29][2]/CK->SE
          Group: clk
     Startpoint: (R) ir_reg[5]/CK
          Clock: (R) clk
       Endpoint: (F) mem0_mem_reg[29][2]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     447                  
     Required Time:=    4553                  
      Launch Clock:-       0                  
         Data Path:-    3084                  
             Slack:=    1469                  

#-----------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  ir_reg[5]/CK           -       -     R     (arrival)    306    -     0     0       0    (-,-) 
  ir_reg[5]/Q            -       CK->Q F     SDFFSXL       14 37.8  1128   821     821    (-,-) 
  g2651__6417/Y          -       A->Y  R     NOR2X1         1  4.5   233   435    1256    (-,-) 
  g2690__7098/Y          -       B->Y  R     AND2X1         9 24.5   376   350    1606    (-,-) 
  g2688/Y                -       A->Y  F     INVX1          2  7.1   173   208    1814    (-,-) 
  g4977__1881/Y          -       AN->Y F     NAND2BX1       4 12.0   417   315    2129    (-,-) 
  g4927__4319/Y          -       B->Y  R     NOR2X1         4 13.1   428   346    2475    (-,-) 
  g4945__1705/Y          -       B->Y  F     NAND2BX1       8 27.4   892   610    3084    (-,-) 
  mem0_mem_reg[29][2]/SE -       -     F     SDFFQX1        8    -     -     0    3084    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 49: MET (1469 ps) Setup Check with Pin mem0_mem_reg[29][1]/CK->SE
          Group: clk
     Startpoint: (R) ir_reg[5]/CK
          Clock: (R) clk
       Endpoint: (F) mem0_mem_reg[29][1]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     447                  
     Required Time:=    4553                  
      Launch Clock:-       0                  
         Data Path:-    3084                  
             Slack:=    1469                  

#-----------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  ir_reg[5]/CK           -       -     R     (arrival)    306    -     0     0       0    (-,-) 
  ir_reg[5]/Q            -       CK->Q F     SDFFSXL       14 37.8  1128   821     821    (-,-) 
  g2651__6417/Y          -       A->Y  R     NOR2X1         1  4.5   233   435    1256    (-,-) 
  g2690__7098/Y          -       B->Y  R     AND2X1         9 24.5   376   350    1606    (-,-) 
  g2688/Y                -       A->Y  F     INVX1          2  7.1   173   208    1814    (-,-) 
  g4977__1881/Y          -       AN->Y F     NAND2BX1       4 12.0   417   315    2129    (-,-) 
  g4927__4319/Y          -       B->Y  R     NOR2X1         4 13.1   428   346    2475    (-,-) 
  g4945__1705/Y          -       B->Y  F     NAND2BX1       8 27.4   892   610    3084    (-,-) 
  mem0_mem_reg[29][1]/SE -       -     F     SDFFQX1        8    -     -     0    3084    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 50: MET (1469 ps) Setup Check with Pin mem0_mem_reg[29][0]/CK->SE
          Group: clk
     Startpoint: (R) ir_reg[5]/CK
          Clock: (R) clk
       Endpoint: (F) mem0_mem_reg[29][0]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     447                  
     Required Time:=    4553                  
      Launch Clock:-       0                  
         Data Path:-    3084                  
             Slack:=    1469                  

#-----------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  ir_reg[5]/CK           -       -     R     (arrival)    306    -     0     0       0    (-,-) 
  ir_reg[5]/Q            -       CK->Q F     SDFFSXL       14 37.8  1128   821     821    (-,-) 
  g2651__6417/Y          -       A->Y  R     NOR2X1         1  4.5   233   435    1256    (-,-) 
  g2690__7098/Y          -       B->Y  R     AND2X1         9 24.5   376   350    1606    (-,-) 
  g2688/Y                -       A->Y  F     INVX1          2  7.1   173   208    1814    (-,-) 
  g4977__1881/Y          -       AN->Y F     NAND2BX1       4 12.0   417   315    2129    (-,-) 
  g4927__4319/Y          -       B->Y  R     NOR2X1         4 13.1   428   346    2475    (-,-) 
  g4945__1705/Y          -       B->Y  F     NAND2BX1       8 27.4   892   610    3084    (-,-) 
  mem0_mem_reg[29][0]/SE -       -     F     SDFFQX1        8    -     -     0    3084    (-,-) 
#-----------------------------------------------------------------------------------------------

