Source Block: hdl/library/axi_dmac/address_generator.v@174:187@HdlStmProcess

always @(posedge clk) begin
  addr_valid_d1 <= addr_valid;
end

always @(posedge clk) begin
  if (resetn == 1'b0) begin
    id <= 'h0;
  end else if (addr_valid == 1'b1 && addr_valid_d1 == 1'b0) begin
    id <= inc_id(id);
  end
end

endmodule

Diff Content:
- 179 always @(posedge clk) begin
- 180   if (resetn == 1'b0) begin
- 181     id <= 'h0;
- 182   end else if (addr_valid == 1'b1 && addr_valid_d1 == 1'b0) begin
- 183     id <= inc_id(id);
- 185 end
+ 183   always @(posedge clk) begin
+ 183     if (resetn == 1'b0) begin
+ 183       id <= 'h0;
+ 183     end else if (addr_valid == 1'b1 && addr_valid_d1 == 1'b0) begin
+ 183       id <= inc_id(id);
+ 183     end

Clone Blocks:
Clone Blocks 1:
hdl/library/axi_dmac/address_generator.v@170:182
      end
    end
  end
end

always @(posedge clk) begin
  addr_valid_d1 <= addr_valid;
end

always @(posedge clk) begin
  if (resetn == 1'b0) begin
    id <= 'h0;
  end else if (addr_valid == 1'b1 && addr_valid_d1 == 1'b0) begin

