$date
	Tue Sep 24 15:24:59 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module fsm_tb $end
$var wire 2 ! out [1:0] $end
$var reg 1 " clk $end
$var reg 2 # in [1:0] $end
$var reg 1 $ reset $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 2 % in [1:0] $end
$var wire 1 $ reset $end
$var reg 3 & next_reg [2:0] $end
$var reg 2 ' out [1:0] $end
$var reg 3 ( state_reg [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 (
b1 '
b0 &
b0 %
1$
b0 #
0"
b1 !
$end
#10
1"
#20
0"
0$
#30
1"
#40
0"
#50
1"
#60
b0 !
b0 '
0"
b1 #
b1 %
#70
1"
#80
b1 &
b1 !
b1 '
0"
b10 #
b10 %
#90
b10 !
b10 '
b1 (
1"
#100
0"
#110
1"
#120
b10 &
b11 !
b11 '
0"
b1 #
b1 %
#130
b100 &
b1 !
b1 '
b10 (
1"
#140
b0 !
b0 '
b10 &
0"
b10 #
b10 %
#150
1"
#160
b11 &
0"
b11 #
b11 %
#170
b11 !
b11 '
b11 (
1"
#180
0"
#190
1"
#200
b100 &
b1 !
b1 '
0"
b10 #
b10 %
#210
b0 &
b10 !
b10 '
b100 (
1"
#220
b0 !
b0 '
b100 &
0"
b0 #
b0 %
#230
1"
#240
b11 !
b11 '
0"
b11 #
b11 %
#250
1"
#260
b0 (
b0 &
b0 !
b0 '
0"
1$
b1 #
b1 %
#261
0$
#270
1"
#280
0"
#281
b10 &
b11 #
b11 %
#290
b11 &
b10 (
1"
#300
0"
#301
b0 &
b0 #
b0 %
#310
b1 !
b1 '
b0 (
1"
#320
0"
#321
b10 &
b0 !
b0 '
b11 #
b11 %
#330
b11 &
b10 (
1"
#340
0"
#341
b1 !
b1 '
b100 &
b1 #
b1 %
#350
b0 &
b0 !
b0 '
b100 (
1"
#360
0"
#361
b0 (
b1 !
b1 '
b1 &
1$
b10 #
b10 %
#362
0$
#370
b10 !
b10 '
b1 (
1"
#380
0"
#390
1"
#400
0"
#402
b0 &
b11 !
b11 '
b0 #
b0 %
#410
b1 !
b1 '
b0 (
1"
#420
0"
#422
b10 &
b0 !
b0 '
b11 #
b11 %
#430
b11 &
b10 (
1"
#440
0"
#442
b1 !
b1 '
b100 &
b1 #
b1 %
#450
b0 &
b0 !
b0 '
b100 (
1"
#460
0"
#462
b0 (
1$
#463
0$
#470
1"
#480
0"
#483
b1 &
b1 !
b1 '
b10 #
b10 %
#490
b10 !
b10 '
b1 (
1"
#500
0"
#510
1"
#520
0"
#523
b11 &
b10 !
b10 '
b11 #
b11 %
#530
b11 !
b11 '
b11 (
1"
#540
0"
#543
b10 &
b11 !
b11 '
b0 #
b0 %
#550
b0 &
b0 !
b0 '
b10 (
1"
#560
0"
#563
b11 &
b11 #
b11 %
#570
b11 !
b11 '
b11 (
1"
#580
0"
#583
b100 &
b1 !
b1 '
b1 #
b1 %
#590
b0 &
b0 !
b0 '
b100 (
1"
#600
0"
#603
b0 (
b1 !
b1 '
b1 &
1$
b10 #
b10 %
#604
0$
#610
b10 !
b10 '
b1 (
1"
#620
0"
#630
1"
#640
0"
#650
1"
#660
0"
#664
b10 &
b11 !
b11 '
b1 #
b1 %
#670
b100 &
b1 !
b1 '
b10 (
1"
#680
0"
#684
b0 !
b0 '
b0 &
b0 #
b0 %
#690
b1 !
b1 '
b0 (
1"
#700
0"
#704
b0 !
b0 '
b1 #
b1 %
#710
1"
#720
0"
#724
b10 &
b11 #
b11 %
#730
b11 &
b10 (
1"
#740
0"
#750
b11 !
b11 '
b11 (
1"
#760
0"
#764
b10 &
b11 !
b11 '
b0 #
b0 %
#770
b0 &
b0 !
b0 '
b10 (
1"
#780
0"
#784
b1 !
b1 '
b100 &
b1 #
b1 %
#790
b0 &
b0 !
b0 '
b100 (
1"
#800
0"
#804
b100 &
b0 #
b0 %
#810
1"
#820
0"
#824
b0 &
b1 #
b1 %
#830
b0 (
1"
#834
