#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Feb 18 20:04:35 2025
# Process ID: 23086
# Current directory: /home/santy/Documentos/facultad/Sistemas-digitales/Tp_Final/vivado/final/final.runs/synth_1
# Command line: vivado -log toplvl.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source toplvl.tcl
# Log file: /home/santy/Documentos/facultad/Sistemas-digitales/Tp_Final/vivado/final/final.runs/synth_1/toplvl.vds
# Journal file: /home/santy/Documentos/facultad/Sistemas-digitales/Tp_Final/vivado/final/final.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source toplvl.tcl -notrace
Command: synth_design -top toplvl -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 23090 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1258.316 ; gain = 79.906 ; free physical = 2038 ; free virtual = 6956
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'toplvl' [/home/santy/Documentos/facultad/Sistemas-digitales/Tp_Final/codigo/toplvl.vhdl:13]
INFO: [Synth 8-638] synthesizing module 'driver' [/home/santy/Documentos/facultad/Sistemas-digitales/Tp_Final/codigo/driver.vhdl:19]
INFO: [Synth 8-638] synthesizing module 'uart_controler' [/home/santy/Documentos/facultad/Sistemas-digitales/Tp_Final/codigo/uart/uart_controler.vhdl:23]
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter CLOCK_RATE bound to: 125000000 - type: integer 
	Parameter ADD_W bound to: 16 - type: integer 
	Parameter num_data_bits bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'meta_harden' [/home/santy/Documentos/facultad/Sistemas-digitales/Tp_Final/codigo/uart/meta_harden.vhdl:36]
INFO: [Synth 8-256] done synthesizing module 'meta_harden' (1#1) [/home/santy/Documentos/facultad/Sistemas-digitales/Tp_Final/codigo/uart/meta_harden.vhdl:36]
INFO: [Synth 8-638] synthesizing module 'uart_rx' [/home/santy/Documentos/facultad/Sistemas-digitales/Tp_Final/codigo/uart/uart_rx.vhdl:58]
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter CLOCK_RATE bound to: 125000000 - type: integer 
INFO: [Synth 8-3491] module 'meta_harden' declared at '/home/santy/Documentos/facultad/Sistemas-digitales/Tp_Final/codigo/uart/meta_harden.vhdl:27' bound to instance 'meta_harden_rxd_i0' of component 'meta_harden' [/home/santy/Documentos/facultad/Sistemas-digitales/Tp_Final/codigo/uart/uart_rx.vhdl:108]
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter CLOCK_RATE bound to: 125000000 - type: integer 
INFO: [Synth 8-3491] module 'uart_baud_gen' declared at '/home/santy/Documentos/facultad/Sistemas-digitales/Tp_Final/codigo/uart/uart_baud_gen.vhdl:36' bound to instance 'uart_baud_gen_rx_i0' of component 'uart_baud_gen' [/home/santy/Documentos/facultad/Sistemas-digitales/Tp_Final/codigo/uart/uart_rx.vhdl:116]
INFO: [Synth 8-638] synthesizing module 'uart_baud_gen' [/home/santy/Documentos/facultad/Sistemas-digitales/Tp_Final/codigo/uart/uart_baud_gen.vhdl:50]
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter CLOCK_RATE bound to: 125000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_baud_gen' (2#1) [/home/santy/Documentos/facultad/Sistemas-digitales/Tp_Final/codigo/uart/uart_baud_gen.vhdl:50]
INFO: [Synth 8-3491] module 'uart_rx_ctl' declared at '/home/santy/Documentos/facultad/Sistemas-digitales/Tp_Final/codigo/uart/uart_rx_ctl.vhdl:53' bound to instance 'uart_rx_ctl_i0' of component 'uart_rx_ctl' [/home/santy/Documentos/facultad/Sistemas-digitales/Tp_Final/codigo/uart/uart_rx.vhdl:127]
INFO: [Synth 8-638] synthesizing module 'uart_rx_ctl' [/home/santy/Documentos/facultad/Sistemas-digitales/Tp_Final/codigo/uart/uart_rx_ctl.vhdl:70]
INFO: [Synth 8-226] default block is never used [/home/santy/Documentos/facultad/Sistemas-digitales/Tp_Final/codigo/uart/uart_rx_ctl.vhdl:95]
INFO: [Synth 8-256] done synthesizing module 'uart_rx_ctl' (3#1) [/home/santy/Documentos/facultad/Sistemas-digitales/Tp_Final/codigo/uart/uart_rx_ctl.vhdl:70]
INFO: [Synth 8-256] done synthesizing module 'uart_rx' (4#1) [/home/santy/Documentos/facultad/Sistemas-digitales/Tp_Final/codigo/uart/uart_rx.vhdl:58]
INFO: [Synth 8-256] done synthesizing module 'uart_controler' (5#1) [/home/santy/Documentos/facultad/Sistemas-digitales/Tp_Final/codigo/uart/uart_controler.vhdl:23]
INFO: [Synth 8-638] synthesizing module 'dual_ram' [/home/santy/Documentos/facultad/Sistemas-digitales/Tp_Final/codigo/dp_ram/dp_ram.vhdl:19]
	Parameter ADD_W bound to: 16 - type: integer 
	Parameter DATA_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dual_ram' (6#1) [/home/santy/Documentos/facultad/Sistemas-digitales/Tp_Final/codigo/dp_ram/dp_ram.vhdl:19]
INFO: [Synth 8-638] synthesizing module 'rotador_controler' [/home/santy/Documentos/facultad/Sistemas-digitales/Tp_Final/codigo/rotacion/rotador_controler.vhdl:28]
	Parameter SIZE bound to: 8 - type: integer 
	Parameter ADDR_VRAM_W bound to: 19 - type: integer 
	Parameter ADDR_RAM_W bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'rotador' [/home/santy/Documentos/facultad/Sistemas-digitales/Tp_Final/codigo/rotacion/rotador.vhdl:26]
	Parameter SIZE bound to: 8 - type: integer 
	Parameter ADDR_VRAM_W bound to: 19 - type: integer 
	Parameter ADDR_RAM_W bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'rotador_equ' [/home/santy/Documentos/facultad/Sistemas-digitales/Tp_Final/codigo/rotacion/rotador_equ.vhdl:26]
	Parameter SIZE bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pre_cordic' [/home/santy/Documentos/facultad/Sistemas-digitales/Tp_Final/codigo/rotacion/cordic/pre_cordic.vhdl:24]
	Parameter SIZE bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'cordic_iter' [/home/santy/Documentos/facultad/Sistemas-digitales/Tp_Final/codigo/rotacion/cordic/cordic_iter.vhdl:25]
	Parameter SIZE bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'cordic' [/home/santy/Documentos/facultad/Sistemas-digitales/Tp_Final/codigo/rotacion/cordic/cordic.vhdl:22]
	Parameter SIZE bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'arctan_rom' [/home/santy/Documentos/facultad/Sistemas-digitales/Tp_Final/codigo/rotacion/cordic/arctan_rom.vhdl:17]
	Parameter ADD_W bound to: 3 - type: integer 
	Parameter DATA_W bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'arctan_rom' (7#1) [/home/santy/Documentos/facultad/Sistemas-digitales/Tp_Final/codigo/rotacion/cordic/arctan_rom.vhdl:17]
INFO: [Synth 8-256] done synthesizing module 'cordic' (8#1) [/home/santy/Documentos/facultad/Sistemas-digitales/Tp_Final/codigo/rotacion/cordic/cordic.vhdl:22]
INFO: [Synth 8-256] done synthesizing module 'cordic_iter' (9#1) [/home/santy/Documentos/facultad/Sistemas-digitales/Tp_Final/codigo/rotacion/cordic/cordic_iter.vhdl:25]
INFO: [Synth 8-256] done synthesizing module 'pre_cordic' (10#1) [/home/santy/Documentos/facultad/Sistemas-digitales/Tp_Final/codigo/rotacion/cordic/pre_cordic.vhdl:24]
INFO: [Synth 8-256] done synthesizing module 'rotador_equ' (11#1) [/home/santy/Documentos/facultad/Sistemas-digitales/Tp_Final/codigo/rotacion/rotador_equ.vhdl:26]
INFO: [Synth 8-256] done synthesizing module 'rotador' (12#1) [/home/santy/Documentos/facultad/Sistemas-digitales/Tp_Final/codigo/rotacion/rotador.vhdl:26]
INFO: [Synth 8-256] done synthesizing module 'rotador_controler' (13#1) [/home/santy/Documentos/facultad/Sistemas-digitales/Tp_Final/codigo/rotacion/rotador_controler.vhdl:28]
INFO: [Synth 8-638] synthesizing module 'dual_ram__parameterized0' [/home/santy/Documentos/facultad/Sistemas-digitales/Tp_Final/codigo/dp_ram/dp_ram.vhdl:19]
	Parameter ADD_W bound to: 19 - type: integer 
	Parameter DATA_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dual_ram__parameterized0' (13#1) [/home/santy/Documentos/facultad/Sistemas-digitales/Tp_Final/codigo/dp_ram/dp_ram.vhdl:19]
INFO: [Synth 8-638] synthesizing module 'vga_ctrl' [/home/santy/Documentos/facultad/Sistemas-digitales/Tp_Final/codigo/vga/vga_ctrl.vhdl:19]
	Parameter ADD_W bound to: 19 - type: integer 
INFO: [Synth 8-638] synthesizing module 'vga_sync' [/home/santy/Documentos/facultad/Sistemas-digitales/Tp_Final/codigo/vga/vga_sync.vhdl:18]
INFO: [Synth 8-256] done synthesizing module 'vga_sync' (14#1) [/home/santy/Documentos/facultad/Sistemas-digitales/Tp_Final/codigo/vga/vga_sync.vhdl:18]
INFO: [Synth 8-638] synthesizing module 'gen_pixels' [/home/santy/Documentos/facultad/Sistemas-digitales/Tp_Final/codigo/vga/gen_pixels.vhdl:21]
	Parameter ADD_W bound to: 19 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'gen_pixels' (15#1) [/home/santy/Documentos/facultad/Sistemas-digitales/Tp_Final/codigo/vga/gen_pixels.vhdl:21]
INFO: [Synth 8-256] done synthesizing module 'vga_ctrl' (16#1) [/home/santy/Documentos/facultad/Sistemas-digitales/Tp_Final/codigo/vga/vga_ctrl.vhdl:19]
INFO: [Synth 8-256] done synthesizing module 'driver' (17#1) [/home/santy/Documentos/facultad/Sistemas-digitales/Tp_Final/codigo/driver.vhdl:19]
INFO: [Synth 8-3491] module 'vio_0' declared at '/home/santy/Documentos/facultad/Sistemas-digitales/Tp_Final/vivado/final/final.runs/synth_1/.Xil/Vivado-23086-santy22/realtime/vio_0_stub.vhdl:5' bound to instance 'U_vio' of component 'vio_0' [/home/santy/Documentos/facultad/Sistemas-digitales/Tp_Final/codigo/toplvl.vhdl:63]
INFO: [Synth 8-638] synthesizing module 'vio_0' [/home/santy/Documentos/facultad/Sistemas-digitales/Tp_Final/vivado/final/final.runs/synth_1/.Xil/Vivado-23086-santy22/realtime/vio_0_stub.vhdl:24]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'driver_inst'. This will prevent further optimization [/home/santy/Documentos/facultad/Sistemas-digitales/Tp_Final/codigo/toplvl.vhdl:41]
INFO: [Synth 8-256] done synthesizing module 'toplvl' (18#1) [/home/santy/Documentos/facultad/Sistemas-digitales/Tp_Final/codigo/toplvl.vhdl:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1496.934 ; gain = 318.523 ; free physical = 1931 ; free virtual = 6851
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1496.934 ; gain = 318.523 ; free physical = 1940 ; free virtual = 6861
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1496.934 ; gain = 318.523 ; free physical = 1940 ; free virtual = 6861
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/santy/Documentos/facultad/Sistemas-digitales/Tp_Final/vivado/final/final.srcs/sources_1/ip/vio_0/vio_0/vio_0_in_context.xdc] for cell 'U_vio'
Finished Parsing XDC File [/home/santy/Documentos/facultad/Sistemas-digitales/Tp_Final/vivado/final/final.srcs/sources_1/ip/vio_0/vio_0/vio_0_in_context.xdc] for cell 'U_vio'
Parsing XDC File [/home/santy/Documentos/facultad/Sistemas-digitales/Tp_Final/constrains.xdc]
Finished Parsing XDC File [/home/santy/Documentos/facultad/Sistemas-digitales/Tp_Final/constrains.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/santy/Documentos/facultad/Sistemas-digitales/Tp_Final/constrains.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/toplvl_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/toplvl_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/santy/Documentos/facultad/Sistemas-digitales/Tp_Final/vivado/final/final.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/santy/Documentos/facultad/Sistemas-digitales/Tp_Final/vivado/final/final.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1763.918 ; gain = 0.000 ; free physical = 1690 ; free virtual = 6611
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'U_vio' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:30 . Memory (MB): peak = 1763.918 ; gain = 585.508 ; free physical = 1770 ; free virtual = 6691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:30 . Memory (MB): peak = 1763.918 ; gain = 585.508 ; free physical = 1770 ; free virtual = 6691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U_vio. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:30 . Memory (MB): peak = 1763.918 ; gain = 585.508 ; free physical = 1771 ; free virtual = 6692
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "baud_x16_en_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_rx_ctl'
INFO: [Synth 8-5544] ROM "over_sample_cnt_done" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bit_cnt_done" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bit_cnt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bit_cnt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "fin_rx" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/santy/Documentos/facultad/Sistemas-digitales/Tp_Final/codigo/rotacion/cordic/cordic.vhdl:63]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/santy/Documentos/facultad/Sistemas-digitales/Tp_Final/codigo/rotacion/cordic/cordic.vhdl:64]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/santy/Documentos/facultad/Sistemas-digitales/Tp_Final/codigo/rotacion/cordic/cordic.vhdl:65]
INFO: [Synth 8-5544] ROM "n_iter" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "step" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "x" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "h_end" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "v_end" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_rx_ctl'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:31 . Memory (MB): peak = 1763.918 ; gain = 585.508 ; free physical = 1800 ; free virtual = 6724
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 9     
	   2 Input     10 Bit       Adders := 14    
	   2 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	               31 Bit    Registers := 1     
	               10 Bit    Registers := 17    
	                8 Bit    Registers := 4     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 23    
+---RAMs : 
	             512K Bit         RAMs := 2     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 131   
	   2 Input      8 Bit        Muxes := 2     
	   8 Input      8 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 5     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 39    
	   4 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 10    
	  10 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module meta_harden 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module uart_baud_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module uart_rx_ctl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 1     
Module uart_controler 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module dual_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	             512K Bit         RAMs := 1     
Module arctan_rom 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
Module cordic 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 3     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 33    
	   2 Input      1 Bit        Muxes := 1     
Module cordic_iter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module pre_cordic 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 3     
Module rotador_equ 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 6     
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 6     
Module rotador 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	               10 Bit    Registers := 6     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 2     
	   9 Input      3 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 10    
	   2 Input      1 Bit        Muxes := 5     
	  10 Input      1 Bit        Muxes := 1     
Module rotador_controler 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 6     
Module dual_ram__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             512K Bit         RAMs := 1     
Module vga_sync 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module gen_pixels 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element uart_inst/uart_inst/uart_rx_ctl_i0/frm_err_reg was removed.  [/home/santy/Documentos/facultad/Sistemas-digitales/Tp_Final/codigo/uart/uart_rx_ctl.vhdl:223]
INFO: [Synth 8-5546] ROM "uart_inst/uart_inst/uart_baud_gen_rx_i0/baud_x16_en_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart_inst/fin_rx" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vga/vga_sync_unit/h_end" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vga/vga_sync_unit/v_end" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP rot_controler/rot/write_addr_reg_reg, operation Mode is: (C+(A:0x280)*B)'.
DSP Report: register rot_controler/rot/write_addr_reg_reg is absorbed into DSP rot_controler/rot/write_addr_reg_reg.
DSP Report: operator rot_controler/rot/write_addr_reg0 is absorbed into DSP rot_controler/rot/write_addr_reg_reg.
DSP Report: operator rot_controler/rot/multOp is absorbed into DSP rot_controler/rot/write_addr_reg_reg.
DSP Report: Generating DSP vga/pixeles/tmp_addr_reg, operation Mode is: (C'+(A:0x280)*B2)'.
DSP Report: register vga/vga_sync_unit/v_count_reg is absorbed into DSP vga/pixeles/tmp_addr_reg.
DSP Report: register vga/vga_sync_unit/h_count_reg is absorbed into DSP vga/pixeles/tmp_addr_reg.
DSP Report: register vga/pixeles/tmp_addr_reg is absorbed into DSP vga/pixeles/tmp_addr_reg.
DSP Report: operator vga/pixeles/tmp_addr0 is absorbed into DSP vga/pixeles/tmp_addr_reg.
DSP Report: operator vga/pixeles/multOp is absorbed into DSP vga/pixeles/tmp_addr_reg.
INFO: [Synth 8-3886] merging instance 'driver_inst/rot_controler/rot/z_reg[7]' (FDE) to 'driver_inst/rot_controler/rot/z_reg[8]'
INFO: [Synth 8-3886] merging instance 'driver_inst/rot_controler/rot/z_reg[8]' (FDE) to 'driver_inst/rot_controler/rot/z_reg[9]'
INFO: [Synth 8-3886] merging instance 'driver_inst/rot_controler/rot/y_reg[7]' (FDE) to 'driver_inst/rot_controler/rot/y_reg[8]'
INFO: [Synth 8-3886] merging instance 'driver_inst/rot_controler/rot/y_reg[8]' (FDE) to 'driver_inst/rot_controler/rot/y_reg[9]'
INFO: [Synth 8-3886] merging instance 'driver_inst/rot_controler/rot/x_reg[7]' (FDE) to 'driver_inst/rot_controler/rot/x_reg[8]'
INFO: [Synth 8-3886] merging instance 'driver_inst/rot_controler/rot/x_reg[8]' (FDE) to 'driver_inst/rot_controler/rot/x_reg[9]'
INFO: [Synth 8-3886] merging instance 'driver_inst/i_12/vram_instance/RAM_reg_mux_sel__11' (FD) to 'driver_inst/i_12/vram_instance/RAM_reg_mux_sel__9'
INFO: [Synth 8-3886] merging instance 'driver_inst/i_12/vram_instance/RAM_reg_mux_sel__9' (FD) to 'driver_inst/i_12/vram_instance/RAM_reg_mux_sel__5'
INFO: [Synth 8-3886] merging instance 'driver_inst/i_12/vram_instance/RAM_reg_mux_sel__7' (FD) to 'driver_inst/i_12/vram_instance/RAM_reg_mux_sel__1'
INFO: [Synth 8-3886] merging instance 'driver_inst/i_12/vram_instance/RAM_reg_mux_sel__5' (FD) to 'driver_inst/i_12/vram_instance/RAM_reg_mux_sel__3'
INFO: [Synth 8-3886] merging instance 'driver_inst/vga/pixeles/rgb_reg_reg[0]' (FDR) to 'driver_inst/vga/pixeles/rgb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'driver_inst/vga/pixeles/rgb_reg_reg[1]' (FDR) to 'driver_inst/vga/pixeles/rgb_reg_reg[2]'
WARNING: [Synth 8-3332] Sequential element (vram_instance/RAM_reg_mux_sel__0) is unused and will be removed from module driver.
WARNING: [Synth 8-3332] Sequential element (vram_instance/RAM_reg_mux_sel__2) is unused and will be removed from module driver.
WARNING: [Synth 8-3332] Sequential element (vram_instance/RAM_reg_mux_sel__4) is unused and will be removed from module driver.
WARNING: [Synth 8-3332] Sequential element (vram_instance/RAM_reg_mux_sel__6) is unused and will be removed from module driver.
WARNING: [Synth 8-3332] Sequential element (vram_instance/RAM_reg_mux_sel__8) is unused and will be removed from module driver.
WARNING: [Synth 8-3332] Sequential element (vram_instance/RAM_reg_mux_sel__10) is unused and will be removed from module driver.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:36 . Memory (MB): peak = 1763.918 ; gain = 585.508 ; free physical = 1763 ; free virtual = 6704
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name               | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|dual_ram:                 | RAM_reg    | 64 K x 8(READ_FIRST)   | W |   | 64 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 16     | 
|dual_ram__parameterized0: | RAM_reg    | 512 K x 1(READ_FIRST)  | W |   | 512 K x 1(WRITE_FIRST) |   | R | Port A and B     | 0      | 16     | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping  Report (see note below)
+------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping        | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|rotador     | (C+(A:0x280)*B)'   | 10     | 10     | 10     | -      | 19     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|driver      | (C'+(A:0x280)*B2)' | 10     | 10     | 10     | -      | 19     | 1    | 0    | 1    | -    | -     | 0    | 1    | 
+------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance driver_inst/i_0/ram_instance/RAM_reg_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance driver_inst/i_0/ram_instance/RAM_reg_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance driver_inst/i_0/ram_instance/RAM_reg_1_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance driver_inst/i_0/ram_instance/RAM_reg_1_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance driver_inst/i_0/ram_instance/RAM_reg_1_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance driver_inst/i_0/ram_instance/RAM_reg_1_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance driver_inst/i_0/ram_instance/RAM_reg_1_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance driver_inst/i_0/ram_instance/RAM_reg_1_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance driver_inst/i_12/vram_instance/RAM_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance driver_inst/i_12/vram_instance/RAM_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance driver_inst/i_12/vram_instance/RAM_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance driver_inst/i_12/vram_instance/RAM_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance driver_inst/i_12/vram_instance/RAM_reg_9 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance driver_inst/i_12/vram_instance/RAM_reg_11 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance driver_inst/i_12/vram_instance/RAM_reg_13 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance driver_inst/i_12/vram_instance/RAM_reg_15 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:47 . Memory (MB): peak = 1763.918 ; gain = 585.508 ; free physical = 1612 ; free virtual = 6553
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'driver_inst/rot_controler/rot/z_v_reg[8]' (FDE) to 'driver_inst/rot_controler/rot/z_v_reg[9]'
INFO: [Synth 8-3886] merging instance 'driver_inst/rot_controler/rot/y_v_reg[8]' (FDE) to 'driver_inst/rot_controler/rot/y_v_reg[9]'
INFO: [Synth 8-3886] merging instance 'driver_inst/rot_controler/rot/x_v_reg[8]' (FDE) to 'driver_inst/rot_controler/rot/x_v_reg[9]'
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:49 . Memory (MB): peak = 1763.918 ; gain = 585.508 ; free physical = 1579 ; free virtual = 6522
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name               | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|dual_ram:                 | RAM_reg    | 64 K x 8(READ_FIRST)   | W |   | 64 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 16     | 
|dual_ram__parameterized0: | RAM_reg    | 512 K x 1(READ_FIRST)  | W |   | 512 K x 1(WRITE_FIRST) |   | R | Port A and B     | 0      | 16     | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance driver_inst/ram_instance/RAM_reg_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance driver_inst/ram_instance/RAM_reg_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance driver_inst/ram_instance/RAM_reg_1_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance driver_inst/ram_instance/RAM_reg_1_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance driver_inst/ram_instance/RAM_reg_1_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance driver_inst/ram_instance/RAM_reg_1_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance driver_inst/ram_instance/RAM_reg_1_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance driver_inst/ram_instance/RAM_reg_1_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance driver_inst/vram_instance/RAM_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance driver_inst/vram_instance/RAM_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance driver_inst/vram_instance/RAM_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance driver_inst/vram_instance/RAM_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance driver_inst/vram_instance/RAM_reg_9 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance driver_inst/vram_instance/RAM_reg_11 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance driver_inst/vram_instance/RAM_reg_13 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance driver_inst/vram_instance/RAM_reg_15 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:50 . Memory (MB): peak = 1763.918 ; gain = 585.508 ; free physical = 1616 ; free virtual = 6559
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:00:50 . Memory (MB): peak = 1763.918 ; gain = 585.508 ; free physical = 1602 ; free virtual = 6551
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:00:50 . Memory (MB): peak = 1763.918 ; gain = 585.508 ; free physical = 1598 ; free virtual = 6547
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:00:51 . Memory (MB): peak = 1763.918 ; gain = 585.508 ; free physical = 1592 ; free virtual = 6541
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:00:51 . Memory (MB): peak = 1763.918 ; gain = 585.508 ; free physical = 1592 ; free virtual = 6541
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:51 . Memory (MB): peak = 1763.918 ; gain = 585.508 ; free physical = 1592 ; free virtual = 6541
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:00:51 . Memory (MB): peak = 1763.918 ; gain = 585.508 ; free physical = 1592 ; free virtual = 6541
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |vio_0         |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------------+------+
|      |Cell         |Count |
+------+-------------+------+
|1     |vio_0_bbox_0 |     1|
|2     |BUFG         |     1|
|3     |CARRY4       |    43|
|4     |DSP48E1      |     1|
|5     |DSP48E1_1    |     1|
|6     |LUT1         |     9|
|7     |LUT2         |    67|
|8     |LUT3         |   132|
|9     |LUT4         |    62|
|10    |LUT5         |   138|
|11    |LUT6         |   148|
|12    |MUXF7        |     1|
|13    |RAMB36E1     |    16|
|14    |RAMB36E1_1   |    16|
|15    |FDCE         |     2|
|16    |FDRE         |   304|
|17    |FDSE         |     3|
|18    |IBUF         |     2|
|19    |OBUF         |     6|
+------+-------------+------+

Report Instance Areas: 
+------+----------------------------+-------------------------+------+
|      |Instance                    |Module                   |Cells |
+------+----------------------------+-------------------------+------+
|1     |top                         |                         |   959|
|2     |  driver_inst               |driver                   |   943|
|3     |    ram_instance            |dual_ram                 |    16|
|4     |    rot_controler           |rotador_controler        |   716|
|5     |      rot                   |rotador                  |   716|
|6     |        rot                 |rotador_equ              |   527|
|7     |          rot_x             |pre_cordic               |   168|
|8     |            cor_type        |cordic_iter_4            |   168|
|9     |          rot_y             |pre_cordic_1             |   174|
|10    |            cor_type        |cordic_iter_3            |   174|
|11    |          rot_z             |pre_cordic_2             |   183|
|12    |            cor_type        |cordic_iter              |   183|
|13    |    uart_inst               |uart_controler           |   119|
|14    |      meta_harden_rst_i0    |meta_harden              |     2|
|15    |      uart_inst             |uart_rx                  |    74|
|16    |        meta_harden_rxd_i0  |meta_harden_0            |     2|
|17    |        uart_baud_gen_rx_i0 |uart_baud_gen            |    19|
|18    |        uart_rx_ctl_i0      |uart_rx_ctl              |    53|
|19    |    vga                     |vga_ctrl                 |    70|
|20    |      pixeles               |gen_pixels               |    10|
|21    |      vga_sync_unit         |vga_sync                 |    60|
|22    |    vram_instance           |dual_ram__parameterized0 |    22|
+------+----------------------------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:00:51 . Memory (MB): peak = 1763.918 ; gain = 585.508 ; free physical = 1592 ; free virtual = 6541
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 1763.918 ; gain = 318.523 ; free physical = 1668 ; free virtual = 6618
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:51 . Memory (MB): peak = 1763.918 ; gain = 585.508 ; free physical = 1668 ; free virtual = 6618
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 80 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
126 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:52 . Memory (MB): peak = 1783.926 ; gain = 617.062 ; free physical = 1676 ; free virtual = 6626
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/santy/Documentos/facultad/Sistemas-digitales/Tp_Final/vivado/final/final.runs/synth_1/toplvl.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file toplvl_utilization_synth.rpt -pb toplvl_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1807.938 ; gain = 0.000 ; free physical = 1667 ; free virtual = 6617
INFO: [Common 17-206] Exiting Vivado at Tue Feb 18 20:05:35 2025...
