# 8x8 RAM Design (Verilog)

A synthesizable 8x8 memory module with read/write operations, implemented in Verilog for digital design applications.

## Features

- ğŸ§  8-bit data width with 8 address locations (64 total bits)
- âœï¸ Synchronous write operation
- ğŸ“– Asynchronous read operation
- ğŸ”’ Memory protection during write cycles
- â±ï¸ Fully synchronous design (except reads)
- ğŸ”§ Clean reset functionality

## Files
