# Reading pref.tcl
# do Projeto2_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying D:/Quartus/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/registrador.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:32:38 on Nov 03,2021
# vcom -reportprogress 300 -93 -work work C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/registrador.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity registrador
# -- Compiling architecture Behavior of registrador
# End time: 11:32:38 on Nov 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/banco_registradores.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:32:38 on Nov 03,2021
# vcom -reportprogress 300 -93 -work work C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/banco_registradores.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity banco_registradores
# -- Compiling architecture Structure of banco_registradores
# End time: 11:32:38 on Nov 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.banco_registradores
# vsim work.banco_registradores 
# Start time: 11:32:42 on Nov 03,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.banco_registradores(structure)
# Loading work.registrador(behavior)
wave create -driver freeze -pattern constant -value 1 -starttime 0ps -endtime 2000ps sim:/banco_registradores/RegWrite
# Editable Wave items are not compatible with the wave window's standard undo-redo.  Standard undo-redo has been disabled.
wave create -driver freeze -pattern clock -initialvalue 0 -period 1000ps -dutycycle 50 -starttime 0ps -endtime 2000ps sim:/banco_registradores/Clock
wave create -driver freeze -pattern constant -value 0 -starttime 0ps -endtime 2000ps sim:/banco_registradores/reset
wave modify -driver freeze -pattern constant -value 1 -starttime 0ps -endtime 1000ps Edit:/banco_registradores/reset
wave create -driver freeze -pattern constant -value 11101110 -range 1 0 -starttime 0ps -endtime 2000ps sim:/banco_registradores/WriteReg
# Value length (8) does not equal array index length (2).
# 
#Invalid value to -value switch: 11101110
# Usage: wave create -driver <freeze|deposit|drive|expectedOutput> -pattern constant -value <value> [-range <msb lsb>] -starttime <Time> -endtime <Time> netName
wave create -driver freeze -pattern constant -value 00 -range 1 0 -starttime 0ps -endtime 2000ps sim:/banco_registradores/WriteReg
wave create -driver freeze -pattern constant -value 11101110 -range 7 0 -starttime 0ps -endtime 2000ps sim:/banco_registradores/WriteData
run
wave modify -driver freeze -pattern constant -value 0 -starttime 1000ps -endtime 2000ps Edit:/banco_registradores/RegWrite
wave create -driver freeze -pattern constant -value 00 -range 1 0 -starttime 1000ps -endtime 2000ps sim:/banco_registradores/ReadReg1
wave create -driver freeze -pattern constant -value 01 -range 1 0 -starttime 1000ps -endtime 2000ps sim:/banco_registradores/ReadReg2
add wave -position end  sim:/banco_registradores/ReadData1
add wave -position end  sim:/banco_registradores/ReadData2
run
# End time: 11:50:21 on Nov 03,2021, Elapsed time: 0:17:39
# Errors: 0, Warnings: 0
