Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Sat Mar 21 07:16:15 2015
| Host         : artois running 64-bit Ubuntu 12.04.4 LTS
| Design       : diffeq_paj_convert
| Device       : 7vx330t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-03-13
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.298ns  (required time - arrival time)
  Source:                 temp__0/temp/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            temp/temp/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (clk rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        10.380ns  (logic 7.926ns (76.358%)  route 2.454ns (23.642%))
  Logic Levels:           16  (CARRY4=9 DSP48E1=2 LUT2=3 LUT3=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.029ns = ( 12.529 - 9.500 ) 
    Source Clock Delay      (SCD):    3.341ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    R31                                               0.000     0.000    clk
    R31                  net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.557     0.557    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.487     2.044    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.124    clk_IBUF_BUFG_inst/O
    DSP48_X0Y68          net (fo=203, unset)          1.217     3.341    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y68          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.626     5.967    temp__0/temp/PCOUT[47]
    DSP48_X0Y69          net (fo=1, unset)            0.000     5.967    n_106_temp__0/temp
    DSP48_X0Y69          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      0.938     6.905    temp__1/temp/P[0]
    SLICE_X11Y169        net (fo=2, unset)            0.398     7.303    n_105_temp__1/temp
    SLICE_X11Y169        LUT2 (Prop_lut2_I0_O)        0.043     7.346    u_var2_i_62/O
    SLICE_X11Y169        net (fo=1, routed)           0.000     7.346    n_0_u_var2_i_62
    SLICE_X11Y169        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     7.603    u_var2_i_34/CO[3]
    SLICE_X11Y170        net (fo=1, unset)            0.000     7.603    n_0_u_var2_i_34
    SLICE_X11Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.652    u_var2_i_29__0/CO[3]
    SLICE_X11Y171        net (fo=1, unset)            0.000     7.652    n_0_u_var2_i_29__0
    SLICE_X11Y171        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     7.805    u_var2_i_24__0/O[1]
    SLICE_X9Y167         net (fo=6, unset)            0.341     8.146    in[25]
    SLICE_X9Y167         LUT2 (Prop_lut2_I1_O)        0.119     8.265    u_var2_i_32/O
    SLICE_X9Y167         net (fo=1, routed)           0.000     8.265    n_0_u_var2_i_32
    SLICE_X9Y167         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     8.522    u_var2_i_3__0/CO[3]
    SLICE_X9Y168         net (fo=1, unset)            0.000     8.522    n_0_u_var2_i_3__0
    SLICE_X9Y168         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     8.626    u_var2_i_2__0/O[0]
    DSP48_X0Y67          net (fo=1, unset)            0.354     8.980    u_var3[28]
    DSP48_X0Y67          DSP48E1 (Prop_dsp48e1_B[11]_P[3])
                                                      2.357    11.337    u_var2/u_var2/P[3]
    SLICE_X8Y166         net (fo=1, unset)            0.434    11.771    n_102_u_var2/u_var2
    SLICE_X8Y166         LUT2 (Prop_lut2_I1_O)        0.043    11.814    u_var[27]_i_16/O
    SLICE_X8Y166         net (fo=1, routed)           0.000    11.814    n_0_u_var[27]_i_16
    SLICE_X8Y166         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238    12.052    u_var_reg[27]_i_11/CO[3]
    SLICE_X8Y167         net (fo=1, unset)            0.000    12.052    n_0_u_var_reg[27]_i_11
    SLICE_X8Y167         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152    12.204    u_var_reg[31]_i_12/O[1]
    SLICE_X13Y167        net (fo=3, unset)            0.393    12.597    n_6_u_var_reg[31]_i_12
    SLICE_X13Y167        LUT3 (Prop_lut3_I0_O)        0.121    12.718    u_var[27]_i_4/O
    SLICE_X12Y167        net (fo=1, unset)            0.092    12.810    n_0_u_var[27]_i_4
    SLICE_X12Y167        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.196    13.006    u_var_reg[27]_i_2/CO[3]
    SLICE_X12Y168        net (fo=1, unset)            0.000    13.006    n_0_u_var_reg[27]_i_2
    SLICE_X12Y168        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152    13.158    u_var_reg[31]_i_2/O[1]
    SLICE_X11Y168        net (fo=1, unset)            0.244    13.402    u_var0[29]
    SLICE_X11Y168        LUT3 (Prop_lut3_I0_O)        0.121    13.523    u_var[29]_i_1/O
    DSP48_X0Y66          net (fo=2, unset)            0.198    13.721    u_var[29]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.500     9.500    
    R31                                               0.000     9.500    clk
    R31                  net (fo=0)                   0.000     9.500    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.443     9.943    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.405    11.348    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.420    clk_IBUF_BUFG_inst/O
    DSP48_X0Y66          net (fo=203, unset)          1.109    12.529    clk_IBUF_BUFG
                         clock pessimism              0.204    12.733    
                         clock uncertainty           -0.035    12.698    
    DSP48_X0Y66          DSP48E1 (Setup_dsp48e1_CLK_B[12])
                                                     -0.275    12.423    temp/temp
  -------------------------------------------------------------------
                         required time                         12.423    
                         arrival time                         -13.721    
  -------------------------------------------------------------------
                         slack                                 -1.298    

Slack (VIOLATED) :        -1.286ns  (required time - arrival time)
  Source:                 temp__0/temp/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            temp/temp/B[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (clk rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        10.368ns  (logic 7.885ns (76.051%)  route 2.483ns (23.949%))
  Logic Levels:           15  (CARRY4=8 DSP48E1=2 LUT2=3 LUT3=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.029ns = ( 12.529 - 9.500 ) 
    Source Clock Delay      (SCD):    3.341ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    R31                                               0.000     0.000    clk
    R31                  net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.557     0.557    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.487     2.044    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.124    clk_IBUF_BUFG_inst/O
    DSP48_X0Y68          net (fo=203, unset)          1.217     3.341    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y68          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.626     5.967    temp__0/temp/PCOUT[47]
    DSP48_X0Y69          net (fo=1, unset)            0.000     5.967    n_106_temp__0/temp
    DSP48_X0Y69          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      0.938     6.905    temp__1/temp/P[0]
    SLICE_X11Y169        net (fo=2, unset)            0.398     7.303    n_105_temp__1/temp
    SLICE_X11Y169        LUT2 (Prop_lut2_I0_O)        0.043     7.346    u_var2_i_62/O
    SLICE_X11Y169        net (fo=1, routed)           0.000     7.346    n_0_u_var2_i_62
    SLICE_X11Y169        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     7.603    u_var2_i_34/CO[3]
    SLICE_X11Y170        net (fo=1, unset)            0.000     7.603    n_0_u_var2_i_34
    SLICE_X11Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.652    u_var2_i_29__0/CO[3]
    SLICE_X11Y171        net (fo=1, unset)            0.000     7.652    n_0_u_var2_i_29__0
    SLICE_X11Y171        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     7.805    u_var2_i_24__0/O[1]
    SLICE_X9Y167         net (fo=6, unset)            0.341     8.146    in[25]
    SLICE_X9Y167         LUT2 (Prop_lut2_I1_O)        0.119     8.265    u_var2_i_32/O
    SLICE_X9Y167         net (fo=1, routed)           0.000     8.265    n_0_u_var2_i_32
    SLICE_X9Y167         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     8.522    u_var2_i_3__0/CO[3]
    SLICE_X9Y168         net (fo=1, unset)            0.000     8.522    n_0_u_var2_i_3__0
    SLICE_X9Y168         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     8.626    u_var2_i_2__0/O[0]
    DSP48_X0Y67          net (fo=1, unset)            0.354     8.980    u_var3[28]
    DSP48_X0Y67          DSP48E1 (Prop_dsp48e1_B[11]_P[3])
                                                      2.357    11.337    u_var2/u_var2/P[3]
    SLICE_X8Y166         net (fo=1, unset)            0.434    11.771    n_102_u_var2/u_var2
    SLICE_X8Y166         LUT2 (Prop_lut2_I1_O)        0.043    11.814    u_var[27]_i_16/O
    SLICE_X8Y166         net (fo=1, routed)           0.000    11.814    n_0_u_var[27]_i_16
    SLICE_X8Y166         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238    12.052    u_var_reg[27]_i_11/CO[3]
    SLICE_X8Y167         net (fo=1, unset)            0.000    12.052    n_0_u_var_reg[27]_i_11
    SLICE_X8Y167         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.147    12.199    u_var_reg[31]_i_12/O[3]
    SLICE_X13Y169        net (fo=3, unset)            0.392    12.591    n_4_u_var_reg[31]_i_12
    SLICE_X13Y169        LUT3 (Prop_lut3_I0_O)        0.120    12.711    u_var[31]_i_5/O
    SLICE_X12Y168        net (fo=1, unset)            0.170    12.881    n_0_u_var[31]_i_5
    SLICE_X12Y168        CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.314    13.195    u_var_reg[31]_i_2/O[3]
    SLICE_X13Y168        net (fo=1, unset)            0.183    13.378    u_var0[31]
    SLICE_X13Y168        LUT3 (Prop_lut3_I0_O)        0.120    13.498    u_var[31]_i_1/O
    DSP48_X0Y66          net (fo=2, unset)            0.211    13.709    u_var[31]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.500     9.500    
    R31                                               0.000     9.500    clk
    R31                  net (fo=0)                   0.000     9.500    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.443     9.943    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.405    11.348    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.420    clk_IBUF_BUFG_inst/O
    DSP48_X0Y66          net (fo=203, unset)          1.109    12.529    clk_IBUF_BUFG
                         clock pessimism              0.204    12.733    
                         clock uncertainty           -0.035    12.698    
    DSP48_X0Y66          DSP48E1 (Setup_dsp48e1_CLK_B[14])
                                                     -0.275    12.423    temp/temp
  -------------------------------------------------------------------
                         required time                         12.423    
                         arrival time                         -13.709    
  -------------------------------------------------------------------
                         slack                                 -1.286    

Slack (VIOLATED) :        -1.259ns  (required time - arrival time)
  Source:                 temp__0/temp/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            temp/temp/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (clk rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        10.341ns  (logic 7.874ns (76.143%)  route 2.467ns (23.856%))
  Logic Levels:           16  (CARRY4=9 DSP48E1=2 LUT2=3 LUT3=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.029ns = ( 12.529 - 9.500 ) 
    Source Clock Delay      (SCD):    3.341ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    R31                                               0.000     0.000    clk
    R31                  net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.557     0.557    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.487     2.044    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.124    clk_IBUF_BUFG_inst/O
    DSP48_X0Y68          net (fo=203, unset)          1.217     3.341    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y68          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.626     5.967    temp__0/temp/PCOUT[47]
    DSP48_X0Y69          net (fo=1, unset)            0.000     5.967    n_106_temp__0/temp
    DSP48_X0Y69          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      0.938     6.905    temp__1/temp/P[0]
    SLICE_X11Y169        net (fo=2, unset)            0.398     7.303    n_105_temp__1/temp
    SLICE_X11Y169        LUT2 (Prop_lut2_I0_O)        0.043     7.346    u_var2_i_62/O
    SLICE_X11Y169        net (fo=1, routed)           0.000     7.346    n_0_u_var2_i_62
    SLICE_X11Y169        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     7.603    u_var2_i_34/CO[3]
    SLICE_X11Y170        net (fo=1, unset)            0.000     7.603    n_0_u_var2_i_34
    SLICE_X11Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.652    u_var2_i_29__0/CO[3]
    SLICE_X11Y171        net (fo=1, unset)            0.000     7.652    n_0_u_var2_i_29__0
    SLICE_X11Y171        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     7.805    u_var2_i_24__0/O[1]
    SLICE_X9Y167         net (fo=6, unset)            0.341     8.146    in[25]
    SLICE_X9Y167         LUT2 (Prop_lut2_I1_O)        0.119     8.265    u_var2_i_32/O
    SLICE_X9Y167         net (fo=1, routed)           0.000     8.265    n_0_u_var2_i_32
    SLICE_X9Y167         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     8.522    u_var2_i_3__0/CO[3]
    SLICE_X9Y168         net (fo=1, unset)            0.000     8.522    n_0_u_var2_i_3__0
    SLICE_X9Y168         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     8.626    u_var2_i_2__0/O[0]
    DSP48_X0Y67          net (fo=1, unset)            0.354     8.980    u_var3[28]
    DSP48_X0Y67          DSP48E1 (Prop_dsp48e1_B[11]_P[3])
                                                      2.357    11.337    u_var2/u_var2/P[3]
    SLICE_X8Y166         net (fo=1, unset)            0.434    11.771    n_102_u_var2/u_var2
    SLICE_X8Y166         LUT2 (Prop_lut2_I1_O)        0.043    11.814    u_var[27]_i_16/O
    SLICE_X8Y166         net (fo=1, routed)           0.000    11.814    n_0_u_var[27]_i_16
    SLICE_X8Y166         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238    12.052    u_var_reg[27]_i_11/CO[3]
    SLICE_X8Y167         net (fo=1, unset)            0.000    12.052    n_0_u_var_reg[27]_i_11
    SLICE_X8Y167         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152    12.204    u_var_reg[31]_i_12/O[1]
    SLICE_X13Y167        net (fo=3, unset)            0.393    12.597    n_6_u_var_reg[31]_i_12
    SLICE_X13Y167        LUT3 (Prop_lut3_I0_O)        0.121    12.718    u_var[27]_i_4/O
    SLICE_X12Y167        net (fo=1, unset)            0.092    12.810    n_0_u_var[27]_i_4
    SLICE_X12Y167        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.196    13.006    u_var_reg[27]_i_2/CO[3]
    SLICE_X12Y168        net (fo=1, unset)            0.000    13.006    n_0_u_var_reg[27]_i_2
    SLICE_X12Y168        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102    13.108    u_var_reg[31]_i_2/O[0]
    SLICE_X10Y167        net (fo=1, unset)            0.256    13.364    u_var0[28]
    SLICE_X10Y167        LUT3 (Prop_lut3_I0_O)        0.119    13.483    u_var[28]_i_1/O
    DSP48_X0Y66          net (fo=2, unset)            0.199    13.682    u_var[28]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.500     9.500    
    R31                                               0.000     9.500    clk
    R31                  net (fo=0)                   0.000     9.500    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.443     9.943    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.405    11.348    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.420    clk_IBUF_BUFG_inst/O
    DSP48_X0Y66          net (fo=203, unset)          1.109    12.529    clk_IBUF_BUFG
                         clock pessimism              0.204    12.733    
                         clock uncertainty           -0.035    12.698    
    DSP48_X0Y66          DSP48E1 (Setup_dsp48e1_CLK_B[11])
                                                     -0.275    12.423    temp/temp
  -------------------------------------------------------------------
                         required time                         12.423    
                         arrival time                         -13.682    
  -------------------------------------------------------------------
                         slack                                 -1.259    

Slack (VIOLATED) :        -1.242ns  (required time - arrival time)
  Source:                 temp__0/temp/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            temp/temp/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (clk rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        10.324ns  (logic 7.854ns (76.075%)  route 2.470ns (23.925%))
  Logic Levels:           15  (CARRY4=8 DSP48E1=2 LUT2=3 LUT3=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.029ns = ( 12.529 - 9.500 ) 
    Source Clock Delay      (SCD):    3.341ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    R31                                               0.000     0.000    clk
    R31                  net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.557     0.557    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.487     2.044    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.124    clk_IBUF_BUFG_inst/O
    DSP48_X0Y68          net (fo=203, unset)          1.217     3.341    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y68          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.626     5.967    temp__0/temp/PCOUT[47]
    DSP48_X0Y69          net (fo=1, unset)            0.000     5.967    n_106_temp__0/temp
    DSP48_X0Y69          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      0.938     6.905    temp__1/temp/P[0]
    SLICE_X11Y169        net (fo=2, unset)            0.398     7.303    n_105_temp__1/temp
    SLICE_X11Y169        LUT2 (Prop_lut2_I0_O)        0.043     7.346    u_var2_i_62/O
    SLICE_X11Y169        net (fo=1, routed)           0.000     7.346    n_0_u_var2_i_62
    SLICE_X11Y169        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     7.603    u_var2_i_34/CO[3]
    SLICE_X11Y170        net (fo=1, unset)            0.000     7.603    n_0_u_var2_i_34
    SLICE_X11Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.652    u_var2_i_29__0/CO[3]
    SLICE_X11Y171        net (fo=1, unset)            0.000     7.652    n_0_u_var2_i_29__0
    SLICE_X11Y171        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     7.805    u_var2_i_24__0/O[1]
    SLICE_X9Y167         net (fo=6, unset)            0.341     8.146    in[25]
    SLICE_X9Y167         LUT2 (Prop_lut2_I1_O)        0.119     8.265    u_var2_i_32/O
    SLICE_X9Y167         net (fo=1, routed)           0.000     8.265    n_0_u_var2_i_32
    SLICE_X9Y167         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     8.522    u_var2_i_3__0/CO[3]
    SLICE_X9Y168         net (fo=1, unset)            0.000     8.522    n_0_u_var2_i_3__0
    SLICE_X9Y168         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     8.626    u_var2_i_2__0/O[0]
    DSP48_X0Y67          net (fo=1, unset)            0.354     8.980    u_var3[28]
    DSP48_X0Y67          DSP48E1 (Prop_dsp48e1_B[11]_P[3])
                                                      2.357    11.337    u_var2/u_var2/P[3]
    SLICE_X8Y166         net (fo=1, unset)            0.434    11.771    n_102_u_var2/u_var2
    SLICE_X8Y166         LUT2 (Prop_lut2_I1_O)        0.043    11.814    u_var[27]_i_16/O
    SLICE_X8Y166         net (fo=1, routed)           0.000    11.814    n_0_u_var[27]_i_16
    SLICE_X8Y166         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238    12.052    u_var_reg[27]_i_11/CO[3]
    SLICE_X8Y167         net (fo=1, unset)            0.000    12.052    n_0_u_var_reg[27]_i_11
    SLICE_X8Y167         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.147    12.199    u_var_reg[31]_i_12/O[3]
    SLICE_X13Y169        net (fo=3, unset)            0.392    12.591    n_4_u_var_reg[31]_i_12
    SLICE_X13Y169        LUT3 (Prop_lut3_I0_O)        0.120    12.711    u_var[31]_i_5/O
    SLICE_X12Y168        net (fo=1, unset)            0.170    12.881    n_0_u_var[31]_i_5
    SLICE_X12Y168        CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.277    13.158    u_var_reg[31]_i_2/O[2]
    SLICE_X11Y168        net (fo=1, unset)            0.182    13.340    u_var0[30]
    SLICE_X11Y168        LUT3 (Prop_lut3_I0_O)        0.126    13.466    u_var[30]_i_1/O
    DSP48_X0Y66          net (fo=2, unset)            0.199    13.665    u_var[30]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.500     9.500    
    R31                                               0.000     9.500    clk
    R31                  net (fo=0)                   0.000     9.500    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.443     9.943    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.405    11.348    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.420    clk_IBUF_BUFG_inst/O
    DSP48_X0Y66          net (fo=203, unset)          1.109    12.529    clk_IBUF_BUFG
                         clock pessimism              0.204    12.733    
                         clock uncertainty           -0.035    12.698    
    DSP48_X0Y66          DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -0.275    12.423    temp/temp
  -------------------------------------------------------------------
                         required time                         12.423    
                         arrival time                         -13.665    
  -------------------------------------------------------------------
                         slack                                 -1.242    

Slack (VIOLATED) :        -1.235ns  (required time - arrival time)
  Source:                 temp__0/temp/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            temp/temp/B[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (clk rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        10.317ns  (logic 7.934ns (76.902%)  route 2.383ns (23.098%))
  Logic Levels:           16  (CARRY4=9 DSP48E1=2 LUT2=3 LUT3=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.029ns = ( 12.529 - 9.500 ) 
    Source Clock Delay      (SCD):    3.341ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    R31                                               0.000     0.000    clk
    R31                  net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.557     0.557    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.487     2.044    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.124    clk_IBUF_BUFG_inst/O
    DSP48_X0Y68          net (fo=203, unset)          1.217     3.341    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y68          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.626     5.967    temp__0/temp/PCOUT[47]
    DSP48_X0Y69          net (fo=1, unset)            0.000     5.967    n_106_temp__0/temp
    DSP48_X0Y69          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      0.938     6.905    temp__1/temp/P[0]
    SLICE_X11Y169        net (fo=2, unset)            0.398     7.303    n_105_temp__1/temp
    SLICE_X11Y169        LUT2 (Prop_lut2_I0_O)        0.043     7.346    u_var2_i_62/O
    SLICE_X11Y169        net (fo=1, routed)           0.000     7.346    n_0_u_var2_i_62
    SLICE_X11Y169        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     7.603    u_var2_i_34/CO[3]
    SLICE_X11Y170        net (fo=1, unset)            0.000     7.603    n_0_u_var2_i_34
    SLICE_X11Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.652    u_var2_i_29__0/CO[3]
    SLICE_X11Y171        net (fo=1, unset)            0.000     7.652    n_0_u_var2_i_29__0
    SLICE_X11Y171        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     7.805    u_var2_i_24__0/O[1]
    SLICE_X9Y167         net (fo=6, unset)            0.341     8.146    in[25]
    SLICE_X9Y167         LUT2 (Prop_lut2_I1_O)        0.119     8.265    u_var2_i_32/O
    SLICE_X9Y167         net (fo=1, routed)           0.000     8.265    n_0_u_var2_i_32
    SLICE_X9Y167         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     8.522    u_var2_i_3__0/CO[3]
    SLICE_X9Y168         net (fo=1, unset)            0.000     8.522    n_0_u_var2_i_3__0
    SLICE_X9Y168         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     8.626    u_var2_i_2__0/O[0]
    DSP48_X0Y67          net (fo=1, unset)            0.354     8.980    u_var3[28]
    DSP48_X0Y67          DSP48E1 (Prop_dsp48e1_B[11]_P[0])
                                                      2.357    11.337    u_var2/u_var2/P[0]
    SLICE_X8Y165         net (fo=1, unset)            0.348    11.685    n_105_u_var2/u_var2
    SLICE_X8Y165         LUT2 (Prop_lut2_I1_O)        0.043    11.728    u_var[23]_i_15/O
    SLICE_X8Y165         net (fo=1, routed)           0.000    11.728    n_0_u_var[23]_i_15
    SLICE_X8Y165         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    11.974    u_var_reg[23]_i_11/CO[3]
    SLICE_X8Y166         net (fo=1, unset)            0.000    11.974    n_0_u_var_reg[23]_i_11
    SLICE_X8Y166         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152    12.126    u_var_reg[27]_i_11/O[1]
    SLICE_X13Y166        net (fo=3, unset)            0.393    12.519    n_6_u_var_reg[27]_i_11
    SLICE_X13Y166        LUT3 (Prop_lut3_I0_O)        0.121    12.640    u_var[23]_i_4/O
    SLICE_X12Y166        net (fo=1, unset)            0.092    12.732    n_0_u_var[23]_i_4
    SLICE_X12Y166        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.196    12.928    u_var_reg[23]_i_2/CO[3]
    SLICE_X12Y167        net (fo=1, unset)            0.000    12.928    n_0_u_var_reg[23]_i_2
    SLICE_X12Y167        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152    13.080    u_var_reg[27]_i_2/O[1]
    SLICE_X11Y168        net (fo=1, unset)            0.259    13.339    u_var0[25]
    SLICE_X11Y168        LUT3 (Prop_lut3_I0_O)        0.121    13.460    u_var[25]_i_1/O
    DSP48_X0Y66          net (fo=2, unset)            0.198    13.658    u_var[25]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.500     9.500    
    R31                                               0.000     9.500    clk
    R31                  net (fo=0)                   0.000     9.500    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.443     9.943    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.405    11.348    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.420    clk_IBUF_BUFG_inst/O
    DSP48_X0Y66          net (fo=203, unset)          1.109    12.529    clk_IBUF_BUFG
                         clock pessimism              0.204    12.733    
                         clock uncertainty           -0.035    12.698    
    DSP48_X0Y66          DSP48E1 (Setup_dsp48e1_CLK_B[8])
                                                     -0.275    12.423    temp/temp
  -------------------------------------------------------------------
                         required time                         12.423    
                         arrival time                         -13.658    
  -------------------------------------------------------------------
                         slack                                 -1.235    

Slack (VIOLATED) :        -1.152ns  (required time - arrival time)
  Source:                 temp__0/temp/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            temp/temp/B[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (clk rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        10.234ns  (logic 7.928ns (77.467%)  route 2.306ns (22.533%))
  Logic Levels:           16  (CARRY4=9 DSP48E1=2 LUT2=3 LUT3=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.029ns = ( 12.529 - 9.500 ) 
    Source Clock Delay      (SCD):    3.341ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    R31                                               0.000     0.000    clk
    R31                  net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.557     0.557    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.487     2.044    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.124    clk_IBUF_BUFG_inst/O
    DSP48_X0Y68          net (fo=203, unset)          1.217     3.341    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y68          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.626     5.967    temp__0/temp/PCOUT[47]
    DSP48_X0Y69          net (fo=1, unset)            0.000     5.967    n_106_temp__0/temp
    DSP48_X0Y69          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      0.938     6.905    temp__1/temp/P[0]
    SLICE_X11Y169        net (fo=2, unset)            0.398     7.303    n_105_temp__1/temp
    SLICE_X11Y169        LUT2 (Prop_lut2_I0_O)        0.043     7.346    u_var2_i_62/O
    SLICE_X11Y169        net (fo=1, routed)           0.000     7.346    n_0_u_var2_i_62
    SLICE_X11Y169        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     7.603    u_var2_i_34/CO[3]
    SLICE_X11Y170        net (fo=1, unset)            0.000     7.603    n_0_u_var2_i_34
    SLICE_X11Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.652    u_var2_i_29__0/CO[3]
    SLICE_X11Y171        net (fo=1, unset)            0.000     7.652    n_0_u_var2_i_29__0
    SLICE_X11Y171        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     7.805    u_var2_i_24__0/O[1]
    SLICE_X9Y167         net (fo=6, unset)            0.341     8.146    in[25]
    SLICE_X9Y167         LUT2 (Prop_lut2_I1_O)        0.119     8.265    u_var2_i_32/O
    SLICE_X9Y167         net (fo=1, routed)           0.000     8.265    n_0_u_var2_i_32
    SLICE_X9Y167         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     8.522    u_var2_i_3__0/CO[3]
    SLICE_X9Y168         net (fo=1, unset)            0.000     8.522    n_0_u_var2_i_3__0
    SLICE_X9Y168         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     8.626    u_var2_i_2__0/O[0]
    DSP48_X0Y67          net (fo=1, unset)            0.354     8.980    u_var3[28]
    DSP48_X0Y67          DSP48E1 (Prop_dsp48e1_B[11]_P[0])
                                                      2.357    11.337    u_var2/u_var2/P[0]
    SLICE_X8Y165         net (fo=1, unset)            0.348    11.685    n_105_u_var2/u_var2
    SLICE_X8Y165         LUT2 (Prop_lut2_I1_O)        0.043    11.728    u_var[23]_i_15/O
    SLICE_X8Y165         net (fo=1, routed)           0.000    11.728    n_0_u_var[23]_i_15
    SLICE_X8Y165         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    11.974    u_var_reg[23]_i_11/CO[3]
    SLICE_X8Y166         net (fo=1, unset)            0.000    11.974    n_0_u_var_reg[23]_i_11
    SLICE_X8Y166         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152    12.126    u_var_reg[27]_i_11/O[1]
    SLICE_X13Y166        net (fo=3, unset)            0.393    12.519    n_6_u_var_reg[27]_i_11
    SLICE_X13Y166        LUT3 (Prop_lut3_I0_O)        0.121    12.640    u_var[23]_i_4/O
    SLICE_X12Y166        net (fo=1, unset)            0.092    12.732    n_0_u_var[23]_i_4
    SLICE_X12Y166        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.196    12.928    u_var_reg[23]_i_2/CO[3]
    SLICE_X12Y167        net (fo=1, unset)            0.000    12.928    n_0_u_var_reg[23]_i_2
    SLICE_X12Y167        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.147    13.075    u_var_reg[27]_i_2/O[3]
    SLICE_X13Y168        net (fo=1, unset)            0.163    13.238    u_var0[27]
    SLICE_X13Y168        LUT3 (Prop_lut3_I0_O)        0.120    13.358    u_var[27]_i_1/O
    DSP48_X0Y66          net (fo=2, unset)            0.217    13.575    u_var[27]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.500     9.500    
    R31                                               0.000     9.500    clk
    R31                  net (fo=0)                   0.000     9.500    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.443     9.943    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.405    11.348    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.420    clk_IBUF_BUFG_inst/O
    DSP48_X0Y66          net (fo=203, unset)          1.109    12.529    clk_IBUF_BUFG
                         clock pessimism              0.204    12.733    
                         clock uncertainty           -0.035    12.698    
    DSP48_X0Y66          DSP48E1 (Setup_dsp48e1_CLK_B[10])
                                                     -0.275    12.423    temp/temp
  -------------------------------------------------------------------
                         required time                         12.423    
                         arrival time                         -13.575    
  -------------------------------------------------------------------
                         slack                                 -1.152    

Slack (VIOLATED) :        -1.120ns  (required time - arrival time)
  Source:                 temp__0/temp/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            temp/temp/B[9]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (clk rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        10.202ns  (logic 7.895ns (77.387%)  route 2.307ns (22.613%))
  Logic Levels:           16  (CARRY4=9 DSP48E1=2 LUT2=3 LUT3=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.029ns = ( 12.529 - 9.500 ) 
    Source Clock Delay      (SCD):    3.341ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    R31                                               0.000     0.000    clk
    R31                  net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.557     0.557    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.487     2.044    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.124    clk_IBUF_BUFG_inst/O
    DSP48_X0Y68          net (fo=203, unset)          1.217     3.341    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y68          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.626     5.967    temp__0/temp/PCOUT[47]
    DSP48_X0Y69          net (fo=1, unset)            0.000     5.967    n_106_temp__0/temp
    DSP48_X0Y69          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      0.938     6.905    temp__1/temp/P[0]
    SLICE_X11Y169        net (fo=2, unset)            0.398     7.303    n_105_temp__1/temp
    SLICE_X11Y169        LUT2 (Prop_lut2_I0_O)        0.043     7.346    u_var2_i_62/O
    SLICE_X11Y169        net (fo=1, routed)           0.000     7.346    n_0_u_var2_i_62
    SLICE_X11Y169        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     7.603    u_var2_i_34/CO[3]
    SLICE_X11Y170        net (fo=1, unset)            0.000     7.603    n_0_u_var2_i_34
    SLICE_X11Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.652    u_var2_i_29__0/CO[3]
    SLICE_X11Y171        net (fo=1, unset)            0.000     7.652    n_0_u_var2_i_29__0
    SLICE_X11Y171        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     7.805    u_var2_i_24__0/O[1]
    SLICE_X9Y167         net (fo=6, unset)            0.341     8.146    in[25]
    SLICE_X9Y167         LUT2 (Prop_lut2_I1_O)        0.119     8.265    u_var2_i_32/O
    SLICE_X9Y167         net (fo=1, routed)           0.000     8.265    n_0_u_var2_i_32
    SLICE_X9Y167         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     8.522    u_var2_i_3__0/CO[3]
    SLICE_X9Y168         net (fo=1, unset)            0.000     8.522    n_0_u_var2_i_3__0
    SLICE_X9Y168         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     8.626    u_var2_i_2__0/O[0]
    DSP48_X0Y67          net (fo=1, unset)            0.354     8.980    u_var3[28]
    DSP48_X0Y67          DSP48E1 (Prop_dsp48e1_B[11]_P[0])
                                                      2.357    11.337    u_var2/u_var2/P[0]
    SLICE_X8Y165         net (fo=1, unset)            0.348    11.685    n_105_u_var2/u_var2
    SLICE_X8Y165         LUT2 (Prop_lut2_I1_O)        0.043    11.728    u_var[23]_i_15/O
    SLICE_X8Y165         net (fo=1, routed)           0.000    11.728    n_0_u_var[23]_i_15
    SLICE_X8Y165         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    11.974    u_var_reg[23]_i_11/CO[3]
    SLICE_X8Y166         net (fo=1, unset)            0.000    11.974    n_0_u_var_reg[23]_i_11
    SLICE_X8Y166         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152    12.126    u_var_reg[27]_i_11/O[1]
    SLICE_X13Y166        net (fo=3, unset)            0.393    12.519    n_6_u_var_reg[27]_i_11
    SLICE_X13Y166        LUT3 (Prop_lut3_I0_O)        0.121    12.640    u_var[23]_i_4/O
    SLICE_X12Y166        net (fo=1, unset)            0.092    12.732    n_0_u_var[23]_i_4
    SLICE_X12Y166        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.196    12.928    u_var_reg[23]_i_2/CO[3]
    SLICE_X12Y167        net (fo=1, unset)            0.000    12.928    n_0_u_var_reg[23]_i_2
    SLICE_X12Y167        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.108    13.036    u_var_reg[27]_i_2/O[2]
    SLICE_X11Y167        net (fo=1, unset)            0.182    13.218    u_var0[26]
    SLICE_X11Y167        LUT3 (Prop_lut3_I0_O)        0.126    13.344    u_var[26]_i_1/O
    DSP48_X0Y66          net (fo=2, unset)            0.199    13.543    u_var[26]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.500     9.500    
    R31                                               0.000     9.500    clk
    R31                  net (fo=0)                   0.000     9.500    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.443     9.943    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.405    11.348    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.420    clk_IBUF_BUFG_inst/O
    DSP48_X0Y66          net (fo=203, unset)          1.109    12.529    clk_IBUF_BUFG
                         clock pessimism              0.204    12.733    
                         clock uncertainty           -0.035    12.698    
    DSP48_X0Y66          DSP48E1 (Setup_dsp48e1_CLK_B[9])
                                                     -0.275    12.423    temp/temp
  -------------------------------------------------------------------
                         required time                         12.423    
                         arrival time                         -13.543    
  -------------------------------------------------------------------
                         slack                                 -1.120    

Slack (VIOLATED) :        -1.119ns  (required time - arrival time)
  Source:                 temp__0/temp/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            temp/temp/B[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (clk rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        10.201ns  (logic 7.882ns (77.267%)  route 2.319ns (22.733%))
  Logic Levels:           16  (CARRY4=9 DSP48E1=2 LUT2=3 LUT3=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.029ns = ( 12.529 - 9.500 ) 
    Source Clock Delay      (SCD):    3.341ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    R31                                               0.000     0.000    clk
    R31                  net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.557     0.557    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.487     2.044    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.124    clk_IBUF_BUFG_inst/O
    DSP48_X0Y68          net (fo=203, unset)          1.217     3.341    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y68          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.626     5.967    temp__0/temp/PCOUT[47]
    DSP48_X0Y69          net (fo=1, unset)            0.000     5.967    n_106_temp__0/temp
    DSP48_X0Y69          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      0.938     6.905    temp__1/temp/P[0]
    SLICE_X11Y169        net (fo=2, unset)            0.398     7.303    n_105_temp__1/temp
    SLICE_X11Y169        LUT2 (Prop_lut2_I0_O)        0.043     7.346    u_var2_i_62/O
    SLICE_X11Y169        net (fo=1, routed)           0.000     7.346    n_0_u_var2_i_62
    SLICE_X11Y169        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     7.603    u_var2_i_34/CO[3]
    SLICE_X11Y170        net (fo=1, unset)            0.000     7.603    n_0_u_var2_i_34
    SLICE_X11Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.652    u_var2_i_29__0/CO[3]
    SLICE_X11Y171        net (fo=1, unset)            0.000     7.652    n_0_u_var2_i_29__0
    SLICE_X11Y171        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     7.805    u_var2_i_24__0/O[1]
    SLICE_X9Y167         net (fo=6, unset)            0.341     8.146    in[25]
    SLICE_X9Y167         LUT2 (Prop_lut2_I1_O)        0.119     8.265    u_var2_i_32/O
    SLICE_X9Y167         net (fo=1, routed)           0.000     8.265    n_0_u_var2_i_32
    SLICE_X9Y167         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     8.522    u_var2_i_3__0/CO[3]
    SLICE_X9Y168         net (fo=1, unset)            0.000     8.522    n_0_u_var2_i_3__0
    SLICE_X9Y168         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     8.626    u_var2_i_2__0/O[0]
    DSP48_X0Y67          net (fo=1, unset)            0.354     8.980    u_var3[28]
    DSP48_X0Y67          DSP48E1 (Prop_dsp48e1_B[11]_P[0])
                                                      2.357    11.337    u_var2/u_var2/P[0]
    SLICE_X8Y165         net (fo=1, unset)            0.348    11.685    n_105_u_var2/u_var2
    SLICE_X8Y165         LUT2 (Prop_lut2_I1_O)        0.043    11.728    u_var[23]_i_15/O
    SLICE_X8Y165         net (fo=1, routed)           0.000    11.728    n_0_u_var[23]_i_15
    SLICE_X8Y165         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    11.974    u_var_reg[23]_i_11/CO[3]
    SLICE_X8Y166         net (fo=1, unset)            0.000    11.974    n_0_u_var_reg[23]_i_11
    SLICE_X8Y166         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152    12.126    u_var_reg[27]_i_11/O[1]
    SLICE_X13Y166        net (fo=3, unset)            0.393    12.519    n_6_u_var_reg[27]_i_11
    SLICE_X13Y166        LUT3 (Prop_lut3_I0_O)        0.121    12.640    u_var[23]_i_4/O
    SLICE_X12Y166        net (fo=1, unset)            0.092    12.732    n_0_u_var[23]_i_4
    SLICE_X12Y166        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.196    12.928    u_var_reg[23]_i_2/CO[3]
    SLICE_X12Y167        net (fo=1, unset)            0.000    12.928    n_0_u_var_reg[23]_i_2
    SLICE_X12Y167        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102    13.030    u_var_reg[27]_i_2/O[0]
    SLICE_X11Y167        net (fo=1, unset)            0.184    13.214    u_var0[24]
    SLICE_X11Y167        LUT3 (Prop_lut3_I0_O)        0.119    13.333    u_var[24]_i_1/O
    DSP48_X0Y66          net (fo=2, unset)            0.209    13.542    u_var[24]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.500     9.500    
    R31                                               0.000     9.500    clk
    R31                  net (fo=0)                   0.000     9.500    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.443     9.943    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.405    11.348    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.420    clk_IBUF_BUFG_inst/O
    DSP48_X0Y66          net (fo=203, unset)          1.109    12.529    clk_IBUF_BUFG
                         clock pessimism              0.204    12.733    
                         clock uncertainty           -0.035    12.698    
    DSP48_X0Y66          DSP48E1 (Setup_dsp48e1_CLK_B[7])
                                                     -0.275    12.423    temp/temp
  -------------------------------------------------------------------
                         required time                         12.423    
                         arrival time                         -13.542    
  -------------------------------------------------------------------
                         slack                                 -1.119    

Slack (VIOLATED) :        -1.078ns  (required time - arrival time)
  Source:                 temp__0/temp/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            temp/temp/B[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (clk rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        10.160ns  (logic 7.799ns (76.762%)  route 2.361ns (23.238%))
  Logic Levels:           15  (CARRY4=8 DSP48E1=2 LUT2=3 LUT3=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.029ns = ( 12.529 - 9.500 ) 
    Source Clock Delay      (SCD):    3.341ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    R31                                               0.000     0.000    clk
    R31                  net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.557     0.557    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.487     2.044    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.124    clk_IBUF_BUFG_inst/O
    DSP48_X0Y68          net (fo=203, unset)          1.217     3.341    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y68          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.626     5.967    temp__0/temp/PCOUT[47]
    DSP48_X0Y69          net (fo=1, unset)            0.000     5.967    n_106_temp__0/temp
    DSP48_X0Y69          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      0.938     6.905    temp__1/temp/P[0]
    SLICE_X11Y169        net (fo=2, unset)            0.398     7.303    n_105_temp__1/temp
    SLICE_X11Y169        LUT2 (Prop_lut2_I0_O)        0.043     7.346    u_var2_i_62/O
    SLICE_X11Y169        net (fo=1, routed)           0.000     7.346    n_0_u_var2_i_62
    SLICE_X11Y169        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     7.603    u_var2_i_34/CO[3]
    SLICE_X11Y170        net (fo=1, unset)            0.000     7.603    n_0_u_var2_i_34
    SLICE_X11Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.652    u_var2_i_29__0/CO[3]
    SLICE_X11Y171        net (fo=1, unset)            0.000     7.652    n_0_u_var2_i_29__0
    SLICE_X11Y171        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     7.805    u_var2_i_24__0/O[1]
    SLICE_X9Y167         net (fo=6, unset)            0.341     8.146    in[25]
    SLICE_X9Y167         LUT2 (Prop_lut2_I1_O)        0.119     8.265    u_var2_i_32/O
    SLICE_X9Y167         net (fo=1, routed)           0.000     8.265    n_0_u_var2_i_32
    SLICE_X9Y167         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     8.522    u_var2_i_3__0/CO[3]
    SLICE_X9Y168         net (fo=1, unset)            0.000     8.522    n_0_u_var2_i_3__0
    SLICE_X9Y168         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     8.626    u_var2_i_2__0/O[0]
    DSP48_X0Y67          net (fo=1, unset)            0.354     8.980    u_var3[28]
    DSP48_X0Y67          DSP48E1 (Prop_dsp48e1_B[11]_P[0])
                                                      2.357    11.337    u_var2/u_var2/P[0]
    SLICE_X8Y165         net (fo=1, unset)            0.348    11.685    n_105_u_var2/u_var2
    SLICE_X8Y165         LUT2 (Prop_lut2_I1_O)        0.043    11.728    u_var[23]_i_15/O
    SLICE_X8Y165         net (fo=1, routed)           0.000    11.728    n_0_u_var[23]_i_15
    SLICE_X8Y165         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.267    11.995    u_var_reg[23]_i_11/O[2]
    SLICE_X13Y165        net (fo=3, unset)            0.384    12.379    n_5_u_var_reg[23]_i_11
    SLICE_X13Y165        LUT3 (Prop_lut3_I0_O)        0.126    12.505    u_var[19]_i_3/O
    SLICE_X12Y165        net (fo=1, unset)            0.092    12.597    n_0_u_var[19]_i_3
    SLICE_X12Y165        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.187    12.784    u_var_reg[19]_i_2/CO[3]
    SLICE_X12Y166        net (fo=1, unset)            0.000    12.784    n_0_u_var_reg[19]_i_2
    SLICE_X12Y166        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152    12.936    u_var_reg[23]_i_2/O[1]
    SLICE_X11Y166        net (fo=1, unset)            0.242    13.178    u_var0[21]
    SLICE_X11Y166        LUT3 (Prop_lut3_I0_O)        0.121    13.299    u_var[21]_i_1/O
    DSP48_X0Y66          net (fo=2, unset)            0.202    13.501    u_var[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.500     9.500    
    R31                                               0.000     9.500    clk
    R31                  net (fo=0)                   0.000     9.500    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.443     9.943    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.405    11.348    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.420    clk_IBUF_BUFG_inst/O
    DSP48_X0Y66          net (fo=203, unset)          1.109    12.529    clk_IBUF_BUFG
                         clock pessimism              0.204    12.733    
                         clock uncertainty           -0.035    12.698    
    DSP48_X0Y66          DSP48E1 (Setup_dsp48e1_CLK_B[4])
                                                     -0.275    12.423    temp/temp
  -------------------------------------------------------------------
                         required time                         12.423    
                         arrival time                         -13.501    
  -------------------------------------------------------------------
                         slack                                 -1.078    

Slack (VIOLATED) :        -1.054ns  (required time - arrival time)
  Source:                 temp__0/temp/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            temp/temp/B[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (clk rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        10.136ns  (logic 7.818ns (77.131%)  route 2.318ns (22.869%))
  Logic Levels:           15  (CARRY4=8 DSP48E1=2 LUT2=3 LUT3=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.029ns = ( 12.529 - 9.500 ) 
    Source Clock Delay      (SCD):    3.341ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    R31                                               0.000     0.000    clk
    R31                  net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.557     0.557    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.487     2.044    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.124    clk_IBUF_BUFG_inst/O
    DSP48_X0Y68          net (fo=203, unset)          1.217     3.341    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y68          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.626     5.967    temp__0/temp/PCOUT[47]
    DSP48_X0Y69          net (fo=1, unset)            0.000     5.967    n_106_temp__0/temp
    DSP48_X0Y69          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      0.938     6.905    temp__1/temp/P[0]
    SLICE_X11Y169        net (fo=2, unset)            0.398     7.303    n_105_temp__1/temp
    SLICE_X11Y169        LUT2 (Prop_lut2_I0_O)        0.043     7.346    u_var2_i_62/O
    SLICE_X11Y169        net (fo=1, routed)           0.000     7.346    n_0_u_var2_i_62
    SLICE_X11Y169        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     7.603    u_var2_i_34/CO[3]
    SLICE_X11Y170        net (fo=1, unset)            0.000     7.603    n_0_u_var2_i_34
    SLICE_X11Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.652    u_var2_i_29__0/CO[3]
    SLICE_X11Y171        net (fo=1, unset)            0.000     7.652    n_0_u_var2_i_29__0
    SLICE_X11Y171        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     7.805    u_var2_i_24__0/O[1]
    SLICE_X9Y167         net (fo=6, unset)            0.341     8.146    in[25]
    SLICE_X9Y167         LUT2 (Prop_lut2_I1_O)        0.119     8.265    u_var2_i_32/O
    SLICE_X9Y167         net (fo=1, routed)           0.000     8.265    n_0_u_var2_i_32
    SLICE_X9Y167         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     8.522    u_var2_i_3__0/CO[3]
    SLICE_X9Y168         net (fo=1, unset)            0.000     8.522    n_0_u_var2_i_3__0
    SLICE_X9Y168         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     8.626    u_var2_i_2__0/O[0]
    DSP48_X0Y67          net (fo=1, unset)            0.354     8.980    u_var3[28]
    DSP48_X0Y67          DSP48E1 (Prop_dsp48e1_B[11]_P[0])
                                                      2.357    11.337    u_var2/u_var2/P[0]
    SLICE_X8Y165         net (fo=1, unset)            0.348    11.685    n_105_u_var2/u_var2
    SLICE_X8Y165         LUT2 (Prop_lut2_I1_O)        0.043    11.728    u_var[23]_i_15/O
    SLICE_X8Y165         net (fo=1, routed)           0.000    11.728    n_0_u_var[23]_i_15
    SLICE_X8Y165         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    11.974    u_var_reg[23]_i_11/CO[3]
    SLICE_X8Y166         net (fo=1, unset)            0.000    11.974    n_0_u_var_reg[23]_i_11
    SLICE_X8Y166         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102    12.076    u_var_reg[27]_i_11/O[0]
    SLICE_X13Y166        net (fo=3, unset)            0.314    12.390    n_7_u_var_reg[27]_i_11
    SLICE_X13Y166        LUT3 (Prop_lut3_I0_O)        0.119    12.509    u_var[23]_i_5/O
    SLICE_X12Y166        net (fo=1, unset)            0.173    12.682    n_0_u_var[23]_i_5
    SLICE_X12Y166        CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.285    12.967    u_var_reg[23]_i_2/O[3]
    SLICE_X10Y166        net (fo=1, unset)            0.188    13.155    u_var0[23]
    SLICE_X10Y166        LUT3 (Prop_lut3_I0_O)        0.120    13.275    u_var[23]_i_1/O
    DSP48_X0Y66          net (fo=2, unset)            0.202    13.477    u_var[23]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.500     9.500    
    R31                                               0.000     9.500    clk
    R31                  net (fo=0)                   0.000     9.500    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.443     9.943    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.405    11.348    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.420    clk_IBUF_BUFG_inst/O
    DSP48_X0Y66          net (fo=203, unset)          1.109    12.529    clk_IBUF_BUFG
                         clock pessimism              0.204    12.733    
                         clock uncertainty           -0.035    12.698    
    DSP48_X0Y66          DSP48E1 (Setup_dsp48e1_CLK_B[6])
                                                     -0.275    12.423    temp/temp
  -------------------------------------------------------------------
                         required time                         12.423    
                         arrival time                         -13.477    
  -------------------------------------------------------------------
                         slack                                 -1.054    

Slack (VIOLATED) :        -1.008ns  (required time - arrival time)
  Source:                 temp__0/temp/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            temp/temp/B[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (clk rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        10.090ns  (logic 7.794ns (77.245%)  route 2.296ns (22.755%))
  Logic Levels:           15  (CARRY4=8 DSP48E1=2 LUT2=3 LUT3=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.029ns = ( 12.529 - 9.500 ) 
    Source Clock Delay      (SCD):    3.341ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    R31                                               0.000     0.000    clk
    R31                  net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.557     0.557    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.487     2.044    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.124    clk_IBUF_BUFG_inst/O
    DSP48_X0Y68          net (fo=203, unset)          1.217     3.341    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y68          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.626     5.967    temp__0/temp/PCOUT[47]
    DSP48_X0Y69          net (fo=1, unset)            0.000     5.967    n_106_temp__0/temp
    DSP48_X0Y69          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      0.938     6.905    temp__1/temp/P[0]
    SLICE_X11Y169        net (fo=2, unset)            0.398     7.303    n_105_temp__1/temp
    SLICE_X11Y169        LUT2 (Prop_lut2_I0_O)        0.043     7.346    u_var2_i_62/O
    SLICE_X11Y169        net (fo=1, routed)           0.000     7.346    n_0_u_var2_i_62
    SLICE_X11Y169        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     7.603    u_var2_i_34/CO[3]
    SLICE_X11Y170        net (fo=1, unset)            0.000     7.603    n_0_u_var2_i_34
    SLICE_X11Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.652    u_var2_i_29__0/CO[3]
    SLICE_X11Y171        net (fo=1, unset)            0.000     7.652    n_0_u_var2_i_29__0
    SLICE_X11Y171        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     7.805    u_var2_i_24__0/O[1]
    SLICE_X9Y167         net (fo=6, unset)            0.341     8.146    in[25]
    SLICE_X9Y167         LUT2 (Prop_lut2_I1_O)        0.119     8.265    u_var2_i_32/O
    SLICE_X9Y167         net (fo=1, routed)           0.000     8.265    n_0_u_var2_i_32
    SLICE_X9Y167         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     8.522    u_var2_i_3__0/CO[3]
    SLICE_X9Y168         net (fo=1, unset)            0.000     8.522    n_0_u_var2_i_3__0
    SLICE_X9Y168         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     8.626    u_var2_i_2__0/O[0]
    DSP48_X0Y67          net (fo=1, unset)            0.354     8.980    u_var3[28]
    DSP48_X0Y67          DSP48E1 (Prop_dsp48e1_B[11]_P[0])
                                                      2.357    11.337    u_var2/u_var2/P[0]
    SLICE_X8Y165         net (fo=1, unset)            0.348    11.685    n_105_u_var2/u_var2
    SLICE_X8Y165         LUT2 (Prop_lut2_I1_O)        0.043    11.728    u_var[23]_i_15/O
    SLICE_X8Y165         net (fo=1, routed)           0.000    11.728    n_0_u_var[23]_i_15
    SLICE_X8Y165         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    11.974    u_var_reg[23]_i_11/CO[3]
    SLICE_X8Y166         net (fo=1, unset)            0.000    11.974    n_0_u_var_reg[23]_i_11
    SLICE_X8Y166         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102    12.076    u_var_reg[27]_i_11/O[0]
    SLICE_X13Y166        net (fo=3, unset)            0.314    12.390    n_7_u_var_reg[27]_i_11
    SLICE_X13Y166        LUT3 (Prop_lut3_I0_O)        0.119    12.509    u_var[23]_i_5/O
    SLICE_X12Y166        net (fo=1, unset)            0.173    12.682    n_0_u_var[23]_i_5
    SLICE_X12Y166        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.255    12.937    u_var_reg[23]_i_2/O[2]
    SLICE_X13Y166        net (fo=1, unset)            0.162    13.099    u_var0[22]
    SLICE_X13Y166        LUT3 (Prop_lut3_I0_O)        0.126    13.225    u_var[22]_i_1/O
    DSP48_X0Y66          net (fo=2, unset)            0.206    13.431    u_var[22]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.500     9.500    
    R31                                               0.000     9.500    clk
    R31                  net (fo=0)                   0.000     9.500    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.443     9.943    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.405    11.348    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.420    clk_IBUF_BUFG_inst/O
    DSP48_X0Y66          net (fo=203, unset)          1.109    12.529    clk_IBUF_BUFG
                         clock pessimism              0.204    12.733    
                         clock uncertainty           -0.035    12.698    
    DSP48_X0Y66          DSP48E1 (Setup_dsp48e1_CLK_B[5])
                                                     -0.275    12.423    temp/temp
  -------------------------------------------------------------------
                         required time                         12.423    
                         arrival time                         -13.431    
  -------------------------------------------------------------------
                         slack                                 -1.008    

Slack (VIOLATED) :        -0.975ns  (required time - arrival time)
  Source:                 temp__0/temp/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            temp/temp/B[3]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (clk rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        10.057ns  (logic 7.747ns (77.031%)  route 2.310ns (22.969%))
  Logic Levels:           15  (CARRY4=8 DSP48E1=2 LUT2=3 LUT3=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.029ns = ( 12.529 - 9.500 ) 
    Source Clock Delay      (SCD):    3.341ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    R31                                               0.000     0.000    clk
    R31                  net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.557     0.557    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.487     2.044    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.124    clk_IBUF_BUFG_inst/O
    DSP48_X0Y68          net (fo=203, unset)          1.217     3.341    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y68          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.626     5.967    temp__0/temp/PCOUT[47]
    DSP48_X0Y69          net (fo=1, unset)            0.000     5.967    n_106_temp__0/temp
    DSP48_X0Y69          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      0.938     6.905    temp__1/temp/P[0]
    SLICE_X11Y169        net (fo=2, unset)            0.398     7.303    n_105_temp__1/temp
    SLICE_X11Y169        LUT2 (Prop_lut2_I0_O)        0.043     7.346    u_var2_i_62/O
    SLICE_X11Y169        net (fo=1, routed)           0.000     7.346    n_0_u_var2_i_62
    SLICE_X11Y169        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     7.603    u_var2_i_34/CO[3]
    SLICE_X11Y170        net (fo=1, unset)            0.000     7.603    n_0_u_var2_i_34
    SLICE_X11Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.652    u_var2_i_29__0/CO[3]
    SLICE_X11Y171        net (fo=1, unset)            0.000     7.652    n_0_u_var2_i_29__0
    SLICE_X11Y171        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     7.805    u_var2_i_24__0/O[1]
    SLICE_X9Y167         net (fo=6, unset)            0.341     8.146    in[25]
    SLICE_X9Y167         LUT2 (Prop_lut2_I1_O)        0.119     8.265    u_var2_i_32/O
    SLICE_X9Y167         net (fo=1, routed)           0.000     8.265    n_0_u_var2_i_32
    SLICE_X9Y167         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     8.522    u_var2_i_3__0/CO[3]
    SLICE_X9Y168         net (fo=1, unset)            0.000     8.522    n_0_u_var2_i_3__0
    SLICE_X9Y168         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     8.626    u_var2_i_2__0/O[0]
    DSP48_X0Y67          net (fo=1, unset)            0.354     8.980    u_var3[28]
    DSP48_X0Y67          DSP48E1 (Prop_dsp48e1_B[11]_P[0])
                                                      2.357    11.337    u_var2/u_var2/P[0]
    SLICE_X8Y165         net (fo=1, unset)            0.348    11.685    n_105_u_var2/u_var2
    SLICE_X8Y165         LUT2 (Prop_lut2_I1_O)        0.043    11.728    u_var[23]_i_15/O
    SLICE_X8Y165         net (fo=1, routed)           0.000    11.728    n_0_u_var[23]_i_15
    SLICE_X8Y165         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.267    11.995    u_var_reg[23]_i_11/O[2]
    SLICE_X13Y165        net (fo=3, unset)            0.384    12.379    n_5_u_var_reg[23]_i_11
    SLICE_X13Y165        LUT3 (Prop_lut3_I0_O)        0.126    12.505    u_var[19]_i_3/O
    SLICE_X12Y165        net (fo=1, unset)            0.092    12.597    n_0_u_var[19]_i_3
    SLICE_X12Y165        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.187    12.784    u_var_reg[19]_i_2/CO[3]
    SLICE_X12Y166        net (fo=1, unset)            0.000    12.784    n_0_u_var_reg[19]_i_2
    SLICE_X12Y166        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102    12.886    u_var_reg[23]_i_2/O[0]
    SLICE_X13Y164        net (fo=1, unset)            0.176    13.062    u_var0[20]
    SLICE_X13Y164        LUT3 (Prop_lut3_I0_O)        0.119    13.181    u_var[20]_i_1/O
    DSP48_X0Y66          net (fo=2, unset)            0.217    13.398    u_var[20]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.500     9.500    
    R31                                               0.000     9.500    clk
    R31                  net (fo=0)                   0.000     9.500    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.443     9.943    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.405    11.348    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.420    clk_IBUF_BUFG_inst/O
    DSP48_X0Y66          net (fo=203, unset)          1.109    12.529    clk_IBUF_BUFG
                         clock pessimism              0.204    12.733    
                         clock uncertainty           -0.035    12.698    
    DSP48_X0Y66          DSP48E1 (Setup_dsp48e1_CLK_B[3])
                                                     -0.275    12.423    temp/temp
  -------------------------------------------------------------------
                         required time                         12.423    
                         arrival time                         -13.398    
  -------------------------------------------------------------------
                         slack                                 -0.975    

Slack (VIOLATED) :        -0.850ns  (required time - arrival time)
  Source:                 temp__0/temp/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            temp/temp/B[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (clk rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        9.932ns  (logic 7.625ns (76.772%)  route 2.307ns (23.228%))
  Logic Levels:           14  (CARRY4=7 DSP48E1=2 LUT2=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.029ns = ( 12.529 - 9.500 ) 
    Source Clock Delay      (SCD):    3.341ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    R31                                               0.000     0.000    clk
    R31                  net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.557     0.557    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.487     2.044    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.124    clk_IBUF_BUFG_inst/O
    DSP48_X0Y68          net (fo=203, unset)          1.217     3.341    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y68          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.626     5.967    temp__0/temp/PCOUT[47]
    DSP48_X0Y69          net (fo=1, unset)            0.000     5.967    n_106_temp__0/temp
    DSP48_X0Y69          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      0.938     6.905    temp__1/temp/P[0]
    SLICE_X11Y169        net (fo=2, unset)            0.398     7.303    n_105_temp__1/temp
    SLICE_X11Y169        LUT2 (Prop_lut2_I0_O)        0.043     7.346    u_var2_i_62/O
    SLICE_X11Y169        net (fo=1, routed)           0.000     7.346    n_0_u_var2_i_62
    SLICE_X11Y169        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     7.603    u_var2_i_34/CO[3]
    SLICE_X11Y170        net (fo=1, unset)            0.000     7.603    n_0_u_var2_i_34
    SLICE_X11Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.652    u_var2_i_29__0/CO[3]
    SLICE_X11Y171        net (fo=1, unset)            0.000     7.652    n_0_u_var2_i_29__0
    SLICE_X11Y171        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     7.805    u_var2_i_24__0/O[1]
    SLICE_X9Y167         net (fo=6, unset)            0.341     8.146    in[25]
    SLICE_X9Y167         LUT2 (Prop_lut2_I1_O)        0.119     8.265    u_var2_i_32/O
    SLICE_X9Y167         net (fo=1, routed)           0.000     8.265    n_0_u_var2_i_32
    SLICE_X9Y167         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     8.522    u_var2_i_3__0/CO[3]
    SLICE_X9Y168         net (fo=1, unset)            0.000     8.522    n_0_u_var2_i_3__0
    SLICE_X9Y168         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     8.626    u_var2_i_2__0/O[0]
    DSP48_X0Y67          net (fo=1, unset)            0.354     8.980    u_var3[28]
    DSP48_X0Y67          DSP48E1 (Prop_dsp48e1_B[11]_P[0])
                                                      2.357    11.337    u_var2/u_var2/P[0]
    SLICE_X8Y165         net (fo=1, unset)            0.348    11.685    n_105_u_var2/u_var2
    SLICE_X8Y165         LUT2 (Prop_lut2_I1_O)        0.043    11.728    u_var[23]_i_15/O
    SLICE_X8Y165         net (fo=1, routed)           0.000    11.728    n_0_u_var[23]_i_15
    SLICE_X8Y165         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.267    11.995    u_var_reg[23]_i_11/O[2]
    SLICE_X12Y165        net (fo=3, unset)            0.475    12.470    n_5_u_var_reg[23]_i_11
    SLICE_X12Y165        LUT6 (Prop_lut6_I1_O)        0.126    12.596    u_var[19]_i_8/O
    SLICE_X12Y165        net (fo=1, routed)           0.000    12.596    n_0_u_var[19]_i_8
    SLICE_X12Y165        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.166    12.762    u_var_reg[19]_i_2/O[3]
    SLICE_X13Y165        net (fo=1, unset)            0.181    12.943    u_var0[19]
    SLICE_X13Y165        LUT3 (Prop_lut3_I0_O)        0.120    13.063    u_var[19]_i_1/O
    DSP48_X0Y66          net (fo=2, unset)            0.210    13.273    u_var[19]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.500     9.500    
    R31                                               0.000     9.500    clk
    R31                  net (fo=0)                   0.000     9.500    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.443     9.943    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.405    11.348    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.420    clk_IBUF_BUFG_inst/O
    DSP48_X0Y66          net (fo=203, unset)          1.109    12.529    clk_IBUF_BUFG
                         clock pessimism              0.204    12.733    
                         clock uncertainty           -0.035    12.698    
    DSP48_X0Y66          DSP48E1 (Setup_dsp48e1_CLK_B[2])
                                                     -0.275    12.423    temp/temp
  -------------------------------------------------------------------
                         required time                         12.423    
                         arrival time                         -13.273    
  -------------------------------------------------------------------
                         slack                                 -0.850    

Slack (VIOLATED) :        -0.844ns  (required time - arrival time)
  Source:                 temp__0/temp/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            u_var_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (clk rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        10.182ns  (logic 7.926ns (77.843%)  route 2.256ns (22.157%))
  Logic Levels:           16  (CARRY4=9 DSP48E1=2 LUT2=3 LUT3=2)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.977ns = ( 12.477 - 9.500 ) 
    Source Clock Delay      (SCD):    3.341ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    R31                                               0.000     0.000    clk
    R31                  net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.557     0.557    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.487     2.044    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.124    clk_IBUF_BUFG_inst/O
    DSP48_X0Y68          net (fo=203, unset)          1.217     3.341    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y68          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.626     5.967    temp__0/temp/PCOUT[47]
    DSP48_X0Y69          net (fo=1, unset)            0.000     5.967    n_106_temp__0/temp
    DSP48_X0Y69          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      0.938     6.905    temp__1/temp/P[0]
    SLICE_X11Y169        net (fo=2, unset)            0.398     7.303    n_105_temp__1/temp
    SLICE_X11Y169        LUT2 (Prop_lut2_I0_O)        0.043     7.346    u_var2_i_62/O
    SLICE_X11Y169        net (fo=1, routed)           0.000     7.346    n_0_u_var2_i_62
    SLICE_X11Y169        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     7.603    u_var2_i_34/CO[3]
    SLICE_X11Y170        net (fo=1, unset)            0.000     7.603    n_0_u_var2_i_34
    SLICE_X11Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.652    u_var2_i_29__0/CO[3]
    SLICE_X11Y171        net (fo=1, unset)            0.000     7.652    n_0_u_var2_i_29__0
    SLICE_X11Y171        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     7.805    u_var2_i_24__0/O[1]
    SLICE_X9Y167         net (fo=6, unset)            0.341     8.146    in[25]
    SLICE_X9Y167         LUT2 (Prop_lut2_I1_O)        0.119     8.265    u_var2_i_32/O
    SLICE_X9Y167         net (fo=1, routed)           0.000     8.265    n_0_u_var2_i_32
    SLICE_X9Y167         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     8.522    u_var2_i_3__0/CO[3]
    SLICE_X9Y168         net (fo=1, unset)            0.000     8.522    n_0_u_var2_i_3__0
    SLICE_X9Y168         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     8.626    u_var2_i_2__0/O[0]
    DSP48_X0Y67          net (fo=1, unset)            0.354     8.980    u_var3[28]
    DSP48_X0Y67          DSP48E1 (Prop_dsp48e1_B[11]_P[3])
                                                      2.357    11.337    u_var2/u_var2/P[3]
    SLICE_X8Y166         net (fo=1, unset)            0.434    11.771    n_102_u_var2/u_var2
    SLICE_X8Y166         LUT2 (Prop_lut2_I1_O)        0.043    11.814    u_var[27]_i_16/O
    SLICE_X8Y166         net (fo=1, routed)           0.000    11.814    n_0_u_var[27]_i_16
    SLICE_X8Y166         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238    12.052    u_var_reg[27]_i_11/CO[3]
    SLICE_X8Y167         net (fo=1, unset)            0.000    12.052    n_0_u_var_reg[27]_i_11
    SLICE_X8Y167         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152    12.204    u_var_reg[31]_i_12/O[1]
    SLICE_X13Y167        net (fo=3, unset)            0.393    12.597    n_6_u_var_reg[31]_i_12
    SLICE_X13Y167        LUT3 (Prop_lut3_I0_O)        0.121    12.718    u_var[27]_i_4/O
    SLICE_X12Y167        net (fo=1, unset)            0.092    12.810    n_0_u_var[27]_i_4
    SLICE_X12Y167        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.196    13.006    u_var_reg[27]_i_2/CO[3]
    SLICE_X12Y168        net (fo=1, unset)            0.000    13.006    n_0_u_var_reg[27]_i_2
    SLICE_X12Y168        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152    13.158    u_var_reg[31]_i_2/O[1]
    SLICE_X11Y168        net (fo=1, unset)            0.244    13.402    u_var0[29]
    SLICE_X11Y168        LUT3 (Prop_lut3_I0_O)        0.121    13.523    u_var[29]_i_1/O
    SLICE_X11Y168        net (fo=2, routed)           0.000    13.523    u_var[29]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.500     9.500    
    R31                                               0.000     9.500    clk
    R31                  net (fo=0)                   0.000     9.500    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.443     9.943    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.405    11.348    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.420    clk_IBUF_BUFG_inst/O
    SLICE_X11Y168        net (fo=203, unset)          1.057    12.477    clk_IBUF_BUFG
                         clock pessimism              0.204    12.681    
                         clock uncertainty           -0.035    12.646    
    SLICE_X11Y168        FDRE (Setup_fdre_C_D)        0.033    12.679    u_var_reg[29]
  -------------------------------------------------------------------
                         required time                         12.679    
                         arrival time                         -13.523    
  -------------------------------------------------------------------
                         slack                                 -0.844    

Slack (VIOLATED) :        -0.820ns  (required time - arrival time)
  Source:                 temp__0/temp/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            u_var_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (clk rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        10.157ns  (logic 7.885ns (77.631%)  route 2.272ns (22.369%))
  Logic Levels:           15  (CARRY4=8 DSP48E1=2 LUT2=3 LUT3=2)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.977ns = ( 12.477 - 9.500 ) 
    Source Clock Delay      (SCD):    3.341ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    R31                                               0.000     0.000    clk
    R31                  net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.557     0.557    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.487     2.044    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.124    clk_IBUF_BUFG_inst/O
    DSP48_X0Y68          net (fo=203, unset)          1.217     3.341    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y68          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.626     5.967    temp__0/temp/PCOUT[47]
    DSP48_X0Y69          net (fo=1, unset)            0.000     5.967    n_106_temp__0/temp
    DSP48_X0Y69          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      0.938     6.905    temp__1/temp/P[0]
    SLICE_X11Y169        net (fo=2, unset)            0.398     7.303    n_105_temp__1/temp
    SLICE_X11Y169        LUT2 (Prop_lut2_I0_O)        0.043     7.346    u_var2_i_62/O
    SLICE_X11Y169        net (fo=1, routed)           0.000     7.346    n_0_u_var2_i_62
    SLICE_X11Y169        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     7.603    u_var2_i_34/CO[3]
    SLICE_X11Y170        net (fo=1, unset)            0.000     7.603    n_0_u_var2_i_34
    SLICE_X11Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.652    u_var2_i_29__0/CO[3]
    SLICE_X11Y171        net (fo=1, unset)            0.000     7.652    n_0_u_var2_i_29__0
    SLICE_X11Y171        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     7.805    u_var2_i_24__0/O[1]
    SLICE_X9Y167         net (fo=6, unset)            0.341     8.146    in[25]
    SLICE_X9Y167         LUT2 (Prop_lut2_I1_O)        0.119     8.265    u_var2_i_32/O
    SLICE_X9Y167         net (fo=1, routed)           0.000     8.265    n_0_u_var2_i_32
    SLICE_X9Y167         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     8.522    u_var2_i_3__0/CO[3]
    SLICE_X9Y168         net (fo=1, unset)            0.000     8.522    n_0_u_var2_i_3__0
    SLICE_X9Y168         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     8.626    u_var2_i_2__0/O[0]
    DSP48_X0Y67          net (fo=1, unset)            0.354     8.980    u_var3[28]
    DSP48_X0Y67          DSP48E1 (Prop_dsp48e1_B[11]_P[3])
                                                      2.357    11.337    u_var2/u_var2/P[3]
    SLICE_X8Y166         net (fo=1, unset)            0.434    11.771    n_102_u_var2/u_var2
    SLICE_X8Y166         LUT2 (Prop_lut2_I1_O)        0.043    11.814    u_var[27]_i_16/O
    SLICE_X8Y166         net (fo=1, routed)           0.000    11.814    n_0_u_var[27]_i_16
    SLICE_X8Y166         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238    12.052    u_var_reg[27]_i_11/CO[3]
    SLICE_X8Y167         net (fo=1, unset)            0.000    12.052    n_0_u_var_reg[27]_i_11
    SLICE_X8Y167         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.147    12.199    u_var_reg[31]_i_12/O[3]
    SLICE_X13Y169        net (fo=3, unset)            0.392    12.591    n_4_u_var_reg[31]_i_12
    SLICE_X13Y169        LUT3 (Prop_lut3_I0_O)        0.120    12.711    u_var[31]_i_5/O
    SLICE_X12Y168        net (fo=1, unset)            0.170    12.881    n_0_u_var[31]_i_5
    SLICE_X12Y168        CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.314    13.195    u_var_reg[31]_i_2/O[3]
    SLICE_X13Y168        net (fo=1, unset)            0.183    13.378    u_var0[31]
    SLICE_X13Y168        LUT3 (Prop_lut3_I0_O)        0.120    13.498    u_var[31]_i_1/O
    SLICE_X13Y168        net (fo=2, routed)           0.000    13.498    u_var[31]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.500     9.500    
    R31                                               0.000     9.500    clk
    R31                  net (fo=0)                   0.000     9.500    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.443     9.943    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.405    11.348    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.420    clk_IBUF_BUFG_inst/O
    SLICE_X13Y168        net (fo=203, unset)          1.057    12.477    clk_IBUF_BUFG
                         clock pessimism              0.204    12.681    
                         clock uncertainty           -0.035    12.646    
    SLICE_X13Y168        FDRE (Setup_fdre_C_D)        0.032    12.678    u_var_reg[31]
  -------------------------------------------------------------------
                         required time                         12.678    
                         arrival time                         -13.498    
  -------------------------------------------------------------------
                         slack                                 -0.820    

Slack (VIOLATED) :        -0.789ns  (required time - arrival time)
  Source:                 temp__0/temp/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            temp/temp/B[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (clk rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        9.871ns  (logic 7.574ns (76.730%)  route 2.297ns (23.270%))
  Logic Levels:           14  (CARRY4=7 DSP48E1=2 LUT2=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.029ns = ( 12.529 - 9.500 ) 
    Source Clock Delay      (SCD):    3.341ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    R31                                               0.000     0.000    clk
    R31                  net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.557     0.557    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.487     2.044    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.124    clk_IBUF_BUFG_inst/O
    DSP48_X0Y68          net (fo=203, unset)          1.217     3.341    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y68          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.626     5.967    temp__0/temp/PCOUT[47]
    DSP48_X0Y69          net (fo=1, unset)            0.000     5.967    n_106_temp__0/temp
    DSP48_X0Y69          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      0.938     6.905    temp__1/temp/P[0]
    SLICE_X11Y169        net (fo=2, unset)            0.398     7.303    n_105_temp__1/temp
    SLICE_X11Y169        LUT2 (Prop_lut2_I0_O)        0.043     7.346    u_var2_i_62/O
    SLICE_X11Y169        net (fo=1, routed)           0.000     7.346    n_0_u_var2_i_62
    SLICE_X11Y169        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     7.603    u_var2_i_34/CO[3]
    SLICE_X11Y170        net (fo=1, unset)            0.000     7.603    n_0_u_var2_i_34
    SLICE_X11Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.652    u_var2_i_29__0/CO[3]
    SLICE_X11Y171        net (fo=1, unset)            0.000     7.652    n_0_u_var2_i_29__0
    SLICE_X11Y171        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     7.805    u_var2_i_24__0/O[1]
    SLICE_X9Y167         net (fo=6, unset)            0.341     8.146    in[25]
    SLICE_X9Y167         LUT2 (Prop_lut2_I1_O)        0.119     8.265    u_var2_i_32/O
    SLICE_X9Y167         net (fo=1, routed)           0.000     8.265    n_0_u_var2_i_32
    SLICE_X9Y167         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     8.522    u_var2_i_3__0/CO[3]
    SLICE_X9Y168         net (fo=1, unset)            0.000     8.522    n_0_u_var2_i_3__0
    SLICE_X9Y168         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     8.626    u_var2_i_2__0/O[0]
    DSP48_X0Y67          net (fo=1, unset)            0.354     8.980    u_var3[28]
    DSP48_X0Y67          DSP48E1 (Prop_dsp48e1_B[11]_P[0])
                                                      2.357    11.337    u_var2/u_var2/P[0]
    SLICE_X8Y165         net (fo=1, unset)            0.348    11.685    n_105_u_var2/u_var2
    SLICE_X8Y165         LUT2 (Prop_lut2_I1_O)        0.043    11.728    u_var[23]_i_15/O
    SLICE_X8Y165         net (fo=1, routed)           0.000    11.728    n_0_u_var[23]_i_15
    SLICE_X8Y165         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.267    11.995    u_var_reg[23]_i_11/O[2]
    SLICE_X12Y165        net (fo=3, unset)            0.475    12.470    n_5_u_var_reg[23]_i_11
    SLICE_X12Y165        LUT6 (Prop_lut6_I1_O)        0.126    12.596    u_var[19]_i_8/O
    SLICE_X12Y165        net (fo=1, routed)           0.000    12.596    n_0_u_var[19]_i_8
    SLICE_X12Y165        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.109    12.705    u_var_reg[19]_i_2/O[2]
    SLICE_X11Y165        net (fo=1, unset)            0.182    12.887    u_var0[18]
    SLICE_X11Y165        LUT3 (Prop_lut3_I0_O)        0.126    13.013    u_var[18]_i_1/O
    DSP48_X0Y66          net (fo=2, unset)            0.199    13.212    u_var[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.500     9.500    
    R31                                               0.000     9.500    clk
    R31                  net (fo=0)                   0.000     9.500    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.443     9.943    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.405    11.348    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.420    clk_IBUF_BUFG_inst/O
    DSP48_X0Y66          net (fo=203, unset)          1.109    12.529    clk_IBUF_BUFG
                         clock pessimism              0.204    12.733    
                         clock uncertainty           -0.035    12.698    
    DSP48_X0Y66          DSP48E1 (Setup_dsp48e1_CLK_B[1])
                                                     -0.275    12.423    temp/temp
  -------------------------------------------------------------------
                         required time                         12.423    
                         arrival time                         -13.212    
  -------------------------------------------------------------------
                         slack                                 -0.789    

Slack (VIOLATED) :        -0.787ns  (required time - arrival time)
  Source:                 temp__0/temp/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            u_var_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (clk rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        10.125ns  (logic 7.854ns (77.570%)  route 2.271ns (22.430%))
  Logic Levels:           15  (CARRY4=8 DSP48E1=2 LUT2=3 LUT3=2)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.977ns = ( 12.477 - 9.500 ) 
    Source Clock Delay      (SCD):    3.341ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    R31                                               0.000     0.000    clk
    R31                  net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.557     0.557    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.487     2.044    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.124    clk_IBUF_BUFG_inst/O
    DSP48_X0Y68          net (fo=203, unset)          1.217     3.341    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y68          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.626     5.967    temp__0/temp/PCOUT[47]
    DSP48_X0Y69          net (fo=1, unset)            0.000     5.967    n_106_temp__0/temp
    DSP48_X0Y69          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      0.938     6.905    temp__1/temp/P[0]
    SLICE_X11Y169        net (fo=2, unset)            0.398     7.303    n_105_temp__1/temp
    SLICE_X11Y169        LUT2 (Prop_lut2_I0_O)        0.043     7.346    u_var2_i_62/O
    SLICE_X11Y169        net (fo=1, routed)           0.000     7.346    n_0_u_var2_i_62
    SLICE_X11Y169        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     7.603    u_var2_i_34/CO[3]
    SLICE_X11Y170        net (fo=1, unset)            0.000     7.603    n_0_u_var2_i_34
    SLICE_X11Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.652    u_var2_i_29__0/CO[3]
    SLICE_X11Y171        net (fo=1, unset)            0.000     7.652    n_0_u_var2_i_29__0
    SLICE_X11Y171        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     7.805    u_var2_i_24__0/O[1]
    SLICE_X9Y167         net (fo=6, unset)            0.341     8.146    in[25]
    SLICE_X9Y167         LUT2 (Prop_lut2_I1_O)        0.119     8.265    u_var2_i_32/O
    SLICE_X9Y167         net (fo=1, routed)           0.000     8.265    n_0_u_var2_i_32
    SLICE_X9Y167         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     8.522    u_var2_i_3__0/CO[3]
    SLICE_X9Y168         net (fo=1, unset)            0.000     8.522    n_0_u_var2_i_3__0
    SLICE_X9Y168         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     8.626    u_var2_i_2__0/O[0]
    DSP48_X0Y67          net (fo=1, unset)            0.354     8.980    u_var3[28]
    DSP48_X0Y67          DSP48E1 (Prop_dsp48e1_B[11]_P[3])
                                                      2.357    11.337    u_var2/u_var2/P[3]
    SLICE_X8Y166         net (fo=1, unset)            0.434    11.771    n_102_u_var2/u_var2
    SLICE_X8Y166         LUT2 (Prop_lut2_I1_O)        0.043    11.814    u_var[27]_i_16/O
    SLICE_X8Y166         net (fo=1, routed)           0.000    11.814    n_0_u_var[27]_i_16
    SLICE_X8Y166         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238    12.052    u_var_reg[27]_i_11/CO[3]
    SLICE_X8Y167         net (fo=1, unset)            0.000    12.052    n_0_u_var_reg[27]_i_11
    SLICE_X8Y167         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.147    12.199    u_var_reg[31]_i_12/O[3]
    SLICE_X13Y169        net (fo=3, unset)            0.392    12.591    n_4_u_var_reg[31]_i_12
    SLICE_X13Y169        LUT3 (Prop_lut3_I0_O)        0.120    12.711    u_var[31]_i_5/O
    SLICE_X12Y168        net (fo=1, unset)            0.170    12.881    n_0_u_var[31]_i_5
    SLICE_X12Y168        CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.277    13.158    u_var_reg[31]_i_2/O[2]
    SLICE_X11Y168        net (fo=1, unset)            0.182    13.340    u_var0[30]
    SLICE_X11Y168        LUT3 (Prop_lut3_I0_O)        0.126    13.466    u_var[30]_i_1/O
    SLICE_X11Y168        net (fo=2, routed)           0.000    13.466    u_var[30]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.500     9.500    
    R31                                               0.000     9.500    clk
    R31                  net (fo=0)                   0.000     9.500    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.443     9.943    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.405    11.348    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.420    clk_IBUF_BUFG_inst/O
    SLICE_X11Y168        net (fo=203, unset)          1.057    12.477    clk_IBUF_BUFG
                         clock pessimism              0.204    12.681    
                         clock uncertainty           -0.035    12.646    
    SLICE_X11Y168        FDRE (Setup_fdre_C_D)        0.033    12.679    u_var_reg[30]
  -------------------------------------------------------------------
                         required time                         12.679    
                         arrival time                         -13.466    
  -------------------------------------------------------------------
                         slack                                 -0.787    

Slack (VIOLATED) :        -0.782ns  (required time - arrival time)
  Source:                 temp__0/temp/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            u_var_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (clk rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        10.119ns  (logic 7.934ns (78.407%)  route 2.185ns (21.593%))
  Logic Levels:           16  (CARRY4=9 DSP48E1=2 LUT2=3 LUT3=2)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.977ns = ( 12.477 - 9.500 ) 
    Source Clock Delay      (SCD):    3.341ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    R31                                               0.000     0.000    clk
    R31                  net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.557     0.557    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.487     2.044    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.124    clk_IBUF_BUFG_inst/O
    DSP48_X0Y68          net (fo=203, unset)          1.217     3.341    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y68          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.626     5.967    temp__0/temp/PCOUT[47]
    DSP48_X0Y69          net (fo=1, unset)            0.000     5.967    n_106_temp__0/temp
    DSP48_X0Y69          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      0.938     6.905    temp__1/temp/P[0]
    SLICE_X11Y169        net (fo=2, unset)            0.398     7.303    n_105_temp__1/temp
    SLICE_X11Y169        LUT2 (Prop_lut2_I0_O)        0.043     7.346    u_var2_i_62/O
    SLICE_X11Y169        net (fo=1, routed)           0.000     7.346    n_0_u_var2_i_62
    SLICE_X11Y169        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     7.603    u_var2_i_34/CO[3]
    SLICE_X11Y170        net (fo=1, unset)            0.000     7.603    n_0_u_var2_i_34
    SLICE_X11Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.652    u_var2_i_29__0/CO[3]
    SLICE_X11Y171        net (fo=1, unset)            0.000     7.652    n_0_u_var2_i_29__0
    SLICE_X11Y171        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     7.805    u_var2_i_24__0/O[1]
    SLICE_X9Y167         net (fo=6, unset)            0.341     8.146    in[25]
    SLICE_X9Y167         LUT2 (Prop_lut2_I1_O)        0.119     8.265    u_var2_i_32/O
    SLICE_X9Y167         net (fo=1, routed)           0.000     8.265    n_0_u_var2_i_32
    SLICE_X9Y167         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     8.522    u_var2_i_3__0/CO[3]
    SLICE_X9Y168         net (fo=1, unset)            0.000     8.522    n_0_u_var2_i_3__0
    SLICE_X9Y168         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     8.626    u_var2_i_2__0/O[0]
    DSP48_X0Y67          net (fo=1, unset)            0.354     8.980    u_var3[28]
    DSP48_X0Y67          DSP48E1 (Prop_dsp48e1_B[11]_P[0])
                                                      2.357    11.337    u_var2/u_var2/P[0]
    SLICE_X8Y165         net (fo=1, unset)            0.348    11.685    n_105_u_var2/u_var2
    SLICE_X8Y165         LUT2 (Prop_lut2_I1_O)        0.043    11.728    u_var[23]_i_15/O
    SLICE_X8Y165         net (fo=1, routed)           0.000    11.728    n_0_u_var[23]_i_15
    SLICE_X8Y165         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    11.974    u_var_reg[23]_i_11/CO[3]
    SLICE_X8Y166         net (fo=1, unset)            0.000    11.974    n_0_u_var_reg[23]_i_11
    SLICE_X8Y166         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152    12.126    u_var_reg[27]_i_11/O[1]
    SLICE_X13Y166        net (fo=3, unset)            0.393    12.519    n_6_u_var_reg[27]_i_11
    SLICE_X13Y166        LUT3 (Prop_lut3_I0_O)        0.121    12.640    u_var[23]_i_4/O
    SLICE_X12Y166        net (fo=1, unset)            0.092    12.732    n_0_u_var[23]_i_4
    SLICE_X12Y166        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.196    12.928    u_var_reg[23]_i_2/CO[3]
    SLICE_X12Y167        net (fo=1, unset)            0.000    12.928    n_0_u_var_reg[23]_i_2
    SLICE_X12Y167        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152    13.080    u_var_reg[27]_i_2/O[1]
    SLICE_X11Y168        net (fo=1, unset)            0.259    13.339    u_var0[25]
    SLICE_X11Y168        LUT3 (Prop_lut3_I0_O)        0.121    13.460    u_var[25]_i_1/O
    SLICE_X11Y168        net (fo=2, routed)           0.000    13.460    u_var[25]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.500     9.500    
    R31                                               0.000     9.500    clk
    R31                  net (fo=0)                   0.000     9.500    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.443     9.943    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.405    11.348    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.420    clk_IBUF_BUFG_inst/O
    SLICE_X11Y168        net (fo=203, unset)          1.057    12.477    clk_IBUF_BUFG
                         clock pessimism              0.204    12.681    
                         clock uncertainty           -0.035    12.646    
    SLICE_X11Y168        FDRE (Setup_fdre_C_D)        0.032    12.678    u_var_reg[25]
  -------------------------------------------------------------------
                         required time                         12.678    
                         arrival time                         -13.460    
  -------------------------------------------------------------------
                         slack                                 -0.782    

Slack (VIOLATED) :        -0.771ns  (required time - arrival time)
  Source:                 temp__0/temp/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            u_var_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (clk rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        10.142ns  (logic 7.874ns (77.638%)  route 2.268ns (22.362%))
  Logic Levels:           16  (CARRY4=9 DSP48E1=2 LUT2=3 LUT3=2)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.978ns = ( 12.478 - 9.500 ) 
    Source Clock Delay      (SCD):    3.341ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    R31                                               0.000     0.000    clk
    R31                  net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.557     0.557    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.487     2.044    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.124    clk_IBUF_BUFG_inst/O
    DSP48_X0Y68          net (fo=203, unset)          1.217     3.341    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y68          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.626     5.967    temp__0/temp/PCOUT[47]
    DSP48_X0Y69          net (fo=1, unset)            0.000     5.967    n_106_temp__0/temp
    DSP48_X0Y69          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      0.938     6.905    temp__1/temp/P[0]
    SLICE_X11Y169        net (fo=2, unset)            0.398     7.303    n_105_temp__1/temp
    SLICE_X11Y169        LUT2 (Prop_lut2_I0_O)        0.043     7.346    u_var2_i_62/O
    SLICE_X11Y169        net (fo=1, routed)           0.000     7.346    n_0_u_var2_i_62
    SLICE_X11Y169        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     7.603    u_var2_i_34/CO[3]
    SLICE_X11Y170        net (fo=1, unset)            0.000     7.603    n_0_u_var2_i_34
    SLICE_X11Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.652    u_var2_i_29__0/CO[3]
    SLICE_X11Y171        net (fo=1, unset)            0.000     7.652    n_0_u_var2_i_29__0
    SLICE_X11Y171        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     7.805    u_var2_i_24__0/O[1]
    SLICE_X9Y167         net (fo=6, unset)            0.341     8.146    in[25]
    SLICE_X9Y167         LUT2 (Prop_lut2_I1_O)        0.119     8.265    u_var2_i_32/O
    SLICE_X9Y167         net (fo=1, routed)           0.000     8.265    n_0_u_var2_i_32
    SLICE_X9Y167         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     8.522    u_var2_i_3__0/CO[3]
    SLICE_X9Y168         net (fo=1, unset)            0.000     8.522    n_0_u_var2_i_3__0
    SLICE_X9Y168         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     8.626    u_var2_i_2__0/O[0]
    DSP48_X0Y67          net (fo=1, unset)            0.354     8.980    u_var3[28]
    DSP48_X0Y67          DSP48E1 (Prop_dsp48e1_B[11]_P[3])
                                                      2.357    11.337    u_var2/u_var2/P[3]
    SLICE_X8Y166         net (fo=1, unset)            0.434    11.771    n_102_u_var2/u_var2
    SLICE_X8Y166         LUT2 (Prop_lut2_I1_O)        0.043    11.814    u_var[27]_i_16/O
    SLICE_X8Y166         net (fo=1, routed)           0.000    11.814    n_0_u_var[27]_i_16
    SLICE_X8Y166         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238    12.052    u_var_reg[27]_i_11/CO[3]
    SLICE_X8Y167         net (fo=1, unset)            0.000    12.052    n_0_u_var_reg[27]_i_11
    SLICE_X8Y167         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152    12.204    u_var_reg[31]_i_12/O[1]
    SLICE_X13Y167        net (fo=3, unset)            0.393    12.597    n_6_u_var_reg[31]_i_12
    SLICE_X13Y167        LUT3 (Prop_lut3_I0_O)        0.121    12.718    u_var[27]_i_4/O
    SLICE_X12Y167        net (fo=1, unset)            0.092    12.810    n_0_u_var[27]_i_4
    SLICE_X12Y167        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.196    13.006    u_var_reg[27]_i_2/CO[3]
    SLICE_X12Y168        net (fo=1, unset)            0.000    13.006    n_0_u_var_reg[27]_i_2
    SLICE_X12Y168        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102    13.108    u_var_reg[31]_i_2/O[0]
    SLICE_X10Y167        net (fo=1, unset)            0.256    13.364    u_var0[28]
    SLICE_X10Y167        LUT3 (Prop_lut3_I0_O)        0.119    13.483    u_var[28]_i_1/O
    SLICE_X10Y167        net (fo=2, routed)           0.000    13.483    u_var[28]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.500     9.500    
    R31                                               0.000     9.500    clk
    R31                  net (fo=0)                   0.000     9.500    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.443     9.943    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.405    11.348    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.420    clk_IBUF_BUFG_inst/O
    SLICE_X10Y167        net (fo=203, unset)          1.058    12.478    clk_IBUF_BUFG
                         clock pessimism              0.204    12.682    
                         clock uncertainty           -0.035    12.647    
    SLICE_X10Y167        FDRE (Setup_fdre_C_D)        0.065    12.712    u_var_reg[28]
  -------------------------------------------------------------------
                         required time                         12.712    
                         arrival time                         -13.483    
  -------------------------------------------------------------------
                         slack                                 -0.771    

Slack (VIOLATED) :        -0.679ns  (required time - arrival time)
  Source:                 temp__0/temp/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            u_var_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (clk rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        10.017ns  (logic 7.928ns (79.145%)  route 2.089ns (20.855%))
  Logic Levels:           16  (CARRY4=9 DSP48E1=2 LUT2=3 LUT3=2)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.977ns = ( 12.477 - 9.500 ) 
    Source Clock Delay      (SCD):    3.341ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    R31                                               0.000     0.000    clk
    R31                  net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.557     0.557    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.487     2.044    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.124    clk_IBUF_BUFG_inst/O
    DSP48_X0Y68          net (fo=203, unset)          1.217     3.341    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y68          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.626     5.967    temp__0/temp/PCOUT[47]
    DSP48_X0Y69          net (fo=1, unset)            0.000     5.967    n_106_temp__0/temp
    DSP48_X0Y69          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      0.938     6.905    temp__1/temp/P[0]
    SLICE_X11Y169        net (fo=2, unset)            0.398     7.303    n_105_temp__1/temp
    SLICE_X11Y169        LUT2 (Prop_lut2_I0_O)        0.043     7.346    u_var2_i_62/O
    SLICE_X11Y169        net (fo=1, routed)           0.000     7.346    n_0_u_var2_i_62
    SLICE_X11Y169        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     7.603    u_var2_i_34/CO[3]
    SLICE_X11Y170        net (fo=1, unset)            0.000     7.603    n_0_u_var2_i_34
    SLICE_X11Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.652    u_var2_i_29__0/CO[3]
    SLICE_X11Y171        net (fo=1, unset)            0.000     7.652    n_0_u_var2_i_29__0
    SLICE_X11Y171        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     7.805    u_var2_i_24__0/O[1]
    SLICE_X9Y167         net (fo=6, unset)            0.341     8.146    in[25]
    SLICE_X9Y167         LUT2 (Prop_lut2_I1_O)        0.119     8.265    u_var2_i_32/O
    SLICE_X9Y167         net (fo=1, routed)           0.000     8.265    n_0_u_var2_i_32
    SLICE_X9Y167         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     8.522    u_var2_i_3__0/CO[3]
    SLICE_X9Y168         net (fo=1, unset)            0.000     8.522    n_0_u_var2_i_3__0
    SLICE_X9Y168         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     8.626    u_var2_i_2__0/O[0]
    DSP48_X0Y67          net (fo=1, unset)            0.354     8.980    u_var3[28]
    DSP48_X0Y67          DSP48E1 (Prop_dsp48e1_B[11]_P[0])
                                                      2.357    11.337    u_var2/u_var2/P[0]
    SLICE_X8Y165         net (fo=1, unset)            0.348    11.685    n_105_u_var2/u_var2
    SLICE_X8Y165         LUT2 (Prop_lut2_I1_O)        0.043    11.728    u_var[23]_i_15/O
    SLICE_X8Y165         net (fo=1, routed)           0.000    11.728    n_0_u_var[23]_i_15
    SLICE_X8Y165         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    11.974    u_var_reg[23]_i_11/CO[3]
    SLICE_X8Y166         net (fo=1, unset)            0.000    11.974    n_0_u_var_reg[23]_i_11
    SLICE_X8Y166         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152    12.126    u_var_reg[27]_i_11/O[1]
    SLICE_X13Y166        net (fo=3, unset)            0.393    12.519    n_6_u_var_reg[27]_i_11
    SLICE_X13Y166        LUT3 (Prop_lut3_I0_O)        0.121    12.640    u_var[23]_i_4/O
    SLICE_X12Y166        net (fo=1, unset)            0.092    12.732    n_0_u_var[23]_i_4
    SLICE_X12Y166        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.196    12.928    u_var_reg[23]_i_2/CO[3]
    SLICE_X12Y167        net (fo=1, unset)            0.000    12.928    n_0_u_var_reg[23]_i_2
    SLICE_X12Y167        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.147    13.075    u_var_reg[27]_i_2/O[3]
    SLICE_X13Y168        net (fo=1, unset)            0.163    13.238    u_var0[27]
    SLICE_X13Y168        LUT3 (Prop_lut3_I0_O)        0.120    13.358    u_var[27]_i_1/O
    SLICE_X13Y168        net (fo=2, routed)           0.000    13.358    u_var[27]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.500     9.500    
    R31                                               0.000     9.500    clk
    R31                  net (fo=0)                   0.000     9.500    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.443     9.943    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.405    11.348    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.420    clk_IBUF_BUFG_inst/O
    SLICE_X13Y168        net (fo=203, unset)          1.057    12.477    clk_IBUF_BUFG
                         clock pessimism              0.204    12.681    
                         clock uncertainty           -0.035    12.646    
    SLICE_X13Y168        FDRE (Setup_fdre_C_D)        0.033    12.679    u_var_reg[27]
  -------------------------------------------------------------------
                         required time                         12.679    
                         arrival time                         -13.358    
  -------------------------------------------------------------------
                         slack                                 -0.679    

Slack (VIOLATED) :        -0.664ns  (required time - arrival time)
  Source:                 temp__0/temp/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            u_var_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (clk rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        10.003ns  (logic 7.895ns (78.926%)  route 2.108ns (21.074%))
  Logic Levels:           16  (CARRY4=9 DSP48E1=2 LUT2=3 LUT3=2)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.978ns = ( 12.478 - 9.500 ) 
    Source Clock Delay      (SCD):    3.341ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    R31                                               0.000     0.000    clk
    R31                  net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.557     0.557    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.487     2.044    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.124    clk_IBUF_BUFG_inst/O
    DSP48_X0Y68          net (fo=203, unset)          1.217     3.341    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y68          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.626     5.967    temp__0/temp/PCOUT[47]
    DSP48_X0Y69          net (fo=1, unset)            0.000     5.967    n_106_temp__0/temp
    DSP48_X0Y69          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      0.938     6.905    temp__1/temp/P[0]
    SLICE_X11Y169        net (fo=2, unset)            0.398     7.303    n_105_temp__1/temp
    SLICE_X11Y169        LUT2 (Prop_lut2_I0_O)        0.043     7.346    u_var2_i_62/O
    SLICE_X11Y169        net (fo=1, routed)           0.000     7.346    n_0_u_var2_i_62
    SLICE_X11Y169        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     7.603    u_var2_i_34/CO[3]
    SLICE_X11Y170        net (fo=1, unset)            0.000     7.603    n_0_u_var2_i_34
    SLICE_X11Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.652    u_var2_i_29__0/CO[3]
    SLICE_X11Y171        net (fo=1, unset)            0.000     7.652    n_0_u_var2_i_29__0
    SLICE_X11Y171        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     7.805    u_var2_i_24__0/O[1]
    SLICE_X9Y167         net (fo=6, unset)            0.341     8.146    in[25]
    SLICE_X9Y167         LUT2 (Prop_lut2_I1_O)        0.119     8.265    u_var2_i_32/O
    SLICE_X9Y167         net (fo=1, routed)           0.000     8.265    n_0_u_var2_i_32
    SLICE_X9Y167         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     8.522    u_var2_i_3__0/CO[3]
    SLICE_X9Y168         net (fo=1, unset)            0.000     8.522    n_0_u_var2_i_3__0
    SLICE_X9Y168         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     8.626    u_var2_i_2__0/O[0]
    DSP48_X0Y67          net (fo=1, unset)            0.354     8.980    u_var3[28]
    DSP48_X0Y67          DSP48E1 (Prop_dsp48e1_B[11]_P[0])
                                                      2.357    11.337    u_var2/u_var2/P[0]
    SLICE_X8Y165         net (fo=1, unset)            0.348    11.685    n_105_u_var2/u_var2
    SLICE_X8Y165         LUT2 (Prop_lut2_I1_O)        0.043    11.728    u_var[23]_i_15/O
    SLICE_X8Y165         net (fo=1, routed)           0.000    11.728    n_0_u_var[23]_i_15
    SLICE_X8Y165         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    11.974    u_var_reg[23]_i_11/CO[3]
    SLICE_X8Y166         net (fo=1, unset)            0.000    11.974    n_0_u_var_reg[23]_i_11
    SLICE_X8Y166         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152    12.126    u_var_reg[27]_i_11/O[1]
    SLICE_X13Y166        net (fo=3, unset)            0.393    12.519    n_6_u_var_reg[27]_i_11
    SLICE_X13Y166        LUT3 (Prop_lut3_I0_O)        0.121    12.640    u_var[23]_i_4/O
    SLICE_X12Y166        net (fo=1, unset)            0.092    12.732    n_0_u_var[23]_i_4
    SLICE_X12Y166        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.196    12.928    u_var_reg[23]_i_2/CO[3]
    SLICE_X12Y167        net (fo=1, unset)            0.000    12.928    n_0_u_var_reg[23]_i_2
    SLICE_X12Y167        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.108    13.036    u_var_reg[27]_i_2/O[2]
    SLICE_X11Y167        net (fo=1, unset)            0.182    13.218    u_var0[26]
    SLICE_X11Y167        LUT3 (Prop_lut3_I0_O)        0.126    13.344    u_var[26]_i_1/O
    SLICE_X11Y167        net (fo=2, routed)           0.000    13.344    u_var[26]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.500     9.500    
    R31                                               0.000     9.500    clk
    R31                  net (fo=0)                   0.000     9.500    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.443     9.943    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.405    11.348    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.420    clk_IBUF_BUFG_inst/O
    SLICE_X11Y167        net (fo=203, unset)          1.058    12.478    clk_IBUF_BUFG
                         clock pessimism              0.204    12.682    
                         clock uncertainty           -0.035    12.647    
    SLICE_X11Y167        FDRE (Setup_fdre_C_D)        0.033    12.680    u_var_reg[26]
  -------------------------------------------------------------------
                         required time                         12.680    
                         arrival time                         -13.344    
  -------------------------------------------------------------------
                         slack                                 -0.664    

Slack (VIOLATED) :        -0.654ns  (required time - arrival time)
  Source:                 temp__0/temp/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            u_var_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (clk rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        9.992ns  (logic 7.882ns (78.883%)  route 2.110ns (21.117%))
  Logic Levels:           16  (CARRY4=9 DSP48E1=2 LUT2=3 LUT3=2)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.978ns = ( 12.478 - 9.500 ) 
    Source Clock Delay      (SCD):    3.341ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    R31                                               0.000     0.000    clk
    R31                  net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.557     0.557    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.487     2.044    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.124    clk_IBUF_BUFG_inst/O
    DSP48_X0Y68          net (fo=203, unset)          1.217     3.341    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y68          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.626     5.967    temp__0/temp/PCOUT[47]
    DSP48_X0Y69          net (fo=1, unset)            0.000     5.967    n_106_temp__0/temp
    DSP48_X0Y69          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      0.938     6.905    temp__1/temp/P[0]
    SLICE_X11Y169        net (fo=2, unset)            0.398     7.303    n_105_temp__1/temp
    SLICE_X11Y169        LUT2 (Prop_lut2_I0_O)        0.043     7.346    u_var2_i_62/O
    SLICE_X11Y169        net (fo=1, routed)           0.000     7.346    n_0_u_var2_i_62
    SLICE_X11Y169        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     7.603    u_var2_i_34/CO[3]
    SLICE_X11Y170        net (fo=1, unset)            0.000     7.603    n_0_u_var2_i_34
    SLICE_X11Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.652    u_var2_i_29__0/CO[3]
    SLICE_X11Y171        net (fo=1, unset)            0.000     7.652    n_0_u_var2_i_29__0
    SLICE_X11Y171        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     7.805    u_var2_i_24__0/O[1]
    SLICE_X9Y167         net (fo=6, unset)            0.341     8.146    in[25]
    SLICE_X9Y167         LUT2 (Prop_lut2_I1_O)        0.119     8.265    u_var2_i_32/O
    SLICE_X9Y167         net (fo=1, routed)           0.000     8.265    n_0_u_var2_i_32
    SLICE_X9Y167         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     8.522    u_var2_i_3__0/CO[3]
    SLICE_X9Y168         net (fo=1, unset)            0.000     8.522    n_0_u_var2_i_3__0
    SLICE_X9Y168         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     8.626    u_var2_i_2__0/O[0]
    DSP48_X0Y67          net (fo=1, unset)            0.354     8.980    u_var3[28]
    DSP48_X0Y67          DSP48E1 (Prop_dsp48e1_B[11]_P[0])
                                                      2.357    11.337    u_var2/u_var2/P[0]
    SLICE_X8Y165         net (fo=1, unset)            0.348    11.685    n_105_u_var2/u_var2
    SLICE_X8Y165         LUT2 (Prop_lut2_I1_O)        0.043    11.728    u_var[23]_i_15/O
    SLICE_X8Y165         net (fo=1, routed)           0.000    11.728    n_0_u_var[23]_i_15
    SLICE_X8Y165         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    11.974    u_var_reg[23]_i_11/CO[3]
    SLICE_X8Y166         net (fo=1, unset)            0.000    11.974    n_0_u_var_reg[23]_i_11
    SLICE_X8Y166         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152    12.126    u_var_reg[27]_i_11/O[1]
    SLICE_X13Y166        net (fo=3, unset)            0.393    12.519    n_6_u_var_reg[27]_i_11
    SLICE_X13Y166        LUT3 (Prop_lut3_I0_O)        0.121    12.640    u_var[23]_i_4/O
    SLICE_X12Y166        net (fo=1, unset)            0.092    12.732    n_0_u_var[23]_i_4
    SLICE_X12Y166        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.196    12.928    u_var_reg[23]_i_2/CO[3]
    SLICE_X12Y167        net (fo=1, unset)            0.000    12.928    n_0_u_var_reg[23]_i_2
    SLICE_X12Y167        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102    13.030    u_var_reg[27]_i_2/O[0]
    SLICE_X11Y167        net (fo=1, unset)            0.184    13.214    u_var0[24]
    SLICE_X11Y167        LUT3 (Prop_lut3_I0_O)        0.119    13.333    u_var[24]_i_1/O
    SLICE_X11Y167        net (fo=2, routed)           0.000    13.333    u_var[24]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.500     9.500    
    R31                                               0.000     9.500    clk
    R31                  net (fo=0)                   0.000     9.500    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.443     9.943    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.405    11.348    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.420    clk_IBUF_BUFG_inst/O
    SLICE_X11Y167        net (fo=203, unset)          1.058    12.478    clk_IBUF_BUFG
                         clock pessimism              0.204    12.682    
                         clock uncertainty           -0.035    12.647    
    SLICE_X11Y167        FDRE (Setup_fdre_C_D)        0.032    12.679    u_var_reg[24]
  -------------------------------------------------------------------
                         required time                         12.679    
                         arrival time                         -13.333    
  -------------------------------------------------------------------
                         slack                                 -0.654    

Slack (VIOLATED) :        -0.618ns  (required time - arrival time)
  Source:                 temp__0/temp/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            u_var_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (clk rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        9.958ns  (logic 7.799ns (78.319%)  route 2.159ns (21.681%))
  Logic Levels:           15  (CARRY4=8 DSP48E1=2 LUT2=3 LUT3=2)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.979ns = ( 12.479 - 9.500 ) 
    Source Clock Delay      (SCD):    3.341ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    R31                                               0.000     0.000    clk
    R31                  net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.557     0.557    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.487     2.044    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.124    clk_IBUF_BUFG_inst/O
    DSP48_X0Y68          net (fo=203, unset)          1.217     3.341    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y68          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.626     5.967    temp__0/temp/PCOUT[47]
    DSP48_X0Y69          net (fo=1, unset)            0.000     5.967    n_106_temp__0/temp
    DSP48_X0Y69          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      0.938     6.905    temp__1/temp/P[0]
    SLICE_X11Y169        net (fo=2, unset)            0.398     7.303    n_105_temp__1/temp
    SLICE_X11Y169        LUT2 (Prop_lut2_I0_O)        0.043     7.346    u_var2_i_62/O
    SLICE_X11Y169        net (fo=1, routed)           0.000     7.346    n_0_u_var2_i_62
    SLICE_X11Y169        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     7.603    u_var2_i_34/CO[3]
    SLICE_X11Y170        net (fo=1, unset)            0.000     7.603    n_0_u_var2_i_34
    SLICE_X11Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.652    u_var2_i_29__0/CO[3]
    SLICE_X11Y171        net (fo=1, unset)            0.000     7.652    n_0_u_var2_i_29__0
    SLICE_X11Y171        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     7.805    u_var2_i_24__0/O[1]
    SLICE_X9Y167         net (fo=6, unset)            0.341     8.146    in[25]
    SLICE_X9Y167         LUT2 (Prop_lut2_I1_O)        0.119     8.265    u_var2_i_32/O
    SLICE_X9Y167         net (fo=1, routed)           0.000     8.265    n_0_u_var2_i_32
    SLICE_X9Y167         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     8.522    u_var2_i_3__0/CO[3]
    SLICE_X9Y168         net (fo=1, unset)            0.000     8.522    n_0_u_var2_i_3__0
    SLICE_X9Y168         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     8.626    u_var2_i_2__0/O[0]
    DSP48_X0Y67          net (fo=1, unset)            0.354     8.980    u_var3[28]
    DSP48_X0Y67          DSP48E1 (Prop_dsp48e1_B[11]_P[0])
                                                      2.357    11.337    u_var2/u_var2/P[0]
    SLICE_X8Y165         net (fo=1, unset)            0.348    11.685    n_105_u_var2/u_var2
    SLICE_X8Y165         LUT2 (Prop_lut2_I1_O)        0.043    11.728    u_var[23]_i_15/O
    SLICE_X8Y165         net (fo=1, routed)           0.000    11.728    n_0_u_var[23]_i_15
    SLICE_X8Y165         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.267    11.995    u_var_reg[23]_i_11/O[2]
    SLICE_X13Y165        net (fo=3, unset)            0.384    12.379    n_5_u_var_reg[23]_i_11
    SLICE_X13Y165        LUT3 (Prop_lut3_I0_O)        0.126    12.505    u_var[19]_i_3/O
    SLICE_X12Y165        net (fo=1, unset)            0.092    12.597    n_0_u_var[19]_i_3
    SLICE_X12Y165        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.187    12.784    u_var_reg[19]_i_2/CO[3]
    SLICE_X12Y166        net (fo=1, unset)            0.000    12.784    n_0_u_var_reg[19]_i_2
    SLICE_X12Y166        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152    12.936    u_var_reg[23]_i_2/O[1]
    SLICE_X11Y166        net (fo=1, unset)            0.242    13.178    u_var0[21]
    SLICE_X11Y166        LUT3 (Prop_lut3_I0_O)        0.121    13.299    u_var[21]_i_1/O
    SLICE_X11Y166        net (fo=2, routed)           0.000    13.299    u_var[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.500     9.500    
    R31                                               0.000     9.500    clk
    R31                  net (fo=0)                   0.000     9.500    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.443     9.943    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.405    11.348    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.420    clk_IBUF_BUFG_inst/O
    SLICE_X11Y166        net (fo=203, unset)          1.059    12.479    clk_IBUF_BUFG
                         clock pessimism              0.204    12.683    
                         clock uncertainty           -0.035    12.648    
    SLICE_X11Y166        FDRE (Setup_fdre_C_D)        0.033    12.681    u_var_reg[21]
  -------------------------------------------------------------------
                         required time                         12.681    
                         arrival time                         -13.299    
  -------------------------------------------------------------------
                         slack                                 -0.618    

Slack (VIOLATED) :        -0.593ns  (required time - arrival time)
  Source:                 temp__0/temp/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            temp/temp/B[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (clk rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        9.675ns  (logic 7.398ns (76.465%)  route 2.277ns (23.535%))
  Logic Levels:           14  (CARRY4=7 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.029ns = ( 12.529 - 9.500 ) 
    Source Clock Delay      (SCD):    3.341ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    R31                                               0.000     0.000    clk
    R31                  net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.557     0.557    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.487     2.044    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.124    clk_IBUF_BUFG_inst/O
    DSP48_X0Y68          net (fo=203, unset)          1.217     3.341    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y68          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.626     5.967    temp__0/temp/PCOUT[47]
    DSP48_X0Y69          net (fo=1, unset)            0.000     5.967    n_106_temp__0/temp
    DSP48_X0Y69          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      0.938     6.905    temp__1/temp/P[0]
    SLICE_X11Y169        net (fo=2, unset)            0.398     7.303    n_105_temp__1/temp
    SLICE_X11Y169        LUT2 (Prop_lut2_I0_O)        0.043     7.346    u_var2_i_62/O
    SLICE_X11Y169        net (fo=1, routed)           0.000     7.346    n_0_u_var2_i_62
    SLICE_X11Y169        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     7.603    u_var2_i_34/CO[3]
    SLICE_X11Y170        net (fo=1, unset)            0.000     7.603    n_0_u_var2_i_34
    SLICE_X11Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.652    u_var2_i_29__0/CO[3]
    SLICE_X11Y171        net (fo=1, unset)            0.000     7.652    n_0_u_var2_i_29__0
    SLICE_X11Y171        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     7.805    u_var2_i_24__0/O[1]
    SLICE_X9Y167         net (fo=6, unset)            0.341     8.146    in[25]
    SLICE_X9Y167         LUT2 (Prop_lut2_I1_O)        0.119     8.265    u_var2_i_32/O
    SLICE_X9Y167         net (fo=1, routed)           0.000     8.265    n_0_u_var2_i_32
    SLICE_X9Y167         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     8.522    u_var2_i_3__0/CO[3]
    SLICE_X9Y168         net (fo=1, unset)            0.000     8.522    n_0_u_var2_i_3__0
    SLICE_X9Y168         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     8.626    u_var2_i_2__0/O[0]
    DSP48_X0Y67          net (fo=1, unset)            0.354     8.980    u_var3[28]
    DSP48_X0Y67          DSP48E1 (Prop_dsp48e1_B[11]_P[0])
                                                      2.357    11.337    u_var2/u_var2/P[0]
    SLICE_X8Y165         net (fo=1, unset)            0.348    11.685    n_105_u_var2/u_var2
    SLICE_X8Y165         LUT2 (Prop_lut2_I1_O)        0.043    11.728    u_var[23]_i_15/O
    SLICE_X8Y165         net (fo=1, routed)           0.000    11.728    n_0_u_var[23]_i_15
    SLICE_X8Y165         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.105    11.833    u_var_reg[23]_i_11/O[1]
    SLICE_X12Y165        net (fo=3, unset)            0.386    12.219    n_6_u_var_reg[23]_i_11
    SLICE_X12Y165        LUT4 (Prop_lut4_I1_O)        0.121    12.340    u_var[19]_i_9/O
    SLICE_X12Y165        net (fo=1, routed)           0.000    12.340    n_0_u_var[19]_i_9
    SLICE_X12Y165        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.105    12.445    u_var_reg[19]_i_2/O[1]
    SLICE_X10Y165        net (fo=1, unset)            0.248    12.693    u_var0[17]
    SLICE_X10Y165        LUT3 (Prop_lut3_I0_O)        0.121    12.814    u_var[17]_i_1/O
    DSP48_X0Y66          net (fo=2, unset)            0.202    13.016    u_var[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.500     9.500    
    R31                                               0.000     9.500    clk
    R31                  net (fo=0)                   0.000     9.500    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.443     9.943    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.405    11.348    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.420    clk_IBUF_BUFG_inst/O
    DSP48_X0Y66          net (fo=203, unset)          1.109    12.529    clk_IBUF_BUFG
                         clock pessimism              0.204    12.733    
                         clock uncertainty           -0.035    12.698    
    DSP48_X0Y66          DSP48E1 (Setup_dsp48e1_CLK_B[0])
                                                     -0.275    12.423    temp/temp
  -------------------------------------------------------------------
                         required time                         12.423    
                         arrival time                         -13.016    
  -------------------------------------------------------------------
                         slack                                 -0.593    

Slack (VIOLATED) :        -0.562ns  (required time - arrival time)
  Source:                 temp__0/temp/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            u_var_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (clk rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        9.934ns  (logic 7.818ns (78.699%)  route 2.116ns (21.301%))
  Logic Levels:           15  (CARRY4=8 DSP48E1=2 LUT2=3 LUT3=2)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.979ns = ( 12.479 - 9.500 ) 
    Source Clock Delay      (SCD):    3.341ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    R31                                               0.000     0.000    clk
    R31                  net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.557     0.557    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.487     2.044    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.124    clk_IBUF_BUFG_inst/O
    DSP48_X0Y68          net (fo=203, unset)          1.217     3.341    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y68          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.626     5.967    temp__0/temp/PCOUT[47]
    DSP48_X0Y69          net (fo=1, unset)            0.000     5.967    n_106_temp__0/temp
    DSP48_X0Y69          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      0.938     6.905    temp__1/temp/P[0]
    SLICE_X11Y169        net (fo=2, unset)            0.398     7.303    n_105_temp__1/temp
    SLICE_X11Y169        LUT2 (Prop_lut2_I0_O)        0.043     7.346    u_var2_i_62/O
    SLICE_X11Y169        net (fo=1, routed)           0.000     7.346    n_0_u_var2_i_62
    SLICE_X11Y169        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     7.603    u_var2_i_34/CO[3]
    SLICE_X11Y170        net (fo=1, unset)            0.000     7.603    n_0_u_var2_i_34
    SLICE_X11Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.652    u_var2_i_29__0/CO[3]
    SLICE_X11Y171        net (fo=1, unset)            0.000     7.652    n_0_u_var2_i_29__0
    SLICE_X11Y171        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     7.805    u_var2_i_24__0/O[1]
    SLICE_X9Y167         net (fo=6, unset)            0.341     8.146    in[25]
    SLICE_X9Y167         LUT2 (Prop_lut2_I1_O)        0.119     8.265    u_var2_i_32/O
    SLICE_X9Y167         net (fo=1, routed)           0.000     8.265    n_0_u_var2_i_32
    SLICE_X9Y167         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     8.522    u_var2_i_3__0/CO[3]
    SLICE_X9Y168         net (fo=1, unset)            0.000     8.522    n_0_u_var2_i_3__0
    SLICE_X9Y168         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     8.626    u_var2_i_2__0/O[0]
    DSP48_X0Y67          net (fo=1, unset)            0.354     8.980    u_var3[28]
    DSP48_X0Y67          DSP48E1 (Prop_dsp48e1_B[11]_P[0])
                                                      2.357    11.337    u_var2/u_var2/P[0]
    SLICE_X8Y165         net (fo=1, unset)            0.348    11.685    n_105_u_var2/u_var2
    SLICE_X8Y165         LUT2 (Prop_lut2_I1_O)        0.043    11.728    u_var[23]_i_15/O
    SLICE_X8Y165         net (fo=1, routed)           0.000    11.728    n_0_u_var[23]_i_15
    SLICE_X8Y165         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    11.974    u_var_reg[23]_i_11/CO[3]
    SLICE_X8Y166         net (fo=1, unset)            0.000    11.974    n_0_u_var_reg[23]_i_11
    SLICE_X8Y166         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102    12.076    u_var_reg[27]_i_11/O[0]
    SLICE_X13Y166        net (fo=3, unset)            0.314    12.390    n_7_u_var_reg[27]_i_11
    SLICE_X13Y166        LUT3 (Prop_lut3_I0_O)        0.119    12.509    u_var[23]_i_5/O
    SLICE_X12Y166        net (fo=1, unset)            0.173    12.682    n_0_u_var[23]_i_5
    SLICE_X12Y166        CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.285    12.967    u_var_reg[23]_i_2/O[3]
    SLICE_X10Y166        net (fo=1, unset)            0.188    13.155    u_var0[23]
    SLICE_X10Y166        LUT3 (Prop_lut3_I0_O)        0.120    13.275    u_var[23]_i_1/O
    SLICE_X10Y166        net (fo=2, routed)           0.000    13.275    u_var[23]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.500     9.500    
    R31                                               0.000     9.500    clk
    R31                  net (fo=0)                   0.000     9.500    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.443     9.943    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.405    11.348    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.420    clk_IBUF_BUFG_inst/O
    SLICE_X10Y166        net (fo=203, unset)          1.059    12.479    clk_IBUF_BUFG
                         clock pessimism              0.204    12.683    
                         clock uncertainty           -0.035    12.648    
    SLICE_X10Y166        FDRE (Setup_fdre_C_D)        0.065    12.713    u_var_reg[23]
  -------------------------------------------------------------------
                         required time                         12.713    
                         arrival time                         -13.275    
  -------------------------------------------------------------------
                         slack                                 -0.562    

Slack (VIOLATED) :        -0.546ns  (required time - arrival time)
  Source:                 temp__0/temp/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            u_var_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (clk rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        9.884ns  (logic 7.794ns (78.855%)  route 2.090ns (21.145%))
  Logic Levels:           15  (CARRY4=8 DSP48E1=2 LUT2=3 LUT3=2)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.979ns = ( 12.479 - 9.500 ) 
    Source Clock Delay      (SCD):    3.341ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    R31                                               0.000     0.000    clk
    R31                  net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.557     0.557    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.487     2.044    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.124    clk_IBUF_BUFG_inst/O
    DSP48_X0Y68          net (fo=203, unset)          1.217     3.341    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y68          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.626     5.967    temp__0/temp/PCOUT[47]
    DSP48_X0Y69          net (fo=1, unset)            0.000     5.967    n_106_temp__0/temp
    DSP48_X0Y69          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      0.938     6.905    temp__1/temp/P[0]
    SLICE_X11Y169        net (fo=2, unset)            0.398     7.303    n_105_temp__1/temp
    SLICE_X11Y169        LUT2 (Prop_lut2_I0_O)        0.043     7.346    u_var2_i_62/O
    SLICE_X11Y169        net (fo=1, routed)           0.000     7.346    n_0_u_var2_i_62
    SLICE_X11Y169        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     7.603    u_var2_i_34/CO[3]
    SLICE_X11Y170        net (fo=1, unset)            0.000     7.603    n_0_u_var2_i_34
    SLICE_X11Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.652    u_var2_i_29__0/CO[3]
    SLICE_X11Y171        net (fo=1, unset)            0.000     7.652    n_0_u_var2_i_29__0
    SLICE_X11Y171        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     7.805    u_var2_i_24__0/O[1]
    SLICE_X9Y167         net (fo=6, unset)            0.341     8.146    in[25]
    SLICE_X9Y167         LUT2 (Prop_lut2_I1_O)        0.119     8.265    u_var2_i_32/O
    SLICE_X9Y167         net (fo=1, routed)           0.000     8.265    n_0_u_var2_i_32
    SLICE_X9Y167         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     8.522    u_var2_i_3__0/CO[3]
    SLICE_X9Y168         net (fo=1, unset)            0.000     8.522    n_0_u_var2_i_3__0
    SLICE_X9Y168         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     8.626    u_var2_i_2__0/O[0]
    DSP48_X0Y67          net (fo=1, unset)            0.354     8.980    u_var3[28]
    DSP48_X0Y67          DSP48E1 (Prop_dsp48e1_B[11]_P[0])
                                                      2.357    11.337    u_var2/u_var2/P[0]
    SLICE_X8Y165         net (fo=1, unset)            0.348    11.685    n_105_u_var2/u_var2
    SLICE_X8Y165         LUT2 (Prop_lut2_I1_O)        0.043    11.728    u_var[23]_i_15/O
    SLICE_X8Y165         net (fo=1, routed)           0.000    11.728    n_0_u_var[23]_i_15
    SLICE_X8Y165         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    11.974    u_var_reg[23]_i_11/CO[3]
    SLICE_X8Y166         net (fo=1, unset)            0.000    11.974    n_0_u_var_reg[23]_i_11
    SLICE_X8Y166         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102    12.076    u_var_reg[27]_i_11/O[0]
    SLICE_X13Y166        net (fo=3, unset)            0.314    12.390    n_7_u_var_reg[27]_i_11
    SLICE_X13Y166        LUT3 (Prop_lut3_I0_O)        0.119    12.509    u_var[23]_i_5/O
    SLICE_X12Y166        net (fo=1, unset)            0.173    12.682    n_0_u_var[23]_i_5
    SLICE_X12Y166        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.255    12.937    u_var_reg[23]_i_2/O[2]
    SLICE_X13Y166        net (fo=1, unset)            0.162    13.099    u_var0[22]
    SLICE_X13Y166        LUT3 (Prop_lut3_I0_O)        0.126    13.225    u_var[22]_i_1/O
    SLICE_X13Y166        net (fo=2, routed)           0.000    13.225    u_var[22]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.500     9.500    
    R31                                               0.000     9.500    clk
    R31                  net (fo=0)                   0.000     9.500    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.443     9.943    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.405    11.348    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.420    clk_IBUF_BUFG_inst/O
    SLICE_X13Y166        net (fo=203, unset)          1.059    12.479    clk_IBUF_BUFG
                         clock pessimism              0.204    12.683    
                         clock uncertainty           -0.035    12.648    
    SLICE_X13Y166        FDRE (Setup_fdre_C_D)        0.031    12.679    u_var_reg[22]
  -------------------------------------------------------------------
                         required time                         12.679    
                         arrival time                         -13.225    
  -------------------------------------------------------------------
                         slack                                 -0.546    

Slack (VIOLATED) :        -0.499ns  (required time - arrival time)
  Source:                 temp__0/temp/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            u_var_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (clk rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        9.840ns  (logic 7.747ns (78.730%)  route 2.093ns (21.270%))
  Logic Levels:           15  (CARRY4=8 DSP48E1=2 LUT2=3 LUT3=2)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.981ns = ( 12.481 - 9.500 ) 
    Source Clock Delay      (SCD):    3.341ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    R31                                               0.000     0.000    clk
    R31                  net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.557     0.557    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.487     2.044    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.124    clk_IBUF_BUFG_inst/O
    DSP48_X0Y68          net (fo=203, unset)          1.217     3.341    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y68          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.626     5.967    temp__0/temp/PCOUT[47]
    DSP48_X0Y69          net (fo=1, unset)            0.000     5.967    n_106_temp__0/temp
    DSP48_X0Y69          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      0.938     6.905    temp__1/temp/P[0]
    SLICE_X11Y169        net (fo=2, unset)            0.398     7.303    n_105_temp__1/temp
    SLICE_X11Y169        LUT2 (Prop_lut2_I0_O)        0.043     7.346    u_var2_i_62/O
    SLICE_X11Y169        net (fo=1, routed)           0.000     7.346    n_0_u_var2_i_62
    SLICE_X11Y169        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     7.603    u_var2_i_34/CO[3]
    SLICE_X11Y170        net (fo=1, unset)            0.000     7.603    n_0_u_var2_i_34
    SLICE_X11Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.652    u_var2_i_29__0/CO[3]
    SLICE_X11Y171        net (fo=1, unset)            0.000     7.652    n_0_u_var2_i_29__0
    SLICE_X11Y171        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     7.805    u_var2_i_24__0/O[1]
    SLICE_X9Y167         net (fo=6, unset)            0.341     8.146    in[25]
    SLICE_X9Y167         LUT2 (Prop_lut2_I1_O)        0.119     8.265    u_var2_i_32/O
    SLICE_X9Y167         net (fo=1, routed)           0.000     8.265    n_0_u_var2_i_32
    SLICE_X9Y167         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     8.522    u_var2_i_3__0/CO[3]
    SLICE_X9Y168         net (fo=1, unset)            0.000     8.522    n_0_u_var2_i_3__0
    SLICE_X9Y168         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     8.626    u_var2_i_2__0/O[0]
    DSP48_X0Y67          net (fo=1, unset)            0.354     8.980    u_var3[28]
    DSP48_X0Y67          DSP48E1 (Prop_dsp48e1_B[11]_P[0])
                                                      2.357    11.337    u_var2/u_var2/P[0]
    SLICE_X8Y165         net (fo=1, unset)            0.348    11.685    n_105_u_var2/u_var2
    SLICE_X8Y165         LUT2 (Prop_lut2_I1_O)        0.043    11.728    u_var[23]_i_15/O
    SLICE_X8Y165         net (fo=1, routed)           0.000    11.728    n_0_u_var[23]_i_15
    SLICE_X8Y165         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.267    11.995    u_var_reg[23]_i_11/O[2]
    SLICE_X13Y165        net (fo=3, unset)            0.384    12.379    n_5_u_var_reg[23]_i_11
    SLICE_X13Y165        LUT3 (Prop_lut3_I0_O)        0.126    12.505    u_var[19]_i_3/O
    SLICE_X12Y165        net (fo=1, unset)            0.092    12.597    n_0_u_var[19]_i_3
    SLICE_X12Y165        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.187    12.784    u_var_reg[19]_i_2/CO[3]
    SLICE_X12Y166        net (fo=1, unset)            0.000    12.784    n_0_u_var_reg[19]_i_2
    SLICE_X12Y166        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102    12.886    u_var_reg[23]_i_2/O[0]
    SLICE_X13Y164        net (fo=1, unset)            0.176    13.062    u_var0[20]
    SLICE_X13Y164        LUT3 (Prop_lut3_I0_O)        0.119    13.181    u_var[20]_i_1/O
    SLICE_X13Y164        net (fo=2, routed)           0.000    13.181    u_var[20]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.500     9.500    
    R31                                               0.000     9.500    clk
    R31                  net (fo=0)                   0.000     9.500    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.443     9.943    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.405    11.348    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.420    clk_IBUF_BUFG_inst/O
    SLICE_X13Y164        net (fo=203, unset)          1.061    12.481    clk_IBUF_BUFG
                         clock pessimism              0.204    12.685    
                         clock uncertainty           -0.035    12.650    
    SLICE_X13Y164        FDRE (Setup_fdre_C_D)        0.032    12.682    u_var_reg[20]
  -------------------------------------------------------------------
                         required time                         12.682    
                         arrival time                         -13.181    
  -------------------------------------------------------------------
                         slack                                 -0.499    

Slack (VIOLATED) :        -0.383ns  (required time - arrival time)
  Source:                 temp__0/temp/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            u_var_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (clk rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        9.722ns  (logic 7.625ns (78.430%)  route 2.097ns (21.570%))
  Logic Levels:           14  (CARRY4=7 DSP48E1=2 LUT2=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.980ns = ( 12.480 - 9.500 ) 
    Source Clock Delay      (SCD):    3.341ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    R31                                               0.000     0.000    clk
    R31                  net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.557     0.557    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.487     2.044    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.124    clk_IBUF_BUFG_inst/O
    DSP48_X0Y68          net (fo=203, unset)          1.217     3.341    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y68          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.626     5.967    temp__0/temp/PCOUT[47]
    DSP48_X0Y69          net (fo=1, unset)            0.000     5.967    n_106_temp__0/temp
    DSP48_X0Y69          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      0.938     6.905    temp__1/temp/P[0]
    SLICE_X11Y169        net (fo=2, unset)            0.398     7.303    n_105_temp__1/temp
    SLICE_X11Y169        LUT2 (Prop_lut2_I0_O)        0.043     7.346    u_var2_i_62/O
    SLICE_X11Y169        net (fo=1, routed)           0.000     7.346    n_0_u_var2_i_62
    SLICE_X11Y169        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     7.603    u_var2_i_34/CO[3]
    SLICE_X11Y170        net (fo=1, unset)            0.000     7.603    n_0_u_var2_i_34
    SLICE_X11Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.652    u_var2_i_29__0/CO[3]
    SLICE_X11Y171        net (fo=1, unset)            0.000     7.652    n_0_u_var2_i_29__0
    SLICE_X11Y171        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     7.805    u_var2_i_24__0/O[1]
    SLICE_X9Y167         net (fo=6, unset)            0.341     8.146    in[25]
    SLICE_X9Y167         LUT2 (Prop_lut2_I1_O)        0.119     8.265    u_var2_i_32/O
    SLICE_X9Y167         net (fo=1, routed)           0.000     8.265    n_0_u_var2_i_32
    SLICE_X9Y167         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     8.522    u_var2_i_3__0/CO[3]
    SLICE_X9Y168         net (fo=1, unset)            0.000     8.522    n_0_u_var2_i_3__0
    SLICE_X9Y168         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     8.626    u_var2_i_2__0/O[0]
    DSP48_X0Y67          net (fo=1, unset)            0.354     8.980    u_var3[28]
    DSP48_X0Y67          DSP48E1 (Prop_dsp48e1_B[11]_P[0])
                                                      2.357    11.337    u_var2/u_var2/P[0]
    SLICE_X8Y165         net (fo=1, unset)            0.348    11.685    n_105_u_var2/u_var2
    SLICE_X8Y165         LUT2 (Prop_lut2_I1_O)        0.043    11.728    u_var[23]_i_15/O
    SLICE_X8Y165         net (fo=1, routed)           0.000    11.728    n_0_u_var[23]_i_15
    SLICE_X8Y165         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.267    11.995    u_var_reg[23]_i_11/O[2]
    SLICE_X12Y165        net (fo=3, unset)            0.475    12.470    n_5_u_var_reg[23]_i_11
    SLICE_X12Y165        LUT6 (Prop_lut6_I1_O)        0.126    12.596    u_var[19]_i_8/O
    SLICE_X12Y165        net (fo=1, routed)           0.000    12.596    n_0_u_var[19]_i_8
    SLICE_X12Y165        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.166    12.762    u_var_reg[19]_i_2/O[3]
    SLICE_X13Y165        net (fo=1, unset)            0.181    12.943    u_var0[19]
    SLICE_X13Y165        LUT3 (Prop_lut3_I0_O)        0.120    13.063    u_var[19]_i_1/O
    SLICE_X13Y165        net (fo=2, routed)           0.000    13.063    u_var[19]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.500     9.500    
    R31                                               0.000     9.500    clk
    R31                  net (fo=0)                   0.000     9.500    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.443     9.943    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.405    11.348    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.420    clk_IBUF_BUFG_inst/O
    SLICE_X13Y165        net (fo=203, unset)          1.060    12.480    clk_IBUF_BUFG
                         clock pessimism              0.204    12.684    
                         clock uncertainty           -0.035    12.649    
    SLICE_X13Y165        FDRE (Setup_fdre_C_D)        0.031    12.680    u_var_reg[19]
  -------------------------------------------------------------------
                         required time                         12.680    
                         arrival time                         -13.063    
  -------------------------------------------------------------------
                         slack                                 -0.383    

Slack (VIOLATED) :        -0.331ns  (required time - arrival time)
  Source:                 temp__0/temp/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            u_var_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (clk rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        9.672ns  (logic 7.574ns (78.309%)  route 2.098ns (21.691%))
  Logic Levels:           14  (CARRY4=7 DSP48E1=2 LUT2=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.980ns = ( 12.480 - 9.500 ) 
    Source Clock Delay      (SCD):    3.341ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    R31                                               0.000     0.000    clk
    R31                  net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.557     0.557    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.487     2.044    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.124    clk_IBUF_BUFG_inst/O
    DSP48_X0Y68          net (fo=203, unset)          1.217     3.341    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y68          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.626     5.967    temp__0/temp/PCOUT[47]
    DSP48_X0Y69          net (fo=1, unset)            0.000     5.967    n_106_temp__0/temp
    DSP48_X0Y69          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      0.938     6.905    temp__1/temp/P[0]
    SLICE_X11Y169        net (fo=2, unset)            0.398     7.303    n_105_temp__1/temp
    SLICE_X11Y169        LUT2 (Prop_lut2_I0_O)        0.043     7.346    u_var2_i_62/O
    SLICE_X11Y169        net (fo=1, routed)           0.000     7.346    n_0_u_var2_i_62
    SLICE_X11Y169        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     7.603    u_var2_i_34/CO[3]
    SLICE_X11Y170        net (fo=1, unset)            0.000     7.603    n_0_u_var2_i_34
    SLICE_X11Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.652    u_var2_i_29__0/CO[3]
    SLICE_X11Y171        net (fo=1, unset)            0.000     7.652    n_0_u_var2_i_29__0
    SLICE_X11Y171        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     7.805    u_var2_i_24__0/O[1]
    SLICE_X9Y167         net (fo=6, unset)            0.341     8.146    in[25]
    SLICE_X9Y167         LUT2 (Prop_lut2_I1_O)        0.119     8.265    u_var2_i_32/O
    SLICE_X9Y167         net (fo=1, routed)           0.000     8.265    n_0_u_var2_i_32
    SLICE_X9Y167         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     8.522    u_var2_i_3__0/CO[3]
    SLICE_X9Y168         net (fo=1, unset)            0.000     8.522    n_0_u_var2_i_3__0
    SLICE_X9Y168         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     8.626    u_var2_i_2__0/O[0]
    DSP48_X0Y67          net (fo=1, unset)            0.354     8.980    u_var3[28]
    DSP48_X0Y67          DSP48E1 (Prop_dsp48e1_B[11]_P[0])
                                                      2.357    11.337    u_var2/u_var2/P[0]
    SLICE_X8Y165         net (fo=1, unset)            0.348    11.685    n_105_u_var2/u_var2
    SLICE_X8Y165         LUT2 (Prop_lut2_I1_O)        0.043    11.728    u_var[23]_i_15/O
    SLICE_X8Y165         net (fo=1, routed)           0.000    11.728    n_0_u_var[23]_i_15
    SLICE_X8Y165         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.267    11.995    u_var_reg[23]_i_11/O[2]
    SLICE_X12Y165        net (fo=3, unset)            0.475    12.470    n_5_u_var_reg[23]_i_11
    SLICE_X12Y165        LUT6 (Prop_lut6_I1_O)        0.126    12.596    u_var[19]_i_8/O
    SLICE_X12Y165        net (fo=1, routed)           0.000    12.596    n_0_u_var[19]_i_8
    SLICE_X12Y165        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.109    12.705    u_var_reg[19]_i_2/O[2]
    SLICE_X11Y165        net (fo=1, unset)            0.182    12.887    u_var0[18]
    SLICE_X11Y165        LUT3 (Prop_lut3_I0_O)        0.126    13.013    u_var[18]_i_1/O
    SLICE_X11Y165        net (fo=2, routed)           0.000    13.013    u_var[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.500     9.500    
    R31                                               0.000     9.500    clk
    R31                  net (fo=0)                   0.000     9.500    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.443     9.943    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.405    11.348    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.420    clk_IBUF_BUFG_inst/O
    SLICE_X11Y165        net (fo=203, unset)          1.060    12.480    clk_IBUF_BUFG
                         clock pessimism              0.204    12.684    
                         clock uncertainty           -0.035    12.649    
    SLICE_X11Y165        FDRE (Setup_fdre_C_D)        0.033    12.682    u_var_reg[18]
  -------------------------------------------------------------------
                         required time                         12.682    
                         arrival time                         -13.013    
  -------------------------------------------------------------------
                         slack                                 -0.331    

Slack (VIOLATED) :        -0.100ns  (required time - arrival time)
  Source:                 temp__0/temp/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            u_var_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (clk rise@9.500ns - clk rise@0.000ns)
  Data Path Delay:        9.473ns  (logic 7.398ns (78.096%)  route 2.075ns (21.904%))
  Logic Levels:           14  (CARRY4=7 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.980ns = ( 12.480 - 9.500 ) 
    Source Clock Delay      (SCD):    3.341ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    R31                                               0.000     0.000    clk
    R31                  net (fo=0)                   0.000     0.000    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.557     0.557    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.487     2.044    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.124    clk_IBUF_BUFG_inst/O
    DSP48_X0Y68          net (fo=203, unset)          1.217     3.341    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y68          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.626     5.967    temp__0/temp/PCOUT[47]
    DSP48_X0Y69          net (fo=1, unset)            0.000     5.967    n_106_temp__0/temp
    DSP48_X0Y69          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      0.938     6.905    temp__1/temp/P[0]
    SLICE_X11Y169        net (fo=2, unset)            0.398     7.303    n_105_temp__1/temp
    SLICE_X11Y169        LUT2 (Prop_lut2_I0_O)        0.043     7.346    u_var2_i_62/O
    SLICE_X11Y169        net (fo=1, routed)           0.000     7.346    n_0_u_var2_i_62
    SLICE_X11Y169        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     7.603    u_var2_i_34/CO[3]
    SLICE_X11Y170        net (fo=1, unset)            0.000     7.603    n_0_u_var2_i_34
    SLICE_X11Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.652    u_var2_i_29__0/CO[3]
    SLICE_X11Y171        net (fo=1, unset)            0.000     7.652    n_0_u_var2_i_29__0
    SLICE_X11Y171        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     7.805    u_var2_i_24__0/O[1]
    SLICE_X9Y167         net (fo=6, unset)            0.341     8.146    in[25]
    SLICE_X9Y167         LUT2 (Prop_lut2_I1_O)        0.119     8.265    u_var2_i_32/O
    SLICE_X9Y167         net (fo=1, routed)           0.000     8.265    n_0_u_var2_i_32
    SLICE_X9Y167         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     8.522    u_var2_i_3__0/CO[3]
    SLICE_X9Y168         net (fo=1, unset)            0.000     8.522    n_0_u_var2_i_3__0
    SLICE_X9Y168         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     8.626    u_var2_i_2__0/O[0]
    DSP48_X0Y67          net (fo=1, unset)            0.354     8.980    u_var3[28]
    DSP48_X0Y67          DSP48E1 (Prop_dsp48e1_B[11]_P[0])
                                                      2.357    11.337    u_var2/u_var2/P[0]
    SLICE_X8Y165         net (fo=1, unset)            0.348    11.685    n_105_u_var2/u_var2
    SLICE_X8Y165         LUT2 (Prop_lut2_I1_O)        0.043    11.728    u_var[23]_i_15/O
    SLICE_X8Y165         net (fo=1, routed)           0.000    11.728    n_0_u_var[23]_i_15
    SLICE_X8Y165         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.105    11.833    u_var_reg[23]_i_11/O[1]
    SLICE_X12Y165        net (fo=3, unset)            0.386    12.219    n_6_u_var_reg[23]_i_11
    SLICE_X12Y165        LUT4 (Prop_lut4_I1_O)        0.121    12.340    u_var[19]_i_9/O
    SLICE_X12Y165        net (fo=1, routed)           0.000    12.340    n_0_u_var[19]_i_9
    SLICE_X12Y165        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.105    12.445    u_var_reg[19]_i_2/O[1]
    SLICE_X10Y165        net (fo=1, unset)            0.248    12.693    u_var0[17]
    SLICE_X10Y165        LUT3 (Prop_lut3_I0_O)        0.121    12.814    u_var[17]_i_1/O
    SLICE_X10Y165        net (fo=2, routed)           0.000    12.814    u_var[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.500     9.500    
    R31                                               0.000     9.500    clk
    R31                  net (fo=0)                   0.000     9.500    clk
    R31                  IBUF (Prop_ibuf_I_O)         0.443     9.943    clk_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.405    11.348    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.420    clk_IBUF_BUFG_inst/O
    SLICE_X10Y165        net (fo=203, unset)          1.060    12.480    clk_IBUF_BUFG
                         clock pessimism              0.204    12.684    
                         clock uncertainty           -0.035    12.649    
    SLICE_X10Y165        FDRE (Setup_fdre_C_D)        0.065    12.714    u_var_reg[17]
  -------------------------------------------------------------------
                         required time                         12.714    
                         arrival time                         -12.814    
  -------------------------------------------------------------------
                         slack                                 -0.100    




