// Seed: 6753402
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  assign module_1.id_1 = 0;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_6;
  ;
endmodule
module module_1 (
    input  tri   id_0,
    output wand  id_1,
    output wire  id_2,
    output uwire id_3,
    input  uwire id_4,
    input  wor   id_5,
    input  wor   id_6,
    input  uwire id_7,
    output wor   id_8
);
  wire id_10, id_11;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11,
      id_11,
      id_11
  );
  logic [1 : (  1  )] id_12;
  wire id_13 = id_0;
endmodule
