read_verilog ../top.v
proc
memory -nomap
memory_map

design -reset
read_verilog ../top.v
synth -top top

