xload _0_0cell_0_0gcelem3x0
box 0 0 88 60
label prboundary
box 76 11 77 14
paint polysilicon
box 77 12 77 12
label "out" right polysilicon
box 78 20 79 23
paint ndiffusion
box 79 21 79 21
label "#10" right ndiffusion
box 73 11 76 14
paint polysilicon
box 74 12 74 12
label "out" right polysilicon
box 72 14 77 15
paint polysilicon
box 73 15 73 15
label "out" right polysilicon
box 75 20 78 23
paint ndiffusion
box 76 21 76 21
label "#10" right ndiffusion
box 78 32 79 35
paint pdiffusion
box 79 33 79 33
label "#10" right pdiffusion
box 72 10 77 11
paint polysilicon
box 73 11 73 11
label "out" right polysilicon
box 72 11 73 14
paint polysilicon
box 73 12 73 12
label "out" right polysilicon
box 70 15 74 18
paint polysilicon
box 71 16 71 16
label "out" right polysilicon
box 74 18 79 20
paint ndiffusion
box 75 19 75 19
label "#10" right ndiffusion
box 74 20 75 23
paint ndiffusion
box 75 21 75 21
label "#10" right ndiffusion
box 74 23 79 24
paint ndiffusion
box 75 24 75 24
label "#10" right ndiffusion
box 70 24 74 31
paint polysilicon
box 71 25 71 25
label "out" right polysilicon
box 75 32 78 35
paint pdiffusion
box 76 33 76 33
label "#10" right pdiffusion
box 63 49 65 51
paint polysilicon
box 64 50 64 50
label "in(0)" right polysilicon
box 70 18 74 24
paint ntransistor
box 71 19 71 19
label "out" right ntransistor
box 74 31 79 32
paint pdiffusion
box 75 32 75 32
label "#10" right pdiffusion
box 74 32 75 35
paint pdiffusion
box 75 33 75 33
label "#10" right pdiffusion
box 74 35 79 41
paint pdiffusion
box 75 36 75 36
label "#10" right pdiffusion
box 69 32 70 35
paint pdiffusion
box 70 33 70 33
label "Vdd" right pdiffusion
box 70 41 74 43
paint polysilicon
box 71 42 71 42
label "out" right polysilicon
box 65 9 69 18
paint ndiffusion
box 66 10 66 10
label "GND" right ndiffusion
box 65 18 70 24
paint ndiffusion
box 66 19 66 19
label "GND" right ndiffusion
box 63 24 65 31
paint polysilicon
box 64 25 64 25
label "in(0)" right polysilicon
box 70 31 74 41
paint ptransistor
box 71 32 71 32
label "out" right ptransistor
box 66 32 69 35
paint pdiffusion
box 67 33 67 33
label "Vdd" right pdiffusion
box 58 49 60 56
paint polysilicon
box 59 50 59 50
label "in(1)" right polysilicon
box 58 7 60 9
paint polysilicon
box 59 8 59 8
label "in(1)" right polysilicon
box 63 9 65 24
paint ntransistor
box 64 10 64 10
label "in(0)" right ntransistor
box 65 31 70 32
paint pdiffusion
box 66 32 66 32
label "Vdd" right pdiffusion
box 65 32 66 35
paint pdiffusion
box 66 33 66 33
label "Vdd" right pdiffusion
box 65 35 70 41
paint pdiffusion
box 66 36 66 36
label "Vdd" right pdiffusion
box 65 41 69 49
paint pdiffusion
box 66 42 66 42
label "Vdd" right pdiffusion
box 63 4 65 9
paint polysilicon
box 64 5 64 5
label "in(0)" right polysilicon
box 60 9 63 24
paint ndiffusion
box 58 24 60 31
paint polysilicon
box 59 25 59 25
label "in(1)" right polysilicon
box 63 31 65 49
paint ptransistor
box 64 32 64 32
label "in(0)" right ptransistor
box 53 49 55 50
paint polysilicon
box 54 50 54 50
label "in(2)" right polysilicon
box 53 7 55 9
paint polysilicon
box 54 8 54 8
label "in(2)" right polysilicon
box 58 9 60 24
paint ntransistor
box 59 10 59 10
label "in(1)" right ntransistor
box 60 31 63 49
paint pdiffusion
box 49 37 53 49
paint pdiffusion
box 50 38 50 38
label "out" right pdiffusion
box 55 9 58 24
paint ndiffusion
box 53 24 55 31
paint polysilicon
box 54 25 54 25
label "in(2)" right polysilicon
box 58 31 60 49
paint ptransistor
box 59 32 59 32
label "in(1)" right ptransistor
box 45 41 46 44
paint polysilicon
box 46 42 46 42
label "#10" right polysilicon
box 53 9 55 24
paint ntransistor
box 54 10 54 10
label "in(2)" right ntransistor
box 52 10 53 13
paint ndiffusion
box 53 11 53 11
label "out" right ndiffusion
box 48 13 53 18
paint ndiffusion
box 49 14 49 14
label "out" right ndiffusion
box 55 31 58 49
paint pdiffusion
box 51 32 53 35
paint pdiffusion
box 52 33 52 33
label "out" right pdiffusion
box 44 37 46 40
paint polysilicon
box 45 38 45 38
label "#10" right polysilicon
box 42 41 45 44
paint polysilicon
box 43 42 43 42
label "#10" right polysilicon
box 44 49 45 50
paint polysilicon
box 45 50 45 50
label "in(2)" right polysilicon
box 44 50 55 52
paint polysilicon
box 45 51 45 51
label "in(2)" right polysilicon
box 40 52 45 53
paint polysilicon
box 41 53 41 53
label "in(2)" right polysilicon
box 28 53 29 56
paint polysilicon
box 29 54 29 54
label "in(1)" right polysilicon
box 40 3 65 4
paint polysilicon
box 41 4 41 4
label "in(0)" right polysilicon
box 40 4 41 6
paint polysilicon
box 41 5 41 5
label "in(0)" right polysilicon
box 48 9 53 10
paint ndiffusion
box 49 10 49 10
label "out" right ndiffusion
box 49 10 52 13
paint ndiffusion
box 50 11 50 11
label "out" right ndiffusion
box 53 31 55 49
paint ptransistor
box 54 32 54 32
label "in(2)" right ptransistor
box 48 32 51 35
paint pdiffusion
box 49 33 49 33
label "out" right pdiffusion
box 41 40 46 41
paint polysilicon
box 42 41 42 41
label "#10" right polysilicon
box 41 41 42 44
paint polysilicon
box 42 42 42 42
label "#10" right polysilicon
box 41 44 46 45
paint polysilicon
box 42 45 42 45
label "#10" right polysilicon
box 41 49 44 52
paint polysilicon
box 42 50 42 50
label "in(2)" right polysilicon
box 25 53 28 56
paint polysilicon
box 26 54 26 54
label "in(1)" right polysilicon
box 37 3 40 6
paint polysilicon
box 38 4 38 4
label "in(0)" right polysilicon
box 48 10 49 13
paint ndiffusion
box 49 11 49 11
label "out" right ndiffusion
box 19 11 20 14
paint polysilicon
box 20 12 20 12
label "Vdd" right polysilicon
box 46 18 53 24
paint ndiffusion
box 47 19 47 19
label "out" right ndiffusion
box 46 31 53 32
paint pdiffusion
box 47 32 47 32
label "out" right pdiffusion
box 46 32 48 35
paint pdiffusion
box 47 33 47 33
label "out" right pdiffusion
box 46 35 53 37
paint pdiffusion
box 47 36 47 36
label "out" right pdiffusion
box 40 48 45 49
paint polysilicon
box 41 49 41 49
label "in(2)" right polysilicon
box 40 49 41 52
paint polysilicon
box 41 50 41 50
label "in(2)" right polysilicon
box 19 41 20 44
paint polysilicon
box 20 42 20 42
label "GND" right polysilicon
box 24 52 29 53
paint polysilicon
box 25 53 25 53
label "in(1)" right polysilicon
box 24 53 25 56
paint polysilicon
box 25 54 25 54
label "in(1)" right polysilicon
box 24 56 60 58
paint polysilicon
box 25 57 25 57
label "in(1)" right polysilicon
box 36 2 65 3
paint polysilicon
box 37 3 37 3
label "in(0)" right polysilicon
box 36 3 37 6
paint polysilicon
box 37 4 37 4
label "in(0)" right polysilicon
box 36 6 41 7
paint polysilicon
box 37 7 37 7
label "in(0)" right polysilicon
box 16 11 19 14
paint polysilicon
box 17 12 17 12
label "Vdd" right polysilicon
box 44 16 46 18
paint polysilicon
box 45 17 45 17
label "#10" right polysilicon
box 44 18 46 24
paint ntransistor
box 45 19 45 19
label "#10" right ntransistor
box 44 24 46 31
paint polysilicon
box 45 25 45 25
label "#10" right polysilicon
box 44 31 46 37
paint ptransistor
box 45 32 45 32
label "#10" right ptransistor
box 16 41 19 44
paint polysilicon
box 17 42 17 42
label "GND" right polysilicon
box 15 10 20 11
paint polysilicon
box 16 11 16 11
label "Vdd" right polysilicon
box 15 11 16 14
paint polysilicon
box 16 12 16 12
label "Vdd" right polysilicon
box 15 14 20 16
paint polysilicon
box 16 15 16 15
label "Vdd" right polysilicon
box 41 18 44 24
paint ndiffusion
box 12 19 13 22
paint ndiffusion
box 13 20 13 20
label "GND" right ndiffusion
box 27 31 44 37
paint pdiffusion
box 12 33 13 36
paint pdiffusion
box 13 34 13 34
label "Vdd" right pdiffusion
box 15 39 20 41
paint polysilicon
box 16 40 16 40
label "GND" right polysilicon
box 15 41 16 44
paint polysilicon
box 16 42 16 42
label "GND" right polysilicon
box 15 44 20 45
paint polysilicon
box 16 45 16 45
label "GND" right polysilicon
box 13 16 41 18
paint polysilicon
box 14 17 14 17
label "Vdd" right polysilicon
box 13 18 41 24
paint ntransistor
box 14 19 14 19
label "Vdd" right ntransistor
box 9 19 12 22
paint ndiffusion
box 10 20 10 20
label "GND" right ndiffusion
box 13 24 41 26
paint polysilicon
box 14 25 14 25
label "Vdd" right polysilicon
box 13 29 27 31
paint polysilicon
box 14 30 14 30
label "GND" right polysilicon
box 13 31 27 37
paint ptransistor
box 14 32 14 32
label "GND" right ptransistor
box 9 33 12 36
paint pdiffusion
box 10 34 10 34
label "Vdd" right pdiffusion
box 13 37 27 39
paint polysilicon
box 14 38 14 38
label "GND" right polysilicon
box 8 18 13 19
paint ndiffusion
box 9 19 9 19
label "GND" right ndiffusion
box 8 19 9 22
paint ndiffusion
box 9 20 9 20
label "GND" right ndiffusion
box 8 22 13 24
paint ndiffusion
box 9 23 9 23
label "GND" right ndiffusion
box 8 31 13 33
paint pdiffusion
box 9 32 9 32
label "Vdd" right pdiffusion
box 8 33 9 36
paint pdiffusion
box 9 34 9 34
label "Vdd" right pdiffusion
box 8 36 13 37
paint pdiffusion
box 9 37 9 37
label "Vdd" right pdiffusion
box 75 32 78 35
paint pdc
box 76 33 76 33
label "#10" right pdc
box 66 32 69 35
paint pdc
box 67 33 67 33
label "Vdd" right pdc
box 75 20 78 23
paint ndc
box 76 21 76 21
label "#10" right ndc
box 73 11 76 14
paint pc
box 74 12 74 12
label "out" right pc
box 48 32 51 35
paint pdc
box 49 33 49 33
label "out" right pdc
box 42 41 45 44
paint pc
box 43 42 43 42
label "#10" right pc
box 49 10 52 13
paint ndc
box 50 11 50 11
label "out" right ndc
box 41 49 44 52
paint pc
box 42 50 42 50
label "in(2)" right pc
box 25 53 28 56
paint pc
box 26 54 26 54
label "in(1)" right pc
box 37 3 40 6
paint pc
box 38 4 38 4
label "in(0)" right pc
box 16 41 19 44
paint pc
box 17 42 17 42
label "GND" right pc
box 16 11 19 14
paint pc
box 17 12 17 12
label "Vdd" right pc
box 9 19 12 22
paint ndc
box 10 20 10 20
label "GND" right ndc
box 9 33 12 36
paint pdc
box 10 34 10 34
label "Vdd" right pdc
box 75 32 78 35
paint m1
box 76 33 76 33
label "#10" right m1
box 75 35 78 43
paint m1
box 76 36 76 36
label "#10" right m1
box 73 52 76 55
paint m1
box 74 53 74 53
label "GND" right m1
box 69 32 70 35
paint m1
box 70 33 70 33
label "Vdd" right m1
box 72 52 73 55
paint m1
box 73 53 73 53
label "GND" right m1
box 72 55 76 56
paint m1
box 73 56 73 56
label "GND" right m1
box 66 32 69 35
paint m1
box 67 33 67 33
label "Vdd" right m1
box 60 32 66 35
paint m1
box 61 33 61 33
label "Vdd" right m1
box 57 52 60 55
paint m1
box 58 53 58 53
label "Vdd" right m1
box 57 32 60 35
paint m1
box 58 33 58 33
label "Vdd" right m1
box 56 52 57 55
paint m1
box 57 53 57 53
label "Vdd" right m1
box 56 55 60 56
paint m1
box 57 56 57 56
label "Vdd" right m1
box 48 32 51 35
paint m1
box 49 33 49 33
label "out" right m1
port class output
port make
box 48 35 51 36
paint m1
box 49 36 49 36
label "out" right m1
port class output
port make
box 45 43 78 44
paint m1
box 46 44 46 44
label "#10" right m1
box 42 40 45 41
paint m1
box 43 41 43 41
label "#10" right m1
box 42 41 45 44
paint m1
box 43 42 43 42
label "#10" right m1
box 42 44 78 46
paint m1
box 43 45 43 45
label "#10" right m1
box 73 14 76 15
paint m1
box 74 15 74 15
label "out" right m1
port class output
port make
box 44 49 45 52
paint m1
box 45 50 45 50
label "in(2)" right m1
port class input
port make
box 75 19 78 20
paint m1
box 76 20 76 20
label "#10" right m1
box 75 20 78 23
paint m1
box 76 21 76 21
label "#10" right m1
box 75 23 78 32
paint m1
box 76 24 76 24
label "#10" right m1
box 41 49 44 52
paint m1
box 42 50 42 50
label "in(2)" right m1
port class input
port make
box 40 55 44 56
paint m1
box 41 56 41 56
label "in(2)" right m1
port class input
port make
box 73 11 76 14
paint m1
box 74 12 74 12
label "out" right m1
port class output
port make
box 38 18 39 21
paint m1
box 39 19 39 19
label "in(0)" right m1
port class input
port make
box 40 49 41 52
paint m1
box 41 50 41 50
label "in(2)" right m1
port class input
port make
box 40 52 45 55
paint m1
box 41 53 41 53
label "in(2)" right m1
port class input
port make
box 52 10 76 11
paint m1
box 53 11 53 11
label "out" right m1
port class output
port make
box 52 11 73 13
paint m1
box 53 12 53 12
label "out" right m1
port class output
port make
box 48 13 51 32
paint m1
box 49 14 49 14
label "out" right m1
port class output
port make
box 35 18 38 21
paint m1
box 36 19 36 19
label "in(0)" right m1
port class input
port make
box 25 53 28 56
paint m1
box 26 54 26 54
label "in(1)" right m1
port class input
port make
box 25 56 28 57
paint m1
box 26 57 26 57
label "in(1)" right m1
port class input
port make
box 49 10 52 13
paint m1
box 50 11 50 11
label "out" right m1
port class output
port make
box 30 18 35 21
paint m1
box 31 19 31 19
label "in(0)" right m1
port class input
port make
box 30 21 33 46
paint m1
box 31 22 31 22
label "in(0)" right m1
port class input
port make
box 30 46 33 49
paint m1
box 31 47 31 47
label "in(0)" right m1
port class input
port make
box 24 52 28 53
paint m1
box 25 53 25 53
label "in(1)" right m1
port class input
port make
box 24 53 25 56
paint m1
box 25 54 25 54
label "in(1)" right m1
port class input
port make
box 33 10 49 13
paint m1
box 34 11 34 11
label "out" right m1
port class output
port make
box 22 26 25 29
paint m1
box 23 27 23 27
label "Vdd" right m1
box 30 10 33 13
paint m1
box 31 11 31 11
label "out" right m1
port class output
port make
box 22 15 25 26
paint m1
box 23 16 23 16
label "Vdd" right m1
box 16 41 19 44
paint m1
box 17 42 17 42
label "GND" right m1
box 16 44 19 45
paint m1
box 17 45 17 45
label "GND" right m1
box 37 2 40 3
paint m1
box 38 3 38 3
label "in(0)" right m1
port class input
port make
box 37 3 40 6
paint m1
box 38 4 38 4
label "in(0)" right m1
port class input
port make
box 37 6 40 7
paint m1
box 38 7 38 7
label "in(0)" right m1
port class input
port make
box 19 12 25 14
paint m1
box 20 13 20 13
label "Vdd" right m1
box 16 19 19 22
paint m1
box 17 20 17 20
label "GND" right m1
box 16 22 19 41
paint m1
box 17 23 17 23
label "GND" right m1
box 16 10 19 11
paint m1
box 17 11 17 11
label "Vdd" right m1
box 16 11 19 14
paint m1
box 17 12 17 12
label "Vdd" right m1
box 16 14 25 15
paint m1
box 17 15 17 15
label "Vdd" right m1
box 12 19 16 22
paint m1
box 13 20 13 20
label "GND" right m1
box 12 33 13 36
paint m1
box 13 34 13 34
label "Vdd" right m1
box 9 10 12 13
paint m1
box 10 11 10 11
label "out" right m1
port class output
port make
box 9 19 12 22
paint m1
box 10 20 10 20
label "GND" right m1
box 9 33 12 36
paint m1
box 10 34 10 34
label "Vdd" right m1
box 9 52 12 55
paint m1
box 10 53 10 53
label "in(0)" right m1
port class input
port make
box 8 8 12 10
paint m1
box 9 9 9 9
label "out" right m1
port class output
port make
box 8 10 9 13
paint m1
box 9 11 9 11
label "out" right m1
port class output
port make
box 8 19 9 22
paint m1
box 9 20 9 20
label "GND" right m1
box 8 33 9 36
paint m1
box 9 34 9 34
label "Vdd" right m1
box 8 52 9 55
paint m1
box 9 53 9 53
label "in(0)" right m1
port class input
port make
box 8 55 12 56
paint m1
box 9 56 9 56
label "in(0)" right m1
port class input
port make
box 57 32 60 35
paint mcon
box 58 33 58 33
label "Vdd" right mcon
box 37 3 40 6
paint mcon
box 38 4 38 4
label "in(0)" right mcon
box 35 18 38 21
paint mcon
box 36 19 36 19
label "in(0)" right mcon
box 22 26 25 29
paint mcon
box 23 27 23 27
label "Vdd" right mcon
box 73 52 76 55
paint mcon
box 74 53 74 53
label "GND" right mcon
box 30 10 33 13
paint mcon
box 31 11 31 11
label "out" right mcon
box 16 19 19 22
paint mcon
box 17 20 17 20
label "GND" right mcon
box 30 46 33 49
paint mcon
box 31 47 31 47
label "in(0)" right mcon
box 57 52 60 55
paint mcon
box 58 53 58 53
label "Vdd" right mcon
box 9 10 12 13
paint mcon
box 10 11 10 11
label "out" right mcon
box 9 33 12 36
paint mcon
box 10 34 10 34
label "Vdd" right mcon
box 9 52 12 55
paint mcon
box 10 53 10 53
label "in(0)" right mcon
box 73 27 76 51
paint m2
box 74 28 74 28
label "GND" right m2
box 38 18 39 21
paint m2
box 39 19 39 19
label "in(0)" right m2
port class input
port make
box 51 25 76 27
paint m2
box 52 26 52 26
label "GND" right m2
box 51 27 53 31
paint m2
box 52 28 52 28
label "GND" right m2
box 60 32 61 35
paint m2
box 61 33 61 33
label "Vdd" right m2
box 35 18 38 21
paint m2
box 36 19 36 19
label "in(0)" right m2
port class input
port make
box 57 32 60 35
paint m2
box 58 33 58 33
label "Vdd" right m2
box 76 52 77 55
paint m2
box 77 53 77 53
label "GND" right m2
box 34 17 39 18
paint m2
box 35 18 35 18
label "in(0)" right m2
port class input
port make
box 34 18 35 21
paint m2
box 35 19 35 19
label "in(0)" right m2
port class input
port make
box 34 21 39 22
paint m2
box 35 22 35 22
label "in(0)" right m2
port class input
port make
box 56 31 61 32
paint m2
box 57 32 57 32
label "Vdd" right m2
box 56 32 57 35
paint m2
box 57 33 57 33
label "Vdd" right m2
box 57 37 59 51
paint m2
box 58 38 58 38
label "Vdd" right m2
box 73 52 76 55
paint m2
box 74 53 74 53
label "GND" right m2
box 40 3 41 6
paint m2
box 41 4 41 4
label "in(0)" right m2
port class input
port make
box 72 52 73 55
paint m2
box 73 53 73 53
label "GND" right m2
box 37 3 40 6
paint m2
box 38 4 38 4
label "in(0)" right m2
port class input
port make
box 28 23 30 31
paint m2
box 29 24 29 24
label "GND" right m2
box 25 26 26 29
paint m2
box 26 27 26 27
label "Vdd" right m2
box 28 31 53 33
paint m2
box 29 32 29 32
label "GND" right m2
box 36 2 41 3
paint m2
box 37 3 37 3
label "in(0)" right m2
port class input
port make
box 36 3 37 6
paint m2
box 37 4 37 4
label "in(0)" right m2
port class input
port make
box 36 6 41 7
paint m2
box 37 7 37 7
label "in(0)" right m2
port class input
port make
box 36 7 38 17
paint m2
box 37 8 37 8
label "in(0)" right m2
port class input
port make
box 29 11 30 13
paint m2
box 30 12 30 12
label "out" right m2
port class output
port make
box 29 13 34 14
paint m2
box 30 14 30 14
label "out" right m2
port class output
port make
box 22 26 25 29
paint m2
box 23 27 23 27
label "Vdd" right m2
box 22 30 24 35
paint m2
box 23 31 23 31
label "Vdd" right m2
box 33 46 34 49
paint m2
box 34 47 34 47
label "in(0)" right m2
port class input
port make
box 72 51 77 52
paint m2
box 73 52 73 52
label "GND" right m2
box 60 52 61 55
paint m2
box 61 53 61 53
label "Vdd" right m2
box 21 25 26 26
paint m2
box 22 26 22 26
label "Vdd" right m2
box 21 26 22 29
paint m2
box 22 27 22 27
label "Vdd" right m2
box 21 29 26 30
paint m2
box 22 30 22 30
label "Vdd" right m2
box 30 46 33 49
paint m2
box 31 47 31 47
label "in(0)" right m2
port class input
port make
box 57 52 60 55
paint m2
box 58 53 58 53
label "Vdd" right m2
box 33 10 34 13
paint m2
box 34 11 34 11
label "out" right m2
port class output
port make
box 19 19 20 21
paint m2
box 20 20 20 20
label "GND" right m2
box 19 21 30 22
paint m2
box 20 22 20 22
label "GND" right m2
box 29 45 34 46
paint m2
box 30 46 30 46
label "in(0)" right m2
port class input
port make
box 29 46 30 48
paint m2
box 30 47 30 47
label "in(0)" right m2
port class input
port make
box 56 51 61 52
paint m2
box 57 52 57 52
label "Vdd" right m2
box 56 52 57 55
paint m2
box 57 53 57 53
label "Vdd" right m2
box 72 55 77 56
paint m2
box 73 56 73 56
label "GND" right m2
box 30 10 33 13
paint m2
box 31 11 31 11
label "out" right m2
port class output
port make
box 16 19 19 22
paint m2
box 17 20 17 20
label "GND" right m2
box 12 10 30 11
paint m2
box 13 11 13 11
label "out" right m2
port class output
port make
box 12 11 13 13
paint m2
box 13 12 13 12
label "out" right m2
port class output
port make
box 15 18 20 19
paint m2
box 16 19 16 19
label "GND" right m2
box 15 19 16 22
paint m2
box 16 20 16 20
label "GND" right m2
box 15 22 30 23
paint m2
box 16 23 16 23
label "GND" right m2
box 12 33 13 35
paint m2
box 13 34 13 34
label "Vdd" right m2
box 12 35 61 36
paint m2
box 13 36 13 36
label "Vdd" right m2
box 10 48 30 49
paint m2
box 11 49 11 49
label "in(0)" right m2
port class input
port make
box 10 49 34 50
paint m2
box 11 50 11 50
label "in(0)" right m2
port class input
port make
box 10 50 13 51
paint m2
box 11 51 11 51
label "in(0)" right m2
port class input
port make
box 12 52 13 55
paint m2
box 13 53 13 53
label "in(0)" right m2
port class input
port make
box 56 55 61 56
paint m2
box 57 56 57 56
label "Vdd" right m2
box 9 10 12 13
paint m2
box 10 11 10 11
label "out" right m2
port class output
port make
box 9 33 12 36
paint m2
box 10 34 10 34
label "Vdd" right m2
box 9 52 12 55
paint m2
box 10 53 10 53
label "in(0)" right m2
port class input
port make
box 8 9 34 10
paint m2
box 9 10 9 10
label "out" right m2
port class output
port make
box 8 10 9 13
paint m2
box 9 11 9 11
label "out" right m2
port class output
port make
box 8 13 13 14
paint m2
box 9 14 9 14
label "out" right m2
port class output
port make
box 8 32 13 33
paint m2
box 9 33 9 33
label "Vdd" right m2
box 8 33 9 36
paint m2
box 9 34 9 34
label "Vdd" right m2
box 8 36 59 37
paint m2
box 9 37 9 37
label "Vdd" right m2
box 8 51 13 52
paint m2
box 9 52 9 52
label "in(0)" right m2
port class input
port make
box 8 52 9 55
paint m2
box 9 53 9 53
label "in(0)" right m2
port class input
port make
box 8 55 13 56
paint m2
box 9 56 9 56
label "in(0)" right m2
port class input
port make
proc lcell { x } { load "_0_0cell_0_0g${x}x0" }
