Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Feb  1 16:46:38 2023
| Host         : HPLaptopKawser running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    16 |
|    Minimum number of control sets                        |    16 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    55 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    16 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     9 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              48 |           29 |
| No           | No                    | Yes                    |              90 |           37 |
| No           | Yes                   | No                     |              92 |           24 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              83 |           25 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------+------------------------------+---------------------------------+------------------+----------------+--------------+
|           Clock Signal          |         Enable Signal        |         Set/Reset Signal        | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------+------------------------------+---------------------------------+------------------+----------------+--------------+
|  im_gen0/y_pad_next_l_reg[6]/G0 |                              |                                 |                1 |              1 |         1.00 |
|  im_gen0/y_pad_next_l_reg[7]/G0 |                              |                                 |                1 |              1 |         1.00 |
|  im_gen0/y_pad_next_l_reg[8]/G0 |                              |                                 |                1 |              1 |         1.00 |
|  im_gen0/y_pad_next_l_reg[9]/G0 |                              |                                 |                1 |              1 |         1.00 |
|  pixel_clk_IBUF_BUFG            | vga_cont0/row[9]_i_1_n_1     | vga_cont0/h_sync_i_2_n_1        |                5 |             10 |         2.00 |
|  pixel_clk_IBUF_BUFG            | vga_cont0/column[10]_i_1_n_1 | vga_cont0/h_sync_i_2_n_1        |                3 |             11 |         3.67 |
|  pixel_clk_IBUF_BUFG            |                              |                                 |                8 |             12 |         1.50 |
|  pixel_clk_IBUF_BUFG            |                              | pb_down_L/PB_cnt[0]_i_1__1_n_1  |                4 |             16 |         4.00 |
|  pixel_clk_IBUF_BUFG            |                              | pb_down_R/PB_cnt[0]_i_1__2_n_1  |                4 |             16 |         4.00 |
|  pixel_clk_IBUF_BUFG            |                              | pb_up_L/PB_cnt[0]_i_1__0_n_1    |                4 |             16 |         4.00 |
|  pixel_clk_IBUF_BUFG            |                              | pb_up_R/PB_idle                 |                4 |             16 |         4.00 |
|  pixel_clk_IBUF_BUFG            |                              | vga_cont0/h_sync_i_2_n_1        |               10 |             24 |         2.40 |
|  n_0_39_BUFG                    |                              | pb_up_L/AR[1]                   |                8 |             28 |         3.50 |
|  y_pad_next_r__0                |                              |                                 |               17 |             32 |         1.88 |
|  pixel_clk_IBUF_BUFG            | vga_cont0/refresh_tick       | im_gen0/y_delta_reg[30]_i_2_n_1 |               17 |             62 |         3.65 |
|  pixel_clk_IBUF_BUFG            |                              | im_gen0/y_delta_reg[30]_i_2_n_1 |               27 |             66 |         2.44 |
+---------------------------------+------------------------------+---------------------------------+------------------+----------------+--------------+


