Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort low
Design : SYS_TOP
Version: K-2015.06
Date   : Tue Oct 22 17:33:12 2024
****************************************


Library(s) Used:

    scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (File: /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db)


Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top


Global Operating Voltage = 1.08 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1pW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
SYS_TOP                                6.58e-03    0.196 1.41e+07    0.217 100.0
  U_CLK_GATE (CLK_GATE)                1.51e-03 2.05e-03 1.48e+04 3.57e-03   1.6
  U_SYS_CTRL (SYS_CTRL_Output_Width16_Register_Width8_Address_Width4)
                                          0.000 8.68e-03 4.53e+05 9.13e-03   4.2
  U_ALU (ALU_Operand_Width8_Output_Width16)
                                          0.000 1.23e-02 4.30e+06 1.66e-02   7.7
    mult_28 (ALU_Operand_Width8_Output_Width16_DW02_mult_0)
                                          0.000    0.000 1.65e+06 1.65e-03   0.8
    add_22 (ALU_Operand_Width8_Output_Width16_DW01_add_0)
                                          0.000    0.000 2.05e+05 2.05e-04   0.1
    sub_25 (ALU_Operand_Width8_Output_Width16_DW01_sub_0)
                                          0.000    0.000 2.48e+05 2.48e-04   0.1
    div_31 (ALU_Operand_Width8_Output_Width16_DW_div_uns_0)
                                          0.000    0.000 1.24e+06 1.24e-03   0.6
  U_REG_FILE (REG_FILE_Register_Depth16_Register_Width8_Address_Width4)
                                       1.93e-03 9.96e-02 3.16e+06    0.105  48.3
  U_UART_RX (UART_RX_Data_Width8)      4.94e-04 2.39e-03 1.50e+06 4.39e-03   2.0
    U_Stop_Check (Stop_Check)             0.000 9.88e-05 2.83e+04 1.27e-04   0.1
    U_Start_Check (Start_Check)           0.000 6.07e-05 2.17e+04 8.24e-05   0.0
    U_Par_Check (Par_Check)               0.000 9.88e-05 1.31e+05 2.30e-04   0.1
    U_FSM (RX_FSM)                     8.03e-05 4.33e-04 3.68e+05 8.81e-04   0.4
    U_Edge_Bit_Counter (Edge_Bit_Counter)
                                       2.02e-04 8.79e-04 3.01e+05 1.38e-03   0.6
    U_Data_Sampling (Data_Sampling)    4.80e-05 3.16e-04 5.27e+05 8.91e-04   0.4
    U_Deserializer (Deserializer)         0.000 4.86e-04 1.22e+05 6.08e-04   0.3
  U_UART_TX (UART_TX_Data_Width8)      1.93e-04 1.50e-04 5.70e+05 9.13e-04   0.4
    U_MUX (MUX)                        1.33e-05 1.00e-05 3.86e+04 6.20e-05   0.0
    U_Parity_Calc (Parity_Calc)           0.000 4.47e-05 2.58e+05 3.02e-04   0.1
    U_FSM (TX_FSM)                        0.000 1.99e-05 8.31e+04 1.03e-04   0.0
    U_Serializer (Serializer)             0.000 5.97e-05 1.85e+05 2.45e-04   0.1
  U_CLK_DIV_RX (CLK_DIV_Div_Ratio_Width8_1)
                                       2.37e-04 5.80e-04 8.29e+05 1.65e-03   0.8
    add_66_aco (CLK_DIV_Div_Ratio_Width8_1_DW01_inc_2)
                                          0.000    0.000 8.09e+04 8.09e-05   0.0
    add_57_aco (CLK_DIV_Div_Ratio_Width8_1_DW01_inc_3)
                                          0.000    0.000 8.37e+04 8.37e-05   0.0
    add_49_aco (CLK_DIV_Div_Ratio_Width8_1_DW01_inc_1)
                                          0.000    0.000 8.09e+04 8.09e-05   0.0
    add_26 (CLK_DIV_Div_Ratio_Width8_1_DW01_inc_0)
                                          0.000    0.000 8.37e+04 8.37e-05   0.0
  U_CLKDIV_MUX (CLKDIV_MUX)               0.000    0.000 4.41e+04 4.41e-05   0.0
  U_CLK_DIV_TX (CLK_DIV_Div_Ratio_Width8_0)
                                       1.61e-04 9.44e-04 8.20e+05 1.93e-03   0.9
    add_66_aco (CLK_DIV_Div_Ratio_Width8_0_DW01_inc_1)
                                       7.59e-06 1.46e-05 8.11e+04 1.03e-04   0.0
    add_57_aco (CLK_DIV_Div_Ratio_Width8_0_DW01_inc_3)
                                       7.74e-06 1.46e-05 8.11e+04 1.03e-04   0.0
    add_49_aco (CLK_DIV_Div_Ratio_Width8_0_DW01_inc_2)
                                       7.74e-06 1.46e-05 8.11e+04 1.03e-04   0.0
    add_26 (CLK_DIV_Div_Ratio_Width8_0_DW01_inc_0)
                                          0.000    0.000 8.45e+04 8.45e-05   0.0
  U_PULSE_GEN (PULSE_GEN)                 0.000 9.95e-06 2.32e+04 3.31e-05   0.0
  U_ASYNC_FIFO (ASYNC_FIFO_DATA_WIDTH8_ADDRESS_WIDTH3_ADDRESS_DEPTH8_BUS_WIDTH4)
                                       1.15e-03 5.82e-02 2.15e+06 6.15e-02  28.4
    U_FIFO_WR (FIFO_WR_ADDRESS_WIDTH3_ADDRESS_DEPTH8)
                                          0.000 5.79e-03 2.35e+05 6.02e-03   2.8
    U_FIFO_RD (FIFO_RD_ADDRESS_WIDTH3_ADDRESS_DEPTH8)
                                          0.000 3.98e-05 2.28e+05 2.68e-04   0.1
    FIFO_Memory (FIFO_MEM_CNTRL_ADDRESS_WIDTH3_ADDRESS_DEPTH8_DATA_WIDTH8)
                                       9.11e-04 4.65e-02 1.52e+06 4.89e-02  22.6
    sync_w2r (DF_SYNC_BUS_WIDTH4_1)       0.000 3.98e-05 7.48e+04 1.15e-04   0.1
    sync_r2w (DF_SYNC_BUS_WIDTH4_0)       0.000 5.79e-03 8.23e+04 5.87e-03   2.7
  U_DATA_SYNC (DATA_SYNC_BUS_WIDTH8_NUM_STAGES2)
                                          0.000 8.68e-03 1.72e+05 8.85e-03   4.1
  RST_SYNC_2 (RST_SYNC_NUM_STAGES2_1)  6.44e-06 2.36e-04 2.40e+04 2.67e-04   0.1
  RST_SYNC_1 (RST_SYNC_NUM_STAGES2_0)  1.30e-05 2.25e-03 2.53e+04 2.29e-03   1.1
1
