[12/01 16:24:29      0s] 
[12/01 16:24:29      0s] Cadence Innovus(TM) Implementation System.
[12/01 16:24:29      0s] Copyright 2020 Cadence Design Systems, Inc. All rights reserved worldwide.
[12/01 16:24:29      0s] 
[12/01 16:24:29      0s] Version:	v20.15-s105_1, built Tue Jul 27 14:15:35 PDT 2021
[12/01 16:24:29      0s] Options:	
[12/01 16:24:29      0s] Date:		Thu Dec  1 16:24:29 2022
[12/01 16:24:29      0s] Host:		lab1-15.eng.utah.edu (x86_64 w/Linux 4.18.0-372.19.1.el8_6.x86_64) (8cores*16cpus*Intel(R) Core(TM) i7-10700 CPU @ 2.90GHz 16384KB)
[12/01 16:24:29      0s] OS:		Red Hat Enterprise Linux release 8.6 (Ootpa)
[12/01 16:24:29      0s] 
[12/01 16:24:29      0s] License:
[12/01 16:24:29      0s] 		invs	Innovus Implementation System	20.1	checkout succeeded
[12/01 16:24:29      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[12/01 16:24:41      8s] @(#)CDS: Innovus v20.15-s105_1 (64bit) 07/27/2021 14:15 (Linux 2.6.32-431.11.2.el6.x86_64)
[12/01 16:24:41      8s] @(#)CDS: NanoRoute 20.15-s105_1 NR210726-1341/20_15-UB (database version 18.20.554) {superthreading v2.14}
[12/01 16:24:41      8s] @(#)CDS: AAE 20.15-s020 (64bit) 07/27/2021 (Linux 2.6.32-431.11.2.el6.x86_64)
[12/01 16:24:41      8s] @(#)CDS: CTE 20.15-s024_1 () Jul 23 2021 04:46:45 ( )
[12/01 16:24:41      8s] @(#)CDS: SYNTECH 20.15-s012_1 () Jul 12 2021 23:29:38 ( )
[12/01 16:24:41      8s] @(#)CDS: CPE v20.15-s071
[12/01 16:24:41      8s] @(#)CDS: IQuantus/TQuantus 20.1.1-s460 (64bit) Fri Mar 5 18:46:16 PST 2021 (Linux 2.6.32-431.11.2.el6.x86_64)
[12/01 16:24:41      8s] @(#)CDS: OA 22.60-p058 Tue Jun 15 18:38:04 2021
[12/01 16:24:41      8s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[12/01 16:24:41      8s] @(#)CDS: RCDB 11.15.0
[12/01 16:24:41      8s] @(#)CDS: STYLUS 20.10-p029_1 (06/24/2021 01:33 PDT)
[12/01 16:24:41      8s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_3859460_lab1-15.eng.utah.edu_u1081888_TwR9ax.

[12/01 16:24:41      8s] Change the soft stacksize limit to 0.2%RAM (128 mbytes). Set global soft_stack_size_limit to change the value.
[12/01 16:24:42      9s] 
[12/01 16:24:42      9s] **INFO:  MMMC transition support version v31-84 
[12/01 16:24:42      9s] 
[12/01 16:24:42      9s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[12/01 16:24:42      9s] <CMD> suppressMessage ENCEXT-2799
[12/01 16:24:42      9s] <CMD> win
[12/01 16:32:51     51s] <CMD> set init_lef_file {/research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/tech.lef /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/sclib_tsmc180.lef /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/padlib_tsmc180.lef /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf2hs8x8/rf2hsm1wm1.vclef /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf2hs8x8/rf2hsm1wm1_ant.lef}
[12/01 16:32:51     51s] <CMD> set init_mmmc_file CONF/mips.view
[12/01 16:33:37     56s] <CMD> save_global CONF/mips_final.globals
[12/01 16:33:44     57s] <CMD> set init_gnd_net VSS
[12/01 16:33:44     57s] <CMD> set init_verilog ../design_compiler/HDL/GATE/MAU_mapped.v
[12/01 16:33:44     57s] <CMD> set init_pwr_net VDD
[12/01 16:33:44     57s] <CMD> init_design
[12/01 16:33:44     57s] #% Begin Load MMMC data ... (date=12/01 16:33:44, mem=797.6M)
[12/01 16:33:44     57s] #% End Load MMMC data ... (date=12/01 16:33:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=798.0M, current mem=798.0M)
[12/01 16:33:44     57s] 
[12/01 16:33:44     57s] Loading LEF file /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/tech.lef ...
[12/01 16:33:44     57s] 
[12/01 16:33:44     57s] Loading LEF file /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/sclib_tsmc180.lef ...
[12/01 16:33:44     57s] Set DBUPerIGU to M2 pitch 1120.
[12/01 16:33:44     57s] 
[12/01 16:33:44     57s] Loading LEF file /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/padlib_tsmc180.lef ...
[12/01 16:33:44     57s] 
[12/01 16:33:44     57s] Loading LEF file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf2hs8x8/rf2hsm1wm1.vclef ...
[12/01 16:33:44     57s] WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
[12/01 16:33:44     57s] The LEF parser will ignore this statement.
[12/01 16:33:44     57s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf2hs8x8/rf2hsm1wm1.vclef at line 12.
[12/01 16:33:44     57s] WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf2hs8x8/rf2hsm1wm1.vclef at line 1034.
[12/01 16:33:44     57s] 
[12/01 16:33:44     57s] Loading LEF file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf2hs8x8/rf2hsm1wm1_ant.lef ...
[12/01 16:33:44     57s] **WARN: (IMPLF-58):	MACRO 'rf2hsm1wm1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/01 16:33:44     57s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/01 16:33:44     57s] Type 'man IMPLF-58' for more detail.
[12/01 16:33:44     57s] WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf2hs8x8/rf2hsm1wm1_ant.lef at line 81.
[12/01 16:33:44     57s] **WARN: (IMPLF-61):	1 duplicated MACRO definitions have been found in the LEF file(s). Their content except DENSITY and PIN ANTENNA* data, and certain properties, have been ignored.
[12/01 16:33:44     57s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/01 16:33:44     57s] Type 'man IMPLF-61' for more detail.
[12/01 16:33:44     57s] **WARN: (IMPLF-201):	Pin 'QA[0]' in macro 'rf2hsm1wm1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 16:33:44     57s] Type 'man IMPLF-201' for more detail.
[12/01 16:33:44     57s] **WARN: (IMPLF-201):	Pin 'QA[1]' in macro 'rf2hsm1wm1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 16:33:44     57s] Type 'man IMPLF-201' for more detail.
[12/01 16:33:44     57s] **WARN: (IMPLF-201):	Pin 'QA[2]' in macro 'rf2hsm1wm1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 16:33:44     57s] Type 'man IMPLF-201' for more detail.
[12/01 16:33:44     57s] **WARN: (IMPLF-201):	Pin 'QA[3]' in macro 'rf2hsm1wm1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 16:33:44     57s] Type 'man IMPLF-201' for more detail.
[12/01 16:33:44     57s] **WARN: (IMPLF-201):	Pin 'QA[4]' in macro 'rf2hsm1wm1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 16:33:44     57s] Type 'man IMPLF-201' for more detail.
[12/01 16:33:44     57s] **WARN: (IMPLF-201):	Pin 'QA[5]' in macro 'rf2hsm1wm1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 16:33:44     57s] Type 'man IMPLF-201' for more detail.
[12/01 16:33:44     57s] **WARN: (IMPLF-201):	Pin 'QA[6]' in macro 'rf2hsm1wm1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 16:33:44     57s] Type 'man IMPLF-201' for more detail.
[12/01 16:33:44     57s] **WARN: (IMPLF-201):	Pin 'QA[7]' in macro 'rf2hsm1wm1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 16:33:44     57s] Type 'man IMPLF-201' for more detail.
[12/01 16:33:44     57s] **WARN: (IMPLF-200):	Pin 'DataOut' in macro 'pad_out' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 16:33:44     57s] Type 'man IMPLF-200' for more detail.
[12/01 16:33:44     57s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'pad_out' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 16:33:44     57s] Type 'man IMPLF-201' for more detail.
[12/01 16:33:44     57s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'pad_out' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 16:33:44     57s] Type 'man IMPLF-200' for more detail.
[12/01 16:33:44     57s] **WARN: (IMPLF-201):	Pin 'DataIn' in macro 'pad_in' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 16:33:44     57s] Type 'man IMPLF-201' for more detail.
[12/01 16:33:44     57s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'pad_in' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 16:33:44     57s] Type 'man IMPLF-201' for more detail.
[12/01 16:33:44     57s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'pad_in' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 16:33:44     57s] Type 'man IMPLF-200' for more detail.
[12/01 16:33:44     57s] **WARN: (IMPLF-201):	Pin 'DataIn' in macro 'pad_bidirhe' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 16:33:44     57s] Type 'man IMPLF-201' for more detail.
[12/01 16:33:44     57s] **WARN: (IMPLF-200):	Pin 'DataOut' in macro 'pad_bidirhe' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 16:33:44     57s] Type 'man IMPLF-200' for more detail.
[12/01 16:33:44     57s] **WARN: (IMPLF-200):	Pin 'EN' in macro 'pad_bidirhe' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 16:33:44     57s] Type 'man IMPLF-200' for more detail.
[12/01 16:33:44     57s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'pad_bidirhe' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 16:33:44     57s] Type 'man IMPLF-201' for more detail.
[12/01 16:33:44     57s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'pad_bidirhe' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 16:33:44     57s] Type 'man IMPLF-200' for more detail.
[12/01 16:33:44     57s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'XOR2X1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 16:33:44     57s] Type 'man IMPLF-201' for more detail.
[12/01 16:33:44     57s] **WARN: (IMPLF-200):	Pin 'B' in macro 'XOR2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 16:33:44     57s] Type 'man IMPLF-200' for more detail.
[12/01 16:33:44     57s] **WARN: (IMPLF-200):	Pin 'A' in macro 'XOR2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 16:33:44     57s] Type 'man IMPLF-200' for more detail.
[12/01 16:33:44     57s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'TIE1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 16:33:44     57s] Type 'man IMPLF-201' for more detail.
[12/01 16:33:44     57s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'TIE0' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 16:33:44     57s] Type 'man IMPLF-201' for more detail.
[12/01 16:33:44     57s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'OR2X1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 16:33:44     57s] Type 'man IMPLF-201' for more detail.
[12/01 16:33:44     57s] **WARN: (IMPLF-200):	Pin 'B' in macro 'OR2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 16:33:44     57s] Type 'man IMPLF-200' for more detail.
[12/01 16:33:44     57s] **WARN: (IMPLF-200):	Pin 'A' in macro 'OR2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 16:33:44     57s] Type 'man IMPLF-200' for more detail.
[12/01 16:33:44     57s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'NOR2X1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 16:33:44     57s] Type 'man IMPLF-201' for more detail.
[12/01 16:33:44     57s] **WARN: (IMPLF-200):	Pin 'B' in macro 'NOR2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 16:33:44     57s] Type 'man IMPLF-200' for more detail.
[12/01 16:33:44     57s] **WARN: (IMPLF-200):	Pin 'A' in macro 'NOR2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 16:33:44     57s] Type 'man IMPLF-200' for more detail.
[12/01 16:33:44     57s] **WARN: (IMPLF-200):	Pin 'A' in macro 'NAND3X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 16:33:44     57s] Type 'man IMPLF-200' for more detail.
[12/01 16:33:44     57s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'NAND3X1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 16:33:44     57s] Type 'man IMPLF-201' for more detail.
[12/01 16:33:44     57s] **WARN: (IMPLF-200):	Pin 'C' in macro 'NAND3X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 16:33:44     57s] Type 'man IMPLF-200' for more detail.
[12/01 16:33:44     57s] **WARN: (IMPLF-200):	Pin 'B' in macro 'NAND3X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 16:33:44     57s] Type 'man IMPLF-200' for more detail.
[12/01 16:33:44     57s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'NAND2X1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 16:33:44     57s] Type 'man IMPLF-201' for more detail.
[12/01 16:33:44     57s] **WARN: (IMPLF-200):	Pin 'B' in macro 'NAND2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 16:33:44     57s] Type 'man IMPLF-200' for more detail.
[12/01 16:33:44     57s] **WARN: (IMPLF-200):	Pin 'A' in macro 'NAND2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 16:33:44     57s] Type 'man IMPLF-200' for more detail.
[12/01 16:33:44     57s] **WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
[12/01 16:33:44     57s] To increase the message display limit, refer to the product command reference manual.
[12/01 16:33:44     57s] **WARN: (IMPLF-200):	Pin 'S' in macro 'MUX2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 16:33:44     57s] Type 'man IMPLF-200' for more detail.
[12/01 16:33:44     57s] **WARN: (IMPLF-200):	Pin 'B' in macro 'MUX2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 16:33:44     57s] Type 'man IMPLF-200' for more detail.
[12/01 16:33:44     57s] **WARN: (IMPLF-200):	Pin 'A' in macro 'MUX2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 16:33:44     57s] Type 'man IMPLF-200' for more detail.
[12/01 16:33:44     57s] **WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
[12/01 16:33:44     57s] To increase the message display limit, refer to the product command reference manual.
[12/01 16:33:44     57s] 
[12/01 16:33:44     57s] viaInitial starts at Thu Dec  1 16:33:44 2022
viaInitial ends at Thu Dec  1 16:33:44 2022

##  Check design process and node:  
##  Both design process and tech node are not set.

[12/01 16:33:44     57s] Loading view definition file from CONF/mips.view
[12/01 16:33:44     57s] Reading wc timing library '/research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ss_nldm.lib' ...
[12/01 16:33:44     57s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ss_nldm.lib)
[12/01 16:33:44     57s] Read 21 cells in library 'sclib_tsmc180_ss' 
[12/01 16:33:44     57s] Reading wc timing library '/research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ss_nldm.lib' ...
[12/01 16:33:44     57s] **WARN: (TECHLIB-302):	No function defined for cell 'pad_vdd'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ss_nldm.lib)
[12/01 16:33:44     57s] **WARN: (TECHLIB-302):	No function defined for cell 'pad_gnd'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ss_nldm.lib)
[12/01 16:33:44     57s] **WARN: (TECHLIB-302):	No function defined for cell 'pad_ana'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ss_nldm.lib)
[12/01 16:33:44     57s] Read 6 cells in library 'padlib_tsmc180_ss' 
[12/01 16:33:44     57s] Reading wc timing library '/research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf2hs8x8/rf2hsm1wm1_slow_syn.lib' ...
[12/01 16:33:44     57s] Read 1 cells in library 'USERLIB' 
[12/01 16:33:44     57s] Reading bc timing library '/research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ff_nldm.lib' ...
[12/01 16:33:44     57s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ff_nldm.lib)
[12/01 16:33:44     57s] Read 21 cells in library 'sclib_tsmc180_ff' 
[12/01 16:33:44     57s] Reading bc timing library '/research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ff_nldm.lib' ...
[12/01 16:33:44     57s] **WARN: (TECHLIB-302):	No function defined for cell 'pad_vdd'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ff_nldm.lib)
[12/01 16:33:44     57s] **WARN: (TECHLIB-302):	No function defined for cell 'pad_gnd'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ff_nldm.lib)
[12/01 16:33:44     57s] **WARN: (TECHLIB-302):	No function defined for cell 'pad_ana'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ff_nldm.lib)
[12/01 16:33:44     57s] Read 6 cells in library 'padlib_tsmc180_ff' 
[12/01 16:33:44     57s] Reading bc timing library '/research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf2hs8x8/rf2hsm1wm1_fast@-40C_syn.lib' ...
[12/01 16:33:44     57s] Read 1 cells in library 'USERLIB' 
[12/01 16:33:44     57s] Ending "PreSetAnalysisView" (total cpu=0:00:00.1, real=0:00:00.0, peak res=844.8M, current mem=812.7M)
[12/01 16:33:44     57s] *** End library_loading (cpu=0.00min, real=0.00min, mem=21.9M, fe_cpu=0.95min, fe_real=9.25min, fe_mem=794.1M) ***
[12/01 16:33:44     57s] #% Begin Load netlist data ... (date=12/01 16:33:44, mem=811.7M)
[12/01 16:33:44     57s] *** Begin netlist parsing (mem=794.1M) ***
[12/01 16:33:44     57s] Pin 'pad' of cell 'pad_ana' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[12/01 16:33:44     57s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'rf2hsm1wm1' is defined in LEF but not in the timing library.
[12/01 16:33:44     57s] Type 'man IMPVL-159' for more detail.
[12/01 16:33:44     57s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'rf2hsm1wm1' is defined in LEF but not in the timing library.
[12/01 16:33:44     57s] Type 'man IMPVL-159' for more detail.
[12/01 16:33:44     57s] Created 28 new cells from 6 timing libraries.
[12/01 16:33:44     57s] Reading netlist ...
[12/01 16:33:44     57s] Backslashed names will retain backslash and a trailing blank character.
[12/01 16:33:44     57s] Reading verilog netlist '../design_compiler/HDL/GATE/MAU_mapped.v'
[12/01 16:33:45     57s] 
[12/01 16:33:45     57s] *** Memory Usage v#1 (Current mem = 837.109M, initial mem = 290.191M) ***
[12/01 16:33:45     57s] *** End netlist parsing (cpu=0:00:00.3, real=0:00:01.0, mem=837.1M) ***
[12/01 16:33:45     57s] #% End Load netlist data ... (date=12/01 16:33:45, total cpu=0:00:00.3, real=0:00:01.0, peak res=863.1M, current mem=851.0M)
[12/01 16:33:45     57s] Top level cell is MAU.
[12/01 16:33:45     57s] Hooked 56 DB cells to tlib cells.
[12/01 16:33:45     57s] Ending "BindLib:" (total cpu=0:00:00.0, real=0:00:00.0, peak res=852.9M, current mem=852.9M)
[12/01 16:33:45     57s] Starting recursive module instantiation check.
[12/01 16:33:45     57s] No recursion found.
[12/01 16:33:45     57s] Building hierarchical netlist for Cell MAU ...
[12/01 16:33:45     57s] *** Netlist is unique.
[12/01 16:33:45     57s] Setting Std. cell height to 7840 DBU (smallest netlist inst).
[12/01 16:33:45     57s] ** info: there are 278 modules.
[12/01 16:33:45     57s] ** info: there are 94914 stdCell insts.
[12/01 16:33:45     57s] 
[12/01 16:33:45     57s] *** Memory Usage v#1 (Current mem = 920.023M, initial mem = 290.191M) ***
[12/01 16:33:45     57s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/01 16:33:45     57s] Type 'man IMPFP-3961' for more detail.
[12/01 16:33:45     57s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/01 16:33:45     57s] Type 'man IMPFP-3961' for more detail.
[12/01 16:33:45     57s] Start create_tracks
[12/01 16:33:45     57s] Generated pitch 1.12 in METAL6 is different from 0.9 defined in technology file in preferred direction.
[12/01 16:33:45     57s] Set Default Net Delay as 1000 ps.
[12/01 16:33:45     57s] Set Default Net Load as 0.5 pF. 
[12/01 16:33:45     57s] Set Default Input Pin Transition as 0.1 ps.
[12/01 16:33:45     58s] Extraction setup Started 
[12/01 16:33:45     58s] 
[12/01 16:33:45     58s] Trim Metal Layers:
[12/01 16:33:45     58s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[12/01 16:33:45     58s] Reading Capacitance Table File /research/ece/lnis-teaching/Designkits/tsmc180nm/pdk/captable/t018lo_1p6m_typical.captable ...
[12/01 16:33:45     58s] Reading Capacitance Table File /research/ece/lnis-teaching/Designkits/tsmc180nm/pdk/captable/t018lo_1p6m_typical.captable ...
[12/01 16:33:45     58s] Importing multi-corner RC tables ... 
[12/01 16:33:45     58s] Summary of Active RC-Corners : 
[12/01 16:33:45     58s]  
[12/01 16:33:45     58s]  Analysis View: wc
[12/01 16:33:45     58s]     RC-Corner Name        : wc
[12/01 16:33:45     58s]     RC-Corner Index       : 0
[12/01 16:33:45     58s]     RC-Corner Temperature : 25 Celsius
[12/01 16:33:45     58s]     RC-Corner Cap Table   : '/research/ece/lnis-teaching/Designkits/tsmc180nm/pdk/captable/t018lo_1p6m_typical.captable'
[12/01 16:33:45     58s]     RC-Corner PreRoute Res Factor         : 1
[12/01 16:33:45     58s]     RC-Corner PreRoute Cap Factor         : 1
[12/01 16:33:45     58s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[12/01 16:33:45     58s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[12/01 16:33:45     58s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[12/01 16:33:45     58s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[12/01 16:33:45     58s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[12/01 16:33:45     58s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[12/01 16:33:45     58s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[12/01 16:33:45     58s]  
[12/01 16:33:45     58s]  Analysis View: bc
[12/01 16:33:45     58s]     RC-Corner Name        : bc
[12/01 16:33:45     58s]     RC-Corner Index       : 1
[12/01 16:33:45     58s]     RC-Corner Temperature : 25 Celsius
[12/01 16:33:45     58s]     RC-Corner Cap Table   : '/research/ece/lnis-teaching/Designkits/tsmc180nm/pdk/captable/t018lo_1p6m_typical.captable'
[12/01 16:33:45     58s]     RC-Corner PreRoute Res Factor         : 1
[12/01 16:33:45     58s]     RC-Corner PreRoute Cap Factor         : 1
[12/01 16:33:45     58s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[12/01 16:33:45     58s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[12/01 16:33:45     58s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[12/01 16:33:45     58s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[12/01 16:33:45     58s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[12/01 16:33:45     58s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[12/01 16:33:45     58s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[12/01 16:33:45     58s] 
[12/01 16:33:45     58s] Trim Metal Layers:
[12/01 16:33:45     58s] LayerId::1 widthSet size::4
[12/01 16:33:45     58s] LayerId::2 widthSet size::4
[12/01 16:33:45     58s] LayerId::3 widthSet size::4
[12/01 16:33:45     58s] LayerId::4 widthSet size::4
[12/01 16:33:45     58s] LayerId::5 widthSet size::4
[12/01 16:33:45     58s] LayerId::6 widthSet size::3
[12/01 16:33:45     58s] Updating RC grid for preRoute extraction ...
[12/01 16:33:45     58s] eee: pegSigSF::1.070000
[12/01 16:33:45     58s] Initializing multi-corner capacitance tables ... 
[12/01 16:33:45     58s] Initializing multi-corner resistance tables ...
[12/01 16:33:45     58s] eee: l::1 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/01 16:33:45     58s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/01 16:33:45     58s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/01 16:33:45     58s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/01 16:33:45     58s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/01 16:33:45     58s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/01 16:33:45     58s] {RT wc 0 6 6 {5 0} 1}
[12/01 16:33:45     58s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.000000 ; newSi: 0.000000 ; pMod: 82 ; 
[12/01 16:33:45     58s] *Info: initialize multi-corner CTS.
[12/01 16:33:45     58s] Ending "SetAnalysisView" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1134.5M, current mem=933.9M)
[12/01 16:33:45     58s] Reading timing constraints file '../design_compiler/SDC/MAU_mapped.sdc' ...
[12/01 16:33:45     58s] Current (total cpu=0:00:58.3, real=0:09:16, peak res=1156.2M, current mem=1156.2M)
[12/01 16:33:45     58s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../design_compiler/SDC/MAU_mapped.sdc, Line 8).
[12/01 16:33:45     58s] 
[12/01 16:33:45     58s] INFO (CTE): Reading of timing constraints file ../design_compiler/SDC/MAU_mapped.sdc completed, with 1 WARNING
[12/01 16:33:45     58s] WARNING (CTE-25): Line: 9 of File ../design_compiler/SDC/MAU_mapped.sdc : Skipped unsupported command: set_max_area
[12/01 16:33:45     58s] 
[12/01 16:33:45     58s] 
[12/01 16:33:45     58s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1163.8M, current mem=1163.8M)
[12/01 16:33:45     58s] Current (total cpu=0:00:58.3, real=0:09:16, peak res=1163.8M, current mem=1163.8M)
[12/01 16:33:45     58s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[12/01 16:33:45     58s] 
[12/01 16:33:45     58s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[12/01 16:33:45     58s] Summary for sequential cells identification: 
[12/01 16:33:45     58s]   Identified SBFF number: 4
[12/01 16:33:45     58s]   Identified MBFF number: 0
[12/01 16:33:45     58s]   Identified SB Latch number: 0
[12/01 16:33:45     58s]   Identified MB Latch number: 0
[12/01 16:33:45     58s]   Not identified SBFF number: 0
[12/01 16:33:45     58s]   Not identified MBFF number: 0
[12/01 16:33:45     58s]   Not identified SB Latch number: 0
[12/01 16:33:45     58s]   Not identified MB Latch number: 0
[12/01 16:33:45     58s]   Number of sequential cells which are not FFs: 0
[12/01 16:33:45     58s] Total number of combinational cells: 17
[12/01 16:33:45     58s] Total number of sequential cells: 4
[12/01 16:33:45     58s] Total number of tristate cells: 0
[12/01 16:33:45     58s] Total number of level shifter cells: 0
[12/01 16:33:45     58s] Total number of power gating cells: 0
[12/01 16:33:45     58s] Total number of isolation cells: 0
[12/01 16:33:45     58s] Total number of power switch cells: 0
[12/01 16:33:45     58s] Total number of pulse generator cells: 0
[12/01 16:33:45     58s] Total number of always on buffers: 0
[12/01 16:33:45     58s] Total number of retention cells: 0
[12/01 16:33:45     58s] List of usable buffers: BUFX1
[12/01 16:33:45     58s] Total number of usable buffers: 1
[12/01 16:33:45     58s] List of unusable buffers:
[12/01 16:33:45     58s] Total number of unusable buffers: 0
[12/01 16:33:45     58s] List of usable inverters: INVX2 INVX1 INVX16 INVX32 INVX4 INVX8
[12/01 16:33:45     58s] Total number of usable inverters: 6
[12/01 16:33:45     58s] List of unusable inverters:
[12/01 16:33:45     58s] Total number of unusable inverters: 0
[12/01 16:33:45     58s] List of identified usable delay cells:
[12/01 16:33:45     58s] Total number of identified usable delay cells: 0
[12/01 16:33:45     58s] List of identified unusable delay cells:
[12/01 16:33:45     58s] Total number of identified unusable delay cells: 0
[12/01 16:33:45     58s] 
[12/01 16:33:45     58s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[12/01 16:33:45     58s] No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
[12/01 16:33:45     58s] 
[12/01 16:33:45     58s] TimeStamp Deleting Cell Server Begin ...
[12/01 16:33:45     58s] 
[12/01 16:33:45     58s] TimeStamp Deleting Cell Server End ...
[12/01 16:33:45     58s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1193.4M, current mem=1193.4M)
[12/01 16:33:45     58s] 
[12/01 16:33:45     58s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/01 16:33:45     58s] Summary for sequential cells identification: 
[12/01 16:33:45     58s]   Identified SBFF number: 4
[12/01 16:33:45     58s]   Identified MBFF number: 0
[12/01 16:33:45     58s]   Identified SB Latch number: 0
[12/01 16:33:45     58s]   Identified MB Latch number: 0
[12/01 16:33:45     58s]   Not identified SBFF number: 0
[12/01 16:33:45     58s]   Not identified MBFF number: 0
[12/01 16:33:45     58s]   Not identified SB Latch number: 0
[12/01 16:33:45     58s]   Not identified MB Latch number: 0
[12/01 16:33:45     58s]   Number of sequential cells which are not FFs: 0
[12/01 16:33:45     58s]  Visiting view : wc
[12/01 16:33:45     58s]    : PowerDomain = none : Weighted F : unweighted  = 40.90 (1.000) with rcCorner = 0
[12/01 16:33:45     58s]    : PowerDomain = none : Weighted F : unweighted  = 38.70 (1.000) with rcCorner = -1
[12/01 16:33:45     58s]  Visiting view : bc
[12/01 16:33:45     58s]    : PowerDomain = none : Weighted F : unweighted  = 22.20 (1.000) with rcCorner = 1
[12/01 16:33:45     58s]    : PowerDomain = none : Weighted F : unweighted  = 19.20 (1.000) with rcCorner = -1
[12/01 16:33:45     58s] TLC MultiMap info (StdDelay):
[12/01 16:33:45     58s]   : bc + bc + 1 + no RcCorner := 19.2ps
[12/01 16:33:45     58s]   : bc + bc + 1 + bc := 22.2ps
[12/01 16:33:45     58s]   : wc + wc + 1 + no RcCorner := 38.7ps
[12/01 16:33:45     58s]   : wc + wc + 1 + wc := 40.9ps
[12/01 16:33:45     58s]  Setting StdDelay to: 40.9ps
[12/01 16:33:45     58s] 
[12/01 16:33:45     58s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/01 16:33:45     58s] 
[12/01 16:33:45     58s] *** Summary of all messages that are not suppressed in this session:
[12/01 16:33:45     58s] Severity  ID               Count  Summary                                  
[12/01 16:33:45     58s] WARNING   IMPLF-58             1  MACRO '%s' has been found in the databas...
[12/01 16:33:45     58s] WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
[12/01 16:33:45     58s] WARNING   IMPLF-200           40  Pin '%s' in macro '%s' has no ANTENNAGAT...
[12/01 16:33:45     58s] WARNING   IMPLF-201           34  Pin '%s' in macro '%s' has no ANTENNADIF...
[12/01 16:33:45     58s] WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
[12/01 16:33:45     58s] WARNING   IMPVL-159            2  Pin '%s' of cell '%s' is defined in LEF ...
[12/01 16:33:45     58s] WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
[12/01 16:33:45     58s] WARNING   TECHLIB-302          8  No function defined for cell '%s'. The c...
[12/01 16:33:45     58s] *** Message Summary: 89 warning(s), 0 error(s)
[12/01 16:33:45     58s] 
[12/01 16:34:33     62s] <CMD> getIoFlowFlag
[12/01 16:36:57     74s] <CMD> floorPlan -site core7T -r 1 0.7 20 20 20 20
[12/01 16:36:57     74s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/01 16:36:57     74s] Type 'man IMPFP-3961' for more detail.
[12/01 16:36:57     74s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/01 16:36:57     74s] Type 'man IMPFP-3961' for more detail.
[12/01 16:36:57     74s] Start create_tracks
[12/01 16:36:57     74s] Generated pitch 1.12 in METAL6 is different from 0.9 defined in technology file in preferred direction.
[12/01 16:37:23     77s] <CMD> setPreference MinFPModuleSize 1
[12/01 16:37:24     77s] <CMD> zoomBox 233.68000 132.33150 1131.27050 1104.91350
[12/01 16:37:25     77s] <CMD> zoomBox -315.94250 -537.84250 1403.56000 1325.32000
[12/01 16:37:25     77s] <CMD> zoomBox -1004.74500 -1125.26900 1795.17800 1908.58050
[12/01 16:37:27     77s] <CMD> pan 608.20950 77.41400
[12/01 16:37:36     78s] <CMD> setDrawView fplan
[12/01 16:37:38     79s] <CMD> pan -960.89900 -480.41100
[12/01 16:37:39     79s] <CMD> zoomBox -1026.51850 -491.50750 1353.41650 2087.26500
[12/01 16:37:39     79s] <CMD> zoomBox -1727.75950 -1327.42050 1566.26850 2241.81550
[12/01 16:37:40     79s] <CMD> zoomBox -2109.56450 -1861.64800 1765.76300 2337.45350
[12/01 16:37:42     79s] <CMD> pan 14.94350 307.69000
[12/01 16:37:45     80s] <CMD> zoomBox -3259.04250 -5558.62550 5474.97100 3905.09350
[12/01 16:37:45     80s] <CMD> zoomBox -1971.18550 -2682.41100 2588.02450 2257.71000
[12/01 16:37:45     80s] <CMD> zoomBox -1760.21950 -2211.25350 2115.10900 1987.84950
[12/01 16:37:48     80s] <CMD> pan -288.90650 -147.18400
[12/01 16:38:01     81s] <CMD> zoomBox -2157.24600 -2260.77150 2401.96400 2679.34950
[12/01 16:38:02     81s] <CMD> zoomBox -2296.85600 -2647.54250 3066.92050 3164.36450
[12/01 16:38:02     81s] <CMD> zoomBox -1937.70950 -1652.57450 1356.32000 1916.66300
[12/01 16:38:02     81s] <CMD> zoomBox -1664.49500 -895.66950 55.00900 967.49500
[12/01 16:38:03     81s] <CMD> zoomBox -1526.08550 -472.02400 -628.49300 500.56000
[12/01 16:38:03     82s] <CMD> zoomBox -1468.65600 -278.81150 -917.42200 318.47700
[12/01 16:38:04     82s] <CMD> zoomBox -1424.62950 -132.16650 -1136.88150 179.62200
[12/01 16:38:05     82s] <CMD> zoomBox -1433.57150 -159.38350 -1095.04450 207.42650
[12/01 16:38:05     82s] <CMD> zoomBox -1471.02750 -273.39300 -919.79250 323.89650
[12/01 16:38:06     82s] <CMD> zoomBox -1559.91250 -544.58750 -503.91900 599.63150
[12/01 16:38:06     82s] <CMD> zoomBox -1631.33400 -762.50050 -169.75100 821.19400
[12/01 16:38:07     82s] <CMD> zoomBox -1730.18700 -1064.11100 292.76550 1127.85450
[12/01 16:38:07     82s] <CMD> zoomBox -1867.00750 -1481.56350 932.92650 1552.29800
[12/01 16:38:07     82s] <CMD> zoomBox -1793.05050 -1255.91350 586.89350 1322.86900
[12/01 16:38:08     82s] <CMD> zoomBox -1954.01600 -1747.03450 1340.02400 1822.21450
[12/01 16:38:10     82s] <CMD> gui_select -rect {-1500.97950 662.10250 -1310.45050 598.59300}
[12/01 16:38:10     82s] <CMD> selectObject Module B2
[12/01 16:38:11     83s] <CMD> gui_select -rect {-1454.40600 767.95250 -1149.55900 327.61800}
[12/01 16:38:11     83s] <CMD> deselectAll
[12/01 16:38:12     83s] <CMD> selectObject Module B2
[12/01 16:38:16     83s] <CMD> zoomBox -2026.49200 -2081.76900 1848.84950 2117.34800
[12/01 16:38:17     83s] <CMD> zoomBox -2126.70150 -2473.81550 2432.52400 2466.32200
[12/01 16:38:18     83s] <CMD> zoomBox -2024.73450 -2081.76950 1850.60750 2117.34800
[12/01 16:42:35    104s] <CMD> clearGlobalNets
[12/01 16:42:35    104s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -instanceBasename * -hierarchicalInstance {}
[12/01 16:42:35    104s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -instanceBasename * -hierarchicalInstance {}
[12/01 16:42:44    105s] <CMD> clearGlobalNets
[12/01 16:42:44    105s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -instanceBasename * -hierarchicalInstance {}
[12/01 16:42:44    105s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -instanceBasename * -hierarchicalInstance {}
[12/01 16:42:58    106s] <CMD> set sprCreateIeRingOffset 1.0
[12/01 16:42:58    106s] <CMD> set sprCreateIeRingThreshold 1.0
[12/01 16:42:58    106s] <CMD> set sprCreateIeRingJogDistance 1.0
[12/01 16:42:58    106s] <CMD> set sprCreateIeRingLayers {}
[12/01 16:42:58    106s] <CMD> set sprCreateIeRingOffset 1.0
[12/01 16:42:58    106s] <CMD> set sprCreateIeRingThreshold 1.0
[12/01 16:42:58    106s] <CMD> set sprCreateIeRingJogDistance 1.0
[12/01 16:42:58    106s] <CMD> set sprCreateIeRingLayers {}
[12/01 16:42:58    106s] <CMD> set sprCreateIeStripeWidth 10.0
[12/01 16:42:58    106s] <CMD> set sprCreateIeStripeThreshold 1.0
[12/01 16:42:58    106s] <CMD> set sprCreateIeStripeWidth 10.0
[12/01 16:42:58    106s] <CMD> set sprCreateIeStripeThreshold 1.0
[12/01 16:42:58    106s] <CMD> set sprCreateIeRingOffset 1.0
[12/01 16:42:58    106s] <CMD> set sprCreateIeRingThreshold 1.0
[12/01 16:42:58    106s] <CMD> set sprCreateIeRingJogDistance 1.0
[12/01 16:42:58    106s] <CMD> set sprCreateIeRingLayers {}
[12/01 16:42:58    106s] <CMD> set sprCreateIeStripeWidth 10.0
[12/01 16:42:58    106s] <CMD> set sprCreateIeStripeThreshold 1.0
[12/01 16:43:44    110s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer METAL6 -stacked_via_bottom_layer METAL1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[12/01 16:43:44    110s] The ring targets are set to core/block ring wires.
[12/01 16:43:44    110s] addRing command will consider rows while creating rings.
[12/01 16:43:44    110s] addRing command will disallow rings to go over rows.
[12/01 16:43:44    110s] addRing command will ignore shorts while creating rings.
[12/01 16:43:44    110s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top METAL5 bottom METAL5 left METAL4 right METAL4} -width {top 4 bottom 4 left 4 right 4} -spacing {top 4 bottom 4 left 4 right 4} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[12/01 16:43:44    110s] 
[12/01 16:43:44    110s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1363.4M)
[12/01 16:43:44    110s] Ring generation is complete.
[12/01 16:43:44    110s] vias are now being generated.
[12/01 16:43:44    110s] addRing created 8 wires.
[12/01 16:43:44    110s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[12/01 16:43:44    110s] +--------+----------------+----------------+
[12/01 16:43:44    110s] |  Layer |     Created    |     Deleted    |
[12/01 16:43:44    110s] +--------+----------------+----------------+
[12/01 16:43:44    110s] | METAL4 |        4       |       NA       |
[12/01 16:43:44    110s] |  VIA45 |        8       |        0       |
[12/01 16:43:44    110s] | METAL5 |        4       |       NA       |
[12/01 16:43:44    110s] +--------+----------------+----------------+
[12/01 16:44:01    111s] <CMD> set sprCreateIeRingOffset 1.0
[12/01 16:44:01    111s] <CMD> set sprCreateIeRingThreshold 1.0
[12/01 16:44:01    111s] <CMD> set sprCreateIeRingJogDistance 1.0
[12/01 16:44:01    111s] <CMD> set sprCreateIeRingLayers {}
[12/01 16:44:01    111s] <CMD> set sprCreateIeRingOffset 1.0
[12/01 16:44:01    111s] <CMD> set sprCreateIeRingThreshold 1.0
[12/01 16:44:01    111s] <CMD> set sprCreateIeRingJogDistance 1.0
[12/01 16:44:01    111s] <CMD> set sprCreateIeRingLayers {}
[12/01 16:44:01    111s] <CMD> set sprCreateIeStripeWidth 10.0
[12/01 16:44:01    111s] <CMD> set sprCreateIeStripeThreshold 1.0
[12/01 16:44:01    111s] <CMD> set sprCreateIeStripeWidth 10.0
[12/01 16:44:01    111s] <CMD> set sprCreateIeStripeThreshold 1.0
[12/01 16:44:01    111s] <CMD> set sprCreateIeRingOffset 1.0
[12/01 16:44:01    111s] <CMD> set sprCreateIeRingThreshold 1.0
[12/01 16:44:01    111s] <CMD> set sprCreateIeRingJogDistance 1.0
[12/01 16:44:01    111s] <CMD> set sprCreateIeRingLayers {}
[12/01 16:44:01    111s] <CMD> set sprCreateIeStripeWidth 10.0
[12/01 16:44:01    111s] <CMD> set sprCreateIeStripeThreshold 1.0
[12/01 16:44:39    114s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer METAL6 -stacked_via_bottom_layer METAL1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[12/01 16:44:39    114s] addStripe will allow jog to connect padcore ring and block ring.
[12/01 16:44:39    114s] 
[12/01 16:44:39    114s] Stripes will stop at the boundary of the specified area.
[12/01 16:44:39    114s] When breaking rings, the power planner will consider the existence of blocks.
[12/01 16:44:39    114s] Stripes will not extend to closest target.
[12/01 16:44:39    114s] The power planner will set stripe antenna targets to none (no trimming allowed).
[12/01 16:44:39    114s] Stripes will not be created over regions without power planning wires.
[12/01 16:44:39    114s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[12/01 16:44:39    114s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[12/01 16:44:39    114s] Offset for stripe breaking is set to 0.
[12/01 16:44:39    114s] <CMD> addStripe -nets {VDD VSS} -layer METAL4 -direction vertical -width 2 -spacing 2 -number_of_sets 2 -start_from left -start_offset 50 -stop_offset 50 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit METAL6 -padcore_ring_bottom_layer_limit METAL1 -block_ring_top_layer_limit METAL6 -block_ring_bottom_layer_limit METAL1 -use_wire_group 0 -snap_wire_center_to_grid None
[12/01 16:44:39    114s] 
[12/01 16:44:39    114s] Initialize fgc environment(mem: 1366.0M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1366.0M)
[12/01 16:44:39    114s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1366.0M)
[12/01 16:44:39    114s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1366.0M)
[12/01 16:44:39    114s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1366.0M)
[12/01 16:44:39    114s] Starting stripe generation ...
[12/01 16:44:39    114s] Non-Default Mode Option Settings :
[12/01 16:44:39    114s]   NONE
[12/01 16:44:39    114s] Stripe generation is complete.
[12/01 16:44:39    114s] vias are now being generated.
[12/01 16:44:39    114s] addStripe created 4 wires.
[12/01 16:44:39    114s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[12/01 16:44:39    114s] +--------+----------------+----------------+
[12/01 16:44:39    114s] |  Layer |     Created    |     Deleted    |
[12/01 16:44:39    114s] +--------+----------------+----------------+
[12/01 16:44:39    114s] | METAL4 |        4       |       NA       |
[12/01 16:44:39    114s] |  VIA45 |        8       |        0       |
[12/01 16:44:39    114s] +--------+----------------+----------------+
[12/01 16:45:21    117s] <CMD> setSrouteMode -viaConnectToShape { noshape }
[12/01 16:45:21    117s] <CMD> sroute -connect { blockPin corePin } -layerChangeRange { METAL1(1) METAL6(6) } -blockPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -allowJogging 1 -crossoverViaLayerRange { METAL1(1) METAL6(6) } -nets { VDD VSS } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { METAL1(1) METAL6(6) }
[12/01 16:45:21    117s] *** Begin SPECIAL ROUTE on Thu Dec  1 16:45:21 2022 ***
[12/01 16:45:21    117s] SPECIAL ROUTE ran on directory: /home/u1081888/Matrix-Processing-Unit/tsmc_template/innovus
[12/01 16:45:21    117s] SPECIAL ROUTE ran on machine: lab1-15.eng.utah.edu (Linux 4.18.0-372.19.1.el8_6.x86_64 x86_64 2.90Ghz)
[12/01 16:45:21    117s] 
[12/01 16:45:21    117s] Begin option processing ...
[12/01 16:45:21    117s] srouteConnectPowerBump set to false
[12/01 16:45:21    117s] routeSelectNet set to "VDD VSS"
[12/01 16:45:21    117s] routeSpecial set to true
[12/01 16:45:21    117s] srouteBlockPin set to "useLef"
[12/01 16:45:21    117s] srouteBottomLayerLimit set to 1
[12/01 16:45:21    117s] srouteBottomTargetLayerLimit set to 1
[12/01 16:45:21    117s] srouteConnectConverterPin set to false
[12/01 16:45:21    117s] srouteConnectPadPin set to false
[12/01 16:45:21    117s] srouteConnectStripe set to false
[12/01 16:45:21    117s] srouteCrossoverViaBottomLayer set to 1
[12/01 16:45:21    117s] srouteCrossoverViaTopLayer set to 6
[12/01 16:45:21    117s] srouteFollowCorePinEnd set to 3
[12/01 16:45:21    117s] srouteFollowPadPin set to false
[12/01 16:45:21    117s] srouteJogControl set to "preferWithChanges differentLayer"
[12/01 16:45:21    117s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[12/01 16:45:21    117s] sroutePadPinAllPorts set to true
[12/01 16:45:21    117s] sroutePreserveExistingRoutes set to true
[12/01 16:45:21    117s] srouteRoutePowerBarPortOnBothDir set to true
[12/01 16:45:21    117s] srouteStopBlockPin set to "nearestTarget"
[12/01 16:45:21    117s] srouteTopLayerLimit set to 6
[12/01 16:45:21    117s] srouteTopTargetLayerLimit set to 6
[12/01 16:45:21    117s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2455.00 megs.
[12/01 16:45:21    117s] 
[12/01 16:45:21    117s] Reading DB technology information...
[12/01 16:45:21    117s] Finished reading DB technology information.
[12/01 16:45:21    117s] Reading floorplan and netlist information...
[12/01 16:45:21    117s] Finished reading floorplan and netlist information.
[12/01 16:45:21    117s] Read in 13 layers, 6 routing layers, 1 overlap layer
[12/01 16:45:21    117s] Read in 28 macros, 16 used
[12/01 16:45:21    117s] Read in 15 components
[12/01 16:45:21    117s]   15 core components: 15 unplaced, 0 placed, 0 fixed
[12/01 16:45:21    117s] Read in 27 logical pins
[12/01 16:45:21    117s] Read in 27 nets
[12/01 16:45:21    117s] Read in 2 special nets, 2 routed
[12/01 16:45:21    117s] Read in 30 terminals
[12/01 16:45:21    117s] 2 nets selected.
[12/01 16:45:21    117s] 
[12/01 16:45:21    117s] Begin power routing ...
[12/01 16:45:21    117s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[12/01 16:45:21    117s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[12/01 16:45:21    117s] CPU time for FollowPin 0 seconds
[12/01 16:45:21    117s] CPU time for FollowPin 0 seconds
[12/01 16:45:21    118s]   Number of Block ports routed: 0
[12/01 16:45:21    118s]   Number of Core ports routed: 678
[12/01 16:45:21    118s]   Number of Power Bump ports routed: 0
[12/01 16:45:21    118s]   Number of Followpin connections: 339
[12/01 16:45:21    118s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2466.00 megs.
[12/01 16:45:21    118s] 
[12/01 16:45:21    118s] 
[12/01 16:45:21    118s] 
[12/01 16:45:21    118s]  Begin updating DB with routing results ...
[12/01 16:45:21    118s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[12/01 16:45:21    118s] Pin and blockage extraction finished
[12/01 16:45:21    118s] 
[12/01 16:45:21    118s] sroute created 1017 wires.
[12/01 16:45:21    118s] ViaGen created 2034 vias, deleted 0 via to avoid violation.
[12/01 16:45:21    118s] +--------+----------------+----------------+
[12/01 16:45:21    118s] |  Layer |     Created    |     Deleted    |
[12/01 16:45:21    118s] +--------+----------------+----------------+
[12/01 16:45:21    118s] | METAL1 |      1017      |       NA       |
[12/01 16:45:21    118s] |  VIA12 |       678      |        0       |
[12/01 16:45:21    118s] |  VIA23 |       678      |        0       |
[12/01 16:45:21    118s] |  VIA34 |       678      |        0       |
[12/01 16:45:21    118s] +--------+----------------+----------------+
[12/01 16:46:12    121s] <CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[12/01 16:46:12    121s] <CMD> setEndCapMode -reset
[12/01 16:46:12    121s] <CMD> setEndCapMode -boundary_tap false
[12/01 16:46:12    121s] <CMD> setNanoRouteMode -quiet -droutePostRouteSpreadWire 1
[12/01 16:46:12    121s] <CMD> setNanoRouteMode -quiet -timingEngine {}
[12/01 16:46:12    121s] <CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {BUFX1 INVX8 INVX4 INVX32 INVX2 INVX16 INVX1} -maxAllowedDelay 1
[12/01 16:46:12    121s] <CMD> setPlaceMode -reset
[12/01 16:46:12    121s] <CMD> setPlaceMode -congEffort auto -timingDriven 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 0 -placeIOPins 1 -moduleAwareSpare 0 -preserveRouting 1 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
[12/01 16:46:20    122s] <CMD> setPlaceMode -fp false
[12/01 16:46:20    122s] <CMD> place_design
[12/01 16:46:20    122s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 2083, percentage of missing scan cell = 0.00% (0 / 2083)
[12/01 16:46:20    122s] ### Time Record (colorize_geometry) is installed.
[12/01 16:46:20    122s] #Start colorize_geometry on Thu Dec  1 16:46:20 2022
[12/01 16:46:20    122s] #
[12/01 16:46:20    122s] ### Time Record (Pre Callback) is installed.
[12/01 16:46:20    122s] ### Time Record (Pre Callback) is uninstalled.
[12/01 16:46:20    122s] ### Time Record (DB Import) is installed.
[12/01 16:46:20    122s] #create default rule from bind_ndr_rule rule=0x7fe850ee8a00 0x7fe822320018
[12/01 16:46:21    122s] ### import design signature (1): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1834212905 placement=984943660 pin_access=1 inst_pattern=1 halo=0
[12/01 16:46:21    122s] ### Time Record (DB Import) is uninstalled.
[12/01 16:46:21    122s] ### Time Record (DB Export) is installed.
[12/01 16:46:21    122s] Extracting standard cell pins and blockage ...... 
[12/01 16:46:21    122s] Pin and blockage extraction finished
[12/01 16:46:21    122s] ### export design design signature (2): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1834212905 placement=984943660 pin_access=1 inst_pattern=1 halo=0
[12/01 16:46:21    122s] ### Time Record (DB Export) is uninstalled.
[12/01 16:46:21    122s] ### Time Record (Post Callback) is installed.
[12/01 16:46:21    122s] ### Time Record (Post Callback) is uninstalled.
[12/01 16:46:21    122s] #
[12/01 16:46:21    122s] #colorize_geometry statistics:
[12/01 16:46:21    122s] #Cpu time = 00:00:00
[12/01 16:46:21    122s] #Elapsed time = 00:00:00
[12/01 16:46:21    122s] #Increased memory = 3.62 (MB)
[12/01 16:46:21    122s] #Total memory = 1344.34 (MB)
[12/01 16:46:21    122s] #Peak memory = 1345.09 (MB)
[12/01 16:46:21    122s] #Number of warnings = 0
[12/01 16:46:21    122s] #Total number of warnings = 0
[12/01 16:46:21    122s] #Number of fails = 0
[12/01 16:46:21    122s] #Total number of fails = 0
[12/01 16:46:21    122s] #Complete colorize_geometry on Thu Dec  1 16:46:21 2022
[12/01 16:46:21    122s] #
[12/01 16:46:21    122s] ### Time Record (colorize_geometry) is uninstalled.
[12/01 16:46:21    122s] ### 
[12/01 16:46:21    122s] ###   Scalability Statistics
[12/01 16:46:21    122s] ### 
[12/01 16:46:21    122s] ### ------------------------+----------------+----------------+----------------+
[12/01 16:46:21    122s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[12/01 16:46:21    122s] ### ------------------------+----------------+----------------+----------------+
[12/01 16:46:21    122s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[12/01 16:46:21    122s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[12/01 16:46:21    122s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[12/01 16:46:21    122s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[12/01 16:46:21    122s] ###   Entire Command        |        00:00:00|        00:00:00|             1.1|
[12/01 16:46:21    122s] ### ------------------------+----------------+----------------+----------------+
[12/01 16:46:21    122s] ### 
[12/01 16:46:21    122s] *** Starting placeDesign default flow ***
[12/01 16:46:21    123s] ### Creating LA Mngr. totSessionCpu=0:02:03 mem=1401.9M
[12/01 16:46:21    123s] ### Creating LA Mngr, finished. totSessionCpu=0:02:03 mem=1401.9M
[12/01 16:46:21    123s] *** Start deleteBufferTree ***
[12/01 16:46:22    124s] Info: Detect buffers to remove automatically.
[12/01 16:46:22    124s] Analyzing netlist ...
[12/01 16:46:22    124s] Updating netlist
[12/01 16:46:23    125s] AAE DB initialization (MEM=1449.82 CPU=0:00:00.1 REAL=0:00:00.0) 
[12/01 16:46:23    125s] Start AAE Lib Loading. (MEM=1449.82)
[12/01 16:46:23    125s] End AAE Lib Loading. (MEM=1468.9 CPU=0:00:00.0 Real=0:00:00.0)
[12/01 16:46:23    125s] 
[12/01 16:46:23    125s] *summary: 368 instances (buffers/inverters) removed
[12/01 16:46:23    125s] *** Finish deleteBufferTree (0:00:02.5) ***
[12/01 16:46:23    125s] 
[12/01 16:46:23    125s] TimeStamp Deleting Cell Server Begin ...
[12/01 16:46:23    125s] 
[12/01 16:46:23    125s] TimeStamp Deleting Cell Server End ...
[12/01 16:46:23    125s] **INFO: Enable pre-place timing setting for timing analysis
[12/01 16:46:23    125s] Set Using Default Delay Limit as 101.
[12/01 16:46:23    125s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[12/01 16:46:23    125s] Set Default Net Delay as 0 ps.
[12/01 16:46:23    125s] Set Default Net Load as 0 pF. 
[12/01 16:46:23    125s] **INFO: Analyzing IO path groups for slack adjustment
[12/01 16:46:25    127s] Effort level <high> specified for reg2reg_tmp.3859460 path_group
[12/01 16:46:25    127s] #################################################################################
[12/01 16:46:25    127s] # Design Stage: PreRoute
[12/01 16:46:25    127s] # Design Name: MAU
[12/01 16:46:25    127s] # Design Mode: 90nm
[12/01 16:46:25    127s] # Analysis Mode: MMMC Non-OCV 
[12/01 16:46:25    127s] # Parasitics Mode: No SPEF/RCDB 
[12/01 16:46:25    127s] # Signoff Settings: SI Off 
[12/01 16:46:25    127s] #################################################################################
[12/01 16:46:25    127s] Calculate delays in BcWc mode...
[12/01 16:46:25    127s] Topological Sorting (REAL = 0:00:00.0, MEM = 1468.9M, InitMEM = 1468.9M)
[12/01 16:46:25    127s] Start delay calculation (fullDC) (1 T). (MEM=1468.9)
[12/01 16:46:25    127s] End AAE Lib Interpolated Model. (MEM=1481.42 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/01 16:46:25    127s] First Iteration Infinite Tw... 
[12/01 16:46:31    133s] Total number of fetched objects 95641
[12/01 16:46:31    133s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/01 16:46:31    133s] End delay calculation. (MEM=1540.2 CPU=0:00:05.5 REAL=0:00:05.0)
[12/01 16:46:31    133s] End delay calculation (fullDC). (MEM=1540.2 CPU=0:00:06.4 REAL=0:00:06.0)
[12/01 16:46:31    133s] *** CDM Built up (cpu=0:00:06.6  real=0:00:06.0  mem= 1540.2M) ***
[12/01 16:46:33    135s] **INFO: Disable pre-place timing setting for timing analysis
[12/01 16:46:33    135s] Set Using Default Delay Limit as 1000.
[12/01 16:46:33    135s] Set Default Net Delay as 1000 ps.
[12/01 16:46:33    135s] Set Default Net Load as 0.5 pF. 
[12/01 16:46:33    135s] **INFO: Pre-place timing setting for timing analysis already disabled
[12/01 16:46:33    135s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1521.7M
[12/01 16:46:33    135s] Deleted 0 physical inst  (cell - / prefix -).
[12/01 16:46:33    135s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.003, REAL:0.002, MEM:1521.7M
[12/01 16:46:33    135s] INFO: #ExclusiveGroups=0
[12/01 16:46:33    135s] INFO: There are no Exclusive Groups.
[12/01 16:46:33    135s] *** Starting "NanoPlace(TM) placement v#7 (mem=1521.7M)" ...
[12/01 16:46:33    135s] Wait...
[12/01 16:46:33    135s] *** Build Buffered Sizing Timing Model
[12/01 16:46:33    135s] (cpu=0:00:00.0 mem=1529.7M) ***
[12/01 16:46:33    135s] *** Build Virtual Sizing Timing Model
[12/01 16:46:33    135s] (cpu=0:00:00.0 mem=1529.7M) ***
[12/01 16:46:33    135s] No user-set net weight.
[12/01 16:46:33    135s] Net fanout histogram:
[12/01 16:46:33    135s] 2		: 73177 (76.5%) nets
[12/01 16:46:33    135s] 3		: 11207 (11.7%) nets
[12/01 16:46:33    135s] 4     -	14	: 10655 (11.1%) nets
[12/01 16:46:33    135s] 15    -	39	: 509 (0.5%) nets
[12/01 16:46:33    135s] 40    -	79	: 35 (0.0%) nets
[12/01 16:46:33    135s] 80    -	159	: 17 (0.0%) nets
[12/01 16:46:33    135s] 160   -	319	: 0 (0.0%) nets
[12/01 16:46:33    135s] 320   -	639	: 30 (0.0%) nets
[12/01 16:46:33    135s] 640   -	1279	: 0 (0.0%) nets
[12/01 16:46:33    135s] 1280  -	2559	: 9 (0.0%) nets
[12/01 16:46:33    135s] 2560  -	5119	: 0 (0.0%) nets
[12/01 16:46:33    135s] 5120+		: 0 (0.0%) nets
[12/01 16:46:33    135s] no activity file in design. spp won't run.
[12/01 16:46:33    135s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[12/01 16:46:33    135s] **WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
[12/01 16:46:33    135s] Define the scan chains before using this option.
[12/01 16:46:33    135s] Type 'man IMPSP-9042' for more detail.
[12/01 16:46:34    135s] z: 2, totalTracks: 1
[12/01 16:46:34    135s] z: 4, totalTracks: 1
[12/01 16:46:34    135s] z: 6, totalTracks: 1
[12/01 16:46:34    135s] #spOpts: hrOri=1 hrSnap=1 
[12/01 16:46:34    135s] # Building MAU llgBox search-tree.
[12/01 16:46:34    135s] #std cell=94575 (0 fixed + 94575 movable) #buf cell=0 #inv cell=6151 #block=0 (0 floating + 0 preplaced)
[12/01 16:46:34    135s] #ioInst=0 #net=95639 #term=289522 #term/net=3.03, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=27
[12/01 16:46:34    135s] stdCell: 94575 single + 0 double + 0 multi
[12/01 16:46:34    135s] Total standard cell length = 313.8010 (mm), area = 1.2301 (mm^2)
[12/01 16:46:34    135s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1529.7M
[12/01 16:46:34    135s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1529.7M
[12/01 16:46:34    135s] Core basic site is core7T
[12/01 16:46:34    135s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1529.7M
[12/01 16:46:34    135s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.001, REAL:0.001, MEM:1529.7M
[12/01 16:46:34    135s] Use non-trimmed site array because memory saving is not enough.
[12/01 16:46:34    135s] SiteArray: non-trimmed site array dimensions = 338 x 2373
[12/01 16:46:34    135s] SiteArray: use 3,461,120 bytes
[12/01 16:46:34    135s] SiteArray: current memory after site array memory allocation 1533.0M
[12/01 16:46:34    135s] SiteArray: FP blocked sites are writable
[12/01 16:46:34    135s] Estimated cell power/ground rail width = 0.551 um
[12/01 16:46:34    135s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/01 16:46:34    135s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1533.0M
[12/01 16:46:34    135s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1533.0M
[12/01 16:46:34    136s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.019, REAL:0.020, MEM:1533.0M
[12/01 16:46:34    136s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.092, REAL:0.093, MEM:1533.0M
[12/01 16:46:34    136s] OPERPROF: Starting pre-place ADS at level 1, MEM:1533.0M
[12/01 16:46:34    136s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1533.0M
[12/01 16:46:34    136s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1533.0M
[12/01 16:46:34    136s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1533.0M
[12/01 16:46:34    136s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1533.0M
[12/01 16:46:34    136s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1533.0M
[12/01 16:46:34    136s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.002, REAL:0.002, MEM:1533.0M
[12/01 16:46:34    136s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1533.0M
[12/01 16:46:34    136s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:1533.0M
[12/01 16:46:34    136s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.003, REAL:0.003, MEM:1533.0M
[12/01 16:46:34    136s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.003, REAL:0.003, MEM:1533.0M
[12/01 16:46:34    136s] ADSU 0.699 -> 0.699. site 802074.000 -> 802074.000. GS 31.360
[12/01 16:46:34    136s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.069, REAL:0.070, MEM:1533.0M
[12/01 16:46:34    136s] Average module density = 0.699.
[12/01 16:46:34    136s] Density for the design = 0.699.
[12/01 16:46:34    136s]        = stdcell_area 560359 sites (1230100 um^2) / alloc_area 802074 sites (1760713 um^2).
[12/01 16:46:34    136s] Pin Density = 0.3610.
[12/01 16:46:34    136s]             = total # of pins 289522 / total area 802074.
[12/01 16:46:34    136s] OPERPROF: Starting spMPad at level 1, MEM:1496.0M
[12/01 16:46:34    136s] OPERPROF:   Starting spContextMPad at level 2, MEM:1496.0M
[12/01 16:46:34    136s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.001, REAL:0.000, MEM:1496.0M
[12/01 16:46:34    136s] OPERPROF: Finished spMPad at level 1, CPU:0.004, REAL:0.003, MEM:1496.0M
[12/01 16:46:34    136s] Initial padding reaches pin density 0.500 for top
[12/01 16:46:34    136s] InitPadU 0.699 -> 0.824 for top
[12/01 16:46:34    136s] OPERPROF: Starting spSetupSpareRegionBox at level 1, MEM:1497.4M
[12/01 16:46:34    136s] Identified 2 spare or floating instances, with no clusters.
[12/01 16:46:34    136s] OPERPROF: Finished spSetupSpareRegionBox at level 1, CPU:0.003, REAL:0.003, MEM:1497.4M
[12/01 16:46:34    136s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1497.4M
[12/01 16:46:34    136s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.007, REAL:0.007, MEM:1497.4M
[12/01 16:46:34    136s] === lastAutoLevel = 10 
[12/01 16:46:34    136s] OPERPROF: Starting spInitNetWt at level 1, MEM:1497.4M
[12/01 16:46:34    136s] no activity file in design. spp won't run.
[12/01 16:46:34    136s] [spp] 0
[12/01 16:46:34    136s] [adp] 0:1:1:3
[12/01 16:46:39    141s] OPERPROF: Finished spInitNetWt at level 1, CPU:4.713, REAL:4.719, MEM:1556.2M
[12/01 16:46:39    141s] Clock gating cells determined by native netlist tracing.
[12/01 16:46:39    141s] no activity file in design. spp won't run.
[12/01 16:46:39    141s] no activity file in design. spp won't run.
[12/01 16:46:40    142s] OPERPROF: Starting npMain at level 1, MEM:1557.2M
[12/01 16:46:41    142s] OPERPROF:   Starting npPlace at level 2, MEM:1659.3M
[12/01 16:46:41    142s] Iteration  1: Total net bbox = 3.659e-07 (1.90e-07 1.76e-07)
[12/01 16:46:41    142s]               Est.  stn bbox = 3.819e-07 (1.96e-07 1.86e-07)
[12/01 16:46:41    142s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1704.3M
[12/01 16:46:41    142s] Iteration  2: Total net bbox = 3.659e-07 (1.90e-07 1.76e-07)
[12/01 16:46:41    142s]               Est.  stn bbox = 3.819e-07 (1.96e-07 1.86e-07)
[12/01 16:46:41    142s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1705.7M
[12/01 16:46:41    142s] exp_mt_sequential is set from setPlaceMode option to 1
[12/01 16:46:41    142s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[12/01 16:46:41    142s] place_exp_mt_interval set to default 32
[12/01 16:46:41    142s] place_exp_mt_interval_bias (first half) set to default 0.750000
[12/01 16:46:46    146s] Iteration  3: Total net bbox = 4.390e+03 (2.32e+03 2.08e+03)
[12/01 16:46:46    146s]               Est.  stn bbox = 5.383e+03 (2.92e+03 2.46e+03)
[12/01 16:46:46    146s]               cpu = 0:00:04.3 real = 0:00:05.0 mem = 1864.1M
[12/01 16:46:46    147s] Total number of setup views is 1.
[12/01 16:46:46    147s] Total number of active setup views is 1.
[12/01 16:46:46    147s] Active setup views:
[12/01 16:46:46    147s]     wc
[12/01 16:47:02    163s] Iteration  4: Total net bbox = 3.566e+06 (1.55e+06 2.02e+06)
[12/01 16:47:02    163s]               Est.  stn bbox = 4.301e+06 (1.89e+06 2.41e+06)
[12/01 16:47:02    163s]               cpu = 0:00:16.5 real = 0:00:16.0 mem = 1864.0M
[12/01 16:47:17    177s] Iteration  5: Total net bbox = 3.494e+06 (1.47e+06 2.02e+06)
[12/01 16:47:17    177s]               Est.  stn bbox = 4.298e+06 (1.85e+06 2.45e+06)
[12/01 16:47:17    177s]               cpu = 0:00:14.4 real = 0:00:15.0 mem = 1863.9M
[12/01 16:47:17    177s] OPERPROF:   Finished npPlace at level 2, CPU:35.399, REAL:35.441, MEM:1863.9M
[12/01 16:47:17    178s] OPERPROF: Finished npMain at level 1, CPU:35.644, REAL:36.687, MEM:1863.9M
[12/01 16:47:17    178s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1863.9M
[12/01 16:47:17    178s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/01 16:47:17    178s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.011, REAL:0.011, MEM:1863.9M
[12/01 16:47:17    178s] OPERPROF: Starting npMain at level 1, MEM:1863.9M
[12/01 16:47:17    178s] OPERPROF:   Starting npPlace at level 2, MEM:1863.9M
[12/01 16:47:31    192s] Iteration  6: Total net bbox = 3.354e+06 (1.44e+06 1.91e+06)
[12/01 16:47:31    192s]               Est.  stn bbox = 4.166e+06 (1.82e+06 2.34e+06)
[12/01 16:47:31    192s]               cpu = 0:00:13.8 real = 0:00:14.0 mem = 1888.4M
[12/01 16:47:31    192s] OPERPROF:   Finished npPlace at level 2, CPU:13.919, REAL:13.924, MEM:1886.4M
[12/01 16:47:31    192s] OPERPROF: Finished npMain at level 1, CPU:14.310, REAL:14.315, MEM:1886.4M
[12/01 16:47:31    192s] Iteration  7: Total net bbox = 3.390e+06 (1.47e+06 1.92e+06)
[12/01 16:47:31    192s]               Est.  stn bbox = 4.206e+06 (1.86e+06 2.35e+06)
[12/01 16:47:31    192s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1886.4M
[12/01 16:47:36    197s] 
[12/01 16:47:36    197s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/01 16:47:36    197s] TLC MultiMap info (StdDelay):
[12/01 16:47:36    197s]   : bc + bc + 1 + no RcCorner := 19.2ps
[12/01 16:47:36    197s]   : bc + bc + 1 + bc := 22.2ps
[12/01 16:47:36    197s]   : wc + wc + 1 + no RcCorner := 38.7ps
[12/01 16:47:36    197s]   : wc + wc + 1 + wc := 40.9ps
[12/01 16:47:36    197s]  Setting StdDelay to: 40.9ps
[12/01 16:47:36    197s] 
[12/01 16:47:36    197s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/01 16:47:38    199s] nrCritNet: 4.99% ( 4776 / 95639 ) cutoffSlk: -9414.8ps stdDelay: 40.9ps
[12/01 16:47:44    205s] nrCritNet: 2.00% ( 1908 / 95639 ) cutoffSlk: -14371.1ps stdDelay: 40.9ps
[12/01 16:47:44    205s] Iteration  8: Total net bbox = 3.401e+06 (1.48e+06 1.92e+06)
[12/01 16:47:44    205s]               Est.  stn bbox = 4.216e+06 (1.87e+06 2.35e+06)
[12/01 16:47:44    205s]               cpu = 0:00:12.9 real = 0:00:13.0 mem = 1886.4M
[12/01 16:47:44    205s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1886.4M
[12/01 16:47:44    205s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/01 16:47:44    205s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.006, REAL:0.005, MEM:1886.4M
[12/01 16:47:44    205s] OPERPROF: Starting npMain at level 1, MEM:1886.4M
[12/01 16:47:44    205s] OPERPROF:   Starting npPlace at level 2, MEM:1886.4M
[12/01 16:47:59    219s] OPERPROF:   Finished npPlace at level 2, CPU:14.210, REAL:14.225, MEM:1884.4M
[12/01 16:47:59    219s] OPERPROF: Finished npMain at level 1, CPU:14.604, REAL:14.618, MEM:1884.4M
[12/01 16:47:59    219s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1884.4M
[12/01 16:47:59    219s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/01 16:47:59    219s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.006, REAL:0.005, MEM:1884.4M
[12/01 16:47:59    219s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1884.4M
[12/01 16:47:59    219s] Starting Early Global Route rough congestion estimation: mem = 1884.4M
[12/01 16:47:59    219s] (I)       Started Import and model ( Curr Mem: 1884.44 MB )
[12/01 16:47:59    219s] (I)       Started Create place DB ( Curr Mem: 1884.44 MB )
[12/01 16:47:59    219s] (I)       Started Import place data ( Curr Mem: 1884.44 MB )
[12/01 16:47:59    219s] (I)       Started Read instances and placement ( Curr Mem: 1884.44 MB )
[12/01 16:47:59    220s] (I)       Finished Read instances and placement ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1884.44 MB )
[12/01 16:47:59    220s] (I)       Started Read nets ( Curr Mem: 1884.44 MB )
[12/01 16:47:59    220s] (I)       Finished Read nets ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 1884.44 MB )
[12/01 16:47:59    220s] (I)       Finished Import place data ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 1884.44 MB )
[12/01 16:47:59    220s] (I)       Finished Create place DB ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 1884.44 MB )
[12/01 16:47:59    220s] (I)       Started Create route DB ( Curr Mem: 1884.44 MB )
[12/01 16:47:59    220s] (I)       == Non-default Options ==
[12/01 16:47:59    220s] (I)       Print mode                                         : 2
[12/01 16:47:59    220s] (I)       Stop if highly congested                           : false
[12/01 16:47:59    220s] (I)       Maximum routing layer                              : 6
[12/01 16:47:59    220s] (I)       Assign partition pins                              : false
[12/01 16:47:59    220s] (I)       Support large GCell                                : true
[12/01 16:47:59    220s] (I)       Number of threads                                  : 1
[12/01 16:47:59    220s] (I)       Number of rows per GCell                           : 11
[12/01 16:47:59    220s] (I)       Max num rows per GCell                             : 32
[12/01 16:47:59    220s] (I)       Method to set GCell size                           : row
[12/01 16:47:59    220s] (I)       Counted 3079 PG shapes. We will not process PG shapes layer by layer.
[12/01 16:47:59    220s] (I)       Started Import route data (1T) ( Curr Mem: 1884.44 MB )
[12/01 16:47:59    220s] (I)       ============== Pin Summary ==============
[12/01 16:47:59    220s] (I)       +-------+--------+---------+------------+
[12/01 16:47:59    220s] (I)       | Layer | # pins | % total |      Group |
[12/01 16:47:59    220s] (I)       +-------+--------+---------+------------+
[12/01 16:47:59    220s] (I)       |     1 | 289450 |   99.98 |        Pin |
[12/01 16:47:59    220s] (I)       |     2 |     72 |    0.02 | Pin access |
[12/01 16:47:59    220s] (I)       |     3 |      0 |    0.00 | Pin access |
[12/01 16:47:59    220s] (I)       |     4 |      0 |    0.00 |      Upper |
[12/01 16:47:59    220s] (I)       |     5 |      0 |    0.00 |      Upper |
[12/01 16:47:59    220s] (I)       |     6 |      0 |    0.00 |      Upper |
[12/01 16:47:59    220s] (I)       +-------+--------+---------+------------+
[12/01 16:47:59    220s] (I)       Use row-based GCell size
[12/01 16:47:59    220s] (I)       Use row-based GCell align
[12/01 16:47:59    220s] (I)       GCell unit size   : 7840
[12/01 16:47:59    220s] (I)       GCell multiplier  : 11
[12/01 16:47:59    220s] (I)       GCell row height  : 7840
[12/01 16:47:59    220s] (I)       Actual row height : 7840
[12/01 16:47:59    220s] (I)       GCell align ref   : 40320 40320
[12/01 16:47:59    220s] [NR-eGR] Track table information for default rule: 
[12/01 16:47:59    220s] [NR-eGR] METAL1 has no routable track
[12/01 16:47:59    220s] [NR-eGR] METAL2 has single uniform track structure
[12/01 16:47:59    220s] [NR-eGR] METAL3 has single uniform track structure
[12/01 16:47:59    220s] [NR-eGR] METAL4 has single uniform track structure
[12/01 16:47:59    220s] [NR-eGR] METAL5 has single uniform track structure
[12/01 16:47:59    220s] [NR-eGR] METAL6 has single uniform track structure
[12/01 16:47:59    220s] (I)       ============== Default via ===============
[12/01 16:47:59    220s] (I)       +---+------------------+-----------------+
[12/01 16:47:59    220s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut |
[12/01 16:47:59    220s] (I)       +---+------------------+-----------------+
[12/01 16:47:59    220s] (I)       | 1 |    4  VIA12_VV   |    4  VIA12_VV  |
[12/01 16:47:59    220s] (I)       | 2 |    5  VIA2       |    5  VIA2      |
[12/01 16:47:59    220s] (I)       | 3 |    8  VIA3       |    8  VIA3      |
[12/01 16:47:59    220s] (I)       | 4 |   11  VIA4       |   11  VIA4      |
[12/01 16:47:59    220s] (I)       | 5 |   14  VIA5       |   15  VIA5EAST  |
[12/01 16:47:59    220s] (I)       +---+------------------+-----------------+
[12/01 16:47:59    220s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 1884.44 MB )
[12/01 16:47:59    220s] (I)       Started Read routing blockages ( Curr Mem: 1884.44 MB )
[12/01 16:47:59    220s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1884.44 MB )
[12/01 16:47:59    220s] (I)       Started Read instance blockages ( Curr Mem: 1884.44 MB )
[12/01 16:47:59    220s] (I)       Finished Read instance blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1884.44 MB )
[12/01 16:47:59    220s] (I)       Started Read PG blockages ( Curr Mem: 1884.44 MB )
[12/01 16:47:59    220s] [NR-eGR] Read 3434 PG shapes
[12/01 16:47:59    220s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1884.44 MB )
[12/01 16:47:59    220s] (I)       Started Read boundary cut boxes ( Curr Mem: 1884.44 MB )
[12/01 16:47:59    220s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1884.44 MB )
[12/01 16:47:59    220s] [NR-eGR] #Routing Blockages  : 0
[12/01 16:47:59    220s] [NR-eGR] #Instance Blockages : 7023
[12/01 16:47:59    220s] [NR-eGR] #PG Blockages       : 3434
[12/01 16:47:59    220s] [NR-eGR] #Halo Blockages     : 0
[12/01 16:47:59    220s] [NR-eGR] #Boundary Blockages : 0
[12/01 16:47:59    220s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1884.44 MB )
[12/01 16:47:59    220s] (I)       Started Read blackboxes ( Curr Mem: 1884.44 MB )
[12/01 16:47:59    220s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/01 16:47:59    220s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1884.44 MB )
[12/01 16:47:59    220s] (I)       Started Read prerouted ( Curr Mem: 1884.44 MB )
[12/01 16:47:59    220s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/01 16:47:59    220s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1884.44 MB )
[12/01 16:47:59    220s] (I)       Started Read unlegalized nets ( Curr Mem: 1884.44 MB )
[12/01 16:47:59    220s] (I)       Finished Read unlegalized nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1884.44 MB )
[12/01 16:47:59    220s] (I)       Started Read nets ( Curr Mem: 1884.44 MB )
[12/01 16:47:59    220s] [NR-eGR] Read numTotalNets=95639  numIgnoredNets=0
[12/01 16:47:59    220s] (I)       Finished Read nets ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1884.44 MB )
[12/01 16:47:59    220s] (I)       Started Set up via pillars ( Curr Mem: 1884.44 MB )
[12/01 16:47:59    220s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1884.44 MB )
[12/01 16:47:59    220s] (I)       early_global_route_priority property id does not exist.
[12/01 16:47:59    220s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1884.44 MB )
[12/01 16:47:59    220s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1884.44 MB )
[12/01 16:47:59    220s] (I)       Model blockages into capacity
[12/01 16:47:59    220s] (I)       Read Num Blocks=10457  Num Prerouted Wires=0  Num CS=0
[12/01 16:47:59    220s] (I)       Started Initialize 3D capacity ( Curr Mem: 1884.44 MB )
[12/01 16:47:59    220s] (I)       Layer 1 (V) : #blockages 8379 : #preroutes 0
[12/01 16:47:59    220s] (I)       Layer 2 (H) : #blockages 1356 : #preroutes 0
[12/01 16:47:59    220s] (I)       Layer 3 (V) : #blockages 702 : #preroutes 0
[12/01 16:47:59    220s] (I)       Layer 4 (H) : #blockages 20 : #preroutes 0
[12/01 16:47:59    220s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[12/01 16:47:59    220s] (I)       Finished Initialize 3D capacity ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1884.44 MB )
[12/01 16:47:59    220s] (I)       -- layer congestion ratio --
[12/01 16:47:59    220s] (I)       Layer 1 : 0.100000
[12/01 16:47:59    220s] (I)       Layer 2 : 0.700000
[12/01 16:47:59    220s] (I)       Layer 3 : 0.700000
[12/01 16:47:59    220s] (I)       Layer 4 : 0.700000
[12/01 16:47:59    220s] (I)       Layer 5 : 0.700000
[12/01 16:47:59    220s] (I)       Layer 6 : 0.700000
[12/01 16:47:59    220s] (I)       ----------------------------
[12/01 16:47:59    220s] (I)       Number of ignored nets                =      0
[12/01 16:47:59    220s] (I)       Number of connected nets              =      0
[12/01 16:47:59    220s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[12/01 16:47:59    220s] (I)       Number of clock nets                  =      1.  Ignored: No
[12/01 16:47:59    220s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/01 16:47:59    220s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/01 16:47:59    220s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/01 16:47:59    220s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/01 16:47:59    220s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/01 16:47:59    220s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/01 16:47:59    220s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/01 16:47:59    220s] (I)       Finished Import route data (1T) ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 1884.44 MB )
[12/01 16:47:59    220s] (I)       Finished Create route DB ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 1884.44 MB )
[12/01 16:47:59    220s] (I)       Started Read aux data ( Curr Mem: 1884.44 MB )
[12/01 16:47:59    220s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1884.44 MB )
[12/01 16:47:59    220s] (I)       Started Others data preparation ( Curr Mem: 1884.44 MB )
[12/01 16:47:59    220s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/01 16:47:59    220s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1884.44 MB )
[12/01 16:47:59    220s] (I)       Started Create route kernel ( Curr Mem: 1884.44 MB )
[12/01 16:47:59    220s] (I)       Ndr track 0 does not exist
[12/01 16:47:59    220s] (I)       ---------------------Grid Graph Info--------------------
[12/01 16:47:59    220s] (I)       Routing area        : (0, 0) - (2738400, 2730560)
[12/01 16:47:59    220s] (I)       Core area           : (40320, 40320) - (2698080, 2690240)
[12/01 16:47:59    220s] (I)       Site width          :  1120  (dbu)
[12/01 16:47:59    220s] (I)       Row height          :  7840  (dbu)
[12/01 16:47:59    220s] (I)       GCell row height    :  7840  (dbu)
[12/01 16:47:59    220s] (I)       GCell width         : 86240  (dbu)
[12/01 16:47:59    220s] (I)       GCell height        : 86240  (dbu)
[12/01 16:47:59    220s] (I)       Grid                :    32    32     6
[12/01 16:47:59    220s] (I)       Layer numbers       :     1     2     3     4     5     6
[12/01 16:47:59    220s] (I)       Vertical capacity   :     0 86240     0 86240     0 86240
[12/01 16:47:59    220s] (I)       Horizontal capacity :     0     0 86240     0 86240     0
[12/01 16:47:59    220s] (I)       Default wire width  :   460   560   560   560   560   880
[12/01 16:47:59    220s] (I)       Default wire space  :   460   560   560   560   560   920
[12/01 16:47:59    220s] (I)       Default wire pitch  :   920  1120  1120  1120  1120  1800
[12/01 16:47:59    220s] (I)       Default pitch size  :   920  1120  1120  1120  1120  2240
[12/01 16:47:59    220s] (I)       First track coord   :     0   560   560   560   560  2800
[12/01 16:47:59    220s] (I)       Num tracks per GCell: 93.74 77.00 77.00 77.00 77.00 38.50
[12/01 16:47:59    220s] (I)       Total num of tracks :     0  2445  2438  2445  2438  1222
[12/01 16:47:59    220s] (I)       Num of masks        :     1     1     1     1     1     1
[12/01 16:47:59    220s] (I)       Num of trim masks   :     0     0     0     0     0     0
[12/01 16:47:59    220s] (I)       --------------------------------------------------------
[12/01 16:47:59    220s] 
[12/01 16:47:59    220s] [NR-eGR] ============ Routing rule table ============
[12/01 16:47:59    220s] [NR-eGR] Rule id: 0  Nets: 95639 
[12/01 16:47:59    220s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/01 16:47:59    220s] (I)       Pitch:  L1=920  L2=1120  L3=1120  L4=1120  L5=1120  L6=2240
[12/01 16:47:59    220s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/01 16:47:59    220s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/01 16:47:59    220s] [NR-eGR] ========================================
[12/01 16:47:59    220s] [NR-eGR] 
[12/01 16:47:59    220s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/01 16:47:59    220s] (I)       blocked tracks on layer2 : = 17623 / 78240 (22.52%)
[12/01 16:47:59    220s] (I)       blocked tracks on layer3 : = 1356 / 78016 (1.74%)
[12/01 16:47:59    220s] (I)       blocked tracks on layer4 : = 1664 / 78240 (2.13%)
[12/01 16:47:59    220s] (I)       blocked tracks on layer5 : = 1024 / 78016 (1.31%)
[12/01 16:47:59    220s] (I)       blocked tracks on layer6 : = 0 / 39104 (0.00%)
[12/01 16:47:59    220s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1884.44 MB )
[12/01 16:47:59    220s] (I)       Finished Import and model ( CPU: 0.22 sec, Real: 0.22 sec, Curr Mem: 1884.44 MB )
[12/01 16:47:59    220s] (I)       Reset routing kernel
[12/01 16:47:59    220s] (I)       Started Initialization ( Curr Mem: 1884.44 MB )
[12/01 16:47:59    220s] (I)       numLocalWires=260562  numGlobalNetBranches=59253  numLocalNetBranches=71083
[12/01 16:47:59    220s] (I)       totalPins=289513  totalGlobalPin=99331 (34.31%)
[12/01 16:47:59    220s] (I)       Finished Initialization ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1884.44 MB )
[12/01 16:47:59    220s] (I)       Started Generate topology ( Curr Mem: 1884.44 MB )
[12/01 16:47:59    220s] (I)       Finished Generate topology ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1884.44 MB )
[12/01 16:47:59    220s] (I)       total 2D Cap : 343506 = (154712 H, 188794 V)
[12/01 16:47:59    220s] (I)       
[12/01 16:47:59    220s] (I)       ============  Phase 1a Route ============
[12/01 16:47:59    220s] (I)       Started Phase 1a ( Curr Mem: 1884.44 MB )
[12/01 16:47:59    220s] (I)       Started Pattern routing (1T) ( Curr Mem: 1884.44 MB )
[12/01 16:47:59    220s] (I)       Finished Pattern routing (1T) ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1884.44 MB )
[12/01 16:47:59    220s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1884.44 MB )
[12/01 16:47:59    220s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/01 16:47:59    220s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1884.44 MB )
[12/01 16:47:59    220s] (I)       Usage: 93174 = (41107 H, 52067 V) = (26.57% H, 27.58% V) = (1.773e+06um H, 2.245e+06um V)
[12/01 16:47:59    220s] (I)       Started Add via demand to 2D ( Curr Mem: 1884.44 MB )
[12/01 16:47:59    220s] (I)       Finished Add via demand to 2D ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1884.44 MB )
[12/01 16:47:59    220s] (I)       Finished Phase 1a ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1884.44 MB )
[12/01 16:47:59    220s] (I)       
[12/01 16:47:59    220s] (I)       ============  Phase 1b Route ============
[12/01 16:47:59    220s] (I)       Started Phase 1b ( Curr Mem: 1884.44 MB )
[12/01 16:47:59    220s] (I)       Usage: 93174 = (41107 H, 52067 V) = (26.57% H, 27.58% V) = (1.773e+06um H, 2.245e+06um V)
[12/01 16:47:59    220s] (I)       eGR overflow: 0.00% H + 0.00% V
[12/01 16:47:59    220s] 
[12/01 16:47:59    220s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1884.44 MB )
[12/01 16:47:59    220s] (I)       Started Export 2D cong map ( Curr Mem: 1884.44 MB )
[12/01 16:47:59    220s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[12/01 16:47:59    220s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1884.44 MB )
[12/01 16:47:59    220s] Finished Early Global Route rough congestion estimation: mem = 1884.4M
[12/01 16:47:59    220s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.309, REAL:0.310, MEM:1884.4M
[12/01 16:47:59    220s] earlyGlobalRoute rough estimation gcell size 11 row height
[12/01 16:47:59    220s] OPERPROF: Starting CDPad at level 1, MEM:1884.4M
[12/01 16:47:59    220s] CDPadU 0.824 -> 0.824. R=0.699, N=94575, GS=43.120
[12/01 16:47:59    220s] OPERPROF: Finished CDPad at level 1, CPU:0.147, REAL:0.147, MEM:1884.4M
[12/01 16:47:59    220s] OPERPROF: Starting npMain at level 1, MEM:1884.4M
[12/01 16:47:59    220s] OPERPROF:   Starting npPlace at level 2, MEM:1884.4M
[12/01 16:48:00    220s] OPERPROF:   Finished npPlace at level 2, CPU:0.130, REAL:0.130, MEM:1882.4M
[12/01 16:48:00    220s] OPERPROF: Finished npMain at level 1, CPU:0.523, REAL:0.522, MEM:1882.4M
[12/01 16:48:00    220s] Global placement CDP skipped at cutLevel 9.
[12/01 16:48:00    221s] Iteration  9: Total net bbox = 3.291e+06 (1.45e+06 1.84e+06)
[12/01 16:48:00    221s]               Est.  stn bbox = 4.128e+06 (1.85e+06 2.28e+06)
[12/01 16:48:00    221s]               cpu = 0:00:15.7 real = 0:00:16.0 mem = 1882.4M
[12/01 16:48:06    227s] nrCritNet: 5.00% ( 4778 / 95639 ) cutoffSlk: -9488.2ps stdDelay: 40.9ps
[12/01 16:48:13    234s] nrCritNet: 2.00% ( 1912 / 95639 ) cutoffSlk: -9312.0ps stdDelay: 40.9ps
[12/01 16:48:13    234s] Iteration 10: Total net bbox = 3.313e+06 (1.47e+06 1.85e+06)
[12/01 16:48:13    234s]               Est.  stn bbox = 4.151e+06 (1.86e+06 2.29e+06)
[12/01 16:48:13    234s]               cpu = 0:00:13.0 real = 0:00:13.0 mem = 1882.4M
[12/01 16:48:13    234s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1882.4M
[12/01 16:48:13    234s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/01 16:48:13    234s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.006, REAL:0.005, MEM:1882.4M
[12/01 16:48:13    234s] OPERPROF: Starting npMain at level 1, MEM:1882.4M
[12/01 16:48:13    234s] OPERPROF:   Starting npPlace at level 2, MEM:1882.4M
[12/01 16:48:28    248s] OPERPROF:   Finished npPlace at level 2, CPU:14.578, REAL:14.602, MEM:1880.4M
[12/01 16:48:28    249s] OPERPROF: Finished npMain at level 1, CPU:14.976, REAL:15.001, MEM:1880.4M
[12/01 16:48:28    249s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1880.4M
[12/01 16:48:28    249s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/01 16:48:28    249s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.005, REAL:0.005, MEM:1880.4M
[12/01 16:48:28    249s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1880.4M
[12/01 16:48:28    249s] Starting Early Global Route rough congestion estimation: mem = 1880.4M
[12/01 16:48:28    249s] (I)       Started Import and model ( Curr Mem: 1880.44 MB )
[12/01 16:48:28    249s] (I)       Started Create place DB ( Curr Mem: 1880.44 MB )
[12/01 16:48:28    249s] (I)       Started Import place data ( Curr Mem: 1880.44 MB )
[12/01 16:48:28    249s] (I)       Started Read instances and placement ( Curr Mem: 1880.44 MB )
[12/01 16:48:28    249s] (I)       Finished Read instances and placement ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1880.44 MB )
[12/01 16:48:28    249s] (I)       Started Read nets ( Curr Mem: 1880.44 MB )
[12/01 16:48:28    249s] (I)       Finished Read nets ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 1880.44 MB )
[12/01 16:48:28    249s] (I)       Finished Import place data ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 1880.44 MB )
[12/01 16:48:28    249s] (I)       Finished Create place DB ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 1880.44 MB )
[12/01 16:48:28    249s] (I)       Started Create route DB ( Curr Mem: 1880.44 MB )
[12/01 16:48:28    249s] (I)       == Non-default Options ==
[12/01 16:48:28    249s] (I)       Print mode                                         : 2
[12/01 16:48:28    249s] (I)       Stop if highly congested                           : false
[12/01 16:48:28    249s] (I)       Maximum routing layer                              : 6
[12/01 16:48:28    249s] (I)       Assign partition pins                              : false
[12/01 16:48:28    249s] (I)       Support large GCell                                : true
[12/01 16:48:28    249s] (I)       Number of threads                                  : 1
[12/01 16:48:28    249s] (I)       Number of rows per GCell                           : 6
[12/01 16:48:28    249s] (I)       Max num rows per GCell                             : 32
[12/01 16:48:28    249s] (I)       Method to set GCell size                           : row
[12/01 16:48:28    249s] (I)       Counted 3079 PG shapes. We will not process PG shapes layer by layer.
[12/01 16:48:28    249s] (I)       Started Import route data (1T) ( Curr Mem: 1880.44 MB )
[12/01 16:48:28    249s] (I)       ============== Pin Summary ==============
[12/01 16:48:28    249s] (I)       +-------+--------+---------+------------+
[12/01 16:48:28    249s] (I)       | Layer | # pins | % total |      Group |
[12/01 16:48:28    249s] (I)       +-------+--------+---------+------------+
[12/01 16:48:28    249s] (I)       |     1 | 289450 |   99.98 |        Pin |
[12/01 16:48:28    249s] (I)       |     2 |     72 |    0.02 | Pin access |
[12/01 16:48:28    249s] (I)       |     3 |      0 |    0.00 | Pin access |
[12/01 16:48:28    249s] (I)       |     4 |      0 |    0.00 |      Upper |
[12/01 16:48:28    249s] (I)       |     5 |      0 |    0.00 |      Upper |
[12/01 16:48:28    249s] (I)       |     6 |      0 |    0.00 |      Upper |
[12/01 16:48:28    249s] (I)       +-------+--------+---------+------------+
[12/01 16:48:28    249s] (I)       Use row-based GCell size
[12/01 16:48:28    249s] (I)       Use row-based GCell align
[12/01 16:48:28    249s] (I)       GCell unit size   : 7840
[12/01 16:48:28    249s] (I)       GCell multiplier  : 6
[12/01 16:48:28    249s] (I)       GCell row height  : 7840
[12/01 16:48:28    249s] (I)       Actual row height : 7840
[12/01 16:48:28    249s] (I)       GCell align ref   : 40320 40320
[12/01 16:48:28    249s] [NR-eGR] Track table information for default rule: 
[12/01 16:48:28    249s] [NR-eGR] METAL1 has no routable track
[12/01 16:48:28    249s] [NR-eGR] METAL2 has single uniform track structure
[12/01 16:48:28    249s] [NR-eGR] METAL3 has single uniform track structure
[12/01 16:48:28    249s] [NR-eGR] METAL4 has single uniform track structure
[12/01 16:48:28    249s] [NR-eGR] METAL5 has single uniform track structure
[12/01 16:48:28    249s] [NR-eGR] METAL6 has single uniform track structure
[12/01 16:48:28    249s] (I)       ============== Default via ===============
[12/01 16:48:28    249s] (I)       +---+------------------+-----------------+
[12/01 16:48:28    249s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut |
[12/01 16:48:28    249s] (I)       +---+------------------+-----------------+
[12/01 16:48:28    249s] (I)       | 1 |    4  VIA12_VV   |    4  VIA12_VV  |
[12/01 16:48:28    249s] (I)       | 2 |    5  VIA2       |    5  VIA2      |
[12/01 16:48:28    249s] (I)       | 3 |    8  VIA3       |    8  VIA3      |
[12/01 16:48:28    249s] (I)       | 4 |   11  VIA4       |   11  VIA4      |
[12/01 16:48:28    249s] (I)       | 5 |   14  VIA5       |   15  VIA5EAST  |
[12/01 16:48:28    249s] (I)       +---+------------------+-----------------+
[12/01 16:48:28    249s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 1880.44 MB )
[12/01 16:48:28    249s] (I)       Started Read routing blockages ( Curr Mem: 1880.44 MB )
[12/01 16:48:28    249s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1880.44 MB )
[12/01 16:48:28    249s] (I)       Started Read instance blockages ( Curr Mem: 1880.44 MB )
[12/01 16:48:28    249s] (I)       Finished Read instance blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1880.44 MB )
[12/01 16:48:28    249s] (I)       Started Read PG blockages ( Curr Mem: 1880.44 MB )
[12/01 16:48:28    249s] [NR-eGR] Read 3434 PG shapes
[12/01 16:48:28    249s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1880.44 MB )
[12/01 16:48:28    249s] (I)       Started Read boundary cut boxes ( Curr Mem: 1880.44 MB )
[12/01 16:48:28    249s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1880.44 MB )
[12/01 16:48:28    249s] [NR-eGR] #Routing Blockages  : 0
[12/01 16:48:28    249s] [NR-eGR] #Instance Blockages : 7023
[12/01 16:48:28    249s] [NR-eGR] #PG Blockages       : 3434
[12/01 16:48:28    249s] [NR-eGR] #Halo Blockages     : 0
[12/01 16:48:28    249s] [NR-eGR] #Boundary Blockages : 0
[12/01 16:48:28    249s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1880.44 MB )
[12/01 16:48:28    249s] (I)       Started Read blackboxes ( Curr Mem: 1880.44 MB )
[12/01 16:48:28    249s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/01 16:48:28    249s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1880.44 MB )
[12/01 16:48:28    249s] (I)       Started Read prerouted ( Curr Mem: 1880.44 MB )
[12/01 16:48:28    249s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/01 16:48:28    249s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1880.44 MB )
[12/01 16:48:28    249s] (I)       Started Read unlegalized nets ( Curr Mem: 1880.44 MB )
[12/01 16:48:28    249s] (I)       Finished Read unlegalized nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1880.44 MB )
[12/01 16:48:28    249s] (I)       Started Read nets ( Curr Mem: 1880.44 MB )
[12/01 16:48:28    249s] [NR-eGR] Read numTotalNets=95639  numIgnoredNets=0
[12/01 16:48:28    249s] (I)       Finished Read nets ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1880.44 MB )
[12/01 16:48:28    249s] (I)       Started Set up via pillars ( Curr Mem: 1880.44 MB )
[12/01 16:48:28    249s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1880.44 MB )
[12/01 16:48:28    249s] (I)       early_global_route_priority property id does not exist.
[12/01 16:48:28    249s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1880.44 MB )
[12/01 16:48:28    249s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1880.44 MB )
[12/01 16:48:28    249s] (I)       Model blockages into capacity
[12/01 16:48:28    249s] (I)       Read Num Blocks=10457  Num Prerouted Wires=0  Num CS=0
[12/01 16:48:28    249s] (I)       Started Initialize 3D capacity ( Curr Mem: 1880.44 MB )
[12/01 16:48:28    249s] (I)       Layer 1 (V) : #blockages 8379 : #preroutes 0
[12/01 16:48:28    249s] (I)       Layer 2 (H) : #blockages 1356 : #preroutes 0
[12/01 16:48:28    249s] (I)       Layer 3 (V) : #blockages 702 : #preroutes 0
[12/01 16:48:28    249s] (I)       Layer 4 (H) : #blockages 20 : #preroutes 0
[12/01 16:48:28    249s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[12/01 16:48:28    249s] (I)       Finished Initialize 3D capacity ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1880.44 MB )
[12/01 16:48:28    249s] (I)       -- layer congestion ratio --
[12/01 16:48:28    249s] (I)       Layer 1 : 0.100000
[12/01 16:48:28    249s] (I)       Layer 2 : 0.700000
[12/01 16:48:28    249s] (I)       Layer 3 : 0.700000
[12/01 16:48:28    249s] (I)       Layer 4 : 0.700000
[12/01 16:48:28    249s] (I)       Layer 5 : 0.700000
[12/01 16:48:28    249s] (I)       Layer 6 : 0.700000
[12/01 16:48:28    249s] (I)       ----------------------------
[12/01 16:48:28    249s] (I)       Number of ignored nets                =      0
[12/01 16:48:28    249s] (I)       Number of connected nets              =      0
[12/01 16:48:28    249s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[12/01 16:48:28    249s] (I)       Number of clock nets                  =      1.  Ignored: No
[12/01 16:48:28    249s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/01 16:48:28    249s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/01 16:48:28    249s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/01 16:48:28    249s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/01 16:48:28    249s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/01 16:48:28    249s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/01 16:48:28    249s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/01 16:48:28    249s] (I)       Finished Import route data (1T) ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 1880.44 MB )
[12/01 16:48:28    249s] (I)       Finished Create route DB ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 1880.44 MB )
[12/01 16:48:28    249s] (I)       Started Read aux data ( Curr Mem: 1880.44 MB )
[12/01 16:48:28    249s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1880.44 MB )
[12/01 16:48:28    249s] (I)       Started Others data preparation ( Curr Mem: 1880.44 MB )
[12/01 16:48:28    249s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/01 16:48:28    249s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1880.44 MB )
[12/01 16:48:28    249s] (I)       Started Create route kernel ( Curr Mem: 1880.44 MB )
[12/01 16:48:28    249s] (I)       Ndr track 0 does not exist
[12/01 16:48:28    249s] (I)       ---------------------Grid Graph Info--------------------
[12/01 16:48:28    249s] (I)       Routing area        : (0, 0) - (2738400, 2730560)
[12/01 16:48:28    249s] (I)       Core area           : (40320, 40320) - (2698080, 2690240)
[12/01 16:48:28    249s] (I)       Site width          :  1120  (dbu)
[12/01 16:48:28    249s] (I)       Row height          :  7840  (dbu)
[12/01 16:48:28    249s] (I)       GCell row height    :  7840  (dbu)
[12/01 16:48:28    249s] (I)       GCell width         : 47040  (dbu)
[12/01 16:48:28    249s] (I)       GCell height        : 47040  (dbu)
[12/01 16:48:28    249s] (I)       Grid                :    59    59     6
[12/01 16:48:28    249s] (I)       Layer numbers       :     1     2     3     4     5     6
[12/01 16:48:28    249s] (I)       Vertical capacity   :     0 47040     0 47040     0 47040
[12/01 16:48:28    249s] (I)       Horizontal capacity :     0     0 47040     0 47040     0
[12/01 16:48:28    249s] (I)       Default wire width  :   460   560   560   560   560   880
[12/01 16:48:28    249s] (I)       Default wire space  :   460   560   560   560   560   920
[12/01 16:48:28    249s] (I)       Default wire pitch  :   920  1120  1120  1120  1120  1800
[12/01 16:48:28    249s] (I)       Default pitch size  :   920  1120  1120  1120  1120  2240
[12/01 16:48:28    249s] (I)       First track coord   :     0   560   560   560   560  2800
[12/01 16:48:28    249s] (I)       Num tracks per GCell: 51.13 42.00 42.00 42.00 42.00 21.00
[12/01 16:48:28    249s] (I)       Total num of tracks :     0  2445  2438  2445  2438  1222
[12/01 16:48:28    249s] (I)       Num of masks        :     1     1     1     1     1     1
[12/01 16:48:28    249s] (I)       Num of trim masks   :     0     0     0     0     0     0
[12/01 16:48:28    249s] (I)       --------------------------------------------------------
[12/01 16:48:28    249s] 
[12/01 16:48:28    249s] [NR-eGR] ============ Routing rule table ============
[12/01 16:48:28    249s] [NR-eGR] Rule id: 0  Nets: 95639 
[12/01 16:48:28    249s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/01 16:48:28    249s] (I)       Pitch:  L1=920  L2=1120  L3=1120  L4=1120  L5=1120  L6=2240
[12/01 16:48:28    249s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/01 16:48:28    249s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/01 16:48:28    249s] [NR-eGR] ========================================
[12/01 16:48:28    249s] [NR-eGR] 
[12/01 16:48:28    249s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/01 16:48:28    249s] (I)       blocked tracks on layer2 : = 24071 / 144255 (16.69%)
[12/01 16:48:28    249s] (I)       blocked tracks on layer3 : = 1694 / 143842 (1.18%)
[12/01 16:48:28    249s] (I)       blocked tracks on layer4 : = 3016 / 144255 (2.09%)
[12/01 16:48:28    249s] (I)       blocked tracks on layer5 : = 1872 / 143842 (1.30%)
[12/01 16:48:28    249s] (I)       blocked tracks on layer6 : = 0 / 72098 (0.00%)
[12/01 16:48:28    249s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1880.44 MB )
[12/01 16:48:28    249s] (I)       Finished Import and model ( CPU: 0.22 sec, Real: 0.22 sec, Curr Mem: 1880.44 MB )
[12/01 16:48:28    249s] (I)       Reset routing kernel
[12/01 16:48:28    249s] (I)       Started Initialization ( Curr Mem: 1880.44 MB )
[12/01 16:48:28    249s] (I)       numLocalWires=208554  numGlobalNetBranches=47017  numLocalNetBranches=57329
[12/01 16:48:28    249s] (I)       totalPins=289513  totalGlobalPin=135119 (46.67%)
[12/01 16:48:28    249s] (I)       Finished Initialization ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1880.44 MB )
[12/01 16:48:28    249s] (I)       Started Generate topology ( Curr Mem: 1880.44 MB )
[12/01 16:48:28    249s] (I)       Finished Generate topology ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1880.44 MB )
[12/01 16:48:28    249s] (I)       total 2D Cap : 633229 = (285210 H, 348019 V)
[12/01 16:48:28    249s] (I)       
[12/01 16:48:28    249s] (I)       ============  Phase 1a Route ============
[12/01 16:48:28    249s] (I)       Started Phase 1a ( Curr Mem: 1880.44 MB )
[12/01 16:48:28    249s] (I)       Started Pattern routing (1T) ( Curr Mem: 1880.44 MB )
[12/01 16:48:28    249s] (I)       Finished Pattern routing (1T) ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1880.44 MB )
[12/01 16:48:28    249s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1880.44 MB )
[12/01 16:48:28    249s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/01 16:48:28    249s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1880.44 MB )
[12/01 16:48:28    249s] (I)       Usage: 170324 = (75169 H, 95155 V) = (26.36% H, 27.34% V) = (1.768e+06um H, 2.238e+06um V)
[12/01 16:48:28    249s] (I)       Started Add via demand to 2D ( Curr Mem: 1880.44 MB )
[12/01 16:48:28    249s] (I)       Finished Add via demand to 2D ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1880.44 MB )
[12/01 16:48:28    249s] (I)       Finished Phase 1a ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 1880.44 MB )
[12/01 16:48:28    249s] (I)       
[12/01 16:48:28    249s] (I)       ============  Phase 1b Route ============
[12/01 16:48:28    249s] (I)       Started Phase 1b ( Curr Mem: 1880.44 MB )
[12/01 16:48:28    249s] (I)       Usage: 170324 = (75169 H, 95155 V) = (26.36% H, 27.34% V) = (1.768e+06um H, 2.238e+06um V)
[12/01 16:48:28    249s] (I)       eGR overflow: 0.00% H + 0.00% V
[12/01 16:48:28    249s] 
[12/01 16:48:28    249s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1880.44 MB )
[12/01 16:48:28    249s] (I)       Started Export 2D cong map ( Curr Mem: 1880.44 MB )
[12/01 16:48:28    249s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[12/01 16:48:28    249s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1880.44 MB )
[12/01 16:48:28    249s] Finished Early Global Route rough congestion estimation: mem = 1880.4M
[12/01 16:48:28    249s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.331, REAL:0.332, MEM:1880.4M
[12/01 16:48:28    249s] earlyGlobalRoute rough estimation gcell size 6 row height
[12/01 16:48:28    249s] OPERPROF: Starting CDPad at level 1, MEM:1880.4M
[12/01 16:48:28    249s] CDPadU 0.824 -> 0.824. R=0.699, N=94575, GS=23.520
[12/01 16:48:28    249s] OPERPROF: Finished CDPad at level 1, CPU:0.155, REAL:0.156, MEM:1880.4M
[12/01 16:48:28    249s] OPERPROF: Starting npMain at level 1, MEM:1880.4M
[12/01 16:48:29    249s] OPERPROF:   Starting npPlace at level 2, MEM:1880.4M
[12/01 16:48:29    250s] OPERPROF:   Finished npPlace at level 2, CPU:0.136, REAL:0.136, MEM:1878.4M
[12/01 16:48:29    250s] OPERPROF: Finished npMain at level 1, CPU:0.534, REAL:0.535, MEM:1878.4M
[12/01 16:48:29    250s] Global placement CDP skipped at cutLevel 11.
[12/01 16:48:29    250s] Iteration 11: Total net bbox = 3.249e+06 (1.44e+06 1.81e+06)
[12/01 16:48:29    250s]               Est.  stn bbox = 4.097e+06 (1.84e+06 2.26e+06)
[12/01 16:48:29    250s]               cpu = 0:00:16.1 real = 0:00:16.0 mem = 1878.4M
[12/01 16:48:35    256s] nrCritNet: 5.00% ( 4781 / 95639 ) cutoffSlk: -8790.2ps stdDelay: 40.9ps
[12/01 16:48:42    262s] nrCritNet: 2.00% ( 1911 / 95639 ) cutoffSlk: -8635.0ps stdDelay: 40.9ps
[12/01 16:48:42    263s] Iteration 12: Total net bbox = 3.267e+06 (1.45e+06 1.82e+06)
[12/01 16:48:42    263s]               Est.  stn bbox = 4.115e+06 (1.85e+06 2.27e+06)
[12/01 16:48:42    263s]               cpu = 0:00:12.9 real = 0:00:13.0 mem = 1878.4M
[12/01 16:48:42    263s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1878.4M
[12/01 16:48:42    263s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/01 16:48:42    263s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.005, REAL:0.005, MEM:1878.4M
[12/01 16:48:42    263s] OPERPROF: Starting npMain at level 1, MEM:1878.4M
[12/01 16:48:42    263s] OPERPROF:   Starting npPlace at level 2, MEM:1878.4M
[12/01 16:49:00    281s] OPERPROF:   Finished npPlace at level 2, CPU:17.884, REAL:17.904, MEM:1874.4M
[12/01 16:49:00    281s] OPERPROF: Finished npMain at level 1, CPU:18.292, REAL:18.298, MEM:1874.4M
[12/01 16:49:00    281s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1874.4M
[12/01 16:49:00    281s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/01 16:49:00    281s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.005, REAL:0.005, MEM:1874.4M
[12/01 16:49:00    281s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1874.4M
[12/01 16:49:00    281s] Starting Early Global Route rough congestion estimation: mem = 1874.4M
[12/01 16:49:00    281s] (I)       Started Import and model ( Curr Mem: 1874.44 MB )
[12/01 16:49:00    281s] (I)       Started Create place DB ( Curr Mem: 1874.44 MB )
[12/01 16:49:00    281s] (I)       Started Import place data ( Curr Mem: 1874.44 MB )
[12/01 16:49:00    281s] (I)       Started Read instances and placement ( Curr Mem: 1874.44 MB )
[12/01 16:49:00    281s] (I)       Finished Read instances and placement ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1874.44 MB )
[12/01 16:49:00    281s] (I)       Started Read nets ( Curr Mem: 1874.44 MB )
[12/01 16:49:00    281s] (I)       Finished Read nets ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 1874.44 MB )
[12/01 16:49:00    281s] (I)       Finished Import place data ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 1874.44 MB )
[12/01 16:49:00    281s] (I)       Finished Create place DB ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 1874.44 MB )
[12/01 16:49:00    281s] (I)       Started Create route DB ( Curr Mem: 1874.44 MB )
[12/01 16:49:00    281s] (I)       == Non-default Options ==
[12/01 16:49:00    281s] (I)       Print mode                                         : 2
[12/01 16:49:00    281s] (I)       Stop if highly congested                           : false
[12/01 16:49:00    281s] (I)       Maximum routing layer                              : 6
[12/01 16:49:00    281s] (I)       Assign partition pins                              : false
[12/01 16:49:00    281s] (I)       Support large GCell                                : true
[12/01 16:49:00    281s] (I)       Number of threads                                  : 1
[12/01 16:49:00    281s] (I)       Number of rows per GCell                           : 3
[12/01 16:49:00    281s] (I)       Max num rows per GCell                             : 32
[12/01 16:49:00    281s] (I)       Method to set GCell size                           : row
[12/01 16:49:00    281s] (I)       Counted 3079 PG shapes. We will not process PG shapes layer by layer.
[12/01 16:49:00    281s] (I)       Started Import route data (1T) ( Curr Mem: 1874.44 MB )
[12/01 16:49:00    281s] (I)       ============== Pin Summary ==============
[12/01 16:49:00    281s] (I)       +-------+--------+---------+------------+
[12/01 16:49:00    281s] (I)       | Layer | # pins | % total |      Group |
[12/01 16:49:00    281s] (I)       +-------+--------+---------+------------+
[12/01 16:49:00    281s] (I)       |     1 | 289450 |   99.98 |        Pin |
[12/01 16:49:00    281s] (I)       |     2 |     72 |    0.02 | Pin access |
[12/01 16:49:00    281s] (I)       |     3 |      0 |    0.00 | Pin access |
[12/01 16:49:00    281s] (I)       |     4 |      0 |    0.00 |      Upper |
[12/01 16:49:00    281s] (I)       |     5 |      0 |    0.00 |      Upper |
[12/01 16:49:00    281s] (I)       |     6 |      0 |    0.00 |      Upper |
[12/01 16:49:00    281s] (I)       +-------+--------+---------+------------+
[12/01 16:49:00    281s] (I)       Use row-based GCell size
[12/01 16:49:00    281s] (I)       Use row-based GCell align
[12/01 16:49:00    281s] (I)       GCell unit size   : 7840
[12/01 16:49:00    281s] (I)       GCell multiplier  : 3
[12/01 16:49:00    281s] (I)       GCell row height  : 7840
[12/01 16:49:00    281s] (I)       Actual row height : 7840
[12/01 16:49:00    281s] (I)       GCell align ref   : 40320 40320
[12/01 16:49:00    281s] [NR-eGR] Track table information for default rule: 
[12/01 16:49:00    281s] [NR-eGR] METAL1 has no routable track
[12/01 16:49:00    281s] [NR-eGR] METAL2 has single uniform track structure
[12/01 16:49:00    281s] [NR-eGR] METAL3 has single uniform track structure
[12/01 16:49:00    281s] [NR-eGR] METAL4 has single uniform track structure
[12/01 16:49:00    281s] [NR-eGR] METAL5 has single uniform track structure
[12/01 16:49:00    281s] [NR-eGR] METAL6 has single uniform track structure
[12/01 16:49:00    281s] (I)       ============== Default via ===============
[12/01 16:49:00    281s] (I)       +---+------------------+-----------------+
[12/01 16:49:00    281s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut |
[12/01 16:49:00    281s] (I)       +---+------------------+-----------------+
[12/01 16:49:00    281s] (I)       | 1 |    4  VIA12_VV   |    4  VIA12_VV  |
[12/01 16:49:00    281s] (I)       | 2 |    5  VIA2       |    5  VIA2      |
[12/01 16:49:00    281s] (I)       | 3 |    8  VIA3       |    8  VIA3      |
[12/01 16:49:00    281s] (I)       | 4 |   11  VIA4       |   11  VIA4      |
[12/01 16:49:00    281s] (I)       | 5 |   14  VIA5       |   15  VIA5EAST  |
[12/01 16:49:00    281s] (I)       +---+------------------+-----------------+
[12/01 16:49:00    281s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 1874.44 MB )
[12/01 16:49:00    281s] (I)       Started Read routing blockages ( Curr Mem: 1874.44 MB )
[12/01 16:49:00    281s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1874.44 MB )
[12/01 16:49:00    281s] (I)       Started Read instance blockages ( Curr Mem: 1874.44 MB )
[12/01 16:49:00    281s] (I)       Finished Read instance blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1874.44 MB )
[12/01 16:49:00    281s] (I)       Started Read PG blockages ( Curr Mem: 1874.44 MB )
[12/01 16:49:00    281s] [NR-eGR] Read 3434 PG shapes
[12/01 16:49:00    281s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1874.44 MB )
[12/01 16:49:00    281s] (I)       Started Read boundary cut boxes ( Curr Mem: 1874.44 MB )
[12/01 16:49:00    281s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1874.44 MB )
[12/01 16:49:00    281s] [NR-eGR] #Routing Blockages  : 0
[12/01 16:49:00    281s] [NR-eGR] #Instance Blockages : 7023
[12/01 16:49:00    281s] [NR-eGR] #PG Blockages       : 3434
[12/01 16:49:00    281s] [NR-eGR] #Halo Blockages     : 0
[12/01 16:49:00    281s] [NR-eGR] #Boundary Blockages : 0
[12/01 16:49:00    281s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1874.44 MB )
[12/01 16:49:00    281s] (I)       Started Read blackboxes ( Curr Mem: 1874.44 MB )
[12/01 16:49:00    281s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/01 16:49:00    281s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1874.44 MB )
[12/01 16:49:00    281s] (I)       Started Read prerouted ( Curr Mem: 1874.44 MB )
[12/01 16:49:00    281s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/01 16:49:00    281s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1874.44 MB )
[12/01 16:49:00    281s] (I)       Started Read unlegalized nets ( Curr Mem: 1874.44 MB )
[12/01 16:49:00    281s] (I)       Finished Read unlegalized nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1874.44 MB )
[12/01 16:49:00    281s] (I)       Started Read nets ( Curr Mem: 1874.44 MB )
[12/01 16:49:00    281s] [NR-eGR] Read numTotalNets=95639  numIgnoredNets=0
[12/01 16:49:00    281s] (I)       Finished Read nets ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1874.44 MB )
[12/01 16:49:00    281s] (I)       Started Set up via pillars ( Curr Mem: 1874.44 MB )
[12/01 16:49:00    281s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1874.44 MB )
[12/01 16:49:00    281s] (I)       early_global_route_priority property id does not exist.
[12/01 16:49:00    281s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1874.44 MB )
[12/01 16:49:00    281s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1874.44 MB )
[12/01 16:49:00    281s] (I)       Model blockages into capacity
[12/01 16:49:00    281s] (I)       Read Num Blocks=10457  Num Prerouted Wires=0  Num CS=0
[12/01 16:49:00    281s] (I)       Started Initialize 3D capacity ( Curr Mem: 1874.44 MB )
[12/01 16:49:00    281s] (I)       Layer 1 (V) : #blockages 8379 : #preroutes 0
[12/01 16:49:00    281s] (I)       Layer 2 (H) : #blockages 1356 : #preroutes 0
[12/01 16:49:00    281s] (I)       Layer 3 (V) : #blockages 702 : #preroutes 0
[12/01 16:49:00    281s] (I)       Layer 4 (H) : #blockages 20 : #preroutes 0
[12/01 16:49:00    281s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[12/01 16:49:00    281s] (I)       Finished Initialize 3D capacity ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1874.44 MB )
[12/01 16:49:00    281s] (I)       -- layer congestion ratio --
[12/01 16:49:00    281s] (I)       Layer 1 : 0.100000
[12/01 16:49:00    281s] (I)       Layer 2 : 0.700000
[12/01 16:49:00    281s] (I)       Layer 3 : 0.700000
[12/01 16:49:00    281s] (I)       Layer 4 : 0.700000
[12/01 16:49:00    281s] (I)       Layer 5 : 0.700000
[12/01 16:49:00    281s] (I)       Layer 6 : 0.700000
[12/01 16:49:00    281s] (I)       ----------------------------
[12/01 16:49:00    281s] (I)       Number of ignored nets                =      0
[12/01 16:49:00    281s] (I)       Number of connected nets              =      0
[12/01 16:49:00    281s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[12/01 16:49:00    281s] (I)       Number of clock nets                  =      1.  Ignored: No
[12/01 16:49:00    281s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/01 16:49:00    281s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/01 16:49:00    281s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/01 16:49:00    281s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/01 16:49:00    281s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/01 16:49:00    281s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/01 16:49:00    281s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/01 16:49:00    281s] (I)       Finished Import route data (1T) ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 1874.44 MB )
[12/01 16:49:00    281s] (I)       Finished Create route DB ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 1874.44 MB )
[12/01 16:49:00    281s] (I)       Started Read aux data ( Curr Mem: 1874.44 MB )
[12/01 16:49:00    281s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1874.44 MB )
[12/01 16:49:00    281s] (I)       Started Others data preparation ( Curr Mem: 1874.44 MB )
[12/01 16:49:00    281s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/01 16:49:00    281s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1874.44 MB )
[12/01 16:49:00    281s] (I)       Started Create route kernel ( Curr Mem: 1874.44 MB )
[12/01 16:49:00    281s] (I)       Ndr track 0 does not exist
[12/01 16:49:00    281s] (I)       ---------------------Grid Graph Info--------------------
[12/01 16:49:00    281s] (I)       Routing area        : (0, 0) - (2738400, 2730560)
[12/01 16:49:00    281s] (I)       Core area           : (40320, 40320) - (2698080, 2690240)
[12/01 16:49:00    281s] (I)       Site width          :  1120  (dbu)
[12/01 16:49:00    281s] (I)       Row height          :  7840  (dbu)
[12/01 16:49:00    281s] (I)       GCell row height    :  7840  (dbu)
[12/01 16:49:00    281s] (I)       GCell width         : 23520  (dbu)
[12/01 16:49:00    281s] (I)       GCell height        : 23520  (dbu)
[12/01 16:49:00    281s] (I)       Grid                :   117   117     6
[12/01 16:49:00    281s] (I)       Layer numbers       :     1     2     3     4     5     6
[12/01 16:49:00    281s] (I)       Vertical capacity   :     0 23520     0 23520     0 23520
[12/01 16:49:00    281s] (I)       Horizontal capacity :     0     0 23520     0 23520     0
[12/01 16:49:00    281s] (I)       Default wire width  :   460   560   560   560   560   880
[12/01 16:49:00    281s] (I)       Default wire space  :   460   560   560   560   560   920
[12/01 16:49:00    281s] (I)       Default wire pitch  :   920  1120  1120  1120  1120  1800
[12/01 16:49:00    281s] (I)       Default pitch size  :   920  1120  1120  1120  1120  2240
[12/01 16:49:00    281s] (I)       First track coord   :     0   560   560   560   560  2800
[12/01 16:49:00    281s] (I)       Num tracks per GCell: 25.57 21.00 21.00 21.00 21.00 10.50
[12/01 16:49:00    281s] (I)       Total num of tracks :     0  2445  2438  2445  2438  1222
[12/01 16:49:00    281s] (I)       Num of masks        :     1     1     1     1     1     1
[12/01 16:49:00    281s] (I)       Num of trim masks   :     0     0     0     0     0     0
[12/01 16:49:00    281s] (I)       --------------------------------------------------------
[12/01 16:49:00    281s] 
[12/01 16:49:00    281s] [NR-eGR] ============ Routing rule table ============
[12/01 16:49:00    281s] [NR-eGR] Rule id: 0  Nets: 95639 
[12/01 16:49:00    281s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/01 16:49:00    281s] (I)       Pitch:  L1=920  L2=1120  L3=1120  L4=1120  L5=1120  L6=2240
[12/01 16:49:00    281s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/01 16:49:00    281s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/01 16:49:00    281s] [NR-eGR] ========================================
[12/01 16:49:00    281s] [NR-eGR] 
[12/01 16:49:00    281s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/01 16:49:00    281s] (I)       blocked tracks on layer2 : = 39243 / 286065 (13.72%)
[12/01 16:49:00    281s] (I)       blocked tracks on layer3 : = 2374 / 285246 (0.83%)
[12/01 16:49:00    281s] (I)       blocked tracks on layer4 : = 6032 / 286065 (2.11%)
[12/01 16:49:00    281s] (I)       blocked tracks on layer5 : = 3728 / 285246 (1.31%)
[12/01 16:49:00    281s] (I)       blocked tracks on layer6 : = 0 / 142974 (0.00%)
[12/01 16:49:00    281s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1874.44 MB )
[12/01 16:49:00    281s] (I)       Finished Import and model ( CPU: 0.22 sec, Real: 0.22 sec, Curr Mem: 1874.44 MB )
[12/01 16:49:00    281s] (I)       Reset routing kernel
[12/01 16:49:00    281s] (I)       Started Initialization ( Curr Mem: 1874.44 MB )
[12/01 16:49:00    281s] (I)       numLocalWires=140484  numGlobalNetBranches=30395  numLocalNetBranches=39922
[12/01 16:49:00    281s] (I)       totalPins=289513  totalGlobalPin=182308 (62.97%)
[12/01 16:49:00    281s] (I)       Finished Initialization ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1874.44 MB )
[12/01 16:49:00    281s] (I)       Started Generate topology ( Curr Mem: 1874.44 MB )
[12/01 16:49:00    281s] (I)       Finished Generate topology ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1874.44 MB )
[12/01 16:49:00    281s] (I)       total 2D Cap : 1254851 = (565318 H, 689533 V)
[12/01 16:49:00    281s] (I)       
[12/01 16:49:00    281s] (I)       ============  Phase 1a Route ============
[12/01 16:49:00    281s] (I)       Started Phase 1a ( Curr Mem: 1874.44 MB )
[12/01 16:49:00    281s] (I)       Started Pattern routing (1T) ( Curr Mem: 1874.44 MB )
[12/01 16:49:00    281s] (I)       Finished Pattern routing (1T) ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 1874.44 MB )
[12/01 16:49:00    281s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1874.44 MB )
[12/01 16:49:00    281s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/01 16:49:00    281s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1874.44 MB )
[12/01 16:49:00    281s] (I)       Usage: 342017 = (151535 H, 190482 V) = (26.81% H, 27.62% V) = (1.782e+06um H, 2.240e+06um V)
[12/01 16:49:00    281s] (I)       Started Add via demand to 2D ( Curr Mem: 1874.44 MB )
[12/01 16:49:00    281s] (I)       Finished Add via demand to 2D ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1874.44 MB )
[12/01 16:49:00    281s] (I)       Finished Phase 1a ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 1874.44 MB )
[12/01 16:49:00    281s] (I)       
[12/01 16:49:00    281s] (I)       ============  Phase 1b Route ============
[12/01 16:49:00    281s] (I)       Started Phase 1b ( Curr Mem: 1874.44 MB )
[12/01 16:49:00    281s] (I)       Started Monotonic routing (1T) ( Curr Mem: 1874.44 MB )
[12/01 16:49:00    281s] (I)       Finished Monotonic routing (1T) ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1874.44 MB )
[12/01 16:49:00    281s] (I)       Usage: 342022 = (151538 H, 190484 V) = (26.81% H, 27.63% V) = (1.782e+06um H, 2.240e+06um V)
[12/01 16:49:00    281s] (I)       eGR overflow: 0.00% H + 0.01% V
[12/01 16:49:00    281s] 
[12/01 16:49:00    281s] (I)       Finished Phase 1b ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1874.44 MB )
[12/01 16:49:00    281s] (I)       Started Export 2D cong map ( Curr Mem: 1874.44 MB )
[12/01 16:49:00    281s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.01% V
[12/01 16:49:00    281s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1874.44 MB )
[12/01 16:49:00    281s] Finished Early Global Route rough congestion estimation: mem = 1874.4M
[12/01 16:49:00    281s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.414, REAL:0.415, MEM:1874.4M
[12/01 16:49:00    281s] earlyGlobalRoute rough estimation gcell size 3 row height
[12/01 16:49:01    281s] OPERPROF: Starting CDPad at level 1, MEM:1874.4M
[12/01 16:49:01    281s] CDPadU 0.824 -> 0.824. R=0.699, N=94575, GS=11.760
[12/01 16:49:01    281s] OPERPROF: Finished CDPad at level 1, CPU:0.177, REAL:0.178, MEM:1874.4M
[12/01 16:49:01    281s] OPERPROF: Starting npMain at level 1, MEM:1874.4M
[12/01 16:49:01    282s] OPERPROF:   Starting npPlace at level 2, MEM:1874.4M
[12/01 16:49:01    282s] OPERPROF:   Finished npPlace at level 2, CPU:0.177, REAL:0.178, MEM:1874.4M
[12/01 16:49:01    282s] OPERPROF: Finished npMain at level 1, CPU:0.572, REAL:0.573, MEM:1874.4M
[12/01 16:49:01    282s] Global placement CDP skipped at cutLevel 13.
[12/01 16:49:01    282s] Iteration 13: Total net bbox = 3.248e+06 (1.44e+06 1.81e+06)
[12/01 16:49:01    282s]               Est.  stn bbox = 4.100e+06 (1.84e+06 2.26e+06)
[12/01 16:49:01    282s]               cpu = 0:00:19.6 real = 0:00:19.0 mem = 1874.4M
[12/01 16:49:01    282s] Iteration 14: Total net bbox = 3.248e+06 (1.44e+06 1.81e+06)
[12/01 16:49:01    282s]               Est.  stn bbox = 4.100e+06 (1.84e+06 2.26e+06)
[12/01 16:49:01    282s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1874.4M
[12/01 16:49:01    282s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1874.4M
[12/01 16:49:01    282s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/01 16:49:01    282s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.005, REAL:0.005, MEM:1874.4M
[12/01 16:49:01    282s] OPERPROF: Starting npMain at level 1, MEM:1874.4M
[12/01 16:49:02    283s] OPERPROF:   Starting npPlace at level 2, MEM:1874.4M
[12/01 16:49:28    309s] OPERPROF:     Starting npBlockageAwareSnap at level 3, MEM:1870.4M
[12/01 16:49:28    309s] OPERPROF:     Finished npBlockageAwareSnap at level 3, CPU:0.001, REAL:0.000, MEM:1870.4M
[12/01 16:49:28    309s] OPERPROF:   Finished npPlace at level 2, CPU:26.437, REAL:26.471, MEM:1870.4M
[12/01 16:49:28    309s] OPERPROF: Finished npMain at level 1, CPU:26.833, REAL:26.867, MEM:1870.4M
[12/01 16:49:28    309s] Iteration 15: Total net bbox = 3.358e+06 (1.50e+06 1.86e+06)
[12/01 16:49:28    309s]               Est.  stn bbox = 4.200e+06 (1.89e+06 2.31e+06)
[12/01 16:49:28    309s]               cpu = 0:00:26.9 real = 0:00:27.0 mem = 1870.4M
[12/01 16:49:28    309s] [adp] clock
[12/01 16:49:28    309s] [adp] weight, nr nets, wire length
[12/01 16:49:28    309s] [adp]      0        1  2602.168000
[12/01 16:49:28    309s] [adp] data
[12/01 16:49:28    309s] [adp] weight, nr nets, wire length
[12/01 16:49:28    309s] [adp]      0    95638  3356606.842000
[12/01 16:49:28    309s] [adp] 0.000000|0.000000|0.000000
[12/01 16:49:28    309s] Iteration 16: Total net bbox = 3.358e+06 (1.50e+06 1.86e+06)
[12/01 16:49:28    309s]               Est.  stn bbox = 4.200e+06 (1.89e+06 2.31e+06)
[12/01 16:49:28    309s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1870.4M
[12/01 16:49:28    309s] *** cost = 3.358e+06 (1.50e+06 1.86e+06) (cpu for global=0:02:49) real=0:02:49***
[12/01 16:49:28    309s] Info: 0 clock gating cells identified, 0 (on average) moved 0/8
[12/01 16:49:29    309s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1870.4M
[12/01 16:49:29    309s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.001, REAL:0.000, MEM:1870.4M
[12/01 16:49:29    309s] Solver runtime cpu: 0:02:00 real: 0:02:00
[12/01 16:49:29    309s] Core Placement runtime cpu: 0:02:06 real: 0:02:08
[12/01 16:49:29    309s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[12/01 16:49:29    309s] Type 'man IMPSP-9025' for more detail.
[12/01 16:49:29    309s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1870.4M
[12/01 16:49:29    309s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1870.4M
[12/01 16:49:29    309s] z: 2, totalTracks: 1
[12/01 16:49:29    309s] z: 4, totalTracks: 1
[12/01 16:49:29    309s] z: 6, totalTracks: 1
[12/01 16:49:29    309s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 
[12/01 16:49:29    309s] All LLGs are deleted
[12/01 16:49:29    309s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1870.4M
[12/01 16:49:29    309s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1870.4M
[12/01 16:49:29    309s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1870.4M
[12/01 16:49:29    309s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1870.4M
[12/01 16:49:29    309s] Core basic site is core7T
[12/01 16:49:29    309s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1870.4M
[12/01 16:49:29    309s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.005, REAL:0.004, MEM:1870.4M
[12/01 16:49:29    309s] Fast DP-INIT is on for default
[12/01 16:49:29    309s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/01 16:49:29    309s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.021, REAL:0.020, MEM:1870.4M
[12/01 16:49:29    309s] OPERPROF:       Starting CMU at level 4, MEM:1870.4M
[12/01 16:49:29    309s] OPERPROF:       Finished CMU at level 4, CPU:0.004, REAL:0.003, MEM:1870.4M
[12/01 16:49:29    309s] 
[12/01 16:49:29    309s] Bad Lib Cell Checking (CMU) is done! (0)
[12/01 16:49:29    309s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.037, REAL:0.037, MEM:1870.4M
[12/01 16:49:29    309s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1870.4M
[12/01 16:49:29    309s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1870.4M
[12/01 16:49:29    309s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1870.4MB).
[12/01 16:49:29    309s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.100, REAL:0.100, MEM:1870.4M
[12/01 16:49:29    309s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.100, REAL:0.100, MEM:1870.4M
[12/01 16:49:29    309s] TDRefine: refinePlace mode is spiral
[12/01 16:49:29    309s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3859460.1
[12/01 16:49:29    309s] OPERPROF: Starting RefinePlace at level 1, MEM:1870.4M
[12/01 16:49:29    309s] *** Starting refinePlace (0:05:10 mem=1870.4M) ***
[12/01 16:49:29    309s] Total net bbox length = 3.358e+06 (1.499e+06 1.860e+06) (ext = 5.055e+03)
[12/01 16:49:29    309s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/01 16:49:29    309s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1870.4M
[12/01 16:49:29    309s] Starting refinePlace ...
[12/01 16:49:29    310s] ** Cut row section cpu time 0:00:00.0.
[12/01 16:49:29    310s]    Spread Effort: high, standalone mode, useDDP on.
[12/01 16:49:30    311s] [CPU] RefinePlace/preRPlace (cpu=0:00:01.5, real=0:00:01.0, mem=1870.4MB) @(0:05:10 - 0:05:11).
[12/01 16:49:30    311s] Move report: preRPlace moves 94575 insts, mean move: 1.17 um, max move: 7.27 um 
[12/01 16:49:30    311s] 	Max move on inst (B1/U16175): (240.45, 246.20) --> (242.48, 251.44)
[12/01 16:49:30    311s] 	Length: 5 sites, height: 1 rows, site name: core7T, cell type: NOR2X1
[12/01 16:49:30    311s] wireLenOptFixPriorityInst 0 inst fixed
[12/01 16:49:30    311s] Placement tweakage begins.
[12/01 16:49:30    311s] wire length = 4.228e+06
[12/01 16:49:36    317s] wire length = 4.101e+06
[12/01 16:49:36    317s] Placement tweakage ends.
[12/01 16:49:36    317s] Move report: tweak moves 29957 insts, mean move: 7.00 um, max move: 51.52 um 
[12/01 16:49:36    317s] 	Max move on inst (BRAM_IN_MUX/U853): (201.04, 318.08) --> (180.88, 349.44)
[12/01 16:49:36    317s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:05.9, real=0:00:06.0, mem=1878.4MB) @(0:05:11 - 0:05:17).
[12/01 16:49:36    317s] 
[12/01 16:49:36    317s] Running Spiral with 1 thread in Normal Mode  fetchWidth=256 
[12/01 16:49:37    318s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/01 16:49:37    318s] [CPU] RefinePlace/Legalization (cpu=0:00:01.2, real=0:00:01.0, mem=1878.4MB) @(0:05:17 - 0:05:19).
[12/01 16:49:37    318s] Move report: Detail placement moves 94575 insts, mean move: 3.11 um, max move: 49.95 um 
[12/01 16:49:37    318s] 	Max move on inst (BRAM_IN_MUX/U919): (481.25, 710.18) --> (470.40, 749.28)
[12/01 16:49:37    318s] 	Runtime: CPU: 0:00:08.6 REAL: 0:00:08.0 MEM: 1878.4MB
[12/01 16:49:37    318s] Statistics of distance of Instance movement in refine placement:
[12/01 16:49:37    318s]   maximum (X+Y) =        49.95 um
[12/01 16:49:37    318s]   inst (BRAM_IN_MUX/U919) with max move: (481.254, 710.183) -> (470.4, 749.28)
[12/01 16:49:37    318s]   mean    (X+Y) =         3.11 um
[12/01 16:49:37    318s] Summary Report:
[12/01 16:49:37    318s] Instances move: 94575 (out of 94575 movable)
[12/01 16:49:37    318s] Instances flipped: 0
[12/01 16:49:37    318s] Mean displacement: 3.11 um
[12/01 16:49:37    318s] Max displacement: 49.95 um (Instance: BRAM_IN_MUX/U919) (481.254, 710.183) -> (470.4, 749.28)
[12/01 16:49:37    318s] 	Length: 5 sites, height: 1 rows, site name: core7T, cell type: NAND2X1
[12/01 16:49:37    318s] Total instances moved : 94575
[12/01 16:49:37    318s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:8.605, REAL:8.601, MEM:1878.4M
[12/01 16:49:37    318s] Total net bbox length = 3.256e+06 (1.410e+06 1.846e+06) (ext = 5.027e+03)
[12/01 16:49:37    318s] Runtime: CPU: 0:00:08.7 REAL: 0:00:08.0 MEM: 1878.4MB
[12/01 16:49:37    318s] [CPU] RefinePlace/total (cpu=0:00:08.7, real=0:00:08.0, mem=1878.4MB) @(0:05:10 - 0:05:19).
[12/01 16:49:37    318s] *** Finished refinePlace (0:05:19 mem=1878.4M) ***
[12/01 16:49:37    318s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3859460.1
[12/01 16:49:37    318s] OPERPROF: Finished RefinePlace at level 1, CPU:8.715, REAL:8.711, MEM:1878.4M
[12/01 16:49:37    318s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1878.4M
[12/01 16:49:37    318s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1878.4M
[12/01 16:49:37    318s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.016, REAL:0.016, MEM:1878.4M
[12/01 16:49:37    318s] All LLGs are deleted
[12/01 16:49:37    318s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1878.4M
[12/01 16:49:37    318s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1878.4M
[12/01 16:49:37    318s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.054, REAL:0.054, MEM:1664.4M
[12/01 16:49:37    318s] *** End of Placement (cpu=0:03:03, real=0:03:04, mem=1664.4M) ***
[12/01 16:49:37    318s] z: 2, totalTracks: 1
[12/01 16:49:37    318s] z: 4, totalTracks: 1
[12/01 16:49:37    318s] z: 6, totalTracks: 1
[12/01 16:49:37    318s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 
[12/01 16:49:37    318s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1664.4M
[12/01 16:49:37    318s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1664.4M
[12/01 16:49:37    318s] Core basic site is core7T
[12/01 16:49:37    318s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1664.4M
[12/01 16:49:37    318s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.005, REAL:0.005, MEM:1664.4M
[12/01 16:49:37    318s] Fast DP-INIT is on for default
[12/01 16:49:37    318s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/01 16:49:37    318s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.021, REAL:0.021, MEM:1664.4M
[12/01 16:49:37    318s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.033, REAL:0.033, MEM:1664.4M
[12/01 16:49:37    318s] OPERPROF: Starting spReportDensityMap (include fixed instaces) at level 1, MEM:1664.4M
[12/01 16:49:37    318s] OPERPROF:   Starting Cal-LLG-Density-Map at level 2, MEM:1664.4M
[12/01 16:49:37    318s] OPERPROF:   Finished Cal-LLG-Density-Map at level 2, CPU:0.012, REAL:0.013, MEM:1664.4M
[12/01 16:49:37    318s] default core: bins with density > 0.750 =  7.35 % ( 85 / 1156 )
[12/01 16:49:37    318s] Density distribution unevenness ratio = 2.416%
[12/01 16:49:37    318s] OPERPROF: Finished spReportDensityMap (include fixed instaces) at level 1, CPU:0.022, REAL:0.021, MEM:1664.4M
[12/01 16:49:37    318s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1664.4M
[12/01 16:49:38    318s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1664.4M
[12/01 16:49:38    318s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1664.4M
[12/01 16:49:38    318s] All LLGs are deleted
[12/01 16:49:38    318s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1664.4M
[12/01 16:49:38    318s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1664.4M
[12/01 16:49:38    318s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.031, REAL:0.032, MEM:1664.4M
[12/01 16:49:38    318s] *** Free Virtual Timing Model ...(mem=1664.4M)
[12/01 16:49:38    318s] Starting IO pin assignment...
[12/01 16:49:38    318s] The design is not routed. Using placement based method for pin assignment.
[12/01 16:49:38    318s] ### import design signature (3): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 halo=0
[12/01 16:49:38    318s] Completed IO pin assignment.
[12/01 16:49:38    319s] **INFO: Enable pre-place timing setting for timing analysis
[12/01 16:49:38    319s] Set Using Default Delay Limit as 101.
[12/01 16:49:38    319s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[12/01 16:49:38    319s] Set Default Net Delay as 0 ps.
[12/01 16:49:38    319s] Set Default Net Load as 0 pF. 
[12/01 16:49:38    319s] **INFO: Analyzing IO path groups for slack adjustment
[12/01 16:49:39    320s] Effort level <high> specified for reg2reg_tmp.3859460 path_group
[12/01 16:49:39    320s] #################################################################################
[12/01 16:49:39    320s] # Design Stage: PreRoute
[12/01 16:49:39    320s] # Design Name: MAU
[12/01 16:49:39    320s] # Design Mode: 90nm
[12/01 16:49:39    320s] # Analysis Mode: MMMC Non-OCV 
[12/01 16:49:39    320s] # Parasitics Mode: No SPEF/RCDB 
[12/01 16:49:39    320s] # Signoff Settings: SI Off 
[12/01 16:49:39    320s] #################################################################################
[12/01 16:49:39    320s] Calculate delays in BcWc mode...
[12/01 16:49:39    320s] Topological Sorting (REAL = 0:00:00.0, MEM = 1667.6M, InitMEM = 1653.9M)
[12/01 16:49:39    320s] Start delay calculation (fullDC) (1 T). (MEM=1667.59)
[12/01 16:49:40    320s] End AAE Lib Interpolated Model. (MEM=1680.11 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/01 16:49:46    327s] Total number of fetched objects 95641
[12/01 16:49:46    327s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/01 16:49:46    327s] End delay calculation. (MEM=1718.27 CPU=0:00:05.5 REAL=0:00:06.0)
[12/01 16:49:46    327s] End delay calculation (fullDC). (MEM=1718.27 CPU=0:00:06.4 REAL=0:00:07.0)
[12/01 16:49:46    327s] *** CDM Built up (cpu=0:00:06.6  real=0:00:07.0  mem= 1718.3M) ***
[12/01 16:49:48    329s] **INFO: Disable pre-place timing setting for timing analysis
[12/01 16:49:48    329s] Set Using Default Delay Limit as 1000.
[12/01 16:49:48    329s] Set Default Net Delay as 1000 ps.
[12/01 16:49:48    329s] Set Default Net Load as 0.5 pF. 
[12/01 16:49:48    329s] Info: Disable timing driven in postCTS congRepair.
[12/01 16:49:48    329s] 
[12/01 16:49:48    329s] Starting congRepair ...
[12/01 16:49:48    329s] User Input Parameters:
[12/01 16:49:48    329s] - Congestion Driven    : On
[12/01 16:49:48    329s] - Timing Driven        : Off
[12/01 16:49:48    329s] - Area-Violation Based : On
[12/01 16:49:48    329s] - Start Rollback Level : -5
[12/01 16:49:48    329s] - Legalized            : On
[12/01 16:49:48    329s] - Window Based         : Off
[12/01 16:49:48    329s] - eDen incr mode       : Off
[12/01 16:49:48    329s] - Small incr mode      : Off
[12/01 16:49:48    329s] 
[12/01 16:49:48    329s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1707.8M
[12/01 16:49:48    329s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.016, REAL:0.015, MEM:1707.8M
[12/01 16:49:48    329s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1707.8M
[12/01 16:49:48    329s] Starting Early Global Route congestion estimation: mem = 1707.8M
[12/01 16:49:48    329s] (I)       Started Import and model ( Curr Mem: 1707.75 MB )
[12/01 16:49:48    329s] (I)       Started Create place DB ( Curr Mem: 1707.75 MB )
[12/01 16:49:48    329s] (I)       Started Import place data ( Curr Mem: 1707.75 MB )
[12/01 16:49:48    329s] (I)       Started Read instances and placement ( Curr Mem: 1707.75 MB )
[12/01 16:49:48    329s] (I)       Finished Read instances and placement ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1707.75 MB )
[12/01 16:49:48    329s] (I)       Started Read nets ( Curr Mem: 1707.75 MB )
[12/01 16:49:48    329s] (I)       Finished Read nets ( CPU: 0.10 sec, Real: 0.11 sec, Curr Mem: 1723.75 MB )
[12/01 16:49:48    329s] (I)       Finished Import place data ( CPU: 0.15 sec, Real: 0.16 sec, Curr Mem: 1723.75 MB )
[12/01 16:49:48    329s] (I)       Finished Create place DB ( CPU: 0.15 sec, Real: 0.16 sec, Curr Mem: 1723.75 MB )
[12/01 16:49:48    329s] (I)       Started Create route DB ( Curr Mem: 1723.75 MB )
[12/01 16:49:48    329s] (I)       == Non-default Options ==
[12/01 16:49:48    329s] (I)       Maximum routing layer                              : 6
[12/01 16:49:48    329s] (I)       Number of threads                                  : 1
[12/01 16:49:48    329s] (I)       Use non-blocking free Dbs wires                    : false
[12/01 16:49:48    329s] (I)       Method to set GCell size                           : row
[12/01 16:49:48    329s] (I)       Counted 3079 PG shapes. We will not process PG shapes layer by layer.
[12/01 16:49:48    329s] (I)       Started Import route data (1T) ( Curr Mem: 1723.75 MB )
[12/01 16:49:48    329s] (I)       ============== Pin Summary ==============
[12/01 16:49:48    329s] (I)       +-------+--------+---------+------------+
[12/01 16:49:48    329s] (I)       | Layer | # pins | % total |      Group |
[12/01 16:49:48    329s] (I)       +-------+--------+---------+------------+
[12/01 16:49:48    329s] (I)       |     1 | 289425 |   99.97 |        Pin |
[12/01 16:49:48    329s] (I)       |     2 |     86 |    0.03 | Pin access |
[12/01 16:49:48    329s] (I)       |     3 |     11 |    0.00 | Pin access |
[12/01 16:49:48    329s] (I)       |     4 |      1 |    0.00 |      Upper |
[12/01 16:49:48    329s] (I)       |     5 |      1 |    0.00 |      Upper |
[12/01 16:49:48    329s] (I)       |     6 |      0 |    0.00 |      Upper |
[12/01 16:49:48    329s] (I)       +-------+--------+---------+------------+
[12/01 16:49:48    329s] (I)       Use row-based GCell size
[12/01 16:49:48    329s] (I)       Use row-based GCell align
[12/01 16:49:48    329s] (I)       GCell unit size   : 7840
[12/01 16:49:48    329s] (I)       GCell multiplier  : 1
[12/01 16:49:48    329s] (I)       GCell row height  : 7840
[12/01 16:49:48    329s] (I)       Actual row height : 7840
[12/01 16:49:48    329s] (I)       GCell align ref   : 40320 40320
[12/01 16:49:48    329s] [NR-eGR] Track table information for default rule: 
[12/01 16:49:48    329s] [NR-eGR] METAL1 has no routable track
[12/01 16:49:48    329s] [NR-eGR] METAL2 has single uniform track structure
[12/01 16:49:48    329s] [NR-eGR] METAL3 has single uniform track structure
[12/01 16:49:48    329s] [NR-eGR] METAL4 has single uniform track structure
[12/01 16:49:48    329s] [NR-eGR] METAL5 has single uniform track structure
[12/01 16:49:48    329s] [NR-eGR] METAL6 has single uniform track structure
[12/01 16:49:48    329s] (I)       ============== Default via ===============
[12/01 16:49:48    329s] (I)       +---+------------------+-----------------+
[12/01 16:49:48    329s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut |
[12/01 16:49:48    329s] (I)       +---+------------------+-----------------+
[12/01 16:49:48    329s] (I)       | 1 |    4  VIA12_VV   |    4  VIA12_VV  |
[12/01 16:49:48    329s] (I)       | 2 |    5  VIA2       |    5  VIA2      |
[12/01 16:49:48    329s] (I)       | 3 |    8  VIA3       |    8  VIA3      |
[12/01 16:49:48    329s] (I)       | 4 |   11  VIA4       |   11  VIA4      |
[12/01 16:49:48    329s] (I)       | 5 |   14  VIA5       |   15  VIA5EAST  |
[12/01 16:49:48    329s] (I)       +---+------------------+-----------------+
[12/01 16:49:48    329s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 1723.75 MB )
[12/01 16:49:48    329s] (I)       Started Read routing blockages ( Curr Mem: 1723.75 MB )
[12/01 16:49:48    329s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1723.75 MB )
[12/01 16:49:48    329s] (I)       Started Read instance blockages ( Curr Mem: 1723.75 MB )
[12/01 16:49:48    329s] (I)       Finished Read instance blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1723.75 MB )
[12/01 16:49:48    329s] (I)       Started Read PG blockages ( Curr Mem: 1723.75 MB )
[12/01 16:49:48    329s] [NR-eGR] Read 3434 PG shapes
[12/01 16:49:48    329s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1723.75 MB )
[12/01 16:49:48    329s] (I)       Started Read boundary cut boxes ( Curr Mem: 1723.75 MB )
[12/01 16:49:48    329s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1723.75 MB )
[12/01 16:49:48    329s] [NR-eGR] #Routing Blockages  : 0
[12/01 16:49:48    329s] [NR-eGR] #Instance Blockages : 7023
[12/01 16:49:48    329s] [NR-eGR] #PG Blockages       : 3434
[12/01 16:49:48    329s] [NR-eGR] #Halo Blockages     : 0
[12/01 16:49:48    329s] [NR-eGR] #Boundary Blockages : 0
[12/01 16:49:48    329s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1723.75 MB )
[12/01 16:49:48    329s] (I)       Started Read blackboxes ( Curr Mem: 1723.75 MB )
[12/01 16:49:48    329s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/01 16:49:48    329s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1723.75 MB )
[12/01 16:49:48    329s] (I)       Started Read prerouted ( Curr Mem: 1723.75 MB )
[12/01 16:49:48    329s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/01 16:49:48    329s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1723.75 MB )
[12/01 16:49:48    329s] (I)       Started Read unlegalized nets ( Curr Mem: 1723.75 MB )
[12/01 16:49:48    329s] (I)       Finished Read unlegalized nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1723.75 MB )
[12/01 16:49:48    329s] (I)       Started Read nets ( Curr Mem: 1723.75 MB )
[12/01 16:49:48    329s] [NR-eGR] Read numTotalNets=95639  numIgnoredNets=0
[12/01 16:49:48    329s] (I)       Finished Read nets ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1746.38 MB )
[12/01 16:49:48    329s] (I)       Started Set up via pillars ( Curr Mem: 1746.38 MB )
[12/01 16:49:48    329s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1746.38 MB )
[12/01 16:49:48    329s] (I)       early_global_route_priority property id does not exist.
[12/01 16:49:48    329s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1746.38 MB )
[12/01 16:49:48    329s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1746.38 MB )
[12/01 16:49:48    329s] (I)       Model blockages into capacity
[12/01 16:49:48    329s] (I)       Read Num Blocks=10457  Num Prerouted Wires=0  Num CS=0
[12/01 16:49:48    329s] (I)       Started Initialize 3D capacity ( Curr Mem: 1746.38 MB )
[12/01 16:49:48    329s] (I)       Layer 1 (V) : #blockages 8379 : #preroutes 0
[12/01 16:49:48    329s] (I)       Layer 2 (H) : #blockages 1356 : #preroutes 0
[12/01 16:49:48    329s] (I)       Layer 3 (V) : #blockages 702 : #preroutes 0
[12/01 16:49:48    329s] (I)       Layer 4 (H) : #blockages 20 : #preroutes 0
[12/01 16:49:48    329s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[12/01 16:49:48    329s] (I)       Finished Initialize 3D capacity ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1746.38 MB )
[12/01 16:49:48    329s] (I)       -- layer congestion ratio --
[12/01 16:49:48    329s] (I)       Layer 1 : 0.100000
[12/01 16:49:48    329s] (I)       Layer 2 : 0.700000
[12/01 16:49:48    329s] (I)       Layer 3 : 0.700000
[12/01 16:49:48    329s] (I)       Layer 4 : 0.700000
[12/01 16:49:48    329s] (I)       Layer 5 : 0.700000
[12/01 16:49:48    329s] (I)       Layer 6 : 0.700000
[12/01 16:49:48    329s] (I)       ----------------------------
[12/01 16:49:48    329s] (I)       Number of ignored nets                =      0
[12/01 16:49:48    329s] (I)       Number of connected nets              =      0
[12/01 16:49:48    329s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[12/01 16:49:48    329s] (I)       Number of clock nets                  =      1.  Ignored: No
[12/01 16:49:48    329s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/01 16:49:48    329s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/01 16:49:48    329s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/01 16:49:48    329s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/01 16:49:48    329s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/01 16:49:48    329s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/01 16:49:48    329s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/01 16:49:48    329s] (I)       Finished Import route data (1T) ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 1746.38 MB )
[12/01 16:49:48    329s] (I)       Finished Create route DB ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 1746.38 MB )
[12/01 16:49:48    329s] (I)       Started Read aux data ( Curr Mem: 1746.38 MB )
[12/01 16:49:48    329s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1746.38 MB )
[12/01 16:49:48    329s] (I)       Started Others data preparation ( Curr Mem: 1746.38 MB )
[12/01 16:49:48    329s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/01 16:49:48    329s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1746.38 MB )
[12/01 16:49:48    329s] (I)       Started Create route kernel ( Curr Mem: 1746.38 MB )
[12/01 16:49:48    329s] (I)       Ndr track 0 does not exist
[12/01 16:49:48    329s] (I)       ---------------------Grid Graph Info--------------------
[12/01 16:49:48    329s] (I)       Routing area        : (0, 0) - (2738400, 2730560)
[12/01 16:49:48    329s] (I)       Core area           : (40320, 40320) - (2698080, 2690240)
[12/01 16:49:48    329s] (I)       Site width          :  1120  (dbu)
[12/01 16:49:48    329s] (I)       Row height          :  7840  (dbu)
[12/01 16:49:48    329s] (I)       GCell row height    :  7840  (dbu)
[12/01 16:49:48    329s] (I)       GCell width         :  7840  (dbu)
[12/01 16:49:48    329s] (I)       GCell height        :  7840  (dbu)
[12/01 16:49:48    329s] (I)       Grid                :   350   349     6
[12/01 16:49:48    329s] (I)       Layer numbers       :     1     2     3     4     5     6
[12/01 16:49:48    329s] (I)       Vertical capacity   :     0  7840     0  7840     0  7840
[12/01 16:49:48    329s] (I)       Horizontal capacity :     0     0  7840     0  7840     0
[12/01 16:49:48    329s] (I)       Default wire width  :   460   560   560   560   560   880
[12/01 16:49:48    329s] (I)       Default wire space  :   460   560   560   560   560   920
[12/01 16:49:48    329s] (I)       Default wire pitch  :   920  1120  1120  1120  1120  1800
[12/01 16:49:48    329s] (I)       Default pitch size  :   920  1120  1120  1120  1120  2240
[12/01 16:49:48    329s] (I)       First track coord   :     0   560   560   560   560  2800
[12/01 16:49:48    329s] (I)       Num tracks per GCell:  8.52  7.00  7.00  7.00  7.00  3.50
[12/01 16:49:48    329s] (I)       Total num of tracks :     0  2445  2438  2445  2438  1222
[12/01 16:49:48    329s] (I)       Num of masks        :     1     1     1     1     1     1
[12/01 16:49:48    329s] (I)       Num of trim masks   :     0     0     0     0     0     0
[12/01 16:49:48    329s] (I)       --------------------------------------------------------
[12/01 16:49:48    329s] 
[12/01 16:49:48    329s] [NR-eGR] ============ Routing rule table ============
[12/01 16:49:48    329s] [NR-eGR] Rule id: 0  Nets: 95639 
[12/01 16:49:48    329s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/01 16:49:48    329s] (I)       Pitch:  L1=920  L2=1120  L3=1120  L4=1120  L5=1120  L6=2240
[12/01 16:49:48    329s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/01 16:49:48    329s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/01 16:49:48    329s] [NR-eGR] ========================================
[12/01 16:49:48    329s] [NR-eGR] 
[12/01 16:49:48    329s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/01 16:49:48    329s] (I)       blocked tracks on layer2 : = 95303 / 853305 (11.17%)
[12/01 16:49:48    329s] (I)       blocked tracks on layer3 : = 3392 / 853300 (0.40%)
[12/01 16:49:48    329s] (I)       blocked tracks on layer4 : = 17992 / 853305 (2.11%)
[12/01 16:49:48    329s] (I)       blocked tracks on layer5 : = 11104 / 853300 (1.30%)
[12/01 16:49:48    329s] (I)       blocked tracks on layer6 : = 0 / 426478 (0.00%)
[12/01 16:49:48    329s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1746.38 MB )
[12/01 16:49:48    329s] (I)       Finished Import and model ( CPU: 0.25 sec, Real: 0.26 sec, Curr Mem: 1746.38 MB )
[12/01 16:49:48    329s] (I)       Reset routing kernel
[12/01 16:49:48    329s] (I)       Started Global Routing ( Curr Mem: 1746.38 MB )
[12/01 16:49:48    329s] (I)       Started Initialization ( Curr Mem: 1746.38 MB )
[12/01 16:49:48    329s] (I)       totalPins=289522  totalGlobalPin=281306 (97.16%)
[12/01 16:49:48    329s] (I)       Finished Initialization ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1746.38 MB )
[12/01 16:49:48    329s] (I)       Started Net group 1 ( Curr Mem: 1746.38 MB )
[12/01 16:49:48    329s] (I)       Started Generate topology ( Curr Mem: 1746.38 MB )
[12/01 16:49:48    329s] (I)       Finished Generate topology ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 1746.38 MB )
[12/01 16:49:48    329s] (I)       total 2D Cap : 3738337 = (1692128 H, 2046209 V)
[12/01 16:49:48    329s] [NR-eGR] Layer group 1: route 95639 net(s) in layer range [2, 6]
[12/01 16:49:48    329s] (I)       
[12/01 16:49:48    329s] (I)       ============  Phase 1a Route ============
[12/01 16:49:48    329s] (I)       Started Phase 1a ( Curr Mem: 1746.38 MB )
[12/01 16:49:48    329s] (I)       Started Pattern routing (1T) ( Curr Mem: 1746.38 MB )
[12/01 16:49:49    329s] (I)       Finished Pattern routing (1T) ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 1812.38 MB )
[12/01 16:49:49    329s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1812.38 MB )
[12/01 16:49:49    329s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/01 16:49:49    329s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1812.38 MB )
[12/01 16:49:49    329s] (I)       Usage: 1028641 = (449823 H, 578818 V) = (26.58% H, 28.29% V) = (1.763e+06um H, 2.269e+06um V)
[12/01 16:49:49    329s] (I)       Started Add via demand to 2D ( Curr Mem: 1812.38 MB )
[12/01 16:49:49    329s] (I)       Finished Add via demand to 2D ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1812.38 MB )
[12/01 16:49:49    329s] (I)       Finished Phase 1a ( CPU: 0.23 sec, Real: 0.23 sec, Curr Mem: 1812.38 MB )
[12/01 16:49:49    329s] (I)       
[12/01 16:49:49    329s] (I)       ============  Phase 1b Route ============
[12/01 16:49:49    329s] (I)       Started Phase 1b ( Curr Mem: 1812.38 MB )
[12/01 16:49:49    329s] (I)       Started Monotonic routing (1T) ( Curr Mem: 1812.38 MB )
[12/01 16:49:49    329s] (I)       Finished Monotonic routing (1T) ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 1812.38 MB )
[12/01 16:49:49    329s] (I)       Usage: 1028717 = (449856 H, 578861 V) = (26.59% H, 28.29% V) = (1.763e+06um H, 2.269e+06um V)
[12/01 16:49:49    329s] (I)       Overflow of layer group 1: 0.02% H + 0.01% V. EstWL: 4.032571e+06um
[12/01 16:49:49    329s] (I)       Congestion metric : 0.02%H 0.01%V, 0.03%HV
[12/01 16:49:49    329s] (I)       Congestion threshold : each 60.00, sum 90.00
[12/01 16:49:49    329s] (I)       Finished Phase 1b ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 1812.38 MB )
[12/01 16:49:49    329s] (I)       
[12/01 16:49:49    329s] (I)       ============  Phase 1c Route ============
[12/01 16:49:49    329s] (I)       Started Phase 1c ( Curr Mem: 1812.38 MB )
[12/01 16:49:49    329s] (I)       Started Two level routing ( Curr Mem: 1812.38 MB )
[12/01 16:49:49    329s] (I)       Level2 Grid: 70 x 70
[12/01 16:49:49    329s] (I)       Started Two Level Routing ( Curr Mem: 1812.38 MB )
[12/01 16:49:49    329s] (I)       Finished Two Level Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1812.38 MB )
[12/01 16:49:49    329s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1812.38 MB )
[12/01 16:49:49    329s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1812.38 MB )
[12/01 16:49:49    329s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1812.38 MB )
[12/01 16:49:49    329s] (I)       Finished Two level routing ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1812.38 MB )
[12/01 16:49:49    329s] (I)       Usage: 1028717 = (449856 H, 578861 V) = (26.59% H, 28.29% V) = (1.763e+06um H, 2.269e+06um V)
[12/01 16:49:49    329s] (I)       Finished Phase 1c ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1812.38 MB )
[12/01 16:49:49    329s] (I)       
[12/01 16:49:49    329s] (I)       ============  Phase 1d Route ============
[12/01 16:49:49    329s] (I)       Started Phase 1d ( Curr Mem: 1812.38 MB )
[12/01 16:49:49    329s] (I)       Started Detoured routing ( Curr Mem: 1812.38 MB )
[12/01 16:49:49    330s] (I)       Finished Detoured routing ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 1812.38 MB )
[12/01 16:49:49    330s] (I)       Usage: 1028765 = (449888 H, 578877 V) = (26.59% H, 28.29% V) = (1.764e+06um H, 2.269e+06um V)
[12/01 16:49:49    330s] (I)       Finished Phase 1d ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 1812.38 MB )
[12/01 16:49:49    330s] (I)       
[12/01 16:49:49    330s] (I)       ============  Phase 1e Route ============
[12/01 16:49:49    330s] (I)       Started Phase 1e ( Curr Mem: 1812.38 MB )
[12/01 16:49:49    330s] (I)       Started Route legalization ( Curr Mem: 1812.38 MB )
[12/01 16:49:49    330s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1812.38 MB )
[12/01 16:49:49    330s] (I)       Usage: 1028765 = (449888 H, 578877 V) = (26.59% H, 28.29% V) = (1.764e+06um H, 2.269e+06um V)
[12/01 16:49:49    330s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.032759e+06um
[12/01 16:49:49    330s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1812.38 MB )
[12/01 16:49:49    330s] (I)       
[12/01 16:49:49    330s] (I)       ============  Phase 1l Route ============
[12/01 16:49:49    330s] (I)       Started Phase 1l ( Curr Mem: 1812.38 MB )
[12/01 16:49:49    330s] (I)       Started Layer assignment (1T) ( Curr Mem: 1812.38 MB )
[12/01 16:49:49    330s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1812.38 MB )
[12/01 16:49:49    330s] (I)       Finished Layer assignment (1T) ( CPU: 0.28 sec, Real: 0.28 sec, Curr Mem: 1820.38 MB )
[12/01 16:49:49    330s] (I)       Finished Phase 1l ( CPU: 0.28 sec, Real: 0.28 sec, Curr Mem: 1820.38 MB )
[12/01 16:49:49    330s] (I)       Finished Net group 1 ( CPU: 0.83 sec, Real: 0.83 sec, Curr Mem: 1820.38 MB )
[12/01 16:49:49    330s] (I)       Started Clean cong LA ( Curr Mem: 1820.38 MB )
[12/01 16:49:49    330s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1820.38 MB )
[12/01 16:49:49    330s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[12/01 16:49:49    330s] (I)       Layer  2:     791364    351054       769       19446      833154    ( 2.28%) 
[12/01 16:49:49    330s] (I)       Layer  3:     848631    304869        62           0      852607    ( 0.00%) 
[12/01 16:49:49    330s] (I)       Layer  4:     832927    301558       249        9632      842968    ( 1.13%) 
[12/01 16:49:49    330s] (I)       Layer  5:     839794    206816       655        9660      842947    ( 1.13%) 
[12/01 16:49:49    330s] (I)       Layer  6:     425256    102695         9           0      426300    ( 0.00%) 
[12/01 16:49:49    330s] (I)       Total:       3737972   1266992      1744       38738     3797976    ( 1.01%) 
[12/01 16:49:49    330s] (I)       
[12/01 16:49:49    330s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/01 16:49:49    330s] [NR-eGR]                        OverCon           OverCon           OverCon            
[12/01 16:49:49    330s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[12/01 16:49:49    330s] [NR-eGR]       Layer              (1-2)             (3-4)             (5-6)    OverCon 
[12/01 16:49:49    330s] [NR-eGR] --------------------------------------------------------------------------------
[12/01 16:49:49    330s] [NR-eGR]  METAL1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/01 16:49:49    330s] [NR-eGR]  METAL2  (2)       675( 0.57%)         9( 0.01%)         1( 0.00%)   ( 0.58%) 
[12/01 16:49:49    330s] [NR-eGR]  METAL3  (3)        59( 0.05%)         0( 0.00%)         0( 0.00%)   ( 0.05%) 
[12/01 16:49:49    330s] [NR-eGR]  METAL4  (4)       215( 0.18%)         4( 0.00%)         0( 0.00%)   ( 0.18%) 
[12/01 16:49:49    330s] [NR-eGR]  METAL5  (5)       338( 0.28%)        62( 0.05%)         7( 0.01%)   ( 0.34%) 
[12/01 16:49:49    330s] [NR-eGR]  METAL6  (6)         9( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[12/01 16:49:49    330s] [NR-eGR] --------------------------------------------------------------------------------
[12/01 16:49:49    330s] [NR-eGR] Total             1296( 0.21%)        75( 0.01%)         8( 0.00%)   ( 0.23%) 
[12/01 16:49:49    330s] [NR-eGR] 
[12/01 16:49:49    330s] (I)       Finished Global Routing ( CPU: 0.86 sec, Real: 0.86 sec, Curr Mem: 1820.38 MB )
[12/01 16:49:49    330s] (I)       Started Export 3D cong map ( Curr Mem: 1820.38 MB )
[12/01 16:49:49    330s] (I)       total 2D Cap : 3750510 = (1694180 H, 2056330 V)
[12/01 16:49:49    330s] (I)       Started Export 2D cong map ( Curr Mem: 1820.38 MB )
[12/01 16:49:49    330s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.08% H + 0.01% V
[12/01 16:49:49    330s] [NR-eGR] Overflow after Early Global Route 0.10% H + 0.01% V
[12/01 16:49:49    330s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1820.38 MB )
[12/01 16:49:49    330s] (I)       Finished Export 3D cong map ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1820.38 MB )
[12/01 16:49:49    330s] Early Global Route congestion estimation runtime: 1.12 seconds, mem = 1820.4M
[12/01 16:49:49    330s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:1.121, REAL:1.123, MEM:1820.4M
[12/01 16:49:49    330s] OPERPROF: Starting HotSpotCal at level 1, MEM:1820.4M
[12/01 16:49:49    330s] [hotspot] +------------+---------------+---------------+
[12/01 16:49:49    330s] [hotspot] |            |   max hotspot | total hotspot |
[12/01 16:49:49    330s] [hotspot] +------------+---------------+---------------+
[12/01 16:49:49    330s] [hotspot] | normalized |          0.00 |          0.00 |
[12/01 16:49:49    330s] [hotspot] +------------+---------------+---------------+
[12/01 16:49:49    330s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/01 16:49:49    330s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/01 16:49:49    330s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.008, REAL:0.008, MEM:1820.4M
[12/01 16:49:49    330s] Skipped repairing congestion.
[12/01 16:49:49    330s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1820.4M
[12/01 16:49:49    330s] Starting Early Global Route wiring: mem = 1820.4M
[12/01 16:49:49    330s] (I)       ============= Track Assignment ============
[12/01 16:49:49    330s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1820.38 MB )
[12/01 16:49:49    330s] (I)       Finished Extract Global 3D Wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1820.38 MB )
[12/01 16:49:49    330s] (I)       Started Track Assignment (1T) ( Curr Mem: 1820.38 MB )
[12/01 16:49:49    330s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[12/01 16:49:49    330s] (I)       Current Track Assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1820.38 MB )
[12/01 16:49:49    330s] (I)       Run Multi-thread track assignment
[12/01 16:49:50    331s] (I)       Finished Track Assignment (1T) ( CPU: 0.61 sec, Real: 0.61 sec, Curr Mem: 1820.38 MB )
[12/01 16:49:50    331s] (I)       Started Export ( Curr Mem: 1820.38 MB )
[12/01 16:49:50    331s] [NR-eGR] Started Export DB wires ( Curr Mem: 1820.38 MB )
[12/01 16:49:50    331s] [NR-eGR] Started Export all nets ( Curr Mem: 1820.38 MB )
[12/01 16:49:50    331s] [NR-eGR] Finished Export all nets ( CPU: 0.22 sec, Real: 0.22 sec, Curr Mem: 1820.38 MB )
[12/01 16:49:50    331s] [NR-eGR] Started Set wire vias ( Curr Mem: 1820.38 MB )
[12/01 16:49:50    331s] [NR-eGR] Finished Set wire vias ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1820.38 MB )
[12/01 16:49:50    331s] [NR-eGR] Finished Export DB wires ( CPU: 0.27 sec, Real: 0.27 sec, Curr Mem: 1820.38 MB )
[12/01 16:49:50    331s] [NR-eGR] --------------------------------------------------------------------------
[12/01 16:49:50    331s] [NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 289423
[12/01 16:49:50    331s] [NR-eGR] METAL2  (2V) length: 8.598512e+05um, number of vias: 369058
[12/01 16:49:50    331s] [NR-eGR] METAL3  (3H) length: 1.070247e+06um, number of vias: 76767
[12/01 16:49:50    331s] [NR-eGR] METAL4  (4V) length: 1.134945e+06um, number of vias: 28843
[12/01 16:49:50    331s] [NR-eGR] METAL5  (5H) length: 7.358943e+05um, number of vias: 8358
[12/01 16:49:50    331s] [NR-eGR] METAL6  (6V) length: 4.041452e+05um, number of vias: 0
[12/01 16:49:50    331s] [NR-eGR] Total length: 4.205083e+06um, number of vias: 772449
[12/01 16:49:50    331s] [NR-eGR] --------------------------------------------------------------------------
[12/01 16:49:50    331s] [NR-eGR] Total eGR-routed clock nets wire length: 2.898448e+04um 
[12/01 16:49:50    331s] [NR-eGR] --------------------------------------------------------------------------
[12/01 16:49:50    331s] (I)       Started Update net boxes ( Curr Mem: 1820.38 MB )
[12/01 16:49:50    331s] (I)       Finished Update net boxes ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 1820.38 MB )
[12/01 16:49:50    331s] (I)       Started Update timing ( Curr Mem: 1820.38 MB )
[12/01 16:49:50    331s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1820.38 MB )
[12/01 16:49:50    331s] (I)       Finished Export ( CPU: 0.42 sec, Real: 0.42 sec, Curr Mem: 1820.38 MB )
[12/01 16:49:50    331s] (I)       Started Postprocess design ( Curr Mem: 1820.38 MB )
[12/01 16:49:50    331s] (I)       Finished Postprocess design ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1801.38 MB )
[12/01 16:49:50    331s] Early Global Route wiring runtime: 1.05 seconds, mem = 1801.4M
[12/01 16:49:50    331s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:1.054, REAL:1.055, MEM:1801.4M
[12/01 16:49:50    331s] Tdgp not successfully inited but do clear! skip clearing
[12/01 16:49:50    331s] End of congRepair (cpu=0:00:02.2, real=0:00:02.0)
[12/01 16:49:50    331s] *** Finishing placeDesign default flow ***
[12/01 16:49:50    331s] **placeDesign ... cpu = 0: 3:29, real = 0: 3:30, mem = 1726.4M **
[12/01 16:49:50    331s] Tdgp not successfully inited but do clear! skip clearing
[12/01 16:49:50    331s] 
[12/01 16:49:50    331s] *** Summary of all messages that are not suppressed in this session:
[12/01 16:49:50    331s] Severity  ID               Count  Summary                                  
[12/01 16:49:50    331s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[12/01 16:49:50    331s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[12/01 16:49:50    331s] WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
[12/01 16:49:50    331s] *** Message Summary: 4 warning(s), 0 error(s)
[12/01 16:49:50    331s] 
[12/01 16:50:01    332s] <CMD> setDrawView place
[12/01 16:50:03    332s] <CMD> zoomBox -3118.81450 -2944.20000 2244.98100 2867.72750
[12/01 16:50:04    332s] <CMD> zoomBox -4673.19050 -4243.36600 2750.74850 3800.82500
[12/01 16:50:04    332s] <CMD> zoomBox -1573.11300 -1605.11500 1720.92850 1964.13550
[12/01 16:50:05    333s] <CMD> zoomBox -640.21950 -760.44650 1382.73450 1431.52050
[12/01 16:50:05    333s] <CMD> zoomBox -478.74750 -534.22950 1240.76350 1328.94250
[12/01 16:50:07    336s] <CMD> pan 263.01000 52.81650
[12/01 16:50:12    337s] <CMD> zoomBox -253.57050 -620.55600 1769.38350 1571.41100
[12/01 16:50:12    337s] <CMD> zoomBox -297.62100 -845.85550 2082.32500 1732.92900
[12/01 16:50:13    337s] <CMD> zoomBox -135.95600 -10.30350 920.03900 1133.91750
[12/01 16:50:13    337s] <CMD> zoomBox -64.22500 362.70100 404.32600 870.39850
[12/01 16:50:14    338s] <CMD> zoomBox -36.25550 516.69100 208.33150 781.71250
[12/01 16:50:14    338s] <CMD> zoomBox -16.14350 611.78250 92.38100 729.37400
[12/01 16:50:15    338s] <CMD> zoomBox -7.30800 653.90700 40.84500 706.08300
[12/01 16:50:15    338s] <CMD> zoomBox -3.58950 671.19100 17.77650 694.34200
[12/01 16:50:16    338s] <CMD> zoomBox -1.93950 678.86000 7.54100 689.13250
[12/01 16:50:16    338s] <CMD> zoomBox -1.17700 681.66100 3.77250 687.02400
[12/01 16:50:19    338s] <CMD> zoomBox -1.87650 677.24050 7.60550 687.51450
[12/01 16:50:19    338s] <CMD> zoomBox -2.13450 675.60800 9.02050 687.69500
[12/01 16:50:19    338s] <CMD> zoomBox -3.71050 665.64200 17.65950 688.79750
[12/01 16:50:20    338s] <CMD> zoomBox -7.84300 639.50350 40.31950 691.69000
[12/01 16:50:20    339s] <CMD> zoomBox -12.51100 609.97900 65.91450 694.95700
[12/01 16:50:21    339s] <CMD> zoomBox -17.17850 580.65200 91.36950 698.26900
[12/01 16:50:21    339s] <CMD> zoomBox -27.78600 514.28850 148.96650 705.80800
[12/01 16:50:22    339s] <CMD> zoomBox -45.05850 406.22650 242.75350 718.08450
[12/01 16:50:22    339s] <CMD> zoomBox -73.18450 230.26550 395.46950 738.07450
[12/01 16:50:23    340s] <CMD> zoomBox -118.98300 -56.25750 644.14250 770.62550
[12/01 16:50:23    340s] <CMD> zoomBox -193.55850 -522.81200 1049.06500 823.62950
[12/01 16:50:24    340s] <CMD> zoomBox -227.66350 -736.17950 1234.24650 847.86950
[12/01 16:50:25    340s] <CMD> zoomBox -59.86350 -657.35250 1182.76000 689.08900
[12/01 16:50:25    342s] <CMD> pan 464.87950 -234.83050
[12/01 16:50:26    342s] <CMD> zoomBox 140.53850 -538.31450 1602.44850 1045.73450
[12/01 16:50:27    342s] <CMD> zoomBox 270.75700 -410.63250 1513.38100 935.80950
[12/01 16:50:27    343s] <CMD> zoomBox 381.44300 -302.10300 1437.67350 842.37300
[12/01 16:50:28    343s] <CMD> zoomBox -194.39750 -868.32950 1829.00900 1324.12750
[12/01 16:50:29    345s] <CMD> pan -59.81750 168.72050
[12/01 16:50:30    345s] <CMD> zoomBox 214.33850 596.46550 1270.56950 1740.94200
[12/01 16:50:31    345s] <CMD> zoomBox 520.96450 936.32250 989.62050 1444.13350
[12/01 16:50:31    346s] <CMD> zoomBox 700.59550 1079.44550 877.34950 1270.96700
[12/01 16:50:32    346s] <CMD> zoomBox 761.63900 1128.48250 840.06600 1213.46200
[12/01 16:50:32    346s] <CMD> zoomBox 791.96500 1152.84350 821.54400 1184.89400
[12/01 16:50:33    346s] <CMD> zoomBox 761.63750 1128.48150 840.06600 1213.46250
[12/01 16:50:33    347s] <CMD> zoomBox 658.44300 1045.58300 903.09300 1310.67300
[12/01 16:50:34    347s] <CMD> zoomBox 336.54150 786.99500 1099.69900 1613.91250
[12/01 16:50:35    347s] <CMD> zoomBox -258.69700 308.59100 1461.26850 2172.25550
[12/01 16:50:36    349s] <CMD> pan 117.16950 -36.24700
[12/01 16:50:37    349s] <CMD> zoomBox 79.65800 -89.34400 1541.62900 1494.77100
[12/01 16:50:37    350s] <CMD> zoomBox -143.51750 -297.26550 1576.44850 1566.39950
[12/01 16:50:38    351s] <CMD> pan -70.74400 -173.64500
[12/01 16:51:49    356s] <CMD> zoomBox -390.21150 -576.99100 1633.27800 1615.55600
[12/01 16:51:49    357s] <CMD> zoomBox -594.45750 -876.70550 1786.11850 1702.76200
[12/01 16:51:50    357s] <CMD> zoomBox -834.74700 -1229.31000 1965.93050 1805.35750
[12/01 16:51:50    357s] <CMD> zoomBox 58.40000 76.36700 1301.07650 1422.86600
[12/01 16:51:50    357s] <CMD> zoomBox 473.35400 630.82300 1024.73650 1228.27200
[12/01 16:51:51    358s] <CMD> zoomBox 630.87850 842.21050 918.70400 1154.08300
[12/01 16:51:51    358s] <CMD> zoomBox 631.32250 841.87750 919.14800 1153.75000
[12/01 16:51:52    358s] <CMD> zoomBox 428.62750 542.24150 1077.31500 1245.12550
[12/01 16:51:52    359s] <CMD> zoomBox 94.98250 49.02700 1337.66500 1395.53250
[12/01 16:51:52    359s] <CMD> zoomBox -27.91400 -132.49950 1434.06550 1451.62500
[12/01 16:51:53    359s] <CMD> zoomBox -342.59750 -597.30650 1680.90400 1595.25350
[12/01 16:52:36    363s] <CMD> checkPlace RPT/mau.checkPlace.rpt
[12/01 16:52:36    363s] OPERPROF: Starting checkPlace at level 1, MEM:1745.4M
[12/01 16:52:36    363s] z: 2, totalTracks: 1
[12/01 16:52:36    363s] z: 4, totalTracks: 1
[12/01 16:52:36    363s] z: 6, totalTracks: 1
[12/01 16:52:36    363s] #spOpts: hrOri=1 hrSnap=1 
[12/01 16:52:36    363s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1745.4M
[12/01 16:52:36    363s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1745.4M
[12/01 16:52:36    363s] Core basic site is core7T
[12/01 16:52:36    363s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1745.4M
[12/01 16:52:36    363s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.005, REAL:0.005, MEM:1745.4M
[12/01 16:52:36    363s] SiteArray: non-trimmed site array dimensions = 338 x 2373
[12/01 16:52:36    363s] SiteArray: use 3,461,120 bytes
[12/01 16:52:36    363s] SiteArray: current memory after site array memory allocation 1745.4M
[12/01 16:52:36    363s] SiteArray: FP blocked sites are writable
[12/01 16:52:36    363s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/01 16:52:36    363s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1745.4M
[12/01 16:52:36    363s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:1745.4M
[12/01 16:52:36    363s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.023, REAL:0.023, MEM:1745.4M
[12/01 16:52:36    363s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.028, REAL:0.028, MEM:1745.4M
[12/01 16:52:36    363s] Begin checking placement ... (start mem=1745.4M, init mem=1745.4M)
[12/01 16:52:36    363s] Begin checking exclusive groups violation ...
[12/01 16:52:36    363s] There are 0 groups to check, max #box is 0, total #box is 0
[12/01 16:52:36    363s] Finished checking exclusive groups violations. Found 0 Vio.
[12/01 16:52:36    363s] 
[12/01 16:52:36    363s] Running CheckPlace using 1 thread in normal mode...
[12/01 16:52:37    364s] 
[12/01 16:52:37    364s] ...checkPlace normal is done!
[12/01 16:52:37    364s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1745.4M
[12/01 16:52:37    364s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.029, REAL:0.028, MEM:1745.4M
[12/01 16:52:37    364s] *info: Placed = 94575         
[12/01 16:52:37    364s] *info: Unplaced = 0           
[12/01 16:52:37    364s] Placement Density:69.86%(1230100/1760713)
[12/01 16:52:37    364s] Placement Density (including fixed std cells):69.86%(1230100/1760713)
[12/01 16:52:37    364s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1745.4M
[12/01 16:52:37    364s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.014, REAL:0.013, MEM:1745.4M
[12/01 16:52:37    364s] Finished checkPlace (total: cpu=0:00:00.8, real=0:00:01.0; vio checks: cpu=0:00:00.7, real=0:00:01.0; mem=1745.4M)
[12/01 16:52:37    364s] OPERPROF: Finished checkPlace at level 1, CPU:0.808, REAL:0.836, MEM:1745.4M
[12/01 16:52:59    365s] <CMD> setDesignMode -process 180
[12/01 16:52:59    365s] ##  Process: 180           (User Set)               
[12/01 16:52:59    365s] ##     Node: (not set)                           
[12/01 16:52:59    365s] 
##  Check design process and node:  
##  Design tech node is not set.

[12/01 16:52:59    365s] Applying the recommended capacitance filtering threshold values for 180nm process node: total_c_th=5, relative_c_th=0.03 and coupling_c_th=3.
[12/01 16:52:59    365s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[12/01 16:52:59    365s] 	For postRoute effortLevel low extraction, the coupling_c_th value will be used only when the -capFilterMode parameter of the setExtractRCMode command is set to relAndCoup or relOrCoup. Default value of -capFilterMode parameter in postRoute extraction effortLevel low is relOnly.
[12/01 16:52:59    365s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
[12/01 16:52:59    365s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
[12/01 16:53:47    369s] <CMD> timeDesign -preCTS -pathReports -drvReports -slackReports -numPaths 1 -prefix mau_preCTS -outDir RPT
[12/01 16:53:47    369s] AAE DB initialization (MEM=1716.82 CPU=0:00:00.1 REAL=0:00:00.0) 
[12/01 16:53:47    369s] #optDebug: fT-S <1 1 0 0 0>
[12/01 16:53:47    369s] *** timeDesign #1 [begin] : totSession cpu/real = 0:06:09.4/0:29:16.7 (0.2), mem = 1716.8M
[12/01 16:53:47    369s] Setting timing_disable_library_data_to_data_checks to 'true'.
[12/01 16:53:47    369s] Setting timing_disable_user_data_to_data_checks to 'true'.
[12/01 16:53:47    369s] 
[12/01 16:53:47    369s] TimeStamp Deleting Cell Server Begin ...
[12/01 16:53:47    369s] 
[12/01 16:53:47    369s] TimeStamp Deleting Cell Server End ...
[12/01 16:53:47    369s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1694.8M
[12/01 16:53:47    369s] All LLGs are deleted
[12/01 16:53:47    369s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1694.8M
[12/01 16:53:47    369s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1694.8M
[12/01 16:53:47    369s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1694.8M
[12/01 16:53:47    369s] Start to check current routing status for nets...
[12/01 16:53:47    369s] All nets are already routed correctly.
[12/01 16:53:47    369s] End to check current routing status for nets (mem=1694.8M)
[12/01 16:53:47    369s] Extraction called for design 'MAU' of instances=94575 and nets=96294 using extraction engine 'preRoute' .
[12/01 16:53:47    369s] PreRoute RC Extraction called for design MAU.
[12/01 16:53:47    369s] RC Extraction called in multi-corner(2) mode.
[12/01 16:53:47    369s] RCMode: PreRoute
[12/01 16:53:47    369s]       RC Corner Indexes            0       1   
[12/01 16:53:47    369s] Capacitance Scaling Factor   : 1.00000 1.00000 
[12/01 16:53:47    369s] Resistance Scaling Factor    : 1.00000 1.00000 
[12/01 16:53:47    369s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[12/01 16:53:47    369s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[12/01 16:53:47    369s] Shrink Factor                : 1.00000
[12/01 16:53:47    369s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/01 16:53:47    369s] Using capacitance table file ...
[12/01 16:53:47    369s] 
[12/01 16:53:47    369s] Trim Metal Layers:
[12/01 16:53:47    369s] LayerId::1 widthSet size::4
[12/01 16:53:47    369s] LayerId::2 widthSet size::4
[12/01 16:53:47    369s] LayerId::3 widthSet size::4
[12/01 16:53:47    369s] LayerId::4 widthSet size::4
[12/01 16:53:47    369s] LayerId::5 widthSet size::4
[12/01 16:53:47    369s] LayerId::6 widthSet size::3
[12/01 16:53:47    369s] Updating RC grid for preRoute extraction ...
[12/01 16:53:47    369s] eee: pegSigSF::1.070000
[12/01 16:53:47    369s] Initializing multi-corner capacitance tables ... 
[12/01 16:53:47    369s] Initializing multi-corner resistance tables ...
[12/01 16:53:48    369s] eee: l::1 avDens::0.136985 usedTrk::11746.480055 availTrk::85750.000000 sigTrk::11746.480055
[12/01 16:53:48    369s] eee: l::2 avDens::0.257600 usedTrk::21962.968121 availTrk::85260.000000 sigTrk::21962.968121
[12/01 16:53:48    369s] eee: l::3 avDens::0.320527 usedTrk::27328.096712 availTrk::85260.000000 sigTrk::27328.096712
[12/01 16:53:48    369s] eee: l::4 avDens::0.347593 usedTrk::29270.780335 availTrk::84210.000000 sigTrk::29270.780335
[12/01 16:53:48    369s] eee: l::5 avDens::0.237986 usedTrk::18924.630178 availTrk::79520.000000 sigTrk::18924.630178
[12/01 16:53:48    369s] eee: l::6 avDens::0.294861 usedTrk::10309.827434 availTrk::34965.000000 sigTrk::10309.827434
[12/01 16:53:48    369s] {RT wc 0 6 6 {5 0} 1}
[12/01 16:53:48    370s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.403819 ; uaWl: 1.000000 ; uaWlH: 0.541008 ; aWlH: 0.000000 ; Pmax: 0.910000 ; wcR: 0.555600 ; newSi: 0.078100 ; pMod: 78 ; 
[12/01 16:53:48    370s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 1694.820M)
[12/01 16:53:48    370s] Effort level <high> specified for reg2reg path_group
[12/01 16:53:49    371s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1719.4M
[12/01 16:53:49    371s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1719.4M
[12/01 16:53:49    371s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1719.4M
[12/01 16:53:49    371s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.006, REAL:0.005, MEM:1719.4M
[12/01 16:53:49    371s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1719.4M
[12/01 16:53:49    371s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.001, REAL:0.000, MEM:1719.4M
[12/01 16:53:49    371s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.023, REAL:0.023, MEM:1719.4M
[12/01 16:53:49    371s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.035, REAL:0.035, MEM:1719.4M
[12/01 16:53:49    371s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1719.4M
[12/01 16:53:49    371s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1719.4M
[12/01 16:53:49    371s] Starting delay calculation for Setup views
[12/01 16:53:49    371s] #################################################################################
[12/01 16:53:49    371s] # Design Stage: PreRoute
[12/01 16:53:49    371s] # Design Name: MAU
[12/01 16:53:49    371s] # Design Mode: 180nm
[12/01 16:53:49    371s] # Analysis Mode: MMMC Non-OCV 
[12/01 16:53:49    371s] # Parasitics Mode: No SPEF/RCDB 
[12/01 16:53:49    371s] # Signoff Settings: SI Off 
[12/01 16:53:49    371s] #################################################################################
[12/01 16:53:49    371s] Calculate delays in BcWc mode...
[12/01 16:53:50    372s] Topological Sorting (REAL = 0:00:01.0, MEM = 1731.1M, InitMEM = 1717.4M)
[12/01 16:53:50    372s] Start delay calculation (fullDC) (1 T). (MEM=1731.11)
[12/01 16:53:50    372s] Start AAE Lib Loading. (MEM=1743.63)
[12/01 16:53:50    372s] End AAE Lib Loading. (MEM=1762.71 CPU=0:00:00.0 Real=0:00:00.0)
[12/01 16:53:50    372s] End AAE Lib Interpolated Model. (MEM=1762.71 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/01 16:53:50    372s] First Iteration Infinite Tw... 
[12/01 16:53:58    380s] Total number of fetched objects 95641
[12/01 16:53:58    380s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/01 16:53:58    380s] End delay calculation. (MEM=1872.16 CPU=0:00:06.8 REAL=0:00:07.0)
[12/01 16:53:58    380s] End delay calculation (fullDC). (MEM=1872.16 CPU=0:00:08.5 REAL=0:00:08.0)
[12/01 16:53:58    380s] *** CDM Built up (cpu=0:00:08.7  real=0:00:09.0  mem= 1872.2M) ***
[12/01 16:53:59    381s] *** Done Building Timing Graph (cpu=0:00:09.4 real=0:00:10.0 totSessionCpu=0:06:21 mem=1864.2M)
[12/01 16:54:01    383s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -58.429 | -58.429 | -28.646 |
|           TNS (ns):|-1.12e+05|-1.12e+05|-51218.8 |
|    Violating Paths:|  2063   |  2063   |  2063   |
|          All Paths:|  2101   |  2083   |  2099   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    193 (193)     |   -2.920   |    193 (193)     |
|   max_tran     |  21685 (84744)   |  -45.022   |  21690 (84861)   |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/01 16:54:01    383s] Density: 69.864%
Routing Overflow: 0.10% H and 0.01% V
------------------------------------------------------------------
Reported timing to dir RPT
[12/01 16:54:01    383s] Total CPU time: 14.12 sec
[12/01 16:54:01    383s] Total Real time: 14.0 sec
[12/01 16:54:01    383s] Total Memory Usage: 1807.421875 Mbytes
[12/01 16:54:01    383s] *** timeDesign #1 [finish] : cpu/real = 0:00:14.0/0:00:14.5 (1.0), totSession cpu/real = 0:06:23.4/0:29:31.2 (0.2), mem = 1807.4M
[12/01 16:54:01    383s] 
[12/01 16:54:01    383s] =============================================================================================
[12/01 16:54:01    383s]  Final TAT Report for timeDesign #1                                             20.15-s105_1
[12/01 16:54:01    383s] =============================================================================================
[12/01 16:54:01    383s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/01 16:54:01    383s] ---------------------------------------------------------------------------------------------
[12/01 16:54:01    383s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 16:54:01    383s] [ ExtractRC              ]      1   0:00:00.6  (   3.8 % )     0:00:00.6 /  0:00:00.6    1.0
[12/01 16:54:01    383s] [ TimingUpdate           ]      1   0:00:00.7  (   4.7 % )     0:00:09.4 /  0:00:09.4    1.0
[12/01 16:54:01    383s] [ FullDelayCalc          ]      1   0:00:08.7  (  60.4 % )     0:00:08.7 /  0:00:08.8    1.0
[12/01 16:54:01    383s] [ OptSummaryReport       ]      1   0:00:00.1  (   0.7 % )     0:00:12.1 /  0:00:11.7    1.0
[12/01 16:54:01    383s] [ TimingReport           ]      1   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    1.1
[12/01 16:54:01    383s] [ DrvReport              ]      1   0:00:02.4  (  16.6 % )     0:00:02.4 /  0:00:02.0    0.8
[12/01 16:54:01    383s] [ GenerateReports        ]      1   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.1    0.7
[12/01 16:54:01    383s] [ MISC                   ]          0:00:01.8  (  12.2 % )     0:00:01.8 /  0:00:01.7    1.0
[12/01 16:54:01    383s] ---------------------------------------------------------------------------------------------
[12/01 16:54:01    383s]  timeDesign #1 TOTAL                0:00:14.5  ( 100.0 % )     0:00:14.5 /  0:00:14.0    1.0
[12/01 16:54:01    383s] ---------------------------------------------------------------------------------------------
[12/01 16:54:01    383s] 
[12/01 16:54:01    383s] Info: pop threads available for lower-level modules during optimization.
[12/01 16:55:27    389s] <CMD> optDesign -preCTS
[12/01 16:55:27    389s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1647.4M, totSessionCpu=0:06:30 **
[12/01 16:55:27    389s] Executing: place_opt_design -opt
[12/01 16:55:27    389s] **INFO: User settings:
[12/01 16:55:27    389s] setDesignMode -process                              180
[12/01 16:55:27    389s] setExtractRCMode -coupling_c_th                     3
[12/01 16:55:27    389s] setExtractRCMode -engine                            preRoute
[12/01 16:55:27    389s] setExtractRCMode -relative_c_th                     0.03
[12/01 16:55:27    389s] setExtractRCMode -total_c_th                        5
[12/01 16:55:27    389s] setUsefulSkewMode -maxAllowedDelay                  1
[12/01 16:55:27    389s] setUsefulSkewMode -maxSkew                          false
[12/01 16:55:27    389s] setUsefulSkewMode -noBoundary                       false
[12/01 16:55:27    389s] setUsefulSkewMode -useCells                         {BUFX1 INVX1 INVX16 INVX2 INVX32 INVX4 INVX8}
[12/01 16:55:27    389s] setDelayCalMode -enable_high_fanout                 true
[12/01 16:55:27    389s] setDelayCalMode -eng_copyNetPropToNewNet            true
[12/01 16:55:27    389s] setDelayCalMode -engine                             aae
[12/01 16:55:27    389s] setDelayCalMode -ignoreNetLoad                      false
[12/01 16:55:27    389s] setDelayCalMode -socv_accuracy_mode                 low
[12/01 16:55:27    389s] setPlaceMode -place_design_floorplan_mode           false
[12/01 16:55:27    389s] setPlaceMode -place_detail_check_route              false
[12/01 16:55:27    389s] setPlaceMode -place_detail_preserve_routing         true
[12/01 16:55:27    389s] setPlaceMode -place_detail_remove_affected_routing  false
[12/01 16:55:27    389s] setPlaceMode -place_detail_swap_eeq_cells           false
[12/01 16:55:27    389s] setPlaceMode -place_global_clock_gate_aware         true
[12/01 16:55:27    389s] setPlaceMode -place_global_cong_effort              auto
[12/01 16:55:27    389s] setPlaceMode -place_global_ignore_scan              true
[12/01 16:55:27    389s] setPlaceMode -place_global_ignore_spare             false
[12/01 16:55:27    389s] setPlaceMode -place_global_module_aware_spare       false
[12/01 16:55:27    389s] setPlaceMode -place_global_place_io_pins            true
[12/01 16:55:27    389s] setPlaceMode -place_global_reorder_scan             true
[12/01 16:55:27    389s] setPlaceMode -powerDriven                           false
[12/01 16:55:27    389s] setPlaceMode -timingDriven                          true
[12/01 16:55:27    389s] setAnalysisMode -checkType                          setup
[12/01 16:55:27    389s] setAnalysisMode -clkSrcPath                         true
[12/01 16:55:27    389s] setAnalysisMode -clockPropagation                   forcedIdeal
[12/01 16:55:27    389s] setAnalysisMode -virtualIPO                         false
[12/01 16:55:27    389s] setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
[12/01 16:55:27    389s] setRouteMode -earlyGlobalRoutePartitionPinGuide     true
[12/01 16:55:27    389s] 
[12/01 16:55:27    389s] *** place_opt_design #1 [begin] : totSession cpu/real = 0:06:29.6/0:30:56.8 (0.2), mem = 1807.4M
[12/01 16:55:27    389s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[12/01 16:55:27    389s] *** Starting GigaPlace ***
[12/01 16:55:27    389s] #optDebug: fT-E <X 2 3 1 0>
[12/01 16:55:27    389s] OPERPROF: Starting DPlace-Init at level 1, MEM:1807.4M
[12/01 16:55:27    389s] z: 2, totalTracks: 1
[12/01 16:55:27    389s] z: 4, totalTracks: 1
[12/01 16:55:27    389s] z: 6, totalTracks: 1
[12/01 16:55:27    389s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 
[12/01 16:55:27    389s] All LLGs are deleted
[12/01 16:55:27    389s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1807.4M
[12/01 16:55:27    389s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1804.1M
[12/01 16:55:27    389s] # Building MAU llgBox search-tree.
[12/01 16:55:27    389s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1804.1M
[12/01 16:55:27    389s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1804.1M
[12/01 16:55:27    389s] Core basic site is core7T
[12/01 16:55:27    389s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1804.1M
[12/01 16:55:27    389s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.005, REAL:0.005, MEM:1804.1M
[12/01 16:55:27    389s] SiteArray: non-trimmed site array dimensions = 338 x 2373
[12/01 16:55:27    389s] SiteArray: use 3,461,120 bytes
[12/01 16:55:27    389s] SiteArray: current memory after site array memory allocation 1807.4M
[12/01 16:55:27    389s] SiteArray: FP blocked sites are writable
[12/01 16:55:27    389s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/01 16:55:27    389s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1807.4M
[12/01 16:55:27    389s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:1807.4M
[12/01 16:55:27    389s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.023, REAL:0.023, MEM:1807.4M
[12/01 16:55:27    389s] OPERPROF:     Starting CMU at level 3, MEM:1807.4M
[12/01 16:55:27    389s] OPERPROF:     Finished CMU at level 3, CPU:0.004, REAL:0.004, MEM:1807.4M
[12/01 16:55:27    389s] 
[12/01 16:55:27    389s] Bad Lib Cell Checking (CMU) is done! (0)
[12/01 16:55:27    389s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.040, MEM:1807.4M
[12/01 16:55:27    389s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1807.4M
[12/01 16:55:27    389s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1807.4M
[12/01 16:55:27    389s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1807.4MB).
[12/01 16:55:27    389s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.105, REAL:0.105, MEM:1807.4M
[12/01 16:55:27    389s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1807.4M
[12/01 16:55:27    389s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1807.4M
[12/01 16:55:27    389s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.000, MEM:1807.4M
[12/01 16:55:27    389s] All LLGs are deleted
[12/01 16:55:27    389s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1807.4M
[12/01 16:55:27    389s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1807.4M
[12/01 16:55:27    389s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.102, REAL:0.103, MEM:1807.4M
[12/01 16:55:27    389s] *** GlobalPlace #1 [begin] : totSession cpu/real = 0:06:29.9/0:30:57.1 (0.2), mem = 1807.4M
[12/01 16:55:27    389s] VSMManager cleared!
[12/01 16:55:27    389s] *** GlobalPlace #1 [finish] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:06:29.9/0:30:57.1 (0.2), mem = 1807.4M
[12/01 16:55:27    389s] 
[12/01 16:55:27    389s] =============================================================================================
[12/01 16:55:27    389s]  Step TAT Report for GlobalPlace #1                                             20.15-s105_1
[12/01 16:55:27    389s] =============================================================================================
[12/01 16:55:27    389s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/01 16:55:27    389s] ---------------------------------------------------------------------------------------------
[12/01 16:55:27    389s] [ MISC                   ]          0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 16:55:27    389s] ---------------------------------------------------------------------------------------------
[12/01 16:55:27    389s]  GlobalPlace #1 TOTAL               0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 16:55:27    389s] ---------------------------------------------------------------------------------------------
[12/01 16:55:27    389s] 
[12/01 16:55:27    389s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1647.7M, totSessionCpu=0:06:30 **
[12/01 16:55:27    389s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[12/01 16:55:27    389s] *** InitOpt #1 [begin] : totSession cpu/real = 0:06:29.9/0:30:57.1 (0.2), mem = 1807.4M
[12/01 16:55:27    389s] GigaOpt running with 1 threads.
[12/01 16:55:27    389s] Info: 1 threads available for lower-level modules during optimization.
[12/01 16:55:27    389s] OPERPROF: Starting DPlace-Init at level 1, MEM:1807.4M
[12/01 16:55:27    389s] z: 2, totalTracks: 1
[12/01 16:55:27    389s] z: 4, totalTracks: 1
[12/01 16:55:27    389s] z: 6, totalTracks: 1
[12/01 16:55:27    389s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/01 16:55:27    389s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1807.4M
[12/01 16:55:27    389s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1807.4M
[12/01 16:55:27    390s] Core basic site is core7T
[12/01 16:55:27    390s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1807.4M
[12/01 16:55:27    390s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.005, REAL:0.005, MEM:1807.4M
[12/01 16:55:27    390s] Fast DP-INIT is on for default
[12/01 16:55:27    390s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/01 16:55:27    390s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.021, REAL:0.022, MEM:1807.4M
[12/01 16:55:27    390s] OPERPROF:     Starting CMU at level 3, MEM:1807.4M
[12/01 16:55:28    390s] OPERPROF:     Finished CMU at level 3, CPU:0.004, REAL:0.004, MEM:1807.4M
[12/01 16:55:28    390s] 
[12/01 16:55:28    390s] Bad Lib Cell Checking (CMU) is done! (0)
[12/01 16:55:28    390s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.038, REAL:0.038, MEM:1807.4M
[12/01 16:55:28    390s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1807.4M
[12/01 16:55:28    390s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1807.4M
[12/01 16:55:28    390s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=1807.4MB).
[12/01 16:55:28    390s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.101, REAL:0.101, MEM:1807.4M
[12/01 16:55:28    390s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1807.4M
[12/01 16:55:28    390s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.100, REAL:0.101, MEM:1803.4M
[12/01 16:55:28    390s] 
[12/01 16:55:28    390s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/01 16:55:28    390s] Summary for sequential cells identification: 
[12/01 16:55:28    390s]   Identified SBFF number: 4
[12/01 16:55:28    390s]   Identified MBFF number: 0
[12/01 16:55:28    390s]   Identified SB Latch number: 0
[12/01 16:55:28    390s]   Identified MB Latch number: 0
[12/01 16:55:28    390s]   Not identified SBFF number: 0
[12/01 16:55:28    390s]   Not identified MBFF number: 0
[12/01 16:55:28    390s]   Not identified SB Latch number: 0
[12/01 16:55:28    390s]   Not identified MB Latch number: 0
[12/01 16:55:28    390s]   Number of sequential cells which are not FFs: 0
[12/01 16:55:28    390s]  Visiting view : wc
[12/01 16:55:28    390s]    : PowerDomain = none : Weighted F : unweighted  = 40.90 (1.000) with rcCorner = 0
[12/01 16:55:28    390s]    : PowerDomain = none : Weighted F : unweighted  = 38.70 (1.000) with rcCorner = -1
[12/01 16:55:28    390s]  Visiting view : bc
[12/01 16:55:28    390s]    : PowerDomain = none : Weighted F : unweighted  = 22.20 (1.000) with rcCorner = 1
[12/01 16:55:28    390s]    : PowerDomain = none : Weighted F : unweighted  = 19.20 (1.000) with rcCorner = -1
[12/01 16:55:28    390s] TLC MultiMap info (StdDelay):
[12/01 16:55:28    390s]   : bc + bc + 1 + no RcCorner := 19.2ps
[12/01 16:55:28    390s]   : bc + bc + 1 + bc := 22.2ps
[12/01 16:55:28    390s]   : wc + wc + 1 + no RcCorner := 38.7ps
[12/01 16:55:28    390s]   : wc + wc + 1 + wc := 40.9ps
[12/01 16:55:28    390s]  Setting StdDelay to: 40.9ps
[12/01 16:55:28    390s] 
[12/01 16:55:28    390s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/01 16:55:28    390s] 
[12/01 16:55:28    390s] Creating Lib Analyzer ...
[12/01 16:55:28    390s] Total number of usable buffers from Lib Analyzer: 1 ( BUFX1)
[12/01 16:55:28    390s] Total number of usable inverters from Lib Analyzer: 6 ( INVX2 INVX1 INVX4 INVX8 INVX16 INVX32)
[12/01 16:55:28    390s] Total number of usable delay cells from Lib Analyzer: 0 ()
[12/01 16:55:28    390s] 
[12/01 16:55:28    390s] {RT wc 0 6 6 {5 0} 1}
[12/01 16:55:28    390s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:30 mem=1825.4M
[12/01 16:55:28    390s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:30 mem=1825.4M
[12/01 16:55:28    390s] Creating Lib Analyzer, finished. 
[12/01 16:55:28    390s] #optDebug: fT-S <1 2 3 1 0>
[12/01 16:55:28    390s] **optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 1647.6M, totSessionCpu=0:06:30 **
[12/01 16:55:28    390s] *** optDesign -preCTS ***
[12/01 16:55:28    390s] DRC Margin: user margin 0.0; extra margin 0.2
[12/01 16:55:28    390s] Setup Target Slack: user slack 0; extra slack 0.0
[12/01 16:55:28    390s] Hold Target Slack: user slack 0
[12/01 16:55:28    390s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1825.4M
[12/01 16:55:28    390s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.019, REAL:0.018, MEM:1825.4M
[12/01 16:55:28    390s] Multi-VT timing optimization disabled based on library information.
[12/01 16:55:28    390s] 
[12/01 16:55:28    390s] TimeStamp Deleting Cell Server Begin ...
[12/01 16:55:28    390s] Deleting Lib Analyzer.
[12/01 16:55:28    390s] 
[12/01 16:55:28    390s] TimeStamp Deleting Cell Server End ...
[12/01 16:55:28    390s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[12/01 16:55:28    390s] 
[12/01 16:55:28    390s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/01 16:55:28    390s] Summary for sequential cells identification: 
[12/01 16:55:28    390s]   Identified SBFF number: 4
[12/01 16:55:28    390s]   Identified MBFF number: 0
[12/01 16:55:28    390s]   Identified SB Latch number: 0
[12/01 16:55:28    390s]   Identified MB Latch number: 0
[12/01 16:55:28    390s]   Not identified SBFF number: 0
[12/01 16:55:28    390s]   Not identified MBFF number: 0
[12/01 16:55:28    390s]   Not identified SB Latch number: 0
[12/01 16:55:28    390s]   Not identified MB Latch number: 0
[12/01 16:55:28    390s]   Number of sequential cells which are not FFs: 0
[12/01 16:55:28    390s]  Visiting view : wc
[12/01 16:55:28    390s]    : PowerDomain = none : Weighted F : unweighted  = 40.90 (1.000) with rcCorner = 0
[12/01 16:55:28    390s]    : PowerDomain = none : Weighted F : unweighted  = 38.70 (1.000) with rcCorner = -1
[12/01 16:55:28    390s]  Visiting view : bc
[12/01 16:55:28    390s]    : PowerDomain = none : Weighted F : unweighted  = 22.20 (1.000) with rcCorner = 1
[12/01 16:55:28    390s]    : PowerDomain = none : Weighted F : unweighted  = 19.20 (1.000) with rcCorner = -1
[12/01 16:55:28    390s] TLC MultiMap info (StdDelay):
[12/01 16:55:28    390s]   : bc + bc + 1 + no RcCorner := 19.2ps
[12/01 16:55:28    390s]   : bc + bc + 1 + bc := 22.2ps
[12/01 16:55:28    390s]   : wc + wc + 1 + no RcCorner := 38.7ps
[12/01 16:55:28    390s]   : wc + wc + 1 + wc := 40.9ps
[12/01 16:55:28    390s]  Setting StdDelay to: 40.9ps
[12/01 16:55:28    390s] 
[12/01 16:55:28    390s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/01 16:55:28    390s] 
[12/01 16:55:28    390s] TimeStamp Deleting Cell Server Begin ...
[12/01 16:55:28    390s] 
[12/01 16:55:28    390s] TimeStamp Deleting Cell Server End ...
[12/01 16:55:28    390s] 
[12/01 16:55:28    390s] Creating Lib Analyzer ...
[12/01 16:55:28    390s] 
[12/01 16:55:28    390s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/01 16:55:28    390s] Summary for sequential cells identification: 
[12/01 16:55:28    390s]   Identified SBFF number: 4
[12/01 16:55:28    390s]   Identified MBFF number: 0
[12/01 16:55:28    390s]   Identified SB Latch number: 0
[12/01 16:55:28    390s]   Identified MB Latch number: 0
[12/01 16:55:28    390s]   Not identified SBFF number: 0
[12/01 16:55:28    390s]   Not identified MBFF number: 0
[12/01 16:55:28    390s]   Not identified SB Latch number: 0
[12/01 16:55:28    390s]   Not identified MB Latch number: 0
[12/01 16:55:28    390s]   Number of sequential cells which are not FFs: 0
[12/01 16:55:28    390s]  Visiting view : wc
[12/01 16:55:28    390s]    : PowerDomain = none : Weighted F : unweighted  = 40.90 (1.000) with rcCorner = 0
[12/01 16:55:28    390s]    : PowerDomain = none : Weighted F : unweighted  = 38.70 (1.000) with rcCorner = -1
[12/01 16:55:28    390s]  Visiting view : bc
[12/01 16:55:28    390s]    : PowerDomain = none : Weighted F : unweighted  = 22.20 (1.000) with rcCorner = 1
[12/01 16:55:28    390s]    : PowerDomain = none : Weighted F : unweighted  = 19.20 (1.000) with rcCorner = -1
[12/01 16:55:28    390s] TLC MultiMap info (StdDelay):
[12/01 16:55:28    390s]   : bc + bc + 1 + no RcCorner := 19.2ps
[12/01 16:55:28    390s]   : bc + bc + 1 + bc := 22.2ps
[12/01 16:55:28    390s]   : wc + wc + 1 + no RcCorner := 38.7ps
[12/01 16:55:28    390s]   : wc + wc + 1 + wc := 40.9ps
[12/01 16:55:28    390s]  Setting StdDelay to: 40.9ps
[12/01 16:55:28    390s] 
[12/01 16:55:28    390s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/01 16:55:28    390s] Total number of usable buffers from Lib Analyzer: 1 ( BUFX1)
[12/01 16:55:28    390s] Total number of usable inverters from Lib Analyzer: 6 ( INVX2 INVX1 INVX4 INVX8 INVX16 INVX32)
[12/01 16:55:28    390s] Total number of usable delay cells from Lib Analyzer: 0 ()
[12/01 16:55:28    390s] 
[12/01 16:55:28    390s] {RT wc 0 6 6 {5 0} 1}
[12/01 16:55:28    390s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:30 mem=1825.4M
[12/01 16:55:28    390s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:30 mem=1825.4M
[12/01 16:55:28    390s] Creating Lib Analyzer, finished. 
[12/01 16:55:28    390s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1825.4M
[12/01 16:55:28    390s] All LLGs are deleted
[12/01 16:55:28    390s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1825.4M
[12/01 16:55:28    390s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1825.4M
[12/01 16:55:28    390s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:1825.4M
[12/01 16:55:28    390s] ### Creating LA Mngr. totSessionCpu=0:06:31 mem=1825.4M
[12/01 16:55:28    390s] ### Creating LA Mngr, finished. totSessionCpu=0:06:31 mem=1825.4M
[12/01 16:55:28    390s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1825.44 MB )
[12/01 16:55:28    390s] (I)       Started Import and model ( Curr Mem: 1825.44 MB )
[12/01 16:55:28    390s] (I)       Started Create place DB ( Curr Mem: 1825.44 MB )
[12/01 16:55:28    390s] (I)       Started Import place data ( Curr Mem: 1825.44 MB )
[12/01 16:55:28    390s] (I)       Started Read instances and placement ( Curr Mem: 1825.44 MB )
[12/01 16:55:28    390s] (I)       Number of ignored instance 0
[12/01 16:55:28    390s] (I)       Number of inbound cells 0
[12/01 16:55:28    390s] (I)       Number of opened ILM blockages 0
[12/01 16:55:28    390s] (I)       Number of instances temporarily fixed by detailed placement 0
[12/01 16:55:28    390s] (I)       numMoveCells=94575, numMacros=0  numPads=27  numMultiRowHeightInsts=0
[12/01 16:55:28    390s] (I)       cell height: 7840, count: 94575
[12/01 16:55:28    390s] (I)       Finished Read instances and placement ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1857.31 MB )
[12/01 16:55:28    390s] (I)       Started Read nets ( Curr Mem: 1857.31 MB )
[12/01 16:55:28    390s] (I)       Number of nets = 95639 ( 2 ignored )
[12/01 16:55:28    390s] (I)       Finished Read nets ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 1891.31 MB )
[12/01 16:55:28    390s] (I)       Read rows... (mem=1891.3M)
[12/01 16:55:28    390s] (I)       Done Read rows (cpu=0.000s, mem=1891.3M)
[12/01 16:55:28    390s] (I)       Identified Clock instances: Flop 2083, Clock buffer/inverter 0, Gate 0, Logic 0
[12/01 16:55:28    390s] (I)       Read module constraints... (mem=1891.3M)
[12/01 16:55:28    390s] (I)       Done Read module constraints (cpu=0.000s, mem=1891.3M)
[12/01 16:55:28    390s] (I)       Finished Import place data ( CPU: 0.18 sec, Real: 0.18 sec, Curr Mem: 1891.31 MB )
[12/01 16:55:28    390s] (I)       Finished Create place DB ( CPU: 0.18 sec, Real: 0.18 sec, Curr Mem: 1891.31 MB )
[12/01 16:55:28    390s] (I)       Started Create route DB ( Curr Mem: 1891.31 MB )
[12/01 16:55:28    390s] (I)       == Non-default Options ==
[12/01 16:55:28    390s] (I)       Maximum routing layer                              : 6
[12/01 16:55:28    390s] (I)       Buffering-aware routing                            : true
[12/01 16:55:28    390s] (I)       Spread congestion away from blockages              : true
[12/01 16:55:28    390s] (I)       Number of threads                                  : 1
[12/01 16:55:28    390s] (I)       Overflow penalty cost                              : 10
[12/01 16:55:28    390s] (I)       Punch through distance                             : 706.906000
[12/01 16:55:28    390s] (I)       Source-to-sink ratio                               : 0.300000
[12/01 16:55:28    390s] (I)       Method to set GCell size                           : row
[12/01 16:55:28    390s] (I)       Counted 3079 PG shapes. We will not process PG shapes layer by layer.
[12/01 16:55:28    390s] (I)       Started Import route data (1T) ( Curr Mem: 1891.31 MB )
[12/01 16:55:28    390s] (I)       ============== Pin Summary ==============
[12/01 16:55:28    390s] (I)       +-------+--------+---------+------------+
[12/01 16:55:28    390s] (I)       | Layer | # pins | % total |      Group |
[12/01 16:55:28    390s] (I)       +-------+--------+---------+------------+
[12/01 16:55:28    390s] (I)       |     1 | 289425 |   99.97 |        Pin |
[12/01 16:55:28    390s] (I)       |     2 |     86 |    0.03 | Pin access |
[12/01 16:55:28    390s] (I)       |     3 |     11 |    0.00 | Pin access |
[12/01 16:55:28    390s] (I)       |     4 |      1 |    0.00 |      Upper |
[12/01 16:55:28    390s] (I)       |     5 |      1 |    0.00 |      Upper |
[12/01 16:55:28    390s] (I)       |     6 |      0 |    0.00 |      Upper |
[12/01 16:55:28    390s] (I)       +-------+--------+---------+------------+
[12/01 16:55:28    390s] (I)       Use row-based GCell size
[12/01 16:55:28    390s] (I)       Use row-based GCell align
[12/01 16:55:28    390s] (I)       GCell unit size   : 7840
[12/01 16:55:28    390s] (I)       GCell multiplier  : 1
[12/01 16:55:28    390s] (I)       GCell row height  : 7840
[12/01 16:55:28    390s] (I)       Actual row height : 7840
[12/01 16:55:28    390s] (I)       GCell align ref   : 40320 40320
[12/01 16:55:28    390s] [NR-eGR] Track table information for default rule: 
[12/01 16:55:28    390s] [NR-eGR] METAL1 has no routable track
[12/01 16:55:28    390s] [NR-eGR] METAL2 has single uniform track structure
[12/01 16:55:28    390s] [NR-eGR] METAL3 has single uniform track structure
[12/01 16:55:28    390s] [NR-eGR] METAL4 has single uniform track structure
[12/01 16:55:28    390s] [NR-eGR] METAL5 has single uniform track structure
[12/01 16:55:28    390s] [NR-eGR] METAL6 has single uniform track structure
[12/01 16:55:28    390s] (I)       ============== Default via ===============
[12/01 16:55:28    390s] (I)       +---+------------------+-----------------+
[12/01 16:55:28    390s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut |
[12/01 16:55:28    390s] (I)       +---+------------------+-----------------+
[12/01 16:55:28    390s] (I)       | 1 |    4  VIA12_VV   |    4  VIA12_VV  |
[12/01 16:55:28    390s] (I)       | 2 |    5  VIA2       |    5  VIA2      |
[12/01 16:55:28    390s] (I)       | 3 |    8  VIA3       |    8  VIA3      |
[12/01 16:55:28    390s] (I)       | 4 |   11  VIA4       |   11  VIA4      |
[12/01 16:55:28    390s] (I)       | 5 |   14  VIA5       |   14  VIA5      |
[12/01 16:55:28    390s] (I)       +---+------------------+-----------------+
[12/01 16:55:28    390s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 1891.31 MB )
[12/01 16:55:28    390s] (I)       Started Read routing blockages ( Curr Mem: 1891.31 MB )
[12/01 16:55:28    390s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1891.31 MB )
[12/01 16:55:28    390s] (I)       Started Read instance blockages ( Curr Mem: 1891.31 MB )
[12/01 16:55:28    390s] (I)       Finished Read instance blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1891.31 MB )
[12/01 16:55:28    390s] (I)       Started Read PG blockages ( Curr Mem: 1891.31 MB )
[12/01 16:55:28    390s] [NR-eGR] Read 3434 PG shapes
[12/01 16:55:28    390s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1891.31 MB )
[12/01 16:55:28    390s] (I)       Started Read boundary cut boxes ( Curr Mem: 1891.31 MB )
[12/01 16:55:28    390s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1891.31 MB )
[12/01 16:55:28    390s] [NR-eGR] #Routing Blockages  : 0
[12/01 16:55:28    390s] [NR-eGR] #Instance Blockages : 7023
[12/01 16:55:28    390s] [NR-eGR] #PG Blockages       : 3434
[12/01 16:55:28    390s] [NR-eGR] #Halo Blockages     : 0
[12/01 16:55:28    390s] [NR-eGR] #Boundary Blockages : 0
[12/01 16:55:28    390s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1891.31 MB )
[12/01 16:55:28    390s] (I)       Started Read blackboxes ( Curr Mem: 1891.31 MB )
[12/01 16:55:28    390s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/01 16:55:28    390s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1891.31 MB )
[12/01 16:55:28    390s] (I)       Started Read prerouted ( Curr Mem: 1891.31 MB )
[12/01 16:55:28    390s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/01 16:55:28    390s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1891.31 MB )
[12/01 16:55:28    390s] (I)       Started Read unlegalized nets ( Curr Mem: 1891.31 MB )
[12/01 16:55:28    390s] (I)       Finished Read unlegalized nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1891.31 MB )
[12/01 16:55:28    390s] (I)       Started Read nets ( Curr Mem: 1891.31 MB )
[12/01 16:55:28    390s] [NR-eGR] Read numTotalNets=95639  numIgnoredNets=0
[12/01 16:55:28    390s] (I)       Finished Read nets ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1913.94 MB )
[12/01 16:55:28    390s] (I)       Started Set up via pillars ( Curr Mem: 1913.94 MB )
[12/01 16:55:28    390s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1913.94 MB )
[12/01 16:55:28    390s] (I)       early_global_route_priority property id does not exist.
[12/01 16:55:28    390s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1913.94 MB )
[12/01 16:55:28    390s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1913.94 MB )
[12/01 16:55:28    390s] (I)       Model blockages into capacity
[12/01 16:55:28    390s] (I)       Read Num Blocks=10457  Num Prerouted Wires=0  Num CS=0
[12/01 16:55:28    390s] (I)       Started Initialize 3D capacity ( Curr Mem: 1913.94 MB )
[12/01 16:55:28    390s] (I)       Layer 1 (V) : #blockages 8379 : #preroutes 0
[12/01 16:55:28    390s] (I)       Layer 2 (H) : #blockages 1356 : #preroutes 0
[12/01 16:55:28    390s] (I)       Layer 3 (V) : #blockages 702 : #preroutes 0
[12/01 16:55:28    390s] (I)       Layer 4 (H) : #blockages 20 : #preroutes 0
[12/01 16:55:28    390s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[12/01 16:55:28    390s] (I)       Finished Initialize 3D capacity ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1913.94 MB )
[12/01 16:55:28    390s] (I)       -- layer congestion ratio --
[12/01 16:55:28    390s] (I)       Layer 1 : 0.100000
[12/01 16:55:28    390s] (I)       Layer 2 : 0.700000
[12/01 16:55:28    390s] (I)       Layer 3 : 0.700000
[12/01 16:55:28    390s] (I)       Layer 4 : 0.700000
[12/01 16:55:28    390s] (I)       Layer 5 : 0.700000
[12/01 16:55:28    390s] (I)       Layer 6 : 0.700000
[12/01 16:55:28    390s] (I)       ----------------------------
[12/01 16:55:28    390s] (I)       Number of ignored nets                =      0
[12/01 16:55:28    390s] (I)       Number of connected nets              =      0
[12/01 16:55:28    390s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[12/01 16:55:28    390s] (I)       Number of clock nets                  =      1.  Ignored: No
[12/01 16:55:28    390s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/01 16:55:28    390s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/01 16:55:28    390s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/01 16:55:28    390s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/01 16:55:28    390s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/01 16:55:28    390s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/01 16:55:28    390s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/01 16:55:28    390s] (I)       Finished Import route data (1T) ( CPU: 0.08 sec, Real: 0.09 sec, Curr Mem: 1913.94 MB )
[12/01 16:55:28    390s] (I)       Finished Create route DB ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 1913.94 MB )
[12/01 16:55:28    390s] (I)       Started Read aux data ( Curr Mem: 1913.94 MB )
[12/01 16:55:28    390s] (I)       Constructing bin map
[12/01 16:55:28    390s] (I)       Initialize bin information with width=15680 height=15680
[12/01 16:55:28    390s] (I)       Done constructing bin map
[12/01 16:55:28    390s] (I)       Finished Read aux data ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1913.94 MB )
[12/01 16:55:28    390s] (I)       Started Others data preparation ( Curr Mem: 1913.94 MB )
[12/01 16:55:28    390s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/01 16:55:28    390s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1913.94 MB )
[12/01 16:55:28    390s] (I)       Started Create route kernel ( Curr Mem: 1913.94 MB )
[12/01 16:55:28    390s] (I)       Ndr track 0 does not exist
[12/01 16:55:28    390s] (I)       ---------------------Grid Graph Info--------------------
[12/01 16:55:28    390s] (I)       Routing area        : (0, 0) - (2738400, 2730560)
[12/01 16:55:28    390s] (I)       Core area           : (40320, 40320) - (2698080, 2690240)
[12/01 16:55:28    390s] (I)       Site width          :  1120  (dbu)
[12/01 16:55:28    390s] (I)       Row height          :  7840  (dbu)
[12/01 16:55:28    390s] (I)       GCell row height    :  7840  (dbu)
[12/01 16:55:28    390s] (I)       GCell width         :  7840  (dbu)
[12/01 16:55:28    390s] (I)       GCell height        :  7840  (dbu)
[12/01 16:55:28    390s] (I)       Grid                :   350   349     6
[12/01 16:55:28    390s] (I)       Layer numbers       :     1     2     3     4     5     6
[12/01 16:55:28    390s] (I)       Vertical capacity   :     0  7840     0  7840     0  7840
[12/01 16:55:28    390s] (I)       Horizontal capacity :     0     0  7840     0  7840     0
[12/01 16:55:28    390s] (I)       Default wire width  :   460   560   560   560   560   880
[12/01 16:55:28    390s] (I)       Default wire space  :   460   560   560   560   560   920
[12/01 16:55:28    390s] (I)       Default wire pitch  :   920  1120  1120  1120  1120  1800
[12/01 16:55:28    390s] (I)       Default pitch size  :   920  1120  1120  1120  1120  2240
[12/01 16:55:28    390s] (I)       First track coord   :     0   560   560   560   560  2800
[12/01 16:55:28    390s] (I)       Num tracks per GCell:  8.52  7.00  7.00  7.00  7.00  3.50
[12/01 16:55:28    390s] (I)       Total num of tracks :     0  2445  2438  2445  2438  1222
[12/01 16:55:28    390s] (I)       Num of masks        :     1     1     1     1     1     1
[12/01 16:55:28    390s] (I)       Num of trim masks   :     0     0     0     0     0     0
[12/01 16:55:28    390s] (I)       --------------------------------------------------------
[12/01 16:55:28    390s] 
[12/01 16:55:28    390s] [NR-eGR] ============ Routing rule table ============
[12/01 16:55:28    390s] [NR-eGR] Rule id: 0  Nets: 95639 
[12/01 16:55:28    390s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/01 16:55:28    390s] (I)       Pitch:  L1=920  L2=1120  L3=1120  L4=1120  L5=1120  L6=2240
[12/01 16:55:28    390s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/01 16:55:28    390s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/01 16:55:28    390s] [NR-eGR] ========================================
[12/01 16:55:28    390s] [NR-eGR] 
[12/01 16:55:28    390s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/01 16:55:28    390s] (I)       blocked tracks on layer2 : = 95303 / 853305 (11.17%)
[12/01 16:55:28    390s] (I)       blocked tracks on layer3 : = 3392 / 853300 (0.40%)
[12/01 16:55:28    390s] (I)       blocked tracks on layer4 : = 17992 / 853305 (2.11%)
[12/01 16:55:28    390s] (I)       blocked tracks on layer5 : = 11104 / 853300 (1.30%)
[12/01 16:55:28    390s] (I)       blocked tracks on layer6 : = 0 / 426478 (0.00%)
[12/01 16:55:28    390s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1913.94 MB )
[12/01 16:55:28    390s] (I)       Finished Import and model ( CPU: 0.28 sec, Real: 0.28 sec, Curr Mem: 1913.94 MB )
[12/01 16:55:28    390s] (I)       Reset routing kernel
[12/01 16:55:28    390s] (I)       Started Global Routing ( Curr Mem: 1913.94 MB )
[12/01 16:55:28    390s] (I)       Started Initialization ( Curr Mem: 1913.94 MB )
[12/01 16:55:28    390s] (I)       totalPins=289522  totalGlobalPin=281306 (97.16%)
[12/01 16:55:28    390s] (I)       Finished Initialization ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1913.94 MB )
[12/01 16:55:28    390s] (I)       Started Net group 1 ( Curr Mem: 1913.94 MB )
[12/01 16:55:28    390s] (I)       Started Generate topology ( Curr Mem: 1913.94 MB )
[12/01 16:55:28    390s] (I)       Finished Generate topology ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 1913.94 MB )
[12/01 16:55:28    390s] (I)       total 2D Cap : 3738337 = (1692128 H, 2046209 V)
[12/01 16:55:28    390s] (I)       #blocked areas for congestion spreading : 0
[12/01 16:55:28    390s] [NR-eGR] Layer group 1: route 95639 net(s) in layer range [2, 6]
[12/01 16:55:28    390s] (I)       
[12/01 16:55:28    390s] (I)       ============  Phase 1a Route ============
[12/01 16:55:28    390s] (I)       Started Phase 1a ( Curr Mem: 1913.94 MB )
[12/01 16:55:28    390s] (I)       Started Pattern routing (1T) ( Curr Mem: 1913.94 MB )
[12/01 16:55:29    391s] (I)       Finished Pattern routing (1T) ( CPU: 0.18 sec, Real: 0.18 sec, Curr Mem: 1979.94 MB )
[12/01 16:55:29    391s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1979.94 MB )
[12/01 16:55:29    391s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/01 16:55:29    391s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1979.94 MB )
[12/01 16:55:29    391s] (I)       Usage: 1043616 = (465243 H, 578373 V) = (27.49% H, 28.27% V) = (1.824e+06um H, 2.267e+06um V)
[12/01 16:55:29    391s] (I)       Started Add via demand to 2D ( Curr Mem: 1979.94 MB )
[12/01 16:55:29    391s] (I)       Finished Add via demand to 2D ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1979.94 MB )
[12/01 16:55:29    391s] (I)       Finished Phase 1a ( CPU: 0.24 sec, Real: 0.24 sec, Curr Mem: 1979.94 MB )
[12/01 16:55:29    391s] (I)       
[12/01 16:55:29    391s] (I)       ============  Phase 1b Route ============
[12/01 16:55:29    391s] (I)       Started Phase 1b ( Curr Mem: 1979.94 MB )
[12/01 16:55:29    391s] (I)       Started Monotonic routing (1T) ( Curr Mem: 1979.94 MB )
[12/01 16:55:29    391s] (I)       Finished Monotonic routing (1T) ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 1979.94 MB )
[12/01 16:55:29    391s] (I)       Usage: 1043781 = (465323 H, 578458 V) = (27.50% H, 28.27% V) = (1.824e+06um H, 2.268e+06um V)
[12/01 16:55:29    391s] (I)       Overflow of layer group 1: 0.03% H + 0.03% V. EstWL: 4.091622e+06um
[12/01 16:55:29    391s] (I)       Congestion metric : 0.03%H 0.03%V, 0.05%HV
[12/01 16:55:29    391s] (I)       Congestion threshold : each 60.00, sum 90.00
[12/01 16:55:29    391s] (I)       Finished Phase 1b ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 1979.94 MB )
[12/01 16:55:29    391s] (I)       
[12/01 16:55:29    391s] (I)       ============  Phase 1c Route ============
[12/01 16:55:29    391s] (I)       Started Phase 1c ( Curr Mem: 1979.94 MB )
[12/01 16:55:29    391s] (I)       Started Two level routing ( Curr Mem: 1979.94 MB )
[12/01 16:55:29    391s] (I)       Level2 Grid: 70 x 70
[12/01 16:55:29    391s] (I)       Started Two Level Routing ( Curr Mem: 1979.94 MB )
[12/01 16:55:29    391s] (I)       Finished Two Level Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1979.94 MB )
[12/01 16:55:29    391s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1979.94 MB )
[12/01 16:55:29    391s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1979.94 MB )
[12/01 16:55:29    391s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1979.94 MB )
[12/01 16:55:29    391s] (I)       Started Two Level Routing ( Reach Aware Clean ) ( Curr Mem: 1979.94 MB )
[12/01 16:55:29    391s] (I)       Finished Two Level Routing ( Reach Aware Clean ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1979.94 MB )
[12/01 16:55:29    391s] (I)       Finished Two level routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1979.94 MB )
[12/01 16:55:29    391s] (I)       Usage: 1043781 = (465323 H, 578458 V) = (27.50% H, 28.27% V) = (1.824e+06um H, 2.268e+06um V)
[12/01 16:55:29    391s] (I)       Finished Phase 1c ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1979.94 MB )
[12/01 16:55:29    391s] (I)       
[12/01 16:55:29    391s] (I)       ============  Phase 1d Route ============
[12/01 16:55:29    391s] (I)       Started Phase 1d ( Curr Mem: 1979.94 MB )
[12/01 16:55:29    391s] (I)       Started Detoured routing ( Curr Mem: 1979.94 MB )
[12/01 16:55:29    391s] (I)       Finished Detoured routing ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1979.94 MB )
[12/01 16:55:29    391s] (I)       Usage: 1043839 = (465358 H, 578481 V) = (27.50% H, 28.27% V) = (1.824e+06um H, 2.268e+06um V)
[12/01 16:55:29    391s] (I)       Finished Phase 1d ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1979.94 MB )
[12/01 16:55:29    391s] (I)       
[12/01 16:55:29    391s] (I)       ============  Phase 1e Route ============
[12/01 16:55:29    391s] (I)       Started Phase 1e ( Curr Mem: 1979.94 MB )
[12/01 16:55:29    391s] (I)       Started Route legalization ( Curr Mem: 1979.94 MB )
[12/01 16:55:29    391s] (I)       Started Legalize Reach Aware Violations ( Curr Mem: 1979.94 MB )
[12/01 16:55:29    391s] (I)       Finished Legalize Reach Aware Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1979.94 MB )
[12/01 16:55:29    391s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1979.94 MB )
[12/01 16:55:29    391s] (I)       Usage: 1043839 = (465358 H, 578481 V) = (27.50% H, 28.27% V) = (1.824e+06um H, 2.268e+06um V)
[12/01 16:55:29    391s] [NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 0.01% V. EstWL: 4.091849e+06um
[12/01 16:55:29    391s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1979.94 MB )
[12/01 16:55:29    391s] (I)       
[12/01 16:55:29    391s] (I)       ============  Phase 1l Route ============
[12/01 16:55:29    391s] (I)       Started Phase 1l ( Curr Mem: 1979.94 MB )
[12/01 16:55:29    391s] (I)       Started Layer assignment (1T) ( Curr Mem: 1979.94 MB )
[12/01 16:55:29    391s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1979.94 MB )
[12/01 16:55:29    391s] (I)       Finished Layer assignment (1T) ( CPU: 0.28 sec, Real: 0.28 sec, Curr Mem: 1979.94 MB )
[12/01 16:55:29    391s] (I)       Finished Phase 1l ( CPU: 0.28 sec, Real: 0.28 sec, Curr Mem: 1979.94 MB )
[12/01 16:55:29    391s] (I)       Finished Net group 1 ( CPU: 0.75 sec, Real: 0.75 sec, Curr Mem: 1979.94 MB )
[12/01 16:55:29    391s] (I)       Started Clean cong LA ( Curr Mem: 1979.94 MB )
[12/01 16:55:29    391s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1979.94 MB )
[12/01 16:55:29    391s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[12/01 16:55:29    391s] (I)       Layer  2:     791364    352336       798       19446      833154    ( 2.28%) 
[12/01 16:55:29    391s] (I)       Layer  3:     848631    311020       110           0      852607    ( 0.00%) 
[12/01 16:55:29    391s] (I)       Layer  4:     832927    300715       278        9632      842968    ( 1.13%) 
[12/01 16:55:29    391s] (I)       Layer  5:     839794    216143       719        9660      842947    ( 1.13%) 
[12/01 16:55:29    391s] (I)       Layer  6:     425256    102514        27           0      426300    ( 0.00%) 
[12/01 16:55:29    391s] (I)       Total:       3737972   1282728      1932       38738     3797976    ( 1.01%) 
[12/01 16:55:29    391s] (I)       
[12/01 16:55:29    391s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/01 16:55:29    391s] [NR-eGR]                        OverCon           OverCon           OverCon            
[12/01 16:55:29    391s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[12/01 16:55:29    391s] [NR-eGR]       Layer              (1-2)             (3-4)             (5-6)    OverCon 
[12/01 16:55:29    391s] [NR-eGR] --------------------------------------------------------------------------------
[12/01 16:55:29    391s] [NR-eGR]  METAL1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/01 16:55:29    391s] [NR-eGR]  METAL2  (2)       694( 0.58%)        14( 0.01%)         1( 0.00%)   ( 0.60%) 
[12/01 16:55:29    391s] [NR-eGR]  METAL3  (3)        99( 0.08%)         0( 0.00%)         0( 0.00%)   ( 0.08%) 
[12/01 16:55:29    391s] [NR-eGR]  METAL4  (4)       248( 0.21%)         1( 0.00%)         0( 0.00%)   ( 0.21%) 
[12/01 16:55:29    391s] [NR-eGR]  METAL5  (5)       405( 0.34%)        52( 0.04%)         7( 0.01%)   ( 0.39%) 
[12/01 16:55:29    391s] [NR-eGR]  METAL6  (6)        27( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[12/01 16:55:29    391s] [NR-eGR] --------------------------------------------------------------------------------
[12/01 16:55:29    391s] [NR-eGR] Total             1473( 0.24%)        67( 0.01%)         8( 0.00%)   ( 0.26%) 
[12/01 16:55:29    391s] [NR-eGR] 
[12/01 16:55:29    391s] (I)       Finished Global Routing ( CPU: 0.77 sec, Real: 0.78 sec, Curr Mem: 1979.94 MB )
[12/01 16:55:29    391s] (I)       Started Export 3D cong map ( Curr Mem: 1979.94 MB )
[12/01 16:55:29    391s] (I)       total 2D Cap : 3750510 = (1694180 H, 2056330 V)
[12/01 16:55:29    391s] (I)       Started Export 2D cong map ( Curr Mem: 1979.94 MB )
[12/01 16:55:29    391s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.10% H + 0.01% V
[12/01 16:55:29    391s] [NR-eGR] Overflow after Early Global Route 0.13% H + 0.01% V
[12/01 16:55:29    391s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1979.94 MB )
[12/01 16:55:29    391s] (I)       Finished Export 3D cong map ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1979.94 MB )
[12/01 16:55:29    391s] (I)       ============= Track Assignment ============
[12/01 16:55:29    391s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1979.94 MB )
[12/01 16:55:29    391s] (I)       Finished Extract Global 3D Wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1979.94 MB )
[12/01 16:55:29    391s] (I)       Started Track Assignment (1T) ( Curr Mem: 1979.94 MB )
[12/01 16:55:29    391s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[12/01 16:55:29    391s] (I)       Current Track Assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1979.94 MB )
[12/01 16:55:29    391s] (I)       Run Multi-thread track assignment
[12/01 16:55:30    392s] (I)       Finished Track Assignment (1T) ( CPU: 0.70 sec, Real: 0.70 sec, Curr Mem: 1979.94 MB )
[12/01 16:55:30    392s] (I)       Started Export ( Curr Mem: 1979.94 MB )
[12/01 16:55:30    392s] [NR-eGR] Started Export DB wires ( Curr Mem: 1979.94 MB )
[12/01 16:55:30    392s] [NR-eGR] Started Export all nets ( Curr Mem: 1979.94 MB )
[12/01 16:55:30    392s] [NR-eGR] Finished Export all nets ( CPU: 0.22 sec, Real: 0.22 sec, Curr Mem: 1979.94 MB )
[12/01 16:55:30    392s] [NR-eGR] Started Set wire vias ( Curr Mem: 1979.94 MB )
[12/01 16:55:30    392s] [NR-eGR] Finished Set wire vias ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1979.94 MB )
[12/01 16:55:30    392s] [NR-eGR] Finished Export DB wires ( CPU: 0.27 sec, Real: 0.27 sec, Curr Mem: 1979.94 MB )
[12/01 16:55:30    392s] [NR-eGR] --------------------------------------------------------------------------
[12/01 16:55:30    392s] [NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 289423
[12/01 16:55:30    392s] [NR-eGR] METAL2  (2V) length: 8.652470e+05um, number of vias: 368660
[12/01 16:55:30    392s] [NR-eGR] METAL3  (3H) length: 1.093514e+06um, number of vias: 77479
[12/01 16:55:30    392s] [NR-eGR] METAL4  (4V) length: 1.131355e+06um, number of vias: 29843
[12/01 16:55:30    392s] [NR-eGR] METAL5  (5H) length: 7.726270e+05um, number of vias: 8504
[12/01 16:55:30    392s] [NR-eGR] METAL6  (6V) length: 4.035377e+05um, number of vias: 0
[12/01 16:55:30    392s] [NR-eGR] Total length: 4.266281e+06um, number of vias: 773909
[12/01 16:55:30    392s] [NR-eGR] --------------------------------------------------------------------------
[12/01 16:55:30    392s] [NR-eGR] Total eGR-routed clock nets wire length: 3.155124e+04um 
[12/01 16:55:30    392s] [NR-eGR] --------------------------------------------------------------------------
[12/01 16:55:30    392s] (I)       Started Update net boxes ( Curr Mem: 1979.94 MB )
[12/01 16:55:30    392s] (I)       Finished Update net boxes ( CPU: 0.11 sec, Real: 0.10 sec, Curr Mem: 1979.94 MB )
[12/01 16:55:30    392s] (I)       Started Update timing ( Curr Mem: 1979.94 MB )
[12/01 16:55:30    392s] (I)       Finished Update timing ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 1969.42 MB )
[12/01 16:55:30    392s] (I)       Finished Export ( CPU: 0.60 sec, Real: 0.59 sec, Curr Mem: 1969.42 MB )
[12/01 16:55:30    392s] (I)       Started Postprocess design ( Curr Mem: 1969.42 MB )
[12/01 16:55:30    392s] (I)       Finished Postprocess design ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1863.42 MB )
[12/01 16:55:30    392s] [NR-eGR] Finished Early Global Route kernel ( CPU: 2.40 sec, Real: 2.39 sec, Curr Mem: 1863.42 MB )
[12/01 16:55:30    392s] Extraction called for design 'MAU' of instances=94575 and nets=96294 using extraction engine 'preRoute' .
[12/01 16:55:30    392s] PreRoute RC Extraction called for design MAU.
[12/01 16:55:30    392s] RC Extraction called in multi-corner(2) mode.
[12/01 16:55:30    392s] RCMode: PreRoute
[12/01 16:55:30    392s]       RC Corner Indexes            0       1   
[12/01 16:55:30    392s] Capacitance Scaling Factor   : 1.00000 1.00000 
[12/01 16:55:30    392s] Resistance Scaling Factor    : 1.00000 1.00000 
[12/01 16:55:30    392s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[12/01 16:55:30    392s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[12/01 16:55:30    392s] Shrink Factor                : 1.00000
[12/01 16:55:30    392s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/01 16:55:30    392s] Using capacitance table file ...
[12/01 16:55:30    392s] 
[12/01 16:55:30    392s] Trim Metal Layers:
[12/01 16:55:31    393s] LayerId::1 widthSet size::4
[12/01 16:55:31    393s] LayerId::2 widthSet size::4
[12/01 16:55:31    393s] LayerId::3 widthSet size::4
[12/01 16:55:31    393s] LayerId::4 widthSet size::4
[12/01 16:55:31    393s] LayerId::5 widthSet size::4
[12/01 16:55:31    393s] LayerId::6 widthSet size::3
[12/01 16:55:31    393s] Updating RC grid for preRoute extraction ...
[12/01 16:55:31    393s] eee: pegSigSF::1.070000
[12/01 16:55:31    393s] Initializing multi-corner capacitance tables ... 
[12/01 16:55:31    393s] Initializing multi-corner resistance tables ...
[12/01 16:55:31    393s] eee: l::1 avDens::0.136985 usedTrk::11746.480055 availTrk::85750.000000 sigTrk::11746.480055
[12/01 16:55:31    393s] eee: l::2 avDens::0.259213 usedTrk::22100.478466 availTrk::85260.000000 sigTrk::22100.478466
[12/01 16:55:31    393s] eee: l::3 avDens::0.327489 usedTrk::27921.684885 availTrk::85260.000000 sigTrk::27921.684885
[12/01 16:55:31    393s] eee: l::4 avDens::0.346799 usedTrk::29179.632890 availTrk::84140.000000 sigTrk::29179.632890
[12/01 16:55:31    393s] eee: l::5 avDens::0.249112 usedTrk::19861.699451 availTrk::79730.000000 sigTrk::19861.699451
[12/01 16:55:31    393s] eee: l::6 avDens::0.294418 usedTrk::10294.329720 availTrk::34965.000000 sigTrk::10294.329720
[12/01 16:55:31    393s] {RT wc 0 6 6 {5 0} 1}
[12/01 16:55:31    393s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.408745 ; uaWl: 1.000000 ; uaWlH: 0.540874 ; aWlH: 0.000000 ; Pmax: 0.910000 ; wcR: 0.555600 ; newSi: 0.078100 ; pMod: 78 ; 
[12/01 16:55:31    393s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 1797.418M)
[12/01 16:55:31    393s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1797.4M
[12/01 16:55:31    393s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1797.4M
[12/01 16:55:31    393s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1797.4M
[12/01 16:55:31    393s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.005, REAL:0.005, MEM:1797.4M
[12/01 16:55:31    393s] Fast DP-INIT is on for default
[12/01 16:55:31    393s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.021, REAL:0.021, MEM:1797.4M
[12/01 16:55:31    393s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.032, REAL:0.032, MEM:1797.4M
[12/01 16:55:31    393s] Starting delay calculation for Setup views
[12/01 16:55:31    393s] #################################################################################
[12/01 16:55:31    393s] # Design Stage: PreRoute
[12/01 16:55:31    393s] # Design Name: MAU
[12/01 16:55:31    393s] # Design Mode: 180nm
[12/01 16:55:31    393s] # Analysis Mode: MMMC Non-OCV 
[12/01 16:55:31    393s] # Parasitics Mode: No SPEF/RCDB 
[12/01 16:55:31    393s] # Signoff Settings: SI Off 
[12/01 16:55:31    393s] #################################################################################
[12/01 16:55:32    394s] Calculate delays in BcWc mode...
[12/01 16:55:32    394s] Topological Sorting (REAL = 0:00:00.0, MEM = 1826.2M, InitMEM = 1812.5M)
[12/01 16:55:32    394s] Start delay calculation (fullDC) (1 T). (MEM=1826.17)
[12/01 16:55:33    395s] End AAE Lib Interpolated Model. (MEM=1838.69 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/01 16:55:41    403s] Total number of fetched objects 95641
[12/01 16:55:41    403s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/01 16:55:41    403s] End delay calculation. (MEM=1893.28 CPU=0:00:07.0 REAL=0:00:07.0)
[12/01 16:55:41    403s] End delay calculation (fullDC). (MEM=1893.28 CPU=0:00:08.7 REAL=0:00:09.0)
[12/01 16:55:41    403s] *** CDM Built up (cpu=0:00:09.9  real=0:00:10.0  mem= 1893.3M) ***
[12/01 16:55:42    404s] *** Done Building Timing Graph (cpu=0:00:10.6 real=0:00:11.0 totSessionCpu=0:06:44 mem=1893.3M)
[12/01 16:55:43    405s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -57.303 |
|           TNS (ns):|-1.12e+05|
|    Violating Paths:|  2063   |
|          All Paths:|  2101   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    202 (202)     |   -3.037   |    202 (202)     |
|   max_tran     |  21862 (85174)   |  -46.196   |  21862 (85241)   |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.864%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:15, real = 0:00:16, mem = 1669.7M, totSessionCpu=0:06:45 **
[12/01 16:55:43    405s] *** InitOpt #1 [finish] : cpu/real = 0:00:15.2/0:00:15.2 (1.0), totSession cpu/real = 0:06:45.1/0:31:12.4 (0.2), mem = 1824.5M
[12/01 16:55:43    405s] 
[12/01 16:55:43    405s] =============================================================================================
[12/01 16:55:43    405s]  Step TAT Report for InitOpt #1                                                 20.15-s105_1
[12/01 16:55:43    405s] =============================================================================================
[12/01 16:55:43    405s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/01 16:55:43    405s] ---------------------------------------------------------------------------------------------
[12/01 16:55:43    405s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 16:55:43    405s] [ EarlyGlobalRoute       ]      1   0:00:02.4  (  15.7 % )     0:00:02.4 /  0:00:02.4    1.0
[12/01 16:55:43    405s] [ ExtractRC              ]      1   0:00:00.6  (   3.6 % )     0:00:00.6 /  0:00:00.6    1.0
[12/01 16:55:43    405s] [ TimingUpdate           ]      1   0:00:00.7  (   4.4 % )     0:00:10.7 /  0:00:10.6    1.0
[12/01 16:55:43    405s] [ FullDelayCalc          ]      1   0:00:10.0  (  65.9 % )     0:00:10.0 /  0:00:10.0    1.0
[12/01 16:55:43    405s] [ OptSummaryReport       ]      1   0:00:00.1  (   0.6 % )     0:00:11.6 /  0:00:11.6    1.0
[12/01 16:55:43    405s] [ TimingReport           ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.9
[12/01 16:55:43    405s] [ DrvReport              ]      1   0:00:00.8  (   5.1 % )     0:00:00.8 /  0:00:00.8    1.0
[12/01 16:55:43    405s] [ CellServerInit         ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 16:55:43    405s] [ LibAnalyzerInit        ]      2   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    0.9
[12/01 16:55:43    405s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 16:55:43    405s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 16:55:43    405s] [ MISC                   ]          0:00:00.5  (   3.5 % )     0:00:00.5 /  0:00:00.5    1.0
[12/01 16:55:43    405s] ---------------------------------------------------------------------------------------------
[12/01 16:55:43    405s]  InitOpt #1 TOTAL                   0:00:15.2  ( 100.0 % )     0:00:15.2 /  0:00:15.2    1.0
[12/01 16:55:43    405s] ---------------------------------------------------------------------------------------------
[12/01 16:55:43    405s] 
[12/01 16:55:43    405s] ** INFO : this run is activating medium effort placeOptDesign flow
[12/01 16:55:43    405s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/01 16:55:43    405s] ### Creating PhyDesignMc. totSessionCpu=0:06:45 mem=1824.5M
[12/01 16:55:43    405s] OPERPROF: Starting DPlace-Init at level 1, MEM:1824.5M
[12/01 16:55:43    405s] z: 2, totalTracks: 1
[12/01 16:55:43    405s] z: 4, totalTracks: 1
[12/01 16:55:43    405s] z: 6, totalTracks: 1
[12/01 16:55:43    405s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/01 16:55:43    405s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1824.5M
[12/01 16:55:43    405s] OPERPROF:     Starting CMU at level 3, MEM:1824.5M
[12/01 16:55:43    405s] OPERPROF:     Finished CMU at level 3, CPU:0.004, REAL:0.004, MEM:1824.5M
[12/01 16:55:43    405s] 
[12/01 16:55:43    405s] Bad Lib Cell Checking (CMU) is done! (0)
[12/01 16:55:43    405s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.024, REAL:0.024, MEM:1824.5M
[12/01 16:55:43    405s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1824.5M
[12/01 16:55:43    405s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1824.5M
[12/01 16:55:43    405s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1824.5MB).
[12/01 16:55:43    405s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.078, REAL:0.079, MEM:1824.5M
[12/01 16:55:43    405s] TotalInstCnt at PhyDesignMc Initialization: 94,575
[12/01 16:55:43    405s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:45 mem=1824.5M
[12/01 16:55:43    405s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1824.5M
[12/01 16:55:43    405s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.103, REAL:0.104, MEM:1824.5M
[12/01 16:55:43    405s] TotalInstCnt at PhyDesignMc Destruction: 94,575
[12/01 16:55:43    405s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/01 16:55:43    405s] ### Creating PhyDesignMc. totSessionCpu=0:06:45 mem=1824.5M
[12/01 16:55:43    405s] OPERPROF: Starting DPlace-Init at level 1, MEM:1824.5M
[12/01 16:55:43    405s] z: 2, totalTracks: 1
[12/01 16:55:43    405s] z: 4, totalTracks: 1
[12/01 16:55:43    405s] z: 6, totalTracks: 1
[12/01 16:55:43    405s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/01 16:55:43    405s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1824.5M
[12/01 16:55:43    405s] OPERPROF:     Starting CMU at level 3, MEM:1824.5M
[12/01 16:55:43    405s] OPERPROF:     Finished CMU at level 3, CPU:0.004, REAL:0.004, MEM:1824.5M
[12/01 16:55:43    405s] 
[12/01 16:55:43    405s] Bad Lib Cell Checking (CMU) is done! (0)
[12/01 16:55:43    405s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.026, REAL:0.026, MEM:1824.5M
[12/01 16:55:43    405s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1824.5M
[12/01 16:55:43    405s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1824.5M
[12/01 16:55:43    405s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1824.5MB).
[12/01 16:55:43    405s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.077, REAL:0.077, MEM:1824.5M
[12/01 16:55:43    405s] TotalInstCnt at PhyDesignMc Initialization: 94,575
[12/01 16:55:43    405s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:46 mem=1824.5M
[12/01 16:55:43    405s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1824.5M
[12/01 16:55:43    405s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.101, REAL:0.102, MEM:1824.5M
[12/01 16:55:43    405s] TotalInstCnt at PhyDesignMc Destruction: 94,575
[12/01 16:55:43    405s] *** Starting optimizing excluded clock nets MEM= 1824.5M) ***
[12/01 16:55:43    405s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1824.5M) ***
[12/01 16:55:43    405s] The useful skew maximum allowed delay set by user is: 1
[12/01 16:55:44    406s] Deleting Lib Analyzer.
[12/01 16:55:44    406s] *** SimplifyNetlist #1 [begin] : totSession cpu/real = 0:06:46.7/0:31:14.0 (0.2), mem = 1824.5M
[12/01 16:55:44    406s] Info: 1 clock net  excluded from IPO operation.
[12/01 16:55:44    406s] ### Creating LA Mngr. totSessionCpu=0:06:47 mem=1824.5M
[12/01 16:55:44    406s] ### Creating LA Mngr, finished. totSessionCpu=0:06:47 mem=1824.5M
[12/01 16:55:44    406s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[12/01 16:55:44    406s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3859460.1
[12/01 16:55:44    406s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/01 16:55:44    406s] ### Creating PhyDesignMc. totSessionCpu=0:06:47 mem=1824.5M
[12/01 16:55:44    406s] OPERPROF: Starting DPlace-Init at level 1, MEM:1824.5M
[12/01 16:55:44    406s] z: 2, totalTracks: 1
[12/01 16:55:44    406s] z: 4, totalTracks: 1
[12/01 16:55:44    406s] z: 6, totalTracks: 1
[12/01 16:55:44    406s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/01 16:55:44    406s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1824.5M
[12/01 16:55:45    406s] OPERPROF:     Starting CMU at level 3, MEM:1824.5M
[12/01 16:55:45    406s] OPERPROF:     Finished CMU at level 3, CPU:0.004, REAL:0.004, MEM:1824.5M
[12/01 16:55:45    406s] 
[12/01 16:55:45    406s] Bad Lib Cell Checking (CMU) is done! (0)
[12/01 16:55:45    406s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.027, REAL:0.026, MEM:1824.5M
[12/01 16:55:45    406s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1824.5M
[12/01 16:55:45    406s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1824.5M
[12/01 16:55:45    406s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=1824.5MB).
[12/01 16:55:45    406s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.077, REAL:0.078, MEM:1824.5M
[12/01 16:55:45    407s] TotalInstCnt at PhyDesignMc Initialization: 94,575
[12/01 16:55:45    407s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:47 mem=1824.5M
[12/01 16:55:45    407s] ### Creating TopoMgr, started
[12/01 16:55:45    407s] ### Creating TopoMgr, finished
[12/01 16:55:45    407s] 
[12/01 16:55:45    407s] Footprint cell information for calculating maxBufDist
[12/01 16:55:45    407s] *info: There are 1 candidate Buffer cell
[12/01 16:55:45    407s] *info: There are 6 candidate Inverter cell
[12/01 16:55:45    407s] 
[12/01 16:55:45    407s] #optDebug: Start CG creation (mem=1824.5M)
[12/01 16:55:45    407s]  ...initializing CG  maxDriveDist -0.000500 stdCellHgt 3.920000 defLenToSkip 27.440000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 27.440000 
[12/01 16:55:45    407s] (cpu=0:00:00.1, mem=1919.9M)
[12/01 16:55:45    407s]  ...processing cgPrt (cpu=0:00:00.1, mem=1919.9M)
[12/01 16:55:45    407s]  ...processing cgEgp (cpu=0:00:00.1, mem=1919.9M)
[12/01 16:55:45    407s]  ...processing cgPbk (cpu=0:00:00.1, mem=1919.9M)
[12/01 16:55:45    407s]  ...processing cgNrb(cpu=0:00:00.1, mem=1919.9M)
[12/01 16:55:45    407s]  ...processing cgObs (cpu=0:00:00.1, mem=1919.9M)
[12/01 16:55:45    407s]  ...processing cgCon (cpu=0:00:00.1, mem=1919.9M)
[12/01 16:55:45    407s]  ...processing cgPdm (cpu=0:00:00.1, mem=1919.9M)
[12/01 16:55:45    407s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=1919.9M)
[12/01 16:55:45    407s] ### Creating RouteCongInterface, started
[12/01 16:55:45    407s] 
[12/01 16:55:45    407s] Creating Lib Analyzer ...
[12/01 16:55:45    407s] Total number of usable buffers from Lib Analyzer: 1 ( BUFX1)
[12/01 16:55:45    407s] Total number of usable inverters from Lib Analyzer: 6 ( INVX2 INVX1 INVX4 INVX8 INVX16 INVX32)
[12/01 16:55:45    407s] Total number of usable delay cells from Lib Analyzer: 0 ()
[12/01 16:55:45    407s] 
[12/01 16:55:45    407s] {RT wc 0 6 6 {5 0} 1}
[12/01 16:55:45    407s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:48 mem=1935.9M
[12/01 16:55:45    407s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:48 mem=1935.9M
[12/01 16:55:45    407s] Creating Lib Analyzer, finished. 
[12/01 16:55:45    407s] 
[12/01 16:55:45    407s] #optDebug:  {2, 1.000, 0.8500} {3, 0.784, 0.8500} {4, 0.567, 0.8500} {5, 0.135, 0.5441} {6, 0.135, 0.5441} 
[12/01 16:55:45    407s] 
[12/01 16:55:45    407s] #optDebug: {0, 1.000}
[12/01 16:55:45    407s] ### Creating RouteCongInterface, finished
[12/01 16:55:47    409s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1954.9M
[12/01 16:55:47    409s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.001, REAL:0.001, MEM:1954.9M
[12/01 16:55:47    409s] 
[12/01 16:55:47    409s] Netlist preparation processing... 
[12/01 16:55:47    409s] Removed 2 instances
[12/01 16:55:47    409s] *info: Marking 0 isolation instances dont touch
[12/01 16:55:47    409s] *info: Marking 0 level shifter instances dont touch
[12/01 16:55:47    409s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1935.9M
[12/01 16:55:47    409s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.105, REAL:0.106, MEM:1886.9M
[12/01 16:55:47    409s] TotalInstCnt at PhyDesignMc Destruction: 94,573
[12/01 16:55:47    409s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3859460.1
[12/01 16:55:47    409s] *** SimplifyNetlist #1 [finish] : cpu/real = 0:00:02.8/0:00:02.8 (1.0), totSession cpu/real = 0:06:49.5/0:31:16.8 (0.2), mem = 1886.9M
[12/01 16:55:47    409s] 
[12/01 16:55:47    409s] =============================================================================================
[12/01 16:55:47    409s]  Step TAT Report for SimplifyNetlist #1                                         20.15-s105_1
[12/01 16:55:47    409s] =============================================================================================
[12/01 16:55:47    409s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/01 16:55:47    409s] ---------------------------------------------------------------------------------------------
[12/01 16:55:47    409s] [ LibAnalyzerInit        ]      1   0:00:00.1  (   2.2 % )     0:00:00.1 /  0:00:00.1    1.0
[12/01 16:55:47    409s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 16:55:47    409s] [ PlacerInterfaceInit    ]      1   0:00:00.4  (  15.7 % )     0:00:00.4 /  0:00:00.4    1.0
[12/01 16:55:47    409s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   5.0 % )     0:00:00.2 /  0:00:00.2    1.0
[12/01 16:55:47    409s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (   3.8 % )     0:00:00.1 /  0:00:00.1    1.0
[12/01 16:55:47    409s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 16:55:47    409s] [ MISC                   ]          0:00:02.0  (  73.3 % )     0:00:02.0 /  0:00:02.0    1.0
[12/01 16:55:47    409s] ---------------------------------------------------------------------------------------------
[12/01 16:55:47    409s]  SimplifyNetlist #1 TOTAL           0:00:02.8  ( 100.0 % )     0:00:02.8 /  0:00:02.8    1.0
[12/01 16:55:47    409s] ---------------------------------------------------------------------------------------------
[12/01 16:55:47    409s] 
[12/01 16:55:48    410s] Deleting Lib Analyzer.
[12/01 16:55:48    410s] Begin: GigaOpt high fanout net optimization
[12/01 16:55:48    410s] GigaOpt HFN: use maxLocalDensity 1.2
[12/01 16:55:48    410s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[12/01 16:55:48    410s] *** DrvOpt #1 [begin] : totSession cpu/real = 0:06:50.0/0:31:17.3 (0.2), mem = 1886.9M
[12/01 16:55:48    410s] Info: 1 clock net  excluded from IPO operation.
[12/01 16:55:48    410s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3859460.2
[12/01 16:55:48    410s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/01 16:55:48    410s] ### Creating PhyDesignMc. totSessionCpu=0:06:50 mem=1886.9M
[12/01 16:55:48    410s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/01 16:55:48    410s] OPERPROF: Starting DPlace-Init at level 1, MEM:1886.9M
[12/01 16:55:48    410s] z: 2, totalTracks: 1
[12/01 16:55:48    410s] z: 4, totalTracks: 1
[12/01 16:55:48    410s] z: 6, totalTracks: 1
[12/01 16:55:48    410s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/01 16:55:48    410s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1886.9M
[12/01 16:55:48    410s] OPERPROF:     Starting CMU at level 3, MEM:1886.9M
[12/01 16:55:48    410s] OPERPROF:     Finished CMU at level 3, CPU:0.004, REAL:0.004, MEM:1886.9M
[12/01 16:55:48    410s] 
[12/01 16:55:48    410s] Bad Lib Cell Checking (CMU) is done! (0)
[12/01 16:55:48    410s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.038, REAL:0.038, MEM:1886.9M
[12/01 16:55:48    410s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1886.9M
[12/01 16:55:48    410s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1886.9M
[12/01 16:55:48    410s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1886.9MB).
[12/01 16:55:48    410s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.089, REAL:0.089, MEM:1886.9M
[12/01 16:55:48    410s] TotalInstCnt at PhyDesignMc Initialization: 94,573
[12/01 16:55:48    410s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:51 mem=1886.9M
[12/01 16:55:48    410s] ### Creating RouteCongInterface, started
[12/01 16:55:48    410s] 
[12/01 16:55:48    410s] Creating Lib Analyzer ...
[12/01 16:55:48    410s] Total number of usable buffers from Lib Analyzer: 1 ( BUFX1)
[12/01 16:55:48    410s] Total number of usable inverters from Lib Analyzer: 6 ( INVX2 INVX1 INVX4 INVX8 INVX16 INVX32)
[12/01 16:55:48    410s] Total number of usable delay cells from Lib Analyzer: 0 ()
[12/01 16:55:48    410s] 
[12/01 16:55:48    410s] {RT wc 0 6 6 {5 0} 1}
[12/01 16:55:48    410s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:51 mem=1886.9M
[12/01 16:55:48    410s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:51 mem=1886.9M
[12/01 16:55:48    410s] Creating Lib Analyzer, finished. 
[12/01 16:55:48    410s] 
[12/01 16:55:48    410s] #optDebug:  {2, 1.000, 0.8500} {3, 0.784, 0.8500} {4, 0.567, 0.8500} {5, 0.135, 0.4353} {6, 0.135, 0.4353} 
[12/01 16:55:48    410s] 
[12/01 16:55:48    410s] #optDebug: {0, 1.000}
[12/01 16:55:48    410s] ### Creating RouteCongInterface, finished
[12/01 16:55:48    410s] {MG  {5 0 7.6 0.186456} }
[12/01 16:55:51    413s] Info: violation cost 20.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 20.000000, glitch 0.000000)
[12/01 16:55:51    413s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1906.9M
[12/01 16:55:51    413s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1906.9M
[12/01 16:55:51    413s] +---------+---------+--------+-----------+------------+--------+
[12/01 16:55:51    413s] | Density | Commits |  WNS   |    TNS    |    Real    |  Mem   |
[12/01 16:55:51    413s] +---------+---------+--------+-----------+------------+--------+
[12/01 16:55:51    413s] |   69.86%|        -| -57.303|-112367.468|   0:00:00.0| 1906.9M|
[12/01 16:55:51    413s] Info: violation cost 20.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 20.000000, glitch 0.000000)
[12/01 16:55:59    421s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/01 16:55:59    421s] |   70.98%|     1375| -27.321| -41629.838|   0:00:08.0| 1994.6M|
[12/01 16:55:59    421s] +---------+---------+--------+-----------+------------+--------+
[12/01 16:55:59    421s] 
[12/01 16:55:59    421s] *** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:07.9 real=0:00:08.0 mem=1994.6M) ***
[12/01 16:55:59    421s] Bottom Preferred Layer:
[12/01 16:55:59    421s]     None
[12/01 16:55:59    421s] Via Pillar Rule:
[12/01 16:55:59    421s]     None
[12/01 16:55:59    421s] Total-nets :: 97014, Stn-nets :: 1413, ratio :: 1.45649 %
[12/01 16:55:59    421s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1975.5M
[12/01 16:55:59    421s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.113, REAL:0.113, MEM:1933.5M
[12/01 16:55:59    421s] TotalInstCnt at PhyDesignMc Destruction: 95,948
[12/01 16:55:59    421s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3859460.2
[12/01 16:55:59    421s] *** DrvOpt #1 [finish] : cpu/real = 0:00:11.4/0:00:11.4 (1.0), totSession cpu/real = 0:07:01.5/0:31:28.8 (0.2), mem = 1933.5M
[12/01 16:55:59    421s] 
[12/01 16:55:59    421s] =============================================================================================
[12/01 16:55:59    421s]  Step TAT Report for DrvOpt #1                                                  20.15-s105_1
[12/01 16:55:59    421s] =============================================================================================
[12/01 16:55:59    421s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/01 16:55:59    421s] ---------------------------------------------------------------------------------------------
[12/01 16:55:59    421s] [ SlackTraversorInit     ]      1   0:00:00.2  (   2.0 % )     0:00:00.2 /  0:00:00.2    1.0
[12/01 16:55:59    421s] [ LibAnalyzerInit        ]      1   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.0
[12/01 16:55:59    421s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 16:55:59    421s] [ PlacerInterfaceInit    ]      1   0:00:00.5  (   3.9 % )     0:00:00.5 /  0:00:00.4    1.0
[12/01 16:55:59    421s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   1.2 % )     0:00:00.2 /  0:00:00.2    1.0
[12/01 16:55:59    421s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 16:55:59    421s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:07.9 /  0:00:07.8    1.0
[12/01 16:55:59    421s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 16:55:59    421s] [ OptEval                ]      1   0:00:01.2  (  10.1 % )     0:00:01.2 /  0:00:01.2    1.0
[12/01 16:55:59    421s] [ OptCommit              ]      1   0:00:00.6  (   4.9 % )     0:00:00.6 /  0:00:00.6    1.0
[12/01 16:55:59    421s] [ IncrTimingUpdate       ]      1   0:00:01.0  (   8.7 % )     0:00:01.0 /  0:00:01.0    1.0
[12/01 16:55:59    421s] [ PostCommitDelayUpdate  ]      1   0:00:00.5  (   4.0 % )     0:00:05.1 /  0:00:05.1    1.0
[12/01 16:55:59    421s] [ IncrDelayCalc          ]     32   0:00:04.7  (  40.9 % )     0:00:04.7 /  0:00:04.7    1.0
[12/01 16:55:59    421s] [ DrvFindVioNets         ]      3   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.0
[12/01 16:55:59    421s] [ MISC                   ]          0:00:02.7  (  23.3 % )     0:00:02.7 /  0:00:02.7    1.0
[12/01 16:55:59    421s] ---------------------------------------------------------------------------------------------
[12/01 16:55:59    421s]  DrvOpt #1 TOTAL                    0:00:11.4  ( 100.0 % )     0:00:11.4 /  0:00:11.4    1.0
[12/01 16:55:59    421s] ---------------------------------------------------------------------------------------------
[12/01 16:55:59    421s] 
[12/01 16:55:59    421s] GigaOpt HFN: restore maxLocalDensity to 0.98
[12/01 16:55:59    421s] End: GigaOpt high fanout net optimization
[12/01 16:55:59    421s] Begin: GigaOpt DRV Optimization
[12/01 16:55:59    421s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 1 -largeScaleFixing -maxIter 2 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[12/01 16:55:59    421s] *** DrvOpt #2 [begin] : totSession cpu/real = 0:07:01.5/0:31:28.8 (0.2), mem = 1933.5M
[12/01 16:55:59    421s] Info: 1 clock net  excluded from IPO operation.
[12/01 16:55:59    421s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3859460.3
[12/01 16:55:59    421s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/01 16:55:59    421s] ### Creating PhyDesignMc. totSessionCpu=0:07:02 mem=1933.5M
[12/01 16:55:59    421s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/01 16:55:59    421s] OPERPROF: Starting DPlace-Init at level 1, MEM:1933.5M
[12/01 16:55:59    421s] z: 2, totalTracks: 1
[12/01 16:55:59    421s] z: 4, totalTracks: 1
[12/01 16:55:59    421s] z: 6, totalTracks: 1
[12/01 16:55:59    421s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/01 16:55:59    421s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1933.5M
[12/01 16:55:59    421s] OPERPROF:     Starting CMU at level 3, MEM:1933.5M
[12/01 16:55:59    421s] OPERPROF:     Finished CMU at level 3, CPU:0.004, REAL:0.004, MEM:1933.5M
[12/01 16:55:59    421s] 
[12/01 16:55:59    421s] Bad Lib Cell Checking (CMU) is done! (0)
[12/01 16:55:59    421s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.039, REAL:0.038, MEM:1933.5M
[12/01 16:55:59    421s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1933.5M
[12/01 16:55:59    421s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1933.5M
[12/01 16:55:59    421s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1933.5MB).
[12/01 16:55:59    421s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.091, REAL:0.091, MEM:1933.5M
[12/01 16:56:00    422s] TotalInstCnt at PhyDesignMc Initialization: 95,948
[12/01 16:56:00    422s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:02 mem=1933.5M
[12/01 16:56:00    422s] ### Creating RouteCongInterface, started
[12/01 16:56:00    422s] 
[12/01 16:56:00    422s] #optDebug:  {2, 1.000, 0.8500} {3, 0.784, 0.8500} {4, 0.567, 0.8500} {5, 0.135, 0.4353} {6, 0.135, 0.4353} 
[12/01 16:56:00    422s] 
[12/01 16:56:00    422s] #optDebug: {0, 1.000}
[12/01 16:56:00    422s] ### Creating RouteCongInterface, finished
[12/01 16:56:00    422s] {MG  {5 0 7.6 0.186456} }
[12/01 16:56:02    424s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1952.6M
[12/01 16:56:02    424s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.001, REAL:0.001, MEM:1952.6M
[12/01 16:56:02    424s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/01 16:56:02    424s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/01 16:56:02    424s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/01 16:56:02    424s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/01 16:56:02    424s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/01 16:56:03    425s] Info: violation cost 165450.953125 (cap = 274.986816, tran = 165176.015625, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/01 16:56:03    425s] |  7869| 48452|   -18.48|   234|   234|    -1.61|     0|     0|     0|     0|   -27.32|-41629.84|       0|       0|       0| 70.98%|          |         |
[12/01 16:56:28    450s] Info: violation cost 0.793431 (cap = 0.000000, tran = 0.793431, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/01 16:56:28    450s] |     1|     3|    -0.34|     0|     0|     0.00|     0|     0|     0|     0|   -10.01|-14152.60|    2701|    3500|      67| 74.35%| 0:00:25.0|  2045.8M|
[12/01 16:56:28    450s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/01 16:56:28    450s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|   -10.01|-14152.60|       1|       0|       0| 74.35%| 0:00:00.0|  2045.8M|
[12/01 16:56:28    450s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/01 16:56:28    450s] Bottom Preferred Layer:
[12/01 16:56:28    450s]     None
[12/01 16:56:28    450s] Via Pillar Rule:
[12/01 16:56:28    450s]     None
[12/01 16:56:28    450s] 
[12/01 16:56:28    450s] *** Finish DRV Fixing (cpu=0:00:26.5 real=0:00:26.0 mem=2045.8M) ***
[12/01 16:56:28    450s] 
[12/01 16:56:28    450s] Total-nets :: 103216, Stn-nets :: 2571, ratio :: 2.49089 %
[12/01 16:56:28    450s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2026.7M
[12/01 16:56:29    450s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.108, REAL:0.109, MEM:1973.7M
[12/01 16:56:29    450s] TotalInstCnt at PhyDesignMc Destruction: 102,150
[12/01 16:56:29    450s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3859460.3
[12/01 16:56:29    450s] *** DrvOpt #2 [finish] : cpu/real = 0:00:29.5/0:00:29.6 (1.0), totSession cpu/real = 0:07:31.0/0:31:58.3 (0.2), mem = 1973.7M
[12/01 16:56:29    450s] 
[12/01 16:56:29    450s] =============================================================================================
[12/01 16:56:29    450s]  Step TAT Report for DrvOpt #2                                                  20.15-s105_1
[12/01 16:56:29    450s] =============================================================================================
[12/01 16:56:29    450s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/01 16:56:29    450s] ---------------------------------------------------------------------------------------------
[12/01 16:56:29    450s] [ SlackTraversorInit     ]      1   0:00:00.2  (   0.8 % )     0:00:00.2 /  0:00:00.2    1.0
[12/01 16:56:29    450s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 16:56:29    450s] [ PlacerInterfaceInit    ]      1   0:00:00.5  (   1.6 % )     0:00:00.5 /  0:00:00.5    1.0
[12/01 16:56:29    450s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.0
[12/01 16:56:29    450s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 16:56:29    450s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.0 % )     0:00:25.4 /  0:00:25.3    1.0
[12/01 16:56:29    450s] [ OptGetWeight           ]      8   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 16:56:29    450s] [ OptEval                ]      8   0:00:04.0  (  13.6 % )     0:00:04.0 /  0:00:04.0    1.0
[12/01 16:56:29    450s] [ OptCommit              ]      8   0:00:01.0  (   3.4 % )     0:00:01.0 /  0:00:01.0    1.0
[12/01 16:56:29    450s] [ IncrTimingUpdate       ]      8   0:00:04.1  (  13.9 % )     0:00:04.1 /  0:00:04.1    1.0
[12/01 16:56:29    450s] [ PostCommitDelayUpdate  ]      8   0:00:01.4  (   4.7 % )     0:00:16.2 /  0:00:16.2    1.0
[12/01 16:56:29    450s] [ IncrDelayCalc          ]    137   0:00:14.8  (  50.2 % )     0:00:14.8 /  0:00:14.8    1.0
[12/01 16:56:29    450s] [ DrvFindVioNets         ]      3   0:00:00.6  (   2.1 % )     0:00:00.6 /  0:00:00.6    1.0
[12/01 16:56:29    450s] [ DrvComputeSummary      ]      3   0:00:00.2  (   0.6 % )     0:00:00.2 /  0:00:00.2    1.0
[12/01 16:56:29    450s] [ MISC                   ]          0:00:02.6  (   8.8 % )     0:00:02.6 /  0:00:02.6    1.0
[12/01 16:56:29    450s] ---------------------------------------------------------------------------------------------
[12/01 16:56:29    450s]  DrvOpt #2 TOTAL                    0:00:29.6  ( 100.0 % )     0:00:29.6 /  0:00:29.5    1.0
[12/01 16:56:29    450s] ---------------------------------------------------------------------------------------------
[12/01 16:56:29    450s] 
[12/01 16:56:29    450s] End: GigaOpt DRV Optimization
[12/01 16:56:29    450s] GigaOpt DRV: restore maxLocalDensity to 0.98
[12/01 16:56:29    450s] **optDesign ... cpu = 0:01:01, real = 0:01:02, mem = 1814.0M, totSessionCpu=0:07:31 **
[12/01 16:56:29    451s] 
[12/01 16:56:29    451s] Active setup views:
[12/01 16:56:29    451s]  wc
[12/01 16:56:29    451s]   Dominating endpoints: 0
[12/01 16:56:29    451s]   Dominating TNS: -0.000
[12/01 16:56:29    451s] 
[12/01 16:56:29    451s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/01 16:56:29    451s] Deleting Lib Analyzer.
[12/01 16:56:29    451s] Begin: GigaOpt Global Optimization
[12/01 16:56:29    451s] *info: use new DP (enabled)
[12/01 16:56:29    451s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[12/01 16:56:29    451s] Info: 1 clock net  excluded from IPO operation.
[12/01 16:56:29    451s] *** GlobalOpt #1 [begin] : totSession cpu/real = 0:07:31.5/0:31:58.9 (0.2), mem = 1973.7M
[12/01 16:56:29    451s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3859460.4
[12/01 16:56:29    451s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/01 16:56:29    451s] ### Creating PhyDesignMc. totSessionCpu=0:07:32 mem=1973.7M
[12/01 16:56:29    451s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/01 16:56:29    451s] OPERPROF: Starting DPlace-Init at level 1, MEM:1973.7M
[12/01 16:56:29    451s] z: 2, totalTracks: 1
[12/01 16:56:29    451s] z: 4, totalTracks: 1
[12/01 16:56:29    451s] z: 6, totalTracks: 1
[12/01 16:56:29    451s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/01 16:56:29    451s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1973.7M
[12/01 16:56:29    451s] OPERPROF:     Starting CMU at level 3, MEM:1973.7M
[12/01 16:56:29    451s] OPERPROF:     Finished CMU at level 3, CPU:0.005, REAL:0.004, MEM:1973.7M
[12/01 16:56:29    451s] 
[12/01 16:56:29    451s] Bad Lib Cell Checking (CMU) is done! (0)
[12/01 16:56:29    451s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.041, REAL:0.041, MEM:1973.7M
[12/01 16:56:29    451s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1973.7M
[12/01 16:56:29    451s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1973.7M
[12/01 16:56:29    451s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1973.7MB).
[12/01 16:56:29    451s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.098, REAL:0.098, MEM:1973.7M
[12/01 16:56:30    452s] TotalInstCnt at PhyDesignMc Initialization: 102,150
[12/01 16:56:30    452s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:32 mem=1973.7M
[12/01 16:56:30    452s] ### Creating RouteCongInterface, started
[12/01 16:56:30    452s] 
[12/01 16:56:30    452s] Creating Lib Analyzer ...
[12/01 16:56:30    452s] Total number of usable buffers from Lib Analyzer: 1 ( BUFX1)
[12/01 16:56:30    452s] Total number of usable inverters from Lib Analyzer: 6 ( INVX2 INVX1 INVX4 INVX8 INVX16 INVX32)
[12/01 16:56:30    452s] Total number of usable delay cells from Lib Analyzer: 0 ()
[12/01 16:56:30    452s] 
[12/01 16:56:30    452s] {RT wc 0 6 6 {5 0} 1}
[12/01 16:56:30    452s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:07:32 mem=1973.7M
[12/01 16:56:30    452s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:07:32 mem=1973.7M
[12/01 16:56:30    452s] Creating Lib Analyzer, finished. 
[12/01 16:56:30    452s] 
[12/01 16:56:30    452s] #optDebug:  {2, 1.000, 0.8500} {3, 0.784, 0.8500} {4, 0.567, 0.8500} {5, 0.135, 0.5441} {6, 0.135, 0.5441} 
[12/01 16:56:30    452s] 
[12/01 16:56:30    452s] #optDebug: {0, 1.000}
[12/01 16:56:30    452s] ### Creating RouteCongInterface, finished
[12/01 16:56:30    452s] {MG  {5 0 7.6 0.186456} }
[12/01 16:56:32    453s] *info: 1 clock net excluded
[12/01 16:56:32    453s] *info: 653 no-driver nets excluded.
[12/01 16:56:32    454s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1992.8M
[12/01 16:56:32    454s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1992.8M
[12/01 16:56:32    454s] ** GigaOpt Global Opt WNS Slack -10.007  TNS Slack -14152.603 
[12/01 16:56:32    454s] +--------+----------+---------+------------+--------+----------+---------+-------------------------------+
[12/01 16:56:32    454s] |  WNS   |   TNS    | Density |    Real    |  Mem   |Worst View|Pathgroup|           End Point           |
[12/01 16:56:32    454s] +--------+----------+---------+------------+--------+----------+---------+-------------------------------+
[12/01 16:56:32    454s] | -10.007|-14152.603|   74.35%|   0:00:00.0| 1992.8M|        wc|  default| B2/ram_reg[79]/D              |
[12/01 16:57:08    489s] |  -4.358| -5737.442|   74.86%|   0:00:36.0| 2224.8M|        wc|  default| B0/ram_reg[183]/D             |
[12/01 16:57:20    501s] |  -4.339| -5548.430|   75.25%|   0:00:12.0| 2262.3M|        wc|  default| B1/ram_reg[335]/D             |
[12/01 16:57:22    504s] |  -4.339| -5548.430|   75.25%|   0:00:02.0| 2287.3M|        wc|  default| B1/ram_reg[335]/D             |
[12/01 16:57:31    513s] |  -4.246| -5126.938|   75.57%|   0:00:09.0| 2287.3M|        wc|  default| B1/ram_reg[335]/D             |
[12/01 16:58:02    544s] |  -3.941| -4621.348|   76.22%|   0:00:31.0| 2306.4M|        wc|  default| B0/ram_reg[63]/D              |
[12/01 16:58:09    551s] |  -3.823| -4538.444|   76.40%|   0:00:07.0| 2306.4M|        wc|  default| B0/ram_reg[183]/D             |
[12/01 16:58:11    552s] |  -3.823| -4538.444|   76.40%|   0:00:02.0| 2306.4M|        wc|  default| B0/ram_reg[183]/D             |
[12/01 16:58:15    557s] |  -3.696| -4397.680|   76.52%|   0:00:04.0| 2306.4M|        wc|  default| B0/ram_reg[63]/D              |
[12/01 16:58:37    578s] |  -3.522| -4167.746|   76.81%|   0:00:22.0| 2325.4M|        wc|  default| B0/ram_reg[63]/D              |
[12/01 16:58:42    583s] |  -3.428| -3906.356|   76.93%|   0:00:05.0| 2325.4M|        wc|  default| B1/ram_reg[295]/D             |
[12/01 16:58:43    585s] |  -3.428| -3906.356|   76.93%|   0:00:01.0| 2325.4M|        wc|  default| B1/ram_reg[295]/D             |
[12/01 16:58:47    588s] |  -3.384| -3747.532|   77.00%|   0:00:04.0| 2325.4M|        wc|  default| B0/ram_reg[63]/D              |
[12/01 16:59:05    606s] |  -3.326| -3754.709|   77.15%|   0:00:18.0| 2325.4M|        wc|  default| B1/ram_reg[295]/D             |
[12/01 16:59:09    610s] |  -3.325| -3681.215|   77.25%|   0:00:04.0| 2325.4M|        wc|  default| B0/ram_reg[63]/D              |
[12/01 16:59:10    612s] |  -3.325| -3681.215|   77.25%|   0:00:01.0| 2325.4M|        wc|  default| B0/ram_reg[63]/D              |
[12/01 16:59:13    615s] |  -3.325| -3600.240|   77.32%|   0:00:03.0| 2325.4M|        wc|  default| B0/ram_reg[63]/D              |
[12/01 16:59:29    630s] |  -3.304| -3637.771|   77.41%|   0:00:16.0| 2325.4M|        wc|  default| B1/ram_reg[295]/D             |
[12/01 16:59:32    634s] |  -3.285| -3581.502|   77.50%|   0:00:03.0| 2325.4M|        wc|  default| B1/ram_reg[303]/D             |
[12/01 16:59:34    635s] |  -3.285| -3581.502|   77.50%|   0:00:02.0| 2325.4M|        wc|  default| B1/ram_reg[303]/D             |
[12/01 16:59:36    638s] |  -3.287| -3541.596|   77.56%|   0:00:02.0| 2325.4M|        wc|  default| B1/ram_reg[303]/D             |
[12/01 16:59:49    650s] |  -3.214| -3557.932|   77.63%|   0:00:13.0| 2325.4M|        wc|  default| B0/ram_reg[175]/D             |
[12/01 16:59:52    653s] |  -3.165| -3518.717|   77.68%|   0:00:03.0| 2325.4M|        wc|  default| B0/ram_reg[319]/D             |
[12/01 16:59:53    655s] |  -3.165| -3518.717|   77.68%|   0:00:01.0| 2325.4M|        wc|  default| B0/ram_reg[319]/D             |
[12/01 16:59:56    657s] |  -3.165| -3476.905|   77.72%|   0:00:03.0| 2325.4M|        wc|  default| B0/ram_reg[319]/D             |
[12/01 17:00:15    676s] |  -3.162| -3491.792|   77.76%|   0:00:19.0| 2325.4M|        wc|  default| B0/ram_reg[175]/D             |
[12/01 17:00:15    676s] +--------+----------+---------+------------+--------+----------+---------+-------------------------------+
[12/01 17:00:15    676s] 
[12/01 17:00:15    676s] *** Finish pre-CTS Global Setup Fixing (cpu=0:03:42 real=0:03:43 mem=2325.4M) ***
[12/01 17:00:15    676s] 
[12/01 17:00:15    676s] *** Finish pre-CTS Setup Fixing (cpu=0:03:42 real=0:03:43 mem=2325.4M) ***
[12/01 17:00:15    676s] Bottom Preferred Layer:
[12/01 17:00:15    676s]     None
[12/01 17:00:15    676s] Via Pillar Rule:
[12/01 17:00:15    676s]     None
[12/01 17:00:15    676s] ** GigaOpt Global Opt End WNS Slack -3.162  TNS Slack -3491.792 
[12/01 17:00:15    676s] Total-nets :: 107442, Stn-nets :: 5440, ratio :: 5.0632 %
[12/01 17:00:15    676s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2306.4M
[12/01 17:00:15    676s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.126, REAL:0.126, MEM:2122.4M
[12/01 17:00:15    676s] TotalInstCnt at PhyDesignMc Destruction: 106,376
[12/01 17:00:15    676s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3859460.4
[12/01 17:00:15    676s] *** GlobalOpt #1 [finish] : cpu/real = 0:03:45.2/0:03:45.8 (1.0), totSession cpu/real = 0:11:16.7/0:35:44.7 (0.3), mem = 2122.4M
[12/01 17:00:15    676s] 
[12/01 17:00:15    676s] =============================================================================================
[12/01 17:00:15    676s]  Step TAT Report for GlobalOpt #1                                               20.15-s105_1
[12/01 17:00:15    676s] =============================================================================================
[12/01 17:00:15    676s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/01 17:00:15    676s] ---------------------------------------------------------------------------------------------
[12/01 17:00:15    676s] [ SlackTraversorInit     ]      1   0:00:00.2  (   0.1 % )     0:00:00.2 /  0:00:00.3    1.0
[12/01 17:00:15    676s] [ LibAnalyzerInit        ]      1   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.0
[12/01 17:00:15    676s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 17:00:15    676s] [ PlacerInterfaceInit    ]      1   0:00:00.5  (   0.2 % )     0:00:00.5 /  0:00:00.5    1.0
[12/01 17:00:15    676s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.1 % )     0:00:00.2 /  0:00:00.2    1.0
[12/01 17:00:15    676s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 17:00:15    676s] [ TransformInit          ]      1   0:00:01.9  (   0.8 % )     0:00:01.9 /  0:00:01.9    1.0
[12/01 17:00:15    676s] [ OptSingleIteration     ]     25   0:00:00.7  (   0.3 % )     0:03:42.0 /  0:03:41.5    1.0
[12/01 17:00:15    676s] [ OptGetWeight           ]     25   0:00:11.0  (   4.9 % )     0:00:11.0 /  0:00:10.9    1.0
[12/01 17:00:15    676s] [ OptEval                ]     25   0:02:08.4  (  56.9 % )     0:02:08.4 /  0:02:08.2    1.0
[12/01 17:00:15    676s] [ OptCommit              ]     25   0:00:04.4  (   1.9 % )     0:00:04.4 /  0:00:04.3    1.0
[12/01 17:00:15    676s] [ IncrTimingUpdate       ]     19   0:00:11.0  (   4.9 % )     0:00:11.0 /  0:00:10.9    1.0
[12/01 17:00:15    676s] [ PostCommitDelayUpdate  ]     25   0:00:02.3  (   1.0 % )     0:00:22.8 /  0:00:22.8    1.0
[12/01 17:00:15    676s] [ IncrDelayCalc          ]    302   0:00:20.5  (   9.1 % )     0:00:20.5 /  0:00:20.6    1.0
[12/01 17:00:15    676s] [ SetupOptGetWorkingSet  ]     25   0:00:13.5  (   6.0 % )     0:00:13.5 /  0:00:13.5    1.0
[12/01 17:00:15    676s] [ SetupOptGetActiveNode  ]     25   0:00:07.4  (   3.3 % )     0:00:07.4 /  0:00:07.4    1.0
[12/01 17:00:15    676s] [ SetupOptSlackGraph     ]     25   0:00:22.8  (  10.1 % )     0:00:22.8 /  0:00:22.8    1.0
[12/01 17:00:15    676s] [ MISC                   ]          0:00:00.9  (   0.4 % )     0:00:00.9 /  0:00:00.9    1.0
[12/01 17:00:15    676s] ---------------------------------------------------------------------------------------------
[12/01 17:00:15    676s]  GlobalOpt #1 TOTAL                 0:03:45.8  ( 100.0 % )     0:03:45.8 /  0:03:45.2    1.0
[12/01 17:00:15    676s] ---------------------------------------------------------------------------------------------
[12/01 17:00:15    676s] 
[12/01 17:00:15    676s] End: GigaOpt Global Optimization
[12/01 17:00:15    676s] *** Timing NOT met, worst failing slack is -3.162
[12/01 17:00:15    676s] *** Check timing (0:00:00.0)
[12/01 17:00:15    676s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/01 17:00:15    676s] Deleting Lib Analyzer.
[12/01 17:00:15    676s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[12/01 17:00:15    676s] Info: 1 clock net  excluded from IPO operation.
[12/01 17:00:15    676s] ### Creating LA Mngr. totSessionCpu=0:11:17 mem=2122.4M
[12/01 17:00:15    676s] ### Creating LA Mngr, finished. totSessionCpu=0:11:17 mem=2122.4M
[12/01 17:00:15    676s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[12/01 17:00:15    676s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/01 17:00:15    676s] ### Creating PhyDesignMc. totSessionCpu=0:11:17 mem=2141.4M
[12/01 17:00:15    676s] OPERPROF: Starting DPlace-Init at level 1, MEM:2141.4M
[12/01 17:00:15    676s] z: 2, totalTracks: 1
[12/01 17:00:15    676s] z: 4, totalTracks: 1
[12/01 17:00:15    676s] z: 6, totalTracks: 1
[12/01 17:00:15    676s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/01 17:00:15    677s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2141.4M
[12/01 17:00:15    677s] OPERPROF:     Starting CMU at level 3, MEM:2141.4M
[12/01 17:00:15    677s] OPERPROF:     Finished CMU at level 3, CPU:0.004, REAL:0.005, MEM:2141.4M
[12/01 17:00:15    677s] 
[12/01 17:00:15    677s] Bad Lib Cell Checking (CMU) is done! (0)
[12/01 17:00:15    677s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.045, REAL:0.045, MEM:2141.4M
[12/01 17:00:15    677s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2141.4M
[12/01 17:00:15    677s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2141.4M
[12/01 17:00:15    677s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2141.4MB).
[12/01 17:00:15    677s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.107, REAL:0.107, MEM:2141.4M
[12/01 17:00:16    677s] TotalInstCnt at PhyDesignMc Initialization: 106,376
[12/01 17:00:16    677s] ### Creating PhyDesignMc, finished. totSessionCpu=0:11:18 mem=2141.4M
[12/01 17:00:16    677s] Begin: Area Reclaim Optimization
[12/01 17:00:16    677s] *** AreaOpt #1 [begin] : totSession cpu/real = 0:11:17.5/0:35:45.4 (0.3), mem = 2141.4M
[12/01 17:00:16    677s] 
[12/01 17:00:16    677s] Creating Lib Analyzer ...
[12/01 17:00:16    677s] Total number of usable buffers from Lib Analyzer: 1 ( BUFX1)
[12/01 17:00:16    677s] Total number of usable inverters from Lib Analyzer: 6 ( INVX2 INVX1 INVX4 INVX8 INVX16 INVX32)
[12/01 17:00:16    677s] Total number of usable delay cells from Lib Analyzer: 0 ()
[12/01 17:00:16    677s] 
[12/01 17:00:16    677s] {RT wc 0 6 6 {5 0} 1}
[12/01 17:00:16    677s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:11:18 mem=2143.4M
[12/01 17:00:16    677s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:11:18 mem=2143.4M
[12/01 17:00:16    677s] Creating Lib Analyzer, finished. 
[12/01 17:00:16    677s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3859460.5
[12/01 17:00:16    677s] ### Creating RouteCongInterface, started
[12/01 17:00:16    677s] 
[12/01 17:00:16    677s] #optDebug:  {2, 1.000, 0.8500} {3, 0.784, 0.8500} {4, 0.567, 0.8500} {5, 0.135, 0.5441} {6, 0.135, 0.5441} 
[12/01 17:00:16    677s] 
[12/01 17:00:16    677s] #optDebug: {0, 1.000}
[12/01 17:00:16    677s] ### Creating RouteCongInterface, finished
[12/01 17:00:16    677s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2143.4M
[12/01 17:00:16    677s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.001, REAL:0.001, MEM:2143.4M
[12/01 17:00:16    678s] Reclaim Optimization WNS Slack -3.162  TNS Slack -3491.792 Density 77.76
[12/01 17:00:16    678s] +---------+---------+--------+---------+------------+--------+
[12/01 17:00:16    678s] | Density | Commits |  WNS   |   TNS   |    Real    |  Mem   |
[12/01 17:00:16    678s] +---------+---------+--------+---------+------------+--------+
[12/01 17:00:16    678s] |   77.76%|        -|  -3.162|-3491.792|   0:00:00.0| 2143.4M|
[12/01 17:00:20    682s] |   77.76%|        0|  -3.162|-3491.792|   0:00:04.0| 2162.5M|
[12/01 17:00:20    682s] #optDebug: <stH: 3.9200 MiSeL: 160.1280>
[12/01 17:00:21    682s] |   77.76%|        0|  -3.162|-3491.792|   0:00:01.0| 2162.5M|
[12/01 17:00:25    686s] |   77.64%|      178|  -3.162|-3491.279|   0:00:04.0| 2186.1M|
[12/01 17:00:33    694s] |   77.46%|      655|  -3.161|-3491.376|   0:00:08.0| 2186.1M|
[12/01 17:00:34    695s] |   77.45%|       19|  -3.161|-3491.326|   0:00:01.0| 2186.1M|
[12/01 17:00:35    696s] |   77.45%|        0|  -3.161|-3491.326|   0:00:01.0| 2186.1M|
[12/01 17:00:35    696s] #optDebug: <stH: 3.9200 MiSeL: 160.1280>
[12/01 17:00:35    696s] |   77.45%|        0|  -3.161|-3491.326|   0:00:00.0| 2186.1M|
[12/01 17:00:35    696s] +---------+---------+--------+---------+------------+--------+
[12/01 17:00:35    696s] Reclaim Optimization End WNS Slack -3.160  TNS Slack -3491.326 Density 77.45
[12/01 17:00:35    696s] 
[12/01 17:00:35    696s] ** Summary: Restruct = 0 Buffer Deletion = 78 Declone = 143 Resize = 541 **
[12/01 17:00:35    696s] --------------------------------------------------------------
[12/01 17:00:35    696s] |                                   | Total     | Sequential |
[12/01 17:00:35    696s] --------------------------------------------------------------
[12/01 17:00:35    696s] | Num insts resized                 |     530  |       0    |
[12/01 17:00:35    696s] | Num insts undone                  |     131  |       0    |
[12/01 17:00:35    696s] | Num insts Downsized               |     530  |       0    |
[12/01 17:00:35    696s] | Num insts Samesized               |       0  |       0    |
[12/01 17:00:35    696s] | Num insts Upsized                 |       0  |       0    |
[12/01 17:00:35    696s] | Num multiple commits+uncommits    |      15  |       -    |
[12/01 17:00:35    696s] --------------------------------------------------------------
[12/01 17:00:35    696s] Bottom Preferred Layer:
[12/01 17:00:35    696s]     None
[12/01 17:00:35    696s] Via Pillar Rule:
[12/01 17:00:35    696s]     None
[12/01 17:00:35    696s] End: Core Area Reclaim Optimization (cpu = 0:00:19.1) (real = 0:00:19.0) **
[12/01 17:00:35    696s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3859460.5
[12/01 17:00:35    696s] *** AreaOpt #1 [finish] : cpu/real = 0:00:19.1/0:00:19.2 (1.0), totSession cpu/real = 0:11:36.6/0:36:04.6 (0.3), mem = 2186.1M
[12/01 17:00:35    696s] 
[12/01 17:00:35    696s] =============================================================================================
[12/01 17:00:35    696s]  Step TAT Report for AreaOpt #1                                                 20.15-s105_1
[12/01 17:00:35    696s] =============================================================================================
[12/01 17:00:35    696s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/01 17:00:35    696s] ---------------------------------------------------------------------------------------------
[12/01 17:00:35    696s] [ SlackTraversorInit     ]      1   0:00:00.3  (   1.4 % )     0:00:00.3 /  0:00:00.3    1.0
[12/01 17:00:35    696s] [ LibAnalyzerInit        ]      1   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.0
[12/01 17:00:35    696s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 17:00:35    696s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    1.0
[12/01 17:00:35    696s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 17:00:35    696s] [ OptSingleIteration     ]      7   0:00:00.3  (   1.8 % )     0:00:17.3 /  0:00:17.3    1.0
[12/01 17:00:35    696s] [ OptGetWeight           ]    289   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 17:00:35    696s] [ OptEval                ]    289   0:00:09.4  (  49.1 % )     0:00:09.4 /  0:00:09.3    1.0
[12/01 17:00:35    696s] [ OptCommit              ]    289   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.1
[12/01 17:00:35    696s] [ IncrTimingUpdate       ]     77   0:00:03.3  (  17.3 % )     0:00:03.3 /  0:00:03.3    1.0
[12/01 17:00:35    696s] [ PostCommitDelayUpdate  ]    308   0:00:00.4  (   2.0 % )     0:00:04.1 /  0:00:04.1    1.0
[12/01 17:00:35    696s] [ IncrDelayCalc          ]    367   0:00:03.7  (  19.5 % )     0:00:03.7 /  0:00:03.8    1.0
[12/01 17:00:35    696s] [ MISC                   ]          0:00:01.4  (   7.4 % )     0:00:01.4 /  0:00:01.4    1.0
[12/01 17:00:35    696s] ---------------------------------------------------------------------------------------------
[12/01 17:00:35    696s]  AreaOpt #1 TOTAL                   0:00:19.2  ( 100.0 % )     0:00:19.2 /  0:00:19.1    1.0
[12/01 17:00:35    696s] ---------------------------------------------------------------------------------------------
[12/01 17:00:35    696s] 
[12/01 17:00:35    696s] Executing incremental physical updates
[12/01 17:00:35    696s] Executing incremental physical updates
[12/01 17:00:35    696s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2167.0M
[12/01 17:00:35    696s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.120, REAL:0.121, MEM:2125.0M
[12/01 17:00:35    696s] TotalInstCnt at PhyDesignMc Destruction: 106,155
[12/01 17:00:35    696s] End: Area Reclaim Optimization (cpu=0:00:19, real=0:00:19, mem=2125.04M, totSessionCpu=0:11:37).
[12/01 17:00:36    697s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2125.0M
[12/01 17:00:36    697s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.038, REAL:0.037, MEM:2125.0M
[12/01 17:00:36    697s] *** IncrReplace #1 [begin] : totSession cpu/real = 0:11:37.5/0:36:05.4 (0.3), mem = 2125.0M
[12/01 17:00:36    697s] 
[12/01 17:00:36    697s] *** Start incrementalPlace ***
[12/01 17:00:36    697s] User Input Parameters:
[12/01 17:00:36    697s] - Congestion Driven    : On
[12/01 17:00:36    697s] - Timing Driven        : On
[12/01 17:00:36    697s] - Area-Violation Based : On
[12/01 17:00:36    697s] - Start Rollback Level : -5
[12/01 17:00:36    697s] - Legalized            : On
[12/01 17:00:36    697s] - Window Based         : Off
[12/01 17:00:36    697s] - eDen incr mode       : Off
[12/01 17:00:36    697s] - Small incr mode      : Off
[12/01 17:00:36    697s] 
[12/01 17:00:36    697s] no activity file in design. spp won't run.
[12/01 17:00:36    697s] 
[12/01 17:00:36    697s] TimeStamp Deleting Cell Server Begin ...
[12/01 17:00:36    697s] Deleting Lib Analyzer.
[12/01 17:00:36    697s] 
[12/01 17:00:36    697s] TimeStamp Deleting Cell Server End ...
[12/01 17:00:36    697s] Effort level <high> specified for reg2reg path_group
[12/01 17:00:36    698s] No Views given, use default active views for adaptive view pruning
[12/01 17:00:36    698s] SKP will enable view:
[12/01 17:00:36    698s]   wc
[12/01 17:00:36    698s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2125.0M
[12/01 17:00:36    698s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.019, REAL:0.019, MEM:2125.0M
[12/01 17:00:36    698s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2125.0M
[12/01 17:00:36    698s] Starting Early Global Route congestion estimation: mem = 2125.0M
[12/01 17:00:36    698s] (I)       Started Import and model ( Curr Mem: 2125.04 MB )
[12/01 17:00:36    698s] (I)       Started Create place DB ( Curr Mem: 2125.04 MB )
[12/01 17:00:36    698s] (I)       Started Import place data ( Curr Mem: 2125.04 MB )
[12/01 17:00:36    698s] (I)       Started Read instances and placement ( Curr Mem: 2125.04 MB )
[12/01 17:00:37    698s] (I)       Finished Read instances and placement ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2156.92 MB )
[12/01 17:00:37    698s] (I)       Started Read nets ( Curr Mem: 2156.92 MB )
[12/01 17:00:37    698s] (I)       Finished Read nets ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 2190.92 MB )
[12/01 17:00:37    698s] (I)       Finished Import place data ( CPU: 0.21 sec, Real: 0.21 sec, Curr Mem: 2190.92 MB )
[12/01 17:00:37    698s] (I)       Finished Create place DB ( CPU: 0.21 sec, Real: 0.21 sec, Curr Mem: 2190.92 MB )
[12/01 17:00:37    698s] (I)       Started Create route DB ( Curr Mem: 2190.92 MB )
[12/01 17:00:37    698s] (I)       == Non-default Options ==
[12/01 17:00:37    698s] (I)       Maximum routing layer                              : 6
[12/01 17:00:37    698s] (I)       Number of threads                                  : 1
[12/01 17:00:37    698s] (I)       Use non-blocking free Dbs wires                    : false
[12/01 17:00:37    698s] (I)       Method to set GCell size                           : row
[12/01 17:00:37    698s] (I)       Counted 3079 PG shapes. We will not process PG shapes layer by layer.
[12/01 17:00:37    698s] (I)       Started Import route data (1T) ( Curr Mem: 2190.92 MB )
[12/01 17:00:37    698s] (I)       ============== Pin Summary ==============
[12/01 17:00:37    698s] (I)       +-------+--------+---------+------------+
[12/01 17:00:37    698s] (I)       | Layer | # pins | % total |      Group |
[12/01 17:00:37    698s] (I)       +-------+--------+---------+------------+
[12/01 17:00:37    698s] (I)       |     1 | 312585 |   99.97 |        Pin |
[12/01 17:00:37    698s] (I)       |     2 |     86 |    0.03 | Pin access |
[12/01 17:00:37    698s] (I)       |     3 |     11 |    0.00 | Pin access |
[12/01 17:00:37    698s] (I)       |     4 |      1 |    0.00 |      Upper |
[12/01 17:00:37    698s] (I)       |     5 |      1 |    0.00 |      Upper |
[12/01 17:00:37    698s] (I)       |     6 |      0 |    0.00 |      Upper |
[12/01 17:00:37    698s] (I)       +-------+--------+---------+------------+
[12/01 17:00:37    698s] (I)       Use row-based GCell size
[12/01 17:00:37    698s] (I)       Use row-based GCell align
[12/01 17:00:37    698s] (I)       GCell unit size   : 7840
[12/01 17:00:37    698s] (I)       GCell multiplier  : 1
[12/01 17:00:37    698s] (I)       GCell row height  : 7840
[12/01 17:00:37    698s] (I)       Actual row height : 7840
[12/01 17:00:37    698s] (I)       GCell align ref   : 40320 40320
[12/01 17:00:37    698s] [NR-eGR] Track table information for default rule: 
[12/01 17:00:37    698s] [NR-eGR] METAL1 has no routable track
[12/01 17:00:37    698s] [NR-eGR] METAL2 has single uniform track structure
[12/01 17:00:37    698s] [NR-eGR] METAL3 has single uniform track structure
[12/01 17:00:37    698s] [NR-eGR] METAL4 has single uniform track structure
[12/01 17:00:37    698s] [NR-eGR] METAL5 has single uniform track structure
[12/01 17:00:37    698s] [NR-eGR] METAL6 has single uniform track structure
[12/01 17:00:37    698s] (I)       ============== Default via ===============
[12/01 17:00:37    698s] (I)       +---+------------------+-----------------+
[12/01 17:00:37    698s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut |
[12/01 17:00:37    698s] (I)       +---+------------------+-----------------+
[12/01 17:00:37    698s] (I)       | 1 |    4  VIA12_VV   |    4  VIA12_VV  |
[12/01 17:00:37    698s] (I)       | 2 |    5  VIA2       |    5  VIA2      |
[12/01 17:00:37    698s] (I)       | 3 |    8  VIA3       |    8  VIA3      |
[12/01 17:00:37    698s] (I)       | 4 |   11  VIA4       |   11  VIA4      |
[12/01 17:00:37    698s] (I)       | 5 |   14  VIA5       |   14  VIA5      |
[12/01 17:00:37    698s] (I)       +---+------------------+-----------------+
[12/01 17:00:37    698s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 2190.92 MB )
[12/01 17:00:37    698s] (I)       Started Read routing blockages ( Curr Mem: 2190.92 MB )
[12/01 17:00:37    698s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2190.92 MB )
[12/01 17:00:37    698s] (I)       Started Read instance blockages ( Curr Mem: 2190.92 MB )
[12/01 17:00:37    698s] (I)       Finished Read instance blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2190.92 MB )
[12/01 17:00:37    698s] (I)       Started Read PG blockages ( Curr Mem: 2190.92 MB )
[12/01 17:00:37    698s] [NR-eGR] Read 3434 PG shapes
[12/01 17:00:37    698s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2190.92 MB )
[12/01 17:00:37    698s] (I)       Started Read boundary cut boxes ( Curr Mem: 2190.92 MB )
[12/01 17:00:37    698s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2190.92 MB )
[12/01 17:00:37    698s] [NR-eGR] #Routing Blockages  : 0
[12/01 17:00:37    698s] [NR-eGR] #Instance Blockages : 7023
[12/01 17:00:37    698s] [NR-eGR] #PG Blockages       : 3434
[12/01 17:00:37    698s] [NR-eGR] #Halo Blockages     : 0
[12/01 17:00:37    698s] [NR-eGR] #Boundary Blockages : 0
[12/01 17:00:37    698s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2190.92 MB )
[12/01 17:00:37    698s] (I)       Started Read blackboxes ( Curr Mem: 2190.92 MB )
[12/01 17:00:37    698s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/01 17:00:37    698s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2190.92 MB )
[12/01 17:00:37    698s] (I)       Started Read prerouted ( Curr Mem: 2190.92 MB )
[12/01 17:00:37    698s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/01 17:00:37    698s] (I)       Finished Read prerouted ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2190.92 MB )
[12/01 17:00:37    698s] (I)       Started Read unlegalized nets ( Curr Mem: 2190.92 MB )
[12/01 17:00:37    698s] (I)       Finished Read unlegalized nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2190.92 MB )
[12/01 17:00:37    698s] (I)       Started Read nets ( Curr Mem: 2190.92 MB )
[12/01 17:00:37    698s] [NR-eGR] Read numTotalNets=107221  numIgnoredNets=0
[12/01 17:00:37    698s] (I)       Finished Read nets ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2216.28 MB )
[12/01 17:00:37    698s] (I)       Started Set up via pillars ( Curr Mem: 2216.28 MB )
[12/01 17:00:37    698s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2216.28 MB )
[12/01 17:00:37    698s] (I)       early_global_route_priority property id does not exist.
[12/01 17:00:37    698s] (I)       Started Initialize 3D grid graph ( Curr Mem: 2216.28 MB )
[12/01 17:00:37    698s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2216.28 MB )
[12/01 17:00:37    698s] (I)       Model blockages into capacity
[12/01 17:00:37    698s] (I)       Read Num Blocks=10457  Num Prerouted Wires=0  Num CS=0
[12/01 17:00:37    698s] (I)       Started Initialize 3D capacity ( Curr Mem: 2216.28 MB )
[12/01 17:00:37    698s] (I)       Layer 1 (V) : #blockages 8379 : #preroutes 0
[12/01 17:00:37    698s] (I)       Layer 2 (H) : #blockages 1356 : #preroutes 0
[12/01 17:00:37    698s] (I)       Layer 3 (V) : #blockages 702 : #preroutes 0
[12/01 17:00:37    698s] (I)       Layer 4 (H) : #blockages 20 : #preroutes 0
[12/01 17:00:37    698s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[12/01 17:00:37    698s] (I)       Finished Initialize 3D capacity ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2216.28 MB )
[12/01 17:00:37    698s] (I)       -- layer congestion ratio --
[12/01 17:00:37    698s] (I)       Layer 1 : 0.100000
[12/01 17:00:37    698s] (I)       Layer 2 : 0.700000
[12/01 17:00:37    698s] (I)       Layer 3 : 0.700000
[12/01 17:00:37    698s] (I)       Layer 4 : 0.700000
[12/01 17:00:37    698s] (I)       Layer 5 : 0.700000
[12/01 17:00:37    698s] (I)       Layer 6 : 0.700000
[12/01 17:00:37    698s] (I)       ----------------------------
[12/01 17:00:37    698s] (I)       Number of ignored nets                =      0
[12/01 17:00:37    698s] (I)       Number of connected nets              =      0
[12/01 17:00:37    698s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[12/01 17:00:37    698s] (I)       Number of clock nets                  =      1.  Ignored: No
[12/01 17:00:37    698s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/01 17:00:37    698s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/01 17:00:37    698s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/01 17:00:37    698s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/01 17:00:37    698s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/01 17:00:37    698s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/01 17:00:37    698s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/01 17:00:37    698s] (I)       Finished Import route data (1T) ( CPU: 0.12 sec, Real: 0.12 sec, Curr Mem: 2216.28 MB )
[12/01 17:00:37    698s] (I)       Finished Create route DB ( CPU: 0.12 sec, Real: 0.12 sec, Curr Mem: 2216.28 MB )
[12/01 17:00:37    698s] (I)       Started Read aux data ( Curr Mem: 2216.28 MB )
[12/01 17:00:37    698s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2216.28 MB )
[12/01 17:00:37    698s] (I)       Started Others data preparation ( Curr Mem: 2216.28 MB )
[12/01 17:00:37    698s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/01 17:00:37    698s] (I)       Finished Others data preparation ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2216.28 MB )
[12/01 17:00:37    698s] (I)       Started Create route kernel ( Curr Mem: 2216.28 MB )
[12/01 17:00:37    698s] (I)       Ndr track 0 does not exist
[12/01 17:00:37    698s] (I)       ---------------------Grid Graph Info--------------------
[12/01 17:00:37    698s] (I)       Routing area        : (0, 0) - (2738400, 2730560)
[12/01 17:00:37    698s] (I)       Core area           : (40320, 40320) - (2698080, 2690240)
[12/01 17:00:37    698s] (I)       Site width          :  1120  (dbu)
[12/01 17:00:37    698s] (I)       Row height          :  7840  (dbu)
[12/01 17:00:37    698s] (I)       GCell row height    :  7840  (dbu)
[12/01 17:00:37    698s] (I)       GCell width         :  7840  (dbu)
[12/01 17:00:37    698s] (I)       GCell height        :  7840  (dbu)
[12/01 17:00:37    698s] (I)       Grid                :   350   349     6
[12/01 17:00:37    698s] (I)       Layer numbers       :     1     2     3     4     5     6
[12/01 17:00:37    698s] (I)       Vertical capacity   :     0  7840     0  7840     0  7840
[12/01 17:00:37    698s] (I)       Horizontal capacity :     0     0  7840     0  7840     0
[12/01 17:00:37    698s] (I)       Default wire width  :   460   560   560   560   560   880
[12/01 17:00:37    698s] (I)       Default wire space  :   460   560   560   560   560   920
[12/01 17:00:37    698s] (I)       Default wire pitch  :   920  1120  1120  1120  1120  1800
[12/01 17:00:37    698s] (I)       Default pitch size  :   920  1120  1120  1120  1120  2240
[12/01 17:00:37    698s] (I)       First track coord   :     0   560   560   560   560  2800
[12/01 17:00:37    698s] (I)       Num tracks per GCell:  8.52  7.00  7.00  7.00  7.00  3.50
[12/01 17:00:37    698s] (I)       Total num of tracks :     0  2445  2438  2445  2438  1222
[12/01 17:00:37    698s] (I)       Num of masks        :     1     1     1     1     1     1
[12/01 17:00:37    698s] (I)       Num of trim masks   :     0     0     0     0     0     0
[12/01 17:00:37    698s] (I)       --------------------------------------------------------
[12/01 17:00:37    698s] 
[12/01 17:00:37    698s] [NR-eGR] ============ Routing rule table ============
[12/01 17:00:37    698s] [NR-eGR] Rule id: 0  Nets: 106235 
[12/01 17:00:37    698s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/01 17:00:37    698s] (I)       Pitch:  L1=920  L2=1120  L3=1120  L4=1120  L5=1120  L6=2240
[12/01 17:00:37    698s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/01 17:00:37    698s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/01 17:00:37    698s] [NR-eGR] ========================================
[12/01 17:00:37    698s] [NR-eGR] 
[12/01 17:00:37    698s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/01 17:00:37    698s] (I)       blocked tracks on layer2 : = 95303 / 853305 (11.17%)
[12/01 17:00:37    698s] (I)       blocked tracks on layer3 : = 3392 / 853300 (0.40%)
[12/01 17:00:37    698s] (I)       blocked tracks on layer4 : = 17992 / 853305 (2.11%)
[12/01 17:00:37    698s] (I)       blocked tracks on layer5 : = 11104 / 853300 (1.30%)
[12/01 17:00:37    698s] (I)       blocked tracks on layer6 : = 0 / 426478 (0.00%)
[12/01 17:00:37    698s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2216.28 MB )
[12/01 17:00:37    698s] (I)       Finished Import and model ( CPU: 0.34 sec, Real: 0.34 sec, Curr Mem: 2216.28 MB )
[12/01 17:00:37    698s] (I)       Reset routing kernel
[12/01 17:00:37    698s] (I)       Started Global Routing ( Curr Mem: 2216.28 MB )
[12/01 17:00:37    698s] (I)       Started Initialization ( Curr Mem: 2216.28 MB )
[12/01 17:00:37    698s] (I)       totalPins=310711  totalGlobalPin=291489 (93.81%)
[12/01 17:00:37    698s] (I)       Finished Initialization ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2216.28 MB )
[12/01 17:00:37    698s] (I)       Started Net group 1 ( Curr Mem: 2216.28 MB )
[12/01 17:00:37    698s] (I)       Started Generate topology ( Curr Mem: 2216.28 MB )
[12/01 17:00:37    698s] (I)       Finished Generate topology ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2216.28 MB )
[12/01 17:00:37    698s] (I)       total 2D Cap : 3738337 = (1692128 H, 2046209 V)
[12/01 17:00:37    698s] [NR-eGR] Layer group 1: route 106235 net(s) in layer range [2, 6]
[12/01 17:00:37    698s] (I)       
[12/01 17:00:37    698s] (I)       ============  Phase 1a Route ============
[12/01 17:00:37    698s] (I)       Started Phase 1a ( Curr Mem: 2216.28 MB )
[12/01 17:00:37    698s] (I)       Started Pattern routing (1T) ( Curr Mem: 2216.28 MB )
[12/01 17:00:37    698s] (I)       Finished Pattern routing (1T) ( CPU: 0.19 sec, Real: 0.19 sec, Curr Mem: 2260.28 MB )
[12/01 17:00:37    698s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2260.28 MB )
[12/01 17:00:37    698s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/01 17:00:37    698s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2260.28 MB )
[12/01 17:00:37    698s] (I)       Usage: 1110033 = (499073 H, 610960 V) = (29.49% H, 29.86% V) = (1.956e+06um H, 2.395e+06um V)
[12/01 17:00:37    698s] (I)       Started Add via demand to 2D ( Curr Mem: 2260.28 MB )
[12/01 17:00:37    698s] (I)       Finished Add via demand to 2D ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2260.28 MB )
[12/01 17:00:37    698s] (I)       Finished Phase 1a ( CPU: 0.26 sec, Real: 0.26 sec, Curr Mem: 2260.28 MB )
[12/01 17:00:37    698s] (I)       
[12/01 17:00:37    698s] (I)       ============  Phase 1b Route ============
[12/01 17:00:37    698s] (I)       Started Phase 1b ( Curr Mem: 2260.28 MB )
[12/01 17:00:37    698s] (I)       Started Monotonic routing (1T) ( Curr Mem: 2260.28 MB )
[12/01 17:00:37    698s] (I)       Finished Monotonic routing (1T) ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 2260.28 MB )
[12/01 17:00:37    698s] (I)       Usage: 1110601 = (499371 H, 611230 V) = (29.51% H, 29.87% V) = (1.958e+06um H, 2.396e+06um V)
[12/01 17:00:37    698s] (I)       Overflow of layer group 1: 0.21% H + 0.44% V. EstWL: 4.353556e+06um
[12/01 17:00:37    698s] (I)       Congestion metric : 0.21%H 0.44%V, 0.65%HV
[12/01 17:00:37    698s] (I)       Congestion threshold : each 60.00, sum 90.00
[12/01 17:00:37    698s] (I)       Finished Phase 1b ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 2260.28 MB )
[12/01 17:00:37    698s] (I)       
[12/01 17:00:37    698s] (I)       ============  Phase 1c Route ============
[12/01 17:00:37    698s] (I)       Started Phase 1c ( Curr Mem: 2260.28 MB )
[12/01 17:00:37    698s] (I)       Started Two level routing ( Curr Mem: 2260.28 MB )
[12/01 17:00:37    698s] (I)       Level2 Grid: 70 x 70
[12/01 17:00:37    698s] (I)       Started Two Level Routing ( Curr Mem: 2260.28 MB )
[12/01 17:00:37    698s] (I)       Finished Two Level Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2260.28 MB )
[12/01 17:00:37    698s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2260.28 MB )
[12/01 17:00:37    698s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2260.28 MB )
[12/01 17:00:37    698s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2260.28 MB )
[12/01 17:00:37    698s] (I)       Finished Two level routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2260.28 MB )
[12/01 17:00:37    698s] (I)       Usage: 1110601 = (499371 H, 611230 V) = (29.51% H, 29.87% V) = (1.958e+06um H, 2.396e+06um V)
[12/01 17:00:37    698s] (I)       Finished Phase 1c ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2260.28 MB )
[12/01 17:00:37    698s] (I)       
[12/01 17:00:37    698s] (I)       ============  Phase 1d Route ============
[12/01 17:00:37    698s] (I)       Started Phase 1d ( Curr Mem: 2260.28 MB )
[12/01 17:00:37    698s] (I)       Started Detoured routing ( Curr Mem: 2260.28 MB )
[12/01 17:00:37    699s] (I)       Finished Detoured routing ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2260.28 MB )
[12/01 17:00:37    699s] (I)       Usage: 1110723 = (499469 H, 611254 V) = (29.52% H, 29.87% V) = (1.958e+06um H, 2.396e+06um V)
[12/01 17:00:37    699s] (I)       Finished Phase 1d ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2260.28 MB )
[12/01 17:00:37    699s] (I)       
[12/01 17:00:37    699s] (I)       ============  Phase 1e Route ============
[12/01 17:00:37    699s] (I)       Started Phase 1e ( Curr Mem: 2260.28 MB )
[12/01 17:00:37    699s] (I)       Started Route legalization ( Curr Mem: 2260.28 MB )
[12/01 17:00:37    699s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2260.28 MB )
[12/01 17:00:37    699s] (I)       Usage: 1110723 = (499469 H, 611254 V) = (29.52% H, 29.87% V) = (1.958e+06um H, 2.396e+06um V)
[12/01 17:00:37    699s] [NR-eGR] Early Global Route overflow of layer group 1: 0.20% H + 0.40% V. EstWL: 4.354034e+06um
[12/01 17:00:37    699s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2260.28 MB )
[12/01 17:00:37    699s] (I)       
[12/01 17:00:37    699s] (I)       ============  Phase 1l Route ============
[12/01 17:00:37    699s] (I)       Started Phase 1l ( Curr Mem: 2260.28 MB )
[12/01 17:00:37    699s] (I)       Started Layer assignment (1T) ( Curr Mem: 2260.28 MB )
[12/01 17:00:37    699s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2260.28 MB )
[12/01 17:00:38    699s] (I)       Finished Layer assignment (1T) ( CPU: 0.30 sec, Real: 0.30 sec, Curr Mem: 2260.28 MB )
[12/01 17:00:38    699s] (I)       Finished Phase 1l ( CPU: 0.30 sec, Real: 0.30 sec, Curr Mem: 2260.28 MB )
[12/01 17:00:38    699s] (I)       Finished Net group 1 ( CPU: 0.80 sec, Real: 0.80 sec, Curr Mem: 2260.28 MB )
[12/01 17:00:38    699s] (I)       Started Clean cong LA ( Curr Mem: 2260.28 MB )
[12/01 17:00:38    699s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2260.28 MB )
[12/01 17:00:38    699s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[12/01 17:00:38    699s] (I)       Layer  2:     791364    369346      4203       19446      833154    ( 2.28%) 
[12/01 17:00:38    699s] (I)       Layer  3:     848631    323905       497           0      852607    ( 0.00%) 
[12/01 17:00:38    699s] (I)       Layer  4:     832927    325216       733        9632      842968    ( 1.13%) 
[12/01 17:00:38    699s] (I)       Layer  5:     839794    249309      1617        9660      842947    ( 1.13%) 
[12/01 17:00:38    699s] (I)       Layer  6:     425256    121184        41           0      426300    ( 0.00%) 
[12/01 17:00:38    699s] (I)       Total:       3737972   1388960      7091       38738     3797976    ( 1.01%) 
[12/01 17:00:38    699s] (I)       
[12/01 17:00:38    699s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/01 17:00:38    699s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[12/01 17:00:38    699s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[12/01 17:00:38    699s] [NR-eGR]       Layer              (1-4)             (5-8)            (9-12)           (13-16)    OverCon 
[12/01 17:00:38    699s] [NR-eGR] -------------------------------------------------------------------------------------------------
[12/01 17:00:38    699s] [NR-eGR]  METAL1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/01 17:00:38    699s] [NR-eGR]  METAL2  (2)      2348( 1.97%)        94( 0.08%)         5( 0.00%)         2( 0.00%)   ( 2.06%) 
[12/01 17:00:38    699s] [NR-eGR]  METAL3  (3)       387( 0.32%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.32%) 
[12/01 17:00:38    699s] [NR-eGR]  METAL4  (4)       611( 0.51%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.51%) 
[12/01 17:00:38    699s] [NR-eGR]  METAL5  (5)       866( 0.72%)        34( 0.03%)         0( 0.00%)         0( 0.00%)   ( 0.75%) 
[12/01 17:00:38    699s] [NR-eGR]  METAL6  (6)        41( 0.03%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.03%) 
[12/01 17:00:38    699s] [NR-eGR] -------------------------------------------------------------------------------------------------
[12/01 17:00:38    699s] [NR-eGR] Total             4253( 0.70%)       128( 0.02%)         5( 0.00%)         2( 0.00%)   ( 0.73%) 
[12/01 17:00:38    699s] [NR-eGR] 
[12/01 17:00:38    699s] (I)       Finished Global Routing ( CPU: 0.82 sec, Real: 0.83 sec, Curr Mem: 2260.28 MB )
[12/01 17:00:38    699s] (I)       Started Export 3D cong map ( Curr Mem: 2260.28 MB )
[12/01 17:00:38    699s] (I)       total 2D Cap : 3750510 = (1694180 H, 2056330 V)
[12/01 17:00:38    699s] (I)       Started Export 2D cong map ( Curr Mem: 2260.28 MB )
[12/01 17:00:38    699s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.29% H + 0.33% V
[12/01 17:00:38    699s] [NR-eGR] Overflow after Early Global Route 0.41% H + 0.43% V
[12/01 17:00:38    699s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2260.28 MB )
[12/01 17:00:38    699s] (I)       Finished Export 3D cong map ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2260.28 MB )
[12/01 17:00:38    699s] Early Global Route congestion estimation runtime: 1.18 seconds, mem = 2260.3M
[12/01 17:00:38    699s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:1.179, REAL:1.180, MEM:2260.3M
[12/01 17:00:38    699s] OPERPROF: Starting HotSpotCal at level 1, MEM:2260.3M
[12/01 17:00:38    699s] [hotspot] +------------+---------------+---------------+
[12/01 17:00:38    699s] [hotspot] |            |   max hotspot | total hotspot |
[12/01 17:00:38    699s] [hotspot] +------------+---------------+---------------+
[12/01 17:00:38    699s] [hotspot] | normalized |          4.79 |         10.30 |
[12/01 17:00:38    699s] [hotspot] +------------+---------------+---------------+
[12/01 17:00:38    699s] Local HotSpot Analysis: normalized max congestion hotspot area = 4.79, normalized total congestion hotspot area = 10.30 (area is in unit of 4 std-cell row bins)
[12/01 17:00:38    699s] [hotspot] max/total 4.79/10.30, big hotspot (>10) total 0.00
[12/01 17:00:38    699s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[12/01 17:00:38    699s] [hotspot] +-----+-------------------------------------+---------------+
[12/01 17:00:38    699s] [hotspot] | top |            hotspot bbox             | hotspot score |
[12/01 17:00:38    699s] [hotspot] +-----+-------------------------------------+---------------+
[12/01 17:00:38    699s] [hotspot] |  1  |   784.56   533.68   847.28   596.40 |        4.79   |
[12/01 17:00:38    699s] [hotspot] +-----+-------------------------------------+---------------+
[12/01 17:00:38    699s] [hotspot] |  2  |   659.12   502.32   721.84   565.04 |        2.36   |
[12/01 17:00:38    699s] [hotspot] +-----+-------------------------------------+---------------+
[12/01 17:00:38    699s] [hotspot] |  3  |   345.52   251.44   408.24   314.16 |        0.79   |
[12/01 17:00:38    699s] [hotspot] +-----+-------------------------------------+---------------+
[12/01 17:00:38    699s] [hotspot] |  4  |  1192.24   157.36  1254.96   220.08 |        0.52   |
[12/01 17:00:38    699s] [hotspot] +-----+-------------------------------------+---------------+
[12/01 17:00:38    699s] [hotspot] |  5  |   784.56   627.76   847.28   690.48 |        0.52   |
[12/01 17:00:38    699s] [hotspot] +-----+-------------------------------------+---------------+
[12/01 17:00:38    699s] Top 5 hotspots total area: 8.98
[12/01 17:00:38    699s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.012, REAL:0.012, MEM:2260.3M
[12/01 17:00:38    699s] 
[12/01 17:00:38    699s] === incrementalPlace Internal Loop 1 ===
[12/01 17:00:38    699s] clkAW=1 clkAWMode=4 maxIt=1 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[12/01 17:00:38    699s] OPERPROF: Starting IPInitSPData at level 1, MEM:2260.3M
[12/01 17:00:38    699s] z: 2, totalTracks: 1
[12/01 17:00:38    699s] z: 4, totalTracks: 1
[12/01 17:00:38    699s] z: 6, totalTracks: 1
[12/01 17:00:38    699s] #spOpts: N=180 minPadR=1.1 hrOri=1 hrSnap=1 
[12/01 17:00:38    699s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2260.3M
[12/01 17:00:38    699s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.090, REAL:0.090, MEM:2260.3M
[12/01 17:00:38    699s] OPERPROF:   Starting post-place ADS at level 2, MEM:2260.3M
[12/01 17:00:38    699s] ADSU 0.775 -> 0.775. site 802074.000 -> 801805.200. GS 31.360
[12/01 17:00:38    699s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.106, REAL:0.107, MEM:2260.3M
[12/01 17:00:38    699s] OPERPROF:   Starting spMPad at level 2, MEM:2201.3M
[12/01 17:00:38    699s] OPERPROF:     Starting spContextMPad at level 3, MEM:2201.3M
[12/01 17:00:38    699s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:2201.3M
[12/01 17:00:38    699s] OPERPROF:   Finished spMPad at level 2, CPU:0.017, REAL:0.017, MEM:2201.3M
[12/01 17:00:38    699s] OPERPROF:   Starting spSetupSpareRegionBox at level 2, MEM:2201.3M
[12/01 17:00:38    699s] OPERPROF:   Finished spSetupSpareRegionBox at level 2, CPU:0.003, REAL:0.003, MEM:2201.3M
[12/01 17:00:38    699s] OPERPROF:   Starting spInitNetWt at level 2, MEM:2201.3M
[12/01 17:00:38    699s] no activity file in design. spp won't run.
[12/01 17:00:38    699s] [spp] 0
[12/01 17:00:38    699s] [adp] 0:1:1:3
[12/01 17:00:38    699s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.016, REAL:0.016, MEM:2201.3M
[12/01 17:00:38    699s] SP #FI/SF FL/PI 0/0 106155/0
[12/01 17:00:38    699s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.328, REAL:0.328, MEM:2201.3M
[12/01 17:00:38    699s] PP off. flexM 0
[12/01 17:00:38    699s] OPERPROF: Starting CDPad at level 1, MEM:2215.1M
[12/01 17:00:38    699s] 3DP is on.
[12/01 17:00:38    699s] 3DP OF M2 0.045, M4 0.006. Diff 0, Offset 0
[12/01 17:00:38    699s] design sh 0.068.
[12/01 17:00:38    699s] design sh 0.060.
[12/01 17:00:38    699s] 3DP (1, 3) DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[12/01 17:00:38    699s] design sh 0.042.
[12/01 17:00:39    700s] CDPadU 0.992 -> 0.953. R=0.775, N=106155, GS=3.920
[12/01 17:00:39    700s] OPERPROF: Finished CDPad at level 1, CPU:0.565, REAL:0.566, MEM:2259.0M
[12/01 17:00:39    700s] OPERPROF: Starting InitSKP at level 1, MEM:2259.0M
[12/01 17:00:39    700s] no activity file in design. spp won't run.
[12/01 17:00:40    701s] no activity file in design. spp won't run.
[12/01 17:00:46    705s] 
[12/01 17:00:46    705s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/01 17:00:46    705s] TLC MultiMap info (StdDelay):
[12/01 17:00:46    705s]   : bc + bc + 1 + no RcCorner := 19.2ps
[12/01 17:00:46    705s]   : bc + bc + 1 + bc := 22.2ps
[12/01 17:00:46    705s]   : wc + wc + 1 + no RcCorner := 38.7ps
[12/01 17:00:46    705s]   : wc + wc + 1 + wc := 40.9ps
[12/01 17:00:46    705s]  Setting StdDelay to: 40.9ps
[12/01 17:00:46    705s] 
[12/01 17:00:46    705s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/01 17:00:46    705s] *** Finished SKP initialization (cpu=0:00:04.8, real=0:00:07.0)***
[12/01 17:00:46    705s] OPERPROF: Finished InitSKP at level 1, CPU:4.825, REAL:7.342, MEM:2344.5M
[12/01 17:00:46    705s] NP #FI/FS/SF FL/PI: 0/0/0 106155/0
[12/01 17:00:46    705s] no activity file in design. spp won't run.
[12/01 17:00:46    705s] 
[12/01 17:00:46    705s] AB Est...
[12/01 17:00:46    705s] OPERPROF: Starting npPlace at level 1, MEM:2381.7M
[12/01 17:00:46    705s] OPERPROF: Finished npPlace at level 1, CPU:0.226, REAL:0.225, MEM:2564.5M
[12/01 17:00:47    705s] Iteration  5: Skipped, with CDP Off
[12/01 17:00:47    705s] 
[12/01 17:00:47    705s] AB Est...
[12/01 17:00:47    705s] OPERPROF: Starting npPlace at level 1, MEM:2564.5M
[12/01 17:00:47    705s] OPERPROF: Finished npPlace at level 1, CPU:0.169, REAL:0.169, MEM:2564.5M
[12/01 17:00:47    705s] Iteration  6: Skipped, with CDP Off
[12/01 17:00:47    705s] 
[12/01 17:00:47    705s] AB Est...
[12/01 17:00:47    705s] OPERPROF: Starting npPlace at level 1, MEM:2564.5M
[12/01 17:00:47    706s] OPERPROF: Finished npPlace at level 1, CPU:0.145, REAL:0.145, MEM:2564.5M
[12/01 17:00:47    706s] Iteration  7: Skipped, with CDP Off
[12/01 17:00:47    706s] OPERPROF: Starting npPlace at level 1, MEM:2564.5M
[12/01 17:00:47    706s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[12/01 17:00:47    706s] No instances found in the vector
[12/01 17:00:47    706s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2564.5M, DRC: 0)
[12/01 17:00:47    706s] 0 (out of 0) MH cells were successfully legalized.
[12/01 17:01:38    757s] Iteration  8: Total net bbox = 3.593e+06 (1.60e+06 1.99e+06)
[12/01 17:01:38    757s]               Est.  stn bbox = 4.362e+06 (1.96e+06 2.41e+06)
[12/01 17:01:38    757s]               cpu = 0:00:50.8 real = 0:00:51.0 mem = 2659.9M
[12/01 17:01:38    757s] OPERPROF: Finished npPlace at level 1, CPU:50.906, REAL:50.959, MEM:2659.9M
[12/01 17:01:38    757s] no activity file in design. spp won't run.
[12/01 17:01:38    757s] NP #FI/FS/SF FL/PI: 0/0/0 106155/0
[12/01 17:01:39    757s] no activity file in design. spp won't run.
[12/01 17:01:39    758s] OPERPROF: Starting npPlace at level 1, MEM:2659.9M
[12/01 17:01:39    758s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[12/01 17:01:39    758s] No instances found in the vector
[12/01 17:01:39    758s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2659.9M, DRC: 0)
[12/01 17:01:39    758s] 0 (out of 0) MH cells were successfully legalized.
[12/01 17:02:21    799s] Iteration  9: Total net bbox = 3.524e+06 (1.57e+06 1.95e+06)
[12/01 17:02:21    799s]               Est.  stn bbox = 4.288e+06 (1.93e+06 2.36e+06)
[12/01 17:02:21    799s]               cpu = 0:00:41.9 real = 0:00:42.0 mem = 2660.1M
[12/01 17:02:21    799s] OPERPROF: Finished npPlace at level 1, CPU:41.945, REAL:41.980, MEM:2660.1M
[12/01 17:02:21    800s] no activity file in design. spp won't run.
[12/01 17:02:21    800s] NP #FI/FS/SF FL/PI: 0/0/0 106155/0
[12/01 17:02:21    800s] no activity file in design. spp won't run.
[12/01 17:02:22    800s] OPERPROF: Starting npPlace at level 1, MEM:2660.1M
[12/01 17:02:22    800s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[12/01 17:02:22    800s] No instances found in the vector
[12/01 17:02:22    800s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2660.1M, DRC: 0)
[12/01 17:02:22    800s] 0 (out of 0) MH cells were successfully legalized.
[12/01 17:02:22    800s] Starting Early Global Route supply map. mem = 2699.0M
[12/01 17:02:22    801s] Finished Early Global Route supply map. mem = 2730.0M
[12/01 17:04:31    929s] Iteration 10: Total net bbox = 3.576e+06 (1.60e+06 1.97e+06)
[12/01 17:04:31    929s]               Est.  stn bbox = 4.346e+06 (1.96e+06 2.39e+06)
[12/01 17:04:31    929s]               cpu = 0:02:09 real = 0:02:09 mem = 2670.7M
[12/01 17:04:31    929s] OPERPROF: Finished npPlace at level 1, CPU:128.921, REAL:128.995, MEM:2670.7M
[12/01 17:04:31    929s] no activity file in design. spp won't run.
[12/01 17:04:31    929s] NP #FI/FS/SF FL/PI: 0/0/0 106155/0
[12/01 17:04:31    929s] no activity file in design. spp won't run.
[12/01 17:04:31    930s] OPERPROF: Starting npPlace at level 1, MEM:2670.7M
[12/01 17:04:31    930s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[12/01 17:04:31    930s] No instances found in the vector
[12/01 17:04:31    930s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2670.7M, DRC: 0)
[12/01 17:04:31    930s] 0 (out of 0) MH cells were successfully legalized.
[12/01 17:05:42   1001s] Iteration 11: Total net bbox = 3.676e+06 (1.65e+06 2.03e+06)
[12/01 17:05:42   1001s]               Est.  stn bbox = 4.444e+06 (2.00e+06 2.44e+06)
[12/01 17:05:42   1001s]               cpu = 0:01:11 real = 0:01:11 mem = 2769.8M
[12/01 17:05:42   1001s] OPERPROF: Finished npPlace at level 1, CPU:71.259, REAL:71.310, MEM:2769.8M
[12/01 17:05:43   1001s] no activity file in design. spp won't run.
[12/01 17:05:43   1001s] NP #FI/FS/SF FL/PI: 0/0/0 106155/0
[12/01 17:05:43   1001s] no activity file in design. spp won't run.
[12/01 17:05:43   1002s] OPERPROF: Starting npPlace at level 1, MEM:2769.8M
[12/01 17:05:43   1002s] Legalizing MH Cells... 0 / 0 / 0 (level 10)
[12/01 17:05:43   1002s] No instances found in the vector
[12/01 17:05:43   1002s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2769.8M, DRC: 0)
[12/01 17:05:43   1002s] 0 (out of 0) MH cells were successfully legalized.
[12/01 17:05:57   1016s] OPERPROF:   Starting npBlockageAwareSnap at level 2, MEM:2696.0M
[12/01 17:05:57   1016s] OPERPROF:   Finished npBlockageAwareSnap at level 2, CPU:0.000, REAL:0.000, MEM:2700.0M
[12/01 17:05:57   1016s] Iteration 12: Total net bbox = 3.689e+06 (1.66e+06 2.03e+06)
[12/01 17:05:57   1016s]               Est.  stn bbox = 4.455e+06 (2.01e+06 2.44e+06)
[12/01 17:05:57   1016s]               cpu = 0:00:14.0 real = 0:00:14.0 mem = 2683.0M
[12/01 17:05:57   1016s] OPERPROF: Finished npPlace at level 1, CPU:14.053, REAL:14.071, MEM:2683.0M
[12/01 17:05:57   1016s] Move report: Timing Driven Placement moves 106155 insts, mean move: 38.85 um, max move: 962.72 um 
[12/01 17:05:57   1016s] 	Max move on inst (B1/FE_OFC9204_n263): (889.28, 353.36) --> (442.44, 869.23)
[12/01 17:05:57   1016s] no activity file in design. spp won't run.
[12/01 17:05:57   1016s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:2683.0M
[12/01 17:05:57   1016s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:2683.0M
[12/01 17:05:57   1016s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.007, REAL:0.008, MEM:2683.0M
[12/01 17:05:57   1016s] OPERPROF:   Starting spMoveGatedClock at level 2, MEM:2683.0M
[12/01 17:05:57   1016s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/01 17:05:57   1016s] OPERPROF:   Finished spMoveGatedClock at level 2, CPU:0.012, REAL:0.012, MEM:2683.0M
[12/01 17:05:57   1016s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2683.0M
[12/01 17:05:57   1016s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.000, MEM:2683.0M
[12/01 17:05:57   1016s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.038, REAL:0.038, MEM:2683.0M
[12/01 17:05:57   1016s] 
[12/01 17:05:57   1016s] Finished Incremental Placement (cpu=0:05:17, real=0:05:19, mem=2683.0M)
[12/01 17:05:57   1016s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[12/01 17:05:57   1016s] Type 'man IMPSP-9025' for more detail.
[12/01 17:05:57   1016s] CongRepair sets shifter mode to gplace
[12/01 17:05:57   1016s] TDRefine: refinePlace mode is spiral
[12/01 17:05:57   1016s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2683.0M
[12/01 17:05:57   1016s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2683.0M
[12/01 17:05:57   1016s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2683.0M
[12/01 17:05:57   1016s] z: 2, totalTracks: 1
[12/01 17:05:57   1016s] z: 4, totalTracks: 1
[12/01 17:05:57   1016s] z: 6, totalTracks: 1
[12/01 17:05:57   1016s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/01 17:05:57   1016s] All LLGs are deleted
[12/01 17:05:57   1016s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:2683.0M
[12/01 17:05:57   1016s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:2683.0M
[12/01 17:05:57   1016s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2683.0M
[12/01 17:05:57   1016s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:2683.0M
[12/01 17:05:57   1016s] Core basic site is core7T
[12/01 17:05:57   1016s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:2683.0M
[12/01 17:05:57   1016s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.005, REAL:0.006, MEM:2683.0M
[12/01 17:05:57   1016s] Fast DP-INIT is on for default
[12/01 17:05:57   1016s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/01 17:05:57   1016s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.024, REAL:0.024, MEM:2683.0M
[12/01 17:05:57   1016s] OPERPROF:         Starting CMU at level 5, MEM:2683.0M
[12/01 17:05:57   1016s] OPERPROF:         Finished CMU at level 5, CPU:0.004, REAL:0.004, MEM:2683.0M
[12/01 17:05:57   1016s] 
[12/01 17:05:57   1016s] Bad Lib Cell Checking (CMU) is done! (0)
[12/01 17:05:57   1016s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.045, REAL:0.044, MEM:2683.0M
[12/01 17:05:57   1016s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2683.0M
[12/01 17:05:57   1016s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2683.0M
[12/01 17:05:57   1016s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2683.0MB).
[12/01 17:05:57   1016s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.109, REAL:0.109, MEM:2683.0M
[12/01 17:05:57   1016s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.109, REAL:0.109, MEM:2683.0M
[12/01 17:05:57   1016s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3859460.2
[12/01 17:05:57   1016s] OPERPROF:   Starting RefinePlace at level 2, MEM:2683.0M
[12/01 17:05:57   1016s] *** Starting refinePlace (0:16:56 mem=2683.0M) ***
[12/01 17:05:57   1016s] Total net bbox length = 3.735e+06 (1.699e+06 2.036e+06) (ext = 3.861e+03)
[12/01 17:05:58   1016s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/01 17:05:58   1016s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2683.0M
[12/01 17:05:58   1016s] Starting refinePlace ...
[12/01 17:05:58   1016s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[12/01 17:05:58   1016s] ** Cut row section cpu time 0:00:00.0.
[12/01 17:05:58   1016s]    Spread Effort: high, pre-route mode, useDDP on.
[12/01 17:05:59   1018s] [CPU] RefinePlace/preRPlace (cpu=0:00:01.6, real=0:00:01.0, mem=2683.0MB) @(0:16:57 - 0:16:58).
[12/01 17:05:59   1018s] Move report: preRPlace moves 106155 insts, mean move: 1.37 um, max move: 9.57 um 
[12/01 17:05:59   1018s] 	Max move on inst (ADDER/add_10_G41/FE_OFC18874_n25): (436.97, 75.26) --> (442.40, 71.12)
[12/01 17:05:59   1018s] 	Length: 3 sites, height: 1 rows, site name: core7T, cell type: INVX2
[12/01 17:05:59   1018s] wireLenOptFixPriorityInst 0 inst fixed
[12/01 17:05:59   1018s] Placement tweakage begins.
[12/01 17:05:59   1018s] wire length = 4.287e+06
[12/01 17:06:03   1021s] wire length = 4.153e+06
[12/01 17:06:03   1021s] Placement tweakage ends.
[12/01 17:06:03   1021s] Move report: tweak moves 24331 insts, mean move: 4.16 um, max move: 48.16 um 
[12/01 17:06:03   1021s] 	Max move on inst (FE_OFC8467_data_in_2): (757.68, 600.32) --> (709.52, 600.32)
[12/01 17:06:03   1021s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:03.7, real=0:00:04.0, mem=2683.0MB) @(0:16:58 - 0:17:02).
[12/01 17:06:03   1022s] 
[12/01 17:06:03   1022s] Running Spiral with 1 thread in Normal Mode  fetchWidth=256 
[12/01 17:06:04   1023s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/01 17:06:04   1023s] [CPU] RefinePlace/Legalization (cpu=0:00:01.4, real=0:00:01.0, mem=2683.0MB) @(0:17:02 - 0:17:03).
[12/01 17:06:04   1023s] Move report: Detail placement moves 106155 insts, mean move: 2.17 um, max move: 49.71 um 
[12/01 17:06:04   1023s] 	Max move on inst (B3/U15552): (888.10, 167.92) --> (841.12, 165.20)
[12/01 17:06:04   1023s] 	Runtime: CPU: 0:00:06.7 REAL: 0:00:06.0 MEM: 2683.0MB
[12/01 17:06:04   1023s] Statistics of distance of Instance movement in refine placement:
[12/01 17:06:04   1023s]   maximum (X+Y) =        49.71 um
[12/01 17:06:04   1023s]   inst (B3/U15552) with max move: (888.104, 167.923) -> (841.12, 165.2)
[12/01 17:06:04   1023s]   mean    (X+Y) =         2.17 um
[12/01 17:06:04   1023s] Summary Report:
[12/01 17:06:04   1023s] Instances move: 106155 (out of 106155 movable)
[12/01 17:06:04   1023s] Instances flipped: 0
[12/01 17:06:04   1023s] Mean displacement: 2.17 um
[12/01 17:06:04   1023s] Max displacement: 49.71 um (Instance: B3/U15552) (888.104, 167.923) -> (841.12, 165.2)
[12/01 17:06:04   1023s] 	Length: 5 sites, height: 1 rows, site name: core7T, cell type: NOR2X1
[12/01 17:06:04   1023s] Total instances moved : 106155
[12/01 17:06:04   1023s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:6.727, REAL:6.717, MEM:2683.0M
[12/01 17:06:04   1023s] Total net bbox length = 3.658e+06 (1.607e+06 2.051e+06) (ext = 3.857e+03)
[12/01 17:06:04   1023s] Runtime: CPU: 0:00:06.8 REAL: 0:00:07.0 MEM: 2683.0MB
[12/01 17:06:04   1023s] [CPU] RefinePlace/total (cpu=0:00:06.8, real=0:00:07.0, mem=2683.0MB) @(0:16:56 - 0:17:03).
[12/01 17:06:04   1023s] *** Finished refinePlace (0:17:03 mem=2683.0M) ***
[12/01 17:06:04   1023s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3859460.2
[12/01 17:06:04   1023s] OPERPROF:   Finished RefinePlace at level 2, CPU:6.865, REAL:6.856, MEM:2683.0M
[12/01 17:06:04   1023s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2683.0M
[12/01 17:06:04   1023s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.127, REAL:0.128, MEM:2506.0M
[12/01 17:06:04   1023s] OPERPROF: Finished RefinePlace2 at level 1, CPU:7.101, REAL:7.092, MEM:2506.0M
[12/01 17:06:04   1023s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2506.0M
[12/01 17:06:04   1023s] Starting Early Global Route congestion estimation: mem = 2506.0M
[12/01 17:06:04   1023s] (I)       Started Import and model ( Curr Mem: 2506.02 MB )
[12/01 17:06:04   1023s] (I)       Started Create place DB ( Curr Mem: 2506.02 MB )
[12/01 17:06:04   1023s] (I)       Started Import place data ( Curr Mem: 2506.02 MB )
[12/01 17:06:04   1023s] (I)       Started Read instances and placement ( Curr Mem: 2506.02 MB )
[12/01 17:06:04   1023s] (I)       Finished Read instances and placement ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2537.90 MB )
[12/01 17:06:04   1023s] (I)       Started Read nets ( Curr Mem: 2537.90 MB )
[12/01 17:06:05   1023s] (I)       Finished Read nets ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 2571.90 MB )
[12/01 17:06:05   1023s] (I)       Finished Import place data ( CPU: 0.21 sec, Real: 0.21 sec, Curr Mem: 2571.90 MB )
[12/01 17:06:05   1023s] (I)       Finished Create place DB ( CPU: 0.21 sec, Real: 0.21 sec, Curr Mem: 2571.90 MB )
[12/01 17:06:05   1023s] (I)       Started Create route DB ( Curr Mem: 2571.90 MB )
[12/01 17:06:05   1023s] (I)       == Non-default Options ==
[12/01 17:06:05   1023s] (I)       Maximum routing layer                              : 6
[12/01 17:06:05   1023s] (I)       Number of threads                                  : 1
[12/01 17:06:05   1023s] (I)       Use non-blocking free Dbs wires                    : false
[12/01 17:06:05   1023s] (I)       Method to set GCell size                           : row
[12/01 17:06:05   1023s] (I)       Counted 3079 PG shapes. We will not process PG shapes layer by layer.
[12/01 17:06:05   1023s] (I)       Started Import route data (1T) ( Curr Mem: 2571.90 MB )
[12/01 17:06:05   1023s] (I)       ============== Pin Summary ==============
[12/01 17:06:05   1023s] (I)       +-------+--------+---------+------------+
[12/01 17:06:05   1023s] (I)       | Layer | # pins | % total |      Group |
[12/01 17:06:05   1023s] (I)       +-------+--------+---------+------------+
[12/01 17:06:05   1023s] (I)       |     1 | 312585 |   99.97 |        Pin |
[12/01 17:06:05   1023s] (I)       |     2 |     86 |    0.03 | Pin access |
[12/01 17:06:05   1023s] (I)       |     3 |     11 |    0.00 | Pin access |
[12/01 17:06:05   1023s] (I)       |     4 |      1 |    0.00 |      Upper |
[12/01 17:06:05   1023s] (I)       |     5 |      1 |    0.00 |      Upper |
[12/01 17:06:05   1023s] (I)       |     6 |      0 |    0.00 |      Upper |
[12/01 17:06:05   1023s] (I)       +-------+--------+---------+------------+
[12/01 17:06:05   1023s] (I)       Use row-based GCell size
[12/01 17:06:05   1023s] (I)       Use row-based GCell align
[12/01 17:06:05   1023s] (I)       GCell unit size   : 7840
[12/01 17:06:05   1023s] (I)       GCell multiplier  : 1
[12/01 17:06:05   1023s] (I)       GCell row height  : 7840
[12/01 17:06:05   1023s] (I)       Actual row height : 7840
[12/01 17:06:05   1023s] (I)       GCell align ref   : 40320 40320
[12/01 17:06:05   1023s] [NR-eGR] Track table information for default rule: 
[12/01 17:06:05   1023s] [NR-eGR] METAL1 has no routable track
[12/01 17:06:05   1023s] [NR-eGR] METAL2 has single uniform track structure
[12/01 17:06:05   1023s] [NR-eGR] METAL3 has single uniform track structure
[12/01 17:06:05   1023s] [NR-eGR] METAL4 has single uniform track structure
[12/01 17:06:05   1023s] [NR-eGR] METAL5 has single uniform track structure
[12/01 17:06:05   1023s] [NR-eGR] METAL6 has single uniform track structure
[12/01 17:06:05   1023s] (I)       ============== Default via ===============
[12/01 17:06:05   1023s] (I)       +---+------------------+-----------------+
[12/01 17:06:05   1023s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut |
[12/01 17:06:05   1023s] (I)       +---+------------------+-----------------+
[12/01 17:06:05   1023s] (I)       | 1 |    4  VIA12_VV   |    4  VIA12_VV  |
[12/01 17:06:05   1023s] (I)       | 2 |    5  VIA2       |    5  VIA2      |
[12/01 17:06:05   1023s] (I)       | 3 |    8  VIA3       |    8  VIA3      |
[12/01 17:06:05   1023s] (I)       | 4 |   11  VIA4       |   11  VIA4      |
[12/01 17:06:05   1023s] (I)       | 5 |   14  VIA5       |   14  VIA5      |
[12/01 17:06:05   1023s] (I)       +---+------------------+-----------------+
[12/01 17:06:05   1023s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 2571.90 MB )
[12/01 17:06:05   1023s] (I)       Started Read routing blockages ( Curr Mem: 2571.90 MB )
[12/01 17:06:05   1023s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2571.90 MB )
[12/01 17:06:05   1023s] (I)       Started Read instance blockages ( Curr Mem: 2571.90 MB )
[12/01 17:06:05   1023s] (I)       Finished Read instance blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2571.90 MB )
[12/01 17:06:05   1023s] (I)       Started Read PG blockages ( Curr Mem: 2571.90 MB )
[12/01 17:06:05   1023s] [NR-eGR] Read 3434 PG shapes
[12/01 17:06:05   1023s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2571.90 MB )
[12/01 17:06:05   1023s] (I)       Started Read boundary cut boxes ( Curr Mem: 2571.90 MB )
[12/01 17:06:05   1023s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2571.90 MB )
[12/01 17:06:05   1023s] [NR-eGR] #Routing Blockages  : 0
[12/01 17:06:05   1023s] [NR-eGR] #Instance Blockages : 7023
[12/01 17:06:05   1023s] [NR-eGR] #PG Blockages       : 3434
[12/01 17:06:05   1023s] [NR-eGR] #Halo Blockages     : 0
[12/01 17:06:05   1023s] [NR-eGR] #Boundary Blockages : 0
[12/01 17:06:05   1023s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2571.90 MB )
[12/01 17:06:05   1023s] (I)       Started Read blackboxes ( Curr Mem: 2571.90 MB )
[12/01 17:06:05   1023s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/01 17:06:05   1023s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2571.90 MB )
[12/01 17:06:05   1023s] (I)       Started Read prerouted ( Curr Mem: 2571.90 MB )
[12/01 17:06:05   1023s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/01 17:06:05   1023s] (I)       Finished Read prerouted ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2571.90 MB )
[12/01 17:06:05   1023s] (I)       Started Read unlegalized nets ( Curr Mem: 2571.90 MB )
[12/01 17:06:05   1023s] (I)       Finished Read unlegalized nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2571.90 MB )
[12/01 17:06:05   1023s] (I)       Started Read nets ( Curr Mem: 2571.90 MB )
[12/01 17:06:05   1023s] [NR-eGR] Read numTotalNets=107221  numIgnoredNets=0
[12/01 17:06:05   1023s] (I)       Finished Read nets ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2571.90 MB )
[12/01 17:06:05   1023s] (I)       Started Set up via pillars ( Curr Mem: 2571.90 MB )
[12/01 17:06:05   1023s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2571.90 MB )
[12/01 17:06:05   1023s] (I)       early_global_route_priority property id does not exist.
[12/01 17:06:05   1023s] (I)       Started Initialize 3D grid graph ( Curr Mem: 2571.90 MB )
[12/01 17:06:05   1023s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2571.90 MB )
[12/01 17:06:05   1023s] (I)       Model blockages into capacity
[12/01 17:06:05   1023s] (I)       Read Num Blocks=10457  Num Prerouted Wires=0  Num CS=0
[12/01 17:06:05   1023s] (I)       Started Initialize 3D capacity ( Curr Mem: 2571.90 MB )
[12/01 17:06:05   1023s] (I)       Layer 1 (V) : #blockages 8379 : #preroutes 0
[12/01 17:06:05   1023s] (I)       Layer 2 (H) : #blockages 1356 : #preroutes 0
[12/01 17:06:05   1023s] (I)       Layer 3 (V) : #blockages 702 : #preroutes 0
[12/01 17:06:05   1023s] (I)       Layer 4 (H) : #blockages 20 : #preroutes 0
[12/01 17:06:05   1023s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[12/01 17:06:05   1023s] (I)       Finished Initialize 3D capacity ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2571.90 MB )
[12/01 17:06:05   1023s] (I)       -- layer congestion ratio --
[12/01 17:06:05   1023s] (I)       Layer 1 : 0.100000
[12/01 17:06:05   1023s] (I)       Layer 2 : 0.700000
[12/01 17:06:05   1023s] (I)       Layer 3 : 0.700000
[12/01 17:06:05   1023s] (I)       Layer 4 : 0.700000
[12/01 17:06:05   1023s] (I)       Layer 5 : 0.700000
[12/01 17:06:05   1023s] (I)       Layer 6 : 0.700000
[12/01 17:06:05   1023s] (I)       ----------------------------
[12/01 17:06:05   1023s] (I)       Number of ignored nets                =      0
[12/01 17:06:05   1023s] (I)       Number of connected nets              =      0
[12/01 17:06:05   1023s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[12/01 17:06:05   1023s] (I)       Number of clock nets                  =      1.  Ignored: No
[12/01 17:06:05   1023s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/01 17:06:05   1023s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/01 17:06:05   1023s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/01 17:06:05   1023s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/01 17:06:05   1023s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/01 17:06:05   1023s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/01 17:06:05   1023s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/01 17:06:05   1023s] (I)       Finished Import route data (1T) ( CPU: 0.12 sec, Real: 0.12 sec, Curr Mem: 2571.90 MB )
[12/01 17:06:05   1023s] (I)       Finished Create route DB ( CPU: 0.12 sec, Real: 0.12 sec, Curr Mem: 2571.90 MB )
[12/01 17:06:05   1023s] (I)       Started Read aux data ( Curr Mem: 2571.90 MB )
[12/01 17:06:05   1023s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2571.90 MB )
[12/01 17:06:05   1023s] (I)       Started Others data preparation ( Curr Mem: 2571.90 MB )
[12/01 17:06:05   1023s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/01 17:06:05   1023s] (I)       Finished Others data preparation ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2571.90 MB )
[12/01 17:06:05   1023s] (I)       Started Create route kernel ( Curr Mem: 2571.90 MB )
[12/01 17:06:05   1023s] (I)       Ndr track 0 does not exist
[12/01 17:06:05   1023s] (I)       ---------------------Grid Graph Info--------------------
[12/01 17:06:05   1023s] (I)       Routing area        : (0, 0) - (2738400, 2730560)
[12/01 17:06:05   1023s] (I)       Core area           : (40320, 40320) - (2698080, 2690240)
[12/01 17:06:05   1023s] (I)       Site width          :  1120  (dbu)
[12/01 17:06:05   1023s] (I)       Row height          :  7840  (dbu)
[12/01 17:06:05   1023s] (I)       GCell row height    :  7840  (dbu)
[12/01 17:06:05   1023s] (I)       GCell width         :  7840  (dbu)
[12/01 17:06:05   1023s] (I)       GCell height        :  7840  (dbu)
[12/01 17:06:05   1023s] (I)       Grid                :   350   349     6
[12/01 17:06:05   1023s] (I)       Layer numbers       :     1     2     3     4     5     6
[12/01 17:06:05   1023s] (I)       Vertical capacity   :     0  7840     0  7840     0  7840
[12/01 17:06:05   1023s] (I)       Horizontal capacity :     0     0  7840     0  7840     0
[12/01 17:06:05   1023s] (I)       Default wire width  :   460   560   560   560   560   880
[12/01 17:06:05   1023s] (I)       Default wire space  :   460   560   560   560   560   920
[12/01 17:06:05   1023s] (I)       Default wire pitch  :   920  1120  1120  1120  1120  1800
[12/01 17:06:05   1023s] (I)       Default pitch size  :   920  1120  1120  1120  1120  2240
[12/01 17:06:05   1023s] (I)       First track coord   :     0   560   560   560   560  2800
[12/01 17:06:05   1023s] (I)       Num tracks per GCell:  8.52  7.00  7.00  7.00  7.00  3.50
[12/01 17:06:05   1023s] (I)       Total num of tracks :     0  2445  2438  2445  2438  1222
[12/01 17:06:05   1023s] (I)       Num of masks        :     1     1     1     1     1     1
[12/01 17:06:05   1023s] (I)       Num of trim masks   :     0     0     0     0     0     0
[12/01 17:06:05   1023s] (I)       --------------------------------------------------------
[12/01 17:06:05   1023s] 
[12/01 17:06:05   1023s] [NR-eGR] ============ Routing rule table ============
[12/01 17:06:05   1023s] [NR-eGR] Rule id: 0  Nets: 107221 
[12/01 17:06:05   1023s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/01 17:06:05   1023s] (I)       Pitch:  L1=920  L2=1120  L3=1120  L4=1120  L5=1120  L6=2240
[12/01 17:06:05   1023s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/01 17:06:05   1023s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/01 17:06:05   1023s] [NR-eGR] ========================================
[12/01 17:06:05   1023s] [NR-eGR] 
[12/01 17:06:05   1023s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/01 17:06:05   1023s] (I)       blocked tracks on layer2 : = 97999 / 853305 (11.48%)
[12/01 17:06:05   1023s] (I)       blocked tracks on layer3 : = 3392 / 853300 (0.40%)
[12/01 17:06:05   1023s] (I)       blocked tracks on layer4 : = 17992 / 853305 (2.11%)
[12/01 17:06:05   1023s] (I)       blocked tracks on layer5 : = 11104 / 853300 (1.30%)
[12/01 17:06:05   1023s] (I)       blocked tracks on layer6 : = 0 / 426478 (0.00%)
[12/01 17:06:05   1023s] (I)       Finished Create route kernel ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2571.90 MB )
[12/01 17:06:05   1023s] (I)       Finished Import and model ( CPU: 0.35 sec, Real: 0.35 sec, Curr Mem: 2571.90 MB )
[12/01 17:06:05   1023s] (I)       Reset routing kernel
[12/01 17:06:05   1023s] (I)       Started Global Routing ( Curr Mem: 2571.90 MB )
[12/01 17:06:05   1023s] (I)       Started Initialization ( Curr Mem: 2571.90 MB )
[12/01 17:06:05   1023s] (I)       totalPins=312684  totalGlobalPin=295858 (94.62%)
[12/01 17:06:05   1023s] (I)       Finished Initialization ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2571.90 MB )
[12/01 17:06:05   1023s] (I)       Started Net group 1 ( Curr Mem: 2571.90 MB )
[12/01 17:06:05   1023s] (I)       Started Generate topology ( Curr Mem: 2571.90 MB )
[12/01 17:06:05   1023s] (I)       Finished Generate topology ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2571.90 MB )
[12/01 17:06:05   1023s] (I)       total 2D Cap : 3736841 = (1692128 H, 2044713 V)
[12/01 17:06:05   1023s] [NR-eGR] Layer group 1: route 107221 net(s) in layer range [2, 6]
[12/01 17:06:05   1023s] (I)       
[12/01 17:06:05   1023s] (I)       ============  Phase 1a Route ============
[12/01 17:06:05   1023s] (I)       Started Phase 1a ( Curr Mem: 2571.90 MB )
[12/01 17:06:05   1023s] (I)       Started Pattern routing (1T) ( Curr Mem: 2571.90 MB )
[12/01 17:06:05   1024s] (I)       Finished Pattern routing (1T) ( CPU: 0.18 sec, Real: 0.18 sec, Curr Mem: 2571.90 MB )
[12/01 17:06:05   1024s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2571.90 MB )
[12/01 17:06:05   1024s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/01 17:06:05   1024s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2571.90 MB )
[12/01 17:06:05   1024s] (I)       Usage: 1039738 = (462257 H, 577481 V) = (27.32% H, 28.24% V) = (1.812e+06um H, 2.264e+06um V)
[12/01 17:06:05   1024s] (I)       Started Add via demand to 2D ( Curr Mem: 2571.90 MB )
[12/01 17:06:05   1024s] (I)       Finished Add via demand to 2D ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2571.90 MB )
[12/01 17:06:05   1024s] (I)       Finished Phase 1a ( CPU: 0.25 sec, Real: 0.25 sec, Curr Mem: 2571.90 MB )
[12/01 17:06:05   1024s] (I)       
[12/01 17:06:05   1024s] (I)       ============  Phase 1b Route ============
[12/01 17:06:05   1024s] (I)       Started Phase 1b ( Curr Mem: 2571.90 MB )
[12/01 17:06:05   1024s] (I)       Started Monotonic routing (1T) ( Curr Mem: 2571.90 MB )
[12/01 17:06:05   1024s] (I)       Finished Monotonic routing (1T) ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 2571.90 MB )
[12/01 17:06:05   1024s] (I)       Usage: 1039766 = (462268 H, 577498 V) = (27.32% H, 28.24% V) = (1.812e+06um H, 2.264e+06um V)
[12/01 17:06:05   1024s] (I)       Overflow of layer group 1: 0.01% H + 0.01% V. EstWL: 4.075883e+06um
[12/01 17:06:05   1024s] (I)       Congestion metric : 0.01%H 0.01%V, 0.02%HV
[12/01 17:06:05   1024s] (I)       Congestion threshold : each 60.00, sum 90.00
[12/01 17:06:05   1024s] (I)       Finished Phase 1b ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 2571.90 MB )
[12/01 17:06:05   1024s] (I)       
[12/01 17:06:05   1024s] (I)       ============  Phase 1c Route ============
[12/01 17:06:05   1024s] (I)       Started Phase 1c ( Curr Mem: 2571.90 MB )
[12/01 17:06:05   1024s] (I)       Started Two level routing ( Curr Mem: 2571.90 MB )
[12/01 17:06:05   1024s] (I)       Level2 Grid: 70 x 70
[12/01 17:06:05   1024s] (I)       Started Two Level Routing ( Curr Mem: 2571.90 MB )
[12/01 17:06:05   1024s] (I)       Finished Two Level Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2571.90 MB )
[12/01 17:06:05   1024s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2571.90 MB )
[12/01 17:06:05   1024s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2571.90 MB )
[12/01 17:06:05   1024s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2571.90 MB )
[12/01 17:06:05   1024s] (I)       Finished Two level routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2571.90 MB )
[12/01 17:06:05   1024s] (I)       Usage: 1039766 = (462268 H, 577498 V) = (27.32% H, 28.24% V) = (1.812e+06um H, 2.264e+06um V)
[12/01 17:06:05   1024s] (I)       Finished Phase 1c ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2571.90 MB )
[12/01 17:06:05   1024s] (I)       
[12/01 17:06:05   1024s] (I)       ============  Phase 1d Route ============
[12/01 17:06:05   1024s] (I)       Started Phase 1d ( Curr Mem: 2571.90 MB )
[12/01 17:06:05   1024s] (I)       Started Detoured routing ( Curr Mem: 2571.90 MB )
[12/01 17:06:05   1024s] (I)       Finished Detoured routing ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 2571.90 MB )
[12/01 17:06:05   1024s] (I)       Usage: 1039784 = (462276 H, 577508 V) = (27.32% H, 28.24% V) = (1.812e+06um H, 2.264e+06um V)
[12/01 17:06:05   1024s] (I)       Finished Phase 1d ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 2571.90 MB )
[12/01 17:06:05   1024s] (I)       
[12/01 17:06:05   1024s] (I)       ============  Phase 1e Route ============
[12/01 17:06:05   1024s] (I)       Started Phase 1e ( Curr Mem: 2571.90 MB )
[12/01 17:06:05   1024s] (I)       Started Route legalization ( Curr Mem: 2571.90 MB )
[12/01 17:06:05   1024s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2571.90 MB )
[12/01 17:06:05   1024s] (I)       Usage: 1039784 = (462276 H, 577508 V) = (27.32% H, 28.24% V) = (1.812e+06um H, 2.264e+06um V)
[12/01 17:06:05   1024s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.075953e+06um
[12/01 17:06:05   1024s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2571.90 MB )
[12/01 17:06:05   1024s] (I)       
[12/01 17:06:05   1024s] (I)       ============  Phase 1l Route ============
[12/01 17:06:05   1024s] (I)       Started Phase 1l ( Curr Mem: 2571.90 MB )
[12/01 17:06:05   1024s] (I)       Started Layer assignment (1T) ( Curr Mem: 2571.90 MB )
[12/01 17:06:05   1024s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2571.90 MB )
[12/01 17:06:06   1024s] (I)       Finished Layer assignment (1T) ( CPU: 0.29 sec, Real: 0.29 sec, Curr Mem: 2571.90 MB )
[12/01 17:06:06   1024s] (I)       Finished Phase 1l ( CPU: 0.29 sec, Real: 0.29 sec, Curr Mem: 2571.90 MB )
[12/01 17:06:06   1024s] (I)       Finished Net group 1 ( CPU: 0.79 sec, Real: 0.79 sec, Curr Mem: 2571.90 MB )
[12/01 17:06:06   1024s] (I)       Started Clean cong LA ( Curr Mem: 2571.90 MB )
[12/01 17:06:06   1024s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2571.90 MB )
[12/01 17:06:06   1024s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[12/01 17:06:06   1024s] (I)       Layer  2:     790267    354795      1014       19502      833098    ( 2.29%) 
[12/01 17:06:06   1024s] (I)       Layer  3:     848631    309158        88           0      852607    ( 0.00%) 
[12/01 17:06:06   1024s] (I)       Layer  4:     832927    308638       187        9632      842968    ( 1.13%) 
[12/01 17:06:06   1024s] (I)       Layer  5:     839794    226918       764        9660      842947    ( 1.13%) 
[12/01 17:06:06   1024s] (I)       Layer  6:     425256    112956        10           0      426300    ( 0.00%) 
[12/01 17:06:06   1024s] (I)       Total:       3736875   1312465      2063       38794     3797920    ( 1.01%) 
[12/01 17:06:06   1024s] (I)       
[12/01 17:06:06   1024s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/01 17:06:06   1024s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[12/01 17:06:06   1024s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[12/01 17:06:06   1024s] [NR-eGR]       Layer              (1-2)             (3-4)             (5-6)             (7-7)    OverCon 
[12/01 17:06:06   1024s] [NR-eGR] -------------------------------------------------------------------------------------------------
[12/01 17:06:06   1024s] [NR-eGR]  METAL1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/01 17:06:06   1024s] [NR-eGR]  METAL2  (2)       939( 0.79%)         2( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.79%) 
[12/01 17:06:06   1024s] [NR-eGR]  METAL3  (3)        83( 0.07%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.07%) 
[12/01 17:06:06   1024s] [NR-eGR]  METAL4  (4)       170( 0.14%)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.14%) 
[12/01 17:06:06   1024s] [NR-eGR]  METAL5  (5)       360( 0.30%)        83( 0.07%)         7( 0.01%)         1( 0.00%)   ( 0.37%) 
[12/01 17:06:06   1024s] [NR-eGR]  METAL6  (6)        10( 0.01%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[12/01 17:06:06   1024s] [NR-eGR] -------------------------------------------------------------------------------------------------
[12/01 17:06:06   1024s] [NR-eGR] Total             1562( 0.26%)        86( 0.01%)         7( 0.00%)         1( 0.00%)   ( 0.27%) 
[12/01 17:06:06   1024s] [NR-eGR] 
[12/01 17:06:06   1024s] (I)       Finished Global Routing ( CPU: 0.82 sec, Real: 0.82 sec, Curr Mem: 2571.90 MB )
[12/01 17:06:06   1024s] (I)       Started Export 3D cong map ( Curr Mem: 2571.90 MB )
[12/01 17:06:06   1024s] (I)       total 2D Cap : 3749421 = (1694180 H, 2055241 V)
[12/01 17:06:06   1024s] (I)       Started Export 2D cong map ( Curr Mem: 2571.90 MB )
[12/01 17:06:06   1024s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.09% H + 0.00% V
[12/01 17:06:06   1024s] [NR-eGR] Overflow after Early Global Route 0.12% H + 0.01% V
[12/01 17:06:06   1024s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2571.90 MB )
[12/01 17:06:06   1024s] (I)       Finished Export 3D cong map ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2571.90 MB )
[12/01 17:06:06   1024s] Early Global Route congestion estimation runtime: 1.18 seconds, mem = 2571.9M
[12/01 17:06:06   1024s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:1.176, REAL:1.178, MEM:2571.9M
[12/01 17:06:06   1024s] OPERPROF: Starting HotSpotCal at level 1, MEM:2571.9M
[12/01 17:06:06   1024s] [hotspot] +------------+---------------+---------------+
[12/01 17:06:06   1024s] [hotspot] |            |   max hotspot | total hotspot |
[12/01 17:06:06   1024s] [hotspot] +------------+---------------+---------------+
[12/01 17:06:06   1024s] [hotspot] | normalized |          0.00 |          0.00 |
[12/01 17:06:06   1024s] [hotspot] +------------+---------------+---------------+
[12/01 17:06:06   1024s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/01 17:06:06   1024s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/01 17:06:06   1024s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.010, MEM:2571.9M
[12/01 17:06:06   1024s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2571.9M
[12/01 17:06:06   1024s] Starting Early Global Route wiring: mem = 2571.9M
[12/01 17:06:06   1024s] (I)       ============= Track Assignment ============
[12/01 17:06:06   1024s] (I)       Started Extract Global 3D Wires ( Curr Mem: 2571.90 MB )
[12/01 17:06:06   1024s] (I)       Finished Extract Global 3D Wires ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2571.90 MB )
[12/01 17:06:06   1024s] (I)       Started Track Assignment (1T) ( Curr Mem: 2571.90 MB )
[12/01 17:06:06   1024s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[12/01 17:06:06   1024s] (I)       Current Track Assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2571.90 MB )
[12/01 17:06:06   1024s] (I)       Run Multi-thread track assignment
[12/01 17:06:06   1025s] (I)       Finished Track Assignment (1T) ( CPU: 0.60 sec, Real: 0.61 sec, Curr Mem: 2571.90 MB )
[12/01 17:06:06   1025s] (I)       Started Export ( Curr Mem: 2571.90 MB )
[12/01 17:06:06   1025s] [NR-eGR] Started Export DB wires ( Curr Mem: 2571.90 MB )
[12/01 17:06:06   1025s] [NR-eGR] Started Export all nets ( Curr Mem: 2571.90 MB )
[12/01 17:06:07   1025s] [NR-eGR] Finished Export all nets ( CPU: 0.24 sec, Real: 0.24 sec, Curr Mem: 2571.90 MB )
[12/01 17:06:07   1025s] [NR-eGR] Started Set wire vias ( Curr Mem: 2571.90 MB )
[12/01 17:06:07   1025s] [NR-eGR] Finished Set wire vias ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2571.90 MB )
[12/01 17:06:07   1025s] [NR-eGR] Finished Export DB wires ( CPU: 0.33 sec, Real: 0.33 sec, Curr Mem: 2571.90 MB )
[12/01 17:06:07   1025s] [NR-eGR] --------------------------------------------------------------------------
[12/01 17:06:07   1025s] [NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 312585
[12/01 17:06:07   1025s] [NR-eGR] METAL2  (2V) length: 8.080443e+05um, number of vias: 387055
[12/01 17:06:07   1025s] [NR-eGR] METAL3  (3H) length: 1.057297e+06um, number of vias: 89716
[12/01 17:06:07   1025s] [NR-eGR] METAL4  (4V) length: 1.153125e+06um, number of vias: 32499
[12/01 17:06:07   1025s] [NR-eGR] METAL5  (5H) length: 7.999387e+05um, number of vias: 9438
[12/01 17:06:07   1025s] [NR-eGR] METAL6  (6V) length: 4.445508e+05um, number of vias: 0
[12/01 17:06:07   1025s] [NR-eGR] Total length: 4.262956e+06um, number of vias: 831293
[12/01 17:06:07   1025s] [NR-eGR] --------------------------------------------------------------------------
[12/01 17:06:07   1025s] [NR-eGR] Total eGR-routed clock nets wire length: 3.194268e+04um 
[12/01 17:06:07   1025s] [NR-eGR] --------------------------------------------------------------------------
[12/01 17:06:07   1025s] (I)       Started Update net boxes ( Curr Mem: 2571.90 MB )
[12/01 17:06:07   1025s] (I)       Finished Update net boxes ( CPU: 0.12 sec, Real: 0.12 sec, Curr Mem: 2571.90 MB )
[12/01 17:06:07   1025s] (I)       Started Update timing ( Curr Mem: 2571.90 MB )
[12/01 17:06:07   1025s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2571.90 MB )
[12/01 17:06:07   1025s] (I)       Finished Export ( CPU: 0.51 sec, Real: 0.51 sec, Curr Mem: 2571.90 MB )
[12/01 17:06:07   1025s] (I)       Started Postprocess design ( Curr Mem: 2571.90 MB )
[12/01 17:06:07   1025s] (I)       Finished Postprocess design ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2498.90 MB )
[12/01 17:06:07   1025s] Early Global Route wiring runtime: 1.26 seconds, mem = 2498.9M
[12/01 17:06:07   1025s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:1.255, REAL:1.256, MEM:2498.9M
[12/01 17:06:07   1025s] 0 delay mode for cte disabled.
[12/01 17:06:07   1025s] SKP cleared!
[12/01 17:06:07   1025s] 
[12/01 17:06:07   1025s] *** Finished incrementalPlace (cpu=0:05:28, real=0:05:31)***
[12/01 17:06:07   1025s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2498.9M
[12/01 17:06:07   1025s] All LLGs are deleted
[12/01 17:06:07   1025s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2498.9M
[12/01 17:06:07   1025s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.019, REAL:0.019, MEM:2498.9M
[12/01 17:06:07   1025s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.034, REAL:0.034, MEM:2177.9M
[12/01 17:06:07   1025s] Start to check current routing status for nets...
[12/01 17:06:07   1026s] All nets are already routed correctly.
[12/01 17:06:07   1026s] End to check current routing status for nets (mem=2177.9M)
[12/01 17:06:07   1026s] 
[12/01 17:06:07   1026s] Creating Lib Analyzer ...
[12/01 17:06:07   1026s] 
[12/01 17:06:07   1026s] Trim Metal Layers:
[12/01 17:06:07   1026s] LayerId::1 widthSet size::4
[12/01 17:06:07   1026s] LayerId::2 widthSet size::4
[12/01 17:06:07   1026s] LayerId::3 widthSet size::4
[12/01 17:06:07   1026s] LayerId::4 widthSet size::4
[12/01 17:06:07   1026s] LayerId::5 widthSet size::4
[12/01 17:06:07   1026s] LayerId::6 widthSet size::3
[12/01 17:06:07   1026s] Updating RC grid for preRoute extraction ...
[12/01 17:06:07   1026s] eee: pegSigSF::1.070000
[12/01 17:06:07   1026s] Initializing multi-corner capacitance tables ... 
[12/01 17:06:07   1026s] Initializing multi-corner resistance tables ...
[12/01 17:06:07   1026s] eee: l::1 avDens::0.136985 usedTrk::11746.480055 availTrk::85750.000000 sigTrk::11746.480055
[12/01 17:06:07   1026s] eee: l::2 avDens::0.246853 usedTrk::20631.934225 availTrk::83580.000000 sigTrk::20631.934225
[12/01 17:06:07   1026s] eee: l::3 avDens::0.322629 usedTrk::26987.877355 availTrk::83650.000000 sigTrk::26987.877355
[12/01 17:06:07   1026s] eee: l::4 avDens::0.354864 usedTrk::29734.034283 availTrk::83790.000000 sigTrk::29734.034283
[12/01 17:06:07   1026s] eee: l::5 avDens::0.260366 usedTrk::20558.493427 availTrk::78960.000000 sigTrk::20558.493427
[12/01 17:06:07   1026s] eee: l::6 avDens::0.334382 usedTrk::11340.581763 availTrk::33915.000000 sigTrk::11340.581763
[12/01 17:06:07   1026s] {RT wc 0 6 6 {5 0} 1}
[12/01 17:06:07   1026s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.408676 ; uaWl: 1.000000 ; uaWlH: 0.562430 ; aWlH: 0.000000 ; Pmax: 0.914200 ; wcR: 0.555600 ; newSi: 0.078100 ; pMod: 78 ; 
[12/01 17:06:08   1026s] Total number of usable buffers from Lib Analyzer: 1 ( BUFX1)
[12/01 17:06:08   1026s] Total number of usable inverters from Lib Analyzer: 6 ( INVX2 INVX1 INVX4 INVX8 INVX16 INVX32)
[12/01 17:06:08   1026s] Total number of usable delay cells from Lib Analyzer: 0 ()
[12/01 17:06:08   1026s] 
[12/01 17:06:08   1026s] {RT wc 0 6 6 {5 0} 1}
[12/01 17:06:08   1026s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:17:07 mem=2188.6M
[12/01 17:06:08   1026s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:17:07 mem=2188.6M
[12/01 17:06:08   1026s] Creating Lib Analyzer, finished. 
[12/01 17:06:08   1026s] Extraction called for design 'MAU' of instances=106155 and nets=108017 using extraction engine 'preRoute' .
[12/01 17:06:08   1026s] PreRoute RC Extraction called for design MAU.
[12/01 17:06:08   1026s] RC Extraction called in multi-corner(2) mode.
[12/01 17:06:08   1026s] RCMode: PreRoute
[12/01 17:06:08   1026s]       RC Corner Indexes            0       1   
[12/01 17:06:08   1026s] Capacitance Scaling Factor   : 1.00000 1.00000 
[12/01 17:06:08   1026s] Resistance Scaling Factor    : 1.00000 1.00000 
[12/01 17:06:08   1026s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[12/01 17:06:08   1026s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[12/01 17:06:08   1026s] Shrink Factor                : 1.00000
[12/01 17:06:08   1026s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/01 17:06:08   1026s] Using capacitance table file ...
[12/01 17:06:08   1026s] 
[12/01 17:06:08   1026s] Trim Metal Layers:
[12/01 17:06:08   1026s] LayerId::1 widthSet size::4
[12/01 17:06:08   1026s] LayerId::2 widthSet size::4
[12/01 17:06:08   1026s] LayerId::3 widthSet size::4
[12/01 17:06:08   1026s] LayerId::4 widthSet size::4
[12/01 17:06:08   1026s] LayerId::5 widthSet size::4
[12/01 17:06:08   1026s] LayerId::6 widthSet size::3
[12/01 17:06:08   1026s] Updating RC grid for preRoute extraction ...
[12/01 17:06:08   1026s] eee: pegSigSF::1.070000
[12/01 17:06:08   1026s] Initializing multi-corner capacitance tables ... 
[12/01 17:06:08   1026s] Initializing multi-corner resistance tables ...
[12/01 17:06:08   1026s] eee: l::1 avDens::0.136985 usedTrk::11746.480055 availTrk::85750.000000 sigTrk::11746.480055
[12/01 17:06:08   1026s] eee: l::2 avDens::0.246853 usedTrk::20631.934225 availTrk::83580.000000 sigTrk::20631.934225
[12/01 17:06:08   1026s] eee: l::3 avDens::0.322629 usedTrk::26987.877355 availTrk::83650.000000 sigTrk::26987.877355
[12/01 17:06:08   1026s] eee: l::4 avDens::0.354864 usedTrk::29734.034283 availTrk::83790.000000 sigTrk::29734.034283
[12/01 17:06:08   1026s] eee: l::5 avDens::0.260366 usedTrk::20558.493427 availTrk::78960.000000 sigTrk::20558.493427
[12/01 17:06:08   1026s] eee: l::6 avDens::0.334382 usedTrk::11340.581763 availTrk::33915.000000 sigTrk::11340.581763
[12/01 17:06:08   1026s] {RT wc 0 6 6 {5 0} 1}
[12/01 17:06:08   1026s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.408676 ; uaWl: 1.000000 ; uaWlH: 0.562430 ; aWlH: 0.000000 ; Pmax: 0.914200 ; wcR: 0.555600 ; newSi: 0.078100 ; pMod: 78 ; 
[12/01 17:06:08   1027s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:00.0  MEM: 2185.570M)
[12/01 17:06:10   1028s] Compute RC Scale Done ...
[12/01 17:06:10   1028s] **optDesign ... cpu = 0:10:39, real = 0:10:43, mem = 1873.8M, totSessionCpu=0:17:09 **
[12/01 17:06:10   1028s] #################################################################################
[12/01 17:06:10   1028s] # Design Stage: PreRoute
[12/01 17:06:10   1028s] # Design Name: MAU
[12/01 17:06:10   1028s] # Design Mode: 180nm
[12/01 17:06:10   1028s] # Analysis Mode: MMMC Non-OCV 
[12/01 17:06:10   1028s] # Parasitics Mode: No SPEF/RCDB 
[12/01 17:06:10   1028s] # Signoff Settings: SI Off 
[12/01 17:06:10   1028s] #################################################################################
[12/01 17:06:11   1030s] Calculate delays in BcWc mode...
[12/01 17:06:11   1030s] Topological Sorting (REAL = 0:00:00.0, MEM = 2195.4M, InitMEM = 2181.6M)
[12/01 17:06:11   1030s] Start delay calculation (fullDC) (1 T). (MEM=2195.43)
[12/01 17:06:12   1030s] End AAE Lib Interpolated Model. (MEM=2207.95 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/01 17:06:20   1039s] Total number of fetched objects 107221
[12/01 17:06:20   1039s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/01 17:06:20   1039s] End delay calculation. (MEM=2206.84 CPU=0:00:07.4 REAL=0:00:07.0)
[12/01 17:06:21   1039s] End delay calculation (fullDC). (MEM=2206.84 CPU=0:00:09.1 REAL=0:00:10.0)
[12/01 17:06:21   1039s] *** CDM Built up (cpu=0:00:10.6  real=0:00:11.0  mem= 2206.8M) ***
[12/01 17:06:21   1040s] *** IncrReplace #1 [finish] : cpu/real = 0:05:42.7/0:05:45.5 (1.0), totSession cpu/real = 0:17:20.2/0:41:50.9 (0.4), mem = 2206.8M
[12/01 17:06:21   1040s] 
[12/01 17:06:21   1040s] =============================================================================================
[12/01 17:06:21   1040s]  Step TAT Report for IncrReplace #1                                             20.15-s105_1
[12/01 17:06:21   1040s] =============================================================================================
[12/01 17:06:21   1040s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/01 17:06:21   1040s] ---------------------------------------------------------------------------------------------
[12/01 17:06:21   1040s] [ ExtractRC              ]      1   0:00:00.6  (   0.2 % )     0:00:00.6 /  0:00:00.6    1.0
[12/01 17:06:21   1040s] [ FullDelayCalc          ]      1   0:00:09.0  (   2.6 % )     0:00:09.0 /  0:00:09.1    1.0
[12/01 17:06:21   1040s] [ CellServerInit         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 17:06:21   1040s] [ LibAnalyzerInit        ]      1   0:00:00.5  (   0.2 % )     0:00:00.5 /  0:00:00.5    1.0
[12/01 17:06:21   1040s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 17:06:21   1040s] [ MISC                   ]          0:05:35.3  (  97.1 % )     0:05:35.3 /  0:05:32.5    1.0
[12/01 17:06:21   1040s] ---------------------------------------------------------------------------------------------
[12/01 17:06:21   1040s]  IncrReplace #1 TOTAL               0:05:45.5  ( 100.0 % )     0:05:45.5 /  0:05:42.7    1.0
[12/01 17:06:21   1040s] ---------------------------------------------------------------------------------------------
[12/01 17:06:21   1040s] 
[12/01 17:06:22   1041s] Deleting Lib Analyzer.
[12/01 17:06:22   1041s] Begin: GigaOpt DRV Optimization
[12/01 17:06:22   1041s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 1 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[12/01 17:06:22   1041s] *** DrvOpt #3 [begin] : totSession cpu/real = 0:17:21.4/0:41:52.2 (0.4), mem = 2222.8M
[12/01 17:06:23   1041s] Info: 1 clock net  excluded from IPO operation.
[12/01 17:06:23   1041s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3859460.6
[12/01 17:06:23   1041s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/01 17:06:23   1041s] ### Creating PhyDesignMc. totSessionCpu=0:17:22 mem=2222.8M
[12/01 17:06:23   1041s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/01 17:06:23   1041s] OPERPROF: Starting DPlace-Init at level 1, MEM:2222.8M
[12/01 17:06:23   1041s] z: 2, totalTracks: 1
[12/01 17:06:23   1041s] z: 4, totalTracks: 1
[12/01 17:06:23   1041s] z: 6, totalTracks: 1
[12/01 17:06:23   1041s] #spOpts: N=180 minPadR=1.1 hrOri=1 hrSnap=1 
[12/01 17:06:23   1041s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2222.8M
[12/01 17:06:23   1041s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2222.8M
[12/01 17:06:23   1041s] Core basic site is core7T
[12/01 17:06:23   1041s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2222.8M
[12/01 17:06:23   1041s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.006, REAL:0.006, MEM:2222.8M
[12/01 17:06:23   1041s] Fast DP-INIT is on for default
[12/01 17:06:23   1041s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/01 17:06:23   1041s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.024, REAL:0.024, MEM:2222.8M
[12/01 17:06:23   1041s] OPERPROF:     Starting CMU at level 3, MEM:2222.8M
[12/01 17:06:23   1041s] OPERPROF:     Finished CMU at level 3, CPU:0.004, REAL:0.004, MEM:2222.8M
[12/01 17:06:23   1041s] 
[12/01 17:06:23   1041s] Bad Lib Cell Checking (CMU) is done! (0)
[12/01 17:06:23   1041s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.043, REAL:0.043, MEM:2222.8M
[12/01 17:06:23   1041s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2222.8M
[12/01 17:06:23   1041s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2222.8M
[12/01 17:06:23   1041s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2222.8MB).
[12/01 17:06:23   1041s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.104, REAL:0.104, MEM:2222.8M
[12/01 17:06:23   1042s] TotalInstCnt at PhyDesignMc Initialization: 106,155
[12/01 17:06:23   1042s] ### Creating PhyDesignMc, finished. totSessionCpu=0:17:22 mem=2222.8M
[12/01 17:06:23   1042s] ### Creating RouteCongInterface, started
[12/01 17:06:23   1042s] 
[12/01 17:06:23   1042s] Creating Lib Analyzer ...
[12/01 17:06:23   1042s] Total number of usable buffers from Lib Analyzer: 1 ( BUFX1)
[12/01 17:06:23   1042s] Total number of usable inverters from Lib Analyzer: 6 ( INVX2 INVX1 INVX4 INVX8 INVX16 INVX32)
[12/01 17:06:23   1042s] Total number of usable delay cells from Lib Analyzer: 0 ()
[12/01 17:06:23   1042s] 
[12/01 17:06:23   1042s] {RT wc 0 6 6 {5 0} 1}
[12/01 17:06:23   1042s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:17:22 mem=2222.8M
[12/01 17:06:23   1042s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:17:22 mem=2222.8M
[12/01 17:06:23   1042s] Creating Lib Analyzer, finished. 
[12/01 17:06:23   1042s] 
[12/01 17:06:23   1042s] #optDebug:  {2, 1.000, 0.8500} {3, 0.784, 0.8500} {4, 0.567, 0.8500} {5, 0.135, 0.4353} {6, 0.135, 0.4353} 
[12/01 17:06:23   1042s] 
[12/01 17:06:23   1042s] #optDebug: {0, 1.000}
[12/01 17:06:23   1042s] ### Creating RouteCongInterface, finished
[12/01 17:06:23   1042s] {MG  {5 0 7.6 0.186456} }
[12/01 17:06:23   1042s] ### Creating LA Mngr. totSessionCpu=0:17:22 mem=2222.8M
[12/01 17:06:23   1042s] ### Creating LA Mngr, finished. totSessionCpu=0:17:22 mem=2222.8M
[12/01 17:06:26   1044s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2241.9M
[12/01 17:06:26   1044s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.001, REAL:0.001, MEM:2241.9M
[12/01 17:06:26   1045s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/01 17:06:26   1045s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/01 17:06:26   1045s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/01 17:06:26   1045s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/01 17:06:26   1045s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/01 17:06:27   1045s] Info: violation cost 8.499399 (cap = 1.965526, tran = 6.533874, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/01 17:06:27   1045s] |    12|    52|    -0.44|    15|    15|    -0.08|     0|     0|     0|     0|    -3.22| -3180.24|       0|       0|       0| 77.45%|          |         |
[12/01 17:06:28   1046s] Info: violation cost 0.471842 (cap = 0.471842, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/01 17:06:28   1046s] |     0|     0|     0.00|     5|     5|    -0.06|     0|     0|     0|     0|    -3.38| -3351.38|      20|       8|       4| 77.48%| 0:00:01.0|  2315.2M|
[12/01 17:06:28   1047s] Info: violation cost 0.163568 (cap = 0.163568, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/01 17:06:28   1047s] |     0|     0|     0.00|     3|     3|    -0.04|     0|     0|     0|     0|    -3.82| -3610.96|       5|       0|       0| 77.48%| 0:00:00.0|  2315.2M|
[12/01 17:06:28   1047s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/01 17:06:29   1047s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -3.82| -3821.13|       3|       0|       0| 77.48%| 0:00:00.0|  2315.2M|
[12/01 17:06:29   1047s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/01 17:06:29   1047s] Bottom Preferred Layer:
[12/01 17:06:29   1047s]     None
[12/01 17:06:29   1047s] Via Pillar Rule:
[12/01 17:06:29   1047s]     None
[12/01 17:06:29   1047s] 
[12/01 17:06:29   1047s] *** Finish DRV Fixing (cpu=0:00:02.7 real=0:00:03.0 mem=2315.2M) ***
[12/01 17:06:29   1047s] 
[12/01 17:06:29   1047s] Total-nets :: 107257, Stn-nets :: 42, ratio :: 0.0391583 %
[12/01 17:06:29   1047s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2296.1M
[12/01 17:06:29   1047s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.134, REAL:0.135, MEM:2187.1M
[12/01 17:06:29   1047s] TotalInstCnt at PhyDesignMc Destruction: 106,191
[12/01 17:06:29   1047s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3859460.6
[12/01 17:06:29   1047s] *** DrvOpt #3 [finish] : cpu/real = 0:00:06.2/0:00:06.3 (1.0), totSession cpu/real = 0:17:27.7/0:41:58.4 (0.4), mem = 2187.1M
[12/01 17:06:29   1047s] 
[12/01 17:06:29   1047s] =============================================================================================
[12/01 17:06:29   1047s]  Step TAT Report for DrvOpt #3                                                  20.15-s105_1
[12/01 17:06:29   1047s] =============================================================================================
[12/01 17:06:29   1047s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/01 17:06:29   1047s] ---------------------------------------------------------------------------------------------
[12/01 17:06:29   1047s] [ SlackTraversorInit     ]      1   0:00:00.3  (   4.2 % )     0:00:00.3 /  0:00:00.3    1.0
[12/01 17:06:29   1047s] [ LibAnalyzerInit        ]      1   0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.1    1.0
[12/01 17:06:29   1047s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 17:06:29   1047s] [ PlacerInterfaceInit    ]      1   0:00:00.5  (   8.6 % )     0:00:00.5 /  0:00:00.5    1.0
[12/01 17:06:29   1047s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   2.6 % )     0:00:00.2 /  0:00:00.2    1.0
[12/01 17:06:29   1047s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 17:06:29   1047s] [ OptSingleIteration     ]      3   0:00:00.0  (   0.0 % )     0:00:01.6 /  0:00:01.6    1.0
[12/01 17:06:29   1047s] [ OptGetWeight           ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 17:06:29   1047s] [ OptEval                ]      3   0:00:01.0  (  15.3 % )     0:00:01.0 /  0:00:01.0    1.0
[12/01 17:06:29   1047s] [ OptCommit              ]      3   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 17:06:29   1047s] [ IncrTimingUpdate       ]      3   0:00:00.3  (   5.5 % )     0:00:00.3 /  0:00:00.3    1.0
[12/01 17:06:29   1047s] [ PostCommitDelayUpdate  ]      3   0:00:00.0  (   0.4 % )     0:00:00.3 /  0:00:00.3    1.0
[12/01 17:06:29   1047s] [ IncrDelayCalc          ]     18   0:00:00.2  (   3.8 % )     0:00:00.2 /  0:00:00.3    1.1
[12/01 17:06:29   1047s] [ DrvFindVioNets         ]      4   0:00:00.4  (   6.1 % )     0:00:00.4 /  0:00:00.4    1.0
[12/01 17:06:29   1047s] [ DrvComputeSummary      ]      4   0:00:00.3  (   4.0 % )     0:00:00.3 /  0:00:00.3    1.0
[12/01 17:06:29   1047s] [ MISC                   ]          0:00:03.0  (  48.2 % )     0:00:03.0 /  0:00:03.0    1.0
[12/01 17:06:29   1047s] ---------------------------------------------------------------------------------------------
[12/01 17:06:29   1047s]  DrvOpt #3 TOTAL                    0:00:06.3  ( 100.0 % )     0:00:06.3 /  0:00:06.2    1.0
[12/01 17:06:29   1047s] ---------------------------------------------------------------------------------------------
[12/01 17:06:29   1047s] 
[12/01 17:06:29   1047s] End: GigaOpt DRV Optimization
[12/01 17:06:29   1047s] GigaOpt DRV: restore maxLocalDensity to 0.98
[12/01 17:06:29   1047s] **optDesign ... cpu = 0:10:58, real = 0:11:02, mem = 1909.4M, totSessionCpu=0:17:28 **
[12/01 17:06:29   1047s] *** Timing NOT met, worst failing slack is -3.819
[12/01 17:06:29   1047s] *** Check timing (0:00:00.0)
[12/01 17:06:29   1047s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/01 17:06:29   1047s] Deleting Lib Analyzer.
[12/01 17:06:29   1047s] Begin: GigaOpt Optimization in TNS mode
[12/01 17:06:31   1049s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.95 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -lowEffort -pgMode all -nativePathGroupFlow -skipLowEffortCategoryOptimization -qftns -ftns -integratedAreaOpt -nonLegalPlaceEcoBumpRecoveryInTNSOpt -ipoTgtSlackCoef 0 -effTgtSlackCoef 0
[12/01 17:06:31   1050s] Info: 1 clock net  excluded from IPO operation.
[12/01 17:06:31   1050s] *** TnsOpt #1 [begin] : totSession cpu/real = 0:17:30.1/0:42:00.9 (0.4), mem = 2187.1M
[12/01 17:06:31   1050s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3859460.7
[12/01 17:06:31   1050s] PhyDesignGrid: maxLocalDensity 0.95, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/01 17:06:31   1050s] ### Creating PhyDesignMc. totSessionCpu=0:17:30 mem=2187.1M
[12/01 17:06:31   1050s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/01 17:06:31   1050s] OPERPROF: Starting DPlace-Init at level 1, MEM:2187.1M
[12/01 17:06:31   1050s] z: 2, totalTracks: 1
[12/01 17:06:31   1050s] z: 4, totalTracks: 1
[12/01 17:06:31   1050s] z: 6, totalTracks: 1
[12/01 17:06:31   1050s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/01 17:06:31   1050s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2187.1M
[12/01 17:06:31   1050s] OPERPROF:     Starting CMU at level 3, MEM:2187.1M
[12/01 17:06:31   1050s] OPERPROF:     Finished CMU at level 3, CPU:0.004, REAL:0.004, MEM:2187.1M
[12/01 17:06:31   1050s] 
[12/01 17:06:31   1050s] Bad Lib Cell Checking (CMU) is done! (0)
[12/01 17:06:31   1050s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.042, REAL:0.042, MEM:2187.1M
[12/01 17:06:31   1050s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2187.1M
[12/01 17:06:31   1050s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2187.1M
[12/01 17:06:31   1050s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2187.1MB).
[12/01 17:06:31   1050s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.103, REAL:0.103, MEM:2187.1M
[12/01 17:06:32   1050s] TotalInstCnt at PhyDesignMc Initialization: 106,191
[12/01 17:06:32   1050s] ### Creating PhyDesignMc, finished. totSessionCpu=0:17:31 mem=2187.1M
[12/01 17:06:32   1050s] ### Creating RouteCongInterface, started
[12/01 17:06:32   1050s] 
[12/01 17:06:32   1050s] Creating Lib Analyzer ...
[12/01 17:06:32   1050s] Total number of usable buffers from Lib Analyzer: 1 ( BUFX1)
[12/01 17:06:32   1050s] Total number of usable inverters from Lib Analyzer: 6 ( INVX2 INVX1 INVX4 INVX8 INVX16 INVX32)
[12/01 17:06:32   1050s] Total number of usable delay cells from Lib Analyzer: 0 ()
[12/01 17:06:32   1050s] 
[12/01 17:06:32   1050s] {RT wc 0 6 6 {5 0} 1}
[12/01 17:06:32   1050s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:17:31 mem=2187.1M
[12/01 17:06:32   1050s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:17:31 mem=2187.1M
[12/01 17:06:32   1050s] Creating Lib Analyzer, finished. 
[12/01 17:06:32   1050s] 
[12/01 17:06:32   1050s] #optDebug:  {2, 1.000, 0.8500} {3, 0.784, 0.8500} {4, 0.567, 0.8500} {5, 0.135, 0.8500} {6, 0.135, 0.8500} 
[12/01 17:06:32   1050s] 
[12/01 17:06:32   1050s] #optDebug: {0, 1.000}
[12/01 17:06:32   1050s] ### Creating RouteCongInterface, finished
[12/01 17:06:32   1050s] {MG  {5 0 7.6 0.186456} }
[12/01 17:06:32   1050s] ### Creating LA Mngr. totSessionCpu=0:17:31 mem=2187.1M
[12/01 17:06:32   1050s] ### Creating LA Mngr, finished. totSessionCpu=0:17:31 mem=2187.1M
[12/01 17:06:34   1052s] *info: 1 clock net excluded
[12/01 17:06:34   1052s] *info: 794 no-driver nets excluded.
[12/01 17:06:34   1052s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.3859460.1
[12/01 17:06:34   1052s] PathGroup :  reg2reg  TargetSlack : 0 
[12/01 17:06:34   1053s] ** GigaOpt Optimizer WNS Slack -3.818 TNS Slack -3821.130 Density 77.48
[12/01 17:06:34   1053s] Optimizer TNS Opt
[12/01 17:06:34   1053s] OptDebug: Start of Optimizer TNS Pass:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-3.818|-3802.947|
|reg2reg   |-2.179|-2116.711|
|HEPG      |-2.179|-2116.711|
|All Paths |-3.818|-3821.130|
+----------+------+---------+

[12/01 17:06:34   1053s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2206.2M
[12/01 17:06:34   1053s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:2206.2M
[12/01 17:06:34   1053s] Active Path Group: reg2reg  
[12/01 17:06:34   1053s] +--------+---------+---------+---------+---------+------------+--------+----------+---------+-------------------------------+
[12/01 17:06:34   1053s] |  WNS   | All WNS |   TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|           End Point           |
[12/01 17:06:34   1053s] +--------+---------+---------+---------+---------+------------+--------+----------+---------+-------------------------------+
[12/01 17:06:34   1053s] |  -2.179|   -3.818|-2116.711|-3821.130|   77.48%|   0:00:00.0| 2206.2M|        wc|  reg2reg| B1/ram_reg[359]/D             |
[12/01 17:06:35   1053s] |  -2.116|   -3.819|-2114.310|-3819.009|   77.48%|   0:00:01.0| 2248.8M|        wc|  reg2reg| B1/ram_reg[487]/D             |
[12/01 17:06:35   1053s] |  -2.095|   -3.819|-2109.303|-3815.577|   77.49%|   0:00:00.0| 2248.8M|        wc|  reg2reg| B1/ram_reg[487]/D             |
[12/01 17:06:35   1053s] |  -2.082|   -3.819|-2107.865|-3813.454|   77.49%|   0:00:00.0| 2248.8M|        wc|  reg2reg| B1/ram_reg[487]/D             |
[12/01 17:06:35   1053s] |  -2.058|   -3.819|-2107.122|-3816.055|   77.50%|   0:00:00.0| 2248.8M|        wc|  reg2reg| B1/ram_reg[487]/D             |
[12/01 17:06:35   1053s] |  -2.046|   -3.819|-2105.935|-3816.439|   77.50%|   0:00:00.0| 2248.8M|        wc|  reg2reg| B1/ram_reg[487]/D             |
[12/01 17:06:35   1054s] |  -2.024|   -3.819|-2103.466|-3816.736|   77.51%|   0:00:00.0| 2248.8M|        wc|  reg2reg| B1/ram_reg[487]/D             |
[12/01 17:06:35   1054s] |  -2.004|   -3.798|-2099.871|-3817.255|   77.52%|   0:00:00.0| 2248.8M|        wc|  reg2reg| B1/ram_reg[487]/D             |
[12/01 17:06:36   1054s] |  -1.991|   -3.798|-2096.882|-3816.192|   77.54%|   0:00:01.0| 2248.8M|        wc|  reg2reg| B1/ram_reg[487]/D             |
[12/01 17:06:36   1054s] |  -1.991|   -3.798|-2095.872|-3816.049|   77.54%|   0:00:00.0| 2248.8M|        wc|  reg2reg| B1/ram_reg[487]/D             |
[12/01 17:06:36   1054s] |  -1.980|   -3.798|-2095.826|-3816.049|   77.55%|   0:00:00.0| 2248.8M|        wc|  reg2reg| B1/ram_reg[487]/D             |
[12/01 17:06:36   1054s] |  -1.964|   -3.798|-2094.055|-3816.099|   77.55%|   0:00:00.0| 2248.8M|        wc|  reg2reg| B1/ram_reg[487]/D             |
[12/01 17:06:36   1055s] |  -1.964|   -3.827|-2092.968|-3820.281|   77.56%|   0:00:00.0| 2248.8M|        wc|  reg2reg| B1/ram_reg[487]/D             |
[12/01 17:06:36   1055s] |  -1.964|   -3.798|-2092.875|-3820.165|   77.56%|   0:00:00.0| 2248.8M|        wc|  reg2reg| B1/ram_reg[487]/D             |
[12/01 17:06:38   1056s] |  -1.964|   -3.811|-2089.996|-3823.138|   77.61%|   0:00:02.0| 2248.8M|        wc|  reg2reg| B0/ram_reg[479]/D             |
[12/01 17:06:38   1056s] |  -1.964|   -3.811|-2088.738|-3819.877|   77.61%|   0:00:00.0| 2248.8M|        wc|  reg2reg| B0/ram_reg[479]/D             |
[12/01 17:06:38   1056s] |  -1.964|   -3.811|-2088.683|-3820.713|   77.61%|   0:00:00.0| 2248.8M|        wc|  reg2reg| B0/ram_reg[479]/D             |
[12/01 17:06:38   1057s] |  -1.964|   -3.811|-2088.604|-3820.609|   77.62%|   0:00:00.0| 2248.8M|        wc|  reg2reg| B0/ram_reg[479]/D             |
[12/01 17:06:39   1057s] |  -1.964|   -3.811|-2069.545|-3812.513|   77.63%|   0:00:01.0| 2248.8M|        wc|  reg2reg| B2/ram_reg[295]/D             |
[12/01 17:06:39   1057s] |  -1.964|   -3.811|-2068.211|-3811.755|   77.63%|   0:00:00.0| 2248.8M|        wc|  reg2reg| B2/ram_reg[295]/D             |
[12/01 17:06:40   1058s] |  -1.964|   -3.811|-2061.683|-3810.390|   77.66%|   0:00:01.0| 2248.8M|        wc|  reg2reg| B3/ram_reg[479]/D             |
[12/01 17:06:40   1058s] |  -1.964|   -3.811|-2061.531|-3810.390|   77.66%|   0:00:00.0| 2248.8M|        wc|  reg2reg| B3/ram_reg[479]/D             |
[12/01 17:06:40   1058s] |  -1.964|   -3.811|-2060.009|-3811.018|   77.67%|   0:00:00.0| 2248.8M|        wc|  reg2reg| B3/ram_reg[479]/D             |
[12/01 17:06:40   1058s] |  -1.964|   -3.811|-2059.601|-3810.994|   77.67%|   0:00:00.0| 2248.8M|        wc|  reg2reg| B3/ram_reg[479]/D             |
[12/01 17:06:40   1059s] |  -1.964|   -3.811|-2054.509|-3808.241|   77.69%|   0:00:00.0| 2248.8M|        wc|  reg2reg| B1/ram_reg[175]/D             |
[12/01 17:06:41   1059s] |  -1.964|   -3.811|-2053.015|-3808.586|   77.70%|   0:00:01.0| 2248.8M|        wc|  reg2reg| B1/ram_reg[175]/D             |
[12/01 17:06:41   1059s] |  -1.964|   -3.811|-2052.898|-3808.552|   77.70%|   0:00:00.0| 2248.8M|        wc|  reg2reg| B1/ram_reg[175]/D             |
[12/01 17:06:41   1060s] |  -1.964|   -3.811|-2048.569|-3802.079|   77.73%|   0:00:00.0| 2248.8M|        wc|  reg2reg| B3/ram_reg[151]/D             |
[12/01 17:06:41   1060s] |  -1.964|   -3.811|-2048.430|-3802.073|   77.73%|   0:00:00.0| 2248.8M|        wc|  reg2reg| B3/ram_reg[151]/D             |
[12/01 17:06:42   1060s] |  -1.964|   -3.811|-2046.452|-3802.392|   77.75%|   0:00:01.0| 2248.8M|        wc|  reg2reg| B3/ram_reg[151]/D             |
[12/01 17:06:43   1061s] |  -1.964|   -3.811|-2035.747|-3791.354|   77.78%|   0:00:01.0| 2248.8M|        wc|  reg2reg| B3/ram_reg[183]/D             |
[12/01 17:06:43   1061s] |  -1.964|   -3.811|-2035.742|-3791.192|   77.78%|   0:00:00.0| 2248.8M|        wc|  reg2reg| B3/ram_reg[183]/D             |
[12/01 17:06:43   1062s] |  -1.964|   -3.811|-2034.687|-3790.065|   77.80%|   0:00:00.0| 2248.8M|        wc|  reg2reg| B3/ram_reg[183]/D             |
[12/01 17:06:43   1062s] |  -1.964|   -3.811|-2034.398|-3792.069|   77.81%|   0:00:00.0| 2248.8M|        wc|  reg2reg| B3/ram_reg[183]/D             |
[12/01 17:06:44   1063s] |  -1.964|   -3.811|-2011.253|-3786.605|   77.84%|   0:00:01.0| 2248.8M|        wc|  reg2reg| B1/ram_reg[247]/D             |
[12/01 17:06:44   1063s] |  -1.964|   -3.811|-2010.970|-3786.605|   77.84%|   0:00:00.0| 2248.8M|        wc|  reg2reg| B1/ram_reg[247]/D             |
[12/01 17:06:45   1063s] |  -1.964|   -3.811|-2009.589|-3789.708|   77.86%|   0:00:01.0| 2248.8M|        wc|  reg2reg| B1/ram_reg[247]/D             |
[12/01 17:06:45   1063s] |  -1.964|   -3.811|-2009.146|-3792.535|   77.87%|   0:00:00.0| 2248.8M|        wc|  reg2reg| B1/ram_reg[247]/D             |
[12/01 17:06:46   1064s] |  -1.964|   -3.811|-1992.257|-3792.796|   77.89%|   0:00:01.0| 2267.9M|        wc|  reg2reg| B0/ram_reg[111]/D             |
[12/01 17:06:46   1065s] |  -1.964|   -3.811|-1991.097|-3794.857|   77.91%|   0:00:00.0| 2267.9M|        wc|  reg2reg| B0/ram_reg[111]/D             |
[12/01 17:06:46   1065s] |  -1.964|   -3.811|-1990.926|-3796.185|   77.91%|   0:00:00.0| 2267.9M|        wc|  reg2reg| B0/ram_reg[111]/D             |
[12/01 17:06:47   1065s] |  -1.964|   -3.811|-1986.423|-3801.315|   77.93%|   0:00:01.0| 2267.9M|        wc|  reg2reg| B1/ram_reg[231]/D             |
[12/01 17:06:47   1065s] |  -1.964|   -3.811|-1986.150|-3801.315|   77.93%|   0:00:00.0| 2267.9M|        wc|  reg2reg| B1/ram_reg[231]/D             |
[12/01 17:06:47   1066s] |  -1.964|   -3.811|-1985.674|-3801.131|   77.94%|   0:00:00.0| 2267.9M|        wc|  reg2reg| B1/ram_reg[231]/D             |
[12/01 17:06:47   1066s] |  -1.964|   -3.811|-1985.383|-3801.205|   77.94%|   0:00:00.0| 2267.9M|        wc|  reg2reg| B1/ram_reg[231]/D             |
[12/01 17:06:48   1067s] |  -1.964|   -3.811|-1973.402|-3788.132|   77.97%|   0:00:01.0| 2267.9M|        wc|  reg2reg| B0/ram_reg[503]/D             |
[12/01 17:06:48   1067s] |  -1.964|   -3.811|-1972.760|-3788.190|   77.98%|   0:00:00.0| 2267.9M|        wc|  reg2reg| B0/ram_reg[503]/D             |
[12/01 17:06:49   1067s] |  -1.964|   -3.811|-1972.551|-3788.794|   77.98%|   0:00:01.0| 2267.9M|        wc|  reg2reg| B0/ram_reg[503]/D             |
[12/01 17:06:49   1068s] |  -1.964|   -3.811|-1962.024|-3795.804|   78.00%|   0:00:00.0| 2267.9M|        wc|  reg2reg| B3/ram_reg[95]/D              |
[12/01 17:06:49   1068s] |  -1.964|   -3.811|-1962.006|-3795.804|   78.00%|   0:00:00.0| 2267.9M|        wc|  reg2reg| B3/ram_reg[95]/D              |
[12/01 17:06:50   1068s] |  -1.964|   -3.811|-1960.994|-3798.428|   78.00%|   0:00:01.0| 2267.9M|        wc|  reg2reg| B3/ram_reg[95]/D              |
[12/01 17:06:50   1068s] |  -1.964|   -3.811|-1960.776|-3797.692|   78.01%|   0:00:00.0| 2267.9M|        wc|  reg2reg| B3/ram_reg[95]/D              |
[12/01 17:06:51   1069s] |  -1.964|   -3.811|-1950.051|-3798.551|   78.03%|   0:00:01.0| 2267.9M|        wc|  reg2reg| B0/ram_reg[150]/D             |
[12/01 17:06:51   1069s] |  -1.964|   -3.811|-1949.818|-3798.318|   78.03%|   0:00:00.0| 2267.9M|        wc|  reg2reg| B0/ram_reg[150]/D             |
[12/01 17:06:51   1069s] |  -1.964|   -3.811|-1948.853|-3797.004|   78.05%|   0:00:00.0| 2267.9M|        wc|  reg2reg| B0/ram_reg[150]/D             |
[12/01 17:06:51   1069s] |  -1.964|   -3.811|-1948.794|-3799.500|   78.05%|   0:00:00.0| 2267.9M|        wc|  reg2reg| B0/ram_reg[150]/D             |
[12/01 17:06:52   1070s] |  -1.964|   -3.811|-1936.870|-3801.999|   78.08%|   0:00:01.0| 2267.9M|        wc|  reg2reg| B1/ram_reg[159]/D             |
[12/01 17:06:52   1070s] |  -1.964|   -3.811|-1936.822|-3801.999|   78.08%|   0:00:00.0| 2267.9M|        wc|  reg2reg| B1/ram_reg[159]/D             |
[12/01 17:06:52   1070s] |  -1.964|   -3.811|-1935.103|-3800.221|   78.09%|   0:00:00.0| 2267.9M|        wc|  reg2reg| B1/ram_reg[159]/D             |
[12/01 17:06:52   1070s] |  -1.964|   -3.811|-1934.807|-3799.551|   78.09%|   0:00:00.0| 2267.9M|        wc|  reg2reg| B1/ram_reg[159]/D             |
[12/01 17:06:53   1071s] |  -1.964|   -3.811|-1928.981|-3801.454|   78.12%|   0:00:01.0| 2267.9M|        wc|  reg2reg| B0/ram_reg[415]/D             |
[12/01 17:06:53   1071s] |  -1.964|   -3.811|-1928.233|-3802.152|   78.13%|   0:00:00.0| 2267.9M|        wc|  reg2reg| B0/ram_reg[415]/D             |
[12/01 17:06:53   1071s] |  -1.964|   -3.811|-1928.220|-3801.274|   78.13%|   0:00:00.0| 2267.9M|        wc|  reg2reg| B0/ram_reg[415]/D             |
[12/01 17:06:54   1072s] |  -1.964|   -3.811|-1906.314|-3801.135|   78.16%|   0:00:01.0| 2267.9M|        wc|  reg2reg| B0/ram_reg[47]/D              |
[12/01 17:06:54   1072s] |  -1.964|   -3.811|-1906.101|-3801.314|   78.16%|   0:00:00.0| 2267.9M|        wc|  reg2reg| B0/ram_reg[47]/D              |
[12/01 17:06:56   1074s] |  -1.964|   -3.811|-1890.148|-3793.966|   78.20%|   0:00:02.0| 2267.9M|        wc|  reg2reg| B2/ram_reg[39]/D              |
[12/01 17:06:56   1074s] |  -1.964|   -3.811|-1889.355|-3795.069|   78.21%|   0:00:00.0| 2267.9M|        wc|  reg2reg| B2/ram_reg[39]/D              |
[12/01 17:06:56   1074s] |  -1.964|   -3.811|-1889.303|-3795.821|   78.21%|   0:00:00.0| 2267.9M|        wc|  reg2reg| B2/ram_reg[39]/D              |
[12/01 17:06:57   1075s] |  -1.964|   -3.811|-1856.890|-3794.826|   78.25%|   0:00:01.0| 2267.9M|        wc|  reg2reg| B0/ram_reg[319]/D             |
[12/01 17:06:57   1075s] |  -1.964|   -3.811|-1856.836|-3794.826|   78.25%|   0:00:00.0| 2267.9M|        wc|  reg2reg| B0/ram_reg[319]/D             |
[12/01 17:06:57   1075s] |  -1.964|   -3.811|-1856.431|-3794.824|   78.26%|   0:00:00.0| 2267.9M|        wc|  reg2reg| B0/ram_reg[319]/D             |
[12/01 17:06:57   1076s] |  -1.964|   -3.811|-1842.873|-3793.754|   78.29%|   0:00:00.0| 2267.9M|        wc|  reg2reg| B1/ram_reg[199]/D             |
[12/01 17:06:57   1076s] |  -1.964|   -3.811|-1841.912|-3793.754|   78.29%|   0:00:00.0| 2267.9M|        wc|  reg2reg| B1/ram_reg[199]/D             |
[12/01 17:06:58   1077s] |  -1.964|   -3.802|-1809.088|-3781.244|   78.33%|   0:00:01.0| 2363.3M|        wc|  reg2reg| B0/ram_reg[199]/D             |
[12/01 17:06:58   1077s] |  -1.964|   -3.802|-1805.012|-3781.304|   78.34%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B0/ram_reg[199]/D             |
[12/01 17:07:00   1078s] |  -1.964|   -3.802|-1788.734|-3779.160|   78.38%|   0:00:02.0| 2363.3M|        wc|  reg2reg| B2/ram_reg[31]/D              |
[12/01 17:07:00   1078s] |  -1.964|   -3.802|-1783.404|-3779.074|   78.39%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B2/ram_reg[31]/D              |
[12/01 17:07:00   1078s] |  -1.964|   -3.802|-1782.788|-3779.054|   78.39%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B2/ram_reg[31]/D              |
[12/01 17:07:01   1079s] |  -1.964|   -3.802|-1760.210|-3779.007|   78.42%|   0:00:01.0| 2363.3M|        wc|  reg2reg| B3/ram_reg[470]/D             |
[12/01 17:07:02   1080s] |  -1.964|   -3.802|-1752.312|-3779.188|   78.48%|   0:00:01.0| 2363.3M|        wc|  reg2reg| B3/ram_reg[447]/D             |
[12/01 17:07:02   1080s] |  -1.964|   -3.802|-1752.024|-3779.240|   78.49%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B3/ram_reg[447]/D             |
[12/01 17:07:02   1081s] |  -1.964|   -3.802|-1749.488|-3775.664|   78.50%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B3/ram_reg[447]/D             |
[12/01 17:07:02   1081s] |  -1.964|   -3.802|-1749.441|-3775.664|   78.50%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B3/ram_reg[447]/D             |
[12/01 17:07:03   1082s] |  -1.964|   -3.802|-1740.834|-3774.394|   78.54%|   0:00:01.0| 2363.3M|        wc|  reg2reg| B1/ram_reg[117]/D             |
[12/01 17:07:03   1082s] |  -1.964|   -3.802|-1740.608|-3774.394|   78.54%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B2/ram_reg[198]/D             |
[12/01 17:07:03   1082s] |  -1.964|   -3.802|-1739.711|-3774.027|   78.55%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B2/ram_reg[198]/D             |
[12/01 17:07:05   1083s] |  -1.964|   -3.802|-1720.408|-3770.506|   78.62%|   0:00:02.0| 2363.3M|        wc|  reg2reg| B1/ram_reg[148]/D             |
[12/01 17:07:05   1084s] |  -1.964|   -3.802|-1705.638|-3770.855|   78.64%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B0/ram_reg[190]/D             |
[12/01 17:07:05   1084s] |  -1.964|   -3.802|-1705.233|-3770.855|   78.64%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B0/ram_reg[190]/D             |
[12/01 17:07:06   1085s] |  -1.964|   -3.802|-1677.307|-3771.299|   78.70%|   0:00:01.0| 2363.3M|        wc|  reg2reg| B0/ram_reg[114]/D             |
[12/01 17:07:06   1085s] |  -1.964|   -3.802|-1677.276|-3771.272|   78.70%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B0/ram_reg[270]/D             |
[12/01 17:07:07   1085s] |  -1.964|   -3.802|-1675.829|-3771.067|   78.71%|   0:00:01.0| 2363.3M|        wc|  reg2reg| B0/ram_reg[270]/D             |
[12/01 17:07:07   1085s] |  -1.964|   -3.802|-1675.687|-3771.067|   78.71%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B0/ram_reg[270]/D             |
[12/01 17:07:08   1086s] |  -1.964|   -3.802|-1666.081|-3770.862|   78.78%|   0:00:01.0| 2363.3M|        wc|  reg2reg| B2/ram_reg[21]/D              |
[12/01 17:07:08   1086s] |  -1.964|   -3.802|-1665.870|-3770.862|   78.78%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B2/ram_reg[28]/D              |
[12/01 17:07:08   1086s] |  -1.964|   -3.802|-1664.847|-3770.862|   78.78%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B2/ram_reg[28]/D              |
[12/01 17:07:08   1086s] |  -1.964|   -3.802|-1664.720|-3770.860|   78.78%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B1/ram_reg[494]/D             |
[12/01 17:07:09   1088s] |  -1.964|   -3.802|-1646.409|-3773.392|   78.86%|   0:00:01.0| 2363.3M|        wc|  reg2reg| B2/ram_reg[126]/D             |
[12/01 17:07:09   1088s] |  -1.964|   -3.802|-1646.332|-3773.392|   78.86%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B2/ram_reg[126]/D             |
[12/01 17:07:09   1088s] |  -1.964|   -3.802|-1644.678|-3773.392|   78.86%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B1/ram_reg[29]/D              |
[12/01 17:07:10   1088s] |  -1.964|   -3.802|-1644.129|-3773.077|   78.87%|   0:00:01.0| 2363.3M|        wc|  reg2reg| B1/ram_reg[29]/D              |
[12/01 17:07:11   1089s] |  -1.964|   -3.802|-1631.191|-3767.158|   78.96%|   0:00:01.0| 2363.3M|        wc|  reg2reg| B2/ram_reg[302]/D             |
[12/01 17:07:11   1089s] |  -1.964|   -3.802|-1631.141|-3767.158|   78.96%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B0/ram_reg[414]/D             |
[12/01 17:07:11   1089s] |  -1.964|   -3.802|-1630.020|-3767.158|   78.97%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B0/ram_reg[414]/D             |
[12/01 17:07:11   1090s] |  -1.964|   -3.802|-1629.881|-3767.158|   78.97%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B0/ram_reg[414]/D             |
[12/01 17:07:13   1091s] |  -1.964|   -3.802|-1613.552|-3763.930|   79.06%|   0:00:02.0| 2363.3M|        wc|  reg2reg| B1/ram_reg[181]/D             |
[12/01 17:07:13   1091s] |  -1.964|   -3.802|-1613.471|-3763.634|   79.06%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B0/ram_reg[262]/D             |
[12/01 17:07:14   1092s] |  -1.964|   -3.802|-1609.971|-3763.018|   79.11%|   0:00:01.0| 2363.3M|        wc|  reg2reg| B0/ram_reg[344]/D             |
[12/01 17:07:14   1092s] |  -1.964|   -3.802|-1609.888|-3763.018|   79.11%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B0/ram_reg[318]/D             |
[12/01 17:07:14   1092s] |  -1.964|   -3.802|-1609.550|-3762.031|   79.11%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B0/ram_reg[318]/D             |
[12/01 17:07:16   1094s] |  -1.964|   -3.802|-1594.196|-3757.887|   79.19%|   0:00:02.0| 2363.3M|        wc|  reg2reg| B3/ram_reg[241]/D             |
[12/01 17:07:16   1094s] |  -1.964|   -3.802|-1591.781|-3757.887|   79.19%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B2/ram_reg[6]/D               |
[12/01 17:07:16   1094s] |  -1.964|   -3.802|-1591.233|-3757.866|   79.21%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B2/ram_reg[6]/D               |
[12/01 17:07:16   1095s] |  -1.964|   -3.802|-1590.915|-3757.866|   79.21%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B2/ram_reg[6]/D               |
[12/01 17:07:18   1097s] |  -1.964|   -3.802|-1580.191|-3756.535|   79.34%|   0:00:02.0| 2363.3M|        wc|  reg2reg| B0/ram_reg[155]/D             |
[12/01 17:07:18   1097s] |  -1.964|   -3.802|-1579.879|-3756.535|   79.34%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B0/ram_reg[155]/D             |
[12/01 17:07:18   1097s] |  -1.964|   -3.802|-1579.392|-3756.535|   79.35%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B0/ram_reg[141]/D             |
[12/01 17:07:18   1097s] |  -1.964|   -3.802|-1579.108|-3756.535|   79.35%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B0/ram_reg[464]/D             |
[12/01 17:07:19   1097s] |  -1.964|   -3.802|-1576.165|-3755.974|   79.40%|   0:00:01.0| 2363.3M|        wc|  reg2reg| B0/ram_reg[464]/D             |
[12/01 17:07:19   1097s] |  -1.964|   -3.802|-1575.942|-3755.974|   79.40%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B0/ram_reg[464]/D             |
[12/01 17:07:22   1100s] |  -1.964|   -3.802|-1562.864|-3755.084|   79.50%|   0:00:03.0| 2363.3M|        wc|  reg2reg| B0/ram_reg[324]/D             |
[12/01 17:07:22   1100s] |  -1.964|   -3.802|-1562.392|-3755.084|   79.50%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B2/ram_reg[269]/D             |
[12/01 17:07:23   1101s] |  -1.964|   -3.802|-1557.404|-3753.596|   79.55%|   0:00:01.0| 2363.3M|        wc|  reg2reg| B2/ram_reg[69]/D              |
[12/01 17:07:23   1101s] |  -1.964|   -3.802|-1557.321|-3753.596|   79.56%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B2/ram_reg[269]/D             |
[12/01 17:07:23   1101s] |  -1.964|   -3.802|-1556.186|-3753.596|   79.56%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B3/ram_reg[365]/D             |
[12/01 17:07:23   1101s] |  -1.964|   -3.802|-1555.980|-3753.596|   79.56%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B3/ram_reg[237]/D             |
[12/01 17:07:23   1101s] |  -1.964|   -3.802|-1555.557|-3753.596|   79.57%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B2/ram_reg[269]/D             |
[12/01 17:07:26   1104s] |  -1.964|   -3.802|-1534.834|-3750.348|   79.70%|   0:00:03.0| 2363.3M|        wc|  reg2reg| B0/ram_reg[365]/D             |
[12/01 17:07:26   1104s] |  -1.964|   -3.802|-1533.777|-3750.840|   79.72%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B0/ram_reg[365]/D             |
[12/01 17:07:26   1104s] |  -1.964|   -3.802|-1533.761|-3750.840|   79.72%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B0/ram_reg[365]/D             |
[12/01 17:07:29   1107s] |  -1.964|   -3.802|-1517.927|-3744.938|   79.85%|   0:00:03.0| 2363.3M|        wc|  reg2reg| B2/ram_reg[18]/D              |
[12/01 17:07:29   1107s] |  -1.964|   -3.802|-1517.835|-3744.938|   79.85%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B2/ram_reg[277]/D             |
[12/01 17:07:29   1107s] |  -1.964|   -3.802|-1516.987|-3744.915|   79.86%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B2/ram_reg[18]/D              |
[12/01 17:07:30   1108s] |  -1.964|   -3.802|-1515.178|-3744.965|   79.89%|   0:00:01.0| 2363.3M|        wc|  reg2reg| B3/ram_reg[429]/D             |
[12/01 17:07:30   1108s] |  -1.964|   -3.802|-1514.418|-3744.904|   79.90%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B3/ram_reg[429]/D             |
[12/01 17:07:30   1108s] |  -1.964|   -3.802|-1514.067|-3744.904|   79.90%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B2/ram_reg[125]/D             |
[12/01 17:07:30   1108s] |  -1.964|   -3.802|-1513.697|-3744.904|   79.91%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B2/ram_reg[125]/D             |
[12/01 17:07:33   1111s] |  -1.964|   -3.802|-1499.707|-3742.022|   80.04%|   0:00:03.0| 2363.3M|        wc|  reg2reg| B1/ram_reg[320]/D             |
[12/01 17:07:33   1111s] |  -1.964|   -3.802|-1499.364|-3742.022|   80.04%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B1/ram_reg[320]/D             |
[12/01 17:07:33   1112s] |  -1.964|   -3.802|-1496.662|-3742.022|   80.04%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B3/ram_reg[181]/D             |
[12/01 17:07:34   1112s] |  -1.964|   -3.802|-1494.444|-3742.022|   80.06%|   0:00:01.0| 2363.3M|        wc|  reg2reg| B3/ram_reg[484]/D             |
[12/01 17:07:34   1112s] |  -1.964|   -3.802|-1493.410|-3742.022|   80.06%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B0/ram_reg[476]/D             |
[12/01 17:07:34   1112s] |  -1.964|   -3.802|-1491.809|-3742.014|   80.08%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B2/ram_reg[77]/D              |
[12/01 17:07:34   1112s] |  -1.964|   -3.802|-1491.744|-3742.014|   80.08%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B0/ram_reg[476]/D             |
[12/01 17:07:34   1113s] |  -1.964|   -3.802|-1491.437|-3742.014|   80.08%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B0/ram_reg[476]/D             |
[12/01 17:07:37   1116s] |  -1.964|   -3.802|-1472.121|-3736.337|   80.20%|   0:00:03.0| 2363.3M|        wc|  reg2reg| B1/ram_reg[445]/D             |
[12/01 17:07:37   1116s] |  -1.964|   -3.802|-1472.076|-3736.337|   80.20%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B1/ram_reg[445]/D             |
[12/01 17:07:37   1116s] |  -1.964|   -3.802|-1471.855|-3735.949|   80.20%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B1/ram_reg[445]/D             |
[12/01 17:07:38   1117s] |  -1.964|   -3.802|-1469.946|-3735.385|   80.24%|   0:00:01.0| 2363.3M|        wc|  reg2reg| B2/ram_reg[120]/D             |
[12/01 17:07:38   1117s] |  -1.964|   -3.802|-1469.907|-3735.385|   80.24%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B2/ram_reg[120]/D             |
[12/01 17:07:38   1117s] |  -1.964|   -3.802|-1469.836|-3735.385|   80.24%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B0/ram_reg[237]/D             |
[12/01 17:07:38   1117s] |  -1.964|   -3.802|-1469.802|-3735.385|   80.24%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B0/ram_reg[237]/D             |
[12/01 17:07:38   1117s] |  -1.964|   -3.802|-1469.643|-3735.385|   80.25%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B2/ram_reg[121]/D             |
[12/01 17:07:38   1117s] |  -1.964|   -3.802|-1469.235|-3735.385|   80.24%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B2/ram_reg[272]/D             |
[12/01 17:07:42   1120s] |  -1.964|   -3.802|-1448.129|-3731.389|   80.36%|   0:00:04.0| 2363.3M|        wc|  reg2reg| B3/ram_reg[97]/D              |
[12/01 17:07:42   1120s] |  -1.964|   -3.802|-1447.784|-3731.119|   80.36%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B0/ram_reg[291]/D             |
[12/01 17:07:42   1121s] |  -1.964|   -3.802|-1443.925|-3732.638|   80.42%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B1/ram_reg[425]/D             |
[12/01 17:07:43   1121s] |  -1.964|   -3.802|-1443.360|-3732.428|   80.44%|   0:00:01.0| 2363.3M|        wc|  reg2reg| B0/ram_reg[243]/D             |
[12/01 17:07:43   1121s] |  -1.964|   -3.802|-1443.339|-3732.428|   80.44%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B0/ram_reg[243]/D             |
[12/01 17:07:43   1121s] |  -1.964|   -3.802|-1443.229|-3732.428|   80.44%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B0/ram_reg[243]/D             |
[12/01 17:07:46   1124s] |  -1.964|   -3.802|-1429.216|-3730.479|   80.57%|   0:00:03.0| 2363.3M|        wc|  reg2reg| B1/ram_reg[12]/D              |
[12/01 17:07:46   1124s] |  -1.964|   -3.802|-1428.981|-3730.479|   80.57%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B2/ram_reg[205]/D             |
[12/01 17:07:46   1124s] |  -1.964|   -3.802|-1428.568|-3730.479|   80.57%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B0/ram_reg[466]/D             |
[12/01 17:07:47   1125s] |  -1.964|   -3.802|-1426.135|-3731.901|   80.60%|   0:00:01.0| 2363.3M|        wc|  reg2reg| B0/ram_reg[145]/D             |
[12/01 17:07:47   1125s] |  -1.964|   -3.802|-1426.067|-3731.883|   80.60%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B0/ram_reg[145]/D             |
[12/01 17:07:47   1126s] |  -1.964|   -3.802|-1422.526|-3731.686|   80.63%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B2/ram_reg[251]/D             |
[12/01 17:07:47   1126s] |  -1.964|   -3.802|-1421.743|-3730.647|   80.63%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B3/ram_reg[13]/D              |
[12/01 17:07:48   1126s] |  -1.964|   -3.802|-1421.346|-3729.086|   80.64%|   0:00:01.0| 2363.3M|        wc|  reg2reg| B3/ram_reg[13]/D              |
[12/01 17:07:48   1126s] |  -1.964|   -3.802|-1421.325|-3729.243|   80.64%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B3/ram_reg[13]/D              |
[12/01 17:07:51   1129s] |  -1.964|   -3.802|-1409.195|-3726.114|   80.75%|   0:00:03.0| 2363.3M|        wc|  reg2reg| B3/ram_reg[444]/D             |
[12/01 17:07:51   1129s] |  -1.964|   -3.802|-1409.062|-3726.114|   80.75%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B1/ram_reg[49]/D              |
[12/01 17:07:51   1130s] |  -1.964|   -3.802|-1407.484|-3725.768|   80.78%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B0/ram_reg[413]/D             |
[12/01 17:07:52   1130s] |  -1.964|   -3.802|-1405.502|-3725.350|   80.81%|   0:00:01.0| 2363.3M|        wc|  reg2reg| B0/ram_reg[413]/D             |
[12/01 17:07:52   1130s] |  -1.964|   -3.802|-1405.391|-3724.791|   80.81%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B0/ram_reg[413]/D             |
[12/01 17:07:55   1134s] |  -1.964|   -3.802|-1389.326|-3723.336|   80.93%|   0:00:03.0| 2363.3M|        wc|  reg2reg| B3/ram_reg[340]/D             |
[12/01 17:07:55   1134s] |  -1.964|   -3.802|-1389.297|-3723.336|   80.93%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B3/ram_reg[340]/D             |
[12/01 17:07:55   1134s] |  -1.964|   -3.802|-1389.215|-3723.336|   80.93%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B3/ram_reg[340]/D             |
[12/01 17:07:55   1134s] |  -1.964|   -3.802|-1388.979|-3723.336|   80.93%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B3/ram_reg[29]/D              |
[12/01 17:07:56   1134s] |  -1.964|   -3.802|-1387.958|-3722.209|   80.96%|   0:00:01.0| 2363.3M|        wc|  reg2reg| B1/ram_reg[347]/D             |
[12/01 17:07:56   1135s] |  -1.964|   -3.802|-1387.775|-3720.462|   80.97%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B0/ram_reg[347]/D             |
[12/01 17:07:56   1135s] |  -1.964|   -3.802|-1387.736|-3720.462|   80.97%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B0/ram_reg[347]/D             |
[12/01 17:07:57   1135s] |  -1.964|   -3.802|-1387.709|-3720.462|   80.97%|   0:00:01.0| 2363.3M|        wc|  reg2reg| B0/ram_reg[347]/D             |
[12/01 17:07:59   1137s] |  -1.964|   -3.802|-1377.190|-3716.016|   81.08%|   0:00:02.0| 2363.3M|        wc|  reg2reg| B3/ram_reg[88]/D              |
[12/01 17:07:59   1137s] |  -1.964|   -3.802|-1377.019|-3716.016|   81.08%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B2/ram_reg[281]/D             |
[12/01 17:07:59   1137s] |  -1.964|   -3.802|-1376.978|-3716.016|   81.08%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B2/ram_reg[281]/D             |
[12/01 17:07:59   1137s] |  -1.964|   -3.802|-1375.994|-3716.016|   81.08%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B1/ram_reg[108]/D             |
[12/01 17:07:59   1137s] |  -1.964|   -3.802|-1375.953|-3716.016|   81.08%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B2/ram_reg[401]/D             |
[12/01 17:07:59   1138s] |  -1.964|   -3.802|-1375.326|-3715.823|   81.09%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B3/ram_reg[268]/D             |
[12/01 17:08:00   1138s] |  -1.964|   -3.802|-1373.743|-3716.178|   81.12%|   0:00:01.0| 2363.3M|        wc|  reg2reg| B3/ram_reg[268]/D             |
[12/01 17:08:04   1143s] |  -1.964|   -3.802|-1360.398|-3712.491|   81.23%|   0:00:04.0| 2363.3M|        wc|  reg2reg| B0/ram_reg[196]/D             |
[12/01 17:08:04   1143s] |  -1.964|   -3.802|-1360.359|-3712.491|   81.23%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B0/ram_reg[196]/D             |
[12/01 17:08:04   1143s] |  -1.964|   -3.802|-1360.156|-3712.491|   81.24%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B0/ram_reg[196]/D             |
[12/01 17:08:04   1143s] |  -1.964|   -3.802|-1359.739|-3712.491|   81.24%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B0/ram_reg[196]/D             |
[12/01 17:08:05   1143s] |  -1.964|   -3.802|-1357.817|-3712.958|   81.26%|   0:00:01.0| 2363.3M|        wc|  reg2reg| B1/ram_reg[216]/D             |
[12/01 17:08:05   1143s] |  -1.964|   -3.802|-1357.279|-3712.958|   81.26%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B3/ram_reg[337]/D             |
[12/01 17:08:05   1144s] |  -1.964|   -3.802|-1356.539|-3712.824|   81.27%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B3/ram_reg[337]/D             |
[12/01 17:08:08   1147s] |  -1.964|   -3.802|-1347.807|-3712.344|   81.41%|   0:00:03.0| 2363.3M|        wc|  reg2reg| B1/ram_reg[264]/D             |
[12/01 17:08:09   1147s] |  -1.964|   -3.802|-1347.023|-3712.344|   81.41%|   0:00:01.0| 2363.3M|        wc|  reg2reg| B1/ram_reg[163]/D             |
[12/01 17:08:09   1147s] |  -1.964|   -3.802|-1346.701|-3712.344|   81.41%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B1/ram_reg[163]/D             |
[12/01 17:08:09   1147s] |  -1.964|   -3.802|-1346.613|-3712.344|   81.41%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B1/ram_reg[163]/D             |
[12/01 17:08:09   1147s] |  -1.964|   -3.802|-1346.557|-3712.344|   81.41%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B1/ram_reg[163]/D             |
[12/01 17:08:09   1148s] |  -1.964|   -3.802|-1345.849|-3711.205|   81.43%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B0/ram_reg[300]/D             |
[12/01 17:08:09   1148s] |  -1.964|   -3.802|-1345.780|-3711.205|   81.43%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B3/ram_reg[283]/D             |
[12/01 17:08:09   1148s] |  -1.964|   -3.802|-1345.619|-3711.205|   81.44%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B3/ram_reg[283]/D             |
[12/01 17:08:12   1150s] |  -1.964|   -3.802|-1338.850|-3708.448|   81.53%|   0:00:03.0| 2363.3M|        wc|  reg2reg| B2/ram_reg[291]/D             |
[12/01 17:08:12   1150s] |  -1.964|   -3.802|-1338.811|-3708.448|   81.53%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B2/ram_reg[284]/D             |
[12/01 17:08:12   1150s] |  -1.964|   -3.802|-1338.586|-3708.448|   81.53%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B2/ram_reg[290]/D             |
[12/01 17:08:12   1150s] |  -1.964|   -3.802|-1338.309|-3708.448|   81.54%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B2/ram_reg[288]/D             |
[12/01 17:08:12   1151s] |  -1.964|   -3.802|-1337.353|-3708.448|   81.54%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B2/ram_reg[288]/D             |
[12/01 17:08:12   1151s] |  -1.964|   -3.802|-1337.313|-3708.448|   81.54%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B2/ram_reg[288]/D             |
[12/01 17:08:12   1151s] |  -1.964|   -3.802|-1337.030|-3708.448|   81.54%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B0/ram_reg[328]/D             |
[12/01 17:08:13   1151s] |  -1.964|   -3.802|-1336.949|-3708.448|   81.54%|   0:00:01.0| 2363.3M|        wc|  reg2reg| B0/ram_reg[328]/D             |
[12/01 17:08:13   1151s] |  -1.964|   -3.802|-1336.692|-3708.448|   81.55%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B0/ram_reg[328]/D             |
[12/01 17:08:16   1154s] |  -1.964|   -3.802|-1327.051|-3708.362|   81.64%|   0:00:03.0| 2363.3M|        wc|  reg2reg| B3/ram_reg[368]/D             |
[12/01 17:08:16   1154s] |  -1.964|   -3.802|-1327.020|-3708.362|   81.64%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B1/ram_reg[411]/D             |
[12/01 17:08:16   1155s] |  -1.964|   -3.802|-1325.933|-3708.363|   81.67%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B2/ram_reg[212]/D             |
[12/01 17:08:17   1155s] |  -1.962|   -3.802|-1324.026|-3708.314|   81.69%|   0:00:01.0| 2363.3M|        wc|  reg2reg| B2/ram_reg[275]/D             |
[12/01 17:08:18   1156s] |  -1.962|   -3.802|-1323.862|-3708.217|   81.72%|   0:00:01.0| 2363.3M|        wc|  reg2reg| B2/ram_reg[44]/D              |
[12/01 17:08:18   1156s] |  -1.962|   -3.802|-1323.278|-3708.217|   81.72%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B2/ram_reg[44]/D              |
[12/01 17:08:18   1157s] |  -1.962|   -3.802|-1322.284|-3708.217|   81.73%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B2/ram_reg[44]/D              |
[12/01 17:08:18   1157s] |  -1.962|   -3.802|-1321.435|-3708.217|   81.73%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B2/ram_reg[43]/D              |
[12/01 17:08:18   1157s] |  -1.962|   -3.802|-1320.993|-3708.217|   81.73%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B2/ram_reg[58]/D              |
[12/01 17:08:19   1157s] |  -1.962|   -3.802|-1320.732|-3708.217|   81.74%|   0:00:01.0| 2363.3M|        wc|  reg2reg| B2/ram_reg[52]/D              |
[12/01 17:08:19   1157s] |  -1.962|   -3.802|-1320.431|-3708.217|   81.74%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B2/ram_reg[52]/D              |
[12/01 17:08:19   1157s] |  -1.962|   -3.802|-1319.659|-3708.217|   81.75%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B2/ram_reg[44]/D              |
[12/01 17:08:19   1157s] |  -1.962|   -3.802|-1319.278|-3708.217|   81.75%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B2/ram_reg[44]/D              |
[12/01 17:08:20   1159s] |  -1.962|   -3.802|-1315.310|-3707.593|   81.79%|   0:00:01.0| 2363.3M|        wc|  reg2reg| B2/ram_reg[44]/D              |
[12/01 17:08:21   1159s] |  -1.962|   -3.802|-1315.161|-3707.593|   81.79%|   0:00:01.0| 2363.3M|        wc|  reg2reg| B1/ram_reg[209]/D             |
[12/01 17:08:21   1159s] |  -1.962|   -3.802|-1315.089|-3707.593|   81.80%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B1/ram_reg[209]/D             |
[12/01 17:08:21   1159s] |  -1.962|   -3.802|-1314.754|-3707.593|   81.80%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B1/ram_reg[209]/D             |
[12/01 17:08:23   1162s] |  -1.962|   -3.802|-1308.274|-3708.153|   81.88%|   0:00:02.0| 2363.3M|        wc|  reg2reg| B1/ram_reg[473]/D             |
[12/01 17:08:23   1162s] |  -1.962|   -3.802|-1308.215|-3708.153|   81.88%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B1/ram_reg[473]/D             |
[12/01 17:08:24   1162s] |  -1.962|   -3.802|-1308.123|-3708.153|   81.88%|   0:00:01.0| 2363.3M|        wc|  reg2reg| B0/ram_reg[289]/D             |
[12/01 17:08:24   1162s] |  -1.962|   -3.802|-1307.937|-3708.153|   81.89%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B0/ram_reg[289]/D             |
[12/01 17:08:24   1162s] |  -1.962|   -3.802|-1307.860|-3708.153|   81.89%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B0/ram_reg[289]/D             |
[12/01 17:08:24   1162s] |  -1.962|   -3.802|-1307.820|-3708.153|   81.89%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B0/ram_reg[289]/D             |
[12/01 17:08:24   1162s] |  -1.962|   -3.802|-1307.783|-3708.153|   81.89%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B1/ram_reg[473]/D             |
[12/01 17:08:24   1162s] |  -1.962|   -3.802|-1307.638|-3708.153|   81.89%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B3/ram_reg[419]/D             |
[12/01 17:08:24   1162s] |  -1.962|   -3.802|-1307.629|-3708.153|   81.89%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B1/ram_reg[24]/D              |
[12/01 17:08:24   1162s] |  -1.962|   -3.802|-1307.532|-3708.153|   81.89%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B3/ram_reg[419]/D             |
[12/01 17:08:25   1163s] |  -1.962|   -3.802|-1306.206|-3705.816|   81.91%|   0:00:01.0| 2363.3M|        wc|  reg2reg| B1/ram_reg[216]/D             |
[12/01 17:08:25   1163s] |  -1.962|   -3.802|-1306.170|-3705.816|   81.91%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B1/ram_reg[216]/D             |
[12/01 17:08:25   1163s] |  -1.962|   -3.802|-1306.013|-3705.816|   81.91%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B3/ram_reg[416]/D             |
[12/01 17:08:25   1163s] |  -1.962|   -3.802|-1305.658|-3705.816|   81.91%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B3/ram_reg[416]/D             |
[12/01 17:08:28   1166s] |  -1.962|   -3.802|-1298.267|-3703.402|   81.98%|   0:00:03.0| 2363.3M|        wc|  reg2reg| B0/ram_reg[400]/D             |
[12/01 17:08:28   1166s] |  -1.962|   -3.802|-1296.887|-3703.954|   81.98%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B0/ram_reg[200]/D             |
[12/01 17:08:28   1166s] |  -1.962|   -3.802|-1296.736|-3703.952|   81.98%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B0/ram_reg[400]/D             |
[12/01 17:08:28   1166s] |  -1.962|   -3.802|-1296.464|-3703.312|   81.98%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B0/ram_reg[200]/D             |
[12/01 17:08:28   1166s] |  -1.962|   -3.802|-1296.353|-3703.312|   81.98%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B0/ram_reg[200]/D             |
[12/01 17:08:28   1166s] |  -1.962|   -3.802|-1296.175|-3703.219|   81.98%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B0/ram_reg[200]/D             |
[12/01 17:08:30   1168s] |  -1.962|   -3.802|-1294.632|-3701.238|   82.02%|   0:00:02.0| 2363.3M|        wc|  reg2reg| B0/ram_reg[89]/D              |
[12/01 17:08:30   1168s] |  -1.962|   -3.802|-1294.368|-3701.238|   82.02%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B3/ram_reg[16]/D              |
[12/01 17:08:30   1169s] |  -1.962|   -3.802|-1294.186|-3701.238|   82.03%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B3/ram_reg[43]/D              |
[12/01 17:08:35   1174s] |  -1.962|   -3.802|-1287.202|-3700.997|   82.15%|   0:00:05.0| 2363.3M|        wc|  reg2reg| B1/ram_reg[123]/D             |
[12/01 17:08:35   1174s] |  -1.962|   -3.802|-1286.696|-3701.034|   82.15%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B1/ram_reg[123]/D             |
[12/01 17:08:36   1174s] |  -1.962|   -3.802|-1286.109|-3701.034|   82.16%|   0:00:01.0| 2363.3M|        wc|  reg2reg| B3/ram_reg[450]/D             |
[12/01 17:08:36   1174s] |  -1.962|   -3.802|-1286.093|-3701.034|   82.16%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B3/ram_reg[451]/D             |
[12/01 17:08:36   1174s] |  -1.962|   -3.802|-1285.898|-3701.034|   82.16%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B2/ram_reg[451]/D             |
[12/01 17:08:36   1174s] |  -1.962|   -3.802|-1285.059|-3701.108|   82.16%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B2/ram_reg[322]/D             |
[12/01 17:08:37   1175s] |  -1.962|   -3.802|-1284.279|-3698.333|   82.17%|   0:00:01.0| 2363.3M|        wc|  reg2reg| B3/ram_reg[210]/D             |
[12/01 17:08:37   1175s] |  -1.962|   -3.802|-1284.268|-3698.333|   82.17%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B3/ram_reg[210]/D             |
[12/01 17:08:37   1175s] |  -1.962|   -3.802|-1284.244|-3698.333|   82.17%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B3/ram_reg[210]/D             |
[12/01 17:08:37   1175s] |  -1.962|   -3.802|-1284.058|-3698.333|   82.17%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B1/ram_reg[219]/D             |
[12/01 17:08:37   1176s] |  -1.962|   -3.802|-1283.771|-3698.333|   82.18%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B3/ram_reg[322]/D             |
[12/01 17:08:38   1176s] |  -1.962|   -3.802|-1283.629|-3698.333|   82.18%|   0:00:01.0| 2363.3M|        wc|  reg2reg| B3/ram_reg[322]/D             |
[12/01 17:08:40   1179s] |  -1.962|   -3.802|-1277.301|-3696.237|   82.23%|   0:00:02.0| 2363.3M|        wc|  reg2reg| B1/ram_reg[419]/D             |
[12/01 17:08:40   1179s] |  -1.962|   -3.802|-1276.934|-3696.237|   82.24%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B1/ram_reg[419]/D             |
[12/01 17:08:41   1179s] |  -1.962|   -3.802|-1276.859|-3696.237|   82.24%|   0:00:01.0| 2363.3M|        wc|  reg2reg| B1/ram_reg[425]/D             |
[12/01 17:08:41   1179s] |  -1.962|   -3.802|-1276.823|-3696.237|   82.24%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B1/ram_reg[425]/D             |
[12/01 17:08:41   1179s] |  -1.962|   -3.802|-1276.515|-3696.237|   82.24%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B1/ram_reg[424]/D             |
[12/01 17:08:42   1180s] |  -1.962|   -3.802|-1272.122|-3691.681|   82.29%|   0:00:01.0| 2363.3M|        wc|  reg2reg| B0/ram_reg[97]/D              |
[12/01 17:08:42   1180s] |  -1.962|   -3.802|-1272.085|-3691.681|   82.29%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B0/ram_reg[384]/D             |
[12/01 17:08:44   1182s] |  -1.962|   -3.802|-1268.278|-3692.786|   82.33%|   0:00:02.0| 2363.3M|        wc|  reg2reg| B2/ram_reg[41]/D              |
[12/01 17:08:44   1182s] |  -1.962|   -3.802|-1268.134|-3692.786|   82.33%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B2/ram_reg[32]/D              |
[12/01 17:08:44   1182s] |  -1.962|   -3.802|-1267.891|-3692.786|   82.33%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B2/ram_reg[440]/D             |
[12/01 17:08:44   1183s] |  -1.962|   -3.802|-1267.542|-3692.786|   82.34%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B2/ram_reg[440]/D             |
[12/01 17:08:47   1185s] |  -1.962|   -3.802|-1262.938|-3694.135|   82.39%|   0:00:03.0| 2363.3M|        wc|  reg2reg| B3/ram_reg[449]/D             |
[12/01 17:08:47   1185s] |  -1.962|   -3.802|-1262.660|-3692.902|   82.39%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B1/ram_reg[171]/D             |
[12/01 17:08:47   1185s] |  -1.962|   -3.802|-1262.154|-3692.694|   82.41%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B1/ram_reg[171]/D             |
[12/01 17:08:47   1186s] |  -1.962|   -3.802|-1262.088|-3692.694|   82.41%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B1/ram_reg[171]/D             |
[12/01 17:08:49   1187s] |  -1.962|   -3.802|-1258.017|-3692.036|   82.45%|   0:00:02.0| 2363.3M|        wc|  reg2reg| B0/ram_reg[388]/D             |
[12/01 17:08:49   1187s] |  -1.962|   -3.802|-1258.008|-3692.036|   82.46%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B0/ram_reg[388]/D             |
[12/01 17:08:49   1187s] |  -1.962|   -3.802|-1257.928|-3692.036|   82.46%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B0/ram_reg[265]/D             |
[12/01 17:08:49   1188s] |  -1.962|   -3.802|-1257.869|-3692.036|   82.46%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B0/ram_reg[265]/D             |
[12/01 17:08:49   1188s] |  -1.962|   -3.802|-1257.844|-3692.036|   82.46%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B0/ram_reg[265]/D             |
[12/01 17:08:50   1189s] |  -1.962|   -3.802|-1256.235|-3692.179|   82.48%|   0:00:01.0| 2363.3M|        wc|  reg2reg| B2/ram_reg[497]/D             |
[12/01 17:08:50   1189s] |  -1.962|   -3.802|-1256.199|-3692.179|   82.48%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B1/ram_reg[104]/D             |
[12/01 17:08:50   1189s] |  -1.962|   -3.802|-1256.162|-3692.179|   82.48%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B1/ram_reg[104]/D             |
[12/01 17:08:50   1189s] |  -1.962|   -3.802|-1256.047|-3692.179|   82.48%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B2/ram_reg[497]/D             |
[12/01 17:08:51   1189s] |  -1.962|   -3.802|-1255.969|-3692.179|   82.49%|   0:00:01.0| 2363.3M|        wc|  reg2reg| B1/ram_reg[248]/D             |
[12/01 17:08:51   1189s] |  -1.962|   -3.802|-1255.899|-3692.179|   82.49%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B2/ram_reg[497]/D             |
[12/01 17:08:52   1190s] |  -1.962|   -3.802|-1253.050|-3686.001|   82.51%|   0:00:01.0| 2363.3M|        wc|  reg2reg| B1/ram_reg[482]/D             |
[12/01 17:08:53   1191s] |  -1.962|   -3.802|-1252.855|-3685.967|   82.52%|   0:00:01.0| 2363.3M|        wc|  reg2reg| B1/ram_reg[9]/D               |
[12/01 17:08:53   1191s] |  -1.962|   -3.802|-1252.824|-3685.967|   82.52%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B0/ram_reg[233]/D             |
[12/01 17:08:53   1191s] |  -1.962|   -3.802|-1252.700|-3685.967|   82.52%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B0/ram_reg[233]/D             |
[12/01 17:08:53   1191s] |  -1.962|   -3.802|-1252.453|-3685.967|   82.53%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B1/ram_reg[201]/D             |
[12/01 17:08:53   1191s] |  -1.962|   -3.802|-1252.424|-3685.967|   82.53%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B1/ram_reg[201]/D             |
[12/01 17:08:53   1191s] |  -1.962|   -3.802|-1252.379|-3685.967|   82.53%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B1/ram_reg[201]/D             |
[12/01 17:08:53   1191s] |  -1.962|   -3.802|-1252.336|-3685.967|   82.53%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B1/ram_reg[201]/D             |
[12/01 17:08:54   1192s] |  -1.962|   -3.802|-1250.745|-3684.288|   82.55%|   0:00:01.0| 2363.3M|        wc|  reg2reg| B3/ram_reg[330]/D             |
[12/01 17:08:54   1192s] |  -1.962|   -3.802|-1250.564|-3684.288|   82.55%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B3/ram_reg[330]/D             |
[12/01 17:08:54   1193s] |  -1.962|   -3.802|-1249.477|-3682.924|   82.56%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B2/ram_reg[369]/D             |
[12/01 17:08:55   1193s] |  -1.962|   -3.802|-1249.386|-3682.924|   82.56%|   0:00:01.0| 2363.3M|        wc|  reg2reg| B2/ram_reg[369]/D             |
[12/01 17:08:55   1193s] |  -1.962|   -3.802|-1249.378|-3682.874|   82.57%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B3/ram_reg[132]/D             |
[12/01 17:08:55   1193s] |  -1.962|   -3.802|-1249.345|-3682.874|   82.57%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B2/ram_reg[352]/D             |
[12/01 17:08:55   1193s] |  -1.962|   -3.802|-1249.341|-3682.874|   82.57%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B3/ram_reg[131]/D             |
[12/01 17:08:55   1194s] |  -1.962|   -3.802|-1249.304|-3682.534|   82.57%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B1/ram_reg[11]/D              |
[12/01 17:08:55   1194s] |  -1.962|   -3.802|-1249.276|-3682.534|   82.57%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B1/ram_reg[11]/D              |
[12/01 17:08:56   1194s] |  -1.962|   -3.802|-1248.834|-3682.534|   82.58%|   0:00:01.0| 2363.3M|        wc|  reg2reg| B1/ram_reg[11]/D              |
[12/01 17:08:56   1194s] |  -1.962|   -3.802|-1248.802|-3682.087|   82.58%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B1/ram_reg[11]/D              |
[12/01 17:08:57   1195s] |  -1.962|   -3.802|-1248.083|-3681.205|   82.60%|   0:00:01.0| 2363.3M|        wc|  reg2reg| B3/ram_reg[9]/D               |
[12/01 17:08:57   1195s] |  -1.962|   -3.802|-1247.942|-3681.205|   82.60%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B3/ram_reg[9]/D               |
[12/01 17:08:57   1195s] |  -1.962|   -3.802|-1247.853|-3681.205|   82.60%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B3/ram_reg[3]/D               |
[12/01 17:08:57   1195s] |  -1.962|   -3.802|-1247.453|-3681.205|   82.60%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B1/ram_reg[11]/D              |
[12/01 17:08:58   1196s] |  -1.962|   -3.802|-1246.402|-3678.549|   82.62%|   0:00:01.0| 2363.3M|        wc|  reg2reg| B2/ram_reg[330]/D             |
[12/01 17:08:58   1197s] |  -1.962|   -3.802|-1246.317|-3678.549|   82.62%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B2/ram_reg[330]/D             |
[12/01 17:08:58   1197s] |  -1.962|   -3.802|-1246.305|-3678.549|   82.62%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B2/ram_reg[330]/D             |
[12/01 17:08:59   1197s] |  -1.962|   -3.802|-1245.551|-3678.145|   82.64%|   0:00:01.0| 2363.3M|        wc|  reg2reg| B1/ram_reg[369]/D             |
[12/01 17:08:59   1197s] |  -1.962|   -3.802|-1245.464|-3678.145|   82.64%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B2/ram_reg[202]/D             |
[12/01 17:08:59   1198s] |  -1.962|   -3.802|-1245.440|-3678.114|   82.64%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B2/ram_reg[202]/D             |
[12/01 17:08:59   1198s] |  -1.962|   -3.802|-1245.366|-3678.114|   82.65%|   0:00:00.0| 2363.3M|        wc|  reg2reg| B3/ram_reg[168]/D             |
[12/01 17:09:00   1198s] |  -1.962|   -3.802|-1245.484|-3678.114|   82.65%|   0:00:01.0| 2363.3M|        wc|  reg2reg| B1/ram_reg[487]/D             |
[12/01 17:09:00   1198s] +--------+---------+---------+---------+---------+------------+--------+----------+---------+-------------------------------+
[12/01 17:09:00   1198s] 
[12/01 17:09:00   1198s] *** Finish Core Optimize Step (cpu=0:02:25 real=0:02:26 mem=2363.3M) ***
[12/01 17:09:00   1198s] 
[12/01 17:09:00   1198s] *** Finished Optimize Step Cumulative (cpu=0:02:25 real=0:02:26 mem=2363.3M) ***
[12/01 17:09:00   1198s] OptDebug: End of Optimizer TNS Pass:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-3.802|-3678.102|
|reg2reg   |-1.962|-1245.484|
|HEPG      |-1.962|-1245.484|
|All Paths |-3.802|-3678.114|
+----------+------+---------+

[12/01 17:09:00   1198s] ** GigaOpt Optimizer WNS Slack -3.802 TNS Slack -3678.114 Density 82.65
[12/01 17:09:00   1198s] Placement Snapshot: Density distribution:
[12/01 17:09:00   1198s] [1.00 -  +++]: 20 (1.73%)
[12/01 17:09:00   1198s] [0.95 - 1.00]: 5 (0.43%)
[12/01 17:09:00   1198s] [0.90 - 0.95]: 4 (0.35%)
[12/01 17:09:00   1198s] [0.85 - 0.90]: 3 (0.26%)
[12/01 17:09:00   1198s] [0.80 - 0.85]: 2 (0.17%)
[12/01 17:09:00   1198s] [0.75 - 0.80]: 2 (0.17%)
[12/01 17:09:00   1198s] [0.70 - 0.75]: 2 (0.17%)
[12/01 17:09:00   1198s] [0.65 - 0.70]: 2 (0.17%)
[12/01 17:09:00   1198s] [0.60 - 0.65]: 5 (0.43%)
[12/01 17:09:00   1198s] [0.55 - 0.60]: 9 (0.78%)
[12/01 17:09:00   1198s] [0.50 - 0.55]: 7 (0.61%)
[12/01 17:09:00   1198s] [0.45 - 0.50]: 8 (0.69%)
[12/01 17:09:00   1198s] [0.40 - 0.45]: 14 (1.21%)
[12/01 17:09:00   1198s] [0.35 - 0.40]: 17 (1.47%)
[12/01 17:09:00   1198s] [0.30 - 0.35]: 42 (3.63%)
[12/01 17:09:00   1198s] [0.25 - 0.30]: 110 (9.52%)
[12/01 17:09:00   1198s] [0.20 - 0.25]: 288 (24.91%)
[12/01 17:09:00   1198s] [0.15 - 0.20]: 329 (28.46%)
[12/01 17:09:00   1198s] [0.10 - 0.15]: 178 (15.40%)
[12/01 17:09:00   1198s] [0.05 - 0.10]: 71 (6.14%)
[12/01 17:09:00   1198s] [0.00 - 0.05]: 38 (3.29%)
[12/01 17:09:00   1198s] Begin: Area Reclaim Optimization
[12/01 17:09:00   1198s] *** AreaOpt #2 [begin] : totSession cpu/real = 0:19:58.5/0:44:29.5 (0.4), mem = 2363.3M
[12/01 17:09:00   1198s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2363.3M
[12/01 17:09:00   1198s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.002, REAL:0.002, MEM:2363.3M
[12/01 17:09:00   1198s] Reclaim Optimization WNS Slack -3.802  TNS Slack -3678.114 Density 82.65
[12/01 17:09:00   1198s] +---------+---------+--------+---------+------------+--------+
[12/01 17:09:00   1198s] | Density | Commits |  WNS   |   TNS   |    Real    |  Mem   |
[12/01 17:09:00   1198s] +---------+---------+--------+---------+------------+--------+
[12/01 17:09:00   1198s] |   82.65%|        -|  -3.802|-3678.114|   0:00:00.0| 2363.3M|
[12/01 17:09:00   1198s] #optDebug: <stH: 3.9200 MiSeL: 160.1280>
[12/01 17:09:06   1205s] |   82.42%|      443|  -3.802|-3665.833|   0:00:06.0| 2363.3M|
[12/01 17:09:15   1213s] |   82.23%|      942|  -3.605|-3462.161|   0:00:09.0| 2363.3M|
[12/01 17:09:15   1214s] |   82.23%|       10|  -3.605|-3462.162|   0:00:00.0| 2363.3M|
[12/01 17:09:16   1214s] |   82.23%|        0|  -3.605|-3462.162|   0:00:01.0| 2363.3M|
[12/01 17:09:16   1214s] +---------+---------+--------+---------+------------+--------+
[12/01 17:09:16   1214s] Reclaim Optimization End WNS Slack -3.604  TNS Slack -3462.162 Density 82.23
[12/01 17:09:16   1214s] 
[12/01 17:09:16   1214s] ** Summary: Restruct = 0 Buffer Deletion = 125 Declone = 372 Resize = 622 **
[12/01 17:09:16   1214s] --------------------------------------------------------------
[12/01 17:09:16   1214s] |                                   | Total     | Sequential |
[12/01 17:09:16   1214s] --------------------------------------------------------------
[12/01 17:09:16   1214s] | Num insts resized                 |     613  |       0    |
[12/01 17:09:16   1214s] | Num insts undone                  |     329  |       0    |
[12/01 17:09:16   1214s] | Num insts Downsized               |     613  |       0    |
[12/01 17:09:16   1214s] | Num insts Samesized               |       0  |       0    |
[12/01 17:09:16   1214s] | Num insts Upsized                 |       0  |       0    |
[12/01 17:09:16   1214s] | Num multiple commits+uncommits    |      11  |       -    |
[12/01 17:09:16   1214s] --------------------------------------------------------------
[12/01 17:09:16   1214s] Bottom Preferred Layer:
[12/01 17:09:16   1214s]     None
[12/01 17:09:16   1214s] Via Pillar Rule:
[12/01 17:09:16   1214s]     None
[12/01 17:09:16   1214s] End: Core Area Reclaim Optimization (cpu = 0:00:16.4) (real = 0:00:16.0) **
[12/01 17:09:16   1214s] *** AreaOpt #2 [finish] : cpu/real = 0:00:16.4/0:00:16.4 (1.0), totSession cpu/real = 0:20:14.9/0:44:45.9 (0.5), mem = 2363.3M
[12/01 17:09:16   1214s] 
[12/01 17:09:16   1214s] =============================================================================================
[12/01 17:09:16   1214s]  Step TAT Report for AreaOpt #2                                                 20.15-s105_1
[12/01 17:09:16   1214s] =============================================================================================
[12/01 17:09:16   1214s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/01 17:09:16   1214s] ---------------------------------------------------------------------------------------------
[12/01 17:09:16   1214s] [ SlackTraversorInit     ]      1   0:00:00.3  (   1.7 % )     0:00:00.3 /  0:00:00.3    1.0
[12/01 17:09:16   1214s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 17:09:16   1214s] [ OptSingleIteration     ]      4   0:00:00.3  (   2.0 % )     0:00:15.2 /  0:00:15.2    1.0
[12/01 17:09:16   1214s] [ OptGetWeight           ]    270   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 17:09:16   1214s] [ OptEval                ]    270   0:00:08.0  (  48.6 % )     0:00:08.0 /  0:00:07.9    1.0
[12/01 17:09:16   1214s] [ OptCommit              ]    270   0:00:00.4  (   2.1 % )     0:00:00.4 /  0:00:00.3    1.0
[12/01 17:09:16   1214s] [ IncrTimingUpdate       ]     98   0:00:03.7  (  22.7 % )     0:00:03.7 /  0:00:03.7    1.0
[12/01 17:09:16   1214s] [ PostCommitDelayUpdate  ]    294   0:00:00.3  (   1.6 % )     0:00:02.8 /  0:00:02.8    1.0
[12/01 17:09:16   1214s] [ IncrDelayCalc          ]    459   0:00:02.5  (  15.5 % )     0:00:02.5 /  0:00:02.6    1.0
[12/01 17:09:16   1214s] [ MISC                   ]          0:00:01.0  (   5.8 % )     0:00:01.0 /  0:00:00.9    1.0
[12/01 17:09:16   1214s] ---------------------------------------------------------------------------------------------
[12/01 17:09:16   1214s]  AreaOpt #2 TOTAL                   0:00:16.4  ( 100.0 % )     0:00:16.4 /  0:00:16.4    1.0
[12/01 17:09:16   1214s] ---------------------------------------------------------------------------------------------
[12/01 17:09:16   1214s] 
[12/01 17:09:16   1214s] End: Area Reclaim Optimization (cpu=0:00:16, real=0:00:16, mem=2262.30M, totSessionCpu=0:20:15).
[12/01 17:09:16   1214s] Placement Snapshot: Density distribution:
[12/01 17:09:16   1214s] [1.00 -  +++]: 20 (1.73%)
[12/01 17:09:16   1214s] [0.95 - 1.00]: 5 (0.43%)
[12/01 17:09:16   1214s] [0.90 - 0.95]: 4 (0.35%)
[12/01 17:09:16   1214s] [0.85 - 0.90]: 3 (0.26%)
[12/01 17:09:16   1214s] [0.80 - 0.85]: 2 (0.17%)
[12/01 17:09:16   1214s] [0.75 - 0.80]: 2 (0.17%)
[12/01 17:09:16   1214s] [0.70 - 0.75]: 2 (0.17%)
[12/01 17:09:16   1214s] [0.65 - 0.70]: 2 (0.17%)
[12/01 17:09:16   1214s] [0.60 - 0.65]: 5 (0.43%)
[12/01 17:09:16   1214s] [0.55 - 0.60]: 9 (0.78%)
[12/01 17:09:16   1214s] [0.50 - 0.55]: 8 (0.69%)
[12/01 17:09:16   1214s] [0.45 - 0.50]: 8 (0.69%)
[12/01 17:09:16   1214s] [0.40 - 0.45]: 13 (1.12%)
[12/01 17:09:16   1214s] [0.35 - 0.40]: 18 (1.56%)
[12/01 17:09:16   1214s] [0.30 - 0.35]: 50 (4.33%)
[12/01 17:09:16   1214s] [0.25 - 0.30]: 114 (9.86%)
[12/01 17:09:16   1214s] [0.20 - 0.25]: 304 (26.30%)
[12/01 17:09:16   1214s] [0.15 - 0.20]: 324 (28.03%)
[12/01 17:09:16   1214s] [0.10 - 0.15]: 169 (14.62%)
[12/01 17:09:16   1214s] [0.05 - 0.10]: 66 (5.71%)
[12/01 17:09:16   1214s] [0.00 - 0.05]: 28 (2.42%)
[12/01 17:09:16   1214s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.3859460.1
[12/01 17:09:16   1214s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.3859460.1
[12/01 17:09:16   1215s] ** GigaOpt Optimizer WNS Slack -3.604 TNS Slack -3462.162 Density 82.23
[12/01 17:09:16   1215s] OptDebug: End of Setup Fixing:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-3.604|-3461.954|
|reg2reg   |-1.962|-1247.465|
|HEPG      |-1.962|-1247.465|
|All Paths |-3.604|-3462.162|
+----------+------+---------+

[12/01 17:09:16   1215s] Bottom Preferred Layer:
[12/01 17:09:16   1215s]     None
[12/01 17:09:16   1215s] Via Pillar Rule:
[12/01 17:09:16   1215s]     None
[12/01 17:09:16   1215s] 
[12/01 17:09:16   1215s] *** Finish pre-CTS Setup Fixing (cpu=0:02:42 real=0:02:42 mem=2262.3M) ***
[12/01 17:09:16   1215s] 
[12/01 17:09:16   1215s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.3859460.1
[12/01 17:09:17   1215s] Total-nets :: 115818, Stn-nets :: 33881, ratio :: 29.2537 %
[12/01 17:09:17   1215s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2243.2M
[12/01 17:09:17   1215s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.139, REAL:0.140, MEM:2199.2M
[12/01 17:09:17   1215s] TotalInstCnt at PhyDesignMc Destruction: 114,752
[12/01 17:09:17   1215s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3859460.7
[12/01 17:09:17   1215s] *** TnsOpt #1 [finish] : cpu/real = 0:02:45.3/0:02:45.5 (1.0), totSession cpu/real = 0:20:15.4/0:44:46.4 (0.5), mem = 2199.2M
[12/01 17:09:17   1215s] 
[12/01 17:09:17   1215s] =============================================================================================
[12/01 17:09:17   1215s]  Step TAT Report for TnsOpt #1                                                  20.15-s105_1
[12/01 17:09:17   1215s] =============================================================================================
[12/01 17:09:17   1215s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/01 17:09:17   1215s] ---------------------------------------------------------------------------------------------
[12/01 17:09:17   1215s] [ AreaOpt                ]      1   0:00:16.4  (   9.9 % )     0:00:16.4 /  0:00:16.4    1.0
[12/01 17:09:17   1215s] [ RefinePlace            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 17:09:17   1215s] [ SlackTraversorInit     ]      2   0:00:00.5  (   0.3 % )     0:00:00.5 /  0:00:00.5    1.0
[12/01 17:09:17   1215s] [ LibAnalyzerInit        ]      1   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.0
[12/01 17:09:17   1215s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 17:09:17   1215s] [ PlacerInterfaceInit    ]      1   0:00:00.5  (   0.3 % )     0:00:00.5 /  0:00:00.5    1.0
[12/01 17:09:17   1215s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   0.1 % )     0:00:00.2 /  0:00:00.2    1.0
[12/01 17:09:17   1215s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 17:09:17   1215s] [ TransformInit          ]      1   0:00:02.0  (   1.2 % )     0:00:02.0 /  0:00:02.0    1.0
[12/01 17:09:17   1215s] [ OptimizationStep       ]      1   0:00:03.4  (   2.1 % )     0:02:25.4 /  0:02:25.1    1.0
[12/01 17:09:17   1215s] [ OptSingleIteration     ]    519   0:00:00.4  (   0.2 % )     0:02:21.9 /  0:02:21.7    1.0
[12/01 17:09:17   1215s] [ OptGetWeight           ]    519   0:00:02.2  (   1.3 % )     0:00:02.2 /  0:00:02.2    1.0
[12/01 17:09:17   1215s] [ OptEval                ]    519   0:01:49.1  (  65.9 % )     0:01:49.1 /  0:01:49.0    1.0
[12/01 17:09:17   1215s] [ OptCommit              ]    519   0:00:03.6  (   2.2 % )     0:00:03.6 /  0:00:03.5    1.0
[12/01 17:09:17   1215s] [ IncrTimingUpdate       ]    462   0:00:08.9  (   5.4 % )     0:00:08.9 /  0:00:08.7    1.0
[12/01 17:09:17   1215s] [ PostCommitDelayUpdate  ]    519   0:00:01.0  (   0.6 % )     0:00:10.1 /  0:00:10.2    1.0
[12/01 17:09:17   1215s] [ IncrDelayCalc          ]   2316   0:00:09.1  (   5.5 % )     0:00:09.1 /  0:00:09.1    1.0
[12/01 17:09:17   1215s] [ SetupOptGetWorkingSet  ]   1535   0:00:03.4  (   2.1 % )     0:00:03.4 /  0:00:03.4    1.0
[12/01 17:09:17   1215s] [ SetupOptGetActiveNode  ]   1535   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.0
[12/01 17:09:17   1215s] [ SetupOptSlackGraph     ]    519   0:00:04.1  (   2.5 % )     0:00:04.1 /  0:00:04.3    1.0
[12/01 17:09:17   1215s] [ MISC                   ]          0:00:00.5  (   0.3 % )     0:00:00.5 /  0:00:00.4    1.0
[12/01 17:09:17   1215s] ---------------------------------------------------------------------------------------------
[12/01 17:09:17   1215s]  TnsOpt #1 TOTAL                    0:02:45.5  ( 100.0 % )     0:02:45.5 /  0:02:45.3    1.0
[12/01 17:09:17   1215s] ---------------------------------------------------------------------------------------------
[12/01 17:09:17   1215s] 
[12/01 17:09:17   1215s] End: GigaOpt Optimization in TNS mode
[12/01 17:09:18   1216s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2199.2M
[12/01 17:09:18   1216s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.042, REAL:0.042, MEM:2199.2M
[12/01 17:09:18   1216s] *** IncrReplace #2 [begin] : totSession cpu/real = 0:20:16.4/0:44:47.4 (0.5), mem = 2199.2M
[12/01 17:09:18   1216s] 
[12/01 17:09:18   1216s] *** Start incrementalPlace ***
[12/01 17:09:18   1216s] User Input Parameters:
[12/01 17:09:18   1216s] - Congestion Driven    : On
[12/01 17:09:18   1216s] - Timing Driven        : On
[12/01 17:09:18   1216s] - Area-Violation Based : On
[12/01 17:09:18   1216s] - Start Rollback Level : -5
[12/01 17:09:18   1216s] - Legalized            : On
[12/01 17:09:18   1216s] - Window Based         : Off
[12/01 17:09:18   1216s] - eDen incr mode       : Off
[12/01 17:09:18   1216s] - Small incr mode      : Off
[12/01 17:09:18   1216s] 
[12/01 17:09:18   1216s] no activity file in design. spp won't run.
[12/01 17:09:18   1216s] 
[12/01 17:09:18   1216s] TimeStamp Deleting Cell Server Begin ...
[12/01 17:09:18   1216s] Deleting Lib Analyzer.
[12/01 17:09:18   1216s] 
[12/01 17:09:18   1216s] TimeStamp Deleting Cell Server End ...
[12/01 17:09:18   1216s] No Views given, use default active views for adaptive view pruning
[12/01 17:09:18   1216s] SKP will enable view:
[12/01 17:09:18   1216s]   wc
[12/01 17:09:18   1216s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2199.2M
[12/01 17:09:18   1216s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.020, REAL:0.020, MEM:2199.2M
[12/01 17:09:18   1216s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2199.2M
[12/01 17:09:18   1216s] Starting Early Global Route congestion estimation: mem = 2199.2M
[12/01 17:09:18   1216s] (I)       Started Import and model ( Curr Mem: 2199.23 MB )
[12/01 17:09:18   1216s] (I)       Started Create place DB ( Curr Mem: 2199.23 MB )
[12/01 17:09:18   1216s] (I)       Started Import place data ( Curr Mem: 2199.23 MB )
[12/01 17:09:18   1216s] (I)       Started Read instances and placement ( Curr Mem: 2199.23 MB )
[12/01 17:09:18   1216s] (I)       Finished Read instances and placement ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2228.98 MB )
[12/01 17:09:18   1216s] (I)       Started Read nets ( Curr Mem: 2228.98 MB )
[12/01 17:09:18   1216s] (I)       Finished Read nets ( CPU: 0.16 sec, Real: 0.16 sec, Curr Mem: 2262.98 MB )
[12/01 17:09:18   1216s] (I)       Finished Import place data ( CPU: 0.22 sec, Real: 0.23 sec, Curr Mem: 2262.98 MB )
[12/01 17:09:18   1216s] (I)       Finished Create place DB ( CPU: 0.23 sec, Real: 0.23 sec, Curr Mem: 2262.98 MB )
[12/01 17:09:18   1216s] (I)       Started Create route DB ( Curr Mem: 2262.98 MB )
[12/01 17:09:18   1216s] (I)       == Non-default Options ==
[12/01 17:09:18   1216s] (I)       Maximum routing layer                              : 6
[12/01 17:09:18   1216s] (I)       Number of threads                                  : 1
[12/01 17:09:18   1216s] (I)       Use non-blocking free Dbs wires                    : false
[12/01 17:09:18   1216s] (I)       Method to set GCell size                           : row
[12/01 17:09:18   1216s] (I)       Counted 3079 PG shapes. We will not process PG shapes layer by layer.
[12/01 17:09:18   1216s] (I)       Started Import route data (1T) ( Curr Mem: 2262.98 MB )
[12/01 17:09:18   1216s] (I)       ============== Pin Summary ==============
[12/01 17:09:18   1216s] (I)       +-------+--------+---------+------------+
[12/01 17:09:18   1216s] (I)       | Layer | # pins | % total |      Group |
[12/01 17:09:18   1216s] (I)       +-------+--------+---------+------------+
[12/01 17:09:18   1216s] (I)       |     1 | 329962 |   99.97 |        Pin |
[12/01 17:09:18   1216s] (I)       |     2 |     86 |    0.03 | Pin access |
[12/01 17:09:18   1216s] (I)       |     3 |     11 |    0.00 | Pin access |
[12/01 17:09:18   1216s] (I)       |     4 |      1 |    0.00 |      Upper |
[12/01 17:09:18   1216s] (I)       |     5 |      1 |    0.00 |      Upper |
[12/01 17:09:18   1216s] (I)       |     6 |      0 |    0.00 |      Upper |
[12/01 17:09:18   1216s] (I)       +-------+--------+---------+------------+
[12/01 17:09:18   1216s] (I)       Use row-based GCell size
[12/01 17:09:18   1216s] (I)       Use row-based GCell align
[12/01 17:09:18   1216s] (I)       GCell unit size   : 7840
[12/01 17:09:18   1216s] (I)       GCell multiplier  : 1
[12/01 17:09:18   1216s] (I)       GCell row height  : 7840
[12/01 17:09:18   1216s] (I)       Actual row height : 7840
[12/01 17:09:18   1216s] (I)       GCell align ref   : 40320 40320
[12/01 17:09:18   1216s] [NR-eGR] Track table information for default rule: 
[12/01 17:09:18   1216s] [NR-eGR] METAL1 has no routable track
[12/01 17:09:18   1216s] [NR-eGR] METAL2 has single uniform track structure
[12/01 17:09:18   1216s] [NR-eGR] METAL3 has single uniform track structure
[12/01 17:09:18   1216s] [NR-eGR] METAL4 has single uniform track structure
[12/01 17:09:18   1216s] [NR-eGR] METAL5 has single uniform track structure
[12/01 17:09:18   1216s] [NR-eGR] METAL6 has single uniform track structure
[12/01 17:09:18   1216s] (I)       ============== Default via ===============
[12/01 17:09:18   1216s] (I)       +---+------------------+-----------------+
[12/01 17:09:18   1216s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut |
[12/01 17:09:18   1216s] (I)       +---+------------------+-----------------+
[12/01 17:09:18   1216s] (I)       | 1 |    4  VIA12_VV   |    4  VIA12_VV  |
[12/01 17:09:18   1216s] (I)       | 2 |    5  VIA2       |    5  VIA2      |
[12/01 17:09:18   1216s] (I)       | 3 |    8  VIA3       |    8  VIA3      |
[12/01 17:09:18   1216s] (I)       | 4 |   11  VIA4       |   11  VIA4      |
[12/01 17:09:18   1216s] (I)       | 5 |   14  VIA5       |   14  VIA5      |
[12/01 17:09:18   1216s] (I)       +---+------------------+-----------------+
[12/01 17:09:18   1216s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 2262.98 MB )
[12/01 17:09:18   1216s] (I)       Started Read routing blockages ( Curr Mem: 2262.98 MB )
[12/01 17:09:18   1216s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2262.98 MB )
[12/01 17:09:18   1216s] (I)       Started Read instance blockages ( Curr Mem: 2262.98 MB )
[12/01 17:09:18   1216s] (I)       Finished Read instance blockages ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 2262.98 MB )
[12/01 17:09:18   1216s] (I)       Started Read PG blockages ( Curr Mem: 2262.98 MB )
[12/01 17:09:18   1216s] [NR-eGR] Read 3434 PG shapes
[12/01 17:09:18   1216s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2262.98 MB )
[12/01 17:09:18   1216s] (I)       Started Read boundary cut boxes ( Curr Mem: 2262.98 MB )
[12/01 17:09:18   1216s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2262.98 MB )
[12/01 17:09:18   1216s] [NR-eGR] #Routing Blockages  : 0
[12/01 17:09:18   1216s] [NR-eGR] #Instance Blockages : 7023
[12/01 17:09:18   1216s] [NR-eGR] #PG Blockages       : 3434
[12/01 17:09:18   1216s] [NR-eGR] #Halo Blockages     : 0
[12/01 17:09:18   1216s] [NR-eGR] #Boundary Blockages : 0
[12/01 17:09:18   1216s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2262.98 MB )
[12/01 17:09:18   1216s] (I)       Started Read blackboxes ( Curr Mem: 2262.98 MB )
[12/01 17:09:18   1216s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/01 17:09:18   1216s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2262.98 MB )
[12/01 17:09:18   1216s] (I)       Started Read prerouted ( Curr Mem: 2262.98 MB )
[12/01 17:09:18   1216s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/01 17:09:18   1216s] (I)       Finished Read prerouted ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2262.98 MB )
[12/01 17:09:18   1216s] (I)       Started Read unlegalized nets ( Curr Mem: 2262.98 MB )
[12/01 17:09:18   1216s] (I)       Finished Read unlegalized nets ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2262.98 MB )
[12/01 17:09:18   1216s] (I)       Started Read nets ( Curr Mem: 2262.98 MB )
[12/01 17:09:18   1216s] [NR-eGR] Read numTotalNets=115818  numIgnoredNets=0
[12/01 17:09:18   1216s] (I)       Finished Read nets ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2290.38 MB )
[12/01 17:09:18   1216s] (I)       Started Set up via pillars ( Curr Mem: 2290.38 MB )
[12/01 17:09:18   1216s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2290.38 MB )
[12/01 17:09:18   1216s] (I)       early_global_route_priority property id does not exist.
[12/01 17:09:18   1216s] (I)       Started Initialize 3D grid graph ( Curr Mem: 2290.38 MB )
[12/01 17:09:18   1216s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2290.38 MB )
[12/01 17:09:18   1216s] (I)       Model blockages into capacity
[12/01 17:09:18   1216s] (I)       Read Num Blocks=10457  Num Prerouted Wires=0  Num CS=0
[12/01 17:09:18   1216s] (I)       Started Initialize 3D capacity ( Curr Mem: 2290.38 MB )
[12/01 17:09:18   1216s] (I)       Layer 1 (V) : #blockages 8379 : #preroutes 0
[12/01 17:09:18   1216s] (I)       Layer 2 (H) : #blockages 1356 : #preroutes 0
[12/01 17:09:18   1216s] (I)       Layer 3 (V) : #blockages 702 : #preroutes 0
[12/01 17:09:18   1216s] (I)       Layer 4 (H) : #blockages 20 : #preroutes 0
[12/01 17:09:18   1216s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[12/01 17:09:18   1216s] (I)       Finished Initialize 3D capacity ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2290.38 MB )
[12/01 17:09:18   1216s] (I)       -- layer congestion ratio --
[12/01 17:09:18   1216s] (I)       Layer 1 : 0.100000
[12/01 17:09:18   1216s] (I)       Layer 2 : 0.700000
[12/01 17:09:18   1216s] (I)       Layer 3 : 0.700000
[12/01 17:09:18   1216s] (I)       Layer 4 : 0.700000
[12/01 17:09:18   1216s] (I)       Layer 5 : 0.700000
[12/01 17:09:18   1216s] (I)       Layer 6 : 0.700000
[12/01 17:09:18   1216s] (I)       ----------------------------
[12/01 17:09:18   1216s] (I)       Number of ignored nets                =      0
[12/01 17:09:18   1216s] (I)       Number of connected nets              =      0
[12/01 17:09:18   1216s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[12/01 17:09:18   1216s] (I)       Number of clock nets                  =      1.  Ignored: No
[12/01 17:09:18   1216s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/01 17:09:18   1216s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/01 17:09:18   1216s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/01 17:09:18   1216s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/01 17:09:18   1216s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/01 17:09:18   1216s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/01 17:09:18   1216s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/01 17:09:18   1216s] (I)       Finished Import route data (1T) ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 2290.38 MB )
[12/01 17:09:18   1216s] (I)       Finished Create route DB ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 2290.38 MB )
[12/01 17:09:18   1216s] (I)       Started Read aux data ( Curr Mem: 2290.38 MB )
[12/01 17:09:18   1216s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2290.38 MB )
[12/01 17:09:18   1216s] (I)       Started Others data preparation ( Curr Mem: 2290.38 MB )
[12/01 17:09:18   1216s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/01 17:09:18   1216s] (I)       Finished Others data preparation ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2290.38 MB )
[12/01 17:09:18   1216s] (I)       Started Create route kernel ( Curr Mem: 2290.38 MB )
[12/01 17:09:18   1216s] (I)       Ndr track 0 does not exist
[12/01 17:09:18   1216s] (I)       ---------------------Grid Graph Info--------------------
[12/01 17:09:18   1216s] (I)       Routing area        : (0, 0) - (2738400, 2730560)
[12/01 17:09:18   1216s] (I)       Core area           : (40320, 40320) - (2698080, 2690240)
[12/01 17:09:18   1216s] (I)       Site width          :  1120  (dbu)
[12/01 17:09:18   1216s] (I)       Row height          :  7840  (dbu)
[12/01 17:09:18   1216s] (I)       GCell row height    :  7840  (dbu)
[12/01 17:09:18   1216s] (I)       GCell width         :  7840  (dbu)
[12/01 17:09:18   1216s] (I)       GCell height        :  7840  (dbu)
[12/01 17:09:18   1216s] (I)       Grid                :   350   349     6
[12/01 17:09:18   1216s] (I)       Layer numbers       :     1     2     3     4     5     6
[12/01 17:09:18   1216s] (I)       Vertical capacity   :     0  7840     0  7840     0  7840
[12/01 17:09:18   1216s] (I)       Horizontal capacity :     0     0  7840     0  7840     0
[12/01 17:09:18   1216s] (I)       Default wire width  :   460   560   560   560   560   880
[12/01 17:09:18   1216s] (I)       Default wire space  :   460   560   560   560   560   920
[12/01 17:09:18   1216s] (I)       Default wire pitch  :   920  1120  1120  1120  1120  1800
[12/01 17:09:18   1216s] (I)       Default pitch size  :   920  1120  1120  1120  1120  2240
[12/01 17:09:18   1216s] (I)       First track coord   :     0   560   560   560   560  2800
[12/01 17:09:18   1216s] (I)       Num tracks per GCell:  8.52  7.00  7.00  7.00  7.00  3.50
[12/01 17:09:18   1216s] (I)       Total num of tracks :     0  2445  2438  2445  2438  1222
[12/01 17:09:18   1216s] (I)       Num of masks        :     1     1     1     1     1     1
[12/01 17:09:18   1216s] (I)       Num of trim masks   :     0     0     0     0     0     0
[12/01 17:09:18   1216s] (I)       --------------------------------------------------------
[12/01 17:09:18   1216s] 
[12/01 17:09:18   1216s] [NR-eGR] ============ Routing rule table ============
[12/01 17:09:18   1216s] [NR-eGR] Rule id: 0  Nets: 115135 
[12/01 17:09:18   1216s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/01 17:09:18   1216s] (I)       Pitch:  L1=920  L2=1120  L3=1120  L4=1120  L5=1120  L6=2240
[12/01 17:09:18   1216s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/01 17:09:18   1216s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/01 17:09:18   1216s] [NR-eGR] ========================================
[12/01 17:09:18   1216s] [NR-eGR] 
[12/01 17:09:18   1216s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/01 17:09:18   1216s] (I)       blocked tracks on layer2 : = 97999 / 853305 (11.48%)
[12/01 17:09:18   1216s] (I)       blocked tracks on layer3 : = 3392 / 853300 (0.40%)
[12/01 17:09:18   1216s] (I)       blocked tracks on layer4 : = 17992 / 853305 (2.11%)
[12/01 17:09:18   1216s] (I)       blocked tracks on layer5 : = 11104 / 853300 (1.30%)
[12/01 17:09:18   1216s] (I)       blocked tracks on layer6 : = 0 / 426478 (0.00%)
[12/01 17:09:18   1216s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2290.38 MB )
[12/01 17:09:18   1216s] (I)       Finished Import and model ( CPU: 0.38 sec, Real: 0.38 sec, Curr Mem: 2290.38 MB )
[12/01 17:09:18   1216s] (I)       Reset routing kernel
[12/01 17:09:18   1216s] (I)       Started Global Routing ( Curr Mem: 2290.38 MB )
[12/01 17:09:18   1216s] (I)       Started Initialization ( Curr Mem: 2290.38 MB )
[12/01 17:09:18   1216s] (I)       totalPins=328692  totalGlobalPin=301301 (91.67%)
[12/01 17:09:18   1216s] (I)       Finished Initialization ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2290.38 MB )
[12/01 17:09:18   1216s] (I)       Started Net group 1 ( Curr Mem: 2290.38 MB )
[12/01 17:09:18   1216s] (I)       Started Generate topology ( Curr Mem: 2290.38 MB )
[12/01 17:09:18   1216s] (I)       Finished Generate topology ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2290.38 MB )
[12/01 17:09:18   1216s] (I)       total 2D Cap : 3736841 = (1692128 H, 2044713 V)
[12/01 17:09:18   1216s] [NR-eGR] Layer group 1: route 115135 net(s) in layer range [2, 6]
[12/01 17:09:18   1216s] (I)       
[12/01 17:09:18   1216s] (I)       ============  Phase 1a Route ============
[12/01 17:09:18   1216s] (I)       Started Phase 1a ( Curr Mem: 2290.38 MB )
[12/01 17:09:18   1216s] (I)       Started Pattern routing (1T) ( Curr Mem: 2290.38 MB )
[12/01 17:09:18   1217s] (I)       Finished Pattern routing (1T) ( CPU: 0.20 sec, Real: 0.20 sec, Curr Mem: 2356.38 MB )
[12/01 17:09:18   1217s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2356.38 MB )
[12/01 17:09:18   1217s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/01 17:09:18   1217s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2356.38 MB )
[12/01 17:09:18   1217s] (I)       Usage: 1109248 = (491826 H, 617422 V) = (29.07% H, 30.20% V) = (1.928e+06um H, 2.420e+06um V)
[12/01 17:09:18   1217s] (I)       Started Add via demand to 2D ( Curr Mem: 2356.38 MB )
[12/01 17:09:19   1217s] (I)       Finished Add via demand to 2D ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2356.38 MB )
[12/01 17:09:19   1217s] (I)       Finished Phase 1a ( CPU: 0.27 sec, Real: 0.27 sec, Curr Mem: 2356.38 MB )
[12/01 17:09:19   1217s] (I)       
[12/01 17:09:19   1217s] (I)       ============  Phase 1b Route ============
[12/01 17:09:19   1217s] (I)       Started Phase 1b ( Curr Mem: 2356.38 MB )
[12/01 17:09:19   1217s] (I)       Started Monotonic routing (1T) ( Curr Mem: 2356.38 MB )
[12/01 17:09:19   1217s] (I)       Finished Monotonic routing (1T) ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 2356.38 MB )
[12/01 17:09:19   1217s] (I)       Usage: 1109558 = (491946 H, 617612 V) = (29.07% H, 30.21% V) = (1.928e+06um H, 2.421e+06um V)
[12/01 17:09:19   1217s] (I)       Overflow of layer group 1: 0.06% H + 0.26% V. EstWL: 4.349467e+06um
[12/01 17:09:19   1217s] (I)       Congestion metric : 0.06%H 0.26%V, 0.33%HV
[12/01 17:09:19   1217s] (I)       Congestion threshold : each 60.00, sum 90.00
[12/01 17:09:19   1217s] (I)       Finished Phase 1b ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 2356.38 MB )
[12/01 17:09:19   1217s] (I)       
[12/01 17:09:19   1217s] (I)       ============  Phase 1c Route ============
[12/01 17:09:19   1217s] (I)       Started Phase 1c ( Curr Mem: 2356.38 MB )
[12/01 17:09:19   1217s] (I)       Started Two level routing ( Curr Mem: 2356.38 MB )
[12/01 17:09:19   1217s] (I)       Level2 Grid: 70 x 70
[12/01 17:09:19   1217s] (I)       Started Two Level Routing ( Curr Mem: 2356.38 MB )
[12/01 17:09:19   1217s] (I)       Finished Two Level Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2356.38 MB )
[12/01 17:09:19   1217s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2356.38 MB )
[12/01 17:09:19   1217s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2356.38 MB )
[12/01 17:09:19   1217s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2356.38 MB )
[12/01 17:09:19   1217s] (I)       Finished Two level routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2356.38 MB )
[12/01 17:09:19   1217s] (I)       Usage: 1109558 = (491946 H, 617612 V) = (29.07% H, 30.21% V) = (1.928e+06um H, 2.421e+06um V)
[12/01 17:09:19   1217s] (I)       Finished Phase 1c ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2356.38 MB )
[12/01 17:09:19   1217s] (I)       
[12/01 17:09:19   1217s] (I)       ============  Phase 1d Route ============
[12/01 17:09:19   1217s] (I)       Started Phase 1d ( Curr Mem: 2356.38 MB )
[12/01 17:09:19   1217s] (I)       Started Detoured routing ( Curr Mem: 2356.38 MB )
[12/01 17:09:19   1217s] (I)       Finished Detoured routing ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2356.38 MB )
[12/01 17:09:19   1217s] (I)       Usage: 1109607 = (492014 H, 617593 V) = (29.08% H, 30.20% V) = (1.929e+06um H, 2.421e+06um V)
[12/01 17:09:19   1217s] (I)       Finished Phase 1d ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2356.38 MB )
[12/01 17:09:19   1217s] (I)       
[12/01 17:09:19   1217s] (I)       ============  Phase 1e Route ============
[12/01 17:09:19   1217s] (I)       Started Phase 1e ( Curr Mem: 2356.38 MB )
[12/01 17:09:19   1217s] (I)       Started Route legalization ( Curr Mem: 2356.38 MB )
[12/01 17:09:19   1217s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2356.38 MB )
[12/01 17:09:19   1217s] (I)       Usage: 1109607 = (492014 H, 617593 V) = (29.08% H, 30.20% V) = (1.929e+06um H, 2.421e+06um V)
[12/01 17:09:19   1217s] [NR-eGR] Early Global Route overflow of layer group 1: 0.06% H + 0.26% V. EstWL: 4.349659e+06um
[12/01 17:09:19   1217s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2356.38 MB )
[12/01 17:09:19   1217s] (I)       
[12/01 17:09:19   1217s] (I)       ============  Phase 1l Route ============
[12/01 17:09:19   1217s] (I)       Started Phase 1l ( Curr Mem: 2356.38 MB )
[12/01 17:09:19   1217s] (I)       Started Layer assignment (1T) ( Curr Mem: 2356.38 MB )
[12/01 17:09:19   1217s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2356.38 MB )
[12/01 17:09:19   1217s] (I)       Finished Layer assignment (1T) ( CPU: 0.30 sec, Real: 0.30 sec, Curr Mem: 2356.38 MB )
[12/01 17:09:19   1217s] (I)       Finished Phase 1l ( CPU: 0.30 sec, Real: 0.30 sec, Curr Mem: 2356.38 MB )
[12/01 17:09:19   1217s] (I)       Finished Net group 1 ( CPU: 0.79 sec, Real: 0.80 sec, Curr Mem: 2356.38 MB )
[12/01 17:09:19   1217s] (I)       Started Clean cong LA ( Curr Mem: 2356.38 MB )
[12/01 17:09:19   1217s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2356.38 MB )
[12/01 17:09:19   1217s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[12/01 17:09:19   1217s] (I)       Layer  2:     790267    373360      5182       19502      833098    ( 2.29%) 
[12/01 17:09:19   1217s] (I)       Layer  3:     848631    323557       371           0      852607    ( 0.00%) 
[12/01 17:09:19   1217s] (I)       Layer  4:     832927    339368       536        9632      842968    ( 1.13%) 
[12/01 17:09:19   1217s] (I)       Layer  5:     839794    252988      1434        9660      842947    ( 1.13%) 
[12/01 17:09:19   1217s] (I)       Layer  6:     425256    129228        48           0      426300    ( 0.00%) 
[12/01 17:09:19   1217s] (I)       Total:       3736875   1418501      7571       38794     3797920    ( 1.01%) 
[12/01 17:09:19   1217s] (I)       
[12/01 17:09:19   1217s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/01 17:09:19   1217s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[12/01 17:09:19   1217s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[12/01 17:09:19   1217s] [NR-eGR]       Layer              (1-4)             (5-8)            (9-12)           (13-16)    OverCon 
[12/01 17:09:19   1217s] [NR-eGR] -------------------------------------------------------------------------------------------------
[12/01 17:09:19   1217s] [NR-eGR]  METAL1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/01 17:09:19   1217s] [NR-eGR]  METAL2  (2)      2599( 2.18%)       166( 0.14%)        11( 0.01%)         3( 0.00%)   ( 2.33%) 
[12/01 17:09:19   1217s] [NR-eGR]  METAL3  (3)       277( 0.23%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.23%) 
[12/01 17:09:19   1217s] [NR-eGR]  METAL4  (4)       473( 0.39%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.39%) 
[12/01 17:09:19   1217s] [NR-eGR]  METAL5  (5)       796( 0.66%)        22( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.68%) 
[12/01 17:09:19   1217s] [NR-eGR]  METAL6  (6)        48( 0.04%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.04%) 
[12/01 17:09:19   1217s] [NR-eGR] -------------------------------------------------------------------------------------------------
[12/01 17:09:19   1217s] [NR-eGR] Total             4193( 0.69%)       188( 0.03%)        11( 0.00%)         3( 0.00%)   ( 0.73%) 
[12/01 17:09:19   1217s] [NR-eGR] 
[12/01 17:09:19   1217s] (I)       Finished Global Routing ( CPU: 0.82 sec, Real: 0.82 sec, Curr Mem: 2356.38 MB )
[12/01 17:09:19   1217s] (I)       Started Export 3D cong map ( Curr Mem: 2356.38 MB )
[12/01 17:09:19   1217s] (I)       total 2D Cap : 3749421 = (1694180 H, 2055241 V)
[12/01 17:09:19   1217s] (I)       Started Export 2D cong map ( Curr Mem: 2356.38 MB )
[12/01 17:09:19   1217s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.25% H + 0.31% V
[12/01 17:09:19   1217s] [NR-eGR] Overflow after Early Global Route 0.34% H + 0.45% V
[12/01 17:09:19   1217s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2356.38 MB )
[12/01 17:09:19   1217s] (I)       Finished Export 3D cong map ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2356.38 MB )
[12/01 17:09:19   1217s] Early Global Route congestion estimation runtime: 1.21 seconds, mem = 2356.4M
[12/01 17:09:19   1217s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:1.212, REAL:1.215, MEM:2356.4M
[12/01 17:09:19   1217s] OPERPROF: Starting HotSpotCal at level 1, MEM:2356.4M
[12/01 17:09:19   1217s] [hotspot] +------------+---------------+---------------+
[12/01 17:09:19   1217s] [hotspot] |            |   max hotspot | total hotspot |
[12/01 17:09:19   1217s] [hotspot] +------------+---------------+---------------+
[12/01 17:09:19   1217s] [hotspot] | normalized |          0.26 |          2.10 |
[12/01 17:09:19   1217s] [hotspot] +------------+---------------+---------------+
[12/01 17:09:19   1217s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.26, normalized total congestion hotspot area = 2.10 (area is in unit of 4 std-cell row bins)
[12/01 17:09:19   1217s] [hotspot] max/total 0.26/2.10, big hotspot (>10) total 0.00
[12/01 17:09:19   1217s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[12/01 17:09:19   1217s] [hotspot] +-----+-------------------------------------+---------------+
[12/01 17:09:19   1217s] [hotspot] | top |            hotspot bbox             | hotspot score |
[12/01 17:09:19   1217s] [hotspot] +-----+-------------------------------------+---------------+
[12/01 17:09:19   1217s] [hotspot] |  1  |   157.36   502.32   220.08   565.04 |        0.52   |
[12/01 17:09:19   1217s] [hotspot] +-----+-------------------------------------+---------------+
[12/01 17:09:19   1217s] [hotspot] |  2  |   784.56   470.96   847.28   533.68 |        0.26   |
[12/01 17:09:19   1217s] [hotspot] +-----+-------------------------------------+---------------+
[12/01 17:09:19   1217s] [hotspot] |  3  |   659.12   565.04   721.84   627.76 |        0.26   |
[12/01 17:09:19   1217s] [hotspot] +-----+-------------------------------------+---------------+
[12/01 17:09:19   1217s] [hotspot] |  4  |   627.76   627.76   690.48   690.48 |        0.26   |
[12/01 17:09:19   1217s] [hotspot] +-----+-------------------------------------+---------------+
[12/01 17:09:19   1217s] [hotspot] |  5  |    31.92   659.12    94.64   721.84 |        0.26   |
[12/01 17:09:19   1217s] [hotspot] +-----+-------------------------------------+---------------+
[12/01 17:09:19   1217s] Top 5 hotspots total area: 1.57
[12/01 17:09:19   1217s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.013, REAL:0.013, MEM:2356.4M
[12/01 17:09:19   1217s] 
[12/01 17:09:19   1217s] === incrementalPlace Internal Loop 1 ===
[12/01 17:09:19   1217s] clkAW=1 clkAWMode=4 maxIt=1 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[12/01 17:09:19   1217s] OPERPROF: Starting IPInitSPData at level 1, MEM:2356.4M
[12/01 17:09:19   1217s] z: 2, totalTracks: 1
[12/01 17:09:19   1217s] z: 4, totalTracks: 1
[12/01 17:09:19   1217s] z: 6, totalTracks: 1
[12/01 17:09:19   1217s] #spOpts: N=180 minPadR=1.1 hrOri=1 hrSnap=1 
[12/01 17:09:19   1217s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2356.4M
[12/01 17:09:19   1217s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.092, REAL:0.092, MEM:2356.4M
[12/01 17:09:19   1217s] OPERPROF:   Starting post-place ADS at level 2, MEM:2356.4M
[12/01 17:09:19   1217s] ADSU 0.822 -> 0.822. site 802074.000 -> 802074.000. GS 31.360
[12/01 17:09:19   1217s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.113, REAL:0.113, MEM:2356.4M
[12/01 17:09:19   1218s] OPERPROF:   Starting spMPad at level 2, MEM:2275.4M
[12/01 17:09:19   1218s] OPERPROF:     Starting spContextMPad at level 3, MEM:2275.4M
[12/01 17:09:19   1218s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.001, REAL:0.000, MEM:2275.4M
[12/01 17:09:19   1218s] OPERPROF:   Finished spMPad at level 2, CPU:0.019, REAL:0.018, MEM:2275.4M
[12/01 17:09:19   1218s] OPERPROF:   Starting spSetupSpareRegionBox at level 2, MEM:2275.4M
[12/01 17:09:19   1218s] OPERPROF:   Finished spSetupSpareRegionBox at level 2, CPU:0.004, REAL:0.004, MEM:2275.4M
[12/01 17:09:19   1218s] OPERPROF:   Starting spInitNetWt at level 2, MEM:2275.4M
[12/01 17:09:19   1218s] no activity file in design. spp won't run.
[12/01 17:09:19   1218s] [spp] 0
[12/01 17:09:19   1218s] [adp] 0:1:1:3
[12/01 17:09:19   1218s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.020, REAL:0.020, MEM:2275.4M
[12/01 17:09:19   1218s] SP #FI/SF FL/PI 0/0 114752/0
[12/01 17:09:19   1218s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.353, REAL:0.354, MEM:2275.4M
[12/01 17:09:19   1218s] PP off. flexM 0
[12/01 17:09:19   1218s] OPERPROF: Starting CDPad at level 1, MEM:2290.3M
[12/01 17:09:19   1218s] 3DP is on.
[12/01 17:09:19   1218s] 3DP OF M2 0.052, M4 0.004. Diff 0, Offset 0
[12/01 17:09:20   1218s] design sh 0.057.
[12/01 17:09:20   1218s] design sh 0.051.
[12/01 17:09:20   1218s] 3DP (1, 3) DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[12/01 17:09:20   1218s] design sh 0.034.
[12/01 17:09:20   1218s] CDPadU 0.984 -> 0.952. R=0.822, N=114752, GS=3.920
[12/01 17:09:20   1218s] OPERPROF: Finished CDPad at level 1, CPU:0.565, REAL:0.566, MEM:2341.6M
[12/01 17:09:20   1218s] OPERPROF: Starting InitSKP at level 1, MEM:2341.6M
[12/01 17:09:20   1218s] no activity file in design. spp won't run.
[12/01 17:09:22   1220s] no activity file in design. spp won't run.
[12/01 17:09:26   1224s] 
[12/01 17:09:26   1224s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/01 17:09:26   1224s] TLC MultiMap info (StdDelay):
[12/01 17:09:26   1224s]   : bc + bc + 1 + no RcCorner := 19.2ps
[12/01 17:09:26   1224s]   : bc + bc + 1 + bc := 22.2ps
[12/01 17:09:26   1224s]   : wc + wc + 1 + no RcCorner := 38.7ps
[12/01 17:09:26   1224s]   : wc + wc + 1 + wc := 40.9ps
[12/01 17:09:26   1224s]  Setting StdDelay to: 40.9ps
[12/01 17:09:26   1224s] 
[12/01 17:09:26   1224s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/01 17:09:26   1224s] *** Finished SKP initialization (cpu=0:00:05.7, real=0:00:06.0)***
[12/01 17:09:26   1224s] OPERPROF: Finished InitSKP at level 1, CPU:5.747, REAL:5.754, MEM:2428.2M
[12/01 17:09:26   1224s] NP #FI/FS/SF FL/PI: 0/0/0 114752/0
[12/01 17:09:26   1224s] no activity file in design. spp won't run.
[12/01 17:09:26   1224s] 
[12/01 17:09:26   1224s] AB Est...
[12/01 17:09:26   1224s] OPERPROF: Starting npPlace at level 1, MEM:2463.1M
[12/01 17:09:26   1224s] OPERPROF: Finished npPlace at level 1, CPU:0.238, REAL:0.237, MEM:2663.3M
[12/01 17:09:26   1225s] Iteration  5: Skipped, with CDP Off
[12/01 17:09:26   1225s] 
[12/01 17:09:26   1225s] AB Est...
[12/01 17:09:26   1225s] OPERPROF: Starting npPlace at level 1, MEM:2663.3M
[12/01 17:09:27   1225s] OPERPROF: Finished npPlace at level 1, CPU:0.181, REAL:0.181, MEM:2663.3M
[12/01 17:09:27   1225s] Iteration  6: Skipped, with CDP Off
[12/01 17:09:27   1225s] 
[12/01 17:09:27   1225s] AB Est...
[12/01 17:09:27   1225s] OPERPROF: Starting npPlace at level 1, MEM:2663.3M
[12/01 17:09:27   1225s] OPERPROF: Finished npPlace at level 1, CPU:0.160, REAL:0.159, MEM:2663.3M
[12/01 17:09:27   1225s] Iteration  7: Skipped, with CDP Off
[12/01 17:09:27   1226s] OPERPROF: Starting npPlace at level 1, MEM:2663.3M
[12/01 17:09:27   1226s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[12/01 17:09:27   1226s] No instances found in the vector
[12/01 17:09:27   1226s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2663.3M, DRC: 0)
[12/01 17:09:27   1226s] 0 (out of 0) MH cells were successfully legalized.
[12/01 17:10:13   1271s] Iteration  8: Total net bbox = 3.716e+06 (1.66e+06 2.06e+06)
[12/01 17:10:13   1271s]               Est.  stn bbox = 4.433e+06 (1.99e+06 2.45e+06)
[12/01 17:10:13   1271s]               cpu = 0:00:45.1 real = 0:00:46.0 mem = 2743.1M
[12/01 17:10:13   1271s] OPERPROF: Finished npPlace at level 1, CPU:45.190, REAL:45.202, MEM:2740.1M
[12/01 17:10:13   1271s] no activity file in design. spp won't run.
[12/01 17:10:13   1271s] NP #FI/FS/SF FL/PI: 0/0/0 114752/0
[12/01 17:10:13   1271s] no activity file in design. spp won't run.
[12/01 17:10:13   1271s] OPERPROF: Starting npPlace at level 1, MEM:2740.1M
[12/01 17:10:13   1271s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[12/01 17:10:13   1271s] No instances found in the vector
[12/01 17:10:13   1271s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2740.1M, DRC: 0)
[12/01 17:10:13   1271s] 0 (out of 0) MH cells were successfully legalized.
[12/01 17:11:32   1350s] Iteration  9: Total net bbox = 3.737e+06 (1.66e+06 2.07e+06)
[12/01 17:11:32   1350s]               Est.  stn bbox = 4.469e+06 (2.00e+06 2.47e+06)
[12/01 17:11:32   1350s]               cpu = 0:01:18 real = 0:01:19 mem = 2737.1M
[12/01 17:11:32   1350s] OPERPROF: Finished npPlace at level 1, CPU:78.528, REAL:78.562, MEM:2737.1M
[12/01 17:11:32   1350s] no activity file in design. spp won't run.
[12/01 17:11:32   1350s] NP #FI/FS/SF FL/PI: 0/0/0 114752/0
[12/01 17:11:32   1350s] no activity file in design. spp won't run.
[12/01 17:11:32   1351s] OPERPROF: Starting npPlace at level 1, MEM:2737.1M
[12/01 17:11:33   1351s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[12/01 17:11:33   1351s] No instances found in the vector
[12/01 17:11:33   1351s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2737.1M, DRC: 0)
[12/01 17:11:33   1351s] 0 (out of 0) MH cells were successfully legalized.
[12/01 17:11:33   1351s] Starting Early Global Route supply map. mem = 2779.2M
[12/01 17:11:33   1351s] Finished Early Global Route supply map. mem = 2810.2M
[12/01 17:13:28   1466s] Iteration 10: Total net bbox = 3.783e+06 (1.69e+06 2.10e+06)
[12/01 17:13:28   1466s]               Est.  stn bbox = 4.518e+06 (2.03e+06 2.49e+06)
[12/01 17:13:28   1466s]               cpu = 0:01:56 real = 0:01:55 mem = 2743.8M
[12/01 17:13:28   1466s] OPERPROF: Finished npPlace at level 1, CPU:115.790, REAL:115.891, MEM:2743.8M
[12/01 17:13:29   1467s] no activity file in design. spp won't run.
[12/01 17:13:29   1467s] NP #FI/FS/SF FL/PI: 0/0/0 114752/0
[12/01 17:13:29   1467s] no activity file in design. spp won't run.
[12/01 17:13:29   1467s] OPERPROF: Starting npPlace at level 1, MEM:2743.8M
[12/01 17:13:29   1467s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[12/01 17:13:29   1467s] No instances found in the vector
[12/01 17:13:29   1467s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2743.8M, DRC: 0)
[12/01 17:13:29   1467s] 0 (out of 0) MH cells were successfully legalized.
[12/01 17:14:52   1550s] Iteration 11: Total net bbox = 3.890e+06 (1.74e+06 2.15e+06)
[12/01 17:14:52   1550s]               Est.  stn bbox = 4.624e+06 (2.08e+06 2.55e+06)
[12/01 17:14:52   1550s]               cpu = 0:01:23 real = 0:01:23 mem = 2846.6M
[12/01 17:14:52   1550s] OPERPROF: Finished npPlace at level 1, CPU:83.058, REAL:83.105, MEM:2846.6M
[12/01 17:14:52   1550s] no activity file in design. spp won't run.
[12/01 17:14:52   1550s] NP #FI/FS/SF FL/PI: 0/0/0 114752/0
[12/01 17:14:53   1551s] no activity file in design. spp won't run.
[12/01 17:14:53   1551s] OPERPROF: Starting npPlace at level 1, MEM:2846.6M
[12/01 17:14:53   1551s] Legalizing MH Cells... 0 / 0 / 0 (level 10)
[12/01 17:14:53   1551s] No instances found in the vector
[12/01 17:14:53   1551s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2846.6M, DRC: 0)
[12/01 17:14:53   1551s] 0 (out of 0) MH cells were successfully legalized.
[12/01 17:15:14   1572s] OPERPROF:   Starting npBlockageAwareSnap at level 2, MEM:2768.0M
[12/01 17:15:14   1572s] OPERPROF:   Finished npBlockageAwareSnap at level 2, CPU:0.001, REAL:0.000, MEM:2776.0M
[12/01 17:15:14   1572s] Iteration 12: Total net bbox = 3.919e+06 (1.76e+06 2.16e+06)
[12/01 17:15:14   1572s]               Est.  stn bbox = 4.652e+06 (2.10e+06 2.56e+06)
[12/01 17:15:14   1572s]               cpu = 0:00:21.0 real = 0:00:21.0 mem = 2753.0M
[12/01 17:15:14   1572s] OPERPROF: Finished npPlace at level 1, CPU:21.114, REAL:21.125, MEM:2753.0M
[12/01 17:15:14   1572s] Move report: Timing Driven Placement moves 114752 insts, mean move: 34.35 um, max move: 945.85 um 
[12/01 17:15:14   1572s] 	Max move on inst (B2/FE_OCPC37137_FE_OFN20018_n30952): (905.52, 498.40) --> (311.55, 850.28)
[12/01 17:15:14   1572s] no activity file in design. spp won't run.
[12/01 17:15:14   1572s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:2753.0M
[12/01 17:15:14   1572s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:2753.0M
[12/01 17:15:14   1572s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.008, REAL:0.009, MEM:2753.0M
[12/01 17:15:14   1572s] OPERPROF:   Starting spMoveGatedClock at level 2, MEM:2753.0M
[12/01 17:15:14   1572s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/01 17:15:14   1572s] OPERPROF:   Finished spMoveGatedClock at level 2, CPU:0.015, REAL:0.015, MEM:2753.0M
[12/01 17:15:14   1572s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2753.0M
[12/01 17:15:14   1572s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.000, MEM:2753.0M
[12/01 17:15:14   1572s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.045, REAL:0.045, MEM:2753.0M
[12/01 17:15:14   1572s] 
[12/01 17:15:14   1572s] Finished Incremental Placement (cpu=0:05:55, real=0:05:55, mem=2753.0M)
[12/01 17:15:14   1572s] CongRepair sets shifter mode to gplace
[12/01 17:15:14   1572s] TDRefine: refinePlace mode is spiral
[12/01 17:15:14   1572s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2753.0M
[12/01 17:15:14   1572s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2753.0M
[12/01 17:15:14   1572s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2753.0M
[12/01 17:15:14   1572s] z: 2, totalTracks: 1
[12/01 17:15:14   1572s] z: 4, totalTracks: 1
[12/01 17:15:14   1572s] z: 6, totalTracks: 1
[12/01 17:15:14   1572s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/01 17:15:14   1572s] All LLGs are deleted
[12/01 17:15:14   1572s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:2753.0M
[12/01 17:15:14   1572s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:2753.0M
[12/01 17:15:14   1572s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2753.0M
[12/01 17:15:14   1572s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:2753.0M
[12/01 17:15:14   1572s] Core basic site is core7T
[12/01 17:15:14   1572s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:2753.0M
[12/01 17:15:14   1572s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.006, REAL:0.007, MEM:2753.0M
[12/01 17:15:14   1572s] Fast DP-INIT is on for default
[12/01 17:15:14   1572s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/01 17:15:14   1572s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.028, REAL:0.028, MEM:2753.0M
[12/01 17:15:14   1572s] OPERPROF:         Starting CMU at level 5, MEM:2753.0M
[12/01 17:15:14   1572s] OPERPROF:         Finished CMU at level 5, CPU:0.005, REAL:0.005, MEM:2753.0M
[12/01 17:15:14   1572s] 
[12/01 17:15:14   1572s] Bad Lib Cell Checking (CMU) is done! (0)
[12/01 17:15:14   1572s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.049, REAL:0.049, MEM:2753.0M
[12/01 17:15:14   1572s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2753.0M
[12/01 17:15:14   1572s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2753.0M
[12/01 17:15:14   1572s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2753.0MB).
[12/01 17:15:14   1572s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.124, REAL:0.124, MEM:2753.0M
[12/01 17:15:14   1572s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.124, REAL:0.124, MEM:2753.0M
[12/01 17:15:14   1572s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3859460.3
[12/01 17:15:14   1572s] OPERPROF:   Starting RefinePlace at level 2, MEM:2753.0M
[12/01 17:15:14   1572s] *** Starting refinePlace (0:26:13 mem=2753.0M) ***
[12/01 17:15:14   1572s] Total net bbox length = 3.962e+06 (1.796e+06 2.166e+06) (ext = 3.109e+03)
[12/01 17:15:14   1572s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/01 17:15:14   1572s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2753.0M
[12/01 17:15:14   1572s] Starting refinePlace ...
[12/01 17:15:15   1573s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[12/01 17:15:15   1573s] ** Cut row section cpu time 0:00:00.0.
[12/01 17:15:15   1573s]    Spread Effort: high, pre-route mode, useDDP on.
[12/01 17:15:16   1574s] [CPU] RefinePlace/preRPlace (cpu=0:00:01.7, real=0:00:02.0, mem=2753.0MB) @(0:26:13 - 0:26:15).
[12/01 17:15:16   1574s] Move report: preRPlace moves 114752 insts, mean move: 1.33 um, max move: 12.89 um 
[12/01 17:15:16   1574s] 	Max move on inst (B0/U7338): (647.71, 1229.96) --> (659.12, 1231.44)
[12/01 17:15:16   1574s] 	Length: 6 sites, height: 1 rows, site name: core7T, cell type: OR2X1
[12/01 17:15:16   1574s] wireLenOptFixPriorityInst 0 inst fixed
[12/01 17:15:16   1574s] Placement tweakage begins.
[12/01 17:15:17   1574s] wire length = 4.504e+06
[12/01 17:15:20   1578s] wire length = 4.361e+06
[12/01 17:15:20   1578s] Placement tweakage ends.
[12/01 17:15:20   1578s] Move report: tweak moves 27682 insts, mean move: 4.01 um, max move: 45.36 um 
[12/01 17:15:20   1578s] 	Max move on inst (B2/U16309): (1067.92, 341.60) --> (1022.56, 341.60)
[12/01 17:15:20   1578s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:03.9, real=0:00:04.0, mem=2753.0MB) @(0:26:15 - 0:26:19).
[12/01 17:15:20   1578s] 
[12/01 17:15:20   1578s] Running Spiral with 1 thread in Normal Mode  fetchWidth=256 
[12/01 17:15:22   1580s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/01 17:15:22   1580s] [CPU] RefinePlace/Legalization (cpu=0:00:01.5, real=0:00:02.0, mem=2753.0MB) @(0:26:19 - 0:26:20).
[12/01 17:15:22   1580s] Move report: Detail placement moves 114752 insts, mean move: 2.18 um, max move: 47.25 um 
[12/01 17:15:22   1580s] 	Max move on inst (B2/U16309): (1067.91, 343.50) --> (1022.56, 341.60)
[12/01 17:15:22   1580s] 	Runtime: CPU: 0:00:07.3 REAL: 0:00:08.0 MEM: 2753.0MB
[12/01 17:15:22   1580s] Statistics of distance of Instance movement in refine placement:
[12/01 17:15:22   1580s]   maximum (X+Y) =        47.25 um
[12/01 17:15:22   1580s]   inst (B2/U16309) with max move: (1067.91, 343.501) -> (1022.56, 341.6)
[12/01 17:15:22   1580s]   mean    (X+Y) =         2.18 um
[12/01 17:15:22   1580s] Summary Report:
[12/01 17:15:22   1580s] Instances move: 114752 (out of 114752 movable)
[12/01 17:15:22   1580s] Instances flipped: 0
[12/01 17:15:22   1580s] Mean displacement: 2.18 um
[12/01 17:15:22   1580s] Max displacement: 47.25 um (Instance: B2/U16309) (1067.91, 343.501) -> (1022.56, 341.6)
[12/01 17:15:22   1580s] 	Length: 5 sites, height: 1 rows, site name: core7T, cell type: NAND2X1
[12/01 17:15:22   1580s] Total instances moved : 114752
[12/01 17:15:22   1580s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:7.288, REAL:7.297, MEM:2753.0M
[12/01 17:15:22   1580s] Total net bbox length = 3.875e+06 (1.696e+06 2.180e+06) (ext = 3.103e+03)
[12/01 17:15:22   1580s] Runtime: CPU: 0:00:07.4 REAL: 0:00:08.0 MEM: 2753.0MB
[12/01 17:15:22   1580s] [CPU] RefinePlace/total (cpu=0:00:07.4, real=0:00:08.0, mem=2753.0MB) @(0:26:13 - 0:26:20).
[12/01 17:15:22   1580s] *** Finished refinePlace (0:26:20 mem=2753.0M) ***
[12/01 17:15:22   1580s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3859460.3
[12/01 17:15:22   1580s] OPERPROF:   Finished RefinePlace at level 2, CPU:7.442, REAL:7.451, MEM:2753.0M
[12/01 17:15:22   1580s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2753.0M
[12/01 17:15:22   1580s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.149, REAL:0.150, MEM:2565.0M
[12/01 17:15:22   1580s] OPERPROF: Finished RefinePlace2 at level 1, CPU:7.716, REAL:7.725, MEM:2565.0M
[12/01 17:15:22   1580s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2565.0M
[12/01 17:15:22   1580s] Starting Early Global Route congestion estimation: mem = 2565.0M
[12/01 17:15:22   1580s] (I)       Started Import and model ( Curr Mem: 2565.03 MB )
[12/01 17:15:22   1580s] (I)       Started Create place DB ( Curr Mem: 2565.03 MB )
[12/01 17:15:22   1580s] (I)       Started Import place data ( Curr Mem: 2565.03 MB )
[12/01 17:15:22   1580s] (I)       Started Read instances and placement ( Curr Mem: 2565.03 MB )
[12/01 17:15:22   1580s] (I)       Finished Read instances and placement ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 2596.90 MB )
[12/01 17:15:22   1580s] (I)       Started Read nets ( Curr Mem: 2596.90 MB )
[12/01 17:15:22   1580s] (I)       Finished Read nets ( CPU: 0.16 sec, Real: 0.17 sec, Curr Mem: 2630.90 MB )
[12/01 17:15:22   1580s] (I)       Finished Import place data ( CPU: 0.23 sec, Real: 0.23 sec, Curr Mem: 2630.90 MB )
[12/01 17:15:22   1580s] (I)       Finished Create place DB ( CPU: 0.23 sec, Real: 0.23 sec, Curr Mem: 2630.90 MB )
[12/01 17:15:22   1580s] (I)       Started Create route DB ( Curr Mem: 2630.90 MB )
[12/01 17:15:22   1580s] (I)       == Non-default Options ==
[12/01 17:15:22   1580s] (I)       Maximum routing layer                              : 6
[12/01 17:15:22   1580s] (I)       Number of threads                                  : 1
[12/01 17:15:22   1580s] (I)       Use non-blocking free Dbs wires                    : false
[12/01 17:15:22   1580s] (I)       Method to set GCell size                           : row
[12/01 17:15:22   1580s] (I)       Counted 3079 PG shapes. We will not process PG shapes layer by layer.
[12/01 17:15:22   1580s] (I)       Started Import route data (1T) ( Curr Mem: 2630.90 MB )
[12/01 17:15:22   1580s] (I)       ============== Pin Summary ==============
[12/01 17:15:22   1580s] (I)       +-------+--------+---------+------------+
[12/01 17:15:22   1580s] (I)       | Layer | # pins | % total |      Group |
[12/01 17:15:22   1580s] (I)       +-------+--------+---------+------------+
[12/01 17:15:22   1580s] (I)       |     1 | 329962 |   99.97 |        Pin |
[12/01 17:15:22   1580s] (I)       |     2 |     86 |    0.03 | Pin access |
[12/01 17:15:22   1580s] (I)       |     3 |     11 |    0.00 | Pin access |
[12/01 17:15:22   1580s] (I)       |     4 |      1 |    0.00 |      Upper |
[12/01 17:15:22   1580s] (I)       |     5 |      1 |    0.00 |      Upper |
[12/01 17:15:22   1580s] (I)       |     6 |      0 |    0.00 |      Upper |
[12/01 17:15:22   1580s] (I)       +-------+--------+---------+------------+
[12/01 17:15:22   1580s] (I)       Use row-based GCell size
[12/01 17:15:22   1580s] (I)       Use row-based GCell align
[12/01 17:15:22   1580s] (I)       GCell unit size   : 7840
[12/01 17:15:22   1580s] (I)       GCell multiplier  : 1
[12/01 17:15:22   1580s] (I)       GCell row height  : 7840
[12/01 17:15:22   1580s] (I)       Actual row height : 7840
[12/01 17:15:22   1580s] (I)       GCell align ref   : 40320 40320
[12/01 17:15:22   1580s] [NR-eGR] Track table information for default rule: 
[12/01 17:15:22   1580s] [NR-eGR] METAL1 has no routable track
[12/01 17:15:22   1580s] [NR-eGR] METAL2 has single uniform track structure
[12/01 17:15:22   1580s] [NR-eGR] METAL3 has single uniform track structure
[12/01 17:15:22   1580s] [NR-eGR] METAL4 has single uniform track structure
[12/01 17:15:22   1580s] [NR-eGR] METAL5 has single uniform track structure
[12/01 17:15:22   1580s] [NR-eGR] METAL6 has single uniform track structure
[12/01 17:15:22   1580s] (I)       ============== Default via ===============
[12/01 17:15:22   1580s] (I)       +---+------------------+-----------------+
[12/01 17:15:22   1580s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut |
[12/01 17:15:22   1580s] (I)       +---+------------------+-----------------+
[12/01 17:15:22   1580s] (I)       | 1 |    4  VIA12_VV   |    4  VIA12_VV  |
[12/01 17:15:22   1580s] (I)       | 2 |    5  VIA2       |    5  VIA2      |
[12/01 17:15:22   1580s] (I)       | 3 |    8  VIA3       |    8  VIA3      |
[12/01 17:15:22   1580s] (I)       | 4 |   11  VIA4       |   11  VIA4      |
[12/01 17:15:22   1580s] (I)       | 5 |   14  VIA5       |   14  VIA5      |
[12/01 17:15:22   1580s] (I)       +---+------------------+-----------------+
[12/01 17:15:22   1580s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 2630.90 MB )
[12/01 17:15:22   1580s] (I)       Started Read routing blockages ( Curr Mem: 2630.90 MB )
[12/01 17:15:22   1580s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2630.90 MB )
[12/01 17:15:22   1580s] (I)       Started Read instance blockages ( Curr Mem: 2630.90 MB )
[12/01 17:15:22   1580s] (I)       Finished Read instance blockages ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 2630.90 MB )
[12/01 17:15:22   1580s] (I)       Started Read PG blockages ( Curr Mem: 2630.90 MB )
[12/01 17:15:22   1580s] [NR-eGR] Read 3434 PG shapes
[12/01 17:15:22   1580s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2630.90 MB )
[12/01 17:15:22   1580s] (I)       Started Read boundary cut boxes ( Curr Mem: 2630.90 MB )
[12/01 17:15:22   1580s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2630.90 MB )
[12/01 17:15:22   1580s] [NR-eGR] #Routing Blockages  : 0
[12/01 17:15:22   1580s] [NR-eGR] #Instance Blockages : 7023
[12/01 17:15:22   1580s] [NR-eGR] #PG Blockages       : 3434
[12/01 17:15:22   1580s] [NR-eGR] #Halo Blockages     : 0
[12/01 17:15:22   1580s] [NR-eGR] #Boundary Blockages : 0
[12/01 17:15:22   1580s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2630.90 MB )
[12/01 17:15:22   1580s] (I)       Started Read blackboxes ( Curr Mem: 2630.90 MB )
[12/01 17:15:22   1580s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/01 17:15:22   1580s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2630.90 MB )
[12/01 17:15:22   1580s] (I)       Started Read prerouted ( Curr Mem: 2630.90 MB )
[12/01 17:15:22   1580s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/01 17:15:22   1580s] (I)       Finished Read prerouted ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2630.90 MB )
[12/01 17:15:22   1580s] (I)       Started Read unlegalized nets ( Curr Mem: 2630.90 MB )
[12/01 17:15:22   1580s] (I)       Finished Read unlegalized nets ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 2630.90 MB )
[12/01 17:15:22   1580s] (I)       Started Read nets ( Curr Mem: 2630.90 MB )
[12/01 17:15:22   1580s] [NR-eGR] Read numTotalNets=115818  numIgnoredNets=0
[12/01 17:15:22   1580s] (I)       Finished Read nets ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2630.90 MB )
[12/01 17:15:22   1580s] (I)       Started Set up via pillars ( Curr Mem: 2630.90 MB )
[12/01 17:15:22   1580s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2630.90 MB )
[12/01 17:15:22   1580s] (I)       early_global_route_priority property id does not exist.
[12/01 17:15:22   1580s] (I)       Started Initialize 3D grid graph ( Curr Mem: 2630.90 MB )
[12/01 17:15:22   1580s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2630.90 MB )
[12/01 17:15:22   1580s] (I)       Model blockages into capacity
[12/01 17:15:22   1580s] (I)       Read Num Blocks=10457  Num Prerouted Wires=0  Num CS=0
[12/01 17:15:22   1580s] (I)       Started Initialize 3D capacity ( Curr Mem: 2630.90 MB )
[12/01 17:15:22   1580s] (I)       Layer 1 (V) : #blockages 8379 : #preroutes 0
[12/01 17:15:22   1580s] (I)       Layer 2 (H) : #blockages 1356 : #preroutes 0
[12/01 17:15:22   1580s] (I)       Layer 3 (V) : #blockages 702 : #preroutes 0
[12/01 17:15:22   1580s] (I)       Layer 4 (H) : #blockages 20 : #preroutes 0
[12/01 17:15:22   1580s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[12/01 17:15:22   1580s] (I)       Finished Initialize 3D capacity ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2630.90 MB )
[12/01 17:15:22   1580s] (I)       -- layer congestion ratio --
[12/01 17:15:22   1580s] (I)       Layer 1 : 0.100000
[12/01 17:15:22   1580s] (I)       Layer 2 : 0.700000
[12/01 17:15:22   1580s] (I)       Layer 3 : 0.700000
[12/01 17:15:22   1580s] (I)       Layer 4 : 0.700000
[12/01 17:15:22   1580s] (I)       Layer 5 : 0.700000
[12/01 17:15:22   1580s] (I)       Layer 6 : 0.700000
[12/01 17:15:22   1580s] (I)       ----------------------------
[12/01 17:15:22   1580s] (I)       Number of ignored nets                =      0
[12/01 17:15:22   1580s] (I)       Number of connected nets              =      0
[12/01 17:15:22   1580s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[12/01 17:15:22   1580s] (I)       Number of clock nets                  =      1.  Ignored: No
[12/01 17:15:22   1580s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/01 17:15:22   1580s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/01 17:15:22   1580s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/01 17:15:22   1580s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/01 17:15:22   1580s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/01 17:15:22   1580s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/01 17:15:22   1580s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/01 17:15:22   1580s] (I)       Finished Import route data (1T) ( CPU: 0.13 sec, Real: 0.13 sec, Curr Mem: 2630.90 MB )
[12/01 17:15:22   1580s] (I)       Finished Create route DB ( CPU: 0.13 sec, Real: 0.13 sec, Curr Mem: 2630.90 MB )
[12/01 17:15:22   1580s] (I)       Started Read aux data ( Curr Mem: 2630.90 MB )
[12/01 17:15:22   1580s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2630.90 MB )
[12/01 17:15:22   1580s] (I)       Started Others data preparation ( Curr Mem: 2630.90 MB )
[12/01 17:15:22   1580s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/01 17:15:22   1580s] (I)       Finished Others data preparation ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2630.90 MB )
[12/01 17:15:22   1580s] (I)       Started Create route kernel ( Curr Mem: 2630.90 MB )
[12/01 17:15:22   1580s] (I)       Ndr track 0 does not exist
[12/01 17:15:22   1580s] (I)       ---------------------Grid Graph Info--------------------
[12/01 17:15:22   1580s] (I)       Routing area        : (0, 0) - (2738400, 2730560)
[12/01 17:15:22   1580s] (I)       Core area           : (40320, 40320) - (2698080, 2690240)
[12/01 17:15:22   1580s] (I)       Site width          :  1120  (dbu)
[12/01 17:15:22   1580s] (I)       Row height          :  7840  (dbu)
[12/01 17:15:22   1580s] (I)       GCell row height    :  7840  (dbu)
[12/01 17:15:22   1580s] (I)       GCell width         :  7840  (dbu)
[12/01 17:15:22   1580s] (I)       GCell height        :  7840  (dbu)
[12/01 17:15:22   1580s] (I)       Grid                :   350   349     6
[12/01 17:15:22   1580s] (I)       Layer numbers       :     1     2     3     4     5     6
[12/01 17:15:22   1580s] (I)       Vertical capacity   :     0  7840     0  7840     0  7840
[12/01 17:15:22   1580s] (I)       Horizontal capacity :     0     0  7840     0  7840     0
[12/01 17:15:22   1580s] (I)       Default wire width  :   460   560   560   560   560   880
[12/01 17:15:22   1580s] (I)       Default wire space  :   460   560   560   560   560   920
[12/01 17:15:22   1580s] (I)       Default wire pitch  :   920  1120  1120  1120  1120  1800
[12/01 17:15:22   1580s] (I)       Default pitch size  :   920  1120  1120  1120  1120  2240
[12/01 17:15:22   1580s] (I)       First track coord   :     0   560   560   560   560  2800
[12/01 17:15:22   1580s] (I)       Num tracks per GCell:  8.52  7.00  7.00  7.00  7.00  3.50
[12/01 17:15:22   1580s] (I)       Total num of tracks :     0  2445  2438  2445  2438  1222
[12/01 17:15:22   1580s] (I)       Num of masks        :     1     1     1     1     1     1
[12/01 17:15:22   1580s] (I)       Num of trim masks   :     0     0     0     0     0     0
[12/01 17:15:22   1580s] (I)       --------------------------------------------------------
[12/01 17:15:22   1580s] 
[12/01 17:15:22   1580s] [NR-eGR] ============ Routing rule table ============
[12/01 17:15:22   1580s] [NR-eGR] Rule id: 0  Nets: 115818 
[12/01 17:15:22   1580s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/01 17:15:22   1580s] (I)       Pitch:  L1=920  L2=1120  L3=1120  L4=1120  L5=1120  L6=2240
[12/01 17:15:22   1580s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/01 17:15:22   1580s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/01 17:15:22   1580s] [NR-eGR] ========================================
[12/01 17:15:22   1580s] [NR-eGR] 
[12/01 17:15:22   1580s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/01 17:15:22   1580s] (I)       blocked tracks on layer2 : = 97970 / 853305 (11.48%)
[12/01 17:15:22   1580s] (I)       blocked tracks on layer3 : = 3392 / 853300 (0.40%)
[12/01 17:15:22   1580s] (I)       blocked tracks on layer4 : = 17992 / 853305 (2.11%)
[12/01 17:15:22   1580s] (I)       blocked tracks on layer5 : = 11104 / 853300 (1.30%)
[12/01 17:15:22   1580s] (I)       blocked tracks on layer6 : = 0 / 426478 (0.00%)
[12/01 17:15:22   1580s] (I)       Finished Create route kernel ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2630.90 MB )
[12/01 17:15:22   1580s] (I)       Finished Import and model ( CPU: 0.39 sec, Real: 0.39 sec, Curr Mem: 2630.90 MB )
[12/01 17:15:22   1580s] (I)       Reset routing kernel
[12/01 17:15:22   1580s] (I)       Started Global Routing ( Curr Mem: 2630.90 MB )
[12/01 17:15:22   1580s] (I)       Started Initialization ( Curr Mem: 2630.90 MB )
[12/01 17:15:22   1580s] (I)       totalPins=330061  totalGlobalPin=309854 (93.88%)
[12/01 17:15:22   1580s] (I)       Finished Initialization ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2630.90 MB )
[12/01 17:15:22   1580s] (I)       Started Net group 1 ( Curr Mem: 2630.90 MB )
[12/01 17:15:22   1580s] (I)       Started Generate topology ( Curr Mem: 2630.90 MB )
[12/01 17:15:22   1580s] (I)       Finished Generate topology ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2630.90 MB )
[12/01 17:15:22   1580s] (I)       total 2D Cap : 3736848 = (1692128 H, 2044720 V)
[12/01 17:15:22   1580s] [NR-eGR] Layer group 1: route 115818 net(s) in layer range [2, 6]
[12/01 17:15:22   1580s] (I)       
[12/01 17:15:22   1580s] (I)       ============  Phase 1a Route ============
[12/01 17:15:22   1580s] (I)       Started Phase 1a ( Curr Mem: 2630.90 MB )
[12/01 17:15:22   1580s] (I)       Started Pattern routing (1T) ( Curr Mem: 2630.90 MB )
[12/01 17:15:23   1581s] (I)       Finished Pattern routing (1T) ( CPU: 0.20 sec, Real: 0.20 sec, Curr Mem: 2674.90 MB )
[12/01 17:15:23   1581s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2674.90 MB )
[12/01 17:15:23   1581s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/01 17:15:23   1581s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2674.90 MB )
[12/01 17:15:23   1581s] (I)       Usage: 1092842 = (483871 H, 608971 V) = (28.60% H, 29.78% V) = (1.897e+06um H, 2.387e+06um V)
[12/01 17:15:23   1581s] (I)       Started Add via demand to 2D ( Curr Mem: 2674.90 MB )
[12/01 17:15:23   1581s] (I)       Finished Add via demand to 2D ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2674.90 MB )
[12/01 17:15:23   1581s] (I)       Finished Phase 1a ( CPU: 0.27 sec, Real: 0.27 sec, Curr Mem: 2674.90 MB )
[12/01 17:15:23   1581s] (I)       
[12/01 17:15:23   1581s] (I)       ============  Phase 1b Route ============
[12/01 17:15:23   1581s] (I)       Started Phase 1b ( Curr Mem: 2674.90 MB )
[12/01 17:15:23   1581s] (I)       Started Monotonic routing (1T) ( Curr Mem: 2674.90 MB )
[12/01 17:15:23   1581s] (I)       Finished Monotonic routing (1T) ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 2674.90 MB )
[12/01 17:15:23   1581s] (I)       Usage: 1092873 = (483880 H, 608993 V) = (28.60% H, 29.78% V) = (1.897e+06um H, 2.387e+06um V)
[12/01 17:15:23   1581s] (I)       Overflow of layer group 1: 0.01% H + 0.00% V. EstWL: 4.284062e+06um
[12/01 17:15:23   1581s] (I)       Congestion metric : 0.01%H 0.00%V, 0.01%HV
[12/01 17:15:23   1581s] (I)       Congestion threshold : each 60.00, sum 90.00
[12/01 17:15:23   1581s] (I)       Finished Phase 1b ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 2674.90 MB )
[12/01 17:15:23   1581s] (I)       
[12/01 17:15:23   1581s] (I)       ============  Phase 1c Route ============
[12/01 17:15:23   1581s] (I)       Started Phase 1c ( Curr Mem: 2674.90 MB )
[12/01 17:15:23   1581s] (I)       Started Two level routing ( Curr Mem: 2674.90 MB )
[12/01 17:15:23   1581s] (I)       Level2 Grid: 70 x 70
[12/01 17:15:23   1581s] (I)       Started Two Level Routing ( Curr Mem: 2674.90 MB )
[12/01 17:15:23   1581s] (I)       Finished Two Level Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2674.90 MB )
[12/01 17:15:23   1581s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2674.90 MB )
[12/01 17:15:23   1581s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2674.90 MB )
[12/01 17:15:23   1581s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2674.90 MB )
[12/01 17:15:23   1581s] (I)       Finished Two level routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2674.90 MB )
[12/01 17:15:23   1581s] (I)       Usage: 1092873 = (483880 H, 608993 V) = (28.60% H, 29.78% V) = (1.897e+06um H, 2.387e+06um V)
[12/01 17:15:23   1581s] (I)       Finished Phase 1c ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2674.90 MB )
[12/01 17:15:23   1581s] (I)       
[12/01 17:15:23   1581s] (I)       ============  Phase 1d Route ============
[12/01 17:15:23   1581s] (I)       Started Phase 1d ( Curr Mem: 2674.90 MB )
[12/01 17:15:23   1581s] (I)       Started Detoured routing ( Curr Mem: 2674.90 MB )
[12/01 17:15:23   1581s] (I)       Finished Detoured routing ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 2674.90 MB )
[12/01 17:15:23   1581s] (I)       Usage: 1092879 = (483883 H, 608996 V) = (28.60% H, 29.78% V) = (1.897e+06um H, 2.387e+06um V)
[12/01 17:15:23   1581s] (I)       Finished Phase 1d ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 2674.90 MB )
[12/01 17:15:23   1581s] (I)       
[12/01 17:15:23   1581s] (I)       ============  Phase 1e Route ============
[12/01 17:15:23   1581s] (I)       Started Phase 1e ( Curr Mem: 2674.90 MB )
[12/01 17:15:23   1581s] (I)       Started Route legalization ( Curr Mem: 2674.90 MB )
[12/01 17:15:23   1581s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2674.90 MB )
[12/01 17:15:23   1581s] (I)       Usage: 1092879 = (483883 H, 608996 V) = (28.60% H, 29.78% V) = (1.897e+06um H, 2.387e+06um V)
[12/01 17:15:23   1581s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.284086e+06um
[12/01 17:15:23   1581s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2674.90 MB )
[12/01 17:15:23   1581s] (I)       
[12/01 17:15:23   1581s] (I)       ============  Phase 1l Route ============
[12/01 17:15:23   1581s] (I)       Started Phase 1l ( Curr Mem: 2674.90 MB )
[12/01 17:15:23   1581s] (I)       Started Layer assignment (1T) ( Curr Mem: 2674.90 MB )
[12/01 17:15:23   1581s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2674.90 MB )
[12/01 17:15:23   1581s] (I)       Finished Layer assignment (1T) ( CPU: 0.30 sec, Real: 0.30 sec, Curr Mem: 2674.90 MB )
[12/01 17:15:23   1581s] (I)       Finished Phase 1l ( CPU: 0.30 sec, Real: 0.30 sec, Curr Mem: 2674.90 MB )
[12/01 17:15:23   1581s] (I)       Finished Net group 1 ( CPU: 0.83 sec, Real: 0.83 sec, Curr Mem: 2674.90 MB )
[12/01 17:15:23   1581s] (I)       Started Clean cong LA ( Curr Mem: 2674.90 MB )
[12/01 17:15:23   1581s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2674.90 MB )
[12/01 17:15:23   1581s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[12/01 17:15:23   1581s] (I)       Layer  2:     790329    371504      1072       19502      833098    ( 2.29%) 
[12/01 17:15:23   1581s] (I)       Layer  3:     848631    321818        58           0      852607    ( 0.00%) 
[12/01 17:15:23   1581s] (I)       Layer  4:     832927    327084       134        9632      842968    ( 1.13%) 
[12/01 17:15:23   1581s] (I)       Layer  5:     839794    239983       761        9660      842947    ( 1.13%) 
[12/01 17:15:23   1581s] (I)       Layer  6:     425256    122635        15           0      426300    ( 0.00%) 
[12/01 17:15:23   1581s] (I)       Total:       3736937   1383024      2040       38794     3797920    ( 1.01%) 
[12/01 17:15:23   1581s] (I)       
[12/01 17:15:23   1581s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/01 17:15:23   1581s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[12/01 17:15:23   1581s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[12/01 17:15:23   1581s] [NR-eGR]       Layer              (1-2)             (3-4)             (5-6)             (7-8)    OverCon 
[12/01 17:15:23   1581s] [NR-eGR] -------------------------------------------------------------------------------------------------
[12/01 17:15:23   1581s] [NR-eGR]  METAL1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/01 17:15:23   1581s] [NR-eGR]  METAL2  (2)       970( 0.82%)         5( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.82%) 
[12/01 17:15:23   1581s] [NR-eGR]  METAL3  (3)        52( 0.04%)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.04%) 
[12/01 17:15:23   1581s] [NR-eGR]  METAL4  (4)       124( 0.10%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.10%) 
[12/01 17:15:23   1581s] [NR-eGR]  METAL5  (5)       372( 0.31%)        79( 0.07%)         7( 0.01%)         1( 0.00%)   ( 0.38%) 
[12/01 17:15:23   1581s] [NR-eGR]  METAL6  (6)        15( 0.01%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[12/01 17:15:23   1581s] [NR-eGR] -------------------------------------------------------------------------------------------------
[12/01 17:15:23   1581s] [NR-eGR] Total             1533( 0.25%)        85( 0.01%)         7( 0.00%)         1( 0.00%)   ( 0.27%) 
[12/01 17:15:23   1581s] [NR-eGR] 
[12/01 17:15:23   1581s] (I)       Finished Global Routing ( CPU: 0.86 sec, Real: 0.86 sec, Curr Mem: 2674.90 MB )
[12/01 17:15:23   1581s] (I)       Started Export 3D cong map ( Curr Mem: 2674.90 MB )
[12/01 17:15:23   1581s] (I)       total 2D Cap : 3749528 = (1694180 H, 2055348 V)
[12/01 17:15:23   1581s] (I)       Started Export 2D cong map ( Curr Mem: 2674.90 MB )
[12/01 17:15:23   1581s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.07% H + 0.01% V
[12/01 17:15:23   1581s] [NR-eGR] Overflow after Early Global Route 0.09% H + 0.01% V
[12/01 17:15:23   1581s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2674.90 MB )
[12/01 17:15:23   1581s] (I)       Finished Export 3D cong map ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2674.90 MB )
[12/01 17:15:23   1581s] Early Global Route congestion estimation runtime: 1.26 seconds, mem = 2674.9M
[12/01 17:15:23   1581s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:1.260, REAL:1.261, MEM:2674.9M
[12/01 17:15:23   1581s] OPERPROF: Starting HotSpotCal at level 1, MEM:2674.9M
[12/01 17:15:23   1581s] [hotspot] +------------+---------------+---------------+
[12/01 17:15:23   1581s] [hotspot] |            |   max hotspot | total hotspot |
[12/01 17:15:23   1581s] [hotspot] +------------+---------------+---------------+
[12/01 17:15:23   1581s] [hotspot] | normalized |          0.00 |          0.00 |
[12/01 17:15:23   1581s] [hotspot] +------------+---------------+---------------+
[12/01 17:15:23   1581s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/01 17:15:23   1581s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/01 17:15:23   1581s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.012, REAL:0.012, MEM:2674.9M
[12/01 17:15:23   1581s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2674.9M
[12/01 17:15:23   1581s] Starting Early Global Route wiring: mem = 2674.9M
[12/01 17:15:23   1581s] (I)       ============= Track Assignment ============
[12/01 17:15:23   1581s] (I)       Started Extract Global 3D Wires ( Curr Mem: 2674.90 MB )
[12/01 17:15:23   1581s] (I)       Finished Extract Global 3D Wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2674.90 MB )
[12/01 17:15:23   1581s] (I)       Started Track Assignment (1T) ( Curr Mem: 2674.90 MB )
[12/01 17:15:23   1581s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[12/01 17:15:23   1581s] (I)       Current Track Assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2674.90 MB )
[12/01 17:15:23   1581s] (I)       Run Multi-thread track assignment
[12/01 17:15:24   1582s] (I)       Finished Track Assignment (1T) ( CPU: 0.64 sec, Real: 0.64 sec, Curr Mem: 2674.90 MB )
[12/01 17:15:24   1582s] (I)       Started Export ( Curr Mem: 2674.90 MB )
[12/01 17:15:24   1582s] [NR-eGR] Started Export DB wires ( Curr Mem: 2674.90 MB )
[12/01 17:15:24   1582s] [NR-eGR] Started Export all nets ( Curr Mem: 2674.90 MB )
[12/01 17:15:24   1582s] [NR-eGR] Finished Export all nets ( CPU: 0.28 sec, Real: 0.28 sec, Curr Mem: 2674.90 MB )
[12/01 17:15:24   1582s] [NR-eGR] Started Set wire vias ( Curr Mem: 2674.90 MB )
[12/01 17:15:24   1582s] [NR-eGR] Finished Set wire vias ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 2674.90 MB )
[12/01 17:15:24   1582s] [NR-eGR] Finished Export DB wires ( CPU: 0.38 sec, Real: 0.38 sec, Curr Mem: 2674.90 MB )
[12/01 17:15:24   1582s] [NR-eGR] --------------------------------------------------------------------------
[12/01 17:15:24   1582s] [NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 329962
[12/01 17:15:24   1582s] [NR-eGR] METAL2  (2V) length: 8.335939e+05um, number of vias: 404395
[12/01 17:15:24   1582s] [NR-eGR] METAL3  (3H) length: 1.096469e+06um, number of vias: 94645
[12/01 17:15:24   1582s] [NR-eGR] METAL4  (4V) length: 1.221943e+06um, number of vias: 34107
[12/01 17:15:24   1582s] [NR-eGR] METAL5  (5H) length: 8.459242e+05um, number of vias: 9972
[12/01 17:15:24   1582s] [NR-eGR] METAL6  (6V) length: 4.826088e+05um, number of vias: 0
[12/01 17:15:24   1582s] [NR-eGR] Total length: 4.480540e+06um, number of vias: 873081
[12/01 17:15:24   1582s] [NR-eGR] --------------------------------------------------------------------------
[12/01 17:15:24   1582s] [NR-eGR] Total eGR-routed clock nets wire length: 3.221428e+04um 
[12/01 17:15:24   1582s] [NR-eGR] --------------------------------------------------------------------------
[12/01 17:15:24   1582s] (I)       Started Update net boxes ( Curr Mem: 2674.90 MB )
[12/01 17:15:25   1583s] (I)       Finished Update net boxes ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 2674.90 MB )
[12/01 17:15:25   1583s] (I)       Started Update timing ( Curr Mem: 2674.90 MB )
[12/01 17:15:25   1583s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2674.90 MB )
[12/01 17:15:25   1583s] (I)       Finished Export ( CPU: 0.60 sec, Real: 0.60 sec, Curr Mem: 2674.90 MB )
[12/01 17:15:25   1583s] (I)       Started Postprocess design ( Curr Mem: 2674.90 MB )
[12/01 17:15:25   1583s] (I)       Finished Postprocess design ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2557.90 MB )
[12/01 17:15:25   1583s] Early Global Route wiring runtime: 1.39 seconds, mem = 2557.9M
[12/01 17:15:25   1583s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:1.388, REAL:1.390, MEM:2557.9M
[12/01 17:15:25   1583s] 0 delay mode for cte disabled.
[12/01 17:15:25   1583s] SKP cleared!
[12/01 17:15:25   1583s] 
[12/01 17:15:25   1583s] *** Finished incrementalPlace (cpu=0:06:07, real=0:06:07)***
[12/01 17:15:25   1583s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2530.9M
[12/01 17:15:25   1583s] All LLGs are deleted
[12/01 17:15:25   1583s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2530.9M
[12/01 17:15:25   1583s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.020, REAL:0.021, MEM:2530.9M
[12/01 17:15:25   1583s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.036, REAL:0.037, MEM:2231.9M
[12/01 17:15:25   1583s] Start to check current routing status for nets...
[12/01 17:15:25   1583s] All nets are already routed correctly.
[12/01 17:15:25   1583s] End to check current routing status for nets (mem=2231.9M)
[12/01 17:15:25   1583s] 
[12/01 17:15:25   1583s] Creating Lib Analyzer ...
[12/01 17:15:25   1583s] 
[12/01 17:15:25   1583s] Trim Metal Layers:
[12/01 17:15:25   1583s] LayerId::1 widthSet size::4
[12/01 17:15:25   1583s] LayerId::2 widthSet size::4
[12/01 17:15:25   1583s] LayerId::3 widthSet size::4
[12/01 17:15:25   1583s] LayerId::4 widthSet size::4
[12/01 17:15:25   1583s] LayerId::5 widthSet size::4
[12/01 17:15:25   1583s] LayerId::6 widthSet size::3
[12/01 17:15:25   1583s] Updating RC grid for preRoute extraction ...
[12/01 17:15:25   1583s] eee: pegSigSF::1.070000
[12/01 17:15:25   1583s] Initializing multi-corner capacitance tables ... 
[12/01 17:15:25   1583s] Initializing multi-corner resistance tables ...
[12/01 17:15:25   1583s] eee: l::1 avDens::0.136985 usedTrk::11746.480055 availTrk::85750.000000 sigTrk::11746.480055
[12/01 17:15:25   1583s] eee: l::2 avDens::0.248978 usedTrk::21297.569137 availTrk::85540.000000 sigTrk::21297.569137
[12/01 17:15:25   1583s] eee: l::3 avDens::0.327353 usedTrk::28001.778242 availTrk::85540.000000 sigTrk::28001.778242
[12/01 17:15:25   1583s] eee: l::4 avDens::0.369687 usedTrk::31493.612595 availTrk::85190.000000 sigTrk::31493.612595
[12/01 17:15:25   1583s] eee: l::5 avDens::0.264666 usedTrk::21731.726565 availTrk::82110.000000 sigTrk::21731.726565
[12/01 17:15:25   1583s] eee: l::6 avDens::0.340521 usedTrk::12311.550362 availTrk::36155.000000 sigTrk::12311.550362
[12/01 17:15:25   1583s] {RT wc 0 6 6 {5 0} 1}
[12/01 17:15:25   1583s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.408994 ; uaWl: 1.000000 ; uaWlH: 0.569234 ; aWlH: 0.000000 ; Pmax: 0.915500 ; wcR: 0.555600 ; newSi: 0.078100 ; pMod: 78 ; 
[12/01 17:15:26   1584s] Total number of usable buffers from Lib Analyzer: 1 ( BUFX1)
[12/01 17:15:26   1584s] Total number of usable inverters from Lib Analyzer: 6 ( INVX2 INVX1 INVX4 INVX8 INVX16 INVX32)
[12/01 17:15:26   1584s] Total number of usable delay cells from Lib Analyzer: 0 ()
[12/01 17:15:26   1584s] 
[12/01 17:15:26   1584s] {RT wc 0 6 6 {5 0} 1}
[12/01 17:15:26   1584s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:26:24 mem=2243.6M
[12/01 17:15:26   1584s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:26:24 mem=2243.6M
[12/01 17:15:26   1584s] Creating Lib Analyzer, finished. 
[12/01 17:15:26   1584s] Extraction called for design 'MAU' of instances=114752 and nets=116626 using extraction engine 'preRoute' .
[12/01 17:15:26   1584s] PreRoute RC Extraction called for design MAU.
[12/01 17:15:26   1584s] RC Extraction called in multi-corner(2) mode.
[12/01 17:15:26   1584s] RCMode: PreRoute
[12/01 17:15:26   1584s]       RC Corner Indexes            0       1   
[12/01 17:15:26   1584s] Capacitance Scaling Factor   : 1.00000 1.00000 
[12/01 17:15:26   1584s] Resistance Scaling Factor    : 1.00000 1.00000 
[12/01 17:15:26   1584s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[12/01 17:15:26   1584s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[12/01 17:15:26   1584s] Shrink Factor                : 1.00000
[12/01 17:15:26   1584s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/01 17:15:26   1584s] Using capacitance table file ...
[12/01 17:15:26   1584s] 
[12/01 17:15:26   1584s] Trim Metal Layers:
[12/01 17:15:26   1584s] LayerId::1 widthSet size::4
[12/01 17:15:26   1584s] LayerId::2 widthSet size::4
[12/01 17:15:26   1584s] LayerId::3 widthSet size::4
[12/01 17:15:26   1584s] LayerId::4 widthSet size::4
[12/01 17:15:26   1584s] LayerId::5 widthSet size::4
[12/01 17:15:26   1584s] LayerId::6 widthSet size::3
[12/01 17:15:26   1584s] Updating RC grid for preRoute extraction ...
[12/01 17:15:26   1584s] eee: pegSigSF::1.070000
[12/01 17:15:26   1584s] Initializing multi-corner capacitance tables ... 
[12/01 17:15:26   1584s] Initializing multi-corner resistance tables ...
[12/01 17:15:26   1584s] eee: l::1 avDens::0.136985 usedTrk::11746.480055 availTrk::85750.000000 sigTrk::11746.480055
[12/01 17:15:26   1584s] eee: l::2 avDens::0.248978 usedTrk::21297.569137 availTrk::85540.000000 sigTrk::21297.569137
[12/01 17:15:26   1584s] eee: l::3 avDens::0.327353 usedTrk::28001.778242 availTrk::85540.000000 sigTrk::28001.778242
[12/01 17:15:26   1584s] eee: l::4 avDens::0.369687 usedTrk::31493.612595 availTrk::85190.000000 sigTrk::31493.612595
[12/01 17:15:26   1584s] eee: l::5 avDens::0.264666 usedTrk::21731.726565 availTrk::82110.000000 sigTrk::21731.726565
[12/01 17:15:26   1584s] eee: l::6 avDens::0.340521 usedTrk::12311.550362 availTrk::36155.000000 sigTrk::12311.550362
[12/01 17:15:26   1584s] {RT wc 0 6 6 {5 0} 1}
[12/01 17:15:26   1584s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.408994 ; uaWl: 1.000000 ; uaWlH: 0.569234 ; aWlH: 0.000000 ; Pmax: 0.915500 ; wcR: 0.555600 ; newSi: 0.078100 ; pMod: 78 ; 
[12/01 17:15:26   1584s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:00.0  MEM: 2239.551M)
[12/01 17:15:28   1586s] Compute RC Scale Done ...
[12/01 17:15:28   1586s] **optDesign ... cpu = 0:19:56, real = 0:20:01, mem = 1918.3M, totSessionCpu=0:26:26 **
[12/01 17:15:28   1586s] #################################################################################
[12/01 17:15:28   1586s] # Design Stage: PreRoute
[12/01 17:15:28   1586s] # Design Name: MAU
[12/01 17:15:28   1586s] # Design Mode: 180nm
[12/01 17:15:28   1586s] # Analysis Mode: MMMC Non-OCV 
[12/01 17:15:28   1586s] # Parasitics Mode: No SPEF/RCDB 
[12/01 17:15:28   1586s] # Signoff Settings: SI Off 
[12/01 17:15:28   1586s] #################################################################################
[12/01 17:15:30   1587s] Calculate delays in BcWc mode...
[12/01 17:15:30   1588s] Topological Sorting (REAL = 0:00:00.0, MEM = 2257.5M, InitMEM = 2243.6M)
[12/01 17:15:30   1588s] Start delay calculation (fullDC) (1 T). (MEM=2257.54)
[12/01 17:15:30   1588s] End AAE Lib Interpolated Model. (MEM=2270.06 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/01 17:15:39   1597s] Total number of fetched objects 115818
[12/01 17:15:39   1597s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/01 17:15:39   1597s] End delay calculation. (MEM=2276.22 CPU=0:00:08.0 REAL=0:00:08.0)
[12/01 17:15:39   1597s] End delay calculation (fullDC). (MEM=2276.22 CPU=0:00:09.8 REAL=0:00:09.0)
[12/01 17:15:39   1597s] *** CDM Built up (cpu=0:00:11.6  real=0:00:11.0  mem= 2276.2M) ***
[12/01 17:15:40   1598s] *** IncrReplace #2 [finish] : cpu/real = 0:06:22.3/0:06:22.5 (1.0), totSession cpu/real = 0:26:38.7/0:51:09.9 (0.5), mem = 2276.2M
[12/01 17:15:40   1598s] 
[12/01 17:15:40   1598s] =============================================================================================
[12/01 17:15:40   1598s]  Step TAT Report for IncrReplace #2                                             20.15-s105_1
[12/01 17:15:40   1598s] =============================================================================================
[12/01 17:15:40   1598s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/01 17:15:40   1598s] ---------------------------------------------------------------------------------------------
[12/01 17:15:40   1598s] [ ExtractRC              ]      1   0:00:00.7  (   0.2 % )     0:00:00.7 /  0:00:00.7    1.0
[12/01 17:15:40   1598s] [ FullDelayCalc          ]      1   0:00:09.8  (   2.6 % )     0:00:09.8 /  0:00:09.8    1.0
[12/01 17:15:40   1598s] [ CellServerInit         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 17:15:40   1598s] [ LibAnalyzerInit        ]      1   0:00:00.6  (   0.2 % )     0:00:00.6 /  0:00:00.6    1.0
[12/01 17:15:40   1598s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 17:15:40   1598s] [ MISC                   ]          0:06:11.5  (  97.1 % )     0:06:11.5 /  0:06:11.2    1.0
[12/01 17:15:40   1598s] ---------------------------------------------------------------------------------------------
[12/01 17:15:40   1598s]  IncrReplace #2 TOTAL               0:06:22.5  ( 100.0 % )     0:06:22.5 /  0:06:22.3    1.0
[12/01 17:15:40   1598s] ---------------------------------------------------------------------------------------------
[12/01 17:15:40   1598s] 
[12/01 17:15:42   1600s] Deleting Lib Analyzer.
[12/01 17:15:42   1600s] Begin: GigaOpt DRV Optimization
[12/01 17:15:42   1600s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 1 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -preCTS
[12/01 17:15:42   1600s] *** DrvOpt #4 [begin] : totSession cpu/real = 0:26:40.1/0:51:11.3 (0.5), mem = 2292.2M
[12/01 17:15:42   1600s] Info: 1 clock net  excluded from IPO operation.
[12/01 17:15:42   1600s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3859460.8
[12/01 17:15:42   1600s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/01 17:15:42   1600s] ### Creating PhyDesignMc. totSessionCpu=0:26:40 mem=2292.2M
[12/01 17:15:42   1600s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/01 17:15:42   1600s] OPERPROF: Starting DPlace-Init at level 1, MEM:2292.2M
[12/01 17:15:42   1600s] z: 2, totalTracks: 1
[12/01 17:15:42   1600s] z: 4, totalTracks: 1
[12/01 17:15:42   1600s] z: 6, totalTracks: 1
[12/01 17:15:42   1600s] #spOpts: N=180 minPadR=1.1 hrOri=1 hrSnap=1 
[12/01 17:15:42   1600s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2292.2M
[12/01 17:15:42   1600s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2292.2M
[12/01 17:15:42   1600s] Core basic site is core7T
[12/01 17:15:42   1600s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2292.2M
[12/01 17:15:42   1600s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.007, REAL:0.007, MEM:2292.2M
[12/01 17:15:42   1600s] Fast DP-INIT is on for default
[12/01 17:15:42   1600s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/01 17:15:42   1600s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.028, REAL:0.028, MEM:2292.2M
[12/01 17:15:42   1600s] OPERPROF:     Starting CMU at level 3, MEM:2292.2M
[12/01 17:15:42   1600s] OPERPROF:     Finished CMU at level 3, CPU:0.005, REAL:0.005, MEM:2292.2M
[12/01 17:15:42   1600s] 
[12/01 17:15:42   1600s] Bad Lib Cell Checking (CMU) is done! (0)
[12/01 17:15:42   1600s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.049, REAL:0.049, MEM:2292.2M
[12/01 17:15:42   1600s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2292.2M
[12/01 17:15:42   1600s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2292.2M
[12/01 17:15:42   1600s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2292.2MB).
[12/01 17:15:42   1600s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.121, REAL:0.121, MEM:2292.2M
[12/01 17:15:42   1600s] TotalInstCnt at PhyDesignMc Initialization: 114,752
[12/01 17:15:42   1600s] ### Creating PhyDesignMc, finished. totSessionCpu=0:26:41 mem=2292.2M
[12/01 17:15:42   1600s] ### Creating RouteCongInterface, started
[12/01 17:15:42   1600s] 
[12/01 17:15:42   1600s] Creating Lib Analyzer ...
[12/01 17:15:42   1600s] Total number of usable buffers from Lib Analyzer: 1 ( BUFX1)
[12/01 17:15:42   1600s] Total number of usable inverters from Lib Analyzer: 6 ( INVX2 INVX1 INVX4 INVX8 INVX16 INVX32)
[12/01 17:15:42   1600s] Total number of usable delay cells from Lib Analyzer: 0 ()
[12/01 17:15:42   1600s] 
[12/01 17:15:42   1600s] {RT wc 0 6 6 {5 0} 1}
[12/01 17:15:42   1600s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:26:41 mem=2292.2M
[12/01 17:15:42   1600s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:26:41 mem=2292.2M
[12/01 17:15:42   1600s] Creating Lib Analyzer, finished. 
[12/01 17:15:43   1601s] 
[12/01 17:15:43   1601s] #optDebug:  {2, 1.000, 0.8500} {3, 0.784, 0.8500} {4, 0.567, 0.8500} {5, 0.135, 0.4353} {6, 0.135, 0.4353} 
[12/01 17:15:43   1601s] 
[12/01 17:15:43   1601s] #optDebug: {0, 1.000}
[12/01 17:15:43   1601s] ### Creating RouteCongInterface, finished
[12/01 17:15:43   1601s] {MG  {5 0 7.6 0.186456} }
[12/01 17:15:43   1601s] ### Creating LA Mngr. totSessionCpu=0:26:41 mem=2292.2M
[12/01 17:15:43   1601s] ### Creating LA Mngr, finished. totSessionCpu=0:26:41 mem=2292.2M
[12/01 17:15:45   1603s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2311.3M
[12/01 17:15:45   1603s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.001, REAL:0.002, MEM:2311.3M
[12/01 17:15:46   1604s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/01 17:15:46   1604s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/01 17:15:46   1604s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/01 17:15:46   1604s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/01 17:15:46   1604s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/01 17:15:46   1604s] Info: violation cost 96.429962 (cap = 17.655415, tran = 78.774551, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/01 17:15:46   1604s] |   140|   651|    -1.20|   167|   167|    -0.18|     0|     0|     0|     0|    -3.15| -3080.72|       0|       0|       0| 82.23%|          |         |
[12/01 17:15:56   1614s] Info: violation cost 5.799990 (cap = 5.034189, tran = 0.765800, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/01 17:15:56   1614s] |     3|    12|    -0.13|    46|    46|    -0.12|     0|     0|     0|     0|    -3.86| -4203.12|     329|     149|      67| 82.52%| 0:00:10.0|  2384.5M|
[12/01 17:15:58   1616s] Info: violation cost 1.289291 (cap = 1.289291, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/01 17:15:58   1616s] |     0|     0|     0.00|    13|    13|    -0.11|     0|     0|     0|     0|    -4.50| -4884.93|      46|      19|       3| 82.56%| 0:00:02.0|  2384.5M|
[12/01 17:15:59   1617s] Info: violation cost 0.435398 (cap = 0.435398, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/01 17:15:59   1617s] |     0|     0|     0.00|     4|     4|    -0.07|     0|     0|     0|     0|    -4.86| -5326.30|      18|       4|       1| 82.58%| 0:00:01.0|  2384.5M|
[12/01 17:15:59   1617s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/01 17:15:59   1617s] 
[12/01 17:15:59   1617s] ###############################################################################
[12/01 17:15:59   1617s] #
[12/01 17:15:59   1617s] #  Large fanout net report:  
[12/01 17:15:59   1617s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[12/01 17:15:59   1617s] #     - current density: 82.58
[12/01 17:15:59   1617s] #
[12/01 17:15:59   1617s] #  List of high fanout nets:
[12/01 17:15:59   1617s] #
[12/01 17:15:59   1617s] ###############################################################################
[12/01 17:15:59   1617s] Bottom Preferred Layer:
[12/01 17:15:59   1617s]     None
[12/01 17:15:59   1617s] Via Pillar Rule:
[12/01 17:15:59   1617s]     None
[12/01 17:15:59   1617s] 
[12/01 17:15:59   1617s] 
[12/01 17:15:59   1617s] =======================================================================
[12/01 17:15:59   1617s]                 Reasons for remaining drv violations
[12/01 17:15:59   1617s] =======================================================================
[12/01 17:15:59   1617s] *info: Total 4 net(s) have violations which can't be fixed by DRV optimization.
[12/01 17:15:59   1617s] 
[12/01 17:15:59   1617s] MultiBuffering failure reasons
[12/01 17:15:59   1617s] ------------------------------------------------
[12/01 17:15:59   1617s] *info:     4 net(s): Could not be fixed because the gain is not enough.
[12/01 17:15:59   1617s] 
[12/01 17:15:59   1617s] 
[12/01 17:15:59   1617s] *** Finish DRV Fixing (cpu=0:00:13.7 real=0:00:14.0 mem=2384.5M) ***
[12/01 17:15:59   1617s] 
[12/01 17:15:59   1617s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2384.5M
[12/01 17:15:59   1617s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.162, REAL:0.162, MEM:2316.5M
[12/01 17:15:59   1617s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2316.5M
[12/01 17:15:59   1617s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2316.5M
[12/01 17:15:59   1617s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2316.5M
[12/01 17:15:59   1617s] OPERPROF:       Starting CMU at level 4, MEM:2316.5M
[12/01 17:15:59   1617s] OPERPROF:       Finished CMU at level 4, CPU:0.005, REAL:0.005, MEM:2316.5M
[12/01 17:15:59   1617s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.049, REAL:0.050, MEM:2316.5M
[12/01 17:15:59   1617s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2316.5M
[12/01 17:15:59   1617s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2316.5M
[12/01 17:15:59   1617s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2316.5M
[12/01 17:15:59   1617s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.002, REAL:0.001, MEM:2316.5M
[12/01 17:15:59   1617s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.122, REAL:0.123, MEM:2316.5M
[12/01 17:15:59   1617s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.123, REAL:0.123, MEM:2316.5M
[12/01 17:15:59   1617s] TDRefine: refinePlace mode is spiral
[12/01 17:15:59   1617s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3859460.4
[12/01 17:15:59   1617s] OPERPROF: Starting RefinePlace at level 1, MEM:2316.5M
[12/01 17:15:59   1617s] *** Starting refinePlace (0:26:58 mem=2316.5M) ***
[12/01 17:15:59   1617s] Total net bbox length = 3.901e+06 (1.707e+06 2.195e+06) (ext = 3.103e+03)
[12/01 17:15:59   1617s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/01 17:15:59   1617s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2316.5M
[12/01 17:15:59   1617s] Starting refinePlace ...
[12/01 17:15:59   1617s] One DDP V2 for no tweak run.
[12/01 17:16:00   1618s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[12/01 17:16:00   1618s] ** Cut row section cpu time 0:00:00.0.
[12/01 17:16:00   1618s]    Spread Effort: high, pre-route mode, useDDP on.
[12/01 17:16:01   1619s] [CPU] RefinePlace/preRPlace (cpu=0:00:01.7, real=0:00:02.0, mem=2343.8MB) @(0:26:58 - 0:27:00).
[12/01 17:16:01   1619s] Move report: preRPlace moves 4046 insts, mean move: 1.11 um, max move: 7.84 um 
[12/01 17:16:01   1619s] 	Max move on inst (B0/FE_OFC43719_n): (716.24, 1223.60) --> (716.24, 1215.76)
[12/01 17:16:01   1619s] 	Length: 3 sites, height: 1 rows, site name: core7T, cell type: INVX1
[12/01 17:16:01   1619s] wireLenOptFixPriorityInst 0 inst fixed
[12/01 17:16:01   1619s] 
[12/01 17:16:01   1619s] Running Spiral with 1 thread in Normal Mode  fetchWidth=256 
[12/01 17:16:02   1620s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/01 17:16:02   1620s] [CPU] RefinePlace/Legalization (cpu=0:00:01.0, real=0:00:01.0, mem=2343.8MB) @(0:27:00 - 0:27:01).
[12/01 17:16:02   1620s] Move report: Detail placement moves 4046 insts, mean move: 1.11 um, max move: 7.84 um 
[12/01 17:16:02   1620s] 	Max move on inst (B0/FE_OFC43719_n): (716.24, 1223.60) --> (716.24, 1215.76)
[12/01 17:16:02   1620s] 	Runtime: CPU: 0:00:02.8 REAL: 0:00:03.0 MEM: 2343.8MB
[12/01 17:16:02   1620s] Statistics of distance of Instance movement in refine placement:
[12/01 17:16:02   1620s]   maximum (X+Y) =         7.84 um
[12/01 17:16:02   1620s]   inst (B0/FE_OFC43719_n) with max move: (716.24, 1223.6) -> (716.24, 1215.76)
[12/01 17:16:02   1620s]   mean    (X+Y) =         1.11 um
[12/01 17:16:02   1620s] Summary Report:
[12/01 17:16:02   1620s] Instances move: 4046 (out of 115317 movable)
[12/01 17:16:02   1620s] Instances flipped: 0
[12/01 17:16:02   1620s] Mean displacement: 1.11 um
[12/01 17:16:02   1620s] Max displacement: 7.84 um (Instance: B0/FE_OFC43719_n) (716.24, 1223.6) -> (716.24, 1215.76)
[12/01 17:16:02   1620s] 	Length: 3 sites, height: 1 rows, site name: core7T, cell type: INVX1
[12/01 17:16:02   1620s] Total instances moved : 4046
[12/01 17:16:02   1620s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:2.829, REAL:2.814, MEM:2343.8M
[12/01 17:16:02   1620s] Total net bbox length = 3.903e+06 (1.708e+06 2.195e+06) (ext = 3.103e+03)
[12/01 17:16:02   1620s] Runtime: CPU: 0:00:02.9 REAL: 0:00:03.0 MEM: 2343.8MB
[12/01 17:16:02   1620s] [CPU] RefinePlace/total (cpu=0:00:02.9, real=0:00:03.0, mem=2343.8MB) @(0:26:58 - 0:27:01).
[12/01 17:16:02   1620s] *** Finished refinePlace (0:27:01 mem=2343.8M) ***
[12/01 17:16:02   1620s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3859460.4
[12/01 17:16:02   1620s] OPERPROF: Finished RefinePlace at level 1, CPU:2.977, REAL:2.963, MEM:2343.8M
[12/01 17:16:03   1621s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2343.8M
[12/01 17:16:03   1621s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.152, REAL:0.153, MEM:2317.8M
[12/01 17:16:03   1621s] *** maximum move = 7.84 um ***
[12/01 17:16:03   1621s] *** Finished re-routing un-routed nets (2317.8M) ***
[12/01 17:16:03   1621s] OPERPROF: Starting DPlace-Init at level 1, MEM:2317.8M
[12/01 17:16:03   1621s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2317.8M
[12/01 17:16:03   1621s] OPERPROF:     Starting CMU at level 3, MEM:2317.8M
[12/01 17:16:03   1621s] OPERPROF:     Finished CMU at level 3, CPU:0.005, REAL:0.005, MEM:2317.8M
[12/01 17:16:03   1621s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.054, REAL:0.054, MEM:2317.8M
[12/01 17:16:03   1621s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2317.8M
[12/01 17:16:03   1621s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2317.8M
[12/01 17:16:03   1621s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2317.8M
[12/01 17:16:03   1621s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.001, REAL:0.001, MEM:2317.8M
[12/01 17:16:03   1621s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.129, REAL:0.129, MEM:2317.8M
[12/01 17:16:03   1621s] 
[12/01 17:16:03   1621s] *** Finish Physical Update (cpu=0:00:04.4 real=0:00:04.0 mem=2317.8M) ***
[12/01 17:16:04   1622s] Total-nets :: 116383, Stn-nets :: 431, ratio :: 0.370329 %
[12/01 17:16:04   1622s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2298.7M
[12/01 17:16:04   1622s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.157, REAL:0.157, MEM:2255.7M
[12/01 17:16:04   1622s] TotalInstCnt at PhyDesignMc Destruction: 115,317
[12/01 17:16:04   1622s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3859460.8
[12/01 17:16:04   1622s] *** DrvOpt #4 [finish] : cpu/real = 0:00:22.3/0:00:22.3 (1.0), totSession cpu/real = 0:27:02.3/0:51:33.6 (0.5), mem = 2255.7M
[12/01 17:16:04   1622s] 
[12/01 17:16:04   1622s] =============================================================================================
[12/01 17:16:04   1622s]  Step TAT Report for DrvOpt #4                                                  20.15-s105_1
[12/01 17:16:04   1622s] =============================================================================================
[12/01 17:16:04   1622s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/01 17:16:04   1622s] ---------------------------------------------------------------------------------------------
[12/01 17:16:04   1622s] [ RefinePlace            ]      1   0:00:04.4  (  19.7 % )     0:00:04.4 /  0:00:04.4    1.0
[12/01 17:16:04   1622s] [ SlackTraversorInit     ]      2   0:00:00.6  (   2.5 % )     0:00:00.6 /  0:00:00.6    1.0
[12/01 17:16:04   1622s] [ LibAnalyzerInit        ]      1   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    0.9
[12/01 17:16:04   1622s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 17:16:04   1622s] [ PlacerInterfaceInit    ]      1   0:00:00.6  (   2.8 % )     0:00:00.6 /  0:00:00.6    1.0
[12/01 17:16:04   1622s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   0.9 % )     0:00:00.3 /  0:00:00.3    1.0
[12/01 17:16:04   1622s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 17:16:04   1622s] [ OptSingleIteration     ]      3   0:00:00.0  (   0.0 % )     0:00:12.5 /  0:00:12.4    1.0
[12/01 17:16:04   1622s] [ OptGetWeight           ]      6   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 17:16:04   1622s] [ OptEval                ]      6   0:00:09.5  (  42.6 % )     0:00:09.5 /  0:00:09.5    1.0
[12/01 17:16:04   1622s] [ OptCommit              ]      6   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    1.0
[12/01 17:16:04   1622s] [ IncrTimingUpdate       ]      6   0:00:01.5  (   6.6 % )     0:00:01.5 /  0:00:01.5    1.0
[12/01 17:16:04   1622s] [ PostCommitDelayUpdate  ]      6   0:00:00.1  (   0.5 % )     0:00:01.4 /  0:00:01.3    1.0
[12/01 17:16:04   1622s] [ IncrDelayCalc          ]     43   0:00:01.2  (   5.5 % )     0:00:01.2 /  0:00:01.2    1.0
[12/01 17:16:04   1622s] [ DrvFindVioNets         ]      4   0:00:00.4  (   2.0 % )     0:00:00.4 /  0:00:00.5    1.0
[12/01 17:16:04   1622s] [ DrvComputeSummary      ]      4   0:00:00.3  (   1.3 % )     0:00:00.3 /  0:00:00.3    1.0
[12/01 17:16:04   1622s] [ MISC                   ]          0:00:03.3  (  14.7 % )     0:00:03.3 /  0:00:03.3    1.0
[12/01 17:16:04   1622s] ---------------------------------------------------------------------------------------------
[12/01 17:16:04   1622s]  DrvOpt #4 TOTAL                    0:00:22.3  ( 100.0 % )     0:00:22.3 /  0:00:22.3    1.0
[12/01 17:16:04   1622s] ---------------------------------------------------------------------------------------------
[12/01 17:16:04   1622s] 
[12/01 17:16:04   1622s] End: GigaOpt DRV Optimization
[12/01 17:16:04   1622s] GigaOpt DRV: restore maxLocalDensity to 0.98
[12/01 17:16:04   1622s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2253.7M
[12/01 17:16:04   1622s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.027, REAL:0.027, MEM:2253.7M
[12/01 17:16:05   1623s] 
------------------------------------------------------------------
     Summary (cpu=0.37min real=0.37min mem=2253.7M)
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -4.858  | -2.761  | -4.858  |
|           TNS (ns):| -5326.3 | -1828.4 | -5275.8 |
|    Violating Paths:|  2049   |  2049   |  2048   |
|          All Paths:|  2101   |  2083   |  2099   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.011   |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/01 17:16:05   1623s] Density: 82.579%
Routing Overflow: 0.09% H and 0.01% V
------------------------------------------------------------------
**optDesign ... cpu = 0:20:34, real = 0:20:38, mem = 1952.4M, totSessionCpu=0:27:03 **
[12/01 17:16:05   1623s] *** Timing NOT met, worst failing slack is -4.858
[12/01 17:16:05   1623s] *** Check timing (0:00:00.0)
[12/01 17:16:05   1623s] Deleting Lib Analyzer.
[12/01 17:16:05   1623s] Begin: GigaOpt Optimization in WNS mode
[12/01 17:16:05   1623s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew -nonLegalPlaceEcoBumpRecoveryInWNSOpt
[12/01 17:16:05   1623s] Info: 1 clock net  excluded from IPO operation.
[12/01 17:16:05   1623s] *** WnsOpt #1 [begin] : totSession cpu/real = 0:27:03.7/0:51:34.9 (0.5), mem = 2251.8M
[12/01 17:16:05   1623s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3859460.9
[12/01 17:16:05   1623s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/01 17:16:05   1623s] ### Creating PhyDesignMc. totSessionCpu=0:27:04 mem=2251.8M
[12/01 17:16:05   1623s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/01 17:16:05   1623s] OPERPROF: Starting DPlace-Init at level 1, MEM:2251.8M
[12/01 17:16:05   1623s] z: 2, totalTracks: 1
[12/01 17:16:05   1623s] z: 4, totalTracks: 1
[12/01 17:16:05   1623s] z: 6, totalTracks: 1
[12/01 17:16:05   1623s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/01 17:16:05   1623s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2251.8M
[12/01 17:16:05   1623s] OPERPROF:     Starting CMU at level 3, MEM:2251.8M
[12/01 17:16:05   1623s] OPERPROF:     Finished CMU at level 3, CPU:0.006, REAL:0.005, MEM:2251.8M
[12/01 17:16:05   1623s] 
[12/01 17:16:05   1623s] Bad Lib Cell Checking (CMU) is done! (0)
[12/01 17:16:05   1623s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.032, REAL:0.032, MEM:2251.8M
[12/01 17:16:05   1623s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2251.8M
[12/01 17:16:05   1623s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2251.8M
[12/01 17:16:05   1623s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2251.8MB).
[12/01 17:16:05   1623s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.108, REAL:0.108, MEM:2251.8M
[12/01 17:16:06   1624s] TotalInstCnt at PhyDesignMc Initialization: 115,317
[12/01 17:16:06   1624s] ### Creating PhyDesignMc, finished. totSessionCpu=0:27:04 mem=2251.8M
[12/01 17:16:06   1624s] ### Creating RouteCongInterface, started
[12/01 17:16:06   1624s] 
[12/01 17:16:06   1624s] Creating Lib Analyzer ...
[12/01 17:16:06   1624s] Total number of usable buffers from Lib Analyzer: 1 ( BUFX1)
[12/01 17:16:06   1624s] Total number of usable inverters from Lib Analyzer: 6 ( INVX2 INVX1 INVX4 INVX8 INVX16 INVX32)
[12/01 17:16:06   1624s] Total number of usable delay cells from Lib Analyzer: 0 ()
[12/01 17:16:06   1624s] 
[12/01 17:16:06   1624s] {RT wc 0 6 6 {5 0} 1}
[12/01 17:16:06   1624s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:27:04 mem=2253.8M
[12/01 17:16:06   1624s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:27:04 mem=2253.8M
[12/01 17:16:06   1624s] Creating Lib Analyzer, finished. 
[12/01 17:16:06   1624s] 
[12/01 17:16:06   1624s] #optDebug:  {2, 1.000, 0.8500} {3, 0.784, 0.8500} {4, 0.567, 0.8500} {5, 0.135, 0.8500} {6, 0.135, 0.8500} 
[12/01 17:16:06   1624s] 
[12/01 17:16:06   1624s] #optDebug: {0, 1.000}
[12/01 17:16:06   1624s] ### Creating RouteCongInterface, finished
[12/01 17:16:06   1624s] {MG  {5 0 7.6 0.186456} }
[12/01 17:16:06   1624s] ### Creating LA Mngr. totSessionCpu=0:27:05 mem=2253.8M
[12/01 17:16:06   1624s] ### Creating LA Mngr, finished. totSessionCpu=0:27:05 mem=2253.8M
[12/01 17:16:08   1626s] *info: 1 clock net excluded
[12/01 17:16:08   1626s] *info: 806 no-driver nets excluded.
[12/01 17:16:08   1626s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.3859460.2
[12/01 17:16:08   1626s] PathGroup :  reg2reg  TargetSlack : 0.0409 
[12/01 17:16:09   1627s] ** GigaOpt Optimizer WNS Slack -4.858 TNS Slack -5326.298 Density 82.58
[12/01 17:16:09   1627s] Optimizer WNS Pass 0
[12/01 17:16:09   1627s] OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-4.858|-5275.806|
|reg2reg   |-2.761|-1828.434|
|HEPG      |-2.761|-1828.434|
|All Paths |-4.858|-5326.298|
+----------+------+---------+

[12/01 17:16:09   1627s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2272.8M
[12/01 17:16:09   1627s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.001, REAL:0.002, MEM:2272.8M
[12/01 17:16:09   1627s] Active Path Group: reg2reg  
[12/01 17:16:09   1627s] +--------+---------+---------+---------+---------+------------+--------+----------+---------+-------------------------------+
[12/01 17:16:09   1627s] |  WNS   | All WNS |   TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|           End Point           |
[12/01 17:16:09   1627s] +--------+---------+---------+---------+---------+------------+--------+----------+---------+-------------------------------+
[12/01 17:16:09   1627s] |  -2.761|   -4.858|-1828.434|-5326.298|   82.58%|   0:00:00.0| 2272.8M|        wc|  reg2reg| B2/ram_reg[110]/D             |
[12/01 17:16:10   1628s] |  -2.057|   -4.858|-1811.141|-5289.279|   82.58%|   0:00:01.0| 2315.5M|        wc|  reg2reg| B0/ram_reg[487]/D             |
[12/01 17:16:10   1628s] |  -1.959|   -4.858|-1809.939|-5287.989|   82.58%|   0:00:00.0| 2315.5M|        wc|  reg2reg| B1/ram_reg[479]/D             |
[12/01 17:16:10   1628s] |  -1.928|   -4.858|-1789.885|-5285.853|   82.58%|   0:00:00.0| 2315.5M|        wc|  reg2reg| B2/ram_reg[295]/D             |
[12/01 17:16:10   1628s] |  -1.897|   -4.858|-1748.071|-5283.993|   82.58%|   0:00:00.0| 2315.5M|        wc|  reg2reg| B2/ram_reg[119]/D             |
[12/01 17:16:10   1628s] |  -1.852|   -4.858|-1749.968|-5282.936|   82.58%|   0:00:00.0| 2315.5M|        wc|  reg2reg| B1/ram_reg[151]/D             |
[12/01 17:16:10   1628s] |  -1.809|   -4.847|-1747.683|-5282.075|   82.59%|   0:00:00.0| 2315.5M|        wc|  reg2reg| B3/ram_reg[271]/D             |
[12/01 17:16:11   1629s] |  -1.773|   -4.818|-1729.399|-5281.283|   82.59%|   0:00:01.0| 2315.5M|        wc|  reg2reg| B1/ram_reg[111]/D             |
[12/01 17:16:11   1629s] |  -1.745|   -4.818|-1724.206|-5281.123|   82.59%|   0:00:00.0| 2315.5M|        wc|  reg2reg| B3/ram_reg[271]/D             |
[12/01 17:16:11   1629s] |  -1.722|   -4.818|-1771.820|-5280.927|   82.60%|   0:00:00.0| 2315.5M|        wc|  reg2reg| B1/ram_reg[111]/D             |
[12/01 17:16:11   1629s] |  -1.700|   -4.818|-1771.321|-5280.514|   82.60%|   0:00:00.0| 2315.5M|        wc|  reg2reg| B0/ram_reg[271]/D             |
[12/01 17:16:11   1629s] |  -1.679|   -4.766|-1751.905|-5280.082|   82.60%|   0:00:00.0| 2315.5M|        wc|  reg2reg| B1/ram_reg[103]/D             |
[12/01 17:16:12   1630s] |  -1.658|   -4.766|-1751.439|-5279.733|   82.61%|   0:00:01.0| 2315.5M|        wc|  reg2reg| B1/ram_reg[183]/D             |
[12/01 17:16:12   1630s] |  -1.646|   -4.759|-1746.594|-5278.862|   82.61%|   0:00:00.0| 2315.5M|        wc|  reg2reg| B2/ram_reg[405]/D             |
[12/01 17:16:12   1630s] |  -1.621|   -4.759|-1738.708|-5279.031|   82.61%|   0:00:00.0| 2315.5M|        wc|  reg2reg| B0/ram_reg[351]/D             |
[12/01 17:16:13   1631s] |  -1.617|   -4.759|-1732.359|-5276.321|   82.62%|   0:00:01.0| 2315.5M|        wc|  reg2reg| B1/ram_reg[151]/D             |
[12/01 17:16:13   1631s] |  -1.596|   -4.759|-1731.928|-5275.755|   82.62%|   0:00:00.0| 2315.5M|        wc|  reg2reg| B1/ram_reg[239]/D             |
[12/01 17:16:13   1631s] |  -1.596|   -4.759|-1693.062|-5268.790|   82.63%|   0:00:00.0| 2315.5M|        wc|  reg2reg| B3/ram_reg[23]/D              |
[12/01 17:16:13   1631s] |  -1.584|   -4.759|-1692.996|-5268.915|   82.63%|   0:00:00.0| 2315.5M|        wc|  reg2reg| B1/ram_reg[183]/D             |
[12/01 17:16:15   1633s] |  -1.569|   -4.723|-1688.456|-5266.287|   82.63%|   0:00:02.0| 2334.6M|        wc|  reg2reg| B1/ram_reg[111]/D             |
[12/01 17:16:16   1633s] |  -1.546|   -4.723|-1687.932|-5263.889|   82.64%|   0:00:01.0| 2334.6M|        wc|  reg2reg| B1/ram_reg[111]/D             |
[12/01 17:16:16   1634s] |  -1.539|   -4.719|-1678.770|-5258.926|   82.66%|   0:00:00.0| 2334.6M|        wc|  reg2reg| B1/ram_reg[151]/D             |
[12/01 17:16:17   1635s] |  -1.518|   -4.719|-1676.778|-5257.224|   82.66%|   0:00:01.0| 2334.6M|        wc|  reg2reg| B2/ram_reg[295]/D             |
[12/01 17:16:17   1635s] |  -1.510|   -4.719|-1666.929|-5255.947|   82.67%|   0:00:00.0| 2334.6M|        wc|  reg2reg| B1/ram_reg[151]/D             |
[12/01 17:16:18   1636s] |  -1.490|   -4.684|-1665.066|-5254.308|   82.68%|   0:00:01.0| 2334.6M|        wc|  reg2reg| B1/ram_reg[127]/D             |
[12/01 17:16:18   1636s] |  -1.473|   -4.684|-1660.523|-5253.050|   82.69%|   0:00:00.0| 2334.6M|        wc|  reg2reg| B1/ram_reg[151]/D             |
[12/01 17:16:20   1638s] |  -1.469|   -4.643|-1655.100|-5251.062|   82.70%|   0:00:02.0| 2334.6M|        wc|  reg2reg| B2/ram_reg[295]/D             |
[12/01 17:16:20   1638s] |  -1.448|   -4.643|-1651.596|-5250.768|   82.70%|   0:00:00.0| 2334.6M|        wc|  reg2reg| B1/ram_reg[127]/D             |
[12/01 17:16:21   1639s] |  -1.426|   -4.604|-1647.244|-5248.309|   82.70%|   0:00:01.0| 2334.6M|        wc|  reg2reg| B2/ram_reg[271]/D             |
[12/01 17:16:22   1639s] |  -1.415|   -4.604|-1641.505|-5246.286|   82.71%|   0:00:01.0| 2334.6M|        wc|  reg2reg| B2/ram_reg[462]/D             |
[12/01 17:16:22   1640s] |  -1.395|   -4.604|-1635.841|-5243.308|   82.71%|   0:00:00.0| 2334.6M|        wc|  reg2reg| B1/ram_reg[239]/D             |
[12/01 17:16:23   1641s] |  -1.377|   -4.604|-1630.710|-5236.769|   82.72%|   0:00:01.0| 2334.6M|        wc|  reg2reg| B0/ram_reg[334]/D             |
[12/01 17:16:24   1642s] |  -1.366|   -4.604|-1625.289|-5231.378|   82.74%|   0:00:01.0| 2334.6M|        wc|  reg2reg| B1/ram_reg[231]/D             |
[12/01 17:16:25   1643s] |  -1.351|   -4.604|-1620.519|-5228.861|   82.75%|   0:00:01.0| 2334.6M|        wc|  reg2reg| B0/ram_reg[334]/D             |
[12/01 17:16:26   1644s] |  -1.337|   -4.579|-1615.022|-5222.247|   82.76%|   0:00:01.0| 2334.6M|        wc|  reg2reg| B2/ram_reg[94]/D              |
[12/01 17:16:27   1645s] |  -1.320|   -4.579|-1609.001|-5217.499|   82.77%|   0:00:01.0| 2334.6M|        wc|  reg2reg| B1/ram_reg[479]/D             |
[12/01 17:16:29   1647s] |  -1.307|   -4.573|-1603.946|-5211.378|   82.79%|   0:00:02.0| 2334.6M|        wc|  reg2reg| B1/ram_reg[151]/D             |
[12/01 17:16:30   1648s] |  -1.298|   -4.573|-1598.103|-5207.637|   82.80%|   0:00:01.0| 2334.6M|        wc|  reg2reg| B1/ram_reg[111]/D             |
[12/01 17:16:30   1648s] |  -1.292|   -4.550|-1594.444|-5204.363|   82.81%|   0:00:00.0| 2334.6M|        wc|  reg2reg| B2/ram_reg[113]/D             |
[12/01 17:16:31   1649s] |  -1.279|   -4.550|-1592.623|-5202.427|   82.80%|   0:00:01.0| 2334.6M|        wc|  reg2reg| B2/ram_reg[295]/D             |
[12/01 17:16:32   1650s] |  -1.263|   -4.550|-1585.723|-5196.919|   82.80%|   0:00:01.0| 2334.6M|        wc|  reg2reg| B1/ram_reg[111]/D             |
[12/01 17:16:41   1659s] |  -1.255|   -4.501|-1576.258|-5182.995|   82.80%|   0:00:09.0| 2334.6M|        wc|  reg2reg| B0/ram_reg[334]/D             |
[12/01 17:16:42   1660s] |  -1.240|   -4.544|-1572.646|-5180.209|   82.80%|   0:00:01.0| 2334.6M|        wc|  reg2reg| B2/ram_reg[113]/D             |
[12/01 17:16:43   1661s] |  -1.233|   -4.544|-1563.907|-5171.161|   82.80%|   0:00:01.0| 2334.6M|        wc|  reg2reg| B2/ram_reg[113]/D             |
[12/01 17:16:44   1662s] |  -1.227|   -4.544|-1493.253|-5168.641|   82.81%|   0:00:01.0| 2334.6M|        wc|  reg2reg| B1/ram_reg[111]/D             |
[12/01 17:16:45   1662s] |  -1.209|   -4.544|-1480.952|-5169.382|   82.83%|   0:00:01.0| 2334.6M|        wc|  reg2reg| B1/ram_reg[151]/D             |
[12/01 17:16:46   1664s] |  -1.202|   -4.544|-1474.933|-5164.680|   82.84%|   0:00:01.0| 2334.6M|        wc|  reg2reg| B1/ram_reg[175]/D             |
[12/01 17:16:46   1664s] |  -1.195|   -4.532|-1472.308|-5162.150|   82.84%|   0:00:00.0| 2334.6M|        wc|  reg2reg| B2/ram_reg[295]/D             |
[12/01 17:16:47   1665s] |  -1.182|   -4.509|-1469.883|-5159.983|   82.84%|   0:00:01.0| 2334.6M|        wc|  reg2reg| B1/ram_reg[239]/D             |
[12/01 17:16:48   1666s] |  -1.172|   -4.509|-1465.860|-5151.299|   82.85%|   0:00:01.0| 2334.6M|        wc|  reg2reg| B1/ram_reg[111]/D             |
[12/01 17:16:49   1667s] |  -1.165|   -4.491|-1462.636|-5147.307|   82.86%|   0:00:01.0| 2334.6M|        wc|  reg2reg| B1/ram_reg[151]/D             |
[12/01 17:16:50   1668s] |  -1.153|   -4.491|-1443.718|-5143.330|   82.86%|   0:00:01.0| 2334.6M|        wc|  reg2reg| B1/ram_reg[254]/D             |
[12/01 17:16:51   1669s] |  -1.150|   -4.491|-1438.825|-5137.552|   82.86%|   0:00:01.0| 2334.6M|        wc|  reg2reg| B1/ram_reg[175]/D             |
[12/01 17:16:51   1669s] |  -1.147|   -4.482|-1435.036|-5136.134|   82.86%|   0:00:00.0| 2334.6M|        wc|  reg2reg| B1/ram_reg[71]/D              |
[12/01 17:16:51   1669s] |  -1.137|   -4.482|-1434.128|-5135.230|   82.87%|   0:00:00.0| 2334.6M|        wc|  reg2reg| B1/ram_reg[150]/D             |
[12/01 17:16:52   1670s] |  -1.130|   -4.482|-1428.486|-5128.685|   82.88%|   0:00:01.0| 2334.6M|        wc|  reg2reg| B1/ram_reg[151]/D             |
[12/01 17:16:53   1671s] |  -1.126|   -4.482|-1426.869|-5126.283|   82.88%|   0:00:01.0| 2334.6M|        wc|  reg2reg| B1/ram_reg[239]/D             |
[12/01 17:16:54   1671s] |  -1.121|   -4.482|-1422.742|-5124.151|   82.88%|   0:00:01.0| 2334.6M|        wc|  reg2reg| B1/ram_reg[135]/D             |
[12/01 17:16:54   1672s] |  -1.117|   -4.482|-1403.684|-5121.637|   82.90%|   0:00:00.0| 2334.6M|        wc|  reg2reg| B1/ram_reg[135]/D             |
[12/01 17:16:55   1673s] |  -1.107|   -4.482|-1378.688|-5118.794|   82.90%|   0:00:01.0| 2334.6M|        wc|  reg2reg| B1/ram_reg[151]/D             |
[12/01 17:16:56   1674s] |  -1.101|   -4.482|-1367.726|-5115.587|   82.92%|   0:00:01.0| 2334.6M|        wc|  reg2reg| B1/ram_reg[71]/D              |
[12/01 17:16:57   1675s] |  -1.090|   -4.459|-1366.203|-5113.745|   82.93%|   0:00:01.0| 2334.6M|        wc|  reg2reg| B1/ram_reg[150]/D             |
[12/01 17:16:58   1676s] |  -1.080|   -4.459|-1359.766|-5107.781|   82.97%|   0:00:01.0| 2334.6M|        wc|  reg2reg| B2/ram_reg[471]/D             |
[12/01 17:17:00   1678s] |  -1.074|   -4.413|-1351.609|-5108.155|   83.09%|   0:00:02.0| 2334.6M|        wc|  reg2reg| B1/ram_reg[39]/D              |
[12/01 17:17:00   1678s] |  -1.072|   -4.408|-1354.186|-5108.206|   83.13%|   0:00:00.0| 2334.6M|        wc|  reg2reg| B1/ram_reg[479]/D             |
[12/01 17:17:01   1679s] |  -1.056|   -4.393|-1353.922|-5106.901|   83.15%|   0:00:01.0| 2334.6M|        wc|  reg2reg| B1/ram_reg[238]/D             |
[12/01 17:17:02   1680s] |  -1.049|   -4.393|-1359.936|-5109.125|   83.28%|   0:00:01.0| 2334.6M|        wc|  reg2reg| B1/ram_reg[254]/D             |
[12/01 17:17:03   1681s] |  -1.047|   -4.388|-1357.937|-5109.334|   83.32%|   0:00:01.0| 2334.6M|        wc|  reg2reg| B2/ram_reg[150]/D             |
[12/01 17:17:03   1681s] |  -1.040|   -4.388|-1354.618|-5109.355|   83.34%|   0:00:00.0| 2334.6M|        wc|  reg2reg| B1/ram_reg[479]/D             |
[12/01 17:17:05   1682s] |  -1.031|   -4.388|-1352.256|-5108.368|   83.39%|   0:00:02.0| 2334.6M|        wc|  reg2reg| B1/ram_reg[175]/D             |
[12/01 17:17:05   1683s] |  -1.026|   -4.378|-1352.050|-5107.104|   83.46%|   0:00:00.0| 2334.6M|        wc|  reg2reg| B1/ram_reg[39]/D              |
[12/01 17:17:06   1684s] |  -1.016|   -4.378|-1346.682|-5106.610|   83.51%|   0:00:01.0| 2334.6M|        wc|  reg2reg| B2/ram_reg[295]/D             |
[12/01 17:17:08   1685s] |  -0.996|   -4.378|-1343.881|-5109.071|   83.55%|   0:00:02.0| 2334.6M|        wc|  reg2reg| B0/ram_reg[143]/D             |
[12/01 17:17:10   1688s] |  -0.993|   -4.378|-1345.886|-5108.756|   83.68%|   0:00:02.0| 2334.6M|        wc|  reg2reg| B1/ram_reg[479]/D             |
[12/01 17:17:10   1688s] |  -0.986|   -4.378|-1344.917|-5108.286|   83.70%|   0:00:00.0| 2334.6M|        wc|  reg2reg| B1/ram_reg[39]/D              |
[12/01 17:17:12   1690s] |  -0.983|   -4.378|-1343.364|-5106.679|   83.78%|   0:00:02.0| 2334.6M|        wc|  reg2reg| B2/ram_reg[295]/D             |
[12/01 17:17:12   1690s] |  -0.979|   -4.378|-1341.853|-5107.003|   83.79%|   0:00:00.0| 2334.6M|        wc|  reg2reg| B0/ram_reg[359]/D             |
[12/01 17:17:13   1691s] |  -0.966|   -4.378|-1339.771|-5108.130|   83.85%|   0:00:01.0| 2334.6M|        wc|  reg2reg| B0/ram_reg[151]/D             |
[12/01 17:17:16   1694s] |  -0.957|   -4.378|-1335.057|-5109.543|   84.00%|   0:00:03.0| 2334.6M|        wc|  reg2reg| B0/ram_reg[477]/D             |
[12/01 17:17:17   1695s] |  -0.952|   -4.367|-1330.850|-5107.877|   84.09%|   0:00:01.0| 2334.6M|        wc|  reg2reg| B2/ram_reg[239]/D             |
[12/01 17:17:18   1696s] |  -0.947|   -4.367|-1323.112|-5106.066|   84.16%|   0:00:01.0| 2334.6M|        wc|  reg2reg| B0/ram_reg[175]/D             |
[12/01 17:17:19   1697s] |  -0.942|   -4.367|-1320.183|-5107.546|   84.21%|   0:00:01.0| 2334.6M|        wc|  reg2reg| B0/ram_reg[255]/D             |
[12/01 17:17:20   1698s] |  -0.939|   -4.367|-1315.906|-5106.631|   84.26%|   0:00:01.0| 2334.6M|        wc|  reg2reg| B1/ram_reg[367]/D             |
[12/01 17:17:21   1699s] |  -0.931|   -4.353|-1315.915|-5109.715|   84.28%|   0:00:01.0| 2334.6M|        wc|  reg2reg| B1/ram_reg[167]/D             |
[12/01 17:17:23   1701s] |  -0.919|   -4.353|-1311.334|-5110.976|   84.34%|   0:00:02.0| 2334.6M|        wc|  reg2reg| B1/ram_reg[439]/D             |
[12/01 17:17:26   1704s] |  -0.916|   -4.335|-1303.995|-5105.447|   84.48%|   0:00:03.0| 2334.6M|        wc|  reg2reg| B1/ram_reg[38]/D              |
[12/01 17:17:27   1704s] |  -0.914|   -4.335|-1301.807|-5104.646|   84.51%|   0:00:01.0| 2334.6M|        wc|  reg2reg| B1/ram_reg[295]/D             |
[12/01 17:17:27   1705s] |  -0.907|   -4.335|-1300.319|-5104.736|   84.54%|   0:00:00.0| 2334.6M|        wc|  reg2reg| B1/ram_reg[149]/D             |
[12/01 17:17:29   1707s] |  -0.905|   -4.335|-1294.362|-5105.005|   84.62%|   0:00:02.0| 2334.6M|        wc|  reg2reg| B0/ram_reg[255]/D             |
[12/01 17:17:30   1708s] |  -0.902|   -4.335|-1291.930|-5104.841|   84.66%|   0:00:01.0| 2334.6M|        wc|  reg2reg| B3/ram_reg[55]/D              |
[12/01 17:17:31   1708s] |  -0.897|   -4.335|-1289.671|-5104.012|   84.69%|   0:00:01.0| 2334.6M|        wc|  reg2reg| B3/ram_reg[463]/D             |
[12/01 17:17:32   1709s] |  -0.887|   -4.320|-1285.460|-5103.900|   84.74%|   0:00:01.0| 2334.6M|        wc|  reg2reg| B2/ram_reg[271]/D             |
[12/01 17:17:35   1712s] |  -0.884|   -4.320|-1278.112|-5102.018|   84.87%|   0:00:03.0| 2334.6M|        wc|  reg2reg| B1/ram_reg[295]/D             |
[12/01 17:17:36   1714s] |  -0.877|   -4.320|-1276.297|-5102.672|   84.90%|   0:00:01.0| 2334.6M|        wc|  reg2reg| B1/ram_reg[319]/D             |
[12/01 17:17:38   1716s] |  -0.874|   -4.320|-1268.752|-5101.341|   84.97%|   0:00:02.0| 2334.6M|        wc|  reg2reg| B1/ram_reg[199]/D             |
[12/01 17:17:39   1717s] |  -0.871|   -4.320|-1267.605|-5101.558|   85.01%|   0:00:01.0| 2334.6M|        wc|  reg2reg| B1/ram_reg[503]/D             |
[12/01 17:17:40   1718s] |  -0.865|   -4.320|-1266.461|-5102.508|   85.05%|   0:00:01.0| 2334.6M|        wc|  reg2reg| B2/ram_reg[343]/D             |
[12/01 17:17:41   1719s] |  -0.862|   -4.320|-1263.406|-5102.335|   85.11%|   0:00:01.0| 2334.6M|        wc|  reg2reg| B1/ram_reg[295]/D             |
[12/01 17:17:42   1720s] |  -0.858|   -4.291|-1263.778|-5101.929|   85.14%|   0:00:01.0| 2334.6M|        wc|  reg2reg| B1/ram_reg[295]/D             |
[12/01 17:17:44   1722s] |  -0.858|   -4.291|-1260.988|-5104.731|   85.19%|   0:00:02.0| 2334.6M|        wc|  reg2reg| B1/ram_reg[295]/D             |
[12/01 17:17:44   1722s] |  -0.848|   -4.291|-1261.430|-5104.443|   85.20%|   0:00:00.0| 2334.6M|        wc|  reg2reg| B1/ram_reg[295]/D             |
[12/01 17:17:47   1725s] |  -0.844|   -4.291|-1230.542|-5105.988|   85.30%|   0:00:03.0| 2334.6M|        wc|  reg2reg| B1/ram_reg[215]/D             |
[12/01 17:17:49   1726s] |  -0.840|   -4.287|-1226.329|-5103.939|   85.35%|   0:00:02.0| 2334.6M|        wc|  reg2reg| B1/ram_reg[295]/D             |
[12/01 17:17:50   1728s] |  -0.837|   -4.272|-1223.188|-5103.322|   85.39%|   0:00:01.0| 2334.6M|        wc|  reg2reg| B1/ram_reg[111]/D             |
[12/01 17:17:51   1729s] |  -0.834|   -4.272|-1222.102|-5102.447|   85.41%|   0:00:01.0| 2334.6M|        wc|  reg2reg| B3/ram_reg[471]/D             |
[12/01 17:17:52   1730s] |  -0.833|   -4.272|-1221.224|-5104.590|   85.43%|   0:00:01.0| 2334.6M|        wc|  reg2reg| B3/ram_reg[471]/D             |
[12/01 17:17:53   1731s] |  -0.831|   -4.272|-1220.167|-5104.381|   85.45%|   0:00:01.0| 2334.6M|        wc|  reg2reg| B3/ram_reg[463]/D             |
[12/01 17:17:54   1732s] |  -0.828|   -4.272|-1218.647|-5104.508|   85.47%|   0:00:01.0| 2334.6M|        wc|  reg2reg| B2/ram_reg[71]/D              |
[12/01 17:17:56   1733s] |  -0.825|   -4.272|-1217.215|-5102.025|   85.50%|   0:00:02.0| 2334.6M|        wc|  reg2reg| B1/ram_reg[39]/D              |
[12/01 17:17:56   1734s] |  -0.822|   -4.272|-1217.574|-5101.410|   85.52%|   0:00:00.0| 2334.6M|        wc|  reg2reg| B0/ram_reg[358]/D             |
[12/01 17:17:57   1735s] |  -0.820|   -4.272|-1215.880|-5101.092|   85.55%|   0:00:01.0| 2334.6M|        wc|  reg2reg| B1/ram_reg[415]/D             |
[12/01 17:17:58   1736s] |  -0.816|   -4.272|-1214.986|-5100.550|   85.58%|   0:00:01.0| 2334.6M|        wc|  reg2reg| B1/ram_reg[295]/D             |
[12/01 17:18:00   1737s] |  -0.813|   -4.272|-1211.184|-5099.942|   85.63%|   0:00:02.0| 2334.6M|        wc|  reg2reg| B1/ram_reg[319]/D             |
[12/01 17:18:01   1739s] |  -0.810|   -4.267|-1209.089|-5097.426|   85.65%|   0:00:01.0| 2334.6M|        wc|  reg2reg| B1/ram_reg[319]/D             |
[12/01 17:18:02   1740s] |  -0.807|   -4.267|-1208.178|-5097.819|   85.68%|   0:00:01.0| 2334.6M|        wc|  reg2reg| B1/ram_reg[295]/D             |
[12/01 17:18:03   1741s] |  -0.803|   -4.267|-1206.964|-5096.530|   85.70%|   0:00:01.0| 2334.6M|        wc|  reg2reg| B0/ram_reg[447]/D             |
[12/01 17:18:04   1742s] |  -0.801|   -4.267|-1205.368|-5094.678|   85.75%|   0:00:01.0| 2334.6M|        wc|  reg2reg| B1/ram_reg[295]/D             |
[12/01 17:18:06   1744s] |  -0.799|   -4.267|-1197.083|-5090.816|   85.78%|   0:00:02.0| 2334.6M|        wc|  reg2reg| B1/ram_reg[111]/D             |
[12/01 17:18:08   1746s] |  -0.795|   -4.267|-1194.634|-5090.545|   85.81%|   0:00:02.0| 2334.6M|        wc|  reg2reg| B0/ram_reg[358]/D             |
[12/01 17:18:09   1747s] |  -0.791|   -4.267|-1193.868|-5090.687|   85.84%|   0:00:01.0| 2334.6M|        wc|  reg2reg| B3/ram_reg[367]/D             |
[12/01 17:18:10   1748s] |  -0.788|   -4.260|-1192.986|-5090.917|   85.88%|   0:00:01.0| 2334.6M|        wc|  reg2reg| B2/ram_reg[327]/D             |
[12/01 17:18:12   1750s] |  -0.786|   -4.260|-1191.920|-5089.835|   85.91%|   0:00:02.0| 2334.6M|        wc|  reg2reg| B0/ram_reg[271]/D             |
[12/01 17:18:13   1751s] |  -0.784|   -4.260|-1190.620|-5089.205|   85.93%|   0:00:01.0| 2334.6M|        wc|  reg2reg| B2/ram_reg[293]/D             |
[12/01 17:18:14   1752s] |  -0.781|   -4.253|-1190.547|-5092.873|   85.97%|   0:00:01.0| 2334.6M|        wc|  reg2reg| B1/ram_reg[295]/D             |
[12/01 17:18:16   1753s] |  -0.779|   -4.253|-1187.173|-5093.287|   85.99%|   0:00:02.0| 2334.6M|        wc|  reg2reg| B3/ram_reg[471]/D             |
[12/01 17:18:17   1755s] |  -0.775|   -4.253|-1182.994|-5088.179|   86.09%|   0:00:01.0| 2334.6M|        wc|  reg2reg| B0/ram_reg[357]/D             |
[12/01 17:18:19   1756s] |  -0.767|   -4.253|-1175.151|-5088.530|   86.12%|   0:00:02.0| 2334.6M|        wc|  reg2reg| B0/ram_reg[486]/D             |
[12/01 17:18:21   1759s] |  -0.758|   -4.251|-1170.988|-5086.511|   86.19%|   0:00:02.0| 2334.6M|        wc|  reg2reg| B1/ram_reg[295]/D             |
[12/01 17:18:23   1761s] |  -0.751|   -4.251|-1148.837|-5084.852|   86.26%|   0:00:02.0| 2334.6M|        wc|  reg2reg| B1/ram_reg[167]/D             |
[12/01 17:18:26   1764s] |  -0.798|   -4.231|-1134.437|-5080.807|   86.37%|   0:00:03.0| 2334.6M|        wc|  reg2reg| B2/ram_reg[343]/D             |
[12/01 17:18:26   1764s] |  -0.748|   -4.231|-1134.176|-5080.505|   86.38%|   0:00:00.0| 2334.6M|        wc|  reg2reg| B2/ram_reg[239]/D             |
[12/01 17:18:27   1765s] |  -0.747|   -4.231|-1131.685|-5080.317|   86.41%|   0:00:01.0| 2334.6M|        wc|  reg2reg| B2/ram_reg[343]/D             |
[12/01 17:18:28   1766s] |  -0.744|   -4.231|-1129.472|-5078.507|   86.43%|   0:00:01.0| 2334.6M|        wc|  reg2reg| B2/ram_reg[359]/D             |
[12/01 17:18:29   1767s] |  -0.741|   -4.231|-1127.552|-5077.473|   86.46%|   0:00:01.0| 2334.6M|        wc|  reg2reg| B1/ram_reg[295]/D             |
[12/01 17:18:31   1769s] |  -0.738|   -4.218|-1122.547|-5076.333|   86.51%|   0:00:02.0| 2334.6M|        wc|  reg2reg| B2/ram_reg[343]/D             |
[12/01 17:18:32   1770s] |  -0.735|   -4.218|-1120.150|-5074.737|   86.56%|   0:00:01.0| 2334.6M|        wc|  reg2reg| B2/ram_reg[71]/D              |
[12/01 17:18:34   1772s] |  -0.732|   -4.218|-1118.169|-5072.098|   86.58%|   0:00:02.0| 2334.6M|        wc|  reg2reg| B3/ram_reg[487]/D             |
[12/01 17:18:36   1773s] |  -0.728|   -4.218|-1115.875|-5070.906|   86.64%|   0:00:02.0| 2334.6M|        wc|  reg2reg| B1/ram_reg[167]/D             |
[12/01 17:18:37   1775s] |  -0.725|   -4.218|-1112.107|-5070.938|   86.70%|   0:00:01.0| 2334.6M|        wc|  reg2reg| B1/ram_reg[455]/D             |
[12/01 17:18:39   1776s] |  -0.722|   -4.214|-1110.128|-5071.648|   86.74%|   0:00:02.0| 2334.6M|        wc|  reg2reg| B1/ram_reg[167]/D             |
[12/01 17:18:40   1778s] |  -0.722|   -4.195|-1107.213|-5070.053|   86.76%|   0:00:01.0| 2334.6M|        wc|  reg2reg| B1/ram_reg[319]/D             |
[12/01 17:18:40   1778s] |  -0.719|   -4.195|-1107.144|-5070.053|   86.77%|   0:00:00.0| 2334.6M|        wc|  reg2reg| B1/ram_reg[366]/D             |
[12/01 17:18:42   1780s] |  -0.716|   -4.195|-1099.844|-5066.347|   86.81%|   0:00:02.0| 2334.6M|        wc|  reg2reg| B2/ram_reg[343]/D             |
[12/01 17:18:44   1782s] |  -0.716|   -4.195|-1095.920|-5062.448|   86.87%|   0:00:02.0| 2334.6M|        wc|  reg2reg| B2/ram_reg[343]/D             |
[12/01 17:18:44   1782s] |  -0.716|   -4.195|-1095.800|-5062.448|   86.88%|   0:00:00.0| 2334.6M|        wc|  reg2reg| B2/ram_reg[343]/D             |
[12/01 17:18:45   1783s] |  -0.714|   -4.195|-1095.538|-5062.138|   86.90%|   0:00:01.0| 2334.6M|        wc|  reg2reg| B1/ram_reg[319]/D             |
[12/01 17:18:46   1784s] |  -0.714|   -4.195|-1095.047|-5062.603|   86.95%|   0:00:01.0| 2334.6M|        wc|  reg2reg| B2/ram_reg[343]/D             |
[12/01 17:18:47   1785s] |  -0.714|   -4.195|-1093.014|-5061.021|   86.97%|   0:00:01.0| 2334.6M|        wc|  reg2reg| B2/ram_reg[343]/D             |
[12/01 17:18:47   1785s] |  -0.714|   -4.195|-1093.004|-5061.061|   86.98%|   0:00:00.0| 2334.6M|        wc|  reg2reg| B1/ram_reg[295]/D             |
[12/01 17:18:47   1785s] |  -0.714|   -4.195|-1092.992|-5061.050|   86.98%|   0:00:00.0| 2334.6M|        wc|  reg2reg| B1/ram_reg[295]/D             |
[12/01 17:18:48   1785s] |  -0.714|   -4.195|-1092.992|-5061.050|   86.98%|   0:00:01.0| 2334.6M|        wc|  reg2reg| B1/ram_reg[295]/D             |
[12/01 17:18:48   1785s] +--------+---------+---------+---------+---------+------------+--------+----------+---------+-------------------------------+
[12/01 17:18:48   1785s] 
[12/01 17:18:48   1785s] *** Finish Core Optimize Step (cpu=0:02:38 real=0:02:39 mem=2334.6M) ***
[12/01 17:18:48   1785s] Active Path Group: default 
[12/01 17:18:48   1785s] +--------+---------+---------+---------+---------+------------+--------+----------+---------+-------------------------------+
[12/01 17:18:48   1785s] |  WNS   | All WNS |   TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|           End Point           |
[12/01 17:18:48   1785s] +--------+---------+---------+---------+---------+------------+--------+----------+---------+-------------------------------+
[12/01 17:18:48   1785s] |  -4.195|   -4.195|-5060.377|-5061.050|   86.98%|   0:00:00.0| 2334.6M|        wc|  default| B1/ram_reg[215]/D             |
[12/01 17:18:48   1786s] |  -3.989|   -3.989|-4821.717|-4822.390|   86.98%|   0:00:00.0| 2334.6M|        wc|  default| B1/ram_reg[215]/D             |
[12/01 17:18:48   1786s] |  -3.737|   -3.737|-4617.901|-4618.574|   86.99%|   0:00:00.0| 2334.6M|        wc|  default| B1/ram_reg[215]/D             |
[12/01 17:18:48   1786s] |  -3.654|   -3.654|-4560.172|-4560.846|   86.99%|   0:00:00.0| 2334.6M|        wc|  default| B1/ram_reg[215]/D             |
[12/01 17:18:49   1786s] |  -3.572|   -3.572|-4320.047|-4320.720|   86.98%|   0:00:01.0| 2334.6M|        wc|  default| B1/ram_reg[319]/D             |
[12/01 17:18:49   1786s] |  -3.410|   -3.410|-4164.779|-4165.453|   86.99%|   0:00:00.0| 2334.6M|        wc|  default| B1/ram_reg[319]/D             |
[12/01 17:18:49   1787s] |  -3.296|   -3.296|-4116.045|-4116.718|   86.99%|   0:00:00.0| 2334.6M|        wc|  default| B1/ram_reg[215]/D             |
[12/01 17:18:49   1787s] |  -3.274|   -3.274|-3926.791|-3927.464|   86.99%|   0:00:00.0| 2334.6M|        wc|  default| B2/ram_reg[71]/D              |
[12/01 17:18:49   1787s] |  -3.147|   -3.147|-3946.356|-3947.030|   86.99%|   0:00:00.0| 2334.6M|        wc|  default| B2/ram_reg[71]/D              |
[12/01 17:18:49   1787s] |  -3.081|   -3.081|-3885.027|-3885.700|   86.99%|   0:00:00.0| 2334.6M|        wc|  default| B2/ram_reg[71]/D              |
[12/01 17:18:49   1787s] |  -3.032|   -3.032|-3977.426|-3978.099|   86.99%|   0:00:00.0| 2334.6M|        wc|  default| B1/ram_reg[215]/D             |
[12/01 17:18:49   1787s] |  -3.002|   -3.002|-3963.564|-3964.237|   86.99%|   0:00:00.0| 2334.6M|        wc|  default| B0/ram_reg[447]/D             |
[12/01 17:18:50   1787s] |  -2.958|   -2.958|-3951.472|-3952.145|   86.99%|   0:00:01.0| 2334.6M|        wc|  default| B1/ram_reg[215]/D             |
[12/01 17:18:50   1788s] |  -2.911|   -2.911|-3939.365|-3940.038|   87.00%|   0:00:00.0| 2334.6M|        wc|  default| B0/ram_reg[351]/D             |
[12/01 17:18:50   1788s] |  -2.889|   -2.889|-3981.389|-3982.062|   87.00%|   0:00:00.0| 2334.6M|        wc|  default| B1/ram_reg[423]/D             |
[12/01 17:18:50   1788s] |  -2.862|   -2.862|-3975.303|-3975.976|   87.00%|   0:00:00.0| 2334.6M|        wc|  default| B1/ram_reg[215]/D             |
[12/01 17:18:50   1788s] |  -2.836|   -2.836|-3971.100|-3971.773|   87.01%|   0:00:00.0| 2334.6M|        wc|  default| B0/ram_reg[447]/D             |
[12/01 17:18:51   1789s] |  -2.803|   -2.803|-3870.828|-3871.501|   87.02%|   0:00:01.0| 2334.6M|        wc|  default| B1/ram_reg[423]/D             |
[12/01 17:18:52   1789s] |  -2.761|   -2.761|-3851.460|-3852.133|   87.02%|   0:00:01.0| 2334.6M|        wc|  default| B2/ram_reg[334]/D             |
[12/01 17:18:52   1789s] |  -2.736|   -2.736|-3841.791|-3842.464|   87.03%|   0:00:00.0| 2334.6M|        wc|  default| B2/ram_reg[327]/D             |
[12/01 17:18:52   1790s] |  -2.721|   -2.721|-3806.008|-3806.681|   87.03%|   0:00:00.0| 2334.6M|        wc|  default| B0/ram_reg[447]/D             |
[12/01 17:18:52   1790s] |  -2.705|   -2.705|-3788.426|-3789.099|   87.03%|   0:00:00.0| 2334.6M|        wc|  default| B1/ram_reg[63]/D              |
[12/01 17:18:52   1790s] |  -2.682|   -2.682|-3798.490|-3799.164|   87.03%|   0:00:00.0| 2334.6M|        wc|  default| B2/ram_reg[55]/D              |
[12/01 17:18:53   1790s] |  -2.663|   -2.663|-3797.812|-3798.486|   87.04%|   0:00:01.0| 2334.6M|        wc|  default| B1/ram_reg[63]/D              |
[12/01 17:18:53   1791s] |  -2.618|   -2.618|-3601.936|-3602.609|   87.04%|   0:00:00.0| 2334.6M|        wc|  default| B1/ram_reg[423]/D             |
[12/01 17:18:53   1791s] |  -2.595|   -2.595|-3620.917|-3621.590|   87.04%|   0:00:00.0| 2334.6M|        wc|  default| B1/ram_reg[174]/D             |
[12/01 17:18:53   1791s] |  -2.571|   -2.571|-3343.390|-3344.064|   87.04%|   0:00:00.0| 2334.6M|        wc|  default| B1/ram_reg[423]/D             |
[12/01 17:18:53   1791s] |  -2.544|   -2.544|-3339.841|-3340.514|   87.04%|   0:00:00.0| 2334.6M|        wc|  default| B1/ram_reg[431]/D             |
[12/01 17:18:54   1791s] |  -2.517|   -2.517|-3338.538|-3339.212|   87.04%|   0:00:01.0| 2334.6M|        wc|  default| B1/ram_reg[431]/D             |
[12/01 17:18:54   1791s] |  -2.496|   -2.496|-3329.550|-3330.223|   87.04%|   0:00:00.0| 2334.6M|        wc|  default| B1/ram_reg[38]/D              |
[12/01 17:18:54   1792s] |  -2.461|   -2.461|-3331.006|-3331.679|   87.05%|   0:00:00.0| 2334.6M|        wc|  default| B2/ram_reg[383]/D             |
[12/01 17:18:54   1792s] |  -2.411|   -2.411|-3281.961|-3282.635|   87.05%|   0:00:00.0| 2334.6M|        wc|  default| B1/ram_reg[38]/D              |
[12/01 17:18:55   1793s] |  -2.370|   -2.370|-3291.903|-3292.576|   87.05%|   0:00:01.0| 2334.6M|        wc|  default| B1/ram_reg[167]/D             |
[12/01 17:18:55   1793s] |  -2.330|   -2.330|-3228.673|-3229.346|   87.06%|   0:00:00.0| 2334.6M|        wc|  default| B3/ram_reg[70]/D              |
[12/01 17:18:55   1793s] |  -2.301|   -2.301|-3204.173|-3204.894|   87.06%|   0:00:00.0| 2334.6M|        wc|  default| B1/ram_reg[174]/D             |
[12/01 17:18:56   1793s] |  -2.263|   -2.263|-3205.991|-3206.712|   87.07%|   0:00:01.0| 2334.6M|        wc|  default| B2/ram_reg[334]/D             |
[12/01 17:18:56   1794s] |  -2.239|   -2.239|-3158.434|-3159.190|   87.09%|   0:00:00.0| 2334.6M|        wc|  default| B1/ram_reg[302]/D             |
[12/01 17:18:56   1794s] |  -2.219|   -2.219|-3130.027|-3130.783|   87.10%|   0:00:00.0| 2334.6M|        wc|  default| B0/ram_reg[15]/D              |
[12/01 17:18:57   1795s] |  -2.193|   -2.193|-3108.567|-3109.346|   87.11%|   0:00:01.0| 2334.6M|        wc|  default| B0/ram_reg[7]/D               |
[12/01 17:18:58   1795s] |  -2.176|   -2.176|-3079.262|-3080.040|   87.12%|   0:00:01.0| 2334.6M|        wc|  default| B0/ram_reg[303]/D             |
[12/01 17:18:58   1795s] |  -2.154|   -2.154|-3063.174|-3063.988|   87.12%|   0:00:00.0| 2334.6M|        wc|  default| B0/ram_reg[447]/D             |
[12/01 17:18:58   1796s] |  -2.138|   -2.138|-3000.356|-3001.184|   87.13%|   0:00:00.0| 2334.6M|        wc|  default| B0/ram_reg[15]/D              |
[12/01 17:18:59   1797s] |  -2.116|   -2.116|-2964.952|-2965.984|   87.14%|   0:00:01.0| 2334.6M|        wc|  default| B0/ram_reg[15]/D              |
[12/01 17:18:59   1797s] |  -2.106|   -2.106|-2923.559|-2924.641|   87.14%|   0:00:00.0| 2334.6M|        wc|  default| B3/ram_reg[70]/D              |
[12/01 17:19:00   1797s] |  -2.084|   -2.084|-2863.731|-2865.420|   87.14%|   0:00:01.0| 2334.6M|        wc|  default| B3/ram_reg[70]/D              |
[12/01 17:19:00   1798s] |  -2.063|   -2.063|-2818.826|-2820.714|   87.15%|   0:00:00.0| 2334.6M|        wc|  default| B3/ram_reg[87]/D              |
[12/01 17:19:00   1798s] |  -2.043|   -2.043|-2790.341|-2792.401|   87.15%|   0:00:00.0| 2334.6M|        wc|  default| B1/ram_reg[151]/D             |
[12/01 17:19:01   1798s] |  -2.020|   -2.020|-2774.960|-2776.703|   87.15%|   0:00:01.0| 2334.6M|        wc|  default| B3/ram_reg[207]/D             |
[12/01 17:19:01   1799s] |  -2.002|   -2.002|-2765.815|-2767.559|   87.16%|   0:00:00.0| 2334.6M|        wc|  default| B2/ram_reg[55]/D              |
[12/01 17:19:02   1799s] |  -2.002|   -2.002|-2749.515|-2751.439|   87.18%|   0:00:01.0| 2334.6M|        wc|  default| B2/ram_reg[55]/D              |
[12/01 17:19:02   1799s] |  -1.979|   -1.979|-2744.736|-2746.660|   87.18%|   0:00:00.0| 2334.6M|        wc|  default| B1/ram_reg[79]/D              |
[12/01 17:19:02   1800s] |  -1.955|   -1.955|-2716.337|-2718.992|   87.19%|   0:00:00.0| 2334.6M|        wc|  default| B1/ram_reg[151]/D             |
[12/01 17:19:04   1801s] |  -1.939|   -1.939|-2684.424|-2686.997|   87.19%|   0:00:02.0| 2334.7M|        wc|  default| B1/ram_reg[141]/D             |
[12/01 17:19:04   1802s] |  -1.920|   -1.920|-2675.429|-2678.010|   87.20%|   0:00:00.0| 2334.7M|        wc|  default| B3/ram_reg[87]/D              |
[12/01 17:19:05   1802s] |  -1.904|   -1.904|-2662.355|-2665.064|   87.22%|   0:00:01.0| 2334.7M|        wc|  default| B3/ram_reg[143]/D             |
[12/01 17:19:07   1804s] |  -1.898|   -1.898|-2627.115|-2630.677|   87.23%|   0:00:02.0| 2353.8M|        wc|  default| B1/ram_reg[151]/D             |
[12/01 17:19:07   1805s] |  -1.876|   -1.876|-2624.199|-2627.761|   87.23%|   0:00:00.0| 2353.8M|        wc|  default| B0/ram_reg[351]/D             |
[12/01 17:19:08   1806s] |  -1.856|   -1.856|-2556.840|-2561.244|   87.24%|   0:00:01.0| 2353.8M|        wc|  default| B1/ram_reg[151]/D             |
[12/01 17:19:08   1806s] |  -1.850|   -1.850|-2547.069|-2551.658|   87.25%|   0:00:00.0| 2353.8M|        wc|  default| B3/ram_reg[23]/D              |
[12/01 17:19:09   1807s] |  -1.827|   -1.827|-2523.604|-2528.354|   87.25%|   0:00:01.0| 2353.8M|        wc|  default| B2/ram_reg[383]/D             |
[12/01 17:19:10   1807s] |  -1.809|   -1.809|-2497.679|-2503.625|   87.28%|   0:00:01.0| 2353.8M|        wc|  default| B1/ram_reg[135]/D             |
[12/01 17:19:10   1808s] |  -1.796|   -1.796|-2469.881|-2476.781|   87.30%|   0:00:00.0| 2353.8M|        wc|  default| B1/ram_reg[167]/D             |
[12/01 17:19:11   1809s] |  -1.788|   -1.788|-2453.133|-2460.056|   87.32%|   0:00:01.0| 2353.8M|        wc|  default| B1/ram_reg[63]/D              |
[12/01 17:19:12   1810s] |  -1.775|   -1.775|-2421.056|-2428.865|   87.32%|   0:00:01.0| 2353.8M|        wc|  default| B3/ram_reg[23]/D              |
[12/01 17:19:13   1810s] |  -1.754|   -1.754|-2411.176|-2419.220|   87.32%|   0:00:01.0| 2353.8M|        wc|  default| B0/ram_reg[7]/D               |
[12/01 17:19:14   1811s] |  -1.751|   -1.751|-2380.944|-2390.379|   87.33%|   0:00:01.0| 2353.8M|        wc|  default| B3/ram_reg[63]/D              |
[12/01 17:19:14   1811s] |  -1.728|   -1.728|-2377.315|-2386.511|   87.34%|   0:00:00.0| 2353.8M|        wc|  default| B2/ram_reg[383]/D             |
[12/01 17:19:15   1812s] |  -1.707|   -1.707|-2339.723|-2350.739|   87.35%|   0:00:01.0| 2353.8M|        wc|  default| B0/ram_reg[399]/D             |
[12/01 17:19:16   1814s] |  -1.691|   -1.691|-2308.160|-2320.323|   87.39%|   0:00:01.0| 2353.8M|        wc|  default| B0/ram_reg[399]/D             |
[12/01 17:19:18   1815s] |  -1.686|   -1.686|-2288.669|-2301.983|   87.41%|   0:00:02.0| 2334.8M|        wc|  default| B1/ram_reg[151]/D             |
[12/01 17:19:18   1816s] |  -1.681|   -1.681|-2278.456|-2292.026|   87.41%|   0:00:00.0| 2334.8M|        wc|  default| B0/ram_reg[271]/D             |
[12/01 17:19:19   1816s] |  -1.678|   -1.678|-2272.419|-2286.178|   87.41%|   0:00:01.0| 2334.8M|        wc|  default| B3/ram_reg[463]/D             |
[12/01 17:19:19   1816s] |  -1.672|   -1.672|-2220.105|-2236.902|   87.40%|   0:00:00.0| 2334.8M|        wc|  default| B1/ram_reg[295]/D             |
[12/01 17:19:20   1818s] |  -1.660|   -1.660|-2209.559|-2226.957|   87.40%|   0:00:01.0| 2353.8M|        wc|  default| B0/ram_reg[143]/D             |
[12/01 17:19:20   1818s] |  -1.655|   -1.655|-2189.805|-2207.288|   87.41%|   0:00:00.0| 2353.8M|        wc|  default| B1/ram_reg[95]/D              |
[12/01 17:19:21   1819s] |  -1.632|   -1.632|-2176.638|-2194.826|   87.41%|   0:00:01.0| 2372.9M|        wc|  default| B1/ram_reg[135]/D             |
[12/01 17:19:22   1819s] |  -1.627|   -1.627|-2171.378|-2189.608|   87.43%|   0:00:01.0| 2372.9M|        wc|  default| B0/ram_reg[255]/D             |
[12/01 17:19:22   1820s] |  -1.613|   -1.613|-2154.563|-2173.543|   87.42%|   0:00:00.0| 2372.9M|        wc|  default| B1/ram_reg[174]/D             |
[12/01 17:19:23   1821s] |  -1.603|   -1.603|-2152.621|-2171.777|   87.43%|   0:00:01.0| 2372.9M|        wc|  default| B3/ram_reg[223]/D             |
[12/01 17:19:25   1823s] |  -1.599|   -1.599|-2141.589|-2161.383|   87.45%|   0:00:02.0| 2372.9M|        wc|  default| B0/ram_reg[143]/D             |
[12/01 17:19:26   1824s] |  -1.592|   -1.592|-2123.261|-2145.329|   87.45%|   0:00:01.0| 2372.9M|        wc|  default| B3/ram_reg[207]/D             |
[12/01 17:19:27   1825s] |  -1.585|   -1.585|-2102.001|-2124.537|   87.45%|   0:00:01.0| 2372.9M|        wc|  default| B0/ram_reg[303]/D             |
[12/01 17:19:28   1826s] |  -1.571|   -1.571|-2091.762|-2114.673|   87.45%|   0:00:01.0| 2372.9M|        wc|  default| B1/ram_reg[47]/D              |
[12/01 17:19:29   1827s] |  -1.563|   -1.563|-2075.060|-2099.326|   87.46%|   0:00:01.0| 2372.9M|        wc|  default| B1/ram_reg[151]/D             |
[12/01 17:19:30   1828s] |  -1.552|   -1.552|-2055.332|-2081.856|   87.48%|   0:00:01.0| 2372.9M|        wc|  default| B1/ram_reg[135]/D             |
[12/01 17:19:31   1829s] |  -1.536|   -1.536|-2016.440|-2045.382|   87.50%|   0:00:01.0| 2353.9M|        wc|  default| B1/ram_reg[319]/D             |
[12/01 17:19:32   1830s] |  -1.520|   -1.520|-2002.766|-2031.817|   87.52%|   0:00:01.0| 2353.9M|        wc|  default| B3/ram_reg[471]/D             |
[12/01 17:19:33   1831s] |  -1.501|   -1.501|-1991.768|-2020.664|   87.54%|   0:00:01.0| 2353.9M|        wc|  default| B3/ram_reg[471]/D             |
[12/01 17:19:35   1833s] |  -1.486|   -1.486|-1972.347|-2002.477|   87.57%|   0:00:02.0| 2353.9M|        wc|  default| B2/ram_reg[71]/D              |
[12/01 17:19:38   1836s] |  -1.476|   -1.476|-1946.121|-1980.279|   87.61%|   0:00:03.0| 2373.0M|        wc|  default| B3/ram_reg[223]/D             |
[12/01 17:19:39   1837s] |  -1.467|   -1.467|-1928.792|-1964.783|   87.62%|   0:00:01.0| 2373.0M|        wc|  default| B1/ram_reg[151]/D             |
[12/01 17:19:40   1838s] |  -1.459|   -1.459|-1915.307|-1951.602|   87.65%|   0:00:01.0| 2373.0M|        wc|  default| B3/ram_reg[439]/D             |
[12/01 17:19:43   1840s] |  -1.449|   -1.449|-1899.117|-1935.858|   87.68%|   0:00:03.0| 2373.0M|        wc|  default| B0/ram_reg[143]/D             |
[12/01 17:19:45   1843s] |  -1.438|   -1.438|-1882.250|-1921.000|   87.72%|   0:00:02.0| 2354.0M|        wc|  default| B3/ram_reg[207]/D             |
[12/01 17:19:47   1845s] |  -1.427|   -1.427|-1861.752|-1903.278|   87.75%|   0:00:02.0| 2354.0M|        wc|  default| B3/ram_reg[223]/D             |
[12/01 17:19:49   1847s] |  -1.422|   -1.422|-1836.301|-1879.563|   87.78%|   0:00:02.0| 2354.0M|        wc|  default| B2/ram_reg[71]/D              |
[12/01 17:19:51   1848s] |  -1.411|   -1.411|-1827.596|-1872.404|   87.80%|   0:00:02.0| 2354.0M|        wc|  default| B2/ram_reg[55]/D              |
[12/01 17:19:54   1851s] |  -1.411|   -1.411|-1806.202|-1852.622|   87.82%|   0:00:03.0| 2354.0M|        wc|  default| B2/ram_reg[55]/D              |
[12/01 17:19:54   1852s] |  -1.396|   -1.396|-1798.512|-1846.363|   87.86%|   0:00:00.0| 2373.1M|        wc|  default| B2/ram_reg[71]/D              |
[12/01 17:19:58   1855s] |  -1.394|   -1.394|-1790.868|-1839.063|   87.88%|   0:00:04.0| 2354.1M|        wc|  default| B3/ram_reg[23]/D              |
[12/01 17:19:58   1856s] |  -1.390|   -1.390|-1787.443|-1835.967|   87.89%|   0:00:00.0| 2354.1M|        wc|  default| B3/ram_reg[63]/D              |
[12/01 17:20:00   1858s] |  -1.387|   -1.387|-1777.856|-1828.835|   87.89%|   0:00:02.0| 2354.1M|        wc|  default| B0/ram_reg[143]/D             |
[12/01 17:20:01   1858s] |  -1.376|   -1.376|-1782.091|-1831.425|   87.89%|   0:00:01.0| 2354.1M|        wc|  default| B3/ram_reg[439]/D             |
[12/01 17:20:03   1860s] |  -1.370|   -1.370|-1772.123|-1822.649|   87.92%|   0:00:02.0| 2354.1M|        wc|  default| B1/ram_reg[478]/D             |
[12/01 17:20:05   1863s] |  -1.364|   -1.364|-1768.104|-1818.790|   87.93%|   0:00:02.0| 2354.1M|        wc|  default| B1/ram_reg[151]/D             |
[12/01 17:20:08   1866s] |  -1.361|   -1.361|-1757.629|-1809.557|   87.94%|   0:00:03.0| 2354.1M|        wc|  default| B3/ram_reg[23]/D              |
[12/01 17:20:09   1866s] |  -1.358|   -1.358|-1754.226|-1807.046|   87.94%|   0:00:01.0| 2354.1M|        wc|  default| B2/ram_reg[71]/D              |
[12/01 17:20:10   1867s] |  -1.355|   -1.355|-1750.923|-1803.540|   87.96%|   0:00:01.0| 2354.1M|        wc|  default| B1/ram_reg[151]/D             |
[12/01 17:20:16   1874s] |  -1.355|   -1.355|-1746.161|-1800.078|   88.08%|   0:00:06.0| 2354.1M|        wc|  default| B1/ram_reg[151]/D             |
[12/01 17:20:18   1875s] |  -1.355|   -1.355|-1740.480|-1794.854|   88.13%|   0:00:02.0| 2354.1M|        wc|  default| B1/ram_reg[151]/D             |
[12/01 17:20:18   1876s] |  -1.355|   -1.355|-1739.529|-1794.022|   88.13%|   0:00:00.0| 2354.1M|        wc|  default| B1/ram_reg[151]/D             |
[12/01 17:20:19   1876s] |  -1.355|   -1.355|-1738.954|-1793.689|   88.16%|   0:00:01.0| 2354.1M|        wc|  default| B1/ram_reg[151]/D             |
[12/01 17:20:19   1877s] |  -1.355|   -1.355|-1738.815|-1793.549|   88.16%|   0:00:00.0| 2354.1M|        wc|  default| B1/ram_reg[151]/D             |
[12/01 17:20:19   1877s] |  -1.355|   -1.355|-1738.815|-1793.549|   88.16%|   0:00:00.0| 2354.1M|        wc|  default| B1/ram_reg[151]/D             |
[12/01 17:20:19   1877s] +--------+---------+---------+---------+---------+------------+--------+----------+---------+-------------------------------+
[12/01 17:20:19   1877s] 
[12/01 17:20:19   1877s] *** Finish Core Optimize Step (cpu=0:01:31 real=0:01:31 mem=2354.1M) ***
[12/01 17:20:19   1877s] 
[12/01 17:20:19   1877s] *** Finished Optimize Step Cumulative (cpu=0:04:10 real=0:04:10 mem=2354.1M) ***
[12/01 17:20:19   1877s] OptDebug: End of Optimizer WNS Pass 0:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-1.355|-1738.815|
|reg2reg   |-0.708|-1082.058|
|HEPG      |-0.708|-1082.058|
|All Paths |-1.355|-1793.549|
+----------+------+---------+

[12/01 17:20:19   1877s] ** GigaOpt Optimizer WNS Slack -1.355 TNS Slack -1793.549 Density 88.16
[12/01 17:20:19   1877s] Placement Snapshot: Density distribution:
[12/01 17:20:19   1877s] [1.00 -  +++]: 0 (0.00%)
[12/01 17:20:19   1877s] [0.95 - 1.00]: 0 (0.00%)
[12/01 17:20:19   1877s] [0.90 - 0.95]: 0 (0.00%)
[12/01 17:20:19   1877s] [0.85 - 0.90]: 0 (0.00%)
[12/01 17:20:19   1877s] [0.80 - 0.85]: 0 (0.00%)
[12/01 17:20:19   1877s] [0.75 - 0.80]: 0 (0.00%)
[12/01 17:20:19   1877s] [0.70 - 0.75]: 3 (0.26%)
[12/01 17:20:19   1877s] [0.65 - 0.70]: 0 (0.00%)
[12/01 17:20:19   1877s] [0.60 - 0.65]: 3 (0.26%)
[12/01 17:20:19   1877s] [0.55 - 0.60]: 1 (0.09%)
[12/01 17:20:19   1877s] [0.50 - 0.55]: 4 (0.35%)
[12/01 17:20:19   1877s] [0.45 - 0.50]: 5 (0.43%)
[12/01 17:20:19   1877s] [0.40 - 0.45]: 16 (1.38%)
[12/01 17:20:19   1877s] [0.35 - 0.40]: 27 (2.34%)
[12/01 17:20:19   1877s] [0.30 - 0.35]: 64 (5.54%)
[12/01 17:20:19   1877s] [0.25 - 0.30]: 123 (10.64%)
[12/01 17:20:19   1877s] [0.20 - 0.25]: 207 (17.91%)
[12/01 17:20:19   1877s] [0.15 - 0.20]: 239 (20.67%)
[12/01 17:20:19   1877s] [0.10 - 0.15]: 161 (13.93%)
[12/01 17:20:19   1877s] [0.05 - 0.10]: 116 (10.03%)
[12/01 17:20:19   1877s] [0.00 - 0.05]: 187 (16.18%)
[12/01 17:20:19   1877s] Begin: Area Reclaim Optimization
[12/01 17:20:19   1877s] *** AreaOpt #3 [begin] : totSession cpu/real = 0:31:17.3/0:55:48.9 (0.6), mem = 2354.1M
[12/01 17:20:19   1877s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2354.1M
[12/01 17:20:19   1877s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.002, REAL:0.002, MEM:2354.1M
[12/01 17:20:20   1877s] Reclaim Optimization WNS Slack -1.355  TNS Slack -1793.549 Density 88.16
[12/01 17:20:20   1877s] +---------+---------+--------+---------+------------+--------+
[12/01 17:20:20   1877s] | Density | Commits |  WNS   |   TNS   |    Real    |  Mem   |
[12/01 17:20:20   1877s] +---------+---------+--------+---------+------------+--------+
[12/01 17:20:20   1877s] |   88.16%|        -|  -1.355|-1793.549|   0:00:00.0| 2354.1M|
[12/01 17:20:20   1877s] #optDebug: <stH: 3.9200 MiSeL: 160.1280>
[12/01 17:20:30   1887s] |   87.45%|     1189|  -1.355|-1769.173|   0:00:10.0| 2354.1M|
[12/01 17:20:36   1893s] |   87.25%|      900|  -1.354|-1769.560|   0:00:06.0| 2354.1M|
[12/01 17:20:36   1894s] |   87.25%|        4|  -1.354|-1769.560|   0:00:00.0| 2354.1M|
[12/01 17:20:37   1895s] |   87.25%|        0|  -1.354|-1769.560|   0:00:01.0| 2354.1M|
[12/01 17:20:37   1895s] +---------+---------+--------+---------+------------+--------+
[12/01 17:20:37   1895s] Reclaim Optimization End WNS Slack -1.353  TNS Slack -1769.560 Density 87.25
[12/01 17:20:37   1895s] 
[12/01 17:20:37   1895s] ** Summary: Restruct = 0 Buffer Deletion = 830 Declone = 403 Resize = 638 **
[12/01 17:20:37   1895s] --------------------------------------------------------------
[12/01 17:20:37   1895s] |                                   | Total     | Sequential |
[12/01 17:20:37   1895s] --------------------------------------------------------------
[12/01 17:20:37   1895s] | Num insts resized                 |     635  |       0    |
[12/01 17:20:37   1895s] | Num insts undone                  |     265  |       0    |
[12/01 17:20:37   1895s] | Num insts Downsized               |     635  |       0    |
[12/01 17:20:37   1895s] | Num insts Samesized               |       0  |       0    |
[12/01 17:20:37   1895s] | Num insts Upsized                 |       0  |       0    |
[12/01 17:20:37   1895s] | Num multiple commits+uncommits    |       5  |       -    |
[12/01 17:20:37   1895s] --------------------------------------------------------------
[12/01 17:20:37   1895s] Bottom Preferred Layer:
[12/01 17:20:37   1895s] +---------------+------------+----------+
[12/01 17:20:37   1895s] |     Layer     |   OPT_LA   |   Rule   |
[12/01 17:20:37   1895s] +---------------+------------+----------+
[12/01 17:20:37   1895s] | METAL5 (z=5)  |         77 | default  |
[12/01 17:20:37   1895s] +---------------+------------+----------+
[12/01 17:20:37   1895s] Via Pillar Rule:
[12/01 17:20:37   1895s]     None
[12/01 17:20:37   1895s] End: Core Area Reclaim Optimization (cpu = 0:00:18.0) (real = 0:00:18.0) **
[12/01 17:20:37   1895s] *** AreaOpt #3 [finish] : cpu/real = 0:00:18.0/0:00:18.0 (1.0), totSession cpu/real = 0:31:35.3/0:56:06.9 (0.6), mem = 2354.1M
[12/01 17:20:37   1895s] 
[12/01 17:20:37   1895s] =============================================================================================
[12/01 17:20:37   1895s]  Step TAT Report for AreaOpt #3                                                 20.15-s105_1
[12/01 17:20:37   1895s] =============================================================================================
[12/01 17:20:37   1895s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/01 17:20:37   1895s] ---------------------------------------------------------------------------------------------
[12/01 17:20:37   1895s] [ SlackTraversorInit     ]      1   0:00:00.3  (   1.7 % )     0:00:00.3 /  0:00:00.3    1.0
[12/01 17:20:37   1895s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 17:20:37   1895s] [ OptSingleIteration     ]      4   0:00:00.4  (   2.0 % )     0:00:16.6 /  0:00:16.6    1.0
[12/01 17:20:37   1895s] [ OptGetWeight           ]    304   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 17:20:37   1895s] [ OptEval                ]    304   0:00:11.6  (  64.3 % )     0:00:11.6 /  0:00:11.6    1.0
[12/01 17:20:37   1895s] [ OptCommit              ]    304   0:00:00.5  (   2.5 % )     0:00:00.5 /  0:00:00.5    1.0
[12/01 17:20:37   1895s] [ IncrTimingUpdate       ]    131   0:00:02.3  (  12.5 % )     0:00:02.3 /  0:00:02.3    1.0
[12/01 17:20:37   1895s] [ PostCommitDelayUpdate  ]    328   0:00:00.2  (   1.1 % )     0:00:02.0 /  0:00:01.9    1.0
[12/01 17:20:37   1895s] [ IncrDelayCalc          ]    485   0:00:01.8  (   9.7 % )     0:00:01.8 /  0:00:01.7    1.0
[12/01 17:20:37   1895s] [ MISC                   ]          0:00:01.1  (   5.9 % )     0:00:01.1 /  0:00:01.1    1.0
[12/01 17:20:37   1895s] ---------------------------------------------------------------------------------------------
[12/01 17:20:37   1895s]  AreaOpt #3 TOTAL                   0:00:18.0  ( 100.0 % )     0:00:18.0 /  0:00:18.0    1.0
[12/01 17:20:37   1895s] ---------------------------------------------------------------------------------------------
[12/01 17:20:37   1895s] 
[12/01 17:20:37   1895s] End: Area Reclaim Optimization (cpu=0:00:18, real=0:00:18, mem=2316.06M, totSessionCpu=0:31:35).
[12/01 17:20:37   1895s] Placement Snapshot: Density distribution:
[12/01 17:20:37   1895s] [1.00 -  +++]: 0 (0.00%)
[12/01 17:20:37   1895s] [0.95 - 1.00]: 0 (0.00%)
[12/01 17:20:37   1895s] [0.90 - 0.95]: 0 (0.00%)
[12/01 17:20:37   1895s] [0.85 - 0.90]: 0 (0.00%)
[12/01 17:20:37   1895s] [0.80 - 0.85]: 0 (0.00%)
[12/01 17:20:37   1895s] [0.75 - 0.80]: 0 (0.00%)
[12/01 17:20:37   1895s] [0.70 - 0.75]: 3 (0.26%)
[12/01 17:20:37   1895s] [0.65 - 0.70]: 0 (0.00%)
[12/01 17:20:37   1895s] [0.60 - 0.65]: 3 (0.26%)
[12/01 17:20:37   1895s] [0.55 - 0.60]: 2 (0.17%)
[12/01 17:20:37   1895s] [0.50 - 0.55]: 3 (0.26%)
[12/01 17:20:37   1895s] [0.45 - 0.50]: 6 (0.52%)
[12/01 17:20:37   1895s] [0.40 - 0.45]: 19 (1.64%)
[12/01 17:20:37   1895s] [0.35 - 0.40]: 29 (2.51%)
[12/01 17:20:37   1895s] [0.30 - 0.35]: 69 (5.97%)
[12/01 17:20:37   1895s] [0.25 - 0.30]: 139 (12.02%)
[12/01 17:20:37   1895s] [0.20 - 0.25]: 220 (19.03%)
[12/01 17:20:37   1895s] [0.15 - 0.20]: 238 (20.59%)
[12/01 17:20:37   1895s] [0.10 - 0.15]: 145 (12.54%)
[12/01 17:20:37   1895s] [0.05 - 0.10]: 114 (9.86%)
[12/01 17:20:37   1895s] [0.00 - 0.05]: 166 (14.36%)
[12/01 17:20:37   1895s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.3859460.2
[12/01 17:20:37   1895s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2316.1M
[12/01 17:20:37   1895s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.158, REAL:0.159, MEM:2316.1M
[12/01 17:20:37   1895s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2316.1M
[12/01 17:20:37   1895s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2316.1M
[12/01 17:20:37   1895s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2316.1M
[12/01 17:20:38   1895s] OPERPROF:       Starting CMU at level 4, MEM:2316.1M
[12/01 17:20:38   1895s] OPERPROF:       Finished CMU at level 4, CPU:0.005, REAL:0.005, MEM:2316.1M
[12/01 17:20:38   1895s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.054, REAL:0.054, MEM:2316.1M
[12/01 17:20:38   1895s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2316.1M
[12/01 17:20:38   1895s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2316.1M
[12/01 17:20:38   1895s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.132, REAL:0.132, MEM:2316.1M
[12/01 17:20:38   1895s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.133, REAL:0.132, MEM:2316.1M
[12/01 17:20:38   1895s] TDRefine: refinePlace mode is spiral
[12/01 17:20:38   1895s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3859460.5
[12/01 17:20:38   1895s] OPERPROF: Starting RefinePlace at level 1, MEM:2316.1M
[12/01 17:20:38   1895s] *** Starting refinePlace (0:31:36 mem=2316.1M) ***
[12/01 17:20:38   1895s] Total net bbox length = 4.049e+06 (1.787e+06 2.262e+06) (ext = 3.101e+03)
[12/01 17:20:38   1895s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/01 17:20:38   1895s] 
[12/01 17:20:38   1895s] Starting Small incrNP...
[12/01 17:20:38   1895s] User Input Parameters:
[12/01 17:20:38   1895s] - Congestion Driven    : Off
[12/01 17:20:38   1895s] - Timing Driven        : Off
[12/01 17:20:38   1895s] - Area-Violation Based : Off
[12/01 17:20:38   1895s] - Start Rollback Level : -5
[12/01 17:20:38   1895s] - Legalized            : On
[12/01 17:20:38   1895s] - Window Based         : Off
[12/01 17:20:38   1895s] - eDen incr mode       : Off
[12/01 17:20:38   1895s] - Small incr mode      : On
[12/01 17:20:38   1895s] 
[12/01 17:20:38   1895s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:2316.1M
[12/01 17:20:38   1895s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2316.1M
[12/01 17:20:38   1895s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.017, REAL:0.017, MEM:2316.1M
[12/01 17:20:38   1895s] default core: bins with density > 0.750 = 88.24 % ( 1020 / 1156 )
[12/01 17:20:38   1895s] Density distribution unevenness ratio = 5.049%
[12/01 17:20:38   1895s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.030, REAL:0.030, MEM:2316.1M
[12/01 17:20:38   1895s] cost 1.198571, thresh 1.000000
[12/01 17:20:38   1895s] OPERPROF:   Starting spMPad at level 2, MEM:2316.1M
[12/01 17:20:38   1895s] OPERPROF:     Starting spContextMPad at level 3, MEM:2316.1M
[12/01 17:20:38   1895s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:2316.1M
[12/01 17:20:38   1895s] MP Top (122523): mp=1.050. U=0.873.
[12/01 17:20:38   1895s] OPERPROF:   Finished spMPad at level 2, CPU:0.019, REAL:0.019, MEM:2316.1M
[12/01 17:20:38   1895s] MPU (122523) 0.873 -> 0.916
[12/01 17:20:38   1895s] incrNP th 1.000, 0.100
[12/01 17:20:38   1895s] clkAW=1 clkAWMode=2 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[12/01 17:20:38   1895s] OPERPROF:   Starting IPInitSPData at level 2, MEM:2316.1M
[12/01 17:20:38   1895s] OPERPROF:     Starting spInitNetWt at level 3, MEM:2316.1M
[12/01 17:20:38   1895s] no activity file in design. spp won't run.
[12/01 17:20:38   1895s] [spp] 0
[12/01 17:20:38   1895s] [adp] 0:1:1:3
[12/01 17:20:38   1895s] OPERPROF:     Finished spInitNetWt at level 3, CPU:0.022, REAL:0.022, MEM:2316.1M
[12/01 17:20:38   1895s] SP #FI/SF FL/PI 0/21786 100737/0
[12/01 17:20:38   1895s] OPERPROF:   Finished IPInitSPData at level 2, CPU:0.053, REAL:0.054, MEM:2316.1M
[12/01 17:20:38   1895s] NP #FI/FS/SF FL/PI: 21786/0/21786 100737/0
[12/01 17:20:38   1896s] no activity file in design. spp won't run.
[12/01 17:20:38   1896s] RPlace IncrNP: Rollback Lev = -3
[12/01 17:20:38   1896s] OPERPROF:   Starting npPlace at level 2, MEM:2359.9M
[12/01 17:20:38   1896s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[12/01 17:20:38   1896s] No instances found in the vector
[12/01 17:20:38   1896s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2384.2M, DRC: 0)
[12/01 17:20:38   1896s] 0 (out of 0) MH cells were successfully legalized.
[12/01 17:20:46   1904s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[12/01 17:20:46   1904s] No instances found in the vector
[12/01 17:20:46   1904s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2438.1M, DRC: 0)
[12/01 17:20:46   1904s] 0 (out of 0) MH cells were successfully legalized.
[12/01 17:20:53   1911s] Legalizing MH Cells... 0 / 0 / 0 (level 10)
[12/01 17:20:53   1911s] No instances found in the vector
[12/01 17:20:53   1911s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2444.4M, DRC: 0)
[12/01 17:20:53   1911s] 0 (out of 0) MH cells were successfully legalized.
[12/01 17:20:59   1917s] OPERPROF:   Finished npPlace at level 2, CPU:21.130, REAL:21.173, MEM:2452.7M
[12/01 17:20:59   1917s] no activity file in design. spp won't run.
[12/01 17:20:59   1917s] OPERPROF:   Starting IPDeleteSPData at level 2, MEM:2452.7M
[12/01 17:20:59   1917s] OPERPROF:   Finished IPDeleteSPData at level 2, CPU:0.000, REAL:0.000, MEM:2452.7M
[12/01 17:20:59   1917s] 
[12/01 17:20:59   1917s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:2452.7M
[12/01 17:21:00   1917s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2452.7M
[12/01 17:21:00   1917s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.018, REAL:0.018, MEM:2452.7M
[12/01 17:21:00   1917s] default core: bins with density > 0.750 = 95.93 % ( 1109 / 1156 )
[12/01 17:21:00   1917s] Density distribution unevenness ratio = 2.386%
[12/01 17:21:00   1917s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.035, REAL:0.034, MEM:2452.7M
[12/01 17:21:00   1917s] RPlace postIncrNP: Density = 1.198571 -> 1.011429.
[12/01 17:21:00   1917s] RPlace postIncrNP Info: Density distribution changes:
[12/01 17:21:00   1917s] [1.10+      ] :	 27 (2.34%) -> 0 (0.00%)
[12/01 17:21:00   1917s] [1.05 - 1.10] :	 53 (4.58%) -> 0 (0.00%)
[12/01 17:21:00   1917s] [1.00 - 1.05] :	 81 (7.01%) -> 2 (0.17%)
[12/01 17:21:00   1917s] [0.95 - 1.00] :	 118 (10.21%) -> 42 (3.63%)
[12/01 17:21:00   1917s] [0.90 - 0.95] :	 149 (12.89%) -> 311 (26.90%)
[12/01 17:21:00   1917s] [0.85 - 0.90] :	 215 (18.60%) -> 496 (42.91%)
[12/01 17:21:00   1917s] [0.80 - 0.85] :	 237 (20.50%) -> 206 (17.82%)
[12/01 17:21:00   1917s] Move report: incrNP moves 100014 insts, mean move: 14.01 um, max move: 283.36 um 
[12/01 17:21:00   1917s] 	Max move on inst (DD_MUX/FE_OCPC44310_FE_OFN43543_FE_DBTN4_n9): (369.04, 1121.68) --> (215.04, 1251.04)
[12/01 17:21:00   1917s] Finished incrNP (cpu=0:00:21.8, real=0:00:22.0, mem=2452.7M)
[12/01 17:21:00   1917s] End of Small incrNP (cpu=0:00:21.8, real=0:00:22.0)
[12/01 17:21:00   1917s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2452.7M
[12/01 17:21:00   1917s] Starting refinePlace ...
[12/01 17:21:00   1917s] Rule aware DDP is turned off due to no Spiral.
[12/01 17:21:00   1917s] ** Cut row section cpu time 0:00:00.0.
[12/01 17:21:00   1917s]    Spread Effort: high, pre-route mode, useDDP on.
[12/01 17:21:01   1919s] [CPU] RefinePlace/preRPlace (cpu=0:00:01.9, real=0:00:01.0, mem=2452.7MB) @(0:31:58 - 0:31:59).
[12/01 17:21:01   1919s] Move report: preRPlace moves 31698 insts, mean move: 1.07 um, max move: 11.76 um 
[12/01 17:21:01   1919s] 	Max move on inst (B1/U3490): (397.60, 251.44) --> (401.52, 259.28)
[12/01 17:21:01   1919s] 	Length: 5 sites, height: 1 rows, site name: core7T, cell type: NAND2X1
[12/01 17:21:01   1919s] Move report: Detail placement moves 31698 insts, mean move: 1.07 um, max move: 11.76 um 
[12/01 17:21:01   1919s] 	Max move on inst (B1/U3490): (397.60, 251.44) --> (401.52, 259.28)
[12/01 17:21:01   1919s] 	Runtime: CPU: 0:00:01.9 REAL: 0:00:01.0 MEM: 2452.7MB
[12/01 17:21:01   1919s] Statistics of distance of Instance movement in refine placement:
[12/01 17:21:01   1919s]   maximum (X+Y) =       283.36 um
[12/01 17:21:01   1919s]   inst (DD_MUX/FE_OCPC44310_FE_OFN43543_FE_DBTN4_n9) with max move: (369.04, 1121.68) -> (215.04, 1251.04)
[12/01 17:21:01   1919s]   mean    (X+Y) =        13.32 um
[12/01 17:21:01   1919s] Total instances flipped for legalization: 464
[12/01 17:21:01   1919s] Summary Report:
[12/01 17:21:01   1919s] Instances move: 106103 (out of 122523 movable)
[12/01 17:21:01   1919s] Instances flipped: 464
[12/01 17:21:01   1919s] Mean displacement: 13.32 um
[12/01 17:21:01   1919s] Max displacement: 283.36 um (Instance: DD_MUX/FE_OCPC44310_FE_OFN43543_FE_DBTN4_n9) (369.04, 1121.68) -> (215.04, 1251.04)
[12/01 17:21:01   1919s] 	Length: 4 sites, height: 1 rows, site name: core7T, cell type: INVX4
[12/01 17:21:01   1919s] Total instances moved : 106103
[12/01 17:21:01   1919s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.911, REAL:1.893, MEM:2452.7M
[12/01 17:21:01   1919s] Total net bbox length = 3.987e+06 (1.808e+06 2.180e+06) (ext = 3.276e+03)
[12/01 17:21:01   1919s] Runtime: CPU: 0:00:23.9 REAL: 0:00:23.0 MEM: 2452.7MB
[12/01 17:21:01   1919s] [CPU] RefinePlace/total (cpu=0:00:23.9, real=0:00:23.0, mem=2452.7MB) @(0:31:36 - 0:31:59).
[12/01 17:21:01   1919s] *** Finished refinePlace (0:31:59 mem=2452.7M) ***
[12/01 17:21:01   1919s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3859460.5
[12/01 17:21:01   1919s] OPERPROF: Finished RefinePlace at level 1, CPU:23.898, REAL:23.924, MEM:2452.7M
[12/01 17:21:02   1919s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2452.7M
[12/01 17:21:02   1919s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.155, REAL:0.155, MEM:2324.7M
[12/01 17:21:02   1919s] *** maximum move = 283.36 um ***
[12/01 17:21:02   1920s] *** Finished re-routing un-routed nets (2324.7M) ***
[12/01 17:21:06   1923s] OPERPROF: Starting DPlace-Init at level 1, MEM:2324.7M
[12/01 17:21:06   1923s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2324.7M
[12/01 17:21:06   1923s] OPERPROF:     Starting CMU at level 3, MEM:2324.7M
[12/01 17:21:06   1923s] OPERPROF:     Finished CMU at level 3, CPU:0.005, REAL:0.005, MEM:2324.7M
[12/01 17:21:06   1923s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.032, REAL:0.032, MEM:2324.7M
[12/01 17:21:06   1923s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2324.7M
[12/01 17:21:06   1923s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2324.7M
[12/01 17:21:06   1923s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.114, REAL:0.113, MEM:2324.7M
[12/01 17:21:06   1924s] 
[12/01 17:21:06   1924s] *** Finish Physical Update (cpu=0:00:29.1 real=0:00:29.0 mem=2324.7M) ***
[12/01 17:21:06   1924s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.3859460.2
[12/01 17:21:07   1925s] ** GigaOpt Optimizer WNS Slack -1.670 TNS Slack -1904.493 Density 87.25
[12/01 17:21:07   1925s] Skipped Place ECO bump recovery (WNS opt)
[12/01 17:21:07   1925s] Optimizer WNS Pass 1
[12/01 17:21:07   1925s] OptDebug: Start of Optimizer WNS Pass 1:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-1.670|-1847.282|
|reg2reg   |-1.070|-1141.569|
|HEPG      |-1.070|-1141.569|
|All Paths |-1.670|-1904.493|
+----------+------+---------+

[12/01 17:21:07   1925s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2324.7M
[12/01 17:21:07   1925s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.001, REAL:0.002, MEM:2324.7M
[12/01 17:21:07   1925s] Active Path Group: reg2reg  
[12/01 17:21:08   1925s] +--------+---------+---------+---------+---------+------------+--------+----------+---------+-------------------------------+
[12/01 17:21:08   1925s] |  WNS   | All WNS |   TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|           End Point           |
[12/01 17:21:08   1925s] +--------+---------+---------+---------+---------+------------+--------+----------+---------+-------------------------------+
[12/01 17:21:08   1925s] |  -1.070|   -1.670|-1141.569|-1904.493|   87.25%|   0:00:01.0| 2324.7M|        wc|  reg2reg| B2/ram_reg[123]/D             |
[12/01 17:21:09   1926s] |  -0.994|   -1.721|-1171.864|-1915.293|   87.26%|   0:00:01.0| 2324.7M|        wc|  reg2reg| B1/ram_reg[319]/D             |
[12/01 17:21:09   1927s] |  -0.974|   -1.687|-1168.741|-1915.124|   87.26%|   0:00:00.0| 2324.7M|        wc|  reg2reg| B1/ram_reg[231]/D             |
[12/01 17:21:09   1927s] |  -0.953|   -1.687|-1158.190|-1911.883|   87.26%|   0:00:00.0| 2324.7M|        wc|  reg2reg| B1/ram_reg[151]/D             |
[12/01 17:21:10   1928s] |  -0.933|   -1.687|-1155.183|-1910.989|   87.27%|   0:00:01.0| 2324.7M|        wc|  reg2reg| B1/ram_reg[103]/D             |
[12/01 17:21:11   1929s] |  -0.918|   -1.660|-1138.121|-1902.633|   87.27%|   0:00:01.0| 2324.7M|        wc|  reg2reg| B1/ram_reg[239]/D             |
[12/01 17:21:12   1929s] |  -0.909|   -1.660|-1135.381|-1901.424|   87.28%|   0:00:01.0| 2324.7M|        wc|  reg2reg| B1/ram_reg[183]/D             |
[12/01 17:21:12   1930s] |  -0.896|   -1.660|-1135.125|-1902.569|   87.28%|   0:00:00.0| 2324.7M|        wc|  reg2reg| B1/ram_reg[119]/D             |
[12/01 17:21:14   1931s] |  -0.876|   -1.676|-1150.504|-1909.271|   87.29%|   0:00:02.0| 2343.8M|        wc|  reg2reg| B1/ram_reg[183]/D             |
[12/01 17:21:15   1932s] |  -0.861|   -1.648|-1172.696|-1919.446|   87.31%|   0:00:01.0| 2343.8M|        wc|  reg2reg| B1/ram_reg[183]/D             |
[12/01 17:21:16   1934s] |  -0.841|   -1.643|-1172.169|-1918.640|   87.32%|   0:00:01.0| 2343.8M|        wc|  reg2reg| B1/ram_reg[31]/D              |
[12/01 17:21:18   1936s] |  -0.847|   -1.640|-1166.219|-1917.936|   87.34%|   0:00:02.0| 2343.8M|        wc|  reg2reg| B3/ram_reg[223]/D             |
[12/01 17:21:18   1936s] |  -0.824|   -1.640|-1165.999|-1918.066|   87.34%|   0:00:00.0| 2343.8M|        wc|  reg2reg| B2/ram_reg[127]/D             |
[12/01 17:21:21   1939s] |  -0.813|   -1.640|-1163.226|-1917.609|   87.37%|   0:00:03.0| 2343.8M|        wc|  reg2reg| B2/ram_reg[127]/D             |
[12/01 17:21:23   1941s] |  -0.814|   -1.669|-1159.476|-1917.135|   87.40%|   0:00:02.0| 2343.8M|        wc|  reg2reg| B2/ram_reg[95]/D              |
[12/01 17:21:23   1941s] |  -0.800|   -1.669|-1159.377|-1917.135|   87.40%|   0:00:00.0| 2343.8M|        wc|  reg2reg| B0/ram_reg[119]/D             |
[12/01 17:21:25   1943s] |  -0.789|   -1.669|-1156.508|-1915.246|   87.44%|   0:00:02.0| 2343.8M|        wc|  reg2reg| B2/ram_reg[95]/D              |
[12/01 17:21:28   1945s] |  -0.778|   -1.646|-1153.087|-1914.459|   87.47%|   0:00:03.0| 2343.8M|        wc|  reg2reg| B3/ram_reg[223]/D             |
[12/01 17:21:30   1947s] |  -0.807|   -1.639|-1151.413|-1915.847|   87.50%|   0:00:02.0| 2343.8M|        wc|  reg2reg| B1/ram_reg[180]/D             |
[12/01 17:21:30   1947s] |  -0.776|   -1.639|-1151.361|-1915.793|   87.50%|   0:00:00.0| 2343.8M|        wc|  reg2reg| B1/ram_reg[31]/D              |
[12/01 17:21:30   1948s] |  -0.764|   -1.637|-1150.001|-1915.197|   87.50%|   0:00:00.0| 2343.8M|        wc|  reg2reg| B0/ram_reg[399]/D             |
[12/01 17:21:33   1951s] |  -0.755|   -1.632|-1143.771|-1913.986|   87.54%|   0:00:03.0| 2343.8M|        wc|  reg2reg| B1/ram_reg[311]/D             |
[12/01 17:21:36   1953s] |  -0.744|   -1.632|-1138.822|-1913.818|   87.57%|   0:00:03.0| 2343.8M|        wc|  reg2reg| B1/ram_reg[311]/D             |
[12/01 17:21:41   1958s] |  -0.738|   -1.590|-1119.128|-1905.653|   87.60%|   0:00:05.0| 2343.8M|        wc|  reg2reg| B2/ram_reg[239]/D             |
[12/01 17:21:43   1960s] |  -0.733|   -1.590|-1116.258|-1904.023|   87.60%|   0:00:02.0| 2343.8M|        wc|  reg2reg| B1/ram_reg[237]/D             |
[12/01 17:21:44   1961s] |  -0.738|   -1.590|-1114.335|-1903.013|   87.61%|   0:00:01.0| 2343.8M|        wc|  reg2reg| B2/ram_reg[239]/D             |
[12/01 17:21:44   1961s] |  -0.719|   -1.590|-1114.110|-1902.957|   87.61%|   0:00:00.0| 2343.8M|        wc|  reg2reg| B3/ram_reg[316]/D             |
[12/01 17:21:47   1964s] |  -0.710|   -1.590|-1110.524|-1902.158|   87.62%|   0:00:03.0| 2343.8M|        wc|  reg2reg| B3/ram_reg[316]/D             |
[12/01 17:21:50   1967s] |  -0.705|   -1.578|-1082.771|-1896.164|   87.64%|   0:00:03.0| 2343.8M|        wc|  reg2reg| B0/ram_reg[367]/D             |
[12/01 17:21:52   1970s] |  -0.702|   -1.578|-1078.113|-1895.158|   87.64%|   0:00:02.0| 2343.8M|        wc|  reg2reg| B1/ram_reg[159]/D             |
[12/01 17:21:53   1970s] |  -0.700|   -1.578|-1075.879|-1894.177|   87.64%|   0:00:01.0| 2343.8M|        wc|  reg2reg| B0/ram_reg[279]/D             |
[12/01 17:21:54   1972s] |  -0.693|   -1.578|-1075.109|-1893.065|   87.65%|   0:00:01.0| 2343.8M|        wc|  reg2reg| B2/ram_reg[359]/D             |
[12/01 17:21:57   1974s] |  -0.690|   -1.573|-1073.520|-1893.548|   87.66%|   0:00:03.0| 2343.8M|        wc|  reg2reg| B0/ram_reg[119]/D             |
[12/01 17:21:58   1975s] |  -0.688|   -1.573|-1072.428|-1893.262|   87.67%|   0:00:01.0| 2343.8M|        wc|  reg2reg| B1/ram_reg[295]/D             |
[12/01 17:22:00   1978s] |  -0.683|   -1.573|-1059.687|-1888.439|   87.67%|   0:00:02.0| 2343.8M|        wc|  reg2reg| B1/ram_reg[31]/D              |
[12/01 17:22:02   1980s] |  -0.677|   -1.566|-1057.181|-1887.102|   87.68%|   0:00:02.0| 2343.8M|        wc|  reg2reg| B0/ram_reg[367]/D             |
[12/01 17:22:05   1982s] |  -0.674|   -1.566|-1054.374|-1885.126|   87.70%|   0:00:03.0| 2343.8M|        wc|  reg2reg| B1/ram_reg[151]/D             |
[12/01 17:22:07   1984s] |  -0.671|   -1.566|-1030.354|-1879.241|   87.70%|   0:00:02.0| 2343.8M|        wc|  reg2reg| B1/ram_reg[486]/D             |
[12/01 17:22:08   1986s] |  -0.671|   -1.556|-1027.601|-1876.884|   87.70%|   0:00:01.0| 2343.8M|        wc|  reg2reg| B0/ram_reg[367]/D             |
[12/01 17:22:09   1986s] |  -0.671|   -1.556|-1027.570|-1876.868|   87.70%|   0:00:01.0| 2343.8M|        wc|  reg2reg| B0/ram_reg[367]/D             |
[12/01 17:22:09   1986s] |  -0.671|   -1.556|-1027.624|-1876.904|   87.70%|   0:00:00.0| 2343.8M|        wc|  reg2reg| B0/ram_reg[367]/D             |
[12/01 17:22:09   1986s] |  -0.668|   -1.556|-1027.791|-1876.904|   87.70%|   0:00:00.0| 2343.8M|        wc|  reg2reg| B1/ram_reg[151]/D             |
[12/01 17:22:10   1987s] |  -0.666|   -1.556|-1026.549|-1875.481|   87.71%|   0:00:01.0| 2343.8M|        wc|  reg2reg| B0/ram_reg[367]/D             |
[12/01 17:22:12   1989s] |  -0.663|   -1.556|-1025.992|-1873.745|   87.71%|   0:00:02.0| 2343.8M|        wc|  reg2reg| B0/ram_reg[367]/D             |
[12/01 17:22:13   1990s] |  -0.663|   -1.556|-1024.816|-1871.980|   87.72%|   0:00:01.0| 2343.8M|        wc|  reg2reg| B0/ram_reg[367]/D             |
[12/01 17:22:13   1990s] |  -0.663|   -1.556|-1024.786|-1871.729|   87.72%|   0:00:00.0| 2343.8M|        wc|  reg2reg| B0/ram_reg[367]/D             |
[12/01 17:22:13   1990s] |  -0.663|   -1.556|-1024.983|-1871.956|   87.72%|   0:00:00.0| 2343.8M|        wc|  reg2reg| B0/ram_reg[367]/D             |
[12/01 17:22:13   1990s] +--------+---------+---------+---------+---------+------------+--------+----------+---------+-------------------------------+
[12/01 17:22:13   1990s] 
[12/01 17:22:13   1990s] *** Finish Core Optimize Step (cpu=0:01:05 real=0:01:06 mem=2343.8M) ***
[12/01 17:22:13   1990s] Active Path Group: default 
[12/01 17:22:13   1991s] +--------+---------+---------+---------+---------+------------+--------+----------+---------+-------------------------------+
[12/01 17:22:13   1991s] |  WNS   | All WNS |   TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|           End Point           |
[12/01 17:22:13   1991s] +--------+---------+---------+---------+---------+------------+--------+----------+---------+-------------------------------+
[12/01 17:22:13   1991s] |  -1.556|   -1.556|-1831.539|-1871.956|   87.72%|   0:00:00.0| 2343.8M|        wc|  default| B1/ram_reg[95]/D              |
[12/01 17:22:20   1998s] |  -1.401|   -1.401|-1813.678|-1854.969|   87.73%|   0:00:07.0| 2381.9M|        wc|  default| B1/ram_reg[63]/D              |
[12/01 17:22:22   2000s] |  -1.385|   -1.385|-1787.935|-1833.249|   87.74%|   0:00:02.0| 2362.9M|        wc|  default| B0/ram_reg[175]/D             |
[12/01 17:22:24   2002s] |  -1.374|   -1.374|-1769.341|-1817.526|   87.76%|   0:00:02.0| 2362.9M|        wc|  default| B1/ram_reg[167]/D             |
[12/01 17:22:26   2003s] |  -1.359|   -1.359|-1765.673|-1814.183|   87.77%|   0:00:02.0| 2362.9M|        wc|  default| B1/ram_reg[439]/D             |
[12/01 17:22:30   2007s] |  -1.349|   -1.349|-1752.861|-1802.786|   87.80%|   0:00:04.0| 2362.9M|        wc|  default| B1/ram_reg[39]/D              |
[12/01 17:22:35   2012s] |  -1.346|   -1.346|-1747.842|-1797.853|   87.82%|   0:00:05.0| 2362.9M|        wc|  default| B2/ram_reg[71]/D              |
[12/01 17:22:39   2016s] |  -1.344|   -1.344|-1746.858|-1795.961|   87.83%|   0:00:04.0| 2382.0M|        wc|  default| B1/ram_reg[95]/D              |
[12/01 17:22:42   2019s] |  -1.330|   -1.330|-1745.026|-1794.168|   87.84%|   0:00:03.0| 2401.2M|        wc|  default| B1/ram_reg[319]/D             |
[12/01 17:22:46   2023s] |  -1.327|   -1.327|-1738.684|-1787.786|   87.86%|   0:00:04.0| 2401.2M|        wc|  default| B2/ram_reg[71]/D              |
[12/01 17:22:47   2025s] |  -1.325|   -1.325|-1737.895|-1787.223|   87.87%|   0:00:01.0| 2401.2M|        wc|  default| B1/ram_reg[199]/D             |
[12/01 17:22:48   2025s] |  -1.321|   -1.321|-1729.457|-1780.049|   87.87%|   0:00:01.0| 2401.2M|        wc|  default| B3/ram_reg[367]/D             |
[12/01 17:22:49   2026s] |  -1.317|   -1.317|-1727.537|-1777.658|   87.88%|   0:00:01.0| 2401.2M|        wc|  default| B0/ram_reg[119]/D             |
[12/01 17:22:51   2028s] |  -1.309|   -1.309|-1724.848|-1775.112|   87.89%|   0:00:02.0| 2401.2M|        wc|  default| B2/ram_reg[7]/D               |
[12/01 17:22:58   2035s] |  -1.307|   -1.307|-1700.528|-1751.830|   87.88%|   0:00:07.0| 2401.2M|        wc|  default| B1/ram_reg[103]/D             |
[12/01 17:22:59   2036s] |  -1.300|   -1.300|-1694.626|-1746.285|   87.88%|   0:00:01.0| 2401.2M|        wc|  default| B0/ram_reg[439]/D             |
[12/01 17:23:03   2040s] |  -1.297|   -1.297|-1686.750|-1739.456|   87.88%|   0:00:04.0| 2401.2M|        wc|  default| B1/ram_reg[167]/D             |
[12/01 17:23:04   2041s] |  -1.293|   -1.293|-1684.513|-1734.545|   87.90%|   0:00:01.0| 2401.2M|        wc|  default| B0/ram_reg[15]/D              |
[12/01 17:23:06   2043s] |  -1.306|   -1.306|-1681.525|-1731.883|   87.92%|   0:00:02.0| 2401.2M|        wc|  default| B1/ram_reg[159]/D             |
[12/01 17:23:06   2043s] |  -1.288|   -1.288|-1680.691|-1731.230|   87.92%|   0:00:00.0| 2401.2M|        wc|  default| B2/ram_reg[71]/D              |
[12/01 17:23:09   2046s] |  -1.278|   -1.278|-1683.848|-1731.803|   87.91%|   0:00:03.0| 2401.2M|        wc|  default| B1/ram_reg[39]/D              |
[12/01 17:23:14   2051s] |  -1.265|   -1.265|-1677.751|-1726.105|   87.96%|   0:00:05.0| 2382.2M|        wc|  default| B2/ram_reg[391]/D             |
[12/01 17:23:17   2054s] |  -1.261|   -1.261|-1670.912|-1718.173|   87.98%|   0:00:03.0| 2382.2M|        wc|  default| B1/ram_reg[151]/D             |
[12/01 17:23:19   2056s] |  -1.255|   -1.255|-1654.382|-1706.659|   87.99%|   0:00:02.0| 2382.2M|        wc|  default| B0/ram_reg[119]/D             |
[12/01 17:23:25   2063s] |  -1.252|   -1.252|-1645.478|-1701.116|   88.02%|   0:00:06.0| 2363.2M|        wc|  default| B1/ram_reg[182]/D             |
[12/01 17:23:28   2065s] |  -1.249|   -1.249|-1642.703|-1699.445|   88.03%|   0:00:03.0| 2363.2M|        wc|  default| B1/ram_reg[239]/D             |
[12/01 17:23:32   2069s] |  -1.247|   -1.247|-1639.764|-1696.739|   88.04%|   0:00:04.0| 2363.2M|        wc|  default| B2/ram_reg[71]/D              |
[12/01 17:23:33   2070s] |  -1.244|   -1.244|-1639.047|-1695.977|   88.04%|   0:00:01.0| 2363.2M|        wc|  default| B1/ram_reg[503]/D             |
[12/01 17:23:37   2074s] |  -1.241|   -1.241|-1638.608|-1694.581|   88.06%|   0:00:04.0| 2363.2M|        wc|  default| B0/ram_reg[15]/D              |
[12/01 17:23:38   2075s] |  -1.239|   -1.239|-1634.157|-1689.758|   88.07%|   0:00:01.0| 2363.2M|        wc|  default| B3/ram_reg[335]/D             |
[12/01 17:23:39   2077s] |  -1.238|   -1.238|-1631.856|-1687.447|   88.09%|   0:00:01.0| 2382.3M|        wc|  default| B0/ram_reg[383]/D             |
[12/01 17:23:42   2079s] |  -1.235|   -1.235|-1629.812|-1685.400|   88.09%|   0:00:03.0| 2382.3M|        wc|  default| B0/ram_reg[239]/D             |
[12/01 17:23:43   2080s] |  -1.232|   -1.232|-1629.954|-1685.192|   88.10%|   0:00:01.0| 2382.3M|        wc|  default| B0/ram_reg[383]/D             |
[12/01 17:23:45   2082s] |  -1.230|   -1.230|-1630.911|-1684.049|   88.11%|   0:00:02.0| 2382.3M|        wc|  default| B1/ram_reg[151]/D             |
[12/01 17:23:51   2088s] |  -1.229|   -1.229|-1627.848|-1681.291|   88.12%|   0:00:06.0| 2401.4M|        wc|  default| B0/ram_reg[119]/D             |
[12/01 17:24:06   2103s] |  -1.229|   -1.229|-1630.377|-1680.880|   88.39%|   0:00:15.0| 2401.4M|        wc|  default| B0/ram_reg[119]/D             |
[12/01 17:24:06   2103s] |  -1.229|   -1.229|-1630.377|-1680.880|   88.39%|   0:00:00.0| 2401.4M|        wc|  default| B0/ram_reg[119]/D             |
[12/01 17:24:06   2103s] +--------+---------+---------+---------+---------+------------+--------+----------+---------+-------------------------------+
[12/01 17:24:06   2103s] 
[12/01 17:24:06   2103s] *** Finish Core Optimize Step (cpu=0:01:52 real=0:01:53 mem=2401.4M) ***
[12/01 17:24:06   2103s] 
[12/01 17:24:06   2103s] *** Finished Optimize Step Cumulative (cpu=0:02:58 real=0:02:59 mem=2401.4M) ***
[12/01 17:24:06   2103s] OptDebug: End of Optimizer WNS Pass 1:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-1.229|-1630.377|
|reg2reg   |-0.658|-1005.727|
|HEPG      |-0.658|-1005.727|
|All Paths |-1.229|-1680.880|
+----------+------+---------+

[12/01 17:24:06   2103s] ** GigaOpt Optimizer WNS Slack -1.229 TNS Slack -1680.880 Density 88.39
[12/01 17:24:06   2103s] Placement Snapshot: Density distribution:
[12/01 17:24:06   2103s] [1.00 -  +++]: 0 (0.00%)
[12/01 17:24:06   2103s] [0.95 - 1.00]: 0 (0.00%)
[12/01 17:24:06   2103s] [0.90 - 0.95]: 0 (0.00%)
[12/01 17:24:06   2103s] [0.85 - 0.90]: 0 (0.00%)
[12/01 17:24:06   2103s] [0.80 - 0.85]: 0 (0.00%)
[12/01 17:24:06   2103s] [0.75 - 0.80]: 0 (0.00%)
[12/01 17:24:06   2103s] [0.70 - 0.75]: 1 (0.09%)
[12/01 17:24:06   2103s] [0.65 - 0.70]: 1 (0.09%)
[12/01 17:24:06   2103s] [0.60 - 0.65]: 2 (0.17%)
[12/01 17:24:06   2103s] [0.55 - 0.60]: 0 (0.00%)
[12/01 17:24:06   2103s] [0.50 - 0.55]: 0 (0.00%)
[12/01 17:24:06   2103s] [0.45 - 0.50]: 0 (0.00%)
[12/01 17:24:06   2103s] [0.40 - 0.45]: 3 (0.26%)
[12/01 17:24:06   2103s] [0.35 - 0.40]: 14 (1.21%)
[12/01 17:24:06   2103s] [0.30 - 0.35]: 26 (2.25%)
[12/01 17:24:06   2103s] [0.25 - 0.30]: 56 (4.84%)
[12/01 17:24:06   2103s] [0.20 - 0.25]: 189 (16.35%)
[12/01 17:24:06   2103s] [0.15 - 0.20]: 370 (32.01%)
[12/01 17:24:06   2103s] [0.10 - 0.15]: 342 (29.58%)
[12/01 17:24:06   2103s] [0.05 - 0.10]: 115 (9.95%)
[12/01 17:24:06   2103s] [0.00 - 0.05]: 37 (3.20%)
[12/01 17:24:06   2103s] Begin: Area Reclaim Optimization
[12/01 17:24:06   2103s] *** AreaOpt #4 [begin] : totSession cpu/real = 0:35:03.5/0:59:35.5 (0.6), mem = 2401.4M
[12/01 17:24:07   2105s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2401.4M
[12/01 17:24:07   2105s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.002, REAL:0.002, MEM:2401.4M
[12/01 17:24:08   2105s] Reclaim Optimization WNS Slack -1.229  TNS Slack -1680.880 Density 88.39
[12/01 17:24:08   2105s] +---------+---------+--------+---------+------------+--------+
[12/01 17:24:08   2105s] | Density | Commits |  WNS   |   TNS   |    Real    |  Mem   |
[12/01 17:24:08   2105s] +---------+---------+--------+---------+------------+--------+
[12/01 17:24:08   2105s] |   88.39%|        -|  -1.229|-1680.880|   0:00:00.0| 2401.4M|
[12/01 17:24:08   2105s] #optDebug: <stH: 3.9200 MiSeL: 160.1280>
[12/01 17:24:18   2115s] |   88.00%|      658|  -1.229|-1666.396|   0:00:10.0| 2401.4M|
[12/01 17:24:23   2120s] |   87.91%|      521|  -1.228|-1665.923|   0:00:05.0| 2401.4M|
[12/01 17:24:24   2121s] |   87.91%|        0|  -1.228|-1665.923|   0:00:01.0| 2401.4M|
[12/01 17:24:24   2121s] +---------+---------+--------+---------+------------+--------+
[12/01 17:24:24   2121s] Reclaim Optimization End WNS Slack -1.228  TNS Slack -1665.923 Density 87.91
[12/01 17:24:24   2121s] 
[12/01 17:24:24   2121s] ** Summary: Restruct = 0 Buffer Deletion = 537 Declone = 124 Resize = 275 **
[12/01 17:24:24   2121s] --------------------------------------------------------------
[12/01 17:24:24   2121s] |                                   | Total     | Sequential |
[12/01 17:24:24   2121s] --------------------------------------------------------------
[12/01 17:24:24   2121s] | Num insts resized                 |     275  |       0    |
[12/01 17:24:24   2121s] | Num insts undone                  |     246  |       0    |
[12/01 17:24:24   2121s] | Num insts Downsized               |     275  |       0    |
[12/01 17:24:24   2121s] | Num insts Samesized               |       0  |       0    |
[12/01 17:24:24   2121s] | Num insts Upsized                 |       0  |       0    |
[12/01 17:24:24   2121s] | Num multiple commits+uncommits    |       0  |       -    |
[12/01 17:24:24   2121s] --------------------------------------------------------------
[12/01 17:24:24   2121s] Bottom Preferred Layer:
[12/01 17:24:24   2121s] +---------------+------------+----------+
[12/01 17:24:24   2121s] |     Layer     |   OPT_LA   |   Rule   |
[12/01 17:24:24   2121s] +---------------+------------+----------+
[12/01 17:24:24   2121s] | METAL5 (z=5)  |        117 | default  |
[12/01 17:24:24   2121s] +---------------+------------+----------+
[12/01 17:24:24   2121s] Via Pillar Rule:
[12/01 17:24:24   2121s]     None
[12/01 17:24:24   2121s] End: Core Area Reclaim Optimization (cpu = 0:00:18.0) (real = 0:00:18.0) **
[12/01 17:24:24   2121s] *** AreaOpt #4 [finish] : cpu/real = 0:00:18.0/0:00:18.1 (1.0), totSession cpu/real = 0:35:21.6/0:59:53.6 (0.6), mem = 2401.4M
[12/01 17:24:24   2121s] 
[12/01 17:24:24   2121s] =============================================================================================
[12/01 17:24:24   2121s]  Step TAT Report for AreaOpt #4                                                 20.15-s105_1
[12/01 17:24:24   2121s] =============================================================================================
[12/01 17:24:24   2121s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/01 17:24:24   2121s] ---------------------------------------------------------------------------------------------
[12/01 17:24:24   2121s] [ SlackTraversorInit     ]      1   0:00:00.3  (   1.7 % )     0:00:00.3 /  0:00:00.3    1.0
[12/01 17:24:24   2121s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 17:24:24   2121s] [ OptSingleIteration     ]      3   0:00:00.4  (   2.0 % )     0:00:15.2 /  0:00:15.1    1.0
[12/01 17:24:24   2121s] [ OptGetWeight           ]    248   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 17:24:24   2121s] [ OptEval                ]    248   0:00:11.1  (  61.2 % )     0:00:11.1 /  0:00:11.1    1.0
[12/01 17:24:24   2121s] [ OptCommit              ]    248   0:00:00.3  (   1.5 % )     0:00:00.3 /  0:00:00.3    0.9
[12/01 17:24:24   2121s] [ IncrTimingUpdate       ]    114   0:00:02.1  (  11.5 % )     0:00:02.1 /  0:00:02.0    1.0
[12/01 17:24:24   2121s] [ PostCommitDelayUpdate  ]    272   0:00:00.1  (   0.8 % )     0:00:01.4 /  0:00:01.4    1.0
[12/01 17:24:24   2121s] [ IncrDelayCalc          ]    417   0:00:01.2  (   6.8 % )     0:00:01.2 /  0:00:01.3    1.0
[12/01 17:24:24   2121s] [ MISC                   ]          0:00:02.6  (  14.5 % )     0:00:02.6 /  0:00:02.6    1.0
[12/01 17:24:24   2121s] ---------------------------------------------------------------------------------------------
[12/01 17:24:24   2121s]  AreaOpt #4 TOTAL                   0:00:18.1  ( 100.0 % )     0:00:18.1 /  0:00:18.0    1.0
[12/01 17:24:24   2121s] ---------------------------------------------------------------------------------------------
[12/01 17:24:24   2121s] 
[12/01 17:24:24   2121s] End: Area Reclaim Optimization (cpu=0:00:18, real=0:00:18, mem=2325.40M, totSessionCpu=0:35:22).
[12/01 17:24:24   2121s] Placement Snapshot: Density distribution:
[12/01 17:24:24   2121s] [1.00 -  +++]: 0 (0.00%)
[12/01 17:24:24   2121s] [0.95 - 1.00]: 0 (0.00%)
[12/01 17:24:24   2121s] [0.90 - 0.95]: 0 (0.00%)
[12/01 17:24:24   2121s] [0.85 - 0.90]: 0 (0.00%)
[12/01 17:24:24   2121s] [0.80 - 0.85]: 0 (0.00%)
[12/01 17:24:24   2121s] [0.75 - 0.80]: 0 (0.00%)
[12/01 17:24:24   2121s] [0.70 - 0.75]: 1 (0.09%)
[12/01 17:24:24   2121s] [0.65 - 0.70]: 1 (0.09%)
[12/01 17:24:24   2121s] [0.60 - 0.65]: 2 (0.17%)
[12/01 17:24:24   2121s] [0.55 - 0.60]: 0 (0.00%)
[12/01 17:24:24   2121s] [0.50 - 0.55]: 0 (0.00%)
[12/01 17:24:24   2121s] [0.45 - 0.50]: 0 (0.00%)
[12/01 17:24:24   2121s] [0.40 - 0.45]: 5 (0.43%)
[12/01 17:24:24   2121s] [0.35 - 0.40]: 14 (1.21%)
[12/01 17:24:24   2121s] [0.30 - 0.35]: 25 (2.16%)
[12/01 17:24:24   2121s] [0.25 - 0.30]: 63 (5.45%)
[12/01 17:24:24   2121s] [0.20 - 0.25]: 208 (17.99%)
[12/01 17:24:24   2121s] [0.15 - 0.20]: 386 (33.39%)
[12/01 17:24:24   2121s] [0.10 - 0.15]: 326 (28.20%)
[12/01 17:24:24   2121s] [0.05 - 0.10]: 98 (8.48%)
[12/01 17:24:24   2121s] [0.00 - 0.05]: 27 (2.34%)
[12/01 17:24:24   2121s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.3859460.3
[12/01 17:24:24   2121s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2325.4M
[12/01 17:24:24   2121s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.162, REAL:0.163, MEM:2325.4M
[12/01 17:24:24   2121s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2325.4M
[12/01 17:24:24   2121s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2325.4M
[12/01 17:24:24   2121s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2325.4M
[12/01 17:24:24   2121s] OPERPROF:       Starting CMU at level 4, MEM:2325.4M
[12/01 17:24:24   2121s] OPERPROF:       Finished CMU at level 4, CPU:0.006, REAL:0.006, MEM:2325.4M
[12/01 17:24:24   2121s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.056, REAL:0.056, MEM:2325.4M
[12/01 17:24:24   2121s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2325.4M
[12/01 17:24:24   2121s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2325.4M
[12/01 17:24:24   2121s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.138, REAL:0.138, MEM:2325.4M
[12/01 17:24:24   2121s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.139, REAL:0.138, MEM:2325.4M
[12/01 17:24:24   2121s] TDRefine: refinePlace mode is spiral
[12/01 17:24:24   2121s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3859460.6
[12/01 17:24:24   2121s] OPERPROF: Starting RefinePlace at level 1, MEM:2325.4M
[12/01 17:24:24   2121s] *** Starting refinePlace (0:35:22 mem=2325.4M) ***
[12/01 17:24:24   2121s] Total net bbox length = 4.066e+06 (1.844e+06 2.222e+06) (ext = 3.277e+03)
[12/01 17:24:24   2122s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/01 17:24:24   2122s] 
[12/01 17:24:24   2122s] Starting Small incrNP...
[12/01 17:24:24   2122s] User Input Parameters:
[12/01 17:24:24   2122s] - Congestion Driven    : Off
[12/01 17:24:24   2122s] - Timing Driven        : Off
[12/01 17:24:24   2122s] - Area-Violation Based : Off
[12/01 17:24:24   2122s] - Start Rollback Level : -5
[12/01 17:24:24   2122s] - Legalized            : On
[12/01 17:24:24   2122s] - Window Based         : Off
[12/01 17:24:24   2122s] - eDen incr mode       : Off
[12/01 17:24:24   2122s] - Small incr mode      : On
[12/01 17:24:24   2122s] 
[12/01 17:24:24   2122s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:2325.4M
[12/01 17:24:24   2122s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2325.4M
[12/01 17:24:24   2122s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.017, REAL:0.017, MEM:2325.4M
[12/01 17:24:24   2122s] default core: bins with density > 0.750 = 96.28 % ( 1113 / 1156 )
[12/01 17:24:24   2122s] Density distribution unevenness ratio = 2.795%
[12/01 17:24:24   2122s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.031, REAL:0.030, MEM:2325.4M
[12/01 17:24:24   2122s] cost 1.187143, thresh 1.000000
[12/01 17:24:24   2122s] OPERPROF:   Starting spMPad at level 2, MEM:2325.4M
[12/01 17:24:24   2122s] OPERPROF:     Starting spContextMPad at level 3, MEM:2325.4M
[12/01 17:24:24   2122s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:2325.4M
[12/01 17:24:24   2122s] MP Top (123671): mp=1.050. U=0.879.
[12/01 17:24:24   2122s] OPERPROF:   Finished spMPad at level 2, CPU:0.019, REAL:0.020, MEM:2325.4M
[12/01 17:24:24   2122s] MPU (123671) 0.879 -> 0.923
[12/01 17:24:24   2122s] incrNP th 1.000, 0.100
[12/01 17:24:24   2122s] clkAW=1 clkAWMode=2 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[12/01 17:24:24   2122s] OPERPROF:   Starting IPInitSPData at level 2, MEM:2325.4M
[12/01 17:24:24   2122s] OPERPROF:     Starting spInitNetWt at level 3, MEM:2325.4M
[12/01 17:24:24   2122s] no activity file in design. spp won't run.
[12/01 17:24:24   2122s] [spp] 0
[12/01 17:24:24   2122s] [adp] 0:1:1:3
[12/01 17:24:24   2122s] OPERPROF:     Finished spInitNetWt at level 3, CPU:0.023, REAL:0.023, MEM:2325.4M
[12/01 17:24:24   2122s] SP #FI/SF FL/PI 0/60457 63214/0
[12/01 17:24:24   2122s] OPERPROF:   Finished IPInitSPData at level 2, CPU:0.056, REAL:0.056, MEM:2325.4M
[12/01 17:24:24   2122s] NP #FI/FS/SF FL/PI: 60457/0/60457 63214/0
[12/01 17:24:25   2122s] no activity file in design. spp won't run.
[12/01 17:24:25   2122s] RPlace IncrNP: Rollback Lev = -3
[12/01 17:24:25   2122s] OPERPROF:   Starting npPlace at level 2, MEM:2365.1M
[12/01 17:24:25   2122s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[12/01 17:24:25   2122s] No instances found in the vector
[12/01 17:24:25   2122s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2385.1M, DRC: 0)
[12/01 17:24:25   2122s] 0 (out of 0) MH cells were successfully legalized.
[12/01 17:24:30   2127s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[12/01 17:24:30   2127s] No instances found in the vector
[12/01 17:24:30   2127s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2417.0M, DRC: 0)
[12/01 17:24:30   2127s] 0 (out of 0) MH cells were successfully legalized.
[12/01 17:24:33   2130s] Legalizing MH Cells... 0 / 0 / 0 (level 10)
[12/01 17:24:33   2130s] No instances found in the vector
[12/01 17:24:33   2130s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2420.9M, DRC: 0)
[12/01 17:24:33   2130s] 0 (out of 0) MH cells were successfully legalized.
[12/01 17:24:37   2134s] OPERPROF:   Finished npPlace at level 2, CPU:11.884, REAL:11.879, MEM:2426.1M
[12/01 17:24:37   2134s] no activity file in design. spp won't run.
[12/01 17:24:37   2134s] OPERPROF:   Starting IPDeleteSPData at level 2, MEM:2426.1M
[12/01 17:24:37   2134s] OPERPROF:   Finished IPDeleteSPData at level 2, CPU:0.000, REAL:0.000, MEM:2426.1M
[12/01 17:24:37   2134s] 
[12/01 17:24:37   2134s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:2426.1M
[12/01 17:24:37   2134s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2426.1M
[12/01 17:24:37   2134s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.016, REAL:0.016, MEM:2426.1M
[12/01 17:24:37   2134s] default core: bins with density > 0.750 = 96.80 % ( 1119 / 1156 )
[12/01 17:24:37   2134s] Density distribution unevenness ratio = 2.307%
[12/01 17:24:37   2134s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.029, REAL:0.029, MEM:2426.1M
[12/01 17:24:37   2134s] RPlace postIncrNP: Density = 1.187143 -> 1.007143.
[12/01 17:24:37   2134s] RPlace postIncrNP Info: Density distribution changes:
[12/01 17:24:37   2134s] [1.10+      ] :	 1 (0.09%) -> 0 (0.00%)
[12/01 17:24:37   2134s] [1.05 - 1.10] :	 3 (0.26%) -> 0 (0.00%)
[12/01 17:24:37   2134s] [1.00 - 1.05] :	 17 (1.47%) -> 2 (0.17%)
[12/01 17:24:37   2134s] [0.95 - 1.00] :	 89 (7.70%) -> 47 (4.07%)
[12/01 17:24:37   2134s] [0.90 - 0.95] :	 334 (28.89%) -> 390 (33.74%)
[12/01 17:24:37   2134s] [0.85 - 0.90] :	 388 (33.56%) -> 454 (39.27%)
[12/01 17:24:37   2134s] [0.80 - 0.85] :	 222 (19.20%) -> 181 (15.66%)
[12/01 17:24:37   2134s] Move report: incrNP moves 61580 insts, mean move: 8.04 um, max move: 194.32 um 
[12/01 17:24:37   2134s] 	Max move on inst (AA_MUX/FE_OCPC45970_FE_OFN599_FE_DBTN8_n9): (240.80, 1113.84) --> (132.72, 1027.60)
[12/01 17:24:37   2134s] Finished incrNP (cpu=0:00:12.6, real=0:00:13.0, mem=2426.1M)
[12/01 17:24:37   2134s] End of Small incrNP (cpu=0:00:12.6, real=0:00:13.0)
[12/01 17:24:37   2134s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2426.1M
[12/01 17:24:37   2134s] Starting refinePlace ...
[12/01 17:24:37   2134s] Rule aware DDP is turned off due to no Spiral.
[12/01 17:24:37   2134s] ** Cut row section cpu time 0:00:00.0.
[12/01 17:24:37   2134s]    Spread Effort: high, pre-route mode, useDDP on.
[12/01 17:24:39   2136s] [CPU] RefinePlace/preRPlace (cpu=0:00:01.9, real=0:00:02.0, mem=2426.1MB) @(0:35:35 - 0:35:36).
[12/01 17:24:39   2136s] Move report: preRPlace moves 37090 insts, mean move: 1.39 um, max move: 14.56 um 
[12/01 17:24:39   2136s] 	Max move on inst (DD_MUX/FE_OCPC45493_FE_OFN37301_FE_DBTN4_n9): (710.08, 278.88) --> (703.36, 271.04)
[12/01 17:24:39   2136s] 	Length: 7 sites, height: 1 rows, site name: core7T, cell type: INVX8
[12/01 17:24:39   2136s] Move report: Detail placement moves 37090 insts, mean move: 1.39 um, max move: 14.56 um 
[12/01 17:24:39   2136s] 	Max move on inst (DD_MUX/FE_OCPC45493_FE_OFN37301_FE_DBTN4_n9): (710.08, 278.88) --> (703.36, 271.04)
[12/01 17:24:39   2136s] 	Runtime: CPU: 0:00:01.9 REAL: 0:00:02.0 MEM: 2426.1MB
[12/01 17:24:39   2136s] Statistics of distance of Instance movement in refine placement:
[12/01 17:24:39   2136s]   maximum (X+Y) =       197.12 um
[12/01 17:24:39   2136s]   inst (AA_MUX/FE_OCPC45970_FE_OFN599_FE_DBTN8_n9) with max move: (240.8, 1113.84) -> (133.84, 1023.68)
[12/01 17:24:39   2136s]   mean    (X+Y) =         6.63 um
[12/01 17:24:39   2136s] Total instances flipped for legalization: 72
[12/01 17:24:39   2136s] Summary Report:
[12/01 17:24:39   2136s] Instances move: 80193 (out of 123671 movable)
[12/01 17:24:39   2136s] Instances flipped: 72
[12/01 17:24:39   2136s] Mean displacement: 6.63 um
[12/01 17:24:39   2136s] Max displacement: 197.12 um (Instance: AA_MUX/FE_OCPC45970_FE_OFN599_FE_DBTN8_n9) (240.8, 1113.84) -> (133.84, 1023.68)
[12/01 17:24:39   2136s] 	Length: 4 sites, height: 1 rows, site name: core7T, cell type: INVX4
[12/01 17:24:39   2136s] Total instances moved : 80193
[12/01 17:24:39   2136s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.910, REAL:1.912, MEM:2426.1M
[12/01 17:24:39   2136s] Total net bbox length = 4.041e+06 (1.837e+06 2.204e+06) (ext = 3.330e+03)
[12/01 17:24:39   2136s] Runtime: CPU: 0:00:14.6 REAL: 0:00:15.0 MEM: 2426.1MB
[12/01 17:24:39   2136s] [CPU] RefinePlace/total (cpu=0:00:14.6, real=0:00:15.0, mem=2426.1MB) @(0:35:22 - 0:35:37).
[12/01 17:24:39   2136s] *** Finished refinePlace (0:35:37 mem=2426.1M) ***
[12/01 17:24:39   2136s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3859460.6
[12/01 17:24:39   2136s] OPERPROF: Finished RefinePlace at level 1, CPU:14.655, REAL:14.652, MEM:2426.1M
[12/01 17:24:39   2136s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2426.1M
[12/01 17:24:39   2137s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.161, REAL:0.161, MEM:2328.1M
[12/01 17:24:39   2137s] *** maximum move = 197.12 um ***
[12/01 17:24:39   2137s] *** Finished re-routing un-routed nets (2328.1M) ***
[12/01 17:24:42   2139s] OPERPROF: Starting DPlace-Init at level 1, MEM:2332.1M
[12/01 17:24:42   2139s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2332.1M
[12/01 17:24:42   2139s] OPERPROF:     Starting CMU at level 3, MEM:2332.1M
[12/01 17:24:42   2139s] OPERPROF:     Finished CMU at level 3, CPU:0.006, REAL:0.006, MEM:2332.1M
[12/01 17:24:42   2139s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.033, REAL:0.034, MEM:2332.1M
[12/01 17:24:42   2139s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2332.1M
[12/01 17:24:42   2139s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2332.1M
[12/01 17:24:42   2139s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.119, REAL:0.119, MEM:2332.1M
[12/01 17:24:42   2140s] 
[12/01 17:24:42   2140s] *** Finish Physical Update (cpu=0:00:18.5 real=0:00:18.0 mem=2332.1M) ***
[12/01 17:24:42   2140s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.3859460.3
[12/01 17:24:43   2140s] ** GigaOpt Optimizer WNS Slack -1.423 TNS Slack -1695.161 Density 87.91
[12/01 17:24:43   2140s] Skipped Place ECO bump recovery (WNS opt)
[12/01 17:24:43   2140s] Optimizer WNS Pass 2
[12/01 17:24:43   2140s] OptDebug: Start of Optimizer WNS Pass 2:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-1.423|-1644.482|
|reg2reg   |-0.888|-1022.751|
|HEPG      |-0.888|-1022.751|
|All Paths |-1.423|-1695.161|
+----------+------+---------+

[12/01 17:24:43   2140s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2332.1M
[12/01 17:24:43   2140s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.002, REAL:0.002, MEM:2332.1M
[12/01 17:24:43   2140s] Active Path Group: reg2reg  
[12/01 17:24:43   2141s] +--------+---------+---------+---------+---------+------------+--------+----------+---------+-------------------------------+
[12/01 17:24:43   2141s] |  WNS   | All WNS |   TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|           End Point           |
[12/01 17:24:43   2141s] +--------+---------+---------+---------+---------+------------+--------+----------+---------+-------------------------------+
[12/01 17:24:43   2141s] |  -0.888|   -1.423|-1022.751|-1695.161|   87.91%|   0:00:00.0| 2332.1M|        wc|  reg2reg| B1/ram_reg[239]/D             |
[12/01 17:24:43   2141s] |  -0.845|   -1.440|-1021.801|-1695.481|   87.92%|   0:00:00.0| 2332.1M|        wc|  reg2reg| B1/ram_reg[255]/D             |
[12/01 17:24:44   2141s] |  -0.821|   -1.440|-1021.348|-1695.559|   87.92%|   0:00:01.0| 2332.1M|        wc|  reg2reg| B1/ram_reg[239]/D             |
[12/01 17:24:44   2141s] |  -0.800|   -1.440|-1020.927|-1695.964|   87.92%|   0:00:00.0| 2332.1M|        wc|  reg2reg| B0/ram_reg[351]/D             |
[12/01 17:24:44   2142s] |  -0.778|   -1.453|-1019.523|-1695.718|   87.92%|   0:00:00.0| 2332.1M|        wc|  reg2reg| B1/ram_reg[103]/D             |
[12/01 17:24:45   2142s] |  -0.762|   -1.453|-1018.218|-1696.121|   87.92%|   0:00:01.0| 2332.1M|        wc|  reg2reg| B0/ram_reg[351]/D             |
[12/01 17:24:46   2143s] |  -0.741|   -1.453|-1016.513|-1695.415|   87.93%|   0:00:01.0| 2332.1M|        wc|  reg2reg| B1/ram_reg[239]/D             |
[12/01 17:24:47   2144s] |  -0.729|   -1.453|-1009.995|-1693.977|   87.93%|   0:00:01.0| 2332.1M|        wc|  reg2reg| B1/ram_reg[295]/D             |
[12/01 17:24:47   2144s] |  -0.714|   -1.453|-1008.497|-1694.032|   87.93%|   0:00:00.0| 2332.1M|        wc|  reg2reg| B1/ram_reg[167]/D             |
[12/01 17:24:49   2147s] |  -0.700|   -1.406| -989.652|-1688.107|   87.95%|   0:00:02.0| 2332.1M|        wc|  reg2reg| B3/ram_reg[295]/D             |
[12/01 17:24:51   2148s] |  -0.688|   -1.406| -985.516|-1683.971|   87.97%|   0:00:02.0| 2332.1M|        wc|  reg2reg| B3/ram_reg[367]/D             |
[12/01 17:24:53   2150s] |  -0.676|   -1.406| -982.244|-1682.625|   87.98%|   0:00:02.0| 2332.1M|        wc|  reg2reg| B2/ram_reg[359]/D             |
[12/01 17:24:54   2152s] |  -0.666|   -1.387| -977.387|-1681.782|   88.00%|   0:00:01.0| 2332.1M|        wc|  reg2reg| B2/ram_reg[327]/D             |
[12/01 17:24:56   2154s] |  -0.654|   -1.387| -971.928|-1680.512|   88.03%|   0:00:02.0| 2332.1M|        wc|  reg2reg| B1/ram_reg[383]/D             |
[12/01 17:25:00   2157s] |  -0.666|   -1.387| -967.568|-1678.806|   88.09%|   0:00:04.0| 2332.1M|        wc|  reg2reg| B3/ram_reg[63]/D              |
[12/01 17:25:00   2157s] |  -0.646|   -1.387| -967.533|-1678.823|   88.09%|   0:00:00.0| 2332.1M|        wc|  reg2reg| B0/ram_reg[295]/D             |
[12/01 17:25:02   2159s] |  -0.641|   -1.387| -965.670|-1677.988|   88.12%|   0:00:02.0| 2332.1M|        wc|  reg2reg| B3/ram_reg[367]/D             |
[12/01 17:25:04   2161s] |  -0.641|   -1.387| -961.947|-1676.704|   88.14%|   0:00:02.0| 2332.1M|        wc|  reg2reg| B3/ram_reg[367]/D             |
[12/01 17:25:04   2161s] |  -0.638|   -1.387| -961.855|-1676.606|   88.14%|   0:00:00.0| 2332.1M|        wc|  reg2reg| B0/ram_reg[295]/D             |
[12/01 17:25:05   2163s] |  -0.635|   -1.387| -960.023|-1675.544|   88.16%|   0:00:01.0| 2332.1M|        wc|  reg2reg| B1/ram_reg[511]/D             |
[12/01 17:25:07   2164s] |  -0.631|   -1.387| -957.289|-1676.012|   88.17%|   0:00:02.0| 2332.1M|        wc|  reg2reg| B1/ram_reg[503]/D             |
[12/01 17:25:08   2165s] |  -0.629|   -1.387| -955.708|-1675.526|   88.19%|   0:00:01.0| 2332.1M|        wc|  reg2reg| B0/ram_reg[295]/D             |
[12/01 17:25:09   2166s] |  -0.673|   -1.387| -955.035|-1674.863|   88.20%|   0:00:01.0| 2332.1M|        wc|  reg2reg| B3/ram_reg[503]/D             |
[12/01 17:25:09   2166s] |  -0.626|   -1.387| -954.655|-1674.825|   88.20%|   0:00:00.0| 2332.1M|        wc|  reg2reg| B0/ram_reg[295]/D             |
[12/01 17:25:10   2167s] |  -0.626|   -1.387| -953.611|-1674.190|   88.23%|   0:00:01.0| 2332.1M|        wc|  reg2reg| B0/ram_reg[295]/D             |
[12/01 17:25:10   2167s] |  -0.626|   -1.387| -953.573|-1674.155|   88.23%|   0:00:00.0| 2332.1M|        wc|  reg2reg| B0/ram_reg[295]/D             |
[12/01 17:25:11   2168s] |  -0.626|   -1.387| -953.785|-1674.533|   88.23%|   0:00:01.0| 2332.1M|        wc|  reg2reg| B0/ram_reg[295]/D             |
[12/01 17:25:11   2168s] +--------+---------+---------+---------+---------+------------+--------+----------+---------+-------------------------------+
[12/01 17:25:11   2168s] 
[12/01 17:25:11   2168s] *** Finish Core Optimize Step (cpu=0:00:27.4 real=0:00:28.0 mem=2332.1M) ***
[12/01 17:25:11   2168s] Active Path Group: default 
[12/01 17:25:11   2168s] +--------+---------+---------+---------+---------+------------+--------+----------+---------+-------------------------------+
[12/01 17:25:11   2168s] |  WNS   | All WNS |   TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|           End Point           |
[12/01 17:25:11   2168s] +--------+---------+---------+---------+---------+------------+--------+----------+---------+-------------------------------+
[12/01 17:25:11   2168s] |  -1.387|   -1.387|-1633.628|-1674.533|   88.23%|   0:00:00.0| 2332.1M|        wc|  default| B1/ram_reg[255]/D             |
[12/01 17:25:14   2171s] |  -1.292|   -1.292|-1624.496|-1667.652|   88.24%|   0:00:03.0| 2370.3M|        wc|  default| B1/ram_reg[471]/D             |
[12/01 17:25:14   2171s] |  -1.266|   -1.266|-1616.221|-1660.478|   88.24%|   0:00:00.0| 2370.3M|        wc|  default| B2/ram_reg[407]/D             |
[12/01 17:25:15   2172s] |  -1.252|   -1.252|-1608.824|-1653.475|   88.25%|   0:00:01.0| 2370.3M|        wc|  default| B0/ram_reg[439]/D             |
[12/01 17:25:16   2173s] |  -1.243|   -1.243|-1610.012|-1654.636|   88.25%|   0:00:01.0| 2370.3M|        wc|  default| B2/ram_reg[407]/D             |
[12/01 17:25:17   2174s] |  -1.233|   -1.233|-1596.221|-1642.735|   88.24%|   0:00:01.0| 2370.3M|        wc|  default| B1/ram_reg[399]/D             |
[12/01 17:25:20   2177s] |  -1.220|   -1.220|-1578.667|-1627.940|   88.22%|   0:00:03.0| 2389.3M|        wc|  default| B2/ram_reg[71]/D              |
[12/01 17:25:27   2184s] |  -1.212|   -1.212|-1578.409|-1627.650|   88.23%|   0:00:07.0| 2389.3M|        wc|  default| B0/ram_reg[439]/D             |
[12/01 17:25:30   2187s] |  -1.208|   -1.208|-1570.084|-1619.873|   88.24%|   0:00:03.0| 2389.3M|        wc|  default| B2/ram_reg[71]/D              |
[12/01 17:25:36   2193s] |  -1.201|   -1.201|-1573.556|-1622.217|   88.25%|   0:00:06.0| 2389.3M|        wc|  default| B2/ram_reg[71]/D              |
[12/01 17:25:40   2197s] |  -1.198|   -1.198|-1571.246|-1620.023|   88.26%|   0:00:04.0| 2408.4M|        wc|  default| B2/ram_reg[71]/D              |
[12/01 17:25:42   2199s] |  -1.198|   -1.198|-1570.258|-1619.171|   88.27%|   0:00:02.0| 2408.4M|        wc|  default| B2/ram_reg[71]/D              |
[12/01 17:25:42   2199s] |  -1.198|   -1.198|-1570.200|-1619.113|   88.27%|   0:00:00.0| 2408.4M|        wc|  default| B2/ram_reg[71]/D              |
[12/01 17:25:57   2214s] |  -1.198|   -1.198|-1562.441|-1609.619|   88.38%|   0:00:15.0| 2408.4M|        wc|  default| B2/ram_reg[71]/D              |
[12/01 17:26:00   2217s] |  -1.199|   -1.199|-1561.324|-1607.740|   88.44%|   0:00:03.0| 2408.4M|        wc|  default| B2/ram_reg[71]/D              |
[12/01 17:26:00   2217s] |  -1.199|   -1.199|-1561.286|-1607.702|   88.44%|   0:00:00.0| 2408.4M|        wc|  default| B2/ram_reg[71]/D              |
[12/01 17:26:02   2219s] |  -1.199|   -1.199|-1558.543|-1605.073|   88.46%|   0:00:02.0| 2408.4M|        wc|  default| B2/ram_reg[71]/D              |
[12/01 17:26:03   2220s] |  -1.199|   -1.199|-1557.709|-1604.258|   88.46%|   0:00:01.0| 2408.4M|        wc|  default| B2/ram_reg[71]/D              |
[12/01 17:26:03   2220s] |  -1.198|   -1.198|-1557.709|-1604.258|   88.46%|   0:00:00.0| 2408.4M|        wc|  default| B2/ram_reg[71]/D              |
[12/01 17:26:03   2220s] +--------+---------+---------+---------+---------+------------+--------+----------+---------+-------------------------------+
[12/01 17:26:03   2220s] 
[12/01 17:26:03   2220s] *** Finish Core Optimize Step (cpu=0:00:51.8 real=0:00:52.0 mem=2408.4M) ***
[12/01 17:26:03   2220s] 
[12/01 17:26:03   2220s] *** Finished Optimize Step Cumulative (cpu=0:01:19 real=0:01:20 mem=2408.4M) ***
[12/01 17:26:03   2220s] OptDebug: End of Optimizer WNS Pass 2:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-1.198|-1557.709|
|reg2reg   |-0.623| -943.317|
|HEPG      |-0.623| -943.317|
|All Paths |-1.198|-1604.258|
+----------+------+---------+

[12/01 17:26:03   2220s] ** GigaOpt Optimizer WNS Slack -1.198 TNS Slack -1604.258 Density 88.46
[12/01 17:26:03   2220s] Placement Snapshot: Density distribution:
[12/01 17:26:03   2220s] [1.00 -  +++]: 0 (0.00%)
[12/01 17:26:03   2220s] [0.95 - 1.00]: 0 (0.00%)
[12/01 17:26:03   2220s] [0.90 - 0.95]: 0 (0.00%)
[12/01 17:26:03   2220s] [0.85 - 0.90]: 0 (0.00%)
[12/01 17:26:03   2220s] [0.80 - 0.85]: 0 (0.00%)
[12/01 17:26:03   2220s] [0.75 - 0.80]: 0 (0.00%)
[12/01 17:26:03   2220s] [0.70 - 0.75]: 1 (0.09%)
[12/01 17:26:03   2220s] [0.65 - 0.70]: 2 (0.17%)
[12/01 17:26:03   2220s] [0.60 - 0.65]: 1 (0.09%)
[12/01 17:26:03   2220s] [0.55 - 0.60]: 0 (0.00%)
[12/01 17:26:03   2220s] [0.50 - 0.55]: 0 (0.00%)
[12/01 17:26:03   2220s] [0.45 - 0.50]: 0 (0.00%)
[12/01 17:26:03   2220s] [0.40 - 0.45]: 4 (0.35%)
[12/01 17:26:03   2220s] [0.35 - 0.40]: 8 (0.69%)
[12/01 17:26:03   2220s] [0.30 - 0.35]: 19 (1.64%)
[12/01 17:26:03   2220s] [0.25 - 0.30]: 39 (3.37%)
[12/01 17:26:03   2220s] [0.20 - 0.25]: 142 (12.28%)
[12/01 17:26:03   2220s] [0.15 - 0.20]: 430 (37.20%)
[12/01 17:26:03   2220s] [0.10 - 0.15]: 432 (37.37%)
[12/01 17:26:03   2220s] [0.05 - 0.10]: 69 (5.97%)
[12/01 17:26:03   2220s] [0.00 - 0.05]: 9 (0.78%)
[12/01 17:26:03   2220s] Begin: Area Reclaim Optimization
[12/01 17:26:03   2220s] *** AreaOpt #5 [begin] : totSession cpu/real = 0:37:00.4/1:01:32.6 (0.6), mem = 2408.4M
[12/01 17:26:05   2222s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2408.4M
[12/01 17:26:05   2222s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.003, REAL:0.003, MEM:2408.4M
[12/01 17:26:05   2222s] Reclaim Optimization WNS Slack -1.198  TNS Slack -1604.258 Density 88.46
[12/01 17:26:05   2222s] +---------+---------+--------+---------+------------+--------+
[12/01 17:26:05   2222s] | Density | Commits |  WNS   |   TNS   |    Real    |  Mem   |
[12/01 17:26:05   2222s] +---------+---------+--------+---------+------------+--------+
[12/01 17:26:05   2222s] |   88.46%|        -|  -1.198|-1604.258|   0:00:00.0| 2408.4M|
[12/01 17:26:05   2222s] #optDebug: <stH: 3.9200 MiSeL: 160.1280>
[12/01 17:26:15   2232s] |   88.19%|      452|  -1.199|-1598.693|   0:00:10.0| 2408.4M|
[12/01 17:26:20   2237s] |   88.14%|      420|  -1.199|-1597.951|   0:00:05.0| 2408.4M|
[12/01 17:26:21   2238s] |   88.14%|        0|  -1.199|-1597.951|   0:00:01.0| 2408.4M|
[12/01 17:26:21   2238s] +---------+---------+--------+---------+------------+--------+
[12/01 17:26:21   2238s] Reclaim Optimization End WNS Slack -1.198  TNS Slack -1597.951 Density 88.14
[12/01 17:26:21   2238s] 
[12/01 17:26:21   2238s] ** Summary: Restruct = 0 Buffer Deletion = 378 Declone = 85 Resize = 163 **
[12/01 17:26:21   2238s] --------------------------------------------------------------
[12/01 17:26:21   2238s] |                                   | Total     | Sequential |
[12/01 17:26:21   2238s] --------------------------------------------------------------
[12/01 17:26:21   2238s] | Num insts resized                 |     163  |       0    |
[12/01 17:26:21   2238s] | Num insts undone                  |     257  |       0    |
[12/01 17:26:21   2238s] | Num insts Downsized               |     163  |       0    |
[12/01 17:26:21   2238s] | Num insts Samesized               |       0  |       0    |
[12/01 17:26:21   2238s] | Num insts Upsized                 |       0  |       0    |
[12/01 17:26:21   2238s] | Num multiple commits+uncommits    |       0  |       -    |
[12/01 17:26:21   2238s] --------------------------------------------------------------
[12/01 17:26:21   2238s] Bottom Preferred Layer:
[12/01 17:26:21   2238s] +---------------+------------+----------+
[12/01 17:26:21   2238s] |     Layer     |   OPT_LA   |   Rule   |
[12/01 17:26:21   2238s] +---------------+------------+----------+
[12/01 17:26:21   2238s] | METAL5 (z=5)  |        127 | default  |
[12/01 17:26:21   2238s] +---------------+------------+----------+
[12/01 17:26:21   2238s] Via Pillar Rule:
[12/01 17:26:21   2238s]     None
[12/01 17:26:21   2238s] End: Core Area Reclaim Optimization (cpu = 0:00:17.9) (real = 0:00:18.0) **
[12/01 17:26:21   2238s] *** AreaOpt #5 [finish] : cpu/real = 0:00:17.9/0:00:17.9 (1.0), totSession cpu/real = 0:37:18.3/1:01:50.5 (0.6), mem = 2408.4M
[12/01 17:26:21   2238s] 
[12/01 17:26:21   2238s] =============================================================================================
[12/01 17:26:21   2238s]  Step TAT Report for AreaOpt #5                                                 20.15-s105_1
[12/01 17:26:21   2238s] =============================================================================================
[12/01 17:26:21   2238s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/01 17:26:21   2238s] ---------------------------------------------------------------------------------------------
[12/01 17:26:21   2238s] [ SlackTraversorInit     ]      1   0:00:00.3  (   1.7 % )     0:00:00.3 /  0:00:00.3    1.0
[12/01 17:26:21   2238s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 17:26:21   2238s] [ OptSingleIteration     ]      3   0:00:00.3  (   1.8 % )     0:00:15.0 /  0:00:15.0    1.0
[12/01 17:26:21   2238s] [ OptGetWeight           ]    226   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 17:26:21   2238s] [ OptEval                ]    226   0:00:11.4  (  63.6 % )     0:00:11.4 /  0:00:11.4    1.0
[12/01 17:26:21   2238s] [ OptCommit              ]    226   0:00:00.2  (   1.2 % )     0:00:00.2 /  0:00:00.2    1.1
[12/01 17:26:21   2238s] [ IncrTimingUpdate       ]    101   0:00:01.9  (  10.4 % )     0:00:01.9 /  0:00:01.9    1.0
[12/01 17:26:21   2238s] [ PostCommitDelayUpdate  ]    250   0:00:00.1  (   0.7 % )     0:00:01.2 /  0:00:01.2    1.0
[12/01 17:26:21   2238s] [ IncrDelayCalc          ]    393   0:00:01.1  (   5.9 % )     0:00:01.1 /  0:00:01.0    1.0
[12/01 17:26:21   2238s] [ MISC                   ]          0:00:02.6  (  14.7 % )     0:00:02.6 /  0:00:02.6    1.0
[12/01 17:26:21   2238s] ---------------------------------------------------------------------------------------------
[12/01 17:26:21   2238s]  AreaOpt #5 TOTAL                   0:00:17.9  ( 100.0 % )     0:00:17.9 /  0:00:17.9    1.0
[12/01 17:26:21   2238s] ---------------------------------------------------------------------------------------------
[12/01 17:26:21   2238s] 
[12/01 17:26:21   2238s] End: Area Reclaim Optimization (cpu=0:00:18, real=0:00:18, mem=2332.41M, totSessionCpu=0:37:18).
[12/01 17:26:21   2238s] Placement Snapshot: Density distribution:
[12/01 17:26:21   2238s] [1.00 -  +++]: 0 (0.00%)
[12/01 17:26:21   2238s] [0.95 - 1.00]: 0 (0.00%)
[12/01 17:26:21   2238s] [0.90 - 0.95]: 0 (0.00%)
[12/01 17:26:21   2238s] [0.85 - 0.90]: 0 (0.00%)
[12/01 17:26:21   2238s] [0.80 - 0.85]: 0 (0.00%)
[12/01 17:26:21   2238s] [0.75 - 0.80]: 0 (0.00%)
[12/01 17:26:21   2238s] [0.70 - 0.75]: 1 (0.09%)
[12/01 17:26:21   2238s] [0.65 - 0.70]: 2 (0.17%)
[12/01 17:26:21   2238s] [0.60 - 0.65]: 1 (0.09%)
[12/01 17:26:21   2238s] [0.55 - 0.60]: 0 (0.00%)
[12/01 17:26:21   2238s] [0.50 - 0.55]: 0 (0.00%)
[12/01 17:26:21   2238s] [0.45 - 0.50]: 0 (0.00%)
[12/01 17:26:21   2238s] [0.40 - 0.45]: 4 (0.35%)
[12/01 17:26:21   2238s] [0.35 - 0.40]: 9 (0.78%)
[12/01 17:26:21   2238s] [0.30 - 0.35]: 19 (1.64%)
[12/01 17:26:21   2238s] [0.25 - 0.30]: 44 (3.81%)
[12/01 17:26:21   2238s] [0.20 - 0.25]: 156 (13.49%)
[12/01 17:26:21   2238s] [0.15 - 0.20]: 450 (38.93%)
[12/01 17:26:21   2238s] [0.10 - 0.15]: 403 (34.86%)
[12/01 17:26:21   2238s] [0.05 - 0.10]: 59 (5.10%)
[12/01 17:26:21   2238s] [0.00 - 0.05]: 8 (0.69%)
[12/01 17:26:21   2238s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.3859460.4
[12/01 17:26:21   2238s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2332.4M
[12/01 17:26:21   2238s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.161, REAL:0.163, MEM:2332.4M
[12/01 17:26:21   2238s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2332.4M
[12/01 17:26:21   2238s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2332.4M
[12/01 17:26:21   2238s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2332.4M
[12/01 17:26:21   2238s] OPERPROF:       Starting CMU at level 4, MEM:2332.4M
[12/01 17:26:21   2238s] OPERPROF:       Finished CMU at level 4, CPU:0.006, REAL:0.005, MEM:2332.4M
[12/01 17:26:21   2238s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.055, REAL:0.055, MEM:2332.4M
[12/01 17:26:21   2238s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2332.4M
[12/01 17:26:21   2238s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2332.4M
[12/01 17:26:21   2238s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.137, REAL:0.138, MEM:2332.4M
[12/01 17:26:21   2238s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.138, REAL:0.138, MEM:2332.4M
[12/01 17:26:21   2238s] TDRefine: refinePlace mode is spiral
[12/01 17:26:21   2238s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3859460.7
[12/01 17:26:21   2238s] OPERPROF: Starting RefinePlace at level 1, MEM:2332.4M
[12/01 17:26:21   2238s] *** Starting refinePlace (0:37:19 mem=2332.4M) ***
[12/01 17:26:21   2238s] Total net bbox length = 4.055e+06 (1.843e+06 2.212e+06) (ext = 3.330e+03)
[12/01 17:26:21   2238s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/01 17:26:21   2238s] 
[12/01 17:26:21   2238s] Starting Small incrNP...
[12/01 17:26:21   2238s] User Input Parameters:
[12/01 17:26:21   2238s] - Congestion Driven    : Off
[12/01 17:26:21   2238s] - Timing Driven        : Off
[12/01 17:26:21   2238s] - Area-Violation Based : Off
[12/01 17:26:21   2238s] - Start Rollback Level : -5
[12/01 17:26:21   2238s] - Legalized            : On
[12/01 17:26:21   2238s] - Window Based         : Off
[12/01 17:26:21   2238s] - eDen incr mode       : Off
[12/01 17:26:21   2238s] - Small incr mode      : On
[12/01 17:26:21   2238s] 
[12/01 17:26:21   2238s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:2332.4M
[12/01 17:26:21   2238s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2332.4M
[12/01 17:26:21   2238s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.017, REAL:0.017, MEM:2332.4M
[12/01 17:26:21   2238s] default core: bins with density > 0.750 = 96.80 % ( 1119 / 1156 )
[12/01 17:26:21   2238s] Density distribution unevenness ratio = 2.286%
[12/01 17:26:21   2238s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.031, REAL:0.030, MEM:2332.4M
[12/01 17:26:21   2238s] cost 1.034286, thresh 1.000000
[12/01 17:26:21   2238s] OPERPROF:   Starting spMPad at level 2, MEM:2332.4M
[12/01 17:26:21   2238s] OPERPROF:     Starting spContextMPad at level 3, MEM:2332.4M
[12/01 17:26:21   2238s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.001, REAL:0.000, MEM:2332.4M
[12/01 17:26:21   2238s] MP Top (124074): mp=1.050. U=0.881.
[12/01 17:26:21   2238s] OPERPROF:   Finished spMPad at level 2, CPU:0.019, REAL:0.019, MEM:2332.4M
[12/01 17:26:21   2238s] MPU (124074) 0.881 -> 0.925
[12/01 17:26:21   2238s] incrNP th 1.000, 0.100
[12/01 17:26:21   2238s] clkAW=1 clkAWMode=2 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[12/01 17:26:21   2238s] OPERPROF:   Starting IPInitSPData at level 2, MEM:2332.4M
[12/01 17:26:21   2238s] OPERPROF:     Starting spInitNetWt at level 3, MEM:2332.4M
[12/01 17:26:21   2238s] no activity file in design. spp won't run.
[12/01 17:26:21   2238s] [spp] 0
[12/01 17:26:21   2238s] [adp] 0:1:1:3
[12/01 17:26:21   2238s] OPERPROF:     Finished spInitNetWt at level 3, CPU:0.022, REAL:0.023, MEM:2332.4M
[12/01 17:26:21   2238s] SP #FI/SF FL/PI 0/62386 61688/0
[12/01 17:26:21   2238s] OPERPROF:   Finished IPInitSPData at level 2, CPU:0.057, REAL:0.057, MEM:2332.4M
[12/01 17:26:21   2238s] NP #FI/FS/SF FL/PI: 62386/0/62386 61688/0
[12/01 17:26:22   2239s] no activity file in design. spp won't run.
[12/01 17:26:22   2239s] RPlace IncrNP: Rollback Lev = -3
[12/01 17:26:22   2239s] OPERPROF:   Starting npPlace at level 2, MEM:2372.1M
[12/01 17:26:22   2239s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[12/01 17:26:22   2239s] No instances found in the vector
[12/01 17:26:22   2239s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2392.1M, DRC: 0)
[12/01 17:26:22   2239s] 0 (out of 0) MH cells were successfully legalized.
[12/01 17:26:26   2243s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[12/01 17:26:26   2243s] No instances found in the vector
[12/01 17:26:26   2243s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2421.3M, DRC: 0)
[12/01 17:26:26   2243s] 0 (out of 0) MH cells were successfully legalized.
[12/01 17:26:29   2246s] Legalizing MH Cells... 0 / 0 / 0 (level 10)
[12/01 17:26:29   2246s] No instances found in the vector
[12/01 17:26:29   2246s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2425.1M, DRC: 0)
[12/01 17:26:29   2246s] 0 (out of 0) MH cells were successfully legalized.
[12/01 17:26:32   2249s] OPERPROF:   Finished npPlace at level 2, CPU:10.662, REAL:10.661, MEM:2430.2M
[12/01 17:26:33   2250s] no activity file in design. spp won't run.
[12/01 17:26:33   2250s] OPERPROF:   Starting IPDeleteSPData at level 2, MEM:2430.2M
[12/01 17:26:33   2250s] OPERPROF:   Finished IPDeleteSPData at level 2, CPU:0.000, REAL:0.000, MEM:2430.2M
[12/01 17:26:33   2250s] 
[12/01 17:26:33   2250s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:2430.2M
[12/01 17:26:33   2250s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2430.2M
[12/01 17:26:33   2250s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.017, REAL:0.017, MEM:2430.2M
[12/01 17:26:33   2250s] default core: bins with density > 0.750 = 97.32 % ( 1125 / 1156 )
[12/01 17:26:33   2250s] Density distribution unevenness ratio = 1.955%
[12/01 17:26:33   2250s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.030, REAL:0.030, MEM:2430.2M
[12/01 17:26:33   2250s] RPlace postIncrNP: Density = 1.034286 -> 1.004286.
[12/01 17:26:33   2250s] RPlace postIncrNP Info: Density distribution changes:
[12/01 17:26:33   2250s] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[12/01 17:26:33   2250s] [1.05 - 1.10] :	 0 (0.00%) -> 0 (0.00%)
[12/01 17:26:33   2250s] [1.00 - 1.05] :	 9 (0.78%) -> 1 (0.09%)
[12/01 17:26:33   2250s] [0.95 - 1.00] :	 52 (4.50%) -> 30 (2.60%)
[12/01 17:26:33   2250s] [0.90 - 0.95] :	 401 (34.69%) -> 401 (34.69%)
[12/01 17:26:33   2250s] [0.85 - 0.90] :	 445 (38.49%) -> 526 (45.50%)
[12/01 17:26:33   2250s] [0.80 - 0.85] :	 168 (14.53%) -> 135 (11.68%)
[12/01 17:26:33   2250s] Move report: incrNP moves 59413 insts, mean move: 6.68 um, max move: 122.08 um 
[12/01 17:26:33   2250s] 	Max move on inst (B2/FE_OCPC43815_FE_OFN19900_n28709): (414.96, 290.64) --> (478.24, 349.44)
[12/01 17:26:33   2250s] Finished incrNP (cpu=0:00:11.3, real=0:00:12.0, mem=2430.2M)
[12/01 17:26:33   2250s] End of Small incrNP (cpu=0:00:11.3, real=0:00:12.0)
[12/01 17:26:33   2250s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2430.2M
[12/01 17:26:33   2250s] Starting refinePlace ...
[12/01 17:26:33   2250s] Rule aware DDP is turned off due to no Spiral.
[12/01 17:26:33   2250s] ** Cut row section cpu time 0:00:00.0.
[12/01 17:26:33   2250s]    Spread Effort: high, pre-route mode, useDDP on.
[12/01 17:26:34   2252s] [CPU] RefinePlace/preRPlace (cpu=0:00:01.8, real=0:00:01.0, mem=2430.2MB) @(0:37:30 - 0:37:32).
[12/01 17:26:34   2252s] Move report: preRPlace moves 25078 insts, mean move: 1.08 um, max move: 12.32 um 
[12/01 17:26:34   2252s] 	Max move on inst (DD_MUX/FE_OCPC46093_FE_OFN34253_n): (1156.40, 764.96) --> (1160.88, 757.12)
[12/01 17:26:34   2252s] 	Length: 7 sites, height: 1 rows, site name: core7T, cell type: INVX8
[12/01 17:26:34   2252s] Move report: Detail placement moves 25078 insts, mean move: 1.08 um, max move: 12.32 um 
[12/01 17:26:34   2252s] 	Max move on inst (DD_MUX/FE_OCPC46093_FE_OFN34253_n): (1156.40, 764.96) --> (1160.88, 757.12)
[12/01 17:26:34   2252s] 	Runtime: CPU: 0:00:01.9 REAL: 0:00:01.0 MEM: 2430.2MB
[12/01 17:26:35   2252s] Statistics of distance of Instance movement in refine placement:
[12/01 17:26:35   2252s]   maximum (X+Y) =       122.08 um
[12/01 17:26:35   2252s]   inst (B2/FE_OCPC43815_FE_OFN19900_n28709) with max move: (414.96, 290.64) -> (478.24, 349.44)
[12/01 17:26:35   2252s]   mean    (X+Y) =         6.10 um
[12/01 17:26:35   2252s] Total instances flipped for legalization: 57
[12/01 17:26:35   2252s] Summary Report:
[12/01 17:26:35   2252s] Instances move: 67434 (out of 124074 movable)
[12/01 17:26:35   2252s] Instances flipped: 57
[12/01 17:26:35   2252s] Mean displacement: 6.10 um
[12/01 17:26:35   2252s] Max displacement: 122.08 um (Instance: B2/FE_OCPC43815_FE_OFN19900_n28709) (414.96, 290.64) -> (478.24, 349.44)
[12/01 17:26:35   2252s] 	Length: 7 sites, height: 1 rows, site name: core7T, cell type: INVX8
[12/01 17:26:35   2252s] Total instances moved : 67434
[12/01 17:26:35   2252s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.896, REAL:1.903, MEM:2430.2M
[12/01 17:26:35   2252s] Total net bbox length = 4.032e+06 (1.836e+06 2.196e+06) (ext = 3.345e+03)
[12/01 17:26:35   2252s] Runtime: CPU: 0:00:13.4 REAL: 0:00:14.0 MEM: 2430.2MB
[12/01 17:26:35   2252s] [CPU] RefinePlace/total (cpu=0:00:13.4, real=0:00:14.0, mem=2430.2MB) @(0:37:19 - 0:37:32).
[12/01 17:26:35   2252s] *** Finished refinePlace (0:37:32 mem=2430.2M) ***
[12/01 17:26:35   2252s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3859460.7
[12/01 17:26:35   2252s] OPERPROF: Finished RefinePlace at level 1, CPU:13.423, REAL:13.434, MEM:2430.2M
[12/01 17:26:35   2252s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2430.2M
[12/01 17:26:35   2252s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.161, REAL:0.162, MEM:2332.2M
[12/01 17:26:35   2252s] *** maximum move = 122.08 um ***
[12/01 17:26:35   2252s] *** Finished re-routing un-routed nets (2332.2M) ***
[12/01 17:26:37   2254s] OPERPROF: Starting DPlace-Init at level 1, MEM:2332.2M
[12/01 17:26:37   2254s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2332.2M
[12/01 17:26:37   2254s] OPERPROF:     Starting CMU at level 3, MEM:2332.2M
[12/01 17:26:37   2254s] OPERPROF:     Finished CMU at level 3, CPU:0.006, REAL:0.005, MEM:2332.2M
[12/01 17:26:37   2254s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.033, REAL:0.033, MEM:2332.2M
[12/01 17:26:37   2254s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2332.2M
[12/01 17:26:37   2254s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2332.2M
[12/01 17:26:37   2254s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.118, REAL:0.118, MEM:2332.2M
[12/01 17:26:38   2255s] 
[12/01 17:26:38   2255s] *** Finish Physical Update (cpu=0:00:16.8 real=0:00:17.0 mem=2332.2M) ***
[12/01 17:26:38   2255s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.3859460.4
[12/01 17:26:38   2255s] ** GigaOpt Optimizer WNS Slack -1.266 TNS Slack -1625.426 Density 88.14
[12/01 17:26:38   2255s] Skipped Place ECO bump recovery (WNS opt)
[12/01 17:26:38   2255s] Optimizer WNS Pass 3
[12/01 17:26:38   2255s] OptDebug: Start of Optimizer WNS Pass 3:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-1.266|-1571.647|
|reg2reg   |-0.771| -979.018|
|HEPG      |-0.771| -979.018|
|All Paths |-1.266|-1625.426|
+----------+------+---------+

[12/01 17:26:38   2255s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2332.2M
[12/01 17:26:38   2255s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.002, REAL:0.002, MEM:2332.2M
[12/01 17:26:39   2256s] Active Path Group: reg2reg  
[12/01 17:26:39   2256s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+-------------------------------+
[12/01 17:26:39   2256s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|           End Point           |
[12/01 17:26:39   2256s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+-------------------------------+
[12/01 17:26:39   2256s] |  -0.771|   -1.266|-979.018|-1625.426|   88.14%|   0:00:00.0| 2332.2M|        wc|  reg2reg| B2/ram_reg[295]/D             |
[12/01 17:26:39   2256s] |  -0.746|   -1.266|-978.803|-1625.426|   88.14%|   0:00:00.0| 2332.2M|        wc|  reg2reg| B3/ram_reg[271]/D             |
[12/01 17:26:40   2257s] |  -0.726|   -1.381|-976.157|-1625.875|   88.14%|   0:00:01.0| 2332.2M|        wc|  reg2reg| B0/ram_reg[255]/D             |
[12/01 17:26:40   2257s] |  -0.705|   -1.381|-973.752|-1625.642|   88.14%|   0:00:00.0| 2332.2M|        wc|  reg2reg| B1/ram_reg[102]/D             |
[12/01 17:26:40   2257s] |  -0.693|   -1.381|-966.272|-1626.080|   88.14%|   0:00:00.0| 2332.2M|        wc|  reg2reg| B2/ram_reg[383]/D             |
[12/01 17:26:41   2258s] |  -0.676|   -1.381|-963.140|-1625.133|   88.14%|   0:00:01.0| 2332.2M|        wc|  reg2reg| B0/ram_reg[255]/D             |
[12/01 17:26:41   2258s] |  -0.661|   -1.346|-960.504|-1623.069|   88.14%|   0:00:00.0| 2332.2M|        wc|  reg2reg| B0/ram_reg[255]/D             |
[12/01 17:26:42   2259s] |  -0.641|   -1.346|-957.431|-1622.512|   88.15%|   0:00:01.0| 2351.3M|        wc|  reg2reg| B0/ram_reg[134]/D             |
[12/01 17:26:45   2262s] |  -0.629|   -1.346|-948.290|-1620.433|   88.19%|   0:00:03.0| 2351.3M|        wc|  reg2reg| B0/ram_reg[479]/D             |
[12/01 17:26:48   2265s] |  -0.618|   -1.281|-932.543|-1616.912|   88.23%|   0:00:03.0| 2351.3M|        wc|  reg2reg| B3/ram_reg[84]/D              |
[12/01 17:26:51   2268s] |  -0.608|   -1.281|-923.217|-1615.211|   88.26%|   0:00:03.0| 2351.3M|        wc|  reg2reg| B0/ram_reg[127]/D             |
[12/01 17:26:56   2273s] |  -0.639|   -1.281|-916.121|-1613.634|   88.31%|   0:00:05.0| 2351.3M|        wc|  reg2reg| B1/ram_reg[116]/D             |
[12/01 17:26:56   2273s] |  -0.606|   -1.281|-916.065|-1613.615|   88.31%|   0:00:00.0| 2351.3M|        wc|  reg2reg| B1/ram_reg[344]/D             |
[12/01 17:26:56   2273s] |  -0.600|   -1.281|-905.448|-1611.629|   88.31%|   0:00:00.0| 2351.3M|        wc|  reg2reg| B1/ram_reg[295]/D             |
[12/01 17:27:01   2278s] |  -0.600|   -1.281|-903.493|-1612.104|   88.34%|   0:00:05.0| 2351.3M|        wc|  reg2reg| B1/ram_reg[239]/D             |
[12/01 17:27:01   2278s] |  -0.593|   -1.281|-903.328|-1612.102|   88.34%|   0:00:00.0| 2351.3M|        wc|  reg2reg| B1/ram_reg[95]/D              |
[12/01 17:27:04   2281s] |  -0.589|   -1.266|-900.054|-1611.842|   88.37%|   0:00:03.0| 2351.3M|        wc|  reg2reg| B1/ram_reg[327]/D             |
[12/01 17:27:07   2284s] |  -0.587|   -1.266|-898.959|-1612.098|   88.39%|   0:00:03.0| 2351.3M|        wc|  reg2reg| B1/ram_reg[151]/D             |
[12/01 17:27:08   2285s] |  -0.587|   -1.253|-897.766|-1611.500|   88.41%|   0:00:01.0| 2351.3M|        wc|  reg2reg| B1/ram_reg[151]/D             |
[12/01 17:27:08   2285s] |  -0.587|   -1.253|-897.743|-1611.451|   88.41%|   0:00:00.0| 2351.3M|        wc|  reg2reg| B1/ram_reg[151]/D             |
[12/01 17:27:09   2286s] |  -0.587|   -1.253|-897.461|-1612.048|   88.42%|   0:00:01.0| 2351.3M|        wc|  reg2reg| B1/ram_reg[151]/D             |
[12/01 17:27:09   2286s] |  -0.587|   -1.253|-897.408|-1612.048|   88.42%|   0:00:00.0| 2351.3M|        wc|  reg2reg| B1/ram_reg[151]/D             |
[12/01 17:27:09   2286s] Starting generalSmallTnsOpt
[12/01 17:27:09   2286s] |  -0.587|   -1.253|-897.389|-1612.028|   88.42%|   0:00:00.0| 2351.3M|        NA|       NA| NA                            |
[12/01 17:27:09   2286s] Ending generalSmallTnsOpt End
[12/01 17:27:09   2286s] Analyzing useful skew in preCTS mode ...
[12/01 17:27:09   2286s] The view delay ratios are: (wc 1) (bc 0.493227)
[12/01 17:27:09   2286s] skewClock is  advancing: -47.9ps, B0/ram_reg[80]/CLK
[12/01 17:27:09   2286s] skewClock is  advancing: -169.3ps, B2/ram_reg[289]/CLK
[12/01 17:27:09   2286s] Finish useful skew analysis
[12/01 17:27:10   2287s] |  -0.587|   -1.253|-897.945|-1612.755|   88.42%|   0:00:01.0| 2351.3M|        wc|  reg2reg| B1/ram_reg[151]/D             |
[12/01 17:27:10   2287s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+-------------------------------+
[12/01 17:27:10   2287s] 
[12/01 17:27:10   2287s] *** Finish Core Optimize Step (cpu=0:00:31.2 real=0:00:31.0 mem=2351.3M) ***
[12/01 17:27:10   2287s] Active Path Group: default 
[12/01 17:27:10   2287s] +--------+---------+---------+---------+---------+------------+--------+----------+---------+-------------------------------+
[12/01 17:27:10   2287s] |  WNS   | All WNS |   TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|           End Point           |
[12/01 17:27:10   2287s] +--------+---------+---------+---------+---------+------------+--------+----------+---------+-------------------------------+
[12/01 17:27:10   2287s] |  -1.253|   -1.253|-1572.681|-1612.755|   88.42%|   0:00:00.0| 2351.3M|        wc|  default| B1/ram_reg[47]/D              |
[12/01 17:27:11   2288s] |  -1.212|   -1.212|-1567.738|-1607.844|   88.42%|   0:00:01.0| 2370.3M|        wc|  default| B1/ram_reg[71]/D              |
[12/01 17:27:12   2289s] |  -1.201|   -1.201|-1564.527|-1605.115|   88.42%|   0:00:01.0| 2370.3M|        wc|  default| B0/ram_reg[479]/D             |
[12/01 17:27:13   2290s] |  -1.183|   -1.183|-1558.858|-1599.360|   88.43%|   0:00:01.0| 2370.3M|        wc|  default| B3/ram_reg[335]/D             |
[12/01 17:27:21   2298s] |  -1.168|   -1.168|-1553.334|-1594.215|   88.44%|   0:00:08.0| 2370.4M|        wc|  default| B2/ram_reg[159]/D             |
[12/01 17:27:33   2310s] |  -1.168|   -1.168|-1545.245|-1587.499|   88.44%|   0:00:12.0| 2408.6M|        wc|  default| B2/ram_reg[159]/D             |
[12/01 17:27:33   2310s] |  -1.168|   -1.168|-1545.223|-1587.571|   88.44%|   0:00:00.0| 2408.6M|        wc|  default| B2/ram_reg[159]/D             |
[12/01 17:27:47   2324s] |  -1.168|   -1.168|-1535.300|-1578.004|   88.48%|   0:00:14.0| 2408.6M|        wc|  default| B2/ram_reg[159]/D             |
[12/01 17:27:49   2326s] |  -1.168|   -1.168|-1534.376|-1577.296|   88.50%|   0:00:02.0| 2408.6M|        wc|  default| B2/ram_reg[159]/D             |
[12/01 17:27:49   2326s] Starting generalSmallTnsOpt
[12/01 17:27:49   2326s] Ending generalSmallTnsOpt End
[12/01 17:27:49   2326s] Analyzing useful skew in preCTS mode ...
[12/01 17:27:49   2326s] skewClock did not found any end points to delay or to advance
[12/01 17:27:49   2326s] skewClock did not found any end points to delay or to advance
[12/01 17:27:49   2326s] skewClock did not found any end points to delay or to advance
[12/01 17:27:49   2326s] skewClock did not found any end points to delay or to advance
[12/01 17:27:49   2326s] Finish useful skew analysis
[12/01 17:27:49   2326s] |  -1.168|   -1.168|-1534.257|-1577.177|   88.50%|   0:00:00.0| 2408.6M|        wc|  default| B2/ram_reg[159]/D             |
[12/01 17:27:49   2326s] |  -1.168|   -1.168|-1534.257|-1577.177|   88.50%|   0:00:00.0| 2408.6M|        wc|  default| B2/ram_reg[159]/D             |
[12/01 17:27:49   2326s] +--------+---------+---------+---------+---------+------------+--------+----------+---------+-------------------------------+
[12/01 17:27:49   2326s] 
[12/01 17:27:49   2326s] *** Finish Core Optimize Step (cpu=0:00:39.3 real=0:00:39.0 mem=2408.6M) ***
[12/01 17:27:49   2326s] 
[12/01 17:27:49   2326s] *** Finished Optimize Step Cumulative (cpu=0:01:11 real=0:01:10 mem=2408.6M) ***
[12/01 17:27:49   2326s] OptDebug: End of Optimizer WNS Pass 3:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-1.168|-1534.257|
|reg2reg   |-0.587| -893.543|
|HEPG      |-0.587| -893.543|
|All Paths |-1.168|-1577.177|
+----------+------+---------+

[12/01 17:27:49   2326s] ** GigaOpt Optimizer WNS Slack -1.168 TNS Slack -1577.177 Density 88.50
[12/01 17:27:49   2326s] Placement Snapshot: Density distribution:
[12/01 17:27:49   2326s] [1.00 -  +++]: 0 (0.00%)
[12/01 17:27:49   2326s] [0.95 - 1.00]: 0 (0.00%)
[12/01 17:27:49   2326s] [0.90 - 0.95]: 0 (0.00%)
[12/01 17:27:49   2326s] [0.85 - 0.90]: 0 (0.00%)
[12/01 17:27:49   2326s] [0.80 - 0.85]: 0 (0.00%)
[12/01 17:27:49   2326s] [0.75 - 0.80]: 0 (0.00%)
[12/01 17:27:49   2326s] [0.70 - 0.75]: 1 (0.09%)
[12/01 17:27:49   2326s] [0.65 - 0.70]: 2 (0.17%)
[12/01 17:27:49   2326s] [0.60 - 0.65]: 1 (0.09%)
[12/01 17:27:49   2326s] [0.55 - 0.60]: 0 (0.00%)
[12/01 17:27:49   2326s] [0.50 - 0.55]: 0 (0.00%)
[12/01 17:27:49   2326s] [0.45 - 0.50]: 0 (0.00%)
[12/01 17:27:49   2326s] [0.40 - 0.45]: 2 (0.17%)
[12/01 17:27:49   2326s] [0.35 - 0.40]: 8 (0.69%)
[12/01 17:27:49   2326s] [0.30 - 0.35]: 13 (1.12%)
[12/01 17:27:49   2326s] [0.25 - 0.30]: 28 (2.42%)
[12/01 17:27:49   2326s] [0.20 - 0.25]: 128 (11.07%)
[12/01 17:27:49   2326s] [0.15 - 0.20]: 466 (40.31%)
[12/01 17:27:49   2326s] [0.10 - 0.15]: 466 (40.31%)
[12/01 17:27:49   2326s] [0.05 - 0.10]: 41 (3.55%)
[12/01 17:27:49   2326s] [0.00 - 0.05]: 0 (0.00%)
[12/01 17:27:49   2326s] Begin: Area Reclaim Optimization
[12/01 17:27:49   2326s] *** AreaOpt #6 [begin] : totSession cpu/real = 0:38:46.8/1:03:19.1 (0.6), mem = 2408.6M
[12/01 17:27:51   2328s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2408.6M
[12/01 17:27:51   2328s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.002, REAL:0.002, MEM:2408.6M
[12/01 17:27:52   2329s] Reclaim Optimization WNS Slack -1.168  TNS Slack -1577.177 Density 88.50
[12/01 17:27:52   2329s] +---------+---------+--------+---------+------------+--------+
[12/01 17:27:52   2329s] | Density | Commits |  WNS   |   TNS   |    Real    |  Mem   |
[12/01 17:27:52   2329s] +---------+---------+--------+---------+------------+--------+
[12/01 17:27:52   2329s] |   88.50%|        -|  -1.168|-1577.177|   0:00:00.0| 2408.6M|
[12/01 17:27:52   2329s] #optDebug: <stH: 3.9200 MiSeL: 160.1280>
[12/01 17:28:01   2338s] |   88.37%|      222|  -1.168|-1568.781|   0:00:09.0| 2408.6M|
[12/01 17:28:06   2343s] |   88.33%|      370|  -1.168|-1569.809|   0:00:05.0| 2408.6M|
[12/01 17:28:07   2344s] |   88.33%|        1|  -1.168|-1569.809|   0:00:01.0| 2408.6M|
[12/01 17:28:08   2344s] |   88.33%|        0|  -1.168|-1569.809|   0:00:01.0| 2408.6M|
[12/01 17:28:08   2344s] +---------+---------+--------+---------+------------+--------+
[12/01 17:28:08   2344s] Reclaim Optimization End WNS Slack -1.168  TNS Slack -1569.809 Density 88.33
[12/01 17:28:08   2344s] 
[12/01 17:28:08   2344s] ** Summary: Restruct = 0 Buffer Deletion = 175 Declone = 48 Resize = 126 **
[12/01 17:28:08   2344s] --------------------------------------------------------------
[12/01 17:28:08   2344s] |                                   | Total     | Sequential |
[12/01 17:28:08   2344s] --------------------------------------------------------------
[12/01 17:28:08   2344s] | Num insts resized                 |     125  |       0    |
[12/01 17:28:08   2344s] | Num insts undone                  |     245  |       0    |
[12/01 17:28:08   2344s] | Num insts Downsized               |     125  |       0    |
[12/01 17:28:08   2344s] | Num insts Samesized               |       0  |       0    |
[12/01 17:28:08   2344s] | Num insts Upsized                 |       0  |       0    |
[12/01 17:28:08   2344s] | Num multiple commits+uncommits    |       1  |       -    |
[12/01 17:28:08   2344s] --------------------------------------------------------------
[12/01 17:28:08   2344s] Bottom Preferred Layer:
[12/01 17:28:08   2344s] +---------------+------------+----------+
[12/01 17:28:08   2344s] |     Layer     |   OPT_LA   |   Rule   |
[12/01 17:28:08   2344s] +---------------+------------+----------+
[12/01 17:28:08   2344s] | METAL5 (z=5)  |        124 | default  |
[12/01 17:28:08   2344s] +---------------+------------+----------+
[12/01 17:28:08   2344s] Via Pillar Rule:
[12/01 17:28:08   2344s]     None
[12/01 17:28:08   2344s] End: Core Area Reclaim Optimization (cpu = 0:00:18.2) (real = 0:00:19.0) **
[12/01 17:28:08   2344s] *** AreaOpt #6 [finish] : cpu/real = 0:00:18.2/0:00:18.3 (1.0), totSession cpu/real = 0:39:05.0/1:03:37.4 (0.6), mem = 2408.6M
[12/01 17:28:08   2344s] 
[12/01 17:28:08   2344s] =============================================================================================
[12/01 17:28:08   2344s]  Step TAT Report for AreaOpt #6                                                 20.15-s105_1
[12/01 17:28:08   2344s] =============================================================================================
[12/01 17:28:08   2344s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/01 17:28:08   2344s] ---------------------------------------------------------------------------------------------
[12/01 17:28:08   2344s] [ SlackTraversorInit     ]      1   0:00:00.3  (   1.8 % )     0:00:00.3 /  0:00:00.3    1.0
[12/01 17:28:08   2344s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 17:28:08   2344s] [ OptSingleIteration     ]      4   0:00:00.3  (   1.9 % )     0:00:15.1 /  0:00:15.1    1.0
[12/01 17:28:08   2344s] [ OptGetWeight           ]    273   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 17:28:08   2344s] [ OptEval                ]    273   0:00:11.9  (  65.0 % )     0:00:11.9 /  0:00:11.9    1.0
[12/01 17:28:08   2344s] [ OptCommit              ]    273   0:00:00.2  (   0.8 % )     0:00:00.2 /  0:00:00.2    1.1
[12/01 17:28:08   2344s] [ IncrTimingUpdate       ]     91   0:00:01.9  (  10.1 % )     0:00:01.9 /  0:00:01.8    1.0
[12/01 17:28:08   2344s] [ PostCommitDelayUpdate  ]    296   0:00:00.1  (   0.5 % )     0:00:00.9 /  0:00:00.9    1.0
[12/01 17:28:08   2344s] [ IncrDelayCalc          ]    343   0:00:00.8  (   4.4 % )     0:00:00.8 /  0:00:00.8    1.0
[12/01 17:28:08   2344s] [ MISC                   ]          0:00:02.8  (  15.5 % )     0:00:02.8 /  0:00:02.8    1.0
[12/01 17:28:08   2344s] ---------------------------------------------------------------------------------------------
[12/01 17:28:08   2344s]  AreaOpt #6 TOTAL                   0:00:18.3  ( 100.0 % )     0:00:18.3 /  0:00:18.2    1.0
[12/01 17:28:08   2344s] ---------------------------------------------------------------------------------------------
[12/01 17:28:08   2344s] 
[12/01 17:28:08   2345s] End: Area Reclaim Optimization (cpu=0:00:18, real=0:00:19, mem=2332.57M, totSessionCpu=0:39:05).
[12/01 17:28:08   2345s] Placement Snapshot: Density distribution:
[12/01 17:28:08   2345s] [1.00 -  +++]: 0 (0.00%)
[12/01 17:28:08   2345s] [0.95 - 1.00]: 0 (0.00%)
[12/01 17:28:08   2345s] [0.90 - 0.95]: 0 (0.00%)
[12/01 17:28:08   2345s] [0.85 - 0.90]: 0 (0.00%)
[12/01 17:28:08   2345s] [0.80 - 0.85]: 0 (0.00%)
[12/01 17:28:08   2345s] [0.75 - 0.80]: 0 (0.00%)
[12/01 17:28:08   2345s] [0.70 - 0.75]: 1 (0.09%)
[12/01 17:28:08   2345s] [0.65 - 0.70]: 2 (0.17%)
[12/01 17:28:08   2345s] [0.60 - 0.65]: 1 (0.09%)
[12/01 17:28:08   2345s] [0.55 - 0.60]: 0 (0.00%)
[12/01 17:28:08   2345s] [0.50 - 0.55]: 0 (0.00%)
[12/01 17:28:08   2345s] [0.45 - 0.50]: 0 (0.00%)
[12/01 17:28:08   2345s] [0.40 - 0.45]: 2 (0.17%)
[12/01 17:28:08   2345s] [0.35 - 0.40]: 8 (0.69%)
[12/01 17:28:08   2345s] [0.30 - 0.35]: 13 (1.12%)
[12/01 17:28:08   2345s] [0.25 - 0.30]: 31 (2.68%)
[12/01 17:28:08   2345s] [0.20 - 0.25]: 133 (11.51%)
[12/01 17:28:08   2345s] [0.15 - 0.20]: 475 (41.09%)
[12/01 17:28:08   2345s] [0.10 - 0.15]: 451 (39.01%)
[12/01 17:28:08   2345s] [0.05 - 0.10]: 39 (3.37%)
[12/01 17:28:08   2345s] [0.00 - 0.05]: 0 (0.00%)
[12/01 17:28:08   2345s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.3859460.5
[12/01 17:28:08   2345s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2332.6M
[12/01 17:28:08   2345s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.163, REAL:0.164, MEM:2332.6M
[12/01 17:28:08   2345s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2332.6M
[12/01 17:28:08   2345s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2332.6M
[12/01 17:28:08   2345s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2332.6M
[12/01 17:28:08   2345s] OPERPROF:       Starting CMU at level 4, MEM:2332.6M
[12/01 17:28:08   2345s] OPERPROF:       Finished CMU at level 4, CPU:0.005, REAL:0.005, MEM:2332.6M
[12/01 17:28:08   2345s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.056, REAL:0.055, MEM:2332.6M
[12/01 17:28:08   2345s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2332.6M
[12/01 17:28:08   2345s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2332.6M
[12/01 17:28:08   2345s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.138, REAL:0.139, MEM:2332.6M
[12/01 17:28:08   2345s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.139, REAL:0.139, MEM:2332.6M
[12/01 17:28:08   2345s] TDRefine: refinePlace mode is spiral
[12/01 17:28:08   2345s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3859460.8
[12/01 17:28:08   2345s] OPERPROF: Starting RefinePlace at level 1, MEM:2332.6M
[12/01 17:28:08   2345s] *** Starting refinePlace (0:39:05 mem=2332.6M) ***
[12/01 17:28:08   2345s] Total net bbox length = 4.044e+06 (1.840e+06 2.204e+06) (ext = 3.351e+03)
[12/01 17:28:08   2345s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/01 17:28:08   2345s] 
[12/01 17:28:08   2345s] Starting Small incrNP...
[12/01 17:28:08   2345s] User Input Parameters:
[12/01 17:28:08   2345s] - Congestion Driven    : Off
[12/01 17:28:08   2345s] - Timing Driven        : Off
[12/01 17:28:08   2345s] - Area-Violation Based : Off
[12/01 17:28:08   2345s] - Start Rollback Level : -5
[12/01 17:28:08   2345s] - Legalized            : On
[12/01 17:28:08   2345s] - Window Based         : Off
[12/01 17:28:08   2345s] - eDen incr mode       : Off
[12/01 17:28:08   2345s] - Small incr mode      : On
[12/01 17:28:08   2345s] 
[12/01 17:28:08   2345s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:2332.6M
[12/01 17:28:08   2345s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2332.6M
[12/01 17:28:08   2345s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.017, REAL:0.017, MEM:2332.6M
[12/01 17:28:08   2345s] default core: bins with density > 0.750 = 97.49 % ( 1127 / 1156 )
[12/01 17:28:08   2345s] Density distribution unevenness ratio = 1.983%
[12/01 17:28:08   2345s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.031, REAL:0.030, MEM:2332.6M
[12/01 17:28:08   2345s] cost 0.990000, thresh 1.000000
[12/01 17:28:08   2345s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2332.6M)
[12/01 17:28:08   2345s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[12/01 17:28:08   2345s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2332.6M
[12/01 17:28:08   2345s] Starting refinePlace ...
[12/01 17:28:08   2345s] One DDP V2 for no tweak run.
[12/01 17:28:08   2345s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[12/01 17:28:08   2345s] ** Cut row section cpu time 0:00:00.0.
[12/01 17:28:08   2345s]    Spread Effort: high, pre-route mode, useDDP on.
[12/01 17:28:10   2347s] [CPU] RefinePlace/preRPlace (cpu=0:00:01.8, real=0:00:02.0, mem=2362.0MB) @(0:39:06 - 0:39:07).
[12/01 17:28:10   2347s] Move report: preRPlace moves 11947 insts, mean move: 1.39 um, max move: 11.20 um 
[12/01 17:28:10   2347s] 	Max move on inst (AA_MUX/FE_OCPC47514_FE_OFN37952_n1): (801.92, 1066.80) --> (798.56, 1058.96)
[12/01 17:28:10   2347s] 	Length: 7 sites, height: 1 rows, site name: core7T, cell type: INVX8
[12/01 17:28:10   2347s] wireLenOptFixPriorityInst 0 inst fixed
[12/01 17:28:10   2347s] 
[12/01 17:28:10   2347s] Running Spiral with 1 thread in Normal Mode  fetchWidth=256 
[12/01 17:28:11   2348s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/01 17:28:11   2348s] [CPU] RefinePlace/Legalization (cpu=0:00:01.1, real=0:00:01.0, mem=2362.0MB) @(0:39:07 - 0:39:09).
[12/01 17:28:11   2348s] Move report: Detail placement moves 11947 insts, mean move: 1.39 um, max move: 11.20 um 
[12/01 17:28:11   2348s] 	Max move on inst (AA_MUX/FE_OCPC47514_FE_OFN37952_n1): (801.92, 1066.80) --> (798.56, 1058.96)
[12/01 17:28:11   2348s] 	Runtime: CPU: 0:00:03.0 REAL: 0:00:03.0 MEM: 2362.0MB
[12/01 17:28:11   2348s] Statistics of distance of Instance movement in refine placement:
[12/01 17:28:11   2348s]   maximum (X+Y) =        11.20 um
[12/01 17:28:11   2348s]   inst (AA_MUX/FE_OCPC47514_FE_OFN37952_n1) with max move: (801.92, 1066.8) -> (798.56, 1058.96)
[12/01 17:28:11   2348s]   mean    (X+Y) =         1.39 um
[12/01 17:28:11   2348s] Total instances flipped for legalization: 51787
[12/01 17:28:11   2348s] Summary Report:
[12/01 17:28:11   2348s] Instances move: 11947 (out of 124381 movable)
[12/01 17:28:11   2348s] Instances flipped: 51787
[12/01 17:28:11   2348s] Mean displacement: 1.39 um
[12/01 17:28:11   2348s] Max displacement: 11.20 um (Instance: AA_MUX/FE_OCPC47514_FE_OFN37952_n1) (801.92, 1066.8) -> (798.56, 1058.96)
[12/01 17:28:11   2348s] 	Length: 7 sites, height: 1 rows, site name: core7T, cell type: INVX8
[12/01 17:28:11   2348s] Total instances moved : 11947
[12/01 17:28:11   2348s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:3.071, REAL:3.083, MEM:2362.0M
[12/01 17:28:11   2348s] Total net bbox length = 4.052e+06 (1.845e+06 2.206e+06) (ext = 3.349e+03)
[12/01 17:28:11   2348s] Runtime: CPU: 0:00:03.3 REAL: 0:00:03.0 MEM: 2362.0MB
[12/01 17:28:11   2348s] [CPU] RefinePlace/total (cpu=0:00:03.3, real=0:00:03.0, mem=2362.0MB) @(0:39:05 - 0:39:09).
[12/01 17:28:11   2348s] *** Finished refinePlace (0:39:09 mem=2362.0M) ***
[12/01 17:28:11   2348s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3859460.8
[12/01 17:28:11   2348s] OPERPROF: Finished RefinePlace at level 1, CPU:3.293, REAL:3.306, MEM:2362.0M
[12/01 17:28:12   2348s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2362.0M
[12/01 17:28:12   2349s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.163, REAL:0.165, MEM:2334.0M
[12/01 17:28:12   2349s] *** maximum move = 11.20 um ***
[12/01 17:28:12   2349s] *** Finished re-routing un-routed nets (2334.0M) ***
[12/01 17:28:12   2349s] OPERPROF: Starting DPlace-Init at level 1, MEM:2334.0M
[12/01 17:28:12   2349s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2334.0M
[12/01 17:28:12   2349s] OPERPROF:     Starting CMU at level 3, MEM:2334.0M
[12/01 17:28:12   2349s] OPERPROF:     Finished CMU at level 3, CPU:0.006, REAL:0.006, MEM:2334.0M
[12/01 17:28:12   2349s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.059, REAL:0.059, MEM:2334.0M
[12/01 17:28:12   2349s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2334.0M
[12/01 17:28:12   2349s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2334.0M
[12/01 17:28:12   2349s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.145, REAL:0.145, MEM:2334.0M
[12/01 17:28:13   2350s] 
[12/01 17:28:13   2350s] *** Finish Physical Update (cpu=0:00:05.1 real=0:00:05.0 mem=2334.0M) ***
[12/01 17:28:13   2350s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.3859460.5
[12/01 17:28:13   2350s] ** GigaOpt Optimizer WNS Slack -1.212 TNS Slack -1575.821 Density 88.33
[12/01 17:28:13   2350s] Recovering Place ECO bump
[12/01 17:28:13   2350s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2334.0M
[12/01 17:28:13   2350s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.002, REAL:0.002, MEM:2334.0M
[12/01 17:28:13   2350s] Active Path Group: reg2reg  
[12/01 17:28:14   2350s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+-------------------------------+
[12/01 17:28:14   2350s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|           End Point           |
[12/01 17:28:14   2350s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+-------------------------------+
[12/01 17:28:14   2350s] |  -0.675|   -1.212|-894.586|-1575.821|   88.33%|   0:00:01.0| 2334.0M|        wc|  reg2reg| B3/ram_reg[103]/D             |
[12/01 17:28:14   2351s] |  -0.610|   -1.219|-893.973|-1577.119|   88.33%|   0:00:00.0| 2334.0M|        wc|  reg2reg| B1/ram_reg[135]/D             |
[12/01 17:28:15   2352s] |  -0.590|   -1.208|-893.353|-1575.232|   88.33%|   0:00:01.0| 2334.0M|        wc|  reg2reg| B3/ram_reg[487]/D             |
[12/01 17:28:20   2357s] |  -0.589|   -1.208|-887.513|-1572.409|   88.35%|   0:00:05.0| 2353.1M|        wc|  reg2reg| B3/ram_reg[487]/D             |
[12/01 17:28:21   2357s] |  -0.589|   -1.208|-887.323|-1572.274|   88.35%|   0:00:01.0| 2353.1M|        wc|  reg2reg| B3/ram_reg[487]/D             |
[12/01 17:28:21   2358s] |  -0.589|   -1.208|-887.217|-1572.122|   88.35%|   0:00:00.0| 2353.1M|        wc|  reg2reg| B3/ram_reg[487]/D             |
[12/01 17:28:21   2358s] |  -0.589|   -1.208|-887.211|-1572.122|   88.36%|   0:00:00.0| 2353.1M|        wc|  reg2reg| B3/ram_reg[487]/D             |
[12/01 17:28:21   2358s] |  -0.589|   -1.208|-887.187|-1572.122|   88.36%|   0:00:00.0| 2353.1M|        wc|  reg2reg| B3/ram_reg[487]/D             |
[12/01 17:28:21   2358s] |  -0.589|   -1.208|-887.187|-1572.122|   88.36%|   0:00:00.0| 2353.1M|        wc|  reg2reg| B3/ram_reg[487]/D             |
[12/01 17:28:21   2358s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+-------------------------------+
[12/01 17:28:21   2358s] 
[12/01 17:28:21   2358s] *** Finish Core Optimize Step (cpu=0:00:07.7 real=0:00:08.0 mem=2353.1M) ***
[12/01 17:28:21   2358s] Active Path Group: default 
[12/01 17:28:21   2358s] +--------+---------+---------+---------+---------+------------+--------+----------+---------+-------------------------------+
[12/01 17:28:21   2358s] |  WNS   | All WNS |   TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|           End Point           |
[12/01 17:28:21   2358s] +--------+---------+---------+---------+---------+------------+--------+----------+---------+-------------------------------+
[12/01 17:28:21   2358s] |  -1.208|   -1.208|-1529.901|-1572.122|   88.36%|   0:00:00.0| 2353.1M|        wc|  default| B1/ram_reg[135]/D             |
[12/01 17:28:24   2360s] |  -1.179|   -1.179|-1526.441|-1570.340|   88.36%|   0:00:03.0| 2372.2M|        wc|  default| B2/ram_reg[159]/D             |
[12/01 17:28:26   2363s] |  -1.161|   -1.161|-1523.942|-1568.526|   88.35%|   0:00:02.0| 2372.2M|        wc|  default| B1/ram_reg[199]/D             |
[12/01 17:28:35   2372s] |  -1.150|   -1.150|-1515.625|-1560.630|   88.36%|   0:00:09.0| 2410.4M|        wc|  default| B1/ram_reg[151]/D             |
[12/01 17:28:44   2381s] |  -1.150|   -1.150|-1511.911|-1557.151|   88.38%|   0:00:09.0| 2391.4M|        wc|  default| B1/ram_reg[151]/D             |
[12/01 17:28:45   2382s] |  -1.150|   -1.150|-1508.967|-1554.346|   88.39%|   0:00:01.0| 2391.4M|        wc|  default| B1/ram_reg[151]/D             |
[12/01 17:29:07   2403s] |  -1.150|   -1.150|-1494.696|-1541.140|   88.44%|   0:00:22.0| 2391.4M|        wc|  default| B1/ram_reg[151]/D             |
[12/01 17:29:10   2406s] |  -1.150|   -1.150|-1492.556|-1537.825|   88.46%|   0:00:03.0| 2391.4M|        wc|  default| B1/ram_reg[151]/D             |
[12/01 17:29:10   2407s] |  -1.150|   -1.150|-1492.326|-1537.605|   88.46%|   0:00:00.0| 2391.4M|        wc|  default| B1/ram_reg[151]/D             |
[12/01 17:29:11   2407s] |  -1.150|   -1.150|-1491.317|-1536.653|   88.47%|   0:00:01.0| 2391.4M|        wc|  default| B1/ram_reg[151]/D             |
[12/01 17:29:11   2407s] |  -1.150|   -1.150|-1491.317|-1536.653|   88.47%|   0:00:00.0| 2391.4M|        wc|  default| B1/ram_reg[151]/D             |
[12/01 17:29:11   2407s] +--------+---------+---------+---------+---------+------------+--------+----------+---------+-------------------------------+
[12/01 17:29:11   2407s] 
[12/01 17:29:11   2407s] *** Finish Core Optimize Step (cpu=0:00:49.3 real=0:00:50.0 mem=2391.4M) ***
[12/01 17:29:11   2407s] 
[12/01 17:29:11   2407s] *** Finished Optimize Step Cumulative (cpu=0:00:57.2 real=0:00:58.0 mem=2391.4M) ***
[12/01 17:29:11   2408s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2391.4M
[12/01 17:29:11   2408s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.169, REAL:0.170, MEM:2333.4M
[12/01 17:29:11   2408s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2333.4M
[12/01 17:29:11   2408s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2333.4M
[12/01 17:29:11   2408s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2333.4M
[12/01 17:29:11   2408s] OPERPROF:       Starting CMU at level 4, MEM:2333.4M
[12/01 17:29:11   2408s] OPERPROF:       Finished CMU at level 4, CPU:0.006, REAL:0.006, MEM:2333.4M
[12/01 17:29:11   2408s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.055, REAL:0.055, MEM:2333.4M
[12/01 17:29:11   2408s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2333.4M
[12/01 17:29:11   2408s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2333.4M
[12/01 17:29:11   2408s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.140, REAL:0.140, MEM:2333.4M
[12/01 17:29:11   2408s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.140, REAL:0.140, MEM:2333.4M
[12/01 17:29:11   2408s] TDRefine: refinePlace mode is spiral
[12/01 17:29:11   2408s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3859460.9
[12/01 17:29:11   2408s] OPERPROF: Starting RefinePlace at level 1, MEM:2333.4M
[12/01 17:29:11   2408s] *** Starting refinePlace (0:40:08 mem=2333.4M) ***
[12/01 17:29:11   2408s] Total net bbox length = 4.058e+06 (1.848e+06 2.211e+06) (ext = 3.349e+03)
[12/01 17:29:11   2408s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/01 17:29:11   2408s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2333.4M
[12/01 17:29:11   2408s] Starting refinePlace ...
[12/01 17:29:11   2408s] One DDP V2 for no tweak run.
[12/01 17:29:12   2408s] 
[12/01 17:29:12   2408s] Running Spiral with 1 thread in Normal Mode  fetchWidth=256 
[12/01 17:29:12   2409s] Move report: legalization moves 2605 insts, mean move: 4.77 um, max move: 30.80 um spiral
[12/01 17:29:12   2409s] 	Max move on inst (FE_OCPC45641_chunk_input_485): (1113.84, 1137.36) --> (1144.64, 1137.36)
[12/01 17:29:12   2409s] [CPU] RefinePlace/Legalization (cpu=0:00:01.1, real=0:00:01.0, mem=2336.4MB) @(0:40:08 - 0:40:10).
[12/01 17:29:12   2409s] Move report: Detail placement moves 2605 insts, mean move: 4.77 um, max move: 30.80 um 
[12/01 17:29:12   2409s] 	Max move on inst (FE_OCPC45641_chunk_input_485): (1113.84, 1137.36) --> (1144.64, 1137.36)
[12/01 17:29:12   2409s] 	Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 2336.4MB
[12/01 17:29:12   2409s] Statistics of distance of Instance movement in refine placement:
[12/01 17:29:12   2409s]   maximum (X+Y) =        30.80 um
[12/01 17:29:12   2409s]   inst (FE_OCPC45641_chunk_input_485) with max move: (1113.84, 1137.36) -> (1144.64, 1137.36)
[12/01 17:29:12   2409s]   mean    (X+Y) =         4.77 um
[12/01 17:29:12   2409s] Summary Report:
[12/01 17:29:12   2409s] Instances move: 2605 (out of 124551 movable)
[12/01 17:29:12   2409s] Instances flipped: 0
[12/01 17:29:12   2409s] Mean displacement: 4.77 um
[12/01 17:29:12   2409s] Max displacement: 30.80 um (Instance: FE_OCPC45641_chunk_input_485) (1113.84, 1137.36) -> (1144.64, 1137.36)
[12/01 17:29:12   2409s] 	Length: 4 sites, height: 1 rows, site name: core7T, cell type: INVX4
[12/01 17:29:12   2409s] Total instances moved : 2605
[12/01 17:29:12   2409s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.199, REAL:1.202, MEM:2336.4M
[12/01 17:29:12   2409s] Total net bbox length = 4.069e+06 (1.853e+06 2.216e+06) (ext = 3.353e+03)
[12/01 17:29:12   2409s] Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 2336.4MB
[12/01 17:29:12   2409s] [CPU] RefinePlace/total (cpu=0:00:01.3, real=0:00:01.0, mem=2336.4MB) @(0:40:08 - 0:40:10).
[12/01 17:29:12   2409s] *** Finished refinePlace (0:40:10 mem=2336.4M) ***
[12/01 17:29:12   2409s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3859460.9
[12/01 17:29:12   2409s] OPERPROF: Finished RefinePlace at level 1, CPU:1.381, REAL:1.384, MEM:2336.4M
[12/01 17:29:13   2409s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2336.4M
[12/01 17:29:13   2410s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.162, REAL:0.163, MEM:2333.4M
[12/01 17:29:13   2410s] *** maximum move = 30.80 um ***
[12/01 17:29:13   2410s] *** Finished re-routing un-routed nets (2333.4M) ***
[12/01 17:29:13   2410s] OPERPROF: Starting DPlace-Init at level 1, MEM:2333.4M
[12/01 17:29:13   2410s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2333.4M
[12/01 17:29:13   2410s] OPERPROF:     Starting CMU at level 3, MEM:2333.4M
[12/01 17:29:13   2410s] OPERPROF:     Finished CMU at level 3, CPU:0.005, REAL:0.006, MEM:2333.4M
[12/01 17:29:13   2410s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.059, REAL:0.059, MEM:2333.4M
[12/01 17:29:13   2410s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2333.4M
[12/01 17:29:13   2410s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2333.4M
[12/01 17:29:13   2410s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.146, REAL:0.145, MEM:2333.4M
[12/01 17:29:14   2411s] 
[12/01 17:29:14   2411s] *** Finish Physical Update (cpu=0:00:03.0 real=0:00:03.0 mem=2333.4M) ***
[12/01 17:29:14   2411s] ** GigaOpt Optimizer WNS Slack -1.192 TNS Slack -1539.561 Density 88.47
[12/01 17:29:14   2411s] OptDebug: End of Setup Fixing:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-1.192|-1494.635|
|reg2reg   |-0.642| -885.400|
|HEPG      |-0.642| -885.400|
|All Paths |-1.192|-1539.561|
+----------+------+---------+

[12/01 17:29:14   2411s] Bottom Preferred Layer:
[12/01 17:29:14   2411s] +---------------+------------+----------+
[12/01 17:29:14   2411s] |     Layer     |   OPT_LA   |   Rule   |
[12/01 17:29:14   2411s] +---------------+------------+----------+
[12/01 17:29:14   2411s] | METAL5 (z=5)  |        124 | default  |
[12/01 17:29:14   2411s] +---------------+------------+----------+
[12/01 17:29:14   2411s] Via Pillar Rule:
[12/01 17:29:14   2411s]     None
[12/01 17:29:14   2411s] 
[12/01 17:29:14   2411s] *** Finish pre-CTS Setup Fixing (cpu=0:13:05 real=0:13:06 mem=2333.4M) ***
[12/01 17:29:14   2411s] 
[12/01 17:29:14   2411s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.3859460.2
[12/01 17:29:14   2411s] Total-nets :: 125617, Stn-nets :: 46891, ratio :: 37.3285 %
[12/01 17:29:14   2411s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2314.4M
[12/01 17:29:14   2411s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.164, REAL:0.165, MEM:2269.4M
[12/01 17:29:14   2411s] TotalInstCnt at PhyDesignMc Destruction: 124,551
[12/01 17:29:14   2411s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3859460.9
[12/01 17:29:14   2411s] *** WnsOpt #1 [finish] : cpu/real = 0:13:07.9/0:13:09.2 (1.0), totSession cpu/real = 0:40:11.6/1:04:44.1 (0.6), mem = 2269.4M
[12/01 17:29:14   2411s] 
[12/01 17:29:14   2411s] =============================================================================================
[12/01 17:29:14   2411s]  Step TAT Report for WnsOpt #1                                                  20.15-s105_1
[12/01 17:29:14   2411s] =============================================================================================
[12/01 17:29:14   2411s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/01 17:29:14   2411s] ---------------------------------------------------------------------------------------------
[12/01 17:29:14   2411s] [ SkewClock              ]      2   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.1    0.9
[12/01 17:29:14   2411s] [ AreaOpt                ]      4   0:01:12.3  (   9.2 % )     0:01:12.3 /  0:01:12.1    1.0
[12/01 17:29:14   2411s] [ RefinePlace            ]      5   0:01:12.7  (   9.2 % )     0:01:12.7 /  0:01:12.6    1.0
[12/01 17:29:14   2411s] [ SlackTraversorInit     ]      6   0:00:03.1  (   0.4 % )     0:00:03.1 /  0:00:03.1    1.0
[12/01 17:29:14   2411s] [ LibAnalyzerInit        ]      1   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.0
[12/01 17:29:14   2411s] [ PowerInterfaceInit     ]      5   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 17:29:14   2411s] [ PlacerInterfaceInit    ]      1   0:00:00.6  (   0.1 % )     0:00:00.6 /  0:00:00.6    1.0
[12/01 17:29:14   2411s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   0.0 % )     0:00:00.3 /  0:00:00.3    1.0
[12/01 17:29:14   2411s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 17:29:14   2411s] [ TransformInit          ]      1   0:00:02.2  (   0.3 % )     0:00:02.2 /  0:00:02.2    1.0
[12/01 17:29:14   2411s] [ OptimizationStep       ]     10   0:00:05.4  (   0.7 % )     0:10:36.3 /  0:10:35.3    1.0
[12/01 17:29:14   2411s] [ SmallTnsOpt            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.8
[12/01 17:29:14   2411s] [ OptSingleIteration     ]    519   0:00:00.9  (   0.1 % )     0:10:30.8 /  0:10:29.8    1.0
[12/01 17:29:14   2411s] [ OptGetWeight           ]    519   0:00:10.9  (   1.4 % )     0:00:10.9 /  0:00:10.8    1.0
[12/01 17:29:14   2411s] [ OptEval                ]    519   0:08:45.8  (  66.6 % )     0:08:45.8 /  0:08:45.2    1.0
[12/01 17:29:14   2411s] [ OptCommit              ]    519   0:00:06.0  (   0.8 % )     0:00:06.0 /  0:00:06.0    1.0
[12/01 17:29:14   2411s] [ IncrTimingUpdate       ]    505   0:00:55.3  (   7.0 % )     0:00:55.3 /  0:00:55.2    1.0
[12/01 17:29:14   2411s] [ PostCommitDelayUpdate  ]    519   0:00:02.7  (   0.3 % )     0:00:22.1 /  0:00:21.9    1.0
[12/01 17:29:14   2411s] [ IncrDelayCalc          ]   3363   0:00:19.4  (   2.5 % )     0:00:19.4 /  0:00:19.3    1.0
[12/01 17:29:14   2411s] [ SetupOptGetWorkingSet  ]   1486   0:00:04.4  (   0.6 % )     0:00:04.4 /  0:00:04.4    1.0
[12/01 17:29:14   2411s] [ SetupOptGetActiveNode  ]   1486   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.3
[12/01 17:29:14   2411s] [ SetupOptSlackGraph     ]    519   0:00:05.3  (   0.7 % )     0:00:05.3 /  0:00:05.2    1.0
[12/01 17:29:14   2411s] [ MISC                   ]          0:00:01.6  (   0.2 % )     0:00:01.6 /  0:00:01.6    1.0
[12/01 17:29:14   2411s] ---------------------------------------------------------------------------------------------
[12/01 17:29:14   2411s]  WnsOpt #1 TOTAL                    0:13:09.2  ( 100.0 % )     0:13:09.2 /  0:13:07.9    1.0
[12/01 17:29:14   2411s] ---------------------------------------------------------------------------------------------
[12/01 17:29:14   2411s] 
[12/01 17:29:14   2411s] End: GigaOpt Optimization in WNS mode
[12/01 17:29:14   2411s] *** Timing NOT met, worst failing slack is -1.192
[12/01 17:29:14   2411s] *** Check timing (0:00:00.0)
[12/01 17:29:14   2411s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/01 17:29:14   2411s] Deleting Lib Analyzer.
[12/01 17:29:14   2411s] Begin: GigaOpt Optimization in TNS mode
[12/01 17:29:15   2411s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.95 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -pgMode all -nativePathGroupFlow -wtns -nonLegalPlaceEcoBumpRecoveryInTNSOpt -NDROptEffortAuto -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1
[12/01 17:29:15   2412s] Info: 1 clock net  excluded from IPO operation.
[12/01 17:29:15   2412s] *** TnsOpt #2 [begin] : totSession cpu/real = 0:40:12.1/1:04:44.6 (0.6), mem = 2269.4M
[12/01 17:29:15   2412s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3859460.10
[12/01 17:29:15   2412s] PhyDesignGrid: maxLocalDensity 0.95, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/01 17:29:15   2412s] ### Creating PhyDesignMc. totSessionCpu=0:40:12 mem=2269.4M
[12/01 17:29:15   2412s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/01 17:29:15   2412s] OPERPROF: Starting DPlace-Init at level 1, MEM:2269.4M
[12/01 17:29:15   2412s] z: 2, totalTracks: 1
[12/01 17:29:15   2412s] z: 4, totalTracks: 1
[12/01 17:29:15   2412s] z: 6, totalTracks: 1
[12/01 17:29:15   2412s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/01 17:29:15   2412s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2269.4M
[12/01 17:29:15   2412s] OPERPROF:     Starting CMU at level 3, MEM:2269.4M
[12/01 17:29:15   2412s] OPERPROF:     Finished CMU at level 3, CPU:0.006, REAL:0.006, MEM:2269.4M
[12/01 17:29:15   2412s] 
[12/01 17:29:15   2412s] Bad Lib Cell Checking (CMU) is done! (0)
[12/01 17:29:15   2412s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.038, REAL:0.038, MEM:2269.4M
[12/01 17:29:15   2412s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2269.4M
[12/01 17:29:15   2412s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2269.4M
[12/01 17:29:15   2412s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2269.4MB).
[12/01 17:29:15   2412s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.124, REAL:0.124, MEM:2269.4M
[12/01 17:29:16   2412s] TotalInstCnt at PhyDesignMc Initialization: 124,551
[12/01 17:29:16   2412s] ### Creating PhyDesignMc, finished. totSessionCpu=0:40:13 mem=2269.4M
[12/01 17:29:16   2412s] ### Creating RouteCongInterface, started
[12/01 17:29:16   2412s] 
[12/01 17:29:16   2412s] Creating Lib Analyzer ...
[12/01 17:29:16   2412s] Total number of usable buffers from Lib Analyzer: 1 ( BUFX1)
[12/01 17:29:16   2412s] Total number of usable inverters from Lib Analyzer: 6 ( INVX2 INVX1 INVX4 INVX8 INVX16 INVX32)
[12/01 17:29:16   2412s] Total number of usable delay cells from Lib Analyzer: 0 ()
[12/01 17:29:16   2412s] 
[12/01 17:29:16   2412s] {RT wc 0 6 6 {5 0} 1}
[12/01 17:29:16   2412s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:40:13 mem=2271.4M
[12/01 17:29:16   2412s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:40:13 mem=2271.4M
[12/01 17:29:16   2412s] Creating Lib Analyzer, finished. 
[12/01 17:29:16   2413s] 
[12/01 17:29:16   2413s] #optDebug:  {2, 1.000, 0.8500} {3, 0.784, 0.8500} {4, 0.567, 0.8500} {5, 0.135, 0.8500} {6, 0.135, 0.8500} 
[12/01 17:29:16   2413s] 
[12/01 17:29:16   2413s] #optDebug: {0, 1.000}
[12/01 17:29:16   2413s] ### Creating RouteCongInterface, finished
[12/01 17:29:16   2413s] {MG  {5 0 7.6 0.186456} }
[12/01 17:29:16   2413s] ### Creating LA Mngr. totSessionCpu=0:40:13 mem=2271.4M
[12/01 17:29:16   2413s] ### Creating LA Mngr, finished. totSessionCpu=0:40:13 mem=2271.4M
[12/01 17:29:18   2415s] *info: 1 clock net excluded
[12/01 17:29:18   2415s] *info: 840 no-driver nets excluded.
[12/01 17:29:18   2415s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.3859460.3
[12/01 17:29:18   2415s] PathGroup :  reg2reg  TargetSlack : 0.0409 
[12/01 17:29:19   2415s] ** GigaOpt Optimizer WNS Slack -1.192 TNS Slack -1539.561 Density 88.47
[12/01 17:29:19   2415s] Optimizer TNS Opt
[12/01 17:29:19   2415s] OptDebug: Start of Optimizer TNS Pass:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-1.192|-1494.635|
|reg2reg   |-0.642| -885.400|
|HEPG      |-0.642| -885.400|
|All Paths |-1.192|-1539.561|
+----------+------+---------+

[12/01 17:29:19   2415s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2290.5M
[12/01 17:29:19   2415s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.002, REAL:0.002, MEM:2290.5M
[12/01 17:29:19   2416s] Active Path Group: reg2reg  
[12/01 17:29:19   2416s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+-------------------------------+
[12/01 17:29:19   2416s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|           End Point           |
[12/01 17:29:19   2416s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+-------------------------------+
[12/01 17:29:19   2416s] |  -0.642|   -1.192|-885.400|-1539.561|   88.47%|   0:00:00.0| 2290.5M|        wc|  reg2reg| B1/ram_reg[295]/D             |
[12/01 17:29:20   2417s] |  -0.611|   -1.161|-884.009|-1537.902|   88.47%|   0:00:01.0| 2333.1M|        wc|  reg2reg| B3/ram_reg[487]/D             |
[12/01 17:29:29   2426s] |  -0.603|   -1.161|-864.782|-1534.718|   88.53%|   0:00:09.0| 2371.3M|        wc|  reg2reg| B1/ram_reg[295]/D             |
[12/01 17:29:34   2431s] |  -0.601|   -1.161|-855.658|-1532.977|   88.59%|   0:00:05.0| 2371.3M|        wc|  reg2reg| B1/ram_reg[295]/D             |
[12/01 17:29:36   2433s] |  -0.601|   -1.203|-850.877|-1533.524|   88.60%|   0:00:02.0| 2371.3M|        wc|  reg2reg| B1/ram_reg[295]/D             |
[12/01 17:29:37   2433s] |  -0.601|   -1.203|-850.767|-1532.930|   88.60%|   0:00:01.0| 2371.3M|        wc|  reg2reg| B1/ram_reg[295]/D             |
[12/01 17:29:56   2452s] |  -0.601|   -1.197|-813.810|-1518.355|   88.70%|   0:00:19.0| 2371.3M|        wc|  reg2reg| B3/ram_reg[295]/D             |
[12/01 17:29:56   2453s] |  -0.601|   -1.197|-813.567|-1518.355|   88.71%|   0:00:00.0| 2371.3M|        wc|  reg2reg| B3/ram_reg[295]/D             |
[12/01 17:30:03   2459s] |  -0.601|   -1.197|-809.002|-1515.313|   88.75%|   0:00:07.0| 2371.3M|        wc|  reg2reg| B3/ram_reg[295]/D             |
[12/01 17:30:03   2459s] |  -0.601|   -1.197|-808.995|-1515.309|   88.75%|   0:00:00.0| 2371.3M|        wc|  reg2reg| B3/ram_reg[295]/D             |
[12/01 17:30:04   2461s] |  -0.601|   -1.197|-808.411|-1515.553|   88.76%|   0:00:01.0| 2371.3M|        wc|  reg2reg| B3/ram_reg[295]/D             |
[12/01 17:30:10   2467s] |  -0.601|   -1.176|-777.068|-1508.301|   88.90%|   0:00:06.0| 2371.3M|        wc|  reg2reg| B3/ram_reg[39]/D              |
[12/01 17:30:12   2469s] |  -0.601|   -1.176|-772.731|-1507.738|   88.94%|   0:00:02.0| 2371.3M|        wc|  reg2reg| B3/ram_reg[39]/D              |
[12/01 17:30:12   2469s] |  -0.601|   -1.176|-772.718|-1507.738|   88.94%|   0:00:00.0| 2371.3M|        wc|  reg2reg| B3/ram_reg[39]/D              |
[12/01 17:30:13   2470s] |  -0.601|   -1.176|-771.903|-1507.234|   88.95%|   0:00:01.0| 2371.3M|        wc|  reg2reg| B3/ram_reg[39]/D              |
[12/01 17:30:13   2470s] |  -0.601|   -1.176|-771.896|-1507.234|   88.96%|   0:00:00.0| 2371.3M|        wc|  reg2reg| B3/ram_reg[39]/D              |
[12/01 17:30:21   2477s] |  -0.601|   -1.176|-740.186|-1497.714|   89.11%|   0:00:08.0| 2371.3M|        wc|  reg2reg| B1/ram_reg[211]/D             |
[12/01 17:30:21   2477s] |  -0.601|   -1.176|-739.122|-1498.014|   89.12%|   0:00:00.0| 2371.3M|        wc|  reg2reg| B2/ram_reg[223]/D             |
[12/01 17:30:24   2480s] |  -0.601|   -1.176|-728.522|-1495.403|   89.17%|   0:00:03.0| 2371.3M|        wc|  reg2reg| B0/ram_reg[455]/D             |
[12/01 17:30:24   2481s] |  -0.601|   -1.176|-728.204|-1495.435|   89.17%|   0:00:00.0| 2371.3M|        wc|  reg2reg| B0/ram_reg[455]/D             |
[12/01 17:30:25   2482s] |  -0.601|   -1.176|-725.306|-1494.256|   89.20%|   0:00:01.0| 2371.3M|        wc|  reg2reg| B0/ram_reg[455]/D             |
[12/01 17:30:26   2482s] |  -0.601|   -1.176|-725.178|-1494.431|   89.21%|   0:00:01.0| 2371.3M|        wc|  reg2reg| B0/ram_reg[455]/D             |
[12/01 17:30:35   2491s] |  -0.601|   -1.176|-698.026|-1481.445|   89.34%|   0:00:09.0| 2371.3M|        wc|  reg2reg| B3/ram_reg[69]/D              |
[12/01 17:30:35   2491s] |  -0.601|   -1.176|-697.717|-1481.361|   89.34%|   0:00:00.0| 2371.3M|        wc|  reg2reg| B1/ram_reg[431]/D             |
[12/01 17:30:40   2497s] |  -0.601|   -1.176|-680.688|-1473.136|   89.39%|   0:00:05.0| 2371.3M|        wc|  reg2reg| B3/ram_reg[288]/D             |
[12/01 17:30:40   2497s] |  -0.601|   -1.176|-679.468|-1472.997|   89.39%|   0:00:00.0| 2371.3M|        wc|  reg2reg| B2/ram_reg[423]/D             |
[12/01 17:30:41   2498s] |  -0.601|   -1.176|-675.271|-1475.333|   89.40%|   0:00:01.0| 2371.3M|        wc|  reg2reg| B2/ram_reg[423]/D             |
[12/01 17:30:41   2498s] |  -0.601|   -1.176|-675.234|-1475.332|   89.40%|   0:00:00.0| 2371.3M|        wc|  reg2reg| B2/ram_reg[423]/D             |
[12/01 17:30:48   2505s] |  -0.601|   -1.176|-646.784|-1464.152|   89.51%|   0:00:07.0| 2371.3M|        wc|  reg2reg| B0/ram_reg[291]/D             |
[12/01 17:30:48   2505s] |  -0.601|   -1.176|-646.707|-1463.877|   89.51%|   0:00:00.0| 2371.3M|        wc|  reg2reg| B2/ram_reg[166]/D             |
[12/01 17:30:50   2506s] |  -0.601|   -1.176|-641.667|-1460.846|   89.55%|   0:00:02.0| 2371.3M|        wc|  reg2reg| B2/ram_reg[311]/D             |
[12/01 17:30:51   2508s] |  -0.601|   -1.176|-639.195|-1460.511|   89.58%|   0:00:01.0| 2371.3M|        wc|  reg2reg| B2/ram_reg[311]/D             |
[12/01 17:30:51   2508s] |  -0.601|   -1.176|-638.701|-1459.780|   89.59%|   0:00:00.0| 2371.3M|        wc|  reg2reg| B2/ram_reg[311]/D             |
[12/01 17:30:57   2514s] |  -0.601|   -1.176|-610.883|-1449.112|   89.71%|   0:00:06.0| 2371.3M|        wc|  reg2reg| B0/ram_reg[342]/D             |
[12/01 17:30:57   2514s] |  -0.601|   -1.176|-610.767|-1448.926|   89.71%|   0:00:00.0| 2371.3M|        wc|  reg2reg| B0/ram_reg[342]/D             |
[12/01 17:30:59   2515s] |  -0.601|   -1.176|-608.163|-1446.596|   89.74%|   0:00:02.0| 2371.3M|        wc|  reg2reg| B0/ram_reg[102]/D             |
[12/01 17:31:01   2517s] |  -0.601|   -1.176|-605.153|-1444.525|   89.76%|   0:00:02.0| 2371.3M|        wc|  reg2reg| B2/ram_reg[438]/D             |
[12/01 17:31:01   2517s] |  -0.601|   -1.176|-605.117|-1444.520|   89.77%|   0:00:00.0| 2371.3M|        wc|  reg2reg| B2/ram_reg[438]/D             |
[12/01 17:31:01   2518s] |  -0.601|   -1.176|-604.022|-1443.885|   89.78%|   0:00:00.0| 2371.3M|        wc|  reg2reg| B2/ram_reg[438]/D             |
[12/01 17:31:09   2526s] |  -0.601|   -1.176|-581.079|-1433.711|   89.92%|   0:00:08.0| 2371.3M|        wc|  reg2reg| B0/ram_reg[414]/D             |
[12/01 17:31:11   2527s] |  -0.601|   -1.176|-578.343|-1431.525|   89.95%|   0:00:02.0| 2371.3M|        wc|  reg2reg| B3/ram_reg[62]/D              |
[12/01 17:31:12   2529s] |  -0.601|   -1.176|-574.855|-1428.306|   89.99%|   0:00:01.0| 2371.3M|        wc|  reg2reg| B2/ram_reg[213]/D             |
[12/01 17:31:12   2529s] |  -0.601|   -1.176|-574.063|-1428.177|   89.99%|   0:00:00.0| 2371.3M|        wc|  reg2reg| B2/ram_reg[213]/D             |
[12/01 17:31:12   2529s] |  -0.601|   -1.176|-572.859|-1428.101|   89.99%|   0:00:00.0| 2371.3M|        wc|  reg2reg| B0/ram_reg[342]/D             |
[12/01 17:31:13   2530s] |  -0.601|   -1.176|-570.285|-1428.082|   90.03%|   0:00:01.0| 2371.3M|        wc|  reg2reg| B2/ram_reg[96]/D              |
[12/01 17:31:13   2530s] |  -0.601|   -1.176|-569.808|-1427.955|   90.03%|   0:00:00.0| 2371.3M|        wc|  reg2reg| B0/ram_reg[342]/D             |
[12/01 17:31:19   2536s] |  -0.601|   -1.176|-569.321|-1427.380|   90.02%|   0:00:06.0| 2371.3M|        wc|  reg2reg| B1/ram_reg[429]/D             |
[12/01 17:31:19   2536s] |  -0.601|   -1.176|-569.078|-1427.311|   90.02%|   0:00:00.0| 2371.3M|        wc|  reg2reg| B2/ram_reg[70]/D              |
[12/01 17:31:23   2540s] |  -0.601|   -1.176|-563.029|-1423.604|   90.07%|   0:00:04.0| 2371.3M|        wc|  reg2reg| B1/ram_reg[313]/D             |
[12/01 17:31:23   2540s] |  -0.601|   -1.176|-562.952|-1423.590|   90.07%|   0:00:00.0| 2371.3M|        wc|  reg2reg| B2/ram_reg[288]/D             |
[12/01 17:31:32   2549s] |  -0.601|   -1.176|-545.608|-1411.715|   90.17%|   0:00:09.0| 2371.3M|        wc|  reg2reg| B1/ram_reg[33]/D              |
[12/01 17:31:32   2549s] |  -0.601|   -1.176|-545.447|-1411.715|   90.17%|   0:00:00.0| 2371.3M|        wc|  reg2reg| B1/ram_reg[33]/D              |
[12/01 17:31:32   2549s] |  -0.601|   -1.176|-545.346|-1411.660|   90.18%|   0:00:00.0| 2371.3M|        wc|  reg2reg| B1/ram_reg[33]/D              |
[12/01 17:31:32   2549s] |  -0.601|   -1.176|-544.968|-1410.488|   90.18%|   0:00:00.0| 2371.3M|        wc|  reg2reg| B1/ram_reg[33]/D              |
[12/01 17:31:33   2549s] |  -0.601|   -1.176|-544.715|-1410.469|   90.18%|   0:00:01.0| 2371.3M|        wc|  reg2reg| B1/ram_reg[33]/D              |
[12/01 17:31:33   2550s] |  -0.601|   -1.176|-544.370|-1410.462|   90.19%|   0:00:00.0| 2371.3M|        wc|  reg2reg| B0/ram_reg[86]/D              |
[12/01 17:31:36   2552s] |  -0.601|   -1.176|-541.811|-1409.865|   90.20%|   0:00:03.0| 2371.3M|        wc|  reg2reg| B0/ram_reg[86]/D              |
[12/01 17:31:36   2552s] |  -0.601|   -1.176|-541.804|-1409.865|   90.20%|   0:00:00.0| 2371.3M|        wc|  reg2reg| B0/ram_reg[86]/D              |
[12/01 17:31:36   2552s] |  -0.601|   -1.176|-541.394|-1409.595|   90.20%|   0:00:00.0| 2371.3M|        wc|  reg2reg| B0/ram_reg[86]/D              |
[12/01 17:31:50   2567s] |  -0.601|   -1.176|-519.614|-1388.380|   90.33%|   0:00:14.0| 2371.3M|        wc|  reg2reg| B0/ram_reg[251]/D             |
[12/01 17:31:50   2567s] |  -0.601|   -1.176|-519.573|-1388.380|   90.33%|   0:00:00.0| 2371.3M|        wc|  reg2reg| B1/ram_reg[140]/D             |
[12/01 17:31:51   2568s] |  -0.601|   -1.176|-517.918|-1387.919|   90.35%|   0:00:01.0| 2371.3M|        wc|  reg2reg| B3/ram_reg[142]/D             |
[12/01 17:31:52   2569s] |  -0.601|   -1.176|-516.439|-1386.158|   90.36%|   0:00:01.0| 2371.3M|        wc|  reg2reg| B1/ram_reg[339]/D             |
[12/01 17:31:52   2569s] |  -0.601|   -1.176|-516.266|-1386.158|   90.36%|   0:00:00.0| 2371.3M|        wc|  reg2reg| B1/ram_reg[341]/D             |
[12/01 17:32:02   2578s] |  -0.601|   -1.176|-504.256|-1378.030|   90.45%|   0:00:10.0| 2371.3M|        wc|  reg2reg| B2/ram_reg[238]/D             |
[12/01 17:32:02   2578s] |  -0.601|   -1.176|-504.191|-1378.030|   90.45%|   0:00:00.0| 2371.3M|        wc|  reg2reg| B2/ram_reg[238]/D             |
[12/01 17:32:02   2578s] |  -0.601|   -1.176|-504.098|-1377.229|   90.45%|   0:00:00.0| 2371.3M|        wc|  reg2reg| B1/ram_reg[188]/D             |
[12/01 17:32:02   2578s] |  -0.601|   -1.176|-503.989|-1377.179|   90.45%|   0:00:00.0| 2371.3M|        wc|  reg2reg| B1/ram_reg[188]/D             |
[12/01 17:32:03   2580s] |  -0.601|   -1.176|-502.699|-1376.987|   90.48%|   0:00:01.0| 2371.3M|        wc|  reg2reg| B3/ram_reg[406]/D             |
[12/01 17:32:05   2581s] |  -0.601|   -1.176|-501.833|-1376.976|   90.49%|   0:00:02.0| 2371.3M|        wc|  reg2reg| B1/ram_reg[230]/D             |
[12/01 17:32:05   2581s] |  -0.601|   -1.176|-501.718|-1376.976|   90.49%|   0:00:00.0| 2371.3M|        wc|  reg2reg| B1/ram_reg[230]/D             |
[12/01 17:32:05   2581s] |  -0.601|   -1.176|-501.520|-1376.976|   90.49%|   0:00:00.0| 2371.3M|        wc|  reg2reg| B3/ram_reg[406]/D             |
[12/01 17:32:12   2589s] |  -0.601|   -1.176|-495.194|-1378.051|   90.48%|   0:00:07.0| 2371.3M|        wc|  reg2reg| B1/ram_reg[408]/D             |
[12/01 17:32:13   2589s] |  -0.601|   -1.176|-494.600|-1377.828|   90.48%|   0:00:01.0| 2371.3M|        wc|  reg2reg| B3/ram_reg[276]/D             |
[12/01 17:32:26   2602s] |  -0.601|   -1.176|-475.371|-1369.497|   90.56%|   0:00:13.0| 2371.3M|        wc|  reg2reg| B2/ram_reg[164]/D             |
[12/01 17:32:26   2602s] |  -0.601|   -1.176|-473.800|-1369.497|   90.56%|   0:00:00.0| 2371.3M|        wc|  reg2reg| B0/ram_reg[350]/D             |
[12/01 17:32:27   2604s] |  -0.601|   -1.176|-471.245|-1369.122|   90.58%|   0:00:01.0| 2371.3M|        wc|  reg2reg| B0/ram_reg[350]/D             |
[12/01 17:32:27   2604s] |  -0.601|   -1.176|-471.105|-1368.981|   90.58%|   0:00:00.0| 2371.3M|        wc|  reg2reg| B0/ram_reg[350]/D             |
[12/01 17:32:32   2608s] |  -0.601|   -1.176|-468.545|-1367.598|   90.66%|   0:00:05.0| 2371.3M|        wc|  reg2reg| B0/ram_reg[336]/D             |
[12/01 17:32:32   2608s] |  -0.601|   -1.176|-467.916|-1367.545|   90.66%|   0:00:00.0| 2371.3M|        wc|  reg2reg| B1/ram_reg[235]/D             |
[12/01 17:32:34   2610s] |  -0.601|   -1.176|-464.829|-1367.768|   90.66%|   0:00:02.0| 2371.3M|        wc|  reg2reg| B0/ram_reg[254]/D             |
[12/01 17:32:38   2614s] |  -0.601|   -1.176|-461.161|-1366.400|   90.69%|   0:00:04.0| 2371.3M|        wc|  reg2reg| B0/ram_reg[254]/D             |
[12/01 17:32:38   2615s] |  -0.601|   -1.176|-460.751|-1365.008|   90.69%|   0:00:00.0| 2371.3M|        wc|  reg2reg| B0/ram_reg[254]/D             |
[12/01 17:32:55   2631s] |  -0.601|   -1.176|-445.209|-1356.501|   90.77%|   0:00:17.0| 2371.3M|        wc|  reg2reg| B3/ram_reg[252]/D             |
[12/01 17:32:55   2631s] |  -0.601|   -1.176|-444.585|-1357.299|   90.77%|   0:00:00.0| 2371.3M|        wc|  reg2reg| B2/ram_reg[145]/D             |
[12/01 17:32:55   2632s] |  -0.601|   -1.176|-443.844|-1356.145|   90.78%|   0:00:00.0| 2371.3M|        wc|  reg2reg| B2/ram_reg[78]/D              |
[12/01 17:32:59   2635s] |  -0.601|   -1.176|-439.227|-1354.660|   90.81%|   0:00:04.0| 2371.3M|        wc|  reg2reg| B3/ram_reg[216]/D             |
[12/01 17:33:01   2637s] |  -0.601|   -1.176|-435.949|-1352.965|   90.83%|   0:00:02.0| 2371.3M|        wc|  reg2reg| B2/ram_reg[78]/D              |
[12/01 17:33:13   2649s] |  -0.601|   -1.176|-420.082|-1342.021|   90.96%|   0:00:12.0| 2371.3M|        wc|  reg2reg| B3/ram_reg[236]/D             |
[12/01 17:33:13   2649s] |  -0.601|   -1.176|-419.938|-1342.005|   90.96%|   0:00:00.0| 2371.3M|        wc|  reg2reg| B0/ram_reg[229]/D             |
[12/01 17:33:17   2653s] |  -0.601|   -1.176|-413.418|-1339.249|   91.02%|   0:00:04.0| 2371.3M|        wc|  reg2reg| B2/ram_reg[140]/D             |
[12/01 17:33:17   2653s] |  -0.601|   -1.176|-413.418|-1339.249|   91.02%|   0:00:00.0| 2371.3M|        wc|  reg2reg| B0/ram_reg[229]/D             |
[12/01 17:33:18   2655s] |  -0.601|   -1.176|-412.430|-1338.538|   91.03%|   0:00:01.0| 2371.3M|        wc|  reg2reg| B0/ram_reg[229]/D             |
[12/01 17:33:34   2670s] |  -0.601|   -1.176|-397.146|-1332.861|   91.20%|   0:00:16.0| 2371.3M|        wc|  reg2reg| B3/ram_reg[453]/D             |
[12/01 17:33:34   2670s] |  -0.601|   -1.176|-396.831|-1332.545|   91.20%|   0:00:00.0| 2371.3M|        wc|  reg2reg| B3/ram_reg[453]/D             |
[12/01 17:33:34   2671s] |  -0.601|   -1.176|-396.175|-1332.545|   91.20%|   0:00:00.0| 2371.3M|        wc|  reg2reg| B1/ram_reg[440]/D             |
[12/01 17:33:36   2672s] |  -0.601|   -1.176|-393.438|-1333.603|   91.25%|   0:00:02.0| 2371.3M|        wc|  reg2reg| B0/ram_reg[437]/D             |
[12/01 17:33:37   2673s] |  -0.601|   -1.176|-392.225|-1333.155|   91.27%|   0:00:01.0| 2371.3M|        wc|  reg2reg| B1/ram_reg[440]/D             |
[12/01 17:33:37   2673s] |  -0.601|   -1.176|-392.150|-1333.155|   91.27%|   0:00:00.0| 2371.3M|        wc|  reg2reg| B1/ram_reg[440]/D             |
[12/01 17:33:37   2673s] |  -0.601|   -1.176|-392.012|-1333.155|   91.27%|   0:00:00.0| 2371.3M|        wc|  reg2reg| B0/ram_reg[437]/D             |
[12/01 17:33:37   2674s] |  -0.601|   -1.176|-391.965|-1333.155|   91.27%|   0:00:00.0| 2371.3M|        wc|  reg2reg| B0/ram_reg[437]/D             |
[12/01 17:33:51   2687s] |  -0.601|   -1.176|-383.526|-1331.382|   91.50%|   0:00:14.0| 2371.3M|        wc|  reg2reg| B1/ram_reg[392]/D             |
[12/01 17:33:51   2687s] |  -0.601|   -1.176|-383.434|-1331.382|   91.50%|   0:00:00.0| 2371.3M|        wc|  reg2reg| B1/ram_reg[392]/D             |
[12/01 17:33:51   2687s] |  -0.601|   -1.176|-383.086|-1331.382|   91.51%|   0:00:00.0| 2371.3M|        wc|  reg2reg| B1/ram_reg[396]/D             |
[12/01 17:33:51   2687s] |  -0.601|   -1.176|-382.749|-1331.383|   91.51%|   0:00:00.0| 2371.3M|        wc|  reg2reg| B1/ram_reg[54]/D              |
[12/01 17:33:52   2688s] |  -0.601|   -1.176|-381.818|-1331.273|   91.51%|   0:00:01.0| 2371.3M|        wc|  reg2reg| B3/ram_reg[6]/D               |
[12/01 17:33:52   2689s] |  -0.601|   -1.176|-381.802|-1331.240|   91.51%|   0:00:00.0| 2371.3M|        wc|  reg2reg| B3/ram_reg[6]/D               |
[12/01 17:33:53   2689s] |  -0.601|   -1.176|-380.752|-1330.715|   91.52%|   0:00:01.0| 2371.3M|        wc|  reg2reg| B1/ram_reg[243]/D             |
[12/01 17:33:53   2689s] |  -0.601|   -1.176|-380.719|-1330.715|   91.52%|   0:00:00.0| 2371.3M|        wc|  reg2reg| B2/ram_reg[54]/D              |
[12/01 17:33:54   2690s] |  -0.601|   -1.176|-380.547|-1330.810|   91.53%|   0:00:01.0| 2371.3M|        wc|  reg2reg| B2/ram_reg[54]/D              |
[12/01 17:33:54   2690s] |  -0.601|   -1.176|-380.545|-1330.810|   91.53%|   0:00:00.0| 2371.3M|        wc|  reg2reg| B2/ram_reg[54]/D              |
[12/01 17:33:56   2692s] |  -0.601|   -1.176|-379.280|-1329.465|   91.60%|   0:00:02.0| 2371.3M|        wc|  reg2reg| B1/ram_reg[144]/D             |
[12/01 17:33:56   2692s] |  -0.601|   -1.176|-379.137|-1329.465|   91.61%|   0:00:00.0| 2371.3M|        wc|  reg2reg| B1/ram_reg[19]/D              |
[12/01 17:33:56   2692s] |  -0.601|   -1.176|-378.868|-1328.566|   91.61%|   0:00:00.0| 2371.3M|        wc|  reg2reg| B3/ram_reg[156]/D             |
[12/01 17:33:56   2693s] |  -0.601|   -1.176|-378.777|-1328.566|   91.61%|   0:00:00.0| 2371.3M|        wc|  reg2reg| B3/ram_reg[156]/D             |
[12/01 17:33:57   2693s] |  -0.601|   -1.176|-378.481|-1328.529|   91.63%|   0:00:01.0| 2371.3M|        wc|  reg2reg| B0/ram_reg[113]/D             |
[12/01 17:33:58   2694s] |  -0.601|   -1.176|-378.399|-1328.529|   91.64%|   0:00:01.0| 2371.3M|        wc|  reg2reg| B0/ram_reg[85]/D              |
[12/01 17:33:58   2694s] |  -0.601|   -1.176|-378.364|-1328.529|   91.65%|   0:00:00.0| 2371.3M|        wc|  reg2reg| B0/ram_reg[224]/D             |
[12/01 17:33:58   2695s] |  -0.601|   -1.176|-378.271|-1328.529|   91.65%|   0:00:00.0| 2371.3M|        wc|  reg2reg| B0/ram_reg[85]/D              |
[12/01 17:33:59   2695s] |  -0.601|   -1.176|-378.260|-1328.529|   91.65%|   0:00:01.0| 2371.3M|        wc|  reg2reg| B0/ram_reg[85]/D              |
[12/01 17:34:07   2703s] |  -0.601|   -1.176|-370.661|-1325.392|   91.86%|   0:00:08.0| 2371.3M|        wc|  reg2reg| B3/ram_reg[218]/D             |
[12/01 17:34:07   2703s] |  -0.601|   -1.176|-370.624|-1325.392|   91.86%|   0:00:00.0| 2371.3M|        wc|  reg2reg| B3/ram_reg[137]/D             |
[12/01 17:34:07   2703s] |  -0.601|   -1.176|-370.185|-1324.260|   91.86%|   0:00:00.0| 2371.3M|        wc|  reg2reg| B3/ram_reg[137]/D             |
[12/01 17:34:07   2703s] |  -0.601|   -1.176|-370.141|-1324.260|   91.86%|   0:00:00.0| 2371.3M|        wc|  reg2reg| B3/ram_reg[138]/D             |
[12/01 17:34:07   2704s] |  -0.601|   -1.176|-369.810|-1323.219|   91.86%|   0:00:00.0| 2371.3M|        wc|  reg2reg| B3/ram_reg[218]/D             |
[12/01 17:34:07   2704s] |  -0.601|   -1.176|-369.763|-1323.131|   91.86%|   0:00:00.0| 2371.3M|        wc|  reg2reg| B3/ram_reg[218]/D             |
[12/01 17:34:11   2707s] |  -0.601|   -1.176|-362.014|-1321.734|   91.98%|   0:00:04.0| 2371.3M|        wc|  reg2reg| B3/ram_reg[60]/D              |
[12/01 17:34:11   2707s] |  -0.601|   -1.176|-361.922|-1321.163|   91.98%|   0:00:00.0| 2371.3M|        wc|  reg2reg| B3/ram_reg[397]/D             |
[12/01 17:34:48   2744s] |  -0.601|   -1.176|-357.740|-1308.655|   92.04%|   0:00:37.0| 2371.3M|        wc|  reg2reg| B2/ram_reg[233]/D             |
[12/01 17:34:48   2744s] |  -0.601|   -1.176|-357.610|-1308.523|   92.04%|   0:00:00.0| 2371.3M|        wc|  reg2reg| B2/ram_reg[99]/D              |
[12/01 17:34:50   2746s] |  -0.601|   -1.176|-356.792|-1308.018|   92.06%|   0:00:02.0| 2371.3M|        wc|  reg2reg| B3/ram_reg[397]/D             |
[12/01 17:34:51   2747s] |  -0.601|   -1.176|-355.929|-1308.024|   92.07%|   0:00:01.0| 2371.3M|        wc|  reg2reg| B3/ram_reg[397]/D             |
[12/01 17:35:00   2757s] |  -0.601|   -1.176|-347.811|-1303.568|   92.25%|   0:00:09.0| 2371.3M|        wc|  reg2reg| B2/ram_reg[395]/D             |
[12/01 17:35:00   2757s] |  -0.601|   -1.176|-347.052|-1301.438|   92.25%|   0:00:00.0| 2371.3M|        wc|  reg2reg| B3/ram_reg[340]/D             |
[12/01 17:35:01   2757s] |  -0.601|   -1.176|-346.628|-1301.434|   92.25%|   0:00:01.0| 2371.3M|        wc|  reg2reg| B3/ram_reg[340]/D             |
[12/01 17:35:03   2759s] |  -0.601|   -1.176|-346.567|-1303.322|   92.28%|   0:00:02.0| 2371.3M|        wc|  reg2reg| B1/ram_reg[380]/D             |
[12/01 17:35:04   2760s] |  -0.601|   -1.176|-346.012|-1302.639|   92.29%|   0:00:01.0| 2371.3M|        wc|  reg2reg| B3/ram_reg[112]/D             |
[12/01 17:35:04   2760s] |  -0.601|   -1.176|-345.941|-1302.639|   92.29%|   0:00:00.0| 2371.3M|        wc|  reg2reg| B3/ram_reg[112]/D             |
[12/01 17:35:04   2761s] |  -0.601|   -1.176|-345.803|-1302.487|   92.29%|   0:00:00.0| 2371.3M|        wc|  reg2reg| B3/ram_reg[112]/D             |
[12/01 17:35:09   2765s] |  -0.601|   -1.176|-343.988|-1301.656|   92.31%|   0:00:05.0| 2371.3M|        wc|  reg2reg| B3/ram_reg[408]/D             |
[12/01 17:35:09   2765s] |  -0.601|   -1.176|-343.914|-1301.109|   92.31%|   0:00:00.0| 2371.3M|        wc|  reg2reg| B3/ram_reg[408]/D             |
[12/01 17:35:15   2771s] |  -0.601|   -1.176|-341.139|-1297.481|   92.41%|   0:00:06.0| 2371.3M|        wc|  reg2reg| B3/ram_reg[336]/D             |
[12/01 17:35:15   2771s] |  -0.601|   -1.176|-341.072|-1297.481|   92.41%|   0:00:00.0| 2371.3M|        wc|  reg2reg| B1/ram_reg[276]/D             |
[12/01 17:35:22   2778s] |  -0.601|   -1.176|-338.118|-1297.736|   92.43%|   0:00:07.0| 2371.3M|        wc|  reg2reg| B0/ram_reg[188]/D             |
[12/01 17:35:22   2778s] |  -0.601|   -1.176|-338.044|-1297.632|   92.43%|   0:00:00.0| 2371.3M|        wc|  reg2reg| B0/ram_reg[188]/D             |
[12/01 17:35:31   2787s] |  -0.601|   -1.176|-337.504|-1296.036|   92.50%|   0:00:09.0| 2371.3M|        wc|  reg2reg| B0/ram_reg[345]/D             |
[12/01 17:35:31   2787s] |  -0.601|   -1.176|-337.294|-1295.630|   92.50%|   0:00:00.0| 2371.3M|        wc|  reg2reg| B3/ram_reg[345]/D             |
[12/01 17:35:31   2787s] |  -0.601|   -1.176|-337.248|-1295.630|   92.50%|   0:00:00.0| 2371.3M|        wc|  reg2reg| B3/ram_reg[345]/D             |
[12/01 17:35:31   2787s] |  -0.601|   -1.176|-337.020|-1295.406|   92.50%|   0:00:00.0| 2371.3M|        wc|  reg2reg| B2/ram_reg[176]/D             |
[12/01 17:35:31   2787s] |  -0.601|   -1.176|-336.935|-1295.406|   92.50%|   0:00:00.0| 2371.3M|        wc|  reg2reg| B2/ram_reg[180]/D             |
[12/01 17:35:32   2788s] |  -0.601|   -1.176|-336.836|-1295.406|   92.51%|   0:00:01.0| 2371.3M|        wc|  reg2reg| B2/ram_reg[180]/D             |
[12/01 17:35:32   2788s] |  -0.601|   -1.176|-336.832|-1295.406|   92.51%|   0:00:00.0| 2371.3M|        wc|  reg2reg| B2/ram_reg[180]/D             |
[12/01 17:35:40   2796s] |  -0.601|   -1.176|-336.341|-1294.597|   92.56%|   0:00:08.0| 2371.3M|        wc|  reg2reg| B3/ram_reg[121]/D             |
[12/01 17:35:40   2796s] |  -0.601|   -1.176|-336.306|-1294.597|   92.56%|   0:00:00.0| 2371.3M|        wc|  reg2reg| B1/ram_reg[25]/D              |
[12/01 17:35:40   2796s] |  -0.601|   -1.176|-336.260|-1294.679|   92.56%|   0:00:00.0| 2371.3M|        wc|  reg2reg| B1/ram_reg[25]/D              |
[12/01 17:35:45   2801s] |  -0.601|   -1.176|-336.213|-1293.956|   92.60%|   0:00:05.0| 2371.3M|        wc|  reg2reg| B1/ram_reg[160]/D             |
[12/01 17:35:45   2801s] |  -0.601|   -1.176|-336.130|-1293.870|   92.60%|   0:00:00.0| 2371.3M|        wc|  reg2reg| B2/ram_reg[58]/D              |
[12/01 17:35:45   2801s] |  -0.601|   -1.176|-335.846|-1293.767|   92.60%|   0:00:00.0| 2371.3M|        wc|  reg2reg| B0/ram_reg[98]/D              |
[12/01 17:35:46   2802s] |  -0.601|   -1.176|-335.740|-1293.521|   92.61%|   0:00:01.0| 2371.3M|        wc|  reg2reg| B0/ram_reg[400]/D             |
[12/01 17:35:47   2803s] |  -0.601|   -1.176|-335.715|-1293.843|   92.62%|   0:00:01.0| 2371.3M|        wc|  reg2reg| B0/ram_reg[400]/D             |
[12/01 17:35:52   2808s] |  -0.601|   -1.176|-335.075|-1291.986|   92.66%|   0:00:05.0| 2371.8M|        wc|  reg2reg| B3/ram_reg[232]/D             |
[12/01 17:35:52   2808s] |  -0.601|   -1.176|-335.017|-1291.986|   92.66%|   0:00:00.0| 2371.8M|        wc|  reg2reg| B2/ram_reg[89]/D              |
[12/01 17:35:53   2809s] |  -0.601|   -1.176|-334.957|-1291.589|   92.67%|   0:00:01.0| 2371.8M|        wc|  reg2reg| B2/ram_reg[89]/D              |
[12/01 17:36:09   2825s] |  -0.601|   -1.176|-335.178|-1288.762|   92.69%|   0:00:16.0| 2371.8M|        wc|  reg2reg| B1/ram_reg[295]/D             |
[12/01 17:36:09   2825s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+-------------------------------+
[12/01 17:36:09   2825s] 
[12/01 17:36:09   2825s] *** Finish Core Optimize Step (cpu=0:06:49 real=0:06:50 mem=2371.8M) ***
[12/01 17:36:09   2825s] Active Path Group: default 
[12/01 17:36:09   2825s] +--------+---------+---------+---------+---------+------------+--------+----------+---------+-------------------------------+
[12/01 17:36:09   2825s] |  WNS   | All WNS |   TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|           End Point           |
[12/01 17:36:09   2825s] +--------+---------+---------+---------+---------+------------+--------+----------+---------+-------------------------------+
[12/01 17:36:09   2825s] |  -1.176|   -1.176|-1287.935|-1288.762|   92.69%|   0:00:00.0| 2371.8M|        wc|  default| B2/ram_reg[159]/D             |
[12/01 17:36:17   2833s] |  -1.176|   -1.176|-1284.237|-1285.014|   92.69%|   0:00:08.0| 2371.8M|        wc|  default| B2/ram_reg[159]/D             |
[12/01 17:36:17   2833s] |  -1.176|   -1.176|-1283.111|-1283.888|   92.69%|   0:00:00.0| 2371.8M|        wc|  default| B2/ram_reg[159]/D             |
[12/01 17:36:36   2852s] |  -1.176|   -1.176|-1278.161|-1278.937|   92.70%|   0:00:19.0| 2409.9M|        wc|  default| B1/ram_reg[151]/D             |
[12/01 17:36:38   2854s] |  -1.176|   -1.176|-1276.979|-1277.755|   92.70%|   0:00:02.0| 2409.9M|        wc|  default| B1/ram_reg[151]/D             |
[12/01 17:36:38   2854s] |  -1.176|   -1.176|-1276.973|-1277.748|   92.70%|   0:00:00.0| 2409.9M|        wc|  default| B1/ram_reg[151]/D             |
[12/01 17:36:54   2870s] |  -1.176|   -1.176|-1274.000|-1274.772|   92.70%|   0:00:16.0| 2409.9M|        wc|  default| B0/ram_reg[335]/D             |
[12/01 17:36:58   2873s] |  -1.176|   -1.176|-1272.829|-1273.601|   92.71%|   0:00:04.0| 2409.9M|        wc|  default| B0/ram_reg[335]/D             |
[12/01 17:36:58   2874s] |  -1.176|   -1.176|-1272.793|-1273.560|   92.71%|   0:00:00.0| 2409.9M|        wc|  default| B0/ram_reg[335]/D             |
[12/01 17:37:06   2882s] |  -1.176|   -1.176|-1272.215|-1273.067|   92.72%|   0:00:08.0| 2390.9M|        wc|  default| B3/ram_reg[143]/D             |
[12/01 17:37:07   2883s] |  -1.176|   -1.176|-1270.754|-1271.606|   92.72%|   0:00:01.0| 2390.9M|        wc|  default| B3/ram_reg[143]/D             |
[12/01 17:37:09   2885s] |  -1.176|   -1.176|-1269.841|-1270.693|   92.73%|   0:00:02.0| 2390.9M|        wc|  default| B3/ram_reg[143]/D             |
[12/01 17:37:19   2895s] |  -1.176|   -1.176|-1267.579|-1268.436|   92.75%|   0:00:10.0| 2390.9M|        wc|  default| B2/ram_reg[375]/D             |
[12/01 17:37:21   2897s] |  -1.176|   -1.176|-1266.946|-1267.804|   92.75%|   0:00:02.0| 2390.9M|        wc|  default| B2/ram_reg[375]/D             |
[12/01 17:37:21   2897s] |  -1.176|   -1.176|-1266.935|-1267.793|   92.75%|   0:00:00.0| 2390.9M|        wc|  default| B2/ram_reg[375]/D             |
[12/01 17:37:22   2897s] |  -1.176|   -1.176|-1266.843|-1267.700|   92.75%|   0:00:01.0| 2390.9M|        wc|  default| B2/ram_reg[375]/D             |
[12/01 17:37:24   2900s] |  -1.176|   -1.176|-1265.469|-1266.327|   92.76%|   0:00:02.0| 2390.9M|        wc|  default| B1/ram_reg[70]/D              |
[12/01 17:37:33   2909s] |  -1.176|   -1.176|-1263.713|-1264.571|   92.76%|   0:00:09.0| 2390.9M|        wc|  default| B0/ram_reg[79]/D              |
[12/01 17:37:37   2912s] |  -1.176|   -1.176|-1262.125|-1262.982|   92.76%|   0:00:04.0| 2390.9M|        wc|  default| B0/ram_reg[79]/D              |
[12/01 17:37:38   2913s] |  -1.176|   -1.176|-1261.788|-1262.645|   92.77%|   0:00:01.0| 2390.9M|        wc|  default| B0/ram_reg[79]/D              |
[12/01 17:37:42   2918s] |  -1.176|   -1.176|-1260.823|-1261.680|   92.78%|   0:00:04.0| 2390.9M|        wc|  default| B1/ram_reg[47]/D              |
[12/01 17:37:43   2919s] |  -1.176|   -1.176|-1259.497|-1260.383|   92.78%|   0:00:01.0| 2390.9M|        wc|  default| B1/ram_reg[47]/D              |
[12/01 17:37:43   2919s] |  -1.176|   -1.176|-1259.168|-1260.054|   92.78%|   0:00:00.0| 2390.9M|        wc|  default| B1/ram_reg[47]/D              |
[12/01 17:37:46   2921s] |  -1.176|   -1.176|-1253.870|-1254.756|   92.79%|   0:00:03.0| 2390.9M|        wc|  default| B0/ram_reg[142]/D             |
[12/01 17:37:50   2926s] |  -1.176|   -1.176|-1252.535|-1253.441|   92.80%|   0:00:04.0| 2390.9M|        wc|  default| B3/ram_reg[78]/D              |
[12/01 17:37:50   2926s] |  -1.176|   -1.176|-1252.513|-1253.418|   92.80%|   0:00:00.0| 2390.9M|        wc|  default| B3/ram_reg[78]/D              |
[12/01 17:37:51   2926s] |  -1.176|   -1.176|-1252.424|-1253.329|   92.80%|   0:00:01.0| 2390.9M|        wc|  default| B3/ram_reg[78]/D              |
[12/01 17:37:51   2927s] |  -1.176|   -1.176|-1252.101|-1253.007|   92.80%|   0:00:00.0| 2390.9M|        wc|  default| B3/ram_reg[78]/D              |
[12/01 17:37:53   2929s] |  -1.176|   -1.176|-1250.857|-1251.763|   92.81%|   0:00:02.0| 2390.9M|        wc|  default| B1/ram_reg[302]/D             |
[12/01 17:37:53   2929s] |  -1.176|   -1.176|-1250.217|-1251.123|   92.81%|   0:00:00.0| 2390.9M|        wc|  default| B1/ram_reg[302]/D             |
[12/01 17:37:54   2930s] |  -1.176|   -1.176|-1249.619|-1250.525|   92.81%|   0:00:01.0| 2390.9M|        wc|  default| B1/ram_reg[302]/D             |
[12/01 17:37:58   2934s] |  -1.176|   -1.176|-1246.289|-1247.194|   92.81%|   0:00:04.0| 2390.9M|        wc|  default| B1/ram_reg[181]/D             |
[12/01 17:38:01   2936s] |  -1.176|   -1.176|-1244.992|-1245.897|   92.81%|   0:00:03.0| 2390.9M|        wc|  default| B1/ram_reg[181]/D             |
[12/01 17:38:05   2940s] |  -1.176|   -1.176|-1239.980|-1240.885|   92.82%|   0:00:04.0| 2390.9M|        wc|  default| B2/ram_reg[254]/D             |
[12/01 17:38:07   2943s] |  -1.176|   -1.176|-1235.389|-1236.384|   92.82%|   0:00:02.0| 2390.9M|        wc|  default| B0/ram_reg[117]/D             |
[12/01 17:38:09   2944s] |  -1.176|   -1.176|-1233.700|-1234.696|   92.83%|   0:00:02.0| 2390.9M|        wc|  default| B0/ram_reg[117]/D             |
[12/01 17:38:12   2947s] |  -1.176|   -1.176|-1227.687|-1228.686|   92.83%|   0:00:03.0| 2390.9M|        wc|  default| B2/ram_reg[430]/D             |
[12/01 17:38:12   2948s] |  -1.176|   -1.176|-1227.615|-1228.614|   92.83%|   0:00:00.0| 2390.9M|        wc|  default| B2/ram_reg[430]/D             |
[12/01 17:38:13   2948s] |  -1.176|   -1.176|-1227.522|-1228.520|   92.83%|   0:00:01.0| 2390.9M|        wc|  default| B2/ram_reg[430]/D             |
[12/01 17:38:13   2949s] |  -1.176|   -1.176|-1227.494|-1228.493|   92.83%|   0:00:00.0| 2390.9M|        wc|  default| B2/ram_reg[430]/D             |
[12/01 17:38:16   2952s] |  -1.176|   -1.176|-1220.206|-1221.218|   92.83%|   0:00:03.0| 2390.9M|        wc|  default| B2/ram_reg[265]/D             |
[12/01 17:38:16   2952s] |  -1.176|   -1.176|-1216.972|-1217.984|   92.83%|   0:00:00.0| 2390.9M|        wc|  default| B1/ram_reg[341]/D             |
[12/01 17:38:16   2952s] |  -1.176|   -1.176|-1216.034|-1217.046|   92.83%|   0:00:00.0| 2390.9M|        wc|  default| B1/ram_reg[341]/D             |
[12/01 17:38:16   2952s] |  -1.176|   -1.176|-1215.955|-1216.967|   92.83%|   0:00:00.0| 2390.9M|        wc|  default| B1/ram_reg[341]/D             |
[12/01 17:38:20   2956s] |  -1.176|   -1.176|-1209.218|-1210.230|   92.84%|   0:00:04.0| 2390.9M|        wc|  default| B1/ram_reg[277]/D             |
[12/01 17:38:20   2956s] |  -1.176|   -1.176|-1209.163|-1210.175|   92.84%|   0:00:00.0| 2390.9M|        wc|  default| B1/ram_reg[277]/D             |
[12/01 17:38:21   2957s] |  -1.176|   -1.176|-1208.412|-1209.424|   92.84%|   0:00:01.0| 2390.9M|        wc|  default| B1/ram_reg[277]/D             |
[12/01 17:38:21   2957s] |  -1.176|   -1.176|-1208.338|-1209.350|   92.84%|   0:00:00.0| 2390.9M|        wc|  default| B1/ram_reg[277]/D             |
[12/01 17:38:24   2960s] |  -1.176|   -1.176|-1192.466|-1193.593|   92.85%|   0:00:03.0| 2390.9M|        wc|  default| B0/ram_reg[332]/D             |
[12/01 17:38:25   2960s] |  -1.176|   -1.176|-1192.080|-1193.207|   92.85%|   0:00:01.0| 2390.9M|        wc|  default| B0/ram_reg[332]/D             |
[12/01 17:38:25   2961s] |  -1.176|   -1.176|-1191.688|-1192.815|   92.85%|   0:00:00.0| 2390.9M|        wc|  default| B0/ram_reg[332]/D             |
[12/01 17:38:25   2961s] |  -1.176|   -1.176|-1191.600|-1192.727|   92.85%|   0:00:00.0| 2390.9M|        wc|  default| B0/ram_reg[332]/D             |
[12/01 17:38:29   2965s] |  -1.176|   -1.176|-1176.039|-1177.473|   92.87%|   0:00:04.0| 2390.9M|        wc|  default| B3/ram_reg[189]/D             |
[12/01 17:38:29   2965s] |  -1.176|   -1.176|-1176.005|-1177.438|   92.87%|   0:00:00.0| 2390.9M|        wc|  default| B3/ram_reg[189]/D             |
[12/01 17:38:32   2968s] |  -1.176|   -1.176|-1158.713|-1160.516|   92.88%|   0:00:03.0| 2390.9M|        wc|  default| B0/ram_reg[45]/D              |
[12/01 17:38:32   2968s] |  -1.176|   -1.176|-1158.384|-1160.186|   92.88%|   0:00:00.0| 2390.9M|        wc|  default| B0/ram_reg[45]/D              |
[12/01 17:38:36   2972s] |  -1.176|   -1.176|-1137.236|-1139.573|   92.89%|   0:00:04.0| 2390.9M|        wc|  default| B0/ram_reg[145]/D             |
[12/01 17:38:37   2972s] |  -1.176|   -1.176|-1137.023|-1139.360|   92.89%|   0:00:01.0| 2390.9M|        wc|  default| B3/ram_reg[253]/D             |
[12/01 17:38:37   2973s] |  -1.176|   -1.176|-1136.491|-1138.828|   92.89%|   0:00:00.0| 2390.9M|        wc|  default| B3/ram_reg[253]/D             |
[12/01 17:38:41   2976s] |  -1.176|   -1.176|-1124.103|-1126.932|   92.90%|   0:00:04.0| 2390.9M|        wc|  default| B1/ram_reg[76]/D              |
[12/01 17:38:41   2976s] |  -1.176|   -1.176|-1124.046|-1126.875|   92.90%|   0:00:00.0| 2390.9M|        wc|  default| B1/ram_reg[76]/D              |
[12/01 17:38:41   2977s] |  -1.176|   -1.176|-1122.753|-1125.615|   92.90%|   0:00:00.0| 2390.9M|        wc|  default| B1/ram_reg[76]/D              |
[12/01 17:38:41   2977s] |  -1.176|   -1.176|-1122.398|-1125.346|   92.90%|   0:00:00.0| 2390.9M|        wc|  default| B1/ram_reg[76]/D              |
[12/01 17:38:41   2977s] |  -1.176|   -1.176|-1122.272|-1125.219|   92.90%|   0:00:00.0| 2390.9M|        wc|  default| B1/ram_reg[76]/D              |
[12/01 17:38:45   2981s] |  -1.176|   -1.176|-1098.978|-1103.076|   92.92%|   0:00:04.0| 2390.9M|        wc|  default| B3/ram_reg[68]/D              |
[12/01 17:38:45   2981s] |  -1.176|   -1.176|-1098.470|-1102.569|   92.92%|   0:00:00.0| 2390.9M|        wc|  default| B3/ram_reg[68]/D              |
[12/01 17:38:46   2982s] |  -1.176|   -1.176|-1098.173|-1102.278|   92.92%|   0:00:01.0| 2390.9M|        wc|  default| B0/ram_reg[289]/D             |
[12/01 17:38:46   2982s] |  -1.176|   -1.176|-1097.439|-1101.544|   92.92%|   0:00:00.0| 2390.9M|        wc|  default| B3/ram_reg[68]/D              |
[12/01 17:38:46   2982s] |  -1.176|   -1.176|-1097.220|-1101.326|   92.92%|   0:00:00.0| 2390.9M|        wc|  default| B3/ram_reg[68]/D              |
[12/01 17:38:50   2986s] |  -1.176|   -1.176|-1086.644|-1091.720|   92.92%|   0:00:04.0| 2390.9M|        wc|  default| B1/ram_reg[116]/D             |
[12/01 17:38:50   2986s] |  -1.176|   -1.176|-1086.470|-1091.547|   92.92%|   0:00:00.0| 2390.9M|        wc|  default| B1/ram_reg[108]/D             |
[12/01 17:38:51   2987s] |  -1.176|   -1.176|-1086.313|-1091.395|   92.92%|   0:00:01.0| 2390.9M|        wc|  default| B1/ram_reg[108]/D             |
[12/01 17:38:51   2987s] |  -1.176|   -1.176|-1085.466|-1090.548|   92.93%|   0:00:00.0| 2390.9M|        wc|  default| B1/ram_reg[108]/D             |
[12/01 17:38:55   2990s] |  -1.176|   -1.176|-1077.264|-1082.742|   92.94%|   0:00:04.0| 2390.9M|        wc|  default| B1/ram_reg[185]/D             |
[12/01 17:38:55   2990s] |  -1.176|   -1.176|-1077.079|-1082.557|   92.94%|   0:00:00.0| 2390.9M|        wc|  default| B3/ram_reg[196]/D             |
[12/01 17:38:55   2991s] |  -1.176|   -1.176|-1075.994|-1081.533|   92.94%|   0:00:00.0| 2390.9M|        wc|  default| B3/ram_reg[196]/D             |
[12/01 17:38:59   2995s] |  -1.176|   -1.176|-1064.721|-1071.924|   92.96%|   0:00:04.0| 2390.9M|        wc|  default| B3/ram_reg[330]/D             |
[12/01 17:39:00   2995s] |  -1.176|   -1.176|-1064.514|-1071.716|   92.96%|   0:00:01.0| 2390.9M|        wc|  default| B3/ram_reg[330]/D             |
[12/01 17:39:00   2995s] |  -1.176|   -1.176|-1064.082|-1071.329|   92.96%|   0:00:00.0| 2390.9M|        wc|  default| B3/ram_reg[330]/D             |
[12/01 17:39:05   3000s] |  -1.176|   -1.176|-1049.328|-1057.196|   92.97%|   0:00:05.0| 2390.9M|        wc|  default| B2/ram_reg[132]/D             |
[12/01 17:39:05   3000s] |  -1.176|   -1.176|-1049.235|-1057.103|   92.97%|   0:00:00.0| 2390.9M|        wc|  default| B2/ram_reg[132]/D             |
[12/01 17:39:06   3002s] |  -1.176|   -1.176|-1046.653|-1054.585|   92.97%|   0:00:01.0| 2390.9M|        wc|  default| B2/ram_reg[132]/D             |
[12/01 17:39:06   3002s] |  -1.176|   -1.176|-1046.559|-1054.492|   92.97%|   0:00:00.0| 2390.9M|        wc|  default| B2/ram_reg[132]/D             |
[12/01 17:39:09   3005s] |  -1.176|   -1.176|-1035.322|-1044.342|   92.99%|   0:00:03.0| 2390.9M|        wc|  default| B1/ram_reg[442]/D             |
[12/01 17:39:10   3005s] |  -1.176|   -1.176|-1035.200|-1044.220|   92.99%|   0:00:01.0| 2390.9M|        wc|  default| B0/ram_reg[164]/D             |
[12/01 17:39:12   3007s] |  -1.176|   -1.176|-1031.116|-1040.593|   92.99%|   0:00:02.0| 2390.9M|        wc|  default| B0/ram_reg[164]/D             |
[12/01 17:39:12   3007s] |  -1.176|   -1.176|-1031.042|-1040.520|   92.99%|   0:00:00.0| 2390.9M|        wc|  default| B2/ram_reg[163]/D             |
[12/01 17:39:13   3009s] |  -1.176|   -1.176|-1028.635|-1038.267|   93.00%|   0:00:01.0| 2390.9M|        wc|  default| B0/ram_reg[75]/D              |
[12/01 17:39:13   3009s] |  -1.176|   -1.176|-1028.444|-1038.076|   93.00%|   0:00:00.0| 2390.9M|        wc|  default| B0/ram_reg[75]/D              |
[12/01 17:39:13   3009s] |  -1.176|   -1.176|-1028.129|-1037.762|   93.00%|   0:00:00.0| 2390.9M|        wc|  default| B0/ram_reg[472]/D             |
[12/01 17:39:14   3009s] |  -1.176|   -1.176|-1026.366|-1036.104|   93.01%|   0:00:01.0| 2390.9M|        wc|  default| B2/ram_reg[163]/D             |
[12/01 17:39:14   3010s] |  -1.176|   -1.176|-1025.370|-1035.170|   93.02%|   0:00:00.0| 2390.9M|        wc|  default| B2/ram_reg[163]/D             |
[12/01 17:39:18   3014s] |  -1.176|   -1.176|-1018.919|-1029.366|   93.04%|   0:00:04.0| 2390.9M|        wc|  default| B1/ram_reg[417]/D             |
[12/01 17:39:18   3014s] |  -1.176|   -1.176|-1018.698|-1029.146|   93.04%|   0:00:00.0| 2390.9M|        wc|  default| B1/ram_reg[49]/D              |
[12/01 17:39:18   3014s] |  -1.176|   -1.176|-1018.094|-1028.542|   93.04%|   0:00:00.0| 2390.9M|        wc|  default| B1/ram_reg[49]/D              |
[12/01 17:39:19   3014s] |  -1.176|   -1.176|-1017.730|-1028.305|   93.05%|   0:00:01.0| 2390.9M|        wc|  default| B3/ram_reg[186]/D             |
[12/01 17:39:19   3014s] |  -1.176|   -1.176|-1017.419|-1027.994|   93.05%|   0:00:00.0| 2390.9M|        wc|  default| B2/ram_reg[472]/D             |
[12/01 17:39:19   3015s] |  -1.176|   -1.176|-1015.653|-1026.317|   93.06%|   0:00:00.0| 2390.9M|        wc|  default| B1/ram_reg[275]/D             |
[12/01 17:39:19   3015s] |  -1.176|   -1.176|-1015.620|-1026.298|   93.06%|   0:00:00.0| 2390.9M|        wc|  default| B1/ram_reg[275]/D             |
[12/01 17:39:23   3019s] |  -1.176|   -1.176|-1005.237|-1017.198|   93.06%|   0:00:04.0| 2390.9M|        wc|  default| B1/ram_reg[137]/D             |
[12/01 17:39:23   3019s] |  -1.176|   -1.176|-1004.927|-1016.948|   93.06%|   0:00:00.0| 2390.9M|        wc|  default| B1/ram_reg[184]/D             |
[12/01 17:39:23   3019s] |  -1.176|   -1.176|-1004.709|-1016.801|   93.06%|   0:00:00.0| 2390.9M|        wc|  default| B1/ram_reg[170]/D             |
[12/01 17:39:23   3019s] |  -1.176|   -1.176|-1004.034|-1016.126|   93.07%|   0:00:00.0| 2390.9M|        wc|  default| B2/ram_reg[3]/D               |
[12/01 17:39:25   3021s] |  -1.176|   -1.176| -999.873|-1012.664|   93.07%|   0:00:02.0| 2390.9M|        wc|  default| B0/ram_reg[427]/D             |
[12/01 17:39:25   3021s] |  -1.176|   -1.176| -999.620|-1012.569|   93.07%|   0:00:00.0| 2390.9M|        wc|  default| B0/ram_reg[427]/D             |
[12/01 17:39:27   3023s] |  -1.176|   -1.176| -994.735|-1009.111|   93.08%|   0:00:02.0| 2390.9M|        wc|  default| B1/ram_reg[64]/D              |
[12/01 17:39:27   3023s] |  -1.176|   -1.176| -994.377|-1008.753|   93.08%|   0:00:00.0| 2390.9M|        wc|  default| B3/ram_reg[459]/D             |
[12/01 17:39:28   3023s] |  -1.176|   -1.176| -994.086|-1008.531|   93.08%|   0:00:01.0| 2390.9M|        wc|  default| B3/ram_reg[459]/D             |
[12/01 17:39:31   3026s] |  -1.176|   -1.176| -988.453|-1004.549|   93.09%|   0:00:03.0| 2390.9M|        wc|  default| B0/ram_reg[450]/D             |
[12/01 17:39:31   3026s] |  -1.176|   -1.176| -988.235|-1004.331|   93.09%|   0:00:00.0| 2390.9M|        wc|  default| B1/ram_reg[320]/D             |
[12/01 17:39:31   3026s] |  -1.176|   -1.176| -987.839|-1003.935|   93.09%|   0:00:00.0| 2390.9M|        wc|  default| B0/ram_reg[450]/D             |
[12/01 17:39:31   3027s] |  -1.176|   -1.176| -987.479|-1003.654|   93.09%|   0:00:00.0| 2390.9M|        wc|  default| B3/ram_reg[427]/D             |
[12/01 17:39:33   3029s] |  -1.176|   -1.176| -986.493|-1002.857|   93.09%|   0:00:02.0| 2390.9M|        wc|  default| B1/ram_reg[266]/D             |
[12/01 17:39:33   3029s] |  -1.176|   -1.176| -986.390|-1002.755|   93.09%|   0:00:00.0| 2390.9M|        wc|  default| B1/ram_reg[266]/D             |
[12/01 17:39:33   3029s] |  -1.176|   -1.176| -986.355|-1002.730|   93.09%|   0:00:00.0| 2390.9M|        wc|  default| B3/ram_reg[427]/D             |
[12/01 17:39:33   3029s] |  -1.176|   -1.176| -986.099|-1002.474|   93.10%|   0:00:00.0| 2390.9M|        wc|  default| B3/ram_reg[427]/D             |
[12/01 17:39:36   3031s] |  -1.176|   -1.176| -979.938| -997.973|   93.10%|   0:00:03.0| 2390.9M|        wc|  default| B1/ram_reg[233]/D             |
[12/01 17:39:36   3031s] |  -1.176|   -1.176| -979.825| -997.859|   93.11%|   0:00:00.0| 2390.9M|        wc|  default| B2/ram_reg[209]/D             |
[12/01 17:39:37   3032s] |  -1.176|   -1.176| -978.075| -996.467|   93.11%|   0:00:01.0| 2390.9M|        wc|  default| B2/ram_reg[250]/D             |
[12/01 17:39:38   3033s] |  -1.176|   -1.176| -977.549| -996.008|   93.11%|   0:00:01.0| 2390.9M|        wc|  default| B3/ram_reg[346]/D             |
[12/01 17:39:38   3033s] |  -1.176|   -1.176| -977.303| -995.762|   93.11%|   0:00:00.0| 2390.9M|        wc|  default| B3/ram_reg[203]/D             |
[12/01 17:39:38   3034s] |  -1.176|   -1.176| -977.156| -995.734|   93.11%|   0:00:00.0| 2390.9M|        wc|  default| B1/ram_reg[259]/D             |
[12/01 17:39:38   3034s] |  -1.176|   -1.176| -976.994| -995.569|   93.11%|   0:00:00.0| 2390.9M|        wc|  default| B1/ram_reg[11]/D              |
[12/01 17:39:40   3035s] |  -1.176|   -1.176| -976.255| -995.110|   93.11%|   0:00:02.0| 2390.9M|        wc|  default| B3/ram_reg[203]/D             |
[12/01 17:39:40   3035s] |  -1.176|   -1.176| -975.625| -994.409|   93.11%|   0:00:00.0| 2390.9M|        wc|  default| B1/ram_reg[410]/D             |
[12/01 17:39:40   3035s] |  -1.176|   -1.176| -975.533| -994.340|   93.11%|   0:00:00.0| 2390.9M|        wc|  default| B1/ram_reg[410]/D             |
[12/01 17:39:42   3037s] |  -1.176|   -1.176| -971.112| -990.927|   93.12%|   0:00:02.0| 2390.9M|        wc|  default| B2/ram_reg[115]/D             |
[12/01 17:39:42   3037s] |  -1.176|   -1.176| -971.049| -990.864|   93.12%|   0:00:00.0| 2390.9M|        wc|  default| B2/ram_reg[115]/D             |
[12/01 17:39:42   3037s] |  -1.176|   -1.176| -970.859| -990.666|   93.12%|   0:00:00.0| 2390.9M|        wc|  default| B1/ram_reg[154]/D             |
[12/01 17:39:42   3037s] |  -1.176|   -1.176| -970.832| -990.642|   93.12%|   0:00:00.0| 2390.9M|        wc|  default| B1/ram_reg[154]/D             |
[12/01 17:39:42   3038s] |  -1.176|   -1.176| -970.807| -990.617|   93.12%|   0:00:00.0| 2390.9M|        wc|  default| B1/ram_reg[154]/D             |
[12/01 17:39:42   3038s] |  -1.176|   -1.176| -970.760| -990.591|   93.12%|   0:00:00.0| 2390.9M|        wc|  default| B2/ram_reg[115]/D             |
[12/01 17:39:46   3041s] |  -1.176|   -1.176| -967.452| -988.393|   93.14%|   0:00:04.0| 2390.9M|        wc|  default| B1/ram_reg[1]/D               |
[12/01 17:39:46   3041s] |  -1.176|   -1.176| -967.419| -988.360|   93.14%|   0:00:00.0| 2390.9M|        wc|  default| B1/ram_reg[1]/D               |
[12/01 17:39:46   3042s] |  -1.176|   -1.176| -967.386| -988.228|   93.14%|   0:00:00.0| 2390.9M|        wc|  default| B1/ram_reg[288]/D             |
[12/01 17:39:47   3042s] |  -1.176|   -1.176| -967.110| -988.143|   93.14%|   0:00:01.0| 2390.9M|        wc|  default| B3/ram_reg[11]/D              |
[12/01 17:39:47   3042s] |  -1.176|   -1.176| -967.096| -988.128|   93.14%|   0:00:00.0| 2390.9M|        wc|  default| B3/ram_reg[11]/D              |
[12/01 17:39:50   3045s] |  -1.176|   -1.176| -964.402| -986.411|   93.16%|   0:00:03.0| 2390.9M|        wc|  default| B1/ram_reg[448]/D             |
[12/01 17:39:50   3045s] |  -1.176|   -1.176| -964.311| -986.320|   93.16%|   0:00:00.0| 2390.9M|        wc|  default| B1/ram_reg[274]/D             |
[12/01 17:39:51   3047s] |  -1.176|   -1.176| -963.142| -985.719|   93.17%|   0:00:01.0| 2390.9M|        wc|  default| B1/ram_reg[274]/D             |
[12/01 17:39:54   3050s] |  -1.176|   -1.176| -962.982| -985.743|   93.18%|   0:00:03.0| 2390.9M|        wc|  default| B1/ram_reg[448]/D             |
[12/01 17:39:54   3050s] |  -1.176|   -1.176| -962.541| -985.312|   93.18%|   0:00:00.0| 2390.9M|        wc|  default| B1/ram_reg[2]/D               |
[12/01 17:39:55   3050s] |  -1.176|   -1.176| -962.516| -985.287|   93.18%|   0:00:01.0| 2390.9M|        wc|  default| B1/ram_reg[2]/D               |
[12/01 17:39:55   3051s] |  -1.176|   -1.176| -962.099| -985.050|   93.19%|   0:00:00.0| 2390.9M|        wc|  default| B0/ram_reg[377]/D             |
[12/01 17:39:56   3051s] |  -1.176|   -1.176| -961.900| -984.841|   93.19%|   0:00:01.0| 2390.9M|        wc|  default| B0/ram_reg[377]/D             |
[12/01 17:39:56   3052s] |  -1.176|   -1.176| -961.869| -984.866|   93.19%|   0:00:00.0| 2390.9M|        wc|  default| B0/ram_reg[377]/D             |
[12/01 17:40:00   3056s] |  -1.176|   -1.176| -961.807| -984.948|   93.20%|   0:00:04.0| 2390.9M|        wc|  default| B1/ram_reg[456]/D             |
[12/01 17:40:01   3056s] |  -1.176|   -1.176| -961.649| -984.790|   93.20%|   0:00:01.0| 2390.9M|        wc|  default| B1/ram_reg[57]/D              |
[12/01 17:40:01   3056s] |  -1.176|   -1.176| -961.414| -984.613|   93.20%|   0:00:00.0| 2390.9M|        wc|  default| B1/ram_reg[57]/D              |
[12/01 17:40:01   3056s] |  -1.176|   -1.176| -961.384| -984.583|   93.20%|   0:00:00.0| 2390.9M|        wc|  default| B1/ram_reg[57]/D              |
[12/01 17:40:03   3059s] |  -1.176|   -1.176| -961.208| -984.201|   93.20%|   0:00:02.0| 2390.9M|        wc|  default| B1/ram_reg[482]/D             |
[12/01 17:40:05   3060s] |  -1.176|   -1.176| -961.091| -984.099|   93.20%|   0:00:02.0| 2390.9M|        wc|  default| B1/ram_reg[482]/D             |
[12/01 17:40:08   3063s] |  -1.176|   -1.176| -961.045| -984.146|   93.21%|   0:00:03.0| 2390.9M|        wc|  default| B1/ram_reg[482]/D             |
[12/01 17:40:08   3064s] |  -1.176|   -1.176| -960.980| -984.090|   93.21%|   0:00:00.0| 2390.9M|        wc|  default| B1/ram_reg[482]/D             |
[12/01 17:40:08   3064s] |  -1.176|   -1.176| -960.943| -984.052|   93.21%|   0:00:00.0| 2390.9M|        wc|  default| B1/ram_reg[482]/D             |
[12/01 17:40:13   3068s] |  -1.176|   -1.176| -960.489| -983.781|   93.22%|   0:00:05.0| 2390.9M|        wc|  default| B1/ram_reg[112]/D             |
[12/01 17:40:13   3069s] |  -1.176|   -1.176| -960.376| -983.715|   93.22%|   0:00:00.0| 2390.9M|        wc|  default| B1/ram_reg[112]/D             |
[12/01 17:40:13   3069s] |  -1.176|   -1.176| -960.364| -983.703|   93.22%|   0:00:00.0| 2390.9M|        wc|  default| B1/ram_reg[112]/D             |
[12/01 17:40:15   3070s] |  -1.176|   -1.176| -960.308| -983.594|   93.23%|   0:00:02.0| 2390.9M|        wc|  default| B3/ram_reg[49]/D              |
[12/01 17:40:15   3071s] |  -1.176|   -1.176| -960.287| -983.588|   93.22%|   0:00:00.0| 2390.9M|        wc|  default| B3/ram_reg[49]/D              |
[12/01 17:40:17   3073s] |  -1.176|   -1.176| -960.580| -983.808|   93.23%|   0:00:02.0| 2390.9M|        wc|  default| B2/ram_reg[159]/D             |
[12/01 17:40:17   3073s] +--------+---------+---------+---------+---------+------------+--------+----------+---------+-------------------------------+
[12/01 17:40:17   3073s] 
[12/01 17:40:17   3073s] *** Finish Core Optimize Step (cpu=0:04:08 real=0:04:08 mem=2390.9M) ***
[12/01 17:40:18   3073s] 
[12/01 17:40:18   3073s] *** Finished Optimize Step Cumulative (cpu=0:10:58 real=0:10:59 mem=2390.9M) ***
[12/01 17:40:18   3073s] OptDebug: End of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-1.176|-960.580|
|reg2reg   |-0.601|-322.695|
|HEPG      |-0.601|-322.695|
|All Paths |-1.176|-983.808|
+----------+------+--------+

[12/01 17:40:18   3073s] ** GigaOpt Optimizer WNS Slack -1.176 TNS Slack -983.808 Density 93.23
[12/01 17:40:18   3073s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.3859460.6
[12/01 17:40:18   3073s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2390.9M
[12/01 17:40:18   3073s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.185, REAL:0.186, MEM:2333.9M
[12/01 17:40:18   3073s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2333.9M
[12/01 17:40:18   3073s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2333.9M
[12/01 17:40:18   3073s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2333.9M
[12/01 17:40:18   3073s] OPERPROF:       Starting CMU at level 4, MEM:2333.9M
[12/01 17:40:18   3073s] OPERPROF:       Finished CMU at level 4, CPU:0.006, REAL:0.006, MEM:2333.9M
[12/01 17:40:18   3073s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.062, REAL:0.063, MEM:2333.9M
[12/01 17:40:18   3073s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2333.9M
[12/01 17:40:18   3073s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2333.9M
[12/01 17:40:18   3073s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.159, REAL:0.159, MEM:2333.9M
[12/01 17:40:18   3073s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.159, REAL:0.159, MEM:2333.9M
[12/01 17:40:18   3073s] TDRefine: refinePlace mode is spiral
[12/01 17:40:18   3073s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3859460.10
[12/01 17:40:18   3073s] OPERPROF: Starting RefinePlace at level 1, MEM:2333.9M
[12/01 17:40:18   3073s] *** Starting refinePlace (0:51:14 mem=2333.9M) ***
[12/01 17:40:18   3073s] Total net bbox length = 4.271e+06 (1.939e+06 2.332e+06) (ext = 3.353e+03)
[12/01 17:40:18   3074s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/01 17:40:18   3074s] 
[12/01 17:40:18   3074s] Starting Small incrNP...
[12/01 17:40:18   3074s] User Input Parameters:
[12/01 17:40:18   3074s] - Congestion Driven    : Off
[12/01 17:40:18   3074s] - Timing Driven        : Off
[12/01 17:40:18   3074s] - Area-Violation Based : Off
[12/01 17:40:18   3074s] - Start Rollback Level : -5
[12/01 17:40:18   3074s] - Legalized            : On
[12/01 17:40:18   3074s] - Window Based         : Off
[12/01 17:40:18   3074s] - eDen incr mode       : Off
[12/01 17:40:18   3074s] - Small incr mode      : On
[12/01 17:40:18   3074s] 
[12/01 17:40:18   3074s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:2333.9M
[12/01 17:40:18   3074s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2336.0M
[12/01 17:40:18   3074s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.018, REAL:0.018, MEM:2336.0M
[12/01 17:40:18   3074s] default core: bins with density > 0.750 = 98.53 % ( 1139 / 1156 )
[12/01 17:40:18   3074s] Density distribution unevenness ratio = 2.796%
[12/01 17:40:18   3074s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.034, REAL:0.034, MEM:2336.0M
[12/01 17:40:18   3074s] cost 1.348571, thresh 1.000000
[12/01 17:40:18   3074s] OPERPROF:   Starting spMPad at level 2, MEM:2334.0M
[12/01 17:40:18   3074s] OPERPROF:     Starting spContextMPad at level 3, MEM:2334.0M
[12/01 17:40:18   3074s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.001, REAL:0.000, MEM:2334.0M
[12/01 17:40:18   3074s] MP Top (132067): mp=1.019. U=0.932.
[12/01 17:40:18   3074s] OPERPROF:   Finished spMPad at level 2, CPU:0.022, REAL:0.022, MEM:2334.0M
[12/01 17:40:18   3074s] MPU (132067) 0.932 -> 0.950
[12/01 17:40:18   3074s] incrNP th 1.000, 0.100
[12/01 17:40:18   3074s] clkAW=1 clkAWMode=2 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[12/01 17:40:18   3074s] OPERPROF:   Starting IPInitSPData at level 2, MEM:2334.0M
[12/01 17:40:18   3074s] OPERPROF:     Starting spInitNetWt at level 3, MEM:2334.0M
[12/01 17:40:18   3074s] no activity file in design. spp won't run.
[12/01 17:40:18   3074s] [spp] 0
[12/01 17:40:18   3074s] [adp] 0:1:1:3
[12/01 17:40:18   3074s] OPERPROF:     Finished spInitNetWt at level 3, CPU:0.027, REAL:0.027, MEM:2334.0M
[12/01 17:40:18   3074s] SP #FI/SF FL/PI 0/0 132067/0
[12/01 17:40:18   3074s] OPERPROF:   Finished IPInitSPData at level 2, CPU:0.063, REAL:0.064, MEM:2334.0M
[12/01 17:40:18   3074s] NP #FI/FS/SF FL/PI: 0/0/0 132067/0
[12/01 17:40:19   3074s] no activity file in design. spp won't run.
[12/01 17:40:19   3074s] RPlace IncrNP: Rollback Lev = -3
[12/01 17:40:19   3074s] OPERPROF:   Starting npPlace at level 2, MEM:2383.6M
[12/01 17:40:19   3074s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[12/01 17:40:19   3074s] No instances found in the vector
[12/01 17:40:19   3074s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2411.2M, DRC: 0)
[12/01 17:40:19   3074s] 0 (out of 0) MH cells were successfully legalized.
[12/01 17:40:27   3083s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[12/01 17:40:27   3083s] No instances found in the vector
[12/01 17:40:27   3083s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2489.8M, DRC: 0)
[12/01 17:40:27   3083s] 0 (out of 0) MH cells were successfully legalized.
[12/01 17:40:39   3094s] Legalizing MH Cells... 0 / 0 / 0 (level 10)
[12/01 17:40:39   3094s] No instances found in the vector
[12/01 17:40:39   3094s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2498.1M, DRC: 0)
[12/01 17:40:39   3094s] 0 (out of 0) MH cells were successfully legalized.
[12/01 17:40:47   3103s] OPERPROF:   Finished npPlace at level 2, CPU:28.459, REAL:28.477, MEM:2508.9M
[12/01 17:40:47   3103s] no activity file in design. spp won't run.
[12/01 17:40:47   3103s] OPERPROF:   Starting IPDeleteSPData at level 2, MEM:2508.9M
[12/01 17:40:47   3103s] OPERPROF:   Finished IPDeleteSPData at level 2, CPU:0.000, REAL:0.000, MEM:2508.9M
[12/01 17:40:47   3103s] 
[12/01 17:40:47   3103s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:2508.9M
[12/01 17:40:47   3103s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2508.9M
[12/01 17:40:47   3103s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.018, REAL:0.018, MEM:2508.9M
[12/01 17:40:47   3103s] default core: bins with density > 0.750 = 96.80 % ( 1119 / 1156 )
[12/01 17:40:47   3103s] Density distribution unevenness ratio = 2.735%
[12/01 17:40:47   3103s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.034, REAL:0.034, MEM:2508.9M
[12/01 17:40:47   3103s] RPlace postIncrNP: Density = 1.348571 -> 1.052857.
[12/01 17:40:47   3103s] RPlace postIncrNP Info: Density distribution changes:
[12/01 17:40:47   3103s] [1.10+      ] :	 11 (0.95%) -> 0 (0.00%)
[12/01 17:40:47   3103s] [1.05 - 1.10] :	 32 (2.77%) -> 1 (0.09%)
[12/01 17:40:47   3103s] [1.00 - 1.05] :	 112 (9.69%) -> 81 (7.01%)
[12/01 17:40:47   3103s] [0.95 - 1.00] :	 307 (26.56%) -> 511 (44.20%)
[12/01 17:40:47   3103s] [0.90 - 0.95] :	 368 (31.83%) -> 321 (27.77%)
[12/01 17:40:47   3103s] [0.85 - 0.90] :	 221 (19.12%) -> 121 (10.47%)
[12/01 17:40:47   3103s] [0.80 - 0.85] :	 70 (6.06%) -> 58 (5.02%)
[12/01 17:40:47   3103s] Move report: incrNP moves 130865 insts, mean move: 13.15 um, max move: 279.44 um 
[12/01 17:40:47   3103s] 	Max move on inst (B2/FE_OCPC48956_FE_OFN19826_n18842): (446.88, 204.40) --> (593.04, 337.68)
[12/01 17:40:47   3103s] Finished incrNP (cpu=0:00:29.3, real=0:00:29.0, mem=2508.9M)
[12/01 17:40:47   3103s] End of Small incrNP (cpu=0:00:29.3, real=0:00:29.0)
[12/01 17:40:47   3103s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2508.9M
[12/01 17:40:47   3103s] Starting refinePlace ...
[12/01 17:40:48   3103s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[12/01 17:40:48   3103s] ** Cut row section cpu time 0:00:00.0.
[12/01 17:40:48   3103s]    Spread Effort: high, pre-route mode, useDDP on.
[12/01 17:40:49   3105s] [CPU] RefinePlace/preRPlace (cpu=0:00:02.1, real=0:00:02.0, mem=2508.9MB) @(0:51:43 - 0:51:45).
[12/01 17:40:49   3105s] Move report: preRPlace moves 77493 insts, mean move: 1.53 um, max move: 18.48 um 
[12/01 17:40:49   3105s] 	Max move on inst (B3/U9966): (211.12, 537.60) --> (217.84, 549.36)
[12/01 17:40:49   3105s] 	Length: 5 sites, height: 1 rows, site name: core7T, cell type: NOR2X1
[12/01 17:40:50   3105s] wireLenOptFixPriorityInst 0 inst fixed
[12/01 17:40:50   3105s] Placement tweakage begins.
[12/01 17:40:50   3105s] wire length = 4.635e+06
[12/01 17:40:54   3110s] wire length = 4.448e+06
[12/01 17:40:54   3110s] Placement tweakage ends.
[12/01 17:40:54   3110s] Move report: tweak moves 38566 insts, mean move: 3.65 um, max move: 21.28 um 
[12/01 17:40:54   3110s] 	Max move on inst (B0/FE_OFC4505_n2459): (147.28, 525.84) --> (126.00, 525.84)
[12/01 17:40:54   3110s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:04.6, real=0:00:04.0, mem=2553.7MB) @(0:51:46 - 0:51:50).
[12/01 17:40:54   3110s] 
[12/01 17:40:54   3110s] Running Spiral with 1 thread in Normal Mode  fetchWidth=256 
[12/01 17:40:56   3111s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/01 17:40:56   3111s] [CPU] RefinePlace/Legalization (cpu=0:00:01.8, real=0:00:02.0, mem=2553.7MB) @(0:51:50 - 0:51:52).
[12/01 17:40:56   3111s] Move report: Detail placement moves 88787 insts, mean move: 2.44 um, max move: 19.60 um 
[12/01 17:40:56   3111s] 	Max move on inst (FE_OCPC52546_FE_OFN18924_aa_mux_out_353): (1030.40, 1286.32) --> (1010.80, 1286.32)
[12/01 17:40:56   3111s] 	Runtime: CPU: 0:00:08.6 REAL: 0:00:09.0 MEM: 2553.7MB
[12/01 17:40:56   3111s] Statistics of distance of Instance movement in refine placement:
[12/01 17:40:56   3111s]   maximum (X+Y) =       279.44 um
[12/01 17:40:56   3111s]   inst (B2/FE_OCPC48956_FE_OFN19826_n18842) with max move: (446.88, 204.4) -> (593.04, 337.68)
[12/01 17:40:56   3111s]   mean    (X+Y) =        13.32 um
[12/01 17:40:56   3111s] Total instances flipped for legalization: 469
[12/01 17:40:56   3111s] Summary Report:
[12/01 17:40:56   3111s] Instances move: 130978 (out of 132067 movable)
[12/01 17:40:56   3111s] Instances flipped: 469
[12/01 17:40:56   3111s] Mean displacement: 13.32 um
[12/01 17:40:56   3111s] Max displacement: 279.44 um (Instance: B2/FE_OCPC48956_FE_OFN19826_n18842) (446.88, 204.4) -> (593.04, 337.68)
[12/01 17:40:56   3111s] 	Length: 3 sites, height: 1 rows, site name: core7T, cell type: INVX2
[12/01 17:40:56   3111s] Total instances moved : 130978
[12/01 17:40:56   3111s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:8.619, REAL:8.630, MEM:2553.7M
[12/01 17:40:56   3112s] Total net bbox length = 3.929e+06 (1.736e+06 2.193e+06) (ext = 3.467e+03)
[12/01 17:40:56   3112s] Runtime: CPU: 0:00:38.0 REAL: 0:00:38.0 MEM: 2553.7MB
[12/01 17:40:56   3112s] [CPU] RefinePlace/total (cpu=0:00:38.0, real=0:00:38.0, mem=2553.7MB) @(0:51:14 - 0:51:52).
[12/01 17:40:56   3112s] *** Finished refinePlace (0:51:52 mem=2553.7M) ***
[12/01 17:40:56   3112s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3859460.10
[12/01 17:40:56   3112s] OPERPROF: Finished RefinePlace at level 1, CPU:38.078, REAL:38.109, MEM:2553.7M
[12/01 17:40:56   3112s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2553.7M
[12/01 17:40:57   3112s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.155, REAL:0.156, MEM:2338.7M
[12/01 17:40:57   3112s] *** maximum move = 279.44 um ***
[12/01 17:40:57   3113s] *** Finished re-routing un-routed nets (2338.7M) ***
[12/01 17:41:04   3119s] OPERPROF: Starting DPlace-Init at level 1, MEM:2338.7M
[12/01 17:41:04   3119s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2338.7M
[12/01 17:41:04   3119s] OPERPROF:     Starting CMU at level 3, MEM:2338.7M
[12/01 17:41:04   3119s] OPERPROF:     Finished CMU at level 3, CPU:0.006, REAL:0.006, MEM:2338.7M
[12/01 17:41:04   3119s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.064, REAL:0.064, MEM:2338.7M
[12/01 17:41:04   3119s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2338.7M
[12/01 17:41:04   3119s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2338.7M
[12/01 17:41:04   3119s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.163, REAL:0.162, MEM:2338.7M
[12/01 17:41:05   3120s] 
[12/01 17:41:05   3120s] *** Finish Physical Update (cpu=0:00:47.0 real=0:00:47.0 mem=2338.7M) ***
[12/01 17:41:05   3120s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.3859460.6
[12/01 17:41:06   3121s] ** GigaOpt Optimizer WNS Slack -1.347 TNS Slack -1088.101 Density 93.23
[12/01 17:41:06   3121s] Recovering Place ECO bump
[12/01 17:41:06   3121s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2338.7M
[12/01 17:41:06   3121s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.001, REAL:0.002, MEM:2338.7M
[12/01 17:41:06   3121s] Active Path Group: reg2reg  
[12/01 17:41:06   3122s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+-------------------------------+
[12/01 17:41:06   3122s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|           End Point           |
[12/01 17:41:06   3122s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+-------------------------------+
[12/01 17:41:06   3122s] |  -0.914|   -1.347|-443.889|-1088.101|   93.23%|   0:00:00.0| 2338.7M|        wc|  reg2reg| B1/ram_reg[255]/D             |
[12/01 17:41:07   3122s] |  -0.794|   -1.383|-442.990|-1091.904|   93.23%|   0:00:01.0| 2338.7M|        wc|  reg2reg| B0/ram_reg[255]/D             |
[12/01 17:41:07   3122s] |  -0.770|   -1.378|-441.271|-1093.115|   93.23%|   0:00:00.0| 2338.7M|        wc|  reg2reg| B0/ram_reg[255]/D             |
[12/01 17:41:07   3123s] |  -0.758|   -1.378|-441.197|-1093.013|   93.23%|   0:00:00.0| 2338.7M|        wc|  reg2reg| B0/ram_reg[255]/D             |
[12/01 17:41:08   3123s] |  -0.738|   -1.378|-440.366|-1094.479|   93.23%|   0:00:01.0| 2338.7M|        wc|  reg2reg| B3/ram_reg[151]/D             |
[12/01 17:41:09   3124s] |  -0.720|   -1.330|-437.805|-1091.209|   93.23%|   0:00:01.0| 2338.7M|        wc|  reg2reg| B0/ram_reg[487]/D             |
[12/01 17:41:09   3124s] |  -0.710|   -1.332|-436.305|-1091.518|   93.23%|   0:00:00.0| 2338.7M|        wc|  reg2reg| B0/ram_reg[255]/D             |
[12/01 17:41:10   3126s] |  -0.710|   -1.332|-435.407|-1090.003|   93.24%|   0:00:01.0| 2338.7M|        wc|  reg2reg| B0/ram_reg[255]/D             |
[12/01 17:41:10   3126s] |  -0.698|   -1.332|-435.312|-1090.003|   93.24%|   0:00:00.0| 2338.7M|        wc|  reg2reg| B0/ram_reg[255]/D             |
[12/01 17:41:11   3126s] |  -0.698|   -1.332|-434.218|-1090.195|   93.24%|   0:00:01.0| 2338.7M|        wc|  reg2reg| B0/ram_reg[255]/D             |
[12/01 17:41:11   3126s] |  -0.698|   -1.332|-433.962|-1090.056|   93.24%|   0:00:00.0| 2338.7M|        wc|  reg2reg| B0/ram_reg[255]/D             |
[12/01 17:41:11   3126s] |  -0.698|   -1.332|-433.926|-1090.056|   93.24%|   0:00:00.0| 2338.7M|        wc|  reg2reg| B0/ram_reg[255]/D             |
[12/01 17:41:11   3127s] |  -0.698|   -1.332|-434.153|-1090.435|   93.24%|   0:00:00.0| 2338.7M|        wc|  reg2reg| B0/ram_reg[255]/D             |
[12/01 17:41:11   3127s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+-------------------------------+
[12/01 17:41:11   3127s] 
[12/01 17:41:11   3127s] *** Finish Core Optimize Step (cpu=0:00:05.1 real=0:00:05.0 mem=2338.7M) ***
[12/01 17:41:11   3127s] Active Path Group: default 
[12/01 17:41:11   3127s] +--------+---------+---------+---------+---------+------------+--------+----------+---------+-------------------------------+
[12/01 17:41:11   3127s] |  WNS   | All WNS |   TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|           End Point           |
[12/01 17:41:11   3127s] +--------+---------+---------+---------+---------+------------+--------+----------+---------+-------------------------------+
[12/01 17:41:11   3127s] |  -1.332|   -1.332|-1051.208|-1090.435|   93.24%|   0:00:00.0| 2338.7M|        wc|  default| B1/ram_reg[319]/D             |
[12/01 17:41:12   3128s] |  -1.315|   -1.315|-1047.903|-1087.408|   93.23%|   0:00:01.0| 2376.8M|        wc|  default| B3/ram_reg[151]/D             |
[12/01 17:41:13   3128s] |  -1.296|   -1.296|-1058.376|-1097.194|   93.24%|   0:00:01.0| 2376.8M|        wc|  default| B3/ram_reg[151]/D             |
[12/01 17:41:16   3131s] |  -1.283|   -1.283|-1053.706|-1092.811|   93.23%|   0:00:03.0| 2434.1M|        wc|  default| B3/ram_reg[151]/D             |
[12/01 17:41:16   3132s] |  -1.283|   -1.283|-1053.464|-1092.706|   93.22%|   0:00:00.0| 2434.1M|        wc|  default| B3/ram_reg[151]/D             |
[12/01 17:41:19   3135s] |  -1.283|   -1.283|-1052.905|-1092.122|   93.22%|   0:00:03.0| 2434.1M|        wc|  default| B3/ram_reg[151]/D             |
[12/01 17:41:20   3135s] |  -1.283|   -1.283|-1052.873|-1092.111|   93.22%|   0:00:01.0| 2434.1M|        wc|  default| B3/ram_reg[151]/D             |
[12/01 17:41:20   3135s] |  -1.283|   -1.283|-1052.873|-1092.111|   93.22%|   0:00:00.0| 2434.1M|        wc|  default| B3/ram_reg[151]/D             |
[12/01 17:41:20   3135s] +--------+---------+---------+---------+---------+------------+--------+----------+---------+-------------------------------+
[12/01 17:41:20   3135s] 
[12/01 17:41:20   3135s] *** Finish Core Optimize Step (cpu=0:00:08.6 real=0:00:09.0 mem=2434.1M) ***
[12/01 17:41:20   3135s] 
[12/01 17:41:20   3135s] *** Finished Optimize Step Cumulative (cpu=0:00:13.9 real=0:00:14.0 mem=2434.1M) ***
[12/01 17:41:20   3135s] ** GigaOpt Optimizer WNS Slack -1.283 TNS Slack -1092.111 Density 93.22
[12/01 17:41:20   3135s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2434.1M
[12/01 17:41:20   3136s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.181, REAL:0.181, MEM:2338.1M
[12/01 17:41:20   3136s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2338.1M
[12/01 17:41:20   3136s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2338.1M
[12/01 17:41:20   3136s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2338.1M
[12/01 17:41:20   3136s] OPERPROF:       Starting CMU at level 4, MEM:2338.1M
[12/01 17:41:20   3136s] OPERPROF:       Finished CMU at level 4, CPU:0.006, REAL:0.006, MEM:2338.1M
[12/01 17:41:20   3136s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.061, REAL:0.061, MEM:2338.1M
[12/01 17:41:20   3136s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2338.1M
[12/01 17:41:20   3136s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2338.1M
[12/01 17:41:20   3136s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.156, REAL:0.157, MEM:2338.1M
[12/01 17:41:20   3136s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.157, REAL:0.157, MEM:2338.1M
[12/01 17:41:20   3136s] TDRefine: refinePlace mode is spiral
[12/01 17:41:20   3136s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3859460.11
[12/01 17:41:20   3136s] OPERPROF: Starting RefinePlace at level 1, MEM:2338.1M
[12/01 17:41:20   3136s] *** Starting refinePlace (0:52:16 mem=2338.1M) ***
[12/01 17:41:20   3136s] Total net bbox length = 3.929e+06 (1.736e+06 2.193e+06) (ext = 3.467e+03)
[12/01 17:41:20   3136s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/01 17:41:20   3136s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2338.1M
[12/01 17:41:20   3136s] Starting refinePlace ...
[12/01 17:41:20   3136s] One DDP V2 for no tweak run.
[12/01 17:41:21   3136s] 
[12/01 17:41:21   3136s] Running Spiral with 1 thread in Normal Mode  fetchWidth=256 
[12/01 17:41:22   3137s] Move report: legalization moves 675 insts, mean move: 5.35 um, max move: 24.08 um spiral
[12/01 17:41:22   3137s] 	Max move on inst (MULTIPLIER/mult_10_G32/FE_OFC18377_aa_mux_out_248): (1284.08, 106.40) --> (1292.48, 122.08)
[12/01 17:41:22   3137s] [CPU] RefinePlace/Legalization (cpu=0:00:01.2, real=0:00:02.0, mem=2341.2MB) @(0:52:16 - 0:52:18).
[12/01 17:41:22   3137s] Move report: Detail placement moves 675 insts, mean move: 5.35 um, max move: 24.08 um 
[12/01 17:41:22   3137s] 	Max move on inst (MULTIPLIER/mult_10_G32/FE_OFC18377_aa_mux_out_248): (1284.08, 106.40) --> (1292.48, 122.08)
[12/01 17:41:22   3137s] 	Runtime: CPU: 0:00:01.3 REAL: 0:00:02.0 MEM: 2341.2MB
[12/01 17:41:22   3137s] Statistics of distance of Instance movement in refine placement:
[12/01 17:41:22   3137s]   maximum (X+Y) =        24.08 um
[12/01 17:41:22   3137s]   inst (MULTIPLIER/mult_10_G32/FE_OFC18377_aa_mux_out_248) with max move: (1284.08, 106.4) -> (1292.48, 122.08)
[12/01 17:41:22   3137s]   mean    (X+Y) =         5.35 um
[12/01 17:41:22   3137s] Summary Report:
[12/01 17:41:22   3137s] Instances move: 675 (out of 132084 movable)
[12/01 17:41:22   3137s] Instances flipped: 0
[12/01 17:41:22   3137s] Mean displacement: 5.35 um
[12/01 17:41:22   3137s] Max displacement: 24.08 um (Instance: MULTIPLIER/mult_10_G32/FE_OFC18377_aa_mux_out_248) (1284.08, 106.4) -> (1292.48, 122.08)
[12/01 17:41:22   3137s] 	Length: 3 sites, height: 1 rows, site name: core7T, cell type: INVX2
[12/01 17:41:22   3137s] Total instances moved : 675
[12/01 17:41:22   3137s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.304, REAL:1.306, MEM:2341.2M
[12/01 17:41:22   3137s] Total net bbox length = 3.933e+06 (1.738e+06 2.195e+06) (ext = 3.469e+03)
[12/01 17:41:22   3137s] Runtime: CPU: 0:00:01.5 REAL: 0:00:02.0 MEM: 2341.2MB
[12/01 17:41:22   3137s] [CPU] RefinePlace/total (cpu=0:00:01.5, real=0:00:02.0, mem=2341.2MB) @(0:52:16 - 0:52:18).
[12/01 17:41:22   3137s] *** Finished refinePlace (0:52:18 mem=2341.2M) ***
[12/01 17:41:22   3137s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3859460.11
[12/01 17:41:22   3137s] OPERPROF: Finished RefinePlace at level 1, CPU:1.512, REAL:1.514, MEM:2341.2M
[12/01 17:41:22   3138s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2341.2M
[12/01 17:41:22   3138s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.173, REAL:0.174, MEM:2338.2M
[12/01 17:41:22   3138s] *** maximum move = 24.08 um ***
[12/01 17:41:22   3138s] *** Finished re-routing un-routed nets (2338.2M) ***
[12/01 17:41:22   3138s] OPERPROF: Starting DPlace-Init at level 1, MEM:2338.2M
[12/01 17:41:22   3138s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2338.2M
[12/01 17:41:23   3138s] OPERPROF:     Starting CMU at level 3, MEM:2338.2M
[12/01 17:41:23   3138s] OPERPROF:     Finished CMU at level 3, CPU:0.006, REAL:0.006, MEM:2338.2M
[12/01 17:41:23   3138s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.065, REAL:0.064, MEM:2338.2M
[12/01 17:41:23   3138s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2338.2M
[12/01 17:41:23   3138s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2338.2M
[12/01 17:41:23   3138s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.160, REAL:0.161, MEM:2338.2M
[12/01 17:41:23   3139s] 
[12/01 17:41:23   3139s] *** Finish Physical Update (cpu=0:00:03.3 real=0:00:03.0 mem=2338.2M) ***
[12/01 17:41:24   3139s] ** GigaOpt Optimizer WNS Slack -1.283 TNS Slack -1093.360 Density 93.22
[12/01 17:41:24   3139s] OptDebug: End of Setup Fixing:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-1.283|-1054.157|
|reg2reg   |-0.700| -433.978|
|HEPG      |-0.700| -433.978|
|All Paths |-1.283|-1093.360|
+----------+------+---------+

[12/01 17:41:24   3139s] Bottom Preferred Layer:
[12/01 17:41:24   3139s] +---------------+------------+----------+
[12/01 17:41:24   3139s] |     Layer     |   OPT_LA   |   Rule   |
[12/01 17:41:24   3139s] +---------------+------------+----------+
[12/01 17:41:24   3139s] | METAL5 (z=5)  |        210 | default  |
[12/01 17:41:24   3139s] +---------------+------------+----------+
[12/01 17:41:24   3139s] Via Pillar Rule:
[12/01 17:41:24   3139s]     None
[12/01 17:41:24   3139s] 
[12/01 17:41:24   3139s] *** Finish pre-CTS Setup Fixing (cpu=0:12:04 real=0:12:06 mem=2338.2M) ***
[12/01 17:41:24   3139s] 
[12/01 17:41:24   3139s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.3859460.3
[12/01 17:41:24   3139s] Total-nets :: 133150, Stn-nets :: 86864, ratio :: 65.2377 %
[12/01 17:41:24   3139s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2319.1M
[12/01 17:41:24   3139s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.174, REAL:0.174, MEM:2275.1M
[12/01 17:41:24   3139s] TotalInstCnt at PhyDesignMc Destruction: 132,084
[12/01 17:41:24   3139s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3859460.10
[12/01 17:41:24   3139s] *** TnsOpt #2 [finish] : cpu/real = 0:12:07.6/0:12:08.9 (1.0), totSession cpu/real = 0:52:19.7/1:16:53.5 (0.7), mem = 2275.1M
[12/01 17:41:24   3139s] 
[12/01 17:41:24   3139s] =============================================================================================
[12/01 17:41:24   3139s]  Step TAT Report for TnsOpt #2                                                  20.15-s105_1
[12/01 17:41:24   3139s] =============================================================================================
[12/01 17:41:24   3139s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/01 17:41:24   3139s] ---------------------------------------------------------------------------------------------
[12/01 17:41:24   3139s] [ RefinePlace            ]      2   0:00:50.4  (   6.9 % )     0:00:50.4 /  0:00:50.3    1.0
[12/01 17:41:24   3139s] [ SlackTraversorInit     ]      3   0:00:01.7  (   0.2 % )     0:00:01.7 /  0:00:01.7    1.0
[12/01 17:41:24   3139s] [ LibAnalyzerInit        ]      1   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.0
[12/01 17:41:24   3139s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 17:41:24   3139s] [ PlacerInterfaceInit    ]      1   0:00:00.7  (   0.1 % )     0:00:00.7 /  0:00:00.7    1.0
[12/01 17:41:24   3139s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   0.0 % )     0:00:00.2 /  0:00:00.2    1.0
[12/01 17:41:24   3139s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 17:41:24   3139s] [ TransformInit          ]      1   0:00:02.4  (   0.3 % )     0:00:02.4 /  0:00:02.4    1.0
[12/01 17:41:24   3139s] [ OptimizationStep       ]      4   0:00:07.8  (   1.1 % )     0:11:12.6 /  0:11:11.4    1.0
[12/01 17:41:24   3139s] [ OptSingleIteration     ]    514   0:00:00.7  (   0.1 % )     0:11:04.8 /  0:11:03.6    1.0
[12/01 17:41:24   3139s] [ OptGetWeight           ]    514   0:00:04.8  (   0.7 % )     0:00:04.8 /  0:00:04.8    1.0
[12/01 17:41:24   3139s] [ OptEval                ]    514   0:10:17.8  (  84.8 % )     0:10:17.8 /  0:10:16.7    1.0
[12/01 17:41:24   3139s] [ OptCommit              ]    514   0:00:04.1  (   0.6 % )     0:00:04.1 /  0:00:04.2    1.0
[12/01 17:41:24   3139s] [ IncrTimingUpdate       ]    493   0:00:11.5  (   1.6 % )     0:00:11.5 /  0:00:11.5    1.0
[12/01 17:41:24   3139s] [ PostCommitDelayUpdate  ]    514   0:00:01.3  (   0.2 % )     0:00:11.4 /  0:00:11.3    1.0
[12/01 17:41:24   3139s] [ IncrDelayCalc          ]   2208   0:00:10.0  (   1.4 % )     0:00:10.0 /  0:00:10.0    1.0
[12/01 17:41:24   3139s] [ SetupOptGetWorkingSet  ]   1538   0:00:06.6  (   0.9 % )     0:00:06.6 /  0:00:06.6    1.0
[12/01 17:41:24   3139s] [ SetupOptGetActiveNode  ]   1538   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.0
[12/01 17:41:24   3139s] [ SetupOptSlackGraph     ]    514   0:00:07.8  (   1.1 % )     0:00:07.8 /  0:00:07.8    1.0
[12/01 17:41:24   3139s] [ MISC                   ]          0:00:00.8  (   0.1 % )     0:00:00.8 /  0:00:00.8    1.0
[12/01 17:41:24   3139s] ---------------------------------------------------------------------------------------------
[12/01 17:41:24   3139s]  TnsOpt #2 TOTAL                    0:12:08.9  ( 100.0 % )     0:12:08.9 /  0:12:07.6    1.0
[12/01 17:41:24   3139s] ---------------------------------------------------------------------------------------------
[12/01 17:41:24   3139s] 
[12/01 17:41:24   3139s] End: GigaOpt Optimization in TNS mode
[12/01 17:41:24   3140s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[12/01 17:41:24   3140s] Info: 1 clock net  excluded from IPO operation.
[12/01 17:41:24   3140s] ### Creating LA Mngr. totSessionCpu=0:52:20 mem=2273.1M
[12/01 17:41:24   3140s] ### Creating LA Mngr, finished. totSessionCpu=0:52:20 mem=2273.1M
[12/01 17:41:24   3140s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[12/01 17:41:24   3140s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/01 17:41:24   3140s] ### Creating PhyDesignMc. totSessionCpu=0:52:20 mem=2292.2M
[12/01 17:41:24   3140s] OPERPROF: Starting DPlace-Init at level 1, MEM:2292.2M
[12/01 17:41:24   3140s] z: 2, totalTracks: 1
[12/01 17:41:24   3140s] z: 4, totalTracks: 1
[12/01 17:41:24   3140s] z: 6, totalTracks: 1
[12/01 17:41:24   3140s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/01 17:41:24   3140s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2292.2M
[12/01 17:41:24   3140s] OPERPROF:     Starting CMU at level 3, MEM:2292.2M
[12/01 17:41:24   3140s] OPERPROF:     Finished CMU at level 3, CPU:0.006, REAL:0.006, MEM:2292.2M
[12/01 17:41:24   3140s] 
[12/01 17:41:24   3140s] Bad Lib Cell Checking (CMU) is done! (0)
[12/01 17:41:24   3140s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.042, REAL:0.042, MEM:2292.2M
[12/01 17:41:24   3140s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2292.2M
[12/01 17:41:24   3140s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2292.2M
[12/01 17:41:24   3140s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2292.2MB).
[12/01 17:41:24   3140s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.138, REAL:0.138, MEM:2292.2M
[12/01 17:41:25   3141s] TotalInstCnt at PhyDesignMc Initialization: 132,084
[12/01 17:41:25   3141s] ### Creating PhyDesignMc, finished. totSessionCpu=0:52:21 mem=2292.2M
[12/01 17:41:25   3141s] Begin: Area Reclaim Optimization
[12/01 17:41:25   3141s] *** AreaOpt #7 [begin] : totSession cpu/real = 0:52:21.1/1:16:54.9 (0.7), mem = 2292.2M
[12/01 17:41:25   3141s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3859460.11
[12/01 17:41:25   3141s] ### Creating RouteCongInterface, started
[12/01 17:41:25   3141s] 
[12/01 17:41:25   3141s] #optDebug:  {2, 1.000, 0.8500} {3, 0.784, 0.8500} {4, 0.567, 0.8500} {5, 0.135, 0.5441} {6, 0.135, 0.5441} 
[12/01 17:41:25   3141s] 
[12/01 17:41:25   3141s] #optDebug: {0, 1.000}
[12/01 17:41:25   3141s] ### Creating RouteCongInterface, finished
[12/01 17:41:25   3141s] ### Creating LA Mngr. totSessionCpu=0:52:21 mem=2292.2M
[12/01 17:41:25   3141s] ### Creating LA Mngr, finished. totSessionCpu=0:52:21 mem=2292.2M
[12/01 17:41:25   3141s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2292.2M
[12/01 17:41:25   3141s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.003, REAL:0.003, MEM:2292.2M
[12/01 17:41:26   3141s] Reclaim Optimization WNS Slack -1.283  TNS Slack -1093.360 Density 93.22
[12/01 17:41:26   3141s] +---------+---------+--------+---------+------------+--------+
[12/01 17:41:26   3141s] | Density | Commits |  WNS   |   TNS   |    Real    |  Mem   |
[12/01 17:41:26   3141s] +---------+---------+--------+---------+------------+--------+
[12/01 17:41:26   3141s] |   93.22%|        -|  -1.283|-1093.360|   0:00:00.0| 2292.2M|
[12/01 17:41:26   3141s] #optDebug: <stH: 3.9200 MiSeL: 160.1280>
[12/01 17:41:26   3142s] |   93.22%|       43|  -1.283|-1092.506|   0:00:00.0| 2334.9M|
[12/01 17:41:39   3155s] |   92.03%|     1990|  -1.283|-1084.047|   0:00:13.0| 2338.9M|
[12/01 17:41:49   3165s] |   91.60%|     1846|  -1.283|-1084.353|   0:00:10.0| 2338.9M|
[12/01 17:41:51   3166s] |   91.58%|       72|  -1.283|-1084.417|   0:00:02.0| 2338.9M|
[12/01 17:41:51   3167s] |   91.58%|        3|  -1.283|-1084.417|   0:00:00.0| 2338.9M|
[12/01 17:41:52   3167s] |   91.58%|        0|  -1.283|-1084.417|   0:00:01.0| 2338.9M|
[12/01 17:41:52   3167s] #optDebug: <stH: 3.9200 MiSeL: 160.1280>
[12/01 17:41:52   3168s] |   91.58%|        0|  -1.283|-1084.417|   0:00:00.0| 2338.9M|
[12/01 17:41:52   3168s] +---------+---------+--------+---------+------------+--------+
[12/01 17:41:52   3168s] Reclaim Optimization End WNS Slack -1.283  TNS Slack -1084.417 Density 91.58
[12/01 17:41:52   3168s] 
[12/01 17:41:52   3168s] ** Summary: Restruct = 0 Buffer Deletion = 1303 Declone = 897 Resize = 1552 **
[12/01 17:41:52   3168s] --------------------------------------------------------------
[12/01 17:41:52   3168s] |                                   | Total     | Sequential |
[12/01 17:41:52   3168s] --------------------------------------------------------------
[12/01 17:41:52   3168s] | Num insts resized                 |    1514  |       0    |
[12/01 17:41:52   3168s] | Num insts undone                  |     366  |       0    |
[12/01 17:41:52   3168s] | Num insts Downsized               |    1514  |       0    |
[12/01 17:41:52   3168s] | Num insts Samesized               |       0  |       0    |
[12/01 17:41:52   3168s] | Num insts Upsized                 |       0  |       0    |
[12/01 17:41:52   3168s] | Num multiple commits+uncommits    |      44  |       -    |
[12/01 17:41:52   3168s] --------------------------------------------------------------
[12/01 17:41:52   3168s] Bottom Preferred Layer:
[12/01 17:41:52   3168s] +---------------+------------+----------+
[12/01 17:41:52   3168s] |     Layer     |   OPT_LA   |   Rule   |
[12/01 17:41:52   3168s] +---------------+------------+----------+
[12/01 17:41:52   3168s] | METAL5 (z=5)  |        167 | default  |
[12/01 17:41:52   3168s] +---------------+------------+----------+
[12/01 17:41:52   3168s] Via Pillar Rule:
[12/01 17:41:52   3168s]     None
[12/01 17:41:52   3168s] End: Core Area Reclaim Optimization (cpu = 0:00:27.3) (real = 0:00:27.0) **
[12/01 17:41:52   3168s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2338.9M
[12/01 17:41:53   3168s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.184, REAL:0.185, MEM:2336.9M
[12/01 17:41:53   3168s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2336.9M
[12/01 17:41:53   3168s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2336.9M
[12/01 17:41:53   3168s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2336.9M
[12/01 17:41:53   3168s] OPERPROF:       Starting CMU at level 4, MEM:2336.9M
[12/01 17:41:53   3168s] OPERPROF:       Finished CMU at level 4, CPU:0.006, REAL:0.006, MEM:2336.9M
[12/01 17:41:53   3168s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.064, REAL:0.064, MEM:2336.9M
[12/01 17:41:53   3168s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2336.9M
[12/01 17:41:53   3168s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2336.9M
[12/01 17:41:53   3168s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2336.9M
[12/01 17:41:53   3168s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.002, REAL:0.002, MEM:2336.9M
[12/01 17:41:53   3168s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.161, REAL:0.161, MEM:2336.9M
[12/01 17:41:53   3168s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.161, REAL:0.161, MEM:2336.9M
[12/01 17:41:53   3168s] TDRefine: refinePlace mode is spiral
[12/01 17:41:53   3168s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3859460.12
[12/01 17:41:53   3168s] OPERPROF: Starting RefinePlace at level 1, MEM:2336.9M
[12/01 17:41:53   3168s] *** Starting refinePlace (0:52:49 mem=2336.9M) ***
[12/01 17:41:53   3168s] Total net bbox length = 3.944e+06 (1.746e+06 2.198e+06) (ext = 3.469e+03)
[12/01 17:41:53   3168s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/01 17:41:53   3168s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2336.9M
[12/01 17:41:53   3168s] Starting refinePlace ...
[12/01 17:41:53   3168s] One DDP V2 for no tweak run.
[12/01 17:41:53   3169s] 
[12/01 17:41:53   3169s] Running Spiral with 1 thread in Normal Mode  fetchWidth=256 
[12/01 17:41:54   3170s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/01 17:41:54   3170s] [CPU] RefinePlace/Legalization (cpu=0:00:01.2, real=0:00:01.0, mem=2336.9MB) @(0:52:49 - 0:52:50).
[12/01 17:41:54   3170s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/01 17:41:54   3170s] 	Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 2336.9MB
[12/01 17:41:54   3170s] Statistics of distance of Instance movement in refine placement:
[12/01 17:41:54   3170s]   maximum (X+Y) =         0.00 um
[12/01 17:41:54   3170s]   mean    (X+Y) =         0.00 um
[12/01 17:41:54   3170s] Summary Report:
[12/01 17:41:54   3170s] Instances move: 0 (out of 129885 movable)
[12/01 17:41:54   3170s] Instances flipped: 0
[12/01 17:41:54   3170s] Mean displacement: 0.00 um
[12/01 17:41:54   3170s] Max displacement: 0.00 um 
[12/01 17:41:54   3170s] Total instances moved : 0
[12/01 17:41:54   3170s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.285, REAL:1.287, MEM:2336.9M
[12/01 17:41:54   3170s] Total net bbox length = 3.944e+06 (1.746e+06 2.198e+06) (ext = 3.469e+03)
[12/01 17:41:54   3170s] Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 2336.9MB
[12/01 17:41:54   3170s] [CPU] RefinePlace/total (cpu=0:00:01.4, real=0:00:01.0, mem=2336.9MB) @(0:52:49 - 0:52:50).
[12/01 17:41:54   3170s] *** Finished refinePlace (0:52:50 mem=2336.9M) ***
[12/01 17:41:54   3170s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3859460.12
[12/01 17:41:54   3170s] OPERPROF: Finished RefinePlace at level 1, CPU:1.486, REAL:1.488, MEM:2336.9M
[12/01 17:41:55   3170s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2336.9M
[12/01 17:41:55   3170s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.169, REAL:0.170, MEM:2336.9M
[12/01 17:41:55   3170s] *** maximum move = 0.00 um ***
[12/01 17:41:55   3170s] *** Finished re-routing un-routed nets (2336.9M) ***
[12/01 17:41:55   3170s] OPERPROF: Starting DPlace-Init at level 1, MEM:2336.9M
[12/01 17:41:55   3170s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2336.9M
[12/01 17:41:55   3170s] OPERPROF:     Starting CMU at level 3, MEM:2336.9M
[12/01 17:41:55   3170s] OPERPROF:     Finished CMU at level 3, CPU:0.006, REAL:0.006, MEM:2336.9M
[12/01 17:41:55   3170s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.063, REAL:0.063, MEM:2336.9M
[12/01 17:41:55   3170s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2336.9M
[12/01 17:41:55   3170s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2336.9M
[12/01 17:41:55   3170s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2336.9M
[12/01 17:41:55   3170s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.002, REAL:0.002, MEM:2336.9M
[12/01 17:41:55   3170s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.162, REAL:0.162, MEM:2336.9M
[12/01 17:41:56   3171s] 
[12/01 17:41:56   3171s] *** Finish Physical Update (cpu=0:00:03.2 real=0:00:04.0 mem=2336.9M) ***
[12/01 17:41:56   3171s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3859460.11
[12/01 17:41:56   3171s] *** AreaOpt #7 [finish] : cpu/real = 0:00:30.5/0:00:30.6 (1.0), totSession cpu/real = 0:52:51.6/1:17:25.4 (0.7), mem = 2336.9M
[12/01 17:41:56   3171s] 
[12/01 17:41:56   3171s] =============================================================================================
[12/01 17:41:56   3171s]  Step TAT Report for AreaOpt #7                                                 20.15-s105_1
[12/01 17:41:56   3171s] =============================================================================================
[12/01 17:41:56   3171s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/01 17:41:56   3171s] ---------------------------------------------------------------------------------------------
[12/01 17:41:56   3171s] [ RefinePlace            ]      1   0:00:03.3  (  10.6 % )     0:00:03.3 /  0:00:03.2    1.0
[12/01 17:41:56   3171s] [ SlackTraversorInit     ]      1   0:00:00.3  (   1.1 % )     0:00:00.3 /  0:00:00.3    1.0
[12/01 17:41:56   3171s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 17:41:56   3171s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   0.6 % )     0:00:00.2 /  0:00:00.2    1.0
[12/01 17:41:56   3171s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 17:41:56   3171s] [ OptSingleIteration     ]      7   0:00:00.5  (   1.6 % )     0:00:24.8 /  0:00:24.7    1.0
[12/01 17:41:56   3171s] [ OptGetWeight           ]    409   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.9
[12/01 17:41:56   3171s] [ OptEval                ]    409   0:00:15.1  (  49.5 % )     0:00:15.1 /  0:00:15.2    1.0
[12/01 17:41:56   3171s] [ OptCommit              ]    409   0:00:01.0  (   3.3 % )     0:00:01.0 /  0:00:01.0    1.0
[12/01 17:41:56   3171s] [ IncrTimingUpdate       ]    170   0:00:04.4  (  14.4 % )     0:00:04.4 /  0:00:04.3    1.0
[12/01 17:41:56   3171s] [ PostCommitDelayUpdate  ]    437   0:00:00.4  (   1.3 % )     0:00:03.7 /  0:00:03.8    1.0
[12/01 17:41:56   3171s] [ IncrDelayCalc          ]    725   0:00:03.4  (  11.0 % )     0:00:03.4 /  0:00:03.4    1.0
[12/01 17:41:56   3171s] [ MISC                   ]          0:00:02.0  (   6.6 % )     0:00:02.0 /  0:00:02.0    1.0
[12/01 17:41:56   3171s] ---------------------------------------------------------------------------------------------
[12/01 17:41:56   3171s]  AreaOpt #7 TOTAL                   0:00:30.6  ( 100.0 % )     0:00:30.6 /  0:00:30.5    1.0
[12/01 17:41:56   3171s] ---------------------------------------------------------------------------------------------
[12/01 17:41:56   3171s] 
[12/01 17:41:56   3171s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2317.8M
[12/01 17:41:56   3171s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.173, REAL:0.173, MEM:2272.8M
[12/01 17:41:56   3171s] TotalInstCnt at PhyDesignMc Destruction: 129,885
[12/01 17:41:56   3171s] End: Area Reclaim Optimization (cpu=0:00:31, real=0:00:31, mem=2272.81M, totSessionCpu=0:52:52).
[12/01 17:41:56   3172s] Begin: GigaOpt postEco DRV Optimization
[12/01 17:41:56   3172s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -preCTS
[12/01 17:41:56   3172s] *** DrvOpt #5 [begin] : totSession cpu/real = 0:52:52.1/1:17:26.0 (0.7), mem = 2272.8M
[12/01 17:41:56   3172s] Info: 1 clock net  excluded from IPO operation.
[12/01 17:41:56   3172s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3859460.12
[12/01 17:41:56   3172s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/01 17:41:56   3172s] ### Creating PhyDesignMc. totSessionCpu=0:52:52 mem=2272.8M
[12/01 17:41:56   3172s] OPERPROF: Starting DPlace-Init at level 1, MEM:2272.8M
[12/01 17:41:56   3172s] z: 2, totalTracks: 1
[12/01 17:41:56   3172s] z: 4, totalTracks: 1
[12/01 17:41:56   3172s] z: 6, totalTracks: 1
[12/01 17:41:56   3172s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/01 17:41:57   3172s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2272.8M
[12/01 17:41:57   3172s] OPERPROF:     Starting CMU at level 3, MEM:2272.8M
[12/01 17:41:57   3172s] OPERPROF:     Finished CMU at level 3, CPU:0.006, REAL:0.006, MEM:2272.8M
[12/01 17:41:57   3172s] 
[12/01 17:41:57   3172s] Bad Lib Cell Checking (CMU) is done! (0)
[12/01 17:41:57   3172s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.043, REAL:0.043, MEM:2272.8M
[12/01 17:41:57   3172s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2272.8M
[12/01 17:41:57   3172s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2272.8M
[12/01 17:41:57   3172s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=2272.8MB).
[12/01 17:41:57   3172s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.136, REAL:0.137, MEM:2272.8M
[12/01 17:41:57   3173s] TotalInstCnt at PhyDesignMc Initialization: 129,885
[12/01 17:41:57   3173s] ### Creating PhyDesignMc, finished. totSessionCpu=0:52:53 mem=2272.8M
[12/01 17:41:57   3173s] ### Creating RouteCongInterface, started
[12/01 17:41:57   3173s] 
[12/01 17:41:57   3173s] #optDebug:  {2, 1.000, 0.8500} {3, 0.784, 0.8500} {4, 0.567, 0.8500} {5, 0.135, 0.4353} {6, 0.135, 0.4353} 
[12/01 17:41:57   3173s] 
[12/01 17:41:57   3173s] #optDebug: {0, 1.000}
[12/01 17:41:57   3173s] ### Creating RouteCongInterface, finished
[12/01 17:41:57   3173s] {MG  {5 0 7.6 0.186456} }
[12/01 17:41:57   3173s] ### Creating LA Mngr. totSessionCpu=0:52:53 mem=2272.8M
[12/01 17:41:57   3173s] ### Creating LA Mngr, finished. totSessionCpu=0:52:53 mem=2272.8M
[12/01 17:42:00   3176s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2291.9M
[12/01 17:42:00   3176s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.002, REAL:0.002, MEM:2291.9M
[12/01 17:42:01   3176s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/01 17:42:01   3176s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/01 17:42:01   3176s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/01 17:42:01   3176s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/01 17:42:01   3176s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/01 17:42:01   3177s] Info: violation cost 10.742489 (cap = 3.758134, tran = 6.984355, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/01 17:42:01   3177s] |    13|   122|    -0.14|    22|    22|    -0.29|     0|     0|     0|     0|    -1.28| -1084.52|       0|       0|       0| 91.58%|          |         |
[12/01 17:42:03   3178s] Info: violation cost 1.787084 (cap = 1.787084, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/01 17:42:03   3178s] |     0|     0|     0.00|     3|     3|    -0.24|     0|     0|     0|     0|    -2.03| -1182.89|      35|      18|       5| 91.61%| 0:00:02.0|  2372.7M|
[12/01 17:42:03   3179s] Info: violation cost 1.238990 (cap = 1.238990, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/01 17:42:03   3179s] |     0|     0|     0.00|     2|     2|    -0.20|     0|     0|     0|     0|    -2.86| -1404.74|       2|       9|       1| 91.61%| 0:00:00.0|  2372.7M|
[12/01 17:42:03   3179s] Info: violation cost 0.818180 (cap = 0.818180, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/01 17:42:04   3179s] |     0|     0|     0.00|     2|     2|    -0.15|     0|     0|     0|     0|    -2.83| -1630.16|       2|       0|       0| 91.61%| 0:00:00.0|  2372.7M|
[12/01 17:42:04   3179s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/01 17:42:04   3179s] 
[12/01 17:42:04   3179s] ###############################################################################
[12/01 17:42:04   3179s] #
[12/01 17:42:04   3179s] #  Large fanout net report:  
[12/01 17:42:04   3179s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[12/01 17:42:04   3179s] #     - current density: 91.61
[12/01 17:42:04   3179s] #
[12/01 17:42:04   3179s] #  List of high fanout nets:
[12/01 17:42:04   3179s] #
[12/01 17:42:04   3179s] ###############################################################################
[12/01 17:42:04   3179s] Bottom Preferred Layer:
[12/01 17:42:04   3179s] +---------------+------------+----------+
[12/01 17:42:04   3179s] |     Layer     |   OPT_LA   |   Rule   |
[12/01 17:42:04   3179s] +---------------+------------+----------+
[12/01 17:42:04   3179s] | METAL5 (z=5)  |        167 | default  |
[12/01 17:42:04   3179s] +---------------+------------+----------+
[12/01 17:42:04   3179s] Via Pillar Rule:
[12/01 17:42:04   3179s]     None
[12/01 17:42:04   3179s] 
[12/01 17:42:04   3179s] 
[12/01 17:42:04   3179s] =======================================================================
[12/01 17:42:04   3179s]                 Reasons for remaining drv violations
[12/01 17:42:04   3179s] =======================================================================
[12/01 17:42:04   3179s] *info: Total 2 net(s) have violations which can't be fixed by DRV optimization.
[12/01 17:42:04   3179s] 
[12/01 17:42:04   3179s] MultiBuffering failure reasons
[12/01 17:42:04   3179s] ------------------------------------------------
[12/01 17:42:04   3179s] *info:     2 net(s): Could not be fixed because the gain is not enough.
[12/01 17:42:04   3179s] 
[12/01 17:42:04   3179s] 
[12/01 17:42:04   3179s] *** Finish DRV Fixing (cpu=0:00:03.3 real=0:00:04.0 mem=2372.7M) ***
[12/01 17:42:04   3179s] 
[12/01 17:42:04   3179s] Total-nets :: 131017, Stn-nets :: 85254, ratio :: 65.0709 %
[12/01 17:42:04   3179s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2353.6M
[12/01 17:42:04   3179s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.178, REAL:0.179, MEM:2273.6M
[12/01 17:42:04   3179s] TotalInstCnt at PhyDesignMc Destruction: 129,951
[12/01 17:42:04   3179s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3859460.12
[12/01 17:42:04   3179s] *** DrvOpt #5 [finish] : cpu/real = 0:00:07.5/0:00:07.5 (1.0), totSession cpu/real = 0:52:59.7/1:17:33.5 (0.7), mem = 2273.6M
[12/01 17:42:04   3179s] 
[12/01 17:42:04   3179s] =============================================================================================
[12/01 17:42:04   3179s]  Step TAT Report for DrvOpt #5                                                  20.15-s105_1
[12/01 17:42:04   3179s] =============================================================================================
[12/01 17:42:04   3179s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/01 17:42:04   3179s] ---------------------------------------------------------------------------------------------
[12/01 17:42:04   3179s] [ SlackTraversorInit     ]      1   0:00:00.3  (   4.4 % )     0:00:00.3 /  0:00:00.3    1.0
[12/01 17:42:04   3179s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 17:42:04   3179s] [ PlacerInterfaceInit    ]      1   0:00:00.8  (  10.0 % )     0:00:00.8 /  0:00:00.8    1.0
[12/01 17:42:04   3179s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   2.4 % )     0:00:00.2 /  0:00:00.2    1.0
[12/01 17:42:04   3179s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 17:42:04   3179s] [ OptSingleIteration     ]      3   0:00:00.0  (   0.0 % )     0:00:01.9 /  0:00:01.9    1.0
[12/01 17:42:04   3179s] [ OptGetWeight           ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 17:42:04   3179s] [ OptEval                ]      4   0:00:01.4  (  18.7 % )     0:00:01.4 /  0:00:01.4    1.0
[12/01 17:42:04   3179s] [ OptCommit              ]      4   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.9
[12/01 17:42:04   3179s] [ IncrTimingUpdate       ]      4   0:00:00.3  (   3.5 % )     0:00:00.3 /  0:00:00.3    1.0
[12/01 17:42:04   3179s] [ PostCommitDelayUpdate  ]      4   0:00:00.0  (   0.2 % )     0:00:00.2 /  0:00:00.2    1.0
[12/01 17:42:04   3179s] [ IncrDelayCalc          ]     24   0:00:00.2  (   2.2 % )     0:00:00.2 /  0:00:00.1    0.9
[12/01 17:42:04   3179s] [ DrvFindVioNets         ]      4   0:00:00.5  (   6.6 % )     0:00:00.5 /  0:00:00.5    1.0
[12/01 17:42:04   3179s] [ DrvComputeSummary      ]      4   0:00:00.3  (   4.3 % )     0:00:00.3 /  0:00:00.3    1.0
[12/01 17:42:04   3179s] [ MISC                   ]          0:00:03.6  (  47.4 % )     0:00:03.6 /  0:00:03.6    1.0
[12/01 17:42:04   3179s] ---------------------------------------------------------------------------------------------
[12/01 17:42:04   3179s]  DrvOpt #5 TOTAL                    0:00:07.5  ( 100.0 % )     0:00:07.5 /  0:00:07.5    1.0
[12/01 17:42:04   3179s] ---------------------------------------------------------------------------------------------
[12/01 17:42:04   3179s] 
[12/01 17:42:04   3179s] End: GigaOpt postEco DRV Optimization
[12/01 17:42:05   3180s] GigaOpt: WNS changes after postEco optimization: -0.758 -> -0.913 (bump = 0.155)
[12/01 17:42:05   3180s] Begin: GigaOpt nonLegal postEco optimization
[12/01 17:42:05   3180s] GigaOpt Checkpoint: Internal optTiming -setupRecovery -newSetupRecovery -maxLocalDensity 1.0 -numThreads 1 -maxSmoothenIter 1 -nativePathGroupFlow  -NDROptEffortAuto -ipoTgtSlackCoef 0 -effTgtSlackCoef 0
[12/01 17:42:05   3180s] Info: 1 clock net  excluded from IPO operation.
[12/01 17:42:05   3180s] *** WnsOpt #2 [begin] : totSession cpu/real = 0:53:00.6/1:17:34.5 (0.7), mem = 2273.6M
[12/01 17:42:05   3180s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3859460.13
[12/01 17:42:05   3180s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/01 17:42:05   3180s] ### Creating PhyDesignMc. totSessionCpu=0:53:01 mem=2273.6M
[12/01 17:42:05   3180s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/01 17:42:05   3180s] OPERPROF: Starting DPlace-Init at level 1, MEM:2273.6M
[12/01 17:42:05   3180s] z: 2, totalTracks: 1
[12/01 17:42:05   3180s] z: 4, totalTracks: 1
[12/01 17:42:05   3180s] z: 6, totalTracks: 1
[12/01 17:42:05   3180s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/01 17:42:05   3180s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2273.6M
[12/01 17:42:05   3180s] OPERPROF:     Starting CMU at level 3, MEM:2273.6M
[12/01 17:42:05   3180s] OPERPROF:     Finished CMU at level 3, CPU:0.006, REAL:0.006, MEM:2273.6M
[12/01 17:42:05   3180s] 
[12/01 17:42:05   3180s] Bad Lib Cell Checking (CMU) is done! (0)
[12/01 17:42:05   3180s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.061, REAL:0.060, MEM:2273.6M
[12/01 17:42:05   3180s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2273.6M
[12/01 17:42:05   3180s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2273.6M
[12/01 17:42:05   3180s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=2273.6MB).
[12/01 17:42:05   3180s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.155, REAL:0.155, MEM:2273.6M
[12/01 17:42:06   3181s] TotalInstCnt at PhyDesignMc Initialization: 129,951
[12/01 17:42:06   3181s] ### Creating PhyDesignMc, finished. totSessionCpu=0:53:01 mem=2273.6M
[12/01 17:42:06   3181s] ### Creating RouteCongInterface, started
[12/01 17:42:06   3181s] 
[12/01 17:42:06   3181s] #optDebug:  {2, 1.000, 0.8500} {3, 0.784, 0.8500} {4, 0.567, 0.8500} {5, 0.135, 0.8500} {6, 0.135, 0.8500} 
[12/01 17:42:06   3181s] 
[12/01 17:42:06   3181s] #optDebug: {0, 1.000}
[12/01 17:42:06   3181s] ### Creating RouteCongInterface, finished
[12/01 17:42:06   3181s] {MG  {5 0 7.6 0.186456} }
[12/01 17:42:06   3181s] ### Creating LA Mngr. totSessionCpu=0:53:02 mem=2273.6M
[12/01 17:42:06   3181s] ### Creating LA Mngr, finished. totSessionCpu=0:53:02 mem=2273.6M
[12/01 17:42:08   3183s] *info: 1 clock net excluded
[12/01 17:42:08   3183s] *info: 894 no-driver nets excluded.
[12/01 17:42:08   3184s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.3859460.4
[12/01 17:42:08   3184s] PathGroup :  reg2reg  TargetSlack : 0 
[12/01 17:42:09   3184s] ** GigaOpt Optimizer WNS Slack -2.832 TNS Slack -1630.160 Density 91.61
[12/01 17:42:09   3184s] Optimizer WNS Pass 0
[12/01 17:42:09   3184s] OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-2.832|-1596.241|
|reg2reg   |-0.700| -439.807|
|HEPG      |-0.700| -439.807|
|All Paths |-2.832|-1630.160|
+----------+------+---------+

[12/01 17:42:09   3184s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2294.7M
[12/01 17:42:09   3184s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.002, REAL:0.002, MEM:2294.7M
[12/01 17:42:09   3184s] Active Path Group: reg2reg  
[12/01 17:42:09   3184s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+-------------------------------+
[12/01 17:42:09   3184s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|           End Point           |
[12/01 17:42:09   3184s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+-------------------------------+
[12/01 17:42:09   3184s] |  -0.700|   -2.832|-439.807|-1630.160|   91.61%|   0:00:00.0| 2294.7M|        wc|  reg2reg| B0/ram_reg[255]/D             |
[12/01 17:42:09   3185s] |  -0.677|   -2.832|-438.668|-1630.157|   91.61%|   0:00:00.0| 2337.4M|        wc|  reg2reg| B3/ram_reg[151]/D             |
[12/01 17:42:11   3186s] |  -0.663|   -2.832|-437.073|-1629.591|   91.61%|   0:00:02.0| 2337.4M|        wc|  reg2reg| B3/ram_reg[471]/D             |
[12/01 17:42:11   3187s] |  -0.649|   -2.832|-434.827|-1631.872|   91.61%|   0:00:00.0| 2337.4M|        wc|  reg2reg| B0/ram_reg[487]/D             |
[12/01 17:42:13   3188s] |  -0.632|   -2.832|-418.029|-1629.758|   91.62%|   0:00:02.0| 2356.5M|        wc|  reg2reg| B1/ram_reg[327]/D             |
[12/01 17:42:15   3191s] |  -0.618|   -2.806|-416.129|-1629.143|   91.62%|   0:00:02.0| 2356.5M|        wc|  reg2reg| B0/ram_reg[255]/D             |
[12/01 17:42:17   3192s] |  -0.606|   -2.806|-412.495|-1627.468|   91.63%|   0:00:02.0| 2356.5M|        wc|  reg2reg| B1/ram_reg[95]/D              |
[12/01 17:42:19   3195s] |  -0.595|   -2.759|-408.204|-1627.482|   91.64%|   0:00:02.0| 2356.5M|        wc|  reg2reg| B1/ram_reg[295]/D             |
[12/01 17:42:25   3200s] |  -0.589|   -2.759|-407.193|-1625.939|   91.65%|   0:00:06.0| 2337.5M|        wc|  reg2reg| B3/ram_reg[71]/D              |
[12/01 17:42:27   3202s] |  -0.586|   -2.759|-429.473|-1632.510|   91.67%|   0:00:02.0| 2337.5M|        wc|  reg2reg| B3/ram_reg[487]/D             |
[12/01 17:42:28   3203s] |  -0.586|   -2.759|-429.039|-1631.590|   91.67%|   0:00:01.0| 2356.6M|        wc|  reg2reg| B3/ram_reg[487]/D             |
[12/01 17:42:28   3203s] |  -0.586|   -2.759|-428.587|-1631.241|   91.67%|   0:00:00.0| 2356.6M|        wc|  reg2reg| B3/ram_reg[487]/D             |
[12/01 17:42:29   3204s] |  -0.586|   -2.759|-428.056|-1631.613|   91.67%|   0:00:01.0| 2356.6M|        wc|  reg2reg| B3/ram_reg[487]/D             |
[12/01 17:42:29   3204s] |  -0.586|   -2.759|-428.358|-1632.127|   91.68%|   0:00:00.0| 2356.6M|        wc|  reg2reg| B3/ram_reg[487]/D             |
[12/01 17:42:29   3204s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+-------------------------------+
[12/01 17:42:29   3204s] 
[12/01 17:42:29   3204s] *** Finish Core Optimize Step (cpu=0:00:19.9 real=0:00:20.0 mem=2356.6M) ***
[12/01 17:42:29   3204s] Active Path Group: default 
[12/01 17:42:29   3204s] +--------+---------+---------+---------+---------+------------+--------+----------+---------+-------------------------------+
[12/01 17:42:29   3204s] |  WNS   | All WNS |   TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|           End Point           |
[12/01 17:42:29   3204s] +--------+---------+---------+---------+---------+------------+--------+----------+---------+-------------------------------+
[12/01 17:42:29   3204s] |  -2.759|   -2.759|-1598.061|-1632.127|   91.68%|   0:00:00.0| 2356.6M|        wc|  default| B1/ram_reg[135]/D             |
[12/01 17:42:30   3205s] |  -2.545|   -2.545|-1474.772|-1510.796|   91.68%|   0:00:01.0| 2375.6M|        wc|  default| B1/ram_reg[439]/D             |
[12/01 17:42:30   3205s] |  -1.943|   -1.943|-1296.753|-1332.778|   91.68%|   0:00:00.0| 2375.6M|        wc|  default| B3/ram_reg[335]/D             |
[12/01 17:42:30   3205s] |  -1.839|   -1.839|-1216.039|-1252.250|   91.68%|   0:00:00.0| 2375.6M|        wc|  default| B1/ram_reg[439]/D             |
[12/01 17:42:30   3205s] |  -1.765|   -1.765|-1117.458|-1158.386|   91.68%|   0:00:00.0| 2375.6M|        wc|  default| B2/ram_reg[63]/D              |
[12/01 17:42:30   3205s] |  -1.642|   -1.642|-1187.428|-1223.920|   91.68%|   0:00:00.0| 2375.6M|        wc|  default| B2/ram_reg[63]/D              |
[12/01 17:42:30   3205s] |  -1.600|   -1.600|-1254.286|-1283.860|   91.68%|   0:00:00.0| 2375.6M|        wc|  default| B2/ram_reg[63]/D              |
[12/01 17:42:30   3205s] |  -1.527|   -1.527|-1246.972|-1276.557|   91.68%|   0:00:00.0| 2375.6M|        wc|  default| B1/ram_reg[319]/D             |
[12/01 17:42:30   3206s] |  -1.473|   -1.473|-1237.828|-1265.843|   91.69%|   0:00:00.0| 2375.6M|        wc|  default| B1/ram_reg[319]/D             |
[12/01 17:42:30   3206s] |  -1.429|   -1.429|-1227.212|-1255.845|   91.69%|   0:00:00.0| 2375.6M|        wc|  default| B3/ram_reg[335]/D             |
[12/01 17:42:30   3206s] |  -1.408|   -1.408|-1247.425|-1272.941|   91.69%|   0:00:00.0| 2375.6M|        wc|  default| B1/ram_reg[455]/D             |
[12/01 17:42:31   3206s] |  -1.386|   -1.386|-1224.523|-1251.645|   91.70%|   0:00:01.0| 2375.6M|        wc|  default| B3/ram_reg[335]/D             |
[12/01 17:42:31   3206s] |  -1.377|   -1.377|-1225.159|-1252.255|   91.70%|   0:00:00.0| 2375.6M|        wc|  default| B0/ram_reg[334]/D             |
[12/01 17:42:31   3207s] |  -1.348|   -1.348|-1160.572|-1193.698|   91.70%|   0:00:00.0| 2375.6M|        wc|  default| B2/ram_reg[447]/D             |
[12/01 17:42:32   3207s] |  -1.309|   -1.309|-1126.308|-1163.434|   91.70%|   0:00:01.0| 2375.6M|        wc|  default| B0/ram_reg[207]/D             |
[12/01 17:42:32   3207s] |  -1.276|   -1.276|-1133.935|-1169.206|   91.70%|   0:00:00.0| 2375.6M|        wc|  default| B2/ram_reg[143]/D             |
[12/01 17:42:33   3208s] |  -1.265|   -1.265|-1105.917|-1143.695|   91.70%|   0:00:01.0| 2375.6M|        wc|  default| B2/ram_reg[447]/D             |
[12/01 17:42:33   3208s] |  -1.244|   -1.244|-1095.542|-1133.544|   91.70%|   0:00:00.0| 2375.6M|        wc|  default| B1/ram_reg[87]/D              |
[12/01 17:42:34   3210s] |  -1.230|   -1.230|-1084.153|-1123.895|   91.70%|   0:00:01.0| 2413.8M|        wc|  default| B1/ram_reg[446]/D             |
[12/01 17:42:35   3211s] |  -1.209|   -1.209|-1076.088|-1116.289|   91.71%|   0:00:01.0| 2413.8M|        wc|  default| B0/ram_reg[511]/D             |
[12/01 17:42:38   3213s] |  -1.193|   -1.193|-1060.631|-1101.885|   91.72%|   0:00:03.0| 2413.8M|        wc|  default| B2/ram_reg[447]/D             |
[12/01 17:42:43   3219s] |  -1.180|   -1.180|-1059.257|-1099.244|   91.76%|   0:00:05.0| 2445.0M|        wc|  default| B0/ram_reg[175]/D             |
[12/01 17:42:45   3221s] |  -1.168|   -1.168|-1056.748|-1097.384|   91.79%|   0:00:02.0| 2445.0M|        wc|  default| B0/ram_reg[22]/D              |
[12/01 17:42:48   3223s] |  -1.156|   -1.156|-1053.521|-1093.399|   91.81%|   0:00:03.0| 2445.0M|        wc|  default| B3/ram_reg[431]/D             |
[12/01 17:42:50   3225s] |  -1.148|   -1.148|-1050.366|-1090.612|   91.84%|   0:00:02.0| 2445.0M|        wc|  default| B2/ram_reg[447]/D             |
[12/01 17:42:54   3229s] |  -1.146|   -1.146|-1058.121|-1098.188|   91.86%|   0:00:04.0| 2445.0M|        wc|  default| B0/ram_reg[175]/D             |
[12/01 17:42:56   3231s] |  -1.142|   -1.142|-1057.365|-1097.300|   91.87%|   0:00:02.0| 2445.0M|        wc|  default| B2/ram_reg[447]/D             |
[12/01 17:42:57   3232s] |  -1.136|   -1.136|-1057.279|-1097.348|   91.87%|   0:00:01.0| 2445.0M|        wc|  default| B1/ram_reg[95]/D              |
[12/01 17:42:59   3235s] |  -1.132|   -1.132|-1053.648|-1094.045|   91.88%|   0:00:02.0| 2445.0M|        wc|  default| B1/ram_reg[151]/D             |
[12/01 17:43:03   3238s] |  -1.129|   -1.129|-1051.676|-1091.725|   91.87%|   0:00:04.0| 2445.0M|        wc|  default| B1/ram_reg[327]/D             |
[12/01 17:43:04   3240s] |  -1.128|   -1.128|-1048.021|-1088.266|   91.87%|   0:00:01.0| 2427.0M|        wc|  default| B1/ram_reg[151]/D             |
[12/01 17:43:05   3240s] |  -1.124|   -1.124|-1047.327|-1087.567|   91.88%|   0:00:01.0| 2427.0M|        wc|  default| B3/ram_reg[71]/D              |
[12/01 17:43:07   3242s] |  -1.116|   -1.116|-1045.581|-1085.661|   91.88%|   0:00:02.0| 2427.0M|        wc|  default| B3/ram_reg[22]/D              |
[12/01 17:43:12   3248s] |  -1.116|   -1.116|-1039.588|-1079.103|   91.90%|   0:00:05.0| 2407.0M|        wc|  default| B1/ram_reg[151]/D             |
[12/01 17:43:13   3248s] |  -1.116|   -1.116|-1039.117|-1078.191|   91.91%|   0:00:01.0| 2407.0M|        wc|  default| B1/ram_reg[151]/D             |
[12/01 17:43:23   3259s] |  -1.112|   -1.112|-1053.046|-1088.011|   92.01%|   0:00:10.0| 2407.0M|        wc|  default| B0/ram_reg[455]/D             |
[12/01 17:43:25   3261s] |  -1.112|   -1.112|-1052.797|-1087.745|   92.03%|   0:00:02.0| 2407.0M|        wc|  default| B1/ram_reg[431]/D             |
[12/01 17:43:26   3261s] |  -1.110|   -1.110|-1052.514|-1087.462|   92.03%|   0:00:01.0| 2407.0M|        wc|  default| B1/ram_reg[151]/D             |
[12/01 17:43:30   3265s] |  -1.110|   -1.110|-1051.924|-1086.863|   92.03%|   0:00:04.0| 2407.0M|        wc|  default| B1/ram_reg[151]/D             |
[12/01 17:43:35   3271s] |  -1.110|   -1.110|-1055.528|-1089.701|   92.21%|   0:00:05.0| 2407.0M|        wc|  default| B1/ram_reg[151]/D             |
[12/01 17:43:35   3271s] +--------+---------+---------+---------+---------+------------+--------+----------+---------+-------------------------------+
[12/01 17:43:35   3271s] 
[12/01 17:43:35   3271s] *** Finish Core Optimize Step (cpu=0:01:06 real=0:01:06 mem=2407.0M) ***
[12/01 17:43:36   3271s] 
[12/01 17:43:36   3271s] *** Finished Optimize Step Cumulative (cpu=0:01:27 real=0:01:27 mem=2407.0M) ***
[12/01 17:43:36   3271s] OptDebug: End of Optimizer WNS Pass 0:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-1.110|-1055.528|
|reg2reg   |-0.586| -418.617|
|HEPG      |-0.586| -418.617|
|All Paths |-1.110|-1089.701|
+----------+------+---------+

[12/01 17:43:36   3271s] ** GigaOpt Optimizer WNS Slack -1.110 TNS Slack -1089.701 Density 92.21
[12/01 17:43:36   3271s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.3859460.7
[12/01 17:43:36   3271s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2407.0M
[12/01 17:43:36   3271s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.180, REAL:0.180, MEM:2362.0M
[12/01 17:43:36   3271s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2362.0M
[12/01 17:43:36   3271s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2362.0M
[12/01 17:43:36   3271s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2362.0M
[12/01 17:43:36   3271s] OPERPROF:       Starting CMU at level 4, MEM:2362.0M
[12/01 17:43:36   3271s] OPERPROF:       Finished CMU at level 4, CPU:0.006, REAL:0.007, MEM:2362.0M
[12/01 17:43:36   3271s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.065, REAL:0.065, MEM:2362.0M
[12/01 17:43:36   3271s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2362.0M
[12/01 17:43:36   3271s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2362.0M
[12/01 17:43:36   3271s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.161, REAL:0.161, MEM:2362.0M
[12/01 17:43:36   3271s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.162, REAL:0.161, MEM:2362.0M
[12/01 17:43:36   3271s] TDRefine: refinePlace mode is spiral
[12/01 17:43:36   3271s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3859460.13
[12/01 17:43:36   3271s] OPERPROF: Starting RefinePlace at level 1, MEM:2362.0M
[12/01 17:43:36   3271s] *** Starting refinePlace (0:54:32 mem=2362.0M) ***
[12/01 17:43:36   3271s] Total net bbox length = 3.991e+06 (1.771e+06 2.221e+06) (ext = 3.469e+03)
[12/01 17:43:36   3271s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/01 17:43:36   3271s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2362.0M
[12/01 17:43:36   3271s] Starting refinePlace ...
[12/01 17:43:36   3271s] One DDP V2 for no tweak run.
[12/01 17:43:36   3272s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[12/01 17:43:36   3272s] ** Cut row section cpu time 0:00:00.0.
[12/01 17:43:36   3272s]    Spread Effort: high, pre-route mode, useDDP on.
[12/01 17:43:38   3273s] [CPU] RefinePlace/preRPlace (cpu=0:00:02.0, real=0:00:02.0, mem=2392.9MB) @(0:54:32 - 0:54:34).
[12/01 17:43:38   3273s] Move report: preRPlace moves 36154 insts, mean move: 1.66 um, max move: 19.04 um 
[12/01 17:43:38   3273s] 	Max move on inst (DD_MUX/FE_OCPC59161_FE_OFN37687_n): (770.56, 851.20) --> (759.36, 859.04)
[12/01 17:43:38   3273s] 	Length: 12 sites, height: 1 rows, site name: core7T, cell type: INVX16
[12/01 17:43:38   3273s] wireLenOptFixPriorityInst 0 inst fixed
[12/01 17:43:38   3274s] 
[12/01 17:43:38   3274s] Running Spiral with 1 thread in Normal Mode  fetchWidth=256 
[12/01 17:43:39   3275s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/01 17:43:39   3275s] [CPU] RefinePlace/Legalization (cpu=0:00:01.2, real=0:00:01.0, mem=2392.9MB) @(0:54:34 - 0:54:35).
[12/01 17:43:39   3275s] Move report: Detail placement moves 36154 insts, mean move: 1.66 um, max move: 19.04 um 
[12/01 17:43:39   3275s] 	Max move on inst (DD_MUX/FE_OCPC59161_FE_OFN37687_n): (770.56, 851.20) --> (759.36, 859.04)
[12/01 17:43:39   3275s] 	Runtime: CPU: 0:00:03.3 REAL: 0:00:03.0 MEM: 2392.9MB
[12/01 17:43:39   3275s] Statistics of distance of Instance movement in refine placement:
[12/01 17:43:39   3275s]   maximum (X+Y) =        19.04 um
[12/01 17:43:39   3275s]   inst (DD_MUX/FE_OCPC59161_FE_OFN37687_n) with max move: (770.56, 851.2) -> (759.36, 859.04)
[12/01 17:43:39   3275s]   mean    (X+Y) =         1.66 um
[12/01 17:43:39   3275s] Summary Report:
[12/01 17:43:39   3275s] Instances move: 36154 (out of 130828 movable)
[12/01 17:43:39   3275s] Instances flipped: 0
[12/01 17:43:39   3275s] Mean displacement: 1.66 um
[12/01 17:43:39   3275s] Max displacement: 19.04 um (Instance: DD_MUX/FE_OCPC59161_FE_OFN37687_n) (770.56, 851.2) -> (759.36, 859.04)
[12/01 17:43:39   3275s] 	Length: 12 sites, height: 1 rows, site name: core7T, cell type: INVX16
[12/01 17:43:39   3275s] Total instances moved : 36154
[12/01 17:43:39   3275s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:3.379, REAL:3.383, MEM:2392.9M
[12/01 17:43:39   3275s] Total net bbox length = 4.019e+06 (1.789e+06 2.230e+06) (ext = 3.472e+03)
[12/01 17:43:39   3275s] Runtime: CPU: 0:00:03.5 REAL: 0:00:03.0 MEM: 2392.9MB
[12/01 17:43:39   3275s] [CPU] RefinePlace/total (cpu=0:00:03.5, real=0:00:03.0, mem=2392.9MB) @(0:54:32 - 0:54:35).
[12/01 17:43:39   3275s] *** Finished refinePlace (0:54:35 mem=2392.9M) ***
[12/01 17:43:39   3275s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3859460.13
[12/01 17:43:39   3275s] OPERPROF: Finished RefinePlace at level 1, CPU:3.583, REAL:3.587, MEM:2392.9M
[12/01 17:43:40   3275s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2392.9M
[12/01 17:43:40   3275s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.173, REAL:0.174, MEM:2363.9M
[12/01 17:43:40   3275s] *** maximum move = 19.04 um ***
[12/01 17:43:40   3275s] *** Finished re-routing un-routed nets (2363.9M) ***
[12/01 17:43:40   3276s] OPERPROF: Starting DPlace-Init at level 1, MEM:2363.9M
[12/01 17:43:40   3276s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2363.9M
[12/01 17:43:40   3276s] OPERPROF:     Starting CMU at level 3, MEM:2363.9M
[12/01 17:43:40   3276s] OPERPROF:     Finished CMU at level 3, CPU:0.006, REAL:0.006, MEM:2363.9M
[12/01 17:43:40   3276s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.064, REAL:0.065, MEM:2363.9M
[12/01 17:43:40   3276s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2363.9M
[12/01 17:43:40   3276s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2363.9M
[12/01 17:43:40   3276s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.176, REAL:0.176, MEM:2363.9M
[12/01 17:43:41   3276s] 
[12/01 17:43:41   3276s] *** Finish Physical Update (cpu=0:00:05.6 real=0:00:05.0 mem=2363.9M) ***
[12/01 17:43:41   3276s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.3859460.7
[12/01 17:43:42   3277s] ** GigaOpt Optimizer WNS Slack -1.149 TNS Slack -1093.412 Density 92.21
[12/01 17:43:42   3277s] Recovering Place ECO bump
[12/01 17:43:42   3277s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2363.9M
[12/01 17:43:42   3277s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.002, REAL:0.002, MEM:2363.9M
[12/01 17:43:42   3277s] Active Path Group: reg2reg  
[12/01 17:43:42   3277s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+-------------------------------+
[12/01 17:43:42   3277s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|           End Point           |
[12/01 17:43:42   3277s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+-------------------------------+
[12/01 17:43:42   3277s] |  -0.616|   -1.149|-423.044|-1093.412|   92.21%|   0:00:00.0| 2363.9M|        wc|  reg2reg| B2/ram_reg[279]/D             |
[12/01 17:43:42   3277s] |  -0.595|   -1.150|-422.872|-1093.304|   92.21%|   0:00:00.0| 2367.0M|        wc|  reg2reg| B1/ram_reg[127]/D             |
[12/01 17:43:43   3278s] |  -0.586|   -1.150|-421.576|-1093.309|   92.21%|   0:00:01.0| 2386.0M|        wc|  reg2reg| B3/ram_reg[487]/D             |
[12/01 17:43:43   3278s] |  -0.586|   -1.150|-421.496|-1093.307|   92.21%|   0:00:00.0| 2386.0M|        wc|  reg2reg| B3/ram_reg[487]/D             |
[12/01 17:43:43   3278s] |  -0.586|   -1.149|-421.496|-1093.306|   92.21%|   0:00:00.0| 2386.0M|        wc|  reg2reg| B3/ram_reg[487]/D             |
[12/01 17:43:43   3278s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+-------------------------------+
[12/01 17:43:43   3278s] 
[12/01 17:43:43   3278s] *** Finish Core Optimize Step (cpu=0:00:01.2 real=0:00:01.0 mem=2386.0M) ***
[12/01 17:43:43   3278s] Active Path Group: default 
[12/01 17:43:43   3279s] +--------+---------+---------+---------+---------+------------+--------+----------+---------+-------------------------------+
[12/01 17:43:43   3279s] |  WNS   | All WNS |   TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|           End Point           |
[12/01 17:43:43   3279s] +--------+---------+---------+---------+---------+------------+--------+----------+---------+-------------------------------+
[12/01 17:43:43   3279s] |  -1.149|   -1.149|-1058.595|-1093.306|   92.21%|   0:00:00.0| 2386.0M|        wc|  default| B1/ram_reg[23]/D              |
[12/01 17:43:45   3280s] |  -1.131|   -1.131|-1058.183|-1092.894|   92.21%|   0:00:02.0| 2386.0M|        wc|  default| B1/ram_reg[23]/D              |
[12/01 17:43:45   3280s] +--------+---------+---------+---------+---------+------------+--------+----------+---------+-------------------------------+
[12/01 17:43:45   3280s] 
[12/01 17:43:45   3280s] *** Finish Core Optimize Step (cpu=0:00:01.8 real=0:00:02.0 mem=2386.0M) ***
[12/01 17:43:45   3280s] 
[12/01 17:43:45   3280s] *** Finished Optimize Step Cumulative (cpu=0:00:03.2 real=0:00:03.0 mem=2386.0M) ***
[12/01 17:43:45   3280s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2386.0M
[12/01 17:43:45   3280s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.175, REAL:0.176, MEM:2367.0M
[12/01 17:43:45   3280s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2367.0M
[12/01 17:43:45   3280s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2367.0M
[12/01 17:43:45   3281s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2367.0M
[12/01 17:43:45   3281s] OPERPROF:       Starting CMU at level 4, MEM:2367.0M
[12/01 17:43:45   3281s] OPERPROF:       Finished CMU at level 4, CPU:0.007, REAL:0.006, MEM:2367.0M
[12/01 17:43:45   3281s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.066, REAL:0.066, MEM:2367.0M
[12/01 17:43:45   3281s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2367.0M
[12/01 17:43:45   3281s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2367.0M
[12/01 17:43:45   3281s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.161, REAL:0.161, MEM:2367.0M
[12/01 17:43:45   3281s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.162, REAL:0.161, MEM:2367.0M
[12/01 17:43:45   3281s] TDRefine: refinePlace mode is spiral
[12/01 17:43:45   3281s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3859460.14
[12/01 17:43:45   3281s] OPERPROF: Starting RefinePlace at level 1, MEM:2367.0M
[12/01 17:43:45   3281s] *** Starting refinePlace (0:54:41 mem=2367.0M) ***
[12/01 17:43:45   3281s] Total net bbox length = 4.019e+06 (1.789e+06 2.230e+06) (ext = 3.472e+03)
[12/01 17:43:46   3281s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/01 17:43:46   3281s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2367.0M
[12/01 17:43:46   3281s] Starting refinePlace ...
[12/01 17:43:46   3281s] One DDP V2 for no tweak run.
[12/01 17:43:46   3281s] 
[12/01 17:43:46   3281s] Running Spiral with 1 thread in Normal Mode  fetchWidth=256 
[12/01 17:43:47   3282s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/01 17:43:47   3282s] [CPU] RefinePlace/Legalization (cpu=0:00:01.2, real=0:00:01.0, mem=2367.0MB) @(0:54:41 - 0:54:43).
[12/01 17:43:47   3282s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/01 17:43:47   3282s] 	Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 2367.0MB
[12/01 17:43:47   3282s] Statistics of distance of Instance movement in refine placement:
[12/01 17:43:47   3282s]   maximum (X+Y) =         0.00 um
[12/01 17:43:47   3282s]   mean    (X+Y) =         0.00 um
[12/01 17:43:47   3282s] Summary Report:
[12/01 17:43:47   3282s] Instances move: 0 (out of 130829 movable)
[12/01 17:43:47   3282s] Instances flipped: 0
[12/01 17:43:47   3282s] Mean displacement: 0.00 um
[12/01 17:43:47   3282s] Max displacement: 0.00 um 
[12/01 17:43:47   3282s] Total instances moved : 0
[12/01 17:43:47   3282s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.268, REAL:1.270, MEM:2367.0M
[12/01 17:43:47   3282s] Total net bbox length = 4.019e+06 (1.789e+06 2.230e+06) (ext = 3.472e+03)
[12/01 17:43:47   3282s] Runtime: CPU: 0:00:01.4 REAL: 0:00:02.0 MEM: 2367.0MB
[12/01 17:43:47   3282s] [CPU] RefinePlace/total (cpu=0:00:01.4, real=0:00:02.0, mem=2367.0MB) @(0:54:41 - 0:54:43).
[12/01 17:43:47   3282s] *** Finished refinePlace (0:54:43 mem=2367.0M) ***
[12/01 17:43:47   3282s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3859460.14
[12/01 17:43:47   3282s] OPERPROF: Finished RefinePlace at level 1, CPU:1.473, REAL:1.475, MEM:2367.0M
[12/01 17:43:47   3282s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2367.0M
[12/01 17:43:47   3283s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.171, REAL:0.172, MEM:2367.0M
[12/01 17:43:47   3283s] *** maximum move = 0.00 um ***
[12/01 17:43:47   3283s] *** Finished re-routing un-routed nets (2367.0M) ***
[12/01 17:43:47   3283s] OPERPROF: Starting DPlace-Init at level 1, MEM:2367.0M
[12/01 17:43:48   3283s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2367.0M
[12/01 17:43:48   3283s] OPERPROF:     Starting CMU at level 3, MEM:2367.0M
[12/01 17:43:48   3283s] OPERPROF:     Finished CMU at level 3, CPU:0.006, REAL:0.006, MEM:2367.0M
[12/01 17:43:48   3283s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.064, REAL:0.064, MEM:2367.0M
[12/01 17:43:48   3283s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2367.0M
[12/01 17:43:48   3283s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2367.0M
[12/01 17:43:48   3283s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.160, REAL:0.160, MEM:2367.0M
[12/01 17:43:48   3283s] 
[12/01 17:43:48   3283s] *** Finish Physical Update (cpu=0:00:03.2 real=0:00:03.0 mem=2367.0M) ***
[12/01 17:43:49   3284s] ** GigaOpt Optimizer WNS Slack -1.131 TNS Slack -1092.894 Density 92.21
[12/01 17:43:49   3284s] OptDebug: End of Setup Fixing:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-1.131|-1058.183|
|reg2reg   |-0.586| -421.442|
|HEPG      |-0.586| -421.442|
|All Paths |-1.131|-1092.894|
+----------+------+---------+

[12/01 17:43:49   3284s] Bottom Preferred Layer:
[12/01 17:43:49   3284s] +---------------+------------+----------+
[12/01 17:43:49   3284s] |     Layer     |   OPT_LA   |   Rule   |
[12/01 17:43:49   3284s] +---------------+------------+----------+
[12/01 17:43:49   3284s] | METAL5 (z=5)  |        187 | default  |
[12/01 17:43:49   3284s] +---------------+------------+----------+
[12/01 17:43:49   3284s] Via Pillar Rule:
[12/01 17:43:49   3284s]     None
[12/01 17:43:49   3284s] 
[12/01 17:43:49   3284s] *** Finish pre-CTS Setup Fixing (cpu=0:01:40 real=0:01:41 mem=2367.0M) ***
[12/01 17:43:49   3284s] 
[12/01 17:43:49   3284s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.3859460.4
[12/01 17:43:49   3284s] Total-nets :: 131895, Stn-nets :: 86892, ratio :: 65.8797 %
[12/01 17:43:49   3284s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2348.0M
[12/01 17:43:49   3284s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.179, REAL:0.178, MEM:2298.0M
[12/01 17:43:49   3284s] TotalInstCnt at PhyDesignMc Destruction: 130,829
[12/01 17:43:49   3284s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3859460.13
[12/01 17:43:49   3284s] *** WnsOpt #2 [finish] : cpu/real = 0:01:43.9/0:01:44.1 (1.0), totSession cpu/real = 0:54:44.6/1:19:18.5 (0.7), mem = 2298.0M
[12/01 17:43:49   3284s] 
[12/01 17:43:49   3284s] =============================================================================================
[12/01 17:43:49   3284s]  Step TAT Report for WnsOpt #2                                                  20.15-s105_1
[12/01 17:43:49   3284s] =============================================================================================
[12/01 17:43:49   3284s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/01 17:43:49   3284s] ---------------------------------------------------------------------------------------------
[12/01 17:43:49   3284s] [ RefinePlace            ]      2   0:00:08.8  (   8.5 % )     0:00:08.8 /  0:00:08.8    1.0
[12/01 17:43:49   3284s] [ SlackTraversorInit     ]      3   0:00:01.1  (   1.1 % )     0:00:01.1 /  0:00:01.1    1.0
[12/01 17:43:49   3284s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 17:43:49   3284s] [ PlacerInterfaceInit    ]      1   0:00:00.8  (   0.8 % )     0:00:00.8 /  0:00:00.8    1.0
[12/01 17:43:49   3284s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   0.2 % )     0:00:00.2 /  0:00:00.2    1.0
[12/01 17:43:49   3284s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 17:43:49   3284s] [ TransformInit          ]      1   0:00:02.6  (   2.5 % )     0:00:02.6 /  0:00:02.6    1.0
[12/01 17:43:49   3284s] [ OptimizationStep       ]      4   0:00:01.1  (   1.1 % )     0:01:29.8 /  0:01:29.7    1.0
[12/01 17:43:49   3284s] [ OptSingleIteration     ]     77   0:00:00.1  (   0.1 % )     0:01:28.7 /  0:01:28.6    1.0
[12/01 17:43:49   3284s] [ OptGetWeight           ]     77   0:00:02.2  (   2.1 % )     0:00:02.2 /  0:00:02.2    1.0
[12/01 17:43:49   3284s] [ OptEval                ]     77   0:01:18.6  (  75.5 % )     0:01:18.6 /  0:01:18.5    1.0
[12/01 17:43:49   3284s] [ OptCommit              ]     77   0:00:00.5  (   0.5 % )     0:00:00.5 /  0:00:00.6    1.0
[12/01 17:43:49   3284s] [ IncrTimingUpdate       ]     75   0:00:04.6  (   4.5 % )     0:00:04.6 /  0:00:04.6    1.0
[12/01 17:43:49   3284s] [ PostCommitDelayUpdate  ]     77   0:00:00.2  (   0.2 % )     0:00:01.7 /  0:00:01.7    1.0
[12/01 17:43:49   3284s] [ IncrDelayCalc          ]    399   0:00:01.5  (   1.4 % )     0:00:01.5 /  0:00:01.4    1.0
[12/01 17:43:49   3284s] [ SetupOptGetWorkingSet  ]    215   0:00:00.4  (   0.4 % )     0:00:00.4 /  0:00:00.5    1.1
[12/01 17:43:49   3284s] [ SetupOptGetActiveNode  ]    215   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 17:43:49   3284s] [ SetupOptSlackGraph     ]     77   0:00:00.5  (   0.5 % )     0:00:00.5 /  0:00:00.5    1.1
[12/01 17:43:49   3284s] [ MISC                   ]          0:00:00.8  (   0.8 % )     0:00:00.8 /  0:00:00.8    1.0
[12/01 17:43:49   3284s] ---------------------------------------------------------------------------------------------
[12/01 17:43:49   3284s]  WnsOpt #2 TOTAL                    0:01:44.1  ( 100.0 % )     0:01:44.1 /  0:01:43.9    1.0
[12/01 17:43:49   3284s] ---------------------------------------------------------------------------------------------
[12/01 17:43:49   3284s] 
[12/01 17:43:49   3284s] End: GigaOpt nonLegal postEco optimization
[12/01 17:43:49   3285s] Design TNS changes after trial route: -1084.521 -> -1092.894
[12/01 17:43:49   3285s] Begin: GigaOpt TNS non-legal recovery
[12/01 17:43:49   3285s] GigaOpt Checkpoint: Internal optTiming -setupRecovery -newSetupRecovery -allEndPoints -maxLocalDensity 0.92 -numThreads 1 -nativePathGroupFlow  -NDROptEffortAuto  -ipoTgtSlackCoef 0 -effTgtSlackCoef 0 -tnsBumpRecoveryInTNS -integratedAreaOpt
[12/01 17:43:50   3285s] Info: 1 clock net  excluded from IPO operation.
[12/01 17:43:50   3285s] *** TnsOpt #3 [begin] : totSession cpu/real = 0:54:45.5/1:19:19.4 (0.7), mem = 2298.0M
[12/01 17:43:50   3285s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3859460.14
[12/01 17:43:50   3285s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/01 17:43:50   3285s] ### Creating PhyDesignMc. totSessionCpu=0:54:45 mem=2298.0M
[12/01 17:43:50   3285s] OPERPROF: Starting DPlace-Init at level 1, MEM:2298.0M
[12/01 17:43:50   3285s] z: 2, totalTracks: 1
[12/01 17:43:50   3285s] z: 4, totalTracks: 1
[12/01 17:43:50   3285s] z: 6, totalTracks: 1
[12/01 17:43:50   3285s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/01 17:43:50   3285s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2298.0M
[12/01 17:43:50   3285s] OPERPROF:     Starting CMU at level 3, MEM:2298.0M
[12/01 17:43:50   3285s] OPERPROF:     Finished CMU at level 3, CPU:0.006, REAL:0.006, MEM:2298.0M
[12/01 17:43:50   3285s] 
[12/01 17:43:50   3285s] Bad Lib Cell Checking (CMU) is done! (0)
[12/01 17:43:50   3285s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.043, REAL:0.043, MEM:2298.0M
[12/01 17:43:50   3285s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2298.0M
[12/01 17:43:50   3285s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2298.0M
[12/01 17:43:50   3285s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2298.0MB).
[12/01 17:43:50   3285s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.139, REAL:0.139, MEM:2298.0M
[12/01 17:43:50   3286s] TotalInstCnt at PhyDesignMc Initialization: 130,829
[12/01 17:43:50   3286s] ### Creating PhyDesignMc, finished. totSessionCpu=0:54:46 mem=2298.0M
[12/01 17:43:50   3286s] ### Creating RouteCongInterface, started
[12/01 17:43:51   3286s] 
[12/01 17:43:51   3286s] #optDebug:  {2, 1.000, 0.8500} {3, 0.784, 0.8500} {4, 0.567, 0.8500} {5, 0.135, 0.8500} {6, 0.135, 0.8500} 
[12/01 17:43:51   3286s] 
[12/01 17:43:51   3286s] #optDebug: {0, 1.000}
[12/01 17:43:51   3286s] ### Creating RouteCongInterface, finished
[12/01 17:43:51   3286s] {MG  {5 0 7.6 0.186456} }
[12/01 17:43:51   3286s] ### Creating LA Mngr. totSessionCpu=0:54:46 mem=2298.0M
[12/01 17:43:51   3286s] ### Creating LA Mngr, finished. totSessionCpu=0:54:46 mem=2298.0M
[12/01 17:43:53   3288s] *info: 1 clock net excluded
[12/01 17:43:53   3288s] *info: 903 no-driver nets excluded.
[12/01 17:43:53   3288s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.3859460.5
[12/01 17:43:53   3288s] PathGroup :  reg2reg  TargetSlack : 0 
[12/01 17:43:54   3289s] ** GigaOpt Optimizer WNS Slack -1.131 TNS Slack -1092.894 Density 92.21
[12/01 17:43:54   3289s] Optimizer TNS Opt
[12/01 17:43:54   3289s] OptDebug: Start of Optimizer TNS Pass:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-1.131|-1058.183|
|reg2reg   |-0.586| -421.442|
|HEPG      |-0.586| -421.442|
|All Paths |-1.131|-1092.894|
+----------+------+---------+

[12/01 17:43:54   3289s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2319.1M
[12/01 17:43:54   3289s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.002, REAL:0.002, MEM:2319.1M
[12/01 17:43:54   3289s] Active Path Group: reg2reg  
[12/01 17:43:54   3289s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+-------------------------------+
[12/01 17:43:54   3289s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|           End Point           |
[12/01 17:43:54   3289s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+-------------------------------+
[12/01 17:43:54   3289s] |  -0.586|   -1.131|-421.442|-1092.894|   92.21%|   0:00:00.0| 2319.1M|        wc|  reg2reg| B3/ram_reg[487]/D             |
[12/01 17:44:04   3299s] |  -0.567|   -1.131|-384.840|-1080.411|   92.21%|   0:00:10.0| 2419.0M|        wc|  reg2reg| B2/ram_reg[359]/D             |
[12/01 17:44:11   3306s] |  -0.567|   -1.131|-381.706|-1080.673|   92.21%|   0:00:07.0| 2419.0M|        wc|  reg2reg| B2/ram_reg[359]/D             |
[12/01 17:44:12   3307s] |  -0.567|   -1.131|-381.421|-1080.849|   92.21%|   0:00:01.0| 2419.0M|        wc|  reg2reg| B2/ram_reg[359]/D             |
[12/01 17:44:24   3319s] |  -0.567|   -1.131|-377.939|-1080.811|   92.23%|   0:00:12.0| 2419.0M|        wc|  reg2reg| B2/ram_reg[503]/D             |
[12/01 17:44:24   3319s] |  -0.567|   -1.131|-377.750|-1080.808|   92.23%|   0:00:00.0| 2419.0M|        wc|  reg2reg| B2/ram_reg[503]/D             |
[12/01 17:44:27   3322s] |  -0.567|   -1.131|-377.011|-1080.819|   92.23%|   0:00:03.0| 2419.0M|        wc|  reg2reg| B2/ram_reg[503]/D             |
[12/01 17:44:28   3323s] |  -0.567|   -1.131|-376.974|-1080.743|   92.23%|   0:00:01.0| 2419.0M|        wc|  reg2reg| B2/ram_reg[503]/D             |
[12/01 17:44:39   3334s] |  -0.567|   -1.131|-373.666|-1081.102|   92.24%|   0:00:11.0| 2419.0M|        wc|  reg2reg| B2/ram_reg[495]/D             |
[12/01 17:44:43   3338s] |  -0.567|   -1.131|-373.058|-1080.693|   92.24%|   0:00:04.0| 2419.0M|        wc|  reg2reg| B2/ram_reg[495]/D             |
[12/01 17:44:44   3339s] |  -0.567|   -1.131|-372.640|-1081.129|   92.24%|   0:00:01.0| 2419.0M|        wc|  reg2reg| B2/ram_reg[495]/D             |
[12/01 17:44:48   3343s] |  -0.567|   -1.131|-369.551|-1081.305|   92.25%|   0:00:04.0| 2419.0M|        wc|  reg2reg| B0/ram_reg[254]/D             |
[12/01 17:44:48   3344s] |  -0.567|   -1.131|-369.504|-1081.337|   92.25%|   0:00:00.0| 2419.0M|        wc|  reg2reg| B0/ram_reg[254]/D             |
[12/01 17:44:51   3346s] |  -0.567|   -1.131|-367.872|-1080.544|   92.26%|   0:00:03.0| 2419.0M|        wc|  reg2reg| B0/ram_reg[254]/D             |
[12/01 17:44:51   3346s] |  -0.567|   -1.131|-367.680|-1080.714|   92.26%|   0:00:00.0| 2419.0M|        wc|  reg2reg| B0/ram_reg[254]/D             |
[12/01 17:44:54   3349s] |  -0.567|   -1.131|-365.739|-1079.710|   92.27%|   0:00:03.0| 2419.0M|        wc|  reg2reg| B0/ram_reg[247]/D             |
[12/01 17:44:55   3350s] |  -0.567|   -1.131|-365.637|-1079.762|   92.27%|   0:00:01.0| 2419.0M|        wc|  reg2reg| B0/ram_reg[247]/D             |
[12/01 17:44:55   3350s] |  -0.567|   -1.131|-365.328|-1079.533|   92.27%|   0:00:00.0| 2419.0M|        wc|  reg2reg| B0/ram_reg[247]/D             |
[12/01 17:45:00   3355s] |  -0.567|   -1.131|-362.587|-1077.674|   92.28%|   0:00:05.0| 2419.0M|        wc|  reg2reg| B2/ram_reg[303]/D             |
[12/01 17:45:01   3356s] |  -0.567|   -1.131|-362.110|-1077.459|   92.28%|   0:00:01.0| 2419.0M|        wc|  reg2reg| B2/ram_reg[303]/D             |
[12/01 17:45:01   3356s] |  -0.567|   -1.131|-362.023|-1077.372|   92.28%|   0:00:00.0| 2419.0M|        wc|  reg2reg| B2/ram_reg[303]/D             |
[12/01 17:45:21   3376s] |  -0.567|   -1.131|-357.988|-1074.673|   92.30%|   0:00:20.0| 2419.0M|        wc|  reg2reg| B0/ram_reg[15]/D              |
[12/01 17:45:21   3376s] |  -0.567|   -1.131|-357.915|-1074.595|   92.30%|   0:00:00.0| 2419.0M|        wc|  reg2reg| B0/ram_reg[15]/D              |
[12/01 17:45:22   3377s] |  -0.567|   -1.131|-355.419|-1073.602|   92.29%|   0:00:01.0| 2419.0M|        wc|  reg2reg| B0/ram_reg[15]/D              |
[12/01 17:45:27   3382s] |  -0.567|   -1.131|-351.955|-1072.002|   92.29%|   0:00:05.0| 2457.1M|        wc|  reg2reg| B2/ram_reg[270]/D             |
[12/01 17:45:29   3384s] |  -0.567|   -1.131|-351.544|-1072.037|   92.29%|   0:00:02.0| 2457.1M|        wc|  reg2reg| B0/ram_reg[472]/D             |
[12/01 17:45:30   3385s] |  -0.567|   -1.131|-351.508|-1072.000|   92.29%|   0:00:01.0| 2457.1M|        wc|  reg2reg| B0/ram_reg[469]/D             |
[12/01 17:45:30   3385s] |  -0.567|   -1.131|-351.434|-1072.059|   92.29%|   0:00:00.0| 2457.1M|        wc|  reg2reg| B2/ram_reg[270]/D             |
[12/01 17:45:31   3386s] |  -0.567|   -1.131|-350.270|-1072.868|   92.29%|   0:00:01.0| 2457.1M|        wc|  reg2reg| B2/ram_reg[270]/D             |
[12/01 17:45:32   3387s] |  -0.567|   -1.131|-350.220|-1072.679|   92.30%|   0:00:01.0| 2457.1M|        wc|  reg2reg| B2/ram_reg[270]/D             |
[12/01 17:45:41   3396s] |  -0.567|   -1.131|-344.539|-1070.205|   92.29%|   0:00:09.0| 2476.2M|        wc|  reg2reg| B3/ram_reg[270]/D             |
[12/01 17:45:43   3398s] |  -0.567|   -1.131|-344.086|-1070.081|   92.29%|   0:00:02.0| 2476.2M|        wc|  reg2reg| B3/ram_reg[270]/D             |
[12/01 17:45:43   3398s] |  -0.567|   -1.131|-344.028|-1070.046|   92.29%|   0:00:00.0| 2476.2M|        wc|  reg2reg| B3/ram_reg[270]/D             |
[12/01 17:45:52   3407s] |  -0.567|   -1.131|-338.806|-1066.796|   92.30%|   0:00:09.0| 2476.2M|        wc|  reg2reg| B0/ram_reg[472]/D             |
[12/01 17:45:52   3407s] |  -0.567|   -1.131|-338.763|-1066.767|   92.30%|   0:00:00.0| 2476.2M|        wc|  reg2reg| B0/ram_reg[472]/D             |
[12/01 17:45:54   3409s] |  -0.567|   -1.131|-338.298|-1066.775|   92.31%|   0:00:02.0| 2476.2M|        wc|  reg2reg| B1/ram_reg[97]/D              |
[12/01 17:45:54   3409s] |  -0.567|   -1.131|-338.235|-1066.766|   92.31%|   0:00:00.0| 2476.2M|        wc|  reg2reg| B1/ram_reg[97]/D              |
[12/01 17:45:54   3409s] |  -0.567|   -1.131|-338.191|-1066.766|   92.30%|   0:00:00.0| 2476.2M|        wc|  reg2reg| B0/ram_reg[472]/D             |
[12/01 17:45:55   3410s] |  -0.567|   -1.131|-338.168|-1066.638|   92.30%|   0:00:01.0| 2476.2M|        wc|  reg2reg| B0/ram_reg[472]/D             |
[12/01 17:46:05   3420s] |  -0.567|   -1.131|-332.573|-1063.846|   92.32%|   0:00:10.0| 2476.2M|        wc|  reg2reg| B2/ram_reg[157]/D             |
[12/01 17:46:05   3420s] |  -0.567|   -1.131|-332.520|-1063.846|   92.32%|   0:00:00.0| 2476.2M|        wc|  reg2reg| B2/ram_reg[446]/D             |
[12/01 17:46:06   3421s] |  -0.567|   -1.131|-331.016|-1063.454|   92.35%|   0:00:01.0| 2476.2M|        wc|  reg2reg| B2/ram_reg[446]/D             |
[12/01 17:46:06   3421s] |  -0.567|   -1.131|-330.993|-1063.383|   92.35%|   0:00:00.0| 2476.2M|        wc|  reg2reg| B2/ram_reg[446]/D             |
[12/01 17:46:16   3431s] |  -0.567|   -1.131|-325.050|-1061.532|   92.38%|   0:00:10.0| 2476.2M|        wc|  reg2reg| B2/ram_reg[82]/D              |
[12/01 17:46:17   3432s] |  -0.567|   -1.131|-325.034|-1061.532|   92.38%|   0:00:01.0| 2476.2M|        wc|  reg2reg| B2/ram_reg[82]/D              |
[12/01 17:46:27   3442s] |  -0.567|   -1.131|-319.897|-1060.082|   92.42%|   0:00:10.0| 2476.2M|        wc|  reg2reg| B0/ram_reg[216]/D             |
[12/01 17:46:27   3442s] |  -0.567|   -1.131|-319.850|-1060.030|   92.42%|   0:00:00.0| 2476.2M|        wc|  reg2reg| B0/ram_reg[216]/D             |
[12/01 17:46:28   3443s] |  -0.567|   -1.131|-319.843|-1060.030|   92.42%|   0:00:01.0| 2476.2M|        wc|  reg2reg| B0/ram_reg[216]/D             |
[12/01 17:46:32   3447s] |  -0.567|   -1.131|-315.258|-1058.702|   92.45%|   0:00:04.0| 2476.2M|        wc|  reg2reg| B1/ram_reg[180]/D             |
[12/01 17:46:32   3447s] |  -0.567|   -1.131|-315.054|-1058.619|   92.45%|   0:00:00.0| 2476.2M|        wc|  reg2reg| B1/ram_reg[180]/D             |
[12/01 17:46:42   3456s] |  -0.567|   -1.131|-307.983|-1057.183|   92.51%|   0:00:10.0| 2476.2M|        wc|  reg2reg| B2/ram_reg[21]/D              |
[12/01 17:46:43   3458s] |  -0.567|   -1.131|-307.529|-1057.056|   92.51%|   0:00:01.0| 2476.2M|        wc|  reg2reg| B2/ram_reg[21]/D              |
[12/01 17:46:53   3468s] |  -0.567|   -1.131|-301.127|-1055.354|   92.56%|   0:00:10.0| 2476.2M|        wc|  reg2reg| B2/ram_reg[504]/D             |
[12/01 17:46:53   3468s] |  -0.567|   -1.131|-301.022|-1055.342|   92.56%|   0:00:00.0| 2476.2M|        wc|  reg2reg| B0/ram_reg[90]/D              |
[12/01 17:46:55   3470s] |  -0.567|   -1.135|-300.493|-1057.255|   92.57%|   0:00:02.0| 2476.2M|        wc|  reg2reg| B0/ram_reg[1]/D               |
[12/01 17:47:05   3480s] |  -0.567|   -1.135|-296.018|-1056.235|   92.60%|   0:00:10.0| 2476.2M|        wc|  reg2reg| B2/ram_reg[120]/D             |
[12/01 17:47:06   3480s] |  -0.567|   -1.135|-295.926|-1056.232|   92.61%|   0:00:01.0| 2476.2M|        wc|  reg2reg| B2/ram_reg[120]/D             |
[12/01 17:47:06   3481s] |  -0.567|   -1.135|-295.583|-1056.033|   92.61%|   0:00:00.0| 2476.2M|        wc|  reg2reg| B2/ram_reg[120]/D             |
[12/01 17:47:17   3492s] |  -0.565|   -1.135|-293.595|-1053.359|   92.63%|   0:00:11.0| 2476.2M|        wc|  reg2reg| B1/ram_reg[392]/D             |
[12/01 17:47:17   3492s] |  -0.565|   -1.135|-293.553|-1053.356|   92.63%|   0:00:00.0| 2476.2M|        wc|  reg2reg| B1/ram_reg[17]/D              |
[12/01 17:47:17   3492s] |  -0.565|   -1.135|-293.539|-1053.477|   92.63%|   0:00:00.0| 2476.2M|        wc|  reg2reg| B1/ram_reg[17]/D              |
[12/01 17:47:18   3492s] |  -0.565|   -1.135|-293.539|-1053.477|   92.63%|   0:00:01.0| 2476.2M|        wc|  reg2reg| B1/ram_reg[17]/D              |
[12/01 17:47:20   3495s] |  -0.565|   -1.135|-293.159|-1052.964|   92.63%|   0:00:02.0| 2476.2M|        wc|  reg2reg| B0/ram_reg[243]/D             |
[12/01 17:47:21   3496s] |  -0.565|   -1.135|-292.981|-1052.922|   92.62%|   0:00:01.0| 2476.2M|        wc|  reg2reg| B0/ram_reg[243]/D             |
[12/01 17:47:32   3506s] |  -0.565|   -1.135|-292.770|-1052.906|   92.62%|   0:00:11.0| 2476.2M|        wc|  reg2reg| B0/ram_reg[243]/D             |
[12/01 17:47:32   3507s] |  -0.565|   -1.135|-292.730|-1052.906|   92.62%|   0:00:00.0| 2476.2M|        wc|  reg2reg| B0/ram_reg[243]/D             |
[12/01 17:47:32   3507s] |  -0.565|   -1.135|-292.719|-1052.906|   92.63%|   0:00:00.0| 2476.2M|        wc|  reg2reg| B0/ram_reg[243]/D             |
[12/01 17:47:32   3507s] |  -0.565|   -1.135|-292.719|-1052.906|   92.63%|   0:00:00.0| 2476.2M|        wc|  reg2reg| B0/ram_reg[359]/D             |
[12/01 17:47:32   3507s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+-------------------------------+
[12/01 17:47:32   3507s] 
[12/01 17:47:32   3507s] *** Finish Core Optimize Step (cpu=0:03:38 real=0:03:38 mem=2476.2M) ***
[12/01 17:47:32   3507s] Active Path Group: default 
[12/01 17:47:32   3507s] +--------+---------+---------+---------+---------+------------+--------+----------+---------+-------------------------------+
[12/01 17:47:32   3507s] |  WNS   | All WNS |   TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|           End Point           |
[12/01 17:47:32   3507s] +--------+---------+---------+---------+---------+------------+--------+----------+---------+-------------------------------+
[12/01 17:47:32   3507s] |  -1.135|   -1.135|-1042.829|-1052.906|   92.63%|   0:00:00.0| 2476.2M|        wc|  default| B1/ram_reg[383]/D             |
[12/01 17:47:38   3512s] |  -1.131|   -1.131|-1036.097|-1046.202|   92.62%|   0:00:06.0| 2476.2M|        wc|  default| B1/ram_reg[23]/D              |
[12/01 17:47:38   3513s] |  -1.131|   -1.131|-1034.680|-1044.785|   92.61%|   0:00:00.0| 2476.2M|        wc|  default| B1/ram_reg[23]/D              |
[12/01 17:47:42   3516s] |  -1.131|   -1.131|-1031.160|-1041.408|   92.61%|   0:00:04.0| 2476.2M|        wc|  default| B2/ram_reg[151]/D             |
[12/01 17:47:42   3517s] |  -1.131|   -1.131|-1031.157|-1041.404|   92.60%|   0:00:00.0| 2476.2M|        wc|  default| B2/ram_reg[151]/D             |
[12/01 17:47:44   3518s] |  -1.131|   -1.131|-1030.614|-1040.865|   92.60%|   0:00:02.0| 2476.2M|        wc|  default| B0/ram_reg[447]/D             |
[12/01 17:47:45   3520s] |  -1.131|   -1.131|-1029.416|-1039.695|   92.60%|   0:00:01.0| 2476.2M|        wc|  default| B1/ram_reg[86]/D              |
[12/01 17:47:47   3522s] |  -1.131|   -1.131|-1029.634|-1039.853|   92.60%|   0:00:02.0| 2476.2M|        wc|  default| B1/ram_reg[102]/D             |
[12/01 17:47:47   3522s] |  -1.131|   -1.131|-1029.040|-1039.260|   92.60%|   0:00:00.0| 2476.2M|        wc|  default| B0/ram_reg[62]/D              |
[12/01 17:47:48   3523s] |  -1.131|   -1.131|-1028.697|-1038.917|   92.60%|   0:00:01.0| 2476.2M|        wc|  default| B1/ram_reg[263]/D             |
[12/01 17:47:49   3523s] |  -1.131|   -1.131|-1022.510|-1033.147|   92.60%|   0:00:01.0| 2476.2M|        wc|  default| B0/ram_reg[222]/D             |
[12/01 17:47:49   3524s] |  -1.131|   -1.131|-1022.006|-1032.642|   92.60%|   0:00:00.0| 2476.2M|        wc|  default| B3/ram_reg[21]/D              |
[12/01 17:47:49   3524s] |  -1.131|   -1.131|-1021.171|-1031.800|   92.60%|   0:00:00.0| 2476.2M|        wc|  default| B2/ram_reg[437]/D             |
[12/01 17:47:50   3524s] |  -1.131|   -1.131|-1018.409|-1029.054|   92.60%|   0:00:01.0| 2476.2M|        wc|  default| B1/ram_reg[69]/D              |
[12/01 17:47:50   3525s] |  -1.131|   -1.131|-1016.194|-1026.839|   92.60%|   0:00:00.0| 2476.2M|        wc|  default| B1/ram_reg[147]/D             |
[12/01 17:47:50   3525s] |  -1.131|   -1.131|-1014.548|-1025.005|   92.60%|   0:00:00.0| 2476.2M|        wc|  default| B3/ram_reg[365]/D             |
[12/01 17:47:51   3526s] |  -1.131|   -1.131|-1012.835|-1023.316|   92.60%|   0:00:01.0| 2476.2M|        wc|  default| B0/ram_reg[53]/D              |
[12/01 17:47:51   3526s] |  -1.131|   -1.131|-1010.044|-1020.525|   92.60%|   0:00:00.0| 2476.2M|        wc|  default| B0/ram_reg[84]/D              |
[12/01 17:47:52   3527s] |  -1.131|   -1.131|-1007.823|-1018.424|   92.60%|   0:00:01.0| 2476.2M|        wc|  default| B0/ram_reg[451]/D             |
[12/01 17:47:52   3527s] |  -1.131|   -1.131|-1007.821|-1018.422|   92.60%|   0:00:00.0| 2476.2M|        wc|  default| B0/ram_reg[451]/D             |
[12/01 17:47:53   3527s] |  -1.131|   -1.131|-1004.928|-1015.560|   92.61%|   0:00:01.0| 2476.2M|        wc|  default| B0/ram_reg[380]/D             |
[12/01 17:47:53   3528s] |  -1.131|   -1.131|-1003.036|-1013.674|   92.61%|   0:00:00.0| 2476.2M|        wc|  default| B3/ram_reg[356]/D             |
[12/01 17:47:54   3528s] |  -1.131|   -1.131| -999.143|-1010.090|   92.61%|   0:00:01.0| 2476.2M|        wc|  default| B2/ram_reg[196]/D             |
[12/01 17:47:54   3528s] |  -1.131|   -1.131| -997.781|-1008.858|   92.61%|   0:00:00.0| 2476.2M|        wc|  default| B2/ram_reg[196]/D             |
[12/01 17:47:54   3529s] |  -1.131|   -1.131| -995.470|-1006.821|   92.61%|   0:00:00.0| 2476.2M|        wc|  default| B2/ram_reg[500]/D             |
[12/01 17:47:54   3529s] |  -1.131|   -1.131| -995.224|-1006.575|   92.61%|   0:00:00.0| 2476.2M|        wc|  default| B2/ram_reg[500]/D             |
[12/01 17:47:55   3530s] |  -1.131|   -1.131| -991.640|-1002.967|   92.62%|   0:00:01.0| 2476.2M|        wc|  default| B1/ram_reg[428]/D             |
[12/01 17:47:55   3530s] |  -1.131|   -1.131| -991.481|-1002.808|   92.62%|   0:00:00.0| 2476.2M|        wc|  default| B2/ram_reg[195]/D             |
[12/01 17:47:55   3530s] |  -1.131|   -1.131| -991.211|-1002.676|   92.62%|   0:00:00.0| 2476.2M|        wc|  default| B2/ram_reg[195]/D             |
[12/01 17:47:56   3530s] |  -1.131|   -1.131| -987.936|-1000.424|   92.63%|   0:00:01.0| 2476.2M|        wc|  default| B1/ram_reg[227]/D             |
[12/01 17:47:56   3531s] |  -1.131|   -1.131| -986.121| -998.684|   92.64%|   0:00:00.0| 2476.2M|        wc|  default| B2/ram_reg[307]/D             |
[12/01 17:47:56   3531s] |  -1.131|   -1.131| -986.099| -998.661|   92.64%|   0:00:00.0| 2476.2M|        wc|  default| B2/ram_reg[307]/D             |
[12/01 17:47:57   3531s] |  -1.131|   -1.131| -984.300| -997.246|   92.64%|   0:00:01.0| 2476.2M|        wc|  default| B3/ram_reg[507]/D             |
[12/01 17:47:57   3532s] |  -1.131|   -1.131| -983.217| -996.456|   92.64%|   0:00:00.0| 2476.2M|        wc|  default| B0/ram_reg[473]/D             |
[12/01 17:47:57   3532s] |  -1.131|   -1.131| -982.652| -995.891|   92.64%|   0:00:00.0| 2476.2M|        wc|  default| B3/ram_reg[505]/D             |
[12/01 17:47:57   3532s] |  -1.131|   -1.131| -982.651| -995.862|   92.64%|   0:00:00.0| 2476.2M|        wc|  default| B2/ram_reg[16]/D              |
[12/01 17:47:58   3532s] |  -1.131|   -1.131| -981.788| -995.236|   92.64%|   0:00:01.0| 2476.2M|        wc|  default| B2/ram_reg[499]/D             |
[12/01 17:47:58   3533s] |  -1.131|   -1.131| -979.780| -993.668|   92.64%|   0:00:00.0| 2476.2M|        wc|  default| B1/ram_reg[65]/D              |
[12/01 17:47:58   3533s] |  -1.131|   -1.131| -979.709| -993.596|   92.64%|   0:00:00.0| 2476.2M|        wc|  default| B0/ram_reg[288]/D             |
[12/01 17:47:59   3534s] |  -1.131|   -1.131| -977.415| -991.600|   92.65%|   0:00:01.0| 2476.2M|        wc|  default| B3/ram_reg[120]/D             |
[12/01 17:47:59   3534s] |  -1.131|   -1.131| -977.348| -991.561|   92.65%|   0:00:00.0| 2476.2M|        wc|  default| B3/ram_reg[120]/D             |
[12/01 17:48:00   3534s] |  -1.131|   -1.131| -975.678| -990.388|   92.65%|   0:00:01.0| 2476.2M|        wc|  default| B1/ram_reg[130]/D             |
[12/01 17:48:00   3535s] |  -1.131|   -1.131| -975.627| -990.355|   92.65%|   0:00:00.0| 2476.2M|        wc|  default| B1/ram_reg[130]/D             |
[12/01 17:48:01   3535s] |  -1.131|   -1.131| -976.336| -991.362|   92.66%|   0:00:01.0| 2476.2M|        wc|  default| B2/ram_reg[449]/D             |
[12/01 17:48:01   3536s] |  -1.131|   -1.131| -976.121| -991.304|   92.66%|   0:00:00.0| 2476.2M|        wc|  default| B2/ram_reg[208]/D             |
[12/01 17:48:01   3536s] |  -1.131|   -1.131| -976.114| -991.298|   92.66%|   0:00:00.0| 2476.2M|        wc|  default| B2/ram_reg[208]/D             |
[12/01 17:48:01   3536s] |  -1.131|   -1.131| -976.111| -991.295|   92.66%|   0:00:00.0| 2476.2M|        wc|  default| B2/ram_reg[208]/D             |
[12/01 17:48:02   3536s] |  -1.131|   -1.131| -976.061| -991.290|   92.66%|   0:00:01.0| 2476.2M|        wc|  default| B0/ram_reg[370]/D             |
[12/01 17:48:02   3536s] |  -1.131|   -1.131| -976.057| -991.290|   92.66%|   0:00:00.0| 2476.2M|        wc|  default| B3/ram_reg[409]/D             |
[12/01 17:48:02   3536s] |  -1.131|   -1.131| -976.057| -991.290|   92.66%|   0:00:00.0| 2476.2M|        wc|  default| B1/ram_reg[23]/D              |
[12/01 17:48:02   3536s] +--------+---------+---------+---------+---------+------------+--------+----------+---------+-------------------------------+
[12/01 17:48:02   3536s] 
[12/01 17:48:02   3536s] *** Finish Core Optimize Step (cpu=0:00:29.6 real=0:00:30.0 mem=2476.2M) ***
[12/01 17:48:02   3536s] 
[12/01 17:48:02   3536s] *** Finished Optimize Step Cumulative (cpu=0:04:07 real=0:04:08 mem=2476.2M) ***
[12/01 17:48:02   3536s] OptDebug: End of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-1.131|-976.057|
|reg2reg   |-0.565|-291.217|
|HEPG      |-0.565|-291.217|
|All Paths |-1.131|-991.290|
+----------+------+--------+

[12/01 17:48:02   3536s] ** GigaOpt Optimizer WNS Slack -1.131 TNS Slack -991.290 Density 92.66
[12/01 17:48:02   3537s] Placement Snapshot: Density distribution:
[12/01 17:48:02   3537s] [1.00 -  +++]: 0 (0.00%)
[12/01 17:48:02   3537s] [0.95 - 1.00]: 0 (0.00%)
[12/01 17:48:02   3537s] [0.90 - 0.95]: 0 (0.00%)
[12/01 17:48:02   3537s] [0.85 - 0.90]: 0 (0.00%)
[12/01 17:48:02   3537s] [0.80 - 0.85]: 1 (0.09%)
[12/01 17:48:02   3537s] [0.75 - 0.80]: 1 (0.09%)
[12/01 17:48:02   3537s] [0.70 - 0.75]: 1 (0.09%)
[12/01 17:48:02   3537s] [0.65 - 0.70]: 0 (0.00%)
[12/01 17:48:02   3537s] [0.60 - 0.65]: 0 (0.00%)
[12/01 17:48:02   3537s] [0.55 - 0.60]: 4 (0.35%)
[12/01 17:48:02   3537s] [0.50 - 0.55]: 3 (0.26%)
[12/01 17:48:02   3537s] [0.45 - 0.50]: 3 (0.26%)
[12/01 17:48:02   3537s] [0.40 - 0.45]: 5 (0.43%)
[12/01 17:48:02   3537s] [0.35 - 0.40]: 8 (0.69%)
[12/01 17:48:02   3537s] [0.30 - 0.35]: 13 (1.12%)
[12/01 17:48:02   3537s] [0.25 - 0.30]: 22 (1.90%)
[12/01 17:48:02   3537s] [0.20 - 0.25]: 50 (4.33%)
[12/01 17:48:02   3537s] [0.15 - 0.20]: 134 (11.59%)
[12/01 17:48:02   3537s] [0.10 - 0.15]: 390 (33.74%)
[12/01 17:48:02   3537s] [0.05 - 0.10]: 479 (41.44%)
[12/01 17:48:02   3537s] [0.00 - 0.05]: 42 (3.63%)
[12/01 17:48:02   3537s] Begin: Area Reclaim Optimization
[12/01 17:48:02   3537s] *** AreaOpt #8 [begin] : totSession cpu/real = 0:58:57.0/1:23:31.6 (0.7), mem = 2476.2M
[12/01 17:48:02   3537s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2476.2M
[12/01 17:48:02   3537s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.002, REAL:0.003, MEM:2476.2M
[12/01 17:48:02   3537s] Reclaim Optimization WNS Slack -1.131  TNS Slack -991.290 Density 92.66
[12/01 17:48:02   3537s] +---------+---------+--------+--------+------------+--------+
[12/01 17:48:02   3537s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[12/01 17:48:02   3537s] +---------+---------+--------+--------+------------+--------+
[12/01 17:48:02   3537s] |   92.66%|        -|  -1.131|-991.290|   0:00:00.0| 2476.2M|
[12/01 17:48:03   3537s] #optDebug: <stH: 3.9200 MiSeL: 160.1280>
[12/01 17:48:13   3548s] |   92.24%|      734|  -1.131|-991.012|   0:00:11.0| 2476.2M|
[12/01 17:48:20   3555s] |   92.06%|      923|  -1.131|-992.785|   0:00:07.0| 2476.2M|
[12/01 17:48:21   3556s] |   92.06%|       11|  -1.131|-992.785|   0:00:01.0| 2476.2M|
[12/01 17:48:22   3556s] |   92.06%|        0|  -1.131|-992.785|   0:00:01.0| 2476.2M|
[12/01 17:48:22   3556s] +---------+---------+--------+--------+------------+--------+
[12/01 17:48:22   3556s] Reclaim Optimization End WNS Slack -1.131  TNS Slack -992.785 Density 92.06
[12/01 17:48:22   3556s] 
[12/01 17:48:22   3556s] ** Summary: Restruct = 0 Buffer Deletion = 456 Declone = 344 Resize = 630 **
[12/01 17:48:22   3556s] --------------------------------------------------------------
[12/01 17:48:22   3556s] |                                   | Total     | Sequential |
[12/01 17:48:22   3556s] --------------------------------------------------------------
[12/01 17:48:22   3556s] | Num insts resized                 |     621  |       0    |
[12/01 17:48:22   3556s] | Num insts undone                  |     302  |       0    |
[12/01 17:48:22   3556s] | Num insts Downsized               |     621  |       0    |
[12/01 17:48:22   3556s] | Num insts Samesized               |       0  |       0    |
[12/01 17:48:22   3556s] | Num insts Upsized                 |       0  |       0    |
[12/01 17:48:22   3556s] | Num multiple commits+uncommits    |      13  |       -    |
[12/01 17:48:22   3556s] --------------------------------------------------------------
[12/01 17:48:22   3557s] Bottom Preferred Layer:
[12/01 17:48:22   3557s] +---------------+------------+----------+
[12/01 17:48:22   3557s] |     Layer     |   OPT_LA   |   Rule   |
[12/01 17:48:22   3557s] +---------------+------------+----------+
[12/01 17:48:22   3557s] | METAL5 (z=5)  |        202 | default  |
[12/01 17:48:22   3557s] +---------------+------------+----------+
[12/01 17:48:22   3557s] Via Pillar Rule:
[12/01 17:48:22   3557s]     None
[12/01 17:48:22   3557s] End: Core Area Reclaim Optimization (cpu = 0:00:20.0) (real = 0:00:20.0) **
[12/01 17:48:22   3557s] *** AreaOpt #8 [finish] : cpu/real = 0:00:20.0/0:00:20.0 (1.0), totSession cpu/real = 0:59:17.0/1:23:51.6 (0.7), mem = 2476.2M
[12/01 17:48:22   3557s] 
[12/01 17:48:22   3557s] =============================================================================================
[12/01 17:48:22   3557s]  Step TAT Report for AreaOpt #8                                                 20.15-s105_1
[12/01 17:48:22   3557s] =============================================================================================
[12/01 17:48:22   3557s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/01 17:48:22   3557s] ---------------------------------------------------------------------------------------------
[12/01 17:48:22   3557s] [ SlackTraversorInit     ]      1   0:00:00.3  (   1.7 % )     0:00:00.3 /  0:00:00.4    1.1
[12/01 17:48:22   3557s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 17:48:22   3557s] [ OptSingleIteration     ]      4   0:00:00.4  (   1.9 % )     0:00:18.4 /  0:00:18.4    1.0
[12/01 17:48:22   3557s] [ OptGetWeight           ]    271   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 17:48:22   3557s] [ OptEval                ]    271   0:00:13.4  (  66.7 % )     0:00:13.4 /  0:00:13.4    1.0
[12/01 17:48:22   3557s] [ OptCommit              ]    271   0:00:00.4  (   2.2 % )     0:00:00.4 /  0:00:00.4    1.0
[12/01 17:48:22   3557s] [ IncrTimingUpdate       ]    103   0:00:02.5  (  12.4 % )     0:00:02.5 /  0:00:02.4    1.0
[12/01 17:48:22   3557s] [ PostCommitDelayUpdate  ]    295   0:00:00.2  (   1.0 % )     0:00:01.7 /  0:00:01.8    1.0
[12/01 17:48:22   3557s] [ IncrDelayCalc          ]    440   0:00:01.6  (   7.8 % )     0:00:01.6 /  0:00:01.6    1.0
[12/01 17:48:22   3557s] [ MISC                   ]          0:00:01.3  (   6.3 % )     0:00:01.3 /  0:00:01.3    1.0
[12/01 17:48:22   3557s] ---------------------------------------------------------------------------------------------
[12/01 17:48:22   3557s]  AreaOpt #8 TOTAL                   0:00:20.0  ( 100.0 % )     0:00:20.0 /  0:00:20.0    1.0
[12/01 17:48:22   3557s] ---------------------------------------------------------------------------------------------
[12/01 17:48:22   3557s] 
[12/01 17:48:22   3557s] End: Area Reclaim Optimization (cpu=0:00:20, real=0:00:20, mem=2362.20M, totSessionCpu=0:59:17).
[12/01 17:48:22   3557s] Placement Snapshot: Density distribution:
[12/01 17:48:22   3557s] [1.00 -  +++]: 0 (0.00%)
[12/01 17:48:22   3557s] [0.95 - 1.00]: 0 (0.00%)
[12/01 17:48:22   3557s] [0.90 - 0.95]: 0 (0.00%)
[12/01 17:48:22   3557s] [0.85 - 0.90]: 0 (0.00%)
[12/01 17:48:22   3557s] [0.80 - 0.85]: 1 (0.09%)
[12/01 17:48:22   3557s] [0.75 - 0.80]: 1 (0.09%)
[12/01 17:48:22   3557s] [0.70 - 0.75]: 1 (0.09%)
[12/01 17:48:22   3557s] [0.65 - 0.70]: 0 (0.00%)
[12/01 17:48:22   3557s] [0.60 - 0.65]: 0 (0.00%)
[12/01 17:48:22   3557s] [0.55 - 0.60]: 4 (0.35%)
[12/01 17:48:22   3557s] [0.50 - 0.55]: 3 (0.26%)
[12/01 17:48:22   3557s] [0.45 - 0.50]: 3 (0.26%)
[12/01 17:48:22   3557s] [0.40 - 0.45]: 5 (0.43%)
[12/01 17:48:22   3557s] [0.35 - 0.40]: 8 (0.69%)
[12/01 17:48:22   3557s] [0.30 - 0.35]: 14 (1.21%)
[12/01 17:48:22   3557s] [0.25 - 0.30]: 23 (1.99%)
[12/01 17:48:22   3557s] [0.20 - 0.25]: 57 (4.93%)
[12/01 17:48:22   3557s] [0.15 - 0.20]: 163 (14.10%)
[12/01 17:48:22   3557s] [0.10 - 0.15]: 430 (37.20%)
[12/01 17:48:22   3557s] [0.05 - 0.10]: 413 (35.73%)
[12/01 17:48:22   3557s] [0.00 - 0.05]: 30 (2.60%)
[12/01 17:48:22   3557s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.3859460.8
[12/01 17:48:22   3557s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2362.2M
[12/01 17:48:22   3557s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.174, REAL:0.174, MEM:2360.2M
[12/01 17:48:22   3557s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2360.2M
[12/01 17:48:22   3557s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2360.2M
[12/01 17:48:22   3557s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2360.2M
[12/01 17:48:22   3557s] OPERPROF:       Starting CMU at level 4, MEM:2360.2M
[12/01 17:48:22   3557s] OPERPROF:       Finished CMU at level 4, CPU:0.006, REAL:0.006, MEM:2360.2M
[12/01 17:48:22   3557s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.062, REAL:0.062, MEM:2360.2M
[12/01 17:48:22   3557s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2360.2M
[12/01 17:48:22   3557s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2360.2M
[12/01 17:48:22   3557s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.157, REAL:0.157, MEM:2360.2M
[12/01 17:48:22   3557s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.157, REAL:0.157, MEM:2360.2M
[12/01 17:48:22   3557s] TDRefine: refinePlace mode is spiral
[12/01 17:48:22   3557s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3859460.15
[12/01 17:48:22   3557s] OPERPROF: Starting RefinePlace at level 1, MEM:2360.2M
[12/01 17:48:22   3557s] *** Starting refinePlace (0:59:17 mem=2360.2M) ***
[12/01 17:48:22   3557s] Total net bbox length = 4.046e+06 (1.804e+06 2.242e+06) (ext = 3.472e+03)
[12/01 17:48:22   3557s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/01 17:48:22   3557s] 
[12/01 17:48:22   3557s] Starting Small incrNP...
[12/01 17:48:22   3557s] User Input Parameters:
[12/01 17:48:22   3557s] - Congestion Driven    : Off
[12/01 17:48:22   3557s] - Timing Driven        : Off
[12/01 17:48:22   3557s] - Area-Violation Based : Off
[12/01 17:48:22   3557s] - Start Rollback Level : -5
[12/01 17:48:22   3557s] - Legalized            : On
[12/01 17:48:22   3557s] - Window Based         : Off
[12/01 17:48:22   3557s] - eDen incr mode       : Off
[12/01 17:48:22   3557s] - Small incr mode      : On
[12/01 17:48:22   3557s] 
[12/01 17:48:22   3557s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:2360.2M
[12/01 17:48:22   3557s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2362.2M
[12/01 17:48:22   3557s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.018, REAL:0.019, MEM:2362.2M
[12/01 17:48:22   3557s] default core: bins with density > 0.750 = 96.37 % ( 1114 / 1156 )
[12/01 17:48:22   3557s] Density distribution unevenness ratio = 2.619%
[12/01 17:48:22   3557s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.035, REAL:0.034, MEM:2362.2M
[12/01 17:48:22   3557s] cost 1.082857, thresh 1.000000
[12/01 17:48:22   3557s] OPERPROF:   Starting spMPad at level 2, MEM:2360.2M
[12/01 17:48:22   3557s] OPERPROF:     Starting spContextMPad at level 3, MEM:2360.2M
[12/01 17:48:22   3557s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.001, REAL:0.000, MEM:2360.2M
[12/01 17:48:22   3557s] MP Top (131074): mp=1.032. U=0.921.
[12/01 17:48:22   3557s] OPERPROF:   Finished spMPad at level 2, CPU:0.022, REAL:0.022, MEM:2360.2M
[12/01 17:48:22   3557s] MPU (131074) 0.921 -> 0.950
[12/01 17:48:23   3557s] incrNP th 1.000, 0.100
[12/01 17:48:23   3557s] clkAW=1 clkAWMode=2 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[12/01 17:48:23   3557s] OPERPROF:   Starting IPInitSPData at level 2, MEM:2360.2M
[12/01 17:48:23   3557s] OPERPROF:     Starting spInitNetWt at level 3, MEM:2360.2M
[12/01 17:48:23   3557s] no activity file in design. spp won't run.
[12/01 17:48:23   3557s] [spp] 0
[12/01 17:48:23   3557s] [adp] 0:1:1:3
[12/01 17:48:23   3557s] OPERPROF:     Finished spInitNetWt at level 3, CPU:0.029, REAL:0.029, MEM:2360.2M
[12/01 17:48:23   3557s] SP #FI/SF FL/PI 0/0 131074/0
[12/01 17:48:23   3557s] OPERPROF:   Finished IPInitSPData at level 2, CPU:0.066, REAL:0.066, MEM:2360.2M
[12/01 17:48:23   3557s] NP #FI/FS/SF FL/PI: 0/0/0 131074/0
[12/01 17:48:23   3558s] no activity file in design. spp won't run.
[12/01 17:48:23   3558s] RPlace IncrNP: Rollback Lev = -3
[12/01 17:48:23   3558s] OPERPROF:   Starting npPlace at level 2, MEM:2409.5M
[12/01 17:48:23   3558s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[12/01 17:48:23   3558s] No instances found in the vector
[12/01 17:48:23   3558s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2431.5M, DRC: 0)
[12/01 17:48:23   3558s] 0 (out of 0) MH cells were successfully legalized.
[12/01 17:48:32   3566s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[12/01 17:48:32   3566s] No instances found in the vector
[12/01 17:48:32   3566s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2513.6M, DRC: 0)
[12/01 17:48:32   3566s] 0 (out of 0) MH cells were successfully legalized.
[12/01 17:48:43   3578s] Legalizing MH Cells... 0 / 0 / 0 (level 10)
[12/01 17:48:43   3578s] No instances found in the vector
[12/01 17:48:43   3578s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2521.8M, DRC: 0)
[12/01 17:48:43   3578s] 0 (out of 0) MH cells were successfully legalized.
[12/01 17:48:51   3586s] OPERPROF:   Finished npPlace at level 2, CPU:28.267, REAL:28.266, MEM:2532.5M
[12/01 17:48:51   3586s] no activity file in design. spp won't run.
[12/01 17:48:51   3586s] OPERPROF:   Starting IPDeleteSPData at level 2, MEM:2532.5M
[12/01 17:48:51   3586s] OPERPROF:   Finished IPDeleteSPData at level 2, CPU:0.000, REAL:0.000, MEM:2532.5M
[12/01 17:48:51   3586s] 
[12/01 17:48:51   3586s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:2532.5M
[12/01 17:48:51   3586s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2532.5M
[12/01 17:48:51   3586s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.017, REAL:0.018, MEM:2532.5M
[12/01 17:48:51   3586s] default core: bins with density > 0.750 = 96.37 % ( 1114 / 1156 )
[12/01 17:48:51   3586s] Density distribution unevenness ratio = 2.676%
[12/01 17:48:51   3586s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.033, REAL:0.033, MEM:2532.5M
[12/01 17:48:51   3586s] RPlace postIncrNP: Density = 1.082857 -> 1.027143.
[12/01 17:48:51   3586s] RPlace postIncrNP Info: Density distribution changes:
[12/01 17:48:51   3586s] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[12/01 17:48:51   3586s] [1.05 - 1.10] :	 2 (0.17%) -> 0 (0.00%)
[12/01 17:48:51   3586s] [1.00 - 1.05] :	 23 (1.99%) -> 32 (2.77%)
[12/01 17:48:51   3586s] [0.95 - 1.00] :	 425 (36.76%) -> 421 (36.42%)
[12/01 17:48:51   3586s] [0.90 - 0.95] :	 409 (35.38%) -> 410 (35.47%)
[12/01 17:48:51   3586s] [0.85 - 0.90] :	 174 (15.05%) -> 149 (12.89%)
[12/01 17:48:51   3586s] [0.80 - 0.85] :	 58 (5.02%) -> 75 (6.49%)
[12/01 17:48:51   3586s] Move report: incrNP moves 128348 insts, mean move: 8.00 um, max move: 322.00 um 
[12/01 17:48:51   3586s] 	Max move on inst (B2/FE_OFC58963_n365): (904.40, 721.84) --> (747.04, 886.48)
[12/01 17:48:51   3586s] Finished incrNP (cpu=0:00:29.1, real=0:00:29.0, mem=2532.5M)
[12/01 17:48:51   3586s] End of Small incrNP (cpu=0:00:29.1, real=0:00:29.0)
[12/01 17:48:51   3586s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2532.5M
[12/01 17:48:51   3586s] Starting refinePlace ...
[12/01 17:48:52   3586s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[12/01 17:48:52   3586s] ** Cut row section cpu time 0:00:00.0.
[12/01 17:48:52   3586s]    Spread Effort: high, pre-route mode, useDDP on.
[12/01 17:48:54   3588s] [CPU] RefinePlace/preRPlace (cpu=0:00:02.1, real=0:00:03.0, mem=2532.5MB) @(0:59:47 - 0:59:49).
[12/01 17:48:54   3588s] Move report: preRPlace moves 66945 insts, mean move: 1.32 um, max move: 12.32 um 
[12/01 17:48:54   3588s] 	Max move on inst (FE_OFC26253_aa_mux_out_270): (715.12, 318.08) --> (714.56, 306.32)
[12/01 17:48:54   3588s] 	Length: 12 sites, height: 1 rows, site name: core7T, cell type: INVX16
[12/01 17:48:54   3588s] wireLenOptFixPriorityInst 0 inst fixed
[12/01 17:48:54   3588s] Placement tweakage begins.
[12/01 17:48:54   3589s] wire length = 4.626e+06
[12/01 17:48:58   3593s] wire length = 4.449e+06
[12/01 17:48:58   3593s] Placement tweakage ends.
[12/01 17:48:58   3593s] Move report: tweak moves 35250 insts, mean move: 3.60 um, max move: 21.84 um 
[12/01 17:48:58   3593s] 	Max move on inst (B2/U12563): (719.60, 937.44) --> (741.44, 937.44)
[12/01 17:48:58   3593s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:04.5, real=0:00:04.0, mem=2532.5MB) @(0:59:49 - 0:59:53).
[12/01 17:48:58   3593s] 
[12/01 17:48:58   3593s] Running Spiral with 1 thread in Normal Mode  fetchWidth=256 
[12/01 17:49:00   3595s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/01 17:49:00   3595s] [CPU] RefinePlace/Legalization (cpu=0:00:01.8, real=0:00:02.0, mem=2532.5MB) @(0:59:53 - 0:59:55).
[12/01 17:49:00   3595s] Move report: Detail placement moves 80002 insts, mean move: 2.30 um, max move: 19.60 um 
[12/01 17:49:00   3595s] 	Max move on inst (FE_OFC15684_FE_OFN915_data_in_6): (1036.56, 968.80) --> (1016.96, 968.80)
[12/01 17:49:00   3595s] 	Runtime: CPU: 0:00:08.5 REAL: 0:00:09.0 MEM: 2532.5MB
[12/01 17:49:00   3595s] Statistics of distance of Instance movement in refine placement:
[12/01 17:49:00   3595s]   maximum (X+Y) =       331.52 um
[12/01 17:49:00   3595s]   inst (B2/FE_OFC58963_n365) with max move: (904.4, 721.84) -> (737.52, 886.48)
[12/01 17:49:00   3595s]   mean    (X+Y) =         8.21 um
[12/01 17:49:00   3595s] Total instances flipped for legalization: 675
[12/01 17:49:00   3595s] Summary Report:
[12/01 17:49:00   3595s] Instances move: 128382 (out of 131074 movable)
[12/01 17:49:00   3595s] Instances flipped: 675
[12/01 17:49:00   3595s] Mean displacement: 8.21 um
[12/01 17:49:00   3595s] Max displacement: 331.52 um (Instance: B2/FE_OFC58963_n365) (904.4, 721.84) -> (737.52, 886.48)
[12/01 17:49:00   3595s] 	Length: 4 sites, height: 1 rows, site name: core7T, cell type: INVX4
[12/01 17:49:00   3595s] Total instances moved : 128382
[12/01 17:49:00   3595s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:8.502, REAL:8.515, MEM:2532.5M
[12/01 17:49:00   3595s] Total net bbox length = 3.923e+06 (1.735e+06 2.188e+06) (ext = 3.501e+03)
[12/01 17:49:00   3595s] Runtime: CPU: 0:00:37.7 REAL: 0:00:38.0 MEM: 2532.5MB
[12/01 17:49:00   3595s] [CPU] RefinePlace/total (cpu=0:00:37.7, real=0:00:38.0, mem=2532.5MB) @(0:59:17 - 0:59:55).
[12/01 17:49:00   3595s] *** Finished refinePlace (0:59:55 mem=2532.5M) ***
[12/01 17:49:00   3595s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3859460.15
[12/01 17:49:00   3595s] OPERPROF: Finished RefinePlace at level 1, CPU:37.762, REAL:37.774, MEM:2532.5M
[12/01 17:49:00   3595s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2532.5M
[12/01 17:49:01   3595s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.168, REAL:0.168, MEM:2361.5M
[12/01 17:49:01   3595s] *** maximum move = 331.52 um ***
[12/01 17:49:01   3596s] *** Finished re-routing un-routed nets (2361.5M) ***
[12/01 17:49:05   3600s] OPERPROF: Starting DPlace-Init at level 1, MEM:2361.5M
[12/01 17:49:05   3600s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2361.5M
[12/01 17:49:05   3600s] OPERPROF:     Starting CMU at level 3, MEM:2361.5M
[12/01 17:49:05   3600s] OPERPROF:     Finished CMU at level 3, CPU:0.007, REAL:0.010, MEM:2361.5M
[12/01 17:49:05   3600s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.065, REAL:0.069, MEM:2361.5M
[12/01 17:49:05   3600s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2361.5M
[12/01 17:49:05   3600s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2361.5M
[12/01 17:49:05   3600s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.167, REAL:0.170, MEM:2361.5M
[12/01 17:49:06   3601s] 
[12/01 17:49:06   3601s] *** Finish Physical Update (cpu=0:00:44.0 real=0:00:44.0 mem=2361.5M) ***
[12/01 17:49:06   3601s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.3859460.8
[12/01 17:49:07   3602s] ** GigaOpt Optimizer WNS Slack -1.538 TNS Slack -1090.013 Density 92.06
[12/01 17:49:07   3602s] Recovering Place ECO bump
[12/01 17:49:07   3602s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2361.5M
[12/01 17:49:07   3602s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.001, REAL:0.002, MEM:2361.5M
[12/01 17:49:07   3602s] Active Path Group: reg2reg  
[12/01 17:49:07   3602s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+-------------------------------+
[12/01 17:49:07   3602s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|           End Point           |
[12/01 17:49:07   3602s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+-------------------------------+
[12/01 17:49:07   3602s] |  -1.028|   -1.538|-404.076|-1090.013|   92.06%|   0:00:00.0| 2361.5M|        wc|  reg2reg| B3/ram_reg[151]/D             |
[12/01 17:49:07   3602s] |  -0.920|   -1.431|-403.193|-1089.130|   92.06%|   0:00:00.0| 2361.5M|        wc|  reg2reg| B2/ram_reg[150]/D             |
[12/01 17:49:07   3602s] |  -0.847|   -1.357|-402.948|-1088.894|   92.06%|   0:00:00.0| 2361.5M|        wc|  reg2reg| B2/ram_reg[150]/D             |
[12/01 17:49:07   3602s] |  -0.809|   -1.355|-402.868|-1089.262|   92.06%|   0:00:00.0| 2364.6M|        wc|  reg2reg| B2/ram_reg[150]/D             |
[12/01 17:49:08   3602s] |  -0.769|   -1.322|-401.684|-1088.481|   92.06%|   0:00:01.0| 2364.6M|        wc|  reg2reg| B1/ram_reg[239]/D             |
[12/01 17:49:08   3602s] |  -0.748|   -1.322|-401.308|-1088.214|   92.06%|   0:00:00.0| 2364.6M|        wc|  reg2reg| B1/ram_reg[239]/D             |
[12/01 17:49:08   3603s] |  -0.732|   -1.322|-398.482|-1087.978|   92.06%|   0:00:00.0| 2364.6M|        wc|  reg2reg| B0/ram_reg[175]/D             |
[12/01 17:49:08   3603s] |  -0.721|   -1.322|-398.341|-1087.962|   92.06%|   0:00:00.0| 2383.6M|        wc|  reg2reg| B1/ram_reg[111]/D             |
[12/01 17:49:09   3603s] |  -0.703|   -1.322|-397.924|-1087.870|   92.06%|   0:00:01.0| 2364.6M|        wc|  reg2reg| B1/ram_reg[111]/D             |
[12/01 17:49:10   3605s] |  -0.694|   -1.316|-396.264|-1089.108|   92.06%|   0:00:01.0| 2383.7M|        wc|  reg2reg| B1/ram_reg[111]/D             |
[12/01 17:49:11   3605s] |  -0.694|   -1.315|-394.335|-1087.295|   92.06%|   0:00:01.0| 2383.7M|        wc|  reg2reg| B1/ram_reg[111]/D             |
[12/01 17:49:11   3606s] |  -0.694|   -1.315|-394.041|-1087.526|   92.06%|   0:00:00.0| 2383.7M|        wc|  reg2reg| B1/ram_reg[111]/D             |
[12/01 17:49:11   3606s] |  -0.694|   -1.315|-394.041|-1087.526|   92.06%|   0:00:00.0| 2383.7M|        wc|  reg2reg| B1/ram_reg[111]/D             |
[12/01 17:49:11   3606s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+-------------------------------+
[12/01 17:49:11   3606s] 
[12/01 17:49:11   3606s] *** Finish Core Optimize Step (cpu=0:00:04.3 real=0:00:04.0 mem=2383.7M) ***
[12/01 17:49:12   3606s] Active Path Group: default 
[12/01 17:49:12   3606s] +--------+---------+---------+---------+---------+------------+--------+----------+---------+-------------------------------+
[12/01 17:49:12   3606s] |  WNS   | All WNS |   TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|           End Point           |
[12/01 17:49:12   3606s] +--------+---------+---------+---------+---------+------------+--------+----------+---------+-------------------------------+
[12/01 17:49:12   3606s] |  -1.315|   -1.315|-1059.308|-1087.526|   92.06%|   0:00:00.0| 2383.7M|        wc|  default| B3/ram_reg[151]/D             |
[12/01 17:49:14   3608s] |  -1.292|   -1.292|-1059.825|-1088.032|   92.07%|   0:00:02.0| 2383.7M|        wc|  default| B3/ram_reg[151]/D             |
[12/01 17:49:14   3608s] +--------+---------+---------+---------+---------+------------+--------+----------+---------+-------------------------------+
[12/01 17:49:14   3608s] 
[12/01 17:49:14   3608s] *** Finish Core Optimize Step (cpu=0:00:02.2 real=0:00:02.0 mem=2383.7M) ***
[12/01 17:49:14   3609s] 
[12/01 17:49:14   3609s] *** Finished Optimize Step Cumulative (cpu=0:00:06.7 real=0:00:07.0 mem=2383.7M) ***
[12/01 17:49:14   3609s] ** GigaOpt Optimizer WNS Slack -1.292 TNS Slack -1088.032 Density 92.07
[12/01 17:49:14   3609s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2383.7M
[12/01 17:49:14   3609s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.178, REAL:0.178, MEM:2364.7M
[12/01 17:49:14   3609s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2364.7M
[12/01 17:49:14   3609s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2364.7M
[12/01 17:49:14   3609s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2364.7M
[12/01 17:49:14   3609s] OPERPROF:       Starting CMU at level 4, MEM:2364.7M
[12/01 17:49:14   3609s] OPERPROF:       Finished CMU at level 4, CPU:0.006, REAL:0.006, MEM:2364.7M
[12/01 17:49:14   3609s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.060, REAL:0.060, MEM:2364.7M
[12/01 17:49:14   3609s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2364.7M
[12/01 17:49:14   3609s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2364.7M
[12/01 17:49:14   3609s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.155, REAL:0.155, MEM:2364.7M
[12/01 17:49:14   3609s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.155, REAL:0.155, MEM:2364.7M
[12/01 17:49:14   3609s] TDRefine: refinePlace mode is spiral
[12/01 17:49:14   3609s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3859460.16
[12/01 17:49:14   3609s] OPERPROF: Starting RefinePlace at level 1, MEM:2364.7M
[12/01 17:49:14   3609s] *** Starting refinePlace (1:00:09 mem=2364.7M) ***
[12/01 17:49:14   3609s] Total net bbox length = 3.923e+06 (1.735e+06 2.188e+06) (ext = 3.501e+03)
[12/01 17:49:14   3609s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/01 17:49:14   3609s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2364.7M
[12/01 17:49:14   3609s] Starting refinePlace ...
[12/01 17:49:14   3609s] One DDP V2 for no tweak run.
[12/01 17:49:15   3609s] 
[12/01 17:49:15   3609s] Running Spiral with 1 thread in Normal Mode  fetchWidth=256 
[12/01 17:49:16   3610s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/01 17:49:16   3610s] [CPU] RefinePlace/Legalization (cpu=0:00:01.2, real=0:00:02.0, mem=2365.7MB) @(1:00:10 - 1:00:11).
[12/01 17:49:16   3610s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/01 17:49:16   3610s] 	Runtime: CPU: 0:00:01.3 REAL: 0:00:02.0 MEM: 2365.7MB
[12/01 17:49:16   3610s] Statistics of distance of Instance movement in refine placement:
[12/01 17:49:16   3610s]   maximum (X+Y) =         0.00 um
[12/01 17:49:16   3610s]   mean    (X+Y) =         0.00 um
[12/01 17:49:16   3610s] Summary Report:
[12/01 17:49:16   3610s] Instances move: 0 (out of 131087 movable)
[12/01 17:49:16   3610s] Instances flipped: 0
[12/01 17:49:16   3610s] Mean displacement: 0.00 um
[12/01 17:49:16   3610s] Max displacement: 0.00 um 
[12/01 17:49:16   3610s] Total instances moved : 0
[12/01 17:49:16   3610s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.285, REAL:1.288, MEM:2365.7M
[12/01 17:49:16   3610s] Total net bbox length = 3.923e+06 (1.735e+06 2.188e+06) (ext = 3.501e+03)
[12/01 17:49:16   3610s] Runtime: CPU: 0:00:01.4 REAL: 0:00:02.0 MEM: 2365.7MB
[12/01 17:49:16   3610s] [CPU] RefinePlace/total (cpu=0:00:01.4, real=0:00:02.0, mem=2365.7MB) @(1:00:09 - 1:00:11).
[12/01 17:49:16   3610s] *** Finished refinePlace (1:00:11 mem=2365.7M) ***
[12/01 17:49:16   3610s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3859460.16
[12/01 17:49:16   3610s] OPERPROF: Finished RefinePlace at level 1, CPU:1.493, REAL:1.495, MEM:2365.7M
[12/01 17:49:16   3611s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2365.7M
[12/01 17:49:16   3611s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.171, REAL:0.172, MEM:2365.7M
[12/01 17:49:16   3611s] *** maximum move = 0.00 um ***
[12/01 17:49:16   3611s] *** Finished re-routing un-routed nets (2365.7M) ***
[12/01 17:49:16   3611s] OPERPROF: Starting DPlace-Init at level 1, MEM:2365.7M
[12/01 17:49:16   3611s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2365.7M
[12/01 17:49:16   3611s] OPERPROF:     Starting CMU at level 3, MEM:2365.7M
[12/01 17:49:16   3611s] OPERPROF:     Finished CMU at level 3, CPU:0.005, REAL:0.006, MEM:2365.7M
[12/01 17:49:16   3611s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.063, REAL:0.063, MEM:2365.7M
[12/01 17:49:16   3611s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2365.7M
[12/01 17:49:16   3611s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2365.7M
[12/01 17:49:17   3611s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.162, REAL:0.161, MEM:2365.7M
[12/01 17:49:17   3612s] 
[12/01 17:49:17   3612s] *** Finish Physical Update (cpu=0:00:03.2 real=0:00:03.0 mem=2365.7M) ***
[12/01 17:49:17   3612s] ** GigaOpt Optimizer WNS Slack -1.292 TNS Slack -1088.032 Density 92.07
[12/01 17:49:17   3612s] HEPG TNS achieved -2912170
[12/01 17:49:17   3612s] Allowed TNS bump 1456085
[12/01 17:49:17   3612s] Current HEPG TNS -3945732
[12/01 17:49:17   3612s] OptDebug: End of Setup Fixing:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-1.292|-1059.825|
|reg2reg   |-0.694| -394.573|
|HEPG      |-0.694| -394.573|
|All Paths |-1.292|-1088.032|
+----------+------+---------+

[12/01 17:49:18   3612s] Bottom Preferred Layer:
[12/01 17:49:18   3612s] +---------------+------------+----------+
[12/01 17:49:18   3612s] |     Layer     |   OPT_LA   |   Rule   |
[12/01 17:49:18   3612s] +---------------+------------+----------+
[12/01 17:49:18   3612s] | METAL5 (z=5)  |        200 | default  |
[12/01 17:49:18   3612s] +---------------+------------+----------+
[12/01 17:49:18   3612s] Via Pillar Rule:
[12/01 17:49:18   3612s]     None
[12/01 17:49:18   3612s] 
[12/01 17:49:18   3612s] *** Finish pre-CTS Setup Fixing (cpu=0:05:24 real=0:05:25 mem=2365.7M) ***
[12/01 17:49:18   3612s] 
[12/01 17:49:18   3612s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.3859460.5
[12/01 17:49:18   3612s] Total-nets :: 132153, Stn-nets :: 97260, ratio :: 73.5965 %
[12/01 17:49:18   3612s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2346.7M
[12/01 17:49:18   3612s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.178, REAL:0.178, MEM:2296.7M
[12/01 17:49:18   3612s] TotalInstCnt at PhyDesignMc Destruction: 131,087
[12/01 17:49:18   3612s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3859460.14
[12/01 17:49:18   3612s] *** TnsOpt #3 [finish] : cpu/real = 0:05:27.4/0:05:28.0 (1.0), totSession cpu/real = 1:00:12.8/1:24:47.5 (0.7), mem = 2296.7M
[12/01 17:49:18   3612s] 
[12/01 17:49:18   3612s] =============================================================================================
[12/01 17:49:18   3612s]  Step TAT Report for TnsOpt #3                                                  20.15-s105_1
[12/01 17:49:18   3612s] =============================================================================================
[12/01 17:49:18   3612s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/01 17:49:18   3612s] ---------------------------------------------------------------------------------------------
[12/01 17:49:18   3612s] [ AreaOpt                ]      1   0:00:20.0  (   6.1 % )     0:00:20.0 /  0:00:20.0    1.0
[12/01 17:49:18   3612s] [ RefinePlace            ]      2   0:00:47.2  (  14.4 % )     0:00:47.2 /  0:00:47.2    1.0
[12/01 17:49:18   3612s] [ SlackTraversorInit     ]      3   0:00:01.6  (   0.5 % )     0:00:01.6 /  0:00:01.6    1.0
[12/01 17:49:18   3612s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 17:49:18   3612s] [ PlacerInterfaceInit    ]      1   0:00:00.8  (   0.2 % )     0:00:00.8 /  0:00:00.8    1.0
[12/01 17:49:18   3612s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   0.1 % )     0:00:00.2 /  0:00:00.2    1.0
[12/01 17:49:18   3612s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 17:49:18   3612s] [ TransformInit          ]      1   0:00:02.6  (   0.8 % )     0:00:02.6 /  0:00:02.6    1.0
[12/01 17:49:18   3612s] [ OptimizationStep       ]      4   0:00:04.3  (   1.3 % )     0:04:14.7 /  0:04:14.1    1.0
[12/01 17:49:18   3612s] [ OptSingleIteration     ]    266   0:00:00.2  (   0.1 % )     0:04:10.4 /  0:04:09.9    1.0
[12/01 17:49:18   3612s] [ OptGetWeight           ]    266   0:00:03.4  (   1.0 % )     0:00:03.4 /  0:00:03.5    1.0
[12/01 17:49:18   3612s] [ OptEval                ]    266   0:03:54.0  (  71.3 % )     0:03:54.0 /  0:03:53.5    1.0
[12/01 17:49:18   3612s] [ OptCommit              ]    266   0:00:00.9  (   0.3 % )     0:00:00.9 /  0:00:00.9    1.0
[12/01 17:49:18   3612s] [ IncrTimingUpdate       ]    210   0:00:02.8  (   0.8 % )     0:00:02.8 /  0:00:02.7    1.0
[12/01 17:49:18   3612s] [ PostCommitDelayUpdate  ]    266   0:00:00.3  (   0.1 % )     0:00:02.1 /  0:00:02.2    1.0
[12/01 17:49:18   3612s] [ IncrDelayCalc          ]    768   0:00:01.8  (   0.6 % )     0:00:01.8 /  0:00:01.9    1.0
[12/01 17:49:18   3612s] [ SetupOptGetWorkingSet  ]    749   0:00:03.3  (   1.0 % )     0:00:03.3 /  0:00:03.2    1.0
[12/01 17:49:18   3612s] [ SetupOptGetActiveNode  ]    749   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.2
[12/01 17:49:18   3612s] [ SetupOptSlackGraph     ]    266   0:00:03.7  (   1.1 % )     0:00:03.7 /  0:00:03.7    1.0
[12/01 17:49:18   3612s] [ MISC                   ]          0:00:00.9  (   0.3 % )     0:00:00.9 /  0:00:00.9    1.0
[12/01 17:49:18   3612s] ---------------------------------------------------------------------------------------------
[12/01 17:49:18   3612s]  TnsOpt #3 TOTAL                    0:05:28.0  ( 100.0 % )     0:05:28.0 /  0:05:27.4    1.0
[12/01 17:49:18   3612s] ---------------------------------------------------------------------------------------------
[12/01 17:49:18   3612s] 
[12/01 17:49:18   3612s] End: GigaOpt TNS non-legal recovery
[12/01 17:49:18   3612s] VT info 5.61082736635 5
[12/01 17:49:18   3612s] No multi-vt cells found. Aborting this optimization step
[12/01 17:49:18   3613s] 
[12/01 17:49:18   3613s] Active setup views:
[12/01 17:49:18   3613s]  wc
[12/01 17:49:18   3613s]   Dominating endpoints: 0
[12/01 17:49:18   3613s]   Dominating TNS: -0.000
[12/01 17:49:18   3613s] 
[12/01 17:49:18   3613s] Extraction called for design 'MAU' of instances=131087 and nets=133065 using extraction engine 'preRoute' .
[12/01 17:49:18   3613s] PreRoute RC Extraction called for design MAU.
[12/01 17:49:18   3613s] RC Extraction called in multi-corner(2) mode.
[12/01 17:49:18   3613s] RCMode: PreRoute
[12/01 17:49:18   3613s]       RC Corner Indexes            0       1   
[12/01 17:49:18   3613s] Capacitance Scaling Factor   : 1.00000 1.00000 
[12/01 17:49:18   3613s] Resistance Scaling Factor    : 1.00000 1.00000 
[12/01 17:49:18   3613s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[12/01 17:49:18   3613s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[12/01 17:49:18   3613s] Shrink Factor                : 1.00000
[12/01 17:49:18   3613s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/01 17:49:18   3613s] Using capacitance table file ...
[12/01 17:49:18   3613s] RC Grid backup saved.
[12/01 17:49:18   3613s] 
[12/01 17:49:18   3613s] Trim Metal Layers:
[12/01 17:49:19   3613s] LayerId::1 widthSet size::4
[12/01 17:49:19   3613s] LayerId::2 widthSet size::4
[12/01 17:49:19   3613s] LayerId::3 widthSet size::4
[12/01 17:49:19   3613s] LayerId::4 widthSet size::4
[12/01 17:49:19   3613s] LayerId::5 widthSet size::4
[12/01 17:49:19   3613s] LayerId::6 widthSet size::3
[12/01 17:49:19   3613s] Skipped RC grid update for preRoute extraction.
[12/01 17:49:19   3613s] eee: pegSigSF::1.070000
[12/01 17:49:19   3613s] Initializing multi-corner capacitance tables ... 
[12/01 17:49:19   3613s] Initializing multi-corner resistance tables ...
[12/01 17:49:19   3613s] eee: l::1 avDens::0.136985 usedTrk::11746.480055 availTrk::85750.000000 sigTrk::11746.480055
[12/01 17:49:19   3613s] eee: l::2 avDens::0.248978 usedTrk::21297.569137 availTrk::85540.000000 sigTrk::21297.569137
[12/01 17:49:19   3613s] eee: l::3 avDens::0.327353 usedTrk::28001.778242 availTrk::85540.000000 sigTrk::28001.778242
[12/01 17:49:19   3613s] eee: l::4 avDens::0.369687 usedTrk::31493.612595 availTrk::85190.000000 sigTrk::31493.612595
[12/01 17:49:19   3613s] eee: l::5 avDens::0.264666 usedTrk::21731.726565 availTrk::82110.000000 sigTrk::21731.726565
[12/01 17:49:19   3613s] eee: l::6 avDens::0.340521 usedTrk::12311.550362 availTrk::36155.000000 sigTrk::12311.550362
[12/01 17:49:19   3613s] {RT wc 0 6 6 {5 0} 1}
[12/01 17:49:19   3613s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.408994 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.915500 ; wcR: 0.555600 ; newSi: 0.078100 ; pMod: 78 ; 
[12/01 17:49:19   3614s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 2286.281M)
[12/01 17:49:19   3614s] Skewing Data Summary (End_of_FINAL)
[12/01 17:49:20   3615s] --------------------------------------------------
[12/01 17:49:20   3615s]  Total skewed count:2   (Analysis view: wc)
[12/01 17:49:20   3615s]  Advancing count:2, Max:-169.3(ps) Min:-47.9(ps) Total:-217.2(ps)
[12/01 17:49:20   3615s]  Delaying  count:0
[12/01 17:49:20   3615s] --------------------------------------------------
[12/01 17:49:20   3615s] Starting delay calculation for Setup views
[12/01 17:49:20   3615s] #################################################################################
[12/01 17:49:20   3615s] # Design Stage: PreRoute
[12/01 17:49:20   3615s] # Design Name: MAU
[12/01 17:49:20   3615s] # Design Mode: 180nm
[12/01 17:49:20   3615s] # Analysis Mode: MMMC Non-OCV 
[12/01 17:49:20   3615s] # Parasitics Mode: No SPEF/RCDB 
[12/01 17:49:20   3615s] # Signoff Settings: SI Off 
[12/01 17:49:20   3615s] #################################################################################
[12/01 17:49:21   3616s] Calculate delays in BcWc mode...
[12/01 17:49:21   3616s] Topological Sorting (REAL = 0:00:00.0, MEM = 2298.5M, InitMEM = 2284.3M)
[12/01 17:49:21   3616s] Start delay calculation (fullDC) (1 T). (MEM=2298.5)
[12/01 17:49:22   3616s] End AAE Lib Interpolated Model. (MEM=2311.02 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/01 17:49:32   3627s] Total number of fetched objects 132153
[12/01 17:49:32   3627s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/01 17:49:32   3627s] End delay calculation. (MEM=2317.18 CPU=0:00:08.8 REAL=0:00:09.0)
[12/01 17:49:32   3627s] End delay calculation (fullDC). (MEM=2317.18 CPU=0:00:10.7 REAL=0:00:11.0)
[12/01 17:49:32   3627s] *** CDM Built up (cpu=0:00:11.9  real=0:00:12.0  mem= 2317.2M) ***
[12/01 17:49:33   3628s] *** Done Building Timing Graph (cpu=0:00:12.8 real=0:00:13.0 totSessionCpu=1:00:28 mem=2317.2M)
[12/01 17:49:33   3628s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2317.18 MB )
[12/01 17:49:33   3628s] (I)       Started Import and model ( Curr Mem: 2317.18 MB )
[12/01 17:49:33   3628s] (I)       Started Create place DB ( Curr Mem: 2317.18 MB )
[12/01 17:49:33   3628s] (I)       Started Import place data ( Curr Mem: 2317.18 MB )
[12/01 17:49:33   3628s] (I)       Started Read instances and placement ( Curr Mem: 2317.18 MB )
[12/01 17:49:33   3628s] (I)       Finished Read instances and placement ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 2351.18 MB )
[12/01 17:49:33   3628s] (I)       Started Read nets ( Curr Mem: 2351.18 MB )
[12/01 17:49:33   3628s] (I)       Finished Read nets ( CPU: 0.23 sec, Real: 0.23 sec, Curr Mem: 2371.18 MB )
[12/01 17:49:33   3628s] (I)       Finished Import place data ( CPU: 0.33 sec, Real: 0.33 sec, Curr Mem: 2371.18 MB )
[12/01 17:49:33   3628s] (I)       Finished Create place DB ( CPU: 0.33 sec, Real: 0.33 sec, Curr Mem: 2371.18 MB )
[12/01 17:49:33   3628s] (I)       Started Create route DB ( Curr Mem: 2371.18 MB )
[12/01 17:49:33   3628s] (I)       == Non-default Options ==
[12/01 17:49:33   3628s] (I)       Build term to term wires                           : false
[12/01 17:49:33   3628s] (I)       Maximum routing layer                              : 6
[12/01 17:49:33   3628s] (I)       Number of threads                                  : 1
[12/01 17:49:33   3628s] (I)       Method to set GCell size                           : row
[12/01 17:49:33   3628s] (I)       Counted 3079 PG shapes. We will not process PG shapes layer by layer.
[12/01 17:49:33   3628s] (I)       Started Import route data (1T) ( Curr Mem: 2371.18 MB )
[12/01 17:49:33   3628s] (I)       ============== Pin Summary ==============
[12/01 17:49:33   3628s] (I)       +-------+--------+---------+------------+
[12/01 17:49:33   3628s] (I)       | Layer | # pins | % total |      Group |
[12/01 17:49:33   3628s] (I)       +-------+--------+---------+------------+
[12/01 17:49:33   3628s] (I)       |     1 | 365626 |   99.97 |        Pin |
[12/01 17:49:33   3628s] (I)       |     2 |     86 |    0.02 | Pin access |
[12/01 17:49:33   3628s] (I)       |     3 |     11 |    0.00 | Pin access |
[12/01 17:49:33   3628s] (I)       |     4 |      1 |    0.00 |      Upper |
[12/01 17:49:33   3628s] (I)       |     5 |      1 |    0.00 |      Upper |
[12/01 17:49:33   3628s] (I)       |     6 |      0 |    0.00 |      Upper |
[12/01 17:49:33   3628s] (I)       +-------+--------+---------+------------+
[12/01 17:49:33   3628s] (I)       Use row-based GCell size
[12/01 17:49:33   3628s] (I)       Use row-based GCell align
[12/01 17:49:33   3628s] (I)       GCell unit size   : 7840
[12/01 17:49:33   3628s] (I)       GCell multiplier  : 1
[12/01 17:49:33   3628s] (I)       GCell row height  : 7840
[12/01 17:49:33   3628s] (I)       Actual row height : 7840
[12/01 17:49:33   3628s] (I)       GCell align ref   : 40320 40320
[12/01 17:49:33   3628s] [NR-eGR] Track table information for default rule: 
[12/01 17:49:33   3628s] [NR-eGR] METAL1 has no routable track
[12/01 17:49:33   3628s] [NR-eGR] METAL2 has single uniform track structure
[12/01 17:49:33   3628s] [NR-eGR] METAL3 has single uniform track structure
[12/01 17:49:33   3628s] [NR-eGR] METAL4 has single uniform track structure
[12/01 17:49:33   3628s] [NR-eGR] METAL5 has single uniform track structure
[12/01 17:49:33   3628s] [NR-eGR] METAL6 has single uniform track structure
[12/01 17:49:33   3628s] (I)       ============== Default via ===============
[12/01 17:49:33   3628s] (I)       +---+------------------+-----------------+
[12/01 17:49:33   3628s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut |
[12/01 17:49:33   3628s] (I)       +---+------------------+-----------------+
[12/01 17:49:33   3628s] (I)       | 1 |    4  VIA12_VV   |    4  VIA12_VV  |
[12/01 17:49:33   3628s] (I)       | 2 |    5  VIA2       |    5  VIA2      |
[12/01 17:49:33   3628s] (I)       | 3 |    8  VIA3       |    8  VIA3      |
[12/01 17:49:33   3628s] (I)       | 4 |   11  VIA4       |   11  VIA4      |
[12/01 17:49:33   3628s] (I)       | 5 |   14  VIA5       |   14  VIA5      |
[12/01 17:49:33   3628s] (I)       +---+------------------+-----------------+
[12/01 17:49:33   3628s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 2371.18 MB )
[12/01 17:49:33   3628s] (I)       Started Read routing blockages ( Curr Mem: 2371.18 MB )
[12/01 17:49:33   3628s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2371.18 MB )
[12/01 17:49:33   3628s] (I)       Started Read instance blockages ( Curr Mem: 2371.18 MB )
[12/01 17:49:33   3628s] (I)       Finished Read instance blockages ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2371.18 MB )
[12/01 17:49:33   3628s] (I)       Started Read PG blockages ( Curr Mem: 2371.18 MB )
[12/01 17:49:33   3628s] [NR-eGR] Read 3434 PG shapes
[12/01 17:49:33   3628s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2371.18 MB )
[12/01 17:49:33   3628s] (I)       Started Read boundary cut boxes ( Curr Mem: 2371.18 MB )
[12/01 17:49:33   3628s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2371.18 MB )
[12/01 17:49:33   3628s] [NR-eGR] #Routing Blockages  : 0
[12/01 17:49:33   3628s] [NR-eGR] #Instance Blockages : 7023
[12/01 17:49:33   3628s] [NR-eGR] #PG Blockages       : 3434
[12/01 17:49:33   3628s] [NR-eGR] #Halo Blockages     : 0
[12/01 17:49:33   3628s] [NR-eGR] #Boundary Blockages : 0
[12/01 17:49:33   3628s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2371.18 MB )
[12/01 17:49:33   3628s] (I)       Started Read blackboxes ( Curr Mem: 2371.18 MB )
[12/01 17:49:33   3628s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/01 17:49:33   3628s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2371.18 MB )
[12/01 17:49:33   3628s] (I)       Started Read prerouted ( Curr Mem: 2371.18 MB )
[12/01 17:49:33   3628s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/01 17:49:33   3628s] (I)       Finished Read prerouted ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2371.18 MB )
[12/01 17:49:33   3628s] (I)       Started Read unlegalized nets ( Curr Mem: 2371.18 MB )
[12/01 17:49:33   3628s] (I)       Finished Read unlegalized nets ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2371.18 MB )
[12/01 17:49:33   3628s] (I)       Started Read nets ( Curr Mem: 2371.18 MB )
[12/01 17:49:33   3628s] [NR-eGR] Read numTotalNets=132153  numIgnoredNets=0
[12/01 17:49:33   3628s] (I)       Finished Read nets ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2402.43 MB )
[12/01 17:49:33   3628s] (I)       Started Set up via pillars ( Curr Mem: 2402.43 MB )
[12/01 17:49:33   3628s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2402.43 MB )
[12/01 17:49:33   3628s] (I)       early_global_route_priority property id does not exist.
[12/01 17:49:33   3628s] (I)       Started Initialize 3D grid graph ( Curr Mem: 2402.43 MB )
[12/01 17:49:33   3628s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2402.43 MB )
[12/01 17:49:33   3628s] (I)       Model blockages into capacity
[12/01 17:49:33   3628s] (I)       Read Num Blocks=10457  Num Prerouted Wires=0  Num CS=0
[12/01 17:49:33   3628s] (I)       Started Initialize 3D capacity ( Curr Mem: 2402.43 MB )
[12/01 17:49:33   3628s] (I)       Layer 1 (V) : #blockages 8379 : #preroutes 0
[12/01 17:49:33   3628s] (I)       Layer 2 (H) : #blockages 1356 : #preroutes 0
[12/01 17:49:33   3628s] (I)       Layer 3 (V) : #blockages 702 : #preroutes 0
[12/01 17:49:33   3628s] (I)       Layer 4 (H) : #blockages 20 : #preroutes 0
[12/01 17:49:33   3628s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[12/01 17:49:33   3628s] (I)       Finished Initialize 3D capacity ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2402.43 MB )
[12/01 17:49:33   3628s] (I)       -- layer congestion ratio --
[12/01 17:49:33   3628s] (I)       Layer 1 : 0.100000
[12/01 17:49:33   3628s] (I)       Layer 2 : 0.700000
[12/01 17:49:33   3628s] (I)       Layer 3 : 0.700000
[12/01 17:49:33   3628s] (I)       Layer 4 : 0.700000
[12/01 17:49:33   3628s] (I)       Layer 5 : 0.700000
[12/01 17:49:33   3628s] (I)       Layer 6 : 0.700000
[12/01 17:49:33   3628s] (I)       ----------------------------
[12/01 17:49:33   3628s] (I)       Number of ignored nets                =      0
[12/01 17:49:33   3628s] (I)       Number of connected nets              =      0
[12/01 17:49:33   3628s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[12/01 17:49:33   3628s] (I)       Number of clock nets                  =      1.  Ignored: No
[12/01 17:49:33   3628s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/01 17:49:33   3628s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/01 17:49:33   3628s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/01 17:49:33   3628s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/01 17:49:33   3628s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/01 17:49:33   3628s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/01 17:49:33   3628s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/01 17:49:33   3628s] (I)       Finished Import route data (1T) ( CPU: 0.17 sec, Real: 0.18 sec, Curr Mem: 2402.43 MB )
[12/01 17:49:33   3628s] (I)       Finished Create route DB ( CPU: 0.18 sec, Real: 0.18 sec, Curr Mem: 2402.43 MB )
[12/01 17:49:33   3628s] (I)       Started Read aux data ( Curr Mem: 2402.43 MB )
[12/01 17:49:33   3628s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2402.43 MB )
[12/01 17:49:33   3628s] (I)       Started Others data preparation ( Curr Mem: 2402.43 MB )
[12/01 17:49:33   3628s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/01 17:49:34   3628s] (I)       Finished Others data preparation ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2402.43 MB )
[12/01 17:49:34   3628s] (I)       Started Create route kernel ( Curr Mem: 2402.43 MB )
[12/01 17:49:34   3628s] (I)       Ndr track 0 does not exist
[12/01 17:49:34   3628s] (I)       ---------------------Grid Graph Info--------------------
[12/01 17:49:34   3628s] (I)       Routing area        : (0, 0) - (2738400, 2730560)
[12/01 17:49:34   3628s] (I)       Core area           : (40320, 40320) - (2698080, 2690240)
[12/01 17:49:34   3628s] (I)       Site width          :  1120  (dbu)
[12/01 17:49:34   3628s] (I)       Row height          :  7840  (dbu)
[12/01 17:49:34   3628s] (I)       GCell row height    :  7840  (dbu)
[12/01 17:49:34   3628s] (I)       GCell width         :  7840  (dbu)
[12/01 17:49:34   3628s] (I)       GCell height        :  7840  (dbu)
[12/01 17:49:34   3628s] (I)       Grid                :   350   349     6
[12/01 17:49:34   3628s] (I)       Layer numbers       :     1     2     3     4     5     6
[12/01 17:49:34   3628s] (I)       Vertical capacity   :     0  7840     0  7840     0  7840
[12/01 17:49:34   3628s] (I)       Horizontal capacity :     0     0  7840     0  7840     0
[12/01 17:49:34   3628s] (I)       Default wire width  :   460   560   560   560   560   880
[12/01 17:49:34   3628s] (I)       Default wire space  :   460   560   560   560   560   920
[12/01 17:49:34   3628s] (I)       Default wire pitch  :   920  1120  1120  1120  1120  1800
[12/01 17:49:34   3628s] (I)       Default pitch size  :   920  1120  1120  1120  1120  2240
[12/01 17:49:34   3628s] (I)       First track coord   :     0   560   560   560   560  2800
[12/01 17:49:34   3628s] (I)       Num tracks per GCell:  8.52  7.00  7.00  7.00  7.00  3.50
[12/01 17:49:34   3628s] (I)       Total num of tracks :     0  2445  2438  2445  2438  1222
[12/01 17:49:34   3628s] (I)       Num of masks        :     1     1     1     1     1     1
[12/01 17:49:34   3628s] (I)       Num of trim masks   :     0     0     0     0     0     0
[12/01 17:49:34   3628s] (I)       --------------------------------------------------------
[12/01 17:49:34   3628s] 
[12/01 17:49:34   3628s] [NR-eGR] ============ Routing rule table ============
[12/01 17:49:34   3628s] [NR-eGR] Rule id: 0  Nets: 132153 
[12/01 17:49:34   3628s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/01 17:49:34   3628s] (I)       Pitch:  L1=920  L2=1120  L3=1120  L4=1120  L5=1120  L6=2240
[12/01 17:49:34   3628s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/01 17:49:34   3628s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/01 17:49:34   3628s] [NR-eGR] ========================================
[12/01 17:49:34   3628s] [NR-eGR] 
[12/01 17:49:34   3628s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/01 17:49:34   3628s] (I)       blocked tracks on layer2 : = 97933 / 853305 (11.48%)
[12/01 17:49:34   3628s] (I)       blocked tracks on layer3 : = 3392 / 853300 (0.40%)
[12/01 17:49:34   3628s] (I)       blocked tracks on layer4 : = 17992 / 853305 (2.11%)
[12/01 17:49:34   3628s] (I)       blocked tracks on layer5 : = 11104 / 853300 (1.30%)
[12/01 17:49:34   3628s] (I)       blocked tracks on layer6 : = 0 / 426478 (0.00%)
[12/01 17:49:34   3628s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2402.43 MB )
[12/01 17:49:34   3628s] (I)       Finished Import and model ( CPU: 0.53 sec, Real: 0.53 sec, Curr Mem: 2402.43 MB )
[12/01 17:49:34   3628s] (I)       Reset routing kernel
[12/01 17:49:34   3628s] (I)       Started Global Routing ( Curr Mem: 2402.43 MB )
[12/01 17:49:34   3628s] (I)       Started Initialization ( Curr Mem: 2402.43 MB )
[12/01 17:49:34   3628s] (I)       totalPins=365725  totalGlobalPin=333809 (91.27%)
[12/01 17:49:34   3628s] (I)       Finished Initialization ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2402.43 MB )
[12/01 17:49:34   3628s] (I)       Started Net group 1 ( Curr Mem: 2402.43 MB )
[12/01 17:49:34   3628s] (I)       Started Generate topology ( Curr Mem: 2402.43 MB )
[12/01 17:49:34   3628s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2402.43 MB )
[12/01 17:49:34   3628s] (I)       total 2D Cap : 1268698 = (842220 H, 426478 V)
[12/01 17:49:34   3628s] [NR-eGR] Layer group 1: route 200 net(s) in layer range [5, 6]
[12/01 17:49:34   3628s] (I)       
[12/01 17:49:34   3628s] (I)       ============  Phase 1a Route ============
[12/01 17:49:34   3628s] (I)       Started Phase 1a ( Curr Mem: 2402.43 MB )
[12/01 17:49:34   3628s] (I)       Started Pattern routing (1T) ( Curr Mem: 2402.43 MB )
[12/01 17:49:34   3628s] (I)       Finished Pattern routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2402.43 MB )
[12/01 17:49:34   3628s] (I)       Usage: 7375 = (2370 H, 5005 V) = (0.28% H, 1.17% V) = (9.290e+03um H, 1.962e+04um V)
[12/01 17:49:34   3628s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2402.43 MB )
[12/01 17:49:34   3628s] (I)       
[12/01 17:49:34   3628s] (I)       ============  Phase 1b Route ============
[12/01 17:49:34   3628s] (I)       Started Phase 1b ( Curr Mem: 2402.43 MB )
[12/01 17:49:34   3628s] (I)       Usage: 7375 = (2370 H, 5005 V) = (0.28% H, 1.17% V) = (9.290e+03um H, 1.962e+04um V)
[12/01 17:49:34   3628s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.891000e+04um
[12/01 17:49:34   3628s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2402.43 MB )
[12/01 17:49:34   3628s] (I)       
[12/01 17:49:34   3628s] (I)       ============  Phase 1c Route ============
[12/01 17:49:34   3628s] (I)       Started Phase 1c ( Curr Mem: 2402.43 MB )
[12/01 17:49:34   3628s] (I)       Usage: 7375 = (2370 H, 5005 V) = (0.28% H, 1.17% V) = (9.290e+03um H, 1.962e+04um V)
[12/01 17:49:34   3628s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2402.43 MB )
[12/01 17:49:34   3628s] (I)       
[12/01 17:49:34   3628s] (I)       ============  Phase 1d Route ============
[12/01 17:49:34   3628s] (I)       Started Phase 1d ( Curr Mem: 2402.43 MB )
[12/01 17:49:34   3628s] (I)       Usage: 7375 = (2370 H, 5005 V) = (0.28% H, 1.17% V) = (9.290e+03um H, 1.962e+04um V)
[12/01 17:49:34   3628s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2402.43 MB )
[12/01 17:49:34   3628s] (I)       
[12/01 17:49:34   3628s] (I)       ============  Phase 1e Route ============
[12/01 17:49:34   3628s] (I)       Started Phase 1e ( Curr Mem: 2402.43 MB )
[12/01 17:49:34   3628s] (I)       Started Route legalization ( Curr Mem: 2402.43 MB )
[12/01 17:49:34   3628s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2402.43 MB )
[12/01 17:49:34   3628s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2402.43 MB )
[12/01 17:49:34   3628s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2402.43 MB )
[12/01 17:49:34   3628s] (I)       Usage: 7375 = (2370 H, 5005 V) = (0.28% H, 1.17% V) = (9.290e+03um H, 1.962e+04um V)
[12/01 17:49:34   3628s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.891000e+04um
[12/01 17:49:34   3628s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2402.43 MB )
[12/01 17:49:34   3628s] (I)       
[12/01 17:49:34   3628s] (I)       ============  Phase 1l Route ============
[12/01 17:49:34   3628s] (I)       Started Phase 1l ( Curr Mem: 2402.43 MB )
[12/01 17:49:34   3628s] (I)       Started Layer assignment (1T) ( Curr Mem: 2402.43 MB )
[12/01 17:49:34   3628s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2402.43 MB )
[12/01 17:49:34   3628s] (I)       Finished Layer assignment (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2410.43 MB )
[12/01 17:49:34   3628s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2410.43 MB )
[12/01 17:49:34   3628s] (I)       Finished Net group 1 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2410.43 MB )
[12/01 17:49:34   3628s] (I)       Started Net group 2 ( Curr Mem: 2410.43 MB )
[12/01 17:49:34   3628s] (I)       Started Generate topology ( Curr Mem: 2410.43 MB )
[12/01 17:49:34   3628s] (I)       Finished Generate topology ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2410.43 MB )
[12/01 17:49:34   3628s] (I)       total 2D Cap : 3736794 = (1692128 H, 2044666 V)
[12/01 17:49:34   3628s] [NR-eGR] Layer group 2: route 131953 net(s) in layer range [2, 6]
[12/01 17:49:34   3628s] (I)       
[12/01 17:49:34   3628s] (I)       ============  Phase 1a Route ============
[12/01 17:49:34   3628s] (I)       Started Phase 1a ( Curr Mem: 2410.43 MB )
[12/01 17:49:34   3628s] (I)       Started Pattern routing (1T) ( Curr Mem: 2410.43 MB )
[12/01 17:49:34   3628s] (I)       Finished Pattern routing (1T) ( CPU: 0.22 sec, Real: 0.22 sec, Curr Mem: 2454.43 MB )
[12/01 17:49:34   3628s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2454.43 MB )
[12/01 17:49:34   3629s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/01 17:49:34   3629s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2454.43 MB )
[12/01 17:49:34   3629s] (I)       Usage: 1109137 = (495219 H, 613918 V) = (29.27% H, 30.03% V) = (1.941e+06um H, 2.407e+06um V)
[12/01 17:49:34   3629s] (I)       Started Add via demand to 2D ( Curr Mem: 2454.43 MB )
[12/01 17:49:34   3629s] (I)       Finished Add via demand to 2D ( CPU: 0.04 sec, Real: 0.05 sec, Curr Mem: 2454.43 MB )
[12/01 17:49:34   3629s] (I)       Finished Phase 1a ( CPU: 0.30 sec, Real: 0.30 sec, Curr Mem: 2454.43 MB )
[12/01 17:49:34   3629s] (I)       
[12/01 17:49:34   3629s] (I)       ============  Phase 1b Route ============
[12/01 17:49:34   3629s] (I)       Started Phase 1b ( Curr Mem: 2454.43 MB )
[12/01 17:49:34   3629s] (I)       Started Monotonic routing (1T) ( Curr Mem: 2454.43 MB )
[12/01 17:49:34   3629s] (I)       Finished Monotonic routing (1T) ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 2454.43 MB )
[12/01 17:49:34   3629s] (I)       Usage: 1109381 = (495272 H, 614109 V) = (29.27% H, 30.03% V) = (1.941e+06um H, 2.407e+06um V)
[12/01 17:49:34   3629s] (I)       Overflow of layer group 2: 0.06% H + 0.06% V. EstWL: 4.348774e+06um
[12/01 17:49:34   3629s] (I)       Congestion metric : 0.06%H 0.06%V, 0.12%HV
[12/01 17:49:34   3629s] (I)       Congestion threshold : each 60.00, sum 90.00
[12/01 17:49:34   3629s] (I)       Finished Phase 1b ( CPU: 0.09 sec, Real: 0.10 sec, Curr Mem: 2454.43 MB )
[12/01 17:49:34   3629s] (I)       
[12/01 17:49:34   3629s] (I)       ============  Phase 1c Route ============
[12/01 17:49:34   3629s] (I)       Started Phase 1c ( Curr Mem: 2454.43 MB )
[12/01 17:49:34   3629s] (I)       Started Two level routing ( Curr Mem: 2454.43 MB )
[12/01 17:49:34   3629s] (I)       Level2 Grid: 70 x 70
[12/01 17:49:34   3629s] (I)       Started Two Level Routing ( Curr Mem: 2454.43 MB )
[12/01 17:49:34   3629s] (I)       Finished Two Level Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2454.43 MB )
[12/01 17:49:34   3629s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2454.43 MB )
[12/01 17:49:34   3629s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2454.43 MB )
[12/01 17:49:34   3629s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2454.43 MB )
[12/01 17:49:34   3629s] (I)       Finished Two level routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2454.43 MB )
[12/01 17:49:34   3629s] (I)       Usage: 1109381 = (495272 H, 614109 V) = (29.27% H, 30.03% V) = (1.941e+06um H, 2.407e+06um V)
[12/01 17:49:34   3629s] (I)       Finished Phase 1c ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2454.43 MB )
[12/01 17:49:34   3629s] (I)       
[12/01 17:49:34   3629s] (I)       ============  Phase 1d Route ============
[12/01 17:49:34   3629s] (I)       Started Phase 1d ( Curr Mem: 2454.43 MB )
[12/01 17:49:34   3629s] (I)       Started Detoured routing ( Curr Mem: 2454.43 MB )
[12/01 17:49:34   3629s] (I)       Finished Detoured routing ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2454.43 MB )
[12/01 17:49:34   3629s] (I)       Usage: 1109513 = (495322 H, 614191 V) = (29.27% H, 30.04% V) = (1.942e+06um H, 2.408e+06um V)
[12/01 17:49:34   3629s] (I)       Finished Phase 1d ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2454.43 MB )
[12/01 17:49:34   3629s] (I)       
[12/01 17:49:34   3629s] (I)       ============  Phase 1e Route ============
[12/01 17:49:34   3629s] (I)       Started Phase 1e ( Curr Mem: 2454.43 MB )
[12/01 17:49:34   3629s] (I)       Started Route legalization ( Curr Mem: 2454.43 MB )
[12/01 17:49:34   3629s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2454.43 MB )
[12/01 17:49:34   3629s] (I)       Usage: 1109513 = (495322 H, 614191 V) = (29.27% H, 30.04% V) = (1.942e+06um H, 2.408e+06um V)
[12/01 17:49:34   3629s] [NR-eGR] Early Global Route overflow of layer group 2: 0.02% H + 0.03% V. EstWL: 4.349291e+06um
[12/01 17:49:34   3629s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2454.43 MB )
[12/01 17:49:34   3629s] (I)       
[12/01 17:49:34   3629s] (I)       ============  Phase 1l Route ============
[12/01 17:49:34   3629s] (I)       Started Phase 1l ( Curr Mem: 2454.43 MB )
[12/01 17:49:34   3629s] (I)       Started Layer assignment (1T) ( Curr Mem: 2454.43 MB )
[12/01 17:49:34   3629s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 2454.43 MB )
[12/01 17:49:34   3629s] (I)       Finished Layer assignment (1T) ( CPU: 0.37 sec, Real: 0.37 sec, Curr Mem: 2454.43 MB )
[12/01 17:49:34   3629s] (I)       Finished Phase 1l ( CPU: 0.37 sec, Real: 0.37 sec, Curr Mem: 2454.43 MB )
[12/01 17:49:34   3629s] (I)       Finished Net group 2 ( CPU: 0.89 sec, Real: 0.89 sec, Curr Mem: 2454.43 MB )
[12/01 17:49:34   3629s] (I)       Started Clean cong LA ( Curr Mem: 2454.43 MB )
[12/01 17:49:34   3629s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2454.43 MB )
[12/01 17:49:34   3629s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[12/01 17:49:34   3629s] (I)       Layer  2:     790270    392374      2031       19747      832853    ( 2.32%) 
[12/01 17:49:34   3629s] (I)       Layer  3:     848631    330186       239           0      852607    ( 0.00%) 
[12/01 17:49:34   3629s] (I)       Layer  4:     832927    339721       597        9632      842968    ( 1.13%) 
[12/01 17:49:34   3629s] (I)       Layer  5:     839794    255301      1527        9660      842947    ( 1.13%) 
[12/01 17:49:34   3629s] (I)       Layer  6:     425256    127222        76           0      426300    ( 0.00%) 
[12/01 17:49:34   3629s] (I)       Total:       3736878   1444804      4470       39039     3797675    ( 1.02%) 
[12/01 17:49:34   3629s] (I)       
[12/01 17:49:34   3629s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/01 17:49:34   3629s] [NR-eGR]                        OverCon           OverCon           OverCon            
[12/01 17:49:34   3629s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[12/01 17:49:34   3629s] [NR-eGR]       Layer              (1-4)             (5-8)            (9-10)    OverCon 
[12/01 17:49:34   3629s] [NR-eGR] --------------------------------------------------------------------------------
[12/01 17:49:34   3629s] [NR-eGR]  METAL1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/01 17:49:34   3629s] [NR-eGR]  METAL2  (2)      1840( 1.55%)         0( 0.00%)         0( 0.00%)   ( 1.55%) 
[12/01 17:49:34   3629s] [NR-eGR]  METAL3  (3)       212( 0.17%)         0( 0.00%)         0( 0.00%)   ( 0.17%) 
[12/01 17:49:34   3629s] [NR-eGR]  METAL4  (4)       525( 0.44%)         0( 0.00%)         0( 0.00%)   ( 0.44%) 
[12/01 17:49:34   3629s] [NR-eGR]  METAL5  (5)       889( 0.74%)        18( 0.01%)         1( 0.00%)   ( 0.75%) 
[12/01 17:49:34   3629s] [NR-eGR]  METAL6  (6)        76( 0.06%)         0( 0.00%)         0( 0.00%)   ( 0.06%) 
[12/01 17:49:34   3629s] [NR-eGR] --------------------------------------------------------------------------------
[12/01 17:49:34   3629s] [NR-eGR] Total             3542( 0.59%)        18( 0.00%)         1( 0.00%)   ( 0.59%) 
[12/01 17:49:34   3629s] [NR-eGR] 
[12/01 17:49:34   3629s] (I)       Finished Global Routing ( CPU: 0.94 sec, Real: 0.94 sec, Curr Mem: 2454.43 MB )
[12/01 17:49:34   3629s] (I)       Started Export 3D cong map ( Curr Mem: 2454.43 MB )
[12/01 17:49:34   3629s] (I)       total 2D Cap : 3749473 = (1694180 H, 2055293 V)
[12/01 17:49:34   3629s] (I)       Started Export 2D cong map ( Curr Mem: 2454.43 MB )
[12/01 17:49:34   3629s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.23% H + 0.07% V
[12/01 17:49:34   3629s] [NR-eGR] Overflow after Early Global Route 0.30% H + 0.07% V
[12/01 17:49:34   3629s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2454.43 MB )
[12/01 17:49:34   3629s] (I)       Finished Export 3D cong map ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2454.43 MB )
[12/01 17:49:34   3629s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.48 sec, Real: 1.48 sec, Curr Mem: 2454.43 MB )
[12/01 17:49:34   3629s] OPERPROF: Starting HotSpotCal at level 1, MEM:2454.4M
[12/01 17:49:34   3629s] [hotspot] +------------+---------------+---------------+
[12/01 17:49:34   3629s] [hotspot] |            |   max hotspot | total hotspot |
[12/01 17:49:34   3629s] [hotspot] +------------+---------------+---------------+
[12/01 17:49:34   3629s] [hotspot] | normalized |          0.00 |          0.00 |
[12/01 17:49:34   3629s] [hotspot] +------------+---------------+---------------+
[12/01 17:49:34   3629s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/01 17:49:34   3629s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/01 17:49:34   3629s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.014, REAL:0.014, MEM:2454.4M
[12/01 17:49:34   3629s] Reported timing to dir ./timingReports
[12/01 17:49:34   3629s] **optDesign ... cpu = 0:54:00, real = 0:54:07, mem = 2065.6M, totSessionCpu=1:00:30 **
[12/01 17:49:35   3629s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2272.4M
[12/01 17:49:35   3629s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.032, REAL:0.033, MEM:2272.4M
[12/01 17:49:38   3632s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.292  | -0.693  | -1.292  |
|           TNS (ns):| -1088.2 |-394.470 | -1060.0 |
|    Violating Paths:|  1971   |  1735   |  1766   |
|          All Paths:|  2101   |  2083   |  2099   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.088   |      1 (1)       |
|   max_tran     |      1 (14)      |   -0.407   |      1 (14)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/01 17:49:38   3632s] Density: 92.067%
Routing Overflow: 0.30% H and 0.07% V
------------------------------------------------------------------
**optDesign ... cpu = 0:54:03, real = 0:54:11, mem = 2060.1M, totSessionCpu=1:00:33 **
[12/01 17:49:38   3632s] *** Finished optDesign ***
[12/01 17:49:38   3632s] 
[12/01 17:49:38   3632s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:54:19 real=  0:54:27)
[12/01 17:49:38   3632s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:02.8 real=0:00:02.8)
[12/01 17:49:38   3632s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=  0:03:45 real=  0:03:46)
[12/01 17:49:38   3632s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:51.7 real=0:00:51.7)
[12/01 17:49:38   3632s] 	OPT_RUNTIME:            rePlace (count =  2): (cpu=  0:11:41 real=  0:11:44)
[12/01 17:49:38   3632s] 	OPT_RUNTIME:                tns (count =  2): (cpu=  0:14:53 real=  0:14:55)
[12/01 17:49:38   3632s] 	OPT_RUNTIME:                wns (count =  1): (cpu=  0:13:08 real=  0:13:09)
[12/01 17:49:38   3632s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=  0:07:21 real=  0:07:22)
[12/01 17:49:38   3632s] Info: pop threads available for lower-level modules during optimization.
[12/01 17:49:38   3632s] Deleting Lib Analyzer.
[12/01 17:49:38   3632s] clean pInstBBox. size 0
[12/01 17:49:38   3632s]  *** Writing scheduling file: 'scheduling_file.cts.3859460' ***
[12/01 17:49:38   3632s] All LLGs are deleted
[12/01 17:49:38   3632s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2287.7M
[12/01 17:49:38   3632s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2287.7M
[12/01 17:49:38   3632s] 
[12/01 17:49:38   3632s] TimeStamp Deleting Cell Server Begin ...
[12/01 17:49:38   3632s] 
[12/01 17:49:38   3632s] TimeStamp Deleting Cell Server End ...
[12/01 17:49:38   3632s] #optDebug: fT-D <X 1 0 0 0>
[12/01 17:49:38   3632s] VSMManager cleared!
[12/01 17:49:38   3632s] **place_opt_design ... cpu = 0:54:03, real = 0:54:11, mem = 2242.7M **
[12/01 17:49:38   3632s] *** Finished GigaPlace ***
[12/01 17:49:38   3632s] 
[12/01 17:49:38   3632s] *** Summary of all messages that are not suppressed in this session:
[12/01 17:49:38   3632s] Severity  ID               Count  Summary                                  
[12/01 17:49:38   3632s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[12/01 17:49:38   3632s] *** Message Summary: 1 warning(s), 0 error(s)
[12/01 17:49:38   3632s] 
[12/01 17:49:38   3632s] *** place_opt_design #1 [finish] : cpu/real = 0:54:03.0/0:54:10.9 (1.0), totSession cpu/real = 1:00:32.7/1:25:07.8 (0.7), mem = 2242.7M
[12/01 17:49:38   3632s] 
[12/01 17:49:38   3632s] =============================================================================================
[12/01 17:49:38   3632s]  Final TAT Report for place_opt_design #1                                       20.15-s105_1
[12/01 17:49:38   3632s] =============================================================================================
[12/01 17:49:38   3632s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/01 17:49:38   3632s] ---------------------------------------------------------------------------------------------
[12/01 17:49:38   3632s] [ InitOpt                ]      1   0:00:00.7  (   0.0 % )     0:00:15.2 /  0:00:15.2    1.0
[12/01 17:49:38   3632s] [ WnsOpt                 ]      2   0:12:19.4  (  22.7 % )     0:14:53.2 /  0:14:51.8    1.0
[12/01 17:49:38   3632s] [ TnsOpt                 ]      3   0:18:08.4  (  33.5 % )     0:20:22.4 /  0:20:20.2    1.0
[12/01 17:49:38   3632s] [ GlobalOpt              ]      1   0:03:45.8  (   6.9 % )     0:03:45.8 /  0:03:45.2    1.0
[12/01 17:49:38   3632s] [ DrvOpt                 ]      5   0:01:12.7  (   2.2 % )     0:01:17.1 /  0:01:17.0    1.0
[12/01 17:49:38   3632s] [ SimplifyNetlist        ]      1   0:00:02.8  (   0.1 % )     0:00:02.8 /  0:00:02.8    1.0
[12/01 17:49:38   3632s] [ SkewClock              ]      2   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.1    0.9
[12/01 17:49:38   3632s] [ SkewPreCTSReport       ]      1   0:00:01.1  (   0.0 % )     0:00:01.1 /  0:00:01.1    1.0
[12/01 17:49:38   3632s] [ AreaOpt                ]      8   0:02:35.2  (   4.8 % )     0:02:38.5 /  0:02:38.2    1.0
[12/01 17:49:38   3632s] [ ViewPruning            ]      8   0:00:00.9  (   0.0 % )     0:00:00.9 /  0:00:00.9    1.0
[12/01 17:49:38   3632s] [ GlobalPlace            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 17:49:38   3632s] [ IncrReplace            ]      2   0:11:47.9  (  21.8 % )     0:12:08.0 /  0:12:05.0    1.0
[12/01 17:49:38   3632s] [ RefinePlace            ]     14   0:03:06.7  (   5.7 % )     0:03:06.7 /  0:03:06.6    1.0
[12/01 17:49:38   3632s] [ EarlyGlobalRoute       ]      2   0:00:03.9  (   0.1 % )     0:00:03.9 /  0:00:03.9    1.0
[12/01 17:49:38   3632s] [ ExtractRC              ]      4   0:00:02.4  (   0.1 % )     0:00:02.4 /  0:00:02.4    1.0
[12/01 17:49:38   3632s] [ TimingUpdate           ]      5   0:00:01.5  (   0.0 % )     0:00:23.5 /  0:00:23.4    1.0
[12/01 17:49:38   3632s] [ FullDelayCalc          ]      4   0:00:40.8  (   1.3 % )     0:00:40.8 /  0:00:40.8    1.0
[12/01 17:49:38   3632s] [ OptSummaryReport       ]      3   0:00:00.4  (   0.0 % )     0:00:16.1 /  0:00:15.6    1.0
[12/01 17:49:38   3632s] [ TimingReport           ]      3   0:00:00.3  (   0.0 % )     0:00:00.3 /  0:00:00.3    1.0
[12/01 17:49:38   3632s] [ DrvReport              ]      3   0:00:04.5  (   0.1 % )     0:00:04.5 /  0:00:04.0    0.9
[12/01 17:49:38   3632s] [ GenerateReports        ]      1   0:00:00.3  (   0.0 % )     0:00:00.3 /  0:00:00.2    0.9
[12/01 17:49:38   3632s] [ SlackTraversorInit     ]     14   0:00:06.1  (   0.2 % )     0:00:06.1 /  0:00:06.1    1.0
[12/01 17:49:38   3632s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 17:49:38   3632s] [ PlacerInterfaceInit    ]      2   0:00:01.3  (   0.0 % )     0:00:01.3 /  0:00:01.3    1.0
[12/01 17:49:38   3632s] [ ReportCapViolation     ]      3   0:00:01.0  (   0.0 % )     0:00:01.0 /  0:00:01.0    1.0
[12/01 17:49:38   3632s] [ MISC                   ]          0:00:06.9  (   0.2 % )     0:00:06.9 /  0:00:06.8    1.0
[12/01 17:49:38   3632s] ---------------------------------------------------------------------------------------------
[12/01 17:49:38   3632s]  place_opt_design #1 TOTAL          0:54:10.9  ( 100.0 % )     0:54:10.9 /  0:54:03.0    1.0
[12/01 17:49:38   3632s] ---------------------------------------------------------------------------------------------
[12/01 17:49:38   3632s] 
[12/01 17:50:37   3638s] <CMD> setMultiCpuUsage -localCpu max
[12/01 17:51:13   3641s] <CMD> saveDesign DBS/mau_place.enc
[12/01 17:51:13   3641s] #% Begin save design ... (date=12/01 17:51:13, mem=1996.7M)
[12/01 17:51:13   3641s] % Begin Save ccopt configuration ... (date=12/01 17:51:13, mem=1999.7M)
[12/01 17:51:13   3641s] % End Save ccopt configuration ... (date=12/01 17:51:13, total cpu=0:00:00.0, real=0:00:00.0, peak res=2000.0M, current mem=2000.0M)
[12/01 17:51:13   3641s] % Begin Save netlist data ... (date=12/01 17:51:13, mem=2001.4M)
[12/01 17:51:13   3641s] Writing Binary DB to DBS/mau_place.enc.dat/vbin/MAU.v.bin in multi-threaded mode...
[12/01 17:51:14   3641s] % End Save netlist data ... (date=12/01 17:51:14, total cpu=0:00:00.3, real=0:00:01.0, peak res=2002.8M, current mem=2002.8M)
[12/01 17:51:14   3641s] Saving symbol-table file in separate thread ...
[12/01 17:51:14   3641s] Saving congestion map file in separate thread ...
[12/01 17:51:14   3641s] % Begin Save AAE data ... (date=12/01 17:51:14, mem=2004.2M)
[12/01 17:51:14   3641s] Saving AAE Data ...
[12/01 17:51:14   3641s] Saving congestion map file DBS/mau_place.enc.dat/MAU.route.congmap.gz ...
[12/01 17:51:14   3641s] % End Save AAE data ... (date=12/01 17:51:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=2004.2M, current mem=2004.2M)
[12/01 17:51:14   3641s] Saving scheduling_file.cts.3859460 in DBS/mau_place.enc.dat/scheduling_file.cts
[12/01 17:51:14   3641s] Saving preference file DBS/mau_place.enc.dat/gui.pref.tcl ...
[12/01 17:51:14   3641s] Saving mode setting ...
[12/01 17:51:14   3641s] Saving global file ...
[12/01 17:51:14   3641s] Saving Drc markers ...
[12/01 17:51:14   3641s] ... No Drc file written since there is no markers found.
[12/01 17:51:14   3641s] Saving special route data file in separate thread ...
[12/01 17:51:14   3641s] Saving PG file in separate thread ...
[12/01 17:51:14   3641s] Saving placement file in separate thread ...
[12/01 17:51:14   3641s] Saving route file in separate thread ...
[12/01 17:51:14   3641s] Saving property file in separate thread ...
[12/01 17:51:14   3641s] Saving PG file DBS/mau_place.enc.dat/MAU.pg.gz, version#2, (Created by Innovus v20.15-s105_1 on Thu Dec  1 17:51:14 2022)
[12/01 17:51:14   3641s] ** Saving stdCellPlacement_binary (version# 2) ...
[12/01 17:51:14   3641s] Saving property file DBS/mau_place.enc.dat/MAU.prop
[12/01 17:51:14   3641s] Save Adaptive View Pruning View Names to Binary file
[12/01 17:51:14   3642s] *** Completed savePlace (cpu=0:00:00.2 real=0:00:00.0 mem=2325.0M) ***
[12/01 17:51:14   3642s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[12/01 17:51:14   3642s] *** Completed saveProperty (cpu=0:00:00.2 real=0:00:00.0 mem=2325.0M) ***
[12/01 17:51:14   3642s] *** Completed savePGFile (cpu=0:00:00.3 real=0:00:00.0 mem=2325.0M) ***
[12/01 17:51:14   3642s] TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
[12/01 17:51:14   3642s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[12/01 17:51:15   3642s] *** Completed saveRoute (cpu=0:00:00.8 real=0:00:01.0 mem=2317.0M) ***
[12/01 17:51:15   3642s] TAT_INFO: ::saveRoute REAL = 1 : CPU = 0 : MEM = 0.
[12/01 17:51:15   3642s] TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
[12/01 17:51:15   3642s] Saving rc congestion map DBS/mau_place.enc.dat/MAU.congmap.gz ...
[12/01 17:51:15   3642s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[12/01 17:51:15   3642s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[12/01 17:51:15   3642s] % Begin Save power constraints data ... (date=12/01 17:51:15, mem=2008.8M)
[12/01 17:51:15   3642s] % End Save power constraints data ... (date=12/01 17:51:15, total cpu=0:00:00.0, real=0:00:00.0, peak res=2008.8M, current mem=2008.8M)
[12/01 17:51:16   3642s] Generated self-contained design mau_place.enc.dat
[12/01 17:51:17   3642s] #% End save design ... (date=12/01 17:51:17, total cpu=0:00:01.8, real=0:00:04.0, peak res=2008.8M, current mem=2004.6M)
[12/01 17:51:17   3642s] *** Message Summary: 0 warning(s), 0 error(s)
[12/01 17:51:17   3642s] 
[12/01 17:51:28   3643s] <CMD> setDrawView ameba
[12/01 17:51:29   3644s] <CMD> setDrawView place
[12/01 17:51:30   3644s] <CMD> setDrawView ameba
[12/01 17:51:32   3644s] <CMD> zoomBox -455.50750 -835.97800 1683.35200 1743.50500
[12/01 17:51:32   3644s] <CMD> zoomBox -585.10300 -1114.60750 1931.20250 1920.07850
[12/01 17:51:32   3644s] <CMD> zoomBox -349.34800 -603.13950 1468.68300 1589.42150
[12/01 17:51:33   3644s] <CMD> zoomBox -257.27600 -403.39050 1288.05050 1460.28650
[12/01 17:53:42   3656s] <CMD> ccopt_design -cts
[12/01 17:53:42   3656s] #% Begin ccopt_design (date=12/01 17:53:42, mem=2005.0M)
[12/01 17:53:42   3656s] Turning off fast DC mode.
[12/01 17:53:43   3657s] *** ccopt_design #1 [begin] : totSession cpu/real = 1:00:57.0/1:29:12.4 (0.7), mem = 2276.5M
[12/01 17:53:43   3657s] Runtime...
[12/01 17:53:43   3657s] **INFO: User's settings:
[12/01 17:53:43   3657s] setNanoRouteMode -droutePostRouteSpreadWire         1
[12/01 17:53:43   3657s] setNanoRouteMode -extractThirdPartyCompatible       false
[12/01 17:53:43   3657s] setNanoRouteMode -grouteExpTdStdDelay               40.9
[12/01 17:53:43   3657s] setNanoRouteMode -timingEngine                      {}
[12/01 17:53:43   3657s] setDesignMode -process                              180
[12/01 17:53:43   3657s] setExtractRCMode -coupling_c_th                     3
[12/01 17:53:43   3657s] setExtractRCMode -engine                            preRoute
[12/01 17:53:43   3657s] setExtractRCMode -relative_c_th                     0.03
[12/01 17:53:43   3657s] setExtractRCMode -total_c_th                        5
[12/01 17:53:43   3657s] setDelayCalMode -enable_high_fanout                 true
[12/01 17:53:43   3657s] setDelayCalMode -eng_copyNetPropToNewNet            true
[12/01 17:53:43   3657s] setDelayCalMode -engine                             aae
[12/01 17:53:43   3657s] setDelayCalMode -ignoreNetLoad                      false
[12/01 17:53:43   3657s] setDelayCalMode -socv_accuracy_mode                 low
[12/01 17:53:43   3657s] setPlaceMode -place_design_floorplan_mode           false
[12/01 17:53:43   3657s] setPlaceMode -place_detail_check_route              false
[12/01 17:53:43   3657s] setPlaceMode -place_detail_preserve_routing         true
[12/01 17:53:43   3657s] setPlaceMode -place_detail_remove_affected_routing  false
[12/01 17:53:43   3657s] setPlaceMode -place_detail_swap_eeq_cells           false
[12/01 17:53:43   3657s] setPlaceMode -place_global_clock_gate_aware         true
[12/01 17:53:43   3657s] setPlaceMode -place_global_cong_effort              auto
[12/01 17:53:43   3657s] setPlaceMode -place_global_ignore_scan              true
[12/01 17:53:43   3657s] setPlaceMode -place_global_ignore_spare             false
[12/01 17:53:43   3657s] setPlaceMode -place_global_module_aware_spare       false
[12/01 17:53:43   3657s] setPlaceMode -place_global_place_io_pins            true
[12/01 17:53:43   3657s] setPlaceMode -place_global_reorder_scan             true
[12/01 17:53:43   3657s] setPlaceMode -powerDriven                           false
[12/01 17:53:43   3657s] setPlaceMode -timingDriven                          true
[12/01 17:53:43   3657s] setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
[12/01 17:53:43   3657s] setRouteMode -earlyGlobalRoutePartitionPinGuide     true
[12/01 17:53:43   3657s] 
[12/01 17:53:43   3657s] (ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
[12/01 17:53:43   3657s] (ccopt_design): create_ccopt_clock_tree_spec
[12/01 17:53:43   3657s] Creating clock tree spec for modes (timing configs): constraint
[12/01 17:53:43   3657s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[12/01 17:53:43   3657s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[12/01 17:53:43   3657s] 
[12/01 17:53:43   3657s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/01 17:53:43   3657s] Summary for sequential cells identification: 
[12/01 17:53:43   3657s]   Identified SBFF number: 4
[12/01 17:53:43   3657s]   Identified MBFF number: 0
[12/01 17:53:43   3657s]   Identified SB Latch number: 0
[12/01 17:53:43   3657s]   Identified MB Latch number: 0
[12/01 17:53:43   3657s]   Not identified SBFF number: 0
[12/01 17:53:43   3657s]   Not identified MBFF number: 0
[12/01 17:53:43   3657s]   Not identified SB Latch number: 0
[12/01 17:53:43   3657s]   Not identified MB Latch number: 0
[12/01 17:53:43   3657s]   Number of sequential cells which are not FFs: 0
[12/01 17:53:43   3657s]  Visiting view : wc
[12/01 17:53:43   3657s]    : PowerDomain = none : Weighted F : unweighted  = 40.90 (1.000) with rcCorner = 0
[12/01 17:53:43   3657s]    : PowerDomain = none : Weighted F : unweighted  = 38.70 (1.000) with rcCorner = -1
[12/01 17:53:43   3657s]  Visiting view : bc
[12/01 17:53:43   3657s]    : PowerDomain = none : Weighted F : unweighted  = 22.20 (1.000) with rcCorner = 1
[12/01 17:53:43   3657s]    : PowerDomain = none : Weighted F : unweighted  = 19.20 (1.000) with rcCorner = -1
[12/01 17:53:43   3657s] TLC MultiMap info (StdDelay):
[12/01 17:53:43   3657s]   : bc + bc + 1 + no RcCorner := 19.2ps
[12/01 17:53:43   3657s]   : bc + bc + 1 + bc := 22.2ps
[12/01 17:53:43   3657s]   : wc + wc + 1 + no RcCorner := 38.7ps
[12/01 17:53:43   3657s]   : wc + wc + 1 + wc := 40.9ps
[12/01 17:53:43   3657s]  Setting StdDelay to: 40.9ps
[12/01 17:53:43   3657s] 
[12/01 17:53:43   3657s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/01 17:53:43   3657s] Reset timing graph...
[12/01 17:53:43   3657s] Ignoring AAE DB Resetting ...
[12/01 17:53:43   3657s] Reset timing graph done.
[12/01 17:53:43   3657s] Ignoring AAE DB Resetting ...
[12/01 17:53:44   3658s] Total CPU(s) requested: 16
[12/01 17:53:44   3658s] Total CPU(s) enabled with current License(s): 8
[12/01 17:53:44   3658s] Current free CPU(s): 8
[12/01 17:53:44   3658s] Additional license(s) checked out: 1 Innovus_CPU_Opt license(s) for 8 CPU(s)
[12/01 17:53:44   3658s] Total CPU(s) now enabled: 16
[12/01 17:53:45   3658s] Multithreaded Timing Analysis is initialized with 16 threads
[12/01 17:53:45   3658s] 
[12/01 17:53:45   3658s] Analyzing clock structure...
[12/01 17:53:45   3658s] Analyzing clock structure done.
[12/01 17:53:45   3658s] Reset timing graph...
[12/01 17:53:45   3659s] Ignoring AAE DB Resetting ...
[12/01 17:53:45   3659s] Reset timing graph done.
[12/01 17:53:45   3659s] Extracting original clock gating for clk...
[12/01 17:53:45   3659s]   clock_tree clk contains 2083 sinks and 0 clock gates.
[12/01 17:53:45   3659s]   Extraction for clk complete.
[12/01 17:53:45   3659s] Extracting original clock gating for clk done.
[12/01 17:53:45   3659s] The skew group clk/constraint was created. It contains 2083 sinks and 1 sources.
[12/01 17:53:45   3659s] Checking clock tree convergence...
[12/01 17:53:45   3659s] Checking clock tree convergence done.
[12/01 17:53:45   3659s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[12/01 17:53:45   3659s] Set place::cacheFPlanSiteMark to 1
[12/01 17:53:45   3659s] CCOpt::Phase::Initialization...
[12/01 17:53:45   3659s] Check Prerequisites...
[12/01 17:53:45   3659s] Leaving CCOpt scope - CheckPlace...
[12/01 17:53:45   3659s] OPERPROF: Starting checkPlace at level 1, MEM:2436.0M
[12/01 17:53:45   3659s] z: 2, totalTracks: 1
[12/01 17:53:45   3659s] z: 4, totalTracks: 1
[12/01 17:53:45   3659s] z: 6, totalTracks: 1
[12/01 17:53:45   3659s] #spOpts: N=180 hrOri=1 hrSnap=1 
[12/01 17:53:45   3659s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2436.0M
[12/01 17:53:45   3659s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2436.0M
[12/01 17:53:45   3659s] Core basic site is core7T
[12/01 17:53:45   3659s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2436.0M
[12/01 17:53:45   3659s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.177, REAL:0.015, MEM:2692.0M
[12/01 17:53:45   3659s] SiteArray: non-trimmed site array dimensions = 338 x 2373
[12/01 17:53:45   3659s] SiteArray: use 3,461,120 bytes
[12/01 17:53:45   3659s] SiteArray: current memory after site array memory allocation 2692.0M
[12/01 17:53:45   3659s] SiteArray: FP blocked sites are writable
[12/01 17:53:45   3659s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.211, REAL:0.035, MEM:2692.0M
[12/01 17:53:45   3659s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.221, REAL:0.043, MEM:2468.0M
[12/01 17:53:45   3659s] Begin checking placement ... (start mem=2436.0M, init mem=2468.0M)
[12/01 17:53:45   3659s] Begin checking exclusive groups violation ...
[12/01 17:53:45   3659s] There are 0 groups to check, max #box is 0, total #box is 0
[12/01 17:53:45   3659s] Finished checking exclusive groups violations. Found 0 Vio.
[12/01 17:53:45   3659s] 
[12/01 17:53:45   3659s] Running CheckPlace using 16 threads!...
[12/01 17:53:45   3660s] 
[12/01 17:53:45   3660s] ...checkPlace MT is done!
[12/01 17:53:45   3660s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2468.0M
[12/01 17:53:45   3660s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.039, REAL:0.039, MEM:2468.0M
[12/01 17:53:45   3660s] *info: Placed = 131087        
[12/01 17:53:45   3660s] *info: Unplaced = 0           
[12/01 17:53:45   3660s] Placement Density:92.07%(1621030/1760713)
[12/01 17:53:45   3660s] Placement Density (including fixed std cells):92.07%(1621030/1760713)
[12/01 17:53:45   3660s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2468.0M
[12/01 17:53:45   3660s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.022, REAL:0.022, MEM:2468.0M
[12/01 17:53:45   3660s] Finished checkPlace (total: cpu=0:00:01.7, real=0:00:00.0; vio checks: cpu=0:00:01.3, real=0:00:00.0; mem=2468.0M)
[12/01 17:53:45   3660s] OPERPROF: Finished checkPlace at level 1, CPU:1.653, REAL:0.494, MEM:2468.0M
[12/01 17:53:45   3660s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:01.7 real=0:00:00.5)
[12/01 17:53:45   3660s] Innovus will update I/O latencies
[12/01 17:53:45   3660s] Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.
[12/01 17:53:45   3660s] 
[12/01 17:53:45   3660s] 
[12/01 17:53:45   3660s] 
[12/01 17:53:45   3660s] Check Prerequisites done. (took cpu=0:00:01.7 real=0:00:00.5)
[12/01 17:53:45   3660s] CCOpt::Phase::Initialization done. (took cpu=0:00:01.7 real=0:00:00.5)
[12/01 17:53:45   3660s] Executing ccopt post-processing.
[12/01 17:53:45   3660s] Synthesizing clock trees with CCOpt...
[12/01 17:53:45   3660s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[12/01 17:53:45   3660s] CCOpt::Phase::PreparingToBalance...
[12/01 17:53:45   3660s] Leaving CCOpt scope - Initializing power interface...
[12/01 17:53:45   3660s] Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/01 17:53:45   3660s] 
[12/01 17:53:45   3660s] Positive (advancing) pin insertion delays
[12/01 17:53:45   3660s] =========================================
[12/01 17:53:45   3660s] 
[12/01 17:53:45   3660s] -----------------------------
[12/01 17:53:45   3660s] From (ns)    To (ns)    Count
[12/01 17:53:45   3660s] -----------------------------
[12/01 17:53:45   3660s]   0.040       0.050       1
[12/01 17:53:45   3660s]   0.050       0.060       0
[12/01 17:53:45   3660s]   0.060       0.070       0
[12/01 17:53:45   3660s]   0.070       0.080       0
[12/01 17:53:45   3660s]   0.080       0.090       0
[12/01 17:53:45   3660s]   0.090       0.100       0
[12/01 17:53:45   3660s]   0.100       0.110       0
[12/01 17:53:45   3660s]   0.110       0.120       0
[12/01 17:53:45   3660s]   0.120       0.130       0
[12/01 17:53:45   3660s]   0.130       0.140       0
[12/01 17:53:45   3660s]   0.140       0.150       0
[12/01 17:53:45   3660s]   0.150       0.160       0
[12/01 17:53:45   3660s]   0.160       0.170       1
[12/01 17:53:45   3660s] -----------------------------
[12/01 17:53:45   3660s] 
[12/01 17:53:45   3660s] Total            : 0.217ns
[12/01 17:53:45   3660s] Mean             : 0.108ns
[12/01 17:53:45   3660s] Std.Dev          : 0.086ns
[12/01 17:53:45   3660s]                     
[12/01 17:53:45   3660s] Smallest advance : 0.048ns at B0/ram_reg[80]/CLK
[12/01 17:53:45   3660s] Largest advance  : 0.169ns at B2/ram_reg[289]/CLK
[12/01 17:53:45   3660s] 
[12/01 17:53:45   3660s] Found 2 advancing pin insertion delay (0.096% of 2083 clock tree sinks)
[12/01 17:53:45   3660s] 
[12/01 17:53:45   3660s] Negative (delaying) pin insertion delays
[12/01 17:53:45   3660s] ========================================
[12/01 17:53:45   3660s] 
[12/01 17:53:45   3660s] Found 0 delaying pin insertion delay (0.000% of 2083 clock tree sinks)
[12/01 17:53:45   3660s] Notify start of optimization...
[12/01 17:53:45   3660s] Notify start of optimization done.
[12/01 17:53:45   3660s] Leaving CCOpt scope - optDesignGlobalRouteStep...
[12/01 17:53:45   3660s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2468.0M
[12/01 17:53:45   3660s] All LLGs are deleted
[12/01 17:53:45   3660s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2468.0M
[12/01 17:53:45   3660s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2468.0M
[12/01 17:53:45   3660s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.005, REAL:0.005, MEM:2460.0M
[12/01 17:53:46   3661s] ### Creating LA Mngr. totSessionCpu=1:01:01 mem=2460.0M
[12/01 17:53:46   3661s] ### Creating LA Mngr, finished. totSessionCpu=1:01:01 mem=2460.0M
[12/01 17:53:46   3661s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2460.01 MB )
[12/01 17:53:46   3661s] (I)       Started Import and model ( Curr Mem: 2460.01 MB )
[12/01 17:53:46   3661s] (I)       Started Create place DB ( Curr Mem: 2460.01 MB )
[12/01 17:53:46   3661s] (I)       Started Import place data ( Curr Mem: 2460.01 MB )
[12/01 17:53:46   3661s] (I)       Started Read instances and placement ( Curr Mem: 2460.01 MB )
[12/01 17:53:46   3661s] (I)       Finished Read instances and placement ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 2525.88 MB )
[12/01 17:53:46   3661s] (I)       Started Read nets ( Curr Mem: 2525.88 MB )
[12/01 17:53:46   3661s] (I)       Finished Read nets ( CPU: 0.21 sec, Real: 0.21 sec, Curr Mem: 2571.88 MB )
[12/01 17:53:46   3661s] (I)       Finished Import place data ( CPU: 0.31 sec, Real: 0.31 sec, Curr Mem: 2571.88 MB )
[12/01 17:53:46   3661s] (I)       Finished Create place DB ( CPU: 0.31 sec, Real: 0.31 sec, Curr Mem: 2571.88 MB )
[12/01 17:53:46   3661s] (I)       Started Create route DB ( Curr Mem: 2571.88 MB )
[12/01 17:53:46   3661s] (I)       == Non-default Options ==
[12/01 17:53:46   3661s] (I)       Maximum routing layer                              : 6
[12/01 17:53:46   3661s] (I)       Number of threads                                  : 16
[12/01 17:53:46   3661s] (I)       Method to set GCell size                           : row
[12/01 17:53:46   3661s] (I)       Counted 3079 PG shapes. We will not process PG shapes layer by layer.
[12/01 17:53:46   3661s] (I)       Started Import route data (16T) ( Curr Mem: 2571.88 MB )
[12/01 17:53:46   3661s] (I)       ============== Pin Summary ==============
[12/01 17:53:46   3661s] (I)       +-------+--------+---------+------------+
[12/01 17:53:46   3661s] (I)       | Layer | # pins | % total |      Group |
[12/01 17:53:46   3661s] (I)       +-------+--------+---------+------------+
[12/01 17:53:46   3661s] (I)       |     1 | 365626 |   99.97 |        Pin |
[12/01 17:53:46   3661s] (I)       |     2 |     86 |    0.02 | Pin access |
[12/01 17:53:46   3661s] (I)       |     3 |     11 |    0.00 | Pin access |
[12/01 17:53:46   3661s] (I)       |     4 |      1 |    0.00 |      Upper |
[12/01 17:53:46   3661s] (I)       |     5 |      1 |    0.00 |      Upper |
[12/01 17:53:46   3661s] (I)       |     6 |      0 |    0.00 |      Upper |
[12/01 17:53:46   3661s] (I)       +-------+--------+---------+------------+
[12/01 17:53:46   3661s] (I)       Use row-based GCell size
[12/01 17:53:46   3661s] (I)       Use row-based GCell align
[12/01 17:53:46   3661s] (I)       GCell unit size   : 7840
[12/01 17:53:46   3661s] (I)       GCell multiplier  : 1
[12/01 17:53:46   3661s] (I)       GCell row height  : 7840
[12/01 17:53:46   3661s] (I)       Actual row height : 7840
[12/01 17:53:46   3661s] (I)       GCell align ref   : 40320 40320
[12/01 17:53:46   3661s] [NR-eGR] Track table information for default rule: 
[12/01 17:53:46   3661s] [NR-eGR] METAL1 has no routable track
[12/01 17:53:46   3661s] [NR-eGR] METAL2 has single uniform track structure
[12/01 17:53:46   3661s] [NR-eGR] METAL3 has single uniform track structure
[12/01 17:53:46   3661s] [NR-eGR] METAL4 has single uniform track structure
[12/01 17:53:46   3661s] [NR-eGR] METAL5 has single uniform track structure
[12/01 17:53:46   3661s] [NR-eGR] METAL6 has single uniform track structure
[12/01 17:53:46   3661s] (I)       ============== Default via ===============
[12/01 17:53:46   3661s] (I)       +---+------------------+-----------------+
[12/01 17:53:46   3661s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut |
[12/01 17:53:46   3661s] (I)       +---+------------------+-----------------+
[12/01 17:53:46   3661s] (I)       | 1 |    4  VIA12_VV   |    4  VIA12_VV  |
[12/01 17:53:46   3661s] (I)       | 2 |    5  VIA2       |    5  VIA2      |
[12/01 17:53:46   3661s] (I)       | 3 |    8  VIA3       |    8  VIA3      |
[12/01 17:53:46   3661s] (I)       | 4 |   11  VIA4       |   11  VIA4      |
[12/01 17:53:46   3661s] (I)       | 5 |   14  VIA5       |   14  VIA5      |
[12/01 17:53:46   3661s] (I)       +---+------------------+-----------------+
[12/01 17:53:46   3661s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 2571.88 MB )
[12/01 17:53:46   3661s] (I)       Started Read routing blockages ( Curr Mem: 2571.88 MB )
[12/01 17:53:46   3661s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2571.88 MB )
[12/01 17:53:46   3661s] (I)       Started Read instance blockages ( Curr Mem: 2571.88 MB )
[12/01 17:53:46   3661s] (I)       Finished Read instance blockages ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2571.88 MB )
[12/01 17:53:46   3661s] (I)       Started Read PG blockages ( Curr Mem: 2571.88 MB )
[12/01 17:53:46   3661s] [NR-eGR] Read 3434 PG shapes
[12/01 17:53:46   3661s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2571.88 MB )
[12/01 17:53:46   3661s] (I)       Started Read boundary cut boxes ( Curr Mem: 2571.88 MB )
[12/01 17:53:46   3661s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2571.88 MB )
[12/01 17:53:46   3661s] [NR-eGR] #Routing Blockages  : 0
[12/01 17:53:46   3661s] [NR-eGR] #Instance Blockages : 7023
[12/01 17:53:46   3661s] [NR-eGR] #PG Blockages       : 3434
[12/01 17:53:46   3661s] [NR-eGR] #Halo Blockages     : 0
[12/01 17:53:46   3661s] [NR-eGR] #Boundary Blockages : 0
[12/01 17:53:46   3661s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2571.88 MB )
[12/01 17:53:46   3661s] (I)       Started Read blackboxes ( Curr Mem: 2571.88 MB )
[12/01 17:53:46   3661s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/01 17:53:46   3661s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2571.88 MB )
[12/01 17:53:46   3661s] (I)       Started Read prerouted ( Curr Mem: 2571.88 MB )
[12/01 17:53:46   3661s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/01 17:53:46   3661s] (I)       Finished Read prerouted ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2571.88 MB )
[12/01 17:53:46   3661s] (I)       Started Read unlegalized nets ( Curr Mem: 2571.88 MB )
[12/01 17:53:46   3661s] (I)       Finished Read unlegalized nets ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2571.88 MB )
[12/01 17:53:46   3661s] (I)       Started Read nets ( Curr Mem: 2571.88 MB )
[12/01 17:53:46   3661s] [NR-eGR] Read numTotalNets=132153  numIgnoredNets=0
[12/01 17:53:46   3661s] (I)       Finished Read nets ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2603.14 MB )
[12/01 17:53:46   3661s] (I)       Started Set up via pillars ( Curr Mem: 2603.14 MB )
[12/01 17:53:46   3661s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2603.14 MB )
[12/01 17:53:46   3661s] (I)       early_global_route_priority property id does not exist.
[12/01 17:53:46   3661s] (I)       Started Initialize 3D grid graph ( Curr Mem: 2603.14 MB )
[12/01 17:53:46   3661s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2603.14 MB )
[12/01 17:53:46   3661s] (I)       Model blockages into capacity
[12/01 17:53:46   3661s] (I)       Read Num Blocks=10457  Num Prerouted Wires=0  Num CS=0
[12/01 17:53:46   3661s] (I)       Started Initialize 3D capacity ( Curr Mem: 2603.14 MB )
[12/01 17:53:46   3661s] (I)       Layer 1 (V) : #blockages 8379 : #preroutes 0
[12/01 17:53:46   3661s] (I)       Layer 2 (H) : #blockages 1356 : #preroutes 0
[12/01 17:53:46   3661s] (I)       Layer 3 (V) : #blockages 702 : #preroutes 0
[12/01 17:53:46   3661s] (I)       Layer 4 (H) : #blockages 20 : #preroutes 0
[12/01 17:53:46   3661s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[12/01 17:53:46   3661s] (I)       Finished Initialize 3D capacity ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2603.14 MB )
[12/01 17:53:46   3661s] (I)       -- layer congestion ratio --
[12/01 17:53:46   3661s] (I)       Layer 1 : 0.100000
[12/01 17:53:46   3661s] (I)       Layer 2 : 0.700000
[12/01 17:53:46   3661s] (I)       Layer 3 : 0.700000
[12/01 17:53:46   3661s] (I)       Layer 4 : 0.700000
[12/01 17:53:46   3661s] (I)       Layer 5 : 0.700000
[12/01 17:53:46   3661s] (I)       Layer 6 : 0.700000
[12/01 17:53:46   3661s] (I)       ----------------------------
[12/01 17:53:46   3661s] (I)       Number of ignored nets                =      0
[12/01 17:53:46   3661s] (I)       Number of connected nets              =      0
[12/01 17:53:46   3661s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[12/01 17:53:46   3661s] (I)       Number of clock nets                  =      1.  Ignored: No
[12/01 17:53:46   3661s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/01 17:53:46   3661s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/01 17:53:46   3661s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/01 17:53:46   3661s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/01 17:53:46   3661s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/01 17:53:46   3661s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/01 17:53:46   3661s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/01 17:53:46   3661s] (I)       Finished Import route data (16T) ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 2603.14 MB )
[12/01 17:53:46   3661s] (I)       Finished Create route DB ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 2603.14 MB )
[12/01 17:53:46   3661s] (I)       Started Read aux data ( Curr Mem: 2603.14 MB )
[12/01 17:53:46   3661s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2603.14 MB )
[12/01 17:53:46   3661s] (I)       Started Others data preparation ( Curr Mem: 2603.14 MB )
[12/01 17:53:46   3661s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/01 17:53:46   3661s] (I)       Finished Others data preparation ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2603.14 MB )
[12/01 17:53:46   3661s] (I)       Started Create route kernel ( Curr Mem: 2603.14 MB )
[12/01 17:53:46   3661s] (I)       Ndr track 0 does not exist
[12/01 17:53:46   3661s] (I)       ---------------------Grid Graph Info--------------------
[12/01 17:53:46   3661s] (I)       Routing area        : (0, 0) - (2738400, 2730560)
[12/01 17:53:46   3661s] (I)       Core area           : (40320, 40320) - (2698080, 2690240)
[12/01 17:53:46   3661s] (I)       Site width          :  1120  (dbu)
[12/01 17:53:46   3661s] (I)       Row height          :  7840  (dbu)
[12/01 17:53:46   3661s] (I)       GCell row height    :  7840  (dbu)
[12/01 17:53:46   3661s] (I)       GCell width         :  7840  (dbu)
[12/01 17:53:46   3661s] (I)       GCell height        :  7840  (dbu)
[12/01 17:53:46   3661s] (I)       Grid                :   350   349     6
[12/01 17:53:46   3661s] (I)       Layer numbers       :     1     2     3     4     5     6
[12/01 17:53:46   3661s] (I)       Vertical capacity   :     0  7840     0  7840     0  7840
[12/01 17:53:46   3661s] (I)       Horizontal capacity :     0     0  7840     0  7840     0
[12/01 17:53:46   3661s] (I)       Default wire width  :   460   560   560   560   560   880
[12/01 17:53:46   3661s] (I)       Default wire space  :   460   560   560   560   560   920
[12/01 17:53:46   3661s] (I)       Default wire pitch  :   920  1120  1120  1120  1120  1800
[12/01 17:53:46   3661s] (I)       Default pitch size  :   920  1120  1120  1120  1120  2240
[12/01 17:53:46   3661s] (I)       First track coord   :     0   560   560   560   560  2800
[12/01 17:53:46   3661s] (I)       Num tracks per GCell:  8.52  7.00  7.00  7.00  7.00  3.50
[12/01 17:53:46   3661s] (I)       Total num of tracks :     0  2445  2438  2445  2438  1222
[12/01 17:53:46   3661s] (I)       Num of masks        :     1     1     1     1     1     1
[12/01 17:53:46   3661s] (I)       Num of trim masks   :     0     0     0     0     0     0
[12/01 17:53:46   3661s] (I)       --------------------------------------------------------
[12/01 17:53:46   3661s] 
[12/01 17:53:46   3661s] [NR-eGR] ============ Routing rule table ============
[12/01 17:53:46   3661s] [NR-eGR] Rule id: 0  Nets: 132153 
[12/01 17:53:46   3661s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/01 17:53:46   3661s] (I)       Pitch:  L1=920  L2=1120  L3=1120  L4=1120  L5=1120  L6=2240
[12/01 17:53:46   3661s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/01 17:53:46   3661s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/01 17:53:46   3661s] [NR-eGR] ========================================
[12/01 17:53:46   3661s] [NR-eGR] 
[12/01 17:53:46   3661s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/01 17:53:46   3661s] (I)       blocked tracks on layer2 : = 97933 / 853305 (11.48%)
[12/01 17:53:46   3661s] (I)       blocked tracks on layer3 : = 3392 / 853300 (0.40%)
[12/01 17:53:46   3661s] (I)       blocked tracks on layer4 : = 17992 / 853305 (2.11%)
[12/01 17:53:46   3661s] (I)       blocked tracks on layer5 : = 11104 / 853300 (1.30%)
[12/01 17:53:46   3661s] (I)       blocked tracks on layer6 : = 0 / 426478 (0.00%)
[12/01 17:53:46   3661s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2603.14 MB )
[12/01 17:53:46   3661s] (I)       Finished Import and model ( CPU: 0.47 sec, Real: 0.47 sec, Curr Mem: 2603.14 MB )
[12/01 17:53:46   3661s] (I)       Reset routing kernel
[12/01 17:53:46   3661s] (I)       Started Global Routing ( Curr Mem: 2603.14 MB )
[12/01 17:53:46   3661s] (I)       Started Initialization ( Curr Mem: 2603.14 MB )
[12/01 17:53:46   3661s] (I)       totalPins=365725  totalGlobalPin=333809 (91.27%)
[12/01 17:53:46   3661s] (I)       Finished Initialization ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2603.14 MB )
[12/01 17:53:46   3661s] (I)       Started Net group 1 ( Curr Mem: 2603.14 MB )
[12/01 17:53:46   3661s] (I)       Started Generate topology (16T) ( Curr Mem: 2603.14 MB )
[12/01 17:53:46   3661s] (I)       Finished Generate topology (16T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2619.14 MB )
[12/01 17:53:46   3661s] (I)       total 2D Cap : 1268698 = (842220 H, 426478 V)
[12/01 17:53:46   3661s] [NR-eGR] Layer group 1: route 200 net(s) in layer range [5, 6]
[12/01 17:53:46   3661s] (I)       
[12/01 17:53:46   3661s] (I)       ============  Phase 1a Route ============
[12/01 17:53:46   3661s] (I)       Started Phase 1a ( Curr Mem: 2619.14 MB )
[12/01 17:53:46   3661s] (I)       Started Pattern routing (16T) ( Curr Mem: 2619.14 MB )
[12/01 17:53:46   3661s] (I)       Finished Pattern routing (16T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2619.14 MB )
[12/01 17:53:46   3661s] (I)       Usage: 7375 = (2370 H, 5005 V) = (0.28% H, 1.17% V) = (9.290e+03um H, 1.962e+04um V)
[12/01 17:53:46   3661s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2619.14 MB )
[12/01 17:53:46   3661s] (I)       
[12/01 17:53:46   3661s] (I)       ============  Phase 1b Route ============
[12/01 17:53:46   3661s] (I)       Started Phase 1b ( Curr Mem: 2619.14 MB )
[12/01 17:53:46   3661s] (I)       Usage: 7375 = (2370 H, 5005 V) = (0.28% H, 1.17% V) = (9.290e+03um H, 1.962e+04um V)
[12/01 17:53:46   3661s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.891000e+04um
[12/01 17:53:46   3661s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2619.14 MB )
[12/01 17:53:46   3661s] (I)       
[12/01 17:53:46   3661s] (I)       ============  Phase 1c Route ============
[12/01 17:53:46   3661s] (I)       Started Phase 1c ( Curr Mem: 2619.14 MB )
[12/01 17:53:46   3661s] (I)       Usage: 7375 = (2370 H, 5005 V) = (0.28% H, 1.17% V) = (9.290e+03um H, 1.962e+04um V)
[12/01 17:53:46   3661s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2619.14 MB )
[12/01 17:53:46   3661s] (I)       
[12/01 17:53:46   3661s] (I)       ============  Phase 1d Route ============
[12/01 17:53:46   3661s] (I)       Started Phase 1d ( Curr Mem: 2619.14 MB )
[12/01 17:53:46   3661s] (I)       Usage: 7375 = (2370 H, 5005 V) = (0.28% H, 1.17% V) = (9.290e+03um H, 1.962e+04um V)
[12/01 17:53:46   3661s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2619.14 MB )
[12/01 17:53:46   3661s] (I)       
[12/01 17:53:46   3661s] (I)       ============  Phase 1e Route ============
[12/01 17:53:46   3661s] (I)       Started Phase 1e ( Curr Mem: 2619.14 MB )
[12/01 17:53:46   3661s] (I)       Started Route legalization ( Curr Mem: 2619.14 MB )
[12/01 17:53:46   3661s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2619.14 MB )
[12/01 17:53:46   3661s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2619.14 MB )
[12/01 17:53:46   3661s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2619.14 MB )
[12/01 17:53:46   3661s] (I)       Usage: 7375 = (2370 H, 5005 V) = (0.28% H, 1.17% V) = (9.290e+03um H, 1.962e+04um V)
[12/01 17:53:46   3661s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.891000e+04um
[12/01 17:53:46   3661s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2619.14 MB )
[12/01 17:53:46   3661s] (I)       
[12/01 17:53:46   3661s] (I)       ============  Phase 1l Route ============
[12/01 17:53:46   3661s] (I)       Started Phase 1l ( Curr Mem: 2619.14 MB )
[12/01 17:53:46   3661s] (I)       Started Layer assignment (16T) ( Curr Mem: 2619.14 MB )
[12/01 17:53:46   3661s] (I)       Current Layer assignment (16T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2619.14 MB )
[12/01 17:53:46   3661s] (I)       Finished Layer assignment (16T) ( CPU: 0.12 sec, Real: 0.02 sec, Curr Mem: 2619.14 MB )
[12/01 17:53:46   3661s] (I)       Finished Phase 1l ( CPU: 0.12 sec, Real: 0.02 sec, Curr Mem: 2619.14 MB )
[12/01 17:53:46   3661s] (I)       Finished Net group 1 ( CPU: 0.13 sec, Real: 0.02 sec, Curr Mem: 2619.14 MB )
[12/01 17:53:46   3661s] (I)       Started Net group 2 ( Curr Mem: 2619.14 MB )
[12/01 17:53:46   3661s] (I)       Started Generate topology (16T) ( Curr Mem: 2619.14 MB )
[12/01 17:53:46   3661s] (I)       Finished Generate topology (16T) ( CPU: 0.07 sec, Real: 0.02 sec, Curr Mem: 2619.14 MB )
[12/01 17:53:46   3661s] (I)       total 2D Cap : 3736794 = (1692128 H, 2044666 V)
[12/01 17:53:46   3661s] [NR-eGR] Layer group 2: route 131953 net(s) in layer range [2, 6]
[12/01 17:53:46   3661s] (I)       
[12/01 17:53:46   3661s] (I)       ============  Phase 1a Route ============
[12/01 17:53:46   3661s] (I)       Started Phase 1a ( Curr Mem: 2619.14 MB )
[12/01 17:53:46   3661s] (I)       Started Pattern routing (16T) ( Curr Mem: 2619.14 MB )
[12/01 17:53:46   3662s] (I)       Finished Pattern routing (16T) ( CPU: 0.92 sec, Real: 0.18 sec, Curr Mem: 2619.14 MB )
[12/01 17:53:46   3662s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2619.14 MB )
[12/01 17:53:46   3662s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/01 17:53:46   3662s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2619.14 MB )
[12/01 17:53:46   3662s] (I)       Usage: 1109137 = (495219 H, 613918 V) = (29.27% H, 30.03% V) = (1.941e+06um H, 2.407e+06um V)
[12/01 17:53:46   3662s] (I)       Started Add via demand to 2D ( Curr Mem: 2619.14 MB )
[12/01 17:53:46   3662s] (I)       Finished Add via demand to 2D ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2619.14 MB )
[12/01 17:53:46   3662s] (I)       Finished Phase 1a ( CPU: 1.01 sec, Real: 0.26 sec, Curr Mem: 2619.14 MB )
[12/01 17:53:46   3662s] (I)       
[12/01 17:53:46   3662s] (I)       ============  Phase 1b Route ============
[12/01 17:53:46   3662s] (I)       Started Phase 1b ( Curr Mem: 2619.14 MB )
[12/01 17:53:46   3662s] (I)       Started Monotonic routing (16T) ( Curr Mem: 2619.14 MB )
[12/01 17:53:47   3663s] (I)       Finished Monotonic routing (16T) ( CPU: 0.19 sec, Real: 0.09 sec, Curr Mem: 2619.14 MB )
[12/01 17:53:47   3663s] (I)       Usage: 1109381 = (495272 H, 614109 V) = (29.27% H, 30.03% V) = (1.941e+06um H, 2.407e+06um V)
[12/01 17:53:47   3663s] (I)       Overflow of layer group 2: 0.06% H + 0.06% V. EstWL: 4.348774e+06um
[12/01 17:53:47   3663s] (I)       Congestion metric : 0.06%H 0.06%V, 0.12%HV
[12/01 17:53:47   3663s] (I)       Congestion threshold : each 60.00, sum 90.00
[12/01 17:53:47   3663s] (I)       Finished Phase 1b ( CPU: 0.19 sec, Real: 0.09 sec, Curr Mem: 2619.14 MB )
[12/01 17:53:47   3663s] (I)       
[12/01 17:53:47   3663s] (I)       ============  Phase 1c Route ============
[12/01 17:53:47   3663s] (I)       Started Phase 1c ( Curr Mem: 2619.14 MB )
[12/01 17:53:47   3663s] (I)       Started Two level routing ( Curr Mem: 2619.14 MB )
[12/01 17:53:47   3663s] (I)       Level2 Grid: 70 x 70
[12/01 17:53:47   3663s] (I)       Started Two Level Routing ( Curr Mem: 2619.14 MB )
[12/01 17:53:47   3663s] (I)       Finished Two Level Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2619.14 MB )
[12/01 17:53:47   3663s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2619.14 MB )
[12/01 17:53:47   3663s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2619.14 MB )
[12/01 17:53:47   3663s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2619.14 MB )
[12/01 17:53:47   3663s] (I)       Finished Two level routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2619.14 MB )
[12/01 17:53:47   3663s] (I)       Usage: 1109381 = (495272 H, 614109 V) = (29.27% H, 30.03% V) = (1.941e+06um H, 2.407e+06um V)
[12/01 17:53:47   3663s] (I)       Finished Phase 1c ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2619.14 MB )
[12/01 17:53:47   3663s] (I)       
[12/01 17:53:47   3663s] (I)       ============  Phase 1d Route ============
[12/01 17:53:47   3663s] (I)       Started Phase 1d ( Curr Mem: 2619.14 MB )
[12/01 17:53:47   3663s] (I)       Started Detoured routing ( Curr Mem: 2619.14 MB )
[12/01 17:53:47   3663s] (I)       Finished Detoured routing ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2619.14 MB )
[12/01 17:53:47   3663s] (I)       Usage: 1109513 = (495322 H, 614191 V) = (29.27% H, 30.04% V) = (1.942e+06um H, 2.408e+06um V)
[12/01 17:53:47   3663s] (I)       Finished Phase 1d ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2619.14 MB )
[12/01 17:53:47   3663s] (I)       
[12/01 17:53:47   3663s] (I)       ============  Phase 1e Route ============
[12/01 17:53:47   3663s] (I)       Started Phase 1e ( Curr Mem: 2619.14 MB )
[12/01 17:53:47   3663s] (I)       Started Route legalization ( Curr Mem: 2619.14 MB )
[12/01 17:53:47   3663s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2619.14 MB )
[12/01 17:53:47   3663s] (I)       Usage: 1109513 = (495322 H, 614191 V) = (29.27% H, 30.04% V) = (1.942e+06um H, 2.408e+06um V)
[12/01 17:53:47   3663s] [NR-eGR] Early Global Route overflow of layer group 2: 0.02% H + 0.03% V. EstWL: 4.349291e+06um
[12/01 17:53:47   3663s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2619.14 MB )
[12/01 17:53:47   3663s] (I)       
[12/01 17:53:47   3663s] (I)       ============  Phase 1l Route ============
[12/01 17:53:47   3663s] (I)       Started Phase 1l ( Curr Mem: 2619.14 MB )
[12/01 17:53:47   3663s] (I)       Started Layer assignment (16T) ( Curr Mem: 2619.14 MB )
[12/01 17:53:47   3663s] (I)       Current Layer assignment (16T) [Initialization] ( CPU: 0.13 sec, Real: 0.13 sec, Curr Mem: 2619.14 MB )
[12/01 17:53:47   3664s] (I)       Finished Layer assignment (16T) ( CPU: 1.22 sec, Real: 0.24 sec, Curr Mem: 2619.14 MB )
[12/01 17:53:47   3664s] (I)       Finished Phase 1l ( CPU: 1.22 sec, Real: 0.24 sec, Curr Mem: 2619.14 MB )
[12/01 17:53:47   3664s] (I)       Finished Net group 2 ( CPU: 2.57 sec, Real: 0.70 sec, Curr Mem: 2619.14 MB )
[12/01 17:53:47   3664s] (I)       Started Clean cong LA ( Curr Mem: 2619.14 MB )
[12/01 17:53:47   3664s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2619.14 MB )
[12/01 17:53:47   3664s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[12/01 17:53:47   3664s] (I)       Layer  2:     790270    392374      2031       19747      832853    ( 2.32%) 
[12/01 17:53:47   3664s] (I)       Layer  3:     848631    330186       239           0      852607    ( 0.00%) 
[12/01 17:53:47   3664s] (I)       Layer  4:     832927    339721       597        9632      842968    ( 1.13%) 
[12/01 17:53:47   3664s] (I)       Layer  5:     839794    255301      1527        9660      842947    ( 1.13%) 
[12/01 17:53:47   3664s] (I)       Layer  6:     425256    127222        76           0      426300    ( 0.00%) 
[12/01 17:53:47   3664s] (I)       Total:       3736878   1444804      4470       39039     3797675    ( 1.02%) 
[12/01 17:53:47   3664s] (I)       
[12/01 17:53:47   3664s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/01 17:53:47   3664s] [NR-eGR]                        OverCon           OverCon           OverCon            
[12/01 17:53:47   3664s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[12/01 17:53:47   3664s] [NR-eGR]       Layer              (1-4)             (5-8)            (9-10)    OverCon 
[12/01 17:53:47   3664s] [NR-eGR] --------------------------------------------------------------------------------
[12/01 17:53:47   3664s] [NR-eGR]  METAL1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/01 17:53:47   3664s] [NR-eGR]  METAL2  (2)      1840( 1.55%)         0( 0.00%)         0( 0.00%)   ( 1.55%) 
[12/01 17:53:47   3664s] [NR-eGR]  METAL3  (3)       212( 0.17%)         0( 0.00%)         0( 0.00%)   ( 0.17%) 
[12/01 17:53:47   3664s] [NR-eGR]  METAL4  (4)       525( 0.44%)         0( 0.00%)         0( 0.00%)   ( 0.44%) 
[12/01 17:53:47   3664s] [NR-eGR]  METAL5  (5)       889( 0.74%)        18( 0.01%)         1( 0.00%)   ( 0.75%) 
[12/01 17:53:47   3664s] [NR-eGR]  METAL6  (6)        76( 0.06%)         0( 0.00%)         0( 0.00%)   ( 0.06%) 
[12/01 17:53:47   3664s] [NR-eGR] --------------------------------------------------------------------------------
[12/01 17:53:47   3664s] [NR-eGR] Total             3542( 0.59%)        18( 0.00%)         1( 0.00%)   ( 0.59%) 
[12/01 17:53:47   3664s] [NR-eGR] 
[12/01 17:53:47   3664s] (I)       Finished Global Routing ( CPU: 2.73 sec, Real: 0.76 sec, Curr Mem: 2619.14 MB )
[12/01 17:53:47   3664s] (I)       Started Export 3D cong map ( Curr Mem: 2619.14 MB )
[12/01 17:53:47   3664s] (I)       total 2D Cap : 3749473 = (1694180 H, 2055293 V)
[12/01 17:53:47   3664s] (I)       Started Export 2D cong map ( Curr Mem: 2619.14 MB )
[12/01 17:53:47   3664s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.23% H + 0.07% V
[12/01 17:53:47   3664s] [NR-eGR] Overflow after Early Global Route 0.30% H + 0.07% V
[12/01 17:53:47   3664s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2619.14 MB )
[12/01 17:53:47   3664s] (I)       Finished Export 3D cong map ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2619.14 MB )
[12/01 17:53:47   3664s] (I)       ============= Track Assignment ============
[12/01 17:53:47   3664s] (I)       Started Extract Global 3D Wires ( Curr Mem: 2619.14 MB )
[12/01 17:53:47   3664s] (I)       Finished Extract Global 3D Wires ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2619.14 MB )
[12/01 17:53:47   3664s] (I)       Started Track Assignment (16T) ( Curr Mem: 2619.14 MB )
[12/01 17:53:47   3664s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[12/01 17:53:47   3664s] (I)       Current Track Assignment (16T) [Initialization] ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2619.14 MB )
[12/01 17:53:47   3664s] (I)       Run Multi-thread track assignment
[12/01 17:53:47   3666s] (I)       Finished Track Assignment (16T) ( CPU: 1.76 sec, Real: 0.16 sec, Curr Mem: 2619.14 MB )
[12/01 17:53:47   3666s] (I)       Started Export ( Curr Mem: 2619.14 MB )
[12/01 17:53:47   3666s] [NR-eGR] Started Export DB wires ( Curr Mem: 2603.14 MB )
[12/01 17:53:47   3666s] [NR-eGR] Started Export all nets (16T) ( Curr Mem: 2603.14 MB )
[12/01 17:53:47   3666s] [NR-eGR] Finished Export all nets (16T) ( CPU: 0.53 sec, Real: 0.04 sec, Curr Mem: 2603.14 MB )
[12/01 17:53:47   3666s] [NR-eGR] Started Set wire vias (16T) ( Curr Mem: 2603.14 MB )
[12/01 17:53:47   3666s] [NR-eGR] Finished Set wire vias (16T) ( CPU: 0.16 sec, Real: 0.01 sec, Curr Mem: 2603.14 MB )
[12/01 17:53:47   3666s] [NR-eGR] Finished Export DB wires ( CPU: 0.72 sec, Real: 0.09 sec, Curr Mem: 2603.14 MB )
[12/01 17:53:47   3666s] [NR-eGR] --------------------------------------------------------------------------
[12/01 17:53:47   3666s] [NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 365626
[12/01 17:53:47   3666s] [NR-eGR] METAL2  (2V) length: 8.145361e+05um, number of vias: 435340
[12/01 17:53:47   3666s] [NR-eGR] METAL3  (3H) length: 1.106381e+06um, number of vias: 106373
[12/01 17:53:47   3666s] [NR-eGR] METAL4  (4V) length: 1.263810e+06um, number of vias: 39892
[12/01 17:53:47   3666s] [NR-eGR] METAL5  (5H) length: 8.854894e+05um, number of vias: 12390
[12/01 17:53:47   3666s] [NR-eGR] METAL6  (6V) length: 5.009295e+05um, number of vias: 0
[12/01 17:53:47   3666s] [NR-eGR] Total length: 4.571145e+06um, number of vias: 959621
[12/01 17:53:47   3666s] [NR-eGR] --------------------------------------------------------------------------
[12/01 17:53:47   3666s] [NR-eGR] Total eGR-routed clock nets wire length: 3.267404e+04um 
[12/01 17:53:47   3666s] [NR-eGR] --------------------------------------------------------------------------
[12/01 17:53:47   3666s] (I)       Started Update net boxes ( Curr Mem: 2603.14 MB )
[12/01 17:53:47   3667s] (I)       Finished Update net boxes ( CPU: 0.23 sec, Real: 0.04 sec, Curr Mem: 2603.14 MB )
[12/01 17:53:47   3667s] (I)       Started Update timing ( Curr Mem: 2603.14 MB )
[12/01 17:53:47   3667s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2603.14 MB )
[12/01 17:53:47   3667s] (I)       Finished Export ( CPU: 1.02 sec, Real: 0.19 sec, Curr Mem: 2603.14 MB )
[12/01 17:53:47   3667s] (I)       Started Postprocess design ( Curr Mem: 2603.14 MB )
[12/01 17:53:47   3667s] Saved RC grid cleaned up.
[12/01 17:53:47   3667s] (I)       Finished Postprocess design ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2540.14 MB )
[12/01 17:53:47   3667s] [NR-eGR] Finished Early Global Route kernel ( CPU: 6.03 sec, Real: 1.63 sec, Curr Mem: 2540.14 MB )
[12/01 17:53:47   3667s] Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:06.2 real=0:00:01.8)
[12/01 17:53:47   3667s] Rebuilding timing graph...
[12/01 17:53:48   3670s] Topological Sorting (REAL = 0:00:00.0, MEM = 2607.8M, InitMEM = 2591.6M)
[12/01 17:53:48   3670s] Rebuilding timing graph done.
[12/01 17:53:48   3670s] Legalization setup...
[12/01 17:53:48   3670s] Using cell based legalization.
[12/01 17:53:48   3670s] Initializing placement interface...
[12/01 17:53:48   3670s]   Use check_library -place or consult logv if problems occur.
[12/01 17:53:48   3670s]   Leaving CCOpt scope - Initializing placement interface...
[12/01 17:53:48   3670s] OPERPROF: Starting DPlace-Init at level 1, MEM:2607.8M
[12/01 17:53:48   3670s] z: 2, totalTracks: 1
[12/01 17:53:48   3670s] z: 4, totalTracks: 1
[12/01 17:53:48   3670s] z: 6, totalTracks: 1
[12/01 17:53:48   3670s] #spOpts: N=180 hrOri=1 hrSnap=1 
[12/01 17:53:48   3670s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2607.8M
[12/01 17:53:48   3670s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2607.8M
[12/01 17:53:48   3670s] Core basic site is core7T
[12/01 17:53:48   3670s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2607.8M
[12/01 17:53:48   3671s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.181, REAL:0.015, MEM:2863.8M
[12/01 17:53:48   3671s] SiteArray: non-trimmed site array dimensions = 338 x 2373
[12/01 17:53:48   3671s] SiteArray: use 3,461,120 bytes
[12/01 17:53:48   3671s] SiteArray: current memory after site array memory allocation 2863.8M
[12/01 17:53:48   3671s] SiteArray: FP blocked sites are writable
[12/01 17:53:48   3671s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/01 17:53:48   3671s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2863.8M
[12/01 17:53:48   3671s] Process 1021 wires and vias for routing blockage analysis
[12/01 17:53:48   3671s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.180, REAL:0.020, MEM:2863.8M
[12/01 17:53:48   3671s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.404, REAL:0.066, MEM:2863.8M
[12/01 17:53:48   3671s] OPERPROF:     Starting CMU at level 3, MEM:2863.8M
[12/01 17:53:48   3671s] OPERPROF:     Finished CMU at level 3, CPU:0.012, REAL:0.009, MEM:2863.8M
[12/01 17:53:48   3671s] 
[12/01 17:53:48   3671s] Bad Lib Cell Checking (CMU) is done! (0)
[12/01 17:53:48   3671s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.443, REAL:0.102, MEM:2863.8M
[12/01 17:53:48   3671s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2863.8M
[12/01 17:53:48   3671s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.000, MEM:2863.8M
[12/01 17:53:48   3671s] [CPU] DPlace-Init (cpu=0:00:00.6, real=0:00:00.0, mem=2863.8MB).
[12/01 17:53:48   3671s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.573, REAL:0.229, MEM:2863.8M
[12/01 17:53:48   3671s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.6 real=0:00:00.2)
[12/01 17:53:48   3671s] Initializing placement interface done.
[12/01 17:53:48   3671s] Leaving CCOpt scope - Cleaning up placement interface...
[12/01 17:53:48   3671s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2607.8M
[12/01 17:53:48   3671s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.258, REAL:0.055, MEM:2593.8M
[12/01 17:53:48   3671s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.3 real=0:00:00.1)
[12/01 17:53:48   3671s] Leaving CCOpt scope - Initializing placement interface...
[12/01 17:53:48   3671s] OPERPROF: Starting DPlace-Init at level 1, MEM:2593.8M
[12/01 17:53:48   3671s] z: 2, totalTracks: 1
[12/01 17:53:48   3671s] z: 4, totalTracks: 1
[12/01 17:53:48   3671s] z: 6, totalTracks: 1
[12/01 17:53:48   3671s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 
[12/01 17:53:48   3671s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2593.8M
[12/01 17:53:48   3671s] OPERPROF:     Starting CMU at level 3, MEM:2817.8M
[12/01 17:53:48   3671s] OPERPROF:     Finished CMU at level 3, CPU:0.012, REAL:0.008, MEM:2849.8M
[12/01 17:53:48   3671s] 
[12/01 17:53:48   3671s] Bad Lib Cell Checking (CMU) is done! (0)
[12/01 17:53:48   3671s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.056, REAL:0.046, MEM:2849.8M
[12/01 17:53:48   3671s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2849.8M
[12/01 17:53:48   3671s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.000, MEM:2849.8M
[12/01 17:53:48   3671s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=2849.8MB).
[12/01 17:53:48   3671s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.158, REAL:0.147, MEM:2849.8M
[12/01 17:53:48   3671s] Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.2 real=0:00:00.1)
[12/01 17:53:48   3671s] (I)       Load db... (mem=2593.8M)
[12/01 17:53:48   3671s] (I)       Read data from FE... (mem=2593.8M)
[12/01 17:53:48   3671s] (I)       Started Read instances and placement ( Curr Mem: 2593.84 MB )
[12/01 17:53:48   3671s] (I)       Number of ignored instance 0
[12/01 17:53:48   3671s] (I)       Number of inbound cells 0
[12/01 17:53:48   3671s] (I)       Number of opened ILM blockages 0
[12/01 17:53:48   3671s] (I)       Number of instances temporarily fixed by detailed placement 0
[12/01 17:53:48   3671s] (I)       numMoveCells=131087, numMacros=0  numPads=27  numMultiRowHeightInsts=0
[12/01 17:53:48   3671s] (I)       cell height: 7840, count: 131087
[12/01 17:53:48   3671s] (I)       Finished Read instances and placement ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 2660.78 MB )
[12/01 17:53:48   3671s] (I)       Read rows... (mem=2660.8M)
[12/01 17:53:48   3671s] (I)       Done Read rows (cpu=0.000s, mem=2660.8M)
[12/01 17:53:48   3671s] (I)       Done Read data from FE (cpu=0.106s, mem=2660.8M)
[12/01 17:53:48   3671s] (I)       Done Load db (cpu=0.107s, mem=2660.8M)
[12/01 17:53:48   3671s] (I)       Constructing placeable region... (mem=2660.8M)
[12/01 17:53:48   3671s] (I)       Constructing bin map
[12/01 17:53:48   3671s] (I)       Initialize bin information with width=78400 height=78400
[12/01 17:53:48   3671s] (I)       Done constructing bin map
[12/01 17:53:48   3671s] (I)       Compute region effective width... (mem=2660.8M)
[12/01 17:53:48   3671s] (I)       Done Compute region effective width (cpu=0.001s, mem=2660.8M)
[12/01 17:53:48   3671s] (I)       Done Constructing placeable region (cpu=0.027s, mem=2660.8M)
[12/01 17:53:48   3671s] Legalization setup done. (took cpu=0:00:01.2 real=0:00:00.6)
[12/01 17:53:48   3671s] Validating CTS configuration...
[12/01 17:53:48   3671s] Checking module port directions...
[12/01 17:53:48   3671s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/01 17:53:48   3671s] Non-default CCOpt properties:
[12/01 17:53:48   3671s] route_type is set for at least one object
[12/01 17:53:48   3671s] Route type trimming info:
[12/01 17:53:48   3671s]   No route type modifications were made.
[12/01 17:53:48   3671s] **WARN: (IMPCCOPT-1183):	The library has no usable balanced buffers for power domain auto-default, while balancing clock_tree clk. If this is not intended behavior, you can specify a list of lib_cells to use with the buffer_cells property.
[12/01 17:53:48   3671s] Accumulated time to calculate placeable region: 0
[12/01 17:53:48   3671s] (I)       Initializing Steiner engine. 
[12/01 17:53:49   3672s] 
[12/01 17:53:49   3672s] Trim Metal Layers:
[12/01 17:53:49   3672s] LayerId::1 widthSet size::4
[12/01 17:53:49   3672s] LayerId::2 widthSet size::4
[12/01 17:53:49   3672s] LayerId::3 widthSet size::4
[12/01 17:53:49   3672s] LayerId::4 widthSet size::4
[12/01 17:53:49   3672s] LayerId::5 widthSet size::4
[12/01 17:53:49   3672s] LayerId::6 widthSet size::3
[12/01 17:53:49   3672s] Updating RC grid for preRoute extraction ...
[12/01 17:53:49   3672s] eee: pegSigSF::1.070000
[12/01 17:53:49   3672s] Initializing multi-corner capacitance tables ... 
[12/01 17:53:49   3672s] Initializing multi-corner resistance tables ...
[12/01 17:53:49   3672s] eee: l::1 avDens::0.136985 usedTrk::11746.480055 availTrk::85750.000000 sigTrk::11746.480055
[12/01 17:53:49   3672s] eee: l::2 avDens::0.242906 usedTrk::20812.155415 availTrk::85680.000000 sigTrk::20812.155415
[12/01 17:53:49   3672s] eee: l::3 avDens::0.329773 usedTrk::28254.959375 availTrk::85680.000000 sigTrk::28254.959375
[12/01 17:53:49   3672s] eee: l::4 avDens::0.384414 usedTrk::32559.897409 availTrk::84700.000000 sigTrk::32559.897409
[12/01 17:53:49   3672s] eee: l::5 avDens::0.275079 usedTrk::22740.794480 availTrk::82670.000000 sigTrk::22740.794480
[12/01 17:53:49   3672s] eee: l::6 avDens::0.345424 usedTrk::12778.943527 availTrk::36995.000000 sigTrk::12778.943527
[12/01 17:53:49   3672s] {RT wc 0 6 6 {5 0} 1}
[12/01 17:53:49   3672s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.440746 ; uaWl: 0.993568 ; uaWlH: 0.573390 ; aWlH: 0.006383 ; Pmax: 0.916300 ; wcR: 0.555600 ; newSi: 0.078600 ; pMod: 78 ; 
[12/01 17:53:49   3672s] End AAE Lib Interpolated Model. (MEM=2711.78 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/01 17:53:49   3672s] **WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree clk. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
[12/01 17:53:49   3673s] Library trimming inverters in power domain auto-default and half-corner wc:setup.late removed 0 of 5 cells
[12/01 17:53:49   3673s] Original list had 5 cells:
[12/01 17:53:49   3673s] INVX32 INVX16 INVX8 INVX4 INVX2 
[12/01 17:53:49   3673s] Library trimming was not able to trim any cells:
[12/01 17:53:49   3673s] INVX32 INVX16 INVX8 INVX4 INVX2 
[12/01 17:53:49   3673s] Clock tree balancer configuration for clock_tree clk:
[12/01 17:53:49   3673s] Non-default CCOpt properties:
[12/01 17:53:49   3673s]   route_type (leaf): default_route_type_leaf (default: default)
[12/01 17:53:49   3673s]   route_type (trunk): default_route_type_nonleaf (default: default)
[12/01 17:53:49   3673s]   route_type (top): default_route_type_nonleaf (default: default)
[12/01 17:53:49   3673s] For power domain auto-default:
[12/01 17:53:49   3673s]   Buffers:     
[12/01 17:53:49   3673s]   Inverters:   INVX32 INVX16 INVX8 INVX4 INVX2 
[12/01 17:53:49   3673s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 1760712.845um^2
[12/01 17:53:49   3673s] Top Routing info:
[12/01 17:53:49   3673s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: METAL4/METAL3; 
[12/01 17:53:49   3673s]   Unshielded; Mask Constraint: 0; Source: route_type.
[12/01 17:53:49   3673s] Trunk Routing info:
[12/01 17:53:49   3673s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: METAL4/METAL3; 
[12/01 17:53:49   3673s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/01 17:53:49   3673s] Leaf Routing info:
[12/01 17:53:49   3673s]   Route-type name: default_route_type_leaf; Top/bottom preferred layer name: METAL4/METAL3; 
[12/01 17:53:49   3673s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/01 17:53:49   3673s] For timing_corner wc:setup, late and power domain auto-default:
[12/01 17:53:49   3673s]   Slew time target (leaf):    0.126ns
[12/01 17:53:49   3673s]   Slew time target (trunk):   0.126ns
[12/01 17:53:49   3673s]   Slew time target (top):     0.126ns (Note: no nets are considered top nets in this clock tree)
[12/01 17:53:49   3673s]   Buffer unit delay: 0.107ns
[12/01 17:53:49   3673s]   Buffer max distance: 659.556um
[12/01 17:53:49   3673s] Fastest wire driving cells and distances:
[12/01 17:53:49   3673s]   Inverter  : {lib_cell:INVX32, fastest_considered_half_corner=wc:setup.late, optimalDrivingDistance=659.556um, saturatedSlew=0.112ns, speed=6394.145um per ns, cellArea=73.223um^2 per 1000um}
[12/01 17:53:49   3673s] 
[12/01 17:53:49   3673s] 
[12/01 17:53:49   3673s] Logic Sizing Table:
[12/01 17:53:49   3673s] 
[12/01 17:53:49   3673s] ----------------------------------------------------------
[12/01 17:53:49   3673s] Cell    Instance count    Source    Eligible library cells
[12/01 17:53:49   3673s] ----------------------------------------------------------
[12/01 17:53:49   3673s]   (empty table)
[12/01 17:53:49   3673s] ----------------------------------------------------------
[12/01 17:53:49   3673s] 
[12/01 17:53:49   3673s] 
[12/01 17:53:49   3673s] Clock tree balancer configuration for skew_group clk/constraint:
[12/01 17:53:49   3673s]   Sources:                     pin clk
[12/01 17:53:49   3673s]   Total number of sinks:       2083
[12/01 17:53:49   3673s]   Delay constrained sinks:     2083
[12/01 17:53:49   3673s]   Non-leaf sinks:              0
[12/01 17:53:49   3673s]   Ignore pins:                 0
[12/01 17:53:49   3673s]  Timing corner wc:setup.late:
[12/01 17:53:49   3673s]   Skew target:                 0.107ns
[12/01 17:53:49   3673s] Primary reporting skew groups are:
[12/01 17:53:49   3673s] skew_group clk/constraint with 2083 clock sinks
[12/01 17:53:49   3673s] 
[12/01 17:53:49   3673s] Clock DAG stats initial state:
[12/01 17:53:49   3673s]   cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[12/01 17:53:49   3673s]   misc counts      : r=1, pp=0
[12/01 17:53:49   3673s]   cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/01 17:53:49   3673s]   hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/01 17:53:49   3673s] Route-type name: default_route_type_leaf; Top/bottom preferred layer name: METAL4/METAL3; 
[12/01 17:53:49   3673s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: #CUI#route_type#cts_route_type#.
[12/01 17:53:49   3673s] 
[12/01 17:53:49   3673s] Layer information for route type default_route_type_leaf:
[12/01 17:53:49   3673s] 
[12/01 17:53:49   3673s] ---------------------------------------------------------------------
[12/01 17:53:49   3673s] Layer     Preferred    Route    Res.          Cap.          RC
[12/01 17:53:49   3673s]                        Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[12/01 17:53:49   3673s] ---------------------------------------------------------------------
[12/01 17:53:49   3673s] METAL1    N            H          0.339         0.167         0.057
[12/01 17:53:49   3673s] METAL2    N            V          0.279         0.175         0.049
[12/01 17:53:49   3673s] METAL3    Y            H          0.279         0.175         0.049
[12/01 17:53:49   3673s] METAL4    Y            V          0.279         0.175         0.049
[12/01 17:53:49   3673s] METAL5    N            H          0.279         0.170         0.047
[12/01 17:53:49   3673s] METAL6    N            V          0.082         0.186         0.015
[12/01 17:53:49   3673s] ---------------------------------------------------------------------
[12/01 17:53:49   3673s] 
[12/01 17:53:49   3673s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: METAL4/METAL3; 
[12/01 17:53:49   3673s] Unshielded; Mask Constraint: 0; Source: #CUI#route_type#cts_route_type#.
[12/01 17:53:49   3673s] 
[12/01 17:53:49   3673s] Layer information for route type default_route_type_nonleaf:
[12/01 17:53:49   3673s] 
[12/01 17:53:49   3673s] ---------------------------------------------------------------------
[12/01 17:53:49   3673s] Layer     Preferred    Route    Res.          Cap.          RC
[12/01 17:53:49   3673s]                        Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[12/01 17:53:49   3673s] ---------------------------------------------------------------------
[12/01 17:53:49   3673s] METAL1    N            H          0.339         0.244         0.083
[12/01 17:53:49   3673s] METAL2    N            V          0.279         0.251         0.070
[12/01 17:53:49   3673s] METAL3    Y            H          0.279         0.252         0.070
[12/01 17:53:49   3673s] METAL4    Y            V          0.279         0.252         0.070
[12/01 17:53:49   3673s] METAL5    N            H          0.279         0.246         0.069
[12/01 17:53:49   3673s] METAL6    N            V          0.082         0.266         0.022
[12/01 17:53:49   3673s] ---------------------------------------------------------------------
[12/01 17:53:49   3673s] 
[12/01 17:53:49   3673s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: METAL4/METAL3; 
[12/01 17:53:49   3673s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: #CUI#route_type#cts_route_type#.
[12/01 17:53:49   3673s] 
[12/01 17:53:49   3673s] Layer information for route type default_route_type_nonleaf:
[12/01 17:53:49   3673s] 
[12/01 17:53:49   3673s] ---------------------------------------------------------------------
[12/01 17:53:49   3673s] Layer     Preferred    Route    Res.          Cap.          RC
[12/01 17:53:49   3673s]                        Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[12/01 17:53:49   3673s] ---------------------------------------------------------------------
[12/01 17:53:49   3673s] METAL1    N            H          0.339         0.167         0.057
[12/01 17:53:49   3673s] METAL2    N            V          0.279         0.175         0.049
[12/01 17:53:49   3673s] METAL3    Y            H          0.279         0.175         0.049
[12/01 17:53:49   3673s] METAL4    Y            V          0.279         0.175         0.049
[12/01 17:53:49   3673s] METAL5    N            H          0.279         0.170         0.047
[12/01 17:53:49   3673s] METAL6    N            V          0.082         0.186         0.015
[12/01 17:53:49   3673s] ---------------------------------------------------------------------
[12/01 17:53:49   3673s] 
[12/01 17:53:49   3673s] 
[12/01 17:53:49   3673s] Via selection for estimated routes (rule default):
[12/01 17:53:49   3673s] 
[12/01 17:53:49   3673s] --------------------------------------------------------------------
[12/01 17:53:49   3673s] Layer            Via Cell    Res.     Cap.     RC       Top of Stack
[12/01 17:53:49   3673s] Range                        (Ohm)    (fF)     (fs)     Only
[12/01 17:53:49   3673s] --------------------------------------------------------------------
[12/01 17:53:49   3673s] METAL1-METAL2    VIA12_VV    6.400    0.033    0.214    false
[12/01 17:53:49   3673s] METAL2-METAL3    VIA2        6.400    0.025    0.160    false
[12/01 17:53:49   3673s] METAL3-METAL4    VIA3        6.400    0.025    0.160    false
[12/01 17:53:49   3673s] METAL4-METAL5    VIA4        6.400    0.025    0.158    false
[12/01 17:53:49   3673s] METAL5-METAL6    VIA5        2.540    0.048    0.121    false
[12/01 17:53:49   3673s] --------------------------------------------------------------------
[12/01 17:53:49   3673s] 
[12/01 17:53:49   3673s] Have 16 CPUs available for CTS. Selected algorithms will run multithreaded.
[12/01 17:53:49   3673s] No ideal or dont_touch nets found in the clock tree
[12/01 17:53:49   3673s] No dont_touch hnets found in the clock tree
[12/01 17:53:49   3673s] No dont_touch hpins found in the clock network.
[12/01 17:53:49   3673s] Checking for illegal sizes of clock logic instances...
[12/01 17:53:49   3673s] Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/01 17:53:49   3673s] 
[12/01 17:53:49   3673s] Filtering reasons for cell type: buffer
[12/01 17:53:49   3673s] =======================================
[12/01 17:53:49   3673s] 
[12/01 17:53:49   3673s] ---------------------------------------------------------------------------
[12/01 17:53:49   3673s] Clock trees    Power domain    Reason                         Library cells
[12/01 17:53:49   3673s] ---------------------------------------------------------------------------
[12/01 17:53:49   3673s] all            auto-default    Unbalanced rise/fall delays    { BUFX1 }
[12/01 17:53:49   3673s] ---------------------------------------------------------------------------
[12/01 17:53:49   3673s] 
[12/01 17:53:49   3673s] Filtering reasons for cell type: inverter
[12/01 17:53:49   3673s] =========================================
[12/01 17:53:49   3673s] 
[12/01 17:53:49   3673s] ---------------------------------------------------------------------------
[12/01 17:53:49   3673s] Clock trees    Power domain    Reason                         Library cells
[12/01 17:53:49   3673s] ---------------------------------------------------------------------------
[12/01 17:53:49   3673s] all            auto-default    Unbalanced rise/fall delays    { INVX1 }
[12/01 17:53:49   3673s] ---------------------------------------------------------------------------
[12/01 17:53:49   3673s] 
[12/01 17:53:49   3673s] 
[12/01 17:53:49   3673s] Validating CTS configuration done. (took cpu=0:00:01.1 real=0:00:01.1)
[12/01 17:53:49   3673s] CCOpt configuration status: all checks passed.
[12/01 17:53:49   3673s] Adding exclusion drivers to pins that are effective_sink_type exclude...
[12/01 17:53:49   3673s]     Adding exclusion drivers (these will be instances of the smallest area library cells).
[12/01 17:53:49   3673s]   No exclusion drivers are needed.
[12/01 17:53:49   3673s] Adding exclusion drivers to pins that are effective_sink_type exclude done.
[12/01 17:53:49   3673s] Antenna diode management...
[12/01 17:53:49   3673s]   Found 0 antenna diodes in the clock trees.
[12/01 17:53:49   3673s]   
[12/01 17:53:49   3673s] Antenna diode management done.
[12/01 17:53:49   3673s] Adding driver cells for primary IOs...
[12/01 17:53:49   3673s]   
[12/01 17:53:49   3673s]   ----------------------------------------------------------------------------------------------
[12/01 17:53:49   3673s]   CCOpt reported the following when adding drivers below input ports and above output ports     
[12/01 17:53:49   3673s]   ----------------------------------------------------------------------------------------------
[12/01 17:53:49   3673s]     (empty table)
[12/01 17:53:49   3673s]   ----------------------------------------------------------------------------------------------
[12/01 17:53:49   3673s]   
[12/01 17:53:49   3673s]   
[12/01 17:53:49   3673s] Adding driver cells for primary IOs done.
[12/01 17:53:49   3673s] Adding driver cell for primary IO roots...
[12/01 17:53:49   3673s] Adding driver cell for primary IO roots done.
[12/01 17:53:49   3673s] Maximizing clock DAG abstraction...
[12/01 17:53:49   3673s] Maximizing clock DAG abstraction done.
[12/01 17:53:49   3673s] CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:12.1 real=0:00:04.0)
[12/01 17:53:49   3673s] Synthesizing clock trees...
[12/01 17:53:49   3673s]   Preparing To Balance...
[12/01 17:53:49   3673s]   Leaving CCOpt scope - Cleaning up placement interface...
[12/01 17:53:49   3673s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2740.4M
[12/01 17:53:50   3673s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.257, REAL:0.065, MEM:2716.4M
[12/01 17:53:50   3673s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.3 real=0:00:00.1)
[12/01 17:53:50   3673s]   Leaving CCOpt scope - Initializing placement interface...
[12/01 17:53:50   3673s] OPERPROF: Starting DPlace-Init at level 1, MEM:2706.9M
[12/01 17:53:50   3673s] z: 2, totalTracks: 1
[12/01 17:53:50   3673s] z: 4, totalTracks: 1
[12/01 17:53:50   3673s] z: 6, totalTracks: 1
[12/01 17:53:50   3673s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 
[12/01 17:53:50   3673s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2706.9M
[12/01 17:53:50   3673s] OPERPROF:     Starting CMU at level 3, MEM:2930.9M
[12/01 17:53:50   3673s] OPERPROF:     Finished CMU at level 3, CPU:0.013, REAL:0.008, MEM:2962.9M
[12/01 17:53:50   3673s] 
[12/01 17:53:50   3673s] Bad Lib Cell Checking (CMU) is done! (0)
[12/01 17:53:50   3673s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.058, REAL:0.047, MEM:2962.9M
[12/01 17:53:50   3673s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2962.9M
[12/01 17:53:50   3673s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2962.9M
[12/01 17:53:50   3673s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=2962.9MB).
[12/01 17:53:50   3673s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.162, REAL:0.151, MEM:2962.9M
[12/01 17:53:50   3673s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.2 real=0:00:00.2)
[12/01 17:53:50   3673s]   Merging duplicate siblings in DAG...
[12/01 17:53:50   3673s]     Clock DAG stats before merging:
[12/01 17:53:50   3673s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[12/01 17:53:50   3673s]       misc counts      : r=1, pp=0
[12/01 17:53:50   3673s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/01 17:53:50   3673s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/01 17:53:50   3673s]     Resynthesising clock tree into netlist...
[12/01 17:53:50   3673s]       Reset timing graph...
[12/01 17:53:50   3673s] Ignoring AAE DB Resetting ...
[12/01 17:53:50   3673s]       Reset timing graph done.
[12/01 17:53:50   3673s]     Resynthesising clock tree into netlist done.
[12/01 17:53:50   3673s]     
[12/01 17:53:50   3673s]     Disconnecting clock tree from netlist...
[12/01 17:53:50   3673s]     Disconnecting clock tree from netlist done.
[12/01 17:53:50   3673s]   Merging duplicate siblings in DAG done.
[12/01 17:53:50   3673s]   Applying movement limits...
[12/01 17:53:50   3673s]   Applying movement limits done.
[12/01 17:53:50   3673s]   Preparing To Balance done. (took cpu=0:00:00.7 real=0:00:00.5)
[12/01 17:53:50   3673s]   CCOpt::Phase::Construction...
[12/01 17:53:50   3673s]   Stage::Clustering...
[12/01 17:53:50   3673s]   Clustering...
[12/01 17:53:50   3673s]     Initialize for clustering...
[12/01 17:53:50   3673s]     Clock DAG stats before clustering:
[12/01 17:53:50   3673s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[12/01 17:53:50   3673s]       misc counts      : r=1, pp=0
[12/01 17:53:50   3673s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/01 17:53:50   3673s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/01 17:53:50   3673s]     Computing max distances from locked parents...
[12/01 17:53:50   3673s]       Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
[12/01 17:53:50   3673s]     Computing max distances from locked parents done.
[12/01 17:53:50   3673s]     Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/01 17:53:50   3673s]     Bottom-up phase...
[12/01 17:53:50   3673s]     Clustering clock_tree clk...
[12/01 17:53:50   3673s] End AAE Lib Interpolated Model. (MEM=2706.9 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/01 17:53:51   3675s]         Clock tree timing engine global stage delay update for wc:setup.late...
[12/01 17:53:51   3675s]         Clock tree timing engine global stage delay update for wc:setup.late done. (took cpu=0:00:00.1 real=0:00:00.0)
[12/01 17:53:51   3675s] Accumulated time to calculate placeable region: 0.000324
[12/01 17:53:51   3675s] Accumulated time to calculate placeable region: 0.000486
[12/01 17:53:51   3675s] Accumulated time to calculate placeable region: 0.000541
[12/01 17:53:51   3675s] Accumulated time to calculate placeable region: 0.000162
[12/01 17:53:51   3675s] Accumulated time to calculate placeable region: 0.000836
[12/01 17:53:51   3675s] Accumulated time to calculate placeable region: 0.000569
[12/01 17:53:51   3675s] Accumulated time to calculate placeable region: 0.00086
[12/01 17:53:51   3675s]     Clustering clock_tree clk done.
[12/01 17:53:51   3675s]     Clock DAG stats after bottom-up phase:
[12/01 17:53:51   3675s]       cell counts      : b=0, i=140, icg=0, nicg=0, l=0, total=140
[12/01 17:53:51   3675s]       misc counts      : r=1, pp=0
[12/01 17:53:51   3675s]       cell areas       : b=0.000um^2, i=6563.648um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6563.648um^2
[12/01 17:53:51   3675s]       hp wire lengths  : top=0.000um, trunk=9825.760um, leaf=17375.120um, total=27200.880um
[12/01 17:53:51   3675s]     Clock DAG library cell distribution after bottom-up phase {count}:
[12/01 17:53:51   3675s]        Invs: INVX32: 131 INVX16: 9 
[12/01 17:53:51   3675s]     Bottom-up phase done. (took cpu=0:00:02.0 real=0:00:00.8)
[12/01 17:53:51   3675s]     Legalizing clock trees...
[12/01 17:53:51   3675s]     Resynthesising clock tree into netlist...
[12/01 17:53:51   3675s]       Reset timing graph...
[12/01 17:53:51   3675s] Ignoring AAE DB Resetting ...
[12/01 17:53:51   3675s]       Reset timing graph done.
[12/01 17:53:51   3675s]     Resynthesising clock tree into netlist done.
[12/01 17:53:51   3675s]     Commiting net attributes....
[12/01 17:53:51   3675s]     Commiting net attributes. done.
[12/01 17:53:51   3675s]     Leaving CCOpt scope - ClockRefiner...
[12/01 17:53:51   3675s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:5242.9M
[12/01 17:53:51   3676s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.266, REAL:0.062, MEM:4606.9M
[12/01 17:53:51   3676s]     Assigned high priority to 2223 instances.
[12/01 17:53:51   3676s]     Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
[12/01 17:53:51   3676s]     Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Short checks only, Datapath : Short checks Only.
[12/01 17:53:51   3676s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:4606.9M
[12/01 17:53:51   3676s] OPERPROF:   Starting DPlace-Init at level 2, MEM:4606.9M
[12/01 17:53:51   3676s] z: 2, totalTracks: 1
[12/01 17:53:51   3676s] z: 4, totalTracks: 1
[12/01 17:53:51   3676s] z: 6, totalTracks: 1
[12/01 17:53:51   3676s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 
[12/01 17:53:51   3676s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:4606.9M
[12/01 17:53:51   3676s] OPERPROF:       Starting CMU at level 4, MEM:4830.9M
[12/01 17:53:51   3676s] OPERPROF:       Finished CMU at level 4, CPU:0.012, REAL:0.008, MEM:4862.9M
[12/01 17:53:51   3676s] 
[12/01 17:53:51   3676s] Bad Lib Cell Checking (CMU) is done! (0)
[12/01 17:53:51   3676s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.058, REAL:0.046, MEM:4606.9M
[12/01 17:53:51   3676s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:4606.9M
[12/01 17:53:51   3676s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.003, REAL:0.002, MEM:4830.9M
[12/01 17:53:51   3676s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=4830.9MB).
[12/01 17:53:51   3676s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.163, REAL:0.151, MEM:4830.9M
[12/01 17:53:51   3676s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.163, REAL:0.151, MEM:4830.9M
[12/01 17:53:51   3676s] TDRefine: refinePlace mode is spiral
[12/01 17:53:51   3676s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3859460.17
[12/01 17:53:51   3676s] OPERPROF: Starting RefinePlace at level 1, MEM:4830.9M
[12/01 17:53:51   3676s] *** Starting refinePlace (1:01:16 mem=4830.9M) ***
[12/01 17:53:51   3676s] Total net bbox length = 3.949e+06 (1.748e+06 2.201e+06) (ext = 3.728e+03)
[12/01 17:53:51   3676s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/01 17:53:51   3676s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:4830.9M
[12/01 17:53:51   3676s] Starting refinePlace ...
[12/01 17:53:51   3676s] One DDP V2 for no tweak run.
[12/01 17:53:51   3676s] ** Cut row section cpu time 0:00:00.0.
[12/01 17:53:51   3676s]    Spread Effort: high, standalone mode, useDDP on.
[12/01 17:53:52   3684s] [CPU] RefinePlace/preRPlace (cpu=0:00:07.7, real=0:00:01.0, mem=5209.0MB) @(1:01:16 - 1:01:24).
[12/01 17:53:52   3684s] Move report: preRPlace moves 17275 insts, mean move: 1.82 um, max move: 23.52 um 
[12/01 17:53:52   3684s] 	Max move on inst (CTS_ccl_inv_00775): (563.36, 239.68) --> (563.36, 216.16)
[12/01 17:53:52   3684s] 	Length: 22 sites, height: 1 rows, site name: core7T, cell type: INVX32
[12/01 17:53:52   3684s] wireLenOptFixPriorityInst 2083 inst fixed
[12/01 17:53:53   3684s] 
[12/01 17:53:53   3684s] Running Spiral MT with 16 threads  fetchWidth=256 
[12/01 17:53:53   3686s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/01 17:53:53   3686s] [CPU] RefinePlace/Legalization (cpu=0:00:02.0, real=0:00:01.0, mem=5209.0MB) @(1:01:24 - 1:01:26).
[12/01 17:53:53   3686s] Move report: Detail placement moves 17275 insts, mean move: 1.82 um, max move: 23.52 um 
[12/01 17:53:53   3686s] 	Max move on inst (CTS_ccl_inv_00775): (563.36, 239.68) --> (563.36, 216.16)
[12/01 17:53:53   3686s] 	Runtime: CPU: 0:00:09.8 REAL: 0:00:02.0 MEM: 5209.0MB
[12/01 17:53:53   3686s] Statistics of distance of Instance movement in refine placement:
[12/01 17:53:53   3686s]   maximum (X+Y) =        23.52 um
[12/01 17:53:53   3686s]   inst (CTS_ccl_inv_00775) with max move: (563.36, 239.68) -> (563.36, 216.16)
[12/01 17:53:53   3686s]   mean    (X+Y) =         1.82 um
[12/01 17:53:53   3686s] Summary Report:
[12/01 17:53:53   3686s] Instances move: 17275 (out of 131227 movable)
[12/01 17:53:53   3686s] Instances flipped: 0
[12/01 17:53:53   3686s] Mean displacement: 1.82 um
[12/01 17:53:53   3686s] Max displacement: 23.52 um (Instance: CTS_ccl_inv_00775) (563.36, 239.68) -> (563.36, 216.16)
[12/01 17:53:53   3686s] 	Length: 22 sites, height: 1 rows, site name: core7T, cell type: INVX32
[12/01 17:53:53   3686s] Total instances moved : 17275
[12/01 17:53:53   3686s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:9.871, REAL:2.203, MEM:5209.0M
[12/01 17:53:53   3686s] Total net bbox length = 3.964e+06 (1.758e+06 2.206e+06) (ext = 3.725e+03)
[12/01 17:53:53   3686s] Runtime: CPU: 0:00:10.0 REAL: 0:00:02.0 MEM: 5209.0MB
[12/01 17:53:53   3686s] [CPU] RefinePlace/total (cpu=0:00:10.0, real=0:00:02.0, mem=5209.0MB) @(1:01:16 - 1:01:26).
[12/01 17:53:53   3686s] *** Finished refinePlace (1:01:26 mem=5209.0M) ***
[12/01 17:53:53   3686s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3859460.17
[12/01 17:53:53   3686s] OPERPROF: Finished RefinePlace at level 1, CPU:10.076, REAL:2.408, MEM:5209.0M
[12/01 17:53:53   3686s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:5209.0M
[12/01 17:53:53   3686s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.270, REAL:0.069, MEM:4882.0M
[12/01 17:53:53   3686s]     ClockRefiner summary
[12/01 17:53:53   3686s]     All clock instances: Moved 478, flipped 70 and cell swapped 0 (out of a total of 2223).
[12/01 17:53:53   3686s]     The largest move was 23.5 um for CTS_ccl_inv_00775.
[12/01 17:53:53   3686s]     Non-sink clock instances: Moved 50, flipped 9 and cell swapped 0 (out of a total of 140).
[12/01 17:53:53   3686s]     The largest move was 23.5 um for CTS_ccl_inv_00775.
[12/01 17:53:53   3686s]     Clock sinks: Moved 428, flipped 61 and cell swapped 0 (out of a total of 2083).
[12/01 17:53:53   3686s]     The largest move was 15.7 um for B2/ram_reg[331].
[12/01 17:53:53   3686s]     Revert refine place priority changes on 0 instances.
[12/01 17:53:53   3686s] OPERPROF: Starting DPlace-Init at level 1, MEM:4882.0M
[12/01 17:53:53   3686s] z: 2, totalTracks: 1
[12/01 17:53:53   3686s] z: 4, totalTracks: 1
[12/01 17:53:53   3686s] z: 6, totalTracks: 1
[12/01 17:53:53   3686s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 
[12/01 17:53:54   3686s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4882.0M
[12/01 17:53:54   3686s] OPERPROF:     Starting CMU at level 3, MEM:5106.0M
[12/01 17:53:54   3686s] OPERPROF:     Finished CMU at level 3, CPU:0.013, REAL:0.009, MEM:5138.0M
[12/01 17:53:54   3686s] 
[12/01 17:53:54   3686s] Bad Lib Cell Checking (CMU) is done! (0)
[12/01 17:53:54   3686s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.085, REAL:0.076, MEM:5138.0M
[12/01 17:53:54   3686s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:5138.0M
[12/01 17:53:54   3686s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.000, MEM:5138.0M
[12/01 17:53:54   3686s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:01.0, mem=5138.0MB).
[12/01 17:53:54   3686s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.190, REAL:0.179, MEM:5138.0M
[12/01 17:53:54   3686s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:11.0 real=0:00:02.9)
[12/01 17:53:54   3686s]     Disconnecting clock tree from netlist...
[12/01 17:53:54   3686s]     Disconnecting clock tree from netlist done.
[12/01 17:53:54   3686s]     Leaving CCOpt scope - Cleaning up placement interface...
[12/01 17:53:54   3686s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:4882.0M
[12/01 17:53:54   3687s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.262, REAL:0.058, MEM:4874.0M
[12/01 17:53:54   3687s]     Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.3 real=0:00:00.1)
[12/01 17:53:54   3687s]     Leaving CCOpt scope - Initializing placement interface...
[12/01 17:53:54   3687s] OPERPROF: Starting DPlace-Init at level 1, MEM:4874.0M
[12/01 17:53:54   3687s] z: 2, totalTracks: 1
[12/01 17:53:54   3687s] z: 4, totalTracks: 1
[12/01 17:53:54   3687s] z: 6, totalTracks: 1
[12/01 17:53:54   3687s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 
[12/01 17:53:54   3687s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4874.0M
[12/01 17:53:54   3687s] OPERPROF:     Starting CMU at level 3, MEM:5098.0M
[12/01 17:53:54   3687s] OPERPROF:     Finished CMU at level 3, CPU:0.012, REAL:0.008, MEM:5130.0M
[12/01 17:53:54   3687s] 
[12/01 17:53:54   3687s] Bad Lib Cell Checking (CMU) is done! (0)
[12/01 17:53:54   3687s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.057, REAL:0.048, MEM:5130.0M
[12/01 17:53:54   3687s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:5130.0M
[12/01 17:53:54   3687s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.000, MEM:5130.0M
[12/01 17:53:54   3687s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=5130.0MB).
[12/01 17:53:54   3687s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.163, REAL:0.153, MEM:5130.0M
[12/01 17:53:54   3687s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.2 real=0:00:00.2)
[12/01 17:53:54   3687s]     Clock tree timing engine global stage delay update for wc:setup.late...
[12/01 17:53:54   3687s] End AAE Lib Interpolated Model. (MEM=4873.99 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/01 17:53:54   3687s]     Clock tree timing engine global stage delay update for wc:setup.late done. (took cpu=0:00:00.1 real=0:00:00.0)
[12/01 17:53:54   3687s]     
[12/01 17:53:54   3687s]     Clock tree legalization - Histogram:
[12/01 17:53:54   3687s]     ====================================
[12/01 17:53:54   3687s]     
[12/01 17:53:54   3687s]     ----------------------------------
[12/01 17:53:54   3687s]     Movement (um)      Number of cells
[12/01 17:53:54   3687s]     ----------------------------------
[12/01 17:53:54   3687s]     [1.68,3.864)              3
[12/01 17:53:54   3687s]     [3.864,6.048)             8
[12/01 17:53:54   3687s]     [6.048,8.232)            27
[12/01 17:53:54   3687s]     [8.232,10.416)            0
[12/01 17:53:54   3687s]     [10.416,12.6)             4
[12/01 17:53:54   3687s]     [12.6,14.784)             0
[12/01 17:53:54   3687s]     [14.784,16.968)           7
[12/01 17:53:54   3687s]     [16.968,19.152)           0
[12/01 17:53:54   3687s]     [19.152,21.336)           0
[12/01 17:53:54   3687s]     [21.336,23.52)            1
[12/01 17:53:54   3687s]     ----------------------------------
[12/01 17:53:54   3687s]     
[12/01 17:53:54   3687s]     
[12/01 17:53:54   3687s]     Clock tree legalization - Top 10 Movements:
[12/01 17:53:54   3687s]     ===========================================
[12/01 17:53:54   3687s]     
[12/01 17:53:54   3687s]     -----------------------------------------------------------------------------------------------------------------------------------------------------
[12/01 17:53:54   3687s]     Movement (um)    Desired              Achieved             Node
[12/01 17:53:54   3687s]                      location             location             
[12/01 17:53:54   3687s]     -----------------------------------------------------------------------------------------------------------------------------------------------------
[12/01 17:53:54   3687s]         23.52        (563.360,239.680)    (563.360,216.160)    CTS_ccl_inv_00775 (a lib_cell INVX32) at (563.360,216.160), in power domain auto-default
[12/01 17:53:54   3687s]         16.8         (563.360,239.680)    (580.160,239.680)    CTS_ccl_inv_00762 (a lib_cell INVX32) at (580.160,239.680), in power domain auto-default
[12/01 17:53:54   3687s]         16.8         (563.360,239.680)    (546.560,239.680)    CTS_ccl_inv_00760 (a lib_cell INVX32) at (546.560,239.680), in power domain auto-default
[12/01 17:53:54   3687s]         16.8         (844.480,949.200)    (827.680,949.200)    CTS_ccl_inv_00759 (a lib_cell INVX32) at (827.680,949.200), in power domain auto-default
[12/01 17:53:54   3687s]         15.68        (845.600,945.280)    (845.600,929.600)    CTS_ccl_a_inv_00579 (a lib_cell INVX32) at (845.600,929.600), in power domain auto-default
[12/01 17:53:54   3687s]         15.68        (953.120,188.720)    (953.120,173.040)    CTS_ccl_inv_00744 (a lib_cell INVX32) at (953.120,173.040), in power domain auto-default
[12/01 17:53:54   3687s]         15.68        (563.360,239.680)    (563.360,255.360)    CTS_ccl_inv_00742 (a lib_cell INVX32) at (563.360,255.360), in power domain auto-default
[12/01 17:53:54   3687s]         15.12        (364.560,239.680)    (371.840,247.520)    CTS_ccl_a_inv_00656 (a lib_cell INVX32) at (371.840,247.520), in power domain auto-default
[12/01 17:53:54   3687s]         11.76        (873.600,176.960)    (873.600,165.200)    CTS_ccl_a_inv_00593 (a lib_cell INVX16) at (873.600,165.200), in power domain auto-default
[12/01 17:53:54   3687s]         11.76        (844.480,949.200)    (844.480,960.960)    CTS_ccl_inv_00745 (a lib_cell INVX32) at (844.480,960.960), in power domain auto-default
[12/01 17:53:54   3687s]     -----------------------------------------------------------------------------------------------------------------------------------------------------
[12/01 17:53:54   3687s]     
[12/01 17:53:54   3687s]     Legalizing clock trees done. (took cpu=0:00:11.6 real=0:00:03.2)
[12/01 17:53:54   3687s]     Clock DAG stats after 'Clustering':
[12/01 17:53:54   3687s]       cell counts      : b=0, i=140, icg=0, nicg=0, l=0, total=140
[12/01 17:53:54   3687s]       misc counts      : r=1, pp=0
[12/01 17:53:54   3687s]       cell areas       : b=0.000um^2, i=6563.648um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6563.648um^2
[12/01 17:53:54   3687s]       cell capacitance : b=0.000pF, i=5.208pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=5.208pF
[12/01 17:53:54   3687s]       sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[12/01 17:53:54   3687s]       wire capacitance : top=0.000pF, trunk=1.573pF, leaf=4.906pF, total=6.480pF
[12/01 17:53:54   3687s]       wire lengths     : top=0.000um, trunk=11050.902um, leaf=33098.005um, total=44148.907um
[12/01 17:53:54   3687s]       hp wire lengths  : top=0.000um, trunk=10172.400um, leaf=17436.440um, total=27608.840um
[12/01 17:53:54   3687s]     Clock DAG net violations after 'Clustering': none
[12/01 17:53:54   3687s]     Clock DAG primary half-corner transition distribution after 'Clustering':
[12/01 17:53:54   3687s]       Trunk : target=0.126ns count=61 avg=0.094ns sd=0.018ns min=0.034ns max=0.121ns {11 <= 0.076ns, 26 <= 0.101ns, 14 <= 0.113ns, 9 <= 0.120ns, 1 <= 0.126ns}
[12/01 17:53:54   3687s]       Leaf  : target=0.126ns count=80 avg=0.110ns sd=0.009ns min=0.045ns max=0.120ns {1 <= 0.076ns, 5 <= 0.101ns, 49 <= 0.113ns, 24 <= 0.120ns, 1 <= 0.126ns}
[12/01 17:53:54   3687s]     Clock DAG library cell distribution after 'Clustering' {count}:
[12/01 17:53:54   3687s]        Invs: INVX32: 131 INVX16: 9 
[12/01 17:53:54   3687s]     Primary reporting skew groups after 'Clustering':
[12/01 17:53:54   3687s]       skew_group clk/constraint: insertion delay [min=0.452, max=0.561, avg=0.514, sd=0.031], skew [0.108 vs 0.107*], 99.7% {0.454, 0.561} (wid=0.073 ws=0.040) (gid=0.497 gs=0.081)
[12/01 17:53:54   3687s]           min path sink: B2/ram_reg[69]/CLK
[12/01 17:53:54   3687s]           max path sink: B2/ram_reg[159]/CLK
[12/01 17:53:54   3687s]     Skew group summary after 'Clustering':
[12/01 17:53:54   3687s]       skew_group clk/constraint: insertion delay [min=0.452, max=0.561, avg=0.514, sd=0.031], skew [0.108 vs 0.107*], 99.7% {0.454, 0.561} (wid=0.073 ws=0.040) (gid=0.497 gs=0.081)
[12/01 17:53:54   3687s]     Legalizer API calls during this step: 3070 succeeded with high effort: 3070 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/01 17:53:54   3687s]   Clustering done. (took cpu=0:00:13.7 real=0:00:04.0)
[12/01 17:53:54   3687s]   
[12/01 17:53:54   3687s]   Post-Clustering Statistics Report
[12/01 17:53:54   3687s]   =================================
[12/01 17:53:54   3687s]   
[12/01 17:53:54   3687s]   Fanout Statistics:
[12/01 17:53:54   3687s]   
[12/01 17:53:54   3687s]   -----------------------------------------------------------------------------------------------------
[12/01 17:53:54   3687s]   Net Type    Count    Mean      Min.      Max.      Std. Dev.    Fanout
[12/01 17:53:54   3687s]                        Fanout    Fanout    Fanout    Fanout       Distribution
[12/01 17:53:54   3687s]   -----------------------------------------------------------------------------------------------------
[12/01 17:53:54   3687s]   Trunk        62       2.274      1          3        0.657      {7 <= 1, 31 <= 2, 24 <= 3}
[12/01 17:53:54   3687s]   Leaf         80      26.038      1         32        3.709      {1 <= 7, 1 <= 21, 59 <= 28, 19 <= 35}
[12/01 17:53:54   3687s]   -----------------------------------------------------------------------------------------------------
[12/01 17:53:54   3687s]   
[12/01 17:53:54   3687s]   Clustering Failure Statistics:
[12/01 17:53:54   3687s]   
[12/01 17:53:54   3687s]   -------------------------------------------------------------------------
[12/01 17:53:54   3687s]   Net Type    Clusters    Clusters    Capacitance    Net Skew    Transition
[12/01 17:53:54   3687s]               Tried       Failed      Failures       Failures    Failures
[12/01 17:53:54   3687s]   -------------------------------------------------------------------------
[12/01 17:53:54   3687s]   Trunk         1189        301           108           28          301
[12/01 17:53:54   3687s]   Leaf           823        137            52            0          137
[12/01 17:53:54   3687s]   -------------------------------------------------------------------------
[12/01 17:53:54   3687s]   
[12/01 17:53:54   3687s]   Clustering Partition Statistics:
[12/01 17:53:54   3687s]   
[12/01 17:53:54   3687s]   --------------------------------------------------------------------------------------
[12/01 17:53:54   3687s]   Net Type    Case B      Case C      Partition    Mean        Min     Max     Std. Dev.
[12/01 17:53:54   3687s]               Fraction    Fraction    Count        Size        Size    Size    Size
[12/01 17:53:54   3687s]   --------------------------------------------------------------------------------------
[12/01 17:53:54   3687s]   Trunk        0.400       0.600          5          27.400     4        79      30.509
[12/01 17:53:54   3687s]   Leaf         1.000       0.000          2        1041.500     1      2082    1471.489
[12/01 17:53:54   3687s]   --------------------------------------------------------------------------------------
[12/01 17:53:54   3687s]   
[12/01 17:53:54   3687s]   
[12/01 17:53:54   3687s]   Looking for fanout violations...
[12/01 17:53:54   3687s]   Looking for fanout violations done.
[12/01 17:53:54   3687s]   CongRepair After Initial Clustering...
[12/01 17:53:54   3687s]   Reset timing graph...
[12/01 17:53:54   3687s] Ignoring AAE DB Resetting ...
[12/01 17:53:54   3687s]   Reset timing graph done.
[12/01 17:53:54   3687s]   Leaving CCOpt scope - Early Global Route...
[12/01 17:53:54   3687s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:5484.5M
[12/01 17:53:54   3687s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:5484.5M
[12/01 17:53:54   3687s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:5484.5M
[12/01 17:53:54   3687s] All LLGs are deleted
[12/01 17:53:54   3687s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:5484.5M
[12/01 17:53:54   3687s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:5484.5M
[12/01 17:53:54   3687s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.262, REAL:0.058, MEM:4868.5M
[12/01 17:53:54   3687s]   Clock implementation routing...
[12/01 17:53:54   3687s] Net route status summary:
[12/01 17:53:54   3687s]   Clock:       141 (unrouted=141, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/01 17:53:54   3687s]   Non-clock: 133756 (unrouted=1604, trialRouted=132152, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=1604, (crossesIlmBoundary AND tooFewTerms=0)])
[12/01 17:53:54   3687s]     Routing using eGR only...
[12/01 17:53:54   3687s]       Early Global Route - eGR only step...
[12/01 17:53:54   3687s] (ccopt eGR): There are 141 nets for routing of which 141 have one or more fixed wires.
[12/01 17:53:54   3687s] (ccopt eGR): Start to route 141 all nets
[12/01 17:53:54   3687s] [PSP]    Started Early Global Route kernel ( Curr Mem: 4868.49 MB )
[12/01 17:53:54   3687s] (I)       Started Import and model ( Curr Mem: 4868.49 MB )
[12/01 17:53:54   3687s] (I)       Started Create place DB ( Curr Mem: 4868.49 MB )
[12/01 17:53:54   3687s] (I)       Started Import place data ( Curr Mem: 4868.49 MB )
[12/01 17:53:54   3687s] (I)       Started Read instances and placement ( Curr Mem: 4868.49 MB )
[12/01 17:53:54   3687s] (I)       Finished Read instances and placement ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 4934.37 MB )
[12/01 17:53:54   3687s] (I)       Started Read nets ( Curr Mem: 4934.37 MB )
[12/01 17:53:55   3688s] (I)       Finished Read nets ( CPU: 0.21 sec, Real: 0.21 sec, Curr Mem: 4980.37 MB )
[12/01 17:53:55   3688s] (I)       Finished Import place data ( CPU: 0.31 sec, Real: 0.31 sec, Curr Mem: 4980.37 MB )
[12/01 17:53:55   3688s] (I)       Finished Create place DB ( CPU: 0.31 sec, Real: 0.31 sec, Curr Mem: 4980.37 MB )
[12/01 17:53:55   3688s] (I)       Started Create route DB ( Curr Mem: 4980.37 MB )
[12/01 17:53:55   3688s] (I)       == Non-default Options ==
[12/01 17:53:55   3688s] (I)       Clean congestion better                            : true
[12/01 17:53:55   3688s] (I)       Estimate vias on DPT layer                         : true
[12/01 17:53:55   3688s] (I)       Clean congestion layer assignment rounds           : 3
[12/01 17:53:55   3688s] (I)       Layer constraints as soft constraints              : true
[12/01 17:53:55   3688s] (I)       Soft top layer                                     : true
[12/01 17:53:55   3688s] (I)       Skip prospective layer relax nets                  : true
[12/01 17:53:55   3688s] (I)       Better NDR handling                                : true
[12/01 17:53:55   3688s] (I)       Improved NDR modeling in LA                        : true
[12/01 17:53:55   3688s] (I)       Routing cost fix for NDR handling                  : true
[12/01 17:53:55   3688s] (I)       Update initial WL after Phase 1a                   : true
[12/01 17:53:55   3688s] (I)       Block tracks for preroutes                         : true
[12/01 17:53:55   3688s] (I)       Assign IRoute by net group key                     : true
[12/01 17:53:55   3688s] (I)       Block unroutable channels                          : true
[12/01 17:53:55   3688s] (I)       Block unroutable channel fix                       : true
[12/01 17:53:55   3688s] (I)       Block unroutable channels 3D                       : true
[12/01 17:53:55   3688s] (I)       Bound layer relaxed segment wl                     : true
[12/01 17:53:55   3688s] (I)       Bound layer relaxed segment wl fix                 : true
[12/01 17:53:55   3688s] (I)       Blocked pin reach length threshold                 : 2
[12/01 17:53:55   3688s] (I)       Check blockage within NDR space in TA              : true
[12/01 17:53:55   3688s] (I)       Skip must join for term with via pillar            : true
[12/01 17:53:55   3688s] (I)       Model find APA for IO pin                          : true
[12/01 17:53:55   3688s] (I)       On pin location for off pin term                   : true
[12/01 17:53:55   3688s] (I)       Handle EOL spacing                                 : true
[12/01 17:53:55   3688s] (I)       Merge PG vias by gap                               : true
[12/01 17:53:55   3688s] (I)       Maximum routing layer                              : 6
[12/01 17:53:55   3688s] (I)       Route selected nets only                           : true
[12/01 17:53:55   3688s] (I)       Refine MST                                         : true
[12/01 17:53:55   3688s] (I)       Honor PRL                                          : true
[12/01 17:53:55   3688s] (I)       Strong congestion aware                            : true
[12/01 17:53:55   3688s] (I)       Improved initial location for IRoutes              : true
[12/01 17:53:55   3688s] (I)       Multi panel TA                                     : true
[12/01 17:53:55   3688s] (I)       Penalize wire overlap                              : true
[12/01 17:53:55   3688s] (I)       Expand small instance blockage                     : true
[12/01 17:53:55   3688s] (I)       Reduce via in TA                                   : true
[12/01 17:53:55   3688s] (I)       SS-aware routing                                   : true
[12/01 17:53:55   3688s] (I)       Improve tree edge sharing                          : true
[12/01 17:53:55   3688s] (I)       Improve 2D via estimation                          : true
[12/01 17:53:55   3688s] (I)       Refine Steiner tree                                : true
[12/01 17:53:55   3688s] (I)       Build spine tree                                   : true
[12/01 17:53:55   3688s] (I)       Model pass through capacity                        : true
[12/01 17:53:55   3688s] (I)       Extend blockages by a half GCell                   : true
[12/01 17:53:55   3688s] (I)       Consider pin shapes                                : true
[12/01 17:53:55   3688s] (I)       Consider pin shapes for all nodes                  : true
[12/01 17:53:55   3688s] (I)       Consider NR APA                                    : true
[12/01 17:53:55   3688s] (I)       Consider IO pin shape                              : true
[12/01 17:53:55   3688s] (I)       Fix pin connection bug                             : true
[12/01 17:53:55   3688s] (I)       Consider layer RC for local wires                  : true
[12/01 17:53:55   3688s] (I)       LA-aware pin escape length                         : 2
[12/01 17:53:55   3688s] (I)       Connect multiple ports                             : true
[12/01 17:53:55   3688s] (I)       Split for must join                                : true
[12/01 17:53:55   3688s] (I)       Number of threads                                  : 16
[12/01 17:53:55   3688s] (I)       Routing effort level                               : 10000
[12/01 17:53:55   3688s] (I)       Special modeling for N7                            : 0
[12/01 17:53:55   3688s] (I)       Special modeling for N6                            : 0
[12/01 17:53:55   3688s] (I)       Special modeling for N2                            : 0
[12/01 17:53:55   3688s] (I)       Special modeling for N3 v9                         : 0
[12/01 17:53:55   3688s] (I)       Special modeling for N5 v6                         : 0
[12/01 17:53:55   3688s] (I)       Special modeling for N5PPv2                        : 0
[12/01 17:53:55   3688s] (I)       Special settings for S3                            : 0
[12/01 17:53:55   3688s] (I)       Special settings for S4                            : 0
[12/01 17:53:55   3688s] (I)       Special settings for S5 v2                         : 0
[12/01 17:53:55   3688s] (I)       Special settings for S7                            : 0
[12/01 17:53:55   3688s] (I)       Special settings for S8 v6                         : 0
[12/01 17:53:55   3688s] (I)       Prefer layer length threshold                      : 8
[12/01 17:53:55   3688s] (I)       Overflow penalty cost                              : 10
[12/01 17:53:55   3688s] (I)       A-star cost                                        : 0.300000
[12/01 17:53:55   3688s] (I)       Misalignment cost                                  : 10.000000
[12/01 17:53:55   3688s] (I)       Threshold for short IRoute                         : 6
[12/01 17:53:55   3688s] (I)       Via cost during post routing                       : 1.000000
[12/01 17:53:55   3688s] (I)       Layer congestion ratios                            : { { 1.0 } }
[12/01 17:53:55   3688s] (I)       Source-to-sink ratio                               : 0.300000
[12/01 17:53:55   3688s] (I)       Scenic ratio bound                                 : 3.000000
[12/01 17:53:55   3688s] (I)       Segment layer relax scenic ratio                   : 1.250000
[12/01 17:53:55   3688s] (I)       Source-sink aware LA ratio                         : 0.500000
[12/01 17:53:55   3688s] (I)       PG-aware similar topology routing                  : true
[12/01 17:53:55   3688s] (I)       Maze routing via cost fix                          : true
[12/01 17:53:55   3688s] (I)       Apply PRL on PG terms                              : true
[12/01 17:53:55   3688s] (I)       Apply PRL on obs objects                           : true
[12/01 17:53:55   3688s] (I)       Handle range-type spacing rules                    : true
[12/01 17:53:55   3688s] (I)       PG gap threshold multiplier                        : 10.000000
[12/01 17:53:55   3688s] (I)       Parallel spacing query fix                         : true
[12/01 17:53:55   3688s] (I)       Force source to root IR                            : true
[12/01 17:53:55   3688s] (I)       Layer Weights                                      : L2:4 L3:2.5
[12/01 17:53:55   3688s] (I)       Do not relax to DPT layer                          : true
[12/01 17:53:55   3688s] (I)       No DPT in post routing                             : true
[12/01 17:53:55   3688s] (I)       Modeling PG via merging fix                        : true
[12/01 17:53:55   3688s] (I)       Shield aware TA                                    : true
[12/01 17:53:55   3688s] (I)       Strong shield aware TA                             : true
[12/01 17:53:55   3688s] (I)       Overflow calculation fix in LA                     : true
[12/01 17:53:55   3688s] (I)       Post routing fix                                   : true
[12/01 17:53:55   3688s] (I)       Strong post routing                                : true
[12/01 17:53:55   3688s] (I)       NDR via pillar fix                                 : true
[12/01 17:53:55   3688s] (I)       Violation on path threshold                        : 1
[12/01 17:53:55   3688s] (I)       Pass through capacity modeling                     : true
[12/01 17:53:55   3688s] (I)       Select the non-relaxed segments in post routing stage : true
[12/01 17:53:55   3688s] (I)       Select term pin box for io pin                     : true
[12/01 17:53:55   3688s] (I)       Penalize NDR sharing                               : true
[12/01 17:53:55   3688s] (I)       Keep fixed segments                                : true
[12/01 17:53:55   3688s] (I)       Reorder net groups by key                          : true
[12/01 17:53:55   3688s] (I)       Increase net scenic ratio                          : true
[12/01 17:53:55   3688s] (I)       Method to set GCell size                           : row
[12/01 17:53:55   3688s] (I)       Connect multiple ports and must join fix           : true
[12/01 17:53:55   3688s] (I)       Avoid high resistance layers                       : true
[12/01 17:53:55   3688s] (I)       Fix unreachable term connection                    : true
[12/01 17:53:55   3688s] (I)       Model find APA for IO pin fix                      : true
[12/01 17:53:55   3688s] (I)       Avoid connecting non-metal layers                  : true
[12/01 17:53:55   3688s] (I)       Use track pitch for NDR                            : true
[12/01 17:53:55   3688s] (I)       Top layer relaxation fix                           : true
[12/01 17:53:55   3688s] (I)       Counted 3079 PG shapes. We will not process PG shapes layer by layer.
[12/01 17:53:55   3688s] (I)       Started Import route data (16T) ( Curr Mem: 4980.37 MB )
[12/01 17:53:55   3688s] (I)       ============== Pin Summary ==============
[12/01 17:53:55   3688s] (I)       +-------+--------+---------+------------+
[12/01 17:53:55   3688s] (I)       | Layer | # pins | % total |      Group |
[12/01 17:53:55   3688s] (I)       +-------+--------+---------+------------+
[12/01 17:53:55   3688s] (I)       |     1 | 365906 |   99.97 |        Pin |
[12/01 17:53:55   3688s] (I)       |     2 |     86 |    0.02 | Pin access |
[12/01 17:53:55   3688s] (I)       |     3 |     11 |    0.00 | Pin access |
[12/01 17:53:55   3688s] (I)       |     4 |      1 |    0.00 |      Upper |
[12/01 17:53:55   3688s] (I)       |     5 |      1 |    0.00 |      Upper |
[12/01 17:53:55   3688s] (I)       |     6 |      0 |    0.00 |      Upper |
[12/01 17:53:55   3688s] (I)       +-------+--------+---------+------------+
[12/01 17:53:55   3688s] (I)       Use row-based GCell size
[12/01 17:53:55   3688s] (I)       Use row-based GCell align
[12/01 17:53:55   3688s] (I)       GCell unit size   : 7840
[12/01 17:53:55   3688s] (I)       GCell multiplier  : 1
[12/01 17:53:55   3688s] (I)       GCell row height  : 7840
[12/01 17:53:55   3688s] (I)       Actual row height : 7840
[12/01 17:53:55   3688s] (I)       GCell align ref   : 40320 40320
[12/01 17:53:55   3688s] [NR-eGR] Track table information for default rule: 
[12/01 17:53:55   3688s] [NR-eGR] METAL1 has no routable track
[12/01 17:53:55   3688s] [NR-eGR] METAL2 has single uniform track structure
[12/01 17:53:55   3688s] [NR-eGR] METAL3 has single uniform track structure
[12/01 17:53:55   3688s] [NR-eGR] METAL4 has single uniform track structure
[12/01 17:53:55   3688s] [NR-eGR] METAL5 has single uniform track structure
[12/01 17:53:55   3688s] [NR-eGR] METAL6 has single uniform track structure
[12/01 17:53:55   3688s] (I)       ============== Default via ===============
[12/01 17:53:55   3688s] (I)       +---+------------------+-----------------+
[12/01 17:53:55   3688s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut |
[12/01 17:53:55   3688s] (I)       +---+------------------+-----------------+
[12/01 17:53:55   3688s] (I)       | 1 |    4  VIA12_VV   |    4  VIA12_VV  |
[12/01 17:53:55   3688s] (I)       | 2 |    5  VIA2       |    5  VIA2      |
[12/01 17:53:55   3688s] (I)       | 3 |    8  VIA3       |    8  VIA3      |
[12/01 17:53:55   3688s] (I)       | 4 |   11  VIA4       |   11  VIA4      |
[12/01 17:53:55   3688s] (I)       | 5 |   14  VIA5       |   14  VIA5      |
[12/01 17:53:55   3688s] (I)       +---+------------------+-----------------+
[12/01 17:53:55   3688s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 4980.37 MB )
[12/01 17:53:55   3688s] (I)       Started Read routing blockages ( Curr Mem: 4980.37 MB )
[12/01 17:53:55   3688s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4980.37 MB )
[12/01 17:53:55   3688s] (I)       Started Read instance blockages ( Curr Mem: 4980.37 MB )
[12/01 17:53:55   3688s] (I)       Finished Read instance blockages ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 4980.37 MB )
[12/01 17:53:55   3688s] (I)       Started Read PG blockages ( Curr Mem: 4980.37 MB )
[12/01 17:53:55   3688s] [NR-eGR] Read 12 PG shapes
[12/01 17:53:55   3688s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4980.37 MB )
[12/01 17:53:55   3688s] (I)       Started Read boundary cut boxes ( Curr Mem: 4980.37 MB )
[12/01 17:53:55   3688s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4980.37 MB )
[12/01 17:53:55   3688s] [NR-eGR] #Routing Blockages  : 0
[12/01 17:53:55   3688s] [NR-eGR] #Instance Blockages : 7023
[12/01 17:53:55   3688s] [NR-eGR] #PG Blockages       : 12
[12/01 17:53:55   3688s] [NR-eGR] #Halo Blockages     : 0
[12/01 17:53:55   3688s] [NR-eGR] #Boundary Blockages : 0
[12/01 17:53:55   3688s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 4980.37 MB )
[12/01 17:53:55   3688s] (I)       Started Read blackboxes ( Curr Mem: 4980.37 MB )
[12/01 17:53:55   3688s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/01 17:53:55   3688s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4980.37 MB )
[12/01 17:53:55   3688s] (I)       Started Read prerouted ( Curr Mem: 4980.37 MB )
[12/01 17:53:55   3688s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/01 17:53:55   3688s] (I)       Finished Read prerouted ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 4980.37 MB )
[12/01 17:53:55   3688s] (I)       Started Read unlegalized nets ( Curr Mem: 4980.37 MB )
[12/01 17:53:55   3688s] (I)       Finished Read unlegalized nets ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 4980.37 MB )
[12/01 17:53:55   3688s] (I)       Started Read nets ( Curr Mem: 4980.37 MB )
[12/01 17:53:55   3688s] [NR-eGR] Read numTotalNets=132293  numIgnoredNets=132152
[12/01 17:53:55   3688s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4980.37 MB )
[12/01 17:53:55   3688s] [NR-eGR] Connected 0 must-join pins/ports
[12/01 17:53:55   3688s] (I)       Started Set up via pillars ( Curr Mem: 4980.37 MB )
[12/01 17:53:55   3688s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4980.37 MB )
[12/01 17:53:55   3688s] (I)       early_global_route_priority property id does not exist.
[12/01 17:53:55   3688s] (I)       Started Initialize 3D grid graph ( Curr Mem: 4980.37 MB )
[12/01 17:53:55   3688s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4980.37 MB )
[12/01 17:53:55   3688s] (I)       Model blockages into capacity
[12/01 17:53:55   3688s] (I)       Read Num Blocks=7749  Num Prerouted Wires=0  Num CS=0
[12/01 17:53:55   3688s] (I)       Started Initialize 3D capacity ( Curr Mem: 4980.37 MB )
[12/01 17:53:55   3688s] (I)       Layer 1 (V) : #blockages 7027 : #preroutes 0
[12/01 17:53:55   3688s] (I)       Layer 2 (H) : #blockages 678 : #preroutes 0
[12/01 17:53:55   3688s] (I)       Layer 3 (V) : #blockages 24 : #preroutes 0
[12/01 17:53:55   3688s] (I)       Layer 4 (H) : #blockages 20 : #preroutes 0
[12/01 17:53:55   3688s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[12/01 17:53:55   3688s] (I)       Finished Initialize 3D capacity ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 4980.37 MB )
[12/01 17:53:55   3688s] (I)       -- layer congestion ratio --
[12/01 17:53:55   3688s] (I)       Layer 1 : 0.100000
[12/01 17:53:55   3688s] (I)       Layer 2 : 0.700000
[12/01 17:53:55   3688s] (I)       Layer 3 : 0.700000
[12/01 17:53:55   3688s] (I)       Layer 4 : 1.000000
[12/01 17:53:55   3688s] (I)       Layer 5 : 1.000000
[12/01 17:53:55   3688s] (I)       Layer 6 : 1.000000
[12/01 17:53:55   3688s] (I)       ----------------------------
[12/01 17:53:55   3688s] (I)       Started Move terms for access (16T) ( Curr Mem: 4980.37 MB )
[12/01 17:53:55   3688s] (I)       Moved 132 terms for better access 
[12/01 17:53:55   3688s] (I)       Finished Move terms for access (16T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4980.37 MB )
[12/01 17:53:55   3688s] (I)       Number of ignored nets                =      0
[12/01 17:53:55   3688s] (I)       Number of connected nets              =      0
[12/01 17:53:55   3688s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[12/01 17:53:55   3688s] (I)       Number of clock nets                  =    141.  Ignored: No
[12/01 17:53:55   3688s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/01 17:53:55   3688s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/01 17:53:55   3688s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/01 17:53:55   3688s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/01 17:53:55   3688s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/01 17:53:55   3688s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/01 17:53:55   3688s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/01 17:53:55   3688s] (I)       Finished Import route data (16T) ( CPU: 0.13 sec, Real: 0.13 sec, Curr Mem: 4980.37 MB )
[12/01 17:53:55   3688s] (I)       Finished Create route DB ( CPU: 0.13 sec, Real: 0.13 sec, Curr Mem: 4980.37 MB )
[12/01 17:53:55   3688s] (I)       Started Read aux data ( Curr Mem: 4980.37 MB )
[12/01 17:53:55   3688s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4980.37 MB )
[12/01 17:53:55   3688s] (I)       Started Others data preparation ( Curr Mem: 4980.37 MB )
[12/01 17:53:55   3688s] [NR-eGR] There are 141 clock nets ( 141 with NDR ).
[12/01 17:53:55   3688s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4980.37 MB )
[12/01 17:53:55   3688s] (I)       Started Create route kernel ( Curr Mem: 4980.37 MB )
[12/01 17:53:55   3688s] (I)       Ndr track 0 does not exist
[12/01 17:53:55   3688s] (I)       Ndr track 0 does not exist
[12/01 17:53:55   3688s] (I)       ---------------------Grid Graph Info--------------------
[12/01 17:53:55   3688s] (I)       Routing area        : (0, 0) - (2738400, 2730560)
[12/01 17:53:55   3688s] (I)       Core area           : (40320, 40320) - (2698080, 2690240)
[12/01 17:53:55   3688s] (I)       Site width          :  1120  (dbu)
[12/01 17:53:55   3688s] (I)       Row height          :  7840  (dbu)
[12/01 17:53:55   3688s] (I)       GCell row height    :  7840  (dbu)
[12/01 17:53:55   3688s] (I)       GCell width         :  7840  (dbu)
[12/01 17:53:55   3688s] (I)       GCell height        :  7840  (dbu)
[12/01 17:53:55   3688s] (I)       Grid                :   350   349     6
[12/01 17:53:55   3688s] (I)       Layer numbers       :     1     2     3     4     5     6
[12/01 17:53:55   3688s] (I)       Vertical capacity   :     0  7840     0  7840     0  7840
[12/01 17:53:55   3688s] (I)       Horizontal capacity :     0     0  7840     0  7840     0
[12/01 17:53:55   3688s] (I)       Default wire width  :   460   560   560   560   560   880
[12/01 17:53:55   3688s] (I)       Default wire space  :   460   560   560   560   560   920
[12/01 17:53:55   3688s] (I)       Default wire pitch  :   920  1120  1120  1120  1120  1800
[12/01 17:53:55   3688s] (I)       Default pitch size  :   920  1120  1120  1120  1120  2240
[12/01 17:53:55   3688s] (I)       First track coord   :     0   560   560   560   560  2800
[12/01 17:53:55   3688s] (I)       Num tracks per GCell:  8.52  7.00  7.00  7.00  7.00  3.50
[12/01 17:53:55   3688s] (I)       Total num of tracks :     0  2445  2438  2445  2438  1222
[12/01 17:53:55   3688s] (I)       Num of masks        :     1     1     1     1     1     1
[12/01 17:53:55   3688s] (I)       Num of trim masks   :     0     0     0     0     0     0
[12/01 17:53:55   3688s] (I)       --------------------------------------------------------
[12/01 17:53:55   3688s] 
[12/01 17:53:55   3688s] [NR-eGR] ============ Routing rule table ============
[12/01 17:53:55   3688s] [NR-eGR] Rule id: 0  Nets: 141 
[12/01 17:53:55   3688s] (I)       ID:0  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[12/01 17:53:55   3688s] (I)       Pitch:  L1=1840  L2=2240  L3=2240  L4=2240  L5=2240  L6=3600
[12/01 17:53:55   3688s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2
[12/01 17:53:55   3688s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/01 17:53:55   3688s] [NR-eGR] Rule id: 1  Nets: 0 
[12/01 17:53:55   3688s] (I)       ID:1  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/01 17:53:55   3688s] (I)       Pitch:  L1=920  L2=1120  L3=1120  L4=1120  L5=1120  L6=2240
[12/01 17:53:55   3688s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/01 17:53:55   3688s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/01 17:53:55   3688s] [NR-eGR] ========================================
[12/01 17:53:55   3688s] [NR-eGR] 
[12/01 17:53:55   3688s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/01 17:53:55   3688s] (I)       blocked tracks on layer2 : = 62152 / 853305 (7.28%)
[12/01 17:53:55   3688s] (I)       blocked tracks on layer3 : = 3392 / 853300 (0.40%)
[12/01 17:53:55   3688s] (I)       blocked tracks on layer4 : = 17992 / 853305 (2.11%)
[12/01 17:53:55   3688s] (I)       blocked tracks on layer5 : = 11104 / 853300 (1.30%)
[12/01 17:53:55   3688s] (I)       blocked tracks on layer6 : = 0 / 426478 (0.00%)
[12/01 17:53:55   3688s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4980.37 MB )
[12/01 17:53:55   3688s] (I)       Finished Import and model ( CPU: 0.46 sec, Real: 0.46 sec, Curr Mem: 4980.37 MB )
[12/01 17:53:55   3688s] (I)       Reset routing kernel
[12/01 17:53:55   3688s] (I)       Started Global Routing ( Curr Mem: 4980.37 MB )
[12/01 17:53:55   3688s] (I)       Started Initialization ( Curr Mem: 4980.37 MB )
[12/01 17:53:55   3688s] (I)       totalPins=2364  totalGlobalPin=2347 (99.28%)
[12/01 17:53:55   3688s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4980.37 MB )
[12/01 17:53:55   3688s] (I)       Started Net group 1 ( Curr Mem: 4980.37 MB )
[12/01 17:53:55   3688s] (I)       Started Generate topology (16T) ( Curr Mem: 4980.37 MB )
[12/01 17:53:55   3688s] (I)       Finished Generate topology (16T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 4988.37 MB )
[12/01 17:53:55   3688s] (I)       total 2D Cap : 1685261 = (849908 H, 835353 V)
[12/01 17:53:55   3688s] [NR-eGR] Layer group 1: route 141 net(s) in layer range [3, 4]
[12/01 17:53:55   3688s] (I)       
[12/01 17:53:55   3688s] (I)       ============  Phase 1a Route ============
[12/01 17:53:55   3688s] (I)       Started Phase 1a ( Curr Mem: 4988.37 MB )
[12/01 17:53:55   3688s] (I)       Started Pattern routing (16T) ( Curr Mem: 4988.37 MB )
[12/01 17:53:55   3688s] (I)       Finished Pattern routing (16T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4988.37 MB )
[12/01 17:53:55   3688s] (I)       Usage: 11183 = (5444 H, 5739 V) = (0.64% H, 0.69% V) = (2.134e+04um H, 2.250e+04um V)
[12/01 17:53:55   3688s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4988.37 MB )
[12/01 17:53:55   3688s] (I)       
[12/01 17:53:55   3688s] (I)       ============  Phase 1b Route ============
[12/01 17:53:55   3688s] (I)       Started Phase 1b ( Curr Mem: 4988.37 MB )
[12/01 17:53:55   3688s] (I)       Usage: 11183 = (5444 H, 5739 V) = (0.64% H, 0.69% V) = (2.134e+04um H, 2.250e+04um V)
[12/01 17:53:55   3688s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.383736e+04um
[12/01 17:53:55   3688s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4988.37 MB )
[12/01 17:53:55   3688s] (I)       
[12/01 17:53:55   3688s] (I)       ============  Phase 1c Route ============
[12/01 17:53:55   3688s] (I)       Started Phase 1c ( Curr Mem: 4988.37 MB )
[12/01 17:53:55   3688s] (I)       Usage: 11183 = (5444 H, 5739 V) = (0.64% H, 0.69% V) = (2.134e+04um H, 2.250e+04um V)
[12/01 17:53:55   3688s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4988.37 MB )
[12/01 17:53:55   3688s] (I)       
[12/01 17:53:55   3688s] (I)       ============  Phase 1d Route ============
[12/01 17:53:55   3688s] (I)       Started Phase 1d ( Curr Mem: 4988.37 MB )
[12/01 17:53:55   3688s] (I)       Usage: 11183 = (5444 H, 5739 V) = (0.64% H, 0.69% V) = (2.134e+04um H, 2.250e+04um V)
[12/01 17:53:55   3688s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4988.37 MB )
[12/01 17:53:55   3688s] (I)       
[12/01 17:53:55   3688s] (I)       ============  Phase 1e Route ============
[12/01 17:53:55   3688s] (I)       Started Phase 1e ( Curr Mem: 4988.37 MB )
[12/01 17:53:55   3688s] (I)       Started Route legalization ( Curr Mem: 4988.37 MB )
[12/01 17:53:55   3688s] (I)       Started Legalize Blockage Violations ( Curr Mem: 4988.37 MB )
[12/01 17:53:55   3688s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4988.37 MB )
[12/01 17:53:55   3688s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4988.37 MB )
[12/01 17:53:55   3688s] (I)       Usage: 11183 = (5444 H, 5739 V) = (0.64% H, 0.69% V) = (2.134e+04um H, 2.250e+04um V)
[12/01 17:53:55   3688s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.383736e+04um
[12/01 17:53:55   3688s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4988.37 MB )
[12/01 17:53:55   3688s] (I)       
[12/01 17:53:55   3688s] (I)       ============  Phase 1f Route ============
[12/01 17:53:55   3688s] (I)       Started Phase 1f ( Curr Mem: 4988.37 MB )
[12/01 17:53:55   3688s] (I)       Usage: 11183 = (5444 H, 5739 V) = (0.64% H, 0.69% V) = (2.134e+04um H, 2.250e+04um V)
[12/01 17:53:55   3688s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4988.37 MB )
[12/01 17:53:55   3688s] (I)       
[12/01 17:53:55   3688s] (I)       ============  Phase 1g Route ============
[12/01 17:53:55   3688s] (I)       Started Phase 1g ( Curr Mem: 4988.37 MB )
[12/01 17:53:55   3688s] (I)       Started Post Routing ( Curr Mem: 4988.37 MB )
[12/01 17:53:55   3688s] (I)       Finished Post Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4988.37 MB )
[12/01 17:53:55   3688s] (I)       Usage: 11120 = (5399 H, 5721 V) = (0.64% H, 0.68% V) = (2.116e+04um H, 2.243e+04um V)
[12/01 17:53:55   3688s] (I)       Finished Phase 1g ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4988.37 MB )
[12/01 17:53:55   3688s] (I)       numNets=141  numFullyRipUpNets=4  numPartialRipUpNets=4 routedWL=10711
[12/01 17:53:55   3688s] [NR-eGR] Create a new net group with 4 nets and layer range [3, 6]
[12/01 17:53:55   3688s] (I)       
[12/01 17:53:55   3688s] (I)       ============  Phase 1h Route ============
[12/01 17:53:55   3688s] (I)       Started Phase 1h ( Curr Mem: 4988.37 MB )
[12/01 17:53:55   3688s] (I)       Started Post Routing ( Curr Mem: 4988.37 MB )
[12/01 17:53:55   3688s] (I)       Finished Post Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4988.37 MB )
[12/01 17:53:55   3688s] (I)       Usage: 11050 = (5386 H, 5664 V) = (0.63% H, 0.68% V) = (2.111e+04um H, 2.220e+04um V)
[12/01 17:53:55   3688s] (I)       Finished Phase 1h ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4988.37 MB )
[12/01 17:53:55   3688s] (I)       Started Layer assignment (16T) ( Curr Mem: 4988.37 MB )
[12/01 17:53:55   3688s] (I)       Current Layer assignment (16T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4988.37 MB )
[12/01 17:53:55   3688s] (I)       Finished Layer assignment (16T) ( CPU: 0.13 sec, Real: 0.02 sec, Curr Mem: 4988.37 MB )
[12/01 17:53:55   3688s] (I)       Finished Net group 1 ( CPU: 0.17 sec, Real: 0.05 sec, Curr Mem: 4988.37 MB )
[12/01 17:53:55   3688s] (I)       Started Net group 2 ( Curr Mem: 4988.37 MB )
[12/01 17:53:55   3688s] (I)       Started Generate topology (16T) ( Curr Mem: 4988.37 MB )
[12/01 17:53:55   3688s] (I)       Finished Generate topology (16T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4988.37 MB )
[12/01 17:53:55   3688s] (I)       total 2D Cap : 2953959 = (1692128 H, 1261831 V)
[12/01 17:53:55   3688s] [NR-eGR] Layer group 2: route 4 net(s) in layer range [3, 6]
[12/01 17:53:55   3688s] (I)       
[12/01 17:53:55   3688s] (I)       ============  Phase 1a Route ============
[12/01 17:53:55   3688s] (I)       Started Phase 1a ( Curr Mem: 4988.37 MB )
[12/01 17:53:55   3688s] (I)       Started Pattern routing (16T) ( Curr Mem: 4988.37 MB )
[12/01 17:53:55   3688s] (I)       Finished Pattern routing (16T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4988.37 MB )
[12/01 17:53:55   3688s] (I)       Usage: 11485 = (5600 H, 5885 V) = (0.33% H, 0.47% V) = (2.195e+04um H, 2.307e+04um V)
[12/01 17:53:55   3688s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4988.37 MB )
[12/01 17:53:55   3688s] (I)       
[12/01 17:53:55   3688s] (I)       ============  Phase 1b Route ============
[12/01 17:53:55   3688s] (I)       Started Phase 1b ( Curr Mem: 4988.37 MB )
[12/01 17:53:55   3688s] (I)       Usage: 11485 = (5600 H, 5885 V) = (0.33% H, 0.47% V) = (2.195e+04um H, 2.307e+04um V)
[12/01 17:53:55   3688s] (I)       Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 4.502120e+04um
[12/01 17:53:55   3688s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4988.37 MB )
[12/01 17:53:55   3688s] (I)       
[12/01 17:53:55   3688s] (I)       ============  Phase 1c Route ============
[12/01 17:53:55   3688s] (I)       Started Phase 1c ( Curr Mem: 4988.37 MB )
[12/01 17:53:55   3688s] (I)       Usage: 11485 = (5600 H, 5885 V) = (0.33% H, 0.47% V) = (2.195e+04um H, 2.307e+04um V)
[12/01 17:53:55   3688s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4988.37 MB )
[12/01 17:53:55   3688s] (I)       
[12/01 17:53:55   3688s] (I)       ============  Phase 1d Route ============
[12/01 17:53:55   3688s] (I)       Started Phase 1d ( Curr Mem: 4988.37 MB )
[12/01 17:53:55   3688s] (I)       Usage: 11485 = (5600 H, 5885 V) = (0.33% H, 0.47% V) = (2.195e+04um H, 2.307e+04um V)
[12/01 17:53:55   3688s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4988.37 MB )
[12/01 17:53:55   3688s] (I)       
[12/01 17:53:55   3688s] (I)       ============  Phase 1e Route ============
[12/01 17:53:55   3688s] (I)       Started Phase 1e ( Curr Mem: 4988.37 MB )
[12/01 17:53:55   3688s] (I)       Started Route legalization ( Curr Mem: 4988.37 MB )
[12/01 17:53:55   3688s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4988.37 MB )
[12/01 17:53:55   3688s] (I)       Usage: 11485 = (5600 H, 5885 V) = (0.33% H, 0.47% V) = (2.195e+04um H, 2.307e+04um V)
[12/01 17:53:55   3688s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 4.502120e+04um
[12/01 17:53:55   3688s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4988.37 MB )
[12/01 17:53:55   3688s] (I)       
[12/01 17:53:55   3688s] (I)       ============  Phase 1f Route ============
[12/01 17:53:55   3688s] (I)       Started Phase 1f ( Curr Mem: 4988.37 MB )
[12/01 17:53:55   3688s] (I)       Usage: 11485 = (5600 H, 5885 V) = (0.33% H, 0.47% V) = (2.195e+04um H, 2.307e+04um V)
[12/01 17:53:55   3688s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4988.37 MB )
[12/01 17:53:55   3688s] (I)       
[12/01 17:53:55   3688s] (I)       ============  Phase 1g Route ============
[12/01 17:53:55   3688s] (I)       Started Phase 1g ( Curr Mem: 4988.37 MB )
[12/01 17:53:55   3688s] (I)       Started Post Routing ( Curr Mem: 4988.37 MB )
[12/01 17:53:55   3688s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4988.37 MB )
[12/01 17:53:55   3688s] (I)       Usage: 11471 = (5594 H, 5877 V) = (0.33% H, 0.47% V) = (2.193e+04um H, 2.304e+04um V)
[12/01 17:53:55   3688s] (I)       Finished Phase 1g ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4988.37 MB )
[12/01 17:53:55   3688s] (I)       numNets=4  numFullyRipUpNets=0  numPartialRipUpNets=2 routedWL=208
[12/01 17:53:55   3688s] [NR-eGR] Create a new net group with 2 nets and layer range [2, 6]
[12/01 17:53:55   3688s] (I)       
[12/01 17:53:55   3688s] (I)       ============  Phase 1h Route ============
[12/01 17:53:55   3688s] (I)       Started Phase 1h ( Curr Mem: 4988.37 MB )
[12/01 17:53:55   3688s] (I)       Started Post Routing ( Curr Mem: 4988.37 MB )
[12/01 17:53:55   3688s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4988.37 MB )
[12/01 17:53:55   3688s] (I)       Usage: 11470 = (5594 H, 5876 V) = (0.33% H, 0.47% V) = (2.193e+04um H, 2.303e+04um V)
[12/01 17:53:55   3688s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4988.37 MB )
[12/01 17:53:55   3688s] (I)       Started Layer assignment (16T) ( Curr Mem: 4988.37 MB )
[12/01 17:53:55   3688s] (I)       Current Layer assignment (16T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4988.37 MB )
[12/01 17:53:55   3688s] (I)       Finished Layer assignment (16T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4988.37 MB )
[12/01 17:53:55   3688s] (I)       Finished Net group 2 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4988.37 MB )
[12/01 17:53:55   3688s] (I)       Started Net group 3 ( Curr Mem: 4988.37 MB )
[12/01 17:53:55   3688s] (I)       Started Generate topology (16T) ( Curr Mem: 4988.37 MB )
[12/01 17:53:55   3688s] (I)       Finished Generate topology (16T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4988.37 MB )
[12/01 17:53:55   3688s] (I)       total 2D Cap : 3761281 = (1692128 H, 2069153 V)
[12/01 17:53:55   3688s] [NR-eGR] Layer group 3: route 2 net(s) in layer range [2, 6]
[12/01 17:53:55   3688s] (I)       
[12/01 17:53:55   3688s] (I)       ============  Phase 1a Route ============
[12/01 17:53:55   3688s] (I)       Started Phase 1a ( Curr Mem: 4988.37 MB )
[12/01 17:53:55   3688s] (I)       Started Pattern routing (16T) ( Curr Mem: 4988.37 MB )
[12/01 17:53:55   3688s] (I)       Finished Pattern routing (16T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4988.37 MB )
[12/01 17:53:55   3688s] (I)       Usage: 11918 = (5826 H, 6092 V) = (0.34% H, 0.29% V) = (2.284e+04um H, 2.388e+04um V)
[12/01 17:53:55   3688s] (I)       Started Add via demand to 2D ( Curr Mem: 4988.37 MB )
[12/01 17:53:55   3688s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4988.37 MB )
[12/01 17:53:55   3688s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4988.37 MB )
[12/01 17:53:55   3688s] (I)       
[12/01 17:53:55   3688s] (I)       ============  Phase 1b Route ============
[12/01 17:53:55   3688s] (I)       Started Phase 1b ( Curr Mem: 4988.37 MB )
[12/01 17:53:55   3688s] (I)       Usage: 11918 = (5826 H, 6092 V) = (0.34% H, 0.29% V) = (2.284e+04um H, 2.388e+04um V)
[12/01 17:53:55   3688s] (I)       Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 4.671856e+04um
[12/01 17:53:55   3688s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[12/01 17:53:55   3688s] (I)       Congestion threshold : each 60.00, sum 90.00
[12/01 17:53:55   3688s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4988.37 MB )
[12/01 17:53:55   3688s] (I)       
[12/01 17:53:55   3688s] (I)       ============  Phase 1c Route ============
[12/01 17:53:55   3688s] (I)       Started Phase 1c ( Curr Mem: 4988.37 MB )
[12/01 17:53:55   3688s] (I)       Usage: 11918 = (5826 H, 6092 V) = (0.34% H, 0.29% V) = (2.284e+04um H, 2.388e+04um V)
[12/01 17:53:55   3688s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4988.37 MB )
[12/01 17:53:55   3688s] (I)       
[12/01 17:53:55   3688s] (I)       ============  Phase 1d Route ============
[12/01 17:53:55   3688s] (I)       Started Phase 1d ( Curr Mem: 4988.37 MB )
[12/01 17:53:55   3688s] (I)       Usage: 11918 = (5826 H, 6092 V) = (0.34% H, 0.29% V) = (2.284e+04um H, 2.388e+04um V)
[12/01 17:53:55   3688s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4988.37 MB )
[12/01 17:53:55   3688s] (I)       
[12/01 17:53:55   3688s] (I)       ============  Phase 1e Route ============
[12/01 17:53:55   3688s] (I)       Started Phase 1e ( Curr Mem: 4988.37 MB )
[12/01 17:53:55   3688s] (I)       Started Route legalization ( Curr Mem: 4988.37 MB )
[12/01 17:53:55   3688s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4988.37 MB )
[12/01 17:53:55   3688s] (I)       Usage: 11918 = (5826 H, 6092 V) = (0.34% H, 0.29% V) = (2.284e+04um H, 2.388e+04um V)
[12/01 17:53:55   3688s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 4.671856e+04um
[12/01 17:53:55   3688s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4988.37 MB )
[12/01 17:53:55   3688s] (I)       
[12/01 17:53:55   3688s] (I)       ============  Phase 1f Route ============
[12/01 17:53:55   3688s] (I)       Started Phase 1f ( Curr Mem: 4988.37 MB )
[12/01 17:53:55   3688s] (I)       Usage: 11918 = (5826 H, 6092 V) = (0.34% H, 0.29% V) = (2.284e+04um H, 2.388e+04um V)
[12/01 17:53:55   3688s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4988.37 MB )
[12/01 17:53:55   3688s] (I)       
[12/01 17:53:55   3688s] (I)       ============  Phase 1g Route ============
[12/01 17:53:55   3688s] (I)       Started Phase 1g ( Curr Mem: 4988.37 MB )
[12/01 17:53:55   3688s] (I)       Started Post Routing ( Curr Mem: 4988.37 MB )
[12/01 17:53:55   3688s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4988.37 MB )
[12/01 17:53:55   3688s] (I)       Usage: 11915 = (5827 H, 6088 V) = (0.34% H, 0.29% V) = (2.284e+04um H, 2.386e+04um V)
[12/01 17:53:55   3688s] (I)       Finished Phase 1g ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4988.37 MB )
[12/01 17:53:55   3688s] (I)       
[12/01 17:53:55   3688s] (I)       ============  Phase 1h Route ============
[12/01 17:53:55   3688s] (I)       Started Phase 1h ( Curr Mem: 4988.37 MB )
[12/01 17:53:55   3688s] (I)       Started Post Routing ( Curr Mem: 4988.37 MB )
[12/01 17:53:55   3688s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4988.37 MB )
[12/01 17:53:55   3688s] (I)       Usage: 11915 = (5827 H, 6088 V) = (0.34% H, 0.29% V) = (2.284e+04um H, 2.386e+04um V)
[12/01 17:53:55   3688s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4988.37 MB )
[12/01 17:53:55   3688s] (I)       Started Layer assignment (16T) ( Curr Mem: 4988.37 MB )
[12/01 17:53:55   3688s] (I)       Current Layer assignment (16T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4988.37 MB )
[12/01 17:53:55   3688s] (I)       Finished Layer assignment (16T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4988.37 MB )
[12/01 17:53:55   3688s] (I)       Finished Net group 3 ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 4988.37 MB )
[12/01 17:53:55   3688s] (I)       
[12/01 17:53:55   3688s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/01 17:53:55   3688s] [NR-eGR]                        OverCon            
[12/01 17:53:55   3688s] [NR-eGR]                         #Gcell     %Gcell
[12/01 17:53:55   3688s] [NR-eGR]       Layer                (1)    OverCon 
[12/01 17:53:55   3688s] [NR-eGR] ----------------------------------------------
[12/01 17:53:55   3688s] [NR-eGR]  METAL1  (1)         0( 0.00%)   ( 0.00%) 
[12/01 17:53:55   3688s] [NR-eGR]  METAL2  (2)         1( 0.00%)   ( 0.00%) 
[12/01 17:53:55   3688s] [NR-eGR]  METAL3  (3)         0( 0.00%)   ( 0.00%) 
[12/01 17:53:55   3688s] [NR-eGR]  METAL4  (4)         0( 0.00%)   ( 0.00%) 
[12/01 17:53:55   3688s] [NR-eGR]  METAL5  (5)         0( 0.00%)   ( 0.00%) 
[12/01 17:53:55   3688s] [NR-eGR]  METAL6  (6)         0( 0.00%)   ( 0.00%) 
[12/01 17:53:55   3688s] [NR-eGR] ----------------------------------------------
[12/01 17:53:55   3688s] [NR-eGR] Total                1( 0.00%)   ( 0.00%) 
[12/01 17:53:55   3688s] [NR-eGR] 
[12/01 17:53:55   3688s] (I)       Finished Global Routing ( CPU: 0.21 sec, Real: 0.09 sec, Curr Mem: 4988.37 MB )
[12/01 17:53:55   3688s] (I)       Started Export 3D cong map ( Curr Mem: 4988.37 MB )
[12/01 17:53:55   3688s] (I)       total 2D Cap : 3771021 = (1694180 H, 2076841 V)
[12/01 17:53:55   3688s] (I)       Started Export 2D cong map ( Curr Mem: 4988.37 MB )
[12/01 17:53:55   3688s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[12/01 17:53:55   3688s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/01 17:53:55   3688s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4988.37 MB )
[12/01 17:53:55   3688s] (I)       Finished Export 3D cong map ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4988.37 MB )
[12/01 17:53:55   3688s] (I)       ============= Track Assignment ============
[12/01 17:53:55   3688s] (I)       Started Extract Global 3D Wires ( Curr Mem: 4988.37 MB )
[12/01 17:53:55   3688s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4988.37 MB )
[12/01 17:53:55   3688s] (I)       Started Track Assignment (16T) ( Curr Mem: 4988.37 MB )
[12/01 17:53:55   3688s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[12/01 17:53:55   3688s] (I)       Current Track Assignment (16T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4988.37 MB )
[12/01 17:53:55   3688s] (I)       Run Multi-thread track assignment
[12/01 17:53:55   3688s] (I)       Finished Track Assignment (16T) ( CPU: 0.08 sec, Real: 0.01 sec, Curr Mem: 4988.37 MB )
[12/01 17:53:55   3688s] (I)       Started Export ( Curr Mem: 4988.37 MB )
[12/01 17:53:55   3688s] [NR-eGR] Started Export DB wires ( Curr Mem: 4980.37 MB )
[12/01 17:53:55   3688s] [NR-eGR] Started Export all nets (16T) ( Curr Mem: 4980.37 MB )
[12/01 17:53:55   3688s] [NR-eGR] Finished Export all nets (16T) ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 4980.37 MB )
[12/01 17:53:55   3688s] [NR-eGR] Started Set wire vias (16T) ( Curr Mem: 4980.37 MB )
[12/01 17:53:55   3688s] [NR-eGR] Finished Set wire vias (16T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4980.37 MB )
[12/01 17:53:55   3688s] [NR-eGR] Finished Export DB wires ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 4980.37 MB )
[12/01 17:53:55   3688s] [NR-eGR] --------------------------------------------------------------------------
[12/01 17:53:55   3688s] [NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 365906
[12/01 17:53:55   3688s] [NR-eGR] METAL2  (2V) length: 8.135171e+05um, number of vias: 435504
[12/01 17:53:55   3688s] [NR-eGR] METAL3  (3H) length: 1.112978e+06um, number of vias: 106051
[12/01 17:53:55   3688s] [NR-eGR] METAL4  (4V) length: 1.270894e+06um, number of vias: 39766
[12/01 17:53:55   3688s] [NR-eGR] METAL5  (5H) length: 8.847966e+05um, number of vias: 12373
[12/01 17:53:55   3688s] [NR-eGR] METAL6  (6V) length: 5.008214e+05um, number of vias: 0
[12/01 17:53:55   3688s] [NR-eGR] Total length: 4.583006e+06um, number of vias: 959600
[12/01 17:53:55   3688s] [NR-eGR] --------------------------------------------------------------------------
[12/01 17:53:55   3688s] [NR-eGR] Total eGR-routed clock nets wire length: 4.453508e+04um 
[12/01 17:53:55   3688s] [NR-eGR] --------------------------------------------------------------------------
[12/01 17:53:55   3688s] [NR-eGR] Report for selected net(s) only.
[12/01 17:53:55   3688s] [NR-eGR] METAL1  (1H) length: 0.000000e+00um, number of vias: 2345
[12/01 17:53:55   3688s] [NR-eGR] METAL2  (2V) length: 2.306320e+03um, number of vias: 3020
[12/01 17:53:55   3688s] [NR-eGR] METAL3  (3H) length: 2.165828e+04um, number of vias: 2248
[12/01 17:53:55   3688s] [NR-eGR] METAL4  (4V) length: 2.028040e+04um, number of vias: 40
[12/01 17:53:55   3688s] [NR-eGR] METAL5  (5H) length: 2.900800e+02um, number of vias: 0
[12/01 17:53:55   3688s] [NR-eGR] METAL6  (6V) length: 0.000000e+00um, number of vias: 0
[12/01 17:53:55   3688s] [NR-eGR] Total length: 4.453508e+04um, number of vias: 7653
[12/01 17:53:55   3688s] [NR-eGR] --------------------------------------------------------------------------
[12/01 17:53:55   3688s] [NR-eGR] Total routed clock nets wire length: 4.453508e+04um, number of vias: 7653
[12/01 17:53:55   3688s] [NR-eGR] --------------------------------------------------------------------------
[12/01 17:53:55   3688s] (I)       Started Update net boxes ( Curr Mem: 4980.37 MB )
[12/01 17:53:55   3688s] (I)       Finished Update net boxes ( CPU: 0.24 sec, Real: 0.04 sec, Curr Mem: 4980.37 MB )
[12/01 17:53:55   3688s] (I)       Started Update timing ( Curr Mem: 4980.37 MB )
[12/01 17:53:55   3688s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4980.37 MB )
[12/01 17:53:55   3688s] (I)       Finished Export ( CPU: 0.33 sec, Real: 0.13 sec, Curr Mem: 4980.37 MB )
[12/01 17:53:55   3688s] (I)       Started Postprocess design ( Curr Mem: 4980.37 MB )
[12/01 17:53:55   3688s] (I)       Finished Postprocess design ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4863.37 MB )
[12/01 17:53:55   3688s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.10 sec, Real: 0.70 sec, Curr Mem: 4863.37 MB )
[12/01 17:53:55   3688s]       Early Global Route - eGR only step done. (took cpu=0:00:01.2 real=0:00:00.8)
[12/01 17:53:55   3688s]     Routing using eGR only done.
[12/01 17:53:55   3689s] Net route status summary:
[12/01 17:53:55   3689s]   Clock:       141 (unrouted=0, trialRouted=0, noStatus=0, routed=141, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/01 17:53:55   3689s]   Non-clock: 133756 (unrouted=1604, trialRouted=132152, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=1604, (crossesIlmBoundary AND tooFewTerms=0)])
[12/01 17:53:55   3689s] 
[12/01 17:53:55   3689s] CCOPT: Done with clock implementation routing.
[12/01 17:53:55   3689s] 
[12/01 17:53:55   3689s]   Clock implementation routing done.
[12/01 17:53:55   3689s]   Fixed 141 wires.
[12/01 17:53:55   3689s]   CCOpt: Starting congestion repair using flow wrapper...
[12/01 17:53:55   3689s]     Congestion Repair...
[12/01 17:53:55   3689s] *** IncrReplace #3 [begin] : totSession cpu/real = 1:01:29.0/1:29:24.7 (0.7), mem = 4863.4M
[12/01 17:53:55   3689s] Info: Disable timing driven in postCTS congRepair.
[12/01 17:53:55   3689s] 
[12/01 17:53:55   3689s] Starting congRepair ...
[12/01 17:53:55   3689s] User Input Parameters:
[12/01 17:53:55   3689s] - Congestion Driven    : On
[12/01 17:53:55   3689s] - Timing Driven        : Off
[12/01 17:53:55   3689s] - Area-Violation Based : On
[12/01 17:53:55   3689s] - Start Rollback Level : -5
[12/01 17:53:55   3689s] - Legalized            : On
[12/01 17:53:55   3689s] - Window Based         : Off
[12/01 17:53:55   3689s] - eDen incr mode       : Off
[12/01 17:53:55   3689s] - Small incr mode      : Off
[12/01 17:53:55   3689s] 
[12/01 17:53:55   3689s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:4863.4M
[12/01 17:53:55   3689s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.028, REAL:0.029, MEM:4863.4M
[12/01 17:53:55   3689s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:4863.4M
[12/01 17:53:55   3689s] Starting Early Global Route congestion estimation: mem = 4863.4M
[12/01 17:53:55   3689s] (I)       Started Import and model ( Curr Mem: 4863.37 MB )
[12/01 17:53:55   3689s] (I)       Started Create place DB ( Curr Mem: 4863.37 MB )
[12/01 17:53:55   3689s] (I)       Started Import place data ( Curr Mem: 4863.37 MB )
[12/01 17:53:55   3689s] (I)       Started Read instances and placement ( Curr Mem: 4863.37 MB )
[12/01 17:53:55   3689s] (I)       Finished Read instances and placement ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 4929.24 MB )
[12/01 17:53:55   3689s] (I)       Started Read nets ( Curr Mem: 4929.24 MB )
[12/01 17:53:55   3689s] (I)       Finished Read nets ( CPU: 0.21 sec, Real: 0.21 sec, Curr Mem: 4975.24 MB )
[12/01 17:53:55   3689s] (I)       Finished Import place data ( CPU: 0.31 sec, Real: 0.31 sec, Curr Mem: 4975.24 MB )
[12/01 17:53:55   3689s] (I)       Finished Create place DB ( CPU: 0.31 sec, Real: 0.31 sec, Curr Mem: 4975.24 MB )
[12/01 17:53:55   3689s] (I)       Started Create route DB ( Curr Mem: 4975.24 MB )
[12/01 17:53:55   3689s] (I)       == Non-default Options ==
[12/01 17:53:55   3689s] (I)       Maximum routing layer                              : 6
[12/01 17:53:55   3689s] (I)       Number of threads                                  : 16
[12/01 17:53:55   3689s] (I)       Use non-blocking free Dbs wires                    : false
[12/01 17:53:55   3689s] (I)       Method to set GCell size                           : row
[12/01 17:53:55   3689s] (I)       Counted 3079 PG shapes. We will not process PG shapes layer by layer.
[12/01 17:53:55   3689s] (I)       Started Import route data (16T) ( Curr Mem: 4975.24 MB )
[12/01 17:53:55   3689s] (I)       ============== Pin Summary ==============
[12/01 17:53:55   3689s] (I)       +-------+--------+---------+------------+
[12/01 17:53:55   3689s] (I)       | Layer | # pins | % total |      Group |
[12/01 17:53:55   3689s] (I)       +-------+--------+---------+------------+
[12/01 17:53:55   3689s] (I)       |     1 | 365906 |   99.97 |        Pin |
[12/01 17:53:55   3689s] (I)       |     2 |     86 |    0.02 | Pin access |
[12/01 17:53:55   3689s] (I)       |     3 |     11 |    0.00 | Pin access |
[12/01 17:53:55   3689s] (I)       |     4 |      1 |    0.00 |      Upper |
[12/01 17:53:55   3689s] (I)       |     5 |      1 |    0.00 |      Upper |
[12/01 17:53:55   3689s] (I)       |     6 |      0 |    0.00 |      Upper |
[12/01 17:53:55   3689s] (I)       +-------+--------+---------+------------+
[12/01 17:53:55   3689s] (I)       Use row-based GCell size
[12/01 17:53:55   3689s] (I)       Use row-based GCell align
[12/01 17:53:55   3689s] (I)       GCell unit size   : 7840
[12/01 17:53:55   3689s] (I)       GCell multiplier  : 1
[12/01 17:53:55   3689s] (I)       GCell row height  : 7840
[12/01 17:53:55   3689s] (I)       Actual row height : 7840
[12/01 17:53:55   3689s] (I)       GCell align ref   : 40320 40320
[12/01 17:53:55   3689s] [NR-eGR] Track table information for default rule: 
[12/01 17:53:55   3689s] [NR-eGR] METAL1 has no routable track
[12/01 17:53:55   3689s] [NR-eGR] METAL2 has single uniform track structure
[12/01 17:53:55   3689s] [NR-eGR] METAL3 has single uniform track structure
[12/01 17:53:55   3689s] [NR-eGR] METAL4 has single uniform track structure
[12/01 17:53:55   3689s] [NR-eGR] METAL5 has single uniform track structure
[12/01 17:53:55   3689s] [NR-eGR] METAL6 has single uniform track structure
[12/01 17:53:55   3689s] (I)       ============== Default via ===============
[12/01 17:53:55   3689s] (I)       +---+------------------+-----------------+
[12/01 17:53:55   3689s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut |
[12/01 17:53:55   3689s] (I)       +---+------------------+-----------------+
[12/01 17:53:55   3689s] (I)       | 1 |    4  VIA12_VV   |    4  VIA12_VV  |
[12/01 17:53:55   3689s] (I)       | 2 |    5  VIA2       |    5  VIA2      |
[12/01 17:53:55   3689s] (I)       | 3 |    8  VIA3       |    8  VIA3      |
[12/01 17:53:55   3689s] (I)       | 4 |   11  VIA4       |   11  VIA4      |
[12/01 17:53:55   3689s] (I)       | 5 |   14  VIA5       |   14  VIA5      |
[12/01 17:53:55   3689s] (I)       +---+------------------+-----------------+
[12/01 17:53:55   3689s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 4975.24 MB )
[12/01 17:53:55   3689s] (I)       Started Read routing blockages ( Curr Mem: 4975.24 MB )
[12/01 17:53:55   3689s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4975.24 MB )
[12/01 17:53:55   3689s] (I)       Started Read instance blockages ( Curr Mem: 4975.24 MB )
[12/01 17:53:55   3689s] (I)       Finished Read instance blockages ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 4975.24 MB )
[12/01 17:53:55   3689s] (I)       Started Read PG blockages ( Curr Mem: 4975.24 MB )
[12/01 17:53:55   3689s] [NR-eGR] Read 3434 PG shapes
[12/01 17:53:55   3689s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4975.24 MB )
[12/01 17:53:55   3689s] (I)       Started Read boundary cut boxes ( Curr Mem: 4975.24 MB )
[12/01 17:53:55   3689s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4975.24 MB )
[12/01 17:53:55   3689s] [NR-eGR] #Routing Blockages  : 0
[12/01 17:53:55   3689s] [NR-eGR] #Instance Blockages : 7023
[12/01 17:53:55   3689s] [NR-eGR] #PG Blockages       : 3434
[12/01 17:53:55   3689s] [NR-eGR] #Halo Blockages     : 0
[12/01 17:53:55   3689s] [NR-eGR] #Boundary Blockages : 0
[12/01 17:53:55   3689s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 4975.24 MB )
[12/01 17:53:55   3689s] (I)       Started Read blackboxes ( Curr Mem: 4975.24 MB )
[12/01 17:53:55   3689s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/01 17:53:55   3689s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4975.24 MB )
[12/01 17:53:55   3689s] (I)       Started Read prerouted ( Curr Mem: 4975.24 MB )
[12/01 17:53:55   3689s] [NR-eGR] Num Prerouted Nets = 141  Num Prerouted Wires = 8209
[12/01 17:53:55   3689s] (I)       Finished Read prerouted ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 4975.24 MB )
[12/01 17:53:55   3689s] (I)       Started Read unlegalized nets ( Curr Mem: 4975.24 MB )
[12/01 17:53:55   3689s] (I)       Finished Read unlegalized nets ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 4975.24 MB )
[12/01 17:53:55   3689s] (I)       Started Read nets ( Curr Mem: 4975.24 MB )
[12/01 17:53:55   3689s] [NR-eGR] Read numTotalNets=132293  numIgnoredNets=141
[12/01 17:53:55   3689s] (I)       Finished Read nets ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 5006.50 MB )
[12/01 17:53:55   3689s] (I)       Started Set up via pillars ( Curr Mem: 5006.50 MB )
[12/01 17:53:55   3689s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5006.50 MB )
[12/01 17:53:55   3689s] (I)       early_global_route_priority property id does not exist.
[12/01 17:53:55   3689s] (I)       Started Initialize 3D grid graph ( Curr Mem: 5006.50 MB )
[12/01 17:53:55   3689s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5006.50 MB )
[12/01 17:53:55   3689s] (I)       Model blockages into capacity
[12/01 17:53:55   3689s] (I)       Read Num Blocks=10457  Num Prerouted Wires=8209  Num CS=0
[12/01 17:53:55   3689s] (I)       Started Initialize 3D capacity ( Curr Mem: 5006.50 MB )
[12/01 17:53:55   3689s] (I)       Layer 1 (V) : #blockages 8379 : #preroutes 3653
[12/01 17:53:55   3689s] (I)       Layer 2 (H) : #blockages 1356 : #preroutes 3744
[12/01 17:53:55   3689s] (I)       Layer 3 (V) : #blockages 702 : #preroutes 798
[12/01 17:53:55   3689s] (I)       Layer 4 (H) : #blockages 20 : #preroutes 14
[12/01 17:53:55   3689s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[12/01 17:53:55   3689s] (I)       Finished Initialize 3D capacity ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 5006.50 MB )
[12/01 17:53:55   3689s] (I)       -- layer congestion ratio --
[12/01 17:53:55   3689s] (I)       Layer 1 : 0.100000
[12/01 17:53:55   3689s] (I)       Layer 2 : 0.700000
[12/01 17:53:55   3689s] (I)       Layer 3 : 0.700000
[12/01 17:53:55   3689s] (I)       Layer 4 : 0.700000
[12/01 17:53:55   3689s] (I)       Layer 5 : 0.700000
[12/01 17:53:55   3689s] (I)       Layer 6 : 0.700000
[12/01 17:53:55   3689s] (I)       ----------------------------
[12/01 17:53:55   3689s] (I)       Number of ignored nets                =    141
[12/01 17:53:55   3689s] (I)       Number of connected nets              =      0
[12/01 17:53:55   3689s] (I)       Number of fixed nets                  =    141.  Ignored: Yes
[12/01 17:53:55   3689s] (I)       Number of clock nets                  =    141.  Ignored: No
[12/01 17:53:55   3689s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/01 17:53:55   3689s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/01 17:53:55   3689s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/01 17:53:55   3689s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/01 17:53:55   3689s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/01 17:53:55   3689s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/01 17:53:55   3689s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/01 17:53:55   3689s] (I)       Finished Import route data (16T) ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 5006.50 MB )
[12/01 17:53:55   3689s] (I)       Finished Create route DB ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 5006.50 MB )
[12/01 17:53:55   3689s] (I)       Started Read aux data ( Curr Mem: 5006.50 MB )
[12/01 17:53:55   3689s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5006.50 MB )
[12/01 17:53:55   3689s] (I)       Started Others data preparation ( Curr Mem: 5006.50 MB )
[12/01 17:53:55   3689s] (I)       Finished Others data preparation ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 5006.50 MB )
[12/01 17:53:55   3689s] (I)       Started Create route kernel ( Curr Mem: 5006.50 MB )
[12/01 17:53:55   3689s] (I)       Ndr track 0 does not exist
[12/01 17:53:55   3689s] (I)       Ndr track 0 does not exist
[12/01 17:53:55   3689s] (I)       ---------------------Grid Graph Info--------------------
[12/01 17:53:55   3689s] (I)       Routing area        : (0, 0) - (2738400, 2730560)
[12/01 17:53:55   3689s] (I)       Core area           : (40320, 40320) - (2698080, 2690240)
[12/01 17:53:55   3689s] (I)       Site width          :  1120  (dbu)
[12/01 17:53:55   3689s] (I)       Row height          :  7840  (dbu)
[12/01 17:53:55   3689s] (I)       GCell row height    :  7840  (dbu)
[12/01 17:53:55   3689s] (I)       GCell width         :  7840  (dbu)
[12/01 17:53:55   3689s] (I)       GCell height        :  7840  (dbu)
[12/01 17:53:55   3689s] (I)       Grid                :   350   349     6
[12/01 17:53:55   3689s] (I)       Layer numbers       :     1     2     3     4     5     6
[12/01 17:53:55   3689s] (I)       Vertical capacity   :     0  7840     0  7840     0  7840
[12/01 17:53:55   3689s] (I)       Horizontal capacity :     0     0  7840     0  7840     0
[12/01 17:53:55   3689s] (I)       Default wire width  :   460   560   560   560   560   880
[12/01 17:53:55   3689s] (I)       Default wire space  :   460   560   560   560   560   920
[12/01 17:53:55   3689s] (I)       Default wire pitch  :   920  1120  1120  1120  1120  1800
[12/01 17:53:55   3689s] (I)       Default pitch size  :   920  1120  1120  1120  1120  2240
[12/01 17:53:55   3689s] (I)       First track coord   :     0   560   560   560   560  2800
[12/01 17:53:55   3689s] (I)       Num tracks per GCell:  8.52  7.00  7.00  7.00  7.00  3.50
[12/01 17:53:56   3689s] (I)       Total num of tracks :     0  2445  2438  2445  2438  1222
[12/01 17:53:56   3689s] (I)       Num of masks        :     1     1     1     1     1     1
[12/01 17:53:56   3689s] (I)       Num of trim masks   :     0     0     0     0     0     0
[12/01 17:53:56   3689s] (I)       --------------------------------------------------------
[12/01 17:53:56   3689s] 
[12/01 17:53:56   3689s] [NR-eGR] ============ Routing rule table ============
[12/01 17:53:56   3689s] [NR-eGR] Rule id: 0  Nets: 0 
[12/01 17:53:56   3689s] (I)       ID:0  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[12/01 17:53:56   3689s] (I)       Pitch:  L1=1840  L2=2240  L3=2240  L4=2240  L5=2240  L6=3600
[12/01 17:53:56   3689s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2
[12/01 17:53:56   3689s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/01 17:53:56   3689s] [NR-eGR] Rule id: 1  Nets: 132152 
[12/01 17:53:56   3689s] (I)       ID:1  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/01 17:53:56   3689s] (I)       Pitch:  L1=920  L2=1120  L3=1120  L4=1120  L5=1120  L6=2240
[12/01 17:53:56   3689s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/01 17:53:56   3689s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/01 17:53:56   3689s] [NR-eGR] ========================================
[12/01 17:53:56   3689s] [NR-eGR] 
[12/01 17:53:56   3689s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/01 17:53:56   3689s] (I)       blocked tracks on layer2 : = 98036 / 853305 (11.49%)
[12/01 17:53:56   3689s] (I)       blocked tracks on layer3 : = 3392 / 853300 (0.40%)
[12/01 17:53:56   3689s] (I)       blocked tracks on layer4 : = 17992 / 853305 (2.11%)
[12/01 17:53:56   3689s] (I)       blocked tracks on layer5 : = 11104 / 853300 (1.30%)
[12/01 17:53:56   3689s] (I)       blocked tracks on layer6 : = 0 / 426478 (0.00%)
[12/01 17:53:56   3689s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5006.50 MB )
[12/01 17:53:56   3689s] (I)       Finished Import and model ( CPU: 0.49 sec, Real: 0.49 sec, Curr Mem: 5006.50 MB )
[12/01 17:53:56   3689s] (I)       Reset routing kernel
[12/01 17:53:56   3689s] (I)       Started Global Routing ( Curr Mem: 5006.50 MB )
[12/01 17:53:56   3689s] (I)       Started Initialization ( Curr Mem: 5006.50 MB )
[12/01 17:53:56   3689s] (I)       totalPins=363641  totalGlobalPin=332207 (91.36%)
[12/01 17:53:56   3689s] (I)       Finished Initialization ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 5006.50 MB )
[12/01 17:53:56   3689s] (I)       Started Net group 1 ( Curr Mem: 5006.50 MB )
[12/01 17:53:56   3689s] (I)       Started Generate topology (16T) ( Curr Mem: 5006.50 MB )
[12/01 17:53:56   3689s] (I)       Finished Generate topology (16T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5006.50 MB )
[12/01 17:53:56   3689s] (I)       total 2D Cap : 1268698 = (842220 H, 426478 V)
[12/01 17:53:56   3689s] [NR-eGR] Layer group 1: route 200 net(s) in layer range [5, 6]
[12/01 17:53:56   3689s] (I)       
[12/01 17:53:56   3689s] (I)       ============  Phase 1a Route ============
[12/01 17:53:56   3689s] (I)       Started Phase 1a ( Curr Mem: 5006.50 MB )
[12/01 17:53:56   3689s] (I)       Started Pattern routing (16T) ( Curr Mem: 5006.50 MB )
[12/01 17:53:56   3689s] (I)       Finished Pattern routing (16T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5006.50 MB )
[12/01 17:53:56   3689s] (I)       Usage: 7378 = (2363 H, 5015 V) = (0.28% H, 1.18% V) = (9.263e+03um H, 1.966e+04um V)
[12/01 17:53:56   3689s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 5006.50 MB )
[12/01 17:53:56   3689s] (I)       
[12/01 17:53:56   3689s] (I)       ============  Phase 1b Route ============
[12/01 17:53:56   3689s] (I)       Started Phase 1b ( Curr Mem: 5006.50 MB )
[12/01 17:53:56   3689s] (I)       Usage: 7378 = (2363 H, 5015 V) = (0.28% H, 1.18% V) = (9.263e+03um H, 1.966e+04um V)
[12/01 17:53:56   3689s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.892176e+04um
[12/01 17:53:56   3689s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5006.50 MB )
[12/01 17:53:56   3689s] (I)       
[12/01 17:53:56   3689s] (I)       ============  Phase 1c Route ============
[12/01 17:53:56   3689s] (I)       Started Phase 1c ( Curr Mem: 5006.50 MB )
[12/01 17:53:56   3689s] (I)       Usage: 7378 = (2363 H, 5015 V) = (0.28% H, 1.18% V) = (9.263e+03um H, 1.966e+04um V)
[12/01 17:53:56   3689s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5006.50 MB )
[12/01 17:53:56   3689s] (I)       
[12/01 17:53:56   3689s] (I)       ============  Phase 1d Route ============
[12/01 17:53:56   3689s] (I)       Started Phase 1d ( Curr Mem: 5006.50 MB )
[12/01 17:53:56   3689s] (I)       Usage: 7378 = (2363 H, 5015 V) = (0.28% H, 1.18% V) = (9.263e+03um H, 1.966e+04um V)
[12/01 17:53:56   3689s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5006.50 MB )
[12/01 17:53:56   3689s] (I)       
[12/01 17:53:56   3689s] (I)       ============  Phase 1e Route ============
[12/01 17:53:56   3689s] (I)       Started Phase 1e ( Curr Mem: 5006.50 MB )
[12/01 17:53:56   3689s] (I)       Started Route legalization ( Curr Mem: 5006.50 MB )
[12/01 17:53:56   3689s] (I)       Started Legalize Blockage Violations ( Curr Mem: 5006.50 MB )
[12/01 17:53:56   3689s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5006.50 MB )
[12/01 17:53:56   3689s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5006.50 MB )
[12/01 17:53:56   3689s] (I)       Usage: 7378 = (2363 H, 5015 V) = (0.28% H, 1.18% V) = (9.263e+03um H, 1.966e+04um V)
[12/01 17:53:56   3689s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.892176e+04um
[12/01 17:53:56   3689s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5006.50 MB )
[12/01 17:53:56   3689s] (I)       
[12/01 17:53:56   3689s] (I)       ============  Phase 1l Route ============
[12/01 17:53:56   3689s] (I)       Started Phase 1l ( Curr Mem: 5006.50 MB )
[12/01 17:53:56   3689s] (I)       Started Layer assignment (16T) ( Curr Mem: 5006.50 MB )
[12/01 17:53:56   3689s] (I)       Current Layer assignment (16T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5006.50 MB )
[12/01 17:53:56   3689s] (I)       Finished Layer assignment (16T) ( CPU: 0.10 sec, Real: 0.01 sec, Curr Mem: 5006.50 MB )
[12/01 17:53:56   3689s] (I)       Finished Phase 1l ( CPU: 0.10 sec, Real: 0.01 sec, Curr Mem: 5006.50 MB )
[12/01 17:53:56   3689s] (I)       Finished Net group 1 ( CPU: 0.11 sec, Real: 0.02 sec, Curr Mem: 5006.50 MB )
[12/01 17:53:56   3689s] (I)       Started Net group 2 ( Curr Mem: 5006.50 MB )
[12/01 17:53:56   3689s] (I)       Started Generate topology (16T) ( Curr Mem: 5006.50 MB )
[12/01 17:53:56   3689s] (I)       Finished Generate topology (16T) ( CPU: 0.07 sec, Real: 0.02 sec, Curr Mem: 5006.50 MB )
[12/01 17:53:56   3689s] (I)       total 2D Cap : 3736734 = (1692128 H, 2044606 V)
[12/01 17:53:56   3689s] [NR-eGR] Layer group 2: route 131952 net(s) in layer range [2, 6]
[12/01 17:53:56   3689s] (I)       
[12/01 17:53:56   3689s] (I)       ============  Phase 1a Route ============
[12/01 17:53:56   3689s] (I)       Started Phase 1a ( Curr Mem: 5006.50 MB )
[12/01 17:53:56   3689s] (I)       Started Pattern routing (16T) ( Curr Mem: 5006.50 MB )
[12/01 17:53:56   3690s] (I)       Finished Pattern routing (16T) ( CPU: 0.98 sec, Real: 0.18 sec, Curr Mem: 5050.50 MB )
[12/01 17:53:56   3690s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 5050.50 MB )
[12/01 17:53:56   3690s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/01 17:53:56   3690s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 5050.50 MB )
[12/01 17:53:56   3690s] (I)       Usage: 1105298 = (494206 H, 611092 V) = (29.21% H, 29.89% V) = (1.937e+06um H, 2.395e+06um V)
[12/01 17:53:56   3690s] (I)       Started Add via demand to 2D ( Curr Mem: 5050.50 MB )
[12/01 17:53:56   3690s] (I)       Finished Add via demand to 2D ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 5050.50 MB )
[12/01 17:53:56   3690s] (I)       Finished Phase 1a ( CPU: 1.06 sec, Real: 0.26 sec, Curr Mem: 5050.50 MB )
[12/01 17:53:56   3690s] (I)       
[12/01 17:53:56   3690s] (I)       ============  Phase 1b Route ============
[12/01 17:53:56   3690s] (I)       Started Phase 1b ( Curr Mem: 5050.50 MB )
[12/01 17:53:56   3690s] (I)       Started Monotonic routing (16T) ( Curr Mem: 5050.50 MB )
[12/01 17:53:56   3691s] (I)       Finished Monotonic routing (16T) ( CPU: 0.20 sec, Real: 0.09 sec, Curr Mem: 5050.50 MB )
[12/01 17:53:56   3691s] (I)       Usage: 1105651 = (494277 H, 611374 V) = (29.21% H, 29.90% V) = (1.938e+06um H, 2.397e+06um V)
[12/01 17:53:56   3691s] (I)       Overflow of layer group 2: 0.07% H + 0.10% V. EstWL: 4.334152e+06um
[12/01 17:53:56   3691s] (I)       Congestion metric : 0.07%H 0.10%V, 0.17%HV
[12/01 17:53:56   3691s] (I)       Congestion threshold : each 60.00, sum 90.00
[12/01 17:53:56   3691s] (I)       Finished Phase 1b ( CPU: 0.21 sec, Real: 0.09 sec, Curr Mem: 5050.50 MB )
[12/01 17:53:56   3691s] (I)       
[12/01 17:53:56   3691s] (I)       ============  Phase 1c Route ============
[12/01 17:53:56   3691s] (I)       Started Phase 1c ( Curr Mem: 5050.50 MB )
[12/01 17:53:56   3691s] (I)       Started Two level routing ( Curr Mem: 5050.50 MB )
[12/01 17:53:56   3691s] (I)       Level2 Grid: 70 x 70
[12/01 17:53:56   3691s] (I)       Started Two Level Routing ( Curr Mem: 5050.50 MB )
[12/01 17:53:56   3691s] (I)       Finished Two Level Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 5050.50 MB )
[12/01 17:53:56   3691s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 5050.50 MB )
[12/01 17:53:56   3691s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5050.50 MB )
[12/01 17:53:56   3691s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5050.50 MB )
[12/01 17:53:56   3691s] (I)       Finished Two level routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 5050.50 MB )
[12/01 17:53:56   3691s] (I)       Usage: 1105651 = (494277 H, 611374 V) = (29.21% H, 29.90% V) = (1.938e+06um H, 2.397e+06um V)
[12/01 17:53:56   3691s] (I)       Finished Phase 1c ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 5050.50 MB )
[12/01 17:53:56   3691s] (I)       
[12/01 17:53:56   3691s] (I)       ============  Phase 1d Route ============
[12/01 17:53:56   3691s] (I)       Started Phase 1d ( Curr Mem: 5050.50 MB )
[12/01 17:53:56   3691s] (I)       Started Detoured routing ( Curr Mem: 5050.50 MB )
[12/01 17:53:56   3691s] (I)       Finished Detoured routing ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 5050.50 MB )
[12/01 17:53:56   3691s] (I)       Usage: 1105745 = (494335 H, 611410 V) = (29.21% H, 29.90% V) = (1.938e+06um H, 2.397e+06um V)
[12/01 17:53:56   3691s] (I)       Finished Phase 1d ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 5050.50 MB )
[12/01 17:53:56   3691s] (I)       
[12/01 17:53:56   3691s] (I)       ============  Phase 1e Route ============
[12/01 17:53:56   3691s] (I)       Started Phase 1e ( Curr Mem: 5050.50 MB )
[12/01 17:53:56   3691s] (I)       Started Route legalization ( Curr Mem: 5050.50 MB )
[12/01 17:53:56   3691s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5050.50 MB )
[12/01 17:53:56   3691s] (I)       Usage: 1105745 = (494335 H, 611410 V) = (29.21% H, 29.90% V) = (1.938e+06um H, 2.397e+06um V)
[12/01 17:53:56   3691s] [NR-eGR] Early Global Route overflow of layer group 2: 0.05% H + 0.08% V. EstWL: 4.334520e+06um
[12/01 17:53:56   3691s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5050.50 MB )
[12/01 17:53:56   3691s] (I)       
[12/01 17:53:56   3691s] (I)       ============  Phase 1l Route ============
[12/01 17:53:56   3691s] (I)       Started Phase 1l ( Curr Mem: 5050.50 MB )
[12/01 17:53:56   3691s] (I)       Started Layer assignment (16T) ( Curr Mem: 5050.50 MB )
[12/01 17:53:56   3691s] (I)       Current Layer assignment (16T) [Initialization] ( CPU: 0.12 sec, Real: 0.12 sec, Curr Mem: 5050.50 MB )
[12/01 17:53:56   3692s] (I)       Finished Layer assignment (16T) ( CPU: 1.17 sec, Real: 0.23 sec, Curr Mem: 5050.50 MB )
[12/01 17:53:56   3692s] (I)       Finished Phase 1l ( CPU: 1.17 sec, Real: 0.23 sec, Curr Mem: 5050.50 MB )
[12/01 17:53:56   3692s] (I)       Finished Net group 2 ( CPU: 2.59 sec, Real: 0.69 sec, Curr Mem: 5050.50 MB )
[12/01 17:53:56   3692s] (I)       Started Clean cong LA ( Curr Mem: 5050.50 MB )
[12/01 17:53:56   3692s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5050.50 MB )
[12/01 17:53:56   3692s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[12/01 17:53:56   3692s] (I)       Layer  2:     790226    394327      2123       19691      832909    ( 2.31%) 
[12/01 17:53:56   3692s] (I)       Layer  3:     848631    339393       380           0      852607    ( 0.00%) 
[12/01 17:53:56   3692s] (I)       Layer  4:     832927    348402       895        9632      842968    ( 1.13%) 
[12/01 17:53:56   3692s] (I)       Layer  5:     839794    266704      1903        9660      842947    ( 1.13%) 
[12/01 17:53:56   3692s] (I)       Layer  6:     425256    133266        89           0      426300    ( 0.00%) 
[12/01 17:53:56   3692s] (I)       Total:       3736834   1482092      5390       38983     3797731    ( 1.02%) 
[12/01 17:53:56   3692s] (I)       
[12/01 17:53:56   3692s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/01 17:53:56   3692s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[12/01 17:53:56   3692s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[12/01 17:53:56   3692s] [NR-eGR]       Layer              (1-2)             (3-4)             (5-6)             (7-7)    OverCon 
[12/01 17:53:56   3692s] [NR-eGR] -------------------------------------------------------------------------------------------------
[12/01 17:53:56   3692s] [NR-eGR]  METAL1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/01 17:53:56   3692s] [NR-eGR]  METAL2  (2)      1803( 1.52%)        40( 0.03%)         0( 0.00%)         0( 0.00%)   ( 1.55%) 
[12/01 17:53:56   3692s] [NR-eGR]  METAL3  (3)       320( 0.26%)         5( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.27%) 
[12/01 17:53:56   3692s] [NR-eGR]  METAL4  (4)       755( 0.63%)        11( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.64%) 
[12/01 17:53:56   3692s] [NR-eGR]  METAL5  (5)       952( 0.79%)       165( 0.14%)        31( 0.03%)         2( 0.00%)   ( 0.95%) 
[12/01 17:53:56   3692s] [NR-eGR]  METAL6  (6)        88( 0.07%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.07%) 
[12/01 17:53:56   3692s] [NR-eGR] -------------------------------------------------------------------------------------------------
[12/01 17:53:56   3692s] [NR-eGR] Total             3918( 0.65%)       221( 0.04%)        31( 0.01%)         2( 0.00%)   ( 0.69%) 
[12/01 17:53:56   3692s] [NR-eGR] 
[12/01 17:53:56   3692s] (I)       Finished Global Routing ( CPU: 2.73 sec, Real: 0.74 sec, Curr Mem: 5050.50 MB )
[12/01 17:53:56   3692s] (I)       Started Export 3D cong map ( Curr Mem: 5050.50 MB )
[12/01 17:53:56   3692s] (I)       total 2D Cap : 3749429 = (1694180 H, 2055249 V)
[12/01 17:53:56   3692s] (I)       Started Export 2D cong map ( Curr Mem: 5050.50 MB )
[12/01 17:53:56   3692s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.29% H + 0.10% V
[12/01 17:53:56   3692s] [NR-eGR] Overflow after Early Global Route 0.39% H + 0.11% V
[12/01 17:53:56   3692s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5050.50 MB )
[12/01 17:53:56   3692s] (I)       Finished Export 3D cong map ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 5050.50 MB )
[12/01 17:53:56   3692s] Early Global Route congestion estimation runtime: 1.24 seconds, mem = 5050.5M
[12/01 17:53:56   3692s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:3.237, REAL:1.243, MEM:5050.5M
[12/01 17:53:56   3692s] OPERPROF: Starting HotSpotCal at level 1, MEM:5050.5M
[12/01 17:53:56   3692s] [hotspot] +------------+---------------+---------------+
[12/01 17:53:56   3692s] [hotspot] |            |   max hotspot | total hotspot |
[12/01 17:53:56   3692s] [hotspot] +------------+---------------+---------------+
[12/01 17:53:56   3692s] [hotspot] | normalized |          0.26 |          0.26 |
[12/01 17:53:56   3692s] [hotspot] +------------+---------------+---------------+
[12/01 17:53:56   3692s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.26, normalized total congestion hotspot area = 0.26 (area is in unit of 4 std-cell row bins)
[12/01 17:53:56   3692s] [hotspot] max/total 0.26/0.26, big hotspot (>10) total 0.00
[12/01 17:53:56   3692s] [hotspot] top 1 congestion hotspot bounding boxes and scores of normalized hotspot
[12/01 17:53:56   3692s] [hotspot] +-----+-------------------------------------+---------------+
[12/01 17:53:56   3692s] [hotspot] | top |            hotspot bbox             | hotspot score |
[12/01 17:53:56   3692s] [hotspot] +-----+-------------------------------------+---------------+
[12/01 17:53:56   3692s] [hotspot] |  1  |   659.12   282.80   721.84   345.52 |        0.26   |
[12/01 17:53:56   3692s] [hotspot] +-----+-------------------------------------+---------------+
[12/01 17:53:56   3692s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.029, REAL:0.020, MEM:5050.5M
[12/01 17:53:56   3692s] Skipped repairing congestion.
[12/01 17:53:56   3692s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:5050.5M
[12/01 17:53:56   3692s] Starting Early Global Route wiring: mem = 5050.5M
[12/01 17:53:56   3692s] (I)       ============= Track Assignment ============
[12/01 17:53:56   3692s] (I)       Started Extract Global 3D Wires ( Curr Mem: 5050.50 MB )
[12/01 17:53:56   3692s] (I)       Finished Extract Global 3D Wires ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 5050.50 MB )
[12/01 17:53:56   3692s] (I)       Started Track Assignment (16T) ( Curr Mem: 5050.50 MB )
[12/01 17:53:56   3692s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[12/01 17:53:56   3692s] (I)       Current Track Assignment (16T) [Initialization] ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 5050.50 MB )
[12/01 17:53:56   3692s] (I)       Run Multi-thread track assignment
[12/01 17:53:57   3694s] (I)       Finished Track Assignment (16T) ( CPU: 1.76 sec, Real: 0.16 sec, Curr Mem: 5050.50 MB )
[12/01 17:53:57   3694s] (I)       Started Export ( Curr Mem: 5050.50 MB )
[12/01 17:53:57   3694s] [NR-eGR] Started Export DB wires ( Curr Mem: 5050.50 MB )
[12/01 17:53:57   3694s] [NR-eGR] Started Export all nets (16T) ( Curr Mem: 5050.50 MB )
[12/01 17:53:57   3694s] [NR-eGR] Finished Export all nets (16T) ( CPU: 0.60 sec, Real: 0.09 sec, Curr Mem: 5050.50 MB )
[12/01 17:53:57   3694s] [NR-eGR] Started Set wire vias (16T) ( Curr Mem: 5050.50 MB )
[12/01 17:53:57   3695s] [NR-eGR] Finished Set wire vias (16T) ( CPU: 0.18 sec, Real: 0.02 sec, Curr Mem: 5050.50 MB )
[12/01 17:53:57   3695s] [NR-eGR] Finished Export DB wires ( CPU: 0.81 sec, Real: 0.13 sec, Curr Mem: 5050.50 MB )
[12/01 17:53:57   3695s] [NR-eGR] --------------------------------------------------------------------------
[12/01 17:53:57   3695s] [NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 365906
[12/01 17:53:57   3695s] [NR-eGR] METAL2  (2V) length: 8.165390e+05um, number of vias: 438094
[12/01 17:53:57   3695s] [NR-eGR] METAL3  (3H) length: 1.089828e+06um, number of vias: 107551
[12/01 17:53:57   3695s] [NR-eGR] METAL4  (4V) length: 1.249513e+06um, number of vias: 43924
[12/01 17:53:57   3695s] [NR-eGR] METAL5  (5H) length: 9.194948e+05um, number of vias: 13576
[12/01 17:53:57   3695s] [NR-eGR] METAL6  (6V) length: 5.249834e+05um, number of vias: 0
[12/01 17:53:57   3695s] [NR-eGR] Total length: 4.600358e+06um, number of vias: 969051
[12/01 17:53:57   3695s] [NR-eGR] --------------------------------------------------------------------------
[12/01 17:53:57   3695s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[12/01 17:53:57   3695s] [NR-eGR] --------------------------------------------------------------------------
[12/01 17:53:57   3695s] (I)       Started Update net boxes ( Curr Mem: 5050.50 MB )
[12/01 17:53:57   3695s] (I)       Finished Update net boxes ( CPU: 0.26 sec, Real: 0.04 sec, Curr Mem: 5050.50 MB )
[12/01 17:53:57   3695s] (I)       Started Update timing ( Curr Mem: 5050.50 MB )
[12/01 17:53:57   3695s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5050.50 MB )
[12/01 17:53:57   3695s] (I)       Finished Export ( CPU: 1.15 sec, Real: 0.25 sec, Curr Mem: 5050.50 MB )
[12/01 17:53:57   3695s] (I)       Started Postprocess design ( Curr Mem: 5050.50 MB )
[12/01 17:53:57   3695s] (I)       Finished Postprocess design ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4927.50 MB )
[12/01 17:53:57   3695s] Early Global Route wiring runtime: 0.58 seconds, mem = 4927.5M
[12/01 17:53:57   3695s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:3.086, REAL:0.578, MEM:4927.5M
[12/01 17:53:57   3695s] Tdgp not successfully inited but do clear! skip clearing
[12/01 17:53:57   3695s] End of congRepair (cpu=0:00:06.4, real=0:00:02.0)
[12/01 17:53:57   3695s] *** IncrReplace #3 [finish] : cpu/real = 0:00:06.4/0:00:01.9 (3.4), totSession cpu/real = 1:01:35.4/1:29:26.6 (0.7), mem = 4927.5M
[12/01 17:53:57   3695s] 
[12/01 17:53:57   3695s] =============================================================================================
[12/01 17:53:57   3695s]  Step TAT Report for IncrReplace #3                                             20.15-s105_1
[12/01 17:53:57   3695s] =============================================================================================
[12/01 17:53:57   3695s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/01 17:53:57   3695s] ---------------------------------------------------------------------------------------------
[12/01 17:53:57   3695s] [ MISC                   ]          0:00:01.9  ( 100.0 % )     0:00:01.9 /  0:00:06.4    3.4
[12/01 17:53:57   3695s] ---------------------------------------------------------------------------------------------
[12/01 17:53:57   3695s]  IncrReplace #3 TOTAL               0:00:01.9  ( 100.0 % )     0:00:01.9 /  0:00:06.4    3.4
[12/01 17:53:57   3695s] ---------------------------------------------------------------------------------------------
[12/01 17:53:57   3695s] 
[12/01 17:53:57   3695s]     Congestion Repair done. (took cpu=0:00:06.4 real=0:00:01.9)
[12/01 17:53:57   3695s]   CCOpt: Starting congestion repair using flow wrapper done.
[12/01 17:53:57   3695s] OPERPROF: Starting DPlace-Init at level 1, MEM:4927.5M
[12/01 17:53:57   3695s] z: 2, totalTracks: 1
[12/01 17:53:57   3695s] z: 4, totalTracks: 1
[12/01 17:53:57   3695s] z: 6, totalTracks: 1
[12/01 17:53:57   3695s] #spOpts: N=180 hrOri=1 hrSnap=1 
[12/01 17:53:57   3695s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4927.5M
[12/01 17:53:57   3695s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:4927.5M
[12/01 17:53:57   3695s] Core basic site is core7T
[12/01 17:53:57   3695s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:4927.5M
[12/01 17:53:57   3695s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.183, REAL:0.015, MEM:5183.5M
[12/01 17:53:57   3695s] Fast DP-INIT is on for default
[12/01 17:53:57   3695s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/01 17:53:57   3695s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.221, REAL:0.039, MEM:5183.5M
[12/01 17:53:57   3695s] OPERPROF:     Starting CMU at level 3, MEM:5183.5M
[12/01 17:53:57   3695s] OPERPROF:     Finished CMU at level 3, CPU:0.012, REAL:0.009, MEM:5183.5M
[12/01 17:53:57   3695s] 
[12/01 17:53:57   3695s] Bad Lib Cell Checking (CMU) is done! (0)
[12/01 17:53:57   3695s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.260, REAL:0.075, MEM:5183.5M
[12/01 17:53:57   3695s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:5183.5M
[12/01 17:53:57   3695s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.000, MEM:5183.5M
[12/01 17:53:57   3695s] [CPU] DPlace-Init (cpu=0:00:00.4, real=0:00:00.0, mem=5183.5MB).
[12/01 17:53:57   3695s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.359, REAL:0.174, MEM:5183.5M
[12/01 17:53:57   3695s]   Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:08.4 real=0:00:03.1)
[12/01 17:53:57   3695s]   Leaving CCOpt scope - extractRC...
[12/01 17:53:57   3695s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[12/01 17:53:57   3695s] Extraction called for design 'MAU' of instances=131227 and nets=133897 using extraction engine 'preRoute' .
[12/01 17:53:57   3695s] PreRoute RC Extraction called for design MAU.
[12/01 17:53:57   3695s] RC Extraction called in multi-corner(2) mode.
[12/01 17:53:57   3695s] RCMode: PreRoute
[12/01 17:53:57   3695s]       RC Corner Indexes            0       1   
[12/01 17:53:57   3695s] Capacitance Scaling Factor   : 1.00000 1.00000 
[12/01 17:53:57   3695s] Resistance Scaling Factor    : 1.00000 1.00000 
[12/01 17:53:57   3695s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[12/01 17:53:57   3695s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[12/01 17:53:57   3695s] Shrink Factor                : 1.00000
[12/01 17:53:57   3695s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/01 17:53:57   3695s] Using capacitance table file ...
[12/01 17:53:57   3695s] 
[12/01 17:53:57   3695s] Trim Metal Layers:
[12/01 17:53:57   3695s] LayerId::1 widthSet size::4
[12/01 17:53:57   3695s] LayerId::2 widthSet size::4
[12/01 17:53:57   3695s] LayerId::3 widthSet size::4
[12/01 17:53:57   3695s] LayerId::4 widthSet size::4
[12/01 17:53:57   3695s] LayerId::5 widthSet size::4
[12/01 17:53:57   3695s] LayerId::6 widthSet size::3
[12/01 17:53:57   3695s] Updating RC grid for preRoute extraction ...
[12/01 17:53:57   3695s] eee: pegSigSF::1.070000
[12/01 17:53:57   3695s] Initializing multi-corner capacitance tables ... 
[12/01 17:53:57   3695s] Initializing multi-corner resistance tables ...
[12/01 17:53:57   3696s] eee: l::1 avDens::0.136985 usedTrk::11746.480055 availTrk::85750.000000 sigTrk::11746.480055
[12/01 17:53:57   3696s] eee: l::2 avDens::0.243501 usedTrk::20863.188864 availTrk::85680.000000 sigTrk::20863.188864
[12/01 17:53:57   3696s] eee: l::3 avDens::0.324844 usedTrk::27832.637187 availTrk::85680.000000 sigTrk::27832.637187
[12/01 17:53:57   3696s] eee: l::4 avDens::0.379479 usedTrk::32194.974531 availTrk::84840.000000 sigTrk::32194.974531
[12/01 17:53:57   3696s] eee: l::5 avDens::0.285331 usedTrk::23608.281291 availTrk::82740.000000 sigTrk::23608.281291
[12/01 17:53:57   3696s] eee: l::6 avDens::0.360306 usedTrk::13392.565564 availTrk::37170.000000 sigTrk::13392.565564
[12/01 17:53:57   3696s] {RT wc 0 6 6 {5 0} 1}
[12/01 17:53:57   3696s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.446935 ; uaWl: 0.993545 ; uaWlH: 0.580410 ; aWlH: 0.006405 ; Pmax: 0.917600 ; wcR: 0.555600 ; newSi: 0.078600 ; pMod: 78 ; 
[12/01 17:53:58   3696s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:01.0  MEM: 4927.500M)
[12/01 17:53:58   3696s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[12/01 17:53:58   3696s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.8 real=0:00:00.8)
[12/01 17:53:58   3696s]   Not writing Steiner routes to the DB after clustering cong repair call.
[12/01 17:53:58   3696s]   Clock tree timing engine global stage delay update for wc:setup.late...
[12/01 17:53:58   3696s] End AAE Lib Interpolated Model. (MEM=4927.5 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/01 17:53:58   3696s]   Clock tree timing engine global stage delay update for wc:setup.late done. (took cpu=0:00:00.1 real=0:00:00.0)
[12/01 17:53:58   3696s]   Clock DAG stats after clustering cong repair call:
[12/01 17:53:58   3696s]     cell counts      : b=0, i=140, icg=0, nicg=0, l=0, total=140
[12/01 17:53:58   3696s]     misc counts      : r=1, pp=0
[12/01 17:53:58   3696s]     cell areas       : b=0.000um^2, i=6563.648um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6563.648um^2
[12/01 17:53:58   3696s]     cell capacitance : b=0.000pF, i=5.208pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=5.208pF
[12/01 17:53:58   3696s]     sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[12/01 17:53:58   3696s]     wire capacitance : top=0.000pF, trunk=1.570pF, leaf=4.897pF, total=6.467pF
[12/01 17:53:58   3696s]     wire lengths     : top=0.000um, trunk=11050.902um, leaf=33098.005um, total=44148.907um
[12/01 17:53:58   3696s]     hp wire lengths  : top=0.000um, trunk=10172.400um, leaf=17436.440um, total=27608.840um
[12/01 17:53:58   3696s]   Clock DAG net violations after clustering cong repair call: none
[12/01 17:53:58   3696s]   Clock DAG primary half-corner transition distribution after clustering cong repair call:
[12/01 17:53:58   3696s]     Trunk : target=0.126ns count=61 avg=0.094ns sd=0.018ns min=0.034ns max=0.121ns {11 <= 0.076ns, 27 <= 0.101ns, 13 <= 0.113ns, 9 <= 0.120ns, 1 <= 0.126ns}
[12/01 17:53:58   3696s]     Leaf  : target=0.126ns count=80 avg=0.109ns sd=0.009ns min=0.045ns max=0.120ns {1 <= 0.076ns, 5 <= 0.101ns, 49 <= 0.113ns, 24 <= 0.120ns, 1 <= 0.126ns}
[12/01 17:53:58   3696s]   Clock DAG library cell distribution after clustering cong repair call {count}:
[12/01 17:53:58   3696s]      Invs: INVX32: 131 INVX16: 9 
[12/01 17:53:58   3696s]   Primary reporting skew groups after clustering cong repair call:
[12/01 17:53:58   3696s]     skew_group clk/constraint: insertion delay [min=0.452, max=0.561, avg=0.514, sd=0.030], skew [0.108 vs 0.107*], 99.7% {0.454, 0.561} (wid=0.073 ws=0.040) (gid=0.497 gs=0.080)
[12/01 17:53:58   3696s]         min path sink: B2/ram_reg[69]/CLK
[12/01 17:53:58   3696s]         max path sink: B2/ram_reg[159]/CLK
[12/01 17:53:58   3696s]   Skew group summary after clustering cong repair call:
[12/01 17:53:58   3696s]     skew_group clk/constraint: insertion delay [min=0.452, max=0.561, avg=0.514, sd=0.030], skew [0.108 vs 0.107*], 99.7% {0.454, 0.561} (wid=0.073 ws=0.040) (gid=0.497 gs=0.080)
[12/01 17:53:58   3696s]   CongRepair After Initial Clustering done. (took cpu=0:00:09.3 real=0:00:03.9)
[12/01 17:53:58   3696s]   Stage::Clustering done. (took cpu=0:00:23.1 real=0:00:08.0)
[12/01 17:53:58   3696s]   Stage::DRV Fixing...
[12/01 17:53:58   3696s]   Fixing clock tree slew time and max cap violations...
[12/01 17:53:58   3696s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[12/01 17:53:58   3696s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[12/01 17:53:58   3696s]       cell counts      : b=0, i=140, icg=0, nicg=0, l=0, total=140
[12/01 17:53:58   3696s]       misc counts      : r=1, pp=0
[12/01 17:53:58   3696s]       cell areas       : b=0.000um^2, i=6563.648um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6563.648um^2
[12/01 17:53:58   3696s]       cell capacitance : b=0.000pF, i=5.208pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=5.208pF
[12/01 17:53:58   3696s]       sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[12/01 17:53:58   3696s]       wire capacitance : top=0.000pF, trunk=1.570pF, leaf=4.897pF, total=6.467pF
[12/01 17:53:58   3696s]       wire lengths     : top=0.000um, trunk=11050.902um, leaf=33098.005um, total=44148.907um
[12/01 17:53:58   3696s]       hp wire lengths  : top=0.000um, trunk=10172.400um, leaf=17436.440um, total=27608.840um
[12/01 17:53:58   3696s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
[12/01 17:53:58   3696s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
[12/01 17:53:58   3696s]       Trunk : target=0.126ns count=61 avg=0.094ns sd=0.018ns min=0.034ns max=0.121ns {11 <= 0.076ns, 27 <= 0.101ns, 13 <= 0.113ns, 9 <= 0.120ns, 1 <= 0.126ns}
[12/01 17:53:58   3696s]       Leaf  : target=0.126ns count=80 avg=0.109ns sd=0.009ns min=0.045ns max=0.120ns {1 <= 0.076ns, 5 <= 0.101ns, 49 <= 0.113ns, 24 <= 0.120ns, 1 <= 0.126ns}
[12/01 17:53:58   3696s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
[12/01 17:53:58   3696s]        Invs: INVX32: 131 INVX16: 9 
[12/01 17:53:58   3696s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
[12/01 17:53:58   3696s]       skew_group clk/constraint: insertion delay [min=0.452, max=0.561], skew [0.108 vs 0.107*]
[12/01 17:53:58   3696s]           min path sink: B2/ram_reg[69]/CLK
[12/01 17:53:58   3696s]           max path sink: B2/ram_reg[159]/CLK
[12/01 17:53:58   3696s]     Skew group summary after 'Fixing clock tree slew time and max cap violations':
[12/01 17:53:58   3696s]       skew_group clk/constraint: insertion delay [min=0.452, max=0.561], skew [0.108 vs 0.107*]
[12/01 17:53:58   3696s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/01 17:53:58   3696s]   Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/01 17:53:58   3696s]   Fixing clock tree slew time and max cap violations - detailed pass...
[12/01 17:53:58   3696s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[12/01 17:53:58   3696s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[12/01 17:53:58   3696s]       cell counts      : b=0, i=140, icg=0, nicg=0, l=0, total=140
[12/01 17:53:58   3696s]       misc counts      : r=1, pp=0
[12/01 17:53:58   3696s]       cell areas       : b=0.000um^2, i=6563.648um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6563.648um^2
[12/01 17:53:58   3696s]       cell capacitance : b=0.000pF, i=5.208pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=5.208pF
[12/01 17:53:58   3696s]       sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[12/01 17:53:58   3696s]       wire capacitance : top=0.000pF, trunk=1.570pF, leaf=4.897pF, total=6.467pF
[12/01 17:53:58   3696s]       wire lengths     : top=0.000um, trunk=11050.902um, leaf=33098.005um, total=44148.907um
[12/01 17:53:58   3696s]       hp wire lengths  : top=0.000um, trunk=10172.400um, leaf=17436.440um, total=27608.840um
[12/01 17:53:58   3696s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
[12/01 17:53:58   3696s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
[12/01 17:53:58   3696s]       Trunk : target=0.126ns count=61 avg=0.094ns sd=0.018ns min=0.034ns max=0.121ns {11 <= 0.076ns, 27 <= 0.101ns, 13 <= 0.113ns, 9 <= 0.120ns, 1 <= 0.126ns}
[12/01 17:53:58   3696s]       Leaf  : target=0.126ns count=80 avg=0.109ns sd=0.009ns min=0.045ns max=0.120ns {1 <= 0.076ns, 5 <= 0.101ns, 49 <= 0.113ns, 24 <= 0.120ns, 1 <= 0.126ns}
[12/01 17:53:58   3696s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
[12/01 17:53:58   3696s]        Invs: INVX32: 131 INVX16: 9 
[12/01 17:53:58   3696s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
[12/01 17:53:58   3696s]       skew_group clk/constraint: insertion delay [min=0.452, max=0.561, avg=0.514, sd=0.030], skew [0.108 vs 0.107*], 99.7% {0.454, 0.561} (wid=0.073 ws=0.040) (gid=0.497 gs=0.080)
[12/01 17:53:58   3696s]           min path sink: B2/ram_reg[69]/CLK
[12/01 17:53:58   3696s]           max path sink: B2/ram_reg[159]/CLK
[12/01 17:53:58   3696s]     Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
[12/01 17:53:58   3696s]       skew_group clk/constraint: insertion delay [min=0.452, max=0.561, avg=0.514, sd=0.030], skew [0.108 vs 0.107*], 99.7% {0.454, 0.561} (wid=0.073 ws=0.040) (gid=0.497 gs=0.080)
[12/01 17:53:58   3696s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/01 17:53:58   3696s]   Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/01 17:53:58   3696s]   Stage::DRV Fixing done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/01 17:53:58   3696s]   Stage::Insertion Delay Reduction...
[12/01 17:53:58   3696s]   Removing unnecessary root buffering...
[12/01 17:53:58   3696s]     Clock DAG stats after 'Removing unnecessary root buffering':
[12/01 17:53:58   3696s]       cell counts      : b=0, i=140, icg=0, nicg=0, l=0, total=140
[12/01 17:53:58   3696s]       misc counts      : r=1, pp=0
[12/01 17:53:58   3696s]       cell areas       : b=0.000um^2, i=6563.648um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6563.648um^2
[12/01 17:53:58   3696s]       cell capacitance : b=0.000pF, i=5.208pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=5.208pF
[12/01 17:53:58   3696s]       sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[12/01 17:53:58   3696s]       wire capacitance : top=0.000pF, trunk=1.570pF, leaf=4.897pF, total=6.467pF
[12/01 17:53:58   3696s]       wire lengths     : top=0.000um, trunk=11050.902um, leaf=33098.005um, total=44148.907um
[12/01 17:53:58   3696s]       hp wire lengths  : top=0.000um, trunk=10172.400um, leaf=17436.440um, total=27608.840um
[12/01 17:53:58   3696s]     Clock DAG net violations after 'Removing unnecessary root buffering': none
[12/01 17:53:58   3696s]     Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
[12/01 17:53:58   3696s]       Trunk : target=0.126ns count=61 avg=0.094ns sd=0.018ns min=0.034ns max=0.121ns {11 <= 0.076ns, 27 <= 0.101ns, 13 <= 0.113ns, 9 <= 0.120ns, 1 <= 0.126ns}
[12/01 17:53:58   3696s]       Leaf  : target=0.126ns count=80 avg=0.109ns sd=0.009ns min=0.045ns max=0.120ns {1 <= 0.076ns, 5 <= 0.101ns, 49 <= 0.113ns, 24 <= 0.120ns, 1 <= 0.126ns}
[12/01 17:53:58   3696s]     Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
[12/01 17:53:58   3696s]        Invs: INVX32: 131 INVX16: 9 
[12/01 17:53:58   3696s]     Primary reporting skew groups after 'Removing unnecessary root buffering':
[12/01 17:53:58   3696s]       skew_group clk/constraint: insertion delay [min=0.452, max=0.561], skew [0.108 vs 0.107*]
[12/01 17:53:58   3696s]           min path sink: B2/ram_reg[69]/CLK
[12/01 17:53:58   3696s]           max path sink: B2/ram_reg[159]/CLK
[12/01 17:53:58   3696s]     Skew group summary after 'Removing unnecessary root buffering':
[12/01 17:53:58   3696s]       skew_group clk/constraint: insertion delay [min=0.452, max=0.561], skew [0.108 vs 0.107*]
[12/01 17:53:58   3696s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/01 17:53:58   3696s]   Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/01 17:53:58   3696s]   Removing unconstrained drivers...
[12/01 17:53:58   3696s]     Clock DAG stats after 'Removing unconstrained drivers':
[12/01 17:53:58   3696s]       cell counts      : b=0, i=140, icg=0, nicg=0, l=0, total=140
[12/01 17:53:58   3696s]       misc counts      : r=1, pp=0
[12/01 17:53:58   3696s]       cell areas       : b=0.000um^2, i=6563.648um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6563.648um^2
[12/01 17:53:58   3696s]       cell capacitance : b=0.000pF, i=5.208pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=5.208pF
[12/01 17:53:58   3696s]       sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[12/01 17:53:58   3696s]       wire capacitance : top=0.000pF, trunk=1.570pF, leaf=4.897pF, total=6.467pF
[12/01 17:53:58   3696s]       wire lengths     : top=0.000um, trunk=11050.902um, leaf=33098.005um, total=44148.907um
[12/01 17:53:58   3696s]       hp wire lengths  : top=0.000um, trunk=10172.400um, leaf=17436.440um, total=27608.840um
[12/01 17:53:58   3696s]     Clock DAG net violations after 'Removing unconstrained drivers': none
[12/01 17:53:58   3696s]     Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
[12/01 17:53:58   3696s]       Trunk : target=0.126ns count=61 avg=0.094ns sd=0.018ns min=0.034ns max=0.121ns {11 <= 0.076ns, 27 <= 0.101ns, 13 <= 0.113ns, 9 <= 0.120ns, 1 <= 0.126ns}
[12/01 17:53:58   3696s]       Leaf  : target=0.126ns count=80 avg=0.109ns sd=0.009ns min=0.045ns max=0.120ns {1 <= 0.076ns, 5 <= 0.101ns, 49 <= 0.113ns, 24 <= 0.120ns, 1 <= 0.126ns}
[12/01 17:53:58   3696s]     Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
[12/01 17:53:58   3696s]        Invs: INVX32: 131 INVX16: 9 
[12/01 17:53:58   3696s]     Primary reporting skew groups after 'Removing unconstrained drivers':
[12/01 17:53:58   3696s]       skew_group clk/constraint: insertion delay [min=0.452, max=0.561], skew [0.108 vs 0.107*]
[12/01 17:53:58   3696s]           min path sink: B2/ram_reg[69]/CLK
[12/01 17:53:58   3696s]           max path sink: B2/ram_reg[159]/CLK
[12/01 17:53:58   3696s]     Skew group summary after 'Removing unconstrained drivers':
[12/01 17:53:58   3696s]       skew_group clk/constraint: insertion delay [min=0.452, max=0.561], skew [0.108 vs 0.107*]
[12/01 17:53:58   3696s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/01 17:53:58   3696s]   Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/01 17:53:58   3696s]   Reducing insertion delay 1...
[12/01 17:53:58   3696s]     Accumulated time to calculate placeable region: 0.00086
[12/01 17:53:58   3696s]     Accumulated time to calculate placeable region: 0.00086
[12/01 17:53:58   3696s]     Accumulated time to calculate placeable region: 0.00086
[12/01 17:53:58   3696s]     Clock DAG stats after 'Reducing insertion delay 1':
[12/01 17:53:58   3696s]       cell counts      : b=0, i=140, icg=0, nicg=0, l=0, total=140
[12/01 17:53:58   3696s]       misc counts      : r=1, pp=0
[12/01 17:53:58   3696s]       cell areas       : b=0.000um^2, i=6563.648um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6563.648um^2
[12/01 17:53:58   3696s]       cell capacitance : b=0.000pF, i=5.208pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=5.208pF
[12/01 17:53:58   3696s]       sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[12/01 17:53:58   3696s]       wire capacitance : top=0.000pF, trunk=1.570pF, leaf=4.897pF, total=6.467pF
[12/01 17:53:58   3696s]       wire lengths     : top=0.000um, trunk=11050.902um, leaf=33098.005um, total=44148.907um
[12/01 17:53:58   3696s]       hp wire lengths  : top=0.000um, trunk=10172.400um, leaf=17436.440um, total=27608.840um
[12/01 17:53:58   3696s]     Clock DAG net violations after 'Reducing insertion delay 1': none
[12/01 17:53:58   3696s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
[12/01 17:53:58   3696s]       Trunk : target=0.126ns count=61 avg=0.094ns sd=0.018ns min=0.034ns max=0.121ns {11 <= 0.076ns, 27 <= 0.101ns, 13 <= 0.113ns, 9 <= 0.120ns, 1 <= 0.126ns}
[12/01 17:53:58   3696s]       Leaf  : target=0.126ns count=80 avg=0.109ns sd=0.009ns min=0.045ns max=0.120ns {1 <= 0.076ns, 5 <= 0.101ns, 49 <= 0.113ns, 24 <= 0.120ns, 1 <= 0.126ns}
[12/01 17:53:58   3696s]     Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
[12/01 17:53:58   3696s]        Invs: INVX32: 131 INVX16: 9 
[12/01 17:53:58   3696s]     Primary reporting skew groups after 'Reducing insertion delay 1':
[12/01 17:53:58   3696s]       skew_group clk/constraint: insertion delay [min=0.452, max=0.561], skew [0.108 vs 0.107*]
[12/01 17:53:58   3696s]           min path sink: B2/ram_reg[69]/CLK
[12/01 17:53:58   3696s]           max path sink: B2/ram_reg[159]/CLK
[12/01 17:53:58   3696s]     Skew group summary after 'Reducing insertion delay 1':
[12/01 17:53:58   3696s]       skew_group clk/constraint: insertion delay [min=0.452, max=0.561], skew [0.108 vs 0.107*]
[12/01 17:53:58   3696s]     Legalizer API calls during this step: 10 succeeded with high effort: 10 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/01 17:53:58   3696s]   Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/01 17:53:58   3696s]   Removing longest path buffering...
[12/01 17:53:58   3697s]     Clock DAG stats after 'Removing longest path buffering':
[12/01 17:53:58   3697s]       cell counts      : b=0, i=140, icg=0, nicg=0, l=0, total=140
[12/01 17:53:58   3697s]       misc counts      : r=1, pp=0
[12/01 17:53:58   3697s]       cell areas       : b=0.000um^2, i=6563.648um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6563.648um^2
[12/01 17:53:58   3697s]       cell capacitance : b=0.000pF, i=5.208pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=5.208pF
[12/01 17:53:58   3697s]       sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[12/01 17:53:58   3697s]       wire capacitance : top=0.000pF, trunk=1.570pF, leaf=4.897pF, total=6.467pF
[12/01 17:53:58   3697s]       wire lengths     : top=0.000um, trunk=11050.902um, leaf=33098.005um, total=44148.907um
[12/01 17:53:58   3697s]       hp wire lengths  : top=0.000um, trunk=10172.400um, leaf=17436.440um, total=27608.840um
[12/01 17:53:58   3697s]     Clock DAG net violations after 'Removing longest path buffering': none
[12/01 17:53:58   3697s]     Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
[12/01 17:53:58   3697s]       Trunk : target=0.126ns count=61 avg=0.094ns sd=0.018ns min=0.034ns max=0.121ns {11 <= 0.076ns, 27 <= 0.101ns, 13 <= 0.113ns, 9 <= 0.120ns, 1 <= 0.126ns}
[12/01 17:53:58   3697s]       Leaf  : target=0.126ns count=80 avg=0.109ns sd=0.009ns min=0.045ns max=0.120ns {1 <= 0.076ns, 5 <= 0.101ns, 49 <= 0.113ns, 24 <= 0.120ns, 1 <= 0.126ns}
[12/01 17:53:58   3697s]     Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
[12/01 17:53:58   3697s]        Invs: INVX32: 131 INVX16: 9 
[12/01 17:53:59   3697s]     Primary reporting skew groups after 'Removing longest path buffering':
[12/01 17:53:59   3697s]       skew_group clk/constraint: insertion delay [min=0.452, max=0.561], skew [0.108 vs 0.107*]
[12/01 17:53:59   3697s]           min path sink: B2/ram_reg[69]/CLK
[12/01 17:53:59   3697s]           max path sink: B2/ram_reg[159]/CLK
[12/01 17:53:59   3697s]     Skew group summary after 'Removing longest path buffering':
[12/01 17:53:59   3697s]       skew_group clk/constraint: insertion delay [min=0.452, max=0.561], skew [0.108 vs 0.107*]
[12/01 17:53:59   3697s]     Legalizer API calls during this step: 155 succeeded with high effort: 155 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/01 17:53:59   3697s]   Removing longest path buffering done. (took cpu=0:00:00.4 real=0:00:00.4)
[12/01 17:53:59   3697s]   Reducing insertion delay 2...
[12/01 17:53:59   3697s]     Path optimization required 1207 stage delay updates 
[12/01 17:53:59   3697s]     Clock DAG stats after 'Reducing insertion delay 2':
[12/01 17:53:59   3697s]       cell counts      : b=0, i=140, icg=0, nicg=0, l=0, total=140
[12/01 17:53:59   3697s]       misc counts      : r=1, pp=0
[12/01 17:53:59   3697s]       cell areas       : b=0.000um^2, i=6585.600um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6585.600um^2
[12/01 17:53:59   3697s]       cell capacitance : b=0.000pF, i=5.227pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=5.227pF
[12/01 17:53:59   3697s]       sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[12/01 17:53:59   3697s]       wire capacitance : top=0.000pF, trunk=1.525pF, leaf=4.906pF, total=6.432pF
[12/01 17:53:59   3697s]       wire lengths     : top=0.000um, trunk=10732.305um, leaf=33172.755um, total=43905.059um
[12/01 17:53:59   3697s]       hp wire lengths  : top=0.000um, trunk=9954.560um, leaf=17481.520um, total=27436.080um
[12/01 17:53:59   3697s]     Clock DAG net violations after 'Reducing insertion delay 2': none
[12/01 17:53:59   3697s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
[12/01 17:53:59   3697s]       Trunk : target=0.126ns count=61 avg=0.093ns sd=0.018ns min=0.031ns max=0.121ns {11 <= 0.076ns, 28 <= 0.101ns, 14 <= 0.113ns, 7 <= 0.120ns, 1 <= 0.126ns}
[12/01 17:53:59   3697s]       Leaf  : target=0.126ns count=80 avg=0.109ns sd=0.009ns min=0.045ns max=0.122ns {1 <= 0.076ns, 5 <= 0.101ns, 50 <= 0.113ns, 22 <= 0.120ns, 2 <= 0.126ns}
[12/01 17:53:59   3697s]     Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
[12/01 17:53:59   3697s]        Invs: INVX32: 132 INVX16: 8 
[12/01 17:53:59   3698s]     Primary reporting skew groups after 'Reducing insertion delay 2':
[12/01 17:53:59   3698s]       skew_group clk/constraint: insertion delay [min=0.450, max=0.550, avg=0.509, sd=0.028], skew [0.100 vs 0.107], 100% {0.450, 0.550} (wid=0.073 ws=0.041) (gid=0.486 gs=0.071)
[12/01 17:53:59   3698s]           min path sink: B2/ram_reg[69]/CLK
[12/01 17:53:59   3698s]           max path sink: B1/ram_reg[509]/CLK
[12/01 17:53:59   3698s]     Skew group summary after 'Reducing insertion delay 2':
[12/01 17:53:59   3698s]       skew_group clk/constraint: insertion delay [min=0.450, max=0.550, avg=0.509, sd=0.028], skew [0.100 vs 0.107], 100% {0.450, 0.550} (wid=0.073 ws=0.041) (gid=0.486 gs=0.071)
[12/01 17:53:59   3698s]     Legalizer API calls during this step: 517 succeeded with high effort: 517 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/01 17:53:59   3698s]   Reducing insertion delay 2 done. (took cpu=0:00:00.7 real=0:00:00.7)
[12/01 17:53:59   3698s]   Stage::Insertion Delay Reduction done. (took cpu=0:00:01.2 real=0:00:01.2)
[12/01 17:53:59   3698s]   CCOpt::Phase::Construction done. (took cpu=0:00:24.3 real=0:00:09.3)
[12/01 17:53:59   3698s]   CCOpt::Phase::Implementation...
[12/01 17:53:59   3698s]   Stage::Reducing Power...
[12/01 17:53:59   3698s]   Improving clock tree routing...
[12/01 17:53:59   3698s]     Iteration 1...
[12/01 17:53:59   3698s]     Iteration 1 done.
[12/01 17:53:59   3698s]     Clock DAG stats after 'Improving clock tree routing':
[12/01 17:53:59   3698s]       cell counts      : b=0, i=140, icg=0, nicg=0, l=0, total=140
[12/01 17:53:59   3698s]       misc counts      : r=1, pp=0
[12/01 17:53:59   3698s]       cell areas       : b=0.000um^2, i=6585.600um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6585.600um^2
[12/01 17:53:59   3698s]       cell capacitance : b=0.000pF, i=5.227pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=5.227pF
[12/01 17:53:59   3698s]       sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[12/01 17:53:59   3698s]       wire capacitance : top=0.000pF, trunk=1.512pF, leaf=4.906pF, total=6.418pF
[12/01 17:53:59   3698s]       wire lengths     : top=0.000um, trunk=10634.747um, leaf=33172.755um, total=43807.502um
[12/01 17:53:59   3698s]       hp wire lengths  : top=0.000um, trunk=9881.200um, leaf=17481.520um, total=27362.720um
[12/01 17:53:59   3698s]     Clock DAG net violations after 'Improving clock tree routing': none
[12/01 17:53:59   3698s]     Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
[12/01 17:53:59   3698s]       Trunk : target=0.126ns count=61 avg=0.093ns sd=0.018ns min=0.031ns max=0.121ns {11 <= 0.076ns, 28 <= 0.101ns, 14 <= 0.113ns, 7 <= 0.120ns, 1 <= 0.126ns}
[12/01 17:53:59   3698s]       Leaf  : target=0.126ns count=80 avg=0.109ns sd=0.009ns min=0.045ns max=0.122ns {1 <= 0.076ns, 5 <= 0.101ns, 51 <= 0.113ns, 21 <= 0.120ns, 2 <= 0.126ns}
[12/01 17:53:59   3698s]     Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
[12/01 17:53:59   3698s]        Invs: INVX32: 132 INVX16: 8 
[12/01 17:53:59   3698s]     Primary reporting skew groups after 'Improving clock tree routing':
[12/01 17:53:59   3698s]       skew_group clk/constraint: insertion delay [min=0.450, max=0.550], skew [0.100 vs 0.107]
[12/01 17:53:59   3698s]           min path sink: B2/ram_reg[69]/CLK
[12/01 17:53:59   3698s]           max path sink: B1/ram_reg[509]/CLK
[12/01 17:53:59   3698s]     Skew group summary after 'Improving clock tree routing':
[12/01 17:53:59   3698s]       skew_group clk/constraint: insertion delay [min=0.450, max=0.550], skew [0.100 vs 0.107]
[12/01 17:53:59   3698s]     Legalizer API calls during this step: 237 succeeded with high effort: 237 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/01 17:53:59   3698s]   Improving clock tree routing done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/01 17:53:59   3698s]   Reducing clock tree power 1...
[12/01 17:53:59   3698s]     Resizing gates: ...20% ...40% ...60% ...80% ..Legalizing clock trees...
[12/01 17:53:59   3698s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/01 17:53:59   3698s]     .100% 
[12/01 17:53:59   3698s]     Clock DAG stats after reducing clock tree power 1 iteration 1:
[12/01 17:53:59   3698s]       cell counts      : b=0, i=140, icg=0, nicg=0, l=0, total=140
[12/01 17:53:59   3698s]       misc counts      : r=1, pp=0
[12/01 17:53:59   3698s]       cell areas       : b=0.000um^2, i=6326.566um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6326.566um^2
[12/01 17:53:59   3698s]       cell capacitance : b=0.000pF, i=5.001pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=5.001pF
[12/01 17:53:59   3698s]       sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[12/01 17:53:59   3698s]       wire capacitance : top=0.000pF, trunk=1.515pF, leaf=4.908pF, total=6.423pF
[12/01 17:53:59   3698s]       wire lengths     : top=0.000um, trunk=10659.182um, leaf=33182.732um, total=43841.914um
[12/01 17:53:59   3698s]       hp wire lengths  : top=0.000um, trunk=9881.200um, leaf=17481.520um, total=27362.720um
[12/01 17:53:59   3698s]     Clock DAG net violations after reducing clock tree power 1 iteration 1: none
[12/01 17:53:59   3698s]     Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 1:
[12/01 17:53:59   3698s]       Trunk : target=0.126ns count=61 avg=0.098ns sd=0.017ns min=0.028ns max=0.125ns {5 <= 0.076ns, 29 <= 0.101ns, 12 <= 0.113ns, 11 <= 0.120ns, 4 <= 0.126ns}
[12/01 17:53:59   3698s]       Leaf  : target=0.126ns count=80 avg=0.111ns sd=0.006ns min=0.098ns max=0.123ns {0 <= 0.076ns, 2 <= 0.101ns, 52 <= 0.113ns, 20 <= 0.120ns, 6 <= 0.126ns}
[12/01 17:53:59   3698s]     Clock DAG library cell distribution after reducing clock tree power 1 iteration 1 {count}:
[12/01 17:53:59   3698s]        Invs: INVX32: 121 INVX16: 18 INVX4: 1 
[12/01 17:53:59   3698s]     Primary reporting skew groups after reducing clock tree power 1 iteration 1:
[12/01 17:53:59   3698s]       skew_group clk/constraint: insertion delay [min=0.494, max=0.568], skew [0.074 vs 0.107]
[12/01 17:53:59   3698s]           min path sink: B2/ram_reg[69]/CLK
[12/01 17:53:59   3698s]           max path sink: B0/ram_reg[154]/CLK
[12/01 17:53:59   3698s]     Skew group summary after reducing clock tree power 1 iteration 1:
[12/01 17:53:59   3698s]       skew_group clk/constraint: insertion delay [min=0.494, max=0.568], skew [0.074 vs 0.107]
[12/01 17:53:59   3698s]     Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[12/01 17:53:59   3698s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/01 17:53:59   3698s]     100% 
[12/01 17:53:59   3698s]     Clock DAG stats after reducing clock tree power 1 iteration 2:
[12/01 17:53:59   3698s]       cell counts      : b=0, i=140, icg=0, nicg=0, l=0, total=140
[12/01 17:53:59   3698s]       misc counts      : r=1, pp=0
[12/01 17:53:59   3698s]       cell areas       : b=0.000um^2, i=6282.662um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6282.662um^2
[12/01 17:53:59   3698s]       cell capacitance : b=0.000pF, i=4.962pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=4.962pF
[12/01 17:53:59   3698s]       sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[12/01 17:53:59   3698s]       wire capacitance : top=0.000pF, trunk=1.516pF, leaf=4.908pF, total=6.423pF
[12/01 17:53:59   3698s]       wire lengths     : top=0.000um, trunk=10659.702um, leaf=33182.732um, total=43842.434um
[12/01 17:53:59   3698s]       hp wire lengths  : top=0.000um, trunk=9881.200um, leaf=17481.520um, total=27362.720um
[12/01 17:53:59   3698s]     Clock DAG net violations after reducing clock tree power 1 iteration 2: none
[12/01 17:53:59   3698s]     Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 2:
[12/01 17:53:59   3698s]       Trunk : target=0.126ns count=61 avg=0.099ns sd=0.017ns min=0.028ns max=0.125ns {3 <= 0.076ns, 28 <= 0.101ns, 15 <= 0.113ns, 10 <= 0.120ns, 5 <= 0.126ns}
[12/01 17:53:59   3698s]       Leaf  : target=0.126ns count=80 avg=0.111ns sd=0.006ns min=0.098ns max=0.123ns {0 <= 0.076ns, 2 <= 0.101ns, 51 <= 0.113ns, 21 <= 0.120ns, 6 <= 0.126ns}
[12/01 17:53:59   3698s]     Clock DAG library cell distribution after reducing clock tree power 1 iteration 2 {count}:
[12/01 17:53:59   3698s]        Invs: INVX32: 119 INVX16: 20 INVX4: 1 
[12/01 17:53:59   3698s]     Primary reporting skew groups after reducing clock tree power 1 iteration 2:
[12/01 17:53:59   3698s]       skew_group clk/constraint: insertion delay [min=0.489, max=0.568], skew [0.079 vs 0.107]
[12/01 17:53:59   3698s]           min path sink: B1/ram_reg[46]/CLK
[12/01 17:53:59   3698s]           max path sink: B2/ram_reg[483]/CLK
[12/01 17:53:59   3698s]     Skew group summary after reducing clock tree power 1 iteration 2:
[12/01 17:53:59   3698s]       skew_group clk/constraint: insertion delay [min=0.489, max=0.568], skew [0.079 vs 0.107]
[12/01 17:53:59   3698s]     Resizing gates: ...20% ...40% ...60% ...80% ..Legalizing clock trees...
[12/01 17:53:59   3699s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/01 17:53:59   3699s]     .100% 
[12/01 17:53:59   3699s]     Clock DAG stats after 'Reducing clock tree power 1':
[12/01 17:53:59   3699s]       cell counts      : b=0, i=140, icg=0, nicg=0, l=0, total=140
[12/01 17:53:59   3699s]       misc counts      : r=1, pp=0
[12/01 17:53:59   3699s]       cell areas       : b=0.000um^2, i=6282.662um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6282.662um^2
[12/01 17:53:59   3699s]       cell capacitance : b=0.000pF, i=4.962pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=4.962pF
[12/01 17:53:59   3699s]       sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[12/01 17:53:59   3699s]       wire capacitance : top=0.000pF, trunk=1.516pF, leaf=4.908pF, total=6.423pF
[12/01 17:53:59   3699s]       wire lengths     : top=0.000um, trunk=10659.702um, leaf=33182.732um, total=43842.434um
[12/01 17:53:59   3699s]       hp wire lengths  : top=0.000um, trunk=9881.200um, leaf=17481.520um, total=27362.720um
[12/01 17:53:59   3699s]     Clock DAG net violations after 'Reducing clock tree power 1': none
[12/01 17:53:59   3699s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
[12/01 17:53:59   3699s]       Trunk : target=0.126ns count=61 avg=0.099ns sd=0.017ns min=0.028ns max=0.125ns {3 <= 0.076ns, 28 <= 0.101ns, 15 <= 0.113ns, 10 <= 0.120ns, 5 <= 0.126ns}
[12/01 17:53:59   3699s]       Leaf  : target=0.126ns count=80 avg=0.111ns sd=0.006ns min=0.098ns max=0.123ns {0 <= 0.076ns, 2 <= 0.101ns, 51 <= 0.113ns, 21 <= 0.120ns, 6 <= 0.126ns}
[12/01 17:53:59   3699s]     Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
[12/01 17:53:59   3699s]        Invs: INVX32: 119 INVX16: 20 INVX4: 1 
[12/01 17:53:59   3699s]     Primary reporting skew groups after 'Reducing clock tree power 1':
[12/01 17:53:59   3699s]       skew_group clk/constraint: insertion delay [min=0.489, max=0.568], skew [0.079 vs 0.107]
[12/01 17:53:59   3699s]           min path sink: B1/ram_reg[46]/CLK
[12/01 17:53:59   3699s]           max path sink: B2/ram_reg[483]/CLK
[12/01 17:53:59   3699s]     Skew group summary after 'Reducing clock tree power 1':
[12/01 17:53:59   3699s]       skew_group clk/constraint: insertion delay [min=0.489, max=0.568], skew [0.079 vs 0.107]
[12/01 17:53:59   3699s]     Legalizer API calls during this step: 855 succeeded with high effort: 855 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/01 17:53:59   3699s]   Reducing clock tree power 1 done. (took cpu=0:00:01.1 real=0:00:00.2)
[12/01 17:53:59   3699s]   Reducing clock tree power 2...
[12/01 17:53:59   3699s]     Path optimization required 0 stage delay updates 
[12/01 17:53:59   3699s]     Clock DAG stats after 'Reducing clock tree power 2':
[12/01 17:53:59   3699s]       cell counts      : b=0, i=140, icg=0, nicg=0, l=0, total=140
[12/01 17:53:59   3699s]       misc counts      : r=1, pp=0
[12/01 17:53:59   3699s]       cell areas       : b=0.000um^2, i=6282.662um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6282.662um^2
[12/01 17:53:59   3699s]       cell capacitance : b=0.000pF, i=4.962pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=4.962pF
[12/01 17:53:59   3699s]       sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[12/01 17:53:59   3699s]       wire capacitance : top=0.000pF, trunk=1.516pF, leaf=4.908pF, total=6.423pF
[12/01 17:53:59   3699s]       wire lengths     : top=0.000um, trunk=10659.702um, leaf=33182.732um, total=43842.434um
[12/01 17:53:59   3699s]       hp wire lengths  : top=0.000um, trunk=9881.200um, leaf=17481.520um, total=27362.720um
[12/01 17:53:59   3699s]     Clock DAG net violations after 'Reducing clock tree power 2': none
[12/01 17:53:59   3699s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
[12/01 17:53:59   3699s]       Trunk : target=0.126ns count=61 avg=0.099ns sd=0.017ns min=0.028ns max=0.125ns {3 <= 0.076ns, 28 <= 0.101ns, 15 <= 0.113ns, 10 <= 0.120ns, 5 <= 0.126ns}
[12/01 17:53:59   3699s]       Leaf  : target=0.126ns count=80 avg=0.111ns sd=0.006ns min=0.098ns max=0.123ns {0 <= 0.076ns, 2 <= 0.101ns, 51 <= 0.113ns, 21 <= 0.120ns, 6 <= 0.126ns}
[12/01 17:53:59   3699s]     Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
[12/01 17:53:59   3699s]        Invs: INVX32: 119 INVX16: 20 INVX4: 1 
[12/01 17:53:59   3699s]     Primary reporting skew groups after 'Reducing clock tree power 2':
[12/01 17:53:59   3699s]       skew_group clk/constraint: insertion delay [min=0.489, max=0.568, avg=0.529, sd=0.018], skew [0.079 vs 0.107], 100% {0.489, 0.568} (wid=0.070 ws=0.041) (gid=0.517 gs=0.078)
[12/01 17:53:59   3699s]           min path sink: B1/ram_reg[46]/CLK
[12/01 17:53:59   3699s]           max path sink: B2/ram_reg[483]/CLK
[12/01 17:53:59   3699s]     Skew group summary after 'Reducing clock tree power 2':
[12/01 17:53:59   3699s]       skew_group clk/constraint: insertion delay [min=0.489, max=0.568, avg=0.529, sd=0.018], skew [0.079 vs 0.107], 100% {0.489, 0.568} (wid=0.070 ws=0.041) (gid=0.517 gs=0.078)
[12/01 17:53:59   3699s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/01 17:53:59   3699s]   Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/01 17:53:59   3699s]   Stage::Reducing Power done. (took cpu=0:00:01.2 real=0:00:00.3)
[12/01 17:53:59   3699s]   Stage::Balancing...
[12/01 17:53:59   3699s]   Approximately balancing fragments step...
[12/01 17:53:59   3699s]     Resolve constraints - Approximately balancing fragments...
[12/01 17:53:59   3699s]     Resolving skew group constraints...
[12/01 17:54:00   3699s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[12/01 17:54:00   3699s]     Resolving skew group constraints done.
[12/01 17:54:00   3699s]     Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/01 17:54:00   3699s]     Estimate delay to be added in balancing - Approximately balancing fragments...
[12/01 17:54:00   3699s]     Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
[12/01 17:54:00   3699s]     Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/01 17:54:00   3699s]     Approximately balancing fragments...
[12/01 17:54:00   3699s]       Moving gates to improve sub-tree skew...
[12/01 17:54:00   3699s]         Tried: 142 Succeeded: 0
[12/01 17:54:00   3699s]         Topology Tried: 0 Succeeded: 0
[12/01 17:54:00   3699s]         0 Succeeded with SS ratio
[12/01 17:54:00   3699s]         0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
[12/01 17:54:00   3699s]         Total reducing skew: 0 Average reducing skew for 0 nets : 0
[12/01 17:54:00   3699s]         Clock DAG stats after 'Moving gates to improve sub-tree skew':
[12/01 17:54:00   3699s]           cell counts      : b=0, i=140, icg=0, nicg=0, l=0, total=140
[12/01 17:54:00   3699s]           misc counts      : r=1, pp=0
[12/01 17:54:00   3699s]           cell areas       : b=0.000um^2, i=6282.662um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6282.662um^2
[12/01 17:54:00   3699s]           cell capacitance : b=0.000pF, i=4.962pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=4.962pF
[12/01 17:54:00   3699s]           sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[12/01 17:54:00   3699s]           wire capacitance : top=0.000pF, trunk=1.516pF, leaf=4.908pF, total=6.423pF
[12/01 17:54:00   3699s]           wire lengths     : top=0.000um, trunk=10659.702um, leaf=33182.732um, total=43842.434um
[12/01 17:54:00   3699s]           hp wire lengths  : top=0.000um, trunk=9881.200um, leaf=17481.520um, total=27362.720um
[12/01 17:54:00   3699s]         Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
[12/01 17:54:00   3699s]         Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
[12/01 17:54:00   3699s]           Trunk : target=0.126ns count=61 avg=0.099ns sd=0.017ns min=0.028ns max=0.125ns {3 <= 0.076ns, 28 <= 0.101ns, 15 <= 0.113ns, 10 <= 0.120ns, 5 <= 0.126ns}
[12/01 17:54:00   3699s]           Leaf  : target=0.126ns count=80 avg=0.111ns sd=0.006ns min=0.098ns max=0.123ns {0 <= 0.076ns, 2 <= 0.101ns, 51 <= 0.113ns, 21 <= 0.120ns, 6 <= 0.126ns}
[12/01 17:54:00   3699s]         Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
[12/01 17:54:00   3699s]            Invs: INVX32: 119 INVX16: 20 INVX4: 1 
[12/01 17:54:00   3699s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/01 17:54:00   3699s]       Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/01 17:54:00   3699s]       Approximately balancing fragments bottom up...
[12/01 17:54:00   3699s]         bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
[12/01 17:54:00   3699s]         Clock DAG stats after 'Approximately balancing fragments bottom up':
[12/01 17:54:00   3699s]           cell counts      : b=0, i=140, icg=0, nicg=0, l=0, total=140
[12/01 17:54:00   3699s]           misc counts      : r=1, pp=0
[12/01 17:54:00   3699s]           cell areas       : b=0.000um^2, i=6282.662um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6282.662um^2
[12/01 17:54:00   3699s]           cell capacitance : b=0.000pF, i=4.962pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=4.962pF
[12/01 17:54:00   3699s]           sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[12/01 17:54:00   3699s]           wire capacitance : top=0.000pF, trunk=1.516pF, leaf=4.908pF, total=6.423pF
[12/01 17:54:00   3699s]           wire lengths     : top=0.000um, trunk=10659.702um, leaf=33182.732um, total=43842.434um
[12/01 17:54:00   3699s]           hp wire lengths  : top=0.000um, trunk=9881.200um, leaf=17481.520um, total=27362.720um
[12/01 17:54:00   3699s]         Clock DAG net violations after 'Approximately balancing fragments bottom up': none
[12/01 17:54:00   3699s]         Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
[12/01 17:54:00   3699s]           Trunk : target=0.126ns count=61 avg=0.099ns sd=0.017ns min=0.028ns max=0.125ns {3 <= 0.076ns, 28 <= 0.101ns, 15 <= 0.113ns, 10 <= 0.120ns, 5 <= 0.126ns}
[12/01 17:54:00   3699s]           Leaf  : target=0.126ns count=80 avg=0.111ns sd=0.006ns min=0.098ns max=0.123ns {0 <= 0.076ns, 2 <= 0.101ns, 51 <= 0.113ns, 21 <= 0.120ns, 6 <= 0.126ns}
[12/01 17:54:00   3699s]         Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
[12/01 17:54:00   3699s]            Invs: INVX32: 119 INVX16: 20 INVX4: 1 
[12/01 17:54:00   3699s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/01 17:54:00   3699s]       Approximately balancing fragments bottom up done. (took cpu=0:00:00.2 real=0:00:00.2)
[12/01 17:54:00   3699s]       Approximately balancing fragments, wire and cell delays...
[12/01 17:54:00   3699s]       Approximately balancing fragments, wire and cell delays, iteration 1...
[12/01 17:54:00   3699s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[12/01 17:54:00   3699s]           cell counts      : b=0, i=140, icg=0, nicg=0, l=0, total=140
[12/01 17:54:00   3699s]           misc counts      : r=1, pp=0
[12/01 17:54:00   3699s]           cell areas       : b=0.000um^2, i=6282.662um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6282.662um^2
[12/01 17:54:00   3699s]           cell capacitance : b=0.000pF, i=4.962pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=4.962pF
[12/01 17:54:00   3699s]           sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[12/01 17:54:00   3699s]           wire capacitance : top=0.000pF, trunk=1.516pF, leaf=4.908pF, total=6.423pF
[12/01 17:54:00   3699s]           wire lengths     : top=0.000um, trunk=10659.702um, leaf=33182.732um, total=43842.434um
[12/01 17:54:00   3699s]           hp wire lengths  : top=0.000um, trunk=9881.200um, leaf=17481.520um, total=27362.720um
[12/01 17:54:00   3699s]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
[12/01 17:54:00   3699s]         Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
[12/01 17:54:00   3699s]           Trunk : target=0.126ns count=61 avg=0.099ns sd=0.017ns min=0.028ns max=0.125ns {3 <= 0.076ns, 28 <= 0.101ns, 15 <= 0.113ns, 10 <= 0.120ns, 5 <= 0.126ns}
[12/01 17:54:00   3699s]           Leaf  : target=0.126ns count=80 avg=0.111ns sd=0.006ns min=0.098ns max=0.123ns {0 <= 0.076ns, 2 <= 0.101ns, 51 <= 0.113ns, 21 <= 0.120ns, 6 <= 0.126ns}
[12/01 17:54:00   3699s]         Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
[12/01 17:54:00   3699s]            Invs: INVX32: 119 INVX16: 20 INVX4: 1 
[12/01 17:54:00   3699s]       Approximately balancing fragments, wire and cell delays, iteration 1 done.
[12/01 17:54:00   3699s]       Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/01 17:54:00   3699s]     Approximately balancing fragments done.
[12/01 17:54:00   3699s]     Clock DAG stats after 'Approximately balancing fragments step':
[12/01 17:54:00   3699s]       cell counts      : b=0, i=140, icg=0, nicg=0, l=0, total=140
[12/01 17:54:00   3699s]       misc counts      : r=1, pp=0
[12/01 17:54:00   3699s]       cell areas       : b=0.000um^2, i=6282.662um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6282.662um^2
[12/01 17:54:00   3699s]       cell capacitance : b=0.000pF, i=4.962pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=4.962pF
[12/01 17:54:00   3699s]       sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[12/01 17:54:00   3699s]       wire capacitance : top=0.000pF, trunk=1.516pF, leaf=4.908pF, total=6.423pF
[12/01 17:54:00   3699s]       wire lengths     : top=0.000um, trunk=10659.702um, leaf=33182.732um, total=43842.434um
[12/01 17:54:00   3699s]       hp wire lengths  : top=0.000um, trunk=9881.200um, leaf=17481.520um, total=27362.720um
[12/01 17:54:00   3699s]     Clock DAG net violations after 'Approximately balancing fragments step': none
[12/01 17:54:00   3699s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
[12/01 17:54:00   3699s]       Trunk : target=0.126ns count=61 avg=0.099ns sd=0.017ns min=0.028ns max=0.125ns {3 <= 0.076ns, 28 <= 0.101ns, 15 <= 0.113ns, 10 <= 0.120ns, 5 <= 0.126ns}
[12/01 17:54:00   3699s]       Leaf  : target=0.126ns count=80 avg=0.111ns sd=0.006ns min=0.098ns max=0.123ns {0 <= 0.076ns, 2 <= 0.101ns, 51 <= 0.113ns, 21 <= 0.120ns, 6 <= 0.126ns}
[12/01 17:54:00   3699s]     Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
[12/01 17:54:00   3699s]        Invs: INVX32: 119 INVX16: 20 INVX4: 1 
[12/01 17:54:00   3699s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/01 17:54:00   3699s]   Approximately balancing fragments step done. (took cpu=0:00:00.4 real=0:00:00.4)
[12/01 17:54:00   3699s]   Clock DAG stats after Approximately balancing fragments:
[12/01 17:54:00   3699s]     cell counts      : b=0, i=140, icg=0, nicg=0, l=0, total=140
[12/01 17:54:00   3699s]     misc counts      : r=1, pp=0
[12/01 17:54:00   3699s]     cell areas       : b=0.000um^2, i=6282.662um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6282.662um^2
[12/01 17:54:00   3699s]     cell capacitance : b=0.000pF, i=4.962pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=4.962pF
[12/01 17:54:00   3699s]     sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[12/01 17:54:00   3699s]     wire capacitance : top=0.000pF, trunk=1.516pF, leaf=4.908pF, total=6.423pF
[12/01 17:54:00   3699s]     wire lengths     : top=0.000um, trunk=10659.702um, leaf=33182.732um, total=43842.434um
[12/01 17:54:00   3699s]     hp wire lengths  : top=0.000um, trunk=9881.200um, leaf=17481.520um, total=27362.720um
[12/01 17:54:00   3699s]   Clock DAG net violations after Approximately balancing fragments: none
[12/01 17:54:00   3699s]   Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
[12/01 17:54:00   3699s]     Trunk : target=0.126ns count=61 avg=0.099ns sd=0.017ns min=0.028ns max=0.125ns {3 <= 0.076ns, 28 <= 0.101ns, 15 <= 0.113ns, 10 <= 0.120ns, 5 <= 0.126ns}
[12/01 17:54:00   3699s]     Leaf  : target=0.126ns count=80 avg=0.111ns sd=0.006ns min=0.098ns max=0.123ns {0 <= 0.076ns, 2 <= 0.101ns, 51 <= 0.113ns, 21 <= 0.120ns, 6 <= 0.126ns}
[12/01 17:54:00   3699s]   Clock DAG library cell distribution after Approximately balancing fragments {count}:
[12/01 17:54:00   3699s]      Invs: INVX32: 119 INVX16: 20 INVX4: 1 
[12/01 17:54:00   3699s]   Primary reporting skew groups after Approximately balancing fragments:
[12/01 17:54:00   3699s]     skew_group clk/constraint: insertion delay [min=0.489, max=0.568], skew [0.079 vs 0.107]
[12/01 17:54:00   3699s]         min path sink: B1/ram_reg[46]/CLK
[12/01 17:54:00   3699s]         max path sink: B2/ram_reg[483]/CLK
[12/01 17:54:00   3699s]   Skew group summary after Approximately balancing fragments:
[12/01 17:54:00   3699s]     skew_group clk/constraint: insertion delay [min=0.489, max=0.568], skew [0.079 vs 0.107]
[12/01 17:54:00   3699s]   Improving fragments clock skew...
[12/01 17:54:00   3699s]     Clock DAG stats after 'Improving fragments clock skew':
[12/01 17:54:00   3699s]       cell counts      : b=0, i=140, icg=0, nicg=0, l=0, total=140
[12/01 17:54:00   3699s]       misc counts      : r=1, pp=0
[12/01 17:54:00   3699s]       cell areas       : b=0.000um^2, i=6282.662um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6282.662um^2
[12/01 17:54:00   3699s]       cell capacitance : b=0.000pF, i=4.962pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=4.962pF
[12/01 17:54:00   3699s]       sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[12/01 17:54:00   3699s]       wire capacitance : top=0.000pF, trunk=1.516pF, leaf=4.908pF, total=6.423pF
[12/01 17:54:00   3699s]       wire lengths     : top=0.000um, trunk=10659.702um, leaf=33182.732um, total=43842.434um
[12/01 17:54:00   3699s]       hp wire lengths  : top=0.000um, trunk=9881.200um, leaf=17481.520um, total=27362.720um
[12/01 17:54:00   3699s]     Clock DAG net violations after 'Improving fragments clock skew': none
[12/01 17:54:00   3699s]     Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
[12/01 17:54:00   3699s]       Trunk : target=0.126ns count=61 avg=0.099ns sd=0.017ns min=0.028ns max=0.125ns {3 <= 0.076ns, 28 <= 0.101ns, 15 <= 0.113ns, 10 <= 0.120ns, 5 <= 0.126ns}
[12/01 17:54:00   3699s]       Leaf  : target=0.126ns count=80 avg=0.111ns sd=0.006ns min=0.098ns max=0.123ns {0 <= 0.076ns, 2 <= 0.101ns, 51 <= 0.113ns, 21 <= 0.120ns, 6 <= 0.126ns}
[12/01 17:54:00   3699s]     Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
[12/01 17:54:00   3699s]        Invs: INVX32: 119 INVX16: 20 INVX4: 1 
[12/01 17:54:00   3699s]     Primary reporting skew groups after 'Improving fragments clock skew':
[12/01 17:54:00   3699s]       skew_group clk/constraint: insertion delay [min=0.489, max=0.568], skew [0.079 vs 0.107]
[12/01 17:54:00   3699s]           min path sink: B1/ram_reg[46]/CLK
[12/01 17:54:00   3699s]           max path sink: B2/ram_reg[483]/CLK
[12/01 17:54:00   3699s]     Skew group summary after 'Improving fragments clock skew':
[12/01 17:54:00   3699s]       skew_group clk/constraint: insertion delay [min=0.489, max=0.568], skew [0.079 vs 0.107]
[12/01 17:54:00   3699s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/01 17:54:00   3699s]   Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/01 17:54:00   3699s]   Approximately balancing step...
[12/01 17:54:00   3699s]     Resolve constraints - Approximately balancing...
[12/01 17:54:00   3699s]     Resolving skew group constraints...
[12/01 17:54:00   3699s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[12/01 17:54:00   3699s]     Resolving skew group constraints done.
[12/01 17:54:00   3699s]     Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/01 17:54:00   3699s]     Approximately balancing...
[12/01 17:54:00   3699s]       Approximately balancing, wire and cell delays...
[12/01 17:54:00   3699s]       Approximately balancing, wire and cell delays, iteration 1...
[12/01 17:54:00   3699s]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[12/01 17:54:00   3699s]           cell counts      : b=0, i=140, icg=0, nicg=0, l=0, total=140
[12/01 17:54:00   3699s]           misc counts      : r=1, pp=0
[12/01 17:54:00   3699s]           cell areas       : b=0.000um^2, i=6282.662um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6282.662um^2
[12/01 17:54:00   3699s]           cell capacitance : b=0.000pF, i=4.962pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=4.962pF
[12/01 17:54:00   3699s]           sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[12/01 17:54:00   3699s]           wire capacitance : top=0.000pF, trunk=1.516pF, leaf=4.908pF, total=6.423pF
[12/01 17:54:00   3699s]           wire lengths     : top=0.000um, trunk=10659.702um, leaf=33182.732um, total=43842.434um
[12/01 17:54:00   3699s]           hp wire lengths  : top=0.000um, trunk=9881.200um, leaf=17481.520um, total=27362.720um
[12/01 17:54:00   3699s]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
[12/01 17:54:00   3699s]         Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
[12/01 17:54:00   3699s]           Trunk : target=0.126ns count=61 avg=0.099ns sd=0.017ns min=0.028ns max=0.125ns {3 <= 0.076ns, 28 <= 0.101ns, 15 <= 0.113ns, 10 <= 0.120ns, 5 <= 0.126ns}
[12/01 17:54:00   3699s]           Leaf  : target=0.126ns count=80 avg=0.111ns sd=0.006ns min=0.098ns max=0.123ns {0 <= 0.076ns, 2 <= 0.101ns, 51 <= 0.113ns, 21 <= 0.120ns, 6 <= 0.126ns}
[12/01 17:54:00   3699s]         Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
[12/01 17:54:00   3699s]            Invs: INVX32: 119 INVX16: 20 INVX4: 1 
[12/01 17:54:00   3699s]       Approximately balancing, wire and cell delays, iteration 1 done.
[12/01 17:54:00   3699s]       Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/01 17:54:00   3699s]     Approximately balancing done.
[12/01 17:54:00   3699s]     Clock DAG stats after 'Approximately balancing step':
[12/01 17:54:00   3699s]       cell counts      : b=0, i=140, icg=0, nicg=0, l=0, total=140
[12/01 17:54:00   3699s]       misc counts      : r=1, pp=0
[12/01 17:54:00   3699s]       cell areas       : b=0.000um^2, i=6282.662um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6282.662um^2
[12/01 17:54:00   3699s]       cell capacitance : b=0.000pF, i=4.962pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=4.962pF
[12/01 17:54:00   3699s]       sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[12/01 17:54:00   3699s]       wire capacitance : top=0.000pF, trunk=1.516pF, leaf=4.908pF, total=6.423pF
[12/01 17:54:00   3699s]       wire lengths     : top=0.000um, trunk=10659.702um, leaf=33182.732um, total=43842.434um
[12/01 17:54:00   3699s]       hp wire lengths  : top=0.000um, trunk=9881.200um, leaf=17481.520um, total=27362.720um
[12/01 17:54:00   3699s]     Clock DAG net violations after 'Approximately balancing step': none
[12/01 17:54:00   3699s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
[12/01 17:54:00   3699s]       Trunk : target=0.126ns count=61 avg=0.099ns sd=0.017ns min=0.028ns max=0.125ns {3 <= 0.076ns, 28 <= 0.101ns, 15 <= 0.113ns, 10 <= 0.120ns, 5 <= 0.126ns}
[12/01 17:54:00   3699s]       Leaf  : target=0.126ns count=80 avg=0.111ns sd=0.006ns min=0.098ns max=0.123ns {0 <= 0.076ns, 2 <= 0.101ns, 51 <= 0.113ns, 21 <= 0.120ns, 6 <= 0.126ns}
[12/01 17:54:00   3699s]     Clock DAG library cell distribution after 'Approximately balancing step' {count}:
[12/01 17:54:00   3699s]        Invs: INVX32: 119 INVX16: 20 INVX4: 1 
[12/01 17:54:00   3699s]     Primary reporting skew groups after 'Approximately balancing step':
[12/01 17:54:00   3699s]       skew_group clk/constraint: insertion delay [min=0.489, max=0.568], skew [0.079 vs 0.107]
[12/01 17:54:00   3699s]           min path sink: B1/ram_reg[46]/CLK
[12/01 17:54:00   3699s]           max path sink: B2/ram_reg[483]/CLK
[12/01 17:54:00   3699s]     Skew group summary after 'Approximately balancing step':
[12/01 17:54:00   3699s]       skew_group clk/constraint: insertion delay [min=0.489, max=0.568], skew [0.079 vs 0.107]
[12/01 17:54:00   3699s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/01 17:54:00   3699s]   Approximately balancing step done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/01 17:54:00   3699s]   Fixing clock tree overload...
[12/01 17:54:00   3699s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[12/01 17:54:00   3699s]     Clock DAG stats after 'Fixing clock tree overload':
[12/01 17:54:00   3699s]       cell counts      : b=0, i=140, icg=0, nicg=0, l=0, total=140
[12/01 17:54:00   3699s]       misc counts      : r=1, pp=0
[12/01 17:54:00   3699s]       cell areas       : b=0.000um^2, i=6282.662um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6282.662um^2
[12/01 17:54:00   3699s]       cell capacitance : b=0.000pF, i=4.962pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=4.962pF
[12/01 17:54:00   3699s]       sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[12/01 17:54:00   3699s]       wire capacitance : top=0.000pF, trunk=1.516pF, leaf=4.908pF, total=6.423pF
[12/01 17:54:00   3699s]       wire lengths     : top=0.000um, trunk=10659.702um, leaf=33182.732um, total=43842.434um
[12/01 17:54:00   3699s]       hp wire lengths  : top=0.000um, trunk=9881.200um, leaf=17481.520um, total=27362.720um
[12/01 17:54:00   3699s]     Clock DAG net violations after 'Fixing clock tree overload': none
[12/01 17:54:00   3699s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
[12/01 17:54:00   3699s]       Trunk : target=0.126ns count=61 avg=0.099ns sd=0.017ns min=0.028ns max=0.125ns {3 <= 0.076ns, 28 <= 0.101ns, 15 <= 0.113ns, 10 <= 0.120ns, 5 <= 0.126ns}
[12/01 17:54:00   3699s]       Leaf  : target=0.126ns count=80 avg=0.111ns sd=0.006ns min=0.098ns max=0.123ns {0 <= 0.076ns, 2 <= 0.101ns, 51 <= 0.113ns, 21 <= 0.120ns, 6 <= 0.126ns}
[12/01 17:54:00   3699s]     Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
[12/01 17:54:00   3699s]        Invs: INVX32: 119 INVX16: 20 INVX4: 1 
[12/01 17:54:00   3699s]     Primary reporting skew groups after 'Fixing clock tree overload':
[12/01 17:54:00   3699s]       skew_group clk/constraint: insertion delay [min=0.489, max=0.568], skew [0.079 vs 0.107]
[12/01 17:54:00   3699s]           min path sink: B1/ram_reg[46]/CLK
[12/01 17:54:00   3699s]           max path sink: B2/ram_reg[483]/CLK
[12/01 17:54:00   3699s]     Skew group summary after 'Fixing clock tree overload':
[12/01 17:54:00   3699s]       skew_group clk/constraint: insertion delay [min=0.489, max=0.568], skew [0.079 vs 0.107]
[12/01 17:54:00   3699s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/01 17:54:00   3699s]   Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/01 17:54:00   3699s]   Approximately balancing paths...
[12/01 17:54:00   3699s]     Added 0 buffers.
[12/01 17:54:00   3699s]     Clock DAG stats after 'Approximately balancing paths':
[12/01 17:54:00   3699s]       cell counts      : b=0, i=140, icg=0, nicg=0, l=0, total=140
[12/01 17:54:00   3699s]       misc counts      : r=1, pp=0
[12/01 17:54:00   3699s]       cell areas       : b=0.000um^2, i=6282.662um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6282.662um^2
[12/01 17:54:00   3699s]       cell capacitance : b=0.000pF, i=4.962pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=4.962pF
[12/01 17:54:00   3699s]       sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[12/01 17:54:00   3699s]       wire capacitance : top=0.000pF, trunk=1.516pF, leaf=4.908pF, total=6.423pF
[12/01 17:54:00   3699s]       wire lengths     : top=0.000um, trunk=10659.702um, leaf=33182.732um, total=43842.434um
[12/01 17:54:00   3699s]       hp wire lengths  : top=0.000um, trunk=9881.200um, leaf=17481.520um, total=27362.720um
[12/01 17:54:00   3699s]     Clock DAG net violations after 'Approximately balancing paths': none
[12/01 17:54:00   3699s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
[12/01 17:54:00   3699s]       Trunk : target=0.126ns count=61 avg=0.099ns sd=0.017ns min=0.028ns max=0.125ns {3 <= 0.076ns, 28 <= 0.101ns, 15 <= 0.113ns, 10 <= 0.120ns, 5 <= 0.126ns}
[12/01 17:54:00   3699s]       Leaf  : target=0.126ns count=80 avg=0.111ns sd=0.006ns min=0.098ns max=0.123ns {0 <= 0.076ns, 2 <= 0.101ns, 51 <= 0.113ns, 21 <= 0.120ns, 6 <= 0.126ns}
[12/01 17:54:00   3699s]     Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
[12/01 17:54:00   3699s]        Invs: INVX32: 119 INVX16: 20 INVX4: 1 
[12/01 17:54:00   3699s]     Primary reporting skew groups after 'Approximately balancing paths':
[12/01 17:54:00   3699s]       skew_group clk/constraint: insertion delay [min=0.489, max=0.568, avg=0.529, sd=0.018], skew [0.079 vs 0.107], 100% {0.489, 0.568} (wid=0.070 ws=0.041) (gid=0.517 gs=0.078)
[12/01 17:54:00   3699s]           min path sink: B1/ram_reg[46]/CLK
[12/01 17:54:00   3699s]           max path sink: B2/ram_reg[483]/CLK
[12/01 17:54:00   3699s]     Skew group summary after 'Approximately balancing paths':
[12/01 17:54:00   3699s]       skew_group clk/constraint: insertion delay [min=0.489, max=0.568, avg=0.529, sd=0.018], skew [0.079 vs 0.107], 100% {0.489, 0.568} (wid=0.070 ws=0.041) (gid=0.517 gs=0.078)
[12/01 17:54:00   3699s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/01 17:54:00   3699s]   Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/01 17:54:00   3699s]   Stage::Balancing done. (took cpu=0:00:00.6 real=0:00:00.6)
[12/01 17:54:00   3699s]   Stage::Polishing...
[12/01 17:54:00   3699s]   Merging balancing drivers for power...
[12/01 17:54:00   3699s]     Tried: 142 Succeeded: 0
[12/01 17:54:00   3699s]     Clock tree timing engine global stage delay update for wc:setup.late...
[12/01 17:54:00   3699s]     Clock tree timing engine global stage delay update for wc:setup.late done. (took cpu=0:00:00.1 real=0:00:00.0)
[12/01 17:54:00   3699s]     Clock DAG stats after 'Merging balancing drivers for power':
[12/01 17:54:00   3699s]       cell counts      : b=0, i=140, icg=0, nicg=0, l=0, total=140
[12/01 17:54:00   3699s]       misc counts      : r=1, pp=0
[12/01 17:54:00   3699s]       cell areas       : b=0.000um^2, i=6282.662um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6282.662um^2
[12/01 17:54:00   3699s]       cell capacitance : b=0.000pF, i=4.962pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=4.962pF
[12/01 17:54:00   3699s]       sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[12/01 17:54:00   3699s]       wire capacitance : top=0.000pF, trunk=1.516pF, leaf=4.908pF, total=6.423pF
[12/01 17:54:00   3699s]       wire lengths     : top=0.000um, trunk=10659.702um, leaf=33182.732um, total=43842.434um
[12/01 17:54:00   3699s]       hp wire lengths  : top=0.000um, trunk=9881.200um, leaf=17481.520um, total=27362.720um
[12/01 17:54:00   3699s]     Clock DAG net violations after 'Merging balancing drivers for power': none
[12/01 17:54:00   3699s]     Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
[12/01 17:54:00   3699s]       Trunk : target=0.126ns count=61 avg=0.099ns sd=0.017ns min=0.028ns max=0.125ns {3 <= 0.076ns, 28 <= 0.101ns, 15 <= 0.113ns, 10 <= 0.120ns, 5 <= 0.126ns}
[12/01 17:54:00   3699s]       Leaf  : target=0.126ns count=80 avg=0.111ns sd=0.006ns min=0.098ns max=0.123ns {0 <= 0.076ns, 3 <= 0.101ns, 50 <= 0.113ns, 21 <= 0.120ns, 6 <= 0.126ns}
[12/01 17:54:00   3699s]     Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
[12/01 17:54:00   3699s]        Invs: INVX32: 119 INVX16: 20 INVX4: 1 
[12/01 17:54:00   3699s]     Primary reporting skew groups after 'Merging balancing drivers for power':
[12/01 17:54:00   3699s]       skew_group clk/constraint: insertion delay [min=0.487, max=0.567], skew [0.080 vs 0.107]
[12/01 17:54:00   3699s]           min path sink: B1/ram_reg[46]/CLK
[12/01 17:54:00   3699s]           max path sink: B2/ram_reg[357]/CLK
[12/01 17:54:00   3699s]     Skew group summary after 'Merging balancing drivers for power':
[12/01 17:54:00   3699s]       skew_group clk/constraint: insertion delay [min=0.487, max=0.567], skew [0.080 vs 0.107]
[12/01 17:54:00   3699s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/01 17:54:00   3699s]   Merging balancing drivers for power done. (took cpu=0:00:00.1 real=0:00:00.0)
[12/01 17:54:00   3699s]   Improving clock skew...
[12/01 17:54:00   3699s]     Clock DAG stats after 'Improving clock skew':
[12/01 17:54:00   3699s]       cell counts      : b=0, i=140, icg=0, nicg=0, l=0, total=140
[12/01 17:54:00   3699s]       misc counts      : r=1, pp=0
[12/01 17:54:00   3699s]       cell areas       : b=0.000um^2, i=6282.662um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6282.662um^2
[12/01 17:54:00   3699s]       cell capacitance : b=0.000pF, i=4.962pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=4.962pF
[12/01 17:54:00   3699s]       sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[12/01 17:54:00   3699s]       wire capacitance : top=0.000pF, trunk=1.516pF, leaf=4.908pF, total=6.423pF
[12/01 17:54:00   3699s]       wire lengths     : top=0.000um, trunk=10659.702um, leaf=33182.732um, total=43842.434um
[12/01 17:54:00   3699s]       hp wire lengths  : top=0.000um, trunk=9881.200um, leaf=17481.520um, total=27362.720um
[12/01 17:54:00   3699s]     Clock DAG net violations after 'Improving clock skew': none
[12/01 17:54:00   3699s]     Clock DAG primary half-corner transition distribution after 'Improving clock skew':
[12/01 17:54:00   3699s]       Trunk : target=0.126ns count=61 avg=0.099ns sd=0.017ns min=0.028ns max=0.125ns {3 <= 0.076ns, 28 <= 0.101ns, 15 <= 0.113ns, 10 <= 0.120ns, 5 <= 0.126ns}
[12/01 17:54:00   3699s]       Leaf  : target=0.126ns count=80 avg=0.111ns sd=0.006ns min=0.098ns max=0.123ns {0 <= 0.076ns, 3 <= 0.101ns, 50 <= 0.113ns, 21 <= 0.120ns, 6 <= 0.126ns}
[12/01 17:54:00   3699s]     Clock DAG library cell distribution after 'Improving clock skew' {count}:
[12/01 17:54:00   3699s]        Invs: INVX32: 119 INVX16: 20 INVX4: 1 
[12/01 17:54:00   3699s]     Primary reporting skew groups after 'Improving clock skew':
[12/01 17:54:00   3699s]       skew_group clk/constraint: insertion delay [min=0.487, max=0.567, avg=0.528, sd=0.018], skew [0.080 vs 0.107], 100% {0.487, 0.567} (wid=0.070 ws=0.041) (gid=0.517 gs=0.079)
[12/01 17:54:00   3699s]           min path sink: B1/ram_reg[46]/CLK
[12/01 17:54:00   3699s]           max path sink: B2/ram_reg[357]/CLK
[12/01 17:54:00   3699s]     Skew group summary after 'Improving clock skew':
[12/01 17:54:00   3699s]       skew_group clk/constraint: insertion delay [min=0.487, max=0.567, avg=0.528, sd=0.018], skew [0.080 vs 0.107], 100% {0.487, 0.567} (wid=0.070 ws=0.041) (gid=0.517 gs=0.079)
[12/01 17:54:00   3699s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/01 17:54:00   3699s]   Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/01 17:54:00   3699s]   Moving gates to reduce wire capacitance...
[12/01 17:54:00   3699s]     Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
[12/01 17:54:00   3699s]     Iteration 1...
[12/01 17:54:00   3699s]       Artificially removing short and long paths...
[12/01 17:54:00   3700s]         For skew_group clk/constraint target band (0.487, 0.567)
[12/01 17:54:00   3700s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/01 17:54:00   3700s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/01 17:54:00   3700s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
[12/01 17:54:00   3700s]         Legalizing clock trees...
[12/01 17:54:00   3700s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/01 17:54:00   3700s]         Legalizer API calls during this step: 908 succeeded with high effort: 908 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/01 17:54:00   3700s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.6 real=0:00:00.1)
[12/01 17:54:00   3700s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates...
[12/01 17:54:00   3700s]         Moving gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[12/01 17:54:00   3702s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/01 17:54:00   3702s]         100% 
[12/01 17:54:00   3702s]         Legalizer API calls during this step: 1960 succeeded with high effort: 1960 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/01 17:54:00   3702s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:02.0 real=0:00:00.2)
[12/01 17:54:00   3702s]     Iteration 1 done.
[12/01 17:54:00   3702s]     Iteration 2...
[12/01 17:54:00   3702s]       Artificially removing short and long paths...
[12/01 17:54:01   3702s]         For skew_group clk/constraint target band (0.481, 0.567)
[12/01 17:54:01   3702s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/01 17:54:01   3702s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/01 17:54:01   3702s]       Moving gates to reduce wire capacitance - iteration 2: WireCapReduction...
[12/01 17:54:01   3703s]         Legalizing clock trees...
[12/01 17:54:01   3703s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/01 17:54:01   3703s]         Legalizer API calls during this step: 789 succeeded with high effort: 789 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/01 17:54:01   3703s]       Moving gates to reduce wire capacitance - iteration 2: WireCapReduction done. (took cpu=0:00:00.6 real=0:00:00.1)
[12/01 17:54:01   3703s]       Moving gates to reduce wire capacitance - iteration 2: MoveGates...
[12/01 17:54:01   3703s]         Moving gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[12/01 17:54:01   3705s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/01 17:54:01   3705s]         100% 
[12/01 17:54:01   3705s]         Legalizer API calls during this step: 1960 succeeded with high effort: 1960 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/01 17:54:01   3705s]       Moving gates to reduce wire capacitance - iteration 2: MoveGates done. (took cpu=0:00:01.7 real=0:00:00.2)
[12/01 17:54:01   3705s]     Iteration 2 done.
[12/01 17:54:01   3705s]     Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
[12/01 17:54:01   3705s]     Clock DAG stats after 'Moving gates to reduce wire capacitance':
[12/01 17:54:01   3705s]       cell counts      : b=0, i=140, icg=0, nicg=0, l=0, total=140
[12/01 17:54:01   3705s]       misc counts      : r=1, pp=0
[12/01 17:54:01   3705s]       cell areas       : b=0.000um^2, i=6282.662um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6282.662um^2
[12/01 17:54:01   3705s]       cell capacitance : b=0.000pF, i=4.962pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=4.962pF
[12/01 17:54:01   3705s]       sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[12/01 17:54:01   3705s]       wire capacitance : top=0.000pF, trunk=1.333pF, leaf=4.888pF, total=6.221pF
[12/01 17:54:01   3705s]       wire lengths     : top=0.000um, trunk=9358.268um, leaf=33050.159um, total=42408.427um
[12/01 17:54:01   3705s]       hp wire lengths  : top=0.000um, trunk=9082.640um, leaf=17741.360um, total=26824.000um
[12/01 17:54:01   3705s]     Clock DAG net violations after 'Moving gates to reduce wire capacitance': none
[12/01 17:54:01   3705s]     Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
[12/01 17:54:01   3705s]       Trunk : target=0.126ns count=61 avg=0.097ns sd=0.016ns min=0.029ns max=0.122ns {3 <= 0.076ns, 36 <= 0.101ns, 12 <= 0.113ns, 8 <= 0.120ns, 2 <= 0.126ns}
[12/01 17:54:01   3705s]       Leaf  : target=0.126ns count=80 avg=0.110ns sd=0.005ns min=0.098ns max=0.121ns {0 <= 0.076ns, 4 <= 0.101ns, 53 <= 0.113ns, 20 <= 0.120ns, 3 <= 0.126ns}
[12/01 17:54:01   3705s]     Clock DAG library cell distribution after 'Moving gates to reduce wire capacitance' {count}:
[12/01 17:54:01   3705s]        Invs: INVX32: 119 INVX16: 20 INVX4: 1 
[12/01 17:54:01   3705s]     Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
[12/01 17:54:01   3705s]       skew_group clk/constraint: insertion delay [min=0.480, max=0.569, avg=0.521, sd=0.018], skew [0.088 vs 0.107], 100% {0.480, 0.569} (wid=0.073 ws=0.044) (gid=0.512 gs=0.081)
[12/01 17:54:01   3705s]           min path sink: B0/ram_reg[296]/CLK
[12/01 17:54:01   3705s]           max path sink: B2/ram_reg[483]/CLK
[12/01 17:54:01   3705s]     Skew group summary after 'Moving gates to reduce wire capacitance':
[12/01 17:54:01   3705s]       skew_group clk/constraint: insertion delay [min=0.480, max=0.569, avg=0.521, sd=0.018], skew [0.088 vs 0.107], 100% {0.480, 0.569} (wid=0.073 ws=0.044) (gid=0.512 gs=0.081)
[12/01 17:54:01   3705s]     Legalizer API calls during this step: 5617 succeeded with high effort: 5617 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/01 17:54:01   3705s]   Moving gates to reduce wire capacitance done. (took cpu=0:00:05.1 real=0:00:00.8)
[12/01 17:54:01   3705s]   Reducing clock tree power 3...
[12/01 17:54:01   3705s]     Artificially removing short and long paths...
[12/01 17:54:01   3705s]       For skew_group clk/constraint target band (0.480, 0.569)
[12/01 17:54:01   3705s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/01 17:54:01   3705s]     Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/01 17:54:01   3705s]     Initial gate capacitance is (rise=11.712pF fall=11.438pF).
[12/01 17:54:01   3705s]     Resizing gates: ...20% ...40% ...60% ...80% .Legalizing clock trees...
[12/01 17:54:01   3705s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/01 17:54:01   3705s]     ..100% 
[12/01 17:54:01   3705s]     Stopping in iteration 1: unable to make further power recovery in this step.
[12/01 17:54:01   3705s]     Iteration 1: gate capacitance is (rise=11.674pF fall=11.400pF).
[12/01 17:54:01   3705s]     Clock DAG stats after 'Reducing clock tree power 3':
[12/01 17:54:01   3705s]       cell counts      : b=0, i=140, icg=0, nicg=0, l=0, total=140
[12/01 17:54:01   3705s]       misc counts      : r=1, pp=0
[12/01 17:54:01   3705s]       cell areas       : b=0.000um^2, i=6238.758um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6238.758um^2
[12/01 17:54:01   3705s]       cell capacitance : b=0.000pF, i=4.924pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=4.924pF
[12/01 17:54:01   3705s]       sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[12/01 17:54:01   3705s]       wire capacitance : top=0.000pF, trunk=1.334pF, leaf=4.888pF, total=6.223pF
[12/01 17:54:01   3705s]       wire lengths     : top=0.000um, trunk=9368.458um, leaf=33050.159um, total=42418.617um
[12/01 17:54:01   3705s]       hp wire lengths  : top=0.000um, trunk=9082.640um, leaf=17741.360um, total=26824.000um
[12/01 17:54:01   3705s]     Clock DAG net violations after 'Reducing clock tree power 3': none
[12/01 17:54:01   3705s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
[12/01 17:54:01   3705s]       Trunk : target=0.126ns count=61 avg=0.097ns sd=0.016ns min=0.029ns max=0.123ns {4 <= 0.076ns, 35 <= 0.101ns, 11 <= 0.113ns, 8 <= 0.120ns, 3 <= 0.126ns}
[12/01 17:54:01   3705s]       Leaf  : target=0.126ns count=80 avg=0.110ns sd=0.005ns min=0.098ns max=0.121ns {0 <= 0.076ns, 3 <= 0.101ns, 53 <= 0.113ns, 21 <= 0.120ns, 3 <= 0.126ns}
[12/01 17:54:01   3705s]     Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
[12/01 17:54:01   3705s]        Invs: INVX32: 117 INVX16: 22 INVX4: 1 
[12/01 17:54:01   3705s]     Primary reporting skew groups after 'Reducing clock tree power 3':
[12/01 17:54:01   3705s]       skew_group clk/constraint: insertion delay [min=0.471, max=0.569, avg=0.521, sd=0.024], skew [0.098 vs 0.107], 100% {0.471, 0.569} (wid=0.073 ws=0.044) (gid=0.517 gs=0.087)
[12/01 17:54:01   3705s]           min path sink: B1/ram_reg[68]/CLK
[12/01 17:54:01   3705s]           max path sink: B2/ram_reg[483]/CLK
[12/01 17:54:01   3705s]     Skew group summary after 'Reducing clock tree power 3':
[12/01 17:54:01   3705s]       skew_group clk/constraint: insertion delay [min=0.471, max=0.569, avg=0.521, sd=0.024], skew [0.098 vs 0.107], 100% {0.471, 0.569} (wid=0.073 ws=0.044) (gid=0.517 gs=0.087)
[12/01 17:54:01   3705s]     Legalizer API calls during this step: 284 succeeded with high effort: 284 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/01 17:54:01   3705s]   Reducing clock tree power 3 done. (took cpu=0:00:00.4 real=0:00:00.1)
[12/01 17:54:01   3705s]   Improving insertion delay...
[12/01 17:54:01   3705s]     Clock DAG stats after 'Improving insertion delay':
[12/01 17:54:01   3705s]       cell counts      : b=0, i=140, icg=0, nicg=0, l=0, total=140
[12/01 17:54:01   3705s]       misc counts      : r=1, pp=0
[12/01 17:54:01   3705s]       cell areas       : b=0.000um^2, i=6238.758um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6238.758um^2
[12/01 17:54:01   3705s]       cell capacitance : b=0.000pF, i=4.924pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=4.924pF
[12/01 17:54:01   3705s]       sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[12/01 17:54:01   3705s]       wire capacitance : top=0.000pF, trunk=1.334pF, leaf=4.888pF, total=6.223pF
[12/01 17:54:01   3705s]       wire lengths     : top=0.000um, trunk=9368.458um, leaf=33050.159um, total=42418.617um
[12/01 17:54:01   3705s]       hp wire lengths  : top=0.000um, trunk=9082.640um, leaf=17741.360um, total=26824.000um
[12/01 17:54:01   3705s]     Clock DAG net violations after 'Improving insertion delay': none
[12/01 17:54:01   3705s]     Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
[12/01 17:54:01   3705s]       Trunk : target=0.126ns count=61 avg=0.097ns sd=0.016ns min=0.029ns max=0.123ns {4 <= 0.076ns, 35 <= 0.101ns, 11 <= 0.113ns, 8 <= 0.120ns, 3 <= 0.126ns}
[12/01 17:54:01   3705s]       Leaf  : target=0.126ns count=80 avg=0.110ns sd=0.005ns min=0.098ns max=0.121ns {0 <= 0.076ns, 3 <= 0.101ns, 53 <= 0.113ns, 21 <= 0.120ns, 3 <= 0.126ns}
[12/01 17:54:01   3705s]     Clock DAG library cell distribution after 'Improving insertion delay' {count}:
[12/01 17:54:01   3705s]        Invs: INVX32: 117 INVX16: 22 INVX4: 1 
[12/01 17:54:01   3705s]     Primary reporting skew groups after 'Improving insertion delay':
[12/01 17:54:01   3705s]       skew_group clk/constraint: insertion delay [min=0.471, max=0.569, avg=0.521, sd=0.024], skew [0.098 vs 0.107], 100% {0.471, 0.569} (wid=0.073 ws=0.044) (gid=0.517 gs=0.087)
[12/01 17:54:01   3705s]           min path sink: B1/ram_reg[68]/CLK
[12/01 17:54:01   3705s]           max path sink: B2/ram_reg[483]/CLK
[12/01 17:54:01   3705s]     Skew group summary after 'Improving insertion delay':
[12/01 17:54:01   3705s]       skew_group clk/constraint: insertion delay [min=0.471, max=0.569, avg=0.521, sd=0.024], skew [0.098 vs 0.107], 100% {0.471, 0.569} (wid=0.073 ws=0.044) (gid=0.517 gs=0.087)
[12/01 17:54:01   3705s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/01 17:54:01   3705s]   Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/01 17:54:01   3705s]   Wire Opt OverFix...
[12/01 17:54:01   3705s]     Wire Reduction extra effort...
[12/01 17:54:01   3705s]       Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
[12/01 17:54:01   3705s]       Artificially removing short and long paths...
[12/01 17:54:01   3705s]         For skew_group clk/constraint target band (0.471, 0.569)
[12/01 17:54:01   3705s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/01 17:54:01   3705s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/01 17:54:01   3705s]       Global shorten wires A0...
[12/01 17:54:01   3705s]         Legalizer API calls during this step: 262 succeeded with high effort: 262 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/01 17:54:01   3705s]       Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/01 17:54:01   3705s]       Move For Wirelength - core...
[12/01 17:54:01   3705s]         Move for wirelength. considered=141, filtered=141, permitted=140, cannotCompute=13, computed=127, moveTooSmall=202, resolved=0, predictFail=29, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=57, ignoredLeafDriver=0, worse=326, accepted=30
[12/01 17:54:01   3705s]         Max accepted move=217.840um, total accepted move=753.200um, average move=25.107um
[12/01 17:54:02   3706s]         Move for wirelength. considered=141, filtered=141, permitted=140, cannotCompute=13, computed=127, moveTooSmall=191, resolved=0, predictFail=30, currentlyIllegal=0, legalizationFail=2, legalizedMoveTooSmall=67, ignoredLeafDriver=0, worse=350, accepted=15
[12/01 17:54:02   3706s]         Max accepted move=103.040um, total accepted move=316.960um, average move=21.131um
[12/01 17:54:02   3706s]         Move for wirelength. considered=141, filtered=141, permitted=140, cannotCompute=13, computed=127, moveTooSmall=195, resolved=0, predictFail=34, currentlyIllegal=0, legalizationFail=3, legalizedMoveTooSmall=68, ignoredLeafDriver=0, worse=370, accepted=7
[12/01 17:54:02   3706s]         Max accepted move=55.440um, total accepted move=140.000um, average move=20.000um
[12/01 17:54:02   3706s]         Legalizer API calls during this step: 1389 succeeded with high effort: 1389 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/01 17:54:02   3706s]       Move For Wirelength - core done. (took cpu=0:00:00.7 real=0:00:00.8)
[12/01 17:54:02   3706s]       Global shorten wires A1...
[12/01 17:54:02   3706s]         Legalizer API calls during this step: 267 succeeded with high effort: 267 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/01 17:54:02   3706s]       Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/01 17:54:02   3706s]       Move For Wirelength - core...
[12/01 17:54:02   3706s]         Move for wirelength. considered=141, filtered=141, permitted=140, cannotCompute=135, computed=5, moveTooSmall=192, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=4, ignoredLeafDriver=0, worse=2, accepted=1
[12/01 17:54:02   3706s]         Max accepted move=3.920um, total accepted move=3.920um, average move=3.920um
[12/01 17:54:02   3706s]         Move for wirelength. considered=141, filtered=141, permitted=140, cannotCompute=136, computed=4, moveTooSmall=194, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=4, ignoredLeafDriver=0, worse=2, accepted=0
[12/01 17:54:02   3706s]         Max accepted move=0.000um, total accepted move=0.000um
[12/01 17:54:02   3706s]         Legalizer API calls during this step: 13 succeeded with high effort: 13 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/01 17:54:02   3706s]       Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/01 17:54:02   3706s]       Global shorten wires B...
[12/01 17:54:02   3706s]         Legalizer API calls during this step: 591 succeeded with high effort: 591 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/01 17:54:02   3706s]       Global shorten wires B done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/01 17:54:02   3706s]       Move For Wirelength - branch...
[12/01 17:54:02   3706s]         Move for wirelength. considered=141, filtered=141, permitted=140, cannotCompute=0, computed=140, moveTooSmall=0, resolved=0, predictFail=2, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=135, accepted=7
[12/01 17:54:02   3706s]         Max accepted move=3.360um, total accepted move=9.520um, average move=1.360um
[12/01 17:54:02   3706s]         Move for wirelength. considered=141, filtered=141, permitted=140, cannotCompute=132, computed=8, moveTooSmall=0, resolved=0, predictFail=183, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=7, accepted=0
[12/01 17:54:02   3706s]         Max accepted move=0.000um, total accepted move=0.000um
[12/01 17:54:02   3706s]         Legalizer API calls during this step: 153 succeeded with high effort: 153 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/01 17:54:02   3706s]       Move For Wirelength - branch done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/01 17:54:02   3706s]       Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
[12/01 17:54:02   3706s]       Clock DAG stats after 'Wire Reduction extra effort':
[12/01 17:54:02   3706s]         cell counts      : b=0, i=140, icg=0, nicg=0, l=0, total=140
[12/01 17:54:02   3706s]         misc counts      : r=1, pp=0
[12/01 17:54:02   3706s]         cell areas       : b=0.000um^2, i=6238.758um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6238.758um^2
[12/01 17:54:02   3706s]         cell capacitance : b=0.000pF, i=4.924pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=4.924pF
[12/01 17:54:02   3706s]         sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[12/01 17:54:02   3706s]         wire capacitance : top=0.000pF, trunk=1.324pF, leaf=4.869pF, total=6.193pF
[12/01 17:54:02   3706s]         wire lengths     : top=0.000um, trunk=9291.713um, leaf=32910.331um, total=42202.044um
[12/01 17:54:02   3706s]         hp wire lengths  : top=0.000um, trunk=9078.720um, leaf=17698.800um, total=26777.520um
[12/01 17:54:02   3706s]       Clock DAG net violations after 'Wire Reduction extra effort': none
[12/01 17:54:02   3706s]       Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
[12/01 17:54:02   3706s]         Trunk : target=0.126ns count=61 avg=0.097ns sd=0.017ns min=0.029ns max=0.122ns {4 <= 0.076ns, 29 <= 0.101ns, 16 <= 0.113ns, 9 <= 0.120ns, 3 <= 0.126ns}
[12/01 17:54:02   3706s]         Leaf  : target=0.126ns count=80 avg=0.110ns sd=0.006ns min=0.076ns max=0.121ns {0 <= 0.076ns, 3 <= 0.101ns, 51 <= 0.113ns, 24 <= 0.120ns, 2 <= 0.126ns}
[12/01 17:54:02   3706s]       Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
[12/01 17:54:02   3706s]          Invs: INVX32: 117 INVX16: 22 INVX4: 1 
[12/01 17:54:02   3706s]       Primary reporting skew groups after 'Wire Reduction extra effort':
[12/01 17:54:02   3706s]         skew_group clk/constraint: insertion delay [min=0.479, max=0.568, avg=0.526, sd=0.019], skew [0.089 vs 0.107], 100% {0.479, 0.568} (wid=0.071 ws=0.042) (gid=0.517 gs=0.085)
[12/01 17:54:02   3706s]             min path sink: B2/ram_reg[289]/CLK
[12/01 17:54:02   3706s]             max path sink: B2/ram_reg[483]/CLK
[12/01 17:54:02   3706s]       Skew group summary after 'Wire Reduction extra effort':
[12/01 17:54:02   3706s]         skew_group clk/constraint: insertion delay [min=0.479, max=0.568, avg=0.526, sd=0.019], skew [0.089 vs 0.107], 100% {0.479, 0.568} (wid=0.071 ws=0.042) (gid=0.517 gs=0.085)
[12/01 17:54:02   3706s]       Legalizer API calls during this step: 2675 succeeded with high effort: 2675 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/01 17:54:02   3706s]     Wire Reduction extra effort done. (took cpu=0:00:01.1 real=0:00:01.1)
[12/01 17:54:02   3706s]     Optimizing orientation...
[12/01 17:54:02   3706s]     FlipOpt...
[12/01 17:54:02   3706s]     Disconnecting clock tree from netlist...
[12/01 17:54:02   3706s]     Disconnecting clock tree from netlist done.
[12/01 17:54:02   3706s]     Performing Single Threaded FlipOpt
[12/01 17:54:02   3706s]     Optimizing orientation on clock cells...
[12/01 17:54:02   3706s]       Orientation Wirelength Optimization: Attempted = 142 , Succeeded = 6 , Constraints Broken = 134 , CannotMove = 2 , Illegal = 0 , Other = 0
[12/01 17:54:02   3706s]     Optimizing orientation on clock cells done.
[12/01 17:54:02   3706s]     Resynthesising clock tree into netlist...
[12/01 17:54:02   3706s]       Reset timing graph...
[12/01 17:54:02   3706s] Ignoring AAE DB Resetting ...
[12/01 17:54:02   3706s]       Reset timing graph done.
[12/01 17:54:02   3706s]     Resynthesising clock tree into netlist done.
[12/01 17:54:02   3706s]     FlipOpt done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/01 17:54:02   3706s]     Optimizing orientation done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/01 17:54:02   3706s] End AAE Lib Interpolated Model. (MEM=5519.31 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/01 17:54:02   3706s]     Clock DAG stats after 'Wire Opt OverFix':
[12/01 17:54:02   3706s]       cell counts      : b=0, i=140, icg=0, nicg=0, l=0, total=140
[12/01 17:54:02   3706s]       misc counts      : r=1, pp=0
[12/01 17:54:02   3706s]       cell areas       : b=0.000um^2, i=6238.758um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6238.758um^2
[12/01 17:54:02   3706s]       cell capacitance : b=0.000pF, i=4.924pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=4.924pF
[12/01 17:54:02   3706s]       sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[12/01 17:54:02   3706s]       wire capacitance : top=0.000pF, trunk=1.321pF, leaf=4.869pF, total=6.190pF
[12/01 17:54:02   3706s]       wire lengths     : top=0.000um, trunk=9274.370um, leaf=32910.331um, total=42184.701um
[12/01 17:54:02   3706s]       hp wire lengths  : top=0.000um, trunk=9078.720um, leaf=17698.800um, total=26777.520um
[12/01 17:54:02   3706s]     Clock DAG net violations after 'Wire Opt OverFix': none
[12/01 17:54:02   3706s]     Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
[12/01 17:54:02   3706s]       Trunk : target=0.126ns count=61 avg=0.097ns sd=0.017ns min=0.029ns max=0.122ns {4 <= 0.076ns, 29 <= 0.101ns, 15 <= 0.113ns, 10 <= 0.120ns, 3 <= 0.126ns}
[12/01 17:54:02   3706s]       Leaf  : target=0.126ns count=80 avg=0.110ns sd=0.006ns min=0.076ns max=0.121ns {0 <= 0.076ns, 3 <= 0.101ns, 51 <= 0.113ns, 24 <= 0.120ns, 2 <= 0.126ns}
[12/01 17:54:02   3706s]     Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
[12/01 17:54:02   3706s]        Invs: INVX32: 117 INVX16: 22 INVX4: 1 
[12/01 17:54:02   3706s]     Primary reporting skew groups after 'Wire Opt OverFix':
[12/01 17:54:02   3706s]       skew_group clk/constraint: insertion delay [min=0.479, max=0.568, avg=0.526, sd=0.019], skew [0.089 vs 0.107], 100% {0.479, 0.568} (wid=0.071 ws=0.042) (gid=0.517 gs=0.085)
[12/01 17:54:02   3706s]           min path sink: B2/ram_reg[289]/CLK
[12/01 17:54:02   3706s]           max path sink: B2/ram_reg[483]/CLK
[12/01 17:54:02   3706s]     Skew group summary after 'Wire Opt OverFix':
[12/01 17:54:02   3706s]       skew_group clk/constraint: insertion delay [min=0.479, max=0.568, avg=0.526, sd=0.019], skew [0.089 vs 0.107], 100% {0.479, 0.568} (wid=0.071 ws=0.042) (gid=0.517 gs=0.085)
[12/01 17:54:02   3706s]     Legalizer API calls during this step: 2675 succeeded with high effort: 2675 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/01 17:54:02   3706s]   Wire Opt OverFix done. (took cpu=0:00:01.3 real=0:00:01.3)
[12/01 17:54:02   3706s]   Total capacitance is (rise=17.864pF fall=17.590pF), of which (rise=6.190pF fall=6.190pF) is wire, and (rise=11.674pF fall=11.400pF) is gate.
[12/01 17:54:02   3706s]   Stage::Polishing done. (took cpu=0:00:07.1 real=0:00:02.3)
[12/01 17:54:02   3706s]   Stage::Updating netlist...
[12/01 17:54:02   3706s]   Reset timing graph...
[12/01 17:54:02   3706s] Ignoring AAE DB Resetting ...
[12/01 17:54:02   3706s]   Reset timing graph done.
[12/01 17:54:02   3706s]   Setting non-default rules before calling refine place.
[12/01 17:54:02   3706s]   Leaving CCOpt scope - Cleaning up placement interface...
[12/01 17:54:02   3706s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:5519.3M
[12/01 17:54:02   3707s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.301, REAL:0.060, MEM:4899.3M
[12/01 17:54:02   3707s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.3 real=0:00:00.1)
[12/01 17:54:02   3707s]   Leaving CCOpt scope - ClockRefiner...
[12/01 17:54:02   3707s]   Assigned high priority to 140 instances.
[12/01 17:54:02   3707s]   Performing Clock Only Refine Place.
[12/01 17:54:02   3707s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Skipped, Datapath : Skipped.
[12/01 17:54:02   3707s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:4899.3M
[12/01 17:54:02   3707s] OPERPROF:   Starting DPlace-Init at level 2, MEM:4899.3M
[12/01 17:54:02   3707s] z: 2, totalTracks: 1
[12/01 17:54:02   3707s] z: 4, totalTracks: 1
[12/01 17:54:02   3707s] z: 6, totalTracks: 1
[12/01 17:54:02   3707s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 
[12/01 17:54:02   3707s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:4899.3M
[12/01 17:54:02   3707s] Info: 140 insts are soft-fixed.
[12/01 17:54:03   3707s] OPERPROF:       Starting CMU at level 4, MEM:5123.3M
[12/01 17:54:03   3707s] OPERPROF:       Finished CMU at level 4, CPU:0.017, REAL:0.009, MEM:5155.3M
[12/01 17:54:03   3707s] 
[12/01 17:54:03   3707s] Bad Lib Cell Checking (CMU) is done! (0)
[12/01 17:54:03   3707s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.087, REAL:0.052, MEM:4899.3M
[12/01 17:54:03   3707s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:4899.3M
[12/01 17:54:03   3707s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.004, REAL:0.003, MEM:5123.3M
[12/01 17:54:03   3707s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:01.0, mem=5123.3MB).
[12/01 17:54:03   3707s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.198, REAL:0.162, MEM:5123.3M
[12/01 17:54:03   3707s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.198, REAL:0.162, MEM:5123.3M
[12/01 17:54:03   3707s] TDRefine: refinePlace mode is spiral
[12/01 17:54:03   3707s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3859460.18
[12/01 17:54:03   3707s] OPERPROF: Starting RefinePlace at level 1, MEM:5123.3M
[12/01 17:54:03   3707s] *** Starting refinePlace (1:01:47 mem=5123.3M) ***
[12/01 17:54:03   3707s] Total net bbox length = 3.963e+06 (1.758e+06 2.205e+06) (ext = 3.774e+03)
[12/01 17:54:03   3707s] Info: 140 insts are soft-fixed.
[12/01 17:54:03   3707s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/01 17:54:03   3707s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/01 17:54:03   3707s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:5123.3M
[12/01 17:54:03   3707s] Starting refinePlace ...
[12/01 17:54:03   3707s] One DDP V2 for no tweak run.
[12/01 17:54:03   3707s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/01 17:54:03   3707s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 5123.3MB
[12/01 17:54:03   3707s] Statistics of distance of Instance movement in refine placement:
[12/01 17:54:03   3707s]   maximum (X+Y) =         0.00 um
[12/01 17:54:03   3707s]   mean    (X+Y) =         0.00 um
[12/01 17:54:03   3707s] Summary Report:
[12/01 17:54:03   3707s] Instances move: 0 (out of 131227 movable)
[12/01 17:54:03   3707s] Instances flipped: 0
[12/01 17:54:03   3707s] Mean displacement: 0.00 um
[12/01 17:54:03   3707s] Max displacement: 0.00 um 
[12/01 17:54:03   3707s] Total instances moved : 0
[12/01 17:54:03   3707s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.052, REAL:0.053, MEM:5123.3M
[12/01 17:54:03   3707s] Total net bbox length = 3.963e+06 (1.758e+06 2.205e+06) (ext = 3.774e+03)
[12/01 17:54:03   3707s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 5123.3MB
[12/01 17:54:03   3707s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=5123.3MB) @(1:01:47 - 1:01:48).
[12/01 17:54:03   3707s] *** Finished refinePlace (1:01:48 mem=5123.3M) ***
[12/01 17:54:03   3707s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3859460.18
[12/01 17:54:03   3707s] OPERPROF: Finished RefinePlace at level 1, CPU:0.277, REAL:0.277, MEM:5123.3M
[12/01 17:54:03   3707s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:5123.3M
[12/01 17:54:03   3707s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.289, REAL:0.057, MEM:4897.3M
[12/01 17:54:03   3707s]   ClockRefiner summary
[12/01 17:54:03   3707s]   All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 2223).
[12/01 17:54:03   3707s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 140).
[12/01 17:54:03   3707s]   Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 2083).
[12/01 17:54:03   3707s]   Revert refine place priority changes on 0 instances.
[12/01 17:54:03   3707s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.8 real=0:00:00.5)
[12/01 17:54:03   3707s]   Stage::Updating netlist done. (took cpu=0:00:01.1 real=0:00:00.6)
[12/01 17:54:03   3707s]   CCOpt::Phase::Implementation done. (took cpu=0:00:10.0 real=0:00:03.7)
[12/01 17:54:03   3707s]   CCOpt::Phase::eGRPC...
[12/01 17:54:03   3707s]   eGR Post Conditioning loop iteration 0...
[12/01 17:54:03   3707s]     Clock implementation routing...
[12/01 17:54:03   3707s]       Leaving CCOpt scope - Routing Tools...
[12/01 17:54:03   3708s] Net route status summary:
[12/01 17:54:03   3708s]   Clock:       141 (unrouted=141, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/01 17:54:03   3708s]   Non-clock: 133756 (unrouted=1604, trialRouted=132152, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=1604, (crossesIlmBoundary AND tooFewTerms=0)])
[12/01 17:54:03   3708s]       Routing using eGR only...
[12/01 17:54:03   3708s]         Early Global Route - eGR only step...
[12/01 17:54:03   3708s] (ccopt eGR): There are 141 nets for routing of which 141 have one or more fixed wires.
[12/01 17:54:03   3708s] (ccopt eGR): Start to route 141 all nets
[12/01 17:54:03   3708s] [PSP]    Started Early Global Route kernel ( Curr Mem: 4897.31 MB )
[12/01 17:54:03   3708s] (I)       Started Import and model ( Curr Mem: 4897.31 MB )
[12/01 17:54:03   3708s] (I)       Started Create place DB ( Curr Mem: 4897.31 MB )
[12/01 17:54:03   3708s] (I)       Started Import place data ( Curr Mem: 4897.31 MB )
[12/01 17:54:03   3708s] (I)       Started Read instances and placement ( Curr Mem: 4897.31 MB )
[12/01 17:54:03   3708s] (I)       Finished Read instances and placement ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 4963.19 MB )
[12/01 17:54:03   3708s] (I)       Started Read nets ( Curr Mem: 4963.19 MB )
[12/01 17:54:03   3708s] (I)       Finished Read nets ( CPU: 0.21 sec, Real: 0.22 sec, Curr Mem: 4989.19 MB )
[12/01 17:54:03   3708s] (I)       Finished Import place data ( CPU: 0.32 sec, Real: 0.32 sec, Curr Mem: 4989.19 MB )
[12/01 17:54:03   3708s] (I)       Finished Create place DB ( CPU: 0.32 sec, Real: 0.32 sec, Curr Mem: 4989.19 MB )
[12/01 17:54:03   3708s] (I)       Started Create route DB ( Curr Mem: 4989.19 MB )
[12/01 17:54:03   3708s] (I)       == Non-default Options ==
[12/01 17:54:03   3708s] (I)       Clean congestion better                            : true
[12/01 17:54:03   3708s] (I)       Estimate vias on DPT layer                         : true
[12/01 17:54:03   3708s] (I)       Clean congestion layer assignment rounds           : 3
[12/01 17:54:03   3708s] (I)       Layer constraints as soft constraints              : true
[12/01 17:54:03   3708s] (I)       Soft top layer                                     : true
[12/01 17:54:03   3708s] (I)       Skip prospective layer relax nets                  : true
[12/01 17:54:03   3708s] (I)       Better NDR handling                                : true
[12/01 17:54:03   3708s] (I)       Improved NDR modeling in LA                        : true
[12/01 17:54:03   3708s] (I)       Routing cost fix for NDR handling                  : true
[12/01 17:54:03   3708s] (I)       Update initial WL after Phase 1a                   : true
[12/01 17:54:03   3708s] (I)       Block tracks for preroutes                         : true
[12/01 17:54:03   3708s] (I)       Assign IRoute by net group key                     : true
[12/01 17:54:03   3708s] (I)       Block unroutable channels                          : true
[12/01 17:54:03   3708s] (I)       Block unroutable channel fix                       : true
[12/01 17:54:03   3708s] (I)       Block unroutable channels 3D                       : true
[12/01 17:54:03   3708s] (I)       Bound layer relaxed segment wl                     : true
[12/01 17:54:03   3708s] (I)       Bound layer relaxed segment wl fix                 : true
[12/01 17:54:03   3708s] (I)       Blocked pin reach length threshold                 : 2
[12/01 17:54:03   3708s] (I)       Check blockage within NDR space in TA              : true
[12/01 17:54:03   3708s] (I)       Skip must join for term with via pillar            : true
[12/01 17:54:03   3708s] (I)       Model find APA for IO pin                          : true
[12/01 17:54:03   3708s] (I)       On pin location for off pin term                   : true
[12/01 17:54:03   3708s] (I)       Handle EOL spacing                                 : true
[12/01 17:54:03   3708s] (I)       Merge PG vias by gap                               : true
[12/01 17:54:03   3708s] (I)       Maximum routing layer                              : 6
[12/01 17:54:03   3708s] (I)       Route selected nets only                           : true
[12/01 17:54:03   3708s] (I)       Refine MST                                         : true
[12/01 17:54:03   3708s] (I)       Honor PRL                                          : true
[12/01 17:54:03   3708s] (I)       Strong congestion aware                            : true
[12/01 17:54:03   3708s] (I)       Improved initial location for IRoutes              : true
[12/01 17:54:03   3708s] (I)       Multi panel TA                                     : true
[12/01 17:54:03   3708s] (I)       Penalize wire overlap                              : true
[12/01 17:54:03   3708s] (I)       Expand small instance blockage                     : true
[12/01 17:54:03   3708s] (I)       Reduce via in TA                                   : true
[12/01 17:54:03   3708s] (I)       SS-aware routing                                   : true
[12/01 17:54:03   3708s] (I)       Improve tree edge sharing                          : true
[12/01 17:54:03   3708s] (I)       Improve 2D via estimation                          : true
[12/01 17:54:03   3708s] (I)       Refine Steiner tree                                : true
[12/01 17:54:03   3708s] (I)       Build spine tree                                   : true
[12/01 17:54:03   3708s] (I)       Model pass through capacity                        : true
[12/01 17:54:03   3708s] (I)       Extend blockages by a half GCell                   : true
[12/01 17:54:03   3708s] (I)       Consider pin shapes                                : true
[12/01 17:54:03   3708s] (I)       Consider pin shapes for all nodes                  : true
[12/01 17:54:03   3708s] (I)       Consider NR APA                                    : true
[12/01 17:54:03   3708s] (I)       Consider IO pin shape                              : true
[12/01 17:54:03   3708s] (I)       Fix pin connection bug                             : true
[12/01 17:54:03   3708s] (I)       Consider layer RC for local wires                  : true
[12/01 17:54:03   3708s] (I)       LA-aware pin escape length                         : 2
[12/01 17:54:03   3708s] (I)       Connect multiple ports                             : true
[12/01 17:54:03   3708s] (I)       Split for must join                                : true
[12/01 17:54:03   3708s] (I)       Number of threads                                  : 16
[12/01 17:54:03   3708s] (I)       Routing effort level                               : 10000
[12/01 17:54:03   3708s] (I)       Special modeling for N7                            : 0
[12/01 17:54:03   3708s] (I)       Special modeling for N6                            : 0
[12/01 17:54:03   3708s] (I)       Special modeling for N2                            : 0
[12/01 17:54:03   3708s] (I)       Special modeling for N3 v9                         : 0
[12/01 17:54:03   3708s] (I)       Special modeling for N5 v6                         : 0
[12/01 17:54:03   3708s] (I)       Special modeling for N5PPv2                        : 0
[12/01 17:54:03   3708s] (I)       Special settings for S3                            : 0
[12/01 17:54:03   3708s] (I)       Special settings for S4                            : 0
[12/01 17:54:03   3708s] (I)       Special settings for S5 v2                         : 0
[12/01 17:54:03   3708s] (I)       Special settings for S7                            : 0
[12/01 17:54:03   3708s] (I)       Special settings for S8 v6                         : 0
[12/01 17:54:03   3708s] (I)       Prefer layer length threshold                      : 8
[12/01 17:54:03   3708s] (I)       Overflow penalty cost                              : 10
[12/01 17:54:03   3708s] (I)       A-star cost                                        : 0.300000
[12/01 17:54:03   3708s] (I)       Misalignment cost                                  : 10.000000
[12/01 17:54:03   3708s] (I)       Threshold for short IRoute                         : 6
[12/01 17:54:03   3708s] (I)       Via cost during post routing                       : 1.000000
[12/01 17:54:03   3708s] (I)       Layer congestion ratios                            : { { 1.0 } }
[12/01 17:54:03   3708s] (I)       Source-to-sink ratio                               : 0.300000
[12/01 17:54:03   3708s] (I)       Scenic ratio bound                                 : 3.000000
[12/01 17:54:03   3708s] (I)       Segment layer relax scenic ratio                   : 1.250000
[12/01 17:54:03   3708s] (I)       Source-sink aware LA ratio                         : 0.500000
[12/01 17:54:03   3708s] (I)       PG-aware similar topology routing                  : true
[12/01 17:54:03   3708s] (I)       Maze routing via cost fix                          : true
[12/01 17:54:03   3708s] (I)       Apply PRL on PG terms                              : true
[12/01 17:54:03   3708s] (I)       Apply PRL on obs objects                           : true
[12/01 17:54:03   3708s] (I)       Handle range-type spacing rules                    : true
[12/01 17:54:03   3708s] (I)       PG gap threshold multiplier                        : 10.000000
[12/01 17:54:03   3708s] (I)       Parallel spacing query fix                         : true
[12/01 17:54:03   3708s] (I)       Force source to root IR                            : true
[12/01 17:54:03   3708s] (I)       Layer Weights                                      : L2:4 L3:2.5
[12/01 17:54:03   3708s] (I)       Do not relax to DPT layer                          : true
[12/01 17:54:03   3708s] (I)       No DPT in post routing                             : true
[12/01 17:54:03   3708s] (I)       Modeling PG via merging fix                        : true
[12/01 17:54:03   3708s] (I)       Shield aware TA                                    : true
[12/01 17:54:03   3708s] (I)       Strong shield aware TA                             : true
[12/01 17:54:03   3708s] (I)       Overflow calculation fix in LA                     : true
[12/01 17:54:03   3708s] (I)       Post routing fix                                   : true
[12/01 17:54:03   3708s] (I)       Strong post routing                                : true
[12/01 17:54:03   3708s] (I)       NDR via pillar fix                                 : true
[12/01 17:54:03   3708s] (I)       Violation on path threshold                        : 1
[12/01 17:54:03   3708s] (I)       Pass through capacity modeling                     : true
[12/01 17:54:03   3708s] (I)       Select the non-relaxed segments in post routing stage : true
[12/01 17:54:03   3708s] (I)       Select term pin box for io pin                     : true
[12/01 17:54:03   3708s] (I)       Penalize NDR sharing                               : true
[12/01 17:54:03   3708s] (I)       Keep fixed segments                                : true
[12/01 17:54:03   3708s] (I)       Reorder net groups by key                          : true
[12/01 17:54:03   3708s] (I)       Increase net scenic ratio                          : true
[12/01 17:54:03   3708s] (I)       Method to set GCell size                           : row
[12/01 17:54:03   3708s] (I)       Connect multiple ports and must join fix           : true
[12/01 17:54:03   3708s] (I)       Avoid high resistance layers                       : true
[12/01 17:54:03   3708s] (I)       Fix unreachable term connection                    : true
[12/01 17:54:03   3708s] (I)       Model find APA for IO pin fix                      : true
[12/01 17:54:03   3708s] (I)       Avoid connecting non-metal layers                  : true
[12/01 17:54:03   3708s] (I)       Use track pitch for NDR                            : true
[12/01 17:54:03   3708s] (I)       Top layer relaxation fix                           : true
[12/01 17:54:03   3708s] (I)       Counted 3079 PG shapes. We will not process PG shapes layer by layer.
[12/01 17:54:03   3708s] (I)       Started Import route data (16T) ( Curr Mem: 4989.19 MB )
[12/01 17:54:03   3708s] (I)       ============== Pin Summary ==============
[12/01 17:54:03   3708s] (I)       +-------+--------+---------+------------+
[12/01 17:54:03   3708s] (I)       | Layer | # pins | % total |      Group |
[12/01 17:54:03   3708s] (I)       +-------+--------+---------+------------+
[12/01 17:54:03   3708s] (I)       |     1 | 365906 |   99.97 |        Pin |
[12/01 17:54:03   3708s] (I)       |     2 |     86 |    0.02 | Pin access |
[12/01 17:54:03   3708s] (I)       |     3 |     11 |    0.00 | Pin access |
[12/01 17:54:03   3708s] (I)       |     4 |      1 |    0.00 |      Upper |
[12/01 17:54:03   3708s] (I)       |     5 |      1 |    0.00 |      Upper |
[12/01 17:54:03   3708s] (I)       |     6 |      0 |    0.00 |      Upper |
[12/01 17:54:03   3708s] (I)       +-------+--------+---------+------------+
[12/01 17:54:03   3708s] (I)       Use row-based GCell size
[12/01 17:54:03   3708s] (I)       Use row-based GCell align
[12/01 17:54:03   3708s] (I)       GCell unit size   : 7840
[12/01 17:54:03   3708s] (I)       GCell multiplier  : 1
[12/01 17:54:03   3708s] (I)       GCell row height  : 7840
[12/01 17:54:03   3708s] (I)       Actual row height : 7840
[12/01 17:54:03   3708s] (I)       GCell align ref   : 40320 40320
[12/01 17:54:03   3708s] [NR-eGR] Track table information for default rule: 
[12/01 17:54:03   3708s] [NR-eGR] METAL1 has no routable track
[12/01 17:54:03   3708s] [NR-eGR] METAL2 has single uniform track structure
[12/01 17:54:03   3708s] [NR-eGR] METAL3 has single uniform track structure
[12/01 17:54:03   3708s] [NR-eGR] METAL4 has single uniform track structure
[12/01 17:54:03   3708s] [NR-eGR] METAL5 has single uniform track structure
[12/01 17:54:03   3708s] [NR-eGR] METAL6 has single uniform track structure
[12/01 17:54:03   3708s] (I)       ============== Default via ===============
[12/01 17:54:03   3708s] (I)       +---+------------------+-----------------+
[12/01 17:54:03   3708s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut |
[12/01 17:54:03   3708s] (I)       +---+------------------+-----------------+
[12/01 17:54:03   3708s] (I)       | 1 |    4  VIA12_VV   |    4  VIA12_VV  |
[12/01 17:54:03   3708s] (I)       | 2 |    5  VIA2       |    5  VIA2      |
[12/01 17:54:03   3708s] (I)       | 3 |    8  VIA3       |    8  VIA3      |
[12/01 17:54:03   3708s] (I)       | 4 |   11  VIA4       |   11  VIA4      |
[12/01 17:54:03   3708s] (I)       | 5 |   14  VIA5       |   14  VIA5      |
[12/01 17:54:03   3708s] (I)       +---+------------------+-----------------+
[12/01 17:54:03   3708s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 4989.19 MB )
[12/01 17:54:03   3708s] (I)       Started Read routing blockages ( Curr Mem: 4989.19 MB )
[12/01 17:54:03   3708s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4989.19 MB )
[12/01 17:54:03   3708s] (I)       Started Read instance blockages ( Curr Mem: 4989.19 MB )
[12/01 17:54:03   3708s] (I)       Finished Read instance blockages ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 4989.19 MB )
[12/01 17:54:03   3708s] (I)       Started Read PG blockages ( Curr Mem: 4989.19 MB )
[12/01 17:54:03   3708s] [NR-eGR] Read 12 PG shapes
[12/01 17:54:03   3708s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4989.19 MB )
[12/01 17:54:03   3708s] (I)       Started Read boundary cut boxes ( Curr Mem: 4989.19 MB )
[12/01 17:54:03   3708s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4989.19 MB )
[12/01 17:54:03   3708s] [NR-eGR] #Routing Blockages  : 0
[12/01 17:54:03   3708s] [NR-eGR] #Instance Blockages : 7023
[12/01 17:54:03   3708s] [NR-eGR] #PG Blockages       : 12
[12/01 17:54:03   3708s] [NR-eGR] #Halo Blockages     : 0
[12/01 17:54:03   3708s] [NR-eGR] #Boundary Blockages : 0
[12/01 17:54:03   3708s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 4989.19 MB )
[12/01 17:54:03   3708s] (I)       Started Read blackboxes ( Curr Mem: 4989.19 MB )
[12/01 17:54:03   3708s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/01 17:54:03   3708s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4989.19 MB )
[12/01 17:54:03   3708s] (I)       Started Read prerouted ( Curr Mem: 4989.19 MB )
[12/01 17:54:03   3708s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/01 17:54:03   3708s] (I)       Finished Read prerouted ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 4989.19 MB )
[12/01 17:54:03   3708s] (I)       Started Read unlegalized nets ( Curr Mem: 4989.19 MB )
[12/01 17:54:03   3708s] (I)       Finished Read unlegalized nets ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 4989.19 MB )
[12/01 17:54:03   3708s] (I)       Started Read nets ( Curr Mem: 4989.19 MB )
[12/01 17:54:03   3708s] [NR-eGR] Read numTotalNets=132293  numIgnoredNets=132152
[12/01 17:54:03   3708s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4989.19 MB )
[12/01 17:54:03   3708s] [NR-eGR] Connected 0 must-join pins/ports
[12/01 17:54:03   3708s] (I)       Started Set up via pillars ( Curr Mem: 4989.19 MB )
[12/01 17:54:03   3708s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4989.19 MB )
[12/01 17:54:03   3708s] (I)       early_global_route_priority property id does not exist.
[12/01 17:54:03   3708s] (I)       Started Initialize 3D grid graph ( Curr Mem: 4989.19 MB )
[12/01 17:54:03   3708s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4989.19 MB )
[12/01 17:54:03   3708s] (I)       Model blockages into capacity
[12/01 17:54:03   3708s] (I)       Read Num Blocks=7749  Num Prerouted Wires=0  Num CS=0
[12/01 17:54:03   3708s] (I)       Started Initialize 3D capacity ( Curr Mem: 4989.19 MB )
[12/01 17:54:03   3708s] (I)       Layer 1 (V) : #blockages 7027 : #preroutes 0
[12/01 17:54:03   3708s] (I)       Layer 2 (H) : #blockages 678 : #preroutes 0
[12/01 17:54:03   3708s] (I)       Layer 3 (V) : #blockages 24 : #preroutes 0
[12/01 17:54:03   3708s] (I)       Layer 4 (H) : #blockages 20 : #preroutes 0
[12/01 17:54:03   3708s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[12/01 17:54:03   3708s] (I)       Finished Initialize 3D capacity ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 4989.19 MB )
[12/01 17:54:03   3708s] (I)       -- layer congestion ratio --
[12/01 17:54:03   3708s] (I)       Layer 1 : 0.100000
[12/01 17:54:03   3708s] (I)       Layer 2 : 0.700000
[12/01 17:54:03   3708s] (I)       Layer 3 : 0.700000
[12/01 17:54:03   3708s] (I)       Layer 4 : 1.000000
[12/01 17:54:03   3708s] (I)       Layer 5 : 1.000000
[12/01 17:54:03   3708s] (I)       Layer 6 : 1.000000
[12/01 17:54:03   3708s] (I)       ----------------------------
[12/01 17:54:03   3708s] (I)       Started Move terms for access (16T) ( Curr Mem: 4989.19 MB )
[12/01 17:54:03   3708s] (I)       Moved 118 terms for better access 
[12/01 17:54:03   3708s] (I)       Finished Move terms for access (16T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4989.19 MB )
[12/01 17:54:03   3708s] (I)       Number of ignored nets                =      0
[12/01 17:54:03   3708s] (I)       Number of connected nets              =      0
[12/01 17:54:03   3708s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[12/01 17:54:03   3708s] (I)       Number of clock nets                  =    141.  Ignored: No
[12/01 17:54:03   3708s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/01 17:54:03   3708s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/01 17:54:03   3708s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/01 17:54:03   3708s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/01 17:54:03   3708s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/01 17:54:03   3708s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/01 17:54:03   3708s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/01 17:54:03   3708s] (I)       Finished Import route data (16T) ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 4989.19 MB )
[12/01 17:54:03   3708s] (I)       Finished Create route DB ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 4989.19 MB )
[12/01 17:54:03   3708s] (I)       Started Read aux data ( Curr Mem: 4989.19 MB )
[12/01 17:54:03   3708s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4989.19 MB )
[12/01 17:54:03   3708s] (I)       Started Others data preparation ( Curr Mem: 4989.19 MB )
[12/01 17:54:03   3708s] [NR-eGR] There are 141 clock nets ( 141 with NDR ).
[12/01 17:54:03   3708s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4989.19 MB )
[12/01 17:54:03   3708s] (I)       Started Create route kernel ( Curr Mem: 4989.19 MB )
[12/01 17:54:03   3708s] (I)       Ndr track 0 does not exist
[12/01 17:54:03   3708s] (I)       Ndr track 0 does not exist
[12/01 17:54:03   3708s] (I)       ---------------------Grid Graph Info--------------------
[12/01 17:54:03   3708s] (I)       Routing area        : (0, 0) - (2738400, 2730560)
[12/01 17:54:03   3708s] (I)       Core area           : (40320, 40320) - (2698080, 2690240)
[12/01 17:54:03   3708s] (I)       Site width          :  1120  (dbu)
[12/01 17:54:03   3708s] (I)       Row height          :  7840  (dbu)
[12/01 17:54:03   3708s] (I)       GCell row height    :  7840  (dbu)
[12/01 17:54:03   3708s] (I)       GCell width         :  7840  (dbu)
[12/01 17:54:03   3708s] (I)       GCell height        :  7840  (dbu)
[12/01 17:54:03   3708s] (I)       Grid                :   350   349     6
[12/01 17:54:03   3708s] (I)       Layer numbers       :     1     2     3     4     5     6
[12/01 17:54:03   3708s] (I)       Vertical capacity   :     0  7840     0  7840     0  7840
[12/01 17:54:03   3708s] (I)       Horizontal capacity :     0     0  7840     0  7840     0
[12/01 17:54:03   3708s] (I)       Default wire width  :   460   560   560   560   560   880
[12/01 17:54:03   3708s] (I)       Default wire space  :   460   560   560   560   560   920
[12/01 17:54:03   3708s] (I)       Default wire pitch  :   920  1120  1120  1120  1120  1800
[12/01 17:54:03   3708s] (I)       Default pitch size  :   920  1120  1120  1120  1120  2240
[12/01 17:54:03   3708s] (I)       First track coord   :     0   560   560   560   560  2800
[12/01 17:54:03   3708s] (I)       Num tracks per GCell:  8.52  7.00  7.00  7.00  7.00  3.50
[12/01 17:54:03   3708s] (I)       Total num of tracks :     0  2445  2438  2445  2438  1222
[12/01 17:54:03   3708s] (I)       Num of masks        :     1     1     1     1     1     1
[12/01 17:54:03   3708s] (I)       Num of trim masks   :     0     0     0     0     0     0
[12/01 17:54:03   3708s] (I)       --------------------------------------------------------
[12/01 17:54:03   3708s] 
[12/01 17:54:03   3708s] [NR-eGR] ============ Routing rule table ============
[12/01 17:54:03   3708s] [NR-eGR] Rule id: 0  Nets: 141 
[12/01 17:54:03   3708s] (I)       ID:0  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[12/01 17:54:03   3708s] (I)       Pitch:  L1=1840  L2=2240  L3=2240  L4=2240  L5=2240  L6=3600
[12/01 17:54:03   3708s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2
[12/01 17:54:03   3708s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/01 17:54:03   3708s] [NR-eGR] Rule id: 1  Nets: 0 
[12/01 17:54:03   3708s] (I)       ID:1  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/01 17:54:03   3708s] (I)       Pitch:  L1=920  L2=1120  L3=1120  L4=1120  L5=1120  L6=2240
[12/01 17:54:03   3708s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/01 17:54:03   3708s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/01 17:54:03   3708s] [NR-eGR] ========================================
[12/01 17:54:03   3708s] [NR-eGR] 
[12/01 17:54:03   3708s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/01 17:54:03   3708s] (I)       blocked tracks on layer2 : = 62152 / 853305 (7.28%)
[12/01 17:54:03   3708s] (I)       blocked tracks on layer3 : = 3392 / 853300 (0.40%)
[12/01 17:54:03   3708s] (I)       blocked tracks on layer4 : = 17992 / 853305 (2.11%)
[12/01 17:54:03   3708s] (I)       blocked tracks on layer5 : = 11104 / 853300 (1.30%)
[12/01 17:54:03   3708s] (I)       blocked tracks on layer6 : = 0 / 426478 (0.00%)
[12/01 17:54:03   3708s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4989.19 MB )
[12/01 17:54:04   3708s] (I)       Finished Import and model ( CPU: 0.47 sec, Real: 0.47 sec, Curr Mem: 4989.19 MB )
[12/01 17:54:04   3708s] (I)       Reset routing kernel
[12/01 17:54:04   3708s] (I)       Started Global Routing ( Curr Mem: 4989.19 MB )
[12/01 17:54:04   3708s] (I)       Started Initialization ( Curr Mem: 4989.19 MB )
[12/01 17:54:04   3708s] (I)       totalPins=2364  totalGlobalPin=2345 (99.20%)
[12/01 17:54:04   3708s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4989.19 MB )
[12/01 17:54:04   3708s] (I)       Started Net group 1 ( Curr Mem: 4989.19 MB )
[12/01 17:54:04   3708s] (I)       Started Generate topology (16T) ( Curr Mem: 4989.19 MB )
[12/01 17:54:04   3708s] (I)       Finished Generate topology (16T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 4997.19 MB )
[12/01 17:54:04   3708s] (I)       total 2D Cap : 1685261 = (849908 H, 835353 V)
[12/01 17:54:04   3708s] [NR-eGR] Layer group 1: route 141 net(s) in layer range [3, 4]
[12/01 17:54:04   3708s] (I)       
[12/01 17:54:04   3708s] (I)       ============  Phase 1a Route ============
[12/01 17:54:04   3708s] (I)       Started Phase 1a ( Curr Mem: 4997.19 MB )
[12/01 17:54:04   3708s] (I)       Started Pattern routing (16T) ( Curr Mem: 4997.19 MB )
[12/01 17:54:04   3708s] (I)       Finished Pattern routing (16T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4997.19 MB )
[12/01 17:54:04   3708s] (I)       Usage: 10789 = (5201 H, 5588 V) = (0.61% H, 0.67% V) = (2.039e+04um H, 2.190e+04um V)
[12/01 17:54:04   3708s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 4997.19 MB )
[12/01 17:54:04   3708s] (I)       
[12/01 17:54:04   3708s] (I)       ============  Phase 1b Route ============
[12/01 17:54:04   3708s] (I)       Started Phase 1b ( Curr Mem: 4997.19 MB )
[12/01 17:54:04   3708s] (I)       Usage: 10789 = (5201 H, 5588 V) = (0.61% H, 0.67% V) = (2.039e+04um H, 2.190e+04um V)
[12/01 17:54:04   3708s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.229288e+04um
[12/01 17:54:04   3708s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4997.19 MB )
[12/01 17:54:04   3708s] (I)       
[12/01 17:54:04   3708s] (I)       ============  Phase 1c Route ============
[12/01 17:54:04   3708s] (I)       Started Phase 1c ( Curr Mem: 4997.19 MB )
[12/01 17:54:04   3708s] (I)       Usage: 10789 = (5201 H, 5588 V) = (0.61% H, 0.67% V) = (2.039e+04um H, 2.190e+04um V)
[12/01 17:54:04   3708s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4997.19 MB )
[12/01 17:54:04   3708s] (I)       
[12/01 17:54:04   3708s] (I)       ============  Phase 1d Route ============
[12/01 17:54:04   3708s] (I)       Started Phase 1d ( Curr Mem: 4997.19 MB )
[12/01 17:54:04   3708s] (I)       Usage: 10789 = (5201 H, 5588 V) = (0.61% H, 0.67% V) = (2.039e+04um H, 2.190e+04um V)
[12/01 17:54:04   3708s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4997.19 MB )
[12/01 17:54:04   3708s] (I)       
[12/01 17:54:04   3708s] (I)       ============  Phase 1e Route ============
[12/01 17:54:04   3708s] (I)       Started Phase 1e ( Curr Mem: 4997.19 MB )
[12/01 17:54:04   3708s] (I)       Started Route legalization ( Curr Mem: 4997.19 MB )
[12/01 17:54:04   3708s] (I)       Started Legalize Blockage Violations ( Curr Mem: 4997.19 MB )
[12/01 17:54:04   3708s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4997.19 MB )
[12/01 17:54:04   3708s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4997.19 MB )
[12/01 17:54:04   3708s] (I)       Usage: 10789 = (5201 H, 5588 V) = (0.61% H, 0.67% V) = (2.039e+04um H, 2.190e+04um V)
[12/01 17:54:04   3708s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.229288e+04um
[12/01 17:54:04   3708s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4997.19 MB )
[12/01 17:54:04   3708s] (I)       
[12/01 17:54:04   3708s] (I)       ============  Phase 1f Route ============
[12/01 17:54:04   3708s] (I)       Started Phase 1f ( Curr Mem: 4997.19 MB )
[12/01 17:54:04   3708s] (I)       Usage: 10789 = (5201 H, 5588 V) = (0.61% H, 0.67% V) = (2.039e+04um H, 2.190e+04um V)
[12/01 17:54:04   3708s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4997.19 MB )
[12/01 17:54:04   3708s] (I)       
[12/01 17:54:04   3708s] (I)       ============  Phase 1g Route ============
[12/01 17:54:04   3708s] (I)       Started Phase 1g ( Curr Mem: 4997.19 MB )
[12/01 17:54:04   3708s] (I)       Started Post Routing ( Curr Mem: 4997.19 MB )
[12/01 17:54:04   3708s] (I)       Finished Post Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4997.19 MB )
[12/01 17:54:04   3708s] (I)       Usage: 10690 = (5135 H, 5555 V) = (0.60% H, 0.66% V) = (2.013e+04um H, 2.178e+04um V)
[12/01 17:54:04   3708s] (I)       Finished Phase 1g ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4997.19 MB )
[12/01 17:54:04   3708s] (I)       numNets=141  numFullyRipUpNets=9  numPartialRipUpNets=9 routedWL=9743
[12/01 17:54:04   3708s] [NR-eGR] Create a new net group with 9 nets and layer range [3, 6]
[12/01 17:54:04   3708s] (I)       
[12/01 17:54:04   3708s] (I)       ============  Phase 1h Route ============
[12/01 17:54:04   3708s] (I)       Started Phase 1h ( Curr Mem: 4997.19 MB )
[12/01 17:54:04   3708s] (I)       Started Post Routing ( Curr Mem: 4997.19 MB )
[12/01 17:54:04   3708s] (I)       Finished Post Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4997.19 MB )
[12/01 17:54:04   3708s] (I)       Usage: 10287 = (4955 H, 5332 V) = (0.58% H, 0.64% V) = (1.942e+04um H, 2.090e+04um V)
[12/01 17:54:04   3708s] (I)       Finished Phase 1h ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4997.19 MB )
[12/01 17:54:04   3708s] (I)       Started Layer assignment (16T) ( Curr Mem: 4997.19 MB )
[12/01 17:54:04   3708s] (I)       Current Layer assignment (16T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4997.19 MB )
[12/01 17:54:04   3708s] (I)       Finished Layer assignment (16T) ( CPU: 0.13 sec, Real: 0.02 sec, Curr Mem: 4997.19 MB )
[12/01 17:54:04   3708s] (I)       Finished Net group 1 ( CPU: 0.17 sec, Real: 0.05 sec, Curr Mem: 4997.19 MB )
[12/01 17:54:04   3708s] (I)       Started Net group 2 ( Curr Mem: 4997.19 MB )
[12/01 17:54:04   3708s] (I)       Started Generate topology (16T) ( Curr Mem: 4997.19 MB )
[12/01 17:54:04   3708s] (I)       Finished Generate topology (16T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4997.19 MB )
[12/01 17:54:04   3708s] (I)       total 2D Cap : 2953959 = (1692128 H, 1261831 V)
[12/01 17:54:04   3708s] [NR-eGR] Layer group 2: route 9 net(s) in layer range [3, 6]
[12/01 17:54:04   3708s] (I)       
[12/01 17:54:04   3708s] (I)       ============  Phase 1a Route ============
[12/01 17:54:04   3708s] (I)       Started Phase 1a ( Curr Mem: 4997.19 MB )
[12/01 17:54:04   3708s] (I)       Started Pattern routing (16T) ( Curr Mem: 4997.19 MB )
[12/01 17:54:04   3708s] (I)       Finished Pattern routing (16T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4997.19 MB )
[12/01 17:54:04   3708s] (I)       Usage: 11304 = (5451 H, 5853 V) = (0.32% H, 0.46% V) = (2.137e+04um H, 2.294e+04um V)
[12/01 17:54:04   3708s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4997.19 MB )
[12/01 17:54:04   3708s] (I)       
[12/01 17:54:04   3708s] (I)       ============  Phase 1b Route ============
[12/01 17:54:04   3708s] (I)       Started Phase 1b ( Curr Mem: 4997.19 MB )
[12/01 17:54:04   3708s] (I)       Usage: 11304 = (5451 H, 5853 V) = (0.32% H, 0.46% V) = (2.137e+04um H, 2.294e+04um V)
[12/01 17:54:04   3708s] (I)       Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 4.431168e+04um
[12/01 17:54:04   3708s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4997.19 MB )
[12/01 17:54:04   3708s] (I)       
[12/01 17:54:04   3708s] (I)       ============  Phase 1c Route ============
[12/01 17:54:04   3708s] (I)       Started Phase 1c ( Curr Mem: 4997.19 MB )
[12/01 17:54:04   3708s] (I)       Usage: 11304 = (5451 H, 5853 V) = (0.32% H, 0.46% V) = (2.137e+04um H, 2.294e+04um V)
[12/01 17:54:04   3708s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4997.19 MB )
[12/01 17:54:04   3708s] (I)       
[12/01 17:54:04   3708s] (I)       ============  Phase 1d Route ============
[12/01 17:54:04   3708s] (I)       Started Phase 1d ( Curr Mem: 4997.19 MB )
[12/01 17:54:04   3708s] (I)       Usage: 11304 = (5451 H, 5853 V) = (0.32% H, 0.46% V) = (2.137e+04um H, 2.294e+04um V)
[12/01 17:54:04   3708s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4997.19 MB )
[12/01 17:54:04   3708s] (I)       
[12/01 17:54:04   3708s] (I)       ============  Phase 1e Route ============
[12/01 17:54:04   3708s] (I)       Started Phase 1e ( Curr Mem: 4997.19 MB )
[12/01 17:54:04   3708s] (I)       Started Route legalization ( Curr Mem: 4997.19 MB )
[12/01 17:54:04   3708s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4997.19 MB )
[12/01 17:54:04   3708s] (I)       Usage: 11304 = (5451 H, 5853 V) = (0.32% H, 0.46% V) = (2.137e+04um H, 2.294e+04um V)
[12/01 17:54:04   3708s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 4.431168e+04um
[12/01 17:54:04   3708s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4997.19 MB )
[12/01 17:54:04   3708s] (I)       
[12/01 17:54:04   3708s] (I)       ============  Phase 1f Route ============
[12/01 17:54:04   3708s] (I)       Started Phase 1f ( Curr Mem: 4997.19 MB )
[12/01 17:54:04   3708s] (I)       Usage: 11304 = (5451 H, 5853 V) = (0.32% H, 0.46% V) = (2.137e+04um H, 2.294e+04um V)
[12/01 17:54:04   3708s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4997.19 MB )
[12/01 17:54:04   3708s] (I)       
[12/01 17:54:04   3708s] (I)       ============  Phase 1g Route ============
[12/01 17:54:04   3708s] (I)       Started Phase 1g ( Curr Mem: 4997.19 MB )
[12/01 17:54:04   3708s] (I)       Started Post Routing ( Curr Mem: 4997.19 MB )
[12/01 17:54:04   3708s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4997.19 MB )
[12/01 17:54:04   3708s] (I)       Usage: 11276 = (5432 H, 5844 V) = (0.32% H, 0.46% V) = (2.129e+04um H, 2.291e+04um V)
[12/01 17:54:04   3708s] (I)       Finished Phase 1g ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4997.19 MB )
[12/01 17:54:04   3708s] (I)       numNets=9  numFullyRipUpNets=0  numPartialRipUpNets=3 routedWL=650
[12/01 17:54:04   3708s] [NR-eGR] Create a new net group with 3 nets and layer range [2, 6]
[12/01 17:54:04   3708s] (I)       
[12/01 17:54:04   3708s] (I)       ============  Phase 1h Route ============
[12/01 17:54:04   3708s] (I)       Started Phase 1h ( Curr Mem: 4997.19 MB )
[12/01 17:54:04   3708s] (I)       Started Post Routing ( Curr Mem: 4997.19 MB )
[12/01 17:54:04   3708s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4997.19 MB )
[12/01 17:54:04   3708s] (I)       Usage: 11273 = (5437 H, 5836 V) = (0.32% H, 0.46% V) = (2.131e+04um H, 2.288e+04um V)
[12/01 17:54:04   3708s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4997.19 MB )
[12/01 17:54:04   3708s] (I)       Started Layer assignment (16T) ( Curr Mem: 4997.19 MB )
[12/01 17:54:04   3708s] (I)       Current Layer assignment (16T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4997.19 MB )
[12/01 17:54:04   3708s] (I)       Finished Layer assignment (16T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 4997.19 MB )
[12/01 17:54:04   3708s] (I)       Finished Net group 2 ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 4997.19 MB )
[12/01 17:54:04   3708s] (I)       Started Net group 3 ( Curr Mem: 4997.19 MB )
[12/01 17:54:04   3708s] (I)       Started Generate topology (16T) ( Curr Mem: 4997.19 MB )
[12/01 17:54:04   3708s] (I)       Finished Generate topology (16T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4997.19 MB )
[12/01 17:54:04   3708s] (I)       total 2D Cap : 3761281 = (1692128 H, 2069153 V)
[12/01 17:54:04   3708s] [NR-eGR] Layer group 3: route 3 net(s) in layer range [2, 6]
[12/01 17:54:04   3708s] (I)       
[12/01 17:54:04   3708s] (I)       ============  Phase 1a Route ============
[12/01 17:54:04   3708s] (I)       Started Phase 1a ( Curr Mem: 4997.19 MB )
[12/01 17:54:04   3708s] (I)       Started Pattern routing (16T) ( Curr Mem: 4997.19 MB )
[12/01 17:54:04   3708s] (I)       Finished Pattern routing (16T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4997.19 MB )
[12/01 17:54:04   3708s] (I)       Usage: 11981 = (5803 H, 6178 V) = (0.34% H, 0.30% V) = (2.275e+04um H, 2.422e+04um V)
[12/01 17:54:04   3708s] (I)       Started Add via demand to 2D ( Curr Mem: 4997.19 MB )
[12/01 17:54:04   3708s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4997.19 MB )
[12/01 17:54:04   3708s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4997.19 MB )
[12/01 17:54:04   3708s] (I)       
[12/01 17:54:04   3708s] (I)       ============  Phase 1b Route ============
[12/01 17:54:04   3708s] (I)       Started Phase 1b ( Curr Mem: 4997.19 MB )
[12/01 17:54:04   3708s] (I)       Usage: 11981 = (5803 H, 6178 V) = (0.34% H, 0.30% V) = (2.275e+04um H, 2.422e+04um V)
[12/01 17:54:04   3708s] (I)       Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 4.696552e+04um
[12/01 17:54:04   3708s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[12/01 17:54:04   3708s] (I)       Congestion threshold : each 60.00, sum 90.00
[12/01 17:54:04   3708s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4997.19 MB )
[12/01 17:54:04   3708s] (I)       
[12/01 17:54:04   3708s] (I)       ============  Phase 1c Route ============
[12/01 17:54:04   3708s] (I)       Started Phase 1c ( Curr Mem: 4997.19 MB )
[12/01 17:54:04   3708s] (I)       Usage: 11981 = (5803 H, 6178 V) = (0.34% H, 0.30% V) = (2.275e+04um H, 2.422e+04um V)
[12/01 17:54:04   3708s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4997.19 MB )
[12/01 17:54:04   3708s] (I)       
[12/01 17:54:04   3708s] (I)       ============  Phase 1d Route ============
[12/01 17:54:04   3708s] (I)       Started Phase 1d ( Curr Mem: 4997.19 MB )
[12/01 17:54:04   3708s] (I)       Usage: 11981 = (5803 H, 6178 V) = (0.34% H, 0.30% V) = (2.275e+04um H, 2.422e+04um V)
[12/01 17:54:04   3708s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4997.19 MB )
[12/01 17:54:04   3708s] (I)       
[12/01 17:54:04   3708s] (I)       ============  Phase 1e Route ============
[12/01 17:54:04   3708s] (I)       Started Phase 1e ( Curr Mem: 4997.19 MB )
[12/01 17:54:04   3708s] (I)       Started Route legalization ( Curr Mem: 4997.19 MB )
[12/01 17:54:04   3708s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4997.19 MB )
[12/01 17:54:04   3708s] (I)       Usage: 11981 = (5803 H, 6178 V) = (0.34% H, 0.30% V) = (2.275e+04um H, 2.422e+04um V)
[12/01 17:54:04   3708s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 4.696552e+04um
[12/01 17:54:04   3708s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4997.19 MB )
[12/01 17:54:04   3708s] (I)       
[12/01 17:54:04   3708s] (I)       ============  Phase 1f Route ============
[12/01 17:54:04   3708s] (I)       Started Phase 1f ( Curr Mem: 4997.19 MB )
[12/01 17:54:04   3708s] (I)       Usage: 11981 = (5803 H, 6178 V) = (0.34% H, 0.30% V) = (2.275e+04um H, 2.422e+04um V)
[12/01 17:54:04   3708s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4997.19 MB )
[12/01 17:54:04   3708s] (I)       
[12/01 17:54:04   3708s] (I)       ============  Phase 1g Route ============
[12/01 17:54:04   3708s] (I)       Started Phase 1g ( Curr Mem: 4997.19 MB )
[12/01 17:54:04   3708s] (I)       Started Post Routing ( Curr Mem: 4997.19 MB )
[12/01 17:54:04   3708s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4997.19 MB )
[12/01 17:54:04   3708s] (I)       Usage: 11978 = (5806 H, 6172 V) = (0.34% H, 0.30% V) = (2.276e+04um H, 2.419e+04um V)
[12/01 17:54:04   3708s] (I)       Finished Phase 1g ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4997.19 MB )
[12/01 17:54:04   3708s] (I)       
[12/01 17:54:04   3708s] (I)       ============  Phase 1h Route ============
[12/01 17:54:04   3708s] (I)       Started Phase 1h ( Curr Mem: 4997.19 MB )
[12/01 17:54:04   3708s] (I)       Started Post Routing ( Curr Mem: 4997.19 MB )
[12/01 17:54:04   3708s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4997.19 MB )
[12/01 17:54:04   3708s] (I)       Usage: 11978 = (5806 H, 6172 V) = (0.34% H, 0.30% V) = (2.276e+04um H, 2.419e+04um V)
[12/01 17:54:04   3708s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4997.19 MB )
[12/01 17:54:04   3708s] (I)       Started Layer assignment (16T) ( Curr Mem: 4997.19 MB )
[12/01 17:54:04   3708s] (I)       Current Layer assignment (16T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4997.19 MB )
[12/01 17:54:04   3708s] (I)       Finished Layer assignment (16T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4997.19 MB )
[12/01 17:54:04   3708s] (I)       Finished Net group 3 ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 4997.19 MB )
[12/01 17:54:04   3708s] (I)       
[12/01 17:54:04   3708s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/01 17:54:04   3708s] [NR-eGR]                        OverCon            
[12/01 17:54:04   3708s] [NR-eGR]                         #Gcell     %Gcell
[12/01 17:54:04   3708s] [NR-eGR]       Layer                (1)    OverCon 
[12/01 17:54:04   3708s] [NR-eGR] ----------------------------------------------
[12/01 17:54:04   3708s] [NR-eGR]  METAL1  (1)         0( 0.00%)   ( 0.00%) 
[12/01 17:54:04   3708s] [NR-eGR]  METAL2  (2)         1( 0.00%)   ( 0.00%) 
[12/01 17:54:04   3708s] [NR-eGR]  METAL3  (3)         0( 0.00%)   ( 0.00%) 
[12/01 17:54:04   3708s] [NR-eGR]  METAL4  (4)         0( 0.00%)   ( 0.00%) 
[12/01 17:54:04   3708s] [NR-eGR]  METAL5  (5)         0( 0.00%)   ( 0.00%) 
[12/01 17:54:04   3708s] [NR-eGR]  METAL6  (6)         0( 0.00%)   ( 0.00%) 
[12/01 17:54:04   3708s] [NR-eGR] ----------------------------------------------
[12/01 17:54:04   3708s] [NR-eGR] Total                1( 0.00%)   ( 0.00%) 
[12/01 17:54:04   3708s] [NR-eGR] 
[12/01 17:54:04   3708s] (I)       Finished Global Routing ( CPU: 0.21 sec, Real: 0.09 sec, Curr Mem: 4997.19 MB )
[12/01 17:54:04   3708s] (I)       Started Export 3D cong map ( Curr Mem: 4997.19 MB )
[12/01 17:54:04   3708s] (I)       total 2D Cap : 3771021 = (1694180 H, 2076841 V)
[12/01 17:54:04   3708s] (I)       Started Export 2D cong map ( Curr Mem: 4997.19 MB )
[12/01 17:54:04   3708s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[12/01 17:54:04   3708s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/01 17:54:04   3708s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4997.19 MB )
[12/01 17:54:04   3708s] (I)       Finished Export 3D cong map ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4997.19 MB )
[12/01 17:54:04   3708s] (I)       ============= Track Assignment ============
[12/01 17:54:04   3708s] (I)       Started Extract Global 3D Wires ( Curr Mem: 4997.19 MB )
[12/01 17:54:04   3708s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4997.19 MB )
[12/01 17:54:04   3708s] (I)       Started Track Assignment (16T) ( Curr Mem: 4997.19 MB )
[12/01 17:54:04   3708s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[12/01 17:54:04   3708s] (I)       Current Track Assignment (16T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4997.19 MB )
[12/01 17:54:04   3708s] (I)       Run Multi-thread track assignment
[12/01 17:54:04   3708s] (I)       Finished Track Assignment (16T) ( CPU: 0.08 sec, Real: 0.01 sec, Curr Mem: 4997.19 MB )
[12/01 17:54:04   3708s] (I)       Started Export ( Curr Mem: 4997.19 MB )
[12/01 17:54:04   3708s] [NR-eGR] Started Export DB wires ( Curr Mem: 4989.19 MB )
[12/01 17:54:04   3708s] [NR-eGR] Started Export all nets (16T) ( Curr Mem: 4989.19 MB )
[12/01 17:54:04   3708s] [NR-eGR] Finished Export all nets (16T) ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 4989.19 MB )
[12/01 17:54:04   3708s] [NR-eGR] Started Set wire vias (16T) ( Curr Mem: 4989.19 MB )
[12/01 17:54:04   3708s] [NR-eGR] Finished Set wire vias (16T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4989.19 MB )
[12/01 17:54:04   3708s] [NR-eGR] Finished Export DB wires ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 4989.19 MB )
[12/01 17:54:04   3708s] [NR-eGR] --------------------------------------------------------------------------
[12/01 17:54:04   3708s] [NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 365906
[12/01 17:54:04   3708s] [NR-eGR] METAL2  (2V) length: 8.165456e+05um, number of vias: 438056
[12/01 17:54:04   3708s] [NR-eGR] METAL3  (3H) length: 1.088296e+06um, number of vias: 107525
[12/01 17:54:04   3708s] [NR-eGR] METAL4  (4V) length: 1.248971e+06um, number of vias: 43962
[12/01 17:54:04   3708s] [NR-eGR] METAL5  (5H) length: 9.199753e+05um, number of vias: 13576
[12/01 17:54:04   3708s] [NR-eGR] METAL6  (6V) length: 5.249834e+05um, number of vias: 0
[12/01 17:54:04   3708s] [NR-eGR] Total length: 4.598772e+06um, number of vias: 969025
[12/01 17:54:04   3708s] [NR-eGR] --------------------------------------------------------------------------
[12/01 17:54:04   3708s] [NR-eGR] Total eGR-routed clock nets wire length: 4.294893e+04um 
[12/01 17:54:04   3708s] [NR-eGR] --------------------------------------------------------------------------
[12/01 17:54:04   3709s] [NR-eGR] Report for selected net(s) only.
[12/01 17:54:04   3709s] [NR-eGR] METAL1  (1H) length: 0.000000e+00um, number of vias: 2345
[12/01 17:54:04   3709s] [NR-eGR] METAL2  (2V) length: 2.312970e+03um, number of vias: 2982
[12/01 17:54:04   3709s] [NR-eGR] METAL3  (3H) length: 2.012668e+04um, number of vias: 2222
[12/01 17:54:04   3709s] [NR-eGR] METAL4  (4V) length: 1.973872e+04um, number of vias: 78
[12/01 17:54:04   3709s] [NR-eGR] METAL5  (5H) length: 7.705600e+02um, number of vias: 0
[12/01 17:54:04   3709s] [NR-eGR] METAL6  (6V) length: 0.000000e+00um, number of vias: 0
[12/01 17:54:04   3709s] [NR-eGR] Total length: 4.294893e+04um, number of vias: 7627
[12/01 17:54:04   3709s] [NR-eGR] --------------------------------------------------------------------------
[12/01 17:54:04   3709s] [NR-eGR] Total routed clock nets wire length: 4.294893e+04um, number of vias: 7627
[12/01 17:54:04   3709s] [NR-eGR] --------------------------------------------------------------------------
[12/01 17:54:04   3709s] (I)       Started Update net boxes ( Curr Mem: 4989.19 MB )
[12/01 17:54:04   3709s] (I)       Finished Update net boxes ( CPU: 0.27 sec, Real: 0.04 sec, Curr Mem: 4989.19 MB )
[12/01 17:54:04   3709s] (I)       Started Update timing ( Curr Mem: 4989.19 MB )
[12/01 17:54:04   3709s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4989.19 MB )
[12/01 17:54:04   3709s] (I)       Finished Export ( CPU: 0.37 sec, Real: 0.14 sec, Curr Mem: 4989.19 MB )
[12/01 17:54:04   3709s] (I)       Started Postprocess design ( Curr Mem: 4989.19 MB )
[12/01 17:54:04   3709s] (I)       Finished Postprocess design ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4896.19 MB )
[12/01 17:54:04   3709s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.15 sec, Real: 0.73 sec, Curr Mem: 4896.19 MB )
[12/01 17:54:04   3709s]         Early Global Route - eGR only step done. (took cpu=0:00:01.2 real=0:00:00.8)
[12/01 17:54:04   3709s]       Routing using eGR only done.
[12/01 17:54:04   3709s] Net route status summary:
[12/01 17:54:04   3709s]   Clock:       141 (unrouted=0, trialRouted=0, noStatus=0, routed=141, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/01 17:54:04   3709s]   Non-clock: 133756 (unrouted=1604, trialRouted=132152, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=1604, (crossesIlmBoundary AND tooFewTerms=0)])
[12/01 17:54:04   3709s] 
[12/01 17:54:04   3709s] CCOPT: Done with clock implementation routing.
[12/01 17:54:04   3709s] 
[12/01 17:54:04   3709s]       Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:01.3 real=0:00:00.9)
[12/01 17:54:04   3709s]     Clock implementation routing done.
[12/01 17:54:04   3709s]     Leaving CCOpt scope - extractRC...
[12/01 17:54:04   3709s]     Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[12/01 17:54:04   3709s] Extraction called for design 'MAU' of instances=131227 and nets=133897 using extraction engine 'preRoute' .
[12/01 17:54:04   3709s] PreRoute RC Extraction called for design MAU.
[12/01 17:54:04   3709s] RC Extraction called in multi-corner(2) mode.
[12/01 17:54:04   3709s] RCMode: PreRoute
[12/01 17:54:04   3709s]       RC Corner Indexes            0       1   
[12/01 17:54:04   3709s] Capacitance Scaling Factor   : 1.00000 1.00000 
[12/01 17:54:04   3709s] Resistance Scaling Factor    : 1.00000 1.00000 
[12/01 17:54:04   3709s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[12/01 17:54:04   3709s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[12/01 17:54:04   3709s] Shrink Factor                : 1.00000
[12/01 17:54:04   3709s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/01 17:54:04   3709s] Using capacitance table file ...
[12/01 17:54:04   3709s] 
[12/01 17:54:04   3709s] Trim Metal Layers:
[12/01 17:54:04   3709s] LayerId::1 widthSet size::4
[12/01 17:54:04   3709s] LayerId::2 widthSet size::4
[12/01 17:54:04   3709s] LayerId::3 widthSet size::4
[12/01 17:54:04   3709s] LayerId::4 widthSet size::4
[12/01 17:54:04   3709s] LayerId::5 widthSet size::4
[12/01 17:54:04   3709s] LayerId::6 widthSet size::3
[12/01 17:54:04   3709s] Updating RC grid for preRoute extraction ...
[12/01 17:54:04   3709s] eee: pegSigSF::1.070000
[12/01 17:54:04   3709s] Initializing multi-corner capacitance tables ... 
[12/01 17:54:04   3709s] Initializing multi-corner resistance tables ...
[12/01 17:54:04   3709s] eee: l::1 avDens::0.136985 usedTrk::11746.480055 availTrk::85750.000000 sigTrk::11746.480055
[12/01 17:54:04   3709s] eee: l::2 avDens::0.243503 usedTrk::20863.343126 availTrk::85680.000000 sigTrk::20863.343126
[12/01 17:54:04   3709s] eee: l::3 avDens::0.324388 usedTrk::27793.565755 availTrk::85680.000000 sigTrk::27793.565755
[12/01 17:54:04   3709s] eee: l::4 avDens::0.379318 usedTrk::32181.318844 availTrk::84840.000000 sigTrk::32181.318844
[12/01 17:54:04   3709s] eee: l::5 avDens::0.285479 usedTrk::23620.538432 availTrk::82740.000000 sigTrk::23620.538432
[12/01 17:54:04   3709s] eee: l::6 avDens::0.360306 usedTrk::13392.565564 availTrk::37170.000000 sigTrk::13392.565564
[12/01 17:54:04   3709s] {RT wc 0 6 6 {5 0} 1}
[12/01 17:54:04   3709s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.446799 ; uaWl: 0.993545 ; uaWlH: 0.580410 ; aWlH: 0.006405 ; Pmax: 0.917600 ; wcR: 0.555600 ; newSi: 0.078600 ; pMod: 78 ; 
[12/01 17:54:05   3710s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:01.0  MEM: 4896.188M)
[12/01 17:54:05   3710s]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[12/01 17:54:05   3710s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.8 real=0:00:00.8)
[12/01 17:54:05   3710s]     Leaving CCOpt scope - Initializing placement interface...
[12/01 17:54:05   3710s] OPERPROF: Starting DPlace-Init at level 1, MEM:4896.2M
[12/01 17:54:05   3710s] z: 2, totalTracks: 1
[12/01 17:54:05   3710s] z: 4, totalTracks: 1
[12/01 17:54:05   3710s] z: 6, totalTracks: 1
[12/01 17:54:05   3710s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 
[12/01 17:54:05   3710s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4896.2M
[12/01 17:54:05   3710s] OPERPROF:     Starting CMU at level 3, MEM:5152.2M
[12/01 17:54:05   3710s] OPERPROF:     Finished CMU at level 3, CPU:0.011, REAL:0.008, MEM:5152.2M
[12/01 17:54:05   3710s] 
[12/01 17:54:05   3710s] Bad Lib Cell Checking (CMU) is done! (0)
[12/01 17:54:05   3710s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.059, REAL:0.048, MEM:5152.2M
[12/01 17:54:05   3710s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:5152.2M
[12/01 17:54:05   3710s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.000, MEM:5152.2M
[12/01 17:54:05   3710s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=5152.2MB).
[12/01 17:54:05   3710s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.162, REAL:0.151, MEM:5152.2M
[12/01 17:54:05   3710s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.2 real=0:00:00.2)
[12/01 17:54:05   3710s]     Calling post conditioning for eGRPC...
[12/01 17:54:05   3710s]       eGRPC...
[12/01 17:54:05   3710s]         eGRPC active optimizations:
[12/01 17:54:05   3710s]          - Move Down
[12/01 17:54:05   3710s]          - Downsizing before DRV sizing
[12/01 17:54:05   3710s]          - DRV fixing with sizing
[12/01 17:54:05   3710s]          - Move to fanout
[12/01 17:54:05   3710s]          - Cloning
[12/01 17:54:05   3710s]         
[12/01 17:54:05   3710s]         Currently running CTS, using active skew data
[12/01 17:54:05   3710s]         Reset bufferability constraints...
[12/01 17:54:05   3710s]         Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
[12/01 17:54:05   3710s]         Clock tree timing engine global stage delay update for wc:setup.late...
[12/01 17:54:05   3710s] End AAE Lib Interpolated Model. (MEM=4896.19 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/01 17:54:05   3710s]         Clock tree timing engine global stage delay update for wc:setup.late done. (took cpu=0:00:00.1 real=0:00:00.0)
[12/01 17:54:05   3710s]         Reset bufferability constraints done. (took cpu=0:00:00.1 real=0:00:00.0)
[12/01 17:54:05   3710s]         Clock DAG stats eGRPC initial state:
[12/01 17:54:05   3710s]           cell counts      : b=0, i=140, icg=0, nicg=0, l=0, total=140
[12/01 17:54:05   3710s]           misc counts      : r=1, pp=0
[12/01 17:54:05   3710s]           cell areas       : b=0.000um^2, i=6238.758um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6238.758um^2
[12/01 17:54:05   3710s]           cell capacitance : b=0.000pF, i=4.924pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=4.924pF
[12/01 17:54:05   3710s]           sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[12/01 17:54:05   3710s]           wire capacitance : top=0.000pF, trunk=1.330pF, leaf=4.992pF, total=6.322pF
[12/01 17:54:05   3710s]           wire lengths     : top=0.000um, trunk=9326.710um, leaf=33622.220um, total=42948.930um
[12/01 17:54:05   3710s]           hp wire lengths  : top=0.000um, trunk=9078.720um, leaf=17698.800um, total=26777.520um
[12/01 17:54:05   3710s]         Clock DAG net violations eGRPC initial state: none
[12/01 17:54:05   3710s]         Clock DAG primary half-corner transition distribution eGRPC initial state:
[12/01 17:54:05   3710s]           Trunk : target=0.126ns count=61 avg=0.097ns sd=0.016ns min=0.029ns max=0.121ns {3 <= 0.076ns, 29 <= 0.101ns, 18 <= 0.113ns, 8 <= 0.120ns, 3 <= 0.126ns}
[12/01 17:54:05   3710s]           Leaf  : target=0.126ns count=80 avg=0.110ns sd=0.006ns min=0.077ns max=0.121ns {0 <= 0.076ns, 2 <= 0.101ns, 53 <= 0.113ns, 19 <= 0.120ns, 6 <= 0.126ns}
[12/01 17:54:05   3710s]         Clock DAG library cell distribution eGRPC initial state {count}:
[12/01 17:54:05   3710s]            Invs: INVX32: 117 INVX16: 22 INVX4: 1 
[12/01 17:54:05   3710s]         Primary reporting skew groups eGRPC initial state:
[12/01 17:54:05   3710s]           skew_group clk/constraint: insertion delay [min=0.482, max=0.568, avg=0.527, sd=0.019], skew [0.086 vs 0.107], 100% {0.482, 0.568} (wid=0.069 ws=0.041) (gid=0.519 gs=0.086)
[12/01 17:54:05   3710s]               min path sink: B2/ram_reg[289]/CLK
[12/01 17:54:05   3710s]               max path sink: B2/ram_reg[483]/CLK
[12/01 17:54:05   3710s]         Skew group summary eGRPC initial state:
[12/01 17:54:05   3710s]           skew_group clk/constraint: insertion delay [min=0.482, max=0.568, avg=0.527, sd=0.019], skew [0.086 vs 0.107], 100% {0.482, 0.568} (wid=0.069 ws=0.041) (gid=0.519 gs=0.086)
[12/01 17:54:05   3710s]         eGRPC Moving buffers...
[12/01 17:54:05   3710s]           Violation analysis...
[12/01 17:54:05   3710s]           Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/01 17:54:05   3710s]           Clock DAG stats after 'eGRPC Moving buffers':
[12/01 17:54:05   3710s]             cell counts      : b=0, i=140, icg=0, nicg=0, l=0, total=140
[12/01 17:54:05   3710s]             misc counts      : r=1, pp=0
[12/01 17:54:05   3710s]             cell areas       : b=0.000um^2, i=6238.758um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6238.758um^2
[12/01 17:54:05   3710s]             cell capacitance : b=0.000pF, i=4.924pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=4.924pF
[12/01 17:54:05   3710s]             sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[12/01 17:54:05   3710s]             wire capacitance : top=0.000pF, trunk=1.330pF, leaf=4.992pF, total=6.322pF
[12/01 17:54:05   3710s]             wire lengths     : top=0.000um, trunk=9326.710um, leaf=33622.220um, total=42948.930um
[12/01 17:54:05   3710s]             hp wire lengths  : top=0.000um, trunk=9078.720um, leaf=17698.800um, total=26777.520um
[12/01 17:54:05   3710s]           Clock DAG net violations after 'eGRPC Moving buffers': none
[12/01 17:54:05   3710s]           Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
[12/01 17:54:05   3710s]             Trunk : target=0.126ns count=61 avg=0.097ns sd=0.016ns min=0.029ns max=0.121ns {3 <= 0.076ns, 29 <= 0.101ns, 18 <= 0.113ns, 8 <= 0.120ns, 3 <= 0.126ns}
[12/01 17:54:05   3710s]             Leaf  : target=0.126ns count=80 avg=0.110ns sd=0.006ns min=0.077ns max=0.121ns {0 <= 0.076ns, 2 <= 0.101ns, 53 <= 0.113ns, 19 <= 0.120ns, 6 <= 0.126ns}
[12/01 17:54:05   3710s]           Clock DAG library cell distribution after 'eGRPC Moving buffers' {count}:
[12/01 17:54:05   3710s]              Invs: INVX32: 117 INVX16: 22 INVX4: 1 
[12/01 17:54:05   3710s]           Primary reporting skew groups after 'eGRPC Moving buffers':
[12/01 17:54:05   3710s]             skew_group clk/constraint: insertion delay [min=0.482, max=0.568, avg=0.527, sd=0.019], skew [0.086 vs 0.107], 100% {0.482, 0.568} (wid=0.069 ws=0.041) (gid=0.519 gs=0.086)
[12/01 17:54:05   3710s]                 min path sink: B2/ram_reg[289]/CLK
[12/01 17:54:05   3710s]                 max path sink: B2/ram_reg[483]/CLK
[12/01 17:54:05   3710s]           Skew group summary after 'eGRPC Moving buffers':
[12/01 17:54:05   3710s]             skew_group clk/constraint: insertion delay [min=0.482, max=0.568, avg=0.527, sd=0.019], skew [0.086 vs 0.107], 100% {0.482, 0.568} (wid=0.069 ws=0.041) (gid=0.519 gs=0.086)
[12/01 17:54:05   3710s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/01 17:54:05   3710s]         eGRPC Moving buffers done. (took cpu=0:00:00.1 real=0:00:00.0)
[12/01 17:54:05   3710s]         eGRPC Initial Pass of Downsizing Clock Tree cells...
[12/01 17:54:05   3710s]           Artificially removing long paths...
[12/01 17:54:05   3710s]             Artificially shortened 24 long paths. The largest offset applied was 0.004ns.
[12/01 17:54:05   3710s]             
[12/01 17:54:05   3710s]             
[12/01 17:54:05   3710s]             Skew Group Offsets:
[12/01 17:54:05   3710s]             
[12/01 17:54:05   3710s]             --------------------------------------------------------------------------------------------
[12/01 17:54:05   3710s]             Skew Group        Num.     Num.       Offset        Max        Previous Max.    Current Max.
[12/01 17:54:05   3710s]                               Sinks    Offsets    Percentile    Offset     Path Delay       Path Delay
[12/01 17:54:05   3710s]             --------------------------------------------------------------------------------------------
[12/01 17:54:05   3710s]             clk/constraint    2083       24         1.152%      0.004ns       0.568ns         0.564ns
[12/01 17:54:05   3710s]             --------------------------------------------------------------------------------------------
[12/01 17:54:05   3710s]             
[12/01 17:54:05   3710s]             Offsets Histogram:
[12/01 17:54:05   3710s]             
[12/01 17:54:05   3710s]             -------------------------------
[12/01 17:54:05   3710s]             From (ns)    To (ns)      Count
[12/01 17:54:05   3710s]             -------------------------------
[12/01 17:54:05   3710s]             below          0.000        4
[12/01 17:54:05   3710s]               0.000      and above     20
[12/01 17:54:05   3710s]             -------------------------------
[12/01 17:54:05   3710s]             
[12/01 17:54:05   3710s]             Mean=0.001ns Median=0.001ns Std.Dev=0.001ns
[12/01 17:54:05   3710s]             
[12/01 17:54:05   3710s]             
[12/01 17:54:05   3710s]             Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/01 17:54:05   3710s]           Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/01 17:54:05   3710s]           Modifying slew-target multiplier from 1 to 0.9
[12/01 17:54:05   3710s]           Downsizing prefiltering...
[12/01 17:54:05   3710s]           Downsizing prefiltering done.
[12/01 17:54:05   3710s]           Downsizing: ...20% ...40% ...60% ...80% ...100% 
[12/01 17:54:05   3710s]           DoDownSizing Summary : numSized = 0, numUnchanged = 33, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 100, numSkippedDueToCloseToSkewTarget = 8
[12/01 17:54:05   3710s]           CCOpt-eGRPC Downsizing: considered: 33, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 33, unsuccessful: 0, sized: 0
[12/01 17:54:05   3710s]           Reverting slew-target multiplier from 0.9 to 1
[12/01 17:54:05   3710s]           Reverting Artificially removing long paths...
[12/01 17:54:05   3710s]             Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/01 17:54:05   3710s]           Reverting Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/01 17:54:05   3710s]           Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[12/01 17:54:05   3710s]             cell counts      : b=0, i=140, icg=0, nicg=0, l=0, total=140
[12/01 17:54:05   3710s]             misc counts      : r=1, pp=0
[12/01 17:54:05   3710s]             cell areas       : b=0.000um^2, i=6238.758um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6238.758um^2
[12/01 17:54:05   3710s]             cell capacitance : b=0.000pF, i=4.924pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=4.924pF
[12/01 17:54:05   3710s]             sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[12/01 17:54:05   3710s]             wire capacitance : top=0.000pF, trunk=1.330pF, leaf=4.992pF, total=6.322pF
[12/01 17:54:05   3710s]             wire lengths     : top=0.000um, trunk=9326.710um, leaf=33622.220um, total=42948.930um
[12/01 17:54:05   3710s]             hp wire lengths  : top=0.000um, trunk=9078.720um, leaf=17698.800um, total=26777.520um
[12/01 17:54:05   3710s]           Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells': none
[12/01 17:54:05   3710s]           Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[12/01 17:54:05   3710s]             Trunk : target=0.126ns count=61 avg=0.097ns sd=0.016ns min=0.029ns max=0.121ns {3 <= 0.076ns, 29 <= 0.101ns, 18 <= 0.113ns, 8 <= 0.120ns, 3 <= 0.126ns}
[12/01 17:54:05   3710s]             Leaf  : target=0.126ns count=80 avg=0.110ns sd=0.006ns min=0.077ns max=0.121ns {0 <= 0.076ns, 2 <= 0.101ns, 53 <= 0.113ns, 19 <= 0.120ns, 6 <= 0.126ns}
[12/01 17:54:05   3710s]           Clock DAG library cell distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells' {count}:
[12/01 17:54:05   3710s]              Invs: INVX32: 117 INVX16: 22 INVX4: 1 
[12/01 17:54:05   3710s]           Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[12/01 17:54:05   3710s]             skew_group clk/constraint: insertion delay [min=0.482, max=0.568, avg=0.527, sd=0.019], skew [0.086 vs 0.107], 100% {0.482, 0.568} (wid=0.069 ws=0.041) (gid=0.519 gs=0.086)
[12/01 17:54:05   3710s]                 min path sink: B2/ram_reg[289]/CLK
[12/01 17:54:05   3710s]                 max path sink: B2/ram_reg[483]/CLK
[12/01 17:54:05   3710s]           Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[12/01 17:54:05   3710s]             skew_group clk/constraint: insertion delay [min=0.482, max=0.568, avg=0.527, sd=0.019], skew [0.086 vs 0.107], 100% {0.482, 0.568} (wid=0.069 ws=0.041) (gid=0.519 gs=0.086)
[12/01 17:54:05   3710s]           Legalizer API calls during this step: 34 succeeded with high effort: 34 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/01 17:54:05   3710s]         eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/01 17:54:05   3710s]         eGRPC Fixing DRVs...
[12/01 17:54:05   3710s]           Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[12/01 17:54:05   3710s]           CCOpt-eGRPC: considered: 141, tested: 141, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[12/01 17:54:05   3710s]           
[12/01 17:54:05   3710s]           PRO Statistics: Fix DRVs (cell sizing):
[12/01 17:54:05   3710s]           =======================================
[12/01 17:54:05   3710s]           
[12/01 17:54:05   3710s]           Cell changes by Net Type:
[12/01 17:54:05   3710s]           
[12/01 17:54:05   3710s]           -------------------------------------------------------------------------------------------------
[12/01 17:54:05   3710s]           Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[12/01 17:54:05   3710s]           -------------------------------------------------------------------------------------------------
[12/01 17:54:05   3710s]           top                0            0           0            0                    0                0
[12/01 17:54:05   3710s]           trunk              0            0           0            0                    0                0
[12/01 17:54:05   3710s]           leaf               0            0           0            0                    0                0
[12/01 17:54:05   3710s]           -------------------------------------------------------------------------------------------------
[12/01 17:54:05   3710s]           Total              0            0           0            0                    0                0
[12/01 17:54:05   3710s]           -------------------------------------------------------------------------------------------------
[12/01 17:54:05   3710s]           
[12/01 17:54:05   3710s]           Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[12/01 17:54:05   3710s]           Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[12/01 17:54:05   3710s]           
[12/01 17:54:05   3710s]           Clock DAG stats after 'eGRPC Fixing DRVs':
[12/01 17:54:05   3710s]             cell counts      : b=0, i=140, icg=0, nicg=0, l=0, total=140
[12/01 17:54:05   3710s]             misc counts      : r=1, pp=0
[12/01 17:54:05   3710s]             cell areas       : b=0.000um^2, i=6238.758um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6238.758um^2
[12/01 17:54:05   3710s]             cell capacitance : b=0.000pF, i=4.924pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=4.924pF
[12/01 17:54:05   3710s]             sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[12/01 17:54:05   3710s]             wire capacitance : top=0.000pF, trunk=1.330pF, leaf=4.992pF, total=6.322pF
[12/01 17:54:05   3710s]             wire lengths     : top=0.000um, trunk=9326.710um, leaf=33622.220um, total=42948.930um
[12/01 17:54:05   3710s]             hp wire lengths  : top=0.000um, trunk=9078.720um, leaf=17698.800um, total=26777.520um
[12/01 17:54:05   3710s]           Clock DAG net violations after 'eGRPC Fixing DRVs': none
[12/01 17:54:05   3710s]           Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
[12/01 17:54:05   3710s]             Trunk : target=0.126ns count=61 avg=0.097ns sd=0.016ns min=0.029ns max=0.121ns {3 <= 0.076ns, 29 <= 0.101ns, 18 <= 0.113ns, 8 <= 0.120ns, 3 <= 0.126ns}
[12/01 17:54:05   3710s]             Leaf  : target=0.126ns count=80 avg=0.110ns sd=0.006ns min=0.077ns max=0.121ns {0 <= 0.076ns, 2 <= 0.101ns, 53 <= 0.113ns, 19 <= 0.120ns, 6 <= 0.126ns}
[12/01 17:54:05   3710s]           Clock DAG library cell distribution after 'eGRPC Fixing DRVs' {count}:
[12/01 17:54:05   3710s]              Invs: INVX32: 117 INVX16: 22 INVX4: 1 
[12/01 17:54:05   3710s]           Primary reporting skew groups after 'eGRPC Fixing DRVs':
[12/01 17:54:05   3710s]             skew_group clk/constraint: insertion delay [min=0.482, max=0.568, avg=0.527, sd=0.019], skew [0.086 vs 0.107], 100% {0.482, 0.568} (wid=0.069 ws=0.041) (gid=0.519 gs=0.086)
[12/01 17:54:05   3710s]                 min path sink: B2/ram_reg[289]/CLK
[12/01 17:54:05   3710s]                 max path sink: B2/ram_reg[483]/CLK
[12/01 17:54:05   3710s]           Skew group summary after 'eGRPC Fixing DRVs':
[12/01 17:54:05   3710s]             skew_group clk/constraint: insertion delay [min=0.482, max=0.568, avg=0.527, sd=0.019], skew [0.086 vs 0.107], 100% {0.482, 0.568} (wid=0.069 ws=0.041) (gid=0.519 gs=0.086)
[12/01 17:54:05   3710s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/01 17:54:05   3710s]         eGRPC Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/01 17:54:05   3710s]         
[12/01 17:54:05   3710s]         Slew Diagnostics: After DRV fixing
[12/01 17:54:05   3710s]         ==================================
[12/01 17:54:05   3710s]         
[12/01 17:54:05   3710s]         Global Causes:
[12/01 17:54:05   3710s]         
[12/01 17:54:05   3710s]         -------------------------------------
[12/01 17:54:05   3710s]         Cause
[12/01 17:54:05   3710s]         -------------------------------------
[12/01 17:54:05   3710s]         DRV fixing with buffering is disabled
[12/01 17:54:05   3710s]         -------------------------------------
[12/01 17:54:05   3710s]         
[12/01 17:54:05   3710s]         Top 5 overslews:
[12/01 17:54:05   3710s]         
[12/01 17:54:05   3710s]         ---------------------------------
[12/01 17:54:05   3710s]         Overslew    Causes    Driving Pin
[12/01 17:54:05   3710s]         ---------------------------------
[12/01 17:54:05   3710s]           (empty table)
[12/01 17:54:05   3710s]         ---------------------------------
[12/01 17:54:05   3710s]         
[12/01 17:54:05   3710s]         Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[12/01 17:54:05   3710s]         
[12/01 17:54:05   3710s]         -------------------
[12/01 17:54:05   3710s]         Cause    Occurences
[12/01 17:54:05   3710s]         -------------------
[12/01 17:54:05   3710s]           (empty table)
[12/01 17:54:05   3710s]         -------------------
[12/01 17:54:05   3710s]         
[12/01 17:54:05   3710s]         Violation diagnostics counts from the 0 nodes that have violations:
[12/01 17:54:05   3710s]         
[12/01 17:54:05   3710s]         -------------------
[12/01 17:54:05   3710s]         Cause    Occurences
[12/01 17:54:05   3710s]         -------------------
[12/01 17:54:05   3710s]           (empty table)
[12/01 17:54:05   3710s]         -------------------
[12/01 17:54:05   3710s]         
[12/01 17:54:05   3710s]         Reconnecting optimized routes...
[12/01 17:54:05   3710s]         Reset timing graph...
[12/01 17:54:05   3710s] Ignoring AAE DB Resetting ...
[12/01 17:54:05   3710s]         Reset timing graph done.
[12/01 17:54:05   3710s]         Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/01 17:54:05   3710s]         Violation analysis...
[12/01 17:54:05   3710s] End AAE Lib Interpolated Model. (MEM=3682.69 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/01 17:54:05   3710s]         Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/01 17:54:05   3710s]         Clock instances to consider for cloning: 0
[12/01 17:54:05   3710s]         Reset timing graph...
[12/01 17:54:05   3710s] Ignoring AAE DB Resetting ...
[12/01 17:54:05   3710s]         Reset timing graph done.
[12/01 17:54:05   3710s]         Set dirty flag on 0 instances, 0 nets
[12/01 17:54:05   3710s]         Clock DAG stats before routing clock trees:
[12/01 17:54:05   3710s]           cell counts      : b=0, i=140, icg=0, nicg=0, l=0, total=140
[12/01 17:54:05   3710s]           misc counts      : r=1, pp=0
[12/01 17:54:05   3710s]           cell areas       : b=0.000um^2, i=6238.758um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6238.758um^2
[12/01 17:54:05   3710s]           cell capacitance : b=0.000pF, i=4.924pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=4.924pF
[12/01 17:54:05   3710s]           sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[12/01 17:54:05   3710s]           wire capacitance : top=0.000pF, trunk=1.330pF, leaf=4.992pF, total=6.322pF
[12/01 17:54:05   3710s]           wire lengths     : top=0.000um, trunk=9326.710um, leaf=33622.220um, total=42948.930um
[12/01 17:54:05   3710s]           hp wire lengths  : top=0.000um, trunk=9078.720um, leaf=17698.800um, total=26777.520um
[12/01 17:54:05   3710s]         Clock DAG net violations before routing clock trees: none
[12/01 17:54:05   3710s]         Clock DAG primary half-corner transition distribution before routing clock trees:
[12/01 17:54:05   3710s]           Trunk : target=0.126ns count=61 avg=0.097ns sd=0.016ns min=0.029ns max=0.121ns {3 <= 0.076ns, 29 <= 0.101ns, 18 <= 0.113ns, 8 <= 0.120ns, 3 <= 0.126ns}
[12/01 17:54:05   3710s]           Leaf  : target=0.126ns count=80 avg=0.110ns sd=0.006ns min=0.077ns max=0.121ns {0 <= 0.076ns, 2 <= 0.101ns, 53 <= 0.113ns, 19 <= 0.120ns, 6 <= 0.126ns}
[12/01 17:54:05   3710s]         Clock DAG library cell distribution before routing clock trees {count}:
[12/01 17:54:05   3710s]            Invs: INVX32: 117 INVX16: 22 INVX4: 1 
[12/01 17:54:05   3710s]         Primary reporting skew groups before routing clock trees:
[12/01 17:54:05   3710s]           skew_group clk/constraint: insertion delay [min=0.482, max=0.568, avg=0.527, sd=0.019], skew [0.086 vs 0.107], 100% {0.482, 0.568} (wid=0.069 ws=0.041) (gid=0.519 gs=0.086)
[12/01 17:54:05   3710s]               min path sink: B2/ram_reg[289]/CLK
[12/01 17:54:05   3710s]               max path sink: B2/ram_reg[483]/CLK
[12/01 17:54:05   3710s]         Skew group summary before routing clock trees:
[12/01 17:54:05   3710s]           skew_group clk/constraint: insertion delay [min=0.482, max=0.568, avg=0.527, sd=0.019], skew [0.086 vs 0.107], 100% {0.482, 0.568} (wid=0.069 ws=0.041) (gid=0.519 gs=0.086)
[12/01 17:54:05   3710s]       eGRPC done.
[12/01 17:54:05   3710s]     Calling post conditioning for eGRPC done.
[12/01 17:54:05   3710s]   eGR Post Conditioning loop iteration 0 done.
[12/01 17:54:05   3710s]   Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
[12/01 17:54:05   3710s]   Leaving CCOpt scope - Cleaning up placement interface...
[12/01 17:54:05   3710s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3682.7M
[12/01 17:54:05   3711s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.303, REAL:0.064, MEM:2850.7M
[12/01 17:54:05   3711s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.3 real=0:00:00.1)
[12/01 17:54:05   3711s]   Leaving CCOpt scope - ClockRefiner...
[12/01 17:54:05   3711s]   Assigned high priority to 0 instances.
[12/01 17:54:05   3711s]   Performing Single Pass Refine Place.
[12/01 17:54:05   3711s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : full DRC checks enabled, Datapath : full DRC checks enabled
[12/01 17:54:05   3711s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2850.7M
[12/01 17:54:05   3711s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2850.7M
[12/01 17:54:05   3711s] z: 2, totalTracks: 1
[12/01 17:54:05   3711s] z: 4, totalTracks: 1
[12/01 17:54:05   3711s] z: 6, totalTracks: 1
[12/01 17:54:05   3711s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 
[12/01 17:54:05   3711s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2850.7M
[12/01 17:54:05   3711s] Info: 140 insts are soft-fixed.
[12/01 17:54:05   3711s] OPERPROF:       Starting CMU at level 4, MEM:3074.7M
[12/01 17:54:05   3711s] OPERPROF:       Finished CMU at level 4, CPU:0.012, REAL:0.009, MEM:3106.7M
[12/01 17:54:05   3711s] 
[12/01 17:54:05   3711s] Bad Lib Cell Checking (CMU) is done! (0)
[12/01 17:54:05   3711s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.064, REAL:0.054, MEM:2850.7M
[12/01 17:54:05   3711s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2850.7M
[12/01 17:54:05   3711s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.003, REAL:0.002, MEM:3074.7M
[12/01 17:54:05   3711s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3074.7MB).
[12/01 17:54:05   3711s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.177, REAL:0.167, MEM:3074.7M
[12/01 17:54:05   3711s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.177, REAL:0.167, MEM:3074.7M
[12/01 17:54:05   3711s] TDRefine: refinePlace mode is spiral
[12/01 17:54:05   3711s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3859460.19
[12/01 17:54:05   3711s] OPERPROF: Starting RefinePlace at level 1, MEM:3074.7M
[12/01 17:54:05   3711s] *** Starting refinePlace (1:01:51 mem=3074.7M) ***
[12/01 17:54:05   3711s] Total net bbox length = 3.963e+06 (1.758e+06 2.205e+06) (ext = 3.774e+03)
[12/01 17:54:06   3711s] Info: 140 insts are soft-fixed.
[12/01 17:54:06   3711s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/01 17:54:06   3711s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/01 17:54:06   3711s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3074.7M
[12/01 17:54:06   3711s] Starting refinePlace ...
[12/01 17:54:06   3711s] One DDP V2 for no tweak run.
[12/01 17:54:06   3711s] ** Cut row section cpu time 0:00:00.0.
[12/01 17:54:06   3711s]    Spread Effort: high, standalone mode, useDDP on.
[12/01 17:54:07   3719s] [CPU] RefinePlace/preRPlace (cpu=0:00:07.6, real=0:00:01.0, mem=3208.7MB) @(1:01:51 - 1:01:59).
[12/01 17:54:07   3719s] Move report: preRPlace moves 14776 insts, mean move: 1.59 um, max move: 19.60 um 
[12/01 17:54:07   3719s] 	Max move on inst (AA_MUX/U691): (581.84, 255.36) --> (570.08, 247.52)
[12/01 17:54:07   3719s] 	Length: 5 sites, height: 1 rows, site name: core7T, cell type: NAND2X1
[12/01 17:54:07   3719s] wireLenOptFixPriorityInst 2083 inst fixed
[12/01 17:54:07   3719s] 
[12/01 17:54:07   3719s] Running Spiral MT with 16 threads  fetchWidth=256 
[12/01 17:54:08   3721s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/01 17:54:08   3721s] [CPU] RefinePlace/Legalization (cpu=0:00:02.0, real=0:00:01.0, mem=3208.7MB) @(1:01:59 - 1:02:01).
[12/01 17:54:08   3721s] Move report: Detail placement moves 14776 insts, mean move: 1.59 um, max move: 19.60 um 
[12/01 17:54:08   3721s] 	Max move on inst (AA_MUX/U691): (581.84, 255.36) --> (570.08, 247.52)
[12/01 17:54:08   3721s] 	Runtime: CPU: 0:00:09.7 REAL: 0:00:02.0 MEM: 3208.7MB
[12/01 17:54:08   3721s] Statistics of distance of Instance movement in refine placement:
[12/01 17:54:08   3721s]   maximum (X+Y) =        19.60 um
[12/01 17:54:08   3721s]   inst (AA_MUX/U691) with max move: (581.84, 255.36) -> (570.08, 247.52)
[12/01 17:54:08   3721s]   mean    (X+Y) =         1.59 um
[12/01 17:54:08   3721s] Summary Report:
[12/01 17:54:08   3721s] Instances move: 14776 (out of 131227 movable)
[12/01 17:54:08   3721s] Instances flipped: 0
[12/01 17:54:08   3721s] Mean displacement: 1.59 um
[12/01 17:54:08   3721s] Max displacement: 19.60 um (Instance: AA_MUX/U691) (581.84, 255.36) -> (570.08, 247.52)
[12/01 17:54:08   3721s] 	Length: 5 sites, height: 1 rows, site name: core7T, cell type: NAND2X1
[12/01 17:54:08   3721s] Total instances moved : 14776
[12/01 17:54:08   3721s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:9.728, REAL:2.225, MEM:3208.7M
[12/01 17:54:08   3721s] Total net bbox length = 3.973e+06 (1.765e+06 2.208e+06) (ext = 3.775e+03)
[12/01 17:54:08   3721s] Runtime: CPU: 0:00:09.9 REAL: 0:00:03.0 MEM: 3208.7MB
[12/01 17:54:08   3721s] [CPU] RefinePlace/total (cpu=0:00:09.9, real=0:00:03.0, mem=3208.7MB) @(1:01:51 - 1:02:01).
[12/01 17:54:08   3721s] *** Finished refinePlace (1:02:01 mem=3208.7M) ***
[12/01 17:54:08   3721s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3859460.19
[12/01 17:54:08   3721s] OPERPROF: Finished RefinePlace at level 1, CPU:9.965, REAL:2.463, MEM:3208.7M
[12/01 17:54:08   3721s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3208.7M
[12/01 17:54:08   3721s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.305, REAL:0.075, MEM:2903.7M
[12/01 17:54:08   3721s]   ClockRefiner summary
[12/01 17:54:08   3721s]   All clock instances: Moved 377, flipped 11 and cell swapped 0 (out of a total of 2223).
[12/01 17:54:08   3721s]   The largest move was 7.84 um for B3/ram_reg[465].
[12/01 17:54:08   3721s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 140).
[12/01 17:54:08   3721s]   Clock sinks: Moved 377, flipped 11 and cell swapped 0 (out of a total of 2083).
[12/01 17:54:08   3721s]   The largest move was 7.84 um for B3/ram_reg[465].
[12/01 17:54:08   3721s]   Revert refine place priority changes on 0 instances.
[12/01 17:54:08   3721s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:10.5 real=0:00:02.7)
[12/01 17:54:08   3721s]   CCOpt::Phase::eGRPC done. (took cpu=0:00:13.5 real=0:00:05.0)
[12/01 17:54:08   3721s]   CCOpt::Phase::Routing...
[12/01 17:54:08   3721s]   Clock implementation routing...
[12/01 17:54:08   3721s]     Leaving CCOpt scope - Routing Tools...
[12/01 17:54:08   3721s] Net route status summary:
[12/01 17:54:08   3721s]   Clock:       141 (unrouted=0, trialRouted=0, noStatus=0, routed=141, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/01 17:54:08   3721s]   Non-clock: 133756 (unrouted=1604, trialRouted=132152, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=1604, (crossesIlmBoundary AND tooFewTerms=0)])
[12/01 17:54:08   3721s]     Routing using eGR in eGR->NR Step...
[12/01 17:54:08   3721s]       Early Global Route - eGR->Nr High Frequency step...
[12/01 17:54:08   3721s] (ccopt eGR): There are 141 nets for routing of which 141 have one or more fixed wires.
[12/01 17:54:08   3721s] (ccopt eGR): Start to route 141 all nets
[12/01 17:54:08   3721s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2903.72 MB )
[12/01 17:54:08   3721s] (I)       Started Import and model ( Curr Mem: 2903.72 MB )
[12/01 17:54:08   3721s] (I)       Started Create place DB ( Curr Mem: 2903.72 MB )
[12/01 17:54:08   3721s] (I)       Started Import place data ( Curr Mem: 2903.72 MB )
[12/01 17:54:08   3721s] (I)       Started Read instances and placement ( Curr Mem: 2903.72 MB )
[12/01 17:54:08   3721s] (I)       Finished Read instances and placement ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 2969.59 MB )
[12/01 17:54:08   3721s] (I)       Started Read nets ( Curr Mem: 2969.59 MB )
[12/01 17:54:08   3721s] (I)       Finished Read nets ( CPU: 0.21 sec, Real: 0.21 sec, Curr Mem: 3015.59 MB )
[12/01 17:54:08   3721s] (I)       Finished Import place data ( CPU: 0.31 sec, Real: 0.31 sec, Curr Mem: 3015.59 MB )
[12/01 17:54:08   3721s] (I)       Finished Create place DB ( CPU: 0.31 sec, Real: 0.31 sec, Curr Mem: 3015.59 MB )
[12/01 17:54:08   3721s] (I)       Started Create route DB ( Curr Mem: 3015.59 MB )
[12/01 17:54:08   3721s] (I)       == Non-default Options ==
[12/01 17:54:08   3721s] (I)       Clean congestion better                            : true
[12/01 17:54:08   3721s] (I)       Estimate vias on DPT layer                         : true
[12/01 17:54:08   3721s] (I)       Clean congestion layer assignment rounds           : 3
[12/01 17:54:08   3721s] (I)       Layer constraints as soft constraints              : true
[12/01 17:54:08   3721s] (I)       Soft top layer                                     : true
[12/01 17:54:08   3721s] (I)       Skip prospective layer relax nets                  : true
[12/01 17:54:08   3721s] (I)       Better NDR handling                                : true
[12/01 17:54:08   3721s] (I)       Improved NDR modeling in LA                        : true
[12/01 17:54:08   3721s] (I)       Routing cost fix for NDR handling                  : true
[12/01 17:54:08   3721s] (I)       Update initial WL after Phase 1a                   : true
[12/01 17:54:08   3721s] (I)       Block tracks for preroutes                         : true
[12/01 17:54:08   3721s] (I)       Assign IRoute by net group key                     : true
[12/01 17:54:08   3721s] (I)       Block unroutable channels                          : true
[12/01 17:54:08   3721s] (I)       Block unroutable channel fix                       : true
[12/01 17:54:08   3721s] (I)       Block unroutable channels 3D                       : true
[12/01 17:54:08   3721s] (I)       Bound layer relaxed segment wl                     : true
[12/01 17:54:08   3721s] (I)       Bound layer relaxed segment wl fix                 : true
[12/01 17:54:08   3721s] (I)       Blocked pin reach length threshold                 : 2
[12/01 17:54:08   3721s] (I)       Check blockage within NDR space in TA              : true
[12/01 17:54:08   3721s] (I)       Skip must join for term with via pillar            : true
[12/01 17:54:08   3721s] (I)       Model find APA for IO pin                          : true
[12/01 17:54:08   3721s] (I)       On pin location for off pin term                   : true
[12/01 17:54:08   3721s] (I)       Handle EOL spacing                                 : true
[12/01 17:54:08   3721s] (I)       Merge PG vias by gap                               : true
[12/01 17:54:08   3721s] (I)       Maximum routing layer                              : 6
[12/01 17:54:08   3721s] (I)       Route selected nets only                           : true
[12/01 17:54:08   3721s] (I)       Refine MST                                         : true
[12/01 17:54:08   3721s] (I)       Honor PRL                                          : true
[12/01 17:54:08   3721s] (I)       Strong congestion aware                            : true
[12/01 17:54:08   3721s] (I)       Improved initial location for IRoutes              : true
[12/01 17:54:08   3721s] (I)       Multi panel TA                                     : true
[12/01 17:54:08   3721s] (I)       Penalize wire overlap                              : true
[12/01 17:54:08   3721s] (I)       Expand small instance blockage                     : true
[12/01 17:54:08   3721s] (I)       Reduce via in TA                                   : true
[12/01 17:54:08   3721s] (I)       SS-aware routing                                   : true
[12/01 17:54:08   3721s] (I)       Improve tree edge sharing                          : true
[12/01 17:54:08   3721s] (I)       Improve 2D via estimation                          : true
[12/01 17:54:08   3721s] (I)       Refine Steiner tree                                : true
[12/01 17:54:08   3721s] (I)       Build spine tree                                   : true
[12/01 17:54:08   3721s] (I)       Model pass through capacity                        : true
[12/01 17:54:08   3721s] (I)       Extend blockages by a half GCell                   : true
[12/01 17:54:08   3721s] (I)       Consider pin shapes                                : true
[12/01 17:54:08   3721s] (I)       Consider pin shapes for all nodes                  : true
[12/01 17:54:08   3721s] (I)       Consider NR APA                                    : true
[12/01 17:54:08   3721s] (I)       Consider IO pin shape                              : true
[12/01 17:54:08   3721s] (I)       Fix pin connection bug                             : true
[12/01 17:54:08   3721s] (I)       Consider layer RC for local wires                  : true
[12/01 17:54:08   3721s] (I)       LA-aware pin escape length                         : 2
[12/01 17:54:08   3721s] (I)       Connect multiple ports                             : true
[12/01 17:54:08   3721s] (I)       Split for must join                                : true
[12/01 17:54:08   3721s] (I)       Number of threads                                  : 16
[12/01 17:54:08   3721s] (I)       Routing effort level                               : 10000
[12/01 17:54:08   3721s] (I)       Special modeling for N7                            : 0
[12/01 17:54:08   3721s] (I)       Special modeling for N6                            : 0
[12/01 17:54:08   3721s] (I)       Special modeling for N2                            : 0
[12/01 17:54:08   3721s] (I)       Special modeling for N3 v9                         : 0
[12/01 17:54:08   3721s] (I)       Special modeling for N5 v6                         : 0
[12/01 17:54:08   3721s] (I)       Special modeling for N5PPv2                        : 0
[12/01 17:54:08   3721s] (I)       Special settings for S3                            : 0
[12/01 17:54:08   3721s] (I)       Special settings for S4                            : 0
[12/01 17:54:08   3721s] (I)       Special settings for S5 v2                         : 0
[12/01 17:54:08   3721s] (I)       Special settings for S7                            : 0
[12/01 17:54:08   3721s] (I)       Special settings for S8 v6                         : 0
[12/01 17:54:08   3721s] (I)       Prefer layer length threshold                      : 8
[12/01 17:54:08   3721s] (I)       Overflow penalty cost                              : 10
[12/01 17:54:08   3721s] (I)       A-star cost                                        : 0.300000
[12/01 17:54:08   3721s] (I)       Misalignment cost                                  : 10.000000
[12/01 17:54:08   3721s] (I)       Threshold for short IRoute                         : 6
[12/01 17:54:08   3721s] (I)       Via cost during post routing                       : 1.000000
[12/01 17:54:08   3721s] (I)       Layer congestion ratios                            : { { 1.0 } }
[12/01 17:54:08   3721s] (I)       Source-to-sink ratio                               : 0.300000
[12/01 17:54:08   3721s] (I)       Scenic ratio bound                                 : 3.000000
[12/01 17:54:08   3721s] (I)       Segment layer relax scenic ratio                   : 1.250000
[12/01 17:54:08   3721s] (I)       Source-sink aware LA ratio                         : 0.500000
[12/01 17:54:08   3721s] (I)       PG-aware similar topology routing                  : true
[12/01 17:54:08   3721s] (I)       Maze routing via cost fix                          : true
[12/01 17:54:08   3721s] (I)       Apply PRL on PG terms                              : true
[12/01 17:54:08   3721s] (I)       Apply PRL on obs objects                           : true
[12/01 17:54:08   3721s] (I)       Handle range-type spacing rules                    : true
[12/01 17:54:08   3721s] (I)       PG gap threshold multiplier                        : 10.000000
[12/01 17:54:08   3721s] (I)       Parallel spacing query fix                         : true
[12/01 17:54:08   3721s] (I)       Force source to root IR                            : true
[12/01 17:54:08   3721s] (I)       Layer Weights                                      : L2:4 L3:2.5
[12/01 17:54:08   3721s] (I)       Do not relax to DPT layer                          : true
[12/01 17:54:08   3721s] (I)       No DPT in post routing                             : true
[12/01 17:54:08   3721s] (I)       Modeling PG via merging fix                        : true
[12/01 17:54:08   3721s] (I)       Shield aware TA                                    : true
[12/01 17:54:08   3721s] (I)       Strong shield aware TA                             : true
[12/01 17:54:08   3721s] (I)       Overflow calculation fix in LA                     : true
[12/01 17:54:08   3721s] (I)       Post routing fix                                   : true
[12/01 17:54:08   3721s] (I)       Strong post routing                                : true
[12/01 17:54:08   3721s] (I)       NDR via pillar fix                                 : true
[12/01 17:54:08   3721s] (I)       Violation on path threshold                        : 1
[12/01 17:54:08   3721s] (I)       Pass through capacity modeling                     : true
[12/01 17:54:08   3721s] (I)       Select the non-relaxed segments in post routing stage : true
[12/01 17:54:08   3721s] (I)       Select term pin box for io pin                     : true
[12/01 17:54:08   3721s] (I)       Penalize NDR sharing                               : true
[12/01 17:54:08   3721s] (I)       Keep fixed segments                                : true
[12/01 17:54:08   3721s] (I)       Reorder net groups by key                          : true
[12/01 17:54:08   3721s] (I)       Increase net scenic ratio                          : true
[12/01 17:54:08   3721s] (I)       Method to set GCell size                           : row
[12/01 17:54:08   3721s] (I)       Connect multiple ports and must join fix           : true
[12/01 17:54:08   3721s] (I)       Avoid high resistance layers                       : true
[12/01 17:54:08   3721s] (I)       Fix unreachable term connection                    : true
[12/01 17:54:08   3721s] (I)       Model find APA for IO pin fix                      : true
[12/01 17:54:08   3721s] (I)       Avoid connecting non-metal layers                  : true
[12/01 17:54:08   3721s] (I)       Use track pitch for NDR                            : true
[12/01 17:54:08   3721s] (I)       Top layer relaxation fix                           : true
[12/01 17:54:08   3721s] (I)       Counted 3079 PG shapes. We will not process PG shapes layer by layer.
[12/01 17:54:08   3721s] (I)       Started Import route data (16T) ( Curr Mem: 3015.59 MB )
[12/01 17:54:08   3721s] (I)       ============== Pin Summary ==============
[12/01 17:54:08   3721s] (I)       +-------+--------+---------+------------+
[12/01 17:54:08   3721s] (I)       | Layer | # pins | % total |      Group |
[12/01 17:54:08   3721s] (I)       +-------+--------+---------+------------+
[12/01 17:54:08   3721s] (I)       |     1 | 365906 |   99.97 |        Pin |
[12/01 17:54:08   3721s] (I)       |     2 |     86 |    0.02 | Pin access |
[12/01 17:54:08   3721s] (I)       |     3 |     11 |    0.00 | Pin access |
[12/01 17:54:08   3721s] (I)       |     4 |      1 |    0.00 |      Upper |
[12/01 17:54:08   3721s] (I)       |     5 |      1 |    0.00 |      Upper |
[12/01 17:54:08   3721s] (I)       |     6 |      0 |    0.00 |      Upper |
[12/01 17:54:08   3721s] (I)       +-------+--------+---------+------------+
[12/01 17:54:08   3721s] (I)       Use row-based GCell size
[12/01 17:54:08   3721s] (I)       Use row-based GCell align
[12/01 17:54:08   3721s] (I)       GCell unit size   : 7840
[12/01 17:54:08   3721s] (I)       GCell multiplier  : 1
[12/01 17:54:08   3721s] (I)       GCell row height  : 7840
[12/01 17:54:08   3721s] (I)       Actual row height : 7840
[12/01 17:54:08   3721s] (I)       GCell align ref   : 40320 40320
[12/01 17:54:08   3721s] [NR-eGR] Track table information for default rule: 
[12/01 17:54:08   3721s] [NR-eGR] METAL1 has no routable track
[12/01 17:54:08   3721s] [NR-eGR] METAL2 has single uniform track structure
[12/01 17:54:08   3721s] [NR-eGR] METAL3 has single uniform track structure
[12/01 17:54:08   3721s] [NR-eGR] METAL4 has single uniform track structure
[12/01 17:54:08   3721s] [NR-eGR] METAL5 has single uniform track structure
[12/01 17:54:08   3721s] [NR-eGR] METAL6 has single uniform track structure
[12/01 17:54:08   3721s] (I)       ============== Default via ===============
[12/01 17:54:08   3721s] (I)       +---+------------------+-----------------+
[12/01 17:54:08   3721s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut |
[12/01 17:54:08   3721s] (I)       +---+------------------+-----------------+
[12/01 17:54:08   3721s] (I)       | 1 |    4  VIA12_VV   |    4  VIA12_VV  |
[12/01 17:54:08   3721s] (I)       | 2 |    5  VIA2       |    5  VIA2      |
[12/01 17:54:08   3721s] (I)       | 3 |    8  VIA3       |    8  VIA3      |
[12/01 17:54:08   3721s] (I)       | 4 |   11  VIA4       |   11  VIA4      |
[12/01 17:54:08   3721s] (I)       | 5 |   14  VIA5       |   14  VIA5      |
[12/01 17:54:08   3721s] (I)       +---+------------------+-----------------+
[12/01 17:54:08   3722s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 3015.59 MB )
[12/01 17:54:08   3722s] (I)       Started Read routing blockages ( Curr Mem: 3015.59 MB )
[12/01 17:54:08   3722s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3015.59 MB )
[12/01 17:54:08   3722s] (I)       Started Read instance blockages ( Curr Mem: 3015.59 MB )
[12/01 17:54:08   3722s] (I)       Finished Read instance blockages ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3015.59 MB )
[12/01 17:54:08   3722s] (I)       Started Read PG blockages ( Curr Mem: 3015.59 MB )
[12/01 17:54:08   3722s] [NR-eGR] Read 12 PG shapes
[12/01 17:54:08   3722s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3015.59 MB )
[12/01 17:54:08   3722s] (I)       Started Read boundary cut boxes ( Curr Mem: 3015.59 MB )
[12/01 17:54:08   3722s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3015.59 MB )
[12/01 17:54:08   3722s] [NR-eGR] #Routing Blockages  : 0
[12/01 17:54:08   3722s] [NR-eGR] #Instance Blockages : 7023
[12/01 17:54:08   3722s] [NR-eGR] #PG Blockages       : 12
[12/01 17:54:08   3722s] [NR-eGR] #Halo Blockages     : 0
[12/01 17:54:08   3722s] [NR-eGR] #Boundary Blockages : 0
[12/01 17:54:08   3722s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3015.59 MB )
[12/01 17:54:08   3722s] (I)       Started Read blackboxes ( Curr Mem: 3015.59 MB )
[12/01 17:54:08   3722s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/01 17:54:08   3722s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3015.59 MB )
[12/01 17:54:08   3722s] (I)       Started Read prerouted ( Curr Mem: 3015.59 MB )
[12/01 17:54:08   3722s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/01 17:54:08   3722s] (I)       Finished Read prerouted ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3015.59 MB )
[12/01 17:54:08   3722s] (I)       Started Read unlegalized nets ( Curr Mem: 3015.59 MB )
[12/01 17:54:08   3722s] (I)       Finished Read unlegalized nets ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3015.59 MB )
[12/01 17:54:08   3722s] (I)       Started Read nets ( Curr Mem: 3015.59 MB )
[12/01 17:54:08   3722s] [NR-eGR] Read numTotalNets=132293  numIgnoredNets=132152
[12/01 17:54:08   3722s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3015.59 MB )
[12/01 17:54:08   3722s] [NR-eGR] Connected 0 must-join pins/ports
[12/01 17:54:08   3722s] (I)       Started Set up via pillars ( Curr Mem: 3015.59 MB )
[12/01 17:54:08   3722s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3015.59 MB )
[12/01 17:54:08   3722s] (I)       early_global_route_priority property id does not exist.
[12/01 17:54:08   3722s] (I)       Started Initialize 3D grid graph ( Curr Mem: 3015.59 MB )
[12/01 17:54:08   3722s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3015.59 MB )
[12/01 17:54:08   3722s] (I)       Model blockages into capacity
[12/01 17:54:08   3722s] (I)       Read Num Blocks=7749  Num Prerouted Wires=0  Num CS=0
[12/01 17:54:08   3722s] (I)       Started Initialize 3D capacity ( Curr Mem: 3015.59 MB )
[12/01 17:54:08   3722s] (I)       Layer 1 (V) : #blockages 7027 : #preroutes 0
[12/01 17:54:08   3722s] (I)       Layer 2 (H) : #blockages 678 : #preroutes 0
[12/01 17:54:08   3722s] (I)       Layer 3 (V) : #blockages 24 : #preroutes 0
[12/01 17:54:08   3722s] (I)       Layer 4 (H) : #blockages 20 : #preroutes 0
[12/01 17:54:08   3722s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[12/01 17:54:08   3722s] (I)       Finished Initialize 3D capacity ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3015.59 MB )
[12/01 17:54:08   3722s] (I)       -- layer congestion ratio --
[12/01 17:54:08   3722s] (I)       Layer 1 : 0.100000
[12/01 17:54:08   3722s] (I)       Layer 2 : 0.700000
[12/01 17:54:08   3722s] (I)       Layer 3 : 0.700000
[12/01 17:54:08   3722s] (I)       Layer 4 : 1.000000
[12/01 17:54:08   3722s] (I)       Layer 5 : 1.000000
[12/01 17:54:08   3722s] (I)       Layer 6 : 1.000000
[12/01 17:54:08   3722s] (I)       ----------------------------
[12/01 17:54:08   3722s] (I)       Started Move terms for access (16T) ( Curr Mem: 3015.59 MB )
[12/01 17:54:09   3722s] (I)       Moved 118 terms for better access 
[12/01 17:54:09   3722s] (I)       Finished Move terms for access (16T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3015.59 MB )
[12/01 17:54:09   3722s] (I)       Number of ignored nets                =      0
[12/01 17:54:09   3722s] (I)       Number of connected nets              =      0
[12/01 17:54:09   3722s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[12/01 17:54:09   3722s] (I)       Number of clock nets                  =    141.  Ignored: No
[12/01 17:54:09   3722s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/01 17:54:09   3722s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/01 17:54:09   3722s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/01 17:54:09   3722s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/01 17:54:09   3722s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/01 17:54:09   3722s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/01 17:54:09   3722s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/01 17:54:09   3722s] (I)       Finished Import route data (16T) ( CPU: 0.13 sec, Real: 0.13 sec, Curr Mem: 3015.59 MB )
[12/01 17:54:09   3722s] (I)       Finished Create route DB ( CPU: 0.13 sec, Real: 0.13 sec, Curr Mem: 3015.59 MB )
[12/01 17:54:09   3722s] (I)       Started Read aux data ( Curr Mem: 3015.59 MB )
[12/01 17:54:09   3722s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3015.59 MB )
[12/01 17:54:09   3722s] (I)       Started Others data preparation ( Curr Mem: 3015.59 MB )
[12/01 17:54:09   3722s] [NR-eGR] There are 141 clock nets ( 141 with NDR ).
[12/01 17:54:09   3722s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3015.59 MB )
[12/01 17:54:09   3722s] (I)       Started Create route kernel ( Curr Mem: 3015.59 MB )
[12/01 17:54:09   3722s] (I)       Ndr track 0 does not exist
[12/01 17:54:09   3722s] (I)       Ndr track 0 does not exist
[12/01 17:54:09   3722s] (I)       ---------------------Grid Graph Info--------------------
[12/01 17:54:09   3722s] (I)       Routing area        : (0, 0) - (2738400, 2730560)
[12/01 17:54:09   3722s] (I)       Core area           : (40320, 40320) - (2698080, 2690240)
[12/01 17:54:09   3722s] (I)       Site width          :  1120  (dbu)
[12/01 17:54:09   3722s] (I)       Row height          :  7840  (dbu)
[12/01 17:54:09   3722s] (I)       GCell row height    :  7840  (dbu)
[12/01 17:54:09   3722s] (I)       GCell width         :  7840  (dbu)
[12/01 17:54:09   3722s] (I)       GCell height        :  7840  (dbu)
[12/01 17:54:09   3722s] (I)       Grid                :   350   349     6
[12/01 17:54:09   3722s] (I)       Layer numbers       :     1     2     3     4     5     6
[12/01 17:54:09   3722s] (I)       Vertical capacity   :     0  7840     0  7840     0  7840
[12/01 17:54:09   3722s] (I)       Horizontal capacity :     0     0  7840     0  7840     0
[12/01 17:54:09   3722s] (I)       Default wire width  :   460   560   560   560   560   880
[12/01 17:54:09   3722s] (I)       Default wire space  :   460   560   560   560   560   920
[12/01 17:54:09   3722s] (I)       Default wire pitch  :   920  1120  1120  1120  1120  1800
[12/01 17:54:09   3722s] (I)       Default pitch size  :   920  1120  1120  1120  1120  2240
[12/01 17:54:09   3722s] (I)       First track coord   :     0   560   560   560   560  2800
[12/01 17:54:09   3722s] (I)       Num tracks per GCell:  8.52  7.00  7.00  7.00  7.00  3.50
[12/01 17:54:09   3722s] (I)       Total num of tracks :     0  2445  2438  2445  2438  1222
[12/01 17:54:09   3722s] (I)       Num of masks        :     1     1     1     1     1     1
[12/01 17:54:09   3722s] (I)       Num of trim masks   :     0     0     0     0     0     0
[12/01 17:54:09   3722s] (I)       --------------------------------------------------------
[12/01 17:54:09   3722s] 
[12/01 17:54:09   3722s] [NR-eGR] ============ Routing rule table ============
[12/01 17:54:09   3722s] [NR-eGR] Rule id: 0  Nets: 141 
[12/01 17:54:09   3722s] (I)       ID:0  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[12/01 17:54:09   3722s] (I)       Pitch:  L1=1840  L2=2240  L3=2240  L4=2240  L5=2240  L6=3600
[12/01 17:54:09   3722s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2
[12/01 17:54:09   3722s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/01 17:54:09   3722s] [NR-eGR] Rule id: 1  Nets: 0 
[12/01 17:54:09   3722s] (I)       ID:1  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/01 17:54:09   3722s] (I)       Pitch:  L1=920  L2=1120  L3=1120  L4=1120  L5=1120  L6=2240
[12/01 17:54:09   3722s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/01 17:54:09   3722s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/01 17:54:09   3722s] [NR-eGR] ========================================
[12/01 17:54:09   3722s] [NR-eGR] 
[12/01 17:54:09   3722s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/01 17:54:09   3722s] (I)       blocked tracks on layer2 : = 62104 / 853305 (7.28%)
[12/01 17:54:09   3722s] (I)       blocked tracks on layer3 : = 3392 / 853300 (0.40%)
[12/01 17:54:09   3722s] (I)       blocked tracks on layer4 : = 17992 / 853305 (2.11%)
[12/01 17:54:09   3722s] (I)       blocked tracks on layer5 : = 11104 / 853300 (1.30%)
[12/01 17:54:09   3722s] (I)       blocked tracks on layer6 : = 0 / 426478 (0.00%)
[12/01 17:54:09   3722s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3015.59 MB )
[12/01 17:54:09   3722s] (I)       Finished Import and model ( CPU: 0.45 sec, Real: 0.45 sec, Curr Mem: 3015.59 MB )
[12/01 17:54:09   3722s] (I)       Reset routing kernel
[12/01 17:54:09   3722s] (I)       Started Global Routing ( Curr Mem: 3015.59 MB )
[12/01 17:54:09   3722s] (I)       Started Initialization ( Curr Mem: 3015.59 MB )
[12/01 17:54:09   3722s] (I)       totalPins=2364  totalGlobalPin=2345 (99.20%)
[12/01 17:54:09   3722s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3015.59 MB )
[12/01 17:54:09   3722s] (I)       Started Net group 1 ( Curr Mem: 3015.59 MB )
[12/01 17:54:09   3722s] (I)       Started Generate topology (16T) ( Curr Mem: 3015.59 MB )
[12/01 17:54:09   3722s] (I)       Finished Generate topology (16T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 3023.59 MB )
[12/01 17:54:09   3722s] (I)       total 2D Cap : 1685261 = (849908 H, 835353 V)
[12/01 17:54:09   3722s] [NR-eGR] Layer group 1: route 141 net(s) in layer range [3, 4]
[12/01 17:54:09   3722s] (I)       
[12/01 17:54:09   3722s] (I)       ============  Phase 1a Route ============
[12/01 17:54:09   3722s] (I)       Started Phase 1a ( Curr Mem: 3023.59 MB )
[12/01 17:54:09   3722s] (I)       Started Pattern routing (16T) ( Curr Mem: 3023.59 MB )
[12/01 17:54:09   3722s] (I)       Finished Pattern routing (16T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 3023.59 MB )
[12/01 17:54:09   3722s] (I)       Usage: 10775 = (5176 H, 5599 V) = (0.61% H, 0.67% V) = (2.029e+04um H, 2.195e+04um V)
[12/01 17:54:09   3722s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 3023.59 MB )
[12/01 17:54:09   3722s] (I)       
[12/01 17:54:09   3722s] (I)       ============  Phase 1b Route ============
[12/01 17:54:09   3722s] (I)       Started Phase 1b ( Curr Mem: 3023.59 MB )
[12/01 17:54:09   3722s] (I)       Usage: 10775 = (5176 H, 5599 V) = (0.61% H, 0.67% V) = (2.029e+04um H, 2.195e+04um V)
[12/01 17:54:09   3722s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.223800e+04um
[12/01 17:54:09   3722s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3023.59 MB )
[12/01 17:54:09   3722s] (I)       
[12/01 17:54:09   3722s] (I)       ============  Phase 1c Route ============
[12/01 17:54:09   3722s] (I)       Started Phase 1c ( Curr Mem: 3023.59 MB )
[12/01 17:54:09   3722s] (I)       Usage: 10775 = (5176 H, 5599 V) = (0.61% H, 0.67% V) = (2.029e+04um H, 2.195e+04um V)
[12/01 17:54:09   3722s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3023.59 MB )
[12/01 17:54:09   3722s] (I)       
[12/01 17:54:09   3722s] (I)       ============  Phase 1d Route ============
[12/01 17:54:09   3722s] (I)       Started Phase 1d ( Curr Mem: 3023.59 MB )
[12/01 17:54:09   3722s] (I)       Usage: 10775 = (5176 H, 5599 V) = (0.61% H, 0.67% V) = (2.029e+04um H, 2.195e+04um V)
[12/01 17:54:09   3722s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3023.59 MB )
[12/01 17:54:09   3722s] (I)       
[12/01 17:54:09   3722s] (I)       ============  Phase 1e Route ============
[12/01 17:54:09   3722s] (I)       Started Phase 1e ( Curr Mem: 3023.59 MB )
[12/01 17:54:09   3722s] (I)       Started Route legalization ( Curr Mem: 3023.59 MB )
[12/01 17:54:09   3722s] (I)       Started Legalize Blockage Violations ( Curr Mem: 3023.59 MB )
[12/01 17:54:09   3722s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3023.59 MB )
[12/01 17:54:09   3722s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3023.59 MB )
[12/01 17:54:09   3722s] (I)       Usage: 10775 = (5176 H, 5599 V) = (0.61% H, 0.67% V) = (2.029e+04um H, 2.195e+04um V)
[12/01 17:54:09   3722s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.223800e+04um
[12/01 17:54:09   3722s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3023.59 MB )
[12/01 17:54:09   3722s] (I)       
[12/01 17:54:09   3722s] (I)       ============  Phase 1f Route ============
[12/01 17:54:09   3722s] (I)       Started Phase 1f ( Curr Mem: 3023.59 MB )
[12/01 17:54:09   3722s] (I)       Usage: 10775 = (5176 H, 5599 V) = (0.61% H, 0.67% V) = (2.029e+04um H, 2.195e+04um V)
[12/01 17:54:09   3722s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3023.59 MB )
[12/01 17:54:09   3722s] (I)       
[12/01 17:54:09   3722s] (I)       ============  Phase 1g Route ============
[12/01 17:54:09   3722s] (I)       Started Phase 1g ( Curr Mem: 3023.59 MB )
[12/01 17:54:09   3722s] (I)       Started Post Routing ( Curr Mem: 3023.59 MB )
[12/01 17:54:09   3722s] (I)       Finished Post Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3023.59 MB )
[12/01 17:54:09   3722s] (I)       Usage: 10655 = (5105 H, 5550 V) = (0.60% H, 0.66% V) = (2.001e+04um H, 2.176e+04um V)
[12/01 17:54:09   3722s] (I)       Finished Phase 1g ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3023.59 MB )
[12/01 17:54:09   3722s] (I)       numNets=141  numFullyRipUpNets=10  numPartialRipUpNets=10 routedWL=9618
[12/01 17:54:09   3722s] [NR-eGR] Create a new net group with 10 nets and layer range [3, 6]
[12/01 17:54:09   3722s] (I)       
[12/01 17:54:09   3722s] (I)       ============  Phase 1h Route ============
[12/01 17:54:09   3722s] (I)       Started Phase 1h ( Curr Mem: 3023.59 MB )
[12/01 17:54:09   3722s] (I)       Started Post Routing ( Curr Mem: 3023.59 MB )
[12/01 17:54:09   3722s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 3023.59 MB )
[12/01 17:54:09   3722s] (I)       Usage: 10251 = (4923 H, 5328 V) = (0.58% H, 0.64% V) = (1.930e+04um H, 2.089e+04um V)
[12/01 17:54:09   3722s] (I)       Finished Phase 1h ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3023.59 MB )
[12/01 17:54:09   3722s] (I)       Started Layer assignment (16T) ( Curr Mem: 3023.59 MB )
[12/01 17:54:09   3722s] (I)       Current Layer assignment (16T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3023.59 MB )
[12/01 17:54:09   3722s] (I)       Finished Layer assignment (16T) ( CPU: 0.13 sec, Real: 0.02 sec, Curr Mem: 3023.59 MB )
[12/01 17:54:09   3722s] (I)       Finished Net group 1 ( CPU: 0.17 sec, Real: 0.05 sec, Curr Mem: 3023.59 MB )
[12/01 17:54:09   3722s] (I)       Started Net group 2 ( Curr Mem: 3023.59 MB )
[12/01 17:54:09   3722s] (I)       Started Generate topology (16T) ( Curr Mem: 3023.59 MB )
[12/01 17:54:09   3722s] (I)       Finished Generate topology (16T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3023.59 MB )
[12/01 17:54:09   3722s] (I)       total 2D Cap : 2953959 = (1692128 H, 1261831 V)
[12/01 17:54:09   3722s] [NR-eGR] Layer group 2: route 10 net(s) in layer range [3, 6]
[12/01 17:54:09   3722s] (I)       
[12/01 17:54:09   3722s] (I)       ============  Phase 1a Route ============
[12/01 17:54:09   3722s] (I)       Started Phase 1a ( Curr Mem: 3023.59 MB )
[12/01 17:54:09   3722s] (I)       Started Pattern routing (16T) ( Curr Mem: 3023.59 MB )
[12/01 17:54:09   3722s] (I)       Finished Pattern routing (16T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3023.59 MB )
[12/01 17:54:09   3722s] (I)       Usage: 11376 = (5463 H, 5913 V) = (0.32% H, 0.47% V) = (2.141e+04um H, 2.318e+04um V)
[12/01 17:54:09   3722s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3023.59 MB )
[12/01 17:54:09   3722s] (I)       
[12/01 17:54:09   3722s] (I)       ============  Phase 1b Route ============
[12/01 17:54:09   3722s] (I)       Started Phase 1b ( Curr Mem: 3023.59 MB )
[12/01 17:54:09   3722s] (I)       Usage: 11376 = (5463 H, 5913 V) = (0.32% H, 0.47% V) = (2.141e+04um H, 2.318e+04um V)
[12/01 17:54:09   3722s] (I)       Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 4.459392e+04um
[12/01 17:54:09   3722s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3023.59 MB )
[12/01 17:54:09   3722s] (I)       
[12/01 17:54:09   3722s] (I)       ============  Phase 1c Route ============
[12/01 17:54:09   3722s] (I)       Started Phase 1c ( Curr Mem: 3023.59 MB )
[12/01 17:54:09   3722s] (I)       Usage: 11376 = (5463 H, 5913 V) = (0.32% H, 0.47% V) = (2.141e+04um H, 2.318e+04um V)
[12/01 17:54:09   3722s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3023.59 MB )
[12/01 17:54:09   3722s] (I)       
[12/01 17:54:09   3722s] (I)       ============  Phase 1d Route ============
[12/01 17:54:09   3722s] (I)       Started Phase 1d ( Curr Mem: 3023.59 MB )
[12/01 17:54:09   3722s] (I)       Usage: 11376 = (5463 H, 5913 V) = (0.32% H, 0.47% V) = (2.141e+04um H, 2.318e+04um V)
[12/01 17:54:09   3722s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3023.59 MB )
[12/01 17:54:09   3722s] (I)       
[12/01 17:54:09   3722s] (I)       ============  Phase 1e Route ============
[12/01 17:54:09   3722s] (I)       Started Phase 1e ( Curr Mem: 3023.59 MB )
[12/01 17:54:09   3722s] (I)       Started Route legalization ( Curr Mem: 3023.59 MB )
[12/01 17:54:09   3722s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3023.59 MB )
[12/01 17:54:09   3722s] (I)       Usage: 11376 = (5463 H, 5913 V) = (0.32% H, 0.47% V) = (2.141e+04um H, 2.318e+04um V)
[12/01 17:54:09   3722s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 4.459392e+04um
[12/01 17:54:09   3722s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3023.59 MB )
[12/01 17:54:09   3722s] (I)       
[12/01 17:54:09   3722s] (I)       ============  Phase 1f Route ============
[12/01 17:54:09   3722s] (I)       Started Phase 1f ( Curr Mem: 3023.59 MB )
[12/01 17:54:09   3722s] (I)       Usage: 11376 = (5463 H, 5913 V) = (0.32% H, 0.47% V) = (2.141e+04um H, 2.318e+04um V)
[12/01 17:54:09   3722s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3023.59 MB )
[12/01 17:54:09   3722s] (I)       
[12/01 17:54:09   3722s] (I)       ============  Phase 1g Route ============
[12/01 17:54:09   3722s] (I)       Started Phase 1g ( Curr Mem: 3023.59 MB )
[12/01 17:54:09   3722s] (I)       Started Post Routing ( Curr Mem: 3023.59 MB )
[12/01 17:54:09   3722s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3023.59 MB )
[12/01 17:54:09   3722s] (I)       Usage: 11361 = (5452 H, 5909 V) = (0.32% H, 0.47% V) = (2.137e+04um H, 2.316e+04um V)
[12/01 17:54:09   3722s] (I)       Finished Phase 1g ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3023.59 MB )
[12/01 17:54:09   3722s] (I)       numNets=10  numFullyRipUpNets=0  numPartialRipUpNets=2 routedWL=880
[12/01 17:54:09   3722s] [NR-eGR] Create a new net group with 2 nets and layer range [2, 6]
[12/01 17:54:09   3722s] (I)       
[12/01 17:54:09   3722s] (I)       ============  Phase 1h Route ============
[12/01 17:54:09   3722s] (I)       Started Phase 1h ( Curr Mem: 3023.59 MB )
[12/01 17:54:09   3722s] (I)       Started Post Routing ( Curr Mem: 3023.59 MB )
[12/01 17:54:09   3722s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3023.59 MB )
[12/01 17:54:09   3722s] (I)       Usage: 11358 = (5457 H, 5901 V) = (0.32% H, 0.47% V) = (2.139e+04um H, 2.313e+04um V)
[12/01 17:54:09   3722s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3023.59 MB )
[12/01 17:54:09   3722s] (I)       Started Layer assignment (16T) ( Curr Mem: 3023.59 MB )
[12/01 17:54:09   3722s] (I)       Current Layer assignment (16T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3023.59 MB )
[12/01 17:54:09   3722s] (I)       Finished Layer assignment (16T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 3023.59 MB )
[12/01 17:54:09   3722s] (I)       Finished Net group 2 ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3023.59 MB )
[12/01 17:54:09   3722s] (I)       Started Net group 3 ( Curr Mem: 3023.59 MB )
[12/01 17:54:09   3722s] (I)       Started Generate topology (16T) ( Curr Mem: 3023.59 MB )
[12/01 17:54:09   3722s] (I)       Finished Generate topology (16T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3023.59 MB )
[12/01 17:54:09   3722s] (I)       total 2D Cap : 3761313 = (1692128 H, 2069185 V)
[12/01 17:54:09   3722s] [NR-eGR] Layer group 3: route 2 net(s) in layer range [2, 6]
[12/01 17:54:09   3722s] (I)       
[12/01 17:54:09   3722s] (I)       ============  Phase 1a Route ============
[12/01 17:54:09   3722s] (I)       Started Phase 1a ( Curr Mem: 3023.59 MB )
[12/01 17:54:09   3722s] (I)       Started Pattern routing (16T) ( Curr Mem: 3023.59 MB )
[12/01 17:54:09   3722s] (I)       Finished Pattern routing (16T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3023.59 MB )
[12/01 17:54:09   3722s] (I)       Usage: 11830 = (5703 H, 6127 V) = (0.34% H, 0.30% V) = (2.236e+04um H, 2.402e+04um V)
[12/01 17:54:09   3722s] (I)       Started Add via demand to 2D ( Curr Mem: 3023.59 MB )
[12/01 17:54:09   3722s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3023.59 MB )
[12/01 17:54:09   3722s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3023.59 MB )
[12/01 17:54:09   3722s] (I)       
[12/01 17:54:09   3722s] (I)       ============  Phase 1b Route ============
[12/01 17:54:09   3722s] (I)       Started Phase 1b ( Curr Mem: 3023.59 MB )
[12/01 17:54:09   3722s] (I)       Usage: 11830 = (5703 H, 6127 V) = (0.34% H, 0.30% V) = (2.236e+04um H, 2.402e+04um V)
[12/01 17:54:09   3722s] (I)       Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 4.637360e+04um
[12/01 17:54:09   3722s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[12/01 17:54:09   3722s] (I)       Congestion threshold : each 60.00, sum 90.00
[12/01 17:54:09   3722s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3023.59 MB )
[12/01 17:54:09   3722s] (I)       
[12/01 17:54:09   3722s] (I)       ============  Phase 1c Route ============
[12/01 17:54:09   3722s] (I)       Started Phase 1c ( Curr Mem: 3023.59 MB )
[12/01 17:54:09   3722s] (I)       Usage: 11830 = (5703 H, 6127 V) = (0.34% H, 0.30% V) = (2.236e+04um H, 2.402e+04um V)
[12/01 17:54:09   3722s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3023.59 MB )
[12/01 17:54:09   3722s] (I)       
[12/01 17:54:09   3722s] (I)       ============  Phase 1d Route ============
[12/01 17:54:09   3722s] (I)       Started Phase 1d ( Curr Mem: 3023.59 MB )
[12/01 17:54:09   3722s] (I)       Usage: 11830 = (5703 H, 6127 V) = (0.34% H, 0.30% V) = (2.236e+04um H, 2.402e+04um V)
[12/01 17:54:09   3722s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3023.59 MB )
[12/01 17:54:09   3722s] (I)       
[12/01 17:54:09   3722s] (I)       ============  Phase 1e Route ============
[12/01 17:54:09   3722s] (I)       Started Phase 1e ( Curr Mem: 3023.59 MB )
[12/01 17:54:09   3722s] (I)       Started Route legalization ( Curr Mem: 3023.59 MB )
[12/01 17:54:09   3722s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3023.59 MB )
[12/01 17:54:09   3722s] (I)       Usage: 11830 = (5703 H, 6127 V) = (0.34% H, 0.30% V) = (2.236e+04um H, 2.402e+04um V)
[12/01 17:54:09   3722s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 4.637360e+04um
[12/01 17:54:09   3722s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3023.59 MB )
[12/01 17:54:09   3722s] (I)       
[12/01 17:54:09   3722s] (I)       ============  Phase 1f Route ============
[12/01 17:54:09   3722s] (I)       Started Phase 1f ( Curr Mem: 3023.59 MB )
[12/01 17:54:09   3722s] (I)       Usage: 11830 = (5703 H, 6127 V) = (0.34% H, 0.30% V) = (2.236e+04um H, 2.402e+04um V)
[12/01 17:54:09   3722s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3023.59 MB )
[12/01 17:54:09   3722s] (I)       
[12/01 17:54:09   3722s] (I)       ============  Phase 1g Route ============
[12/01 17:54:09   3722s] (I)       Started Phase 1g ( Curr Mem: 3023.59 MB )
[12/01 17:54:09   3722s] (I)       Started Post Routing ( Curr Mem: 3023.59 MB )
[12/01 17:54:09   3722s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3023.59 MB )
[12/01 17:54:09   3722s] (I)       Usage: 11829 = (5704 H, 6125 V) = (0.34% H, 0.30% V) = (2.236e+04um H, 2.401e+04um V)
[12/01 17:54:09   3722s] (I)       Finished Phase 1g ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3023.59 MB )
[12/01 17:54:09   3722s] (I)       
[12/01 17:54:09   3722s] (I)       ============  Phase 1h Route ============
[12/01 17:54:09   3722s] (I)       Started Phase 1h ( Curr Mem: 3023.59 MB )
[12/01 17:54:09   3722s] (I)       Started Post Routing ( Curr Mem: 3023.59 MB )
[12/01 17:54:09   3722s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3023.59 MB )
[12/01 17:54:09   3722s] (I)       Usage: 11829 = (5704 H, 6125 V) = (0.34% H, 0.30% V) = (2.236e+04um H, 2.401e+04um V)
[12/01 17:54:09   3722s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3023.59 MB )
[12/01 17:54:09   3722s] (I)       Started Layer assignment (16T) ( Curr Mem: 3023.59 MB )
[12/01 17:54:09   3722s] (I)       Current Layer assignment (16T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3023.59 MB )
[12/01 17:54:09   3722s] (I)       Finished Layer assignment (16T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3023.59 MB )
[12/01 17:54:09   3722s] (I)       Finished Net group 3 ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3023.59 MB )
[12/01 17:54:09   3722s] (I)       
[12/01 17:54:09   3722s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/01 17:54:09   3722s] [NR-eGR]                        OverCon            
[12/01 17:54:09   3722s] [NR-eGR]                         #Gcell     %Gcell
[12/01 17:54:09   3722s] [NR-eGR]       Layer                (0)    OverCon 
[12/01 17:54:09   3722s] [NR-eGR] ----------------------------------------------
[12/01 17:54:09   3722s] [NR-eGR]  METAL1  (1)         0( 0.00%)   ( 0.00%) 
[12/01 17:54:09   3722s] [NR-eGR]  METAL2  (2)         0( 0.00%)   ( 0.00%) 
[12/01 17:54:09   3722s] [NR-eGR]  METAL3  (3)         0( 0.00%)   ( 0.00%) 
[12/01 17:54:09   3722s] [NR-eGR]  METAL4  (4)         0( 0.00%)   ( 0.00%) 
[12/01 17:54:09   3722s] [NR-eGR]  METAL5  (5)         0( 0.00%)   ( 0.00%) 
[12/01 17:54:09   3722s] [NR-eGR]  METAL6  (6)         0( 0.00%)   ( 0.00%) 
[12/01 17:54:09   3722s] [NR-eGR] ----------------------------------------------
[12/01 17:54:09   3722s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[12/01 17:54:09   3722s] [NR-eGR] 
[12/01 17:54:09   3722s] (I)       Finished Global Routing ( CPU: 0.21 sec, Real: 0.09 sec, Curr Mem: 3023.59 MB )
[12/01 17:54:09   3722s] (I)       Started Export 3D cong map ( Curr Mem: 3023.59 MB )
[12/01 17:54:09   3722s] (I)       total 2D Cap : 3771037 = (1694180 H, 2076857 V)
[12/01 17:54:09   3722s] (I)       Started Export 2D cong map ( Curr Mem: 3023.59 MB )
[12/01 17:54:09   3722s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[12/01 17:54:09   3722s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/01 17:54:09   3722s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3023.59 MB )
[12/01 17:54:09   3722s] (I)       Finished Export 3D cong map ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3023.59 MB )
[12/01 17:54:09   3722s] (I)       ============= Track Assignment ============
[12/01 17:54:09   3722s] (I)       Started Extract Global 3D Wires ( Curr Mem: 3023.59 MB )
[12/01 17:54:09   3722s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3023.59 MB )
[12/01 17:54:09   3722s] (I)       Started Track Assignment (16T) ( Curr Mem: 3023.59 MB )
[12/01 17:54:09   3722s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[12/01 17:54:09   3722s] (I)       Current Track Assignment (16T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3023.59 MB )
[12/01 17:54:09   3722s] (I)       Run Multi-thread track assignment
[12/01 17:54:09   3722s] (I)       Finished Track Assignment (16T) ( CPU: 0.09 sec, Real: 0.01 sec, Curr Mem: 3023.59 MB )
[12/01 17:54:09   3722s] (I)       Started Export ( Curr Mem: 3023.59 MB )
[12/01 17:54:09   3722s] [NR-eGR] Started Export DB wires ( Curr Mem: 3015.59 MB )
[12/01 17:54:09   3722s] [NR-eGR] Started Export all nets (16T) ( Curr Mem: 3015.59 MB )
[12/01 17:54:09   3722s] [NR-eGR] Finished Export all nets (16T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3015.59 MB )
[12/01 17:54:09   3722s] [NR-eGR] Started Set wire vias (16T) ( Curr Mem: 3015.59 MB )
[12/01 17:54:09   3722s] [NR-eGR] Finished Set wire vias (16T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3015.59 MB )
[12/01 17:54:09   3722s] [NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3015.59 MB )
[12/01 17:54:09   3722s] [NR-eGR] --------------------------------------------------------------------------
[12/01 17:54:09   3722s] [NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 365906
[12/01 17:54:09   3722s] [NR-eGR] METAL2  (2V) length: 8.166317e+05um, number of vias: 438069
[12/01 17:54:09   3722s] [NR-eGR] METAL3  (3H) length: 1.088116e+06um, number of vias: 107495
[12/01 17:54:09   3722s] [NR-eGR] METAL4  (4V) length: 1.248937e+06um, number of vias: 43984
[12/01 17:54:09   3722s] [NR-eGR] METAL5  (5H) length: 9.200957e+05um, number of vias: 13576
[12/01 17:54:09   3722s] [NR-eGR] METAL6  (6V) length: 5.249834e+05um, number of vias: 0
[12/01 17:54:09   3722s] [NR-eGR] Total length: 4.598764e+06um, number of vias: 969030
[12/01 17:54:09   3722s] [NR-eGR] --------------------------------------------------------------------------
[12/01 17:54:09   3722s] [NR-eGR] Total eGR-routed clock nets wire length: 4.294100e+04um 
[12/01 17:54:09   3722s] [NR-eGR] --------------------------------------------------------------------------
[12/01 17:54:09   3722s] [NR-eGR] Report for selected net(s) only.
[12/01 17:54:09   3722s] [NR-eGR] METAL1  (1H) length: 0.000000e+00um, number of vias: 2345
[12/01 17:54:09   3722s] [NR-eGR] METAL2  (2V) length: 2.399025e+03um, number of vias: 2995
[12/01 17:54:09   3722s] [NR-eGR] METAL3  (3H) length: 1.994664e+04um, number of vias: 2192
[12/01 17:54:09   3722s] [NR-eGR] METAL4  (4V) length: 1.970438e+04um, number of vias: 100
[12/01 17:54:09   3722s] [NR-eGR] METAL5  (5H) length: 8.909600e+02um, number of vias: 0
[12/01 17:54:09   3722s] [NR-eGR] METAL6  (6V) length: 0.000000e+00um, number of vias: 0
[12/01 17:54:09   3722s] [NR-eGR] Total length: 4.294100e+04um, number of vias: 7632
[12/01 17:54:09   3722s] [NR-eGR] --------------------------------------------------------------------------
[12/01 17:54:09   3722s] [NR-eGR] Total routed clock nets wire length: 4.294100e+04um, number of vias: 7632
[12/01 17:54:09   3722s] [NR-eGR] --------------------------------------------------------------------------
[12/01 17:54:09   3722s] (I)       Started Update net boxes ( Curr Mem: 3015.59 MB )
[12/01 17:54:09   3722s] (I)       Finished Update net boxes ( CPU: 0.27 sec, Real: 0.04 sec, Curr Mem: 3015.59 MB )
[12/01 17:54:09   3722s] (I)       Started Update timing ( Curr Mem: 3015.59 MB )
[12/01 17:54:09   3722s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3015.59 MB )
[12/01 17:54:09   3722s] (I)       Finished Export ( CPU: 0.36 sec, Real: 0.13 sec, Curr Mem: 3015.59 MB )
[12/01 17:54:09   3722s] (I)       Started Postprocess design ( Curr Mem: 3015.59 MB )
[12/01 17:54:09   3722s] (I)       Finished Postprocess design ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2892.59 MB )
[12/01 17:54:09   3722s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.13 sec, Real: 0.70 sec, Curr Mem: 2892.59 MB )
[12/01 17:54:09   3722s]       Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:01.2 real=0:00:00.8)
[12/01 17:54:09   3722s]     Routing using eGR in eGR->NR Step done.
[12/01 17:54:09   3722s]     Routing using NR in eGR->NR Step...
[12/01 17:54:09   3722s] 
[12/01 17:54:09   3722s] CCOPT: Preparing to route 141 clock nets with NanoRoute.
[12/01 17:54:09   3722s]   All net are default rule.
[12/01 17:54:09   3722s]   Preferred NanoRoute mode settings: Current
[12/01 17:54:09   3722s] -droutePostRouteSpreadWire auto
[12/01 17:54:09   3722s] **WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[12/01 17:54:09   3722s] #WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
[12/01 17:54:09   3722s] #WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
[12/01 17:54:09   3722s]       Clock detailed routing...
[12/01 17:54:09   3722s]         NanoRoute...
[12/01 17:54:09   3722s] % Begin globalDetailRoute (date=12/01 17:54:09, mem=2162.5M)
[12/01 17:54:09   3722s] 
[12/01 17:54:09   3722s] globalDetailRoute
[12/01 17:54:09   3722s] 
[12/01 17:54:09   3722s] ### Time Record (globalDetailRoute) is installed.
[12/01 17:54:09   3722s] #Start globalDetailRoute on Thu Dec  1 17:54:09 2022
[12/01 17:54:09   3722s] #
[12/01 17:54:09   3722s] ### Time Record (Pre Callback) is installed.
[12/01 17:54:09   3722s] ### Time Record (Pre Callback) is uninstalled.
[12/01 17:54:09   3722s] ### Time Record (DB Import) is installed.
[12/01 17:54:09   3722s] ### Time Record (Timing Data Generation) is installed.
[12/01 17:54:09   3722s] ### Time Record (Timing Data Generation) is uninstalled.
[12/01 17:54:09   3723s] ### Net info: total nets: 133897
[12/01 17:54:09   3723s] ### Net info: dirty nets: 0
[12/01 17:54:09   3723s] ### Net info: marked as disconnected nets: 0
[12/01 17:54:10   3724s] #num needed restored net=0
[12/01 17:54:10   3724s] #need_extraction net=0 (total=133897)
[12/01 17:54:10   3724s] ### Net info: fully routed nets: 141
[12/01 17:54:10   3724s] ### Net info: trivial (< 2 pins) nets: 1604
[12/01 17:54:10   3724s] ### Net info: unrouted nets: 132152
[12/01 17:54:10   3724s] ### Net info: re-extraction nets: 0
[12/01 17:54:10   3724s] ### Net info: selected nets: 141
[12/01 17:54:10   3724s] ### Net info: ignored nets: 0
[12/01 17:54:10   3724s] ### Net info: skip routing nets: 0
[12/01 17:54:10   3725s] #WARNING (NRIG-100) Ignoring auto generated timing constraints when routeWithTimingDriven set to false.
[12/01 17:54:10   3725s] ### import design signature (4): route=960707348 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1211775134 dirty_area=1639940798 del_dirty_area=0 cell=635736462 placement=624891508 pin_access=1 inst_pattern=1 halo=0
[12/01 17:54:10   3725s] ### Time Record (DB Import) is uninstalled.
[12/01 17:54:10   3725s] #NanoRoute Version 20.15-s105_1 NR210726-1341/20_15-UB
[12/01 17:54:10   3725s] #Wire/Via statistics before line assignment ...
[12/01 17:54:10   3725s] #Total number of nets with non-default rule or having extra spacing = 141
[12/01 17:54:10   3725s] #Total wire length = 42941 um.
[12/01 17:54:10   3725s] #Total half perimeter of net bounding box = 27524 um.
[12/01 17:54:10   3725s] #Total wire length on LAYER METAL1 = 0 um.
[12/01 17:54:10   3725s] #Total wire length on LAYER METAL2 = 2399 um.
[12/01 17:54:10   3725s] #Total wire length on LAYER METAL3 = 19947 um.
[12/01 17:54:10   3725s] #Total wire length on LAYER METAL4 = 19704 um.
[12/01 17:54:10   3725s] #Total wire length on LAYER METAL5 = 891 um.
[12/01 17:54:10   3725s] #Total wire length on LAYER METAL6 = 0 um.
[12/01 17:54:10   3725s] #Total number of vias = 7632
[12/01 17:54:10   3725s] #Up-Via Summary (total 7632):
[12/01 17:54:10   3725s] #           
[12/01 17:54:10   3725s] #-----------------------
[12/01 17:54:10   3725s] # METAL1           2345
[12/01 17:54:10   3725s] # METAL2           2995
[12/01 17:54:10   3725s] # METAL3           2192
[12/01 17:54:10   3725s] # METAL4            100
[12/01 17:54:10   3725s] #-----------------------
[12/01 17:54:10   3725s] #                  7632 
[12/01 17:54:10   3725s] #
[12/01 17:54:10   3725s] ### Time Record (Data Preparation) is installed.
[12/01 17:54:10   3725s] #Start routing data preparation on Thu Dec  1 17:54:10 2022
[12/01 17:54:10   3725s] #
[12/01 17:54:10   3725s] #Minimum voltage of a net in the design = 0.000.
[12/01 17:54:10   3725s] #Maximum voltage of a net in the design = 1.980.
[12/01 17:54:10   3725s] #Voltage range [0.000 - 1.980] has 133895 nets.
[12/01 17:54:10   3725s] #Voltage range [1.620 - 1.980] has 1 net.
[12/01 17:54:10   3725s] #Voltage range [0.000 - 0.000] has 1 net.
[12/01 17:54:11   3725s] ### Time Record (Cell Pin Access) is installed.
[12/01 17:54:11   3726s] #Initial pin access analysis.
[12/01 17:54:11   3727s] #Detail pin access analysis.
[12/01 17:54:11   3727s] ### Time Record (Cell Pin Access) is uninstalled.
[12/01 17:54:12   3727s] # METAL1       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.48500
[12/01 17:54:12   3727s] # METAL2       V   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
[12/01 17:54:12   3727s] # METAL3       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
[12/01 17:54:12   3727s] # METAL4       V   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
[12/01 17:54:12   3727s] # METAL5       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
[12/01 17:54:12   3727s] # METAL6       V   Track-Pitch = 1.12000    Line-2-Via Pitch = 0.95000
[12/01 17:54:12   3727s] #Monitoring time of adding inner blkg by smac
[12/01 17:54:12   3727s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2308.36 (MB), peak = 2845.39 (MB)
[12/01 17:54:12   3727s] #Regenerating Ggrids automatically.
[12/01 17:54:12   3727s] #Auto generating G-grids with size=15 tracks, using layer METAL3's pitch = 0.56000.
[12/01 17:54:12   3727s] #Using automatically generated G-grids.
[12/01 17:54:12   3727s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[12/01 17:54:12   3727s] #Done routing data preparation.
[12/01 17:54:12   3727s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2311.86 (MB), peak = 2845.39 (MB)
[12/01 17:54:12   3727s] ### Time Record (Data Preparation) is uninstalled.
[12/01 17:54:12   3728s] #Data initialization: cpu:00:00:02, real:00:00:02, mem:2.3 GB, peak:2.8 GB --1.31 [16]--
[12/01 17:54:12   3728s] 
[12/01 17:54:12   3728s] Trim Metal Layers:
[12/01 17:54:12   3728s] LayerId::1 widthSet size::4
[12/01 17:54:12   3728s] LayerId::2 widthSet size::4
[12/01 17:54:12   3728s] LayerId::3 widthSet size::4
[12/01 17:54:12   3728s] LayerId::4 widthSet size::4
[12/01 17:54:12   3728s] LayerId::5 widthSet size::4
[12/01 17:54:12   3728s] LayerId::6 widthSet size::3
[12/01 17:54:12   3728s] Updating RC grid for preRoute extraction ...
[12/01 17:54:12   3728s] eee: pegSigSF::1.070000
[12/01 17:54:12   3728s] Initializing multi-corner capacitance tables ... 
[12/01 17:54:12   3728s] Initializing multi-corner resistance tables ...
[12/01 17:54:12   3728s] eee: l::1 avDens::0.136985 usedTrk::11746.480055 availTrk::85750.000000 sigTrk::11746.480055
[12/01 17:54:12   3728s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/01 17:54:12   3728s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/01 17:54:12   3728s] eee: l::4 avDens::0.025734 usedTrk::315.242766 availTrk::12250.000000 sigTrk::315.242766
[12/01 17:54:12   3728s] eee: l::5 avDens::0.030963 usedTrk::151.720321 availTrk::4900.000000 sigTrk::151.720321
[12/01 17:54:12   3728s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/01 17:54:12   3728s] {RT wc 0 6 6 {5 0} 1}
[12/01 17:54:12   3728s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.917600 ; wcR: 0.555600 ; newSi: 0.078600 ; pMod: 78 ; 
[12/01 17:54:12   3728s] #Successfully loaded pre-route RC model
[12/01 17:54:12   3728s] #Enabled timing driven Line Assignment.
[12/01 17:54:12   3728s] ### Time Record (Line Assignment) is installed.
[12/01 17:54:12   3728s] #
[12/01 17:54:12   3728s] #Begin Line Assignment ...
[12/01 17:54:12   3728s] #
[12/01 17:54:12   3728s] #Begin build data ...
[12/01 17:54:12   3728s] #
[12/01 17:54:12   3728s] #Distribution of nets:
[12/01 17:54:12   3728s] #     1604 ( 0         pin),  99138 ( 2         pin),  17786 ( 3         pin),
[12/01 17:54:12   3728s] #     5911 ( 4         pin),   3204 ( 5         pin),   1467 ( 6         pin),
[12/01 17:54:12   3728s] #      912 ( 7         pin),    725 ( 8         pin),    550 ( 9         pin),
[12/01 17:54:12   3728s] #     1767 (10-19      pin),    350 (20-29      pin),    307 (30-39      pin),
[12/01 17:54:12   3728s] #      136 (40-49      pin),     38 (50-59      pin),      2 (60-69      pin),
[12/01 17:54:12   3728s] #        0 (>=2000     pin).
[12/01 17:54:12   3728s] #Total: 133897 nets, 141 fully global routed, 141 clocks,
[12/01 17:54:12   3728s] #       141 nets have extra space, 141 nets have layer range,
[12/01 17:54:12   3728s] #       141 nets have weight, 141 nets have avoid detour,
[12/01 17:54:12   3728s] #       141 nets have priority.
[12/01 17:54:12   3728s] #
[12/01 17:54:12   3728s] #Nets in 1 layer range:
[12/01 17:54:12   3728s] #   (METAL3, METAL4) :      141 ( 0.1%)
[12/01 17:54:12   3728s] #
[12/01 17:54:12   3728s] #Nets in 1 priority group:
[12/01 17:54:12   3728s] #  clock:      141 ( 0.1%)
[12/01 17:54:12   3728s] #
[12/01 17:54:12   3728s] #141 nets selected.
[12/01 17:54:12   3728s] #
[12/01 17:54:12   3728s] #End build data: cpu:00:00:01, real:00:00:00, mem:2.3 GB, peak:2.8 GB --3.77 [16]--
[12/01 17:54:12   3728s] #
[12/01 17:54:12   3728s] #Net length summary:
[12/01 17:54:12   3728s] #Layer    H-Len   V-Len         Total       #Up-Via
[12/01 17:54:12   3728s] #--------------------------------------------------
[12/01 17:54:12   3728s] #METAL1       0       0       0(  0%)    2345( 30%)
[12/01 17:54:12   3728s] #METAL2       0    2366    2366(  6%)    3171( 41%)
[12/01 17:54:12   3728s] #METAL3   19979       0   19979( 47%)    2192( 28%)
[12/01 17:54:12   3728s] #METAL4       0   19704   19704( 46%)     100(  1%)
[12/01 17:54:12   3728s] #METAL5     890       0     890(  2%)       0(  0%)
[12/01 17:54:12   3728s] #METAL6       0       0       0(  0%)       0(  0%)
[12/01 17:54:12   3728s] #--------------------------------------------------
[12/01 17:54:12   3728s] #         20870   22070   42941          7808      
[12/01 17:54:12   3729s] #
[12/01 17:54:12   3729s] #Net length and overlap summary:
[12/01 17:54:12   3729s] #Layer    H-Len   V-Len         Total       #Up-Via      #Overlap    Overlap-Len       Trim-Len
[12/01 17:54:12   3729s] #----------------------------------------------------------------------------------------------
[12/01 17:54:12   3729s] #METAL1       0       0       0(  0%)    2345( 36%)       0(  0%)      0(  0.0%)      0(  0.0%)
[12/01 17:54:12   3729s] #METAL2       0    3608    3608(  8%)    2465( 37%)       0(  0%)      0(  0.0%)      0(  0.0%)
[12/01 17:54:12   3729s] #METAL3   19883       0   19883( 46%)    1710( 26%)       0(  0%)      0(  0.0%)      0(  0.0%)
[12/01 17:54:12   3729s] #METAL4       0   18789   18789( 44%)      80(  1%)       0(  0%)      0(  0.0%)      0(  0.0%)
[12/01 17:54:12   3729s] #METAL5     894       0     894(  2%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
[12/01 17:54:12   3729s] #METAL6       0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
[12/01 17:54:12   3729s] #----------------------------------------------------------------------------------------------
[12/01 17:54:12   3729s] #         20778   22398   43176          6600             0            0              0        
[12/01 17:54:12   3729s] #
[12/01 17:54:12   3729s] #Line Assignment statistics:
[12/01 17:54:12   3729s] #Cpu time = 00:00:00
[12/01 17:54:12   3729s] #Elapsed time = 00:00:00
[12/01 17:54:12   3729s] #Increased memory = 8.08 (MB)
[12/01 17:54:12   3729s] #Total memory = 2364.25 (MB)
[12/01 17:54:12   3729s] #Peak memory = 2845.39 (MB)
[12/01 17:54:12   3729s] #End Line Assignment: cpu:00:00:01, real:00:00:00, mem:2.3 GB, peak:2.8 GB --3.98 [16]--
[12/01 17:54:12   3729s] #
[12/01 17:54:12   3729s] #Begin assignment summary ...
[12/01 17:54:12   3729s] #
[12/01 17:54:12   3729s] #  Total number of segments             = 2022
[12/01 17:54:12   3729s] #  Total number of overlap segments     =    0 (  0.0%)
[12/01 17:54:12   3729s] #  Total number of assigned segments    = 2022 (100.0%)
[12/01 17:54:12   3729s] #  Total number of shifted segments     =   37 (  1.8%)
[12/01 17:54:12   3729s] #  Average movement of shifted segments =    5.62 tracks
[12/01 17:54:12   3729s] #
[12/01 17:54:12   3729s] #  Total number of overlaps             =    0
[12/01 17:54:12   3729s] #  Total length of overlaps             =    0 um
[12/01 17:54:12   3729s] #
[12/01 17:54:12   3729s] #End assignment summary.
[12/01 17:54:12   3729s] ### Time Record (Line Assignment) is uninstalled.
[12/01 17:54:13   3729s] #Wire/Via statistics after line assignment ...
[12/01 17:54:13   3729s] #Total number of nets with non-default rule or having extra spacing = 141
[12/01 17:54:13   3729s] #Total wire length = 42157 um.
[12/01 17:54:13   3729s] #Total half perimeter of net bounding box = 27524 um.
[12/01 17:54:13   3729s] #Total wire length on LAYER METAL1 = 0 um.
[12/01 17:54:13   3729s] #Total wire length on LAYER METAL2 = 2590 um.
[12/01 17:54:13   3729s] #Total wire length on LAYER METAL3 = 19884 um.
[12/01 17:54:13   3729s] #Total wire length on LAYER METAL4 = 18790 um.
[12/01 17:54:13   3729s] #Total wire length on LAYER METAL5 = 894 um.
[12/01 17:54:13   3729s] #Total wire length on LAYER METAL6 = 0 um.
[12/01 17:54:13   3729s] #Total number of vias = 6600
[12/01 17:54:13   3729s] #Up-Via Summary (total 6600):
[12/01 17:54:13   3729s] #           
[12/01 17:54:13   3729s] #-----------------------
[12/01 17:54:13   3729s] # METAL1           2345
[12/01 17:54:13   3729s] # METAL2           2465
[12/01 17:54:13   3729s] # METAL3           1710
[12/01 17:54:13   3729s] # METAL4             80
[12/01 17:54:13   3729s] #-----------------------
[12/01 17:54:13   3729s] #                  6600 
[12/01 17:54:13   3729s] #
[12/01 17:54:13   3729s] #Routing data preparation, pin analysis, line assignment statistics:
[12/01 17:54:13   3729s] #Cpu time = 00:00:04
[12/01 17:54:13   3729s] #Elapsed time = 00:00:02
[12/01 17:54:13   3729s] #Increased memory = 27.40 (MB)
[12/01 17:54:13   3729s] #Total memory = 2323.93 (MB)
[12/01 17:54:13   3729s] #Peak memory = 2845.39 (MB)
[12/01 17:54:13   3729s] #RTESIG:78da9593cd4e032114855dfb1437b48b31b195cbf0d359b83171aba651b7cdd8a193890c
[12/01 17:54:13   3729s] #       9881d1f4eda58d9b9a165a76c007f79c0377327d7f5c0261748e62e6918a15c2d3922155
[12/01 17:54:13   3729s] #       4cceb0e478c7e82a6ebd3d90ebc9f4f9e5950181dafbaeb5abde35fa7e6ddcfa1342d777
[12/01 17:54:13   3729s] #       b6ddaf10287c18e2ec1646af07f03a8438bbf93bae200ca386e2c3397394c0b2824d6d7c
[12/01 17:54:13   3729s] #       8a616c018c42d1d9a05b3d9ca8240fef69b6b6eebb35347a538f26fcc34ba43965228a27
[12/01 17:54:13   3729s] #       c17d39e3da2d18170dff7443c6b0e40804d34c55d2ace5f834e581c0b49d88f38b70292f
[12/01 17:54:13   3729s] #       c2155e82238d21ecf89883b6637fdc210a91fd1c5c56c0e9bca2bb01c5c6b83a1c270567
[12/01 17:54:13   3729s] #       f95065f441f65452995415a048ff37545c00f92ed34f8d6a57d187da36f5d0248b2a157b
[12/01 17:54:13   3729s] #       cd3a9b96562db21dc52897f996a2fc8cbea362710624f10ca88a699dcceaea1764776c96
[12/01 17:54:13   3729s] #
[12/01 17:54:13   3729s] #Skip comparing routing design signature in db-snapshot flow
[12/01 17:54:13   3729s] #Using multithreading with 16 threads.
[12/01 17:54:13   3729s] ### Time Record (Detail Routing) is installed.
[12/01 17:54:13   3730s] ### drc_pitch = 5160 ( 2.58000 um) drc_range = 3320 ( 1.66000 um) route_pitch = 5160 ( 2.58000 um) patch_pitch = 18840 ( 9.42000 um) top_route_layer = 6 top_pin_layer = 6
[12/01 17:54:13   3730s] #
[12/01 17:54:13   3730s] #Start Detail Routing..
[12/01 17:54:13   3730s] #start initial detail routing ...
[12/01 17:54:13   3730s] ### Design has 143 dirty nets
[12/01 17:54:14   3753s] #   number of violations = 1
[12/01 17:54:14   3753s] #
[12/01 17:54:14   3753s] #    By Layer and Type :
[12/01 17:54:14   3753s] #	         MetSpc   Totals
[12/01 17:54:14   3753s] #	METAL1        0        0
[12/01 17:54:14   3753s] #	METAL2        0        0
[12/01 17:54:14   3753s] #	METAL3        1        1
[12/01 17:54:14   3753s] #	Totals        1        1
[12/01 17:54:14   3753s] #cpu time = 00:00:23, elapsed time = 00:00:02, memory = 2344.69 (MB), peak = 2845.39 (MB)
[12/01 17:54:15   3753s] #start 1st optimization iteration ...
[12/01 17:54:15   3753s] #   number of violations = 0
[12/01 17:54:15   3753s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2346.33 (MB), peak = 2845.39 (MB)
[12/01 17:54:15   3753s] #Complete Detail Routing.
[12/01 17:54:15   3753s] #Total number of nets with non-default rule or having extra spacing = 141
[12/01 17:54:15   3753s] #Total wire length = 46583 um.
[12/01 17:54:15   3753s] #Total half perimeter of net bounding box = 27524 um.
[12/01 17:54:15   3753s] #Total wire length on LAYER METAL1 = 2247 um.
[12/01 17:54:15   3753s] #Total wire length on LAYER METAL2 = 900 um.
[12/01 17:54:15   3753s] #Total wire length on LAYER METAL3 = 21839 um.
[12/01 17:54:15   3753s] #Total wire length on LAYER METAL4 = 20696 um.
[12/01 17:54:15   3753s] #Total wire length on LAYER METAL5 = 902 um.
[12/01 17:54:15   3753s] #Total wire length on LAYER METAL6 = 0 um.
[12/01 17:54:15   3753s] #Total number of vias = 7012
[12/01 17:54:15   3753s] #Up-Via Summary (total 7012):
[12/01 17:54:15   3753s] #           
[12/01 17:54:15   3753s] #-----------------------
[12/01 17:54:15   3753s] # METAL1           2331
[12/01 17:54:15   3753s] # METAL2           2295
[12/01 17:54:15   3753s] # METAL3           2311
[12/01 17:54:15   3753s] # METAL4             75
[12/01 17:54:15   3753s] #-----------------------
[12/01 17:54:15   3753s] #                  7012 
[12/01 17:54:15   3753s] #
[12/01 17:54:15   3753s] #Total number of DRC violations = 0
[12/01 17:54:15   3753s] ### Time Record (Detail Routing) is uninstalled.
[12/01 17:54:15   3753s] #Cpu time = 00:00:24
[12/01 17:54:15   3753s] #Elapsed time = 00:00:02
[12/01 17:54:15   3753s] #Increased memory = 17.40 (MB)
[12/01 17:54:15   3753s] #Total memory = 2341.34 (MB)
[12/01 17:54:15   3753s] #Peak memory = 2845.39 (MB)
[12/01 17:54:15   3753s] #Skip updating routing design signature in db-snapshot flow
[12/01 17:54:15   3753s] #detailRoute Statistics:
[12/01 17:54:15   3753s] #Cpu time = 00:00:24
[12/01 17:54:15   3753s] #Elapsed time = 00:00:02
[12/01 17:54:15   3753s] #Increased memory = 17.40 (MB)
[12/01 17:54:15   3753s] #Total memory = 2341.34 (MB)
[12/01 17:54:15   3753s] #Peak memory = 2845.39 (MB)
[12/01 17:54:15   3753s] ### Time Record (DB Export) is installed.
[12/01 17:54:15   3753s] ### export design design signature (11): route=97996241 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=979064425 dirty_area=0 del_dirty_area=0 cell=635736462 placement=624891508 pin_access=2124034340 inst_pattern=1 halo=1067622966
[12/01 17:54:15   3754s] ### Time Record (DB Export) is uninstalled.
[12/01 17:54:15   3754s] ### Time Record (Post Callback) is installed.
[12/01 17:54:15   3754s] ### Time Record (Post Callback) is uninstalled.
[12/01 17:54:15   3754s] #
[12/01 17:54:15   3754s] #globalDetailRoute statistics:
[12/01 17:54:15   3754s] #Cpu time = 00:00:32
[12/01 17:54:15   3754s] #Elapsed time = 00:00:07
[12/01 17:54:15   3754s] #Increased memory = 95.52 (MB)
[12/01 17:54:15   3754s] #Total memory = 2258.34 (MB)
[12/01 17:54:15   3754s] #Peak memory = 2845.39 (MB)
[12/01 17:54:15   3754s] #Number of warnings = 1
[12/01 17:54:15   3754s] #Total number of warnings = 3
[12/01 17:54:15   3754s] #Number of fails = 0
[12/01 17:54:15   3754s] #Total number of fails = 0
[12/01 17:54:15   3754s] #Complete globalDetailRoute on Thu Dec  1 17:54:15 2022
[12/01 17:54:15   3754s] #
[12/01 17:54:15   3754s] ### import design signature (12): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=2124034340 inst_pattern=1 halo=0
[12/01 17:54:15   3754s] ### Time Record (globalDetailRoute) is uninstalled.
[12/01 17:54:15   3754s] ### 
[12/01 17:54:15   3754s] ###   Scalability Statistics
[12/01 17:54:15   3754s] ### 
[12/01 17:54:15   3754s] ### --------------------------------+----------------+----------------+----------------+
[12/01 17:54:15   3754s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[12/01 17:54:15   3754s] ### --------------------------------+----------------+----------------+----------------+
[12/01 17:54:15   3754s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[12/01 17:54:15   3754s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[12/01 17:54:15   3754s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[12/01 17:54:15   3754s] ###   DB Import                     |        00:00:03|        00:00:01|             2.0|
[12/01 17:54:15   3754s] ###   DB Export                     |        00:00:01|        00:00:01|             1.0|
[12/01 17:54:15   3754s] ###   Cell Pin Access               |        00:00:01|        00:00:01|             1.0|
[12/01 17:54:15   3754s] ###   Data Preparation              |        00:00:01|        00:00:01|             1.0|
[12/01 17:54:15   3754s] ###   Detail Routing                |        00:00:24|        00:00:02|            11.5|
[12/01 17:54:15   3754s] ###   Line Assignment               |        00:00:01|        00:00:00|             1.0|
[12/01 17:54:15   3754s] ###   Entire Command                |        00:00:32|        00:00:07|             4.8|
[12/01 17:54:15   3754s] ### --------------------------------+----------------+----------------+----------------+
[12/01 17:54:15   3754s] ### 
[12/01 17:54:15   3754s] % End globalDetailRoute (date=12/01 17:54:15, total cpu=0:00:31.7, real=0:00:06.0, peak res=2845.4M, current mem=2237.3M)
[12/01 17:54:15   3754s]         NanoRoute done. (took cpu=0:00:31.8 real=0:00:06.7)
[12/01 17:54:15   3754s]       Clock detailed routing done.
[12/01 17:54:15   3754s] Skipping check of guided vs. routed net lengths.
[12/01 17:54:15   3754s] Set FIXED routing status on 141 net(s)
[12/01 17:54:15   3754s] Set FIXED placed status on 140 instance(s)
[12/01 17:54:15   3754s]       Route Remaining Unrouted Nets...
[12/01 17:54:15   3754s] Running earlyGlobalRoute to complete any remaining unrouted nets.
[12/01 17:54:16   3754s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2956.9M
[12/01 17:54:16   3754s] All LLGs are deleted
[12/01 17:54:16   3754s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2956.9M
[12/01 17:54:16   3754s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.025, REAL:0.026, MEM:2956.9M
[12/01 17:54:16   3754s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.027, REAL:0.028, MEM:2956.9M
[12/01 17:54:16   3754s] ### Creating LA Mngr. totSessionCpu=1:02:35 mem=2956.9M
[12/01 17:54:16   3754s] ### Creating LA Mngr, finished. totSessionCpu=1:02:35 mem=2956.9M
[12/01 17:54:16   3754s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2956.89 MB )
[12/01 17:54:16   3754s] (I)       Started Import and model ( Curr Mem: 2956.89 MB )
[12/01 17:54:16   3754s] (I)       Started Create place DB ( Curr Mem: 2956.89 MB )
[12/01 17:54:16   3754s] (I)       Started Import place data ( Curr Mem: 2956.89 MB )
[12/01 17:54:16   3754s] (I)       Started Read instances and placement ( Curr Mem: 2956.89 MB )
[12/01 17:54:16   3754s] (I)       Finished Read instances and placement ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 3022.77 MB )
[12/01 17:54:16   3754s] (I)       Started Read nets ( Curr Mem: 3022.77 MB )
[12/01 17:54:16   3755s] (I)       Finished Read nets ( CPU: 0.21 sec, Real: 0.21 sec, Curr Mem: 3068.77 MB )
[12/01 17:54:16   3755s] (I)       Finished Import place data ( CPU: 0.31 sec, Real: 0.31 sec, Curr Mem: 3068.77 MB )
[12/01 17:54:16   3755s] (I)       Finished Create place DB ( CPU: 0.31 sec, Real: 0.31 sec, Curr Mem: 3068.77 MB )
[12/01 17:54:16   3755s] (I)       Started Create route DB ( Curr Mem: 3068.77 MB )
[12/01 17:54:16   3755s] (I)       == Non-default Options ==
[12/01 17:54:16   3755s] (I)       Maximum routing layer                              : 6
[12/01 17:54:16   3755s] (I)       Number of threads                                  : 16
[12/01 17:54:16   3755s] (I)       Method to set GCell size                           : row
[12/01 17:54:16   3755s] (I)       Counted 3079 PG shapes. We will not process PG shapes layer by layer.
[12/01 17:54:16   3755s] (I)       Started Import route data (16T) ( Curr Mem: 3068.77 MB )
[12/01 17:54:16   3755s] (I)       ============== Pin Summary ==============
[12/01 17:54:16   3755s] (I)       +-------+--------+---------+------------+
[12/01 17:54:16   3755s] (I)       | Layer | # pins | % total |      Group |
[12/01 17:54:16   3755s] (I)       +-------+--------+---------+------------+
[12/01 17:54:16   3755s] (I)       |     1 | 365906 |   99.97 |        Pin |
[12/01 17:54:16   3755s] (I)       |     2 |     86 |    0.02 | Pin access |
[12/01 17:54:16   3755s] (I)       |     3 |     11 |    0.00 | Pin access |
[12/01 17:54:16   3755s] (I)       |     4 |      1 |    0.00 |      Upper |
[12/01 17:54:16   3755s] (I)       |     5 |      1 |    0.00 |      Upper |
[12/01 17:54:16   3755s] (I)       |     6 |      0 |    0.00 |      Upper |
[12/01 17:54:16   3755s] (I)       +-------+--------+---------+------------+
[12/01 17:54:16   3755s] (I)       Use row-based GCell size
[12/01 17:54:16   3755s] (I)       Use row-based GCell align
[12/01 17:54:16   3755s] (I)       GCell unit size   : 7840
[12/01 17:54:16   3755s] (I)       GCell multiplier  : 1
[12/01 17:54:16   3755s] (I)       GCell row height  : 7840
[12/01 17:54:16   3755s] (I)       Actual row height : 7840
[12/01 17:54:16   3755s] (I)       GCell align ref   : 40320 40320
[12/01 17:54:16   3755s] [NR-eGR] Track table information for default rule: 
[12/01 17:54:16   3755s] [NR-eGR] METAL1 has no routable track
[12/01 17:54:16   3755s] [NR-eGR] METAL2 has single uniform track structure
[12/01 17:54:16   3755s] [NR-eGR] METAL3 has single uniform track structure
[12/01 17:54:16   3755s] [NR-eGR] METAL4 has single uniform track structure
[12/01 17:54:16   3755s] [NR-eGR] METAL5 has single uniform track structure
[12/01 17:54:16   3755s] [NR-eGR] METAL6 has single uniform track structure
[12/01 17:54:16   3755s] (I)       ============== Default via ===============
[12/01 17:54:16   3755s] (I)       +---+------------------+-----------------+
[12/01 17:54:16   3755s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut |
[12/01 17:54:16   3755s] (I)       +---+------------------+-----------------+
[12/01 17:54:16   3755s] (I)       | 1 |    4  VIA12_VV   |    1  VIA12_HV  |
[12/01 17:54:16   3755s] (I)       | 2 |    5  VIA2       |    5  VIA2      |
[12/01 17:54:16   3755s] (I)       | 3 |    8  VIA3       |    8  VIA3      |
[12/01 17:54:16   3755s] (I)       | 4 |   11  VIA4       |   11  VIA4      |
[12/01 17:54:16   3755s] (I)       | 5 |   14  VIA5       |   14  VIA5      |
[12/01 17:54:16   3755s] (I)       +---+------------------+-----------------+
[12/01 17:54:16   3755s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 3068.77 MB )
[12/01 17:54:16   3755s] (I)       Started Read routing blockages ( Curr Mem: 3068.77 MB )
[12/01 17:54:16   3755s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3068.77 MB )
[12/01 17:54:16   3755s] (I)       Started Read instance blockages ( Curr Mem: 3068.77 MB )
[12/01 17:54:16   3755s] (I)       Finished Read instance blockages ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3068.77 MB )
[12/01 17:54:16   3755s] (I)       Started Read PG blockages ( Curr Mem: 3068.77 MB )
[12/01 17:54:16   3755s] [NR-eGR] Read 3434 PG shapes
[12/01 17:54:16   3755s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3068.77 MB )
[12/01 17:54:16   3755s] (I)       Started Read boundary cut boxes ( Curr Mem: 3068.77 MB )
[12/01 17:54:16   3755s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3068.77 MB )
[12/01 17:54:16   3755s] [NR-eGR] #Routing Blockages  : 0
[12/01 17:54:16   3755s] [NR-eGR] #Instance Blockages : 7023
[12/01 17:54:16   3755s] [NR-eGR] #PG Blockages       : 3434
[12/01 17:54:16   3755s] [NR-eGR] #Halo Blockages     : 0
[12/01 17:54:16   3755s] [NR-eGR] #Boundary Blockages : 0
[12/01 17:54:16   3755s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3068.77 MB )
[12/01 17:54:16   3755s] (I)       Started Read blackboxes ( Curr Mem: 3068.77 MB )
[12/01 17:54:16   3755s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/01 17:54:16   3755s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3068.77 MB )
[12/01 17:54:16   3755s] (I)       Started Read prerouted ( Curr Mem: 3068.77 MB )
[12/01 17:54:16   3755s] [NR-eGR] Num Prerouted Nets = 141  Num Prerouted Wires = 8063
[12/01 17:54:16   3755s] (I)       Finished Read prerouted ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3068.77 MB )
[12/01 17:54:16   3755s] (I)       Started Read unlegalized nets ( Curr Mem: 3068.77 MB )
[12/01 17:54:16   3755s] (I)       Finished Read unlegalized nets ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3068.77 MB )
[12/01 17:54:16   3755s] (I)       Started Read nets ( Curr Mem: 3068.77 MB )
[12/01 17:54:16   3755s] [NR-eGR] Read numTotalNets=132293  numIgnoredNets=141
[12/01 17:54:16   3755s] (I)       Finished Read nets ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3100.02 MB )
[12/01 17:54:16   3755s] (I)       Started Set up via pillars ( Curr Mem: 3100.02 MB )
[12/01 17:54:16   3755s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3100.02 MB )
[12/01 17:54:16   3755s] (I)       early_global_route_priority property id does not exist.
[12/01 17:54:16   3755s] (I)       Started Initialize 3D grid graph ( Curr Mem: 3100.02 MB )
[12/01 17:54:16   3755s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3100.02 MB )
[12/01 17:54:16   3755s] (I)       Model blockages into capacity
[12/01 17:54:16   3755s] (I)       Read Num Blocks=10457  Num Prerouted Wires=8063  Num CS=0
[12/01 17:54:16   3755s] (I)       Started Initialize 3D capacity ( Curr Mem: 3100.02 MB )
[12/01 17:54:16   3755s] (I)       Layer 1 (V) : #blockages 8379 : #preroutes 2950
[12/01 17:54:16   3755s] (I)       Layer 2 (H) : #blockages 1356 : #preroutes 4357
[12/01 17:54:16   3755s] (I)       Layer 3 (V) : #blockages 702 : #preroutes 727
[12/01 17:54:16   3755s] (I)       Layer 4 (H) : #blockages 20 : #preroutes 29
[12/01 17:54:16   3755s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[12/01 17:54:16   3755s] (I)       Finished Initialize 3D capacity ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3100.02 MB )
[12/01 17:54:16   3755s] (I)       -- layer congestion ratio --
[12/01 17:54:16   3755s] (I)       Layer 1 : 0.100000
[12/01 17:54:16   3755s] (I)       Layer 2 : 0.700000
[12/01 17:54:16   3755s] (I)       Layer 3 : 0.700000
[12/01 17:54:16   3755s] (I)       Layer 4 : 0.700000
[12/01 17:54:16   3755s] (I)       Layer 5 : 0.700000
[12/01 17:54:16   3755s] (I)       Layer 6 : 0.700000
[12/01 17:54:16   3755s] (I)       ----------------------------
[12/01 17:54:16   3755s] (I)       Number of ignored nets                =    141
[12/01 17:54:16   3755s] (I)       Number of connected nets              =      0
[12/01 17:54:16   3755s] (I)       Number of fixed nets                  =    141.  Ignored: Yes
[12/01 17:54:16   3755s] (I)       Number of clock nets                  =    141.  Ignored: No
[12/01 17:54:16   3755s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/01 17:54:16   3755s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/01 17:54:16   3755s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/01 17:54:16   3755s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/01 17:54:16   3755s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/01 17:54:16   3755s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/01 17:54:16   3755s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/01 17:54:16   3755s] (I)       Finished Import route data (16T) ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 3100.02 MB )
[12/01 17:54:16   3755s] (I)       Finished Create route DB ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 3100.02 MB )
[12/01 17:54:16   3755s] (I)       Started Read aux data ( Curr Mem: 3100.02 MB )
[12/01 17:54:16   3755s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3100.02 MB )
[12/01 17:54:16   3755s] (I)       Started Others data preparation ( Curr Mem: 3100.02 MB )
[12/01 17:54:16   3755s] (I)       Finished Others data preparation ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3100.02 MB )
[12/01 17:54:16   3755s] (I)       Started Create route kernel ( Curr Mem: 3100.02 MB )
[12/01 17:54:16   3755s] (I)       Ndr track 0 does not exist
[12/01 17:54:16   3755s] (I)       Ndr track 0 does not exist
[12/01 17:54:16   3755s] (I)       ---------------------Grid Graph Info--------------------
[12/01 17:54:16   3755s] (I)       Routing area        : (0, 0) - (2738400, 2730560)
[12/01 17:54:16   3755s] (I)       Core area           : (40320, 40320) - (2698080, 2690240)
[12/01 17:54:16   3755s] (I)       Site width          :  1120  (dbu)
[12/01 17:54:16   3755s] (I)       Row height          :  7840  (dbu)
[12/01 17:54:16   3755s] (I)       GCell row height    :  7840  (dbu)
[12/01 17:54:16   3755s] (I)       GCell width         :  7840  (dbu)
[12/01 17:54:16   3755s] (I)       GCell height        :  7840  (dbu)
[12/01 17:54:16   3755s] (I)       Grid                :   350   349     6
[12/01 17:54:16   3755s] (I)       Layer numbers       :     1     2     3     4     5     6
[12/01 17:54:16   3755s] (I)       Vertical capacity   :     0  7840     0  7840     0  7840
[12/01 17:54:16   3755s] (I)       Horizontal capacity :     0     0  7840     0  7840     0
[12/01 17:54:16   3755s] (I)       Default wire width  :   460   560   560   560   560   880
[12/01 17:54:16   3755s] (I)       Default wire space  :   460   560   560   560   560   920
[12/01 17:54:16   3755s] (I)       Default wire pitch  :   920  1120  1120  1120  1120  1800
[12/01 17:54:16   3755s] (I)       Default pitch size  :   920  1120  1120  1120  1120  2240
[12/01 17:54:16   3755s] (I)       First track coord   :     0   560   560   560   560  2800
[12/01 17:54:16   3755s] (I)       Num tracks per GCell:  8.52  7.00  7.00  7.00  7.00  3.50
[12/01 17:54:16   3755s] (I)       Total num of tracks :     0  2445  2438  2445  2438  1222
[12/01 17:54:16   3755s] (I)       Num of masks        :     1     1     1     1     1     1
[12/01 17:54:16   3755s] (I)       Num of trim masks   :     0     0     0     0     0     0
[12/01 17:54:16   3755s] (I)       --------------------------------------------------------
[12/01 17:54:16   3755s] 
[12/01 17:54:16   3755s] [NR-eGR] ============ Routing rule table ============
[12/01 17:54:16   3755s] [NR-eGR] Rule id: 0  Nets: 0 
[12/01 17:54:16   3755s] (I)       ID:0  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[12/01 17:54:16   3755s] (I)       Pitch:  L1=1840  L2=2240  L3=2240  L4=2240  L5=2240  L6=3600
[12/01 17:54:16   3755s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2
[12/01 17:54:16   3755s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/01 17:54:16   3755s] [NR-eGR] Rule id: 1  Nets: 132152 
[12/01 17:54:16   3755s] (I)       ID:1  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/01 17:54:16   3755s] (I)       Pitch:  L1=920  L2=1120  L3=1120  L4=1120  L5=1120  L6=2240
[12/01 17:54:16   3755s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/01 17:54:16   3755s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/01 17:54:16   3755s] [NR-eGR] ========================================
[12/01 17:54:16   3755s] [NR-eGR] 
[12/01 17:54:16   3755s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/01 17:54:16   3755s] (I)       blocked tracks on layer2 : = 97989 / 853305 (11.48%)
[12/01 17:54:16   3755s] (I)       blocked tracks on layer3 : = 3392 / 853300 (0.40%)
[12/01 17:54:16   3755s] (I)       blocked tracks on layer4 : = 17992 / 853305 (2.11%)
[12/01 17:54:16   3755s] (I)       blocked tracks on layer5 : = 11104 / 853300 (1.30%)
[12/01 17:54:16   3755s] (I)       blocked tracks on layer6 : = 0 / 426478 (0.00%)
[12/01 17:54:16   3755s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3100.02 MB )
[12/01 17:54:16   3755s] (I)       Finished Import and model ( CPU: 0.48 sec, Real: 0.48 sec, Curr Mem: 3100.02 MB )
[12/01 17:54:16   3755s] (I)       Reset routing kernel
[12/01 17:54:16   3755s] (I)       Started Global Routing ( Curr Mem: 3100.02 MB )
[12/01 17:54:16   3755s] (I)       Started Initialization ( Curr Mem: 3100.02 MB )
[12/01 17:54:16   3755s] (I)       totalPins=363641  totalGlobalPin=332223 (91.36%)
[12/01 17:54:16   3755s] (I)       Finished Initialization ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3100.02 MB )
[12/01 17:54:16   3755s] (I)       Started Net group 1 ( Curr Mem: 3100.02 MB )
[12/01 17:54:16   3755s] (I)       Started Generate topology (16T) ( Curr Mem: 3100.02 MB )
[12/01 17:54:16   3755s] (I)       Finished Generate topology (16T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3108.02 MB )
[12/01 17:54:16   3755s] (I)       total 2D Cap : 1268698 = (842220 H, 426478 V)
[12/01 17:54:16   3755s] [NR-eGR] Layer group 1: route 200 net(s) in layer range [5, 6]
[12/01 17:54:16   3755s] (I)       
[12/01 17:54:16   3755s] (I)       ============  Phase 1a Route ============
[12/01 17:54:16   3755s] (I)       Started Phase 1a ( Curr Mem: 3108.02 MB )
[12/01 17:54:16   3755s] (I)       Started Pattern routing (16T) ( Curr Mem: 3108.02 MB )
[12/01 17:54:16   3755s] (I)       Finished Pattern routing (16T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3108.02 MB )
[12/01 17:54:16   3755s] (I)       Usage: 7379 = (2367 H, 5012 V) = (0.28% H, 1.18% V) = (9.279e+03um H, 1.965e+04um V)
[12/01 17:54:16   3755s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 3108.02 MB )
[12/01 17:54:16   3755s] (I)       
[12/01 17:54:16   3755s] (I)       ============  Phase 1b Route ============
[12/01 17:54:16   3755s] (I)       Started Phase 1b ( Curr Mem: 3108.02 MB )
[12/01 17:54:16   3755s] (I)       Usage: 7379 = (2367 H, 5012 V) = (0.28% H, 1.18% V) = (9.279e+03um H, 1.965e+04um V)
[12/01 17:54:16   3755s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.892568e+04um
[12/01 17:54:16   3755s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3108.02 MB )
[12/01 17:54:16   3755s] (I)       
[12/01 17:54:16   3755s] (I)       ============  Phase 1c Route ============
[12/01 17:54:16   3755s] (I)       Started Phase 1c ( Curr Mem: 3108.02 MB )
[12/01 17:54:16   3755s] (I)       Usage: 7379 = (2367 H, 5012 V) = (0.28% H, 1.18% V) = (9.279e+03um H, 1.965e+04um V)
[12/01 17:54:16   3755s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3108.02 MB )
[12/01 17:54:16   3755s] (I)       
[12/01 17:54:16   3755s] (I)       ============  Phase 1d Route ============
[12/01 17:54:16   3755s] (I)       Started Phase 1d ( Curr Mem: 3108.02 MB )
[12/01 17:54:16   3755s] (I)       Usage: 7379 = (2367 H, 5012 V) = (0.28% H, 1.18% V) = (9.279e+03um H, 1.965e+04um V)
[12/01 17:54:16   3755s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3108.02 MB )
[12/01 17:54:16   3755s] (I)       
[12/01 17:54:16   3755s] (I)       ============  Phase 1e Route ============
[12/01 17:54:16   3755s] (I)       Started Phase 1e ( Curr Mem: 3108.02 MB )
[12/01 17:54:16   3755s] (I)       Started Route legalization ( Curr Mem: 3108.02 MB )
[12/01 17:54:16   3755s] (I)       Started Legalize Blockage Violations ( Curr Mem: 3108.02 MB )
[12/01 17:54:16   3755s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3108.02 MB )
[12/01 17:54:16   3755s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3108.02 MB )
[12/01 17:54:16   3755s] (I)       Usage: 7379 = (2367 H, 5012 V) = (0.28% H, 1.18% V) = (9.279e+03um H, 1.965e+04um V)
[12/01 17:54:16   3755s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.892568e+04um
[12/01 17:54:16   3755s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3108.02 MB )
[12/01 17:54:16   3755s] (I)       
[12/01 17:54:16   3755s] (I)       ============  Phase 1l Route ============
[12/01 17:54:16   3755s] (I)       Started Phase 1l ( Curr Mem: 3108.02 MB )
[12/01 17:54:16   3755s] (I)       Started Layer assignment (16T) ( Curr Mem: 3108.02 MB )
[12/01 17:54:16   3755s] (I)       Current Layer assignment (16T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3108.02 MB )
[12/01 17:54:16   3755s] (I)       Finished Layer assignment (16T) ( CPU: 0.11 sec, Real: 0.01 sec, Curr Mem: 3108.02 MB )
[12/01 17:54:16   3755s] (I)       Finished Phase 1l ( CPU: 0.11 sec, Real: 0.01 sec, Curr Mem: 3108.02 MB )
[12/01 17:54:16   3755s] (I)       Finished Net group 1 ( CPU: 0.13 sec, Real: 0.02 sec, Curr Mem: 3108.02 MB )
[12/01 17:54:16   3755s] (I)       Started Net group 2 ( Curr Mem: 3108.02 MB )
[12/01 17:54:16   3755s] (I)       Started Generate topology (16T) ( Curr Mem: 3108.02 MB )
[12/01 17:54:16   3755s] (I)       Finished Generate topology (16T) ( CPU: 0.07 sec, Real: 0.02 sec, Curr Mem: 3108.02 MB )
[12/01 17:54:16   3755s] (I)       total 2D Cap : 3736761 = (1692128 H, 2044633 V)
[12/01 17:54:16   3755s] [NR-eGR] Layer group 2: route 131952 net(s) in layer range [2, 6]
[12/01 17:54:16   3755s] (I)       
[12/01 17:54:16   3755s] (I)       ============  Phase 1a Route ============
[12/01 17:54:16   3755s] (I)       Started Phase 1a ( Curr Mem: 3108.02 MB )
[12/01 17:54:16   3755s] (I)       Started Pattern routing (16T) ( Curr Mem: 3108.02 MB )
[12/01 17:54:16   3756s] (I)       Finished Pattern routing (16T) ( CPU: 0.97 sec, Real: 0.17 sec, Curr Mem: 3152.02 MB )
[12/01 17:54:16   3756s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 3152.02 MB )
[12/01 17:54:16   3756s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/01 17:54:16   3756s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 3152.02 MB )
[12/01 17:54:16   3756s] (I)       Usage: 1107881 = (495988 H, 611893 V) = (29.31% H, 29.93% V) = (1.944e+06um H, 2.399e+06um V)
[12/01 17:54:16   3756s] (I)       Started Add via demand to 2D ( Curr Mem: 3152.02 MB )
[12/01 17:54:16   3756s] (I)       Finished Add via demand to 2D ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 3152.02 MB )
[12/01 17:54:16   3756s] (I)       Finished Phase 1a ( CPU: 1.05 sec, Real: 0.26 sec, Curr Mem: 3152.02 MB )
[12/01 17:54:16   3756s] (I)       
[12/01 17:54:16   3756s] (I)       ============  Phase 1b Route ============
[12/01 17:54:16   3756s] (I)       Started Phase 1b ( Curr Mem: 3152.02 MB )
[12/01 17:54:16   3756s] (I)       Started Monotonic routing (16T) ( Curr Mem: 3152.02 MB )
[12/01 17:54:16   3756s] (I)       Finished Monotonic routing (16T) ( CPU: 0.19 sec, Real: 0.08 sec, Curr Mem: 3152.02 MB )
[12/01 17:54:16   3756s] (I)       Usage: 1108337 = (496115 H, 612222 V) = (29.32% H, 29.94% V) = (1.945e+06um H, 2.400e+06um V)
[12/01 17:54:16   3756s] (I)       Overflow of layer group 2: 0.10% H + 0.10% V. EstWL: 4.344681e+06um
[12/01 17:54:16   3756s] (I)       Congestion metric : 0.10%H 0.10%V, 0.20%HV
[12/01 17:54:16   3756s] (I)       Congestion threshold : each 60.00, sum 90.00
[12/01 17:54:16   3756s] (I)       Finished Phase 1b ( CPU: 0.20 sec, Real: 0.09 sec, Curr Mem: 3152.02 MB )
[12/01 17:54:16   3756s] (I)       
[12/01 17:54:16   3756s] (I)       ============  Phase 1c Route ============
[12/01 17:54:16   3756s] (I)       Started Phase 1c ( Curr Mem: 3152.02 MB )
[12/01 17:54:16   3756s] (I)       Started Two level routing ( Curr Mem: 3152.02 MB )
[12/01 17:54:16   3756s] (I)       Level2 Grid: 70 x 70
[12/01 17:54:16   3756s] (I)       Started Two Level Routing ( Curr Mem: 3152.02 MB )
[12/01 17:54:16   3756s] (I)       Finished Two Level Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3152.02 MB )
[12/01 17:54:16   3756s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 3152.02 MB )
[12/01 17:54:16   3756s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3152.02 MB )
[12/01 17:54:16   3756s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3152.02 MB )
[12/01 17:54:16   3756s] (I)       Finished Two level routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3152.02 MB )
[12/01 17:54:16   3756s] (I)       Usage: 1108337 = (496115 H, 612222 V) = (29.32% H, 29.94% V) = (1.945e+06um H, 2.400e+06um V)
[12/01 17:54:16   3756s] (I)       Finished Phase 1c ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3152.02 MB )
[12/01 17:54:16   3756s] (I)       
[12/01 17:54:16   3756s] (I)       ============  Phase 1d Route ============
[12/01 17:54:16   3756s] (I)       Started Phase 1d ( Curr Mem: 3152.02 MB )
[12/01 17:54:16   3756s] (I)       Started Detoured routing ( Curr Mem: 3152.02 MB )
[12/01 17:54:17   3756s] (I)       Finished Detoured routing ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 3152.02 MB )
[12/01 17:54:17   3756s] (I)       Usage: 1108445 = (496163 H, 612282 V) = (29.32% H, 29.95% V) = (1.945e+06um H, 2.400e+06um V)
[12/01 17:54:17   3756s] (I)       Finished Phase 1d ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 3152.02 MB )
[12/01 17:54:17   3756s] (I)       
[12/01 17:54:17   3756s] (I)       ============  Phase 1e Route ============
[12/01 17:54:17   3756s] (I)       Started Phase 1e ( Curr Mem: 3152.02 MB )
[12/01 17:54:17   3756s] (I)       Started Route legalization ( Curr Mem: 3152.02 MB )
[12/01 17:54:17   3756s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3152.02 MB )
[12/01 17:54:17   3756s] (I)       Usage: 1108445 = (496163 H, 612282 V) = (29.32% H, 29.95% V) = (1.945e+06um H, 2.400e+06um V)
[12/01 17:54:17   3756s] [NR-eGR] Early Global Route overflow of layer group 2: 0.05% H + 0.08% V. EstWL: 4.345104e+06um
[12/01 17:54:17   3756s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3152.02 MB )
[12/01 17:54:17   3756s] (I)       
[12/01 17:54:17   3756s] (I)       ============  Phase 1l Route ============
[12/01 17:54:17   3756s] (I)       Started Phase 1l ( Curr Mem: 3152.02 MB )
[12/01 17:54:17   3756s] (I)       Started Layer assignment (16T) ( Curr Mem: 3152.02 MB )
[12/01 17:54:17   3756s] (I)       Current Layer assignment (16T) [Initialization] ( CPU: 0.12 sec, Real: 0.12 sec, Curr Mem: 3152.02 MB )
[12/01 17:54:17   3757s] (I)       Finished Layer assignment (16T) ( CPU: 1.18 sec, Real: 0.23 sec, Curr Mem: 3152.02 MB )
[12/01 17:54:17   3757s] (I)       Finished Phase 1l ( CPU: 1.18 sec, Real: 0.23 sec, Curr Mem: 3152.02 MB )
[12/01 17:54:17   3757s] (I)       Finished Net group 2 ( CPU: 2.58 sec, Real: 0.68 sec, Curr Mem: 3152.02 MB )
[12/01 17:54:17   3757s] (I)       Started Clean cong LA ( Curr Mem: 3152.02 MB )
[12/01 17:54:17   3757s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3152.02 MB )
[12/01 17:54:17   3757s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[12/01 17:54:17   3757s] (I)       Layer  2:     790244    395199      1951       19586      833014    ( 2.30%) 
[12/01 17:54:17   3757s] (I)       Layer  3:     848631    341607       428           0      852607    ( 0.00%) 
[12/01 17:54:17   3757s] (I)       Layer  4:     832927    347997       943        9632      842968    ( 1.13%) 
[12/01 17:54:17   3757s] (I)       Layer  5:     839794    267338      1943        9660      842947    ( 1.13%) 
[12/01 17:54:17   3757s] (I)       Layer  6:     425256    134273       115           0      426300    ( 0.00%) 
[12/01 17:54:17   3757s] (I)       Total:       3736852   1486414      5380       38878     3797836    ( 1.01%) 
[12/01 17:54:17   3757s] (I)       
[12/01 17:54:17   3757s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/01 17:54:17   3757s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[12/01 17:54:17   3757s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[12/01 17:54:17   3757s] [NR-eGR]       Layer              (1-2)             (3-4)             (5-6)             (7-8)    OverCon 
[12/01 17:54:17   3757s] [NR-eGR] -------------------------------------------------------------------------------------------------
[12/01 17:54:17   3757s] [NR-eGR]  METAL1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/01 17:54:17   3757s] [NR-eGR]  METAL2  (2)      1733( 1.46%)        21( 0.02%)         0( 0.00%)         0( 0.00%)   ( 1.47%) 
[12/01 17:54:17   3757s] [NR-eGR]  METAL3  (3)       355( 0.29%)         6( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.30%) 
[12/01 17:54:17   3757s] [NR-eGR]  METAL4  (4)       777( 0.65%)        20( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.66%) 
[12/01 17:54:17   3757s] [NR-eGR]  METAL5  (5)       942( 0.78%)       176( 0.15%)        28( 0.02%)         3( 0.00%)   ( 0.95%) 
[12/01 17:54:17   3757s] [NR-eGR]  METAL6  (6)       114( 0.09%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.09%) 
[12/01 17:54:17   3757s] [NR-eGR] -------------------------------------------------------------------------------------------------
[12/01 17:54:17   3757s] [NR-eGR] Total             3921( 0.65%)       223( 0.04%)        28( 0.00%)         3( 0.00%)   ( 0.69%) 
[12/01 17:54:17   3757s] [NR-eGR] 
[12/01 17:54:17   3757s] (I)       Finished Global Routing ( CPU: 2.74 sec, Real: 0.74 sec, Curr Mem: 3152.02 MB )
[12/01 17:54:17   3757s] (I)       Started Export 3D cong map ( Curr Mem: 3152.02 MB )
[12/01 17:54:17   3757s] (I)       total 2D Cap : 3749449 = (1694180 H, 2055269 V)
[12/01 17:54:17   3757s] (I)       Started Export 2D cong map ( Curr Mem: 3152.02 MB )
[12/01 17:54:17   3757s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.32% H + 0.12% V
[12/01 17:54:17   3757s] [NR-eGR] Overflow after Early Global Route 0.42% H + 0.13% V
[12/01 17:54:17   3757s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3152.02 MB )
[12/01 17:54:17   3757s] (I)       Finished Export 3D cong map ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3152.02 MB )
[12/01 17:54:17   3757s] (I)       ============= Track Assignment ============
[12/01 17:54:17   3757s] (I)       Started Extract Global 3D Wires ( Curr Mem: 3152.02 MB )
[12/01 17:54:17   3757s] (I)       Finished Extract Global 3D Wires ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3152.02 MB )
[12/01 17:54:17   3757s] (I)       Started Track Assignment (16T) ( Curr Mem: 3152.02 MB )
[12/01 17:54:17   3757s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[12/01 17:54:17   3757s] (I)       Current Track Assignment (16T) [Initialization] ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3152.02 MB )
[12/01 17:54:17   3757s] (I)       Run Multi-thread track assignment
[12/01 17:54:17   3759s] (I)       Finished Track Assignment (16T) ( CPU: 1.74 sec, Real: 0.16 sec, Curr Mem: 3152.02 MB )
[12/01 17:54:17   3759s] (I)       Started Export ( Curr Mem: 3152.02 MB )
[12/01 17:54:17   3759s] [NR-eGR] Started Export DB wires ( Curr Mem: 3144.02 MB )
[12/01 17:54:17   3759s] [NR-eGR] Started Export all nets (16T) ( Curr Mem: 3144.02 MB )
[12/01 17:54:17   3760s] [NR-eGR] Finished Export all nets (16T) ( CPU: 0.63 sec, Real: 0.11 sec, Curr Mem: 3144.02 MB )
[12/01 17:54:17   3760s] [NR-eGR] Started Set wire vias (16T) ( Curr Mem: 3144.02 MB )
[12/01 17:54:17   3760s] [NR-eGR] Finished Set wire vias (16T) ( CPU: 0.21 sec, Real: 0.02 sec, Curr Mem: 3144.02 MB )
[12/01 17:54:17   3760s] [NR-eGR] Finished Export DB wires ( CPU: 0.87 sec, Real: 0.16 sec, Curr Mem: 3144.02 MB )
[12/01 17:54:17   3760s] [NR-eGR] --------------------------------------------------------------------------
[12/01 17:54:17   3760s] [NR-eGR] METAL1  (1F) length: 2.246660e+03um, number of vias: 365892
[12/01 17:54:17   3760s] [NR-eGR] METAL2  (2V) length: 8.187933e+05um, number of vias: 438788
[12/01 17:54:17   3760s] [NR-eGR] METAL3  (3H) length: 1.099111e+06um, number of vias: 108321
[12/01 17:54:17   3760s] [NR-eGR] METAL4  (4V) length: 1.246866e+06um, number of vias: 44143
[12/01 17:54:17   3760s] [NR-eGR] METAL5  (5H) length: 9.187301e+05um, number of vias: 13712
[12/01 17:54:17   3760s] [NR-eGR] METAL6  (6V) length: 5.289161e+05um, number of vias: 0
[12/01 17:54:17   3760s] [NR-eGR] Total length: 4.614664e+06um, number of vias: 970856
[12/01 17:54:17   3760s] [NR-eGR] --------------------------------------------------------------------------
[12/01 17:54:17   3760s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[12/01 17:54:17   3760s] [NR-eGR] --------------------------------------------------------------------------
[12/01 17:54:17   3760s] (I)       Started Update net boxes ( Curr Mem: 3144.02 MB )
[12/01 17:54:17   3760s] (I)       Finished Update net boxes ( CPU: 0.28 sec, Real: 0.04 sec, Curr Mem: 3144.02 MB )
[12/01 17:54:17   3760s] (I)       Started Update timing ( Curr Mem: 3144.02 MB )
[12/01 17:54:17   3760s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3144.02 MB )
[12/01 17:54:17   3760s] (I)       Finished Export ( CPU: 1.25 sec, Real: 0.30 sec, Curr Mem: 3144.02 MB )
[12/01 17:54:17   3760s] (I)       Started Postprocess design ( Curr Mem: 3144.02 MB )
[12/01 17:54:17   3760s] (I)       Finished Postprocess design ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3030.02 MB )
[12/01 17:54:17   3760s] [NR-eGR] Finished Early Global Route kernel ( CPU: 6.27 sec, Real: 1.74 sec, Curr Mem: 2999.02 MB )
[12/01 17:54:17   3760s]       Route Remaining Unrouted Nets done. (took cpu=0:00:06.4 real=0:00:01.8)
[12/01 17:54:17   3760s]     Routing using NR in eGR->NR Step done.
[12/01 17:54:17   3761s] Net route status summary:
[12/01 17:54:17   3761s]   Clock:       141 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=141, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/01 17:54:17   3761s]   Non-clock: 133756 (unrouted=1604, trialRouted=132152, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=1604, (crossesIlmBoundary AND tooFewTerms=0)])
[12/01 17:54:17   3761s] 
[12/01 17:54:17   3761s] CCOPT: Done with clock implementation routing.
[12/01 17:54:17   3761s] 
[12/01 17:54:17   3761s]     Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:39.5 real=0:00:09.4)
[12/01 17:54:17   3761s]   Clock implementation routing done.
[12/01 17:54:17   3761s]   Leaving CCOpt scope - extractRC...
[12/01 17:54:17   3761s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[12/01 17:54:17   3761s] Extraction called for design 'MAU' of instances=131227 and nets=133897 using extraction engine 'preRoute' .
[12/01 17:54:17   3761s] PreRoute RC Extraction called for design MAU.
[12/01 17:54:17   3761s] RC Extraction called in multi-corner(2) mode.
[12/01 17:54:17   3761s] RCMode: PreRoute
[12/01 17:54:17   3761s]       RC Corner Indexes            0       1   
[12/01 17:54:17   3761s] Capacitance Scaling Factor   : 1.00000 1.00000 
[12/01 17:54:17   3761s] Resistance Scaling Factor    : 1.00000 1.00000 
[12/01 17:54:17   3761s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[12/01 17:54:17   3761s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[12/01 17:54:17   3761s] Shrink Factor                : 1.00000
[12/01 17:54:17   3761s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/01 17:54:17   3761s] Using capacitance table file ...
[12/01 17:54:17   3761s] 
[12/01 17:54:17   3761s] Trim Metal Layers:
[12/01 17:54:18   3761s] LayerId::1 widthSet size::4
[12/01 17:54:18   3761s] LayerId::2 widthSet size::4
[12/01 17:54:18   3761s] LayerId::3 widthSet size::4
[12/01 17:54:18   3761s] LayerId::4 widthSet size::4
[12/01 17:54:18   3761s] LayerId::5 widthSet size::4
[12/01 17:54:18   3761s] LayerId::6 widthSet size::3
[12/01 17:54:18   3761s] Updating RC grid for preRoute extraction ...
[12/01 17:54:18   3761s] eee: pegSigSF::1.070000
[12/01 17:54:18   3761s] Initializing multi-corner capacitance tables ... 
[12/01 17:54:18   3761s] Initializing multi-corner resistance tables ...
[12/01 17:54:18   3761s] eee: l::1 avDens::0.137654 usedTrk::11803.799422 availTrk::85750.000000 sigTrk::11803.799422
[12/01 17:54:18   3761s] eee: l::2 avDens::0.244168 usedTrk::20920.287579 availTrk::85680.000000 sigTrk::20920.287579
[12/01 17:54:18   3761s] eee: l::3 avDens::0.327608 usedTrk::28069.475713 availTrk::85680.000000 sigTrk::28069.475713
[12/01 17:54:18   3761s] eee: l::4 avDens::0.378996 usedTrk::32127.531175 availTrk::84770.000000 sigTrk::32127.531175
[12/01 17:54:18   3761s] eee: l::5 avDens::0.285821 usedTrk::23588.776375 availTrk::82530.000000 sigTrk::23588.776375
[12/01 17:54:18   3761s] eee: l::6 avDens::0.361643 usedTrk::13492.889316 availTrk::37310.000000 sigTrk::13492.889316
[12/01 17:54:18   3761s] {RT wc 0 6 6 {5 0} 1}
[12/01 17:54:18   3761s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.446666 ; uaWl: 0.993556 ; uaWlH: 0.578736 ; aWlH: 0.006394 ; Pmax: 0.917300 ; wcR: 0.555600 ; newSi: 0.078600 ; pMod: 78 ; 
[12/01 17:54:18   3761s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:01.0  MEM: 2949.023M)
[12/01 17:54:18   3761s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[12/01 17:54:18   3761s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.8 real=0:00:00.8)
[12/01 17:54:18   3761s]   Clock tree timing engine global stage delay update for wc:setup.late...
[12/01 17:54:18   3761s] End AAE Lib Interpolated Model. (MEM=2949.02 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/01 17:54:18   3762s]   Clock tree timing engine global stage delay update for wc:setup.late done. (took cpu=0:00:00.2 real=0:00:00.0)
[12/01 17:54:18   3762s]   Clock DAG stats after routing clock trees:
[12/01 17:54:18   3762s]     cell counts      : b=0, i=140, icg=0, nicg=0, l=0, total=140
[12/01 17:54:18   3762s]     misc counts      : r=1, pp=0
[12/01 17:54:18   3762s]     cell areas       : b=0.000um^2, i=6238.758um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6238.758um^2
[12/01 17:54:18   3762s]     cell capacitance : b=0.000pF, i=4.924pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=4.924pF
[12/01 17:54:18   3762s]     sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[12/01 17:54:18   3762s]     wire capacitance : top=0.000pF, trunk=1.334pF, leaf=5.444pF, total=6.779pF
[12/01 17:54:18   3762s]     wire lengths     : top=0.000um, trunk=9350.740um, leaf=37232.460um, total=46583.200um
[12/01 17:54:18   3762s]     hp wire lengths  : top=0.000um, trunk=9078.720um, leaf=17694.320um, total=26773.040um
[12/01 17:54:18   3762s]   Clock DAG net violations after routing clock trees: none
[12/01 17:54:18   3762s]   Clock DAG primary half-corner transition distribution after routing clock trees:
[12/01 17:54:18   3762s]     Trunk : target=0.126ns count=61 avg=0.097ns sd=0.016ns min=0.029ns max=0.121ns {4 <= 0.076ns, 29 <= 0.101ns, 16 <= 0.113ns, 9 <= 0.120ns, 3 <= 0.126ns}
[12/01 17:54:18   3762s]     Leaf  : target=0.126ns count=80 avg=0.113ns sd=0.007ns min=0.076ns max=0.126ns {1 <= 0.076ns, 1 <= 0.101ns, 35 <= 0.113ns, 35 <= 0.120ns, 8 <= 0.126ns}
[12/01 17:54:18   3762s]   Clock DAG library cell distribution after routing clock trees {count}:
[12/01 17:54:18   3762s]      Invs: INVX32: 117 INVX16: 22 INVX4: 1 
[12/01 17:54:18   3762s]   Primary reporting skew groups after routing clock trees:
[12/01 17:54:18   3762s]     skew_group clk/constraint: insertion delay [min=0.481, max=0.570, avg=0.529, sd=0.019], skew [0.089 vs 0.107], 100% {0.481, 0.570} (wid=0.067 ws=0.039) (gid=0.522 gs=0.086)
[12/01 17:54:18   3762s]         min path sink: B2/ram_reg[289]/CLK
[12/01 17:54:18   3762s]         max path sink: B2/ram_reg[483]/CLK
[12/01 17:54:18   3762s]   Skew group summary after routing clock trees:
[12/01 17:54:18   3762s]     skew_group clk/constraint: insertion delay [min=0.481, max=0.570, avg=0.529, sd=0.019], skew [0.089 vs 0.107], 100% {0.481, 0.570} (wid=0.067 ws=0.039) (gid=0.522 gs=0.086)
[12/01 17:54:18   3762s]   CCOpt::Phase::Routing done. (took cpu=0:00:40.6 real=0:00:10.4)
[12/01 17:54:18   3762s]   CCOpt::Phase::PostConditioning...
[12/01 17:54:18   3762s]   Post Conditioning - Blocking space for clock sinks to ensure they remain legal.
[12/01 17:54:18   3762s]   Leaving CCOpt scope - Initializing placement interface...
[12/01 17:54:18   3762s] OPERPROF: Starting DPlace-Init at level 1, MEM:5700.0M
[12/01 17:54:18   3762s] z: 2, totalTracks: 1
[12/01 17:54:18   3762s] z: 4, totalTracks: 1
[12/01 17:54:18   3762s] z: 6, totalTracks: 1
[12/01 17:54:18   3762s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 
[12/01 17:54:18   3762s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:5700.0M
[12/01 17:54:18   3762s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:5700.0M
[12/01 17:54:18   3762s] Core basic site is core7T
[12/01 17:54:18   3762s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:5700.0M
[12/01 17:54:18   3762s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.158, REAL:0.014, MEM:5956.0M
[12/01 17:54:18   3762s] Fast DP-INIT is on for default
[12/01 17:54:18   3762s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/01 17:54:18   3762s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.197, REAL:0.039, MEM:5956.0M
[12/01 17:54:18   3762s] OPERPROF:     Starting CMU at level 3, MEM:5956.0M
[12/01 17:54:18   3762s] OPERPROF:     Finished CMU at level 3, CPU:0.013, REAL:0.009, MEM:5956.0M
[12/01 17:54:18   3762s] 
[12/01 17:54:18   3762s] Bad Lib Cell Checking (CMU) is done! (0)
[12/01 17:54:18   3762s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.238, REAL:0.075, MEM:5956.0M
[12/01 17:54:18   3762s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:5956.0M
[12/01 17:54:18   3762s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.000, MEM:5956.0M
[12/01 17:54:18   3762s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=5956.0MB).
[12/01 17:54:18   3762s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.339, REAL:0.175, MEM:5956.0M
[12/01 17:54:18   3762s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.3 real=0:00:00.2)
[12/01 17:54:18   3762s]   Removing CTS place status from clock tree and sinks.
[12/01 17:54:18   3762s]   Removed CTS place status from 140 clock cells (out of 142 ) and 0 clock sinks (out of 0 ).
[12/01 17:54:18   3762s]   Switching to inst based legalization.
[12/01 17:54:18   3762s]   PostConditioning...
[12/01 17:54:18   3762s]     PostConditioning active optimizations:
[12/01 17:54:18   3762s]      - DRV fixing with initial upsizing, sizing and buffering
[12/01 17:54:18   3762s]      - Skew fixing with sizing
[12/01 17:54:18   3762s]     
[12/01 17:54:18   3762s]     Currently running CTS, using active skew data
[12/01 17:54:18   3762s]     Reset bufferability constraints...
[12/01 17:54:18   3762s]     Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
[12/01 17:54:18   3762s]     Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/01 17:54:18   3762s]     PostConditioning Upsizing To Fix DRVs...
[12/01 17:54:18   3762s]       Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
[12/01 17:54:18   3762s]       CCOpt-PostConditioning: considered: 141, tested: 141, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[12/01 17:54:18   3762s]       
[12/01 17:54:18   3762s]       PRO Statistics: Fix DRVs (initial upsizing):
[12/01 17:54:18   3762s]       ============================================
[12/01 17:54:18   3762s]       
[12/01 17:54:18   3762s]       Cell changes by Net Type:
[12/01 17:54:18   3762s]       
[12/01 17:54:18   3762s]       -------------------------------------------------------------------------------------------------
[12/01 17:54:18   3762s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[12/01 17:54:18   3762s]       -------------------------------------------------------------------------------------------------
[12/01 17:54:18   3762s]       top                0            0           0            0                    0                0
[12/01 17:54:18   3762s]       trunk              0            0           0            0                    0                0
[12/01 17:54:18   3762s]       leaf               0            0           0            0                    0                0
[12/01 17:54:18   3762s]       -------------------------------------------------------------------------------------------------
[12/01 17:54:18   3762s]       Total              0            0           0            0                    0                0
[12/01 17:54:18   3762s]       -------------------------------------------------------------------------------------------------
[12/01 17:54:18   3762s]       
[12/01 17:54:18   3762s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[12/01 17:54:18   3762s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[12/01 17:54:18   3762s]       
[12/01 17:54:19   3762s]       Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
[12/01 17:54:19   3762s]         cell counts      : b=0, i=140, icg=0, nicg=0, l=0, total=140
[12/01 17:54:19   3762s]         misc counts      : r=1, pp=0
[12/01 17:54:19   3762s]         cell areas       : b=0.000um^2, i=6238.758um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6238.758um^2
[12/01 17:54:19   3762s]         cell capacitance : b=0.000pF, i=4.924pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=4.924pF
[12/01 17:54:19   3762s]         sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[12/01 17:54:19   3762s]         wire capacitance : top=0.000pF, trunk=1.334pF, leaf=5.444pF, total=6.779pF
[12/01 17:54:19   3762s]         wire lengths     : top=0.000um, trunk=9350.740um, leaf=37232.460um, total=46583.200um
[12/01 17:54:19   3762s]         hp wire lengths  : top=0.000um, trunk=9078.720um, leaf=17694.320um, total=26773.040um
[12/01 17:54:19   3762s]       Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs': none
[12/01 17:54:19   3762s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
[12/01 17:54:19   3762s]         Trunk : target=0.126ns count=61 avg=0.097ns sd=0.016ns min=0.029ns max=0.121ns {4 <= 0.076ns, 29 <= 0.101ns, 16 <= 0.113ns, 9 <= 0.120ns, 3 <= 0.126ns}
[12/01 17:54:19   3762s]         Leaf  : target=0.126ns count=80 avg=0.113ns sd=0.007ns min=0.076ns max=0.126ns {1 <= 0.076ns, 1 <= 0.101ns, 35 <= 0.113ns, 35 <= 0.120ns, 8 <= 0.126ns}
[12/01 17:54:19   3762s]       Clock DAG library cell distribution after 'PostConditioning Upsizing To Fix DRVs' {count}:
[12/01 17:54:19   3762s]          Invs: INVX32: 117 INVX16: 22 INVX4: 1 
[12/01 17:54:19   3762s]       Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
[12/01 17:54:19   3762s]         skew_group clk/constraint: insertion delay [min=0.481, max=0.570, avg=0.529, sd=0.019], skew [0.089 vs 0.107], 100% {0.481, 0.570} (wid=0.067 ws=0.039) (gid=0.522 gs=0.086)
[12/01 17:54:19   3762s]             min path sink: B2/ram_reg[289]/CLK
[12/01 17:54:19   3762s]             max path sink: B2/ram_reg[483]/CLK
[12/01 17:54:19   3762s]       Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
[12/01 17:54:19   3762s]         skew_group clk/constraint: insertion delay [min=0.481, max=0.570, avg=0.529, sd=0.019], skew [0.089 vs 0.107], 100% {0.481, 0.570} (wid=0.067 ws=0.039) (gid=0.522 gs=0.086)
[12/01 17:54:19   3762s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/01 17:54:19   3762s]     PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.1 real=0:00:00.0)
[12/01 17:54:19   3762s]     Recomputing CTS skew targets...
[12/01 17:54:19   3762s]     Resolving skew group constraints...
[12/01 17:54:19   3762s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 24 variables and 62 constraints; tolerance 1
[12/01 17:54:19   3762s]     Resolving skew group constraints done.
[12/01 17:54:19   3762s]     Recomputing CTS skew targets done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/01 17:54:19   3762s]     PostConditioning Fixing DRVs...
[12/01 17:54:19   3762s]       Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[12/01 17:54:19   3762s]       CCOpt-PostConditioning: considered: 141, tested: 141, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[12/01 17:54:19   3762s]       
[12/01 17:54:19   3762s]       PRO Statistics: Fix DRVs (cell sizing):
[12/01 17:54:19   3762s]       =======================================
[12/01 17:54:19   3762s]       
[12/01 17:54:19   3762s]       Cell changes by Net Type:
[12/01 17:54:19   3762s]       
[12/01 17:54:19   3762s]       -------------------------------------------------------------------------------------------------
[12/01 17:54:19   3762s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[12/01 17:54:19   3762s]       -------------------------------------------------------------------------------------------------
[12/01 17:54:19   3762s]       top                0            0           0            0                    0                0
[12/01 17:54:19   3762s]       trunk              0            0           0            0                    0                0
[12/01 17:54:19   3762s]       leaf               0            0           0            0                    0                0
[12/01 17:54:19   3762s]       -------------------------------------------------------------------------------------------------
[12/01 17:54:19   3762s]       Total              0            0           0            0                    0                0
[12/01 17:54:19   3762s]       -------------------------------------------------------------------------------------------------
[12/01 17:54:19   3762s]       
[12/01 17:54:19   3762s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[12/01 17:54:19   3762s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[12/01 17:54:19   3762s]       
[12/01 17:54:19   3762s]       Clock DAG stats after 'PostConditioning Fixing DRVs':
[12/01 17:54:19   3762s]         cell counts      : b=0, i=140, icg=0, nicg=0, l=0, total=140
[12/01 17:54:19   3762s]         misc counts      : r=1, pp=0
[12/01 17:54:19   3762s]         cell areas       : b=0.000um^2, i=6238.758um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6238.758um^2
[12/01 17:54:19   3762s]         cell capacitance : b=0.000pF, i=4.924pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=4.924pF
[12/01 17:54:19   3762s]         sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[12/01 17:54:19   3762s]         wire capacitance : top=0.000pF, trunk=1.334pF, leaf=5.444pF, total=6.779pF
[12/01 17:54:19   3762s]         wire lengths     : top=0.000um, trunk=9350.740um, leaf=37232.460um, total=46583.200um
[12/01 17:54:19   3762s]         hp wire lengths  : top=0.000um, trunk=9078.720um, leaf=17694.320um, total=26773.040um
[12/01 17:54:19   3762s]       Clock DAG net violations after 'PostConditioning Fixing DRVs': none
[12/01 17:54:19   3762s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
[12/01 17:54:19   3762s]         Trunk : target=0.126ns count=61 avg=0.097ns sd=0.016ns min=0.029ns max=0.121ns {4 <= 0.076ns, 29 <= 0.101ns, 16 <= 0.113ns, 9 <= 0.120ns, 3 <= 0.126ns}
[12/01 17:54:19   3762s]         Leaf  : target=0.126ns count=80 avg=0.113ns sd=0.007ns min=0.076ns max=0.126ns {1 <= 0.076ns, 1 <= 0.101ns, 35 <= 0.113ns, 35 <= 0.120ns, 8 <= 0.126ns}
[12/01 17:54:19   3762s]       Clock DAG library cell distribution after 'PostConditioning Fixing DRVs' {count}:
[12/01 17:54:19   3762s]          Invs: INVX32: 117 INVX16: 22 INVX4: 1 
[12/01 17:54:19   3762s]       Primary reporting skew groups after 'PostConditioning Fixing DRVs':
[12/01 17:54:19   3762s]         skew_group clk/constraint: insertion delay [min=0.481, max=0.570, avg=0.529, sd=0.019], skew [0.089 vs 0.107], 100% {0.481, 0.570} (wid=0.067 ws=0.039) (gid=0.522 gs=0.086)
[12/01 17:54:19   3762s]             min path sink: B2/ram_reg[289]/CLK
[12/01 17:54:19   3762s]             max path sink: B2/ram_reg[483]/CLK
[12/01 17:54:19   3762s]       Skew group summary after 'PostConditioning Fixing DRVs':
[12/01 17:54:19   3762s]         skew_group clk/constraint: insertion delay [min=0.481, max=0.570, avg=0.529, sd=0.019], skew [0.089 vs 0.107], 100% {0.481, 0.570} (wid=0.067 ws=0.039) (gid=0.522 gs=0.086)
[12/01 17:54:19   3762s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/01 17:54:19   3762s]     PostConditioning Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/01 17:54:19   3762s]     Buffering to fix DRVs...
[12/01 17:54:19   3762s]     Fixing DRVs with route buffering pass 1. Quick buffering: enabled
[12/01 17:54:19   3762s]     Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[12/01 17:54:19   3762s]     Inserted 0 buffers and inverters.
[12/01 17:54:19   3762s]     success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
[12/01 17:54:19   3762s]     CCOpt-PostConditioning: nets considered: 141, nets tested: 141, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
[12/01 17:54:19   3762s]     Clock DAG stats PostConditioning after re-buffering DRV fixing:
[12/01 17:54:19   3762s]       cell counts      : b=0, i=140, icg=0, nicg=0, l=0, total=140
[12/01 17:54:19   3762s]       misc counts      : r=1, pp=0
[12/01 17:54:19   3762s]       cell areas       : b=0.000um^2, i=6238.758um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6238.758um^2
[12/01 17:54:19   3762s]       cell capacitance : b=0.000pF, i=4.924pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=4.924pF
[12/01 17:54:19   3762s]       sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[12/01 17:54:19   3762s]       wire capacitance : top=0.000pF, trunk=1.334pF, leaf=5.444pF, total=6.779pF
[12/01 17:54:19   3762s]       wire lengths     : top=0.000um, trunk=9350.740um, leaf=37232.460um, total=46583.200um
[12/01 17:54:19   3762s]       hp wire lengths  : top=0.000um, trunk=9078.720um, leaf=17694.320um, total=26773.040um
[12/01 17:54:19   3762s]     Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
[12/01 17:54:19   3762s]     Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
[12/01 17:54:19   3762s]       Trunk : target=0.126ns count=61 avg=0.097ns sd=0.016ns min=0.029ns max=0.121ns {4 <= 0.076ns, 29 <= 0.101ns, 16 <= 0.113ns, 9 <= 0.120ns, 3 <= 0.126ns}
[12/01 17:54:19   3762s]       Leaf  : target=0.126ns count=80 avg=0.113ns sd=0.007ns min=0.076ns max=0.126ns {1 <= 0.076ns, 1 <= 0.101ns, 35 <= 0.113ns, 35 <= 0.120ns, 8 <= 0.126ns}
[12/01 17:54:19   3762s]     Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
[12/01 17:54:19   3762s]        Invs: INVX32: 117 INVX16: 22 INVX4: 1 
[12/01 17:54:19   3762s]     Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
[12/01 17:54:19   3762s]       skew_group clk/constraint: insertion delay [min=0.481, max=0.570, avg=0.529, sd=0.019], skew [0.089 vs 0.107], 100% {0.481, 0.570} (wid=0.067 ws=0.039) (gid=0.522 gs=0.086)
[12/01 17:54:19   3762s]           min path sink: B2/ram_reg[289]/CLK
[12/01 17:54:19   3762s]           max path sink: B2/ram_reg[483]/CLK
[12/01 17:54:19   3762s]     Skew group summary PostConditioning after re-buffering DRV fixing:
[12/01 17:54:19   3762s]       skew_group clk/constraint: insertion delay [min=0.481, max=0.570, avg=0.529, sd=0.019], skew [0.089 vs 0.107], 100% {0.481, 0.570} (wid=0.067 ws=0.039) (gid=0.522 gs=0.086)
[12/01 17:54:19   3762s]     Buffering to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/01 17:54:19   3762s]     
[12/01 17:54:19   3762s]     Slew Diagnostics: After DRV fixing
[12/01 17:54:19   3762s]     ==================================
[12/01 17:54:19   3762s]     
[12/01 17:54:19   3762s]     Global Causes:
[12/01 17:54:19   3762s]     
[12/01 17:54:19   3762s]     -----
[12/01 17:54:19   3762s]     Cause
[12/01 17:54:19   3762s]     -----
[12/01 17:54:19   3762s]       (empty table)
[12/01 17:54:19   3762s]     -----
[12/01 17:54:19   3762s]     
[12/01 17:54:19   3762s]     Top 5 overslews:
[12/01 17:54:19   3762s]     
[12/01 17:54:19   3762s]     ---------------------------------
[12/01 17:54:19   3762s]     Overslew    Causes    Driving Pin
[12/01 17:54:19   3762s]     ---------------------------------
[12/01 17:54:19   3762s]       (empty table)
[12/01 17:54:19   3762s]     ---------------------------------
[12/01 17:54:19   3762s]     
[12/01 17:54:19   3762s]     Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[12/01 17:54:19   3762s]     
[12/01 17:54:19   3762s]     -------------------
[12/01 17:54:19   3762s]     Cause    Occurences
[12/01 17:54:19   3762s]     -------------------
[12/01 17:54:19   3762s]       (empty table)
[12/01 17:54:19   3762s]     -------------------
[12/01 17:54:19   3762s]     
[12/01 17:54:19   3762s]     Violation diagnostics counts from the 0 nodes that have violations:
[12/01 17:54:19   3762s]     
[12/01 17:54:19   3762s]     -------------------
[12/01 17:54:19   3762s]     Cause    Occurences
[12/01 17:54:19   3762s]     -------------------
[12/01 17:54:19   3762s]       (empty table)
[12/01 17:54:19   3762s]     -------------------
[12/01 17:54:19   3762s]     
[12/01 17:54:19   3762s]     PostConditioning Fixing Skew by cell sizing...
[12/01 17:54:19   3762s]       Path optimization required 0 stage delay updates 
[12/01 17:54:19   3762s]       Resized 0 clock insts to decrease delay.
[12/01 17:54:19   3762s]       Fixing short paths with downsize only
[12/01 17:54:19   3762s]       Path optimization required 0 stage delay updates 
[12/01 17:54:19   3762s]       Resized 0 clock insts to increase delay.
[12/01 17:54:19   3762s]       
[12/01 17:54:19   3762s]       PRO Statistics: Fix Skew (cell sizing):
[12/01 17:54:19   3762s]       =======================================
[12/01 17:54:19   3762s]       
[12/01 17:54:19   3762s]       Cell changes by Net Type:
[12/01 17:54:19   3762s]       
[12/01 17:54:19   3762s]       -------------------------------------------------------------------------------------------------
[12/01 17:54:19   3762s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[12/01 17:54:19   3762s]       -------------------------------------------------------------------------------------------------
[12/01 17:54:19   3762s]       top                0            0           0            0                    0                0
[12/01 17:54:19   3762s]       trunk              0            0           0            0                    0                0
[12/01 17:54:19   3762s]       leaf               0            0           0            0                    0                0
[12/01 17:54:19   3762s]       -------------------------------------------------------------------------------------------------
[12/01 17:54:19   3762s]       Total              0            0           0            0                    0                0
[12/01 17:54:19   3762s]       -------------------------------------------------------------------------------------------------
[12/01 17:54:19   3762s]       
[12/01 17:54:19   3762s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[12/01 17:54:19   3762s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[12/01 17:54:19   3762s]       
[12/01 17:54:19   3762s]       Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
[12/01 17:54:19   3762s]         cell counts      : b=0, i=140, icg=0, nicg=0, l=0, total=140
[12/01 17:54:19   3762s]         misc counts      : r=1, pp=0
[12/01 17:54:19   3762s]         cell areas       : b=0.000um^2, i=6238.758um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6238.758um^2
[12/01 17:54:19   3762s]         cell capacitance : b=0.000pF, i=4.924pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=4.924pF
[12/01 17:54:19   3762s]         sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[12/01 17:54:19   3762s]         wire capacitance : top=0.000pF, trunk=1.334pF, leaf=5.444pF, total=6.779pF
[12/01 17:54:19   3762s]         wire lengths     : top=0.000um, trunk=9350.740um, leaf=37232.460um, total=46583.200um
[12/01 17:54:19   3762s]         hp wire lengths  : top=0.000um, trunk=9078.720um, leaf=17694.320um, total=26773.040um
[12/01 17:54:19   3762s]       Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing': none
[12/01 17:54:19   3762s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
[12/01 17:54:19   3762s]         Trunk : target=0.126ns count=61 avg=0.097ns sd=0.016ns min=0.029ns max=0.121ns {4 <= 0.076ns, 29 <= 0.101ns, 16 <= 0.113ns, 9 <= 0.120ns, 3 <= 0.126ns}
[12/01 17:54:19   3762s]         Leaf  : target=0.126ns count=80 avg=0.113ns sd=0.007ns min=0.076ns max=0.126ns {1 <= 0.076ns, 1 <= 0.101ns, 35 <= 0.113ns, 35 <= 0.120ns, 8 <= 0.126ns}
[12/01 17:54:19   3762s]       Clock DAG library cell distribution after 'PostConditioning Fixing Skew by cell sizing' {count}:
[12/01 17:54:19   3762s]          Invs: INVX32: 117 INVX16: 22 INVX4: 1 
[12/01 17:54:19   3762s]       Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
[12/01 17:54:19   3762s]         skew_group clk/constraint: insertion delay [min=0.481, max=0.570, avg=0.529, sd=0.019], skew [0.089 vs 0.107], 100% {0.481, 0.570} (wid=0.067 ws=0.039) (gid=0.522 gs=0.086)
[12/01 17:54:19   3762s]             min path sink: B2/ram_reg[289]/CLK
[12/01 17:54:19   3762s]             max path sink: B2/ram_reg[483]/CLK
[12/01 17:54:19   3762s]       Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
[12/01 17:54:19   3762s]         skew_group clk/constraint: insertion delay [min=0.481, max=0.570, avg=0.529, sd=0.019], skew [0.089 vs 0.107], 100% {0.481, 0.570} (wid=0.067 ws=0.039) (gid=0.522 gs=0.086)
[12/01 17:54:19   3762s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/01 17:54:19   3762s]     PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/01 17:54:19   3762s]     Reconnecting optimized routes...
[12/01 17:54:19   3762s]     Reset timing graph...
[12/01 17:54:19   3762s] Ignoring AAE DB Resetting ...
[12/01 17:54:19   3762s]     Reset timing graph done.
[12/01 17:54:19   3762s]     Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/01 17:54:19   3762s] Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unnecessary.
[12/01 17:54:19   3762s]     Set dirty flag on 0 instances, 0 nets
[12/01 17:54:19   3762s]   PostConditioning done.
[12/01 17:54:19   3762s] Net route status summary:
[12/01 17:54:19   3762s]   Clock:       141 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=141, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/01 17:54:19   3762s]   Non-clock: 133756 (unrouted=1604, trialRouted=132152, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=1604, (crossesIlmBoundary AND tooFewTerms=0)])
[12/01 17:54:19   3762s]   Update timing and DAG stats after post-conditioning...
[12/01 17:54:19   3762s]   Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/01 17:54:19   3762s]   Clock tree timing engine global stage delay update for wc:setup.late...
[12/01 17:54:19   3762s] End AAE Lib Interpolated Model. (MEM=3723.38 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/01 17:54:19   3762s]   Clock tree timing engine global stage delay update for wc:setup.late done. (took cpu=0:00:00.2 real=0:00:00.0)
[12/01 17:54:19   3762s]   Clock DAG stats after post-conditioning:
[12/01 17:54:19   3762s]     cell counts      : b=0, i=140, icg=0, nicg=0, l=0, total=140
[12/01 17:54:19   3762s]     misc counts      : r=1, pp=0
[12/01 17:54:19   3762s]     cell areas       : b=0.000um^2, i=6238.758um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6238.758um^2
[12/01 17:54:19   3762s]     cell capacitance : b=0.000pF, i=4.924pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=4.924pF
[12/01 17:54:19   3762s]     sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[12/01 17:54:19   3762s]     wire capacitance : top=0.000pF, trunk=1.334pF, leaf=5.444pF, total=6.779pF
[12/01 17:54:19   3762s]     wire lengths     : top=0.000um, trunk=9350.740um, leaf=37232.460um, total=46583.200um
[12/01 17:54:19   3762s]     hp wire lengths  : top=0.000um, trunk=9078.720um, leaf=17694.320um, total=26773.040um
[12/01 17:54:19   3762s]   Clock DAG net violations after post-conditioning: none
[12/01 17:54:19   3762s]   Clock DAG primary half-corner transition distribution after post-conditioning:
[12/01 17:54:19   3762s]     Trunk : target=0.126ns count=61 avg=0.097ns sd=0.016ns min=0.029ns max=0.121ns {4 <= 0.076ns, 29 <= 0.101ns, 16 <= 0.113ns, 9 <= 0.120ns, 3 <= 0.126ns}
[12/01 17:54:19   3762s]     Leaf  : target=0.126ns count=80 avg=0.113ns sd=0.007ns min=0.076ns max=0.126ns {1 <= 0.076ns, 1 <= 0.101ns, 35 <= 0.113ns, 35 <= 0.120ns, 8 <= 0.126ns}
[12/01 17:54:19   3762s]   Clock DAG library cell distribution after post-conditioning {count}:
[12/01 17:54:19   3762s]      Invs: INVX32: 117 INVX16: 22 INVX4: 1 
[12/01 17:54:19   3762s]   Primary reporting skew groups after post-conditioning:
[12/01 17:54:19   3762s]     skew_group clk/constraint: insertion delay [min=0.481, max=0.570, avg=0.529, sd=0.019], skew [0.089 vs 0.107], 100% {0.481, 0.570} (wid=0.067 ws=0.039) (gid=0.522 gs=0.086)
[12/01 17:54:19   3762s]         min path sink: B2/ram_reg[289]/CLK
[12/01 17:54:19   3762s]         max path sink: B2/ram_reg[483]/CLK
[12/01 17:54:19   3762s]   Skew group summary after post-conditioning:
[12/01 17:54:19   3762s]     skew_group clk/constraint: insertion delay [min=0.481, max=0.570, avg=0.529, sd=0.019], skew [0.089 vs 0.107], 100% {0.481, 0.570} (wid=0.067 ws=0.039) (gid=0.522 gs=0.086)
[12/01 17:54:19   3762s]   CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.9 real=0:00:00.6)
[12/01 17:54:19   3762s]   Setting CTS place status to fixed for clock tree and sinks.
[12/01 17:54:19   3762s]   numClockCells = 142, numClockCellsFixed = 142, numClockCellsRestored = 0, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[12/01 17:54:19   3762s]   Post-balance tidy up or trial balance steps...
[12/01 17:54:19   3763s]   
[12/01 17:54:19   3763s]   Clock DAG stats at end of CTS:
[12/01 17:54:19   3763s]   ==============================
[12/01 17:54:19   3763s]   
[12/01 17:54:19   3763s]   --------------------------------------------------------------
[12/01 17:54:19   3763s]   Cell type                     Count    Area        Capacitance
[12/01 17:54:19   3763s]   --------------------------------------------------------------
[12/01 17:54:19   3763s]   Buffers                          0        0.000       0.000
[12/01 17:54:19   3763s]   Inverters                      140     6238.758       4.924
[12/01 17:54:19   3763s]   Integrated Clock Gates           0        0.000       0.000
[12/01 17:54:19   3763s]   Non-Integrated Clock Gates       0        0.000       0.000
[12/01 17:54:19   3763s]   Clock Logic                      0        0.000       0.000
[12/01 17:54:19   3763s]   All                            140     6238.758       4.924
[12/01 17:54:19   3763s]   --------------------------------------------------------------
[12/01 17:54:19   3763s]   
[12/01 17:54:19   3763s]   
[12/01 17:54:19   3763s]   Clock DAG wire lengths at end of CTS:
[12/01 17:54:19   3763s]   =====================================
[12/01 17:54:19   3763s]   
[12/01 17:54:19   3763s]   --------------------
[12/01 17:54:19   3763s]   Type     Wire Length
[12/01 17:54:19   3763s]   --------------------
[12/01 17:54:19   3763s]   Top           0.000
[12/01 17:54:19   3763s]   Trunk      9350.740
[12/01 17:54:19   3763s]   Leaf      37232.460
[12/01 17:54:19   3763s]   Total     46583.200
[12/01 17:54:19   3763s]   --------------------
[12/01 17:54:19   3763s]   
[12/01 17:54:19   3763s]   
[12/01 17:54:19   3763s]   Clock DAG hp wire lengths at end of CTS:
[12/01 17:54:19   3763s]   ========================================
[12/01 17:54:19   3763s]   
[12/01 17:54:19   3763s]   -----------------------
[12/01 17:54:19   3763s]   Type     hp Wire Length
[12/01 17:54:19   3763s]   -----------------------
[12/01 17:54:19   3763s]   Top            0.000
[12/01 17:54:19   3763s]   Trunk       9078.720
[12/01 17:54:19   3763s]   Leaf       17694.320
[12/01 17:54:19   3763s]   Total      26773.040
[12/01 17:54:19   3763s]   -----------------------
[12/01 17:54:19   3763s]   
[12/01 17:54:19   3763s]   
[12/01 17:54:19   3763s]   Clock DAG capacitances at end of CTS:
[12/01 17:54:19   3763s]   =====================================
[12/01 17:54:19   3763s]   
[12/01 17:54:19   3763s]   ----------------------------------
[12/01 17:54:19   3763s]   Type     Gate      Wire     Total
[12/01 17:54:19   3763s]   ----------------------------------
[12/01 17:54:19   3763s]   Top       0.000    0.000     0.000
[12/01 17:54:19   3763s]   Trunk     4.924    1.334     6.258
[12/01 17:54:19   3763s]   Leaf      6.750    5.444    12.194
[12/01 17:54:19   3763s]   Total    11.674    6.779    18.452
[12/01 17:54:19   3763s]   ----------------------------------
[12/01 17:54:19   3763s]   
[12/01 17:54:19   3763s]   
[12/01 17:54:19   3763s]   Clock DAG sink capacitances at end of CTS:
[12/01 17:54:19   3763s]   ==========================================
[12/01 17:54:19   3763s]   
[12/01 17:54:19   3763s]   --------------------------------------------------------
[12/01 17:54:19   3763s]   Count    Total    Average    Std. Dev.    Min      Max
[12/01 17:54:19   3763s]   --------------------------------------------------------
[12/01 17:54:19   3763s]   2083     6.750     0.003       0.000      0.003    0.003
[12/01 17:54:19   3763s]   --------------------------------------------------------
[12/01 17:54:19   3763s]   
[12/01 17:54:19   3763s]   
[12/01 17:54:19   3763s]   Clock DAG net violations at end of CTS:
[12/01 17:54:19   3763s]   =======================================
[12/01 17:54:19   3763s]   
[12/01 17:54:19   3763s]   None
[12/01 17:54:19   3763s]   
[12/01 17:54:19   3763s]   
[12/01 17:54:19   3763s]   Clock DAG primary half-corner transition distribution at end of CTS:
[12/01 17:54:19   3763s]   ====================================================================
[12/01 17:54:19   3763s]   
[12/01 17:54:19   3763s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/01 17:54:19   3763s]   Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                                Over Target
[12/01 17:54:19   3763s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/01 17:54:19   3763s]   Trunk       0.126      61       0.097       0.016      0.029    0.121    {4 <= 0.076ns, 29 <= 0.101ns, 16 <= 0.113ns, 9 <= 0.120ns, 3 <= 0.126ns}         -
[12/01 17:54:19   3763s]   Leaf        0.126      80       0.113       0.007      0.076    0.126    {1 <= 0.076ns, 1 <= 0.101ns, 35 <= 0.113ns, 35 <= 0.120ns, 8 <= 0.126ns}         -
[12/01 17:54:19   3763s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/01 17:54:19   3763s]   
[12/01 17:54:19   3763s]   
[12/01 17:54:19   3763s]   Clock DAG library cell distribution at end of CTS:
[12/01 17:54:19   3763s]   ==================================================
[12/01 17:54:19   3763s]   
[12/01 17:54:19   3763s]   -----------------------------------------
[12/01 17:54:19   3763s]   Name      Type        Inst     Inst Area 
[12/01 17:54:19   3763s]                         Count    (um^2)
[12/01 17:54:19   3763s]   -----------------------------------------
[12/01 17:54:19   3763s]   INVX32    inverter     117      5650.445
[12/01 17:54:19   3763s]   INVX16    inverter      22       579.533
[12/01 17:54:19   3763s]   INVX4     inverter       1         8.781
[12/01 17:54:19   3763s]   -----------------------------------------
[12/01 17:54:19   3763s]   
[12/01 17:54:19   3763s]   
[12/01 17:54:19   3763s]   Primary reporting skew groups summary at end of CTS:
[12/01 17:54:19   3763s]   ====================================================
[12/01 17:54:19   3763s]   
[12/01 17:54:19   3763s]   -------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/01 17:54:19   3763s]   Half-corner      Skew Group        Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[12/01 17:54:19   3763s]   -------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/01 17:54:19   3763s]   wc:setup.late    clk/constraint    0.481     0.570     0.089       0.107         0.039           0.051           0.529        0.019     100% {0.481, 0.570}
[12/01 17:54:19   3763s]   -------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/01 17:54:19   3763s]   
[12/01 17:54:19   3763s]   
[12/01 17:54:19   3763s]   Skew group summary at end of CTS:
[12/01 17:54:19   3763s]   =================================
[12/01 17:54:19   3763s]   
[12/01 17:54:19   3763s]   -------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/01 17:54:19   3763s]   Half-corner      Skew Group        Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[12/01 17:54:19   3763s]   -------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/01 17:54:19   3763s]   wc:setup.late    clk/constraint    0.481     0.570     0.089       0.107         0.039           0.051           0.529        0.019     100% {0.481, 0.570}
[12/01 17:54:19   3763s]   -------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/01 17:54:19   3763s]   
[12/01 17:54:19   3763s]   
[12/01 17:54:19   3763s]   Found a total of 0 clock tree pins with a slew violation.
[12/01 17:54:19   3763s]   
[12/01 17:54:19   3763s]   Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/01 17:54:19   3763s] Synthesizing clock trees done.
[12/01 17:54:19   3763s] Tidy Up And Update Timing...
[12/01 17:54:19   3763s] External - Set all clocks to propagated mode...
[12/01 17:54:19   3763s] Innovus updating I/O latencies
[12/01 17:54:20   3767s] #################################################################################
[12/01 17:54:20   3767s] # Design Stage: PreRoute
[12/01 17:54:20   3767s] # Design Name: MAU
[12/01 17:54:20   3767s] # Design Mode: 180nm
[12/01 17:54:20   3767s] # Analysis Mode: MMMC Non-OCV 
[12/01 17:54:20   3767s] # Parasitics Mode: No SPEF/RCDB 
[12/01 17:54:20   3767s] # Signoff Settings: SI Off 
[12/01 17:54:20   3767s] #################################################################################
[12/01 17:54:20   3771s] Topological Sorting (REAL = 0:00:00.0, MEM = 5760.0M, InitMEM = 5737.8M)
[12/01 17:54:20   3771s] Start delay calculation (fullDC) (16 T). (MEM=5760)
[12/01 17:54:21   3771s] End AAE Lib Interpolated Model. (MEM=5772.61 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/01 17:54:21   3777s] Total number of fetched objects 132293
[12/01 17:54:21   3778s] Total number of fetched objects 132293
[12/01 17:54:21   3778s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[12/01 17:54:21   3778s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[12/01 17:54:21   3778s] End delay calculation. (MEM=6460.5 CPU=0:00:01.6 REAL=0:00:00.0)
[12/01 17:54:21   3778s] End delay calculation (fullDC). (MEM=6460.5 CPU=0:00:07.8 REAL=0:00:01.0)
[12/01 17:54:21   3778s] *** CDM Built up (cpu=0:00:11.7  real=0:00:01.0  mem= 6460.5M) ***
[12/01 17:54:22   3779s] Setting all clocks to propagated mode.
[12/01 17:54:22   3779s] External - Set all clocks to propagated mode done. (took cpu=0:00:16.3 real=0:00:03.0)
[12/01 17:54:22   3779s] Clock DAG stats after update timingGraph:
[12/01 17:54:22   3779s]   cell counts      : b=0, i=140, icg=0, nicg=0, l=0, total=140
[12/01 17:54:22   3779s]   misc counts      : r=1, pp=0
[12/01 17:54:22   3779s]   cell areas       : b=0.000um^2, i=6238.758um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=6238.758um^2
[12/01 17:54:22   3779s]   cell capacitance : b=0.000pF, i=4.924pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=4.924pF
[12/01 17:54:22   3779s]   sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[12/01 17:54:22   3779s]   wire capacitance : top=0.000pF, trunk=1.334pF, leaf=5.444pF, total=6.779pF
[12/01 17:54:22   3779s]   wire lengths     : top=0.000um, trunk=9350.740um, leaf=37232.460um, total=46583.200um
[12/01 17:54:22   3779s]   hp wire lengths  : top=0.000um, trunk=9078.720um, leaf=17694.320um, total=26773.040um
[12/01 17:54:22   3779s] Clock DAG net violations after update timingGraph: none
[12/01 17:54:22   3779s] Clock DAG primary half-corner transition distribution after update timingGraph:
[12/01 17:54:22   3779s]   Trunk : target=0.126ns count=61 avg=0.097ns sd=0.016ns min=0.029ns max=0.121ns {4 <= 0.076ns, 29 <= 0.101ns, 16 <= 0.113ns, 9 <= 0.120ns, 3 <= 0.126ns}
[12/01 17:54:22   3779s]   Leaf  : target=0.126ns count=80 avg=0.113ns sd=0.007ns min=0.076ns max=0.126ns {1 <= 0.076ns, 1 <= 0.101ns, 35 <= 0.113ns, 35 <= 0.120ns, 8 <= 0.126ns}
[12/01 17:54:22   3779s] Clock DAG library cell distribution after update timingGraph {count}:
[12/01 17:54:22   3779s]    Invs: INVX32: 117 INVX16: 22 INVX4: 1 
[12/01 17:54:22   3779s] Primary reporting skew groups after update timingGraph:
[12/01 17:54:22   3779s]   skew_group clk/constraint: insertion delay [min=0.481, max=0.570, avg=0.529, sd=0.019], skew [0.089 vs 0.107], 100% {0.481, 0.570} (wid=0.067 ws=0.039) (gid=0.522 gs=0.086)
[12/01 17:54:22   3779s]       min path sink: B2/ram_reg[289]/CLK
[12/01 17:54:22   3779s]       max path sink: B2/ram_reg[483]/CLK
[12/01 17:54:22   3779s] Skew group summary after update timingGraph:
[12/01 17:54:22   3779s]   skew_group clk/constraint: insertion delay [min=0.481, max=0.570, avg=0.529, sd=0.019], skew [0.089 vs 0.107], 100% {0.481, 0.570} (wid=0.067 ws=0.039) (gid=0.522 gs=0.086)
[12/01 17:54:22   3779s] Logging CTS constraint violations...
[12/01 17:54:22   3779s]   No violations found.
[12/01 17:54:22   3779s] Logging CTS constraint violations done.
[12/01 17:54:22   3779s] Tidy Up And Update Timing done. (took cpu=0:00:16.4 real=0:00:03.0)
[12/01 17:54:22   3779s] Runtime done. (took cpu=0:02:02 real=0:00:39.3)
[12/01 17:54:22   3779s] Runtime Report Coverage % = 94.1
[12/01 17:54:22   3779s] Runtime Summary
[12/01 17:54:22   3779s] ===============
[12/01 17:54:22   3779s] Clock Runtime:  (31%) Core CTS          11.74 (Init 2.67, Construction 2.53, Implementation 3.21, eGRPC 1.56, PostConditioning 0.59, Other 1.18)
[12/01 17:54:22   3779s] Clock Runtime:  (43%) CTS services      16.27 (RefinePlace 6.12, EarlyGlobalClock 1.16, NanoRoute 6.68, ExtractRC 2.32, TimingAnalysis 0.00)
[12/01 17:54:22   3779s] Clock Runtime:  (24%) Other CTS          8.98 (Init 2.30, CongRepair/EGR-DP 3.73, TimingUpdate 2.96, Other 0.00)
[12/01 17:54:22   3779s] Clock Runtime: (100%) Total             36.99
[12/01 17:54:22   3779s] 
[12/01 17:54:22   3779s] 
[12/01 17:54:22   3779s] Runtime Summary:
[12/01 17:54:22   3779s] ================
[12/01 17:54:22   3779s] 
[12/01 17:54:22   3779s] ------------------------------------------------------------------------------------------------------------------
[12/01 17:54:22   3779s] wall   % time  children  called  name
[12/01 17:54:22   3779s] ------------------------------------------------------------------------------------------------------------------
[12/01 17:54:22   3779s] 39.30  100.00   39.30      0       
[12/01 17:54:22   3779s] 39.30  100.00   36.99      1     Runtime
[12/01 17:54:22   3779s]  0.51    1.30    0.51      1     CCOpt::Phase::Initialization
[12/01 17:54:22   3779s]  0.51    1.30    0.51      1       Check Prerequisites
[12/01 17:54:22   3779s]  0.51    1.29    0.00      1         Leaving CCOpt scope - CheckPlace
[12/01 17:54:22   3779s]  4.00   10.18    3.52      1     CCOpt::Phase::PreparingToBalance
[12/01 17:54:22   3779s]  0.00    0.00    0.00      1       Leaving CCOpt scope - Initializing power interface
[12/01 17:54:22   3779s]  1.79    4.55    0.00      1       Leaving CCOpt scope - optDesignGlobalRouteStep
[12/01 17:54:22   3779s]  0.59    1.50    0.43      1       Legalization setup
[12/01 17:54:22   3779s]  0.38    0.96    0.00      2         Leaving CCOpt scope - Initializing placement interface
[12/01 17:54:22   3779s]  0.06    0.14    0.00      1         Leaving CCOpt scope - Cleaning up placement interface
[12/01 17:54:22   3779s]  1.14    2.91    0.00      1       Validating CTS configuration
[12/01 17:54:22   3779s]  0.00    0.00    0.00      1         Checking module port directions
[12/01 17:54:22   3779s]  0.00    0.00    0.00      1         Checking for illegal sizes of clock logic instances
[12/01 17:54:22   3779s]  0.46    1.16    0.22      1     Preparing To Balance
[12/01 17:54:22   3779s]  0.07    0.17    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[12/01 17:54:22   3779s]  0.16    0.40    0.00      1       Leaving CCOpt scope - Initializing placement interface
[12/01 17:54:22   3779s]  9.25   23.54    9.25      1     CCOpt::Phase::Construction
[12/01 17:54:22   3779s]  7.98   20.31    7.97      1       Stage::Clustering
[12/01 17:54:22   3779s]  4.04   10.28    3.99      1         Clustering
[12/01 17:54:22   3779s]  0.00    0.00    0.00      1           Initialize for clustering
[12/01 17:54:22   3779s]  0.76    1.94    0.01      1           Bottom-up phase
[12/01 17:54:22   3779s]  0.01    0.02    0.00      1             Clock tree timing engine global stage delay update for wc:setup.late
[12/01 17:54:22   3779s]  3.23    8.21    3.15      1           Legalizing clock trees
[12/01 17:54:22   3779s]  2.90    7.39    0.00      1             Leaving CCOpt scope - ClockRefiner
[12/01 17:54:22   3779s]  0.06    0.16    0.00      1             Leaving CCOpt scope - Cleaning up placement interface
[12/01 17:54:22   3779s]  0.16    0.40    0.00      1             Leaving CCOpt scope - Initializing placement interface
[12/01 17:54:22   3779s]  0.03    0.07    0.00      1             Clock tree timing engine global stage delay update for wc:setup.late
[12/01 17:54:22   3779s]  3.93   10.01    3.84      1         CongRepair After Initial Clustering
[12/01 17:54:22   3779s]  3.06    7.79    2.68      1           Leaving CCOpt scope - Early Global Route
[12/01 17:54:22   3779s]  0.78    1.98    0.00      1             Early Global Route - eGR only step
[12/01 17:54:22   3779s]  1.90    4.83    0.00      1             Congestion Repair
[12/01 17:54:22   3779s]  0.76    1.92    0.00      1           Leaving CCOpt scope - extractRC
[12/01 17:54:22   3779s]  0.03    0.07    0.00      1           Clock tree timing engine global stage delay update for wc:setup.late
[12/01 17:54:22   3779s]  0.06    0.16    0.06      1       Stage::DRV Fixing
[12/01 17:54:22   3779s]  0.02    0.06    0.00      1         Fixing clock tree slew time and max cap violations
[12/01 17:54:22   3779s]  0.04    0.10    0.00      1         Fixing clock tree slew time and max cap violations - detailed pass
[12/01 17:54:22   3779s]  1.21    3.07    1.20      1       Stage::Insertion Delay Reduction
[12/01 17:54:22   3779s]  0.01    0.04    0.00      1         Removing unnecessary root buffering
[12/01 17:54:22   3779s]  0.01    0.03    0.00      1         Removing unconstrained drivers
[12/01 17:54:22   3779s]  0.05    0.12    0.00      1         Reducing insertion delay 1
[12/01 17:54:22   3779s]  0.45    1.14    0.00      1         Removing longest path buffering
[12/01 17:54:22   3779s]  0.68    1.73    0.00      1         Reducing insertion delay 2
[12/01 17:54:22   3779s]  3.71    9.45    3.71      1     CCOpt::Phase::Implementation
[12/01 17:54:22   3779s]  0.29    0.73    0.28      1       Stage::Reducing Power
[12/01 17:54:22   3779s]  0.06    0.16    0.00      1         Improving clock tree routing
[12/01 17:54:22   3779s]  0.19    0.47    0.01      1         Reducing clock tree power 1
[12/01 17:54:22   3779s]  0.01    0.03    0.00      3           Legalizing clock trees
[12/01 17:54:22   3779s]  0.03    0.09    0.00      1         Reducing clock tree power 2
[12/01 17:54:22   3779s]  0.56    1.43    0.53      1       Stage::Balancing
[12/01 17:54:22   3779s]  0.37    0.93    0.35      1         Approximately balancing fragments step
[12/01 17:54:22   3779s]  0.10    0.24    0.00      1           Resolve constraints - Approximately balancing fragments
[12/01 17:54:22   3779s]  0.04    0.10    0.00      1           Estimate delay to be added in balancing - Approximately balancing fragments
[12/01 17:54:22   3779s]  0.02    0.06    0.00      1           Moving gates to improve sub-tree skew
[12/01 17:54:22   3779s]  0.17    0.43    0.00      1           Approximately balancing fragments bottom up
[12/01 17:54:22   3779s]  0.02    0.06    0.00      1           Approximately balancing fragments, wire and cell delays
[12/01 17:54:22   3779s]  0.04    0.09    0.00      1         Improving fragments clock skew
[12/01 17:54:22   3779s]  0.08    0.21    0.07      1         Approximately balancing step
[12/01 17:54:22   3779s]  0.04    0.11    0.00      1           Resolve constraints - Approximately balancing
[12/01 17:54:22   3779s]  0.02    0.06    0.00      1           Approximately balancing, wire and cell delays
[12/01 17:54:22   3779s]  0.01    0.04    0.00      1         Fixing clock tree overload
[12/01 17:54:22   3779s]  0.03    0.08    0.00      1         Approximately balancing paths
[12/01 17:54:22   3779s]  2.28    5.79    2.27      1       Stage::Polishing
[12/01 17:54:22   3779s]  0.04    0.10    0.01      1         Merging balancing drivers for power
[12/01 17:54:22   3779s]  0.01    0.02    0.00      1           Clock tree timing engine global stage delay update for wc:setup.late
[12/01 17:54:22   3779s]  0.04    0.10    0.00      1         Improving clock skew
[12/01 17:54:22   3779s]  0.79    2.00    0.70      1         Moving gates to reduce wire capacitance
[12/01 17:54:22   3779s]  0.05    0.13    0.00      2           Artificially removing short and long paths
[12/01 17:54:22   3779s]  0.11    0.27    0.01      1           Moving gates to reduce wire capacitance - iteration 1: WireCapReduction
[12/01 17:54:22   3779s]  0.01    0.03    0.00      1             Legalizing clock trees
[12/01 17:54:22   3779s]  0.24    0.61    0.01      1           Moving gates to reduce wire capacitance - iteration 1: MoveGates
[12/01 17:54:22   3779s]  0.01    0.02    0.00      1             Legalizing clock trees
[12/01 17:54:22   3779s]  0.10    0.26    0.01      1           Moving gates to reduce wire capacitance - iteration 2: WireCapReduction
[12/01 17:54:22   3779s]  0.01    0.03    0.00      1             Legalizing clock trees
[12/01 17:54:22   3779s]  0.20    0.51    0.01      1           Moving gates to reduce wire capacitance - iteration 2: MoveGates
[12/01 17:54:22   3779s]  0.01    0.02    0.00      1             Legalizing clock trees
[12/01 17:54:22   3779s]  0.11    0.28    0.02      1         Reducing clock tree power 3
[12/01 17:54:22   3779s]  0.01    0.04    0.00      1           Artificially removing short and long paths
[12/01 17:54:22   3779s]  0.00    0.01    0.00      1           Legalizing clock trees
[12/01 17:54:22   3779s]  0.03    0.09    0.00      1         Improving insertion delay
[12/01 17:54:22   3779s]  1.27    3.22    1.18      1         Wire Opt OverFix
[12/01 17:54:22   3779s]  1.09    2.76    1.04      1           Wire Reduction extra effort
[12/01 17:54:22   3779s]  0.01    0.04    0.00      1             Artificially removing short and long paths
[12/01 17:54:22   3779s]  0.02    0.05    0.00      1             Global shorten wires A0
[12/01 17:54:22   3779s]  0.79    2.00    0.00      2             Move For Wirelength - core
[12/01 17:54:22   3779s]  0.02    0.04    0.00      1             Global shorten wires A1
[12/01 17:54:22   3779s]  0.14    0.37    0.00      1             Global shorten wires B
[12/01 17:54:22   3779s]  0.06    0.16    0.00      1             Move For Wirelength - branch
[12/01 17:54:22   3779s]  0.10    0.25    0.10      1           Optimizing orientation
[12/01 17:54:22   3779s]  0.10    0.25    0.00      1             FlipOpt
[12/01 17:54:22   3779s]  0.58    1.48    0.57      1       Stage::Updating netlist
[12/01 17:54:22   3779s]  0.06    0.16    0.00      1         Leaving CCOpt scope - Cleaning up placement interface
[12/01 17:54:22   3779s]  0.50    1.28    0.00      1         Leaving CCOpt scope - ClockRefiner
[12/01 17:54:22   3779s]  5.03   12.80    4.90      1     CCOpt::Phase::eGRPC
[12/01 17:54:22   3779s]  0.93    2.36    0.81      1       Leaving CCOpt scope - Routing Tools
[12/01 17:54:22   3779s]  0.81    2.05    0.00      1         Early Global Route - eGR only step
[12/01 17:54:22   3779s]  0.76    1.93    0.00      1       Leaving CCOpt scope - extractRC
[12/01 17:54:22   3779s]  0.16    0.40    0.00      1       Leaving CCOpt scope - Initializing placement interface
[12/01 17:54:22   3779s]  0.03    0.07    0.03      1       Reset bufferability constraints
[12/01 17:54:22   3779s]  0.03    0.07    0.00      1         Clock tree timing engine global stage delay update for wc:setup.late
[12/01 17:54:22   3779s]  0.05    0.12    0.01      1       eGRPC Moving buffers
[12/01 17:54:22   3779s]  0.01    0.03    0.00      1         Violation analysis
[12/01 17:54:22   3779s]  0.13    0.32    0.01      1       eGRPC Initial Pass of Downsizing Clock Tree cells
[12/01 17:54:22   3779s]  0.01    0.01    0.00      1         Artificially removing long paths
[12/01 17:54:22   3779s]  0.00    0.00    0.00      1         Reverting Artificially removing long paths
[12/01 17:54:22   3779s]  0.04    0.10    0.00      1       eGRPC Fixing DRVs
[12/01 17:54:22   3779s]  0.01    0.03    0.00      1       Reconnecting optimized routes
[12/01 17:54:22   3779s]  0.03    0.07    0.00      1       Violation analysis
[12/01 17:54:22   3779s]  0.07    0.17    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[12/01 17:54:22   3779s]  2.71    6.89    0.00      1       Leaving CCOpt scope - ClockRefiner
[12/01 17:54:22   3779s] 10.35   26.34   10.29      1     CCOpt::Phase::Routing
[12/01 17:54:22   3779s]  9.45   24.05    9.28      1       Leaving CCOpt scope - Routing Tools
[12/01 17:54:22   3779s]  0.77    1.96    0.00      1         Early Global Route - eGR->Nr High Frequency step
[12/01 17:54:22   3779s]  6.68   16.99    0.00      1         NanoRoute
[12/01 17:54:22   3779s]  1.83    4.65    0.00      1         Route Remaining Unrouted Nets
[12/01 17:54:22   3779s]  0.80    2.04    0.00      1       Leaving CCOpt scope - extractRC
[12/01 17:54:22   3779s]  0.04    0.09    0.00      1       Clock tree timing engine global stage delay update for wc:setup.late
[12/01 17:54:22   3779s]  0.59    1.49    0.45      1     CCOpt::Phase::PostConditioning
[12/01 17:54:22   3779s]  0.18    0.46    0.00      1       Leaving CCOpt scope - Initializing placement interface
[12/01 17:54:22   3779s]  0.00    0.00    0.00      1       Reset bufferability constraints
[12/01 17:54:22   3779s]  0.05    0.12    0.00      1       PostConditioning Upsizing To Fix DRVs
[12/01 17:54:22   3779s]  0.06    0.14    0.00      1       Recomputing CTS skew targets
[12/01 17:54:22   3779s]  0.04    0.10    0.00      1       PostConditioning Fixing DRVs
[12/01 17:54:22   3779s]  0.04    0.10    0.00      1       Buffering to fix DRVs
[12/01 17:54:22   3779s]  0.04    0.10    0.00      1       PostConditioning Fixing Skew by cell sizing
[12/01 17:54:22   3779s]  0.01    0.03    0.00      1       Reconnecting optimized routes
[12/01 17:54:22   3779s]  0.00    0.00    0.00      1       Update timing and DAG stats after post-conditioning
[12/01 17:54:22   3779s]  0.03    0.09    0.00      1       Clock tree timing engine global stage delay update for wc:setup.late
[12/01 17:54:22   3779s]  0.04    0.11    0.00      1     Post-balance tidy up or trial balance steps
[12/01 17:54:22   3779s]  3.05    7.75    2.96      1     Tidy Up And Update Timing
[12/01 17:54:22   3779s]  2.96    7.53    0.00      1       External - Set all clocks to propagated mode
[12/01 17:54:22   3779s] ------------------------------------------------------------------------------------------------------------------
[12/01 17:54:22   3779s] 
[12/01 17:54:22   3779s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[12/01 17:54:22   3779s] Leaving CCOpt scope - Cleaning up placement interface...
[12/01 17:54:22   3779s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:6297.3M
[12/01 17:54:22   3779s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.324, REAL:0.060, MEM:4950.3M
[12/01 17:54:22   3779s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.3 real=0:00:00.1)
[12/01 17:54:22   3779s] Synthesizing clock trees with CCOpt done.
[12/01 17:54:22   3779s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[12/01 17:54:22   3779s] Type 'man IMPSP-9025' for more detail.
[12/01 17:54:22   3779s] Set place::cacheFPlanSiteMark to 0
[12/01 17:54:22   3779s] All LLGs are deleted
[12/01 17:54:22   3779s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3126.3M
[12/01 17:54:22   3779s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3126.3M
[12/01 17:54:22   3779s] 
[12/01 17:54:22   3779s] *** Summary of all messages that are not suppressed in this session:
[12/01 17:54:22   3779s] Severity  ID               Count  Summary                                  
[12/01 17:54:22   3779s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[12/01 17:54:22   3779s] WARNING   IMPCCOPT-1183        1  The library has no usable balanced %ss f...
[12/01 17:54:22   3779s] WARNING   IMPCCOPT-1182        1  The clock_gating_cells property has no u...
[12/01 17:54:22   3779s] WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
[12/01 17:54:22   3779s] *** Message Summary: 4 warning(s), 0 error(s)
[12/01 17:54:22   3779s] 
[12/01 17:54:22   3779s] *** ccopt_design #1 [finish] : cpu/real = 0:02:02.7/0:00:39.4 (3.1), totSession cpu/real = 1:02:59.8/1:29:51.8 (0.7), mem = 3126.3M
[12/01 17:54:22   3779s] 
[12/01 17:54:22   3779s] =============================================================================================
[12/01 17:54:22   3779s]  Final TAT Report for ccopt_design #1                                           20.15-s105_1
[12/01 17:54:22   3779s] =============================================================================================
[12/01 17:54:22   3779s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/01 17:54:22   3779s] ---------------------------------------------------------------------------------------------
[12/01 17:54:22   3779s] [ IncrReplace            ]      1   0:00:01.9  (   4.8 % )     0:00:01.9 /  0:00:06.4    3.4
[12/01 17:54:22   3779s] [ EarlyGlobalRoute       ]      5   0:00:05.5  (  14.0 % )     0:00:05.5 /  0:00:15.7    2.9
[12/01 17:54:22   3779s] [ ExtractRC              ]      3   0:00:02.3  (   5.8 % )     0:00:02.3 /  0:00:02.3    1.0
[12/01 17:54:22   3779s] [ FullDelayCalc          ]      1   0:00:01.1  (   2.7 % )     0:00:01.1 /  0:00:07.8    7.2
[12/01 17:54:22   3779s] [ CellServerInit         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 17:54:22   3779s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 17:54:22   3779s] [ DetailRoute            ]      1   0:00:02.1  (   5.2 % )     0:00:02.1 /  0:00:23.8   11.5
[12/01 17:54:22   3779s] [ MISC                   ]          0:00:26.6  (  67.4 % )     0:00:26.6 /  0:01:06.8    2.5
[12/01 17:54:22   3779s] ---------------------------------------------------------------------------------------------
[12/01 17:54:22   3779s]  ccopt_design #1 TOTAL              0:00:39.4  ( 100.0 % )     0:00:39.4 /  0:02:02.7    3.1
[12/01 17:54:22   3779s] ---------------------------------------------------------------------------------------------
[12/01 17:54:22   3779s] 
[12/01 17:54:22   3779s] #% End ccopt_design (date=12/01 17:54:22, total cpu=0:02:03, real=0:00:40.0, peak res=2845.4M, current mem=2235.4M)
[12/01 17:55:38   3786s] <CMD> timeDesign -postCTS
[12/01 17:55:38   3786s] *** timeDesign #2 [begin] : totSession cpu/real = 1:03:06.3/1:31:08.1 (0.7), mem = 3029.8M
[12/01 17:55:38   3786s] 
[12/01 17:55:38   3786s] TimeStamp Deleting Cell Server Begin ...
[12/01 17:55:38   3786s] 
[12/01 17:55:38   3786s] TimeStamp Deleting Cell Server End ...
[12/01 17:55:38   3786s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:3025.8M
[12/01 17:55:38   3786s] All LLGs are deleted
[12/01 17:55:38   3786s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3025.8M
[12/01 17:55:38   3786s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3025.8M
[12/01 17:55:38   3786s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:3025.8M
[12/01 17:55:38   3786s] Start to check current routing status for nets...
[12/01 17:55:39   3786s] All nets are already routed correctly.
[12/01 17:55:39   3786s] End to check current routing status for nets (mem=3025.8M)
[12/01 17:55:39   3786s] Effort level <high> specified for reg2reg path_group
[12/01 17:55:39   3790s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3070.9M
[12/01 17:55:39   3790s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3070.9M
[12/01 17:55:39   3790s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3070.9M
[12/01 17:55:39   3790s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.171, REAL:0.014, MEM:3326.9M
[12/01 17:55:39   3790s] Fast DP-INIT is on for default
[12/01 17:55:39   3790s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.211, REAL:0.040, MEM:3326.9M
[12/01 17:55:40   3790s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.230, REAL:0.060, MEM:3326.9M
[12/01 17:55:40   3790s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3326.9M
[12/01 17:55:40   3790s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.001, REAL:0.000, MEM:3326.9M
[12/01 17:55:40   3790s] Starting delay calculation for Setup views
[12/01 17:55:40   3791s] #################################################################################
[12/01 17:55:40   3791s] # Design Stage: PreRoute
[12/01 17:55:40   3791s] # Design Name: MAU
[12/01 17:55:40   3791s] # Design Mode: 180nm
[12/01 17:55:40   3791s] # Analysis Mode: MMMC Non-OCV 
[12/01 17:55:40   3791s] # Parasitics Mode: No SPEF/RCDB 
[12/01 17:55:40   3791s] # Signoff Settings: SI Off 
[12/01 17:55:40   3791s] #################################################################################
[12/01 17:55:40   3791s] Topological Sorting (REAL = 0:00:00.0, MEM = 2987.2M, InitMEM = 2972.9M)
[12/01 17:55:40   3791s] Calculate delays in BcWc mode...
[12/01 17:55:40   3791s] Start delay calculation (fullDC) (16 T). (MEM=2987.16)
[12/01 17:55:40   3791s] End AAE Lib Interpolated Model. (MEM=2999.68 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/01 17:55:42   3808s] Total number of fetched objects 132293
[12/01 17:55:42   3808s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/01 17:55:42   3808s] End delay calculation. (MEM=3660.57 CPU=0:00:13.9 REAL=0:00:01.0)
[12/01 17:55:42   3808s] End delay calculation (fullDC). (MEM=3660.57 CPU=0:00:17.0 REAL=0:00:02.0)
[12/01 17:55:42   3808s] *** CDM Built up (cpu=0:00:17.4  real=0:00:02.0  mem= 3660.6M) ***
[12/01 17:55:42   3810s] *** Done Building Timing Graph (cpu=0:00:19.1 real=0:00:02.0 totSessionCpu=1:03:30 mem=3660.6M)
[12/01 17:55:44   3813s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.631  | -1.059  | -1.631  |
|           TNS (ns):| -1409.5 |-769.668 | -1327.0 |
|    Violating Paths:|  2044   |  2022   |  1883   |
|          All Paths:|  2101   |  2083   |  2099   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      4 (4)       |   -0.106   |      4 (4)       |
|   max_tran     |      1 (14)      |   -0.586   |      1 (14)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/01 17:55:44   3813s] Density: 92.421%
Routing Overflow: 0.42% H and 0.13% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
[12/01 17:55:45   3813s] Total CPU time: 27.59 sec
[12/01 17:55:45   3813s] Total Real time: 7.0 sec
[12/01 17:55:45   3813s] Total Memory Usage: 3048.097656 Mbytes
[12/01 17:55:45   3813s] *** timeDesign #2 [finish] : cpu/real = 0:00:27.6/0:00:06.2 (4.5), totSession cpu/real = 1:03:33.9/1:31:14.3 (0.7), mem = 3048.1M
[12/01 17:55:45   3813s] 
[12/01 17:55:45   3813s] =============================================================================================
[12/01 17:55:45   3813s]  Final TAT Report for timeDesign #2                                             20.15-s105_1
[12/01 17:55:45   3813s] =============================================================================================
[12/01 17:55:45   3813s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/01 17:55:45   3813s] ---------------------------------------------------------------------------------------------
[12/01 17:55:45   3813s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 17:55:45   3813s] [ TimingUpdate           ]      1   0:00:00.2  (   2.6 % )     0:00:02.2 /  0:00:19.2    8.7
[12/01 17:55:45   3813s] [ FullDelayCalc          ]      1   0:00:02.0  (  32.9 % )     0:00:02.0 /  0:00:17.5    8.6
[12/01 17:55:45   3813s] [ OptSummaryReport       ]      1   0:00:00.2  (   3.0 % )     0:00:05.1 /  0:00:23.3    4.6
[12/01 17:55:45   3813s] [ TimingReport           ]      1   0:00:00.1  (   1.4 % )     0:00:00.1 /  0:00:00.2    2.4
[12/01 17:55:45   3813s] [ DrvReport              ]      1   0:00:02.3  (  38.0 % )     0:00:02.3 /  0:00:03.3    1.4
[12/01 17:55:45   3813s] [ GenerateReports        ]      1   0:00:00.3  (   4.9 % )     0:00:00.3 /  0:00:00.3    0.8
[12/01 17:55:45   3813s] [ MISC                   ]          0:00:01.1  (  17.1 % )     0:00:01.1 /  0:00:04.3    4.1
[12/01 17:55:45   3813s] ---------------------------------------------------------------------------------------------
[12/01 17:55:45   3813s]  timeDesign #2 TOTAL                0:00:06.2  ( 100.0 % )     0:00:06.2 /  0:00:27.6    4.5
[12/01 17:55:45   3813s] ---------------------------------------------------------------------------------------------
[12/01 17:55:45   3813s] 
[12/01 17:55:58   3814s] <CMD> timeDesign -postCTS -hold
[12/01 17:55:58   3814s] *** timeDesign #3 [begin] : totSession cpu/real = 1:03:35.0/1:31:28.0 (0.7), mem = 3048.1M
[12/01 17:55:59   3815s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2992.6M
[12/01 17:55:59   3815s] All LLGs are deleted
[12/01 17:55:59   3815s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2992.6M
[12/01 17:55:59   3815s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2992.6M
[12/01 17:55:59   3815s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2992.6M
[12/01 17:55:59   3815s] Start to check current routing status for nets...
[12/01 17:55:59   3815s] All nets are already routed correctly.
[12/01 17:55:59   3815s] End to check current routing status for nets (mem=2992.6M)
[12/01 17:55:59   3815s] Effort level <high> specified for reg2reg path_group
[12/01 17:56:00   3819s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3016.4M
[12/01 17:56:00   3819s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3016.4M
[12/01 17:56:00   3819s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3016.4M
[12/01 17:56:00   3819s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.173, REAL:0.014, MEM:3272.4M
[12/01 17:56:00   3819s] Fast DP-INIT is on for default
[12/01 17:56:00   3819s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.211, REAL:0.039, MEM:3272.4M
[12/01 17:56:00   3819s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.230, REAL:0.057, MEM:3272.4M
[12/01 17:56:00   3819s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3272.4M
[12/01 17:56:00   3819s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3272.4M
[12/01 17:56:00   3819s] Starting delay calculation for Hold views
[12/01 17:56:00   3819s] #################################################################################
[12/01 17:56:00   3819s] # Design Stage: PreRoute
[12/01 17:56:00   3819s] # Design Name: MAU
[12/01 17:56:00   3819s] # Design Mode: 180nm
[12/01 17:56:00   3819s] # Analysis Mode: MMMC Non-OCV 
[12/01 17:56:00   3819s] # Parasitics Mode: No SPEF/RCDB 
[12/01 17:56:00   3819s] # Signoff Settings: SI Off 
[12/01 17:56:00   3819s] #################################################################################
[12/01 17:56:00   3820s] Topological Sorting (REAL = 0:00:00.0, MEM = 3030.1M, InitMEM = 3015.9M)
[12/01 17:56:00   3820s] Calculate delays in BcWc mode...
[12/01 17:56:00   3820s] Start delay calculation (fullDC) (16 T). (MEM=3030.11)
[12/01 17:56:00   3820s] *** Calculating scaling factor for bc libraries using the default operating condition of each library.
[12/01 17:56:00   3820s] End AAE Lib Interpolated Model. (MEM=3042.63 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/01 17:56:02   3837s] Total number of fetched objects 132293
[12/01 17:56:02   3837s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/01 17:56:02   3837s] End delay calculation. (MEM=3669.35 CPU=0:00:14.2 REAL=0:00:01.0)
[12/01 17:56:02   3837s] End delay calculation (fullDC). (MEM=3669.35 CPU=0:00:17.3 REAL=0:00:02.0)
[12/01 17:56:02   3837s] *** CDM Built up (cpu=0:00:17.7  real=0:00:02.0  mem= 3669.3M) ***
[12/01 17:56:02   3839s] *** Done Building Timing Graph (cpu=0:00:19.4 real=0:00:02.0 totSessionCpu=1:03:59 mem=3669.3M)
[12/01 17:56:02   3839s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 bc 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.093  |  0.180  |  0.093  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2101   |  2083   |  2099   |
+--------------------+---------+---------+---------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/01 17:56:02   3839s] Density: 92.421%
Routing Overflow: 0.42% H and 0.13% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
[12/01 17:56:02   3839s] Total CPU time: 24.95 sec
[12/01 17:56:02   3839s] Total Real time: 4.0 sec
[12/01 17:56:02   3839s] Total Memory Usage: 3040.828125 Mbytes
[12/01 17:56:02   3839s] *** timeDesign #3 [finish] : cpu/real = 0:00:24.9/0:00:04.2 (5.9), totSession cpu/real = 1:03:59.9/1:31:32.2 (0.7), mem = 3040.8M
[12/01 17:56:02   3839s] 
[12/01 17:56:02   3839s] =============================================================================================
[12/01 17:56:02   3839s]  Final TAT Report for timeDesign #3                                             20.15-s105_1
[12/01 17:56:02   3839s] =============================================================================================
[12/01 17:56:02   3839s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/01 17:56:02   3839s] ---------------------------------------------------------------------------------------------
[12/01 17:56:02   3839s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 17:56:02   3839s] [ TimingUpdate           ]      1   0:00:00.2  (   3.9 % )     0:00:02.2 /  0:00:19.4    8.8
[12/01 17:56:02   3839s] [ FullDelayCalc          ]      1   0:00:02.1  (  49.0 % )     0:00:02.1 /  0:00:17.8    8.6
[12/01 17:56:02   3839s] [ OptSummaryReport       ]      1   0:00:00.2  (   4.4 % )     0:00:02.7 /  0:00:20.1    7.6
[12/01 17:56:02   3839s] [ TimingReport           ]      1   0:00:00.1  (   2.0 % )     0:00:00.1 /  0:00:00.2    2.0
[12/01 17:56:02   3839s] [ GenerateReports        ]      1   0:00:00.2  (   3.8 % )     0:00:00.2 /  0:00:00.1    0.9
[12/01 17:56:02   3839s] [ MISC                   ]          0:00:01.5  (  36.7 % )     0:00:01.5 /  0:00:04.8    3.1
[12/01 17:56:02   3839s] ---------------------------------------------------------------------------------------------
[12/01 17:56:02   3839s]  timeDesign #3 TOTAL                0:00:04.2  ( 100.0 % )     0:00:04.2 /  0:00:24.9    5.9
[12/01 17:56:02   3839s] ---------------------------------------------------------------------------------------------
[12/01 17:56:02   3839s] 
[12/01 17:57:15   3845s] <CMD> optDesign -postCTS -setup -hold
[12/01 17:57:15   3845s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2323.3M, totSessionCpu=1:04:06 **
[12/01 17:57:15   3845s] **INFO: User settings:
[12/01 17:57:15   3845s] setDesignMode -process                              180
[12/01 17:57:15   3845s] setExtractRCMode -coupling_c_th                     3
[12/01 17:57:15   3845s] setExtractRCMode -engine                            preRoute
[12/01 17:57:15   3845s] setExtractRCMode -relative_c_th                     0.03
[12/01 17:57:15   3845s] setExtractRCMode -total_c_th                        5
[12/01 17:57:15   3845s] setUsefulSkewMode -maxAllowedDelay                  1
[12/01 17:57:15   3845s] setUsefulSkewMode -maxSkew                          false
[12/01 17:57:15   3845s] setUsefulSkewMode -noBoundary                       false
[12/01 17:57:15   3845s] setUsefulSkewMode -useCells                         {BUFX1 INVX1 INVX16 INVX2 INVX32 INVX4 INVX8}
[12/01 17:57:15   3845s] setDelayCalMode -enable_high_fanout                 true
[12/01 17:57:15   3845s] setDelayCalMode -eng_copyNetPropToNewNet            true
[12/01 17:57:15   3845s] setDelayCalMode -engine                             aae
[12/01 17:57:15   3845s] setDelayCalMode -ignoreNetLoad                      false
[12/01 17:57:15   3845s] setDelayCalMode -socv_accuracy_mode                 low
[12/01 17:57:15   3845s] setOptMode -activeHoldViews                         { bc }
[12/01 17:57:15   3845s] setOptMode -activeSetupViews                        { wc }
[12/01 17:57:15   3845s] setOptMode -autoSetupViews                          { wc}
[12/01 17:57:15   3845s] setOptMode -autoTDGRSetupViews                      { wc}
[12/01 17:57:15   3845s] setOptMode -drcMargin                               0
[12/01 17:57:15   3845s] setOptMode -fixDrc                                  true
[12/01 17:57:15   3845s] setOptMode -optimizeFF                              true
[12/01 17:57:15   3845s] setOptMode -preserveAllSequential                   false
[12/01 17:57:15   3845s] setOptMode -setupTargetSlack                        0
[12/01 17:57:15   3845s] setPlaceMode -place_design_floorplan_mode           false
[12/01 17:57:15   3845s] setPlaceMode -place_detail_check_route              false
[12/01 17:57:15   3845s] setPlaceMode -place_detail_preserve_routing         true
[12/01 17:57:15   3845s] setPlaceMode -place_detail_remove_affected_routing  false
[12/01 17:57:15   3845s] setPlaceMode -place_detail_swap_eeq_cells           false
[12/01 17:57:15   3845s] setPlaceMode -place_global_clock_gate_aware         true
[12/01 17:57:15   3845s] setPlaceMode -place_global_cong_effort              auto
[12/01 17:57:15   3845s] setPlaceMode -place_global_ignore_scan              true
[12/01 17:57:15   3845s] setPlaceMode -place_global_ignore_spare             false
[12/01 17:57:15   3845s] setPlaceMode -place_global_module_aware_spare       false
[12/01 17:57:15   3845s] setPlaceMode -place_global_place_io_pins            true
[12/01 17:57:15   3845s] setPlaceMode -place_global_reorder_scan             true
[12/01 17:57:15   3845s] setPlaceMode -powerDriven                           false
[12/01 17:57:15   3845s] setPlaceMode -timingDriven                          true
[12/01 17:57:15   3845s] setAnalysisMode -analysisType                       bcwc
[12/01 17:57:15   3845s] setAnalysisMode -checkType                          setup
[12/01 17:57:15   3845s] setAnalysisMode -clkSrcPath                         true
[12/01 17:57:15   3845s] setAnalysisMode -clockPropagation                   sdcControl
[12/01 17:57:15   3845s] setAnalysisMode -skew                               true
[12/01 17:57:15   3845s] setAnalysisMode -usefulSkew                         true
[12/01 17:57:15   3845s] setAnalysisMode -virtualIPO                         false
[12/01 17:57:15   3845s] setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
[12/01 17:57:15   3845s] setRouteMode -earlyGlobalRoutePartitionPinGuide     true
[12/01 17:57:15   3845s] 
[12/01 17:57:15   3845s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[12/01 17:57:15   3849s] 
[12/01 17:57:15   3849s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/01 17:57:15   3849s] Summary for sequential cells identification: 
[12/01 17:57:15   3849s]   Identified SBFF number: 4
[12/01 17:57:15   3849s]   Identified MBFF number: 0
[12/01 17:57:15   3849s]   Identified SB Latch number: 0
[12/01 17:57:15   3849s]   Identified MB Latch number: 0
[12/01 17:57:15   3849s]   Not identified SBFF number: 0
[12/01 17:57:15   3849s]   Not identified MBFF number: 0
[12/01 17:57:15   3849s]   Not identified SB Latch number: 0
[12/01 17:57:15   3849s]   Not identified MB Latch number: 0
[12/01 17:57:15   3849s]   Number of sequential cells which are not FFs: 0
[12/01 17:57:15   3849s]  Visiting view : wc
[12/01 17:57:15   3849s]    : PowerDomain = none : Weighted F : unweighted  = 40.90 (1.000) with rcCorner = 0
[12/01 17:57:15   3849s]    : PowerDomain = none : Weighted F : unweighted  = 38.70 (1.000) with rcCorner = -1
[12/01 17:57:15   3849s]  Visiting view : bc
[12/01 17:57:15   3849s]    : PowerDomain = none : Weighted F : unweighted  = 22.20 (1.000) with rcCorner = 1
[12/01 17:57:15   3849s]    : PowerDomain = none : Weighted F : unweighted  = 19.20 (1.000) with rcCorner = -1
[12/01 17:57:15   3849s] TLC MultiMap info (StdDelay):
[12/01 17:57:15   3849s]   : bc + bc + 1 + no RcCorner := 19.2ps
[12/01 17:57:15   3849s]   : bc + bc + 1 + bc := 22.2ps
[12/01 17:57:15   3849s]   : wc + wc + 1 + no RcCorner := 38.7ps
[12/01 17:57:15   3849s]   : wc + wc + 1 + wc := 40.9ps
[12/01 17:57:15   3849s]  Setting StdDelay to: 40.9ps
[12/01 17:57:15   3849s] 
[12/01 17:57:15   3849s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/01 17:57:15   3849s] Need call spDPlaceInit before registerPrioInstLoc.
[12/01 17:57:15   3849s] *** optDesign #1 [begin] : totSession cpu/real = 1:04:09.3/1:32:44.7 (0.7), mem = 3069.7M
[12/01 17:57:15   3849s] *** InitOpt #2 [begin] : totSession cpu/real = 1:04:09.3/1:32:44.7 (0.7), mem = 3069.7M
[12/01 17:57:15   3849s] OPERPROF: Starting DPlace-Init at level 1, MEM:3069.7M
[12/01 17:57:15   3849s] z: 2, totalTracks: 1
[12/01 17:57:15   3849s] z: 4, totalTracks: 1
[12/01 17:57:15   3849s] z: 6, totalTracks: 1
[12/01 17:57:15   3849s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 
[12/01 17:57:15   3849s] All LLGs are deleted
[12/01 17:57:15   3849s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3069.7M
[12/01 17:57:15   3849s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3069.7M
[12/01 17:57:15   3849s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3069.7M
[12/01 17:57:15   3849s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3069.7M
[12/01 17:57:15   3849s] Core basic site is core7T
[12/01 17:57:15   3849s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3069.7M
[12/01 17:57:15   3849s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.174, REAL:0.015, MEM:3325.7M
[12/01 17:57:15   3849s] Fast DP-INIT is on for default
[12/01 17:57:15   3849s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/01 17:57:15   3849s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.212, REAL:0.039, MEM:3325.7M
[12/01 17:57:15   3849s] OPERPROF:     Starting CMU at level 3, MEM:3325.7M
[12/01 17:57:15   3849s] OPERPROF:     Finished CMU at level 3, CPU:0.012, REAL:0.008, MEM:3349.7M
[12/01 17:57:15   3849s] 
[12/01 17:57:15   3849s] Bad Lib Cell Checking (CMU) is done! (0)
[12/01 17:57:15   3849s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.247, REAL:0.071, MEM:3349.7M
[12/01 17:57:15   3849s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3349.7M
[12/01 17:57:15   3849s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3349.7M
[12/01 17:57:15   3849s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=3349.7MB).
[12/01 17:57:15   3849s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.353, REAL:0.176, MEM:3349.7M
[12/01 17:57:15   3849s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3093.7M
[12/01 17:57:15   3850s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.313, REAL:0.060, MEM:3091.7M
[12/01 17:57:15   3850s] 
[12/01 17:57:15   3850s] Creating Lib Analyzer ...
[12/01 17:57:15   3850s] Total number of usable buffers from Lib Analyzer: 1 ( BUFX1)
[12/01 17:57:15   3850s] Total number of usable inverters from Lib Analyzer: 6 ( INVX2 INVX1 INVX4 INVX8 INVX16 INVX32)
[12/01 17:57:15   3850s] Total number of usable delay cells from Lib Analyzer: 0 ()
[12/01 17:57:15   3850s] 
[12/01 17:57:15   3850s] {RT wc 0 6 6 {5 0} 1}
[12/01 17:57:15   3850s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:04:10 mem=3097.7M
[12/01 17:57:15   3850s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:04:10 mem=3097.7M
[12/01 17:57:15   3850s] Creating Lib Analyzer, finished. 
[12/01 17:57:16   3850s] Effort level <high> specified for reg2reg path_group
[12/01 17:57:16   3852s] **optDesign ... cpu = 0:00:06, real = 0:00:01, mem = 2456.5M, totSessionCpu=1:04:12 **
[12/01 17:57:16   3852s] *** optDesign -postCTS ***
[12/01 17:57:16   3852s] DRC Margin: user margin 0.0; extra margin 0.2
[12/01 17:57:16   3852s] Hold Target Slack: user slack 0
[12/01 17:57:16   3852s] Setup Target Slack: user slack 0; extra slack 0.0
[12/01 17:57:16   3852s] setUsefulSkewMode -ecoRoute false
[12/01 17:57:16   3852s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3099.7M
[12/01 17:57:16   3852s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.039, REAL:0.032, MEM:3355.7M
[12/01 17:57:16   3852s] Multi-VT timing optimization disabled based on library information.
[12/01 17:57:16   3852s] 
[12/01 17:57:16   3852s] TimeStamp Deleting Cell Server Begin ...
[12/01 17:57:16   3852s] Deleting Lib Analyzer.
[12/01 17:57:16   3852s] 
[12/01 17:57:16   3852s] TimeStamp Deleting Cell Server End ...
[12/01 17:57:16   3852s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[12/01 17:57:16   3852s] 
[12/01 17:57:16   3852s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/01 17:57:16   3852s] Summary for sequential cells identification: 
[12/01 17:57:16   3852s]   Identified SBFF number: 4
[12/01 17:57:16   3852s]   Identified MBFF number: 0
[12/01 17:57:16   3852s]   Identified SB Latch number: 0
[12/01 17:57:16   3852s]   Identified MB Latch number: 0
[12/01 17:57:16   3852s]   Not identified SBFF number: 0
[12/01 17:57:16   3852s]   Not identified MBFF number: 0
[12/01 17:57:16   3852s]   Not identified SB Latch number: 0
[12/01 17:57:16   3852s]   Not identified MB Latch number: 0
[12/01 17:57:16   3852s]   Number of sequential cells which are not FFs: 0
[12/01 17:57:16   3852s]  Visiting view : wc
[12/01 17:57:16   3852s]    : PowerDomain = none : Weighted F : unweighted  = 40.90 (1.000) with rcCorner = 0
[12/01 17:57:16   3852s]    : PowerDomain = none : Weighted F : unweighted  = 38.70 (1.000) with rcCorner = -1
[12/01 17:57:16   3852s]  Visiting view : bc
[12/01 17:57:16   3852s]    : PowerDomain = none : Weighted F : unweighted  = 22.20 (1.000) with rcCorner = 1
[12/01 17:57:16   3852s]    : PowerDomain = none : Weighted F : unweighted  = 19.20 (1.000) with rcCorner = -1
[12/01 17:57:16   3852s] TLC MultiMap info (StdDelay):
[12/01 17:57:16   3852s]   : bc + bc + 1 + no RcCorner := 19.2ps
[12/01 17:57:16   3852s]   : bc + bc + 1 + bc := 22.2ps
[12/01 17:57:16   3852s]   : wc + wc + 1 + no RcCorner := 38.7ps
[12/01 17:57:16   3852s]   : wc + wc + 1 + wc := 40.9ps
[12/01 17:57:16   3852s]  Setting StdDelay to: 40.9ps
[12/01 17:57:16   3852s] 
[12/01 17:57:16   3852s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/01 17:57:16   3852s] 
[12/01 17:57:16   3852s] TimeStamp Deleting Cell Server Begin ...
[12/01 17:57:16   3852s] 
[12/01 17:57:16   3852s] TimeStamp Deleting Cell Server End ...
[12/01 17:57:16   3852s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:3099.7M
[12/01 17:57:16   3852s] All LLGs are deleted
[12/01 17:57:16   3852s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3099.7M
[12/01 17:57:16   3852s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3099.7M
[12/01 17:57:16   3852s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.001, REAL:0.002, MEM:3093.7M
[12/01 17:57:16   3852s] Start to check current routing status for nets...
[12/01 17:57:16   3852s] All nets are already routed correctly.
[12/01 17:57:16   3852s] End to check current routing status for nets (mem=3093.7M)
[12/01 17:57:16   3852s] 
[12/01 17:57:16   3852s] Creating Lib Analyzer ...
[12/01 17:57:16   3852s] 
[12/01 17:57:16   3852s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/01 17:57:16   3852s] Summary for sequential cells identification: 
[12/01 17:57:16   3852s]   Identified SBFF number: 4
[12/01 17:57:16   3852s]   Identified MBFF number: 0
[12/01 17:57:16   3852s]   Identified SB Latch number: 0
[12/01 17:57:16   3852s]   Identified MB Latch number: 0
[12/01 17:57:16   3852s]   Not identified SBFF number: 0
[12/01 17:57:16   3852s]   Not identified MBFF number: 0
[12/01 17:57:16   3852s]   Not identified SB Latch number: 0
[12/01 17:57:16   3852s]   Not identified MB Latch number: 0
[12/01 17:57:16   3852s]   Number of sequential cells which are not FFs: 0
[12/01 17:57:16   3852s]  Visiting view : wc
[12/01 17:57:16   3852s]    : PowerDomain = none : Weighted F : unweighted  = 40.90 (1.000) with rcCorner = 0
[12/01 17:57:16   3852s]    : PowerDomain = none : Weighted F : unweighted  = 38.70 (1.000) with rcCorner = -1
[12/01 17:57:16   3852s]  Visiting view : bc
[12/01 17:57:16   3852s]    : PowerDomain = none : Weighted F : unweighted  = 22.20 (1.000) with rcCorner = 1
[12/01 17:57:16   3852s]    : PowerDomain = none : Weighted F : unweighted  = 19.20 (1.000) with rcCorner = -1
[12/01 17:57:16   3852s] TLC MultiMap info (StdDelay):
[12/01 17:57:16   3852s]   : bc + bc + 1 + no RcCorner := 19.2ps
[12/01 17:57:16   3852s]   : bc + bc + 1 + bc := 22.2ps
[12/01 17:57:16   3852s]   : wc + wc + 1 + no RcCorner := 38.7ps
[12/01 17:57:16   3852s]   : wc + wc + 1 + wc := 40.9ps
[12/01 17:57:16   3852s]  Setting StdDelay to: 40.9ps
[12/01 17:57:16   3852s] 
[12/01 17:57:16   3852s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/01 17:57:16   3852s] Total number of usable buffers from Lib Analyzer: 1 ( BUFX1)
[12/01 17:57:16   3852s] Total number of usable inverters from Lib Analyzer: 6 ( INVX2 INVX1 INVX4 INVX8 INVX16 INVX32)
[12/01 17:57:16   3852s] Total number of usable delay cells from Lib Analyzer: 0 ()
[12/01 17:57:16   3852s] 
[12/01 17:57:16   3852s] {RT wc 0 6 6 {5 0} 1}
[12/01 17:57:17   3852s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:04:13 mem=3099.7M
[12/01 17:57:17   3852s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:04:13 mem=3099.7M
[12/01 17:57:17   3852s] Creating Lib Analyzer, finished. 
[12/01 17:57:17   3852s] #optDebug: Start CG creation (mem=3109.3M)
[12/01 17:57:17   3852s]  ...initializing CG  maxDriveDist 334.739500 stdCellHgt 3.920000 defLenToSkip 27.440000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 33.473500 
[12/01 17:57:17   3852s] (cpu=0:00:00.1, mem=3210.8M)
[12/01 17:57:17   3852s]  ...processing cgPrt (cpu=0:00:00.1, mem=3210.8M)
[12/01 17:57:17   3852s]  ...processing cgEgp (cpu=0:00:00.1, mem=3210.8M)
[12/01 17:57:17   3852s]  ...processing cgPbk (cpu=0:00:00.1, mem=3210.8M)
[12/01 17:57:17   3852s]  ...processing cgNrb(cpu=0:00:00.1, mem=3210.8M)
[12/01 17:57:17   3852s]  ...processing cgObs (cpu=0:00:00.1, mem=3210.8M)
[12/01 17:57:17   3852s]  ...processing cgCon (cpu=0:00:00.1, mem=3210.8M)
[12/01 17:57:17   3852s]  ...processing cgPdm (cpu=0:00:00.1, mem=3210.8M)
[12/01 17:57:17   3852s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=3210.8M)
[12/01 17:57:18   3854s] Compute RC Scale Done ...
[12/01 17:57:18   3854s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3201.3M
[12/01 17:57:18   3854s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3201.3M
[12/01 17:57:18   3854s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3201.3M
[12/01 17:57:18   3854s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.171, REAL:0.014, MEM:3457.3M
[12/01 17:57:18   3854s] Fast DP-INIT is on for default
[12/01 17:57:18   3854s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.211, REAL:0.043, MEM:3457.3M
[12/01 17:57:18   3854s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.233, REAL:0.064, MEM:3457.3M
[12/01 17:57:18   3854s] Starting delay calculation for Setup views
[12/01 17:57:18   3854s] #################################################################################
[12/01 17:57:18   3854s] # Design Stage: PreRoute
[12/01 17:57:18   3854s] # Design Name: MAU
[12/01 17:57:18   3854s] # Design Mode: 180nm
[12/01 17:57:18   3854s] # Analysis Mode: MMMC Non-OCV 
[12/01 17:57:18   3854s] # Parasitics Mode: No SPEF/RCDB 
[12/01 17:57:18   3854s] # Signoff Settings: SI Off 
[12/01 17:57:18   3854s] #################################################################################
[12/01 17:57:19   3856s] Topological Sorting (REAL = 0:00:01.0, MEM = 3199.3M, InitMEM = 3199.3M)
[12/01 17:57:19   3857s] Calculate delays in BcWc mode...
[12/01 17:57:19   3857s] Start delay calculation (fullDC) (16 T). (MEM=3199.28)
[12/01 17:57:19   3857s] *** Calculating scaling factor for wc libraries using the default operating condition of each library.
[12/01 17:57:19   3857s] End AAE Lib Interpolated Model. (MEM=3211.8 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/01 17:57:20   3873s] Total number of fetched objects 132293
[12/01 17:57:20   3874s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/01 17:57:20   3874s] End delay calculation. (MEM=3802.43 CPU=0:00:13.9 REAL=0:00:01.0)
[12/01 17:57:20   3874s] End delay calculation (fullDC). (MEM=3802.43 CPU=0:00:17.0 REAL=0:00:01.0)
[12/01 17:57:20   3874s] *** CDM Built up (cpu=0:00:19.1  real=0:00:02.0  mem= 3802.4M) ***
[12/01 17:57:21   3875s] *** Done Building Timing Graph (cpu=0:00:21.0 real=0:00:03.0 totSessionCpu=1:04:36 mem=3802.4M)
[12/01 17:57:21   3877s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.631  | -1.059  | -1.631  |
|           TNS (ns):| -1409.5 |-769.668 | -1327.0 |
|    Violating Paths:|  2044   |  2022   |  1883   |
|          All Paths:|  2101   |  2083   |  2099   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      4 (4)       |   -0.106   |      4 (4)       |
|   max_tran     |      1 (14)      |   -0.586   |      1 (14)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 92.421%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:32, real = 0:00:06, mem = 2590.3M, totSessionCpu=1:04:38 **
[12/01 17:57:21   3877s] *** InitOpt #2 [finish] : cpu/real = 0:00:28.6/0:00:06.2 (4.6), totSession cpu/real = 1:04:38.0/1:32:51.0 (0.7), mem = 3184.9M
[12/01 17:57:21   3877s] 
[12/01 17:57:21   3877s] =============================================================================================
[12/01 17:57:21   3877s]  Step TAT Report for InitOpt #2                                                 20.15-s105_1
[12/01 17:57:21   3877s] =============================================================================================
[12/01 17:57:21   3877s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/01 17:57:21   3877s] ---------------------------------------------------------------------------------------------
[12/01 17:57:21   3877s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 17:57:21   3877s] [ TimingUpdate           ]      1   0:00:00.2  (   2.6 % )     0:00:02.3 /  0:00:21.0    9.1
[12/01 17:57:21   3877s] [ FullDelayCalc          ]      1   0:00:02.2  (  34.6 % )     0:00:02.2 /  0:00:19.3    9.0
[12/01 17:57:21   3877s] [ OptSummaryReport       ]      1   0:00:00.2  (   3.0 % )     0:00:03.1 /  0:00:23.5    7.5
[12/01 17:57:21   3877s] [ TimingReport           ]      1   0:00:00.1  (   1.4 % )     0:00:00.1 /  0:00:00.2    2.4
[12/01 17:57:21   3877s] [ DrvReport              ]      1   0:00:00.5  (   8.7 % )     0:00:00.5 /  0:00:02.0    3.7
[12/01 17:57:21   3877s] [ CellServerInit         ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 17:57:21   3877s] [ LibAnalyzerInit        ]      2   0:00:00.1  (   2.0 % )     0:00:00.1 /  0:00:00.2    1.2
[12/01 17:57:21   3877s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 17:57:21   3877s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.1    1.1
[12/01 17:57:21   3877s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 17:57:21   3877s] [ MISC                   ]          0:00:02.9  (  46.5 % )     0:00:02.9 /  0:00:04.9    1.7
[12/01 17:57:21   3877s] ---------------------------------------------------------------------------------------------
[12/01 17:57:21   3877s]  InitOpt #2 TOTAL                   0:00:06.2  ( 100.0 % )     0:00:06.2 /  0:00:28.6    4.6
[12/01 17:57:21   3877s] ---------------------------------------------------------------------------------------------
[12/01 17:57:21   3877s] 
[12/01 17:57:21   3877s] ** INFO : this run is activating low effort ccoptDesign flow
[12/01 17:57:21   3877s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/01 17:57:21   3877s] ### Creating PhyDesignMc. totSessionCpu=1:04:38 mem=3184.9M
[12/01 17:57:21   3877s] OPERPROF: Starting DPlace-Init at level 1, MEM:3184.9M
[12/01 17:57:21   3877s] z: 2, totalTracks: 1
[12/01 17:57:21   3877s] z: 4, totalTracks: 1
[12/01 17:57:21   3877s] z: 6, totalTracks: 1
[12/01 17:57:21   3877s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 
[12/01 17:57:21   3878s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3184.9M
[12/01 17:57:21   3878s] 
[12/01 17:57:21   3878s] Skipping Bad Lib Cell Checking (CMU) !
[12/01 17:57:21   3878s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.042, REAL:0.035, MEM:3440.9M
[12/01 17:57:21   3878s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3440.9M
[12/01 17:57:21   3878s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.000, MEM:3440.9M
[12/01 17:57:21   3878s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3440.9MB).
[12/01 17:57:21   3878s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.149, REAL:0.142, MEM:3440.9M
[12/01 17:57:22   3878s] TotalInstCnt at PhyDesignMc Initialization: 131,227
[12/01 17:57:22   3878s] ### Creating PhyDesignMc, finished. totSessionCpu=1:04:38 mem=3186.4M
[12/01 17:57:22   3878s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3186.4M
[12/01 17:57:22   3878s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.315, REAL:0.059, MEM:3186.4M
[12/01 17:57:22   3878s] TotalInstCnt at PhyDesignMc Destruction: 131,227
[12/01 17:57:22   3878s] #optDebug: fT-E <X 2 0 0 1>
[12/01 17:57:22   3878s] -congRepairInPostCTS false                 # bool, default=false, private
[12/01 17:57:22   3880s] *** Starting optimizing excluded clock nets MEM= 3186.4M) ***
[12/01 17:57:22   3880s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3186.4M) ***
[12/01 17:57:22   3880s] *** Starting optimizing excluded clock nets MEM= 3186.4M) ***
[12/01 17:57:22   3880s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3186.4M) ***
[12/01 17:57:22   3880s] Info: Done creating the CCOpt slew target map.
[12/01 17:57:22   3880s] Begin: GigaOpt high fanout net optimization
[12/01 17:57:22   3880s] GigaOpt HFN: use maxLocalDensity 1.2
[12/01 17:57:22   3880s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 16 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[12/01 17:57:22   3880s] *** DrvOpt #6 [begin] : totSession cpu/real = 1:04:40.5/1:32:52.0 (0.7), mem = 3186.4M
[12/01 17:57:22   3880s] Info: 141 nets with fixed/cover wires excluded.
[12/01 17:57:23   3880s] Info: 141 clock nets excluded from IPO operation.
[12/01 17:57:23   3880s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3859460.15
[12/01 17:57:23   3880s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/01 17:57:23   3880s] ### Creating PhyDesignMc. totSessionCpu=1:04:41 mem=3188.4M
[12/01 17:57:23   3880s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/01 17:57:23   3880s] OPERPROF: Starting DPlace-Init at level 1, MEM:3188.4M
[12/01 17:57:23   3880s] z: 2, totalTracks: 1
[12/01 17:57:23   3880s] z: 4, totalTracks: 1
[12/01 17:57:23   3880s] z: 6, totalTracks: 1
[12/01 17:57:23   3880s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 
[12/01 17:57:23   3880s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3188.4M
[12/01 17:57:23   3880s] 
[12/01 17:57:23   3880s] Skipping Bad Lib Cell Checking (CMU) !
[12/01 17:57:23   3880s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.047, REAL:0.040, MEM:3412.4M
[12/01 17:57:23   3880s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3412.4M
[12/01 17:57:23   3880s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.000, MEM:3412.4M
[12/01 17:57:23   3880s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3412.4MB).
[12/01 17:57:23   3880s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.153, REAL:0.146, MEM:3412.4M
[12/01 17:57:23   3881s] TotalInstCnt at PhyDesignMc Initialization: 131,227
[12/01 17:57:23   3881s] ### Creating PhyDesignMc, finished. totSessionCpu=1:04:42 mem=3188.4M
[12/01 17:57:23   3881s] ### Creating RouteCongInterface, started
[12/01 17:57:23   3881s] ### Creating LA Mngr. totSessionCpu=1:04:42 mem=3188.4M
[12/01 17:57:23   3881s] ### Creating LA Mngr, finished. totSessionCpu=1:04:42 mem=3188.4M
[12/01 17:57:23   3882s] 
[12/01 17:57:23   3882s] #optDebug:  {2, 1.000, 0.8500} {3, 0.784, 0.8500} {4, 0.567, 0.8500} {5, 0.135, 0.4353} {6, 0.135, 0.4353} 
[12/01 17:57:23   3882s] 
[12/01 17:57:23   3882s] #optDebug: {0, 1.000}
[12/01 17:57:23   3882s] ### Creating RouteCongInterface, finished
[12/01 17:57:23   3882s] {MG  {5 0 7.6 0.187161} }
[12/01 17:57:23   3882s] ### Creating LA Mngr. totSessionCpu=1:04:42 mem=3188.4M
[12/01 17:57:23   3882s] ### Creating LA Mngr, finished. totSessionCpu=1:04:42 mem=3188.4M
[12/01 17:57:25   3886s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 16 threads.
[12/01 17:57:25   3886s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/01 17:57:25   3886s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/01 17:57:25   3886s] Total-nets :: 132293, Stn-nets :: 0, ratio :: 0 %
[12/01 17:57:25   3886s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3189.0M
[12/01 17:57:25   3887s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.312, REAL:0.058, MEM:3188.4M
[12/01 17:57:25   3887s] TotalInstCnt at PhyDesignMc Destruction: 131,227
[12/01 17:57:25   3887s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3859460.15
[12/01 17:57:25   3887s] *** DrvOpt #6 [finish] : cpu/real = 0:00:06.6/0:00:02.9 (2.3), totSession cpu/real = 1:04:47.1/1:32:54.9 (0.7), mem = 3188.4M
[12/01 17:57:25   3887s] 
[12/01 17:57:25   3887s] =============================================================================================
[12/01 17:57:25   3887s]  Step TAT Report for DrvOpt #6                                                  20.15-s105_1
[12/01 17:57:25   3887s] =============================================================================================
[12/01 17:57:25   3887s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/01 17:57:25   3887s] ---------------------------------------------------------------------------------------------
[12/01 17:57:25   3887s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 17:57:25   3887s] [ PlacerInterfaceInit    ]      1   0:00:00.5  (  17.5 % )     0:00:00.5 /  0:00:01.0    1.9
[12/01 17:57:25   3887s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   8.3 % )     0:00:00.2 /  0:00:00.3    1.1
[12/01 17:57:25   3887s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 17:57:25   3887s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 17:57:25   3887s] [ MISC                   ]          0:00:02.2  (  73.8 % )     0:00:02.2 /  0:00:05.3    2.5
[12/01 17:57:25   3887s] ---------------------------------------------------------------------------------------------
[12/01 17:57:25   3887s]  DrvOpt #6 TOTAL                    0:00:02.9  ( 100.0 % )     0:00:02.9 /  0:00:06.6    2.3
[12/01 17:57:25   3887s] ---------------------------------------------------------------------------------------------
[12/01 17:57:25   3887s] 
[12/01 17:57:25   3887s] GigaOpt HFN: restore maxLocalDensity to 0.98
[12/01 17:57:25   3887s] End: GigaOpt high fanout net optimization
[12/01 17:57:26   3888s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/01 17:57:26   3888s] Deleting Lib Analyzer.
[12/01 17:57:26   3888s] Begin: GigaOpt DRV Optimization
[12/01 17:57:26   3888s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 16 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -postCTS
[12/01 17:57:26   3888s] *** DrvOpt #7 [begin] : totSession cpu/real = 1:04:48.2/1:32:55.6 (0.7), mem = 3188.4M
[12/01 17:57:26   3888s] Info: 141 nets with fixed/cover wires excluded.
[12/01 17:57:26   3888s] Info: 141 clock nets excluded from IPO operation.
[12/01 17:57:26   3888s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3859460.16
[12/01 17:57:26   3888s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/01 17:57:26   3888s] ### Creating PhyDesignMc. totSessionCpu=1:04:48 mem=3188.4M
[12/01 17:57:26   3888s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/01 17:57:26   3888s] OPERPROF: Starting DPlace-Init at level 1, MEM:3188.4M
[12/01 17:57:26   3888s] z: 2, totalTracks: 1
[12/01 17:57:26   3888s] z: 4, totalTracks: 1
[12/01 17:57:26   3888s] z: 6, totalTracks: 1
[12/01 17:57:26   3888s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 
[12/01 17:57:26   3888s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3188.4M
[12/01 17:57:26   3888s] 
[12/01 17:57:26   3888s] Skipping Bad Lib Cell Checking (CMU) !
[12/01 17:57:26   3888s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.048, REAL:0.041, MEM:3412.4M
[12/01 17:57:26   3888s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3412.4M
[12/01 17:57:26   3888s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.000, MEM:3412.4M
[12/01 17:57:26   3888s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3412.4MB).
[12/01 17:57:26   3888s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.149, REAL:0.141, MEM:3412.4M
[12/01 17:57:27   3889s] TotalInstCnt at PhyDesignMc Initialization: 131,227
[12/01 17:57:27   3889s] ### Creating PhyDesignMc, finished. totSessionCpu=1:04:49 mem=3188.4M
[12/01 17:57:27   3889s] ### Creating RouteCongInterface, started
[12/01 17:57:27   3889s] 
[12/01 17:57:27   3889s] Creating Lib Analyzer ...
[12/01 17:57:27   3889s] Total number of usable buffers from Lib Analyzer: 1 ( BUFX1)
[12/01 17:57:27   3889s] Total number of usable inverters from Lib Analyzer: 6 ( INVX2 INVX1 INVX4 INVX8 INVX16 INVX32)
[12/01 17:57:27   3889s] Total number of usable delay cells from Lib Analyzer: 0 ()
[12/01 17:57:27   3889s] 
[12/01 17:57:27   3889s] {RT wc 0 6 6 {5 0} 1}
[12/01 17:57:27   3889s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:04:49 mem=3188.4M
[12/01 17:57:27   3889s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:04:49 mem=3188.4M
[12/01 17:57:27   3889s] Creating Lib Analyzer, finished. 
[12/01 17:57:27   3889s] 
[12/01 17:57:27   3889s] #optDebug:  {2, 1.000, 0.8500} {3, 0.784, 0.8500} {4, 0.567, 0.8500} {5, 0.135, 0.4353} {6, 0.135, 0.4353} 
[12/01 17:57:27   3889s] 
[12/01 17:57:27   3889s] #optDebug: {0, 1.000}
[12/01 17:57:27   3889s] ### Creating RouteCongInterface, finished
[12/01 17:57:27   3889s] {MG  {5 0 7.6 0.187161} }
[12/01 17:57:27   3889s] ### Creating LA Mngr. totSessionCpu=1:04:50 mem=3188.4M
[12/01 17:57:27   3889s] ### Creating LA Mngr, finished. totSessionCpu=1:04:50 mem=3188.4M
[12/01 17:57:29   3894s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3596.8M
[12/01 17:57:29   3894s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.001, REAL:0.002, MEM:3596.8M
[12/01 17:57:29   3894s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 16 threads.
[12/01 17:57:29   3894s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 17:57:29   3894s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/01 17:57:29   3894s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/01 17:57:29   3894s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/01 17:57:29   3894s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/01 17:57:29   3894s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/01 17:57:29   3894s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 16 threads.
[12/01 17:57:29   3895s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/01 17:57:29   3895s] Info: violation cost 48.052776 (cap = 7.412899, tran = 40.639870, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/01 17:57:29   3895s] |    60|   559|    -0.91|   116|   116|    -0.17|     0|     0|     0|     0|    -1.63| -1409.54|       0|       0|       0| 92.42%|          |         |
[12/01 17:57:30   3906s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 17:57:30   3908s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 17:57:30   3908s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 16 threads.
[12/01 17:57:30   3908s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/01 17:57:30   3908s] Info: violation cost 0.974315 (cap = 0.974315, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/01 17:57:30   3908s] |     0|     0|     0.00|    20|    20|    -0.05|     0|     0|     0|     0|    -2.09| -1632.04|     200|      96|      38| 92.59%| 0:00:01.0|  4677.7M|
[12/01 17:57:31   3909s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 17:57:31   3909s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 16 threads.
[12/01 17:57:31   3910s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/01 17:57:31   3910s] Info: violation cost 0.042825 (cap = 0.042825, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/01 17:57:31   3910s] |     0|     0|     0.00|     2|     2|    -0.01|     0|     0|     0|     0|    -2.09| -1700.37|      21|       6|       2| 92.60%| 0:00:01.0|  4677.7M|
[12/01 17:57:31   3910s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 16 threads.
[12/01 17:57:31   3910s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/01 17:57:31   3910s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/01 17:57:31   3910s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -2.09| -1701.22|       2|       0|       0| 92.60%| 0:00:00.0|  4677.7M|
[12/01 17:57:31   3910s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/01 17:57:31   3910s] Bottom Preferred Layer:
[12/01 17:57:31   3910s] +---------------+------------+------------+----------+
[12/01 17:57:31   3910s] |     Layer     |   OPT_LA   |    CLK     |   Rule   |
[12/01 17:57:31   3910s] +---------------+------------+------------+----------+
[12/01 17:57:31   3910s] | METAL3 (z=3)  |          0 |        141 | default  |
[12/01 17:57:31   3910s] | METAL5 (z=5)  |        201 |          0 | default  |
[12/01 17:57:31   3910s] +---------------+------------+------------+----------+
[12/01 17:57:31   3910s] Via Pillar Rule:
[12/01 17:57:31   3910s]     None
[12/01 17:57:31   3910s] 
[12/01 17:57:31   3910s] *** Finish DRV Fixing (cpu=0:00:16.4 real=0:00:02.0 mem=4677.7M) ***
[12/01 17:57:31   3910s] 
[12/01 17:57:31   3910s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4677.7M
[12/01 17:57:31   3911s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.317, REAL:0.066, MEM:4367.7M
[12/01 17:57:31   3911s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:4367.7M
[12/01 17:57:31   3911s] OPERPROF:   Starting DPlace-Init at level 2, MEM:4367.7M
[12/01 17:57:31   3911s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:4367.7M
[12/01 17:57:31   3911s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.070, REAL:0.063, MEM:4367.7M
[12/01 17:57:31   3911s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:4367.7M
[12/01 17:57:31   3911s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.004, REAL:0.002, MEM:4591.7M
[12/01 17:57:31   3911s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:4591.7M
[12/01 17:57:31   3911s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.002, REAL:0.002, MEM:4591.7M
[12/01 17:57:31   3911s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.183, REAL:0.174, MEM:4591.7M
[12/01 17:57:31   3911s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.184, REAL:0.174, MEM:4591.7M
[12/01 17:57:31   3911s] TDRefine: refinePlace mode is spiral
[12/01 17:57:31   3911s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3859460.20
[12/01 17:57:31   3911s] OPERPROF: Starting RefinePlace at level 1, MEM:4591.7M
[12/01 17:57:31   3911s] *** Starting refinePlace (1:05:11 mem=4591.7M) ***
[12/01 17:57:31   3911s] Total net bbox length = 3.989e+06 (1.772e+06 2.217e+06) (ext = 3.775e+03)
[12/01 17:57:31   3911s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/01 17:57:31   3911s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:4594.7M
[12/01 17:57:31   3911s] Starting refinePlace ...
[12/01 17:57:31   3911s] One DDP V2 for no tweak run.
[12/01 17:57:32   3911s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[12/01 17:57:32   3911s] ** Cut row section cpu time 0:00:00.0.
[12/01 17:57:32   3911s]    Spread Effort: high, standalone mode, useDDP on.
[12/01 17:57:32   3918s] [CPU] RefinePlace/preRPlace (cpu=0:00:07.5, real=0:00:01.0, mem=5011.4MB) @(1:05:11 - 1:05:19).
[12/01 17:57:32   3918s] Move report: preRPlace moves 13138 insts, mean move: 1.19 um, max move: 12.88 um 
[12/01 17:57:32   3918s] 	Max move on inst (B0/U10528): (554.40, 388.64) --> (559.44, 396.48)
[12/01 17:57:32   3918s] 	Length: 5 sites, height: 1 rows, site name: core7T, cell type: NAND2X1
[12/01 17:57:32   3918s] wireLenOptFixPriorityInst 2083 inst fixed
[12/01 17:57:33   3919s] 
[12/01 17:57:33   3919s] Running Spiral MT with 16 threads  fetchWidth=256 
[12/01 17:57:33   3920s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/01 17:57:33   3920s] [CPU] RefinePlace/Legalization (cpu=0:00:02.0, real=0:00:01.0, mem=5011.4MB) @(1:05:19 - 1:05:21).
[12/01 17:57:33   3920s] Move report: Detail placement moves 13138 insts, mean move: 1.19 um, max move: 12.88 um 
[12/01 17:57:33   3920s] 	Max move on inst (B0/U10528): (554.40, 388.64) --> (559.44, 396.48)
[12/01 17:57:33   3920s] 	Runtime: CPU: 0:00:09.6 REAL: 0:00:02.0 MEM: 5011.4MB
[12/01 17:57:33   3921s] Statistics of distance of Instance movement in refine placement:
[12/01 17:57:33   3921s]   maximum (X+Y) =        12.88 um
[12/01 17:57:33   3921s]   inst (B0/U10528) with max move: (554.4, 388.64) -> (559.44, 396.48)
[12/01 17:57:33   3921s]   mean    (X+Y) =         1.19 um
[12/01 17:57:33   3921s] Summary Report:
[12/01 17:57:33   3921s] Instances move: 13138 (out of 131412 movable)
[12/01 17:57:33   3921s] Instances flipped: 0
[12/01 17:57:33   3921s] Mean displacement: 1.19 um
[12/01 17:57:33   3921s] Max displacement: 12.88 um (Instance: B0/U10528) (554.4, 388.64) -> (559.44, 396.48)
[12/01 17:57:33   3921s] 	Length: 5 sites, height: 1 rows, site name: core7T, cell type: NAND2X1
[12/01 17:57:33   3921s] Total instances moved : 13138
[12/01 17:57:34   3921s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:9.629, REAL:2.197, MEM:5011.4M
[12/01 17:57:34   3921s] Total net bbox length = 3.995e+06 (1.777e+06 2.218e+06) (ext = 3.776e+03)
[12/01 17:57:34   3921s] Runtime: CPU: 0:00:09.8 REAL: 0:00:03.0 MEM: 5011.4MB
[12/01 17:57:34   3921s] [CPU] RefinePlace/total (cpu=0:00:09.8, real=0:00:03.0, mem=5011.4MB) @(1:05:11 - 1:05:21).
[12/01 17:57:34   3921s] *** Finished refinePlace (1:05:21 mem=5011.4M) ***
[12/01 17:57:34   3921s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3859460.20
[12/01 17:57:34   3921s] OPERPROF: Finished RefinePlace at level 1, CPU:9.836, REAL:2.403, MEM:5011.4M
[12/01 17:57:34   3921s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:5011.4M
[12/01 17:57:34   3921s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.325, REAL:0.074, MEM:4672.4M
[12/01 17:57:34   3921s] *** maximum move = 12.88 um ***
[12/01 17:57:34   3921s] *** Finished re-routing un-routed nets (4672.4M) ***
[12/01 17:57:34   3921s] OPERPROF: Starting DPlace-Init at level 1, MEM:4672.4M
[12/01 17:57:34   3922s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4672.4M
[12/01 17:57:34   3922s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.074, REAL:0.067, MEM:4896.4M
[12/01 17:57:34   3922s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:4896.4M
[12/01 17:57:34   3922s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.000, MEM:4896.4M
[12/01 17:57:34   3922s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:4896.4M
[12/01 17:57:34   3922s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.002, REAL:0.002, MEM:4896.4M
[12/01 17:57:34   3922s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.181, REAL:0.173, MEM:4896.4M
[12/01 17:57:35   3923s] 
[12/01 17:57:35   3923s] *** Finish Physical Update (cpu=0:00:12.3 real=0:00:04.0 mem=4672.4M) ***
[12/01 17:57:35   3923s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 16 threads.
[12/01 17:57:35   3923s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 17:57:35   3923s] Total-nets :: 132618, Stn-nets :: 495, ratio :: 0.373252 %
[12/01 17:57:35   3923s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4264.5M
[12/01 17:57:35   3923s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.333, REAL:0.064, MEM:3534.0M
[12/01 17:57:35   3923s] TotalInstCnt at PhyDesignMc Destruction: 131,552
[12/01 17:57:35   3923s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3859460.16
[12/01 17:57:35   3923s] *** DrvOpt #7 [finish] : cpu/real = 0:00:35.6/0:00:09.3 (3.8), totSession cpu/real = 1:05:23.7/1:33:04.9 (0.7), mem = 3534.0M
[12/01 17:57:35   3923s] 
[12/01 17:57:35   3923s] =============================================================================================
[12/01 17:57:35   3923s]  Step TAT Report for DrvOpt #7                                                  20.15-s105_1
[12/01 17:57:35   3923s] =============================================================================================
[12/01 17:57:35   3923s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/01 17:57:35   3923s] ---------------------------------------------------------------------------------------------
[12/01 17:57:35   3923s] [ RefinePlace            ]      1   0:00:03.8  (  41.1 % )     0:00:03.8 /  0:00:12.3    3.2
[12/01 17:57:35   3923s] [ SlackTraversorInit     ]      2   0:00:00.7  (   7.4 % )     0:00:00.7 /  0:00:00.7    1.0
[12/01 17:57:35   3923s] [ LibAnalyzerInit        ]      1   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    1.0
[12/01 17:57:35   3923s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 17:57:35   3923s] [ PlacerInterfaceInit    ]      1   0:00:00.5  (   5.5 % )     0:00:00.5 /  0:00:01.0    2.0
[12/01 17:57:35   3923s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   2.3 % )     0:00:00.3 /  0:00:00.3    1.1
[12/01 17:57:35   3923s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 17:57:35   3923s] [ OptSingleIteration     ]      3   0:00:00.0  (   0.1 % )     0:00:01.6 /  0:00:14.1    9.1
[12/01 17:57:35   3923s] [ OptGetWeight           ]      5   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 17:57:35   3923s] [ OptEval                ]      5   0:00:01.0  (  11.1 % )     0:00:01.0 /  0:00:10.6   10.2
[12/01 17:57:35   3923s] [ OptCommit              ]      5   0:00:00.1  (   1.4 % )     0:00:00.1 /  0:00:00.1    1.1
[12/01 17:57:35   3923s] [ IncrTimingUpdate       ]      5   0:00:00.2  (   2.0 % )     0:00:00.2 /  0:00:01.8    9.8
[12/01 17:57:35   3923s] [ PostCommitDelayUpdate  ]      5   0:00:00.1  (   1.0 % )     0:00:00.2 /  0:00:01.5    8.1
[12/01 17:57:35   3923s] [ IncrDelayCalc          ]     42   0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:01.5   14.6
[12/01 17:57:35   3923s] [ DrvFindVioNets         ]      4   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:01.0   10.6
[12/01 17:57:35   3923s] [ DrvComputeSummary      ]      4   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.6   11.5
[12/01 17:57:35   3923s] [ MISC                   ]          0:00:02.3  (  24.9 % )     0:00:02.3 /  0:00:05.6    2.4
[12/01 17:57:35   3923s] ---------------------------------------------------------------------------------------------
[12/01 17:57:35   3923s]  DrvOpt #7 TOTAL                    0:00:09.3  ( 100.0 % )     0:00:09.3 /  0:00:35.6    3.8
[12/01 17:57:35   3923s] ---------------------------------------------------------------------------------------------
[12/01 17:57:35   3923s] 
[12/01 17:57:35   3923s] End: GigaOpt DRV Optimization
[12/01 17:57:35   3923s] GigaOpt DRV: restore maxLocalDensity to 0.98
[12/01 17:57:35   3923s] **optDesign ... cpu = 0:01:18, real = 0:00:20, mem = 2652.7M, totSessionCpu=1:05:24 **
[12/01 17:57:35   3923s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/01 17:57:35   3923s] Deleting Lib Analyzer.
[12/01 17:57:35   3923s] Begin: GigaOpt Global Optimization
[12/01 17:57:35   3923s] *info: use new DP (enabled)
[12/01 17:57:35   3923s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 16 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[12/01 17:57:35   3923s] Info: 141 nets with fixed/cover wires excluded.
[12/01 17:57:35   3923s] Info: 141 clock nets excluded from IPO operation.
[12/01 17:57:35   3923s] *** GlobalOpt #2 [begin] : totSession cpu/real = 1:05:23.9/1:33:05.1 (0.7), mem = 3534.0M
[12/01 17:57:35   3923s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3859460.17
[12/01 17:57:35   3923s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/01 17:57:35   3923s] ### Creating PhyDesignMc. totSessionCpu=1:05:24 mem=3534.0M
[12/01 17:57:35   3923s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/01 17:57:35   3923s] OPERPROF: Starting DPlace-Init at level 1, MEM:3534.0M
[12/01 17:57:35   3923s] z: 2, totalTracks: 1
[12/01 17:57:35   3923s] z: 4, totalTracks: 1
[12/01 17:57:35   3923s] z: 6, totalTracks: 1
[12/01 17:57:35   3923s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 
[12/01 17:57:36   3924s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3534.0M
[12/01 17:57:36   3924s] 
[12/01 17:57:36   3924s] Skipping Bad Lib Cell Checking (CMU) !
[12/01 17:57:36   3924s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.055, REAL:0.049, MEM:3758.0M
[12/01 17:57:36   3924s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3758.0M
[12/01 17:57:36   3924s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.000, MEM:3758.0M
[12/01 17:57:36   3924s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:01.0, mem=3758.0MB).
[12/01 17:57:36   3924s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.165, REAL:0.158, MEM:3758.0M
[12/01 17:57:36   3924s] TotalInstCnt at PhyDesignMc Initialization: 131,552
[12/01 17:57:36   3924s] ### Creating PhyDesignMc, finished. totSessionCpu=1:05:25 mem=3534.0M
[12/01 17:57:36   3924s] ### Creating RouteCongInterface, started
[12/01 17:57:36   3924s] 
[12/01 17:57:36   3924s] Creating Lib Analyzer ...
[12/01 17:57:36   3924s] Total number of usable buffers from Lib Analyzer: 1 ( BUFX1)
[12/01 17:57:36   3924s] Total number of usable inverters from Lib Analyzer: 6 ( INVX2 INVX1 INVX4 INVX8 INVX16 INVX32)
[12/01 17:57:36   3924s] Total number of usable delay cells from Lib Analyzer: 0 ()
[12/01 17:57:36   3924s] 
[12/01 17:57:36   3924s] {RT wc 0 6 6 {5 0} 1}
[12/01 17:57:36   3925s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:05:25 mem=3534.0M
[12/01 17:57:36   3925s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:05:25 mem=3534.0M
[12/01 17:57:36   3925s] Creating Lib Analyzer, finished. 
[12/01 17:57:36   3925s] 
[12/01 17:57:36   3925s] #optDebug:  {2, 1.000, 0.8500} {3, 0.784, 0.8500} {4, 0.567, 0.8500} {5, 0.135, 0.5441} {6, 0.135, 0.5441} 
[12/01 17:57:36   3925s] 
[12/01 17:57:36   3925s] #optDebug: {0, 1.000}
[12/01 17:57:36   3925s] ### Creating RouteCongInterface, finished
[12/01 17:57:36   3925s] {MG  {5 0 7.6 0.187161} }
[12/01 17:57:36   3925s] ### Creating LA Mngr. totSessionCpu=1:05:25 mem=3534.0M
[12/01 17:57:36   3925s] ### Creating LA Mngr, finished. totSessionCpu=1:05:25 mem=3534.0M
[12/01 17:57:38   3928s] *info: 141 clock nets excluded
[12/01 17:57:38   3928s] *info: 910 no-driver nets excluded.
[12/01 17:57:38   3928s] *info: 141 nets with fixed/cover wires excluded.
[12/01 17:57:39   3928s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3940.4M
[12/01 17:57:39   3928s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.005, REAL:0.004, MEM:3940.4M
[12/01 17:57:39   3928s] Info: Begin MT loop @oiCellDelayCachingJob with 16 threads.
[12/01 17:57:39   3928s] Info: End MT loop @oiCellDelayCachingJob.
[12/01 17:57:39   3929s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 16 threads.
[12/01 17:57:39   3929s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 17:57:39   3929s] ** GigaOpt Global Opt WNS Slack -2.090  TNS Slack -1701.219 
[12/01 17:57:39   3929s] +--------+---------+---------+------------+--------+----------+---------+-------------------------------+
[12/01 17:57:39   3929s] |  WNS   |   TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|           End Point           |
[12/01 17:57:39   3929s] +--------+---------+---------+------------+--------+----------+---------+-------------------------------+
[12/01 17:57:39   3929s] |  -2.090|-1701.219|   92.60%|   0:00:00.0| 3940.4M|        wc|  default| B1/ram_reg[71]/D              |
[12/01 17:57:47   3995s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 17:57:47   3995s] |  -2.058|-2012.969|   90.97%|   0:00:08.0| 4714.2M|        wc|  default| B0/ram_reg[438]/D             |
[12/01 17:57:49   4010s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 17:57:49   4010s] |  -1.994|-1804.420|   91.06%|   0:00:02.0| 4751.7M|        wc|  default| B0/ram_reg[438]/D             |
[12/01 17:57:50   4014s] |  -1.994|-1804.420|   91.06%|   0:00:00.0| 4776.7M|        wc|  default| B0/ram_reg[438]/D             |
[12/01 17:57:51   4025s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 17:57:51   4025s] |  -1.766|-1642.493|   91.13%|   0:00:02.0| 4776.7M|        wc|  default| B1/ram_reg[319]/D             |
[12/01 17:57:58   4090s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 17:57:58   4090s] |  -1.739|-1603.497|   90.35%|   0:00:07.0| 4815.9M|        wc|  default| B3/ram_reg[23]/D              |
[12/01 17:57:59   4096s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 17:57:59   4096s] |  -1.723|-1524.828|   90.41%|   0:00:01.0| 4815.9M|        wc|  default| B3/ram_reg[95]/D              |
[12/01 17:57:59   4099s] |  -1.723|-1524.828|   90.41%|   0:00:00.0| 4815.9M|        wc|  default| B3/ram_reg[95]/D              |
[12/01 17:58:00   4103s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 17:58:00   4103s] |  -1.730|-1499.811|   90.45%|   0:00:01.0| 4815.9M|        wc|  default| B3/ram_reg[95]/D              |
[12/01 17:58:05   4147s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 17:58:05   4147s] |  -1.730|-1495.236|   90.22%|   0:00:05.0| 4873.1M|        wc|  default| B3/ram_reg[95]/D              |
[12/01 17:58:05   4151s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 17:58:05   4151s] |  -1.730|-1493.817|   90.26%|   0:00:00.0| 4873.1M|        wc|  default| B3/ram_reg[95]/D              |
[12/01 17:58:06   4154s] |  -1.730|-1493.817|   90.26%|   0:00:01.0| 4873.1M|        wc|  default| B3/ram_reg[95]/D              |
[12/01 17:58:07   4158s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 17:58:07   4158s] |  -1.730|-1470.391|   90.30%|   0:00:01.0| 4873.1M|        wc|  default| B3/ram_reg[95]/D              |
[12/01 17:58:11   4192s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 17:58:11   4192s] |  -1.623|-1473.423|   90.23%|   0:00:04.0| 5006.7M|        wc|  default| B2/ram_reg[159]/D             |
[12/01 17:58:11   4196s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 17:58:11   4196s] |  -1.595|-1419.904|   90.27%|   0:00:00.0| 5006.7M|        wc|  default| B3/ram_reg[399]/D             |
[12/01 17:58:12   4199s] |  -1.595|-1419.904|   90.27%|   0:00:01.0| 5006.7M|        wc|  default| B3/ram_reg[399]/D             |
[12/01 17:58:12   4203s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 17:58:12   4203s] |  -1.560|-1407.240|   90.30%|   0:00:00.0| 5006.7M|        wc|  default| B3/ram_reg[135]/D             |
[12/01 17:58:15   4225s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 17:58:15   4225s] |  -1.560|-1401.293|   90.27%|   0:00:03.0| 5006.7M|        wc|  default| B3/ram_reg[135]/D             |
[12/01 17:58:16   4228s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 17:58:16   4228s] |  -1.560|-1398.565|   90.29%|   0:00:01.0| 5006.7M|        wc|  default| B3/ram_reg[135]/D             |
[12/01 17:58:16   4231s] |  -1.560|-1398.565|   90.29%|   0:00:00.0| 5006.7M|        wc|  default| B3/ram_reg[135]/D             |
[12/01 17:58:17   4234s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 17:58:17   4234s] |  -1.560|-1394.482|   90.30%|   0:00:01.0| 5006.7M|        wc|  default| B3/ram_reg[135]/D             |
[12/01 17:58:21   4263s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 17:58:21   4263s] |  -1.518|-1388.193|   90.20%|   0:00:04.0| 5006.7M|        wc|  default| B3/ram_reg[399]/D             |
[12/01 17:58:21   4263s] +--------+---------+---------+------------+--------+----------+---------+-------------------------------+
[12/01 17:58:21   4263s] 
[12/01 17:58:21   4263s] *** Finish post-CTS Global Setup Fixing (cpu=0:05:34 real=0:00:42.0 mem=5006.7M) ***
[12/01 17:58:21   4263s] 
[12/01 17:58:21   4263s] *** Finish post-CTS Setup Fixing (cpu=0:05:34 real=0:00:42.0 mem=5006.7M) ***
[12/01 17:58:21   4263s] Bottom Preferred Layer:
[12/01 17:58:21   4263s] +---------------+------------+------------+----------+
[12/01 17:58:21   4263s] |     Layer     |   OPT_LA   |    CLK     |   Rule   |
[12/01 17:58:21   4263s] +---------------+------------+------------+----------+
[12/01 17:58:21   4263s] | METAL3 (z=3)  |          0 |        141 | default  |
[12/01 17:58:21   4263s] | METAL5 (z=5)  |        181 |          0 | default  |
[12/01 17:58:21   4263s] +---------------+------------+------------+----------+
[12/01 17:58:21   4263s] Via Pillar Rule:
[12/01 17:58:21   4263s]     None
[12/01 17:58:21   4263s] ** GigaOpt Global Opt End WNS Slack -1.518  TNS Slack -1388.193 
[12/01 17:58:21   4263s] Total-nets :: 129568, Stn-nets :: 10979, ratio :: 8.47354 %
[12/01 17:58:21   4263s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3827.8M
[12/01 17:58:21   4263s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.323, REAL:0.075, MEM:3540.3M
[12/01 17:58:21   4263s] TotalInstCnt at PhyDesignMc Destruction: 128,502
[12/01 17:58:21   4263s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3859460.17
[12/01 17:58:21   4263s] *** GlobalOpt #2 [finish] : cpu/real = 0:05:39.7/0:00:45.5 (7.5), totSession cpu/real = 1:11:03.7/1:33:50.6 (0.8), mem = 3540.3M
[12/01 17:58:21   4263s] 
[12/01 17:58:21   4263s] =============================================================================================
[12/01 17:58:21   4263s]  Step TAT Report for GlobalOpt #2                                               20.15-s105_1
[12/01 17:58:21   4263s] =============================================================================================
[12/01 17:58:21   4263s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/01 17:58:21   4263s] ---------------------------------------------------------------------------------------------
[12/01 17:58:21   4263s] [ SlackTraversorInit     ]      1   0:00:00.3  (   0.7 % )     0:00:00.3 /  0:00:00.3    1.0
[12/01 17:58:21   4263s] [ LibAnalyzerInit        ]      1   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[12/01 17:58:21   4263s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 17:58:21   4263s] [ PlacerInterfaceInit    ]      1   0:00:00.5  (   1.2 % )     0:00:00.5 /  0:00:01.0    1.9
[12/01 17:58:21   4263s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   0.5 % )     0:00:00.3 /  0:00:00.3    1.0
[12/01 17:58:21   4263s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 17:58:21   4263s] [ TransformInit          ]      1   0:00:02.4  (   5.3 % )     0:00:02.4 /  0:00:03.4    1.4
[12/01 17:58:21   4263s] [ OptSingleIteration     ]     21   0:00:00.6  (   1.4 % )     0:00:40.6 /  0:05:33.1    8.2
[12/01 17:58:21   4263s] [ OptGetWeight           ]     21   0:00:10.2  (  22.3 % )     0:00:10.2 /  0:00:10.2    1.0
[12/01 17:58:21   4263s] [ OptEval                ]     21   0:00:15.0  (  32.9 % )     0:00:15.0 /  0:03:48.2   15.3
[12/01 17:58:21   4263s] [ OptCommit              ]     21   0:00:02.2  (   4.8 % )     0:00:02.2 /  0:00:02.2    1.0
[12/01 17:58:21   4263s] [ IncrTimingUpdate       ]     16   0:00:01.3  (   2.8 % )     0:00:01.3 /  0:00:13.0   10.2
[12/01 17:58:21   4263s] [ PostCommitDelayUpdate  ]     21   0:00:00.7  (   1.5 % )     0:00:01.3 /  0:00:10.4    7.8
[12/01 17:58:21   4263s] [ IncrDelayCalc          ]    168   0:00:00.6  (   1.4 % )     0:00:00.6 /  0:00:09.6   14.9
[12/01 17:58:21   4263s] [ SetupOptGetWorkingSet  ]     21   0:00:02.7  (   5.8 % )     0:00:02.7 /  0:00:22.7    8.6
[12/01 17:58:21   4263s] [ SetupOptGetActiveNode  ]     21   0:00:01.2  (   2.6 % )     0:00:01.2 /  0:00:14.8   12.8
[12/01 17:58:21   4263s] [ SetupOptSlackGraph     ]     21   0:00:06.3  (  13.8 % )     0:00:06.3 /  0:00:31.0    4.9
[12/01 17:58:21   4263s] [ MISC                   ]          0:00:01.3  (   2.8 % )     0:00:01.3 /  0:00:01.6    1.3
[12/01 17:58:21   4263s] ---------------------------------------------------------------------------------------------
[12/01 17:58:21   4263s]  GlobalOpt #2 TOTAL                 0:00:45.5  ( 100.0 % )     0:00:45.5 /  0:05:39.7    7.5
[12/01 17:58:21   4263s] ---------------------------------------------------------------------------------------------
[12/01 17:58:21   4263s] 
[12/01 17:58:21   4263s] End: GigaOpt Global Optimization
[12/01 17:58:21   4263s] *** Timing NOT met, worst failing slack is -1.518
[12/01 17:58:21   4263s] *** Check timing (0:00:00.1)
[12/01 17:58:21   4263s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/01 17:58:21   4263s] Deleting Lib Analyzer.
[12/01 17:58:21   4263s] GigaOpt Checkpoint: Internal reclaim -numThreads 16 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[12/01 17:58:21   4263s] Info: 141 nets with fixed/cover wires excluded.
[12/01 17:58:21   4264s] Info: 141 clock nets excluded from IPO operation.
[12/01 17:58:21   4264s] ### Creating LA Mngr. totSessionCpu=1:11:04 mem=3540.3M
[12/01 17:58:21   4264s] ### Creating LA Mngr, finished. totSessionCpu=1:11:04 mem=3540.3M
[12/01 17:58:21   4264s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[12/01 17:58:21   4264s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3540.3M
[12/01 17:58:21   4264s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.062, REAL:0.055, MEM:3764.3M
[12/01 17:58:23   4265s] Begin: GigaOpt Optimization in WNS mode
[12/01 17:58:23   4265s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 16 -postCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew -nonLegalPlaceEcoBumpRecoveryInWNSOpt
[12/01 17:58:23   4265s] Info: 141 nets with fixed/cover wires excluded.
[12/01 17:58:23   4265s] Info: 141 clock nets excluded from IPO operation.
[12/01 17:58:23   4265s] *** WnsOpt #3 [begin] : totSession cpu/real = 1:11:06.0/1:33:52.5 (0.8), mem = 3528.3M
[12/01 17:58:23   4265s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3859460.18
[12/01 17:58:23   4265s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/01 17:58:23   4265s] ### Creating PhyDesignMc. totSessionCpu=1:11:06 mem=3528.3M
[12/01 17:58:23   4265s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/01 17:58:23   4265s] OPERPROF: Starting DPlace-Init at level 1, MEM:3528.3M
[12/01 17:58:23   4265s] z: 2, totalTracks: 1
[12/01 17:58:23   4265s] z: 4, totalTracks: 1
[12/01 17:58:23   4265s] z: 6, totalTracks: 1
[12/01 17:58:23   4265s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 
[12/01 17:58:23   4266s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3528.3M
[12/01 17:58:23   4266s] 
[12/01 17:58:23   4266s] Skipping Bad Lib Cell Checking (CMU) !
[12/01 17:58:23   4266s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.044, REAL:0.038, MEM:3752.3M
[12/01 17:58:23   4266s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3752.3M
[12/01 17:58:23   4266s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.000, MEM:3752.3M
[12/01 17:58:23   4266s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3752.3MB).
[12/01 17:58:23   4266s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.145, REAL:0.137, MEM:3752.3M
[12/01 17:58:23   4266s] TotalInstCnt at PhyDesignMc Initialization: 128,502
[12/01 17:58:23   4266s] ### Creating PhyDesignMc, finished. totSessionCpu=1:11:07 mem=3528.3M
[12/01 17:58:23   4266s] ### Creating RouteCongInterface, started
[12/01 17:58:23   4266s] 
[12/01 17:58:23   4266s] Creating Lib Analyzer ...
[12/01 17:58:23   4266s] Total number of usable buffers from Lib Analyzer: 1 ( BUFX1)
[12/01 17:58:23   4266s] Total number of usable inverters from Lib Analyzer: 6 ( INVX2 INVX1 INVX4 INVX8 INVX16 INVX32)
[12/01 17:58:23   4266s] Total number of usable delay cells from Lib Analyzer: 0 ()
[12/01 17:58:23   4266s] 
[12/01 17:58:23   4266s] {RT wc 0 6 6 {5 0} 1}
[12/01 17:58:23   4267s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:11:07 mem=3532.3M
[12/01 17:58:23   4267s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:11:07 mem=3532.3M
[12/01 17:58:23   4267s] Creating Lib Analyzer, finished. 
[12/01 17:58:24   4267s] 
[12/01 17:58:24   4267s] #optDebug:  {2, 1.000, 0.8500} {3, 0.784, 0.8500} {4, 0.567, 0.8500} {5, 0.135, 0.8500} {6, 0.135, 0.8500} 
[12/01 17:58:24   4267s] 
[12/01 17:58:24   4267s] #optDebug: {0, 1.000}
[12/01 17:58:24   4267s] ### Creating RouteCongInterface, finished
[12/01 17:58:24   4267s] {MG  {5 0 7.6 0.187161} }
[12/01 17:58:24   4267s] ### Creating LA Mngr. totSessionCpu=1:11:07 mem=3532.3M
[12/01 17:58:24   4267s] ### Creating LA Mngr, finished. totSessionCpu=1:11:07 mem=3532.3M
[12/01 17:58:26   4270s] *info: 141 clock nets excluded
[12/01 17:58:26   4270s] *info: 1149 no-driver nets excluded.
[12/01 17:58:26   4270s] *info: 141 nets with fixed/cover wires excluded.
[12/01 17:58:26   4270s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.3859460.6
[12/01 17:58:26   4270s] PathGroup :  reg2reg  TargetSlack : 0.0409 
[12/01 17:58:26   4270s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 16 threads.
[12/01 17:58:26   4270s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 17:58:26   4270s] ** GigaOpt Optimizer WNS Slack -1.518 TNS Slack -1388.193 Density 90.20
[12/01 17:58:26   4270s] Optimizer WNS Pass 0
[12/01 17:58:26   4270s] OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-1.518|-1342.402|
|reg2reg   |-0.982| -635.161|
|HEPG      |-0.982| -635.161|
|All Paths |-1.518|-1388.193|
+----------+------+---------+

[12/01 17:58:26   4270s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3938.7M
[12/01 17:58:26   4270s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.001, REAL:0.002, MEM:3938.7M
[12/01 17:58:27   4271s] Info: Begin MT loop @oiCellDelayCachingJob with 16 threads.
[12/01 17:58:27   4271s] Info: End MT loop @oiCellDelayCachingJob.
[12/01 17:58:27   4271s] Active Path Group: reg2reg  
[12/01 17:58:27   4271s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+-------------------------------+
[12/01 17:58:27   4271s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|           End Point           |
[12/01 17:58:27   4271s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+-------------------------------+
[12/01 17:58:27   4271s] |  -0.982|   -1.518|-635.161|-1388.193|   90.20%|   0:00:00.0| 3938.7M|        wc|  reg2reg| B3/ram_reg[95]/D              |
[12/01 17:58:27   4272s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 17:58:27   4272s] |  -0.941|   -1.518|-632.608|-1387.102|   90.21%|   0:00:00.0| 4621.6M|        wc|  reg2reg| B3/ram_reg[95]/D              |
[12/01 17:58:27   4273s] |  -0.916|   -1.518|-632.498|-1387.133|   90.21%|   0:00:00.0| 4624.6M|        wc|  reg2reg| B3/ram_reg[95]/D              |
[12/01 17:58:27   4274s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 17:58:27   4274s] |  -0.910|   -1.518|-631.357|-1387.126|   90.21%|   0:00:00.0| 4624.6M|        wc|  reg2reg| B3/ram_reg[95]/D              |
[12/01 17:58:27   4275s] |  -0.889|   -1.518|-631.170|-1387.022|   90.21%|   0:00:00.0| 4624.6M|        wc|  reg2reg| B3/ram_reg[279]/D             |
[12/01 17:58:27   4276s] |  -0.872|   -1.518|-626.534|-1388.312|   90.23%|   0:00:00.0| 4636.8M|        wc|  reg2reg| B3/ram_reg[23]/D              |
[12/01 17:58:28   4277s] |  -0.861|   -1.518|-623.815|-1389.072|   90.23%|   0:00:01.0| 4642.9M|        wc|  reg2reg| B3/ram_reg[95]/D              |
[12/01 17:58:28   4279s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 17:58:28   4279s] |  -0.848|   -1.518|-622.020|-1389.744|   90.24%|   0:00:00.0| 4646.0M|        wc|  reg2reg| B3/ram_reg[95]/D              |
[12/01 17:58:28   4281s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 17:58:28   4281s] |  -0.841|   -1.518|-620.253|-1391.020|   90.25%|   0:00:00.0| 4668.1M|        wc|  reg2reg| B3/ram_reg[95]/D              |
[12/01 17:58:28   4283s] |  -0.828|   -1.518|-619.097|-1390.629|   90.25%|   0:00:00.0| 4687.2M|        wc|  reg2reg| B0/ram_reg[295]/D             |
[12/01 17:58:29   4286s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 17:58:29   4286s] |  -0.818|   -1.518|-617.842|-1391.895|   90.28%|   0:00:01.0| 4687.2M|        wc|  reg2reg| B2/ram_reg[127]/D             |
[12/01 17:58:29   4288s] |  -0.803|   -1.508|-616.774|-1392.167|   90.30%|   0:00:00.0| 4687.2M|        wc|  reg2reg| B0/ram_reg[295]/D             |
[12/01 17:58:29   4290s] |  -0.785|   -1.508|-613.864|-1391.326|   90.34%|   0:00:00.0| 4687.2M|        wc|  reg2reg| B3/ram_reg[95]/D              |
[12/01 17:58:30   4298s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 17:58:30   4298s] |  -0.780|   -1.508|-610.618|-1391.885|   90.42%|   0:00:01.0| 4687.2M|        wc|  reg2reg| B1/ram_reg[239]/D             |
[12/01 17:58:30   4301s] |  -0.767|   -1.508|-609.130|-1391.787|   90.43%|   0:00:00.0| 4687.2M|        wc|  reg2reg| B1/ram_reg[239]/D             |
[12/01 17:58:30   4306s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 17:58:30   4306s] |  -0.759|   -1.503|-605.507|-1392.970|   90.47%|   0:00:00.0| 4687.2M|        wc|  reg2reg| B1/ram_reg[103]/D             |
[12/01 17:58:31   4309s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 17:58:31   4309s] |  -0.746|   -1.505|-603.600|-1395.592|   90.50%|   0:00:01.0| 4687.2M|        wc|  reg2reg| B3/ram_reg[111]/D             |
[12/01 17:58:31   4314s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 17:58:31   4314s] |  -0.738|   -1.527|-601.096|-1396.180|   90.57%|   0:00:00.0| 4687.2M|        wc|  reg2reg| B1/ram_reg[239]/D             |
[12/01 17:58:31   4316s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 17:58:31   4316s] |  -0.736|   -1.527|-600.613|-1398.779|   90.60%|   0:00:00.0| 4687.2M|        wc|  reg2reg| B0/ram_reg[295]/D             |
[12/01 17:58:32   4318s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 17:58:32   4318s] |  -0.733|   -1.527|-599.572|-1398.399|   90.61%|   0:00:01.0| 4687.2M|        wc|  reg2reg| B1/ram_reg[183]/D             |
[12/01 17:58:32   4320s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 17:58:32   4320s] |  -0.726|   -1.527|-598.424|-1396.047|   90.62%|   0:00:00.0| 4687.2M|        wc|  reg2reg| B2/ram_reg[63]/D              |
[12/01 17:58:32   4323s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 17:58:32   4323s] |  -0.722|   -1.527|-597.081|-1395.442|   90.65%|   0:00:00.0| 4725.4M|        wc|  reg2reg| B3/ram_reg[111]/D             |
[12/01 17:58:32   4326s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 17:58:32   4326s] |  -0.715|   -1.527|-595.786|-1394.724|   90.67%|   0:00:00.0| 4725.4M|        wc|  reg2reg| B0/ram_reg[175]/D             |
[12/01 17:58:33   4329s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 17:58:33   4329s] |  -0.711|   -1.527|-593.850|-1395.604|   90.72%|   0:00:01.0| 4725.4M|        wc|  reg2reg| B1/ram_reg[415]/D             |
[12/01 17:58:33   4333s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 17:58:33   4333s] |  -0.708|   -1.527|-592.222|-1396.164|   90.75%|   0:00:00.0| 4725.4M|        wc|  reg2reg| B0/ram_reg[175]/D             |
[12/01 17:58:33   4335s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 17:58:33   4335s] |  -0.716|   -1.527|-591.090|-1397.573|   90.77%|   0:00:00.0| 4725.4M|        wc|  reg2reg| B2/ram_reg[223]/D             |
[12/01 17:58:33   4336s] |  -0.705|   -1.527|-590.799|-1396.147|   90.77%|   0:00:00.0| 4725.4M|        wc|  reg2reg| B2/ram_reg[95]/D              |
[12/01 17:58:34   4339s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 17:58:34   4339s] |  -0.700|   -1.527|-589.999|-1395.657|   90.78%|   0:00:01.0| 4725.4M|        wc|  reg2reg| B3/ram_reg[111]/D             |
[12/01 17:58:34   4341s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 17:58:34   4341s] |  -0.696|   -1.527|-588.406|-1394.383|   90.81%|   0:00:00.0| 4725.4M|        wc|  reg2reg| B2/ram_reg[95]/D              |
[12/01 17:58:34   4344s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 17:58:34   4344s] |  -0.694|   -1.527|-587.363|-1393.603|   90.83%|   0:00:00.0| 4725.4M|        wc|  reg2reg| B2/ram_reg[175]/D             |
[12/01 17:58:34   4346s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 17:58:34   4346s] |  -0.691|   -1.527|-586.361|-1394.301|   90.84%|   0:00:00.0| 4725.4M|        wc|  reg2reg| B3/ram_reg[399]/D             |
[12/01 17:58:35   4349s] |  -0.687|   -1.527|-585.440|-1392.711|   90.86%|   0:00:01.0| 4725.4M|        wc|  reg2reg| B3/ram_reg[367]/D             |
[12/01 17:58:35   4354s] |  -0.684|   -1.527|-584.137|-1391.091|   90.88%|   0:00:00.0| 4725.4M|        wc|  reg2reg| B0/ram_reg[431]/D             |
[12/01 17:58:35   4356s] |  -0.682|   -1.527|-583.270|-1390.902|   90.89%|   0:00:00.0| 4725.4M|        wc|  reg2reg| B1/ram_reg[479]/D             |
[12/01 17:58:36   4359s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 17:58:36   4359s] |  -0.679|   -1.527|-581.364|-1388.737|   90.91%|   0:00:01.0| 4725.4M|        wc|  reg2reg| B3/ram_reg[111]/D             |
[12/01 17:58:36   4361s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 17:58:36   4361s] |  -0.677|   -1.527|-580.992|-1388.860|   90.93%|   0:00:00.0| 4725.4M|        wc|  reg2reg| B2/ram_reg[95]/D              |
[12/01 17:58:36   4365s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 17:58:36   4365s] |  -0.672|   -1.527|-579.314|-1387.954|   90.94%|   0:00:00.0| 4725.4M|        wc|  reg2reg| B2/ram_reg[159]/D             |
[12/01 17:58:37   4369s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 17:58:37   4369s] |  -0.670|   -1.527|-576.492|-1387.228|   90.98%|   0:00:01.0| 4725.4M|        wc|  reg2reg| B2/ram_reg[95]/D              |
[12/01 17:58:37   4372s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 17:58:37   4372s] |  -0.670|   -1.527|-573.922|-1387.212|   91.01%|   0:00:00.0| 4725.4M|        wc|  reg2reg| B2/ram_reg[95]/D              |
[12/01 17:58:37   4373s] |  -0.670|   -1.527|-573.914|-1387.212|   91.01%|   0:00:00.0| 4725.4M|        wc|  reg2reg| B2/ram_reg[95]/D              |
[12/01 17:58:37   4374s] Starting generalSmallTnsOpt
[12/01 17:58:37   4374s] |  -0.668|   -1.527|-574.039|-1387.567|   91.02%|   0:00:00.0| 4725.4M|        wc|  default| B3/ram_reg[89]/Q              |
[12/01 17:58:37   4374s] Ending generalSmallTnsOpt End
[12/01 17:58:37   4374s] |  -0.668|   -1.527|-574.039|-1387.451|   91.02%|   0:00:00.0| 4725.4M|        wc|  reg2reg| B2/ram_reg[95]/D              |
[12/01 17:58:37   4374s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+-------------------------------+
[12/01 17:58:37   4374s] **INFO: Starting Blocking QThread with 16 CPU
[12/01 17:58:37   4374s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[12/01 17:58:37   4374s] Multi-CPU acceleration using 16 CPU(s).
[12/01 17:58:37   4374s] *** QThread Job [begin] : mem = 0.4M
[12/01 17:58:37   4374s] Multithreaded Timing Analysis is initialized with 16 threads
[12/01 17:58:37   4374s] 
[12/01 17:58:37   4374s] 
[12/01 17:58:37   4374s] TimeStamp Deleting Cell Server Begin ...
[12/01 17:58:37   4374s] Deleting Lib Analyzer.
[12/01 17:58:37   4374s] 
[12/01 17:58:37   4374s] TimeStamp Deleting Cell Server End ...
[12/01 17:58:37   4374s] Starting delay calculation for Hold views
[12/01 17:58:37   4374s] #################################################################################
[12/01 17:58:37   4374s] # Design Stage: PreRoute
[12/01 17:58:37   4374s] # Design Name: MAU
[12/01 17:58:37   4374s] # Design Mode: 180nm
[12/01 17:58:37   4374s] # Analysis Mode: MMMC Non-OCV 
[12/01 17:58:37   4374s] # Parasitics Mode: No SPEF/RCDB 
[12/01 17:58:37   4374s] # Signoff Settings: SI Off 
[12/01 17:58:37   4374s] #################################################################################
[12/01 17:58:37   4374s] Topological Sorting (REAL = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[12/01 17:58:37   4374s] Calculate delays in BcWc mode...
[12/01 17:58:37   4374s] Start delay calculation (fullDC) (16 T). (MEM=0)
[12/01 17:58:37   4374s] *** Calculating scaling factor for bc libraries using the default operating condition of each library.
[12/01 17:58:37   4374s] End AAE Lib Interpolated Model. (MEM=0 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/01 17:58:37   4374s] Total number of fetched objects 130889
[12/01 17:58:37   4374s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/01 17:58:37   4374s] End delay calculation. (MEM=136.766 CPU=0:00:14.1 REAL=0:00:01.0)
[12/01 17:58:37   4374s] End delay calculation (fullDC). (MEM=136.766 CPU=0:00:17.2 REAL=0:00:02.0)
[12/01 17:58:37   4374s] *** CDM Built up (cpu=0:00:21.6  real=0:00:02.0  mem= 136.8M) ***
[12/01 17:58:37   4374s] *** Done Building Timing Graph (cpu=0:00:23.4 real=0:00:02.0 totSessionCpu=0:00:23.8 mem=136.8M)
[12/01 17:58:37   4374s] 
------------------------------------------------------------------
     Design Initial Hold Timing
------------------------------------------------------------------

Hold views included:
 bc 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.093  |  0.162  |  0.093  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2101   |  2083   |  2099   |
+--------------------+---------+---------+---------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/01 17:58:37   4374s] Density: 91.025%
Routing Overflow: 0.42% H and 0.13% V
------------------------------------------------------------------
*** QThread Job [finish] : cpu/real = 0:00:24.4/0:00:03.2 (7.5), mem = 144.8M
[12/01 17:58:37   4374s] 
[12/01 17:58:37   4374s] =============================================================================================
[12/01 17:58:37   4374s]  Step TAT Report for QThreadWorker #1                                           20.15-s105_1
[12/01 17:58:37   4374s] =============================================================================================
[12/01 17:58:37   4374s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/01 17:58:37   4374s] ---------------------------------------------------------------------------------------------
[12/01 17:58:37   4374s] [ TimingUpdate           ]      1   0:00:00.1  (   4.4 % )     0:00:02.3 /  0:00:23.4   10.1
[12/01 17:58:37   4374s] [ FullDelayCalc          ]      1   0:00:02.2  (  67.2 % )     0:00:02.2 /  0:00:21.7   10.0
[12/01 17:58:37   4374s] [ OptSummaryReport       ]      1   0:00:00.0  (   0.8 % )     0:00:02.4 /  0:00:23.6    9.7
[12/01 17:58:37   4374s] [ TimingReport           ]      1   0:00:00.1  (   2.8 % )     0:00:00.1 /  0:00:00.2    2.1
[12/01 17:58:37   4374s] [ MISC                   ]          0:00:00.8  (  24.8 % )     0:00:00.8 /  0:00:00.8    1.0
[12/01 17:58:37   4374s] ---------------------------------------------------------------------------------------------
[12/01 17:58:37   4374s]  QThreadWorker #1 TOTAL             0:00:03.2  ( 100.0 % )     0:00:03.2 /  0:00:24.4    7.5
[12/01 17:58:37   4374s] ---------------------------------------------------------------------------------------------
[12/01 17:58:37   4374s] 
[12/01 17:58:40   4398s]  
_______________________________________________________________________
[12/01 17:58:43   4401s] skewClock has inserted B2/FE_USKC61615_CTS_42 (INVX4)
[12/01 17:58:43   4401s] skewClock has inserted B2/FE_USKC61616_CTS_42 (INVX4)
[12/01 17:58:43   4401s] skewClock has inserted B2/FE_USKC61617_CTS_63 (INVX4)
[12/01 17:58:43   4401s] skewClock has inserted B2/FE_USKC61618_CTS_63 (INVX4)
[12/01 17:58:43   4401s] skewClock has inserted B1/FE_USKC61619_CTS_102 (INVX4)
[12/01 17:58:43   4401s] skewClock has inserted B1/FE_USKC61620_CTS_102 (INVX4)
[12/01 17:58:43   4401s] skewClock has inserted B1/FE_USKC61621_CTS_3 (INVX2)
[12/01 17:58:43   4401s] skewClock has inserted B1/FE_USKC61622_CTS_3 (INVX2)
[12/01 17:58:43   4401s] skewClock has inserted FE_USKC61623_CTS_126 (INVX32)
[12/01 17:58:43   4401s] skewClock has inserted FE_USKC61624_CTS_126 (INVX32)
[12/01 17:58:43   4401s] skewClock has inserted FE_USKC61625_CTS_21 (INVX32)
[12/01 17:58:43   4401s] skewClock has inserted FE_USKC61626_CTS_21 (INVX32)
[12/01 17:58:43   4401s] skewClock has inserted FE_USKC61627_CTS_79 (INVX32)
[12/01 17:58:43   4401s] skewClock has inserted FE_USKC61628_CTS_79 (INVX32)
[12/01 17:58:43   4401s] skewClock sized 0 and inserted 14 insts
[12/01 17:58:43   4401s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 17:58:43   4401s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+-------------------------------+
[12/01 17:58:43   4401s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|           End Point           |
[12/01 17:58:43   4401s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+-------------------------------+
[12/01 17:58:43   4401s] |  -0.668|   -1.527|-568.899|-1380.653|   91.02%|   0:00:06.0| 4716.4M|        wc|  reg2reg| B1/ram_reg[383]/D             |
[12/01 17:58:43   4404s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 17:58:43   4404s] |  -0.664|   -1.527|-567.700|-1381.855|   91.03%|   0:00:06.0| 4716.4M|        wc|  reg2reg| B1/ram_reg[63]/D              |
[12/01 17:58:43   4407s] |  -0.660|   -1.527|-565.671|-1381.636|   91.06%|   0:00:00.0| 4735.4M|        wc|  reg2reg| B1/ram_reg[367]/D             |
[12/01 17:58:44   4410s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 17:58:44   4410s] |  -0.657|   -1.527|-564.463|-1379.729|   91.08%|   0:00:01.0| 4735.4M|        wc|  reg2reg| B3/ram_reg[95]/D              |
[12/01 17:58:44   4412s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 17:58:44   4412s] |  -0.653|   -1.527|-563.589|-1379.345|   91.10%|   0:00:00.0| 4735.4M|        wc|  reg2reg| B1/ram_reg[63]/D              |
[12/01 17:58:44   4415s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 17:58:44   4415s] |  -0.652|   -1.527|-562.436|-1378.557|   91.12%|   0:00:00.0| 4735.4M|        wc|  reg2reg| B1/ram_reg[183]/D             |
[12/01 17:58:44   4417s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 17:58:44   4417s] |  -0.649|   -1.527|-561.983|-1377.926|   91.13%|   0:00:00.0| 4735.4M|        wc|  reg2reg| B2/ram_reg[239]/D             |
[12/01 17:58:44   4420s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 17:58:44   4420s] |  -0.647|   -1.471|-560.901|-1375.577|   91.16%|   0:00:00.0| 4735.4M|        wc|  reg2reg| B2/ram_reg[239]/D             |
[12/01 17:58:45   4423s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 17:58:45   4423s] |  -0.647|   -1.471|-560.339|-1376.700|   91.17%|   0:00:01.0| 4735.4M|        wc|  reg2reg| B2/ram_reg[239]/D             |
[12/01 17:58:45   4423s] |  -0.647|   -1.471|-560.164|-1376.302|   91.17%|   0:00:00.0| 4735.4M|        wc|  reg2reg| B2/ram_reg[239]/D             |
[12/01 17:58:45   4424s] |  -0.647|   -1.471|-560.080|-1376.171|   91.18%|   0:00:00.0| 4735.4M|        wc|  reg2reg| B2/ram_reg[239]/D             |
[12/01 17:58:45   4424s] |  -0.647|   -1.471|-560.162|-1376.526|   91.18%|   0:00:00.0| 4735.4M|        wc|  reg2reg| B2/ram_reg[239]/D             |
[12/01 17:58:45   4426s] |  -0.647|   -1.471|-560.003|-1376.288|   91.18%|   0:00:00.0| 4735.4M|        wc|  reg2reg| B2/ram_reg[239]/D             |
[12/01 17:58:45   4426s] Starting generalSmallTnsOpt
[12/01 17:58:45   4426s] Ending generalSmallTnsOpt End
[12/01 17:58:45   4426s] |  -0.647|   -1.471|-560.003|-1376.288|   91.18%|   0:00:00.0| 4735.4M|        wc|  reg2reg| B2/ram_reg[239]/D             |
[12/01 17:58:45   4426s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+-------------------------------+
[12/01 17:58:48   4429s] skewClock has inserted B2/FE_USKC61896_CTS_3 (INVX2)
[12/01 17:58:48   4429s] skewClock has inserted B2/FE_USKC61897_CTS_3 (INVX2)
[12/01 17:58:48   4429s] skewClock has inserted B3/FE_USKC61898_CTS_102 (INVX4)
[12/01 17:58:48   4429s] skewClock has inserted B3/FE_USKC61899_CTS_102 (INVX4)
[12/01 17:58:48   4429s] skewClock has inserted B2/FE_USKC61900_CTS_49 (INVX4)
[12/01 17:58:48   4429s] skewClock has inserted B2/FE_USKC61901_CTS_49 (INVX4)
[12/01 17:58:48   4429s] skewClock has inserted B0/FE_USKC61902_CTS_4 (INVX4)
[12/01 17:58:48   4429s] skewClock has inserted B0/FE_USKC61903_CTS_4 (INVX4)
[12/01 17:58:48   4429s] skewClock has inserted B3/FE_USKC61904_CTS_3 (INVX2)
[12/01 17:58:48   4429s] skewClock has inserted B3/FE_USKC61905_CTS_3 (INVX2)
[12/01 17:58:48   4429s] skewClock has inserted B2/FE_USKC61906_CTS_109 (INVX4)
[12/01 17:58:48   4429s] skewClock has inserted B2/FE_USKC61907_CTS_109 (INVX4)
[12/01 17:58:48   4429s] skewClock has inserted B1/FE_USKC61908_CTS_32 (INVX4)
[12/01 17:58:48   4429s] skewClock has inserted B1/FE_USKC61909_CTS_32 (INVX4)
[12/01 17:58:48   4429s] skewClock has inserted B1/FE_USKC61910_CTS_35 (INVX4)
[12/01 17:58:48   4429s] skewClock has inserted B1/FE_USKC61911_CTS_35 (INVX4)
[12/01 17:58:48   4429s] skewClock has inserted FE_USKC61912_CTS_126 (INVX16)
[12/01 17:58:48   4429s] skewClock has inserted FE_USKC61913_CTS_126 (INVX16)
[12/01 17:58:48   4429s] skewClock has inserted FE_USKC61914_CTS_126 (INVX16)
[12/01 17:58:48   4429s] skewClock has inserted FE_USKC61915_CTS_126 (INVX16)
[12/01 17:58:48   4429s] skewClock has inserted FE_USKC61916_CTS_21 (INVX32)
[12/01 17:58:48   4429s] skewClock has inserted FE_USKC61917_CTS_21 (INVX32)
[12/01 17:58:48   4429s] skewClock has inserted FE_USKC61918_CTS_21 (INVX16)
[12/01 17:58:48   4429s] skewClock has inserted FE_USKC61919_CTS_21 (INVX16)
[12/01 17:58:48   4429s] skewClock has inserted FE_USKC61920_CTS_21 (INVX32)
[12/01 17:58:48   4429s] skewClock has inserted FE_USKC61921_CTS_21 (INVX32)
[12/01 17:58:48   4429s] skewClock sized 0 and inserted 26 insts
[12/01 17:58:48   4429s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 17:58:48   4429s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+-------------------------------+
[12/01 17:58:48   4429s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|           End Point           |
[12/01 17:58:48   4429s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+-------------------------------+
[12/01 17:58:48   4429s] |  -0.642|   -1.471|-555.109|-1363.786|   91.18%|   0:00:03.0| 4716.4M|        wc|  reg2reg| B1/ram_reg[63]/D              |
[12/01 17:58:48   4432s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 17:58:48   4432s] |  -0.640|   -1.471|-553.885|-1370.655|   91.21%|   0:00:03.0| 4716.4M|        wc|  reg2reg| B3/ram_reg[111]/D             |
[12/01 17:58:48   4434s] |  -0.640|   -1.471|-553.286|-1370.106|   91.23%|   0:00:00.0| 4716.4M|        wc|  reg2reg| B3/ram_reg[111]/D             |
[12/01 17:58:48   4436s] Starting generalSmallTnsOpt
[12/01 17:58:48   4436s] Ending generalSmallTnsOpt End
[12/01 17:58:49   4436s] |  -0.640|   -1.471|-553.675|-1370.352|   91.25%|   0:00:01.0| 4716.4M|        wc|  reg2reg| B3/ram_reg[111]/D             |
[12/01 17:58:49   4436s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+-------------------------------+
[12/01 17:58:49   4436s] 
[12/01 17:58:49   4436s] *** Finish Core Optimize Step (cpu=0:02:45 real=0:00:22.0 mem=4716.4M) ***
[12/01 17:58:49   4436s] Active Path Group: default 
[12/01 17:58:49   4436s] +--------+---------+---------+---------+---------+------------+--------+----------+---------+-------------------------------+
[12/01 17:58:49   4436s] |  WNS   | All WNS |   TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|           End Point           |
[12/01 17:58:49   4436s] +--------+---------+---------+---------+---------+------------+--------+----------+---------+-------------------------------+
[12/01 17:58:49   4436s] |  -1.471|   -1.471|-1330.087|-1370.352|   91.25%|   0:00:00.0| 4716.4M|        wc|  default| B1/ram_reg[215]/D             |
[12/01 17:58:49   4437s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 17:58:49   4438s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 17:58:50   4439s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 17:58:50   4441s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 17:58:50   4442s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 17:58:50   4442s] |  -1.373|   -1.373|-1323.086|-1363.603|   91.27%|   0:00:01.0| 4945.4M|        wc|  default| B2/ram_reg[103]/D             |
[12/01 17:58:50   4443s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 17:58:50   4443s] |  -1.348|   -1.348|-1277.909|-1320.435|   91.29%|   0:00:00.0| 4945.4M|        wc|  default| B2/ram_reg[151]/D             |
[12/01 17:58:50   4445s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 17:58:50   4445s] |  -1.330|   -1.330|-1272.771|-1315.743|   91.31%|   0:00:00.0| 4945.4M|        wc|  default| B1/ram_reg[167]/D             |
[12/01 17:58:51   4449s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 17:58:51   4449s] |  -1.307|   -1.307|-1276.060|-1317.686|   91.32%|   0:00:01.0| 4926.4M|        wc|  default| B0/ram_reg[47]/D              |
[12/01 17:58:51   4453s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 17:58:51   4453s] |  -1.302|   -1.302|-1261.038|-1304.708|   91.33%|   0:00:00.0| 4964.5M|        wc|  default| B0/ram_reg[431]/D             |
[12/01 17:58:52   4456s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 17:58:52   4456s] |  -1.299|   -1.299|-1256.767|-1300.660|   91.33%|   0:00:01.0| 4964.5M|        wc|  default| B0/ram_reg[431]/D             |
[12/01 17:58:52   4458s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 17:58:52   4458s] |  -1.288|   -1.288|-1251.348|-1295.880|   91.34%|   0:00:00.0| 4964.5M|        wc|  default| B3/ram_reg[423]/D             |
[12/01 17:58:53   4462s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 17:58:53   4462s] |  -1.269|   -1.269|-1244.960|-1289.268|   91.36%|   0:00:01.0| 4964.5M|        wc|  default| B0/ram_reg[431]/D             |
[12/01 17:58:54   4469s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 17:58:54   4469s] |  -1.260|   -1.260|-1246.388|-1290.239|   91.38%|   0:00:01.0| 4964.5M|        wc|  default| B1/ram_reg[71]/D              |
[12/01 17:58:54   4474s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 17:58:54   4474s] |  -1.250|   -1.250|-1243.659|-1287.246|   91.41%|   0:00:00.0| 4964.5M|        wc|  default| B1/ram_reg[199]/D             |
[12/01 17:58:56   4486s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 17:58:56   4486s] |  -1.245|   -1.245|-1239.509|-1283.219|   91.47%|   0:00:02.0| 5175.3M|        wc|  default| B0/ram_reg[431]/D             |
[12/01 17:58:57   4491s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 17:58:57   4491s] |  -1.242|   -1.242|-1236.037|-1278.955|   91.49%|   0:00:01.0| 5175.3M|        wc|  default| B1/ram_reg[319]/D             |
[12/01 17:58:57   4494s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 17:58:57   4494s] |  -1.232|   -1.232|-1237.041|-1279.434|   91.50%|   0:00:00.0| 5175.3M|        wc|  default| B0/ram_reg[239]/D             |
[12/01 17:58:59   4511s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 17:58:59   4511s] |  -1.227|   -1.227|-1216.679|-1261.587|   91.56%|   0:00:02.0| 5366.1M|        wc|  default| B2/ram_reg[87]/D              |
[12/01 17:58:59   4514s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 17:58:59   4514s] |  -1.224|   -1.224|-1211.417|-1256.746|   91.58%|   0:00:00.0| 5366.1M|        wc|  default| B0/ram_reg[295]/D             |
[12/01 17:58:59   4517s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 17:58:59   4517s] |  -1.217|   -1.217|-1207.850|-1253.084|   91.59%|   0:00:00.0| 5366.1M|        wc|  default| B1/ram_reg[319]/D             |
[12/01 17:59:01   4529s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 17:59:01   4529s] |  -1.217|   -1.217|-1204.481|-1249.525|   91.60%|   0:00:02.0| 5366.1M|        wc|  default| B1/ram_reg[71]/D              |
[12/01 17:59:01   4531s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 17:59:01   4531s] |  -1.217|   -1.217|-1202.748|-1247.865|   91.61%|   0:00:00.0| 5366.1M|        wc|  default| B1/ram_reg[71]/D              |
[12/01 17:59:02   4545s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 17:59:02   4549s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 17:59:02   4549s] Starting generalSmallTnsOpt
[12/01 17:59:02   4549s] Ending generalSmallTnsOpt End
[12/01 17:59:03   4551s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 17:59:03   4551s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 17:59:03   4551s] |  -1.217|   -1.217|-1206.656|-1249.614|   91.77%|   0:00:02.0| 5366.1M|        wc|  default| B1/ram_reg[71]/D              |
[12/01 17:59:03   4551s] +--------+---------+---------+---------+---------+------------+--------+----------+---------+-------------------------------+
[12/01 17:59:03   4551s] 
[12/01 17:59:03   4551s] *** Finish Core Optimize Step (cpu=0:01:55 real=0:00:14.0 mem=5366.1M) ***
[12/01 17:59:03   4552s] 
[12/01 17:59:03   4552s] *** Finished Optimize Step Cumulative (cpu=0:04:41 real=0:00:36.0 mem=5366.1M) ***
[12/01 17:59:03   4552s] OptDebug: End of Optimizer WNS Pass 0:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-1.217|-1206.656|
|reg2reg   |-0.640| -547.800|
|HEPG      |-0.640| -547.800|
|All Paths |-1.217|-1249.614|
+----------+------+---------+

[12/01 17:59:03   4552s] ** GigaOpt Optimizer WNS Slack -1.217 TNS Slack -1249.614 Density 91.77
[12/01 17:59:03   4552s] Placement Snapshot: Density distribution:
[12/01 17:59:03   4552s] [1.00 -  +++]: 0 (0.00%)
[12/01 17:59:03   4552s] [0.95 - 1.00]: 0 (0.00%)
[12/01 17:59:03   4552s] [0.90 - 0.95]: 0 (0.00%)
[12/01 17:59:03   4552s] [0.85 - 0.90]: 1 (0.09%)
[12/01 17:59:03   4552s] [0.80 - 0.85]: 1 (0.09%)
[12/01 17:59:03   4552s] [0.75 - 0.80]: 0 (0.00%)
[12/01 17:59:03   4552s] [0.70 - 0.75]: 0 (0.00%)
[12/01 17:59:03   4552s] [0.65 - 0.70]: 0 (0.00%)
[12/01 17:59:03   4552s] [0.60 - 0.65]: 0 (0.00%)
[12/01 17:59:03   4552s] [0.55 - 0.60]: 1 (0.09%)
[12/01 17:59:03   4552s] [0.50 - 0.55]: 3 (0.26%)
[12/01 17:59:03   4552s] [0.45 - 0.50]: 7 (0.61%)
[12/01 17:59:03   4552s] [0.40 - 0.45]: 6 (0.52%)
[12/01 17:59:03   4552s] [0.35 - 0.40]: 5 (0.43%)
[12/01 17:59:03   4552s] [0.30 - 0.35]: 22 (1.90%)
[12/01 17:59:03   4552s] [0.25 - 0.30]: 31 (2.68%)
[12/01 17:59:03   4552s] [0.20 - 0.25]: 87 (7.53%)
[12/01 17:59:03   4552s] [0.15 - 0.20]: 196 (16.96%)
[12/01 17:59:03   4552s] [0.10 - 0.15]: 396 (34.26%)
[12/01 17:59:03   4552s] [0.05 - 0.10]: 306 (26.47%)
[12/01 17:59:03   4552s] [0.00 - 0.05]: 94 (8.13%)
[12/01 17:59:03   4552s] Begin: Area Reclaim Optimization
[12/01 17:59:03   4552s] *** AreaOpt #9 [begin] : totSession cpu/real = 1:15:52.1/1:34:32.7 (0.8), mem = 5366.1M
[12/01 17:59:03   4552s] Usable buffer cells for single buffer setup transform:
[12/01 17:59:03   4552s] BUFX1 
[12/01 17:59:03   4552s] Number of usable buffer cells above: 1
[12/01 17:59:03   4552s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:5366.1M
[12/01 17:59:03   4552s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.004, REAL:0.004, MEM:5366.1M
[12/01 17:59:04   4552s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 16 threads.
[12/01 17:59:04   4552s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 17:59:04   4552s] Reclaim Optimization WNS Slack -1.217  TNS Slack -1249.614 Density 91.77
[12/01 17:59:04   4552s] +---------+---------+--------+---------+------------+--------+
[12/01 17:59:04   4552s] | Density | Commits |  WNS   |   TNS   |    Real    |  Mem   |
[12/01 17:59:04   4552s] +---------+---------+--------+---------+------------+--------+
[12/01 17:59:04   4552s] |   91.77%|        -|  -1.217|-1249.614|   0:00:00.0| 5366.1M|
[12/01 17:59:04   4552s] #optDebug: <stH: 3.9200 MiSeL: 160.1280>
[12/01 17:59:04   4554s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 17:59:04   4555s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 17:59:04   4556s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 17:59:04   4558s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 17:59:05   4561s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 17:59:06   4570s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 17:59:06   4571s] |   90.99%|     1278|  -1.217|-1212.537|   0:00:02.0| 5366.1M|
[12/01 17:59:07   4574s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 17:59:07   4575s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 17:59:07   4575s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 17:59:07   4577s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 17:59:07   4578s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 17:59:07   4578s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 17:59:07   4578s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 17:59:07   4579s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 17:59:07   4579s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 17:59:07   4580s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 17:59:08   4580s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 17:59:08   4580s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 17:59:08   4581s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 17:59:08   4581s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 17:59:08   4582s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 17:59:08   4583s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 17:59:08   4584s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 17:59:08   4585s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 17:59:08   4585s] |   90.88%|      643|  -1.217|-1212.422|   0:00:02.0| 5366.1M|
[12/01 17:59:08   4586s] |   90.88%|        3|  -1.217|-1212.422|   0:00:00.0| 5366.1M|
[12/01 17:59:09   4587s] |   90.88%|        0|  -1.217|-1212.422|   0:00:01.0| 5366.1M|
[12/01 17:59:09   4587s] +---------+---------+--------+---------+------------+--------+
[12/01 17:59:09   4587s] Reclaim Optimization End WNS Slack -1.217  TNS Slack -1212.422 Density 90.88
[12/01 17:59:09   4587s] 
[12/01 17:59:09   4587s] ** Summary: Restruct = 0 Buffer Deletion = 1056 Declone = 274 Resize = 406 **
[12/01 17:59:09   4587s] --------------------------------------------------------------
[12/01 17:59:09   4587s] |                                   | Total     | Sequential |
[12/01 17:59:09   4587s] --------------------------------------------------------------
[12/01 17:59:09   4587s] | Num insts resized                 |     403  |       0    |
[12/01 17:59:09   4587s] | Num insts undone                  |     240  |       0    |
[12/01 17:59:09   4587s] | Num insts Downsized               |     403  |       0    |
[12/01 17:59:09   4587s] | Num insts Samesized               |       0  |       0    |
[12/01 17:59:09   4587s] | Num insts Upsized                 |       0  |       0    |
[12/01 17:59:09   4587s] | Num multiple commits+uncommits    |       3  |       -    |
[12/01 17:59:09   4587s] --------------------------------------------------------------
[12/01 17:59:09   4587s] Bottom Preferred Layer:
[12/01 17:59:09   4587s] +---------------+------------+------------+----------+
[12/01 17:59:09   4587s] |     Layer     |   OPT_LA   |    CLK     |   Rule   |
[12/01 17:59:09   4587s] +---------------+------------+------------+----------+
[12/01 17:59:09   4587s] | METAL3 (z=3)  |          0 |        181 | default  |
[12/01 17:59:09   4587s] | METAL5 (z=5)  |        240 |          0 | default  |
[12/01 17:59:09   4587s] +---------------+------------+------------+----------+
[12/01 17:59:09   4587s] Via Pillar Rule:
[12/01 17:59:09   4587s]     None
[12/01 17:59:09   4587s] End: Core Area Reclaim Optimization (cpu = 0:00:35.5) (real = 0:00:06.0) **
[12/01 17:59:09   4587s] *** AreaOpt #9 [finish] : cpu/real = 0:00:35.5/0:00:05.7 (6.2), totSession cpu/real = 1:16:27.6/1:34:38.4 (0.8), mem = 5366.1M
[12/01 17:59:09   4587s] 
[12/01 17:59:09   4587s] =============================================================================================
[12/01 17:59:09   4587s]  Step TAT Report for AreaOpt #9                                                 20.15-s105_1
[12/01 17:59:09   4587s] =============================================================================================
[12/01 17:59:09   4587s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/01 17:59:09   4587s] ---------------------------------------------------------------------------------------------
[12/01 17:59:09   4587s] [ SlackTraversorInit     ]      1   0:00:00.3  (   6.0 % )     0:00:00.3 /  0:00:00.4    1.0
[12/01 17:59:09   4587s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 17:59:09   4587s] [ OptSingleIteration     ]      4   0:00:00.4  (   6.7 % )     0:00:04.1 /  0:00:33.8    8.2
[12/01 17:59:09   4587s] [ OptGetWeight           ]    276   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 17:59:09   4587s] [ OptEval                ]    276   0:00:01.4  (  24.5 % )     0:00:01.4 /  0:00:20.2   14.5
[12/01 17:59:09   4587s] [ OptCommit              ]    276   0:00:00.5  (   8.8 % )     0:00:00.5 /  0:00:00.6    1.2
[12/01 17:59:09   4587s] [ IncrTimingUpdate       ]    122   0:00:01.4  (  25.4 % )     0:00:01.4 /  0:00:10.3    7.1
[12/01 17:59:09   4587s] [ PostCommitDelayUpdate  ]    297   0:00:00.2  (   3.2 % )     0:00:00.4 /  0:00:02.3    6.0
[12/01 17:59:09   4587s] [ IncrDelayCalc          ]    466   0:00:00.2  (   3.6 % )     0:00:00.2 /  0:00:02.2   10.5
[12/01 17:59:09   4587s] [ MISC                   ]          0:00:01.2  (  21.6 % )     0:00:01.2 /  0:00:01.3    1.1
[12/01 17:59:09   4587s] ---------------------------------------------------------------------------------------------
[12/01 17:59:09   4587s]  AreaOpt #9 TOTAL                   0:00:05.7  ( 100.0 % )     0:00:05.7 /  0:00:35.5    6.2
[12/01 17:59:09   4587s] ---------------------------------------------------------------------------------------------
[12/01 17:59:09   4587s] 
[12/01 17:59:09   4587s] End: Area Reclaim Optimization (cpu=0:00:35, real=0:00:06, mem=4799.09M, totSessionCpu=1:16:28).
[12/01 17:59:09   4587s] Placement Snapshot: Density distribution:
[12/01 17:59:09   4587s] [1.00 -  +++]: 0 (0.00%)
[12/01 17:59:09   4587s] [0.95 - 1.00]: 0 (0.00%)
[12/01 17:59:09   4587s] [0.90 - 0.95]: 0 (0.00%)
[12/01 17:59:09   4587s] [0.85 - 0.90]: 1 (0.09%)
[12/01 17:59:09   4587s] [0.80 - 0.85]: 1 (0.09%)
[12/01 17:59:09   4587s] [0.75 - 0.80]: 0 (0.00%)
[12/01 17:59:09   4587s] [0.70 - 0.75]: 0 (0.00%)
[12/01 17:59:09   4587s] [0.65 - 0.70]: 0 (0.00%)
[12/01 17:59:09   4587s] [0.60 - 0.65]: 0 (0.00%)
[12/01 17:59:09   4587s] [0.55 - 0.60]: 1 (0.09%)
[12/01 17:59:09   4587s] [0.50 - 0.55]: 4 (0.35%)
[12/01 17:59:09   4587s] [0.45 - 0.50]: 7 (0.61%)
[12/01 17:59:09   4587s] [0.40 - 0.45]: 6 (0.52%)
[12/01 17:59:09   4587s] [0.35 - 0.40]: 7 (0.61%)
[12/01 17:59:09   4587s] [0.30 - 0.35]: 22 (1.90%)
[12/01 17:59:09   4587s] [0.25 - 0.30]: 38 (3.29%)
[12/01 17:59:09   4587s] [0.20 - 0.25]: 107 (9.26%)
[12/01 17:59:09   4587s] [0.15 - 0.20]: 220 (19.03%)
[12/01 17:59:09   4587s] [0.10 - 0.15]: 413 (35.73%)
[12/01 17:59:09   4587s] [0.05 - 0.10]: 256 (22.15%)
[12/01 17:59:09   4587s] [0.00 - 0.05]: 73 (6.31%)
[12/01 17:59:09   4587s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.3859460.9
[12/01 17:59:09   4587s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4799.1M
[12/01 17:59:09   4587s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.306, REAL:0.062, MEM:4796.1M
[12/01 17:59:09   4587s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:4796.1M
[12/01 17:59:09   4587s] OPERPROF:   Starting DPlace-Init at level 2, MEM:4796.1M
[12/01 17:59:09   4588s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:4796.1M
[12/01 17:59:09   4588s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.071, REAL:0.061, MEM:4796.1M
[12/01 17:59:09   4588s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:4796.1M
[12/01 17:59:09   4588s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.003, REAL:0.003, MEM:5020.1M
[12/01 17:59:09   4588s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.175, REAL:0.166, MEM:5020.1M
[12/01 17:59:09   4588s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.175, REAL:0.166, MEM:5020.1M
[12/01 17:59:09   4588s] TDRefine: refinePlace mode is spiral
[12/01 17:59:09   4588s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3859460.21
[12/01 17:59:09   4588s] OPERPROF: Starting RefinePlace at level 1, MEM:5020.1M
[12/01 17:59:09   4588s] *** Starting refinePlace (1:16:28 mem=5020.1M) ***
[12/01 17:59:09   4588s] Total net bbox length = 4.015e+06 (1.792e+06 2.222e+06) (ext = 3.783e+03)
[12/01 17:59:09   4588s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/01 17:59:09   4588s] 
[12/01 17:59:09   4588s] Starting Small incrNP...
[12/01 17:59:09   4588s] User Input Parameters:
[12/01 17:59:09   4588s] - Congestion Driven    : Off
[12/01 17:59:09   4588s] - Timing Driven        : Off
[12/01 17:59:09   4588s] - Area-Violation Based : Off
[12/01 17:59:09   4588s] - Start Rollback Level : -5
[12/01 17:59:09   4588s] - Legalized            : On
[12/01 17:59:09   4588s] - Window Based         : Off
[12/01 17:59:09   4588s] - eDen incr mode       : Off
[12/01 17:59:09   4588s] - Small incr mode      : On
[12/01 17:59:09   4588s] 
[12/01 17:59:09   4588s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:5020.1M
[12/01 17:59:09   4588s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:5022.1M
[12/01 17:59:09   4588s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.028, REAL:0.022, MEM:5054.1M
[12/01 17:59:09   4588s] default core: bins with density > 0.750 = 95.93 % ( 1109 / 1156 )
[12/01 17:59:09   4588s] Density distribution unevenness ratio = 3.154%
[12/01 17:59:09   4588s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.042, REAL:0.035, MEM:5054.1M
[12/01 17:59:09   4588s] cost 1.225714, thresh 1.000000
[12/01 17:59:09   4588s] OPERPROF:   Starting spMPad at level 2, MEM:5054.1M
[12/01 17:59:09   4588s] OPERPROF:     Starting spContextMPad at level 3, MEM:5054.1M
[12/01 17:59:09   4588s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:5054.1M
[12/01 17:59:09   4588s] MP Top (129394): mp=1.045. U=0.909.
[12/01 17:59:09   4588s] OPERPROF:   Finished spMPad at level 2, CPU:0.024, REAL:0.024, MEM:5054.1M
[12/01 17:59:09   4588s] MPU (129394) 0.909 -> 0.950
[12/01 17:59:09   4588s] incrNP th 1.000, 0.100
[12/01 17:59:09   4588s] clkAW=1 clkAWMode=2 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.050 maxM=-1 pMaxM=3
[12/01 17:59:10   4588s] OPERPROF:   Starting IPInitSPData at level 2, MEM:5158.1M
[12/01 17:59:10   4588s] OPERPROF:     Starting spInitNetWt at level 3, MEM:5158.1M
[12/01 17:59:10   4588s] no activity file in design. spp won't run.
[12/01 17:59:10   4588s] [spp] 0
[12/01 17:59:10   4588s] [adp] 0:1:1:3
[12/01 17:59:10   4588s] OPERPROF:     Finished spInitNetWt at level 3, CPU:0.030, REAL:0.030, MEM:5158.1M
[12/01 17:59:10   4588s] SP #FI/SF FL/PI 140/0 127311/2083
[12/01 17:59:10   4588s] OPERPROF:   Finished IPInitSPData at level 2, CPU:0.072, REAL:0.072, MEM:5158.1M
[12/01 17:59:10   4588s] NP #FI/FS/SF FL/PI: 140/0/0 129394/2083
[12/01 17:59:11   4588s] no activity file in design. spp won't run.
[12/01 17:59:11   4588s] RPlace IncrNP: Rollback Lev = -3
[12/01 17:59:11   4588s] OPERPROF:   Starting npPlace at level 2, MEM:5206.8M
[12/01 17:59:11   4588s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[12/01 17:59:11   4588s] No instances found in the vector
[12/01 17:59:11   4588s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=5232.4M, DRC: 0)
[12/01 17:59:11   4588s] 0 (out of 0) MH cells were successfully legalized.
[12/01 17:59:13   4612s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[12/01 17:59:13   4612s] No instances found in the vector
[12/01 17:59:13   4612s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=5825.4M, DRC: 0)
[12/01 17:59:13   4612s] 0 (out of 0) MH cells were successfully legalized.
[12/01 17:59:16   4641s] Legalizing MH Cells... 0 / 0 / 0 (level 10)
[12/01 17:59:16   4641s] No instances found in the vector
[12/01 17:59:16   4641s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=5833.4M, DRC: 0)
[12/01 17:59:16   4641s] 0 (out of 0) MH cells were successfully legalized.
[12/01 17:59:18   4663s] OPERPROF:   Finished npPlace at level 2, CPU:74.725, REAL:7.329, MEM:5620.0M
[12/01 17:59:18   4663s] no activity file in design. spp won't run.
[12/01 17:59:18   4663s] OPERPROF:   Starting IPDeleteSPData at level 2, MEM:5620.0M
[12/01 17:59:18   4663s] OPERPROF:   Finished IPDeleteSPData at level 2, CPU:0.000, REAL:0.000, MEM:5620.0M
[12/01 17:59:18   4663s] 
[12/01 17:59:18   4663s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:5620.0M
[12/01 17:59:18   4663s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:5620.0M
[12/01 17:59:18   4663s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.028, REAL:0.021, MEM:5620.0M
[12/01 17:59:18   4663s] default core: bins with density > 0.750 = 96.71 % ( 1118 / 1156 )
[12/01 17:59:18   4663s] Density distribution unevenness ratio = 2.670%
[12/01 17:59:18   4663s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.043, REAL:0.037, MEM:5620.0M
[12/01 17:59:18   4663s] RPlace postIncrNP: Density = 1.225714 -> 1.025714.
[12/01 17:59:18   4663s] RPlace postIncrNP Info: Density distribution changes:
[12/01 17:59:18   4663s] [1.10+      ] :	 4 (0.35%) -> 0 (0.00%)
[12/01 17:59:18   4663s] [1.05 - 1.10] :	 4 (0.35%) -> 0 (0.00%)
[12/01 17:59:18   4663s] [1.00 - 1.05] :	 64 (5.54%) -> 8 (0.69%)
[12/01 17:59:18   4663s] [0.95 - 1.00] :	 269 (23.27%) -> 290 (25.09%)
[12/01 17:59:18   4663s] [0.90 - 0.95] :	 395 (34.17%) -> 501 (43.34%)
[12/01 17:59:18   4663s] [0.85 - 0.90] :	 222 (19.20%) -> 190 (16.44%)
[12/01 17:59:18   4663s] [0.80 - 0.85] :	 107 (9.26%) -> 95 (8.22%)
[12/01 17:59:18   4663s] Move report: incrNP moves 127411 insts, mean move: 9.15 um, max move: 244.16 um 
[12/01 17:59:18   4663s] 	Max move on inst (B2/FE_OCPC34636_n20897): (735.28, 855.12) --> (857.92, 733.60)
[12/01 17:59:18   4663s] Finished incrNP (cpu=0:01:16, real=0:00:09.0, mem=5620.0M)
[12/01 17:59:18   4663s] End of Small incrNP (cpu=0:01:16, real=0:00:09.0)
[12/01 17:59:18   4663s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:5620.0M
[12/01 17:59:18   4663s] Starting refinePlace ...
[12/01 17:59:18   4663s] Rule aware DDP is turned off due to no Spiral.
[12/01 17:59:18   4664s] ** Cut row section cpu time 0:00:00.0.
[12/01 17:59:18   4664s]    Spread Effort: high, standalone mode, useDDP on.
[12/01 17:59:19   4671s] [CPU] RefinePlace/preRPlace (cpu=0:00:07.6, real=0:00:01.0, mem=5647.0MB) @(1:17:44 - 1:17:52).
[12/01 17:59:19   4671s] Move report: preRPlace moves 55778 insts, mean move: 1.17 um, max move: 17.92 um 
[12/01 17:59:19   4671s] 	Max move on inst (B0/FE_RC_11080_0): (210.00, 243.60) --> (216.16, 255.36)
[12/01 17:59:19   4671s] 	Length: 7 sites, height: 1 rows, site name: core7T, cell type: NAND3X1
[12/01 17:59:19   4671s] Move report: Detail placement moves 55778 insts, mean move: 1.17 um, max move: 17.92 um 
[12/01 17:59:19   4671s] 	Max move on inst (B0/FE_RC_11080_0): (210.00, 243.60) --> (216.16, 255.36)
[12/01 17:59:19   4671s] 	Runtime: CPU: 0:00:07.6 REAL: 0:00:01.0 MEM: 5647.0MB
[12/01 17:59:19   4671s] Statistics of distance of Instance movement in refine placement:
[12/01 17:59:19   4671s]   maximum (X+Y) =       244.16 um
[12/01 17:59:19   4671s]   inst (B2/FE_OCPC34636_n20897) with max move: (735.28, 855.12) -> (857.92, 733.6)
[12/01 17:59:19   4671s]   mean    (X+Y) =         9.21 um
[12/01 17:59:19   4671s] Total instances flipped for legalization: 1346
[12/01 17:59:19   4671s] Summary Report:
[12/01 17:59:19   4671s] Instances move: 127445 (out of 129394 movable)
[12/01 17:59:19   4671s] Instances flipped: 1346
[12/01 17:59:19   4671s] Mean displacement: 9.21 um
[12/01 17:59:19   4671s] Max displacement: 244.16 um (Instance: B2/FE_OCPC34636_n20897) (735.28, 855.12) -> (857.92, 733.6)
[12/01 17:59:19   4671s] 	Length: 4 sites, height: 1 rows, site name: core7T, cell type: INVX4
[12/01 17:59:19   4671s] Total instances moved : 127445
[12/01 17:59:19   4671s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:7.659, REAL:1.162, MEM:5647.0M
[12/01 17:59:19   4671s] Total net bbox length = 4.012e+06 (1.838e+06 2.174e+06) (ext = 3.843e+03)
[12/01 17:59:19   4671s] Runtime: CPU: 0:01:23 REAL: 0:00:10.0 MEM: 5647.0MB
[12/01 17:59:19   4671s] [CPU] RefinePlace/total (cpu=0:01:23, real=0:00:10.0, mem=5647.0MB) @(1:16:28 - 1:17:52).
[12/01 17:59:19   4671s] *** Finished refinePlace (1:17:52 mem=5647.0M) ***
[12/01 17:59:19   4671s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3859460.21
[12/01 17:59:19   4671s] OPERPROF: Finished RefinePlace at level 1, CPU:83.525, REAL:10.381, MEM:5647.0M
[12/01 17:59:20   4672s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:5647.0M
[12/01 17:59:20   4672s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.310, REAL:0.071, MEM:5344.0M
[12/01 17:59:20   4672s] *** maximum move = 244.16 um ***
[12/01 17:59:20   4672s] *** Finished re-routing un-routed nets (5344.0M) ***
[12/01 17:59:21   4676s] TotalInstCnt at stopUpdate before init: 129,494
[12/01 17:59:21   4676s] OPERPROF: Starting DPlace-Init at level 1, MEM:5344.0M
[12/01 17:59:21   4676s] z: 2, totalTracks: 1
[12/01 17:59:21   4676s] z: 4, totalTracks: 1
[12/01 17:59:21   4676s] z: 6, totalTracks: 1
[12/01 17:59:21   4676s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 
[12/01 17:59:21   4676s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:5344.0M
[12/01 17:59:21   4676s] 
[12/01 17:59:21   4676s] Skipping Bad Lib Cell Checking (CMU) !
[12/01 17:59:21   4676s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.043, REAL:0.037, MEM:5568.0M
[12/01 17:59:21   4676s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:5568.0M
[12/01 17:59:21   4676s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.000, MEM:5568.0M
[12/01 17:59:21   4676s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=5568.0MB).
[12/01 17:59:21   4676s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.147, REAL:0.141, MEM:5568.0M
[12/01 17:59:21   4677s] TotalInstCnt at stopUpdate after init: 129,534
[12/01 17:59:21   4677s] 
[12/01 17:59:21   4677s] *** Finish Physical Update (cpu=0:01:30 real=0:00:12.0 mem=5344.0M) ***
[12/01 17:59:21   4677s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.3859460.9
[12/01 17:59:22   4678s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 16 threads.
[12/01 17:59:22   4678s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 17:59:22   4678s] ** GigaOpt Optimizer WNS Slack -1.351 TNS Slack -1263.502 Density 90.93
[12/01 17:59:22   4678s] Skipped Place ECO bump recovery (WNS opt)
[12/01 17:59:22   4678s] Optimizer WNS Pass 1
[12/01 17:59:22   4678s] OptDebug: Start of Optimizer WNS Pass 1:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-1.351|-1195.319|
|reg2reg   |-0.798| -615.257|
|HEPG      |-0.798| -615.257|
|All Paths |-1.351|-1263.502|
+----------+------+---------+

[12/01 17:59:22   4678s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:5344.0M
[12/01 17:59:22   4678s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.001, REAL:0.002, MEM:5344.0M
[12/01 17:59:22   4678s] Info: Begin MT loop @oiCellDelayCachingJob with 16 threads.
[12/01 17:59:22   4678s] Info: End MT loop @oiCellDelayCachingJob.
[12/01 17:59:22   4678s] Active Path Group: reg2reg  
[12/01 17:59:22   4678s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+-------------------------------+
[12/01 17:59:22   4678s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|           End Point           |
[12/01 17:59:22   4678s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+-------------------------------+
[12/01 17:59:22   4678s] |  -0.798|   -1.351|-615.257|-1263.502|   90.93%|   0:00:00.0| 5344.0M|        wc|  reg2reg| B0/ram_reg[295]/D             |
[12/01 17:59:23   4680s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 17:59:23   4680s] |  -0.764|   -1.323|-601.097|-1258.038|   90.93%|   0:00:01.0| 5344.0M|        wc|  reg2reg| B1/ram_reg[247]/D             |
[12/01 17:59:23   4680s] |  -0.749|   -1.323|-600.903|-1257.844|   90.93%|   0:00:00.0| 5344.0M|        wc|  reg2reg| B1/ram_reg[255]/D             |
[12/01 17:59:23   4681s] |  -0.732|   -1.323|-600.458|-1257.844|   90.93%|   0:00:00.0| 5344.0M|        wc|  reg2reg| B0/ram_reg[239]/D             |
[12/01 17:59:23   4682s] |  -0.715|   -1.323|-599.902|-1257.149|   90.93%|   0:00:00.0| 5344.0M|        wc|  reg2reg| B1/ram_reg[247]/D             |
[12/01 17:59:23   4683s] |  -0.705|   -1.342|-598.085|-1254.138|   90.93%|   0:00:00.0| 5344.0M|        wc|  reg2reg| B2/ram_reg[135]/D             |
[12/01 17:59:23   4684s] |  -0.692|   -1.304|-596.841|-1252.012|   90.93%|   0:00:00.0| 5344.0M|        wc|  reg2reg| B1/ram_reg[167]/D             |
[12/01 17:59:23   4685s] |  -0.667|   -1.304|-596.002|-1250.339|   90.93%|   0:00:00.0| 5344.0M|        wc|  reg2reg| B0/ram_reg[239]/D             |
[12/01 17:59:24   4690s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 17:59:24   4690s] |  -0.664|   -1.304|-592.752|-1252.955|   90.94%|   0:00:01.0| 5363.1M|        wc|  reg2reg| B0/ram_reg[239]/D             |
[12/01 17:59:24   4691s] |  -0.659|   -1.304|-592.552|-1252.931|   90.94%|   0:00:00.0| 5363.1M|        wc|  reg2reg| B0/ram_reg[239]/D             |
[12/01 17:59:24   4692s] |  -0.659|   -1.304|-591.942|-1252.903|   90.94%|   0:00:00.0| 5363.1M|        wc|  reg2reg| B0/ram_reg[239]/D             |
[12/01 17:59:24   4692s] |  -0.659|   -1.304|-591.923|-1252.903|   90.95%|   0:00:00.0| 5363.1M|        wc|  reg2reg| B0/ram_reg[239]/D             |
[12/01 17:59:24   4693s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 17:59:24   4693s] |  -0.659|   -1.304|-591.923|-1253.206|   90.95%|   0:00:00.0| 5363.1M|        wc|  reg2reg| B0/ram_reg[239]/D             |
[12/01 17:59:24   4693s] |  -0.659|   -1.304|-591.923|-1253.205|   90.95%|   0:00:00.0| 5363.1M|        wc|  reg2reg| B0/ram_reg[239]/D             |
[12/01 17:59:24   4693s] |  -0.659|   -1.304|-591.884|-1253.205|   90.95%|   0:00:00.0| 5363.1M|        wc|  reg2reg| B0/ram_reg[239]/D             |
[12/01 17:59:24   4693s] Starting generalSmallTnsOpt
[12/01 17:59:24   4693s] Ending generalSmallTnsOpt End
[12/01 17:59:24   4693s] |  -0.659|   -1.304|-591.884|-1253.205|   90.95%|   0:00:00.0| 5363.1M|        wc|  reg2reg| B0/ram_reg[239]/D             |
[12/01 17:59:24   4693s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+-------------------------------+
[12/01 17:59:27   4697s] skewClock has inserted B0/FE_USKC69953_CTS_3 (INVX4)
[12/01 17:59:27   4697s] skewClock has inserted B0/FE_USKC69954_CTS_3 (INVX4)
[12/01 17:59:27   4697s] skewClock has inserted B3/FE_USKC69955_CTS_74 (INVX4)
[12/01 17:59:27   4697s] skewClock has inserted B3/FE_USKC69956_CTS_74 (INVX4)
[12/01 17:59:27   4697s] skewClock has inserted B3/FE_USKC69957_CTS_63 (INVX4)
[12/01 17:59:27   4697s] skewClock has inserted B3/FE_USKC69958_CTS_63 (INVX4)
[12/01 17:59:27   4697s] skewClock has inserted B2/FE_USKC69959_CTS_42 (INVX4)
[12/01 17:59:27   4697s] skewClock has inserted B2/FE_USKC69960_CTS_42 (INVX4)
[12/01 17:59:27   4697s] skewClock has inserted B1/FE_USKC69961_CTS_74 (INVX4)
[12/01 17:59:27   4697s] skewClock has inserted B1/FE_USKC69962_CTS_74 (INVX4)
[12/01 17:59:27   4697s] skewClock has inserted B1/FE_USKC69963_CTS_35 (INVX4)
[12/01 17:59:27   4697s] skewClock has inserted B1/FE_USKC69964_CTS_35 (INVX4)
[12/01 17:59:27   4697s] skewClock has inserted B0/FE_USKC69965_CTS_84 (INVX4)
[12/01 17:59:27   4697s] skewClock has inserted B0/FE_USKC69966_CTS_84 (INVX4)
[12/01 17:59:27   4697s] skewClock has inserted B0/FE_USKC69967_CTS_74 (INVX4)
[12/01 17:59:27   4697s] skewClock has inserted B0/FE_USKC69968_CTS_74 (INVX4)
[12/01 17:59:27   4697s] skewClock has inserted B3/FE_USKC69969_CTS_24 (INVX4)
[12/01 17:59:27   4697s] skewClock has inserted B3/FE_USKC69970_CTS_24 (INVX4)
[12/01 17:59:27   4697s] skewClock has inserted B1/FE_USKC69971_CTS_42 (INVX4)
[12/01 17:59:27   4697s] skewClock has inserted B1/FE_USKC69972_CTS_42 (INVX4)
[12/01 17:59:27   4697s] skewClock has inserted FE_USKC69973_CTS_75 (INVX32)
[12/01 17:59:27   4697s] skewClock has inserted FE_USKC69974_CTS_75 (INVX32)
[12/01 17:59:27   4697s] skewClock has inserted FE_USKC69975_CTS_68 (INVX32)
[12/01 17:59:27   4697s] skewClock has inserted FE_USKC69976_CTS_68 (INVX32)
[12/01 17:59:27   4697s] skewClock has inserted FE_USKC69977_CTS_66 (INVX32)
[12/01 17:59:27   4697s] skewClock has inserted FE_USKC69978_CTS_66 (INVX32)
[12/01 17:59:27   4697s] skewClock has inserted FE_USKC69979_CTS_49 (INVX32)
[12/01 17:59:27   4697s] skewClock has inserted FE_USKC69980_CTS_49 (INVX32)
[12/01 17:59:27   4697s] skewClock sized 0 and inserted 28 insts
[12/01 17:59:27   4698s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 17:59:27   4698s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+-------------------------------+
[12/01 17:59:27   4698s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|           End Point           |
[12/01 17:59:27   4698s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+-------------------------------+
[12/01 17:59:27   4698s] |  -0.636|   -1.304|-588.043|-1244.432|   90.95%|   0:00:03.0| 5348.1M|        wc|  reg2reg| B1/ram_reg[55]/D              |
[12/01 17:59:28   4705s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 17:59:28   4705s] |  -0.633|   -1.289|-587.852|-1245.851|   90.98%|   0:00:04.0| 5348.1M|        wc|  reg2reg| B3/ram_reg[111]/D             |
[12/01 17:59:28   4707s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 17:59:28   4707s] |  -0.630|   -1.289|-586.711|-1245.753|   90.99%|   0:00:00.0| 5348.1M|        wc|  reg2reg| B2/ram_reg[151]/D             |
[12/01 17:59:28   4709s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 17:59:28   4709s] |  -0.626|   -1.301|-591.231|-1248.431|   91.00%|   0:00:00.0| 5348.1M|        wc|  reg2reg| B3/ram_reg[254]/D             |
[12/01 17:59:29   4712s] |  -0.620|   -1.301|-592.058|-1248.400|   91.01%|   0:00:01.0| 5348.1M|        wc|  reg2reg| B1/ram_reg[167]/D             |
[12/01 17:59:29   4716s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 17:59:29   4716s] |  -0.615|   -1.301|-589.352|-1244.439|   91.03%|   0:00:00.0| 5348.1M|        wc|  reg2reg| B1/ram_reg[71]/D              |
[12/01 17:59:29   4722s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 17:59:29   4722s] |  -0.614|   -1.301|-588.133|-1243.706|   91.05%|   0:00:00.0| 5405.4M|        wc|  reg2reg| B1/ram_reg[143]/D             |
[12/01 17:59:30   4724s] |  -0.610|   -1.301|-587.864|-1243.298|   91.05%|   0:00:01.0| 5405.4M|        wc|  reg2reg| B3/ram_reg[111]/D             |
[12/01 17:59:30   4728s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 17:59:30   4728s] |  -0.605|   -1.301|-587.266|-1243.148|   91.07%|   0:00:00.0| 5405.4M|        wc|  reg2reg| B1/ram_reg[383]/D             |
[12/01 17:59:31   4734s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 17:59:31   4734s] |  -0.603|   -1.301|-586.209|-1244.419|   91.10%|   0:00:01.0| 5405.4M|        wc|  reg2reg| B1/ram_reg[71]/D              |
[12/01 17:59:31   4737s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 17:59:31   4737s] |  -0.603|   -1.301|-585.341|-1244.293|   91.11%|   0:00:00.0| 5405.4M|        wc|  reg2reg| B1/ram_reg[71]/D              |
[12/01 17:59:31   4737s] |  -0.603|   -1.301|-585.340|-1244.293|   91.11%|   0:00:00.0| 5405.4M|        wc|  reg2reg| B1/ram_reg[71]/D              |
[12/01 17:59:31   4738s] |  -0.603|   -1.301|-585.261|-1244.410|   91.11%|   0:00:00.0| 5405.4M|        wc|  reg2reg| B1/ram_reg[71]/D              |
[12/01 17:59:31   4738s] Starting generalSmallTnsOpt
[12/01 17:59:31   4738s] Ending generalSmallTnsOpt End
[12/01 17:59:31   4738s] |  -0.603|   -1.301|-585.261|-1244.493|   91.11%|   0:00:00.0| 5405.4M|        wc|  reg2reg| B1/ram_reg[71]/D              |
[12/01 17:59:31   4738s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+-------------------------------+
[12/01 17:59:34   4743s] skewClock has inserted B1/FE_USKC70209_CTS_60 (INVX4)
[12/01 17:59:34   4743s] skewClock has inserted B1/FE_USKC70210_CTS_60 (INVX4)
[12/01 17:59:34   4743s] skewClock has inserted B3/FE_USKC70211_CTS_60 (INVX4)
[12/01 17:59:34   4743s] skewClock has inserted B3/FE_USKC70212_CTS_60 (INVX4)
[12/01 17:59:34   4743s] skewClock has inserted FE_USKC70213_CTS_75 (INVX32)
[12/01 17:59:34   4743s] skewClock has inserted FE_USKC70214_CTS_75 (INVX32)
[12/01 17:59:34   4743s] skewClock has inserted FE_USKC70215_CTS_75 (INVX16)
[12/01 17:59:34   4743s] skewClock has inserted FE_USKC70216_CTS_75 (INVX16)
[12/01 17:59:34   4743s] skewClock has inserted FE_USKC70217_CTS_75 (INVX32)
[12/01 17:59:34   4743s] skewClock has inserted FE_USKC70218_CTS_75 (INVX32)
[12/01 17:59:34   4743s] skewClock has inserted FE_USKC70219_CTS_72 (INVX32)
[12/01 17:59:34   4743s] skewClock has inserted FE_USKC70220_CTS_72 (INVX32)
[12/01 17:59:34   4743s] skewClock has inserted FE_USKC70221_CTS_49 (INVX32)
[12/01 17:59:34   4743s] skewClock has inserted FE_USKC70222_CTS_49 (INVX32)
[12/01 17:59:34   4743s] skewClock has inserted FE_USKC70223_CTS_49 (INVX16)
[12/01 17:59:34   4743s] skewClock has inserted FE_USKC70224_CTS_49 (INVX16)
[12/01 17:59:34   4743s] skewClock has inserted FE_USKC70225_CTS_49 (INVX32)
[12/01 17:59:34   4743s] skewClock has inserted FE_USKC70226_CTS_49 (INVX32)
[12/01 17:59:34   4743s] skewClock sized 0 and inserted 18 insts
[12/01 17:59:34   4743s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 17:59:34   4743s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+-------------------------------+
[12/01 17:59:34   4743s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|           End Point           |
[12/01 17:59:34   4743s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+-------------------------------+
[12/01 17:59:34   4743s] |  -0.594|   -1.301|-579.566|-1228.556|   91.11%|   0:00:03.0| 5332.4M|        wc|  reg2reg| B2/ram_reg[487]/D             |
[12/01 17:59:34   4748s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 17:59:34   4748s] |  -0.592|   -1.301|-580.741|-1230.033|   91.15%|   0:00:03.0| 5332.4M|        wc|  reg2reg| B1/ram_reg[247]/D             |
[12/01 17:59:35   4756s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 17:59:35   4756s] |  -0.590|   -1.301|-579.387|-1228.305|   91.17%|   0:00:01.0| 5370.5M|        wc|  reg2reg| B1/ram_reg[383]/D             |
[12/01 17:59:35   4759s] |  -0.590|   -1.299|-578.513|-1227.394|   91.18%|   0:00:00.0| 5370.5M|        wc|  reg2reg| B1/ram_reg[383]/D             |
[12/01 17:59:35   4759s] |  -0.590|   -1.299|-578.491|-1227.335|   91.18%|   0:00:00.0| 5370.5M|        wc|  reg2reg| B1/ram_reg[383]/D             |
[12/01 17:59:35   4759s] |  -0.590|   -1.299|-578.482|-1227.335|   91.18%|   0:00:00.0| 5370.5M|        wc|  reg2reg| B1/ram_reg[383]/D             |
[12/01 17:59:35   4760s] |  -0.590|   -1.299|-578.327|-1227.246|   91.18%|   0:00:00.0| 5370.5M|        wc|  reg2reg| B1/ram_reg[383]/D             |
[12/01 17:59:35   4760s] |  -0.590|   -1.299|-578.318|-1227.156|   91.19%|   0:00:00.0| 5370.5M|        wc|  reg2reg| B1/ram_reg[383]/D             |
[12/01 17:59:35   4760s] Starting generalSmallTnsOpt
[12/01 17:59:35   4760s] Ending generalSmallTnsOpt End
[12/01 17:59:35   4761s] |  -0.590|   -1.299|-577.699|-1226.738|   91.18%|   0:00:00.0| 5370.5M|        wc|  reg2reg| B1/ram_reg[383]/D             |
[12/01 17:59:35   4761s] |  -0.591|   -1.299|-577.928|-1227.411|   91.19%|   0:00:00.0| 5370.5M|        wc|  reg2reg| B1/ram_reg[383]/D             |
[12/01 17:59:35   4761s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+-------------------------------+
[12/01 17:59:35   4761s] 
[12/01 17:59:35   4761s] *** Finish Core Optimize Step (cpu=0:01:23 real=0:00:13.0 mem=5370.5M) ***
[12/01 17:59:36   4761s] Active Path Group: default 
[12/01 17:59:36   4761s] +--------+---------+---------+---------+---------+------------+--------+----------+---------+-------------------------------+
[12/01 17:59:36   4761s] |  WNS   | All WNS |   TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|           End Point           |
[12/01 17:59:36   4761s] +--------+---------+---------+---------+---------+------------+--------+----------+---------+-------------------------------+
[12/01 17:59:36   4761s] |  -1.299|   -1.299|-1158.437|-1227.411|   91.19%|   0:00:00.0| 5370.5M|        wc|  default| B0/ram_reg[295]/D             |
[12/01 17:59:36   4762s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 17:59:36   4763s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 17:59:37   4764s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 17:59:37   4767s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 17:59:37   4768s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 17:59:37   4768s] |  -1.200|   -1.200|-1146.579|-1217.106|   91.20%|   0:00:01.0| 5465.9M|        wc|  default| B1/ram_reg[439]/D             |
[12/01 17:59:38   4775s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 17:59:38   4775s] |  -1.185|   -1.185|-1150.595|-1220.636|   91.22%|   0:00:01.0| 5485.0M|        wc|  default| B2/ram_reg[71]/D              |
[12/01 17:59:39   4788s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 17:59:39   4788s] |  -1.182|   -1.182|-1145.780|-1216.049|   91.24%|   0:00:01.0| 5504.1M|        wc|  default| B1/ram_reg[167]/D             |
[12/01 17:59:39   4795s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 17:59:39   4795s] |  -1.182|   -1.182|-1144.998|-1215.311|   91.25%|   0:00:00.0| 5542.2M|        wc|  default| B2/ram_reg[71]/D              |
[12/01 17:59:40   4795s] |  -1.182|   -1.182|-1144.798|-1215.110|   91.25%|   0:00:01.0| 5542.2M|        wc|  default| B2/ram_reg[71]/D              |
[12/01 17:59:41   4814s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 17:59:41   4814s] |  -1.182|   -1.182|-1139.625|-1209.081|   91.26%|   0:00:01.0| 5542.2M|        wc|  default| B2/ram_reg[71]/D              |
[12/01 17:59:41   4818s] |  -1.182|   -1.182|-1138.747|-1208.273|   91.27%|   0:00:00.0| 5542.2M|        wc|  default| B2/ram_reg[71]/D              |
[12/01 17:59:41   4818s] Starting generalSmallTnsOpt
[12/01 17:59:41   4818s] Ending generalSmallTnsOpt End
[12/01 17:59:41   4819s] |  -1.182|   -1.182|-1138.469|-1207.995|   91.27%|   0:00:00.0| 5542.2M|        wc|  default| B2/ram_reg[71]/D              |
[12/01 17:59:41   4819s] |  -1.182|   -1.182|-1138.469|-1207.995|   91.27%|   0:00:00.0| 5542.2M|        wc|  default| B2/ram_reg[71]/D              |
[12/01 17:59:41   4819s] +--------+---------+---------+---------+---------+------------+--------+----------+---------+-------------------------------+
[12/01 17:59:41   4819s] 
[12/01 17:59:41   4819s] *** Finish Core Optimize Step (cpu=0:00:57.8 real=0:00:05.0 mem=5542.2M) ***
[12/01 17:59:42   4819s] 
[12/01 17:59:42   4819s] *** Finished Optimize Step Cumulative (cpu=0:02:21 real=0:00:20.0 mem=5542.2M) ***
[12/01 17:59:42   4819s] OptDebug: End of Optimizer WNS Pass 1:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-1.182|-1138.469|
|reg2reg   |-0.591| -574.990|
|HEPG      |-0.591| -574.990|
|All Paths |-1.182|-1207.995|
+----------+------+---------+

[12/01 17:59:42   4819s] ** GigaOpt Optimizer WNS Slack -1.182 TNS Slack -1207.995 Density 91.27
[12/01 17:59:42   4819s] Placement Snapshot: Density distribution:
[12/01 17:59:42   4819s] [1.00 -  +++]: 0 (0.00%)
[12/01 17:59:42   4819s] [0.95 - 1.00]: 0 (0.00%)
[12/01 17:59:42   4819s] [0.90 - 0.95]: 1 (0.09%)
[12/01 17:59:42   4819s] [0.85 - 0.90]: 1 (0.09%)
[12/01 17:59:42   4819s] [0.80 - 0.85]: 0 (0.00%)
[12/01 17:59:42   4819s] [0.75 - 0.80]: 0 (0.00%)
[12/01 17:59:42   4819s] [0.70 - 0.75]: 0 (0.00%)
[12/01 17:59:42   4819s] [0.65 - 0.70]: 1 (0.09%)
[12/01 17:59:42   4819s] [0.60 - 0.65]: 1 (0.09%)
[12/01 17:59:42   4819s] [0.55 - 0.60]: 3 (0.26%)
[12/01 17:59:42   4819s] [0.50 - 0.55]: 3 (0.26%)
[12/01 17:59:42   4819s] [0.45 - 0.50]: 4 (0.35%)
[12/01 17:59:42   4819s] [0.40 - 0.45]: 2 (0.17%)
[12/01 17:59:42   4819s] [0.35 - 0.40]: 5 (0.43%)
[12/01 17:59:42   4819s] [0.30 - 0.35]: 13 (1.12%)
[12/01 17:59:42   4819s] [0.25 - 0.30]: 31 (2.68%)
[12/01 17:59:42   4819s] [0.20 - 0.25]: 91 (7.87%)
[12/01 17:59:42   4819s] [0.15 - 0.20]: 165 (14.27%)
[12/01 17:59:42   4819s] [0.10 - 0.15]: 509 (44.03%)
[12/01 17:59:42   4819s] [0.05 - 0.10]: 312 (26.99%)
[12/01 17:59:42   4819s] [0.00 - 0.05]: 14 (1.21%)
[12/01 17:59:42   4819s] Begin: Area Reclaim Optimization
[12/01 17:59:42   4819s] *** AreaOpt #10 [begin] : totSession cpu/real = 1:20:19.7/1:35:11.3 (0.8), mem = 5542.2M
[12/01 17:59:43   4822s] Usable buffer cells for single buffer setup transform:
[12/01 17:59:43   4822s] BUFX1 
[12/01 17:59:43   4822s] Number of usable buffer cells above: 1
[12/01 17:59:43   4822s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:5542.2M
[12/01 17:59:43   4822s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.003, REAL:0.003, MEM:5542.2M
[12/01 17:59:44   4822s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 16 threads.
[12/01 17:59:44   4822s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 17:59:44   4822s] Reclaim Optimization WNS Slack -1.182  TNS Slack -1207.995 Density 91.27
[12/01 17:59:44   4822s] +---------+---------+--------+---------+------------+--------+
[12/01 17:59:44   4822s] | Density | Commits |  WNS   |   TNS   |    Real    |  Mem   |
[12/01 17:59:44   4822s] +---------+---------+--------+---------+------------+--------+
[12/01 17:59:44   4822s] |   91.27%|        -|  -1.182|-1207.995|   0:00:00.0| 5542.2M|
[12/01 17:59:44   4822s] #optDebug: <stH: 3.9200 MiSeL: 160.1280>
[12/01 17:59:44   4824s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 17:59:44   4824s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 17:59:44   4825s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 17:59:44   4826s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 17:59:45   4833s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 17:59:45   4834s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 17:59:46   4840s] |   90.89%|      630|  -1.180|-1192.462|   0:00:02.0| 5542.2M|
[12/01 17:59:46   4844s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 17:59:47   4845s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 17:59:47   4845s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 17:59:47   4846s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 17:59:47   4846s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 17:59:47   4846s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 17:59:47   4847s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 17:59:47   4847s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 17:59:47   4848s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 17:59:47   4848s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 17:59:47   4849s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 17:59:47   4849s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 17:59:47   4850s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 17:59:47   4850s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 17:59:47   4850s] |   90.85%|      404|  -1.180|-1197.920|   0:00:01.0| 5542.2M|
[12/01 17:59:48   4852s] |   90.85%|        0|  -1.180|-1197.920|   0:00:01.0| 5542.2M|
[12/01 17:59:48   4852s] +---------+---------+--------+---------+------------+--------+
[12/01 17:59:48   4852s] Reclaim Optimization End WNS Slack -1.180  TNS Slack -1197.919 Density 90.85
[12/01 17:59:48   4852s] 
[12/01 17:59:48   4852s] ** Summary: Restruct = 0 Buffer Deletion = 528 Declone = 116 Resize = 151 **
[12/01 17:59:48   4852s] --------------------------------------------------------------
[12/01 17:59:48   4852s] |                                   | Total     | Sequential |
[12/01 17:59:48   4852s] --------------------------------------------------------------
[12/01 17:59:48   4852s] | Num insts resized                 |     151  |       0    |
[12/01 17:59:48   4852s] | Num insts undone                  |     253  |       0    |
[12/01 17:59:48   4852s] | Num insts Downsized               |     151  |       0    |
[12/01 17:59:48   4852s] | Num insts Samesized               |       0  |       0    |
[12/01 17:59:48   4852s] | Num insts Upsized                 |       0  |       0    |
[12/01 17:59:48   4852s] | Num multiple commits+uncommits    |       0  |       -    |
[12/01 17:59:48   4852s] --------------------------------------------------------------
[12/01 17:59:48   4852s] Bottom Preferred Layer:
[12/01 17:59:48   4852s] +---------------+------------+------------+----------+
[12/01 17:59:48   4852s] |     Layer     |   OPT_LA   |    CLK     |   Rule   |
[12/01 17:59:48   4852s] +---------------+------------+------------+----------+
[12/01 17:59:48   4852s] | METAL3 (z=3)  |          0 |        227 | default  |
[12/01 17:59:48   4852s] | METAL5 (z=5)  |        253 |          0 | default  |
[12/01 17:59:48   4852s] +---------------+------------+------------+----------+
[12/01 17:59:48   4852s] Via Pillar Rule:
[12/01 17:59:48   4852s]     None
[12/01 17:59:48   4852s] End: Core Area Reclaim Optimization (cpu = 0:00:32.5) (real = 0:00:06.0) **
[12/01 17:59:48   4852s] *** AreaOpt #10 [finish] : cpu/real = 0:00:32.5/0:00:06.0 (5.4), totSession cpu/real = 1:20:52.1/1:35:17.3 (0.8), mem = 5542.2M
[12/01 17:59:48   4852s] 
[12/01 17:59:48   4852s] =============================================================================================
[12/01 17:59:48   4852s]  Step TAT Report for AreaOpt #10                                                20.15-s105_1
[12/01 17:59:48   4852s] =============================================================================================
[12/01 17:59:48   4852s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/01 17:59:48   4852s] ---------------------------------------------------------------------------------------------
[12/01 17:59:48   4852s] [ SlackTraversorInit     ]      1   0:00:00.3  (   5.6 % )     0:00:00.3 /  0:00:00.3    1.0
[12/01 17:59:48   4852s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 17:59:48   4852s] [ OptSingleIteration     ]      3   0:00:00.3  (   5.5 % )     0:00:03.3 /  0:00:28.7    8.6
[12/01 17:59:48   4852s] [ OptGetWeight           ]    215   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 17:59:48   4852s] [ OptEval                ]    215   0:00:01.3  (  21.7 % )     0:00:01.3 /  0:00:19.1   14.6
[12/01 17:59:48   4852s] [ OptCommit              ]    215   0:00:00.3  (   4.9 % )     0:00:00.3 /  0:00:00.3    1.1
[12/01 17:59:48   4852s] [ IncrTimingUpdate       ]     97   0:00:01.1  (  18.6 % )     0:00:01.1 /  0:00:07.3    6.5
[12/01 17:59:48   4852s] [ PostCommitDelayUpdate  ]    234   0:00:00.1  (   1.9 % )     0:00:00.3 /  0:00:01.6    6.2
[12/01 17:59:48   4852s] [ IncrDelayCalc          ]    365   0:00:00.1  (   2.4 % )     0:00:00.1 /  0:00:01.4    9.8
[12/01 17:59:48   4852s] [ MISC                   ]          0:00:02.4  (  39.4 % )     0:00:02.4 /  0:00:03.5    1.5
[12/01 17:59:48   4852s] ---------------------------------------------------------------------------------------------
[12/01 17:59:48   4852s]  AreaOpt #10 TOTAL                  0:00:06.0  ( 100.0 % )     0:00:06.0 /  0:00:32.5    5.4
[12/01 17:59:48   4852s] ---------------------------------------------------------------------------------------------
[12/01 17:59:48   4852s] 
[12/01 17:59:48   4852s] End: Area Reclaim Optimization (cpu=0:00:32, real=0:00:06, mem=5292.25M, totSessionCpu=1:20:52).
[12/01 17:59:48   4852s] Placement Snapshot: Density distribution:
[12/01 17:59:48   4852s] [1.00 -  +++]: 0 (0.00%)
[12/01 17:59:48   4852s] [0.95 - 1.00]: 0 (0.00%)
[12/01 17:59:48   4852s] [0.90 - 0.95]: 1 (0.09%)
[12/01 17:59:48   4852s] [0.85 - 0.90]: 1 (0.09%)
[12/01 17:59:48   4852s] [0.80 - 0.85]: 0 (0.00%)
[12/01 17:59:48   4852s] [0.75 - 0.80]: 0 (0.00%)
[12/01 17:59:48   4852s] [0.70 - 0.75]: 0 (0.00%)
[12/01 17:59:48   4852s] [0.65 - 0.70]: 1 (0.09%)
[12/01 17:59:48   4852s] [0.60 - 0.65]: 3 (0.26%)
[12/01 17:59:48   4852s] [0.55 - 0.60]: 1 (0.09%)
[12/01 17:59:48   4852s] [0.50 - 0.55]: 4 (0.35%)
[12/01 17:59:48   4852s] [0.45 - 0.50]: 4 (0.35%)
[12/01 17:59:48   4852s] [0.40 - 0.45]: 3 (0.26%)
[12/01 17:59:48   4852s] [0.35 - 0.40]: 3 (0.26%)
[12/01 17:59:48   4852s] [0.30 - 0.35]: 18 (1.56%)
[12/01 17:59:48   4852s] [0.25 - 0.30]: 37 (3.20%)
[12/01 17:59:48   4852s] [0.20 - 0.25]: 93 (8.04%)
[12/01 17:59:48   4852s] [0.15 - 0.20]: 177 (15.31%)
[12/01 17:59:48   4852s] [0.10 - 0.15]: 524 (45.33%)
[12/01 17:59:48   4852s] [0.05 - 0.10]: 276 (23.88%)
[12/01 17:59:48   4852s] [0.00 - 0.05]: 10 (0.87%)
[12/01 17:59:48   4852s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.3859460.10
[12/01 17:59:48   4852s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:5292.2M
[12/01 17:59:48   4852s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.304, REAL:0.057, MEM:5282.2M
[12/01 17:59:48   4852s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:5282.2M
[12/01 17:59:48   4852s] OPERPROF:   Starting DPlace-Init at level 2, MEM:5282.2M
[12/01 17:59:48   4852s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:5282.2M
[12/01 17:59:48   4852s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.068, REAL:0.060, MEM:5282.2M
[12/01 17:59:48   4852s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:5282.2M
[12/01 17:59:48   4852s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.003, REAL:0.002, MEM:5506.2M
[12/01 17:59:48   4852s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.173, REAL:0.164, MEM:5506.2M
[12/01 17:59:48   4852s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.173, REAL:0.164, MEM:5506.2M
[12/01 17:59:48   4852s] TDRefine: refinePlace mode is spiral
[12/01 17:59:48   4852s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3859460.22
[12/01 17:59:48   4852s] OPERPROF: Starting RefinePlace at level 1, MEM:5506.2M
[12/01 17:59:48   4852s] *** Starting refinePlace (1:20:53 mem=5506.2M) ***
[12/01 17:59:48   4852s] Total net bbox length = 4.030e+06 (1.848e+06 2.182e+06) (ext = 3.843e+03)
[12/01 17:59:48   4852s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/01 17:59:48   4852s] 
[12/01 17:59:48   4852s] Starting Small incrNP...
[12/01 17:59:48   4852s] User Input Parameters:
[12/01 17:59:48   4852s] - Congestion Driven    : Off
[12/01 17:59:48   4852s] - Timing Driven        : Off
[12/01 17:59:48   4852s] - Area-Violation Based : Off
[12/01 17:59:48   4852s] - Start Rollback Level : -5
[12/01 17:59:48   4852s] - Legalized            : On
[12/01 17:59:48   4852s] - Window Based         : Off
[12/01 17:59:48   4852s] - eDen incr mode       : Off
[12/01 17:59:48   4852s] - Small incr mode      : On
[12/01 17:59:48   4852s] 
[12/01 17:59:48   4852s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:5506.2M
[12/01 17:59:48   4852s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:5506.2M
[12/01 17:59:48   4852s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.027, REAL:0.021, MEM:5538.2M
[12/01 17:59:48   4852s] default core: bins with density > 0.750 = 96.63 % ( 1117 / 1156 )
[12/01 17:59:48   4852s] Density distribution unevenness ratio = 2.670%
[12/01 17:59:48   4852s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.040, REAL:0.034, MEM:5538.2M
[12/01 17:59:48   4852s] cost 1.157143, thresh 1.000000
[12/01 17:59:48   4852s] OPERPROF:   Starting spMPad at level 2, MEM:5538.2M
[12/01 17:59:48   4852s] OPERPROF:     Starting spContextMPad at level 3, MEM:5538.2M
[12/01 17:59:48   4852s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:5538.2M
[12/01 17:59:48   4852s] MP Top (129299): mp=1.045. U=0.909.
[12/01 17:59:48   4852s] OPERPROF:   Finished spMPad at level 2, CPU:0.024, REAL:0.024, MEM:5538.2M
[12/01 17:59:48   4852s] MPU (129299) 0.909 -> 0.950
[12/01 17:59:48   4852s] incrNP th 1.000, 0.100
[12/01 17:59:48   4852s] clkAW=1 clkAWMode=2 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.050 maxM=-1 pMaxM=3
[12/01 17:59:48   4852s] OPERPROF:   Starting IPInitSPData at level 2, MEM:5538.2M
[12/01 17:59:48   4852s] OPERPROF:     Starting spInitNetWt at level 3, MEM:5538.2M
[12/01 17:59:48   4852s] no activity file in design. spp won't run.
[12/01 17:59:48   4852s] [spp] 0
[12/01 17:59:48   4852s] [adp] 0:1:1:3
[12/01 17:59:48   4853s] OPERPROF:     Finished spInitNetWt at level 3, CPU:0.027, REAL:0.027, MEM:5538.2M
[12/01 17:59:48   4853s] SP #FI/SF FL/PI 140/0 127216/2083
[12/01 17:59:48   4853s] OPERPROF:   Finished IPInitSPData at level 2, CPU:0.065, REAL:0.065, MEM:5538.2M
[12/01 17:59:48   4853s] NP #FI/FS/SF FL/PI: 140/0/0 129299/2083
[12/01 17:59:48   4853s] no activity file in design. spp won't run.
[12/01 17:59:48   4853s] RPlace IncrNP: Rollback Lev = -3
[12/01 17:59:48   4853s] OPERPROF:   Starting npPlace at level 2, MEM:5587.0M
[12/01 17:59:48   4853s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[12/01 17:59:48   4853s] No instances found in the vector
[12/01 17:59:48   4853s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=5351.0M, DRC: 0)
[12/01 17:59:48   4853s] 0 (out of 0) MH cells were successfully legalized.
[12/01 17:59:51   4876s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[12/01 17:59:51   4876s] No instances found in the vector
[12/01 17:59:51   4876s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=5909.9M, DRC: 0)
[12/01 17:59:51   4876s] 0 (out of 0) MH cells were successfully legalized.
[12/01 17:59:54   4911s] Legalizing MH Cells... 0 / 0 / 0 (level 10)
[12/01 17:59:54   4911s] No instances found in the vector
[12/01 17:59:54   4911s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=5918.0M, DRC: 0)
[12/01 17:59:54   4911s] 0 (out of 0) MH cells were successfully legalized.
[12/01 17:59:56   4934s] OPERPROF:   Finished npPlace at level 2, CPU:80.734, REAL:7.810, MEM:5704.6M
[12/01 17:59:56   4934s] no activity file in design. spp won't run.
[12/01 17:59:56   4934s] OPERPROF:   Starting IPDeleteSPData at level 2, MEM:5704.6M
[12/01 17:59:56   4934s] OPERPROF:   Finished IPDeleteSPData at level 2, CPU:0.000, REAL:0.000, MEM:5704.6M
[12/01 17:59:56   4934s] 
[12/01 17:59:56   4934s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:5704.6M
[12/01 17:59:56   4934s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:5704.6M
[12/01 17:59:56   4934s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.027, REAL:0.021, MEM:5704.6M
[12/01 17:59:56   4934s] default core: bins with density > 0.750 = 95.67 % ( 1106 / 1156 )
[12/01 17:59:56   4934s] Density distribution unevenness ratio = 2.868%
[12/01 17:59:56   4934s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.043, REAL:0.037, MEM:5704.6M
[12/01 17:59:56   4934s] RPlace postIncrNP: Density = 1.157143 -> 1.031429.
[12/01 17:59:56   4934s] RPlace postIncrNP Info: Density distribution changes:
[12/01 17:59:56   4934s] [1.10+      ] :	 3 (0.26%) -> 0 (0.00%)
[12/01 17:59:56   4934s] [1.05 - 1.10] :	 2 (0.17%) -> 0 (0.00%)
[12/01 17:59:56   4934s] [1.00 - 1.05] :	 7 (0.61%) -> 14 (1.21%)
[12/01 17:59:56   4934s] [0.95 - 1.00] :	 274 (23.70%) -> 320 (27.68%)
[12/01 17:59:56   4934s] [0.90 - 0.95] :	 513 (44.38%) -> 455 (39.36%)
[12/01 17:59:56   4934s] [0.85 - 0.90] :	 189 (16.35%) -> 190 (16.44%)
[12/01 17:59:56   4934s] [0.80 - 0.85] :	 90 (7.79%) -> 94 (8.13%)
[12/01 17:59:56   4934s] Move report: incrNP moves 124483 insts, mean move: 5.93 um, max move: 185.92 um 
[12/01 17:59:56   4934s] 	Max move on inst (DD_MUX/FE_OCPC70144_FE_OFN689_FE_DBTN5_n8): (590.24, 533.68) --> (486.64, 616.00)
[12/01 17:59:56   4934s] Finished incrNP (cpu=0:01:22, real=0:00:08.0, mem=5704.6M)
[12/01 17:59:56   4934s] End of Small incrNP (cpu=0:01:22, real=0:00:08.0)
[12/01 17:59:56   4934s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:5704.6M
[12/01 17:59:56   4934s] Starting refinePlace ...
[12/01 17:59:56   4934s] Rule aware DDP is turned off due to no Spiral.
[12/01 17:59:57   4934s] ** Cut row section cpu time 0:00:00.0.
[12/01 17:59:57   4934s]    Spread Effort: high, standalone mode, useDDP on.
[12/01 17:59:57   4942s] [CPU] RefinePlace/preRPlace (cpu=0:00:07.5, real=0:00:01.0, mem=5704.6MB) @(1:22:15 - 1:22:22).
[12/01 17:59:57   4942s] Move report: preRPlace moves 56729 insts, mean move: 1.21 um, max move: 12.88 um 
[12/01 17:59:57   4942s] 	Max move on inst (B1/U6106): (207.20, 1102.08) --> (220.08, 1102.08)
[12/01 17:59:57   4942s] 	Length: 5 sites, height: 1 rows, site name: core7T, cell type: NAND2X1
[12/01 17:59:57   4942s] Move report: Detail placement moves 56729 insts, mean move: 1.21 um, max move: 12.88 um 
[12/01 17:59:57   4942s] 	Max move on inst (B1/U6106): (207.20, 1102.08) --> (220.08, 1102.08)
[12/01 17:59:57   4942s] 	Runtime: CPU: 0:00:07.6 REAL: 0:00:01.0 MEM: 5704.6MB
[12/01 17:59:58   4942s] Statistics of distance of Instance movement in refine placement:
[12/01 17:59:58   4942s]   maximum (X+Y) =       185.36 um
[12/01 17:59:58   4942s]   inst (DD_MUX/FE_OCPC70144_FE_OFN689_FE_DBTN5_n8) with max move: (590.24, 533.68) -> (487.2, 616)
[12/01 17:59:58   4942s]   mean    (X+Y) =         6.02 um
[12/01 17:59:58   4942s] Total instances flipped for legalization: 3
[12/01 17:59:58   4942s] Summary Report:
[12/01 17:59:58   4942s] Instances move: 124823 (out of 129299 movable)
[12/01 17:59:58   4942s] Instances flipped: 3
[12/01 17:59:58   4942s] Mean displacement: 6.02 um
[12/01 17:59:58   4942s] Max displacement: 185.36 um (Instance: DD_MUX/FE_OCPC70144_FE_OFN689_FE_DBTN5_n8) (590.24, 533.68) -> (487.2, 616)
[12/01 17:59:58   4942s] 	Length: 4 sites, height: 1 rows, site name: core7T, cell type: INVX4
[12/01 17:59:58   4942s] Total instances moved : 124823
[12/01 17:59:58   4942s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:7.591, REAL:1.164, MEM:5704.6M
[12/01 17:59:58   4942s] Total net bbox length = 4.004e+06 (1.838e+06 2.166e+06) (ext = 3.901e+03)
[12/01 17:59:58   4942s] Runtime: CPU: 0:01:30 REAL: 0:00:10.0 MEM: 5704.6MB
[12/01 17:59:58   4942s] [CPU] RefinePlace/total (cpu=0:01:30, real=0:00:10.0, mem=5704.6MB) @(1:20:53 - 1:22:22).
[12/01 17:59:58   4942s] *** Finished refinePlace (1:22:22 mem=5704.6M) ***
[12/01 17:59:58   4942s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3859460.22
[12/01 17:59:58   4942s] OPERPROF: Finished RefinePlace at level 1, CPU:89.584, REAL:9.691, MEM:5704.6M
[12/01 17:59:58   4942s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:5704.6M
[12/01 17:59:58   4943s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.311, REAL:0.073, MEM:5361.6M
[12/01 17:59:58   4943s] *** maximum move = 185.36 um ***
[12/01 17:59:58   4943s] *** Finished re-routing un-routed nets (5361.6M) ***
[12/01 17:59:59   4946s] TotalInstCnt at stopUpdate before init: 129,393
[12/01 17:59:59   4946s] OPERPROF: Starting DPlace-Init at level 1, MEM:5361.6M
[12/01 17:59:59   4946s] z: 2, totalTracks: 1
[12/01 17:59:59   4946s] z: 4, totalTracks: 1
[12/01 17:59:59   4946s] z: 6, totalTracks: 1
[12/01 17:59:59   4946s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 
[12/01 17:59:59   4946s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:5361.6M
[12/01 17:59:59   4946s] 
[12/01 17:59:59   4946s] Skipping Bad Lib Cell Checking (CMU) !
[12/01 17:59:59   4946s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.043, REAL:0.037, MEM:5585.6M
[12/01 17:59:59   4946s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:5585.6M
[12/01 17:59:59   4946s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.000, MEM:5585.6M
[12/01 17:59:59   4946s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=5585.6MB).
[12/01 17:59:59   4946s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.158, REAL:0.151, MEM:5585.6M
[12/01 17:59:59   4947s] TotalInstCnt at stopUpdate after init: 129,439
[12/01 17:59:59   4947s] 
[12/01 17:59:59   4947s] *** Finish Physical Update (cpu=0:01:35 real=0:00:11.0 mem=5361.6M) ***
[12/01 17:59:59   4947s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.3859460.10
[12/01 18:00:00   4948s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 16 threads.
[12/01 18:00:00   4948s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:00:00   4948s] ** GigaOpt Optimizer WNS Slack -1.385 TNS Slack -1241.638 Density 90.92
[12/01 18:00:00   4948s] Skipped Place ECO bump recovery (WNS opt)
[12/01 18:00:00   4948s] Optimizer WNS Pass 2
[12/01 18:00:00   4948s] OptDebug: Start of Optimizer WNS Pass 2:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-1.385|-1166.169|
|reg2reg   |-0.867| -622.625|
|HEPG      |-0.867| -622.625|
|All Paths |-1.385|-1241.638|
+----------+------+---------+

[12/01 18:00:00   4948s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:5361.6M
[12/01 18:00:00   4948s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.002, REAL:0.002, MEM:5361.6M
[12/01 18:00:00   4948s] Info: Begin MT loop @oiCellDelayCachingJob with 16 threads.
[12/01 18:00:00   4948s] Info: End MT loop @oiCellDelayCachingJob.
[12/01 18:00:00   4948s] Active Path Group: reg2reg  
[12/01 18:00:00   4949s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+-------------------------------+
[12/01 18:00:00   4949s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|           End Point           |
[12/01 18:00:00   4949s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+-------------------------------+
[12/01 18:00:00   4949s] |  -0.867|   -1.385|-622.625|-1241.638|   90.92%|   0:00:00.0| 5361.6M|        wc|  reg2reg| B1/ram_reg[126]/D             |
[12/01 18:00:00   4949s] |  -0.767|   -1.298|-621.419|-1239.897|   90.92%|   0:00:00.0| 5361.6M|        wc|  reg2reg| B1/ram_reg[149]/D             |
[12/01 18:00:00   4949s] |  -0.744|   -1.364|-620.104|-1241.670|   90.92%|   0:00:00.0| 5361.6M|        wc|  reg2reg| B1/ram_reg[126]/D             |
[12/01 18:00:00   4950s] |  -0.724|   -1.364|-619.898|-1244.004|   90.92%|   0:00:00.0| 5361.6M|        wc|  reg2reg| B0/ram_reg[127]/D             |
[12/01 18:00:01   4951s] |  -0.689|   -1.364|-618.517|-1245.190|   90.92%|   0:00:01.0| 5361.6M|        wc|  reg2reg| B0/ram_reg[127]/D             |
[12/01 18:00:01   4954s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:00:01   4954s] |  -0.668|   -1.364|-616.750|-1246.286|   90.93%|   0:00:00.0| 5361.6M|        wc|  reg2reg| B1/ram_reg[127]/D             |
[12/01 18:00:02   4957s] |  -0.654|   -1.350|-613.960|-1242.509|   90.94%|   0:00:01.0| 5361.6M|        wc|  reg2reg| B2/ram_reg[71]/D              |
[12/01 18:00:02   4960s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:00:02   4960s] |  -0.642|   -1.350|-611.562|-1243.186|   90.94%|   0:00:00.0| 5361.6M|        wc|  reg2reg| B0/ram_reg[151]/D             |
[12/01 18:00:02   4964s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:00:02   4964s] |  -0.630|   -1.310|-608.717|-1239.864|   90.94%|   0:00:00.0| 5361.6M|        wc|  reg2reg| B2/ram_reg[135]/D             |
[12/01 18:00:03   4968s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:00:03   4968s] |  -0.619|   -1.310|-603.880|-1237.379|   90.95%|   0:00:01.0| 5361.6M|        wc|  reg2reg| B0/ram_reg[95]/D              |
[12/01 18:00:03   4973s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:00:03   4973s] |  -0.674|   -1.293|-598.147|-1234.067|   90.97%|   0:00:00.0| 5361.6M|        wc|  reg2reg| B1/ram_reg[511]/D             |
[12/01 18:00:03   4973s] |  -0.668|   -1.293|-598.126|-1234.067|   90.97%|   0:00:00.0| 5361.6M|        wc|  reg2reg| B1/ram_reg[511]/D             |
[12/01 18:00:03   4973s] |  -0.612|   -1.293|-597.477|-1234.067|   90.97%|   0:00:00.0| 5361.6M|        wc|  reg2reg| B2/ram_reg[71]/D              |
[12/01 18:00:04   4977s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:00:04   4977s] |  -0.609|   -1.293|-596.346|-1234.163|   90.98%|   0:00:01.0| 5361.6M|        wc|  reg2reg| B1/ram_reg[127]/D             |
[12/01 18:00:04   4978s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:00:04   4978s] |  -0.602|   -1.293|-595.581|-1234.360|   90.99%|   0:00:00.0| 5361.6M|        wc|  reg2reg| B2/ram_reg[71]/D              |
[12/01 18:00:04   4981s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:00:04   4981s] |  -0.602|   -1.286|-594.562|-1233.899|   91.00%|   0:00:00.0| 5361.6M|        wc|  reg2reg| B2/ram_reg[71]/D              |
[12/01 18:00:04   4982s] |  -0.602|   -1.286|-594.521|-1234.185|   91.00%|   0:00:00.0| 5361.6M|        wc|  reg2reg| B2/ram_reg[71]/D              |
[12/01 18:00:04   4982s] Starting generalSmallTnsOpt
[12/01 18:00:04   4982s] Ending generalSmallTnsOpt End
[12/01 18:00:04   4982s] |  -0.602|   -1.286|-594.521|-1234.185|   91.00%|   0:00:00.0| 5361.6M|        wc|  reg2reg| B2/ram_reg[71]/D              |
[12/01 18:00:04   4982s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+-------------------------------+
[12/01 18:00:04   4982s] 
[12/01 18:00:04   4982s] *** Finish Core Optimize Step (cpu=0:00:34.0 real=0:00:04.0 mem=5361.6M) ***
[12/01 18:00:04   4982s] Active Path Group: default 
[12/01 18:00:04   4983s] +--------+---------+---------+---------+---------+------------+--------+----------+---------+-------------------------------+
[12/01 18:00:04   4983s] |  WNS   | All WNS |   TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|           End Point           |
[12/01 18:00:04   4983s] +--------+---------+---------+---------+---------+------------+--------+----------+---------+-------------------------------+
[12/01 18:00:04   4983s] |  -1.286|   -1.286|-1159.956|-1234.185|   91.00%|   0:00:00.0| 5361.6M|        wc|  default| B1/ram_reg[127]/D             |
[12/01 18:00:05   4984s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:00:05   4986s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:00:05   4987s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:00:05   4987s] |  -1.201|   -1.201|-1154.090|-1230.420|   91.02%|   0:00:01.0| 5552.4M|        wc|  default| B1/ram_reg[319]/D             |
[12/01 18:00:06   4997s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:00:06   4997s] |  -1.191|   -1.191|-1148.081|-1223.993|   91.02%|   0:00:01.0| 5552.4M|        wc|  default| B2/ram_reg[71]/D              |
[12/01 18:00:07   5004s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:00:07   5004s] |  -1.183|   -1.183|-1140.528|-1219.310|   91.03%|   0:00:01.0| 5552.4M|        wc|  default| B1/ram_reg[183]/D             |
[12/01 18:00:09   5014s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:00:09   5014s] |  -1.179|   -1.179|-1134.335|-1213.953|   91.04%|   0:00:02.0| 5590.6M|        wc|  default| B1/ram_reg[167]/D             |
[12/01 18:00:09   5018s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:00:09   5018s] |  -1.168|   -1.168|-1127.599|-1206.246|   91.05%|   0:00:00.0| 5590.6M|        wc|  default| B2/ram_reg[71]/D              |
[12/01 18:00:10   5025s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:00:10   5025s] |  -1.160|   -1.160|-1133.945|-1212.602|   91.05%|   0:00:01.0| 5590.6M|        wc|  default| B3/ram_reg[423]/D             |
[12/01 18:00:11   5034s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:00:11   5034s] |  -1.156|   -1.156|-1126.203|-1205.002|   91.06%|   0:00:01.0| 5647.8M|        wc|  default| B1/ram_reg[39]/D              |
[12/01 18:00:12   5042s] |  -1.155|   -1.155|-1124.763|-1203.762|   91.06%|   0:00:01.0| 5647.8M|        wc|  default| B2/ram_reg[71]/D              |
[12/01 18:00:12   5045s] |  -1.155|   -1.155|-1124.317|-1203.316|   91.06%|   0:00:00.0| 5647.8M|        wc|  default| B2/ram_reg[71]/D              |
[12/01 18:00:12   5047s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:00:12   5047s] |  -1.155|   -1.155|-1123.709|-1202.596|   91.07%|   0:00:00.0| 5647.8M|        wc|  default| B2/ram_reg[71]/D              |
[12/01 18:00:12   5047s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:00:12   5047s] |  -1.155|   -1.155|-1123.622|-1202.513|   91.07%|   0:00:00.0| 5647.8M|        wc|  default| B2/ram_reg[71]/D              |
[12/01 18:00:14   5068s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:00:14   5072s] Starting generalSmallTnsOpt
[12/01 18:00:14   5072s] Ending generalSmallTnsOpt End
[12/01 18:00:14   5075s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:00:14   5075s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:00:14   5075s] |  -1.155|   -1.155|-1131.886|-1208.481|   91.23%|   0:00:02.0| 5647.8M|        wc|  default| B2/ram_reg[71]/D              |
[12/01 18:00:14   5075s] +--------+---------+---------+---------+---------+------------+--------+----------+---------+-------------------------------+
[12/01 18:00:14   5075s] 
[12/01 18:00:14   5075s] *** Finish Core Optimize Step (cpu=0:01:33 real=0:00:10.0 mem=5647.8M) ***
[12/01 18:00:15   5075s] 
[12/01 18:00:15   5075s] *** Finished Optimize Step Cumulative (cpu=0:02:07 real=0:00:15.0 mem=5647.8M) ***
[12/01 18:00:15   5075s] OptDebug: End of Optimizer WNS Pass 2:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-1.155|-1131.886|
|reg2reg   |-0.602| -593.039|
|HEPG      |-0.602| -593.039|
|All Paths |-1.155|-1208.481|
+----------+------+---------+

[12/01 18:00:15   5075s] ** GigaOpt Optimizer WNS Slack -1.155 TNS Slack -1208.481 Density 91.23
[12/01 18:00:15   5075s] Placement Snapshot: Density distribution:
[12/01 18:00:15   5075s] [1.00 -  +++]: 0 (0.00%)
[12/01 18:00:15   5075s] [0.95 - 1.00]: 1 (0.09%)
[12/01 18:00:15   5075s] [0.90 - 0.95]: 1 (0.09%)
[12/01 18:00:15   5075s] [0.85 - 0.90]: 0 (0.00%)
[12/01 18:00:15   5075s] [0.80 - 0.85]: 0 (0.00%)
[12/01 18:00:15   5075s] [0.75 - 0.80]: 0 (0.00%)
[12/01 18:00:15   5075s] [0.70 - 0.75]: 0 (0.00%)
[12/01 18:00:15   5075s] [0.65 - 0.70]: 1 (0.09%)
[12/01 18:00:15   5075s] [0.60 - 0.65]: 1 (0.09%)
[12/01 18:00:15   5075s] [0.55 - 0.60]: 0 (0.00%)
[12/01 18:00:15   5075s] [0.50 - 0.55]: 5 (0.43%)
[12/01 18:00:15   5075s] [0.45 - 0.50]: 5 (0.43%)
[12/01 18:00:15   5075s] [0.40 - 0.45]: 4 (0.35%)
[12/01 18:00:15   5075s] [0.35 - 0.40]: 6 (0.52%)
[12/01 18:00:15   5075s] [0.30 - 0.35]: 21 (1.82%)
[12/01 18:00:15   5075s] [0.25 - 0.30]: 34 (2.94%)
[12/01 18:00:15   5075s] [0.20 - 0.25]: 83 (7.18%)
[12/01 18:00:15   5075s] [0.15 - 0.20]: 165 (14.27%)
[12/01 18:00:15   5075s] [0.10 - 0.15]: 468 (40.48%)
[12/01 18:00:15   5075s] [0.05 - 0.10]: 349 (30.19%)
[12/01 18:00:15   5075s] [0.00 - 0.05]: 12 (1.04%)
[12/01 18:00:15   5076s] Begin: Area Reclaim Optimization
[12/01 18:00:15   5076s] *** AreaOpt #11 [begin] : totSession cpu/real = 1:24:36.0/1:35:44.3 (0.9), mem = 5647.8M
[12/01 18:00:16   5078s] Usable buffer cells for single buffer setup transform:
[12/01 18:00:16   5078s] BUFX1 
[12/01 18:00:16   5078s] Number of usable buffer cells above: 1
[12/01 18:00:16   5078s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:5647.8M
[12/01 18:00:16   5078s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.004, REAL:0.004, MEM:5647.8M
[12/01 18:00:16   5078s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 16 threads.
[12/01 18:00:16   5078s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:00:16   5078s] Reclaim Optimization WNS Slack -1.155  TNS Slack -1208.481 Density 91.23
[12/01 18:00:16   5078s] +---------+---------+--------+---------+------------+--------+
[12/01 18:00:16   5078s] | Density | Commits |  WNS   |   TNS   |    Real    |  Mem   |
[12/01 18:00:16   5078s] +---------+---------+--------+---------+------------+--------+
[12/01 18:00:16   5078s] |   91.23%|        -|  -1.155|-1208.481|   0:00:00.0| 5647.8M|
[12/01 18:00:17   5079s] #optDebug: <stH: 3.9200 MiSeL: 160.1280>
[12/01 18:00:17   5080s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:00:17   5080s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:00:18   5096s] |   91.01%|      367|  -1.155|-1197.485|   0:00:02.0| 5647.8M|
[12/01 18:00:19   5100s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:00:19   5100s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:00:19   5100s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:00:19   5101s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:00:19   5101s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:00:19   5101s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:00:20   5102s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:00:20   5102s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:00:20   5103s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:00:20   5103s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:00:20   5103s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:00:20   5103s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:00:20   5104s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:00:20   5104s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:00:20   5104s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:00:20   5105s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:00:20   5105s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:00:20   5105s] |   90.98%|      334|  -1.144|-1198.288|   0:00:02.0| 5647.8M|
[12/01 18:00:20   5106s] |   90.98%|        0|  -1.144|-1198.288|   0:00:00.0| 5647.8M|
[12/01 18:00:20   5106s] +---------+---------+--------+---------+------------+--------+
[12/01 18:00:20   5106s] Reclaim Optimization End WNS Slack -1.144  TNS Slack -1198.288 Density 90.98
[12/01 18:00:20   5106s] 
[12/01 18:00:20   5106s] ** Summary: Restruct = 0 Buffer Deletion = 312 Declone = 59 Resize = 87 **
[12/01 18:00:20   5106s] --------------------------------------------------------------
[12/01 18:00:20   5106s] |                                   | Total     | Sequential |
[12/01 18:00:20   5106s] --------------------------------------------------------------
[12/01 18:00:20   5106s] | Num insts resized                 |      87  |       0    |
[12/01 18:00:20   5106s] | Num insts undone                  |     247  |       0    |
[12/01 18:00:20   5106s] | Num insts Downsized               |      87  |       0    |
[12/01 18:00:20   5106s] | Num insts Samesized               |       0  |       0    |
[12/01 18:00:20   5106s] | Num insts Upsized                 |       0  |       0    |
[12/01 18:00:20   5106s] | Num multiple commits+uncommits    |       0  |       -    |
[12/01 18:00:20   5106s] --------------------------------------------------------------
[12/01 18:00:20   5106s] Bottom Preferred Layer:
[12/01 18:00:20   5106s] +---------------+------------+------------+----------+
[12/01 18:00:20   5106s] |     Layer     |   OPT_LA   |    CLK     |   Rule   |
[12/01 18:00:20   5106s] +---------------+------------+------------+----------+
[12/01 18:00:20   5106s] | METAL3 (z=3)  |          0 |        227 | default  |
[12/01 18:00:20   5106s] | METAL5 (z=5)  |        253 |          0 | default  |
[12/01 18:00:20   5106s] +---------------+------------+------------+----------+
[12/01 18:00:20   5106s] Via Pillar Rule:
[12/01 18:00:20   5106s]     None
[12/01 18:00:20   5106s] End: Core Area Reclaim Optimization (cpu = 0:00:31.0) (real = 0:00:05.0) **
[12/01 18:00:20   5106s] *** AreaOpt #11 [finish] : cpu/real = 0:00:31.0/0:00:05.8 (5.4), totSession cpu/real = 1:25:07.0/1:35:50.0 (0.9), mem = 5647.8M
[12/01 18:00:20   5106s] 
[12/01 18:00:20   5106s] =============================================================================================
[12/01 18:00:20   5106s]  Step TAT Report for AreaOpt #11                                                20.15-s105_1
[12/01 18:00:20   5106s] =============================================================================================
[12/01 18:00:20   5106s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/01 18:00:20   5106s] ---------------------------------------------------------------------------------------------
[12/01 18:00:20   5106s] [ SlackTraversorInit     ]      1   0:00:00.3  (   5.9 % )     0:00:00.3 /  0:00:00.4    1.0
[12/01 18:00:20   5106s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 18:00:20   5106s] [ OptSingleIteration     ]      3   0:00:00.4  (   6.1 % )     0:00:03.0 /  0:00:27.1    8.9
[12/01 18:00:20   5106s] [ OptGetWeight           ]    222   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 18:00:20   5106s] [ OptEval                ]    222   0:00:01.3  (  22.3 % )     0:00:01.3 /  0:00:18.8   14.6
[12/01 18:00:20   5106s] [ OptCommit              ]    222   0:00:00.2  (   3.4 % )     0:00:00.2 /  0:00:00.3    1.4
[12/01 18:00:20   5106s] [ IncrTimingUpdate       ]     90   0:00:01.0  (  17.3 % )     0:00:01.0 /  0:00:06.4    6.4
[12/01 18:00:20   5106s] [ PostCommitDelayUpdate  ]    244   0:00:00.1  (   1.7 % )     0:00:00.2 /  0:00:01.3    5.9
[12/01 18:00:20   5106s] [ IncrDelayCalc          ]    332   0:00:00.1  (   2.0 % )     0:00:00.1 /  0:00:01.2   10.0
[12/01 18:00:20   5106s] [ MISC                   ]          0:00:02.4  (  41.2 % )     0:00:02.4 /  0:00:03.5    1.5
[12/01 18:00:20   5106s] ---------------------------------------------------------------------------------------------
[12/01 18:00:20   5106s]  AreaOpt #11 TOTAL                  0:00:05.8  ( 100.0 % )     0:00:05.8 /  0:00:31.0    5.4
[12/01 18:00:20   5106s] ---------------------------------------------------------------------------------------------
[12/01 18:00:20   5106s] 
[12/01 18:00:20   5106s] End: Area Reclaim Optimization (cpu=0:00:31, real=0:00:05, mem=5318.81M, totSessionCpu=1:25:07).
[12/01 18:00:20   5106s] Placement Snapshot: Density distribution:
[12/01 18:00:20   5106s] [1.00 -  +++]: 0 (0.00%)
[12/01 18:00:20   5106s] [0.95 - 1.00]: 1 (0.09%)
[12/01 18:00:20   5106s] [0.90 - 0.95]: 1 (0.09%)
[12/01 18:00:20   5106s] [0.85 - 0.90]: 0 (0.00%)
[12/01 18:00:20   5106s] [0.80 - 0.85]: 0 (0.00%)
[12/01 18:00:20   5106s] [0.75 - 0.80]: 0 (0.00%)
[12/01 18:00:20   5106s] [0.70 - 0.75]: 0 (0.00%)
[12/01 18:00:20   5106s] [0.65 - 0.70]: 1 (0.09%)
[12/01 18:00:20   5106s] [0.60 - 0.65]: 1 (0.09%)
[12/01 18:00:20   5106s] [0.55 - 0.60]: 0 (0.00%)
[12/01 18:00:20   5106s] [0.50 - 0.55]: 5 (0.43%)
[12/01 18:00:20   5106s] [0.45 - 0.50]: 5 (0.43%)
[12/01 18:00:20   5106s] [0.40 - 0.45]: 4 (0.35%)
[12/01 18:00:20   5106s] [0.35 - 0.40]: 8 (0.69%)
[12/01 18:00:20   5106s] [0.30 - 0.35]: 20 (1.73%)
[12/01 18:00:20   5106s] [0.25 - 0.30]: 40 (3.46%)
[12/01 18:00:20   5106s] [0.20 - 0.25]: 81 (7.01%)
[12/01 18:00:20   5106s] [0.15 - 0.20]: 183 (15.83%)
[12/01 18:00:20   5106s] [0.10 - 0.15]: 459 (39.71%)
[12/01 18:00:20   5106s] [0.05 - 0.10]: 338 (29.24%)
[12/01 18:00:20   5106s] [0.00 - 0.05]: 9 (0.78%)
[12/01 18:00:20   5107s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.3859460.11
[12/01 18:00:20   5107s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:5318.8M
[12/01 18:00:20   5107s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.302, REAL:0.057, MEM:5315.8M
[12/01 18:00:20   5107s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:5315.8M
[12/01 18:00:20   5107s] OPERPROF:   Starting DPlace-Init at level 2, MEM:5315.8M
[12/01 18:00:20   5107s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:5315.8M
[12/01 18:00:21   5107s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.068, REAL:0.061, MEM:5315.8M
[12/01 18:00:21   5107s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:5315.8M
[12/01 18:00:21   5107s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.004, REAL:0.003, MEM:5539.8M
[12/01 18:00:21   5107s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.176, REAL:0.167, MEM:5539.8M
[12/01 18:00:21   5107s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.176, REAL:0.167, MEM:5539.8M
[12/01 18:00:21   5107s] TDRefine: refinePlace mode is spiral
[12/01 18:00:21   5107s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3859460.23
[12/01 18:00:21   5107s] OPERPROF: Starting RefinePlace at level 1, MEM:5539.8M
[12/01 18:00:21   5107s] *** Starting refinePlace (1:25:08 mem=5539.8M) ***
[12/01 18:00:21   5107s] Total net bbox length = 4.014e+06 (1.842e+06 2.172e+06) (ext = 3.896e+03)
[12/01 18:00:21   5107s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/01 18:00:21   5107s] 
[12/01 18:00:21   5107s] Starting Small incrNP...
[12/01 18:00:21   5107s] User Input Parameters:
[12/01 18:00:21   5107s] - Congestion Driven    : Off
[12/01 18:00:21   5107s] - Timing Driven        : Off
[12/01 18:00:21   5107s] - Area-Violation Based : Off
[12/01 18:00:21   5107s] - Start Rollback Level : -5
[12/01 18:00:21   5107s] - Legalized            : On
[12/01 18:00:21   5107s] - Window Based         : Off
[12/01 18:00:21   5107s] - eDen incr mode       : Off
[12/01 18:00:21   5107s] - Small incr mode      : On
[12/01 18:00:21   5107s] 
[12/01 18:00:21   5107s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:5539.8M
[12/01 18:00:21   5107s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:5539.8M
[12/01 18:00:21   5107s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.027, REAL:0.022, MEM:5571.8M
[12/01 18:00:21   5107s] default core: bins with density > 0.750 = 95.85 % ( 1108 / 1156 )
[12/01 18:00:21   5107s] Density distribution unevenness ratio = 2.834%
[12/01 18:00:21   5107s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.042, REAL:0.037, MEM:5571.8M
[12/01 18:00:21   5107s] cost 1.061429, thresh 1.000000
[12/01 18:00:21   5107s] OPERPROF:   Starting spMPad at level 2, MEM:5571.8M
[12/01 18:00:21   5107s] OPERPROF:     Starting spContextMPad at level 3, MEM:5571.8M
[12/01 18:00:21   5107s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.001, REAL:0.000, MEM:5571.8M
[12/01 18:00:21   5107s] MP Top (129383): mp=1.045. U=0.910.
[12/01 18:00:21   5107s] OPERPROF:   Finished spMPad at level 2, CPU:0.027, REAL:0.027, MEM:5571.8M
[12/01 18:00:21   5107s] MPU (129383) 0.910 -> 0.950
[12/01 18:00:21   5107s] incrNP th 1.000, 0.100
[12/01 18:00:21   5107s] clkAW=1 clkAWMode=2 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.050 maxM=-1 pMaxM=3
[12/01 18:00:21   5107s] OPERPROF:   Starting IPInitSPData at level 2, MEM:5571.8M
[12/01 18:00:21   5107s] OPERPROF:     Starting spInitNetWt at level 3, MEM:5571.8M
[12/01 18:00:21   5107s] no activity file in design. spp won't run.
[12/01 18:00:21   5107s] [spp] 0
[12/01 18:00:21   5107s] [adp] 0:1:1:3
[12/01 18:00:21   5107s] OPERPROF:     Finished spInitNetWt at level 3, CPU:0.028, REAL:0.028, MEM:5571.8M
[12/01 18:00:21   5107s] SP #FI/SF FL/PI 140/0 127300/2083
[12/01 18:00:21   5107s] OPERPROF:   Finished IPInitSPData at level 2, CPU:0.067, REAL:0.067, MEM:5571.8M
[12/01 18:00:21   5107s] NP #FI/FS/SF FL/PI: 140/0/0 129383/2083
[12/01 18:00:21   5108s] no activity file in design. spp won't run.
[12/01 18:00:21   5108s] RPlace IncrNP: Rollback Lev = -3
[12/01 18:00:21   5108s] OPERPROF:   Starting npPlace at level 2, MEM:5620.6M
[12/01 18:00:21   5108s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[12/01 18:00:21   5108s] No instances found in the vector
[12/01 18:00:21   5108s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=5390.1M, DRC: 0)
[12/01 18:00:21   5108s] 0 (out of 0) MH cells were successfully legalized.
[12/01 18:00:23   5129s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[12/01 18:00:23   5129s] No instances found in the vector
[12/01 18:00:23   5129s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=5947.1M, DRC: 0)
[12/01 18:00:23   5129s] 0 (out of 0) MH cells were successfully legalized.
[12/01 18:00:26   5160s] Legalizing MH Cells... 0 / 0 / 0 (level 10)
[12/01 18:00:26   5160s] No instances found in the vector
[12/01 18:00:26   5160s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=5955.2M, DRC: 0)
[12/01 18:00:26   5160s] 0 (out of 0) MH cells were successfully legalized.
[12/01 18:00:28   5183s] OPERPROF:   Finished npPlace at level 2, CPU:75.201, REAL:7.362, MEM:5741.8M
[12/01 18:00:29   5183s] no activity file in design. spp won't run.
[12/01 18:00:29   5183s] OPERPROF:   Starting IPDeleteSPData at level 2, MEM:5741.8M
[12/01 18:00:29   5183s] OPERPROF:   Finished IPDeleteSPData at level 2, CPU:0.000, REAL:0.000, MEM:5741.8M
[12/01 18:00:29   5183s] 
[12/01 18:00:29   5183s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:5741.8M
[12/01 18:00:29   5183s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:5741.8M
[12/01 18:00:29   5183s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.028, REAL:0.021, MEM:5741.8M
[12/01 18:00:29   5183s] default core: bins with density > 0.750 = 96.63 % ( 1117 / 1156 )
[12/01 18:00:29   5183s] Density distribution unevenness ratio = 2.731%
[12/01 18:00:29   5183s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.043, REAL:0.037, MEM:5741.8M
[12/01 18:00:29   5183s] RPlace postIncrNP: Density = 1.061429 -> 1.027143.
[12/01 18:00:29   5183s] RPlace postIncrNP Info: Density distribution changes:
[12/01 18:00:29   5183s] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[12/01 18:00:29   5183s] [1.05 - 1.10] :	 1 (0.09%) -> 0 (0.00%)
[12/01 18:00:29   5183s] [1.00 - 1.05] :	 9 (0.78%) -> 10 (0.87%)
[12/01 18:00:29   5183s] [0.95 - 1.00] :	 330 (28.55%) -> 314 (27.16%)
[12/01 18:00:29   5183s] [0.90 - 0.95] :	 458 (39.62%) -> 472 (40.83%)
[12/01 18:00:29   5183s] [0.85 - 0.90] :	 188 (16.26%) -> 187 (16.18%)
[12/01 18:00:29   5183s] [0.80 - 0.85] :	 81 (7.01%) -> 102 (8.82%)
[12/01 18:00:29   5183s] Move report: incrNP moves 123205 insts, mean move: 5.20 um, max move: 132.72 um 
[12/01 18:00:29   5183s] 	Max move on inst (B1/FE_OFC60830_n263): (786.80, 792.40) --> (790.16, 921.76)
[12/01 18:00:29   5183s] Finished incrNP (cpu=0:01:16, real=0:00:08.0, mem=5741.8M)
[12/01 18:00:29   5183s] End of Small incrNP (cpu=0:01:16, real=0:00:08.0)
[12/01 18:00:29   5183s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:5741.8M
[12/01 18:00:29   5183s] Starting refinePlace ...
[12/01 18:00:29   5184s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[12/01 18:00:29   5184s] ** Cut row section cpu time 0:00:00.0.
[12/01 18:00:29   5184s]    Spread Effort: high, standalone mode, useDDP on.
[12/01 18:00:30   5191s] [CPU] RefinePlace/preRPlace (cpu=0:00:07.5, real=0:00:01.0, mem=5741.8MB) @(1:26:24 - 1:26:31).
[12/01 18:00:30   5191s] Move report: preRPlace moves 56746 insts, mean move: 1.19 um, max move: 13.44 um 
[12/01 18:00:30   5191s] 	Max move on inst (B2/FE_RC_23615_0): (714.00, 780.64) --> (719.60, 788.48)
[12/01 18:00:30   5191s] 	Length: 5 sites, height: 1 rows, site name: core7T, cell type: NAND2X1
[12/01 18:00:30   5191s] wireLenOptFixPriorityInst 2083 inst fixed
[12/01 18:00:30   5191s] tweakage running in 16 threads.
[12/01 18:00:30   5191s] Placement tweakage begins.
[12/01 18:00:30   5192s] wire length = 4.589e+06
[12/01 18:00:32   5198s] wire length = 4.431e+06
[12/01 18:00:32   5198s] Placement tweakage ends.
[12/01 18:00:32   5198s] Move report: tweak moves 30053 insts, mean move: 3.41 um, max move: 20.16 um 
[12/01 18:00:32   5198s] 	Max move on inst (B3/FE_OFC29331_n31004): (936.32, 525.84) --> (916.16, 525.84)
[12/01 18:00:32   5198s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:06.8, real=0:00:02.0, mem=5786.1MB) @(1:26:32 - 1:26:38).
[12/01 18:00:32   5198s] 
[12/01 18:00:32   5198s] Running Spiral MT with 16 threads  fetchWidth=256 
[12/01 18:00:33   5200s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/01 18:00:33   5200s] [CPU] RefinePlace/Legalization (cpu=0:00:02.6, real=0:00:01.0, mem=5786.1MB) @(1:26:38 - 1:26:41).
[12/01 18:00:33   5201s] Move report: Detail placement moves 70458 insts, mean move: 2.11 um, max move: 19.60 um 
[12/01 18:00:33   5201s] 	Max move on inst (FE_OCPC69807_FE_OFN2022_aa_mux_out_434): (73.92, 533.68) --> (54.32, 533.68)
[12/01 18:00:33   5201s] 	Runtime: CPU: 0:00:17.1 REAL: 0:00:04.0 MEM: 5786.1MB
[12/01 18:00:33   5201s] Statistics of distance of Instance movement in refine placement:
[12/01 18:00:33   5201s]   maximum (X+Y) =       132.72 um
[12/01 18:00:33   5201s]   inst (B1/FE_OFC60830_n263) with max move: (786.8, 792.4) -> (790.16, 921.76)
[12/01 18:00:33   5201s]   mean    (X+Y) =         5.49 um
[12/01 18:00:33   5201s] Total instances flipped for legalization: 3791
[12/01 18:00:33   5201s] Summary Report:
[12/01 18:00:33   5201s] Instances move: 124045 (out of 129383 movable)
[12/01 18:00:33   5201s] Instances flipped: 3791
[12/01 18:00:33   5201s] Mean displacement: 5.49 um
[12/01 18:00:33   5201s] Max displacement: 132.72 um (Instance: B1/FE_OFC60830_n263) (786.8, 792.4) -> (790.16, 921.76)
[12/01 18:00:33   5201s] 	Length: 3 sites, height: 1 rows, site name: core7T, cell type: INVX2
[12/01 18:00:33   5201s] Total instances moved : 124045
[12/01 18:00:33   5201s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:17.089, REAL:4.847, MEM:5786.1M
[12/01 18:00:34   5201s] Total net bbox length = 3.890e+06 (1.725e+06 2.166e+06) (ext = 3.925e+03)
[12/01 18:00:34   5201s] Runtime: CPU: 0:01:34 REAL: 0:00:12.0 MEM: 5786.1MB
[12/01 18:00:34   5201s] [CPU] RefinePlace/total (cpu=0:01:34, real=0:00:12.0, mem=5786.1MB) @(1:25:08 - 1:26:41).
[12/01 18:00:34   5201s] *** Finished refinePlace (1:26:41 mem=5786.1M) ***
[12/01 18:00:34   5201s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3859460.23
[12/01 18:00:34   5201s] OPERPROF: Finished RefinePlace at level 1, CPU:93.568, REAL:12.947, MEM:5786.1M
[12/01 18:00:34   5201s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:5786.1M
[12/01 18:00:34   5201s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.312, REAL:0.074, MEM:5378.1M
[12/01 18:00:34   5201s] *** maximum move = 132.72 um ***
[12/01 18:00:34   5202s] *** Finished re-routing un-routed nets (5378.1M) ***
[12/01 18:00:35   5204s] TotalInstCnt at stopUpdate before init: 129,523
[12/01 18:00:35   5204s] OPERPROF: Starting DPlace-Init at level 1, MEM:5378.1M
[12/01 18:00:35   5204s] z: 2, totalTracks: 1
[12/01 18:00:35   5204s] z: 4, totalTracks: 1
[12/01 18:00:35   5204s] z: 6, totalTracks: 1
[12/01 18:00:35   5204s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 
[12/01 18:00:35   5205s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:5378.1M
[12/01 18:00:35   5205s] 
[12/01 18:00:35   5205s] Skipping Bad Lib Cell Checking (CMU) !
[12/01 18:00:35   5205s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.069, REAL:0.063, MEM:5602.1M
[12/01 18:00:35   5205s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:5602.1M
[12/01 18:00:35   5205s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.000, MEM:5602.1M
[12/01 18:00:35   5205s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=5602.1MB).
[12/01 18:00:35   5205s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.171, REAL:0.164, MEM:5602.1M
[12/01 18:00:35   5206s] TotalInstCnt at stopUpdate after init: 129,523
[12/01 18:00:35   5206s] 
[12/01 18:00:35   5206s] *** Finish Physical Update (cpu=0:01:39 real=0:00:15.0 mem=5378.1M) ***
[12/01 18:00:35   5206s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.3859460.11
[12/01 18:00:36   5207s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 16 threads.
[12/01 18:00:36   5207s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:00:36   5207s] ** GigaOpt Optimizer WNS Slack -1.272 TNS Slack -1236.862 Density 90.98
[12/01 18:00:36   5207s] Recovering Place ECO bump
[12/01 18:00:36   5207s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:5378.1M
[12/01 18:00:36   5207s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.002, REAL:0.002, MEM:5378.1M
[12/01 18:00:36   5207s] Info: Begin MT loop @oiCellDelayCachingJob with 16 threads.
[12/01 18:00:36   5207s] Info: End MT loop @oiCellDelayCachingJob.
[12/01 18:00:36   5207s] Active Path Group: reg2reg  
[12/01 18:00:36   5207s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+-------------------------------+
[12/01 18:00:36   5207s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|           End Point           |
[12/01 18:00:36   5207s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+-------------------------------+
[12/01 18:00:36   5207s] |  -0.750|   -1.272|-619.556|-1236.862|   90.98%|   0:00:00.0| 5378.1M|        wc|  reg2reg| B3/ram_reg[254]/D             |
[12/01 18:00:36   5207s] |  -0.724|   -1.272|-618.743|-1236.755|   90.98%|   0:00:00.0| 5378.1M|        wc|  reg2reg| B1/ram_reg[255]/D             |
[12/01 18:00:36   5208s] |  -0.702|   -1.263|-618.079|-1236.354|   90.98%|   0:00:00.0| 5378.1M|        wc|  reg2reg| B1/ram_reg[255]/D             |
[12/01 18:00:36   5209s] |  -0.686|   -1.263|-617.156|-1236.459|   90.98%|   0:00:00.0| 5378.1M|        wc|  reg2reg| B1/ram_reg[511]/D             |
[12/01 18:00:37   5210s] |  -0.672|   -1.263|-615.695|-1235.003|   90.98%|   0:00:01.0| 5378.1M|        wc|  reg2reg| B0/ram_reg[295]/D             |
[12/01 18:00:37   5212s] |  -0.660|   -1.263|-613.120|-1235.240|   90.98%|   0:00:00.0| 5378.1M|        wc|  reg2reg| B1/ram_reg[254]/D             |
[12/01 18:00:37   5213s] |  -0.651|   -1.263|-612.735|-1235.258|   90.99%|   0:00:00.0| 5378.1M|        wc|  reg2reg| B2/ram_reg[495]/D             |
[12/01 18:00:38   5218s] |  -0.640|   -1.263|-611.983|-1235.869|   90.99%|   0:00:01.0| 5416.2M|        wc|  reg2reg| B1/ram_reg[143]/D             |
[12/01 18:00:38   5221s] |  -0.633|   -1.263|-609.627|-1233.660|   91.01%|   0:00:00.0| 5416.2M|        wc|  reg2reg| B2/ram_reg[495]/D             |
[12/01 18:00:38   5223s] |  -0.633|   -1.263|-608.663|-1233.460|   91.01%|   0:00:00.0| 5416.2M|        wc|  reg2reg| B2/ram_reg[495]/D             |
[12/01 18:00:38   5223s] |  -0.631|   -1.263|-608.600|-1233.474|   91.01%|   0:00:00.0| 5416.2M|        wc|  reg2reg| B2/ram_reg[495]/D             |
[12/01 18:00:38   5223s] |  -0.631|   -1.263|-608.468|-1233.385|   91.01%|   0:00:00.0| 5416.2M|        wc|  reg2reg| B2/ram_reg[495]/D             |
[12/01 18:00:38   5225s] |  -0.631|   -1.263|-608.403|-1233.144|   91.01%|   0:00:00.0| 5416.2M|        wc|  reg2reg| B2/ram_reg[495]/D             |
[12/01 18:00:39   5226s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:00:39   5226s] |  -0.631|   -1.263|-607.905|-1233.315|   91.02%|   0:00:01.0| 5416.2M|        wc|  reg2reg| B2/ram_reg[495]/D             |
[12/01 18:00:39   5226s] |  -0.631|   -1.263|-607.898|-1233.745|   91.03%|   0:00:00.0| 5416.2M|        wc|  reg2reg| B2/ram_reg[495]/D             |
[12/01 18:00:39   5226s] |  -0.627|   -1.263|-607.763|-1234.032|   91.04%|   0:00:00.0| 5416.2M|        wc|  reg2reg| B2/ram_reg[71]/D              |
[12/01 18:00:39   5228s] |  -0.614|   -1.263|-607.539|-1235.115|   91.04%|   0:00:00.0| 5416.2M|        wc|  reg2reg| B2/ram_reg[495]/D             |
[12/01 18:00:39   5230s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:00:39   5230s] |  -0.614|   -1.263|-606.298|-1235.480|   91.05%|   0:00:00.0| 5416.2M|        wc|  reg2reg| B2/ram_reg[495]/D             |
[12/01 18:00:39   5230s] |  -0.614|   -1.263|-606.228|-1235.385|   91.05%|   0:00:00.0| 5416.2M|        wc|  reg2reg| B2/ram_reg[495]/D             |
[12/01 18:00:39   5231s] |  -0.613|   -1.263|-606.225|-1235.463|   91.06%|   0:00:00.0| 5416.2M|        wc|  reg2reg| B2/ram_reg[495]/D             |
[12/01 18:00:39   5231s] |  -0.613|   -1.263|-606.244|-1235.524|   91.06%|   0:00:00.0| 5416.2M|        wc|  reg2reg| B2/ram_reg[495]/D             |
[12/01 18:00:39   5231s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+-------------------------------+
[12/01 18:00:39   5231s] 
[12/01 18:00:39   5231s] *** Finish Core Optimize Step (cpu=0:00:24.3 real=0:00:03.0 mem=5416.2M) ***
[12/01 18:00:40   5231s] Active Path Group: default 
[12/01 18:00:40   5231s] +--------+---------+---------+---------+---------+------------+--------+----------+---------+-------------------------------+
[12/01 18:00:40   5231s] |  WNS   | All WNS |   TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|           End Point           |
[12/01 18:00:40   5231s] +--------+---------+---------+---------+---------+------------+--------+----------+---------+-------------------------------+
[12/01 18:00:40   5231s] |  -1.263|   -1.263|-1158.666|-1235.524|   91.06%|   0:00:00.0| 5416.2M|        wc|  default| B2/ram_reg[78]/D              |
[12/01 18:00:40   5232s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:00:40   5233s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:00:40   5234s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:00:40   5234s] |  -1.191|   -1.191|-1150.601|-1228.739|   91.06%|   0:00:00.0| 5492.6M|        wc|  default| B2/ram_reg[71]/D              |
[12/01 18:00:41   5239s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:00:41   5239s] |  -1.182|   -1.182|-1147.932|-1226.111|   91.05%|   0:00:01.0| 5664.3M|        wc|  default| B3/ram_reg[438]/D             |
[12/01 18:00:41   5242s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:00:41   5242s] |  -1.168|   -1.168|-1146.162|-1224.483|   91.05%|   0:00:00.0| 5664.3M|        wc|  default| B0/ram_reg[431]/D             |
[12/01 18:00:42   5255s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:00:42   5255s] |  -1.157|   -1.157|-1138.405|-1217.616|   91.06%|   0:00:01.0| 5664.3M|        wc|  default| B0/ram_reg[303]/D             |
[12/01 18:00:43   5265s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:00:43   5265s] |  -1.152|   -1.152|-1133.904|-1213.112|   91.09%|   0:00:01.0| 5683.5M|        wc|  default| B2/ram_reg[71]/D              |
[12/01 18:00:45   5282s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:00:45   5282s] |  -1.263|   -1.263|-1129.550|-1209.107|   91.07%|   0:00:02.0| 5836.1M|        wc|  default| B0/ram_reg[303]/D             |
[12/01 18:00:45   5282s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:00:45   5282s] |  -1.224|   -1.224|-1140.377|-1218.818|   91.08%|   0:00:00.0| 5836.1M|        wc|  default| B0/ram_reg[431]/D             |
[12/01 18:00:45   5283s] |  -1.207|   -1.207|-1138.326|-1216.904|   91.08%|   0:00:00.0| 5836.1M|        wc|  default| B1/ram_reg[55]/D              |
[12/01 18:00:45   5286s] |  -1.198|   -1.198|-1137.731|-1216.217|   91.09%|   0:00:00.0| 5836.1M|        wc|  default| B1/ram_reg[310]/D             |
[12/01 18:00:46   5288s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:00:46   5288s] |  -1.177|   -1.177|-1134.577|-1213.148|   91.09%|   0:00:01.0| 5836.1M|        wc|  default| B1/ram_reg[310]/D             |
[12/01 18:00:46   5289s] |  -1.169|   -1.169|-1126.865|-1206.323|   91.08%|   0:00:00.0| 5836.1M|        wc|  default| B2/ram_reg[71]/D              |
[12/01 18:00:46   5289s] |  -1.169|   -1.169|-1126.861|-1206.302|   91.08%|   0:00:00.0| 5836.1M|        wc|  default| B2/ram_reg[71]/D              |
[12/01 18:00:47   5296s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:00:47   5296s] |  -1.169|   -1.169|-1124.528|-1203.962|   91.10%|   0:00:01.0| 5836.1M|        wc|  default| B2/ram_reg[71]/D              |
[12/01 18:00:47   5297s] |  -1.169|   -1.169|-1124.603|-1203.998|   91.11%|   0:00:00.0| 5836.1M|        wc|  default| B2/ram_reg[71]/D              |
[12/01 18:00:47   5297s] +--------+---------+---------+---------+---------+------------+--------+----------+---------+-------------------------------+
[12/01 18:00:47   5297s] 
[12/01 18:00:47   5297s] *** Finish Core Optimize Step (cpu=0:01:06 real=0:00:07.0 mem=5836.1M) ***
[12/01 18:00:47   5297s] 
[12/01 18:00:47   5297s] *** Finished Optimize Step Cumulative (cpu=0:01:30 real=0:00:11.0 mem=5836.1M) ***
[12/01 18:00:47   5297s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:5836.1M
[12/01 18:00:47   5297s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.326, REAL:0.079, MEM:5350.1M
[12/01 18:00:47   5297s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:5350.1M
[12/01 18:00:47   5297s] OPERPROF:   Starting DPlace-Init at level 2, MEM:5350.1M
[12/01 18:00:47   5297s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:5350.1M
[12/01 18:00:47   5297s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.070, REAL:0.061, MEM:5350.1M
[12/01 18:00:47   5297s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:5350.1M
[12/01 18:00:47   5297s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.003, REAL:0.002, MEM:5574.1M
[12/01 18:00:47   5297s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.177, REAL:0.168, MEM:5574.1M
[12/01 18:00:47   5297s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.177, REAL:0.168, MEM:5574.1M
[12/01 18:00:47   5297s] TDRefine: refinePlace mode is spiral
[12/01 18:00:47   5297s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3859460.24
[12/01 18:00:47   5297s] OPERPROF: Starting RefinePlace at level 1, MEM:5574.1M
[12/01 18:00:47   5297s] *** Starting refinePlace (1:28:18 mem=5574.1M) ***
[12/01 18:00:47   5297s] Total net bbox length = 3.894e+06 (1.727e+06 2.167e+06) (ext = 3.925e+03)
[12/01 18:00:47   5298s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/01 18:00:47   5298s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:5574.1M
[12/01 18:00:47   5298s] Starting refinePlace ...
[12/01 18:00:47   5298s] One DDP V2 for no tweak run.
[12/01 18:00:48   5298s] 
[12/01 18:00:48   5298s] Running Spiral MT with 16 threads  fetchWidth=256 
[12/01 18:00:48   5300s] Move report: legalization moves 2994 insts, mean move: 5.94 um, max move: 54.32 um spiral
[12/01 18:00:48   5300s] 	Max move on inst (B2/FE_OFC67366_n30285): (250.88, 1141.28) --> (285.60, 1121.68)
[12/01 18:00:48   5300s] [CPU] RefinePlace/Legalization (cpu=0:00:02.0, real=0:00:01.0, mem=5658.1MB) @(1:28:18 - 1:28:20).
[12/01 18:00:48   5300s] Move report: Detail placement moves 2994 insts, mean move: 5.94 um, max move: 54.32 um 
[12/01 18:00:48   5300s] 	Max move on inst (B2/FE_OFC67366_n30285): (250.88, 1141.28) --> (285.60, 1121.68)
[12/01 18:00:48   5300s] 	Runtime: CPU: 0:00:02.0 REAL: 0:00:01.0 MEM: 5658.1MB
[12/01 18:00:48   5300s] Statistics of distance of Instance movement in refine placement:
[12/01 18:00:48   5300s]   maximum (X+Y) =        54.32 um
[12/01 18:00:48   5300s]   inst (B2/FE_OFC67366_n30285) with max move: (250.88, 1141.28) -> (285.6, 1121.68)
[12/01 18:00:48   5300s]   mean    (X+Y) =         5.94 um
[12/01 18:00:48   5300s] Summary Report:
[12/01 18:00:48   5300s] Instances move: 2994 (out of 129558 movable)
[12/01 18:00:48   5300s] Instances flipped: 0
[12/01 18:00:48   5300s] Mean displacement: 5.94 um
[12/01 18:00:48   5300s] Max displacement: 54.32 um (Instance: B2/FE_OFC67366_n30285) (250.88, 1141.28) -> (285.6, 1121.68)
[12/01 18:00:48   5300s] 	Length: 3 sites, height: 1 rows, site name: core7T, cell type: INVX1
[12/01 18:00:48   5300s] Total instances moved : 2994
[12/01 18:00:48   5300s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:2.057, REAL:1.075, MEM:5658.1M
[12/01 18:00:48   5300s] Total net bbox length = 3.911e+06 (1.736e+06 2.175e+06) (ext = 3.983e+03)
[12/01 18:00:48   5300s] Runtime: CPU: 0:00:02.2 REAL: 0:00:01.0 MEM: 5658.1MB
[12/01 18:00:48   5300s] [CPU] RefinePlace/total (cpu=0:00:02.2, real=0:00:01.0, mem=5658.1MB) @(1:28:18 - 1:28:20).
[12/01 18:00:48   5300s] *** Finished refinePlace (1:28:20 mem=5658.1M) ***
[12/01 18:00:48   5300s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3859460.24
[12/01 18:00:48   5300s] OPERPROF: Finished RefinePlace at level 1, CPU:2.261, REAL:1.279, MEM:5658.1M
[12/01 18:00:49   5300s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:5658.1M
[12/01 18:00:49   5300s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.305, REAL:0.060, MEM:5351.1M
[12/01 18:00:49   5300s] *** maximum move = 54.32 um ***
[12/01 18:00:49   5300s] *** Finished re-routing un-routed nets (5351.1M) ***
[12/01 18:00:49   5301s] TotalInstCnt at stopUpdate before init: 129,698
[12/01 18:00:49   5301s] OPERPROF: Starting DPlace-Init at level 1, MEM:5351.1M
[12/01 18:00:49   5301s] z: 2, totalTracks: 1
[12/01 18:00:49   5301s] z: 4, totalTracks: 1
[12/01 18:00:49   5301s] z: 6, totalTracks: 1
[12/01 18:00:49   5301s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 
[12/01 18:00:49   5301s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:5351.1M
[12/01 18:00:49   5301s] 
[12/01 18:00:49   5301s] Skipping Bad Lib Cell Checking (CMU) !
[12/01 18:00:49   5301s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.069, REAL:0.063, MEM:5575.1M
[12/01 18:00:49   5301s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:5575.1M
[12/01 18:00:49   5301s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.000, MEM:5575.1M
[12/01 18:00:49   5301s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=5575.1MB).
[12/01 18:00:49   5301s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.173, REAL:0.166, MEM:5575.1M
[12/01 18:00:50   5302s] TotalInstCnt at stopUpdate after init: 129,698
[12/01 18:00:50   5302s] 
[12/01 18:00:50   5302s] *** Finish Physical Update (cpu=0:00:04.9 real=0:00:03.0 mem=5351.1M) ***
[12/01 18:00:50   5302s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 16 threads.
[12/01 18:00:50   5302s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:00:50   5302s] ** GigaOpt Optimizer WNS Slack -1.264 TNS Slack -1209.718 Density 91.11
[12/01 18:00:50   5302s] OptDebug: End of Setup Fixing:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-1.264|-1130.468|
|reg2reg   |-0.777| -608.623|
|HEPG      |-0.777| -608.623|
|All Paths |-1.264|-1209.718|
+----------+------+---------+

[12/01 18:00:50   5302s] Bottom Preferred Layer:
[12/01 18:00:50   5302s] +---------------+------------+------------+----------+
[12/01 18:00:50   5302s] |     Layer     |   OPT_LA   |    CLK     |   Rule   |
[12/01 18:00:50   5302s] +---------------+------------+------------+----------+
[12/01 18:00:50   5302s] | METAL3 (z=3)  |          0 |        227 | default  |
[12/01 18:00:50   5302s] | METAL5 (z=5)  |        249 |          0 | default  |
[12/01 18:00:50   5302s] +---------------+------------+------------+----------+
[12/01 18:00:50   5302s] Via Pillar Rule:
[12/01 18:00:50   5302s]     None
[12/01 18:00:50   5302s] 
[12/01 18:00:50   5302s] *** Finish post-CTS Setup Fixing (cpu=0:17:12 real=0:02:24 mem=5351.1M) ***
[12/01 18:00:50   5302s] 
[12/01 18:00:50   5302s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.3859460.6
[12/01 18:00:50   5302s] Total-nets :: 130764, Stn-nets :: 28517, ratio :: 21.808 %
[12/01 18:00:50   5302s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4943.2M
[12/01 18:00:50   5303s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.335, REAL:0.072, MEM:4146.7M
[12/01 18:00:50   5303s] TotalInstCnt at PhyDesignMc Destruction: 129,698
[12/01 18:00:50   5303s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3859460.18
[12/01 18:00:50   5303s] *** WnsOpt #3 [finish] : cpu/real = 0:17:17.3/0:02:27.3 (7.0), totSession cpu/real = 1:28:23.2/1:36:19.8 (0.9), mem = 4146.7M
[12/01 18:00:50   5303s] 
[12/01 18:00:50   5303s] =============================================================================================
[12/01 18:00:50   5303s]  Step TAT Report for WnsOpt #3                                                  20.15-s105_1
[12/01 18:00:50   5303s] =============================================================================================
[12/01 18:00:50   5303s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/01 18:00:50   5303s] ---------------------------------------------------------------------------------------------
[12/01 18:00:50   5303s] [ SkewClock              ]      4   0:00:10.4  (   7.0 % )     0:00:13.7 /  0:00:39.8    2.9
[12/01 18:00:50   5303s] [ AreaOpt                ]      3   0:00:17.5  (  11.9 % )     0:00:17.5 /  0:01:38.9    5.6
[12/01 18:00:50   5303s] [ RefinePlace            ]      4   0:00:42.0  (  28.5 % )     0:00:42.0 /  0:04:49.0    6.9
[12/01 18:00:50   5303s] [ QThreadWait            ]      1   0:00:03.3  (   2.3 % )     0:00:03.3 /  0:00:24.0      *
[12/01 18:00:50   5303s] [ SlackTraversorInit     ]      5   0:00:02.0  (   1.4 % )     0:00:02.0 /  0:00:03.9    1.9
[12/01 18:00:50   5303s] [ LibAnalyzerInit        ]      1   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.0
[12/01 18:00:50   5303s] [ PowerInterfaceInit     ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 18:00:50   5303s] [ PlacerInterfaceInit    ]      1   0:00:00.5  (   0.3 % )     0:00:00.5 /  0:00:01.0    1.9
[12/01 18:00:50   5303s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   0.1 % )     0:00:00.3 /  0:00:00.3    1.0
[12/01 18:00:50   5303s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 18:00:50   5303s] [ TransformInit          ]      1   0:00:02.4  (   1.6 % )     0:00:02.4 /  0:00:03.4    1.4
[12/01 18:00:50   5303s] [ OptimizationStep       ]      8   0:00:02.6  (   1.7 % )     0:01:21.2 /  0:10:39.0    7.9
[12/01 18:00:50   5303s] [ SmallTnsOpt            ]     10   0:00:00.0  (   0.0 % )     0:00:00.1 /  0:00:00.3    3.2
[12/01 18:00:50   5303s] [ OptSingleIteration     ]    271   0:00:00.5  (   0.3 % )     0:01:04.9 /  0:09:54.1    9.1
[12/01 18:00:50   5303s] [ OptGetWeight           ]    271   0:00:06.9  (   4.7 % )     0:00:06.9 /  0:00:06.9    1.0
[12/01 18:00:50   5303s] [ OptEval                ]    271   0:00:46.9  (  31.8 % )     0:00:46.9 /  0:08:45.4   11.2
[12/01 18:00:50   5303s] [ OptCommit              ]    271   0:00:02.1  (   1.4 % )     0:00:02.1 /  0:00:02.1    1.0
[12/01 18:00:50   5303s] [ IncrTimingUpdate       ]    261   0:00:04.8  (   3.2 % )     0:00:04.8 /  0:00:36.2    7.6
[12/01 18:00:50   5303s] [ PostCommitDelayUpdate  ]    271   0:00:00.7  (   0.5 % )     0:00:01.5 /  0:00:09.8    6.7
[12/01 18:00:50   5303s] [ IncrDelayCalc          ]   1505   0:00:00.8  (   0.5 % )     0:00:00.8 /  0:00:09.0   11.7
[12/01 18:00:50   5303s] [ SetupOptGetWorkingSet  ]    755   0:00:01.9  (   1.3 % )     0:00:01.9 /  0:00:10.0    5.3
[12/01 18:00:50   5303s] [ SetupOptGetActiveNode  ]    755   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 18:00:50   5303s] [ SetupOptSlackGraph     ]    271   0:00:00.4  (   0.3 % )     0:00:00.4 /  0:00:03.3    7.9
[12/01 18:00:50   5303s] [ MISC                   ]          0:00:01.5  (   1.0 % )     0:00:01.5 /  0:00:01.8    1.2
[12/01 18:00:50   5303s] ---------------------------------------------------------------------------------------------
[12/01 18:00:50   5303s]  WnsOpt #3 TOTAL                    0:02:27.3  ( 100.0 % )     0:02:27.3 /  0:17:17.3    7.0
[12/01 18:00:50   5303s] ---------------------------------------------------------------------------------------------
[12/01 18:00:50   5303s] 
[12/01 18:00:50   5303s] End: GigaOpt Optimization in WNS mode
[12/01 18:00:50   5303s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/01 18:00:50   5303s] Deleting Lib Analyzer.
[12/01 18:00:50   5303s] Begin: GigaOpt Optimization in TNS mode
[12/01 18:00:50   5303s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.95 -maxLocalDensityForHardenOpt 0.92 -numThreads 16 -postCTS -pgMode all -nativePathGroupFlow -wtns -nonLegalPlaceEcoBumpRecoveryInTNSOpt -NDROptEffortAuto -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1
[12/01 18:00:50   5303s] Info: 141 nets with fixed/cover wires excluded.
[12/01 18:00:50   5303s] Info: 227 clock nets excluded from IPO operation.
[12/01 18:00:50   5303s] *** TnsOpt #4 [begin] : totSession cpu/real = 1:28:23.5/1:36:20.1 (0.9), mem = 4125.7M
[12/01 18:00:50   5303s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3859460.19
[12/01 18:00:50   5303s] PhyDesignGrid: maxLocalDensity 0.95, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/01 18:00:50   5303s] ### Creating PhyDesignMc. totSessionCpu=1:28:24 mem=4125.7M
[12/01 18:00:50   5303s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/01 18:00:50   5303s] OPERPROF: Starting DPlace-Init at level 1, MEM:4125.7M
[12/01 18:00:50   5303s] z: 2, totalTracks: 1
[12/01 18:00:50   5303s] z: 4, totalTracks: 1
[12/01 18:00:50   5303s] z: 6, totalTracks: 1
[12/01 18:00:50   5303s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 
[12/01 18:00:50   5303s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4125.7M
[12/01 18:00:50   5303s] 
[12/01 18:00:50   5303s] Skipping Bad Lib Cell Checking (CMU) !
[12/01 18:00:50   5303s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.049, REAL:0.043, MEM:4349.7M
[12/01 18:00:50   5303s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:4349.7M
[12/01 18:00:50   5303s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.000, MEM:4349.7M
[12/01 18:00:50   5303s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4349.7MB).
[12/01 18:00:50   5303s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.151, REAL:0.144, MEM:4349.7M
[12/01 18:00:51   5304s] TotalInstCnt at PhyDesignMc Initialization: 129,698
[12/01 18:00:51   5304s] ### Creating PhyDesignMc, finished. totSessionCpu=1:28:25 mem=4125.7M
[12/01 18:00:51   5304s] ### Creating RouteCongInterface, started
[12/01 18:00:51   5304s] 
[12/01 18:00:51   5304s] Creating Lib Analyzer ...
[12/01 18:00:51   5304s] Total number of usable buffers from Lib Analyzer: 1 ( BUFX1)
[12/01 18:00:51   5304s] Total number of usable inverters from Lib Analyzer: 6 ( INVX2 INVX1 INVX4 INVX8 INVX16 INVX32)
[12/01 18:00:51   5304s] Total number of usable delay cells from Lib Analyzer: 0 ()
[12/01 18:00:51   5304s] 
[12/01 18:00:51   5304s] {RT wc 0 6 6 {5 0} 1}
[12/01 18:00:51   5304s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:28:25 mem=4127.7M
[12/01 18:00:51   5304s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:28:25 mem=4127.7M
[12/01 18:00:51   5304s] Creating Lib Analyzer, finished. 
[12/01 18:00:51   5304s] 
[12/01 18:00:51   5304s] #optDebug:  {2, 1.000, 0.8500} {3, 0.784, 0.8500} {4, 0.567, 0.8500} {5, 0.135, 0.8500} {6, 0.135, 0.8500} 
[12/01 18:00:51   5304s] 
[12/01 18:00:51   5304s] #optDebug: {0, 1.000}
[12/01 18:00:51   5304s] ### Creating RouteCongInterface, finished
[12/01 18:00:51   5304s] {MG  {5 0 7.6 0.187161} }
[12/01 18:00:51   5304s] ### Creating LA Mngr. totSessionCpu=1:28:25 mem=4127.7M
[12/01 18:00:51   5304s] ### Creating LA Mngr, finished. totSessionCpu=1:28:25 mem=4127.7M
[12/01 18:00:53   5307s] *info: 227 clock nets excluded
[12/01 18:00:53   5307s] *info: 1169 no-driver nets excluded.
[12/01 18:00:53   5307s] *info: 141 nets with fixed/cover wires excluded.
[12/01 18:00:53   5308s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.3859460.7
[12/01 18:00:53   5308s] PathGroup :  reg2reg  TargetSlack : 0.0409 
[12/01 18:00:54   5308s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 16 threads.
[12/01 18:00:54   5308s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:00:54   5308s] ** GigaOpt Optimizer WNS Slack -1.264 TNS Slack -1209.718 Density 91.11
[12/01 18:00:54   5308s] Optimizer TNS Opt
[12/01 18:00:54   5308s] OptDebug: Start of Optimizer TNS Pass:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-1.264|-1130.468|
|reg2reg   |-0.777| -608.623|
|HEPG      |-0.777| -608.623|
|All Paths |-1.264|-1209.718|
+----------+------+---------+

[12/01 18:00:54   5308s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:4534.1M
[12/01 18:00:54   5308s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.002, REAL:0.002, MEM:4534.1M
[12/01 18:00:54   5308s] Info: Begin MT loop @oiCellDelayCachingJob with 16 threads.
[12/01 18:00:54   5308s] Info: End MT loop @oiCellDelayCachingJob.
[12/01 18:00:54   5308s] Active Path Group: reg2reg  
[12/01 18:00:54   5308s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+-------------------------------+
[12/01 18:00:54   5309s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|           End Point           |
[12/01 18:00:54   5309s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+-------------------------------+
[12/01 18:00:54   5309s] |  -0.777|   -1.264|-608.623|-1209.718|   91.11%|   0:00:00.0| 4534.1M|        wc|  reg2reg| B0/ram_reg[271]/D             |
[12/01 18:00:54   5310s] |  -0.724|   -1.235|-607.948|-1209.314|   91.10%|   0:00:00.0| 5216.9M|        wc|  reg2reg| B0/ram_reg[271]/D             |
[12/01 18:00:55   5311s] |  -0.700|   -1.212|-607.688|-1208.761|   91.11%|   0:00:01.0| 5216.9M|        wc|  reg2reg| B0/ram_reg[271]/D             |
[12/01 18:00:55   5311s] |  -0.692|   -1.204|-607.453|-1208.524|   91.11%|   0:00:00.0| 5216.9M|        wc|  reg2reg| B0/ram_reg[271]/D             |
[12/01 18:00:55   5311s] |  -0.692|   -1.204|-607.144|-1208.223|   91.11%|   0:00:00.0| 5216.9M|        wc|  reg2reg| B0/ram_reg[271]/D             |
[12/01 18:00:57   5336s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:00:57   5336s] |  -0.692|   -1.204|-600.109|-1207.581|   91.13%|   0:00:02.0| 5253.6M|        wc|  reg2reg| B2/ram_reg[71]/D              |
[12/01 18:00:58   5346s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:00:58   5346s] |  -0.692|   -1.235|-596.651|-1207.321|   91.13%|   0:00:01.0| 5259.7M|        wc|  reg2reg| B2/ram_reg[71]/D              |
[12/01 18:00:58   5350s] |  -0.692|   -1.235|-596.208|-1207.025|   91.14%|   0:00:00.0| 5259.7M|        wc|  reg2reg| B2/ram_reg[71]/D              |
[12/01 18:00:59   5362s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:00:59   5362s] |  -0.692|   -1.235|-573.418|-1197.804|   91.16%|   0:00:01.0| 5281.8M|        wc|  reg2reg| B0/ram_reg[431]/D             |
[12/01 18:00:59   5363s] |  -0.692|   -1.235|-573.209|-1197.807|   91.16%|   0:00:00.0| 5281.8M|        wc|  reg2reg| B0/ram_reg[431]/D             |
[12/01 18:01:00   5367s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:01:00   5367s] |  -0.692|   -1.235|-572.082|-1196.477|   91.18%|   0:00:01.0| 5281.8M|        wc|  reg2reg| B0/ram_reg[431]/D             |
[12/01 18:01:00   5371s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:01:00   5371s] |  -0.692|   -1.235|-571.393|-1197.325|   91.21%|   0:00:00.0| 5281.8M|        wc|  reg2reg| B0/ram_reg[431]/D             |
[12/01 18:01:01   5384s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:01:01   5384s] |  -0.692|   -1.235|-562.393|-1190.120|   91.24%|   0:00:01.0| 5320.0M|        wc|  reg2reg| B3/ram_reg[111]/D             |
[12/01 18:01:01   5386s] |  -0.692|   -1.235|-562.285|-1189.944|   91.24%|   0:00:00.0| 5320.0M|        wc|  reg2reg| B3/ram_reg[111]/D             |
[12/01 18:01:01   5389s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:01:01   5389s] |  -0.692|   -1.235|-561.618|-1189.694|   91.26%|   0:00:00.0| 5320.0M|        wc|  reg2reg| B3/ram_reg[111]/D             |
[12/01 18:01:01   5389s] |  -0.692|   -1.235|-561.599|-1189.694|   91.26%|   0:00:00.0| 5320.0M|        wc|  reg2reg| B3/ram_reg[111]/D             |
[12/01 18:01:02   5390s] |  -0.692|   -1.235|-561.591|-1189.694|   91.26%|   0:00:01.0| 5320.0M|        wc|  reg2reg| B3/ram_reg[111]/D             |
[12/01 18:01:02   5400s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:01:02   5400s] |  -0.692|   -1.230|-553.978|-1187.178|   91.28%|   0:00:00.0| 5320.0M|        wc|  reg2reg| B3/ram_reg[175]/D             |
[12/01 18:01:02   5401s] |  -0.692|   -1.230|-553.657|-1186.635|   91.29%|   0:00:00.0| 5320.0M|        wc|  reg2reg| B3/ram_reg[175]/D             |
[12/01 18:01:03   5405s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:01:03   5405s] |  -0.692|   -1.230|-548.668|-1184.849|   91.31%|   0:00:01.0| 5320.0M|        wc|  reg2reg| B3/ram_reg[175]/D             |
[12/01 18:01:03   5405s] |  -0.692|   -1.230|-548.667|-1184.384|   91.31%|   0:00:00.0| 5320.0M|        wc|  reg2reg| B3/ram_reg[175]/D             |
[12/01 18:01:03   5406s] |  -0.692|   -1.230|-548.349|-1184.284|   91.32%|   0:00:00.0| 5320.0M|        wc|  reg2reg| B3/ram_reg[175]/D             |
[12/01 18:01:03   5407s] |  -0.692|   -1.230|-548.289|-1184.202|   91.32%|   0:00:00.0| 5320.0M|        wc|  reg2reg| B3/ram_reg[175]/D             |
[12/01 18:01:04   5415s] |  -0.692|   -1.230|-539.698|-1176.507|   91.35%|   0:00:01.0| 5339.1M|        wc|  reg2reg| B3/ram_reg[254]/D             |
[12/01 18:01:04   5416s] |  -0.692|   -1.230|-539.403|-1176.249|   91.35%|   0:00:00.0| 5339.1M|        wc|  reg2reg| B3/ram_reg[254]/D             |
[12/01 18:01:04   5417s] |  -0.692|   -1.230|-538.985|-1175.666|   91.36%|   0:00:00.0| 5339.1M|        wc|  reg2reg| B2/ram_reg[270]/D             |
[12/01 18:01:04   5418s] |  -0.692|   -1.230|-538.850|-1175.531|   91.36%|   0:00:00.0| 5339.1M|        wc|  reg2reg| B3/ram_reg[254]/D             |
[12/01 18:01:04   5419s] |  -0.692|   -1.230|-538.653|-1175.373|   91.37%|   0:00:00.0| 5339.1M|        wc|  reg2reg| B3/ram_reg[254]/D             |
[12/01 18:01:04   5419s] |  -0.692|   -1.230|-538.646|-1175.373|   91.37%|   0:00:00.0| 5339.1M|        wc|  reg2reg| B3/ram_reg[254]/D             |
[12/01 18:01:05   5428s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:01:05   5428s] |  -0.692|   -1.230|-532.028|-1172.104|   91.39%|   0:00:01.0| 5339.1M|        wc|  reg2reg| B3/ram_reg[31]/D              |
[12/01 18:01:05   5428s] |  -0.692|   -1.230|-531.857|-1171.924|   91.39%|   0:00:00.0| 5339.1M|        wc|  reg2reg| B3/ram_reg[31]/D              |
[12/01 18:01:05   5435s] |  -0.692|   -1.230|-531.094|-1171.655|   91.40%|   0:00:00.0| 5339.1M|        wc|  reg2reg| B3/ram_reg[31]/D              |
[12/01 18:01:05   5435s] |  -0.692|   -1.230|-530.894|-1171.250|   91.40%|   0:00:00.0| 5339.1M|        wc|  reg2reg| B3/ram_reg[31]/D              |
[12/01 18:01:05   5436s] |  -0.692|   -1.230|-529.726|-1170.808|   91.40%|   0:00:00.0| 5339.1M|        wc|  reg2reg| B3/ram_reg[31]/D              |
[12/01 18:01:06   5448s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:01:06   5448s] |  -0.692|   -1.230|-524.904|-1168.864|   91.45%|   0:00:01.0| 5339.1M|        wc|  reg2reg| B0/ram_reg[86]/D              |
[12/01 18:01:06   5448s] |  -0.692|   -1.230|-524.710|-1168.554|   91.45%|   0:00:00.0| 5339.1M|        wc|  reg2reg| B0/ram_reg[86]/D              |
[12/01 18:01:06   5451s] |  -0.692|   -1.230|-523.722|-1168.253|   91.46%|   0:00:00.0| 5339.1M|        wc|  reg2reg| B0/ram_reg[86]/D              |
[12/01 18:01:07   5451s] |  -0.692|   -1.230|-523.690|-1168.234|   91.47%|   0:00:01.0| 5339.1M|        wc|  reg2reg| B0/ram_reg[86]/D              |
[12/01 18:01:08   5466s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:01:08   5466s] |  -0.692|   -1.230|-518.024|-1164.924|   91.52%|   0:00:01.0| 5377.2M|        wc|  reg2reg| B0/ram_reg[6]/D               |
[12/01 18:01:08   5466s] |  -0.692|   -1.230|-517.989|-1164.924|   91.52%|   0:00:00.0| 5377.2M|        wc|  reg2reg| B0/ram_reg[6]/D               |
[12/01 18:01:08   5468s] |  -0.692|   -1.230|-517.573|-1164.166|   91.52%|   0:00:00.0| 5377.2M|        wc|  reg2reg| B0/ram_reg[6]/D               |
[12/01 18:01:08   5468s] |  -0.692|   -1.230|-517.529|-1164.166|   91.52%|   0:00:00.0| 5377.2M|        wc|  reg2reg| B0/ram_reg[6]/D               |
[12/01 18:01:08   5469s] |  -0.692|   -1.230|-517.513|-1164.153|   91.53%|   0:00:00.0| 5377.2M|        wc|  reg2reg| B0/ram_reg[6]/D               |
[12/01 18:01:09   5483s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:01:09   5483s] |  -0.692|   -1.230|-510.855|-1160.442|   91.56%|   0:00:01.0| 5377.2M|        wc|  reg2reg| B2/ram_reg[273]/D             |
[12/01 18:01:09   5483s] |  -0.692|   -1.230|-510.714|-1160.365|   91.56%|   0:00:00.0| 5377.2M|        wc|  reg2reg| B2/ram_reg[273]/D             |
[12/01 18:01:09   5484s] |  -0.692|   -1.230|-510.132|-1159.963|   91.55%|   0:00:00.0| 5377.2M|        wc|  reg2reg| B2/ram_reg[273]/D             |
[12/01 18:01:10   5496s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:01:10   5496s] |  -0.692|   -1.230|-504.900|-1156.363|   91.59%|   0:00:01.0| 5377.2M|        wc|  reg2reg| B0/ram_reg[158]/D             |
[12/01 18:01:10   5497s] |  -0.692|   -1.230|-504.673|-1155.943|   91.59%|   0:00:00.0| 5377.2M|        wc|  reg2reg| B1/ram_reg[61]/D              |
[12/01 18:01:11   5505s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:01:11   5505s] |  -0.692|   -1.230|-502.805|-1155.199|   91.60%|   0:00:01.0| 5377.2M|        wc|  reg2reg| B1/ram_reg[61]/D              |
[12/01 18:01:11   5505s] |  -0.692|   -1.230|-502.679|-1155.243|   91.60%|   0:00:00.0| 5377.2M|        wc|  reg2reg| B1/ram_reg[61]/D              |
[12/01 18:01:11   5506s] |  -0.692|   -1.230|-502.643|-1155.071|   91.60%|   0:00:00.0| 5377.2M|        wc|  reg2reg| B1/ram_reg[61]/D              |
[12/01 18:01:13   5530s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:01:13   5530s] |  -0.692|   -1.230|-497.813|-1150.793|   91.65%|   0:00:02.0| 5377.2M|        wc|  reg2reg| B0/ram_reg[212]/D             |
[12/01 18:01:13   5532s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:01:13   5532s] |  -0.692|   -1.230|-497.546|-1150.675|   91.65%|   0:00:00.0| 5377.2M|        wc|  reg2reg| B0/ram_reg[212]/D             |
[12/01 18:01:14   5551s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:01:14   5551s] |  -0.692|   -1.230|-495.316|-1149.842|   91.66%|   0:00:01.0| 5377.2M|        wc|  reg2reg| B0/ram_reg[212]/D             |
[12/01 18:01:14   5552s] |  -0.692|   -1.230|-495.257|-1149.842|   91.66%|   0:00:00.0| 5377.2M|        wc|  reg2reg| B0/ram_reg[212]/D             |
[12/01 18:01:14   5552s] |  -0.692|   -1.230|-495.199|-1149.784|   91.66%|   0:00:00.0| 5377.2M|        wc|  reg2reg| B0/ram_reg[212]/D             |
[12/01 18:01:16   5581s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:01:16   5581s] |  -0.692|   -1.230|-488.046|-1146.637|   91.71%|   0:00:02.0| 5377.2M|        wc|  reg2reg| B3/ram_reg[173]/D             |
[12/01 18:01:16   5581s] |  -0.692|   -1.230|-487.948|-1146.784|   91.71%|   0:00:00.0| 5377.2M|        wc|  reg2reg| B3/ram_reg[173]/D             |
[12/01 18:01:16   5582s] |  -0.692|   -1.230|-487.758|-1146.547|   91.71%|   0:00:00.0| 5377.2M|        wc|  reg2reg| B3/ram_reg[173]/D             |
[12/01 18:01:16   5583s] |  -0.692|   -1.230|-487.343|-1146.286|   91.72%|   0:00:00.0| 5377.2M|        wc|  reg2reg| B3/ram_reg[173]/D             |
[12/01 18:01:18   5601s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:01:18   5601s] |  -0.692|   -1.230|-482.163|-1143.534|   91.77%|   0:00:02.0| 5377.2M|        wc|  reg2reg| B0/ram_reg[442]/D             |
[12/01 18:01:18   5601s] |  -0.692|   -1.230|-482.141|-1143.534|   91.77%|   0:00:00.0| 5377.2M|        wc|  reg2reg| B0/ram_reg[442]/D             |
[12/01 18:01:18   5602s] |  -0.692|   -1.230|-481.218|-1143.094|   91.78%|   0:00:00.0| 5377.2M|        wc|  reg2reg| B0/ram_reg[442]/D             |
[12/01 18:01:19   5619s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:01:19   5619s] |  -0.692|   -1.230|-477.804|-1141.183|   91.80%|   0:00:01.0| 5377.2M|        wc|  reg2reg| B1/ram_reg[376]/D             |
[12/01 18:01:19   5619s] |  -0.692|   -1.230|-477.741|-1141.141|   91.80%|   0:00:00.0| 5377.2M|        wc|  reg2reg| B3/ram_reg[33]/D              |
[12/01 18:01:19   5621s] |  -0.692|   -1.230|-477.365|-1141.182|   91.81%|   0:00:00.0| 5377.2M|        wc|  reg2reg| B3/ram_reg[33]/D              |
[12/01 18:01:19   5622s] |  -0.692|   -1.230|-477.360|-1141.182|   91.81%|   0:00:00.0| 5377.2M|        wc|  reg2reg| B3/ram_reg[33]/D              |
[12/01 18:01:19   5623s] |  -0.692|   -1.230|-476.482|-1141.087|   91.82%|   0:00:00.0| 5377.2M|        wc|  reg2reg| B3/ram_reg[33]/D              |
[12/01 18:01:21   5645s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:01:21   5645s] |  -0.692|   -1.230|-471.290|-1139.173|   91.86%|   0:00:02.0| 5377.2M|        wc|  reg2reg| B3/ram_reg[275]/D             |
[12/01 18:01:21   5646s] |  -0.692|   -1.230|-471.235|-1139.135|   91.86%|   0:00:00.0| 5377.2M|        wc|  reg2reg| B3/ram_reg[275]/D             |
[12/01 18:01:21   5647s] |  -0.692|   -1.230|-469.411|-1138.672|   91.87%|   0:00:00.0| 5377.2M|        wc|  reg2reg| B0/ram_reg[115]/D             |
[12/01 18:01:21   5647s] |  -0.692|   -1.230|-469.387|-1138.672|   91.87%|   0:00:00.0| 5377.2M|        wc|  reg2reg| B0/ram_reg[115]/D             |
[12/01 18:01:21   5648s] |  -0.692|   -1.230|-469.369|-1138.646|   91.88%|   0:00:00.0| 5377.2M|        wc|  reg2reg| B3/ram_reg[275]/D             |
[12/01 18:01:22   5653s] |  -0.692|   -1.230|-467.345|-1137.125|   91.89%|   0:00:01.0| 5377.2M|        wc|  reg2reg| B3/ram_reg[275]/D             |
[12/01 18:01:23   5671s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:01:23   5671s] |  -0.692|   -1.230|-461.203|-1135.397|   91.95%|   0:00:01.0| 5377.2M|        wc|  reg2reg| B1/ram_reg[27]/D              |
[12/01 18:01:23   5671s] |  -0.692|   -1.230|-461.120|-1135.007|   91.95%|   0:00:00.0| 5377.2M|        wc|  reg2reg| B0/ram_reg[116]/D             |
[12/01 18:01:23   5675s] |  -0.692|   -1.230|-460.217|-1134.863|   91.95%|   0:00:00.0| 5377.2M|        wc|  reg2reg| B0/ram_reg[116]/D             |
[12/01 18:01:25   5692s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:01:25   5692s] |  -0.692|   -1.230|-456.245|-1133.460|   91.97%|   0:00:02.0| 5377.2M|        wc|  reg2reg| B2/ram_reg[28]/D              |
[12/01 18:01:25   5692s] |  -0.692|   -1.230|-456.223|-1133.460|   91.97%|   0:00:00.0| 5377.2M|        wc|  reg2reg| B2/ram_reg[28]/D              |
[12/01 18:01:25   5693s] |  -0.692|   -1.230|-456.131|-1133.445|   91.97%|   0:00:00.0| 5377.2M|        wc|  reg2reg| B2/ram_reg[28]/D              |
[12/01 18:01:25   5694s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:01:25   5694s] |  -0.692|   -1.230|-455.836|-1133.438|   91.99%|   0:00:00.0| 5377.2M|        wc|  reg2reg| B2/ram_reg[28]/D              |
[12/01 18:01:26   5714s] |  -0.692|   -1.230|-452.324|-1132.202|   92.03%|   0:00:01.0| 5377.2M|        wc|  reg2reg| B0/ram_reg[307]/D             |
[12/01 18:01:26   5714s] |  -0.692|   -1.230|-452.266|-1132.202|   92.03%|   0:00:00.0| 5377.2M|        wc|  reg2reg| B0/ram_reg[307]/D             |
[12/01 18:01:26   5715s] |  -0.692|   -1.230|-452.209|-1132.202|   92.03%|   0:00:00.0| 5377.2M|        wc|  reg2reg| B0/ram_reg[307]/D             |
[12/01 18:01:27   5720s] |  -0.692|   -1.230|-451.499|-1131.824|   92.05%|   0:00:01.0| 5377.2M|        wc|  reg2reg| B1/ram_reg[137]/D             |
[12/01 18:01:27   5721s] |  -0.692|   -1.230|-451.403|-1131.824|   92.05%|   0:00:00.0| 5377.2M|        wc|  reg2reg| B1/ram_reg[137]/D             |
[12/01 18:01:27   5727s] |  -0.692|   -1.230|-451.159|-1131.776|   92.05%|   0:00:00.0| 5377.2M|        wc|  reg2reg| B0/ram_reg[115]/D             |
[12/01 18:01:27   5728s] |  -0.692|   -1.230|-451.106|-1131.776|   92.05%|   0:00:00.0| 5377.2M|        wc|  reg2reg| B3/ram_reg[13]/D              |
[12/01 18:01:27   5728s] |  -0.692|   -1.230|-450.967|-1131.760|   92.06%|   0:00:00.0| 5377.2M|        wc|  reg2reg| B1/ram_reg[137]/D             |
[12/01 18:01:28   5729s] |  -0.692|   -1.230|-450.960|-1131.755|   92.06%|   0:00:01.0| 5377.2M|        wc|  reg2reg| B1/ram_reg[137]/D             |
[12/01 18:01:29   5746s] |  -0.692|   -1.230|-448.953|-1130.770|   92.09%|   0:00:01.0| 5377.2M|        wc|  reg2reg| B2/ram_reg[314]/D             |
[12/01 18:01:29   5747s] |  -0.692|   -1.230|-448.890|-1130.783|   92.10%|   0:00:00.0| 5377.2M|        wc|  reg2reg| B2/ram_reg[314]/D             |
[12/01 18:01:29   5748s] |  -0.692|   -1.230|-448.866|-1130.782|   92.10%|   0:00:00.0| 5377.2M|        wc|  reg2reg| B2/ram_reg[314]/D             |
[12/01 18:01:30   5761s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:01:30   5761s] |  -0.692|   -1.230|-446.962|-1130.679|   92.13%|   0:00:01.0| 5377.2M|        wc|  reg2reg| B2/ram_reg[356]/D             |
[12/01 18:01:30   5762s] |  -0.692|   -1.230|-446.853|-1130.220|   92.13%|   0:00:00.0| 5377.2M|        wc|  reg2reg| B2/ram_reg[44]/D              |
[12/01 18:01:30   5762s] |  -0.692|   -1.230|-446.762|-1130.239|   92.14%|   0:00:00.0| 5377.2M|        wc|  reg2reg| B1/ram_reg[384]/D             |
[12/01 18:01:30   5764s] |  -0.692|   -1.230|-446.641|-1130.205|   92.15%|   0:00:00.0| 5377.2M|        wc|  reg2reg| B1/ram_reg[384]/D             |
[12/01 18:01:30   5764s] |  -0.692|   -1.230|-446.635|-1130.204|   92.15%|   0:00:00.0| 5377.2M|        wc|  reg2reg| B1/ram_reg[384]/D             |
[12/01 18:01:31   5778s] |  -0.692|   -1.230|-446.606|-1129.186|   92.18%|   0:00:01.0| 5377.2M|        wc|  reg2reg| B1/ram_reg[89]/D              |
[12/01 18:01:31   5779s] |  -0.692|   -1.230|-446.581|-1129.186|   92.18%|   0:00:00.0| 5377.2M|        wc|  reg2reg| B1/ram_reg[89]/D              |
[12/01 18:01:32   5780s] |  -0.692|   -1.230|-446.564|-1129.199|   92.19%|   0:00:01.0| 5377.2M|        wc|  reg2reg| B3/ram_reg[72]/D              |
[12/01 18:01:32   5780s] |  -0.692|   -1.230|-446.555|-1129.191|   92.20%|   0:00:00.0| 5377.2M|        wc|  reg2reg| B3/ram_reg[72]/D              |
[12/01 18:01:32   5785s] |  -0.692|   -1.230|-446.458|-1128.957|   92.22%|   0:00:00.0| 5377.2M|        wc|  reg2reg| B3/ram_reg[250]/D             |
[12/01 18:01:33   5791s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:01:33   5791s] |  -0.692|   -1.230|-446.598|-1128.693|   92.22%|   0:00:01.0| 5377.2M|        wc|  reg2reg| B0/ram_reg[271]/D             |
[12/01 18:01:33   5791s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+-------------------------------+
[12/01 18:01:33   5791s] 
[12/01 18:01:33   5791s] *** Finish Core Optimize Step (cpu=0:08:02 real=0:00:39.0 mem=5377.2M) ***
[12/01 18:01:33   5791s] Active Path Group: default 
[12/01 18:01:33   5791s] +--------+---------+---------+---------+---------+------------+--------+----------+---------+-------------------------------+
[12/01 18:01:33   5791s] |  WNS   | All WNS |   TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|           End Point           |
[12/01 18:01:33   5791s] +--------+---------+---------+---------+---------+------------+--------+----------+---------+-------------------------------+
[12/01 18:01:33   5791s] |  -1.230|   -1.230|-1089.193|-1128.693|   92.22%|   0:00:00.0| 5377.2M|        wc|  default| B0/ram_reg[503]/D             |
[12/01 18:01:33   5792s] |  -1.176|   -1.176|-1084.604|-1124.478|   92.22%|   0:00:00.0| 5434.5M|        wc|  default| B0/ram_reg[271]/D             |
[12/01 18:01:34   5802s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:01:34   5802s] |  -1.176|   -1.176|-1079.526|-1120.229|   92.21%|   0:00:01.0| 5453.5M|        wc|  default| B0/ram_reg[271]/D             |
[12/01 18:01:34   5802s] |  -1.176|   -1.176|-1079.341|-1120.043|   92.21%|   0:00:00.0| 5453.5M|        wc|  default| B0/ram_reg[271]/D             |
[12/01 18:01:36   5827s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:01:36   5827s] |  -1.176|   -1.176|-1076.934|-1117.229|   92.22%|   0:00:02.0| 5758.8M|        wc|  default| B1/ram_reg[199]/D             |
[12/01 18:01:37   5830s] |  -1.176|   -1.176|-1075.258|-1115.380|   92.22%|   0:00:01.0| 5758.8M|        wc|  default| B1/ram_reg[199]/D             |
[12/01 18:01:37   5831s] |  -1.176|   -1.176|-1075.148|-1115.270|   92.22%|   0:00:00.0| 5758.8M|        wc|  default| B1/ram_reg[199]/D             |
[12/01 18:01:39   5860s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:01:39   5860s] |  -1.176|   -1.176|-1068.917|-1109.511|   92.22%|   0:00:02.0| 5758.8M|        wc|  default| B0/ram_reg[199]/D             |
[12/01 18:01:39   5861s] |  -1.176|   -1.176|-1068.690|-1109.292|   92.22%|   0:00:00.0| 5758.8M|        wc|  default| B0/ram_reg[199]/D             |
[12/01 18:01:39   5869s] |  -1.176|   -1.176|-1066.070|-1107.341|   92.22%|   0:00:00.0| 5758.8M|        wc|  default| B0/ram_reg[199]/D             |
[12/01 18:01:40   5874s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:01:40   5874s] |  -1.176|   -1.176|-1064.564|-1105.879|   92.24%|   0:00:01.0| 5758.8M|        wc|  default| B0/ram_reg[199]/D             |
[12/01 18:01:40   5874s] |  -1.176|   -1.176|-1064.552|-1105.868|   92.24%|   0:00:00.0| 5758.8M|        wc|  default| B0/ram_reg[199]/D             |
[12/01 18:01:41   5886s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:01:41   5886s] |  -1.176|   -1.176|-1060.029|-1101.950|   92.25%|   0:00:01.0| 5758.8M|        wc|  default| B1/ram_reg[215]/D             |
[12/01 18:01:41   5887s] |  -1.176|   -1.176|-1059.867|-1101.817|   92.25%|   0:00:00.0| 5758.8M|        wc|  default| B1/ram_reg[215]/D             |
[12/01 18:01:41   5889s] |  -1.176|   -1.176|-1059.097|-1100.955|   92.26%|   0:00:00.0| 5758.8M|        wc|  default| B1/ram_reg[215]/D             |
[12/01 18:01:41   5890s] |  -1.176|   -1.176|-1058.971|-1100.830|   92.26%|   0:00:00.0| 5758.8M|        wc|  default| B1/ram_reg[215]/D             |
[12/01 18:01:42   5899s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:01:42   5899s] |  -1.176|   -1.176|-1056.432|-1098.504|   92.26%|   0:00:01.0| 5758.8M|        wc|  default| B3/ram_reg[239]/D             |
[12/01 18:01:42   5899s] |  -1.176|   -1.176|-1056.395|-1098.468|   92.26%|   0:00:00.0| 5758.8M|        wc|  default| B3/ram_reg[239]/D             |
[12/01 18:01:42   5901s] |  -1.176|   -1.176|-1056.188|-1098.282|   92.26%|   0:00:00.0| 5758.8M|        wc|  default| B3/ram_reg[239]/D             |
[12/01 18:01:43   5910s] |  -1.176|   -1.176|-1054.960|-1097.055|   92.27%|   0:00:01.0| 5758.8M|        wc|  default| B1/ram_reg[223]/D             |
[12/01 18:01:43   5911s] |  -1.176|   -1.176|-1054.952|-1097.047|   92.27%|   0:00:00.0| 5758.8M|        wc|  default| B1/ram_reg[223]/D             |
[12/01 18:01:43   5912s] |  -1.176|   -1.176|-1054.881|-1096.976|   92.27%|   0:00:00.0| 5758.8M|        wc|  default| B1/ram_reg[223]/D             |
[12/01 18:01:44   5922s] |  -1.176|   -1.176|-1052.776|-1095.166|   92.28%|   0:00:01.0| 5758.8M|        wc|  default| B2/ram_reg[359]/D             |
[12/01 18:01:44   5922s] |  -1.176|   -1.176|-1052.759|-1095.148|   92.28%|   0:00:00.0| 5758.8M|        wc|  default| B2/ram_reg[359]/D             |
[12/01 18:01:44   5924s] |  -1.176|   -1.176|-1051.967|-1094.366|   92.28%|   0:00:00.0| 5758.8M|        wc|  default| B2/ram_reg[359]/D             |
[12/01 18:01:45   5934s] |  -1.176|   -1.176|-1051.217|-1093.616|   92.29%|   0:00:01.0| 5758.8M|        wc|  default| B2/ram_reg[359]/D             |
[12/01 18:01:45   5945s] |  -1.176|   -1.176|-1049.482|-1091.903|   92.29%|   0:00:00.0| 5758.8M|        wc|  default| B0/ram_reg[318]/D             |
[12/01 18:01:46   5946s] |  -1.176|   -1.176|-1049.327|-1091.747|   92.29%|   0:00:01.0| 5758.8M|        wc|  default| B0/ram_reg[318]/D             |
[12/01 18:01:46   5946s] |  -1.176|   -1.176|-1049.296|-1091.710|   92.29%|   0:00:00.0| 5758.8M|        wc|  default| B0/ram_reg[318]/D             |
[12/01 18:01:47   5959s] |  -1.176|   -1.176|-1048.051|-1090.464|   92.30%|   0:00:01.0| 5758.8M|        wc|  default| B1/ram_reg[503]/D             |
[12/01 18:01:47   5961s] |  -1.176|   -1.176|-1048.015|-1090.429|   92.30%|   0:00:00.0| 5758.8M|        wc|  default| B1/ram_reg[503]/D             |
[12/01 18:01:47   5961s] |  -1.176|   -1.176|-1048.011|-1090.425|   92.30%|   0:00:00.0| 5758.8M|        wc|  default| B1/ram_reg[503]/D             |
[12/01 18:01:47   5963s] |  -1.176|   -1.176|-1047.652|-1090.066|   92.30%|   0:00:00.0| 5758.8M|        wc|  default| B3/ram_reg[422]/D             |
[12/01 18:01:47   5964s] |  -1.176|   -1.176|-1047.600|-1090.014|   92.30%|   0:00:00.0| 5758.8M|        wc|  default| B3/ram_reg[422]/D             |
[12/01 18:01:47   5964s] |  -1.176|   -1.176|-1047.497|-1089.911|   92.30%|   0:00:00.0| 5758.8M|        wc|  default| B3/ram_reg[422]/D             |
[12/01 18:01:47   5968s] |  -1.176|   -1.176|-1046.591|-1089.005|   92.30%|   0:00:00.0| 5758.8M|        wc|  default| B3/ram_reg[422]/D             |
[12/01 18:01:48   5976s] |  -1.176|   -1.176|-1045.636|-1088.104|   92.31%|   0:00:01.0| 5758.8M|        wc|  default| B1/ram_reg[15]/D              |
[12/01 18:01:48   5978s] |  -1.176|   -1.176|-1045.469|-1087.970|   92.31%|   0:00:00.0| 5758.8M|        wc|  default| B1/ram_reg[15]/D              |
[12/01 18:01:48   5978s] |  -1.176|   -1.176|-1045.468|-1087.968|   92.31%|   0:00:00.0| 5758.8M|        wc|  default| B1/ram_reg[15]/D              |
[12/01 18:01:48   5981s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:01:48   5981s] |  -1.176|   -1.176|-1044.395|-1086.859|   92.31%|   0:00:00.0| 5758.8M|        wc|  default| B2/ram_reg[54]/D              |
[12/01 18:01:48   5982s] |  -1.176|   -1.176|-1044.217|-1086.682|   92.31%|   0:00:00.0| 5758.8M|        wc|  default| B2/ram_reg[54]/D              |
[12/01 18:01:49   5987s] |  -1.176|   -1.176|-1043.469|-1085.958|   92.31%|   0:00:01.0| 5758.8M|        wc|  default| B2/ram_reg[54]/D              |
[12/01 18:01:49   5987s] |  -1.176|   -1.176|-1043.395|-1085.884|   92.32%|   0:00:00.0| 5758.8M|        wc|  default| B2/ram_reg[54]/D              |
[12/01 18:01:49   5988s] |  -1.176|   -1.176|-1043.344|-1085.833|   92.32%|   0:00:00.0| 5758.8M|        wc|  default| B2/ram_reg[54]/D              |
[12/01 18:01:49   5994s] |  -1.176|   -1.176|-1042.419|-1085.081|   92.32%|   0:00:00.0| 5758.8M|        wc|  default| B2/ram_reg[134]/D             |
[12/01 18:01:50   5995s] |  -1.176|   -1.176|-1042.347|-1085.009|   92.33%|   0:00:01.0| 5758.8M|        wc|  default| B2/ram_reg[134]/D             |
[12/01 18:01:50   5995s] |  -1.176|   -1.176|-1042.291|-1084.953|   92.33%|   0:00:00.0| 5758.8M|        wc|  default| B2/ram_reg[134]/D             |
[12/01 18:01:50   6000s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:01:50   6000s] |  -1.176|   -1.176|-1039.139|-1081.855|   92.34%|   0:00:00.0| 5758.8M|        wc|  default| B1/ram_reg[101]/D             |
[12/01 18:01:50   6000s] |  -1.176|   -1.176|-1039.091|-1081.743|   92.34%|   0:00:00.0| 5758.8M|        wc|  default| B3/ram_reg[125]/D             |
[12/01 18:01:50   6001s] |  -1.176|   -1.176|-1038.850|-1081.487|   92.34%|   0:00:00.0| 5758.8M|        wc|  default| B1/ram_reg[101]/D             |
[12/01 18:01:50   6005s] |  -1.176|   -1.176|-1037.521|-1080.072|   92.35%|   0:00:00.0| 5758.8M|        wc|  default| B0/ram_reg[197]/D             |
[12/01 18:01:51   6009s] |  -1.176|   -1.176|-1037.201|-1079.758|   92.35%|   0:00:01.0| 5758.8M|        wc|  default| B0/ram_reg[197]/D             |
[12/01 18:01:51   6009s] |  -1.176|   -1.176|-1037.067|-1079.632|   92.35%|   0:00:00.0| 5758.8M|        wc|  default| B0/ram_reg[197]/D             |
[12/01 18:01:51   6014s] |  -1.176|   -1.176|-1032.000|-1074.864|   92.36%|   0:00:00.0| 5758.8M|        wc|  default| B1/ram_reg[493]/D             |
[12/01 18:01:51   6015s] |  -1.176|   -1.176|-1031.567|-1074.469|   92.36%|   0:00:00.0| 5758.8M|        wc|  default| B1/ram_reg[493]/D             |
[12/01 18:01:51   6016s] |  -1.176|   -1.176|-1031.040|-1073.943|   92.36%|   0:00:00.0| 5758.8M|        wc|  default| B1/ram_reg[493]/D             |
[12/01 18:01:52   6022s] |  -1.176|   -1.176|-1028.135|-1071.037|   92.36%|   0:00:01.0| 5758.8M|        wc|  default| B1/ram_reg[229]/D             |
[12/01 18:01:52   6027s] |  -1.176|   -1.176|-1025.237|-1068.058|   92.37%|   0:00:00.0| 5758.8M|        wc|  default| B0/ram_reg[461]/D             |
[12/01 18:01:52   6027s] |  -1.176|   -1.176|-1025.120|-1067.941|   92.37%|   0:00:00.0| 5758.8M|        wc|  default| B0/ram_reg[461]/D             |
[12/01 18:01:52   6028s] |  -1.176|   -1.176|-1022.890|-1066.493|   92.37%|   0:00:00.0| 5758.8M|        wc|  default| B0/ram_reg[461]/D             |
[12/01 18:01:52   6029s] |  -1.176|   -1.176|-1022.507|-1066.110|   92.37%|   0:00:00.0| 5758.8M|        wc|  default| B0/ram_reg[461]/D             |
[12/01 18:01:52   6029s] |  -1.176|   -1.176|-1022.413|-1066.017|   92.37%|   0:00:00.0| 5758.8M|        wc|  default| B0/ram_reg[461]/D             |
[12/01 18:01:53   6038s] |  -1.176|   -1.176|-1018.718|-1062.438|   92.38%|   0:00:01.0| 5758.8M|        wc|  default| B3/ram_reg[157]/D             |
[12/01 18:01:53   6038s] |  -1.176|   -1.176|-1018.713|-1062.433|   92.38%|   0:00:00.0| 5758.8M|        wc|  default| B3/ram_reg[157]/D             |
[12/01 18:01:53   6038s] |  -1.176|   -1.176|-1018.422|-1062.220|   92.38%|   0:00:00.0| 5758.8M|        wc|  default| B3/ram_reg[157]/D             |
[12/01 18:01:53   6038s] |  -1.176|   -1.176|-1018.412|-1062.211|   92.38%|   0:00:00.0| 5758.8M|        wc|  default| B3/ram_reg[157]/D             |
[12/01 18:01:54   6045s] |  -1.176|   -1.176|-1013.846|-1058.066|   92.39%|   0:00:01.0| 5758.8M|        wc|  default| B1/ram_reg[331]/D             |
[12/01 18:01:54   6045s] |  -1.176|   -1.176|-1013.591|-1057.832|   92.39%|   0:00:00.0| 5758.8M|        wc|  default| B1/ram_reg[331]/D             |
[12/01 18:01:54   6052s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:01:54   6052s] |  -1.176|   -1.176|-1009.013|-1053.751|   92.40%|   0:00:00.0| 5758.8M|        wc|  default| B0/ram_reg[20]/D              |
[12/01 18:01:54   6053s] |  -1.176|   -1.176|-1008.648|-1053.424|   92.40%|   0:00:00.0| 5758.8M|        wc|  default| B0/ram_reg[20]/D              |
[12/01 18:01:54   6054s] |  -1.176|   -1.176|-1007.805|-1052.581|   92.40%|   0:00:00.0| 5758.8M|        wc|  default| B0/ram_reg[20]/D              |
[12/01 18:01:55   6061s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:01:55   6061s] |  -1.176|   -1.176|-1006.079|-1050.946|   92.41%|   0:00:01.0| 5758.8M|        wc|  default| B3/ram_reg[457]/D             |
[12/01 18:01:55   6064s] |  -1.176|   -1.176|-1004.186|-1049.063|   92.42%|   0:00:00.0| 5758.8M|        wc|  default| B1/ram_reg[307]/D             |
[12/01 18:01:55   6064s] |  -1.176|   -1.176|-1004.033|-1048.910|   92.42%|   0:00:00.0| 5758.8M|        wc|  default| B1/ram_reg[307]/D             |
[12/01 18:01:55   6064s] |  -1.176|   -1.176|-1003.711|-1048.631|   92.42%|   0:00:00.0| 5758.8M|        wc|  default| B2/ram_reg[338]/D             |
[12/01 18:01:55   6065s] |  -1.176|   -1.176|-1003.145|-1048.153|   92.42%|   0:00:00.0| 5758.8M|        wc|  default| B2/ram_reg[338]/D             |
[12/01 18:01:56   6073s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:01:56   6073s] |  -1.176|   -1.176| -996.813|-1042.862|   92.43%|   0:00:01.0| 5758.8M|        wc|  default| B1/ram_reg[339]/D             |
[12/01 18:01:56   6073s] |  -1.176|   -1.176| -996.678|-1042.726|   92.43%|   0:00:00.0| 5758.8M|        wc|  default| B1/ram_reg[339]/D             |
[12/01 18:01:56   6074s] |  -1.176|   -1.176| -996.628|-1042.676|   92.43%|   0:00:00.0| 5758.8M|        wc|  default| B1/ram_reg[339]/D             |
[12/01 18:01:56   6074s] |  -1.176|   -1.176| -996.613|-1042.661|   92.43%|   0:00:00.0| 5758.8M|        wc|  default| B1/ram_reg[339]/D             |
[12/01 18:01:57   6081s] |  -1.176|   -1.176| -994.158|-1040.600|   92.44%|   0:00:01.0| 5758.8M|        wc|  default| B2/ram_reg[260]/D             |
[12/01 18:01:57   6083s] |  -1.176|   -1.176| -992.308|-1038.822|   92.44%|   0:00:00.0| 5758.8M|        wc|  default| B2/ram_reg[260]/D             |
[12/01 18:01:57   6084s] |  -1.176|   -1.176| -992.085|-1038.598|   92.44%|   0:00:00.0| 5758.8M|        wc|  default| B2/ram_reg[260]/D             |
[12/01 18:01:57   6090s] |  -1.176|   -1.176| -988.883|-1035.843|   92.44%|   0:00:00.0| 5758.8M|        wc|  default| B3/ram_reg[371]/D             |
[12/01 18:01:57   6090s] |  -1.176|   -1.176| -988.790|-1035.750|   92.44%|   0:00:00.0| 5758.8M|        wc|  default| B3/ram_reg[371]/D             |
[12/01 18:01:57   6091s] |  -1.176|   -1.176| -988.586|-1035.546|   92.45%|   0:00:00.0| 5758.8M|        wc|  default| B3/ram_reg[371]/D             |
[12/01 18:01:58   6098s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:01:58   6098s] |  -1.176|   -1.176| -983.469|-1031.108|   92.46%|   0:00:01.0| 5758.8M|        wc|  default| B2/ram_reg[460]/D             |
[12/01 18:01:58   6098s] |  -1.176|   -1.176| -983.371|-1031.010|   92.46%|   0:00:00.0| 5758.8M|        wc|  default| B2/ram_reg[460]/D             |
[12/01 18:01:58   6099s] |  -1.176|   -1.176| -983.282|-1030.895|   92.46%|   0:00:00.0| 5758.8M|        wc|  default| B0/ram_reg[371]/D             |
[12/01 18:01:58   6100s] |  -1.176|   -1.176| -982.407|-1030.204|   92.46%|   0:00:00.0| 5758.8M|        wc|  default| B0/ram_reg[371]/D             |
[12/01 18:01:59   6109s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:01:59   6109s] |  -1.176|   -1.176| -977.539|-1026.985|   92.47%|   0:00:01.0| 5758.8M|        wc|  default| B3/ram_reg[380]/D             |
[12/01 18:01:59   6110s] |  -1.176|   -1.176| -976.695|-1026.313|   92.48%|   0:00:00.0| 5758.8M|        wc|  default| B3/ram_reg[380]/D             |
[12/01 18:01:59   6110s] |  -1.176|   -1.176| -976.484|-1026.277|   92.48%|   0:00:00.0| 5758.8M|        wc|  default| B3/ram_reg[380]/D             |
[12/01 18:01:59   6110s] |  -1.176|   -1.176| -976.433|-1026.226|   92.48%|   0:00:00.0| 5758.8M|        wc|  default| B3/ram_reg[380]/D             |
[12/01 18:01:59   6116s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:01:59   6116s] |  -1.176|   -1.176| -973.110|-1023.809|   92.49%|   0:00:00.0| 5758.8M|        wc|  default| B3/ram_reg[283]/D             |
[12/01 18:01:59   6116s] |  -1.176|   -1.176| -972.876|-1023.739|   92.49%|   0:00:00.0| 5758.8M|        wc|  default| B3/ram_reg[283]/D             |
[12/01 18:02:00   6116s] |  -1.176|   -1.176| -972.409|-1023.410|   92.49%|   0:00:01.0| 5758.8M|        wc|  default| B3/ram_reg[283]/D             |
[12/01 18:02:00   6117s] |  -1.176|   -1.176| -972.398|-1023.410|   92.49%|   0:00:00.0| 5758.8M|        wc|  default| B3/ram_reg[283]/D             |
[12/01 18:02:00   6122s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:02:00   6122s] |  -1.176|   -1.176| -967.383|-1020.539|   92.50%|   0:00:00.0| 5758.8M|        wc|  default| B0/ram_reg[363]/D             |
[12/01 18:02:00   6123s] |  -1.176|   -1.176| -966.544|-1019.978|   92.51%|   0:00:00.0| 5758.8M|        wc|  default| B3/ram_reg[395]/D             |
[12/01 18:02:00   6123s] |  -1.176|   -1.176| -966.499|-1019.953|   92.51%|   0:00:00.0| 5758.8M|        wc|  default| B3/ram_reg[395]/D             |
[12/01 18:02:01   6129s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:02:01   6129s] |  -1.176|   -1.176| -962.458|-1017.253|   92.52%|   0:00:01.0| 5758.8M|        wc|  default| B1/ram_reg[362]/D             |
[12/01 18:02:01   6129s] |  -1.176|   -1.176| -962.438|-1017.072|   92.52%|   0:00:00.0| 5758.8M|        wc|  default| B3/ram_reg[427]/D             |
[12/01 18:02:01   6130s] |  -1.176|   -1.176| -961.990|-1016.882|   92.52%|   0:00:00.0| 5758.8M|        wc|  default| B3/ram_reg[427]/D             |
[12/01 18:02:01   6131s] |  -1.176|   -1.176| -960.748|-1016.021|   92.52%|   0:00:00.0| 5758.8M|        wc|  default| B3/ram_reg[427]/D             |
[12/01 18:02:01   6137s] |  -1.176|   -1.176| -958.440|-1014.996|   92.53%|   0:00:00.0| 5758.8M|        wc|  default| B1/ram_reg[106]/D             |
[12/01 18:02:01   6138s] |  -1.176|   -1.176| -958.268|-1014.824|   92.53%|   0:00:00.0| 5758.8M|        wc|  default| B1/ram_reg[106]/D             |
[12/01 18:02:02   6138s] |  -1.176|   -1.176| -957.484|-1014.387|   92.53%|   0:00:01.0| 5758.8M|        wc|  default| B1/ram_reg[506]/D             |
[12/01 18:02:02   6139s] |  -1.176|   -1.176| -957.429|-1014.346|   92.53%|   0:00:00.0| 5758.8M|        wc|  default| B1/ram_reg[506]/D             |
[12/01 18:02:02   6144s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:02:02   6144s] |  -1.176|   -1.176| -954.413|-1012.952|   92.54%|   0:00:00.0| 5758.8M|        wc|  default| B1/ram_reg[395]/D             |
[12/01 18:02:02   6146s] |  -1.176|   -1.176| -952.030|-1011.563|   92.54%|   0:00:00.0| 5758.8M|        wc|  default| B1/ram_reg[395]/D             |
[12/01 18:02:02   6148s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:02:02   6148s] |  -1.176|   -1.176| -949.552|-1009.485|   92.53%|   0:00:00.0| 5758.8M|        wc|  default| B1/ram_reg[395]/D             |
[12/01 18:02:03   6153s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:02:03   6153s] |  -1.176|   -1.176| -944.829|-1007.920|   92.54%|   0:00:01.0| 5758.8M|        wc|  default| B1/ram_reg[34]/D              |
[12/01 18:02:03   6153s] |  -1.176|   -1.176| -944.419|-1007.663|   92.54%|   0:00:00.0| 5758.8M|        wc|  default| B1/ram_reg[34]/D              |
[12/01 18:02:03   6153s] |  -1.176|   -1.176| -944.263|-1007.599|   92.54%|   0:00:00.0| 5758.8M|        wc|  default| B1/ram_reg[34]/D              |
[12/01 18:02:03   6154s] |  -1.176|   -1.176| -943.880|-1007.523|   92.54%|   0:00:00.0| 5758.8M|        wc|  default| B0/ram_reg[194]/D             |
[12/01 18:02:03   6156s] |  -1.176|   -1.176| -942.608|-1006.907|   92.54%|   0:00:00.0| 5758.8M|        wc|  default| B1/ram_reg[72]/D              |
[12/01 18:02:04   6162s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:02:04   6162s] |  -1.176|   -1.176| -940.427|-1006.214|   92.55%|   0:00:01.0| 5758.8M|        wc|  default| B1/ram_reg[378]/D             |
[12/01 18:02:04   6162s] |  -1.176|   -1.176| -939.948|-1006.099|   92.55%|   0:00:00.0| 5758.8M|        wc|  default| B2/ram_reg[433]/D             |
[12/01 18:02:04   6162s] |  -1.176|   -1.176| -939.653|-1005.958|   92.56%|   0:00:00.0| 5758.8M|        wc|  default| B2/ram_reg[433]/D             |
[12/01 18:02:04   6164s] |  -1.176|   -1.176| -939.565|-1005.947|   92.56%|   0:00:00.0| 5758.8M|        wc|  default| B2/ram_reg[433]/D             |
[12/01 18:02:04   6168s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:02:04   6169s] |  -1.176|   -1.176| -939.565|-1007.038|   92.57%|   0:00:00.0| 5758.8M|        wc|  default| B2/ram_reg[456]/D             |
[12/01 18:02:05   6169s] |  -1.176|   -1.176| -939.331|-1006.805|   92.57%|   0:00:01.0| 5758.8M|        wc|  default| B2/ram_reg[456]/D             |
[12/01 18:02:05   6169s] |  -1.176|   -1.176| -938.888|-1006.362|   92.57%|   0:00:00.0| 5758.8M|        wc|  default| B1/ram_reg[177]/D             |
[12/01 18:02:05   6171s] |  -1.176|   -1.176| -938.812|-1006.315|   92.57%|   0:00:00.0| 5758.8M|        wc|  default| B2/ram_reg[123]/D             |
[12/01 18:02:05   6172s] |  -1.176|   -1.176| -938.630|-1006.198|   92.57%|   0:00:00.0| 5758.8M|        wc|  default| B2/ram_reg[123]/D             |
[12/01 18:02:05   6176s] |  -1.176|   -1.176| -938.559|-1005.914|   92.58%|   0:00:00.0| 5758.8M|        wc|  default| B1/ram_reg[225]/D             |
[12/01 18:02:05   6176s] |  -1.176|   -1.176| -938.325|-1005.906|   92.58%|   0:00:00.0| 5758.8M|        wc|  default| B1/ram_reg[224]/D             |
[12/01 18:02:05   6178s] |  -1.176|   -1.176| -937.810|-1005.713|   92.58%|   0:00:00.0| 5758.8M|        wc|  default| B2/ram_reg[377]/D             |
[12/01 18:02:06   6182s] |  -1.176|   -1.176| -937.665|-1005.615|   92.59%|   0:00:01.0| 5758.8M|        wc|  default| B1/ram_reg[233]/D             |
[12/01 18:02:06   6183s] |  -1.176|   -1.176| -937.647|-1005.564|   92.59%|   0:00:00.0| 5758.8M|        wc|  default| B1/ram_reg[225]/D             |
[12/01 18:02:06   6185s] |  -1.176|   -1.176| -937.458|-1005.516|   92.59%|   0:00:00.0| 5758.8M|        wc|  default| B2/ram_reg[2]/D               |
[12/01 18:02:07   6199s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:02:08   6202s] |  -1.176|   -1.176| -937.232|-1004.908|   92.61%|   0:00:02.0| 5758.8M|        wc|  default| B1/ram_reg[426]/D             |
[12/01 18:02:08   6203s] |  -1.176|   -1.176| -937.083|-1004.884|   92.61%|   0:00:00.0| 5758.8M|        wc|  default| B1/ram_reg[426]/D             |
[12/01 18:02:08   6204s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:02:08   6204s] |  -1.176|   -1.176| -936.840|-1004.718|   92.61%|   0:00:00.0| 5758.8M|        wc|  default| B1/ram_reg[306]/D             |
[12/01 18:02:09   6213s] |  -1.176|   -1.176| -936.824|-1004.702|   92.62%|   0:00:01.0| 5758.8M|        wc|  default| B2/ram_reg[107]/D             |
[12/01 18:02:09   6213s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:02:09   6213s] |  -1.176|   -1.176| -936.824|-1004.702|   92.62%|   0:00:00.0| 5758.8M|        wc|  default| B0/ram_reg[271]/D             |
[12/01 18:02:09   6213s] +--------+---------+---------+---------+---------+------------+--------+----------+---------+-------------------------------+
[12/01 18:02:09   6213s] 
[12/01 18:02:09   6213s] *** Finish Core Optimize Step (cpu=0:07:02 real=0:00:36.0 mem=5758.8M) ***
[12/01 18:02:09   6213s] 
[12/01 18:02:09   6213s] *** Finished Optimize Step Cumulative (cpu=0:15:05 real=0:01:15 mem=5758.8M) ***
[12/01 18:02:09   6213s] OptDebug: End of Optimizer TNS Pass:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-1.176| -936.824|
|reg2reg   |-0.692| -439.552|
|HEPG      |-0.692| -439.552|
|All Paths |-1.176|-1004.702|
+----------+------+---------+

[12/01 18:02:09   6213s] ** GigaOpt Optimizer WNS Slack -1.176 TNS Slack -1004.702 Density 92.62
[12/01 18:02:09   6213s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.3859460.12
[12/01 18:02:09   6213s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:5758.8M
[12/01 18:02:09   6213s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.329, REAL:0.081, MEM:5266.8M
[12/01 18:02:09   6213s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:5266.8M
[12/01 18:02:09   6213s] OPERPROF:   Starting DPlace-Init at level 2, MEM:5266.8M
[12/01 18:02:09   6213s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:5266.8M
[12/01 18:02:09   6213s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.070, REAL:0.063, MEM:5266.8M
[12/01 18:02:09   6213s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:5266.8M
[12/01 18:02:09   6213s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.003, REAL:0.002, MEM:5490.8M
[12/01 18:02:09   6213s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.184, REAL:0.176, MEM:5490.8M
[12/01 18:02:09   6213s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.184, REAL:0.176, MEM:5490.8M
[12/01 18:02:09   6213s] TDRefine: refinePlace mode is spiral
[12/01 18:02:09   6213s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3859460.25
[12/01 18:02:09   6213s] OPERPROF: Starting RefinePlace at level 1, MEM:5490.8M
[12/01 18:02:09   6213s] *** Starting refinePlace (1:43:34 mem=5490.8M) ***
[12/01 18:02:09   6214s] Total net bbox length = 3.955e+06 (1.757e+06 2.197e+06) (ext = 3.983e+03)
[12/01 18:02:09   6214s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/01 18:02:09   6214s] 
[12/01 18:02:09   6214s] Starting Small incrNP...
[12/01 18:02:09   6214s] User Input Parameters:
[12/01 18:02:09   6214s] - Congestion Driven    : Off
[12/01 18:02:09   6214s] - Timing Driven        : Off
[12/01 18:02:09   6214s] - Area-Violation Based : Off
[12/01 18:02:09   6214s] - Start Rollback Level : -5
[12/01 18:02:09   6214s] - Legalized            : On
[12/01 18:02:09   6214s] - Window Based         : Off
[12/01 18:02:09   6214s] - eDen incr mode       : Off
[12/01 18:02:09   6214s] - Small incr mode      : On
[12/01 18:02:09   6214s] 
[12/01 18:02:09   6214s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:5490.8M
[12/01 18:02:09   6214s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:5492.8M
[12/01 18:02:09   6214s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.028, REAL:0.022, MEM:5524.8M
[12/01 18:02:09   6214s] default core: bins with density > 0.750 = 96.97 % ( 1121 / 1156 )
[12/01 18:02:09   6214s] Density distribution unevenness ratio = 2.437%
[12/01 18:02:09   6214s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.042, REAL:0.036, MEM:5524.8M
[12/01 18:02:09   6214s] cost 1.115714, thresh 1.000000
[12/01 18:02:09   6214s] OPERPROF:   Starting spMPad at level 2, MEM:5522.8M
[12/01 18:02:09   6214s] OPERPROF:     Starting spContextMPad at level 3, MEM:5522.8M
[12/01 18:02:09   6214s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.001, REAL:0.000, MEM:5522.8M
[12/01 18:02:09   6214s] MP Top (131919): mp=1.026. U=0.926.
[12/01 18:02:09   6214s] OPERPROF:   Finished spMPad at level 2, CPU:0.026, REAL:0.026, MEM:5522.8M
[12/01 18:02:09   6214s] MPU (131919) 0.926 -> 0.950
[12/01 18:02:09   6214s] incrNP th 1.000, 0.100
[12/01 18:02:09   6214s] clkAW=1 clkAWMode=2 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.050 maxM=-1 pMaxM=3
[12/01 18:02:09   6214s] OPERPROF:   Starting IPInitSPData at level 2, MEM:5522.8M
[12/01 18:02:09   6214s] OPERPROF:     Starting spInitNetWt at level 3, MEM:5522.8M
[12/01 18:02:09   6214s] no activity file in design. spp won't run.
[12/01 18:02:09   6214s] [spp] 0
[12/01 18:02:09   6214s] [adp] 0:1:1:3
[12/01 18:02:09   6214s] OPERPROF:     Finished spInitNetWt at level 3, CPU:0.031, REAL:0.030, MEM:5522.8M
[12/01 18:02:09   6214s] SP #FI/SF FL/PI 140/0 129836/2083
[12/01 18:02:09   6214s] OPERPROF:   Finished IPInitSPData at level 2, CPU:0.073, REAL:0.074, MEM:5522.8M
[12/01 18:02:09   6214s] NP #FI/FS/SF FL/PI: 140/0/0 131919/2083
[12/01 18:02:10   6214s] no activity file in design. spp won't run.
[12/01 18:02:10   6214s] RPlace IncrNP: Rollback Lev = -3
[12/01 18:02:10   6214s] OPERPROF:   Starting npPlace at level 2, MEM:5572.5M
[12/01 18:02:10   6214s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[12/01 18:02:10   6214s] No instances found in the vector
[12/01 18:02:10   6214s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=5344.1M, DRC: 0)
[12/01 18:02:10   6214s] 0 (out of 0) MH cells were successfully legalized.
[12/01 18:02:12   6232s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[12/01 18:02:12   6232s] No instances found in the vector
[12/01 18:02:12   6232s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=5902.7M, DRC: 0)
[12/01 18:02:12   6232s] 0 (out of 0) MH cells were successfully legalized.
[12/01 18:02:15   6264s] Legalizing MH Cells... 0 / 0 / 0 (level 10)
[12/01 18:02:15   6264s] No instances found in the vector
[12/01 18:02:15   6264s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=5910.9M, DRC: 0)
[12/01 18:02:15   6264s] 0 (out of 0) MH cells were successfully legalized.
[12/01 18:02:17   6288s] OPERPROF:   Finished npPlace at level 2, CPU:73.420, REAL:7.176, MEM:5697.6M
[12/01 18:02:17   6288s] no activity file in design. spp won't run.
[12/01 18:02:17   6288s] OPERPROF:   Starting IPDeleteSPData at level 2, MEM:5697.6M
[12/01 18:02:17   6288s] OPERPROF:   Finished IPDeleteSPData at level 2, CPU:0.000, REAL:0.000, MEM:5697.6M
[12/01 18:02:17   6288s] 
[12/01 18:02:17   6288s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:5697.6M
[12/01 18:02:17   6288s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:5697.6M
[12/01 18:02:17   6288s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.028, REAL:0.022, MEM:5697.6M
[12/01 18:02:17   6288s] default core: bins with density > 0.750 = 96.89 % ( 1120 / 1156 )
[12/01 18:02:17   6288s] Density distribution unevenness ratio = 2.721%
[12/01 18:02:17   6288s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.048, REAL:0.041, MEM:5697.6M
[12/01 18:02:17   6288s] RPlace postIncrNP: Density = 1.115714 -> 1.037143.
[12/01 18:02:17   6288s] RPlace postIncrNP Info: Density distribution changes:
[12/01 18:02:17   6288s] [1.10+      ] :	 1 (0.09%) -> 0 (0.00%)
[12/01 18:02:17   6288s] [1.05 - 1.10] :	 3 (0.26%) -> 0 (0.00%)
[12/01 18:02:17   6288s] [1.00 - 1.05] :	 28 (2.42%) -> 52 (4.50%)
[12/01 18:02:17   6288s] [0.95 - 1.00] :	 449 (38.84%) -> 461 (39.88%)
[12/01 18:02:17   6288s] [0.90 - 0.95] :	 434 (37.54%) -> 362 (31.31%)
[12/01 18:02:17   6288s] [0.85 - 0.90] :	 132 (11.42%) -> 150 (12.98%)
[12/01 18:02:17   6288s] [0.80 - 0.85] :	 50 (4.33%) -> 68 (5.88%)
[12/01 18:02:17   6288s] Move report: incrNP moves 127021 insts, mean move: 5.83 um, max move: 165.76 um 
[12/01 18:02:17   6288s] 	Max move on inst (DD_MUX/FE_OCPC71556_FE_OFN36805_n): (1211.84, 302.40) --> (1136.24, 392.56)
[12/01 18:02:17   6288s] Finished incrNP (cpu=0:01:15, real=0:00:08.0, mem=5697.6M)
[12/01 18:02:17   6288s] End of Small incrNP (cpu=0:01:15, real=0:00:08.0)
[12/01 18:02:17   6288s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:5697.6M
[12/01 18:02:17   6288s] Starting refinePlace ...
[12/01 18:02:17   6288s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[12/01 18:02:17   6288s] ** Cut row section cpu time 0:00:00.0.
[12/01 18:02:17   6288s]    Spread Effort: high, standalone mode, useDDP on.
[12/01 18:02:18   6296s] [CPU] RefinePlace/preRPlace (cpu=0:00:07.7, real=0:00:01.0, mem=5688.6MB) @(1:44:49 - 1:44:56).
[12/01 18:02:18   6296s] Move report: preRPlace moves 71290 insts, mean move: 1.43 um, max move: 13.44 um 
[12/01 18:02:18   6296s] 	Max move on inst (B3/U8479): (1065.68, 239.68) --> (1067.36, 227.92)
[12/01 18:02:18   6296s] 	Length: 5 sites, height: 1 rows, site name: core7T, cell type: NAND2X1
[12/01 18:02:18   6296s] wireLenOptFixPriorityInst 2083 inst fixed
[12/01 18:02:18   6296s] tweakage running in 16 threads.
[12/01 18:02:18   6296s] Placement tweakage begins.
[12/01 18:02:19   6297s] wire length = 4.610e+06
[12/01 18:02:20   6303s] wire length = 4.444e+06
[12/01 18:02:20   6303s] Placement tweakage ends.
[12/01 18:02:20   6303s] Move report: tweak moves 33967 insts, mean move: 3.42 um, max move: 21.28 um 
[12/01 18:02:20   6303s] 	Max move on inst (B0/FE_OFC3385_FE_DBTN24_n265): (258.72, 259.28) --> (280.00, 259.28)
[12/01 18:02:20   6303s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:07.0, real=0:00:02.0, mem=5762.3MB) @(1:44:56 - 1:45:03).
[12/01 18:02:21   6303s] 
[12/01 18:02:21   6303s] Running Spiral MT with 16 threads  fetchWidth=256 
[12/01 18:02:22   6306s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/01 18:02:22   6306s] [CPU] RefinePlace/Legalization (cpu=0:00:02.6, real=0:00:02.0, mem=5762.3MB) @(1:45:03 - 1:45:06).
[12/01 18:02:22   6306s] Move report: Detail placement moves 83032 insts, mean move: 2.23 um, max move: 22.96 um 
[12/01 18:02:22   6306s] 	Max move on inst (B1/FE_OFC66230_n30657): (800.24, 741.44) --> (823.20, 741.44)
[12/01 18:02:22   6306s] 	Runtime: CPU: 0:00:17.4 REAL: 0:00:05.0 MEM: 5762.3MB
[12/01 18:02:22   6306s] Statistics of distance of Instance movement in refine placement:
[12/01 18:02:22   6306s]   maximum (X+Y) =       184.80 um
[12/01 18:02:22   6306s]   inst (DD_MUX/FE_OCPC71556_FE_OFN36805_n) with max move: (1211.84, 302.4) -> (1117.2, 392.56)
[12/01 18:02:22   6306s]   mean    (X+Y) =         6.09 um
[12/01 18:02:22   6306s] Total instances flipped for legalization: 953
[12/01 18:02:22   6306s] Summary Report:
[12/01 18:02:22   6306s] Instances move: 127465 (out of 131919 movable)
[12/01 18:02:22   6306s] Instances flipped: 953
[12/01 18:02:22   6306s] Mean displacement: 6.09 um
[12/01 18:02:22   6306s] Max displacement: 184.80 um (Instance: DD_MUX/FE_OCPC71556_FE_OFN36805_n) (1211.84, 302.4) -> (1117.2, 392.56)
[12/01 18:02:22   6306s] 	Length: 4 sites, height: 1 rows, site name: core7T, cell type: INVX4
[12/01 18:02:22   6306s] Total instances moved : 127465
[12/01 18:02:22   6306s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:17.481, REAL:5.022, MEM:5762.3M
[12/01 18:02:22   6306s] Total net bbox length = 3.905e+06 (1.734e+06 2.171e+06) (ext = 3.999e+03)
[12/01 18:02:22   6306s] Runtime: CPU: 0:01:32 REAL: 0:00:13.0 MEM: 5762.3MB
[12/01 18:02:22   6306s] [CPU] RefinePlace/total (cpu=0:01:32, real=0:00:13.0, mem=5762.3MB) @(1:43:34 - 1:45:06).
[12/01 18:02:22   6306s] *** Finished refinePlace (1:45:06 mem=5762.3M) ***
[12/01 18:02:22   6306s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3859460.25
[12/01 18:02:22   6306s] OPERPROF: Finished RefinePlace at level 1, CPU:92.240, REAL:12.975, MEM:5762.3M
[12/01 18:02:23   6306s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:5762.3M
[12/01 18:02:23   6306s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.313, REAL:0.073, MEM:5380.3M
[12/01 18:02:23   6306s] *** maximum move = 184.80 um ***
[12/01 18:02:23   6307s] *** Finished re-routing un-routed nets (5380.3M) ***
[12/01 18:02:23   6310s] TotalInstCnt at stopUpdate before init: 132,059
[12/01 18:02:23   6310s] OPERPROF: Starting DPlace-Init at level 1, MEM:5380.3M
[12/01 18:02:23   6310s] z: 2, totalTracks: 1
[12/01 18:02:23   6310s] z: 4, totalTracks: 1
[12/01 18:02:23   6310s] z: 6, totalTracks: 1
[12/01 18:02:23   6310s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 
[12/01 18:02:23   6310s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:5380.3M
[12/01 18:02:24   6310s] 
[12/01 18:02:24   6310s] Skipping Bad Lib Cell Checking (CMU) !
[12/01 18:02:24   6310s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.071, REAL:0.065, MEM:5604.3M
[12/01 18:02:24   6310s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:5604.3M
[12/01 18:02:24   6310s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.000, MEM:5604.3M
[12/01 18:02:24   6310s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:01.0, mem=5604.3MB).
[12/01 18:02:24   6310s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.180, REAL:0.174, MEM:5604.3M
[12/01 18:02:24   6311s] TotalInstCnt at stopUpdate after init: 132,059
[12/01 18:02:24   6311s] 
[12/01 18:02:24   6311s] *** Finish Physical Update (cpu=0:01:38 real=0:00:15.0 mem=5380.3M) ***
[12/01 18:02:24   6311s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.3859460.12
[12/01 18:02:24   6312s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 16 threads.
[12/01 18:02:24   6312s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:02:24   6312s] ** GigaOpt Optimizer WNS Slack -1.225 TNS Slack -1045.986 Density 92.62
[12/01 18:02:24   6312s] OptDebug: End of Setup Fixing:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-1.225| -964.494|
|reg2reg   |-0.708| -490.211|
|HEPG      |-0.708| -490.211|
|All Paths |-1.225|-1045.986|
+----------+------+---------+

[12/01 18:02:24   6312s] Bottom Preferred Layer:
[12/01 18:02:24   6312s] +---------------+------------+------------+----------+
[12/01 18:02:24   6312s] |     Layer     |   OPT_LA   |    CLK     |   Rule   |
[12/01 18:02:24   6312s] +---------------+------------+------------+----------+
[12/01 18:02:24   6312s] | METAL3 (z=3)  |          0 |        227 | default  |
[12/01 18:02:24   6312s] | METAL5 (z=5)  |        320 |          0 | default  |
[12/01 18:02:24   6312s] +---------------+------------+------------+----------+
[12/01 18:02:24   6312s] Via Pillar Rule:
[12/01 18:02:24   6312s]     None
[12/01 18:02:24   6312s] 
[12/01 18:02:24   6312s] *** Finish post-CTS Setup Fixing (cpu=0:16:45 real=0:01:31 mem=5380.3M) ***
[12/01 18:02:24   6312s] 
[12/01 18:02:24   6312s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.3859460.7
[12/01 18:02:24   6312s] Total-nets :: 133125, Stn-nets :: 39467, ratio :: 29.6466 %
[12/01 18:02:24   6312s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4972.5M
[12/01 18:02:25   6313s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.340, REAL:0.074, MEM:4241.0M
[12/01 18:02:25   6313s] TotalInstCnt at PhyDesignMc Destruction: 132,059
[12/01 18:02:25   6313s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3859460.19
[12/01 18:02:25   6313s] *** TnsOpt #4 [finish] : cpu/real = 0:16:49.6/0:01:34.2 (10.7), totSession cpu/real = 1:45:13.1/1:37:54.3 (1.1), mem = 4241.0M
[12/01 18:02:25   6313s] 
[12/01 18:02:25   6313s] =============================================================================================
[12/01 18:02:25   6313s]  Step TAT Report for TnsOpt #4                                                  20.15-s105_1
[12/01 18:02:25   6313s] =============================================================================================
[12/01 18:02:25   6313s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/01 18:02:25   6313s] ---------------------------------------------------------------------------------------------
[12/01 18:02:25   6313s] [ RefinePlace            ]      1   0:00:15.1  (  16.0 % )     0:00:15.1 /  0:01:38.1    6.5
[12/01 18:02:25   6313s] [ SlackTraversorInit     ]      2   0:00:00.8  (   0.9 % )     0:00:00.8 /  0:00:01.4    1.8
[12/01 18:02:25   6313s] [ LibAnalyzerInit        ]      1   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.2
[12/01 18:02:25   6313s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 18:02:25   6313s] [ PlacerInterfaceInit    ]      1   0:00:00.5  (   0.6 % )     0:00:00.5 /  0:00:01.0    1.9
[12/01 18:02:25   6313s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   0.2 % )     0:00:00.3 /  0:00:00.3    1.1
[12/01 18:02:25   6313s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 18:02:25   6313s] [ TransformInit          ]      1   0:00:02.3  (   2.5 % )     0:00:02.3 /  0:00:03.4    1.4
[12/01 18:02:25   6313s] [ OptimizationStep       ]      2   0:00:02.1  (   2.2 % )     0:01:14.7 /  0:15:04.6   12.1
[12/01 18:02:25   6313s] [ OptSingleIteration     ]    382   0:00:00.7  (   0.7 % )     0:01:12.4 /  0:14:51.8   12.3
[12/01 18:02:25   6313s] [ OptGetWeight           ]    382   0:00:03.5  (   3.7 % )     0:00:03.5 /  0:00:03.4    1.0
[12/01 18:02:25   6313s] [ OptEval                ]    382   0:00:57.6  (  61.1 % )     0:00:57.6 /  0:13:49.5   14.4
[12/01 18:02:25   6313s] [ OptCommit              ]    382   0:00:01.6  (   1.7 % )     0:00:01.6 /  0:00:01.7    1.1
[12/01 18:02:25   6313s] [ IncrTimingUpdate       ]    351   0:00:03.7  (   4.0 % )     0:00:03.7 /  0:00:20.3    5.4
[12/01 18:02:25   6313s] [ PostCommitDelayUpdate  ]    382   0:00:00.5  (   0.5 % )     0:00:01.1 /  0:00:06.9    6.5
[12/01 18:02:25   6313s] [ IncrDelayCalc          ]   1417   0:00:00.6  (   0.6 % )     0:00:00.6 /  0:00:06.4   10.9
[12/01 18:02:25   6313s] [ SetupOptGetWorkingSet  ]   1134   0:00:03.0  (   3.2 % )     0:00:03.0 /  0:00:19.2    6.4
[12/01 18:02:25   6313s] [ SetupOptGetActiveNode  ]   1134   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.4
[12/01 18:02:25   6313s] [ SetupOptSlackGraph     ]    382   0:00:01.4  (   1.5 % )     0:00:01.4 /  0:00:10.5    7.2
[12/01 18:02:25   6313s] [ MISC                   ]          0:00:00.5  (   0.5 % )     0:00:00.5 /  0:00:00.8    1.8
[12/01 18:02:25   6313s] ---------------------------------------------------------------------------------------------
[12/01 18:02:25   6313s]  TnsOpt #4 TOTAL                    0:01:34.2  ( 100.0 % )     0:01:34.2 /  0:16:49.6   10.7
[12/01 18:02:25   6313s] ---------------------------------------------------------------------------------------------
[12/01 18:02:25   6313s] 
[12/01 18:02:25   6313s] End: GigaOpt Optimization in TNS mode
[12/01 18:02:25   6313s] GigaOpt Checkpoint: Internal reclaim -numThreads 16 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[12/01 18:02:25   6313s] Info: 141 nets with fixed/cover wires excluded.
[12/01 18:02:25   6313s] Info: 227 clock nets excluded from IPO operation.
[12/01 18:02:25   6313s] ### Creating LA Mngr. totSessionCpu=1:45:14 mem=4241.0M
[12/01 18:02:25   6313s] ### Creating LA Mngr, finished. totSessionCpu=1:45:14 mem=4241.0M
[12/01 18:02:25   6313s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[12/01 18:02:25   6313s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/01 18:02:25   6313s] ### Creating PhyDesignMc. totSessionCpu=1:45:14 mem=4616.8M
[12/01 18:02:25   6313s] OPERPROF: Starting DPlace-Init at level 1, MEM:4616.8M
[12/01 18:02:25   6313s] z: 2, totalTracks: 1
[12/01 18:02:25   6313s] z: 4, totalTracks: 1
[12/01 18:02:25   6313s] z: 6, totalTracks: 1
[12/01 18:02:25   6313s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 
[12/01 18:02:25   6313s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4616.8M
[12/01 18:02:25   6313s] 
[12/01 18:02:25   6313s] Skipping Bad Lib Cell Checking (CMU) !
[12/01 18:02:25   6313s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.049, REAL:0.043, MEM:4872.8M
[12/01 18:02:25   6313s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:4872.8M
[12/01 18:02:25   6313s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.000, MEM:4872.8M
[12/01 18:02:25   6313s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4872.8MB).
[12/01 18:02:25   6313s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.160, REAL:0.153, MEM:4872.8M
[12/01 18:02:26   6314s] TotalInstCnt at PhyDesignMc Initialization: 132,059
[12/01 18:02:26   6314s] ### Creating PhyDesignMc, finished. totSessionCpu=1:45:15 mem=4648.8M
[12/01 18:02:26   6314s] Begin: Area Reclaim Optimization
[12/01 18:02:26   6314s] *** AreaOpt #12 [begin] : totSession cpu/real = 1:45:14.8/1:37:55.5 (1.1), mem = 4648.8M
[12/01 18:02:26   6314s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3859460.20
[12/01 18:02:26   6314s] ### Creating RouteCongInterface, started
[12/01 18:02:26   6315s] 
[12/01 18:02:26   6315s] #optDebug:  {2, 1.000, 0.8500} {3, 0.784, 0.8500} {4, 0.567, 0.8500} {5, 0.135, 0.5441} {6, 0.135, 0.5441} 
[12/01 18:02:26   6315s] 
[12/01 18:02:26   6315s] #optDebug: {0, 1.000}
[12/01 18:02:26   6315s] ### Creating RouteCongInterface, finished
[12/01 18:02:26   6315s] ### Creating LA Mngr. totSessionCpu=1:45:15 mem=4648.8M
[12/01 18:02:26   6315s] ### Creating LA Mngr, finished. totSessionCpu=1:45:15 mem=4648.8M
[12/01 18:02:26   6315s] Usable buffer cells for single buffer setup transform:
[12/01 18:02:26   6315s] BUFX1 
[12/01 18:02:26   6315s] Number of usable buffer cells above: 1
[12/01 18:02:26   6315s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:4648.8M
[12/01 18:02:26   6315s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.003, REAL:0.004, MEM:4648.8M
[12/01 18:02:27   6315s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 16 threads.
[12/01 18:02:27   6315s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:02:27   6315s] Reclaim Optimization WNS Slack -1.225  TNS Slack -1045.986 Density 92.62
[12/01 18:02:27   6315s] +---------+---------+--------+---------+------------+--------+
[12/01 18:02:27   6315s] | Density | Commits |  WNS   |   TNS   |    Real    |  Mem   |
[12/01 18:02:27   6315s] +---------+---------+--------+---------+------------+--------+
[12/01 18:02:27   6315s] |   92.62%|        -|  -1.225|-1045.986|   0:00:00.0| 4648.8M|
[12/01 18:02:27   6324s] |   92.62%|        0|  -1.225|-1045.986|   0:00:00.0| 4958.1M|
[12/01 18:02:28   6324s] #optDebug: <stH: 3.9200 MiSeL: 160.1280>
[12/01 18:02:28   6324s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:02:28   6325s] |   92.62%|       76|  -1.225|-1045.015|   0:00:01.0| 5335.7M|
[12/01 18:02:29   6327s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:02:29   6328s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:02:29   6331s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:02:29   6333s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:02:29   6337s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:02:30   6343s] |   92.19%|      708|  -1.225|-1039.787|   0:00:02.0| 5335.7M|
[12/01 18:02:31   6344s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:02:31   6344s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:02:31   6345s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:02:31   6345s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:02:31   6345s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:02:31   6346s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:02:31   6347s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:02:31   6347s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:02:31   6347s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:02:31   6348s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:02:31   6348s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:02:31   6349s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:02:31   6349s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:02:31   6350s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:02:31   6350s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:02:31   6350s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:02:31   6351s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:02:31   6351s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:02:31   6351s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:02:31   6352s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:02:32   6353s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:02:32   6353s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:02:32   6353s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:02:32   6356s] |   92.11%|      489|  -1.224|-1043.393|   0:00:02.0| 5335.7M|
[12/01 18:02:32   6357s] |   92.11%|        3|  -1.224|-1043.393|   0:00:00.0| 5335.7M|
[12/01 18:02:33   6358s] |   92.11%|        0|  -1.224|-1043.393|   0:00:01.0| 5335.7M|
[12/01 18:02:33   6358s] #optDebug: <stH: 3.9200 MiSeL: 160.1280>
[12/01 18:02:33   6358s] |   92.11%|        0|  -1.224|-1043.393|   0:00:00.0| 5335.7M|
[12/01 18:02:33   6359s] +---------+---------+--------+---------+------------+--------+
[12/01 18:02:33   6359s] Reclaim Optimization End WNS Slack -1.224  TNS Slack -1043.393 Density 92.11
[12/01 18:02:33   6359s] 
[12/01 18:02:33   6359s] ** Summary: Restruct = 0 Buffer Deletion = 619 Declone = 98 Resize = 221 **
[12/01 18:02:33   6359s] --------------------------------------------------------------
[12/01 18:02:33   6359s] |                                   | Total     | Sequential |
[12/01 18:02:33   6359s] --------------------------------------------------------------
[12/01 18:02:33   6359s] | Num insts resized                 |     221  |       0    |
[12/01 18:02:33   6359s] | Num insts undone                  |     270  |       0    |
[12/01 18:02:33   6359s] | Num insts Downsized               |     221  |       0    |
[12/01 18:02:33   6359s] | Num insts Samesized               |       0  |       0    |
[12/01 18:02:33   6359s] | Num insts Upsized                 |       0  |       0    |
[12/01 18:02:33   6359s] | Num multiple commits+uncommits    |       2  |       -    |
[12/01 18:02:33   6359s] --------------------------------------------------------------
[12/01 18:02:33   6359s] Bottom Preferred Layer:
[12/01 18:02:33   6359s] +---------------+------------+------------+----------+
[12/01 18:02:33   6359s] |     Layer     |   OPT_LA   |    CLK     |   Rule   |
[12/01 18:02:33   6359s] +---------------+------------+------------+----------+
[12/01 18:02:33   6359s] | METAL3 (z=3)  |          0 |        227 | default  |
[12/01 18:02:33   6359s] | METAL5 (z=5)  |        243 |          0 | default  |
[12/01 18:02:33   6359s] +---------------+------------+------------+----------+
[12/01 18:02:33   6359s] Via Pillar Rule:
[12/01 18:02:33   6359s]     None
[12/01 18:02:33   6359s] End: Core Area Reclaim Optimization (cpu = 0:00:44.3) (real = 0:00:07.0) **
[12/01 18:02:33   6359s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:5335.7M
[12/01 18:02:33   6359s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.300, REAL:0.067, MEM:5331.7M
[12/01 18:02:33   6359s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:5331.7M
[12/01 18:02:33   6359s] OPERPROF:   Starting DPlace-Init at level 2, MEM:5331.7M
[12/01 18:02:33   6359s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:5331.7M
[12/01 18:02:33   6359s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.101, REAL:0.068, MEM:5331.7M
[12/01 18:02:33   6359s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:5331.7M
[12/01 18:02:33   6359s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.003, REAL:0.002, MEM:5555.7M
[12/01 18:02:33   6359s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:5555.7M
[12/01 18:02:33   6359s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.002, REAL:0.002, MEM:5555.7M
[12/01 18:02:33   6359s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.212, REAL:0.179, MEM:5555.7M
[12/01 18:02:33   6359s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.212, REAL:0.179, MEM:5555.7M
[12/01 18:02:33   6359s] TDRefine: refinePlace mode is spiral
[12/01 18:02:33   6359s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3859460.26
[12/01 18:02:33   6359s] OPERPROF: Starting RefinePlace at level 1, MEM:5555.7M
[12/01 18:02:33   6359s] *** Starting refinePlace (1:46:00 mem=5555.7M) ***
[12/01 18:02:33   6359s] Total net bbox length = 3.905e+06 (1.735e+06 2.170e+06) (ext = 3.999e+03)
[12/01 18:02:33   6359s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/01 18:02:33   6359s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:5555.7M
[12/01 18:02:33   6359s] Starting refinePlace ...
[12/01 18:02:33   6359s] One DDP V2 for no tweak run.
[12/01 18:02:34   6360s] 
[12/01 18:02:34   6360s] Running Spiral MT with 16 threads  fetchWidth=256 
[12/01 18:02:34   6361s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/01 18:02:34   6361s] [CPU] RefinePlace/Legalization (cpu=0:00:02.1, real=0:00:01.0, mem=5587.7MB) @(1:46:00 - 1:46:02).
[12/01 18:02:34   6361s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/01 18:02:34   6361s] 	Runtime: CPU: 0:00:02.1 REAL: 0:00:01.0 MEM: 5587.7MB
[12/01 18:02:35   6361s] Statistics of distance of Instance movement in refine placement:
[12/01 18:02:35   6361s]   maximum (X+Y) =         0.00 um
[12/01 18:02:35   6361s]   mean    (X+Y) =         0.00 um
[12/01 18:02:35   6361s] Summary Report:
[12/01 18:02:35   6361s] Instances move: 0 (out of 131202 movable)
[12/01 18:02:35   6361s] Instances flipped: 0
[12/01 18:02:35   6361s] Mean displacement: 0.00 um
[12/01 18:02:35   6361s] Max displacement: 0.00 um 
[12/01 18:02:35   6361s] Total instances moved : 0
[12/01 18:02:35   6362s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:2.155, REAL:1.073, MEM:5587.7M
[12/01 18:02:35   6362s] Total net bbox length = 3.905e+06 (1.735e+06 2.170e+06) (ext = 3.999e+03)
[12/01 18:02:35   6362s] Runtime: CPU: 0:00:02.3 REAL: 0:00:02.0 MEM: 5587.7MB
[12/01 18:02:35   6362s] [CPU] RefinePlace/total (cpu=0:00:02.3, real=0:00:02.0, mem=5587.7MB) @(1:46:00 - 1:46:02).
[12/01 18:02:35   6362s] *** Finished refinePlace (1:46:02 mem=5587.7M) ***
[12/01 18:02:35   6362s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3859460.26
[12/01 18:02:35   6362s] OPERPROF: Finished RefinePlace at level 1, CPU:2.366, REAL:1.285, MEM:5587.7M
[12/01 18:02:35   6362s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:5587.7M
[12/01 18:02:35   6362s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.306, REAL:0.061, MEM:5328.7M
[12/01 18:02:35   6362s] *** maximum move = 0.00 um ***
[12/01 18:02:35   6362s] *** Finished re-routing un-routed nets (5328.7M) ***
[12/01 18:02:35   6362s] OPERPROF: Starting DPlace-Init at level 1, MEM:5328.7M
[12/01 18:02:35   6363s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:5328.7M
[12/01 18:02:35   6363s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.076, REAL:0.070, MEM:5552.7M
[12/01 18:02:35   6363s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:5552.7M
[12/01 18:02:35   6363s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.000, MEM:5552.7M
[12/01 18:02:35   6363s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:5552.7M
[12/01 18:02:35   6363s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.002, REAL:0.002, MEM:5552.7M
[12/01 18:02:35   6363s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.191, REAL:0.184, MEM:5552.7M
[12/01 18:02:36   6364s] 
[12/01 18:02:36   6364s] *** Finish Physical Update (cpu=0:00:04.9 real=0:00:03.0 mem=5328.7M) ***
[12/01 18:02:36   6364s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3859460.20
[12/01 18:02:36   6364s] *** AreaOpt #12 [finish] : cpu/real = 0:00:49.2/0:00:10.0 (4.9), totSession cpu/real = 1:46:04.0/1:38:05.5 (1.1), mem = 5328.7M
[12/01 18:02:36   6364s] 
[12/01 18:02:36   6364s] =============================================================================================
[12/01 18:02:36   6364s]  Step TAT Report for AreaOpt #12                                                20.15-s105_1
[12/01 18:02:36   6364s] =============================================================================================
[12/01 18:02:36   6364s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/01 18:02:36   6364s] ---------------------------------------------------------------------------------------------
[12/01 18:02:36   6364s] [ RefinePlace            ]      1   0:00:02.8  (  27.6 % )     0:00:02.8 /  0:00:04.9    1.8
[12/01 18:02:36   6364s] [ SlackTraversorInit     ]      1   0:00:00.3  (   3.4 % )     0:00:00.3 /  0:00:00.4    1.0
[12/01 18:02:36   6364s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 18:02:36   6364s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   2.1 % )     0:00:00.2 /  0:00:00.2    1.0
[12/01 18:02:36   6364s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 18:02:36   6364s] [ OptSingleIteration     ]      7   0:00:00.5  (   5.0 % )     0:00:04.6 /  0:00:41.5    9.1
[12/01 18:02:36   6364s] [ OptGetWeight           ]    387   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    2.1
[12/01 18:02:36   6364s] [ OptEval                ]    387   0:00:02.0  (  20.0 % )     0:00:02.0 /  0:00:29.3   14.6
[12/01 18:02:36   6364s] [ OptCommit              ]    387   0:00:00.3  (   3.1 % )     0:00:00.3 /  0:00:00.4    1.2
[12/01 18:02:36   6364s] [ IncrTimingUpdate       ]    130   0:00:01.4  (  14.3 % )     0:00:01.4 /  0:00:09.5    6.7
[12/01 18:02:36   6364s] [ PostCommitDelayUpdate  ]    411   0:00:00.1  (   1.4 % )     0:00:00.3 /  0:00:01.8    5.8
[12/01 18:02:36   6364s] [ IncrDelayCalc          ]    493   0:00:00.2  (   1.7 % )     0:00:00.2 /  0:00:01.7    9.5
[12/01 18:02:36   6364s] [ MISC                   ]          0:00:02.1  (  21.1 % )     0:00:02.1 /  0:00:02.2    1.0
[12/01 18:02:36   6364s] ---------------------------------------------------------------------------------------------
[12/01 18:02:36   6364s]  AreaOpt #12 TOTAL                  0:00:10.0  ( 100.0 % )     0:00:10.0 /  0:00:49.2    4.9
[12/01 18:02:36   6364s] ---------------------------------------------------------------------------------------------
[12/01 18:02:36   6364s] 
[12/01 18:02:36   6364s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4919.4M
[12/01 18:02:36   6364s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.317, REAL:0.069, MEM:4235.9M
[12/01 18:02:36   6364s] TotalInstCnt at PhyDesignMc Destruction: 131,342
[12/01 18:02:36   6364s] End: Area Reclaim Optimization (cpu=0:00:50, real=0:00:10, mem=4235.86M, totSessionCpu=1:46:04).
[12/01 18:02:36   6364s] eGR doReRoute: optGuide
[12/01 18:02:36   6364s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:4235.9M
[12/01 18:02:36   6364s] All LLGs are deleted
[12/01 18:02:36   6364s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:4235.9M
[12/01 18:02:36   6364s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.003, REAL:0.004, MEM:4235.9M
[12/01 18:02:36   6364s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.004, REAL:0.005, MEM:4235.9M
[12/01 18:02:36   6364s] ### Creating LA Mngr. totSessionCpu=1:46:05 mem=4235.9M
[12/01 18:02:36   6364s] ### Creating LA Mngr, finished. totSessionCpu=1:46:05 mem=4235.9M
[12/01 18:02:36   6364s] [PSP]    Started Early Global Route kernel ( Curr Mem: 4235.86 MB )
[12/01 18:02:36   6364s] (I)       Started Import and model ( Curr Mem: 4235.86 MB )
[12/01 18:02:36   6364s] (I)       Started Create place DB ( Curr Mem: 4235.86 MB )
[12/01 18:02:36   6364s] (I)       Started Import place data ( Curr Mem: 4235.86 MB )
[12/01 18:02:36   6364s] (I)       Started Read instances and placement ( Curr Mem: 4235.86 MB )
[12/01 18:02:36   6364s] (I)       Finished Read instances and placement ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 4301.73 MB )
[12/01 18:02:36   6364s] (I)       Started Read nets ( Curr Mem: 4301.73 MB )
[12/01 18:02:37   6365s] (I)       Finished Read nets ( CPU: 0.21 sec, Real: 0.22 sec, Curr Mem: 4347.73 MB )
[12/01 18:02:37   6365s] (I)       Finished Import place data ( CPU: 0.31 sec, Real: 0.31 sec, Curr Mem: 4347.73 MB )
[12/01 18:02:37   6365s] (I)       Finished Create place DB ( CPU: 0.31 sec, Real: 0.31 sec, Curr Mem: 4347.73 MB )
[12/01 18:02:37   6365s] (I)       Started Create route DB ( Curr Mem: 4347.73 MB )
[12/01 18:02:37   6365s] (I)       == Non-default Options ==
[12/01 18:02:37   6365s] (I)       Maximum routing layer                              : 6
[12/01 18:02:37   6365s] (I)       Number of threads                                  : 16
[12/01 18:02:37   6365s] (I)       Method to set GCell size                           : row
[12/01 18:02:37   6365s] (I)       Counted 3079 PG shapes. We will not process PG shapes layer by layer.
[12/01 18:02:37   6365s] (I)       Started Import route data (16T) ( Curr Mem: 4347.73 MB )
[12/01 18:02:37   6365s] (I)       ============== Pin Summary ==============
[12/01 18:02:37   6365s] (I)       +-------+--------+---------+------------+
[12/01 18:02:37   6365s] (I)       | Layer | # pins | % total |      Group |
[12/01 18:02:37   6365s] (I)       +-------+--------+---------+------------+
[12/01 18:02:37   6365s] (I)       |     1 | 367061 |   99.97 |        Pin |
[12/01 18:02:37   6365s] (I)       |     2 |     86 |    0.02 | Pin access |
[12/01 18:02:37   6365s] (I)       |     3 |     11 |    0.00 | Pin access |
[12/01 18:02:37   6365s] (I)       |     4 |      1 |    0.00 |      Upper |
[12/01 18:02:37   6365s] (I)       |     5 |      1 |    0.00 |      Upper |
[12/01 18:02:37   6365s] (I)       |     6 |      0 |    0.00 |      Upper |
[12/01 18:02:37   6365s] (I)       +-------+--------+---------+------------+
[12/01 18:02:37   6365s] (I)       Use row-based GCell size
[12/01 18:02:37   6365s] (I)       Use row-based GCell align
[12/01 18:02:37   6365s] (I)       GCell unit size   : 7840
[12/01 18:02:37   6365s] (I)       GCell multiplier  : 1
[12/01 18:02:37   6365s] (I)       GCell row height  : 7840
[12/01 18:02:37   6365s] (I)       Actual row height : 7840
[12/01 18:02:37   6365s] (I)       GCell align ref   : 40320 40320
[12/01 18:02:37   6365s] [NR-eGR] Track table information for default rule: 
[12/01 18:02:37   6365s] [NR-eGR] METAL1 has no routable track
[12/01 18:02:37   6365s] [NR-eGR] METAL2 has single uniform track structure
[12/01 18:02:37   6365s] [NR-eGR] METAL3 has single uniform track structure
[12/01 18:02:37   6365s] [NR-eGR] METAL4 has single uniform track structure
[12/01 18:02:37   6365s] [NR-eGR] METAL5 has single uniform track structure
[12/01 18:02:37   6365s] [NR-eGR] METAL6 has single uniform track structure
[12/01 18:02:37   6365s] (I)       ============== Default via ===============
[12/01 18:02:37   6365s] (I)       +---+------------------+-----------------+
[12/01 18:02:37   6365s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut |
[12/01 18:02:37   6365s] (I)       +---+------------------+-----------------+
[12/01 18:02:37   6365s] (I)       | 1 |    4  VIA12_VV   |    4  VIA12_VV  |
[12/01 18:02:37   6365s] (I)       | 2 |    5  VIA2       |    5  VIA2      |
[12/01 18:02:37   6365s] (I)       | 3 |    8  VIA3       |    8  VIA3      |
[12/01 18:02:37   6365s] (I)       | 4 |   11  VIA4       |   11  VIA4      |
[12/01 18:02:37   6365s] (I)       | 5 |   14  VIA5       |   14  VIA5      |
[12/01 18:02:37   6365s] (I)       +---+------------------+-----------------+
[12/01 18:02:37   6365s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 4347.73 MB )
[12/01 18:02:37   6365s] (I)       Started Read routing blockages ( Curr Mem: 4347.73 MB )
[12/01 18:02:37   6365s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4347.73 MB )
[12/01 18:02:37   6365s] (I)       Started Read instance blockages ( Curr Mem: 4347.73 MB )
[12/01 18:02:37   6365s] (I)       Finished Read instance blockages ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 4347.73 MB )
[12/01 18:02:37   6365s] (I)       Started Read PG blockages ( Curr Mem: 4347.73 MB )
[12/01 18:02:37   6365s] [NR-eGR] Read 3434 PG shapes
[12/01 18:02:37   6365s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4347.73 MB )
[12/01 18:02:37   6365s] (I)       Started Read boundary cut boxes ( Curr Mem: 4347.73 MB )
[12/01 18:02:37   6365s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4347.73 MB )
[12/01 18:02:37   6365s] [NR-eGR] #Routing Blockages  : 0
[12/01 18:02:37   6365s] [NR-eGR] #Instance Blockages : 7023
[12/01 18:02:37   6365s] [NR-eGR] #PG Blockages       : 3434
[12/01 18:02:37   6365s] [NR-eGR] #Halo Blockages     : 0
[12/01 18:02:37   6365s] [NR-eGR] #Boundary Blockages : 0
[12/01 18:02:37   6365s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 4347.73 MB )
[12/01 18:02:37   6365s] (I)       Started Read blackboxes ( Curr Mem: 4347.73 MB )
[12/01 18:02:37   6365s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/01 18:02:37   6365s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4347.73 MB )
[12/01 18:02:37   6365s] (I)       Started Read prerouted ( Curr Mem: 4347.73 MB )
[12/01 18:02:37   6365s] [NR-eGR] Num Prerouted Nets = 141  Num Prerouted Wires = 8063
[12/01 18:02:37   6365s] (I)       Finished Read prerouted ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 4347.73 MB )
[12/01 18:02:37   6365s] (I)       Started Read unlegalized nets ( Curr Mem: 4347.73 MB )
[12/01 18:02:37   6365s] (I)       Finished Read unlegalized nets ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 4347.73 MB )
[12/01 18:02:37   6365s] (I)       Started Read nets ( Curr Mem: 4347.73 MB )
[12/01 18:02:37   6365s] [NR-eGR] Read numTotalNets=132408  numIgnoredNets=141
[12/01 18:02:37   6365s] (I)       Finished Read nets ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 4379.02 MB )
[12/01 18:02:37   6365s] (I)       Started Set up via pillars ( Curr Mem: 4379.02 MB )
[12/01 18:02:37   6365s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4379.02 MB )
[12/01 18:02:37   6365s] (I)       early_global_route_priority property id does not exist.
[12/01 18:02:37   6365s] (I)       Started Initialize 3D grid graph ( Curr Mem: 4379.02 MB )
[12/01 18:02:37   6365s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4379.02 MB )
[12/01 18:02:37   6365s] (I)       Model blockages into capacity
[12/01 18:02:37   6365s] (I)       Read Num Blocks=10457  Num Prerouted Wires=8063  Num CS=0
[12/01 18:02:37   6365s] (I)       Started Initialize 3D capacity ( Curr Mem: 4379.02 MB )
[12/01 18:02:37   6365s] (I)       Layer 1 (V) : #blockages 8379 : #preroutes 2950
[12/01 18:02:37   6365s] (I)       Layer 2 (H) : #blockages 1356 : #preroutes 4357
[12/01 18:02:37   6365s] (I)       Layer 3 (V) : #blockages 702 : #preroutes 727
[12/01 18:02:37   6365s] (I)       Layer 4 (H) : #blockages 20 : #preroutes 29
[12/01 18:02:37   6365s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[12/01 18:02:37   6365s] (I)       Finished Initialize 3D capacity ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 4379.02 MB )
[12/01 18:02:37   6365s] (I)       -- layer congestion ratio --
[12/01 18:02:37   6365s] (I)       Layer 1 : 0.100000
[12/01 18:02:37   6365s] (I)       Layer 2 : 0.700000
[12/01 18:02:37   6365s] (I)       Layer 3 : 0.700000
[12/01 18:02:37   6365s] (I)       Layer 4 : 0.700000
[12/01 18:02:37   6365s] (I)       Layer 5 : 0.700000
[12/01 18:02:37   6365s] (I)       Layer 6 : 0.700000
[12/01 18:02:37   6365s] (I)       ----------------------------
[12/01 18:02:37   6365s] (I)       Number of ignored nets                =    141
[12/01 18:02:37   6365s] (I)       Number of connected nets              =      0
[12/01 18:02:37   6365s] (I)       Number of fixed nets                  =    141.  Ignored: Yes
[12/01 18:02:37   6365s] (I)       Number of clock nets                  =    227.  Ignored: No
[12/01 18:02:37   6365s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/01 18:02:37   6365s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/01 18:02:37   6365s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/01 18:02:37   6365s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/01 18:02:37   6365s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/01 18:02:37   6365s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/01 18:02:37   6365s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/01 18:02:37   6365s] (I)       Finished Import route data (16T) ( CPU: 0.19 sec, Real: 0.19 sec, Curr Mem: 4379.02 MB )
[12/01 18:02:37   6365s] (I)       Finished Create route DB ( CPU: 0.19 sec, Real: 0.19 sec, Curr Mem: 4379.02 MB )
[12/01 18:02:37   6365s] (I)       Started Read aux data ( Curr Mem: 4379.02 MB )
[12/01 18:02:37   6365s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4379.02 MB )
[12/01 18:02:37   6365s] (I)       Started Others data preparation ( Curr Mem: 4379.02 MB )
[12/01 18:02:37   6365s] [NR-eGR] There are 86 clock nets ( 86 with NDR ).
[12/01 18:02:37   6365s] (I)       Finished Others data preparation ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4379.02 MB )
[12/01 18:02:37   6365s] (I)       Started Create route kernel ( Curr Mem: 4379.02 MB )
[12/01 18:02:37   6365s] (I)       Ndr track 0 does not exist
[12/01 18:02:37   6365s] (I)       Ndr track 0 does not exist
[12/01 18:02:37   6365s] (I)       ---------------------Grid Graph Info--------------------
[12/01 18:02:37   6365s] (I)       Routing area        : (0, 0) - (2738400, 2730560)
[12/01 18:02:37   6365s] (I)       Core area           : (40320, 40320) - (2698080, 2690240)
[12/01 18:02:37   6365s] (I)       Site width          :  1120  (dbu)
[12/01 18:02:37   6365s] (I)       Row height          :  7840  (dbu)
[12/01 18:02:37   6365s] (I)       GCell row height    :  7840  (dbu)
[12/01 18:02:37   6365s] (I)       GCell width         :  7840  (dbu)
[12/01 18:02:37   6365s] (I)       GCell height        :  7840  (dbu)
[12/01 18:02:37   6365s] (I)       Grid                :   350   349     6
[12/01 18:02:37   6365s] (I)       Layer numbers       :     1     2     3     4     5     6
[12/01 18:02:37   6365s] (I)       Vertical capacity   :     0  7840     0  7840     0  7840
[12/01 18:02:37   6365s] (I)       Horizontal capacity :     0     0  7840     0  7840     0
[12/01 18:02:37   6365s] (I)       Default wire width  :   460   560   560   560   560   880
[12/01 18:02:37   6365s] (I)       Default wire space  :   460   560   560   560   560   920
[12/01 18:02:37   6365s] (I)       Default wire pitch  :   920  1120  1120  1120  1120  1800
[12/01 18:02:37   6365s] (I)       Default pitch size  :   920  1120  1120  1120  1120  2240
[12/01 18:02:37   6365s] (I)       First track coord   :     0   560   560   560   560  2800
[12/01 18:02:37   6365s] (I)       Num tracks per GCell:  8.52  7.00  7.00  7.00  7.00  3.50
[12/01 18:02:37   6365s] (I)       Total num of tracks :     0  2445  2438  2445  2438  1222
[12/01 18:02:37   6365s] (I)       Num of masks        :     1     1     1     1     1     1
[12/01 18:02:37   6365s] (I)       Num of trim masks   :     0     0     0     0     0     0
[12/01 18:02:37   6365s] (I)       --------------------------------------------------------
[12/01 18:02:37   6365s] 
[12/01 18:02:37   6365s] [NR-eGR] ============ Routing rule table ============
[12/01 18:02:37   6365s] [NR-eGR] Rule id: 0  Nets: 132181 
[12/01 18:02:37   6365s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/01 18:02:37   6365s] (I)       Pitch:  L1=920  L2=1120  L3=1120  L4=1120  L5=1120  L6=2240
[12/01 18:02:37   6365s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/01 18:02:37   6365s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/01 18:02:37   6365s] [NR-eGR] Rule id: 1  Nets: 86 
[12/01 18:02:37   6365s] (I)       ID:1  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[12/01 18:02:37   6365s] (I)       Pitch:  L1=1840  L2=2240  L3=2240  L4=2240  L5=2240  L6=3600
[12/01 18:02:37   6365s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2
[12/01 18:02:37   6365s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/01 18:02:37   6365s] [NR-eGR] ========================================
[12/01 18:02:37   6365s] [NR-eGR] 
[12/01 18:02:37   6365s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/01 18:02:37   6365s] (I)       blocked tracks on layer2 : = 93344 / 853305 (10.94%)
[12/01 18:02:37   6365s] (I)       blocked tracks on layer3 : = 3392 / 853300 (0.40%)
[12/01 18:02:37   6365s] (I)       blocked tracks on layer4 : = 17992 / 853305 (2.11%)
[12/01 18:02:37   6365s] (I)       blocked tracks on layer5 : = 11104 / 853300 (1.30%)
[12/01 18:02:37   6365s] (I)       blocked tracks on layer6 : = 0 / 426478 (0.00%)
[12/01 18:02:37   6365s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4379.02 MB )
[12/01 18:02:37   6365s] (I)       Finished Import and model ( CPU: 0.52 sec, Real: 0.52 sec, Curr Mem: 4379.02 MB )
[12/01 18:02:37   6365s] (I)       Reset routing kernel
[12/01 18:02:37   6365s] (I)       Started Global Routing ( Curr Mem: 4379.02 MB )
[12/01 18:02:37   6365s] (I)       Started Initialization ( Curr Mem: 4379.02 MB )
[12/01 18:02:37   6365s] (I)       totalPins=364796  totalGlobalPin=332075 (91.03%)
[12/01 18:02:37   6365s] (I)       Finished Initialization ( CPU: 0.04 sec, Real: 0.02 sec, Curr Mem: 4379.02 MB )
[12/01 18:02:37   6365s] (I)       Started Net group 1 ( Curr Mem: 4379.02 MB )
[12/01 18:02:37   6365s] (I)       Started Generate topology (15T) ( Curr Mem: 4379.02 MB )
[12/01 18:02:37   6365s] (I)       Finished Generate topology (15T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 4395.02 MB )
[12/01 18:02:37   6365s] (I)       total 2D Cap : 1268698 = (842220 H, 426478 V)
[12/01 18:02:37   6365s] [NR-eGR] Layer group 1: route 243 net(s) in layer range [5, 6]
[12/01 18:02:37   6365s] (I)       
[12/01 18:02:37   6365s] (I)       ============  Phase 1a Route ============
[12/01 18:02:37   6365s] (I)       Started Phase 1a ( Curr Mem: 4395.02 MB )
[12/01 18:02:37   6365s] (I)       Started Pattern routing (15T) ( Curr Mem: 4395.02 MB )
[12/01 18:02:37   6365s] (I)       Finished Pattern routing (15T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 4395.02 MB )
[12/01 18:02:37   6365s] (I)       Usage: 8150 = (3026 H, 5124 V) = (0.36% H, 1.20% V) = (1.186e+04um H, 2.009e+04um V)
[12/01 18:02:37   6365s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 4395.02 MB )
[12/01 18:02:37   6365s] (I)       
[12/01 18:02:37   6365s] (I)       ============  Phase 1b Route ============
[12/01 18:02:37   6365s] (I)       Started Phase 1b ( Curr Mem: 4395.02 MB )
[12/01 18:02:37   6365s] (I)       Usage: 8150 = (3026 H, 5124 V) = (0.36% H, 1.20% V) = (1.186e+04um H, 2.009e+04um V)
[12/01 18:02:37   6365s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.194800e+04um
[12/01 18:02:37   6365s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4395.02 MB )
[12/01 18:02:37   6365s] (I)       
[12/01 18:02:37   6365s] (I)       ============  Phase 1c Route ============
[12/01 18:02:37   6365s] (I)       Started Phase 1c ( Curr Mem: 4395.02 MB )
[12/01 18:02:37   6365s] (I)       Usage: 8150 = (3026 H, 5124 V) = (0.36% H, 1.20% V) = (1.186e+04um H, 2.009e+04um V)
[12/01 18:02:37   6365s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4395.02 MB )
[12/01 18:02:37   6365s] (I)       
[12/01 18:02:37   6365s] (I)       ============  Phase 1d Route ============
[12/01 18:02:37   6365s] (I)       Started Phase 1d ( Curr Mem: 4395.02 MB )
[12/01 18:02:37   6365s] (I)       Usage: 8150 = (3026 H, 5124 V) = (0.36% H, 1.20% V) = (1.186e+04um H, 2.009e+04um V)
[12/01 18:02:37   6365s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4395.02 MB )
[12/01 18:02:37   6365s] (I)       
[12/01 18:02:37   6365s] (I)       ============  Phase 1e Route ============
[12/01 18:02:37   6365s] (I)       Started Phase 1e ( Curr Mem: 4395.02 MB )
[12/01 18:02:37   6365s] (I)       Started Route legalization ( Curr Mem: 4395.02 MB )
[12/01 18:02:37   6365s] (I)       Started Legalize Blockage Violations ( Curr Mem: 4395.02 MB )
[12/01 18:02:37   6365s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4395.02 MB )
[12/01 18:02:37   6365s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4395.02 MB )
[12/01 18:02:37   6365s] (I)       Usage: 8150 = (3026 H, 5124 V) = (0.36% H, 1.20% V) = (1.186e+04um H, 2.009e+04um V)
[12/01 18:02:37   6365s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.194800e+04um
[12/01 18:02:37   6365s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4395.02 MB )
[12/01 18:02:37   6365s] (I)       
[12/01 18:02:37   6365s] (I)       ============  Phase 1l Route ============
[12/01 18:02:37   6365s] (I)       Started Phase 1l ( Curr Mem: 4395.02 MB )
[12/01 18:02:37   6365s] (I)       Started Layer assignment (15T) ( Curr Mem: 4395.02 MB )
[12/01 18:02:37   6365s] (I)       Current Layer assignment (15T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4395.02 MB )
[12/01 18:02:37   6365s] (I)       Finished Layer assignment (15T) ( CPU: 0.11 sec, Real: 0.01 sec, Curr Mem: 4395.02 MB )
[12/01 18:02:37   6365s] (I)       Finished Phase 1l ( CPU: 0.11 sec, Real: 0.02 sec, Curr Mem: 4395.02 MB )
[12/01 18:02:37   6365s] (I)       Finished Net group 1 ( CPU: 0.13 sec, Real: 0.03 sec, Curr Mem: 4395.02 MB )
[12/01 18:02:37   6365s] (I)       Started Net group 2 ( Curr Mem: 4395.02 MB )
[12/01 18:02:37   6365s] (I)       Started Generate topology (15T) ( Curr Mem: 4395.02 MB )
[12/01 18:02:37   6365s] (I)       Finished Generate topology (15T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 4395.02 MB )
[12/01 18:02:37   6365s] (I)       total 2D Cap : 1685261 = (849908 H, 835353 V)
[12/01 18:02:37   6365s] [NR-eGR] Layer group 2: route 86 net(s) in layer range [3, 4]
[12/01 18:02:37   6365s] (I)       
[12/01 18:02:37   6365s] (I)       ============  Phase 1a Route ============
[12/01 18:02:37   6365s] (I)       Started Phase 1a ( Curr Mem: 4395.02 MB )
[12/01 18:02:37   6365s] (I)       Started Pattern routing (15T) ( Curr Mem: 4395.02 MB )
[12/01 18:02:37   6365s] (I)       Finished Pattern routing (15T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 4395.02 MB )
[12/01 18:02:37   6365s] (I)       Usage: 8297 = (3107 H, 5190 V) = (0.37% H, 0.62% V) = (1.218e+04um H, 2.034e+04um V)
[12/01 18:02:37   6365s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 4395.02 MB )
[12/01 18:02:37   6365s] (I)       
[12/01 18:02:37   6365s] (I)       ============  Phase 1b Route ============
[12/01 18:02:37   6365s] (I)       Started Phase 1b ( Curr Mem: 4395.02 MB )
[12/01 18:02:37   6365s] (I)       Usage: 8297 = (3107 H, 5190 V) = (0.37% H, 0.62% V) = (1.218e+04um H, 2.034e+04um V)
[12/01 18:02:37   6365s] (I)       Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.252424e+04um
[12/01 18:02:37   6365s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4395.02 MB )
[12/01 18:02:37   6365s] (I)       
[12/01 18:02:37   6365s] (I)       ============  Phase 1c Route ============
[12/01 18:02:37   6365s] (I)       Started Phase 1c ( Curr Mem: 4395.02 MB )
[12/01 18:02:37   6365s] (I)       Usage: 8297 = (3107 H, 5190 V) = (0.37% H, 0.62% V) = (1.218e+04um H, 2.034e+04um V)
[12/01 18:02:37   6365s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4395.02 MB )
[12/01 18:02:37   6365s] (I)       
[12/01 18:02:37   6365s] (I)       ============  Phase 1d Route ============
[12/01 18:02:37   6365s] (I)       Started Phase 1d ( Curr Mem: 4395.02 MB )
[12/01 18:02:37   6365s] (I)       Usage: 8297 = (3107 H, 5190 V) = (0.37% H, 0.62% V) = (1.218e+04um H, 2.034e+04um V)
[12/01 18:02:37   6365s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4395.02 MB )
[12/01 18:02:37   6365s] (I)       
[12/01 18:02:37   6365s] (I)       ============  Phase 1e Route ============
[12/01 18:02:37   6365s] (I)       Started Phase 1e ( Curr Mem: 4395.02 MB )
[12/01 18:02:37   6365s] (I)       Started Route legalization ( Curr Mem: 4395.02 MB )
[12/01 18:02:37   6365s] (I)       Started Legalize Blockage Violations ( Curr Mem: 4395.02 MB )
[12/01 18:02:37   6365s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4395.02 MB )
[12/01 18:02:37   6365s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4395.02 MB )
[12/01 18:02:37   6365s] (I)       Usage: 8297 = (3107 H, 5190 V) = (0.37% H, 0.62% V) = (1.218e+04um H, 2.034e+04um V)
[12/01 18:02:37   6365s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.252424e+04um
[12/01 18:02:37   6365s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4395.02 MB )
[12/01 18:02:37   6365s] (I)       
[12/01 18:02:37   6365s] (I)       ============  Phase 1l Route ============
[12/01 18:02:37   6365s] (I)       Started Phase 1l ( Curr Mem: 4395.02 MB )
[12/01 18:02:37   6365s] (I)       Started Layer assignment (15T) ( Curr Mem: 4395.02 MB )
[12/01 18:02:37   6365s] (I)       Current Layer assignment (15T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4395.02 MB )
[12/01 18:02:37   6365s] (I)       Finished Layer assignment (15T) ( CPU: 0.11 sec, Real: 0.02 sec, Curr Mem: 4395.02 MB )
[12/01 18:02:37   6365s] (I)       Finished Phase 1l ( CPU: 0.11 sec, Real: 0.02 sec, Curr Mem: 4395.02 MB )
[12/01 18:02:37   6365s] (I)       Finished Net group 2 ( CPU: 0.13 sec, Real: 0.03 sec, Curr Mem: 4395.02 MB )
[12/01 18:02:37   6365s] (I)       Started Net group 3 ( Curr Mem: 4395.02 MB )
[12/01 18:02:37   6365s] (I)       Started Generate topology (15T) ( Curr Mem: 4395.02 MB )
[12/01 18:02:37   6365s] (I)       Finished Generate topology (15T) ( CPU: 0.09 sec, Real: 0.02 sec, Curr Mem: 4395.02 MB )
[12/01 18:02:37   6365s] (I)       total 2D Cap : 3739411 = (1692128 H, 2047283 V)
[12/01 18:02:37   6365s] [NR-eGR] Layer group 3: route 131938 net(s) in layer range [2, 6]
[12/01 18:02:37   6365s] (I)       
[12/01 18:02:37   6365s] (I)       ============  Phase 1a Route ============
[12/01 18:02:37   6365s] (I)       Started Phase 1a ( Curr Mem: 4395.02 MB )
[12/01 18:02:37   6365s] (I)       Started Pattern routing (15T) ( Curr Mem: 4395.02 MB )
[12/01 18:02:37   6366s] (I)       Finished Pattern routing (15T) ( CPU: 0.97 sec, Real: 0.18 sec, Curr Mem: 4395.02 MB )
[12/01 18:02:37   6366s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 4395.02 MB )
[12/01 18:02:37   6366s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/01 18:02:37   6366s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 4395.02 MB )
[12/01 18:02:37   6366s] (I)       Usage: 1095718 = (491995 H, 603723 V) = (29.08% H, 29.49% V) = (1.929e+06um H, 2.367e+06um V)
[12/01 18:02:37   6366s] (I)       Started Add via demand to 2D ( Curr Mem: 4395.02 MB )
[12/01 18:02:37   6366s] (I)       Finished Add via demand to 2D ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 4395.02 MB )
[12/01 18:02:37   6366s] (I)       Finished Phase 1a ( CPU: 1.05 sec, Real: 0.26 sec, Curr Mem: 4395.02 MB )
[12/01 18:02:37   6366s] (I)       
[12/01 18:02:37   6366s] (I)       ============  Phase 1b Route ============
[12/01 18:02:37   6366s] (I)       Started Phase 1b ( Curr Mem: 4395.02 MB )
[12/01 18:02:37   6366s] (I)       Started Monotonic routing (16T) ( Curr Mem: 4395.02 MB )
[12/01 18:02:37   6366s] (I)       Finished Monotonic routing (16T) ( CPU: 0.22 sec, Real: 0.09 sec, Curr Mem: 4395.02 MB )
[12/01 18:02:37   6366s] (I)       Usage: 1096124 = (492148 H, 603976 V) = (29.08% H, 29.50% V) = (1.929e+06um H, 2.368e+06um V)
[12/01 18:02:37   6366s] (I)       Overflow of layer group 3: 0.10% H + 0.15% V. EstWL: 4.296806e+06um
[12/01 18:02:37   6366s] (I)       Congestion metric : 0.10%H 0.15%V, 0.26%HV
[12/01 18:02:37   6366s] (I)       Congestion threshold : each 60.00, sum 90.00
[12/01 18:02:37   6366s] (I)       Finished Phase 1b ( CPU: 0.22 sec, Real: 0.09 sec, Curr Mem: 4395.02 MB )
[12/01 18:02:37   6366s] (I)       
[12/01 18:02:37   6366s] (I)       ============  Phase 1c Route ============
[12/01 18:02:37   6366s] (I)       Started Phase 1c ( Curr Mem: 4395.02 MB )
[12/01 18:02:37   6366s] (I)       Started Two level routing ( Curr Mem: 4395.02 MB )
[12/01 18:02:37   6366s] (I)       Level2 Grid: 70 x 70
[12/01 18:02:37   6366s] (I)       Started Two Level Routing ( Curr Mem: 4395.02 MB )
[12/01 18:02:37   6366s] (I)       Finished Two Level Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4395.02 MB )
[12/01 18:02:37   6366s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 4395.02 MB )
[12/01 18:02:37   6366s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4395.02 MB )
[12/01 18:02:37   6366s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4395.02 MB )
[12/01 18:02:37   6366s] (I)       Finished Two level routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 4395.02 MB )
[12/01 18:02:37   6366s] (I)       Usage: 1096124 = (492148 H, 603976 V) = (29.08% H, 29.50% V) = (1.929e+06um H, 2.368e+06um V)
[12/01 18:02:37   6366s] (I)       Finished Phase 1c ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 4395.02 MB )
[12/01 18:02:37   6366s] (I)       
[12/01 18:02:37   6366s] (I)       ============  Phase 1d Route ============
[12/01 18:02:37   6366s] (I)       Started Phase 1d ( Curr Mem: 4395.02 MB )
[12/01 18:02:37   6366s] (I)       Started Detoured routing ( Curr Mem: 4395.02 MB )
[12/01 18:02:37   6367s] (I)       Finished Detoured routing ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 4395.02 MB )
[12/01 18:02:37   6367s] (I)       Usage: 1096208 = (492180 H, 604028 V) = (29.09% H, 29.50% V) = (1.929e+06um H, 2.368e+06um V)
[12/01 18:02:37   6367s] (I)       Finished Phase 1d ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 4395.02 MB )
[12/01 18:02:37   6367s] (I)       
[12/01 18:02:37   6367s] (I)       ============  Phase 1e Route ============
[12/01 18:02:37   6367s] (I)       Started Phase 1e ( Curr Mem: 4395.02 MB )
[12/01 18:02:37   6367s] (I)       Started Route legalization ( Curr Mem: 4395.02 MB )
[12/01 18:02:37   6367s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4395.02 MB )
[12/01 18:02:37   6367s] (I)       Usage: 1096208 = (492180 H, 604028 V) = (29.09% H, 29.50% V) = (1.929e+06um H, 2.368e+06um V)
[12/01 18:02:37   6367s] [NR-eGR] Early Global Route overflow of layer group 3: 0.08% H + 0.12% V. EstWL: 4.297135e+06um
[12/01 18:02:37   6367s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4395.02 MB )
[12/01 18:02:37   6367s] (I)       
[12/01 18:02:37   6367s] (I)       ============  Phase 1l Route ============
[12/01 18:02:37   6367s] (I)       Started Phase 1l ( Curr Mem: 4395.02 MB )
[12/01 18:02:37   6367s] (I)       Started Layer assignment (16T) ( Curr Mem: 4395.02 MB )
[12/01 18:02:37   6367s] (I)       Current Layer assignment (16T) [Initialization] ( CPU: 0.12 sec, Real: 0.12 sec, Curr Mem: 4395.02 MB )
[12/01 18:02:38   6368s] (I)       Finished Layer assignment (16T) ( CPU: 1.17 sec, Real: 0.23 sec, Curr Mem: 4395.02 MB )
[12/01 18:02:38   6368s] (I)       Finished Phase 1l ( CPU: 1.18 sec, Real: 0.23 sec, Curr Mem: 4395.02 MB )
[12/01 18:02:38   6368s] (I)       Finished Net group 3 ( CPU: 2.64 sec, Real: 0.68 sec, Curr Mem: 4395.02 MB )
[12/01 18:02:38   6368s] (I)       Started Clean cong LA ( Curr Mem: 4395.02 MB )
[12/01 18:02:38   6368s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4395.02 MB )
[12/01 18:02:38   6368s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[12/01 18:02:38   6368s] (I)       Layer  2:     792227    393915      1873       19544      833056    ( 2.29%) 
[12/01 18:02:38   6368s] (I)       Layer  3:     848631    339235       446           0      852607    ( 0.00%) 
[12/01 18:02:38   6368s] (I)       Layer  4:     832927    343204       993        9632      842968    ( 1.13%) 
[12/01 18:02:38   6368s] (I)       Layer  5:     839794    264606      1873        9660      842947    ( 1.13%) 
[12/01 18:02:38   6368s] (I)       Layer  6:     425256    130883       102           0      426300    ( 0.00%) 
[12/01 18:02:38   6368s] (I)       Total:       3738835   1471843      5287       38836     3797878    ( 1.01%) 
[12/01 18:02:38   6368s] (I)       
[12/01 18:02:38   6368s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/01 18:02:38   6368s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[12/01 18:02:38   6368s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[12/01 18:02:38   6368s] [NR-eGR]       Layer              (1-2)             (3-4)             (5-6)             (7-7)    OverCon 
[12/01 18:02:38   6368s] [NR-eGR] -------------------------------------------------------------------------------------------------
[12/01 18:02:38   6368s] [NR-eGR]  METAL1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/01 18:02:38   6368s] [NR-eGR]  METAL2  (2)      1643( 1.38%)        23( 0.02%)         1( 0.00%)         0( 0.00%)   ( 1.40%) 
[12/01 18:02:38   6368s] [NR-eGR]  METAL3  (3)       368( 0.30%)         9( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.31%) 
[12/01 18:02:38   6368s] [NR-eGR]  METAL4  (4)       784( 0.65%)        24( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.67%) 
[12/01 18:02:38   6368s] [NR-eGR]  METAL5  (5)       888( 0.74%)       184( 0.15%)        20( 0.02%)         4( 0.00%)   ( 0.91%) 
[12/01 18:02:38   6368s] [NR-eGR]  METAL6  (6)       102( 0.08%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.08%) 
[12/01 18:02:38   6368s] [NR-eGR] -------------------------------------------------------------------------------------------------
[12/01 18:02:38   6368s] [NR-eGR] Total             3785( 0.63%)       240( 0.04%)        21( 0.00%)         4( 0.00%)   ( 0.67%) 
[12/01 18:02:38   6368s] [NR-eGR] 
[12/01 18:02:38   6368s] (I)       Finished Global Routing ( CPU: 2.96 sec, Real: 0.77 sec, Curr Mem: 4395.02 MB )
[12/01 18:02:38   6368s] (I)       Started Export 3D cong map ( Curr Mem: 4395.02 MB )
[12/01 18:02:38   6368s] (I)       total 2D Cap : 3751427 = (1694180 H, 2057247 V)
[12/01 18:02:38   6368s] (I)       Started Export 2D cong map ( Curr Mem: 4395.02 MB )
[12/01 18:02:38   6368s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.32% H + 0.13% V
[12/01 18:02:38   6368s] [NR-eGR] Overflow after Early Global Route 0.42% H + 0.15% V
[12/01 18:02:38   6368s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4395.02 MB )
[12/01 18:02:38   6368s] (I)       Finished Export 3D cong map ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4395.02 MB )
[12/01 18:02:38   6368s] (I)       ============= Track Assignment ============
[12/01 18:02:38   6368s] (I)       Started Extract Global 3D Wires ( Curr Mem: 4395.02 MB )
[12/01 18:02:38   6368s] (I)       Finished Extract Global 3D Wires ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 4395.02 MB )
[12/01 18:02:38   6368s] (I)       Started Track Assignment (16T) ( Curr Mem: 4395.02 MB )
[12/01 18:02:38   6368s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[12/01 18:02:38   6368s] (I)       Current Track Assignment (16T) [Initialization] ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4395.02 MB )
[12/01 18:02:38   6368s] (I)       Run Multi-thread track assignment
[12/01 18:02:38   6369s] (I)       Finished Track Assignment (16T) ( CPU: 1.73 sec, Real: 0.15 sec, Curr Mem: 4395.02 MB )
[12/01 18:02:38   6369s] (I)       Started Export ( Curr Mem: 4395.02 MB )
[12/01 18:02:38   6369s] [NR-eGR] Started Export DB wires ( Curr Mem: 4379.02 MB )
[12/01 18:02:38   6370s] [NR-eGR] Started Export all nets (16T) ( Curr Mem: 4379.02 MB )
[12/01 18:02:38   6370s] [NR-eGR] Finished Export all nets (16T) ( CPU: 0.70 sec, Real: 0.16 sec, Curr Mem: 4379.02 MB )
[12/01 18:02:38   6370s] [NR-eGR] Started Set wire vias (16T) ( Curr Mem: 4379.02 MB )
[12/01 18:02:38   6370s] [NR-eGR] Finished Set wire vias (16T) ( CPU: 0.23 sec, Real: 0.02 sec, Curr Mem: 4379.02 MB )
[12/01 18:02:38   6370s] [NR-eGR] Finished Export DB wires ( CPU: 0.96 sec, Real: 0.20 sec, Curr Mem: 4379.02 MB )
[12/01 18:02:38   6371s] [NR-eGR] --------------------------------------------------------------------------
[12/01 18:02:38   6371s] [NR-eGR] METAL1  (1F) length: 2.246660e+03um, number of vias: 367047
[12/01 18:02:38   6371s] [NR-eGR] METAL2  (2V) length: 8.158384e+05um, number of vias: 436615
[12/01 18:02:38   6371s] [NR-eGR] METAL3  (3H) length: 1.090685e+06um, number of vias: 106243
[12/01 18:02:38   6371s] [NR-eGR] METAL4  (4V) length: 1.229016e+06um, number of vias: 43950
[12/01 18:02:38   6371s] [NR-eGR] METAL5  (5H) length: 9.093804e+05um, number of vias: 13690
[12/01 18:02:38   6371s] [NR-eGR] METAL6  (6V) length: 5.156029e+05um, number of vias: 0
[12/01 18:02:38   6371s] [NR-eGR] Total length: 4.562769e+06um, number of vias: 967545
[12/01 18:02:38   6371s] [NR-eGR] --------------------------------------------------------------------------
[12/01 18:02:38   6371s] [NR-eGR] Total eGR-routed clock nets wire length: 6.875450e+02um 
[12/01 18:02:38   6371s] [NR-eGR] --------------------------------------------------------------------------
[12/01 18:02:38   6371s] (I)       Started Update net boxes ( Curr Mem: 4379.02 MB )
[12/01 18:02:38   6371s] (I)       Finished Update net boxes ( CPU: 0.31 sec, Real: 0.04 sec, Curr Mem: 4379.02 MB )
[12/01 18:02:38   6371s] (I)       Started Update timing ( Curr Mem: 4379.02 MB )
[12/01 18:02:38   6371s] (I)       Finished Update timing ( CPU: 0.29 sec, Real: 0.29 sec, Curr Mem: 4367.50 MB )
[12/01 18:02:38   6371s] (I)       Finished Export ( CPU: 1.71 sec, Real: 0.69 sec, Curr Mem: 4367.50 MB )
[12/01 18:02:38   6371s] (I)       Started Postprocess design ( Curr Mem: 4367.50 MB )
[12/01 18:02:38   6371s] (I)       Finished Postprocess design ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 4269.50 MB )
[12/01 18:02:38   6371s] [NR-eGR] Finished Early Global Route kernel ( CPU: 6.99 sec, Real: 2.19 sec, Curr Mem: 4269.50 MB )
[12/01 18:02:38   6371s] Extraction called for design 'MAU' of instances=131342 and nets=133595 using extraction engine 'preRoute' .
[12/01 18:02:38   6371s] PreRoute RC Extraction called for design MAU.
[12/01 18:02:38   6371s] RC Extraction called in multi-corner(2) mode.
[12/01 18:02:38   6371s] RCMode: PreRoute
[12/01 18:02:38   6371s]       RC Corner Indexes            0       1   
[12/01 18:02:38   6371s] Capacitance Scaling Factor   : 1.00000 1.00000 
[12/01 18:02:38   6371s] Resistance Scaling Factor    : 1.00000 1.00000 
[12/01 18:02:38   6371s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[12/01 18:02:38   6371s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[12/01 18:02:38   6371s] Shrink Factor                : 1.00000
[12/01 18:02:38   6371s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/01 18:02:38   6371s] Using capacitance table file ...
[12/01 18:02:38   6371s] 
[12/01 18:02:38   6371s] Trim Metal Layers:
[12/01 18:02:39   6371s] LayerId::1 widthSet size::4
[12/01 18:02:39   6371s] LayerId::2 widthSet size::4
[12/01 18:02:39   6371s] LayerId::3 widthSet size::4
[12/01 18:02:39   6371s] LayerId::4 widthSet size::4
[12/01 18:02:39   6371s] LayerId::5 widthSet size::4
[12/01 18:02:39   6371s] LayerId::6 widthSet size::3
[12/01 18:02:39   6371s] Updating RC grid for preRoute extraction ...
[12/01 18:02:39   6371s] eee: pegSigSF::1.070000
[12/01 18:02:39   6371s] Initializing multi-corner capacitance tables ... 
[12/01 18:02:39   6371s] Initializing multi-corner resistance tables ...
[12/01 18:02:39   6372s] eee: l::1 avDens::0.137654 usedTrk::11803.799422 availTrk::85750.000000 sigTrk::11803.799422
[12/01 18:02:39   6372s] eee: l::2 avDens::0.243289 usedTrk::20845.042902 availTrk::85680.000000 sigTrk::20845.042902
[12/01 18:02:39   6372s] eee: l::3 avDens::0.325109 usedTrk::27855.379622 availTrk::85680.000000 sigTrk::27855.379622
[12/01 18:02:39   6372s] eee: l::4 avDens::0.372103 usedTrk::31673.402555 availTrk::85120.000000 sigTrk::31673.402555
[12/01 18:02:39   6372s] eee: l::5 avDens::0.281025 usedTrk::23350.397629 availTrk::83090.000000 sigTrk::23350.397629
[12/01 18:02:39   6372s] eee: l::6 avDens::0.348624 usedTrk::13153.599769 availTrk::37730.000000 sigTrk::13153.599769
[12/01 18:02:39   6372s] {RT wc 0 6 6 {5 0} 1}
[12/01 18:02:39   6372s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.441034 ; uaWl: 0.995290 ; uaWlH: 0.578221 ; aWlH: 0.004693 ; Pmax: 0.917200 ; wcR: 0.555600 ; newSi: 0.078500 ; pMod: 78 ; 
[12/01 18:02:39   6372s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.9  Real Time: 0:00:01.0  MEM: 4179.656M)
[12/01 18:02:41   6374s] Compute RC Scale Done ...
[12/01 18:02:41   6374s] OPERPROF: Starting HotSpotCal at level 1, MEM:4179.7M
[12/01 18:02:41   6374s] [hotspot] +------------+---------------+---------------+
[12/01 18:02:41   6374s] [hotspot] |            |   max hotspot | total hotspot |
[12/01 18:02:41   6374s] [hotspot] +------------+---------------+---------------+
[12/01 18:02:41   6374s] [hotspot] | normalized |          0.26 |          0.79 |
[12/01 18:02:41   6374s] [hotspot] +------------+---------------+---------------+
[12/01 18:02:41   6374s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.26, normalized total congestion hotspot area = 0.79 (area is in unit of 4 std-cell row bins)
[12/01 18:02:41   6374s] [hotspot] max/total 0.26/0.79, big hotspot (>10) total 0.00
[12/01 18:02:41   6374s] [hotspot] top 2 congestion hotspot bounding boxes and scores of normalized hotspot
[12/01 18:02:41   6374s] [hotspot] +-----+-------------------------------------+---------------+
[12/01 18:02:41   6374s] [hotspot] | top |            hotspot bbox             | hotspot score |
[12/01 18:02:41   6374s] [hotspot] +-----+-------------------------------------+---------------+
[12/01 18:02:41   6374s] [hotspot] |  1  |   815.92   314.16   878.64   376.88 |        0.52   |
[12/01 18:02:41   6374s] [hotspot] +-----+-------------------------------------+---------------+
[12/01 18:02:41   6374s] [hotspot] |  2  |   753.20   627.76   815.92   690.48 |        0.26   |
[12/01 18:02:41   6374s] [hotspot] +-----+-------------------------------------+---------------+
[12/01 18:02:41   6374s] Top 2 hotspots total area: 0.79
[12/01 18:02:41   6374s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.031, REAL:0.020, MEM:4179.7M
[12/01 18:02:41   6374s] #################################################################################
[12/01 18:02:41   6374s] # Design Stage: PreRoute
[12/01 18:02:41   6374s] # Design Name: MAU
[12/01 18:02:41   6374s] # Design Mode: 180nm
[12/01 18:02:41   6374s] # Analysis Mode: MMMC Non-OCV 
[12/01 18:02:41   6374s] # Parasitics Mode: No SPEF/RCDB 
[12/01 18:02:41   6374s] # Signoff Settings: SI Off 
[12/01 18:02:41   6374s] #################################################################################
[12/01 18:02:42   6378s] Topological Sorting (REAL = 0:00:01.0, MEM = 4201.9M, InitMEM = 4187.7M)
[12/01 18:02:42   6378s] Calculate delays in BcWc mode...
[12/01 18:02:42   6378s] Start delay calculation (fullDC) (16 T). (MEM=4201.92)
[12/01 18:02:42   6379s] End AAE Lib Interpolated Model. (MEM=4215.45 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/01 18:02:43   6395s] Total number of fetched objects 132408
[12/01 18:02:43   6395s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/01 18:02:43   6395s] End delay calculation. (MEM=4898.88 CPU=0:00:13.9 REAL=0:00:01.0)
[12/01 18:02:43   6395s] End delay calculation (fullDC). (MEM=4898.88 CPU=0:00:17.1 REAL=0:00:01.0)
[12/01 18:02:43   6395s] *** CDM Built up (cpu=0:00:21.6  real=0:00:02.0  mem= 4898.9M) ***
[12/01 18:02:44   6397s] Begin: GigaOpt postEco DRV Optimization
[12/01 18:02:44   6397s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 16 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -postCTS
[12/01 18:02:44   6397s] *** DrvOpt #8 [begin] : totSession cpu/real = 1:46:37.7/1:38:13.3 (1.1), mem = 4898.9M
[12/01 18:02:44   6397s] Info: 141 nets with fixed/cover wires excluded.
[12/01 18:02:44   6397s] Info: 227 clock nets excluded from IPO operation.
[12/01 18:02:44   6397s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3859460.21
[12/01 18:02:44   6397s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/01 18:02:44   6397s] ### Creating PhyDesignMc. totSessionCpu=1:46:38 mem=4898.9M
[12/01 18:02:44   6397s] OPERPROF: Starting DPlace-Init at level 1, MEM:4898.9M
[12/01 18:02:44   6397s] z: 2, totalTracks: 1
[12/01 18:02:44   6397s] z: 4, totalTracks: 1
[12/01 18:02:44   6397s] z: 6, totalTracks: 1
[12/01 18:02:44   6397s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 
[12/01 18:02:44   6398s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4898.9M
[12/01 18:02:44   6398s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:4898.9M
[12/01 18:02:44   6398s] Core basic site is core7T
[12/01 18:02:44   6398s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:4898.9M
[12/01 18:02:44   6398s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.179, REAL:0.015, MEM:5154.9M
[12/01 18:02:44   6398s] Fast DP-INIT is on for default
[12/01 18:02:44   6398s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/01 18:02:44   6398s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.218, REAL:0.041, MEM:5154.9M
[12/01 18:02:44   6398s] 
[12/01 18:02:44   6398s] Skipping Bad Lib Cell Checking (CMU) !
[12/01 18:02:44   6398s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.241, REAL:0.064, MEM:5154.9M
[12/01 18:02:44   6398s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:5154.9M
[12/01 18:02:44   6398s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.000, MEM:5154.9M
[12/01 18:02:44   6398s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=5154.9MB).
[12/01 18:02:44   6398s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.345, REAL:0.167, MEM:5154.9M
[12/01 18:02:44   6399s] TotalInstCnt at PhyDesignMc Initialization: 131,342
[12/01 18:02:44   6399s] ### Creating PhyDesignMc, finished. totSessionCpu=1:46:39 mem=4930.9M
[12/01 18:02:44   6399s] ### Creating RouteCongInterface, started
[12/01 18:02:45   6399s] 
[12/01 18:02:45   6399s] #optDebug:  {2, 1.000, 0.8500} {3, 0.784, 0.8500} {4, 0.567, 0.8500} {5, 0.135, 0.4353} {6, 0.135, 0.4353} 
[12/01 18:02:45   6399s] 
[12/01 18:02:45   6399s] #optDebug: {0, 1.000}
[12/01 18:02:45   6399s] ### Creating RouteCongInterface, finished
[12/01 18:02:45   6399s] {MG  {5 0 7.6 0.187161} }
[12/01 18:02:45   6399s] ### Creating LA Mngr. totSessionCpu=1:46:39 mem=4930.9M
[12/01 18:02:45   6399s] ### Creating LA Mngr, finished. totSessionCpu=1:46:39 mem=4930.9M
[12/01 18:02:47   6405s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:5337.2M
[12/01 18:02:47   6405s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.002, REAL:0.002, MEM:5337.2M
[12/01 18:02:47   6406s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 16 threads.
[12/01 18:02:47   6406s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:02:47   6406s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/01 18:02:47   6406s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/01 18:02:47   6406s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/01 18:02:47   6406s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/01 18:02:47   6406s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/01 18:02:47   6406s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 16 threads.
[12/01 18:02:47   6407s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/01 18:02:47   6407s] Info: violation cost 9.120690 (cap = 4.024099, tran = 5.096591, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/01 18:02:47   6407s] |    29|   176|    -0.11|    75|    75|    -0.15|     0|     0|     0|     0|    -1.52| -1259.91|       0|       0|       0| 92.11%|          |         |
[12/01 18:02:48   6413s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:02:48   6414s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:02:48   6414s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 16 threads.
[12/01 18:02:48   6414s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/01 18:02:48   6414s] Info: violation cost 0.440395 (cap = 0.440395, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/01 18:02:48   6414s] |     0|     0|     0.00|     3|     3|    -0.09|     0|     0|     0|     0|    -2.20| -1820.97|     111|      63|       9| 92.21%| 0:00:01.0|  5566.2M|
[12/01 18:02:48   6414s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:02:48   6414s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 16 threads.
[12/01 18:02:48   6414s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/01 18:02:48   6414s] Info: violation cost 0.156603 (cap = 0.156603, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/01 18:02:48   6415s] |     0|     0|     0.00|     2|     2|    -0.04|     0|     0|     0|     0|    -2.71| -1962.16|       2|       0|       0| 92.21%| 0:00:00.0|  5566.2M|
[12/01 18:02:48   6415s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 16 threads.
[12/01 18:02:48   6415s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/01 18:02:48   6415s] Info: violation cost 0.000213 (cap = 0.000213, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/01 18:02:48   6415s] |     0|     0|     0.00|     1|     1|    -0.00|     0|     0|     0|     0|    -3.31| -2095.72|       1|       0|       0| 92.21%| 0:00:00.0|  5566.2M|
[12/01 18:02:48   6415s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/01 18:02:48   6415s] 
[12/01 18:02:48   6415s] ###############################################################################
[12/01 18:02:48   6415s] #
[12/01 18:02:48   6415s] #  Large fanout net report:  
[12/01 18:02:48   6415s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[12/01 18:02:48   6415s] #     - current density: 92.21
[12/01 18:02:48   6415s] #
[12/01 18:02:48   6415s] #  List of high fanout nets:
[12/01 18:02:48   6415s] #
[12/01 18:02:48   6415s] ###############################################################################
[12/01 18:02:48   6415s] Bottom Preferred Layer:
[12/01 18:02:48   6415s] +---------------+------------+------------+----------+
[12/01 18:02:48   6415s] |     Layer     |   OPT_LA   |    CLK     |   Rule   |
[12/01 18:02:48   6415s] +---------------+------------+------------+----------+
[12/01 18:02:48   6415s] | METAL3 (z=3)  |          0 |        227 | default  |
[12/01 18:02:48   6415s] | METAL5 (z=5)  |         55 |          0 | default  |
[12/01 18:02:48   6415s] +---------------+------------+------------+----------+
[12/01 18:02:48   6415s] Via Pillar Rule:
[12/01 18:02:48   6415s]     None
[12/01 18:02:48   6415s] 
[12/01 18:02:48   6415s] 
[12/01 18:02:48   6415s] =======================================================================
[12/01 18:02:48   6415s]                 Reasons for remaining drv violations
[12/01 18:02:48   6415s] =======================================================================
[12/01 18:02:48   6415s] *info: Total 1 net(s) have violations which can't be fixed by DRV optimization.
[12/01 18:02:48   6415s] 
[12/01 18:02:48   6415s] MultiBuffering failure reasons
[12/01 18:02:48   6415s] ------------------------------------------------
[12/01 18:02:48   6415s] *info:     1 net(s): Could not be fixed because the gain is not enough.
[12/01 18:02:48   6415s] 
[12/01 18:02:48   6415s] 
[12/01 18:02:48   6415s] *** Finish DRV Fixing (cpu=0:00:09.8 real=0:00:01.0 mem=5566.2M) ***
[12/01 18:02:48   6415s] 
[12/01 18:02:48   6415s] Total-nets :: 132585, Stn-nets :: 187, ratio :: 0.141042 %
[12/01 18:02:48   6415s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4303.3M
[12/01 18:02:49   6415s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.338, REAL:0.064, MEM:4217.8M
[12/01 18:02:49   6415s] TotalInstCnt at PhyDesignMc Destruction: 131,519
[12/01 18:02:49   6415s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3859460.21
[12/01 18:02:49   6415s] *** DrvOpt #8 [finish] : cpu/real = 0:00:18.3/0:00:04.9 (3.7), totSession cpu/real = 1:46:56.0/1:38:18.2 (1.1), mem = 4217.8M
[12/01 18:02:49   6415s] 
[12/01 18:02:49   6415s] =============================================================================================
[12/01 18:02:49   6415s]  Step TAT Report for DrvOpt #8                                                  20.15-s105_1
[12/01 18:02:49   6415s] =============================================================================================
[12/01 18:02:49   6415s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/01 18:02:49   6415s] ---------------------------------------------------------------------------------------------
[12/01 18:02:49   6415s] [ SlackTraversorInit     ]      1   0:00:00.4  (   7.5 % )     0:00:00.4 /  0:00:00.4    1.0
[12/01 18:02:49   6415s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 18:02:49   6415s] [ PlacerInterfaceInit    ]      1   0:00:00.6  (  11.4 % )     0:00:00.6 /  0:00:01.2    2.2
[12/01 18:02:49   6415s] [ RouteCongInterfaceInit ]      1   0:00:00.3  (   5.3 % )     0:00:00.3 /  0:00:00.3    1.0
[12/01 18:02:49   6415s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 18:02:49   6415s] [ OptSingleIteration     ]      3   0:00:00.0  (   0.1 % )     0:00:00.9 /  0:00:07.5    8.6
[12/01 18:02:49   6415s] [ OptGetWeight           ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 18:02:49   6415s] [ OptEval                ]      4   0:00:00.6  (  11.9 % )     0:00:00.6 /  0:00:05.3    9.1
[12/01 18:02:49   6415s] [ OptCommit              ]      4   0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.1    0.9
[12/01 18:02:49   6415s] [ IncrTimingUpdate       ]      4   0:00:00.1  (   2.7 % )     0:00:00.1 /  0:00:01.4    9.9
[12/01 18:02:49   6415s] [ PostCommitDelayUpdate  ]      4   0:00:00.0  (   0.9 % )     0:00:00.1 /  0:00:00.8    8.1
[12/01 18:02:49   6415s] [ IncrDelayCalc          ]     27   0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.8   14.4
[12/01 18:02:49   6415s] [ DrvFindVioNets         ]      4   0:00:00.1  (   1.9 % )     0:00:00.1 /  0:00:00.9   10.2
[12/01 18:02:49   6415s] [ DrvComputeSummary      ]      4   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.6   11.8
[12/01 18:02:49   6415s] [ MISC                   ]          0:00:02.7  (  55.1 % )     0:00:02.7 /  0:00:07.3    2.7
[12/01 18:02:49   6415s] ---------------------------------------------------------------------------------------------
[12/01 18:02:49   6415s]  DrvOpt #8 TOTAL                    0:00:04.9  ( 100.0 % )     0:00:04.9 /  0:00:18.3    3.7
[12/01 18:02:49   6415s] ---------------------------------------------------------------------------------------------
[12/01 18:02:49   6415s] 
[12/01 18:02:49   6415s] End: GigaOpt postEco DRV Optimization
[12/01 18:02:49   6416s] GigaOpt: WNS changes after postEco optimization: -0.760 -> -1.583 (bump = 0.823)
[12/01 18:02:49   6416s] Begin: GigaOpt nonLegal postEco optimization
[12/01 18:02:49   6416s] GigaOpt Checkpoint: Internal optTiming -setupRecovery -newSetupRecovery -maxLocalDensity 1.0 -numThreads 16 -maxSmoothenIter 1 -nativePathGroupFlow  -NDROptEffortAuto -ipoTgtSlackCoef 0 -effTgtSlackCoef 0
[12/01 18:02:49   6416s] Info: 141 nets with fixed/cover wires excluded.
[12/01 18:02:50   6417s] Info: 227 clock nets excluded from IPO operation.
[12/01 18:02:50   6417s] *** WnsOpt #4 [begin] : totSession cpu/real = 1:46:57.0/1:38:19.3 (1.1), mem = 4217.8M
[12/01 18:02:50   6417s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3859460.22
[12/01 18:02:50   6417s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/01 18:02:50   6417s] ### Creating PhyDesignMc. totSessionCpu=1:46:57 mem=4217.8M
[12/01 18:02:50   6417s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/01 18:02:50   6417s] OPERPROF: Starting DPlace-Init at level 1, MEM:4217.8M
[12/01 18:02:50   6417s] z: 2, totalTracks: 1
[12/01 18:02:50   6417s] z: 4, totalTracks: 1
[12/01 18:02:50   6417s] z: 6, totalTracks: 1
[12/01 18:02:50   6417s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 
[12/01 18:02:50   6417s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4217.8M
[12/01 18:02:50   6417s] 
[12/01 18:02:50   6417s] Skipping Bad Lib Cell Checking (CMU) !
[12/01 18:02:50   6417s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.073, REAL:0.067, MEM:4441.8M
[12/01 18:02:50   6417s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:4441.8M
[12/01 18:02:50   6417s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.000, MEM:4441.8M
[12/01 18:02:50   6417s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=4441.8MB).
[12/01 18:02:50   6417s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.179, REAL:0.173, MEM:4441.8M
[12/01 18:02:50   6418s] TotalInstCnt at PhyDesignMc Initialization: 131,519
[12/01 18:02:50   6418s] ### Creating PhyDesignMc, finished. totSessionCpu=1:46:58 mem=4217.8M
[12/01 18:02:50   6418s] ### Creating RouteCongInterface, started
[12/01 18:02:50   6418s] 
[12/01 18:02:50   6418s] #optDebug:  {2, 1.000, 0.8500} {3, 0.784, 0.8500} {4, 0.567, 0.8500} {5, 0.135, 0.8500} {6, 0.135, 0.8500} 
[12/01 18:02:50   6418s] 
[12/01 18:02:50   6418s] #optDebug: {0, 1.000}
[12/01 18:02:50   6418s] ### Creating RouteCongInterface, finished
[12/01 18:02:50   6418s] {MG  {5 0 7.6 0.187161} }
[12/01 18:02:50   6418s] ### Creating LA Mngr. totSessionCpu=1:46:58 mem=4217.8M
[12/01 18:02:50   6418s] ### Creating LA Mngr, finished. totSessionCpu=1:46:58 mem=4217.8M
[12/01 18:02:52   6421s] *info: 227 clock nets excluded
[12/01 18:02:53   6421s] *info: 1185 no-driver nets excluded.
[12/01 18:02:53   6421s] *info: 141 nets with fixed/cover wires excluded.
[12/01 18:02:53   6421s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.3859460.8
[12/01 18:02:53   6421s] PathGroup :  reg2reg  TargetSlack : 0 
[12/01 18:02:53   6422s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 16 threads.
[12/01 18:02:53   6422s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:02:53   6422s] ** GigaOpt Optimizer WNS Slack -3.311 TNS Slack -2095.720 Density 92.21
[12/01 18:02:53   6422s] Optimizer WNS Pass 0
[12/01 18:02:53   6422s] OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-3.311|-1988.324|
|reg2reg   |-1.391| -819.707|
|HEPG      |-1.391| -819.707|
|All Paths |-3.311|-2095.720|
+----------+------+---------+

[12/01 18:02:53   6422s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:4626.2M
[12/01 18:02:53   6422s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.001, REAL:0.002, MEM:4626.2M
[12/01 18:02:54   6422s] Info: Begin MT loop @oiCellDelayCachingJob with 16 threads.
[12/01 18:02:54   6422s] Info: End MT loop @oiCellDelayCachingJob.
[12/01 18:02:54   6422s] Active Path Group: reg2reg  
[12/01 18:02:54   6422s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+-------------------------------+
[12/01 18:02:54   6422s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|           End Point           |
[12/01 18:02:54   6422s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+-------------------------------+
[12/01 18:02:54   6422s] |  -1.391|   -3.311|-819.707|-2095.720|   92.21%|   0:00:00.0| 4626.2M|        wc|  reg2reg| B2/ram_reg[213]/D             |
[12/01 18:02:54   6423s] |  -1.067|   -3.311|-815.336|-2092.647|   92.22%|   0:00:00.0| 5300.0M|        wc|  reg2reg| B2/ram_reg[151]/D             |
[12/01 18:02:54   6423s] |  -1.040|   -3.311|-806.296|-2087.434|   92.22%|   0:00:00.0| 5309.0M|        wc|  reg2reg| B3/ram_reg[444]/D             |
[12/01 18:02:54   6423s] |  -0.992|   -3.311|-801.702|-2087.426|   92.22%|   0:00:00.0| 5309.0M|        wc|  reg2reg| B1/ram_reg[391]/D             |
[12/01 18:02:54   6423s] |  -0.969|   -3.311|-801.272|-2086.584|   92.22%|   0:00:00.0| 5309.0M|        wc|  reg2reg| B0/ram_reg[431]/D             |
[12/01 18:02:54   6423s] |  -0.945|   -3.311|-800.875|-2086.584|   92.22%|   0:00:00.0| 5309.0M|        wc|  reg2reg| B2/ram_reg[471]/D             |
[12/01 18:02:54   6424s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:02:54   6424s] |  -0.920|   -3.311|-764.594|-2071.588|   92.21%|   0:00:00.0| 5385.4M|        wc|  reg2reg| B1/ram_reg[255]/D             |
[12/01 18:02:55   6426s] |  -0.908|   -3.311|-735.819|-2056.612|   92.22%|   0:00:01.0| 5404.4M|        wc|  reg2reg| B0/ram_reg[431]/D             |
[12/01 18:02:55   6426s] |  -0.892|   -3.311|-734.406|-2056.301|   92.22%|   0:00:00.0| 5404.4M|        wc|  reg2reg| B1/ram_reg[95]/D              |
[12/01 18:02:55   6428s] |  -0.875|   -3.311|-726.331|-2051.741|   92.23%|   0:00:00.0| 5404.4M|        wc|  reg2reg| B1/ram_reg[254]/D             |
[12/01 18:02:55   6429s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:02:55   6429s] |  -0.855|   -3.311|-725.458|-2051.534|   92.23%|   0:00:00.0| 5404.4M|        wc|  reg2reg| B1/ram_reg[367]/D             |
[12/01 18:02:55   6430s] |  -0.838|   -3.311|-724.948|-2052.232|   92.24%|   0:00:00.0| 5404.4M|        wc|  reg2reg| B2/ram_reg[278]/D             |
[12/01 18:02:55   6431s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:02:55   6431s] |  -0.825|   -3.311|-737.638|-2051.895|   92.25%|   0:00:00.0| 5404.4M|        wc|  reg2reg| B0/ram_reg[431]/D             |
[12/01 18:02:55   6433s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:02:55   6433s] |  -0.821|   -3.311|-738.376|-2051.278|   92.27%|   0:00:00.0| 5404.4M|        wc|  reg2reg| B1/ram_reg[255]/D             |
[12/01 18:02:56   6434s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:02:56   6434s] |  -0.801|   -3.311|-730.104|-2049.628|   92.27%|   0:00:01.0| 5404.4M|        wc|  reg2reg| B0/ram_reg[431]/D             |
[12/01 18:02:56   6436s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:02:56   6436s] |  -0.781|   -3.311|-718.702|-2045.992|   92.29%|   0:00:00.0| 5404.4M|        wc|  reg2reg| B1/ram_reg[95]/D              |
[12/01 18:02:56   6441s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:02:56   6441s] |  -0.766|   -3.311|-710.467|-2037.699|   92.32%|   0:00:00.0| 5404.4M|        wc|  reg2reg| B1/ram_reg[391]/D             |
[12/01 18:02:57   6444s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:02:57   6444s] |  -0.768|   -3.311|-686.441|-2025.844|   92.35%|   0:00:01.0| 5404.4M|        wc|  reg2reg| B0/ram_reg[127]/D             |
[12/01 18:02:57   6444s] |  -0.759|   -3.311|-686.086|-2025.654|   92.35%|   0:00:00.0| 5404.4M|        wc|  reg2reg| B1/ram_reg[367]/D             |
[12/01 18:02:57   6445s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:02:57   6445s] |  -0.756|   -3.311|-683.381|-2023.803|   92.36%|   0:00:00.0| 5404.4M|        wc|  reg2reg| B0/ram_reg[431]/D             |
[12/01 18:02:57   6447s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:02:57   6447s] |  -0.739|   -3.311|-690.694|-2025.141|   92.37%|   0:00:00.0| 5404.4M|        wc|  reg2reg| B2/ram_reg[87]/D              |
[12/01 18:02:57   6450s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:02:57   6450s] |  -0.734|   -3.311|-688.085|-2024.746|   92.40%|   0:00:00.0| 5404.4M|        wc|  reg2reg| B1/ram_reg[255]/D             |
[12/01 18:02:58   6453s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:02:58   6453s] |  -0.728|   -3.311|-686.138|-2023.521|   92.42%|   0:00:01.0| 5404.4M|        wc|  reg2reg| B1/ram_reg[95]/D              |
[12/01 18:02:58   6456s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:02:58   6456s] |  -0.719|   -3.311|-686.837|-2023.767|   92.44%|   0:00:00.0| 5404.4M|        wc|  reg2reg| B1/ram_reg[175]/D             |
[12/01 18:02:58   6459s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:02:58   6459s] |  -0.713|   -3.274|-693.710|-2029.659|   92.47%|   0:00:00.0| 5404.4M|        wc|  reg2reg| B1/ram_reg[367]/D             |
[12/01 18:02:59   6462s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:02:59   6462s] |  -0.710|   -3.274|-688.640|-2029.265|   92.49%|   0:00:01.0| 5404.4M|        wc|  reg2reg| B1/ram_reg[39]/D              |
[12/01 18:02:59   6464s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:02:59   6464s] |  -0.708|   -3.274|-688.046|-2028.601|   92.50%|   0:00:00.0| 5404.4M|        wc|  reg2reg| B1/ram_reg[319]/D             |
[12/01 18:02:59   6466s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:02:59   6466s] |  -0.705|   -3.274|-686.141|-2028.155|   92.51%|   0:00:00.0| 5404.4M|        wc|  reg2reg| B1/ram_reg[95]/D              |
[12/01 18:02:59   6467s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:02:59   6467s] |  -0.697|   -3.274|-685.222|-2028.130|   92.51%|   0:00:00.0| 5404.4M|        wc|  reg2reg| B1/ram_reg[239]/D             |
[12/01 18:03:00   6470s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:03:00   6470s] |  -0.693|   -3.274|-710.024|-2036.961|   92.54%|   0:00:01.0| 5404.4M|        wc|  reg2reg| B1/ram_reg[127]/D             |
[12/01 18:03:00   6472s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:03:00   6472s] |  -0.691|   -3.274|-709.295|-2037.753|   92.55%|   0:00:00.0| 5404.4M|        wc|  reg2reg| B1/ram_reg[183]/D             |
[12/01 18:03:00   6473s] |  -0.688|   -3.274|-708.362|-2035.907|   92.56%|   0:00:00.0| 5404.4M|        wc|  reg2reg| B0/ram_reg[431]/D             |
[12/01 18:03:00   6475s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:03:00   6475s] |  -0.683|   -3.274|-713.943|-2038.683|   92.57%|   0:00:00.0| 5404.4M|        wc|  reg2reg| B1/ram_reg[431]/D             |
[12/01 18:03:00   6479s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:03:00   6479s] |  -0.680|   -3.264|-712.072|-2037.849|   92.59%|   0:00:00.0| 5404.4M|        wc|  reg2reg| B2/ram_reg[71]/D              |
[12/01 18:03:01   6481s] |  -0.677|   -3.264|-710.755|-2037.269|   92.61%|   0:00:01.0| 5404.4M|        wc|  reg2reg| B3/ram_reg[223]/D             |
[12/01 18:03:01   6484s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:03:01   6484s] |  -0.673|   -3.264|-709.604|-2037.858|   92.62%|   0:00:00.0| 5404.4M|        wc|  reg2reg| B0/ram_reg[151]/D             |
[12/01 18:03:01   6488s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:03:01   6488s] |  -0.671|   -3.264|-707.590|-2037.474|   92.63%|   0:00:00.0| 5442.6M|        wc|  reg2reg| B2/ram_reg[431]/D             |
[12/01 18:03:01   6489s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:03:01   6489s] |  -0.669|   -3.265|-705.710|-2037.482|   92.64%|   0:00:00.0| 5442.6M|        wc|  reg2reg| B1/ram_reg[479]/D             |
[12/01 18:03:02   6490s] |  -0.666|   -3.265|-705.190|-2037.419|   92.65%|   0:00:01.0| 5442.6M|        wc|  reg2reg| B2/ram_reg[319]/D             |
[12/01 18:03:02   6495s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:03:02   6495s] |  -0.665|   -3.265|-686.004|-2029.286|   92.66%|   0:00:00.0| 5442.6M|        wc|  reg2reg| B1/ram_reg[367]/D             |
[12/01 18:03:02   6496s] |  -0.666|   -3.265|-685.906|-2029.248|   92.67%|   0:00:00.0| 5442.6M|        wc|  reg2reg| B1/ram_reg[367]/D             |
[12/01 18:03:02   6496s] |  -0.666|   -3.265|-685.759|-2029.073|   92.68%|   0:00:00.0| 5442.6M|        wc|  reg2reg| B1/ram_reg[367]/D             |
[12/01 18:03:02   6496s] |  -0.666|   -3.265|-685.758|-2029.451|   92.68%|   0:00:00.0| 5442.6M|        wc|  reg2reg| B1/ram_reg[367]/D             |
[12/01 18:03:02   6497s] |  -0.666|   -3.265|-685.758|-2029.451|   92.68%|   0:00:00.0| 5442.6M|        wc|  reg2reg| B1/ram_reg[367]/D             |
[12/01 18:03:02   6497s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+-------------------------------+
[12/01 18:03:02   6497s] 
[12/01 18:03:02   6497s] *** Finish Core Optimize Step (cpu=0:01:15 real=0:00:08.0 mem=5442.6M) ***
[12/01 18:03:02   6497s] Active Path Group: default 
[12/01 18:03:03   6497s] +--------+---------+---------+---------+---------+------------+--------+----------+---------+-------------------------------+
[12/01 18:03:03   6497s] |  WNS   | All WNS |   TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|           End Point           |
[12/01 18:03:03   6497s] +--------+---------+---------+---------+---------+------------+--------+----------+---------+-------------------------------+
[12/01 18:03:03   6497s] |  -3.265|   -3.265|-1967.132|-2029.451|   92.68%|   0:00:01.0| 5442.6M|        wc|  default| B2/ram_reg[191]/D             |
[12/01 18:03:03   6498s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:03:03   6498s] |  -2.871|   -2.871|-1874.849|-1937.168|   92.69%|   0:00:00.0| 5442.6M|        wc|  default| B2/ram_reg[191]/D             |
[12/01 18:03:03   6498s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:03:03   6498s] |  -2.736|   -2.736|-1862.638|-1924.957|   92.69%|   0:00:00.0| 5442.6M|        wc|  default| B2/ram_reg[191]/D             |
[12/01 18:03:03   6498s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:03:03   6498s] |  -2.081|   -2.081|-1778.389|-1840.708|   92.69%|   0:00:00.0| 5442.6M|        wc|  default| B0/ram_reg[439]/D             |
[12/01 18:03:03   6499s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:03:03   6499s] |  -2.042|   -2.042|-2180.598|-2203.959|   92.69%|   0:00:00.0| 5442.6M|        wc|  default| B0/ram_reg[399]/D             |
[12/01 18:03:03   6499s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:03:03   6499s] |  -1.998|   -1.998|-2073.882|-2097.787|   92.69%|   0:00:00.0| 5404.6M|        wc|  default| B1/ram_reg[182]/D             |
[12/01 18:03:03   6500s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:03:03   6500s] |  -1.959|   -1.959|-2158.373|-2177.346|   92.69%|   0:00:00.0| 5404.6M|        wc|  default| B1/ram_reg[182]/D             |
[12/01 18:03:03   6501s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:03:03   6501s] |  -1.938|   -1.938|-2194.189|-2201.125|   92.69%|   0:00:00.0| 5404.6M|        wc|  default| B1/ram_reg[182]/D             |
[12/01 18:03:03   6502s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:03:03   6502s] |  -1.917|   -1.917|-2095.725|-2103.811|   92.69%|   0:00:00.0| 5404.6M|        wc|  default| B1/ram_reg[343]/D             |
[12/01 18:03:04   6502s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:03:04   6502s] |  -1.892|   -1.892|-2065.223|-2073.732|   92.69%|   0:00:01.0| 5423.7M|        wc|  default| B1/ram_reg[343]/D             |
[12/01 18:03:04   6503s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:03:04   6503s] |  -1.870|   -1.870|-1907.346|-1923.224|   92.69%|   0:00:00.0| 5461.8M|        wc|  default| B0/ram_reg[439]/D             |
[12/01 18:03:04   6503s] |  -1.846|   -1.846|-1896.633|-1913.221|   92.69%|   0:00:00.0| 5461.8M|        wc|  default| B0/ram_reg[303]/D             |
[12/01 18:03:04   6504s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:03:04   6504s] |  -1.815|   -1.815|-1910.783|-1922.271|   92.69%|   0:00:00.0| 5461.8M|        wc|  default| B1/ram_reg[447]/D             |
[12/01 18:03:04   6505s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:03:04   6505s] |  -1.777|   -1.777|-1740.618|-1769.872|   92.67%|   0:00:00.0| 5461.8M|        wc|  default| B0/ram_reg[399]/D             |
[12/01 18:03:04   6505s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:03:04   6505s] |  -1.755|   -1.755|-1711.068|-1740.503|   92.67%|   0:00:00.0| 5461.8M|        wc|  default| B0/ram_reg[287]/D             |
[12/01 18:03:04   6506s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:03:04   6506s] |  -1.707|   -1.707|-1750.404|-1776.149|   92.67%|   0:00:00.0| 5461.8M|        wc|  default| B0/ram_reg[287]/D             |
[12/01 18:03:04   6506s] |  -1.686|   -1.686|-1768.939|-1794.009|   92.67%|   0:00:00.0| 5461.8M|        wc|  default| B1/ram_reg[471]/D             |
[12/01 18:03:04   6507s] |  -1.666|   -1.666|-1752.633|-1778.229|   92.67%|   0:00:00.0| 5461.8M|        wc|  default| B3/ram_reg[30]/D              |
[12/01 18:03:04   6508s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:03:04   6508s] |  -1.637|   -1.637|-1756.383|-1781.195|   92.68%|   0:00:00.0| 5461.8M|        wc|  default| B0/ram_reg[303]/D             |
[12/01 18:03:05   6508s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:03:05   6508s] |  -1.611|   -1.611|-1730.923|-1758.517|   92.68%|   0:00:01.0| 5461.8M|        wc|  default| B1/ram_reg[255]/D             |
[12/01 18:03:05   6509s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:03:05   6509s] |  -1.579|   -1.579|-1725.809|-1749.826|   92.69%|   0:00:00.0| 5461.8M|        wc|  default| B0/ram_reg[303]/D             |
[12/01 18:03:05   6511s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:03:05   6511s] |  -1.569|   -1.569|-1675.508|-1705.453|   92.68%|   0:00:00.0| 5500.0M|        wc|  default| B2/ram_reg[431]/D             |
[12/01 18:03:05   6512s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:03:05   6512s] |  -1.547|   -1.547|-1640.899|-1673.549|   92.67%|   0:00:00.0| 5500.0M|        wc|  default| B0/ram_reg[271]/D             |
[12/01 18:03:05   6514s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:03:05   6514s] |  -1.521|   -1.521|-1633.125|-1667.218|   92.66%|   0:00:00.0| 5500.0M|        wc|  default| B1/ram_reg[255]/D             |
[12/01 18:03:06   6517s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:03:06   6517s] |  -1.514|   -1.514|-1633.687|-1668.311|   92.66%|   0:00:01.0| 5500.0M|        wc|  default| B2/ram_reg[431]/D             |
[12/01 18:03:06   6519s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:03:06   6519s] |  -1.497|   -1.497|-1538.870|-1584.423|   92.67%|   0:00:00.0| 5500.0M|        wc|  default| B1/ram_reg[143]/D             |
[12/01 18:03:06   6521s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:03:06   6521s] |  -1.476|   -1.476|-1467.867|-1520.286|   92.67%|   0:00:00.0| 5500.0M|        wc|  default| B2/ram_reg[199]/D             |
[12/01 18:03:06   6522s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:03:06   6522s] |  -1.456|   -1.456|-1488.731|-1538.325|   92.66%|   0:00:00.0| 5500.0M|        wc|  default| B0/ram_reg[135]/D             |
[12/01 18:03:07   6524s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:03:07   6524s] |  -1.426|   -1.426|-1469.297|-1523.281|   92.66%|   0:00:01.0| 5500.0M|        wc|  default| B0/ram_reg[303]/D             |
[12/01 18:03:07   6526s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:03:07   6526s] |  -1.398|   -1.398|-1380.901|-1446.619|   92.67%|   0:00:00.0| 5500.0M|        wc|  default| B1/ram_reg[279]/D             |
[12/01 18:03:08   6529s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:03:08   6529s] |  -1.391|   -1.391|-1389.455|-1454.145|   92.66%|   0:00:01.0| 5500.0M|        wc|  default| B3/ram_reg[23]/D              |
[12/01 18:03:08   6529s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:03:08   6529s] |  -1.379|   -1.379|-1389.548|-1453.684|   92.66%|   0:00:00.0| 5500.0M|        wc|  default| B0/ram_reg[287]/D             |
[12/01 18:03:08   6531s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:03:08   6531s] |  -1.356|   -1.356|-1372.678|-1440.271|   92.65%|   0:00:00.0| 5500.0M|        wc|  default| B1/ram_reg[102]/D             |
[12/01 18:03:08   6533s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:03:08   6533s] |  -1.340|   -1.340|-1329.384|-1406.748|   92.66%|   0:00:00.0| 5494.0M|        wc|  default| B3/ram_reg[23]/D              |
[12/01 18:03:09   6536s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:03:09   6536s] |  -1.326|   -1.326|-1323.288|-1402.086|   92.66%|   0:00:01.0| 5494.0M|        wc|  default| B2/ram_reg[431]/D             |
[12/01 18:03:09   6538s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:03:09   6538s] |  -1.322|   -1.322|-1326.436|-1405.461|   92.66%|   0:00:00.0| 5494.0M|        wc|  default| B1/ram_reg[367]/D             |
[12/01 18:03:10   6540s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:03:10   6540s] |  -1.312|   -1.312|-1306.791|-1388.892|   92.67%|   0:00:01.0| 5494.0M|        wc|  default| B0/ram_reg[431]/D             |
[12/01 18:03:10   6542s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:03:10   6542s] |  -1.301|   -1.301|-1296.080|-1379.464|   92.68%|   0:00:00.0| 5551.2M|        wc|  default| B0/ram_reg[439]/D             |
[12/01 18:03:11   6546s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:03:11   6546s] |  -1.285|   -1.285|-1292.490|-1376.182|   92.68%|   0:00:01.0| 5532.2M|        wc|  default| B3/ram_reg[23]/D              |
[12/01 18:03:11   6551s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:03:11   6551s] |  -1.273|   -1.273|-1275.993|-1361.640|   92.70%|   0:00:00.0| 5532.2M|        wc|  default| B0/ram_reg[431]/D             |
[12/01 18:03:12   6560s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:03:12   6560s] |  -1.263|   -1.263|-1266.678|-1352.243|   92.72%|   0:00:01.0| 5608.5M|        wc|  default| B1/ram_reg[182]/D             |
[12/01 18:03:13   6563s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:03:13   6563s] |  -1.261|   -1.261|-1258.454|-1344.616|   92.74%|   0:00:01.0| 5608.5M|        wc|  default| B3/ram_reg[175]/D             |
[12/01 18:03:13   6565s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:03:13   6565s] |  -1.251|   -1.251|-1234.625|-1326.530|   92.73%|   0:00:00.0| 5608.5M|        wc|  default| B0/ram_reg[431]/D             |
[12/01 18:03:14   6572s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:03:14   6572s] |  -1.244|   -1.244|-1237.356|-1326.271|   92.77%|   0:00:01.0| 5703.9M|        wc|  default| B1/ram_reg[167]/D             |
[12/01 18:03:15   6578s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:03:15   6578s] |  -1.239|   -1.239|-1228.491|-1319.774|   92.77%|   0:00:01.0| 5703.9M|        wc|  default| B2/ram_reg[71]/D              |
[12/01 18:03:15   6579s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:03:15   6579s] |  -1.228|   -1.228|-1227.215|-1318.550|   92.77%|   0:00:00.0| 5703.9M|        wc|  default| B1/ram_reg[167]/D             |
[12/01 18:03:15   6586s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:03:15   6586s] |  -1.225|   -1.225|-1219.516|-1311.119|   92.79%|   0:00:00.0| 5703.9M|        wc|  default| B1/ram_reg[319]/D             |
[12/01 18:03:16   6589s] |  -1.222|   -1.222|-1218.254|-1309.919|   92.79%|   0:00:01.0| 5703.9M|        wc|  default| B1/ram_reg[39]/D              |
[12/01 18:03:16   6592s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:03:16   6592s] |  -1.215|   -1.215|-1209.377|-1304.617|   92.81%|   0:00:00.0| 5703.9M|        wc|  default| B2/ram_reg[199]/D             |
[12/01 18:03:17   6597s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:03:17   6597s] |  -1.211|   -1.211|-1203.631|-1303.934|   92.81%|   0:00:01.0| 5703.9M|        wc|  default| B3/ram_reg[383]/D             |
[12/01 18:03:17   6603s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:03:17   6603s] |  -1.208|   -1.208|-1203.722|-1303.321|   92.82%|   0:00:00.0| 5703.9M|        wc|  default| B3/ram_reg[214]/D             |
[12/01 18:03:18   6607s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:03:18   6607s] |  -1.202|   -1.202|-1192.769|-1294.261|   92.84%|   0:00:01.0| 5703.9M|        wc|  default| B1/ram_reg[167]/D             |
[12/01 18:03:19   6613s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:03:19   6613s] |  -1.194|   -1.194|-1189.668|-1292.171|   92.87%|   0:00:01.0| 5703.9M|        wc|  default| B1/ram_reg[319]/D             |
[12/01 18:03:19   6620s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:03:19   6620s] |  -1.189|   -1.189|-1182.394|-1285.309|   92.90%|   0:00:00.0| 5703.9M|        wc|  default| B1/ram_reg[215]/D             |
[12/01 18:03:20   6627s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:03:20   6627s] |  -1.185|   -1.185|-1175.732|-1279.748|   92.93%|   0:00:01.0| 5703.9M|        wc|  default| B1/ram_reg[39]/D              |
[12/01 18:03:21   6633s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:03:21   6633s] |  -1.183|   -1.183|-1173.577|-1276.757|   92.94%|   0:00:01.0| 5703.9M|        wc|  default| B2/ram_reg[71]/D              |
[12/01 18:03:21   6636s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:03:21   6636s] |  -1.183|   -1.183|-1171.982|-1275.803|   92.94%|   0:00:00.0| 5703.9M|        wc|  default| B2/ram_reg[71]/D              |
[12/01 18:03:21   6637s] |  -1.183|   -1.183|-1171.932|-1275.754|   92.94%|   0:00:00.0| 5703.9M|        wc|  default| B2/ram_reg[71]/D              |
[12/01 18:03:22   6637s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:03:22   6637s] |  -1.183|   -1.183|-1171.762|-1275.619|   92.95%|   0:00:01.0| 5703.9M|        wc|  default| B2/ram_reg[71]/D              |
[12/01 18:03:23   6652s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:03:23   6656s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:03:24   6657s] |  -1.183|   -1.183|-1177.417|-1271.680|   93.17%|   0:00:02.0| 5703.9M|        wc|  default| B2/ram_reg[71]/D              |
[12/01 18:03:24   6657s] +--------+---------+---------+---------+---------+------------+--------+----------+---------+-------------------------------+
[12/01 18:03:24   6657s] 
[12/01 18:03:24   6657s] *** Finish Core Optimize Step (cpu=0:02:41 real=0:00:22.0 mem=5703.9M) ***
[12/01 18:03:24   6658s] 
[12/01 18:03:24   6658s] *** Finished Optimize Step Cumulative (cpu=0:03:56 real=0:00:30.0 mem=5703.9M) ***
[12/01 18:03:24   6658s] OptDebug: End of Optimizer WNS Pass 0:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-1.183|-1177.417|
|reg2reg   |-0.666| -679.091|
|HEPG      |-0.666| -679.091|
|All Paths |-1.183|-1271.680|
+----------+------+---------+

[12/01 18:03:24   6658s] ** GigaOpt Optimizer WNS Slack -1.183 TNS Slack -1271.680 Density 93.17
[12/01 18:03:24   6658s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.3859460.13
[12/01 18:03:24   6658s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:5703.9M
[12/01 18:03:24   6658s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.359, REAL:0.083, MEM:5351.9M
[12/01 18:03:24   6658s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:5351.9M
[12/01 18:03:24   6658s] OPERPROF:   Starting DPlace-Init at level 2, MEM:5351.9M
[12/01 18:03:24   6658s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:5351.9M
[12/01 18:03:24   6658s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.072, REAL:0.064, MEM:5351.9M
[12/01 18:03:24   6658s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:5351.9M
[12/01 18:03:24   6658s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.004, REAL:0.003, MEM:5575.9M
[12/01 18:03:24   6658s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.191, REAL:0.182, MEM:5575.9M
[12/01 18:03:24   6658s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.191, REAL:0.182, MEM:5575.9M
[12/01 18:03:24   6658s] TDRefine: refinePlace mode is spiral
[12/01 18:03:24   6658s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3859460.27
[12/01 18:03:24   6658s] OPERPROF: Starting RefinePlace at level 1, MEM:5575.9M
[12/01 18:03:24   6658s] *** Starting refinePlace (1:50:59 mem=5575.9M) ***
[12/01 18:03:24   6658s] Total net bbox length = 3.958e+06 (1.761e+06 2.197e+06) (ext = 3.999e+03)
[12/01 18:03:24   6658s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/01 18:03:24   6658s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:5575.9M
[12/01 18:03:24   6658s] Starting refinePlace ...
[12/01 18:03:24   6658s] One DDP V2 for no tweak run.
[12/01 18:03:25   6659s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[12/01 18:03:25   6659s] ** Cut row section cpu time 0:00:00.0.
[12/01 18:03:25   6659s]    Spread Effort: high, standalone mode, useDDP on.
[12/01 18:03:25   6666s] [CPU] RefinePlace/preRPlace (cpu=0:00:07.9, real=0:00:01.0, mem=5741.4MB) @(1:50:59 - 1:51:07).
[12/01 18:03:25   6666s] Move report: preRPlace moves 54237 insts, mean move: 1.77 um, max move: 21.28 um 
[12/01 18:03:25   6666s] 	Max move on inst (AA_MUX/FE_OCPC73013_n): (1159.76, 486.64) --> (1142.40, 490.56)
[12/01 18:03:25   6666s] 	Length: 22 sites, height: 1 rows, site name: core7T, cell type: INVX32
[12/01 18:03:26   6666s] wireLenOptFixPriorityInst 2083 inst fixed
[12/01 18:03:26   6667s] 
[12/01 18:03:26   6667s] Running Spiral MT with 16 threads  fetchWidth=256 
[12/01 18:03:27   6668s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/01 18:03:27   6668s] [CPU] RefinePlace/Legalization (cpu=0:00:02.0, real=0:00:01.0, mem=5741.4MB) @(1:51:07 - 1:51:09).
[12/01 18:03:27   6668s] Move report: Detail placement moves 54237 insts, mean move: 1.77 um, max move: 21.28 um 
[12/01 18:03:27   6668s] 	Max move on inst (AA_MUX/FE_OCPC73013_n): (1159.76, 486.64) --> (1142.40, 490.56)
[12/01 18:03:27   6668s] 	Runtime: CPU: 0:00:09.9 REAL: 0:00:03.0 MEM: 5741.4MB
[12/01 18:03:27   6668s] Statistics of distance of Instance movement in refine placement:
[12/01 18:03:27   6668s]   maximum (X+Y) =        21.28 um
[12/01 18:03:27   6668s]   inst (AA_MUX/FE_OCPC73013_n) with max move: (1159.76, 486.64) -> (1142.4, 490.56)
[12/01 18:03:27   6668s]   mean    (X+Y) =         1.77 um
[12/01 18:03:27   6668s] Summary Report:
[12/01 18:03:27   6668s] Instances move: 54237 (out of 132893 movable)
[12/01 18:03:27   6668s] Instances flipped: 0
[12/01 18:03:27   6668s] Mean displacement: 1.77 um
[12/01 18:03:27   6668s] Max displacement: 21.28 um (Instance: AA_MUX/FE_OCPC73013_n) (1159.76, 486.64) -> (1142.4, 490.56)
[12/01 18:03:27   6668s] 	Length: 22 sites, height: 1 rows, site name: core7T, cell type: INVX32
[12/01 18:03:27   6668s] Total instances moved : 54237
[12/01 18:03:27   6668s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:9.964, REAL:2.345, MEM:5741.4M
[12/01 18:03:27   6668s] Total net bbox length = 4.008e+06 (1.795e+06 2.213e+06) (ext = 3.995e+03)
[12/01 18:03:27   6668s] Runtime: CPU: 0:00:10.1 REAL: 0:00:03.0 MEM: 5741.4MB
[12/01 18:03:27   6668s] [CPU] RefinePlace/total (cpu=0:00:10.1, real=0:00:03.0, mem=5741.4MB) @(1:50:59 - 1:51:09).
[12/01 18:03:27   6668s] *** Finished refinePlace (1:51:09 mem=5741.4M) ***
[12/01 18:03:27   6668s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3859460.27
[12/01 18:03:27   6668s] OPERPROF: Finished RefinePlace at level 1, CPU:10.194, REAL:2.575, MEM:5741.4M
[12/01 18:03:27   6669s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:5741.4M
[12/01 18:03:27   6669s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.356, REAL:0.079, MEM:5438.4M
[12/01 18:03:27   6669s] *** maximum move = 21.28 um ***
[12/01 18:03:27   6669s] *** Finished re-routing un-routed nets (5438.4M) ***
[12/01 18:03:27   6669s] OPERPROF: Starting DPlace-Init at level 1, MEM:5438.4M
[12/01 18:03:27   6669s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:5438.4M
[12/01 18:03:27   6669s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.071, REAL:0.065, MEM:5662.4M
[12/01 18:03:27   6669s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:5662.4M
[12/01 18:03:27   6669s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.000, MEM:5662.4M
[12/01 18:03:28   6670s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.180, REAL:0.172, MEM:5662.4M
[12/01 18:03:28   6670s] 
[12/01 18:03:28   6670s] *** Finish Physical Update (cpu=0:00:12.8 real=0:00:04.0 mem=5438.4M) ***
[12/01 18:03:28   6670s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.3859460.13
[12/01 18:03:28   6671s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 16 threads.
[12/01 18:03:28   6671s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:03:28   6671s] ** GigaOpt Optimizer WNS Slack -1.183 TNS Slack -1271.680 Density 93.17
[12/01 18:03:28   6671s] OptDebug: End of Setup Fixing:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-1.183|-1177.417|
|reg2reg   |-0.666| -679.091|
|HEPG      |-0.666| -679.091|
|All Paths |-1.183|-1271.680|
+----------+------+---------+

[12/01 18:03:28   6671s] Bottom Preferred Layer:
[12/01 18:03:28   6671s] +---------------+------------+------------+----------+
[12/01 18:03:28   6671s] |     Layer     |   OPT_LA   |    CLK     |   Rule   |
[12/01 18:03:28   6671s] +---------------+------------+------------+----------+
[12/01 18:03:28   6671s] | METAL3 (z=3)  |          0 |        227 | default  |
[12/01 18:03:28   6671s] | METAL5 (z=5)  |        107 |          0 | default  |
[12/01 18:03:28   6671s] +---------------+------------+------------+----------+
[12/01 18:03:28   6671s] Via Pillar Rule:
[12/01 18:03:28   6671s]     None
[12/01 18:03:28   6671s] 
[12/01 18:03:28   6671s] *** Finish post-CTS Setup Fixing (cpu=0:04:10 real=0:00:35.0 mem=5438.4M) ***
[12/01 18:03:28   6671s] 
[12/01 18:03:28   6671s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.3859460.8
[12/01 18:03:28   6671s] Total-nets :: 134099, Stn-nets :: 6131, ratio :: 4.572 %
[12/01 18:03:28   6671s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:5027.6M
[12/01 18:03:28   6671s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.373, REAL:0.079, MEM:4295.1M
[12/01 18:03:28   6671s] TotalInstCnt at PhyDesignMc Destruction: 133,033
[12/01 18:03:28   6671s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3859460.22
[12/01 18:03:28   6671s] *** WnsOpt #4 [finish] : cpu/real = 0:04:14.8/0:00:38.9 (6.6), totSession cpu/real = 1:51:11.8/1:38:58.1 (1.1), mem = 4295.1M
[12/01 18:03:28   6671s] 
[12/01 18:03:28   6671s] =============================================================================================
[12/01 18:03:28   6671s]  Step TAT Report for WnsOpt #4                                                  20.15-s105_1
[12/01 18:03:28   6671s] =============================================================================================
[12/01 18:03:28   6671s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/01 18:03:28   6671s] ---------------------------------------------------------------------------------------------
[12/01 18:03:28   6671s] [ RefinePlace            ]      1   0:00:04.1  (  10.6 % )     0:00:04.1 /  0:00:12.8    3.1
[12/01 18:03:28   6671s] [ SlackTraversorInit     ]      2   0:00:00.7  (   1.8 % )     0:00:00.7 /  0:00:00.7    1.0
[12/01 18:03:28   6671s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 18:03:28   6671s] [ PlacerInterfaceInit    ]      1   0:00:00.6  (   1.4 % )     0:00:00.6 /  0:00:01.1    1.9
[12/01 18:03:28   6671s] [ RouteCongInterfaceInit ]      1   0:00:00.3  (   0.7 % )     0:00:00.3 /  0:00:00.3    1.0
[12/01 18:03:28   6671s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 18:03:28   6671s] [ TransformInit          ]      1   0:00:02.5  (   6.5 % )     0:00:02.5 /  0:00:03.5    1.4
[12/01 18:03:28   6671s] [ OptimizationStep       ]      2   0:00:00.8  (   2.0 % )     0:00:30.2 /  0:03:55.6    7.8
[12/01 18:03:28   6671s] [ OptSingleIteration     ]    114   0:00:00.2  (   0.5 % )     0:00:29.5 /  0:03:53.6    7.9
[12/01 18:03:28   6671s] [ OptGetWeight           ]    114   0:00:02.0  (   5.2 % )     0:00:02.0 /  0:00:02.1    1.0
[12/01 18:03:28   6671s] [ OptEval                ]    114   0:00:21.6  (  55.5 % )     0:00:21.6 /  0:03:12.5    8.9
[12/01 18:03:28   6671s] [ OptCommit              ]    114   0:00:01.1  (   2.9 % )     0:00:01.1 /  0:00:01.2    1.0
[12/01 18:03:28   6671s] [ IncrTimingUpdate       ]    112   0:00:03.0  (   7.6 % )     0:00:03.0 /  0:00:27.8    9.3
[12/01 18:03:28   6671s] [ PostCommitDelayUpdate  ]    114   0:00:00.3  (   0.8 % )     0:00:00.8 /  0:00:05.3    6.9
[12/01 18:03:28   6671s] [ IncrDelayCalc          ]    788   0:00:00.4  (   1.1 % )     0:00:00.4 /  0:00:04.9   11.2
[12/01 18:03:28   6671s] [ SetupOptGetWorkingSet  ]    328   0:00:00.7  (   1.8 % )     0:00:00.7 /  0:00:03.5    5.0
[12/01 18:03:28   6671s] [ SetupOptGetActiveNode  ]    328   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 18:03:28   6671s] [ SetupOptSlackGraph     ]    114   0:00:00.2  (   0.4 % )     0:00:00.2 /  0:00:01.2    7.9
[12/01 18:03:28   6671s] [ MISC                   ]          0:00:00.5  (   1.2 % )     0:00:00.5 /  0:00:00.9    1.8
[12/01 18:03:28   6671s] ---------------------------------------------------------------------------------------------
[12/01 18:03:28   6671s]  WnsOpt #4 TOTAL                    0:00:38.9  ( 100.0 % )     0:00:38.9 /  0:04:14.8    6.6
[12/01 18:03:28   6671s] ---------------------------------------------------------------------------------------------
[12/01 18:03:28   6671s] 
[12/01 18:03:28   6671s] End: GigaOpt nonLegal postEco optimization
[12/01 18:03:29   6672s] Design TNS changes after trial route: -1043.393 -> -1271.680
[12/01 18:03:29   6672s] Begin: GigaOpt TNS non-legal recovery
[12/01 18:03:29   6672s] GigaOpt Checkpoint: Internal optTiming -setupRecovery -newSetupRecovery -allEndPoints -maxLocalDensity 0.92 -numThreads 16 -nativePathGroupFlow  -NDROptEffortAuto  -ipoTgtSlackCoef 0 -effTgtSlackCoef 0 -tnsBumpRecoveryInTNS -integratedAreaOpt
[12/01 18:03:29   6672s] Info: 141 nets with fixed/cover wires excluded.
[12/01 18:03:29   6672s] Info: 227 clock nets excluded from IPO operation.
[12/01 18:03:29   6672s] *** TnsOpt #5 [begin] : totSession cpu/real = 1:51:12.4/1:38:58.8 (1.1), mem = 4295.1M
[12/01 18:03:29   6672s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3859460.23
[12/01 18:03:29   6672s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/01 18:03:29   6672s] ### Creating PhyDesignMc. totSessionCpu=1:51:12 mem=4295.1M
[12/01 18:03:29   6672s] OPERPROF: Starting DPlace-Init at level 1, MEM:4295.1M
[12/01 18:03:29   6672s] z: 2, totalTracks: 1
[12/01 18:03:29   6672s] z: 4, totalTracks: 1
[12/01 18:03:29   6672s] z: 6, totalTracks: 1
[12/01 18:03:29   6672s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 
[12/01 18:03:29   6672s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4295.1M
[12/01 18:03:29   6672s] 
[12/01 18:03:29   6672s] Skipping Bad Lib Cell Checking (CMU) !
[12/01 18:03:29   6672s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.044, MEM:4519.1M
[12/01 18:03:29   6672s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:4519.1M
[12/01 18:03:29   6672s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.000, MEM:4519.1M
[12/01 18:03:29   6672s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=4519.1MB).
[12/01 18:03:29   6672s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.156, REAL:0.148, MEM:4519.1M
[12/01 18:03:30   6673s] TotalInstCnt at PhyDesignMc Initialization: 133,033
[12/01 18:03:30   6673s] ### Creating PhyDesignMc, finished. totSessionCpu=1:51:13 mem=4295.1M
[12/01 18:03:30   6673s] ### Creating RouteCongInterface, started
[12/01 18:03:30   6673s] 
[12/01 18:03:30   6673s] #optDebug:  {2, 1.000, 0.8500} {3, 0.784, 0.8500} {4, 0.567, 0.8500} {5, 0.135, 0.8500} {6, 0.135, 0.8500} 
[12/01 18:03:30   6673s] 
[12/01 18:03:30   6673s] #optDebug: {0, 1.000}
[12/01 18:03:30   6673s] ### Creating RouteCongInterface, finished
[12/01 18:03:30   6673s] {MG  {5 0 7.6 0.187161} }
[12/01 18:03:30   6673s] ### Creating LA Mngr. totSessionCpu=1:51:14 mem=4295.1M
[12/01 18:03:30   6673s] ### Creating LA Mngr, finished. totSessionCpu=1:51:14 mem=4295.1M
[12/01 18:03:32   6676s] *info: 227 clock nets excluded
[12/01 18:03:32   6676s] *info: 1203 no-driver nets excluded.
[12/01 18:03:32   6677s] *info: 141 nets with fixed/cover wires excluded.
[12/01 18:03:32   6677s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.3859460.9
[12/01 18:03:32   6677s] PathGroup :  reg2reg  TargetSlack : 0 
[12/01 18:03:33   6677s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 16 threads.
[12/01 18:03:33   6677s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:03:33   6677s] ** GigaOpt Optimizer WNS Slack -1.183 TNS Slack -1271.680 Density 93.17
[12/01 18:03:33   6677s] Optimizer TNS Opt
[12/01 18:03:33   6677s] OptDebug: Start of Optimizer TNS Pass:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-1.183|-1177.417|
|reg2reg   |-0.666| -679.091|
|HEPG      |-0.666| -679.091|
|All Paths |-1.183|-1271.680|
+----------+------+---------+

[12/01 18:03:33   6677s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:4703.4M
[12/01 18:03:33   6677s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.001, REAL:0.002, MEM:4703.4M
[12/01 18:03:33   6677s] Info: Begin MT loop @oiCellDelayCachingJob with 16 threads.
[12/01 18:03:33   6677s] Info: End MT loop @oiCellDelayCachingJob.
[12/01 18:03:33   6677s] Active Path Group: reg2reg  
[12/01 18:03:33   6678s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+-------------------------------+
[12/01 18:03:33   6678s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|           End Point           |
[12/01 18:03:33   6678s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+-------------------------------+
[12/01 18:03:33   6678s] |  -0.666|   -1.183|-679.091|-1271.680|   93.17%|   0:00:00.0| 4703.4M|        wc|  reg2reg| B1/ram_reg[367]/D             |
[12/01 18:03:36   6707s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:03:36   6707s] |  -0.666|   -1.195|-651.958|-1261.146|   93.18%|   0:00:03.0| 5426.8M|        wc|  reg2reg| B1/ram_reg[367]/D             |
[12/01 18:03:36   6709s] |  -0.666|   -1.195|-651.795|-1260.977|   93.19%|   0:00:00.0| 5426.8M|        wc|  reg2reg| B1/ram_reg[367]/D             |
[12/01 18:03:38   6733s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:03:38   6733s] |  -0.666|   -1.195|-621.272|-1247.472|   93.18%|   0:00:02.0| 5435.9M|        wc|  reg2reg| B1/ram_reg[63]/D              |
[12/01 18:03:38   6733s] |  -0.666|   -1.195|-621.188|-1247.469|   93.18%|   0:00:00.0| 5435.9M|        wc|  reg2reg| B1/ram_reg[63]/D              |
[12/01 18:03:38   6740s] |  -0.666|   -1.195|-620.400|-1246.572|   93.18%|   0:00:00.0| 5435.9M|        wc|  reg2reg| B1/ram_reg[63]/D              |
[12/01 18:03:41   6769s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:03:41   6769s] |  -0.666|   -1.195|-615.820|-1244.295|   93.18%|   0:00:03.0| 5457.2M|        wc|  reg2reg| B0/ram_reg[503]/D             |
[12/01 18:03:41   6775s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:03:41   6775s] |  -0.666|   -1.195|-615.286|-1244.690|   93.19%|   0:00:00.0| 5457.2M|        wc|  reg2reg| B0/ram_reg[503]/D             |
[12/01 18:03:41   6776s] |  -0.666|   -1.195|-615.257|-1244.690|   93.19%|   0:00:00.0| 5457.2M|        wc|  reg2reg| B0/ram_reg[503]/D             |
[12/01 18:03:42   6788s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:03:42   6788s] |  -0.666|   -1.195|-606.960|-1240.838|   93.20%|   0:00:01.0| 5571.7M|        wc|  reg2reg| B2/ram_reg[175]/D             |
[12/01 18:03:42   6789s] |  -0.666|   -1.195|-606.846|-1240.841|   93.19%|   0:00:00.0| 5571.7M|        wc|  reg2reg| B2/ram_reg[175]/D             |
[12/01 18:03:42   6791s] |  -0.666|   -1.195|-605.893|-1240.995|   93.19%|   0:00:00.0| 5571.7M|        wc|  reg2reg| B2/ram_reg[175]/D             |
[12/01 18:03:43   6794s] |  -0.666|   -1.195|-605.593|-1240.996|   93.19%|   0:00:01.0| 5571.7M|        wc|  reg2reg| B2/ram_reg[175]/D             |
[12/01 18:03:44   6806s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:03:44   6806s] |  -0.666|   -1.195|-596.420|-1235.720|   93.22%|   0:00:01.0| 5571.7M|        wc|  reg2reg| B2/ram_reg[86]/D              |
[12/01 18:03:44   6807s] |  -0.666|   -1.195|-596.352|-1235.999|   93.22%|   0:00:00.0| 5571.7M|        wc|  reg2reg| B2/ram_reg[86]/D              |
[12/01 18:03:44   6809s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:03:44   6809s] |  -0.666|   -1.195|-595.373|-1235.665|   93.23%|   0:00:00.0| 5571.7M|        wc|  reg2reg| B2/ram_reg[86]/D              |
[12/01 18:03:44   6810s] |  -0.666|   -1.195|-595.364|-1235.870|   93.24%|   0:00:00.0| 5571.7M|        wc|  reg2reg| B2/ram_reg[86]/D              |
[12/01 18:03:45   6823s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:03:45   6823s] |  -0.666|   -1.195|-582.050|-1229.264|   93.24%|   0:00:01.0| 5571.7M|        wc|  reg2reg| B2/ram_reg[318]/D             |
[12/01 18:03:45   6823s] |  -0.666|   -1.195|-581.938|-1229.045|   93.24%|   0:00:00.0| 5571.7M|        wc|  reg2reg| B2/ram_reg[318]/D             |
[12/01 18:03:45   6824s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:03:45   6824s] |  -0.666|   -1.195|-577.612|-1225.533|   93.24%|   0:00:00.0| 5571.7M|        wc|  reg2reg| B2/ram_reg[318]/D             |
[12/01 18:03:45   6825s] |  -0.666|   -1.195|-577.585|-1225.531|   93.24%|   0:00:00.0| 5571.7M|        wc|  reg2reg| B2/ram_reg[318]/D             |
[12/01 18:03:46   6838s] |  -0.666|   -1.195|-570.342|-1223.359|   93.26%|   0:00:01.0| 5571.7M|        wc|  reg2reg| B0/ram_reg[302]/D             |
[12/01 18:03:46   6840s] |  -0.666|   -1.195|-569.863|-1222.495|   93.26%|   0:00:00.0| 5571.7M|        wc|  reg2reg| B0/ram_reg[302]/D             |
[12/01 18:03:47   6849s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:03:47   6849s] |  -0.666|   -1.195|-565.567|-1218.580|   93.28%|   0:00:01.0| 5571.7M|        wc|  reg2reg| B1/ram_reg[222]/D             |
[12/01 18:03:47   6850s] |  -0.666|   -1.195|-565.238|-1218.840|   93.28%|   0:00:00.0| 5571.7M|        wc|  reg2reg| B1/ram_reg[222]/D             |
[12/01 18:03:48   6860s] |  -0.666|   -1.195|-557.442|-1213.714|   93.30%|   0:00:01.0| 5571.7M|        wc|  reg2reg| B2/ram_reg[126]/D             |
[12/01 18:03:48   6862s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:03:48   6862s] |  -0.666|   -1.195|-555.596|-1211.423|   93.31%|   0:00:00.0| 5571.7M|        wc|  reg2reg| B2/ram_reg[126]/D             |
[12/01 18:03:48   6862s] |  -0.666|   -1.195|-555.566|-1211.393|   93.31%|   0:00:00.0| 5571.7M|        wc|  reg2reg| B2/ram_reg[126]/D             |
[12/01 18:03:49   6872s] |  -0.666|   -1.195|-551.419|-1209.083|   93.32%|   0:00:01.0| 5609.9M|        wc|  reg2reg| B1/ram_reg[465]/D             |
[12/01 18:03:49   6873s] |  -0.666|   -1.195|-551.376|-1209.048|   93.32%|   0:00:00.0| 5609.9M|        wc|  reg2reg| B0/ram_reg[494]/D             |
[12/01 18:03:49   6875s] |  -0.666|   -1.195|-550.924|-1208.641|   93.32%|   0:00:00.0| 5609.9M|        wc|  reg2reg| B0/ram_reg[494]/D             |
[12/01 18:03:50   6886s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:03:50   6886s] |  -0.666|   -1.195|-543.893|-1202.538|   93.34%|   0:00:01.0| 5609.9M|        wc|  reg2reg| B2/ram_reg[389]/D             |
[12/01 18:03:50   6886s] |  -0.666|   -1.195|-543.892|-1202.418|   93.34%|   0:00:00.0| 5609.9M|        wc|  reg2reg| B2/ram_reg[389]/D             |
[12/01 18:03:50   6887s] |  -0.666|   -1.195|-543.690|-1202.338|   93.35%|   0:00:00.0| 5609.9M|        wc|  reg2reg| B2/ram_reg[389]/D             |
[12/01 18:03:53   6919s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:03:53   6919s] |  -0.666|   -1.195|-533.194|-1196.527|   93.39%|   0:00:03.0| 5609.9M|        wc|  reg2reg| B2/ram_reg[90]/D              |
[12/01 18:03:53   6919s] |  -0.666|   -1.195|-533.168|-1196.502|   93.39%|   0:00:00.0| 5609.9M|        wc|  reg2reg| B2/ram_reg[90]/D              |
[12/01 18:03:53   6921s] |  -0.666|   -1.195|-532.963|-1196.245|   93.39%|   0:00:00.0| 5609.9M|        wc|  reg2reg| B2/ram_reg[90]/D              |
[12/01 18:03:53   6926s] |  -0.666|   -1.195|-532.646|-1194.981|   93.39%|   0:00:00.0| 5609.9M|        wc|  reg2reg| B2/ram_reg[90]/D              |
[12/01 18:03:55   6942s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:03:55   6942s] |  -0.666|   -1.195|-525.091|-1190.855|   93.42%|   0:00:02.0| 5609.9M|        wc|  reg2reg| B1/ram_reg[336]/D             |
[12/01 18:03:55   6942s] |  -0.666|   -1.195|-525.032|-1190.837|   93.42%|   0:00:00.0| 5609.9M|        wc|  reg2reg| B1/ram_reg[88]/D              |
[12/01 18:03:56   6960s] |  -0.666|   -1.195|-523.232|-1189.853|   93.43%|   0:00:01.0| 5609.9M|        wc|  reg2reg| B1/ram_reg[88]/D              |
[12/01 18:03:56   6960s] |  -0.666|   -1.195|-523.183|-1189.853|   93.43%|   0:00:00.0| 5609.9M|        wc|  reg2reg| B1/ram_reg[88]/D              |
[12/01 18:03:59   6997s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:03:59   6997s] |  -0.666|   -1.195|-515.671|-1185.057|   93.47%|   0:00:03.0| 5609.9M|        wc|  reg2reg| B3/ram_reg[48]/D              |
[12/01 18:03:59   6998s] |  -0.666|   -1.195|-515.670|-1185.126|   93.47%|   0:00:00.0| 5609.9M|        wc|  reg2reg| B3/ram_reg[48]/D              |
[12/01 18:03:59   6999s] |  -0.666|   -1.195|-515.219|-1184.849|   93.47%|   0:00:00.0| 5609.9M|        wc|  reg2reg| B1/ram_reg[82]/D              |
[12/01 18:03:59   7002s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:04:02   7036s] |  -0.666|   -1.195|-508.599|-1182.350|   93.52%|   0:00:03.0| 5609.9M|        wc|  reg2reg| B2/ram_reg[402]/D             |
[12/01 18:04:02   7037s] |  -0.666|   -1.195|-508.557|-1182.331|   93.52%|   0:00:00.0| 5609.9M|        wc|  reg2reg| B2/ram_reg[402]/D             |
[12/01 18:04:03   7057s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:04:03   7057s] |  -0.666|   -1.195|-507.952|-1182.044|   93.53%|   0:00:01.0| 5609.9M|        wc|  reg2reg| B2/ram_reg[402]/D             |
[12/01 18:04:04   7069s] |  -0.666|   -1.195|-505.538|-1180.456|   93.55%|   0:00:01.0| 5609.9M|        wc|  reg2reg| B1/ram_reg[229]/D             |
[12/01 18:04:04   7069s] |  -0.666|   -1.195|-505.528|-1180.456|   93.55%|   0:00:00.0| 5609.9M|        wc|  reg2reg| B1/ram_reg[229]/D             |
[12/01 18:04:05   7076s] |  -0.666|   -1.195|-504.932|-1180.526|   93.55%|   0:00:01.0| 5609.9M|        wc|  reg2reg| B0/ram_reg[180]/D             |
[12/01 18:04:05   7077s] |  -0.666|   -1.195|-504.880|-1180.526|   93.55%|   0:00:00.0| 5609.9M|        wc|  reg2reg| B1/ram_reg[229]/D             |
[12/01 18:04:06   7090s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:04:06   7090s] |  -0.666|   -1.202|-503.047|-1178.255|   93.55%|   0:00:01.0| 5609.9M|        wc|  reg2reg| B1/ram_reg[229]/D             |
[12/01 18:04:09   7133s] |  -0.666|   -1.202|-494.261|-1174.738|   93.60%|   0:00:03.0| 5609.9M|        wc|  reg2reg| B0/ram_reg[35]/D              |
[12/01 18:04:09   7133s] |  -0.666|   -1.202|-492.989|-1174.327|   93.60%|   0:00:00.0| 5609.9M|        wc|  reg2reg| B0/ram_reg[35]/D              |
[12/01 18:04:09   7138s] |  -0.666|   -1.202|-492.376|-1174.100|   93.60%|   0:00:00.0| 5609.9M|        wc|  reg2reg| B2/ram_reg[504]/D             |
[12/01 18:04:09   7146s] |  -0.666|   -1.202|-491.642|-1173.698|   93.61%|   0:00:00.0| 5609.9M|        wc|  reg2reg| B2/ram_reg[504]/D             |
[12/01 18:04:13   7205s] |  -0.666|   -1.202|-486.844|-1171.354|   93.66%|   0:00:04.0| 5609.9M|        wc|  reg2reg| B3/ram_reg[80]/D              |
[12/01 18:04:14   7206s] |  -0.666|   -1.202|-486.770|-1171.324|   93.66%|   0:00:01.0| 5609.9M|        wc|  reg2reg| B3/ram_reg[466]/D             |
[12/01 18:04:14   7218s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:04:14   7218s] |  -0.666|   -1.202|-485.387|-1170.767|   93.67%|   0:00:00.0| 5609.9M|        wc|  reg2reg| B0/ram_reg[481]/D             |
[12/01 18:04:14   7218s] |  -0.666|   -1.202|-485.362|-1170.767|   93.67%|   0:00:00.0| 5609.9M|        wc|  reg2reg| B0/ram_reg[481]/D             |
[12/01 18:04:16   7248s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:04:16   7248s] |  -0.666|   -1.202|-480.904|-1170.574|   93.70%|   0:00:02.0| 5609.9M|        wc|  reg2reg| B1/ram_reg[424]/D             |
[12/01 18:04:17   7248s] |  -0.666|   -1.202|-480.879|-1170.574|   93.70%|   0:00:01.0| 5609.9M|        wc|  reg2reg| B1/ram_reg[424]/D             |
[12/01 18:04:17   7251s] |  -0.666|   -1.202|-480.615|-1170.591|   93.71%|   0:00:00.0| 5609.9M|        wc|  reg2reg| B1/ram_reg[424]/D             |
[12/01 18:04:20   7305s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:04:20   7305s] |  -0.666|   -1.202|-476.799|-1167.839|   93.74%|   0:00:03.0| 5609.9M|        wc|  reg2reg| B2/ram_reg[136]/D             |
[12/01 18:04:21   7306s] |  -0.666|   -1.202|-476.665|-1167.859|   93.74%|   0:00:01.0| 5609.9M|        wc|  reg2reg| B2/ram_reg[136]/D             |
[12/01 18:04:21   7317s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:04:21   7317s] |  -0.666|   -1.202|-474.482|-1166.711|   93.75%|   0:00:00.0| 5609.9M|        wc|  reg2reg| B0/ram_reg[417]/D             |
[12/01 18:04:21   7318s] |  -0.666|   -1.202|-474.446|-1166.711|   93.75%|   0:00:00.0| 5609.9M|        wc|  reg2reg| B0/ram_reg[417]/D             |
[12/01 18:04:22   7319s] |  -0.666|   -1.202|-474.344|-1166.638|   93.75%|   0:00:01.0| 5609.9M|        wc|  reg2reg| B0/ram_reg[417]/D             |
[12/01 18:04:23   7334s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:04:23   7334s] |  -0.666|   -1.202|-473.212|-1165.981|   93.76%|   0:00:01.0| 5609.9M|        wc|  reg2reg| B2/ram_reg[379]/D             |
[12/01 18:04:23   7335s] |  -0.666|   -1.202|-473.199|-1165.815|   93.76%|   0:00:00.0| 5609.9M|        wc|  reg2reg| B2/ram_reg[379]/D             |
[12/01 18:04:23   7342s] |  -0.666|   -1.202|-473.020|-1165.771|   93.77%|   0:00:00.0| 5609.9M|        wc|  reg2reg| B3/ram_reg[44]/D              |
[12/01 18:04:23   7343s] |  -0.666|   -1.202|-472.777|-1165.717|   93.77%|   0:00:00.0| 5609.9M|        wc|  reg2reg| B3/ram_reg[458]/D             |
[12/01 18:04:24   7343s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:04:24   7343s] |  -0.666|   -1.202|-472.780|-1165.717|   93.77%|   0:00:01.0| 5609.9M|        wc|  reg2reg| B1/ram_reg[367]/D             |
[12/01 18:04:24   7343s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+-------------------------------+
[12/01 18:04:24   7343s] 
[12/01 18:04:24   7343s] *** Finish Core Optimize Step (cpu=0:11:06 real=0:00:51.0 mem=5609.9M) ***
[12/01 18:04:24   7344s] Active Path Group: default 
[12/01 18:04:24   7344s] +--------+---------+---------+---------+---------+------------+--------+----------+---------+-------------------------------+
[12/01 18:04:24   7344s] |  WNS   | All WNS |   TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|           End Point           |
[12/01 18:04:24   7344s] +--------+---------+---------+---------+---------+------------+--------+----------+---------+-------------------------------+
[12/01 18:04:24   7344s] |  -1.202|   -1.202|-1131.525|-1165.717|   93.77%|   0:00:00.0| 5609.9M|        wc|  default| B1/ram_reg[167]/D             |
[12/01 18:04:25   7354s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:04:25   7354s] |  -1.202|   -1.202|-1127.932|-1162.236|   93.76%|   0:00:01.0| 5609.9M|        wc|  default| B1/ram_reg[167]/D             |
[12/01 18:04:25   7354s] |  -1.202|   -1.202|-1127.910|-1162.214|   93.76%|   0:00:00.0| 5609.9M|        wc|  default| B1/ram_reg[167]/D             |
[12/01 18:04:26   7360s] |  -1.202|   -1.202|-1125.305|-1159.657|   93.76%|   0:00:01.0| 5609.9M|        wc|  default| B3/ram_reg[383]/D             |
[12/01 18:04:26   7361s] |  -1.202|   -1.202|-1125.180|-1159.531|   93.76%|   0:00:00.0| 5609.9M|        wc|  default| B3/ram_reg[383]/D             |
[12/01 18:04:26   7365s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:04:26   7365s] |  -1.202|   -1.202|-1124.433|-1158.785|   93.75%|   0:00:00.0| 5609.9M|        wc|  default| B2/ram_reg[383]/D             |
[12/01 18:04:26   7366s] |  -1.202|   -1.202|-1124.344|-1158.722|   93.75%|   0:00:00.0| 5609.9M|        wc|  default| B2/ram_reg[383]/D             |
[12/01 18:04:27   7369s] |  -1.202|   -1.202|-1123.964|-1158.342|   93.75%|   0:00:01.0| 5609.9M|        wc|  default| B1/ram_reg[447]/D             |
[12/01 18:04:27   7370s] |  -1.202|   -1.202|-1123.802|-1158.180|   93.75%|   0:00:00.0| 5609.9M|        wc|  default| B2/ram_reg[263]/D             |
[12/01 18:04:27   7371s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:04:27   7371s] |  -1.202|   -1.202|-1122.620|-1157.065|   93.75%|   0:00:00.0| 5609.9M|        wc|  default| B3/ram_reg[150]/D             |
[12/01 18:04:27   7373s] |  -1.202|   -1.202|-1121.847|-1156.309|   93.75%|   0:00:00.0| 5609.9M|        wc|  default| B0/ram_reg[126]/D             |
[12/01 18:04:27   7374s] |  -1.202|   -1.202|-1121.244|-1155.687|   93.75%|   0:00:00.0| 5609.9M|        wc|  default| B1/ram_reg[470]/D             |
[12/01 18:04:28   7375s] |  -1.202|   -1.202|-1120.868|-1155.310|   93.75%|   0:00:01.0| 5609.9M|        wc|  default| B2/ram_reg[222]/D             |
[12/01 18:04:28   7376s] |  -1.202|   -1.202|-1120.862|-1155.304|   93.75%|   0:00:00.0| 5609.9M|        wc|  default| B1/ram_reg[325]/D             |
[12/01 18:04:28   7376s] |  -1.202|   -1.202|-1120.257|-1154.700|   93.75%|   0:00:00.0| 5609.9M|        wc|  default| B0/ram_reg[13]/D              |
[12/01 18:04:28   7377s] |  -1.202|   -1.202|-1118.411|-1152.777|   93.75%|   0:00:00.0| 5609.9M|        wc|  default| B2/ram_reg[61]/D              |
[12/01 18:04:28   7378s] |  -1.202|   -1.202|-1118.321|-1152.688|   93.75%|   0:00:00.0| 5609.9M|        wc|  default| B2/ram_reg[110]/D             |
[12/01 18:04:28   7379s] |  -1.202|   -1.202|-1117.910|-1152.285|   93.75%|   0:00:00.0| 5609.9M|        wc|  default| B1/ram_reg[316]/D             |
[12/01 18:04:28   7380s] |  -1.202|   -1.202|-1117.271|-1151.647|   93.75%|   0:00:00.0| 5609.9M|        wc|  default| B3/ram_reg[269]/D             |
[12/01 18:04:28   7381s] |  -1.202|   -1.202|-1112.219|-1147.151|   93.75%|   0:00:00.0| 5609.9M|        wc|  default| B2/ram_reg[28]/D              |
[12/01 18:04:28   7382s] |  -1.202|   -1.202|-1112.054|-1147.071|   93.74%|   0:00:00.0| 5609.9M|        wc|  default| B2/ram_reg[28]/D              |
[12/01 18:04:29   7383s] |  -1.202|   -1.202|-1111.458|-1146.475|   93.74%|   0:00:01.0| 5609.9M|        wc|  default| B3/ram_reg[444]/D             |
[12/01 18:04:29   7384s] |  -1.202|   -1.202|-1109.999|-1145.050|   93.74%|   0:00:00.0| 5609.9M|        wc|  default| B2/ram_reg[365]/D             |
[12/01 18:04:29   7384s] |  -1.202|   -1.202|-1109.778|-1144.829|   93.74%|   0:00:00.0| 5609.9M|        wc|  default| B2/ram_reg[365]/D             |
[12/01 18:04:29   7385s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:04:29   7385s] |  -1.202|   -1.202|-1107.301|-1142.656|   93.73%|   0:00:00.0| 5609.9M|        wc|  default| B3/ram_reg[377]/D             |
[12/01 18:04:29   7387s] |  -1.202|   -1.202|-1103.267|-1138.648|   93.73%|   0:00:00.0| 5609.9M|        wc|  default| B1/ram_reg[452]/D             |
[12/01 18:04:29   7387s] |  -1.202|   -1.202|-1102.298|-1137.727|   93.73%|   0:00:00.0| 5609.9M|        wc|  default| B0/ram_reg[291]/D             |
[12/01 18:04:29   7388s] |  -1.202|   -1.202|-1100.182|-1135.641|   93.73%|   0:00:00.0| 5609.9M|        wc|  default| B0/ram_reg[356]/D             |
[12/01 18:04:29   7389s] |  -1.202|   -1.202|-1100.182|-1135.641|   93.73%|   0:00:00.0| 5609.9M|        wc|  default| B0/ram_reg[356]/D             |
[12/01 18:04:30   7390s] |  -1.202|   -1.202|-1100.051|-1135.578|   93.73%|   0:00:01.0| 5609.9M|        wc|  default| B1/ram_reg[250]/D             |
[12/01 18:04:30   7390s] |  -1.202|   -1.202|-1100.000|-1135.524|   93.73%|   0:00:00.0| 5609.9M|        wc|  default| B3/ram_reg[236]/D             |
[12/01 18:04:30   7391s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:04:30   7391s] |  -1.202|   -1.202|-1096.468|-1132.086|   93.73%|   0:00:00.0| 5609.9M|        wc|  default| B3/ram_reg[492]/D             |
[12/01 18:04:30   7392s] |  -1.202|   -1.202|-1094.340|-1130.222|   93.73%|   0:00:00.0| 5609.9M|        wc|  default| B1/ram_reg[120]/D             |
[12/01 18:04:30   7393s] |  -1.202|   -1.202|-1093.557|-1129.556|   93.73%|   0:00:00.0| 5609.9M|        wc|  default| B1/ram_reg[372]/D             |
[12/01 18:04:30   7393s] |  -1.202|   -1.202|-1093.417|-1129.416|   93.73%|   0:00:00.0| 5609.9M|        wc|  default| B1/ram_reg[372]/D             |
[12/01 18:04:30   7393s] |  -1.202|   -1.202|-1092.279|-1128.524|   93.73%|   0:00:00.0| 5609.9M|        wc|  default| B1/ram_reg[372]/D             |
[12/01 18:04:30   7395s] |  -1.202|   -1.202|-1089.034|-1126.838|   93.73%|   0:00:00.0| 5609.9M|        wc|  default| B1/ram_reg[40]/D              |
[12/01 18:04:30   7395s] |  -1.202|   -1.202|-1088.384|-1126.375|   93.73%|   0:00:00.0| 5609.9M|        wc|  default| B3/ram_reg[67]/D              |
[12/01 18:04:31   7396s] |  -1.202|   -1.202|-1087.519|-1125.922|   93.73%|   0:00:01.0| 5609.9M|        wc|  default| B0/ram_reg[83]/D              |
[12/01 18:04:31   7398s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:04:31   7398s] |  -1.202|   -1.202|-1082.287|-1123.644|   93.73%|   0:00:00.0| 5609.9M|        wc|  default| B0/ram_reg[441]/D             |
[12/01 18:04:31   7398s] |  -1.202|   -1.202|-1082.173|-1123.644|   93.73%|   0:00:00.0| 5609.9M|        wc|  default| B0/ram_reg[441]/D             |
[12/01 18:04:31   7398s] |  -1.202|   -1.202|-1082.041|-1123.512|   93.73%|   0:00:00.0| 5609.9M|        wc|  default| B0/ram_reg[441]/D             |
[12/01 18:04:31   7399s] |  -1.202|   -1.202|-1081.489|-1123.160|   93.73%|   0:00:00.0| 5609.9M|        wc|  default| B3/ram_reg[402]/D             |
[12/01 18:04:31   7399s] |  -1.202|   -1.202|-1080.992|-1122.761|   93.73%|   0:00:00.0| 5609.9M|        wc|  default| B3/ram_reg[402]/D             |
[12/01 18:04:31   7400s] |  -1.202|   -1.202|-1077.826|-1120.669|   93.73%|   0:00:00.0| 5609.9M|        wc|  default| B1/ram_reg[34]/D              |
[12/01 18:04:31   7401s] |  -1.202|   -1.202|-1077.704|-1120.639|   93.73%|   0:00:00.0| 5609.9M|        wc|  default| B1/ram_reg[34]/D              |
[12/01 18:04:31   7402s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:04:31   7402s] |  -1.202|   -1.202|-1075.139|-1119.225|   93.73%|   0:00:00.0| 5609.9M|        wc|  default| B3/ram_reg[386]/D             |
[12/01 18:04:31   7402s] |  -1.202|   -1.202|-1074.995|-1119.210|   93.73%|   0:00:00.0| 5609.9M|        wc|  default| B3/ram_reg[386]/D             |
[12/01 18:04:32   7404s] |  -1.202|   -1.202|-1074.329|-1118.806|   93.73%|   0:00:01.0| 5609.9M|        wc|  default| B3/ram_reg[387]/D             |
[12/01 18:04:32   7404s] |  -1.202|   -1.202|-1074.275|-1118.779|   93.73%|   0:00:00.0| 5609.9M|        wc|  default| B3/ram_reg[387]/D             |
[12/01 18:04:32   7405s] |  -1.202|   -1.202|-1072.573|-1117.887|   93.74%|   0:00:00.0| 5609.9M|        wc|  default| B2/ram_reg[240]/D             |
[12/01 18:04:32   7405s] |  -1.202|   -1.202|-1072.533|-1117.847|   93.73%|   0:00:00.0| 5609.9M|        wc|  default| B2/ram_reg[240]/D             |
[12/01 18:04:32   7407s] |  -1.202|   -1.202|-1071.334|-1117.251|   93.74%|   0:00:00.0| 5609.9M|        wc|  default| B2/ram_reg[272]/D             |
[12/01 18:04:32   7407s] |  -1.202|   -1.202|-1071.290|-1117.221|   93.74%|   0:00:00.0| 5609.9M|        wc|  default| B2/ram_reg[272]/D             |
[12/01 18:04:32   7409s] |  -1.202|   -1.202|-1070.405|-1117.054|   93.74%|   0:00:00.0| 5609.9M|        wc|  default| B1/ram_reg[434]/D             |
[12/01 18:04:32   7410s] |  -1.202|   -1.202|-1069.943|-1116.868|   93.74%|   0:00:00.0| 5609.9M|        wc|  default| B1/ram_reg[498]/D             |
[12/01 18:04:33   7411s] |  -1.202|   -1.202|-1069.916|-1116.868|   93.74%|   0:00:01.0| 5609.9M|        wc|  default| B3/ram_reg[504]/D             |
[12/01 18:04:33   7411s] |  -1.202|   -1.202|-1069.907|-1116.868|   93.74%|   0:00:00.0| 5609.9M|        wc|  default| B3/ram_reg[504]/D             |
[12/01 18:04:33   7412s] |  -1.202|   -1.202|-1069.824|-1116.868|   93.74%|   0:00:00.0| 5609.9M|        wc|  default| B3/ram_reg[504]/D             |
[12/01 18:04:33   7412s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:04:33   7412s] |  -1.202|   -1.202|-1069.824|-1116.868|   93.74%|   0:00:00.0| 5609.9M|        wc|  default| B1/ram_reg[167]/D             |
[12/01 18:04:33   7412s] +--------+---------+---------+---------+---------+------------+--------+----------+---------+-------------------------------+
[12/01 18:04:33   7412s] 
[12/01 18:04:33   7412s] *** Finish Core Optimize Step (cpu=0:01:08 real=0:00:09.0 mem=5609.9M) ***
[12/01 18:04:33   7412s] 
[12/01 18:04:33   7412s] *** Finished Optimize Step Cumulative (cpu=0:12:15 real=0:01:00.0 mem=5609.9M) ***
[12/01 18:04:33   7412s] OptDebug: End of Optimizer TNS Pass:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-1.202|-1069.824|
|reg2reg   |-0.666| -471.582|
|HEPG      |-0.666| -471.582|
|All Paths |-1.202|-1116.868|
+----------+------+---------+

[12/01 18:04:33   7412s] ** GigaOpt Optimizer WNS Slack -1.202 TNS Slack -1116.868 Density 93.74
[12/01 18:04:33   7412s] Placement Snapshot: Density distribution:
[12/01 18:04:33   7412s] [1.00 -  +++]: 1 (0.09%)
[12/01 18:04:33   7412s] [0.95 - 1.00]: 0 (0.00%)
[12/01 18:04:33   7412s] [0.90 - 0.95]: 1 (0.09%)
[12/01 18:04:33   7412s] [0.85 - 0.90]: 0 (0.00%)
[12/01 18:04:33   7412s] [0.80 - 0.85]: 0 (0.00%)
[12/01 18:04:33   7412s] [0.75 - 0.80]: 0 (0.00%)
[12/01 18:04:33   7412s] [0.70 - 0.75]: 1 (0.09%)
[12/01 18:04:33   7412s] [0.65 - 0.70]: 0 (0.00%)
[12/01 18:04:33   7412s] [0.60 - 0.65]: 1 (0.09%)
[12/01 18:04:33   7412s] [0.55 - 0.60]: 0 (0.00%)
[12/01 18:04:33   7412s] [0.50 - 0.55]: 3 (0.26%)
[12/01 18:04:33   7412s] [0.45 - 0.50]: 3 (0.26%)
[12/01 18:04:33   7412s] [0.40 - 0.45]: 2 (0.17%)
[12/01 18:04:33   7412s] [0.35 - 0.40]: 9 (0.78%)
[12/01 18:04:33   7412s] [0.30 - 0.35]: 15 (1.30%)
[12/01 18:04:33   7412s] [0.25 - 0.30]: 17 (1.47%)
[12/01 18:04:33   7412s] [0.20 - 0.25]: 47 (4.07%)
[12/01 18:04:33   7412s] [0.15 - 0.20]: 124 (10.73%)
[12/01 18:04:33   7412s] [0.10 - 0.15]: 308 (26.64%)
[12/01 18:04:33   7412s] [0.05 - 0.10]: 491 (42.47%)
[12/01 18:04:33   7412s] [0.00 - 0.05]: 133 (11.51%)
[12/01 18:04:33   7412s] Begin: Area Reclaim Optimization
[12/01 18:04:33   7412s] *** AreaOpt #13 [begin] : totSession cpu/real = 2:03:32.5/1:40:02.7 (1.2), mem = 5609.9M
[12/01 18:04:33   7412s] Usable buffer cells for single buffer setup transform:
[12/01 18:04:33   7412s] BUFX1 
[12/01 18:04:33   7412s] Number of usable buffer cells above: 1
[12/01 18:04:33   7412s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:5609.9M
[12/01 18:04:33   7412s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.004, REAL:0.004, MEM:5609.9M
[12/01 18:04:34   7413s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 16 threads.
[12/01 18:04:34   7413s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:04:34   7413s] Reclaim Optimization WNS Slack -1.202  TNS Slack -1116.868 Density 93.74
[12/01 18:04:34   7413s] +---------+---------+--------+---------+------------+--------+
[12/01 18:04:34   7413s] | Density | Commits |  WNS   |   TNS   |    Real    |  Mem   |
[12/01 18:04:34   7413s] +---------+---------+--------+---------+------------+--------+
[12/01 18:04:34   7413s] |   93.74%|        -|  -1.202|-1116.868|   0:00:00.0| 5609.9M|
[12/01 18:04:34   7413s] #optDebug: <stH: 3.9200 MiSeL: 160.1280>
[12/01 18:04:34   7416s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:04:35   7421s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:04:35   7428s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:04:36   7433s] |   93.12%|     1019|  -1.202|-1115.284|   0:00:02.0| 5609.9M|
[12/01 18:04:37   7438s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:04:37   7439s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:04:37   7440s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:04:37   7440s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:04:37   7440s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:04:37   7441s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:04:37   7441s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:04:38   7442s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:04:38   7442s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:04:38   7443s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:04:38   7443s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:04:38   7444s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:04:38   7444s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:04:38   7444s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:04:38   7444s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:04:38   7445s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:04:38   7445s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:04:38   7446s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:04:38   7446s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:04:38   7447s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:04:38   7447s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:04:38   7448s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:04:38   7448s] |   92.99%|      710|  -1.204|-1116.103|   0:00:02.0| 5609.9M|
[12/01 18:04:39   7449s] |   92.99%|        3|  -1.204|-1116.103|   0:00:01.0| 5609.9M|
[12/01 18:04:39   7450s] |   92.99%|        0|  -1.204|-1116.103|   0:00:00.0| 5609.9M|
[12/01 18:04:39   7450s] +---------+---------+--------+---------+------------+--------+
[12/01 18:04:39   7450s] Reclaim Optimization End WNS Slack -1.204  TNS Slack -1116.102 Density 92.99
[12/01 18:04:39   7450s] 
[12/01 18:04:39   7450s] ** Summary: Restruct = 0 Buffer Deletion = 837 Declone = 213 Resize = 457 **
[12/01 18:04:39   7450s] --------------------------------------------------------------
[12/01 18:04:39   7450s] |                                   | Total     | Sequential |
[12/01 18:04:39   7450s] --------------------------------------------------------------
[12/01 18:04:39   7450s] | Num insts resized                 |     454  |       0    |
[12/01 18:04:39   7450s] | Num insts undone                  |     256  |       0    |
[12/01 18:04:39   7450s] | Num insts Downsized               |     454  |       0    |
[12/01 18:04:39   7450s] | Num insts Samesized               |       0  |       0    |
[12/01 18:04:39   7450s] | Num insts Upsized                 |       0  |       0    |
[12/01 18:04:39   7450s] | Num multiple commits+uncommits    |       3  |       -    |
[12/01 18:04:39   7450s] --------------------------------------------------------------
[12/01 18:04:39   7450s] Bottom Preferred Layer:
[12/01 18:04:39   7450s] +---------------+------------+------------+----------+
[12/01 18:04:39   7450s] |     Layer     |   OPT_LA   |    CLK     |   Rule   |
[12/01 18:04:39   7450s] +---------------+------------+------------+----------+
[12/01 18:04:39   7450s] | METAL3 (z=3)  |          0 |        227 | default  |
[12/01 18:04:39   7450s] | METAL5 (z=5)  |        115 |          0 | default  |
[12/01 18:04:39   7450s] +---------------+------------+------------+----------+
[12/01 18:04:39   7450s] Via Pillar Rule:
[12/01 18:04:39   7450s]     None
[12/01 18:04:39   7450s] End: Core Area Reclaim Optimization (cpu = 0:00:38.2) (real = 0:00:06.0) **
[12/01 18:04:39   7450s] *** AreaOpt #13 [finish] : cpu/real = 0:00:38.2/0:00:05.9 (6.5), totSession cpu/real = 2:04:10.7/1:40:08.6 (1.2), mem = 5609.9M
[12/01 18:04:39   7450s] 
[12/01 18:04:39   7450s] =============================================================================================
[12/01 18:04:39   7450s]  Step TAT Report for AreaOpt #13                                                20.15-s105_1
[12/01 18:04:39   7450s] =============================================================================================
[12/01 18:04:39   7450s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/01 18:04:39   7450s] ---------------------------------------------------------------------------------------------
[12/01 18:04:39   7450s] [ SlackTraversorInit     ]      1   0:00:00.3  (   5.9 % )     0:00:00.3 /  0:00:00.4    1.1
[12/01 18:04:39   7450s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 18:04:39   7450s] [ OptSingleIteration     ]      4   0:00:00.4  (   7.0 % )     0:00:04.2 /  0:00:36.4    8.6
[12/01 18:04:39   7450s] [ OptGetWeight           ]    257   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 18:04:39   7450s] [ OptEval                ]    257   0:00:01.6  (  26.3 % )     0:00:01.6 /  0:00:23.0   14.8
[12/01 18:04:39   7450s] [ OptCommit              ]    257   0:00:00.5  (   8.2 % )     0:00:00.5 /  0:00:00.6    1.2
[12/01 18:04:39   7450s] [ IncrTimingUpdate       ]    105   0:00:01.4  (  23.3 % )     0:00:01.4 /  0:00:09.9    7.2
[12/01 18:04:39   7450s] [ PostCommitDelayUpdate  ]    280   0:00:00.2  (   2.9 % )     0:00:00.4 /  0:00:02.4    6.5
[12/01 18:04:39   7450s] [ IncrDelayCalc          ]    418   0:00:00.2  (   3.5 % )     0:00:00.2 /  0:00:02.4   11.3
[12/01 18:04:39   7450s] [ MISC                   ]          0:00:01.3  (  22.7 % )     0:00:01.3 /  0:00:01.4    1.1
[12/01 18:04:39   7450s] ---------------------------------------------------------------------------------------------
[12/01 18:04:39   7450s]  AreaOpt #13 TOTAL                  0:00:05.9  ( 100.0 % )     0:00:05.9 /  0:00:38.2    6.5
[12/01 18:04:39   7450s] ---------------------------------------------------------------------------------------------
[12/01 18:04:39   7450s] 
[12/01 18:04:39   7450s] End: Area Reclaim Optimization (cpu=0:00:38, real=0:00:06, mem=5430.87M, totSessionCpu=2:04:11).
[12/01 18:04:39   7450s] Placement Snapshot: Density distribution:
[12/01 18:04:39   7450s] [1.00 -  +++]: 1 (0.09%)
[12/01 18:04:39   7450s] [0.95 - 1.00]: 0 (0.00%)
[12/01 18:04:39   7450s] [0.90 - 0.95]: 1 (0.09%)
[12/01 18:04:39   7450s] [0.85 - 0.90]: 0 (0.00%)
[12/01 18:04:39   7450s] [0.80 - 0.85]: 0 (0.00%)
[12/01 18:04:39   7450s] [0.75 - 0.80]: 0 (0.00%)
[12/01 18:04:39   7450s] [0.70 - 0.75]: 1 (0.09%)
[12/01 18:04:39   7450s] [0.65 - 0.70]: 0 (0.00%)
[12/01 18:04:39   7450s] [0.60 - 0.65]: 1 (0.09%)
[12/01 18:04:39   7450s] [0.55 - 0.60]: 1 (0.09%)
[12/01 18:04:39   7450s] [0.50 - 0.55]: 3 (0.26%)
[12/01 18:04:39   7450s] [0.45 - 0.50]: 2 (0.17%)
[12/01 18:04:39   7450s] [0.40 - 0.45]: 2 (0.17%)
[12/01 18:04:39   7450s] [0.35 - 0.40]: 13 (1.12%)
[12/01 18:04:39   7450s] [0.30 - 0.35]: 12 (1.04%)
[12/01 18:04:39   7450s] [0.25 - 0.30]: 22 (1.90%)
[12/01 18:04:39   7450s] [0.20 - 0.25]: 63 (5.45%)
[12/01 18:04:39   7450s] [0.15 - 0.20]: 142 (12.28%)
[12/01 18:04:39   7450s] [0.10 - 0.15]: 341 (29.50%)
[12/01 18:04:39   7450s] [0.05 - 0.10]: 448 (38.75%)
[12/01 18:04:39   7450s] [0.00 - 0.05]: 103 (8.91%)
[12/01 18:04:39   7450s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.3859460.14
[12/01 18:04:39   7450s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:5430.9M
[12/01 18:04:39   7451s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.335, REAL:0.061, MEM:5430.9M
[12/01 18:04:39   7451s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:5430.9M
[12/01 18:04:39   7451s] OPERPROF:   Starting DPlace-Init at level 2, MEM:5430.9M
[12/01 18:04:39   7451s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:5430.9M
[12/01 18:04:39   7451s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.074, REAL:0.065, MEM:5430.9M
[12/01 18:04:39   7451s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:5430.9M
[12/01 18:04:39   7451s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.004, REAL:0.003, MEM:5654.9M
[12/01 18:04:39   7451s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.188, REAL:0.179, MEM:5654.9M
[12/01 18:04:39   7451s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.189, REAL:0.179, MEM:5654.9M
[12/01 18:04:39   7451s] TDRefine: refinePlace mode is spiral
[12/01 18:04:39   7451s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3859460.28
[12/01 18:04:39   7451s] OPERPROF: Starting RefinePlace at level 1, MEM:5654.9M
[12/01 18:04:39   7451s] *** Starting refinePlace (2:04:11 mem=5654.9M) ***
[12/01 18:04:39   7451s] Total net bbox length = 4.032e+06 (1.807e+06 2.224e+06) (ext = 3.995e+03)
[12/01 18:04:39   7451s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/01 18:04:39   7451s] 
[12/01 18:04:39   7451s] Starting Small incrNP...
[12/01 18:04:39   7451s] User Input Parameters:
[12/01 18:04:39   7451s] - Congestion Driven    : Off
[12/01 18:04:39   7451s] - Timing Driven        : Off
[12/01 18:04:39   7451s] - Area-Violation Based : Off
[12/01 18:04:39   7451s] - Start Rollback Level : -5
[12/01 18:04:39   7451s] - Legalized            : On
[12/01 18:04:39   7451s] - Window Based         : Off
[12/01 18:04:39   7451s] - eDen incr mode       : Off
[12/01 18:04:39   7451s] - Small incr mode      : On
[12/01 18:04:39   7451s] 
[12/01 18:04:39   7451s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:5654.9M
[12/01 18:04:39   7451s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:5656.9M
[12/01 18:04:39   7451s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.027, REAL:0.023, MEM:5688.9M
[12/01 18:04:39   7451s] default core: bins with density > 0.750 = 96.71 % ( 1118 / 1156 )
[12/01 18:04:39   7451s] Density distribution unevenness ratio = 2.772%
[12/01 18:04:39   7451s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.043, REAL:0.038, MEM:5688.9M
[12/01 18:04:39   7451s] cost 1.047143, thresh 1.000000
[12/01 18:04:39   7451s] OPERPROF:   Starting spMPad at level 2, MEM:5686.9M
[12/01 18:04:39   7451s] OPERPROF:     Starting spContextMPad at level 3, MEM:5686.9M
[12/01 18:04:39   7451s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.001, REAL:0.000, MEM:5686.9M
[12/01 18:04:39   7451s] MP Top (133049): mp=1.022. U=0.930.
[12/01 18:04:39   7451s] OPERPROF:   Finished spMPad at level 2, CPU:0.026, REAL:0.026, MEM:5686.9M
[12/01 18:04:39   7451s] MPU (133049) 0.930 -> 0.950
[12/01 18:04:39   7451s] incrNP th 1.000, 0.100
[12/01 18:04:39   7451s] clkAW=1 clkAWMode=2 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.050 maxM=-1 pMaxM=3
[12/01 18:04:39   7451s] OPERPROF:   Starting IPInitSPData at level 2, MEM:5686.9M
[12/01 18:04:39   7451s] OPERPROF:     Starting spInitNetWt at level 3, MEM:5686.9M
[12/01 18:04:39   7451s] no activity file in design. spp won't run.
[12/01 18:04:39   7451s] [spp] 0
[12/01 18:04:39   7451s] [adp] 0:1:1:3
[12/01 18:04:39   7451s] OPERPROF:     Finished spInitNetWt at level 3, CPU:0.033, REAL:0.033, MEM:5686.9M
[12/01 18:04:40   7451s] SP #FI/SF FL/PI 140/0 130966/2083
[12/01 18:04:40   7451s] OPERPROF:   Finished IPInitSPData at level 2, CPU:0.074, REAL:0.074, MEM:5686.9M
[12/01 18:04:40   7451s] NP #FI/FS/SF FL/PI: 140/0/0 133049/2083
[12/01 18:04:40   7452s] no activity file in design. spp won't run.
[12/01 18:04:40   7452s] RPlace IncrNP: Rollback Lev = -3
[12/01 18:04:40   7452s] OPERPROF:   Starting npPlace at level 2, MEM:5737.0M
[12/01 18:04:40   7452s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[12/01 18:04:40   7452s] No instances found in the vector
[12/01 18:04:40   7452s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=5508.7M, DRC: 0)
[12/01 18:04:40   7452s] 0 (out of 0) MH cells were successfully legalized.
[12/01 18:04:42   7476s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[12/01 18:04:42   7476s] No instances found in the vector
[12/01 18:04:42   7476s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=6067.9M, DRC: 0)
[12/01 18:04:42   7476s] 0 (out of 0) MH cells were successfully legalized.
[12/01 18:04:45   7509s] Legalizing MH Cells... 0 / 0 / 0 (level 10)
[12/01 18:04:45   7509s] No instances found in the vector
[12/01 18:04:45   7509s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=6076.2M, DRC: 0)
[12/01 18:04:45   7509s] 0 (out of 0) MH cells were successfully legalized.
[12/01 18:04:47   7531s] OPERPROF:   Finished npPlace at level 2, CPU:79.514, REAL:7.788, MEM:5863.0M
[12/01 18:04:48   7532s] no activity file in design. spp won't run.
[12/01 18:04:48   7532s] OPERPROF:   Starting IPDeleteSPData at level 2, MEM:5863.0M
[12/01 18:04:48   7532s] OPERPROF:   Finished IPDeleteSPData at level 2, CPU:0.000, REAL:0.000, MEM:5863.0M
[12/01 18:04:48   7532s] 
[12/01 18:04:48   7532s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:5863.0M
[12/01 18:04:48   7532s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:5863.0M
[12/01 18:04:48   7532s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.034, REAL:0.029, MEM:5863.0M
[12/01 18:04:48   7532s] default core: bins with density > 0.750 = 97.15 % ( 1123 / 1156 )
[12/01 18:04:48   7532s] Density distribution unevenness ratio = 2.688%
[12/01 18:04:48   7532s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.065, REAL:0.059, MEM:5863.0M
[12/01 18:04:48   7532s] RPlace postIncrNP: Density = 1.047143 -> 1.055714.
[12/01 18:04:48   7532s] RPlace postIncrNP Info: Density distribution changes:
[12/01 18:04:48   7532s] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[12/01 18:04:48   7532s] [1.05 - 1.10] :	 0 (0.00%) -> 2 (0.17%)
[12/01 18:04:48   7532s] [1.00 - 1.05] :	 88 (7.61%) -> 58 (5.02%)
[12/01 18:04:48   7532s] [0.95 - 1.00] :	 462 (39.97%) -> 497 (42.99%)
[12/01 18:04:48   7532s] [0.90 - 0.95] :	 338 (29.24%) -> 325 (28.11%)
[12/01 18:04:48   7532s] [0.85 - 0.90] :	 146 (12.63%) -> 144 (12.46%)
[12/01 18:04:48   7532s] [0.80 - 0.85] :	 60 (5.19%) -> 77 (6.66%)
[12/01 18:04:48   7532s] Move report: incrNP moves 129047 insts, mean move: 6.59 um, max move: 249.20 um 
[12/01 18:04:48   7532s] 	Max move on inst (DD_MUX/FE_OCPC73293_FE_OFN37662_n): (717.92, 717.92) --> (625.52, 874.72)
[12/01 18:04:48   7532s] Finished incrNP (cpu=0:01:21, real=0:00:09.0, mem=5863.0M)
[12/01 18:04:48   7532s] End of Small incrNP (cpu=0:01:21, real=0:00:09.0)
[12/01 18:04:48   7532s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:5863.0M
[12/01 18:04:48   7532s] Starting refinePlace ...
[12/01 18:04:48   7532s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[12/01 18:04:48   7532s] ** Cut row section cpu time 0:00:00.0.
[12/01 18:04:48   7532s]    Spread Effort: high, standalone mode, useDDP on.
[12/01 18:04:49   7539s] [CPU] RefinePlace/preRPlace (cpu=0:00:07.7, real=0:00:01.0, mem=5856.0MB) @(2:05:32 - 2:05:40).
[12/01 18:04:49   7539s] Move report: preRPlace moves 74248 insts, mean move: 1.48 um, max move: 17.92 um 
[12/01 18:04:49   7539s] 	Max move on inst (B2/FE_OFC66597_n31060): (939.12, 478.80) --> (945.28, 490.56)
[12/01 18:04:49   7539s] 	Length: 12 sites, height: 1 rows, site name: core7T, cell type: INVX16
[12/01 18:04:49   7539s] wireLenOptFixPriorityInst 2083 inst fixed
[12/01 18:04:49   7539s] tweakage running in 16 threads.
[12/01 18:04:49   7539s] Placement tweakage begins.
[12/01 18:04:49   7540s] wire length = 4.633e+06
[12/01 18:04:51   7547s] wire length = 4.466e+06
[12/01 18:04:51   7547s] Placement tweakage ends.
[12/01 18:04:51   7547s] Move report: tweak moves 34560 insts, mean move: 3.42 um, max move: 20.72 um 
[12/01 18:04:51   7547s] 	Max move on inst (B0/FE_OCPC48772_FE_OFN43550_FE_DBTN27_n14655): (857.36, 721.84) --> (836.64, 721.84)
[12/01 18:04:51   7547s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:07.1, real=0:00:02.0, mem=5901.3MB) @(2:05:40 - 2:05:47).
[12/01 18:04:51   7547s] 
[12/01 18:04:51   7547s] Running Spiral MT with 16 threads  fetchWidth=256 
[12/01 18:04:53   7549s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/01 18:04:53   7549s] [CPU] RefinePlace/Legalization (cpu=0:00:02.7, real=0:00:02.0, mem=5901.3MB) @(2:05:47 - 2:05:50).
[12/01 18:04:53   7549s] Move report: Detail placement moves 85229 insts, mean move: 2.25 um, max move: 19.60 um 
[12/01 18:04:53   7549s] 	Max move on inst (FE_OCPC72128_dd_mux_out_171): (113.68, 1058.96) --> (133.28, 1058.96)
[12/01 18:04:53   7549s] 	Runtime: CPU: 0:00:17.6 REAL: 0:00:05.0 MEM: 5901.3MB
[12/01 18:04:53   7549s] Statistics of distance of Instance movement in refine placement:
[12/01 18:04:53   7549s]   maximum (X+Y) =       247.52 um
[12/01 18:04:53   7549s]   inst (DD_MUX/FE_OCPC73293_FE_OFN37662_n) with max move: (717.92, 717.92) -> (627.2, 874.72)
[12/01 18:04:53   7549s]   mean    (X+Y) =         6.85 um
[12/01 18:04:53   7549s] Total instances flipped for legalization: 810
[12/01 18:04:53   7549s] Summary Report:
[12/01 18:04:53   7549s] Instances move: 129241 (out of 133049 movable)
[12/01 18:04:53   7549s] Instances flipped: 810
[12/01 18:04:53   7549s] Mean displacement: 6.85 um
[12/01 18:04:53   7549s] Max displacement: 247.52 um (Instance: DD_MUX/FE_OCPC73293_FE_OFN37662_n) (717.92, 717.92) -> (627.2, 874.72)
[12/01 18:04:53   7549s] 	Length: 4 sites, height: 1 rows, site name: core7T, cell type: INVX4
[12/01 18:04:53   7549s] Total instances moved : 129241
[12/01 18:04:53   7549s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:17.636, REAL:5.135, MEM:5901.3M
[12/01 18:04:53   7549s] Total net bbox length = 3.932e+06 (1.746e+06 2.186e+06) (ext = 3.919e+03)
[12/01 18:04:53   7549s] Runtime: CPU: 0:01:39 REAL: 0:00:14.0 MEM: 5901.3MB
[12/01 18:04:53   7549s] [CPU] RefinePlace/total (cpu=0:01:39, real=0:00:14.0, mem=5901.3MB) @(2:04:11 - 2:05:50).
[12/01 18:04:53   7549s] *** Finished refinePlace (2:05:50 mem=5901.3M) ***
[12/01 18:04:53   7549s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3859460.28
[12/01 18:04:53   7549s] OPERPROF: Finished RefinePlace at level 1, CPU:98.553, REAL:13.733, MEM:5901.3M
[12/01 18:04:53   7550s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:5901.3M
[12/01 18:04:53   7550s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.352, REAL:0.082, MEM:5484.3M
[12/01 18:04:53   7550s] *** maximum move = 247.52 um ***
[12/01 18:04:54   7550s] *** Finished re-routing un-routed nets (5484.3M) ***
[12/01 18:04:54   7553s] TotalInstCnt at stopUpdate before init: 133,189
[12/01 18:04:54   7553s] OPERPROF: Starting DPlace-Init at level 1, MEM:5484.3M
[12/01 18:04:54   7553s] z: 2, totalTracks: 1
[12/01 18:04:54   7553s] z: 4, totalTracks: 1
[12/01 18:04:54   7553s] z: 6, totalTracks: 1
[12/01 18:04:54   7553s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 
[12/01 18:04:54   7553s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:5484.3M
[12/01 18:04:54   7553s] 
[12/01 18:04:54   7553s] Skipping Bad Lib Cell Checking (CMU) !
[12/01 18:04:54   7553s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.073, REAL:0.066, MEM:5708.3M
[12/01 18:04:54   7553s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:5708.3M
[12/01 18:04:54   7553s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.000, MEM:5708.3M
[12/01 18:04:54   7553s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=5708.3MB).
[12/01 18:04:54   7553s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.192, REAL:0.184, MEM:5708.3M
[12/01 18:04:55   7554s] TotalInstCnt at stopUpdate after init: 133,189
[12/01 18:04:55   7554s] 
[12/01 18:04:55   7554s] *** Finish Physical Update (cpu=0:01:44 real=0:00:16.0 mem=5484.3M) ***
[12/01 18:04:55   7554s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.3859460.14
[12/01 18:04:55   7555s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 16 threads.
[12/01 18:04:55   7555s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:04:55   7555s] ** GigaOpt Optimizer WNS Slack -1.290 TNS Slack -1116.219 Density 92.99
[12/01 18:04:55   7555s] Recovering Place ECO bump
[12/01 18:04:55   7555s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:5484.3M
[12/01 18:04:55   7555s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.001, REAL:0.002, MEM:5484.3M
[12/01 18:04:55   7555s] Info: Begin MT loop @oiCellDelayCachingJob with 16 threads.
[12/01 18:04:55   7555s] Info: End MT loop @oiCellDelayCachingJob.
[12/01 18:04:55   7555s] Active Path Group: reg2reg  
[12/01 18:04:55   7555s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+-------------------------------+
[12/01 18:04:55   7555s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|           End Point           |
[12/01 18:04:55   7555s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+-------------------------------+
[12/01 18:04:55   7555s] |  -0.766|   -1.290|-481.362|-1116.219|   92.99%|   0:00:00.0| 5484.3M|        wc|  reg2reg| B1/ram_reg[255]/D             |
[12/01 18:04:56   7556s] |  -0.759|   -1.290|-481.390|-1116.219|   92.99%|   0:00:01.0| 5484.3M|        wc|  reg2reg| B1/ram_reg[255]/D             |
[12/01 18:04:56   7556s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+-------------------------------+
[12/01 18:04:56   7556s] 
[12/01 18:04:56   7556s] *** Finish Core Optimize Step (cpu=0:00:01.0 real=0:00:01.0 mem=5484.3M) ***
[12/01 18:04:56   7556s] Active Path Group: default 
[12/01 18:04:56   7556s] +--------+---------+---------+---------+---------+------------+--------+----------+---------+-------------------------------+
[12/01 18:04:56   7556s] |  WNS   | All WNS |   TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|           End Point           |
[12/01 18:04:56   7556s] +--------+---------+---------+---------+---------+------------+--------+----------+---------+-------------------------------+
[12/01 18:04:56   7556s] |  -1.290|   -1.290|-1066.352|-1116.219|   92.99%|   0:00:00.0| 5484.3M|        wc|  default| B1/ram_reg[319]/D             |
[12/01 18:04:56   7557s] |  -1.255|   -1.255|-1064.316|-1114.184|   92.99%|   0:00:00.0| 5484.3M|        wc|  default| B2/ram_reg[71]/D              |
[12/01 18:04:57   7558s] |  -1.229|   -1.229|-1063.978|-1113.845|   92.99%|   0:00:01.0| 5484.3M|        wc|  default| B3/ram_reg[23]/D              |
[12/01 18:04:57   7559s] |  -1.228|   -1.228|-1063.754|-1113.611|   92.99%|   0:00:00.0| 5484.3M|        wc|  default| B0/ram_reg[23]/D              |
[12/01 18:04:57   7559s] |  -1.228|   -1.228|-1063.754|-1113.611|   92.99%|   0:00:00.0| 5484.3M|        wc|  default| B0/ram_reg[23]/D              |
[12/01 18:04:57   7559s] +--------+---------+---------+---------+---------+------------+--------+----------+---------+-------------------------------+
[12/01 18:04:57   7559s] 
[12/01 18:04:57   7559s] *** Finish Core Optimize Step (cpu=0:00:03.1 real=0:00:01.0 mem=5484.3M) ***
[12/01 18:04:57   7559s] 
[12/01 18:04:57   7559s] *** Finished Optimize Step Cumulative (cpu=0:00:04.3 real=0:00:02.0 mem=5484.3M) ***
[12/01 18:04:57   7559s] ** GigaOpt Optimizer WNS Slack -1.228 TNS Slack -1113.611 Density 92.99
[12/01 18:04:57   7559s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:5484.3M
[12/01 18:04:57   7560s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.340, REAL:0.065, MEM:5484.3M
[12/01 18:04:57   7560s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:5484.3M
[12/01 18:04:57   7560s] OPERPROF:   Starting DPlace-Init at level 2, MEM:5484.3M
[12/01 18:04:57   7560s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:5484.3M
[12/01 18:04:57   7560s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.073, REAL:0.064, MEM:5484.3M
[12/01 18:04:57   7560s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:5484.3M
[12/01 18:04:57   7560s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.004, REAL:0.002, MEM:5708.3M
[12/01 18:04:57   7560s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.186, REAL:0.177, MEM:5708.3M
[12/01 18:04:57   7560s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.186, REAL:0.177, MEM:5708.3M
[12/01 18:04:57   7560s] TDRefine: refinePlace mode is spiral
[12/01 18:04:57   7560s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3859460.29
[12/01 18:04:57   7560s] OPERPROF: Starting RefinePlace at level 1, MEM:5708.3M
[12/01 18:04:57   7560s] *** Starting refinePlace (2:06:00 mem=5708.3M) ***
[12/01 18:04:57   7560s] Total net bbox length = 3.932e+06 (1.747e+06 2.186e+06) (ext = 3.919e+03)
[12/01 18:04:57   7560s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/01 18:04:57   7560s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:5708.3M
[12/01 18:04:57   7560s] Starting refinePlace ...
[12/01 18:04:57   7560s] One DDP V2 for no tweak run.
[12/01 18:04:58   7560s] 
[12/01 18:04:58   7560s] Running Spiral MT with 16 threads  fetchWidth=256 
[12/01 18:04:58   7562s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/01 18:04:58   7562s] [CPU] RefinePlace/Legalization (cpu=0:00:02.1, real=0:00:01.0, mem=5740.3MB) @(2:06:01 - 2:06:03).
[12/01 18:04:58   7562s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/01 18:04:58   7562s] 	Runtime: CPU: 0:00:02.1 REAL: 0:00:01.0 MEM: 5740.3MB
[12/01 18:04:58   7562s] Statistics of distance of Instance movement in refine placement:
[12/01 18:04:58   7562s]   maximum (X+Y) =         0.00 um
[12/01 18:04:58   7562s]   mean    (X+Y) =         0.00 um
[12/01 18:04:58   7562s] Summary Report:
[12/01 18:04:58   7562s] Instances move: 0 (out of 133057 movable)
[12/01 18:04:58   7562s] Instances flipped: 0
[12/01 18:04:58   7562s] Mean displacement: 0.00 um
[12/01 18:04:58   7562s] Max displacement: 0.00 um 
[12/01 18:04:58   7562s] Total instances moved : 0
[12/01 18:04:58   7562s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:2.160, REAL:1.082, MEM:5740.3M
[12/01 18:04:58   7562s] Total net bbox length = 3.932e+06 (1.747e+06 2.186e+06) (ext = 3.919e+03)
[12/01 18:04:58   7562s] Runtime: CPU: 0:00:02.3 REAL: 0:00:01.0 MEM: 5740.3MB
[12/01 18:04:58   7562s] [CPU] RefinePlace/total (cpu=0:00:02.3, real=0:00:01.0, mem=5740.3MB) @(2:06:00 - 2:06:03).
[12/01 18:04:58   7562s] *** Finished refinePlace (2:06:03 mem=5740.3M) ***
[12/01 18:04:58   7562s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3859460.29
[12/01 18:04:58   7562s] OPERPROF: Finished RefinePlace at level 1, CPU:2.396, REAL:1.318, MEM:5740.3M
[12/01 18:04:59   7563s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:5740.3M
[12/01 18:04:59   7563s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.334, REAL:0.060, MEM:5484.3M
[12/01 18:04:59   7563s] *** maximum move = 0.00 um ***
[12/01 18:04:59   7563s] *** Finished re-routing un-routed nets (5484.3M) ***
[12/01 18:04:59   7563s] OPERPROF: Starting DPlace-Init at level 1, MEM:5484.3M
[12/01 18:04:59   7563s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:5484.3M
[12/01 18:04:59   7563s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.072, REAL:0.065, MEM:5708.3M
[12/01 18:04:59   7563s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:5708.3M
[12/01 18:04:59   7563s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.000, MEM:5708.3M
[12/01 18:04:59   7563s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.180, REAL:0.173, MEM:5708.3M
[12/01 18:05:00   7564s] 
[12/01 18:05:00   7564s] *** Finish Physical Update (cpu=0:00:05.0 real=0:00:03.0 mem=5484.3M) ***
[12/01 18:05:00   7565s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 16 threads.
[12/01 18:05:00   7565s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:05:00   7565s] ** GigaOpt Optimizer WNS Slack -1.228 TNS Slack -1113.611 Density 92.99
[12/01 18:05:00   7565s] HEPG TNS achieved -4715816
[12/01 18:05:00   7565s] Allowed TNS bump 2357908
[12/01 18:05:00   7565s] Current HEPG TNS -4811365
[12/01 18:05:00   7565s] OptDebug: End of Setup Fixing:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-1.228|-1063.754|
|reg2reg   |-0.759| -481.137|
|HEPG      |-0.759| -481.137|
|All Paths |-1.228|-1113.611|
+----------+------+---------+

[12/01 18:05:00   7565s] Bottom Preferred Layer:
[12/01 18:05:00   7565s] +---------------+------------+------------+----------+
[12/01 18:05:00   7565s] |     Layer     |   OPT_LA   |    CLK     |   Rule   |
[12/01 18:05:00   7565s] +---------------+------------+------------+----------+
[12/01 18:05:00   7565s] | METAL3 (z=3)  |          0 |        227 | default  |
[12/01 18:05:00   7565s] | METAL5 (z=5)  |        118 |          0 | default  |
[12/01 18:05:00   7565s] +---------------+------------+------------+----------+
[12/01 18:05:00   7565s] Via Pillar Rule:
[12/01 18:05:00   7565s]     None
[12/01 18:05:00   7565s] 
[12/01 18:05:00   7565s] *** Finish post-CTS Setup Fixing (cpu=0:14:48 real=0:01:28 mem=5484.3M) ***
[12/01 18:05:00   7565s] 
[12/01 18:05:00   7565s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.3859460.9
[12/01 18:05:00   7565s] Total-nets :: 134263, Stn-nets :: 17856, ratio :: 13.2993 %
[12/01 18:05:00   7565s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:5076.5M
[12/01 18:05:00   7565s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.366, REAL:0.089, MEM:4348.0M
[12/01 18:05:00   7565s] TotalInstCnt at PhyDesignMc Destruction: 133,197
[12/01 18:05:00   7565s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3859460.23
[12/01 18:05:00   7565s] *** TnsOpt #5 [finish] : cpu/real = 0:14:53.3/0:01:31.2 (9.8), totSession cpu/real = 2:06:05.7/1:40:29.9 (1.3), mem = 4348.0M
[12/01 18:05:00   7565s] 
[12/01 18:05:00   7565s] =============================================================================================
[12/01 18:05:00   7565s]  Step TAT Report for TnsOpt #5                                                  20.15-s105_1
[12/01 18:05:00   7565s] =============================================================================================
[12/01 18:05:00   7565s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/01 18:05:00   7565s] ---------------------------------------------------------------------------------------------
[12/01 18:05:00   7565s] [ AreaOpt                ]      1   0:00:05.9  (   6.5 % )     0:00:05.9 /  0:00:38.2    6.5
[12/01 18:05:00   7565s] [ RefinePlace            ]      2   0:00:18.5  (  20.3 % )     0:00:18.5 /  0:01:48.6    5.9
[12/01 18:05:00   7565s] [ SlackTraversorInit     ]      3   0:00:01.1  (   1.2 % )     0:00:01.1 /  0:00:01.6    1.4
[12/01 18:05:00   7565s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 18:05:00   7565s] [ PlacerInterfaceInit    ]      1   0:00:00.5  (   0.6 % )     0:00:00.5 /  0:00:01.1    1.9
[12/01 18:05:00   7565s] [ RouteCongInterfaceInit ]      1   0:00:00.3  (   0.3 % )     0:00:00.3 /  0:00:00.3    1.0
[12/01 18:05:00   7565s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 18:05:00   7565s] [ TransformInit          ]      1   0:00:02.6  (   2.8 % )     0:00:02.6 /  0:00:03.6    1.4
[12/01 18:05:00   7565s] [ OptimizationStep       ]      4   0:00:02.5  (   2.7 % )     0:01:01.4 /  0:12:18.8   12.0
[12/01 18:05:00   7565s] [ OptSingleIteration     ]    279   0:00:00.5  (   0.6 % )     0:00:58.8 /  0:12:07.1   12.4
[12/01 18:05:00   7565s] [ OptGetWeight           ]    279   0:00:04.0  (   4.4 % )     0:00:04.0 /  0:00:04.1    1.0
[12/01 18:05:00   7565s] [ OptEval                ]    279   0:00:45.8  (  50.2 % )     0:00:45.8 /  0:11:15.4   14.7
[12/01 18:05:00   7565s] [ OptCommit              ]    279   0:00:01.5  (   1.6 % )     0:00:01.5 /  0:00:01.4    1.0
[12/01 18:05:00   7565s] [ IncrTimingUpdate       ]    220   0:00:02.6  (   2.9 % )     0:00:02.6 /  0:00:16.0    6.1
[12/01 18:05:00   7565s] [ PostCommitDelayUpdate  ]    279   0:00:00.4  (   0.4 % )     0:00:00.8 /  0:00:05.1    6.5
[12/01 18:05:00   7565s] [ IncrDelayCalc          ]    789   0:00:00.4  (   0.5 % )     0:00:00.4 /  0:00:04.7   11.4
[12/01 18:05:00   7565s] [ SetupOptGetWorkingSet  ]    794   0:00:02.5  (   2.7 % )     0:00:02.5 /  0:00:15.6    6.4
[12/01 18:05:00   7565s] [ SetupOptGetActiveNode  ]    794   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.5
[12/01 18:05:00   7565s] [ SetupOptSlackGraph     ]    279   0:00:01.3  (   1.4 % )     0:00:01.3 /  0:00:09.2    7.3
[12/01 18:05:00   7565s] [ MISC                   ]          0:00:00.8  (   0.9 % )     0:00:00.8 /  0:00:01.2    1.4
[12/01 18:05:00   7565s] ---------------------------------------------------------------------------------------------
[12/01 18:05:00   7565s]  TnsOpt #5 TOTAL                    0:01:31.2  ( 100.0 % )     0:01:31.2 /  0:14:53.3    9.8
[12/01 18:05:00   7565s] ---------------------------------------------------------------------------------------------
[12/01 18:05:00   7565s] 
[12/01 18:05:00   7565s] End: GigaOpt TNS non-legal recovery
[12/01 18:05:00   7565s] VT info 5.61082736635 5
[12/01 18:05:00   7565s] No multi-vt cells found. Aborting this optimization step
[12/01 18:05:00   7565s] #optDebug: fT-D <X 1 0 0 0>
[12/01 18:05:01   7566s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 16 threads.
[12/01 18:05:01   7566s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:05:01   7566s] 
[12/01 18:05:01   7566s] Active setup views:
[12/01 18:05:01   7566s]  wc
[12/01 18:05:01   7566s]   Dominating endpoints: 0
[12/01 18:05:01   7566s]   Dominating TNS: -0.000
[12/01 18:05:01   7566s] 
[12/01 18:05:01   7566s] Extraction called for design 'MAU' of instances=133197 and nets=135482 using extraction engine 'preRoute' .
[12/01 18:05:01   7566s] PreRoute RC Extraction called for design MAU.
[12/01 18:05:01   7566s] RC Extraction called in multi-corner(2) mode.
[12/01 18:05:01   7566s] RCMode: PreRoute
[12/01 18:05:01   7566s]       RC Corner Indexes            0       1   
[12/01 18:05:01   7566s] Capacitance Scaling Factor   : 1.00000 1.00000 
[12/01 18:05:01   7566s] Resistance Scaling Factor    : 1.00000 1.00000 
[12/01 18:05:01   7566s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[12/01 18:05:01   7566s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[12/01 18:05:01   7566s] Shrink Factor                : 1.00000
[12/01 18:05:01   7566s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/01 18:05:01   7566s] Using capacitance table file ...
[12/01 18:05:01   7566s] RC Grid backup saved.
[12/01 18:05:01   7566s] 
[12/01 18:05:01   7566s] Trim Metal Layers:
[12/01 18:05:01   7566s] LayerId::1 widthSet size::4
[12/01 18:05:01   7566s] LayerId::2 widthSet size::4
[12/01 18:05:01   7566s] LayerId::3 widthSet size::4
[12/01 18:05:01   7566s] LayerId::4 widthSet size::4
[12/01 18:05:01   7566s] LayerId::5 widthSet size::4
[12/01 18:05:01   7566s] LayerId::6 widthSet size::3
[12/01 18:05:01   7566s] Skipped RC grid update for preRoute extraction.
[12/01 18:05:01   7566s] eee: pegSigSF::1.070000
[12/01 18:05:01   7566s] Initializing multi-corner capacitance tables ... 
[12/01 18:05:01   7566s] Initializing multi-corner resistance tables ...
[12/01 18:05:01   7566s] eee: l::1 avDens::0.137654 usedTrk::11803.799422 availTrk::85750.000000 sigTrk::11803.799422
[12/01 18:05:01   7566s] eee: l::2 avDens::0.243289 usedTrk::20845.042902 availTrk::85680.000000 sigTrk::20845.042902
[12/01 18:05:01   7566s] eee: l::3 avDens::0.325109 usedTrk::27855.379622 availTrk::85680.000000 sigTrk::27855.379622
[12/01 18:05:01   7566s] eee: l::4 avDens::0.372103 usedTrk::31673.402555 availTrk::85120.000000 sigTrk::31673.402555
[12/01 18:05:01   7566s] eee: l::5 avDens::0.281025 usedTrk::23350.397629 availTrk::83090.000000 sigTrk::23350.397629
[12/01 18:05:01   7566s] eee: l::6 avDens::0.348624 usedTrk::13153.599769 availTrk::37730.000000 sigTrk::13153.599769
[12/01 18:05:01   7566s] {RT wc 0 6 6 {5 0} 1}
[12/01 18:05:01   7566s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.441034 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.917200 ; wcR: 0.555600 ; newSi: 0.078500 ; pMod: 78 ; 
[12/01 18:05:02   7567s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:01.0  MEM: 4305.742M)
[12/01 18:05:02   7567s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/01 18:05:02   7567s] GigaOpt Hold Optimizer is used
[12/01 18:05:02   7567s] Deleting Lib Analyzer.
[12/01 18:05:02   7567s] End AAE Lib Interpolated Model. (MEM=4305.74 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/01 18:05:02   7567s] 
[12/01 18:05:02   7567s] Creating Lib Analyzer ...
[12/01 18:05:02   7567s] Total number of usable buffers from Lib Analyzer: 1 ( BUFX1)
[12/01 18:05:02   7567s] Total number of usable inverters from Lib Analyzer: 6 ( INVX2 INVX1 INVX4 INVX8 INVX16 INVX32)
[12/01 18:05:02   7567s] Total number of usable delay cells from Lib Analyzer: 0 ()
[12/01 18:05:02   7567s] 
[12/01 18:05:02   7567s] {RT wc 0 6 6 {5 0} 1}
[12/01 18:05:02   7567s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=2:06:07 mem=4305.7M
[12/01 18:05:02   7567s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=2:06:07 mem=4305.7M
[12/01 18:05:02   7567s] Creating Lib Analyzer, finished. 
[12/01 18:05:02   7567s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=2:06:07 mem=4305.7M ***
[12/01 18:05:02   7567s] *** BuildHoldData #1 [begin] : totSession cpu/real = 2:06:07.4/1:40:31.6 (1.3), mem = 4305.7M
[12/01 18:05:02   7567s] 
[12/01 18:05:02   7567s] TimeStamp Deleting Cell Server Begin ...
[12/01 18:05:02   7567s] Deleting Lib Analyzer.
[12/01 18:05:02   7567s] 
[12/01 18:05:02   7567s] TimeStamp Deleting Cell Server End ...
[12/01 18:05:02   7571s] Starting delay calculation for Hold views
[12/01 18:05:02   7571s] #################################################################################
[12/01 18:05:02   7571s] # Design Stage: PreRoute
[12/01 18:05:02   7571s] # Design Name: MAU
[12/01 18:05:02   7571s] # Design Mode: 180nm
[12/01 18:05:02   7571s] # Analysis Mode: MMMC Non-OCV 
[12/01 18:05:02   7571s] # Parasitics Mode: No SPEF/RCDB 
[12/01 18:05:02   7571s] # Signoff Settings: SI Off 
[12/01 18:05:02   7571s] #################################################################################
[12/01 18:05:03   7571s] Topological Sorting (REAL = 0:00:01.0, MEM = 4330.0M, InitMEM = 4315.8M)
[12/01 18:05:03   7571s] Calculate delays in BcWc mode...
[12/01 18:05:03   7571s] Start delay calculation (fullDC) (16 T). (MEM=4330.04)
[12/01 18:05:03   7571s] *** Calculating scaling factor for bc libraries using the default operating condition of each library.
[12/01 18:05:03   7572s] End AAE Lib Interpolated Model. (MEM=4343.56 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/01 18:05:04   7589s] Total number of fetched objects 134263
[12/01 18:05:04   7589s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/01 18:05:04   7589s] End delay calculation. (MEM=5001.91 CPU=0:00:14.3 REAL=0:00:01.0)
[12/01 18:05:04   7589s] End delay calculation (fullDC). (MEM=5001.91 CPU=0:00:17.3 REAL=0:00:01.0)
[12/01 18:05:04   7589s] *** CDM Built up (cpu=0:00:17.7  real=0:00:02.0  mem= 5001.9M) ***
[12/01 18:05:04   7591s] *** Done Building Timing Graph (cpu=0:00:19.4 real=0:00:02.0 totSessionCpu=2:06:31 mem=5001.9M)
[12/01 18:05:05   7592s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 16 threads.
[12/01 18:05:05   7592s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:05:05   7593s] 
[12/01 18:05:05   7593s] Active hold views:
[12/01 18:05:05   7593s]  bc
[12/01 18:05:05   7593s]   Dominating endpoints: 0
[12/01 18:05:05   7593s]   Dominating TNS: -0.000
[12/01 18:05:05   7593s] 
[12/01 18:05:05   7593s] Done building cte hold timing graph (fixHold) cpu=0:00:25.7 real=0:00:03.0 totSessionCpu=2:06:33 mem=5032.4M ***
[12/01 18:05:06   7594s] Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:27.0 real=0:00:04.0 totSessionCpu=2:06:34 mem=5032.4M ***
[12/01 18:05:07   7598s] Starting delay calculation for Setup views
[12/01 18:05:07   7598s] #################################################################################
[12/01 18:05:07   7598s] # Design Stage: PreRoute
[12/01 18:05:07   7598s] # Design Name: MAU
[12/01 18:05:07   7598s] # Design Mode: 180nm
[12/01 18:05:07   7598s] # Analysis Mode: MMMC Non-OCV 
[12/01 18:05:07   7598s] # Parasitics Mode: No SPEF/RCDB 
[12/01 18:05:07   7598s] # Signoff Settings: SI Off 
[12/01 18:05:07   7598s] #################################################################################
[12/01 18:05:07   7599s] Topological Sorting (REAL = 0:00:00.0, MEM = 5018.9M, InitMEM = 5018.9M)
[12/01 18:05:07   7599s] Calculate delays in BcWc mode...
[12/01 18:05:08   7599s] Start delay calculation (fullDC) (16 T). (MEM=5018.91)
[12/01 18:05:08   7599s] *** Calculating scaling factor for wc libraries using the default operating condition of each library.
[12/01 18:05:08   7599s] End AAE Lib Interpolated Model. (MEM=5032.44 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/01 18:05:09   7616s] Total number of fetched objects 134263
[12/01 18:05:09   7616s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/01 18:05:09   7616s] End delay calculation. (MEM=5001.91 CPU=0:00:14.1 REAL=0:00:01.0)
[12/01 18:05:09   7616s] End delay calculation (fullDC). (MEM=5001.91 CPU=0:00:17.1 REAL=0:00:01.0)
[12/01 18:05:09   7616s] *** CDM Built up (cpu=0:00:17.4  real=0:00:02.0  mem= 5001.9M) ***
[12/01 18:05:09   7618s] *** Done Building Timing Graph (cpu=0:00:19.2 real=0:00:02.0 totSessionCpu=2:06:58 mem=5001.9M)
[12/01 18:05:09   7618s] Done building cte setup timing graph (fixHold) cpu=0:00:50.8 real=0:00:07.0 totSessionCpu=2:06:58 mem=5001.9M ***
[12/01 18:05:10   7620s] *info: category slack lower bound [L -1228.3] default
[12/01 18:05:10   7620s] *info: category slack lower bound [H -759.0] reg2reg 
[12/01 18:05:10   7620s] --------------------------------------------------- 
[12/01 18:05:10   7620s]    Setup Violation Summary with Target Slack (0.000 ns)
[12/01 18:05:10   7620s] --------------------------------------------------- 
[12/01 18:05:10   7620s]          WNS    reg2regWNS
[12/01 18:05:10   7620s]    -1.228 ns     -0.759 ns
[12/01 18:05:10   7620s] --------------------------------------------------- 
[12/01 18:05:10   7620s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/01 18:05:10   7620s] 
[12/01 18:05:10   7620s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/01 18:05:10   7620s] Summary for sequential cells identification: 
[12/01 18:05:10   7620s]   Identified SBFF number: 4
[12/01 18:05:10   7620s]   Identified MBFF number: 0
[12/01 18:05:10   7620s]   Identified SB Latch number: 0
[12/01 18:05:10   7620s]   Identified MB Latch number: 0
[12/01 18:05:10   7620s]   Not identified SBFF number: 0
[12/01 18:05:10   7620s]   Not identified MBFF number: 0
[12/01 18:05:10   7620s]   Not identified SB Latch number: 0
[12/01 18:05:10   7620s]   Not identified MB Latch number: 0
[12/01 18:05:10   7620s]   Number of sequential cells which are not FFs: 0
[12/01 18:05:10   7620s]  Visiting view : wc
[12/01 18:05:10   7620s]    : PowerDomain = none : Weighted F : unweighted  = 40.90 (1.000) with rcCorner = 0
[12/01 18:05:10   7620s]    : PowerDomain = none : Weighted F : unweighted  = 38.70 (1.000) with rcCorner = -1
[12/01 18:05:10   7620s]  Visiting view : bc
[12/01 18:05:10   7620s]    : PowerDomain = none : Weighted F : unweighted  = 22.20 (1.000) with rcCorner = 1
[12/01 18:05:10   7620s]    : PowerDomain = none : Weighted F : unweighted  = 19.20 (1.000) with rcCorner = -1
[12/01 18:05:10   7620s] TLC MultiMap info (StdDelay):
[12/01 18:05:10   7620s]   : bc + bc + 1 + no RcCorner := 19.2ps
[12/01 18:05:10   7620s]   : bc + bc + 1 + bc := 22.2ps
[12/01 18:05:10   7620s]   : wc + wc + 1 + no RcCorner := 38.7ps
[12/01 18:05:10   7620s]   : wc + wc + 1 + wc := 40.9ps
[12/01 18:05:10   7620s]  Setting StdDelay to: 40.9ps
[12/01 18:05:10   7620s] 
[12/01 18:05:10   7620s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/01 18:05:10   7620s] 
[12/01 18:05:10   7620s] TimeStamp Deleting Cell Server Begin ...
[12/01 18:05:10   7620s] 
[12/01 18:05:10   7620s] TimeStamp Deleting Cell Server End ...
[12/01 18:05:10   7620s] 
[12/01 18:05:10   7620s] Creating Lib Analyzer ...
[12/01 18:05:10   7620s] 
[12/01 18:05:10   7620s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/01 18:05:10   7620s] Summary for sequential cells identification: 
[12/01 18:05:10   7620s]   Identified SBFF number: 4
[12/01 18:05:10   7620s]   Identified MBFF number: 0
[12/01 18:05:10   7620s]   Identified SB Latch number: 0
[12/01 18:05:10   7620s]   Identified MB Latch number: 0
[12/01 18:05:10   7620s]   Not identified SBFF number: 0
[12/01 18:05:10   7620s]   Not identified MBFF number: 0
[12/01 18:05:10   7620s]   Not identified SB Latch number: 0
[12/01 18:05:10   7620s]   Not identified MB Latch number: 0
[12/01 18:05:10   7620s]   Number of sequential cells which are not FFs: 0
[12/01 18:05:10   7620s]  Visiting view : wc
[12/01 18:05:10   7620s]    : PowerDomain = none : Weighted F : unweighted  = 40.90 (1.000) with rcCorner = 0
[12/01 18:05:10   7620s]    : PowerDomain = none : Weighted F : unweighted  = 38.70 (1.000) with rcCorner = -1
[12/01 18:05:10   7620s]  Visiting view : bc
[12/01 18:05:10   7620s]    : PowerDomain = none : Weighted F : unweighted  = 22.20 (1.000) with rcCorner = 1
[12/01 18:05:10   7620s]    : PowerDomain = none : Weighted F : unweighted  = 19.20 (1.000) with rcCorner = -1
[12/01 18:05:10   7620s] TLC MultiMap info (StdDelay):
[12/01 18:05:10   7620s]   : bc + bc + 1 + no RcCorner := 19.2ps
[12/01 18:05:10   7620s]   : bc + bc + 1 + bc := 22.2ps
[12/01 18:05:10   7620s]   : wc + wc + 1 + no RcCorner := 38.7ps
[12/01 18:05:10   7620s]   : wc + wc + 1 + wc := 40.9ps
[12/01 18:05:10   7620s]  Setting StdDelay to: 40.9ps
[12/01 18:05:10   7620s] 
[12/01 18:05:10   7620s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/01 18:05:10   7620s] Total number of usable buffers from Lib Analyzer: 1 ( BUFX1)
[12/01 18:05:10   7620s] Total number of usable inverters from Lib Analyzer: 6 ( INVX2 INVX1 INVX4 INVX8 INVX16 INVX32)
[12/01 18:05:10   7620s] Total number of usable delay cells from Lib Analyzer: 0 ()
[12/01 18:05:10   7620s] 
[12/01 18:05:10   7620s] {RT wc 0 6 6 {5 0} 1}
[12/01 18:05:10   7620s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=2:07:01 mem=5033.9M
[12/01 18:05:10   7620s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=2:07:01 mem=5033.9M
[12/01 18:05:10   7620s] Creating Lib Analyzer, finished. 
[12/01 18:05:10   7620s] 
[12/01 18:05:10   7620s] *Info: minBufDelay = 113.9 ps, libStdDelay = 40.9 ps, minBufSize = 43904000 (5.0)
[12/01 18:05:10   7620s] *Info: worst delay setup view: wc
[12/01 18:05:10   7620s] Footprint list for hold buffering (delay unit: ps)
[12/01 18:05:10   7620s] =================================================================
[12/01 18:05:10   7620s] *Info:  holdDelay delayRatio delaySens IGArea drvRes cellname(iterm,oterm)
[12/01 18:05:10   7620s] ------------------------------------------------------------------
[12/01 18:05:10   7620s] *Info:       49.4       2.31    103.28    5.0 103.27 BUFX1 (A,Z)
[12/01 18:05:10   7620s] =================================================================
[12/01 18:05:10   7620s] Hold Timer stdDelay = 40.9ps
[12/01 18:05:10   7620s]  Visiting view : bc
[12/01 18:05:10   7620s]    : PowerDomain = none : Weighted F : unweighted  = 22.20 (1.000) with rcCorner = 1
[12/01 18:05:10   7620s]    : PowerDomain = none : Weighted F : unweighted  = 19.20 (1.000) with rcCorner = -1
[12/01 18:05:10   7620s] Hold Timer stdDelay = 22.2ps (bc)
[12/01 18:05:10   7620s] OPERPROF: Starting spInitSiteArr at level 1, MEM:5033.9M
[12/01 18:05:11   7620s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.046, REAL:0.040, MEM:5289.9M
[12/01 18:05:11   7622s] 
------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 wc
Hold views included:
 bc

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.228  | -0.759  | -1.228  |
|           TNS (ns):| -1113.4 |-480.814 | -1063.5 |
|    Violating Paths:|  1992   |  1801   |  1794   |
|          All Paths:|  2101   |  2083   |  2099   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.091  |  0.172  |  0.091  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2101   |  2083   |  2099   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      6 (6)       |   -0.299   |      6 (6)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 92.993%
Routing Overflow: 0.42% H and 0.15% V
------------------------------------------------------------------
**optDesign ... cpu = 1:02:57, real = 0:07:56, mem = 2835.6M, totSessionCpu=2:07:03 **
[12/01 18:05:11   7622s] *** BuildHoldData #1 [finish] : cpu/real = 0:00:55.5/0:00:09.2 (6.0), totSession cpu/real = 2:07:02.9/1:40:40.9 (1.3), mem = 4309.4M
[12/01 18:05:11   7622s] 
[12/01 18:05:11   7622s] =============================================================================================
[12/01 18:05:11   7622s]  Step TAT Report for BuildHoldData #1                                           20.15-s105_1
[12/01 18:05:11   7622s] =============================================================================================
[12/01 18:05:11   7622s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/01 18:05:11   7622s] ---------------------------------------------------------------------------------------------
[12/01 18:05:11   7622s] [ ViewPruning            ]      7   0:00:00.9  (   9.7 % )     0:00:00.9 /  0:00:02.1    2.4
[12/01 18:05:11   7622s] [ TimingUpdate           ]      4   0:00:00.3  (   3.1 % )     0:00:03.9 /  0:00:38.7    9.9
[12/01 18:05:11   7622s] [ FullDelayCalc          ]      2   0:00:03.6  (  39.5 % )     0:00:03.6 /  0:00:35.2    9.7
[12/01 18:05:11   7622s] [ OptSummaryReport       ]      1   0:00:00.2  (   1.9 % )     0:00:00.7 /  0:00:02.2    3.1
[12/01 18:05:11   7622s] [ TimingReport           ]      2   0:00:00.2  (   2.0 % )     0:00:00.2 /  0:00:00.4    2.2
[12/01 18:05:11   7622s] [ DrvReport              ]      1   0:00:00.6  (   6.0 % )     0:00:00.6 /  0:00:02.0    3.7
[12/01 18:05:11   7622s] [ SlackTraversorInit     ]      3   0:00:01.3  (  14.0 % )     0:00:01.3 /  0:00:02.5    1.9
[12/01 18:05:11   7622s] [ CellServerInit         ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 18:05:11   7622s] [ LibAnalyzerInit        ]      1   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    1.0
[12/01 18:05:11   7622s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 18:05:11   7622s] [ HoldTimerInit          ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 18:05:11   7622s] [ HoldTimerNodeList      ]      1   0:00:00.8  (   8.6 % )     0:00:00.8 /  0:00:00.8    1.0
[12/01 18:05:11   7622s] [ HoldTimerRestoreData   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 18:05:11   7622s] [ HoldInitFootPrintList  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 18:05:11   7622s] [ MISC                   ]          0:00:01.3  (  14.2 % )     0:00:01.3 /  0:00:08.7    6.6
[12/01 18:05:11   7622s] ---------------------------------------------------------------------------------------------
[12/01 18:05:11   7622s]  BuildHoldData #1 TOTAL             0:00:09.2  ( 100.0 % )     0:00:09.2 /  0:00:55.5    6.0
[12/01 18:05:11   7622s] ---------------------------------------------------------------------------------------------
[12/01 18:05:11   7622s] 
[12/01 18:05:11   7622s] *** HoldOpt #1 [begin] : totSession cpu/real = 2:07:02.9/1:40:40.9 (1.3), mem = 4309.4M
[12/01 18:05:11   7622s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3859460.24
[12/01 18:05:11   7622s] ### Creating LA Mngr. totSessionCpu=2:07:03 mem=4309.4M
[12/01 18:05:11   7622s] ### Creating LA Mngr, finished. totSessionCpu=2:07:03 mem=4309.4M
[12/01 18:05:11   7622s] GigaOpt Hold fixing search radius: 40 5 125 (stdCellHgt 7840 dbu)
[12/01 18:05:11   7622s] *info: Run optDesign holdfix with 16 threads.
[12/01 18:05:11   7623s] Info: 141 nets with fixed/cover wires excluded.
[12/01 18:05:11   7623s] Info: 227 clock nets excluded from IPO operation.
[12/01 18:05:12   7623s] --------------------------------------------------- 
[12/01 18:05:12   7623s]    Hold Timing Summary  - Initial 
[12/01 18:05:12   7623s] --------------------------------------------------- 
[12/01 18:05:12   7623s]  Target slack:       0.0000 ns
[12/01 18:05:12   7623s]  View: bc 
[12/01 18:05:12   7623s]    WNS:       0.0914
[12/01 18:05:12   7623s]    TNS:       0.0000
[12/01 18:05:12   7623s]    VP :            0
[12/01 18:05:12   7623s]    Worst hold path end point: CHIP_FSM/busy_reg/RESETB 
[12/01 18:05:12   7623s] --------------------------------------------------- 
[12/01 18:05:12   7623s] *** Hold timing is met. Hold fixing is not needed 
[12/01 18:05:12   7623s] **INFO: total 0 insts, 0 nets marked don't touch
[12/01 18:05:12   7623s] **INFO: total 0 insts, 0 nets marked don't touch DB property
[12/01 18:05:12   7623s] **INFO: total 0 insts, 0 nets unmarked don't touch

[12/01 18:05:12   7623s] 
[12/01 18:05:12   7623s] Capturing REF for hold ...
[12/01 18:05:12   7623s]    Hold Timing Snapshot: (REF)
[12/01 18:05:12   7623s]              All PG WNS: 0.000
[12/01 18:05:12   7623s]              All PG TNS: 0.000
[12/01 18:05:12   7623s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3859460.24
[12/01 18:05:12   7623s] *** HoldOpt #1 [finish] : cpu/real = 0:00:00.5/0:00:00.6 (1.0), totSession cpu/real = 2:07:03.5/1:40:41.4 (1.3), mem = 4309.4M
[12/01 18:05:12   7623s] 
[12/01 18:05:12   7623s] =============================================================================================
[12/01 18:05:12   7623s]  Step TAT Report for HoldOpt #1                                                 20.15-s105_1
[12/01 18:05:12   7623s] =============================================================================================
[12/01 18:05:12   7623s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/01 18:05:12   7623s] ---------------------------------------------------------------------------------------------
[12/01 18:05:12   7623s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 18:05:12   7623s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 18:05:12   7623s] [ MISC                   ]          0:00:00.6  ( 100.0 % )     0:00:00.6 /  0:00:00.5    1.0
[12/01 18:05:12   7623s] ---------------------------------------------------------------------------------------------
[12/01 18:05:12   7623s]  HoldOpt #1 TOTAL                   0:00:00.6  ( 100.0 % )     0:00:00.6 /  0:00:00.5    1.0
[12/01 18:05:12   7623s] ---------------------------------------------------------------------------------------------
[12/01 18:05:12   7623s] 
[12/01 18:05:12   7623s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 16 threads.
[12/01 18:05:12   7623s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 18:05:12   7623s] 
[12/01 18:05:12   7623s] Active setup views:
[12/01 18:05:12   7623s]  wc
[12/01 18:05:12   7623s]   Dominating endpoints: 0
[12/01 18:05:12   7623s]   Dominating TNS: -0.000
[12/01 18:05:12   7623s] 
[12/01 18:05:12   7624s] [PSP]    Started Early Global Route kernel ( Curr Mem: 4309.44 MB )
[12/01 18:05:12   7624s] (I)       Started Import and model ( Curr Mem: 4309.44 MB )
[12/01 18:05:12   7624s] (I)       Started Create place DB ( Curr Mem: 4309.44 MB )
[12/01 18:05:12   7624s] (I)       Started Import place data ( Curr Mem: 4309.44 MB )
[12/01 18:05:12   7624s] (I)       Started Read instances and placement ( Curr Mem: 4309.44 MB )
[12/01 18:05:12   7624s] (I)       Finished Read instances and placement ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 4375.31 MB )
[12/01 18:05:12   7624s] (I)       Started Read nets ( Curr Mem: 4375.31 MB )
[12/01 18:05:13   7624s] (I)       Finished Read nets ( CPU: 0.23 sec, Real: 0.23 sec, Curr Mem: 4421.31 MB )
[12/01 18:05:13   7624s] (I)       Finished Import place data ( CPU: 0.33 sec, Real: 0.33 sec, Curr Mem: 4421.31 MB )
[12/01 18:05:13   7624s] (I)       Finished Create place DB ( CPU: 0.33 sec, Real: 0.33 sec, Curr Mem: 4421.31 MB )
[12/01 18:05:13   7624s] (I)       Started Create route DB ( Curr Mem: 4421.31 MB )
[12/01 18:05:13   7624s] (I)       == Non-default Options ==
[12/01 18:05:13   7624s] (I)       Build term to term wires                           : false
[12/01 18:05:13   7624s] (I)       Maximum routing layer                              : 6
[12/01 18:05:13   7624s] (I)       Number of threads                                  : 16
[12/01 18:05:13   7624s] (I)       Method to set GCell size                           : row
[12/01 18:05:13   7624s] (I)       Counted 3079 PG shapes. We will not process PG shapes layer by layer.
[12/01 18:05:13   7624s] (I)       Started Import route data (16T) ( Curr Mem: 4421.31 MB )
[12/01 18:05:13   7624s] (I)       ============== Pin Summary ==============
[12/01 18:05:13   7624s] (I)       +-------+--------+---------+------------+
[12/01 18:05:13   7624s] (I)       | Layer | # pins | % total |      Group |
[12/01 18:05:13   7624s] (I)       +-------+--------+---------+------------+
[12/01 18:05:13   7624s] (I)       |     1 | 371276 |   99.97 |        Pin |
[12/01 18:05:13   7624s] (I)       |     2 |     86 |    0.02 | Pin access |
[12/01 18:05:13   7624s] (I)       |     3 |     11 |    0.00 | Pin access |
[12/01 18:05:13   7624s] (I)       |     4 |      1 |    0.00 |      Upper |
[12/01 18:05:13   7624s] (I)       |     5 |      1 |    0.00 |      Upper |
[12/01 18:05:13   7624s] (I)       |     6 |      0 |    0.00 |      Upper |
[12/01 18:05:13   7624s] (I)       +-------+--------+---------+------------+
[12/01 18:05:13   7624s] (I)       Use row-based GCell size
[12/01 18:05:13   7624s] (I)       Use row-based GCell align
[12/01 18:05:13   7624s] (I)       GCell unit size   : 7840
[12/01 18:05:13   7624s] (I)       GCell multiplier  : 1
[12/01 18:05:13   7624s] (I)       GCell row height  : 7840
[12/01 18:05:13   7624s] (I)       Actual row height : 7840
[12/01 18:05:13   7624s] (I)       GCell align ref   : 40320 40320
[12/01 18:05:13   7624s] [NR-eGR] Track table information for default rule: 
[12/01 18:05:13   7624s] [NR-eGR] METAL1 has no routable track
[12/01 18:05:13   7624s] [NR-eGR] METAL2 has single uniform track structure
[12/01 18:05:13   7624s] [NR-eGR] METAL3 has single uniform track structure
[12/01 18:05:13   7624s] [NR-eGR] METAL4 has single uniform track structure
[12/01 18:05:13   7624s] [NR-eGR] METAL5 has single uniform track structure
[12/01 18:05:13   7624s] [NR-eGR] METAL6 has single uniform track structure
[12/01 18:05:13   7624s] (I)       ============== Default via ===============
[12/01 18:05:13   7624s] (I)       +---+------------------+-----------------+
[12/01 18:05:13   7624s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut |
[12/01 18:05:13   7624s] (I)       +---+------------------+-----------------+
[12/01 18:05:13   7624s] (I)       | 1 |    4  VIA12_VV   |    4  VIA12_VV  |
[12/01 18:05:13   7624s] (I)       | 2 |    5  VIA2       |    5  VIA2      |
[12/01 18:05:13   7624s] (I)       | 3 |    8  VIA3       |    8  VIA3      |
[12/01 18:05:13   7624s] (I)       | 4 |   11  VIA4       |   11  VIA4      |
[12/01 18:05:13   7624s] (I)       | 5 |   14  VIA5       |   14  VIA5      |
[12/01 18:05:13   7624s] (I)       +---+------------------+-----------------+
[12/01 18:05:13   7624s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 4421.31 MB )
[12/01 18:05:13   7624s] (I)       Started Read routing blockages ( Curr Mem: 4421.31 MB )
[12/01 18:05:13   7624s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4421.31 MB )
[12/01 18:05:13   7624s] (I)       Started Read instance blockages ( Curr Mem: 4421.31 MB )
[12/01 18:05:13   7624s] (I)       Finished Read instance blockages ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 4421.31 MB )
[12/01 18:05:13   7624s] (I)       Started Read PG blockages ( Curr Mem: 4421.31 MB )
[12/01 18:05:13   7624s] [NR-eGR] Read 3434 PG shapes
[12/01 18:05:13   7624s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4421.31 MB )
[12/01 18:05:13   7624s] (I)       Started Read boundary cut boxes ( Curr Mem: 4421.31 MB )
[12/01 18:05:13   7624s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4421.31 MB )
[12/01 18:05:13   7624s] [NR-eGR] #Routing Blockages  : 0
[12/01 18:05:13   7624s] [NR-eGR] #Instance Blockages : 7023
[12/01 18:05:13   7624s] [NR-eGR] #PG Blockages       : 3434
[12/01 18:05:13   7624s] [NR-eGR] #Halo Blockages     : 0
[12/01 18:05:13   7624s] [NR-eGR] #Boundary Blockages : 0
[12/01 18:05:13   7624s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 4421.31 MB )
[12/01 18:05:13   7624s] (I)       Started Read blackboxes ( Curr Mem: 4421.31 MB )
[12/01 18:05:13   7624s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/01 18:05:13   7624s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4421.31 MB )
[12/01 18:05:13   7624s] (I)       Started Read prerouted ( Curr Mem: 4421.31 MB )
[12/01 18:05:13   7624s] [NR-eGR] Num Prerouted Nets = 141  Num Prerouted Wires = 8063
[12/01 18:05:13   7624s] (I)       Finished Read prerouted ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 4421.31 MB )
[12/01 18:05:13   7624s] (I)       Started Read unlegalized nets ( Curr Mem: 4421.31 MB )
[12/01 18:05:13   7624s] (I)       Finished Read unlegalized nets ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 4421.31 MB )
[12/01 18:05:13   7624s] (I)       Started Read nets ( Curr Mem: 4421.31 MB )
[12/01 18:05:13   7624s] [NR-eGR] Read numTotalNets=134263  numIgnoredNets=141
[12/01 18:05:13   7624s] (I)       Finished Read nets ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 4453.04 MB )
[12/01 18:05:13   7624s] (I)       Started Set up via pillars ( Curr Mem: 4453.04 MB )
[12/01 18:05:13   7624s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4453.04 MB )
[12/01 18:05:13   7624s] (I)       early_global_route_priority property id does not exist.
[12/01 18:05:13   7624s] (I)       Started Initialize 3D grid graph ( Curr Mem: 4453.04 MB )
[12/01 18:05:13   7624s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4453.04 MB )
[12/01 18:05:13   7624s] (I)       Model blockages into capacity
[12/01 18:05:13   7624s] (I)       Read Num Blocks=10457  Num Prerouted Wires=8063  Num CS=0
[12/01 18:05:13   7624s] (I)       Started Initialize 3D capacity ( Curr Mem: 4453.04 MB )
[12/01 18:05:13   7624s] (I)       Layer 1 (V) : #blockages 8379 : #preroutes 2950
[12/01 18:05:13   7624s] (I)       Layer 2 (H) : #blockages 1356 : #preroutes 4357
[12/01 18:05:13   7624s] (I)       Layer 3 (V) : #blockages 702 : #preroutes 727
[12/01 18:05:13   7624s] (I)       Layer 4 (H) : #blockages 20 : #preroutes 29
[12/01 18:05:13   7624s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[12/01 18:05:13   7624s] (I)       Finished Initialize 3D capacity ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 4453.04 MB )
[12/01 18:05:13   7624s] (I)       -- layer congestion ratio --
[12/01 18:05:13   7624s] (I)       Layer 1 : 0.100000
[12/01 18:05:13   7624s] (I)       Layer 2 : 0.700000
[12/01 18:05:13   7624s] (I)       Layer 3 : 0.700000
[12/01 18:05:13   7624s] (I)       Layer 4 : 0.700000
[12/01 18:05:13   7624s] (I)       Layer 5 : 0.700000
[12/01 18:05:13   7624s] (I)       Layer 6 : 0.700000
[12/01 18:05:13   7624s] (I)       ----------------------------
[12/01 18:05:13   7624s] (I)       Number of ignored nets                =    141
[12/01 18:05:13   7624s] (I)       Number of connected nets              =      0
[12/01 18:05:13   7624s] (I)       Number of fixed nets                  =    141.  Ignored: Yes
[12/01 18:05:13   7624s] (I)       Number of clock nets                  =    227.  Ignored: No
[12/01 18:05:13   7624s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/01 18:05:13   7624s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/01 18:05:13   7624s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/01 18:05:13   7624s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/01 18:05:13   7624s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/01 18:05:13   7624s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/01 18:05:13   7624s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/01 18:05:13   7624s] (I)       Finished Import route data (16T) ( CPU: 0.22 sec, Real: 0.22 sec, Curr Mem: 4453.04 MB )
[12/01 18:05:13   7624s] (I)       Finished Create route DB ( CPU: 0.22 sec, Real: 0.22 sec, Curr Mem: 4453.04 MB )
[12/01 18:05:13   7624s] (I)       Started Read aux data ( Curr Mem: 4453.04 MB )
[12/01 18:05:13   7624s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4453.04 MB )
[12/01 18:05:13   7624s] (I)       Started Others data preparation ( Curr Mem: 4453.04 MB )
[12/01 18:05:13   7624s] [NR-eGR] There are 86 clock nets ( 86 with NDR ).
[12/01 18:05:13   7624s] (I)       Finished Others data preparation ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4453.04 MB )
[12/01 18:05:13   7624s] (I)       Started Create route kernel ( Curr Mem: 4453.04 MB )
[12/01 18:05:13   7624s] (I)       Ndr track 0 does not exist
[12/01 18:05:13   7624s] (I)       Ndr track 0 does not exist
[12/01 18:05:13   7624s] (I)       ---------------------Grid Graph Info--------------------
[12/01 18:05:13   7624s] (I)       Routing area        : (0, 0) - (2738400, 2730560)
[12/01 18:05:13   7624s] (I)       Core area           : (40320, 40320) - (2698080, 2690240)
[12/01 18:05:13   7624s] (I)       Site width          :  1120  (dbu)
[12/01 18:05:13   7624s] (I)       Row height          :  7840  (dbu)
[12/01 18:05:13   7624s] (I)       GCell row height    :  7840  (dbu)
[12/01 18:05:13   7624s] (I)       GCell width         :  7840  (dbu)
[12/01 18:05:13   7624s] (I)       GCell height        :  7840  (dbu)
[12/01 18:05:13   7624s] (I)       Grid                :   350   349     6
[12/01 18:05:13   7624s] (I)       Layer numbers       :     1     2     3     4     5     6
[12/01 18:05:13   7624s] (I)       Vertical capacity   :     0  7840     0  7840     0  7840
[12/01 18:05:13   7624s] (I)       Horizontal capacity :     0     0  7840     0  7840     0
[12/01 18:05:13   7624s] (I)       Default wire width  :   460   560   560   560   560   880
[12/01 18:05:13   7624s] (I)       Default wire space  :   460   560   560   560   560   920
[12/01 18:05:13   7624s] (I)       Default wire pitch  :   920  1120  1120  1120  1120  1800
[12/01 18:05:13   7624s] (I)       Default pitch size  :   920  1120  1120  1120  1120  2240
[12/01 18:05:13   7624s] (I)       First track coord   :     0   560   560   560   560  2800
[12/01 18:05:13   7624s] (I)       Num tracks per GCell:  8.52  7.00  7.00  7.00  7.00  3.50
[12/01 18:05:13   7624s] (I)       Total num of tracks :     0  2445  2438  2445  2438  1222
[12/01 18:05:13   7624s] (I)       Num of masks        :     1     1     1     1     1     1
[12/01 18:05:13   7624s] (I)       Num of trim masks   :     0     0     0     0     0     0
[12/01 18:05:13   7624s] (I)       --------------------------------------------------------
[12/01 18:05:13   7624s] 
[12/01 18:05:13   7624s] [NR-eGR] ============ Routing rule table ============
[12/01 18:05:13   7624s] [NR-eGR] Rule id: 0  Nets: 134036 
[12/01 18:05:13   7624s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/01 18:05:13   7624s] (I)       Pitch:  L1=920  L2=1120  L3=1120  L4=1120  L5=1120  L6=2240
[12/01 18:05:13   7624s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/01 18:05:13   7624s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/01 18:05:13   7624s] [NR-eGR] Rule id: 1  Nets: 86 
[12/01 18:05:13   7624s] (I)       ID:1  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[12/01 18:05:13   7624s] (I)       Pitch:  L1=1840  L2=2240  L3=2240  L4=2240  L5=2240  L6=3600
[12/01 18:05:13   7624s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2
[12/01 18:05:13   7624s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/01 18:05:13   7624s] [NR-eGR] ========================================
[12/01 18:05:13   7624s] [NR-eGR] 
[12/01 18:05:13   7624s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/01 18:05:13   7624s] (I)       blocked tracks on layer2 : = 93671 / 853305 (10.98%)
[12/01 18:05:13   7624s] (I)       blocked tracks on layer3 : = 3392 / 853300 (0.40%)
[12/01 18:05:13   7624s] (I)       blocked tracks on layer4 : = 17992 / 853305 (2.11%)
[12/01 18:05:13   7624s] (I)       blocked tracks on layer5 : = 11104 / 853300 (1.30%)
[12/01 18:05:13   7624s] (I)       blocked tracks on layer6 : = 0 / 426478 (0.00%)
[12/01 18:05:13   7624s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4453.04 MB )
[12/01 18:05:13   7624s] (I)       Finished Import and model ( CPU: 0.57 sec, Real: 0.57 sec, Curr Mem: 4453.04 MB )
[12/01 18:05:13   7624s] (I)       Reset routing kernel
[12/01 18:05:13   7624s] (I)       Started Global Routing ( Curr Mem: 4453.04 MB )
[12/01 18:05:13   7624s] (I)       Started Initialization ( Curr Mem: 4453.04 MB )
[12/01 18:05:13   7624s] (I)       totalPins=369011  totalGlobalPin=335763 (90.99%)
[12/01 18:05:13   7624s] (I)       Finished Initialization ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 4453.04 MB )
[12/01 18:05:13   7624s] (I)       Started Net group 1 ( Curr Mem: 4453.04 MB )
[12/01 18:05:13   7624s] (I)       Started Generate topology (16T) ( Curr Mem: 4453.04 MB )
[12/01 18:05:13   7624s] (I)       Finished Generate topology (16T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4454.52 MB )
[12/01 18:05:13   7624s] (I)       total 2D Cap : 1268698 = (842220 H, 426478 V)
[12/01 18:05:13   7624s] [NR-eGR] Layer group 1: route 118 net(s) in layer range [5, 6]
[12/01 18:05:13   7624s] (I)       
[12/01 18:05:13   7624s] (I)       ============  Phase 1a Route ============
[12/01 18:05:13   7624s] (I)       Started Phase 1a ( Curr Mem: 4454.52 MB )
[12/01 18:05:13   7624s] (I)       Started Pattern routing (16T) ( Curr Mem: 4454.52 MB )
[12/01 18:05:13   7624s] (I)       Finished Pattern routing (16T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4454.52 MB )
[12/01 18:05:13   7624s] (I)       Usage: 6064 = (2013 H, 4051 V) = (0.24% H, 0.95% V) = (7.891e+03um H, 1.588e+04um V)
[12/01 18:05:13   7624s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 4454.52 MB )
[12/01 18:05:13   7624s] (I)       
[12/01 18:05:13   7624s] (I)       ============  Phase 1b Route ============
[12/01 18:05:13   7624s] (I)       Started Phase 1b ( Curr Mem: 4454.52 MB )
[12/01 18:05:13   7624s] (I)       Usage: 6064 = (2013 H, 4051 V) = (0.24% H, 0.95% V) = (7.891e+03um H, 1.588e+04um V)
[12/01 18:05:13   7624s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.377088e+04um
[12/01 18:05:13   7624s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4454.52 MB )
[12/01 18:05:13   7624s] (I)       
[12/01 18:05:13   7624s] (I)       ============  Phase 1c Route ============
[12/01 18:05:13   7624s] (I)       Started Phase 1c ( Curr Mem: 4454.52 MB )
[12/01 18:05:13   7624s] (I)       Usage: 6064 = (2013 H, 4051 V) = (0.24% H, 0.95% V) = (7.891e+03um H, 1.588e+04um V)
[12/01 18:05:13   7624s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4454.52 MB )
[12/01 18:05:13   7624s] (I)       
[12/01 18:05:13   7624s] (I)       ============  Phase 1d Route ============
[12/01 18:05:13   7624s] (I)       Started Phase 1d ( Curr Mem: 4454.52 MB )
[12/01 18:05:13   7624s] (I)       Usage: 6064 = (2013 H, 4051 V) = (0.24% H, 0.95% V) = (7.891e+03um H, 1.588e+04um V)
[12/01 18:05:13   7624s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4454.52 MB )
[12/01 18:05:13   7624s] (I)       
[12/01 18:05:13   7624s] (I)       ============  Phase 1e Route ============
[12/01 18:05:13   7624s] (I)       Started Phase 1e ( Curr Mem: 4454.52 MB )
[12/01 18:05:13   7624s] (I)       Started Route legalization ( Curr Mem: 4454.52 MB )
[12/01 18:05:13   7624s] (I)       Started Legalize Blockage Violations ( Curr Mem: 4454.52 MB )
[12/01 18:05:13   7624s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4454.52 MB )
[12/01 18:05:13   7624s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4454.52 MB )
[12/01 18:05:13   7624s] (I)       Usage: 6064 = (2013 H, 4051 V) = (0.24% H, 0.95% V) = (7.891e+03um H, 1.588e+04um V)
[12/01 18:05:13   7624s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.377088e+04um
[12/01 18:05:13   7624s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4454.52 MB )
[12/01 18:05:13   7624s] (I)       
[12/01 18:05:13   7624s] (I)       ============  Phase 1l Route ============
[12/01 18:05:13   7624s] (I)       Started Phase 1l ( Curr Mem: 4454.52 MB )
[12/01 18:05:13   7624s] (I)       Started Layer assignment (16T) ( Curr Mem: 4454.52 MB )
[12/01 18:05:13   7624s] (I)       Current Layer assignment (16T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4454.52 MB )
[12/01 18:05:13   7624s] (I)       Finished Layer assignment (16T) ( CPU: 0.12 sec, Real: 0.02 sec, Curr Mem: 4454.52 MB )
[12/01 18:05:13   7624s] (I)       Finished Phase 1l ( CPU: 0.12 sec, Real: 0.02 sec, Curr Mem: 4454.52 MB )
[12/01 18:05:13   7624s] (I)       Finished Net group 1 ( CPU: 0.13 sec, Real: 0.03 sec, Curr Mem: 4454.52 MB )
[12/01 18:05:13   7624s] (I)       Started Net group 2 ( Curr Mem: 4454.52 MB )
[12/01 18:05:13   7624s] (I)       Started Generate topology (16T) ( Curr Mem: 4454.52 MB )
[12/01 18:05:13   7624s] (I)       Finished Generate topology (16T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4454.52 MB )
[12/01 18:05:13   7624s] (I)       total 2D Cap : 1685261 = (849908 H, 835353 V)
[12/01 18:05:13   7624s] [NR-eGR] Layer group 2: route 86 net(s) in layer range [3, 4]
[12/01 18:05:13   7624s] (I)       
[12/01 18:05:13   7624s] (I)       ============  Phase 1a Route ============
[12/01 18:05:13   7624s] (I)       Started Phase 1a ( Curr Mem: 4454.52 MB )
[12/01 18:05:13   7624s] (I)       Started Pattern routing (16T) ( Curr Mem: 4454.52 MB )
[12/01 18:05:13   7624s] (I)       Finished Pattern routing (16T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4454.52 MB )
[12/01 18:05:13   7624s] (I)       Usage: 6211 = (2088 H, 4123 V) = (0.25% H, 0.49% V) = (8.185e+03um H, 1.616e+04um V)
[12/01 18:05:13   7624s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4454.52 MB )
[12/01 18:05:13   7624s] (I)       
[12/01 18:05:13   7624s] (I)       ============  Phase 1b Route ============
[12/01 18:05:13   7624s] (I)       Started Phase 1b ( Curr Mem: 4454.52 MB )
[12/01 18:05:13   7624s] (I)       Usage: 6211 = (2088 H, 4123 V) = (0.25% H, 0.49% V) = (8.185e+03um H, 1.616e+04um V)
[12/01 18:05:13   7624s] (I)       Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.434712e+04um
[12/01 18:05:13   7624s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4454.52 MB )
[12/01 18:05:13   7624s] (I)       
[12/01 18:05:13   7624s] (I)       ============  Phase 1c Route ============
[12/01 18:05:13   7624s] (I)       Started Phase 1c ( Curr Mem: 4454.52 MB )
[12/01 18:05:13   7624s] (I)       Usage: 6211 = (2088 H, 4123 V) = (0.25% H, 0.49% V) = (8.185e+03um H, 1.616e+04um V)
[12/01 18:05:13   7624s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4454.52 MB )
[12/01 18:05:13   7624s] (I)       
[12/01 18:05:13   7624s] (I)       ============  Phase 1d Route ============
[12/01 18:05:13   7624s] (I)       Started Phase 1d ( Curr Mem: 4454.52 MB )
[12/01 18:05:13   7624s] (I)       Usage: 6211 = (2088 H, 4123 V) = (0.25% H, 0.49% V) = (8.185e+03um H, 1.616e+04um V)
[12/01 18:05:13   7624s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4454.52 MB )
[12/01 18:05:13   7624s] (I)       
[12/01 18:05:13   7624s] (I)       ============  Phase 1e Route ============
[12/01 18:05:13   7624s] (I)       Started Phase 1e ( Curr Mem: 4454.52 MB )
[12/01 18:05:13   7624s] (I)       Started Route legalization ( Curr Mem: 4454.52 MB )
[12/01 18:05:13   7624s] (I)       Started Legalize Blockage Violations ( Curr Mem: 4454.52 MB )
[12/01 18:05:13   7624s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4454.52 MB )
[12/01 18:05:13   7624s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4454.52 MB )
[12/01 18:05:13   7624s] (I)       Usage: 6211 = (2088 H, 4123 V) = (0.25% H, 0.49% V) = (8.185e+03um H, 1.616e+04um V)
[12/01 18:05:13   7624s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.434712e+04um
[12/01 18:05:13   7624s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4454.52 MB )
[12/01 18:05:13   7624s] (I)       
[12/01 18:05:13   7624s] (I)       ============  Phase 1l Route ============
[12/01 18:05:13   7624s] (I)       Started Phase 1l ( Curr Mem: 4454.52 MB )
[12/01 18:05:13   7624s] (I)       Started Layer assignment (16T) ( Curr Mem: 4454.52 MB )
[12/01 18:05:13   7624s] (I)       Current Layer assignment (16T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4454.52 MB )
[12/01 18:05:13   7624s] (I)       Finished Layer assignment (16T) ( CPU: 0.11 sec, Real: 0.01 sec, Curr Mem: 4454.52 MB )
[12/01 18:05:13   7624s] (I)       Finished Phase 1l ( CPU: 0.11 sec, Real: 0.01 sec, Curr Mem: 4454.52 MB )
[12/01 18:05:13   7624s] (I)       Finished Net group 2 ( CPU: 0.12 sec, Real: 0.02 sec, Curr Mem: 4454.52 MB )
[12/01 18:05:13   7624s] (I)       Started Net group 3 ( Curr Mem: 4454.52 MB )
[12/01 18:05:13   7624s] (I)       Started Generate topology (16T) ( Curr Mem: 4454.52 MB )
[12/01 18:05:13   7624s] (I)       Finished Generate topology (16T) ( CPU: 0.07 sec, Real: 0.02 sec, Curr Mem: 4454.52 MB )
[12/01 18:05:13   7624s] (I)       total 2D Cap : 3739253 = (1692128 H, 2047125 V)
[12/01 18:05:13   7624s] [NR-eGR] Layer group 3: route 133918 net(s) in layer range [2, 6]
[12/01 18:05:13   7624s] (I)       
[12/01 18:05:13   7624s] (I)       ============  Phase 1a Route ============
[12/01 18:05:13   7624s] (I)       Started Phase 1a ( Curr Mem: 4454.52 MB )
[12/01 18:05:13   7624s] (I)       Started Pattern routing (16T) ( Curr Mem: 4454.52 MB )
[12/01 18:05:13   7625s] (I)       Finished Pattern routing (16T) ( CPU: 0.99 sec, Real: 0.18 sec, Curr Mem: 4498.52 MB )
[12/01 18:05:13   7625s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 4498.52 MB )
[12/01 18:05:13   7625s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/01 18:05:13   7625s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 4498.52 MB )
[12/01 18:05:13   7625s] (I)       Usage: 1100939 = (494630 H, 606309 V) = (29.23% H, 29.62% V) = (1.939e+06um H, 2.377e+06um V)
[12/01 18:05:13   7625s] (I)       Started Add via demand to 2D ( Curr Mem: 4498.52 MB )
[12/01 18:05:13   7626s] (I)       Finished Add via demand to 2D ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 4498.52 MB )
[12/01 18:05:13   7626s] (I)       Finished Phase 1a ( CPU: 1.07 sec, Real: 0.26 sec, Curr Mem: 4498.52 MB )
[12/01 18:05:13   7626s] (I)       
[12/01 18:05:13   7626s] (I)       ============  Phase 1b Route ============
[12/01 18:05:13   7626s] (I)       Started Phase 1b ( Curr Mem: 4498.52 MB )
[12/01 18:05:13   7626s] (I)       Started Monotonic routing (16T) ( Curr Mem: 4498.52 MB )
[12/01 18:05:13   7626s] (I)       Finished Monotonic routing (16T) ( CPU: 0.22 sec, Real: 0.09 sec, Curr Mem: 4498.52 MB )
[12/01 18:05:13   7626s] (I)       Usage: 1101477 = (494920 H, 606557 V) = (29.25% H, 29.63% V) = (1.940e+06um H, 2.378e+06um V)
[12/01 18:05:13   7626s] (I)       Overflow of layer group 3: 0.08% H + 0.12% V. EstWL: 4.317790e+06um
[12/01 18:05:13   7626s] (I)       Congestion metric : 0.08%H 0.12%V, 0.20%HV
[12/01 18:05:13   7626s] (I)       Congestion threshold : each 60.00, sum 90.00
[12/01 18:05:13   7626s] (I)       Finished Phase 1b ( CPU: 0.22 sec, Real: 0.09 sec, Curr Mem: 4498.52 MB )
[12/01 18:05:13   7626s] (I)       
[12/01 18:05:13   7626s] (I)       ============  Phase 1c Route ============
[12/01 18:05:13   7626s] (I)       Started Phase 1c ( Curr Mem: 4498.52 MB )
[12/01 18:05:13   7626s] (I)       Started Two level routing ( Curr Mem: 4498.52 MB )
[12/01 18:05:13   7626s] (I)       Level2 Grid: 70 x 70
[12/01 18:05:13   7626s] (I)       Started Two Level Routing ( Curr Mem: 4498.52 MB )
[12/01 18:05:13   7626s] (I)       Finished Two Level Routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 4498.52 MB )
[12/01 18:05:13   7626s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 4498.52 MB )
[12/01 18:05:13   7626s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4498.52 MB )
[12/01 18:05:13   7626s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4498.52 MB )
[12/01 18:05:13   7626s] (I)       Finished Two level routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 4498.52 MB )
[12/01 18:05:13   7626s] (I)       Usage: 1101477 = (494920 H, 606557 V) = (29.25% H, 29.63% V) = (1.940e+06um H, 2.378e+06um V)
[12/01 18:05:13   7626s] (I)       Finished Phase 1c ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 4498.52 MB )
[12/01 18:05:13   7626s] (I)       
[12/01 18:05:13   7626s] (I)       ============  Phase 1d Route ============
[12/01 18:05:13   7626s] (I)       Started Phase 1d ( Curr Mem: 4498.52 MB )
[12/01 18:05:13   7626s] (I)       Started Detoured routing ( Curr Mem: 4498.52 MB )
[12/01 18:05:13   7626s] (I)       Finished Detoured routing ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 4498.52 MB )
[12/01 18:05:13   7626s] (I)       Usage: 1101616 = (494982 H, 606634 V) = (29.25% H, 29.63% V) = (1.940e+06um H, 2.378e+06um V)
[12/01 18:05:13   7626s] (I)       Finished Phase 1d ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 4498.52 MB )
[12/01 18:05:13   7626s] (I)       
[12/01 18:05:13   7626s] (I)       ============  Phase 1e Route ============
[12/01 18:05:13   7626s] (I)       Started Phase 1e ( Curr Mem: 4498.52 MB )
[12/01 18:05:13   7626s] (I)       Started Route legalization ( Curr Mem: 4498.52 MB )
[12/01 18:05:13   7626s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4498.52 MB )
[12/01 18:05:13   7626s] (I)       Usage: 1101616 = (494982 H, 606634 V) = (29.25% H, 29.63% V) = (1.940e+06um H, 2.378e+06um V)
[12/01 18:05:13   7626s] [NR-eGR] Early Global Route overflow of layer group 3: 0.05% H + 0.08% V. EstWL: 4.318335e+06um
[12/01 18:05:13   7626s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4498.52 MB )
[12/01 18:05:13   7626s] (I)       
[12/01 18:05:13   7626s] (I)       ============  Phase 1l Route ============
[12/01 18:05:13   7626s] (I)       Started Phase 1l ( Curr Mem: 4498.52 MB )
[12/01 18:05:13   7626s] (I)       Started Layer assignment (16T) ( Curr Mem: 4498.52 MB )
[12/01 18:05:13   7626s] (I)       Current Layer assignment (16T) [Initialization] ( CPU: 0.12 sec, Real: 0.13 sec, Curr Mem: 4498.52 MB )
[12/01 18:05:14   7627s] (I)       Finished Layer assignment (16T) ( CPU: 1.18 sec, Real: 0.23 sec, Curr Mem: 4498.52 MB )
[12/01 18:05:14   7627s] (I)       Finished Phase 1l ( CPU: 1.18 sec, Real: 0.24 sec, Curr Mem: 4498.52 MB )
[12/01 18:05:14   7627s] (I)       Finished Net group 3 ( CPU: 2.64 sec, Real: 0.70 sec, Curr Mem: 4498.52 MB )
[12/01 18:05:14   7627s] (I)       Started Clean cong LA ( Curr Mem: 4498.52 MB )
[12/01 18:05:14   7627s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4498.52 MB )
[12/01 18:05:14   7627s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[12/01 18:05:14   7627s] (I)       Layer  2:     792111    398124      1930       19502      833098    ( 2.29%) 
[12/01 18:05:14   7627s] (I)       Layer  3:     848631    340738       476           0      852607    ( 0.00%) 
[12/01 18:05:14   7627s] (I)       Layer  4:     832927    344886       986        9632      842968    ( 1.13%) 
[12/01 18:05:14   7627s] (I)       Layer  5:     839794    265246      1922        9660      842947    ( 1.13%) 
[12/01 18:05:14   7627s] (I)       Layer  6:     425256    129906        77           0      426300    ( 0.00%) 
[12/01 18:05:14   7627s] (I)       Total:       3738719   1478900      5391       38794     3797920    ( 1.01%) 
[12/01 18:05:14   7627s] (I)       
[12/01 18:05:14   7627s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/01 18:05:14   7627s] [NR-eGR]                        OverCon           OverCon           OverCon            
[12/01 18:05:14   7627s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[12/01 18:05:14   7627s] [NR-eGR]       Layer              (1-4)             (5-8)            (9-10)    OverCon 
[12/01 18:05:14   7627s] [NR-eGR] --------------------------------------------------------------------------------
[12/01 18:05:14   7627s] [NR-eGR]  METAL1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/01 18:05:14   7627s] [NR-eGR]  METAL2  (2)      1719( 1.44%)         1( 0.00%)         0( 0.00%)   ( 1.45%) 
[12/01 18:05:14   7627s] [NR-eGR]  METAL3  (3)       405( 0.33%)         0( 0.00%)         0( 0.00%)   ( 0.33%) 
[12/01 18:05:14   7627s] [NR-eGR]  METAL4  (4)       840( 0.70%)         0( 0.00%)         0( 0.00%)   ( 0.70%) 
[12/01 18:05:14   7627s] [NR-eGR]  METAL5  (5)      1090( 0.91%)        34( 0.03%)         1( 0.00%)   ( 0.93%) 
[12/01 18:05:14   7627s] [NR-eGR]  METAL6  (6)        75( 0.06%)         0( 0.00%)         0( 0.00%)   ( 0.06%) 
[12/01 18:05:14   7627s] [NR-eGR] --------------------------------------------------------------------------------
[12/01 18:05:14   7627s] [NR-eGR] Total             4129( 0.68%)        35( 0.01%)         1( 0.00%)   ( 0.69%) 
[12/01 18:05:14   7627s] [NR-eGR] 
[12/01 18:05:14   7627s] (I)       Finished Global Routing ( CPU: 2.93 sec, Real: 0.78 sec, Curr Mem: 4498.52 MB )
[12/01 18:05:14   7627s] (I)       Started Export 3D cong map ( Curr Mem: 4498.52 MB )
[12/01 18:05:14   7627s] (I)       total 2D Cap : 3751297 = (1694180 H, 2057117 V)
[12/01 18:05:14   7627s] (I)       Started Export 2D cong map ( Curr Mem: 4498.52 MB )
[12/01 18:05:14   7627s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.34% H + 0.11% V
[12/01 18:05:14   7627s] [NR-eGR] Overflow after Early Global Route 0.45% H + 0.12% V
[12/01 18:05:14   7627s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4498.52 MB )
[12/01 18:05:14   7627s] (I)       Finished Export 3D cong map ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4498.52 MB )
[12/01 18:05:14   7627s] [NR-eGR] Finished Early Global Route kernel ( CPU: 3.52 sec, Real: 1.37 sec, Curr Mem: 4498.52 MB )
[12/01 18:05:14   7627s] OPERPROF: Starting HotSpotCal at level 1, MEM:4498.5M
[12/01 18:05:14   7627s] [hotspot] +------------+---------------+---------------+
[12/01 18:05:14   7627s] [hotspot] |            |   max hotspot | total hotspot |
[12/01 18:05:14   7627s] [hotspot] +------------+---------------+---------------+
[12/01 18:05:14   7627s] [hotspot] | normalized |          0.26 |          1.05 |
[12/01 18:05:14   7627s] [hotspot] +------------+---------------+---------------+
[12/01 18:05:14   7627s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.26, normalized total congestion hotspot area = 1.05 (area is in unit of 4 std-cell row bins)
[12/01 18:05:14   7627s] [hotspot] max/total 0.26/1.05, big hotspot (>10) total 0.00
[12/01 18:05:14   7627s] [hotspot] top 4 congestion hotspot bounding boxes and scores of normalized hotspot
[12/01 18:05:14   7627s] [hotspot] +-----+-------------------------------------+---------------+
[12/01 18:05:14   7627s] [hotspot] | top |            hotspot bbox             | hotspot score |
[12/01 18:05:14   7627s] [hotspot] +-----+-------------------------------------+---------------+
[12/01 18:05:14   7627s] [hotspot] |  1  |   659.12   314.16   721.84   376.88 |        0.26   |
[12/01 18:05:14   7627s] [hotspot] +-----+-------------------------------------+---------------+
[12/01 18:05:14   7627s] [hotspot] |  2  |   815.92   565.04   878.64   627.76 |        0.26   |
[12/01 18:05:14   7627s] [hotspot] +-----+-------------------------------------+---------------+
[12/01 18:05:14   7627s] [hotspot] |  3  |   784.56   784.56   847.28   847.28 |        0.26   |
[12/01 18:05:14   7627s] [hotspot] +-----+-------------------------------------+---------------+
[12/01 18:05:14   7627s] [hotspot] |  4  |   721.84   815.92   784.56   878.64 |        0.26   |
[12/01 18:05:14   7627s] [hotspot] +-----+-------------------------------------+---------------+
[12/01 18:05:14   7627s] Top 4 hotspots total area: 1.05
[12/01 18:05:14   7627s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.030, REAL:0.021, MEM:4498.5M
[12/01 18:05:14   7627s] Reported timing to dir ./timingReports
[12/01 18:05:14   7627s] **optDesign ... cpu = 1:03:02, real = 0:07:59, mem = 2842.4M, totSessionCpu=2:07:08 **
[12/01 18:05:14   7627s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4310.5M
[12/01 18:05:14   7627s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.041, REAL:0.036, MEM:4534.5M
[12/01 18:05:14   7627s] Running 'saveTimingGraph -compress -file /tmp/innovus_temp_3859460_lab1-15.eng.utah.edu_u1081888_TwR9ax/opt_timing_graph_MRmkos/timingGraph.tgz -dir /tmp/innovus_temp_3859460_lab1-15.eng.utah.edu_u1081888_TwR9ax/opt_timing_graph_MRmkos -prefix timingGraph'
[12/01 18:05:14   7629s] Done saveTimingGraph
[12/01 18:05:15   7630s] 
[12/01 18:05:15   7630s] TimeStamp Deleting Cell Server Begin ...
[12/01 18:05:15   7630s] 
[12/01 18:05:15   7630s] TimeStamp Deleting Cell Server End ...
[12/01 18:05:15   7634s] Starting delay calculation for Hold views
[12/01 18:05:15   7634s] #################################################################################
[12/01 18:05:15   7634s] # Design Stage: PreRoute
[12/01 18:05:15   7634s] # Design Name: MAU
[12/01 18:05:15   7634s] # Design Mode: 180nm
[12/01 18:05:15   7634s] # Analysis Mode: MMMC Non-OCV 
[12/01 18:05:15   7634s] # Parasitics Mode: No SPEF/RCDB 
[12/01 18:05:15   7634s] # Signoff Settings: SI Off 
[12/01 18:05:15   7634s] #################################################################################
[12/01 18:05:15   7634s] Topological Sorting (REAL = 0:00:00.0, MEM = 4815.9M, InitMEM = 4815.9M)
[12/01 18:05:15   7634s] Calculate delays in BcWc mode...
[12/01 18:05:16   7634s] Start delay calculation (fullDC) (16 T). (MEM=4815.89)
[12/01 18:05:16   7634s] *** Calculating scaling factor for bc libraries using the default operating condition of each library.
[12/01 18:05:16   7634s] End AAE Lib Interpolated Model. (MEM=4829.41 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/01 18:05:17   7651s] Total number of fetched objects 134263
[12/01 18:05:17   7652s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/01 18:05:17   7652s] End delay calculation. (MEM=5064.51 CPU=0:00:14.3 REAL=0:00:01.0)
[12/01 18:05:17   7652s] End delay calculation (fullDC). (MEM=5064.51 CPU=0:00:17.4 REAL=0:00:01.0)
[12/01 18:05:17   7652s] *** CDM Built up (cpu=0:00:17.7  real=0:00:02.0  mem= 5064.5M) ***
[12/01 18:05:17   7653s] *** Done Building Timing Graph (cpu=0:00:19.5 real=0:00:02.0 totSessionCpu=2:07:34 mem=5064.5M)
[12/01 18:05:19   7658s] Running 'restoreTimingGraph -file /tmp/innovus_temp_3859460_lab1-15.eng.utah.edu_u1081888_TwR9ax/opt_timing_graph_MRmkos/timingGraph.tgz -dir /tmp/innovus_temp_3859460_lab1-15.eng.utah.edu_u1081888_TwR9ax/opt_timing_graph_MRmkos -prefix timingGraph'
[12/01 18:05:19   7660s] Done restoreTimingGraph
[12/01 18:05:23   7664s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 wc 
Hold views included:
 bc

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.228  | -0.759  | -1.228  |
|           TNS (ns):| -1113.4 |-480.814 | -1063.5 |
|    Violating Paths:|  1992   |  1801   |  1794   |
|          All Paths:|  2101   |  2083   |  2099   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.091  |  0.172  |  0.091  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2101   |  2083   |  2099   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      6 (6)       |   -0.299   |      6 (6)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/01 18:05:23   7664s] Density: 92.993%
Routing Overflow: 0.45% H and 0.12% V
------------------------------------------------------------------
*** Final Summary (holdfix) CPU=0:00:36.6, REAL=0:00:09.0, MEM=4262.4M
[12/01 18:05:23   7664s] **optDesign ... cpu = 1:03:38, real = 0:08:08, mem = 2808.2M, totSessionCpu=2:07:44 **
[12/01 18:05:23   7664s] *** Finished optDesign ***
[12/01 18:05:23   7664s] Info: pop threads available for lower-level modules during optimization.
[12/01 18:05:23   7664s] Info: Destroy the CCOpt slew target map.
[12/01 18:05:23   7664s] clean pInstBBox. size 0
[12/01 18:05:23   7664s] All LLGs are deleted
[12/01 18:05:23   7664s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:4262.4M
[12/01 18:05:23   7664s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:4262.4M
[12/01 18:05:23   7664s] *** optDesign #1 [finish] : cpu/real = 1:03:35.0/0:08:08.3 (7.8), totSession cpu/real = 2:07:44.3/1:40:53.0 (1.3), mem = 4262.4M
[12/01 18:05:23   7664s] 
[12/01 18:05:23   7664s] =============================================================================================
[12/01 18:05:23   7664s]  Final TAT Report for optDesign #1                                              20.15-s105_1
[12/01 18:05:23   7664s] =============================================================================================
[12/01 18:05:23   7664s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/01 18:05:23   7664s] ---------------------------------------------------------------------------------------------
[12/01 18:05:23   7664s] [ InitOpt                ]      1   0:00:03.1  (   0.6 % )     0:00:06.2 /  0:00:28.6    4.6
[12/01 18:05:23   7664s] [ WnsOpt                 ]      2   0:01:48.9  (  22.3 % )     0:03:06.2 /  0:21:32.0    6.9
[12/01 18:05:23   7664s] [ TnsOpt                 ]      2   0:02:25.8  (  29.9 % )     0:03:05.4 /  0:31:42.9   10.3
[12/01 18:05:23   7664s] [ GlobalOpt              ]      1   0:00:45.5  (   9.3 % )     0:00:45.5 /  0:05:39.7    7.5
[12/01 18:05:23   7664s] [ DrvOpt                 ]      3   0:00:13.4  (   2.7 % )     0:00:17.2 /  0:01:00.5    3.5
[12/01 18:05:23   7664s] [ HoldOpt                ]      1   0:00:00.6  (   0.1 % )     0:00:00.6 /  0:00:00.5    1.0
[12/01 18:05:23   7664s] [ SkewClock              ]      4   0:00:10.4  (   2.1 % )     0:00:13.7 /  0:00:39.8    2.9
[12/01 18:05:23   7664s] [ AreaOpt                ]      5   0:00:30.7  (   6.3 % )     0:00:33.4 /  0:03:06.3    5.6
[12/01 18:05:23   7664s] [ ViewPruning            ]     18   0:00:01.9  (   0.4 % )     0:00:01.9 /  0:00:03.2    1.6
[12/01 18:05:23   7664s] [ RefinePlace            ]     10   0:01:26.3  (  17.7 % )     0:01:26.3 /  0:08:45.8    6.1
[12/01 18:05:23   7664s] [ EarlyGlobalRoute       ]      2   0:00:03.6  (   0.7 % )     0:00:03.6 /  0:00:10.5    2.9
[12/01 18:05:23   7664s] [ ExtractRC              ]      2   0:00:01.7  (   0.3 % )     0:00:01.7 /  0:00:01.7    1.0
[12/01 18:05:23   7664s] [ TimingUpdate           ]     10   0:00:00.6  (   0.1 % )     0:00:08.2 /  0:01:19.1    9.6
[12/01 18:05:23   7664s] [ FullDelayCalc          ]      5   0:00:09.3  (   1.9 % )     0:00:09.3 /  0:01:29.4    9.6
[12/01 18:05:23   7664s] [ BuildHoldData          ]      1   0:00:03.5  (   0.7 % )     0:00:09.2 /  0:00:55.5    6.0
[12/01 18:05:23   7664s] [ QThreadWait            ]      1   0:00:03.3  (   0.7 % )     0:00:03.3 /  0:00:24.0      *
[12/01 18:05:23   7664s] [ OptSummaryReport       ]      3   0:00:03.7  (   0.8 % )     0:00:13.3 /  0:01:02.4    4.7
[12/01 18:05:23   7664s] [ TimingReport           ]      5   0:00:00.5  (   0.1 % )     0:00:00.5 /  0:00:01.0    2.2
[12/01 18:05:23   7664s] [ DrvReport              ]      3   0:00:04.5  (   0.9 % )     0:00:04.5 /  0:00:07.5    1.7
[12/01 18:05:23   7664s] [ GenerateReports        ]      2   0:00:00.5  (   0.1 % )     0:00:00.5 /  0:00:00.5    0.9
[12/01 18:05:23   7664s] [ SlackTraversorInit     ]      7   0:00:02.4  (   0.5 % )     0:00:02.4 /  0:00:02.4    1.0
[12/01 18:05:23   7664s] [ LibAnalyzerInit        ]      1   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.2
[12/01 18:05:23   7664s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 18:05:23   7664s] [ PlacerInterfaceInit    ]      1   0:00:00.6  (   0.1 % )     0:00:00.6 /  0:00:01.0    1.9
[12/01 18:05:23   7664s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 18:05:23   7664s] [ ReportTranViolation    ]      1   0:00:00.5  (   0.1 % )     0:00:00.5 /  0:00:00.5    1.0
[12/01 18:05:23   7664s] [ ReportCapViolation     ]      2   0:00:00.5  (   0.1 % )     0:00:00.5 /  0:00:01.3    2.4
[12/01 18:05:23   7664s] [ MISC                   ]          0:00:06.6  (   1.3 % )     0:00:06.6 /  0:00:13.7    2.1
[12/01 18:05:23   7664s] ---------------------------------------------------------------------------------------------
[12/01 18:05:23   7664s]  optDesign #1 TOTAL                 0:08:08.3  ( 100.0 % )     0:08:08.3 /  1:03:35.0    7.8
[12/01 18:05:23   7664s] ---------------------------------------------------------------------------------------------
[12/01 18:05:23   7664s] 
[12/01 18:09:23   7684s] <CMD> saveDesign DBS/mips_route.enc
[12/01 18:09:23   7684s] #% Begin save design ... (date=12/01 18:09:23, mem=2753.1M)
[12/01 18:09:23   7684s] % Begin Save ccopt configuration ... (date=12/01 18:09:23, mem=2753.1M)
[12/01 18:09:23   7684s] % End Save ccopt configuration ... (date=12/01 18:09:23, total cpu=0:00:00.1, real=0:00:00.0, peak res=2753.4M, current mem=2753.4M)
[12/01 18:09:23   7684s] % Begin Save netlist data ... (date=12/01 18:09:23, mem=2753.4M)
[12/01 18:09:23   7684s] Writing Binary DB to DBS/mips_route.enc.dat/vbin/MAU.v.bin in multi-threaded mode...
[12/01 18:09:24   7685s] % End Save netlist data ... (date=12/01 18:09:24, total cpu=0:00:00.3, real=0:00:01.0, peak res=2754.5M, current mem=2754.5M)
[12/01 18:09:24   7685s] Saving symbol-table file in separate thread ...
[12/01 18:09:24   7685s] Saving congestion map file in separate thread ...
[12/01 18:09:24   7685s] % Begin Save AAE data ... (date=12/01 18:09:24, mem=2756.0M)
[12/01 18:09:24   7685s] Saving AAE Data ...
[12/01 18:09:24   7685s] Saving congestion map file DBS/mips_route.enc.dat/MAU.route.congmap.gz ...
[12/01 18:09:24   7685s] % End Save AAE data ... (date=12/01 18:09:24, total cpu=0:00:00.0, real=0:00:00.0, peak res=2756.0M, current mem=2756.0M)
[12/01 18:09:24   7685s] Saving scheduling_file.cts.3859460 in DBS/mips_route.enc.dat/scheduling_file.cts
[12/01 18:09:24   7685s] Saving preference file DBS/mips_route.enc.dat/gui.pref.tcl ...
[12/01 18:09:24   7685s] Saving mode setting ...
[12/01 18:09:24   7685s] Saving global file ...
[12/01 18:09:24   7685s] Saving Drc markers ...
[12/01 18:09:24   7685s] ... No Drc file written since there is no markers found.
[12/01 18:09:24   7685s] Saving special route data file in separate thread ...
[12/01 18:09:24   7685s] Saving PG file in separate thread ...
[12/01 18:09:24   7685s] Saving placement file in separate thread ...
[12/01 18:09:24   7685s] Saving route file in separate thread ...
[12/01 18:09:24   7685s] Saving property file in separate thread ...
[12/01 18:09:25   7686s] Saving PG file DBS/mips_route.enc.dat/MAU.pg.gz, version#2, (Created by Innovus v20.15-s105_1 on Thu Dec  1 18:09:25 2022)
[12/01 18:09:25   7686s] ** Saving stdCellPlacement_binary (version# 2) ...
[12/01 18:09:25   7686s] Save Adaptive View Pruning View Names to Binary file
[12/01 18:09:25   7686s] *** Completed savePlace (cpu=0:00:00.2 real=0:00:01.0 mem=4293.4M) ***
[12/01 18:09:25   7686s] Saving property file DBS/mips_route.enc.dat/MAU.prop
[12/01 18:09:25   7686s] TAT_INFO: ::saveSpecialRoute REAL = 1 : CPU = 0 : MEM = 0.
[12/01 18:09:25   7686s] *** Completed savePGFile (cpu=0:00:00.3 real=0:00:01.0 mem=4293.4M) ***
[12/01 18:09:25   7686s] TAT_INFO: ::savePGFile REAL = 1 : CPU = 0 : MEM = 0.
[12/01 18:09:25   7686s] TAT_INFO: ::savePlace REAL = 1 : CPU = 0 : MEM = 0.
[12/01 18:09:25   7686s] *** Completed saveProperty (cpu=0:00:00.4 real=0:00:00.0 mem=4285.4M) ***
[12/01 18:09:25   7687s] *** Completed saveRoute (cpu=0:00:01.0 real=0:00:01.0 mem=4285.4M) ***
[12/01 18:09:25   7687s] TAT_INFO: ::saveRoute REAL = 1 : CPU = 0 : MEM = 0.
[12/01 18:09:25   7687s] TAT_INFO: ::db::saveAnnotationAndProp REAL = 1 : CPU = 0 : MEM = 0.
[12/01 18:09:26   7687s] #Saving pin access data to file DBS/mips_route.enc.dat/MAU.apa ...
[12/01 18:09:26   7687s] #
[12/01 18:09:26   7687s] Saving rc congestion map DBS/mips_route.enc.dat/MAU.congmap.gz ...
[12/01 18:09:26   7687s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[12/01 18:09:26   7687s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[12/01 18:09:26   7687s] % Begin Save power constraints data ... (date=12/01 18:09:26, mem=2757.2M)
[12/01 18:09:26   7687s] % End Save power constraints data ... (date=12/01 18:09:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=2757.2M, current mem=2757.2M)
[12/01 18:09:27   7687s] Generated self-contained design mips_route.enc.dat
[12/01 18:09:27   7687s] #% End save design ... (date=12/01 18:09:27, total cpu=0:00:02.8, real=0:00:04.0, peak res=2757.2M, current mem=2752.3M)
[12/01 18:09:27   7687s] *** Message Summary: 0 warning(s), 0 error(s)
[12/01 18:09:27   7687s] 
[12/01 18:10:00   7690s] <CMD> setDrawView place
[12/01 18:10:05   7692s] <CMD> pan 141.48950 -141.69300
[12/01 18:10:07   7692s] <CMD> setDrawView ameba
[12/01 18:10:11   7693s] <CMD> setDrawView place
[12/01 18:10:12   7693s] <CMD> setDrawView fplan
[12/01 18:10:14   7693s] <CMD> setDrawView ameba
[12/01 18:10:29   7695s] <CMD> addFiller -cell FILL32 FILL16 FILL8 FILL4 FILL2 FILL1 -prefix FILLER
[12/01 18:10:29   7695s] OPERPROF: Starting PlacementAddFillerCore
 at level 1, MEM:4227.4M
[12/01 18:10:29   7695s] OPERPROF:   Starting DPlace-Init at level 2, MEM:4227.4M
[12/01 18:10:29   7695s] z: 2, totalTracks: 1
[12/01 18:10:29   7695s] z: 4, totalTracks: 1
[12/01 18:10:29   7695s] z: 6, totalTracks: 1
[12/01 18:10:29   7695s] #spOpts: N=180 hrOri=1 hrSnap=1 
[12/01 18:10:29   7695s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:4227.4M
[12/01 18:10:29   7695s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:4227.4M
[12/01 18:10:29   7695s] Core basic site is core7T
[12/01 18:10:29   7695s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:4227.4M
[12/01 18:10:29   7701s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:6.585, REAL:0.467, MEM:4483.4M
[12/01 18:10:29   7701s] SiteArray: non-trimmed site array dimensions = 338 x 2373
[12/01 18:10:29   7701s] SiteArray: use 3,461,120 bytes
[12/01 18:10:29   7701s] SiteArray: current memory after site array memory allocation 4483.4M
[12/01 18:10:29   7701s] SiteArray: FP blocked sites are writable
[12/01 18:10:29   7701s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/01 18:10:29   7701s] OPERPROF:         Starting RoutingBlockageFromWireViaStBox at level 5, MEM:4483.4M
[12/01 18:10:30   7710s] Process 1790587 wires and vias for routing blockage analysis
[12/01 18:10:30   7710s] OPERPROF:         Finished RoutingBlockageFromWireViaStBox at level 5, CPU:8.342, REAL:0.523, MEM:4483.4M
[12/01 18:10:30   7710s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:14.972, REAL:1.023, MEM:4483.4M
[12/01 18:10:30   7710s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:14.997, REAL:1.046, MEM:4227.4M
[12/01 18:10:30   7710s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:4227.4M
[12/01 18:10:30   7710s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.004, REAL:0.002, MEM:4451.4M
[12/01 18:10:30   7710s] [CPU] DPlace-Init (cpu=0:00:15.1, real=0:00:01.0, mem=4451.4MB).
[12/01 18:10:30   7710s] OPERPROF:   Finished DPlace-Init at level 2, CPU:15.120, REAL:1.167, MEM:4451.4M
[12/01 18:10:30   7710s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:4451.4M
[12/01 18:10:30   7710s]   Signal wire search tree: 16113 elements. (cpu=0:00:00.1, mem=0.0M)
[12/01 18:10:30   7710s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.061, REAL:0.061, MEM:4451.4M
[12/01 18:10:30   7710s] OPERPROF:   Starting AddFillerWithCallMap at level 2, MEM:4227.4M
[12/01 18:10:30   7710s] OPERPROF:     Starting AddFillerWithCallMap-Iter-1 at level 3, MEM:4227.4M
[12/01 18:10:30   7710s] OPERPROF:       Starting AddFillerWithCallMap/AddFiller at level 4, MEM:4227.4M
[12/01 18:10:30   7710s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:4227.4M
[12/01 18:10:30   7710s] AddFiller init all instances time CPU:0.010, REAL:0.010
[12/01 18:10:30   7711s] AddFiller main function time CPU:0.593, REAL:0.300
[12/01 18:10:30   7711s] Filler instance commit time CPU:0.216, REAL:0.216
[12/01 18:10:30   7711s] *INFO: Adding fillers to top-module.
[12/01 18:10:30   7711s] *INFO:   Added 81 filler insts (cell FILL32 / prefix FILLER).
[12/01 18:10:30   7711s] *INFO:   Added 173 filler insts (cell FILL16 / prefix FILLER).
[12/01 18:10:30   7711s] *INFO:   Added 878 filler insts (cell FILL8 / prefix FILLER).
[12/01 18:10:30   7711s] *INFO:   Added 3429 filler insts (cell FILL4 / prefix FILLER).
[12/01 18:10:30   7711s] *INFO:   Added 6938 filler insts (cell FILL2 / prefix FILLER).
[12/01 18:10:30   7711s] *INFO:   Added 16222 filler insts (cell FILL1 / prefix FILLER).
[12/01 18:10:30   7711s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.618, REAL:0.315, MEM:4227.4M
[12/01 18:10:30   7711s] *INFO: Total 27721 filler insts added - prefix FILLER (CPU: 0:00:16.0).
[12/01 18:10:30   7711s] OPERPROF:       Finished AddFillerWithCallMap/AddFiller at level 4, CPU:0.621, REAL:0.318, MEM:4227.4M
[12/01 18:10:30   7711s] OPERPROF:       Starting AddFillerWithCellMap/BatchGNCProcess at level 4, MEM:4227.4M
[12/01 18:10:30   7711s] For 27721 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
[12/01 18:10:30   7711s] OPERPROF:       Finished AddFillerWithCellMap/BatchGNCProcess at level 4, CPU:0.008, REAL:0.008, MEM:4227.4M
[12/01 18:10:30   7711s] OPERPROF:     Finished AddFillerWithCallMap-Iter-1 at level 3, CPU:0.631, REAL:0.328, MEM:4227.4M
[12/01 18:10:30   7711s] OPERPROF:   Finished AddFillerWithCallMap at level 2, CPU:0.631, REAL:0.328, MEM:4227.4M
[12/01 18:10:30   7711s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:4227.4M
[12/01 18:10:30   7711s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:4227.4M
[12/01 18:10:30   7711s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.028, REAL:0.028, MEM:4227.4M
[12/01 18:10:30   7711s] All LLGs are deleted
[12/01 18:10:30   7711s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:4227.4M
[12/01 18:10:30   7711s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:4227.4M
[12/01 18:10:30   7711s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.373, REAL:0.096, MEM:4222.4M
[12/01 18:10:30   7711s] OPERPROF: Finished PlacementAddFillerCore
 at level 1, CPU:16.392, REAL:1.859, MEM:4222.4M
[12/01 18:10:45   7712s] <CMD> saveDesign DBS/mips_filler.enc
[12/01 18:10:45   7712s] #% Begin save design ... (date=12/01 18:10:45, mem=2766.3M)
[12/01 18:10:45   7712s] % Begin Save ccopt configuration ... (date=12/01 18:10:45, mem=2766.3M)
[12/01 18:10:46   7713s] % End Save ccopt configuration ... (date=12/01 18:10:46, total cpu=0:00:00.1, real=0:00:01.0, peak res=2766.4M, current mem=2766.4M)
[12/01 18:10:46   7713s] % Begin Save netlist data ... (date=12/01 18:10:46, mem=2766.4M)
[12/01 18:10:46   7713s] Writing Binary DB to DBS/mips_filler.enc.dat/vbin/MAU.v.bin in multi-threaded mode...
[12/01 18:10:46   7713s] % End Save netlist data ... (date=12/01 18:10:46, total cpu=0:00:00.3, real=0:00:00.0, peak res=2766.8M, current mem=2766.8M)
[12/01 18:10:46   7713s] Saving symbol-table file in separate thread ...
[12/01 18:10:46   7713s] Saving congestion map file in separate thread ...
[12/01 18:10:46   7713s] Saving congestion map file DBS/mips_filler.enc.dat/MAU.route.congmap.gz ...
[12/01 18:10:46   7713s] % Begin Save AAE data ... (date=12/01 18:10:46, mem=2767.9M)
[12/01 18:10:46   7713s] Saving AAE Data ...
[12/01 18:10:46   7713s] % End Save AAE data ... (date=12/01 18:10:46, total cpu=0:00:00.0, real=0:00:00.0, peak res=2767.9M, current mem=2767.9M)
[12/01 18:10:46   7714s] Saving scheduling_file.cts.3859460 in DBS/mips_filler.enc.dat/scheduling_file.cts
[12/01 18:10:47   7714s] Saving preference file DBS/mips_filler.enc.dat/gui.pref.tcl ...
[12/01 18:10:47   7714s] Saving mode setting ...
[12/01 18:10:47   7714s] Saving global file ...
[12/01 18:10:47   7714s] Saving Drc markers ...
[12/01 18:10:47   7714s] ... No Drc file written since there is no markers found.
[12/01 18:10:47   7714s] Saving special route data file in separate thread ...
[12/01 18:10:47   7714s] Saving PG file in separate thread ...
[12/01 18:10:47   7714s] Saving placement file in separate thread ...
[12/01 18:10:47   7714s] Saving route file in separate thread ...
[12/01 18:10:47   7714s] Saving property file in separate thread ...
[12/01 18:10:47   7714s] Saving PG file DBS/mips_filler.enc.dat/MAU.pg.gz, version#2, (Created by Innovus v20.15-s105_1 on Thu Dec  1 18:10:47 2022)
[12/01 18:10:47   7714s] ** Saving stdCellPlacement_binary (version# 2) ...
[12/01 18:10:47   7714s] Saving property file DBS/mips_filler.enc.dat/MAU.prop
[12/01 18:10:47   7714s] Save Adaptive View Pruning View Names to Binary file
[12/01 18:10:47   7714s] *** Completed savePlace (cpu=0:00:00.2 real=0:00:00.0 mem=4296.5M) ***
[12/01 18:10:47   7714s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[12/01 18:10:47   7714s] *** Completed savePGFile (cpu=0:00:00.3 real=0:00:00.0 mem=4296.5M) ***
[12/01 18:10:47   7714s] TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
[12/01 18:10:47   7714s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[12/01 18:10:47   7714s] *** Completed saveProperty (cpu=0:00:00.3 real=0:00:00.0 mem=4288.5M) ***
[12/01 18:10:48   7715s] *** Completed saveRoute (cpu=0:00:01.0 real=0:00:01.0 mem=4288.5M) ***
[12/01 18:10:48   7715s] TAT_INFO: ::saveRoute REAL = 1 : CPU = 0 : MEM = 0.
[12/01 18:10:48   7715s] TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
[12/01 18:10:48   7715s] #Saving pin access data to file DBS/mips_filler.enc.dat/MAU.apa ...
[12/01 18:10:48   7715s] #
[12/01 18:10:48   7715s] Saving rc congestion map DBS/mips_filler.enc.dat/MAU.congmap.gz ...
[12/01 18:10:49   7715s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[12/01 18:10:49   7715s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[12/01 18:10:49   7715s] % Begin Save power constraints data ... (date=12/01 18:10:49, mem=2768.4M)
[12/01 18:10:49   7715s] % End Save power constraints data ... (date=12/01 18:10:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=2768.4M, current mem=2768.4M)
[12/01 18:10:49   7715s] Generated self-contained design mips_filler.enc.dat
[12/01 18:10:50   7715s] #% End save design ... (date=12/01 18:10:50, total cpu=0:00:02.8, real=0:00:05.0, peak res=2768.4M, current mem=2762.8M)
[12/01 18:10:50   7715s] *** Message Summary: 0 warning(s), 0 error(s)
[12/01 18:10:50   7715s] 
[12/01 18:12:07   7722s] 
[12/01 18:12:07   7722s] *** Memory Usage v#1 (Current mem = 4226.016M, initial mem = 290.191M) ***
[12/01 18:12:07   7722s] 
[12/01 18:12:07   7722s] *** Summary of all messages that are not suppressed in this session:
[12/01 18:12:07   7722s] Severity  ID               Count  Summary                                  
[12/01 18:12:07   7722s] WARNING   IMPLF-58             1  MACRO '%s' has been found in the databas...
[12/01 18:12:07   7722s] WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
[12/01 18:12:07   7722s] WARNING   IMPLF-200           40  Pin '%s' in macro '%s' has no ANTENNAGAT...
[12/01 18:12:07   7722s] WARNING   IMPLF-201           34  Pin '%s' in macro '%s' has no ANTENNADIF...
[12/01 18:12:07   7722s] WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
[12/01 18:12:07   7722s] WARNING   IMPVL-159            2  Pin '%s' of cell '%s' is defined in LEF ...
[12/01 18:12:07   7722s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[12/01 18:12:07   7722s] WARNING   IMPSR-1254           2  Unable to connect the specified objects,...
[12/01 18:12:07   7722s] WARNING   IMPSP-9025           3  No scan chain specified/traced.          
[12/01 18:12:07   7722s] WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
[12/01 18:12:07   7722s] WARNING   IMPCCOPT-1183        1  The library has no usable balanced %ss f...
[12/01 18:12:07   7722s] WARNING   IMPCCOPT-1182        1  The clock_gating_cells property has no u...
[12/01 18:12:07   7722s] WARNING   IMPCCOPT-2231        4  CCOpt data structures have been affected...
[12/01 18:12:07   7722s] WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
[12/01 18:12:07   7722s] WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
[12/01 18:12:07   7722s] WARNING   TECHLIB-302          8  No function defined for cell '%s'. The c...
[12/01 18:12:07   7722s] *** Message Summary: 106 warning(s), 0 error(s)
[12/01 18:12:07   7722s] 
[12/01 18:12:07   7722s] --- Ending "Innovus" (totcpu=2:08:42, real=1:47:38, mem=4226.0M) ---
