library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity menorq is
	generic(numero_de_bits : positive )
	port(a: in std_logic_vector (numero_de_bits-1 downto 0);
		  b: in std_logic_vector (numero_de_bits-1 downto 0);
		  resultmeq: out std_logic);
end entity;

architecture behaviormenorq of menorq is
begin
	process(a, b)
		begin
			resultmeq <= '0';
			
			for i in numero_de_bits-1 downto 0 loop
				if resultmeq = '0' then
					if a(i) < b(i) then
						resultmeq <= '1';

					end if;
				
				end if; 
								
			end loop;
		
	end process;
end architecture;