{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1570492323763 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1570492323764 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct  7 20:52:03 2019 " "Processing started: Mon Oct  7 20:52:03 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1570492323764 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570492323764 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Relogio -c Relogio " "Command: quartus_map --read_settings_files=on --write_settings_files=off Relogio -c Relogio" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570492323764 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1570492323957 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1570492323957 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "relogio_new.vhdl " "Can't analyze file -- file relogio_new.vhdl is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1570492331046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoRegistradores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoRegistradores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoRegistradores-comportamento " "Found design unit 1: bancoRegistradores-comportamento" {  } { { "bancoRegistradores.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/bancoRegistradores.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570492331379 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoRegistradores " "Found entity 1: bancoRegistradores" {  } { { "bancoRegistradores.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/bancoRegistradores.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570492331379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570492331379 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "relogio.vhdl " "Can't analyze file -- file relogio.vhdl is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1570492331379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "relogio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file relogio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 relogio-arch " "Found design unit 1: relogio-arch" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570492331380 ""} { "Info" "ISGN_ENTITY_NAME" "1 relogio " "Found entity 1: relogio" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570492331380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570492331380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorGenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorGenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico-comportamento " "Found design unit 1: registradorGenerico-comportamento" {  } { { "registradorGenerico.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/registradorGenerico.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570492331380 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico " "Found entity 1: registradorGenerico" {  } { { "registradorGenerico.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/registradorGenerico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570492331380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570492331380 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "MUX MUX.vhd " "Entity \"MUX\" obtained from \"MUX.vhd\" instead of from Quartus Prime megafunction library" {  } { { "MUX.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/MUX.vhd" 5 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1570492331381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MUX.vhd 2 1 " "Found 2 design units, including 1 entities, in source file MUX.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX-comportamento " "Found design unit 1: MUX-comportamento" {  } { { "MUX.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/MUX.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570492331381 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX " "Found entity 1: MUX" {  } { { "MUX.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/MUX.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570492331381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570492331381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "romMif.vhd 2 1 " "Found 2 design units, including 1 entities, in source file romMif.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 romMif-initFileROM " "Found design unit 1: romMif-initFileROM" {  } { { "romMif.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/romMif.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570492331381 ""} { "Info" "ISGN_ENTITY_NAME" "1 romMif " "Found entity 1: romMif" {  } { { "romMif.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/romMif.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570492331381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570492331381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ADDER.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ADDER.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADDER-behv " "Found design unit 1: ADDER-behv" {  } { { "ADDER.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/ADDER.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570492331382 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADDER " "Found entity 1: ADDER" {  } { { "ADDER.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/ADDER.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570492331382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570492331382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IO_T.vhd 2 1 " "Found 2 design units, including 1 entities, in source file IO_T.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IO_T-behv " "Found design unit 1: IO_T-behv" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570492331382 ""} { "Info" "ISGN_ENTITY_NAME" "1 IO_T " "Found entity 1: IO_T" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570492331382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570492331382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SUBADDER.vhd 2 1 " "Found 2 design units, including 1 entities, in source file SUBADDER.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SUBADDER-behv " "Found design unit 1: SUBADDER-behv" {  } { { "SUBADDER.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/SUBADDER.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570492331382 ""} { "Info" "ISGN_ENTITY_NAME" "1 SUBADDER " "Found entity 1: SUBADDER" {  } { { "SUBADDER.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/SUBADDER.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570492331382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570492331382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisorGenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisorGenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisorGenerico-divInteiro " "Found design unit 1: divisorGenerico-divInteiro" {  } { { "divisorGenerico.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/divisorGenerico.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570492331383 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisorGenerico " "Found entity 1: divisorGenerico" {  } { { "divisorGenerico.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/divisorGenerico.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570492331383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570492331383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoria.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoria-assincrona " "Found design unit 1: memoria-assincrona" {  } { { "memoria.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/memoria.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570492331383 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoria " "Found entity 1: memoria" {  } { { "memoria.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/memoria.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570492331383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570492331383 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "relogio " "Elaborating entity \"relogio\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1570492331424 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "led relogio.vhd(22) " "VHDL Signal Declaration warning at relogio.vhd(22): used implicit default value for signal \"led\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 22 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1570492331425 "|relogio"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_ulaa relogio.vhd(30) " "Verilog HDL or VHDL warning at relogio.vhd(30): object \"in_ulaa\" assigned a value but never read" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1570492331425 "|relogio"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_io relogio.vhd(30) " "Verilog HDL or VHDL warning at relogio.vhd(30): object \"in_io\" assigned a value but never read" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1570492331426 "|relogio"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reset_reg relogio.vhd(31) " "VHDL Signal Declaration warning at relogio.vhd(31): used implicit default value for signal \"reset_reg\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 31 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1570492331426 "|relogio"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "carry relogio.vhd(31) " "Verilog HDL or VHDL warning at relogio.vhd(31): object \"carry\" assigned a value but never read" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1570492331426 "|relogio"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_ula relogio.vhd(45) " "VHDL Process Statement warning at relogio.vhd(45): signal \"op_ula\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1570492331426 "|relogio"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "flag_z relogio.vhd(47) " "VHDL Process Statement warning at relogio.vhd(47): signal \"flag_z\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1570492331426 "|relogio"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_ula relogio.vhd(56) " "VHDL Process Statement warning at relogio.vhd(56): signal \"op_ula\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1570492331426 "|relogio"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_ula relogio.vhd(64) " "VHDL Process Statement warning at relogio.vhd(64): signal \"op_ula\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1570492331426 "|relogio"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_ROM relogio.vhd(68) " "VHDL Process Statement warning at relogio.vhd(68): signal \"out_ROM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1570492331426 "|relogio"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_ROM relogio.vhd(69) " "VHDL Process Statement warning at relogio.vhd(69): signal \"out_ROM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1570492331426 "|relogio"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_ROM relogio.vhd(70) " "VHDL Process Statement warning at relogio.vhd(70): signal \"out_ROM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1570492331426 "|relogio"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mode relogio.vhd(72) " "VHDL Process Statement warning at relogio.vhd(72): signal \"mode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1570492331426 "|relogio"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_io relogio.vhd(74) " "VHDL Process Statement warning at relogio.vhd(74): signal \"out_io\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1570492331426 "|relogio"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_bank relogio.vhd(76) " "VHDL Process Statement warning at relogio.vhd(76): signal \"out_bank\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1570492331426 "|relogio"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_ROM relogio.vhd(88) " "VHDL Process Statement warning at relogio.vhd(88): signal \"out_ROM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1570492331426 "|relogio"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_ROM relogio.vhd(89) " "VHDL Process Statement warning at relogio.vhd(89): signal \"out_ROM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1570492331426 "|relogio"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_subadder relogio.vhd(91) " "VHDL Process Statement warning at relogio.vhd(91): signal \"out_subadder\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1570492331426 "|relogio"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "flag_z relogio.vhd(96) " "VHDL Process Statement warning at relogio.vhd(96): signal \"flag_z\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1570492331426 "|relogio"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_ROM relogio.vhd(99) " "VHDL Process Statement warning at relogio.vhd(99): signal \"out_ROM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1570492331426 "|relogio"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "flag_z relogio.vhd(102) " "VHDL Process Statement warning at relogio.vhd(102): signal \"flag_z\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1570492331427 "|relogio"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_ROM relogio.vhd(103) " "VHDL Process Statement warning at relogio.vhd(103): signal \"out_ROM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1570492331427 "|relogio"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_ROM relogio.vhd(112) " "VHDL Process Statement warning at relogio.vhd(112): signal \"out_ROM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1570492331427 "|relogio"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_ROM relogio.vhd(113) " "VHDL Process Statement warning at relogio.vhd(113): signal \"out_ROM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 113 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1570492331427 "|relogio"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_ROM relogio.vhd(115) " "VHDL Process Statement warning at relogio.vhd(115): signal \"out_ROM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1570492331427 "|relogio"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_adder relogio.vhd(116) " "VHDL Process Statement warning at relogio.vhd(116): signal \"out_adder\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 116 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1570492331427 "|relogio"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_ROM relogio.vhd(122) " "VHDL Process Statement warning at relogio.vhd(122): signal \"out_ROM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 122 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1570492331427 "|relogio"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_address relogio.vhd(132) " "VHDL Process Statement warning at relogio.vhd(132): signal \"reg_address\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 132 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1570492331427 "|relogio"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_bank1 relogio.vhd(136) " "VHDL Process Statement warning at relogio.vhd(136): signal \"out_bank1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 136 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1570492331427 "|relogio"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_bank2 relogio.vhd(139) " "VHDL Process Statement warning at relogio.vhd(139): signal \"out_bank2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 139 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1570492331427 "|relogio"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_bank3 relogio.vhd(142) " "VHDL Process Statement warning at relogio.vhd(142): signal \"out_bank3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 142 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1570492331427 "|relogio"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_bank4 relogio.vhd(145) " "VHDL Process Statement warning at relogio.vhd(145): signal \"out_bank4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 145 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1570492331427 "|relogio"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_bank5 relogio.vhd(148) " "VHDL Process Statement warning at relogio.vhd(148): signal \"out_bank5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 148 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1570492331427 "|relogio"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sel_pc relogio.vhd(41) " "VHDL Process Statement warning at relogio.vhd(41): inferring latch(es) for signal or variable \"sel_pc\", which holds its previous value in one or more paths through the process" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 41 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1570492331427 "|relogio"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mode relogio.vhd(41) " "VHDL Process Statement warning at relogio.vhd(41): inferring latch(es) for signal or variable \"mode\", which holds its previous value in one or more paths through the process" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 41 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1570492331427 "|relogio"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "io_address relogio.vhd(41) " "VHDL Process Statement warning at relogio.vhd(41): inferring latch(es) for signal or variable \"io_address\", which holds its previous value in one or more paths through the process" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 41 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1570492331427 "|relogio"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reg_address relogio.vhd(41) " "VHDL Process Statement warning at relogio.vhd(41): inferring latch(es) for signal or variable \"reg_address\", which holds its previous value in one or more paths through the process" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 41 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1570492331427 "|relogio"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "in_bank relogio.vhd(41) " "VHDL Process Statement warning at relogio.vhd(41): inferring latch(es) for signal or variable \"in_bank\", which holds its previous value in one or more paths through the process" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 41 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1570492331427 "|relogio"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "imediate relogio.vhd(41) " "VHDL Process Statement warning at relogio.vhd(41): inferring latch(es) for signal or variable \"imediate\", which holds its previous value in one or more paths through the process" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 41 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1570492331428 "|relogio"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "enable_bank relogio.vhd(41) " "VHDL Process Statement warning at relogio.vhd(41): inferring latch(es) for signal or variable \"enable_bank\", which holds its previous value in one or more paths through the process" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 41 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1570492331428 "|relogio"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "out_bank relogio.vhd(41) " "VHDL Process Statement warning at relogio.vhd(41): inferring latch(es) for signal or variable \"out_bank\", which holds its previous value in one or more paths through the process" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 41 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1570492331428 "|relogio"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_bank\[0\] relogio.vhd(41) " "Inferred latch for \"out_bank\[0\]\" at relogio.vhd(41)" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570492331431 "|relogio"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_bank\[1\] relogio.vhd(41) " "Inferred latch for \"out_bank\[1\]\" at relogio.vhd(41)" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570492331431 "|relogio"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_bank\[2\] relogio.vhd(41) " "Inferred latch for \"out_bank\[2\]\" at relogio.vhd(41)" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570492331431 "|relogio"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_bank\[3\] relogio.vhd(41) " "Inferred latch for \"out_bank\[3\]\" at relogio.vhd(41)" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570492331431 "|relogio"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_bank\[4\] relogio.vhd(41) " "Inferred latch for \"out_bank\[4\]\" at relogio.vhd(41)" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570492331431 "|relogio"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_bank\[5\] relogio.vhd(41) " "Inferred latch for \"out_bank\[5\]\" at relogio.vhd(41)" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570492331431 "|relogio"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_bank\[6\] relogio.vhd(41) " "Inferred latch for \"out_bank\[6\]\" at relogio.vhd(41)" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570492331431 "|relogio"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_bank\[7\] relogio.vhd(41) " "Inferred latch for \"out_bank\[7\]\" at relogio.vhd(41)" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570492331431 "|relogio"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_bank\[8\] relogio.vhd(41) " "Inferred latch for \"out_bank\[8\]\" at relogio.vhd(41)" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570492331431 "|relogio"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable_bank\[0\] relogio.vhd(41) " "Inferred latch for \"enable_bank\[0\]\" at relogio.vhd(41)" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570492331431 "|relogio"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable_bank\[1\] relogio.vhd(41) " "Inferred latch for \"enable_bank\[1\]\" at relogio.vhd(41)" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570492331432 "|relogio"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable_bank\[2\] relogio.vhd(41) " "Inferred latch for \"enable_bank\[2\]\" at relogio.vhd(41)" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570492331432 "|relogio"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable_bank\[3\] relogio.vhd(41) " "Inferred latch for \"enable_bank\[3\]\" at relogio.vhd(41)" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570492331432 "|relogio"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable_bank\[4\] relogio.vhd(41) " "Inferred latch for \"enable_bank\[4\]\" at relogio.vhd(41)" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570492331432 "|relogio"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imediate\[0\] relogio.vhd(41) " "Inferred latch for \"imediate\[0\]\" at relogio.vhd(41)" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570492331432 "|relogio"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imediate\[1\] relogio.vhd(41) " "Inferred latch for \"imediate\[1\]\" at relogio.vhd(41)" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570492331432 "|relogio"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imediate\[2\] relogio.vhd(41) " "Inferred latch for \"imediate\[2\]\" at relogio.vhd(41)" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570492331432 "|relogio"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imediate\[3\] relogio.vhd(41) " "Inferred latch for \"imediate\[3\]\" at relogio.vhd(41)" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570492331432 "|relogio"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imediate\[4\] relogio.vhd(41) " "Inferred latch for \"imediate\[4\]\" at relogio.vhd(41)" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570492331432 "|relogio"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imediate\[5\] relogio.vhd(41) " "Inferred latch for \"imediate\[5\]\" at relogio.vhd(41)" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570492331432 "|relogio"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imediate\[6\] relogio.vhd(41) " "Inferred latch for \"imediate\[6\]\" at relogio.vhd(41)" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570492331432 "|relogio"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imediate\[7\] relogio.vhd(41) " "Inferred latch for \"imediate\[7\]\" at relogio.vhd(41)" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570492331432 "|relogio"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imediate\[8\] relogio.vhd(41) " "Inferred latch for \"imediate\[8\]\" at relogio.vhd(41)" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570492331432 "|relogio"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_bank\[0\] relogio.vhd(41) " "Inferred latch for \"in_bank\[0\]\" at relogio.vhd(41)" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570492331432 "|relogio"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_bank\[1\] relogio.vhd(41) " "Inferred latch for \"in_bank\[1\]\" at relogio.vhd(41)" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570492331432 "|relogio"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_bank\[2\] relogio.vhd(41) " "Inferred latch for \"in_bank\[2\]\" at relogio.vhd(41)" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570492331432 "|relogio"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_bank\[3\] relogio.vhd(41) " "Inferred latch for \"in_bank\[3\]\" at relogio.vhd(41)" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570492331432 "|relogio"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_bank\[4\] relogio.vhd(41) " "Inferred latch for \"in_bank\[4\]\" at relogio.vhd(41)" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570492331432 "|relogio"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_bank\[5\] relogio.vhd(41) " "Inferred latch for \"in_bank\[5\]\" at relogio.vhd(41)" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570492331432 "|relogio"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_bank\[6\] relogio.vhd(41) " "Inferred latch for \"in_bank\[6\]\" at relogio.vhd(41)" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570492331432 "|relogio"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_bank\[7\] relogio.vhd(41) " "Inferred latch for \"in_bank\[7\]\" at relogio.vhd(41)" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570492331432 "|relogio"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_bank\[8\] relogio.vhd(41) " "Inferred latch for \"in_bank\[8\]\" at relogio.vhd(41)" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570492331432 "|relogio"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_address\[0\] relogio.vhd(41) " "Inferred latch for \"reg_address\[0\]\" at relogio.vhd(41)" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570492331433 "|relogio"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_address\[1\] relogio.vhd(41) " "Inferred latch for \"reg_address\[1\]\" at relogio.vhd(41)" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570492331433 "|relogio"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_address\[2\] relogio.vhd(41) " "Inferred latch for \"reg_address\[2\]\" at relogio.vhd(41)" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570492331433 "|relogio"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_address\[0\] relogio.vhd(41) " "Inferred latch for \"io_address\[0\]\" at relogio.vhd(41)" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570492331433 "|relogio"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_address\[1\] relogio.vhd(41) " "Inferred latch for \"io_address\[1\]\" at relogio.vhd(41)" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570492331433 "|relogio"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_address\[2\] relogio.vhd(41) " "Inferred latch for \"io_address\[2\]\" at relogio.vhd(41)" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570492331433 "|relogio"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mode relogio.vhd(41) " "Inferred latch for \"mode\" at relogio.vhd(41)" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570492331433 "|relogio"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_pc relogio.vhd(41) " "Inferred latch for \"sel_pc\" at relogio.vhd(41)" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570492331433 "|relogio"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO_T IO_T:IO " "Elaborating entity \"IO_T\" for hierarchy \"IO_T:IO\"" {  } { { "relogio.vhd" "IO" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570492331441 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IO_ADDR IO_T.vhd(44) " "VHDL Process Statement warning at IO_T.vhd(44): signal \"IO_ADDR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1570492331442 "|relogio|IO_T:IO"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "saida_clk IO_T.vhd(48) " "VHDL Process Statement warning at IO_T.vhd(48): signal \"saida_clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1570492331442 "|relogio|IO_T:IO"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "button IO_T.vhd(53) " "VHDL Process Statement warning at IO_T.vhd(53): signal \"button\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1570492331442 "|relogio|IO_T:IO"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data IO_T.vhd(58) " "VHDL Process Statement warning at IO_T.vhd(58): signal \"data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1570492331442 "|relogio|IO_T:IO"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data IO_T.vhd(85) " "VHDL Process Statement warning at IO_T.vhd(85): signal \"data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1570492331442 "|relogio|IO_T:IO"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data IO_T.vhd(110) " "VHDL Process Statement warning at IO_T.vhd(110): signal \"data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 110 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1570492331443 "|relogio|IO_T:IO"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hr IO_T.vhd(147) " "VHDL Process Statement warning at IO_T.vhd(147): signal \"hr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 147 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1570492331443 "|relogio|IO_T:IO"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "min_dec IO_T.vhd(147) " "VHDL Process Statement warning at IO_T.vhd(147): signal \"min_dec\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 147 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1570492331443 "|relogio|IO_T:IO"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "min IO_T.vhd(147) " "VHDL Process Statement warning at IO_T.vhd(147): signal \"min\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 147 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1570492331443 "|relogio|IO_T:IO"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "result IO_T.vhd(42) " "VHDL Process Statement warning at IO_T.vhd(42): inferring latch(es) for signal or variable \"result\", which holds its previous value in one or more paths through the process" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 42 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1570492331443 "|relogio|IO_T:IO"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "min_dec IO_T.vhd(42) " "VHDL Process Statement warning at IO_T.vhd(42): inferring latch(es) for signal or variable \"min_dec\", which holds its previous value in one or more paths through the process" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 42 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1570492331443 "|relogio|IO_T:IO"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "min IO_T.vhd(42) " "VHDL Process Statement warning at IO_T.vhd(42): inferring latch(es) for signal or variable \"min\", which holds its previous value in one or more paths through the process" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 42 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1570492331443 "|relogio|IO_T:IO"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "hr IO_T.vhd(42) " "VHDL Process Statement warning at IO_T.vhd(42): inferring latch(es) for signal or variable \"hr\", which holds its previous value in one or more paths through the process" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 42 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1570492331443 "|relogio|IO_T:IO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hr\[0\] IO_T.vhd(42) " "Inferred latch for \"hr\[0\]\" at IO_T.vhd(42)" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570492331443 "|relogio|IO_T:IO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hr\[1\] IO_T.vhd(42) " "Inferred latch for \"hr\[1\]\" at IO_T.vhd(42)" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570492331443 "|relogio|IO_T:IO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hr\[2\] IO_T.vhd(42) " "Inferred latch for \"hr\[2\]\" at IO_T.vhd(42)" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570492331443 "|relogio|IO_T:IO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hr\[3\] IO_T.vhd(42) " "Inferred latch for \"hr\[3\]\" at IO_T.vhd(42)" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570492331443 "|relogio|IO_T:IO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hr\[4\] IO_T.vhd(42) " "Inferred latch for \"hr\[4\]\" at IO_T.vhd(42)" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570492331443 "|relogio|IO_T:IO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hr\[5\] IO_T.vhd(42) " "Inferred latch for \"hr\[5\]\" at IO_T.vhd(42)" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570492331443 "|relogio|IO_T:IO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hr\[6\] IO_T.vhd(42) " "Inferred latch for \"hr\[6\]\" at IO_T.vhd(42)" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570492331443 "|relogio|IO_T:IO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hr\[7\] IO_T.vhd(42) " "Inferred latch for \"hr\[7\]\" at IO_T.vhd(42)" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570492331443 "|relogio|IO_T:IO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hr\[8\] IO_T.vhd(42) " "Inferred latch for \"hr\[8\]\" at IO_T.vhd(42)" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570492331443 "|relogio|IO_T:IO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hr\[9\] IO_T.vhd(42) " "Inferred latch for \"hr\[9\]\" at IO_T.vhd(42)" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570492331443 "|relogio|IO_T:IO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hr\[10\] IO_T.vhd(42) " "Inferred latch for \"hr\[10\]\" at IO_T.vhd(42)" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570492331443 "|relogio|IO_T:IO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hr\[11\] IO_T.vhd(42) " "Inferred latch for \"hr\[11\]\" at IO_T.vhd(42)" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570492331443 "|relogio|IO_T:IO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hr\[12\] IO_T.vhd(42) " "Inferred latch for \"hr\[12\]\" at IO_T.vhd(42)" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570492331443 "|relogio|IO_T:IO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hr\[13\] IO_T.vhd(42) " "Inferred latch for \"hr\[13\]\" at IO_T.vhd(42)" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570492331443 "|relogio|IO_T:IO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min\[0\] IO_T.vhd(42) " "Inferred latch for \"min\[0\]\" at IO_T.vhd(42)" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570492331443 "|relogio|IO_T:IO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min\[1\] IO_T.vhd(42) " "Inferred latch for \"min\[1\]\" at IO_T.vhd(42)" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570492331443 "|relogio|IO_T:IO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min\[2\] IO_T.vhd(42) " "Inferred latch for \"min\[2\]\" at IO_T.vhd(42)" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570492331443 "|relogio|IO_T:IO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min\[3\] IO_T.vhd(42) " "Inferred latch for \"min\[3\]\" at IO_T.vhd(42)" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570492331443 "|relogio|IO_T:IO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min\[4\] IO_T.vhd(42) " "Inferred latch for \"min\[4\]\" at IO_T.vhd(42)" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570492331443 "|relogio|IO_T:IO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min\[5\] IO_T.vhd(42) " "Inferred latch for \"min\[5\]\" at IO_T.vhd(42)" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570492331443 "|relogio|IO_T:IO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min\[6\] IO_T.vhd(42) " "Inferred latch for \"min\[6\]\" at IO_T.vhd(42)" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570492331443 "|relogio|IO_T:IO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min_dec\[0\] IO_T.vhd(42) " "Inferred latch for \"min_dec\[0\]\" at IO_T.vhd(42)" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570492331443 "|relogio|IO_T:IO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min_dec\[1\] IO_T.vhd(42) " "Inferred latch for \"min_dec\[1\]\" at IO_T.vhd(42)" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570492331443 "|relogio|IO_T:IO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min_dec\[2\] IO_T.vhd(42) " "Inferred latch for \"min_dec\[2\]\" at IO_T.vhd(42)" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570492331443 "|relogio|IO_T:IO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min_dec\[3\] IO_T.vhd(42) " "Inferred latch for \"min_dec\[3\]\" at IO_T.vhd(42)" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570492331443 "|relogio|IO_T:IO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min_dec\[4\] IO_T.vhd(42) " "Inferred latch for \"min_dec\[4\]\" at IO_T.vhd(42)" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570492331443 "|relogio|IO_T:IO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min_dec\[5\] IO_T.vhd(42) " "Inferred latch for \"min_dec\[5\]\" at IO_T.vhd(42)" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570492331443 "|relogio|IO_T:IO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min_dec\[6\] IO_T.vhd(42) " "Inferred latch for \"min_dec\[6\]\" at IO_T.vhd(42)" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570492331443 "|relogio|IO_T:IO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[0\] IO_T.vhd(42) " "Inferred latch for \"result\[0\]\" at IO_T.vhd(42)" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570492331443 "|relogio|IO_T:IO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[1\] IO_T.vhd(42) " "Inferred latch for \"result\[1\]\" at IO_T.vhd(42)" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570492331443 "|relogio|IO_T:IO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[2\] IO_T.vhd(42) " "Inferred latch for \"result\[2\]\" at IO_T.vhd(42)" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570492331443 "|relogio|IO_T:IO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[3\] IO_T.vhd(42) " "Inferred latch for \"result\[3\]\" at IO_T.vhd(42)" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570492331443 "|relogio|IO_T:IO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[4\] IO_T.vhd(42) " "Inferred latch for \"result\[4\]\" at IO_T.vhd(42)" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570492331443 "|relogio|IO_T:IO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[5\] IO_T.vhd(42) " "Inferred latch for \"result\[5\]\" at IO_T.vhd(42)" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570492331443 "|relogio|IO_T:IO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[6\] IO_T.vhd(42) " "Inferred latch for \"result\[6\]\" at IO_T.vhd(42)" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570492331443 "|relogio|IO_T:IO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[7\] IO_T.vhd(42) " "Inferred latch for \"result\[7\]\" at IO_T.vhd(42)" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570492331443 "|relogio|IO_T:IO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[8\] IO_T.vhd(42) " "Inferred latch for \"result\[8\]\" at IO_T.vhd(42)" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570492331443 "|relogio|IO_T:IO"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisorGenerico IO_T:IO\|divisorGenerico:TEMPO_SEG " "Elaborating entity \"divisorGenerico\" for hierarchy \"IO_T:IO\|divisorGenerico:TEMPO_SEG\"" {  } { { "IO_T.vhd" "TEMPO_SEG" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570492331444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX MUX:MUX_ULA " "Elaborating entity \"MUX\" for hierarchy \"MUX:MUX_ULA\"" {  } { { "relogio.vhd" "MUX_ULA" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570492331444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoria memoria:ROM " "Elaborating entity \"memoria\" for hierarchy \"memoria:ROM\"" {  } { { "relogio.vhd" "ROM" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570492331445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDER ADDER:ADDER " "Elaborating entity \"ADDER\" for hierarchy \"ADDER:ADDER\"" {  } { { "relogio.vhd" "ADDER" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570492331446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SUBADDER SUBADDER:SUBADDER " "Elaborating entity \"SUBADDER\" for hierarchy \"SUBADDER:SUBADDER\"" {  } { { "relogio.vhd" "SUBADDER" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570492331446 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sum SUBADDER.vhd(45) " "VHDL Process Statement warning at SUBADDER.vhd(45): inferring latch(es) for signal or variable \"sum\", which holds its previous value in one or more paths through the process" {  } { { "SUBADDER.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/SUBADDER.vhd" 45 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1570492331446 "|relogio|SUBADDER:SUBADDER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[0\] SUBADDER.vhd(45) " "Inferred latch for \"sum\[0\]\" at SUBADDER.vhd(45)" {  } { { "SUBADDER.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/SUBADDER.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570492331446 "|relogio|SUBADDER:SUBADDER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[1\] SUBADDER.vhd(45) " "Inferred latch for \"sum\[1\]\" at SUBADDER.vhd(45)" {  } { { "SUBADDER.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/SUBADDER.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570492331446 "|relogio|SUBADDER:SUBADDER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[2\] SUBADDER.vhd(45) " "Inferred latch for \"sum\[2\]\" at SUBADDER.vhd(45)" {  } { { "SUBADDER.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/SUBADDER.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570492331446 "|relogio|SUBADDER:SUBADDER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[3\] SUBADDER.vhd(45) " "Inferred latch for \"sum\[3\]\" at SUBADDER.vhd(45)" {  } { { "SUBADDER.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/SUBADDER.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570492331447 "|relogio|SUBADDER:SUBADDER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[4\] SUBADDER.vhd(45) " "Inferred latch for \"sum\[4\]\" at SUBADDER.vhd(45)" {  } { { "SUBADDER.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/SUBADDER.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570492331447 "|relogio|SUBADDER:SUBADDER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[5\] SUBADDER.vhd(45) " "Inferred latch for \"sum\[5\]\" at SUBADDER.vhd(45)" {  } { { "SUBADDER.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/SUBADDER.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570492331447 "|relogio|SUBADDER:SUBADDER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[6\] SUBADDER.vhd(45) " "Inferred latch for \"sum\[6\]\" at SUBADDER.vhd(45)" {  } { { "SUBADDER.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/SUBADDER.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570492331447 "|relogio|SUBADDER:SUBADDER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[7\] SUBADDER.vhd(45) " "Inferred latch for \"sum\[7\]\" at SUBADDER.vhd(45)" {  } { { "SUBADDER.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/SUBADDER.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570492331447 "|relogio|SUBADDER:SUBADDER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[8\] SUBADDER.vhd(45) " "Inferred latch for \"sum\[8\]\" at SUBADDER.vhd(45)" {  } { { "SUBADDER.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/SUBADDER.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570492331447 "|relogio|SUBADDER:SUBADDER"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico registradorGenerico:REG_SEG " "Elaborating entity \"registradorGenerico\" for hierarchy \"registradorGenerico:REG_SEG\"" {  } { { "relogio.vhd" "REG_SEG" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570492331447 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sel_pc " "LATCH primitive \"sel_pc\" is permanently enabled" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 31 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1570492331702 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "imediate\[0\] " "LATCH primitive \"imediate\[0\]\" is permanently disabled" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 41 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1570492331703 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "imediate\[1\] " "LATCH primitive \"imediate\[1\]\" is permanently disabled" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 41 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1570492331703 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "imediate\[2\] " "LATCH primitive \"imediate\[2\]\" is permanently disabled" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 41 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1570492331704 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "imediate\[3\] " "LATCH primitive \"imediate\[3\]\" is permanently disabled" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 41 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1570492331704 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "imediate\[4\] " "LATCH primitive \"imediate\[4\]\" is permanently disabled" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 41 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1570492331704 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "imediate\[5\] " "LATCH primitive \"imediate\[5\]\" is permanently disabled" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 41 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1570492331704 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "imediate\[6\] " "LATCH primitive \"imediate\[6\]\" is permanently disabled" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 41 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1570492331704 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "imediate\[7\] " "LATCH primitive \"imediate\[7\]\" is permanently disabled" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 41 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1570492331704 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "imediate\[8\] " "LATCH primitive \"imediate\[8\]\" is permanently disabled" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 41 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1570492331704 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "enable_bank\[0\] " "LATCH primitive \"enable_bank\[0\]\" is permanently disabled" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 41 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1570492331716 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "enable_bank\[4\] " "LATCH primitive \"enable_bank\[4\]\" is permanently disabled" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 41 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1570492331716 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "IO_T:IO\|min\[0\] " "LATCH primitive \"IO_T:IO\|min\[0\]\" is permanently disabled" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 42 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1570492331716 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "IO_T:IO\|min\[1\] " "LATCH primitive \"IO_T:IO\|min\[1\]\" is permanently disabled" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 42 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1570492331716 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "IO_T:IO\|min\[2\] " "LATCH primitive \"IO_T:IO\|min\[2\]\" is permanently disabled" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 42 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1570492331716 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "IO_T:IO\|min\[3\] " "LATCH primitive \"IO_T:IO\|min\[3\]\" is permanently disabled" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 42 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1570492331716 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "IO_T:IO\|min\[4\] " "LATCH primitive \"IO_T:IO\|min\[4\]\" is permanently disabled" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 42 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1570492331717 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "IO_T:IO\|min\[5\] " "LATCH primitive \"IO_T:IO\|min\[5\]\" is permanently disabled" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 42 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1570492331717 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "IO_T:IO\|min\[6\] " "LATCH primitive \"IO_T:IO\|min\[6\]\" is permanently disabled" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 42 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1570492331717 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "IO_T:IO\|min_dec\[0\] " "LATCH primitive \"IO_T:IO\|min_dec\[0\]\" is permanently disabled" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 42 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1570492331717 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "IO_T:IO\|min_dec\[1\] " "LATCH primitive \"IO_T:IO\|min_dec\[1\]\" is permanently disabled" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 42 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1570492331717 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "IO_T:IO\|min_dec\[2\] " "LATCH primitive \"IO_T:IO\|min_dec\[2\]\" is permanently disabled" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 42 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1570492331717 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "IO_T:IO\|min_dec\[3\] " "LATCH primitive \"IO_T:IO\|min_dec\[3\]\" is permanently disabled" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 42 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1570492331717 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "IO_T:IO\|min_dec\[4\] " "LATCH primitive \"IO_T:IO\|min_dec\[4\]\" is permanently disabled" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 42 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1570492331717 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "IO_T:IO\|min_dec\[5\] " "LATCH primitive \"IO_T:IO\|min_dec\[5\]\" is permanently disabled" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 42 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1570492331717 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "IO_T:IO\|min_dec\[6\] " "LATCH primitive \"IO_T:IO\|min_dec\[6\]\" is permanently disabled" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 42 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1570492331717 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "IO_T:IO\|hr\[0\] " "LATCH primitive \"IO_T:IO\|hr\[0\]\" is permanently disabled" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 42 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1570492331717 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "IO_T:IO\|hr\[1\] " "LATCH primitive \"IO_T:IO\|hr\[1\]\" is permanently disabled" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 42 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1570492331717 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "IO_T:IO\|hr\[2\] " "LATCH primitive \"IO_T:IO\|hr\[2\]\" is permanently disabled" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 42 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1570492331717 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "IO_T:IO\|hr\[3\] " "LATCH primitive \"IO_T:IO\|hr\[3\]\" is permanently disabled" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 42 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1570492331717 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "IO_T:IO\|hr\[4\] " "LATCH primitive \"IO_T:IO\|hr\[4\]\" is permanently disabled" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 42 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1570492331717 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "IO_T:IO\|hr\[5\] " "LATCH primitive \"IO_T:IO\|hr\[5\]\" is permanently disabled" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 42 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1570492331717 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "IO_T:IO\|hr\[6\] " "LATCH primitive \"IO_T:IO\|hr\[6\]\" is permanently disabled" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 42 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1570492331717 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "IO_T:IO\|hr\[7\] " "LATCH primitive \"IO_T:IO\|hr\[7\]\" is permanently disabled" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 42 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1570492331717 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "IO_T:IO\|hr\[8\] " "LATCH primitive \"IO_T:IO\|hr\[8\]\" is permanently disabled" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 42 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1570492331717 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "IO_T:IO\|hr\[9\] " "LATCH primitive \"IO_T:IO\|hr\[9\]\" is permanently disabled" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 42 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1570492331717 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "IO_T:IO\|hr\[10\] " "LATCH primitive \"IO_T:IO\|hr\[10\]\" is permanently disabled" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 42 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1570492331717 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "IO_T:IO\|hr\[11\] " "LATCH primitive \"IO_T:IO\|hr\[11\]\" is permanently disabled" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 42 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1570492331717 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "IO_T:IO\|hr\[12\] " "LATCH primitive \"IO_T:IO\|hr\[12\]\" is permanently disabled" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 42 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1570492331717 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "IO_T:IO\|hr\[13\] " "LATCH primitive \"IO_T:IO\|hr\[13\]\" is permanently disabled" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 42 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1570492331717 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "out_bank\[3\] " "LATCH primitive \"out_bank\[3\]\" is permanently enabled" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1570492331717 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "out_bank\[2\] " "LATCH primitive \"out_bank\[2\]\" is permanently enabled" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1570492331717 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "out_bank\[1\] " "LATCH primitive \"out_bank\[1\]\" is permanently enabled" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1570492331717 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "out_bank\[0\] " "LATCH primitive \"out_bank\[0\]\" is permanently enabled" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1570492331717 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "display_7seg\[0\] GND " "Pin \"display_7seg\[0\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570492331866 "|relogio|display_7seg[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_7seg\[1\] GND " "Pin \"display_7seg\[1\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570492331866 "|relogio|display_7seg[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_7seg\[2\] GND " "Pin \"display_7seg\[2\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570492331866 "|relogio|display_7seg[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_7seg\[3\] GND " "Pin \"display_7seg\[3\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570492331866 "|relogio|display_7seg[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_7seg\[4\] GND " "Pin \"display_7seg\[4\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570492331866 "|relogio|display_7seg[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_7seg\[5\] GND " "Pin \"display_7seg\[5\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570492331866 "|relogio|display_7seg[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_7seg\[6\] GND " "Pin \"display_7seg\[6\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570492331866 "|relogio|display_7seg[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_7seg\[7\] GND " "Pin \"display_7seg\[7\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570492331866 "|relogio|display_7seg[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_7seg\[8\] GND " "Pin \"display_7seg\[8\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570492331866 "|relogio|display_7seg[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_7seg\[9\] GND " "Pin \"display_7seg\[9\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570492331866 "|relogio|display_7seg[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_7seg\[10\] GND " "Pin \"display_7seg\[10\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570492331866 "|relogio|display_7seg[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_7seg\[11\] GND " "Pin \"display_7seg\[11\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570492331866 "|relogio|display_7seg[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_7seg\[12\] GND " "Pin \"display_7seg\[12\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570492331866 "|relogio|display_7seg[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_7seg\[13\] GND " "Pin \"display_7seg\[13\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570492331866 "|relogio|display_7seg[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_7seg\[14\] GND " "Pin \"display_7seg\[14\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570492331866 "|relogio|display_7seg[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_7seg\[15\] GND " "Pin \"display_7seg\[15\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570492331866 "|relogio|display_7seg[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_7seg\[16\] GND " "Pin \"display_7seg\[16\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570492331866 "|relogio|display_7seg[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_7seg\[17\] GND " "Pin \"display_7seg\[17\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570492331866 "|relogio|display_7seg[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_7seg\[18\] GND " "Pin \"display_7seg\[18\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570492331866 "|relogio|display_7seg[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_7seg\[19\] GND " "Pin \"display_7seg\[19\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570492331866 "|relogio|display_7seg[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_7seg\[20\] GND " "Pin \"display_7seg\[20\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570492331866 "|relogio|display_7seg[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_7seg\[21\] GND " "Pin \"display_7seg\[21\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570492331866 "|relogio|display_7seg[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_7seg\[22\] GND " "Pin \"display_7seg\[22\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570492331866 "|relogio|display_7seg[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_7seg\[23\] GND " "Pin \"display_7seg\[23\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570492331866 "|relogio|display_7seg[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_7seg\[24\] GND " "Pin \"display_7seg\[24\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570492331866 "|relogio|display_7seg[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_7seg\[25\] GND " "Pin \"display_7seg\[25\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570492331866 "|relogio|display_7seg[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_7seg\[26\] GND " "Pin \"display_7seg\[26\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570492331866 "|relogio|display_7seg[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_7seg\[27\] GND " "Pin \"display_7seg\[27\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570492331866 "|relogio|display_7seg[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led GND " "Pin \"led\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570492331866 "|relogio|led"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1570492331866 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "59 " "59 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1570492331870 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1570492331936 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570492331936 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570492331959 "|relogio|reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw_controll\[1\] " "No output dependent on input pin \"sw_controll\[1\]\"" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570492331959 "|relogio|sw_controll[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw_controll\[2\] " "No output dependent on input pin \"sw_controll\[2\]\"" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570492331959 "|relogio|sw_controll[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw_controll\[3\] " "No output dependent on input pin \"sw_controll\[3\]\"" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570492331959 "|relogio|sw_controll[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw_controll\[4\] " "No output dependent on input pin \"sw_controll\[4\]\"" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570492331959 "|relogio|sw_controll[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw_controll\[5\] " "No output dependent on input pin \"sw_controll\[5\]\"" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570492331959 "|relogio|sw_controll[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570492331959 "|relogio|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw_controll\[0\] " "No output dependent on input pin \"sw_controll\[0\]\"" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570492331959 "|relogio|sw_controll[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1570492331959 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "37 " "Implemented 37 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1570492331960 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1570492331960 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1570492331960 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 142 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 142 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "990 " "Peak virtual memory: 990 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1570492331967 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct  7 20:52:11 2019 " "Processing ended: Mon Oct  7 20:52:11 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1570492331967 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1570492331967 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1570492331967 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1570492331967 ""}
