
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//pwdx_gcc_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000400cc0 <.init>:
  400cc0:	stp	x29, x30, [sp, #-16]!
  400cc4:	mov	x29, sp
  400cc8:	bl	400f10 <ferror@plt+0x60>
  400ccc:	ldp	x29, x30, [sp], #16
  400cd0:	ret

Disassembly of section .plt:

0000000000400ce0 <_exit@plt-0x20>:
  400ce0:	stp	x16, x30, [sp, #-16]!
  400ce4:	adrp	x16, 411000 <ferror@plt+0x10150>
  400ce8:	ldr	x17, [x16, #4088]
  400cec:	add	x16, x16, #0xff8
  400cf0:	br	x17
  400cf4:	nop
  400cf8:	nop
  400cfc:	nop

0000000000400d00 <_exit@plt>:
  400d00:	adrp	x16, 412000 <ferror@plt+0x11150>
  400d04:	ldr	x17, [x16]
  400d08:	add	x16, x16, #0x0
  400d0c:	br	x17

0000000000400d10 <strlen@plt>:
  400d10:	adrp	x16, 412000 <ferror@plt+0x11150>
  400d14:	ldr	x17, [x16, #8]
  400d18:	add	x16, x16, #0x8
  400d1c:	br	x17

0000000000400d20 <fputs@plt>:
  400d20:	adrp	x16, 412000 <ferror@plt+0x11150>
  400d24:	ldr	x17, [x16, #16]
  400d28:	add	x16, x16, #0x10
  400d2c:	br	x17

0000000000400d30 <exit@plt>:
  400d30:	adrp	x16, 412000 <ferror@plt+0x11150>
  400d34:	ldr	x17, [x16, #24]
  400d38:	add	x16, x16, #0x18
  400d3c:	br	x17

0000000000400d40 <error@plt>:
  400d40:	adrp	x16, 412000 <ferror@plt+0x11150>
  400d44:	ldr	x17, [x16, #32]
  400d48:	add	x16, x16, #0x20
  400d4c:	br	x17

0000000000400d50 <readlink@plt>:
  400d50:	adrp	x16, 412000 <ferror@plt+0x11150>
  400d54:	ldr	x17, [x16, #40]
  400d58:	add	x16, x16, #0x28
  400d5c:	br	x17

0000000000400d60 <__cxa_atexit@plt>:
  400d60:	adrp	x16, 412000 <ferror@plt+0x11150>
  400d64:	ldr	x17, [x16, #48]
  400d68:	add	x16, x16, #0x30
  400d6c:	br	x17

0000000000400d70 <__fpending@plt>:
  400d70:	adrp	x16, 412000 <ferror@plt+0x11150>
  400d74:	ldr	x17, [x16, #56]
  400d78:	add	x16, x16, #0x38
  400d7c:	br	x17

0000000000400d80 <snprintf@plt>:
  400d80:	adrp	x16, 412000 <ferror@plt+0x11150>
  400d84:	ldr	x17, [x16, #64]
  400d88:	add	x16, x16, #0x40
  400d8c:	br	x17

0000000000400d90 <fclose@plt>:
  400d90:	adrp	x16, 412000 <ferror@plt+0x11150>
  400d94:	ldr	x17, [x16, #72]
  400d98:	add	x16, x16, #0x48
  400d9c:	br	x17

0000000000400da0 <malloc@plt>:
  400da0:	adrp	x16, 412000 <ferror@plt+0x11150>
  400da4:	ldr	x17, [x16, #80]
  400da8:	add	x16, x16, #0x50
  400dac:	br	x17

0000000000400db0 <strncmp@plt>:
  400db0:	adrp	x16, 412000 <ferror@plt+0x11150>
  400db4:	ldr	x17, [x16, #88]
  400db8:	add	x16, x16, #0x58
  400dbc:	br	x17

0000000000400dc0 <bindtextdomain@plt>:
  400dc0:	adrp	x16, 412000 <ferror@plt+0x11150>
  400dc4:	ldr	x17, [x16, #96]
  400dc8:	add	x16, x16, #0x60
  400dcc:	br	x17

0000000000400dd0 <__libc_start_main@plt>:
  400dd0:	adrp	x16, 412000 <ferror@plt+0x11150>
  400dd4:	ldr	x17, [x16, #104]
  400dd8:	add	x16, x16, #0x68
  400ddc:	br	x17

0000000000400de0 <realloc@plt>:
  400de0:	adrp	x16, 412000 <ferror@plt+0x11150>
  400de4:	ldr	x17, [x16, #112]
  400de8:	add	x16, x16, #0x70
  400dec:	br	x17

0000000000400df0 <strerror@plt>:
  400df0:	adrp	x16, 412000 <ferror@plt+0x11150>
  400df4:	ldr	x17, [x16, #120]
  400df8:	add	x16, x16, #0x78
  400dfc:	br	x17

0000000000400e00 <__gmon_start__@plt>:
  400e00:	adrp	x16, 412000 <ferror@plt+0x11150>
  400e04:	ldr	x17, [x16, #128]
  400e08:	add	x16, x16, #0x80
  400e0c:	br	x17

0000000000400e10 <abort@plt>:
  400e10:	adrp	x16, 412000 <ferror@plt+0x11150>
  400e14:	ldr	x17, [x16, #136]
  400e18:	add	x16, x16, #0x88
  400e1c:	br	x17

0000000000400e20 <textdomain@plt>:
  400e20:	adrp	x16, 412000 <ferror@plt+0x11150>
  400e24:	ldr	x17, [x16, #144]
  400e28:	add	x16, x16, #0x90
  400e2c:	br	x17

0000000000400e30 <getopt_long@plt>:
  400e30:	adrp	x16, 412000 <ferror@plt+0x11150>
  400e34:	ldr	x17, [x16, #152]
  400e38:	add	x16, x16, #0x98
  400e3c:	br	x17

0000000000400e40 <strtol@plt>:
  400e40:	adrp	x16, 412000 <ferror@plt+0x11150>
  400e44:	ldr	x17, [x16, #160]
  400e48:	add	x16, x16, #0xa0
  400e4c:	br	x17

0000000000400e50 <free@plt>:
  400e50:	adrp	x16, 412000 <ferror@plt+0x11150>
  400e54:	ldr	x17, [x16, #168]
  400e58:	add	x16, x16, #0xa8
  400e5c:	br	x17

0000000000400e60 <printf@plt>:
  400e60:	adrp	x16, 412000 <ferror@plt+0x11150>
  400e64:	ldr	x17, [x16, #176]
  400e68:	add	x16, x16, #0xb0
  400e6c:	br	x17

0000000000400e70 <__errno_location@plt>:
  400e70:	adrp	x16, 412000 <ferror@plt+0x11150>
  400e74:	ldr	x17, [x16, #184]
  400e78:	add	x16, x16, #0xb8
  400e7c:	br	x17

0000000000400e80 <gettext@plt>:
  400e80:	adrp	x16, 412000 <ferror@plt+0x11150>
  400e84:	ldr	x17, [x16, #192]
  400e88:	add	x16, x16, #0xc0
  400e8c:	br	x17

0000000000400e90 <fprintf@plt>:
  400e90:	adrp	x16, 412000 <ferror@plt+0x11150>
  400e94:	ldr	x17, [x16, #200]
  400e98:	add	x16, x16, #0xc8
  400e9c:	br	x17

0000000000400ea0 <setlocale@plt>:
  400ea0:	adrp	x16, 412000 <ferror@plt+0x11150>
  400ea4:	ldr	x17, [x16, #208]
  400ea8:	add	x16, x16, #0xd0
  400eac:	br	x17

0000000000400eb0 <ferror@plt>:
  400eb0:	adrp	x16, 412000 <ferror@plt+0x11150>
  400eb4:	ldr	x17, [x16, #216]
  400eb8:	add	x16, x16, #0xd8
  400ebc:	br	x17

Disassembly of section .text:

0000000000400ec0 <.text>:
  400ec0:	mov	x29, #0x0                   	// #0
  400ec4:	mov	x30, #0x0                   	// #0
  400ec8:	mov	x5, x0
  400ecc:	ldr	x1, [sp]
  400ed0:	add	x2, sp, #0x8
  400ed4:	mov	x6, sp
  400ed8:	movz	x0, #0x0, lsl #48
  400edc:	movk	x0, #0x0, lsl #32
  400ee0:	movk	x0, #0x40, lsl #16
  400ee4:	movk	x0, #0x12f4
  400ee8:	movz	x3, #0x0, lsl #48
  400eec:	movk	x3, #0x0, lsl #32
  400ef0:	movk	x3, #0x40, lsl #16
  400ef4:	movk	x3, #0x1830
  400ef8:	movz	x4, #0x0, lsl #48
  400efc:	movk	x4, #0x0, lsl #32
  400f00:	movk	x4, #0x40, lsl #16
  400f04:	movk	x4, #0x18b0
  400f08:	bl	400dd0 <__libc_start_main@plt>
  400f0c:	bl	400e10 <abort@plt>
  400f10:	adrp	x0, 411000 <ferror@plt+0x10150>
  400f14:	ldr	x0, [x0, #4064]
  400f18:	cbz	x0, 400f20 <ferror@plt+0x70>
  400f1c:	b	400e00 <__gmon_start__@plt>
  400f20:	ret
  400f24:	stp	x29, x30, [sp, #-32]!
  400f28:	mov	x29, sp
  400f2c:	adrp	x0, 412000 <ferror@plt+0x11150>
  400f30:	add	x0, x0, #0xf0
  400f34:	str	x0, [sp, #24]
  400f38:	ldr	x0, [sp, #24]
  400f3c:	str	x0, [sp, #24]
  400f40:	ldr	x1, [sp, #24]
  400f44:	adrp	x0, 412000 <ferror@plt+0x11150>
  400f48:	add	x0, x0, #0xf0
  400f4c:	cmp	x1, x0
  400f50:	b.eq	400f8c <ferror@plt+0xdc>  // b.none
  400f54:	adrp	x0, 401000 <ferror@plt+0x150>
  400f58:	add	x0, x0, #0x8e0
  400f5c:	ldr	x0, [x0]
  400f60:	str	x0, [sp, #16]
  400f64:	ldr	x0, [sp, #16]
  400f68:	str	x0, [sp, #16]
  400f6c:	ldr	x0, [sp, #16]
  400f70:	cmp	x0, #0x0
  400f74:	b.eq	400f90 <ferror@plt+0xe0>  // b.none
  400f78:	ldr	x1, [sp, #16]
  400f7c:	adrp	x0, 412000 <ferror@plt+0x11150>
  400f80:	add	x0, x0, #0xf0
  400f84:	blr	x1
  400f88:	b	400f90 <ferror@plt+0xe0>
  400f8c:	nop
  400f90:	ldp	x29, x30, [sp], #32
  400f94:	ret
  400f98:	stp	x29, x30, [sp, #-48]!
  400f9c:	mov	x29, sp
  400fa0:	adrp	x0, 412000 <ferror@plt+0x11150>
  400fa4:	add	x0, x0, #0xf0
  400fa8:	str	x0, [sp, #40]
  400fac:	ldr	x0, [sp, #40]
  400fb0:	str	x0, [sp, #40]
  400fb4:	ldr	x1, [sp, #40]
  400fb8:	adrp	x0, 412000 <ferror@plt+0x11150>
  400fbc:	add	x0, x0, #0xf0
  400fc0:	sub	x0, x1, x0
  400fc4:	asr	x0, x0, #3
  400fc8:	lsr	x1, x0, #63
  400fcc:	add	x0, x1, x0
  400fd0:	asr	x0, x0, #1
  400fd4:	str	x0, [sp, #32]
  400fd8:	ldr	x0, [sp, #32]
  400fdc:	cmp	x0, #0x0
  400fe0:	b.eq	401020 <ferror@plt+0x170>  // b.none
  400fe4:	adrp	x0, 401000 <ferror@plt+0x150>
  400fe8:	add	x0, x0, #0x8e8
  400fec:	ldr	x0, [x0]
  400ff0:	str	x0, [sp, #24]
  400ff4:	ldr	x0, [sp, #24]
  400ff8:	str	x0, [sp, #24]
  400ffc:	ldr	x0, [sp, #24]
  401000:	cmp	x0, #0x0
  401004:	b.eq	401024 <ferror@plt+0x174>  // b.none
  401008:	ldr	x2, [sp, #24]
  40100c:	ldr	x1, [sp, #32]
  401010:	adrp	x0, 412000 <ferror@plt+0x11150>
  401014:	add	x0, x0, #0xf0
  401018:	blr	x2
  40101c:	b	401024 <ferror@plt+0x174>
  401020:	nop
  401024:	ldp	x29, x30, [sp], #48
  401028:	ret
  40102c:	stp	x29, x30, [sp, #-16]!
  401030:	mov	x29, sp
  401034:	adrp	x0, 412000 <ferror@plt+0x11150>
  401038:	add	x0, x0, #0x118
  40103c:	ldrb	w0, [x0]
  401040:	and	x0, x0, #0xff
  401044:	cmp	x0, #0x0
  401048:	b.ne	401064 <ferror@plt+0x1b4>  // b.any
  40104c:	bl	400f24 <ferror@plt+0x74>
  401050:	adrp	x0, 412000 <ferror@plt+0x11150>
  401054:	add	x0, x0, #0x118
  401058:	mov	w1, #0x1                   	// #1
  40105c:	strb	w1, [x0]
  401060:	b	401068 <ferror@plt+0x1b8>
  401064:	nop
  401068:	ldp	x29, x30, [sp], #16
  40106c:	ret
  401070:	stp	x29, x30, [sp, #-16]!
  401074:	mov	x29, sp
  401078:	bl	400f98 <ferror@plt+0xe8>
  40107c:	nop
  401080:	ldp	x29, x30, [sp], #16
  401084:	ret
  401088:	stp	x29, x30, [sp, #-64]!
  40108c:	mov	x29, sp
  401090:	str	x0, [sp, #24]
  401094:	ldr	x0, [sp, #24]
  401098:	bl	400da0 <malloc@plt>
  40109c:	str	x0, [sp, #56]
  4010a0:	ldr	x0, [sp, #56]
  4010a4:	cmp	x0, #0x0
  4010a8:	b.ne	4010e8 <ferror@plt+0x238>  // b.any
  4010ac:	ldr	x0, [sp, #24]
  4010b0:	cmp	x0, #0x0
  4010b4:	b.eq	4010e8 <ferror@plt+0x238>  // b.none
  4010b8:	mov	w0, #0x1                   	// #1
  4010bc:	str	w0, [sp, #52]
  4010c0:	str	wzr, [sp, #48]
  4010c4:	adrp	x0, 401000 <ferror@plt+0x150>
  4010c8:	add	x0, x0, #0x8f0
  4010cc:	str	x0, [sp, #40]
  4010d0:	ldr	x3, [sp, #24]
  4010d4:	ldr	x2, [sp, #40]
  4010d8:	ldr	w1, [sp, #48]
  4010dc:	ldr	w0, [sp, #52]
  4010e0:	bl	400d40 <error@plt>
  4010e4:	nop
  4010e8:	ldr	x0, [sp, #56]
  4010ec:	ldp	x29, x30, [sp], #64
  4010f0:	ret
  4010f4:	stp	x29, x30, [sp, #-64]!
  4010f8:	mov	x29, sp
  4010fc:	str	x0, [sp, #24]
  401100:	str	x1, [sp, #16]
  401104:	ldr	x1, [sp, #16]
  401108:	ldr	x0, [sp, #24]
  40110c:	bl	400de0 <realloc@plt>
  401110:	str	x0, [sp, #56]
  401114:	ldr	x0, [sp, #56]
  401118:	cmp	x0, #0x0
  40111c:	b.ne	40115c <ferror@plt+0x2ac>  // b.any
  401120:	ldr	x0, [sp, #16]
  401124:	cmp	x0, #0x0
  401128:	b.eq	40115c <ferror@plt+0x2ac>  // b.none
  40112c:	mov	w0, #0x1                   	// #1
  401130:	str	w0, [sp, #52]
  401134:	str	wzr, [sp, #48]
  401138:	adrp	x0, 401000 <ferror@plt+0x150>
  40113c:	add	x0, x0, #0x8f0
  401140:	str	x0, [sp, #40]
  401144:	ldr	x3, [sp, #16]
  401148:	ldr	x2, [sp, #40]
  40114c:	ldr	w1, [sp, #48]
  401150:	ldr	w0, [sp, #52]
  401154:	bl	400d40 <error@plt>
  401158:	nop
  40115c:	ldr	x0, [sp, #56]
  401160:	ldp	x29, x30, [sp], #64
  401164:	ret
  401168:	stp	x29, x30, [sp, #-32]!
  40116c:	mov	x29, sp
  401170:	str	x0, [sp, #24]
  401174:	adrp	x0, 401000 <ferror@plt+0x150>
  401178:	add	x0, x0, #0x910
  40117c:	bl	400e80 <gettext@plt>
  401180:	ldr	x1, [sp, #24]
  401184:	bl	400d20 <fputs@plt>
  401188:	adrp	x0, 401000 <ferror@plt+0x150>
  40118c:	add	x0, x0, #0x920
  401190:	bl	400e80 <gettext@plt>
  401194:	mov	x1, x0
  401198:	adrp	x0, 412000 <ferror@plt+0x11150>
  40119c:	add	x0, x0, #0x110
  4011a0:	ldr	x0, [x0]
  4011a4:	mov	x2, x0
  4011a8:	ldr	x0, [sp, #24]
  4011ac:	bl	400e90 <fprintf@plt>
  4011b0:	adrp	x0, 401000 <ferror@plt+0x150>
  4011b4:	add	x0, x0, #0x938
  4011b8:	bl	400e80 <gettext@plt>
  4011bc:	ldr	x1, [sp, #24]
  4011c0:	bl	400d20 <fputs@plt>
  4011c4:	adrp	x0, 401000 <ferror@plt+0x150>
  4011c8:	add	x0, x0, #0x948
  4011cc:	bl	400e80 <gettext@plt>
  4011d0:	ldr	x1, [sp, #24]
  4011d4:	bl	400d20 <fputs@plt>
  4011d8:	adrp	x0, 401000 <ferror@plt+0x150>
  4011dc:	add	x0, x0, #0x978
  4011e0:	bl	400e80 <gettext@plt>
  4011e4:	ldr	x1, [sp, #24]
  4011e8:	bl	400d20 <fputs@plt>
  4011ec:	adrp	x0, 401000 <ferror@plt+0x150>
  4011f0:	add	x0, x0, #0x9b0
  4011f4:	bl	400e80 <gettext@plt>
  4011f8:	mov	x1, x0
  4011fc:	adrp	x0, 401000 <ferror@plt+0x150>
  401200:	add	x2, x0, #0x9d0
  401204:	ldr	x0, [sp, #24]
  401208:	bl	400e90 <fprintf@plt>
  40120c:	adrp	x0, 412000 <ferror@plt+0x11150>
  401210:	add	x0, x0, #0xf8
  401214:	ldr	x0, [x0]
  401218:	ldr	x1, [sp, #24]
  40121c:	cmp	x1, x0
  401220:	cset	w0, eq  // eq = none
  401224:	and	w0, w0, #0xff
  401228:	bl	400d30 <exit@plt>
  40122c:	stp	x29, x30, [sp, #-64]!
  401230:	mov	x29, sp
  401234:	str	x0, [sp, #24]
  401238:	str	wzr, [sp, #60]
  40123c:	str	xzr, [sp, #40]
  401240:	mov	x2, #0x6                   	// #6
  401244:	ldr	x1, [sp, #24]
  401248:	adrp	x0, 401000 <ferror@plt+0x150>
  40124c:	add	x0, x0, #0x9d8
  401250:	bl	400db0 <strncmp@plt>
  401254:	cmp	w0, #0x0
  401258:	b.ne	401264 <ferror@plt+0x3b4>  // b.any
  40125c:	mov	w0, #0x6                   	// #6
  401260:	str	w0, [sp, #60]
  401264:	bl	400e70 <__errno_location@plt>
  401268:	str	wzr, [x0]
  40126c:	ldrsw	x0, [sp, #60]
  401270:	ldr	x1, [sp, #24]
  401274:	add	x0, x1, x0
  401278:	add	x1, sp, #0x28
  40127c:	mov	w2, #0xa                   	// #10
  401280:	bl	400e40 <strtol@plt>
  401284:	str	x0, [sp, #48]
  401288:	bl	400e70 <__errno_location@plt>
  40128c:	ldr	w0, [x0]
  401290:	cmp	w0, #0x0
  401294:	b.ne	4012cc <ferror@plt+0x41c>  // b.any
  401298:	ldrsw	x0, [sp, #60]
  40129c:	ldr	x1, [sp, #24]
  4012a0:	add	x1, x1, x0
  4012a4:	ldr	x0, [sp, #40]
  4012a8:	cmp	x1, x0
  4012ac:	b.eq	4012cc <ferror@plt+0x41c>  // b.none
  4012b0:	ldr	x0, [sp, #40]
  4012b4:	cmp	x0, #0x0
  4012b8:	b.eq	4012d4 <ferror@plt+0x424>  // b.none
  4012bc:	ldr	x0, [sp, #40]
  4012c0:	ldrb	w0, [x0]
  4012c4:	cmp	w0, #0x0
  4012c8:	b.eq	4012d4 <ferror@plt+0x424>  // b.none
  4012cc:	mov	w0, #0x1                   	// #1
  4012d0:	b	4012ec <ferror@plt+0x43c>
  4012d4:	ldr	x0, [sp, #48]
  4012d8:	cmp	x0, #0x0
  4012dc:	b.gt	4012e8 <ferror@plt+0x438>
  4012e0:	mov	w0, #0x1                   	// #1
  4012e4:	b	4012ec <ferror@plt+0x43c>
  4012e8:	mov	w0, #0x0                   	// #0
  4012ec:	ldp	x29, x30, [sp], #64
  4012f0:	ret
  4012f4:	stp	x29, x30, [sp, #-112]!
  4012f8:	mov	x29, sp
  4012fc:	str	w0, [sp, #28]
  401300:	str	x1, [sp, #16]
  401304:	str	wzr, [sp, #108]
  401308:	mov	x0, #0x80                  	// #128
  40130c:	str	x0, [sp, #96]
  401310:	adrp	x0, 412000 <ferror@plt+0x11150>
  401314:	add	x0, x0, #0x110
  401318:	ldr	x1, [x0]
  40131c:	adrp	x0, 412000 <ferror@plt+0x11150>
  401320:	add	x0, x0, #0xf0
  401324:	str	x1, [x0]
  401328:	adrp	x0, 401000 <ferror@plt+0x150>
  40132c:	add	x1, x0, #0x9e0
  401330:	mov	w0, #0x6                   	// #6
  401334:	bl	400ea0 <setlocale@plt>
  401338:	adrp	x0, 401000 <ferror@plt+0x150>
  40133c:	add	x1, x0, #0x9e8
  401340:	adrp	x0, 401000 <ferror@plt+0x150>
  401344:	add	x0, x0, #0xa00
  401348:	bl	400dc0 <bindtextdomain@plt>
  40134c:	adrp	x0, 401000 <ferror@plt+0x150>
  401350:	add	x0, x0, #0xa00
  401354:	bl	400e20 <textdomain@plt>
  401358:	adrp	x0, 401000 <ferror@plt+0x150>
  40135c:	add	x0, x0, #0x788
  401360:	bl	4018b8 <ferror@plt+0xa08>
  401364:	nop
  401368:	mov	x4, #0x0                   	// #0
  40136c:	adrp	x0, 401000 <ferror@plt+0x150>
  401370:	add	x3, x0, #0xa88
  401374:	adrp	x0, 401000 <ferror@plt+0x150>
  401378:	add	x2, x0, #0xa38
  40137c:	ldr	x1, [sp, #16]
  401380:	ldr	w0, [sp, #28]
  401384:	bl	400e30 <getopt_long@plt>
  401388:	str	w0, [sp, #84]
  40138c:	ldr	w0, [sp, #84]
  401390:	cmn	w0, #0x1
  401394:	b.eq	401408 <ferror@plt+0x558>  // b.none
  401398:	ldr	w0, [sp, #84]
  40139c:	cmp	w0, #0x56
  4013a0:	b.eq	4013b4 <ferror@plt+0x504>  // b.none
  4013a4:	ldr	w0, [sp, #84]
  4013a8:	cmp	w0, #0x68
  4013ac:	b.eq	4013e8 <ferror@plt+0x538>  // b.none
  4013b0:	b	4013f8 <ferror@plt+0x548>
  4013b4:	adrp	x0, 401000 <ferror@plt+0x150>
  4013b8:	add	x0, x0, #0xa10
  4013bc:	bl	400e80 <gettext@plt>
  4013c0:	mov	x3, x0
  4013c4:	adrp	x0, 412000 <ferror@plt+0x11150>
  4013c8:	add	x0, x0, #0x110
  4013cc:	ldr	x1, [x0]
  4013d0:	adrp	x0, 401000 <ferror@plt+0x150>
  4013d4:	add	x2, x0, #0xa20
  4013d8:	mov	x0, x3
  4013dc:	bl	400e60 <printf@plt>
  4013e0:	mov	w0, #0x0                   	// #0
  4013e4:	b	4016c0 <ferror@plt+0x810>
  4013e8:	adrp	x0, 412000 <ferror@plt+0x11150>
  4013ec:	add	x0, x0, #0x108
  4013f0:	ldr	x0, [x0]
  4013f4:	bl	401168 <ferror@plt+0x2b8>
  4013f8:	adrp	x0, 412000 <ferror@plt+0x11150>
  4013fc:	add	x0, x0, #0xf8
  401400:	ldr	x0, [x0]
  401404:	bl	401168 <ferror@plt+0x2b8>
  401408:	adrp	x0, 412000 <ferror@plt+0x11150>
  40140c:	add	x0, x0, #0x100
  401410:	ldr	w0, [x0]
  401414:	ldr	w1, [sp, #28]
  401418:	sub	w0, w1, w0
  40141c:	str	w0, [sp, #28]
  401420:	adrp	x0, 412000 <ferror@plt+0x11150>
  401424:	add	x0, x0, #0x100
  401428:	ldr	w0, [x0]
  40142c:	sxtw	x0, w0
  401430:	lsl	x0, x0, #3
  401434:	ldr	x1, [sp, #16]
  401438:	add	x0, x1, x0
  40143c:	str	x0, [sp, #16]
  401440:	ldr	w0, [sp, #28]
  401444:	cmp	w0, #0x0
  401448:	b.ne	40145c <ferror@plt+0x5ac>  // b.any
  40144c:	adrp	x0, 412000 <ferror@plt+0x11150>
  401450:	add	x0, x0, #0xf8
  401454:	ldr	x0, [x0]
  401458:	bl	401168 <ferror@plt+0x2b8>
  40145c:	ldr	x0, [sp, #96]
  401460:	bl	401088 <ferror@plt+0x1d8>
  401464:	str	x0, [sp, #88]
  401468:	str	wzr, [sp, #104]
  40146c:	b	4016a4 <ferror@plt+0x7f4>
  401470:	ldrsw	x0, [sp, #104]
  401474:	lsl	x0, x0, #3
  401478:	ldr	x1, [sp, #16]
  40147c:	add	x0, x1, x0
  401480:	ldr	x0, [x0]
  401484:	bl	400d10 <strlen@plt>
  401488:	add	x0, x0, #0xb
  40148c:	str	x0, [sp, #72]
  401490:	ldr	x0, [sp, #72]
  401494:	bl	401088 <ferror@plt+0x1d8>
  401498:	str	x0, [sp, #64]
  40149c:	ldrsw	x0, [sp, #104]
  4014a0:	lsl	x0, x0, #3
  4014a4:	ldr	x1, [sp, #16]
  4014a8:	add	x0, x1, x0
  4014ac:	ldr	x0, [x0]
  4014b0:	bl	40122c <ferror@plt+0x37c>
  4014b4:	cmp	w0, #0x0
  4014b8:	b.eq	401508 <ferror@plt+0x658>  // b.none
  4014bc:	adrp	x0, 401000 <ferror@plt+0x150>
  4014c0:	add	x0, x0, #0xa40
  4014c4:	bl	400e80 <gettext@plt>
  4014c8:	mov	x2, x0
  4014cc:	ldrsw	x0, [sp, #104]
  4014d0:	lsl	x0, x0, #3
  4014d4:	ldr	x1, [sp, #16]
  4014d8:	add	x0, x1, x0
  4014dc:	ldr	x1, [x0]
  4014e0:	mov	w0, #0x1                   	// #1
  4014e4:	str	w0, [sp, #44]
  4014e8:	str	wzr, [sp, #40]
  4014ec:	str	x2, [sp, #32]
  4014f0:	mov	x3, x1
  4014f4:	ldr	x2, [sp, #32]
  4014f8:	ldr	w1, [sp, #40]
  4014fc:	ldr	w0, [sp, #44]
  401500:	bl	400d40 <error@plt>
  401504:	nop
  401508:	ldrsw	x0, [sp, #104]
  40150c:	lsl	x0, x0, #3
  401510:	ldr	x1, [sp, #16]
  401514:	add	x0, x1, x0
  401518:	ldr	x0, [x0]
  40151c:	ldrb	w0, [x0]
  401520:	cmp	w0, #0x2f
  401524:	b.eq	40155c <ferror@plt+0x6ac>  // b.none
  401528:	ldr	x4, [sp, #72]
  40152c:	ldrsw	x0, [sp, #104]
  401530:	lsl	x0, x0, #3
  401534:	ldr	x1, [sp, #16]
  401538:	add	x0, x1, x0
  40153c:	ldr	x0, [x0]
  401540:	mov	x3, x0
  401544:	adrp	x0, 401000 <ferror@plt+0x150>
  401548:	add	x2, x0, #0xa58
  40154c:	mov	x1, x4
  401550:	ldr	x0, [sp, #64]
  401554:	bl	400d80 <snprintf@plt>
  401558:	b	4015b0 <ferror@plt+0x700>
  40155c:	ldr	x4, [sp, #72]
  401560:	ldrsw	x0, [sp, #104]
  401564:	lsl	x0, x0, #3
  401568:	ldr	x1, [sp, #16]
  40156c:	add	x0, x1, x0
  401570:	ldr	x0, [x0]
  401574:	mov	x3, x0
  401578:	adrp	x0, 401000 <ferror@plt+0x150>
  40157c:	add	x2, x0, #0xa68
  401580:	mov	x1, x4
  401584:	ldr	x0, [sp, #64]
  401588:	bl	400d80 <snprintf@plt>
  40158c:	b	4015b0 <ferror@plt+0x700>
  401590:	ldr	x0, [sp, #96]
  401594:	lsl	x0, x0, #1
  401598:	str	x0, [sp, #96]
  40159c:	ldr	x0, [sp, #96]
  4015a0:	mov	x1, x0
  4015a4:	ldr	x0, [sp, #88]
  4015a8:	bl	4010f4 <ferror@plt+0x244>
  4015ac:	str	x0, [sp, #88]
  4015b0:	ldr	x0, [sp, #96]
  4015b4:	mov	x2, x0
  4015b8:	ldr	x1, [sp, #88]
  4015bc:	ldr	x0, [sp, #64]
  4015c0:	bl	400d50 <readlink@plt>
  4015c4:	str	x0, [sp, #56]
  4015c8:	ldr	x1, [sp, #56]
  4015cc:	ldr	x0, [sp, #96]
  4015d0:	cmp	x1, x0
  4015d4:	b.eq	401590 <ferror@plt+0x6e0>  // b.none
  4015d8:	ldr	x0, [sp, #64]
  4015dc:	bl	400e50 <free@plt>
  4015e0:	ldr	x0, [sp, #56]
  4015e4:	cmp	x0, #0x0
  4015e8:	b.ge	401658 <ferror@plt+0x7a8>  // b.tcont
  4015ec:	bl	400e70 <__errno_location@plt>
  4015f0:	ldr	w0, [x0]
  4015f4:	cmp	w0, #0x2
  4015f8:	b.eq	401608 <ferror@plt+0x758>  // b.none
  4015fc:	bl	400e70 <__errno_location@plt>
  401600:	ldr	w0, [x0]
  401604:	b	40160c <ferror@plt+0x75c>
  401608:	mov	w0, #0x3                   	// #3
  40160c:	bl	400df0 <strerror@plt>
  401610:	str	x0, [sp, #48]
  401614:	mov	w0, #0x1                   	// #1
  401618:	str	w0, [sp, #108]
  40161c:	adrp	x0, 412000 <ferror@plt+0x11150>
  401620:	add	x0, x0, #0xf8
  401624:	ldr	x4, [x0]
  401628:	ldrsw	x0, [sp, #104]
  40162c:	lsl	x0, x0, #3
  401630:	ldr	x1, [sp, #16]
  401634:	add	x0, x1, x0
  401638:	ldr	x0, [x0]
  40163c:	ldr	x3, [sp, #48]
  401640:	mov	x2, x0
  401644:	adrp	x0, 401000 <ferror@plt+0x150>
  401648:	add	x1, x0, #0xa70
  40164c:	mov	x0, x4
  401650:	bl	400e90 <fprintf@plt>
  401654:	b	401698 <ferror@plt+0x7e8>
  401658:	ldr	x0, [sp, #56]
  40165c:	ldr	x1, [sp, #88]
  401660:	add	x0, x1, x0
  401664:	strb	wzr, [x0]
  401668:	ldr	x0, [sp, #88]
  40166c:	str	x0, [sp, #48]
  401670:	ldrsw	x0, [sp, #104]
  401674:	lsl	x0, x0, #3
  401678:	ldr	x1, [sp, #16]
  40167c:	add	x0, x1, x0
  401680:	ldr	x0, [x0]
  401684:	ldr	x2, [sp, #48]
  401688:	mov	x1, x0
  40168c:	adrp	x0, 401000 <ferror@plt+0x150>
  401690:	add	x0, x0, #0xa70
  401694:	bl	400e60 <printf@plt>
  401698:	ldr	w0, [sp, #104]
  40169c:	add	w0, w0, #0x1
  4016a0:	str	w0, [sp, #104]
  4016a4:	ldr	w1, [sp, #104]
  4016a8:	ldr	w0, [sp, #28]
  4016ac:	cmp	w1, w0
  4016b0:	b.lt	401470 <ferror@plt+0x5c0>  // b.tstop
  4016b4:	ldr	x0, [sp, #88]
  4016b8:	bl	400e50 <free@plt>
  4016bc:	ldr	w0, [sp, #108]
  4016c0:	ldp	x29, x30, [sp], #112
  4016c4:	ret
  4016c8:	stp	x29, x30, [sp, #-48]!
  4016cc:	mov	x29, sp
  4016d0:	str	x0, [sp, #24]
  4016d4:	ldr	x0, [sp, #24]
  4016d8:	bl	400d70 <__fpending@plt>
  4016dc:	cmp	x0, #0x0
  4016e0:	cset	w0, ne  // ne = any
  4016e4:	and	w0, w0, #0xff
  4016e8:	str	w0, [sp, #44]
  4016ec:	ldr	x0, [sp, #24]
  4016f0:	bl	400eb0 <ferror@plt>
  4016f4:	cmp	w0, #0x0
  4016f8:	cset	w0, ne  // ne = any
  4016fc:	and	w0, w0, #0xff
  401700:	str	w0, [sp, #40]
  401704:	ldr	x0, [sp, #24]
  401708:	bl	400d90 <fclose@plt>
  40170c:	cmp	w0, #0x0
  401710:	cset	w0, ne  // ne = any
  401714:	and	w0, w0, #0xff
  401718:	str	w0, [sp, #36]
  40171c:	ldr	w0, [sp, #40]
  401720:	cmp	w0, #0x0
  401724:	b.ne	401750 <ferror@plt+0x8a0>  // b.any
  401728:	ldr	w0, [sp, #36]
  40172c:	cmp	w0, #0x0
  401730:	b.eq	40177c <ferror@plt+0x8cc>  // b.none
  401734:	ldr	w0, [sp, #44]
  401738:	cmp	w0, #0x0
  40173c:	b.ne	401750 <ferror@plt+0x8a0>  // b.any
  401740:	bl	400e70 <__errno_location@plt>
  401744:	ldr	w0, [x0]
  401748:	cmp	w0, #0x9
  40174c:	b.eq	40177c <ferror@plt+0x8cc>  // b.none
  401750:	ldr	w0, [sp, #36]
  401754:	cmp	w0, #0x0
  401758:	b.ne	401774 <ferror@plt+0x8c4>  // b.any
  40175c:	bl	400e70 <__errno_location@plt>
  401760:	ldr	w0, [x0]
  401764:	cmp	w0, #0x20
  401768:	b.eq	401774 <ferror@plt+0x8c4>  // b.none
  40176c:	bl	400e70 <__errno_location@plt>
  401770:	str	wzr, [x0]
  401774:	mov	w0, #0xffffffff            	// #-1
  401778:	b	401780 <ferror@plt+0x8d0>
  40177c:	mov	w0, #0x0                   	// #0
  401780:	ldp	x29, x30, [sp], #48
  401784:	ret
  401788:	stp	x29, x30, [sp, #-48]!
  40178c:	mov	x29, sp
  401790:	adrp	x0, 412000 <ferror@plt+0x11150>
  401794:	add	x0, x0, #0x108
  401798:	ldr	x0, [x0]
  40179c:	bl	4016c8 <ferror@plt+0x818>
  4017a0:	cmp	w0, #0x0
  4017a4:	b.eq	401804 <ferror@plt+0x954>  // b.none
  4017a8:	bl	400e70 <__errno_location@plt>
  4017ac:	ldr	w0, [x0]
  4017b0:	cmp	w0, #0x20
  4017b4:	b.eq	401804 <ferror@plt+0x954>  // b.none
  4017b8:	adrp	x0, 401000 <ferror@plt+0x150>
  4017bc:	add	x0, x0, #0xae8
  4017c0:	bl	400e80 <gettext@plt>
  4017c4:	str	x0, [sp, #40]
  4017c8:	bl	400e70 <__errno_location@plt>
  4017cc:	ldr	w0, [x0]
  4017d0:	str	wzr, [sp, #36]
  4017d4:	str	w0, [sp, #32]
  4017d8:	adrp	x0, 401000 <ferror@plt+0x150>
  4017dc:	add	x0, x0, #0xaf8
  4017e0:	str	x0, [sp, #24]
  4017e4:	ldr	x3, [sp, #40]
  4017e8:	ldr	x2, [sp, #24]
  4017ec:	ldr	w1, [sp, #32]
  4017f0:	ldr	w0, [sp, #36]
  4017f4:	bl	400d40 <error@plt>
  4017f8:	nop
  4017fc:	mov	w0, #0x1                   	// #1
  401800:	bl	400d00 <_exit@plt>
  401804:	adrp	x0, 412000 <ferror@plt+0x11150>
  401808:	add	x0, x0, #0xf8
  40180c:	ldr	x0, [x0]
  401810:	bl	4016c8 <ferror@plt+0x818>
  401814:	cmp	w0, #0x0
  401818:	b.eq	401824 <ferror@plt+0x974>  // b.none
  40181c:	mov	w0, #0x1                   	// #1
  401820:	bl	400d00 <_exit@plt>
  401824:	nop
  401828:	ldp	x29, x30, [sp], #48
  40182c:	ret
  401830:	stp	x29, x30, [sp, #-64]!
  401834:	mov	x29, sp
  401838:	stp	x19, x20, [sp, #16]
  40183c:	adrp	x20, 411000 <ferror@plt+0x10150>
  401840:	add	x20, x20, #0xde0
  401844:	stp	x21, x22, [sp, #32]
  401848:	adrp	x21, 411000 <ferror@plt+0x10150>
  40184c:	add	x21, x21, #0xdd8
  401850:	sub	x20, x20, x21
  401854:	mov	w22, w0
  401858:	stp	x23, x24, [sp, #48]
  40185c:	mov	x23, x1
  401860:	mov	x24, x2
  401864:	bl	400cc0 <_exit@plt-0x40>
  401868:	cmp	xzr, x20, asr #3
  40186c:	b.eq	401898 <ferror@plt+0x9e8>  // b.none
  401870:	asr	x20, x20, #3
  401874:	mov	x19, #0x0                   	// #0
  401878:	ldr	x3, [x21, x19, lsl #3]
  40187c:	mov	x2, x24
  401880:	add	x19, x19, #0x1
  401884:	mov	x1, x23
  401888:	mov	w0, w22
  40188c:	blr	x3
  401890:	cmp	x20, x19
  401894:	b.ne	401878 <ferror@plt+0x9c8>  // b.any
  401898:	ldp	x19, x20, [sp, #16]
  40189c:	ldp	x21, x22, [sp, #32]
  4018a0:	ldp	x23, x24, [sp, #48]
  4018a4:	ldp	x29, x30, [sp], #64
  4018a8:	ret
  4018ac:	nop
  4018b0:	ret
  4018b4:	nop
  4018b8:	adrp	x2, 412000 <ferror@plt+0x11150>
  4018bc:	mov	x1, #0x0                   	// #0
  4018c0:	ldr	x2, [x2, #232]
  4018c4:	b	400d60 <__cxa_atexit@plt>

Disassembly of section .fini:

00000000004018c8 <.fini>:
  4018c8:	stp	x29, x30, [sp, #-16]!
  4018cc:	mov	x29, sp
  4018d0:	ldp	x29, x30, [sp], #16
  4018d4:	ret
