
exercise1_FreeRTOS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000052d0  08000110  08000110  00010110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000e0  080053e0  080053e0  000153e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080054c0  080054c0  00020060  2**0
                  CONTENTS
  4 .ARM          00000000  080054c0  080054c0  00020060  2**0
                  CONTENTS
  5 .preinit_array 00000000  080054c0  080054c0  00020060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080054c0  080054c0  000154c0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080054c4  080054c4  000154c4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000060  20000000  080054c8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001bf0  20000060  08005528  00020060  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001c50  08005528  00021c50  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020060  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020089  2**0
                  CONTENTS, READONLY
 13 .debug_info   000177e1  00000000  00000000  000200cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000035b1  00000000  00000000  000378ad  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001428  00000000  00000000  0003ae60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000fb0  00000000  00000000  0003c288  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000030da  00000000  00000000  0003d238  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00017053  00000000  00000000  00040312  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00094052  00000000  00000000  00057365  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000056c4  00000000  00000000  000eb3b8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000054  00000000  00000000  000f0a7c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000060 	.word	0x20000060
 800012c:	00000000 	.word	0x00000000
 8000130:	080053c8 	.word	0x080053c8

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000064 	.word	0x20000064
 800014c:	080053c8 	.word	0x080053c8

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000160:	b580      	push	{r7, lr}
 8000162:	af00      	add	r7, sp, #0
//  app_handle.LEDsForBlink[5].Pin  = GPIO_PIN_9;
//  app_handle.LEDsForBlink[6].Port = GPIOA;
//  app_handle.LEDsForBlink[6].Pin  = GPIO_PIN_12;
//  app_handle.LEDsForBlink[7].Port = GPIOA;
//  app_handle.LEDsForBlink[7].Pin  = GPIO_PIN_6;
	handle_uart.huart = &huart2;
 8000164:	4b08      	ldr	r3, [pc, #32]	; (8000188 <main+0x28>)
 8000166:	4a09      	ldr	r2, [pc, #36]	; (800018c <main+0x2c>)
 8000168:	60da      	str	r2, [r3, #12]
	handle_uart.task_stack_size = 128;
 800016a:	4b07      	ldr	r3, [pc, #28]	; (8000188 <main+0x28>)
 800016c:	2280      	movs	r2, #128	; 0x80
 800016e:	609a      	str	r2, [r3, #8]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000170:	f000 fba6 	bl	80008c0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000174:	f000 f80c 	bl	8000190 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000178:	f000 f87a 	bl	8000270 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800017c:	f000 f84e 	bl	800021c <MX_USART2_UART_Init>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  task_create(&handle_uart);
 8000180:	4801      	ldr	r0, [pc, #4]	; (8000188 <main+0x28>)
 8000182:	f000 fadb 	bl	800073c <task_create>

  while (1)
 8000186:	e7fe      	b.n	8000186 <main+0x26>
 8000188:	200000c4 	.word	0x200000c4
 800018c:	2000007c 	.word	0x2000007c

08000190 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000190:	b580      	push	{r7, lr}
 8000192:	b090      	sub	sp, #64	; 0x40
 8000194:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000196:	f107 0318 	add.w	r3, r7, #24
 800019a:	2228      	movs	r2, #40	; 0x28
 800019c:	2100      	movs	r1, #0
 800019e:	4618      	mov	r0, r3
 80001a0:	f005 f82c 	bl	80051fc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80001a4:	1d3b      	adds	r3, r7, #4
 80001a6:	2200      	movs	r2, #0
 80001a8:	601a      	str	r2, [r3, #0]
 80001aa:	605a      	str	r2, [r3, #4]
 80001ac:	609a      	str	r2, [r3, #8]
 80001ae:	60da      	str	r2, [r3, #12]
 80001b0:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80001b2:	2301      	movs	r3, #1
 80001b4:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80001b6:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 80001ba:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80001bc:	2300      	movs	r3, #0
 80001be:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80001c0:	2301      	movs	r3, #1
 80001c2:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80001c4:	2302      	movs	r3, #2
 80001c6:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80001c8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80001cc:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80001ce:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80001d2:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80001d4:	f107 0318 	add.w	r3, r7, #24
 80001d8:	4618      	mov	r0, r3
 80001da:	f000 ff0b 	bl	8000ff4 <HAL_RCC_OscConfig>
 80001de:	4603      	mov	r3, r0
 80001e0:	2b00      	cmp	r3, #0
 80001e2:	d001      	beq.n	80001e8 <SystemClock_Config+0x58>
  {
    Error_Handler();
 80001e4:	f000 f915 	bl	8000412 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80001e8:	230f      	movs	r3, #15
 80001ea:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80001ec:	2302      	movs	r3, #2
 80001ee:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80001f0:	2300      	movs	r3, #0
 80001f2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80001f4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80001f8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80001fa:	2300      	movs	r3, #0
 80001fc:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80001fe:	1d3b      	adds	r3, r7, #4
 8000200:	2102      	movs	r1, #2
 8000202:	4618      	mov	r0, r3
 8000204:	f001 f978 	bl	80014f8 <HAL_RCC_ClockConfig>
 8000208:	4603      	mov	r3, r0
 800020a:	2b00      	cmp	r3, #0
 800020c:	d001      	beq.n	8000212 <SystemClock_Config+0x82>
  {
    Error_Handler();
 800020e:	f000 f900 	bl	8000412 <Error_Handler>
  }
}
 8000212:	bf00      	nop
 8000214:	3740      	adds	r7, #64	; 0x40
 8000216:	46bd      	mov	sp, r7
 8000218:	bd80      	pop	{r7, pc}
	...

0800021c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800021c:	b580      	push	{r7, lr}
 800021e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000220:	4b11      	ldr	r3, [pc, #68]	; (8000268 <MX_USART2_UART_Init+0x4c>)
 8000222:	4a12      	ldr	r2, [pc, #72]	; (800026c <MX_USART2_UART_Init+0x50>)
 8000224:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000226:	4b10      	ldr	r3, [pc, #64]	; (8000268 <MX_USART2_UART_Init+0x4c>)
 8000228:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800022c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800022e:	4b0e      	ldr	r3, [pc, #56]	; (8000268 <MX_USART2_UART_Init+0x4c>)
 8000230:	2200      	movs	r2, #0
 8000232:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000234:	4b0c      	ldr	r3, [pc, #48]	; (8000268 <MX_USART2_UART_Init+0x4c>)
 8000236:	2200      	movs	r2, #0
 8000238:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800023a:	4b0b      	ldr	r3, [pc, #44]	; (8000268 <MX_USART2_UART_Init+0x4c>)
 800023c:	2200      	movs	r2, #0
 800023e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000240:	4b09      	ldr	r3, [pc, #36]	; (8000268 <MX_USART2_UART_Init+0x4c>)
 8000242:	220c      	movs	r2, #12
 8000244:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000246:	4b08      	ldr	r3, [pc, #32]	; (8000268 <MX_USART2_UART_Init+0x4c>)
 8000248:	2200      	movs	r2, #0
 800024a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800024c:	4b06      	ldr	r3, [pc, #24]	; (8000268 <MX_USART2_UART_Init+0x4c>)
 800024e:	2200      	movs	r2, #0
 8000250:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000252:	4805      	ldr	r0, [pc, #20]	; (8000268 <MX_USART2_UART_Init+0x4c>)
 8000254:	f001 fd58 	bl	8001d08 <HAL_UART_Init>
 8000258:	4603      	mov	r3, r0
 800025a:	2b00      	cmp	r3, #0
 800025c:	d001      	beq.n	8000262 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800025e:	f000 f8d8 	bl	8000412 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000262:	bf00      	nop
 8000264:	bd80      	pop	{r7, pc}
 8000266:	bf00      	nop
 8000268:	2000007c 	.word	0x2000007c
 800026c:	40004400 	.word	0x40004400

08000270 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000270:	b580      	push	{r7, lr}
 8000272:	b088      	sub	sp, #32
 8000274:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000276:	f107 0310 	add.w	r3, r7, #16
 800027a:	2200      	movs	r2, #0
 800027c:	601a      	str	r2, [r3, #0]
 800027e:	605a      	str	r2, [r3, #4]
 8000280:	609a      	str	r2, [r3, #8]
 8000282:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000284:	4b56      	ldr	r3, [pc, #344]	; (80003e0 <MX_GPIO_Init+0x170>)
 8000286:	699b      	ldr	r3, [r3, #24]
 8000288:	4a55      	ldr	r2, [pc, #340]	; (80003e0 <MX_GPIO_Init+0x170>)
 800028a:	f043 0310 	orr.w	r3, r3, #16
 800028e:	6193      	str	r3, [r2, #24]
 8000290:	4b53      	ldr	r3, [pc, #332]	; (80003e0 <MX_GPIO_Init+0x170>)
 8000292:	699b      	ldr	r3, [r3, #24]
 8000294:	f003 0310 	and.w	r3, r3, #16
 8000298:	60fb      	str	r3, [r7, #12]
 800029a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800029c:	4b50      	ldr	r3, [pc, #320]	; (80003e0 <MX_GPIO_Init+0x170>)
 800029e:	699b      	ldr	r3, [r3, #24]
 80002a0:	4a4f      	ldr	r2, [pc, #316]	; (80003e0 <MX_GPIO_Init+0x170>)
 80002a2:	f043 0320 	orr.w	r3, r3, #32
 80002a6:	6193      	str	r3, [r2, #24]
 80002a8:	4b4d      	ldr	r3, [pc, #308]	; (80003e0 <MX_GPIO_Init+0x170>)
 80002aa:	699b      	ldr	r3, [r3, #24]
 80002ac:	f003 0320 	and.w	r3, r3, #32
 80002b0:	60bb      	str	r3, [r7, #8]
 80002b2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80002b4:	4b4a      	ldr	r3, [pc, #296]	; (80003e0 <MX_GPIO_Init+0x170>)
 80002b6:	699b      	ldr	r3, [r3, #24]
 80002b8:	4a49      	ldr	r2, [pc, #292]	; (80003e0 <MX_GPIO_Init+0x170>)
 80002ba:	f043 0304 	orr.w	r3, r3, #4
 80002be:	6193      	str	r3, [r2, #24]
 80002c0:	4b47      	ldr	r3, [pc, #284]	; (80003e0 <MX_GPIO_Init+0x170>)
 80002c2:	699b      	ldr	r3, [r3, #24]
 80002c4:	f003 0304 	and.w	r3, r3, #4
 80002c8:	607b      	str	r3, [r7, #4]
 80002ca:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80002cc:	4b44      	ldr	r3, [pc, #272]	; (80003e0 <MX_GPIO_Init+0x170>)
 80002ce:	699b      	ldr	r3, [r3, #24]
 80002d0:	4a43      	ldr	r2, [pc, #268]	; (80003e0 <MX_GPIO_Init+0x170>)
 80002d2:	f043 0308 	orr.w	r3, r3, #8
 80002d6:	6193      	str	r3, [r2, #24]
 80002d8:	4b41      	ldr	r3, [pc, #260]	; (80003e0 <MX_GPIO_Init+0x170>)
 80002da:	699b      	ldr	r3, [r3, #24]
 80002dc:	f003 0308 	and.w	r3, r3, #8
 80002e0:	603b      	str	r3, [r7, #0]
 80002e2:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|GPIO_PIN_6|GPIO_PIN_12, GPIO_PIN_RESET);
 80002e4:	2200      	movs	r2, #0
 80002e6:	f44f 5183 	mov.w	r1, #4192	; 0x1060
 80002ea:	483e      	ldr	r0, [pc, #248]	; (80003e4 <MX_GPIO_Init+0x174>)
 80002ec:	f000 fe30 	bl	8000f50 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);
 80002f0:	2200      	movs	r2, #0
 80002f2:	f44f 7158 	mov.w	r1, #864	; 0x360
 80002f6:	483c      	ldr	r0, [pc, #240]	; (80003e8 <MX_GPIO_Init+0x178>)
 80002f8:	f000 fe2a 	bl	8000f50 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);
 80002fc:	2200      	movs	r2, #0
 80002fe:	f44f 7140 	mov.w	r1, #768	; 0x300
 8000302:	483a      	ldr	r0, [pc, #232]	; (80003ec <MX_GPIO_Init+0x17c>)
 8000304:	f000 fe24 	bl	8000f50 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : Button_Pin */
  GPIO_InitStruct.Pin = Button_Pin;
 8000308:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800030c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800030e:	4b38      	ldr	r3, [pc, #224]	; (80003f0 <MX_GPIO_Init+0x180>)
 8000310:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000312:	2300      	movs	r3, #0
 8000314:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(Button_GPIO_Port, &GPIO_InitStruct);
 8000316:	f107 0310 	add.w	r3, r7, #16
 800031a:	4619      	mov	r1, r3
 800031c:	4832      	ldr	r0, [pc, #200]	; (80003e8 <MX_GPIO_Init+0x178>)
 800031e:	f000 fc93 	bl	8000c48 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA4 PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_9;
 8000322:	f44f 7304 	mov.w	r3, #528	; 0x210
 8000326:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000328:	2300      	movs	r3, #0
 800032a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800032c:	2300      	movs	r3, #0
 800032e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000330:	f107 0310 	add.w	r3, r7, #16
 8000334:	4619      	mov	r1, r3
 8000336:	482b      	ldr	r0, [pc, #172]	; (80003e4 <MX_GPIO_Init+0x174>)
 8000338:	f000 fc86 	bl	8000c48 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin PA6 PA12 */
  GPIO_InitStruct.Pin = LD2_Pin|GPIO_PIN_6|GPIO_PIN_12;
 800033c:	f44f 5383 	mov.w	r3, #4192	; 0x1060
 8000340:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000342:	2301      	movs	r3, #1
 8000344:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000346:	2300      	movs	r3, #0
 8000348:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800034a:	2303      	movs	r3, #3
 800034c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800034e:	f107 0310 	add.w	r3, r7, #16
 8000352:	4619      	mov	r1, r3
 8000354:	4823      	ldr	r0, [pc, #140]	; (80003e4 <MX_GPIO_Init+0x174>)
 8000356:	f000 fc77 	bl	8000c48 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC5 PC6 PC8 PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_8|GPIO_PIN_9;
 800035a:	f44f 7358 	mov.w	r3, #864	; 0x360
 800035e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000360:	2301      	movs	r3, #1
 8000362:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000364:	2300      	movs	r3, #0
 8000366:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000368:	2303      	movs	r3, #3
 800036a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800036c:	f107 0310 	add.w	r3, r7, #16
 8000370:	4619      	mov	r1, r3
 8000372:	481d      	ldr	r0, [pc, #116]	; (80003e8 <MX_GPIO_Init+0x178>)
 8000374:	f000 fc68 	bl	8000c48 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB2 PB11 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_11;
 8000378:	f640 0305 	movw	r3, #2053	; 0x805
 800037c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800037e:	2300      	movs	r3, #0
 8000380:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000382:	2300      	movs	r3, #0
 8000384:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000386:	f107 0310 	add.w	r3, r7, #16
 800038a:	4619      	mov	r1, r3
 800038c:	4817      	ldr	r0, [pc, #92]	; (80003ec <MX_GPIO_Init+0x17c>)
 800038e:	f000 fc5b 	bl	8000c48 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8000392:	2380      	movs	r3, #128	; 0x80
 8000394:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000396:	2300      	movs	r3, #0
 8000398:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800039a:	2300      	movs	r3, #0
 800039c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800039e:	f107 0310 	add.w	r3, r7, #16
 80003a2:	4619      	mov	r1, r3
 80003a4:	4810      	ldr	r0, [pc, #64]	; (80003e8 <MX_GPIO_Init+0x178>)
 80003a6:	f000 fc4f 	bl	8000c48 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80003aa:	f44f 7340 	mov.w	r3, #768	; 0x300
 80003ae:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80003b0:	2301      	movs	r3, #1
 80003b2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80003b4:	2300      	movs	r3, #0
 80003b6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80003b8:	2303      	movs	r3, #3
 80003ba:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80003bc:	f107 0310 	add.w	r3, r7, #16
 80003c0:	4619      	mov	r1, r3
 80003c2:	480a      	ldr	r0, [pc, #40]	; (80003ec <MX_GPIO_Init+0x17c>)
 80003c4:	f000 fc40 	bl	8000c48 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 80003c8:	2200      	movs	r2, #0
 80003ca:	2105      	movs	r1, #5
 80003cc:	2028      	movs	r0, #40	; 0x28
 80003ce:	f000 fb5e 	bl	8000a8e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80003d2:	2028      	movs	r0, #40	; 0x28
 80003d4:	f000 fb77 	bl	8000ac6 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */

/* USER CODE END MX_GPIO_Init_2 */
}
 80003d8:	bf00      	nop
 80003da:	3720      	adds	r7, #32
 80003dc:	46bd      	mov	sp, r7
 80003de:	bd80      	pop	{r7, pc}
 80003e0:	40021000 	.word	0x40021000
 80003e4:	40010800 	.word	0x40010800
 80003e8:	40011000 	.word	0x40011000
 80003ec:	40010c00 	.word	0x40010c00
 80003f0:	10210000 	.word	0x10210000

080003f4 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80003f4:	b580      	push	{r7, lr}
 80003f6:	b082      	sub	sp, #8
 80003f8:	af00      	add	r7, sp, #0
 80003fa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM2) {
 80003fc:	687b      	ldr	r3, [r7, #4]
 80003fe:	681b      	ldr	r3, [r3, #0]
 8000400:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000404:	d101      	bne.n	800040a <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000406:	f000 fa71 	bl	80008ec <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800040a:	bf00      	nop
 800040c:	3708      	adds	r7, #8
 800040e:	46bd      	mov	sp, r7
 8000410:	bd80      	pop	{r7, pc}

08000412 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000412:	b480      	push	{r7}
 8000414:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000416:	b672      	cpsid	i
}
 8000418:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800041a:	e7fe      	b.n	800041a <Error_Handler+0x8>

0800041c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800041c:	b580      	push	{r7, lr}
 800041e:	b082      	sub	sp, #8
 8000420:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000422:	4b15      	ldr	r3, [pc, #84]	; (8000478 <HAL_MspInit+0x5c>)
 8000424:	699b      	ldr	r3, [r3, #24]
 8000426:	4a14      	ldr	r2, [pc, #80]	; (8000478 <HAL_MspInit+0x5c>)
 8000428:	f043 0301 	orr.w	r3, r3, #1
 800042c:	6193      	str	r3, [r2, #24]
 800042e:	4b12      	ldr	r3, [pc, #72]	; (8000478 <HAL_MspInit+0x5c>)
 8000430:	699b      	ldr	r3, [r3, #24]
 8000432:	f003 0301 	and.w	r3, r3, #1
 8000436:	607b      	str	r3, [r7, #4]
 8000438:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800043a:	4b0f      	ldr	r3, [pc, #60]	; (8000478 <HAL_MspInit+0x5c>)
 800043c:	69db      	ldr	r3, [r3, #28]
 800043e:	4a0e      	ldr	r2, [pc, #56]	; (8000478 <HAL_MspInit+0x5c>)
 8000440:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000444:	61d3      	str	r3, [r2, #28]
 8000446:	4b0c      	ldr	r3, [pc, #48]	; (8000478 <HAL_MspInit+0x5c>)
 8000448:	69db      	ldr	r3, [r3, #28]
 800044a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800044e:	603b      	str	r3, [r7, #0]
 8000450:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000452:	2200      	movs	r2, #0
 8000454:	210f      	movs	r1, #15
 8000456:	f06f 0001 	mvn.w	r0, #1
 800045a:	f000 fb18 	bl	8000a8e <HAL_NVIC_SetPriority>

  /* Peripheral interrupt init */
  /* PVD_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PVD_IRQn, 5, 0);
 800045e:	2200      	movs	r2, #0
 8000460:	2105      	movs	r1, #5
 8000462:	2001      	movs	r0, #1
 8000464:	f000 fb13 	bl	8000a8e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(PVD_IRQn);
 8000468:	2001      	movs	r0, #1
 800046a:	f000 fb2c 	bl	8000ac6 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800046e:	bf00      	nop
 8000470:	3708      	adds	r7, #8
 8000472:	46bd      	mov	sp, r7
 8000474:	bd80      	pop	{r7, pc}
 8000476:	bf00      	nop
 8000478:	40021000 	.word	0x40021000

0800047c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800047c:	b580      	push	{r7, lr}
 800047e:	b088      	sub	sp, #32
 8000480:	af00      	add	r7, sp, #0
 8000482:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000484:	f107 0310 	add.w	r3, r7, #16
 8000488:	2200      	movs	r2, #0
 800048a:	601a      	str	r2, [r3, #0]
 800048c:	605a      	str	r2, [r3, #4]
 800048e:	609a      	str	r2, [r3, #8]
 8000490:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 8000492:	687b      	ldr	r3, [r7, #4]
 8000494:	681b      	ldr	r3, [r3, #0]
 8000496:	4a1f      	ldr	r2, [pc, #124]	; (8000514 <HAL_UART_MspInit+0x98>)
 8000498:	4293      	cmp	r3, r2
 800049a:	d137      	bne.n	800050c <HAL_UART_MspInit+0x90>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800049c:	4b1e      	ldr	r3, [pc, #120]	; (8000518 <HAL_UART_MspInit+0x9c>)
 800049e:	69db      	ldr	r3, [r3, #28]
 80004a0:	4a1d      	ldr	r2, [pc, #116]	; (8000518 <HAL_UART_MspInit+0x9c>)
 80004a2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80004a6:	61d3      	str	r3, [r2, #28]
 80004a8:	4b1b      	ldr	r3, [pc, #108]	; (8000518 <HAL_UART_MspInit+0x9c>)
 80004aa:	69db      	ldr	r3, [r3, #28]
 80004ac:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80004b0:	60fb      	str	r3, [r7, #12]
 80004b2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80004b4:	4b18      	ldr	r3, [pc, #96]	; (8000518 <HAL_UART_MspInit+0x9c>)
 80004b6:	699b      	ldr	r3, [r3, #24]
 80004b8:	4a17      	ldr	r2, [pc, #92]	; (8000518 <HAL_UART_MspInit+0x9c>)
 80004ba:	f043 0304 	orr.w	r3, r3, #4
 80004be:	6193      	str	r3, [r2, #24]
 80004c0:	4b15      	ldr	r3, [pc, #84]	; (8000518 <HAL_UART_MspInit+0x9c>)
 80004c2:	699b      	ldr	r3, [r3, #24]
 80004c4:	f003 0304 	and.w	r3, r3, #4
 80004c8:	60bb      	str	r3, [r7, #8]
 80004ca:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin;
 80004cc:	2304      	movs	r3, #4
 80004ce:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80004d0:	2302      	movs	r3, #2
 80004d2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80004d4:	2302      	movs	r3, #2
 80004d6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(USART_TX_GPIO_Port, &GPIO_InitStruct);
 80004d8:	f107 0310 	add.w	r3, r7, #16
 80004dc:	4619      	mov	r1, r3
 80004de:	480f      	ldr	r0, [pc, #60]	; (800051c <HAL_UART_MspInit+0xa0>)
 80004e0:	f000 fbb2 	bl	8000c48 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80004e4:	2308      	movs	r3, #8
 80004e6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80004e8:	2300      	movs	r3, #0
 80004ea:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004ec:	2300      	movs	r3, #0
 80004ee:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80004f0:	f107 0310 	add.w	r3, r7, #16
 80004f4:	4619      	mov	r1, r3
 80004f6:	4809      	ldr	r0, [pc, #36]	; (800051c <HAL_UART_MspInit+0xa0>)
 80004f8:	f000 fba6 	bl	8000c48 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 80004fc:	2200      	movs	r2, #0
 80004fe:	2105      	movs	r1, #5
 8000500:	2026      	movs	r0, #38	; 0x26
 8000502:	f000 fac4 	bl	8000a8e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000506:	2026      	movs	r0, #38	; 0x26
 8000508:	f000 fadd 	bl	8000ac6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800050c:	bf00      	nop
 800050e:	3720      	adds	r7, #32
 8000510:	46bd      	mov	sp, r7
 8000512:	bd80      	pop	{r7, pc}
 8000514:	40004400 	.word	0x40004400
 8000518:	40021000 	.word	0x40021000
 800051c:	40010800 	.word	0x40010800

08000520 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000520:	b580      	push	{r7, lr}
 8000522:	b08e      	sub	sp, #56	; 0x38
 8000524:	af00      	add	r7, sp, #0
 8000526:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8000528:	2300      	movs	r3, #0
 800052a:	62fb      	str	r3, [r7, #44]	; 0x2c

  uint32_t              uwPrescalerValue = 0U;
 800052c:	2300      	movs	r3, #0
 800052e:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 8000530:	2300      	movs	r3, #0
 8000532:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

  /* Enable TIM2 clock */
  __HAL_RCC_TIM2_CLK_ENABLE();
 8000536:	4b34      	ldr	r3, [pc, #208]	; (8000608 <HAL_InitTick+0xe8>)
 8000538:	69db      	ldr	r3, [r3, #28]
 800053a:	4a33      	ldr	r2, [pc, #204]	; (8000608 <HAL_InitTick+0xe8>)
 800053c:	f043 0301 	orr.w	r3, r3, #1
 8000540:	61d3      	str	r3, [r2, #28]
 8000542:	4b31      	ldr	r3, [pc, #196]	; (8000608 <HAL_InitTick+0xe8>)
 8000544:	69db      	ldr	r3, [r3, #28]
 8000546:	f003 0301 	and.w	r3, r3, #1
 800054a:	60fb      	str	r3, [r7, #12]
 800054c:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800054e:	f107 0210 	add.w	r2, r7, #16
 8000552:	f107 0314 	add.w	r3, r7, #20
 8000556:	4611      	mov	r1, r2
 8000558:	4618      	mov	r0, r3
 800055a:	f001 f93d 	bl	80017d8 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 800055e:	6a3b      	ldr	r3, [r7, #32]
 8000560:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM2 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8000562:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000564:	2b00      	cmp	r3, #0
 8000566:	d103      	bne.n	8000570 <HAL_InitTick+0x50>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000568:	f001 f90e 	bl	8001788 <HAL_RCC_GetPCLK1Freq>
 800056c:	6378      	str	r0, [r7, #52]	; 0x34
 800056e:	e004      	b.n	800057a <HAL_InitTick+0x5a>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8000570:	f001 f90a 	bl	8001788 <HAL_RCC_GetPCLK1Freq>
 8000574:	4603      	mov	r3, r0
 8000576:	005b      	lsls	r3, r3, #1
 8000578:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM2 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800057a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800057c:	4a23      	ldr	r2, [pc, #140]	; (800060c <HAL_InitTick+0xec>)
 800057e:	fba2 2303 	umull	r2, r3, r2, r3
 8000582:	0c9b      	lsrs	r3, r3, #18
 8000584:	3b01      	subs	r3, #1
 8000586:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM2 */
  htim2.Instance = TIM2;
 8000588:	4b21      	ldr	r3, [pc, #132]	; (8000610 <HAL_InitTick+0xf0>)
 800058a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800058e:	601a      	str	r2, [r3, #0]
  + Period = [(TIM2CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim2.Init.Period = (1000000U / 1000U) - 1U;
 8000590:	4b1f      	ldr	r3, [pc, #124]	; (8000610 <HAL_InitTick+0xf0>)
 8000592:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000596:	60da      	str	r2, [r3, #12]
  htim2.Init.Prescaler = uwPrescalerValue;
 8000598:	4a1d      	ldr	r2, [pc, #116]	; (8000610 <HAL_InitTick+0xf0>)
 800059a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800059c:	6053      	str	r3, [r2, #4]
  htim2.Init.ClockDivision = 0;
 800059e:	4b1c      	ldr	r3, [pc, #112]	; (8000610 <HAL_InitTick+0xf0>)
 80005a0:	2200      	movs	r2, #0
 80005a2:	611a      	str	r2, [r3, #16]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80005a4:	4b1a      	ldr	r3, [pc, #104]	; (8000610 <HAL_InitTick+0xf0>)
 80005a6:	2200      	movs	r2, #0
 80005a8:	609a      	str	r2, [r3, #8]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80005aa:	4b19      	ldr	r3, [pc, #100]	; (8000610 <HAL_InitTick+0xf0>)
 80005ac:	2200      	movs	r2, #0
 80005ae:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim2);
 80005b0:	4817      	ldr	r0, [pc, #92]	; (8000610 <HAL_InitTick+0xf0>)
 80005b2:	f001 f95f 	bl	8001874 <HAL_TIM_Base_Init>
 80005b6:	4603      	mov	r3, r0
 80005b8:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 80005bc:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80005c0:	2b00      	cmp	r3, #0
 80005c2:	d11b      	bne.n	80005fc <HAL_InitTick+0xdc>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim2);
 80005c4:	4812      	ldr	r0, [pc, #72]	; (8000610 <HAL_InitTick+0xf0>)
 80005c6:	f001 f9ad 	bl	8001924 <HAL_TIM_Base_Start_IT>
 80005ca:	4603      	mov	r3, r0
 80005cc:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 80005d0:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80005d4:	2b00      	cmp	r3, #0
 80005d6:	d111      	bne.n	80005fc <HAL_InitTick+0xdc>
    {
    /* Enable the TIM2 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80005d8:	201c      	movs	r0, #28
 80005da:	f000 fa74 	bl	8000ac6 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80005de:	687b      	ldr	r3, [r7, #4]
 80005e0:	2b0f      	cmp	r3, #15
 80005e2:	d808      	bhi.n	80005f6 <HAL_InitTick+0xd6>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM2_IRQn, TickPriority, 0U);
 80005e4:	2200      	movs	r2, #0
 80005e6:	6879      	ldr	r1, [r7, #4]
 80005e8:	201c      	movs	r0, #28
 80005ea:	f000 fa50 	bl	8000a8e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80005ee:	4a09      	ldr	r2, [pc, #36]	; (8000614 <HAL_InitTick+0xf4>)
 80005f0:	687b      	ldr	r3, [r7, #4]
 80005f2:	6013      	str	r3, [r2, #0]
 80005f4:	e002      	b.n	80005fc <HAL_InitTick+0xdc>
      }
      else
      {
        status = HAL_ERROR;
 80005f6:	2301      	movs	r3, #1
 80005f8:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 80005fc:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 8000600:	4618      	mov	r0, r3
 8000602:	3738      	adds	r7, #56	; 0x38
 8000604:	46bd      	mov	sp, r7
 8000606:	bd80      	pop	{r7, pc}
 8000608:	40021000 	.word	0x40021000
 800060c:	431bde83 	.word	0x431bde83
 8000610:	200000d4 	.word	0x200000d4
 8000614:	20000004 	.word	0x20000004

08000618 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000618:	b480      	push	{r7}
 800061a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800061c:	e7fe      	b.n	800061c <NMI_Handler+0x4>

0800061e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800061e:	b480      	push	{r7}
 8000620:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000622:	e7fe      	b.n	8000622 <HardFault_Handler+0x4>

08000624 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000624:	b480      	push	{r7}
 8000626:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000628:	e7fe      	b.n	8000628 <MemManage_Handler+0x4>

0800062a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800062a:	b480      	push	{r7}
 800062c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800062e:	e7fe      	b.n	800062e <BusFault_Handler+0x4>

08000630 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000630:	b480      	push	{r7}
 8000632:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000634:	e7fe      	b.n	8000634 <UsageFault_Handler+0x4>

08000636 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000636:	b480      	push	{r7}
 8000638:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800063a:	bf00      	nop
 800063c:	46bd      	mov	sp, r7
 800063e:	bc80      	pop	{r7}
 8000640:	4770      	bx	lr

08000642 <PVD_IRQHandler>:

/**
  * @brief This function handles PVD interrupt through EXTI line 16.
  */
void PVD_IRQHandler(void)
{
 8000642:	b580      	push	{r7, lr}
 8000644:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN PVD_IRQn 0 */

  /* USER CODE END PVD_IRQn 0 */
  HAL_PWR_PVD_IRQHandler();
 8000646:	f000 fcbd 	bl	8000fc4 <HAL_PWR_PVD_IRQHandler>
  /* USER CODE BEGIN PVD_IRQn 1 */

  /* USER CODE END PVD_IRQn 1 */
}
 800064a:	bf00      	nop
 800064c:	bd80      	pop	{r7, pc}
	...

08000650 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000650:	b580      	push	{r7, lr}
 8000652:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000654:	4802      	ldr	r0, [pc, #8]	; (8000660 <TIM2_IRQHandler+0x10>)
 8000656:	f001 f9b7 	bl	80019c8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800065a:	bf00      	nop
 800065c:	bd80      	pop	{r7, pc}
 800065e:	bf00      	nop
 8000660:	200000d4 	.word	0x200000d4

08000664 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8000664:	b580      	push	{r7, lr}
 8000666:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000668:	4802      	ldr	r0, [pc, #8]	; (8000674 <USART2_IRQHandler+0x10>)
 800066a:	f001 fc45 	bl	8001ef8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800066e:	bf00      	nop
 8000670:	bd80      	pop	{r7, pc}
 8000672:	bf00      	nop
 8000674:	2000007c 	.word	0x2000007c

08000678 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000678:	b580      	push	{r7, lr}
 800067a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Button_Pin);
 800067c:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8000680:	f000 fc7e 	bl	8000f80 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000684:	bf00      	nop
 8000686:	bd80      	pop	{r7, pc}

08000688 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000688:	b480      	push	{r7}
 800068a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800068c:	bf00      	nop
 800068e:	46bd      	mov	sp, r7
 8000690:	bc80      	pop	{r7}
 8000692:	4770      	bx	lr

08000694 <uart_tx_task>:

xQueueHandle Queue_rx;

uint8_t	rx_data;

void uart_tx_task( void * handle ) {
 8000694:	b590      	push	{r4, r7, lr}
 8000696:	b085      	sub	sp, #20
 8000698:	af00      	add	r7, sp, #0
 800069a:	6078      	str	r0, [r7, #4]
	int i = 222;
 800069c:	23de      	movs	r3, #222	; 0xde
 800069e:	60bb      	str	r3, [r7, #8]
	while(1) {
		if ((xQueueSend(Queue_rx, &i, portMAX_DELAY)) == pdPASS)
 80006a0:	4b10      	ldr	r3, [pc, #64]	; (80006e4 <uart_tx_task+0x50>)
 80006a2:	6818      	ldr	r0, [r3, #0]
 80006a4:	f107 0108 	add.w	r1, r7, #8
 80006a8:	2300      	movs	r3, #0
 80006aa:	f04f 32ff 	mov.w	r2, #4294967295
 80006ae:	f002 fbc5 	bl	8002e3c <xQueueGenericSend>
 80006b2:	4603      	mov	r3, r0
 80006b4:	2b01      	cmp	r3, #1
 80006b6:	d10f      	bne.n	80006d8 <uart_tx_task+0x44>
		{
			char *str = " Successfully sent the to the queue\nLeaving SENDER1_Task\n\n\n";
 80006b8:	4b0b      	ldr	r3, [pc, #44]	; (80006e8 <uart_tx_task+0x54>)
 80006ba:	60fb      	str	r3, [r7, #12]
			HAL_UART_Transmit(h->huart, (uint8_t *)str, strlen (str), HAL_MAX_DELAY);
 80006bc:	4b0b      	ldr	r3, [pc, #44]	; (80006ec <uart_tx_task+0x58>)
 80006be:	681b      	ldr	r3, [r3, #0]
 80006c0:	68dc      	ldr	r4, [r3, #12]
 80006c2:	68f8      	ldr	r0, [r7, #12]
 80006c4:	f7ff fd44 	bl	8000150 <strlen>
 80006c8:	4603      	mov	r3, r0
 80006ca:	b29a      	uxth	r2, r3
 80006cc:	f04f 33ff 	mov.w	r3, #4294967295
 80006d0:	68f9      	ldr	r1, [r7, #12]
 80006d2:	4620      	mov	r0, r4
 80006d4:	f001 fb68 	bl	8001da8 <HAL_UART_Transmit>
		}
		vTaskDelay(2000);
 80006d8:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80006dc:	f003 f940 	bl	8003960 <vTaskDelay>
		if ((xQueueSend(Queue_rx, &i, portMAX_DELAY)) == pdPASS)
 80006e0:	e7de      	b.n	80006a0 <uart_tx_task+0xc>
 80006e2:	bf00      	nop
 80006e4:	20000128 	.word	0x20000128
 80006e8:	080053e0 	.word	0x080053e0
 80006ec:	2000011c 	.word	0x2000011c

080006f0 <uart_rx_task>:
	}
}

void uart_rx_task( void * handle ) {
 80006f0:	b580      	push	{r7, lr}
 80006f2:	b084      	sub	sp, #16
 80006f4:	af00      	add	r7, sp, #0
 80006f6:	6078      	str	r0, [r7, #4]
	int received = 0;
 80006f8:	2300      	movs	r3, #0
 80006fa:	60fb      	str	r3, [r7, #12]
	while(1) {
		/**** RECEIVE FROM QUEUE *****/
		if (xQueueReceive(Queue_rx, &received, portMAX_DELAY) == pdTRUE)
 80006fc:	4b0c      	ldr	r3, [pc, #48]	; (8000730 <uart_rx_task+0x40>)
 80006fe:	681b      	ldr	r3, [r3, #0]
 8000700:	f107 010c 	add.w	r1, r7, #12
 8000704:	f04f 32ff 	mov.w	r2, #4294967295
 8000708:	4618      	mov	r0, r3
 800070a:	f002 fd2d 	bl	8003168 <xQueueReceive>
 800070e:	4603      	mov	r3, r0
 8000710:	2b01      	cmp	r3, #1
 8000712:	d108      	bne.n	8000726 <uart_rx_task+0x36>
		{
			HAL_UART_Transmit(h->huart, (uint8_t *)"Successfully RECEIVED\n\n", 23, HAL_MAX_DELAY);
 8000714:	4b07      	ldr	r3, [pc, #28]	; (8000734 <uart_rx_task+0x44>)
 8000716:	681b      	ldr	r3, [r3, #0]
 8000718:	68d8      	ldr	r0, [r3, #12]
 800071a:	f04f 33ff 	mov.w	r3, #4294967295
 800071e:	2217      	movs	r2, #23
 8000720:	4905      	ldr	r1, [pc, #20]	; (8000738 <uart_rx_task+0x48>)
 8000722:	f001 fb41 	bl	8001da8 <HAL_UART_Transmit>
		}
		vTaskDelay(1000);
 8000726:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800072a:	f003 f919 	bl	8003960 <vTaskDelay>
		if (xQueueReceive(Queue_rx, &received, portMAX_DELAY) == pdTRUE)
 800072e:	e7e5      	b.n	80006fc <uart_rx_task+0xc>
 8000730:	20000128 	.word	0x20000128
 8000734:	2000011c 	.word	0x2000011c
 8000738:	0800541c 	.word	0x0800541c

0800073c <task_create>:
	}
}

void task_create(handler_uart_t *handle) {
 800073c:	b580      	push	{r7, lr}
 800073e:	b084      	sub	sp, #16
 8000740:	af02      	add	r7, sp, #8
 8000742:	6078      	str	r0, [r7, #4]

	h = handle;
 8000744:	687b      	ldr	r3, [r7, #4]
 8000746:	4a1f      	ldr	r2, [pc, #124]	; (80007c4 <task_create+0x88>)
 8000748:	6013      	str	r3, [r2, #0]

	Queue_rx = xQueueCreate( 10, sizeof( uint8_t ) );
 800074a:	2200      	movs	r2, #0
 800074c:	2101      	movs	r1, #1
 800074e:	200a      	movs	r0, #10
 8000750:	f002 fb13 	bl	8002d7a <xQueueGenericCreate>
 8000754:	4603      	mov	r3, r0
 8000756:	4a1c      	ldr	r2, [pc, #112]	; (80007c8 <task_create+0x8c>)
 8000758:	6013      	str	r3, [r2, #0]
	if (Queue_rx == 0)
 800075a:	4b1b      	ldr	r3, [pc, #108]	; (80007c8 <task_create+0x8c>)
 800075c:	681b      	ldr	r3, [r3, #0]
 800075e:	2b00      	cmp	r3, #0
 8000760:	d108      	bne.n	8000774 <task_create+0x38>
	{
		HAL_UART_Transmit(h->huart, (uint8_t *)"Unable to create queue\n\n", 24, HAL_MAX_DELAY);
 8000762:	4b18      	ldr	r3, [pc, #96]	; (80007c4 <task_create+0x88>)
 8000764:	681b      	ldr	r3, [r3, #0]
 8000766:	68d8      	ldr	r0, [r3, #12]
 8000768:	f04f 33ff 	mov.w	r3, #4294967295
 800076c:	2218      	movs	r2, #24
 800076e:	4917      	ldr	r1, [pc, #92]	; (80007cc <task_create+0x90>)
 8000770:	f001 fb1a 	bl	8001da8 <HAL_UART_Transmit>
	}
	xTaskCreate( uart_tx_task, "transmitter", h->task_stack_size, &handle, 2, &uart_tx_task_handler);
 8000774:	4b13      	ldr	r3, [pc, #76]	; (80007c4 <task_create+0x88>)
 8000776:	681b      	ldr	r3, [r3, #0]
 8000778:	689b      	ldr	r3, [r3, #8]
 800077a:	b29a      	uxth	r2, r3
 800077c:	1d3b      	adds	r3, r7, #4
 800077e:	4914      	ldr	r1, [pc, #80]	; (80007d0 <task_create+0x94>)
 8000780:	9101      	str	r1, [sp, #4]
 8000782:	2102      	movs	r1, #2
 8000784:	9100      	str	r1, [sp, #0]
 8000786:	4913      	ldr	r1, [pc, #76]	; (80007d4 <task_create+0x98>)
 8000788:	4813      	ldr	r0, [pc, #76]	; (80007d8 <task_create+0x9c>)
 800078a:	f002 ff95 	bl	80036b8 <xTaskCreate>
	xTaskCreate( uart_rx_task, "receiver", 	  h->task_stack_size, &handle, 1, &uart_rx_task_handler);
 800078e:	4b0d      	ldr	r3, [pc, #52]	; (80007c4 <task_create+0x88>)
 8000790:	681b      	ldr	r3, [r3, #0]
 8000792:	689b      	ldr	r3, [r3, #8]
 8000794:	b29a      	uxth	r2, r3
 8000796:	1d3b      	adds	r3, r7, #4
 8000798:	4910      	ldr	r1, [pc, #64]	; (80007dc <task_create+0xa0>)
 800079a:	9101      	str	r1, [sp, #4]
 800079c:	2101      	movs	r1, #1
 800079e:	9100      	str	r1, [sp, #0]
 80007a0:	490f      	ldr	r1, [pc, #60]	; (80007e0 <task_create+0xa4>)
 80007a2:	4810      	ldr	r0, [pc, #64]	; (80007e4 <task_create+0xa8>)
 80007a4:	f002 ff88 	bl	80036b8 <xTaskCreate>

	HAL_UART_Receive_IT(h->huart, &rx_data, 1);
 80007a8:	4b06      	ldr	r3, [pc, #24]	; (80007c4 <task_create+0x88>)
 80007aa:	681b      	ldr	r3, [r3, #0]
 80007ac:	68db      	ldr	r3, [r3, #12]
 80007ae:	2201      	movs	r2, #1
 80007b0:	490d      	ldr	r1, [pc, #52]	; (80007e8 <task_create+0xac>)
 80007b2:	4618      	mov	r0, r3
 80007b4:	f001 fb7b 	bl	8001eae <HAL_UART_Receive_IT>

	vTaskStartScheduler();
 80007b8:	f003 f906 	bl	80039c8 <vTaskStartScheduler>
}
 80007bc:	bf00      	nop
 80007be:	3708      	adds	r7, #8
 80007c0:	46bd      	mov	sp, r7
 80007c2:	bd80      	pop	{r7, pc}
 80007c4:	2000011c 	.word	0x2000011c
 80007c8:	20000128 	.word	0x20000128
 80007cc:	08005434 	.word	0x08005434
 80007d0:	20000120 	.word	0x20000120
 80007d4:	08005450 	.word	0x08005450
 80007d8:	08000695 	.word	0x08000695
 80007dc:	20000124 	.word	0x20000124
 80007e0:	0800545c 	.word	0x0800545c
 80007e4:	080006f1 	.word	0x080006f1
 80007e8:	2000012c 	.word	0x2000012c

080007ec <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80007ec:	b580      	push	{r7, lr}
 80007ee:	b084      	sub	sp, #16
 80007f0:	af00      	add	r7, sp, #0
 80007f2:	6078      	str	r0, [r7, #4]
	HAL_UART_Receive_IT(h->huart, &rx_data, 1);
 80007f4:	4b19      	ldr	r3, [pc, #100]	; (800085c <HAL_UART_RxCpltCallback+0x70>)
 80007f6:	681b      	ldr	r3, [r3, #0]
 80007f8:	68db      	ldr	r3, [r3, #12]
 80007fa:	2201      	movs	r2, #1
 80007fc:	4918      	ldr	r1, [pc, #96]	; (8000860 <HAL_UART_RxCpltCallback+0x74>)
 80007fe:	4618      	mov	r0, r3
 8000800:	f001 fb55 	bl	8001eae <HAL_UART_Receive_IT>
	int ToSend = 123456789;
 8000804:	4b17      	ldr	r3, [pc, #92]	; (8000864 <HAL_UART_RxCpltCallback+0x78>)
 8000806:	60fb      	str	r3, [r7, #12]
	if (rx_data == 'r')
 8000808:	4b15      	ldr	r3, [pc, #84]	; (8000860 <HAL_UART_RxCpltCallback+0x74>)
 800080a:	781b      	ldrb	r3, [r3, #0]
 800080c:	2b72      	cmp	r3, #114	; 0x72
 800080e:	d121      	bne.n	8000854 <HAL_UART_RxCpltCallback+0x68>
	{
		BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8000810:	2300      	movs	r3, #0
 8000812:	60bb      	str	r3, [r7, #8]

		if (xQueueSendToFrontFromISR(Queue_rx, &ToSend, &xHigherPriorityTaskWoken) == pdPASS)
 8000814:	4b14      	ldr	r3, [pc, #80]	; (8000868 <HAL_UART_RxCpltCallback+0x7c>)
 8000816:	6818      	ldr	r0, [r3, #0]
 8000818:	f107 0208 	add.w	r2, r7, #8
 800081c:	f107 010c 	add.w	r1, r7, #12
 8000820:	2301      	movs	r3, #1
 8000822:	f002 fc09 	bl	8003038 <xQueueGenericSendFromISR>
 8000826:	4603      	mov	r3, r0
 8000828:	2b01      	cmp	r3, #1
 800082a:	d108      	bne.n	800083e <HAL_UART_RxCpltCallback+0x52>
		{
			HAL_UART_Transmit(h->huart, (uint8_t *)"\n\nSent from ISR\n\n", 17, 500);
 800082c:	4b0b      	ldr	r3, [pc, #44]	; (800085c <HAL_UART_RxCpltCallback+0x70>)
 800082e:	681b      	ldr	r3, [r3, #0]
 8000830:	68d8      	ldr	r0, [r3, #12]
 8000832:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8000836:	2211      	movs	r2, #17
 8000838:	490c      	ldr	r1, [pc, #48]	; (800086c <HAL_UART_RxCpltCallback+0x80>)
 800083a:	f001 fab5 	bl	8001da8 <HAL_UART_Transmit>
		}
		portEND_SWITCHING_ISR(xHigherPriorityTaskWoken);
 800083e:	68bb      	ldr	r3, [r7, #8]
 8000840:	2b00      	cmp	r3, #0
 8000842:	d007      	beq.n	8000854 <HAL_UART_RxCpltCallback+0x68>
 8000844:	4b0a      	ldr	r3, [pc, #40]	; (8000870 <HAL_UART_RxCpltCallback+0x84>)
 8000846:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800084a:	601a      	str	r2, [r3, #0]
 800084c:	f3bf 8f4f 	dsb	sy
 8000850:	f3bf 8f6f 	isb	sy
	}
}
 8000854:	bf00      	nop
 8000856:	3710      	adds	r7, #16
 8000858:	46bd      	mov	sp, r7
 800085a:	bd80      	pop	{r7, pc}
 800085c:	2000011c 	.word	0x2000011c
 8000860:	2000012c 	.word	0x2000012c
 8000864:	075bcd15 	.word	0x075bcd15
 8000868:	20000128 	.word	0x20000128
 800086c:	08005468 	.word	0x08005468
 8000870:	e000ed04 	.word	0xe000ed04

08000874 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000874:	f7ff ff08 	bl	8000688 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000878:	480b      	ldr	r0, [pc, #44]	; (80008a8 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800087a:	490c      	ldr	r1, [pc, #48]	; (80008ac <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 800087c:	4a0c      	ldr	r2, [pc, #48]	; (80008b0 <LoopFillZerobss+0x16>)
  movs r3, #0
 800087e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000880:	e002      	b.n	8000888 <LoopCopyDataInit>

08000882 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000882:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000884:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000886:	3304      	adds	r3, #4

08000888 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000888:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800088a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800088c:	d3f9      	bcc.n	8000882 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800088e:	4a09      	ldr	r2, [pc, #36]	; (80008b4 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000890:	4c09      	ldr	r4, [pc, #36]	; (80008b8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000892:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000894:	e001      	b.n	800089a <LoopFillZerobss>

08000896 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000896:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000898:	3204      	adds	r2, #4

0800089a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800089a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800089c:	d3fb      	bcc.n	8000896 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800089e:	f004 fd0b 	bl	80052b8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80008a2:	f7ff fc5d 	bl	8000160 <main>
  bx lr
 80008a6:	4770      	bx	lr
  ldr r0, =_sdata
 80008a8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80008ac:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 80008b0:	080054c8 	.word	0x080054c8
  ldr r2, =_sbss
 80008b4:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 80008b8:	20001c50 	.word	0x20001c50

080008bc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80008bc:	e7fe      	b.n	80008bc <ADC1_2_IRQHandler>
	...

080008c0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80008c0:	b580      	push	{r7, lr}
 80008c2:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80008c4:	4b08      	ldr	r3, [pc, #32]	; (80008e8 <HAL_Init+0x28>)
 80008c6:	681b      	ldr	r3, [r3, #0]
 80008c8:	4a07      	ldr	r2, [pc, #28]	; (80008e8 <HAL_Init+0x28>)
 80008ca:	f043 0310 	orr.w	r3, r3, #16
 80008ce:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80008d0:	2003      	movs	r0, #3
 80008d2:	f000 f8d1 	bl	8000a78 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80008d6:	200f      	movs	r0, #15
 80008d8:	f7ff fe22 	bl	8000520 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80008dc:	f7ff fd9e 	bl	800041c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80008e0:	2300      	movs	r3, #0
}
 80008e2:	4618      	mov	r0, r3
 80008e4:	bd80      	pop	{r7, pc}
 80008e6:	bf00      	nop
 80008e8:	40022000 	.word	0x40022000

080008ec <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80008ec:	b480      	push	{r7}
 80008ee:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80008f0:	4b05      	ldr	r3, [pc, #20]	; (8000908 <HAL_IncTick+0x1c>)
 80008f2:	781b      	ldrb	r3, [r3, #0]
 80008f4:	461a      	mov	r2, r3
 80008f6:	4b05      	ldr	r3, [pc, #20]	; (800090c <HAL_IncTick+0x20>)
 80008f8:	681b      	ldr	r3, [r3, #0]
 80008fa:	4413      	add	r3, r2
 80008fc:	4a03      	ldr	r2, [pc, #12]	; (800090c <HAL_IncTick+0x20>)
 80008fe:	6013      	str	r3, [r2, #0]
}
 8000900:	bf00      	nop
 8000902:	46bd      	mov	sp, r7
 8000904:	bc80      	pop	{r7}
 8000906:	4770      	bx	lr
 8000908:	20000008 	.word	0x20000008
 800090c:	20000130 	.word	0x20000130

08000910 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000910:	b480      	push	{r7}
 8000912:	af00      	add	r7, sp, #0
  return uwTick;
 8000914:	4b02      	ldr	r3, [pc, #8]	; (8000920 <HAL_GetTick+0x10>)
 8000916:	681b      	ldr	r3, [r3, #0]
}
 8000918:	4618      	mov	r0, r3
 800091a:	46bd      	mov	sp, r7
 800091c:	bc80      	pop	{r7}
 800091e:	4770      	bx	lr
 8000920:	20000130 	.word	0x20000130

08000924 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000924:	b480      	push	{r7}
 8000926:	b085      	sub	sp, #20
 8000928:	af00      	add	r7, sp, #0
 800092a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800092c:	687b      	ldr	r3, [r7, #4]
 800092e:	f003 0307 	and.w	r3, r3, #7
 8000932:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000934:	4b0c      	ldr	r3, [pc, #48]	; (8000968 <__NVIC_SetPriorityGrouping+0x44>)
 8000936:	68db      	ldr	r3, [r3, #12]
 8000938:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800093a:	68ba      	ldr	r2, [r7, #8]
 800093c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000940:	4013      	ands	r3, r2
 8000942:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000944:	68fb      	ldr	r3, [r7, #12]
 8000946:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000948:	68bb      	ldr	r3, [r7, #8]
 800094a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800094c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000950:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000954:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000956:	4a04      	ldr	r2, [pc, #16]	; (8000968 <__NVIC_SetPriorityGrouping+0x44>)
 8000958:	68bb      	ldr	r3, [r7, #8]
 800095a:	60d3      	str	r3, [r2, #12]
}
 800095c:	bf00      	nop
 800095e:	3714      	adds	r7, #20
 8000960:	46bd      	mov	sp, r7
 8000962:	bc80      	pop	{r7}
 8000964:	4770      	bx	lr
 8000966:	bf00      	nop
 8000968:	e000ed00 	.word	0xe000ed00

0800096c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800096c:	b480      	push	{r7}
 800096e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000970:	4b04      	ldr	r3, [pc, #16]	; (8000984 <__NVIC_GetPriorityGrouping+0x18>)
 8000972:	68db      	ldr	r3, [r3, #12]
 8000974:	0a1b      	lsrs	r3, r3, #8
 8000976:	f003 0307 	and.w	r3, r3, #7
}
 800097a:	4618      	mov	r0, r3
 800097c:	46bd      	mov	sp, r7
 800097e:	bc80      	pop	{r7}
 8000980:	4770      	bx	lr
 8000982:	bf00      	nop
 8000984:	e000ed00 	.word	0xe000ed00

08000988 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000988:	b480      	push	{r7}
 800098a:	b083      	sub	sp, #12
 800098c:	af00      	add	r7, sp, #0
 800098e:	4603      	mov	r3, r0
 8000990:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000992:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000996:	2b00      	cmp	r3, #0
 8000998:	db0b      	blt.n	80009b2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800099a:	79fb      	ldrb	r3, [r7, #7]
 800099c:	f003 021f 	and.w	r2, r3, #31
 80009a0:	4906      	ldr	r1, [pc, #24]	; (80009bc <__NVIC_EnableIRQ+0x34>)
 80009a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80009a6:	095b      	lsrs	r3, r3, #5
 80009a8:	2001      	movs	r0, #1
 80009aa:	fa00 f202 	lsl.w	r2, r0, r2
 80009ae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80009b2:	bf00      	nop
 80009b4:	370c      	adds	r7, #12
 80009b6:	46bd      	mov	sp, r7
 80009b8:	bc80      	pop	{r7}
 80009ba:	4770      	bx	lr
 80009bc:	e000e100 	.word	0xe000e100

080009c0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80009c0:	b480      	push	{r7}
 80009c2:	b083      	sub	sp, #12
 80009c4:	af00      	add	r7, sp, #0
 80009c6:	4603      	mov	r3, r0
 80009c8:	6039      	str	r1, [r7, #0]
 80009ca:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80009cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80009d0:	2b00      	cmp	r3, #0
 80009d2:	db0a      	blt.n	80009ea <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80009d4:	683b      	ldr	r3, [r7, #0]
 80009d6:	b2da      	uxtb	r2, r3
 80009d8:	490c      	ldr	r1, [pc, #48]	; (8000a0c <__NVIC_SetPriority+0x4c>)
 80009da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80009de:	0112      	lsls	r2, r2, #4
 80009e0:	b2d2      	uxtb	r2, r2
 80009e2:	440b      	add	r3, r1
 80009e4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80009e8:	e00a      	b.n	8000a00 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80009ea:	683b      	ldr	r3, [r7, #0]
 80009ec:	b2da      	uxtb	r2, r3
 80009ee:	4908      	ldr	r1, [pc, #32]	; (8000a10 <__NVIC_SetPriority+0x50>)
 80009f0:	79fb      	ldrb	r3, [r7, #7]
 80009f2:	f003 030f 	and.w	r3, r3, #15
 80009f6:	3b04      	subs	r3, #4
 80009f8:	0112      	lsls	r2, r2, #4
 80009fa:	b2d2      	uxtb	r2, r2
 80009fc:	440b      	add	r3, r1
 80009fe:	761a      	strb	r2, [r3, #24]
}
 8000a00:	bf00      	nop
 8000a02:	370c      	adds	r7, #12
 8000a04:	46bd      	mov	sp, r7
 8000a06:	bc80      	pop	{r7}
 8000a08:	4770      	bx	lr
 8000a0a:	bf00      	nop
 8000a0c:	e000e100 	.word	0xe000e100
 8000a10:	e000ed00 	.word	0xe000ed00

08000a14 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000a14:	b480      	push	{r7}
 8000a16:	b089      	sub	sp, #36	; 0x24
 8000a18:	af00      	add	r7, sp, #0
 8000a1a:	60f8      	str	r0, [r7, #12]
 8000a1c:	60b9      	str	r1, [r7, #8]
 8000a1e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000a20:	68fb      	ldr	r3, [r7, #12]
 8000a22:	f003 0307 	and.w	r3, r3, #7
 8000a26:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000a28:	69fb      	ldr	r3, [r7, #28]
 8000a2a:	f1c3 0307 	rsb	r3, r3, #7
 8000a2e:	2b04      	cmp	r3, #4
 8000a30:	bf28      	it	cs
 8000a32:	2304      	movcs	r3, #4
 8000a34:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000a36:	69fb      	ldr	r3, [r7, #28]
 8000a38:	3304      	adds	r3, #4
 8000a3a:	2b06      	cmp	r3, #6
 8000a3c:	d902      	bls.n	8000a44 <NVIC_EncodePriority+0x30>
 8000a3e:	69fb      	ldr	r3, [r7, #28]
 8000a40:	3b03      	subs	r3, #3
 8000a42:	e000      	b.n	8000a46 <NVIC_EncodePriority+0x32>
 8000a44:	2300      	movs	r3, #0
 8000a46:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000a48:	f04f 32ff 	mov.w	r2, #4294967295
 8000a4c:	69bb      	ldr	r3, [r7, #24]
 8000a4e:	fa02 f303 	lsl.w	r3, r2, r3
 8000a52:	43da      	mvns	r2, r3
 8000a54:	68bb      	ldr	r3, [r7, #8]
 8000a56:	401a      	ands	r2, r3
 8000a58:	697b      	ldr	r3, [r7, #20]
 8000a5a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000a5c:	f04f 31ff 	mov.w	r1, #4294967295
 8000a60:	697b      	ldr	r3, [r7, #20]
 8000a62:	fa01 f303 	lsl.w	r3, r1, r3
 8000a66:	43d9      	mvns	r1, r3
 8000a68:	687b      	ldr	r3, [r7, #4]
 8000a6a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000a6c:	4313      	orrs	r3, r2
         );
}
 8000a6e:	4618      	mov	r0, r3
 8000a70:	3724      	adds	r7, #36	; 0x24
 8000a72:	46bd      	mov	sp, r7
 8000a74:	bc80      	pop	{r7}
 8000a76:	4770      	bx	lr

08000a78 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000a78:	b580      	push	{r7, lr}
 8000a7a:	b082      	sub	sp, #8
 8000a7c:	af00      	add	r7, sp, #0
 8000a7e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000a80:	6878      	ldr	r0, [r7, #4]
 8000a82:	f7ff ff4f 	bl	8000924 <__NVIC_SetPriorityGrouping>
}
 8000a86:	bf00      	nop
 8000a88:	3708      	adds	r7, #8
 8000a8a:	46bd      	mov	sp, r7
 8000a8c:	bd80      	pop	{r7, pc}

08000a8e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000a8e:	b580      	push	{r7, lr}
 8000a90:	b086      	sub	sp, #24
 8000a92:	af00      	add	r7, sp, #0
 8000a94:	4603      	mov	r3, r0
 8000a96:	60b9      	str	r1, [r7, #8]
 8000a98:	607a      	str	r2, [r7, #4]
 8000a9a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000a9c:	2300      	movs	r3, #0
 8000a9e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000aa0:	f7ff ff64 	bl	800096c <__NVIC_GetPriorityGrouping>
 8000aa4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000aa6:	687a      	ldr	r2, [r7, #4]
 8000aa8:	68b9      	ldr	r1, [r7, #8]
 8000aaa:	6978      	ldr	r0, [r7, #20]
 8000aac:	f7ff ffb2 	bl	8000a14 <NVIC_EncodePriority>
 8000ab0:	4602      	mov	r2, r0
 8000ab2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000ab6:	4611      	mov	r1, r2
 8000ab8:	4618      	mov	r0, r3
 8000aba:	f7ff ff81 	bl	80009c0 <__NVIC_SetPriority>
}
 8000abe:	bf00      	nop
 8000ac0:	3718      	adds	r7, #24
 8000ac2:	46bd      	mov	sp, r7
 8000ac4:	bd80      	pop	{r7, pc}

08000ac6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000ac6:	b580      	push	{r7, lr}
 8000ac8:	b082      	sub	sp, #8
 8000aca:	af00      	add	r7, sp, #0
 8000acc:	4603      	mov	r3, r0
 8000ace:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000ad0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ad4:	4618      	mov	r0, r3
 8000ad6:	f7ff ff57 	bl	8000988 <__NVIC_EnableIRQ>
}
 8000ada:	bf00      	nop
 8000adc:	3708      	adds	r7, #8
 8000ade:	46bd      	mov	sp, r7
 8000ae0:	bd80      	pop	{r7, pc}

08000ae2 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8000ae2:	b480      	push	{r7}
 8000ae4:	b085      	sub	sp, #20
 8000ae6:	af00      	add	r7, sp, #0
 8000ae8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000aea:	2300      	movs	r3, #0
 8000aec:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000aee:	687b      	ldr	r3, [r7, #4]
 8000af0:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8000af4:	b2db      	uxtb	r3, r3
 8000af6:	2b02      	cmp	r3, #2
 8000af8:	d008      	beq.n	8000b0c <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000afa:	687b      	ldr	r3, [r7, #4]
 8000afc:	2204      	movs	r2, #4
 8000afe:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000b00:	687b      	ldr	r3, [r7, #4]
 8000b02:	2200      	movs	r2, #0
 8000b04:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8000b08:	2301      	movs	r3, #1
 8000b0a:	e020      	b.n	8000b4e <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000b0c:	687b      	ldr	r3, [r7, #4]
 8000b0e:	681b      	ldr	r3, [r3, #0]
 8000b10:	681a      	ldr	r2, [r3, #0]
 8000b12:	687b      	ldr	r3, [r7, #4]
 8000b14:	681b      	ldr	r3, [r3, #0]
 8000b16:	f022 020e 	bic.w	r2, r2, #14
 8000b1a:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000b1c:	687b      	ldr	r3, [r7, #4]
 8000b1e:	681b      	ldr	r3, [r3, #0]
 8000b20:	681a      	ldr	r2, [r3, #0]
 8000b22:	687b      	ldr	r3, [r7, #4]
 8000b24:	681b      	ldr	r3, [r3, #0]
 8000b26:	f022 0201 	bic.w	r2, r2, #1
 8000b2a:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8000b2c:	687b      	ldr	r3, [r7, #4]
 8000b2e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000b30:	687b      	ldr	r3, [r7, #4]
 8000b32:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000b34:	2101      	movs	r1, #1
 8000b36:	fa01 f202 	lsl.w	r2, r1, r2
 8000b3a:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8000b3c:	687b      	ldr	r3, [r7, #4]
 8000b3e:	2201      	movs	r2, #1
 8000b40:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8000b44:	687b      	ldr	r3, [r7, #4]
 8000b46:	2200      	movs	r2, #0
 8000b48:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8000b4c:	7bfb      	ldrb	r3, [r7, #15]
}
 8000b4e:	4618      	mov	r0, r3
 8000b50:	3714      	adds	r7, #20
 8000b52:	46bd      	mov	sp, r7
 8000b54:	bc80      	pop	{r7}
 8000b56:	4770      	bx	lr

08000b58 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8000b58:	b580      	push	{r7, lr}
 8000b5a:	b084      	sub	sp, #16
 8000b5c:	af00      	add	r7, sp, #0
 8000b5e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000b60:	2300      	movs	r3, #0
 8000b62:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8000b64:	687b      	ldr	r3, [r7, #4]
 8000b66:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8000b6a:	b2db      	uxtb	r3, r3
 8000b6c:	2b02      	cmp	r3, #2
 8000b6e:	d005      	beq.n	8000b7c <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000b70:	687b      	ldr	r3, [r7, #4]
 8000b72:	2204      	movs	r2, #4
 8000b74:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8000b76:	2301      	movs	r3, #1
 8000b78:	73fb      	strb	r3, [r7, #15]
 8000b7a:	e051      	b.n	8000c20 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000b7c:	687b      	ldr	r3, [r7, #4]
 8000b7e:	681b      	ldr	r3, [r3, #0]
 8000b80:	681a      	ldr	r2, [r3, #0]
 8000b82:	687b      	ldr	r3, [r7, #4]
 8000b84:	681b      	ldr	r3, [r3, #0]
 8000b86:	f022 020e 	bic.w	r2, r2, #14
 8000b8a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000b8c:	687b      	ldr	r3, [r7, #4]
 8000b8e:	681b      	ldr	r3, [r3, #0]
 8000b90:	681a      	ldr	r2, [r3, #0]
 8000b92:	687b      	ldr	r3, [r7, #4]
 8000b94:	681b      	ldr	r3, [r3, #0]
 8000b96:	f022 0201 	bic.w	r2, r2, #1
 8000b9a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8000b9c:	687b      	ldr	r3, [r7, #4]
 8000b9e:	681b      	ldr	r3, [r3, #0]
 8000ba0:	4a22      	ldr	r2, [pc, #136]	; (8000c2c <HAL_DMA_Abort_IT+0xd4>)
 8000ba2:	4293      	cmp	r3, r2
 8000ba4:	d029      	beq.n	8000bfa <HAL_DMA_Abort_IT+0xa2>
 8000ba6:	687b      	ldr	r3, [r7, #4]
 8000ba8:	681b      	ldr	r3, [r3, #0]
 8000baa:	4a21      	ldr	r2, [pc, #132]	; (8000c30 <HAL_DMA_Abort_IT+0xd8>)
 8000bac:	4293      	cmp	r3, r2
 8000bae:	d022      	beq.n	8000bf6 <HAL_DMA_Abort_IT+0x9e>
 8000bb0:	687b      	ldr	r3, [r7, #4]
 8000bb2:	681b      	ldr	r3, [r3, #0]
 8000bb4:	4a1f      	ldr	r2, [pc, #124]	; (8000c34 <HAL_DMA_Abort_IT+0xdc>)
 8000bb6:	4293      	cmp	r3, r2
 8000bb8:	d01a      	beq.n	8000bf0 <HAL_DMA_Abort_IT+0x98>
 8000bba:	687b      	ldr	r3, [r7, #4]
 8000bbc:	681b      	ldr	r3, [r3, #0]
 8000bbe:	4a1e      	ldr	r2, [pc, #120]	; (8000c38 <HAL_DMA_Abort_IT+0xe0>)
 8000bc0:	4293      	cmp	r3, r2
 8000bc2:	d012      	beq.n	8000bea <HAL_DMA_Abort_IT+0x92>
 8000bc4:	687b      	ldr	r3, [r7, #4]
 8000bc6:	681b      	ldr	r3, [r3, #0]
 8000bc8:	4a1c      	ldr	r2, [pc, #112]	; (8000c3c <HAL_DMA_Abort_IT+0xe4>)
 8000bca:	4293      	cmp	r3, r2
 8000bcc:	d00a      	beq.n	8000be4 <HAL_DMA_Abort_IT+0x8c>
 8000bce:	687b      	ldr	r3, [r7, #4]
 8000bd0:	681b      	ldr	r3, [r3, #0]
 8000bd2:	4a1b      	ldr	r2, [pc, #108]	; (8000c40 <HAL_DMA_Abort_IT+0xe8>)
 8000bd4:	4293      	cmp	r3, r2
 8000bd6:	d102      	bne.n	8000bde <HAL_DMA_Abort_IT+0x86>
 8000bd8:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8000bdc:	e00e      	b.n	8000bfc <HAL_DMA_Abort_IT+0xa4>
 8000bde:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8000be2:	e00b      	b.n	8000bfc <HAL_DMA_Abort_IT+0xa4>
 8000be4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000be8:	e008      	b.n	8000bfc <HAL_DMA_Abort_IT+0xa4>
 8000bea:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000bee:	e005      	b.n	8000bfc <HAL_DMA_Abort_IT+0xa4>
 8000bf0:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000bf4:	e002      	b.n	8000bfc <HAL_DMA_Abort_IT+0xa4>
 8000bf6:	2310      	movs	r3, #16
 8000bf8:	e000      	b.n	8000bfc <HAL_DMA_Abort_IT+0xa4>
 8000bfa:	2301      	movs	r3, #1
 8000bfc:	4a11      	ldr	r2, [pc, #68]	; (8000c44 <HAL_DMA_Abort_IT+0xec>)
 8000bfe:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000c00:	687b      	ldr	r3, [r7, #4]
 8000c02:	2201      	movs	r2, #1
 8000c04:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000c08:	687b      	ldr	r3, [r7, #4]
 8000c0a:	2200      	movs	r2, #0
 8000c0c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8000c10:	687b      	ldr	r3, [r7, #4]
 8000c12:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000c14:	2b00      	cmp	r3, #0
 8000c16:	d003      	beq.n	8000c20 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8000c18:	687b      	ldr	r3, [r7, #4]
 8000c1a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000c1c:	6878      	ldr	r0, [r7, #4]
 8000c1e:	4798      	blx	r3
    } 
  }
  return status;
 8000c20:	7bfb      	ldrb	r3, [r7, #15]
}
 8000c22:	4618      	mov	r0, r3
 8000c24:	3710      	adds	r7, #16
 8000c26:	46bd      	mov	sp, r7
 8000c28:	bd80      	pop	{r7, pc}
 8000c2a:	bf00      	nop
 8000c2c:	40020008 	.word	0x40020008
 8000c30:	4002001c 	.word	0x4002001c
 8000c34:	40020030 	.word	0x40020030
 8000c38:	40020044 	.word	0x40020044
 8000c3c:	40020058 	.word	0x40020058
 8000c40:	4002006c 	.word	0x4002006c
 8000c44:	40020000 	.word	0x40020000

08000c48 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000c48:	b480      	push	{r7}
 8000c4a:	b08b      	sub	sp, #44	; 0x2c
 8000c4c:	af00      	add	r7, sp, #0
 8000c4e:	6078      	str	r0, [r7, #4]
 8000c50:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000c52:	2300      	movs	r3, #0
 8000c54:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000c56:	2300      	movs	r3, #0
 8000c58:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000c5a:	e169      	b.n	8000f30 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000c5c:	2201      	movs	r2, #1
 8000c5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c60:	fa02 f303 	lsl.w	r3, r2, r3
 8000c64:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000c66:	683b      	ldr	r3, [r7, #0]
 8000c68:	681b      	ldr	r3, [r3, #0]
 8000c6a:	69fa      	ldr	r2, [r7, #28]
 8000c6c:	4013      	ands	r3, r2
 8000c6e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000c70:	69ba      	ldr	r2, [r7, #24]
 8000c72:	69fb      	ldr	r3, [r7, #28]
 8000c74:	429a      	cmp	r2, r3
 8000c76:	f040 8158 	bne.w	8000f2a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000c7a:	683b      	ldr	r3, [r7, #0]
 8000c7c:	685b      	ldr	r3, [r3, #4]
 8000c7e:	4a9a      	ldr	r2, [pc, #616]	; (8000ee8 <HAL_GPIO_Init+0x2a0>)
 8000c80:	4293      	cmp	r3, r2
 8000c82:	d05e      	beq.n	8000d42 <HAL_GPIO_Init+0xfa>
 8000c84:	4a98      	ldr	r2, [pc, #608]	; (8000ee8 <HAL_GPIO_Init+0x2a0>)
 8000c86:	4293      	cmp	r3, r2
 8000c88:	d875      	bhi.n	8000d76 <HAL_GPIO_Init+0x12e>
 8000c8a:	4a98      	ldr	r2, [pc, #608]	; (8000eec <HAL_GPIO_Init+0x2a4>)
 8000c8c:	4293      	cmp	r3, r2
 8000c8e:	d058      	beq.n	8000d42 <HAL_GPIO_Init+0xfa>
 8000c90:	4a96      	ldr	r2, [pc, #600]	; (8000eec <HAL_GPIO_Init+0x2a4>)
 8000c92:	4293      	cmp	r3, r2
 8000c94:	d86f      	bhi.n	8000d76 <HAL_GPIO_Init+0x12e>
 8000c96:	4a96      	ldr	r2, [pc, #600]	; (8000ef0 <HAL_GPIO_Init+0x2a8>)
 8000c98:	4293      	cmp	r3, r2
 8000c9a:	d052      	beq.n	8000d42 <HAL_GPIO_Init+0xfa>
 8000c9c:	4a94      	ldr	r2, [pc, #592]	; (8000ef0 <HAL_GPIO_Init+0x2a8>)
 8000c9e:	4293      	cmp	r3, r2
 8000ca0:	d869      	bhi.n	8000d76 <HAL_GPIO_Init+0x12e>
 8000ca2:	4a94      	ldr	r2, [pc, #592]	; (8000ef4 <HAL_GPIO_Init+0x2ac>)
 8000ca4:	4293      	cmp	r3, r2
 8000ca6:	d04c      	beq.n	8000d42 <HAL_GPIO_Init+0xfa>
 8000ca8:	4a92      	ldr	r2, [pc, #584]	; (8000ef4 <HAL_GPIO_Init+0x2ac>)
 8000caa:	4293      	cmp	r3, r2
 8000cac:	d863      	bhi.n	8000d76 <HAL_GPIO_Init+0x12e>
 8000cae:	4a92      	ldr	r2, [pc, #584]	; (8000ef8 <HAL_GPIO_Init+0x2b0>)
 8000cb0:	4293      	cmp	r3, r2
 8000cb2:	d046      	beq.n	8000d42 <HAL_GPIO_Init+0xfa>
 8000cb4:	4a90      	ldr	r2, [pc, #576]	; (8000ef8 <HAL_GPIO_Init+0x2b0>)
 8000cb6:	4293      	cmp	r3, r2
 8000cb8:	d85d      	bhi.n	8000d76 <HAL_GPIO_Init+0x12e>
 8000cba:	2b12      	cmp	r3, #18
 8000cbc:	d82a      	bhi.n	8000d14 <HAL_GPIO_Init+0xcc>
 8000cbe:	2b12      	cmp	r3, #18
 8000cc0:	d859      	bhi.n	8000d76 <HAL_GPIO_Init+0x12e>
 8000cc2:	a201      	add	r2, pc, #4	; (adr r2, 8000cc8 <HAL_GPIO_Init+0x80>)
 8000cc4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000cc8:	08000d43 	.word	0x08000d43
 8000ccc:	08000d1d 	.word	0x08000d1d
 8000cd0:	08000d2f 	.word	0x08000d2f
 8000cd4:	08000d71 	.word	0x08000d71
 8000cd8:	08000d77 	.word	0x08000d77
 8000cdc:	08000d77 	.word	0x08000d77
 8000ce0:	08000d77 	.word	0x08000d77
 8000ce4:	08000d77 	.word	0x08000d77
 8000ce8:	08000d77 	.word	0x08000d77
 8000cec:	08000d77 	.word	0x08000d77
 8000cf0:	08000d77 	.word	0x08000d77
 8000cf4:	08000d77 	.word	0x08000d77
 8000cf8:	08000d77 	.word	0x08000d77
 8000cfc:	08000d77 	.word	0x08000d77
 8000d00:	08000d77 	.word	0x08000d77
 8000d04:	08000d77 	.word	0x08000d77
 8000d08:	08000d77 	.word	0x08000d77
 8000d0c:	08000d25 	.word	0x08000d25
 8000d10:	08000d39 	.word	0x08000d39
 8000d14:	4a79      	ldr	r2, [pc, #484]	; (8000efc <HAL_GPIO_Init+0x2b4>)
 8000d16:	4293      	cmp	r3, r2
 8000d18:	d013      	beq.n	8000d42 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000d1a:	e02c      	b.n	8000d76 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000d1c:	683b      	ldr	r3, [r7, #0]
 8000d1e:	68db      	ldr	r3, [r3, #12]
 8000d20:	623b      	str	r3, [r7, #32]
          break;
 8000d22:	e029      	b.n	8000d78 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000d24:	683b      	ldr	r3, [r7, #0]
 8000d26:	68db      	ldr	r3, [r3, #12]
 8000d28:	3304      	adds	r3, #4
 8000d2a:	623b      	str	r3, [r7, #32]
          break;
 8000d2c:	e024      	b.n	8000d78 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000d2e:	683b      	ldr	r3, [r7, #0]
 8000d30:	68db      	ldr	r3, [r3, #12]
 8000d32:	3308      	adds	r3, #8
 8000d34:	623b      	str	r3, [r7, #32]
          break;
 8000d36:	e01f      	b.n	8000d78 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000d38:	683b      	ldr	r3, [r7, #0]
 8000d3a:	68db      	ldr	r3, [r3, #12]
 8000d3c:	330c      	adds	r3, #12
 8000d3e:	623b      	str	r3, [r7, #32]
          break;
 8000d40:	e01a      	b.n	8000d78 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000d42:	683b      	ldr	r3, [r7, #0]
 8000d44:	689b      	ldr	r3, [r3, #8]
 8000d46:	2b00      	cmp	r3, #0
 8000d48:	d102      	bne.n	8000d50 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000d4a:	2304      	movs	r3, #4
 8000d4c:	623b      	str	r3, [r7, #32]
          break;
 8000d4e:	e013      	b.n	8000d78 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000d50:	683b      	ldr	r3, [r7, #0]
 8000d52:	689b      	ldr	r3, [r3, #8]
 8000d54:	2b01      	cmp	r3, #1
 8000d56:	d105      	bne.n	8000d64 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000d58:	2308      	movs	r3, #8
 8000d5a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000d5c:	687b      	ldr	r3, [r7, #4]
 8000d5e:	69fa      	ldr	r2, [r7, #28]
 8000d60:	611a      	str	r2, [r3, #16]
          break;
 8000d62:	e009      	b.n	8000d78 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000d64:	2308      	movs	r3, #8
 8000d66:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000d68:	687b      	ldr	r3, [r7, #4]
 8000d6a:	69fa      	ldr	r2, [r7, #28]
 8000d6c:	615a      	str	r2, [r3, #20]
          break;
 8000d6e:	e003      	b.n	8000d78 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000d70:	2300      	movs	r3, #0
 8000d72:	623b      	str	r3, [r7, #32]
          break;
 8000d74:	e000      	b.n	8000d78 <HAL_GPIO_Init+0x130>
          break;
 8000d76:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000d78:	69bb      	ldr	r3, [r7, #24]
 8000d7a:	2bff      	cmp	r3, #255	; 0xff
 8000d7c:	d801      	bhi.n	8000d82 <HAL_GPIO_Init+0x13a>
 8000d7e:	687b      	ldr	r3, [r7, #4]
 8000d80:	e001      	b.n	8000d86 <HAL_GPIO_Init+0x13e>
 8000d82:	687b      	ldr	r3, [r7, #4]
 8000d84:	3304      	adds	r3, #4
 8000d86:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000d88:	69bb      	ldr	r3, [r7, #24]
 8000d8a:	2bff      	cmp	r3, #255	; 0xff
 8000d8c:	d802      	bhi.n	8000d94 <HAL_GPIO_Init+0x14c>
 8000d8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d90:	009b      	lsls	r3, r3, #2
 8000d92:	e002      	b.n	8000d9a <HAL_GPIO_Init+0x152>
 8000d94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d96:	3b08      	subs	r3, #8
 8000d98:	009b      	lsls	r3, r3, #2
 8000d9a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000d9c:	697b      	ldr	r3, [r7, #20]
 8000d9e:	681a      	ldr	r2, [r3, #0]
 8000da0:	210f      	movs	r1, #15
 8000da2:	693b      	ldr	r3, [r7, #16]
 8000da4:	fa01 f303 	lsl.w	r3, r1, r3
 8000da8:	43db      	mvns	r3, r3
 8000daa:	401a      	ands	r2, r3
 8000dac:	6a39      	ldr	r1, [r7, #32]
 8000dae:	693b      	ldr	r3, [r7, #16]
 8000db0:	fa01 f303 	lsl.w	r3, r1, r3
 8000db4:	431a      	orrs	r2, r3
 8000db6:	697b      	ldr	r3, [r7, #20]
 8000db8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000dba:	683b      	ldr	r3, [r7, #0]
 8000dbc:	685b      	ldr	r3, [r3, #4]
 8000dbe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000dc2:	2b00      	cmp	r3, #0
 8000dc4:	f000 80b1 	beq.w	8000f2a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000dc8:	4b4d      	ldr	r3, [pc, #308]	; (8000f00 <HAL_GPIO_Init+0x2b8>)
 8000dca:	699b      	ldr	r3, [r3, #24]
 8000dcc:	4a4c      	ldr	r2, [pc, #304]	; (8000f00 <HAL_GPIO_Init+0x2b8>)
 8000dce:	f043 0301 	orr.w	r3, r3, #1
 8000dd2:	6193      	str	r3, [r2, #24]
 8000dd4:	4b4a      	ldr	r3, [pc, #296]	; (8000f00 <HAL_GPIO_Init+0x2b8>)
 8000dd6:	699b      	ldr	r3, [r3, #24]
 8000dd8:	f003 0301 	and.w	r3, r3, #1
 8000ddc:	60bb      	str	r3, [r7, #8]
 8000dde:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000de0:	4a48      	ldr	r2, [pc, #288]	; (8000f04 <HAL_GPIO_Init+0x2bc>)
 8000de2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000de4:	089b      	lsrs	r3, r3, #2
 8000de6:	3302      	adds	r3, #2
 8000de8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000dec:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000dee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000df0:	f003 0303 	and.w	r3, r3, #3
 8000df4:	009b      	lsls	r3, r3, #2
 8000df6:	220f      	movs	r2, #15
 8000df8:	fa02 f303 	lsl.w	r3, r2, r3
 8000dfc:	43db      	mvns	r3, r3
 8000dfe:	68fa      	ldr	r2, [r7, #12]
 8000e00:	4013      	ands	r3, r2
 8000e02:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000e04:	687b      	ldr	r3, [r7, #4]
 8000e06:	4a40      	ldr	r2, [pc, #256]	; (8000f08 <HAL_GPIO_Init+0x2c0>)
 8000e08:	4293      	cmp	r3, r2
 8000e0a:	d013      	beq.n	8000e34 <HAL_GPIO_Init+0x1ec>
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	4a3f      	ldr	r2, [pc, #252]	; (8000f0c <HAL_GPIO_Init+0x2c4>)
 8000e10:	4293      	cmp	r3, r2
 8000e12:	d00d      	beq.n	8000e30 <HAL_GPIO_Init+0x1e8>
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	4a3e      	ldr	r2, [pc, #248]	; (8000f10 <HAL_GPIO_Init+0x2c8>)
 8000e18:	4293      	cmp	r3, r2
 8000e1a:	d007      	beq.n	8000e2c <HAL_GPIO_Init+0x1e4>
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	4a3d      	ldr	r2, [pc, #244]	; (8000f14 <HAL_GPIO_Init+0x2cc>)
 8000e20:	4293      	cmp	r3, r2
 8000e22:	d101      	bne.n	8000e28 <HAL_GPIO_Init+0x1e0>
 8000e24:	2303      	movs	r3, #3
 8000e26:	e006      	b.n	8000e36 <HAL_GPIO_Init+0x1ee>
 8000e28:	2304      	movs	r3, #4
 8000e2a:	e004      	b.n	8000e36 <HAL_GPIO_Init+0x1ee>
 8000e2c:	2302      	movs	r3, #2
 8000e2e:	e002      	b.n	8000e36 <HAL_GPIO_Init+0x1ee>
 8000e30:	2301      	movs	r3, #1
 8000e32:	e000      	b.n	8000e36 <HAL_GPIO_Init+0x1ee>
 8000e34:	2300      	movs	r3, #0
 8000e36:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000e38:	f002 0203 	and.w	r2, r2, #3
 8000e3c:	0092      	lsls	r2, r2, #2
 8000e3e:	4093      	lsls	r3, r2
 8000e40:	68fa      	ldr	r2, [r7, #12]
 8000e42:	4313      	orrs	r3, r2
 8000e44:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000e46:	492f      	ldr	r1, [pc, #188]	; (8000f04 <HAL_GPIO_Init+0x2bc>)
 8000e48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e4a:	089b      	lsrs	r3, r3, #2
 8000e4c:	3302      	adds	r3, #2
 8000e4e:	68fa      	ldr	r2, [r7, #12]
 8000e50:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000e54:	683b      	ldr	r3, [r7, #0]
 8000e56:	685b      	ldr	r3, [r3, #4]
 8000e58:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000e5c:	2b00      	cmp	r3, #0
 8000e5e:	d006      	beq.n	8000e6e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000e60:	4b2d      	ldr	r3, [pc, #180]	; (8000f18 <HAL_GPIO_Init+0x2d0>)
 8000e62:	689a      	ldr	r2, [r3, #8]
 8000e64:	492c      	ldr	r1, [pc, #176]	; (8000f18 <HAL_GPIO_Init+0x2d0>)
 8000e66:	69bb      	ldr	r3, [r7, #24]
 8000e68:	4313      	orrs	r3, r2
 8000e6a:	608b      	str	r3, [r1, #8]
 8000e6c:	e006      	b.n	8000e7c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000e6e:	4b2a      	ldr	r3, [pc, #168]	; (8000f18 <HAL_GPIO_Init+0x2d0>)
 8000e70:	689a      	ldr	r2, [r3, #8]
 8000e72:	69bb      	ldr	r3, [r7, #24]
 8000e74:	43db      	mvns	r3, r3
 8000e76:	4928      	ldr	r1, [pc, #160]	; (8000f18 <HAL_GPIO_Init+0x2d0>)
 8000e78:	4013      	ands	r3, r2
 8000e7a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000e7c:	683b      	ldr	r3, [r7, #0]
 8000e7e:	685b      	ldr	r3, [r3, #4]
 8000e80:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000e84:	2b00      	cmp	r3, #0
 8000e86:	d006      	beq.n	8000e96 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000e88:	4b23      	ldr	r3, [pc, #140]	; (8000f18 <HAL_GPIO_Init+0x2d0>)
 8000e8a:	68da      	ldr	r2, [r3, #12]
 8000e8c:	4922      	ldr	r1, [pc, #136]	; (8000f18 <HAL_GPIO_Init+0x2d0>)
 8000e8e:	69bb      	ldr	r3, [r7, #24]
 8000e90:	4313      	orrs	r3, r2
 8000e92:	60cb      	str	r3, [r1, #12]
 8000e94:	e006      	b.n	8000ea4 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000e96:	4b20      	ldr	r3, [pc, #128]	; (8000f18 <HAL_GPIO_Init+0x2d0>)
 8000e98:	68da      	ldr	r2, [r3, #12]
 8000e9a:	69bb      	ldr	r3, [r7, #24]
 8000e9c:	43db      	mvns	r3, r3
 8000e9e:	491e      	ldr	r1, [pc, #120]	; (8000f18 <HAL_GPIO_Init+0x2d0>)
 8000ea0:	4013      	ands	r3, r2
 8000ea2:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000ea4:	683b      	ldr	r3, [r7, #0]
 8000ea6:	685b      	ldr	r3, [r3, #4]
 8000ea8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000eac:	2b00      	cmp	r3, #0
 8000eae:	d006      	beq.n	8000ebe <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000eb0:	4b19      	ldr	r3, [pc, #100]	; (8000f18 <HAL_GPIO_Init+0x2d0>)
 8000eb2:	685a      	ldr	r2, [r3, #4]
 8000eb4:	4918      	ldr	r1, [pc, #96]	; (8000f18 <HAL_GPIO_Init+0x2d0>)
 8000eb6:	69bb      	ldr	r3, [r7, #24]
 8000eb8:	4313      	orrs	r3, r2
 8000eba:	604b      	str	r3, [r1, #4]
 8000ebc:	e006      	b.n	8000ecc <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000ebe:	4b16      	ldr	r3, [pc, #88]	; (8000f18 <HAL_GPIO_Init+0x2d0>)
 8000ec0:	685a      	ldr	r2, [r3, #4]
 8000ec2:	69bb      	ldr	r3, [r7, #24]
 8000ec4:	43db      	mvns	r3, r3
 8000ec6:	4914      	ldr	r1, [pc, #80]	; (8000f18 <HAL_GPIO_Init+0x2d0>)
 8000ec8:	4013      	ands	r3, r2
 8000eca:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000ecc:	683b      	ldr	r3, [r7, #0]
 8000ece:	685b      	ldr	r3, [r3, #4]
 8000ed0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000ed4:	2b00      	cmp	r3, #0
 8000ed6:	d021      	beq.n	8000f1c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000ed8:	4b0f      	ldr	r3, [pc, #60]	; (8000f18 <HAL_GPIO_Init+0x2d0>)
 8000eda:	681a      	ldr	r2, [r3, #0]
 8000edc:	490e      	ldr	r1, [pc, #56]	; (8000f18 <HAL_GPIO_Init+0x2d0>)
 8000ede:	69bb      	ldr	r3, [r7, #24]
 8000ee0:	4313      	orrs	r3, r2
 8000ee2:	600b      	str	r3, [r1, #0]
 8000ee4:	e021      	b.n	8000f2a <HAL_GPIO_Init+0x2e2>
 8000ee6:	bf00      	nop
 8000ee8:	10320000 	.word	0x10320000
 8000eec:	10310000 	.word	0x10310000
 8000ef0:	10220000 	.word	0x10220000
 8000ef4:	10210000 	.word	0x10210000
 8000ef8:	10120000 	.word	0x10120000
 8000efc:	10110000 	.word	0x10110000
 8000f00:	40021000 	.word	0x40021000
 8000f04:	40010000 	.word	0x40010000
 8000f08:	40010800 	.word	0x40010800
 8000f0c:	40010c00 	.word	0x40010c00
 8000f10:	40011000 	.word	0x40011000
 8000f14:	40011400 	.word	0x40011400
 8000f18:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000f1c:	4b0b      	ldr	r3, [pc, #44]	; (8000f4c <HAL_GPIO_Init+0x304>)
 8000f1e:	681a      	ldr	r2, [r3, #0]
 8000f20:	69bb      	ldr	r3, [r7, #24]
 8000f22:	43db      	mvns	r3, r3
 8000f24:	4909      	ldr	r1, [pc, #36]	; (8000f4c <HAL_GPIO_Init+0x304>)
 8000f26:	4013      	ands	r3, r2
 8000f28:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8000f2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f2c:	3301      	adds	r3, #1
 8000f2e:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000f30:	683b      	ldr	r3, [r7, #0]
 8000f32:	681a      	ldr	r2, [r3, #0]
 8000f34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f36:	fa22 f303 	lsr.w	r3, r2, r3
 8000f3a:	2b00      	cmp	r3, #0
 8000f3c:	f47f ae8e 	bne.w	8000c5c <HAL_GPIO_Init+0x14>
  }
}
 8000f40:	bf00      	nop
 8000f42:	bf00      	nop
 8000f44:	372c      	adds	r7, #44	; 0x2c
 8000f46:	46bd      	mov	sp, r7
 8000f48:	bc80      	pop	{r7}
 8000f4a:	4770      	bx	lr
 8000f4c:	40010400 	.word	0x40010400

08000f50 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000f50:	b480      	push	{r7}
 8000f52:	b083      	sub	sp, #12
 8000f54:	af00      	add	r7, sp, #0
 8000f56:	6078      	str	r0, [r7, #4]
 8000f58:	460b      	mov	r3, r1
 8000f5a:	807b      	strh	r3, [r7, #2]
 8000f5c:	4613      	mov	r3, r2
 8000f5e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000f60:	787b      	ldrb	r3, [r7, #1]
 8000f62:	2b00      	cmp	r3, #0
 8000f64:	d003      	beq.n	8000f6e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000f66:	887a      	ldrh	r2, [r7, #2]
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8000f6c:	e003      	b.n	8000f76 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8000f6e:	887b      	ldrh	r3, [r7, #2]
 8000f70:	041a      	lsls	r2, r3, #16
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	611a      	str	r2, [r3, #16]
}
 8000f76:	bf00      	nop
 8000f78:	370c      	adds	r7, #12
 8000f7a:	46bd      	mov	sp, r7
 8000f7c:	bc80      	pop	{r7}
 8000f7e:	4770      	bx	lr

08000f80 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8000f80:	b580      	push	{r7, lr}
 8000f82:	b082      	sub	sp, #8
 8000f84:	af00      	add	r7, sp, #0
 8000f86:	4603      	mov	r3, r0
 8000f88:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8000f8a:	4b08      	ldr	r3, [pc, #32]	; (8000fac <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8000f8c:	695a      	ldr	r2, [r3, #20]
 8000f8e:	88fb      	ldrh	r3, [r7, #6]
 8000f90:	4013      	ands	r3, r2
 8000f92:	2b00      	cmp	r3, #0
 8000f94:	d006      	beq.n	8000fa4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8000f96:	4a05      	ldr	r2, [pc, #20]	; (8000fac <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8000f98:	88fb      	ldrh	r3, [r7, #6]
 8000f9a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8000f9c:	88fb      	ldrh	r3, [r7, #6]
 8000f9e:	4618      	mov	r0, r3
 8000fa0:	f000 f806 	bl	8000fb0 <HAL_GPIO_EXTI_Callback>
  }
}
 8000fa4:	bf00      	nop
 8000fa6:	3708      	adds	r7, #8
 8000fa8:	46bd      	mov	sp, r7
 8000faa:	bd80      	pop	{r7, pc}
 8000fac:	40010400 	.word	0x40010400

08000fb0 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000fb0:	b480      	push	{r7}
 8000fb2:	b083      	sub	sp, #12
 8000fb4:	af00      	add	r7, sp, #0
 8000fb6:	4603      	mov	r3, r0
 8000fb8:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8000fba:	bf00      	nop
 8000fbc:	370c      	adds	r7, #12
 8000fbe:	46bd      	mov	sp, r7
 8000fc0:	bc80      	pop	{r7}
 8000fc2:	4770      	bx	lr

08000fc4 <HAL_PWR_PVD_IRQHandler>:
  * @brief  This function handles the PWR PVD interrupt request.
  * @note   This API should be called under the PVD_IRQHandler().
  * @retval None
  */
void HAL_PWR_PVD_IRQHandler(void)
{
 8000fc4:	b580      	push	{r7, lr}
 8000fc6:	af00      	add	r7, sp, #0
  /* Check PWR exti flag */
  if(__HAL_PWR_PVD_EXTI_GET_FLAG() != RESET)
 8000fc8:	4b06      	ldr	r3, [pc, #24]	; (8000fe4 <HAL_PWR_PVD_IRQHandler+0x20>)
 8000fca:	695b      	ldr	r3, [r3, #20]
 8000fcc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000fd0:	2b00      	cmp	r3, #0
 8000fd2:	d005      	beq.n	8000fe0 <HAL_PWR_PVD_IRQHandler+0x1c>
  {
    /* PWR PVD interrupt user callback */
    HAL_PWR_PVDCallback();
 8000fd4:	f000 f808 	bl	8000fe8 <HAL_PWR_PVDCallback>

    /* Clear PWR Exti pending bit */
    __HAL_PWR_PVD_EXTI_CLEAR_FLAG();
 8000fd8:	4b02      	ldr	r3, [pc, #8]	; (8000fe4 <HAL_PWR_PVD_IRQHandler+0x20>)
 8000fda:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8000fde:	615a      	str	r2, [r3, #20]
  }
}
 8000fe0:	bf00      	nop
 8000fe2:	bd80      	pop	{r7, pc}
 8000fe4:	40010400 	.word	0x40010400

08000fe8 <HAL_PWR_PVDCallback>:
/**
  * @brief  PWR PVD interrupt callback
  * @retval None
  */
__weak void HAL_PWR_PVDCallback(void)
{
 8000fe8:	b480      	push	{r7}
 8000fea:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_PWR_PVDCallback could be implemented in the user file
   */ 
}
 8000fec:	bf00      	nop
 8000fee:	46bd      	mov	sp, r7
 8000ff0:	bc80      	pop	{r7}
 8000ff2:	4770      	bx	lr

08000ff4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000ff4:	b580      	push	{r7, lr}
 8000ff6:	b086      	sub	sp, #24
 8000ff8:	af00      	add	r7, sp, #0
 8000ffa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	2b00      	cmp	r3, #0
 8001000:	d101      	bne.n	8001006 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001002:	2301      	movs	r3, #1
 8001004:	e272      	b.n	80014ec <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	681b      	ldr	r3, [r3, #0]
 800100a:	f003 0301 	and.w	r3, r3, #1
 800100e:	2b00      	cmp	r3, #0
 8001010:	f000 8087 	beq.w	8001122 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001014:	4b92      	ldr	r3, [pc, #584]	; (8001260 <HAL_RCC_OscConfig+0x26c>)
 8001016:	685b      	ldr	r3, [r3, #4]
 8001018:	f003 030c 	and.w	r3, r3, #12
 800101c:	2b04      	cmp	r3, #4
 800101e:	d00c      	beq.n	800103a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001020:	4b8f      	ldr	r3, [pc, #572]	; (8001260 <HAL_RCC_OscConfig+0x26c>)
 8001022:	685b      	ldr	r3, [r3, #4]
 8001024:	f003 030c 	and.w	r3, r3, #12
 8001028:	2b08      	cmp	r3, #8
 800102a:	d112      	bne.n	8001052 <HAL_RCC_OscConfig+0x5e>
 800102c:	4b8c      	ldr	r3, [pc, #560]	; (8001260 <HAL_RCC_OscConfig+0x26c>)
 800102e:	685b      	ldr	r3, [r3, #4]
 8001030:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001034:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001038:	d10b      	bne.n	8001052 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800103a:	4b89      	ldr	r3, [pc, #548]	; (8001260 <HAL_RCC_OscConfig+0x26c>)
 800103c:	681b      	ldr	r3, [r3, #0]
 800103e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001042:	2b00      	cmp	r3, #0
 8001044:	d06c      	beq.n	8001120 <HAL_RCC_OscConfig+0x12c>
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	685b      	ldr	r3, [r3, #4]
 800104a:	2b00      	cmp	r3, #0
 800104c:	d168      	bne.n	8001120 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800104e:	2301      	movs	r3, #1
 8001050:	e24c      	b.n	80014ec <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	685b      	ldr	r3, [r3, #4]
 8001056:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800105a:	d106      	bne.n	800106a <HAL_RCC_OscConfig+0x76>
 800105c:	4b80      	ldr	r3, [pc, #512]	; (8001260 <HAL_RCC_OscConfig+0x26c>)
 800105e:	681b      	ldr	r3, [r3, #0]
 8001060:	4a7f      	ldr	r2, [pc, #508]	; (8001260 <HAL_RCC_OscConfig+0x26c>)
 8001062:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001066:	6013      	str	r3, [r2, #0]
 8001068:	e02e      	b.n	80010c8 <HAL_RCC_OscConfig+0xd4>
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	685b      	ldr	r3, [r3, #4]
 800106e:	2b00      	cmp	r3, #0
 8001070:	d10c      	bne.n	800108c <HAL_RCC_OscConfig+0x98>
 8001072:	4b7b      	ldr	r3, [pc, #492]	; (8001260 <HAL_RCC_OscConfig+0x26c>)
 8001074:	681b      	ldr	r3, [r3, #0]
 8001076:	4a7a      	ldr	r2, [pc, #488]	; (8001260 <HAL_RCC_OscConfig+0x26c>)
 8001078:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800107c:	6013      	str	r3, [r2, #0]
 800107e:	4b78      	ldr	r3, [pc, #480]	; (8001260 <HAL_RCC_OscConfig+0x26c>)
 8001080:	681b      	ldr	r3, [r3, #0]
 8001082:	4a77      	ldr	r2, [pc, #476]	; (8001260 <HAL_RCC_OscConfig+0x26c>)
 8001084:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001088:	6013      	str	r3, [r2, #0]
 800108a:	e01d      	b.n	80010c8 <HAL_RCC_OscConfig+0xd4>
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	685b      	ldr	r3, [r3, #4]
 8001090:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001094:	d10c      	bne.n	80010b0 <HAL_RCC_OscConfig+0xbc>
 8001096:	4b72      	ldr	r3, [pc, #456]	; (8001260 <HAL_RCC_OscConfig+0x26c>)
 8001098:	681b      	ldr	r3, [r3, #0]
 800109a:	4a71      	ldr	r2, [pc, #452]	; (8001260 <HAL_RCC_OscConfig+0x26c>)
 800109c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80010a0:	6013      	str	r3, [r2, #0]
 80010a2:	4b6f      	ldr	r3, [pc, #444]	; (8001260 <HAL_RCC_OscConfig+0x26c>)
 80010a4:	681b      	ldr	r3, [r3, #0]
 80010a6:	4a6e      	ldr	r2, [pc, #440]	; (8001260 <HAL_RCC_OscConfig+0x26c>)
 80010a8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80010ac:	6013      	str	r3, [r2, #0]
 80010ae:	e00b      	b.n	80010c8 <HAL_RCC_OscConfig+0xd4>
 80010b0:	4b6b      	ldr	r3, [pc, #428]	; (8001260 <HAL_RCC_OscConfig+0x26c>)
 80010b2:	681b      	ldr	r3, [r3, #0]
 80010b4:	4a6a      	ldr	r2, [pc, #424]	; (8001260 <HAL_RCC_OscConfig+0x26c>)
 80010b6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80010ba:	6013      	str	r3, [r2, #0]
 80010bc:	4b68      	ldr	r3, [pc, #416]	; (8001260 <HAL_RCC_OscConfig+0x26c>)
 80010be:	681b      	ldr	r3, [r3, #0]
 80010c0:	4a67      	ldr	r2, [pc, #412]	; (8001260 <HAL_RCC_OscConfig+0x26c>)
 80010c2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80010c6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	685b      	ldr	r3, [r3, #4]
 80010cc:	2b00      	cmp	r3, #0
 80010ce:	d013      	beq.n	80010f8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80010d0:	f7ff fc1e 	bl	8000910 <HAL_GetTick>
 80010d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80010d6:	e008      	b.n	80010ea <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80010d8:	f7ff fc1a 	bl	8000910 <HAL_GetTick>
 80010dc:	4602      	mov	r2, r0
 80010de:	693b      	ldr	r3, [r7, #16]
 80010e0:	1ad3      	subs	r3, r2, r3
 80010e2:	2b64      	cmp	r3, #100	; 0x64
 80010e4:	d901      	bls.n	80010ea <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80010e6:	2303      	movs	r3, #3
 80010e8:	e200      	b.n	80014ec <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80010ea:	4b5d      	ldr	r3, [pc, #372]	; (8001260 <HAL_RCC_OscConfig+0x26c>)
 80010ec:	681b      	ldr	r3, [r3, #0]
 80010ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80010f2:	2b00      	cmp	r3, #0
 80010f4:	d0f0      	beq.n	80010d8 <HAL_RCC_OscConfig+0xe4>
 80010f6:	e014      	b.n	8001122 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80010f8:	f7ff fc0a 	bl	8000910 <HAL_GetTick>
 80010fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80010fe:	e008      	b.n	8001112 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001100:	f7ff fc06 	bl	8000910 <HAL_GetTick>
 8001104:	4602      	mov	r2, r0
 8001106:	693b      	ldr	r3, [r7, #16]
 8001108:	1ad3      	subs	r3, r2, r3
 800110a:	2b64      	cmp	r3, #100	; 0x64
 800110c:	d901      	bls.n	8001112 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800110e:	2303      	movs	r3, #3
 8001110:	e1ec      	b.n	80014ec <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001112:	4b53      	ldr	r3, [pc, #332]	; (8001260 <HAL_RCC_OscConfig+0x26c>)
 8001114:	681b      	ldr	r3, [r3, #0]
 8001116:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800111a:	2b00      	cmp	r3, #0
 800111c:	d1f0      	bne.n	8001100 <HAL_RCC_OscConfig+0x10c>
 800111e:	e000      	b.n	8001122 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001120:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	681b      	ldr	r3, [r3, #0]
 8001126:	f003 0302 	and.w	r3, r3, #2
 800112a:	2b00      	cmp	r3, #0
 800112c:	d063      	beq.n	80011f6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800112e:	4b4c      	ldr	r3, [pc, #304]	; (8001260 <HAL_RCC_OscConfig+0x26c>)
 8001130:	685b      	ldr	r3, [r3, #4]
 8001132:	f003 030c 	and.w	r3, r3, #12
 8001136:	2b00      	cmp	r3, #0
 8001138:	d00b      	beq.n	8001152 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800113a:	4b49      	ldr	r3, [pc, #292]	; (8001260 <HAL_RCC_OscConfig+0x26c>)
 800113c:	685b      	ldr	r3, [r3, #4]
 800113e:	f003 030c 	and.w	r3, r3, #12
 8001142:	2b08      	cmp	r3, #8
 8001144:	d11c      	bne.n	8001180 <HAL_RCC_OscConfig+0x18c>
 8001146:	4b46      	ldr	r3, [pc, #280]	; (8001260 <HAL_RCC_OscConfig+0x26c>)
 8001148:	685b      	ldr	r3, [r3, #4]
 800114a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800114e:	2b00      	cmp	r3, #0
 8001150:	d116      	bne.n	8001180 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001152:	4b43      	ldr	r3, [pc, #268]	; (8001260 <HAL_RCC_OscConfig+0x26c>)
 8001154:	681b      	ldr	r3, [r3, #0]
 8001156:	f003 0302 	and.w	r3, r3, #2
 800115a:	2b00      	cmp	r3, #0
 800115c:	d005      	beq.n	800116a <HAL_RCC_OscConfig+0x176>
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	691b      	ldr	r3, [r3, #16]
 8001162:	2b01      	cmp	r3, #1
 8001164:	d001      	beq.n	800116a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001166:	2301      	movs	r3, #1
 8001168:	e1c0      	b.n	80014ec <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800116a:	4b3d      	ldr	r3, [pc, #244]	; (8001260 <HAL_RCC_OscConfig+0x26c>)
 800116c:	681b      	ldr	r3, [r3, #0]
 800116e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	695b      	ldr	r3, [r3, #20]
 8001176:	00db      	lsls	r3, r3, #3
 8001178:	4939      	ldr	r1, [pc, #228]	; (8001260 <HAL_RCC_OscConfig+0x26c>)
 800117a:	4313      	orrs	r3, r2
 800117c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800117e:	e03a      	b.n	80011f6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	691b      	ldr	r3, [r3, #16]
 8001184:	2b00      	cmp	r3, #0
 8001186:	d020      	beq.n	80011ca <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001188:	4b36      	ldr	r3, [pc, #216]	; (8001264 <HAL_RCC_OscConfig+0x270>)
 800118a:	2201      	movs	r2, #1
 800118c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800118e:	f7ff fbbf 	bl	8000910 <HAL_GetTick>
 8001192:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001194:	e008      	b.n	80011a8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001196:	f7ff fbbb 	bl	8000910 <HAL_GetTick>
 800119a:	4602      	mov	r2, r0
 800119c:	693b      	ldr	r3, [r7, #16]
 800119e:	1ad3      	subs	r3, r2, r3
 80011a0:	2b02      	cmp	r3, #2
 80011a2:	d901      	bls.n	80011a8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80011a4:	2303      	movs	r3, #3
 80011a6:	e1a1      	b.n	80014ec <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80011a8:	4b2d      	ldr	r3, [pc, #180]	; (8001260 <HAL_RCC_OscConfig+0x26c>)
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	f003 0302 	and.w	r3, r3, #2
 80011b0:	2b00      	cmp	r3, #0
 80011b2:	d0f0      	beq.n	8001196 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80011b4:	4b2a      	ldr	r3, [pc, #168]	; (8001260 <HAL_RCC_OscConfig+0x26c>)
 80011b6:	681b      	ldr	r3, [r3, #0]
 80011b8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	695b      	ldr	r3, [r3, #20]
 80011c0:	00db      	lsls	r3, r3, #3
 80011c2:	4927      	ldr	r1, [pc, #156]	; (8001260 <HAL_RCC_OscConfig+0x26c>)
 80011c4:	4313      	orrs	r3, r2
 80011c6:	600b      	str	r3, [r1, #0]
 80011c8:	e015      	b.n	80011f6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80011ca:	4b26      	ldr	r3, [pc, #152]	; (8001264 <HAL_RCC_OscConfig+0x270>)
 80011cc:	2200      	movs	r2, #0
 80011ce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80011d0:	f7ff fb9e 	bl	8000910 <HAL_GetTick>
 80011d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80011d6:	e008      	b.n	80011ea <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80011d8:	f7ff fb9a 	bl	8000910 <HAL_GetTick>
 80011dc:	4602      	mov	r2, r0
 80011de:	693b      	ldr	r3, [r7, #16]
 80011e0:	1ad3      	subs	r3, r2, r3
 80011e2:	2b02      	cmp	r3, #2
 80011e4:	d901      	bls.n	80011ea <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80011e6:	2303      	movs	r3, #3
 80011e8:	e180      	b.n	80014ec <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80011ea:	4b1d      	ldr	r3, [pc, #116]	; (8001260 <HAL_RCC_OscConfig+0x26c>)
 80011ec:	681b      	ldr	r3, [r3, #0]
 80011ee:	f003 0302 	and.w	r3, r3, #2
 80011f2:	2b00      	cmp	r3, #0
 80011f4:	d1f0      	bne.n	80011d8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	f003 0308 	and.w	r3, r3, #8
 80011fe:	2b00      	cmp	r3, #0
 8001200:	d03a      	beq.n	8001278 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	699b      	ldr	r3, [r3, #24]
 8001206:	2b00      	cmp	r3, #0
 8001208:	d019      	beq.n	800123e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800120a:	4b17      	ldr	r3, [pc, #92]	; (8001268 <HAL_RCC_OscConfig+0x274>)
 800120c:	2201      	movs	r2, #1
 800120e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001210:	f7ff fb7e 	bl	8000910 <HAL_GetTick>
 8001214:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001216:	e008      	b.n	800122a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001218:	f7ff fb7a 	bl	8000910 <HAL_GetTick>
 800121c:	4602      	mov	r2, r0
 800121e:	693b      	ldr	r3, [r7, #16]
 8001220:	1ad3      	subs	r3, r2, r3
 8001222:	2b02      	cmp	r3, #2
 8001224:	d901      	bls.n	800122a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001226:	2303      	movs	r3, #3
 8001228:	e160      	b.n	80014ec <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800122a:	4b0d      	ldr	r3, [pc, #52]	; (8001260 <HAL_RCC_OscConfig+0x26c>)
 800122c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800122e:	f003 0302 	and.w	r3, r3, #2
 8001232:	2b00      	cmp	r3, #0
 8001234:	d0f0      	beq.n	8001218 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001236:	2001      	movs	r0, #1
 8001238:	f000 fafe 	bl	8001838 <RCC_Delay>
 800123c:	e01c      	b.n	8001278 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800123e:	4b0a      	ldr	r3, [pc, #40]	; (8001268 <HAL_RCC_OscConfig+0x274>)
 8001240:	2200      	movs	r2, #0
 8001242:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001244:	f7ff fb64 	bl	8000910 <HAL_GetTick>
 8001248:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800124a:	e00f      	b.n	800126c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800124c:	f7ff fb60 	bl	8000910 <HAL_GetTick>
 8001250:	4602      	mov	r2, r0
 8001252:	693b      	ldr	r3, [r7, #16]
 8001254:	1ad3      	subs	r3, r2, r3
 8001256:	2b02      	cmp	r3, #2
 8001258:	d908      	bls.n	800126c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800125a:	2303      	movs	r3, #3
 800125c:	e146      	b.n	80014ec <HAL_RCC_OscConfig+0x4f8>
 800125e:	bf00      	nop
 8001260:	40021000 	.word	0x40021000
 8001264:	42420000 	.word	0x42420000
 8001268:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800126c:	4b92      	ldr	r3, [pc, #584]	; (80014b8 <HAL_RCC_OscConfig+0x4c4>)
 800126e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001270:	f003 0302 	and.w	r3, r3, #2
 8001274:	2b00      	cmp	r3, #0
 8001276:	d1e9      	bne.n	800124c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	f003 0304 	and.w	r3, r3, #4
 8001280:	2b00      	cmp	r3, #0
 8001282:	f000 80a6 	beq.w	80013d2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001286:	2300      	movs	r3, #0
 8001288:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800128a:	4b8b      	ldr	r3, [pc, #556]	; (80014b8 <HAL_RCC_OscConfig+0x4c4>)
 800128c:	69db      	ldr	r3, [r3, #28]
 800128e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001292:	2b00      	cmp	r3, #0
 8001294:	d10d      	bne.n	80012b2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001296:	4b88      	ldr	r3, [pc, #544]	; (80014b8 <HAL_RCC_OscConfig+0x4c4>)
 8001298:	69db      	ldr	r3, [r3, #28]
 800129a:	4a87      	ldr	r2, [pc, #540]	; (80014b8 <HAL_RCC_OscConfig+0x4c4>)
 800129c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80012a0:	61d3      	str	r3, [r2, #28]
 80012a2:	4b85      	ldr	r3, [pc, #532]	; (80014b8 <HAL_RCC_OscConfig+0x4c4>)
 80012a4:	69db      	ldr	r3, [r3, #28]
 80012a6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80012aa:	60bb      	str	r3, [r7, #8]
 80012ac:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80012ae:	2301      	movs	r3, #1
 80012b0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80012b2:	4b82      	ldr	r3, [pc, #520]	; (80014bc <HAL_RCC_OscConfig+0x4c8>)
 80012b4:	681b      	ldr	r3, [r3, #0]
 80012b6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	d118      	bne.n	80012f0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80012be:	4b7f      	ldr	r3, [pc, #508]	; (80014bc <HAL_RCC_OscConfig+0x4c8>)
 80012c0:	681b      	ldr	r3, [r3, #0]
 80012c2:	4a7e      	ldr	r2, [pc, #504]	; (80014bc <HAL_RCC_OscConfig+0x4c8>)
 80012c4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80012c8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80012ca:	f7ff fb21 	bl	8000910 <HAL_GetTick>
 80012ce:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80012d0:	e008      	b.n	80012e4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80012d2:	f7ff fb1d 	bl	8000910 <HAL_GetTick>
 80012d6:	4602      	mov	r2, r0
 80012d8:	693b      	ldr	r3, [r7, #16]
 80012da:	1ad3      	subs	r3, r2, r3
 80012dc:	2b64      	cmp	r3, #100	; 0x64
 80012de:	d901      	bls.n	80012e4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80012e0:	2303      	movs	r3, #3
 80012e2:	e103      	b.n	80014ec <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80012e4:	4b75      	ldr	r3, [pc, #468]	; (80014bc <HAL_RCC_OscConfig+0x4c8>)
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80012ec:	2b00      	cmp	r3, #0
 80012ee:	d0f0      	beq.n	80012d2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	68db      	ldr	r3, [r3, #12]
 80012f4:	2b01      	cmp	r3, #1
 80012f6:	d106      	bne.n	8001306 <HAL_RCC_OscConfig+0x312>
 80012f8:	4b6f      	ldr	r3, [pc, #444]	; (80014b8 <HAL_RCC_OscConfig+0x4c4>)
 80012fa:	6a1b      	ldr	r3, [r3, #32]
 80012fc:	4a6e      	ldr	r2, [pc, #440]	; (80014b8 <HAL_RCC_OscConfig+0x4c4>)
 80012fe:	f043 0301 	orr.w	r3, r3, #1
 8001302:	6213      	str	r3, [r2, #32]
 8001304:	e02d      	b.n	8001362 <HAL_RCC_OscConfig+0x36e>
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	68db      	ldr	r3, [r3, #12]
 800130a:	2b00      	cmp	r3, #0
 800130c:	d10c      	bne.n	8001328 <HAL_RCC_OscConfig+0x334>
 800130e:	4b6a      	ldr	r3, [pc, #424]	; (80014b8 <HAL_RCC_OscConfig+0x4c4>)
 8001310:	6a1b      	ldr	r3, [r3, #32]
 8001312:	4a69      	ldr	r2, [pc, #420]	; (80014b8 <HAL_RCC_OscConfig+0x4c4>)
 8001314:	f023 0301 	bic.w	r3, r3, #1
 8001318:	6213      	str	r3, [r2, #32]
 800131a:	4b67      	ldr	r3, [pc, #412]	; (80014b8 <HAL_RCC_OscConfig+0x4c4>)
 800131c:	6a1b      	ldr	r3, [r3, #32]
 800131e:	4a66      	ldr	r2, [pc, #408]	; (80014b8 <HAL_RCC_OscConfig+0x4c4>)
 8001320:	f023 0304 	bic.w	r3, r3, #4
 8001324:	6213      	str	r3, [r2, #32]
 8001326:	e01c      	b.n	8001362 <HAL_RCC_OscConfig+0x36e>
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	68db      	ldr	r3, [r3, #12]
 800132c:	2b05      	cmp	r3, #5
 800132e:	d10c      	bne.n	800134a <HAL_RCC_OscConfig+0x356>
 8001330:	4b61      	ldr	r3, [pc, #388]	; (80014b8 <HAL_RCC_OscConfig+0x4c4>)
 8001332:	6a1b      	ldr	r3, [r3, #32]
 8001334:	4a60      	ldr	r2, [pc, #384]	; (80014b8 <HAL_RCC_OscConfig+0x4c4>)
 8001336:	f043 0304 	orr.w	r3, r3, #4
 800133a:	6213      	str	r3, [r2, #32]
 800133c:	4b5e      	ldr	r3, [pc, #376]	; (80014b8 <HAL_RCC_OscConfig+0x4c4>)
 800133e:	6a1b      	ldr	r3, [r3, #32]
 8001340:	4a5d      	ldr	r2, [pc, #372]	; (80014b8 <HAL_RCC_OscConfig+0x4c4>)
 8001342:	f043 0301 	orr.w	r3, r3, #1
 8001346:	6213      	str	r3, [r2, #32]
 8001348:	e00b      	b.n	8001362 <HAL_RCC_OscConfig+0x36e>
 800134a:	4b5b      	ldr	r3, [pc, #364]	; (80014b8 <HAL_RCC_OscConfig+0x4c4>)
 800134c:	6a1b      	ldr	r3, [r3, #32]
 800134e:	4a5a      	ldr	r2, [pc, #360]	; (80014b8 <HAL_RCC_OscConfig+0x4c4>)
 8001350:	f023 0301 	bic.w	r3, r3, #1
 8001354:	6213      	str	r3, [r2, #32]
 8001356:	4b58      	ldr	r3, [pc, #352]	; (80014b8 <HAL_RCC_OscConfig+0x4c4>)
 8001358:	6a1b      	ldr	r3, [r3, #32]
 800135a:	4a57      	ldr	r2, [pc, #348]	; (80014b8 <HAL_RCC_OscConfig+0x4c4>)
 800135c:	f023 0304 	bic.w	r3, r3, #4
 8001360:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	68db      	ldr	r3, [r3, #12]
 8001366:	2b00      	cmp	r3, #0
 8001368:	d015      	beq.n	8001396 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800136a:	f7ff fad1 	bl	8000910 <HAL_GetTick>
 800136e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001370:	e00a      	b.n	8001388 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001372:	f7ff facd 	bl	8000910 <HAL_GetTick>
 8001376:	4602      	mov	r2, r0
 8001378:	693b      	ldr	r3, [r7, #16]
 800137a:	1ad3      	subs	r3, r2, r3
 800137c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001380:	4293      	cmp	r3, r2
 8001382:	d901      	bls.n	8001388 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001384:	2303      	movs	r3, #3
 8001386:	e0b1      	b.n	80014ec <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001388:	4b4b      	ldr	r3, [pc, #300]	; (80014b8 <HAL_RCC_OscConfig+0x4c4>)
 800138a:	6a1b      	ldr	r3, [r3, #32]
 800138c:	f003 0302 	and.w	r3, r3, #2
 8001390:	2b00      	cmp	r3, #0
 8001392:	d0ee      	beq.n	8001372 <HAL_RCC_OscConfig+0x37e>
 8001394:	e014      	b.n	80013c0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001396:	f7ff fabb 	bl	8000910 <HAL_GetTick>
 800139a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800139c:	e00a      	b.n	80013b4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800139e:	f7ff fab7 	bl	8000910 <HAL_GetTick>
 80013a2:	4602      	mov	r2, r0
 80013a4:	693b      	ldr	r3, [r7, #16]
 80013a6:	1ad3      	subs	r3, r2, r3
 80013a8:	f241 3288 	movw	r2, #5000	; 0x1388
 80013ac:	4293      	cmp	r3, r2
 80013ae:	d901      	bls.n	80013b4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80013b0:	2303      	movs	r3, #3
 80013b2:	e09b      	b.n	80014ec <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80013b4:	4b40      	ldr	r3, [pc, #256]	; (80014b8 <HAL_RCC_OscConfig+0x4c4>)
 80013b6:	6a1b      	ldr	r3, [r3, #32]
 80013b8:	f003 0302 	and.w	r3, r3, #2
 80013bc:	2b00      	cmp	r3, #0
 80013be:	d1ee      	bne.n	800139e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80013c0:	7dfb      	ldrb	r3, [r7, #23]
 80013c2:	2b01      	cmp	r3, #1
 80013c4:	d105      	bne.n	80013d2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80013c6:	4b3c      	ldr	r3, [pc, #240]	; (80014b8 <HAL_RCC_OscConfig+0x4c4>)
 80013c8:	69db      	ldr	r3, [r3, #28]
 80013ca:	4a3b      	ldr	r2, [pc, #236]	; (80014b8 <HAL_RCC_OscConfig+0x4c4>)
 80013cc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80013d0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	69db      	ldr	r3, [r3, #28]
 80013d6:	2b00      	cmp	r3, #0
 80013d8:	f000 8087 	beq.w	80014ea <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80013dc:	4b36      	ldr	r3, [pc, #216]	; (80014b8 <HAL_RCC_OscConfig+0x4c4>)
 80013de:	685b      	ldr	r3, [r3, #4]
 80013e0:	f003 030c 	and.w	r3, r3, #12
 80013e4:	2b08      	cmp	r3, #8
 80013e6:	d061      	beq.n	80014ac <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	69db      	ldr	r3, [r3, #28]
 80013ec:	2b02      	cmp	r3, #2
 80013ee:	d146      	bne.n	800147e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80013f0:	4b33      	ldr	r3, [pc, #204]	; (80014c0 <HAL_RCC_OscConfig+0x4cc>)
 80013f2:	2200      	movs	r2, #0
 80013f4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013f6:	f7ff fa8b 	bl	8000910 <HAL_GetTick>
 80013fa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80013fc:	e008      	b.n	8001410 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80013fe:	f7ff fa87 	bl	8000910 <HAL_GetTick>
 8001402:	4602      	mov	r2, r0
 8001404:	693b      	ldr	r3, [r7, #16]
 8001406:	1ad3      	subs	r3, r2, r3
 8001408:	2b02      	cmp	r3, #2
 800140a:	d901      	bls.n	8001410 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800140c:	2303      	movs	r3, #3
 800140e:	e06d      	b.n	80014ec <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001410:	4b29      	ldr	r3, [pc, #164]	; (80014b8 <HAL_RCC_OscConfig+0x4c4>)
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001418:	2b00      	cmp	r3, #0
 800141a:	d1f0      	bne.n	80013fe <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	6a1b      	ldr	r3, [r3, #32]
 8001420:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001424:	d108      	bne.n	8001438 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001426:	4b24      	ldr	r3, [pc, #144]	; (80014b8 <HAL_RCC_OscConfig+0x4c4>)
 8001428:	685b      	ldr	r3, [r3, #4]
 800142a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	689b      	ldr	r3, [r3, #8]
 8001432:	4921      	ldr	r1, [pc, #132]	; (80014b8 <HAL_RCC_OscConfig+0x4c4>)
 8001434:	4313      	orrs	r3, r2
 8001436:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001438:	4b1f      	ldr	r3, [pc, #124]	; (80014b8 <HAL_RCC_OscConfig+0x4c4>)
 800143a:	685b      	ldr	r3, [r3, #4]
 800143c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	6a19      	ldr	r1, [r3, #32]
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001448:	430b      	orrs	r3, r1
 800144a:	491b      	ldr	r1, [pc, #108]	; (80014b8 <HAL_RCC_OscConfig+0x4c4>)
 800144c:	4313      	orrs	r3, r2
 800144e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001450:	4b1b      	ldr	r3, [pc, #108]	; (80014c0 <HAL_RCC_OscConfig+0x4cc>)
 8001452:	2201      	movs	r2, #1
 8001454:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001456:	f7ff fa5b 	bl	8000910 <HAL_GetTick>
 800145a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800145c:	e008      	b.n	8001470 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800145e:	f7ff fa57 	bl	8000910 <HAL_GetTick>
 8001462:	4602      	mov	r2, r0
 8001464:	693b      	ldr	r3, [r7, #16]
 8001466:	1ad3      	subs	r3, r2, r3
 8001468:	2b02      	cmp	r3, #2
 800146a:	d901      	bls.n	8001470 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800146c:	2303      	movs	r3, #3
 800146e:	e03d      	b.n	80014ec <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001470:	4b11      	ldr	r3, [pc, #68]	; (80014b8 <HAL_RCC_OscConfig+0x4c4>)
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001478:	2b00      	cmp	r3, #0
 800147a:	d0f0      	beq.n	800145e <HAL_RCC_OscConfig+0x46a>
 800147c:	e035      	b.n	80014ea <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800147e:	4b10      	ldr	r3, [pc, #64]	; (80014c0 <HAL_RCC_OscConfig+0x4cc>)
 8001480:	2200      	movs	r2, #0
 8001482:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001484:	f7ff fa44 	bl	8000910 <HAL_GetTick>
 8001488:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800148a:	e008      	b.n	800149e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800148c:	f7ff fa40 	bl	8000910 <HAL_GetTick>
 8001490:	4602      	mov	r2, r0
 8001492:	693b      	ldr	r3, [r7, #16]
 8001494:	1ad3      	subs	r3, r2, r3
 8001496:	2b02      	cmp	r3, #2
 8001498:	d901      	bls.n	800149e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800149a:	2303      	movs	r3, #3
 800149c:	e026      	b.n	80014ec <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800149e:	4b06      	ldr	r3, [pc, #24]	; (80014b8 <HAL_RCC_OscConfig+0x4c4>)
 80014a0:	681b      	ldr	r3, [r3, #0]
 80014a2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	d1f0      	bne.n	800148c <HAL_RCC_OscConfig+0x498>
 80014aa:	e01e      	b.n	80014ea <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	69db      	ldr	r3, [r3, #28]
 80014b0:	2b01      	cmp	r3, #1
 80014b2:	d107      	bne.n	80014c4 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80014b4:	2301      	movs	r3, #1
 80014b6:	e019      	b.n	80014ec <HAL_RCC_OscConfig+0x4f8>
 80014b8:	40021000 	.word	0x40021000
 80014bc:	40007000 	.word	0x40007000
 80014c0:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80014c4:	4b0b      	ldr	r3, [pc, #44]	; (80014f4 <HAL_RCC_OscConfig+0x500>)
 80014c6:	685b      	ldr	r3, [r3, #4]
 80014c8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80014ca:	68fb      	ldr	r3, [r7, #12]
 80014cc:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	6a1b      	ldr	r3, [r3, #32]
 80014d4:	429a      	cmp	r2, r3
 80014d6:	d106      	bne.n	80014e6 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80014d8:	68fb      	ldr	r3, [r7, #12]
 80014da:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80014e2:	429a      	cmp	r2, r3
 80014e4:	d001      	beq.n	80014ea <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80014e6:	2301      	movs	r3, #1
 80014e8:	e000      	b.n	80014ec <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80014ea:	2300      	movs	r3, #0
}
 80014ec:	4618      	mov	r0, r3
 80014ee:	3718      	adds	r7, #24
 80014f0:	46bd      	mov	sp, r7
 80014f2:	bd80      	pop	{r7, pc}
 80014f4:	40021000 	.word	0x40021000

080014f8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80014f8:	b580      	push	{r7, lr}
 80014fa:	b084      	sub	sp, #16
 80014fc:	af00      	add	r7, sp, #0
 80014fe:	6078      	str	r0, [r7, #4]
 8001500:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	2b00      	cmp	r3, #0
 8001506:	d101      	bne.n	800150c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001508:	2301      	movs	r3, #1
 800150a:	e0d0      	b.n	80016ae <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800150c:	4b6a      	ldr	r3, [pc, #424]	; (80016b8 <HAL_RCC_ClockConfig+0x1c0>)
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	f003 0307 	and.w	r3, r3, #7
 8001514:	683a      	ldr	r2, [r7, #0]
 8001516:	429a      	cmp	r2, r3
 8001518:	d910      	bls.n	800153c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800151a:	4b67      	ldr	r3, [pc, #412]	; (80016b8 <HAL_RCC_ClockConfig+0x1c0>)
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	f023 0207 	bic.w	r2, r3, #7
 8001522:	4965      	ldr	r1, [pc, #404]	; (80016b8 <HAL_RCC_ClockConfig+0x1c0>)
 8001524:	683b      	ldr	r3, [r7, #0]
 8001526:	4313      	orrs	r3, r2
 8001528:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800152a:	4b63      	ldr	r3, [pc, #396]	; (80016b8 <HAL_RCC_ClockConfig+0x1c0>)
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	f003 0307 	and.w	r3, r3, #7
 8001532:	683a      	ldr	r2, [r7, #0]
 8001534:	429a      	cmp	r2, r3
 8001536:	d001      	beq.n	800153c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001538:	2301      	movs	r3, #1
 800153a:	e0b8      	b.n	80016ae <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	f003 0302 	and.w	r3, r3, #2
 8001544:	2b00      	cmp	r3, #0
 8001546:	d020      	beq.n	800158a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	f003 0304 	and.w	r3, r3, #4
 8001550:	2b00      	cmp	r3, #0
 8001552:	d005      	beq.n	8001560 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001554:	4b59      	ldr	r3, [pc, #356]	; (80016bc <HAL_RCC_ClockConfig+0x1c4>)
 8001556:	685b      	ldr	r3, [r3, #4]
 8001558:	4a58      	ldr	r2, [pc, #352]	; (80016bc <HAL_RCC_ClockConfig+0x1c4>)
 800155a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800155e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	f003 0308 	and.w	r3, r3, #8
 8001568:	2b00      	cmp	r3, #0
 800156a:	d005      	beq.n	8001578 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800156c:	4b53      	ldr	r3, [pc, #332]	; (80016bc <HAL_RCC_ClockConfig+0x1c4>)
 800156e:	685b      	ldr	r3, [r3, #4]
 8001570:	4a52      	ldr	r2, [pc, #328]	; (80016bc <HAL_RCC_ClockConfig+0x1c4>)
 8001572:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8001576:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001578:	4b50      	ldr	r3, [pc, #320]	; (80016bc <HAL_RCC_ClockConfig+0x1c4>)
 800157a:	685b      	ldr	r3, [r3, #4]
 800157c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	689b      	ldr	r3, [r3, #8]
 8001584:	494d      	ldr	r1, [pc, #308]	; (80016bc <HAL_RCC_ClockConfig+0x1c4>)
 8001586:	4313      	orrs	r3, r2
 8001588:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	f003 0301 	and.w	r3, r3, #1
 8001592:	2b00      	cmp	r3, #0
 8001594:	d040      	beq.n	8001618 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	685b      	ldr	r3, [r3, #4]
 800159a:	2b01      	cmp	r3, #1
 800159c:	d107      	bne.n	80015ae <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800159e:	4b47      	ldr	r3, [pc, #284]	; (80016bc <HAL_RCC_ClockConfig+0x1c4>)
 80015a0:	681b      	ldr	r3, [r3, #0]
 80015a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d115      	bne.n	80015d6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80015aa:	2301      	movs	r3, #1
 80015ac:	e07f      	b.n	80016ae <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	685b      	ldr	r3, [r3, #4]
 80015b2:	2b02      	cmp	r3, #2
 80015b4:	d107      	bne.n	80015c6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80015b6:	4b41      	ldr	r3, [pc, #260]	; (80016bc <HAL_RCC_ClockConfig+0x1c4>)
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80015be:	2b00      	cmp	r3, #0
 80015c0:	d109      	bne.n	80015d6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80015c2:	2301      	movs	r3, #1
 80015c4:	e073      	b.n	80016ae <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80015c6:	4b3d      	ldr	r3, [pc, #244]	; (80016bc <HAL_RCC_ClockConfig+0x1c4>)
 80015c8:	681b      	ldr	r3, [r3, #0]
 80015ca:	f003 0302 	and.w	r3, r3, #2
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	d101      	bne.n	80015d6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80015d2:	2301      	movs	r3, #1
 80015d4:	e06b      	b.n	80016ae <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80015d6:	4b39      	ldr	r3, [pc, #228]	; (80016bc <HAL_RCC_ClockConfig+0x1c4>)
 80015d8:	685b      	ldr	r3, [r3, #4]
 80015da:	f023 0203 	bic.w	r2, r3, #3
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	685b      	ldr	r3, [r3, #4]
 80015e2:	4936      	ldr	r1, [pc, #216]	; (80016bc <HAL_RCC_ClockConfig+0x1c4>)
 80015e4:	4313      	orrs	r3, r2
 80015e6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80015e8:	f7ff f992 	bl	8000910 <HAL_GetTick>
 80015ec:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80015ee:	e00a      	b.n	8001606 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80015f0:	f7ff f98e 	bl	8000910 <HAL_GetTick>
 80015f4:	4602      	mov	r2, r0
 80015f6:	68fb      	ldr	r3, [r7, #12]
 80015f8:	1ad3      	subs	r3, r2, r3
 80015fa:	f241 3288 	movw	r2, #5000	; 0x1388
 80015fe:	4293      	cmp	r3, r2
 8001600:	d901      	bls.n	8001606 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001602:	2303      	movs	r3, #3
 8001604:	e053      	b.n	80016ae <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001606:	4b2d      	ldr	r3, [pc, #180]	; (80016bc <HAL_RCC_ClockConfig+0x1c4>)
 8001608:	685b      	ldr	r3, [r3, #4]
 800160a:	f003 020c 	and.w	r2, r3, #12
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	685b      	ldr	r3, [r3, #4]
 8001612:	009b      	lsls	r3, r3, #2
 8001614:	429a      	cmp	r2, r3
 8001616:	d1eb      	bne.n	80015f0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001618:	4b27      	ldr	r3, [pc, #156]	; (80016b8 <HAL_RCC_ClockConfig+0x1c0>)
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	f003 0307 	and.w	r3, r3, #7
 8001620:	683a      	ldr	r2, [r7, #0]
 8001622:	429a      	cmp	r2, r3
 8001624:	d210      	bcs.n	8001648 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001626:	4b24      	ldr	r3, [pc, #144]	; (80016b8 <HAL_RCC_ClockConfig+0x1c0>)
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	f023 0207 	bic.w	r2, r3, #7
 800162e:	4922      	ldr	r1, [pc, #136]	; (80016b8 <HAL_RCC_ClockConfig+0x1c0>)
 8001630:	683b      	ldr	r3, [r7, #0]
 8001632:	4313      	orrs	r3, r2
 8001634:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001636:	4b20      	ldr	r3, [pc, #128]	; (80016b8 <HAL_RCC_ClockConfig+0x1c0>)
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	f003 0307 	and.w	r3, r3, #7
 800163e:	683a      	ldr	r2, [r7, #0]
 8001640:	429a      	cmp	r2, r3
 8001642:	d001      	beq.n	8001648 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001644:	2301      	movs	r3, #1
 8001646:	e032      	b.n	80016ae <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	f003 0304 	and.w	r3, r3, #4
 8001650:	2b00      	cmp	r3, #0
 8001652:	d008      	beq.n	8001666 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001654:	4b19      	ldr	r3, [pc, #100]	; (80016bc <HAL_RCC_ClockConfig+0x1c4>)
 8001656:	685b      	ldr	r3, [r3, #4]
 8001658:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	68db      	ldr	r3, [r3, #12]
 8001660:	4916      	ldr	r1, [pc, #88]	; (80016bc <HAL_RCC_ClockConfig+0x1c4>)
 8001662:	4313      	orrs	r3, r2
 8001664:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	f003 0308 	and.w	r3, r3, #8
 800166e:	2b00      	cmp	r3, #0
 8001670:	d009      	beq.n	8001686 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001672:	4b12      	ldr	r3, [pc, #72]	; (80016bc <HAL_RCC_ClockConfig+0x1c4>)
 8001674:	685b      	ldr	r3, [r3, #4]
 8001676:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	691b      	ldr	r3, [r3, #16]
 800167e:	00db      	lsls	r3, r3, #3
 8001680:	490e      	ldr	r1, [pc, #56]	; (80016bc <HAL_RCC_ClockConfig+0x1c4>)
 8001682:	4313      	orrs	r3, r2
 8001684:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001686:	f000 f821 	bl	80016cc <HAL_RCC_GetSysClockFreq>
 800168a:	4602      	mov	r2, r0
 800168c:	4b0b      	ldr	r3, [pc, #44]	; (80016bc <HAL_RCC_ClockConfig+0x1c4>)
 800168e:	685b      	ldr	r3, [r3, #4]
 8001690:	091b      	lsrs	r3, r3, #4
 8001692:	f003 030f 	and.w	r3, r3, #15
 8001696:	490a      	ldr	r1, [pc, #40]	; (80016c0 <HAL_RCC_ClockConfig+0x1c8>)
 8001698:	5ccb      	ldrb	r3, [r1, r3]
 800169a:	fa22 f303 	lsr.w	r3, r2, r3
 800169e:	4a09      	ldr	r2, [pc, #36]	; (80016c4 <HAL_RCC_ClockConfig+0x1cc>)
 80016a0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80016a2:	4b09      	ldr	r3, [pc, #36]	; (80016c8 <HAL_RCC_ClockConfig+0x1d0>)
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	4618      	mov	r0, r3
 80016a8:	f7fe ff3a 	bl	8000520 <HAL_InitTick>

  return HAL_OK;
 80016ac:	2300      	movs	r3, #0
}
 80016ae:	4618      	mov	r0, r3
 80016b0:	3710      	adds	r7, #16
 80016b2:	46bd      	mov	sp, r7
 80016b4:	bd80      	pop	{r7, pc}
 80016b6:	bf00      	nop
 80016b8:	40022000 	.word	0x40022000
 80016bc:	40021000 	.word	0x40021000
 80016c0:	08005494 	.word	0x08005494
 80016c4:	20000000 	.word	0x20000000
 80016c8:	20000004 	.word	0x20000004

080016cc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80016cc:	b480      	push	{r7}
 80016ce:	b087      	sub	sp, #28
 80016d0:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80016d2:	2300      	movs	r3, #0
 80016d4:	60fb      	str	r3, [r7, #12]
 80016d6:	2300      	movs	r3, #0
 80016d8:	60bb      	str	r3, [r7, #8]
 80016da:	2300      	movs	r3, #0
 80016dc:	617b      	str	r3, [r7, #20]
 80016de:	2300      	movs	r3, #0
 80016e0:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80016e2:	2300      	movs	r3, #0
 80016e4:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80016e6:	4b1e      	ldr	r3, [pc, #120]	; (8001760 <HAL_RCC_GetSysClockFreq+0x94>)
 80016e8:	685b      	ldr	r3, [r3, #4]
 80016ea:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80016ec:	68fb      	ldr	r3, [r7, #12]
 80016ee:	f003 030c 	and.w	r3, r3, #12
 80016f2:	2b04      	cmp	r3, #4
 80016f4:	d002      	beq.n	80016fc <HAL_RCC_GetSysClockFreq+0x30>
 80016f6:	2b08      	cmp	r3, #8
 80016f8:	d003      	beq.n	8001702 <HAL_RCC_GetSysClockFreq+0x36>
 80016fa:	e027      	b.n	800174c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80016fc:	4b19      	ldr	r3, [pc, #100]	; (8001764 <HAL_RCC_GetSysClockFreq+0x98>)
 80016fe:	613b      	str	r3, [r7, #16]
      break;
 8001700:	e027      	b.n	8001752 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001702:	68fb      	ldr	r3, [r7, #12]
 8001704:	0c9b      	lsrs	r3, r3, #18
 8001706:	f003 030f 	and.w	r3, r3, #15
 800170a:	4a17      	ldr	r2, [pc, #92]	; (8001768 <HAL_RCC_GetSysClockFreq+0x9c>)
 800170c:	5cd3      	ldrb	r3, [r2, r3]
 800170e:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001710:	68fb      	ldr	r3, [r7, #12]
 8001712:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001716:	2b00      	cmp	r3, #0
 8001718:	d010      	beq.n	800173c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800171a:	4b11      	ldr	r3, [pc, #68]	; (8001760 <HAL_RCC_GetSysClockFreq+0x94>)
 800171c:	685b      	ldr	r3, [r3, #4]
 800171e:	0c5b      	lsrs	r3, r3, #17
 8001720:	f003 0301 	and.w	r3, r3, #1
 8001724:	4a11      	ldr	r2, [pc, #68]	; (800176c <HAL_RCC_GetSysClockFreq+0xa0>)
 8001726:	5cd3      	ldrb	r3, [r2, r3]
 8001728:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	4a0d      	ldr	r2, [pc, #52]	; (8001764 <HAL_RCC_GetSysClockFreq+0x98>)
 800172e:	fb03 f202 	mul.w	r2, r3, r2
 8001732:	68bb      	ldr	r3, [r7, #8]
 8001734:	fbb2 f3f3 	udiv	r3, r2, r3
 8001738:	617b      	str	r3, [r7, #20]
 800173a:	e004      	b.n	8001746 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	4a0c      	ldr	r2, [pc, #48]	; (8001770 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001740:	fb02 f303 	mul.w	r3, r2, r3
 8001744:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8001746:	697b      	ldr	r3, [r7, #20]
 8001748:	613b      	str	r3, [r7, #16]
      break;
 800174a:	e002      	b.n	8001752 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800174c:	4b05      	ldr	r3, [pc, #20]	; (8001764 <HAL_RCC_GetSysClockFreq+0x98>)
 800174e:	613b      	str	r3, [r7, #16]
      break;
 8001750:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001752:	693b      	ldr	r3, [r7, #16]
}
 8001754:	4618      	mov	r0, r3
 8001756:	371c      	adds	r7, #28
 8001758:	46bd      	mov	sp, r7
 800175a:	bc80      	pop	{r7}
 800175c:	4770      	bx	lr
 800175e:	bf00      	nop
 8001760:	40021000 	.word	0x40021000
 8001764:	007a1200 	.word	0x007a1200
 8001768:	080054ac 	.word	0x080054ac
 800176c:	080054bc 	.word	0x080054bc
 8001770:	003d0900 	.word	0x003d0900

08001774 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001774:	b480      	push	{r7}
 8001776:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001778:	4b02      	ldr	r3, [pc, #8]	; (8001784 <HAL_RCC_GetHCLKFreq+0x10>)
 800177a:	681b      	ldr	r3, [r3, #0]
}
 800177c:	4618      	mov	r0, r3
 800177e:	46bd      	mov	sp, r7
 8001780:	bc80      	pop	{r7}
 8001782:	4770      	bx	lr
 8001784:	20000000 	.word	0x20000000

08001788 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001788:	b580      	push	{r7, lr}
 800178a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800178c:	f7ff fff2 	bl	8001774 <HAL_RCC_GetHCLKFreq>
 8001790:	4602      	mov	r2, r0
 8001792:	4b05      	ldr	r3, [pc, #20]	; (80017a8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001794:	685b      	ldr	r3, [r3, #4]
 8001796:	0a1b      	lsrs	r3, r3, #8
 8001798:	f003 0307 	and.w	r3, r3, #7
 800179c:	4903      	ldr	r1, [pc, #12]	; (80017ac <HAL_RCC_GetPCLK1Freq+0x24>)
 800179e:	5ccb      	ldrb	r3, [r1, r3]
 80017a0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80017a4:	4618      	mov	r0, r3
 80017a6:	bd80      	pop	{r7, pc}
 80017a8:	40021000 	.word	0x40021000
 80017ac:	080054a4 	.word	0x080054a4

080017b0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80017b0:	b580      	push	{r7, lr}
 80017b2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80017b4:	f7ff ffde 	bl	8001774 <HAL_RCC_GetHCLKFreq>
 80017b8:	4602      	mov	r2, r0
 80017ba:	4b05      	ldr	r3, [pc, #20]	; (80017d0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80017bc:	685b      	ldr	r3, [r3, #4]
 80017be:	0adb      	lsrs	r3, r3, #11
 80017c0:	f003 0307 	and.w	r3, r3, #7
 80017c4:	4903      	ldr	r1, [pc, #12]	; (80017d4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80017c6:	5ccb      	ldrb	r3, [r1, r3]
 80017c8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80017cc:	4618      	mov	r0, r3
 80017ce:	bd80      	pop	{r7, pc}
 80017d0:	40021000 	.word	0x40021000
 80017d4:	080054a4 	.word	0x080054a4

080017d8 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80017d8:	b480      	push	{r7}
 80017da:	b083      	sub	sp, #12
 80017dc:	af00      	add	r7, sp, #0
 80017de:	6078      	str	r0, [r7, #4]
 80017e0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	220f      	movs	r2, #15
 80017e6:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80017e8:	4b11      	ldr	r3, [pc, #68]	; (8001830 <HAL_RCC_GetClockConfig+0x58>)
 80017ea:	685b      	ldr	r3, [r3, #4]
 80017ec:	f003 0203 	and.w	r2, r3, #3
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80017f4:	4b0e      	ldr	r3, [pc, #56]	; (8001830 <HAL_RCC_GetClockConfig+0x58>)
 80017f6:	685b      	ldr	r3, [r3, #4]
 80017f8:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001800:	4b0b      	ldr	r3, [pc, #44]	; (8001830 <HAL_RCC_GetClockConfig+0x58>)
 8001802:	685b      	ldr	r3, [r3, #4]
 8001804:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 800180c:	4b08      	ldr	r3, [pc, #32]	; (8001830 <HAL_RCC_GetClockConfig+0x58>)
 800180e:	685b      	ldr	r3, [r3, #4]
 8001810:	08db      	lsrs	r3, r3, #3
 8001812:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800181a:	4b06      	ldr	r3, [pc, #24]	; (8001834 <HAL_RCC_GetClockConfig+0x5c>)
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	f003 0207 	and.w	r2, r3, #7
 8001822:	683b      	ldr	r3, [r7, #0]
 8001824:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 8001826:	bf00      	nop
 8001828:	370c      	adds	r7, #12
 800182a:	46bd      	mov	sp, r7
 800182c:	bc80      	pop	{r7}
 800182e:	4770      	bx	lr
 8001830:	40021000 	.word	0x40021000
 8001834:	40022000 	.word	0x40022000

08001838 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001838:	b480      	push	{r7}
 800183a:	b085      	sub	sp, #20
 800183c:	af00      	add	r7, sp, #0
 800183e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001840:	4b0a      	ldr	r3, [pc, #40]	; (800186c <RCC_Delay+0x34>)
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	4a0a      	ldr	r2, [pc, #40]	; (8001870 <RCC_Delay+0x38>)
 8001846:	fba2 2303 	umull	r2, r3, r2, r3
 800184a:	0a5b      	lsrs	r3, r3, #9
 800184c:	687a      	ldr	r2, [r7, #4]
 800184e:	fb02 f303 	mul.w	r3, r2, r3
 8001852:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001854:	bf00      	nop
  }
  while (Delay --);
 8001856:	68fb      	ldr	r3, [r7, #12]
 8001858:	1e5a      	subs	r2, r3, #1
 800185a:	60fa      	str	r2, [r7, #12]
 800185c:	2b00      	cmp	r3, #0
 800185e:	d1f9      	bne.n	8001854 <RCC_Delay+0x1c>
}
 8001860:	bf00      	nop
 8001862:	bf00      	nop
 8001864:	3714      	adds	r7, #20
 8001866:	46bd      	mov	sp, r7
 8001868:	bc80      	pop	{r7}
 800186a:	4770      	bx	lr
 800186c:	20000000 	.word	0x20000000
 8001870:	10624dd3 	.word	0x10624dd3

08001874 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001874:	b580      	push	{r7, lr}
 8001876:	b082      	sub	sp, #8
 8001878:	af00      	add	r7, sp, #0
 800187a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	2b00      	cmp	r3, #0
 8001880:	d101      	bne.n	8001886 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001882:	2301      	movs	r3, #1
 8001884:	e041      	b.n	800190a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800188c:	b2db      	uxtb	r3, r3
 800188e:	2b00      	cmp	r3, #0
 8001890:	d106      	bne.n	80018a0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	2200      	movs	r2, #0
 8001896:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800189a:	6878      	ldr	r0, [r7, #4]
 800189c:	f000 f839 	bl	8001912 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	2202      	movs	r2, #2
 80018a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	681a      	ldr	r2, [r3, #0]
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	3304      	adds	r3, #4
 80018b0:	4619      	mov	r1, r3
 80018b2:	4610      	mov	r0, r2
 80018b4:	f000 f9b4 	bl	8001c20 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	2201      	movs	r2, #1
 80018bc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	2201      	movs	r2, #1
 80018c4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	2201      	movs	r2, #1
 80018cc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	2201      	movs	r2, #1
 80018d4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	2201      	movs	r2, #1
 80018dc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	2201      	movs	r2, #1
 80018e4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	2201      	movs	r2, #1
 80018ec:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	2201      	movs	r2, #1
 80018f4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	2201      	movs	r2, #1
 80018fc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	2201      	movs	r2, #1
 8001904:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001908:	2300      	movs	r3, #0
}
 800190a:	4618      	mov	r0, r3
 800190c:	3708      	adds	r7, #8
 800190e:	46bd      	mov	sp, r7
 8001910:	bd80      	pop	{r7, pc}

08001912 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8001912:	b480      	push	{r7}
 8001914:	b083      	sub	sp, #12
 8001916:	af00      	add	r7, sp, #0
 8001918:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800191a:	bf00      	nop
 800191c:	370c      	adds	r7, #12
 800191e:	46bd      	mov	sp, r7
 8001920:	bc80      	pop	{r7}
 8001922:	4770      	bx	lr

08001924 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001924:	b480      	push	{r7}
 8001926:	b085      	sub	sp, #20
 8001928:	af00      	add	r7, sp, #0
 800192a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001932:	b2db      	uxtb	r3, r3
 8001934:	2b01      	cmp	r3, #1
 8001936:	d001      	beq.n	800193c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001938:	2301      	movs	r3, #1
 800193a:	e03a      	b.n	80019b2 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	2202      	movs	r2, #2
 8001940:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	68da      	ldr	r2, [r3, #12]
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	f042 0201 	orr.w	r2, r2, #1
 8001952:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	4a18      	ldr	r2, [pc, #96]	; (80019bc <HAL_TIM_Base_Start_IT+0x98>)
 800195a:	4293      	cmp	r3, r2
 800195c:	d00e      	beq.n	800197c <HAL_TIM_Base_Start_IT+0x58>
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001966:	d009      	beq.n	800197c <HAL_TIM_Base_Start_IT+0x58>
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	4a14      	ldr	r2, [pc, #80]	; (80019c0 <HAL_TIM_Base_Start_IT+0x9c>)
 800196e:	4293      	cmp	r3, r2
 8001970:	d004      	beq.n	800197c <HAL_TIM_Base_Start_IT+0x58>
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	4a13      	ldr	r2, [pc, #76]	; (80019c4 <HAL_TIM_Base_Start_IT+0xa0>)
 8001978:	4293      	cmp	r3, r2
 800197a:	d111      	bne.n	80019a0 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	689b      	ldr	r3, [r3, #8]
 8001982:	f003 0307 	and.w	r3, r3, #7
 8001986:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001988:	68fb      	ldr	r3, [r7, #12]
 800198a:	2b06      	cmp	r3, #6
 800198c:	d010      	beq.n	80019b0 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	681a      	ldr	r2, [r3, #0]
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	f042 0201 	orr.w	r2, r2, #1
 800199c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800199e:	e007      	b.n	80019b0 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	681a      	ldr	r2, [r3, #0]
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	f042 0201 	orr.w	r2, r2, #1
 80019ae:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80019b0:	2300      	movs	r3, #0
}
 80019b2:	4618      	mov	r0, r3
 80019b4:	3714      	adds	r7, #20
 80019b6:	46bd      	mov	sp, r7
 80019b8:	bc80      	pop	{r7}
 80019ba:	4770      	bx	lr
 80019bc:	40012c00 	.word	0x40012c00
 80019c0:	40000400 	.word	0x40000400
 80019c4:	40000800 	.word	0x40000800

080019c8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80019c8:	b580      	push	{r7, lr}
 80019ca:	b082      	sub	sp, #8
 80019cc:	af00      	add	r7, sp, #0
 80019ce:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	691b      	ldr	r3, [r3, #16]
 80019d6:	f003 0302 	and.w	r3, r3, #2
 80019da:	2b02      	cmp	r3, #2
 80019dc:	d122      	bne.n	8001a24 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	68db      	ldr	r3, [r3, #12]
 80019e4:	f003 0302 	and.w	r3, r3, #2
 80019e8:	2b02      	cmp	r3, #2
 80019ea:	d11b      	bne.n	8001a24 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	f06f 0202 	mvn.w	r2, #2
 80019f4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	2201      	movs	r2, #1
 80019fa:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	699b      	ldr	r3, [r3, #24]
 8001a02:	f003 0303 	and.w	r3, r3, #3
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	d003      	beq.n	8001a12 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001a0a:	6878      	ldr	r0, [r7, #4]
 8001a0c:	f000 f8ed 	bl	8001bea <HAL_TIM_IC_CaptureCallback>
 8001a10:	e005      	b.n	8001a1e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001a12:	6878      	ldr	r0, [r7, #4]
 8001a14:	f000 f8e0 	bl	8001bd8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001a18:	6878      	ldr	r0, [r7, #4]
 8001a1a:	f000 f8ef 	bl	8001bfc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	2200      	movs	r2, #0
 8001a22:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	691b      	ldr	r3, [r3, #16]
 8001a2a:	f003 0304 	and.w	r3, r3, #4
 8001a2e:	2b04      	cmp	r3, #4
 8001a30:	d122      	bne.n	8001a78 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	68db      	ldr	r3, [r3, #12]
 8001a38:	f003 0304 	and.w	r3, r3, #4
 8001a3c:	2b04      	cmp	r3, #4
 8001a3e:	d11b      	bne.n	8001a78 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	f06f 0204 	mvn.w	r2, #4
 8001a48:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	2202      	movs	r2, #2
 8001a4e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	699b      	ldr	r3, [r3, #24]
 8001a56:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	d003      	beq.n	8001a66 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001a5e:	6878      	ldr	r0, [r7, #4]
 8001a60:	f000 f8c3 	bl	8001bea <HAL_TIM_IC_CaptureCallback>
 8001a64:	e005      	b.n	8001a72 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001a66:	6878      	ldr	r0, [r7, #4]
 8001a68:	f000 f8b6 	bl	8001bd8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001a6c:	6878      	ldr	r0, [r7, #4]
 8001a6e:	f000 f8c5 	bl	8001bfc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	2200      	movs	r2, #0
 8001a76:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	691b      	ldr	r3, [r3, #16]
 8001a7e:	f003 0308 	and.w	r3, r3, #8
 8001a82:	2b08      	cmp	r3, #8
 8001a84:	d122      	bne.n	8001acc <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	68db      	ldr	r3, [r3, #12]
 8001a8c:	f003 0308 	and.w	r3, r3, #8
 8001a90:	2b08      	cmp	r3, #8
 8001a92:	d11b      	bne.n	8001acc <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	f06f 0208 	mvn.w	r2, #8
 8001a9c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	2204      	movs	r2, #4
 8001aa2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	69db      	ldr	r3, [r3, #28]
 8001aaa:	f003 0303 	and.w	r3, r3, #3
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	d003      	beq.n	8001aba <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001ab2:	6878      	ldr	r0, [r7, #4]
 8001ab4:	f000 f899 	bl	8001bea <HAL_TIM_IC_CaptureCallback>
 8001ab8:	e005      	b.n	8001ac6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001aba:	6878      	ldr	r0, [r7, #4]
 8001abc:	f000 f88c 	bl	8001bd8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001ac0:	6878      	ldr	r0, [r7, #4]
 8001ac2:	f000 f89b 	bl	8001bfc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	2200      	movs	r2, #0
 8001aca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	691b      	ldr	r3, [r3, #16]
 8001ad2:	f003 0310 	and.w	r3, r3, #16
 8001ad6:	2b10      	cmp	r3, #16
 8001ad8:	d122      	bne.n	8001b20 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	68db      	ldr	r3, [r3, #12]
 8001ae0:	f003 0310 	and.w	r3, r3, #16
 8001ae4:	2b10      	cmp	r3, #16
 8001ae6:	d11b      	bne.n	8001b20 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	f06f 0210 	mvn.w	r2, #16
 8001af0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	2208      	movs	r2, #8
 8001af6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	69db      	ldr	r3, [r3, #28]
 8001afe:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001b02:	2b00      	cmp	r3, #0
 8001b04:	d003      	beq.n	8001b0e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001b06:	6878      	ldr	r0, [r7, #4]
 8001b08:	f000 f86f 	bl	8001bea <HAL_TIM_IC_CaptureCallback>
 8001b0c:	e005      	b.n	8001b1a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001b0e:	6878      	ldr	r0, [r7, #4]
 8001b10:	f000 f862 	bl	8001bd8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001b14:	6878      	ldr	r0, [r7, #4]
 8001b16:	f000 f871 	bl	8001bfc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	2200      	movs	r2, #0
 8001b1e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	691b      	ldr	r3, [r3, #16]
 8001b26:	f003 0301 	and.w	r3, r3, #1
 8001b2a:	2b01      	cmp	r3, #1
 8001b2c:	d10e      	bne.n	8001b4c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	68db      	ldr	r3, [r3, #12]
 8001b34:	f003 0301 	and.w	r3, r3, #1
 8001b38:	2b01      	cmp	r3, #1
 8001b3a:	d107      	bne.n	8001b4c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	f06f 0201 	mvn.w	r2, #1
 8001b44:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001b46:	6878      	ldr	r0, [r7, #4]
 8001b48:	f7fe fc54 	bl	80003f4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	691b      	ldr	r3, [r3, #16]
 8001b52:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001b56:	2b80      	cmp	r3, #128	; 0x80
 8001b58:	d10e      	bne.n	8001b78 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	68db      	ldr	r3, [r3, #12]
 8001b60:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001b64:	2b80      	cmp	r3, #128	; 0x80
 8001b66:	d107      	bne.n	8001b78 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8001b70:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001b72:	6878      	ldr	r0, [r7, #4]
 8001b74:	f000 f8bf 	bl	8001cf6 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	691b      	ldr	r3, [r3, #16]
 8001b7e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001b82:	2b40      	cmp	r3, #64	; 0x40
 8001b84:	d10e      	bne.n	8001ba4 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	68db      	ldr	r3, [r3, #12]
 8001b8c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001b90:	2b40      	cmp	r3, #64	; 0x40
 8001b92:	d107      	bne.n	8001ba4 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8001b9c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001b9e:	6878      	ldr	r0, [r7, #4]
 8001ba0:	f000 f835 	bl	8001c0e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	691b      	ldr	r3, [r3, #16]
 8001baa:	f003 0320 	and.w	r3, r3, #32
 8001bae:	2b20      	cmp	r3, #32
 8001bb0:	d10e      	bne.n	8001bd0 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	68db      	ldr	r3, [r3, #12]
 8001bb8:	f003 0320 	and.w	r3, r3, #32
 8001bbc:	2b20      	cmp	r3, #32
 8001bbe:	d107      	bne.n	8001bd0 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	f06f 0220 	mvn.w	r2, #32
 8001bc8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001bca:	6878      	ldr	r0, [r7, #4]
 8001bcc:	f000 f88a 	bl	8001ce4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001bd0:	bf00      	nop
 8001bd2:	3708      	adds	r7, #8
 8001bd4:	46bd      	mov	sp, r7
 8001bd6:	bd80      	pop	{r7, pc}

08001bd8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001bd8:	b480      	push	{r7}
 8001bda:	b083      	sub	sp, #12
 8001bdc:	af00      	add	r7, sp, #0
 8001bde:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8001be0:	bf00      	nop
 8001be2:	370c      	adds	r7, #12
 8001be4:	46bd      	mov	sp, r7
 8001be6:	bc80      	pop	{r7}
 8001be8:	4770      	bx	lr

08001bea <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001bea:	b480      	push	{r7}
 8001bec:	b083      	sub	sp, #12
 8001bee:	af00      	add	r7, sp, #0
 8001bf0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8001bf2:	bf00      	nop
 8001bf4:	370c      	adds	r7, #12
 8001bf6:	46bd      	mov	sp, r7
 8001bf8:	bc80      	pop	{r7}
 8001bfa:	4770      	bx	lr

08001bfc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001bfc:	b480      	push	{r7}
 8001bfe:	b083      	sub	sp, #12
 8001c00:	af00      	add	r7, sp, #0
 8001c02:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8001c04:	bf00      	nop
 8001c06:	370c      	adds	r7, #12
 8001c08:	46bd      	mov	sp, r7
 8001c0a:	bc80      	pop	{r7}
 8001c0c:	4770      	bx	lr

08001c0e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8001c0e:	b480      	push	{r7}
 8001c10:	b083      	sub	sp, #12
 8001c12:	af00      	add	r7, sp, #0
 8001c14:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8001c16:	bf00      	nop
 8001c18:	370c      	adds	r7, #12
 8001c1a:	46bd      	mov	sp, r7
 8001c1c:	bc80      	pop	{r7}
 8001c1e:	4770      	bx	lr

08001c20 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8001c20:	b480      	push	{r7}
 8001c22:	b085      	sub	sp, #20
 8001c24:	af00      	add	r7, sp, #0
 8001c26:	6078      	str	r0, [r7, #4]
 8001c28:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	4a29      	ldr	r2, [pc, #164]	; (8001cd8 <TIM_Base_SetConfig+0xb8>)
 8001c34:	4293      	cmp	r3, r2
 8001c36:	d00b      	beq.n	8001c50 <TIM_Base_SetConfig+0x30>
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001c3e:	d007      	beq.n	8001c50 <TIM_Base_SetConfig+0x30>
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	4a26      	ldr	r2, [pc, #152]	; (8001cdc <TIM_Base_SetConfig+0xbc>)
 8001c44:	4293      	cmp	r3, r2
 8001c46:	d003      	beq.n	8001c50 <TIM_Base_SetConfig+0x30>
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	4a25      	ldr	r2, [pc, #148]	; (8001ce0 <TIM_Base_SetConfig+0xc0>)
 8001c4c:	4293      	cmp	r3, r2
 8001c4e:	d108      	bne.n	8001c62 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001c50:	68fb      	ldr	r3, [r7, #12]
 8001c52:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001c56:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001c58:	683b      	ldr	r3, [r7, #0]
 8001c5a:	685b      	ldr	r3, [r3, #4]
 8001c5c:	68fa      	ldr	r2, [r7, #12]
 8001c5e:	4313      	orrs	r3, r2
 8001c60:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	4a1c      	ldr	r2, [pc, #112]	; (8001cd8 <TIM_Base_SetConfig+0xb8>)
 8001c66:	4293      	cmp	r3, r2
 8001c68:	d00b      	beq.n	8001c82 <TIM_Base_SetConfig+0x62>
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001c70:	d007      	beq.n	8001c82 <TIM_Base_SetConfig+0x62>
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	4a19      	ldr	r2, [pc, #100]	; (8001cdc <TIM_Base_SetConfig+0xbc>)
 8001c76:	4293      	cmp	r3, r2
 8001c78:	d003      	beq.n	8001c82 <TIM_Base_SetConfig+0x62>
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	4a18      	ldr	r2, [pc, #96]	; (8001ce0 <TIM_Base_SetConfig+0xc0>)
 8001c7e:	4293      	cmp	r3, r2
 8001c80:	d108      	bne.n	8001c94 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001c82:	68fb      	ldr	r3, [r7, #12]
 8001c84:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001c88:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001c8a:	683b      	ldr	r3, [r7, #0]
 8001c8c:	68db      	ldr	r3, [r3, #12]
 8001c8e:	68fa      	ldr	r2, [r7, #12]
 8001c90:	4313      	orrs	r3, r2
 8001c92:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001c94:	68fb      	ldr	r3, [r7, #12]
 8001c96:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8001c9a:	683b      	ldr	r3, [r7, #0]
 8001c9c:	695b      	ldr	r3, [r3, #20]
 8001c9e:	4313      	orrs	r3, r2
 8001ca0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	68fa      	ldr	r2, [r7, #12]
 8001ca6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001ca8:	683b      	ldr	r3, [r7, #0]
 8001caa:	689a      	ldr	r2, [r3, #8]
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001cb0:	683b      	ldr	r3, [r7, #0]
 8001cb2:	681a      	ldr	r2, [r3, #0]
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	4a07      	ldr	r2, [pc, #28]	; (8001cd8 <TIM_Base_SetConfig+0xb8>)
 8001cbc:	4293      	cmp	r3, r2
 8001cbe:	d103      	bne.n	8001cc8 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001cc0:	683b      	ldr	r3, [r7, #0]
 8001cc2:	691a      	ldr	r2, [r3, #16]
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	2201      	movs	r2, #1
 8001ccc:	615a      	str	r2, [r3, #20]
}
 8001cce:	bf00      	nop
 8001cd0:	3714      	adds	r7, #20
 8001cd2:	46bd      	mov	sp, r7
 8001cd4:	bc80      	pop	{r7}
 8001cd6:	4770      	bx	lr
 8001cd8:	40012c00 	.word	0x40012c00
 8001cdc:	40000400 	.word	0x40000400
 8001ce0:	40000800 	.word	0x40000800

08001ce4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8001ce4:	b480      	push	{r7}
 8001ce6:	b083      	sub	sp, #12
 8001ce8:	af00      	add	r7, sp, #0
 8001cea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8001cec:	bf00      	nop
 8001cee:	370c      	adds	r7, #12
 8001cf0:	46bd      	mov	sp, r7
 8001cf2:	bc80      	pop	{r7}
 8001cf4:	4770      	bx	lr

08001cf6 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8001cf6:	b480      	push	{r7}
 8001cf8:	b083      	sub	sp, #12
 8001cfa:	af00      	add	r7, sp, #0
 8001cfc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8001cfe:	bf00      	nop
 8001d00:	370c      	adds	r7, #12
 8001d02:	46bd      	mov	sp, r7
 8001d04:	bc80      	pop	{r7}
 8001d06:	4770      	bx	lr

08001d08 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001d08:	b580      	push	{r7, lr}
 8001d0a:	b082      	sub	sp, #8
 8001d0c:	af00      	add	r7, sp, #0
 8001d0e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d101      	bne.n	8001d1a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001d16:	2301      	movs	r3, #1
 8001d18:	e042      	b.n	8001da0 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001d20:	b2db      	uxtb	r3, r3
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d106      	bne.n	8001d34 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	2200      	movs	r2, #0
 8001d2a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001d2e:	6878      	ldr	r0, [r7, #4]
 8001d30:	f7fe fba4 	bl	800047c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	2224      	movs	r2, #36	; 0x24
 8001d38:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	68da      	ldr	r2, [r3, #12]
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001d4a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001d4c:	6878      	ldr	r0, [r7, #4]
 8001d4e:	f000 fdc5 	bl	80028dc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	691a      	ldr	r2, [r3, #16]
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001d60:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	695a      	ldr	r2, [r3, #20]
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001d70:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	68da      	ldr	r2, [r3, #12]
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001d80:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	2200      	movs	r2, #0
 8001d86:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	2220      	movs	r2, #32
 8001d8c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	2220      	movs	r2, #32
 8001d94:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	2200      	movs	r2, #0
 8001d9c:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8001d9e:	2300      	movs	r3, #0
}
 8001da0:	4618      	mov	r0, r3
 8001da2:	3708      	adds	r7, #8
 8001da4:	46bd      	mov	sp, r7
 8001da6:	bd80      	pop	{r7, pc}

08001da8 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001da8:	b580      	push	{r7, lr}
 8001daa:	b08a      	sub	sp, #40	; 0x28
 8001dac:	af02      	add	r7, sp, #8
 8001dae:	60f8      	str	r0, [r7, #12]
 8001db0:	60b9      	str	r1, [r7, #8]
 8001db2:	603b      	str	r3, [r7, #0]
 8001db4:	4613      	mov	r3, r2
 8001db6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8001db8:	2300      	movs	r3, #0
 8001dba:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001dbc:	68fb      	ldr	r3, [r7, #12]
 8001dbe:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001dc2:	b2db      	uxtb	r3, r3
 8001dc4:	2b20      	cmp	r3, #32
 8001dc6:	d16d      	bne.n	8001ea4 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8001dc8:	68bb      	ldr	r3, [r7, #8]
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	d002      	beq.n	8001dd4 <HAL_UART_Transmit+0x2c>
 8001dce:	88fb      	ldrh	r3, [r7, #6]
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d101      	bne.n	8001dd8 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8001dd4:	2301      	movs	r3, #1
 8001dd6:	e066      	b.n	8001ea6 <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001dd8:	68fb      	ldr	r3, [r7, #12]
 8001dda:	2200      	movs	r2, #0
 8001ddc:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001dde:	68fb      	ldr	r3, [r7, #12]
 8001de0:	2221      	movs	r2, #33	; 0x21
 8001de2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8001de6:	f7fe fd93 	bl	8000910 <HAL_GetTick>
 8001dea:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8001dec:	68fb      	ldr	r3, [r7, #12]
 8001dee:	88fa      	ldrh	r2, [r7, #6]
 8001df0:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8001df2:	68fb      	ldr	r3, [r7, #12]
 8001df4:	88fa      	ldrh	r2, [r7, #6]
 8001df6:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001df8:	68fb      	ldr	r3, [r7, #12]
 8001dfa:	689b      	ldr	r3, [r3, #8]
 8001dfc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001e00:	d108      	bne.n	8001e14 <HAL_UART_Transmit+0x6c>
 8001e02:	68fb      	ldr	r3, [r7, #12]
 8001e04:	691b      	ldr	r3, [r3, #16]
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	d104      	bne.n	8001e14 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8001e0a:	2300      	movs	r3, #0
 8001e0c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8001e0e:	68bb      	ldr	r3, [r7, #8]
 8001e10:	61bb      	str	r3, [r7, #24]
 8001e12:	e003      	b.n	8001e1c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8001e14:	68bb      	ldr	r3, [r7, #8]
 8001e16:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8001e18:	2300      	movs	r3, #0
 8001e1a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8001e1c:	e02a      	b.n	8001e74 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001e1e:	683b      	ldr	r3, [r7, #0]
 8001e20:	9300      	str	r3, [sp, #0]
 8001e22:	697b      	ldr	r3, [r7, #20]
 8001e24:	2200      	movs	r2, #0
 8001e26:	2180      	movs	r1, #128	; 0x80
 8001e28:	68f8      	ldr	r0, [r7, #12]
 8001e2a:	f000 fb14 	bl	8002456 <UART_WaitOnFlagUntilTimeout>
 8001e2e:	4603      	mov	r3, r0
 8001e30:	2b00      	cmp	r3, #0
 8001e32:	d001      	beq.n	8001e38 <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 8001e34:	2303      	movs	r3, #3
 8001e36:	e036      	b.n	8001ea6 <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8001e38:	69fb      	ldr	r3, [r7, #28]
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d10b      	bne.n	8001e56 <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8001e3e:	69bb      	ldr	r3, [r7, #24]
 8001e40:	881b      	ldrh	r3, [r3, #0]
 8001e42:	461a      	mov	r2, r3
 8001e44:	68fb      	ldr	r3, [r7, #12]
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001e4c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8001e4e:	69bb      	ldr	r3, [r7, #24]
 8001e50:	3302      	adds	r3, #2
 8001e52:	61bb      	str	r3, [r7, #24]
 8001e54:	e007      	b.n	8001e66 <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8001e56:	69fb      	ldr	r3, [r7, #28]
 8001e58:	781a      	ldrb	r2, [r3, #0]
 8001e5a:	68fb      	ldr	r3, [r7, #12]
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8001e60:	69fb      	ldr	r3, [r7, #28]
 8001e62:	3301      	adds	r3, #1
 8001e64:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8001e66:	68fb      	ldr	r3, [r7, #12]
 8001e68:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001e6a:	b29b      	uxth	r3, r3
 8001e6c:	3b01      	subs	r3, #1
 8001e6e:	b29a      	uxth	r2, r3
 8001e70:	68fb      	ldr	r3, [r7, #12]
 8001e72:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8001e74:	68fb      	ldr	r3, [r7, #12]
 8001e76:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001e78:	b29b      	uxth	r3, r3
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	d1cf      	bne.n	8001e1e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001e7e:	683b      	ldr	r3, [r7, #0]
 8001e80:	9300      	str	r3, [sp, #0]
 8001e82:	697b      	ldr	r3, [r7, #20]
 8001e84:	2200      	movs	r2, #0
 8001e86:	2140      	movs	r1, #64	; 0x40
 8001e88:	68f8      	ldr	r0, [r7, #12]
 8001e8a:	f000 fae4 	bl	8002456 <UART_WaitOnFlagUntilTimeout>
 8001e8e:	4603      	mov	r3, r0
 8001e90:	2b00      	cmp	r3, #0
 8001e92:	d001      	beq.n	8001e98 <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 8001e94:	2303      	movs	r3, #3
 8001e96:	e006      	b.n	8001ea6 <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8001e98:	68fb      	ldr	r3, [r7, #12]
 8001e9a:	2220      	movs	r2, #32
 8001e9c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8001ea0:	2300      	movs	r3, #0
 8001ea2:	e000      	b.n	8001ea6 <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8001ea4:	2302      	movs	r3, #2
  }
}
 8001ea6:	4618      	mov	r0, r3
 8001ea8:	3720      	adds	r7, #32
 8001eaa:	46bd      	mov	sp, r7
 8001eac:	bd80      	pop	{r7, pc}

08001eae <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8001eae:	b580      	push	{r7, lr}
 8001eb0:	b084      	sub	sp, #16
 8001eb2:	af00      	add	r7, sp, #0
 8001eb4:	60f8      	str	r0, [r7, #12]
 8001eb6:	60b9      	str	r1, [r7, #8]
 8001eb8:	4613      	mov	r3, r2
 8001eba:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8001ebc:	68fb      	ldr	r3, [r7, #12]
 8001ebe:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8001ec2:	b2db      	uxtb	r3, r3
 8001ec4:	2b20      	cmp	r3, #32
 8001ec6:	d112      	bne.n	8001eee <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8001ec8:	68bb      	ldr	r3, [r7, #8]
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	d002      	beq.n	8001ed4 <HAL_UART_Receive_IT+0x26>
 8001ece:	88fb      	ldrh	r3, [r7, #6]
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	d101      	bne.n	8001ed8 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8001ed4:	2301      	movs	r3, #1
 8001ed6:	e00b      	b.n	8001ef0 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001ed8:	68fb      	ldr	r3, [r7, #12]
 8001eda:	2200      	movs	r2, #0
 8001edc:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8001ede:	88fb      	ldrh	r3, [r7, #6]
 8001ee0:	461a      	mov	r2, r3
 8001ee2:	68b9      	ldr	r1, [r7, #8]
 8001ee4:	68f8      	ldr	r0, [r7, #12]
 8001ee6:	f000 fb24 	bl	8002532 <UART_Start_Receive_IT>
 8001eea:	4603      	mov	r3, r0
 8001eec:	e000      	b.n	8001ef0 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8001eee:	2302      	movs	r3, #2
  }
}
 8001ef0:	4618      	mov	r0, r3
 8001ef2:	3710      	adds	r7, #16
 8001ef4:	46bd      	mov	sp, r7
 8001ef6:	bd80      	pop	{r7, pc}

08001ef8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8001ef8:	b580      	push	{r7, lr}
 8001efa:	b0ba      	sub	sp, #232	; 0xe8
 8001efc:	af00      	add	r7, sp, #0
 8001efe:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	68db      	ldr	r3, [r3, #12]
 8001f10:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	695b      	ldr	r3, [r3, #20]
 8001f1a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8001f1e:	2300      	movs	r3, #0
 8001f20:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8001f24:	2300      	movs	r3, #0
 8001f26:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8001f2a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8001f2e:	f003 030f 	and.w	r3, r3, #15
 8001f32:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8001f36:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8001f3a:	2b00      	cmp	r3, #0
 8001f3c:	d10f      	bne.n	8001f5e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8001f3e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8001f42:	f003 0320 	and.w	r3, r3, #32
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	d009      	beq.n	8001f5e <HAL_UART_IRQHandler+0x66>
 8001f4a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8001f4e:	f003 0320 	and.w	r3, r3, #32
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	d003      	beq.n	8001f5e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8001f56:	6878      	ldr	r0, [r7, #4]
 8001f58:	f000 fc01 	bl	800275e <UART_Receive_IT>
      return;
 8001f5c:	e25b      	b.n	8002416 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8001f5e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	f000 80de 	beq.w	8002124 <HAL_UART_IRQHandler+0x22c>
 8001f68:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8001f6c:	f003 0301 	and.w	r3, r3, #1
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	d106      	bne.n	8001f82 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8001f74:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8001f78:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	f000 80d1 	beq.w	8002124 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8001f82:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8001f86:	f003 0301 	and.w	r3, r3, #1
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	d00b      	beq.n	8001fa6 <HAL_UART_IRQHandler+0xae>
 8001f8e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8001f92:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	d005      	beq.n	8001fa6 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f9e:	f043 0201 	orr.w	r2, r3, #1
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001fa6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8001faa:	f003 0304 	and.w	r3, r3, #4
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d00b      	beq.n	8001fca <HAL_UART_IRQHandler+0xd2>
 8001fb2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8001fb6:	f003 0301 	and.w	r3, r3, #1
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	d005      	beq.n	8001fca <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001fc2:	f043 0202 	orr.w	r2, r3, #2
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001fca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8001fce:	f003 0302 	and.w	r3, r3, #2
 8001fd2:	2b00      	cmp	r3, #0
 8001fd4:	d00b      	beq.n	8001fee <HAL_UART_IRQHandler+0xf6>
 8001fd6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8001fda:	f003 0301 	and.w	r3, r3, #1
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d005      	beq.n	8001fee <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001fe6:	f043 0204 	orr.w	r2, r3, #4
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8001fee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8001ff2:	f003 0308 	and.w	r3, r3, #8
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	d011      	beq.n	800201e <HAL_UART_IRQHandler+0x126>
 8001ffa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8001ffe:	f003 0320 	and.w	r3, r3, #32
 8002002:	2b00      	cmp	r3, #0
 8002004:	d105      	bne.n	8002012 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8002006:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800200a:	f003 0301 	and.w	r3, r3, #1
 800200e:	2b00      	cmp	r3, #0
 8002010:	d005      	beq.n	800201e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002016:	f043 0208 	orr.w	r2, r3, #8
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002022:	2b00      	cmp	r3, #0
 8002024:	f000 81f2 	beq.w	800240c <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002028:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800202c:	f003 0320 	and.w	r3, r3, #32
 8002030:	2b00      	cmp	r3, #0
 8002032:	d008      	beq.n	8002046 <HAL_UART_IRQHandler+0x14e>
 8002034:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002038:	f003 0320 	and.w	r3, r3, #32
 800203c:	2b00      	cmp	r3, #0
 800203e:	d002      	beq.n	8002046 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8002040:	6878      	ldr	r0, [r7, #4]
 8002042:	f000 fb8c 	bl	800275e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	695b      	ldr	r3, [r3, #20]
 800204c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002050:	2b00      	cmp	r3, #0
 8002052:	bf14      	ite	ne
 8002054:	2301      	movne	r3, #1
 8002056:	2300      	moveq	r3, #0
 8002058:	b2db      	uxtb	r3, r3
 800205a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002062:	f003 0308 	and.w	r3, r3, #8
 8002066:	2b00      	cmp	r3, #0
 8002068:	d103      	bne.n	8002072 <HAL_UART_IRQHandler+0x17a>
 800206a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800206e:	2b00      	cmp	r3, #0
 8002070:	d04f      	beq.n	8002112 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002072:	6878      	ldr	r0, [r7, #4]
 8002074:	f000 fa96 	bl	80025a4 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	695b      	ldr	r3, [r3, #20]
 800207e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002082:	2b00      	cmp	r3, #0
 8002084:	d041      	beq.n	800210a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	3314      	adds	r3, #20
 800208c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002090:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002094:	e853 3f00 	ldrex	r3, [r3]
 8002098:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800209c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80020a0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80020a4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	3314      	adds	r3, #20
 80020ae:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80020b2:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80020b6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80020ba:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80020be:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80020c2:	e841 2300 	strex	r3, r2, [r1]
 80020c6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80020ca:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d1d9      	bne.n	8002086 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d013      	beq.n	8002102 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80020de:	4a7e      	ldr	r2, [pc, #504]	; (80022d8 <HAL_UART_IRQHandler+0x3e0>)
 80020e0:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80020e6:	4618      	mov	r0, r3
 80020e8:	f7fe fd36 	bl	8000b58 <HAL_DMA_Abort_IT>
 80020ec:	4603      	mov	r3, r0
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d016      	beq.n	8002120 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80020f6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80020f8:	687a      	ldr	r2, [r7, #4]
 80020fa:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80020fc:	4610      	mov	r0, r2
 80020fe:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002100:	e00e      	b.n	8002120 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8002102:	6878      	ldr	r0, [r7, #4]
 8002104:	f000 f993 	bl	800242e <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002108:	e00a      	b.n	8002120 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800210a:	6878      	ldr	r0, [r7, #4]
 800210c:	f000 f98f 	bl	800242e <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002110:	e006      	b.n	8002120 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8002112:	6878      	ldr	r0, [r7, #4]
 8002114:	f000 f98b 	bl	800242e <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	2200      	movs	r2, #0
 800211c:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 800211e:	e175      	b.n	800240c <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002120:	bf00      	nop
    return;
 8002122:	e173      	b.n	800240c <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002128:	2b01      	cmp	r3, #1
 800212a:	f040 814f 	bne.w	80023cc <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800212e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002132:	f003 0310 	and.w	r3, r3, #16
 8002136:	2b00      	cmp	r3, #0
 8002138:	f000 8148 	beq.w	80023cc <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800213c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002140:	f003 0310 	and.w	r3, r3, #16
 8002144:	2b00      	cmp	r3, #0
 8002146:	f000 8141 	beq.w	80023cc <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800214a:	2300      	movs	r3, #0
 800214c:	60bb      	str	r3, [r7, #8]
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	60bb      	str	r3, [r7, #8]
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	685b      	ldr	r3, [r3, #4]
 800215c:	60bb      	str	r3, [r7, #8]
 800215e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	695b      	ldr	r3, [r3, #20]
 8002166:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800216a:	2b00      	cmp	r3, #0
 800216c:	f000 80b6 	beq.w	80022dc <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	685b      	ldr	r3, [r3, #4]
 8002178:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800217c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8002180:	2b00      	cmp	r3, #0
 8002182:	f000 8145 	beq.w	8002410 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800218a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800218e:	429a      	cmp	r2, r3
 8002190:	f080 813e 	bcs.w	8002410 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800219a:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80021a0:	699b      	ldr	r3, [r3, #24]
 80021a2:	2b20      	cmp	r3, #32
 80021a4:	f000 8088 	beq.w	80022b8 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	330c      	adds	r3, #12
 80021ae:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80021b2:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80021b6:	e853 3f00 	ldrex	r3, [r3]
 80021ba:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80021be:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80021c2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80021c6:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	330c      	adds	r3, #12
 80021d0:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 80021d4:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80021d8:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80021dc:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80021e0:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80021e4:	e841 2300 	strex	r3, r2, [r1]
 80021e8:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80021ec:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d1d9      	bne.n	80021a8 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	3314      	adds	r3, #20
 80021fa:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80021fc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80021fe:	e853 3f00 	ldrex	r3, [r3]
 8002202:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8002204:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002206:	f023 0301 	bic.w	r3, r3, #1
 800220a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	3314      	adds	r3, #20
 8002214:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8002218:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800221c:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800221e:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8002220:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8002224:	e841 2300 	strex	r3, r2, [r1]
 8002228:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800222a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800222c:	2b00      	cmp	r3, #0
 800222e:	d1e1      	bne.n	80021f4 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	3314      	adds	r3, #20
 8002236:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002238:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800223a:	e853 3f00 	ldrex	r3, [r3]
 800223e:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8002240:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002242:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002246:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	3314      	adds	r3, #20
 8002250:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8002254:	66fa      	str	r2, [r7, #108]	; 0x6c
 8002256:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002258:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800225a:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800225c:	e841 2300 	strex	r3, r2, [r1]
 8002260:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8002262:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002264:	2b00      	cmp	r3, #0
 8002266:	d1e3      	bne.n	8002230 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	2220      	movs	r2, #32
 800226c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	2200      	movs	r2, #0
 8002274:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	330c      	adds	r3, #12
 800227c:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800227e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002280:	e853 3f00 	ldrex	r3, [r3]
 8002284:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8002286:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002288:	f023 0310 	bic.w	r3, r3, #16
 800228c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	330c      	adds	r3, #12
 8002296:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 800229a:	65ba      	str	r2, [r7, #88]	; 0x58
 800229c:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800229e:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80022a0:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80022a2:	e841 2300 	strex	r3, r2, [r1]
 80022a6:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80022a8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	d1e3      	bne.n	8002276 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80022b2:	4618      	mov	r0, r3
 80022b4:	f7fe fc15 	bl	8000ae2 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	2202      	movs	r2, #2
 80022bc:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80022c6:	b29b      	uxth	r3, r3
 80022c8:	1ad3      	subs	r3, r2, r3
 80022ca:	b29b      	uxth	r3, r3
 80022cc:	4619      	mov	r1, r3
 80022ce:	6878      	ldr	r0, [r7, #4]
 80022d0:	f000 f8b6 	bl	8002440 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80022d4:	e09c      	b.n	8002410 <HAL_UART_IRQHandler+0x518>
 80022d6:	bf00      	nop
 80022d8:	08002669 	.word	0x08002669
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80022e4:	b29b      	uxth	r3, r3
 80022e6:	1ad3      	subs	r3, r2, r3
 80022e8:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80022f0:	b29b      	uxth	r3, r3
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	f000 808e 	beq.w	8002414 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 80022f8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	f000 8089 	beq.w	8002414 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	330c      	adds	r3, #12
 8002308:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800230a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800230c:	e853 3f00 	ldrex	r3, [r3]
 8002310:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8002312:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002314:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8002318:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	330c      	adds	r3, #12
 8002322:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8002326:	647a      	str	r2, [r7, #68]	; 0x44
 8002328:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800232a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800232c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800232e:	e841 2300 	strex	r3, r2, [r1]
 8002332:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8002334:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002336:	2b00      	cmp	r3, #0
 8002338:	d1e3      	bne.n	8002302 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	3314      	adds	r3, #20
 8002340:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002342:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002344:	e853 3f00 	ldrex	r3, [r3]
 8002348:	623b      	str	r3, [r7, #32]
   return(result);
 800234a:	6a3b      	ldr	r3, [r7, #32]
 800234c:	f023 0301 	bic.w	r3, r3, #1
 8002350:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	3314      	adds	r3, #20
 800235a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800235e:	633a      	str	r2, [r7, #48]	; 0x30
 8002360:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002362:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8002364:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002366:	e841 2300 	strex	r3, r2, [r1]
 800236a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800236c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800236e:	2b00      	cmp	r3, #0
 8002370:	d1e3      	bne.n	800233a <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	2220      	movs	r2, #32
 8002376:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	2200      	movs	r2, #0
 800237e:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	330c      	adds	r3, #12
 8002386:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002388:	693b      	ldr	r3, [r7, #16]
 800238a:	e853 3f00 	ldrex	r3, [r3]
 800238e:	60fb      	str	r3, [r7, #12]
   return(result);
 8002390:	68fb      	ldr	r3, [r7, #12]
 8002392:	f023 0310 	bic.w	r3, r3, #16
 8002396:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	330c      	adds	r3, #12
 80023a0:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 80023a4:	61fa      	str	r2, [r7, #28]
 80023a6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80023a8:	69b9      	ldr	r1, [r7, #24]
 80023aa:	69fa      	ldr	r2, [r7, #28]
 80023ac:	e841 2300 	strex	r3, r2, [r1]
 80023b0:	617b      	str	r3, [r7, #20]
   return(result);
 80023b2:	697b      	ldr	r3, [r7, #20]
 80023b4:	2b00      	cmp	r3, #0
 80023b6:	d1e3      	bne.n	8002380 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	2202      	movs	r2, #2
 80023bc:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80023be:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80023c2:	4619      	mov	r1, r3
 80023c4:	6878      	ldr	r0, [r7, #4]
 80023c6:	f000 f83b 	bl	8002440 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80023ca:	e023      	b.n	8002414 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80023cc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80023d0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d009      	beq.n	80023ec <HAL_UART_IRQHandler+0x4f4>
 80023d8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80023dc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d003      	beq.n	80023ec <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 80023e4:	6878      	ldr	r0, [r7, #4]
 80023e6:	f000 f953 	bl	8002690 <UART_Transmit_IT>
    return;
 80023ea:	e014      	b.n	8002416 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80023ec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80023f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	d00e      	beq.n	8002416 <HAL_UART_IRQHandler+0x51e>
 80023f8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80023fc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002400:	2b00      	cmp	r3, #0
 8002402:	d008      	beq.n	8002416 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8002404:	6878      	ldr	r0, [r7, #4]
 8002406:	f000 f992 	bl	800272e <UART_EndTransmit_IT>
    return;
 800240a:	e004      	b.n	8002416 <HAL_UART_IRQHandler+0x51e>
    return;
 800240c:	bf00      	nop
 800240e:	e002      	b.n	8002416 <HAL_UART_IRQHandler+0x51e>
      return;
 8002410:	bf00      	nop
 8002412:	e000      	b.n	8002416 <HAL_UART_IRQHandler+0x51e>
      return;
 8002414:	bf00      	nop
  }
}
 8002416:	37e8      	adds	r7, #232	; 0xe8
 8002418:	46bd      	mov	sp, r7
 800241a:	bd80      	pop	{r7, pc}

0800241c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800241c:	b480      	push	{r7}
 800241e:	b083      	sub	sp, #12
 8002420:	af00      	add	r7, sp, #0
 8002422:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8002424:	bf00      	nop
 8002426:	370c      	adds	r7, #12
 8002428:	46bd      	mov	sp, r7
 800242a:	bc80      	pop	{r7}
 800242c:	4770      	bx	lr

0800242e <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800242e:	b480      	push	{r7}
 8002430:	b083      	sub	sp, #12
 8002432:	af00      	add	r7, sp, #0
 8002434:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8002436:	bf00      	nop
 8002438:	370c      	adds	r7, #12
 800243a:	46bd      	mov	sp, r7
 800243c:	bc80      	pop	{r7}
 800243e:	4770      	bx	lr

08002440 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8002440:	b480      	push	{r7}
 8002442:	b083      	sub	sp, #12
 8002444:	af00      	add	r7, sp, #0
 8002446:	6078      	str	r0, [r7, #4]
 8002448:	460b      	mov	r3, r1
 800244a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800244c:	bf00      	nop
 800244e:	370c      	adds	r7, #12
 8002450:	46bd      	mov	sp, r7
 8002452:	bc80      	pop	{r7}
 8002454:	4770      	bx	lr

08002456 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002456:	b580      	push	{r7, lr}
 8002458:	b090      	sub	sp, #64	; 0x40
 800245a:	af00      	add	r7, sp, #0
 800245c:	60f8      	str	r0, [r7, #12]
 800245e:	60b9      	str	r1, [r7, #8]
 8002460:	603b      	str	r3, [r7, #0]
 8002462:	4613      	mov	r3, r2
 8002464:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002466:	e050      	b.n	800250a <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002468:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800246a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800246e:	d04c      	beq.n	800250a <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002470:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002472:	2b00      	cmp	r3, #0
 8002474:	d007      	beq.n	8002486 <UART_WaitOnFlagUntilTimeout+0x30>
 8002476:	f7fe fa4b 	bl	8000910 <HAL_GetTick>
 800247a:	4602      	mov	r2, r0
 800247c:	683b      	ldr	r3, [r7, #0]
 800247e:	1ad3      	subs	r3, r2, r3
 8002480:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002482:	429a      	cmp	r2, r3
 8002484:	d241      	bcs.n	800250a <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002486:	68fb      	ldr	r3, [r7, #12]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	330c      	adds	r3, #12
 800248c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800248e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002490:	e853 3f00 	ldrex	r3, [r3]
 8002494:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8002496:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002498:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800249c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800249e:	68fb      	ldr	r3, [r7, #12]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	330c      	adds	r3, #12
 80024a4:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80024a6:	637a      	str	r2, [r7, #52]	; 0x34
 80024a8:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80024aa:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80024ac:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80024ae:	e841 2300 	strex	r3, r2, [r1]
 80024b2:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80024b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d1e5      	bne.n	8002486 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80024ba:	68fb      	ldr	r3, [r7, #12]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	3314      	adds	r3, #20
 80024c0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80024c2:	697b      	ldr	r3, [r7, #20]
 80024c4:	e853 3f00 	ldrex	r3, [r3]
 80024c8:	613b      	str	r3, [r7, #16]
   return(result);
 80024ca:	693b      	ldr	r3, [r7, #16]
 80024cc:	f023 0301 	bic.w	r3, r3, #1
 80024d0:	63bb      	str	r3, [r7, #56]	; 0x38
 80024d2:	68fb      	ldr	r3, [r7, #12]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	3314      	adds	r3, #20
 80024d8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80024da:	623a      	str	r2, [r7, #32]
 80024dc:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80024de:	69f9      	ldr	r1, [r7, #28]
 80024e0:	6a3a      	ldr	r2, [r7, #32]
 80024e2:	e841 2300 	strex	r3, r2, [r1]
 80024e6:	61bb      	str	r3, [r7, #24]
   return(result);
 80024e8:	69bb      	ldr	r3, [r7, #24]
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d1e5      	bne.n	80024ba <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 80024ee:	68fb      	ldr	r3, [r7, #12]
 80024f0:	2220      	movs	r2, #32
 80024f2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        huart->RxState = HAL_UART_STATE_READY;
 80024f6:	68fb      	ldr	r3, [r7, #12]
 80024f8:	2220      	movs	r2, #32
 80024fa:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80024fe:	68fb      	ldr	r3, [r7, #12]
 8002500:	2200      	movs	r2, #0
 8002502:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 8002506:	2303      	movs	r3, #3
 8002508:	e00f      	b.n	800252a <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800250a:	68fb      	ldr	r3, [r7, #12]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	681a      	ldr	r2, [r3, #0]
 8002510:	68bb      	ldr	r3, [r7, #8]
 8002512:	4013      	ands	r3, r2
 8002514:	68ba      	ldr	r2, [r7, #8]
 8002516:	429a      	cmp	r2, r3
 8002518:	bf0c      	ite	eq
 800251a:	2301      	moveq	r3, #1
 800251c:	2300      	movne	r3, #0
 800251e:	b2db      	uxtb	r3, r3
 8002520:	461a      	mov	r2, r3
 8002522:	79fb      	ldrb	r3, [r7, #7]
 8002524:	429a      	cmp	r2, r3
 8002526:	d09f      	beq.n	8002468 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002528:	2300      	movs	r3, #0
}
 800252a:	4618      	mov	r0, r3
 800252c:	3740      	adds	r7, #64	; 0x40
 800252e:	46bd      	mov	sp, r7
 8002530:	bd80      	pop	{r7, pc}

08002532 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002532:	b480      	push	{r7}
 8002534:	b085      	sub	sp, #20
 8002536:	af00      	add	r7, sp, #0
 8002538:	60f8      	str	r0, [r7, #12]
 800253a:	60b9      	str	r1, [r7, #8]
 800253c:	4613      	mov	r3, r2
 800253e:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	68ba      	ldr	r2, [r7, #8]
 8002544:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8002546:	68fb      	ldr	r3, [r7, #12]
 8002548:	88fa      	ldrh	r2, [r7, #6]
 800254a:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 800254c:	68fb      	ldr	r3, [r7, #12]
 800254e:	88fa      	ldrh	r2, [r7, #6]
 8002550:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002552:	68fb      	ldr	r3, [r7, #12]
 8002554:	2200      	movs	r2, #0
 8002556:	645a      	str	r2, [r3, #68]	; 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	2222      	movs	r2, #34	; 0x22
 800255c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	691b      	ldr	r3, [r3, #16]
 8002564:	2b00      	cmp	r3, #0
 8002566:	d007      	beq.n	8002578 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	68da      	ldr	r2, [r3, #12]
 800256e:	68fb      	ldr	r3, [r7, #12]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002576:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	695a      	ldr	r2, [r3, #20]
 800257e:	68fb      	ldr	r3, [r7, #12]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	f042 0201 	orr.w	r2, r2, #1
 8002586:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	68da      	ldr	r2, [r3, #12]
 800258e:	68fb      	ldr	r3, [r7, #12]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	f042 0220 	orr.w	r2, r2, #32
 8002596:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8002598:	2300      	movs	r3, #0
}
 800259a:	4618      	mov	r0, r3
 800259c:	3714      	adds	r7, #20
 800259e:	46bd      	mov	sp, r7
 80025a0:	bc80      	pop	{r7}
 80025a2:	4770      	bx	lr

080025a4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80025a4:	b480      	push	{r7}
 80025a6:	b095      	sub	sp, #84	; 0x54
 80025a8:	af00      	add	r7, sp, #0
 80025aa:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	330c      	adds	r3, #12
 80025b2:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80025b4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80025b6:	e853 3f00 	ldrex	r3, [r3]
 80025ba:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80025bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80025be:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80025c2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	330c      	adds	r3, #12
 80025ca:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80025cc:	643a      	str	r2, [r7, #64]	; 0x40
 80025ce:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80025d0:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80025d2:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80025d4:	e841 2300 	strex	r3, r2, [r1]
 80025d8:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80025da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80025dc:	2b00      	cmp	r3, #0
 80025de:	d1e5      	bne.n	80025ac <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	3314      	adds	r3, #20
 80025e6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80025e8:	6a3b      	ldr	r3, [r7, #32]
 80025ea:	e853 3f00 	ldrex	r3, [r3]
 80025ee:	61fb      	str	r3, [r7, #28]
   return(result);
 80025f0:	69fb      	ldr	r3, [r7, #28]
 80025f2:	f023 0301 	bic.w	r3, r3, #1
 80025f6:	64bb      	str	r3, [r7, #72]	; 0x48
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	3314      	adds	r3, #20
 80025fe:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002600:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002602:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002604:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002606:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002608:	e841 2300 	strex	r3, r2, [r1]
 800260c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800260e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002610:	2b00      	cmp	r3, #0
 8002612:	d1e5      	bne.n	80025e0 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002618:	2b01      	cmp	r3, #1
 800261a:	d119      	bne.n	8002650 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	330c      	adds	r3, #12
 8002622:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	e853 3f00 	ldrex	r3, [r3]
 800262a:	60bb      	str	r3, [r7, #8]
   return(result);
 800262c:	68bb      	ldr	r3, [r7, #8]
 800262e:	f023 0310 	bic.w	r3, r3, #16
 8002632:	647b      	str	r3, [r7, #68]	; 0x44
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	330c      	adds	r3, #12
 800263a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800263c:	61ba      	str	r2, [r7, #24]
 800263e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002640:	6979      	ldr	r1, [r7, #20]
 8002642:	69ba      	ldr	r2, [r7, #24]
 8002644:	e841 2300 	strex	r3, r2, [r1]
 8002648:	613b      	str	r3, [r7, #16]
   return(result);
 800264a:	693b      	ldr	r3, [r7, #16]
 800264c:	2b00      	cmp	r3, #0
 800264e:	d1e5      	bne.n	800261c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	2220      	movs	r2, #32
 8002654:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	2200      	movs	r2, #0
 800265c:	631a      	str	r2, [r3, #48]	; 0x30
}
 800265e:	bf00      	nop
 8002660:	3754      	adds	r7, #84	; 0x54
 8002662:	46bd      	mov	sp, r7
 8002664:	bc80      	pop	{r7}
 8002666:	4770      	bx	lr

08002668 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8002668:	b580      	push	{r7, lr}
 800266a:	b084      	sub	sp, #16
 800266c:	af00      	add	r7, sp, #0
 800266e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002674:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8002676:	68fb      	ldr	r3, [r7, #12]
 8002678:	2200      	movs	r2, #0
 800267a:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	2200      	movs	r2, #0
 8002680:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8002682:	68f8      	ldr	r0, [r7, #12]
 8002684:	f7ff fed3 	bl	800242e <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002688:	bf00      	nop
 800268a:	3710      	adds	r7, #16
 800268c:	46bd      	mov	sp, r7
 800268e:	bd80      	pop	{r7, pc}

08002690 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8002690:	b480      	push	{r7}
 8002692:	b085      	sub	sp, #20
 8002694:	af00      	add	r7, sp, #0
 8002696:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800269e:	b2db      	uxtb	r3, r3
 80026a0:	2b21      	cmp	r3, #33	; 0x21
 80026a2:	d13e      	bne.n	8002722 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	689b      	ldr	r3, [r3, #8]
 80026a8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80026ac:	d114      	bne.n	80026d8 <UART_Transmit_IT+0x48>
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	691b      	ldr	r3, [r3, #16]
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d110      	bne.n	80026d8 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	6a1b      	ldr	r3, [r3, #32]
 80026ba:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	881b      	ldrh	r3, [r3, #0]
 80026c0:	461a      	mov	r2, r3
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80026ca:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	6a1b      	ldr	r3, [r3, #32]
 80026d0:	1c9a      	adds	r2, r3, #2
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	621a      	str	r2, [r3, #32]
 80026d6:	e008      	b.n	80026ea <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	6a1b      	ldr	r3, [r3, #32]
 80026dc:	1c59      	adds	r1, r3, #1
 80026de:	687a      	ldr	r2, [r7, #4]
 80026e0:	6211      	str	r1, [r2, #32]
 80026e2:	781a      	ldrb	r2, [r3, #0]
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80026ee:	b29b      	uxth	r3, r3
 80026f0:	3b01      	subs	r3, #1
 80026f2:	b29b      	uxth	r3, r3
 80026f4:	687a      	ldr	r2, [r7, #4]
 80026f6:	4619      	mov	r1, r3
 80026f8:	84d1      	strh	r1, [r2, #38]	; 0x26
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d10f      	bne.n	800271e <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	68da      	ldr	r2, [r3, #12]
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800270c:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	68da      	ldr	r2, [r3, #12]
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800271c:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800271e:	2300      	movs	r3, #0
 8002720:	e000      	b.n	8002724 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8002722:	2302      	movs	r3, #2
  }
}
 8002724:	4618      	mov	r0, r3
 8002726:	3714      	adds	r7, #20
 8002728:	46bd      	mov	sp, r7
 800272a:	bc80      	pop	{r7}
 800272c:	4770      	bx	lr

0800272e <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800272e:	b580      	push	{r7, lr}
 8002730:	b082      	sub	sp, #8
 8002732:	af00      	add	r7, sp, #0
 8002734:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	68da      	ldr	r2, [r3, #12]
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002744:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	2220      	movs	r2, #32
 800274a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800274e:	6878      	ldr	r0, [r7, #4]
 8002750:	f7ff fe64 	bl	800241c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8002754:	2300      	movs	r3, #0
}
 8002756:	4618      	mov	r0, r3
 8002758:	3708      	adds	r7, #8
 800275a:	46bd      	mov	sp, r7
 800275c:	bd80      	pop	{r7, pc}

0800275e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800275e:	b580      	push	{r7, lr}
 8002760:	b08c      	sub	sp, #48	; 0x30
 8002762:	af00      	add	r7, sp, #0
 8002764:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800276c:	b2db      	uxtb	r3, r3
 800276e:	2b22      	cmp	r3, #34	; 0x22
 8002770:	f040 80ae 	bne.w	80028d0 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	689b      	ldr	r3, [r3, #8]
 8002778:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800277c:	d117      	bne.n	80027ae <UART_Receive_IT+0x50>
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	691b      	ldr	r3, [r3, #16]
 8002782:	2b00      	cmp	r3, #0
 8002784:	d113      	bne.n	80027ae <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8002786:	2300      	movs	r3, #0
 8002788:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800278e:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	685b      	ldr	r3, [r3, #4]
 8002796:	b29b      	uxth	r3, r3
 8002798:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800279c:	b29a      	uxth	r2, r3
 800279e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80027a0:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80027a6:	1c9a      	adds	r2, r3, #2
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	629a      	str	r2, [r3, #40]	; 0x28
 80027ac:	e026      	b.n	80027fc <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80027b2:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 80027b4:	2300      	movs	r3, #0
 80027b6:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	689b      	ldr	r3, [r3, #8]
 80027bc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80027c0:	d007      	beq.n	80027d2 <UART_Receive_IT+0x74>
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	689b      	ldr	r3, [r3, #8]
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d10a      	bne.n	80027e0 <UART_Receive_IT+0x82>
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	691b      	ldr	r3, [r3, #16]
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d106      	bne.n	80027e0 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	685b      	ldr	r3, [r3, #4]
 80027d8:	b2da      	uxtb	r2, r3
 80027da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80027dc:	701a      	strb	r2, [r3, #0]
 80027de:	e008      	b.n	80027f2 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	685b      	ldr	r3, [r3, #4]
 80027e6:	b2db      	uxtb	r3, r3
 80027e8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80027ec:	b2da      	uxtb	r2, r3
 80027ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80027f0:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80027f6:	1c5a      	adds	r2, r3, #1
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002800:	b29b      	uxth	r3, r3
 8002802:	3b01      	subs	r3, #1
 8002804:	b29b      	uxth	r3, r3
 8002806:	687a      	ldr	r2, [r7, #4]
 8002808:	4619      	mov	r1, r3
 800280a:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800280c:	2b00      	cmp	r3, #0
 800280e:	d15d      	bne.n	80028cc <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	68da      	ldr	r2, [r3, #12]
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	f022 0220 	bic.w	r2, r2, #32
 800281e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	68da      	ldr	r2, [r3, #12]
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800282e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	695a      	ldr	r2, [r3, #20]
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	f022 0201 	bic.w	r2, r2, #1
 800283e:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	2220      	movs	r2, #32
 8002844:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	2200      	movs	r2, #0
 800284c:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002852:	2b01      	cmp	r3, #1
 8002854:	d135      	bne.n	80028c2 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	2200      	movs	r2, #0
 800285a:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	330c      	adds	r3, #12
 8002862:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002864:	697b      	ldr	r3, [r7, #20]
 8002866:	e853 3f00 	ldrex	r3, [r3]
 800286a:	613b      	str	r3, [r7, #16]
   return(result);
 800286c:	693b      	ldr	r3, [r7, #16]
 800286e:	f023 0310 	bic.w	r3, r3, #16
 8002872:	627b      	str	r3, [r7, #36]	; 0x24
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	330c      	adds	r3, #12
 800287a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800287c:	623a      	str	r2, [r7, #32]
 800287e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002880:	69f9      	ldr	r1, [r7, #28]
 8002882:	6a3a      	ldr	r2, [r7, #32]
 8002884:	e841 2300 	strex	r3, r2, [r1]
 8002888:	61bb      	str	r3, [r7, #24]
   return(result);
 800288a:	69bb      	ldr	r3, [r7, #24]
 800288c:	2b00      	cmp	r3, #0
 800288e:	d1e5      	bne.n	800285c <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	f003 0310 	and.w	r3, r3, #16
 800289a:	2b10      	cmp	r3, #16
 800289c:	d10a      	bne.n	80028b4 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800289e:	2300      	movs	r3, #0
 80028a0:	60fb      	str	r3, [r7, #12]
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	60fb      	str	r3, [r7, #12]
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	685b      	ldr	r3, [r3, #4]
 80028b0:	60fb      	str	r3, [r7, #12]
 80028b2:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80028b8:	4619      	mov	r1, r3
 80028ba:	6878      	ldr	r0, [r7, #4]
 80028bc:	f7ff fdc0 	bl	8002440 <HAL_UARTEx_RxEventCallback>
 80028c0:	e002      	b.n	80028c8 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80028c2:	6878      	ldr	r0, [r7, #4]
 80028c4:	f7fd ff92 	bl	80007ec <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80028c8:	2300      	movs	r3, #0
 80028ca:	e002      	b.n	80028d2 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80028cc:	2300      	movs	r3, #0
 80028ce:	e000      	b.n	80028d2 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80028d0:	2302      	movs	r3, #2
  }
}
 80028d2:	4618      	mov	r0, r3
 80028d4:	3730      	adds	r7, #48	; 0x30
 80028d6:	46bd      	mov	sp, r7
 80028d8:	bd80      	pop	{r7, pc}
	...

080028dc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80028dc:	b580      	push	{r7, lr}
 80028de:	b084      	sub	sp, #16
 80028e0:	af00      	add	r7, sp, #0
 80028e2:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	691b      	ldr	r3, [r3, #16]
 80028ea:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	68da      	ldr	r2, [r3, #12]
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	430a      	orrs	r2, r1
 80028f8:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	689a      	ldr	r2, [r3, #8]
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	691b      	ldr	r3, [r3, #16]
 8002902:	431a      	orrs	r2, r3
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	695b      	ldr	r3, [r3, #20]
 8002908:	4313      	orrs	r3, r2
 800290a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	68db      	ldr	r3, [r3, #12]
 8002912:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8002916:	f023 030c 	bic.w	r3, r3, #12
 800291a:	687a      	ldr	r2, [r7, #4]
 800291c:	6812      	ldr	r2, [r2, #0]
 800291e:	68b9      	ldr	r1, [r7, #8]
 8002920:	430b      	orrs	r3, r1
 8002922:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	695b      	ldr	r3, [r3, #20]
 800292a:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	699a      	ldr	r2, [r3, #24]
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	430a      	orrs	r2, r1
 8002938:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	4a2c      	ldr	r2, [pc, #176]	; (80029f0 <UART_SetConfig+0x114>)
 8002940:	4293      	cmp	r3, r2
 8002942:	d103      	bne.n	800294c <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8002944:	f7fe ff34 	bl	80017b0 <HAL_RCC_GetPCLK2Freq>
 8002948:	60f8      	str	r0, [r7, #12]
 800294a:	e002      	b.n	8002952 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 800294c:	f7fe ff1c 	bl	8001788 <HAL_RCC_GetPCLK1Freq>
 8002950:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002952:	68fa      	ldr	r2, [r7, #12]
 8002954:	4613      	mov	r3, r2
 8002956:	009b      	lsls	r3, r3, #2
 8002958:	4413      	add	r3, r2
 800295a:	009a      	lsls	r2, r3, #2
 800295c:	441a      	add	r2, r3
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	685b      	ldr	r3, [r3, #4]
 8002962:	009b      	lsls	r3, r3, #2
 8002964:	fbb2 f3f3 	udiv	r3, r2, r3
 8002968:	4a22      	ldr	r2, [pc, #136]	; (80029f4 <UART_SetConfig+0x118>)
 800296a:	fba2 2303 	umull	r2, r3, r2, r3
 800296e:	095b      	lsrs	r3, r3, #5
 8002970:	0119      	lsls	r1, r3, #4
 8002972:	68fa      	ldr	r2, [r7, #12]
 8002974:	4613      	mov	r3, r2
 8002976:	009b      	lsls	r3, r3, #2
 8002978:	4413      	add	r3, r2
 800297a:	009a      	lsls	r2, r3, #2
 800297c:	441a      	add	r2, r3
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	685b      	ldr	r3, [r3, #4]
 8002982:	009b      	lsls	r3, r3, #2
 8002984:	fbb2 f2f3 	udiv	r2, r2, r3
 8002988:	4b1a      	ldr	r3, [pc, #104]	; (80029f4 <UART_SetConfig+0x118>)
 800298a:	fba3 0302 	umull	r0, r3, r3, r2
 800298e:	095b      	lsrs	r3, r3, #5
 8002990:	2064      	movs	r0, #100	; 0x64
 8002992:	fb00 f303 	mul.w	r3, r0, r3
 8002996:	1ad3      	subs	r3, r2, r3
 8002998:	011b      	lsls	r3, r3, #4
 800299a:	3332      	adds	r3, #50	; 0x32
 800299c:	4a15      	ldr	r2, [pc, #84]	; (80029f4 <UART_SetConfig+0x118>)
 800299e:	fba2 2303 	umull	r2, r3, r2, r3
 80029a2:	095b      	lsrs	r3, r3, #5
 80029a4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80029a8:	4419      	add	r1, r3
 80029aa:	68fa      	ldr	r2, [r7, #12]
 80029ac:	4613      	mov	r3, r2
 80029ae:	009b      	lsls	r3, r3, #2
 80029b0:	4413      	add	r3, r2
 80029b2:	009a      	lsls	r2, r3, #2
 80029b4:	441a      	add	r2, r3
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	685b      	ldr	r3, [r3, #4]
 80029ba:	009b      	lsls	r3, r3, #2
 80029bc:	fbb2 f2f3 	udiv	r2, r2, r3
 80029c0:	4b0c      	ldr	r3, [pc, #48]	; (80029f4 <UART_SetConfig+0x118>)
 80029c2:	fba3 0302 	umull	r0, r3, r3, r2
 80029c6:	095b      	lsrs	r3, r3, #5
 80029c8:	2064      	movs	r0, #100	; 0x64
 80029ca:	fb00 f303 	mul.w	r3, r0, r3
 80029ce:	1ad3      	subs	r3, r2, r3
 80029d0:	011b      	lsls	r3, r3, #4
 80029d2:	3332      	adds	r3, #50	; 0x32
 80029d4:	4a07      	ldr	r2, [pc, #28]	; (80029f4 <UART_SetConfig+0x118>)
 80029d6:	fba2 2303 	umull	r2, r3, r2, r3
 80029da:	095b      	lsrs	r3, r3, #5
 80029dc:	f003 020f 	and.w	r2, r3, #15
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	440a      	add	r2, r1
 80029e6:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80029e8:	bf00      	nop
 80029ea:	3710      	adds	r7, #16
 80029ec:	46bd      	mov	sp, r7
 80029ee:	bd80      	pop	{r7, pc}
 80029f0:	40013800 	.word	0x40013800
 80029f4:	51eb851f 	.word	0x51eb851f

080029f8 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80029f8:	b480      	push	{r7}
 80029fa:	b085      	sub	sp, #20
 80029fc:	af00      	add	r7, sp, #0
 80029fe:	60f8      	str	r0, [r7, #12]
 8002a00:	60b9      	str	r1, [r7, #8]
 8002a02:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	4a06      	ldr	r2, [pc, #24]	; (8002a20 <vApplicationGetIdleTaskMemory+0x28>)
 8002a08:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8002a0a:	68bb      	ldr	r3, [r7, #8]
 8002a0c:	4a05      	ldr	r2, [pc, #20]	; (8002a24 <vApplicationGetIdleTaskMemory+0x2c>)
 8002a0e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	2280      	movs	r2, #128	; 0x80
 8002a14:	601a      	str	r2, [r3, #0]
}
 8002a16:	bf00      	nop
 8002a18:	3714      	adds	r7, #20
 8002a1a:	46bd      	mov	sp, r7
 8002a1c:	bc80      	pop	{r7}
 8002a1e:	4770      	bx	lr
 8002a20:	20000134 	.word	0x20000134
 8002a24:	200001dc 	.word	0x200001dc

08002a28 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8002a28:	b480      	push	{r7}
 8002a2a:	b085      	sub	sp, #20
 8002a2c:	af00      	add	r7, sp, #0
 8002a2e:	60f8      	str	r0, [r7, #12]
 8002a30:	60b9      	str	r1, [r7, #8]
 8002a32:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	4a07      	ldr	r2, [pc, #28]	; (8002a54 <vApplicationGetTimerTaskMemory+0x2c>)
 8002a38:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8002a3a:	68bb      	ldr	r3, [r7, #8]
 8002a3c:	4a06      	ldr	r2, [pc, #24]	; (8002a58 <vApplicationGetTimerTaskMemory+0x30>)
 8002a3e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002a46:	601a      	str	r2, [r3, #0]
}
 8002a48:	bf00      	nop
 8002a4a:	3714      	adds	r7, #20
 8002a4c:	46bd      	mov	sp, r7
 8002a4e:	bc80      	pop	{r7}
 8002a50:	4770      	bx	lr
 8002a52:	bf00      	nop
 8002a54:	200003dc 	.word	0x200003dc
 8002a58:	20000484 	.word	0x20000484

08002a5c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8002a5c:	b480      	push	{r7}
 8002a5e:	b083      	sub	sp, #12
 8002a60:	af00      	add	r7, sp, #0
 8002a62:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	f103 0208 	add.w	r2, r3, #8
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	f04f 32ff 	mov.w	r2, #4294967295
 8002a74:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	f103 0208 	add.w	r2, r3, #8
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	f103 0208 	add.w	r2, r3, #8
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	2200      	movs	r2, #0
 8002a8e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8002a90:	bf00      	nop
 8002a92:	370c      	adds	r7, #12
 8002a94:	46bd      	mov	sp, r7
 8002a96:	bc80      	pop	{r7}
 8002a98:	4770      	bx	lr

08002a9a <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8002a9a:	b480      	push	{r7}
 8002a9c:	b083      	sub	sp, #12
 8002a9e:	af00      	add	r7, sp, #0
 8002aa0:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	2200      	movs	r2, #0
 8002aa6:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8002aa8:	bf00      	nop
 8002aaa:	370c      	adds	r7, #12
 8002aac:	46bd      	mov	sp, r7
 8002aae:	bc80      	pop	{r7}
 8002ab0:	4770      	bx	lr

08002ab2 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002ab2:	b480      	push	{r7}
 8002ab4:	b085      	sub	sp, #20
 8002ab6:	af00      	add	r7, sp, #0
 8002ab8:	6078      	str	r0, [r7, #4]
 8002aba:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	685b      	ldr	r3, [r3, #4]
 8002ac0:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8002ac2:	683b      	ldr	r3, [r7, #0]
 8002ac4:	68fa      	ldr	r2, [r7, #12]
 8002ac6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	689a      	ldr	r2, [r3, #8]
 8002acc:	683b      	ldr	r3, [r7, #0]
 8002ace:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	689b      	ldr	r3, [r3, #8]
 8002ad4:	683a      	ldr	r2, [r7, #0]
 8002ad6:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	683a      	ldr	r2, [r7, #0]
 8002adc:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8002ade:	683b      	ldr	r3, [r7, #0]
 8002ae0:	687a      	ldr	r2, [r7, #4]
 8002ae2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	1c5a      	adds	r2, r3, #1
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	601a      	str	r2, [r3, #0]
}
 8002aee:	bf00      	nop
 8002af0:	3714      	adds	r7, #20
 8002af2:	46bd      	mov	sp, r7
 8002af4:	bc80      	pop	{r7}
 8002af6:	4770      	bx	lr

08002af8 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002af8:	b480      	push	{r7}
 8002afa:	b085      	sub	sp, #20
 8002afc:	af00      	add	r7, sp, #0
 8002afe:	6078      	str	r0, [r7, #4]
 8002b00:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8002b02:	683b      	ldr	r3, [r7, #0]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8002b08:	68bb      	ldr	r3, [r7, #8]
 8002b0a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b0e:	d103      	bne.n	8002b18 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	691b      	ldr	r3, [r3, #16]
 8002b14:	60fb      	str	r3, [r7, #12]
 8002b16:	e00c      	b.n	8002b32 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	3308      	adds	r3, #8
 8002b1c:	60fb      	str	r3, [r7, #12]
 8002b1e:	e002      	b.n	8002b26 <vListInsert+0x2e>
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	685b      	ldr	r3, [r3, #4]
 8002b24:	60fb      	str	r3, [r7, #12]
 8002b26:	68fb      	ldr	r3, [r7, #12]
 8002b28:	685b      	ldr	r3, [r3, #4]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	68ba      	ldr	r2, [r7, #8]
 8002b2e:	429a      	cmp	r2, r3
 8002b30:	d2f6      	bcs.n	8002b20 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8002b32:	68fb      	ldr	r3, [r7, #12]
 8002b34:	685a      	ldr	r2, [r3, #4]
 8002b36:	683b      	ldr	r3, [r7, #0]
 8002b38:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8002b3a:	683b      	ldr	r3, [r7, #0]
 8002b3c:	685b      	ldr	r3, [r3, #4]
 8002b3e:	683a      	ldr	r2, [r7, #0]
 8002b40:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8002b42:	683b      	ldr	r3, [r7, #0]
 8002b44:	68fa      	ldr	r2, [r7, #12]
 8002b46:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	683a      	ldr	r2, [r7, #0]
 8002b4c:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8002b4e:	683b      	ldr	r3, [r7, #0]
 8002b50:	687a      	ldr	r2, [r7, #4]
 8002b52:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	1c5a      	adds	r2, r3, #1
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	601a      	str	r2, [r3, #0]
}
 8002b5e:	bf00      	nop
 8002b60:	3714      	adds	r7, #20
 8002b62:	46bd      	mov	sp, r7
 8002b64:	bc80      	pop	{r7}
 8002b66:	4770      	bx	lr

08002b68 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8002b68:	b480      	push	{r7}
 8002b6a:	b085      	sub	sp, #20
 8002b6c:	af00      	add	r7, sp, #0
 8002b6e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	691b      	ldr	r3, [r3, #16]
 8002b74:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	685b      	ldr	r3, [r3, #4]
 8002b7a:	687a      	ldr	r2, [r7, #4]
 8002b7c:	6892      	ldr	r2, [r2, #8]
 8002b7e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	689b      	ldr	r3, [r3, #8]
 8002b84:	687a      	ldr	r2, [r7, #4]
 8002b86:	6852      	ldr	r2, [r2, #4]
 8002b88:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	685b      	ldr	r3, [r3, #4]
 8002b8e:	687a      	ldr	r2, [r7, #4]
 8002b90:	429a      	cmp	r2, r3
 8002b92:	d103      	bne.n	8002b9c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	689a      	ldr	r2, [r3, #8]
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	2200      	movs	r2, #0
 8002ba0:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8002ba2:	68fb      	ldr	r3, [r7, #12]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	1e5a      	subs	r2, r3, #1
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	681b      	ldr	r3, [r3, #0]
}
 8002bb0:	4618      	mov	r0, r3
 8002bb2:	3714      	adds	r7, #20
 8002bb4:	46bd      	mov	sp, r7
 8002bb6:	bc80      	pop	{r7}
 8002bb8:	4770      	bx	lr
	...

08002bbc <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8002bbc:	b580      	push	{r7, lr}
 8002bbe:	b084      	sub	sp, #16
 8002bc0:	af00      	add	r7, sp, #0
 8002bc2:	6078      	str	r0, [r7, #4]
 8002bc4:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8002bca:	68fb      	ldr	r3, [r7, #12]
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d10a      	bne.n	8002be6 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8002bd0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002bd4:	f383 8811 	msr	BASEPRI, r3
 8002bd8:	f3bf 8f6f 	isb	sy
 8002bdc:	f3bf 8f4f 	dsb	sy
 8002be0:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8002be2:	bf00      	nop
 8002be4:	e7fe      	b.n	8002be4 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8002be6:	f002 f831 	bl	8004c4c <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	681a      	ldr	r2, [r3, #0]
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002bf2:	68f9      	ldr	r1, [r7, #12]
 8002bf4:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8002bf6:	fb01 f303 	mul.w	r3, r1, r3
 8002bfa:	441a      	add	r2, r3
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	2200      	movs	r2, #0
 8002c04:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8002c06:	68fb      	ldr	r3, [r7, #12]
 8002c08:	681a      	ldr	r2, [r3, #0]
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	681a      	ldr	r2, [r3, #0]
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002c16:	3b01      	subs	r3, #1
 8002c18:	68f9      	ldr	r1, [r7, #12]
 8002c1a:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8002c1c:	fb01 f303 	mul.w	r3, r1, r3
 8002c20:	441a      	add	r2, r3
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8002c26:	68fb      	ldr	r3, [r7, #12]
 8002c28:	22ff      	movs	r2, #255	; 0xff
 8002c2a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	22ff      	movs	r2, #255	; 0xff
 8002c32:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8002c36:	683b      	ldr	r3, [r7, #0]
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d114      	bne.n	8002c66 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	691b      	ldr	r3, [r3, #16]
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	d01a      	beq.n	8002c7a <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	3310      	adds	r3, #16
 8002c48:	4618      	mov	r0, r3
 8002c4a:	f001 f959 	bl	8003f00 <xTaskRemoveFromEventList>
 8002c4e:	4603      	mov	r3, r0
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d012      	beq.n	8002c7a <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8002c54:	4b0c      	ldr	r3, [pc, #48]	; (8002c88 <xQueueGenericReset+0xcc>)
 8002c56:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002c5a:	601a      	str	r2, [r3, #0]
 8002c5c:	f3bf 8f4f 	dsb	sy
 8002c60:	f3bf 8f6f 	isb	sy
 8002c64:	e009      	b.n	8002c7a <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	3310      	adds	r3, #16
 8002c6a:	4618      	mov	r0, r3
 8002c6c:	f7ff fef6 	bl	8002a5c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	3324      	adds	r3, #36	; 0x24
 8002c74:	4618      	mov	r0, r3
 8002c76:	f7ff fef1 	bl	8002a5c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8002c7a:	f002 f817 	bl	8004cac <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8002c7e:	2301      	movs	r3, #1
}
 8002c80:	4618      	mov	r0, r3
 8002c82:	3710      	adds	r7, #16
 8002c84:	46bd      	mov	sp, r7
 8002c86:	bd80      	pop	{r7, pc}
 8002c88:	e000ed04 	.word	0xe000ed04

08002c8c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8002c8c:	b580      	push	{r7, lr}
 8002c8e:	b08e      	sub	sp, #56	; 0x38
 8002c90:	af02      	add	r7, sp, #8
 8002c92:	60f8      	str	r0, [r7, #12]
 8002c94:	60b9      	str	r1, [r7, #8]
 8002c96:	607a      	str	r2, [r7, #4]
 8002c98:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d10a      	bne.n	8002cb6 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8002ca0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002ca4:	f383 8811 	msr	BASEPRI, r3
 8002ca8:	f3bf 8f6f 	isb	sy
 8002cac:	f3bf 8f4f 	dsb	sy
 8002cb0:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8002cb2:	bf00      	nop
 8002cb4:	e7fe      	b.n	8002cb4 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8002cb6:	683b      	ldr	r3, [r7, #0]
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	d10a      	bne.n	8002cd2 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8002cbc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002cc0:	f383 8811 	msr	BASEPRI, r3
 8002cc4:	f3bf 8f6f 	isb	sy
 8002cc8:	f3bf 8f4f 	dsb	sy
 8002ccc:	627b      	str	r3, [r7, #36]	; 0x24
}
 8002cce:	bf00      	nop
 8002cd0:	e7fe      	b.n	8002cd0 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d002      	beq.n	8002cde <xQueueGenericCreateStatic+0x52>
 8002cd8:	68bb      	ldr	r3, [r7, #8]
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d001      	beq.n	8002ce2 <xQueueGenericCreateStatic+0x56>
 8002cde:	2301      	movs	r3, #1
 8002ce0:	e000      	b.n	8002ce4 <xQueueGenericCreateStatic+0x58>
 8002ce2:	2300      	movs	r3, #0
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d10a      	bne.n	8002cfe <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8002ce8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002cec:	f383 8811 	msr	BASEPRI, r3
 8002cf0:	f3bf 8f6f 	isb	sy
 8002cf4:	f3bf 8f4f 	dsb	sy
 8002cf8:	623b      	str	r3, [r7, #32]
}
 8002cfa:	bf00      	nop
 8002cfc:	e7fe      	b.n	8002cfc <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d102      	bne.n	8002d0a <xQueueGenericCreateStatic+0x7e>
 8002d04:	68bb      	ldr	r3, [r7, #8]
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d101      	bne.n	8002d0e <xQueueGenericCreateStatic+0x82>
 8002d0a:	2301      	movs	r3, #1
 8002d0c:	e000      	b.n	8002d10 <xQueueGenericCreateStatic+0x84>
 8002d0e:	2300      	movs	r3, #0
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d10a      	bne.n	8002d2a <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8002d14:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002d18:	f383 8811 	msr	BASEPRI, r3
 8002d1c:	f3bf 8f6f 	isb	sy
 8002d20:	f3bf 8f4f 	dsb	sy
 8002d24:	61fb      	str	r3, [r7, #28]
}
 8002d26:	bf00      	nop
 8002d28:	e7fe      	b.n	8002d28 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8002d2a:	2350      	movs	r3, #80	; 0x50
 8002d2c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8002d2e:	697b      	ldr	r3, [r7, #20]
 8002d30:	2b50      	cmp	r3, #80	; 0x50
 8002d32:	d00a      	beq.n	8002d4a <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8002d34:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002d38:	f383 8811 	msr	BASEPRI, r3
 8002d3c:	f3bf 8f6f 	isb	sy
 8002d40:	f3bf 8f4f 	dsb	sy
 8002d44:	61bb      	str	r3, [r7, #24]
}
 8002d46:	bf00      	nop
 8002d48:	e7fe      	b.n	8002d48 <xQueueGenericCreateStatic+0xbc>
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8002d4a:	683b      	ldr	r3, [r7, #0]
 8002d4c:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8002d4e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d00d      	beq.n	8002d70 <xQueueGenericCreateStatic+0xe4>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8002d54:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002d56:	2201      	movs	r2, #1
 8002d58:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8002d5c:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8002d60:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002d62:	9300      	str	r3, [sp, #0]
 8002d64:	4613      	mov	r3, r2
 8002d66:	687a      	ldr	r2, [r7, #4]
 8002d68:	68b9      	ldr	r1, [r7, #8]
 8002d6a:	68f8      	ldr	r0, [r7, #12]
 8002d6c:	f000 f843 	bl	8002df6 <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 8002d70:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8002d72:	4618      	mov	r0, r3
 8002d74:	3730      	adds	r7, #48	; 0x30
 8002d76:	46bd      	mov	sp, r7
 8002d78:	bd80      	pop	{r7, pc}

08002d7a <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8002d7a:	b580      	push	{r7, lr}
 8002d7c:	b08a      	sub	sp, #40	; 0x28
 8002d7e:	af02      	add	r7, sp, #8
 8002d80:	60f8      	str	r0, [r7, #12]
 8002d82:	60b9      	str	r1, [r7, #8]
 8002d84:	4613      	mov	r3, r2
 8002d86:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d10a      	bne.n	8002da4 <xQueueGenericCreate+0x2a>
	__asm volatile
 8002d8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002d92:	f383 8811 	msr	BASEPRI, r3
 8002d96:	f3bf 8f6f 	isb	sy
 8002d9a:	f3bf 8f4f 	dsb	sy
 8002d9e:	613b      	str	r3, [r7, #16]
}
 8002da0:	bf00      	nop
 8002da2:	e7fe      	b.n	8002da2 <xQueueGenericCreate+0x28>

		if( uxItemSize == ( UBaseType_t ) 0 )
 8002da4:	68bb      	ldr	r3, [r7, #8]
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d102      	bne.n	8002db0 <xQueueGenericCreate+0x36>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 8002daa:	2300      	movs	r3, #0
 8002dac:	61fb      	str	r3, [r7, #28]
 8002dae:	e004      	b.n	8002dba <xQueueGenericCreate+0x40>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	68ba      	ldr	r2, [r7, #8]
 8002db4:	fb02 f303 	mul.w	r3, r2, r3
 8002db8:	61fb      	str	r3, [r7, #28]
		}

		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 8002dba:	69fb      	ldr	r3, [r7, #28]
 8002dbc:	3350      	adds	r3, #80	; 0x50
 8002dbe:	4618      	mov	r0, r3
 8002dc0:	f002 f844 	bl	8004e4c <pvPortMalloc>
 8002dc4:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8002dc6:	69bb      	ldr	r3, [r7, #24]
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d00f      	beq.n	8002dec <xQueueGenericCreate+0x72>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 8002dcc:	69bb      	ldr	r3, [r7, #24]
 8002dce:	3350      	adds	r3, #80	; 0x50
 8002dd0:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8002dd2:	69bb      	ldr	r3, [r7, #24]
 8002dd4:	2200      	movs	r2, #0
 8002dd6:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8002dda:	79fa      	ldrb	r2, [r7, #7]
 8002ddc:	69bb      	ldr	r3, [r7, #24]
 8002dde:	9300      	str	r3, [sp, #0]
 8002de0:	4613      	mov	r3, r2
 8002de2:	697a      	ldr	r2, [r7, #20]
 8002de4:	68b9      	ldr	r1, [r7, #8]
 8002de6:	68f8      	ldr	r0, [r7, #12]
 8002de8:	f000 f805 	bl	8002df6 <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 8002dec:	69bb      	ldr	r3, [r7, #24]
	}
 8002dee:	4618      	mov	r0, r3
 8002df0:	3720      	adds	r7, #32
 8002df2:	46bd      	mov	sp, r7
 8002df4:	bd80      	pop	{r7, pc}

08002df6 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8002df6:	b580      	push	{r7, lr}
 8002df8:	b084      	sub	sp, #16
 8002dfa:	af00      	add	r7, sp, #0
 8002dfc:	60f8      	str	r0, [r7, #12]
 8002dfe:	60b9      	str	r1, [r7, #8]
 8002e00:	607a      	str	r2, [r7, #4]
 8002e02:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8002e04:	68bb      	ldr	r3, [r7, #8]
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d103      	bne.n	8002e12 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8002e0a:	69bb      	ldr	r3, [r7, #24]
 8002e0c:	69ba      	ldr	r2, [r7, #24]
 8002e0e:	601a      	str	r2, [r3, #0]
 8002e10:	e002      	b.n	8002e18 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8002e12:	69bb      	ldr	r3, [r7, #24]
 8002e14:	687a      	ldr	r2, [r7, #4]
 8002e16:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8002e18:	69bb      	ldr	r3, [r7, #24]
 8002e1a:	68fa      	ldr	r2, [r7, #12]
 8002e1c:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8002e1e:	69bb      	ldr	r3, [r7, #24]
 8002e20:	68ba      	ldr	r2, [r7, #8]
 8002e22:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8002e24:	2101      	movs	r1, #1
 8002e26:	69b8      	ldr	r0, [r7, #24]
 8002e28:	f7ff fec8 	bl	8002bbc <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8002e2c:	69bb      	ldr	r3, [r7, #24]
 8002e2e:	78fa      	ldrb	r2, [r7, #3]
 8002e30:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8002e34:	bf00      	nop
 8002e36:	3710      	adds	r7, #16
 8002e38:	46bd      	mov	sp, r7
 8002e3a:	bd80      	pop	{r7, pc}

08002e3c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8002e3c:	b580      	push	{r7, lr}
 8002e3e:	b08e      	sub	sp, #56	; 0x38
 8002e40:	af00      	add	r7, sp, #0
 8002e42:	60f8      	str	r0, [r7, #12]
 8002e44:	60b9      	str	r1, [r7, #8]
 8002e46:	607a      	str	r2, [r7, #4]
 8002e48:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8002e4a:	2300      	movs	r3, #0
 8002e4c:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8002e52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d10a      	bne.n	8002e6e <xQueueGenericSend+0x32>
	__asm volatile
 8002e58:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e5c:	f383 8811 	msr	BASEPRI, r3
 8002e60:	f3bf 8f6f 	isb	sy
 8002e64:	f3bf 8f4f 	dsb	sy
 8002e68:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8002e6a:	bf00      	nop
 8002e6c:	e7fe      	b.n	8002e6c <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002e6e:	68bb      	ldr	r3, [r7, #8]
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	d103      	bne.n	8002e7c <xQueueGenericSend+0x40>
 8002e74:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d101      	bne.n	8002e80 <xQueueGenericSend+0x44>
 8002e7c:	2301      	movs	r3, #1
 8002e7e:	e000      	b.n	8002e82 <xQueueGenericSend+0x46>
 8002e80:	2300      	movs	r3, #0
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d10a      	bne.n	8002e9c <xQueueGenericSend+0x60>
	__asm volatile
 8002e86:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e8a:	f383 8811 	msr	BASEPRI, r3
 8002e8e:	f3bf 8f6f 	isb	sy
 8002e92:	f3bf 8f4f 	dsb	sy
 8002e96:	627b      	str	r3, [r7, #36]	; 0x24
}
 8002e98:	bf00      	nop
 8002e9a:	e7fe      	b.n	8002e9a <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8002e9c:	683b      	ldr	r3, [r7, #0]
 8002e9e:	2b02      	cmp	r3, #2
 8002ea0:	d103      	bne.n	8002eaa <xQueueGenericSend+0x6e>
 8002ea2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ea4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002ea6:	2b01      	cmp	r3, #1
 8002ea8:	d101      	bne.n	8002eae <xQueueGenericSend+0x72>
 8002eaa:	2301      	movs	r3, #1
 8002eac:	e000      	b.n	8002eb0 <xQueueGenericSend+0x74>
 8002eae:	2300      	movs	r3, #0
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d10a      	bne.n	8002eca <xQueueGenericSend+0x8e>
	__asm volatile
 8002eb4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002eb8:	f383 8811 	msr	BASEPRI, r3
 8002ebc:	f3bf 8f6f 	isb	sy
 8002ec0:	f3bf 8f4f 	dsb	sy
 8002ec4:	623b      	str	r3, [r7, #32]
}
 8002ec6:	bf00      	nop
 8002ec8:	e7fe      	b.n	8002ec8 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002eca:	f001 f9df 	bl	800428c <xTaskGetSchedulerState>
 8002ece:	4603      	mov	r3, r0
 8002ed0:	2b00      	cmp	r3, #0
 8002ed2:	d102      	bne.n	8002eda <xQueueGenericSend+0x9e>
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d101      	bne.n	8002ede <xQueueGenericSend+0xa2>
 8002eda:	2301      	movs	r3, #1
 8002edc:	e000      	b.n	8002ee0 <xQueueGenericSend+0xa4>
 8002ede:	2300      	movs	r3, #0
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d10a      	bne.n	8002efa <xQueueGenericSend+0xbe>
	__asm volatile
 8002ee4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002ee8:	f383 8811 	msr	BASEPRI, r3
 8002eec:	f3bf 8f6f 	isb	sy
 8002ef0:	f3bf 8f4f 	dsb	sy
 8002ef4:	61fb      	str	r3, [r7, #28]
}
 8002ef6:	bf00      	nop
 8002ef8:	e7fe      	b.n	8002ef8 <xQueueGenericSend+0xbc>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8002efa:	f001 fea7 	bl	8004c4c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8002efe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002f00:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002f02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002f04:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002f06:	429a      	cmp	r2, r3
 8002f08:	d302      	bcc.n	8002f10 <xQueueGenericSend+0xd4>
 8002f0a:	683b      	ldr	r3, [r7, #0]
 8002f0c:	2b02      	cmp	r3, #2
 8002f0e:	d129      	bne.n	8002f64 <xQueueGenericSend+0x128>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002f10:	683a      	ldr	r2, [r7, #0]
 8002f12:	68b9      	ldr	r1, [r7, #8]
 8002f14:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002f16:	f000 fa07 	bl	8003328 <prvCopyDataToQueue>
 8002f1a:	62f8      	str	r0, [r7, #44]	; 0x2c
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002f1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002f1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d010      	beq.n	8002f46 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002f24:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002f26:	3324      	adds	r3, #36	; 0x24
 8002f28:	4618      	mov	r0, r3
 8002f2a:	f000 ffe9 	bl	8003f00 <xTaskRemoveFromEventList>
 8002f2e:	4603      	mov	r3, r0
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d013      	beq.n	8002f5c <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8002f34:	4b3f      	ldr	r3, [pc, #252]	; (8003034 <xQueueGenericSend+0x1f8>)
 8002f36:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002f3a:	601a      	str	r2, [r3, #0]
 8002f3c:	f3bf 8f4f 	dsb	sy
 8002f40:	f3bf 8f6f 	isb	sy
 8002f44:	e00a      	b.n	8002f5c <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8002f46:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d007      	beq.n	8002f5c <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8002f4c:	4b39      	ldr	r3, [pc, #228]	; (8003034 <xQueueGenericSend+0x1f8>)
 8002f4e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002f52:	601a      	str	r2, [r3, #0]
 8002f54:	f3bf 8f4f 	dsb	sy
 8002f58:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8002f5c:	f001 fea6 	bl	8004cac <vPortExitCritical>
				return pdPASS;
 8002f60:	2301      	movs	r3, #1
 8002f62:	e063      	b.n	800302c <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d103      	bne.n	8002f72 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8002f6a:	f001 fe9f 	bl	8004cac <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8002f6e:	2300      	movs	r3, #0
 8002f70:	e05c      	b.n	800302c <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8002f72:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d106      	bne.n	8002f86 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8002f78:	f107 0314 	add.w	r3, r7, #20
 8002f7c:	4618      	mov	r0, r3
 8002f7e:	f001 f823 	bl	8003fc8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8002f82:	2301      	movs	r3, #1
 8002f84:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8002f86:	f001 fe91 	bl	8004cac <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8002f8a:	f000 fd8d 	bl	8003aa8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8002f8e:	f001 fe5d 	bl	8004c4c <vPortEnterCritical>
 8002f92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002f94:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002f98:	b25b      	sxtb	r3, r3
 8002f9a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f9e:	d103      	bne.n	8002fa8 <xQueueGenericSend+0x16c>
 8002fa0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002fa2:	2200      	movs	r2, #0
 8002fa4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002fa8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002faa:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002fae:	b25b      	sxtb	r3, r3
 8002fb0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002fb4:	d103      	bne.n	8002fbe <xQueueGenericSend+0x182>
 8002fb6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002fb8:	2200      	movs	r2, #0
 8002fba:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002fbe:	f001 fe75 	bl	8004cac <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002fc2:	1d3a      	adds	r2, r7, #4
 8002fc4:	f107 0314 	add.w	r3, r7, #20
 8002fc8:	4611      	mov	r1, r2
 8002fca:	4618      	mov	r0, r3
 8002fcc:	f001 f812 	bl	8003ff4 <xTaskCheckForTimeOut>
 8002fd0:	4603      	mov	r3, r0
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d124      	bne.n	8003020 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8002fd6:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002fd8:	f000 fa9e 	bl	8003518 <prvIsQueueFull>
 8002fdc:	4603      	mov	r3, r0
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d018      	beq.n	8003014 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8002fe2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002fe4:	3310      	adds	r3, #16
 8002fe6:	687a      	ldr	r2, [r7, #4]
 8002fe8:	4611      	mov	r1, r2
 8002fea:	4618      	mov	r0, r3
 8002fec:	f000 ff38 	bl	8003e60 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8002ff0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002ff2:	f000 fa29 	bl	8003448 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8002ff6:	f000 fd65 	bl	8003ac4 <xTaskResumeAll>
 8002ffa:	4603      	mov	r3, r0
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	f47f af7c 	bne.w	8002efa <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8003002:	4b0c      	ldr	r3, [pc, #48]	; (8003034 <xQueueGenericSend+0x1f8>)
 8003004:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003008:	601a      	str	r2, [r3, #0]
 800300a:	f3bf 8f4f 	dsb	sy
 800300e:	f3bf 8f6f 	isb	sy
 8003012:	e772      	b.n	8002efa <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8003014:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003016:	f000 fa17 	bl	8003448 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800301a:	f000 fd53 	bl	8003ac4 <xTaskResumeAll>
 800301e:	e76c      	b.n	8002efa <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8003020:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003022:	f000 fa11 	bl	8003448 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8003026:	f000 fd4d 	bl	8003ac4 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800302a:	2300      	movs	r3, #0
		}
	}
}
 800302c:	4618      	mov	r0, r3
 800302e:	3738      	adds	r7, #56	; 0x38
 8003030:	46bd      	mov	sp, r7
 8003032:	bd80      	pop	{r7, pc}
 8003034:	e000ed04 	.word	0xe000ed04

08003038 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8003038:	b580      	push	{r7, lr}
 800303a:	b08e      	sub	sp, #56	; 0x38
 800303c:	af00      	add	r7, sp, #0
 800303e:	60f8      	str	r0, [r7, #12]
 8003040:	60b9      	str	r1, [r7, #8]
 8003042:	607a      	str	r2, [r7, #4]
 8003044:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800304a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800304c:	2b00      	cmp	r3, #0
 800304e:	d10a      	bne.n	8003066 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8003050:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003054:	f383 8811 	msr	BASEPRI, r3
 8003058:	f3bf 8f6f 	isb	sy
 800305c:	f3bf 8f4f 	dsb	sy
 8003060:	627b      	str	r3, [r7, #36]	; 0x24
}
 8003062:	bf00      	nop
 8003064:	e7fe      	b.n	8003064 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003066:	68bb      	ldr	r3, [r7, #8]
 8003068:	2b00      	cmp	r3, #0
 800306a:	d103      	bne.n	8003074 <xQueueGenericSendFromISR+0x3c>
 800306c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800306e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003070:	2b00      	cmp	r3, #0
 8003072:	d101      	bne.n	8003078 <xQueueGenericSendFromISR+0x40>
 8003074:	2301      	movs	r3, #1
 8003076:	e000      	b.n	800307a <xQueueGenericSendFromISR+0x42>
 8003078:	2300      	movs	r3, #0
 800307a:	2b00      	cmp	r3, #0
 800307c:	d10a      	bne.n	8003094 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 800307e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003082:	f383 8811 	msr	BASEPRI, r3
 8003086:	f3bf 8f6f 	isb	sy
 800308a:	f3bf 8f4f 	dsb	sy
 800308e:	623b      	str	r3, [r7, #32]
}
 8003090:	bf00      	nop
 8003092:	e7fe      	b.n	8003092 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8003094:	683b      	ldr	r3, [r7, #0]
 8003096:	2b02      	cmp	r3, #2
 8003098:	d103      	bne.n	80030a2 <xQueueGenericSendFromISR+0x6a>
 800309a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800309c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800309e:	2b01      	cmp	r3, #1
 80030a0:	d101      	bne.n	80030a6 <xQueueGenericSendFromISR+0x6e>
 80030a2:	2301      	movs	r3, #1
 80030a4:	e000      	b.n	80030a8 <xQueueGenericSendFromISR+0x70>
 80030a6:	2300      	movs	r3, #0
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d10a      	bne.n	80030c2 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 80030ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80030b0:	f383 8811 	msr	BASEPRI, r3
 80030b4:	f3bf 8f6f 	isb	sy
 80030b8:	f3bf 8f4f 	dsb	sy
 80030bc:	61fb      	str	r3, [r7, #28]
}
 80030be:	bf00      	nop
 80030c0:	e7fe      	b.n	80030c0 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80030c2:	f001 fe85 	bl	8004dd0 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80030c6:	f3ef 8211 	mrs	r2, BASEPRI
 80030ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80030ce:	f383 8811 	msr	BASEPRI, r3
 80030d2:	f3bf 8f6f 	isb	sy
 80030d6:	f3bf 8f4f 	dsb	sy
 80030da:	61ba      	str	r2, [r7, #24]
 80030dc:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80030de:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80030e0:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80030e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80030e4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80030e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80030e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80030ea:	429a      	cmp	r2, r3
 80030ec:	d302      	bcc.n	80030f4 <xQueueGenericSendFromISR+0xbc>
 80030ee:	683b      	ldr	r3, [r7, #0]
 80030f0:	2b02      	cmp	r3, #2
 80030f2:	d12c      	bne.n	800314e <xQueueGenericSendFromISR+0x116>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80030f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80030f6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80030fa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80030fe:	683a      	ldr	r2, [r7, #0]
 8003100:	68b9      	ldr	r1, [r7, #8]
 8003102:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003104:	f000 f910 	bl	8003328 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8003108:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 800310c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003110:	d112      	bne.n	8003138 <xQueueGenericSendFromISR+0x100>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003112:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003114:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003116:	2b00      	cmp	r3, #0
 8003118:	d016      	beq.n	8003148 <xQueueGenericSendFromISR+0x110>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800311a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800311c:	3324      	adds	r3, #36	; 0x24
 800311e:	4618      	mov	r0, r3
 8003120:	f000 feee 	bl	8003f00 <xTaskRemoveFromEventList>
 8003124:	4603      	mov	r3, r0
 8003126:	2b00      	cmp	r3, #0
 8003128:	d00e      	beq.n	8003148 <xQueueGenericSendFromISR+0x110>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	2b00      	cmp	r3, #0
 800312e:	d00b      	beq.n	8003148 <xQueueGenericSendFromISR+0x110>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	2201      	movs	r2, #1
 8003134:	601a      	str	r2, [r3, #0]
 8003136:	e007      	b.n	8003148 <xQueueGenericSendFromISR+0x110>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8003138:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800313c:	3301      	adds	r3, #1
 800313e:	b2db      	uxtb	r3, r3
 8003140:	b25a      	sxtb	r2, r3
 8003142:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003144:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8003148:	2301      	movs	r3, #1
 800314a:	637b      	str	r3, [r7, #52]	; 0x34
		{
 800314c:	e001      	b.n	8003152 <xQueueGenericSendFromISR+0x11a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800314e:	2300      	movs	r3, #0
 8003150:	637b      	str	r3, [r7, #52]	; 0x34
 8003152:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003154:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8003156:	693b      	ldr	r3, [r7, #16]
 8003158:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800315c:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800315e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8003160:	4618      	mov	r0, r3
 8003162:	3738      	adds	r7, #56	; 0x38
 8003164:	46bd      	mov	sp, r7
 8003166:	bd80      	pop	{r7, pc}

08003168 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8003168:	b580      	push	{r7, lr}
 800316a:	b08c      	sub	sp, #48	; 0x30
 800316c:	af00      	add	r7, sp, #0
 800316e:	60f8      	str	r0, [r7, #12]
 8003170:	60b9      	str	r1, [r7, #8]
 8003172:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8003174:	2300      	movs	r3, #0
 8003176:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800317c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800317e:	2b00      	cmp	r3, #0
 8003180:	d10a      	bne.n	8003198 <xQueueReceive+0x30>
	__asm volatile
 8003182:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003186:	f383 8811 	msr	BASEPRI, r3
 800318a:	f3bf 8f6f 	isb	sy
 800318e:	f3bf 8f4f 	dsb	sy
 8003192:	623b      	str	r3, [r7, #32]
}
 8003194:	bf00      	nop
 8003196:	e7fe      	b.n	8003196 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003198:	68bb      	ldr	r3, [r7, #8]
 800319a:	2b00      	cmp	r3, #0
 800319c:	d103      	bne.n	80031a6 <xQueueReceive+0x3e>
 800319e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80031a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d101      	bne.n	80031aa <xQueueReceive+0x42>
 80031a6:	2301      	movs	r3, #1
 80031a8:	e000      	b.n	80031ac <xQueueReceive+0x44>
 80031aa:	2300      	movs	r3, #0
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d10a      	bne.n	80031c6 <xQueueReceive+0x5e>
	__asm volatile
 80031b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80031b4:	f383 8811 	msr	BASEPRI, r3
 80031b8:	f3bf 8f6f 	isb	sy
 80031bc:	f3bf 8f4f 	dsb	sy
 80031c0:	61fb      	str	r3, [r7, #28]
}
 80031c2:	bf00      	nop
 80031c4:	e7fe      	b.n	80031c4 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80031c6:	f001 f861 	bl	800428c <xTaskGetSchedulerState>
 80031ca:	4603      	mov	r3, r0
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	d102      	bne.n	80031d6 <xQueueReceive+0x6e>
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d101      	bne.n	80031da <xQueueReceive+0x72>
 80031d6:	2301      	movs	r3, #1
 80031d8:	e000      	b.n	80031dc <xQueueReceive+0x74>
 80031da:	2300      	movs	r3, #0
 80031dc:	2b00      	cmp	r3, #0
 80031de:	d10a      	bne.n	80031f6 <xQueueReceive+0x8e>
	__asm volatile
 80031e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80031e4:	f383 8811 	msr	BASEPRI, r3
 80031e8:	f3bf 8f6f 	isb	sy
 80031ec:	f3bf 8f4f 	dsb	sy
 80031f0:	61bb      	str	r3, [r7, #24]
}
 80031f2:	bf00      	nop
 80031f4:	e7fe      	b.n	80031f4 <xQueueReceive+0x8c>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 80031f6:	f001 fd29 	bl	8004c4c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80031fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80031fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80031fe:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003200:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003202:	2b00      	cmp	r3, #0
 8003204:	d01f      	beq.n	8003246 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8003206:	68b9      	ldr	r1, [r7, #8]
 8003208:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800320a:	f000 f8f7 	bl	80033fc <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800320e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003210:	1e5a      	subs	r2, r3, #1
 8003212:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003214:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003216:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003218:	691b      	ldr	r3, [r3, #16]
 800321a:	2b00      	cmp	r3, #0
 800321c:	d00f      	beq.n	800323e <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800321e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003220:	3310      	adds	r3, #16
 8003222:	4618      	mov	r0, r3
 8003224:	f000 fe6c 	bl	8003f00 <xTaskRemoveFromEventList>
 8003228:	4603      	mov	r3, r0
 800322a:	2b00      	cmp	r3, #0
 800322c:	d007      	beq.n	800323e <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800322e:	4b3d      	ldr	r3, [pc, #244]	; (8003324 <xQueueReceive+0x1bc>)
 8003230:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003234:	601a      	str	r2, [r3, #0]
 8003236:	f3bf 8f4f 	dsb	sy
 800323a:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800323e:	f001 fd35 	bl	8004cac <vPortExitCritical>
				return pdPASS;
 8003242:	2301      	movs	r3, #1
 8003244:	e069      	b.n	800331a <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	2b00      	cmp	r3, #0
 800324a:	d103      	bne.n	8003254 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800324c:	f001 fd2e 	bl	8004cac <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8003250:	2300      	movs	r3, #0
 8003252:	e062      	b.n	800331a <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8003254:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003256:	2b00      	cmp	r3, #0
 8003258:	d106      	bne.n	8003268 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800325a:	f107 0310 	add.w	r3, r7, #16
 800325e:	4618      	mov	r0, r3
 8003260:	f000 feb2 	bl	8003fc8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8003264:	2301      	movs	r3, #1
 8003266:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8003268:	f001 fd20 	bl	8004cac <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800326c:	f000 fc1c 	bl	8003aa8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003270:	f001 fcec 	bl	8004c4c <vPortEnterCritical>
 8003274:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003276:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800327a:	b25b      	sxtb	r3, r3
 800327c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003280:	d103      	bne.n	800328a <xQueueReceive+0x122>
 8003282:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003284:	2200      	movs	r2, #0
 8003286:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800328a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800328c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003290:	b25b      	sxtb	r3, r3
 8003292:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003296:	d103      	bne.n	80032a0 <xQueueReceive+0x138>
 8003298:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800329a:	2200      	movs	r2, #0
 800329c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80032a0:	f001 fd04 	bl	8004cac <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80032a4:	1d3a      	adds	r2, r7, #4
 80032a6:	f107 0310 	add.w	r3, r7, #16
 80032aa:	4611      	mov	r1, r2
 80032ac:	4618      	mov	r0, r3
 80032ae:	f000 fea1 	bl	8003ff4 <xTaskCheckForTimeOut>
 80032b2:	4603      	mov	r3, r0
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	d123      	bne.n	8003300 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80032b8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80032ba:	f000 f917 	bl	80034ec <prvIsQueueEmpty>
 80032be:	4603      	mov	r3, r0
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	d017      	beq.n	80032f4 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80032c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80032c6:	3324      	adds	r3, #36	; 0x24
 80032c8:	687a      	ldr	r2, [r7, #4]
 80032ca:	4611      	mov	r1, r2
 80032cc:	4618      	mov	r0, r3
 80032ce:	f000 fdc7 	bl	8003e60 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80032d2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80032d4:	f000 f8b8 	bl	8003448 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80032d8:	f000 fbf4 	bl	8003ac4 <xTaskResumeAll>
 80032dc:	4603      	mov	r3, r0
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d189      	bne.n	80031f6 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 80032e2:	4b10      	ldr	r3, [pc, #64]	; (8003324 <xQueueReceive+0x1bc>)
 80032e4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80032e8:	601a      	str	r2, [r3, #0]
 80032ea:	f3bf 8f4f 	dsb	sy
 80032ee:	f3bf 8f6f 	isb	sy
 80032f2:	e780      	b.n	80031f6 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80032f4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80032f6:	f000 f8a7 	bl	8003448 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80032fa:	f000 fbe3 	bl	8003ac4 <xTaskResumeAll>
 80032fe:	e77a      	b.n	80031f6 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8003300:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003302:	f000 f8a1 	bl	8003448 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8003306:	f000 fbdd 	bl	8003ac4 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800330a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800330c:	f000 f8ee 	bl	80034ec <prvIsQueueEmpty>
 8003310:	4603      	mov	r3, r0
 8003312:	2b00      	cmp	r3, #0
 8003314:	f43f af6f 	beq.w	80031f6 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8003318:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 800331a:	4618      	mov	r0, r3
 800331c:	3730      	adds	r7, #48	; 0x30
 800331e:	46bd      	mov	sp, r7
 8003320:	bd80      	pop	{r7, pc}
 8003322:	bf00      	nop
 8003324:	e000ed04 	.word	0xe000ed04

08003328 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8003328:	b580      	push	{r7, lr}
 800332a:	b086      	sub	sp, #24
 800332c:	af00      	add	r7, sp, #0
 800332e:	60f8      	str	r0, [r7, #12]
 8003330:	60b9      	str	r1, [r7, #8]
 8003332:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8003334:	2300      	movs	r3, #0
 8003336:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800333c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003342:	2b00      	cmp	r3, #0
 8003344:	d10d      	bne.n	8003362 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	2b00      	cmp	r3, #0
 800334c:	d14d      	bne.n	80033ea <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	685b      	ldr	r3, [r3, #4]
 8003352:	4618      	mov	r0, r3
 8003354:	f000 ffb8 	bl	80042c8 <xTaskPriorityDisinherit>
 8003358:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	2200      	movs	r2, #0
 800335e:	605a      	str	r2, [r3, #4]
 8003360:	e043      	b.n	80033ea <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	2b00      	cmp	r3, #0
 8003366:	d119      	bne.n	800339c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	6898      	ldr	r0, [r3, #8]
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003370:	461a      	mov	r2, r3
 8003372:	68b9      	ldr	r1, [r7, #8]
 8003374:	f001 ffc6 	bl	8005304 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	689a      	ldr	r2, [r3, #8]
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003380:	441a      	add	r2, r3
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	689a      	ldr	r2, [r3, #8]
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	685b      	ldr	r3, [r3, #4]
 800338e:	429a      	cmp	r2, r3
 8003390:	d32b      	bcc.n	80033ea <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	681a      	ldr	r2, [r3, #0]
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	609a      	str	r2, [r3, #8]
 800339a:	e026      	b.n	80033ea <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	68d8      	ldr	r0, [r3, #12]
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033a4:	461a      	mov	r2, r3
 80033a6:	68b9      	ldr	r1, [r7, #8]
 80033a8:	f001 ffac 	bl	8005304 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	68da      	ldr	r2, [r3, #12]
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033b4:	425b      	negs	r3, r3
 80033b6:	441a      	add	r2, r3
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	68da      	ldr	r2, [r3, #12]
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	429a      	cmp	r2, r3
 80033c6:	d207      	bcs.n	80033d8 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	685a      	ldr	r2, [r3, #4]
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033d0:	425b      	negs	r3, r3
 80033d2:	441a      	add	r2, r3
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	2b02      	cmp	r3, #2
 80033dc:	d105      	bne.n	80033ea <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80033de:	693b      	ldr	r3, [r7, #16]
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	d002      	beq.n	80033ea <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80033e4:	693b      	ldr	r3, [r7, #16]
 80033e6:	3b01      	subs	r3, #1
 80033e8:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80033ea:	693b      	ldr	r3, [r7, #16]
 80033ec:	1c5a      	adds	r2, r3, #1
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 80033f2:	697b      	ldr	r3, [r7, #20]
}
 80033f4:	4618      	mov	r0, r3
 80033f6:	3718      	adds	r7, #24
 80033f8:	46bd      	mov	sp, r7
 80033fa:	bd80      	pop	{r7, pc}

080033fc <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80033fc:	b580      	push	{r7, lr}
 80033fe:	b082      	sub	sp, #8
 8003400:	af00      	add	r7, sp, #0
 8003402:	6078      	str	r0, [r7, #4]
 8003404:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800340a:	2b00      	cmp	r3, #0
 800340c:	d018      	beq.n	8003440 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	68da      	ldr	r2, [r3, #12]
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003416:	441a      	add	r2, r3
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	68da      	ldr	r2, [r3, #12]
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	685b      	ldr	r3, [r3, #4]
 8003424:	429a      	cmp	r2, r3
 8003426:	d303      	bcc.n	8003430 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681a      	ldr	r2, [r3, #0]
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	68d9      	ldr	r1, [r3, #12]
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003438:	461a      	mov	r2, r3
 800343a:	6838      	ldr	r0, [r7, #0]
 800343c:	f001 ff62 	bl	8005304 <memcpy>
	}
}
 8003440:	bf00      	nop
 8003442:	3708      	adds	r7, #8
 8003444:	46bd      	mov	sp, r7
 8003446:	bd80      	pop	{r7, pc}

08003448 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8003448:	b580      	push	{r7, lr}
 800344a:	b084      	sub	sp, #16
 800344c:	af00      	add	r7, sp, #0
 800344e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8003450:	f001 fbfc 	bl	8004c4c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800345a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800345c:	e011      	b.n	8003482 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003462:	2b00      	cmp	r3, #0
 8003464:	d012      	beq.n	800348c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	3324      	adds	r3, #36	; 0x24
 800346a:	4618      	mov	r0, r3
 800346c:	f000 fd48 	bl	8003f00 <xTaskRemoveFromEventList>
 8003470:	4603      	mov	r3, r0
 8003472:	2b00      	cmp	r3, #0
 8003474:	d001      	beq.n	800347a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8003476:	f000 fe1f 	bl	80040b8 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800347a:	7bfb      	ldrb	r3, [r7, #15]
 800347c:	3b01      	subs	r3, #1
 800347e:	b2db      	uxtb	r3, r3
 8003480:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8003482:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003486:	2b00      	cmp	r3, #0
 8003488:	dce9      	bgt.n	800345e <prvUnlockQueue+0x16>
 800348a:	e000      	b.n	800348e <prvUnlockQueue+0x46>
					break;
 800348c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	22ff      	movs	r2, #255	; 0xff
 8003492:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8003496:	f001 fc09 	bl	8004cac <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800349a:	f001 fbd7 	bl	8004c4c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80034a4:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80034a6:	e011      	b.n	80034cc <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	691b      	ldr	r3, [r3, #16]
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	d012      	beq.n	80034d6 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	3310      	adds	r3, #16
 80034b4:	4618      	mov	r0, r3
 80034b6:	f000 fd23 	bl	8003f00 <xTaskRemoveFromEventList>
 80034ba:	4603      	mov	r3, r0
 80034bc:	2b00      	cmp	r3, #0
 80034be:	d001      	beq.n	80034c4 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80034c0:	f000 fdfa 	bl	80040b8 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80034c4:	7bbb      	ldrb	r3, [r7, #14]
 80034c6:	3b01      	subs	r3, #1
 80034c8:	b2db      	uxtb	r3, r3
 80034ca:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80034cc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	dce9      	bgt.n	80034a8 <prvUnlockQueue+0x60>
 80034d4:	e000      	b.n	80034d8 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80034d6:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	22ff      	movs	r2, #255	; 0xff
 80034dc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 80034e0:	f001 fbe4 	bl	8004cac <vPortExitCritical>
}
 80034e4:	bf00      	nop
 80034e6:	3710      	adds	r7, #16
 80034e8:	46bd      	mov	sp, r7
 80034ea:	bd80      	pop	{r7, pc}

080034ec <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80034ec:	b580      	push	{r7, lr}
 80034ee:	b084      	sub	sp, #16
 80034f0:	af00      	add	r7, sp, #0
 80034f2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80034f4:	f001 fbaa 	bl	8004c4c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d102      	bne.n	8003506 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8003500:	2301      	movs	r3, #1
 8003502:	60fb      	str	r3, [r7, #12]
 8003504:	e001      	b.n	800350a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8003506:	2300      	movs	r3, #0
 8003508:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800350a:	f001 fbcf 	bl	8004cac <vPortExitCritical>

	return xReturn;
 800350e:	68fb      	ldr	r3, [r7, #12]
}
 8003510:	4618      	mov	r0, r3
 8003512:	3710      	adds	r7, #16
 8003514:	46bd      	mov	sp, r7
 8003516:	bd80      	pop	{r7, pc}

08003518 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8003518:	b580      	push	{r7, lr}
 800351a:	b084      	sub	sp, #16
 800351c:	af00      	add	r7, sp, #0
 800351e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8003520:	f001 fb94 	bl	8004c4c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800352c:	429a      	cmp	r2, r3
 800352e:	d102      	bne.n	8003536 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8003530:	2301      	movs	r3, #1
 8003532:	60fb      	str	r3, [r7, #12]
 8003534:	e001      	b.n	800353a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8003536:	2300      	movs	r3, #0
 8003538:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800353a:	f001 fbb7 	bl	8004cac <vPortExitCritical>

	return xReturn;
 800353e:	68fb      	ldr	r3, [r7, #12]
}
 8003540:	4618      	mov	r0, r3
 8003542:	3710      	adds	r7, #16
 8003544:	46bd      	mov	sp, r7
 8003546:	bd80      	pop	{r7, pc}

08003548 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8003548:	b480      	push	{r7}
 800354a:	b085      	sub	sp, #20
 800354c:	af00      	add	r7, sp, #0
 800354e:	6078      	str	r0, [r7, #4]
 8003550:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8003552:	2300      	movs	r3, #0
 8003554:	60fb      	str	r3, [r7, #12]
 8003556:	e014      	b.n	8003582 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8003558:	4a0e      	ldr	r2, [pc, #56]	; (8003594 <vQueueAddToRegistry+0x4c>)
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8003560:	2b00      	cmp	r3, #0
 8003562:	d10b      	bne.n	800357c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8003564:	490b      	ldr	r1, [pc, #44]	; (8003594 <vQueueAddToRegistry+0x4c>)
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	683a      	ldr	r2, [r7, #0]
 800356a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800356e:	4a09      	ldr	r2, [pc, #36]	; (8003594 <vQueueAddToRegistry+0x4c>)
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	00db      	lsls	r3, r3, #3
 8003574:	4413      	add	r3, r2
 8003576:	687a      	ldr	r2, [r7, #4]
 8003578:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800357a:	e006      	b.n	800358a <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	3301      	adds	r3, #1
 8003580:	60fb      	str	r3, [r7, #12]
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	2b07      	cmp	r3, #7
 8003586:	d9e7      	bls.n	8003558 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8003588:	bf00      	nop
 800358a:	bf00      	nop
 800358c:	3714      	adds	r7, #20
 800358e:	46bd      	mov	sp, r7
 8003590:	bc80      	pop	{r7}
 8003592:	4770      	bx	lr
 8003594:	20000884 	.word	0x20000884

08003598 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8003598:	b580      	push	{r7, lr}
 800359a:	b086      	sub	sp, #24
 800359c:	af00      	add	r7, sp, #0
 800359e:	60f8      	str	r0, [r7, #12]
 80035a0:	60b9      	str	r1, [r7, #8]
 80035a2:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80035a8:	f001 fb50 	bl	8004c4c <vPortEnterCritical>
 80035ac:	697b      	ldr	r3, [r7, #20]
 80035ae:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80035b2:	b25b      	sxtb	r3, r3
 80035b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80035b8:	d103      	bne.n	80035c2 <vQueueWaitForMessageRestricted+0x2a>
 80035ba:	697b      	ldr	r3, [r7, #20]
 80035bc:	2200      	movs	r2, #0
 80035be:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80035c2:	697b      	ldr	r3, [r7, #20]
 80035c4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80035c8:	b25b      	sxtb	r3, r3
 80035ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80035ce:	d103      	bne.n	80035d8 <vQueueWaitForMessageRestricted+0x40>
 80035d0:	697b      	ldr	r3, [r7, #20]
 80035d2:	2200      	movs	r2, #0
 80035d4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80035d8:	f001 fb68 	bl	8004cac <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80035dc:	697b      	ldr	r3, [r7, #20]
 80035de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d106      	bne.n	80035f2 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80035e4:	697b      	ldr	r3, [r7, #20]
 80035e6:	3324      	adds	r3, #36	; 0x24
 80035e8:	687a      	ldr	r2, [r7, #4]
 80035ea:	68b9      	ldr	r1, [r7, #8]
 80035ec:	4618      	mov	r0, r3
 80035ee:	f000 fc5b 	bl	8003ea8 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80035f2:	6978      	ldr	r0, [r7, #20]
 80035f4:	f7ff ff28 	bl	8003448 <prvUnlockQueue>
	}
 80035f8:	bf00      	nop
 80035fa:	3718      	adds	r7, #24
 80035fc:	46bd      	mov	sp, r7
 80035fe:	bd80      	pop	{r7, pc}

08003600 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8003600:	b580      	push	{r7, lr}
 8003602:	b08e      	sub	sp, #56	; 0x38
 8003604:	af04      	add	r7, sp, #16
 8003606:	60f8      	str	r0, [r7, #12]
 8003608:	60b9      	str	r1, [r7, #8]
 800360a:	607a      	str	r2, [r7, #4]
 800360c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800360e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003610:	2b00      	cmp	r3, #0
 8003612:	d10a      	bne.n	800362a <xTaskCreateStatic+0x2a>
	__asm volatile
 8003614:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003618:	f383 8811 	msr	BASEPRI, r3
 800361c:	f3bf 8f6f 	isb	sy
 8003620:	f3bf 8f4f 	dsb	sy
 8003624:	623b      	str	r3, [r7, #32]
}
 8003626:	bf00      	nop
 8003628:	e7fe      	b.n	8003628 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800362a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800362c:	2b00      	cmp	r3, #0
 800362e:	d10a      	bne.n	8003646 <xTaskCreateStatic+0x46>
	__asm volatile
 8003630:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003634:	f383 8811 	msr	BASEPRI, r3
 8003638:	f3bf 8f6f 	isb	sy
 800363c:	f3bf 8f4f 	dsb	sy
 8003640:	61fb      	str	r3, [r7, #28]
}
 8003642:	bf00      	nop
 8003644:	e7fe      	b.n	8003644 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8003646:	23a8      	movs	r3, #168	; 0xa8
 8003648:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800364a:	693b      	ldr	r3, [r7, #16]
 800364c:	2ba8      	cmp	r3, #168	; 0xa8
 800364e:	d00a      	beq.n	8003666 <xTaskCreateStatic+0x66>
	__asm volatile
 8003650:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003654:	f383 8811 	msr	BASEPRI, r3
 8003658:	f3bf 8f6f 	isb	sy
 800365c:	f3bf 8f4f 	dsb	sy
 8003660:	61bb      	str	r3, [r7, #24]
}
 8003662:	bf00      	nop
 8003664:	e7fe      	b.n	8003664 <xTaskCreateStatic+0x64>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8003666:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003668:	2b00      	cmp	r3, #0
 800366a:	d01e      	beq.n	80036aa <xTaskCreateStatic+0xaa>
 800366c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800366e:	2b00      	cmp	r3, #0
 8003670:	d01b      	beq.n	80036aa <xTaskCreateStatic+0xaa>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8003672:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003674:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8003676:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003678:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800367a:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800367c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800367e:	2202      	movs	r2, #2
 8003680:	f883 20a5 	strb.w	r2, [r3, #165]	; 0xa5
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8003684:	2300      	movs	r3, #0
 8003686:	9303      	str	r3, [sp, #12]
 8003688:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800368a:	9302      	str	r3, [sp, #8]
 800368c:	f107 0314 	add.w	r3, r7, #20
 8003690:	9301      	str	r3, [sp, #4]
 8003692:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003694:	9300      	str	r3, [sp, #0]
 8003696:	683b      	ldr	r3, [r7, #0]
 8003698:	687a      	ldr	r2, [r7, #4]
 800369a:	68b9      	ldr	r1, [r7, #8]
 800369c:	68f8      	ldr	r0, [r7, #12]
 800369e:	f000 f851 	bl	8003744 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80036a2:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80036a4:	f000 f8ec 	bl	8003880 <prvAddNewTaskToReadyList>
 80036a8:	e001      	b.n	80036ae <xTaskCreateStatic+0xae>
		}
		else
		{
			xReturn = NULL;
 80036aa:	2300      	movs	r3, #0
 80036ac:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80036ae:	697b      	ldr	r3, [r7, #20]
	}
 80036b0:	4618      	mov	r0, r3
 80036b2:	3728      	adds	r7, #40	; 0x28
 80036b4:	46bd      	mov	sp, r7
 80036b6:	bd80      	pop	{r7, pc}

080036b8 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80036b8:	b580      	push	{r7, lr}
 80036ba:	b08c      	sub	sp, #48	; 0x30
 80036bc:	af04      	add	r7, sp, #16
 80036be:	60f8      	str	r0, [r7, #12]
 80036c0:	60b9      	str	r1, [r7, #8]
 80036c2:	603b      	str	r3, [r7, #0]
 80036c4:	4613      	mov	r3, r2
 80036c6:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80036c8:	88fb      	ldrh	r3, [r7, #6]
 80036ca:	009b      	lsls	r3, r3, #2
 80036cc:	4618      	mov	r0, r3
 80036ce:	f001 fbbd 	bl	8004e4c <pvPortMalloc>
 80036d2:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80036d4:	697b      	ldr	r3, [r7, #20]
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d00e      	beq.n	80036f8 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 80036da:	20a8      	movs	r0, #168	; 0xa8
 80036dc:	f001 fbb6 	bl	8004e4c <pvPortMalloc>
 80036e0:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80036e2:	69fb      	ldr	r3, [r7, #28]
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d003      	beq.n	80036f0 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80036e8:	69fb      	ldr	r3, [r7, #28]
 80036ea:	697a      	ldr	r2, [r7, #20]
 80036ec:	631a      	str	r2, [r3, #48]	; 0x30
 80036ee:	e005      	b.n	80036fc <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80036f0:	6978      	ldr	r0, [r7, #20]
 80036f2:	f001 fc6f 	bl	8004fd4 <vPortFree>
 80036f6:	e001      	b.n	80036fc <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80036f8:	2300      	movs	r3, #0
 80036fa:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80036fc:	69fb      	ldr	r3, [r7, #28]
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d017      	beq.n	8003732 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8003702:	69fb      	ldr	r3, [r7, #28]
 8003704:	2200      	movs	r2, #0
 8003706:	f883 20a5 	strb.w	r2, [r3, #165]	; 0xa5
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800370a:	88fa      	ldrh	r2, [r7, #6]
 800370c:	2300      	movs	r3, #0
 800370e:	9303      	str	r3, [sp, #12]
 8003710:	69fb      	ldr	r3, [r7, #28]
 8003712:	9302      	str	r3, [sp, #8]
 8003714:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003716:	9301      	str	r3, [sp, #4]
 8003718:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800371a:	9300      	str	r3, [sp, #0]
 800371c:	683b      	ldr	r3, [r7, #0]
 800371e:	68b9      	ldr	r1, [r7, #8]
 8003720:	68f8      	ldr	r0, [r7, #12]
 8003722:	f000 f80f 	bl	8003744 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003726:	69f8      	ldr	r0, [r7, #28]
 8003728:	f000 f8aa 	bl	8003880 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800372c:	2301      	movs	r3, #1
 800372e:	61bb      	str	r3, [r7, #24]
 8003730:	e002      	b.n	8003738 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8003732:	f04f 33ff 	mov.w	r3, #4294967295
 8003736:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8003738:	69bb      	ldr	r3, [r7, #24]
	}
 800373a:	4618      	mov	r0, r3
 800373c:	3720      	adds	r7, #32
 800373e:	46bd      	mov	sp, r7
 8003740:	bd80      	pop	{r7, pc}
	...

08003744 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8003744:	b580      	push	{r7, lr}
 8003746:	b088      	sub	sp, #32
 8003748:	af00      	add	r7, sp, #0
 800374a:	60f8      	str	r0, [r7, #12]
 800374c:	60b9      	str	r1, [r7, #8]
 800374e:	607a      	str	r2, [r7, #4]
 8003750:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8003752:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003754:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	009b      	lsls	r3, r3, #2
 800375a:	461a      	mov	r2, r3
 800375c:	21a5      	movs	r1, #165	; 0xa5
 800375e:	f001 fd4d 	bl	80051fc <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8003762:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003764:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800376c:	3b01      	subs	r3, #1
 800376e:	009b      	lsls	r3, r3, #2
 8003770:	4413      	add	r3, r2
 8003772:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8003774:	69bb      	ldr	r3, [r7, #24]
 8003776:	f023 0307 	bic.w	r3, r3, #7
 800377a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800377c:	69bb      	ldr	r3, [r7, #24]
 800377e:	f003 0307 	and.w	r3, r3, #7
 8003782:	2b00      	cmp	r3, #0
 8003784:	d00a      	beq.n	800379c <prvInitialiseNewTask+0x58>
	__asm volatile
 8003786:	f04f 0350 	mov.w	r3, #80	; 0x50
 800378a:	f383 8811 	msr	BASEPRI, r3
 800378e:	f3bf 8f6f 	isb	sy
 8003792:	f3bf 8f4f 	dsb	sy
 8003796:	617b      	str	r3, [r7, #20]
}
 8003798:	bf00      	nop
 800379a:	e7fe      	b.n	800379a <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800379c:	2300      	movs	r3, #0
 800379e:	61fb      	str	r3, [r7, #28]
 80037a0:	e012      	b.n	80037c8 <prvInitialiseNewTask+0x84>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80037a2:	68ba      	ldr	r2, [r7, #8]
 80037a4:	69fb      	ldr	r3, [r7, #28]
 80037a6:	4413      	add	r3, r2
 80037a8:	7819      	ldrb	r1, [r3, #0]
 80037aa:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80037ac:	69fb      	ldr	r3, [r7, #28]
 80037ae:	4413      	add	r3, r2
 80037b0:	3334      	adds	r3, #52	; 0x34
 80037b2:	460a      	mov	r2, r1
 80037b4:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 80037b6:	68ba      	ldr	r2, [r7, #8]
 80037b8:	69fb      	ldr	r3, [r7, #28]
 80037ba:	4413      	add	r3, r2
 80037bc:	781b      	ldrb	r3, [r3, #0]
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d006      	beq.n	80037d0 <prvInitialiseNewTask+0x8c>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80037c2:	69fb      	ldr	r3, [r7, #28]
 80037c4:	3301      	adds	r3, #1
 80037c6:	61fb      	str	r3, [r7, #28]
 80037c8:	69fb      	ldr	r3, [r7, #28]
 80037ca:	2b0f      	cmp	r3, #15
 80037cc:	d9e9      	bls.n	80037a2 <prvInitialiseNewTask+0x5e>
 80037ce:	e000      	b.n	80037d2 <prvInitialiseNewTask+0x8e>
		{
			break;
 80037d0:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80037d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80037d4:	2200      	movs	r2, #0
 80037d6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80037da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80037dc:	2b37      	cmp	r3, #55	; 0x37
 80037de:	d901      	bls.n	80037e4 <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80037e0:	2337      	movs	r3, #55	; 0x37
 80037e2:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80037e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80037e6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80037e8:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80037ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80037ec:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80037ee:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80037f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80037f2:	2200      	movs	r2, #0
 80037f4:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80037f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80037f8:	3304      	adds	r3, #4
 80037fa:	4618      	mov	r0, r3
 80037fc:	f7ff f94d 	bl	8002a9a <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8003800:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003802:	3318      	adds	r3, #24
 8003804:	4618      	mov	r0, r3
 8003806:	f7ff f948 	bl	8002a9a <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800380a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800380c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800380e:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003810:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003812:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8003816:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003818:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800381a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800381c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800381e:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8003820:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003822:	2200      	movs	r2, #0
 8003824:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8003828:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800382a:	2200      	movs	r2, #0
 800382c:	f883 20a4 	strb.w	r2, [r3, #164]	; 0xa4
	#endif

	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8003830:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003832:	3354      	adds	r3, #84	; 0x54
 8003834:	224c      	movs	r2, #76	; 0x4c
 8003836:	2100      	movs	r1, #0
 8003838:	4618      	mov	r0, r3
 800383a:	f001 fcdf 	bl	80051fc <memset>
 800383e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003840:	4a0c      	ldr	r2, [pc, #48]	; (8003874 <prvInitialiseNewTask+0x130>)
 8003842:	659a      	str	r2, [r3, #88]	; 0x58
 8003844:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003846:	4a0c      	ldr	r2, [pc, #48]	; (8003878 <prvInitialiseNewTask+0x134>)
 8003848:	65da      	str	r2, [r3, #92]	; 0x5c
 800384a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800384c:	4a0b      	ldr	r2, [pc, #44]	; (800387c <prvInitialiseNewTask+0x138>)
 800384e:	661a      	str	r2, [r3, #96]	; 0x60
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8003850:	683a      	ldr	r2, [r7, #0]
 8003852:	68f9      	ldr	r1, [r7, #12]
 8003854:	69b8      	ldr	r0, [r7, #24]
 8003856:	f001 f90b 	bl	8004a70 <pxPortInitialiseStack>
 800385a:	4602      	mov	r2, r0
 800385c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800385e:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 8003860:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003862:	2b00      	cmp	r3, #0
 8003864:	d002      	beq.n	800386c <prvInitialiseNewTask+0x128>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8003866:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003868:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800386a:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800386c:	bf00      	nop
 800386e:	3720      	adds	r7, #32
 8003870:	46bd      	mov	sp, r7
 8003872:	bd80      	pop	{r7, pc}
 8003874:	20001b10 	.word	0x20001b10
 8003878:	20001b78 	.word	0x20001b78
 800387c:	20001be0 	.word	0x20001be0

08003880 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8003880:	b580      	push	{r7, lr}
 8003882:	b082      	sub	sp, #8
 8003884:	af00      	add	r7, sp, #0
 8003886:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8003888:	f001 f9e0 	bl	8004c4c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800388c:	4b2d      	ldr	r3, [pc, #180]	; (8003944 <prvAddNewTaskToReadyList+0xc4>)
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	3301      	adds	r3, #1
 8003892:	4a2c      	ldr	r2, [pc, #176]	; (8003944 <prvAddNewTaskToReadyList+0xc4>)
 8003894:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8003896:	4b2c      	ldr	r3, [pc, #176]	; (8003948 <prvAddNewTaskToReadyList+0xc8>)
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	2b00      	cmp	r3, #0
 800389c:	d109      	bne.n	80038b2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800389e:	4a2a      	ldr	r2, [pc, #168]	; (8003948 <prvAddNewTaskToReadyList+0xc8>)
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80038a4:	4b27      	ldr	r3, [pc, #156]	; (8003944 <prvAddNewTaskToReadyList+0xc4>)
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	2b01      	cmp	r3, #1
 80038aa:	d110      	bne.n	80038ce <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80038ac:	f000 fc28 	bl	8004100 <prvInitialiseTaskLists>
 80038b0:	e00d      	b.n	80038ce <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80038b2:	4b26      	ldr	r3, [pc, #152]	; (800394c <prvAddNewTaskToReadyList+0xcc>)
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d109      	bne.n	80038ce <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80038ba:	4b23      	ldr	r3, [pc, #140]	; (8003948 <prvAddNewTaskToReadyList+0xc8>)
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80038c4:	429a      	cmp	r2, r3
 80038c6:	d802      	bhi.n	80038ce <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80038c8:	4a1f      	ldr	r2, [pc, #124]	; (8003948 <prvAddNewTaskToReadyList+0xc8>)
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80038ce:	4b20      	ldr	r3, [pc, #128]	; (8003950 <prvAddNewTaskToReadyList+0xd0>)
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	3301      	adds	r3, #1
 80038d4:	4a1e      	ldr	r2, [pc, #120]	; (8003950 <prvAddNewTaskToReadyList+0xd0>)
 80038d6:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80038d8:	4b1d      	ldr	r3, [pc, #116]	; (8003950 <prvAddNewTaskToReadyList+0xd0>)
 80038da:	681a      	ldr	r2, [r3, #0]
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80038e4:	4b1b      	ldr	r3, [pc, #108]	; (8003954 <prvAddNewTaskToReadyList+0xd4>)
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	429a      	cmp	r2, r3
 80038ea:	d903      	bls.n	80038f4 <prvAddNewTaskToReadyList+0x74>
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80038f0:	4a18      	ldr	r2, [pc, #96]	; (8003954 <prvAddNewTaskToReadyList+0xd4>)
 80038f2:	6013      	str	r3, [r2, #0]
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80038f8:	4613      	mov	r3, r2
 80038fa:	009b      	lsls	r3, r3, #2
 80038fc:	4413      	add	r3, r2
 80038fe:	009b      	lsls	r3, r3, #2
 8003900:	4a15      	ldr	r2, [pc, #84]	; (8003958 <prvAddNewTaskToReadyList+0xd8>)
 8003902:	441a      	add	r2, r3
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	3304      	adds	r3, #4
 8003908:	4619      	mov	r1, r3
 800390a:	4610      	mov	r0, r2
 800390c:	f7ff f8d1 	bl	8002ab2 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8003910:	f001 f9cc 	bl	8004cac <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8003914:	4b0d      	ldr	r3, [pc, #52]	; (800394c <prvAddNewTaskToReadyList+0xcc>)
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	2b00      	cmp	r3, #0
 800391a:	d00e      	beq.n	800393a <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800391c:	4b0a      	ldr	r3, [pc, #40]	; (8003948 <prvAddNewTaskToReadyList+0xc8>)
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003926:	429a      	cmp	r2, r3
 8003928:	d207      	bcs.n	800393a <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800392a:	4b0c      	ldr	r3, [pc, #48]	; (800395c <prvAddNewTaskToReadyList+0xdc>)
 800392c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003930:	601a      	str	r2, [r3, #0]
 8003932:	f3bf 8f4f 	dsb	sy
 8003936:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800393a:	bf00      	nop
 800393c:	3708      	adds	r7, #8
 800393e:	46bd      	mov	sp, r7
 8003940:	bd80      	pop	{r7, pc}
 8003942:	bf00      	nop
 8003944:	20000d98 	.word	0x20000d98
 8003948:	200008c4 	.word	0x200008c4
 800394c:	20000da4 	.word	0x20000da4
 8003950:	20000db4 	.word	0x20000db4
 8003954:	20000da0 	.word	0x20000da0
 8003958:	200008c8 	.word	0x200008c8
 800395c:	e000ed04 	.word	0xe000ed04

08003960 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8003960:	b580      	push	{r7, lr}
 8003962:	b084      	sub	sp, #16
 8003964:	af00      	add	r7, sp, #0
 8003966:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8003968:	2300      	movs	r3, #0
 800396a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	2b00      	cmp	r3, #0
 8003970:	d017      	beq.n	80039a2 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8003972:	4b13      	ldr	r3, [pc, #76]	; (80039c0 <vTaskDelay+0x60>)
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	2b00      	cmp	r3, #0
 8003978:	d00a      	beq.n	8003990 <vTaskDelay+0x30>
	__asm volatile
 800397a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800397e:	f383 8811 	msr	BASEPRI, r3
 8003982:	f3bf 8f6f 	isb	sy
 8003986:	f3bf 8f4f 	dsb	sy
 800398a:	60bb      	str	r3, [r7, #8]
}
 800398c:	bf00      	nop
 800398e:	e7fe      	b.n	800398e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8003990:	f000 f88a 	bl	8003aa8 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8003994:	2100      	movs	r1, #0
 8003996:	6878      	ldr	r0, [r7, #4]
 8003998:	f000 fd04 	bl	80043a4 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800399c:	f000 f892 	bl	8003ac4 <xTaskResumeAll>
 80039a0:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	d107      	bne.n	80039b8 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 80039a8:	4b06      	ldr	r3, [pc, #24]	; (80039c4 <vTaskDelay+0x64>)
 80039aa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80039ae:	601a      	str	r2, [r3, #0]
 80039b0:	f3bf 8f4f 	dsb	sy
 80039b4:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80039b8:	bf00      	nop
 80039ba:	3710      	adds	r7, #16
 80039bc:	46bd      	mov	sp, r7
 80039be:	bd80      	pop	{r7, pc}
 80039c0:	20000dc0 	.word	0x20000dc0
 80039c4:	e000ed04 	.word	0xe000ed04

080039c8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80039c8:	b580      	push	{r7, lr}
 80039ca:	b08a      	sub	sp, #40	; 0x28
 80039cc:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80039ce:	2300      	movs	r3, #0
 80039d0:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80039d2:	2300      	movs	r3, #0
 80039d4:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80039d6:	463a      	mov	r2, r7
 80039d8:	1d39      	adds	r1, r7, #4
 80039da:	f107 0308 	add.w	r3, r7, #8
 80039de:	4618      	mov	r0, r3
 80039e0:	f7ff f80a 	bl	80029f8 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80039e4:	6839      	ldr	r1, [r7, #0]
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	68ba      	ldr	r2, [r7, #8]
 80039ea:	9202      	str	r2, [sp, #8]
 80039ec:	9301      	str	r3, [sp, #4]
 80039ee:	2300      	movs	r3, #0
 80039f0:	9300      	str	r3, [sp, #0]
 80039f2:	2300      	movs	r3, #0
 80039f4:	460a      	mov	r2, r1
 80039f6:	4924      	ldr	r1, [pc, #144]	; (8003a88 <vTaskStartScheduler+0xc0>)
 80039f8:	4824      	ldr	r0, [pc, #144]	; (8003a8c <vTaskStartScheduler+0xc4>)
 80039fa:	f7ff fe01 	bl	8003600 <xTaskCreateStatic>
 80039fe:	4603      	mov	r3, r0
 8003a00:	4a23      	ldr	r2, [pc, #140]	; (8003a90 <vTaskStartScheduler+0xc8>)
 8003a02:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8003a04:	4b22      	ldr	r3, [pc, #136]	; (8003a90 <vTaskStartScheduler+0xc8>)
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d002      	beq.n	8003a12 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8003a0c:	2301      	movs	r3, #1
 8003a0e:	617b      	str	r3, [r7, #20]
 8003a10:	e001      	b.n	8003a16 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8003a12:	2300      	movs	r3, #0
 8003a14:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8003a16:	697b      	ldr	r3, [r7, #20]
 8003a18:	2b01      	cmp	r3, #1
 8003a1a:	d102      	bne.n	8003a22 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8003a1c:	f000 fd16 	bl	800444c <xTimerCreateTimerTask>
 8003a20:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8003a22:	697b      	ldr	r3, [r7, #20]
 8003a24:	2b01      	cmp	r3, #1
 8003a26:	d11b      	bne.n	8003a60 <vTaskStartScheduler+0x98>
	__asm volatile
 8003a28:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003a2c:	f383 8811 	msr	BASEPRI, r3
 8003a30:	f3bf 8f6f 	isb	sy
 8003a34:	f3bf 8f4f 	dsb	sy
 8003a38:	613b      	str	r3, [r7, #16]
}
 8003a3a:	bf00      	nop

		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8003a3c:	4b15      	ldr	r3, [pc, #84]	; (8003a94 <vTaskStartScheduler+0xcc>)
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	3354      	adds	r3, #84	; 0x54
 8003a42:	4a15      	ldr	r2, [pc, #84]	; (8003a98 <vTaskStartScheduler+0xd0>)
 8003a44:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8003a46:	4b15      	ldr	r3, [pc, #84]	; (8003a9c <vTaskStartScheduler+0xd4>)
 8003a48:	f04f 32ff 	mov.w	r2, #4294967295
 8003a4c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8003a4e:	4b14      	ldr	r3, [pc, #80]	; (8003aa0 <vTaskStartScheduler+0xd8>)
 8003a50:	2201      	movs	r2, #1
 8003a52:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8003a54:	4b13      	ldr	r3, [pc, #76]	; (8003aa4 <vTaskStartScheduler+0xdc>)
 8003a56:	2200      	movs	r2, #0
 8003a58:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8003a5a:	f001 f885 	bl	8004b68 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8003a5e:	e00e      	b.n	8003a7e <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8003a60:	697b      	ldr	r3, [r7, #20]
 8003a62:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a66:	d10a      	bne.n	8003a7e <vTaskStartScheduler+0xb6>
	__asm volatile
 8003a68:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003a6c:	f383 8811 	msr	BASEPRI, r3
 8003a70:	f3bf 8f6f 	isb	sy
 8003a74:	f3bf 8f4f 	dsb	sy
 8003a78:	60fb      	str	r3, [r7, #12]
}
 8003a7a:	bf00      	nop
 8003a7c:	e7fe      	b.n	8003a7c <vTaskStartScheduler+0xb4>
}
 8003a7e:	bf00      	nop
 8003a80:	3718      	adds	r7, #24
 8003a82:	46bd      	mov	sp, r7
 8003a84:	bd80      	pop	{r7, pc}
 8003a86:	bf00      	nop
 8003a88:	0800547c 	.word	0x0800547c
 8003a8c:	080040d1 	.word	0x080040d1
 8003a90:	20000dbc 	.word	0x20000dbc
 8003a94:	200008c4 	.word	0x200008c4
 8003a98:	2000005c 	.word	0x2000005c
 8003a9c:	20000db8 	.word	0x20000db8
 8003aa0:	20000da4 	.word	0x20000da4
 8003aa4:	20000d9c 	.word	0x20000d9c

08003aa8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8003aa8:	b480      	push	{r7}
 8003aaa:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8003aac:	4b04      	ldr	r3, [pc, #16]	; (8003ac0 <vTaskSuspendAll+0x18>)
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	3301      	adds	r3, #1
 8003ab2:	4a03      	ldr	r2, [pc, #12]	; (8003ac0 <vTaskSuspendAll+0x18>)
 8003ab4:	6013      	str	r3, [r2, #0]
}
 8003ab6:	bf00      	nop
 8003ab8:	46bd      	mov	sp, r7
 8003aba:	bc80      	pop	{r7}
 8003abc:	4770      	bx	lr
 8003abe:	bf00      	nop
 8003ac0:	20000dc0 	.word	0x20000dc0

08003ac4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8003ac4:	b580      	push	{r7, lr}
 8003ac6:	b084      	sub	sp, #16
 8003ac8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8003aca:	2300      	movs	r3, #0
 8003acc:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8003ace:	2300      	movs	r3, #0
 8003ad0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8003ad2:	4b42      	ldr	r3, [pc, #264]	; (8003bdc <xTaskResumeAll+0x118>)
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d10a      	bne.n	8003af0 <xTaskResumeAll+0x2c>
	__asm volatile
 8003ada:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ade:	f383 8811 	msr	BASEPRI, r3
 8003ae2:	f3bf 8f6f 	isb	sy
 8003ae6:	f3bf 8f4f 	dsb	sy
 8003aea:	603b      	str	r3, [r7, #0]
}
 8003aec:	bf00      	nop
 8003aee:	e7fe      	b.n	8003aee <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8003af0:	f001 f8ac 	bl	8004c4c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8003af4:	4b39      	ldr	r3, [pc, #228]	; (8003bdc <xTaskResumeAll+0x118>)
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	3b01      	subs	r3, #1
 8003afa:	4a38      	ldr	r2, [pc, #224]	; (8003bdc <xTaskResumeAll+0x118>)
 8003afc:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003afe:	4b37      	ldr	r3, [pc, #220]	; (8003bdc <xTaskResumeAll+0x118>)
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d162      	bne.n	8003bcc <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8003b06:	4b36      	ldr	r3, [pc, #216]	; (8003be0 <xTaskResumeAll+0x11c>)
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d05e      	beq.n	8003bcc <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003b0e:	e02f      	b.n	8003b70 <xTaskResumeAll+0xac>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8003b10:	4b34      	ldr	r3, [pc, #208]	; (8003be4 <xTaskResumeAll+0x120>)
 8003b12:	68db      	ldr	r3, [r3, #12]
 8003b14:	68db      	ldr	r3, [r3, #12]
 8003b16:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	3318      	adds	r3, #24
 8003b1c:	4618      	mov	r0, r3
 8003b1e:	f7ff f823 	bl	8002b68 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	3304      	adds	r3, #4
 8003b26:	4618      	mov	r0, r3
 8003b28:	f7ff f81e 	bl	8002b68 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003b30:	4b2d      	ldr	r3, [pc, #180]	; (8003be8 <xTaskResumeAll+0x124>)
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	429a      	cmp	r2, r3
 8003b36:	d903      	bls.n	8003b40 <xTaskResumeAll+0x7c>
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b3c:	4a2a      	ldr	r2, [pc, #168]	; (8003be8 <xTaskResumeAll+0x124>)
 8003b3e:	6013      	str	r3, [r2, #0]
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003b44:	4613      	mov	r3, r2
 8003b46:	009b      	lsls	r3, r3, #2
 8003b48:	4413      	add	r3, r2
 8003b4a:	009b      	lsls	r3, r3, #2
 8003b4c:	4a27      	ldr	r2, [pc, #156]	; (8003bec <xTaskResumeAll+0x128>)
 8003b4e:	441a      	add	r2, r3
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	3304      	adds	r3, #4
 8003b54:	4619      	mov	r1, r3
 8003b56:	4610      	mov	r0, r2
 8003b58:	f7fe ffab 	bl	8002ab2 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003b60:	4b23      	ldr	r3, [pc, #140]	; (8003bf0 <xTaskResumeAll+0x12c>)
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b66:	429a      	cmp	r2, r3
 8003b68:	d302      	bcc.n	8003b70 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8003b6a:	4b22      	ldr	r3, [pc, #136]	; (8003bf4 <xTaskResumeAll+0x130>)
 8003b6c:	2201      	movs	r2, #1
 8003b6e:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003b70:	4b1c      	ldr	r3, [pc, #112]	; (8003be4 <xTaskResumeAll+0x120>)
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	d1cb      	bne.n	8003b10 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d001      	beq.n	8003b82 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8003b7e:	f000 fb61 	bl	8004244 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8003b82:	4b1d      	ldr	r3, [pc, #116]	; (8003bf8 <xTaskResumeAll+0x134>)
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d010      	beq.n	8003bb0 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8003b8e:	f000 f845 	bl	8003c1c <xTaskIncrementTick>
 8003b92:	4603      	mov	r3, r0
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	d002      	beq.n	8003b9e <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8003b98:	4b16      	ldr	r3, [pc, #88]	; (8003bf4 <xTaskResumeAll+0x130>)
 8003b9a:	2201      	movs	r2, #1
 8003b9c:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	3b01      	subs	r3, #1
 8003ba2:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d1f1      	bne.n	8003b8e <xTaskResumeAll+0xca>

						uxPendedTicks = 0;
 8003baa:	4b13      	ldr	r3, [pc, #76]	; (8003bf8 <xTaskResumeAll+0x134>)
 8003bac:	2200      	movs	r2, #0
 8003bae:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8003bb0:	4b10      	ldr	r3, [pc, #64]	; (8003bf4 <xTaskResumeAll+0x130>)
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d009      	beq.n	8003bcc <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8003bb8:	2301      	movs	r3, #1
 8003bba:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8003bbc:	4b0f      	ldr	r3, [pc, #60]	; (8003bfc <xTaskResumeAll+0x138>)
 8003bbe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003bc2:	601a      	str	r2, [r3, #0]
 8003bc4:	f3bf 8f4f 	dsb	sy
 8003bc8:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8003bcc:	f001 f86e 	bl	8004cac <vPortExitCritical>

	return xAlreadyYielded;
 8003bd0:	68bb      	ldr	r3, [r7, #8]
}
 8003bd2:	4618      	mov	r0, r3
 8003bd4:	3710      	adds	r7, #16
 8003bd6:	46bd      	mov	sp, r7
 8003bd8:	bd80      	pop	{r7, pc}
 8003bda:	bf00      	nop
 8003bdc:	20000dc0 	.word	0x20000dc0
 8003be0:	20000d98 	.word	0x20000d98
 8003be4:	20000d58 	.word	0x20000d58
 8003be8:	20000da0 	.word	0x20000da0
 8003bec:	200008c8 	.word	0x200008c8
 8003bf0:	200008c4 	.word	0x200008c4
 8003bf4:	20000dac 	.word	0x20000dac
 8003bf8:	20000da8 	.word	0x20000da8
 8003bfc:	e000ed04 	.word	0xe000ed04

08003c00 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8003c00:	b480      	push	{r7}
 8003c02:	b083      	sub	sp, #12
 8003c04:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8003c06:	4b04      	ldr	r3, [pc, #16]	; (8003c18 <xTaskGetTickCount+0x18>)
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8003c0c:	687b      	ldr	r3, [r7, #4]
}
 8003c0e:	4618      	mov	r0, r3
 8003c10:	370c      	adds	r7, #12
 8003c12:	46bd      	mov	sp, r7
 8003c14:	bc80      	pop	{r7}
 8003c16:	4770      	bx	lr
 8003c18:	20000d9c 	.word	0x20000d9c

08003c1c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8003c1c:	b580      	push	{r7, lr}
 8003c1e:	b086      	sub	sp, #24
 8003c20:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8003c22:	2300      	movs	r3, #0
 8003c24:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003c26:	4b51      	ldr	r3, [pc, #324]	; (8003d6c <xTaskIncrementTick+0x150>)
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	f040 808e 	bne.w	8003d4c <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8003c30:	4b4f      	ldr	r3, [pc, #316]	; (8003d70 <xTaskIncrementTick+0x154>)
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	3301      	adds	r3, #1
 8003c36:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8003c38:	4a4d      	ldr	r2, [pc, #308]	; (8003d70 <xTaskIncrementTick+0x154>)
 8003c3a:	693b      	ldr	r3, [r7, #16]
 8003c3c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8003c3e:	693b      	ldr	r3, [r7, #16]
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d120      	bne.n	8003c86 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8003c44:	4b4b      	ldr	r3, [pc, #300]	; (8003d74 <xTaskIncrementTick+0x158>)
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d00a      	beq.n	8003c64 <xTaskIncrementTick+0x48>
	__asm volatile
 8003c4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c52:	f383 8811 	msr	BASEPRI, r3
 8003c56:	f3bf 8f6f 	isb	sy
 8003c5a:	f3bf 8f4f 	dsb	sy
 8003c5e:	603b      	str	r3, [r7, #0]
}
 8003c60:	bf00      	nop
 8003c62:	e7fe      	b.n	8003c62 <xTaskIncrementTick+0x46>
 8003c64:	4b43      	ldr	r3, [pc, #268]	; (8003d74 <xTaskIncrementTick+0x158>)
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	60fb      	str	r3, [r7, #12]
 8003c6a:	4b43      	ldr	r3, [pc, #268]	; (8003d78 <xTaskIncrementTick+0x15c>)
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	4a41      	ldr	r2, [pc, #260]	; (8003d74 <xTaskIncrementTick+0x158>)
 8003c70:	6013      	str	r3, [r2, #0]
 8003c72:	4a41      	ldr	r2, [pc, #260]	; (8003d78 <xTaskIncrementTick+0x15c>)
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	6013      	str	r3, [r2, #0]
 8003c78:	4b40      	ldr	r3, [pc, #256]	; (8003d7c <xTaskIncrementTick+0x160>)
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	3301      	adds	r3, #1
 8003c7e:	4a3f      	ldr	r2, [pc, #252]	; (8003d7c <xTaskIncrementTick+0x160>)
 8003c80:	6013      	str	r3, [r2, #0]
 8003c82:	f000 fadf 	bl	8004244 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8003c86:	4b3e      	ldr	r3, [pc, #248]	; (8003d80 <xTaskIncrementTick+0x164>)
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	693a      	ldr	r2, [r7, #16]
 8003c8c:	429a      	cmp	r2, r3
 8003c8e:	d34e      	bcc.n	8003d2e <xTaskIncrementTick+0x112>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003c90:	4b38      	ldr	r3, [pc, #224]	; (8003d74 <xTaskIncrementTick+0x158>)
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d101      	bne.n	8003c9e <xTaskIncrementTick+0x82>
 8003c9a:	2301      	movs	r3, #1
 8003c9c:	e000      	b.n	8003ca0 <xTaskIncrementTick+0x84>
 8003c9e:	2300      	movs	r3, #0
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d004      	beq.n	8003cae <xTaskIncrementTick+0x92>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003ca4:	4b36      	ldr	r3, [pc, #216]	; (8003d80 <xTaskIncrementTick+0x164>)
 8003ca6:	f04f 32ff 	mov.w	r2, #4294967295
 8003caa:	601a      	str	r2, [r3, #0]
					break;
 8003cac:	e03f      	b.n	8003d2e <xTaskIncrementTick+0x112>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8003cae:	4b31      	ldr	r3, [pc, #196]	; (8003d74 <xTaskIncrementTick+0x158>)
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	68db      	ldr	r3, [r3, #12]
 8003cb4:	68db      	ldr	r3, [r3, #12]
 8003cb6:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8003cb8:	68bb      	ldr	r3, [r7, #8]
 8003cba:	685b      	ldr	r3, [r3, #4]
 8003cbc:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8003cbe:	693a      	ldr	r2, [r7, #16]
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	429a      	cmp	r2, r3
 8003cc4:	d203      	bcs.n	8003cce <xTaskIncrementTick+0xb2>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8003cc6:	4a2e      	ldr	r2, [pc, #184]	; (8003d80 <xTaskIncrementTick+0x164>)
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	6013      	str	r3, [r2, #0]
						break;
 8003ccc:	e02f      	b.n	8003d2e <xTaskIncrementTick+0x112>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003cce:	68bb      	ldr	r3, [r7, #8]
 8003cd0:	3304      	adds	r3, #4
 8003cd2:	4618      	mov	r0, r3
 8003cd4:	f7fe ff48 	bl	8002b68 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8003cd8:	68bb      	ldr	r3, [r7, #8]
 8003cda:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	d004      	beq.n	8003cea <xTaskIncrementTick+0xce>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003ce0:	68bb      	ldr	r3, [r7, #8]
 8003ce2:	3318      	adds	r3, #24
 8003ce4:	4618      	mov	r0, r3
 8003ce6:	f7fe ff3f 	bl	8002b68 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8003cea:	68bb      	ldr	r3, [r7, #8]
 8003cec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003cee:	4b25      	ldr	r3, [pc, #148]	; (8003d84 <xTaskIncrementTick+0x168>)
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	429a      	cmp	r2, r3
 8003cf4:	d903      	bls.n	8003cfe <xTaskIncrementTick+0xe2>
 8003cf6:	68bb      	ldr	r3, [r7, #8]
 8003cf8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003cfa:	4a22      	ldr	r2, [pc, #136]	; (8003d84 <xTaskIncrementTick+0x168>)
 8003cfc:	6013      	str	r3, [r2, #0]
 8003cfe:	68bb      	ldr	r3, [r7, #8]
 8003d00:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003d02:	4613      	mov	r3, r2
 8003d04:	009b      	lsls	r3, r3, #2
 8003d06:	4413      	add	r3, r2
 8003d08:	009b      	lsls	r3, r3, #2
 8003d0a:	4a1f      	ldr	r2, [pc, #124]	; (8003d88 <xTaskIncrementTick+0x16c>)
 8003d0c:	441a      	add	r2, r3
 8003d0e:	68bb      	ldr	r3, [r7, #8]
 8003d10:	3304      	adds	r3, #4
 8003d12:	4619      	mov	r1, r3
 8003d14:	4610      	mov	r0, r2
 8003d16:	f7fe fecc 	bl	8002ab2 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003d1a:	68bb      	ldr	r3, [r7, #8]
 8003d1c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003d1e:	4b1b      	ldr	r3, [pc, #108]	; (8003d8c <xTaskIncrementTick+0x170>)
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d24:	429a      	cmp	r2, r3
 8003d26:	d3b3      	bcc.n	8003c90 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8003d28:	2301      	movs	r3, #1
 8003d2a:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003d2c:	e7b0      	b.n	8003c90 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8003d2e:	4b17      	ldr	r3, [pc, #92]	; (8003d8c <xTaskIncrementTick+0x170>)
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003d34:	4914      	ldr	r1, [pc, #80]	; (8003d88 <xTaskIncrementTick+0x16c>)
 8003d36:	4613      	mov	r3, r2
 8003d38:	009b      	lsls	r3, r3, #2
 8003d3a:	4413      	add	r3, r2
 8003d3c:	009b      	lsls	r3, r3, #2
 8003d3e:	440b      	add	r3, r1
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	2b01      	cmp	r3, #1
 8003d44:	d907      	bls.n	8003d56 <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 8003d46:	2301      	movs	r3, #1
 8003d48:	617b      	str	r3, [r7, #20]
 8003d4a:	e004      	b.n	8003d56 <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8003d4c:	4b10      	ldr	r3, [pc, #64]	; (8003d90 <xTaskIncrementTick+0x174>)
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	3301      	adds	r3, #1
 8003d52:	4a0f      	ldr	r2, [pc, #60]	; (8003d90 <xTaskIncrementTick+0x174>)
 8003d54:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8003d56:	4b0f      	ldr	r3, [pc, #60]	; (8003d94 <xTaskIncrementTick+0x178>)
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d001      	beq.n	8003d62 <xTaskIncrementTick+0x146>
		{
			xSwitchRequired = pdTRUE;
 8003d5e:	2301      	movs	r3, #1
 8003d60:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8003d62:	697b      	ldr	r3, [r7, #20]
}
 8003d64:	4618      	mov	r0, r3
 8003d66:	3718      	adds	r7, #24
 8003d68:	46bd      	mov	sp, r7
 8003d6a:	bd80      	pop	{r7, pc}
 8003d6c:	20000dc0 	.word	0x20000dc0
 8003d70:	20000d9c 	.word	0x20000d9c
 8003d74:	20000d50 	.word	0x20000d50
 8003d78:	20000d54 	.word	0x20000d54
 8003d7c:	20000db0 	.word	0x20000db0
 8003d80:	20000db8 	.word	0x20000db8
 8003d84:	20000da0 	.word	0x20000da0
 8003d88:	200008c8 	.word	0x200008c8
 8003d8c:	200008c4 	.word	0x200008c4
 8003d90:	20000da8 	.word	0x20000da8
 8003d94:	20000dac 	.word	0x20000dac

08003d98 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8003d98:	b480      	push	{r7}
 8003d9a:	b085      	sub	sp, #20
 8003d9c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8003d9e:	4b2a      	ldr	r3, [pc, #168]	; (8003e48 <vTaskSwitchContext+0xb0>)
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d003      	beq.n	8003dae <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8003da6:	4b29      	ldr	r3, [pc, #164]	; (8003e4c <vTaskSwitchContext+0xb4>)
 8003da8:	2201      	movs	r2, #1
 8003daa:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8003dac:	e046      	b.n	8003e3c <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 8003dae:	4b27      	ldr	r3, [pc, #156]	; (8003e4c <vTaskSwitchContext+0xb4>)
 8003db0:	2200      	movs	r2, #0
 8003db2:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8003db4:	4b26      	ldr	r3, [pc, #152]	; (8003e50 <vTaskSwitchContext+0xb8>)
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	60fb      	str	r3, [r7, #12]
 8003dba:	e010      	b.n	8003dde <vTaskSwitchContext+0x46>
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d10a      	bne.n	8003dd8 <vTaskSwitchContext+0x40>
	__asm volatile
 8003dc2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003dc6:	f383 8811 	msr	BASEPRI, r3
 8003dca:	f3bf 8f6f 	isb	sy
 8003dce:	f3bf 8f4f 	dsb	sy
 8003dd2:	607b      	str	r3, [r7, #4]
}
 8003dd4:	bf00      	nop
 8003dd6:	e7fe      	b.n	8003dd6 <vTaskSwitchContext+0x3e>
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	3b01      	subs	r3, #1
 8003ddc:	60fb      	str	r3, [r7, #12]
 8003dde:	491d      	ldr	r1, [pc, #116]	; (8003e54 <vTaskSwitchContext+0xbc>)
 8003de0:	68fa      	ldr	r2, [r7, #12]
 8003de2:	4613      	mov	r3, r2
 8003de4:	009b      	lsls	r3, r3, #2
 8003de6:	4413      	add	r3, r2
 8003de8:	009b      	lsls	r3, r3, #2
 8003dea:	440b      	add	r3, r1
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d0e4      	beq.n	8003dbc <vTaskSwitchContext+0x24>
 8003df2:	68fa      	ldr	r2, [r7, #12]
 8003df4:	4613      	mov	r3, r2
 8003df6:	009b      	lsls	r3, r3, #2
 8003df8:	4413      	add	r3, r2
 8003dfa:	009b      	lsls	r3, r3, #2
 8003dfc:	4a15      	ldr	r2, [pc, #84]	; (8003e54 <vTaskSwitchContext+0xbc>)
 8003dfe:	4413      	add	r3, r2
 8003e00:	60bb      	str	r3, [r7, #8]
 8003e02:	68bb      	ldr	r3, [r7, #8]
 8003e04:	685b      	ldr	r3, [r3, #4]
 8003e06:	685a      	ldr	r2, [r3, #4]
 8003e08:	68bb      	ldr	r3, [r7, #8]
 8003e0a:	605a      	str	r2, [r3, #4]
 8003e0c:	68bb      	ldr	r3, [r7, #8]
 8003e0e:	685a      	ldr	r2, [r3, #4]
 8003e10:	68bb      	ldr	r3, [r7, #8]
 8003e12:	3308      	adds	r3, #8
 8003e14:	429a      	cmp	r2, r3
 8003e16:	d104      	bne.n	8003e22 <vTaskSwitchContext+0x8a>
 8003e18:	68bb      	ldr	r3, [r7, #8]
 8003e1a:	685b      	ldr	r3, [r3, #4]
 8003e1c:	685a      	ldr	r2, [r3, #4]
 8003e1e:	68bb      	ldr	r3, [r7, #8]
 8003e20:	605a      	str	r2, [r3, #4]
 8003e22:	68bb      	ldr	r3, [r7, #8]
 8003e24:	685b      	ldr	r3, [r3, #4]
 8003e26:	68db      	ldr	r3, [r3, #12]
 8003e28:	4a0b      	ldr	r2, [pc, #44]	; (8003e58 <vTaskSwitchContext+0xc0>)
 8003e2a:	6013      	str	r3, [r2, #0]
 8003e2c:	4a08      	ldr	r2, [pc, #32]	; (8003e50 <vTaskSwitchContext+0xb8>)
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8003e32:	4b09      	ldr	r3, [pc, #36]	; (8003e58 <vTaskSwitchContext+0xc0>)
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	3354      	adds	r3, #84	; 0x54
 8003e38:	4a08      	ldr	r2, [pc, #32]	; (8003e5c <vTaskSwitchContext+0xc4>)
 8003e3a:	6013      	str	r3, [r2, #0]
}
 8003e3c:	bf00      	nop
 8003e3e:	3714      	adds	r7, #20
 8003e40:	46bd      	mov	sp, r7
 8003e42:	bc80      	pop	{r7}
 8003e44:	4770      	bx	lr
 8003e46:	bf00      	nop
 8003e48:	20000dc0 	.word	0x20000dc0
 8003e4c:	20000dac 	.word	0x20000dac
 8003e50:	20000da0 	.word	0x20000da0
 8003e54:	200008c8 	.word	0x200008c8
 8003e58:	200008c4 	.word	0x200008c4
 8003e5c:	2000005c 	.word	0x2000005c

08003e60 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8003e60:	b580      	push	{r7, lr}
 8003e62:	b084      	sub	sp, #16
 8003e64:	af00      	add	r7, sp, #0
 8003e66:	6078      	str	r0, [r7, #4]
 8003e68:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	d10a      	bne.n	8003e86 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8003e70:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e74:	f383 8811 	msr	BASEPRI, r3
 8003e78:	f3bf 8f6f 	isb	sy
 8003e7c:	f3bf 8f4f 	dsb	sy
 8003e80:	60fb      	str	r3, [r7, #12]
}
 8003e82:	bf00      	nop
 8003e84:	e7fe      	b.n	8003e84 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003e86:	4b07      	ldr	r3, [pc, #28]	; (8003ea4 <vTaskPlaceOnEventList+0x44>)
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	3318      	adds	r3, #24
 8003e8c:	4619      	mov	r1, r3
 8003e8e:	6878      	ldr	r0, [r7, #4]
 8003e90:	f7fe fe32 	bl	8002af8 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8003e94:	2101      	movs	r1, #1
 8003e96:	6838      	ldr	r0, [r7, #0]
 8003e98:	f000 fa84 	bl	80043a4 <prvAddCurrentTaskToDelayedList>
}
 8003e9c:	bf00      	nop
 8003e9e:	3710      	adds	r7, #16
 8003ea0:	46bd      	mov	sp, r7
 8003ea2:	bd80      	pop	{r7, pc}
 8003ea4:	200008c4 	.word	0x200008c4

08003ea8 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8003ea8:	b580      	push	{r7, lr}
 8003eaa:	b086      	sub	sp, #24
 8003eac:	af00      	add	r7, sp, #0
 8003eae:	60f8      	str	r0, [r7, #12]
 8003eb0:	60b9      	str	r1, [r7, #8]
 8003eb2:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d10a      	bne.n	8003ed0 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 8003eba:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ebe:	f383 8811 	msr	BASEPRI, r3
 8003ec2:	f3bf 8f6f 	isb	sy
 8003ec6:	f3bf 8f4f 	dsb	sy
 8003eca:	617b      	str	r3, [r7, #20]
}
 8003ecc:	bf00      	nop
 8003ece:	e7fe      	b.n	8003ece <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003ed0:	4b0a      	ldr	r3, [pc, #40]	; (8003efc <vTaskPlaceOnEventListRestricted+0x54>)
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	3318      	adds	r3, #24
 8003ed6:	4619      	mov	r1, r3
 8003ed8:	68f8      	ldr	r0, [r7, #12]
 8003eda:	f7fe fdea 	bl	8002ab2 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	2b00      	cmp	r3, #0
 8003ee2:	d002      	beq.n	8003eea <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8003ee4:	f04f 33ff 	mov.w	r3, #4294967295
 8003ee8:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8003eea:	6879      	ldr	r1, [r7, #4]
 8003eec:	68b8      	ldr	r0, [r7, #8]
 8003eee:	f000 fa59 	bl	80043a4 <prvAddCurrentTaskToDelayedList>
	}
 8003ef2:	bf00      	nop
 8003ef4:	3718      	adds	r7, #24
 8003ef6:	46bd      	mov	sp, r7
 8003ef8:	bd80      	pop	{r7, pc}
 8003efa:	bf00      	nop
 8003efc:	200008c4 	.word	0x200008c4

08003f00 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8003f00:	b580      	push	{r7, lr}
 8003f02:	b086      	sub	sp, #24
 8003f04:	af00      	add	r7, sp, #0
 8003f06:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	68db      	ldr	r3, [r3, #12]
 8003f0c:	68db      	ldr	r3, [r3, #12]
 8003f0e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8003f10:	693b      	ldr	r3, [r7, #16]
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d10a      	bne.n	8003f2c <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8003f16:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f1a:	f383 8811 	msr	BASEPRI, r3
 8003f1e:	f3bf 8f6f 	isb	sy
 8003f22:	f3bf 8f4f 	dsb	sy
 8003f26:	60fb      	str	r3, [r7, #12]
}
 8003f28:	bf00      	nop
 8003f2a:	e7fe      	b.n	8003f2a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8003f2c:	693b      	ldr	r3, [r7, #16]
 8003f2e:	3318      	adds	r3, #24
 8003f30:	4618      	mov	r0, r3
 8003f32:	f7fe fe19 	bl	8002b68 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003f36:	4b1e      	ldr	r3, [pc, #120]	; (8003fb0 <xTaskRemoveFromEventList+0xb0>)
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d11d      	bne.n	8003f7a <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8003f3e:	693b      	ldr	r3, [r7, #16]
 8003f40:	3304      	adds	r3, #4
 8003f42:	4618      	mov	r0, r3
 8003f44:	f7fe fe10 	bl	8002b68 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8003f48:	693b      	ldr	r3, [r7, #16]
 8003f4a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003f4c:	4b19      	ldr	r3, [pc, #100]	; (8003fb4 <xTaskRemoveFromEventList+0xb4>)
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	429a      	cmp	r2, r3
 8003f52:	d903      	bls.n	8003f5c <xTaskRemoveFromEventList+0x5c>
 8003f54:	693b      	ldr	r3, [r7, #16]
 8003f56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f58:	4a16      	ldr	r2, [pc, #88]	; (8003fb4 <xTaskRemoveFromEventList+0xb4>)
 8003f5a:	6013      	str	r3, [r2, #0]
 8003f5c:	693b      	ldr	r3, [r7, #16]
 8003f5e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003f60:	4613      	mov	r3, r2
 8003f62:	009b      	lsls	r3, r3, #2
 8003f64:	4413      	add	r3, r2
 8003f66:	009b      	lsls	r3, r3, #2
 8003f68:	4a13      	ldr	r2, [pc, #76]	; (8003fb8 <xTaskRemoveFromEventList+0xb8>)
 8003f6a:	441a      	add	r2, r3
 8003f6c:	693b      	ldr	r3, [r7, #16]
 8003f6e:	3304      	adds	r3, #4
 8003f70:	4619      	mov	r1, r3
 8003f72:	4610      	mov	r0, r2
 8003f74:	f7fe fd9d 	bl	8002ab2 <vListInsertEnd>
 8003f78:	e005      	b.n	8003f86 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8003f7a:	693b      	ldr	r3, [r7, #16]
 8003f7c:	3318      	adds	r3, #24
 8003f7e:	4619      	mov	r1, r3
 8003f80:	480e      	ldr	r0, [pc, #56]	; (8003fbc <xTaskRemoveFromEventList+0xbc>)
 8003f82:	f7fe fd96 	bl	8002ab2 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8003f86:	693b      	ldr	r3, [r7, #16]
 8003f88:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003f8a:	4b0d      	ldr	r3, [pc, #52]	; (8003fc0 <xTaskRemoveFromEventList+0xc0>)
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f90:	429a      	cmp	r2, r3
 8003f92:	d905      	bls.n	8003fa0 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8003f94:	2301      	movs	r3, #1
 8003f96:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8003f98:	4b0a      	ldr	r3, [pc, #40]	; (8003fc4 <xTaskRemoveFromEventList+0xc4>)
 8003f9a:	2201      	movs	r2, #1
 8003f9c:	601a      	str	r2, [r3, #0]
 8003f9e:	e001      	b.n	8003fa4 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8003fa0:	2300      	movs	r3, #0
 8003fa2:	617b      	str	r3, [r7, #20]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 8003fa4:	697b      	ldr	r3, [r7, #20]
}
 8003fa6:	4618      	mov	r0, r3
 8003fa8:	3718      	adds	r7, #24
 8003faa:	46bd      	mov	sp, r7
 8003fac:	bd80      	pop	{r7, pc}
 8003fae:	bf00      	nop
 8003fb0:	20000dc0 	.word	0x20000dc0
 8003fb4:	20000da0 	.word	0x20000da0
 8003fb8:	200008c8 	.word	0x200008c8
 8003fbc:	20000d58 	.word	0x20000d58
 8003fc0:	200008c4 	.word	0x200008c4
 8003fc4:	20000dac 	.word	0x20000dac

08003fc8 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8003fc8:	b480      	push	{r7}
 8003fca:	b083      	sub	sp, #12
 8003fcc:	af00      	add	r7, sp, #0
 8003fce:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8003fd0:	4b06      	ldr	r3, [pc, #24]	; (8003fec <vTaskInternalSetTimeOutState+0x24>)
 8003fd2:	681a      	ldr	r2, [r3, #0]
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8003fd8:	4b05      	ldr	r3, [pc, #20]	; (8003ff0 <vTaskInternalSetTimeOutState+0x28>)
 8003fda:	681a      	ldr	r2, [r3, #0]
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	605a      	str	r2, [r3, #4]
}
 8003fe0:	bf00      	nop
 8003fe2:	370c      	adds	r7, #12
 8003fe4:	46bd      	mov	sp, r7
 8003fe6:	bc80      	pop	{r7}
 8003fe8:	4770      	bx	lr
 8003fea:	bf00      	nop
 8003fec:	20000db0 	.word	0x20000db0
 8003ff0:	20000d9c 	.word	0x20000d9c

08003ff4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8003ff4:	b580      	push	{r7, lr}
 8003ff6:	b088      	sub	sp, #32
 8003ff8:	af00      	add	r7, sp, #0
 8003ffa:	6078      	str	r0, [r7, #4]
 8003ffc:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	2b00      	cmp	r3, #0
 8004002:	d10a      	bne.n	800401a <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8004004:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004008:	f383 8811 	msr	BASEPRI, r3
 800400c:	f3bf 8f6f 	isb	sy
 8004010:	f3bf 8f4f 	dsb	sy
 8004014:	613b      	str	r3, [r7, #16]
}
 8004016:	bf00      	nop
 8004018:	e7fe      	b.n	8004018 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800401a:	683b      	ldr	r3, [r7, #0]
 800401c:	2b00      	cmp	r3, #0
 800401e:	d10a      	bne.n	8004036 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8004020:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004024:	f383 8811 	msr	BASEPRI, r3
 8004028:	f3bf 8f6f 	isb	sy
 800402c:	f3bf 8f4f 	dsb	sy
 8004030:	60fb      	str	r3, [r7, #12]
}
 8004032:	bf00      	nop
 8004034:	e7fe      	b.n	8004034 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8004036:	f000 fe09 	bl	8004c4c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800403a:	4b1d      	ldr	r3, [pc, #116]	; (80040b0 <xTaskCheckForTimeOut+0xbc>)
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	685b      	ldr	r3, [r3, #4]
 8004044:	69ba      	ldr	r2, [r7, #24]
 8004046:	1ad3      	subs	r3, r2, r3
 8004048:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800404a:	683b      	ldr	r3, [r7, #0]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004052:	d102      	bne.n	800405a <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8004054:	2300      	movs	r3, #0
 8004056:	61fb      	str	r3, [r7, #28]
 8004058:	e023      	b.n	80040a2 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	681a      	ldr	r2, [r3, #0]
 800405e:	4b15      	ldr	r3, [pc, #84]	; (80040b4 <xTaskCheckForTimeOut+0xc0>)
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	429a      	cmp	r2, r3
 8004064:	d007      	beq.n	8004076 <xTaskCheckForTimeOut+0x82>
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	685b      	ldr	r3, [r3, #4]
 800406a:	69ba      	ldr	r2, [r7, #24]
 800406c:	429a      	cmp	r2, r3
 800406e:	d302      	bcc.n	8004076 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8004070:	2301      	movs	r3, #1
 8004072:	61fb      	str	r3, [r7, #28]
 8004074:	e015      	b.n	80040a2 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8004076:	683b      	ldr	r3, [r7, #0]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	697a      	ldr	r2, [r7, #20]
 800407c:	429a      	cmp	r2, r3
 800407e:	d20b      	bcs.n	8004098 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8004080:	683b      	ldr	r3, [r7, #0]
 8004082:	681a      	ldr	r2, [r3, #0]
 8004084:	697b      	ldr	r3, [r7, #20]
 8004086:	1ad2      	subs	r2, r2, r3
 8004088:	683b      	ldr	r3, [r7, #0]
 800408a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800408c:	6878      	ldr	r0, [r7, #4]
 800408e:	f7ff ff9b 	bl	8003fc8 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8004092:	2300      	movs	r3, #0
 8004094:	61fb      	str	r3, [r7, #28]
 8004096:	e004      	b.n	80040a2 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8004098:	683b      	ldr	r3, [r7, #0]
 800409a:	2200      	movs	r2, #0
 800409c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800409e:	2301      	movs	r3, #1
 80040a0:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80040a2:	f000 fe03 	bl	8004cac <vPortExitCritical>

	return xReturn;
 80040a6:	69fb      	ldr	r3, [r7, #28]
}
 80040a8:	4618      	mov	r0, r3
 80040aa:	3720      	adds	r7, #32
 80040ac:	46bd      	mov	sp, r7
 80040ae:	bd80      	pop	{r7, pc}
 80040b0:	20000d9c 	.word	0x20000d9c
 80040b4:	20000db0 	.word	0x20000db0

080040b8 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80040b8:	b480      	push	{r7}
 80040ba:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80040bc:	4b03      	ldr	r3, [pc, #12]	; (80040cc <vTaskMissedYield+0x14>)
 80040be:	2201      	movs	r2, #1
 80040c0:	601a      	str	r2, [r3, #0]
}
 80040c2:	bf00      	nop
 80040c4:	46bd      	mov	sp, r7
 80040c6:	bc80      	pop	{r7}
 80040c8:	4770      	bx	lr
 80040ca:	bf00      	nop
 80040cc:	20000dac 	.word	0x20000dac

080040d0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80040d0:	b580      	push	{r7, lr}
 80040d2:	b082      	sub	sp, #8
 80040d4:	af00      	add	r7, sp, #0
 80040d6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80040d8:	f000 f852 	bl	8004180 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80040dc:	4b06      	ldr	r3, [pc, #24]	; (80040f8 <prvIdleTask+0x28>)
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	2b01      	cmp	r3, #1
 80040e2:	d9f9      	bls.n	80040d8 <prvIdleTask+0x8>
			{
				taskYIELD();
 80040e4:	4b05      	ldr	r3, [pc, #20]	; (80040fc <prvIdleTask+0x2c>)
 80040e6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80040ea:	601a      	str	r2, [r3, #0]
 80040ec:	f3bf 8f4f 	dsb	sy
 80040f0:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80040f4:	e7f0      	b.n	80040d8 <prvIdleTask+0x8>
 80040f6:	bf00      	nop
 80040f8:	200008c8 	.word	0x200008c8
 80040fc:	e000ed04 	.word	0xe000ed04

08004100 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8004100:	b580      	push	{r7, lr}
 8004102:	b082      	sub	sp, #8
 8004104:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004106:	2300      	movs	r3, #0
 8004108:	607b      	str	r3, [r7, #4]
 800410a:	e00c      	b.n	8004126 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800410c:	687a      	ldr	r2, [r7, #4]
 800410e:	4613      	mov	r3, r2
 8004110:	009b      	lsls	r3, r3, #2
 8004112:	4413      	add	r3, r2
 8004114:	009b      	lsls	r3, r3, #2
 8004116:	4a12      	ldr	r2, [pc, #72]	; (8004160 <prvInitialiseTaskLists+0x60>)
 8004118:	4413      	add	r3, r2
 800411a:	4618      	mov	r0, r3
 800411c:	f7fe fc9e 	bl	8002a5c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	3301      	adds	r3, #1
 8004124:	607b      	str	r3, [r7, #4]
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	2b37      	cmp	r3, #55	; 0x37
 800412a:	d9ef      	bls.n	800410c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800412c:	480d      	ldr	r0, [pc, #52]	; (8004164 <prvInitialiseTaskLists+0x64>)
 800412e:	f7fe fc95 	bl	8002a5c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8004132:	480d      	ldr	r0, [pc, #52]	; (8004168 <prvInitialiseTaskLists+0x68>)
 8004134:	f7fe fc92 	bl	8002a5c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8004138:	480c      	ldr	r0, [pc, #48]	; (800416c <prvInitialiseTaskLists+0x6c>)
 800413a:	f7fe fc8f 	bl	8002a5c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800413e:	480c      	ldr	r0, [pc, #48]	; (8004170 <prvInitialiseTaskLists+0x70>)
 8004140:	f7fe fc8c 	bl	8002a5c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8004144:	480b      	ldr	r0, [pc, #44]	; (8004174 <prvInitialiseTaskLists+0x74>)
 8004146:	f7fe fc89 	bl	8002a5c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800414a:	4b0b      	ldr	r3, [pc, #44]	; (8004178 <prvInitialiseTaskLists+0x78>)
 800414c:	4a05      	ldr	r2, [pc, #20]	; (8004164 <prvInitialiseTaskLists+0x64>)
 800414e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8004150:	4b0a      	ldr	r3, [pc, #40]	; (800417c <prvInitialiseTaskLists+0x7c>)
 8004152:	4a05      	ldr	r2, [pc, #20]	; (8004168 <prvInitialiseTaskLists+0x68>)
 8004154:	601a      	str	r2, [r3, #0]
}
 8004156:	bf00      	nop
 8004158:	3708      	adds	r7, #8
 800415a:	46bd      	mov	sp, r7
 800415c:	bd80      	pop	{r7, pc}
 800415e:	bf00      	nop
 8004160:	200008c8 	.word	0x200008c8
 8004164:	20000d28 	.word	0x20000d28
 8004168:	20000d3c 	.word	0x20000d3c
 800416c:	20000d58 	.word	0x20000d58
 8004170:	20000d6c 	.word	0x20000d6c
 8004174:	20000d84 	.word	0x20000d84
 8004178:	20000d50 	.word	0x20000d50
 800417c:	20000d54 	.word	0x20000d54

08004180 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8004180:	b580      	push	{r7, lr}
 8004182:	b082      	sub	sp, #8
 8004184:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004186:	e019      	b.n	80041bc <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8004188:	f000 fd60 	bl	8004c4c <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 800418c:	4b10      	ldr	r3, [pc, #64]	; (80041d0 <prvCheckTasksWaitingTermination+0x50>)
 800418e:	68db      	ldr	r3, [r3, #12]
 8004190:	68db      	ldr	r3, [r3, #12]
 8004192:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	3304      	adds	r3, #4
 8004198:	4618      	mov	r0, r3
 800419a:	f7fe fce5 	bl	8002b68 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800419e:	4b0d      	ldr	r3, [pc, #52]	; (80041d4 <prvCheckTasksWaitingTermination+0x54>)
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	3b01      	subs	r3, #1
 80041a4:	4a0b      	ldr	r2, [pc, #44]	; (80041d4 <prvCheckTasksWaitingTermination+0x54>)
 80041a6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80041a8:	4b0b      	ldr	r3, [pc, #44]	; (80041d8 <prvCheckTasksWaitingTermination+0x58>)
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	3b01      	subs	r3, #1
 80041ae:	4a0a      	ldr	r2, [pc, #40]	; (80041d8 <prvCheckTasksWaitingTermination+0x58>)
 80041b0:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80041b2:	f000 fd7b 	bl	8004cac <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80041b6:	6878      	ldr	r0, [r7, #4]
 80041b8:	f000 f810 	bl	80041dc <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80041bc:	4b06      	ldr	r3, [pc, #24]	; (80041d8 <prvCheckTasksWaitingTermination+0x58>)
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	d1e1      	bne.n	8004188 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80041c4:	bf00      	nop
 80041c6:	bf00      	nop
 80041c8:	3708      	adds	r7, #8
 80041ca:	46bd      	mov	sp, r7
 80041cc:	bd80      	pop	{r7, pc}
 80041ce:	bf00      	nop
 80041d0:	20000d6c 	.word	0x20000d6c
 80041d4:	20000d98 	.word	0x20000d98
 80041d8:	20000d80 	.word	0x20000d80

080041dc <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80041dc:	b580      	push	{r7, lr}
 80041de:	b084      	sub	sp, #16
 80041e0:	af00      	add	r7, sp, #0
 80041e2:	6078      	str	r0, [r7, #4]

		/* Free up the memory allocated by the scheduler for the task.  It is up
		to the task to free any memory allocated at the application level. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	3354      	adds	r3, #84	; 0x54
 80041e8:	4618      	mov	r0, r3
 80041ea:	f001 f80f 	bl	800520c <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	f893 30a5 	ldrb.w	r3, [r3, #165]	; 0xa5
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	d108      	bne.n	800420a <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041fc:	4618      	mov	r0, r3
 80041fe:	f000 fee9 	bl	8004fd4 <vPortFree>
				vPortFree( pxTCB );
 8004202:	6878      	ldr	r0, [r7, #4]
 8004204:	f000 fee6 	bl	8004fd4 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8004208:	e018      	b.n	800423c <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	f893 30a5 	ldrb.w	r3, [r3, #165]	; 0xa5
 8004210:	2b01      	cmp	r3, #1
 8004212:	d103      	bne.n	800421c <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8004214:	6878      	ldr	r0, [r7, #4]
 8004216:	f000 fedd 	bl	8004fd4 <vPortFree>
	}
 800421a:	e00f      	b.n	800423c <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	f893 30a5 	ldrb.w	r3, [r3, #165]	; 0xa5
 8004222:	2b02      	cmp	r3, #2
 8004224:	d00a      	beq.n	800423c <prvDeleteTCB+0x60>
	__asm volatile
 8004226:	f04f 0350 	mov.w	r3, #80	; 0x50
 800422a:	f383 8811 	msr	BASEPRI, r3
 800422e:	f3bf 8f6f 	isb	sy
 8004232:	f3bf 8f4f 	dsb	sy
 8004236:	60fb      	str	r3, [r7, #12]
}
 8004238:	bf00      	nop
 800423a:	e7fe      	b.n	800423a <prvDeleteTCB+0x5e>
	}
 800423c:	bf00      	nop
 800423e:	3710      	adds	r7, #16
 8004240:	46bd      	mov	sp, r7
 8004242:	bd80      	pop	{r7, pc}

08004244 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8004244:	b480      	push	{r7}
 8004246:	b083      	sub	sp, #12
 8004248:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800424a:	4b0e      	ldr	r3, [pc, #56]	; (8004284 <prvResetNextTaskUnblockTime+0x40>)
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	2b00      	cmp	r3, #0
 8004252:	d101      	bne.n	8004258 <prvResetNextTaskUnblockTime+0x14>
 8004254:	2301      	movs	r3, #1
 8004256:	e000      	b.n	800425a <prvResetNextTaskUnblockTime+0x16>
 8004258:	2300      	movs	r3, #0
 800425a:	2b00      	cmp	r3, #0
 800425c:	d004      	beq.n	8004268 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800425e:	4b0a      	ldr	r3, [pc, #40]	; (8004288 <prvResetNextTaskUnblockTime+0x44>)
 8004260:	f04f 32ff 	mov.w	r2, #4294967295
 8004264:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8004266:	e008      	b.n	800427a <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8004268:	4b06      	ldr	r3, [pc, #24]	; (8004284 <prvResetNextTaskUnblockTime+0x40>)
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	68db      	ldr	r3, [r3, #12]
 800426e:	68db      	ldr	r3, [r3, #12]
 8004270:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	685b      	ldr	r3, [r3, #4]
 8004276:	4a04      	ldr	r2, [pc, #16]	; (8004288 <prvResetNextTaskUnblockTime+0x44>)
 8004278:	6013      	str	r3, [r2, #0]
}
 800427a:	bf00      	nop
 800427c:	370c      	adds	r7, #12
 800427e:	46bd      	mov	sp, r7
 8004280:	bc80      	pop	{r7}
 8004282:	4770      	bx	lr
 8004284:	20000d50 	.word	0x20000d50
 8004288:	20000db8 	.word	0x20000db8

0800428c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800428c:	b480      	push	{r7}
 800428e:	b083      	sub	sp, #12
 8004290:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8004292:	4b0b      	ldr	r3, [pc, #44]	; (80042c0 <xTaskGetSchedulerState+0x34>)
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	2b00      	cmp	r3, #0
 8004298:	d102      	bne.n	80042a0 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800429a:	2301      	movs	r3, #1
 800429c:	607b      	str	r3, [r7, #4]
 800429e:	e008      	b.n	80042b2 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80042a0:	4b08      	ldr	r3, [pc, #32]	; (80042c4 <xTaskGetSchedulerState+0x38>)
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	2b00      	cmp	r3, #0
 80042a6:	d102      	bne.n	80042ae <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80042a8:	2302      	movs	r3, #2
 80042aa:	607b      	str	r3, [r7, #4]
 80042ac:	e001      	b.n	80042b2 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80042ae:	2300      	movs	r3, #0
 80042b0:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80042b2:	687b      	ldr	r3, [r7, #4]
	}
 80042b4:	4618      	mov	r0, r3
 80042b6:	370c      	adds	r7, #12
 80042b8:	46bd      	mov	sp, r7
 80042ba:	bc80      	pop	{r7}
 80042bc:	4770      	bx	lr
 80042be:	bf00      	nop
 80042c0:	20000da4 	.word	0x20000da4
 80042c4:	20000dc0 	.word	0x20000dc0

080042c8 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80042c8:	b580      	push	{r7, lr}
 80042ca:	b086      	sub	sp, #24
 80042cc:	af00      	add	r7, sp, #0
 80042ce:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80042d4:	2300      	movs	r3, #0
 80042d6:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d056      	beq.n	800438c <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80042de:	4b2e      	ldr	r3, [pc, #184]	; (8004398 <xTaskPriorityDisinherit+0xd0>)
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	693a      	ldr	r2, [r7, #16]
 80042e4:	429a      	cmp	r2, r3
 80042e6:	d00a      	beq.n	80042fe <xTaskPriorityDisinherit+0x36>
	__asm volatile
 80042e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80042ec:	f383 8811 	msr	BASEPRI, r3
 80042f0:	f3bf 8f6f 	isb	sy
 80042f4:	f3bf 8f4f 	dsb	sy
 80042f8:	60fb      	str	r3, [r7, #12]
}
 80042fa:	bf00      	nop
 80042fc:	e7fe      	b.n	80042fc <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80042fe:	693b      	ldr	r3, [r7, #16]
 8004300:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004302:	2b00      	cmp	r3, #0
 8004304:	d10a      	bne.n	800431c <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8004306:	f04f 0350 	mov.w	r3, #80	; 0x50
 800430a:	f383 8811 	msr	BASEPRI, r3
 800430e:	f3bf 8f6f 	isb	sy
 8004312:	f3bf 8f4f 	dsb	sy
 8004316:	60bb      	str	r3, [r7, #8]
}
 8004318:	bf00      	nop
 800431a:	e7fe      	b.n	800431a <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800431c:	693b      	ldr	r3, [r7, #16]
 800431e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004320:	1e5a      	subs	r2, r3, #1
 8004322:	693b      	ldr	r3, [r7, #16]
 8004324:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8004326:	693b      	ldr	r3, [r7, #16]
 8004328:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800432a:	693b      	ldr	r3, [r7, #16]
 800432c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800432e:	429a      	cmp	r2, r3
 8004330:	d02c      	beq.n	800438c <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8004332:	693b      	ldr	r3, [r7, #16]
 8004334:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004336:	2b00      	cmp	r3, #0
 8004338:	d128      	bne.n	800438c <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800433a:	693b      	ldr	r3, [r7, #16]
 800433c:	3304      	adds	r3, #4
 800433e:	4618      	mov	r0, r3
 8004340:	f7fe fc12 	bl	8002b68 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8004344:	693b      	ldr	r3, [r7, #16]
 8004346:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004348:	693b      	ldr	r3, [r7, #16]
 800434a:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800434c:	693b      	ldr	r3, [r7, #16]
 800434e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004350:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8004354:	693b      	ldr	r3, [r7, #16]
 8004356:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8004358:	693b      	ldr	r3, [r7, #16]
 800435a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800435c:	4b0f      	ldr	r3, [pc, #60]	; (800439c <xTaskPriorityDisinherit+0xd4>)
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	429a      	cmp	r2, r3
 8004362:	d903      	bls.n	800436c <xTaskPriorityDisinherit+0xa4>
 8004364:	693b      	ldr	r3, [r7, #16]
 8004366:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004368:	4a0c      	ldr	r2, [pc, #48]	; (800439c <xTaskPriorityDisinherit+0xd4>)
 800436a:	6013      	str	r3, [r2, #0]
 800436c:	693b      	ldr	r3, [r7, #16]
 800436e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004370:	4613      	mov	r3, r2
 8004372:	009b      	lsls	r3, r3, #2
 8004374:	4413      	add	r3, r2
 8004376:	009b      	lsls	r3, r3, #2
 8004378:	4a09      	ldr	r2, [pc, #36]	; (80043a0 <xTaskPriorityDisinherit+0xd8>)
 800437a:	441a      	add	r2, r3
 800437c:	693b      	ldr	r3, [r7, #16]
 800437e:	3304      	adds	r3, #4
 8004380:	4619      	mov	r1, r3
 8004382:	4610      	mov	r0, r2
 8004384:	f7fe fb95 	bl	8002ab2 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8004388:	2301      	movs	r3, #1
 800438a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800438c:	697b      	ldr	r3, [r7, #20]
	}
 800438e:	4618      	mov	r0, r3
 8004390:	3718      	adds	r7, #24
 8004392:	46bd      	mov	sp, r7
 8004394:	bd80      	pop	{r7, pc}
 8004396:	bf00      	nop
 8004398:	200008c4 	.word	0x200008c4
 800439c:	20000da0 	.word	0x20000da0
 80043a0:	200008c8 	.word	0x200008c8

080043a4 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80043a4:	b580      	push	{r7, lr}
 80043a6:	b084      	sub	sp, #16
 80043a8:	af00      	add	r7, sp, #0
 80043aa:	6078      	str	r0, [r7, #4]
 80043ac:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80043ae:	4b21      	ldr	r3, [pc, #132]	; (8004434 <prvAddCurrentTaskToDelayedList+0x90>)
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80043b4:	4b20      	ldr	r3, [pc, #128]	; (8004438 <prvAddCurrentTaskToDelayedList+0x94>)
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	3304      	adds	r3, #4
 80043ba:	4618      	mov	r0, r3
 80043bc:	f7fe fbd4 	bl	8002b68 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80043c6:	d10a      	bne.n	80043de <prvAddCurrentTaskToDelayedList+0x3a>
 80043c8:	683b      	ldr	r3, [r7, #0]
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	d007      	beq.n	80043de <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80043ce:	4b1a      	ldr	r3, [pc, #104]	; (8004438 <prvAddCurrentTaskToDelayedList+0x94>)
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	3304      	adds	r3, #4
 80043d4:	4619      	mov	r1, r3
 80043d6:	4819      	ldr	r0, [pc, #100]	; (800443c <prvAddCurrentTaskToDelayedList+0x98>)
 80043d8:	f7fe fb6b 	bl	8002ab2 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80043dc:	e026      	b.n	800442c <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80043de:	68fa      	ldr	r2, [r7, #12]
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	4413      	add	r3, r2
 80043e4:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80043e6:	4b14      	ldr	r3, [pc, #80]	; (8004438 <prvAddCurrentTaskToDelayedList+0x94>)
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	68ba      	ldr	r2, [r7, #8]
 80043ec:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80043ee:	68ba      	ldr	r2, [r7, #8]
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	429a      	cmp	r2, r3
 80043f4:	d209      	bcs.n	800440a <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80043f6:	4b12      	ldr	r3, [pc, #72]	; (8004440 <prvAddCurrentTaskToDelayedList+0x9c>)
 80043f8:	681a      	ldr	r2, [r3, #0]
 80043fa:	4b0f      	ldr	r3, [pc, #60]	; (8004438 <prvAddCurrentTaskToDelayedList+0x94>)
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	3304      	adds	r3, #4
 8004400:	4619      	mov	r1, r3
 8004402:	4610      	mov	r0, r2
 8004404:	f7fe fb78 	bl	8002af8 <vListInsert>
}
 8004408:	e010      	b.n	800442c <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800440a:	4b0e      	ldr	r3, [pc, #56]	; (8004444 <prvAddCurrentTaskToDelayedList+0xa0>)
 800440c:	681a      	ldr	r2, [r3, #0]
 800440e:	4b0a      	ldr	r3, [pc, #40]	; (8004438 <prvAddCurrentTaskToDelayedList+0x94>)
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	3304      	adds	r3, #4
 8004414:	4619      	mov	r1, r3
 8004416:	4610      	mov	r0, r2
 8004418:	f7fe fb6e 	bl	8002af8 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800441c:	4b0a      	ldr	r3, [pc, #40]	; (8004448 <prvAddCurrentTaskToDelayedList+0xa4>)
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	68ba      	ldr	r2, [r7, #8]
 8004422:	429a      	cmp	r2, r3
 8004424:	d202      	bcs.n	800442c <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8004426:	4a08      	ldr	r2, [pc, #32]	; (8004448 <prvAddCurrentTaskToDelayedList+0xa4>)
 8004428:	68bb      	ldr	r3, [r7, #8]
 800442a:	6013      	str	r3, [r2, #0]
}
 800442c:	bf00      	nop
 800442e:	3710      	adds	r7, #16
 8004430:	46bd      	mov	sp, r7
 8004432:	bd80      	pop	{r7, pc}
 8004434:	20000d9c 	.word	0x20000d9c
 8004438:	200008c4 	.word	0x200008c4
 800443c:	20000d84 	.word	0x20000d84
 8004440:	20000d54 	.word	0x20000d54
 8004444:	20000d50 	.word	0x20000d50
 8004448:	20000db8 	.word	0x20000db8

0800444c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800444c:	b580      	push	{r7, lr}
 800444e:	b08a      	sub	sp, #40	; 0x28
 8004450:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8004452:	2300      	movs	r3, #0
 8004454:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8004456:	f000 facb 	bl	80049f0 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800445a:	4b1c      	ldr	r3, [pc, #112]	; (80044cc <xTimerCreateTimerTask+0x80>)
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	2b00      	cmp	r3, #0
 8004460:	d021      	beq.n	80044a6 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8004462:	2300      	movs	r3, #0
 8004464:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8004466:	2300      	movs	r3, #0
 8004468:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800446a:	1d3a      	adds	r2, r7, #4
 800446c:	f107 0108 	add.w	r1, r7, #8
 8004470:	f107 030c 	add.w	r3, r7, #12
 8004474:	4618      	mov	r0, r3
 8004476:	f7fe fad7 	bl	8002a28 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800447a:	6879      	ldr	r1, [r7, #4]
 800447c:	68bb      	ldr	r3, [r7, #8]
 800447e:	68fa      	ldr	r2, [r7, #12]
 8004480:	9202      	str	r2, [sp, #8]
 8004482:	9301      	str	r3, [sp, #4]
 8004484:	2302      	movs	r3, #2
 8004486:	9300      	str	r3, [sp, #0]
 8004488:	2300      	movs	r3, #0
 800448a:	460a      	mov	r2, r1
 800448c:	4910      	ldr	r1, [pc, #64]	; (80044d0 <xTimerCreateTimerTask+0x84>)
 800448e:	4811      	ldr	r0, [pc, #68]	; (80044d4 <xTimerCreateTimerTask+0x88>)
 8004490:	f7ff f8b6 	bl	8003600 <xTaskCreateStatic>
 8004494:	4603      	mov	r3, r0
 8004496:	4a10      	ldr	r2, [pc, #64]	; (80044d8 <xTimerCreateTimerTask+0x8c>)
 8004498:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800449a:	4b0f      	ldr	r3, [pc, #60]	; (80044d8 <xTimerCreateTimerTask+0x8c>)
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d001      	beq.n	80044a6 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80044a2:	2301      	movs	r3, #1
 80044a4:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80044a6:	697b      	ldr	r3, [r7, #20]
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	d10a      	bne.n	80044c2 <xTimerCreateTimerTask+0x76>
	__asm volatile
 80044ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80044b0:	f383 8811 	msr	BASEPRI, r3
 80044b4:	f3bf 8f6f 	isb	sy
 80044b8:	f3bf 8f4f 	dsb	sy
 80044bc:	613b      	str	r3, [r7, #16]
}
 80044be:	bf00      	nop
 80044c0:	e7fe      	b.n	80044c0 <xTimerCreateTimerTask+0x74>
	return xReturn;
 80044c2:	697b      	ldr	r3, [r7, #20]
}
 80044c4:	4618      	mov	r0, r3
 80044c6:	3718      	adds	r7, #24
 80044c8:	46bd      	mov	sp, r7
 80044ca:	bd80      	pop	{r7, pc}
 80044cc:	20000df4 	.word	0x20000df4
 80044d0:	08005484 	.word	0x08005484
 80044d4:	080045f9 	.word	0x080045f9
 80044d8:	20000df8 	.word	0x20000df8

080044dc <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80044dc:	b580      	push	{r7, lr}
 80044de:	b08a      	sub	sp, #40	; 0x28
 80044e0:	af00      	add	r7, sp, #0
 80044e2:	60f8      	str	r0, [r7, #12]
 80044e4:	60b9      	str	r1, [r7, #8]
 80044e6:	607a      	str	r2, [r7, #4]
 80044e8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80044ea:	2300      	movs	r3, #0
 80044ec:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	2b00      	cmp	r3, #0
 80044f2:	d10a      	bne.n	800450a <xTimerGenericCommand+0x2e>
	__asm volatile
 80044f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80044f8:	f383 8811 	msr	BASEPRI, r3
 80044fc:	f3bf 8f6f 	isb	sy
 8004500:	f3bf 8f4f 	dsb	sy
 8004504:	623b      	str	r3, [r7, #32]
}
 8004506:	bf00      	nop
 8004508:	e7fe      	b.n	8004508 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800450a:	4b1a      	ldr	r3, [pc, #104]	; (8004574 <xTimerGenericCommand+0x98>)
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	2b00      	cmp	r3, #0
 8004510:	d02a      	beq.n	8004568 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8004512:	68bb      	ldr	r3, [r7, #8]
 8004514:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800451e:	68bb      	ldr	r3, [r7, #8]
 8004520:	2b05      	cmp	r3, #5
 8004522:	dc18      	bgt.n	8004556 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8004524:	f7ff feb2 	bl	800428c <xTaskGetSchedulerState>
 8004528:	4603      	mov	r3, r0
 800452a:	2b02      	cmp	r3, #2
 800452c:	d109      	bne.n	8004542 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800452e:	4b11      	ldr	r3, [pc, #68]	; (8004574 <xTimerGenericCommand+0x98>)
 8004530:	6818      	ldr	r0, [r3, #0]
 8004532:	f107 0110 	add.w	r1, r7, #16
 8004536:	2300      	movs	r3, #0
 8004538:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800453a:	f7fe fc7f 	bl	8002e3c <xQueueGenericSend>
 800453e:	6278      	str	r0, [r7, #36]	; 0x24
 8004540:	e012      	b.n	8004568 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8004542:	4b0c      	ldr	r3, [pc, #48]	; (8004574 <xTimerGenericCommand+0x98>)
 8004544:	6818      	ldr	r0, [r3, #0]
 8004546:	f107 0110 	add.w	r1, r7, #16
 800454a:	2300      	movs	r3, #0
 800454c:	2200      	movs	r2, #0
 800454e:	f7fe fc75 	bl	8002e3c <xQueueGenericSend>
 8004552:	6278      	str	r0, [r7, #36]	; 0x24
 8004554:	e008      	b.n	8004568 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8004556:	4b07      	ldr	r3, [pc, #28]	; (8004574 <xTimerGenericCommand+0x98>)
 8004558:	6818      	ldr	r0, [r3, #0]
 800455a:	f107 0110 	add.w	r1, r7, #16
 800455e:	2300      	movs	r3, #0
 8004560:	683a      	ldr	r2, [r7, #0]
 8004562:	f7fe fd69 	bl	8003038 <xQueueGenericSendFromISR>
 8004566:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8004568:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800456a:	4618      	mov	r0, r3
 800456c:	3728      	adds	r7, #40	; 0x28
 800456e:	46bd      	mov	sp, r7
 8004570:	bd80      	pop	{r7, pc}
 8004572:	bf00      	nop
 8004574:	20000df4 	.word	0x20000df4

08004578 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8004578:	b580      	push	{r7, lr}
 800457a:	b088      	sub	sp, #32
 800457c:	af02      	add	r7, sp, #8
 800457e:	6078      	str	r0, [r7, #4]
 8004580:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004582:	4b1c      	ldr	r3, [pc, #112]	; (80045f4 <prvProcessExpiredTimer+0x7c>)
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	68db      	ldr	r3, [r3, #12]
 8004588:	68db      	ldr	r3, [r3, #12]
 800458a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800458c:	697b      	ldr	r3, [r7, #20]
 800458e:	3304      	adds	r3, #4
 8004590:	4618      	mov	r0, r3
 8004592:	f7fe fae9 	bl	8002b68 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8004596:	697b      	ldr	r3, [r7, #20]
 8004598:	69db      	ldr	r3, [r3, #28]
 800459a:	2b01      	cmp	r3, #1
 800459c:	d122      	bne.n	80045e4 <prvProcessExpiredTimer+0x6c>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800459e:	697b      	ldr	r3, [r7, #20]
 80045a0:	699a      	ldr	r2, [r3, #24]
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	18d1      	adds	r1, r2, r3
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	683a      	ldr	r2, [r7, #0]
 80045aa:	6978      	ldr	r0, [r7, #20]
 80045ac:	f000 f8c8 	bl	8004740 <prvInsertTimerInActiveList>
 80045b0:	4603      	mov	r3, r0
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d016      	beq.n	80045e4 <prvProcessExpiredTimer+0x6c>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80045b6:	2300      	movs	r3, #0
 80045b8:	9300      	str	r3, [sp, #0]
 80045ba:	2300      	movs	r3, #0
 80045bc:	687a      	ldr	r2, [r7, #4]
 80045be:	2100      	movs	r1, #0
 80045c0:	6978      	ldr	r0, [r7, #20]
 80045c2:	f7ff ff8b 	bl	80044dc <xTimerGenericCommand>
 80045c6:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80045c8:	693b      	ldr	r3, [r7, #16]
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d10a      	bne.n	80045e4 <prvProcessExpiredTimer+0x6c>
	__asm volatile
 80045ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80045d2:	f383 8811 	msr	BASEPRI, r3
 80045d6:	f3bf 8f6f 	isb	sy
 80045da:	f3bf 8f4f 	dsb	sy
 80045de:	60fb      	str	r3, [r7, #12]
}
 80045e0:	bf00      	nop
 80045e2:	e7fe      	b.n	80045e2 <prvProcessExpiredTimer+0x6a>
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80045e4:	697b      	ldr	r3, [r7, #20]
 80045e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045e8:	6978      	ldr	r0, [r7, #20]
 80045ea:	4798      	blx	r3
}
 80045ec:	bf00      	nop
 80045ee:	3718      	adds	r7, #24
 80045f0:	46bd      	mov	sp, r7
 80045f2:	bd80      	pop	{r7, pc}
 80045f4:	20000dec 	.word	0x20000dec

080045f8 <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
 80045f8:	b580      	push	{r7, lr}
 80045fa:	b084      	sub	sp, #16
 80045fc:	af00      	add	r7, sp, #0
 80045fe:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8004600:	f107 0308 	add.w	r3, r7, #8
 8004604:	4618      	mov	r0, r3
 8004606:	f000 f857 	bl	80046b8 <prvGetNextExpireTime>
 800460a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800460c:	68bb      	ldr	r3, [r7, #8]
 800460e:	4619      	mov	r1, r3
 8004610:	68f8      	ldr	r0, [r7, #12]
 8004612:	f000 f803 	bl	800461c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8004616:	f000 f8d5 	bl	80047c4 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800461a:	e7f1      	b.n	8004600 <prvTimerTask+0x8>

0800461c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800461c:	b580      	push	{r7, lr}
 800461e:	b084      	sub	sp, #16
 8004620:	af00      	add	r7, sp, #0
 8004622:	6078      	str	r0, [r7, #4]
 8004624:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8004626:	f7ff fa3f 	bl	8003aa8 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800462a:	f107 0308 	add.w	r3, r7, #8
 800462e:	4618      	mov	r0, r3
 8004630:	f000 f866 	bl	8004700 <prvSampleTimeNow>
 8004634:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8004636:	68bb      	ldr	r3, [r7, #8]
 8004638:	2b00      	cmp	r3, #0
 800463a:	d130      	bne.n	800469e <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800463c:	683b      	ldr	r3, [r7, #0]
 800463e:	2b00      	cmp	r3, #0
 8004640:	d10a      	bne.n	8004658 <prvProcessTimerOrBlockTask+0x3c>
 8004642:	687a      	ldr	r2, [r7, #4]
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	429a      	cmp	r2, r3
 8004648:	d806      	bhi.n	8004658 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800464a:	f7ff fa3b 	bl	8003ac4 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800464e:	68f9      	ldr	r1, [r7, #12]
 8004650:	6878      	ldr	r0, [r7, #4]
 8004652:	f7ff ff91 	bl	8004578 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8004656:	e024      	b.n	80046a2 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8004658:	683b      	ldr	r3, [r7, #0]
 800465a:	2b00      	cmp	r3, #0
 800465c:	d008      	beq.n	8004670 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800465e:	4b13      	ldr	r3, [pc, #76]	; (80046ac <prvProcessTimerOrBlockTask+0x90>)
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	2b00      	cmp	r3, #0
 8004666:	bf0c      	ite	eq
 8004668:	2301      	moveq	r3, #1
 800466a:	2300      	movne	r3, #0
 800466c:	b2db      	uxtb	r3, r3
 800466e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8004670:	4b0f      	ldr	r3, [pc, #60]	; (80046b0 <prvProcessTimerOrBlockTask+0x94>)
 8004672:	6818      	ldr	r0, [r3, #0]
 8004674:	687a      	ldr	r2, [r7, #4]
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	1ad3      	subs	r3, r2, r3
 800467a:	683a      	ldr	r2, [r7, #0]
 800467c:	4619      	mov	r1, r3
 800467e:	f7fe ff8b 	bl	8003598 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8004682:	f7ff fa1f 	bl	8003ac4 <xTaskResumeAll>
 8004686:	4603      	mov	r3, r0
 8004688:	2b00      	cmp	r3, #0
 800468a:	d10a      	bne.n	80046a2 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800468c:	4b09      	ldr	r3, [pc, #36]	; (80046b4 <prvProcessTimerOrBlockTask+0x98>)
 800468e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004692:	601a      	str	r2, [r3, #0]
 8004694:	f3bf 8f4f 	dsb	sy
 8004698:	f3bf 8f6f 	isb	sy
}
 800469c:	e001      	b.n	80046a2 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800469e:	f7ff fa11 	bl	8003ac4 <xTaskResumeAll>
}
 80046a2:	bf00      	nop
 80046a4:	3710      	adds	r7, #16
 80046a6:	46bd      	mov	sp, r7
 80046a8:	bd80      	pop	{r7, pc}
 80046aa:	bf00      	nop
 80046ac:	20000df0 	.word	0x20000df0
 80046b0:	20000df4 	.word	0x20000df4
 80046b4:	e000ed04 	.word	0xe000ed04

080046b8 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80046b8:	b480      	push	{r7}
 80046ba:	b085      	sub	sp, #20
 80046bc:	af00      	add	r7, sp, #0
 80046be:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80046c0:	4b0e      	ldr	r3, [pc, #56]	; (80046fc <prvGetNextExpireTime+0x44>)
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	bf0c      	ite	eq
 80046ca:	2301      	moveq	r3, #1
 80046cc:	2300      	movne	r3, #0
 80046ce:	b2db      	uxtb	r3, r3
 80046d0:	461a      	mov	r2, r3
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d105      	bne.n	80046ea <prvGetNextExpireTime+0x32>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80046de:	4b07      	ldr	r3, [pc, #28]	; (80046fc <prvGetNextExpireTime+0x44>)
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	68db      	ldr	r3, [r3, #12]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	60fb      	str	r3, [r7, #12]
 80046e8:	e001      	b.n	80046ee <prvGetNextExpireTime+0x36>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80046ea:	2300      	movs	r3, #0
 80046ec:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80046ee:	68fb      	ldr	r3, [r7, #12]
}
 80046f0:	4618      	mov	r0, r3
 80046f2:	3714      	adds	r7, #20
 80046f4:	46bd      	mov	sp, r7
 80046f6:	bc80      	pop	{r7}
 80046f8:	4770      	bx	lr
 80046fa:	bf00      	nop
 80046fc:	20000dec 	.word	0x20000dec

08004700 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8004700:	b580      	push	{r7, lr}
 8004702:	b084      	sub	sp, #16
 8004704:	af00      	add	r7, sp, #0
 8004706:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8004708:	f7ff fa7a 	bl	8003c00 <xTaskGetTickCount>
 800470c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800470e:	4b0b      	ldr	r3, [pc, #44]	; (800473c <prvSampleTimeNow+0x3c>)
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	68fa      	ldr	r2, [r7, #12]
 8004714:	429a      	cmp	r2, r3
 8004716:	d205      	bcs.n	8004724 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8004718:	f000 f908 	bl	800492c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	2201      	movs	r2, #1
 8004720:	601a      	str	r2, [r3, #0]
 8004722:	e002      	b.n	800472a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	2200      	movs	r2, #0
 8004728:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800472a:	4a04      	ldr	r2, [pc, #16]	; (800473c <prvSampleTimeNow+0x3c>)
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8004730:	68fb      	ldr	r3, [r7, #12]
}
 8004732:	4618      	mov	r0, r3
 8004734:	3710      	adds	r7, #16
 8004736:	46bd      	mov	sp, r7
 8004738:	bd80      	pop	{r7, pc}
 800473a:	bf00      	nop
 800473c:	20000dfc 	.word	0x20000dfc

08004740 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8004740:	b580      	push	{r7, lr}
 8004742:	b086      	sub	sp, #24
 8004744:	af00      	add	r7, sp, #0
 8004746:	60f8      	str	r0, [r7, #12]
 8004748:	60b9      	str	r1, [r7, #8]
 800474a:	607a      	str	r2, [r7, #4]
 800474c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800474e:	2300      	movs	r3, #0
 8004750:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	68ba      	ldr	r2, [r7, #8]
 8004756:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	68fa      	ldr	r2, [r7, #12]
 800475c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800475e:	68ba      	ldr	r2, [r7, #8]
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	429a      	cmp	r2, r3
 8004764:	d812      	bhi.n	800478c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004766:	687a      	ldr	r2, [r7, #4]
 8004768:	683b      	ldr	r3, [r7, #0]
 800476a:	1ad2      	subs	r2, r2, r3
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	699b      	ldr	r3, [r3, #24]
 8004770:	429a      	cmp	r2, r3
 8004772:	d302      	bcc.n	800477a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8004774:	2301      	movs	r3, #1
 8004776:	617b      	str	r3, [r7, #20]
 8004778:	e01b      	b.n	80047b2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800477a:	4b10      	ldr	r3, [pc, #64]	; (80047bc <prvInsertTimerInActiveList+0x7c>)
 800477c:	681a      	ldr	r2, [r3, #0]
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	3304      	adds	r3, #4
 8004782:	4619      	mov	r1, r3
 8004784:	4610      	mov	r0, r2
 8004786:	f7fe f9b7 	bl	8002af8 <vListInsert>
 800478a:	e012      	b.n	80047b2 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800478c:	687a      	ldr	r2, [r7, #4]
 800478e:	683b      	ldr	r3, [r7, #0]
 8004790:	429a      	cmp	r2, r3
 8004792:	d206      	bcs.n	80047a2 <prvInsertTimerInActiveList+0x62>
 8004794:	68ba      	ldr	r2, [r7, #8]
 8004796:	683b      	ldr	r3, [r7, #0]
 8004798:	429a      	cmp	r2, r3
 800479a:	d302      	bcc.n	80047a2 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800479c:	2301      	movs	r3, #1
 800479e:	617b      	str	r3, [r7, #20]
 80047a0:	e007      	b.n	80047b2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80047a2:	4b07      	ldr	r3, [pc, #28]	; (80047c0 <prvInsertTimerInActiveList+0x80>)
 80047a4:	681a      	ldr	r2, [r3, #0]
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	3304      	adds	r3, #4
 80047aa:	4619      	mov	r1, r3
 80047ac:	4610      	mov	r0, r2
 80047ae:	f7fe f9a3 	bl	8002af8 <vListInsert>
		}
	}

	return xProcessTimerNow;
 80047b2:	697b      	ldr	r3, [r7, #20]
}
 80047b4:	4618      	mov	r0, r3
 80047b6:	3718      	adds	r7, #24
 80047b8:	46bd      	mov	sp, r7
 80047ba:	bd80      	pop	{r7, pc}
 80047bc:	20000df0 	.word	0x20000df0
 80047c0:	20000dec 	.word	0x20000dec

080047c4 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80047c4:	b580      	push	{r7, lr}
 80047c6:	b08e      	sub	sp, #56	; 0x38
 80047c8:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80047ca:	e09d      	b.n	8004908 <prvProcessReceivedCommands+0x144>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	da18      	bge.n	8004804 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80047d2:	1d3b      	adds	r3, r7, #4
 80047d4:	3304      	adds	r3, #4
 80047d6:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80047d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d10a      	bne.n	80047f4 <prvProcessReceivedCommands+0x30>
	__asm volatile
 80047de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80047e2:	f383 8811 	msr	BASEPRI, r3
 80047e6:	f3bf 8f6f 	isb	sy
 80047ea:	f3bf 8f4f 	dsb	sy
 80047ee:	61fb      	str	r3, [r7, #28]
}
 80047f0:	bf00      	nop
 80047f2:	e7fe      	b.n	80047f2 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80047f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80047fa:	6850      	ldr	r0, [r2, #4]
 80047fc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80047fe:	6892      	ldr	r2, [r2, #8]
 8004800:	4611      	mov	r1, r2
 8004802:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	2b00      	cmp	r3, #0
 8004808:	db7e      	blt.n	8004908 <prvProcessReceivedCommands+0x144>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800480e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004810:	695b      	ldr	r3, [r3, #20]
 8004812:	2b00      	cmp	r3, #0
 8004814:	d004      	beq.n	8004820 <prvProcessReceivedCommands+0x5c>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004816:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004818:	3304      	adds	r3, #4
 800481a:	4618      	mov	r0, r3
 800481c:	f7fe f9a4 	bl	8002b68 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8004820:	463b      	mov	r3, r7
 8004822:	4618      	mov	r0, r3
 8004824:	f7ff ff6c 	bl	8004700 <prvSampleTimeNow>
 8004828:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	2b09      	cmp	r3, #9
 800482e:	d86a      	bhi.n	8004906 <prvProcessReceivedCommands+0x142>
 8004830:	a201      	add	r2, pc, #4	; (adr r2, 8004838 <prvProcessReceivedCommands+0x74>)
 8004832:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004836:	bf00      	nop
 8004838:	08004861 	.word	0x08004861
 800483c:	08004861 	.word	0x08004861
 8004840:	08004861 	.word	0x08004861
 8004844:	08004909 	.word	0x08004909
 8004848:	080048bd 	.word	0x080048bd
 800484c:	080048f5 	.word	0x080048f5
 8004850:	08004861 	.word	0x08004861
 8004854:	08004861 	.word	0x08004861
 8004858:	08004909 	.word	0x08004909
 800485c:	080048bd 	.word	0x080048bd
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8004860:	68ba      	ldr	r2, [r7, #8]
 8004862:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004864:	699b      	ldr	r3, [r3, #24]
 8004866:	18d1      	adds	r1, r2, r3
 8004868:	68bb      	ldr	r3, [r7, #8]
 800486a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800486c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800486e:	f7ff ff67 	bl	8004740 <prvInsertTimerInActiveList>
 8004872:	4603      	mov	r3, r0
 8004874:	2b00      	cmp	r3, #0
 8004876:	d047      	beq.n	8004908 <prvProcessReceivedCommands+0x144>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004878:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800487a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800487c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800487e:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8004880:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004882:	69db      	ldr	r3, [r3, #28]
 8004884:	2b01      	cmp	r3, #1
 8004886:	d13f      	bne.n	8004908 <prvProcessReceivedCommands+0x144>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8004888:	68ba      	ldr	r2, [r7, #8]
 800488a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800488c:	699b      	ldr	r3, [r3, #24]
 800488e:	441a      	add	r2, r3
 8004890:	2300      	movs	r3, #0
 8004892:	9300      	str	r3, [sp, #0]
 8004894:	2300      	movs	r3, #0
 8004896:	2100      	movs	r1, #0
 8004898:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800489a:	f7ff fe1f 	bl	80044dc <xTimerGenericCommand>
 800489e:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80048a0:	6a3b      	ldr	r3, [r7, #32]
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d130      	bne.n	8004908 <prvProcessReceivedCommands+0x144>
	__asm volatile
 80048a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80048aa:	f383 8811 	msr	BASEPRI, r3
 80048ae:	f3bf 8f6f 	isb	sy
 80048b2:	f3bf 8f4f 	dsb	sy
 80048b6:	61bb      	str	r3, [r7, #24]
}
 80048b8:	bf00      	nop
 80048ba:	e7fe      	b.n	80048ba <prvProcessReceivedCommands+0xf6>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80048bc:	68ba      	ldr	r2, [r7, #8]
 80048be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80048c0:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80048c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80048c4:	699b      	ldr	r3, [r3, #24]
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	d10a      	bne.n	80048e0 <prvProcessReceivedCommands+0x11c>
	__asm volatile
 80048ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80048ce:	f383 8811 	msr	BASEPRI, r3
 80048d2:	f3bf 8f6f 	isb	sy
 80048d6:	f3bf 8f4f 	dsb	sy
 80048da:	617b      	str	r3, [r7, #20]
}
 80048dc:	bf00      	nop
 80048de:	e7fe      	b.n	80048de <prvProcessReceivedCommands+0x11a>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80048e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80048e2:	699a      	ldr	r2, [r3, #24]
 80048e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048e6:	18d1      	adds	r1, r2, r3
 80048e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048ea:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80048ec:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80048ee:	f7ff ff27 	bl	8004740 <prvInsertTimerInActiveList>
					break;
 80048f2:	e009      	b.n	8004908 <prvProcessReceivedCommands+0x144>
					#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
					{
						/* The timer could have been allocated statically or
						dynamically, so check before attempting to free the
						memory. */
						if( pxTimer->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 80048f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80048f6:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	d104      	bne.n	8004908 <prvProcessReceivedCommands+0x144>
						{
							vPortFree( pxTimer );
 80048fe:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004900:	f000 fb68 	bl	8004fd4 <vPortFree>
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8004904:	e000      	b.n	8004908 <prvProcessReceivedCommands+0x144>

				default	:
					/* Don't expect to get here. */
					break;
 8004906:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8004908:	4b07      	ldr	r3, [pc, #28]	; (8004928 <prvProcessReceivedCommands+0x164>)
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	1d39      	adds	r1, r7, #4
 800490e:	2200      	movs	r2, #0
 8004910:	4618      	mov	r0, r3
 8004912:	f7fe fc29 	bl	8003168 <xQueueReceive>
 8004916:	4603      	mov	r3, r0
 8004918:	2b00      	cmp	r3, #0
 800491a:	f47f af57 	bne.w	80047cc <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800491e:	bf00      	nop
 8004920:	bf00      	nop
 8004922:	3730      	adds	r7, #48	; 0x30
 8004924:	46bd      	mov	sp, r7
 8004926:	bd80      	pop	{r7, pc}
 8004928:	20000df4 	.word	0x20000df4

0800492c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800492c:	b580      	push	{r7, lr}
 800492e:	b088      	sub	sp, #32
 8004930:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8004932:	e045      	b.n	80049c0 <prvSwitchTimerLists+0x94>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004934:	4b2c      	ldr	r3, [pc, #176]	; (80049e8 <prvSwitchTimerLists+0xbc>)
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	68db      	ldr	r3, [r3, #12]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 800493e:	4b2a      	ldr	r3, [pc, #168]	; (80049e8 <prvSwitchTimerLists+0xbc>)
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	68db      	ldr	r3, [r3, #12]
 8004944:	68db      	ldr	r3, [r3, #12]
 8004946:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	3304      	adds	r3, #4
 800494c:	4618      	mov	r0, r3
 800494e:	f7fe f90b 	bl	8002b68 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004956:	68f8      	ldr	r0, [r7, #12]
 8004958:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	69db      	ldr	r3, [r3, #28]
 800495e:	2b01      	cmp	r3, #1
 8004960:	d12e      	bne.n	80049c0 <prvSwitchTimerLists+0x94>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	699b      	ldr	r3, [r3, #24]
 8004966:	693a      	ldr	r2, [r7, #16]
 8004968:	4413      	add	r3, r2
 800496a:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800496c:	68ba      	ldr	r2, [r7, #8]
 800496e:	693b      	ldr	r3, [r7, #16]
 8004970:	429a      	cmp	r2, r3
 8004972:	d90e      	bls.n	8004992 <prvSwitchTimerLists+0x66>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	68ba      	ldr	r2, [r7, #8]
 8004978:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	68fa      	ldr	r2, [r7, #12]
 800497e:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8004980:	4b19      	ldr	r3, [pc, #100]	; (80049e8 <prvSwitchTimerLists+0xbc>)
 8004982:	681a      	ldr	r2, [r3, #0]
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	3304      	adds	r3, #4
 8004988:	4619      	mov	r1, r3
 800498a:	4610      	mov	r0, r2
 800498c:	f7fe f8b4 	bl	8002af8 <vListInsert>
 8004990:	e016      	b.n	80049c0 <prvSwitchTimerLists+0x94>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8004992:	2300      	movs	r3, #0
 8004994:	9300      	str	r3, [sp, #0]
 8004996:	2300      	movs	r3, #0
 8004998:	693a      	ldr	r2, [r7, #16]
 800499a:	2100      	movs	r1, #0
 800499c:	68f8      	ldr	r0, [r7, #12]
 800499e:	f7ff fd9d 	bl	80044dc <xTimerGenericCommand>
 80049a2:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d10a      	bne.n	80049c0 <prvSwitchTimerLists+0x94>
	__asm volatile
 80049aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80049ae:	f383 8811 	msr	BASEPRI, r3
 80049b2:	f3bf 8f6f 	isb	sy
 80049b6:	f3bf 8f4f 	dsb	sy
 80049ba:	603b      	str	r3, [r7, #0]
}
 80049bc:	bf00      	nop
 80049be:	e7fe      	b.n	80049be <prvSwitchTimerLists+0x92>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80049c0:	4b09      	ldr	r3, [pc, #36]	; (80049e8 <prvSwitchTimerLists+0xbc>)
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d1b4      	bne.n	8004934 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80049ca:	4b07      	ldr	r3, [pc, #28]	; (80049e8 <prvSwitchTimerLists+0xbc>)
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 80049d0:	4b06      	ldr	r3, [pc, #24]	; (80049ec <prvSwitchTimerLists+0xc0>)
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	4a04      	ldr	r2, [pc, #16]	; (80049e8 <prvSwitchTimerLists+0xbc>)
 80049d6:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80049d8:	4a04      	ldr	r2, [pc, #16]	; (80049ec <prvSwitchTimerLists+0xc0>)
 80049da:	697b      	ldr	r3, [r7, #20]
 80049dc:	6013      	str	r3, [r2, #0]
}
 80049de:	bf00      	nop
 80049e0:	3718      	adds	r7, #24
 80049e2:	46bd      	mov	sp, r7
 80049e4:	bd80      	pop	{r7, pc}
 80049e6:	bf00      	nop
 80049e8:	20000dec 	.word	0x20000dec
 80049ec:	20000df0 	.word	0x20000df0

080049f0 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80049f0:	b580      	push	{r7, lr}
 80049f2:	b082      	sub	sp, #8
 80049f4:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80049f6:	f000 f929 	bl	8004c4c <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80049fa:	4b15      	ldr	r3, [pc, #84]	; (8004a50 <prvCheckForValidListAndQueue+0x60>)
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d120      	bne.n	8004a44 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8004a02:	4814      	ldr	r0, [pc, #80]	; (8004a54 <prvCheckForValidListAndQueue+0x64>)
 8004a04:	f7fe f82a 	bl	8002a5c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8004a08:	4813      	ldr	r0, [pc, #76]	; (8004a58 <prvCheckForValidListAndQueue+0x68>)
 8004a0a:	f7fe f827 	bl	8002a5c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8004a0e:	4b13      	ldr	r3, [pc, #76]	; (8004a5c <prvCheckForValidListAndQueue+0x6c>)
 8004a10:	4a10      	ldr	r2, [pc, #64]	; (8004a54 <prvCheckForValidListAndQueue+0x64>)
 8004a12:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8004a14:	4b12      	ldr	r3, [pc, #72]	; (8004a60 <prvCheckForValidListAndQueue+0x70>)
 8004a16:	4a10      	ldr	r2, [pc, #64]	; (8004a58 <prvCheckForValidListAndQueue+0x68>)
 8004a18:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8004a1a:	2300      	movs	r3, #0
 8004a1c:	9300      	str	r3, [sp, #0]
 8004a1e:	4b11      	ldr	r3, [pc, #68]	; (8004a64 <prvCheckForValidListAndQueue+0x74>)
 8004a20:	4a11      	ldr	r2, [pc, #68]	; (8004a68 <prvCheckForValidListAndQueue+0x78>)
 8004a22:	2110      	movs	r1, #16
 8004a24:	200a      	movs	r0, #10
 8004a26:	f7fe f931 	bl	8002c8c <xQueueGenericCreateStatic>
 8004a2a:	4603      	mov	r3, r0
 8004a2c:	4a08      	ldr	r2, [pc, #32]	; (8004a50 <prvCheckForValidListAndQueue+0x60>)
 8004a2e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8004a30:	4b07      	ldr	r3, [pc, #28]	; (8004a50 <prvCheckForValidListAndQueue+0x60>)
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	2b00      	cmp	r3, #0
 8004a36:	d005      	beq.n	8004a44 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8004a38:	4b05      	ldr	r3, [pc, #20]	; (8004a50 <prvCheckForValidListAndQueue+0x60>)
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	490b      	ldr	r1, [pc, #44]	; (8004a6c <prvCheckForValidListAndQueue+0x7c>)
 8004a3e:	4618      	mov	r0, r3
 8004a40:	f7fe fd82 	bl	8003548 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8004a44:	f000 f932 	bl	8004cac <vPortExitCritical>
}
 8004a48:	bf00      	nop
 8004a4a:	46bd      	mov	sp, r7
 8004a4c:	bd80      	pop	{r7, pc}
 8004a4e:	bf00      	nop
 8004a50:	20000df4 	.word	0x20000df4
 8004a54:	20000dc4 	.word	0x20000dc4
 8004a58:	20000dd8 	.word	0x20000dd8
 8004a5c:	20000dec 	.word	0x20000dec
 8004a60:	20000df0 	.word	0x20000df0
 8004a64:	20000ea0 	.word	0x20000ea0
 8004a68:	20000e00 	.word	0x20000e00
 8004a6c:	0800548c 	.word	0x0800548c

08004a70 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8004a70:	b480      	push	{r7}
 8004a72:	b085      	sub	sp, #20
 8004a74:	af00      	add	r7, sp, #0
 8004a76:	60f8      	str	r0, [r7, #12]
 8004a78:	60b9      	str	r1, [r7, #8]
 8004a7a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	3b04      	subs	r3, #4
 8004a80:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8004a88:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	3b04      	subs	r3, #4
 8004a8e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8004a90:	68bb      	ldr	r3, [r7, #8]
 8004a92:	f023 0201 	bic.w	r2, r3, #1
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	3b04      	subs	r3, #4
 8004a9e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8004aa0:	4a08      	ldr	r2, [pc, #32]	; (8004ac4 <pxPortInitialiseStack+0x54>)
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	3b14      	subs	r3, #20
 8004aaa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8004aac:	687a      	ldr	r2, [r7, #4]
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	3b20      	subs	r3, #32
 8004ab6:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8004ab8:	68fb      	ldr	r3, [r7, #12]
}
 8004aba:	4618      	mov	r0, r3
 8004abc:	3714      	adds	r7, #20
 8004abe:	46bd      	mov	sp, r7
 8004ac0:	bc80      	pop	{r7}
 8004ac2:	4770      	bx	lr
 8004ac4:	08004ac9 	.word	0x08004ac9

08004ac8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8004ac8:	b480      	push	{r7}
 8004aca:	b085      	sub	sp, #20
 8004acc:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 8004ace:	2300      	movs	r3, #0
 8004ad0:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8004ad2:	4b12      	ldr	r3, [pc, #72]	; (8004b1c <prvTaskExitError+0x54>)
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ada:	d00a      	beq.n	8004af2 <prvTaskExitError+0x2a>
	__asm volatile
 8004adc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ae0:	f383 8811 	msr	BASEPRI, r3
 8004ae4:	f3bf 8f6f 	isb	sy
 8004ae8:	f3bf 8f4f 	dsb	sy
 8004aec:	60fb      	str	r3, [r7, #12]
}
 8004aee:	bf00      	nop
 8004af0:	e7fe      	b.n	8004af0 <prvTaskExitError+0x28>
	__asm volatile
 8004af2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004af6:	f383 8811 	msr	BASEPRI, r3
 8004afa:	f3bf 8f6f 	isb	sy
 8004afe:	f3bf 8f4f 	dsb	sy
 8004b02:	60bb      	str	r3, [r7, #8]
}
 8004b04:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8004b06:	bf00      	nop
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d0fc      	beq.n	8004b08 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8004b0e:	bf00      	nop
 8004b10:	bf00      	nop
 8004b12:	3714      	adds	r7, #20
 8004b14:	46bd      	mov	sp, r7
 8004b16:	bc80      	pop	{r7}
 8004b18:	4770      	bx	lr
 8004b1a:	bf00      	nop
 8004b1c:	2000000c 	.word	0x2000000c

08004b20 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8004b20:	4b07      	ldr	r3, [pc, #28]	; (8004b40 <pxCurrentTCBConst2>)
 8004b22:	6819      	ldr	r1, [r3, #0]
 8004b24:	6808      	ldr	r0, [r1, #0]
 8004b26:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8004b2a:	f380 8809 	msr	PSP, r0
 8004b2e:	f3bf 8f6f 	isb	sy
 8004b32:	f04f 0000 	mov.w	r0, #0
 8004b36:	f380 8811 	msr	BASEPRI, r0
 8004b3a:	f04e 0e0d 	orr.w	lr, lr, #13
 8004b3e:	4770      	bx	lr

08004b40 <pxCurrentTCBConst2>:
 8004b40:	200008c4 	.word	0x200008c4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8004b44:	bf00      	nop
 8004b46:	bf00      	nop

08004b48 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8004b48:	4806      	ldr	r0, [pc, #24]	; (8004b64 <prvPortStartFirstTask+0x1c>)
 8004b4a:	6800      	ldr	r0, [r0, #0]
 8004b4c:	6800      	ldr	r0, [r0, #0]
 8004b4e:	f380 8808 	msr	MSP, r0
 8004b52:	b662      	cpsie	i
 8004b54:	b661      	cpsie	f
 8004b56:	f3bf 8f4f 	dsb	sy
 8004b5a:	f3bf 8f6f 	isb	sy
 8004b5e:	df00      	svc	0
 8004b60:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8004b62:	bf00      	nop
 8004b64:	e000ed08 	.word	0xe000ed08

08004b68 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8004b68:	b580      	push	{r7, lr}
 8004b6a:	b084      	sub	sp, #16
 8004b6c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8004b6e:	4b32      	ldr	r3, [pc, #200]	; (8004c38 <xPortStartScheduler+0xd0>)
 8004b70:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8004b72:	68fb      	ldr	r3, [r7, #12]
 8004b74:	781b      	ldrb	r3, [r3, #0]
 8004b76:	b2db      	uxtb	r3, r3
 8004b78:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	22ff      	movs	r2, #255	; 0xff
 8004b7e:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	781b      	ldrb	r3, [r3, #0]
 8004b84:	b2db      	uxtb	r3, r3
 8004b86:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8004b88:	78fb      	ldrb	r3, [r7, #3]
 8004b8a:	b2db      	uxtb	r3, r3
 8004b8c:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8004b90:	b2da      	uxtb	r2, r3
 8004b92:	4b2a      	ldr	r3, [pc, #168]	; (8004c3c <xPortStartScheduler+0xd4>)
 8004b94:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8004b96:	4b2a      	ldr	r3, [pc, #168]	; (8004c40 <xPortStartScheduler+0xd8>)
 8004b98:	2207      	movs	r2, #7
 8004b9a:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004b9c:	e009      	b.n	8004bb2 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8004b9e:	4b28      	ldr	r3, [pc, #160]	; (8004c40 <xPortStartScheduler+0xd8>)
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	3b01      	subs	r3, #1
 8004ba4:	4a26      	ldr	r2, [pc, #152]	; (8004c40 <xPortStartScheduler+0xd8>)
 8004ba6:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8004ba8:	78fb      	ldrb	r3, [r7, #3]
 8004baa:	b2db      	uxtb	r3, r3
 8004bac:	005b      	lsls	r3, r3, #1
 8004bae:	b2db      	uxtb	r3, r3
 8004bb0:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004bb2:	78fb      	ldrb	r3, [r7, #3]
 8004bb4:	b2db      	uxtb	r3, r3
 8004bb6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004bba:	2b80      	cmp	r3, #128	; 0x80
 8004bbc:	d0ef      	beq.n	8004b9e <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8004bbe:	4b20      	ldr	r3, [pc, #128]	; (8004c40 <xPortStartScheduler+0xd8>)
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	f1c3 0307 	rsb	r3, r3, #7
 8004bc6:	2b04      	cmp	r3, #4
 8004bc8:	d00a      	beq.n	8004be0 <xPortStartScheduler+0x78>
	__asm volatile
 8004bca:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004bce:	f383 8811 	msr	BASEPRI, r3
 8004bd2:	f3bf 8f6f 	isb	sy
 8004bd6:	f3bf 8f4f 	dsb	sy
 8004bda:	60bb      	str	r3, [r7, #8]
}
 8004bdc:	bf00      	nop
 8004bde:	e7fe      	b.n	8004bde <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8004be0:	4b17      	ldr	r3, [pc, #92]	; (8004c40 <xPortStartScheduler+0xd8>)
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	021b      	lsls	r3, r3, #8
 8004be6:	4a16      	ldr	r2, [pc, #88]	; (8004c40 <xPortStartScheduler+0xd8>)
 8004be8:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8004bea:	4b15      	ldr	r3, [pc, #84]	; (8004c40 <xPortStartScheduler+0xd8>)
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8004bf2:	4a13      	ldr	r2, [pc, #76]	; (8004c40 <xPortStartScheduler+0xd8>)
 8004bf4:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	b2da      	uxtb	r2, r3
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8004bfe:	4b11      	ldr	r3, [pc, #68]	; (8004c44 <xPortStartScheduler+0xdc>)
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	4a10      	ldr	r2, [pc, #64]	; (8004c44 <xPortStartScheduler+0xdc>)
 8004c04:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004c08:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8004c0a:	4b0e      	ldr	r3, [pc, #56]	; (8004c44 <xPortStartScheduler+0xdc>)
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	4a0d      	ldr	r2, [pc, #52]	; (8004c44 <xPortStartScheduler+0xdc>)
 8004c10:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8004c14:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8004c16:	f000 f8b9 	bl	8004d8c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8004c1a:	4b0b      	ldr	r3, [pc, #44]	; (8004c48 <xPortStartScheduler+0xe0>)
 8004c1c:	2200      	movs	r2, #0
 8004c1e:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8004c20:	f7ff ff92 	bl	8004b48 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8004c24:	f7ff f8b8 	bl	8003d98 <vTaskSwitchContext>
	prvTaskExitError();
 8004c28:	f7ff ff4e 	bl	8004ac8 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8004c2c:	2300      	movs	r3, #0
}
 8004c2e:	4618      	mov	r0, r3
 8004c30:	3710      	adds	r7, #16
 8004c32:	46bd      	mov	sp, r7
 8004c34:	bd80      	pop	{r7, pc}
 8004c36:	bf00      	nop
 8004c38:	e000e400 	.word	0xe000e400
 8004c3c:	20000ef0 	.word	0x20000ef0
 8004c40:	20000ef4 	.word	0x20000ef4
 8004c44:	e000ed20 	.word	0xe000ed20
 8004c48:	2000000c 	.word	0x2000000c

08004c4c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8004c4c:	b480      	push	{r7}
 8004c4e:	b083      	sub	sp, #12
 8004c50:	af00      	add	r7, sp, #0
	__asm volatile
 8004c52:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c56:	f383 8811 	msr	BASEPRI, r3
 8004c5a:	f3bf 8f6f 	isb	sy
 8004c5e:	f3bf 8f4f 	dsb	sy
 8004c62:	607b      	str	r3, [r7, #4]
}
 8004c64:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8004c66:	4b0f      	ldr	r3, [pc, #60]	; (8004ca4 <vPortEnterCritical+0x58>)
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	3301      	adds	r3, #1
 8004c6c:	4a0d      	ldr	r2, [pc, #52]	; (8004ca4 <vPortEnterCritical+0x58>)
 8004c6e:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8004c70:	4b0c      	ldr	r3, [pc, #48]	; (8004ca4 <vPortEnterCritical+0x58>)
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	2b01      	cmp	r3, #1
 8004c76:	d10f      	bne.n	8004c98 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8004c78:	4b0b      	ldr	r3, [pc, #44]	; (8004ca8 <vPortEnterCritical+0x5c>)
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	b2db      	uxtb	r3, r3
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	d00a      	beq.n	8004c98 <vPortEnterCritical+0x4c>
	__asm volatile
 8004c82:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c86:	f383 8811 	msr	BASEPRI, r3
 8004c8a:	f3bf 8f6f 	isb	sy
 8004c8e:	f3bf 8f4f 	dsb	sy
 8004c92:	603b      	str	r3, [r7, #0]
}
 8004c94:	bf00      	nop
 8004c96:	e7fe      	b.n	8004c96 <vPortEnterCritical+0x4a>
	}
}
 8004c98:	bf00      	nop
 8004c9a:	370c      	adds	r7, #12
 8004c9c:	46bd      	mov	sp, r7
 8004c9e:	bc80      	pop	{r7}
 8004ca0:	4770      	bx	lr
 8004ca2:	bf00      	nop
 8004ca4:	2000000c 	.word	0x2000000c
 8004ca8:	e000ed04 	.word	0xe000ed04

08004cac <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8004cac:	b480      	push	{r7}
 8004cae:	b083      	sub	sp, #12
 8004cb0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8004cb2:	4b11      	ldr	r3, [pc, #68]	; (8004cf8 <vPortExitCritical+0x4c>)
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d10a      	bne.n	8004cd0 <vPortExitCritical+0x24>
	__asm volatile
 8004cba:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004cbe:	f383 8811 	msr	BASEPRI, r3
 8004cc2:	f3bf 8f6f 	isb	sy
 8004cc6:	f3bf 8f4f 	dsb	sy
 8004cca:	607b      	str	r3, [r7, #4]
}
 8004ccc:	bf00      	nop
 8004cce:	e7fe      	b.n	8004cce <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8004cd0:	4b09      	ldr	r3, [pc, #36]	; (8004cf8 <vPortExitCritical+0x4c>)
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	3b01      	subs	r3, #1
 8004cd6:	4a08      	ldr	r2, [pc, #32]	; (8004cf8 <vPortExitCritical+0x4c>)
 8004cd8:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8004cda:	4b07      	ldr	r3, [pc, #28]	; (8004cf8 <vPortExitCritical+0x4c>)
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d105      	bne.n	8004cee <vPortExitCritical+0x42>
 8004ce2:	2300      	movs	r3, #0
 8004ce4:	603b      	str	r3, [r7, #0]
	__asm volatile
 8004ce6:	683b      	ldr	r3, [r7, #0]
 8004ce8:	f383 8811 	msr	BASEPRI, r3
}
 8004cec:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8004cee:	bf00      	nop
 8004cf0:	370c      	adds	r7, #12
 8004cf2:	46bd      	mov	sp, r7
 8004cf4:	bc80      	pop	{r7}
 8004cf6:	4770      	bx	lr
 8004cf8:	2000000c 	.word	0x2000000c
 8004cfc:	00000000 	.word	0x00000000

08004d00 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8004d00:	f3ef 8009 	mrs	r0, PSP
 8004d04:	f3bf 8f6f 	isb	sy
 8004d08:	4b0d      	ldr	r3, [pc, #52]	; (8004d40 <pxCurrentTCBConst>)
 8004d0a:	681a      	ldr	r2, [r3, #0]
 8004d0c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8004d10:	6010      	str	r0, [r2, #0]
 8004d12:	e92d 4008 	stmdb	sp!, {r3, lr}
 8004d16:	f04f 0050 	mov.w	r0, #80	; 0x50
 8004d1a:	f380 8811 	msr	BASEPRI, r0
 8004d1e:	f7ff f83b 	bl	8003d98 <vTaskSwitchContext>
 8004d22:	f04f 0000 	mov.w	r0, #0
 8004d26:	f380 8811 	msr	BASEPRI, r0
 8004d2a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8004d2e:	6819      	ldr	r1, [r3, #0]
 8004d30:	6808      	ldr	r0, [r1, #0]
 8004d32:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8004d36:	f380 8809 	msr	PSP, r0
 8004d3a:	f3bf 8f6f 	isb	sy
 8004d3e:	4770      	bx	lr

08004d40 <pxCurrentTCBConst>:
 8004d40:	200008c4 	.word	0x200008c4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8004d44:	bf00      	nop
 8004d46:	bf00      	nop

08004d48 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8004d48:	b580      	push	{r7, lr}
 8004d4a:	b082      	sub	sp, #8
 8004d4c:	af00      	add	r7, sp, #0
	__asm volatile
 8004d4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d52:	f383 8811 	msr	BASEPRI, r3
 8004d56:	f3bf 8f6f 	isb	sy
 8004d5a:	f3bf 8f4f 	dsb	sy
 8004d5e:	607b      	str	r3, [r7, #4]
}
 8004d60:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8004d62:	f7fe ff5b 	bl	8003c1c <xTaskIncrementTick>
 8004d66:	4603      	mov	r3, r0
 8004d68:	2b00      	cmp	r3, #0
 8004d6a:	d003      	beq.n	8004d74 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8004d6c:	4b06      	ldr	r3, [pc, #24]	; (8004d88 <SysTick_Handler+0x40>)
 8004d6e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004d72:	601a      	str	r2, [r3, #0]
 8004d74:	2300      	movs	r3, #0
 8004d76:	603b      	str	r3, [r7, #0]
	__asm volatile
 8004d78:	683b      	ldr	r3, [r7, #0]
 8004d7a:	f383 8811 	msr	BASEPRI, r3
}
 8004d7e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8004d80:	bf00      	nop
 8004d82:	3708      	adds	r7, #8
 8004d84:	46bd      	mov	sp, r7
 8004d86:	bd80      	pop	{r7, pc}
 8004d88:	e000ed04 	.word	0xe000ed04

08004d8c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8004d8c:	b480      	push	{r7}
 8004d8e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8004d90:	4b0a      	ldr	r3, [pc, #40]	; (8004dbc <vPortSetupTimerInterrupt+0x30>)
 8004d92:	2200      	movs	r2, #0
 8004d94:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8004d96:	4b0a      	ldr	r3, [pc, #40]	; (8004dc0 <vPortSetupTimerInterrupt+0x34>)
 8004d98:	2200      	movs	r2, #0
 8004d9a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8004d9c:	4b09      	ldr	r3, [pc, #36]	; (8004dc4 <vPortSetupTimerInterrupt+0x38>)
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	4a09      	ldr	r2, [pc, #36]	; (8004dc8 <vPortSetupTimerInterrupt+0x3c>)
 8004da2:	fba2 2303 	umull	r2, r3, r2, r3
 8004da6:	099b      	lsrs	r3, r3, #6
 8004da8:	4a08      	ldr	r2, [pc, #32]	; (8004dcc <vPortSetupTimerInterrupt+0x40>)
 8004daa:	3b01      	subs	r3, #1
 8004dac:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8004dae:	4b03      	ldr	r3, [pc, #12]	; (8004dbc <vPortSetupTimerInterrupt+0x30>)
 8004db0:	2207      	movs	r2, #7
 8004db2:	601a      	str	r2, [r3, #0]
}
 8004db4:	bf00      	nop
 8004db6:	46bd      	mov	sp, r7
 8004db8:	bc80      	pop	{r7}
 8004dba:	4770      	bx	lr
 8004dbc:	e000e010 	.word	0xe000e010
 8004dc0:	e000e018 	.word	0xe000e018
 8004dc4:	20000000 	.word	0x20000000
 8004dc8:	10624dd3 	.word	0x10624dd3
 8004dcc:	e000e014 	.word	0xe000e014

08004dd0 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8004dd0:	b480      	push	{r7}
 8004dd2:	b085      	sub	sp, #20
 8004dd4:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8004dd6:	f3ef 8305 	mrs	r3, IPSR
 8004dda:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	2b0f      	cmp	r3, #15
 8004de0:	d914      	bls.n	8004e0c <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8004de2:	4a16      	ldr	r2, [pc, #88]	; (8004e3c <vPortValidateInterruptPriority+0x6c>)
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	4413      	add	r3, r2
 8004de8:	781b      	ldrb	r3, [r3, #0]
 8004dea:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8004dec:	4b14      	ldr	r3, [pc, #80]	; (8004e40 <vPortValidateInterruptPriority+0x70>)
 8004dee:	781b      	ldrb	r3, [r3, #0]
 8004df0:	7afa      	ldrb	r2, [r7, #11]
 8004df2:	429a      	cmp	r2, r3
 8004df4:	d20a      	bcs.n	8004e0c <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 8004df6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004dfa:	f383 8811 	msr	BASEPRI, r3
 8004dfe:	f3bf 8f6f 	isb	sy
 8004e02:	f3bf 8f4f 	dsb	sy
 8004e06:	607b      	str	r3, [r7, #4]
}
 8004e08:	bf00      	nop
 8004e0a:	e7fe      	b.n	8004e0a <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8004e0c:	4b0d      	ldr	r3, [pc, #52]	; (8004e44 <vPortValidateInterruptPriority+0x74>)
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8004e14:	4b0c      	ldr	r3, [pc, #48]	; (8004e48 <vPortValidateInterruptPriority+0x78>)
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	429a      	cmp	r2, r3
 8004e1a:	d90a      	bls.n	8004e32 <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8004e1c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e20:	f383 8811 	msr	BASEPRI, r3
 8004e24:	f3bf 8f6f 	isb	sy
 8004e28:	f3bf 8f4f 	dsb	sy
 8004e2c:	603b      	str	r3, [r7, #0]
}
 8004e2e:	bf00      	nop
 8004e30:	e7fe      	b.n	8004e30 <vPortValidateInterruptPriority+0x60>
	}
 8004e32:	bf00      	nop
 8004e34:	3714      	adds	r7, #20
 8004e36:	46bd      	mov	sp, r7
 8004e38:	bc80      	pop	{r7}
 8004e3a:	4770      	bx	lr
 8004e3c:	e000e3f0 	.word	0xe000e3f0
 8004e40:	20000ef0 	.word	0x20000ef0
 8004e44:	e000ed0c 	.word	0xe000ed0c
 8004e48:	20000ef4 	.word	0x20000ef4

08004e4c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8004e4c:	b580      	push	{r7, lr}
 8004e4e:	b08a      	sub	sp, #40	; 0x28
 8004e50:	af00      	add	r7, sp, #0
 8004e52:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8004e54:	2300      	movs	r3, #0
 8004e56:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8004e58:	f7fe fe26 	bl	8003aa8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8004e5c:	4b58      	ldr	r3, [pc, #352]	; (8004fc0 <pvPortMalloc+0x174>)
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	2b00      	cmp	r3, #0
 8004e62:	d101      	bne.n	8004e68 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8004e64:	f000 f910 	bl	8005088 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8004e68:	4b56      	ldr	r3, [pc, #344]	; (8004fc4 <pvPortMalloc+0x178>)
 8004e6a:	681a      	ldr	r2, [r3, #0]
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	4013      	ands	r3, r2
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	f040 808e 	bne.w	8004f92 <pvPortMalloc+0x146>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	d01d      	beq.n	8004eb8 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8004e7c:	2208      	movs	r2, #8
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	4413      	add	r3, r2
 8004e82:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	f003 0307 	and.w	r3, r3, #7
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	d014      	beq.n	8004eb8 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	f023 0307 	bic.w	r3, r3, #7
 8004e94:	3308      	adds	r3, #8
 8004e96:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	f003 0307 	and.w	r3, r3, #7
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	d00a      	beq.n	8004eb8 <pvPortMalloc+0x6c>
	__asm volatile
 8004ea2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ea6:	f383 8811 	msr	BASEPRI, r3
 8004eaa:	f3bf 8f6f 	isb	sy
 8004eae:	f3bf 8f4f 	dsb	sy
 8004eb2:	617b      	str	r3, [r7, #20]
}
 8004eb4:	bf00      	nop
 8004eb6:	e7fe      	b.n	8004eb6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	2b00      	cmp	r3, #0
 8004ebc:	d069      	beq.n	8004f92 <pvPortMalloc+0x146>
 8004ebe:	4b42      	ldr	r3, [pc, #264]	; (8004fc8 <pvPortMalloc+0x17c>)
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	687a      	ldr	r2, [r7, #4]
 8004ec4:	429a      	cmp	r2, r3
 8004ec6:	d864      	bhi.n	8004f92 <pvPortMalloc+0x146>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8004ec8:	4b40      	ldr	r3, [pc, #256]	; (8004fcc <pvPortMalloc+0x180>)
 8004eca:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8004ecc:	4b3f      	ldr	r3, [pc, #252]	; (8004fcc <pvPortMalloc+0x180>)
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004ed2:	e004      	b.n	8004ede <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8004ed4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ed6:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8004ed8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004ede:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ee0:	685b      	ldr	r3, [r3, #4]
 8004ee2:	687a      	ldr	r2, [r7, #4]
 8004ee4:	429a      	cmp	r2, r3
 8004ee6:	d903      	bls.n	8004ef0 <pvPortMalloc+0xa4>
 8004ee8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	2b00      	cmp	r3, #0
 8004eee:	d1f1      	bne.n	8004ed4 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8004ef0:	4b33      	ldr	r3, [pc, #204]	; (8004fc0 <pvPortMalloc+0x174>)
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004ef6:	429a      	cmp	r2, r3
 8004ef8:	d04b      	beq.n	8004f92 <pvPortMalloc+0x146>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8004efa:	6a3b      	ldr	r3, [r7, #32]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	2208      	movs	r2, #8
 8004f00:	4413      	add	r3, r2
 8004f02:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8004f04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f06:	681a      	ldr	r2, [r3, #0]
 8004f08:	6a3b      	ldr	r3, [r7, #32]
 8004f0a:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8004f0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f0e:	685a      	ldr	r2, [r3, #4]
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	1ad2      	subs	r2, r2, r3
 8004f14:	2308      	movs	r3, #8
 8004f16:	005b      	lsls	r3, r3, #1
 8004f18:	429a      	cmp	r2, r3
 8004f1a:	d91f      	bls.n	8004f5c <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8004f1c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	4413      	add	r3, r2
 8004f22:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004f24:	69bb      	ldr	r3, [r7, #24]
 8004f26:	f003 0307 	and.w	r3, r3, #7
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	d00a      	beq.n	8004f44 <pvPortMalloc+0xf8>
	__asm volatile
 8004f2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f32:	f383 8811 	msr	BASEPRI, r3
 8004f36:	f3bf 8f6f 	isb	sy
 8004f3a:	f3bf 8f4f 	dsb	sy
 8004f3e:	613b      	str	r3, [r7, #16]
}
 8004f40:	bf00      	nop
 8004f42:	e7fe      	b.n	8004f42 <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8004f44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f46:	685a      	ldr	r2, [r3, #4]
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	1ad2      	subs	r2, r2, r3
 8004f4c:	69bb      	ldr	r3, [r7, #24]
 8004f4e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8004f50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f52:	687a      	ldr	r2, [r7, #4]
 8004f54:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8004f56:	69b8      	ldr	r0, [r7, #24]
 8004f58:	f000 f8f8 	bl	800514c <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8004f5c:	4b1a      	ldr	r3, [pc, #104]	; (8004fc8 <pvPortMalloc+0x17c>)
 8004f5e:	681a      	ldr	r2, [r3, #0]
 8004f60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f62:	685b      	ldr	r3, [r3, #4]
 8004f64:	1ad3      	subs	r3, r2, r3
 8004f66:	4a18      	ldr	r2, [pc, #96]	; (8004fc8 <pvPortMalloc+0x17c>)
 8004f68:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8004f6a:	4b17      	ldr	r3, [pc, #92]	; (8004fc8 <pvPortMalloc+0x17c>)
 8004f6c:	681a      	ldr	r2, [r3, #0]
 8004f6e:	4b18      	ldr	r3, [pc, #96]	; (8004fd0 <pvPortMalloc+0x184>)
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	429a      	cmp	r2, r3
 8004f74:	d203      	bcs.n	8004f7e <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8004f76:	4b14      	ldr	r3, [pc, #80]	; (8004fc8 <pvPortMalloc+0x17c>)
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	4a15      	ldr	r2, [pc, #84]	; (8004fd0 <pvPortMalloc+0x184>)
 8004f7c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8004f7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f80:	685a      	ldr	r2, [r3, #4]
 8004f82:	4b10      	ldr	r3, [pc, #64]	; (8004fc4 <pvPortMalloc+0x178>)
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	431a      	orrs	r2, r3
 8004f88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f8a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8004f8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f8e:	2200      	movs	r2, #0
 8004f90:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8004f92:	f7fe fd97 	bl	8003ac4 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8004f96:	69fb      	ldr	r3, [r7, #28]
 8004f98:	f003 0307 	and.w	r3, r3, #7
 8004f9c:	2b00      	cmp	r3, #0
 8004f9e:	d00a      	beq.n	8004fb6 <pvPortMalloc+0x16a>
	__asm volatile
 8004fa0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004fa4:	f383 8811 	msr	BASEPRI, r3
 8004fa8:	f3bf 8f6f 	isb	sy
 8004fac:	f3bf 8f4f 	dsb	sy
 8004fb0:	60fb      	str	r3, [r7, #12]
}
 8004fb2:	bf00      	nop
 8004fb4:	e7fe      	b.n	8004fb4 <pvPortMalloc+0x168>
	return pvReturn;
 8004fb6:	69fb      	ldr	r3, [r7, #28]
}
 8004fb8:	4618      	mov	r0, r3
 8004fba:	3728      	adds	r7, #40	; 0x28
 8004fbc:	46bd      	mov	sp, r7
 8004fbe:	bd80      	pop	{r7, pc}
 8004fc0:	20001b00 	.word	0x20001b00
 8004fc4:	20001b0c 	.word	0x20001b0c
 8004fc8:	20001b04 	.word	0x20001b04
 8004fcc:	20001af8 	.word	0x20001af8
 8004fd0:	20001b08 	.word	0x20001b08

08004fd4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8004fd4:	b580      	push	{r7, lr}
 8004fd6:	b086      	sub	sp, #24
 8004fd8:	af00      	add	r7, sp, #0
 8004fda:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	d048      	beq.n	8005078 <vPortFree+0xa4>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8004fe6:	2308      	movs	r3, #8
 8004fe8:	425b      	negs	r3, r3
 8004fea:	697a      	ldr	r2, [r7, #20]
 8004fec:	4413      	add	r3, r2
 8004fee:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8004ff0:	697b      	ldr	r3, [r7, #20]
 8004ff2:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8004ff4:	693b      	ldr	r3, [r7, #16]
 8004ff6:	685a      	ldr	r2, [r3, #4]
 8004ff8:	4b21      	ldr	r3, [pc, #132]	; (8005080 <vPortFree+0xac>)
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	4013      	ands	r3, r2
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	d10a      	bne.n	8005018 <vPortFree+0x44>
	__asm volatile
 8005002:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005006:	f383 8811 	msr	BASEPRI, r3
 800500a:	f3bf 8f6f 	isb	sy
 800500e:	f3bf 8f4f 	dsb	sy
 8005012:	60fb      	str	r3, [r7, #12]
}
 8005014:	bf00      	nop
 8005016:	e7fe      	b.n	8005016 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8005018:	693b      	ldr	r3, [r7, #16]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	2b00      	cmp	r3, #0
 800501e:	d00a      	beq.n	8005036 <vPortFree+0x62>
	__asm volatile
 8005020:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005024:	f383 8811 	msr	BASEPRI, r3
 8005028:	f3bf 8f6f 	isb	sy
 800502c:	f3bf 8f4f 	dsb	sy
 8005030:	60bb      	str	r3, [r7, #8]
}
 8005032:	bf00      	nop
 8005034:	e7fe      	b.n	8005034 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8005036:	693b      	ldr	r3, [r7, #16]
 8005038:	685a      	ldr	r2, [r3, #4]
 800503a:	4b11      	ldr	r3, [pc, #68]	; (8005080 <vPortFree+0xac>)
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	4013      	ands	r3, r2
 8005040:	2b00      	cmp	r3, #0
 8005042:	d019      	beq.n	8005078 <vPortFree+0xa4>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8005044:	693b      	ldr	r3, [r7, #16]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	2b00      	cmp	r3, #0
 800504a:	d115      	bne.n	8005078 <vPortFree+0xa4>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800504c:	693b      	ldr	r3, [r7, #16]
 800504e:	685a      	ldr	r2, [r3, #4]
 8005050:	4b0b      	ldr	r3, [pc, #44]	; (8005080 <vPortFree+0xac>)
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	43db      	mvns	r3, r3
 8005056:	401a      	ands	r2, r3
 8005058:	693b      	ldr	r3, [r7, #16]
 800505a:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800505c:	f7fe fd24 	bl	8003aa8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8005060:	693b      	ldr	r3, [r7, #16]
 8005062:	685a      	ldr	r2, [r3, #4]
 8005064:	4b07      	ldr	r3, [pc, #28]	; (8005084 <vPortFree+0xb0>)
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	4413      	add	r3, r2
 800506a:	4a06      	ldr	r2, [pc, #24]	; (8005084 <vPortFree+0xb0>)
 800506c:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800506e:	6938      	ldr	r0, [r7, #16]
 8005070:	f000 f86c 	bl	800514c <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8005074:	f7fe fd26 	bl	8003ac4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8005078:	bf00      	nop
 800507a:	3718      	adds	r7, #24
 800507c:	46bd      	mov	sp, r7
 800507e:	bd80      	pop	{r7, pc}
 8005080:	20001b0c 	.word	0x20001b0c
 8005084:	20001b04 	.word	0x20001b04

08005088 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8005088:	b480      	push	{r7}
 800508a:	b085      	sub	sp, #20
 800508c:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800508e:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8005092:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8005094:	4b27      	ldr	r3, [pc, #156]	; (8005134 <prvHeapInit+0xac>)
 8005096:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	f003 0307 	and.w	r3, r3, #7
 800509e:	2b00      	cmp	r3, #0
 80050a0:	d00c      	beq.n	80050bc <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	3307      	adds	r3, #7
 80050a6:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	f023 0307 	bic.w	r3, r3, #7
 80050ae:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80050b0:	68ba      	ldr	r2, [r7, #8]
 80050b2:	68fb      	ldr	r3, [r7, #12]
 80050b4:	1ad3      	subs	r3, r2, r3
 80050b6:	4a1f      	ldr	r2, [pc, #124]	; (8005134 <prvHeapInit+0xac>)
 80050b8:	4413      	add	r3, r2
 80050ba:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80050c0:	4a1d      	ldr	r2, [pc, #116]	; (8005138 <prvHeapInit+0xb0>)
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80050c6:	4b1c      	ldr	r3, [pc, #112]	; (8005138 <prvHeapInit+0xb0>)
 80050c8:	2200      	movs	r2, #0
 80050ca:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	68ba      	ldr	r2, [r7, #8]
 80050d0:	4413      	add	r3, r2
 80050d2:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80050d4:	2208      	movs	r2, #8
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	1a9b      	subs	r3, r3, r2
 80050da:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	f023 0307 	bic.w	r3, r3, #7
 80050e2:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	4a15      	ldr	r2, [pc, #84]	; (800513c <prvHeapInit+0xb4>)
 80050e8:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80050ea:	4b14      	ldr	r3, [pc, #80]	; (800513c <prvHeapInit+0xb4>)
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	2200      	movs	r2, #0
 80050f0:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80050f2:	4b12      	ldr	r3, [pc, #72]	; (800513c <prvHeapInit+0xb4>)
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	2200      	movs	r2, #0
 80050f8:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80050fe:	683b      	ldr	r3, [r7, #0]
 8005100:	68fa      	ldr	r2, [r7, #12]
 8005102:	1ad2      	subs	r2, r2, r3
 8005104:	683b      	ldr	r3, [r7, #0]
 8005106:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8005108:	4b0c      	ldr	r3, [pc, #48]	; (800513c <prvHeapInit+0xb4>)
 800510a:	681a      	ldr	r2, [r3, #0]
 800510c:	683b      	ldr	r3, [r7, #0]
 800510e:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005110:	683b      	ldr	r3, [r7, #0]
 8005112:	685b      	ldr	r3, [r3, #4]
 8005114:	4a0a      	ldr	r2, [pc, #40]	; (8005140 <prvHeapInit+0xb8>)
 8005116:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005118:	683b      	ldr	r3, [r7, #0]
 800511a:	685b      	ldr	r3, [r3, #4]
 800511c:	4a09      	ldr	r2, [pc, #36]	; (8005144 <prvHeapInit+0xbc>)
 800511e:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8005120:	4b09      	ldr	r3, [pc, #36]	; (8005148 <prvHeapInit+0xc0>)
 8005122:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8005126:	601a      	str	r2, [r3, #0]
}
 8005128:	bf00      	nop
 800512a:	3714      	adds	r7, #20
 800512c:	46bd      	mov	sp, r7
 800512e:	bc80      	pop	{r7}
 8005130:	4770      	bx	lr
 8005132:	bf00      	nop
 8005134:	20000ef8 	.word	0x20000ef8
 8005138:	20001af8 	.word	0x20001af8
 800513c:	20001b00 	.word	0x20001b00
 8005140:	20001b08 	.word	0x20001b08
 8005144:	20001b04 	.word	0x20001b04
 8005148:	20001b0c 	.word	0x20001b0c

0800514c <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800514c:	b480      	push	{r7}
 800514e:	b085      	sub	sp, #20
 8005150:	af00      	add	r7, sp, #0
 8005152:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8005154:	4b27      	ldr	r3, [pc, #156]	; (80051f4 <prvInsertBlockIntoFreeList+0xa8>)
 8005156:	60fb      	str	r3, [r7, #12]
 8005158:	e002      	b.n	8005160 <prvInsertBlockIntoFreeList+0x14>
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	60fb      	str	r3, [r7, #12]
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	687a      	ldr	r2, [r7, #4]
 8005166:	429a      	cmp	r2, r3
 8005168:	d8f7      	bhi.n	800515a <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	685b      	ldr	r3, [r3, #4]
 8005172:	68ba      	ldr	r2, [r7, #8]
 8005174:	4413      	add	r3, r2
 8005176:	687a      	ldr	r2, [r7, #4]
 8005178:	429a      	cmp	r2, r3
 800517a:	d108      	bne.n	800518e <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	685a      	ldr	r2, [r3, #4]
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	685b      	ldr	r3, [r3, #4]
 8005184:	441a      	add	r2, r3
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	685b      	ldr	r3, [r3, #4]
 8005196:	68ba      	ldr	r2, [r7, #8]
 8005198:	441a      	add	r2, r3
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	429a      	cmp	r2, r3
 80051a0:	d118      	bne.n	80051d4 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	681a      	ldr	r2, [r3, #0]
 80051a6:	4b14      	ldr	r3, [pc, #80]	; (80051f8 <prvInsertBlockIntoFreeList+0xac>)
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	429a      	cmp	r2, r3
 80051ac:	d00d      	beq.n	80051ca <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	685a      	ldr	r2, [r3, #4]
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	685b      	ldr	r3, [r3, #4]
 80051b8:	441a      	add	r2, r3
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	681a      	ldr	r2, [r3, #0]
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	601a      	str	r2, [r3, #0]
 80051c8:	e008      	b.n	80051dc <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80051ca:	4b0b      	ldr	r3, [pc, #44]	; (80051f8 <prvInsertBlockIntoFreeList+0xac>)
 80051cc:	681a      	ldr	r2, [r3, #0]
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	601a      	str	r2, [r3, #0]
 80051d2:	e003      	b.n	80051dc <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	681a      	ldr	r2, [r3, #0]
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80051dc:	68fa      	ldr	r2, [r7, #12]
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	429a      	cmp	r2, r3
 80051e2:	d002      	beq.n	80051ea <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	687a      	ldr	r2, [r7, #4]
 80051e8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80051ea:	bf00      	nop
 80051ec:	3714      	adds	r7, #20
 80051ee:	46bd      	mov	sp, r7
 80051f0:	bc80      	pop	{r7}
 80051f2:	4770      	bx	lr
 80051f4:	20001af8 	.word	0x20001af8
 80051f8:	20001b00 	.word	0x20001b00

080051fc <memset>:
 80051fc:	4603      	mov	r3, r0
 80051fe:	4402      	add	r2, r0
 8005200:	4293      	cmp	r3, r2
 8005202:	d100      	bne.n	8005206 <memset+0xa>
 8005204:	4770      	bx	lr
 8005206:	f803 1b01 	strb.w	r1, [r3], #1
 800520a:	e7f9      	b.n	8005200 <memset+0x4>

0800520c <_reclaim_reent>:
 800520c:	4b29      	ldr	r3, [pc, #164]	; (80052b4 <_reclaim_reent+0xa8>)
 800520e:	b570      	push	{r4, r5, r6, lr}
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	4604      	mov	r4, r0
 8005214:	4283      	cmp	r3, r0
 8005216:	d04b      	beq.n	80052b0 <_reclaim_reent+0xa4>
 8005218:	69c3      	ldr	r3, [r0, #28]
 800521a:	b143      	cbz	r3, 800522e <_reclaim_reent+0x22>
 800521c:	68db      	ldr	r3, [r3, #12]
 800521e:	2b00      	cmp	r3, #0
 8005220:	d144      	bne.n	80052ac <_reclaim_reent+0xa0>
 8005222:	69e3      	ldr	r3, [r4, #28]
 8005224:	6819      	ldr	r1, [r3, #0]
 8005226:	b111      	cbz	r1, 800522e <_reclaim_reent+0x22>
 8005228:	4620      	mov	r0, r4
 800522a:	f000 f879 	bl	8005320 <_free_r>
 800522e:	6961      	ldr	r1, [r4, #20]
 8005230:	b111      	cbz	r1, 8005238 <_reclaim_reent+0x2c>
 8005232:	4620      	mov	r0, r4
 8005234:	f000 f874 	bl	8005320 <_free_r>
 8005238:	69e1      	ldr	r1, [r4, #28]
 800523a:	b111      	cbz	r1, 8005242 <_reclaim_reent+0x36>
 800523c:	4620      	mov	r0, r4
 800523e:	f000 f86f 	bl	8005320 <_free_r>
 8005242:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8005244:	b111      	cbz	r1, 800524c <_reclaim_reent+0x40>
 8005246:	4620      	mov	r0, r4
 8005248:	f000 f86a 	bl	8005320 <_free_r>
 800524c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800524e:	b111      	cbz	r1, 8005256 <_reclaim_reent+0x4a>
 8005250:	4620      	mov	r0, r4
 8005252:	f000 f865 	bl	8005320 <_free_r>
 8005256:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8005258:	b111      	cbz	r1, 8005260 <_reclaim_reent+0x54>
 800525a:	4620      	mov	r0, r4
 800525c:	f000 f860 	bl	8005320 <_free_r>
 8005260:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8005262:	b111      	cbz	r1, 800526a <_reclaim_reent+0x5e>
 8005264:	4620      	mov	r0, r4
 8005266:	f000 f85b 	bl	8005320 <_free_r>
 800526a:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800526c:	b111      	cbz	r1, 8005274 <_reclaim_reent+0x68>
 800526e:	4620      	mov	r0, r4
 8005270:	f000 f856 	bl	8005320 <_free_r>
 8005274:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8005276:	b111      	cbz	r1, 800527e <_reclaim_reent+0x72>
 8005278:	4620      	mov	r0, r4
 800527a:	f000 f851 	bl	8005320 <_free_r>
 800527e:	6a23      	ldr	r3, [r4, #32]
 8005280:	b1b3      	cbz	r3, 80052b0 <_reclaim_reent+0xa4>
 8005282:	4620      	mov	r0, r4
 8005284:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8005288:	4718      	bx	r3
 800528a:	5949      	ldr	r1, [r1, r5]
 800528c:	b941      	cbnz	r1, 80052a0 <_reclaim_reent+0x94>
 800528e:	3504      	adds	r5, #4
 8005290:	69e3      	ldr	r3, [r4, #28]
 8005292:	2d80      	cmp	r5, #128	; 0x80
 8005294:	68d9      	ldr	r1, [r3, #12]
 8005296:	d1f8      	bne.n	800528a <_reclaim_reent+0x7e>
 8005298:	4620      	mov	r0, r4
 800529a:	f000 f841 	bl	8005320 <_free_r>
 800529e:	e7c0      	b.n	8005222 <_reclaim_reent+0x16>
 80052a0:	680e      	ldr	r6, [r1, #0]
 80052a2:	4620      	mov	r0, r4
 80052a4:	f000 f83c 	bl	8005320 <_free_r>
 80052a8:	4631      	mov	r1, r6
 80052aa:	e7ef      	b.n	800528c <_reclaim_reent+0x80>
 80052ac:	2500      	movs	r5, #0
 80052ae:	e7ef      	b.n	8005290 <_reclaim_reent+0x84>
 80052b0:	bd70      	pop	{r4, r5, r6, pc}
 80052b2:	bf00      	nop
 80052b4:	2000005c 	.word	0x2000005c

080052b8 <__libc_init_array>:
 80052b8:	b570      	push	{r4, r5, r6, lr}
 80052ba:	2600      	movs	r6, #0
 80052bc:	4d0c      	ldr	r5, [pc, #48]	; (80052f0 <__libc_init_array+0x38>)
 80052be:	4c0d      	ldr	r4, [pc, #52]	; (80052f4 <__libc_init_array+0x3c>)
 80052c0:	1b64      	subs	r4, r4, r5
 80052c2:	10a4      	asrs	r4, r4, #2
 80052c4:	42a6      	cmp	r6, r4
 80052c6:	d109      	bne.n	80052dc <__libc_init_array+0x24>
 80052c8:	f000 f87e 	bl	80053c8 <_init>
 80052cc:	2600      	movs	r6, #0
 80052ce:	4d0a      	ldr	r5, [pc, #40]	; (80052f8 <__libc_init_array+0x40>)
 80052d0:	4c0a      	ldr	r4, [pc, #40]	; (80052fc <__libc_init_array+0x44>)
 80052d2:	1b64      	subs	r4, r4, r5
 80052d4:	10a4      	asrs	r4, r4, #2
 80052d6:	42a6      	cmp	r6, r4
 80052d8:	d105      	bne.n	80052e6 <__libc_init_array+0x2e>
 80052da:	bd70      	pop	{r4, r5, r6, pc}
 80052dc:	f855 3b04 	ldr.w	r3, [r5], #4
 80052e0:	4798      	blx	r3
 80052e2:	3601      	adds	r6, #1
 80052e4:	e7ee      	b.n	80052c4 <__libc_init_array+0xc>
 80052e6:	f855 3b04 	ldr.w	r3, [r5], #4
 80052ea:	4798      	blx	r3
 80052ec:	3601      	adds	r6, #1
 80052ee:	e7f2      	b.n	80052d6 <__libc_init_array+0x1e>
 80052f0:	080054c0 	.word	0x080054c0
 80052f4:	080054c0 	.word	0x080054c0
 80052f8:	080054c0 	.word	0x080054c0
 80052fc:	080054c4 	.word	0x080054c4

08005300 <__retarget_lock_acquire_recursive>:
 8005300:	4770      	bx	lr

08005302 <__retarget_lock_release_recursive>:
 8005302:	4770      	bx	lr

08005304 <memcpy>:
 8005304:	440a      	add	r2, r1
 8005306:	4291      	cmp	r1, r2
 8005308:	f100 33ff 	add.w	r3, r0, #4294967295
 800530c:	d100      	bne.n	8005310 <memcpy+0xc>
 800530e:	4770      	bx	lr
 8005310:	b510      	push	{r4, lr}
 8005312:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005316:	4291      	cmp	r1, r2
 8005318:	f803 4f01 	strb.w	r4, [r3, #1]!
 800531c:	d1f9      	bne.n	8005312 <memcpy+0xe>
 800531e:	bd10      	pop	{r4, pc}

08005320 <_free_r>:
 8005320:	b538      	push	{r3, r4, r5, lr}
 8005322:	4605      	mov	r5, r0
 8005324:	2900      	cmp	r1, #0
 8005326:	d040      	beq.n	80053aa <_free_r+0x8a>
 8005328:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800532c:	1f0c      	subs	r4, r1, #4
 800532e:	2b00      	cmp	r3, #0
 8005330:	bfb8      	it	lt
 8005332:	18e4      	addlt	r4, r4, r3
 8005334:	f000 f83c 	bl	80053b0 <__malloc_lock>
 8005338:	4a1c      	ldr	r2, [pc, #112]	; (80053ac <_free_r+0x8c>)
 800533a:	6813      	ldr	r3, [r2, #0]
 800533c:	b933      	cbnz	r3, 800534c <_free_r+0x2c>
 800533e:	6063      	str	r3, [r4, #4]
 8005340:	6014      	str	r4, [r2, #0]
 8005342:	4628      	mov	r0, r5
 8005344:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005348:	f000 b838 	b.w	80053bc <__malloc_unlock>
 800534c:	42a3      	cmp	r3, r4
 800534e:	d908      	bls.n	8005362 <_free_r+0x42>
 8005350:	6820      	ldr	r0, [r4, #0]
 8005352:	1821      	adds	r1, r4, r0
 8005354:	428b      	cmp	r3, r1
 8005356:	bf01      	itttt	eq
 8005358:	6819      	ldreq	r1, [r3, #0]
 800535a:	685b      	ldreq	r3, [r3, #4]
 800535c:	1809      	addeq	r1, r1, r0
 800535e:	6021      	streq	r1, [r4, #0]
 8005360:	e7ed      	b.n	800533e <_free_r+0x1e>
 8005362:	461a      	mov	r2, r3
 8005364:	685b      	ldr	r3, [r3, #4]
 8005366:	b10b      	cbz	r3, 800536c <_free_r+0x4c>
 8005368:	42a3      	cmp	r3, r4
 800536a:	d9fa      	bls.n	8005362 <_free_r+0x42>
 800536c:	6811      	ldr	r1, [r2, #0]
 800536e:	1850      	adds	r0, r2, r1
 8005370:	42a0      	cmp	r0, r4
 8005372:	d10b      	bne.n	800538c <_free_r+0x6c>
 8005374:	6820      	ldr	r0, [r4, #0]
 8005376:	4401      	add	r1, r0
 8005378:	1850      	adds	r0, r2, r1
 800537a:	4283      	cmp	r3, r0
 800537c:	6011      	str	r1, [r2, #0]
 800537e:	d1e0      	bne.n	8005342 <_free_r+0x22>
 8005380:	6818      	ldr	r0, [r3, #0]
 8005382:	685b      	ldr	r3, [r3, #4]
 8005384:	4408      	add	r0, r1
 8005386:	6010      	str	r0, [r2, #0]
 8005388:	6053      	str	r3, [r2, #4]
 800538a:	e7da      	b.n	8005342 <_free_r+0x22>
 800538c:	d902      	bls.n	8005394 <_free_r+0x74>
 800538e:	230c      	movs	r3, #12
 8005390:	602b      	str	r3, [r5, #0]
 8005392:	e7d6      	b.n	8005342 <_free_r+0x22>
 8005394:	6820      	ldr	r0, [r4, #0]
 8005396:	1821      	adds	r1, r4, r0
 8005398:	428b      	cmp	r3, r1
 800539a:	bf01      	itttt	eq
 800539c:	6819      	ldreq	r1, [r3, #0]
 800539e:	685b      	ldreq	r3, [r3, #4]
 80053a0:	1809      	addeq	r1, r1, r0
 80053a2:	6021      	streq	r1, [r4, #0]
 80053a4:	6063      	str	r3, [r4, #4]
 80053a6:	6054      	str	r4, [r2, #4]
 80053a8:	e7cb      	b.n	8005342 <_free_r+0x22>
 80053aa:	bd38      	pop	{r3, r4, r5, pc}
 80053ac:	20001c4c 	.word	0x20001c4c

080053b0 <__malloc_lock>:
 80053b0:	4801      	ldr	r0, [pc, #4]	; (80053b8 <__malloc_lock+0x8>)
 80053b2:	f7ff bfa5 	b.w	8005300 <__retarget_lock_acquire_recursive>
 80053b6:	bf00      	nop
 80053b8:	20001c48 	.word	0x20001c48

080053bc <__malloc_unlock>:
 80053bc:	4801      	ldr	r0, [pc, #4]	; (80053c4 <__malloc_unlock+0x8>)
 80053be:	f7ff bfa0 	b.w	8005302 <__retarget_lock_release_recursive>
 80053c2:	bf00      	nop
 80053c4:	20001c48 	.word	0x20001c48

080053c8 <_init>:
 80053c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80053ca:	bf00      	nop
 80053cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80053ce:	bc08      	pop	{r3}
 80053d0:	469e      	mov	lr, r3
 80053d2:	4770      	bx	lr

080053d4 <_fini>:
 80053d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80053d6:	bf00      	nop
 80053d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80053da:	bc08      	pop	{r3}
 80053dc:	469e      	mov	lr, r3
 80053de:	4770      	bx	lr
