# Team 9 RISC-V CPU

| module      | Yomna | Omar | Mubaraak | Will |
| :------:    | :------: | :------: | :------: | :------: |
| ALU.sv |  |  |  |  |
| Data_Memory.sv |  |  |  |  |
| Decode.sv |  |  |  |  |
| DtoEReg.sv |  |  |  |  |
| EtoMReg.sv |  |  |  |  |
| FtoDReg.sv |  |  |  |  |
| MtoWReg.sv |  |  |  |  |
| PCTarget.sv |  |  |  |  |
| PC_reg.sv |  |  |  |  |
| ProgramCounter.sv |  |  |  |  |
| README.md |  |  |  |  |
| Sign_Extend.sv |  |  |  |  |
| cpu.sv |  |  |  |  |
| cpu_tb.cpp |  |  |  |  |
| instr_mem.sv |  |  |  |  |
| jump_calc.sv |  |  |  |  |
| mux_2.sv |  |  |  |  |
| pc_inc.sv |  |  |  |  |
| pipeline.md |  |  |  |  |
| reg_file.sv |  |  |  |  |
| runCPU.sh |  |  |  |  |
| instr_set |  |  |  |  |
| cache.sv |  |  |  |  |
| cache_tb.cpp |  |  |  |  |
|  |  |  |  |  |
|  |  |  |  |  |


**Key**
'a' = author
'c' = coAuthor (when applicable)
'd' = helped debug (if not authors)
'h' = not author, but contributed later on 
 