# vsdfpga
Implementation of Mixed Signal SoC (RISCV based Core + PLL) on Xilinx Artix-7 FPGA 
