INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/denny/addern/addern.srcs/sources_1/new/addern.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addern
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/denny/addern/addern.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
