Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1.1 (win64) Build 6233196 Thu Sep 11 21:27:30 MDT 2025
| Date         : Sun Sep 28 21:48:37 2025
| Host         : DESKTOP-FSFULEL running 64-bit major release  (build 9200)
| Command      : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
| Design       : top
| Device       : xc7a35tfgg484-2
| Speed File   : -2
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max checks: <unlimited>
             Checks found: 2
+----------+------------------+----------------------------------------------------+--------+
| Rule     | Severity         | Description                                        | Checks |
+----------+------------------+----------------------------------------------------+--------+
| TIMING-2 | Critical Warning | Invalid primary clock source pin                   | 1      |
| TIMING-4 | Critical Warning | Invalid primary clock redefinition on a clock tree | 1      |
+----------+------------------+----------------------------------------------------+--------+

2. REPORT DETAILS
-----------------
TIMING-2#1 Critical Warning
Invalid primary clock source pin  
A primary clock clk_ins/inst/clk_in1 is created on an inappropriate pin clk_ins/inst/clk_in1. It is recommended to create a primary clock only on a proper clock source (input port or primitive output pin with no timing arc)
Related violations: <none>

TIMING-4#1 Critical Warning
Invalid primary clock redefinition on a clock tree  
Invalid clock redefinition on a clock tree. The primary clock clk_ins/inst/clk_in1 is defined downstream of clock sys_clk and overrides its insertion delay and/or waveform definition
Related violations: <none>


