// Seed: 2496124038
module module_0 (
    output id_0,
    input id_1,
    input supply1 id_2,
    output logic id_3
);
  assign id_0 = 1;
  always begin
    id_3 = id_2[1];
    forever begin
      if (1) id_0 <= id_1;
    end
  end
  logic id_4 = 1'd0;
  logic id_5;
  type_10(
      id_4, 1'b0
  );
endmodule
