#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Jan 22 22:40:46 2020
# Process ID: 11172
# Current directory: /home/omochan/3A/cpujikken/core
# Command line: vivado
# Log file: /home/omochan/3A/cpujikken/core/vivado.log
# Journal file: /home/omochan/3A/cpujikken/core/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/omochan/3A/cpujikken/core/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/omochan/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 6522.957 ; gain = 163.883 ; free physical = 10142 ; free virtual = 14985
update_compile_order -fileset sources_1
open_bd_design {/home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding cell -- xilinx.com:module_ref:top_wrapper:1.0 - top_wrapper_0
Successfully read diagram <design_1> from BD file </home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 6915.680 ; gain = 0.000 ; free physical = 9953 ; free virtual = 14887
update_module_reference design_1_top_wrapper_0_1
INFO: [IP_Flow 19-5107] Inferred bus interface 'rstn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rstn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rstn'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading '/home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_top_wrapper_0_1 from top_wrapper_v1_0 1.0 to top_wrapper_v1_0 1.0
Wrote  : </home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [Device 21-403] Loading part xcku040-ffva1156-2-e
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file '/home/omochan/3A/cpujikken/core/code/sqrt/sqrt.coe' provided. It will be converted relative to IP Instance files '../../../../code/sqrt/sqrt.coe'
set_property -dict [list CONFIG.Coe_File {/home/omochan/3A/cpujikken/core/code/sqrt/sqrt.coe}] [get_ips INST_BRAM]
INFO: [IP_Flow 19-3484] Absolute path of file '/home/omochan/3A/cpujikken/core/code/sqrt/sqrt.coe' provided. It will be converted relative to IP Instance files '../../../../../code/sqrt/sqrt.coe'
generate_target all [get_files  /home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/ip/INST_BRAM/INST_BRAM.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'INST_BRAM'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'INST_BRAM'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'INST_BRAM'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'INST_BRAM'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'INST_BRAM'...
export_ip_user_files -of_objects [get_files /home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/ip/INST_BRAM/INST_BRAM.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/ip/INST_BRAM/INST_BRAM.xci] -directory /home/omochan/3A/cpujikken/core/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir /home/omochan/3A/cpujikken/core/project_1/project_1.ip_user_files -ipstatic_source_dir /home/omochan/3A/cpujikken/core/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/omochan/3A/cpujikken/core/project_1/project_1.cache/compile_simlib/modelsim} {questa=/home/omochan/3A/cpujikken/core/project_1/project_1.cache/compile_simlib/questa} {ies=/home/omochan/3A/cpujikken/core/project_1/project_1.cache/compile_simlib/ies} {xcelium=/home/omochan/3A/cpujikken/core/project_1/project_1.cache/compile_simlib/xcelium} {vcs=/home/omochan/3A/cpujikken/core/project_1/project_1.cache/compile_simlib/vcs} {riviera=/home/omochan/3A/cpujikken/core/project_1/project_1.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
INFO: [Vivado 12-5457] ref source:/home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/ip/INST_BRAM/INST_BRAM.xci
generate_target Simulation [get_files /home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/ip/INST_BRAM/INST_BRAM.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'INST_BRAM'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:/home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/ip/BRAM/BRAM.xci
generate_target Simulation [get_files /home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/ip/BRAM/BRAM.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'BRAM'. Target already exists and is up to date.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/omochan/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_cpu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/INST_BRAM.mif'
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/sqrt.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/hexcode.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/mandel_small.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/sandbox.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/minrt.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/minrt16.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/float.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/float2.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/fib.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/minrt.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_cpu_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/ip/INST_BRAM/sim/INST_BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module INST_BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/ip/BRAM/sim/BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fadd/fadd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fadd
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/feq/feq.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module feq
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/fetch.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/finv/finv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module newton_inv
INFO: [VRFC 10-311] analyzing module finv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fle/fle.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fle
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/flt/flt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fmul/fmul.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmul
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fsqrt/fsqrt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsqrt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fsub/fsub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/ftoi/ftoi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ftoi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/itof/itof.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module itof
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/uart_rx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/uart_tx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/test_cpu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_cpu
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/omochan/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto aefc82a560f44afaa83bcb73d63ca118 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_cpu_behav xil_defaultlib.test_cpu xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'mode' [/home/omochan/3A/cpujikken/core/top.sv:134]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/fadd/fadd.sv" Line 4. Module fadd doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/feq/feq.sv" Line 3. Module feq doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.BRAM
Compiling module xil_defaultlib.uart_rx(CLK_PER_HALF_BIT=30)
Compiling module xil_defaultlib.uart_tx(CLK_PER_HALF_BIT=30)
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.INST_BRAM
Compiling module xil_defaultlib.fetch(CLK_PER_HALF_BIT=30,INST_S...
Compiling module xil_defaultlib.fadd
Compiling module xil_defaultlib.fsub
Compiling module xil_defaultlib.fmul
Compiling module xil_defaultlib.newton_inv
Compiling module xil_defaultlib.finv
Compiling module xil_defaultlib.fsqrt
Compiling module xil_defaultlib.feq
Compiling module xil_defaultlib.flt
Compiling module xil_defaultlib.fle
Compiling module xil_defaultlib.ftoi
Compiling module xil_defaultlib.itof
Compiling module xil_defaultlib.top(CLK_PER_HALF_BIT=30)
Compiling module xil_defaultlib.test_cpu
WARNING: [XSIM 43-3373] "/home/omochan/3A/cpujikken/core/test_cpu.sv" Line 175. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_cpu_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/xsim.dir/test_cpu_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:07 . Memory (MB): peak = 396.359 ; gain = 0.000 ; free physical = 9136 ; free virtual = 14253
INFO: [Common 17-206] Exiting Webtalk at Wed Jan 22 22:48:37 2020...
run_program: Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 7520.992 ; gain = 0.000 ; free physical = 9321 ; free virtual = 14438
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_cpu_behav -key {Behavioral:sim_1:Functional:test_cpu} -tclbatch {test_cpu.tcl} -protoinst "protoinst_files/design_1.protoinst" -view {/home/omochan/3A/cpujikken/core/project_1/test_cpu_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
open_wave_config /home/omochan/3A/cpujikken/core/project_1/test_cpu_behav.wcfg
source test_cpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module test_cpu.u1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_cpu.u1._fetch._INST_BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_cpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 7520.992 ; gain = 0.000 ; free physical = 9244 ; free virtual = 14372
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 7520.992 ; gain = 0.000 ; free physical = 9275 ; free virtual = 14405
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/omochan/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_cpu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/INST_BRAM.mif'
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/sqrt.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/hexcode.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/mandel_small.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/sandbox.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/minrt.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/minrt16.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/float.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/float2.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/fib.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/minrt.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_cpu_vlog.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/omochan/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto aefc82a560f44afaa83bcb73d63ca118 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_cpu_behav xil_defaultlib.test_cpu xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'mode' [/home/omochan/3A/cpujikken/core/top.sv:134]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
Block Memory Generator module test_cpu.u1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_cpu.u1._fetch._INST_BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 7520.992 ; gain = 0.000 ; free physical = 9240 ; free virtual = 14370
run all
SLD FILE END !!
omo
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 7520.992 ; gain = 0.000 ; free physical = 9011 ; free virtual = 14325
update_compile_order -fileset sim_1
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
WARNING: [BD 41-927] Following properties on pin /top_wrapper_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_clk_wiz_0_0_clk_out1 
Wrote  : </home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : /home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : /home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block top_wrapper_0 .
Exporting to file /home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/omochan/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'design_1_wrapper' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/INST_BRAM.mif'
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/sqrt.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/hexcode.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/mandel_small.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/sandbox.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/minrt.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/minrt16.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/float.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/float2.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/fib.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/minrt.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj design_1_wrapper_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/omochan/3A/cpujikken/core/top_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/omochan/3A/cpujikken/core/project_1/project_1.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
ERROR: [VRFC 10-1103] net type must be explicitly specified for 'default_sysclk_300_clk_n' when default_nettype is none [/home/omochan/3A/cpujikken/core/project_1/project_1.ip_user_files/bd/design_1/sim/design_1.v:20]
ERROR: [VRFC 10-3594] non-net port 'default_sysclk_300_clk_n' cannot be of mode input [/home/omochan/3A/cpujikken/core/project_1/project_1.ip_user_files/bd/design_1/sim/design_1.v:20]
ERROR: [VRFC 10-1103] net type must be explicitly specified for 'default_sysclk_300_clk_p' when default_nettype is none [/home/omochan/3A/cpujikken/core/project_1/project_1.ip_user_files/bd/design_1/sim/design_1.v:21]
ERROR: [VRFC 10-3594] non-net port 'default_sysclk_300_clk_p' cannot be of mode input [/home/omochan/3A/cpujikken/core/project_1/project_1.ip_user_files/bd/design_1/sim/design_1.v:21]
ERROR: [VRFC 10-1103] net type must be explicitly specified for 'reset' when default_nettype is none [/home/omochan/3A/cpujikken/core/project_1/project_1.ip_user_files/bd/design_1/sim/design_1.v:23]
ERROR: [VRFC 10-3594] non-net port 'reset' cannot be of mode input [/home/omochan/3A/cpujikken/core/project_1/project_1.ip_user_files/bd/design_1/sim/design_1.v:23]
ERROR: [VRFC 10-1103] net type must be explicitly specified for 'uart_rx' when default_nettype is none [/home/omochan/3A/cpujikken/core/project_1/project_1.ip_user_files/bd/design_1/sim/design_1.v:24]
ERROR: [VRFC 10-3594] non-net port 'uart_rx' cannot be of mode input [/home/omochan/3A/cpujikken/core/project_1/project_1.ip_user_files/bd/design_1/sim/design_1.v:24]
ERROR: [VRFC 10-1103] net type must be explicitly specified for 'uart_tx' when default_nettype is none [/home/omochan/3A/cpujikken/core/project_1/project_1.ip_user_files/bd/design_1/sim/design_1.v:25]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'uart_tx' is not permitted [/home/omochan/3A/cpujikken/core/project_1/project_1.ip_user_files/bd/design_1/sim/design_1.v:44]
ERROR: [VRFC 10-2865] module 'design_1' ignored due to previous errors [/home/omochan/3A/cpujikken/core/project_1/project_1.ip_user_files/bd/design_1/sim/design_1.v:13]
xvhdl --incr --relax -prj design_1_wrapper_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 7520.992 ; gain = 0.000 ; free physical = 8977 ; free virtual = 14279
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/omochan/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'design_1_wrapper' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/INST_BRAM.mif'
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/sqrt.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/hexcode.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/mandel_small.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/sandbox.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/minrt.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/minrt16.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/float.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/float2.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/fib.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/minrt.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj design_1_wrapper_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/omochan/3A/cpujikken/core/top_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/omochan/3A/cpujikken/core/project_1/project_1.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
ERROR: [VRFC 10-1103] net type must be explicitly specified for 'default_sysclk_300_clk_n' when default_nettype is none [/home/omochan/3A/cpujikken/core/project_1/project_1.ip_user_files/bd/design_1/sim/design_1.v:20]
ERROR: [VRFC 10-3594] non-net port 'default_sysclk_300_clk_n' cannot be of mode input [/home/omochan/3A/cpujikken/core/project_1/project_1.ip_user_files/bd/design_1/sim/design_1.v:20]
ERROR: [VRFC 10-1103] net type must be explicitly specified for 'default_sysclk_300_clk_p' when default_nettype is none [/home/omochan/3A/cpujikken/core/project_1/project_1.ip_user_files/bd/design_1/sim/design_1.v:21]
ERROR: [VRFC 10-3594] non-net port 'default_sysclk_300_clk_p' cannot be of mode input [/home/omochan/3A/cpujikken/core/project_1/project_1.ip_user_files/bd/design_1/sim/design_1.v:21]
ERROR: [VRFC 10-1103] net type must be explicitly specified for 'reset' when default_nettype is none [/home/omochan/3A/cpujikken/core/project_1/project_1.ip_user_files/bd/design_1/sim/design_1.v:23]
ERROR: [VRFC 10-3594] non-net port 'reset' cannot be of mode input [/home/omochan/3A/cpujikken/core/project_1/project_1.ip_user_files/bd/design_1/sim/design_1.v:23]
ERROR: [VRFC 10-1103] net type must be explicitly specified for 'uart_rx' when default_nettype is none [/home/omochan/3A/cpujikken/core/project_1/project_1.ip_user_files/bd/design_1/sim/design_1.v:24]
ERROR: [VRFC 10-3594] non-net port 'uart_rx' cannot be of mode input [/home/omochan/3A/cpujikken/core/project_1/project_1.ip_user_files/bd/design_1/sim/design_1.v:24]
ERROR: [VRFC 10-1103] net type must be explicitly specified for 'uart_tx' when default_nettype is none [/home/omochan/3A/cpujikken/core/project_1/project_1.ip_user_files/bd/design_1/sim/design_1.v:25]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'uart_tx' is not permitted [/home/omochan/3A/cpujikken/core/project_1/project_1.ip_user_files/bd/design_1/sim/design_1.v:44]
ERROR: [VRFC 10-2865] module 'design_1' ignored due to previous errors [/home/omochan/3A/cpujikken/core/project_1/project_1.ip_user_files/bd/design_1/sim/design_1.v:13]
xvhdl --incr --relax -prj design_1_wrapper_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

open_bd_design {/home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {/home/omochan/3A/cpujikken/core/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/omochan/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'design_1_wrapper' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/INST_BRAM.mif'
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/sqrt.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/hexcode.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/mandel_small.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/sandbox.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/minrt.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/minrt16.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/float.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/float2.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/fib.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/minrt.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj design_1_wrapper_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/omochan/3A/cpujikken/core/top_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/omochan/3A/cpujikken/core/project_1/project_1.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
ERROR: [VRFC 10-1103] net type must be explicitly specified for 'default_sysclk_300_clk_n' when default_nettype is none [/home/omochan/3A/cpujikken/core/project_1/project_1.ip_user_files/bd/design_1/sim/design_1.v:20]
ERROR: [VRFC 10-3594] non-net port 'default_sysclk_300_clk_n' cannot be of mode input [/home/omochan/3A/cpujikken/core/project_1/project_1.ip_user_files/bd/design_1/sim/design_1.v:20]
ERROR: [VRFC 10-1103] net type must be explicitly specified for 'default_sysclk_300_clk_p' when default_nettype is none [/home/omochan/3A/cpujikken/core/project_1/project_1.ip_user_files/bd/design_1/sim/design_1.v:21]
ERROR: [VRFC 10-3594] non-net port 'default_sysclk_300_clk_p' cannot be of mode input [/home/omochan/3A/cpujikken/core/project_1/project_1.ip_user_files/bd/design_1/sim/design_1.v:21]
ERROR: [VRFC 10-1103] net type must be explicitly specified for 'reset' when default_nettype is none [/home/omochan/3A/cpujikken/core/project_1/project_1.ip_user_files/bd/design_1/sim/design_1.v:23]
ERROR: [VRFC 10-3594] non-net port 'reset' cannot be of mode input [/home/omochan/3A/cpujikken/core/project_1/project_1.ip_user_files/bd/design_1/sim/design_1.v:23]
ERROR: [VRFC 10-1103] net type must be explicitly specified for 'uart_rx' when default_nettype is none [/home/omochan/3A/cpujikken/core/project_1/project_1.ip_user_files/bd/design_1/sim/design_1.v:24]
ERROR: [VRFC 10-3594] non-net port 'uart_rx' cannot be of mode input [/home/omochan/3A/cpujikken/core/project_1/project_1.ip_user_files/bd/design_1/sim/design_1.v:24]
ERROR: [VRFC 10-1103] net type must be explicitly specified for 'uart_tx' when default_nettype is none [/home/omochan/3A/cpujikken/core/project_1/project_1.ip_user_files/bd/design_1/sim/design_1.v:25]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'uart_tx' is not permitted [/home/omochan/3A/cpujikken/core/project_1/project_1.ip_user_files/bd/design_1/sim/design_1.v:44]
ERROR: [VRFC 10-2865] module 'design_1' ignored due to previous errors [/home/omochan/3A/cpujikken/core/project_1/project_1.ip_user_files/bd/design_1/sim/design_1.v:13]
xvhdl --incr --relax -prj design_1_wrapper_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

set_property top test_cpu [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/omochan/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_cpu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/INST_BRAM.mif'
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/sqrt.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/hexcode.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/mandel_small.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/sandbox.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/minrt.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/minrt16.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/float.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/float2.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/fib.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/minrt.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_cpu_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fadd/fadd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fadd
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/feq/feq.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module feq
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/fetch.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/finv/finv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module newton_inv
INFO: [VRFC 10-311] analyzing module finv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fle/fle.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fle
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/flt/flt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fmul/fmul.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmul
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fsqrt/fsqrt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsqrt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fsub/fsub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/ftoi/ftoi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ftoi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/itof/itof.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module itof
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/uart_rx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/uart_tx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/test_cpu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_cpu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/omochan/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto aefc82a560f44afaa83bcb73d63ca118 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_cpu_behav xil_defaultlib.test_cpu xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'mode' [/home/omochan/3A/cpujikken/core/top.sv:134]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/fadd/fadd.sv" Line 4. Module fadd doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/feq/feq.sv" Line 3. Module feq doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.BRAM
Compiling module xil_defaultlib.uart_rx(CLK_PER_HALF_BIT=30)
Compiling module xil_defaultlib.uart_tx(CLK_PER_HALF_BIT=30)
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.INST_BRAM
Compiling module xil_defaultlib.fetch(CLK_PER_HALF_BIT=30,INST_S...
Compiling module xil_defaultlib.fadd
Compiling module xil_defaultlib.fsub
Compiling module xil_defaultlib.fmul
Compiling module xil_defaultlib.newton_inv
Compiling module xil_defaultlib.finv
Compiling module xil_defaultlib.fsqrt
Compiling module xil_defaultlib.feq
Compiling module xil_defaultlib.flt
Compiling module xil_defaultlib.fle
Compiling module xil_defaultlib.ftoi
Compiling module xil_defaultlib.itof
Compiling module xil_defaultlib.top(CLK_PER_HALF_BIT=30)
Compiling module xil_defaultlib.test_cpu
WARNING: [XSIM 43-3373] "/home/omochan/3A/cpujikken/core/test_cpu.sv" Line 96. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/omochan/3A/cpujikken/core/test_cpu.sv" Line 203. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
Block Memory Generator module test_cpu.u1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_cpu.u1._fetch._INST_BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 7699.277 ; gain = 0.000 ; free physical = 9011 ; free virtual = 14148
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Block Memory Generator module test_cpu.u1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_cpu.u1._fetch._INST_BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
SLD FILE END !!
omo
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 7699.277 ; gain = 0.000 ; free physical = 8930 ; free virtual = 14141
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/omochan/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_cpu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/INST_BRAM.mif'
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/sqrt.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/hexcode.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/mandel_small.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/sandbox.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/minrt.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/minrt16.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/float.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/float2.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/fib.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/minrt.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_cpu_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fadd/fadd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fadd
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/feq/feq.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module feq
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/fetch.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/finv/finv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module newton_inv
INFO: [VRFC 10-311] analyzing module finv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fle/fle.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fle
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/flt/flt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fmul/fmul.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmul
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fsqrt/fsqrt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsqrt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fsub/fsub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/ftoi/ftoi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ftoi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/itof/itof.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module itof
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/uart_rx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/uart_tx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/test_cpu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_cpu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/omochan/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto aefc82a560f44afaa83bcb73d63ca118 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_cpu_behav xil_defaultlib.test_cpu xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'mode' [/home/omochan/3A/cpujikken/core/top.sv:134]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/fadd/fadd.sv" Line 4. Module fadd doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/feq/feq.sv" Line 3. Module feq doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.BRAM
Compiling module xil_defaultlib.uart_rx(CLK_PER_HALF_BIT=30)
Compiling module xil_defaultlib.uart_tx(CLK_PER_HALF_BIT=30)
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.INST_BRAM
Compiling module xil_defaultlib.fetch(CLK_PER_HALF_BIT=30,INST_S...
Compiling module xil_defaultlib.fadd
Compiling module xil_defaultlib.fsub
Compiling module xil_defaultlib.fmul
Compiling module xil_defaultlib.newton_inv
Compiling module xil_defaultlib.finv
Compiling module xil_defaultlib.fsqrt
Compiling module xil_defaultlib.feq
Compiling module xil_defaultlib.flt
Compiling module xil_defaultlib.fle
Compiling module xil_defaultlib.ftoi
Compiling module xil_defaultlib.itof
Compiling module xil_defaultlib.top(CLK_PER_HALF_BIT=30)
Compiling module xil_defaultlib.test_cpu
WARNING: [XSIM 43-3373] "/home/omochan/3A/cpujikken/core/test_cpu.sv" Line 96. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/omochan/3A/cpujikken/core/test_cpu.sv" Line 203. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
Block Memory Generator module test_cpu.u1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_cpu.u1._fetch._INST_BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 7699.277 ; gain = 0.000 ; free physical = 9008 ; free virtual = 14144
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Block Memory Generator module test_cpu.u1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_cpu.u1._fetch._INST_BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
SLD FILE END !!
omo
run: Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:07 . Memory (MB): peak = 7699.277 ; gain = 0.000 ; free physical = 8907 ; free virtual = 14137
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/omochan/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_cpu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/INST_BRAM.mif'
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/sqrt.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/hexcode.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/mandel_small.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/sandbox.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/minrt.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/minrt16.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/float.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/float2.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/fib.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/minrt.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_cpu_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fadd/fadd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fadd
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/feq/feq.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module feq
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/fetch.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/finv/finv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module newton_inv
INFO: [VRFC 10-311] analyzing module finv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fle/fle.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fle
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/flt/flt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fmul/fmul.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmul
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fsqrt/fsqrt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsqrt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fsub/fsub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/ftoi/ftoi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ftoi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/itof/itof.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module itof
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/uart_rx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/uart_tx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/test_cpu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_cpu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/omochan/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto aefc82a560f44afaa83bcb73d63ca118 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_cpu_behav xil_defaultlib.test_cpu xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'mode' [/home/omochan/3A/cpujikken/core/top.sv:134]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/fadd/fadd.sv" Line 4. Module fadd doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/feq/feq.sv" Line 3. Module feq doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.BRAM
Compiling module xil_defaultlib.uart_rx(CLK_PER_HALF_BIT=30)
Compiling module xil_defaultlib.uart_tx(CLK_PER_HALF_BIT=30)
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.INST_BRAM
Compiling module xil_defaultlib.fetch(CLK_PER_HALF_BIT=30,INST_S...
Compiling module xil_defaultlib.fadd
Compiling module xil_defaultlib.fsub
Compiling module xil_defaultlib.fmul
Compiling module xil_defaultlib.newton_inv
Compiling module xil_defaultlib.finv
Compiling module xil_defaultlib.fsqrt
Compiling module xil_defaultlib.feq
Compiling module xil_defaultlib.flt
Compiling module xil_defaultlib.fle
Compiling module xil_defaultlib.ftoi
Compiling module xil_defaultlib.itof
Compiling module xil_defaultlib.top(CLK_PER_HALF_BIT=30)
Compiling module xil_defaultlib.test_cpu
WARNING: [XSIM 43-3373] "/home/omochan/3A/cpujikken/core/test_cpu.sv" Line 99. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/omochan/3A/cpujikken/core/test_cpu.sv" Line 206. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
Block Memory Generator module test_cpu.u1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_cpu.u1._fetch._INST_BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 7699.277 ; gain = 0.000 ; free physical = 9002 ; free virtual = 14136
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Block Memory Generator module test_cpu.u1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_cpu.u1._fetch._INST_BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
SLD FILE END !!
omo
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 7699.277 ; gain = 0.000 ; free physical = 8888 ; free virtual = 14134
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/omochan/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_cpu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/INST_BRAM.mif'
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/sqrt.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/hexcode.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/mandel_small.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/sandbox.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/minrt.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/minrt16.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/float.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/float2.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/fib.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/minrt.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_cpu_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fadd/fadd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fadd
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/feq/feq.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module feq
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/fetch.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/finv/finv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module newton_inv
INFO: [VRFC 10-311] analyzing module finv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fle/fle.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fle
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/flt/flt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fmul/fmul.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmul
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fsqrt/fsqrt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsqrt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fsub/fsub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/ftoi/ftoi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ftoi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/itof/itof.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module itof
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/uart_rx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/uart_tx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/test_cpu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_cpu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/omochan/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto aefc82a560f44afaa83bcb73d63ca118 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_cpu_behav xil_defaultlib.test_cpu xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'mode' [/home/omochan/3A/cpujikken/core/top.sv:134]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/fadd/fadd.sv" Line 4. Module fadd doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/feq/feq.sv" Line 3. Module feq doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.BRAM
Compiling module xil_defaultlib.uart_rx(CLK_PER_HALF_BIT=30)
Compiling module xil_defaultlib.uart_tx(CLK_PER_HALF_BIT=30)
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.INST_BRAM
Compiling module xil_defaultlib.fetch(CLK_PER_HALF_BIT=30,INST_S...
Compiling module xil_defaultlib.fadd
Compiling module xil_defaultlib.fsub
Compiling module xil_defaultlib.fmul
Compiling module xil_defaultlib.newton_inv
Compiling module xil_defaultlib.finv
Compiling module xil_defaultlib.fsqrt
Compiling module xil_defaultlib.feq
Compiling module xil_defaultlib.flt
Compiling module xil_defaultlib.fle
Compiling module xil_defaultlib.ftoi
Compiling module xil_defaultlib.itof
Compiling module xil_defaultlib.top(CLK_PER_HALF_BIT=30)
Compiling module xil_defaultlib.test_cpu
WARNING: [XSIM 43-3373] "/home/omochan/3A/cpujikken/core/test_cpu.sv" Line 100. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/omochan/3A/cpujikken/core/test_cpu.sv" Line 207. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
Block Memory Generator module test_cpu.u1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_cpu.u1._fetch._INST_BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
omo
relaunch_sim: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 7699.277 ; gain = 0.000 ; free physical = 9003 ; free virtual = 14137
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Block Memory Generator module test_cpu.u1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_cpu.u1._fetch._INST_BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
omo
SLD FILE END !!
omo
run: Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:07 . Memory (MB): peak = 7699.277 ; gain = 0.000 ; free physical = 8905 ; free virtual = 14129
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/omochan/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_cpu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/INST_BRAM.mif'
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/sqrt.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/hexcode.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/mandel_small.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/sandbox.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/minrt.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/minrt16.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/float.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/float2.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/fib.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/minrt.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_cpu_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fadd/fadd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fadd
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/feq/feq.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module feq
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/fetch.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/finv/finv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module newton_inv
INFO: [VRFC 10-311] analyzing module finv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fle/fle.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fle
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/flt/flt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fmul/fmul.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmul
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fsqrt/fsqrt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsqrt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fsub/fsub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/ftoi/ftoi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ftoi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/itof/itof.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module itof
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/uart_rx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/uart_tx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/test_cpu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_cpu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/omochan/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto aefc82a560f44afaa83bcb73d63ca118 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_cpu_behav xil_defaultlib.test_cpu xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'mode' [/home/omochan/3A/cpujikken/core/top.sv:134]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/fadd/fadd.sv" Line 4. Module fadd doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/feq/feq.sv" Line 3. Module feq doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.BRAM
Compiling module xil_defaultlib.uart_rx(CLK_PER_HALF_BIT=30)
Compiling module xil_defaultlib.uart_tx(CLK_PER_HALF_BIT=30)
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.INST_BRAM
Compiling module xil_defaultlib.fetch(CLK_PER_HALF_BIT=30,INST_S...
Compiling module xil_defaultlib.fadd
Compiling module xil_defaultlib.fsub
Compiling module xil_defaultlib.fmul
Compiling module xil_defaultlib.newton_inv
Compiling module xil_defaultlib.finv
Compiling module xil_defaultlib.fsqrt
Compiling module xil_defaultlib.feq
Compiling module xil_defaultlib.flt
Compiling module xil_defaultlib.fle
Compiling module xil_defaultlib.ftoi
Compiling module xil_defaultlib.itof
Compiling module xil_defaultlib.top(CLK_PER_HALF_BIT=30)
Compiling module xil_defaultlib.test_cpu
WARNING: [XSIM 43-3373] "/home/omochan/3A/cpujikken/core/test_cpu.sv" Line 101. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/omochan/3A/cpujikken/core/test_cpu.sv" Line 208. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
Block Memory Generator module test_cpu.u1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_cpu.u1._fetch._INST_BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:00.85 ; elapsed = 00:00:23 . Memory (MB): peak = 7699.277 ; gain = 0.000 ; free physical = 8995 ; free virtual = 14129
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
relaunch_xsim_kernel: Time (s): cpu = 00:00:01 ; elapsed = 00:00:24 . Memory (MB): peak = 7699.277 ; gain = 0.000 ; free physical = 8995 ; free virtual = 14129
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/omochan/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_cpu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/INST_BRAM.mif'
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/sqrt.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/hexcode.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/mandel_small.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/sandbox.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/minrt.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/minrt16.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/float.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/float2.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/fib.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/minrt.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_cpu_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fadd/fadd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fadd
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/feq/feq.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module feq
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/fetch.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/finv/finv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module newton_inv
INFO: [VRFC 10-311] analyzing module finv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fle/fle.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fle
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/flt/flt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fmul/fmul.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmul
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fsqrt/fsqrt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsqrt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fsub/fsub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/ftoi/ftoi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ftoi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/itof/itof.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module itof
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/uart_rx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/uart_tx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/test_cpu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_cpu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/omochan/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto aefc82a560f44afaa83bcb73d63ca118 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_cpu_behav xil_defaultlib.test_cpu xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'mode' [/home/omochan/3A/cpujikken/core/top.sv:134]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/fadd/fadd.sv" Line 4. Module fadd doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/feq/feq.sv" Line 3. Module feq doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.BRAM
Compiling module xil_defaultlib.uart_rx(CLK_PER_HALF_BIT=30)
Compiling module xil_defaultlib.uart_tx(CLK_PER_HALF_BIT=30)
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.INST_BRAM
Compiling module xil_defaultlib.fetch(CLK_PER_HALF_BIT=30,INST_S...
Compiling module xil_defaultlib.fadd
Compiling module xil_defaultlib.fsub
Compiling module xil_defaultlib.fmul
Compiling module xil_defaultlib.newton_inv
Compiling module xil_defaultlib.finv
Compiling module xil_defaultlib.fsqrt
Compiling module xil_defaultlib.feq
Compiling module xil_defaultlib.flt
Compiling module xil_defaultlib.fle
Compiling module xil_defaultlib.ftoi
Compiling module xil_defaultlib.itof
Compiling module xil_defaultlib.top(CLK_PER_HALF_BIT=30)
Compiling module xil_defaultlib.test_cpu
WARNING: [XSIM 43-3373] "/home/omochan/3A/cpujikken/core/test_cpu.sv" Line 102. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/omochan/3A/cpujikken/core/test_cpu.sv" Line 209. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
Block Memory Generator module test_cpu.u1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_cpu.u1._fetch._INST_BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:23 ; elapsed = 00:00:07 . Memory (MB): peak = 7699.277 ; gain = 0.000 ; free physical = 9008 ; free virtual = 14142
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Block Memory Generator module test_cpu.u1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_cpu.u1._fetch._INST_BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
          1: Not the same!!! ans:33, real:aa
          2: Not the same!!! ans:31, real:33
          3: Not the same!!! ans:36, real:31
          4: Not the same!!! ans:32, real:36
          5: Correct!!! ans:32, real:32
END OF ANSWER!!
TOO MANY OUTPUT!! real:32
SLD FILE END !!
omo
run: Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:05 . Memory (MB): peak = 7699.277 ; gain = 0.000 ; free physical = 8937 ; free virtual = 14138
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/omochan/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_cpu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/INST_BRAM.mif'
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/sqrt.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/hexcode.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/mandel_small.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/sandbox.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/minrt.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/minrt16.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/float.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/float2.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/fib.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/minrt.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_cpu_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fadd/fadd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fadd
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/feq/feq.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module feq
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/fetch.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/finv/finv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module newton_inv
INFO: [VRFC 10-311] analyzing module finv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fle/fle.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fle
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/flt/flt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fmul/fmul.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmul
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fsqrt/fsqrt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsqrt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fsub/fsub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/ftoi/ftoi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ftoi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/itof/itof.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module itof
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/uart_rx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/uart_tx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/test_cpu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_cpu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/omochan/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto aefc82a560f44afaa83bcb73d63ca118 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_cpu_behav xil_defaultlib.test_cpu xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'mode' [/home/omochan/3A/cpujikken/core/top.sv:134]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/fadd/fadd.sv" Line 4. Module fadd doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/feq/feq.sv" Line 3. Module feq doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.BRAM
Compiling module xil_defaultlib.uart_rx(CLK_PER_HALF_BIT=30)
Compiling module xil_defaultlib.uart_tx(CLK_PER_HALF_BIT=30)
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.INST_BRAM
Compiling module xil_defaultlib.fetch(CLK_PER_HALF_BIT=30,INST_S...
Compiling module xil_defaultlib.fadd
Compiling module xil_defaultlib.fsub
Compiling module xil_defaultlib.fmul
Compiling module xil_defaultlib.newton_inv
Compiling module xil_defaultlib.finv
Compiling module xil_defaultlib.fsqrt
Compiling module xil_defaultlib.feq
Compiling module xil_defaultlib.flt
Compiling module xil_defaultlib.fle
Compiling module xil_defaultlib.ftoi
Compiling module xil_defaultlib.itof
Compiling module xil_defaultlib.top(CLK_PER_HALF_BIT=30)
Compiling module xil_defaultlib.test_cpu
WARNING: [XSIM 43-3373] "/home/omochan/3A/cpujikken/core/test_cpu.sv" Line 102. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/omochan/3A/cpujikken/core/test_cpu.sv" Line 211. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
Block Memory Generator module test_cpu.u1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_cpu.u1._fetch._INST_BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
omo:3

relaunch_sim: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 7699.277 ; gain = 0.000 ; free physical = 9008 ; free virtual = 14143
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Block Memory Generator module test_cpu.u1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_cpu.u1._fetch._INST_BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
omo:3

          1: Not the same!!! ans:33, real:aa
          2: Not the same!!! ans:31, real:33
          3: Not the same!!! ans:36, real:31
          4: Not the same!!! ans:32, real:36
          5: Correct!!! ans:32, real:32
END OF ANSWER!!
TOO MANY OUTPUT!! real:32
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/omochan/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_cpu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/INST_BRAM.mif'
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/sqrt.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/hexcode.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/mandel_small.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/sandbox.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/minrt.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/minrt16.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/float.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/float2.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/fib.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/minrt.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_cpu_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fadd/fadd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fadd
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/feq/feq.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module feq
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/fetch.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/finv/finv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module newton_inv
INFO: [VRFC 10-311] analyzing module finv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fle/fle.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fle
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/flt/flt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fmul/fmul.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmul
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fsqrt/fsqrt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsqrt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fsub/fsub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/ftoi/ftoi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ftoi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/itof/itof.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module itof
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/uart_rx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/uart_tx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/test_cpu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_cpu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/omochan/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto aefc82a560f44afaa83bcb73d63ca118 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_cpu_behav xil_defaultlib.test_cpu xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'mode' [/home/omochan/3A/cpujikken/core/top.sv:134]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/fadd/fadd.sv" Line 4. Module fadd doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/feq/feq.sv" Line 3. Module feq doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.BRAM
Compiling module xil_defaultlib.uart_rx(CLK_PER_HALF_BIT=30)
Compiling module xil_defaultlib.uart_tx(CLK_PER_HALF_BIT=30)
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.INST_BRAM
Compiling module xil_defaultlib.fetch(CLK_PER_HALF_BIT=30,INST_S...
Compiling module xil_defaultlib.fadd
Compiling module xil_defaultlib.fsub
Compiling module xil_defaultlib.fmul
Compiling module xil_defaultlib.newton_inv
Compiling module xil_defaultlib.finv
Compiling module xil_defaultlib.fsqrt
Compiling module xil_defaultlib.feq
Compiling module xil_defaultlib.flt
Compiling module xil_defaultlib.fle
Compiling module xil_defaultlib.ftoi
Compiling module xil_defaultlib.itof
Compiling module xil_defaultlib.top(CLK_PER_HALF_BIT=30)
Compiling module xil_defaultlib.test_cpu
WARNING: [XSIM 43-3373] "/home/omochan/3A/cpujikken/core/test_cpu.sv" Line 102. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/omochan/3A/cpujikken/core/test_cpu.sv" Line 211. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
Block Memory Generator module test_cpu.u1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_cpu.u1._fetch._INST_BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 7722.762 ; gain = 0.000 ; free physical = 9007 ; free virtual = 14140
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Block Memory Generator module test_cpu.u1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_cpu.u1._fetch._INST_BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
          1: Not the same!!! ans:33, real:aa
          2: Not the same!!! ans:31, real:33
          3: Not the same!!! ans:36, real:31
          4: Not the same!!! ans:32, real:36
          5: Correct!!! ans:32, real:32
END OF ANSWER!!
TOO MANY OUTPUT!! real:32
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/omochan/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_cpu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/INST_BRAM.mif'
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/sqrt.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/hexcode.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/mandel_small.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/sandbox.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/minrt.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/minrt16.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/float.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/float2.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/fib.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/minrt.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_cpu_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fadd/fadd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fadd
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/feq/feq.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module feq
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/fetch.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/finv/finv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module newton_inv
INFO: [VRFC 10-311] analyzing module finv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fle/fle.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fle
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/flt/flt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fmul/fmul.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmul
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fsqrt/fsqrt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsqrt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fsub/fsub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/ftoi/ftoi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ftoi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/itof/itof.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module itof
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/uart_rx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/uart_tx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/test_cpu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_cpu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/omochan/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto aefc82a560f44afaa83bcb73d63ca118 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_cpu_behav xil_defaultlib.test_cpu xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'mode' [/home/omochan/3A/cpujikken/core/top.sv:134]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/fadd/fadd.sv" Line 4. Module fadd doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/feq/feq.sv" Line 3. Module feq doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.BRAM
Compiling module xil_defaultlib.uart_rx(CLK_PER_HALF_BIT=30)
Compiling module xil_defaultlib.uart_tx(CLK_PER_HALF_BIT=30)
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.INST_BRAM
Compiling module xil_defaultlib.fetch(CLK_PER_HALF_BIT=30,INST_S...
Compiling module xil_defaultlib.fadd
Compiling module xil_defaultlib.fsub
Compiling module xil_defaultlib.fmul
Compiling module xil_defaultlib.newton_inv
Compiling module xil_defaultlib.finv
Compiling module xil_defaultlib.fsqrt
Compiling module xil_defaultlib.feq
Compiling module xil_defaultlib.flt
Compiling module xil_defaultlib.fle
Compiling module xil_defaultlib.ftoi
Compiling module xil_defaultlib.itof
Compiling module xil_defaultlib.top(CLK_PER_HALF_BIT=30)
Compiling module xil_defaultlib.test_cpu
WARNING: [XSIM 43-3373] "/home/omochan/3A/cpujikken/core/test_cpu.sv" Line 102. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/omochan/3A/cpujikken/core/test_cpu.sv" Line 211. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
Block Memory Generator module test_cpu.u1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_cpu.u1._fetch._INST_BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 7730.766 ; gain = 0.000 ; free physical = 9009 ; free virtual = 14141
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Block Memory Generator module test_cpu.u1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_cpu.u1._fetch._INST_BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
          1: Not the same!!! ans:33, real:aa
          2: Not the same!!! ans:31, real:33
          3: Not the same!!! ans:36, real:31
          4: Not the same!!! ans:32, real:36
          5: Correct!!! ans:32, real:32
END OF ANSWER!!
TOO MANY OUTPUT!! real:32
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/omochan/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_cpu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/INST_BRAM.mif'
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/sqrt.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/hexcode.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/mandel_small.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/sandbox.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/minrt.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/minrt16.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/float.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/float2.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/fib.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/minrt.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_cpu_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fadd/fadd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fadd
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/feq/feq.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module feq
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/fetch.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/finv/finv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module newton_inv
INFO: [VRFC 10-311] analyzing module finv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fle/fle.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fle
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/flt/flt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fmul/fmul.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmul
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fsqrt/fsqrt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsqrt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fsub/fsub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/ftoi/ftoi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ftoi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/itof/itof.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module itof
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/uart_rx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/uart_tx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/test_cpu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_cpu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/omochan/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto aefc82a560f44afaa83bcb73d63ca118 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_cpu_behav xil_defaultlib.test_cpu xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'mode' [/home/omochan/3A/cpujikken/core/top.sv:134]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/fadd/fadd.sv" Line 4. Module fadd doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/feq/feq.sv" Line 3. Module feq doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.BRAM
Compiling module xil_defaultlib.uart_rx(CLK_PER_HALF_BIT=30)
Compiling module xil_defaultlib.uart_tx(CLK_PER_HALF_BIT=30)
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.INST_BRAM
Compiling module xil_defaultlib.fetch(CLK_PER_HALF_BIT=30,INST_S...
Compiling module xil_defaultlib.fadd
Compiling module xil_defaultlib.fsub
Compiling module xil_defaultlib.fmul
Compiling module xil_defaultlib.newton_inv
Compiling module xil_defaultlib.finv
Compiling module xil_defaultlib.fsqrt
Compiling module xil_defaultlib.feq
Compiling module xil_defaultlib.flt
Compiling module xil_defaultlib.fle
Compiling module xil_defaultlib.ftoi
Compiling module xil_defaultlib.itof
Compiling module xil_defaultlib.top(CLK_PER_HALF_BIT=30)
Compiling module xil_defaultlib.test_cpu
WARNING: [XSIM 43-3373] "/home/omochan/3A/cpujikken/core/test_cpu.sv" Line 209. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
Block Memory Generator module test_cpu.u1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_cpu.u1._fetch._INST_BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 7730.766 ; gain = 0.000 ; free physical = 8999 ; free virtual = 14131
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Block Memory Generator module test_cpu.u1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_cpu.u1._fetch._INST_BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
          1: Correct!!! ans:xx, real:aa
          2: Correct!!! ans:33, real:33
          3: Correct!!! ans:31, real:31
          4: Correct!!! ans:36, real:36
          5: Correct!!! ans:32, real:32
          6: Correct!!! ans:32, real:32
END OF ANSWER!!
WARNING: [Simulator 45-29] Cannot open source file /wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v: file does not exist.
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/omochan/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_cpu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/INST_BRAM.mif'
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/sqrt.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/hexcode.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/mandel_small.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/sandbox.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/minrt.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/minrt16.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/float.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/float2.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/fib.coe'
INFO: [SIM-utils-43] Exported '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim/minrt.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_cpu_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fadd/fadd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fadd
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/feq/feq.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module feq
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/fetch.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/finv/finv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module newton_inv
INFO: [VRFC 10-311] analyzing module finv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fle/fle.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fle
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/flt/flt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fmul/fmul.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmul
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fsqrt/fsqrt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsqrt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/fsub/fsub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/ftoi/ftoi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ftoi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/FPU/itof/itof.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module itof
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/uart_rx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/uart_tx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omochan/3A/cpujikken/core/test_cpu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_cpu
WARNING: [VRFC 10-2659] decimal constant 100000000000 is too large, should be smaller than 2147483648; using 1215752192 instead [/home/omochan/3A/cpujikken/core/test_cpu.sv:209]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/omochan/3A/cpujikken/core/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/omochan/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto aefc82a560f44afaa83bcb73d63ca118 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_cpu_behav xil_defaultlib.test_cpu xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'mode' [/home/omochan/3A/cpujikken/core/top.sv:134]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/fadd/fadd.sv" Line 4. Module fadd doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/omochan/3A/cpujikken/core/FPU/feq/feq.sv" Line 3. Module feq doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.BRAM
Compiling module xil_defaultlib.uart_rx(CLK_PER_HALF_BIT=30)
Compiling module xil_defaultlib.uart_tx(CLK_PER_HALF_BIT=30)
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.INST_BRAM
Compiling module xil_defaultlib.fetch(CLK_PER_HALF_BIT=30,INST_S...
Compiling module xil_defaultlib.fadd
Compiling module xil_defaultlib.fsub
Compiling module xil_defaultlib.fmul
Compiling module xil_defaultlib.newton_inv
Compiling module xil_defaultlib.finv
Compiling module xil_defaultlib.fsqrt
Compiling module xil_defaultlib.feq
Compiling module xil_defaultlib.flt
Compiling module xil_defaultlib.fle
Compiling module xil_defaultlib.ftoi
Compiling module xil_defaultlib.itof
Compiling module xil_defaultlib.top(CLK_PER_HALF_BIT=30)
Compiling module xil_defaultlib.test_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
Block Memory Generator module test_cpu.u1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_cpu.u1._fetch._INST_BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 7770.785 ; gain = 0.000 ; free physical = 9004 ; free virtual = 14136
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Block Memory Generator module test_cpu.u1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_cpu.u1._fetch._INST_BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
          1: Correct!!! ans:xx, real:aa
          2: Correct!!! ans:33, real:33
          3: Correct!!! ans:31, real:31
          4: Correct!!! ans:36, real:36
          5: Correct!!! ans:32, real:32
          6: Correct!!! ans:32, real:32
END OF ANSWER!!
