

================================================================
== Vivado HLS Report for 'load_pest_12_bot'
================================================================
* Date:           Sat Oct 05 17:08:22 2019

* Version:        2016.3 (Build 1682563 on Mon Oct 10 19:41:59 MDT 2016)
* Project:        LDPC_Decoder3U
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160tfbg676-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.59|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|    1|    1|    1|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 2
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
* FSM state operations: 

 <State 1>: 2.33ns
ST_1: pos_read (47)  [1/1] 0.00ns
:0  %pos_read = call i13 @_ssdm_op_Read.ap_auto.i13(i13 %pos_r)

ST_1: pos_cast (48)  [1/1] 0.00ns
:1  %pos_cast = sext i13 %pos_read to i16

ST_1: tmp (51)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5143
:4  %tmp = zext i16 %pos_cast to i32

ST_1: pLambda0_addr (52)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5143
:5  %pLambda0_addr = getelementptr inbounds [2048 x i16]* @pLambda0, i32 0, i32 %tmp

ST_1: pLambda0_load (53)  [2/2] 2.33ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5143
:6  %pLambda0_load = load i16* %pLambda0_addr, align 2

ST_1: prLamB_buf_addr (54)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5143
:7  %prLamB_buf_addr = getelementptr inbounds [1024 x i16]* @prLamB_buf, i32 0, i32 %tmp

ST_1: prLamB_buf_load (55)  [2/2] 2.33ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5143
:8  %prLamB_buf_load = load i16* %prLamB_buf_addr, align 2

ST_1: prLamC_buf_addr (56)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5143
:9  %prLamC_buf_addr = getelementptr inbounds [1024 x i16]* @prLamC_buf, i32 0, i32 %tmp

ST_1: prLamC_buf_load (57)  [2/2] 2.33ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5143
:10  %prLamC_buf_load = load i16* %prLamC_buf_addr, align 2

ST_1: prLam2B_buf_addr (58)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5143
:11  %prLam2B_buf_addr = getelementptr inbounds [1024 x i16]* @prLam2B_buf, i32 0, i32 %tmp

ST_1: prLam2B_buf_load (59)  [2/2] 2.33ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5143
:12  %prLam2B_buf_load = load i16* %prLam2B_buf_addr, align 2

ST_1: prLam2C_buf_addr (60)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5143
:13  %prLam2C_buf_addr = getelementptr inbounds [1024 x i16]* @prLam2C_buf, i32 0, i32 %tmp

ST_1: prLam2C_buf_load (61)  [2/2] 2.33ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5143
:14  %prLam2C_buf_load = load i16* %prLam2C_buf_addr, align 2

ST_1: pLambda1_addr (67)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5146
:20  %pLambda1_addr = getelementptr inbounds [2048 x i16]* @pLambda1, i32 0, i32 %tmp

ST_1: pLambda1_load (68)  [2/2] 2.33ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5146
:21  %pLambda1_load = load i16* %pLambda1_addr, align 2

ST_1: prLamB_buf1_addr (69)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5146
:22  %prLamB_buf1_addr = getelementptr inbounds [1024 x i16]* @prLamB_buf1, i32 0, i32 %tmp

ST_1: prLamB_buf1_load (70)  [2/2] 2.33ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5146
:23  %prLamB_buf1_load = load i16* %prLamB_buf1_addr, align 2

ST_1: prLamB_buf1a_addr (71)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5146
:24  %prLamB_buf1a_addr = getelementptr inbounds [1024 x i16]* @prLamB_buf1a, i32 0, i32 %tmp

ST_1: prLamB_buf1a_load (72)  [2/2] 2.33ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5146
:25  %prLamB_buf1a_load = load i16* %prLamB_buf1a_addr, align 2

ST_1: prLamC_buf1_addr (73)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5146
:26  %prLamC_buf1_addr = getelementptr inbounds [1024 x i16]* @prLamC_buf1, i32 0, i32 %tmp

ST_1: prLamC_buf1_load (74)  [2/2] 2.33ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5146
:27  %prLamC_buf1_load = load i16* %prLamC_buf1_addr, align 2

ST_1: prLam2B_buf1_addr (75)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5146
:28  %prLam2B_buf1_addr = getelementptr inbounds [1024 x i16]* @prLam2B_buf1, i32 0, i32 %tmp

ST_1: prLam2B_buf1_load (76)  [2/2] 2.33ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5146
:29  %prLam2B_buf1_load = load i16* %prLam2B_buf1_addr, align 2

ST_1: prLam2B_buf1a_addr (77)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5146
:30  %prLam2B_buf1a_addr = getelementptr inbounds [1024 x i16]* @prLam2B_buf1a, i32 0, i32 %tmp

ST_1: prLam2B_buf1a_load (78)  [2/2] 2.33ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5146
:31  %prLam2B_buf1a_load = load i16* %prLam2B_buf1a_addr, align 2

ST_1: prLam2C_buf1_addr (79)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5146
:32  %prLam2C_buf1_addr = getelementptr inbounds [1024 x i16]* @prLam2C_buf1, i32 0, i32 %tmp

ST_1: prLam2C_buf1_load (80)  [2/2] 2.33ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5146
:33  %prLam2C_buf1_load = load i16* %prLam2C_buf1_addr, align 2

ST_1: pLambda2_addr (88)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5149
:41  %pLambda2_addr = getelementptr inbounds [2048 x i16]* @pLambda2, i32 0, i32 %tmp

ST_1: pLambda2_load (89)  [2/2] 2.33ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5149
:42  %pLambda2_load = load i16* %pLambda2_addr, align 2

ST_1: prLam_buf2_addr (90)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5149
:43  %prLam_buf2_addr = getelementptr inbounds [1024 x i16]* @prLam_buf2, i32 0, i32 %tmp

ST_1: prLam_buf2_load (91)  [2/2] 2.33ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5149
:44  %prLam_buf2_load = load i16* %prLam_buf2_addr, align 2

ST_1: prLam2_buf2_addr (92)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5149
:45  %prLam2_buf2_addr = getelementptr inbounds [1024 x i16]* @prLam2_buf2, i32 0, i32 %tmp

ST_1: prLam2_buf2_load (93)  [2/2] 2.33ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5149
:46  %prLam2_buf2_load = load i16* %prLam2_buf2_addr, align 2

ST_1: pLambda3_addr (97)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5151
:50  %pLambda3_addr = getelementptr inbounds [2048 x i16]* @pLambda3, i32 0, i32 %tmp

ST_1: pLambda3_load (98)  [2/2] 2.33ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5151
:51  %pLambda3_load = load i16* %pLambda3_addr, align 2

ST_1: prLamB_buf3_addr (99)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5151
:52  %prLamB_buf3_addr = getelementptr inbounds [1024 x i16]* @prLamB_buf3, i32 0, i32 %tmp

ST_1: prLamB_buf3_load (100)  [2/2] 2.33ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5151
:53  %prLamB_buf3_load = load i16* %prLamB_buf3_addr, align 2

ST_1: prLamB_buf3a_addr (101)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5151
:54  %prLamB_buf3a_addr = getelementptr inbounds [1024 x i16]* @prLamB_buf3a, i32 0, i32 %tmp

ST_1: prLamB_buf3a_load (102)  [2/2] 2.33ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5151
:55  %prLamB_buf3a_load = load i16* %prLamB_buf3a_addr, align 2

ST_1: prLamC_buf3_addr (103)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5151
:56  %prLamC_buf3_addr = getelementptr inbounds [1024 x i16]* @prLamC_buf3, i32 0, i32 %tmp

ST_1: prLamC_buf3_load (104)  [2/2] 2.33ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5151
:57  %prLamC_buf3_load = load i16* %prLamC_buf3_addr, align 2

ST_1: prLam2B_buf3_addr (105)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5151
:58  %prLam2B_buf3_addr = getelementptr inbounds [1024 x i16]* @prLam2B_buf3, i32 0, i32 %tmp

ST_1: prLam2B_buf3_load (106)  [2/2] 2.33ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5151
:59  %prLam2B_buf3_load = load i16* %prLam2B_buf3_addr, align 2

ST_1: prLam2B_buf3a_addr (107)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5151
:60  %prLam2B_buf3a_addr = getelementptr inbounds [1024 x i16]* @prLam2B_buf3a, i32 0, i32 %tmp

ST_1: prLam2B_buf3a_load (108)  [2/2] 2.33ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5151
:61  %prLam2B_buf3a_load = load i16* %prLam2B_buf3a_addr, align 2

ST_1: prLam2C_buf3_addr (109)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5151
:62  %prLam2C_buf3_addr = getelementptr inbounds [1024 x i16]* @prLam2C_buf3, i32 0, i32 %tmp

ST_1: prLam2C_buf3_load (110)  [2/2] 2.33ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5151
:63  %prLam2C_buf3_load = load i16* %prLam2C_buf3_addr, align 2

ST_1: pLambda4_addr (118)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5154
:71  %pLambda4_addr = getelementptr inbounds [2048 x i16]* @pLambda4, i32 0, i32 %tmp

ST_1: pLambda4_load (119)  [2/2] 2.33ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5154
:72  %pLambda4_load = load i16* %pLambda4_addr, align 2

ST_1: prLam_buf4_addr (120)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5154
:73  %prLam_buf4_addr = getelementptr inbounds [1024 x i16]* @prLam_buf4, i32 0, i32 %tmp

ST_1: prLam_buf4_load (121)  [2/2] 2.33ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5154
:74  %prLam_buf4_load = load i16* %prLam_buf4_addr, align 2

ST_1: prLam_buf4a_addr (122)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5154
:75  %prLam_buf4a_addr = getelementptr inbounds [1024 x i16]* @prLam_buf4a, i32 0, i32 %tmp

ST_1: prLam_buf4a_load (123)  [2/2] 2.33ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5154
:76  %prLam_buf4a_load = load i16* %prLam_buf4a_addr, align 2

ST_1: prLamB_buf4_addr (124)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5154
:77  %prLamB_buf4_addr = getelementptr inbounds [1024 x i16]* @prLamB_buf4, i32 0, i32 %tmp

ST_1: prLamB_buf4_load (125)  [2/2] 2.33ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5154
:78  %prLamB_buf4_load = load i16* %prLamB_buf4_addr, align 2

ST_1: prLamC_buf4_addr (126)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5154
:79  %prLamC_buf4_addr = getelementptr inbounds [1024 x i16]* @prLamC_buf4, i32 0, i32 %tmp

ST_1: prLamC_buf4_load (127)  [2/2] 2.33ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5154
:80  %prLamC_buf4_load = load i16* %prLamC_buf4_addr, align 2

ST_1: prLamC_buf4a_addr (128)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5154
:81  %prLamC_buf4a_addr = getelementptr inbounds [1024 x i16]* @prLamC_buf4a, i32 0, i32 %tmp

ST_1: prLamC_buf4a_load (129)  [2/2] 2.33ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5154
:82  %prLamC_buf4a_load = load i16* %prLamC_buf4a_addr, align 2

ST_1: prLamC_buf4b_addr (130)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5154
:83  %prLamC_buf4b_addr = getelementptr inbounds [1024 x i16]* @prLamC_buf4b, i32 0, i32 %tmp

ST_1: prLamC_buf4b_load (131)  [2/2] 2.33ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5154
:84  %prLamC_buf4b_load = load i16* %prLamC_buf4b_addr, align 2

ST_1: prLam2_buf4_addr (132)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5154
:85  %prLam2_buf4_addr = getelementptr inbounds [1024 x i16]* @prLam2_buf4, i32 0, i32 %tmp

ST_1: prLam2_buf4_load (133)  [2/2] 2.33ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5154
:86  %prLam2_buf4_load = load i16* %prLam2_buf4_addr, align 2

ST_1: prLam2_buf4a_addr (134)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5154
:87  %prLam2_buf4a_addr = getelementptr inbounds [1024 x i16]* @prLam2_buf4a, i32 0, i32 %tmp

ST_1: prLam2_buf4a_load (135)  [2/2] 2.33ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5154
:88  %prLam2_buf4a_load = load i16* %prLam2_buf4a_addr, align 2

ST_1: prLam2B_buf4_addr (136)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5154
:89  %prLam2B_buf4_addr = getelementptr inbounds [1024 x i16]* @prLam2B_buf4, i32 0, i32 %tmp

ST_1: prLam2B_buf4_load (137)  [2/2] 2.33ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5154
:90  %prLam2B_buf4_load = load i16* %prLam2B_buf4_addr, align 2

ST_1: prLam2C_buf4_addr (138)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5154
:91  %prLam2C_buf4_addr = getelementptr inbounds [1024 x i16]* @prLam2C_buf4, i32 0, i32 %tmp

ST_1: prLam2C_buf4_load (139)  [2/2] 2.33ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5154
:92  %prLam2C_buf4_load = load i16* %prLam2C_buf4_addr, align 2

ST_1: prLam2C_buf4a_addr (140)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5154
:93  %prLam2C_buf4a_addr = getelementptr inbounds [1024 x i16]* @prLam2C_buf4a, i32 0, i32 %tmp

ST_1: prLam2C_buf4a_load (141)  [2/2] 2.33ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5154
:94  %prLam2C_buf4a_load = load i16* %prLam2C_buf4a_addr, align 2

ST_1: prLam2C_buf4b_addr (142)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5154
:95  %prLam2C_buf4b_addr = getelementptr inbounds [1024 x i16]* @prLam2C_buf4b, i32 0, i32 %tmp

ST_1: prLam2C_buf4b_load (143)  [2/2] 2.33ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5154
:96  %prLam2C_buf4b_load = load i16* %prLam2C_buf4b_addr, align 2


 <State 2>: 8.59ns
ST_2: StgValue_76 (49)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecMemCore([1024 x i16]* @prLam_buf2, [1 x i8]* @p_str, [13 x i8]* @p_str79, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

ST_2: StgValue_77 (50)  [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecMemCore([1024 x i16]* @prLam_buf4, [1 x i8]* @p_str, [13 x i8]* @p_str79, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

ST_2: pLambda0_load (53)  [1/2] 2.33ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5143
:6  %pLambda0_load = load i16* %pLambda0_addr, align 2

ST_2: prLamB_buf_load (55)  [1/2] 2.33ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5143
:8  %prLamB_buf_load = load i16* %prLamB_buf_addr, align 2

ST_2: prLamC_buf_load (57)  [1/2] 2.33ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5143
:10  %prLamC_buf_load = load i16* %prLamC_buf_addr, align 2

ST_2: prLam2B_buf_load (59)  [1/2] 2.33ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5143
:12  %prLam2B_buf_load = load i16* %prLam2B_buf_addr, align 2

ST_2: prLam2C_buf_load (61)  [1/2] 2.33ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5143
:14  %prLam2C_buf_load = load i16* %prLam2C_buf_addr, align 2

ST_2: tmp3 (62)  [1/1] 1.46ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5143
:15  %tmp3 = add i16 %prLam2B_buf_load, %prLamC_buf_load

ST_2: tmp5 (63)  [1/1] 1.46ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5143
:16  %tmp5 = add i16 %prLam2C_buf_load, %prLamB_buf_load

ST_2: tmp4 (64)  [1/1] 1.32ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5143
:17  %tmp4 = add i16 %pLambda0_load, %tmp5

ST_2: tmp_s (65)  [1/1] 1.32ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5143
:18  %tmp_s = add i16 %tmp3, %tmp4

ST_2: StgValue_87 (66)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5143
:19  store i16 %tmp_s, i16* @pest0, align 2

ST_2: pLambda1_load (68)  [1/2] 2.33ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5146
:21  %pLambda1_load = load i16* %pLambda1_addr, align 2

ST_2: prLamB_buf1_load (70)  [1/2] 2.33ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5146
:23  %prLamB_buf1_load = load i16* %prLamB_buf1_addr, align 2

ST_2: prLamB_buf1a_load (72)  [1/2] 2.33ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5146
:25  %prLamB_buf1a_load = load i16* %prLamB_buf1a_addr, align 2

ST_2: prLamC_buf1_load (74)  [1/2] 2.33ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5146
:27  %prLamC_buf1_load = load i16* %prLamC_buf1_addr, align 2

ST_2: prLam2B_buf1_load (76)  [1/2] 2.33ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5146
:29  %prLam2B_buf1_load = load i16* %prLam2B_buf1_addr, align 2

ST_2: prLam2B_buf1a_load (78)  [1/2] 2.33ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5146
:31  %prLam2B_buf1a_load = load i16* %prLam2B_buf1a_addr, align 2

ST_2: prLam2C_buf1_load (80)  [1/2] 2.33ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5146
:33  %prLam2C_buf1_load = load i16* %prLam2C_buf1_addr, align 2

ST_2: tmp11 (81)  [1/1] 1.32ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5146
:34  %tmp11 = add i16 %prLamC_buf1_load, %prLam2B_buf1a_load

ST_2: tmp10 (82)  [1/1] 1.32ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5146
:35  %tmp10 = add i16 %prLam2B_buf1_load, %tmp11

ST_2: tmp13 (83)  [1/1] 1.46ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5146
:36  %tmp13 = add i16 %prLamB_buf1a_load, %prLamB_buf1_load

ST_2: tmp14 (84)  [1/1] 1.46ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5146
:37  %tmp14 = add i16 %prLam2C_buf1_load, %pLambda1_load

ST_2: tmp12 (85)  [1/1] 1.32ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5146
:38  %tmp12 = add i16 %tmp13, %tmp14

ST_2: tmp_939 (86)  [1/1] 1.32ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5146
:39  %tmp_939 = add i16 %tmp10, %tmp12

ST_2: StgValue_101 (87)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5146
:40  store i16 %tmp_939, i16* @pest1, align 2

ST_2: pLambda2_load (89)  [1/2] 2.33ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5149
:42  %pLambda2_load = load i16* %pLambda2_addr, align 2

ST_2: prLam_buf2_load (91)  [1/2] 2.33ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5149
:44  %prLam_buf2_load = load i16* %prLam_buf2_addr, align 2

ST_2: prLam2_buf2_load (93)  [1/2] 2.33ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5149
:46  %prLam2_buf2_load = load i16* %prLam2_buf2_addr, align 2

ST_2: tmp15 (94)  [1/1] 1.32ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5149
:47  %tmp15 = add i16 %prLam2_buf2_load, %pLambda2_load

ST_2: tmp_940 (95)  [1/1] 1.32ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5149
:48  %tmp_940 = add i16 %prLam_buf2_load, %tmp15

ST_2: StgValue_107 (96)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5149
:49  store i16 %tmp_940, i16* @pest2, align 2

ST_2: pLambda3_load (98)  [1/2] 2.33ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5151
:51  %pLambda3_load = load i16* %pLambda3_addr, align 2

ST_2: prLamB_buf3_load (100)  [1/2] 2.33ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5151
:53  %prLamB_buf3_load = load i16* %prLamB_buf3_addr, align 2

ST_2: prLamB_buf3a_load (102)  [1/2] 2.33ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5151
:55  %prLamB_buf3a_load = load i16* %prLamB_buf3a_addr, align 2

ST_2: prLamC_buf3_load (104)  [1/2] 2.33ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5151
:57  %prLamC_buf3_load = load i16* %prLamC_buf3_addr, align 2

ST_2: prLam2B_buf3_load (106)  [1/2] 2.33ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5151
:59  %prLam2B_buf3_load = load i16* %prLam2B_buf3_addr, align 2

ST_2: prLam2B_buf3a_load (108)  [1/2] 2.33ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5151
:61  %prLam2B_buf3a_load = load i16* %prLam2B_buf3a_addr, align 2

ST_2: prLam2C_buf3_load (110)  [1/2] 2.33ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5151
:63  %prLam2C_buf3_load = load i16* %prLam2C_buf3_addr, align 2

ST_2: tmp21 (111)  [1/1] 1.32ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5151
:64  %tmp21 = add i16 %prLamC_buf3_load, %prLam2B_buf3a_load

ST_2: tmp20 (112)  [1/1] 1.32ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5151
:65  %tmp20 = add i16 %prLam2B_buf3_load, %tmp21

ST_2: tmp23 (113)  [1/1] 1.46ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5151
:66  %tmp23 = add i16 %prLamB_buf3a_load, %prLamB_buf3_load

ST_2: tmp24 (114)  [1/1] 1.46ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5151
:67  %tmp24 = add i16 %prLam2C_buf3_load, %pLambda3_load

ST_2: tmp22 (115)  [1/1] 1.32ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5151
:68  %tmp22 = add i16 %tmp23, %tmp24

ST_2: tmp_941 (116)  [1/1] 1.32ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5151
:69  %tmp_941 = add i16 %tmp20, %tmp22

ST_2: StgValue_121 (117)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5151
:70  store i16 %tmp_941, i16* @pest3, align 2

ST_2: pLambda4_load (119)  [1/2] 2.33ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5154
:72  %pLambda4_load = load i16* %pLambda4_addr, align 2

ST_2: prLam_buf4_load (121)  [1/2] 2.33ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5154
:74  %prLam_buf4_load = load i16* %prLam_buf4_addr, align 2

ST_2: prLam_buf4a_load (123)  [1/2] 2.33ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5154
:76  %prLam_buf4a_load = load i16* %prLam_buf4a_addr, align 2

ST_2: prLamB_buf4_load (125)  [1/2] 2.33ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5154
:78  %prLamB_buf4_load = load i16* %prLamB_buf4_addr, align 2

ST_2: prLamC_buf4_load (127)  [1/2] 2.33ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5154
:80  %prLamC_buf4_load = load i16* %prLamC_buf4_addr, align 2

ST_2: prLamC_buf4a_load (129)  [1/2] 2.33ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5154
:82  %prLamC_buf4a_load = load i16* %prLamC_buf4a_addr, align 2

ST_2: prLamC_buf4b_load (131)  [1/2] 2.33ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5154
:84  %prLamC_buf4b_load = load i16* %prLamC_buf4b_addr, align 2

ST_2: prLam2_buf4_load (133)  [1/2] 2.33ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5154
:86  %prLam2_buf4_load = load i16* %prLam2_buf4_addr, align 2

ST_2: prLam2_buf4a_load (135)  [1/2] 2.33ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5154
:88  %prLam2_buf4a_load = load i16* %prLam2_buf4a_addr, align 2

ST_2: prLam2B_buf4_load (137)  [1/2] 2.33ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5154
:90  %prLam2B_buf4_load = load i16* %prLam2B_buf4_addr, align 2

ST_2: prLam2C_buf4_load (139)  [1/2] 2.33ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5154
:92  %prLam2C_buf4_load = load i16* %prLam2C_buf4_addr, align 2

ST_2: prLam2C_buf4a_load (141)  [1/2] 2.33ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5154
:94  %prLam2C_buf4a_load = load i16* %prLam2C_buf4a_addr, align 2

ST_2: prLam2C_buf4b_load (143)  [1/2] 2.33ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5154
:96  %prLam2C_buf4b_load = load i16* %prLam2C_buf4b_addr, align 2

ST_2: tmp37 (144)  [1/1] 1.32ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5154
:97  %tmp37 = add i16 %prLam2B_buf4_load, %prLam2C_buf4a_load

ST_2: tmp36 (145)  [1/1] 1.32ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5154
:98  %tmp36 = add i16 %prLam2C_buf4_load, %tmp37

ST_2: tmp39 (146)  [1/1] 1.46ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5154
:99  %tmp39 = add i16 %prLam2_buf4_load, %prLam2_buf4a_load

ST_2: tmp38 (147)  [1/1] 1.32ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5154
:100  %tmp38 = add i16 %prLamC_buf4b_load, %tmp39

ST_2: tmp35 (148)  [1/1] 1.32ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5154
:101  %tmp35 = add i16 %tmp36, %tmp38

ST_2: tmp42 (149)  [1/1] 1.32ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5154
:102  %tmp42 = add i16 %pLambda4_load, %prLam_buf4a_load

ST_2: tmp41 (150)  [1/1] 1.32ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5154
:103  %tmp41 = add i16 %prLam_buf4_load, %tmp42

ST_2: tmp44 (151)  [1/1] 1.46ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5154
:104  %tmp44 = add i16 %prLamC_buf4a_load, %prLamB_buf4_load

ST_2: tmp45 (152)  [1/1] 1.32ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5154
:105  %tmp45 = add i16 %prLam2C_buf4b_load, %prLamC_buf4_load

ST_2: tmp43 (153)  [1/1] 1.32ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5154
:106  %tmp43 = add i16 %tmp44, %tmp45

ST_2: tmp40 (154)  [1/1] 1.32ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5154
:107  %tmp40 = add i16 %tmp41, %tmp43

ST_2: tmp_942 (155)  [1/1] 1.32ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5154
:108  %tmp_942 = add i16 %tmp35, %tmp40

ST_2: StgValue_147 (156)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5154
:109  store i16 %tmp_942, i16* @pest4, align 2

ST_2: tmp_1056 (157)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5157
:110  %tmp_1056 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_s, i32 15)

ST_2: rev (158)  [1/1] 0.84ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5157
:111  %rev = xor i1 %tmp_1056, true

ST_2: StgValue_150 (159)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5157
:112  store i1 %rev, i1* @bpest0, align 1

ST_2: tmp_1057 (160)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5158
:113  %tmp_1057 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_939, i32 15)

ST_2: rev5 (161)  [1/1] 0.84ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5158
:114  %rev5 = xor i1 %tmp_1057, true

ST_2: StgValue_153 (162)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5158
:115  store i1 %rev5, i1* @bpest1, align 1

ST_2: tmp_1058 (163)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5159
:116  %tmp_1058 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_940, i32 15)

ST_2: rev8 (164)  [1/1] 0.84ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5159
:117  %rev8 = xor i1 %tmp_1058, true

ST_2: StgValue_156 (165)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5159
:118  store i1 %rev8, i1* @bpest2, align 1

ST_2: tmp_1059 (166)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5160
:119  %tmp_1059 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_941, i32 15)

ST_2: rev11 (167)  [1/1] 0.84ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5160
:120  %rev11 = xor i1 %tmp_1059, true

ST_2: StgValue_159 (168)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5160
:121  store i1 %rev11, i1* @bpest3, align 1

ST_2: tmp_1060 (169)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5161
:122  %tmp_1060 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_942, i32 15)

ST_2: rev14 (170)  [1/1] 0.84ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5161
:123  %rev14 = xor i1 %tmp_1060, true

ST_2: StgValue_162 (171)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5161
:124  store i1 %rev14, i1* @bpest4, align 1

ST_2: StgValue_163 (172)  [1/1] 0.00ns  loc: LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5162
:125  ret void



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 2.33ns
The critical path consists of the following:
	wire read on port 'pos_r' [47]  (0 ns)
	'getelementptr' operation ('prLamB_buf4_addr', LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5154) [124]  (0 ns)
	'load' operation ('prLamB_buf4_load', LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5154) on array 'prLamB_buf4' [125]  (2.33 ns)

 <State 2>: 8.59ns
The critical path consists of the following:
	'load' operation ('prLamB_buf4_load', LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5154) on array 'prLamB_buf4' [125]  (2.33 ns)
	'add' operation ('tmp44', LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5154) [151]  (1.46 ns)
	'add' operation ('tmp43', LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5154) [153]  (1.32 ns)
	'add' operation ('tmp40', LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5154) [154]  (1.32 ns)
	'add' operation ('tmp_942', LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5154) [155]  (1.32 ns)
	'xor' operation ('rev14', LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5161) [170]  (0.84 ns)
	'store' operation (LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5161) of variable 'rev14', LDPC_Decoder3U/HLSLdpcLogDecScaledMin.cpp:5161 on global variable 'bpest4' [171]  (0 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
