✔ [2/106] Built LeanRV64D.Sail.IntRange
✔ [3/106] Built LeanRV64D.Sail.BitVec
✔ [4/106] Built LeanRV64D.Sail.Sail
✔ [5/106] Built LeanRV64D.Defs
✔ [6/106] Built LeanRV64D.FakeReal
✔ [7/106] Built LeanRV64D.RiscvExtras
✔ [8/106] Built LeanRV64D.Specialization
✔ [9/106] Built LeanRV64D.Option
✔ [10/106] Built LeanRV64D.Flow
✔ [11/106] Built LeanRV64D.Arith
✔ [12/106] Built LeanRV64D.String
✔ [13/106] Built LeanRV64D.Mapping
✔ [14/106] Built LeanRV64D.Vector
✔ [15/106] Built LeanRV64D.HexBits
✔ [16/106] Built LeanRV64D.HexBitsSigned
✔ [17/106] Built LeanRV64D.DecBits
✔ [18/106] Built LeanRV64D.Prelude
✔ [19/106] Built LeanRV64D.RiscvErrors
✔ [20/106] Built LeanRV64D.RiscvXlen
✔ [21/106] Built LeanRV64D.RiscvFlen
✔ [22/106] Built LeanRV64D.RiscvVlen
✔ [23/106] Built LeanRV64D.PreludeMemAddrtype
✔ [24/106] Built LeanRV64D.PreludeMemMetadata
✔ [25/106] Built LeanRV64D.Result
✔ [26/106] Built LeanRV64D.Common
✔ [27/106] Built LeanRV64D.ReadWrite
✔ [28/106] Built LeanRV64D.PreludeMem
✔ [29/106] Built LeanRV64D.Arithmetic
✔ [30/106] Built LeanRV64D.RvfiDii
✔ [31/106] Built LeanRV64D.RiscvExtensions
✔ [32/106] Built LeanRV64D.RiscvTypesExt
✔ [33/106] Built LeanRV64D.RiscvTypes
✔ [34/106] Built LeanRV64D.RiscvVmemTypes
✔ [35/106] Built LeanRV64D.RiscvCallbacks
✔ [36/106] Built LeanRV64D.RiscvRegType
✔ [37/106] Built LeanRV64D.RiscvFregType
✔ [38/106] Built LeanRV64D.RiscvRegs
✔ [39/106] Built LeanRV64D.RiscvPcAccess
✔ [40/106] Built LeanRV64D.RiscvSysRegs
✔ [41/106] Built LeanRV64D.RiscvPmpRegs
✔ [42/106] Built LeanRV64D.RiscvPmpControl
✔ [43/106] Built LeanRV64D.RiscvExtRegs
✔ [44/106] Built LeanRV64D.RiscvAddrChecks
✔ [45/106] Built LeanRV64D.RiscvVregType
✔ [46/106] Built LeanRV64D.RiscvVextRegs
✔ [47/106] Built LeanRV64D.RiscvVextControl
✔ [48/106] Built LeanRV64D.RiscvSysExceptions
✔ [49/106] Built LeanRV64D.RiscvZihpm
✔ [50/106] Built LeanRV64D.RiscvSscofpmf
✔ [51/106] Built LeanRV64D.RiscvZkrControl
✔ [52/106] Built LeanRV64D.RiscvSoftfloatInterface
✔ [53/106] Built LeanRV64D.RiscvFdextRegs
✔ [54/106] Built LeanRV64D.RiscvSmcntrpmf
✔ [55/106] Built LeanRV64D.RiscvSysControl
✔ [56/106] Built LeanRV64D.RiscvPlatform
✔ [57/106] Built LeanRV64D.RiscvMem
✔ [58/106] Built LeanRV64D.RiscvInstRetire
✔ [59/106] Built LeanRV64D.RiscvVmemPte
✔ [60/106] Built LeanRV64D.RiscvVmemPtw
✔ [61/106] Built LeanRV64D.RiscvVmemTlb
⚠ [62/106] Built LeanRV64D.RiscvVmem
warning: /home/runner/work/sail-riscv-lean/sail-riscv-lean/sail-riscv/build/model/Lean_RV64D/LeanRV64D/RiscvVmem.lean:216:20: The `grind` tactic is experimental and still under development. Avoid using it in production projects.
✔ [63/106] Built LeanRV64D.RiscvVmemUtils
✔ [64/106] Built LeanRV64D.RiscvTypesKext
✔ [65/106] Built LeanRV64D.RiscvZvkUtils
✔ [66/106] Built LeanRV64D.RiscvInstsBase
✔ [67/106] Built LeanRV64D.RiscvInstsAext
✔ [68/106] Built LeanRV64D.RiscvInstsMext
✔ [69/106] Built LeanRV64D.RiscvInstsZicsr
✔ [70/106] Built LeanRV64D.RiscvInstsFext
✔ [71/106] Built LeanRV64D.RiscvInstsDext
✔ [72/106] Built LeanRV64D.RiscvInstsZba
✔ [73/106] Built LeanRV64D.RiscvInstsZbb
✔ [74/106] Built LeanRV64D.RiscvInstsZbs
✔ [75/106] Built LeanRV64D.RiscvInstsZfh
✔ [76/106] Built LeanRV64D.RiscvInstsZfa
✔ [77/106] Built LeanRV64D.RiscvInstsZbkb
✔ [78/106] Built LeanRV64D.RiscvInstsZicond
✔ [79/106] Built LeanRV64D.RiscvInstsVextUtils
✔ [80/106] Built LeanRV64D.RiscvInstsVextFpUtils
✔ [81/106] Built LeanRV64D.RiscvInstsVextVset
✔ [82/106] Built LeanRV64D.RiscvInstsVextArith
✔ [83/106] Built LeanRV64D.RiscvInstsVextFp
✔ [84/106] Built LeanRV64D.RiscvInstsVextMem
✔ [85/106] Built LeanRV64D.RiscvInstsVextMask
✔ [86/106] Built LeanRV64D.RiscvInstsVextVm
✔ [87/106] Built LeanRV64D.RiscvInstsVextFpVm
✔ [88/106] Built LeanRV64D.RiscvInstsVextRed
✔ [89/106] Built LeanRV64D.RiscvInstsVextFpRed
✔ [90/106] Built LeanRV64D.RiscvInstsZicbom
✔ [91/106] Built LeanRV64D.RiscvInstsZicboz
✔ [92/106] Built LeanRV64D.RiscvInstsZawrs
✔ [93/106] Built LeanRV64D.RiscvInstsZvkned
✔ [94/106] Built LeanRV64D.RiscvInstsZvknhab
✔ [95/106] Built LeanRV64D.RiscvInstsEnd
✔ [96/106] Built LeanRV64D.RiscvCsrEnd
✔ [97/106] Built LeanRV64D.RiscvStepCommon
✔ [98/106] Built LeanRV64D.RiscvStepExt
✔ [99/106] Built LeanRV64D.RiscvDecodeExt
✔ [100/106] Built LeanRV64D.RiscvFetchRvfi
✔ [101/106] Built LeanRV64D.RiscvFetch
✔ [102/106] Built LeanRV64D.RiscvStep
✔ [103/106] Built LeanRV64D.RiscvTermination
✔ [104/106] Built LeanRV64D.Main
✔ [105/106] Built LeanRV64D
Build completed successfully.
