Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Dec 17 17:29:49 2025
| Host         : SimiBook running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file tbs_core_board_control_sets_placed.rpt
| Design       : tbs_core_board
| Device       : xc7s25
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    39 |
|    Minimum number of control sets                        |    39 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   178 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    39 |
| >= 0 to < 4        |    14 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     8 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |    10 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |             342 |          134 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |            2944 |          783 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------+-----------------------------------------------------------------------------+---------------------------------------------+------------------+----------------+--------------+
|       Clock Signal       |                                Enable Signal                                |               Set/Reset Signal              | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------+-----------------------------------------------------------------------------+---------------------------------------------+------------------+----------------+--------------+
|  PLL100to8/inst/clk_out1 | tbs_core_0/uart_0/uart_rx_0/next_received_data[3]                           | tbs_core_0/sync_chain_0/uart_reset_reg[0]   |                1 |              1 |         1.00 |
|  PLL100to8/inst/clk_out1 | tbs_core_0/uart_0/uart_rx_0/next_received_data[6]                           | tbs_core_0/sync_chain_0/uart_reset_reg[0]   |                1 |              1 |         1.00 |
|  PLL100to8/inst/clk_out1 |                                                                             | tbs_core_0/sync_chain_0/[1].buf_reg[1][0]_0 |                1 |              1 |         1.00 |
|  PLL100to8/inst/clk_out1 | tbs_core_0/clear_dac_i_1_n_0                                                | tbs_core_0/sync_chain_0/uart_reset_reg[0]   |                1 |              1 |         1.00 |
|  PLL100to8/inst/clk_out1 | tbs_core_0/uart_0/uart_rx_0/next_received_data[4]                           | tbs_core_0/sync_chain_0/uart_reset_reg[0]   |                1 |              1 |         1.00 |
|  PLL100to8/inst/clk_out1 | tbs_core_0/uart_0/uart_rx_0/next_received_data[7]                           | tbs_core_0/sync_chain_0/uart_reset_reg[0]   |                1 |              1 |         1.00 |
|  PLL100to8/inst/clk_out1 | tbs_core_0/uart_0/uart_rx_0/next_received_data[0]                           | tbs_core_0/sync_chain_0/uart_reset_reg[0]   |                1 |              1 |         1.00 |
|  PLL100to8/inst/clk_out1 | tbs_core_0/uart_0/uart_rx_0/next_received_data[2]                           | tbs_core_0/sync_chain_0/uart_reset_reg[0]   |                1 |              1 |         1.00 |
|  PLL100to8/inst/clk_out1 | tbs_core_0/uart_0/uart_rx_0/next_received_data[1]                           | tbs_core_0/sync_chain_0/uart_reset_reg[0]   |                1 |              1 |         1.00 |
|  PLL100to8/inst/clk_out1 | tbs_core_0/uart_0/uart_rx_0/state_reg[1]                                    | tbs_core_0/sync_chain_0/uart_reset_reg[0]   |                1 |              1 |         1.00 |
|  PLL100to8/inst/clk_out1 | tbs_core_0/uart_0/uart_rx_0/next_received_data[5]                           | tbs_core_0/sync_chain_0/uart_reset_reg[0]   |                1 |              1 |         1.00 |
|  PLL100to8/inst/clk_out1 | tbs_core_0/spike_memory_0/state_reg[2]                                      | tbs_core_0/sync_chain_0/uart_reset_reg[0]   |                1 |              1 |         1.00 |
|  PLL100to8/inst/clk_out1 | tbs_core_0/spike_memory_0/state_reg[2]_0                                    | tbs_core_0/sync_chain_0/uart_reset_reg[0]   |                1 |              1 |         1.00 |
|  PLL100to8/inst/clk_out1 |                                                                             | tbs_core_0/sync_chain_0/reset_btn_i         |                1 |              2 |         2.00 |
|  PLL100to8/inst/clk_out1 | tbs_core_0/uart_0/uart_rx_0/next_sc_noc_generator_period_adj_uart           | tbs_core_0/sync_chain_0/uart_reset_reg[0]   |                1 |              4 |         4.00 |
|  PLL100to8/inst/clk_out1 | tbs_core_0/uart_0/uart_rx_0/tbs_virtual_delta_steps_uart_reg[0]             | tbs_core_0/sync_chain_0/uart_reset_reg[0]   |                1 |              5 |         5.00 |
|  PLL100to8/inst/clk_out1 | tbs_core_0/uart_0/uart_rx_0/atbs_max_delta_steps_uart_reg[0]                | tbs_core_0/sync_chain_0/uart_reset_reg[0]   |                2 |              5 |         2.50 |
|  PLL100to8/inst/clk_out1 | tbs_core_0/uart_0/uart_rx_0/baudrate_uart_reg[0]                            | tbs_core_0/sync_chain_0/uart_reset_reg[0]   |                3 |              7 |         2.33 |
|  PLL100to8/inst/clk_out1 | tbs_core_0/spike_memory_0/p_1_in                                            | tbs_core_0/uart_0/uart_rx_0/AR[0]           |                2 |              7 |         3.50 |
|  PLL100to8/inst/clk_out1 | tbs_core_0/adaptive_ctrl_0/weyls_discrepancy_0/E[0]                         | tbs_core_0/uart_0/uart_rx_0/AR[0]           |                2 |              8 |         4.00 |
|  PLL100to8/inst/clk_out1 | tbs_core_0/dac_control_0/dac_init_value[8]_i_1_n_0                          | tbs_core_0/uart_0/uart_rx_0/AR[0]           |                4 |              8 |         2.00 |
|  PLL100to8/inst/clk_out1 | tbs_core_0/spike_memory_0/async_reg.sync_read_strb_reg[3]_0[0]              | tbs_core_0/uart_0/uart_rx_0/AR[0]           |                4 |              8 |         2.00 |
|  PLL100to8/inst/clk_out1 | tbs_core_0/adaptive_ctrl_0/weyls_discrepancy_0/sync_weylsd_strb_reg[1]_0[0] | tbs_core_0/uart_0/uart_rx_0/AR[0]           |                3 |              8 |         2.67 |
|  PLL100to8/inst/clk_out1 | tbs_core_0/adaptive_ctrl_0/steps_to_upper_v[8]_i_1_n_0                      | tbs_core_0/uart_0/uart_rx_0/AR[0]           |                3 |              9 |         3.00 |
|  PLL100to8/inst/clk_out1 | tbs_core_0/adaptive_ctrl_0/steps_to_lower_v[8]_i_1_n_0                      | tbs_core_0/uart_0/uart_rx_0/AR[0]           |                3 |              9 |         3.00 |
|  PLL100to8/inst/clk_out1 | tbs_core_0/adaptive_ctrl_0/adapt_on_overflow_reg_1[0]                       | tbs_core_0/uart_0/uart_rx_0/AR[0]           |                3 |              9 |         3.00 |
|  PLL100to8/inst/clk_out1 | tbs_core_0/adaptive_ctrl_0/adapt_on_overflow_reg_0[0]                       | tbs_core_0/uart_0/uart_rx_0/AR[0]           |                4 |              9 |         2.25 |
|  PLL100to8/inst/clk_out1 | tbs_core_0/uart_0/uart_rx_0/received_data_reg[0]_1[0]                       | tbs_core_0/sync_chain_0/uart_reset_reg[0]   |                4 |             10 |         2.50 |
|  PLL100to8/inst/clk_out1 | tbs_core_0/uart_0/uart_rx_0/E[0]                                            | tbs_core_0/sync_chain_0/uart_reset_reg[0]   |                3 |             12 |         4.00 |
|  PLL100to8/inst/clk_out1 | tbs_core_0/spike_memory_0/async_reg.sync_read_strb_reg[3]_1[0]              | tbs_core_0/uart_0/uart_rx_0/AR[0]           |                3 |             16 |         5.33 |
|  PLL100to8/inst/clk_out1 | tbs_core_0/time_measurement_0/E[0]                                          | tbs_core_0/uart_0/uart_rx_0/AR[0]           |                6 |             16 |         2.67 |
|  PLL100to8/inst/clk_out1 |                                                                             | tbs_core_0/debouncer_2/reset_i              |                5 |             19 |         3.80 |
|  PLL100to8/inst/clk_out1 | tbs_core_0/time_measurement_0/overflow_strb_reg_1[0]                        | tbs_core_0/uart_0/uart_rx_0/AR[0]           |                6 |             19 |         3.17 |
|  PLL100to8/inst/clk_out1 | tbs_core_0/spike_encoder_0/select_enable_write_reg[0]                       | tbs_core_0/uart_0/uart_rx_0/AR[0]           |               10 |             26 |         2.60 |
|  PLL100to8/inst/clk_out1 | tbs_core_0/debouncer_2/E[0]                                                 | tbs_core_0/uart_0/uart_rx_0/AR[0]           |               11 |             35 |         3.18 |
|  PLL100to8/inst/clk_out1 |                                                                             | tbs_core_0/uart_0/uart_rx_0/AR[0]           |               64 |            131 |         2.05 |
|  PLL100to8/inst/clk_out1 |                                                                             | tbs_core_0/sync_chain_0/uart_reset_reg[0]   |               63 |            189 |         3.00 |
|  PLL100to8/inst/clk_out1 | tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/E[0]                           | tbs_core_0/uart_0/uart_rx_0/AR[0]           |               81 |            270 |         3.33 |
|  PLL100to8/inst/clk_out1 | tbs_core_0/spike_memory_0/write_delayed_strb                                | tbs_core_0/uart_0/uart_rx_0/AR[0]           |              612 |           2432 |         3.97 |
+--------------------------+-----------------------------------------------------------------------------+---------------------------------------------+------------------+----------------+--------------+


