
****** PlanAhead v14.2 (64-bit)
  **** Build 194362 by xbuild on Fri Jul 20 18:52:11 MDT 2012
    ** Copyright 1986-1999, 2001-2012 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Common 17-86] Your PlanAhead license expires in 23 day(s)
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source {X:/Desktop/Logic labs/Lab2/pa.fromNetlist.tcl}
# create_project -name Lab2 -dir "X:/Desktop/Logic labs/Lab2/planAhead_run_1" -part xc6slx16csg324-3
Parsing template File [C:/Xilinx/14.2/ISE_DS/ISE/data/projnav/templates/verilog.xml].
Finished parsing template File [C:/Xilinx/14.2/ISE_DS/ISE/data/projnav/templates/verilog.xml].
Parsing template File [C:/Xilinx/14.2/ISE_DS/ISE/data/projnav/templates/vhdl.xml].
Finished parsing template File [C:/Xilinx/14.2/ISE_DS/ISE/data/projnav/templates/vhdl.xml].
Parsing template File [C:/Xilinx/14.2/ISE_DS/ISE/data/projnav/templates/ucf.xml].
Finished parsing template File [C:/Xilinx/14.2/ISE_DS/ISE/data/projnav/templates/ucf.xml].
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "X:/Desktop/Logic labs/Lab2/ALU.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {X:/Desktop/Logic labs/Lab2} }
# set_param project.pinAheadLayout  yes
# set_property target_constrs_file "ALU.ucf" [current_fileset -constrset]
Adding file 'X:/Desktop/Logic labs/Lab2/ALU.ucf' to fileset 'constrs_1'
# add_files [list {ALU.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc6slx16csg324-3
Release 14.2 - ngc2edif P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design ALU.ngc ...
WARNING:NetListWriters:298 - No output is written to ALU.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file ALU.edif ...
ngc2edif: Total memory usage is 78364 kilobytes

Parsing EDIF File [./planAhead_run_1/Lab2.data/cache/ALU_ngc_6f3da90c.edif]
Finished Parsing EDIF File [./planAhead_run_1/Lab2.data/cache/ALU_ngc_6f3da90c.edif]
Loading clock regions from C:/Xilinx/14.2/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.2/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockBuffers.xml
Loading package pin functions from C:/Xilinx/14.2/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from C:/Xilinx/14.2/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/csg324/Package.xml
Loading io standards from C:/Xilinx/14.2/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from C:/Xilinx/14.2/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : C:/Xilinx/14.2/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [X:/Desktop/Logic labs/Lab2/ALU.ucf]
Finished Parsing UCF File [X:/Desktop/Logic labs/Lab2/ALU.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 7e5408d7
link_design: Time (s): elapsed = 00:00:16 . Memory (MB): peak = 560.207 ; gain = 162.914
startgroup
set_property package_pin T11 [get_ports {Y[7]}]
endgroup
startgroup
set_property package_pin R11 [get_ports {Y[6]}]
endgroup
startgroup
set_property package_pin N11 [get_ports {Y[5]}]
endgroup
startgroup
set_property package_pin M11 [get_ports {Y[4]}]
endgroup
startgroup
set_property package_pin V15 [get_ports {Y[3]}]
endgroup
startgroup
set_property package_pin U15 [get_ports {Y[2]}]
endgroup
startgroup
set_property package_pin V16 [get_ports {Y[1]}]
endgroup
save_design
exit
INFO: [Common 17-206] Exiting PlanAhead...
INFO: [Common 17-83] Releasing license: PlanAhead
