INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 16:36:51 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : get_tanh
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.096ns  (required time - arrival time)
  Source:                 mulf1/operator/sigProdExt_c2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.320ns period=6.640ns})
  Destination:            mulf2/operator/SignificandMultiplication/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid317_Out0_copy318_c1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.320ns period=6.640ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.640ns  (clk rise@6.640ns - clk rise@0.000ns)
  Data Path Delay:        6.516ns  (logic 3.710ns (56.935%)  route 2.806ns (43.065%))
  Logic Levels:           18  (CARRY4=9 DSP48E1=1 LUT2=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.123 - 6.640 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1892, unset)         0.508     0.508    mulf1/operator/clk
    SLICE_X22Y102        FDRE                                         r  mulf1/operator/sigProdExt_c2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y102        FDRE (Prop_fdre_C_Q)         0.232     0.740 r  mulf1/operator/sigProdExt_c2_reg[7]/Q
                         net (fo=1, routed)           0.404     1.144    mulf1/operator/SignificandMultiplication/tile_0_mult/sigProdExt_c2[6]
    SLICE_X21Y102        LUT6 (Prop_lut6_I3_O)        0.122     1.266 r  mulf1/operator/SignificandMultiplication/tile_0_mult/Mfull_c0_i_31__0/O
                         net (fo=1, routed)           0.321     1.587    mulf1/operator/SignificandMultiplication/tile_0_mult/Mfull_c0_i_31__0_n_0
    SLICE_X21Y103        LUT5 (Prop_lut5_I4_O)        0.043     1.630 r  mulf1/operator/SignificandMultiplication/tile_0_mult/Mfull_c0_i_25__0/O
                         net (fo=1, routed)           0.000     1.630    mulf1/operator/RoundingAdder/S[0]
    SLICE_X21Y103        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     1.881 r  mulf1/operator/RoundingAdder/Mfull_c0_i_21__0/CO[3]
                         net (fo=1, routed)           0.000     1.881    mulf1/operator/RoundingAdder/Mfull_c0_i_21__0_n_0
    SLICE_X21Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.930 r  mulf1/operator/RoundingAdder/Mfull_c0_i_20__0/CO[3]
                         net (fo=1, routed)           0.000     1.930    mulf1/operator/RoundingAdder/Mfull_c0_i_20__0_n_0
    SLICE_X21Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.979 r  mulf1/operator/RoundingAdder/Mfull_c0_i_19__0/CO[3]
                         net (fo=1, routed)           0.000     1.979    mulf1/operator/RoundingAdder/Mfull_c0_i_19__0_n_0
    SLICE_X21Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.028 r  mulf1/operator/RoundingAdder/Mfull_c0_i_18__0/CO[3]
                         net (fo=1, routed)           0.000     2.028    mulf1/operator/RoundingAdder/Mfull_c0_i_18__0_n_0
    SLICE_X21Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.077 r  mulf1/operator/RoundingAdder/g0_b2__47_i_6/CO[3]
                         net (fo=1, routed)           0.000     2.077    mulf1/operator/RoundingAdder/g0_b2__47_i_6_n_0
    SLICE_X21Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.126 r  mulf1/operator/RoundingAdder/g0_b2__47_i_8/CO[3]
                         net (fo=1, routed)           0.000     2.126    mulf1/operator/RoundingAdder/g0_b2__47_i_8_n_0
    SLICE_X21Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.175 r  mulf1/operator/RoundingAdder/minusOp_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.175    mulf1/operator/RoundingAdder/minusOp_carry_i_9_n_0
    SLICE_X21Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.224 r  mulf1/operator/RoundingAdder/minusOp_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.224    mulf1/operator/RoundingAdder/minusOp_carry_i_11_n_0
    SLICE_X21Y111        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     2.328 r  mulf1/operator/RoundingAdder/minusOp_carry_i_10/O[0]
                         net (fo=15, routed)          0.212     2.540    mulf1/operator/RoundingAdder/p_0_in[32]
    SLICE_X23Y110        LUT2 (Prop_lut2_I1_O)        0.120     2.660 f  mulf1/operator/RoundingAdder/minusOp_carry_i_13/O
                         net (fo=9, routed)           0.312     2.972    mulf1/operator/RoundingAdder/minusOp_carry_i_13_n_0
    SLICE_X23Y109        LUT6 (Prop_lut6_I3_O)        0.043     3.015 f  mulf1/operator/RoundingAdder/Mfull_c0_i_27__0/O
                         net (fo=1, routed)           0.245     3.260    mulf1/operator/RoundingAdder/Mfull_c0_i_27__0_n_0
    SLICE_X22Y109        LUT5 (Prop_lut5_I4_O)        0.043     3.303 r  mulf1/operator/RoundingAdder/Mfull_c0_i_23__0/O
                         net (fo=3, routed)           0.100     3.403    mulf1/operator/RoundingAdder/mulf2/ieee2nfloat_0/eqOp1_in
    SLICE_X22Y109        LUT4 (Prop_lut4_I0_O)        0.043     3.446 r  mulf1/operator/RoundingAdder/g0_b2__47_i_7/O
                         net (fo=22, routed)          0.391     3.837    mulf1/operator/RoundingAdder/mulf2/ieee2nfloat_0/sfracX1__0
    SLICE_X21Y113        LUT6 (Prop_lut6_I1_O)        0.043     3.880 r  mulf1/operator/RoundingAdder/Mfull_c0_i_3__0/O
                         net (fo=1, routed)           0.298     4.177    mulf2/operator/SignificandMultiplication/tile_0_mult/Mfull_c0_1[14]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_B[14]_P[18])
                                                      2.280     6.457 r  mulf2/operator/SignificandMultiplication/tile_0_mult/Mfull_c0/P[18]
                         net (fo=2, routed)           0.524     6.981    mulf1/operator/RoundingAdder/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid323_Out0_copy324_c1_reg[2][1]
    SLICE_X21Y114        LUT6 (Prop_lut6_I4_O)        0.043     7.024 r  mulf1/operator/RoundingAdder/g0_b0__70/O
                         net (fo=1, routed)           0.000     7.024    mulf2/operator/SignificandMultiplication/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid317_Out0_copy318_c1_reg[2]_1[2]
    SLICE_X21Y114        FDRE                                         r  mulf2/operator/SignificandMultiplication/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid317_Out0_copy318_c1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.640     6.640 r  
                                                      0.000     6.640 r  clk (IN)
                         net (fo=1892, unset)         0.483     7.123    mulf2/operator/SignificandMultiplication/clk
    SLICE_X21Y114        FDRE                                         r  mulf2/operator/SignificandMultiplication/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid317_Out0_copy318_c1_reg[2]/C
                         clock pessimism              0.000     7.123    
                         clock uncertainty           -0.035     7.087    
    SLICE_X21Y114        FDRE (Setup_fdre_C_D)        0.033     7.120    mulf2/operator/SignificandMultiplication/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid317_Out0_copy318_c1_reg[2]
  -------------------------------------------------------------------
                         required time                          7.120    
                         arrival time                          -7.024    
  -------------------------------------------------------------------
                         slack                                  0.096    




