{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1744106759751 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1744106759752 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 08 18:05:59 2025 " "Processing started: Tue Apr 08 18:05:59 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1744106759752 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1744106759752 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off origin -c origin " "Command: quartus_map --read_settings_files=on --write_settings_files=off origin -c origin" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1744106759752 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1744106759956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/waveform/triangle_wave_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/waveform/triangle_wave_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 triangle_wave_gen " "Found entity 1: triangle_wave_gen" {  } { { "rtl/waveform/triangle_wave_gen.v" "" { Text "E:/Code/FPGA_project/other/dac_design/rtl/waveform/triangle_wave_gen.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1744106759987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1744106759987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/waveform/square_wave_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/waveform/square_wave_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 square_wave_gen " "Found entity 1: square_wave_gen" {  } { { "rtl/waveform/square_wave_gen.v" "" { Text "E:/Code/FPGA_project/other/dac_design/rtl/waveform/square_wave_gen.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1744106759989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1744106759989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/waveform/sine_wave_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/waveform/sine_wave_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 sine_wave_gen " "Found entity 1: sine_wave_gen" {  } { { "rtl/waveform/sine_wave_gen.v" "" { Text "E:/Code/FPGA_project/other/dac_design/rtl/waveform/sine_wave_gen.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1744106759990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1744106759990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/iic/dac_i2c.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/iic/dac_i2c.v" { { "Info" "ISGN_ENTITY_NAME" "1 DAC_I2C " "Found entity 1: DAC_I2C" {  } { { "rtl/iic/DAC_I2C.v" "" { Text "E:/Code/FPGA_project/other/dac_design/rtl/iic/DAC_I2C.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1744106759991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1744106759991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/uart/uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/uart/uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "rtl/uart/uart_rx.v" "" { Text "E:/Code/FPGA_project/other/dac_design/rtl/uart/uart_rx.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1744106759993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1744106759993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/top/origin.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/top/origin.v" { { "Info" "ISGN_ENTITY_NAME" "1 origin " "Found entity 1: origin" {  } { { "rtl/top/origin.v" "" { Text "E:/Code/FPGA_project/other/dac_design/rtl/top/origin.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1744106759994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1744106759994 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "origin " "Elaborating entity \"origin\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1744106760244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_wave_gen square_wave_gen:square_wave_inst " "Elaborating entity \"square_wave_gen\" for hierarchy \"square_wave_gen:square_wave_inst\"" {  } { { "rtl/top/origin.v" "square_wave_inst" { Text "E:/Code/FPGA_project/other/dac_design/rtl/top/origin.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1744106760264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sine_wave_gen sine_wave_gen:sine_wave_inst " "Elaborating entity \"sine_wave_gen\" for hierarchy \"sine_wave_gen:sine_wave_inst\"" {  } { { "rtl/top/origin.v" "sine_wave_inst" { Text "E:/Code/FPGA_project/other/dac_design/rtl/top/origin.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1744106760266 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sine_wave_gen.v(32) " "Verilog HDL assignment warning at sine_wave_gen.v(32): truncated value with size 32 to match size of target (8)" {  } { { "rtl/waveform/sine_wave_gen.v" "" { Text "E:/Code/FPGA_project/other/dac_design/rtl/waveform/sine_wave_gen.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1744106760266 "|origin|sine_wave_gen:u_sine_wave_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sine_wave_gen.v(36) " "Verilog HDL assignment warning at sine_wave_gen.v(36): truncated value with size 32 to match size of target (8)" {  } { { "rtl/waveform/sine_wave_gen.v" "" { Text "E:/Code/FPGA_project/other/dac_design/rtl/waveform/sine_wave_gen.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1744106760267 "|origin|sine_wave_gen:u_sine_wave_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sine_wave_gen.v(40) " "Verilog HDL assignment warning at sine_wave_gen.v(40): truncated value with size 32 to match size of target (8)" {  } { { "rtl/waveform/sine_wave_gen.v" "" { Text "E:/Code/FPGA_project/other/dac_design/rtl/waveform/sine_wave_gen.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1744106760267 "|origin|sine_wave_gen:u_sine_wave_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sine_wave_gen.v(44) " "Verilog HDL assignment warning at sine_wave_gen.v(44): truncated value with size 32 to match size of target (8)" {  } { { "rtl/waveform/sine_wave_gen.v" "" { Text "E:/Code/FPGA_project/other/dac_design/rtl/waveform/sine_wave_gen.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1744106760267 "|origin|sine_wave_gen:u_sine_wave_gen"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sine_rom.data_a 0 sine_wave_gen.v(23) " "Net \"sine_rom.data_a\" at sine_wave_gen.v(23) has no driver or initial value, using a default initial value '0'" {  } { { "rtl/waveform/sine_wave_gen.v" "" { Text "E:/Code/FPGA_project/other/dac_design/rtl/waveform/sine_wave_gen.v" 23 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1744106760267 "|origin|sine_wave_gen:u_sine_wave_gen"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sine_rom.waddr_a 0 sine_wave_gen.v(23) " "Net \"sine_rom.waddr_a\" at sine_wave_gen.v(23) has no driver or initial value, using a default initial value '0'" {  } { { "rtl/waveform/sine_wave_gen.v" "" { Text "E:/Code/FPGA_project/other/dac_design/rtl/waveform/sine_wave_gen.v" 23 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1744106760267 "|origin|sine_wave_gen:u_sine_wave_gen"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sine_rom.we_a 0 sine_wave_gen.v(23) " "Net \"sine_rom.we_a\" at sine_wave_gen.v(23) has no driver or initial value, using a default initial value '0'" {  } { { "rtl/waveform/sine_wave_gen.v" "" { Text "E:/Code/FPGA_project/other/dac_design/rtl/waveform/sine_wave_gen.v" 23 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1744106760267 "|origin|sine_wave_gen:u_sine_wave_gen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangle_wave_gen triangle_wave_gen:triangle_wave_inst " "Elaborating entity \"triangle_wave_gen\" for hierarchy \"triangle_wave_gen:triangle_wave_inst\"" {  } { { "rtl/top/origin.v" "triangle_wave_inst" { Text "E:/Code/FPGA_project/other/dac_design/rtl/top/origin.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1744106760267 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 triangle_wave_gen.v(32) " "Verilog HDL assignment warning at triangle_wave_gen.v(32): truncated value with size 32 to match size of target (8)" {  } { { "rtl/waveform/triangle_wave_gen.v" "" { Text "E:/Code/FPGA_project/other/dac_design/rtl/waveform/triangle_wave_gen.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1744106760268 "|origin|triangle_wave_gen:u_triangle_wave_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 triangle_wave_gen.v(36) " "Verilog HDL assignment warning at triangle_wave_gen.v(36): truncated value with size 32 to match size of target (8)" {  } { { "rtl/waveform/triangle_wave_gen.v" "" { Text "E:/Code/FPGA_project/other/dac_design/rtl/waveform/triangle_wave_gen.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1744106760268 "|origin|triangle_wave_gen:u_triangle_wave_gen"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "tri_rom.data_a 0 triangle_wave_gen.v(23) " "Net \"tri_rom.data_a\" at triangle_wave_gen.v(23) has no driver or initial value, using a default initial value '0'" {  } { { "rtl/waveform/triangle_wave_gen.v" "" { Text "E:/Code/FPGA_project/other/dac_design/rtl/waveform/triangle_wave_gen.v" 23 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1744106760268 "|origin|triangle_wave_gen:u_triangle_wave_gen"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "tri_rom.waddr_a 0 triangle_wave_gen.v(23) " "Net \"tri_rom.waddr_a\" at triangle_wave_gen.v(23) has no driver or initial value, using a default initial value '0'" {  } { { "rtl/waveform/triangle_wave_gen.v" "" { Text "E:/Code/FPGA_project/other/dac_design/rtl/waveform/triangle_wave_gen.v" 23 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1744106760268 "|origin|triangle_wave_gen:u_triangle_wave_gen"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "tri_rom.we_a 0 triangle_wave_gen.v(23) " "Net \"tri_rom.we_a\" at triangle_wave_gen.v(23) has no driver or initial value, using a default initial value '0'" {  } { { "rtl/waveform/triangle_wave_gen.v" "" { Text "E:/Code/FPGA_project/other/dac_design/rtl/waveform/triangle_wave_gen.v" 23 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1744106760268 "|origin|triangle_wave_gen:u_triangle_wave_gen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DAC_I2C DAC_I2C:dac_i2c_inst " "Elaborating entity \"DAC_I2C\" for hierarchy \"DAC_I2C:dac_i2c_inst\"" {  } { { "rtl/top/origin.v" "dac_i2c_inst" { Text "E:/Code/FPGA_project/other/dac_design/rtl/top/origin.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1744106760269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6u14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6u14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6u14 " "Found entity 1: altsyncram_6u14" {  } { { "db/altsyncram_6u14.tdf" "" { Text "E:/Code/FPGA_project/other/dac_design/db/altsyncram_6u14.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1744106760892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1744106760892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ssc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ssc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ssc " "Found entity 1: mux_ssc" {  } { { "db/mux_ssc.tdf" "" { Text "E:/Code/FPGA_project/other/dac_design/db/mux_ssc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1744106760992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1744106760992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "E:/Code/FPGA_project/other/dac_design/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1744106761046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1744106761046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_bgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_bgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_bgi " "Found entity 1: cntr_bgi" {  } { { "db/cntr_bgi.tdf" "" { Text "E:/Code/FPGA_project/other/dac_design/db/cntr_bgi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1744106761131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1744106761131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_qgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_qgc " "Found entity 1: cmpr_qgc" {  } { { "db/cmpr_qgc.tdf" "" { Text "E:/Code/FPGA_project/other/dac_design/db/cmpr_qgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1744106761173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1744106761173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i6j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i6j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i6j " "Found entity 1: cntr_i6j" {  } { { "db/cntr_i6j.tdf" "" { Text "E:/Code/FPGA_project/other/dac_design/db/cntr_i6j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1744106761247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1744106761247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_egi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_egi " "Found entity 1: cntr_egi" {  } { { "db/cntr_egi.tdf" "" { Text "E:/Code/FPGA_project/other/dac_design/db/cntr_egi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1744106761328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1744106761328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "E:/Code/FPGA_project/other/dac_design/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1744106761403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1744106761403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "E:/Code/FPGA_project/other/dac_design/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1744106761445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1744106761445 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1744106761486 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "rtl/waveform/sine_wave_gen.v" "" { Text "E:/Code/FPGA_project/other/dac_design/rtl/waveform/sine_wave_gen.v" 75 -1 0 } } { "rtl/iic/DAC_I2C.v" "" { Text "E:/Code/FPGA_project/other/dac_design/rtl/iic/DAC_I2C.v" 78 -1 0 } } { "rtl/top/origin.v" "" { Text "E:/Code/FPGA_project/other/dac_design/rtl/top/origin.v" 36 -1 0 } } { "rtl/iic/DAC_I2C.v" "" { Text "E:/Code/FPGA_project/other/dac_design/rtl/iic/DAC_I2C.v" 57 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1744106762436 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1744106762436 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "square_wave_data\[7\] VCC " "Pin \"square_wave_data\[7\]\" is stuck at VCC" {  } { { "rtl/top/origin.v" "" { Text "E:/Code/FPGA_project/other/dac_design/rtl/top/origin.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1744106762471 "|origin|square_wave_data[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "triangle_wave_data\[7\] VCC " "Pin \"triangle_wave_data\[7\]\" is stuck at VCC" {  } { { "rtl/top/origin.v" "" { Text "E:/Code/FPGA_project/other/dac_design/rtl/top/origin.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1744106762471 "|origin|triangle_wave_data[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "freq_ctrl\[0\] GND " "Pin \"freq_ctrl\[0\]\" is stuck at GND" {  } { { "rtl/top/origin.v" "" { Text "E:/Code/FPGA_project/other/dac_design/rtl/top/origin.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1744106762471 "|origin|freq_ctrl[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "freq_ctrl\[3\] GND " "Pin \"freq_ctrl\[3\]\" is stuck at GND" {  } { { "rtl/top/origin.v" "" { Text "E:/Code/FPGA_project/other/dac_design/rtl/top/origin.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1744106762471 "|origin|freq_ctrl[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "freq_ctrl\[4\] GND " "Pin \"freq_ctrl\[4\]\" is stuck at GND" {  } { { "rtl/top/origin.v" "" { Text "E:/Code/FPGA_project/other/dac_design/rtl/top/origin.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1744106762471 "|origin|freq_ctrl[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "freq_ctrl\[5\] GND " "Pin \"freq_ctrl\[5\]\" is stuck at GND" {  } { { "rtl/top/origin.v" "" { Text "E:/Code/FPGA_project/other/dac_design/rtl/top/origin.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1744106762471 "|origin|freq_ctrl[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "freq_ctrl\[6\] GND " "Pin \"freq_ctrl\[6\]\" is stuck at GND" {  } { { "rtl/top/origin.v" "" { Text "E:/Code/FPGA_project/other/dac_design/rtl/top/origin.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1744106762471 "|origin|freq_ctrl[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "freq_ctrl\[7\] GND " "Pin \"freq_ctrl\[7\]\" is stuck at GND" {  } { { "rtl/top/origin.v" "" { Text "E:/Code/FPGA_project/other/dac_design/rtl/top/origin.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1744106762471 "|origin|freq_ctrl[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1744106762471 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "DAC_I2C:dac_i2c_inst\|sda_out_r~en High " "Register DAC_I2C:dac_i2c_inst\|sda_out_r~en will power up to High" {  } { { "rtl/iic/DAC_I2C.v" "" { Text "E:/Code/FPGA_project/other/dac_design/rtl/iic/DAC_I2C.v" 57 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1744106762472 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Quartus II" 0 -1 1744106762472 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1744106762584 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "9 " "9 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1744106762729 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "d:/software/work_software/direct_coding/quartusii13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 257 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "d:/software/work_software/direct_coding/quartusii13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 389 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1744106762738 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1744106762738 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "d:/software/work_software/direct_coding/quartusii13.1/quartus/libraries/megafunctions/sld_hub.vhd" 326 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1744106762772 "|origin|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1744106762772 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1744106762867 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 17 " "Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 17 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Quartus II" 0 -1 1744106763311 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1744106763322 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1744106763322 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "825 " "Implemented 825 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1744106763435 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1744106763435 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1744106763435 ""} { "Info" "ICUT_CUT_TM_LCELLS" "761 " "Implemented 761 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1744106763435 ""} { "Info" "ICUT_CUT_TM_RAMS" "12 " "Implemented 12 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1744106763435 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1744106763435 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4723 " "Peak virtual memory: 4723 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1744106763452 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 08 18:06:03 2025 " "Processing ended: Tue Apr 08 18:06:03 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1744106763452 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1744106763452 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1744106763452 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1744106763452 ""}
