<?xml version="1.0" encoding="UTF-8"?>
<module id="PLL 1 " HW_revision="" XML_version="1" description="PLL 1 Module">
	<register id="PLLCTL" acronym="PLLCTL" offset="0x100" width="32" description="PLL Control Register">
		<bitfield id="_RESV_1" width="23" begin="31" end="9" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="CLKMODE" width="1" begin="8" end="8" resetval="0" description="Reference Clock Selection; Actual default determined by module tie-off (0-OSCIN), (1-CLKIN, CLKIN Square wave)" range="" rwaccess="RW">
			<bitenum id="OSCIN" value="0" token="OSCIN" description="Internal Oscillator"/>
			<bitenum id="CLKIN" value="1" token="CLKIN" description="CLKIN Square Wave"/>
		</bitfield>
		<bitfield id="_RESV_3" width="3" begin="7" end="5" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="PLLDIS" width="1" begin="4" end="4" resetval="0" description="PLL enable/disable" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="0" token="ENABLE" description="PLL Enabled"/>
			<bitenum id="DISABLE" value="1" token="DISABLE" description="PLL Disabled"/>
		</bitfield>
		<bitfield id="PLLRST" width="1" begin="3" end="3" resetval="0" description="PLL reset" range="" rwaccess="RW">
			<bitenum id="PLL_IN_RESET" value="0" token="PLL_IN_RESET" description="PLL reset asserted"/>
			<bitenum id="PLL_NOT_IN_RESET" value="1" token="PLL_NOT_IN_RESET" description="PLL reset not asserted"/>
		</bitfield>
		<bitfield id="_RESV_6" width="1" begin="2" end="2" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="PLLPWRDN" width="1" begin="1" end="1" resetval="0" description="PLL Power down" range="" rwaccess="RW">
			<bitenum id="POWERED_DOWN" value="0" token="POWERED_DOWN" description="PLL is powered down, no PLL operation"/>
			<bitenum id="POWERED_UP" value="1" token="POWERED_UP" description="PLL is powered up"/>
		</bitfield>
		<bitfield id="PLLEN" width="1" begin="0" end="0" resetval="0" description="PLL mode enable" range="" rwaccess="RW">
			<bitenum id="BYPASS_MODE" value="0" token="BYPASS_MODE" description="PLL is operating in bypass mode"/>
			<bitenum id="PLL_MODE" value="1" token="PLL_MODE" description="PLL is operating in PLL mode"/>
		</bitfield>
	</register>
	<register id="PLLM" acronym="PLLM" offset="0x110" width="32" description="PLL Multiplier Register">
		<bitfield id="_RESV_1" width="26" begin="31" end="6" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="PLLM" width="6" begin="5" end="0" resetval="0" description="PLL multiplier" range="0-3Fh" rwaccess="RW"/>
	</register>
	<register id="PLLDIV1" acronym="PLLDIV1" offset="0x118" width="32" description="PLL Controller Divider Register 1">
		<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="D1EN" width="1" begin="15" end="15" resetval="0" description="PLL divider 1 enable/disable" range="" rwaccess="RW">
			<bitenum id="DISABLED" value="0" token="DISABLED" description="Divider 1 disabled"/>
			<bitenum id="ENABLED" value="1" token="ENABLED" description="Divider 1 enabled"/>
		</bitfield>
		<bitfield id="_RESV_3" width="10" begin="14" end="5" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="RATIO" width="5" begin="4" end="0" resetval="0" description="Divide by ratio" range="0-1Fh" rwaccess="RW"/>
	</register>
	<register id="PLLDIV2" acronym="PLLDIV2" offset="0x11C" width="32" description="PLL Controller Divider Register 2">
		<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="D2EN" width="1" begin="15" end="15" resetval="0" description="PLL divider 2  enable/disable" range="" rwaccess="RW">
			<bitenum id="DISABLED" value="0" token="DISABLED" description="Divider 2 disabled"/>
			<bitenum id="ENABLED" value="1" token="ENABLED" description="Divider 2 enabled"/>
		</bitfield>
		<bitfield id="_RESV_3" width="10" begin="14" end="5" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="RATIO" width="5" begin="4" end="0" resetval="0" description="Divide by ratio" range="0-1Fh" rwaccess="RW"/>
	</register>
	<register id="PLLDIV3" acronym="PLLDIV3" offset="0x120" width="32" description="PLL Controller Divider Register 3">
		<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="D3EN" width="1" begin="15" end="15" resetval="0" description="PLL divider 3 enable/disable" range="" rwaccess="RW">
			<bitenum id="DISABLED" value="0" token="DISABLED" description="Divider 3 disabled"/>
			<bitenum id="ENABLED" value="1" token="ENABLED" description="Divider 3 enabled"/>
		</bitfield>
		<bitfield id="_RESV_3" width="10" begin="14" end="5" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="RATIO" width="5" begin="4" end="0" resetval="0" description="Divide by ratio" range="0-1Fh" rwaccess="RW"/>
	</register>
	<register id="OSCDIV1" acronym="OSCDIV1" offset="0x124" width="32" description="PLL Post-Divider Control Register">
		<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="PSTDEN" width="1" begin="15" end="15" resetval="0" description="PLL Post dvider enable/disable" range="" rwaccess="RW">
			<bitenum id="DISABLED" value="0" token="DISABLED" description="Post divider disabled"/>
		</bitfield>
		<bitfield id="_RESV_3" width="10" begin="14" end="5" resetval="0" description="Reserved" range="" rwaccess="N">
			<bitenum id="ENABLED" value="1" token="ENABLED" description="Post divider enabled"/>
		</bitfield>
		<bitfield id="RATIO" width="5" begin="4" end="0" resetval="0" description="Divide by ratio" range="0-2h" rwaccess="RW"/>
	</register>
	
	<register id="PLLCMD" acronym="PLLCMD" offset="0x138" width="32" description="PLL Controller Command Register">
		<bitfield id="_RESV_1" width="31" begin="31" end="1" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="GOSET" width="1" begin="0" end="0" resetval="0" description="GO bit for syscllk phase alignment" range="" rwaccess="RW">
			<bitenum id="CLEAR_BIT" value="0" token="CLEAR_BIT" description="Clears bit, has no effect"/>
			<bitenum id="SET_PHASE_ALIGNMENT" value="1" token="SET_PHASE_ALIGNMENT" description="Sets clock phase alignment"/>
		</bitfield>
	</register>
	<register id="PLLSTAT" acronym="PLLSTAT" offset="0x13C" width="32" description="PLL Controller Status Register">
		<bitfield id="_RESV_1" width="29" begin="31" end="3" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="STABLE" width="1" begin="2" end="2" resetval="0" description="OSC counter done, oscillator assumedto be stable. This bit shold be 1 by time device comes out of reset." range="" rwaccess="R">
			<bitenum id="OSC_NOT_STABLE" value="0" token="OSC_NOT_STABLE" description="OSC count not done, oscillator may not be stable"/>
			<bitenum id="OSC_STABLE" value="1" token="OSC_STABLE" description="OSC count is done, oscilator assumed stable"/>
		</bitfield>
		<bitfield id="_RESV_3" width="1" begin="1" end="1" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="GOSTAT" width="1" begin="0" end="0" resetval="0" description="Stauts of GO operation, If 1, go operation is still in progress.0 indicates GO not in progress" range="" rwaccess="R">
			<bitenum id="GO_NOT_IN_PROGRESS" value="0" token="GO_NOT_IN_PROGRESS" description="GO operation not in progress"/>
			<bitenum id="GO_IN_PROGRESS" value="1" token="GO_IN_PROGRESS" description="GO operation in progess"/>
		</bitfield>
	</register>
	<register id="ALNCTL" acronym="ALNCTL" offset="0x140" width="32" description="PLL Controller Clock Align Register">
		<bitfield id="_RESV_1" width="27" begin="31" end="5" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="ALN5" width="1" begin="4" end="4" resetval="0" description="Align sysclk5 with other system clocks chosen in align register" range="" rwaccess="RW">
			<bitenum id="NOT_ALIGNED" value="0" token="NOT_ALIGNED" description="Clock not aligned with other system clocks"/>
			<bitenum id="ALIGNED" value="1" token="ALIGNED" description="Clock aligned with other system clocks"/>
		</bitfield>
		<bitfield id="ALN4" width="1" begin="3" end="3" resetval="0" description="Align sysclk4 with other system clocks chosen in align register" range="" rwaccess="RW">
			<bitenum id="NOT_ALIGNED" value="0" token="NOT_ALIGNED" description="Clock not aligned with other system clocks"/>
			<bitenum id="ALIGNED" value="1" token="ALIGNED" description="Clock aligned with other system clocks"/>
		</bitfield>
		<bitfield id="ALN3" width="1" begin="2" end="2" resetval="0" description="Align sysclk3 with other system clocks chosen in align register" range="" rwaccess="RW">
			<bitenum id="NOT_ALIGNED" value="0" token="NOT_ALIGNED" description="Clock not aligned with other system clocks"/>
			<bitenum id="ALIGNED" value="1" token="ALIGNED" description="Clock aligned with other system clocks"/>
		</bitfield>
		<bitfield id="ALN2" width="1" begin="1" end="1" resetval="0" description="Align sysclk2 with other system clocks chosen in align register" range="" rwaccess="RW">
			<bitenum id="NOT_ALIGNED" value="0" token="NOT_ALIGNED" description="Clock not aligned with other system clocks"/>
			<bitenum id="ALIGNED" value="1" token="ALIGNED" description="Clock aligned with other system clocks"/>
		</bitfield>
		<bitfield id="ALN1" width="1" begin="0" end="0" resetval="0" description="Align sysclk1 with other system clocks chosen in align register" range="" rwaccess="RW">
			<bitenum id="NOT_ALIGNED" value="0" token="NOT_ALIGNED" description="Clock not aligned with other system clocks"/>
			<bitenum id="ALIGNED" value="1" token="ALIGNED" description="Clock aligned with other system clocks"/>
		</bitfield>
	</register>
	<register id="DCHANGE" acronym="DCHANGE" offset="0x144" width="32" description="PLLDIV Ratio Change Status Register">
		<bitfield id="_RESV_1" width="27" begin="31" end="5" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="SYS5" width="1" begin="4" end="4" resetval="0" description="Sysclk5 divide ratio is modified" range="" rwaccess="RW">
			<bitenum id="NOT_MODIFIED" value="0" token="NOT_MODIFIED" description="Sysclk ratio has not been modified"/>
			<bitenum id="MODIFIED" value="1" token="MODIFIED" description="Sysclk ratio has been modified"/>
		</bitfield>
		<bitfield id="SYS4" width="1" begin="3" end="3" resetval="0" description="Sysclk4 divide ratio is modified" range="" rwaccess="RW">
			<bitenum id="NOT_MODIFIED" value="0" token="NOT_MODIFIED" description="Sysclk ratio has not been modified"/>
			<bitenum id="MODIFIED" value="1" token="MODIFIED" description="Sysclk ratio has been modified"/>
		</bitfield>
		<bitfield id="SYS3" width="1" begin="2" end="2" resetval="0" description="Sysclk3 divide ratio is modified" range="" rwaccess="RW">
			<bitenum id="NOT_MODIFIED" value="0" token="NOT_MODIFIED" description="Sysclk ratio has not been modified"/>
			<bitenum id="MODIFIED" value="1" token="MODIFIED" description="Sysclk ratio has been modified"/>
		</bitfield>
		<bitfield id="SYS2" width="1" begin="1" end="1" resetval="0" description="Sysclk2 divide ratio is modified" range="" rwaccess="RW">
			<bitenum id="NOT_MODIFIED" value="0" token="NOT_MODIFIED" description="Sysclk ratio has not been modified"/>
			<bitenum id="MODIFIED" value="1" token="MODIFIED" description="Sysclk ratio has been modified"/>
		</bitfield>
		<bitfield id="SYS1" width="1" begin="0" end="0" resetval="0" description="Sysclk1 divide ratio is modified" range="" rwaccess="RW">
			<bitenum id="NOT_MODIFIED" value="0" token="NOT_MODIFIED" description="Sysclk ratio has not been modified"/>
			<bitenum id="MODIFIED" value="1" token="MODIFIED" description="Sysclk ratio has been modified"/>
		</bitfield>
	</register>
	<register id="CKEN" acronym="CKEN" offset="0x148" width="32" description="PLLDIV Ratio Change Status Register">
		<bitfield id="_RESV_1" width="31" begin="31" end="1" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="AUXEN" width="1" begin="0" end="0" resetval="0" description="AUXCLK enable/disable" range="" rwaccess="RW">
			<bitenum id="AUXCLK_DISABLED" value="0" token="AUXCLK_DISABLED" description="AUXCLK disabled"/>
			<bitenum id="AUXCLK_ENABLED" value="1" token="AUXCLK_ENABLED" description="AUXCLK enabled"/>
		</bitfield>
	</register>
	<register id="CKSTAT" acronym="CKSTAT" offset="0x14C" width="32" description="PLLDIV Ratio Change Status Register">
		<bitfield id="_RESV_1" width="28" begin="31" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="BPON" width="1" begin="3" end="3" resetval="0" description="SYSCLKB status" range="" rwaccess="R">
			<bitenum id="OFF" value="0" token="OFF" description="SYSCLKB is off"/>
			<bitenum id="ON" value="1" token="ON" description="SYSCLKB is on"/>
		</bitfield>
		<bitfield id="_RESV_3" width="2" begin="2" end="1" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="AUXEN" width="1" begin="0" end="0" resetval="0" description="AUXCLK status" range="" rwaccess="R">
			<bitenum id="OFF" value="0" token="OFF" description="AUXCLK is off"/>
			<bitenum id="ON" value="1" token="ON" description="AUXCLK is on"/>
		</bitfield>
	</register>
	<register id="SYSTAT" acronym="SYSTAT" offset="0x150" width="32" description="PLLDIV Ratio Change Status Register">
		<bitfield id="_RESV_1" width="27" begin="31" end="5" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="SYS5ON" width="1" begin="4" end="4" resetval="0" description="Sysclk5 status" range="" rwaccess="R">
			<bitenum id="OFF" value="0" token="OFF" description="Sysclk is off"/>
			<bitenum id="ON" value="1" token="ON" description="Sysclk is on"/>
		</bitfield>
		<bitfield id="SYS4ON" width="1" begin="3" end="3" resetval="0" description="Sysclk4 status" range="" rwaccess="R">
			<bitenum id="OFF" value="0" token="OFF" description="Sysclk is off"/>
			<bitenum id="ON" value="1" token="ON" description="Sysclk is on"/>
		</bitfield>
		<bitfield id="SYS3ON" width="1" begin="2" end="2" resetval="0" description="Sysclk3 status" range="" rwaccess="R">
			<bitenum id="OFF" value="0" token="OFF" description="Sysclk is off"/>
			<bitenum id="ON" value="1" token="ON" description="Sysclk is on"/>
		</bitfield>
		<bitfield id="SYS2ON" width="1" begin="1" end="1" resetval="0" description="Sysclk2 status" range="" rwaccess="R">
			<bitenum id="OFF" value="0" token="OFF" description="Sysclk is off"/>
			<bitenum id="ON" value="1" token="ON" description="Sysclk is on"/>
		</bitfield>
		<bitfield id="SYS1ON" width="1" begin="0" end="0" resetval="0" description="Sysclk1 status" range="" rwaccess="R">
			<bitenum id="OFF" value="0" token="OFF" description="Sysclk is off"/>
			<bitenum id="ON" value="1" token="ON" description="Sysclk is on"/>
		</bitfield>
	</register>
</module>
