{"vcs1":{"timestamp_begin":1693334890.404501130, "rt":0.54, "ut":0.24, "st":0.21}}
{"vcselab":{"timestamp_begin":1693334891.053695932, "rt":0.57, "ut":0.41, "st":0.10}}
{"link":{"timestamp_begin":1693334891.710216263, "rt":0.51, "ut":0.24, "st":0.27}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1693334889.909183925}
{"VCS_COMP_START_TIME": 1693334889.909183925}
{"VCS_COMP_END_TIME": 1693334892.336454540}
{"VCS_USER_OPTIONS": "-sverilog hw0.sv"}
{"vcs1": {"peak_mem": 336176}}
{"stitch_vcselab": {"peak_mem": 222612}}
