/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [2:0] celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire [6:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_1z;
  reg [21:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  reg [2:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [5:0] celloutsig_1_0z;
  reg [3:0] celloutsig_1_10z;
  wire celloutsig_1_13z;
  reg [2:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [5:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [2:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [191:0] clkin_data;
  wire [191:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_5z = celloutsig_0_2z[18:9] === { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_4z };
  assign celloutsig_0_1z = { in_data[31:26], celloutsig_0_0z } === in_data[40:32];
  assign celloutsig_1_9z = { in_data[125:109], celloutsig_1_2z } === in_data[131:109];
  assign celloutsig_0_9z = { in_data[76:60], celloutsig_0_5z, celloutsig_0_6z } <= { celloutsig_0_2z[14:1], celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_7z };
  assign celloutsig_1_3z = { celloutsig_1_0z[4:1], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_0z } <= in_data[136:102];
  assign celloutsig_1_4z = in_data[127:115] <= { in_data[187:176], celloutsig_1_3z };
  assign celloutsig_1_6z = { celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_0z } <= { celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_19z = { celloutsig_1_7z, celloutsig_1_13z } < celloutsig_1_10z;
  assign celloutsig_0_7z = { celloutsig_0_4z, celloutsig_0_0z } < { celloutsig_0_2z[9:5], celloutsig_0_5z };
  assign celloutsig_0_11z = { celloutsig_0_2z[14:12], celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_9z } < { celloutsig_0_2z[17:15], celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_6z };
  assign celloutsig_0_13z = { celloutsig_0_2z[16:6], celloutsig_0_9z, celloutsig_0_0z } < { celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_11z, celloutsig_0_3z };
  assign celloutsig_1_1z = in_data[126:120] < { celloutsig_1_0z[2], celloutsig_1_0z };
  assign celloutsig_1_8z = { celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_6z } < { celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_5z };
  assign celloutsig_0_6z = { in_data[64:58], celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_0z } != in_data[57:33];
  assign celloutsig_0_8z = { celloutsig_0_2z[21:18], celloutsig_0_1z } != { in_data[17:15], celloutsig_0_5z, celloutsig_0_6z };
  assign celloutsig_1_5z = in_data[119:116] != { in_data[142:140], celloutsig_1_3z };
  assign celloutsig_1_13z = celloutsig_1_2z[2:0] != { celloutsig_1_7z[2], celloutsig_1_1z, celloutsig_1_8z };
  assign celloutsig_0_12z = { celloutsig_0_2z[14:11], celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_5z } ~^ { celloutsig_0_0z[0], celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_6z };
  assign celloutsig_1_0z = in_data[178:173] ~^ in_data[184:179];
  assign celloutsig_1_2z = in_data[148:143] ~^ { in_data[168:164], celloutsig_1_1z };
  assign celloutsig_1_7z = celloutsig_1_2z[2:0] ~^ { in_data[180:179], celloutsig_1_3z };
  always_latch
    if (clkin_data[96]) celloutsig_0_0z = 3'h0;
    else if (celloutsig_1_19z) celloutsig_0_0z = in_data[70:68];
  always_latch
    if (!clkin_data[160]) celloutsig_1_18z = 3'h0;
    else if (!clkin_data[0]) celloutsig_1_18z = { celloutsig_1_10z[3:2], celloutsig_1_4z };
  always_latch
    if (!clkin_data[64]) celloutsig_0_4z = 3'h0;
    else if (!celloutsig_1_19z) celloutsig_0_4z = { celloutsig_0_2z[15:14], celloutsig_0_3z };
  always_latch
    if (!clkin_data[128]) celloutsig_1_10z = 4'h0;
    else if (!clkin_data[32]) celloutsig_1_10z = { celloutsig_1_0z[3:2], celloutsig_1_9z, celloutsig_1_4z };
  always_latch
    if (clkin_data[64]) celloutsig_0_2z = 22'h000000;
    else if (!celloutsig_1_19z) celloutsig_0_2z = in_data[94:73];
  assign celloutsig_0_3z = ~((celloutsig_0_1z & celloutsig_0_2z[2]) | (in_data[4] & in_data[90]));
  assign { out_data[130:128], out_data[96], out_data[38:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_12z, celloutsig_0_13z };
endmodule
