#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Jul 11 17:42:45 2025
# Process ID: 94904
# Current directory: O:/Study/FPGA_prj/project_3_sim
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent84380 O:\Study\FPGA_prj\project_3_sim\ov5640_sd.xpr
# Log file: O:/Study/FPGA_prj/project_3_sim/vivado.log
# Journal file: O:/Study/FPGA_prj/project_3_sim\vivado.jou
#-----------------------------------------------------------
start_gui
open_project O:/Study/FPGA_prj/project_3_sim/ov5640_sd.xpr
update_compile_order -fileset sources_1
open_bd_design {O:/Study/FPGA_prj/project_3_sim/ov5640_sd.srcs/sources_1/bd/system/system.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_interconnect:2.1 axis_interconnect_0
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0
endgroup
delete_bd_objs [get_bd_cells axis_interconnect_0]
set_property location {7 2293 1133} [get_bd_cells axi_interconnect_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_vdma:6.3 axi_vdma_2
endgroup
set_property location {5 1955 1140} [get_bd_cells axi_vdma_2]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:v_tc:6.1 v_tc_1
endgroup
set_property location {4 1534 1101} [get_bd_cells v_tc_1]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:v_axi4s_vid_out:4.0 v_axi4s_vid_out_1
endgroup
set_property location {3 1248 1123} [get_bd_cells v_axi4s_vid_out_1]
set_property location {4 1885 1383} [get_bd_cells v_axi4s_vid_out_1]
connect_bd_intf_net [get_bd_intf_pins axi_vdma_2/M_AXI_S2MM] -boundary_type upper [get_bd_intf_pins axi_interconnect_0/S00_AXI]
delete_bd_objs [get_bd_intf_nets axi_vdma_2_M_AXI_S2MM]
startgroup
set_property -dict [list CONFIG.PCW_USE_S_AXI_HP1 {1} CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1}] [get_bd_cells processing_system7_0]
endgroup
set_property -dict [list CONFIG.NUM_MI {1}] [get_bd_cells axi_interconnect_0]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_0/M00_AXI] [get_bd_intf_pins processing_system7_0/S_AXI_HP1]
set_property location {5 2486 1155} [get_bd_cells axi_interconnect_0]
set_property location {5 2363 1143} [get_bd_cells axi_interconnect_0]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_0/S00_AXI] [get_bd_intf_pins axi_vdma_2/M_AXI_MM2S]
startgroup
set_property -dict [list CONFIG.c_m_axis_mm2s_tdata_width {24} CONFIG.c_num_fstores {1} CONFIG.c_use_mm2s_fsync {0} CONFIG.c_mm2s_genlock_mode {0} CONFIG.c_s2mm_genlock_mode {0} CONFIG.c_mm2s_max_burst_length {32} CONFIG.c_include_s2mm {0}] [get_bd_cells axi_vdma_2]
endgroup
connect_bd_intf_net [get_bd_intf_pins axi_vdma_2/M_AXIS_MM2S] [get_bd_intf_pins v_axi4s_vid_out_1/video_in]
connect_bd_intf_net [get_bd_intf_pins v_tc_1/vtiming_out] [get_bd_intf_pins v_axi4s_vid_out_1/vtiming_in]
startgroup
set_property -dict [list CONFIG.NUM_MI {7}] [get_bd_cells processing_system7_0_axi_periph]
endgroup
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins processing_system7_0_axi_periph/M05_AXI] [get_bd_intf_pins v_tc_1/ctrl]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins processing_system7_0_axi_periph/M06_AXI] [get_bd_intf_pins axi_vdma_2/S_AXI_LITE]
startgroup
set_property -dict [list CONFIG.C_S_AXIS_VIDEO_FORMAT.VALUE_SRC USER CONFIG.C_S_AXIS_VIDEO_DATA_WIDTH.VALUE_SRC USER] [get_bd_cells v_axi4s_vid_out_1]
set_property -dict [list CONFIG.C_HAS_ASYNC_CLK {1} CONFIG.C_ADDR_WIDTH {12} CONFIG.C_VTG_MASTER_SLAVE {1}] [get_bd_cells v_axi4s_vid_out_1]
endgroup
set_property location {5 2344 1160} [get_bd_cells axi_interconnect_0]
set_property location {5 2350 1140} [get_bd_cells axi_interconnect_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK1 (142 MHz)" }  [get_bd_pins processing_system7_0/S_AXI_HP1_ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins processing_system7_0_axi_periph/M05_ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins processing_system7_0_axi_periph/M06_ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK1 (142 MHz)" }  [get_bd_pins axi_interconnect_0/ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK1 (142 MHz)" }  [get_bd_pins axi_interconnect_0/S00_ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK1 (142 MHz)" }  [get_bd_pins axi_vdma_2/m_axis_mm2s_aclk]
endgroup
startgroup
set_property -dict [list CONFIG.PCW_I2C1_PERIPHERAL_ENABLE {1}] [get_bd_cells processing_system7_0]
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins processing_system7_0/IIC_1]
endgroup
set_property name lcd_i2c [get_bd_intf_ports IIC_1_0]
validate_bd_design
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:2.0 util_vector_logic_0
endgroup
set_property location {1 117 435} [get_bd_cells util_vector_logic_0]
set_property -dict [list CONFIG.C_SIZE {1} CONFIG.C_OPERATION {not} CONFIG.LOGO_FILE {data/sym_notgate.png}] [get_bd_cells util_vector_logic_0]
startgroup
set_property -dict [list CONFIG.NUM_PORTS {4} CONFIG.dout_width {4}] [get_bd_cells xlconcat_0]
endgroup
connect_bd_net [get_bd_pins util_vector_logic_0/Res] [get_bd_pins xlconcat_0/In3]
startgroup
set_property -dict [list CONFIG.NUM_PORTS {5} CONFIG.dout_width {5}] [get_bd_cells xlconcat_0]
endgroup
set_property location {0.5 1 408} [get_bd_cells util_vector_logic_0]
delete_bd_objs [get_bd_nets util_vector_logic_0_Res]
connect_bd_net [get_bd_pins axi_vdma_2/mm2s_introut] [get_bd_pins xlconcat_0/In3]
connect_bd_net [get_bd_pins util_vector_logic_0/Res] [get_bd_pins xlconcat_0/In4]
startgroup
set_property -dict [list CONFIG.NUM_PORTS {6} CONFIG.dout_width {6}] [get_bd_cells xlconcat_0]
endgroup
connect_bd_net [get_bd_pins v_tc_1/irq] [get_bd_pins xlconcat_0/In5]
startgroup
make_bd_pins_external  [get_bd_pins util_vector_logic_0/Op1]
endgroup
set_property name lcd_intr [get_bd_ports Op1_0]
validate_bd_design
startgroup
create_bd_cell -type ip -vlnv digilentinc.com:ip:axi_dynclk:1.0 axi_dynclk_1
endgroup
set_property location {4 1505 1429} [get_bd_cells axi_dynclk_1]
startgroup
set_property -dict [list CONFIG.NUM_MI {8}] [get_bd_cells processing_system7_0_axi_periph]
endgroup
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins processing_system7_0_axi_periph/M07_AXI] [get_bd_intf_pins axi_dynclk_1/s00_axi]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins axi_dynclk_1/REF_CLK_I]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins axi_dynclk_1/s00_axi_aclk]
endgroup
undo
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins processing_system7_0_axi_periph/M07_ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins axi_dynclk_1/REF_CLK_I]
endgroup
connect_bd_net [get_bd_pins axi_dynclk_1/PXL_CLK_O] [get_bd_pins v_tc_1/clk]
connect_bd_net [get_bd_pins axi_dynclk_1/PXL_CLK_O] [get_bd_pins v_axi4s_vid_out_1/vid_io_out_clk]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:2.0 util_vector_logic_1
endgroup
set_property location {3 1159 1205} [get_bd_cells util_vector_logic_1]
set_property location {6 2416 1479} [get_bd_cells util_vector_logic_1]
set_property -dict [list CONFIG.C_SIZE {1} CONFIG.C_OPERATION {not} CONFIG.LOGO_FILE {data/sym_notgate.png}] [get_bd_cells util_vector_logic_1]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:util_reduced_logic:2.0 util_reduced_logic_0
endgroup
set_property location {8 2775 1467} [get_bd_cells util_reduced_logic_0]
set_property -dict [list CONFIG.C_SIZE {1}] [get_bd_cells util_reduced_logic_0]
connect_bd_net [get_bd_pins axi_dynclk_1/PXL_CLK_O] [get_bd_pins util_vector_logic_1/Op1]
connect_bd_net [get_bd_pins util_vector_logic_1/Res] [get_bd_pins util_reduced_logic_0/Op1]
set_property location {7 2922 1482} [get_bd_cells util_reduced_logic_0]
startgroup
make_bd_pins_external  [get_bd_pins util_reduced_logic_0/Res]
endgroup
set_property name lcd_dclk [get_bd_ports Res_0]
regenerate_bd_layout
validate_bd_design
undo
startgroup
make_bd_pins_external  [get_bd_pins v_axi4s_vid_out_1/vid_data] [get_bd_pins v_axi4s_vid_out_1/vid_active_video] [get_bd_pins v_axi4s_vid_out_1/vid_hblank] [get_bd_pins v_axi4s_vid_out_1/vid_hsync]
endgroup
set_property name lcd_de [get_bd_ports vid_active_video_0]
set_property name lcd_data [get_bd_ports vid_data_0]
set_property name lcd_hsync [get_bd_ports vid_hblank_0]
set_property name vid_hsync [get_bd_ports vid_hsync_0]
delete_bd_objs [get_bd_nets v_axi4s_vid_out_1_vid_hblank]
startgroup
make_bd_pins_external  [get_bd_pins v_axi4s_vid_out_1/vid_vblank]
endgroup
delete_bd_objs [get_bd_ports lcd_hsync]
delete_bd_objs [get_bd_nets v_axi4s_vid_out_1_vid_vblank]
startgroup
make_bd_pins_external  [get_bd_pins v_axi4s_vid_out_1/vid_vsync]
endgroup
set_property name lcd_vsync [get_bd_ports vid_vsync_0]
delete_bd_objs [get_bd_ports vid_vblank_0]
validate_bd_design
validate_bd_design -force
connect_bd_net [get_bd_pins v_tc_1/gen_clken] [get_bd_pins v_axi4s_vid_out_1/vtg_ce]
validate_bd_design
startgroup
set_property -dict [list CONFIG.enable_detection {false}] [get_bd_cells v_tc_1]
endgroup
validate_bd_design
set_property location {5 1908 1232} [get_bd_cells alinx_ov5640_0]
undo
regenerate_bd_layout
undo
validate_bd_design -force
set_property CONFIG.IS_CLOCK true [get_bd_nets axi_dynclk_1_PXL_CLK_O]
validate_bd_design -force
delete_bd_objs [get_bd_intf_nets processing_system7_0_axi_periph_M07_AXI] [get_bd_cells axi_dynclk_1]
startgroup
create_bd_cell -type ip -vlnv digilentinc.com:ip:axi_dynclk:1.0 axi_dynclk_1
endgroup
set_property location {5 1636 1531} [get_bd_cells axi_dynclk_1]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins processing_system7_0_axi_periph/M07_AXI] [get_bd_intf_pins axi_dynclk_1/s00_axi]
connect_bd_net [get_bd_pins axi_dynclk_1/PXL_CLK_O] [get_bd_pins v_tc_1/clk]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins axi_dynclk_1/REF_CLK_I]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins axi_dynclk_1/s00_axi_aclk]
endgroup
validate_bd_design
delete_bd_objs [get_bd_intf_nets processing_system7_0_axi_periph_M07_AXI] [get_bd_cells axi_dynclk_1]
validate_bd_design
undo
write_bd_tcl -force O:/Study/FPGA_prj/project_3_sim/system.tcl
validate_bd_design -force
undo
undo
undo
undo
undo
undo
undo
undo
undo
undo
undo
undo
undo
undo
undo
undo
undo
undo
undo
undo
undo
undo
undo
undo
undo
redo
redo
redo
redo
redo
redo
redo
redo
redo
redo
redo
redo
redo
redo
redo
redo
redo
redo
redo
redo
redo
redo
redo
redo
redo
redo
undo
validate_bd_design -force
set_property location {3 998 887} [get_bd_cells alinx_ov5640_0]
startgroup
create_bd_cell -type ip -vlnv digilentinc.com:ip:axi_dynclk:1.0 axi_dynclk_2
endgroup
set_property location {4 1205 1434} [get_bd_cells axi_dynclk_2]
undo
undo
undo
undo
redo
redo
redo
redo
undo
undo
redo
redo
startgroup
set_property -dict [list CONFIG.NUM_MI {9}] [get_bd_cells processing_system7_0_axi_periph]
endgroup
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins processing_system7_0_axi_periph/M08_AXI] [get_bd_intf_pins axi_dynclk_2/s00_axi]
set_property location {3 1311 1349} [get_bd_cells axi_dynclk_2]
set_property location {4 1556 1382} [get_bd_cells axi_dynclk_2]
delete_bd_objs [get_bd_nets axi_dynclk_1_PXL_CLK_O]
connect_bd_net [get_bd_pins axi_dynclk_2/PXL_CLK_O] [get_bd_pins v_tc_1/clk]
connect_bd_net [get_bd_pins axi_dynclk_2/PXL_CLK_O] [get_bd_pins util_vector_logic_1/Op1]
connect_bd_net [get_bd_pins axi_dynclk_2/PXL_CLK_O] [get_bd_pins v_axi4s_vid_out_1/fid]
undo
connect_bd_net [get_bd_pins axi_dynclk_2/PXL_CLK_O] [get_bd_pins v_axi4s_vid_out_1/vid_io_out_clk]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins processing_system7_0_axi_periph/M08_ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins axi_dynclk_2/REF_CLK_I]
endgroup
delete_bd_objs [get_bd_nets axi_dynclk_0_PXL_CLK_O]
undo
validate_bd_design
set_property CONFIG.IS_CLOCK true [get_bd_nets axi_dynclk_1_PXL_CLK_O]
set_property CONFIG.IS_CLOCK true [get_bd_nets axi_dynclk_1_PXL_CLK_O]
set_property CONFIG.IS_CLOCK true [get_bd_nets axi_dynclk_2_PXL_CLK_O]
connect_bd_net [get_bd_pins v_tc_1/clk] [get_bd_pins axi_dynclk_2/PXL_CLK_O]
get_bd_nets | grep v_tc_1/clk
save_bd_design
