# Compile of accumulator.sv was successful.
# Compile of alu.sv was successful.
# Compile of control.sv was successful.
# Compile of dat_mem.sv was successful.
# Compile of instr_ROM.sv was successful.
# Compile of PC.sv was successful.
# Compile of PC_LUT.sv was successful.
# Compile of reg_file.sv was successful.
# Compile of top_level.sv was successful.
# Compile of alu_tb.sv was successful.
# Compile of dat_mem_tb.sv was successful.
# Compile of top_level_tb.sv was successful.
# 12 compiles, 0 failed with no errors.
vsim -gui work.top_level_tb work.top_level work.reg_file work.PC_LUT work.PC work.instr_ROM work.dat_mem work.control work.alu work.Accumulator
# vsim -gui work.top_level_tb work.top_level work.reg_file work.PC_LUT work.PC work.instr_ROM work.dat_mem work.control work.alu work.Accumulator 
# Start time: 16:29:04 on Jun 10,2024
# Loading sv_std.std
# Loading work.top_level_tb
# Loading work.top_level
# Loading work.PC
# Loading work.PC_LUT
# Loading work.Accumulator
# Loading work.control
# Loading work.instr_ROM
# Loading work.alu
# Loading work.reg_file
# Loading work.dat_mem
run -all
# ALU Result: xxxxxxxx
# ** Info: PC: incrementing ctr:          1
#    Time: 5 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: AC: values -- r0:   x, r1:   x, r2:   x, r0_valid: 0, r1_valid: 0, r2_valid: 0
#    Time: 5 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 5 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   x
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 5 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 0 | program_done: 0
#    Time: 5 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# ** Info: AC: time=                  15 putting   0 in r0
#    Time: 15 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 30
# ** Info: AC: values -- r0:   x, r1:   x, r2:   x, r0_valid: 0, r1_valid: 0, r2_valid: 0
#    Time: 15 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 15 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   x
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 15 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 15 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# ** Info: AC: time=                  25 putting   9 in r1
#    Time: 25 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 34
# ** Info: AC: values -- r0:   0, r1:   x, r2:   x, r0_valid: 1, r1_valid: 0, r2_valid: 0
#    Time: 25 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 25 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   x
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 25 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 25 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# ** Info: ---------- RF CORE ----------
#    Time: 35 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   x
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 35 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 35 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# ** Info: ---------- RF CORE ----------
#    Time: 45 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   x
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 45 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 45 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# ** Info: ---------- RF CORE ----------
#    Time: 55 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   x
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 55 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 55 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# ** Info: PC: incrementing ctr:          2
#    Time: 65 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 65 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   x
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 65 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 65 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# ** Info: ---------- RF CORE ----------
#    Time: 75 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   x
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 75 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 75 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# ** Info: AC: time=                  85 resetting valid bits
#    Time: 85 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 43
# ** Info: AC: values -- r0:   0, r1:   9, r2:   x, r0_valid: 1, r1_valid: 1, r2_valid: 0
#    Time: 85 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: RF: time=                  85 writing   9 to reg  0
#    Time: 85 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 25
# ** Info: ---------- RF CORE ----------
#    Time: 85 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   x
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 85 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 85 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# ** Info: ---------- RF CORE ----------
#    Time: 95 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 95 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 95 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# ** Info: ---------- RF CORE ----------
#    Time: 105 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 105 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 105 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# ** Info: ---------- RF CORE ----------
#    Time: 115 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 115 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 115 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# ** Info: PC: incrementing ctr:          3
#    Time: 125 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 125 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 125 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 125 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# ** Info: ---------- RF CORE ----------
#    Time: 135 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 135 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 135 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# ** Info: AC: time=                 145 putting   0 in r0
#    Time: 145 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 30
# ** Info: AC: values -- r0:   0, r1:   9, r2:   x, r0_valid: 0, r1_valid: 0, r2_valid: 0
#    Time: 145 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 145 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 145 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 145 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# ** Info: ---------- RF CORE ----------
#    Time: 155 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 155 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 155 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# ** Info: PC: incrementing ctr:          4
#    Time: 165 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 165 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 165 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 165 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# ** Info: ---------- RF CORE ----------
#    Time: 175 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 175 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 175 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# ** Info: AC: time=                 185 putting   0 in r1
#    Time: 185 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 34
# ** Info: AC: values -- r0:   0, r1:   9, r2:   x, r0_valid: 1, r1_valid: 0, r2_valid: 0
#    Time: 185 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 185 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 185 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 185 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# ALU Result: 00001001
# ** Info: ---------- RF CORE ----------
#    Time: 195 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 195 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 195 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# ** Info: ---------- RF CORE ----------
#    Time: 205 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 205 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 205 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# ** Info: ---------- RF CORE ----------
#    Time: 215 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 215 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 215 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# ** Info: PC: incrementing ctr:          5
#    Time: 225 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 225 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 225 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 225 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# ** Info: ---------- RF CORE ----------
#    Time: 235 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 235 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 235 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# ** Info: DM: time=                 235 writing   9 to addr 00
#    Time: 235 ps  Scope: top_level_tb.tl.dm File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/dat_mem.sv Line: 19
# ** Info: AC: time=                 245 resetting valid bits
#    Time: 245 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 43
# ** Info: AC: values -- r0:   0, r1:   0, r2:   x, r0_valid: 1, r1_valid: 1, r2_valid: 0
#    Time: 245 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 245 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 245 | regWriteFlag: 0 | memWriteFlag: 1 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 245 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# ** Info: ---------- RF CORE ----------
#    Time: 255 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 255 | regWriteFlag: 0 | memWriteFlag: 1 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 255 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# ** Info: ---------- RF CORE ----------
#    Time: 265 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 265 | regWriteFlag: 0 | memWriteFlag: 1 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 265 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# ** Info: ---------- RF CORE ----------
#    Time: 275 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 275 | regWriteFlag: 0 | memWriteFlag: 1 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 275 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# ** Info: PC: incrementing ctr:          6
#    Time: 285 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 285 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 285 | regWriteFlag: 0 | memWriteFlag: 1 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 285 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# ** Info: ---------- RF CORE ----------
#    Time: 295 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 295 | regWriteFlag: 0 | memWriteFlag: 1 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 295 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# ** Info: DM: time=                 295 writing   9 to addr 00
#    Time: 295 ps  Scope: top_level_tb.tl.dm File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/dat_mem.sv Line: 19
# ** Info: AC: time=                 305 putting   2 in r0
#    Time: 305 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 30
# ** Info: AC: values -- r0:   0, r1:   0, r2:   x, r0_valid: 0, r1_valid: 0, r2_valid: 0
#    Time: 305 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 305 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 305 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 305 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# ** Info: ---------- RF CORE ----------
#    Time: 315 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 315 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 315 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# ** Info: PC: incrementing ctr:          7
#    Time: 325 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 325 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 325 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 325 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# ** Info: ---------- RF CORE ----------
#    Time: 335 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 335 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 335 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# ** Info: AC: time=                 345 putting   0 in r1
#    Time: 345 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 34
# ** Info: AC: values -- r0:   2, r1:   0, r2:   x, r0_valid: 1, r1_valid: 0, r2_valid: 0
#    Time: 345 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 345 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 345 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 345 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# ** Info: ---------- RF CORE ----------
#    Time: 355 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 355 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 355 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# ** Info: ---------- RF CORE ----------
#    Time: 365 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 365 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 365 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# ** Info: ---------- RF CORE ----------
#    Time: 375 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 375 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 375 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# ** Info: PC: incrementing ctr:          8
#    Time: 385 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 385 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 385 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 385 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# ** Info: ---------- RF CORE ----------
#    Time: 395 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 395 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 395 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# ** Info: AC: time=                 405 resetting valid bits
#    Time: 405 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 43
# ** Info: AC: values -- r0:   2, r1:   0, r2:   x, r0_valid: 1, r1_valid: 1, r2_valid: 0
#    Time: 405 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: RF: time=                 405 writing   x to reg  2
#    Time: 405 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 25
# ** Info: ---------- RF CORE ----------
#    Time: 405 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 405 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 1 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 405 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# ** Info: ---------- RF CORE ----------
#    Time: 415 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 415 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 1 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 415 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# ** Info: ---------- RF CORE ----------
#    Time: 425 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 425 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 1 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 425 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# ** Info: ---------- RF CORE ----------
#    Time: 435 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 435 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 1 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 435 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# ** Info: PC: incrementing ctr:          9
#    Time: 445 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 445 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 445 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 1 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 445 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# ** Info: ---------- RF CORE ----------
#    Time: 455 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 455 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 1 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 455 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# ** Note: $finish    : C:/Users/Max/Documents/GitHub/141architecture/testbenches/top_level_tb.sv(27)
#    Time: 455 ps  Iteration: 3  Instance: /top_level_tb
# 1
# Break in Module top_level_tb at C:/Users/Max/Documents/GitHub/141architecture/testbenches/top_level_tb.sv line 27
quit -sim
# End time: 16:33:06 on Jun 10,2024, Elapsed time: 0:04:02
# Errors: 0, Warnings: 2
# Compile of accumulator.sv was successful.
# Compile of alu.sv was successful.
# Compile of control.sv was successful.
# Compile of dat_mem.sv was successful with warnings.
# Compile of instr_ROM.sv was successful.
# Compile of PC.sv was successful.
# Compile of PC_LUT.sv was successful.
# Compile of reg_file.sv was successful.
# Compile of top_level.sv was successful.
# Compile of alu_tb.sv was successful.
# Compile of dat_mem_tb.sv was successful.
# Compile of top_level_tb.sv was successful.
# 12 compiles, 0 failed with no errors.
# Compile of dat_mem.sv was successful with warnings.
# Compile of PC.sv was successful.
# 2 compiles, 0 failed with no errors.
# Compile of dat_mem.sv was successful with warnings.
# Compile of PC.sv was successful.
# 2 compiles, 0 failed with no errors.
vsim -gui work.top_level_tb work.top_level work.reg_file work.PC_LUT work.PC work.instr_ROM work.dat_mem work.control work.alu work.Accumulator
# vsim -gui work.top_level_tb work.top_level work.reg_file work.PC_LUT work.PC work.instr_ROM work.dat_mem work.control work.alu work.Accumulator 
# Start time: 16:37:45 on Jun 10,2024
# Loading sv_std.std
# Loading work.top_level_tb
# Loading work.top_level
# Loading work.PC
# Loading work.PC_LUT
# Loading work.Accumulator
# Loading work.control
# Loading work.instr_ROM
# Loading work.alu
# Loading work.reg_file
# Loading work.dat_mem
run -all
# Current Opcode: 1111
# ** Info: PC: incrementing ctr:          1
#    Time: 5 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: AC: values -- r0:   x, r1:   x, r2:   x, r0_valid: 0, r1_valid: 0, r2_valid: 0
#    Time: 5 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 5 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   x
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 5 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 0 | program_done: 0
#    Time: 5 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# ** Info: AC: time=                  15 putting   0 in r0
#    Time: 15 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 30
# ** Info: AC: values -- r0:   x, r1:   x, r2:   x, r0_valid: 0, r1_valid: 0, r2_valid: 0
#    Time: 15 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 15 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   x
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 15 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 15 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# ** Info: AC: time=                  25 putting   9 in r1
#    Time: 25 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 34
# ** Info: AC: values -- r0:   0, r1:   x, r2:   x, r0_valid: 1, r1_valid: 0, r2_valid: 0
#    Time: 25 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 25 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   x
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 25 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 25 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# ** Info: ---------- RF CORE ----------
#    Time: 35 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   x
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 35 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 35 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# ** Info: ---------- RF CORE ----------
#    Time: 45 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   x
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 45 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 45 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# ** Info: ---------- RF CORE ----------
#    Time: 55 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   x
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 55 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 55 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# ** Info: ---------- RF CORE ----------
#    Time: 65 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   x
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 65 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 65 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# ** Info: ---------- RF CORE ----------
#    Time: 75 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   x
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 75 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 75 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# ** Info: PC: incrementing ctr:          2
#    Time: 85 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 85 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   x
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 85 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 85 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# ** Info: ---------- RF CORE ----------
#    Time: 95 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   x
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 95 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 95 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# ** Info: AC: time=                 105 resetting valid bits
#    Time: 105 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 43
# ** Info: AC: values -- r0:   0, r1:   9, r2:   x, r0_valid: 1, r1_valid: 1, r2_valid: 0
#    Time: 105 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: RF: time=                 105 writing   9 to reg  0
#    Time: 105 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 25
# ** Info: ---------- RF CORE ----------
#    Time: 105 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   x
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 105 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 105 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# ** Info: ---------- RF CORE ----------
#    Time: 115 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 115 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 115 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# ** Info: ---------- RF CORE ----------
#    Time: 125 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 125 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 125 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# ** Info: ---------- RF CORE ----------
#    Time: 135 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 135 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 135 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# ** Info: ---------- RF CORE ----------
#    Time: 145 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 145 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 145 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# ** Info: ---------- RF CORE ----------
#    Time: 155 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 155 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 155 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# ** Info: PC: incrementing ctr:          3
#    Time: 165 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 165 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 165 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 165 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# ** Info: ---------- RF CORE ----------
#    Time: 175 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 175 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 175 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# ** Info: AC: time=                 185 putting   0 in r0
#    Time: 185 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 30
# ** Info: AC: values -- r0:   0, r1:   9, r2:   x, r0_valid: 0, r1_valid: 0, r2_valid: 0
#    Time: 185 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 185 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 185 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 185 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# ** Info: ---------- RF CORE ----------
#    Time: 195 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 195 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 195 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# ** Info: ---------- RF CORE ----------
#    Time: 205 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 205 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 205 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# ** Info: ---------- RF CORE ----------
#    Time: 215 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 215 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 215 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# ** Info: ---------- RF CORE ----------
#    Time: 225 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 225 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 225 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# ** Info: ---------- RF CORE ----------
#    Time: 235 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 235 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 235 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# ** Info: PC: incrementing ctr:          4
#    Time: 245 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 245 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 245 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 245 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# ** Info: ---------- RF CORE ----------
#    Time: 255 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 255 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 255 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# ** Info: AC: time=                 265 putting   0 in r1
#    Time: 265 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 34
# ** Info: AC: values -- r0:   0, r1:   9, r2:   x, r0_valid: 1, r1_valid: 0, r2_valid: 0
#    Time: 265 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 265 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 265 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 265 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Current Opcode: 1111
# ** Info: ---------- RF CORE ----------
#    Time: 275 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 275 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 275 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# ** Info: ---------- RF CORE ----------
#    Time: 285 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 285 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 285 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# ** Info: ---------- RF CORE ----------
#    Time: 295 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 295 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 295 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# ** Info: ---------- RF CORE ----------
#    Time: 305 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 305 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 305 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# ** Info: ---------- RF CORE ----------
#    Time: 315 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 315 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 315 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# ** Info: PC: incrementing ctr:          5
#    Time: 325 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 325 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 325 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 325 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# ** Info: ---------- RF CORE ----------
#    Time: 335 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 335 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 335 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# ** Info: DM: time=                 335 writing   9 to addr 00
#    Time: 335 ps  Scope: top_level_tb.tl.dm File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/dat_mem.sv Line: 18
# ** Info: DM: time=                 340 writing   9 to addr 00
#    Time: 340 ps  Scope: top_level_tb.tl.dm File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/dat_mem.sv Line: 18
# ** Info: AC: time=                 345 resetting valid bits
#    Time: 345 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 43
# ** Info: AC: values -- r0:   0, r1:   0, r2:   x, r0_valid: 1, r1_valid: 1, r2_valid: 0
#    Time: 345 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 345 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 345 | regWriteFlag: 0 | memWriteFlag: 1 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 345 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# ** Info: DM: time=                 345 writing   9 to addr 00
#    Time: 345 ps  Scope: top_level_tb.tl.dm File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/dat_mem.sv Line: 18
# ** Info: DM: time=                 350 writing   9 to addr 00
#    Time: 350 ps  Scope: top_level_tb.tl.dm File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/dat_mem.sv Line: 18
# ** Info: ---------- RF CORE ----------
#    Time: 355 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 355 | regWriteFlag: 0 | memWriteFlag: 1 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 355 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# ** Info: DM: time=                 355 writing   9 to addr 00
#    Time: 355 ps  Scope: top_level_tb.tl.dm File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/dat_mem.sv Line: 18
# ** Info: DM: time=                 360 writing   9 to addr 00
#    Time: 360 ps  Scope: top_level_tb.tl.dm File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/dat_mem.sv Line: 18
# ** Info: ---------- RF CORE ----------
#    Time: 365 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 365 | regWriteFlag: 0 | memWriteFlag: 1 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 365 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# ** Info: DM: time=                 365 writing   9 to addr 00
#    Time: 365 ps  Scope: top_level_tb.tl.dm File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/dat_mem.sv Line: 18
# ** Info: DM: time=                 370 writing   9 to addr 00
#    Time: 370 ps  Scope: top_level_tb.tl.dm File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/dat_mem.sv Line: 18
# ** Info: ---------- RF CORE ----------
#    Time: 375 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 375 | regWriteFlag: 0 | memWriteFlag: 1 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 375 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# ** Info: DM: time=                 375 writing   9 to addr 00
#    Time: 375 ps  Scope: top_level_tb.tl.dm File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/dat_mem.sv Line: 18
# ** Info: DM: time=                 380 writing   9 to addr 00
#    Time: 380 ps  Scope: top_level_tb.tl.dm File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/dat_mem.sv Line: 18
# ** Info: ---------- RF CORE ----------
#    Time: 385 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 385 | regWriteFlag: 0 | memWriteFlag: 1 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 385 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# ** Info: DM: time=                 385 writing   9 to addr 00
#    Time: 385 ps  Scope: top_level_tb.tl.dm File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/dat_mem.sv Line: 18
# ** Info: DM: time=                 390 writing   9 to addr 00
#    Time: 390 ps  Scope: top_level_tb.tl.dm File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/dat_mem.sv Line: 18
# ** Info: ---------- RF CORE ----------
#    Time: 395 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 395 | regWriteFlag: 0 | memWriteFlag: 1 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 395 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# ** Info: DM: time=                 395 writing   9 to addr 00
#    Time: 395 ps  Scope: top_level_tb.tl.dm File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/dat_mem.sv Line: 18
# ** Info: DM: time=                 400 writing   9 to addr 00
#    Time: 400 ps  Scope: top_level_tb.tl.dm File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/dat_mem.sv Line: 18
# ** Info: PC: incrementing ctr:          6
#    Time: 405 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 405 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 405 | regWriteFlag: 0 | memWriteFlag: 1 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 405 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# ** Info: DM: time=                 405 writing   9 to addr 00
#    Time: 405 ps  Scope: top_level_tb.tl.dm File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/dat_mem.sv Line: 18
# ** Info: DM: time=                 410 writing   9 to addr 00
#    Time: 410 ps  Scope: top_level_tb.tl.dm File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/dat_mem.sv Line: 18
# ** Info: ---------- RF CORE ----------
#    Time: 415 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 415 | regWriteFlag: 0 | memWriteFlag: 1 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 415 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# ** Info: DM: time=                 415 writing   9 to addr 00
#    Time: 415 ps  Scope: top_level_tb.tl.dm File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/dat_mem.sv Line: 18
# ** Info: AC: time=                 425 putting   2 in r0
#    Time: 425 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 30
# ** Info: AC: values -- r0:   0, r1:   0, r2:   x, r0_valid: 0, r1_valid: 0, r2_valid: 0
#    Time: 425 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 425 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 425 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 425 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# ** Info: ---------- RF CORE ----------
#    Time: 435 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 435 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 435 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# ** Info: ---------- RF CORE ----------
#    Time: 445 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 445 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 445 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# ** Info: ---------- RF CORE ----------
#    Time: 455 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 455 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 455 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# ** Info: ---------- RF CORE ----------
#    Time: 465 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 465 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 465 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# ** Info: ---------- RF CORE ----------
#    Time: 475 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 475 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 475 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# ** Info: PC: incrementing ctr:          7
#    Time: 485 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 485 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 485 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 485 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# ** Info: ---------- RF CORE ----------
#    Time: 495 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 495 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 495 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# ** Info: AC: time=                 505 putting   0 in r1
#    Time: 505 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 34
# ** Info: AC: values -- r0:   2, r1:   0, r2:   x, r0_valid: 1, r1_valid: 0, r2_valid: 0
#    Time: 505 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 505 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 505 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 505 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# ** Info: ---------- RF CORE ----------
#    Time: 515 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 515 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 515 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# ** Info: ---------- RF CORE ----------
#    Time: 525 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 525 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 525 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# ** Info: ---------- RF CORE ----------
#    Time: 535 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 535 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 535 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# ** Info: ---------- RF CORE ----------
#    Time: 545 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 545 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 545 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# ** Info: ---------- RF CORE ----------
#    Time: 555 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 555 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 555 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# ** Info: PC: incrementing ctr:          8
#    Time: 565 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 565 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 565 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 565 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# ** Info: ---------- RF CORE ----------
#    Time: 575 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 575 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 575 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# ** Info: AC: time=                 585 resetting valid bits
#    Time: 585 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 43
# ** Info: AC: values -- r0:   2, r1:   0, r2:   x, r0_valid: 1, r1_valid: 1, r2_valid: 0
#    Time: 585 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: RF: time=                 585 writing   x to reg  2
#    Time: 585 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 25
# ** Info: ---------- RF CORE ----------
#    Time: 585 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 585 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 1 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 585 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# ** Info: ---------- RF CORE ----------
#    Time: 595 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 595 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 1 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 595 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# ** Info: ---------- RF CORE ----------
#    Time: 605 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 605 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 1 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 605 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# ** Info: ---------- RF CORE ----------
#    Time: 615 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 615 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 1 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 615 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# ** Info: ---------- RF CORE ----------
#    Time: 625 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 625 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 1 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 625 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# ** Info: ---------- RF CORE ----------
#    Time: 635 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 635 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 1 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 635 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# ** Info: PC: incrementing ctr:          9
#    Time: 645 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 645 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 645 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 1 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 645 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# ** Info: ---------- RF CORE ----------
#    Time: 655 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 655 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 1 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 655 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# ** Note: $finish    : C:/Users/Max/Documents/GitHub/141architecture/testbenches/top_level_tb.sv(27)
#    Time: 655 ps  Iteration: 3  Instance: /top_level_tb
# 1
# Break in Module top_level_tb at C:/Users/Max/Documents/GitHub/141architecture/testbenches/top_level_tb.sv line 27
# Compile of accumulator.sv was successful.
# Compile of alu.sv was successful.
# Compile of control.sv was successful.
# Compile of dat_mem.sv was successful with warnings.
# Compile of instr_ROM.sv was successful.
# Compile of PC.sv was successful.
# Compile of PC_LUT.sv was successful.
# Compile of reg_file.sv was successful.
# Compile of top_level.sv was successful.
# Compile of alu_tb.sv was successful.
# Compile of dat_mem_tb.sv was successful.
# Compile of top_level_tb.sv was successful.
# 12 compiles, 0 failed with no errors.
vsim -gui work.top_level_tb work.top_level work.reg_file work.PC_LUT work.PC work.instr_ROM work.dat_mem work.control work.alu work.Accumulator
# End time: 16:39:22 on Jun 10,2024, Elapsed time: 0:01:37
# Errors: 0, Warnings: 5
# vsim -gui work.top_level_tb work.top_level work.reg_file work.PC_LUT work.PC work.instr_ROM work.dat_mem work.control work.alu work.Accumulator 
# Start time: 16:39:22 on Jun 10,2024
# Loading sv_std.std
# Loading work.top_level_tb
# Loading work.top_level
# Loading work.PC
# Loading work.PC_LUT
# Loading work.Accumulator
# Loading work.control
# Loading work.instr_ROM
# Loading work.alu
# Loading work.reg_file
# Loading work.dat_mem
run -all
# Current Opcode: 1111
# ** Info: PC: incrementing ctr:          1
#    Time: 5 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: AC: values -- r0:   x, r1:   x, r2:   x, r0_valid: 0, r1_valid: 0, r2_valid: 0
#    Time: 5 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 5 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   x
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 5 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 0 | program_done: 0
#    Time: 5 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                    5
# ** Info: AC: time=                  15 putting   0 in r0
#    Time: 15 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 30
# ** Info: AC: values -- r0:   x, r1:   x, r2:   x, r0_valid: 0, r1_valid: 0, r2_valid: 0
#    Time: 15 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 15 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   x
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 15 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 15 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                   15
# ** Info: AC: time=                  25 putting   9 in r1
#    Time: 25 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 34
# ** Info: AC: values -- r0:   0, r1:   x, r2:   x, r0_valid: 1, r1_valid: 0, r2_valid: 0
#    Time: 25 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 25 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   x
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 25 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 25 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                   25
# ** Info: ---------- RF CORE ----------
#    Time: 35 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   x
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 35 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 35 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                   35
# ** Info: ---------- RF CORE ----------
#    Time: 45 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   x
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 45 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 45 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                   45
# ** Info: ---------- RF CORE ----------
#    Time: 55 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   x
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 55 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 55 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                   55
# ** Info: ---------- RF CORE ----------
#    Time: 65 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   x
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 65 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 65 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                   65
# ** Info: ---------- RF CORE ----------
#    Time: 75 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   x
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 75 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 75 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                   75
# ** Info: PC: incrementing ctr:          2
#    Time: 85 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 85 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   x
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 85 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 85 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                   85
# ** Info: ---------- RF CORE ----------
#    Time: 95 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   x
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 95 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 95 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                   95
# ** Info: AC: time=                 105 resetting valid bits
#    Time: 105 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 43
# ** Info: AC: values -- r0:   0, r1:   9, r2:   x, r0_valid: 1, r1_valid: 1, r2_valid: 0
#    Time: 105 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: RF: time=                 105 writing   9 to reg  0
#    Time: 105 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 25
# ** Info: ---------- RF CORE ----------
#    Time: 105 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   x
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 105 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 105 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  105
# ** Info: ---------- RF CORE ----------
#    Time: 115 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 115 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 115 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  115
# ** Info: ---------- RF CORE ----------
#    Time: 125 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 125 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 125 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  125
# ** Info: ---------- RF CORE ----------
#    Time: 135 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 135 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 135 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  135
# ** Info: ---------- RF CORE ----------
#    Time: 145 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 145 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 145 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  145
# ** Info: ---------- RF CORE ----------
#    Time: 155 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 155 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 155 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  155
# ** Info: PC: incrementing ctr:          3
#    Time: 165 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 165 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 165 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 165 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  165
# ** Info: ---------- RF CORE ----------
#    Time: 175 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 175 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 175 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  175
# ** Info: AC: time=                 185 putting   0 in r0
#    Time: 185 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 30
# ** Info: AC: values -- r0:   0, r1:   9, r2:   x, r0_valid: 0, r1_valid: 0, r2_valid: 0
#    Time: 185 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 185 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 185 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 185 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  185
# ** Info: ---------- RF CORE ----------
#    Time: 195 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 195 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 195 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  195
# ** Info: ---------- RF CORE ----------
#    Time: 205 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 205 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 205 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  205
# ** Info: ---------- RF CORE ----------
#    Time: 215 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 215 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 215 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  215
# ** Info: ---------- RF CORE ----------
#    Time: 225 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 225 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 225 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  225
# ** Info: ---------- RF CORE ----------
#    Time: 235 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 235 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 235 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  235
# ** Info: PC: incrementing ctr:          4
#    Time: 245 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 245 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 245 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 245 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  245
# ** Info: ---------- RF CORE ----------
#    Time: 255 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 255 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 255 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  255
# ** Info: AC: time=                 265 putting   0 in r1
#    Time: 265 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 34
# ** Info: AC: values -- r0:   0, r1:   9, r2:   x, r0_valid: 1, r1_valid: 0, r2_valid: 0
#    Time: 265 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 265 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 265 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 265 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Current Opcode: 1111
# ** Info: ---------- RF CORE ----------
#    Time: 275 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 275 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 275 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  275
# ** Info: ---------- RF CORE ----------
#    Time: 285 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 285 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 285 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  285
# ** Info: ---------- RF CORE ----------
#    Time: 295 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 295 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 295 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  295
# ** Info: ---------- RF CORE ----------
#    Time: 305 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 305 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 305 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  305
# ** Info: ---------- RF CORE ----------
#    Time: 315 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 315 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 315 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  315
# ** Info: PC: incrementing ctr:          5
#    Time: 325 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 325 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 325 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 325 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  325
# ** Info: ---------- RF CORE ----------
#    Time: 335 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 335 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 335 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# ** Info: DM: time=                 335 writing   9 to addr 00
#    Time: 335 ps  Scope: top_level_tb.tl.dm File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/dat_mem.sv Line: 20
# Data Output:   9 at time                  335
# ** Info: DM: time=                 340 writing   9 to addr 00
#    Time: 340 ps  Scope: top_level_tb.tl.dm File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/dat_mem.sv Line: 20
# ** Info: AC: time=                 345 resetting valid bits
#    Time: 345 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 43
# ** Info: AC: values -- r0:   0, r1:   0, r2:   x, r0_valid: 1, r1_valid: 1, r2_valid: 0
#    Time: 345 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 345 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 345 | regWriteFlag: 0 | memWriteFlag: 1 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 345 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# ** Info: DM: time=                 345 writing   9 to addr 00
#    Time: 345 ps  Scope: top_level_tb.tl.dm File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/dat_mem.sv Line: 20
# Data Output:   9 at time                  345
# ** Info: DM: time=                 350 writing   9 to addr 00
#    Time: 350 ps  Scope: top_level_tb.tl.dm File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/dat_mem.sv Line: 20
# ** Info: ---------- RF CORE ----------
#    Time: 355 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 355 | regWriteFlag: 0 | memWriteFlag: 1 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 355 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# ** Info: DM: time=                 355 writing   9 to addr 00
#    Time: 355 ps  Scope: top_level_tb.tl.dm File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/dat_mem.sv Line: 20
# Data Output:   9 at time                  355
# ** Info: DM: time=                 360 writing   9 to addr 00
#    Time: 360 ps  Scope: top_level_tb.tl.dm File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/dat_mem.sv Line: 20
# ** Info: ---------- RF CORE ----------
#    Time: 365 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 365 | regWriteFlag: 0 | memWriteFlag: 1 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 365 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# ** Info: DM: time=                 365 writing   9 to addr 00
#    Time: 365 ps  Scope: top_level_tb.tl.dm File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/dat_mem.sv Line: 20
# Data Output:   9 at time                  365
# ** Info: DM: time=                 370 writing   9 to addr 00
#    Time: 370 ps  Scope: top_level_tb.tl.dm File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/dat_mem.sv Line: 20
# ** Info: ---------- RF CORE ----------
#    Time: 375 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 375 | regWriteFlag: 0 | memWriteFlag: 1 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 375 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# ** Info: DM: time=                 375 writing   9 to addr 00
#    Time: 375 ps  Scope: top_level_tb.tl.dm File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/dat_mem.sv Line: 20
# Data Output:   9 at time                  375
# ** Info: DM: time=                 380 writing   9 to addr 00
#    Time: 380 ps  Scope: top_level_tb.tl.dm File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/dat_mem.sv Line: 20
# ** Info: ---------- RF CORE ----------
#    Time: 385 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 385 | regWriteFlag: 0 | memWriteFlag: 1 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 385 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# ** Info: DM: time=                 385 writing   9 to addr 00
#    Time: 385 ps  Scope: top_level_tb.tl.dm File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/dat_mem.sv Line: 20
# Data Output:   9 at time                  385
# ** Info: DM: time=                 390 writing   9 to addr 00
#    Time: 390 ps  Scope: top_level_tb.tl.dm File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/dat_mem.sv Line: 20
# ** Info: ---------- RF CORE ----------
#    Time: 395 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 395 | regWriteFlag: 0 | memWriteFlag: 1 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 395 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# ** Info: DM: time=                 395 writing   9 to addr 00
#    Time: 395 ps  Scope: top_level_tb.tl.dm File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/dat_mem.sv Line: 20
# Data Output:   9 at time                  395
# ** Info: DM: time=                 400 writing   9 to addr 00
#    Time: 400 ps  Scope: top_level_tb.tl.dm File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/dat_mem.sv Line: 20
# ** Info: PC: incrementing ctr:          6
#    Time: 405 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 405 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 405 | regWriteFlag: 0 | memWriteFlag: 1 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 405 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# ** Info: DM: time=                 405 writing   9 to addr 00
#    Time: 405 ps  Scope: top_level_tb.tl.dm File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/dat_mem.sv Line: 20
# Data Output:   9 at time                  405
# ** Info: DM: time=                 410 writing   9 to addr 00
#    Time: 410 ps  Scope: top_level_tb.tl.dm File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/dat_mem.sv Line: 20
# ** Info: ---------- RF CORE ----------
#    Time: 415 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 415 | regWriteFlag: 0 | memWriteFlag: 1 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 415 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# ** Info: DM: time=                 415 writing   9 to addr 00
#    Time: 415 ps  Scope: top_level_tb.tl.dm File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/dat_mem.sv Line: 20
# Data Output:   9 at time                  415
# ** Info: AC: time=                 425 putting   2 in r0
#    Time: 425 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 30
# ** Info: AC: values -- r0:   0, r1:   0, r2:   x, r0_valid: 0, r1_valid: 0, r2_valid: 0
#    Time: 425 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 425 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 425 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 425 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  425
# ** Info: ---------- RF CORE ----------
#    Time: 435 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 435 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 435 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  435
# ** Info: ---------- RF CORE ----------
#    Time: 445 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 445 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 445 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  445
# ** Info: ---------- RF CORE ----------
#    Time: 455 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 455 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 455 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  455
# ** Info: ---------- RF CORE ----------
#    Time: 465 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 465 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 465 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  465
# ** Info: ---------- RF CORE ----------
#    Time: 475 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 475 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 475 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  475
# ** Info: PC: incrementing ctr:          7
#    Time: 485 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 485 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 485 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 485 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  485
# ** Info: ---------- RF CORE ----------
#    Time: 495 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 495 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 495 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  495
# ** Info: AC: time=                 505 putting   0 in r1
#    Time: 505 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 34
# ** Info: AC: values -- r0:   2, r1:   0, r2:   x, r0_valid: 1, r1_valid: 0, r2_valid: 0
#    Time: 505 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 505 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 505 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 505 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  505
# ** Info: ---------- RF CORE ----------
#    Time: 515 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 515 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 515 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  515
# ** Info: ---------- RF CORE ----------
#    Time: 525 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 525 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 525 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  525
# ** Info: ---------- RF CORE ----------
#    Time: 535 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 535 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 535 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  535
# ** Info: ---------- RF CORE ----------
#    Time: 545 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 545 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 545 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  545
# ** Info: ---------- RF CORE ----------
#    Time: 555 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 555 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 555 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  555
# ** Info: PC: incrementing ctr:          8
#    Time: 565 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 565 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 565 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 565 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  565
# ** Info: ---------- RF CORE ----------
#    Time: 575 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 575 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 575 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  575
# ** Info: AC: time=                 585 resetting valid bits
#    Time: 585 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 43
# ** Info: AC: values -- r0:   2, r1:   0, r2:   x, r0_valid: 1, r1_valid: 1, r2_valid: 0
#    Time: 585 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: RF: time=                 585 writing   x to reg  2
#    Time: 585 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 25
# ** Info: ---------- RF CORE ----------
#    Time: 585 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 585 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 1 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 585 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  585
# ** Info: ---------- RF CORE ----------
#    Time: 595 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 595 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 1 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 595 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  595
# ** Info: ---------- RF CORE ----------
#    Time: 605 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 605 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 1 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 605 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  605
# ** Info: ---------- RF CORE ----------
#    Time: 615 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 615 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 1 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 615 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  615
# ** Info: ---------- RF CORE ----------
#    Time: 625 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 625 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 1 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 625 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  625
# ** Info: ---------- RF CORE ----------
#    Time: 635 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 635 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 1 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 635 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  635
# ** Info: PC: incrementing ctr:          9
#    Time: 645 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 645 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 645 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 1 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 645 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  645
# ** Info: ---------- RF CORE ----------
#    Time: 655 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 655 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 1 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 655 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# ** Note: $finish    : C:/Users/Max/Documents/GitHub/141architecture/testbenches/top_level_tb.sv(27)
#    Time: 655 ps  Iteration: 4  Instance: /top_level_tb
# 1
# Break in Module top_level_tb at C:/Users/Max/Documents/GitHub/141architecture/testbenches/top_level_tb.sv line 27
# Compile of dat_mem.sv was successful.
# Compile of PC.sv was successful.
# 2 compiles, 0 failed with no errors.
quit -sim
vsim -gui work.top_level_tb work.top_level work.reg_file work.PC_LUT work.PC work.instr_ROM work.dat_mem work.control work.alu work.Accumulator
# End time: 16:42:40 on Jun 10,2024, Elapsed time: 0:03:18
# Errors: 0, Warnings: 2
# vsim -gui work.top_level_tb work.top_level work.reg_file work.PC_LUT work.PC work.instr_ROM work.dat_mem work.control work.alu work.Accumulator 
# Start time: 16:42:41 on Jun 10,2024
# Loading sv_std.std
# Loading work.top_level_tb
# Loading work.top_level
# Loading work.PC
# Loading work.PC_LUT
# Loading work.Accumulator
# Loading work.control
# Loading work.instr_ROM
# Loading work.alu
# Loading work.reg_file
# Loading work.dat_mem
run -all
# Current Opcode: 1111
# ** Info: PC: incrementing ctr:          1
#    Time: 5 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: AC: values -- r0:   x, r1:   x, r2:   x, r0_valid: 0, r1_valid: 0, r2_valid: 0
#    Time: 5 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 5 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   x
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 5 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 0 | program_done: 0
#    Time: 5 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                    5
# ** Info: AC: time=                  15 putting   0 in r0
#    Time: 15 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 30
# ** Info: AC: values -- r0:   x, r1:   x, r2:   x, r0_valid: 0, r1_valid: 0, r2_valid: 0
#    Time: 15 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 15 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   x
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 15 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 15 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                   15
# ** Info: AC: time=                  25 putting   9 in r1
#    Time: 25 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 34
# ** Info: AC: values -- r0:   0, r1:   x, r2:   x, r0_valid: 1, r1_valid: 0, r2_valid: 0
#    Time: 25 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 25 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   x
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 25 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 25 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                   25
# ** Info: ---------- RF CORE ----------
#    Time: 35 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   x
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 35 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 35 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                   35
# ** Info: ---------- RF CORE ----------
#    Time: 45 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   x
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 45 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 45 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                   45
# ** Info: ---------- RF CORE ----------
#    Time: 55 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   x
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 55 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 55 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                   55
# ** Info: ---------- RF CORE ----------
#    Time: 65 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   x
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 65 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 65 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                   65
# ** Info: ---------- RF CORE ----------
#    Time: 75 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   x
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 75 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 75 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                   75
# ** Info: ---------- RF CORE ----------
#    Time: 85 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   x
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 85 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 85 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                   85
# ** Info: ---------- RF CORE ----------
#    Time: 95 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   x
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 95 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 95 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                   95
# ** Info: PC: incrementing ctr:          2
#    Time: 105 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 105 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   x
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 105 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 105 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  105
# ** Info: ---------- RF CORE ----------
#    Time: 115 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   x
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 115 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 115 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  115
# ** Info: AC: time=                 125 resetting valid bits
#    Time: 125 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 43
# ** Info: AC: values -- r0:   0, r1:   9, r2:   x, r0_valid: 1, r1_valid: 1, r2_valid: 0
#    Time: 125 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: RF: time=                 125 writing   9 to reg  0
#    Time: 125 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 25
# ** Info: ---------- RF CORE ----------
#    Time: 125 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   x
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 125 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 125 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  125
# ** Info: ---------- RF CORE ----------
#    Time: 135 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 135 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 135 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  135
# ** Info: ---------- RF CORE ----------
#    Time: 145 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 145 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 145 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  145
# ** Info: ---------- RF CORE ----------
#    Time: 155 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 155 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 155 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  155
# ** Info: PC: incrementing ctr:          3
#    Time: 165 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 165 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 165 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 165 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  165
# ** Info: ---------- RF CORE ----------
#    Time: 175 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 175 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 175 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  175
# ** Info: AC: time=                 185 putting   0 in r0
#    Time: 185 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 30
# ** Info: AC: values -- r0:   0, r1:   9, r2:   x, r0_valid: 0, r1_valid: 0, r2_valid: 0
#    Time: 185 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 185 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 185 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 185 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  185
# ** Info: ---------- RF CORE ----------
#    Time: 195 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 195 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 195 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  195
# ** Info: ---------- RF CORE ----------
#    Time: 205 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 205 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 205 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  205
# ** Info: ---------- RF CORE ----------
#    Time: 215 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 215 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 215 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  215
# ** Info: ---------- RF CORE ----------
#    Time: 225 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 225 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 225 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  225
# ** Info: ---------- RF CORE ----------
#    Time: 235 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 235 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 235 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  235
# ** Info: ---------- RF CORE ----------
#    Time: 245 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 245 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 245 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  245
# ** Info: ---------- RF CORE ----------
#    Time: 255 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 255 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 255 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  255
# ** Info: PC: incrementing ctr:          4
#    Time: 265 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 265 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 265 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 265 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  265
# ** Info: ---------- RF CORE ----------
#    Time: 275 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 275 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 275 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  275
# ** Info: AC: time=                 285 putting   0 in r1
#    Time: 285 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 34
# ** Info: AC: values -- r0:   0, r1:   9, r2:   x, r0_valid: 1, r1_valid: 0, r2_valid: 0
#    Time: 285 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 285 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 285 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 285 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Current Opcode: 1111
# ** Info: ---------- RF CORE ----------
#    Time: 295 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 295 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 295 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  295
# ** Info: ---------- RF CORE ----------
#    Time: 305 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 305 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 305 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  305
# ** Info: ---------- RF CORE ----------
#    Time: 315 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 315 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 315 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  315
# ** Info: PC: incrementing ctr:          5
#    Time: 325 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 325 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 325 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 325 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  325
# ** Info: ---------- RF CORE ----------
#    Time: 335 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 335 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 335 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  335
# ** Info: AC: time=                 345 resetting valid bits
#    Time: 345 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 43
# ** Info: AC: values -- r0:   0, r1:   0, r2:   x, r0_valid: 1, r1_valid: 1, r2_valid: 0
#    Time: 345 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 345 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: DM: time=                 345 writing   9 to addr 00
#    Time: 345 ps  Scope: top_level_tb.tl.dm File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/dat_mem.sv Line: 20
# ** Info: Time: 345 | regWriteFlag: 0 | memWriteFlag: 1 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 345 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   9 at time                  345
# ** Info: ---------- RF CORE ----------
#    Time: 355 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: DM: time=                 355 writing   9 to addr 00
#    Time: 355 ps  Scope: top_level_tb.tl.dm File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/dat_mem.sv Line: 20
# ** Info: Time: 355 | regWriteFlag: 0 | memWriteFlag: 1 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 355 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   9 at time                  355
# ** Info: ---------- RF CORE ----------
#    Time: 365 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: DM: time=                 365 writing   9 to addr 00
#    Time: 365 ps  Scope: top_level_tb.tl.dm File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/dat_mem.sv Line: 20
# ** Info: Time: 365 | regWriteFlag: 0 | memWriteFlag: 1 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 365 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   9 at time                  365
# ** Info: ---------- RF CORE ----------
#    Time: 375 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: DM: time=                 375 writing   9 to addr 00
#    Time: 375 ps  Scope: top_level_tb.tl.dm File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/dat_mem.sv Line: 20
# ** Info: Time: 375 | regWriteFlag: 0 | memWriteFlag: 1 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 375 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   9 at time                  375
# ** Info: ---------- RF CORE ----------
#    Time: 385 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: DM: time=                 385 writing   9 to addr 00
#    Time: 385 ps  Scope: top_level_tb.tl.dm File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/dat_mem.sv Line: 20
# ** Info: Time: 385 | regWriteFlag: 0 | memWriteFlag: 1 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 385 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   9 at time                  385
# ** Info: ---------- RF CORE ----------
#    Time: 395 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: DM: time=                 395 writing   9 to addr 00
#    Time: 395 ps  Scope: top_level_tb.tl.dm File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/dat_mem.sv Line: 20
# ** Info: Time: 395 | regWriteFlag: 0 | memWriteFlag: 1 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 395 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   9 at time                  395
# ** Info: ---------- RF CORE ----------
#    Time: 405 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: DM: time=                 405 writing   9 to addr 00
#    Time: 405 ps  Scope: top_level_tb.tl.dm File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/dat_mem.sv Line: 20
# ** Info: Time: 405 | regWriteFlag: 0 | memWriteFlag: 1 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 405 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   9 at time                  405
# ** Info: ---------- RF CORE ----------
#    Time: 415 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: DM: time=                 415 writing   9 to addr 00
#    Time: 415 ps  Scope: top_level_tb.tl.dm File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/dat_mem.sv Line: 20
# ** Info: Time: 415 | regWriteFlag: 0 | memWriteFlag: 1 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 415 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   9 at time                  415
# ** Info: PC: incrementing ctr:          6
#    Time: 425 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 425 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: DM: time=                 425 writing   9 to addr 00
#    Time: 425 ps  Scope: top_level_tb.tl.dm File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/dat_mem.sv Line: 20
# ** Info: Time: 425 | regWriteFlag: 0 | memWriteFlag: 1 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 425 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   9 at time                  425
# ** Info: ---------- RF CORE ----------
#    Time: 435 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: DM: time=                 435 writing   9 to addr 00
#    Time: 435 ps  Scope: top_level_tb.tl.dm File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/dat_mem.sv Line: 20
# ** Info: Time: 435 | regWriteFlag: 0 | memWriteFlag: 1 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 435 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   9 at time                  435
# ** Info: AC: time=                 445 putting   2 in r0
#    Time: 445 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 30
# ** Info: AC: values -- r0:   0, r1:   0, r2:   x, r0_valid: 0, r1_valid: 0, r2_valid: 0
#    Time: 445 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 445 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 445 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 445 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  445
# ** Info: ---------- RF CORE ----------
#    Time: 455 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 455 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 455 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  455
# ** Info: ---------- RF CORE ----------
#    Time: 465 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 465 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 465 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  465
# ** Info: ---------- RF CORE ----------
#    Time: 475 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 475 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 475 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  475
# ** Info: PC: incrementing ctr:          7
#    Time: 485 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 485 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 485 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 485 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  485
# ** Info: ---------- RF CORE ----------
#    Time: 495 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 495 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 495 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  495
# ** Info: AC: time=                 505 putting   0 in r1
#    Time: 505 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 34
# ** Info: AC: values -- r0:   2, r1:   0, r2:   x, r0_valid: 1, r1_valid: 0, r2_valid: 0
#    Time: 505 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 505 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 505 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 505 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  505
# ** Info: ---------- RF CORE ----------
#    Time: 515 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 515 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 515 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  515
# ** Info: ---------- RF CORE ----------
#    Time: 525 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 525 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 525 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  525
# ** Info: ---------- RF CORE ----------
#    Time: 535 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 535 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 535 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  535
# ** Info: ---------- RF CORE ----------
#    Time: 545 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 545 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 545 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  545
# ** Info: ---------- RF CORE ----------
#    Time: 555 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 555 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 555 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  555
# ** Info: ---------- RF CORE ----------
#    Time: 565 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 565 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 565 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  565
# ** Info: ---------- RF CORE ----------
#    Time: 575 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 575 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 575 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  575
# ** Info: PC: incrementing ctr:          8
#    Time: 585 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 585 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 585 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 585 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  585
# ** Info: ---------- RF CORE ----------
#    Time: 595 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 595 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 595 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  595
# ** Info: AC: time=                 605 resetting valid bits
#    Time: 605 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 43
# ** Info: AC: values -- r0:   2, r1:   0, r2:   x, r0_valid: 1, r1_valid: 1, r2_valid: 0
#    Time: 605 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: RF: time=                 605 writing   x to reg  2
#    Time: 605 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 25
# ** Info: ---------- RF CORE ----------
#    Time: 605 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 605 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 1 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 605 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  605
# ** Info: ---------- RF CORE ----------
#    Time: 615 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 615 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 1 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 615 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  615
# ** Info: ---------- RF CORE ----------
#    Time: 625 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 625 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 1 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 625 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  625
# ** Info: ---------- RF CORE ----------
#    Time: 635 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 635 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 1 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 635 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  635
# ** Info: PC: incrementing ctr:          9
#    Time: 645 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 645 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 645 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 1 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 645 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  645
# ** Info: ---------- RF CORE ----------
#    Time: 655 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 655 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 1 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 655 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# ** Note: $finish    : C:/Users/Max/Documents/GitHub/141architecture/testbenches/top_level_tb.sv(27)
#    Time: 655 ps  Iteration: 4  Instance: /top_level_tb
# 1
# Break in Module top_level_tb at C:/Users/Max/Documents/GitHub/141architecture/testbenches/top_level_tb.sv line 27
# Compile of top_level.sv was successful.
quit -sim
# End time: 16:51:32 on Jun 10,2024, Elapsed time: 0:08:51
# Errors: 0, Warnings: 2
vsim -gui work.top_level_tb work.top_level work.reg_file work.PC_LUT work.PC work.instr_ROM work.dat_mem work.control work.alu work.Accumulator
# vsim -gui work.top_level_tb work.top_level work.reg_file work.PC_LUT work.PC work.instr_ROM work.dat_mem work.control work.alu work.Accumulator 
# Start time: 16:51:44 on Jun 10,2024
# Loading sv_std.std
# Loading work.top_level_tb
# Loading work.top_level
# Loading work.PC
# Loading work.PC_LUT
# Loading work.Accumulator
# Loading work.control
# Loading work.instr_ROM
# Loading work.alu
# Loading work.reg_file
# Loading work.dat_mem
run -all
# Current Opcode: 1111
# ** Info: PC: incrementing ctr:          1
#    Time: 5 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: AC: values -- r0:   x, r1:   x, r2:   x, r0_valid: 0, r1_valid: 0, r2_valid: 0
#    Time: 5 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 5 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   x
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 5 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 0 | program_done: 0
#    Time: 5 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                    5
# ** Info: AC: time=                  15 putting   0 in r0
#    Time: 15 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 30
# ** Info: AC: values -- r0:   x, r1:   x, r2:   x, r0_valid: 0, r1_valid: 0, r2_valid: 0
#    Time: 15 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 15 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   x
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 15 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 15 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                   15
# ** Info: AC: time=                  25 putting   9 in r1
#    Time: 25 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 34
# ** Info: AC: values -- r0:   0, r1:   x, r2:   x, r0_valid: 1, r1_valid: 0, r2_valid: 0
#    Time: 25 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 25 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   x
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 25 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 25 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                   25
# ** Info: ---------- RF CORE ----------
#    Time: 35 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   x
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 35 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 35 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                   35
# ** Info: ---------- RF CORE ----------
#    Time: 45 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   x
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 45 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 45 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                   45
# ** Info: ---------- RF CORE ----------
#    Time: 55 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   x
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 55 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 55 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                   55
# ** Info: ---------- RF CORE ----------
#    Time: 65 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   x
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 65 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 65 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                   65
# ** Info: ---------- RF CORE ----------
#    Time: 75 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   x
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 75 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 75 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                   75
# ** Info: ---------- RF CORE ----------
#    Time: 85 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   x
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 85 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 85 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                   85
# ** Info: ---------- RF CORE ----------
#    Time: 95 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   x
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 95 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 95 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                   95
# ** Info: PC: incrementing ctr:          2
#    Time: 105 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 105 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   x
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 105 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 105 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  105
# ** Info: ---------- RF CORE ----------
#    Time: 115 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   x
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 115 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 115 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  115
# ** Info: AC: time=                 125 resetting valid bits
#    Time: 125 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 43
# ** Info: AC: values -- r0:   0, r1:   9, r2:   x, r0_valid: 1, r1_valid: 1, r2_valid: 0
#    Time: 125 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: RF: time=                 125 writing   9 to reg  0
#    Time: 125 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 25
# ** Info: ---------- RF CORE ----------
#    Time: 125 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   x
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 125 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 125 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  125
# ** Info: ---------- RF CORE ----------
#    Time: 135 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 135 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 135 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  135
# ** Info: ---------- RF CORE ----------
#    Time: 145 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 145 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 145 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  145
# ** Info: ---------- RF CORE ----------
#    Time: 155 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 155 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 155 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  155
# ** Info: PC: incrementing ctr:          3
#    Time: 165 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 165 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 165 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 165 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  165
# ** Info: ---------- RF CORE ----------
#    Time: 175 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 175 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 175 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  175
# ** Info: AC: time=                 185 putting   0 in r0
#    Time: 185 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 30
# ** Info: AC: values -- r0:   0, r1:   9, r2:   x, r0_valid: 0, r1_valid: 0, r2_valid: 0
#    Time: 185 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 185 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 185 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 185 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  185
# ** Info: ---------- RF CORE ----------
#    Time: 195 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 195 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 195 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  195
# ** Info: ---------- RF CORE ----------
#    Time: 205 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 205 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 205 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  205
# ** Info: ---------- RF CORE ----------
#    Time: 215 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 215 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 215 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  215
# ** Info: ---------- RF CORE ----------
#    Time: 225 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 225 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 225 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  225
# ** Info: ---------- RF CORE ----------
#    Time: 235 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 235 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 235 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  235
# ** Info: ---------- RF CORE ----------
#    Time: 245 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 245 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 245 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  245
# ** Info: ---------- RF CORE ----------
#    Time: 255 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 255 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 255 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  255
# ** Info: PC: incrementing ctr:          4
#    Time: 265 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 265 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 265 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 265 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  265
# ** Info: ---------- RF CORE ----------
#    Time: 275 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 275 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 275 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  275
# ** Info: AC: time=                 285 putting   0 in r1
#    Time: 285 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 34
# ** Info: AC: values -- r0:   0, r1:   9, r2:   x, r0_valid: 1, r1_valid: 0, r2_valid: 0
#    Time: 285 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 285 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 285 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 285 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Current Opcode: 1111
# ** Info: ---------- RF CORE ----------
#    Time: 295 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 295 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 295 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  295
# ** Info: ---------- RF CORE ----------
#    Time: 305 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 305 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 305 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  305
# ** Info: ---------- RF CORE ----------
#    Time: 315 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 315 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 315 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  315
# ** Info: PC: incrementing ctr:          5
#    Time: 325 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 325 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 325 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 325 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  325
# ** Info: ---------- RF CORE ----------
#    Time: 335 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 335 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 335 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  335
# ** Info: AC: time=                 345 resetting valid bits
#    Time: 345 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 43
# ** Info: AC: values -- r0:   0, r1:   0, r2:   x, r0_valid: 1, r1_valid: 1, r2_valid: 0
#    Time: 345 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 345 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: DM: time=                 345 writing   9 to addr 00
#    Time: 345 ps  Scope: top_level_tb.tl.dm File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/dat_mem.sv Line: 20
# ** Info: Time: 345 | regWriteFlag: 0 | memWriteFlag: 1 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 345 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   9 at time                  345
# ** Info: ---------- RF CORE ----------
#    Time: 355 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: DM: time=                 355 writing   9 to addr 00
#    Time: 355 ps  Scope: top_level_tb.tl.dm File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/dat_mem.sv Line: 20
# ** Info: Time: 355 | regWriteFlag: 0 | memWriteFlag: 1 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 355 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   9 at time                  355
# ** Info: ---------- RF CORE ----------
#    Time: 365 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: DM: time=                 365 writing   9 to addr 00
#    Time: 365 ps  Scope: top_level_tb.tl.dm File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/dat_mem.sv Line: 20
# ** Info: Time: 365 | regWriteFlag: 0 | memWriteFlag: 1 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 365 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   9 at time                  365
# ** Info: ---------- RF CORE ----------
#    Time: 375 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: DM: time=                 375 writing   9 to addr 00
#    Time: 375 ps  Scope: top_level_tb.tl.dm File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/dat_mem.sv Line: 20
# ** Info: Time: 375 | regWriteFlag: 0 | memWriteFlag: 1 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 375 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   9 at time                  375
# ** Info: ---------- RF CORE ----------
#    Time: 385 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: DM: time=                 385 writing   9 to addr 00
#    Time: 385 ps  Scope: top_level_tb.tl.dm File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/dat_mem.sv Line: 20
# ** Info: Time: 385 | regWriteFlag: 0 | memWriteFlag: 1 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 385 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   9 at time                  385
# ** Info: ---------- RF CORE ----------
#    Time: 395 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: DM: time=                 395 writing   9 to addr 00
#    Time: 395 ps  Scope: top_level_tb.tl.dm File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/dat_mem.sv Line: 20
# ** Info: Time: 395 | regWriteFlag: 0 | memWriteFlag: 1 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 395 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   9 at time                  395
# ** Info: ---------- RF CORE ----------
#    Time: 405 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: DM: time=                 405 writing   9 to addr 00
#    Time: 405 ps  Scope: top_level_tb.tl.dm File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/dat_mem.sv Line: 20
# ** Info: Time: 405 | regWriteFlag: 0 | memWriteFlag: 1 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 405 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   9 at time                  405
# ** Info: ---------- RF CORE ----------
#    Time: 415 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: DM: time=                 415 writing   9 to addr 00
#    Time: 415 ps  Scope: top_level_tb.tl.dm File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/dat_mem.sv Line: 20
# ** Info: Time: 415 | regWriteFlag: 0 | memWriteFlag: 1 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 415 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   9 at time                  415
# ** Info: PC: incrementing ctr:          6
#    Time: 425 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 425 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: DM: time=                 425 writing   9 to addr 00
#    Time: 425 ps  Scope: top_level_tb.tl.dm File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/dat_mem.sv Line: 20
# ** Info: Time: 425 | regWriteFlag: 0 | memWriteFlag: 1 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 425 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   9 at time                  425
# ** Info: ---------- RF CORE ----------
#    Time: 435 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: DM: time=                 435 writing   9 to addr 00
#    Time: 435 ps  Scope: top_level_tb.tl.dm File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/dat_mem.sv Line: 20
# ** Info: Time: 435 | regWriteFlag: 0 | memWriteFlag: 1 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 435 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   9 at time                  435
# ** Info: AC: time=                 445 putting   2 in r0
#    Time: 445 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 30
# ** Info: AC: values -- r0:   0, r1:   0, r2:   x, r0_valid: 0, r1_valid: 0, r2_valid: 0
#    Time: 445 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 445 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 445 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 445 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   9 at time                  445
# ** Info: ---------- RF CORE ----------
#    Time: 455 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 455 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 455 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   9 at time                  455
# ** Info: ---------- RF CORE ----------
#    Time: 465 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 465 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 465 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   9 at time                  465
# ** Info: ---------- RF CORE ----------
#    Time: 475 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 475 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 475 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   9 at time                  475
# ** Info: PC: incrementing ctr:          7
#    Time: 485 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 485 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 485 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 485 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   9 at time                  485
# ** Info: ---------- RF CORE ----------
#    Time: 495 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 495 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 495 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   9 at time                  495
# ** Info: AC: time=                 505 putting   0 in r1
#    Time: 505 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 34
# ** Info: AC: values -- r0:   2, r1:   0, r2:   x, r0_valid: 1, r1_valid: 0, r2_valid: 0
#    Time: 505 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 505 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 505 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 505 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   9 at time                  505
# ** Info: ---------- RF CORE ----------
#    Time: 515 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 515 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 515 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   9 at time                  515
# ** Info: ---------- RF CORE ----------
#    Time: 525 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 525 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 525 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   9 at time                  525
# ** Info: ---------- RF CORE ----------
#    Time: 535 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 535 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 535 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   9 at time                  535
# ** Info: ---------- RF CORE ----------
#    Time: 545 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 545 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 545 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   9 at time                  545
# ** Info: ---------- RF CORE ----------
#    Time: 555 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 555 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 555 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   9 at time                  555
# ** Info: ---------- RF CORE ----------
#    Time: 565 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 565 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 565 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   9 at time                  565
# ** Info: ---------- RF CORE ----------
#    Time: 575 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 575 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 575 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   9 at time                  575
# ** Info: PC: incrementing ctr:          8
#    Time: 585 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 585 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 585 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 585 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   9 at time                  585
# ** Info: ---------- RF CORE ----------
#    Time: 595 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 595 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 595 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   9 at time                  595
# ** Info: AC: time=                 605 resetting valid bits
#    Time: 605 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 43
# ** Info: AC: values -- r0:   2, r1:   0, r2:   x, r0_valid: 1, r1_valid: 1, r2_valid: 0
#    Time: 605 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: RF: time=                 605 writing   9 to reg  2
#    Time: 605 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 25
# ** Info: ---------- RF CORE ----------
#    Time: 605 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 605 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 1 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 605 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   9 at time                  605
# ** Info: ---------- RF CORE ----------
#    Time: 615 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   9
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 615 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 1 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 615 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   9 at time                  615
# ** Info: ---------- RF CORE ----------
#    Time: 625 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   9
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 625 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 1 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 625 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   9 at time                  625
# ** Info: ---------- RF CORE ----------
#    Time: 635 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   9
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 635 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 1 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 635 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   9 at time                  635
# ** Info: PC: incrementing ctr:          9
#    Time: 645 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 645 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   9
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 645 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 1 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 645 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   9 at time                  645
# ** Info: ---------- RF CORE ----------
#    Time: 655 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   9
# RF: core[1] =   x
# RF: core[2] =   9
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 655 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 1 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 655 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# ** Note: $finish    : C:/Users/Max/Documents/GitHub/141architecture/testbenches/top_level_tb.sv(27)
#    Time: 655 ps  Iteration: 4  Instance: /top_level_tb
# 1
# Break in Module top_level_tb at C:/Users/Max/Documents/GitHub/141architecture/testbenches/top_level_tb.sv line 27
# Compile of PC_LUT.sv was successful.
quit -sim
# End time: 16:57:46 on Jun 10,2024, Elapsed time: 0:06:02
# Errors: 0, Warnings: 2
vsim -gui work.top_level_tb work.top_level work.reg_file work.PC_LUT work.PC work.instr_ROM work.dat_mem work.control work.alu work.Accumulator
# vsim -gui work.top_level_tb work.top_level work.reg_file work.PC_LUT work.PC work.instr_ROM work.dat_mem work.control work.alu work.Accumulator 
# Start time: 16:59:12 on Jun 10,2024
# Loading sv_std.std
# Loading work.top_level_tb
# Loading work.top_level
# Loading work.PC
# Loading work.PC_LUT
# Loading work.Accumulator
# Loading work.control
# Loading work.instr_ROM
# Loading work.alu
# Loading work.reg_file
# Loading work.dat_mem
run -all
# Current Opcode: 1111
# ** Info: PC: incrementing ctr:          1
#    Time: 5 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: AC: values -- r0:   x, r1:   x, r2:   x, r0_valid: 0, r1_valid: 0, r2_valid: 0
#    Time: 5 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 5 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   x
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 5 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 0 | program_done: 0
#    Time: 5 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                    5
# ** Info: AC: time=                  15 putting   0 in r0
#    Time: 15 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 30
# ** Info: AC: values -- r0:   x, r1:   x, r2:   x, r0_valid: 0, r1_valid: 0, r2_valid: 0
#    Time: 15 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 15 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   x
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 15 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 15 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                   15
# ** Info: AC: time=                  25 putting   0 in r1
#    Time: 25 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 34
# ** Info: AC: values -- r0:   0, r1:   x, r2:   x, r0_valid: 1, r1_valid: 0, r2_valid: 0
#    Time: 25 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 25 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   x
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 25 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 25 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                   25
# ** Info: ---------- RF CORE ----------
#    Time: 35 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   x
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 35 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 35 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                   35
# ** Info: ---------- RF CORE ----------
#    Time: 45 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   x
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 45 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 45 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                   45
# ** Info: ---------- RF CORE ----------
#    Time: 55 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   x
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 55 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 55 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                   55
# ** Info: ---------- RF CORE ----------
#    Time: 65 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   x
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 65 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 65 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                   65
# ** Info: ---------- RF CORE ----------
#    Time: 75 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   x
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 75 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 75 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                   75
# ** Info: ---------- RF CORE ----------
#    Time: 85 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   x
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 85 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 85 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                   85
# ** Info: ---------- RF CORE ----------
#    Time: 95 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   x
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 95 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 95 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                   95
# ** Info: PC: incrementing ctr:          2
#    Time: 105 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 105 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   x
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 105 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 105 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  105
# ** Info: ---------- RF CORE ----------
#    Time: 115 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   x
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 115 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 115 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  115
# ** Info: AC: time=                 125 resetting valid bits
#    Time: 125 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 43
# ** Info: AC: values -- r0:   0, r1:   0, r2:   x, r0_valid: 1, r1_valid: 1, r2_valid: 0
#    Time: 125 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: RF: time=                 125 writing   0 to reg  0
#    Time: 125 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 25
# ** Info: ---------- RF CORE ----------
#    Time: 125 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   x
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 125 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 125 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Current Opcode: 1111
# ** Info: ---------- RF CORE ----------
#    Time: 135 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 135 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 135 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  135
# ** Info: ---------- RF CORE ----------
#    Time: 145 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 145 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 145 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  145
# ** Info: ---------- RF CORE ----------
#    Time: 155 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 155 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 155 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  155
# ** Info: PC: incrementing ctr:          3
#    Time: 165 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 165 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 165 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 165 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  165
# ** Info: ---------- RF CORE ----------
#    Time: 175 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 175 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 175 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  175
# ** Info: AC: time=                 185 putting   2 in r0
#    Time: 185 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 30
# ** Info: AC: values -- r0:   0, r1:   0, r2:   x, r0_valid: 0, r1_valid: 0, r2_valid: 0
#    Time: 185 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 185 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 185 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 185 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  185
# ** Info: ---------- RF CORE ----------
#    Time: 195 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 195 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 195 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  195
# ** Info: ---------- RF CORE ----------
#    Time: 205 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 205 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 205 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  205
# ** Info: ---------- RF CORE ----------
#    Time: 215 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 215 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 215 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  215
# ** Info: ---------- RF CORE ----------
#    Time: 225 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 225 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 225 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  225
# ** Info: ---------- RF CORE ----------
#    Time: 235 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 235 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 235 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  235
# ** Info: ---------- RF CORE ----------
#    Time: 245 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 245 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 245 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  245
# ** Info: ---------- RF CORE ----------
#    Time: 255 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 255 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 255 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  255
# ** Info: PC: incrementing ctr:          4
#    Time: 265 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 265 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 265 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 265 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  265
# ** Info: ---------- RF CORE ----------
#    Time: 275 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 275 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 275 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  275
# ** Info: AC: time=                 285 putting   4 in r1
#    Time: 285 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 34
# ** Info: AC: values -- r0:   2, r1:   0, r2:   x, r0_valid: 1, r1_valid: 0, r2_valid: 0
#    Time: 285 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 285 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 285 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 285 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Current Opcode: 1111
# ** Info: ---------- RF CORE ----------
#    Time: 295 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 295 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 295 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  295
# ** Info: ---------- RF CORE ----------
#    Time: 305 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 305 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 305 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  305
# ** Info: ---------- RF CORE ----------
#    Time: 315 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 315 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 315 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  315
# ** Info: PC: incrementing ctr:          5
#    Time: 325 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 325 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 325 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 325 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  325
# ** Info: ---------- RF CORE ----------
#    Time: 335 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 335 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 335 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  335
# ** Info: AC: time=                 345 resetting valid bits
#    Time: 345 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 43
# ** Info: AC: values -- r0:   2, r1:   4, r2:   x, r0_valid: 1, r1_valid: 1, r2_valid: 0
#    Time: 345 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: RF: time=                 345 writing   4 to reg  2
#    Time: 345 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 25
# ** Info: ---------- RF CORE ----------
#    Time: 345 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 345 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 345 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  345
# ** Info: ---------- RF CORE ----------
#    Time: 355 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 355 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 355 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  355
# ** Info: ---------- RF CORE ----------
#    Time: 365 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 365 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 365 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  365
# ** Info: ---------- RF CORE ----------
#    Time: 375 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 375 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 375 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  375
# ** Info: ---------- RF CORE ----------
#    Time: 385 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 385 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 385 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  385
# ** Info: ---------- RF CORE ----------
#    Time: 395 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 395 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 395 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  395
# ** Info: ---------- RF CORE ----------
#    Time: 405 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 405 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 405 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  405
# ** Info: ---------- RF CORE ----------
#    Time: 415 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 415 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 415 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  415
# ** Info: PC: incrementing ctr:          6
#    Time: 425 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 425 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 425 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 425 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  425
# ** Info: ---------- RF CORE ----------
#    Time: 435 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 435 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 435 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  435
# ** Info: AC: time=                 445 putting   1 in r0
#    Time: 445 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 30
# ** Info: AC: values -- r0:   2, r1:   4, r2:   x, r0_valid: 0, r1_valid: 0, r2_valid: 0
#    Time: 445 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 445 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 445 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 445 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  445
# ** Info: ---------- RF CORE ----------
#    Time: 455 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 455 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 455 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  455
# ** Info: ---------- RF CORE ----------
#    Time: 465 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 465 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 465 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  465
# ** Info: ---------- RF CORE ----------
#    Time: 475 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 475 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 475 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  475
# ** Info: PC: incrementing ctr:          7
#    Time: 485 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 485 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 485 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 485 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  485
# ** Info: ---------- RF CORE ----------
#    Time: 495 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 495 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 495 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  495
# ** Info: AC: time=                 505 putting   1 in r1
#    Time: 505 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 34
# ** Info: AC: values -- r0:   1, r1:   4, r2:   x, r0_valid: 1, r1_valid: 0, r2_valid: 0
#    Time: 505 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 505 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 505 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 505 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  505
# ** Info: ---------- RF CORE ----------
#    Time: 515 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 515 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 515 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  515
# ** Info: ---------- RF CORE ----------
#    Time: 525 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 525 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 525 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  525
# ** Info: ---------- RF CORE ----------
#    Time: 535 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 535 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 535 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  535
# ** Info: ---------- RF CORE ----------
#    Time: 545 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 545 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 545 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  545
# ** Info: ---------- RF CORE ----------
#    Time: 555 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 555 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 555 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  555
# ** Info: ---------- RF CORE ----------
#    Time: 565 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 565 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 565 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  565
# ** Info: ---------- RF CORE ----------
#    Time: 575 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 575 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 575 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  575
# ** Info: PC: incrementing ctr:          8
#    Time: 585 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 585 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 585 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 585 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  585
# ** Info: ---------- RF CORE ----------
#    Time: 595 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 595 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 595 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  595
# ** Info: AC: time=                 605 resetting valid bits
#    Time: 605 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 43
# ** Info: AC: values -- r0:   1, r1:   1, r2:   x, r0_valid: 1, r1_valid: 1, r2_valid: 0
#    Time: 605 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: RF: time=                 605 writing   1 to reg  1
#    Time: 605 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 25
# ** Info: ---------- RF CORE ----------
#    Time: 605 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 605 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 605 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Current Opcode: 1111
# ** Info: ---------- RF CORE ----------
#    Time: 615 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 615 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 615 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  615
# ** Info: ---------- RF CORE ----------
#    Time: 625 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 625 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 625 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  625
# ** Info: ---------- RF CORE ----------
#    Time: 635 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 635 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 635 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  635
# ** Info: PC: incrementing ctr:          9
#    Time: 645 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 645 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 645 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 645 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  645
# ** Info: ---------- RF CORE ----------
#    Time: 655 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 655 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 655 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  655
# ** Info: AC: time=                 665 putting  15 in r0
#    Time: 665 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 30
# ** Info: AC: values -- r0:   1, r1:   1, r2:   x, r0_valid: 0, r1_valid: 0, r2_valid: 0
#    Time: 665 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 665 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 665 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 665 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  665
# ** Info: ---------- RF CORE ----------
#    Time: 675 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 675 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 675 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  675
# ** Info: ---------- RF CORE ----------
#    Time: 685 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 685 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 685 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  685
# ** Info: ---------- RF CORE ----------
#    Time: 695 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 695 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 695 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  695
# ** Info: ---------- RF CORE ----------
#    Time: 705 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 705 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 705 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  705
# ** Info: ---------- RF CORE ----------
#    Time: 715 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 715 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 715 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  715
# ** Info: ---------- RF CORE ----------
#    Time: 725 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 725 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 725 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  725
# ** Info: ---------- RF CORE ----------
#    Time: 735 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 735 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 735 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  735
# ** Info: PC: incrementing ctr:         10
#    Time: 745 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 745 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 745 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 745 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  745
# ** Info: ---------- RF CORE ----------
#    Time: 755 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 755 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 755 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  755
# ** Info: AC: time=                 765 putting   0 in r1
#    Time: 765 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 34
# ** Info: AC: values -- r0:  15, r1:   1, r2:   x, r0_valid: 1, r1_valid: 0, r2_valid: 0
#    Time: 765 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 765 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 765 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 765 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Current Opcode: 1111
# ** Info: ---------- RF CORE ----------
#    Time: 775 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 775 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 775 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  775
# ** Info: ---------- RF CORE ----------
#    Time: 785 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 785 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 785 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  785
# ** Info: ---------- RF CORE ----------
#    Time: 795 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 795 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 795 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  795
# ** Info: PC: incrementing ctr:         11
#    Time: 805 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 805 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 805 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 805 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  805
# ** Info: ---------- RF CORE ----------
#    Time: 815 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 815 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 815 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  815
# ** Info: AC: time=                 825 putting   0 in r2
#    Time: 825 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 38
# ** Info: AC: values -- r0:  15, r1:   0, r2:   x, r0_valid: 1, r1_valid: 1, r2_valid: 0
#    Time: 825 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 825 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 825 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 825 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Current Opcode: 1111
# ** Info: ---------- RF CORE ----------
#    Time: 835 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 835 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 835 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  835
# ** Info: ---------- RF CORE ----------
#    Time: 845 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 845 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 845 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  845
# ** Info: ---------- RF CORE ----------
#    Time: 855 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 855 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 855 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  855
# ** Info: ---------- RF CORE ----------
#    Time: 865 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 865 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 865 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  865
# ** Info: ---------- RF CORE ----------
#    Time: 875 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 875 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 875 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  875
# ** Info: ---------- RF CORE ----------
#    Time: 885 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 885 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 885 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  885
# ** Info: ---------- RF CORE ----------
#    Time: 895 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 895 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 895 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  895
# ** Info: PC: incrementing ctr:         12
#    Time: 905 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 905 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 905 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 905 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  905
# ** Info: ---------- RF CORE ----------
#    Time: 915 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 915 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 915 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Current Opcode: 0101
# ** Info: AC: time=                 925 resetting valid bits
#    Time: 925 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 43
# ** Info: AC: values -- r0:  15, r1:   0, r2:   0, r0_valid: 1, r1_valid: 1, r2_valid: 1
#    Time: 925 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: RF: time=                 925 writing   0 to reg 15
#    Time: 925 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 25
# ** Info: ---------- RF CORE ----------
#    Time: 925 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   0
# ** Info: Time: 925 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 925 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  925
# ** Info: ---------- RF CORE ----------
#    Time: 935 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   0
# ** Info: Time: 935 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 935 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  935
# ** Info: ---------- RF CORE ----------
#    Time: 945 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   0
# ** Info: Time: 945 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 945 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  945
# ** Info: ---------- RF CORE ----------
#    Time: 955 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   0
# ** Info: Time: 955 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 955 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  955
# ** Info: PC: incrementing ctr:         13
#    Time: 965 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 965 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   0
# ** Info: Time: 965 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 965 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  965
# ** Info: ---------- RF CORE ----------
#    Time: 975 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   0
# ** Info: Time: 975 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 975 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Current Opcode: 1111
# ** Info: AC: time=                 985 putting   0 in r0
#    Time: 985 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 30
# ** Info: AC: values -- r0:  15, r1:   0, r2:   0, r0_valid: 0, r1_valid: 0, r2_valid: 0
#    Time: 985 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 985 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   0
# ** Info: Time: 985 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 985 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  985
# ** Info: ---------- RF CORE ----------
#    Time: 995 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   0
# ** Info: Time: 995 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 995 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  995
# ** Info: ---------- RF CORE ----------
#    Time: 1005 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   0
# ** Info: Time: 1005 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1005 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1005
# ** Info: ---------- RF CORE ----------
#    Time: 1015 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   0
# ** Info: Time: 1015 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1015 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1015
# ** Info: ---------- RF CORE ----------
#    Time: 1025 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   0
# ** Info: Time: 1025 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1025 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1025
# ** Info: ---------- RF CORE ----------
#    Time: 1035 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   0
# ** Info: Time: 1035 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1035 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1035
# ** Info: ---------- RF CORE ----------
#    Time: 1045 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   0
# ** Info: Time: 1045 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1045 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1045
# ** Info: ---------- RF CORE ----------
#    Time: 1055 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   0
# ** Info: Time: 1055 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1055 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1055
# ** Info: PC: incrementing ctr:         14
#    Time: 1065 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 1065 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   0
# ** Info: Time: 1065 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1065 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1065
# ** Info: ---------- RF CORE ----------
#    Time: 1075 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   0
# ** Info: Time: 1075 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1075 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1075
# ** Info: AC: time=                1085 putting  15 in r1
#    Time: 1085 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 34
# ** Info: AC: values -- r0:   0, r1:   0, r2:   0, r0_valid: 1, r1_valid: 0, r2_valid: 0
#    Time: 1085 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 1085 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   0
# ** Info: Time: 1085 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1085 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1085
# ** Info: ---------- RF CORE ----------
#    Time: 1095 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   0
# ** Info: Time: 1095 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1095 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1095
# ** Info: ---------- RF CORE ----------
#    Time: 1105 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   0
# ** Info: Time: 1105 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1105 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1105
# ** Info: ---------- RF CORE ----------
#    Time: 1115 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   0
# ** Info: Time: 1115 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1115 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1115
# ** Info: PC: incrementing ctr:         15
#    Time: 1125 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 1125 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   0
# ** Info: Time: 1125 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1125 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1125
# ** Info: ---------- RF CORE ----------
#    Time: 1135 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   0
# ** Info: Time: 1135 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1135 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1135
# ** Info: AC: time=                1145 putting   1 in r2
#    Time: 1145 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 38
# ** Info: AC: values -- r0:   0, r1:  15, r2:   0, r0_valid: 1, r1_valid: 1, r2_valid: 0
#    Time: 1145 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 1145 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   0
# ** Info: Time: 1145 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1145 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Current Opcode: 1111
# ** Info: ---------- RF CORE ----------
#    Time: 1155 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   0
# ** Info: Time: 1155 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1155 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1155
# ** Info: ---------- RF CORE ----------
#    Time: 1165 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   0
# ** Info: Time: 1165 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1165 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1165
# ** Info: ---------- RF CORE ----------
#    Time: 1175 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   0
# ** Info: Time: 1175 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1175 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1175
# ** Info: ---------- RF CORE ----------
#    Time: 1185 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   0
# ** Info: Time: 1185 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1185 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1185
# ** Info: ---------- RF CORE ----------
#    Time: 1195 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   0
# ** Info: Time: 1195 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1195 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1195
# ** Info: ---------- RF CORE ----------
#    Time: 1205 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   0
# ** Info: Time: 1205 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1205 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1205
# ** Info: ---------- RF CORE ----------
#    Time: 1215 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   0
# ** Info: Time: 1215 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1215 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1215
# ** Info: PC: incrementing ctr:         16
#    Time: 1225 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 1225 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   0
# ** Info: Time: 1225 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1225 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1225
# ** Info: ---------- RF CORE ----------
#    Time: 1235 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   0
# ** Info: Time: 1235 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1235 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Current Opcode: 0101
# ** Info: AC: time=                1245 resetting valid bits
#    Time: 1245 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 43
# ** Info: AC: values -- r0:   0, r1:  15, r2:   1, r0_valid: 1, r1_valid: 1, r2_valid: 1
#    Time: 1245 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: RF: time=                1245 writing   1 to reg  0
#    Time: 1245 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 25
# ** Info: ---------- RF CORE ----------
#    Time: 1245 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   0
# ** Info: Time: 1245 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1245 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1245
# ** Info: ---------- RF CORE ----------
#    Time: 1255 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   0
# ** Info: Time: 1255 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1255 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1255
# ** Info: ---------- RF CORE ----------
#    Time: 1265 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   0
# ** Info: Time: 1265 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1265 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1265
# ** Info: ---------- RF CORE ----------
#    Time: 1275 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   0
# ** Info: Time: 1275 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1275 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1275
# ** Info: PC: incrementing ctr:         17
#    Time: 1285 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 1285 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   0
# ** Info: Time: 1285 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1285 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1285
# ** Info: ---------- RF CORE ----------
#    Time: 1295 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   0
# ** Info: Time: 1295 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1295 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Current Opcode: 1111
# ** Info: AC: time=                1305 putting   0 in r0
#    Time: 1305 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 30
# ** Info: AC: values -- r0:   0, r1:  15, r2:   1, r0_valid: 0, r1_valid: 0, r2_valid: 0
#    Time: 1305 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 1305 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   0
# ** Info: Time: 1305 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1305 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1305
# ** Info: ---------- RF CORE ----------
#    Time: 1315 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   0
# ** Info: Time: 1315 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1315 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1315
# ** Info: ---------- RF CORE ----------
#    Time: 1325 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   0
# ** Info: Time: 1325 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1325 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1325
# ** Info: ---------- RF CORE ----------
#    Time: 1335 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   0
# ** Info: Time: 1335 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1335 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1335
# ** Info: ---------- RF CORE ----------
#    Time: 1345 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   0
# ** Info: Time: 1345 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1345 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1345
# ** Info: ---------- RF CORE ----------
#    Time: 1355 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   0
# ** Info: Time: 1355 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1355 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1355
# ** Info: ---------- RF CORE ----------
#    Time: 1365 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   0
# ** Info: Time: 1365 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1365 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1365
# ** Info: ---------- RF CORE ----------
#    Time: 1375 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   0
# ** Info: Time: 1375 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1375 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1375
# ** Info: PC: incrementing ctr:         18
#    Time: 1385 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 1385 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   0
# ** Info: Time: 1385 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1385 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1385
# ** Info: ---------- RF CORE ----------
#    Time: 1395 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   0
# ** Info: Time: 1395 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1395 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1395
# ** Info: AC: time=                1405 putting   2 in r1
#    Time: 1405 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 34
# ** Info: AC: values -- r0:   0, r1:  15, r2:   1, r0_valid: 1, r1_valid: 0, r2_valid: 0
#    Time: 1405 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 1405 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   0
# ** Info: Time: 1405 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1405 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Current Opcode: 1111
# ** Info: ---------- RF CORE ----------
#    Time: 1415 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   0
# ** Info: Time: 1415 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1415 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1415
# ** Info: ---------- RF CORE ----------
#    Time: 1425 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   0
# ** Info: Time: 1425 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1425 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1425
# ** Info: ---------- RF CORE ----------
#    Time: 1435 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   0
# ** Info: Time: 1435 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1435 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1435
# ** Info: PC: incrementing ctr:         19
#    Time: 1445 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 1445 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   0
# ** Info: Time: 1445 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1445 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1445
# ** Info: ---------- RF CORE ----------
#    Time: 1455 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   0
# ** Info: Time: 1455 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1455 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1455
# ** Info: AC: time=                1465 putting   0 in r2
#    Time: 1465 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 38
# ** Info: AC: values -- r0:   0, r1:   2, r2:   1, r0_valid: 1, r1_valid: 1, r2_valid: 0
#    Time: 1465 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 1465 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   0
# ** Info: Time: 1465 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1465 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1465
# ** Info: ---------- RF CORE ----------
#    Time: 1475 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   0
# ** Info: Time: 1475 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1475 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1475
# ** Info: ---------- RF CORE ----------
#    Time: 1485 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   0
# ** Info: Time: 1485 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1485 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1485
# ** Info: ---------- RF CORE ----------
#    Time: 1495 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   0
# ** Info: Time: 1495 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1495 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1495
# ** Info: ---------- RF CORE ----------
#    Time: 1505 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   0
# ** Info: Time: 1505 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1505 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1505
# ** Info: ---------- RF CORE ----------
#    Time: 1515 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   0
# ** Info: Time: 1515 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1515 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1515
# ** Info: ---------- RF CORE ----------
#    Time: 1525 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   0
# ** Info: Time: 1525 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1525 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1525
# ** Info: ---------- RF CORE ----------
#    Time: 1535 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   0
# ** Info: Time: 1535 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1535 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1535
# ** Info: PC: incrementing ctr:         20
#    Time: 1545 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 1545 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   0
# ** Info: Time: 1545 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1545 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1545
# ** Info: ---------- RF CORE ----------
#    Time: 1555 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   0
# ** Info: Time: 1555 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1555 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Current Opcode: 0111
# ** Info: AC: time=                1565 resetting valid bits
#    Time: 1565 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 43
# ** Info: AC: values -- r0:   0, r1:   2, r2:   0, r0_valid: 1, r1_valid: 1, r2_valid: 1
#    Time: 1565 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 1565 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   0
# ** Info: Time: 1565 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1565 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1565
# ** Info: ---------- RF CORE ----------
#    Time: 1575 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   0
# ** Info: Time: 1575 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1575 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1575
# ** Info: ---------- RF CORE ----------
#    Time: 1585 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   0
# ** Info: Time: 1585 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1585 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1585
# ** Info: ---------- RF CORE ----------
#    Time: 1595 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   0
# ** Info: Time: 1595 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1595 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1595
# ** Info: PC: incrementing ctr:         21
#    Time: 1605 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 1605 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   0
# ** Info: Time: 1605 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1605 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1605
# ** Info: ---------- RF CORE ----------
#    Time: 1615 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   0
# ** Info: Time: 1615 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1615 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Current Opcode: 1111
# ** Info: AC: time=                1625 putting  14 in r0
#    Time: 1625 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 30
# ** Info: AC: values -- r0:   0, r1:   2, r2:   0, r0_valid: 0, r1_valid: 0, r2_valid: 0
#    Time: 1625 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 1625 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   0
# ** Info: Time: 1625 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1625 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1625
# ** Info: ---------- RF CORE ----------
#    Time: 1635 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   0
# ** Info: Time: 1635 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1635 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1635
# ** Info: ---------- RF CORE ----------
#    Time: 1645 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   0
# ** Info: Time: 1645 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1645 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1645
# ** Info: ---------- RF CORE ----------
#    Time: 1655 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   0
# ** Info: Time: 1655 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1655 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1655
# ** Info: ---------- RF CORE ----------
#    Time: 1665 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   0
# ** Info: Time: 1665 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1665 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1665
# ** Info: ---------- RF CORE ----------
#    Time: 1675 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   0
# ** Info: Time: 1675 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1675 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1675
# ** Info: ---------- RF CORE ----------
#    Time: 1685 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   0
# ** Info: Time: 1685 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1685 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1685
# ** Info: ---------- RF CORE ----------
#    Time: 1695 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   0
# ** Info: Time: 1695 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1695 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1695
# ** Info: PC: incrementing ctr:         22
#    Time: 1705 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 1705 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   0
# ** Info: Time: 1705 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1705 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1705
# ** Info: ---------- RF CORE ----------
#    Time: 1715 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   0
# ** Info: Time: 1715 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1715 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1715
# ** Info: AC: time=                1725 putting   1 in r1
#    Time: 1725 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 34
# ** Info: AC: values -- r0:  14, r1:   2, r2:   0, r0_valid: 1, r1_valid: 0, r2_valid: 0
#    Time: 1725 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 1725 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   0
# ** Info: Time: 1725 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1725 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Current Opcode: 1111
# ** Info: ---------- RF CORE ----------
#    Time: 1735 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   0
# ** Info: Time: 1735 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1735 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1735
# ** Info: ---------- RF CORE ----------
#    Time: 1745 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   0
# ** Info: Time: 1745 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1745 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1745
# ** Info: ---------- RF CORE ----------
#    Time: 1755 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   0
# ** Info: Time: 1755 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1755 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1755
# ** Info: PC: incrementing ctr:         23
#    Time: 1765 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 1765 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   0
# ** Info: Time: 1765 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1765 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1765
# ** Info: ---------- RF CORE ----------
#    Time: 1775 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   0
# ** Info: Time: 1775 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1775 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1775
# ** Info: AC: time=                1785 resetting valid bits
#    Time: 1785 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 43
# ** Info: AC: values -- r0:  14, r1:   1, r2:   0, r0_valid: 1, r1_valid: 1, r2_valid: 0
#    Time: 1785 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: RF: time=                1785 writing   1 to reg 14
#    Time: 1785 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 25
# ** Info: ---------- RF CORE ----------
#    Time: 1785 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   0
# ** Info: Time: 1785 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1785 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1785
# ** Info: ---------- RF CORE ----------
#    Time: 1795 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   1
# RF: core[15] =   0
# ** Info: Time: 1795 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1795 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1795
# ** Info: ---------- RF CORE ----------
#    Time: 1805 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   1
# RF: core[15] =   0
# ** Info: Time: 1805 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1805 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1805
# ** Info: ---------- RF CORE ----------
#    Time: 1815 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   1
# RF: core[15] =   0
# ** Info: Time: 1815 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1815 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1815
# ** Info: ---------- RF CORE ----------
#    Time: 1825 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   1
# RF: core[15] =   0
# ** Info: Time: 1825 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1825 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1825
# ** Info: ---------- RF CORE ----------
#    Time: 1835 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   1
# RF: core[15] =   0
# ** Info: Time: 1835 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1835 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1835
# ** Info: ---------- RF CORE ----------
#    Time: 1845 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   1
# RF: core[15] =   0
# ** Info: Time: 1845 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1845 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1845
# ** Info: ---------- RF CORE ----------
#    Time: 1855 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   1
# RF: core[15] =   0
# ** Info: Time: 1855 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1855 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1855
# ** Info: PC: incrementing ctr:         24
#    Time: 1865 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 1865 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   1
# RF: core[15] =   0
# ** Info: Time: 1865 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1865 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1865
# ** Info: ---------- RF CORE ----------
#    Time: 1875 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   1
# RF: core[15] =   0
# ** Info: Time: 1875 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1875 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# ** Note: $finish    : C:/Users/Max/Documents/GitHub/141architecture/testbenches/top_level_tb.sv(27)
#    Time: 1875 ps  Iteration: 4  Instance: /top_level_tb
# 1
# Break in Module top_level_tb at C:/Users/Max/Documents/GitHub/141architecture/testbenches/top_level_tb.sv line 27
quit -sim
# End time: 17:10:08 on Jun 10,2024, Elapsed time: 0:10:56
# Errors: 0, Warnings: 1
vsim -gui work.top_level_tb work.top_level work.reg_file work.PC_LUT work.PC work.instr_ROM work.dat_mem work.control work.alu work.Accumulator
# vsim -gui work.top_level_tb work.top_level work.reg_file work.PC_LUT work.PC work.instr_ROM work.dat_mem work.control work.alu work.Accumulator 
# Start time: 17:10:28 on Jun 10,2024
# Loading sv_std.std
# Loading work.top_level_tb
# Loading work.top_level
# Loading work.PC
# Loading work.PC_LUT
# Loading work.Accumulator
# Loading work.control
# Loading work.instr_ROM
# Loading work.alu
# Loading work.reg_file
# Loading work.dat_mem
run -all
# Current Opcode: 1111
# ** Info: PC: incrementing ctr:          1
#    Time: 5 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: AC: values -- r0:   x, r1:   x, r2:   x, r0_valid: 0, r1_valid: 0, r2_valid: 0
#    Time: 5 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 5 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   x
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 5 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 0 | program_done: 0
#    Time: 5 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                    5
# ** Info: AC: time=                  15 putting   0 in r0
#    Time: 15 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 30
# ** Info: AC: values -- r0:   x, r1:   x, r2:   x, r0_valid: 0, r1_valid: 0, r2_valid: 0
#    Time: 15 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 15 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   x
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 15 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 15 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                   15
# ** Info: AC: time=                  25 putting   0 in r1
#    Time: 25 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 34
# ** Info: AC: values -- r0:   0, r1:   x, r2:   x, r0_valid: 1, r1_valid: 0, r2_valid: 0
#    Time: 25 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 25 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   x
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 25 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 25 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                   25
# ** Info: ---------- RF CORE ----------
#    Time: 35 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   x
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 35 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 35 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                   35
# ** Info: ---------- RF CORE ----------
#    Time: 45 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   x
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 45 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 45 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                   45
# ** Info: ---------- RF CORE ----------
#    Time: 55 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   x
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 55 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 55 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                   55
# ** Info: ---------- RF CORE ----------
#    Time: 65 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   x
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 65 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 65 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                   65
# ** Info: ---------- RF CORE ----------
#    Time: 75 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   x
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 75 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 75 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                   75
# ** Info: ---------- RF CORE ----------
#    Time: 85 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   x
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 85 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 85 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                   85
# ** Info: ---------- RF CORE ----------
#    Time: 95 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   x
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 95 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 95 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                   95
# ** Info: PC: incrementing ctr:          2
#    Time: 105 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 105 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   x
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 105 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 105 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  105
# ** Info: ---------- RF CORE ----------
#    Time: 115 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   x
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 115 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 115 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  115
# ** Info: AC: time=                 125 resetting valid bits
#    Time: 125 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 43
# ** Info: AC: values -- r0:   0, r1:   0, r2:   x, r0_valid: 1, r1_valid: 1, r2_valid: 0
#    Time: 125 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: RF: time=                 125 writing   0 to reg  0
#    Time: 125 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 25
# ** Info: ---------- RF CORE ----------
#    Time: 125 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   x
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 125 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 125 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Current Opcode: 1111
# ** Info: ---------- RF CORE ----------
#    Time: 135 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 135 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 135 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  135
# ** Info: ---------- RF CORE ----------
#    Time: 145 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 145 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 145 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  145
# ** Info: ---------- RF CORE ----------
#    Time: 155 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 155 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 155 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  155
# ** Info: PC: incrementing ctr:          3
#    Time: 165 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 165 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 165 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 165 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  165
# ** Info: ---------- RF CORE ----------
#    Time: 175 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 175 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 175 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  175
# ** Info: AC: time=                 185 putting   3 in r0
#    Time: 185 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 30
# ** Info: AC: values -- r0:   0, r1:   0, r2:   x, r0_valid: 0, r1_valid: 0, r2_valid: 0
#    Time: 185 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 185 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 185 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 185 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  185
# ** Info: ---------- RF CORE ----------
#    Time: 195 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 195 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 195 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  195
# ** Info: ---------- RF CORE ----------
#    Time: 205 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 205 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 205 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  205
# ** Info: ---------- RF CORE ----------
#    Time: 215 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 215 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 215 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  215
# ** Info: ---------- RF CORE ----------
#    Time: 225 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 225 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 225 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  225
# ** Info: ---------- RF CORE ----------
#    Time: 235 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 235 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 235 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  235
# ** Info: ---------- RF CORE ----------
#    Time: 245 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 245 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 245 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  245
# ** Info: ---------- RF CORE ----------
#    Time: 255 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 255 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 255 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  255
# ** Info: PC: incrementing ctr:          4
#    Time: 265 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 265 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 265 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 265 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  265
# ** Info: ---------- RF CORE ----------
#    Time: 275 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 275 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 275 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  275
# ** Info: AC: time=                 285 putting   4 in r1
#    Time: 285 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 34
# ** Info: AC: values -- r0:   3, r1:   0, r2:   x, r0_valid: 1, r1_valid: 0, r2_valid: 0
#    Time: 285 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 285 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 285 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 285 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Current Opcode: 1111
# ** Info: ---------- RF CORE ----------
#    Time: 295 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 295 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 295 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  295
# ** Info: ---------- RF CORE ----------
#    Time: 305 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 305 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 305 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  305
# ** Info: ---------- RF CORE ----------
#    Time: 315 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 315 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 315 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  315
# ** Info: PC: incrementing ctr:          5
#    Time: 325 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 325 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 325 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 325 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  325
# ** Info: ---------- RF CORE ----------
#    Time: 335 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 335 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 335 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  335
# ** Info: AC: time=                 345 resetting valid bits
#    Time: 345 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 43
# ** Info: AC: values -- r0:   3, r1:   4, r2:   x, r0_valid: 1, r1_valid: 1, r2_valid: 0
#    Time: 345 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: RF: time=                 345 writing   4 to reg  3
#    Time: 345 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 25
# ** Info: ---------- RF CORE ----------
#    Time: 345 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 345 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 345 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  345
# ** Info: ---------- RF CORE ----------
#    Time: 355 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   4
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 355 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 355 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  355
# ** Info: ---------- RF CORE ----------
#    Time: 365 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   4
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 365 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 365 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  365
# ** Info: ---------- RF CORE ----------
#    Time: 375 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   4
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 375 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 375 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  375
# ** Info: ---------- RF CORE ----------
#    Time: 385 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   4
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 385 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 385 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  385
# ** Info: ---------- RF CORE ----------
#    Time: 395 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   4
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 395 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 395 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  395
# ** Info: ---------- RF CORE ----------
#    Time: 405 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   4
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 405 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 405 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  405
# ** Info: ---------- RF CORE ----------
#    Time: 415 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   4
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 415 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 415 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  415
# ** Info: PC: incrementing ctr:          6
#    Time: 425 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 425 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   4
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 425 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 425 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  425
# ** Info: ---------- RF CORE ----------
#    Time: 435 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   4
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 435 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 435 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  435
# ** Info: AC: time=                 445 putting   1 in r0
#    Time: 445 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 30
# ** Info: AC: values -- r0:   3, r1:   4, r2:   x, r0_valid: 0, r1_valid: 0, r2_valid: 0
#    Time: 445 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 445 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   4
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 445 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 445 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  445
# ** Info: ---------- RF CORE ----------
#    Time: 455 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   4
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 455 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 455 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  455
# ** Info: ---------- RF CORE ----------
#    Time: 465 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   4
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 465 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 465 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  465
# ** Info: ---------- RF CORE ----------
#    Time: 475 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   4
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 475 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 475 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  475
# ** Info: PC: incrementing ctr:          7
#    Time: 485 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 485 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   4
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 485 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 485 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  485
# ** Info: ---------- RF CORE ----------
#    Time: 495 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   4
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 495 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 495 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  495
# ** Info: AC: time=                 505 putting   1 in r1
#    Time: 505 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 34
# ** Info: AC: values -- r0:   1, r1:   4, r2:   x, r0_valid: 1, r1_valid: 0, r2_valid: 0
#    Time: 505 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 505 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   4
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 505 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 505 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  505
# ** Info: ---------- RF CORE ----------
#    Time: 515 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   4
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 515 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 515 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  515
# ** Info: ---------- RF CORE ----------
#    Time: 525 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   4
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 525 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 525 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  525
# ** Info: ---------- RF CORE ----------
#    Time: 535 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   4
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 535 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 535 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  535
# ** Info: ---------- RF CORE ----------
#    Time: 545 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   4
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 545 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 545 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  545
# ** Info: ---------- RF CORE ----------
#    Time: 555 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   4
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 555 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 555 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  555
# ** Info: ---------- RF CORE ----------
#    Time: 565 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   4
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 565 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 565 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  565
# ** Info: ---------- RF CORE ----------
#    Time: 575 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   4
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 575 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 575 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  575
# ** Info: PC: incrementing ctr:          8
#    Time: 585 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 585 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   4
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 585 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 585 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  585
# ** Info: ---------- RF CORE ----------
#    Time: 595 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   4
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 595 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 595 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  595
# ** Info: AC: time=                 605 resetting valid bits
#    Time: 605 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 43
# ** Info: AC: values -- r0:   1, r1:   1, r2:   x, r0_valid: 1, r1_valid: 1, r2_valid: 0
#    Time: 605 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: RF: time=                 605 writing   1 to reg  1
#    Time: 605 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 25
# ** Info: ---------- RF CORE ----------
#    Time: 605 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   4
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 605 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 605 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Current Opcode: 1111
# ** Info: ---------- RF CORE ----------
#    Time: 615 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   x
# RF: core[3] =   4
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 615 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 615 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  615
# ** Info: ---------- RF CORE ----------
#    Time: 625 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   x
# RF: core[3] =   4
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 625 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 625 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  625
# ** Info: ---------- RF CORE ----------
#    Time: 635 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   x
# RF: core[3] =   4
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 635 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 635 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  635
# ** Info: PC: incrementing ctr:          9
#    Time: 645 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 645 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   x
# RF: core[3] =   4
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 645 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 645 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  645
# ** Info: ---------- RF CORE ----------
#    Time: 655 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   x
# RF: core[3] =   4
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 655 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 655 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  655
# ** Info: AC: time=                 665 putting  14 in r0
#    Time: 665 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 30
# ** Info: AC: values -- r0:   1, r1:   1, r2:   x, r0_valid: 0, r1_valid: 0, r2_valid: 0
#    Time: 665 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 665 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   x
# RF: core[3] =   4
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 665 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 665 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  665
# ** Info: ---------- RF CORE ----------
#    Time: 675 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   x
# RF: core[3] =   4
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 675 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 675 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  675
# ** Info: ---------- RF CORE ----------
#    Time: 685 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   x
# RF: core[3] =   4
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 685 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 685 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  685
# ** Info: ---------- RF CORE ----------
#    Time: 695 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   x
# RF: core[3] =   4
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 695 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 695 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  695
# ** Info: ---------- RF CORE ----------
#    Time: 705 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   x
# RF: core[3] =   4
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 705 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 705 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  705
# ** Info: ---------- RF CORE ----------
#    Time: 715 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   x
# RF: core[3] =   4
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 715 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 715 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  715
# ** Info: ---------- RF CORE ----------
#    Time: 725 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   x
# RF: core[3] =   4
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 725 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 725 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  725
# ** Info: ---------- RF CORE ----------
#    Time: 735 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   x
# RF: core[3] =   4
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 735 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 735 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  735
# ** Info: PC: incrementing ctr:         10
#    Time: 745 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 745 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   x
# RF: core[3] =   4
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 745 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 745 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  745
# ** Info: ---------- RF CORE ----------
#    Time: 755 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   x
# RF: core[3] =   4
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 755 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 755 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  755
# ** Info: AC: time=                 765 putting   0 in r1
#    Time: 765 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 34
# ** Info: AC: values -- r0:  14, r1:   1, r2:   x, r0_valid: 1, r1_valid: 0, r2_valid: 0
#    Time: 765 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 765 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   x
# RF: core[3] =   4
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 765 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 765 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Current Opcode: 1111
# ** Info: ---------- RF CORE ----------
#    Time: 775 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   x
# RF: core[3] =   4
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 775 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 775 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  775
# ** Info: ---------- RF CORE ----------
#    Time: 785 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   x
# RF: core[3] =   4
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 785 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 785 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  785
# ** Info: ---------- RF CORE ----------
#    Time: 795 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   x
# RF: core[3] =   4
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 795 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 795 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  795
# ** Info: PC: incrementing ctr:         11
#    Time: 805 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 805 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   x
# RF: core[3] =   4
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 805 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 805 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  805
# ** Info: ---------- RF CORE ----------
#    Time: 815 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   x
# RF: core[3] =   4
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 815 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 815 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  815
# ** Info: AC: time=                 825 resetting valid bits
#    Time: 825 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 43
# ** Info: AC: values -- r0:  14, r1:   0, r2:   x, r0_valid: 1, r1_valid: 1, r2_valid: 0
#    Time: 825 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: RF: time=                 825 writing   0 to reg 14
#    Time: 825 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 25
# ** Info: ---------- RF CORE ----------
#    Time: 825 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   x
# RF: core[3] =   4
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 825 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 825 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  825
# ** Info: ---------- RF CORE ----------
#    Time: 835 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   x
# RF: core[3] =   4
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   0
# RF: core[15] =   x
# ** Info: Time: 835 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 835 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  835
# ** Info: ---------- RF CORE ----------
#    Time: 845 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   x
# RF: core[3] =   4
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   0
# RF: core[15] =   x
# ** Info: Time: 845 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 845 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  845
# ** Info: ---------- RF CORE ----------
#    Time: 855 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   x
# RF: core[3] =   4
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   0
# RF: core[15] =   x
# ** Info: Time: 855 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 855 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  855
# ** Info: ---------- RF CORE ----------
#    Time: 865 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   x
# RF: core[3] =   4
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   0
# RF: core[15] =   x
# ** Info: Time: 865 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 865 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  865
# ** Info: ---------- RF CORE ----------
#    Time: 875 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   x
# RF: core[3] =   4
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   0
# RF: core[15] =   x
# ** Info: Time: 875 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 875 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  875
# ** Info: ---------- RF CORE ----------
#    Time: 885 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   x
# RF: core[3] =   4
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   0
# RF: core[15] =   x
# ** Info: Time: 885 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 885 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  885
# ** Info: ---------- RF CORE ----------
#    Time: 895 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   x
# RF: core[3] =   4
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   0
# RF: core[15] =   x
# ** Info: Time: 895 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 895 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  895
# ** Info: PC: incrementing ctr:         12
#    Time: 905 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 905 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   x
# RF: core[3] =   4
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   0
# RF: core[15] =   x
# ** Info: Time: 905 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 905 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  905
# ** Info: ---------- RF CORE ----------
#    Time: 915 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   x
# RF: core[3] =   4
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   0
# RF: core[15] =   x
# ** Info: Time: 915 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 915 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  915
# ** Info: AC: time=                 925 putting  13 in r0
#    Time: 925 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 30
# ** Info: AC: values -- r0:  14, r1:   0, r2:   x, r0_valid: 0, r1_valid: 0, r2_valid: 0
#    Time: 925 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 925 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   x
# RF: core[3] =   4
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   0
# RF: core[15] =   x
# ** Info: Time: 925 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 925 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  925
# ** Info: ---------- RF CORE ----------
#    Time: 935 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   x
# RF: core[3] =   4
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   0
# RF: core[15] =   x
# ** Info: Time: 935 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 935 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  935
# ** Info: ---------- RF CORE ----------
#    Time: 945 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   x
# RF: core[3] =   4
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   0
# RF: core[15] =   x
# ** Info: Time: 945 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 945 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  945
# ** Info: ---------- RF CORE ----------
#    Time: 955 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   x
# RF: core[3] =   4
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   0
# RF: core[15] =   x
# ** Info: Time: 955 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 955 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  955
# ** Info: PC: incrementing ctr:         13
#    Time: 965 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 965 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   x
# RF: core[3] =   4
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   0
# RF: core[15] =   x
# ** Info: Time: 965 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 965 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  965
# ** Info: ---------- RF CORE ----------
#    Time: 975 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   x
# RF: core[3] =   4
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   0
# RF: core[15] =   x
# ** Info: Time: 975 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 975 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  975
# ** Info: AC: time=                 985 putting   0 in r1
#    Time: 985 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 34
# ** Info: AC: values -- r0:  13, r1:   0, r2:   x, r0_valid: 1, r1_valid: 0, r2_valid: 0
#    Time: 985 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 985 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   x
# RF: core[3] =   4
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   0
# RF: core[15] =   x
# ** Info: Time: 985 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 985 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  985
# ** Info: ---------- RF CORE ----------
#    Time: 995 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   x
# RF: core[3] =   4
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   0
# RF: core[15] =   x
# ** Info: Time: 995 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 995 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  995
# ** Info: ---------- RF CORE ----------
#    Time: 1005 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   x
# RF: core[3] =   4
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   0
# RF: core[15] =   x
# ** Info: Time: 1005 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1005 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1005
# ** Info: ---------- RF CORE ----------
#    Time: 1015 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   x
# RF: core[3] =   4
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   0
# RF: core[15] =   x
# ** Info: Time: 1015 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1015 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1015
# ** Info: ---------- RF CORE ----------
#    Time: 1025 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   x
# RF: core[3] =   4
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   0
# RF: core[15] =   x
# ** Info: Time: 1025 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1025 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1025
# ** Info: ---------- RF CORE ----------
#    Time: 1035 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   x
# RF: core[3] =   4
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   0
# RF: core[15] =   x
# ** Info: Time: 1035 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1035 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1035
# ** Info: ---------- RF CORE ----------
#    Time: 1045 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   x
# RF: core[3] =   4
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   0
# RF: core[15] =   x
# ** Info: Time: 1045 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1045 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1045
# ** Info: ---------- RF CORE ----------
#    Time: 1055 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   x
# RF: core[3] =   4
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   0
# RF: core[15] =   x
# ** Info: Time: 1055 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1055 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1055
# ** Info: PC: incrementing ctr:         14
#    Time: 1065 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 1065 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   x
# RF: core[3] =   4
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   0
# RF: core[15] =   x
# ** Info: Time: 1065 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1065 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1065
# ** Info: ---------- RF CORE ----------
#    Time: 1075 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   x
# RF: core[3] =   4
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   0
# RF: core[15] =   x
# ** Info: Time: 1075 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1075 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1075
# ** Info: AC: time=                1085 putting  14 in r2
#    Time: 1085 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 38
# ** Info: AC: values -- r0:  13, r1:   0, r2:   x, r0_valid: 1, r1_valid: 1, r2_valid: 0
#    Time: 1085 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 1085 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   x
# RF: core[3] =   4
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   0
# RF: core[15] =   x
# ** Info: Time: 1085 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1085 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Current Opcode: 1111
# ** Info: ---------- RF CORE ----------
#    Time: 1095 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   x
# RF: core[3] =   4
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   0
# RF: core[15] =   x
# ** Info: Time: 1095 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1095 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1095
# ** Info: ---------- RF CORE ----------
#    Time: 1105 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   x
# RF: core[3] =   4
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   0
# RF: core[15] =   x
# ** Info: Time: 1105 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1105 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1105
# ** Info: ---------- RF CORE ----------
#    Time: 1115 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   x
# RF: core[3] =   4
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   0
# RF: core[15] =   x
# ** Info: Time: 1115 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1115 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1115
# ** Info: PC: incrementing ctr:         15
#    Time: 1125 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 1125 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   x
# RF: core[3] =   4
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   0
# RF: core[15] =   x
# ** Info: Time: 1125 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1125 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1125
# ** Info: ---------- RF CORE ----------
#    Time: 1135 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   x
# RF: core[3] =   4
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   0
# RF: core[15] =   x
# ** Info: Time: 1135 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1135 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Current Opcode: 0101
# ** Info: AC: time=                1145 resetting valid bits
#    Time: 1145 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 43
# ** Info: AC: values -- r0:  13, r1:   0, r2:  14, r0_valid: 1, r1_valid: 1, r2_valid: 1
#    Time: 1145 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: RF: time=                1145 writing   0 to reg 13
#    Time: 1145 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 25
# ** Info: ---------- RF CORE ----------
#    Time: 1145 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   x
# RF: core[3] =   4
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1145 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1145 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1145
# ** Info: ---------- RF CORE ----------
#    Time: 1155 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   x
# RF: core[3] =   4
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1155 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1155 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1155
# ** Info: ---------- RF CORE ----------
#    Time: 1165 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   x
# RF: core[3] =   4
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1165 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1165 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1165
# ** Info: ---------- RF CORE ----------
#    Time: 1175 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   x
# RF: core[3] =   4
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1175 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1175 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1175
# ** Info: ---------- RF CORE ----------
#    Time: 1185 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   x
# RF: core[3] =   4
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1185 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1185 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1185
# ** Info: ---------- RF CORE ----------
#    Time: 1195 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   x
# RF: core[3] =   4
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1195 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1195 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1195
# ** Info: ---------- RF CORE ----------
#    Time: 1205 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   x
# RF: core[3] =   4
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1205 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1205 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1205
# ** Info: ---------- RF CORE ----------
#    Time: 1215 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   x
# RF: core[3] =   4
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1215 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1215 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1215
# ** Info: PC: incrementing ctr:         16
#    Time: 1225 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 1225 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   x
# RF: core[3] =   4
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1225 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1225 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1225
# ** Info: ---------- RF CORE ----------
#    Time: 1235 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   x
# RF: core[3] =   4
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1235 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1235 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Current Opcode: 1111
# ** Info: AC: time=                1245 putting   0 in r0
#    Time: 1245 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 30
# ** Info: AC: values -- r0:  13, r1:   0, r2:  14, r0_valid: 0, r1_valid: 0, r2_valid: 0
#    Time: 1245 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 1245 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   x
# RF: core[3] =   4
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1245 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1245 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1245
# ** Info: ---------- RF CORE ----------
#    Time: 1255 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   x
# RF: core[3] =   4
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1255 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1255 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1255
# ** Info: ---------- RF CORE ----------
#    Time: 1265 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   x
# RF: core[3] =   4
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1265 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1265 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1265
# ** Info: ---------- RF CORE ----------
#    Time: 1275 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   x
# RF: core[3] =   4
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1275 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1275 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1275
# ** Info: PC: incrementing ctr:         17
#    Time: 1285 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 1285 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   x
# RF: core[3] =   4
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1285 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1285 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1285
# ** Info: ---------- RF CORE ----------
#    Time: 1295 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   x
# RF: core[3] =   4
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1295 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1295 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1295
# ** Info: AC: time=                1305 putting  13 in r1
#    Time: 1305 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 34
# ** Info: AC: values -- r0:   0, r1:   0, r2:  14, r0_valid: 1, r1_valid: 0, r2_valid: 0
#    Time: 1305 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 1305 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   x
# RF: core[3] =   4
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1305 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1305 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1305
# ** Info: ---------- RF CORE ----------
#    Time: 1315 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   x
# RF: core[3] =   4
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1315 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1315 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1315
# ** Info: ---------- RF CORE ----------
#    Time: 1325 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   x
# RF: core[3] =   4
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1325 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1325 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1325
# ** Info: ---------- RF CORE ----------
#    Time: 1335 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   x
# RF: core[3] =   4
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1335 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1335 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1335
# ** Info: ---------- RF CORE ----------
#    Time: 1345 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   x
# RF: core[3] =   4
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1345 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1345 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1345
# ** Info: ---------- RF CORE ----------
#    Time: 1355 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   x
# RF: core[3] =   4
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1355 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1355 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1355
# ** Info: ---------- RF CORE ----------
#    Time: 1365 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   x
# RF: core[3] =   4
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1365 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1365 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1365
# ** Info: ---------- RF CORE ----------
#    Time: 1375 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   x
# RF: core[3] =   4
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1375 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1375 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1375
# ** Info: PC: incrementing ctr:         18
#    Time: 1385 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 1385 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   x
# RF: core[3] =   4
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1385 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1385 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1385
# ** Info: ---------- RF CORE ----------
#    Time: 1395 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   x
# RF: core[3] =   4
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1395 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1395 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1395
# ** Info: AC: time=                1405 putting   1 in r2
#    Time: 1405 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 38
# ** Info: AC: values -- r0:   0, r1:  13, r2:  14, r0_valid: 1, r1_valid: 1, r2_valid: 0
#    Time: 1405 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 1405 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   x
# RF: core[3] =   4
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1405 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1405 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Current Opcode: 1111
# ** Info: ---------- RF CORE ----------
#    Time: 1415 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   x
# RF: core[3] =   4
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1415 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1415 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1415
# ** Info: ---------- RF CORE ----------
#    Time: 1425 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   x
# RF: core[3] =   4
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1425 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1425 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1425
# ** Info: ---------- RF CORE ----------
#    Time: 1435 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   x
# RF: core[3] =   4
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1435 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1435 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1435
# ** Info: PC: incrementing ctr:         19
#    Time: 1445 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 1445 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   x
# RF: core[3] =   4
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1445 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1445 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1445
# ** Info: ---------- RF CORE ----------
#    Time: 1455 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   x
# RF: core[3] =   4
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1455 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1455 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Current Opcode: 0101
# ** Info: AC: time=                1465 resetting valid bits
#    Time: 1465 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 43
# ** Info: AC: values -- r0:   0, r1:  13, r2:   1, r0_valid: 1, r1_valid: 1, r2_valid: 1
#    Time: 1465 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: RF: time=                1465 writing   1 to reg  0
#    Time: 1465 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 25
# ** Info: ---------- RF CORE ----------
#    Time: 1465 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   x
# RF: core[3] =   4
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1465 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1465 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1465
# ** Info: ---------- RF CORE ----------
#    Time: 1475 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   x
# RF: core[3] =   4
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1475 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1475 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1475
# ** Info: ---------- RF CORE ----------
#    Time: 1485 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   x
# RF: core[3] =   4
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1485 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1485 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1485
# ** Info: ---------- RF CORE ----------
#    Time: 1495 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   x
# RF: core[3] =   4
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1495 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1495 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1495
# ** Info: ---------- RF CORE ----------
#    Time: 1505 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   x
# RF: core[3] =   4
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1505 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1505 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1505
# ** Info: ---------- RF CORE ----------
#    Time: 1515 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   x
# RF: core[3] =   4
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1515 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1515 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1515
# ** Info: ---------- RF CORE ----------
#    Time: 1525 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   x
# RF: core[3] =   4
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1525 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1525 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1525
# ** Info: ---------- RF CORE ----------
#    Time: 1535 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   x
# RF: core[3] =   4
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1535 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1535 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1535
# ** Info: PC: incrementing ctr:         20
#    Time: 1545 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 1545 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   x
# RF: core[3] =   4
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1545 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1545 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1545
# ** Info: ---------- RF CORE ----------
#    Time: 1555 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   x
# RF: core[3] =   4
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1555 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1555 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Current Opcode: 1111
# ** Info: AC: time=                1565 putting   0 in r0
#    Time: 1565 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 30
# ** Info: AC: values -- r0:   0, r1:  13, r2:   1, r0_valid: 0, r1_valid: 0, r2_valid: 0
#    Time: 1565 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 1565 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   x
# RF: core[3] =   4
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1565 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1565 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1565
# ** Info: ---------- RF CORE ----------
#    Time: 1575 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   x
# RF: core[3] =   4
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1575 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1575 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1575
# ** Info: ---------- RF CORE ----------
#    Time: 1585 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   x
# RF: core[3] =   4
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1585 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1585 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1585
# ** Info: ---------- RF CORE ----------
#    Time: 1595 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   x
# RF: core[3] =   4
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1595 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1595 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1595
# ** Info: PC: incrementing ctr:         21
#    Time: 1605 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 1605 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   x
# RF: core[3] =   4
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1605 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1605 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1605
# ** Info: ---------- RF CORE ----------
#    Time: 1615 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   x
# RF: core[3] =   4
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1615 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1615 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1615
# ** Info: AC: time=                1625 putting   2 in r1
#    Time: 1625 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 34
# ** Info: AC: values -- r0:   0, r1:  13, r2:   1, r0_valid: 1, r1_valid: 0, r2_valid: 0
#    Time: 1625 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 1625 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   x
# RF: core[3] =   4
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1625 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1625 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Current Opcode: 1111
# ** Info: ---------- RF CORE ----------
#    Time: 1635 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   x
# RF: core[3] =   4
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1635 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1635 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1635
# ** Info: ---------- RF CORE ----------
#    Time: 1645 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   x
# RF: core[3] =   4
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1645 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1645 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1645
# ** Info: ---------- RF CORE ----------
#    Time: 1655 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   x
# RF: core[3] =   4
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1655 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1655 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1655
# ** Info: ---------- RF CORE ----------
#    Time: 1665 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   x
# RF: core[3] =   4
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1665 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1665 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1665
# ** Info: ---------- RF CORE ----------
#    Time: 1675 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   x
# RF: core[3] =   4
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1675 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1675 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1675
# ** Info: ---------- RF CORE ----------
#    Time: 1685 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   x
# RF: core[3] =   4
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1685 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1685 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1685
# ** Info: ---------- RF CORE ----------
#    Time: 1695 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   x
# RF: core[3] =   4
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1695 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1695 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1695
# ** Info: PC: incrementing ctr:         22
#    Time: 1705 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 1705 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   x
# RF: core[3] =   4
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1705 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1705 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1705
# ** Info: ---------- RF CORE ----------
#    Time: 1715 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   x
# RF: core[3] =   4
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1715 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1715 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1715
# ** Info: AC: time=                1725 putting   0 in r2
#    Time: 1725 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 38
# ** Info: AC: values -- r0:   0, r1:   2, r2:   1, r0_valid: 1, r1_valid: 1, r2_valid: 0
#    Time: 1725 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 1725 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   x
# RF: core[3] =   4
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1725 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1725 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1725
# ** Info: ---------- RF CORE ----------
#    Time: 1735 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   x
# RF: core[3] =   4
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1735 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1735 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1735
# ** Info: ---------- RF CORE ----------
#    Time: 1745 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   x
# RF: core[3] =   4
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1745 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1745 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1745
# ** Info: ---------- RF CORE ----------
#    Time: 1755 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   x
# RF: core[3] =   4
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1755 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1755 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1755
# ** Info: PC: incrementing ctr:         23
#    Time: 1765 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 1765 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   x
# RF: core[3] =   4
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1765 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1765 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1765
# ** Info: ---------- RF CORE ----------
#    Time: 1775 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   x
# RF: core[3] =   4
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1775 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1775 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Current Opcode: 0111
# ** Info: AC: time=                1785 resetting valid bits
#    Time: 1785 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 43
# ** Info: AC: values -- r0:   0, r1:   2, r2:   0, r0_valid: 1, r1_valid: 1, r2_valid: 1
#    Time: 1785 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 1785 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   x
# RF: core[3] =   4
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1785 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1785 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1785
# ** Info: ---------- RF CORE ----------
#    Time: 1795 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   x
# RF: core[3] =   4
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1795 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1795 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1795
# ** Info: ---------- RF CORE ----------
#    Time: 1805 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   x
# RF: core[3] =   4
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1805 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1805 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1805
# ** Info: ---------- RF CORE ----------
#    Time: 1815 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   x
# RF: core[3] =   4
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1815 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1815 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1815
# ** Info: ---------- RF CORE ----------
#    Time: 1825 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   x
# RF: core[3] =   4
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1825 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1825 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1825
# ** Info: ---------- RF CORE ----------
#    Time: 1835 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   x
# RF: core[3] =   4
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1835 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1835 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1835
# ** Info: ---------- RF CORE ----------
#    Time: 1845 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   x
# RF: core[3] =   4
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1845 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1845 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1845
# ** Info: ---------- RF CORE ----------
#    Time: 1855 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   x
# RF: core[3] =   4
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1855 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1855 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1855
# ** Info: PC: incrementing ctr:         24
#    Time: 1865 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 1865 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   x
# RF: core[3] =   4
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1865 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1865 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1865
# ** Info: ---------- RF CORE ----------
#    Time: 1875 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   x
# RF: core[3] =   4
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1875 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1875 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Current Opcode: 1111
# ** Info: AC: time=                1885 putting  13 in r0
#    Time: 1885 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 30
# ** Info: AC: values -- r0:   0, r1:   2, r2:   0, r0_valid: 0, r1_valid: 0, r2_valid: 0
#    Time: 1885 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 1885 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   x
# RF: core[3] =   4
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1885 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1885 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1885
# ** Info: ---------- RF CORE ----------
#    Time: 1895 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   x
# RF: core[3] =   4
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1895 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1895 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1895
# ** Info: ---------- RF CORE ----------
#    Time: 1905 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   x
# RF: core[3] =   4
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1905 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1905 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1905
# ** Info: ---------- RF CORE ----------
#    Time: 1915 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   x
# RF: core[3] =   4
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1915 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1915 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1915
# ** Info: PC: incrementing ctr:         25
#    Time: 1925 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 1925 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   x
# RF: core[3] =   4
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1925 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1925 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1925
# ** Info: ---------- RF CORE ----------
#    Time: 1935 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   x
# RF: core[3] =   4
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1935 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1935 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1935
# ** Info: AC: time=                1945 putting   1 in r1
#    Time: 1945 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 34
# ** Info: AC: values -- r0:  13, r1:   2, r2:   0, r0_valid: 1, r1_valid: 0, r2_valid: 0
#    Time: 1945 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 1945 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   x
# RF: core[3] =   4
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1945 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1945 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Current Opcode: 1111
# ** Info: ---------- RF CORE ----------
#    Time: 1955 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   x
# RF: core[3] =   4
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1955 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1955 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1955
# ** Info: ---------- RF CORE ----------
#    Time: 1965 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   x
# RF: core[3] =   4
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1965 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1965 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1965
# ** Info: ---------- RF CORE ----------
#    Time: 1975 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   x
# RF: core[3] =   4
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1975 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1975 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1975
# ** Info: ---------- RF CORE ----------
#    Time: 1985 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   x
# RF: core[3] =   4
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1985 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1985 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1985
# ** Info: ---------- RF CORE ----------
#    Time: 1995 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   x
# RF: core[3] =   4
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1995 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1995 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1995
# ** Info: ---------- RF CORE ----------
#    Time: 2005 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   x
# RF: core[3] =   4
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 2005 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 2005 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 2005
# ** Info: ---------- RF CORE ----------
#    Time: 2015 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   x
# RF: core[3] =   4
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 2015 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 2015 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 2015
# ** Info: PC: incrementing ctr:         26
#    Time: 2025 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 2025 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   x
# RF: core[3] =   4
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 2025 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 2025 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 2025
# ** Info: ---------- RF CORE ----------
#    Time: 2035 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   x
# RF: core[3] =   4
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 2035 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 2035 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 2035
# ** Info: AC: time=                2045 resetting valid bits
#    Time: 2045 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 43
# ** Info: AC: values -- r0:  13, r1:   1, r2:   0, r0_valid: 1, r1_valid: 1, r2_valid: 0
#    Time: 2045 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: RF: time=                2045 writing   1 to reg 13
#    Time: 2045 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 25
# ** Info: ---------- RF CORE ----------
#    Time: 2045 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   x
# RF: core[3] =   4
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 2045 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 2045 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 2045
# ** Info: ---------- RF CORE ----------
#    Time: 2055 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   x
# RF: core[3] =   4
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   1
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 2055 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 2055 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 2055
# ** Info: ---------- RF CORE ----------
#    Time: 2065 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   x
# RF: core[3] =   4
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   1
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 2065 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 2065 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 2065
# ** Info: ---------- RF CORE ----------
#    Time: 2075 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   x
# RF: core[3] =   4
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   1
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 2075 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 2075 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 2075
# ** Info: PC: incrementing ctr:         27
#    Time: 2085 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 2085 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   x
# RF: core[3] =   4
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   1
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 2085 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 2085 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 2085
# ** Info: ---------- RF CORE ----------
#    Time: 2095 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   x
# RF: core[3] =   4
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   1
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 2095 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 2095 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# ** Note: $finish    : C:/Users/Max/Documents/GitHub/141architecture/testbenches/top_level_tb.sv(27)
#    Time: 2095 ps  Iteration: 4  Instance: /top_level_tb
# 1
# Break in Module top_level_tb at C:/Users/Max/Documents/GitHub/141architecture/testbenches/top_level_tb.sv line 27
restart -f
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# Current Opcode: 1111
# ** Info: PC: incrementing ctr:          1
#    Time: 5 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: AC: values -- r0:   x, r1:   x, r2:   x, r0_valid: 0, r1_valid: 0, r2_valid: 0
#    Time: 5 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 5 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   x
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 5 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 0 | program_done: 0
#    Time: 5 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                    5
# ** Info: AC: time=                  15 putting   0 in r0
#    Time: 15 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 30
# ** Info: AC: values -- r0:   x, r1:   x, r2:   x, r0_valid: 0, r1_valid: 0, r2_valid: 0
#    Time: 15 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 15 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   x
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 15 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 15 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                   15
# ** Info: AC: time=                  25 putting   0 in r1
#    Time: 25 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 34
# ** Info: AC: values -- r0:   0, r1:   x, r2:   x, r0_valid: 1, r1_valid: 0, r2_valid: 0
#    Time: 25 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 25 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   x
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 25 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 25 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                   25
# ** Info: ---------- RF CORE ----------
#    Time: 35 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   x
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 35 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 35 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                   35
# ** Info: ---------- RF CORE ----------
#    Time: 45 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   x
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 45 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 45 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                   45
# ** Info: ---------- RF CORE ----------
#    Time: 55 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   x
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 55 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 55 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                   55
# ** Info: ---------- RF CORE ----------
#    Time: 65 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   x
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 65 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 65 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                   65
# ** Info: ---------- RF CORE ----------
#    Time: 75 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   x
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 75 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 75 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                   75
# ** Info: ---------- RF CORE ----------
#    Time: 85 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   x
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 85 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 85 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                   85
# ** Info: ---------- RF CORE ----------
#    Time: 95 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   x
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 95 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 95 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                   95
# ** Info: PC: incrementing ctr:          2
#    Time: 105 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 105 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   x
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 105 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 105 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  105
# ** Info: ---------- RF CORE ----------
#    Time: 115 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   x
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 115 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 115 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  115
# ** Info: AC: time=                 125 resetting valid bits
#    Time: 125 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 43
# ** Info: AC: values -- r0:   0, r1:   0, r2:   x, r0_valid: 1, r1_valid: 1, r2_valid: 0
#    Time: 125 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: RF: time=                 125 writing   0 to reg  0
#    Time: 125 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 25
# ** Info: ---------- RF CORE ----------
#    Time: 125 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   x
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 125 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 125 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Current Opcode: 1111
# ** Info: ---------- RF CORE ----------
#    Time: 135 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 135 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 135 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  135
# ** Info: ---------- RF CORE ----------
#    Time: 145 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 145 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 145 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  145
# ** Info: ---------- RF CORE ----------
#    Time: 155 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 155 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 155 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  155
# ** Info: PC: incrementing ctr:          3
#    Time: 165 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 165 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 165 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 165 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  165
# ** Info: ---------- RF CORE ----------
#    Time: 175 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 175 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 175 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  175
# ** Info: AC: time=                 185 putting   2 in r0
#    Time: 185 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 30
# ** Info: AC: values -- r0:   0, r1:   0, r2:   x, r0_valid: 0, r1_valid: 0, r2_valid: 0
#    Time: 185 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 185 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 185 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 185 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  185
# ** Info: ---------- RF CORE ----------
#    Time: 195 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 195 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 195 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  195
# ** Info: ---------- RF CORE ----------
#    Time: 205 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 205 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 205 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  205
# ** Info: ---------- RF CORE ----------
#    Time: 215 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 215 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 215 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  215
# ** Info: ---------- RF CORE ----------
#    Time: 225 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 225 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 225 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  225
# ** Info: ---------- RF CORE ----------
#    Time: 235 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 235 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 235 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  235
# ** Info: ---------- RF CORE ----------
#    Time: 245 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 245 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 245 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  245
# ** Info: ---------- RF CORE ----------
#    Time: 255 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 255 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 255 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  255
# ** Info: PC: incrementing ctr:          4
#    Time: 265 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 265 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 265 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 265 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  265
# ** Info: ---------- RF CORE ----------
#    Time: 275 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 275 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 275 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  275
# ** Info: AC: time=                 285 putting   4 in r1
#    Time: 285 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 34
# ** Info: AC: values -- r0:   2, r1:   0, r2:   x, r0_valid: 1, r1_valid: 0, r2_valid: 0
#    Time: 285 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 285 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 285 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 285 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Current Opcode: 1111
# ** Info: ---------- RF CORE ----------
#    Time: 295 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 295 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 295 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  295
# ** Info: ---------- RF CORE ----------
#    Time: 305 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 305 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 305 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  305
# ** Info: ---------- RF CORE ----------
#    Time: 315 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 315 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 315 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  315
# ** Info: PC: incrementing ctr:          5
#    Time: 325 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 325 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 325 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 325 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  325
# ** Info: ---------- RF CORE ----------
#    Time: 335 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 335 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 335 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  335
# ** Info: AC: time=                 345 resetting valid bits
#    Time: 345 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 43
# ** Info: AC: values -- r0:   2, r1:   4, r2:   x, r0_valid: 1, r1_valid: 1, r2_valid: 0
#    Time: 345 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: RF: time=                 345 writing   4 to reg  2
#    Time: 345 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 25
# ** Info: ---------- RF CORE ----------
#    Time: 345 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 345 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 345 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  345
# ** Info: ---------- RF CORE ----------
#    Time: 355 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 355 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 355 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  355
# ** Info: ---------- RF CORE ----------
#    Time: 365 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 365 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 365 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  365
# ** Info: ---------- RF CORE ----------
#    Time: 375 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 375 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 375 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  375
# ** Info: ---------- RF CORE ----------
#    Time: 385 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 385 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 385 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  385
# ** Info: ---------- RF CORE ----------
#    Time: 395 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 395 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 395 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  395
# ** Info: ---------- RF CORE ----------
#    Time: 405 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 405 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 405 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  405
# ** Info: ---------- RF CORE ----------
#    Time: 415 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 415 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 415 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  415
# ** Info: PC: incrementing ctr:          6
#    Time: 425 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 425 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 425 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 425 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  425
# ** Info: ---------- RF CORE ----------
#    Time: 435 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 435 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 435 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  435
# ** Info: AC: time=                 445 putting   1 in r0
#    Time: 445 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 30
# ** Info: AC: values -- r0:   2, r1:   4, r2:   x, r0_valid: 0, r1_valid: 0, r2_valid: 0
#    Time: 445 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 445 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 445 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 445 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  445
# ** Info: ---------- RF CORE ----------
#    Time: 455 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 455 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 455 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  455
# ** Info: ---------- RF CORE ----------
#    Time: 465 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 465 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 465 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  465
# ** Info: ---------- RF CORE ----------
#    Time: 475 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 475 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 475 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  475
# ** Info: PC: incrementing ctr:          7
#    Time: 485 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 485 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 485 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 485 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  485
# ** Info: ---------- RF CORE ----------
#    Time: 495 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 495 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 495 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  495
# ** Info: AC: time=                 505 putting   1 in r1
#    Time: 505 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 34
# ** Info: AC: values -- r0:   1, r1:   4, r2:   x, r0_valid: 1, r1_valid: 0, r2_valid: 0
#    Time: 505 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 505 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 505 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 505 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  505
# ** Info: ---------- RF CORE ----------
#    Time: 515 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 515 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 515 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  515
# ** Info: ---------- RF CORE ----------
#    Time: 525 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 525 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 525 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  525
# ** Info: ---------- RF CORE ----------
#    Time: 535 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 535 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 535 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  535
# ** Info: ---------- RF CORE ----------
#    Time: 545 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 545 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 545 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  545
# ** Info: ---------- RF CORE ----------
#    Time: 555 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 555 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 555 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  555
# ** Info: ---------- RF CORE ----------
#    Time: 565 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 565 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 565 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  565
# ** Info: ---------- RF CORE ----------
#    Time: 575 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 575 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 575 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  575
# ** Info: PC: incrementing ctr:          8
#    Time: 585 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 585 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 585 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 585 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  585
# ** Info: ---------- RF CORE ----------
#    Time: 595 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 595 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 595 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  595
# ** Info: AC: time=                 605 resetting valid bits
#    Time: 605 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 43
# ** Info: AC: values -- r0:   1, r1:   1, r2:   x, r0_valid: 1, r1_valid: 1, r2_valid: 0
#    Time: 605 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: RF: time=                 605 writing   1 to reg  1
#    Time: 605 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 25
# ** Info: ---------- RF CORE ----------
#    Time: 605 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 605 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 605 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Current Opcode: 1111
# ** Info: ---------- RF CORE ----------
#    Time: 615 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 615 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 615 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  615
# ** Info: ---------- RF CORE ----------
#    Time: 625 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 625 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 625 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  625
# ** Info: ---------- RF CORE ----------
#    Time: 635 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 635 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 635 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  635
# ** Info: PC: incrementing ctr:          9
#    Time: 645 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 645 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 645 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 645 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  645
# ** Info: ---------- RF CORE ----------
#    Time: 655 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 655 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 655 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  655
# ** Info: AC: time=                 665 putting  14 in r0
#    Time: 665 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 30
# ** Info: AC: values -- r0:   1, r1:   1, r2:   x, r0_valid: 0, r1_valid: 0, r2_valid: 0
#    Time: 665 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 665 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 665 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 665 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  665
# ** Info: ---------- RF CORE ----------
#    Time: 675 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 675 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 675 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  675
# ** Info: ---------- RF CORE ----------
#    Time: 685 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 685 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 685 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  685
# ** Info: ---------- RF CORE ----------
#    Time: 695 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 695 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 695 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  695
# ** Info: ---------- RF CORE ----------
#    Time: 705 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 705 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 705 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  705
# ** Info: ---------- RF CORE ----------
#    Time: 715 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 715 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 715 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  715
# ** Info: ---------- RF CORE ----------
#    Time: 725 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 725 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 725 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  725
# ** Info: ---------- RF CORE ----------
#    Time: 735 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 735 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 735 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  735
# ** Info: PC: incrementing ctr:         10
#    Time: 745 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 745 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 745 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 745 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  745
# ** Info: ---------- RF CORE ----------
#    Time: 755 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 755 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 755 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  755
# ** Info: AC: time=                 765 putting   0 in r1
#    Time: 765 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 34
# ** Info: AC: values -- r0:  14, r1:   1, r2:   x, r0_valid: 1, r1_valid: 0, r2_valid: 0
#    Time: 765 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 765 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 765 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 765 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Current Opcode: 1111
# ** Info: ---------- RF CORE ----------
#    Time: 775 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 775 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 775 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  775
# ** Info: ---------- RF CORE ----------
#    Time: 785 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 785 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 785 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  785
# ** Info: ---------- RF CORE ----------
#    Time: 795 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 795 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 795 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  795
# ** Info: PC: incrementing ctr:         11
#    Time: 805 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 805 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 805 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 805 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  805
# ** Info: ---------- RF CORE ----------
#    Time: 815 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 815 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 815 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  815
# ** Info: AC: time=                 825 resetting valid bits
#    Time: 825 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 43
# ** Info: AC: values -- r0:  14, r1:   0, r2:   x, r0_valid: 1, r1_valid: 1, r2_valid: 0
#    Time: 825 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: RF: time=                 825 writing   0 to reg 14
#    Time: 825 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 25
# ** Info: ---------- RF CORE ----------
#    Time: 825 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 825 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 825 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  825
# ** Info: ---------- RF CORE ----------
#    Time: 835 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   0
# RF: core[15] =   x
# ** Info: Time: 835 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 835 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  835
# ** Info: ---------- RF CORE ----------
#    Time: 845 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   0
# RF: core[15] =   x
# ** Info: Time: 845 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 845 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  845
# ** Info: ---------- RF CORE ----------
#    Time: 855 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   0
# RF: core[15] =   x
# ** Info: Time: 855 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 855 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  855
# ** Info: ---------- RF CORE ----------
#    Time: 865 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   0
# RF: core[15] =   x
# ** Info: Time: 865 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 865 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  865
# ** Info: ---------- RF CORE ----------
#    Time: 875 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   0
# RF: core[15] =   x
# ** Info: Time: 875 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 875 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  875
# ** Info: ---------- RF CORE ----------
#    Time: 885 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   0
# RF: core[15] =   x
# ** Info: Time: 885 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 885 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  885
# ** Info: ---------- RF CORE ----------
#    Time: 895 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   0
# RF: core[15] =   x
# ** Info: Time: 895 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 895 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  895
# ** Info: PC: incrementing ctr:         12
#    Time: 905 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 905 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   0
# RF: core[15] =   x
# ** Info: Time: 905 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 905 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  905
# ** Info: ---------- RF CORE ----------
#    Time: 915 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   0
# RF: core[15] =   x
# ** Info: Time: 915 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 915 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  915
# ** Info: AC: time=                 925 putting  13 in r0
#    Time: 925 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 30
# ** Info: AC: values -- r0:  14, r1:   0, r2:   x, r0_valid: 0, r1_valid: 0, r2_valid: 0
#    Time: 925 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 925 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   0
# RF: core[15] =   x
# ** Info: Time: 925 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 925 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  925
# ** Info: ---------- RF CORE ----------
#    Time: 935 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   0
# RF: core[15] =   x
# ** Info: Time: 935 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 935 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  935
# ** Info: ---------- RF CORE ----------
#    Time: 945 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   0
# RF: core[15] =   x
# ** Info: Time: 945 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 945 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  945
# ** Info: ---------- RF CORE ----------
#    Time: 955 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   0
# RF: core[15] =   x
# ** Info: Time: 955 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 955 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  955
# ** Info: PC: incrementing ctr:         13
#    Time: 965 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 965 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   0
# RF: core[15] =   x
# ** Info: Time: 965 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 965 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  965
# ** Info: ---------- RF CORE ----------
#    Time: 975 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   0
# RF: core[15] =   x
# ** Info: Time: 975 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 975 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  975
# ** Info: AC: time=                 985 putting   0 in r1
#    Time: 985 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 34
# ** Info: AC: values -- r0:  13, r1:   0, r2:   x, r0_valid: 1, r1_valid: 0, r2_valid: 0
#    Time: 985 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 985 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   0
# RF: core[15] =   x
# ** Info: Time: 985 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 985 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  985
# ** Info: ---------- RF CORE ----------
#    Time: 995 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   0
# RF: core[15] =   x
# ** Info: Time: 995 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 995 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  995
# ** Info: ---------- RF CORE ----------
#    Time: 1005 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   0
# RF: core[15] =   x
# ** Info: Time: 1005 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1005 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1005
# ** Info: ---------- RF CORE ----------
#    Time: 1015 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   0
# RF: core[15] =   x
# ** Info: Time: 1015 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1015 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1015
# ** Info: ---------- RF CORE ----------
#    Time: 1025 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   0
# RF: core[15] =   x
# ** Info: Time: 1025 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1025 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1025
# ** Info: ---------- RF CORE ----------
#    Time: 1035 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   0
# RF: core[15] =   x
# ** Info: Time: 1035 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1035 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1035
# ** Info: ---------- RF CORE ----------
#    Time: 1045 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   0
# RF: core[15] =   x
# ** Info: Time: 1045 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1045 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1045
# ** Info: ---------- RF CORE ----------
#    Time: 1055 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   0
# RF: core[15] =   x
# ** Info: Time: 1055 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1055 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1055
# ** Info: PC: incrementing ctr:         14
#    Time: 1065 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 1065 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   0
# RF: core[15] =   x
# ** Info: Time: 1065 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1065 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1065
# ** Info: ---------- RF CORE ----------
#    Time: 1075 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   0
# RF: core[15] =   x
# ** Info: Time: 1075 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1075 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1075
# ** Info: AC: time=                1085 putting  14 in r2
#    Time: 1085 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 38
# ** Info: AC: values -- r0:  13, r1:   0, r2:   x, r0_valid: 1, r1_valid: 1, r2_valid: 0
#    Time: 1085 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 1085 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   0
# RF: core[15] =   x
# ** Info: Time: 1085 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1085 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Current Opcode: 1111
# ** Info: ---------- RF CORE ----------
#    Time: 1095 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   0
# RF: core[15] =   x
# ** Info: Time: 1095 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1095 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1095
# ** Info: ---------- RF CORE ----------
#    Time: 1105 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   0
# RF: core[15] =   x
# ** Info: Time: 1105 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1105 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1105
# ** Info: ---------- RF CORE ----------
#    Time: 1115 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   0
# RF: core[15] =   x
# ** Info: Time: 1115 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1115 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1115
# ** Info: PC: incrementing ctr:         15
#    Time: 1125 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 1125 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   0
# RF: core[15] =   x
# ** Info: Time: 1125 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1125 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1125
# ** Info: ---------- RF CORE ----------
#    Time: 1135 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   0
# RF: core[15] =   x
# ** Info: Time: 1135 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1135 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Current Opcode: 0101
# ** Info: AC: time=                1145 resetting valid bits
#    Time: 1145 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 43
# ** Info: AC: values -- r0:  13, r1:   0, r2:  14, r0_valid: 1, r1_valid: 1, r2_valid: 1
#    Time: 1145 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: RF: time=                1145 writing   0 to reg 13
#    Time: 1145 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 25
# ** Info: ---------- RF CORE ----------
#    Time: 1145 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1145 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1145 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1145
# ** Info: ---------- RF CORE ----------
#    Time: 1155 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1155 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1155 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1155
# ** Info: ---------- RF CORE ----------
#    Time: 1165 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1165 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1165 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1165
# ** Info: ---------- RF CORE ----------
#    Time: 1175 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1175 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1175 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1175
# ** Info: ---------- RF CORE ----------
#    Time: 1185 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1185 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1185 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1185
# ** Info: ---------- RF CORE ----------
#    Time: 1195 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1195 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1195 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1195
# ** Info: ---------- RF CORE ----------
#    Time: 1205 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1205 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1205 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1205
# ** Info: ---------- RF CORE ----------
#    Time: 1215 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1215 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1215 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1215
# ** Info: PC: incrementing ctr:         16
#    Time: 1225 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 1225 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1225 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1225 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1225
# ** Info: ---------- RF CORE ----------
#    Time: 1235 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1235 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1235 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Current Opcode: 1111
# ** Info: AC: time=                1245 putting   0 in r0
#    Time: 1245 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 30
# ** Info: AC: values -- r0:  13, r1:   0, r2:  14, r0_valid: 0, r1_valid: 0, r2_valid: 0
#    Time: 1245 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 1245 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1245 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1245 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1245
# ** Info: ---------- RF CORE ----------
#    Time: 1255 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1255 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1255 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1255
# ** Info: ---------- RF CORE ----------
#    Time: 1265 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1265 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1265 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1265
# ** Info: ---------- RF CORE ----------
#    Time: 1275 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1275 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1275 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1275
# ** Info: PC: incrementing ctr:         17
#    Time: 1285 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 1285 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1285 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1285 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1285
# ** Info: ---------- RF CORE ----------
#    Time: 1295 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1295 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1295 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1295
# ** Info: AC: time=                1305 putting  13 in r1
#    Time: 1305 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 34
# ** Info: AC: values -- r0:   0, r1:   0, r2:  14, r0_valid: 1, r1_valid: 0, r2_valid: 0
#    Time: 1305 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 1305 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1305 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1305 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1305
# ** Info: ---------- RF CORE ----------
#    Time: 1315 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1315 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1315 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1315
# ** Info: ---------- RF CORE ----------
#    Time: 1325 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1325 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1325 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1325
# ** Info: ---------- RF CORE ----------
#    Time: 1335 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1335 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1335 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1335
# ** Info: ---------- RF CORE ----------
#    Time: 1345 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1345 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1345 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1345
# ** Info: ---------- RF CORE ----------
#    Time: 1355 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1355 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1355 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1355
# ** Info: ---------- RF CORE ----------
#    Time: 1365 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1365 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1365 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1365
# ** Info: ---------- RF CORE ----------
#    Time: 1375 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1375 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1375 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1375
# ** Info: PC: incrementing ctr:         18
#    Time: 1385 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 1385 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1385 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1385 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1385
# ** Info: ---------- RF CORE ----------
#    Time: 1395 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1395 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1395 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1395
# ** Info: AC: time=                1405 putting   1 in r2
#    Time: 1405 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 38
# ** Info: AC: values -- r0:   0, r1:  13, r2:  14, r0_valid: 1, r1_valid: 1, r2_valid: 0
#    Time: 1405 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 1405 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1405 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1405 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Current Opcode: 1111
# ** Info: ---------- RF CORE ----------
#    Time: 1415 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1415 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1415 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1415
# ** Info: ---------- RF CORE ----------
#    Time: 1425 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1425 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1425 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1425
# ** Info: ---------- RF CORE ----------
#    Time: 1435 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1435 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1435 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1435
# ** Info: PC: incrementing ctr:         19
#    Time: 1445 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 1445 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1445 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1445 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1445
# ** Info: ---------- RF CORE ----------
#    Time: 1455 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1455 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1455 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Current Opcode: 0101
# ** Info: AC: time=                1465 resetting valid bits
#    Time: 1465 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 43
# ** Info: AC: values -- r0:   0, r1:  13, r2:   1, r0_valid: 1, r1_valid: 1, r2_valid: 1
#    Time: 1465 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: RF: time=                1465 writing   1 to reg  0
#    Time: 1465 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 25
# ** Info: ---------- RF CORE ----------
#    Time: 1465 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1465 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1465 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1465
# ** Info: ---------- RF CORE ----------
#    Time: 1475 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1475 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1475 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1475
# ** Info: ---------- RF CORE ----------
#    Time: 1485 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1485 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1485 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1485
# ** Info: ---------- RF CORE ----------
#    Time: 1495 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1495 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1495 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1495
# ** Info: ---------- RF CORE ----------
#    Time: 1505 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1505 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1505 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1505
# ** Info: ---------- RF CORE ----------
#    Time: 1515 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1515 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1515 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1515
# ** Info: ---------- RF CORE ----------
#    Time: 1525 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1525 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1525 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1525
# ** Info: ---------- RF CORE ----------
#    Time: 1535 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1535 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1535 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1535
# ** Info: PC: incrementing ctr:         20
#    Time: 1545 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 1545 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1545 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1545 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1545
# ** Info: ---------- RF CORE ----------
#    Time: 1555 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1555 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1555 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Current Opcode: 1111
# ** Info: AC: time=                1565 putting   0 in r0
#    Time: 1565 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 30
# ** Info: AC: values -- r0:   0, r1:  13, r2:   1, r0_valid: 0, r1_valid: 0, r2_valid: 0
#    Time: 1565 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 1565 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1565 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1565 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1565
# ** Info: ---------- RF CORE ----------
#    Time: 1575 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1575 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1575 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1575
# ** Info: ---------- RF CORE ----------
#    Time: 1585 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1585 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1585 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1585
# ** Info: ---------- RF CORE ----------
#    Time: 1595 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1595 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1595 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1595
# ** Info: PC: incrementing ctr:         21
#    Time: 1605 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 1605 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1605 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1605 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1605
# ** Info: ---------- RF CORE ----------
#    Time: 1615 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1615 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1615 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1615
# ** Info: AC: time=                1625 putting   2 in r1
#    Time: 1625 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 34
# ** Info: AC: values -- r0:   0, r1:  13, r2:   1, r0_valid: 1, r1_valid: 0, r2_valid: 0
#    Time: 1625 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 1625 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1625 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1625 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Current Opcode: 1111
# ** Info: ---------- RF CORE ----------
#    Time: 1635 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1635 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1635 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1635
# ** Info: ---------- RF CORE ----------
#    Time: 1645 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1645 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1645 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1645
# ** Info: ---------- RF CORE ----------
#    Time: 1655 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1655 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1655 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1655
# ** Info: ---------- RF CORE ----------
#    Time: 1665 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1665 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1665 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1665
# ** Info: ---------- RF CORE ----------
#    Time: 1675 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1675 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1675 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1675
# ** Info: ---------- RF CORE ----------
#    Time: 1685 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1685 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1685 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1685
# ** Info: ---------- RF CORE ----------
#    Time: 1695 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1695 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1695 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1695
# ** Info: PC: incrementing ctr:         22
#    Time: 1705 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 1705 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1705 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1705 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1705
# ** Info: ---------- RF CORE ----------
#    Time: 1715 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1715 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1715 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1715
# ** Info: AC: time=                1725 putting   0 in r2
#    Time: 1725 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 38
# ** Info: AC: values -- r0:   0, r1:   2, r2:   1, r0_valid: 1, r1_valid: 1, r2_valid: 0
#    Time: 1725 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 1725 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1725 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1725 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1725
# ** Info: ---------- RF CORE ----------
#    Time: 1735 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1735 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1735 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1735
# ** Info: ---------- RF CORE ----------
#    Time: 1745 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1745 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1745 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1745
# ** Info: ---------- RF CORE ----------
#    Time: 1755 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1755 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1755 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1755
# ** Info: PC: incrementing ctr:         23
#    Time: 1765 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 1765 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1765 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1765 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1765
# ** Info: ---------- RF CORE ----------
#    Time: 1775 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1775 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1775 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Current Opcode: 0111
# ** Info: AC: time=                1785 resetting valid bits
#    Time: 1785 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 43
# ** Info: AC: values -- r0:   0, r1:   2, r2:   0, r0_valid: 1, r1_valid: 1, r2_valid: 1
#    Time: 1785 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 1785 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1785 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1785 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1785
# ** Info: ---------- RF CORE ----------
#    Time: 1795 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1795 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1795 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1795
# ** Info: ---------- RF CORE ----------
#    Time: 1805 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1805 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1805 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1805
# ** Info: ---------- RF CORE ----------
#    Time: 1815 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1815 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1815 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1815
# ** Info: ---------- RF CORE ----------
#    Time: 1825 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1825 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1825 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1825
# ** Info: ---------- RF CORE ----------
#    Time: 1835 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1835 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1835 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1835
# ** Info: ---------- RF CORE ----------
#    Time: 1845 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1845 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1845 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1845
# ** Info: ---------- RF CORE ----------
#    Time: 1855 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1855 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1855 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1855
# ** Info: PC: incrementing ctr:         24
#    Time: 1865 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 1865 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1865 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1865 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1865
# ** Info: ---------- RF CORE ----------
#    Time: 1875 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1875 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1875 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Current Opcode: 1111
# ** Info: AC: time=                1885 putting  13 in r0
#    Time: 1885 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 30
# ** Info: AC: values -- r0:   0, r1:   2, r2:   0, r0_valid: 0, r1_valid: 0, r2_valid: 0
#    Time: 1885 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 1885 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1885 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1885 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1885
# ** Info: ---------- RF CORE ----------
#    Time: 1895 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1895 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1895 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1895
# ** Info: ---------- RF CORE ----------
#    Time: 1905 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1905 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1905 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1905
# ** Info: ---------- RF CORE ----------
#    Time: 1915 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1915 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1915 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1915
# ** Info: PC: incrementing ctr:         25
#    Time: 1925 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 1925 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1925 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1925 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1925
# ** Info: ---------- RF CORE ----------
#    Time: 1935 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1935 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1935 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1935
# ** Info: AC: time=                1945 putting   1 in r1
#    Time: 1945 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 34
# ** Info: AC: values -- r0:  13, r1:   2, r2:   0, r0_valid: 1, r1_valid: 0, r2_valid: 0
#    Time: 1945 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 1945 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1945 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1945 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Current Opcode: 1111
# ** Info: ---------- RF CORE ----------
#    Time: 1955 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1955 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1955 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1955
# ** Info: ---------- RF CORE ----------
#    Time: 1965 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1965 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1965 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1965
# ** Info: ---------- RF CORE ----------
#    Time: 1975 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1975 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1975 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1975
# ** Info: ---------- RF CORE ----------
#    Time: 1985 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1985 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1985 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1985
# ** Info: ---------- RF CORE ----------
#    Time: 1995 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1995 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1995 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1995
# ** Info: ---------- RF CORE ----------
#    Time: 2005 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 2005 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 2005 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 2005
# ** Info: ---------- RF CORE ----------
#    Time: 2015 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 2015 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 2015 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 2015
# ** Info: PC: incrementing ctr:         26
#    Time: 2025 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 2025 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 2025 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 2025 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 2025
# ** Info: ---------- RF CORE ----------
#    Time: 2035 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 2035 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 2035 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 2035
# ** Info: AC: time=                2045 resetting valid bits
#    Time: 2045 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 43
# ** Info: AC: values -- r0:  13, r1:   1, r2:   0, r0_valid: 1, r1_valid: 1, r2_valid: 0
#    Time: 2045 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: RF: time=                2045 writing   1 to reg 13
#    Time: 2045 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 25
# ** Info: ---------- RF CORE ----------
#    Time: 2045 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 2045 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 2045 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 2045
# ** Info: ---------- RF CORE ----------
#    Time: 2055 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   1
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 2055 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 2055 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 2055
# ** Info: ---------- RF CORE ----------
#    Time: 2065 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   1
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 2065 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 2065 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 2065
# ** Info: ---------- RF CORE ----------
#    Time: 2075 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   1
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 2075 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 2075 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 2075
# ** Info: PC: incrementing ctr:         27
#    Time: 2085 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 2085 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   1
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 2085 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 2085 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 2085
# ** Info: ---------- RF CORE ----------
#    Time: 2095 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   1
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 2095 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 2095 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# ** Note: $finish    : C:/Users/Max/Documents/GitHub/141architecture/testbenches/top_level_tb.sv(27)
#    Time: 2095 ps  Iteration: 4  Instance: /top_level_tb
# 1
# Break in Module top_level_tb at C:/Users/Max/Documents/GitHub/141architecture/testbenches/top_level_tb.sv line 27
quit -sim
# End time: 17:11:44 on Jun 10,2024, Elapsed time: 0:01:16
# Errors: 0, Warnings: 1
# Compile of accumulator.sv was successful.
# Compile of alu.sv was successful.
# Compile of control.sv was successful.
# Compile of dat_mem.sv was successful.
# Compile of instr_ROM.sv was successful.
# Compile of PC.sv was successful.
# Compile of PC_LUT.sv was successful.
# Compile of reg_file.sv was successful.
# Compile of top_level.sv was successful.
# Compile of alu_tb.sv was successful.
# Compile of dat_mem_tb.sv was successful.
# Compile of top_level_tb.sv was successful.
# 12 compiles, 0 failed with no errors.
vsim -gui work.top_level_tb work.top_level work.reg_file work.PC_LUT work.PC work.instr_ROM work.dat_mem work.control work.alu work.Accumulator
# vsim -gui work.top_level_tb work.top_level work.reg_file work.PC_LUT work.PC work.instr_ROM work.dat_mem work.control work.alu work.Accumulator 
# Start time: 17:12:01 on Jun 10,2024
# Loading sv_std.std
# Loading work.top_level_tb
# Loading work.top_level
# Loading work.PC
# Loading work.PC_LUT
# Loading work.Accumulator
# Loading work.control
# Loading work.instr_ROM
# Loading work.alu
# Loading work.reg_file
# Loading work.dat_mem
run -all
# Current Opcode: 1111
# ** Info: PC: incrementing ctr:          1
#    Time: 5 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: AC: values -- r0:   x, r1:   x, r2:   x, r0_valid: 0, r1_valid: 0, r2_valid: 0
#    Time: 5 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 5 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   x
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 5 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 0 | program_done: 0
#    Time: 5 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                    5
# ** Info: AC: time=                  15 putting   0 in r0
#    Time: 15 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 30
# ** Info: AC: values -- r0:   x, r1:   x, r2:   x, r0_valid: 0, r1_valid: 0, r2_valid: 0
#    Time: 15 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 15 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   x
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 15 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 15 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                   15
# ** Info: AC: time=                  25 putting   0 in r1
#    Time: 25 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 34
# ** Info: AC: values -- r0:   0, r1:   x, r2:   x, r0_valid: 1, r1_valid: 0, r2_valid: 0
#    Time: 25 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 25 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   x
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 25 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 25 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                   25
# ** Info: ---------- RF CORE ----------
#    Time: 35 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   x
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 35 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 35 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                   35
# ** Info: ---------- RF CORE ----------
#    Time: 45 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   x
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 45 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 45 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                   45
# ** Info: ---------- RF CORE ----------
#    Time: 55 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   x
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 55 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 55 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                   55
# ** Info: ---------- RF CORE ----------
#    Time: 65 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   x
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 65 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 65 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                   65
# ** Info: ---------- RF CORE ----------
#    Time: 75 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   x
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 75 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 75 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                   75
# ** Info: ---------- RF CORE ----------
#    Time: 85 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   x
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 85 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 85 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                   85
# ** Info: ---------- RF CORE ----------
#    Time: 95 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   x
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 95 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 95 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                   95
# ** Info: PC: incrementing ctr:          2
#    Time: 105 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 105 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   x
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 105 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 105 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  105
# ** Info: ---------- RF CORE ----------
#    Time: 115 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   x
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 115 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 115 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  115
# ** Info: AC: time=                 125 resetting valid bits
#    Time: 125 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 43
# ** Info: AC: values -- r0:   0, r1:   0, r2:   x, r0_valid: 1, r1_valid: 1, r2_valid: 0
#    Time: 125 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: RF: time=                 125 writing   0 to reg  0
#    Time: 125 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 25
# ** Info: ---------- RF CORE ----------
#    Time: 125 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   x
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 125 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 125 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Current Opcode: 1111
# ** Info: ---------- RF CORE ----------
#    Time: 135 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 135 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 135 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  135
# ** Info: ---------- RF CORE ----------
#    Time: 145 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 145 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 145 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  145
# ** Info: ---------- RF CORE ----------
#    Time: 155 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 155 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 155 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  155
# ** Info: PC: incrementing ctr:          3
#    Time: 165 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 165 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 165 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 165 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  165
# ** Info: ---------- RF CORE ----------
#    Time: 175 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 175 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 175 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  175
# ** Info: AC: time=                 185 putting   2 in r0
#    Time: 185 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 30
# ** Info: AC: values -- r0:   0, r1:   0, r2:   x, r0_valid: 0, r1_valid: 0, r2_valid: 0
#    Time: 185 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 185 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 185 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 185 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  185
# ** Info: ---------- RF CORE ----------
#    Time: 195 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 195 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 195 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  195
# ** Info: ---------- RF CORE ----------
#    Time: 205 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 205 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 205 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  205
# ** Info: ---------- RF CORE ----------
#    Time: 215 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 215 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 215 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  215
# ** Info: ---------- RF CORE ----------
#    Time: 225 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 225 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 225 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  225
# ** Info: ---------- RF CORE ----------
#    Time: 235 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 235 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 235 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  235
# ** Info: ---------- RF CORE ----------
#    Time: 245 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 245 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 245 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  245
# ** Info: ---------- RF CORE ----------
#    Time: 255 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 255 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 255 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  255
# ** Info: PC: incrementing ctr:          4
#    Time: 265 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 265 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 265 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 265 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  265
# ** Info: ---------- RF CORE ----------
#    Time: 275 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 275 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 275 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  275
# ** Info: AC: time=                 285 putting   4 in r1
#    Time: 285 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 34
# ** Info: AC: values -- r0:   2, r1:   0, r2:   x, r0_valid: 1, r1_valid: 0, r2_valid: 0
#    Time: 285 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 285 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 285 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 285 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Current Opcode: 1111
# ** Info: ---------- RF CORE ----------
#    Time: 295 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 295 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 295 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  295
# ** Info: ---------- RF CORE ----------
#    Time: 305 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 305 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 305 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  305
# ** Info: ---------- RF CORE ----------
#    Time: 315 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 315 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 315 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  315
# ** Info: PC: incrementing ctr:          5
#    Time: 325 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 325 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 325 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 325 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  325
# ** Info: ---------- RF CORE ----------
#    Time: 335 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 335 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 335 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  335
# ** Info: AC: time=                 345 resetting valid bits
#    Time: 345 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 43
# ** Info: AC: values -- r0:   2, r1:   4, r2:   x, r0_valid: 1, r1_valid: 1, r2_valid: 0
#    Time: 345 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: RF: time=                 345 writing   4 to reg  2
#    Time: 345 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 25
# ** Info: ---------- RF CORE ----------
#    Time: 345 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   x
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 345 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 345 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  345
# ** Info: ---------- RF CORE ----------
#    Time: 355 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 355 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 355 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  355
# ** Info: ---------- RF CORE ----------
#    Time: 365 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 365 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 365 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  365
# ** Info: ---------- RF CORE ----------
#    Time: 375 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 375 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 375 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  375
# ** Info: ---------- RF CORE ----------
#    Time: 385 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 385 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 385 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  385
# ** Info: ---------- RF CORE ----------
#    Time: 395 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 395 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 395 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  395
# ** Info: ---------- RF CORE ----------
#    Time: 405 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 405 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 405 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  405
# ** Info: ---------- RF CORE ----------
#    Time: 415 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 415 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 415 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  415
# ** Info: PC: incrementing ctr:          6
#    Time: 425 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 425 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 425 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 425 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  425
# ** Info: ---------- RF CORE ----------
#    Time: 435 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 435 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 435 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  435
# ** Info: AC: time=                 445 putting   1 in r0
#    Time: 445 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 30
# ** Info: AC: values -- r0:   2, r1:   4, r2:   x, r0_valid: 0, r1_valid: 0, r2_valid: 0
#    Time: 445 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 445 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 445 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 445 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  445
# ** Info: ---------- RF CORE ----------
#    Time: 455 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 455 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 455 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  455
# ** Info: ---------- RF CORE ----------
#    Time: 465 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 465 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 465 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  465
# ** Info: ---------- RF CORE ----------
#    Time: 475 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 475 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 475 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  475
# ** Info: PC: incrementing ctr:          7
#    Time: 485 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 485 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 485 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 485 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  485
# ** Info: ---------- RF CORE ----------
#    Time: 495 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 495 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 495 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  495
# ** Info: AC: time=                 505 putting   1 in r1
#    Time: 505 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 34
# ** Info: AC: values -- r0:   1, r1:   4, r2:   x, r0_valid: 1, r1_valid: 0, r2_valid: 0
#    Time: 505 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 505 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 505 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 505 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  505
# ** Info: ---------- RF CORE ----------
#    Time: 515 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 515 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 515 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  515
# ** Info: ---------- RF CORE ----------
#    Time: 525 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 525 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 525 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  525
# ** Info: ---------- RF CORE ----------
#    Time: 535 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 535 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 535 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  535
# ** Info: ---------- RF CORE ----------
#    Time: 545 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 545 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 545 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  545
# ** Info: ---------- RF CORE ----------
#    Time: 555 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 555 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 555 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  555
# ** Info: ---------- RF CORE ----------
#    Time: 565 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 565 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 565 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  565
# ** Info: ---------- RF CORE ----------
#    Time: 575 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 575 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 575 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  575
# ** Info: PC: incrementing ctr:          8
#    Time: 585 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 585 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 585 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 585 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  585
# ** Info: ---------- RF CORE ----------
#    Time: 595 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 595 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 595 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  595
# ** Info: AC: time=                 605 resetting valid bits
#    Time: 605 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 43
# ** Info: AC: values -- r0:   1, r1:   1, r2:   x, r0_valid: 1, r1_valid: 1, r2_valid: 0
#    Time: 605 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: RF: time=                 605 writing   1 to reg  1
#    Time: 605 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 25
# ** Info: ---------- RF CORE ----------
#    Time: 605 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   x
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 605 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 605 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Current Opcode: 1111
# ** Info: ---------- RF CORE ----------
#    Time: 615 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 615 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 615 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  615
# ** Info: ---------- RF CORE ----------
#    Time: 625 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 625 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 625 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  625
# ** Info: ---------- RF CORE ----------
#    Time: 635 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 635 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 635 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  635
# ** Info: PC: incrementing ctr:          9
#    Time: 645 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 645 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 645 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 645 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  645
# ** Info: ---------- RF CORE ----------
#    Time: 655 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 655 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 655 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  655
# ** Info: AC: time=                 665 putting  14 in r0
#    Time: 665 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 30
# ** Info: AC: values -- r0:   1, r1:   1, r2:   x, r0_valid: 0, r1_valid: 0, r2_valid: 0
#    Time: 665 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 665 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 665 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 665 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  665
# ** Info: ---------- RF CORE ----------
#    Time: 675 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 675 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 675 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  675
# ** Info: ---------- RF CORE ----------
#    Time: 685 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 685 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 685 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  685
# ** Info: ---------- RF CORE ----------
#    Time: 695 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 695 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 695 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  695
# ** Info: ---------- RF CORE ----------
#    Time: 705 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 705 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 705 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  705
# ** Info: ---------- RF CORE ----------
#    Time: 715 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 715 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 715 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  715
# ** Info: ---------- RF CORE ----------
#    Time: 725 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 725 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 725 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  725
# ** Info: ---------- RF CORE ----------
#    Time: 735 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 735 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 735 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  735
# ** Info: PC: incrementing ctr:         10
#    Time: 745 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 745 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 745 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 745 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  745
# ** Info: ---------- RF CORE ----------
#    Time: 755 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 755 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 755 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  755
# ** Info: AC: time=                 765 putting   0 in r1
#    Time: 765 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 34
# ** Info: AC: values -- r0:  14, r1:   1, r2:   x, r0_valid: 1, r1_valid: 0, r2_valid: 0
#    Time: 765 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 765 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 765 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 765 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Current Opcode: 1111
# ** Info: ---------- RF CORE ----------
#    Time: 775 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 775 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 775 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  775
# ** Info: ---------- RF CORE ----------
#    Time: 785 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 785 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 785 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  785
# ** Info: ---------- RF CORE ----------
#    Time: 795 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 795 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 795 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  795
# ** Info: PC: incrementing ctr:         11
#    Time: 805 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 805 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 805 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 805 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  805
# ** Info: ---------- RF CORE ----------
#    Time: 815 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 815 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 815 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  815
# ** Info: AC: time=                 825 resetting valid bits
#    Time: 825 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 43
# ** Info: AC: values -- r0:  14, r1:   0, r2:   x, r0_valid: 1, r1_valid: 1, r2_valid: 0
#    Time: 825 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: RF: time=                 825 writing   0 to reg 14
#    Time: 825 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 25
# ** Info: ---------- RF CORE ----------
#    Time: 825 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   x
# RF: core[15] =   x
# ** Info: Time: 825 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 825 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  825
# ** Info: ---------- RF CORE ----------
#    Time: 835 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   0
# RF: core[15] =   x
# ** Info: Time: 835 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 835 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  835
# ** Info: ---------- RF CORE ----------
#    Time: 845 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   0
# RF: core[15] =   x
# ** Info: Time: 845 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 845 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  845
# ** Info: ---------- RF CORE ----------
#    Time: 855 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   0
# RF: core[15] =   x
# ** Info: Time: 855 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 855 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  855
# ** Info: ---------- RF CORE ----------
#    Time: 865 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   0
# RF: core[15] =   x
# ** Info: Time: 865 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 865 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  865
# ** Info: ---------- RF CORE ----------
#    Time: 875 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   0
# RF: core[15] =   x
# ** Info: Time: 875 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 875 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  875
# ** Info: ---------- RF CORE ----------
#    Time: 885 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   0
# RF: core[15] =   x
# ** Info: Time: 885 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 885 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  885
# ** Info: ---------- RF CORE ----------
#    Time: 895 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   0
# RF: core[15] =   x
# ** Info: Time: 895 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 895 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  895
# ** Info: PC: incrementing ctr:         12
#    Time: 905 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 905 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   0
# RF: core[15] =   x
# ** Info: Time: 905 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 905 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  905
# ** Info: ---------- RF CORE ----------
#    Time: 915 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   0
# RF: core[15] =   x
# ** Info: Time: 915 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 915 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  915
# ** Info: AC: time=                 925 putting  13 in r0
#    Time: 925 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 30
# ** Info: AC: values -- r0:  14, r1:   0, r2:   x, r0_valid: 0, r1_valid: 0, r2_valid: 0
#    Time: 925 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 925 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   0
# RF: core[15] =   x
# ** Info: Time: 925 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 925 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  925
# ** Info: ---------- RF CORE ----------
#    Time: 935 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   0
# RF: core[15] =   x
# ** Info: Time: 935 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 935 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  935
# ** Info: ---------- RF CORE ----------
#    Time: 945 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   0
# RF: core[15] =   x
# ** Info: Time: 945 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 945 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  945
# ** Info: ---------- RF CORE ----------
#    Time: 955 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   0
# RF: core[15] =   x
# ** Info: Time: 955 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 955 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  955
# ** Info: PC: incrementing ctr:         13
#    Time: 965 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 965 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   0
# RF: core[15] =   x
# ** Info: Time: 965 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 965 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  965
# ** Info: ---------- RF CORE ----------
#    Time: 975 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   0
# RF: core[15] =   x
# ** Info: Time: 975 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 975 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  975
# ** Info: AC: time=                 985 putting   0 in r1
#    Time: 985 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 34
# ** Info: AC: values -- r0:  13, r1:   0, r2:   x, r0_valid: 1, r1_valid: 0, r2_valid: 0
#    Time: 985 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 985 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   0
# RF: core[15] =   x
# ** Info: Time: 985 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 985 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  985
# ** Info: ---------- RF CORE ----------
#    Time: 995 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   0
# RF: core[15] =   x
# ** Info: Time: 995 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 995 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                  995
# ** Info: ---------- RF CORE ----------
#    Time: 1005 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   0
# RF: core[15] =   x
# ** Info: Time: 1005 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1005 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1005
# ** Info: ---------- RF CORE ----------
#    Time: 1015 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   0
# RF: core[15] =   x
# ** Info: Time: 1015 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1015 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1015
# ** Info: ---------- RF CORE ----------
#    Time: 1025 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   0
# RF: core[15] =   x
# ** Info: Time: 1025 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1025 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1025
# ** Info: ---------- RF CORE ----------
#    Time: 1035 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   0
# RF: core[15] =   x
# ** Info: Time: 1035 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1035 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1035
# ** Info: ---------- RF CORE ----------
#    Time: 1045 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   0
# RF: core[15] =   x
# ** Info: Time: 1045 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1045 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1045
# ** Info: ---------- RF CORE ----------
#    Time: 1055 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   0
# RF: core[15] =   x
# ** Info: Time: 1055 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1055 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1055
# ** Info: PC: incrementing ctr:         14
#    Time: 1065 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 1065 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   0
# RF: core[15] =   x
# ** Info: Time: 1065 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1065 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1065
# ** Info: ---------- RF CORE ----------
#    Time: 1075 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   0
# RF: core[15] =   x
# ** Info: Time: 1075 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1075 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1075
# ** Info: AC: time=                1085 putting  14 in r2
#    Time: 1085 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 38
# ** Info: AC: values -- r0:  13, r1:   0, r2:   x, r0_valid: 1, r1_valid: 1, r2_valid: 0
#    Time: 1085 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 1085 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   0
# RF: core[15] =   x
# ** Info: Time: 1085 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1085 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Current Opcode: 1111
# ** Info: ---------- RF CORE ----------
#    Time: 1095 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   0
# RF: core[15] =   x
# ** Info: Time: 1095 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1095 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1095
# ** Info: ---------- RF CORE ----------
#    Time: 1105 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   0
# RF: core[15] =   x
# ** Info: Time: 1105 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1105 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1105
# ** Info: ---------- RF CORE ----------
#    Time: 1115 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   0
# RF: core[15] =   x
# ** Info: Time: 1115 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1115 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1115
# ** Info: PC: incrementing ctr:         15
#    Time: 1125 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 1125 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   0
# RF: core[15] =   x
# ** Info: Time: 1125 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1125 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1125
# ** Info: ---------- RF CORE ----------
#    Time: 1135 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   0
# RF: core[15] =   x
# ** Info: Time: 1135 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1135 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Current Opcode: 0101
# ** Info: AC: time=                1145 resetting valid bits
#    Time: 1145 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 43
# ** Info: AC: values -- r0:  13, r1:   0, r2:  14, r0_valid: 1, r1_valid: 1, r2_valid: 1
#    Time: 1145 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: RF: time=                1145 writing   0 to reg 13
#    Time: 1145 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 25
# ** Info: ---------- RF CORE ----------
#    Time: 1145 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   x
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1145 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1145 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1145
# ** Info: ---------- RF CORE ----------
#    Time: 1155 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1155 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1155 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1155
# ** Info: ---------- RF CORE ----------
#    Time: 1165 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1165 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1165 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1165
# ** Info: ---------- RF CORE ----------
#    Time: 1175 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1175 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1175 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1175
# ** Info: ---------- RF CORE ----------
#    Time: 1185 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1185 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1185 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1185
# ** Info: ---------- RF CORE ----------
#    Time: 1195 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1195 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1195 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1195
# ** Info: ---------- RF CORE ----------
#    Time: 1205 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1205 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1205 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1205
# ** Info: ---------- RF CORE ----------
#    Time: 1215 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1215 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1215 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1215
# ** Info: PC: incrementing ctr:         16
#    Time: 1225 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 1225 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1225 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1225 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1225
# ** Info: ---------- RF CORE ----------
#    Time: 1235 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1235 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1235 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Current Opcode: 1111
# ** Info: AC: time=                1245 putting   0 in r0
#    Time: 1245 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 30
# ** Info: AC: values -- r0:  13, r1:   0, r2:  14, r0_valid: 0, r1_valid: 0, r2_valid: 0
#    Time: 1245 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 1245 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1245 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1245 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1245
# ** Info: ---------- RF CORE ----------
#    Time: 1255 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1255 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1255 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1255
# ** Info: ---------- RF CORE ----------
#    Time: 1265 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1265 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1265 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1265
# ** Info: ---------- RF CORE ----------
#    Time: 1275 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1275 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1275 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1275
# ** Info: PC: incrementing ctr:         17
#    Time: 1285 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 1285 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1285 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1285 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1285
# ** Info: ---------- RF CORE ----------
#    Time: 1295 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1295 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1295 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1295
# ** Info: AC: time=                1305 putting  13 in r1
#    Time: 1305 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 34
# ** Info: AC: values -- r0:   0, r1:   0, r2:  14, r0_valid: 1, r1_valid: 0, r2_valid: 0
#    Time: 1305 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 1305 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1305 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1305 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1305
# ** Info: ---------- RF CORE ----------
#    Time: 1315 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1315 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1315 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1315
# ** Info: ---------- RF CORE ----------
#    Time: 1325 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1325 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1325 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1325
# ** Info: ---------- RF CORE ----------
#    Time: 1335 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1335 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1335 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1335
# ** Info: ---------- RF CORE ----------
#    Time: 1345 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1345 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1345 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1345
# ** Info: ---------- RF CORE ----------
#    Time: 1355 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1355 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1355 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1355
# ** Info: ---------- RF CORE ----------
#    Time: 1365 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1365 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1365 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1365
# ** Info: ---------- RF CORE ----------
#    Time: 1375 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1375 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1375 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1375
# ** Info: PC: incrementing ctr:         18
#    Time: 1385 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 1385 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1385 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1385 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1385
# ** Info: ---------- RF CORE ----------
#    Time: 1395 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1395 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1395 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1395
# ** Info: AC: time=                1405 putting   1 in r2
#    Time: 1405 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 38
# ** Info: AC: values -- r0:   0, r1:  13, r2:  14, r0_valid: 1, r1_valid: 1, r2_valid: 0
#    Time: 1405 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 1405 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1405 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1405 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Current Opcode: 1111
# ** Info: ---------- RF CORE ----------
#    Time: 1415 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1415 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1415 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1415
# ** Info: ---------- RF CORE ----------
#    Time: 1425 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1425 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1425 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1425
# ** Info: ---------- RF CORE ----------
#    Time: 1435 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1435 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1435 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1435
# ** Info: PC: incrementing ctr:         19
#    Time: 1445 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 1445 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1445 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1445 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1445
# ** Info: ---------- RF CORE ----------
#    Time: 1455 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1455 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1455 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Current Opcode: 0101
# ** Info: AC: time=                1465 resetting valid bits
#    Time: 1465 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 43
# ** Info: AC: values -- r0:   0, r1:  13, r2:   1, r0_valid: 1, r1_valid: 1, r2_valid: 1
#    Time: 1465 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: RF: time=                1465 writing   1 to reg  0
#    Time: 1465 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 25
# ** Info: ---------- RF CORE ----------
#    Time: 1465 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   0
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1465 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1465 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1465
# ** Info: ---------- RF CORE ----------
#    Time: 1475 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1475 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1475 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1475
# ** Info: ---------- RF CORE ----------
#    Time: 1485 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1485 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1485 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1485
# ** Info: ---------- RF CORE ----------
#    Time: 1495 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1495 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1495 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1495
# ** Info: ---------- RF CORE ----------
#    Time: 1505 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1505 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1505 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1505
# ** Info: ---------- RF CORE ----------
#    Time: 1515 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1515 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1515 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1515
# ** Info: ---------- RF CORE ----------
#    Time: 1525 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1525 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1525 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1525
# ** Info: ---------- RF CORE ----------
#    Time: 1535 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1535 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1535 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1535
# ** Info: PC: incrementing ctr:         20
#    Time: 1545 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 1545 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1545 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1545 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1545
# ** Info: ---------- RF CORE ----------
#    Time: 1555 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1555 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1555 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Current Opcode: 1111
# ** Info: AC: time=                1565 putting   0 in r0
#    Time: 1565 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 30
# ** Info: AC: values -- r0:   0, r1:  13, r2:   1, r0_valid: 0, r1_valid: 0, r2_valid: 0
#    Time: 1565 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 1565 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1565 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1565 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1565
# ** Info: ---------- RF CORE ----------
#    Time: 1575 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1575 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1575 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1575
# ** Info: ---------- RF CORE ----------
#    Time: 1585 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1585 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1585 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1585
# ** Info: ---------- RF CORE ----------
#    Time: 1595 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1595 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1595 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1595
# ** Info: PC: incrementing ctr:         21
#    Time: 1605 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 1605 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1605 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1605 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1605
# ** Info: ---------- RF CORE ----------
#    Time: 1615 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1615 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1615 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1615
# ** Info: AC: time=                1625 putting   2 in r1
#    Time: 1625 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 34
# ** Info: AC: values -- r0:   0, r1:  13, r2:   1, r0_valid: 1, r1_valid: 0, r2_valid: 0
#    Time: 1625 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 1625 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1625 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1625 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Current Opcode: 1111
# ** Info: ---------- RF CORE ----------
#    Time: 1635 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1635 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1635 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1635
# ** Info: ---------- RF CORE ----------
#    Time: 1645 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1645 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1645 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1645
# ** Info: ---------- RF CORE ----------
#    Time: 1655 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1655 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1655 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1655
# ** Info: ---------- RF CORE ----------
#    Time: 1665 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1665 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1665 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1665
# ** Info: ---------- RF CORE ----------
#    Time: 1675 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1675 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1675 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1675
# ** Info: ---------- RF CORE ----------
#    Time: 1685 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1685 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1685 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1685
# ** Info: ---------- RF CORE ----------
#    Time: 1695 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1695 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1695 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1695
# ** Info: PC: incrementing ctr:         22
#    Time: 1705 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 1705 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1705 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1705 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1705
# ** Info: ---------- RF CORE ----------
#    Time: 1715 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1715 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1715 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1715
# ** Info: AC: time=                1725 putting   0 in r2
#    Time: 1725 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 38
# ** Info: AC: values -- r0:   0, r1:   2, r2:   1, r0_valid: 1, r1_valid: 1, r2_valid: 0
#    Time: 1725 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 1725 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1725 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1725 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1725
# ** Info: ---------- RF CORE ----------
#    Time: 1735 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1735 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1735 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1735
# ** Info: ---------- RF CORE ----------
#    Time: 1745 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1745 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1745 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1745
# ** Info: ---------- RF CORE ----------
#    Time: 1755 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1755 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1755 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1755
# ** Info: PC: incrementing ctr:         23
#    Time: 1765 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 1765 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1765 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1765 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1765
# ** Info: ---------- RF CORE ----------
#    Time: 1775 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1775 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1775 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Current Opcode: 0111
# ** Info: AC: time=                1785 resetting valid bits
#    Time: 1785 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 43
# ** Info: AC: values -- r0:   0, r1:   2, r2:   0, r0_valid: 1, r1_valid: 1, r2_valid: 1
#    Time: 1785 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 1785 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1785 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1785 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1785
# ** Info: ---------- RF CORE ----------
#    Time: 1795 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1795 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1795 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1795
# ** Info: ---------- RF CORE ----------
#    Time: 1805 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1805 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1805 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1805
# ** Info: ---------- RF CORE ----------
#    Time: 1815 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1815 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1815 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1815
# ** Info: ---------- RF CORE ----------
#    Time: 1825 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1825 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1825 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1825
# ** Info: ---------- RF CORE ----------
#    Time: 1835 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1835 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1835 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1835
# ** Info: ---------- RF CORE ----------
#    Time: 1845 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1845 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1845 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1845
# ** Info: ---------- RF CORE ----------
#    Time: 1855 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1855 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1855 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1855
# ** Info: PC: incrementing ctr:         24
#    Time: 1865 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 1865 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1865 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1865 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1865
# ** Info: ---------- RF CORE ----------
#    Time: 1875 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1875 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 1875 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Current Opcode: 1111
# ** Info: AC: time=                1885 putting  13 in r0
#    Time: 1885 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 30
# ** Info: AC: values -- r0:   0, r1:   2, r2:   0, r0_valid: 0, r1_valid: 0, r2_valid: 0
#    Time: 1885 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 1885 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1885 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1885 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1885
# ** Info: ---------- RF CORE ----------
#    Time: 1895 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1895 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1895 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1895
# ** Info: ---------- RF CORE ----------
#    Time: 1905 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1905 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1905 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1905
# ** Info: ---------- RF CORE ----------
#    Time: 1915 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1915 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1915 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1915
# ** Info: PC: incrementing ctr:         25
#    Time: 1925 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 1925 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1925 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1925 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1925
# ** Info: ---------- RF CORE ----------
#    Time: 1935 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1935 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1935 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1935
# ** Info: AC: time=                1945 putting   1 in r1
#    Time: 1945 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 34
# ** Info: AC: values -- r0:  13, r1:   2, r2:   0, r0_valid: 1, r1_valid: 0, r2_valid: 0
#    Time: 1945 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: ---------- RF CORE ----------
#    Time: 1945 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1945 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1945 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Current Opcode: 1111
# ** Info: ---------- RF CORE ----------
#    Time: 1955 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1955 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1955 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1955
# ** Info: ---------- RF CORE ----------
#    Time: 1965 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1965 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1965 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1965
# ** Info: ---------- RF CORE ----------
#    Time: 1975 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1975 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1975 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1975
# ** Info: ---------- RF CORE ----------
#    Time: 1985 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1985 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1985 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1985
# ** Info: ---------- RF CORE ----------
#    Time: 1995 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 1995 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 1995 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 1995
# ** Info: ---------- RF CORE ----------
#    Time: 2005 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 2005 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 2005 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 2005
# ** Info: ---------- RF CORE ----------
#    Time: 2015 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 2015 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 2015 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 2015
# ** Info: PC: incrementing ctr:         26
#    Time: 2025 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 2025 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 2025 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 2025 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 2025
# ** Info: ---------- RF CORE ----------
#    Time: 2035 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 2035 | regWriteFlag: 0 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 0 | putEn: 1 | opEn: 0 | program_done: 0
#    Time: 2035 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 2035
# ** Info: AC: time=                2045 resetting valid bits
#    Time: 2045 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 43
# ** Info: AC: values -- r0:  13, r1:   1, r2:   0, r0_valid: 1, r1_valid: 1, r2_valid: 0
#    Time: 2045 ps  Scope: top_level_tb.tl.acc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv Line: 50
# ** Info: RF: time=                2045 writing   1 to reg 13
#    Time: 2045 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 25
# ** Info: ---------- RF CORE ----------
#    Time: 2045 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   0
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 2045 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 2045 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 2045
# ** Info: ---------- RF CORE ----------
#    Time: 2055 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   1
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 2055 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 2055 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 2055
# ** Info: ---------- RF CORE ----------
#    Time: 2065 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   1
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 2065 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 2065 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 2065
# ** Info: ---------- RF CORE ----------
#    Time: 2075 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   1
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 2075 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 2075 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 2075
# ** Info: PC: incrementing ctr:         27
#    Time: 2085 ps  Scope: top_level_tb.tl.pc File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv Line: 24
# ** Info: ---------- RF CORE ----------
#    Time: 2085 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   1
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 2085 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 2085 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# Data Output:   x at time                 2085
# ** Info: ---------- RF CORE ----------
#    Time: 2095 ps  Scope: top_level_tb.tl.rf File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv Line: 32
# RF: core[0] =   1
# RF: core[1] =   1
# RF: core[2] =   4
# RF: core[3] =   x
# RF: core[4] =   x
# RF: core[5] =   x
# RF: core[6] =   x
# RF: core[7] =   x
# RF: core[8] =   x
# RF: core[9] =   x
# RF: core[10] =   x
# RF: core[11] =   x
# RF: core[12] =   x
# RF: core[13] =   1
# RF: core[14] =   0
# RF: core[15] =   0
# ** Info: Time: 2095 | regWriteFlag: 1 | memWriteFlag: 0 | aluBranchFlag: 0 | controlBranchFlag: 0 | branchFlag: 0 | memToRegFlag: 0 | immtoRegFlag: 1 | putEn: 0 | opEn: 1 | program_done: 0
#    Time: 2095 ps  Scope: top_level_tb.tl File: C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv Line: 152
# ** Note: $finish    : C:/Users/Max/Documents/GitHub/141architecture/testbenches/top_level_tb.sv(27)
#    Time: 2095 ps  Iteration: 4  Instance: /top_level_tb
# 1
# Break in Module top_level_tb at C:/Users/Max/Documents/GitHub/141architecture/testbenches/top_level_tb.sv line 27
# End time: 17:13:29 on Jun 10,2024, Elapsed time: 0:01:28
# Errors: 0, Warnings: 2
