INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CADA_ADD
INFO: [VRFC 10-311] analyzing module CADA_Mult
INFO: [VRFC 10-311] analyzing module HA_ADD
INFO: [VRFC 10-311] analyzing module HA_Mult
INFO: [VRFC 10-311] analyzing module HA_Reg
INFO: [VRFC 10-311] analyzing module HA_CSTR
INFO: [VRFC 10-311] analyzing module HA_CONST
INFO: [VRFC 10-311] analyzing module HA_CReg
INFO: [VRFC 10-311] analyzing module CADA_IN
INFO: [VRFC 10-311] analyzing module HA_IN
INFO: [VRFC 10-311] analyzing module HA_OUT
INFO: [VRFC 10-311] analyzing module HA_5BM
INFO: [VRFC 10-311] analyzing module HA_32IM
INFO: [VRFC 10-311] analyzing module HA_28IM
INFO: [VRFC 10-311] analyzing module HA_27IM
INFO: [VRFC 10-311] analyzing module HA_26IM
INFO: [VRFC 10-311] analyzing module HA_25IM
INFO: [VRFC 10-311] analyzing module HA_24IM
INFO: [VRFC 10-311] analyzing module HA_23IM
INFO: [VRFC 10-311] analyzing module HA_22IM
INFO: [VRFC 10-311] analyzing module HA_21IM
INFO: [VRFC 10-311] analyzing module HA_20IM
INFO: [VRFC 10-311] analyzing module HA_19IM
INFO: [VRFC 10-311] analyzing module HA_18IM
INFO: [VRFC 10-311] analyzing module HA_17IM
INFO: [VRFC 10-311] analyzing module HA_16IM
INFO: [VRFC 10-311] analyzing module HA_15IM
INFO: [VRFC 10-311] analyzing module HA_14IM
INFO: [VRFC 10-311] analyzing module HA_13IM
INFO: [VRFC 10-311] analyzing module HA_12IM
INFO: [VRFC 10-311] analyzing module HA_11IM
INFO: [VRFC 10-311] analyzing module HA_10IM
INFO: [VRFC 10-311] analyzing module HA_9IM
INFO: [VRFC 10-311] analyzing module HA_4BM
INFO: [VRFC 10-311] analyzing module HA_8IM
INFO: [VRFC 10-311] analyzing module HA_7IM
INFO: [VRFC 10-311] analyzing module HA_6IM
INFO: [VRFC 10-311] analyzing module HA_5IM
INFO: [VRFC 10-311] analyzing module HA_3BM
INFO: [VRFC 10-311] analyzing module HA_4IM
INFO: [VRFC 10-311] analyzing module HA_3IM
INFO: [VRFC 10-311] analyzing module HA_2BM
INFO: [VRFC 10-311] analyzing module HA_2IM
INFO: [VRFC 10-311] analyzing module HA_1BM
INFO: [VRFC 10-311] analyzing module HA_AXI_Driver
INFO: [VRFC 10-311] analyzing module Array_top
INFO: [VRFC 10-311] analyzing module HA_GND
INFO: [VRFC 10-311] analyzing module HA_WIN
INFO: [VRFC 10-311] analyzing module HA_INW
INFO: [VRFC 10-311] analyzing module HA_TW
INFO: [VRFC 10-311] analyzing module HA_OW
INFO: [VRFC 10-311] analyzing module HA_WOUT
INFO: [VRFC 10-311] analyzing module CADA_MEMTop
INFO: [VRFC 10-311] analyzing module CADA_LaneMerge
INFO: [VRFC 10-311] analyzing module CADA_LaneSplit
INFO: [VRFC 10-311] analyzing module CADA_MEMControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/ArrayTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ArrayTop
WARNING: [VRFC 10-2379] empty port in module declaration [C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/ArrayTop.v:9]
INFO: [VRFC 10-311] analyzing module VSTop
INFO: [VRFC 10-311] analyzing module DSE_Solution_L0
INFO: [VRFC 10-311] analyzing module DSE_Solution_L1
INFO: [VRFC 10-311] analyzing module DSE_Solution_L2
INFO: [VRFC 10-311] analyzing module DSE_Solution_L3
INFO: [VRFC 10-311] analyzing module DSE_Solution_L4
INFO: [VRFC 10-311] analyzing module DSE_Solution_L5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/mem_to_array_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_to_array_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/output_mapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module output_mapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/mem_to_array_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_to_array_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/output_mapper_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module output_mapper_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_blk_mem_gen_0_0/sim/MEMDesign_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_CADA_MEMControl_0_0/sim/MEMDesign_CADA_MEMControl_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_CADA_MEMControl_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_ArrayTop_0_0/sim/MEMDesign_ArrayTop_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_ArrayTop_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_CADA_LaneSplit_0_0/sim/MEMDesign_CADA_LaneSplit_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_CADA_LaneSplit_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_blk_mem_gen_0_1/sim/MEMDesign_blk_mem_gen_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_blk_mem_gen_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_CADA_MEMControl_0_1/sim/MEMDesign_CADA_MEMControl_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_CADA_MEMControl_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_mem_to_array_1_0_2/sim/MEMDesign_mem_to_array_1_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_mem_to_array_1_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_HA_1BM_0_0/sim/MEMDesign_HA_1BM_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_HA_1BM_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_output_mapper_0_0/sim/MEMDesign_output_mapper_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_output_mapper_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_HA_1BM_1_0/sim/MEMDesign_HA_1BM_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_HA_1BM_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_CADA_MEMControl_1_0/sim/MEMDesign_CADA_MEMControl_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_CADA_MEMControl_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_blk_mem_gen_1_0/sim/MEMDesign_blk_mem_gen_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_blk_mem_gen_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_mem_to_array_2_0_0/sim/MEMDesign_mem_to_array_2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_mem_to_array_2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_HA_1BM_2_0/sim/MEMDesign_HA_1BM_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_HA_1BM_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_output_mapper_2_0_0/sim/MEMDesign_output_mapper_2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_output_mapper_2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_LAYER_2_VALID_MUX_1/sim/MEMDesign_LAYER_2_VALID_MUX_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_LAYER_2_VALID_MUX_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_LAYER_2_INPUT_DATA_MEMCONTROL_0/sim/MEMDesign_LAYER_2_INPUT_DATA_MEMCONTROL_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_LAYER_2_INPUT_DATA_MEMCONTROL_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_LAYER_2_BLOCKRAM_0/sim/MEMDesign_LAYER_2_BLOCKRAM_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_LAYER_2_BLOCKRAM_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_HA_1BM_0_2/sim/MEMDesign_HA_1BM_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_HA_1BM_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_CONFIG_BLOCKRAM_0/sim/MEMDesign_CONFIG_BLOCKRAM_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_CONFIG_BLOCKRAM_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_CONFIG_MEMCONTROL_0/sim/MEMDesign_CONFIG_MEMCONTROL_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_CONFIG_MEMCONTROL_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/sim/MEMDesign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.gen/sources_1/bd/MEMDesign/hdl/MEMDesign_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sim_1/new/tb2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb2
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sim_1/new/tb2.v:58]
