{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1675616191635 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1675616191645 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 05 17:56:31 2023 " "Processing started: Sun Feb 05 17:56:31 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1675616191645 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675616191645 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ASK_6 -c ASK_6 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ASK_6 -c ASK_6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675616191645 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1675616192119 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1675616192119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/banan/desktop/maxpplus_ii/wisniewski/sum8b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/banan/desktop/maxpplus_ii/wisniewski/sum8b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sum8b-sum8b_arch " "Found design unit 1: sum8b-sum8b_arch" {  } { { "../../maxPplus_II/wisniewski/sum8b.vhd" "" { Text "C:/Users/banan/Desktop/maxPplus_II/wisniewski/sum8b.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675616200113 ""} { "Info" "ISGN_ENTITY_NAME" "1 sum8b " "Found entity 1: sum8b" {  } { { "../../maxPplus_II/wisniewski/sum8b.vhd" "" { Text "C:/Users/banan/Desktop/maxPplus_II/wisniewski/sum8b.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675616200113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675616200113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/banan/desktop/maxpplus_ii/wisniewski/reg8b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/banan/desktop/maxpplus_ii/wisniewski/reg8b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg8b-reg8b_arch " "Found design unit 1: reg8b-reg8b_arch" {  } { { "../../maxPplus_II/wisniewski/reg8b.vhd" "" { Text "C:/Users/banan/Desktop/maxPplus_II/wisniewski/reg8b.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675616200115 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg8b " "Found entity 1: reg8b" {  } { { "../../maxPplus_II/wisniewski/reg8b.vhd" "" { Text "C:/Users/banan/Desktop/maxPplus_II/wisniewski/reg8b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675616200115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675616200115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/banan/desktop/maxpplus_ii/wisniewski/mux4x1_8b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/banan/desktop/maxpplus_ii/wisniewski/mux4x1_8b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux6x1_8b-mux6x1_8b_arch " "Found design unit 1: mux6x1_8b-mux6x1_8b_arch" {  } { { "../../maxPplus_II/wisniewski/mux4x1_8b.vhd" "" { Text "C:/Users/banan/Desktop/maxPplus_II/wisniewski/mux4x1_8b.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675616200116 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux6x1_8b " "Found entity 1: mux6x1_8b" {  } { { "../../maxPplus_II/wisniewski/mux4x1_8b.vhd" "" { Text "C:/Users/banan/Desktop/maxPplus_II/wisniewski/mux4x1_8b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675616200116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675616200116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/banan/desktop/maxpplus_ii/wisniewski/mux4x1_3b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/banan/desktop/maxpplus_ii/wisniewski/mux4x1_3b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4x1_3b-mux4x1_3b_arch " "Found design unit 1: mux4x1_3b-mux4x1_3b_arch" {  } { { "../../maxPplus_II/wisniewski/mux4x1_3b.vhd" "" { Text "C:/Users/banan/Desktop/maxPplus_II/wisniewski/mux4x1_3b.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675616200118 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4x1_3b " "Found entity 1: mux4x1_3b" {  } { { "../../maxPplus_II/wisniewski/mux4x1_3b.vhd" "" { Text "C:/Users/banan/Desktop/maxPplus_II/wisniewski/mux4x1_3b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675616200118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675616200118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/banan/desktop/maxpplus_ii/wisniewski/mux4x1_2b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/banan/desktop/maxpplus_ii/wisniewski/mux4x1_2b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4x1_2b-mux4x1_2b_arch " "Found design unit 1: mux4x1_2b-mux4x1_2b_arch" {  } { { "../../maxPplus_II/wisniewski/mux4x1_2b.vhd" "" { Text "C:/Users/banan/Desktop/maxPplus_II/wisniewski/mux4x1_2b.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675616200120 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4x1_2b " "Found entity 1: mux4x1_2b" {  } { { "../../maxPplus_II/wisniewski/mux4x1_2b.vhd" "" { Text "C:/Users/banan/Desktop/maxPplus_II/wisniewski/mux4x1_2b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675616200120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675616200120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/banan/desktop/maxpplus_ii/wisniewski/mux3x1_8b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/banan/desktop/maxpplus_ii/wisniewski/mux3x1_8b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux3x1_8b-mux3x1_8b_arch " "Found design unit 1: mux3x1_8b-mux3x1_8b_arch" {  } { { "../../maxPplus_II/wisniewski/mux3x1_8b.vhd" "" { Text "C:/Users/banan/Desktop/maxPplus_II/wisniewski/mux3x1_8b.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675616200122 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux3x1_8b " "Found entity 1: mux3x1_8b" {  } { { "../../maxPplus_II/wisniewski/mux3x1_8b.vhd" "" { Text "C:/Users/banan/Desktop/maxPplus_II/wisniewski/mux3x1_8b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675616200122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675616200122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/banan/desktop/maxpplus_ii/wisniewski/mux3x1_2b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/banan/desktop/maxpplus_ii/wisniewski/mux3x1_2b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux3x1_2b-mux3x1_2b_arch " "Found design unit 1: mux3x1_2b-mux3x1_2b_arch" {  } { { "../../maxPplus_II/wisniewski/mux3x1_2b.vhd" "" { Text "C:/Users/banan/Desktop/maxPplus_II/wisniewski/mux3x1_2b.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675616200124 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux3x1_2b " "Found entity 1: mux3x1_2b" {  } { { "../../maxPplus_II/wisniewski/mux3x1_2b.vhd" "" { Text "C:/Users/banan/Desktop/maxPplus_II/wisniewski/mux3x1_2b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675616200124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675616200124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/banan/desktop/maxpplus_ii/wisniewski/mux2x1_8b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/banan/desktop/maxpplus_ii/wisniewski/mux2x1_8b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2x1_8b-mux2x1_8b_arch " "Found design unit 1: mux2x1_8b-mux2x1_8b_arch" {  } { { "../../maxPplus_II/wisniewski/mux2x1_8b.vhd" "" { Text "C:/Users/banan/Desktop/maxPplus_II/wisniewski/mux2x1_8b.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675616200126 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2x1_8b " "Found entity 1: mux2x1_8b" {  } { { "../../maxPplus_II/wisniewski/mux2x1_8b.vhd" "" { Text "C:/Users/banan/Desktop/maxPplus_II/wisniewski/mux2x1_8b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675616200126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675616200126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/banan/desktop/maxpplus_ii/wisniewski/mux2x1_2b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/banan/desktop/maxpplus_ii/wisniewski/mux2x1_2b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2x1_2b-mux2x1_2b_arch " "Found design unit 1: mux2x1_2b-mux2x1_2b_arch" {  } { { "../../maxPplus_II/wisniewski/mux2x1_2b.vhd" "" { Text "C:/Users/banan/Desktop/maxPplus_II/wisniewski/mux2x1_2b.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675616200127 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2x1_2b " "Found entity 1: mux2x1_2b" {  } { { "../../maxPplus_II/wisniewski/mux2x1_2b.vhd" "" { Text "C:/Users/banan/Desktop/maxPplus_II/wisniewski/mux2x1_2b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675616200127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675616200127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/banan/desktop/maxpplus_ii/wisniewski/mux1x4_8b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/banan/desktop/maxpplus_ii/wisniewski/mux1x4_8b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux1x6_8b-mux1x6_8b_arch " "Found design unit 1: mux1x6_8b-mux1x6_8b_arch" {  } { { "../../maxPplus_II/wisniewski/mux1x4_8b.vhd" "" { Text "C:/Users/banan/Desktop/maxPplus_II/wisniewski/mux1x4_8b.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675616200140 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux1x6_8b " "Found entity 1: mux1x6_8b" {  } { { "../../maxPplus_II/wisniewski/mux1x4_8b.vhd" "" { Text "C:/Users/banan/Desktop/maxPplus_II/wisniewski/mux1x4_8b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675616200140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675616200140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/banan/desktop/maxpplus_ii/wisniewski/mux1x3_8b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/banan/desktop/maxpplus_ii/wisniewski/mux1x3_8b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux1x3_8b-mux1x3_8b_arch " "Found design unit 1: mux1x3_8b-mux1x3_8b_arch" {  } { { "../../maxPplus_II/wisniewski/mux1x3_8b.vhd" "" { Text "C:/Users/banan/Desktop/maxPplus_II/wisniewski/mux1x3_8b.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675616200142 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux1x3_8b " "Found entity 1: mux1x3_8b" {  } { { "../../maxPplus_II/wisniewski/mux1x3_8b.vhd" "" { Text "C:/Users/banan/Desktop/maxPplus_II/wisniewski/mux1x3_8b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675616200142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675616200142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/banan/desktop/maxpplus_ii/wisniewski/mux1x2_8b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/banan/desktop/maxpplus_ii/wisniewski/mux1x2_8b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux1x2_8b-mux1x2_8b_arch " "Found design unit 1: mux1x2_8b-mux1x2_8b_arch" {  } { { "../../maxPplus_II/wisniewski/mux1x2_8b.vhd" "" { Text "C:/Users/banan/Desktop/maxPplus_II/wisniewski/mux1x2_8b.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675616200143 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux1x2_8b " "Found entity 1: mux1x2_8b" {  } { { "../../maxPplus_II/wisniewski/mux1x2_8b.vhd" "" { Text "C:/Users/banan/Desktop/maxPplus_II/wisniewski/mux1x2_8b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675616200143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675616200143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/banan/desktop/maxpplus_ii/wisniewski/gen_cl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/banan/desktop/maxpplus_ii/wisniewski/gen_cl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gen_cl-gen_cl_arch " "Found design unit 1: gen_cl-gen_cl_arch" {  } { { "../../maxPplus_II/wisniewski/gen_cl.vhd" "" { Text "C:/Users/banan/Desktop/maxPplus_II/wisniewski/gen_cl.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675616200145 ""} { "Info" "ISGN_ENTITY_NAME" "1 gen_cl " "Found entity 1: gen_cl" {  } { { "../../maxPplus_II/wisniewski/gen_cl.vhd" "" { Text "C:/Users/banan/Desktop/maxPplus_II/wisniewski/gen_cl.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675616200145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675616200145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/banan/desktop/maxpplus_ii/wisniewski/full_add_8b.vhd 4 2 " "Found 4 design units, including 2 entities, in source file /users/banan/desktop/maxpplus_ii/wisniewski/full_add_8b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_add-full_add_arch " "Found design unit 1: full_add-full_add_arch" {  } { { "../../maxPplus_II/wisniewski/full_add_8b.vhd" "" { Text "C:/Users/banan/Desktop/maxPplus_II/wisniewski/full_add_8b.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675616200148 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 full_add_8b-full_add_8b_arch " "Found design unit 2: full_add_8b-full_add_8b_arch" {  } { { "../../maxPplus_II/wisniewski/full_add_8b.vhd" "" { Text "C:/Users/banan/Desktop/maxPplus_II/wisniewski/full_add_8b.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675616200148 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_add_8b " "Found entity 1: full_add_8b" {  } { { "../../maxPplus_II/wisniewski/full_add_8b.vhd" "" { Text "C:/Users/banan/Desktop/maxPplus_II/wisniewski/full_add_8b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675616200148 ""} { "Info" "ISGN_ENTITY_NAME" "2 full_add " "Found entity 2: full_add" {  } { { "../../maxPplus_II/wisniewski/full_add_8b.vhd" "" { Text "C:/Users/banan/Desktop/maxPplus_II/wisniewski/full_add_8b.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675616200148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675616200148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/banan/desktop/maxpplus_ii/wisniewski/dec2x4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/banan/desktop/maxpplus_ii/wisniewski/dec2x4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dec2x4-dec2x4_arch " "Found design unit 1: dec2x4-dec2x4_arch" {  } { { "../../maxPplus_II/wisniewski/dec2x4.vhd" "" { Text "C:/Users/banan/Desktop/maxPplus_II/wisniewski/dec2x4.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675616200150 ""} { "Info" "ISGN_ENTITY_NAME" "1 dec2x4 " "Found entity 1: dec2x4" {  } { { "../../maxPplus_II/wisniewski/dec2x4.vhd" "" { Text "C:/Users/banan/Desktop/maxPplus_II/wisniewski/dec2x4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675616200150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675616200150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/banan/desktop/maxpplus_ii/wisniewski/comp_8b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/banan/desktop/maxpplus_ii/wisniewski/comp_8b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comp_8b-comp_8b_arch " "Found design unit 1: comp_8b-comp_8b_arch" {  } { { "../../maxPplus_II/wisniewski/comp_8b.vhd" "" { Text "C:/Users/banan/Desktop/maxPplus_II/wisniewski/comp_8b.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675616200152 ""} { "Info" "ISGN_ENTITY_NAME" "1 comp_8b " "Found entity 1: comp_8b" {  } { { "../../maxPplus_II/wisniewski/comp_8b.vhd" "" { Text "C:/Users/banan/Desktop/maxPplus_II/wisniewski/comp_8b.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675616200152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675616200152 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../Nowy folder/reg_16b.vhd " "Can't analyze file -- file ../Nowy folder/reg_16b.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1675616200155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ask_6.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ask_6.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ASK_6 " "Found entity 1: ASK_6" {  } { { "ASK_6.bdf" "" { Schematic "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_ALU/ASK_6.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675616200156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675616200156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conp_log_8b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conp_log_8b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 logic_comp_8b_extend-logic_comp_8b_extend_arch " "Found design unit 1: logic_comp_8b_extend-logic_comp_8b_extend_arch" {  } { { "conp_log_8b.vhd" "" { Text "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_ALU/conp_log_8b.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675616200158 ""} { "Info" "ISGN_ENTITY_NAME" "1 logic_comp_8b_extend " "Found entity 1: logic_comp_8b_extend" {  } { { "conp_log_8b.vhd" "" { Text "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_ALU/conp_log_8b.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675616200158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675616200158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rej_flag2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rej_flag2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flag_reg_only_extended-flag_reg_only_extended_arch " "Found design unit 1: flag_reg_only_extended-flag_reg_only_extended_arch" {  } { { "rej_flag2.vhd" "" { Text "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_ALU/rej_flag2.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675616200160 ""} { "Info" "ISGN_ENTITY_NAME" "1 flag_reg_only_extended " "Found entity 1: flag_reg_only_extended" {  } { { "rej_flag2.vhd" "" { Text "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_ALU/rej_flag2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675616200160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675616200160 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../Moje/ASK_6.bdf " "Can't analyze file -- file ../Moje/ASK_6.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1675616200164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/banan/desktop/projekt ask hubert/moje/aluv2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/banan/desktop/projekt ask hubert/moje/aluv2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALUv2 " "Found entity 1: ALUv2" {  } { { "../Moje/ALUV2.bdf" "" { Schematic "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/Moje/ALUV2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675616200166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675616200166 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ASK_6 " "Elaborating entity \"ASK_6\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1675616200203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flag_reg_only_extended flag_reg_only_extended:inst4 " "Elaborating entity \"flag_reg_only_extended\" for hierarchy \"flag_reg_only_extended:inst4\"" {  } { { "ASK_6.bdf" "inst4" { Schematic "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_ALU/ASK_6.bdf" { { -40 944 1104 136 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675616200211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logic_comp_8b_extend logic_comp_8b_extend:inst15 " "Elaborating entity \"logic_comp_8b_extend\" for hierarchy \"logic_comp_8b_extend:inst15\"" {  } { { "ASK_6.bdf" "inst15" { Schematic "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_ALU/ASK_6.bdf" { { 384 480 664 592 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675616200212 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "and_res conp_log_8b.vhd(13) " "VHDL Process Statement warning at conp_log_8b.vhd(13): inferring latch(es) for signal or variable \"and_res\", which holds its previous value in one or more paths through the process" {  } { { "conp_log_8b.vhd" "" { Text "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_ALU/conp_log_8b.vhd" 13 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1675616200213 "|ASK_6|logic_comp_8b_extend:inst15"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "nand_res conp_log_8b.vhd(13) " "VHDL Process Statement warning at conp_log_8b.vhd(13): inferring latch(es) for signal or variable \"nand_res\", which holds its previous value in one or more paths through the process" {  } { { "conp_log_8b.vhd" "" { Text "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_ALU/conp_log_8b.vhd" 13 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1675616200213 "|ASK_6|logic_comp_8b_extend:inst15"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "or_res conp_log_8b.vhd(13) " "VHDL Process Statement warning at conp_log_8b.vhd(13): inferring latch(es) for signal or variable \"or_res\", which holds its previous value in one or more paths through the process" {  } { { "conp_log_8b.vhd" "" { Text "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_ALU/conp_log_8b.vhd" 13 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1675616200214 "|ASK_6|logic_comp_8b_extend:inst15"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "nor_res conp_log_8b.vhd(13) " "VHDL Process Statement warning at conp_log_8b.vhd(13): inferring latch(es) for signal or variable \"nor_res\", which holds its previous value in one or more paths through the process" {  } { { "conp_log_8b.vhd" "" { Text "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_ALU/conp_log_8b.vhd" 13 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1675616200214 "|ASK_6|logic_comp_8b_extend:inst15"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "xor_res conp_log_8b.vhd(13) " "VHDL Process Statement warning at conp_log_8b.vhd(13): inferring latch(es) for signal or variable \"xor_res\", which holds its previous value in one or more paths through the process" {  } { { "conp_log_8b.vhd" "" { Text "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_ALU/conp_log_8b.vhd" 13 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1675616200214 "|ASK_6|logic_comp_8b_extend:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xor_res\[0\] conp_log_8b.vhd(13) " "Inferred latch for \"xor_res\[0\]\" at conp_log_8b.vhd(13)" {  } { { "conp_log_8b.vhd" "" { Text "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_ALU/conp_log_8b.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1675616200214 "|ASK_6|logic_comp_8b_extend:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xor_res\[1\] conp_log_8b.vhd(13) " "Inferred latch for \"xor_res\[1\]\" at conp_log_8b.vhd(13)" {  } { { "conp_log_8b.vhd" "" { Text "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_ALU/conp_log_8b.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1675616200214 "|ASK_6|logic_comp_8b_extend:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xor_res\[2\] conp_log_8b.vhd(13) " "Inferred latch for \"xor_res\[2\]\" at conp_log_8b.vhd(13)" {  } { { "conp_log_8b.vhd" "" { Text "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_ALU/conp_log_8b.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1675616200214 "|ASK_6|logic_comp_8b_extend:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xor_res\[3\] conp_log_8b.vhd(13) " "Inferred latch for \"xor_res\[3\]\" at conp_log_8b.vhd(13)" {  } { { "conp_log_8b.vhd" "" { Text "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_ALU/conp_log_8b.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1675616200214 "|ASK_6|logic_comp_8b_extend:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xor_res\[4\] conp_log_8b.vhd(13) " "Inferred latch for \"xor_res\[4\]\" at conp_log_8b.vhd(13)" {  } { { "conp_log_8b.vhd" "" { Text "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_ALU/conp_log_8b.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1675616200214 "|ASK_6|logic_comp_8b_extend:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xor_res\[5\] conp_log_8b.vhd(13) " "Inferred latch for \"xor_res\[5\]\" at conp_log_8b.vhd(13)" {  } { { "conp_log_8b.vhd" "" { Text "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_ALU/conp_log_8b.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1675616200214 "|ASK_6|logic_comp_8b_extend:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xor_res\[6\] conp_log_8b.vhd(13) " "Inferred latch for \"xor_res\[6\]\" at conp_log_8b.vhd(13)" {  } { { "conp_log_8b.vhd" "" { Text "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_ALU/conp_log_8b.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1675616200214 "|ASK_6|logic_comp_8b_extend:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xor_res\[7\] conp_log_8b.vhd(13) " "Inferred latch for \"xor_res\[7\]\" at conp_log_8b.vhd(13)" {  } { { "conp_log_8b.vhd" "" { Text "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_ALU/conp_log_8b.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1675616200214 "|ASK_6|logic_comp_8b_extend:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nor_res\[0\] conp_log_8b.vhd(13) " "Inferred latch for \"nor_res\[0\]\" at conp_log_8b.vhd(13)" {  } { { "conp_log_8b.vhd" "" { Text "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_ALU/conp_log_8b.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1675616200214 "|ASK_6|logic_comp_8b_extend:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nor_res\[1\] conp_log_8b.vhd(13) " "Inferred latch for \"nor_res\[1\]\" at conp_log_8b.vhd(13)" {  } { { "conp_log_8b.vhd" "" { Text "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_ALU/conp_log_8b.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1675616200214 "|ASK_6|logic_comp_8b_extend:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nor_res\[2\] conp_log_8b.vhd(13) " "Inferred latch for \"nor_res\[2\]\" at conp_log_8b.vhd(13)" {  } { { "conp_log_8b.vhd" "" { Text "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_ALU/conp_log_8b.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1675616200214 "|ASK_6|logic_comp_8b_extend:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nor_res\[3\] conp_log_8b.vhd(13) " "Inferred latch for \"nor_res\[3\]\" at conp_log_8b.vhd(13)" {  } { { "conp_log_8b.vhd" "" { Text "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_ALU/conp_log_8b.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1675616200214 "|ASK_6|logic_comp_8b_extend:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nor_res\[4\] conp_log_8b.vhd(13) " "Inferred latch for \"nor_res\[4\]\" at conp_log_8b.vhd(13)" {  } { { "conp_log_8b.vhd" "" { Text "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_ALU/conp_log_8b.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1675616200214 "|ASK_6|logic_comp_8b_extend:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nor_res\[5\] conp_log_8b.vhd(13) " "Inferred latch for \"nor_res\[5\]\" at conp_log_8b.vhd(13)" {  } { { "conp_log_8b.vhd" "" { Text "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_ALU/conp_log_8b.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1675616200214 "|ASK_6|logic_comp_8b_extend:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nor_res\[6\] conp_log_8b.vhd(13) " "Inferred latch for \"nor_res\[6\]\" at conp_log_8b.vhd(13)" {  } { { "conp_log_8b.vhd" "" { Text "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_ALU/conp_log_8b.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1675616200214 "|ASK_6|logic_comp_8b_extend:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nor_res\[7\] conp_log_8b.vhd(13) " "Inferred latch for \"nor_res\[7\]\" at conp_log_8b.vhd(13)" {  } { { "conp_log_8b.vhd" "" { Text "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_ALU/conp_log_8b.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1675616200214 "|ASK_6|logic_comp_8b_extend:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "or_res\[0\] conp_log_8b.vhd(13) " "Inferred latch for \"or_res\[0\]\" at conp_log_8b.vhd(13)" {  } { { "conp_log_8b.vhd" "" { Text "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_ALU/conp_log_8b.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1675616200214 "|ASK_6|logic_comp_8b_extend:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "or_res\[1\] conp_log_8b.vhd(13) " "Inferred latch for \"or_res\[1\]\" at conp_log_8b.vhd(13)" {  } { { "conp_log_8b.vhd" "" { Text "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_ALU/conp_log_8b.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1675616200214 "|ASK_6|logic_comp_8b_extend:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "or_res\[2\] conp_log_8b.vhd(13) " "Inferred latch for \"or_res\[2\]\" at conp_log_8b.vhd(13)" {  } { { "conp_log_8b.vhd" "" { Text "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_ALU/conp_log_8b.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1675616200214 "|ASK_6|logic_comp_8b_extend:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "or_res\[3\] conp_log_8b.vhd(13) " "Inferred latch for \"or_res\[3\]\" at conp_log_8b.vhd(13)" {  } { { "conp_log_8b.vhd" "" { Text "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_ALU/conp_log_8b.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1675616200214 "|ASK_6|logic_comp_8b_extend:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "or_res\[4\] conp_log_8b.vhd(13) " "Inferred latch for \"or_res\[4\]\" at conp_log_8b.vhd(13)" {  } { { "conp_log_8b.vhd" "" { Text "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_ALU/conp_log_8b.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1675616200214 "|ASK_6|logic_comp_8b_extend:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "or_res\[5\] conp_log_8b.vhd(13) " "Inferred latch for \"or_res\[5\]\" at conp_log_8b.vhd(13)" {  } { { "conp_log_8b.vhd" "" { Text "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_ALU/conp_log_8b.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1675616200214 "|ASK_6|logic_comp_8b_extend:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "or_res\[6\] conp_log_8b.vhd(13) " "Inferred latch for \"or_res\[6\]\" at conp_log_8b.vhd(13)" {  } { { "conp_log_8b.vhd" "" { Text "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_ALU/conp_log_8b.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1675616200214 "|ASK_6|logic_comp_8b_extend:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "or_res\[7\] conp_log_8b.vhd(13) " "Inferred latch for \"or_res\[7\]\" at conp_log_8b.vhd(13)" {  } { { "conp_log_8b.vhd" "" { Text "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_ALU/conp_log_8b.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1675616200214 "|ASK_6|logic_comp_8b_extend:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nand_res\[0\] conp_log_8b.vhd(13) " "Inferred latch for \"nand_res\[0\]\" at conp_log_8b.vhd(13)" {  } { { "conp_log_8b.vhd" "" { Text "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_ALU/conp_log_8b.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1675616200214 "|ASK_6|logic_comp_8b_extend:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nand_res\[1\] conp_log_8b.vhd(13) " "Inferred latch for \"nand_res\[1\]\" at conp_log_8b.vhd(13)" {  } { { "conp_log_8b.vhd" "" { Text "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_ALU/conp_log_8b.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1675616200214 "|ASK_6|logic_comp_8b_extend:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nand_res\[2\] conp_log_8b.vhd(13) " "Inferred latch for \"nand_res\[2\]\" at conp_log_8b.vhd(13)" {  } { { "conp_log_8b.vhd" "" { Text "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_ALU/conp_log_8b.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1675616200214 "|ASK_6|logic_comp_8b_extend:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nand_res\[3\] conp_log_8b.vhd(13) " "Inferred latch for \"nand_res\[3\]\" at conp_log_8b.vhd(13)" {  } { { "conp_log_8b.vhd" "" { Text "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_ALU/conp_log_8b.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1675616200214 "|ASK_6|logic_comp_8b_extend:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nand_res\[4\] conp_log_8b.vhd(13) " "Inferred latch for \"nand_res\[4\]\" at conp_log_8b.vhd(13)" {  } { { "conp_log_8b.vhd" "" { Text "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_ALU/conp_log_8b.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1675616200214 "|ASK_6|logic_comp_8b_extend:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nand_res\[5\] conp_log_8b.vhd(13) " "Inferred latch for \"nand_res\[5\]\" at conp_log_8b.vhd(13)" {  } { { "conp_log_8b.vhd" "" { Text "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_ALU/conp_log_8b.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1675616200214 "|ASK_6|logic_comp_8b_extend:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nand_res\[6\] conp_log_8b.vhd(13) " "Inferred latch for \"nand_res\[6\]\" at conp_log_8b.vhd(13)" {  } { { "conp_log_8b.vhd" "" { Text "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_ALU/conp_log_8b.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1675616200214 "|ASK_6|logic_comp_8b_extend:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nand_res\[7\] conp_log_8b.vhd(13) " "Inferred latch for \"nand_res\[7\]\" at conp_log_8b.vhd(13)" {  } { { "conp_log_8b.vhd" "" { Text "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_ALU/conp_log_8b.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1675616200214 "|ASK_6|logic_comp_8b_extend:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "and_res\[0\] conp_log_8b.vhd(13) " "Inferred latch for \"and_res\[0\]\" at conp_log_8b.vhd(13)" {  } { { "conp_log_8b.vhd" "" { Text "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_ALU/conp_log_8b.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1675616200214 "|ASK_6|logic_comp_8b_extend:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "and_res\[1\] conp_log_8b.vhd(13) " "Inferred latch for \"and_res\[1\]\" at conp_log_8b.vhd(13)" {  } { { "conp_log_8b.vhd" "" { Text "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_ALU/conp_log_8b.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1675616200214 "|ASK_6|logic_comp_8b_extend:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "and_res\[2\] conp_log_8b.vhd(13) " "Inferred latch for \"and_res\[2\]\" at conp_log_8b.vhd(13)" {  } { { "conp_log_8b.vhd" "" { Text "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_ALU/conp_log_8b.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1675616200214 "|ASK_6|logic_comp_8b_extend:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "and_res\[3\] conp_log_8b.vhd(13) " "Inferred latch for \"and_res\[3\]\" at conp_log_8b.vhd(13)" {  } { { "conp_log_8b.vhd" "" { Text "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_ALU/conp_log_8b.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1675616200214 "|ASK_6|logic_comp_8b_extend:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "and_res\[4\] conp_log_8b.vhd(13) " "Inferred latch for \"and_res\[4\]\" at conp_log_8b.vhd(13)" {  } { { "conp_log_8b.vhd" "" { Text "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_ALU/conp_log_8b.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1675616200214 "|ASK_6|logic_comp_8b_extend:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "and_res\[5\] conp_log_8b.vhd(13) " "Inferred latch for \"and_res\[5\]\" at conp_log_8b.vhd(13)" {  } { { "conp_log_8b.vhd" "" { Text "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_ALU/conp_log_8b.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1675616200214 "|ASK_6|logic_comp_8b_extend:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "and_res\[6\] conp_log_8b.vhd(13) " "Inferred latch for \"and_res\[6\]\" at conp_log_8b.vhd(13)" {  } { { "conp_log_8b.vhd" "" { Text "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_ALU/conp_log_8b.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1675616200215 "|ASK_6|logic_comp_8b_extend:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "and_res\[7\] conp_log_8b.vhd(13) " "Inferred latch for \"and_res\[7\]\" at conp_log_8b.vhd(13)" {  } { { "conp_log_8b.vhd" "" { Text "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_ALU/conp_log_8b.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1675616200215 "|ASK_6|logic_comp_8b_extend:inst15"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_add_8b full_add_8b:inst5 " "Elaborating entity \"full_add_8b\" for hierarchy \"full_add_8b:inst5\"" {  } { { "ASK_6.bdf" "inst5" { Schematic "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_ALU/ASK_6.bdf" { { 224 480 632 336 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675616200215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_add full_add_8b:inst5\|full_add:s0 " "Elaborating entity \"full_add\" for hierarchy \"full_add_8b:inst5\|full_add:s0\"" {  } { { "../../maxPplus_II/wisniewski/full_add_8b.vhd" "s0" { Text "C:/Users/banan/Desktop/maxPplus_II/wisniewski/full_add_8b.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675616200217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1_8b mux2x1_8b:inst1 " "Elaborating entity \"mux2x1_8b\" for hierarchy \"mux2x1_8b:inst1\"" {  } { { "ASK_6.bdf" "inst1" { Schematic "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_ALU/ASK_6.bdf" { { 120 256 424 232 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675616200221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3x1_8b mux3x1_8b:inst " "Elaborating entity \"mux3x1_8b\" for hierarchy \"mux3x1_8b:inst\"" {  } { { "ASK_6.bdf" "inst" { Schematic "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_ALU/ASK_6.bdf" { { 184 944 1112 296 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675616200223 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "inst8 mux4x1_8b " "Node instance \"inst8\" instantiates undefined entity \"mux4x1_8b\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "ASK_6.bdf" "inst8" { Schematic "C:/Users/banan/Desktop/PROJEKT ASK HUBERT/ASK_ALU/ASK_6.bdf" { { 336 944 1112 480 "inst8" "" } } } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1675616200233 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 8 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4770 " "Peak virtual memory: 4770 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1675616200334 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Feb 05 17:56:40 2023 " "Processing ended: Sun Feb 05 17:56:40 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1675616200334 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1675616200334 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1675616200334 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1675616200334 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 8 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 8 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1675616200925 ""}
