<div><span>Q1</span> - <p>Consider the following :</p>

<p>Consider the instruction  which uses the Index addressing mode to load a word of data from memory location  into register .</p>

<p>Execution of this instruction involves the following actions:</p>

<ul>
	<li>(I1) Fetch the instruction from the memory.</li>
	<li>(I2) Decode the instruction to determine the operation to be performed.</li>
	<li>(I3) Add the immediate value  to the contents of .</li>
	<li>(I4) Read register .</li>
	<li>(I5) Use the sum  as the effective address of the source operand, and read the contents of that location in the memory.</li>
	<li>(I6) Increment the program counter.</li>
	<li>(I7) Load the data received from the memory into the destination register, .</li>
</ul>

<p>Which of the following is the most preferred order of execution of the above instruction?</p>

<ol style="list-style-type:upper-alpha">
	<li>I1→I2→I3→I4→I5→I6→I7</li>
	<li>I1→I2→I6→I3→I4→I5→I7</li>
	<li>I1→I6→I2→I4→I3→I5→I7</li>
	<li>I1→I6→I2→I5→I4→I3→I7</li>
</ol><hr style="height:2px;border-width:0;color:gray;background-color:gray"></div><div><span>Q2</span> - A digital computer has a memory unit with 32 bits per word. The instruction set consists of 110 different operations. All instructions have an operation code part (opcode) and two address fields: one for a memory address and one for a register address. This particular system includes eight general-purpose, user-addressable registers. Registers may be loaded directly from memory, and memory may be updated directly from the registers. Direct memory-to-memory data movement operations are not supported. Each instruction is stored in one word of memory.

If X, Y, Z represent the number of bits that are needed for the opcode, for the register field, and bits that are left for the memory address part of the instruction, respectively, then XY + YZ is _________<hr style="height:2px;border-width:0;color:gray;background-color:gray"></div><div><span>Q3</span> - <p>The unsigned integer 3,505,468,161 can be written in 32-bit binary as 11010000  11110001  00110011  00000001. Putting it into four bytes of memory beginning at address 98370 in little-endian   nbsp;fashion would give which picture?</p>

<ol style="list-style-type:upper-alpha">
	<li>[             98370        amp; 98371        amp; 98372        amp; 98373;          11010000    amp; 111100001     amp; 00110011 amp; 00000001<br>;                   ]<br>
	   nbsp;</li>
	<li>[          98370     amp; 98371     amp; 98072     amp; 98373;       00000001 amp; 111100001  amp; 00110011  amp; 11010000;                ]<br>
	   nbsp;</li>
	<li>[       <br>
	98370        amp; 98371        amp; 98372             nbsp;    amp; 98373<br>;          00000001     amp; 00110011     amp; 11110001 amp; 11010000<br>;              <br> ]<br>
	   nbsp;</li>
	<li>[          98370     amp; 98371     amp; 98372     amp; 98373;       00110011  amp; 00000001  amp; 11010000 amp; 111100001;                ]</li>
</ol><hr style="height:2px;border-width:0;color:gray;background-color:gray"></div><div><span>Q4</span> - <p><img src="https://gateoverflow.in/?qa=blob&qa_blobid=5547976518793220835"></p>

<p>Let us define control signals, P and Q, that have the following interpretation</p>

<ul>
	<li>PQ=00 Fetch cycle</li>
	<li>PQ=01 Indirect cycle</li>
	<li>PQ=10 Execute cycle</li>
	<li>PQ=11 Interrupt cycle</li>
</ul>

<p>Which of the following expression boolean expression   nbsp;defines C_4?</p>

<ol style="list-style-type:upper-alpha">
	<li>nbsp;P’   nbsp; t_3</li>
	<li>Pt_3’   nbsp; + Q’t_3</li>
	<li>P’Q’t_3 + PQ’t_3</li>
	<li>P’Q’t_3 + PQt_3</li>
</ol><hr style="height:2px;border-width:0;color:gray;background-color:gray"></div><div><span>Q5</span> - <p>When performing hardware integer arithmetic, we say that overflow has occurred when the mathematically correct result of a computation cannot be represented in the number of bits available for the type being used. Obviously, it is important to be able to detect when an overflow error has occurred.</p>

<p>For the following options, the bit-sequences are 16-bit 2's complement representations of (signed) integer values. For which of the following an overflow occurs when the given two integers are added?</p>

<ol style="list-style-type:upper-alpha">
	<li>0111  1001  1011  1011+0011  1011  1110  1110</li>
	<li>1111  0111  0110  1001+1000  0001  0110  0100</li>
	<li>0001  1100  0110  1111+1111  0111  1110  1101</li>
	<li>1100  1011  1010  1101+0111  1111  0010  1111</li>
</ol><hr style="height:2px;border-width:0;color:gray;background-color:gray"></div><div><span>Q6</span> - <p>Consider two different design enhancements of ALU as follows:</p>

<ol start="1" style="list-style-type:lower-roman">
	<li>A part of a bigger task is improved twenty times than it was before. The other part of the same task constitutes 60% of the overall task time, and it remains unchanged.</li>
	<li>The designer can make changes to improve 20% of the task 100% faster, 35% of the task 4 times faster, and 10% of the task 100 times faster, but it causes the remaining part of the task to perform as bad as 50% slower than before.</li>
</ol>

<p>Which of the following value is the best approximate difference between the two speedups achieved in those two improvements:   nbsp;</p>

<ol start="1" style="list-style-type:upper-alpha">
	<li>0.3567</li>
	<li>0.2667</li>
	<li>0.4875</li>
	<li>0.4325</li>
</ol><hr style="height:2px;border-width:0;color:gray;background-color:gray"></div><div><span>Q7</span> - A 64-bit processor has 64 registers and uses a 20-bit instruction format. It has two types of instructions: M-type and R-type. Each M-type instruction contains an opcode and a memory address. Each R-type instruction contains an opcode and two register names. Main memory is 8 K words, and it is byte addressable.

If there are 10 distinct M-type opcodes, then the maximum number of distinct R-type opcodes is ________<hr style="height:2px;border-width:0;color:gray;background-color:gray"></div><div><span>Q8</span> - Big-Endian(BE) and Little-Endian(LE) change the order in which the bytes of a word are stored in RAM. We typically show the contents of a word, especially if it's an integer, as four hexadecimal pairs of characters.

For example, the hex string  contains four bytes: "ab" is the first, which have the binary value of 1010 and 1011. So the first 8 bits are 10101011. BE/LE specifies whether this byte goes into RAM as the first of the four bytes in the word or as the last.

Suppose Byte 0 in RAM contains the value . Subsequent bytes contain , and . On a Big-Endian system with a 32-bit word, what's the decimal value of the word?<hr style="height:2px;border-width:0;color:gray;background-color:gray"></div><div><span>Q9</span> - <p>Amdahl's Law pertains to the speedup achieved when running a program on parallel processors versus using a single serial processor. In this context, the speedup is the ratio of original running time to improved running time. According to Amdahl's Law, approximately how much speedup could we expect for an unlimited number of processors if 10 percent of a program is sequential( i.e., will not benefit from additional processors) and the remaining part is ideally parallel?</p>

<ol style="list-style-type:upper-alpha">
	<li>10</li>
	<li>20</li>
	<li>40</li>
	<li>Infinite</li>
</ol><hr style="height:2px;border-width:0;color:gray;background-color:gray"></div><div><span>Q10</span> - <p>A particular parallel program computation requires 100 seconds when executed on a single processor. If 40 percent of this computation is “inherently sequential” ( i.e., will not benefit from additional processors), then the theoretically best possible elapsed times for this program running with 2 and 4 processors, respectively, are</p>

<ol style="list-style-type:upper-alpha">
	<li>20 seconds and 10 seconds</li>
	<li>50 seconds and 25 seconds</li>
	<li>70 seconds and 55 seconds</li>
	<li>80 seconds and 70 seconds</li>
</ol><hr style="height:2px;border-width:0;color:gray;background-color:gray"></div><div><span>Q11</span> - <p>A CPU has an arithmetic unit that adds bytes and then sets its V, C, and Z flag bits as follows. The V-bit is set if arithmetic overflow occurs (in two's complement arithmetic). The C-bit is set if a carry-out is generated from the most significant bit during an operation. The Z-bit is set if the result is zero.<br>
What are the values of the V, C, and Z flag bits (in that order) after the 8-bit bytes 1100 1100 and 1000 1111 are added?</p>

<ol style="list-style-type:upper-alpha">
	<li>000</li>
	<li>110</li>
	<li>111</li>
	<li>001</li>
</ol><hr style="height:2px;border-width:0;color:gray;background-color:gray"></div><div><span>Q12</span> - <p>Consider the control unit that adopts the single address field branch control logic. Assume that the control memory is 24 bits wide. The control portion of the micro-instruction format is divided into two fields. A micro-operation field of 13 bits specifies the micro-operations to be performed. An address selection field specifies 8 conditions that will cause a micro-instruction branch.</p>

<p>Which of the following is/are true?</p>

<ol style="list-style-type:upper-alpha">
	<li>8 bits are in the address selection field</li>
	<li>8 bits are in the address field</li>
	<li>the size of the control memory is 768 Bytes</li>
	<li>the size of the control memory is 4096 bits.</li>
</ol><hr style="height:2px;border-width:0;color:gray;background-color:gray"></div><div><span>Q13</span> - <p>Following is a definition of a <strong>widget</strong> and a declaration of an array A that contains 10 widgets. The sizes of a byte, short, Int, and long are 1,2,4 and 8 byte, respectively. Alignment is restricted so that an n-byte field must be located at an address divisible by n.<br>
The fields in a struct are not rearranged; padding is used to ensure alignment. All widgets in A must have the same size.</p>

<pre class="prettyprint linenums lang-c_cpp" data-pbcklang="c_cpp" data-pbcktabsize="4">
struct widget
    short s
    byte b
    long l
    int i
end widget

widget A[10]</pre>

<p><br>
Assuming that A is located at a memory address divisible by 8, what is the total size of A, in bytes?</p>

<ol style="list-style-type:upper-alpha">
	<li>150</li>
	<li>160</li>
	<li>2001</li>
	<li>240</li>
</ol><hr style="height:2px;border-width:0;color:gray;background-color:gray"></div><div><span>Q14</span> - <p>The 8-bit registers M, N, O and P initially have the following values.<br>

    M = 10001111 ; N = 01100010 ; O=01001001 ; P=01110010
<br>
The following assembly code is executed:</p>

<ul>
	<li>M←M⊕N</li>
	<li>M←CSL M</li>
	<li>N←M+N</li>
	<li>O←O∧N</li>
	<li>O←CSR O</li>
	<li>P←P + 1</li>
	<li>P←P + O</li>
</ul>

<p>Determine the 8-bit values in each register after the execution of the above sequence of micro-operations.<br>
CSL: Circular shift left; CSR: Circular shift right; ∧ : logical AND; + : Arithmetic addition<br>
⊕ : logical Ex-or.</p>

<ol style="list-style-type:upper-alpha">
	<li>M=11101101 ; N=00111101 ; O=10000100 ; P=11110111</li>
	<li>M=11011011 ; N=00111101 ; O=10000100 ; P=11110111</li>
	<li>M=11011011 ; N=10111101 ; O=10000100 ; P=11110111</li>
	<li>M=11011011 ; N=00111101 ; O=00001001 ; P=01110011</li>
</ol><hr style="height:2px;border-width:0;color:gray;background-color:gray"></div><div><span>Q15</span> - Consider the following PC-relative addressing mode instruction of RISC instruction set architecture.
I1:
1000:
I2:
1004:
Where the label is used as an offset and 1000 is the memory location from where instruction I1 is fetched. R1, R2, and R3 are general purpose registers.
The BEQ instruction branches the PC if the first source register's contents and the second source register's contents are equal.
If R 1=0 ; R 2=0 and label =20, what is the memory address of the next instruction to be executed?<hr style="height:2px;border-width:0;color:gray;background-color:gray"></div>
      <script>
      let q = [{'contents': '', 'post_id': '380494', 'text': '<p>Consider the following :</p>\n\n<p>Consider the instruction $\\textsf{Load R5, X(R7)}$ which uses the Index addressing mode to load a word of data from memory location $\\textsf{X + [R7]}$ into register $\\textsf{R5}.$</p>\n\n<p>Execution of this instruction involves the following actions:</p>\n\n<ul>\n\t<li>$\\text{(I1)}$ Fetch the instruction from the memory.</li>\n\t<li>$\\text{(I2)}$ Decode the instruction to determine the operation to be performed.</li>\n\t<li>$\\text{(I3)}$ Add the immediate value $\\textsf{X}$ to the contents of $\\textsf{R7}.$</li>\n\t<li>$\\text{(I4)}$ Read register $\\textsf{R7}.$</li>\n\t<li>$\\text{(I5)}$ Use the sum $\\textsf{X + [R7]}$ as the effective address of the source operand, and read the contents of that location in the memory.</li>\n\t<li>$\\text{(I6)}$ Increment the program counter.</li>\n\t<li>$\\text{(I7)}$ Load the data received from the memory into the destination register, $\\textsf{R5}$.</li>\n</ul>\n\n<p>Which of the following is the most preferred order of execution of the above instruction?</p>\n\n<ol style="list-style-type:upper-alpha">\n\t<li>$\\text{I1} \\rightarrow \\text{I2} \\rightarrow \\text{I3} \\rightarrow \\text{I4} \\rightarrow \\text{I5} \\rightarrow \\text{I6} \\rightarrow \\text{I7}$</li>\n\t<li>$\\text{I1} \\rightarrow \\text{I2} \\rightarrow \\text{I6} \\rightarrow \\text{I3} \\rightarrow \\text{I4} \\rightarrow \\text{I5} \\rightarrow \\text{I7}$</li>\n\t<li>$\\text{I1} \\rightarrow \\text{I6} \\rightarrow \\text{I2} \\rightarrow \\text{I4} \\rightarrow \\text{I3} \\rightarrow \\text{I5} \\rightarrow \\text{I7}$</li>\n\t<li>$ \\text{I1} \\rightarrow \\text{I6} \\rightarrow \\text{I2} \\rightarrow \\text{I5} \\rightarrow \\text{I4} \\rightarrow \\text{I3} \\rightarrow \\text{I7}$</li>\n</ol>', 'type': 'Multiple Choice', 'answer': 'c', 'award': 2, 'penalty': '0.6666', 'tags': 'goclasses2024-coa-1,goclasses,co-and-architecture,addressing-modes,2-marks', 'category': 'CO and Architecture'}, {'contents': '', 'post_id': '380502', 'text': 'A digital computer has a memory unit with $32$ bits per word. The instruction set consists of $110$ different operations. All instructions have an operation code part (opcode) and two address fields: one for a memory address and one for a register address. This particular system includes eight general-purpose, user-addressable registers. Registers may be loaded directly from memory, and memory may be updated directly from the registers. Direct memory-to-memory data movement operations are not supported. Each instruction is stored in one word of memory.\n\nIf $\\text{X, Y, Z}$ represent the number of bits that are needed for the opcode, for the register field, and bits that are left for the memory address part of the instruction, respectively, then $\\text{XY + YZ}$ is _________', 'type': 'Numerical', 'answer': '87', 'award': 1, 'penalty': '0.0000', 'tags': 'goclasses2024-coa-1,numerical-answers,goclasses,co-and-architecture,addressing-modes,1-mark', 'category': 'CO and Architecture'}, {'contents': '', 'post_id': '380500', 'text': '<p>The unsigned integer $3,505,468,161$ can be written in $32$-bit binary as $11010000\\; 11110001\\; 00110011\\; 00000001.$ Putting it into four bytes of memory beginning at address $98370$ in little-endian&nbsp;fashion would give which picture?</p>\n\n<ol style="list-style-type:upper-alpha">\n\t<li>$\\begin{array}{|c|c|c|c|}\\hline 98370 &amp; 98371 &amp; 98372 &amp; 98373 \\\\\\hline 11010000 &amp; 111100001 &amp; 00110011 &amp; 00000001<br>\n\t\\\\\\hline \\end{array}$<br>\n\t&nbsp;</li>\n\t<li>$\\begin{array}{|c|c|c|c|}\\hline 98370 &amp; 98371 &amp; 98072 &amp; 98373 \\\\\\hline 00000001 &amp; 111100001 &amp; 00110011 &amp; 11010000\\\\\\hline\\end{array}$<br>\n\t&nbsp;</li>\n\t<li>$\\begin{array}{|c|c|c|c|}<br>\n\t\\hline{98370} &amp; 98371 &amp; 98372&nbsp;&amp; 98373<br>\n\t\\\\\\hline 00000001 &amp; 00110011 &amp; 11110001 &amp; 11010000<br>\n\t\\\\\\hline<br>\n\t\\end{array}$<br>\n\t&nbsp;</li>\n\t<li>$\\begin{array}{|c|c|c|c|}\\hline{98370} &amp; 98371 &amp; 98372 &amp; 98373\\\\\\hline 00110011 &amp; 00000001 &amp; 11010000 &amp; 111100001\\\\\\hline\\end{array}$</li>\n</ol>', 'type': 'Multiple Choice', 'answer': 'c', 'award': 1, 'penalty': '0.3333', 'tags': 'goclasses2024-coa-1,goclasses,co-and-architecture,number-representation,1-mark', 'category': 'CO and Architecture'}, {'contents': '', 'post_id': '380492', 'text': '<p><img alt="" height="448" src="https://gateoverflow.in/?qa=blob&amp;qa_blobid=5547976518793220835" width="768"></p>\n\n<p>Let us define control signals, $\\text{P}$ and $\\text{Q}$, that have the following interpretation</p>\n\n<ul>\n\t<li>$\\mathrm{PQ}=00$ Fetch cycle</li>\n\t<li>$\\mathrm{PQ}=01$ Indirect cycle</li>\n\t<li>$\\mathrm{PQ}=10$ Execute cycle</li>\n\t<li>$\\mathrm{PQ}=11$ Interrupt cycle</li>\n</ul>\n\n<p>Which of the following expression boolean expression&nbsp;defines $\\mathrm{C}_{4}?$</p>\n\n<ol style="list-style-type:upper-alpha">\n\t<li>$&nbsp;\\mathrm{P}’&nbsp; t_{3}$</li>\n\t<li>$Pt_3’&nbsp; + Q’t_3$</li>\n\t<li>$P’Q’t_3 + PQ’t_3$</li>\n\t<li>$P’Q’t_3 + PQt_3$</li>\n</ol>', 'type': 'Multiple Choice', 'answer': 'a', 'award': 2, 'penalty': '0.6666', 'tags': 'goclasses2024-coa-1,goclasses,co-and-architecture,addressing-modes,2-marks', 'category': 'CO and Architecture'}, {'contents': '', 'post_id': '380498', 'text': '<p>When performing hardware integer arithmetic, we say that overflow has occurred when the mathematically correct result of a computation cannot be represented in the number of bits available for the type being used. Obviously, it is important to be able to detect when an overflow error has occurred.</p>\n\n<p>For the following options, the bit-sequences are $16$-bit $2$\'s complement representations of (signed) integer values. For which of the following an overflow occurs when the given two integers are added?</p>\n\n<ol style="list-style-type:upper-alpha">\n\t<li>$0111\\; 1001\\; 1011 \\;1011+0011\\; 1011\\; 1110\\; 1110$</li>\n\t<li>$1111\\; 0111\\; 0110\\; 1001+1000\\; 0001\\; 0110\\; 0100$</li>\n\t<li>$0001\\; 1100\\; 0110\\; 1111+1111\\; 0111\\; 1110\\; 1101$</li>\n\t<li>$1100\\; 1011\\; 1010\\; 1101+0111\\; 1111\\; 0010\\; 1111$</li>\n</ol>', 'type': 'Multiple Select', 'answer': 'a;b', 'award': 1, 'penalty': '0.0000', 'tags': 'goclasses2024-coa-1,goclasses,co-and-architecture,number-representation,multiple-selects,1-mark', 'category': 'CO and Architecture'}, {'contents': '', 'post_id': '380480', 'text': '<p>Consider two different design enhancements of ALU as follows:</p>\n\n<ol start="1" style="list-style-type:lower-roman">\n\t<li>A part of a bigger task is improved twenty times than it was before. The other part of the same task constitutes $60\\%$ of the overall task time, and it remains unchanged.</li>\n\t<li>The designer can make changes to improve $20\\%$ of the task $100\\%$ faster, $35\\%$ of the task $4$ times faster, and $10\\%$ of the task $100$ times faster, but it causes the remaining part of the task to perform as bad as $50\\%$ slower than before.</li>\n</ol>\n\n<p>Which of the following value is the best approximate difference between the two speedups achieved in those two improvements:&nbsp;</p>\n\n<ol start="1" style="list-style-type:upper-alpha">\n\t<li>$0.3567$</li>\n\t<li>$0.2667$</li>\n\t<li>$0.4875$</li>\n\t<li>$0.4325$</li>\n</ol>', 'type': 'Multiple Choice', 'answer': 'c', 'award': 2, 'penalty': '0.6666', 'tags': 'goclasses2024-coa-1,goclasses,co-and-architecture,pipelining,speedup,2-marks', 'category': 'CO and Architecture'}, {'contents': '', 'post_id': '380486', 'text': 'A $64$-bit processor has $64$ registers and uses a $20$-bit instruction format. It has two types of instructions$: \\text{M-type}$ and $\\text{R-type}.$ Each $\\text{M-type}$ instruction contains an opcode and a memory address. Each $\\text{R-type}$ instruction contains an opcode and two register names. Main memory is $8 \\mathrm{K}$ words, and it is byte addressable.\n\nIf there are $10$ distinct $\\text{M-type}$ opcodes, then the maximum number of distinct $\\text{R-type}$ opcodes is ________', 'type': 'Numerical', 'answer': '96', 'award': 2, 'penalty': '0.0000', 'tags': 'goclasses2024-coa-1,numerical-answers,goclasses,co-and-architecture,instruction-format,machine-instruction,2-marks', 'category': 'CO and Architecture'}, {'contents': '', 'post_id': '380478', 'text': 'Big-Endian(BE) and Little-Endian(LE) change the order in which the bytes of a word are stored in RAM. We typically show the contents of a word, especially if it\'s an integer, as four hexadecimal pairs of characters.\n\nFor example, the hex string $\\textsf{0xabcdef12}$ contains four bytes: "$ab$" is the first, which have the binary value of $1010$ and $1011.$ So the first $8$ bits are $10101011.$ BE/LE specifies whether this byte goes into RAM as the first of the four bytes in the word or as the last.\n\nSuppose Byte $0$ in RAM contains the value $\\textsf{0x00}.$ Subsequent bytes contain $\\textsf{0x01,0x40}$, and $\\textsf{0x70}$. On a Big-Endian system with a $32$-bit word, what\'s the decimal value of the word?', 'type': 'Numerical', 'answer': '82032', 'award': 2, 'penalty': '0.0000', 'tags': 'goclasses2024-coa-1,numerical-answers,goclasses,co-and-architecture,number-representation,2-marks', 'category': 'CO and Architecture'}, {'contents': '', 'post_id': '380484', 'text': '<p>Amdahl\'s Law pertains to the speedup achieved when running a program on parallel processors versus using a single serial processor. In this context, the speedup is the ratio of original running time to improved running time. According to Amdahl\'s Law, approximately how much speedup could we expect for an unlimited number of processors if $10$ percent of a program is sequential( i.e., will not benefit from additional processors) and the remaining part is ideally parallel?</p>\n\n<ol style="list-style-type:upper-alpha">\n\t<li>$10 \\textsf{X}$</li>\n\t<li>$20 \\textsf{X}$</li>\n\t<li>$40 \\textsf{X}$</li>\n\t<li>Infinite</li>\n</ol>', 'type': 'Multiple Choice', 'answer': 'a', 'award': 2, 'penalty': '0.6666', 'tags': 'goclasses2024-coa-1,goclasses,co-and-architecture,pipelining,speedup,2-marks', 'category': 'CO and Architecture'}, {'contents': '', 'post_id': '380488', 'text': '<p>A particular parallel program computation requires $100$ seconds when executed on a single processor. If $40$ percent of this computation is “inherently sequential” ( i.e., will not benefit from additional processors), then the theoretically best possible elapsed times for this program running with $2$ and $4$ processors, respectively, are</p>\n\n<ol style="list-style-type:upper-alpha">\n\t<li>$20$ seconds and $10$ seconds</li>\n\t<li>$50$ seconds and $25$ seconds</li>\n\t<li>$70$ seconds and $55$ seconds</li>\n\t<li>$80$ seconds and $70$ seconds</li>\n</ol>', 'type': 'Multiple Choice', 'answer': 'c', 'award': 2, 'penalty': '0.6666', 'tags': 'goclasses2024-coa-1,goclasses,co-and-architecture,pipelining,2-marks', 'category': 'CO and Architecture'}, {'contents': '', 'post_id': '380496', 'text': '<p>A CPU has an arithmetic unit that adds bytes and then sets its $\\mathrm{V}, \\mathrm{C}$, and $\\mathrm{Z}$ flag bits as follows. The $\\mathrm{V}$-bit is set if arithmetic overflow occurs (in two\'s complement arithmetic). The $\\mathrm{C}$-bit is set if a carry-out is generated from the most significant bit during an operation. The $\\mathrm{Z}$-bit is set if the result is zero.<br>\nWhat are the values of the $\\mathrm{V, C,}$ and $\\mathrm{Z}$ flag bits (in that order) after the $8$-bit bytes $1100\\;1100$ and $1000\\;1111$ are added?</p>\n\n<ol style="list-style-type:upper-alpha">\n\t<li>$000$</li>\n\t<li>$110$</li>\n\t<li>$111$</li>\n\t<li>$001$</li>\n</ol>', 'type': 'Multiple Choice', 'answer': 'b', 'award': 2, 'penalty': '0.6666', 'tags': 'goclasses2024-coa-1,goclasses,co-and-architecture,number-representation,2-marks', 'category': 'CO and Architecture'}, {'contents': '', 'post_id': '380476', 'text': '<p>Consider the control unit that adopts the single address field branch control logic. Assume that the control memory is $24$ bits wide. The control portion of the micro-instruction format is divided into two fields. A micro-operation field of $13$ bits specifies the micro-operations to be performed. An address selection field specifies $8$ conditions that will cause a micro-instruction branch.</p>\n\n<p>Which of the following is/are true?</p>\n\n<ol style="list-style-type:upper-alpha">\n\t<li>$8$ bits are in the address selection field</li>\n\t<li>$8$ bits are in the address field</li>\n\t<li>the size of the control memory is $768$ Bytes</li>\n\t<li>the size of the control memory is $4096$ bits.</li>\n</ol>', 'type': 'Multiple Select', 'answer': 'b;c', 'award': 1, 'penalty': '0.0000', 'tags': 'goclasses2024-coa-1,goclasses,co-and-architecture,control-unit,multiple-selects,1-mark', 'category': 'CO and Architecture'}, {'contents': '', 'post_id': '380482', 'text': '<p>Following is a definition of a <strong>widget</strong> and a declaration of an array A that contains $10$ widgets. The sizes of a byte, short, Int, and long are $1,2,4$ and $8$ byte, respectively. Alignment is restricted so that an $n$-byte field must be located at an address divisible by $n.$<br>\nThe fields in a struct are not rearranged; padding is used to ensure alignment. All widgets in $\\mathrm{A}$ must have the same size.</p>\n\n<pre class="prettyprint linenums lang-c_cpp" data-pbcklang="c_cpp" data-pbcktabsize="4">\nstruct widget\n    short s\n    byte b\n    long l\n    int i\nend widget\n\nwidget A[10]</pre>\n\n<p><br>\nAssuming that $\\mathrm{A}$ is located at a memory address divisible by $8,$ what is the total size of $\\mathrm{A}$, in bytes?</p>\n\n<ol style="list-style-type:upper-alpha">\n\t<li>$150$</li>\n\t<li>$160$</li>\n\t<li>$2001$</li>\n\t<li>$240$</li>\n</ol>', 'type': 'Multiple Choice', 'answer': 'd', 'award': 2, 'penalty': '0.6666', 'tags': 'goclasses2024-coa-1,goclasses,co-and-architecture,memory-management,2-marks', 'category': 'CO and Architecture'}, {'contents': '', 'post_id': '380490', 'text': '<p>The $8$-bit registers $\\text{M, N, O}$ and $\\text{P}$ initially have the following values.<br>\n$$\\text{M} = 10001111 ; \\text{N} = 01100010 ; \\text{O}=01001001 ; \\text{P}=01110010$$<br>\nThe following assembly code is executed:</p>\n\n<ul>\n\t<li>$\\text{M} \\leftarrow \\text{M} \\oplus \\text{N}$</li>\n\t<li>$\\text{M} \\leftarrow \\text{CSL M}$</li>\n\t<li>$\\text{N} \\leftarrow \\text{M+N}$</li>\n\t<li>$\\text{O} \\leftarrow \\text{O} \\wedge \\text{N}$</li>\n\t<li>$\\text{O} \\leftarrow \\text{CSR O}$</li>\n\t<li>$\\text{P} \\leftarrow \\text{P + 1}$</li>\n\t<li>$\\text{P} \\leftarrow \\text{P + O}$</li>\n</ul>\n\n<p>Determine the $8$-bit values in each register after the execution of the above sequence of micro-operations.<br>\n$\\text{CSL}:$ Circular shift left; $\\text{CSR}:$ Circular shift right; $\\wedge :$ logical AND; $+ :$ Arithmetic addition<br>\n$\\oplus :$ logical Ex-or.</p>\n\n<ol style="list-style-type:upper-alpha">\n\t<li>$\\text{M}=11101101 ; \\text{N}=00111101 ; \\text{O}=10000100 ; \\text{P}=11110111$</li>\n\t<li>$\\text{M}=11011011 ; \\text{N}=00111101 ; \\text{O}=10000100 ; \\text{P}=11110111$</li>\n\t<li>$\\text{M}=11011011 ; \\text{N}=10111101 ; \\text{O}=10000100 ; \\text{P}=11110111$</li>\n\t<li>$\\text{M}=11011011 ; \\text{N}=00111101 ; \\text{O}=00001001 ; \\text{P}=01110011$</li>\n</ol>', 'type': 'Multiple Choice', 'answer': 'b', 'award': 2, 'penalty': '0.6666', 'tags': 'goclasses2024-coa-1,goclasses,co-and-architecture,number-representation,2-marks', 'category': 'CO and Architecture'}, {'contents': '', 'post_id': '380504', 'text': "Consider the following PC-relative addressing mode instruction of RISC instruction set architecture.\n$\\text{I1:}$\n$1000: \\textsf{BEQ R1, R2, label}$\n$\\text{I2:}$\n$1004: \\textsf{ADD R1, R2, R3}$\nWhere the label is used as an offset and $1000$ is the memory location from where instruction $\\text{I1}$ is fetched. $\\text{R1, R2},$ and $\\text{R3}$ are general purpose registers.\nThe BEQ instruction branches the PC if the first source register's contents and the second source register's contents are equal.\nIf $\\mathrm{R} 1=0 ; \\mathrm{R} 2=0$ and label $=20$, what is the memory address of the next instruction to be executed?", 'type': 'Numerical', 'answer': '1024', 'award': 1, 'penalty': '0.0000', 'tags': 'goclasses2024-coa-1,numerical-answers,goclasses,co-and-architecture,addressing-modes,1-mark', 'category': 'CO and Architecture'}]
      let data={'name': 'GO Classes Test Series 2024 | CO and Architecture | Test 1', 'duration': '45', 'total_qs': '15', 'total_qs_one': 5, 'total_qs_two': 10, 'apti_num_qs': 0, 'technical_num_qs': 15, 'apti_marks': 0, 'technical_marks': 25, 'total_marks': 25, 'num_options': '4', 'section': [{'name': 'Technical', 'num_qs': 15, 'marks': 25, 'question': [{'contents': '', 'post_id': '380494', 'text': '<p>Consider the following :</p>\n\n<p>Consider the instruction $\\textsf{Load R5, X(R7)}$ which uses the Index addressing mode to load a word of data from memory location $\\textsf{X + [R7]}$ into register $\\textsf{R5}.$</p>\n\n<p>Execution of this instruction involves the following actions:</p>\n\n<ul>\n\t<li>$\\text{(I1)}$ Fetch the instruction from the memory.</li>\n\t<li>$\\text{(I2)}$ Decode the instruction to determine the operation to be performed.</li>\n\t<li>$\\text{(I3)}$ Add the immediate value $\\textsf{X}$ to the contents of $\\textsf{R7}.$</li>\n\t<li>$\\text{(I4)}$ Read register $\\textsf{R7}.$</li>\n\t<li>$\\text{(I5)}$ Use the sum $\\textsf{X + [R7]}$ as the effective address of the source operand, and read the contents of that location in the memory.</li>\n\t<li>$\\text{(I6)}$ Increment the program counter.</li>\n\t<li>$\\text{(I7)}$ Load the data received from the memory into the destination register, $\\textsf{R5}$.</li>\n</ul>\n\n<p>Which of the following is the most preferred order of execution of the above instruction?</p>\n\n<ol style="list-style-type:upper-alpha">\n\t<li>$\\text{I1} \\rightarrow \\text{I2} \\rightarrow \\text{I3} \\rightarrow \\text{I4} \\rightarrow \\text{I5} \\rightarrow \\text{I6} \\rightarrow \\text{I7}$</li>\n\t<li>$\\text{I1} \\rightarrow \\text{I2} \\rightarrow \\text{I6} \\rightarrow \\text{I3} \\rightarrow \\text{I4} \\rightarrow \\text{I5} \\rightarrow \\text{I7}$</li>\n\t<li>$\\text{I1} \\rightarrow \\text{I6} \\rightarrow \\text{I2} \\rightarrow \\text{I4} \\rightarrow \\text{I3} \\rightarrow \\text{I5} \\rightarrow \\text{I7}$</li>\n\t<li>$ \\text{I1} \\rightarrow \\text{I6} \\rightarrow \\text{I2} \\rightarrow \\text{I5} \\rightarrow \\text{I4} \\rightarrow \\text{I3} \\rightarrow \\text{I7}$</li>\n</ol>', 'type': 'Multiple Choice', 'answer': 'c', 'award': 2, 'penalty': '0.6666', 'tags': 'goclasses2024-coa-1,goclasses,co-and-architecture,addressing-modes,2-marks', 'category': 'CO and Architecture'}, {'contents': '', 'post_id': '380502', 'text': 'A digital computer has a memory unit with $32$ bits per word. The instruction set consists of $110$ different operations. All instructions have an operation code part (opcode) and two address fields: one for a memory address and one for a register address. This particular system includes eight general-purpose, user-addressable registers. Registers may be loaded directly from memory, and memory may be updated directly from the registers. Direct memory-to-memory data movement operations are not supported. Each instruction is stored in one word of memory.\n\nIf $\\text{X, Y, Z}$ represent the number of bits that are needed for the opcode, for the register field, and bits that are left for the memory address part of the instruction, respectively, then $\\text{XY + YZ}$ is _________', 'type': 'Numerical', 'answer': '87', 'award': 1, 'penalty': '0.0000', 'tags': 'goclasses2024-coa-1,numerical-answers,goclasses,co-and-architecture,addressing-modes,1-mark', 'category': 'CO and Architecture'}, {'contents': '', 'post_id': '380500', 'text': '<p>The unsigned integer $3,505,468,161$ can be written in $32$-bit binary as $11010000\\; 11110001\\; 00110011\\; 00000001.$ Putting it into four bytes of memory beginning at address $98370$ in little-endian&nbsp;fashion would give which picture?</p>\n\n<ol style="list-style-type:upper-alpha">\n\t<li>$\\begin{array}{|c|c|c|c|}\\hline 98370 &amp; 98371 &amp; 98372 &amp; 98373 \\\\\\hline 11010000 &amp; 111100001 &amp; 00110011 &amp; 00000001<br>\n\t\\\\\\hline \\end{array}$<br>\n\t&nbsp;</li>\n\t<li>$\\begin{array}{|c|c|c|c|}\\hline 98370 &amp; 98371 &amp; 98072 &amp; 98373 \\\\\\hline 00000001 &amp; 111100001 &amp; 00110011 &amp; 11010000\\\\\\hline\\end{array}$<br>\n\t&nbsp;</li>\n\t<li>$\\begin{array}{|c|c|c|c|}<br>\n\t\\hline{98370} &amp; 98371 &amp; 98372&nbsp;&amp; 98373<br>\n\t\\\\\\hline 00000001 &amp; 00110011 &amp; 11110001 &amp; 11010000<br>\n\t\\\\\\hline<br>\n\t\\end{array}$<br>\n\t&nbsp;</li>\n\t<li>$\\begin{array}{|c|c|c|c|}\\hline{98370} &amp; 98371 &amp; 98372 &amp; 98373\\\\\\hline 00110011 &amp; 00000001 &amp; 11010000 &amp; 111100001\\\\\\hline\\end{array}$</li>\n</ol>', 'type': 'Multiple Choice', 'answer': 'c', 'award': 1, 'penalty': '0.3333', 'tags': 'goclasses2024-coa-1,goclasses,co-and-architecture,number-representation,1-mark', 'category': 'CO and Architecture'}, {'contents': '', 'post_id': '380492', 'text': '<p><img alt="" height="448" src="https://gateoverflow.in/?qa=blob&amp;qa_blobid=5547976518793220835" width="768"></p>\n\n<p>Let us define control signals, $\\text{P}$ and $\\text{Q}$, that have the following interpretation</p>\n\n<ul>\n\t<li>$\\mathrm{PQ}=00$ Fetch cycle</li>\n\t<li>$\\mathrm{PQ}=01$ Indirect cycle</li>\n\t<li>$\\mathrm{PQ}=10$ Execute cycle</li>\n\t<li>$\\mathrm{PQ}=11$ Interrupt cycle</li>\n</ul>\n\n<p>Which of the following expression boolean expression&nbsp;defines $\\mathrm{C}_{4}?$</p>\n\n<ol style="list-style-type:upper-alpha">\n\t<li>$&nbsp;\\mathrm{P}’&nbsp; t_{3}$</li>\n\t<li>$Pt_3’&nbsp; + Q’t_3$</li>\n\t<li>$P’Q’t_3 + PQ’t_3$</li>\n\t<li>$P’Q’t_3 + PQt_3$</li>\n</ol>', 'type': 'Multiple Choice', 'answer': 'a', 'award': 2, 'penalty': '0.6666', 'tags': 'goclasses2024-coa-1,goclasses,co-and-architecture,addressing-modes,2-marks', 'category': 'CO and Architecture'}, {'contents': '', 'post_id': '380498', 'text': '<p>When performing hardware integer arithmetic, we say that overflow has occurred when the mathematically correct result of a computation cannot be represented in the number of bits available for the type being used. Obviously, it is important to be able to detect when an overflow error has occurred.</p>\n\n<p>For the following options, the bit-sequences are $16$-bit $2$\'s complement representations of (signed) integer values. For which of the following an overflow occurs when the given two integers are added?</p>\n\n<ol style="list-style-type:upper-alpha">\n\t<li>$0111\\; 1001\\; 1011 \\;1011+0011\\; 1011\\; 1110\\; 1110$</li>\n\t<li>$1111\\; 0111\\; 0110\\; 1001+1000\\; 0001\\; 0110\\; 0100$</li>\n\t<li>$0001\\; 1100\\; 0110\\; 1111+1111\\; 0111\\; 1110\\; 1101$</li>\n\t<li>$1100\\; 1011\\; 1010\\; 1101+0111\\; 1111\\; 0010\\; 1111$</li>\n</ol>', 'type': 'Multiple Select', 'answer': 'a;b', 'award': 1, 'penalty': '0.0000', 'tags': 'goclasses2024-coa-1,goclasses,co-and-architecture,number-representation,multiple-selects,1-mark', 'category': 'CO and Architecture'}, {'contents': '', 'post_id': '380480', 'text': '<p>Consider two different design enhancements of ALU as follows:</p>\n\n<ol start="1" style="list-style-type:lower-roman">\n\t<li>A part of a bigger task is improved twenty times than it was before. The other part of the same task constitutes $60\\%$ of the overall task time, and it remains unchanged.</li>\n\t<li>The designer can make changes to improve $20\\%$ of the task $100\\%$ faster, $35\\%$ of the task $4$ times faster, and $10\\%$ of the task $100$ times faster, but it causes the remaining part of the task to perform as bad as $50\\%$ slower than before.</li>\n</ol>\n\n<p>Which of the following value is the best approximate difference between the two speedups achieved in those two improvements:&nbsp;</p>\n\n<ol start="1" style="list-style-type:upper-alpha">\n\t<li>$0.3567$</li>\n\t<li>$0.2667$</li>\n\t<li>$0.4875$</li>\n\t<li>$0.4325$</li>\n</ol>', 'type': 'Multiple Choice', 'answer': 'c', 'award': 2, 'penalty': '0.6666', 'tags': 'goclasses2024-coa-1,goclasses,co-and-architecture,pipelining,speedup,2-marks', 'category': 'CO and Architecture'}, {'contents': '', 'post_id': '380486', 'text': 'A $64$-bit processor has $64$ registers and uses a $20$-bit instruction format. It has two types of instructions$: \\text{M-type}$ and $\\text{R-type}.$ Each $\\text{M-type}$ instruction contains an opcode and a memory address. Each $\\text{R-type}$ instruction contains an opcode and two register names. Main memory is $8 \\mathrm{K}$ words, and it is byte addressable.\n\nIf there are $10$ distinct $\\text{M-type}$ opcodes, then the maximum number of distinct $\\text{R-type}$ opcodes is ________', 'type': 'Numerical', 'answer': '96', 'award': 2, 'penalty': '0.0000', 'tags': 'goclasses2024-coa-1,numerical-answers,goclasses,co-and-architecture,instruction-format,machine-instruction,2-marks', 'category': 'CO and Architecture'}, {'contents': '', 'post_id': '380478', 'text': 'Big-Endian(BE) and Little-Endian(LE) change the order in which the bytes of a word are stored in RAM. We typically show the contents of a word, especially if it\'s an integer, as four hexadecimal pairs of characters.\n\nFor example, the hex string $\\textsf{0xabcdef12}$ contains four bytes: "$ab$" is the first, which have the binary value of $1010$ and $1011.$ So the first $8$ bits are $10101011.$ BE/LE specifies whether this byte goes into RAM as the first of the four bytes in the word or as the last.\n\nSuppose Byte $0$ in RAM contains the value $\\textsf{0x00}.$ Subsequent bytes contain $\\textsf{0x01,0x40}$, and $\\textsf{0x70}$. On a Big-Endian system with a $32$-bit word, what\'s the decimal value of the word?', 'type': 'Numerical', 'answer': '82032', 'award': 2, 'penalty': '0.0000', 'tags': 'goclasses2024-coa-1,numerical-answers,goclasses,co-and-architecture,number-representation,2-marks', 'category': 'CO and Architecture'}, {'contents': '', 'post_id': '380484', 'text': '<p>Amdahl\'s Law pertains to the speedup achieved when running a program on parallel processors versus using a single serial processor. In this context, the speedup is the ratio of original running time to improved running time. According to Amdahl\'s Law, approximately how much speedup could we expect for an unlimited number of processors if $10$ percent of a program is sequential( i.e., will not benefit from additional processors) and the remaining part is ideally parallel?</p>\n\n<ol style="list-style-type:upper-alpha">\n\t<li>$10 \\textsf{X}$</li>\n\t<li>$20 \\textsf{X}$</li>\n\t<li>$40 \\textsf{X}$</li>\n\t<li>Infinite</li>\n</ol>', 'type': 'Multiple Choice', 'answer': 'a', 'award': 2, 'penalty': '0.6666', 'tags': 'goclasses2024-coa-1,goclasses,co-and-architecture,pipelining,speedup,2-marks', 'category': 'CO and Architecture'}, {'contents': '', 'post_id': '380488', 'text': '<p>A particular parallel program computation requires $100$ seconds when executed on a single processor. If $40$ percent of this computation is “inherently sequential” ( i.e., will not benefit from additional processors), then the theoretically best possible elapsed times for this program running with $2$ and $4$ processors, respectively, are</p>\n\n<ol style="list-style-type:upper-alpha">\n\t<li>$20$ seconds and $10$ seconds</li>\n\t<li>$50$ seconds and $25$ seconds</li>\n\t<li>$70$ seconds and $55$ seconds</li>\n\t<li>$80$ seconds and $70$ seconds</li>\n</ol>', 'type': 'Multiple Choice', 'answer': 'c', 'award': 2, 'penalty': '0.6666', 'tags': 'goclasses2024-coa-1,goclasses,co-and-architecture,pipelining,2-marks', 'category': 'CO and Architecture'}, {'contents': '', 'post_id': '380496', 'text': '<p>A CPU has an arithmetic unit that adds bytes and then sets its $\\mathrm{V}, \\mathrm{C}$, and $\\mathrm{Z}$ flag bits as follows. The $\\mathrm{V}$-bit is set if arithmetic overflow occurs (in two\'s complement arithmetic). The $\\mathrm{C}$-bit is set if a carry-out is generated from the most significant bit during an operation. The $\\mathrm{Z}$-bit is set if the result is zero.<br>\nWhat are the values of the $\\mathrm{V, C,}$ and $\\mathrm{Z}$ flag bits (in that order) after the $8$-bit bytes $1100\\;1100$ and $1000\\;1111$ are added?</p>\n\n<ol style="list-style-type:upper-alpha">\n\t<li>$000$</li>\n\t<li>$110$</li>\n\t<li>$111$</li>\n\t<li>$001$</li>\n</ol>', 'type': 'Multiple Choice', 'answer': 'b', 'award': 2, 'penalty': '0.6666', 'tags': 'goclasses2024-coa-1,goclasses,co-and-architecture,number-representation,2-marks', 'category': 'CO and Architecture'}, {'contents': '', 'post_id': '380476', 'text': '<p>Consider the control unit that adopts the single address field branch control logic. Assume that the control memory is $24$ bits wide. The control portion of the micro-instruction format is divided into two fields. A micro-operation field of $13$ bits specifies the micro-operations to be performed. An address selection field specifies $8$ conditions that will cause a micro-instruction branch.</p>\n\n<p>Which of the following is/are true?</p>\n\n<ol style="list-style-type:upper-alpha">\n\t<li>$8$ bits are in the address selection field</li>\n\t<li>$8$ bits are in the address field</li>\n\t<li>the size of the control memory is $768$ Bytes</li>\n\t<li>the size of the control memory is $4096$ bits.</li>\n</ol>', 'type': 'Multiple Select', 'answer': 'b;c', 'award': 1, 'penalty': '0.0000', 'tags': 'goclasses2024-coa-1,goclasses,co-and-architecture,control-unit,multiple-selects,1-mark', 'category': 'CO and Architecture'}, {'contents': '', 'post_id': '380482', 'text': '<p>Following is a definition of a <strong>widget</strong> and a declaration of an array A that contains $10$ widgets. The sizes of a byte, short, Int, and long are $1,2,4$ and $8$ byte, respectively. Alignment is restricted so that an $n$-byte field must be located at an address divisible by $n.$<br>\nThe fields in a struct are not rearranged; padding is used to ensure alignment. All widgets in $\\mathrm{A}$ must have the same size.</p>\n\n<pre class="prettyprint linenums lang-c_cpp" data-pbcklang="c_cpp" data-pbcktabsize="4">\nstruct widget\n    short s\n    byte b\n    long l\n    int i\nend widget\n\nwidget A[10]</pre>\n\n<p><br>\nAssuming that $\\mathrm{A}$ is located at a memory address divisible by $8,$ what is the total size of $\\mathrm{A}$, in bytes?</p>\n\n<ol style="list-style-type:upper-alpha">\n\t<li>$150$</li>\n\t<li>$160$</li>\n\t<li>$2001$</li>\n\t<li>$240$</li>\n</ol>', 'type': 'Multiple Choice', 'answer': 'd', 'award': 2, 'penalty': '0.6666', 'tags': 'goclasses2024-coa-1,goclasses,co-and-architecture,memory-management,2-marks', 'category': 'CO and Architecture'}, {'contents': '', 'post_id': '380490', 'text': '<p>The $8$-bit registers $\\text{M, N, O}$ and $\\text{P}$ initially have the following values.<br>\n$$\\text{M} = 10001111 ; \\text{N} = 01100010 ; \\text{O}=01001001 ; \\text{P}=01110010$$<br>\nThe following assembly code is executed:</p>\n\n<ul>\n\t<li>$\\text{M} \\leftarrow \\text{M} \\oplus \\text{N}$</li>\n\t<li>$\\text{M} \\leftarrow \\text{CSL M}$</li>\n\t<li>$\\text{N} \\leftarrow \\text{M+N}$</li>\n\t<li>$\\text{O} \\leftarrow \\text{O} \\wedge \\text{N}$</li>\n\t<li>$\\text{O} \\leftarrow \\text{CSR O}$</li>\n\t<li>$\\text{P} \\leftarrow \\text{P + 1}$</li>\n\t<li>$\\text{P} \\leftarrow \\text{P + O}$</li>\n</ul>\n\n<p>Determine the $8$-bit values in each register after the execution of the above sequence of micro-operations.<br>\n$\\text{CSL}:$ Circular shift left; $\\text{CSR}:$ Circular shift right; $\\wedge :$ logical AND; $+ :$ Arithmetic addition<br>\n$\\oplus :$ logical Ex-or.</p>\n\n<ol style="list-style-type:upper-alpha">\n\t<li>$\\text{M}=11101101 ; \\text{N}=00111101 ; \\text{O}=10000100 ; \\text{P}=11110111$</li>\n\t<li>$\\text{M}=11011011 ; \\text{N}=00111101 ; \\text{O}=10000100 ; \\text{P}=11110111$</li>\n\t<li>$\\text{M}=11011011 ; \\text{N}=10111101 ; \\text{O}=10000100 ; \\text{P}=11110111$</li>\n\t<li>$\\text{M}=11011011 ; \\text{N}=00111101 ; \\text{O}=00001001 ; \\text{P}=01110011$</li>\n</ol>', 'type': 'Multiple Choice', 'answer': 'b', 'award': 2, 'penalty': '0.6666', 'tags': 'goclasses2024-coa-1,goclasses,co-and-architecture,number-representation,2-marks', 'category': 'CO and Architecture'}, {'contents': '', 'post_id': '380504', 'text': "Consider the following PC-relative addressing mode instruction of RISC instruction set architecture.\n$\\text{I1:}$\n$1000: \\textsf{BEQ R1, R2, label}$\n$\\text{I2:}$\n$1004: \\textsf{ADD R1, R2, R3}$\nWhere the label is used as an offset and $1000$ is the memory location from where instruction $\\text{I1}$ is fetched. $\\text{R1, R2},$ and $\\text{R3}$ are general purpose registers.\nThe BEQ instruction branches the PC if the first source register's contents and the second source register's contents are equal.\nIf $\\mathrm{R} 1=0 ; \\mathrm{R} 2=0$ and label $=20$, what is the memory address of the next instruction to be executed?", 'type': 'Numerical', 'answer': '1024', 'award': 1, 'penalty': '0.0000', 'tags': 'goclasses2024-coa-1,numerical-answers,goclasses,co-and-architecture,addressing-modes,1-mark', 'category': 'CO and Architecture'}]}]}
      </script>
      