#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Jul  1 18:18:48 2019
# Process ID: 11280
# Current directory: D:/V/VHDL-Projects/T01_HelloWorld
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15620 D:\V\VHDL-Projects\T01_HelloWorld\T01_HelloWorld.xpr
# Log file: D:/V/VHDL-Projects/T01_HelloWorld/vivado.log
# Journal file: D:/V/VHDL-Projects/T01_HelloWorld\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/V/VHDL-Projects/T01_HelloWorld/T01_HelloWorld.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/V/Vivado-2019/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:33 ; elapsed = 00:00:11 . Memory (MB): peak = 708.473 ; gain = 51.621
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/V/VHDLwhiz_tutorials/exercises/T01_HelloWorldTb.vhd] -no_script -reset -force -quiet
remove_files  D:/V/VHDLwhiz_tutorials/exercises/T01_HelloWorldTb.vhd
import_files -norecurse D:/V/VHDLwhiz_tutorials/exercises/T01_HelloWorldTb.vhd
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/V/VHDL-Projects/T01_HelloWorld/T01_HelloWorld.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'T01_HelloWorldTb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/V/VHDL-Projects/T01_HelloWorld/T01_HelloWorld.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj T01_HelloWorldTb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/V/VHDL-Projects/T01_HelloWorld/T01_HelloWorld.srcs/sources_1/imports/exercises/T01_HelloWorldTb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'T01_HelloWorldTb'
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/V/VHDL-Projects/T01_HelloWorld/T01_HelloWorld.sim/sim_1/behav/xsim'
"xelab -wto 3045efebb63945fcb340d00b565651ef --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot T01_HelloWorldTb_behav xil_defaultlib.T01_HelloWorldTb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/V/Vivado-2019/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 3045efebb63945fcb340d00b565651ef --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot T01_HelloWorldTb_behav xil_defaultlib.T01_HelloWorldTb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling architecture sim of entity xil_defaultlib.t01_helloworldtb
Built simulation snapshot T01_HelloWorldTb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 795.758 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/V/VHDL-Projects/T01_HelloWorld/T01_HelloWorld.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "T01_HelloWorldTb_behav -key {Behavioral:sim_1:Functional:T01_HelloWorldTb} -tclbatch {T01_HelloWorldTb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source T01_HelloWorldTb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Simtcl 6-168] No object found for the given pattern.
WARNING: [Add_Wave-1] No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console.
# run 1000ns
Note: Hello World
Time: 0 ps  Iteration: 0  Process: /T01_HelloWorldTb/line__7  File: D:/V/VHDL-Projects/T01_HelloWorld/T01_HelloWorld.srcs/sources_1/imports/exercises/T01_HelloWorldTb.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'T01_HelloWorldTb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 809.207 ; gain = 13.449
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jul  1 18:24:30 2019...
