=====
SETUP
18.638
22.723
41.361
clk_ibuf
0.000
2.088
CPU/ID_EX/EX_IMMop_s0
4.359
4.591
CPU/EX/ALU_Bin_2_s0
5.643
6.160
CPU/EX/ALU/mult_64_s1
8.446
12.086
CPU/EX/ALU/mem_addr_6_s7
12.770
13.141
CPU/EX/ALU/mem_addr_6_s2
13.797
14.250
CPU/EX/ALU/mem_addr_6_s
14.939
15.456
CPU/WB/EX_WB_data_7_s4
16.435
16.952
CPU/WB/EX_WB_data_4_s3
17.835
18.390
CPU/WB/EX_WB_data_4_s1
18.787
19.304
CPU/WB/EX_WB_data_4_s0
19.964
20.417
CPU/ID_EX/n59_s3
20.848
21.219
CPU/ID_EX/n59_s2
22.174
22.723
CPU/ID_EX/EX_RS_4_s0
22.723
=====
SETUP
18.820
22.541
41.361
clk_ibuf
0.000
2.088
CPU/IF/pc_2_s1
4.359
4.591
BUS/inst_mem/rom16_inst_11
7.876
8.393
BUS/inst_mem/mux_inst_693
10.238
10.609
BUS/inst_mem/mux_inst_725
11.098
11.653
BUS/inst_mem/mux_inst_741
11.824
12.379
BUS/inst_mem/mux_inst_749
12.776
13.331
BUS/inst_mem/mux_inst_753
13.501
14.018
BUS/inst_mem/mux_inst_755
14.023
14.578
CPU/CLINT/csr_state.S_CSR_MEPC_s9
15.808
16.270
CPU/CLINT/csr_state.S_CSR_MEPC_s7
16.271
16.724
CPU/CLINT/csr_state.S_CSR_MEPC_s5
17.332
17.703
CPU/CLINT/csr_state.S_CSR_MEPC_s4
18.906
19.277
CPU/ID_EX/n89_s4
19.533
20.050
CPU/ID_EX/n93_s4
21.397
21.967
CPU/ID_EX/n93_s2
21.971
22.541
CPU/ID_EX/EX_mem_ctrl_s0
22.541
=====
SETUP
18.820
22.541
41.361
clk_ibuf
0.000
2.088
CPU/IF/pc_2_s1
4.359
4.591
BUS/inst_mem/rom16_inst_11
7.876
8.393
BUS/inst_mem/mux_inst_693
10.238
10.609
BUS/inst_mem/mux_inst_725
11.098
11.653
BUS/inst_mem/mux_inst_741
11.824
12.379
BUS/inst_mem/mux_inst_749
12.776
13.331
BUS/inst_mem/mux_inst_753
13.501
14.018
BUS/inst_mem/mux_inst_755
14.023
14.578
CPU/CLINT/csr_state.S_CSR_MEPC_s9
15.808
16.270
CPU/CLINT/csr_state.S_CSR_MEPC_s7
16.271
16.724
CPU/CLINT/csr_state.S_CSR_MEPC_s5
17.332
17.703
CPU/CLINT/csr_state.S_CSR_MEPC_s4
18.906
19.277
CPU/ID_EX/n89_s4
19.533
20.050
CPU/ID_EX/n93_s4
21.397
21.967
CPU/ID_EX/n90_s2
21.971
22.541
CPU/ID_EX/EX_RWSel_s0
22.541
=====
SETUP
18.844
22.518
41.361
clk_ibuf
0.000
2.088
CPU/IF/pc_2_s1
4.359
4.591
BUS/inst_mem/rom16_inst_11
7.876
8.393
BUS/inst_mem/mux_inst_693
10.238
10.609
BUS/inst_mem/mux_inst_725
11.098
11.653
BUS/inst_mem/mux_inst_741
11.824
12.379
BUS/inst_mem/mux_inst_749
12.776
13.331
BUS/inst_mem/mux_inst_753
13.501
14.018
BUS/inst_mem/mux_inst_755
14.023
14.578
CPU/CLINT/csr_state.S_CSR_MEPC_s9
15.808
16.270
CPU/CLINT/csr_state.S_CSR_MEPC_s7
16.271
16.724
CPU/CLINT/csr_state.S_CSR_MEPC_s5
17.332
17.703
CPU/CLINT/csr_state.S_CSR_MEPC_s4
18.906
19.277
CPU/ID_EX/n89_s4
19.533
20.050
CPU/ID_EX/n80_s4
21.397
21.946
CPU/ID_EX/n80_s2
21.948
22.518
CPU/ID_EX/EX_CSR_wr_s0
22.518
=====
SETUP
18.848
22.514
41.361
clk_ibuf
0.000
2.088
CPU/IF/pc_2_s1
4.359
4.591
BUS/inst_mem/rom16_inst_11
7.876
8.393
BUS/inst_mem/mux_inst_693
10.238
10.609
BUS/inst_mem/mux_inst_725
11.098
11.653
BUS/inst_mem/mux_inst_741
11.824
12.379
BUS/inst_mem/mux_inst_749
12.776
13.331
BUS/inst_mem/mux_inst_753
13.501
14.018
BUS/inst_mem/mux_inst_755
14.023
14.578
CPU/CLINT/csr_state.S_CSR_MEPC_s9
15.808
16.270
CPU/CLINT/csr_state.S_CSR_MEPC_s7
16.271
16.724
CPU/CLINT/csr_state.S_CSR_MEPC_s5
17.332
17.703
CPU/CLINT/csr_state.S_CSR_MEPC_s4
18.906
19.277
CPU/ID_EX/n89_s4
19.533
20.050
CPU/ID_EX/n93_s4
21.397
21.967
CPU/ID_EX/n91_s3
22.143
22.514
CPU/ID_EX/EX_ABSel_s0
22.514
=====
SETUP
19.107
22.254
41.361
clk_ibuf
0.000
2.088
CPU/IF/pc_2_s1
4.359
4.591
BUS/inst_mem/rom16_inst_11
7.876
8.393
BUS/inst_mem/mux_inst_693
10.238
10.609
BUS/inst_mem/mux_inst_725
11.098
11.653
BUS/inst_mem/mux_inst_741
11.824
12.379
BUS/inst_mem/mux_inst_749
12.776
13.331
BUS/inst_mem/mux_inst_753
13.501
14.018
BUS/inst_mem/mux_inst_755
14.023
14.578
CPU/CLINT/csr_state.S_CSR_MEPC_s9
15.808
16.270
CPU/CLINT/csr_state.S_CSR_MEPC_s7
16.271
16.724
CPU/CLINT/csr_state.S_CSR_MEPC_s5
17.332
17.703
CPU/CLINT/csr_state.S_CSR_MEPC_s4
18.906
19.277
CPU/ID_EX/n89_s4
19.533
20.050
CPU/ID_EX/n61_s2
21.684
22.254
CPU/ID_EX/EX_RS_2_s0
22.254
=====
SETUP
19.107
22.254
41.361
clk_ibuf
0.000
2.088
CPU/IF/pc_2_s1
4.359
4.591
BUS/inst_mem/rom16_inst_11
7.876
8.393
BUS/inst_mem/mux_inst_693
10.238
10.609
BUS/inst_mem/mux_inst_725
11.098
11.653
BUS/inst_mem/mux_inst_741
11.824
12.379
BUS/inst_mem/mux_inst_749
12.776
13.331
BUS/inst_mem/mux_inst_753
13.501
14.018
BUS/inst_mem/mux_inst_755
14.023
14.578
CPU/CLINT/csr_state.S_CSR_MEPC_s9
15.808
16.270
CPU/CLINT/csr_state.S_CSR_MEPC_s7
16.271
16.724
CPU/CLINT/csr_state.S_CSR_MEPC_s5
17.332
17.703
CPU/CLINT/csr_state.S_CSR_MEPC_s4
18.906
19.277
CPU/ID_EX/n89_s4
19.533
20.050
CPU/ID_EX/n55_s2
21.684
22.254
CPU/ID_EX/EX_RS_8_s0
22.254
=====
SETUP
19.107
22.254
41.361
clk_ibuf
0.000
2.088
CPU/IF/pc_2_s1
4.359
4.591
BUS/inst_mem/rom16_inst_11
7.876
8.393
BUS/inst_mem/mux_inst_693
10.238
10.609
BUS/inst_mem/mux_inst_725
11.098
11.653
BUS/inst_mem/mux_inst_741
11.824
12.379
BUS/inst_mem/mux_inst_749
12.776
13.331
BUS/inst_mem/mux_inst_753
13.501
14.018
BUS/inst_mem/mux_inst_755
14.023
14.578
CPU/CLINT/csr_state.S_CSR_MEPC_s9
15.808
16.270
CPU/CLINT/csr_state.S_CSR_MEPC_s7
16.271
16.724
CPU/CLINT/csr_state.S_CSR_MEPC_s5
17.332
17.703
CPU/CLINT/csr_state.S_CSR_MEPC_s4
18.906
19.277
CPU/ID_EX/n89_s4
19.533
20.050
CPU/ID_EX/n51_s2
21.684
22.254
CPU/ID_EX/EX_RS_12_s0
22.254
=====
SETUP
19.107
22.254
41.361
clk_ibuf
0.000
2.088
CPU/IF/pc_2_s1
4.359
4.591
BUS/inst_mem/rom16_inst_11
7.876
8.393
BUS/inst_mem/mux_inst_693
10.238
10.609
BUS/inst_mem/mux_inst_725
11.098
11.653
BUS/inst_mem/mux_inst_741
11.824
12.379
BUS/inst_mem/mux_inst_749
12.776
13.331
BUS/inst_mem/mux_inst_753
13.501
14.018
BUS/inst_mem/mux_inst_755
14.023
14.578
CPU/CLINT/csr_state.S_CSR_MEPC_s9
15.808
16.270
CPU/CLINT/csr_state.S_CSR_MEPC_s7
16.271
16.724
CPU/CLINT/csr_state.S_CSR_MEPC_s5
17.332
17.703
CPU/CLINT/csr_state.S_CSR_MEPC_s4
18.906
19.277
CPU/ID_EX/n89_s4
19.533
20.050
CPU/ID_EX/n49_s2
21.684
22.254
CPU/ID_EX/EX_RS_14_s0
22.254
=====
SETUP
19.107
22.254
41.361
clk_ibuf
0.000
2.088
CPU/IF/pc_2_s1
4.359
4.591
BUS/inst_mem/rom16_inst_11
7.876
8.393
BUS/inst_mem/mux_inst_693
10.238
10.609
BUS/inst_mem/mux_inst_725
11.098
11.653
BUS/inst_mem/mux_inst_741
11.824
12.379
BUS/inst_mem/mux_inst_749
12.776
13.331
BUS/inst_mem/mux_inst_753
13.501
14.018
BUS/inst_mem/mux_inst_755
14.023
14.578
CPU/CLINT/csr_state.S_CSR_MEPC_s9
15.808
16.270
CPU/CLINT/csr_state.S_CSR_MEPC_s7
16.271
16.724
CPU/CLINT/csr_state.S_CSR_MEPC_s5
17.332
17.703
CPU/CLINT/csr_state.S_CSR_MEPC_s4
18.906
19.277
CPU/ID_EX/n89_s4
19.533
20.050
CPU/ID_EX/n47_s2
21.684
22.254
CPU/ID_EX/EX_RD_0_s0
22.254
=====
SETUP
19.107
22.254
41.361
clk_ibuf
0.000
2.088
CPU/IF/pc_2_s1
4.359
4.591
BUS/inst_mem/rom16_inst_11
7.876
8.393
BUS/inst_mem/mux_inst_693
10.238
10.609
BUS/inst_mem/mux_inst_725
11.098
11.653
BUS/inst_mem/mux_inst_741
11.824
12.379
BUS/inst_mem/mux_inst_749
12.776
13.331
BUS/inst_mem/mux_inst_753
13.501
14.018
BUS/inst_mem/mux_inst_755
14.023
14.578
CPU/CLINT/csr_state.S_CSR_MEPC_s9
15.808
16.270
CPU/CLINT/csr_state.S_CSR_MEPC_s7
16.271
16.724
CPU/CLINT/csr_state.S_CSR_MEPC_s5
17.332
17.703
CPU/CLINT/csr_state.S_CSR_MEPC_s4
18.906
19.277
CPU/ID_EX/n89_s4
19.533
20.050
CPU/ID_EX/n42_s2
21.684
22.254
CPU/ID_EX/EX_RD_5_s0
22.254
=====
SETUP
19.107
22.254
41.361
clk_ibuf
0.000
2.088
CPU/IF/pc_2_s1
4.359
4.591
BUS/inst_mem/rom16_inst_11
7.876
8.393
BUS/inst_mem/mux_inst_693
10.238
10.609
BUS/inst_mem/mux_inst_725
11.098
11.653
BUS/inst_mem/mux_inst_741
11.824
12.379
BUS/inst_mem/mux_inst_749
12.776
13.331
BUS/inst_mem/mux_inst_753
13.501
14.018
BUS/inst_mem/mux_inst_755
14.023
14.578
CPU/CLINT/csr_state.S_CSR_MEPC_s9
15.808
16.270
CPU/CLINT/csr_state.S_CSR_MEPC_s7
16.271
16.724
CPU/CLINT/csr_state.S_CSR_MEPC_s5
17.332
17.703
CPU/CLINT/csr_state.S_CSR_MEPC_s4
18.906
19.277
CPU/ID_EX/n89_s4
19.533
20.050
CPU/ID_EX/n40_s2
21.684
22.254
CPU/ID_EX/EX_RD_7_s0
22.254
=====
SETUP
19.107
22.254
41.361
clk_ibuf
0.000
2.088
CPU/IF/pc_2_s1
4.359
4.591
BUS/inst_mem/rom16_inst_11
7.876
8.393
BUS/inst_mem/mux_inst_693
10.238
10.609
BUS/inst_mem/mux_inst_725
11.098
11.653
BUS/inst_mem/mux_inst_741
11.824
12.379
BUS/inst_mem/mux_inst_749
12.776
13.331
BUS/inst_mem/mux_inst_753
13.501
14.018
BUS/inst_mem/mux_inst_755
14.023
14.578
CPU/CLINT/csr_state.S_CSR_MEPC_s9
15.808
16.270
CPU/CLINT/csr_state.S_CSR_MEPC_s7
16.271
16.724
CPU/CLINT/csr_state.S_CSR_MEPC_s5
17.332
17.703
CPU/CLINT/csr_state.S_CSR_MEPC_s4
18.906
19.277
CPU/ID_EX/n89_s4
19.533
20.050
CPU/IF_ID/n27_s2
21.684
22.254
CPU/IF_ID/ID_inst_data_0_s0
22.254
=====
SETUP
19.107
22.254
41.361
clk_ibuf
0.000
2.088
CPU/IF/pc_2_s1
4.359
4.591
BUS/inst_mem/rom16_inst_11
7.876
8.393
BUS/inst_mem/mux_inst_693
10.238
10.609
BUS/inst_mem/mux_inst_725
11.098
11.653
BUS/inst_mem/mux_inst_741
11.824
12.379
BUS/inst_mem/mux_inst_749
12.776
13.331
BUS/inst_mem/mux_inst_753
13.501
14.018
BUS/inst_mem/mux_inst_755
14.023
14.578
CPU/CLINT/csr_state.S_CSR_MEPC_s9
15.808
16.270
CPU/CLINT/csr_state.S_CSR_MEPC_s7
16.271
16.724
CPU/CLINT/csr_state.S_CSR_MEPC_s5
17.332
17.703
CPU/CLINT/csr_state.S_CSR_MEPC_s4
18.906
19.277
CPU/ID_EX/n89_s4
19.533
20.050
CPU/IF_ID/n26_s2
21.684
22.254
CPU/IF_ID/ID_inst_data_1_s0
22.254
=====
SETUP
19.107
22.254
41.361
clk_ibuf
0.000
2.088
CPU/IF/pc_2_s1
4.359
4.591
BUS/inst_mem/rom16_inst_11
7.876
8.393
BUS/inst_mem/mux_inst_693
10.238
10.609
BUS/inst_mem/mux_inst_725
11.098
11.653
BUS/inst_mem/mux_inst_741
11.824
12.379
BUS/inst_mem/mux_inst_749
12.776
13.331
BUS/inst_mem/mux_inst_753
13.501
14.018
BUS/inst_mem/mux_inst_755
14.023
14.578
CPU/CLINT/csr_state.S_CSR_MEPC_s9
15.808
16.270
CPU/CLINT/csr_state.S_CSR_MEPC_s7
16.271
16.724
CPU/CLINT/csr_state.S_CSR_MEPC_s5
17.332
17.703
CPU/CLINT/csr_state.S_CSR_MEPC_s4
18.906
19.277
CPU/ID_EX/n89_s4
19.533
20.050
CPU/IF_ID/n25_s2
21.684
22.254
CPU/IF_ID/ID_inst_data_2_s0
22.254
=====
SETUP
19.117
22.244
41.361
clk_ibuf
0.000
2.088
CPU/ID_EX/EX_IMMop_s0
4.359
4.591
CPU/EX/ALU_Bin_2_s0
5.643
6.160
CPU/EX/ALU/mult_64_s1
8.446
12.086
CPU/EX/ALU/mem_addr_4_s6
12.936
13.398
CPU/EX/ALU/mem_addr_4_s2
13.400
13.853
CPU/EX/ALU/mem_addr_4_s0
14.624
15.086
CPU/WB/EX_WB_data_7_s7
15.263
15.780
CPU/WB/EX_WB_data_3_s6
16.458
17.007
CPU/WB/EX_WB_data_1_s6
17.184
17.701
CPU/WB/EX_WB_data_1_s2
18.219
18.681
CPU/WB/EX_WB_data_1_s0
18.683
19.200
CPU/ID_EX/n62_s3
20.164
20.719
CPU/ID_EX/n62_s2
21.674
22.244
CPU/ID_EX/EX_RS_1_s0
22.244
=====
SETUP
19.123
22.238
41.361
clk_ibuf
0.000
2.088
CPU/IF/pc_2_s1
4.359
4.591
BUS/inst_mem/rom16_inst_11
7.876
8.393
BUS/inst_mem/mux_inst_693
10.238
10.609
BUS/inst_mem/mux_inst_725
11.098
11.653
BUS/inst_mem/mux_inst_741
11.824
12.379
BUS/inst_mem/mux_inst_749
12.776
13.331
BUS/inst_mem/mux_inst_753
13.501
14.018
BUS/inst_mem/mux_inst_755
14.023
14.578
CPU/CLINT/csr_state.S_CSR_MEPC_s9
15.808
16.270
CPU/CLINT/csr_state.S_CSR_MEPC_s7
16.271
16.724
CPU/CLINT/csr_state.S_CSR_MEPC_s5
17.332
17.703
CPU/CLINT/csr_state.S_CSR_MEPC_s4
18.906
19.277
CPU/ID_EX/n89_s4
19.533
20.050
CPU/ID_EX/n88_s2
21.668
22.238
CPU/ID_EX/EX_CMPop_0_s0
22.238
=====
SETUP
19.123
22.238
41.361
clk_ibuf
0.000
2.088
CPU/IF/pc_2_s1
4.359
4.591
BUS/inst_mem/rom16_inst_11
7.876
8.393
BUS/inst_mem/mux_inst_693
10.238
10.609
BUS/inst_mem/mux_inst_725
11.098
11.653
BUS/inst_mem/mux_inst_741
11.824
12.379
BUS/inst_mem/mux_inst_749
12.776
13.331
BUS/inst_mem/mux_inst_753
13.501
14.018
BUS/inst_mem/mux_inst_755
14.023
14.578
CPU/CLINT/csr_state.S_CSR_MEPC_s9
15.808
16.270
CPU/CLINT/csr_state.S_CSR_MEPC_s7
16.271
16.724
CPU/CLINT/csr_state.S_CSR_MEPC_s5
17.332
17.703
CPU/CLINT/csr_state.S_CSR_MEPC_s4
18.906
19.277
CPU/ID_EX/n89_s4
19.533
20.050
CPU/ID_EX/n87_s2
21.668
22.238
CPU/ID_EX/EX_CMPop_1_s0
22.238
=====
SETUP
19.123
22.238
41.361
clk_ibuf
0.000
2.088
CPU/IF/pc_2_s1
4.359
4.591
BUS/inst_mem/rom16_inst_11
7.876
8.393
BUS/inst_mem/mux_inst_693
10.238
10.609
BUS/inst_mem/mux_inst_725
11.098
11.653
BUS/inst_mem/mux_inst_741
11.824
12.379
BUS/inst_mem/mux_inst_749
12.776
13.331
BUS/inst_mem/mux_inst_753
13.501
14.018
BUS/inst_mem/mux_inst_755
14.023
14.578
CPU/CLINT/csr_state.S_CSR_MEPC_s9
15.808
16.270
CPU/CLINT/csr_state.S_CSR_MEPC_s7
16.271
16.724
CPU/CLINT/csr_state.S_CSR_MEPC_s5
17.332
17.703
CPU/CLINT/csr_state.S_CSR_MEPC_s4
18.906
19.277
CPU/ID_EX/n89_s4
19.533
20.050
CPU/ID_EX/n45_s2
21.668
22.238
CPU/ID_EX/EX_RD_2_s0
22.238
=====
SETUP
19.128
22.233
41.361
clk_ibuf
0.000
2.088
CPU/IF/pc_2_s1
4.359
4.591
BUS/inst_mem/rom16_inst_11
7.876
8.393
BUS/inst_mem/mux_inst_693
10.238
10.609
BUS/inst_mem/mux_inst_725
11.098
11.653
BUS/inst_mem/mux_inst_741
11.824
12.379
BUS/inst_mem/mux_inst_749
12.776
13.331
BUS/inst_mem/mux_inst_753
13.501
14.018
BUS/inst_mem/mux_inst_755
14.023
14.578
CPU/CLINT/csr_state.S_CSR_MEPC_s9
15.808
16.270
CPU/CLINT/csr_state.S_CSR_MEPC_s7
16.271
16.724
CPU/CLINT/csr_state.S_CSR_MEPC_s5
17.332
17.703
CPU/CLINT/csr_state.S_CSR_MEPC_s4
18.906
19.277
CPU/ID_EX/n89_s4
19.533
20.050
CPU/ID_EX/n78_s2
21.684
22.233
CPU/ID_EX/EX_IMM_1_s0
22.233
=====
SETUP
19.128
22.233
41.361
clk_ibuf
0.000
2.088
CPU/IF/pc_2_s1
4.359
4.591
BUS/inst_mem/rom16_inst_11
7.876
8.393
BUS/inst_mem/mux_inst_693
10.238
10.609
BUS/inst_mem/mux_inst_725
11.098
11.653
BUS/inst_mem/mux_inst_741
11.824
12.379
BUS/inst_mem/mux_inst_749
12.776
13.331
BUS/inst_mem/mux_inst_753
13.501
14.018
BUS/inst_mem/mux_inst_755
14.023
14.578
CPU/CLINT/csr_state.S_CSR_MEPC_s9
15.808
16.270
CPU/CLINT/csr_state.S_CSR_MEPC_s7
16.271
16.724
CPU/CLINT/csr_state.S_CSR_MEPC_s5
17.332
17.703
CPU/CLINT/csr_state.S_CSR_MEPC_s4
18.906
19.277
CPU/ID_EX/n89_s4
19.533
20.050
CPU/ID_EX/n77_s2
21.684
22.233
CPU/ID_EX/EX_IMM_2_s0
22.233
=====
SETUP
19.128
22.233
41.361
clk_ibuf
0.000
2.088
CPU/IF/pc_2_s1
4.359
4.591
BUS/inst_mem/rom16_inst_11
7.876
8.393
BUS/inst_mem/mux_inst_693
10.238
10.609
BUS/inst_mem/mux_inst_725
11.098
11.653
BUS/inst_mem/mux_inst_741
11.824
12.379
BUS/inst_mem/mux_inst_749
12.776
13.331
BUS/inst_mem/mux_inst_753
13.501
14.018
BUS/inst_mem/mux_inst_755
14.023
14.578
CPU/CLINT/csr_state.S_CSR_MEPC_s9
15.808
16.270
CPU/CLINT/csr_state.S_CSR_MEPC_s7
16.271
16.724
CPU/CLINT/csr_state.S_CSR_MEPC_s5
17.332
17.703
CPU/CLINT/csr_state.S_CSR_MEPC_s4
18.906
19.277
CPU/ID_EX/n89_s4
19.533
20.050
CPU/ID_EX/n54_s2
21.684
22.233
CPU/ID_EX/EX_RS_9_s0
22.233
=====
SETUP
19.128
22.233
41.361
clk_ibuf
0.000
2.088
CPU/IF/pc_2_s1
4.359
4.591
BUS/inst_mem/rom16_inst_11
7.876
8.393
BUS/inst_mem/mux_inst_693
10.238
10.609
BUS/inst_mem/mux_inst_725
11.098
11.653
BUS/inst_mem/mux_inst_741
11.824
12.379
BUS/inst_mem/mux_inst_749
12.776
13.331
BUS/inst_mem/mux_inst_753
13.501
14.018
BUS/inst_mem/mux_inst_755
14.023
14.578
CPU/CLINT/csr_state.S_CSR_MEPC_s9
15.808
16.270
CPU/CLINT/csr_state.S_CSR_MEPC_s7
16.271
16.724
CPU/CLINT/csr_state.S_CSR_MEPC_s5
17.332
17.703
CPU/CLINT/csr_state.S_CSR_MEPC_s4
18.906
19.277
CPU/ID_EX/n89_s4
19.533
20.050
CPU/ID_EX/n52_s2
21.684
22.233
CPU/ID_EX/EX_RS_11_s0
22.233
=====
SETUP
19.128
22.233
41.361
clk_ibuf
0.000
2.088
CPU/IF/pc_2_s1
4.359
4.591
BUS/inst_mem/rom16_inst_11
7.876
8.393
BUS/inst_mem/mux_inst_693
10.238
10.609
BUS/inst_mem/mux_inst_725
11.098
11.653
BUS/inst_mem/mux_inst_741
11.824
12.379
BUS/inst_mem/mux_inst_749
12.776
13.331
BUS/inst_mem/mux_inst_753
13.501
14.018
BUS/inst_mem/mux_inst_755
14.023
14.578
CPU/CLINT/csr_state.S_CSR_MEPC_s9
15.808
16.270
CPU/CLINT/csr_state.S_CSR_MEPC_s7
16.271
16.724
CPU/CLINT/csr_state.S_CSR_MEPC_s5
17.332
17.703
CPU/CLINT/csr_state.S_CSR_MEPC_s4
18.906
19.277
CPU/ID_EX/n89_s4
19.533
20.050
CPU/ID_EX/n35_s2
21.684
22.233
CPU/ID_EX/EX_RD_12_s0
22.233
=====
SETUP
19.128
22.233
41.361
clk_ibuf
0.000
2.088
CPU/IF/pc_2_s1
4.359
4.591
BUS/inst_mem/rom16_inst_11
7.876
8.393
BUS/inst_mem/mux_inst_693
10.238
10.609
BUS/inst_mem/mux_inst_725
11.098
11.653
BUS/inst_mem/mux_inst_741
11.824
12.379
BUS/inst_mem/mux_inst_749
12.776
13.331
BUS/inst_mem/mux_inst_753
13.501
14.018
BUS/inst_mem/mux_inst_755
14.023
14.578
CPU/CLINT/csr_state.S_CSR_MEPC_s9
15.808
16.270
CPU/CLINT/csr_state.S_CSR_MEPC_s7
16.271
16.724
CPU/CLINT/csr_state.S_CSR_MEPC_s5
17.332
17.703
CPU/CLINT/csr_state.S_CSR_MEPC_s4
18.906
19.277
CPU/ID_EX/n89_s4
19.533
20.050
CPU/IF_ID/n24_s2
21.684
22.233
CPU/IF_ID/ID_inst_data_3_s0
22.233
=====
HOLD
0.427
3.341
2.914
clk_ibuf
0.000
1.392
BUS/UART/u_uart_recv/clk_cnt_5_s0
2.903
3.105
BUS/UART/u_uart_recv/n78_s3
3.109
3.341
BUS/UART/u_uart_recv/clk_cnt_5_s0
3.341
=====
HOLD
0.427
3.341
2.914
clk_ibuf
0.000
1.392
BUS/UART/u_uart_send/tx_cnt_3_s4
2.903
3.105
BUS/UART/u_uart_send/n135_s4
3.109
3.341
BUS/UART/u_uart_send/tx_cnt_3_s4
3.341
=====
HOLD
0.427
3.341
2.914
clk_ibuf
0.000
1.392
BUS/UART/u_uart_send/clk_cnt_3_s0
2.903
3.105
BUS/UART/u_uart_send/n101_s1
3.109
3.341
BUS/UART/u_uart_send/clk_cnt_3_s0
3.341
=====
HOLD
0.427
3.341
2.914
clk_ibuf
0.000
1.392
CPU/IF/pc_2_s1
2.903
3.105
CPU/IF/n80_s0
3.109
3.341
CPU/IF/pc_2_s1
3.341
=====
HOLD
0.427
3.341
2.914
clk_ibuf
0.000
1.392
CPU/IF/pc_4_s1
2.903
3.105
CPU/IF/n78_s0
3.109
3.341
CPU/IF/pc_4_s1
3.341
=====
HOLD
0.427
3.341
2.914
clk_ibuf
0.000
1.392
CPU/IF/pc_6_s1
2.903
3.105
CPU/IF/n76_s0
3.109
3.341
CPU/IF/pc_6_s1
3.341
=====
HOLD
0.428
3.342
2.914
clk_ibuf
0.000
1.392
BUS/UART/u_uart_recv/clk_cnt_0_s0
2.903
3.105
BUS/UART/u_uart_recv/n83_s8
3.110
3.342
BUS/UART/u_uart_recv/clk_cnt_0_s0
3.342
=====
HOLD
0.428
3.342
2.914
clk_ibuf
0.000
1.392
BUS/UART/u_uart_recv/clk_cnt_2_s0
2.903
3.105
BUS/UART/u_uart_recv/n81_s3
3.110
3.342
BUS/UART/u_uart_recv/clk_cnt_2_s0
3.342
=====
HOLD
0.428
3.342
2.914
clk_ibuf
0.000
1.392
BUS/UART/u_uart_send/tx_cnt_2_s1
2.903
3.105
BUS/UART/u_uart_send/n136_s1
3.110
3.342
BUS/UART/u_uart_send/tx_cnt_2_s1
3.342
=====
HOLD
0.428
3.342
2.914
clk_ibuf
0.000
1.392
BUS/UART/u_uart_send/clk_cnt_2_s0
2.903
3.105
BUS/UART/u_uart_send/n102_s3
3.110
3.342
BUS/UART/u_uart_send/clk_cnt_2_s0
3.342
=====
HOLD
0.429
3.343
2.914
clk_ibuf
0.000
1.392
BUS/UART/u_uart_recv/rx_cnt_2_s1
2.903
3.105
BUS/UART/u_uart_recv/n115_s1
3.111
3.343
BUS/UART/u_uart_recv/rx_cnt_2_s1
3.343
=====
HOLD
0.429
3.343
2.914
clk_ibuf
0.000
1.392
BUS/UART/u_uart_recv/clk_cnt_3_s0
2.903
3.105
BUS/UART/u_uart_recv/n80_s1
3.111
3.343
BUS/UART/u_uart_recv/clk_cnt_3_s0
3.343
=====
HOLD
0.429
3.343
2.914
clk_ibuf
0.000
1.392
BUS/UART/u_uart_send/clk_cnt_0_s0
2.903
3.105
BUS/UART/u_uart_send/n104_s7
3.111
3.343
BUS/UART/u_uart_send/clk_cnt_0_s0
3.343
=====
HOLD
0.429
3.343
2.914
clk_ibuf
0.000
1.392
BUS/UART/u_uart_send/clk_cnt_5_s0
2.903
3.105
BUS/UART/u_uart_send/n99_s1
3.111
3.343
BUS/UART/u_uart_send/clk_cnt_5_s0
3.343
=====
HOLD
0.429
3.343
2.914
clk_ibuf
0.000
1.392
CPU/IF/pc_0_s1
2.903
3.105
CPU/IF/n82_s0
3.111
3.343
CPU/IF/pc_0_s1
3.343
=====
HOLD
0.429
3.343
2.914
clk_ibuf
0.000
1.392
CPU/IF/pc_5_s1
2.903
3.105
CPU/IF/n77_s0
3.111
3.343
CPU/IF/pc_5_s1
3.343
=====
HOLD
0.433
3.347
2.914
clk_ibuf
0.000
1.392
BUS/UART/u_uart_recv/rx_cnt_0_s1
2.903
3.105
BUS/UART/u_uart_recv/n117_s2
3.115
3.347
BUS/UART/u_uart_recv/rx_cnt_0_s1
3.347
=====
HOLD
0.472
3.385
2.913
clk_ibuf
0.000
1.392
CPU/ID_EX/EX_rd_0_s0
2.903
3.105
CPU/Reg/rf[0]_rf[0]_0_1_s0
3.385
=====
HOLD
0.472
3.385
2.913
clk_ibuf
0.000
1.392
CPU/ID_EX/EX_rd_0_s0
2.903
3.105
CPU/Reg/rf[0]_rf[0]_0_0_s
3.385
=====
HOLD
0.475
3.388
2.913
clk_ibuf
0.000
1.392
CPU/ID_EX/EX_rd_1_s0
2.903
3.105
CPU/Reg/rf[0]_rf[0]_0_0_s0
3.388
=====
HOLD
0.486
3.400
2.914
clk_ibuf
0.000
1.392
BUS/UART/u_uart_send/tx_cnt_1_s3
2.903
3.105
BUS/UART/u_uart_send/n137_s3
3.110
3.400
BUS/UART/u_uart_send/tx_cnt_1_s3
3.400
=====
HOLD
0.539
3.453
2.914
clk_ibuf
0.000
1.392
BUS/UART/u_uart_recv/clk_cnt_4_s0
2.903
3.105
BUS/UART/u_uart_recv/n79_s4
3.109
3.453
BUS/UART/u_uart_recv/clk_cnt_4_s0
3.453
=====
HOLD
0.539
3.453
2.914
clk_ibuf
0.000
1.392
BUS/UART/u_uart_recv/uart_data_0_s0
2.903
3.104
BUS/UART/output_buf/buff_0_s0
3.453
=====
HOLD
0.539
3.453
2.914
clk_ibuf
0.000
1.392
BUS/UART/u_uart_recv/uart_data_2_s0
2.903
3.104
BUS/UART/output_buf/buff_2_s0
3.453
=====
HOLD
0.539
3.453
2.914
clk_ibuf
0.000
1.392
BUS/UART/u_uart_recv/uart_data_4_s0
2.903
3.104
BUS/UART/output_buf/buff_4_s0
3.453
