#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Mar 15 12:26:59 2022
# Process ID: 38694
# Current directory: /home/mconsonni/Desktop/Tesi/Projects/DSP-TDC Setup/DSP-TDC Setup.runs/design_1_AXI4Stream_OverflowC_0_2_synth_1
# Command line: vivado -log design_1_AXI4Stream_OverflowC_0_2.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_AXI4Stream_OverflowC_0_2.tcl
# Log file: /home/mconsonni/Desktop/Tesi/Projects/DSP-TDC Setup/DSP-TDC Setup.runs/design_1_AXI4Stream_OverflowC_0_2_synth_1/design_1_AXI4Stream_OverflowC_0_2.vds
# Journal file: /home/mconsonni/Desktop/Tesi/Projects/DSP-TDC Setup/DSP-TDC Setup.runs/design_1_AXI4Stream_OverflowC_0_2_synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_AXI4Stream_OverflowC_0_2.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/mconsonni/Utility_Ip_Core'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.2/data/ip'.
Command: synth_design -top design_1_AXI4Stream_OverflowC_0_2 -part xc7a100tftg256-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tftg256-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 38768
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2417.812 ; gain = 0.000 ; free physical = 4715 ; free virtual = 9147
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_AXI4Stream_OverflowC_0_2' [/home/mconsonni/Desktop/Tesi/Projects/DSP-TDC Setup/DSP-TDC Setup.gen/sources_1/bd/design_1/ip/design_1_AXI4Stream_OverflowC_0_2/synth/design_1_AXI4Stream_OverflowC_0_2.vhd:68]
	Parameter BIT_FID bound to: 2 - type: integer 
	Parameter BIT_COARSE_CEC bound to: 4 - type: integer 
	Parameter BIT_COARSE bound to: 8 - type: integer 
	Parameter BIT_RESOLUTION bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'AXI4Stream_OverflowCounter' declared at '/home/mconsonni/Desktop/Tesi/Projects/DSP-TDC Setup/DSP-TDC Setup.gen/sources_1/bd/design_1/ipshared/3364/hdl/AXI4Stream_OverflowCounter.vhd:82' bound to instance 'U0' of component 'AXI4Stream_OverflowCounter' [/home/mconsonni/Desktop/Tesi/Projects/DSP-TDC Setup/DSP-TDC Setup.gen/sources_1/bd/design_1/ip/design_1_AXI4Stream_OverflowC_0_2/synth/design_1_AXI4Stream_OverflowC_0_2.vhd:109]
INFO: [Synth 8-638] synthesizing module 'AXI4Stream_OverflowCounter' [/home/mconsonni/Desktop/Tesi/Projects/DSP-TDC Setup/DSP-TDC Setup.gen/sources_1/bd/design_1/ipshared/3364/hdl/AXI4Stream_OverflowCounter.vhd:130]
	Parameter BIT_FID bound to: 2 - type: integer 
	Parameter BIT_COARSE_CEC bound to: 4 - type: integer 
	Parameter BIT_COARSE bound to: 8 - type: integer 
	Parameter BIT_RESOLUTION bound to: 16 - type: integer 
	Parameter BIT_FID bound to: 2 - type: integer 
	Parameter BIT_COARSE_CEC bound to: 4 - type: integer 
	Parameter BIT_COARSE bound to: 8 - type: integer 
	Parameter BIT_RESOLUTION bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'AXI4Stream_OverflowCounterWrapper' declared at '/home/mconsonni/Desktop/Tesi/Projects/DSP-TDC Setup/DSP-TDC Setup.gen/sources_1/bd/design_1/ipshared/3364/hdl/AXI4Stream_OverflowCounterWrapper.vhd:74' bound to instance 'Inst_AXI4Stream_OverflowCounterWrapper' of component 'AXI4Stream_OverflowCounterWrapper' [/home/mconsonni/Desktop/Tesi/Projects/DSP-TDC Setup/DSP-TDC Setup.gen/sources_1/bd/design_1/ipshared/3364/hdl/AXI4Stream_OverflowCounter.vhd:193]
INFO: [Synth 8-638] synthesizing module 'AXI4Stream_OverflowCounterWrapper' [/home/mconsonni/Desktop/Tesi/Projects/DSP-TDC Setup/DSP-TDC Setup.gen/sources_1/bd/design_1/ipshared/3364/hdl/AXI4Stream_OverflowCounterWrapper.vhd:120]
	Parameter BIT_FID bound to: 2 - type: integer 
	Parameter BIT_COARSE_CEC bound to: 4 - type: integer 
	Parameter BIT_COARSE bound to: 8 - type: integer 
	Parameter BIT_RESOLUTION bound to: 16 - type: integer 
	Parameter BIT_FID bound to: 2 - type: integer 
	Parameter BIT_COARSE_IN bound to: 4 - type: integer 
	Parameter BIT_COARSE_OUT bound to: 8 - type: integer 
	Parameter BIT_RESOLUTION bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'OverflowCounter' declared at '/home/mconsonni/Desktop/Tesi/Projects/DSP-TDC Setup/DSP-TDC Setup.gen/sources_1/bd/design_1/ipshared/3364/hdl/OverflowCounter.vhd:72' bound to instance 'Inst_OverflowCounter' of component 'OverflowCounter' [/home/mconsonni/Desktop/Tesi/Projects/DSP-TDC Setup/DSP-TDC Setup.gen/sources_1/bd/design_1/ipshared/3364/hdl/AXI4Stream_OverflowCounterWrapper.vhd:176]
INFO: [Synth 8-638] synthesizing module 'OverflowCounter' [/home/mconsonni/Desktop/Tesi/Projects/DSP-TDC Setup/DSP-TDC Setup.gen/sources_1/bd/design_1/ipshared/3364/hdl/OverflowCounter.vhd:125]
	Parameter BIT_FID bound to: 2 - type: integer 
	Parameter BIT_COARSE_IN bound to: 4 - type: integer 
	Parameter BIT_COARSE_OUT bound to: 8 - type: integer 
	Parameter BIT_RESOLUTION bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OverflowCounter' (1#1) [/home/mconsonni/Desktop/Tesi/Projects/DSP-TDC Setup/DSP-TDC Setup.gen/sources_1/bd/design_1/ipshared/3364/hdl/OverflowCounter.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'AXI4Stream_OverflowCounterWrapper' (2#1) [/home/mconsonni/Desktop/Tesi/Projects/DSP-TDC Setup/DSP-TDC Setup.gen/sources_1/bd/design_1/ipshared/3364/hdl/AXI4Stream_OverflowCounterWrapper.vhd:120]
INFO: [Synth 8-256] done synthesizing module 'AXI4Stream_OverflowCounter' (3#1) [/home/mconsonni/Desktop/Tesi/Projects/DSP-TDC Setup/DSP-TDC Setup.gen/sources_1/bd/design_1/ipshared/3364/hdl/AXI4Stream_OverflowCounter.vhd:130]
INFO: [Synth 8-256] done synthesizing module 'design_1_AXI4Stream_OverflowC_0_2' (4#1) [/home/mconsonni/Desktop/Tesi/Projects/DSP-TDC Setup/DSP-TDC Setup.gen/sources_1/bd/design_1/ip/design_1_AXI4Stream_OverflowC_0_2/synth/design_1_AXI4Stream_OverflowC_0_2.vhd:68]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2417.812 ; gain = 0.000 ; free physical = 5443 ; free virtual = 9876
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2417.812 ; gain = 0.000 ; free physical = 5502 ; free virtual = 9935
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2417.812 ; gain = 0.000 ; free physical = 5502 ; free virtual = 9935
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2417.812 ; gain = 0.000 ; free physical = 5495 ; free virtual = 9928
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/mconsonni/Desktop/Tesi/Projects/DSP-TDC Setup/DSP-TDC Setup.gen/sources_1/bd/design_1/ip/design_1_AXI4Stream_OverflowC_0_2/src/timing_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/mconsonni/Desktop/Tesi/Projects/DSP-TDC Setup/DSP-TDC Setup.gen/sources_1/bd/design_1/ip/design_1_AXI4Stream_OverflowC_0_2/src/timing_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/mconsonni/Desktop/Tesi/Projects/DSP-TDC Setup/DSP-TDC Setup.runs/design_1_AXI4Stream_OverflowC_0_2_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/mconsonni/Desktop/Tesi/Projects/DSP-TDC Setup/DSP-TDC Setup.runs/design_1_AXI4Stream_OverflowC_0_2_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2555.578 ; gain = 0.000 ; free physical = 5410 ; free virtual = 9844
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2555.578 ; gain = 0.000 ; free physical = 5410 ; free virtual = 9844
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2555.578 ; gain = 137.766 ; free physical = 6442 ; free virtual = 10875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tftg256-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2555.578 ; gain = 137.766 ; free physical = 6442 ; free virtual = 10875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  {/home/mconsonni/Desktop/Tesi/Projects/DSP-TDC Setup/DSP-TDC Setup.runs/design_1_AXI4Stream_OverflowC_0_2_synth_1/dont_touch.xdc}, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2555.578 ; gain = 137.766 ; free physical = 6442 ; free virtual = 10875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2555.578 ; gain = 137.766 ; free physical = 6433 ; free virtual = 10867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   24 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	               26 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input   26 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2555.578 ; gain = 137.766 ; free physical = 6418 ; free virtual = 10854
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2555.578 ; gain = 137.766 ; free physical = 5340 ; free virtual = 9777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2555.578 ; gain = 137.766 ; free physical = 5321 ; free virtual = 9757
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2555.578 ; gain = 137.766 ; free physical = 5318 ; free virtual = 9754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2555.578 ; gain = 137.766 ; free physical = 5874 ; free virtual = 10310
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2555.578 ; gain = 137.766 ; free physical = 5874 ; free virtual = 10310
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2555.578 ; gain = 137.766 ; free physical = 5873 ; free virtual = 10309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2555.578 ; gain = 137.766 ; free physical = 5873 ; free virtual = 10309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2555.578 ; gain = 137.766 ; free physical = 5872 ; free virtual = 10308
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2555.578 ; gain = 137.766 ; free physical = 5872 ; free virtual = 10308
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    12|
|2     |LUT1   |     2|
|3     |LUT2   |     3|
|4     |LUT3   |     2|
|5     |LUT4   |    25|
|6     |LUT6   |     4|
|7     |FDCE   |    29|
|8     |FDRE   |    26|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2555.578 ; gain = 137.766 ; free physical = 5872 ; free virtual = 10308
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2555.578 ; gain = 0.000 ; free physical = 5917 ; free virtual = 10354
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2555.578 ; gain = 137.766 ; free physical = 5917 ; free virtual = 10354
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2555.578 ; gain = 0.000 ; free physical = 6036 ; free virtual = 10473
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2555.578 ; gain = 0.000 ; free physical = 5948 ; free virtual = 10384
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 2555.578 ; gain = 138.008 ; free physical = 6084 ; free virtual = 10520
INFO: [Common 17-1381] The checkpoint '/home/mconsonni/Desktop/Tesi/Projects/DSP-TDC Setup/DSP-TDC Setup.runs/design_1_AXI4Stream_OverflowC_0_2_synth_1/design_1_AXI4Stream_OverflowC_0_2.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_AXI4Stream_OverflowC_0_2, cache-ID = 5ee4da73495362bc
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/mconsonni/Desktop/Tesi/Projects/DSP-TDC Setup/DSP-TDC Setup.runs/design_1_AXI4Stream_OverflowC_0_2_synth_1/design_1_AXI4Stream_OverflowC_0_2.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_AXI4Stream_OverflowC_0_2_utilization_synth.rpt -pb design_1_AXI4Stream_OverflowC_0_2_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Mar 15 12:27:26 2022...
