Table: Controller Output Signals for Pipelined Processor
Instruction(s),opcode,D_jump,D_branch,D_sel_result,D_we_dm,D_sel_alu_src_b,D_sel_ext,D_we_rf,alu_op
lw,0000011,0,0,01,0,1,000,1,00
sw,0100011,0,0,00,1,1,001,0,00
A&L (R-type),0110011,0,0,00,0,0,000,1,01
A&L (I-type),0010011,0,0,00,0,1,000,1,10
lui,0110111,0,0,11,0,0,011,1,00
jal,1101111,1,0,10,0,0,100,1,00

Table: ALU Control Decoding (Second Level)
alu_op,funct3,funct7s,alu_control,target instruction(s)
00,-,-,0000 (add),lw/sw
01,000,0,0000 (add),add
01,000,1,0001 (sub),sub
01,001,0,0010 (sll),sll
01,010,0,0100 (slt),slt
01,011,0,0110 (sltu),sltu
01,100,0,1000 (xor),xor
01,101,0,1010 (srl),srl
01,101,1,1011 (sra),sra
01,110,0,1100 (or),or
01,111,0,1110 (and),and
10,000,-,0000 (add),addi
10,001,-,0010 (sll),slli
10,010,-,0100 (slt),slti
10,011,-,0110 (sltu),sltiu
10,100,-,1000 (xor),xori
10,101,-,1010 (srl),srli
10,101,-,1011 (sra),srai
10,110,-,1100 (or),ori
10,111,-,1110 (and),andi
