--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Mon Jun 03 23:42:47 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     top
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 8.333333 -name clk1 [get_nets \uart_rx1/UartClk[2]]
            1439 items scored, 836 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 5.456ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             \uart_rx1/r_Clock_Count_150__i4  (from \uart_rx1/UartClk[2] +)
   Destination:    FD1P3AX    SP             \uart_rx1/r_Rx_Byte_i2  (to \uart_rx1/UartClk[2] +)

   Delay:                  13.504ns  (28.8% logic, 71.2% route), 8 logic levels.

 Constraint Details:

     13.504ns data_path \uart_rx1/r_Clock_Count_150__i4 to \uart_rx1/r_Rx_Byte_i2 violates
      8.333ns delay constraint less
      0.285ns LCE_S requirement (totaling 8.048ns) by 5.456ns

 Path Details: \uart_rx1/r_Clock_Count_150__i4 to \uart_rx1/r_Rx_Byte_i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \uart_rx1/r_Clock_Count_150__i4 (from \uart_rx1/UartClk[2])
Route         2   e 1.198                                  \uart_rx1/r_Clock_Count[4]
LUT4        ---     0.493              A to Z              \uart_rx1/i1_2_lut_adj_5
Route         1   e 0.941                                  \uart_rx1/n6_adj_2422
LUT4        ---     0.493              D to Z              \uart_rx1/i4_4_lut_adj_4
Route         2   e 1.141                                  \uart_rx1/n1492
LUT4        ---     0.493              C to Z              \uart_rx1/i741_3_lut
Route         1   e 0.941                                  \uart_rx1/n955
LUT4        ---     0.493              D to Z              \uart_rx1/i724_4_lut
Route         5   e 1.405                                  \uart_rx1/n936
LUT4        ---     0.493              A to Z              \uart_rx1/i1_2_lut_rep_10
Route         7   e 1.502                                  \uart_rx1/n1669
LUT4        ---     0.493              B to Z              \uart_rx1/i2_3_lut_rep_7_4_lut
Route         8   e 1.540                                  \uart_rx1/n1666
LUT4        ---     0.493              D to Z              \uart_rx1/i1039_2_lut_3_lut_3_lut_4_lut
Route         1   e 0.941                                  \uart_rx1/UartClk[2]_enable_1
                  --------
                   13.504  (28.8% logic, 71.2% route), 8 logic levels.


Error:  The following path violates requirements by 5.456ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             \uart_rx1/r_Clock_Count_150__i4  (from \uart_rx1/UartClk[2] +)
   Destination:    FD1P3AX    SP             \uart_rx1/r_Rx_Byte_i8  (to \uart_rx1/UartClk[2] +)

   Delay:                  13.504ns  (28.8% logic, 71.2% route), 8 logic levels.

 Constraint Details:

     13.504ns data_path \uart_rx1/r_Clock_Count_150__i4 to \uart_rx1/r_Rx_Byte_i8 violates
      8.333ns delay constraint less
      0.285ns LCE_S requirement (totaling 8.048ns) by 5.456ns

 Path Details: \uart_rx1/r_Clock_Count_150__i4 to \uart_rx1/r_Rx_Byte_i8

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \uart_rx1/r_Clock_Count_150__i4 (from \uart_rx1/UartClk[2])
Route         2   e 1.198                                  \uart_rx1/r_Clock_Count[4]
LUT4        ---     0.493              A to Z              \uart_rx1/i1_2_lut_adj_5
Route         1   e 0.941                                  \uart_rx1/n6_adj_2422
LUT4        ---     0.493              D to Z              \uart_rx1/i4_4_lut_adj_4
Route         2   e 1.141                                  \uart_rx1/n1492
LUT4        ---     0.493              C to Z              \uart_rx1/i741_3_lut
Route         1   e 0.941                                  \uart_rx1/n955
LUT4        ---     0.493              D to Z              \uart_rx1/i724_4_lut
Route         5   e 1.405                                  \uart_rx1/n936
LUT4        ---     0.493              A to Z              \uart_rx1/i1_2_lut_rep_10
Route         7   e 1.502                                  \uart_rx1/n1669
LUT4        ---     0.493              B to Z              \uart_rx1/i2_3_lut_rep_7_4_lut
Route         8   e 1.540                                  \uart_rx1/n1666
LUT4        ---     0.493              C to Z              \uart_rx1/i1055_2_lut_2_lut_3_lut_4_lut
Route         1   e 0.941                                  \uart_rx1/UartClk[2]_enable_16
                  --------
                   13.504  (28.8% logic, 71.2% route), 8 logic levels.


Error:  The following path violates requirements by 5.456ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             \uart_rx1/r_Clock_Count_150__i4  (from \uart_rx1/UartClk[2] +)
   Destination:    FD1P3AX    SP             \uart_rx1/r_Rx_Byte_i7  (to \uart_rx1/UartClk[2] +)

   Delay:                  13.504ns  (28.8% logic, 71.2% route), 8 logic levels.

 Constraint Details:

     13.504ns data_path \uart_rx1/r_Clock_Count_150__i4 to \uart_rx1/r_Rx_Byte_i7 violates
      8.333ns delay constraint less
      0.285ns LCE_S requirement (totaling 8.048ns) by 5.456ns

 Path Details: \uart_rx1/r_Clock_Count_150__i4 to \uart_rx1/r_Rx_Byte_i7

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \uart_rx1/r_Clock_Count_150__i4 (from \uart_rx1/UartClk[2])
Route         2   e 1.198                                  \uart_rx1/r_Clock_Count[4]
LUT4        ---     0.493              A to Z              \uart_rx1/i1_2_lut_adj_5
Route         1   e 0.941                                  \uart_rx1/n6_adj_2422
LUT4        ---     0.493              D to Z              \uart_rx1/i4_4_lut_adj_4
Route         2   e 1.141                                  \uart_rx1/n1492
LUT4        ---     0.493              C to Z              \uart_rx1/i741_3_lut
Route         1   e 0.941                                  \uart_rx1/n955
LUT4        ---     0.493              D to Z              \uart_rx1/i724_4_lut
Route         5   e 1.405                                  \uart_rx1/n936
LUT4        ---     0.493              A to Z              \uart_rx1/i1_2_lut_rep_10
Route         7   e 1.502                                  \uart_rx1/n1669
LUT4        ---     0.493              B to Z              \uart_rx1/i2_3_lut_rep_7_4_lut
Route         8   e 1.540                                  \uart_rx1/n1666
LUT4        ---     0.493              D to Z              \uart_rx1/i1053_2_lut_3_lut_3_lut_4_lut
Route         1   e 0.941                                  \uart_rx1/UartClk[2]_enable_17
                  --------
                   13.504  (28.8% logic, 71.2% route), 8 logic levels.

Warning: 13.789 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 8.333333 -name clk0 [get_nets osc_clk]
            243 items scored, 243 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 1.757ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \Mixer1/MixerOutSin_i8  (from osc_clk +)
   Destination:    FD1S3AX    D              \CIC1/d1_i62  (to osc_clk +)

   Delay:                   9.930ns  (61.5% logic, 38.5% route), 30 logic levels.

 Constraint Details:

      9.930ns data_path \Mixer1/MixerOutSin_i8 to \CIC1/d1_i62 violates
      8.333ns delay constraint less
      0.160ns L_S requirement (totaling 8.173ns) by 1.757ns

 Path Details: \Mixer1/MixerOutSin_i8 to \CIC1/d1_i62

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \Mixer1/MixerOutSin_i8 (from osc_clk)
Route        58   e 2.321                                  MixerOutSin_c_7
A1_TO_FCO   ---     0.827           A[2] to COUT           \CIC1/add_3_8
Route         1   e 0.020                                  \CIC1/n1159
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC1/add_3_10
Route         1   e 0.020                                  \CIC1/n1160
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC1/add_3_12
Route         1   e 0.020                                  \CIC1/n1161
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC1/add_3_14
Route         1   e 0.020                                  \CIC1/n1162
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC1/add_3_16
Route         1   e 0.020                                  \CIC1/n1163
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC1/add_3_18
Route         1   e 0.020                                  \CIC1/n1164
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC1/add_3_20
Route         1   e 0.020                                  \CIC1/n1165
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC1/add_3_22
Route         1   e 0.020                                  \CIC1/n1166
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC1/add_3_24
Route         1   e 0.020                                  \CIC1/n1167
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC1/add_3_26
Route         1   e 0.020                                  \CIC1/n1168
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC1/add_3_28
Route         1   e 0.020                                  \CIC1/n1169
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC1/add_3_30
Route         1   e 0.020                                  \CIC1/n1170
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC1/add_3_32
Route         1   e 0.020                                  \CIC1/n1171
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC1/add_3_34
Route         1   e 0.020                                  \CIC1/n1172
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC1/add_3_36
Route         1   e 0.020                                  \CIC1/n1173
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC1/add_3_38
Route         1   e 0.020                                  \CIC1/n1174
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC1/add_3_40
Route         1   e 0.020                                  \CIC1/n1175
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC1/add_3_42
Route         1   e 0.020                                  \CIC1/n1176
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC1/add_3_44
Route         1   e 0.020                                  \CIC1/n1177
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC1/add_3_46
Route         1   e 0.020                                  \CIC1/n1178
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC1/add_3_48
Route         1   e 0.020                                  \CIC1/n1179
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC1/add_3_50
Route         1   e 0.020                                  \CIC1/n1180
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC1/add_3_52
Route         1   e 0.020                                  \CIC1/n1181
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC1/add_3_54
Route         1   e 0.020                                  \CIC1/n1182
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC1/add_3_56
Route         1   e 0.020                                  \CIC1/n1183
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC1/add_3_58
Route         1   e 0.020                                  \CIC1/n1184
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC1/add_3_60
Route         1   e 0.020                                  \CIC1/n1185
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC1/add_3_62
Route         1   e 0.020                                  \CIC1/n1186
FCI_TO_F    ---     0.598            CIN to S[2]           \CIC1/add_3_64
Route         1   e 0.941                                  \CIC1/d1_63__N_1149[62]
                  --------
                    9.930  (61.5% logic, 38.5% route), 30 logic levels.


Error:  The following path violates requirements by 1.757ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \Mixer1/MixerOutSin_i8  (from osc_clk +)
   Destination:    FD1S3AX    D              \CIC1/d1_i63  (to osc_clk +)

   Delay:                   9.930ns  (61.5% logic, 38.5% route), 30 logic levels.

 Constraint Details:

      9.930ns data_path \Mixer1/MixerOutSin_i8 to \CIC1/d1_i63 violates
      8.333ns delay constraint less
      0.160ns L_S requirement (totaling 8.173ns) by 1.757ns

 Path Details: \Mixer1/MixerOutSin_i8 to \CIC1/d1_i63

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \Mixer1/MixerOutSin_i8 (from osc_clk)
Route        58   e 2.321                                  MixerOutSin_c_7
A1_TO_FCO   ---     0.827           A[2] to COUT           \CIC1/add_3_8
Route         1   e 0.020                                  \CIC1/n1159
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC1/add_3_10
Route         1   e 0.020                                  \CIC1/n1160
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC1/add_3_12
Route         1   e 0.020                                  \CIC1/n1161
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC1/add_3_14
Route         1   e 0.020                                  \CIC1/n1162
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC1/add_3_16
Route         1   e 0.020                                  \CIC1/n1163
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC1/add_3_18
Route         1   e 0.020                                  \CIC1/n1164
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC1/add_3_20
Route         1   e 0.020                                  \CIC1/n1165
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC1/add_3_22
Route         1   e 0.020                                  \CIC1/n1166
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC1/add_3_24
Route         1   e 0.020                                  \CIC1/n1167
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC1/add_3_26
Route         1   e 0.020                                  \CIC1/n1168
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC1/add_3_28
Route         1   e 0.020                                  \CIC1/n1169
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC1/add_3_30
Route         1   e 0.020                                  \CIC1/n1170
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC1/add_3_32
Route         1   e 0.020                                  \CIC1/n1171
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC1/add_3_34
Route         1   e 0.020                                  \CIC1/n1172
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC1/add_3_36
Route         1   e 0.020                                  \CIC1/n1173
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC1/add_3_38
Route         1   e 0.020                                  \CIC1/n1174
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC1/add_3_40
Route         1   e 0.020                                  \CIC1/n1175
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC1/add_3_42
Route         1   e 0.020                                  \CIC1/n1176
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC1/add_3_44
Route         1   e 0.020                                  \CIC1/n1177
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC1/add_3_46
Route         1   e 0.020                                  \CIC1/n1178
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC1/add_3_48
Route         1   e 0.020                                  \CIC1/n1179
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC1/add_3_50
Route         1   e 0.020                                  \CIC1/n1180
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC1/add_3_52
Route         1   e 0.020                                  \CIC1/n1181
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC1/add_3_54
Route         1   e 0.020                                  \CIC1/n1182
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC1/add_3_56
Route         1   e 0.020                                  \CIC1/n1183
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC1/add_3_58
Route         1   e 0.020                                  \CIC1/n1184
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC1/add_3_60
Route         1   e 0.020                                  \CIC1/n1185
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC1/add_3_62
Route         1   e 0.020                                  \CIC1/n1186
FCI_TO_F    ---     0.598            CIN to S[2]           \CIC1/add_3_64
Route         1   e 0.941                                  \CIC1/d1_63__N_1149[63]
                  --------
                    9.930  (61.5% logic, 38.5% route), 30 logic levels.


Error:  The following path violates requirements by 1.580ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \Mixer1/MixerOutSin_i8  (from osc_clk +)
   Destination:    FD1S3AX    D              \CIC1/d1_i60  (to osc_clk +)

   Delay:                   9.753ns  (61.0% logic, 39.0% route), 29 logic levels.

 Constraint Details:

      9.753ns data_path \Mixer1/MixerOutSin_i8 to \CIC1/d1_i60 violates
      8.333ns delay constraint less
      0.160ns L_S requirement (totaling 8.173ns) by 1.580ns

 Path Details: \Mixer1/MixerOutSin_i8 to \CIC1/d1_i60

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \Mixer1/MixerOutSin_i8 (from osc_clk)
Route        58   e 2.321                                  MixerOutSin_c_7
A1_TO_FCO   ---     0.827           A[2] to COUT           \CIC1/add_3_8
Route         1   e 0.020                                  \CIC1/n1159
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC1/add_3_10
Route         1   e 0.020                                  \CIC1/n1160
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC1/add_3_12
Route         1   e 0.020                                  \CIC1/n1161
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC1/add_3_14
Route         1   e 0.020                                  \CIC1/n1162
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC1/add_3_16
Route         1   e 0.020                                  \CIC1/n1163
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC1/add_3_18
Route         1   e 0.020                                  \CIC1/n1164
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC1/add_3_20
Route         1   e 0.020                                  \CIC1/n1165
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC1/add_3_22
Route         1   e 0.020                                  \CIC1/n1166
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC1/add_3_24
Route         1   e 0.020                                  \CIC1/n1167
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC1/add_3_26
Route         1   e 0.020                                  \CIC1/n1168
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC1/add_3_28
Route         1   e 0.020                                  \CIC1/n1169
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC1/add_3_30
Route         1   e 0.020                                  \CIC1/n1170
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC1/add_3_32
Route         1   e 0.020                                  \CIC1/n1171
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC1/add_3_34
Route         1   e 0.020                                  \CIC1/n1172
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC1/add_3_36
Route         1   e 0.020                                  \CIC1/n1173
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC1/add_3_38
Route         1   e 0.020                                  \CIC1/n1174
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC1/add_3_40
Route         1   e 0.020                                  \CIC1/n1175
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC1/add_3_42
Route         1   e 0.020                                  \CIC1/n1176
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC1/add_3_44
Route         1   e 0.020                                  \CIC1/n1177
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC1/add_3_46
Route         1   e 0.020                                  \CIC1/n1178
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC1/add_3_48
Route         1   e 0.020                                  \CIC1/n1179
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC1/add_3_50
Route         1   e 0.020                                  \CIC1/n1180
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC1/add_3_52
Route         1   e 0.020                                  \CIC1/n1181
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC1/add_3_54
Route         1   e 0.020                                  \CIC1/n1182
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC1/add_3_56
Route         1   e 0.020                                  \CIC1/n1183
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC1/add_3_58
Route         1   e 0.020                                  \CIC1/n1184
FCI_TO_FCO  ---     0.157            CIN to COUT           \CIC1/add_3_60
Route         1   e 0.020                                  \CIC1/n1185
FCI_TO_F    ---     0.598            CIN to S[2]           \CIC1/add_3_62
Route         1   e 0.941                                  \CIC1/d1_63__N_1149[60]
                  --------
                    9.753  (61.0% logic, 39.0% route), 29 logic levels.

Warning: 10.090 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 8.333333 -name     |             |             |
clk1 [get_nets \uart_rx1/UartClk[2]]    |     8.333 ns|    13.789 ns|     8 *
                                        |             |             |
create_clock -period 8.333333 -name     |             |             |
clk0 [get_nets osc_clk]                 |     8.333 ns|    10.090 ns|    30 *
                                        |             |             |
--------------------------------------------------------------------------------


2 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
\uart_rx1/r_SM_Main_2__N_2318[0]        |       4|     494|     45.78%
                                        |        |        |
\uart_rx1/n746                          |      16|     384|     35.59%
                                        |        |        |
\uart_rx1/n1492                         |       2|     336|     31.14%
                                        |        |        |
\uart_rx1/n1669                         |       7|     323|     29.94%
                                        |        |        |
\uart_rx1/n936                          |       5|     258|     23.91%
                                        |        |        |
\uart_rx1/n1521                         |       5|     254|     23.54%
                                        |        |        |
\uart_rx1/UartClk[2]_enable_27          |      16|     240|     22.24%
                                        |        |        |
\uart_rx1/n6_adj_2423                   |       1|     240|     22.24%
                                        |        |        |
\uart_rx1/n1538                         |       1|     240|     22.24%
                                        |        |        |
\uart_rx1/n8                            |       1|     234|     21.69%
                                        |        |        |
\uart_rx1/n955                          |       1|     234|     21.69%
                                        |        |        |
\uart_rx1/n6_adj_2422                   |       1|     138|     12.79%
                                        |        |        |
\uart_rx1/n6                            |       1|     128|     11.86%
                                        |        |        |
\uart_rx1/n1666                         |       8|     120|     11.12%
                                        |        |        |
--------------------------------------------------------------------------------


Timing summary:
---------------

Timing errors: 1079  Score: 1897519

Constraints cover  43001 paths, 2115 nets, and 3767 connections (77.7% coverage)


Peak memory: 78950400 bytes, TRCE: 7409664 bytes, DLYMAN: 327680 bytes
CPU_TIME_REPORT: 0 secs 
