Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'd' is not connected on this instance [C:/Users/hanka/Desktop/ECE 230L/ece230L/lab11/top.v:9]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/hanka/Desktop/ECE 230L/ece230L/lab11/top.v" Line 1. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hanka/Desktop/ECE 230L/ece230L/lab11/ripple_counter.v" Line 1. Module ripple_counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hanka/Desktop/ECE 230L/ece230L/lab11/t_flip_flop.v" Line 1. Module t_ff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hanka/Desktop/ECE 230L/ece230L/lab11/t_flip_flop.v" Line 1. Module t_ff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hanka/Desktop/ECE 230L/ece230L/lab11/t_flip_flop.v" Line 1. Module t_ff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hanka/Desktop/ECE 230L/ece230L/lab11/mod_n_count.v" Line 1. Module mod_n_count doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hanka/Desktop/ECE 230L/ece230L/lab11/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hanka/Desktop/ECE 230L/ece230L/lab11/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hanka/Desktop/ECE 230L/ece230L/lab11/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hanka/Desktop/ECE 230L/ece230L/lab11/d_flip_flop.v" Line 1. Module d_ff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hanka/Desktop/ECE 230L/ece230L/lab11/d_flip_flop.v" Line 1. Module d_ff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hanka/Desktop/ECE 230L/ece230L/lab11/d_flip_flop.v" Line 1. Module d_ff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hanka/Desktop/ECE 230L/ece230L/lab11/t_flip_flop.v" Line 1. Module t_ff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hanka/Desktop/ECE 230L/ece230L/lab11/d_flip_flop.v" Line 1. Module d_ff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hanka/Desktop/ECE 230L/ece230L/lab11/top.v" Line 1. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hanka/Desktop/ECE 230L/ece230L/lab11/ripple_counter.v" Line 1. Module ripple_counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hanka/Desktop/ECE 230L/ece230L/lab11/t_flip_flop.v" Line 1. Module t_ff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hanka/Desktop/ECE 230L/ece230L/lab11/t_flip_flop.v" Line 1. Module t_ff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hanka/Desktop/ECE 230L/ece230L/lab11/t_flip_flop.v" Line 1. Module t_ff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hanka/Desktop/ECE 230L/ece230L/lab11/mod_n_count.v" Line 1. Module mod_n_count doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hanka/Desktop/ECE 230L/ece230L/lab11/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hanka/Desktop/ECE 230L/ece230L/lab11/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hanka/Desktop/ECE 230L/ece230L/lab11/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hanka/Desktop/ECE 230L/ece230L/lab11/d_flip_flop.v" Line 1. Module d_ff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hanka/Desktop/ECE 230L/ece230L/lab11/d_flip_flop.v" Line 1. Module d_ff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hanka/Desktop/ECE 230L/ece230L/lab11/d_flip_flop.v" Line 1. Module d_ff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hanka/Desktop/ECE 230L/ece230L/lab11/t_flip_flop.v" Line 1. Module t_ff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hanka/Desktop/ECE 230L/ece230L/lab11/d_flip_flop.v" Line 1. Module d_ff doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.t_ff
Compiling module xil_defaultlib.ripple_counter
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.d_ff
Compiling module xil_defaultlib.mod_n_count
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
