Analysis & Synthesis report for allverilog
Mon Mar 13 20:02:36 2023
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages
  6. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Mon Mar 13 20:02:36 2023          ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name                      ; allverilog                                 ;
; Top-level Entity Name              ; allverilog                                 ;
; Family                             ; Cyclone IV E                               ;
; Total logic elements               ; N/A until Partition Merge                  ;
;     Total combinational functions  ; N/A until Partition Merge                  ;
;     Dedicated logic registers      ; N/A until Partition Merge                  ;
; Total registers                    ; N/A until Partition Merge                  ;
; Total pins                         ; N/A until Partition Merge                  ;
; Total virtual pins                 ; N/A until Partition Merge                  ;
; Total memory bits                  ; N/A until Partition Merge                  ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                  ;
; Total PLLs                         ; N/A until Partition Merge                  ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; allverilog         ; allverilog         ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-16        ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Mon Mar 13 20:02:36 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off allverilog -c allverilog
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Error (10170): Verilog HDL syntax error at allverilog.v(6) near text "wire";  expecting a direction File: E:/quartus/allverilog/allverilog.v Line: 6
Error (10170): Verilog HDL syntax error at allverilog.v(6) near text ";";  expecting ")" File: E:/quartus/allverilog/allverilog.v Line: 6
Error (10134): Verilog HDL Module Declaration error at allverilog.v(7): port "binary" is declared more than once File: E:/quartus/allverilog/allverilog.v Line: 7
Error (10170): Verilog HDL syntax error at allverilog.v(17) near text "O" File: E:/quartus/allverilog/allverilog.v Line: 17
Error (10170): Verilog HDL syntax error at allverilog.v(17) near text "[";  expecting ")" File: E:/quartus/allverilog/allverilog.v Line: 17
Error (10170): Verilog HDL syntax error at allverilog.v(21) near text "bcd2";  expecting "highz0", or "highz1", or "large", or "medium", or "pull0", or "pull1", or "small", or "strong0", or "strong1", or "supply0", or "weak0", or "weak1" File: E:/quartus/allverilog/allverilog.v Line: 21
Error (10759): Verilog HDL error at allverilog.v(21): object bed1 declared in a list of port declarations cannot be redeclared within the module body File: E:/quartus/allverilog/allverilog.v Line: 21
Error (10170): Verilog HDL syntax error at allverilog.v(21) near text ")";  expecting ";" File: E:/quartus/allverilog/allverilog.v Line: 21
Error (10149): Verilog HDL Declaration error at allverilog.v(21): identifier "t6" is already declared in the present scope File: E:/quartus/allverilog/allverilog.v Line: 21
Error (10149): Verilog HDL Declaration error at allverilog.v(21): identifier "t5" is already declared in the present scope File: E:/quartus/allverilog/allverilog.v Line: 21
Error (10759): Verilog HDL error at allverilog.v(21): object binary declared in a list of port declarations cannot be redeclared within the module body File: E:/quartus/allverilog/allverilog.v Line: 21
Error (10112): Ignored design unit "allverilog" at allverilog.v(2) due to previous errors File: E:/quartus/allverilog/allverilog.v Line: 2
Info (12021): Found 0 design units, including 0 entities, in source file allverilog.v
Error (10170): Verilog HDL syntax error at geq5_plus3.v(3) near text "body";  expecting ";" File: E:/quartus/allverilog/geq5_plus3.v Line: 3
Error (10170): Verilog HDL syntax error at geq5_plus3.v(4) near text ")";  expecting "}" File: E:/quartus/allverilog/geq5_plus3.v Line: 4
Error (10170): Verilog HDL syntax error at geq5_plus3.v(5) near text ")";  expecting "}" File: E:/quartus/allverilog/geq5_plus3.v Line: 5
Info (12021): Found 0 design units, including 0 entities, in source file geq5_plus3.v
Error (10170): Verilog HDL syntax error at binary_to_bed_converter.v(4) near text ";";  expecting ")" File: E:/quartus/allverilog/binary_to_bed_converter.v Line: 4
Error (10170): Verilog HDL syntax error at binary_to_bed_converter.v(5) near text ";";  expecting ")" File: E:/quartus/allverilog/binary_to_bed_converter.v Line: 5
Error (10134): Verilog HDL Module Declaration error at binary_to_bed_converter.v(6): port "binary" is declared more than once File: E:/quartus/allverilog/binary_to_bed_converter.v Line: 6
Error (10112): Ignored design unit "binary_to_bed_converter" at binary_to_bed_converter.v(1) due to previous errors File: E:/quartus/allverilog/binary_to_bed_converter.v Line: 1
Info (12021): Found 0 design units, including 0 entities, in source file binary_to_bed_converter.v
Info (144001): Generated suppressed messages file E:/quartus/allverilog/output_files/allverilog.map.smsg
Error: Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 19 errors, 0 warnings
    Error: Peak virtual memory: 4608 megabytes
    Error: Processing ended: Mon Mar 13 20:02:36 2023
    Error: Elapsed time: 00:00:00
    Error: Total CPU time (on all processors): 00:00:00


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in E:/quartus/allverilog/output_files/allverilog.map.smsg.


