module _dff_r_sync(clk, reset_n, d, q);
	input clk, reset_n, d;
	output q;
	reg q;
	
	
	always @(posedge clk) begin
	 if(reset_n ==0) q<= 1'0;
	 else 			  q<= d;
	 
	 end