
Panel.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000b8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000507c  080000b8  080000b8  000010b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000e0  08005134  08005134  00006134  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005214  08005214  00007014  2**0
                  CONTENTS
  4 .ARM          00000000  08005214  08005214  00007014  2**0
                  CONTENTS
  5 .preinit_array 00000000  08005214  08005214  00007014  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  08005214  08005214  00006214  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800521c  0800521c  0000621c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000014  20000000  08005220  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000570  20000014  08005234  00007014  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000584  08005234  00007584  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00007014  2**0
                  CONTENTS, READONLY
 12 .debug_info   000134c3  00000000  00000000  0000703c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002634  00000000  00000000  0001a4ff  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000de8  00000000  00000000  0001cb38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000b08  00000000  00000000  0001d920  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017635  00000000  00000000  0001e428  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001176a  00000000  00000000  00035a5d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008d056  00000000  00000000  000471c7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d421d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000032d0  00000000  00000000  000d4260  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007b  00000000  00000000  000d7530  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000b8 <__do_global_dtors_aux>:
 80000b8:	b510      	push	{r4, lr}
 80000ba:	4c06      	ldr	r4, [pc, #24]	@ (80000d4 <__do_global_dtors_aux+0x1c>)
 80000bc:	7823      	ldrb	r3, [r4, #0]
 80000be:	2b00      	cmp	r3, #0
 80000c0:	d107      	bne.n	80000d2 <__do_global_dtors_aux+0x1a>
 80000c2:	4b05      	ldr	r3, [pc, #20]	@ (80000d8 <__do_global_dtors_aux+0x20>)
 80000c4:	2b00      	cmp	r3, #0
 80000c6:	d002      	beq.n	80000ce <__do_global_dtors_aux+0x16>
 80000c8:	4804      	ldr	r0, [pc, #16]	@ (80000dc <__do_global_dtors_aux+0x24>)
 80000ca:	e000      	b.n	80000ce <__do_global_dtors_aux+0x16>
 80000cc:	bf00      	nop
 80000ce:	2301      	movs	r3, #1
 80000d0:	7023      	strb	r3, [r4, #0]
 80000d2:	bd10      	pop	{r4, pc}
 80000d4:	20000014 	.word	0x20000014
 80000d8:	00000000 	.word	0x00000000
 80000dc:	0800511c 	.word	0x0800511c

080000e0 <frame_dummy>:
 80000e0:	4b04      	ldr	r3, [pc, #16]	@ (80000f4 <frame_dummy+0x14>)
 80000e2:	b510      	push	{r4, lr}
 80000e4:	2b00      	cmp	r3, #0
 80000e6:	d003      	beq.n	80000f0 <frame_dummy+0x10>
 80000e8:	4903      	ldr	r1, [pc, #12]	@ (80000f8 <frame_dummy+0x18>)
 80000ea:	4804      	ldr	r0, [pc, #16]	@ (80000fc <frame_dummy+0x1c>)
 80000ec:	e000      	b.n	80000f0 <frame_dummy+0x10>
 80000ee:	bf00      	nop
 80000f0:	bd10      	pop	{r4, pc}
 80000f2:	46c0      	nop			@ (mov r8, r8)
 80000f4:	00000000 	.word	0x00000000
 80000f8:	20000018 	.word	0x20000018
 80000fc:	0800511c 	.word	0x0800511c

08000100 <__udivsi3>:
 8000100:	2200      	movs	r2, #0
 8000102:	0843      	lsrs	r3, r0, #1
 8000104:	428b      	cmp	r3, r1
 8000106:	d374      	bcc.n	80001f2 <__udivsi3+0xf2>
 8000108:	0903      	lsrs	r3, r0, #4
 800010a:	428b      	cmp	r3, r1
 800010c:	d35f      	bcc.n	80001ce <__udivsi3+0xce>
 800010e:	0a03      	lsrs	r3, r0, #8
 8000110:	428b      	cmp	r3, r1
 8000112:	d344      	bcc.n	800019e <__udivsi3+0x9e>
 8000114:	0b03      	lsrs	r3, r0, #12
 8000116:	428b      	cmp	r3, r1
 8000118:	d328      	bcc.n	800016c <__udivsi3+0x6c>
 800011a:	0c03      	lsrs	r3, r0, #16
 800011c:	428b      	cmp	r3, r1
 800011e:	d30d      	bcc.n	800013c <__udivsi3+0x3c>
 8000120:	22ff      	movs	r2, #255	@ 0xff
 8000122:	0209      	lsls	r1, r1, #8
 8000124:	ba12      	rev	r2, r2
 8000126:	0c03      	lsrs	r3, r0, #16
 8000128:	428b      	cmp	r3, r1
 800012a:	d302      	bcc.n	8000132 <__udivsi3+0x32>
 800012c:	1212      	asrs	r2, r2, #8
 800012e:	0209      	lsls	r1, r1, #8
 8000130:	d065      	beq.n	80001fe <__udivsi3+0xfe>
 8000132:	0b03      	lsrs	r3, r0, #12
 8000134:	428b      	cmp	r3, r1
 8000136:	d319      	bcc.n	800016c <__udivsi3+0x6c>
 8000138:	e000      	b.n	800013c <__udivsi3+0x3c>
 800013a:	0a09      	lsrs	r1, r1, #8
 800013c:	0bc3      	lsrs	r3, r0, #15
 800013e:	428b      	cmp	r3, r1
 8000140:	d301      	bcc.n	8000146 <__udivsi3+0x46>
 8000142:	03cb      	lsls	r3, r1, #15
 8000144:	1ac0      	subs	r0, r0, r3
 8000146:	4152      	adcs	r2, r2
 8000148:	0b83      	lsrs	r3, r0, #14
 800014a:	428b      	cmp	r3, r1
 800014c:	d301      	bcc.n	8000152 <__udivsi3+0x52>
 800014e:	038b      	lsls	r3, r1, #14
 8000150:	1ac0      	subs	r0, r0, r3
 8000152:	4152      	adcs	r2, r2
 8000154:	0b43      	lsrs	r3, r0, #13
 8000156:	428b      	cmp	r3, r1
 8000158:	d301      	bcc.n	800015e <__udivsi3+0x5e>
 800015a:	034b      	lsls	r3, r1, #13
 800015c:	1ac0      	subs	r0, r0, r3
 800015e:	4152      	adcs	r2, r2
 8000160:	0b03      	lsrs	r3, r0, #12
 8000162:	428b      	cmp	r3, r1
 8000164:	d301      	bcc.n	800016a <__udivsi3+0x6a>
 8000166:	030b      	lsls	r3, r1, #12
 8000168:	1ac0      	subs	r0, r0, r3
 800016a:	4152      	adcs	r2, r2
 800016c:	0ac3      	lsrs	r3, r0, #11
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x76>
 8000172:	02cb      	lsls	r3, r1, #11
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0a83      	lsrs	r3, r0, #10
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x82>
 800017e:	028b      	lsls	r3, r1, #10
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0a43      	lsrs	r3, r0, #9
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x8e>
 800018a:	024b      	lsls	r3, r1, #9
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0a03      	lsrs	r3, r0, #8
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x9a>
 8000196:	020b      	lsls	r3, r1, #8
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	d2cd      	bcs.n	800013a <__udivsi3+0x3a>
 800019e:	09c3      	lsrs	r3, r0, #7
 80001a0:	428b      	cmp	r3, r1
 80001a2:	d301      	bcc.n	80001a8 <__udivsi3+0xa8>
 80001a4:	01cb      	lsls	r3, r1, #7
 80001a6:	1ac0      	subs	r0, r0, r3
 80001a8:	4152      	adcs	r2, r2
 80001aa:	0983      	lsrs	r3, r0, #6
 80001ac:	428b      	cmp	r3, r1
 80001ae:	d301      	bcc.n	80001b4 <__udivsi3+0xb4>
 80001b0:	018b      	lsls	r3, r1, #6
 80001b2:	1ac0      	subs	r0, r0, r3
 80001b4:	4152      	adcs	r2, r2
 80001b6:	0943      	lsrs	r3, r0, #5
 80001b8:	428b      	cmp	r3, r1
 80001ba:	d301      	bcc.n	80001c0 <__udivsi3+0xc0>
 80001bc:	014b      	lsls	r3, r1, #5
 80001be:	1ac0      	subs	r0, r0, r3
 80001c0:	4152      	adcs	r2, r2
 80001c2:	0903      	lsrs	r3, r0, #4
 80001c4:	428b      	cmp	r3, r1
 80001c6:	d301      	bcc.n	80001cc <__udivsi3+0xcc>
 80001c8:	010b      	lsls	r3, r1, #4
 80001ca:	1ac0      	subs	r0, r0, r3
 80001cc:	4152      	adcs	r2, r2
 80001ce:	08c3      	lsrs	r3, r0, #3
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xd8>
 80001d4:	00cb      	lsls	r3, r1, #3
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0883      	lsrs	r3, r0, #2
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xe4>
 80001e0:	008b      	lsls	r3, r1, #2
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	0843      	lsrs	r3, r0, #1
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xf0>
 80001ec:	004b      	lsls	r3, r1, #1
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	1a41      	subs	r1, r0, r1
 80001f4:	d200      	bcs.n	80001f8 <__udivsi3+0xf8>
 80001f6:	4601      	mov	r1, r0
 80001f8:	4152      	adcs	r2, r2
 80001fa:	4610      	mov	r0, r2
 80001fc:	4770      	bx	lr
 80001fe:	e7ff      	b.n	8000200 <__udivsi3+0x100>
 8000200:	b501      	push	{r0, lr}
 8000202:	2000      	movs	r0, #0
 8000204:	f000 f806 	bl	8000214 <__aeabi_idiv0>
 8000208:	bd02      	pop	{r1, pc}
 800020a:	46c0      	nop			@ (mov r8, r8)

0800020c <__aeabi_uidivmod>:
 800020c:	2900      	cmp	r1, #0
 800020e:	d0f7      	beq.n	8000200 <__udivsi3+0x100>
 8000210:	e776      	b.n	8000100 <__udivsi3>
 8000212:	4770      	bx	lr

08000214 <__aeabi_idiv0>:
 8000214:	4770      	bx	lr
 8000216:	46c0      	nop			@ (mov r8, r8)

08000218 <__aeabi_cfrcmple>:
 8000218:	4684      	mov	ip, r0
 800021a:	0008      	movs	r0, r1
 800021c:	4661      	mov	r1, ip
 800021e:	e7ff      	b.n	8000220 <__aeabi_cfcmpeq>

08000220 <__aeabi_cfcmpeq>:
 8000220:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8000222:	f000 f8ab 	bl	800037c <__lesf2>
 8000226:	2800      	cmp	r0, #0
 8000228:	d401      	bmi.n	800022e <__aeabi_cfcmpeq+0xe>
 800022a:	2100      	movs	r1, #0
 800022c:	42c8      	cmn	r0, r1
 800022e:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000230 <__aeabi_fcmpeq>:
 8000230:	b510      	push	{r4, lr}
 8000232:	f000 f82b 	bl	800028c <__eqsf2>
 8000236:	4240      	negs	r0, r0
 8000238:	3001      	adds	r0, #1
 800023a:	bd10      	pop	{r4, pc}

0800023c <__aeabi_fcmplt>:
 800023c:	b510      	push	{r4, lr}
 800023e:	f000 f89d 	bl	800037c <__lesf2>
 8000242:	2800      	cmp	r0, #0
 8000244:	db01      	blt.n	800024a <__aeabi_fcmplt+0xe>
 8000246:	2000      	movs	r0, #0
 8000248:	bd10      	pop	{r4, pc}
 800024a:	2001      	movs	r0, #1
 800024c:	bd10      	pop	{r4, pc}
 800024e:	46c0      	nop			@ (mov r8, r8)

08000250 <__aeabi_fcmple>:
 8000250:	b510      	push	{r4, lr}
 8000252:	f000 f893 	bl	800037c <__lesf2>
 8000256:	2800      	cmp	r0, #0
 8000258:	dd01      	ble.n	800025e <__aeabi_fcmple+0xe>
 800025a:	2000      	movs	r0, #0
 800025c:	bd10      	pop	{r4, pc}
 800025e:	2001      	movs	r0, #1
 8000260:	bd10      	pop	{r4, pc}
 8000262:	46c0      	nop			@ (mov r8, r8)

08000264 <__aeabi_fcmpgt>:
 8000264:	b510      	push	{r4, lr}
 8000266:	f000 f839 	bl	80002dc <__gesf2>
 800026a:	2800      	cmp	r0, #0
 800026c:	dc01      	bgt.n	8000272 <__aeabi_fcmpgt+0xe>
 800026e:	2000      	movs	r0, #0
 8000270:	bd10      	pop	{r4, pc}
 8000272:	2001      	movs	r0, #1
 8000274:	bd10      	pop	{r4, pc}
 8000276:	46c0      	nop			@ (mov r8, r8)

08000278 <__aeabi_fcmpge>:
 8000278:	b510      	push	{r4, lr}
 800027a:	f000 f82f 	bl	80002dc <__gesf2>
 800027e:	2800      	cmp	r0, #0
 8000280:	da01      	bge.n	8000286 <__aeabi_fcmpge+0xe>
 8000282:	2000      	movs	r0, #0
 8000284:	bd10      	pop	{r4, pc}
 8000286:	2001      	movs	r0, #1
 8000288:	bd10      	pop	{r4, pc}
 800028a:	46c0      	nop			@ (mov r8, r8)

0800028c <__eqsf2>:
 800028c:	b570      	push	{r4, r5, r6, lr}
 800028e:	0042      	lsls	r2, r0, #1
 8000290:	024e      	lsls	r6, r1, #9
 8000292:	004c      	lsls	r4, r1, #1
 8000294:	0245      	lsls	r5, r0, #9
 8000296:	0a6d      	lsrs	r5, r5, #9
 8000298:	0e12      	lsrs	r2, r2, #24
 800029a:	0fc3      	lsrs	r3, r0, #31
 800029c:	0a76      	lsrs	r6, r6, #9
 800029e:	0e24      	lsrs	r4, r4, #24
 80002a0:	0fc9      	lsrs	r1, r1, #31
 80002a2:	2aff      	cmp	r2, #255	@ 0xff
 80002a4:	d010      	beq.n	80002c8 <__eqsf2+0x3c>
 80002a6:	2cff      	cmp	r4, #255	@ 0xff
 80002a8:	d00c      	beq.n	80002c4 <__eqsf2+0x38>
 80002aa:	2001      	movs	r0, #1
 80002ac:	42a2      	cmp	r2, r4
 80002ae:	d10a      	bne.n	80002c6 <__eqsf2+0x3a>
 80002b0:	42b5      	cmp	r5, r6
 80002b2:	d108      	bne.n	80002c6 <__eqsf2+0x3a>
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d00f      	beq.n	80002d8 <__eqsf2+0x4c>
 80002b8:	2a00      	cmp	r2, #0
 80002ba:	d104      	bne.n	80002c6 <__eqsf2+0x3a>
 80002bc:	0028      	movs	r0, r5
 80002be:	1e43      	subs	r3, r0, #1
 80002c0:	4198      	sbcs	r0, r3
 80002c2:	e000      	b.n	80002c6 <__eqsf2+0x3a>
 80002c4:	2001      	movs	r0, #1
 80002c6:	bd70      	pop	{r4, r5, r6, pc}
 80002c8:	2001      	movs	r0, #1
 80002ca:	2cff      	cmp	r4, #255	@ 0xff
 80002cc:	d1fb      	bne.n	80002c6 <__eqsf2+0x3a>
 80002ce:	4335      	orrs	r5, r6
 80002d0:	d1f9      	bne.n	80002c6 <__eqsf2+0x3a>
 80002d2:	404b      	eors	r3, r1
 80002d4:	0018      	movs	r0, r3
 80002d6:	e7f6      	b.n	80002c6 <__eqsf2+0x3a>
 80002d8:	2000      	movs	r0, #0
 80002da:	e7f4      	b.n	80002c6 <__eqsf2+0x3a>

080002dc <__gesf2>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	0042      	lsls	r2, r0, #1
 80002e0:	0244      	lsls	r4, r0, #9
 80002e2:	024d      	lsls	r5, r1, #9
 80002e4:	0fc3      	lsrs	r3, r0, #31
 80002e6:	0048      	lsls	r0, r1, #1
 80002e8:	0a64      	lsrs	r4, r4, #9
 80002ea:	0e12      	lsrs	r2, r2, #24
 80002ec:	0a6d      	lsrs	r5, r5, #9
 80002ee:	0e00      	lsrs	r0, r0, #24
 80002f0:	0fc9      	lsrs	r1, r1, #31
 80002f2:	2aff      	cmp	r2, #255	@ 0xff
 80002f4:	d019      	beq.n	800032a <__gesf2+0x4e>
 80002f6:	28ff      	cmp	r0, #255	@ 0xff
 80002f8:	d00b      	beq.n	8000312 <__gesf2+0x36>
 80002fa:	2a00      	cmp	r2, #0
 80002fc:	d11e      	bne.n	800033c <__gesf2+0x60>
 80002fe:	2800      	cmp	r0, #0
 8000300:	d10b      	bne.n	800031a <__gesf2+0x3e>
 8000302:	2d00      	cmp	r5, #0
 8000304:	d027      	beq.n	8000356 <__gesf2+0x7a>
 8000306:	2c00      	cmp	r4, #0
 8000308:	d134      	bne.n	8000374 <__gesf2+0x98>
 800030a:	2900      	cmp	r1, #0
 800030c:	d02f      	beq.n	800036e <__gesf2+0x92>
 800030e:	0008      	movs	r0, r1
 8000310:	bd30      	pop	{r4, r5, pc}
 8000312:	2d00      	cmp	r5, #0
 8000314:	d128      	bne.n	8000368 <__gesf2+0x8c>
 8000316:	2a00      	cmp	r2, #0
 8000318:	d101      	bne.n	800031e <__gesf2+0x42>
 800031a:	2c00      	cmp	r4, #0
 800031c:	d0f5      	beq.n	800030a <__gesf2+0x2e>
 800031e:	428b      	cmp	r3, r1
 8000320:	d107      	bne.n	8000332 <__gesf2+0x56>
 8000322:	2b00      	cmp	r3, #0
 8000324:	d023      	beq.n	800036e <__gesf2+0x92>
 8000326:	0018      	movs	r0, r3
 8000328:	e7f2      	b.n	8000310 <__gesf2+0x34>
 800032a:	2c00      	cmp	r4, #0
 800032c:	d11c      	bne.n	8000368 <__gesf2+0x8c>
 800032e:	28ff      	cmp	r0, #255	@ 0xff
 8000330:	d014      	beq.n	800035c <__gesf2+0x80>
 8000332:	1e58      	subs	r0, r3, #1
 8000334:	2302      	movs	r3, #2
 8000336:	4018      	ands	r0, r3
 8000338:	3801      	subs	r0, #1
 800033a:	e7e9      	b.n	8000310 <__gesf2+0x34>
 800033c:	2800      	cmp	r0, #0
 800033e:	d0f8      	beq.n	8000332 <__gesf2+0x56>
 8000340:	428b      	cmp	r3, r1
 8000342:	d1f6      	bne.n	8000332 <__gesf2+0x56>
 8000344:	4282      	cmp	r2, r0
 8000346:	dcf4      	bgt.n	8000332 <__gesf2+0x56>
 8000348:	dbeb      	blt.n	8000322 <__gesf2+0x46>
 800034a:	42ac      	cmp	r4, r5
 800034c:	d8f1      	bhi.n	8000332 <__gesf2+0x56>
 800034e:	2000      	movs	r0, #0
 8000350:	42ac      	cmp	r4, r5
 8000352:	d2dd      	bcs.n	8000310 <__gesf2+0x34>
 8000354:	e7e5      	b.n	8000322 <__gesf2+0x46>
 8000356:	2c00      	cmp	r4, #0
 8000358:	d0da      	beq.n	8000310 <__gesf2+0x34>
 800035a:	e7ea      	b.n	8000332 <__gesf2+0x56>
 800035c:	2d00      	cmp	r5, #0
 800035e:	d103      	bne.n	8000368 <__gesf2+0x8c>
 8000360:	428b      	cmp	r3, r1
 8000362:	d1e6      	bne.n	8000332 <__gesf2+0x56>
 8000364:	2000      	movs	r0, #0
 8000366:	e7d3      	b.n	8000310 <__gesf2+0x34>
 8000368:	2002      	movs	r0, #2
 800036a:	4240      	negs	r0, r0
 800036c:	e7d0      	b.n	8000310 <__gesf2+0x34>
 800036e:	2001      	movs	r0, #1
 8000370:	4240      	negs	r0, r0
 8000372:	e7cd      	b.n	8000310 <__gesf2+0x34>
 8000374:	428b      	cmp	r3, r1
 8000376:	d0e8      	beq.n	800034a <__gesf2+0x6e>
 8000378:	e7db      	b.n	8000332 <__gesf2+0x56>
 800037a:	46c0      	nop			@ (mov r8, r8)

0800037c <__lesf2>:
 800037c:	b530      	push	{r4, r5, lr}
 800037e:	0042      	lsls	r2, r0, #1
 8000380:	0244      	lsls	r4, r0, #9
 8000382:	024d      	lsls	r5, r1, #9
 8000384:	0fc3      	lsrs	r3, r0, #31
 8000386:	0048      	lsls	r0, r1, #1
 8000388:	0a64      	lsrs	r4, r4, #9
 800038a:	0e12      	lsrs	r2, r2, #24
 800038c:	0a6d      	lsrs	r5, r5, #9
 800038e:	0e00      	lsrs	r0, r0, #24
 8000390:	0fc9      	lsrs	r1, r1, #31
 8000392:	2aff      	cmp	r2, #255	@ 0xff
 8000394:	d01a      	beq.n	80003cc <__lesf2+0x50>
 8000396:	28ff      	cmp	r0, #255	@ 0xff
 8000398:	d00e      	beq.n	80003b8 <__lesf2+0x3c>
 800039a:	2a00      	cmp	r2, #0
 800039c:	d11e      	bne.n	80003dc <__lesf2+0x60>
 800039e:	2800      	cmp	r0, #0
 80003a0:	d10e      	bne.n	80003c0 <__lesf2+0x44>
 80003a2:	2d00      	cmp	r5, #0
 80003a4:	d02a      	beq.n	80003fc <__lesf2+0x80>
 80003a6:	2c00      	cmp	r4, #0
 80003a8:	d00c      	beq.n	80003c4 <__lesf2+0x48>
 80003aa:	428b      	cmp	r3, r1
 80003ac:	d01d      	beq.n	80003ea <__lesf2+0x6e>
 80003ae:	1e58      	subs	r0, r3, #1
 80003b0:	2302      	movs	r3, #2
 80003b2:	4018      	ands	r0, r3
 80003b4:	3801      	subs	r0, #1
 80003b6:	e010      	b.n	80003da <__lesf2+0x5e>
 80003b8:	2d00      	cmp	r5, #0
 80003ba:	d10d      	bne.n	80003d8 <__lesf2+0x5c>
 80003bc:	2a00      	cmp	r2, #0
 80003be:	d120      	bne.n	8000402 <__lesf2+0x86>
 80003c0:	2c00      	cmp	r4, #0
 80003c2:	d11e      	bne.n	8000402 <__lesf2+0x86>
 80003c4:	2900      	cmp	r1, #0
 80003c6:	d023      	beq.n	8000410 <__lesf2+0x94>
 80003c8:	0008      	movs	r0, r1
 80003ca:	e006      	b.n	80003da <__lesf2+0x5e>
 80003cc:	2c00      	cmp	r4, #0
 80003ce:	d103      	bne.n	80003d8 <__lesf2+0x5c>
 80003d0:	28ff      	cmp	r0, #255	@ 0xff
 80003d2:	d1ec      	bne.n	80003ae <__lesf2+0x32>
 80003d4:	2d00      	cmp	r5, #0
 80003d6:	d017      	beq.n	8000408 <__lesf2+0x8c>
 80003d8:	2002      	movs	r0, #2
 80003da:	bd30      	pop	{r4, r5, pc}
 80003dc:	2800      	cmp	r0, #0
 80003de:	d0e6      	beq.n	80003ae <__lesf2+0x32>
 80003e0:	428b      	cmp	r3, r1
 80003e2:	d1e4      	bne.n	80003ae <__lesf2+0x32>
 80003e4:	4282      	cmp	r2, r0
 80003e6:	dce2      	bgt.n	80003ae <__lesf2+0x32>
 80003e8:	db04      	blt.n	80003f4 <__lesf2+0x78>
 80003ea:	42ac      	cmp	r4, r5
 80003ec:	d8df      	bhi.n	80003ae <__lesf2+0x32>
 80003ee:	2000      	movs	r0, #0
 80003f0:	42ac      	cmp	r4, r5
 80003f2:	d2f2      	bcs.n	80003da <__lesf2+0x5e>
 80003f4:	2b00      	cmp	r3, #0
 80003f6:	d00b      	beq.n	8000410 <__lesf2+0x94>
 80003f8:	0018      	movs	r0, r3
 80003fa:	e7ee      	b.n	80003da <__lesf2+0x5e>
 80003fc:	2c00      	cmp	r4, #0
 80003fe:	d0ec      	beq.n	80003da <__lesf2+0x5e>
 8000400:	e7d5      	b.n	80003ae <__lesf2+0x32>
 8000402:	428b      	cmp	r3, r1
 8000404:	d1d3      	bne.n	80003ae <__lesf2+0x32>
 8000406:	e7f5      	b.n	80003f4 <__lesf2+0x78>
 8000408:	2000      	movs	r0, #0
 800040a:	428b      	cmp	r3, r1
 800040c:	d0e5      	beq.n	80003da <__lesf2+0x5e>
 800040e:	e7ce      	b.n	80003ae <__lesf2+0x32>
 8000410:	2001      	movs	r0, #1
 8000412:	4240      	negs	r0, r0
 8000414:	e7e1      	b.n	80003da <__lesf2+0x5e>
 8000416:	46c0      	nop			@ (mov r8, r8)

08000418 <__aeabi_i2f>:
 8000418:	b570      	push	{r4, r5, r6, lr}
 800041a:	2800      	cmp	r0, #0
 800041c:	d013      	beq.n	8000446 <__aeabi_i2f+0x2e>
 800041e:	17c3      	asrs	r3, r0, #31
 8000420:	18c5      	adds	r5, r0, r3
 8000422:	405d      	eors	r5, r3
 8000424:	0fc4      	lsrs	r4, r0, #31
 8000426:	0028      	movs	r0, r5
 8000428:	f000 f842 	bl	80004b0 <__clzsi2>
 800042c:	239e      	movs	r3, #158	@ 0x9e
 800042e:	0001      	movs	r1, r0
 8000430:	1a1b      	subs	r3, r3, r0
 8000432:	2b96      	cmp	r3, #150	@ 0x96
 8000434:	dc0f      	bgt.n	8000456 <__aeabi_i2f+0x3e>
 8000436:	2808      	cmp	r0, #8
 8000438:	d034      	beq.n	80004a4 <__aeabi_i2f+0x8c>
 800043a:	3908      	subs	r1, #8
 800043c:	408d      	lsls	r5, r1
 800043e:	026d      	lsls	r5, r5, #9
 8000440:	0a6d      	lsrs	r5, r5, #9
 8000442:	b2d8      	uxtb	r0, r3
 8000444:	e002      	b.n	800044c <__aeabi_i2f+0x34>
 8000446:	2400      	movs	r4, #0
 8000448:	2000      	movs	r0, #0
 800044a:	2500      	movs	r5, #0
 800044c:	05c0      	lsls	r0, r0, #23
 800044e:	4328      	orrs	r0, r5
 8000450:	07e4      	lsls	r4, r4, #31
 8000452:	4320      	orrs	r0, r4
 8000454:	bd70      	pop	{r4, r5, r6, pc}
 8000456:	2b99      	cmp	r3, #153	@ 0x99
 8000458:	dc16      	bgt.n	8000488 <__aeabi_i2f+0x70>
 800045a:	1f42      	subs	r2, r0, #5
 800045c:	2805      	cmp	r0, #5
 800045e:	d000      	beq.n	8000462 <__aeabi_i2f+0x4a>
 8000460:	4095      	lsls	r5, r2
 8000462:	002a      	movs	r2, r5
 8000464:	4811      	ldr	r0, [pc, #68]	@ (80004ac <__aeabi_i2f+0x94>)
 8000466:	4002      	ands	r2, r0
 8000468:	076e      	lsls	r6, r5, #29
 800046a:	d009      	beq.n	8000480 <__aeabi_i2f+0x68>
 800046c:	260f      	movs	r6, #15
 800046e:	4035      	ands	r5, r6
 8000470:	2d04      	cmp	r5, #4
 8000472:	d005      	beq.n	8000480 <__aeabi_i2f+0x68>
 8000474:	3204      	adds	r2, #4
 8000476:	0155      	lsls	r5, r2, #5
 8000478:	d502      	bpl.n	8000480 <__aeabi_i2f+0x68>
 800047a:	239f      	movs	r3, #159	@ 0x9f
 800047c:	4002      	ands	r2, r0
 800047e:	1a5b      	subs	r3, r3, r1
 8000480:	0192      	lsls	r2, r2, #6
 8000482:	0a55      	lsrs	r5, r2, #9
 8000484:	b2d8      	uxtb	r0, r3
 8000486:	e7e1      	b.n	800044c <__aeabi_i2f+0x34>
 8000488:	2205      	movs	r2, #5
 800048a:	1a12      	subs	r2, r2, r0
 800048c:	0028      	movs	r0, r5
 800048e:	40d0      	lsrs	r0, r2
 8000490:	0002      	movs	r2, r0
 8000492:	0008      	movs	r0, r1
 8000494:	301b      	adds	r0, #27
 8000496:	4085      	lsls	r5, r0
 8000498:	0028      	movs	r0, r5
 800049a:	1e45      	subs	r5, r0, #1
 800049c:	41a8      	sbcs	r0, r5
 800049e:	4302      	orrs	r2, r0
 80004a0:	0015      	movs	r5, r2
 80004a2:	e7de      	b.n	8000462 <__aeabi_i2f+0x4a>
 80004a4:	026d      	lsls	r5, r5, #9
 80004a6:	2096      	movs	r0, #150	@ 0x96
 80004a8:	0a6d      	lsrs	r5, r5, #9
 80004aa:	e7cf      	b.n	800044c <__aeabi_i2f+0x34>
 80004ac:	fbffffff 	.word	0xfbffffff

080004b0 <__clzsi2>:
 80004b0:	211c      	movs	r1, #28
 80004b2:	2301      	movs	r3, #1
 80004b4:	041b      	lsls	r3, r3, #16
 80004b6:	4298      	cmp	r0, r3
 80004b8:	d301      	bcc.n	80004be <__clzsi2+0xe>
 80004ba:	0c00      	lsrs	r0, r0, #16
 80004bc:	3910      	subs	r1, #16
 80004be:	0a1b      	lsrs	r3, r3, #8
 80004c0:	4298      	cmp	r0, r3
 80004c2:	d301      	bcc.n	80004c8 <__clzsi2+0x18>
 80004c4:	0a00      	lsrs	r0, r0, #8
 80004c6:	3908      	subs	r1, #8
 80004c8:	091b      	lsrs	r3, r3, #4
 80004ca:	4298      	cmp	r0, r3
 80004cc:	d301      	bcc.n	80004d2 <__clzsi2+0x22>
 80004ce:	0900      	lsrs	r0, r0, #4
 80004d0:	3904      	subs	r1, #4
 80004d2:	a202      	add	r2, pc, #8	@ (adr r2, 80004dc <__clzsi2+0x2c>)
 80004d4:	5c10      	ldrb	r0, [r2, r0]
 80004d6:	1840      	adds	r0, r0, r1
 80004d8:	4770      	bx	lr
 80004da:	46c0      	nop			@ (mov r8, r8)
 80004dc:	02020304 	.word	0x02020304
 80004e0:	01010101 	.word	0x01010101
	...

080004ec <_ZN3LEDC1EP6WS2812>:
#include "led.h"

LED::LED(WS2812* neopixel){
 80004ec:	b580      	push	{r7, lr}
 80004ee:	b082      	sub	sp, #8
 80004f0:	af00      	add	r7, sp, #0
 80004f2:	6078      	str	r0, [r7, #4]
 80004f4:	6039      	str	r1, [r7, #0]
    NEOPIXEL = neopixel;
 80004f6:	687b      	ldr	r3, [r7, #4]
 80004f8:	683a      	ldr	r2, [r7, #0]
 80004fa:	601a      	str	r2, [r3, #0]
}
 80004fc:	687b      	ldr	r3, [r7, #4]
 80004fe:	0018      	movs	r0, r3
 8000500:	46bd      	mov	sp, r7
 8000502:	b002      	add	sp, #8
 8000504:	bd80      	pop	{r7, pc}
	...

08000508 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim) {
 8000508:	b580      	push	{r7, lr}
 800050a:	b082      	sub	sp, #8
 800050c:	af00      	add	r7, sp, #0
 800050e:	6078      	str	r0, [r7, #4]
	Neopixel.do_forwardRewrite();
 8000510:	4b03      	ldr	r3, [pc, #12]	@ (8000520 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x18>)
 8000512:	0018      	movs	r0, r3
 8000514:	f001 f898 	bl	8001648 <_ZN6WS281217do_forwardRewriteEv>
}
 8000518:	46c0      	nop			@ (mov r8, r8)
 800051a:	46bd      	mov	sp, r7
 800051c:	b002      	add	sp, #8
 800051e:	bd80      	pop	{r7, pc}
 8000520:	200001c8 	.word	0x200001c8

08000524 <HAL_TIM_PWM_PulseFinishedCallback>:

void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim){
 8000524:	b580      	push	{r7, lr}
 8000526:	b082      	sub	sp, #8
 8000528:	af00      	add	r7, sp, #0
 800052a:	6078      	str	r0, [r7, #4]
	Neopixel.do_backRewrite();
 800052c:	4b03      	ldr	r3, [pc, #12]	@ (800053c <HAL_TIM_PWM_PulseFinishedCallback+0x18>)
 800052e:	0018      	movs	r0, r3
 8000530:	f001 f934 	bl	800179c <_ZN6WS281214do_backRewriteEv>
}
 8000534:	46c0      	nop			@ (mov r8, r8)
 8000536:	46bd      	mov	sp, r7
 8000538:	b002      	add	sp, #8
 800053a:	bd80      	pop	{r7, pc}
 800053c:	200001c8 	.word	0x200001c8

08000540 <_Z6readIDv>:

uint8_t readID(){
 8000540:	b580      	push	{r7, lr}
 8000542:	b082      	sub	sp, #8
 8000544:	af00      	add	r7, sp, #0
	uint8_t ID = 0;
 8000546:	1dfb      	adds	r3, r7, #7
 8000548:	2200      	movs	r2, #0
 800054a:	701a      	strb	r2, [r3, #0]
	if(HAL_GPIO_ReadPin(SW1_GPIO_Port, SW1_Pin)==1){
 800054c:	2380      	movs	r3, #128	@ 0x80
 800054e:	015a      	lsls	r2, r3, #5
 8000550:	23a0      	movs	r3, #160	@ 0xa0
 8000552:	05db      	lsls	r3, r3, #23
 8000554:	0011      	movs	r1, r2
 8000556:	0018      	movs	r0, r3
 8000558:	f001 ffac 	bl	80024b4 <HAL_GPIO_ReadPin>
 800055c:	0003      	movs	r3, r0
 800055e:	3b01      	subs	r3, #1
 8000560:	425a      	negs	r2, r3
 8000562:	4153      	adcs	r3, r2
 8000564:	b2db      	uxtb	r3, r3
 8000566:	2b00      	cmp	r3, #0
 8000568:	d004      	beq.n	8000574 <_Z6readIDv+0x34>
		ID+=1;
 800056a:	1dfb      	adds	r3, r7, #7
 800056c:	1dfa      	adds	r2, r7, #7
 800056e:	7812      	ldrb	r2, [r2, #0]
 8000570:	3201      	adds	r2, #1
 8000572:	701a      	strb	r2, [r3, #0]
	}
	if(HAL_GPIO_ReadPin(SW2_GPIO_Port, SW2_Pin)==1){
 8000574:	4b24      	ldr	r3, [pc, #144]	@ (8000608 <_Z6readIDv+0xc8>)
 8000576:	2108      	movs	r1, #8
 8000578:	0018      	movs	r0, r3
 800057a:	f001 ff9b 	bl	80024b4 <HAL_GPIO_ReadPin>
 800057e:	0003      	movs	r3, r0
 8000580:	3b01      	subs	r3, #1
 8000582:	425a      	negs	r2, r3
 8000584:	4153      	adcs	r3, r2
 8000586:	b2db      	uxtb	r3, r3
 8000588:	2b00      	cmp	r3, #0
 800058a:	d004      	beq.n	8000596 <_Z6readIDv+0x56>
		ID+=2;
 800058c:	1dfb      	adds	r3, r7, #7
 800058e:	1dfa      	adds	r2, r7, #7
 8000590:	7812      	ldrb	r2, [r2, #0]
 8000592:	3202      	adds	r2, #2
 8000594:	701a      	strb	r2, [r3, #0]
	}
	if(HAL_GPIO_ReadPin(SW3_GPIO_Port, SW3_Pin)==1){
 8000596:	4b1c      	ldr	r3, [pc, #112]	@ (8000608 <_Z6readIDv+0xc8>)
 8000598:	2110      	movs	r1, #16
 800059a:	0018      	movs	r0, r3
 800059c:	f001 ff8a 	bl	80024b4 <HAL_GPIO_ReadPin>
 80005a0:	0003      	movs	r3, r0
 80005a2:	3b01      	subs	r3, #1
 80005a4:	425a      	negs	r2, r3
 80005a6:	4153      	adcs	r3, r2
 80005a8:	b2db      	uxtb	r3, r3
 80005aa:	2b00      	cmp	r3, #0
 80005ac:	d004      	beq.n	80005b8 <_Z6readIDv+0x78>
		ID+=4;
 80005ae:	1dfb      	adds	r3, r7, #7
 80005b0:	1dfa      	adds	r2, r7, #7
 80005b2:	7812      	ldrb	r2, [r2, #0]
 80005b4:	3204      	adds	r2, #4
 80005b6:	701a      	strb	r2, [r3, #0]
	}
	if(HAL_GPIO_ReadPin(SW4_GPIO_Port, SW4_Pin)==1){
 80005b8:	4b13      	ldr	r3, [pc, #76]	@ (8000608 <_Z6readIDv+0xc8>)
 80005ba:	2120      	movs	r1, #32
 80005bc:	0018      	movs	r0, r3
 80005be:	f001 ff79 	bl	80024b4 <HAL_GPIO_ReadPin>
 80005c2:	0003      	movs	r3, r0
 80005c4:	3b01      	subs	r3, #1
 80005c6:	425a      	negs	r2, r3
 80005c8:	4153      	adcs	r3, r2
 80005ca:	b2db      	uxtb	r3, r3
 80005cc:	2b00      	cmp	r3, #0
 80005ce:	d004      	beq.n	80005da <_Z6readIDv+0x9a>
		ID+=8;
 80005d0:	1dfb      	adds	r3, r7, #7
 80005d2:	1dfa      	adds	r2, r7, #7
 80005d4:	7812      	ldrb	r2, [r2, #0]
 80005d6:	3208      	adds	r2, #8
 80005d8:	701a      	strb	r2, [r3, #0]
	}
	if(HAL_GPIO_ReadPin(SW5_GPIO_Port, SW5_Pin)==1){
 80005da:	4b0b      	ldr	r3, [pc, #44]	@ (8000608 <_Z6readIDv+0xc8>)
 80005dc:	2140      	movs	r1, #64	@ 0x40
 80005de:	0018      	movs	r0, r3
 80005e0:	f001 ff68 	bl	80024b4 <HAL_GPIO_ReadPin>
 80005e4:	0003      	movs	r3, r0
 80005e6:	3b01      	subs	r3, #1
 80005e8:	425a      	negs	r2, r3
 80005ea:	4153      	adcs	r3, r2
 80005ec:	b2db      	uxtb	r3, r3
 80005ee:	2b00      	cmp	r3, #0
 80005f0:	d004      	beq.n	80005fc <_Z6readIDv+0xbc>
		ID+=16;
 80005f2:	1dfb      	adds	r3, r7, #7
 80005f4:	1dfa      	adds	r2, r7, #7
 80005f6:	7812      	ldrb	r2, [r2, #0]
 80005f8:	3210      	adds	r2, #16
 80005fa:	701a      	strb	r2, [r3, #0]
	}
	return ID;
 80005fc:	1dfb      	adds	r3, r7, #7
 80005fe:	781b      	ldrb	r3, [r3, #0]
}
 8000600:	0018      	movs	r0, r3
 8000602:	46bd      	mov	sp, r7
 8000604:	b002      	add	sp, #8
 8000606:	bd80      	pop	{r7, pc}
 8000608:	50000400 	.word	0x50000400

0800060c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800060c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800060e:	b097      	sub	sp, #92	@ 0x5c
 8000610:	af08      	add	r7, sp, #32
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000612:	f001 f9a7 	bl	8001964 <HAL_Init>

  /* USER CODE BEGIN Init */
  for(uint8_t i=0; i<64; i++){
 8000616:	2337      	movs	r3, #55	@ 0x37
 8000618:	18fb      	adds	r3, r7, r3
 800061a:	2200      	movs	r2, #0
 800061c:	701a      	strb	r2, [r3, #0]
 800061e:	e00a      	b.n	8000636 <main+0x2a>
	  rxBuf[i] = 255;
 8000620:	2037      	movs	r0, #55	@ 0x37
 8000622:	183b      	adds	r3, r7, r0
 8000624:	781b      	ldrb	r3, [r3, #0]
 8000626:	4ae0      	ldr	r2, [pc, #896]	@ (80009a8 <main+0x39c>)
 8000628:	21ff      	movs	r1, #255	@ 0xff
 800062a:	54d1      	strb	r1, [r2, r3]
  for(uint8_t i=0; i<64; i++){
 800062c:	183b      	adds	r3, r7, r0
 800062e:	781a      	ldrb	r2, [r3, #0]
 8000630:	183b      	adds	r3, r7, r0
 8000632:	3201      	adds	r2, #1
 8000634:	701a      	strb	r2, [r3, #0]
 8000636:	2337      	movs	r3, #55	@ 0x37
 8000638:	18fb      	adds	r3, r7, r3
 800063a:	781b      	ldrb	r3, [r3, #0]
 800063c:	2b3f      	cmp	r3, #63	@ 0x3f
 800063e:	d9ef      	bls.n	8000620 <main+0x14>
  }

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000640:	f000 f9dc 	bl	80009fc <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000644:	f000 fb26 	bl	8000c94 <_ZL12MX_GPIO_Initv>
  MX_DMA_Init();
 8000648:	f000 fafe 	bl	8000c48 <_ZL11MX_DMA_Initv>
  MX_USART2_UART_Init();
 800064c:	f000 fac4 	bl	8000bd8 <_ZL19MX_USART2_UART_Initv>
  MX_TIM3_Init();
 8000650:	f000 fa30 	bl	8000ab4 <_ZL12MX_TIM3_Initv>
  /* USER CODE BEGIN 2 */

  HAL_UART_Receive_DMA(&huart2, rxBuf, 64);
 8000654:	49d4      	ldr	r1, [pc, #848]	@ (80009a8 <main+0x39c>)
 8000656:	4bd5      	ldr	r3, [pc, #852]	@ (80009ac <main+0x3a0>)
 8000658:	2240      	movs	r2, #64	@ 0x40
 800065a:	0018      	movs	r0, r3
 800065c:	f003 ff38 	bl	80044d0 <HAL_UART_Receive_DMA>
  HAL_Delay(1);
 8000660:	2001      	movs	r0, #1
 8000662:	f001 fa05 	bl	8001a70 <HAL_Delay>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	readBuf(&huart2, rxBuf, 64, Data, 12, 0, &p_wrtptA, &p_rdptA, &stop_counterA, &error_counterA, 30);
 8000666:	4ad2      	ldr	r2, [pc, #840]	@ (80009b0 <main+0x3a4>)
 8000668:	49cf      	ldr	r1, [pc, #828]	@ (80009a8 <main+0x39c>)
 800066a:	48d0      	ldr	r0, [pc, #832]	@ (80009ac <main+0x3a0>)
 800066c:	231e      	movs	r3, #30
 800066e:	9306      	str	r3, [sp, #24]
 8000670:	4bd0      	ldr	r3, [pc, #832]	@ (80009b4 <main+0x3a8>)
 8000672:	9305      	str	r3, [sp, #20]
 8000674:	4bd0      	ldr	r3, [pc, #832]	@ (80009b8 <main+0x3ac>)
 8000676:	9304      	str	r3, [sp, #16]
 8000678:	4bd0      	ldr	r3, [pc, #832]	@ (80009bc <main+0x3b0>)
 800067a:	9303      	str	r3, [sp, #12]
 800067c:	4bd0      	ldr	r3, [pc, #832]	@ (80009c0 <main+0x3b4>)
 800067e:	9302      	str	r3, [sp, #8]
 8000680:	2300      	movs	r3, #0
 8000682:	9301      	str	r3, [sp, #4]
 8000684:	230c      	movs	r3, #12
 8000686:	9300      	str	r3, [sp, #0]
 8000688:	0013      	movs	r3, r2
 800068a:	2240      	movs	r2, #64	@ 0x40
 800068c:	f000 fb72 	bl	8000d74 <_Z7readBufP20__UART_HandleTypeDefPhiS1_ihS1_S1_PtS2_h>
	myid = readID();
 8000690:	f7ff ff56 	bl	8000540 <_Z6readIDv>
 8000694:	0003      	movs	r3, r0
 8000696:	b25a      	sxtb	r2, r3
 8000698:	4bca      	ldr	r3, [pc, #808]	@ (80009c4 <main+0x3b8>)
 800069a:	701a      	strb	r2, [r3, #0]

	circle_x = Data[0];
 800069c:	4bc4      	ldr	r3, [pc, #784]	@ (80009b0 <main+0x3a4>)
 800069e:	781a      	ldrb	r2, [r3, #0]
 80006a0:	4bc9      	ldr	r3, [pc, #804]	@ (80009c8 <main+0x3bc>)
 80006a2:	701a      	strb	r2, [r3, #0]
	circle_z = Data[1];
 80006a4:	4bc2      	ldr	r3, [pc, #776]	@ (80009b0 <main+0x3a4>)
 80006a6:	785a      	ldrb	r2, [r3, #1]
 80006a8:	4bc8      	ldr	r3, [pc, #800]	@ (80009cc <main+0x3c0>)
 80006aa:	701a      	strb	r2, [r3, #0]
	circle_r = Data[2];
 80006ac:	4bc0      	ldr	r3, [pc, #768]	@ (80009b0 <main+0x3a4>)
 80006ae:	789a      	ldrb	r2, [r3, #2]
 80006b0:	4bc7      	ldr	r3, [pc, #796]	@ (80009d0 <main+0x3c4>)
 80006b2:	701a      	strb	r2, [r3, #0]
	circle_h = Data[3];
 80006b4:	4bbe      	ldr	r3, [pc, #760]	@ (80009b0 <main+0x3a4>)
 80006b6:	78da      	ldrb	r2, [r3, #3]
 80006b8:	4bc6      	ldr	r3, [pc, #792]	@ (80009d4 <main+0x3c8>)
 80006ba:	701a      	strb	r2, [r3, #0]
	circle_s = Data[4];
 80006bc:	4bbc      	ldr	r3, [pc, #752]	@ (80009b0 <main+0x3a4>)
 80006be:	791a      	ldrb	r2, [r3, #4]
 80006c0:	4bc5      	ldr	r3, [pc, #788]	@ (80009d8 <main+0x3cc>)
 80006c2:	701a      	strb	r2, [r3, #0]
	circle_v = Data[5];
 80006c4:	4bba      	ldr	r3, [pc, #744]	@ (80009b0 <main+0x3a4>)
 80006c6:	795a      	ldrb	r2, [r3, #5]
 80006c8:	4bc4      	ldr	r3, [pc, #784]	@ (80009dc <main+0x3d0>)
 80006ca:	701a      	strb	r2, [r3, #0]
	back_h = Data[6];
 80006cc:	4bb8      	ldr	r3, [pc, #736]	@ (80009b0 <main+0x3a4>)
 80006ce:	799a      	ldrb	r2, [r3, #6]
 80006d0:	4bc3      	ldr	r3, [pc, #780]	@ (80009e0 <main+0x3d4>)
 80006d2:	701a      	strb	r2, [r3, #0]
	back_s = Data[7];
 80006d4:	4bb6      	ldr	r3, [pc, #728]	@ (80009b0 <main+0x3a4>)
 80006d6:	79da      	ldrb	r2, [r3, #7]
 80006d8:	4bc2      	ldr	r3, [pc, #776]	@ (80009e4 <main+0x3d8>)
 80006da:	701a      	strb	r2, [r3, #0]
	back_v = Data[8];
 80006dc:	4bb4      	ldr	r3, [pc, #720]	@ (80009b0 <main+0x3a4>)
 80006de:	7a1a      	ldrb	r2, [r3, #8]
 80006e0:	4bc1      	ldr	r3, [pc, #772]	@ (80009e8 <main+0x3dc>)
 80006e2:	701a      	strb	r2, [r3, #0]
	square_h = Data[9];
 80006e4:	4bb2      	ldr	r3, [pc, #712]	@ (80009b0 <main+0x3a4>)
 80006e6:	7a5a      	ldrb	r2, [r3, #9]
 80006e8:	4bc0      	ldr	r3, [pc, #768]	@ (80009ec <main+0x3e0>)
 80006ea:	701a      	strb	r2, [r3, #0]
	square_s = Data[10];
 80006ec:	4bb0      	ldr	r3, [pc, #704]	@ (80009b0 <main+0x3a4>)
 80006ee:	7a9a      	ldrb	r2, [r3, #10]
 80006f0:	4bbf      	ldr	r3, [pc, #764]	@ (80009f0 <main+0x3e4>)
 80006f2:	701a      	strb	r2, [r3, #0]
	square_v = Data[11];
 80006f4:	4bae      	ldr	r3, [pc, #696]	@ (80009b0 <main+0x3a4>)
 80006f6:	7ada      	ldrb	r2, [r3, #11]
 80006f8:	4bbe      	ldr	r3, [pc, #760]	@ (80009f4 <main+0x3e8>)
 80006fa:	701a      	strb	r2, [r3, #0]

    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  Neopixel.clear();
 80006fc:	4bbe      	ldr	r3, [pc, #760]	@ (80009f8 <main+0x3ec>)
 80006fe:	0018      	movs	r0, r3
 8000700:	f000 fe94 	bl	800142c <_ZN6WS28125clearEv>


	  //----------------------------------------------
	  uint16_t PANEL_START_X = 0;
 8000704:	2134      	movs	r1, #52	@ 0x34
 8000706:	187b      	adds	r3, r7, r1
 8000708:	2200      	movs	r2, #0
 800070a:	801a      	strh	r2, [r3, #0]
	  uint16_t PANEL_START_Z = 0;
 800070c:	2032      	movs	r0, #50	@ 0x32
 800070e:	183b      	adds	r3, r7, r0
 8000710:	2200      	movs	r2, #0
 8000712:	801a      	strh	r2, [r3, #0]

	  if	 (myid==0){PANEL_START_X = 0; PANEL_START_Z = 0;}
 8000714:	4bab      	ldr	r3, [pc, #684]	@ (80009c4 <main+0x3b8>)
 8000716:	781b      	ldrb	r3, [r3, #0]
 8000718:	b25b      	sxtb	r3, r3
 800071a:	2b00      	cmp	r3, #0
 800071c:	d106      	bne.n	800072c <main+0x120>
 800071e:	187b      	adds	r3, r7, r1
 8000720:	2200      	movs	r2, #0
 8000722:	801a      	strh	r2, [r3, #0]
 8000724:	183b      	adds	r3, r7, r0
 8000726:	2200      	movs	r2, #0
 8000728:	801a      	strh	r2, [r3, #0]
 800072a:	e06e      	b.n	800080a <main+0x1fe>
	  else if(myid==1){PANEL_START_X = 0; PANEL_START_Z = 16;}
 800072c:	4ba5      	ldr	r3, [pc, #660]	@ (80009c4 <main+0x3b8>)
 800072e:	781b      	ldrb	r3, [r3, #0]
 8000730:	b25b      	sxtb	r3, r3
 8000732:	2b01      	cmp	r3, #1
 8000734:	d108      	bne.n	8000748 <main+0x13c>
 8000736:	2334      	movs	r3, #52	@ 0x34
 8000738:	18fb      	adds	r3, r7, r3
 800073a:	2200      	movs	r2, #0
 800073c:	801a      	strh	r2, [r3, #0]
 800073e:	2332      	movs	r3, #50	@ 0x32
 8000740:	18fb      	adds	r3, r7, r3
 8000742:	2210      	movs	r2, #16
 8000744:	801a      	strh	r2, [r3, #0]
 8000746:	e060      	b.n	800080a <main+0x1fe>
	  else if(myid==2){PANEL_START_X = 0; PANEL_START_Z = 32;}
 8000748:	4b9e      	ldr	r3, [pc, #632]	@ (80009c4 <main+0x3b8>)
 800074a:	781b      	ldrb	r3, [r3, #0]
 800074c:	b25b      	sxtb	r3, r3
 800074e:	2b02      	cmp	r3, #2
 8000750:	d108      	bne.n	8000764 <main+0x158>
 8000752:	2334      	movs	r3, #52	@ 0x34
 8000754:	18fb      	adds	r3, r7, r3
 8000756:	2200      	movs	r2, #0
 8000758:	801a      	strh	r2, [r3, #0]
 800075a:	2332      	movs	r3, #50	@ 0x32
 800075c:	18fb      	adds	r3, r7, r3
 800075e:	2220      	movs	r2, #32
 8000760:	801a      	strh	r2, [r3, #0]
 8000762:	e052      	b.n	800080a <main+0x1fe>

	  else if(myid==3){PANEL_START_X = 16; PANEL_START_Z = 0;}
 8000764:	4b97      	ldr	r3, [pc, #604]	@ (80009c4 <main+0x3b8>)
 8000766:	781b      	ldrb	r3, [r3, #0]
 8000768:	b25b      	sxtb	r3, r3
 800076a:	2b03      	cmp	r3, #3
 800076c:	d108      	bne.n	8000780 <main+0x174>
 800076e:	2334      	movs	r3, #52	@ 0x34
 8000770:	18fb      	adds	r3, r7, r3
 8000772:	2210      	movs	r2, #16
 8000774:	801a      	strh	r2, [r3, #0]
 8000776:	2332      	movs	r3, #50	@ 0x32
 8000778:	18fb      	adds	r3, r7, r3
 800077a:	2200      	movs	r2, #0
 800077c:	801a      	strh	r2, [r3, #0]
 800077e:	e044      	b.n	800080a <main+0x1fe>
	  else if(myid==4){PANEL_START_X = 16; PANEL_START_Z = 16;}
 8000780:	4b90      	ldr	r3, [pc, #576]	@ (80009c4 <main+0x3b8>)
 8000782:	781b      	ldrb	r3, [r3, #0]
 8000784:	b25b      	sxtb	r3, r3
 8000786:	2b04      	cmp	r3, #4
 8000788:	d108      	bne.n	800079c <main+0x190>
 800078a:	2334      	movs	r3, #52	@ 0x34
 800078c:	18fb      	adds	r3, r7, r3
 800078e:	2210      	movs	r2, #16
 8000790:	801a      	strh	r2, [r3, #0]
 8000792:	2332      	movs	r3, #50	@ 0x32
 8000794:	18fb      	adds	r3, r7, r3
 8000796:	2210      	movs	r2, #16
 8000798:	801a      	strh	r2, [r3, #0]
 800079a:	e036      	b.n	800080a <main+0x1fe>
	  else if(myid==5){PANEL_START_X = 16; PANEL_START_Z = 32;}
 800079c:	4b89      	ldr	r3, [pc, #548]	@ (80009c4 <main+0x3b8>)
 800079e:	781b      	ldrb	r3, [r3, #0]
 80007a0:	b25b      	sxtb	r3, r3
 80007a2:	2b05      	cmp	r3, #5
 80007a4:	d108      	bne.n	80007b8 <main+0x1ac>
 80007a6:	2334      	movs	r3, #52	@ 0x34
 80007a8:	18fb      	adds	r3, r7, r3
 80007aa:	2210      	movs	r2, #16
 80007ac:	801a      	strh	r2, [r3, #0]
 80007ae:	2332      	movs	r3, #50	@ 0x32
 80007b0:	18fb      	adds	r3, r7, r3
 80007b2:	2220      	movs	r2, #32
 80007b4:	801a      	strh	r2, [r3, #0]
 80007b6:	e028      	b.n	800080a <main+0x1fe>

	  else if(myid==6){PANEL_START_X = 32; PANEL_START_Z = 0;}
 80007b8:	4b82      	ldr	r3, [pc, #520]	@ (80009c4 <main+0x3b8>)
 80007ba:	781b      	ldrb	r3, [r3, #0]
 80007bc:	b25b      	sxtb	r3, r3
 80007be:	2b06      	cmp	r3, #6
 80007c0:	d108      	bne.n	80007d4 <main+0x1c8>
 80007c2:	2334      	movs	r3, #52	@ 0x34
 80007c4:	18fb      	adds	r3, r7, r3
 80007c6:	2220      	movs	r2, #32
 80007c8:	801a      	strh	r2, [r3, #0]
 80007ca:	2332      	movs	r3, #50	@ 0x32
 80007cc:	18fb      	adds	r3, r7, r3
 80007ce:	2200      	movs	r2, #0
 80007d0:	801a      	strh	r2, [r3, #0]
 80007d2:	e01a      	b.n	800080a <main+0x1fe>
	  else if(myid==7){PANEL_START_X = 32; PANEL_START_Z = 16;}
 80007d4:	4b7b      	ldr	r3, [pc, #492]	@ (80009c4 <main+0x3b8>)
 80007d6:	781b      	ldrb	r3, [r3, #0]
 80007d8:	b25b      	sxtb	r3, r3
 80007da:	2b07      	cmp	r3, #7
 80007dc:	d108      	bne.n	80007f0 <main+0x1e4>
 80007de:	2334      	movs	r3, #52	@ 0x34
 80007e0:	18fb      	adds	r3, r7, r3
 80007e2:	2220      	movs	r2, #32
 80007e4:	801a      	strh	r2, [r3, #0]
 80007e6:	2332      	movs	r3, #50	@ 0x32
 80007e8:	18fb      	adds	r3, r7, r3
 80007ea:	2210      	movs	r2, #16
 80007ec:	801a      	strh	r2, [r3, #0]
 80007ee:	e00c      	b.n	800080a <main+0x1fe>
	  else if(myid==8){PANEL_START_X = 32; PANEL_START_Z = 32;}
 80007f0:	4b74      	ldr	r3, [pc, #464]	@ (80009c4 <main+0x3b8>)
 80007f2:	781b      	ldrb	r3, [r3, #0]
 80007f4:	b25b      	sxtb	r3, r3
 80007f6:	2b08      	cmp	r3, #8
 80007f8:	d107      	bne.n	800080a <main+0x1fe>
 80007fa:	2334      	movs	r3, #52	@ 0x34
 80007fc:	18fb      	adds	r3, r7, r3
 80007fe:	2220      	movs	r2, #32
 8000800:	801a      	strh	r2, [r3, #0]
 8000802:	2332      	movs	r3, #50	@ 0x32
 8000804:	18fb      	adds	r3, r7, r3
 8000806:	2220      	movs	r2, #32
 8000808:	801a      	strh	r2, [r3, #0]

//	  void LED::show(int travel_x, int circle_x, int circle_z, int circle_r, int hue, int hue_of_back){
//	      NEOPIXEL->clear();
	  for(int px=0; px<16; px++){
 800080a:	2300      	movs	r3, #0
 800080c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800080e:	e0c2      	b.n	8000996 <main+0x38a>
		  for(int pz=0; pz<16; pz++){
 8000810:	2300      	movs	r3, #0
 8000812:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000814:	e0b8      	b.n	8000988 <main+0x37c>
			  int x = px + PANEL_START_X;
 8000816:	2334      	movs	r3, #52	@ 0x34
 8000818:	18fb      	adds	r3, r7, r3
 800081a:	881b      	ldrh	r3, [r3, #0]
 800081c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800081e:	18d3      	adds	r3, r2, r3
 8000820:	617b      	str	r3, [r7, #20]
			  int z = pz + PANEL_START_Z;
 8000822:	2332      	movs	r3, #50	@ 0x32
 8000824:	18fb      	adds	r3, r7, r3
 8000826:	881b      	ldrh	r3, [r3, #0]
 8000828:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800082a:	18d3      	adds	r3, r2, r3
 800082c:	613b      	str	r3, [r7, #16]

			  //BACK_GROUND
			  int hue=back_h;
 800082e:	4b6c      	ldr	r3, [pc, #432]	@ (80009e0 <main+0x3d4>)
 8000830:	781b      	ldrb	r3, [r3, #0]
 8000832:	627b      	str	r3, [r7, #36]	@ 0x24
			  int sat=back_s;
 8000834:	4b6b      	ldr	r3, [pc, #428]	@ (80009e4 <main+0x3d8>)
 8000836:	781b      	ldrb	r3, [r3, #0]
 8000838:	623b      	str	r3, [r7, #32]
			  int val=back_v;
 800083a:	4b6b      	ldr	r3, [pc, #428]	@ (80009e8 <main+0x3dc>)
 800083c:	781b      	ldrb	r3, [r3, #0]
 800083e:	61fb      	str	r3, [r7, #28]

			  //square
			  if((x==0 || x==1)||(x==46 || x==47)){
 8000840:	697b      	ldr	r3, [r7, #20]
 8000842:	2b00      	cmp	r3, #0
 8000844:	d008      	beq.n	8000858 <main+0x24c>
 8000846:	697b      	ldr	r3, [r7, #20]
 8000848:	2b01      	cmp	r3, #1
 800084a:	d005      	beq.n	8000858 <main+0x24c>
 800084c:	697b      	ldr	r3, [r7, #20]
 800084e:	2b2e      	cmp	r3, #46	@ 0x2e
 8000850:	d002      	beq.n	8000858 <main+0x24c>
 8000852:	697b      	ldr	r3, [r7, #20]
 8000854:	2b2f      	cmp	r3, #47	@ 0x2f
 8000856:	d108      	bne.n	800086a <main+0x25e>
					hue = square_h; sat = square_s; val = square_v;
 8000858:	4b64      	ldr	r3, [pc, #400]	@ (80009ec <main+0x3e0>)
 800085a:	781b      	ldrb	r3, [r3, #0]
 800085c:	627b      	str	r3, [r7, #36]	@ 0x24
 800085e:	4b64      	ldr	r3, [pc, #400]	@ (80009f0 <main+0x3e4>)
 8000860:	781b      	ldrb	r3, [r3, #0]
 8000862:	623b      	str	r3, [r7, #32]
 8000864:	4b63      	ldr	r3, [pc, #396]	@ (80009f4 <main+0x3e8>)
 8000866:	781b      	ldrb	r3, [r3, #0]
 8000868:	61fb      	str	r3, [r7, #28]
			  }
			  if((z==0 || z==1)||(z==46 || z==47)){
 800086a:	693b      	ldr	r3, [r7, #16]
 800086c:	2b00      	cmp	r3, #0
 800086e:	d008      	beq.n	8000882 <main+0x276>
 8000870:	693b      	ldr	r3, [r7, #16]
 8000872:	2b01      	cmp	r3, #1
 8000874:	d005      	beq.n	8000882 <main+0x276>
 8000876:	693b      	ldr	r3, [r7, #16]
 8000878:	2b2e      	cmp	r3, #46	@ 0x2e
 800087a:	d002      	beq.n	8000882 <main+0x276>
 800087c:	693b      	ldr	r3, [r7, #16]
 800087e:	2b2f      	cmp	r3, #47	@ 0x2f
 8000880:	d108      	bne.n	8000894 <main+0x288>
			  		hue = square_h; sat = square_s; val = square_v;
 8000882:	4b5a      	ldr	r3, [pc, #360]	@ (80009ec <main+0x3e0>)
 8000884:	781b      	ldrb	r3, [r3, #0]
 8000886:	627b      	str	r3, [r7, #36]	@ 0x24
 8000888:	4b59      	ldr	r3, [pc, #356]	@ (80009f0 <main+0x3e4>)
 800088a:	781b      	ldrb	r3, [r3, #0]
 800088c:	623b      	str	r3, [r7, #32]
 800088e:	4b59      	ldr	r3, [pc, #356]	@ (80009f4 <main+0x3e8>)
 8000890:	781b      	ldrb	r3, [r3, #0]
 8000892:	61fb      	str	r3, [r7, #28]
			  }

			  //CIRCLE
			  uint8_t cx = 47-circle_x;
 8000894:	4b4c      	ldr	r3, [pc, #304]	@ (80009c8 <main+0x3bc>)
 8000896:	781a      	ldrb	r2, [r3, #0]
 8000898:	200f      	movs	r0, #15
 800089a:	183b      	adds	r3, r7, r0
 800089c:	212f      	movs	r1, #47	@ 0x2f
 800089e:	1a8a      	subs	r2, r1, r2
 80008a0:	701a      	strb	r2, [r3, #0]
			  uint8_t cz = circle_z;
 80008a2:	240e      	movs	r4, #14
 80008a4:	193b      	adds	r3, r7, r4
 80008a6:	4a49      	ldr	r2, [pc, #292]	@ (80009cc <main+0x3c0>)
 80008a8:	7812      	ldrb	r2, [r2, #0]
 80008aa:	701a      	strb	r2, [r3, #0]
			  uint8_t cr = circle_r;
 80008ac:	250d      	movs	r5, #13
 80008ae:	197b      	adds	r3, r7, r5
 80008b0:	4a47      	ldr	r2, [pc, #284]	@ (80009d0 <main+0x3c4>)
 80008b2:	7812      	ldrb	r2, [r2, #0]
 80008b4:	701a      	strb	r2, [r3, #0]
			  uint8_t myx = x;
 80008b6:	210c      	movs	r1, #12
 80008b8:	187b      	adds	r3, r7, r1
 80008ba:	697a      	ldr	r2, [r7, #20]
 80008bc:	701a      	strb	r2, [r3, #0]
			  uint8_t myz = z;
 80008be:	260b      	movs	r6, #11
 80008c0:	19bb      	adds	r3, r7, r6
 80008c2:	693a      	ldr	r2, [r7, #16]
 80008c4:	701a      	strb	r2, [r3, #0]
			  float distance = (myx-cx)*(myx-cx)+(myz-cz)*(myz-cz);
 80008c6:	187b      	adds	r3, r7, r1
 80008c8:	781a      	ldrb	r2, [r3, #0]
 80008ca:	183b      	adds	r3, r7, r0
 80008cc:	781b      	ldrb	r3, [r3, #0]
 80008ce:	1ad3      	subs	r3, r2, r3
 80008d0:	187a      	adds	r2, r7, r1
 80008d2:	7811      	ldrb	r1, [r2, #0]
 80008d4:	183a      	adds	r2, r7, r0
 80008d6:	7812      	ldrb	r2, [r2, #0]
 80008d8:	1a8a      	subs	r2, r1, r2
 80008da:	435a      	muls	r2, r3
 80008dc:	19bb      	adds	r3, r7, r6
 80008de:	7819      	ldrb	r1, [r3, #0]
 80008e0:	193b      	adds	r3, r7, r4
 80008e2:	781b      	ldrb	r3, [r3, #0]
 80008e4:	1acb      	subs	r3, r1, r3
 80008e6:	19b9      	adds	r1, r7, r6
 80008e8:	7808      	ldrb	r0, [r1, #0]
 80008ea:	1939      	adds	r1, r7, r4
 80008ec:	7809      	ldrb	r1, [r1, #0]
 80008ee:	1a41      	subs	r1, r0, r1
 80008f0:	434b      	muls	r3, r1
 80008f2:	18d3      	adds	r3, r2, r3
 80008f4:	0018      	movs	r0, r3
 80008f6:	f7ff fd8f 	bl	8000418 <__aeabi_i2f>
 80008fa:	1c03      	adds	r3, r0, #0
 80008fc:	607b      	str	r3, [r7, #4]
			  if(cr*cr>=distance){
 80008fe:	197b      	adds	r3, r7, r5
 8000900:	781b      	ldrb	r3, [r3, #0]
 8000902:	197a      	adds	r2, r7, r5
 8000904:	7812      	ldrb	r2, [r2, #0]
 8000906:	4353      	muls	r3, r2
 8000908:	0018      	movs	r0, r3
 800090a:	f7ff fd85 	bl	8000418 <__aeabi_i2f>
 800090e:	1c03      	adds	r3, r0, #0
 8000910:	1c19      	adds	r1, r3, #0
 8000912:	6878      	ldr	r0, [r7, #4]
 8000914:	f7ff fc9c 	bl	8000250 <__aeabi_fcmple>
 8000918:	1e03      	subs	r3, r0, #0
 800091a:	d008      	beq.n	800092e <main+0x322>
				hue = circle_h; sat = circle_s; val = circle_v;
 800091c:	4b2d      	ldr	r3, [pc, #180]	@ (80009d4 <main+0x3c8>)
 800091e:	781b      	ldrb	r3, [r3, #0]
 8000920:	627b      	str	r3, [r7, #36]	@ 0x24
 8000922:	4b2d      	ldr	r3, [pc, #180]	@ (80009d8 <main+0x3cc>)
 8000924:	781b      	ldrb	r3, [r3, #0]
 8000926:	623b      	str	r3, [r7, #32]
 8000928:	4b2c      	ldr	r3, [pc, #176]	@ (80009dc <main+0x3d0>)
 800092a:	781b      	ldrb	r3, [r3, #0]
 800092c:	61fb      	str	r3, [r7, #28]
			  }

			  //SET
			  uint16_t pixel_num = 0;
 800092e:	201a      	movs	r0, #26
 8000930:	183b      	adds	r3, r7, r0
 8000932:	2200      	movs	r2, #0
 8000934:	801a      	strh	r2, [r3, #0]
			  if(pz%2 == 0){
 8000936:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000938:	2201      	movs	r2, #1
 800093a:	4013      	ands	r3, r2
 800093c:	d109      	bne.n	8000952 <main+0x346>
				   pixel_num = pz*16 + px;
 800093e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000940:	b29b      	uxth	r3, r3
 8000942:	011b      	lsls	r3, r3, #4
 8000944:	b299      	uxth	r1, r3
 8000946:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000948:	b29a      	uxth	r2, r3
 800094a:	183b      	adds	r3, r7, r0
 800094c:	188a      	adds	r2, r1, r2
 800094e:	801a      	strh	r2, [r3, #0]
 8000950:	e00b      	b.n	800096a <main+0x35e>
			  }else{
				  pixel_num = pz*16 + 15 - px;
 8000952:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000954:	b29b      	uxth	r3, r3
 8000956:	011b      	lsls	r3, r3, #4
 8000958:	b29a      	uxth	r2, r3
 800095a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800095c:	b29b      	uxth	r3, r3
 800095e:	1ad3      	subs	r3, r2, r3
 8000960:	b29a      	uxth	r2, r3
 8000962:	231a      	movs	r3, #26
 8000964:	18fb      	adds	r3, r7, r3
 8000966:	320f      	adds	r2, #15
 8000968:	801a      	strh	r2, [r3, #0]
			  }
			  Neopixel.set_hsv(pixel_num, hue, sat, val);
 800096a:	231a      	movs	r3, #26
 800096c:	18fb      	adds	r3, r7, r3
 800096e:	881b      	ldrh	r3, [r3, #0]
 8000970:	b2d9      	uxtb	r1, r3
 8000972:	6a3c      	ldr	r4, [r7, #32]
 8000974:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000976:	4820      	ldr	r0, [pc, #128]	@ (80009f8 <main+0x3ec>)
 8000978:	69fb      	ldr	r3, [r7, #28]
 800097a:	9300      	str	r3, [sp, #0]
 800097c:	0023      	movs	r3, r4
 800097e:	f000 fd85 	bl	800148c <_ZN6WS28127set_hsvEhiii>
		  for(int pz=0; pz<16; pz++){
 8000982:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000984:	3301      	adds	r3, #1
 8000986:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000988:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800098a:	2b0f      	cmp	r3, #15
 800098c:	dc00      	bgt.n	8000990 <main+0x384>
 800098e:	e742      	b.n	8000816 <main+0x20a>
	  for(int px=0; px<16; px++){
 8000990:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000992:	3301      	adds	r3, #1
 8000994:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000996:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000998:	2b0f      	cmp	r3, #15
 800099a:	dc00      	bgt.n	800099e <main+0x392>
 800099c:	e738      	b.n	8000810 <main+0x204>
		  }
	  }
	  Neopixel.show();
 800099e:	4b16      	ldr	r3, [pc, #88]	@ (80009f8 <main+0x3ec>)
 80009a0:	0018      	movs	r0, r3
 80009a2:	f000 fcbb 	bl	800131c <_ZN6WS28124showEv>





  }
 80009a6:	e65e      	b.n	8000666 <main+0x5a>
 80009a8:	2000052c 	.word	0x2000052c
 80009ac:	200000d8 	.word	0x200000d8
 80009b0:	2000056c 	.word	0x2000056c
 80009b4:	20000528 	.word	0x20000528
 80009b8:	20000526 	.word	0x20000526
 80009bc:	20000525 	.word	0x20000525
 80009c0:	20000524 	.word	0x20000524
 80009c4:	20000578 	.word	0x20000578
 80009c8:	20000579 	.word	0x20000579
 80009cc:	2000057a 	.word	0x2000057a
 80009d0:	2000057b 	.word	0x2000057b
 80009d4:	2000057c 	.word	0x2000057c
 80009d8:	20000000 	.word	0x20000000
 80009dc:	20000001 	.word	0x20000001
 80009e0:	2000057d 	.word	0x2000057d
 80009e4:	20000002 	.word	0x20000002
 80009e8:	20000003 	.word	0x20000003
 80009ec:	2000057e 	.word	0x2000057e
 80009f0:	20000004 	.word	0x20000004
 80009f4:	20000005 	.word	0x20000005
 80009f8:	200001c8 	.word	0x200001c8

080009fc <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80009fc:	b590      	push	{r4, r7, lr}
 80009fe:	b093      	sub	sp, #76	@ 0x4c
 8000a00:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000a02:	2414      	movs	r4, #20
 8000a04:	193b      	adds	r3, r7, r4
 8000a06:	0018      	movs	r0, r3
 8000a08:	2334      	movs	r3, #52	@ 0x34
 8000a0a:	001a      	movs	r2, r3
 8000a0c:	2100      	movs	r1, #0
 8000a0e:	f004 fb59 	bl	80050c4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000a12:	1d3b      	adds	r3, r7, #4
 8000a14:	0018      	movs	r0, r3
 8000a16:	2310      	movs	r3, #16
 8000a18:	001a      	movs	r2, r3
 8000a1a:	2100      	movs	r1, #0
 8000a1c:	f004 fb52 	bl	80050c4 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000a20:	2380      	movs	r3, #128	@ 0x80
 8000a22:	009b      	lsls	r3, r3, #2
 8000a24:	0018      	movs	r0, r3
 8000a26:	f001 fd7f 	bl	8002528 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000a2a:	193b      	adds	r3, r7, r4
 8000a2c:	2201      	movs	r2, #1
 8000a2e:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000a30:	193b      	adds	r3, r7, r4
 8000a32:	22a0      	movs	r2, #160	@ 0xa0
 8000a34:	02d2      	lsls	r2, r2, #11
 8000a36:	605a      	str	r2, [r3, #4]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000a38:	0021      	movs	r1, r4
 8000a3a:	187b      	adds	r3, r7, r1
 8000a3c:	2202      	movs	r2, #2
 8000a3e:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000a40:	187b      	adds	r3, r7, r1
 8000a42:	2203      	movs	r2, #3
 8000a44:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8000a46:	187b      	adds	r3, r7, r1
 8000a48:	2200      	movs	r2, #0
 8000a4a:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLN = 9;
 8000a4c:	187b      	adds	r3, r7, r1
 8000a4e:	2209      	movs	r2, #9
 8000a50:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000a52:	187b      	adds	r3, r7, r1
 8000a54:	2280      	movs	r2, #128	@ 0x80
 8000a56:	0292      	lsls	r2, r2, #10
 8000a58:	62da      	str	r2, [r3, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV3;
 8000a5a:	187b      	adds	r3, r7, r1
 8000a5c:	2280      	movs	r2, #128	@ 0x80
 8000a5e:	05d2      	lsls	r2, r2, #23
 8000a60:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000a62:	187b      	adds	r3, r7, r1
 8000a64:	0018      	movs	r0, r3
 8000a66:	f001 fdab 	bl	80025c0 <HAL_RCC_OscConfig>
 8000a6a:	0003      	movs	r3, r0
 8000a6c:	1e5a      	subs	r2, r3, #1
 8000a6e:	4193      	sbcs	r3, r2
 8000a70:	b2db      	uxtb	r3, r3
 8000a72:	2b00      	cmp	r3, #0
 8000a74:	d001      	beq.n	8000a7a <_Z18SystemClock_Configv+0x7e>
  {
    Error_Handler();
 8000a76:	f000 fa93 	bl	8000fa0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000a7a:	1d3b      	adds	r3, r7, #4
 8000a7c:	2207      	movs	r2, #7
 8000a7e:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000a80:	1d3b      	adds	r3, r7, #4
 8000a82:	2202      	movs	r2, #2
 8000a84:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000a86:	1d3b      	adds	r3, r7, #4
 8000a88:	2200      	movs	r2, #0
 8000a8a:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000a8c:	1d3b      	adds	r3, r7, #4
 8000a8e:	2200      	movs	r2, #0
 8000a90:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000a92:	1d3b      	adds	r3, r7, #4
 8000a94:	2101      	movs	r1, #1
 8000a96:	0018      	movs	r0, r3
 8000a98:	f002 f8a2 	bl	8002be0 <HAL_RCC_ClockConfig>
 8000a9c:	0003      	movs	r3, r0
 8000a9e:	1e5a      	subs	r2, r3, #1
 8000aa0:	4193      	sbcs	r3, r2
 8000aa2:	b2db      	uxtb	r3, r3
 8000aa4:	2b00      	cmp	r3, #0
 8000aa6:	d001      	beq.n	8000aac <_Z18SystemClock_Configv+0xb0>
  {
    Error_Handler();
 8000aa8:	f000 fa7a 	bl	8000fa0 <Error_Handler>
  }
}
 8000aac:	46c0      	nop			@ (mov r8, r8)
 8000aae:	46bd      	mov	sp, r7
 8000ab0:	b013      	add	sp, #76	@ 0x4c
 8000ab2:	bd90      	pop	{r4, r7, pc}

08000ab4 <_ZL12MX_TIM3_Initv>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000ab4:	b580      	push	{r7, lr}
 8000ab6:	b08e      	sub	sp, #56	@ 0x38
 8000ab8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000aba:	2328      	movs	r3, #40	@ 0x28
 8000abc:	18fb      	adds	r3, r7, r3
 8000abe:	0018      	movs	r0, r3
 8000ac0:	2310      	movs	r3, #16
 8000ac2:	001a      	movs	r2, r3
 8000ac4:	2100      	movs	r1, #0
 8000ac6:	f004 fafd 	bl	80050c4 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000aca:	231c      	movs	r3, #28
 8000acc:	18fb      	adds	r3, r7, r3
 8000ace:	0018      	movs	r0, r3
 8000ad0:	230c      	movs	r3, #12
 8000ad2:	001a      	movs	r2, r3
 8000ad4:	2100      	movs	r1, #0
 8000ad6:	f004 faf5 	bl	80050c4 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000ada:	003b      	movs	r3, r7
 8000adc:	0018      	movs	r0, r3
 8000ade:	231c      	movs	r3, #28
 8000ae0:	001a      	movs	r2, r3
 8000ae2:	2100      	movs	r1, #0
 8000ae4:	f004 faee 	bl	80050c4 <memset>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000ae8:	4b39      	ldr	r3, [pc, #228]	@ (8000bd0 <_ZL12MX_TIM3_Initv+0x11c>)
 8000aea:	4a3a      	ldr	r2, [pc, #232]	@ (8000bd4 <_ZL12MX_TIM3_Initv+0x120>)
 8000aec:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 4-1;
 8000aee:	4b38      	ldr	r3, [pc, #224]	@ (8000bd0 <_ZL12MX_TIM3_Initv+0x11c>)
 8000af0:	2203      	movs	r2, #3
 8000af2:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000af4:	4b36      	ldr	r3, [pc, #216]	@ (8000bd0 <_ZL12MX_TIM3_Initv+0x11c>)
 8000af6:	2200      	movs	r2, #0
 8000af8:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 15-1;
 8000afa:	4b35      	ldr	r3, [pc, #212]	@ (8000bd0 <_ZL12MX_TIM3_Initv+0x11c>)
 8000afc:	220e      	movs	r2, #14
 8000afe:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000b00:	4b33      	ldr	r3, [pc, #204]	@ (8000bd0 <_ZL12MX_TIM3_Initv+0x11c>)
 8000b02:	2200      	movs	r2, #0
 8000b04:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000b06:	4b32      	ldr	r3, [pc, #200]	@ (8000bd0 <_ZL12MX_TIM3_Initv+0x11c>)
 8000b08:	2200      	movs	r2, #0
 8000b0a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000b0c:	4b30      	ldr	r3, [pc, #192]	@ (8000bd0 <_ZL12MX_TIM3_Initv+0x11c>)
 8000b0e:	0018      	movs	r0, r3
 8000b10:	f002 fa0e 	bl	8002f30 <HAL_TIM_Base_Init>
 8000b14:	0003      	movs	r3, r0
 8000b16:	1e5a      	subs	r2, r3, #1
 8000b18:	4193      	sbcs	r3, r2
 8000b1a:	b2db      	uxtb	r3, r3
 8000b1c:	2b00      	cmp	r3, #0
 8000b1e:	d001      	beq.n	8000b24 <_ZL12MX_TIM3_Initv+0x70>
  {
    Error_Handler();
 8000b20:	f000 fa3e 	bl	8000fa0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000b24:	2128      	movs	r1, #40	@ 0x28
 8000b26:	187b      	adds	r3, r7, r1
 8000b28:	2280      	movs	r2, #128	@ 0x80
 8000b2a:	0152      	lsls	r2, r2, #5
 8000b2c:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000b2e:	187a      	adds	r2, r7, r1
 8000b30:	4b27      	ldr	r3, [pc, #156]	@ (8000bd0 <_ZL12MX_TIM3_Initv+0x11c>)
 8000b32:	0011      	movs	r1, r2
 8000b34:	0018      	movs	r0, r3
 8000b36:	f002 fe8b 	bl	8003850 <HAL_TIM_ConfigClockSource>
 8000b3a:	0003      	movs	r3, r0
 8000b3c:	1e5a      	subs	r2, r3, #1
 8000b3e:	4193      	sbcs	r3, r2
 8000b40:	b2db      	uxtb	r3, r3
 8000b42:	2b00      	cmp	r3, #0
 8000b44:	d001      	beq.n	8000b4a <_ZL12MX_TIM3_Initv+0x96>
  {
    Error_Handler();
 8000b46:	f000 fa2b 	bl	8000fa0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000b4a:	4b21      	ldr	r3, [pc, #132]	@ (8000bd0 <_ZL12MX_TIM3_Initv+0x11c>)
 8000b4c:	0018      	movs	r0, r3
 8000b4e:	f002 fa47 	bl	8002fe0 <HAL_TIM_PWM_Init>
 8000b52:	0003      	movs	r3, r0
 8000b54:	1e5a      	subs	r2, r3, #1
 8000b56:	4193      	sbcs	r3, r2
 8000b58:	b2db      	uxtb	r3, r3
 8000b5a:	2b00      	cmp	r3, #0
 8000b5c:	d001      	beq.n	8000b62 <_ZL12MX_TIM3_Initv+0xae>
  {
    Error_Handler();
 8000b5e:	f000 fa1f 	bl	8000fa0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000b62:	211c      	movs	r1, #28
 8000b64:	187b      	adds	r3, r7, r1
 8000b66:	2200      	movs	r2, #0
 8000b68:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000b6a:	187b      	adds	r3, r7, r1
 8000b6c:	2200      	movs	r2, #0
 8000b6e:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000b70:	187a      	adds	r2, r7, r1
 8000b72:	4b17      	ldr	r3, [pc, #92]	@ (8000bd0 <_ZL12MX_TIM3_Initv+0x11c>)
 8000b74:	0011      	movs	r1, r2
 8000b76:	0018      	movs	r0, r3
 8000b78:	f003 fbf2 	bl	8004360 <HAL_TIMEx_MasterConfigSynchronization>
 8000b7c:	0003      	movs	r3, r0
 8000b7e:	1e5a      	subs	r2, r3, #1
 8000b80:	4193      	sbcs	r3, r2
 8000b82:	b2db      	uxtb	r3, r3
 8000b84:	2b00      	cmp	r3, #0
 8000b86:	d001      	beq.n	8000b8c <_ZL12MX_TIM3_Initv+0xd8>
  {
    Error_Handler();
 8000b88:	f000 fa0a 	bl	8000fa0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000b8c:	003b      	movs	r3, r7
 8000b8e:	2260      	movs	r2, #96	@ 0x60
 8000b90:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 8000b92:	003b      	movs	r3, r7
 8000b94:	2200      	movs	r2, #0
 8000b96:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000b98:	003b      	movs	r3, r7
 8000b9a:	2200      	movs	r2, #0
 8000b9c:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 8000b9e:	003b      	movs	r3, r7
 8000ba0:	2204      	movs	r2, #4
 8000ba2:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000ba4:	0039      	movs	r1, r7
 8000ba6:	4b0a      	ldr	r3, [pc, #40]	@ (8000bd0 <_ZL12MX_TIM3_Initv+0x11c>)
 8000ba8:	2204      	movs	r2, #4
 8000baa:	0018      	movs	r0, r3
 8000bac:	f002 fd50 	bl	8003650 <HAL_TIM_PWM_ConfigChannel>
 8000bb0:	0003      	movs	r3, r0
 8000bb2:	1e5a      	subs	r2, r3, #1
 8000bb4:	4193      	sbcs	r3, r2
 8000bb6:	b2db      	uxtb	r3, r3
 8000bb8:	2b00      	cmp	r3, #0
 8000bba:	d001      	beq.n	8000bc0 <_ZL12MX_TIM3_Initv+0x10c>
  {
    Error_Handler();
 8000bbc:	f000 f9f0 	bl	8000fa0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8000bc0:	4b03      	ldr	r3, [pc, #12]	@ (8000bd0 <_ZL12MX_TIM3_Initv+0x11c>)
 8000bc2:	0018      	movs	r0, r3
 8000bc4:	f000 fa94 	bl	80010f0 <HAL_TIM_MspPostInit>

}
 8000bc8:	46c0      	nop			@ (mov r8, r8)
 8000bca:	46bd      	mov	sp, r7
 8000bcc:	b00e      	add	sp, #56	@ 0x38
 8000bce:	bd80      	pop	{r7, pc}
 8000bd0:	20000030 	.word	0x20000030
 8000bd4:	40000400 	.word	0x40000400

08000bd8 <_ZL19MX_USART2_UART_Initv>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000bd8:	b580      	push	{r7, lr}
 8000bda:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000bdc:	4b18      	ldr	r3, [pc, #96]	@ (8000c40 <_ZL19MX_USART2_UART_Initv+0x68>)
 8000bde:	4a19      	ldr	r2, [pc, #100]	@ (8000c44 <_ZL19MX_USART2_UART_Initv+0x6c>)
 8000be0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000be2:	4b17      	ldr	r3, [pc, #92]	@ (8000c40 <_ZL19MX_USART2_UART_Initv+0x68>)
 8000be4:	22e1      	movs	r2, #225	@ 0xe1
 8000be6:	0252      	lsls	r2, r2, #9
 8000be8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000bea:	4b15      	ldr	r3, [pc, #84]	@ (8000c40 <_ZL19MX_USART2_UART_Initv+0x68>)
 8000bec:	2200      	movs	r2, #0
 8000bee:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000bf0:	4b13      	ldr	r3, [pc, #76]	@ (8000c40 <_ZL19MX_USART2_UART_Initv+0x68>)
 8000bf2:	2200      	movs	r2, #0
 8000bf4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000bf6:	4b12      	ldr	r3, [pc, #72]	@ (8000c40 <_ZL19MX_USART2_UART_Initv+0x68>)
 8000bf8:	2200      	movs	r2, #0
 8000bfa:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000bfc:	4b10      	ldr	r3, [pc, #64]	@ (8000c40 <_ZL19MX_USART2_UART_Initv+0x68>)
 8000bfe:	220c      	movs	r2, #12
 8000c00:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000c02:	4b0f      	ldr	r3, [pc, #60]	@ (8000c40 <_ZL19MX_USART2_UART_Initv+0x68>)
 8000c04:	2200      	movs	r2, #0
 8000c06:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000c08:	4b0d      	ldr	r3, [pc, #52]	@ (8000c40 <_ZL19MX_USART2_UART_Initv+0x68>)
 8000c0a:	2200      	movs	r2, #0
 8000c0c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000c0e:	4b0c      	ldr	r3, [pc, #48]	@ (8000c40 <_ZL19MX_USART2_UART_Initv+0x68>)
 8000c10:	2200      	movs	r2, #0
 8000c12:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000c14:	4b0a      	ldr	r3, [pc, #40]	@ (8000c40 <_ZL19MX_USART2_UART_Initv+0x68>)
 8000c16:	2200      	movs	r2, #0
 8000c18:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000c1a:	4b09      	ldr	r3, [pc, #36]	@ (8000c40 <_ZL19MX_USART2_UART_Initv+0x68>)
 8000c1c:	2200      	movs	r2, #0
 8000c1e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000c20:	4b07      	ldr	r3, [pc, #28]	@ (8000c40 <_ZL19MX_USART2_UART_Initv+0x68>)
 8000c22:	0018      	movs	r0, r3
 8000c24:	f003 fbfe 	bl	8004424 <HAL_UART_Init>
 8000c28:	0003      	movs	r3, r0
 8000c2a:	1e5a      	subs	r2, r3, #1
 8000c2c:	4193      	sbcs	r3, r2
 8000c2e:	b2db      	uxtb	r3, r3
 8000c30:	2b00      	cmp	r3, #0
 8000c32:	d001      	beq.n	8000c38 <_ZL19MX_USART2_UART_Initv+0x60>
  {
    Error_Handler();
 8000c34:	f000 f9b4 	bl	8000fa0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000c38:	46c0      	nop			@ (mov r8, r8)
 8000c3a:	46bd      	mov	sp, r7
 8000c3c:	bd80      	pop	{r7, pc}
 8000c3e:	46c0      	nop			@ (mov r8, r8)
 8000c40:	200000d8 	.word	0x200000d8
 8000c44:	40004400 	.word	0x40004400

08000c48 <_ZL11MX_DMA_Initv>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000c48:	b580      	push	{r7, lr}
 8000c4a:	b082      	sub	sp, #8
 8000c4c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000c4e:	4b10      	ldr	r3, [pc, #64]	@ (8000c90 <_ZL11MX_DMA_Initv+0x48>)
 8000c50:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8000c52:	4b0f      	ldr	r3, [pc, #60]	@ (8000c90 <_ZL11MX_DMA_Initv+0x48>)
 8000c54:	2101      	movs	r1, #1
 8000c56:	430a      	orrs	r2, r1
 8000c58:	639a      	str	r2, [r3, #56]	@ 0x38
 8000c5a:	4b0d      	ldr	r3, [pc, #52]	@ (8000c90 <_ZL11MX_DMA_Initv+0x48>)
 8000c5c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000c5e:	2201      	movs	r2, #1
 8000c60:	4013      	ands	r3, r2
 8000c62:	607b      	str	r3, [r7, #4]
 8000c64:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000c66:	2200      	movs	r2, #0
 8000c68:	2100      	movs	r1, #0
 8000c6a:	2009      	movs	r0, #9
 8000c6c:	f000 ffd0 	bl	8001c10 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000c70:	2009      	movs	r0, #9
 8000c72:	f000 ffe2 	bl	8001c3a <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 8000c76:	2200      	movs	r2, #0
 8000c78:	2100      	movs	r1, #0
 8000c7a:	200a      	movs	r0, #10
 8000c7c:	f000 ffc8 	bl	8001c10 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 8000c80:	200a      	movs	r0, #10
 8000c82:	f000 ffda 	bl	8001c3a <HAL_NVIC_EnableIRQ>

}
 8000c86:	46c0      	nop			@ (mov r8, r8)
 8000c88:	46bd      	mov	sp, r7
 8000c8a:	b002      	add	sp, #8
 8000c8c:	bd80      	pop	{r7, pc}
 8000c8e:	46c0      	nop			@ (mov r8, r8)
 8000c90:	40021000 	.word	0x40021000

08000c94 <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000c94:	b590      	push	{r4, r7, lr}
 8000c96:	b089      	sub	sp, #36	@ 0x24
 8000c98:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c9a:	240c      	movs	r4, #12
 8000c9c:	193b      	adds	r3, r7, r4
 8000c9e:	0018      	movs	r0, r3
 8000ca0:	2314      	movs	r3, #20
 8000ca2:	001a      	movs	r2, r3
 8000ca4:	2100      	movs	r1, #0
 8000ca6:	f004 fa0d 	bl	80050c4 <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000caa:	4b30      	ldr	r3, [pc, #192]	@ (8000d6c <_ZL12MX_GPIO_Initv+0xd8>)
 8000cac:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000cae:	4b2f      	ldr	r3, [pc, #188]	@ (8000d6c <_ZL12MX_GPIO_Initv+0xd8>)
 8000cb0:	2104      	movs	r1, #4
 8000cb2:	430a      	orrs	r2, r1
 8000cb4:	635a      	str	r2, [r3, #52]	@ 0x34
 8000cb6:	4b2d      	ldr	r3, [pc, #180]	@ (8000d6c <_ZL12MX_GPIO_Initv+0xd8>)
 8000cb8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000cba:	2204      	movs	r2, #4
 8000cbc:	4013      	ands	r3, r2
 8000cbe:	60bb      	str	r3, [r7, #8]
 8000cc0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cc2:	4b2a      	ldr	r3, [pc, #168]	@ (8000d6c <_ZL12MX_GPIO_Initv+0xd8>)
 8000cc4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000cc6:	4b29      	ldr	r3, [pc, #164]	@ (8000d6c <_ZL12MX_GPIO_Initv+0xd8>)
 8000cc8:	2101      	movs	r1, #1
 8000cca:	430a      	orrs	r2, r1
 8000ccc:	635a      	str	r2, [r3, #52]	@ 0x34
 8000cce:	4b27      	ldr	r3, [pc, #156]	@ (8000d6c <_ZL12MX_GPIO_Initv+0xd8>)
 8000cd0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000cd2:	2201      	movs	r2, #1
 8000cd4:	4013      	ands	r3, r2
 8000cd6:	607b      	str	r3, [r7, #4]
 8000cd8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000cda:	4b24      	ldr	r3, [pc, #144]	@ (8000d6c <_ZL12MX_GPIO_Initv+0xd8>)
 8000cdc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000cde:	4b23      	ldr	r3, [pc, #140]	@ (8000d6c <_ZL12MX_GPIO_Initv+0xd8>)
 8000ce0:	2102      	movs	r1, #2
 8000ce2:	430a      	orrs	r2, r1
 8000ce4:	635a      	str	r2, [r3, #52]	@ 0x34
 8000ce6:	4b21      	ldr	r3, [pc, #132]	@ (8000d6c <_ZL12MX_GPIO_Initv+0xd8>)
 8000ce8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000cea:	2202      	movs	r2, #2
 8000cec:	4013      	ands	r3, r2
 8000cee:	603b      	str	r3, [r7, #0]
 8000cf0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8000cf2:	4b1f      	ldr	r3, [pc, #124]	@ (8000d70 <_ZL12MX_GPIO_Initv+0xdc>)
 8000cf4:	2200      	movs	r2, #0
 8000cf6:	2104      	movs	r1, #4
 8000cf8:	0018      	movs	r0, r3
 8000cfa:	f001 fbf8 	bl	80024ee <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 8000cfe:	193b      	adds	r3, r7, r4
 8000d00:	2204      	movs	r2, #4
 8000d02:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d04:	193b      	adds	r3, r7, r4
 8000d06:	2201      	movs	r2, #1
 8000d08:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d0a:	193b      	adds	r3, r7, r4
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d10:	193b      	adds	r3, r7, r4
 8000d12:	2200      	movs	r2, #0
 8000d14:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8000d16:	193b      	adds	r3, r7, r4
 8000d18:	4a15      	ldr	r2, [pc, #84]	@ (8000d70 <_ZL12MX_GPIO_Initv+0xdc>)
 8000d1a:	0019      	movs	r1, r3
 8000d1c:	0010      	movs	r0, r2
 8000d1e:	f001 fa65 	bl	80021ec <HAL_GPIO_Init>

  /*Configure GPIO pin : SW1_Pin */
  GPIO_InitStruct.Pin = SW1_Pin;
 8000d22:	193b      	adds	r3, r7, r4
 8000d24:	2280      	movs	r2, #128	@ 0x80
 8000d26:	0152      	lsls	r2, r2, #5
 8000d28:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d2a:	193b      	adds	r3, r7, r4
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d30:	193b      	adds	r3, r7, r4
 8000d32:	2200      	movs	r2, #0
 8000d34:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(SW1_GPIO_Port, &GPIO_InitStruct);
 8000d36:	193a      	adds	r2, r7, r4
 8000d38:	23a0      	movs	r3, #160	@ 0xa0
 8000d3a:	05db      	lsls	r3, r3, #23
 8000d3c:	0011      	movs	r1, r2
 8000d3e:	0018      	movs	r0, r3
 8000d40:	f001 fa54 	bl	80021ec <HAL_GPIO_Init>

  /*Configure GPIO pins : SW2_Pin SW3_Pin SW4_Pin SW5_Pin */
  GPIO_InitStruct.Pin = SW2_Pin|SW3_Pin|SW4_Pin|SW5_Pin;
 8000d44:	193b      	adds	r3, r7, r4
 8000d46:	2278      	movs	r2, #120	@ 0x78
 8000d48:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d4a:	193b      	adds	r3, r7, r4
 8000d4c:	2200      	movs	r2, #0
 8000d4e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d50:	193b      	adds	r3, r7, r4
 8000d52:	2200      	movs	r2, #0
 8000d54:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d56:	193b      	adds	r3, r7, r4
 8000d58:	4a05      	ldr	r2, [pc, #20]	@ (8000d70 <_ZL12MX_GPIO_Initv+0xdc>)
 8000d5a:	0019      	movs	r1, r3
 8000d5c:	0010      	movs	r0, r2
 8000d5e:	f001 fa45 	bl	80021ec <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000d62:	46c0      	nop			@ (mov r8, r8)
 8000d64:	46bd      	mov	sp, r7
 8000d66:	b009      	add	sp, #36	@ 0x24
 8000d68:	bd90      	pop	{r4, r7, pc}
 8000d6a:	46c0      	nop			@ (mov r8, r8)
 8000d6c:	40021000 	.word	0x40021000
 8000d70:	50000400 	.word	0x50000400

08000d74 <_Z7readBufP20__UART_HandleTypeDefPhiS1_ihS1_S1_PtS2_h>:

/* USER CODE BEGIN 4 */

void readBuf(UART_HandleTypeDef* uart, uint8_t* buf, int buf_size, uint8_t* data, int data_size, uint8_t id, uint8_t* p_wrtpt, uint8_t* p_rdpt, uint16_t* stop_counter, uint16_t* error_counter, uint8_t go_back){
 8000d74:	b580      	push	{r7, lr}
 8000d76:	b08c      	sub	sp, #48	@ 0x30
 8000d78:	af00      	add	r7, sp, #0
 8000d7a:	60f8      	str	r0, [r7, #12]
 8000d7c:	60b9      	str	r1, [r7, #8]
 8000d7e:	607a      	str	r2, [r7, #4]
 8000d80:	603b      	str	r3, [r7, #0]
	int wrt_pt = uart->hdmarx->Instance->CNDTR;
 8000d82:	68fb      	ldr	r3, [r7, #12]
 8000d84:	2280      	movs	r2, #128	@ 0x80
 8000d86:	589b      	ldr	r3, [r3, r2]
 8000d88:	681b      	ldr	r3, [r3, #0]
 8000d8a:	685b      	ldr	r3, [r3, #4]
 8000d8c:	61bb      	str	r3, [r7, #24]
	wrt_pt= buf_size - wrt_pt;
 8000d8e:	687a      	ldr	r2, [r7, #4]
 8000d90:	69bb      	ldr	r3, [r7, #24]
 8000d92:	1ad3      	subs	r3, r2, r3
 8000d94:	61bb      	str	r3, [r7, #24]
	int rd_pt;

	if(wrt_pt != *p_rdpt){//wrt????????
 8000d96:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000d98:	781b      	ldrb	r3, [r3, #0]
 8000d9a:	001a      	movs	r2, r3
 8000d9c:	69bb      	ldr	r3, [r7, #24]
 8000d9e:	4293      	cmp	r3, r2
 8000da0:	d032      	beq.n	8000e08 <_Z7readBufP20__UART_HandleTypeDefPhiS1_ihS1_S1_PtS2_h+0x94>
		if(buf[*p_rdpt] == 255){//p_rdpt????=????????
 8000da2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000da4:	781b      	ldrb	r3, [r3, #0]
 8000da6:	001a      	movs	r2, r3
 8000da8:	68bb      	ldr	r3, [r7, #8]
 8000daa:	189b      	adds	r3, r3, r2
 8000dac:	781b      	ldrb	r3, [r3, #0]
 8000dae:	2bff      	cmp	r3, #255	@ 0xff
 8000db0:	d116      	bne.n	8000de0 <_Z7readBufP20__UART_HandleTypeDefPhiS1_ihS1_S1_PtS2_h+0x6c>
			if(wrt_pt != *p_wrtpt){//wrt_pt????=
 8000db2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000db4:	781b      	ldrb	r3, [r3, #0]
 8000db6:	001a      	movs	r2, r3
 8000db8:	69bb      	ldr	r3, [r7, #24]
 8000dba:	4293      	cmp	r3, r2
 8000dbc:	d006      	beq.n	8000dcc <_Z7readBufP20__UART_HandleTypeDefPhiS1_ihS1_S1_PtS2_h+0x58>
//
				*stop_counter = 0;
 8000dbe:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	801a      	strh	r2, [r3, #0]
				rd_pt = *p_rdpt;
 8000dc4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000dc6:	781b      	ldrb	r3, [r3, #0]
 8000dc8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000dca:	e04b      	b.n	8000e64 <_Z7readBufP20__UART_HandleTypeDefPhiS1_ihS1_S1_PtS2_h+0xf0>
			}else{//wrt_pt????????=????
//????
				(*stop_counter)++;
 8000dcc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000dce:	881b      	ldrh	r3, [r3, #0]
 8000dd0:	3301      	adds	r3, #1
 8000dd2:	b29a      	uxth	r2, r3
 8000dd4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000dd6:	801a      	strh	r2, [r3, #0]
				rd_pt = *p_rdpt;
 8000dd8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000dda:	781b      	ldrb	r3, [r3, #0]
 8000ddc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000dde:	e041      	b.n	8000e64 <_Z7readBufP20__UART_HandleTypeDefPhiS1_ihS1_S1_PtS2_h+0xf0>
			}
		}else{//p_rdpt=????
//????
			(*error_counter)++;
 8000de0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000de2:	881b      	ldrh	r3, [r3, #0]
 8000de4:	3301      	adds	r3, #1
 8000de6:	b29a      	uxth	r2, r3
 8000de8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000dea:	801a      	strh	r2, [r3, #0]
			rd_pt = wrt_pt - go_back;
 8000dec:	2350      	movs	r3, #80	@ 0x50
 8000dee:	18fb      	adds	r3, r7, r3
 8000df0:	781b      	ldrb	r3, [r3, #0]
 8000df2:	69ba      	ldr	r2, [r7, #24]
 8000df4:	1ad3      	subs	r3, r2, r3
 8000df6:	62fb      	str	r3, [r7, #44]	@ 0x2c
				if(rd_pt < 0){rd_pt += buf_size;}
 8000df8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000dfa:	2b00      	cmp	r3, #0
 8000dfc:	da32      	bge.n	8000e64 <_Z7readBufP20__UART_HandleTypeDefPhiS1_ihS1_S1_PtS2_h+0xf0>
 8000dfe:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	18d3      	adds	r3, r2, r3
 8000e04:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000e06:	e02d      	b.n	8000e64 <_Z7readBufP20__UART_HandleTypeDefPhiS1_ihS1_S1_PtS2_h+0xf0>
		}
	}else{//wrt????,????????
		int front_pt = wrt_pt + 1;
 8000e08:	69bb      	ldr	r3, [r7, #24]
 8000e0a:	3301      	adds	r3, #1
 8000e0c:	62bb      	str	r3, [r7, #40]	@ 0x28
			if(front_pt>buf_size-1){front_pt -= buf_size;}
 8000e0e:	687a      	ldr	r2, [r7, #4]
 8000e10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000e12:	429a      	cmp	r2, r3
 8000e14:	dc03      	bgt.n	8000e1e <_Z7readBufP20__UART_HandleTypeDefPhiS1_ihS1_S1_PtS2_h+0xaa>
 8000e16:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000e18:	687b      	ldr	r3, [r7, #4]
 8000e1a:	1ad3      	subs	r3, r2, r3
 8000e1c:	62bb      	str	r3, [r7, #40]	@ 0x28

		if(buf[front_pt] == 255){
 8000e1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000e20:	68ba      	ldr	r2, [r7, #8]
 8000e22:	18d3      	adds	r3, r2, r3
 8000e24:	781b      	ldrb	r3, [r3, #0]
 8000e26:	2bff      	cmp	r3, #255	@ 0xff
 8000e28:	d109      	bne.n	8000e3e <_Z7readBufP20__UART_HandleTypeDefPhiS1_ihS1_S1_PtS2_h+0xca>
//????????
			(*stop_counter)++;
 8000e2a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000e2c:	881b      	ldrh	r3, [r3, #0]
 8000e2e:	3301      	adds	r3, #1
 8000e30:	b29a      	uxth	r2, r3
 8000e32:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000e34:	801a      	strh	r2, [r3, #0]
			rd_pt = *p_rdpt;
 8000e36:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000e38:	781b      	ldrb	r3, [r3, #0]
 8000e3a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000e3c:	e012      	b.n	8000e64 <_Z7readBufP20__UART_HandleTypeDefPhiS1_ihS1_S1_PtS2_h+0xf0>
		}else{
//????
			(*error_counter)++;
 8000e3e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000e40:	881b      	ldrh	r3, [r3, #0]
 8000e42:	3301      	adds	r3, #1
 8000e44:	b29a      	uxth	r2, r3
 8000e46:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000e48:	801a      	strh	r2, [r3, #0]
			rd_pt = wrt_pt - go_back;
 8000e4a:	2350      	movs	r3, #80	@ 0x50
 8000e4c:	18fb      	adds	r3, r7, r3
 8000e4e:	781b      	ldrb	r3, [r3, #0]
 8000e50:	69ba      	ldr	r2, [r7, #24]
 8000e52:	1ad3      	subs	r3, r2, r3
 8000e54:	62fb      	str	r3, [r7, #44]	@ 0x2c
				if(rd_pt < 0){rd_pt += buf_size;}
 8000e56:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000e58:	2b00      	cmp	r3, #0
 8000e5a:	da03      	bge.n	8000e64 <_Z7readBufP20__UART_HandleTypeDefPhiS1_ihS1_S1_PtS2_h+0xf0>
 8000e5c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	18d3      	adds	r3, r2, r3
 8000e62:	62fb      	str	r3, [r7, #44]	@ 0x2c
		}
	}

	if(*stop_counter > 65500){*stop_counter = 65500;}
 8000e64:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000e66:	881b      	ldrh	r3, [r3, #0]
 8000e68:	4a4c      	ldr	r2, [pc, #304]	@ (8000f9c <_Z7readBufP20__UART_HandleTypeDefPhiS1_ihS1_S1_PtS2_h+0x228>)
 8000e6a:	4293      	cmp	r3, r2
 8000e6c:	d903      	bls.n	8000e76 <_Z7readBufP20__UART_HandleTypeDefPhiS1_ihS1_S1_PtS2_h+0x102>
 8000e6e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000e70:	2224      	movs	r2, #36	@ 0x24
 8000e72:	4252      	negs	r2, r2
 8000e74:	801a      	strh	r2, [r3, #0]
	if(*error_counter > 65500){*error_counter = 65500;}
 8000e76:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000e78:	881b      	ldrh	r3, [r3, #0]
 8000e7a:	4a48      	ldr	r2, [pc, #288]	@ (8000f9c <_Z7readBufP20__UART_HandleTypeDefPhiS1_ihS1_S1_PtS2_h+0x228>)
 8000e7c:	4293      	cmp	r3, r2
 8000e7e:	d903      	bls.n	8000e88 <_Z7readBufP20__UART_HandleTypeDefPhiS1_ihS1_S1_PtS2_h+0x114>
 8000e80:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000e82:	2224      	movs	r2, #36	@ 0x24
 8000e84:	4252      	negs	r2, r2
 8000e86:	801a      	strh	r2, [r3, #0]


	while(1){
		int dif_pt = wrt_pt - rd_pt;
 8000e88:	69ba      	ldr	r2, [r7, #24]
 8000e8a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000e8c:	1ad3      	subs	r3, r2, r3
 8000e8e:	627b      	str	r3, [r7, #36]	@ 0x24
			if(dif_pt < 0){dif_pt += buf_size;}
 8000e90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000e92:	2b00      	cmp	r3, #0
 8000e94:	da03      	bge.n	8000e9e <_Z7readBufP20__UART_HandleTypeDefPhiS1_ihS1_S1_PtS2_h+0x12a>
 8000e96:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	18d3      	adds	r3, r2, r3
 8000e9c:	627b      	str	r3, [r7, #36]	@ 0x24
		if(dif_pt <= go_back/2){break;}
 8000e9e:	2350      	movs	r3, #80	@ 0x50
 8000ea0:	18fb      	adds	r3, r7, r3
 8000ea2:	781b      	ldrb	r3, [r3, #0]
 8000ea4:	085b      	lsrs	r3, r3, #1
 8000ea6:	b2db      	uxtb	r3, r3
 8000ea8:	001a      	movs	r2, r3
 8000eaa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000eac:	4293      	cmp	r3, r2
 8000eae:	dd67      	ble.n	8000f80 <_Z7readBufP20__UART_HandleTypeDefPhiS1_ihS1_S1_PtS2_h+0x20c>

		rd_pt++;
 8000eb0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000eb2:	3301      	adds	r3, #1
 8000eb4:	62fb      	str	r3, [r7, #44]	@ 0x2c
			if(rd_pt>buf_size-1){rd_pt -= buf_size;}
 8000eb6:	687a      	ldr	r2, [r7, #4]
 8000eb8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000eba:	429a      	cmp	r2, r3
 8000ebc:	dc03      	bgt.n	8000ec6 <_Z7readBufP20__UART_HandleTypeDefPhiS1_ihS1_S1_PtS2_h+0x152>
 8000ebe:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	1ad3      	subs	r3, r2, r3
 8000ec4:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if(buf[rd_pt] == 250+id){
 8000ec6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000ec8:	68ba      	ldr	r2, [r7, #8]
 8000eca:	18d3      	adds	r3, r2, r3
 8000ecc:	781b      	ldrb	r3, [r3, #0]
 8000ece:	001a      	movs	r2, r3
 8000ed0:	233c      	movs	r3, #60	@ 0x3c
 8000ed2:	18fb      	adds	r3, r7, r3
 8000ed4:	781b      	ldrb	r3, [r3, #0]
 8000ed6:	33fa      	adds	r3, #250	@ 0xfa
 8000ed8:	429a      	cmp	r2, r3
 8000eda:	d14b      	bne.n	8000f74 <_Z7readBufP20__UART_HandleTypeDefPhiS1_ihS1_S1_PtS2_h+0x200>
			int goal_rdpt = rd_pt + data_size;//data_size0????,25????????
 8000edc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8000ede:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000ee0:	18d3      	adds	r3, r2, r3
 8000ee2:	617b      	str	r3, [r7, #20]

				if(goal_rdpt>buf_size-1){goal_rdpt -= buf_size;}
 8000ee4:	687a      	ldr	r2, [r7, #4]
 8000ee6:	697b      	ldr	r3, [r7, #20]
 8000ee8:	429a      	cmp	r2, r3
 8000eea:	dc03      	bgt.n	8000ef4 <_Z7readBufP20__UART_HandleTypeDefPhiS1_ihS1_S1_PtS2_h+0x180>
 8000eec:	697a      	ldr	r2, [r7, #20]
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	1ad3      	subs	r3, r2, r3
 8000ef2:	617b      	str	r3, [r7, #20]
			int temp_rdpt = rd_pt;
 8000ef4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000ef6:	623b      	str	r3, [r7, #32]

			buf[rd_pt] = 255;
 8000ef8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000efa:	68ba      	ldr	r2, [r7, #8]
 8000efc:	18d3      	adds	r3, r2, r3
 8000efe:	22ff      	movs	r2, #255	@ 0xff
 8000f00:	701a      	strb	r2, [r3, #0]

			for(int i=0; i<data_size; i++){
 8000f02:	2300      	movs	r3, #0
 8000f04:	61fb      	str	r3, [r7, #28]
 8000f06:	e01a      	b.n	8000f3e <_Z7readBufP20__UART_HandleTypeDefPhiS1_ihS1_S1_PtS2_h+0x1ca>
				temp_rdpt += 1;
 8000f08:	6a3b      	ldr	r3, [r7, #32]
 8000f0a:	3301      	adds	r3, #1
 8000f0c:	623b      	str	r3, [r7, #32]
					if(temp_rdpt>buf_size-1){temp_rdpt -= buf_size;}
 8000f0e:	687a      	ldr	r2, [r7, #4]
 8000f10:	6a3b      	ldr	r3, [r7, #32]
 8000f12:	429a      	cmp	r2, r3
 8000f14:	dc03      	bgt.n	8000f1e <_Z7readBufP20__UART_HandleTypeDefPhiS1_ihS1_S1_PtS2_h+0x1aa>
 8000f16:	6a3a      	ldr	r2, [r7, #32]
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	1ad3      	subs	r3, r2, r3
 8000f1c:	623b      	str	r3, [r7, #32]

				data[i] = buf[temp_rdpt];
 8000f1e:	6a3b      	ldr	r3, [r7, #32]
 8000f20:	68ba      	ldr	r2, [r7, #8]
 8000f22:	18d2      	adds	r2, r2, r3
 8000f24:	69fb      	ldr	r3, [r7, #28]
 8000f26:	6839      	ldr	r1, [r7, #0]
 8000f28:	18cb      	adds	r3, r1, r3
 8000f2a:	7812      	ldrb	r2, [r2, #0]
 8000f2c:	701a      	strb	r2, [r3, #0]
				buf[temp_rdpt] = 255;
 8000f2e:	6a3b      	ldr	r3, [r7, #32]
 8000f30:	68ba      	ldr	r2, [r7, #8]
 8000f32:	18d3      	adds	r3, r2, r3
 8000f34:	22ff      	movs	r2, #255	@ 0xff
 8000f36:	701a      	strb	r2, [r3, #0]
			for(int i=0; i<data_size; i++){
 8000f38:	69fb      	ldr	r3, [r7, #28]
 8000f3a:	3301      	adds	r3, #1
 8000f3c:	61fb      	str	r3, [r7, #28]
 8000f3e:	69fa      	ldr	r2, [r7, #28]
 8000f40:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000f42:	429a      	cmp	r2, r3
 8000f44:	dbe0      	blt.n	8000f08 <_Z7readBufP20__UART_HandleTypeDefPhiS1_ihS1_S1_PtS2_h+0x194>
			}

			rd_pt = temp_rdpt;
 8000f46:	6a3b      	ldr	r3, [r7, #32]
 8000f48:	62fb      	str	r3, [r7, #44]	@ 0x2c

			dif_pt = wrt_pt - rd_pt;
 8000f4a:	69ba      	ldr	r2, [r7, #24]
 8000f4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000f4e:	1ad3      	subs	r3, r2, r3
 8000f50:	627b      	str	r3, [r7, #36]	@ 0x24
				if(dif_pt < 0){dif_pt += buf_size;}
 8000f52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f54:	2b00      	cmp	r3, #0
 8000f56:	da03      	bge.n	8000f60 <_Z7readBufP20__UART_HandleTypeDefPhiS1_ihS1_S1_PtS2_h+0x1ec>
 8000f58:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	18d3      	adds	r3, r2, r3
 8000f5e:	627b      	str	r3, [r7, #36]	@ 0x24
			if(dif_pt >= buf_size/2){}
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	2b00      	cmp	r3, #0
 8000f64:	da00      	bge.n	8000f68 <_Z7readBufP20__UART_HandleTypeDefPhiS1_ihS1_S1_PtS2_h+0x1f4>
 8000f66:	3301      	adds	r3, #1
 8000f68:	105b      	asrs	r3, r3, #1
 8000f6a:	001a      	movs	r2, r3
 8000f6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f6e:	4293      	cmp	r3, r2
 8000f70:	da8a      	bge.n	8000e88 <_Z7readBufP20__UART_HandleTypeDefPhiS1_ihS1_S1_PtS2_h+0x114>
			else{break;}
 8000f72:	e006      	b.n	8000f82 <_Z7readBufP20__UART_HandleTypeDefPhiS1_ihS1_S1_PtS2_h+0x20e>
		}else{buf[rd_pt] = 255;}
 8000f74:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000f76:	68ba      	ldr	r2, [r7, #8]
 8000f78:	18d3      	adds	r3, r2, r3
 8000f7a:	22ff      	movs	r2, #255	@ 0xff
 8000f7c:	701a      	strb	r2, [r3, #0]
	}
 8000f7e:	e783      	b.n	8000e88 <_Z7readBufP20__UART_HandleTypeDefPhiS1_ihS1_S1_PtS2_h+0x114>
		if(dif_pt <= go_back/2){break;}
 8000f80:	46c0      	nop			@ (mov r8, r8)

	*p_rdpt = rd_pt;
 8000f82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000f84:	b2da      	uxtb	r2, r3
 8000f86:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000f88:	701a      	strb	r2, [r3, #0]
//	*p_wrtpt = buf_size - (uart->hdmarx->Instance->CNDTR);
	*p_wrtpt = wrt_pt;
 8000f8a:	69bb      	ldr	r3, [r7, #24]
 8000f8c:	b2da      	uxtb	r2, r3
 8000f8e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000f90:	701a      	strb	r2, [r3, #0]
}
 8000f92:	46c0      	nop			@ (mov r8, r8)
 8000f94:	46bd      	mov	sp, r7
 8000f96:	b00c      	add	sp, #48	@ 0x30
 8000f98:	bd80      	pop	{r7, pc}
 8000f9a:	46c0      	nop			@ (mov r8, r8)
 8000f9c:	0000ffdc 	.word	0x0000ffdc

08000fa0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000fa0:	b580      	push	{r7, lr}
 8000fa2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000fa4:	b672      	cpsid	i
}
 8000fa6:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000fa8:	46c0      	nop			@ (mov r8, r8)
 8000faa:	e7fd      	b.n	8000fa8 <Error_Handler+0x8>

08000fac <_Z41__static_initialization_and_destruction_0ii>:
  {
  }
  /* USER CODE END Error_Handler_Debug */
}
 8000fac:	b580      	push	{r7, lr}
 8000fae:	b082      	sub	sp, #8
 8000fb0:	af00      	add	r7, sp, #0
 8000fb2:	6078      	str	r0, [r7, #4]
 8000fb4:	6039      	str	r1, [r7, #0]
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	2b01      	cmp	r3, #1
 8000fba:	d10f      	bne.n	8000fdc <_Z41__static_initialization_and_destruction_0ii+0x30>
 8000fbc:	683b      	ldr	r3, [r7, #0]
 8000fbe:	4a09      	ldr	r2, [pc, #36]	@ (8000fe4 <_Z41__static_initialization_and_destruction_0ii+0x38>)
 8000fc0:	4293      	cmp	r3, r2
 8000fc2:	d10b      	bne.n	8000fdc <_Z41__static_initialization_and_destruction_0ii+0x30>
WS2812 Neopixel(&htim3, TIM_CHANNEL_2, &hdma_tim3_ch2);
 8000fc4:	4b08      	ldr	r3, [pc, #32]	@ (8000fe8 <_Z41__static_initialization_and_destruction_0ii+0x3c>)
 8000fc6:	4909      	ldr	r1, [pc, #36]	@ (8000fec <_Z41__static_initialization_and_destruction_0ii+0x40>)
 8000fc8:	4809      	ldr	r0, [pc, #36]	@ (8000ff0 <_Z41__static_initialization_and_destruction_0ii+0x44>)
 8000fca:	2204      	movs	r2, #4
 8000fcc:	f000 f980 	bl	80012d0 <_ZN6WS2812C1EP17TIM_HandleTypeDefmP19__DMA_HandleTypeDef>
LED led(&Neopixel);
 8000fd0:	4a07      	ldr	r2, [pc, #28]	@ (8000ff0 <_Z41__static_initialization_and_destruction_0ii+0x44>)
 8000fd2:	4b08      	ldr	r3, [pc, #32]	@ (8000ff4 <_Z41__static_initialization_and_destruction_0ii+0x48>)
 8000fd4:	0011      	movs	r1, r2
 8000fd6:	0018      	movs	r0, r3
 8000fd8:	f7ff fa88 	bl	80004ec <_ZN3LEDC1EP6WS2812>
}
 8000fdc:	46c0      	nop			@ (mov r8, r8)
 8000fde:	46bd      	mov	sp, r7
 8000fe0:	b002      	add	sp, #8
 8000fe2:	bd80      	pop	{r7, pc}
 8000fe4:	0000ffff 	.word	0x0000ffff
 8000fe8:	2000007c 	.word	0x2000007c
 8000fec:	20000030 	.word	0x20000030
 8000ff0:	200001c8 	.word	0x200001c8
 8000ff4:	2000050c 	.word	0x2000050c

08000ff8 <_GLOBAL__sub_I_htim3>:
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	af00      	add	r7, sp, #0
 8000ffc:	4b03      	ldr	r3, [pc, #12]	@ (800100c <_GLOBAL__sub_I_htim3+0x14>)
 8000ffe:	0019      	movs	r1, r3
 8001000:	2001      	movs	r0, #1
 8001002:	f7ff ffd3 	bl	8000fac <_Z41__static_initialization_and_destruction_0ii>
 8001006:	46bd      	mov	sp, r7
 8001008:	bd80      	pop	{r7, pc}
 800100a:	46c0      	nop			@ (mov r8, r8)
 800100c:	0000ffff 	.word	0x0000ffff

08001010 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001010:	b580      	push	{r7, lr}
 8001012:	b082      	sub	sp, #8
 8001014:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001016:	4b0f      	ldr	r3, [pc, #60]	@ (8001054 <HAL_MspInit+0x44>)
 8001018:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800101a:	4b0e      	ldr	r3, [pc, #56]	@ (8001054 <HAL_MspInit+0x44>)
 800101c:	2101      	movs	r1, #1
 800101e:	430a      	orrs	r2, r1
 8001020:	641a      	str	r2, [r3, #64]	@ 0x40
 8001022:	4b0c      	ldr	r3, [pc, #48]	@ (8001054 <HAL_MspInit+0x44>)
 8001024:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001026:	2201      	movs	r2, #1
 8001028:	4013      	ands	r3, r2
 800102a:	607b      	str	r3, [r7, #4]
 800102c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800102e:	4b09      	ldr	r3, [pc, #36]	@ (8001054 <HAL_MspInit+0x44>)
 8001030:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001032:	4b08      	ldr	r3, [pc, #32]	@ (8001054 <HAL_MspInit+0x44>)
 8001034:	2180      	movs	r1, #128	@ 0x80
 8001036:	0549      	lsls	r1, r1, #21
 8001038:	430a      	orrs	r2, r1
 800103a:	63da      	str	r2, [r3, #60]	@ 0x3c
 800103c:	4b05      	ldr	r3, [pc, #20]	@ (8001054 <HAL_MspInit+0x44>)
 800103e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001040:	2380      	movs	r3, #128	@ 0x80
 8001042:	055b      	lsls	r3, r3, #21
 8001044:	4013      	ands	r3, r2
 8001046:	603b      	str	r3, [r7, #0]
 8001048:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800104a:	46c0      	nop			@ (mov r8, r8)
 800104c:	46bd      	mov	sp, r7
 800104e:	b002      	add	sp, #8
 8001050:	bd80      	pop	{r7, pc}
 8001052:	46c0      	nop			@ (mov r8, r8)
 8001054:	40021000 	.word	0x40021000

08001058 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001058:	b580      	push	{r7, lr}
 800105a:	b084      	sub	sp, #16
 800105c:	af00      	add	r7, sp, #0
 800105e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	681b      	ldr	r3, [r3, #0]
 8001064:	4a1e      	ldr	r2, [pc, #120]	@ (80010e0 <HAL_TIM_Base_MspInit+0x88>)
 8001066:	4293      	cmp	r3, r2
 8001068:	d136      	bne.n	80010d8 <HAL_TIM_Base_MspInit+0x80>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800106a:	4b1e      	ldr	r3, [pc, #120]	@ (80010e4 <HAL_TIM_Base_MspInit+0x8c>)
 800106c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800106e:	4b1d      	ldr	r3, [pc, #116]	@ (80010e4 <HAL_TIM_Base_MspInit+0x8c>)
 8001070:	2102      	movs	r1, #2
 8001072:	430a      	orrs	r2, r1
 8001074:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001076:	4b1b      	ldr	r3, [pc, #108]	@ (80010e4 <HAL_TIM_Base_MspInit+0x8c>)
 8001078:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800107a:	2202      	movs	r2, #2
 800107c:	4013      	ands	r3, r2
 800107e:	60fb      	str	r3, [r7, #12]
 8001080:	68fb      	ldr	r3, [r7, #12]

    /* TIM3 DMA Init */
    /* TIM3_CH2 Init */
    hdma_tim3_ch2.Instance = DMA1_Channel2;
 8001082:	4b19      	ldr	r3, [pc, #100]	@ (80010e8 <HAL_TIM_Base_MspInit+0x90>)
 8001084:	4a19      	ldr	r2, [pc, #100]	@ (80010ec <HAL_TIM_Base_MspInit+0x94>)
 8001086:	601a      	str	r2, [r3, #0]
    hdma_tim3_ch2.Init.Request = DMA_REQUEST_TIM3_CH2;
 8001088:	4b17      	ldr	r3, [pc, #92]	@ (80010e8 <HAL_TIM_Base_MspInit+0x90>)
 800108a:	2221      	movs	r2, #33	@ 0x21
 800108c:	605a      	str	r2, [r3, #4]
    hdma_tim3_ch2.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800108e:	4b16      	ldr	r3, [pc, #88]	@ (80010e8 <HAL_TIM_Base_MspInit+0x90>)
 8001090:	2210      	movs	r2, #16
 8001092:	609a      	str	r2, [r3, #8]
    hdma_tim3_ch2.Init.PeriphInc = DMA_PINC_DISABLE;
 8001094:	4b14      	ldr	r3, [pc, #80]	@ (80010e8 <HAL_TIM_Base_MspInit+0x90>)
 8001096:	2200      	movs	r2, #0
 8001098:	60da      	str	r2, [r3, #12]
    hdma_tim3_ch2.Init.MemInc = DMA_MINC_ENABLE;
 800109a:	4b13      	ldr	r3, [pc, #76]	@ (80010e8 <HAL_TIM_Base_MspInit+0x90>)
 800109c:	2280      	movs	r2, #128	@ 0x80
 800109e:	611a      	str	r2, [r3, #16]
    hdma_tim3_ch2.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80010a0:	4b11      	ldr	r3, [pc, #68]	@ (80010e8 <HAL_TIM_Base_MspInit+0x90>)
 80010a2:	2280      	movs	r2, #128	@ 0x80
 80010a4:	0092      	lsls	r2, r2, #2
 80010a6:	615a      	str	r2, [r3, #20]
    hdma_tim3_ch2.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80010a8:	4b0f      	ldr	r3, [pc, #60]	@ (80010e8 <HAL_TIM_Base_MspInit+0x90>)
 80010aa:	2200      	movs	r2, #0
 80010ac:	619a      	str	r2, [r3, #24]
    hdma_tim3_ch2.Init.Mode = DMA_CIRCULAR;
 80010ae:	4b0e      	ldr	r3, [pc, #56]	@ (80010e8 <HAL_TIM_Base_MspInit+0x90>)
 80010b0:	2220      	movs	r2, #32
 80010b2:	61da      	str	r2, [r3, #28]
    hdma_tim3_ch2.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 80010b4:	4b0c      	ldr	r3, [pc, #48]	@ (80010e8 <HAL_TIM_Base_MspInit+0x90>)
 80010b6:	22c0      	movs	r2, #192	@ 0xc0
 80010b8:	0192      	lsls	r2, r2, #6
 80010ba:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_tim3_ch2) != HAL_OK)
 80010bc:	4b0a      	ldr	r3, [pc, #40]	@ (80010e8 <HAL_TIM_Base_MspInit+0x90>)
 80010be:	0018      	movs	r0, r3
 80010c0:	f000 fdd8 	bl	8001c74 <HAL_DMA_Init>
 80010c4:	1e03      	subs	r3, r0, #0
 80010c6:	d001      	beq.n	80010cc <HAL_TIM_Base_MspInit+0x74>
    {
      Error_Handler();
 80010c8:	f7ff ff6a 	bl	8000fa0 <Error_Handler>
    }

    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC2],hdma_tim3_ch2);
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	4a06      	ldr	r2, [pc, #24]	@ (80010e8 <HAL_TIM_Base_MspInit+0x90>)
 80010d0:	629a      	str	r2, [r3, #40]	@ 0x28
 80010d2:	4b05      	ldr	r3, [pc, #20]	@ (80010e8 <HAL_TIM_Base_MspInit+0x90>)
 80010d4:	687a      	ldr	r2, [r7, #4]
 80010d6:	629a      	str	r2, [r3, #40]	@ 0x28

  /* USER CODE END TIM3_MspInit 1 */

  }

}
 80010d8:	46c0      	nop			@ (mov r8, r8)
 80010da:	46bd      	mov	sp, r7
 80010dc:	b004      	add	sp, #16
 80010de:	bd80      	pop	{r7, pc}
 80010e0:	40000400 	.word	0x40000400
 80010e4:	40021000 	.word	0x40021000
 80010e8:	2000007c 	.word	0x2000007c
 80010ec:	4002001c 	.word	0x4002001c

080010f0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80010f0:	b590      	push	{r4, r7, lr}
 80010f2:	b089      	sub	sp, #36	@ 0x24
 80010f4:	af00      	add	r7, sp, #0
 80010f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010f8:	240c      	movs	r4, #12
 80010fa:	193b      	adds	r3, r7, r4
 80010fc:	0018      	movs	r0, r3
 80010fe:	2314      	movs	r3, #20
 8001100:	001a      	movs	r2, r3
 8001102:	2100      	movs	r1, #0
 8001104:	f003 ffde 	bl	80050c4 <memset>
  if(htim->Instance==TIM3)
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	681b      	ldr	r3, [r3, #0]
 800110c:	4a14      	ldr	r2, [pc, #80]	@ (8001160 <HAL_TIM_MspPostInit+0x70>)
 800110e:	4293      	cmp	r3, r2
 8001110:	d122      	bne.n	8001158 <HAL_TIM_MspPostInit+0x68>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001112:	4b14      	ldr	r3, [pc, #80]	@ (8001164 <HAL_TIM_MspPostInit+0x74>)
 8001114:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001116:	4b13      	ldr	r3, [pc, #76]	@ (8001164 <HAL_TIM_MspPostInit+0x74>)
 8001118:	2101      	movs	r1, #1
 800111a:	430a      	orrs	r2, r1
 800111c:	635a      	str	r2, [r3, #52]	@ 0x34
 800111e:	4b11      	ldr	r3, [pc, #68]	@ (8001164 <HAL_TIM_MspPostInit+0x74>)
 8001120:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001122:	2201      	movs	r2, #1
 8001124:	4013      	ands	r3, r2
 8001126:	60bb      	str	r3, [r7, #8]
 8001128:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 800112a:	0021      	movs	r1, r4
 800112c:	187b      	adds	r3, r7, r1
 800112e:	2280      	movs	r2, #128	@ 0x80
 8001130:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001132:	187b      	adds	r3, r7, r1
 8001134:	2202      	movs	r2, #2
 8001136:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001138:	187b      	adds	r3, r7, r1
 800113a:	2200      	movs	r2, #0
 800113c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800113e:	187b      	adds	r3, r7, r1
 8001140:	2200      	movs	r2, #0
 8001142:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
 8001144:	187b      	adds	r3, r7, r1
 8001146:	2201      	movs	r2, #1
 8001148:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800114a:	187a      	adds	r2, r7, r1
 800114c:	23a0      	movs	r3, #160	@ 0xa0
 800114e:	05db      	lsls	r3, r3, #23
 8001150:	0011      	movs	r1, r2
 8001152:	0018      	movs	r0, r3
 8001154:	f001 f84a 	bl	80021ec <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8001158:	46c0      	nop			@ (mov r8, r8)
 800115a:	46bd      	mov	sp, r7
 800115c:	b009      	add	sp, #36	@ 0x24
 800115e:	bd90      	pop	{r4, r7, pc}
 8001160:	40000400 	.word	0x40000400
 8001164:	40021000 	.word	0x40021000

08001168 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001168:	b590      	push	{r4, r7, lr}
 800116a:	b08b      	sub	sp, #44	@ 0x2c
 800116c:	af00      	add	r7, sp, #0
 800116e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001170:	2414      	movs	r4, #20
 8001172:	193b      	adds	r3, r7, r4
 8001174:	0018      	movs	r0, r3
 8001176:	2314      	movs	r3, #20
 8001178:	001a      	movs	r2, r3
 800117a:	2100      	movs	r1, #0
 800117c:	f003 ffa2 	bl	80050c4 <memset>
  if(huart->Instance==USART2)
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	4a31      	ldr	r2, [pc, #196]	@ (800124c <HAL_UART_MspInit+0xe4>)
 8001186:	4293      	cmp	r3, r2
 8001188:	d15b      	bne.n	8001242 <HAL_UART_MspInit+0xda>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800118a:	4b31      	ldr	r3, [pc, #196]	@ (8001250 <HAL_UART_MspInit+0xe8>)
 800118c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800118e:	4b30      	ldr	r3, [pc, #192]	@ (8001250 <HAL_UART_MspInit+0xe8>)
 8001190:	2180      	movs	r1, #128	@ 0x80
 8001192:	0289      	lsls	r1, r1, #10
 8001194:	430a      	orrs	r2, r1
 8001196:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001198:	4b2d      	ldr	r3, [pc, #180]	@ (8001250 <HAL_UART_MspInit+0xe8>)
 800119a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800119c:	2380      	movs	r3, #128	@ 0x80
 800119e:	029b      	lsls	r3, r3, #10
 80011a0:	4013      	ands	r3, r2
 80011a2:	613b      	str	r3, [r7, #16]
 80011a4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80011a6:	4b2a      	ldr	r3, [pc, #168]	@ (8001250 <HAL_UART_MspInit+0xe8>)
 80011a8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80011aa:	4b29      	ldr	r3, [pc, #164]	@ (8001250 <HAL_UART_MspInit+0xe8>)
 80011ac:	2101      	movs	r1, #1
 80011ae:	430a      	orrs	r2, r1
 80011b0:	635a      	str	r2, [r3, #52]	@ 0x34
 80011b2:	4b27      	ldr	r3, [pc, #156]	@ (8001250 <HAL_UART_MspInit+0xe8>)
 80011b4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80011b6:	2201      	movs	r2, #1
 80011b8:	4013      	ands	r3, r2
 80011ba:	60fb      	str	r3, [r7, #12]
 80011bc:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA15     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_15;
 80011be:	0021      	movs	r1, r4
 80011c0:	187b      	adds	r3, r7, r1
 80011c2:	4a24      	ldr	r2, [pc, #144]	@ (8001254 <HAL_UART_MspInit+0xec>)
 80011c4:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011c6:	187b      	adds	r3, r7, r1
 80011c8:	2202      	movs	r2, #2
 80011ca:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011cc:	187b      	adds	r3, r7, r1
 80011ce:	2200      	movs	r2, #0
 80011d0:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011d2:	187b      	adds	r3, r7, r1
 80011d4:	2200      	movs	r2, #0
 80011d6:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 80011d8:	187b      	adds	r3, r7, r1
 80011da:	2201      	movs	r2, #1
 80011dc:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011de:	187a      	adds	r2, r7, r1
 80011e0:	23a0      	movs	r3, #160	@ 0xa0
 80011e2:	05db      	lsls	r3, r3, #23
 80011e4:	0011      	movs	r1, r2
 80011e6:	0018      	movs	r0, r3
 80011e8:	f001 f800 	bl	80021ec <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Channel1;
 80011ec:	4b1a      	ldr	r3, [pc, #104]	@ (8001258 <HAL_UART_MspInit+0xf0>)
 80011ee:	4a1b      	ldr	r2, [pc, #108]	@ (800125c <HAL_UART_MspInit+0xf4>)
 80011f0:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_USART2_RX;
 80011f2:	4b19      	ldr	r3, [pc, #100]	@ (8001258 <HAL_UART_MspInit+0xf0>)
 80011f4:	2234      	movs	r2, #52	@ 0x34
 80011f6:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80011f8:	4b17      	ldr	r3, [pc, #92]	@ (8001258 <HAL_UART_MspInit+0xf0>)
 80011fa:	2200      	movs	r2, #0
 80011fc:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80011fe:	4b16      	ldr	r3, [pc, #88]	@ (8001258 <HAL_UART_MspInit+0xf0>)
 8001200:	2200      	movs	r2, #0
 8001202:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001204:	4b14      	ldr	r3, [pc, #80]	@ (8001258 <HAL_UART_MspInit+0xf0>)
 8001206:	2280      	movs	r2, #128	@ 0x80
 8001208:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800120a:	4b13      	ldr	r3, [pc, #76]	@ (8001258 <HAL_UART_MspInit+0xf0>)
 800120c:	2200      	movs	r2, #0
 800120e:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001210:	4b11      	ldr	r3, [pc, #68]	@ (8001258 <HAL_UART_MspInit+0xf0>)
 8001212:	2200      	movs	r2, #0
 8001214:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 8001216:	4b10      	ldr	r3, [pc, #64]	@ (8001258 <HAL_UART_MspInit+0xf0>)
 8001218:	2220      	movs	r2, #32
 800121a:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_HIGH;
 800121c:	4b0e      	ldr	r3, [pc, #56]	@ (8001258 <HAL_UART_MspInit+0xf0>)
 800121e:	2280      	movs	r2, #128	@ 0x80
 8001220:	0192      	lsls	r2, r2, #6
 8001222:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8001224:	4b0c      	ldr	r3, [pc, #48]	@ (8001258 <HAL_UART_MspInit+0xf0>)
 8001226:	0018      	movs	r0, r3
 8001228:	f000 fd24 	bl	8001c74 <HAL_DMA_Init>
 800122c:	1e03      	subs	r3, r0, #0
 800122e:	d001      	beq.n	8001234 <HAL_UART_MspInit+0xcc>
    {
      Error_Handler();
 8001230:	f7ff feb6 	bl	8000fa0 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	2180      	movs	r1, #128	@ 0x80
 8001238:	4a07      	ldr	r2, [pc, #28]	@ (8001258 <HAL_UART_MspInit+0xf0>)
 800123a:	505a      	str	r2, [r3, r1]
 800123c:	4b06      	ldr	r3, [pc, #24]	@ (8001258 <HAL_UART_MspInit+0xf0>)
 800123e:	687a      	ldr	r2, [r7, #4]
 8001240:	629a      	str	r2, [r3, #40]	@ 0x28

  /* USER CODE END USART2_MspInit 1 */

  }

}
 8001242:	46c0      	nop			@ (mov r8, r8)
 8001244:	46bd      	mov	sp, r7
 8001246:	b00b      	add	sp, #44	@ 0x2c
 8001248:	bd90      	pop	{r4, r7, pc}
 800124a:	46c0      	nop			@ (mov r8, r8)
 800124c:	40004400 	.word	0x40004400
 8001250:	40021000 	.word	0x40021000
 8001254:	00008004 	.word	0x00008004
 8001258:	2000016c 	.word	0x2000016c
 800125c:	40020008 	.word	0x40020008

08001260 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001260:	b580      	push	{r7, lr}
 8001262:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001264:	46c0      	nop			@ (mov r8, r8)
 8001266:	e7fd      	b.n	8001264 <NMI_Handler+0x4>

08001268 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001268:	b580      	push	{r7, lr}
 800126a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800126c:	46c0      	nop			@ (mov r8, r8)
 800126e:	e7fd      	b.n	800126c <HardFault_Handler+0x4>

08001270 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001270:	b580      	push	{r7, lr}
 8001272:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8001274:	46c0      	nop			@ (mov r8, r8)
 8001276:	46bd      	mov	sp, r7
 8001278:	bd80      	pop	{r7, pc}

0800127a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800127a:	b580      	push	{r7, lr}
 800127c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800127e:	46c0      	nop			@ (mov r8, r8)
 8001280:	46bd      	mov	sp, r7
 8001282:	bd80      	pop	{r7, pc}

08001284 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001284:	b580      	push	{r7, lr}
 8001286:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001288:	f000 fbd6 	bl	8001a38 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800128c:	46c0      	nop			@ (mov r8, r8)
 800128e:	46bd      	mov	sp, r7
 8001290:	bd80      	pop	{r7, pc}
	...

08001294 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001294:	b580      	push	{r7, lr}
 8001296:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8001298:	4b03      	ldr	r3, [pc, #12]	@ (80012a8 <DMA1_Channel1_IRQHandler+0x14>)
 800129a:	0018      	movs	r0, r3
 800129c:	f000 fe64 	bl	8001f68 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80012a0:	46c0      	nop			@ (mov r8, r8)
 80012a2:	46bd      	mov	sp, r7
 80012a4:	bd80      	pop	{r7, pc}
 80012a6:	46c0      	nop			@ (mov r8, r8)
 80012a8:	2000016c 	.word	0x2000016c

080012ac <DMA1_Channel2_3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 2 and channel 3 interrupts.
  */
void DMA1_Channel2_3_IRQHandler(void)
{
 80012ac:	b580      	push	{r7, lr}
 80012ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 0 */

  /* USER CODE END DMA1_Channel2_3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim3_ch2);
 80012b0:	4b03      	ldr	r3, [pc, #12]	@ (80012c0 <DMA1_Channel2_3_IRQHandler+0x14>)
 80012b2:	0018      	movs	r0, r3
 80012b4:	f000 fe58 	bl	8001f68 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */

  /* USER CODE END DMA1_Channel2_3_IRQn 1 */
}
 80012b8:	46c0      	nop			@ (mov r8, r8)
 80012ba:	46bd      	mov	sp, r7
 80012bc:	bd80      	pop	{r7, pc}
 80012be:	46c0      	nop			@ (mov r8, r8)
 80012c0:	2000007c 	.word	0x2000007c

080012c4 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80012c4:	b580      	push	{r7, lr}
 80012c6:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80012c8:	46c0      	nop			@ (mov r8, r8)
 80012ca:	46bd      	mov	sp, r7
 80012cc:	bd80      	pop	{r7, pc}
	...

080012d0 <_ZN6WS2812C1EP17TIM_HandleTypeDefmP19__DMA_HandleTypeDef>:
 *      Author: famil
 */

#include "ws2812.h"

WS2812::WS2812(TIM_HandleTypeDef* htim, uint32_t tim_channel_x, DMA_HandleTypeDef* hdma){
 80012d0:	b580      	push	{r7, lr}
 80012d2:	b084      	sub	sp, #16
 80012d4:	af00      	add	r7, sp, #0
 80012d6:	60f8      	str	r0, [r7, #12]
 80012d8:	60b9      	str	r1, [r7, #8]
 80012da:	607a      	str	r2, [r7, #4]
 80012dc:	603b      	str	r3, [r7, #0]
 80012de:	68fb      	ldr	r3, [r7, #12]
 80012e0:	4a0d      	ldr	r2, [pc, #52]	@ (8001318 <_ZN6WS2812C1EP17TIM_HandleTypeDefmP19__DMA_HandleTypeDef+0x48>)
 80012e2:	189b      	adds	r3, r3, r2
 80012e4:	2230      	movs	r2, #48	@ 0x30
 80012e6:	2100      	movs	r1, #0
 80012e8:	0018      	movs	r0, r3
 80012ea:	f003 feeb 	bl	80050c4 <memset>
 80012ee:	68fa      	ldr	r2, [r7, #12]
 80012f0:	23d0      	movs	r3, #208	@ 0xd0
 80012f2:	009b      	lsls	r3, r3, #2
 80012f4:	2100      	movs	r1, #0
 80012f6:	50d1      	str	r1, [r2, r3]
    HTIM = htim;
 80012f8:	68fb      	ldr	r3, [r7, #12]
 80012fa:	68ba      	ldr	r2, [r7, #8]
 80012fc:	605a      	str	r2, [r3, #4]
    TIM_CHANNEL_X = tim_channel_x;
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	b2da      	uxtb	r2, r3
 8001302:	68fb      	ldr	r3, [r7, #12]
 8001304:	701a      	strb	r2, [r3, #0]
    HDMA =hdma;
 8001306:	68fb      	ldr	r3, [r7, #12]
 8001308:	683a      	ldr	r2, [r7, #0]
 800130a:	609a      	str	r2, [r3, #8]
}
 800130c:	68fb      	ldr	r3, [r7, #12]
 800130e:	0018      	movs	r0, r3
 8001310:	46bd      	mov	sp, r7
 8001312:	b004      	add	sp, #16
 8001314:	bd80      	pop	{r7, pc}
 8001316:	46c0      	nop			@ (mov r8, r8)
 8001318:	0000030f 	.word	0x0000030f

0800131c <_ZN6WS28124showEv>:


void WS2812::show(){
 800131c:	b580      	push	{r7, lr}
 800131e:	b084      	sub	sp, #16
 8001320:	af00      	add	r7, sp, #0
 8001322:	6078      	str	r0, [r7, #4]
    if(wr_buf_p != 0 || HDMA->State != HAL_DMA_STATE_READY){
 8001324:	687a      	ldr	r2, [r7, #4]
 8001326:	23d0      	movs	r3, #208	@ 0xd0
 8001328:	009b      	lsls	r3, r3, #2
 800132a:	58d3      	ldr	r3, [r2, r3]
 800132c:	2b00      	cmp	r3, #0
 800132e:	d106      	bne.n	800133e <_ZN6WS28124showEv+0x22>
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	689b      	ldr	r3, [r3, #8]
 8001334:	2225      	movs	r2, #37	@ 0x25
 8001336:	5c9b      	ldrb	r3, [r3, r2]
 8001338:	b2db      	uxtb	r3, r3
 800133a:	2b01      	cmp	r3, #1
 800133c:	d001      	beq.n	8001342 <_ZN6WS28124showEv+0x26>
 800133e:	2301      	movs	r3, #1
 8001340:	e000      	b.n	8001344 <_ZN6WS28124showEv+0x28>
 8001342:	2300      	movs	r3, #0
 8001344:	2b00      	cmp	r3, #0
 8001346:	d025      	beq.n	8001394 <_ZN6WS28124showEv+0x78>
        HAL_TIM_PWM_Stop_DMA(HTIM, TIM_CHANNEL_X);
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	685a      	ldr	r2, [r3, #4]
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	781b      	ldrb	r3, [r3, #0]
 8001350:	0019      	movs	r1, r3
 8001352:	0010      	movs	r0, r2
 8001354:	f002 f892 	bl	800347c <HAL_TIM_PWM_Stop_DMA>
        wr_buf_p = 0;
 8001358:	687a      	ldr	r2, [r7, #4]
 800135a:	23d0      	movs	r3, #208	@ 0xd0
 800135c:	009b      	lsls	r3, r3, #2
 800135e:	2100      	movs	r1, #0
 8001360:	50d1      	str	r1, [r2, r3]
        for(uint8_t i=0; i <48; i++){wr_buf[i] = 0;}
 8001362:	230f      	movs	r3, #15
 8001364:	18fb      	adds	r3, r7, r3
 8001366:	2200      	movs	r2, #0
 8001368:	701a      	strb	r2, [r3, #0]
 800136a:	e00d      	b.n	8001388 <_ZN6WS28124showEv+0x6c>
 800136c:	200f      	movs	r0, #15
 800136e:	183b      	adds	r3, r7, r0
 8001370:	781b      	ldrb	r3, [r3, #0]
 8001372:	687a      	ldr	r2, [r7, #4]
 8001374:	492c      	ldr	r1, [pc, #176]	@ (8001428 <_ZN6WS28124showEv+0x10c>)
 8001376:	18d3      	adds	r3, r2, r3
 8001378:	185b      	adds	r3, r3, r1
 800137a:	2200      	movs	r2, #0
 800137c:	701a      	strb	r2, [r3, #0]
 800137e:	183b      	adds	r3, r7, r0
 8001380:	781a      	ldrb	r2, [r3, #0]
 8001382:	183b      	adds	r3, r7, r0
 8001384:	3201      	adds	r2, #1
 8001386:	701a      	strb	r2, [r3, #0]
 8001388:	230f      	movs	r3, #15
 800138a:	18fb      	adds	r3, r7, r3
 800138c:	781b      	ldrb	r3, [r3, #0]
 800138e:	2b2f      	cmp	r3, #47	@ 0x2f
 8001390:	d9ec      	bls.n	800136c <_ZN6WS28124showEv+0x50>
        return;
 8001392:	e045      	b.n	8001420 <_ZN6WS28124showEv+0x104>
    }
    for(uint_fast8_t i = 0; i < 8; i++){
 8001394:	2300      	movs	r3, #0
 8001396:	60bb      	str	r3, [r7, #8]
 8001398:	e031      	b.n	80013fe <_ZN6WS28124showEv+0xe2>
        wr_buf[i   ] = 0;
 800139a:	687a      	ldr	r2, [r7, #4]
 800139c:	4922      	ldr	r1, [pc, #136]	@ (8001428 <_ZN6WS28124showEv+0x10c>)
 800139e:	68bb      	ldr	r3, [r7, #8]
 80013a0:	18d3      	adds	r3, r2, r3
 80013a2:	185b      	adds	r3, r3, r1
 80013a4:	2200      	movs	r2, #0
 80013a6:	701a      	strb	r2, [r3, #0]
        wr_buf[i+ 8] = 0;
 80013a8:	68bb      	ldr	r3, [r7, #8]
 80013aa:	3308      	adds	r3, #8
 80013ac:	687a      	ldr	r2, [r7, #4]
 80013ae:	491e      	ldr	r1, [pc, #120]	@ (8001428 <_ZN6WS28124showEv+0x10c>)
 80013b0:	18d3      	adds	r3, r2, r3
 80013b2:	185b      	adds	r3, r3, r1
 80013b4:	2200      	movs	r2, #0
 80013b6:	701a      	strb	r2, [r3, #0]
        wr_buf[i+16] = 0;
 80013b8:	68bb      	ldr	r3, [r7, #8]
 80013ba:	3310      	adds	r3, #16
 80013bc:	687a      	ldr	r2, [r7, #4]
 80013be:	491a      	ldr	r1, [pc, #104]	@ (8001428 <_ZN6WS28124showEv+0x10c>)
 80013c0:	18d3      	adds	r3, r2, r3
 80013c2:	185b      	adds	r3, r3, r1
 80013c4:	2200      	movs	r2, #0
 80013c6:	701a      	strb	r2, [r3, #0]

        wr_buf[i+24] = 0;
 80013c8:	68bb      	ldr	r3, [r7, #8]
 80013ca:	3318      	adds	r3, #24
 80013cc:	687a      	ldr	r2, [r7, #4]
 80013ce:	4916      	ldr	r1, [pc, #88]	@ (8001428 <_ZN6WS28124showEv+0x10c>)
 80013d0:	18d3      	adds	r3, r2, r3
 80013d2:	185b      	adds	r3, r3, r1
 80013d4:	2200      	movs	r2, #0
 80013d6:	701a      	strb	r2, [r3, #0]
        wr_buf[i+32] = 0;
 80013d8:	68bb      	ldr	r3, [r7, #8]
 80013da:	3320      	adds	r3, #32
 80013dc:	687a      	ldr	r2, [r7, #4]
 80013de:	4912      	ldr	r1, [pc, #72]	@ (8001428 <_ZN6WS28124showEv+0x10c>)
 80013e0:	18d3      	adds	r3, r2, r3
 80013e2:	185b      	adds	r3, r3, r1
 80013e4:	2200      	movs	r2, #0
 80013e6:	701a      	strb	r2, [r3, #0]
        wr_buf[i+40] = 0;
 80013e8:	68bb      	ldr	r3, [r7, #8]
 80013ea:	3328      	adds	r3, #40	@ 0x28
 80013ec:	687a      	ldr	r2, [r7, #4]
 80013ee:	490e      	ldr	r1, [pc, #56]	@ (8001428 <_ZN6WS28124showEv+0x10c>)
 80013f0:	18d3      	adds	r3, r2, r3
 80013f2:	185b      	adds	r3, r3, r1
 80013f4:	2200      	movs	r2, #0
 80013f6:	701a      	strb	r2, [r3, #0]
    for(uint_fast8_t i = 0; i < 8; i++){
 80013f8:	68bb      	ldr	r3, [r7, #8]
 80013fa:	3301      	adds	r3, #1
 80013fc:	60bb      	str	r3, [r7, #8]
 80013fe:	68bb      	ldr	r3, [r7, #8]
 8001400:	2b07      	cmp	r3, #7
 8001402:	d9ca      	bls.n	800139a <_ZN6WS28124showEv+0x7e>
    }
    HAL_TIM_PWM_Start_DMA(HTIM, TIM_CHANNEL_X, (uint32_t *)wr_buf, 48);
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	6858      	ldr	r0, [r3, #4]
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	781b      	ldrb	r3, [r3, #0]
 800140c:	0019      	movs	r1, r3
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	4a05      	ldr	r2, [pc, #20]	@ (8001428 <_ZN6WS28124showEv+0x10c>)
 8001412:	189a      	adds	r2, r3, r2
 8001414:	2330      	movs	r3, #48	@ 0x30
 8001416:	f001 fe43 	bl	80030a0 <HAL_TIM_PWM_Start_DMA>
    HAL_Delay(8);
 800141a:	2008      	movs	r0, #8
 800141c:	f000 fb28 	bl	8001a70 <HAL_Delay>
}
 8001420:	46bd      	mov	sp, r7
 8001422:	b004      	add	sp, #16
 8001424:	bd80      	pop	{r7, pc}
 8001426:	46c0      	nop			@ (mov r8, r8)
 8001428:	0000030f 	.word	0x0000030f

0800142c <_ZN6WS28125clearEv>:

void WS2812::clear(){
 800142c:	b580      	push	{r7, lr}
 800142e:	b084      	sub	sp, #16
 8001430:	af00      	add	r7, sp, #0
 8001432:	6078      	str	r0, [r7, #4]
    for(int i=0; i<NUM_PIXELS; i++){
 8001434:	2300      	movs	r3, #0
 8001436:	60fb      	str	r3, [r7, #12]
 8001438:	e01d      	b.n	8001476 <_ZN6WS28125clearEv+0x4a>
        rgb_buf[i][0]=0;
 800143a:	6879      	ldr	r1, [r7, #4]
 800143c:	68fa      	ldr	r2, [r7, #12]
 800143e:	0013      	movs	r3, r2
 8001440:	005b      	lsls	r3, r3, #1
 8001442:	189b      	adds	r3, r3, r2
 8001444:	18cb      	adds	r3, r1, r3
 8001446:	330c      	adds	r3, #12
 8001448:	2200      	movs	r2, #0
 800144a:	701a      	strb	r2, [r3, #0]
        rgb_buf[i][1]=0;
 800144c:	6879      	ldr	r1, [r7, #4]
 800144e:	68fa      	ldr	r2, [r7, #12]
 8001450:	0013      	movs	r3, r2
 8001452:	005b      	lsls	r3, r3, #1
 8001454:	189b      	adds	r3, r3, r2
 8001456:	18cb      	adds	r3, r1, r3
 8001458:	330d      	adds	r3, #13
 800145a:	2200      	movs	r2, #0
 800145c:	701a      	strb	r2, [r3, #0]
        rgb_buf[i][2]=0;
 800145e:	6879      	ldr	r1, [r7, #4]
 8001460:	68fa      	ldr	r2, [r7, #12]
 8001462:	0013      	movs	r3, r2
 8001464:	005b      	lsls	r3, r3, #1
 8001466:	189b      	adds	r3, r3, r2
 8001468:	18cb      	adds	r3, r1, r3
 800146a:	330e      	adds	r3, #14
 800146c:	2200      	movs	r2, #0
 800146e:	701a      	strb	r2, [r3, #0]
    for(int i=0; i<NUM_PIXELS; i++){
 8001470:	68fb      	ldr	r3, [r7, #12]
 8001472:	3301      	adds	r3, #1
 8001474:	60fb      	str	r3, [r7, #12]
 8001476:	68fa      	ldr	r2, [r7, #12]
 8001478:	2380      	movs	r3, #128	@ 0x80
 800147a:	005b      	lsls	r3, r3, #1
 800147c:	429a      	cmp	r2, r3
 800147e:	dddc      	ble.n	800143a <_ZN6WS28125clearEv+0xe>
    }
}
 8001480:	46c0      	nop			@ (mov r8, r8)
 8001482:	46c0      	nop			@ (mov r8, r8)
 8001484:	46bd      	mov	sp, r7
 8001486:	b004      	add	sp, #16
 8001488:	bd80      	pop	{r7, pc}
	...

0800148c <_ZN6WS28127set_hsvEhiii>:

void WS2812::set_hsv(uint8_t id, int h, int s, int v){
 800148c:	b5b0      	push	{r4, r5, r7, lr}
 800148e:	b08e      	sub	sp, #56	@ 0x38
 8001490:	af02      	add	r7, sp, #8
 8001492:	60f8      	str	r0, [r7, #12]
 8001494:	607a      	str	r2, [r7, #4]
 8001496:	603b      	str	r3, [r7, #0]
 8001498:	230b      	movs	r3, #11
 800149a:	18fb      	adds	r3, r7, r3
 800149c:	1c0a      	adds	r2, r1, #0
 800149e:	701a      	strb	r2, [r3, #0]
	int r,g,b;
	if (s == 0) {
 80014a0:	683b      	ldr	r3, [r7, #0]
 80014a2:	2b00      	cmp	r3, #0
 80014a4:	d106      	bne.n	80014b4 <_ZN6WS28127set_hsvEhiii+0x28>
	    r = g = b = v;
 80014a6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80014a8:	627b      	str	r3, [r7, #36]	@ 0x24
 80014aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80014ac:	62bb      	str	r3, [r7, #40]	@ 0x28
 80014ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80014b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80014b2:	e077      	b.n	80015a4 <_ZN6WS28127set_hsvEhiii+0x118>
	}else{
	    h = h * 6; // sector 0 to 5
 80014b4:	687a      	ldr	r2, [r7, #4]
 80014b6:	0013      	movs	r3, r2
 80014b8:	005b      	lsls	r3, r3, #1
 80014ba:	189b      	adds	r3, r3, r2
 80014bc:	005b      	lsls	r3, r3, #1
 80014be:	607b      	str	r3, [r7, #4]
	    int i = h / 256;
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	da00      	bge.n	80014c8 <_ZN6WS28127set_hsvEhiii+0x3c>
 80014c6:	33ff      	adds	r3, #255	@ 0xff
 80014c8:	121b      	asrs	r3, r3, #8
 80014ca:	623b      	str	r3, [r7, #32]
	    int f = h % 256;
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	4a3f      	ldr	r2, [pc, #252]	@ (80015cc <_ZN6WS28127set_hsvEhiii+0x140>)
 80014d0:	4013      	ands	r3, r2
 80014d2:	d503      	bpl.n	80014dc <_ZN6WS28127set_hsvEhiii+0x50>
 80014d4:	3b01      	subs	r3, #1
 80014d6:	4a3e      	ldr	r2, [pc, #248]	@ (80015d0 <_ZN6WS28127set_hsvEhiii+0x144>)
 80014d8:	4313      	orrs	r3, r2
 80014da:	3301      	adds	r3, #1
 80014dc:	61fb      	str	r3, [r7, #28]
	    int p = (v * (256 - s)) / 256;
 80014de:	683b      	ldr	r3, [r7, #0]
 80014e0:	2280      	movs	r2, #128	@ 0x80
 80014e2:	0052      	lsls	r2, r2, #1
 80014e4:	1ad3      	subs	r3, r2, r3
 80014e6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80014e8:	4353      	muls	r3, r2
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	da00      	bge.n	80014f0 <_ZN6WS28127set_hsvEhiii+0x64>
 80014ee:	33ff      	adds	r3, #255	@ 0xff
 80014f0:	121b      	asrs	r3, r3, #8
 80014f2:	61bb      	str	r3, [r7, #24]
	    int q = (v * (256 - (s * f) / 256)) / 256;
 80014f4:	683b      	ldr	r3, [r7, #0]
 80014f6:	69fa      	ldr	r2, [r7, #28]
 80014f8:	4353      	muls	r3, r2
 80014fa:	2b00      	cmp	r3, #0
 80014fc:	da00      	bge.n	8001500 <_ZN6WS28127set_hsvEhiii+0x74>
 80014fe:	33ff      	adds	r3, #255	@ 0xff
 8001500:	121b      	asrs	r3, r3, #8
 8001502:	425b      	negs	r3, r3
 8001504:	3301      	adds	r3, #1
 8001506:	33ff      	adds	r3, #255	@ 0xff
 8001508:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800150a:	4353      	muls	r3, r2
 800150c:	2b00      	cmp	r3, #0
 800150e:	da00      	bge.n	8001512 <_ZN6WS28127set_hsvEhiii+0x86>
 8001510:	33ff      	adds	r3, #255	@ 0xff
 8001512:	121b      	asrs	r3, r3, #8
 8001514:	617b      	str	r3, [r7, #20]
	    int t = (v * (256 - (s * (256 - f)) / 256)) / 256;
 8001516:	69fb      	ldr	r3, [r7, #28]
 8001518:	2280      	movs	r2, #128	@ 0x80
 800151a:	0052      	lsls	r2, r2, #1
 800151c:	1ad3      	subs	r3, r2, r3
 800151e:	683a      	ldr	r2, [r7, #0]
 8001520:	4353      	muls	r3, r2
 8001522:	2b00      	cmp	r3, #0
 8001524:	da00      	bge.n	8001528 <_ZN6WS28127set_hsvEhiii+0x9c>
 8001526:	33ff      	adds	r3, #255	@ 0xff
 8001528:	121b      	asrs	r3, r3, #8
 800152a:	425b      	negs	r3, r3
 800152c:	3301      	adds	r3, #1
 800152e:	33ff      	adds	r3, #255	@ 0xff
 8001530:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8001532:	4353      	muls	r3, r2
 8001534:	2b00      	cmp	r3, #0
 8001536:	da00      	bge.n	800153a <_ZN6WS28127set_hsvEhiii+0xae>
 8001538:	33ff      	adds	r3, #255	@ 0xff
 800153a:	121b      	asrs	r3, r3, #8
 800153c:	613b      	str	r3, [r7, #16]

	    switch (i) {
 800153e:	6a3b      	ldr	r3, [r7, #32]
 8001540:	2b04      	cmp	r3, #4
 8001542:	d828      	bhi.n	8001596 <_ZN6WS28127set_hsvEhiii+0x10a>
 8001544:	6a3b      	ldr	r3, [r7, #32]
 8001546:	009a      	lsls	r2, r3, #2
 8001548:	4b22      	ldr	r3, [pc, #136]	@ (80015d4 <_ZN6WS28127set_hsvEhiii+0x148>)
 800154a:	18d3      	adds	r3, r2, r3
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	469f      	mov	pc, r3
	        case 0: r = v; g = t; b = p; break;
 8001550:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001552:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001554:	693b      	ldr	r3, [r7, #16]
 8001556:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001558:	69bb      	ldr	r3, [r7, #24]
 800155a:	627b      	str	r3, [r7, #36]	@ 0x24
 800155c:	e022      	b.n	80015a4 <_ZN6WS28127set_hsvEhiii+0x118>
	        case 1: r = q; g = v; b = p; break;
 800155e:	697b      	ldr	r3, [r7, #20]
 8001560:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001562:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001564:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001566:	69bb      	ldr	r3, [r7, #24]
 8001568:	627b      	str	r3, [r7, #36]	@ 0x24
 800156a:	e01b      	b.n	80015a4 <_ZN6WS28127set_hsvEhiii+0x118>
	        case 2: r = p; g = v; b = t; break;
 800156c:	69bb      	ldr	r3, [r7, #24]
 800156e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001570:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001572:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001574:	693b      	ldr	r3, [r7, #16]
 8001576:	627b      	str	r3, [r7, #36]	@ 0x24
 8001578:	e014      	b.n	80015a4 <_ZN6WS28127set_hsvEhiii+0x118>
	        case 3: r = p; g = q; b = v; break;
 800157a:	69bb      	ldr	r3, [r7, #24]
 800157c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800157e:	697b      	ldr	r3, [r7, #20]
 8001580:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001582:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001584:	627b      	str	r3, [r7, #36]	@ 0x24
 8001586:	e00d      	b.n	80015a4 <_ZN6WS28127set_hsvEhiii+0x118>
	        case 4: r = t; g = p; b = v; break;
 8001588:	693b      	ldr	r3, [r7, #16]
 800158a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800158c:	69bb      	ldr	r3, [r7, #24]
 800158e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001590:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001592:	627b      	str	r3, [r7, #36]	@ 0x24
 8001594:	e006      	b.n	80015a4 <_ZN6WS28127set_hsvEhiii+0x118>
	        default: r = v; g = p;b = q; break;
 8001596:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001598:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800159a:	69bb      	ldr	r3, [r7, #24]
 800159c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800159e:	697b      	ldr	r3, [r7, #20]
 80015a0:	627b      	str	r3, [r7, #36]	@ 0x24
 80015a2:	46c0      	nop			@ (mov r8, r8)
	    }
	}
	set_rgb(id, r, g, b);
 80015a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80015a6:	b2dc      	uxtb	r4, r3
 80015a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80015aa:	b2dd      	uxtb	r5, r3
 80015ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015ae:	b2db      	uxtb	r3, r3
 80015b0:	220b      	movs	r2, #11
 80015b2:	18ba      	adds	r2, r7, r2
 80015b4:	7811      	ldrb	r1, [r2, #0]
 80015b6:	68f8      	ldr	r0, [r7, #12]
 80015b8:	9300      	str	r3, [sp, #0]
 80015ba:	002b      	movs	r3, r5
 80015bc:	0022      	movs	r2, r4
 80015be:	f000 f80b 	bl	80015d8 <_ZN6WS28127set_rgbEhhhh>

}
 80015c2:	46c0      	nop			@ (mov r8, r8)
 80015c4:	46bd      	mov	sp, r7
 80015c6:	b00c      	add	sp, #48	@ 0x30
 80015c8:	bdb0      	pop	{r4, r5, r7, pc}
 80015ca:	46c0      	nop			@ (mov r8, r8)
 80015cc:	800000ff 	.word	0x800000ff
 80015d0:	ffffff00 	.word	0xffffff00
 80015d4:	08005194 	.word	0x08005194

080015d8 <_ZN6WS28127set_rgbEhhhh>:

void WS2812::set_rgb(uint8_t id, uint8_t r, uint8_t g,uint8_t b){
 80015d8:	b590      	push	{r4, r7, lr}
 80015da:	b083      	sub	sp, #12
 80015dc:	af00      	add	r7, sp, #0
 80015de:	6078      	str	r0, [r7, #4]
 80015e0:	000c      	movs	r4, r1
 80015e2:	0010      	movs	r0, r2
 80015e4:	0019      	movs	r1, r3
 80015e6:	1cfb      	adds	r3, r7, #3
 80015e8:	1c22      	adds	r2, r4, #0
 80015ea:	701a      	strb	r2, [r3, #0]
 80015ec:	1cbb      	adds	r3, r7, #2
 80015ee:	1c02      	adds	r2, r0, #0
 80015f0:	701a      	strb	r2, [r3, #0]
 80015f2:	1c7b      	adds	r3, r7, #1
 80015f4:	1c0a      	adds	r2, r1, #0
 80015f6:	701a      	strb	r2, [r3, #0]
    rgb_buf[id][0]=r;
 80015f8:	1cfb      	adds	r3, r7, #3
 80015fa:	781a      	ldrb	r2, [r3, #0]
 80015fc:	6879      	ldr	r1, [r7, #4]
 80015fe:	0013      	movs	r3, r2
 8001600:	005b      	lsls	r3, r3, #1
 8001602:	189b      	adds	r3, r3, r2
 8001604:	18cb      	adds	r3, r1, r3
 8001606:	330c      	adds	r3, #12
 8001608:	1cba      	adds	r2, r7, #2
 800160a:	7812      	ldrb	r2, [r2, #0]
 800160c:	701a      	strb	r2, [r3, #0]
    rgb_buf[id][1]=g;
 800160e:	1cfb      	adds	r3, r7, #3
 8001610:	781a      	ldrb	r2, [r3, #0]
 8001612:	6879      	ldr	r1, [r7, #4]
 8001614:	0013      	movs	r3, r2
 8001616:	005b      	lsls	r3, r3, #1
 8001618:	189b      	adds	r3, r3, r2
 800161a:	18cb      	adds	r3, r1, r3
 800161c:	330d      	adds	r3, #13
 800161e:	1c7a      	adds	r2, r7, #1
 8001620:	7812      	ldrb	r2, [r2, #0]
 8001622:	701a      	strb	r2, [r3, #0]
    rgb_buf[id][2]=b;
 8001624:	1cfb      	adds	r3, r7, #3
 8001626:	781a      	ldrb	r2, [r3, #0]
 8001628:	6879      	ldr	r1, [r7, #4]
 800162a:	0013      	movs	r3, r2
 800162c:	005b      	lsls	r3, r3, #1
 800162e:	189b      	adds	r3, r3, r2
 8001630:	18cb      	adds	r3, r1, r3
 8001632:	330e      	adds	r3, #14
 8001634:	001a      	movs	r2, r3
 8001636:	2318      	movs	r3, #24
 8001638:	18fb      	adds	r3, r7, r3
 800163a:	781b      	ldrb	r3, [r3, #0]
 800163c:	7013      	strb	r3, [r2, #0]
}
 800163e:	46c0      	nop			@ (mov r8, r8)
 8001640:	46bd      	mov	sp, r7
 8001642:	b003      	add	sp, #12
 8001644:	bd90      	pop	{r4, r7, pc}
	...

08001648 <_ZN6WS281217do_forwardRewriteEv>:

void WS2812::do_forwardRewrite(){
 8001648:	b580      	push	{r7, lr}
 800164a:	b084      	sub	sp, #16
 800164c:	af00      	add	r7, sp, #0
 800164e:	6078      	str	r0, [r7, #4]
    if(wr_buf_p < NUM_PIXELS) {
 8001650:	687a      	ldr	r2, [r7, #4]
 8001652:	23d0      	movs	r3, #208	@ 0xd0
 8001654:	009b      	lsls	r3, r3, #2
 8001656:	58d2      	ldr	r2, [r2, r3]
 8001658:	2380      	movs	r3, #128	@ 0x80
 800165a:	005b      	lsls	r3, r3, #1
 800165c:	429a      	cmp	r2, r3
 800165e:	d86e      	bhi.n	800173e <_ZN6WS281217do_forwardRewriteEv+0xf6>
        for(uint_fast8_t i = 0; i < 8; i++) {
 8001660:	2300      	movs	r3, #0
 8001662:	60fb      	str	r3, [r7, #12]
 8001664:	e05e      	b.n	8001724 <_ZN6WS281217do_forwardRewriteEv+0xdc>
            wr_buf[i     ] = ((rgb_buf[wr_buf_p][1]>>(7-i))&1) ? HIGH : LOW;
 8001666:	687a      	ldr	r2, [r7, #4]
 8001668:	23d0      	movs	r3, #208	@ 0xd0
 800166a:	009b      	lsls	r3, r3, #2
 800166c:	58d2      	ldr	r2, [r2, r3]
 800166e:	6879      	ldr	r1, [r7, #4]
 8001670:	0013      	movs	r3, r2
 8001672:	005b      	lsls	r3, r3, #1
 8001674:	189b      	adds	r3, r3, r2
 8001676:	18cb      	adds	r3, r1, r3
 8001678:	330d      	adds	r3, #13
 800167a:	781b      	ldrb	r3, [r3, #0]
 800167c:	0019      	movs	r1, r3
 800167e:	68fb      	ldr	r3, [r7, #12]
 8001680:	2207      	movs	r2, #7
 8001682:	1ad3      	subs	r3, r2, r3
 8001684:	4119      	asrs	r1, r3
 8001686:	000b      	movs	r3, r1
 8001688:	2201      	movs	r2, #1
 800168a:	4013      	ands	r3, r2
 800168c:	d001      	beq.n	8001692 <_ZN6WS281217do_forwardRewriteEv+0x4a>
 800168e:	200a      	movs	r0, #10
 8001690:	e000      	b.n	8001694 <_ZN6WS281217do_forwardRewriteEv+0x4c>
 8001692:	2005      	movs	r0, #5
 8001694:	687a      	ldr	r2, [r7, #4]
 8001696:	4940      	ldr	r1, [pc, #256]	@ (8001798 <_ZN6WS281217do_forwardRewriteEv+0x150>)
 8001698:	68fb      	ldr	r3, [r7, #12]
 800169a:	18d3      	adds	r3, r2, r3
 800169c:	185b      	adds	r3, r3, r1
 800169e:	1c02      	adds	r2, r0, #0
 80016a0:	701a      	strb	r2, [r3, #0]
            wr_buf[i +  8] = ((rgb_buf[wr_buf_p][0]>>(7-i))&1) ? HIGH : LOW;
 80016a2:	687a      	ldr	r2, [r7, #4]
 80016a4:	23d0      	movs	r3, #208	@ 0xd0
 80016a6:	009b      	lsls	r3, r3, #2
 80016a8:	58d2      	ldr	r2, [r2, r3]
 80016aa:	6879      	ldr	r1, [r7, #4]
 80016ac:	0013      	movs	r3, r2
 80016ae:	005b      	lsls	r3, r3, #1
 80016b0:	189b      	adds	r3, r3, r2
 80016b2:	18cb      	adds	r3, r1, r3
 80016b4:	330c      	adds	r3, #12
 80016b6:	781b      	ldrb	r3, [r3, #0]
 80016b8:	0019      	movs	r1, r3
 80016ba:	68fb      	ldr	r3, [r7, #12]
 80016bc:	2207      	movs	r2, #7
 80016be:	1ad3      	subs	r3, r2, r3
 80016c0:	4119      	asrs	r1, r3
 80016c2:	000b      	movs	r3, r1
 80016c4:	2201      	movs	r2, #1
 80016c6:	4013      	ands	r3, r2
 80016c8:	d001      	beq.n	80016ce <_ZN6WS281217do_forwardRewriteEv+0x86>
 80016ca:	200a      	movs	r0, #10
 80016cc:	e000      	b.n	80016d0 <_ZN6WS281217do_forwardRewriteEv+0x88>
 80016ce:	2005      	movs	r0, #5
 80016d0:	68fb      	ldr	r3, [r7, #12]
 80016d2:	3308      	adds	r3, #8
 80016d4:	687a      	ldr	r2, [r7, #4]
 80016d6:	4930      	ldr	r1, [pc, #192]	@ (8001798 <_ZN6WS281217do_forwardRewriteEv+0x150>)
 80016d8:	18d3      	adds	r3, r2, r3
 80016da:	185b      	adds	r3, r3, r1
 80016dc:	1c02      	adds	r2, r0, #0
 80016de:	701a      	strb	r2, [r3, #0]
            wr_buf[i + 16] = ((rgb_buf[wr_buf_p][2]>>(7-i))&1) ? HIGH : LOW;
 80016e0:	687a      	ldr	r2, [r7, #4]
 80016e2:	23d0      	movs	r3, #208	@ 0xd0
 80016e4:	009b      	lsls	r3, r3, #2
 80016e6:	58d2      	ldr	r2, [r2, r3]
 80016e8:	6879      	ldr	r1, [r7, #4]
 80016ea:	0013      	movs	r3, r2
 80016ec:	005b      	lsls	r3, r3, #1
 80016ee:	189b      	adds	r3, r3, r2
 80016f0:	18cb      	adds	r3, r1, r3
 80016f2:	330e      	adds	r3, #14
 80016f4:	781b      	ldrb	r3, [r3, #0]
 80016f6:	0019      	movs	r1, r3
 80016f8:	68fb      	ldr	r3, [r7, #12]
 80016fa:	2207      	movs	r2, #7
 80016fc:	1ad3      	subs	r3, r2, r3
 80016fe:	4119      	asrs	r1, r3
 8001700:	000b      	movs	r3, r1
 8001702:	2201      	movs	r2, #1
 8001704:	4013      	ands	r3, r2
 8001706:	d001      	beq.n	800170c <_ZN6WS281217do_forwardRewriteEv+0xc4>
 8001708:	200a      	movs	r0, #10
 800170a:	e000      	b.n	800170e <_ZN6WS281217do_forwardRewriteEv+0xc6>
 800170c:	2005      	movs	r0, #5
 800170e:	68fb      	ldr	r3, [r7, #12]
 8001710:	3310      	adds	r3, #16
 8001712:	687a      	ldr	r2, [r7, #4]
 8001714:	4920      	ldr	r1, [pc, #128]	@ (8001798 <_ZN6WS281217do_forwardRewriteEv+0x150>)
 8001716:	18d3      	adds	r3, r2, r3
 8001718:	185b      	adds	r3, r3, r1
 800171a:	1c02      	adds	r2, r0, #0
 800171c:	701a      	strb	r2, [r3, #0]
        for(uint_fast8_t i = 0; i < 8; i++) {
 800171e:	68fb      	ldr	r3, [r7, #12]
 8001720:	3301      	adds	r3, #1
 8001722:	60fb      	str	r3, [r7, #12]
 8001724:	68fb      	ldr	r3, [r7, #12]
 8001726:	2b07      	cmp	r3, #7
 8001728:	d99d      	bls.n	8001666 <_ZN6WS281217do_forwardRewriteEv+0x1e>
        }
        wr_buf_p++;
 800172a:	687a      	ldr	r2, [r7, #4]
 800172c:	23d0      	movs	r3, #208	@ 0xd0
 800172e:	009b      	lsls	r3, r3, #2
 8001730:	58d3      	ldr	r3, [r2, r3]
 8001732:	1c59      	adds	r1, r3, #1
 8001734:	687a      	ldr	r2, [r7, #4]
 8001736:	23d0      	movs	r3, #208	@ 0xd0
 8001738:	009b      	lsls	r3, r3, #2
 800173a:	50d1      	str	r1, [r2, r3]
    } else if (wr_buf_p < NUM_PIXELS + 2) {
        for(uint8_t i = 0; i < 24; i++){ wr_buf[i] = 0;}
        wr_buf_p++;
    }
}
 800173c:	e028      	b.n	8001790 <_ZN6WS281217do_forwardRewriteEv+0x148>
    } else if (wr_buf_p < NUM_PIXELS + 2) {
 800173e:	687a      	ldr	r2, [r7, #4]
 8001740:	23d0      	movs	r3, #208	@ 0xd0
 8001742:	009b      	lsls	r3, r3, #2
 8001744:	58d2      	ldr	r2, [r2, r3]
 8001746:	2381      	movs	r3, #129	@ 0x81
 8001748:	005b      	lsls	r3, r3, #1
 800174a:	429a      	cmp	r2, r3
 800174c:	d820      	bhi.n	8001790 <_ZN6WS281217do_forwardRewriteEv+0x148>
        for(uint8_t i = 0; i < 24; i++){ wr_buf[i] = 0;}
 800174e:	230b      	movs	r3, #11
 8001750:	18fb      	adds	r3, r7, r3
 8001752:	2200      	movs	r2, #0
 8001754:	701a      	strb	r2, [r3, #0]
 8001756:	e00d      	b.n	8001774 <_ZN6WS281217do_forwardRewriteEv+0x12c>
 8001758:	200b      	movs	r0, #11
 800175a:	183b      	adds	r3, r7, r0
 800175c:	781b      	ldrb	r3, [r3, #0]
 800175e:	687a      	ldr	r2, [r7, #4]
 8001760:	490d      	ldr	r1, [pc, #52]	@ (8001798 <_ZN6WS281217do_forwardRewriteEv+0x150>)
 8001762:	18d3      	adds	r3, r2, r3
 8001764:	185b      	adds	r3, r3, r1
 8001766:	2200      	movs	r2, #0
 8001768:	701a      	strb	r2, [r3, #0]
 800176a:	183b      	adds	r3, r7, r0
 800176c:	781a      	ldrb	r2, [r3, #0]
 800176e:	183b      	adds	r3, r7, r0
 8001770:	3201      	adds	r2, #1
 8001772:	701a      	strb	r2, [r3, #0]
 8001774:	230b      	movs	r3, #11
 8001776:	18fb      	adds	r3, r7, r3
 8001778:	781b      	ldrb	r3, [r3, #0]
 800177a:	2b17      	cmp	r3, #23
 800177c:	d9ec      	bls.n	8001758 <_ZN6WS281217do_forwardRewriteEv+0x110>
        wr_buf_p++;
 800177e:	687a      	ldr	r2, [r7, #4]
 8001780:	23d0      	movs	r3, #208	@ 0xd0
 8001782:	009b      	lsls	r3, r3, #2
 8001784:	58d3      	ldr	r3, [r2, r3]
 8001786:	1c59      	adds	r1, r3, #1
 8001788:	687a      	ldr	r2, [r7, #4]
 800178a:	23d0      	movs	r3, #208	@ 0xd0
 800178c:	009b      	lsls	r3, r3, #2
 800178e:	50d1      	str	r1, [r2, r3]
}
 8001790:	46c0      	nop			@ (mov r8, r8)
 8001792:	46bd      	mov	sp, r7
 8001794:	b004      	add	sp, #16
 8001796:	bd80      	pop	{r7, pc}
 8001798:	0000030f 	.word	0x0000030f

0800179c <_ZN6WS281214do_backRewriteEv>:

void WS2812::do_backRewrite(){
 800179c:	b580      	push	{r7, lr}
 800179e:	b084      	sub	sp, #16
 80017a0:	af00      	add	r7, sp, #0
 80017a2:	6078      	str	r0, [r7, #4]
    if(wr_buf_p < NUM_PIXELS) {
 80017a4:	687a      	ldr	r2, [r7, #4]
 80017a6:	23d0      	movs	r3, #208	@ 0xd0
 80017a8:	009b      	lsls	r3, r3, #2
 80017aa:	58d2      	ldr	r2, [r2, r3]
 80017ac:	2380      	movs	r3, #128	@ 0x80
 80017ae:	005b      	lsls	r3, r3, #1
 80017b0:	429a      	cmp	r2, r3
 80017b2:	d86f      	bhi.n	8001894 <_ZN6WS281214do_backRewriteEv+0xf8>
        for(uint_fast8_t i = 0; i < 8; ++i) {
 80017b4:	2300      	movs	r3, #0
 80017b6:	60fb      	str	r3, [r7, #12]
 80017b8:	e05f      	b.n	800187a <_ZN6WS281214do_backRewriteEv+0xde>
            wr_buf[i + 24] = ((rgb_buf[wr_buf_p][1]>>(7-i))&1) ? HIGH : LOW;
 80017ba:	687a      	ldr	r2, [r7, #4]
 80017bc:	23d0      	movs	r3, #208	@ 0xd0
 80017be:	009b      	lsls	r3, r3, #2
 80017c0:	58d2      	ldr	r2, [r2, r3]
 80017c2:	6879      	ldr	r1, [r7, #4]
 80017c4:	0013      	movs	r3, r2
 80017c6:	005b      	lsls	r3, r3, #1
 80017c8:	189b      	adds	r3, r3, r2
 80017ca:	18cb      	adds	r3, r1, r3
 80017cc:	330d      	adds	r3, #13
 80017ce:	781b      	ldrb	r3, [r3, #0]
 80017d0:	0019      	movs	r1, r3
 80017d2:	68fb      	ldr	r3, [r7, #12]
 80017d4:	2207      	movs	r2, #7
 80017d6:	1ad3      	subs	r3, r2, r3
 80017d8:	4119      	asrs	r1, r3
 80017da:	000b      	movs	r3, r1
 80017dc:	2201      	movs	r2, #1
 80017de:	4013      	ands	r3, r2
 80017e0:	d001      	beq.n	80017e6 <_ZN6WS281214do_backRewriteEv+0x4a>
 80017e2:	200a      	movs	r0, #10
 80017e4:	e000      	b.n	80017e8 <_ZN6WS281214do_backRewriteEv+0x4c>
 80017e6:	2005      	movs	r0, #5
 80017e8:	68fb      	ldr	r3, [r7, #12]
 80017ea:	3318      	adds	r3, #24
 80017ec:	687a      	ldr	r2, [r7, #4]
 80017ee:	4947      	ldr	r1, [pc, #284]	@ (800190c <_ZN6WS281214do_backRewriteEv+0x170>)
 80017f0:	18d3      	adds	r3, r2, r3
 80017f2:	185b      	adds	r3, r3, r1
 80017f4:	1c02      	adds	r2, r0, #0
 80017f6:	701a      	strb	r2, [r3, #0]
            wr_buf[i + 32] = ((rgb_buf[wr_buf_p][0]>>(7-i))&1) ? HIGH : LOW;
 80017f8:	687a      	ldr	r2, [r7, #4]
 80017fa:	23d0      	movs	r3, #208	@ 0xd0
 80017fc:	009b      	lsls	r3, r3, #2
 80017fe:	58d2      	ldr	r2, [r2, r3]
 8001800:	6879      	ldr	r1, [r7, #4]
 8001802:	0013      	movs	r3, r2
 8001804:	005b      	lsls	r3, r3, #1
 8001806:	189b      	adds	r3, r3, r2
 8001808:	18cb      	adds	r3, r1, r3
 800180a:	330c      	adds	r3, #12
 800180c:	781b      	ldrb	r3, [r3, #0]
 800180e:	0019      	movs	r1, r3
 8001810:	68fb      	ldr	r3, [r7, #12]
 8001812:	2207      	movs	r2, #7
 8001814:	1ad3      	subs	r3, r2, r3
 8001816:	4119      	asrs	r1, r3
 8001818:	000b      	movs	r3, r1
 800181a:	2201      	movs	r2, #1
 800181c:	4013      	ands	r3, r2
 800181e:	d001      	beq.n	8001824 <_ZN6WS281214do_backRewriteEv+0x88>
 8001820:	200a      	movs	r0, #10
 8001822:	e000      	b.n	8001826 <_ZN6WS281214do_backRewriteEv+0x8a>
 8001824:	2005      	movs	r0, #5
 8001826:	68fb      	ldr	r3, [r7, #12]
 8001828:	3320      	adds	r3, #32
 800182a:	687a      	ldr	r2, [r7, #4]
 800182c:	4937      	ldr	r1, [pc, #220]	@ (800190c <_ZN6WS281214do_backRewriteEv+0x170>)
 800182e:	18d3      	adds	r3, r2, r3
 8001830:	185b      	adds	r3, r3, r1
 8001832:	1c02      	adds	r2, r0, #0
 8001834:	701a      	strb	r2, [r3, #0]
            wr_buf[i + 40] = ((rgb_buf[wr_buf_p][2]>>(7-i))&1) ? HIGH : LOW;
 8001836:	687a      	ldr	r2, [r7, #4]
 8001838:	23d0      	movs	r3, #208	@ 0xd0
 800183a:	009b      	lsls	r3, r3, #2
 800183c:	58d2      	ldr	r2, [r2, r3]
 800183e:	6879      	ldr	r1, [r7, #4]
 8001840:	0013      	movs	r3, r2
 8001842:	005b      	lsls	r3, r3, #1
 8001844:	189b      	adds	r3, r3, r2
 8001846:	18cb      	adds	r3, r1, r3
 8001848:	330e      	adds	r3, #14
 800184a:	781b      	ldrb	r3, [r3, #0]
 800184c:	0019      	movs	r1, r3
 800184e:	68fb      	ldr	r3, [r7, #12]
 8001850:	2207      	movs	r2, #7
 8001852:	1ad3      	subs	r3, r2, r3
 8001854:	4119      	asrs	r1, r3
 8001856:	000b      	movs	r3, r1
 8001858:	2201      	movs	r2, #1
 800185a:	4013      	ands	r3, r2
 800185c:	d001      	beq.n	8001862 <_ZN6WS281214do_backRewriteEv+0xc6>
 800185e:	200a      	movs	r0, #10
 8001860:	e000      	b.n	8001864 <_ZN6WS281214do_backRewriteEv+0xc8>
 8001862:	2005      	movs	r0, #5
 8001864:	68fb      	ldr	r3, [r7, #12]
 8001866:	3328      	adds	r3, #40	@ 0x28
 8001868:	687a      	ldr	r2, [r7, #4]
 800186a:	4928      	ldr	r1, [pc, #160]	@ (800190c <_ZN6WS281214do_backRewriteEv+0x170>)
 800186c:	18d3      	adds	r3, r2, r3
 800186e:	185b      	adds	r3, r3, r1
 8001870:	1c02      	adds	r2, r0, #0
 8001872:	701a      	strb	r2, [r3, #0]
        for(uint_fast8_t i = 0; i < 8; ++i) {
 8001874:	68fb      	ldr	r3, [r7, #12]
 8001876:	3301      	adds	r3, #1
 8001878:	60fb      	str	r3, [r7, #12]
 800187a:	68fb      	ldr	r3, [r7, #12]
 800187c:	2b07      	cmp	r3, #7
 800187e:	d99c      	bls.n	80017ba <_ZN6WS281214do_backRewriteEv+0x1e>
        }
        wr_buf_p++;
 8001880:	687a      	ldr	r2, [r7, #4]
 8001882:	23d0      	movs	r3, #208	@ 0xd0
 8001884:	009b      	lsls	r3, r3, #2
 8001886:	58d3      	ldr	r3, [r2, r3]
 8001888:	1c59      	adds	r1, r3, #1
 800188a:	687a      	ldr	r2, [r7, #4]
 800188c:	23d0      	movs	r3, #208	@ 0xd0
 800188e:	009b      	lsls	r3, r3, #2
 8001890:	50d1      	str	r1, [r2, r3]
        wr_buf_p++;
    } else {
        wr_buf_p = 0;
        HAL_TIM_PWM_Stop_DMA(HTIM, TIM_CHANNEL_X);
    }
}
 8001892:	e036      	b.n	8001902 <_ZN6WS281214do_backRewriteEv+0x166>
    } else if (wr_buf_p < NUM_PIXELS + 2) {
 8001894:	687a      	ldr	r2, [r7, #4]
 8001896:	23d0      	movs	r3, #208	@ 0xd0
 8001898:	009b      	lsls	r3, r3, #2
 800189a:	58d2      	ldr	r2, [r2, r3]
 800189c:	2381      	movs	r3, #129	@ 0x81
 800189e:	005b      	lsls	r3, r3, #1
 80018a0:	429a      	cmp	r2, r3
 80018a2:	d821      	bhi.n	80018e8 <_ZN6WS281214do_backRewriteEv+0x14c>
        for(uint8_t i = 24; i < 48; i++){ wr_buf[i] = 0;};
 80018a4:	230b      	movs	r3, #11
 80018a6:	18fb      	adds	r3, r7, r3
 80018a8:	2218      	movs	r2, #24
 80018aa:	701a      	strb	r2, [r3, #0]
 80018ac:	e00d      	b.n	80018ca <_ZN6WS281214do_backRewriteEv+0x12e>
 80018ae:	200b      	movs	r0, #11
 80018b0:	183b      	adds	r3, r7, r0
 80018b2:	781b      	ldrb	r3, [r3, #0]
 80018b4:	687a      	ldr	r2, [r7, #4]
 80018b6:	4915      	ldr	r1, [pc, #84]	@ (800190c <_ZN6WS281214do_backRewriteEv+0x170>)
 80018b8:	18d3      	adds	r3, r2, r3
 80018ba:	185b      	adds	r3, r3, r1
 80018bc:	2200      	movs	r2, #0
 80018be:	701a      	strb	r2, [r3, #0]
 80018c0:	183b      	adds	r3, r7, r0
 80018c2:	781a      	ldrb	r2, [r3, #0]
 80018c4:	183b      	adds	r3, r7, r0
 80018c6:	3201      	adds	r2, #1
 80018c8:	701a      	strb	r2, [r3, #0]
 80018ca:	230b      	movs	r3, #11
 80018cc:	18fb      	adds	r3, r7, r3
 80018ce:	781b      	ldrb	r3, [r3, #0]
 80018d0:	2b2f      	cmp	r3, #47	@ 0x2f
 80018d2:	d9ec      	bls.n	80018ae <_ZN6WS281214do_backRewriteEv+0x112>
        wr_buf_p++;
 80018d4:	687a      	ldr	r2, [r7, #4]
 80018d6:	23d0      	movs	r3, #208	@ 0xd0
 80018d8:	009b      	lsls	r3, r3, #2
 80018da:	58d3      	ldr	r3, [r2, r3]
 80018dc:	1c59      	adds	r1, r3, #1
 80018de:	687a      	ldr	r2, [r7, #4]
 80018e0:	23d0      	movs	r3, #208	@ 0xd0
 80018e2:	009b      	lsls	r3, r3, #2
 80018e4:	50d1      	str	r1, [r2, r3]
}
 80018e6:	e00c      	b.n	8001902 <_ZN6WS281214do_backRewriteEv+0x166>
        wr_buf_p = 0;
 80018e8:	687a      	ldr	r2, [r7, #4]
 80018ea:	23d0      	movs	r3, #208	@ 0xd0
 80018ec:	009b      	lsls	r3, r3, #2
 80018ee:	2100      	movs	r1, #0
 80018f0:	50d1      	str	r1, [r2, r3]
        HAL_TIM_PWM_Stop_DMA(HTIM, TIM_CHANNEL_X);
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	685a      	ldr	r2, [r3, #4]
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	781b      	ldrb	r3, [r3, #0]
 80018fa:	0019      	movs	r1, r3
 80018fc:	0010      	movs	r0, r2
 80018fe:	f001 fdbd 	bl	800347c <HAL_TIM_PWM_Stop_DMA>
}
 8001902:	46c0      	nop			@ (mov r8, r8)
 8001904:	46bd      	mov	sp, r7
 8001906:	b004      	add	sp, #16
 8001908:	bd80      	pop	{r7, pc}
 800190a:	46c0      	nop			@ (mov r8, r8)
 800190c:	0000030f 	.word	0x0000030f

08001910 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001910:	480d      	ldr	r0, [pc, #52]	@ (8001948 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001912:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8001914:	f7ff fcd6 	bl	80012c4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001918:	480c      	ldr	r0, [pc, #48]	@ (800194c <LoopForever+0x6>)
  ldr r1, =_edata
 800191a:	490d      	ldr	r1, [pc, #52]	@ (8001950 <LoopForever+0xa>)
  ldr r2, =_sidata
 800191c:	4a0d      	ldr	r2, [pc, #52]	@ (8001954 <LoopForever+0xe>)
  movs r3, #0
 800191e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001920:	e002      	b.n	8001928 <LoopCopyDataInit>

08001922 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001922:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001924:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001926:	3304      	adds	r3, #4

08001928 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001928:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800192a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800192c:	d3f9      	bcc.n	8001922 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800192e:	4a0a      	ldr	r2, [pc, #40]	@ (8001958 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001930:	4c0a      	ldr	r4, [pc, #40]	@ (800195c <LoopForever+0x16>)
  movs r3, #0
 8001932:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001934:	e001      	b.n	800193a <LoopFillZerobss>

08001936 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001936:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001938:	3204      	adds	r2, #4

0800193a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800193a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800193c:	d3fb      	bcc.n	8001936 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800193e:	f003 fbc9 	bl	80050d4 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8001942:	f7fe fe63 	bl	800060c <main>

08001946 <LoopForever>:

LoopForever:
  b LoopForever
 8001946:	e7fe      	b.n	8001946 <LoopForever>
  ldr   r0, =_estack
 8001948:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 800194c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001950:	20000014 	.word	0x20000014
  ldr r2, =_sidata
 8001954:	08005220 	.word	0x08005220
  ldr r2, =_sbss
 8001958:	20000014 	.word	0x20000014
  ldr r4, =_ebss
 800195c:	20000584 	.word	0x20000584

08001960 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001960:	e7fe      	b.n	8001960 <ADC1_IRQHandler>
	...

08001964 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001964:	b580      	push	{r7, lr}
 8001966:	b082      	sub	sp, #8
 8001968:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800196a:	1dfb      	adds	r3, r7, #7
 800196c:	2200      	movs	r2, #0
 800196e:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001970:	4b0b      	ldr	r3, [pc, #44]	@ (80019a0 <HAL_Init+0x3c>)
 8001972:	681a      	ldr	r2, [r3, #0]
 8001974:	4b0a      	ldr	r3, [pc, #40]	@ (80019a0 <HAL_Init+0x3c>)
 8001976:	2180      	movs	r1, #128	@ 0x80
 8001978:	0049      	lsls	r1, r1, #1
 800197a:	430a      	orrs	r2, r1
 800197c:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800197e:	2003      	movs	r0, #3
 8001980:	f000 f810 	bl	80019a4 <HAL_InitTick>
 8001984:	1e03      	subs	r3, r0, #0
 8001986:	d003      	beq.n	8001990 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8001988:	1dfb      	adds	r3, r7, #7
 800198a:	2201      	movs	r2, #1
 800198c:	701a      	strb	r2, [r3, #0]
 800198e:	e001      	b.n	8001994 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8001990:	f7ff fb3e 	bl	8001010 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001994:	1dfb      	adds	r3, r7, #7
 8001996:	781b      	ldrb	r3, [r3, #0]
}
 8001998:	0018      	movs	r0, r3
 800199a:	46bd      	mov	sp, r7
 800199c:	b002      	add	sp, #8
 800199e:	bd80      	pop	{r7, pc}
 80019a0:	40022000 	.word	0x40022000

080019a4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80019a4:	b590      	push	{r4, r7, lr}
 80019a6:	b085      	sub	sp, #20
 80019a8:	af00      	add	r7, sp, #0
 80019aa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80019ac:	230f      	movs	r3, #15
 80019ae:	18fb      	adds	r3, r7, r3
 80019b0:	2200      	movs	r2, #0
 80019b2:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 80019b4:	4b1d      	ldr	r3, [pc, #116]	@ (8001a2c <HAL_InitTick+0x88>)
 80019b6:	781b      	ldrb	r3, [r3, #0]
 80019b8:	2b00      	cmp	r3, #0
 80019ba:	d02b      	beq.n	8001a14 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 80019bc:	4b1c      	ldr	r3, [pc, #112]	@ (8001a30 <HAL_InitTick+0x8c>)
 80019be:	681c      	ldr	r4, [r3, #0]
 80019c0:	4b1a      	ldr	r3, [pc, #104]	@ (8001a2c <HAL_InitTick+0x88>)
 80019c2:	781b      	ldrb	r3, [r3, #0]
 80019c4:	0019      	movs	r1, r3
 80019c6:	23fa      	movs	r3, #250	@ 0xfa
 80019c8:	0098      	lsls	r0, r3, #2
 80019ca:	f7fe fb99 	bl	8000100 <__udivsi3>
 80019ce:	0003      	movs	r3, r0
 80019d0:	0019      	movs	r1, r3
 80019d2:	0020      	movs	r0, r4
 80019d4:	f7fe fb94 	bl	8000100 <__udivsi3>
 80019d8:	0003      	movs	r3, r0
 80019da:	0018      	movs	r0, r3
 80019dc:	f000 f93d 	bl	8001c5a <HAL_SYSTICK_Config>
 80019e0:	1e03      	subs	r3, r0, #0
 80019e2:	d112      	bne.n	8001a0a <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	2b03      	cmp	r3, #3
 80019e8:	d80a      	bhi.n	8001a00 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80019ea:	6879      	ldr	r1, [r7, #4]
 80019ec:	2301      	movs	r3, #1
 80019ee:	425b      	negs	r3, r3
 80019f0:	2200      	movs	r2, #0
 80019f2:	0018      	movs	r0, r3
 80019f4:	f000 f90c 	bl	8001c10 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80019f8:	4b0e      	ldr	r3, [pc, #56]	@ (8001a34 <HAL_InitTick+0x90>)
 80019fa:	687a      	ldr	r2, [r7, #4]
 80019fc:	601a      	str	r2, [r3, #0]
 80019fe:	e00d      	b.n	8001a1c <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8001a00:	230f      	movs	r3, #15
 8001a02:	18fb      	adds	r3, r7, r3
 8001a04:	2201      	movs	r2, #1
 8001a06:	701a      	strb	r2, [r3, #0]
 8001a08:	e008      	b.n	8001a1c <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001a0a:	230f      	movs	r3, #15
 8001a0c:	18fb      	adds	r3, r7, r3
 8001a0e:	2201      	movs	r2, #1
 8001a10:	701a      	strb	r2, [r3, #0]
 8001a12:	e003      	b.n	8001a1c <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001a14:	230f      	movs	r3, #15
 8001a16:	18fb      	adds	r3, r7, r3
 8001a18:	2201      	movs	r2, #1
 8001a1a:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8001a1c:	230f      	movs	r3, #15
 8001a1e:	18fb      	adds	r3, r7, r3
 8001a20:	781b      	ldrb	r3, [r3, #0]
}
 8001a22:	0018      	movs	r0, r3
 8001a24:	46bd      	mov	sp, r7
 8001a26:	b005      	add	sp, #20
 8001a28:	bd90      	pop	{r4, r7, pc}
 8001a2a:	46c0      	nop			@ (mov r8, r8)
 8001a2c:	20000010 	.word	0x20000010
 8001a30:	20000008 	.word	0x20000008
 8001a34:	2000000c 	.word	0x2000000c

08001a38 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001a3c:	4b05      	ldr	r3, [pc, #20]	@ (8001a54 <HAL_IncTick+0x1c>)
 8001a3e:	781b      	ldrb	r3, [r3, #0]
 8001a40:	001a      	movs	r2, r3
 8001a42:	4b05      	ldr	r3, [pc, #20]	@ (8001a58 <HAL_IncTick+0x20>)
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	18d2      	adds	r2, r2, r3
 8001a48:	4b03      	ldr	r3, [pc, #12]	@ (8001a58 <HAL_IncTick+0x20>)
 8001a4a:	601a      	str	r2, [r3, #0]
}
 8001a4c:	46c0      	nop			@ (mov r8, r8)
 8001a4e:	46bd      	mov	sp, r7
 8001a50:	bd80      	pop	{r7, pc}
 8001a52:	46c0      	nop			@ (mov r8, r8)
 8001a54:	20000010 	.word	0x20000010
 8001a58:	20000580 	.word	0x20000580

08001a5c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001a5c:	b580      	push	{r7, lr}
 8001a5e:	af00      	add	r7, sp, #0
  return uwTick;
 8001a60:	4b02      	ldr	r3, [pc, #8]	@ (8001a6c <HAL_GetTick+0x10>)
 8001a62:	681b      	ldr	r3, [r3, #0]
}
 8001a64:	0018      	movs	r0, r3
 8001a66:	46bd      	mov	sp, r7
 8001a68:	bd80      	pop	{r7, pc}
 8001a6a:	46c0      	nop			@ (mov r8, r8)
 8001a6c:	20000580 	.word	0x20000580

08001a70 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001a70:	b580      	push	{r7, lr}
 8001a72:	b084      	sub	sp, #16
 8001a74:	af00      	add	r7, sp, #0
 8001a76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001a78:	f7ff fff0 	bl	8001a5c <HAL_GetTick>
 8001a7c:	0003      	movs	r3, r0
 8001a7e:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001a84:	68fb      	ldr	r3, [r7, #12]
 8001a86:	3301      	adds	r3, #1
 8001a88:	d005      	beq.n	8001a96 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001a8a:	4b0a      	ldr	r3, [pc, #40]	@ (8001ab4 <HAL_Delay+0x44>)
 8001a8c:	781b      	ldrb	r3, [r3, #0]
 8001a8e:	001a      	movs	r2, r3
 8001a90:	68fb      	ldr	r3, [r7, #12]
 8001a92:	189b      	adds	r3, r3, r2
 8001a94:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001a96:	46c0      	nop			@ (mov r8, r8)
 8001a98:	f7ff ffe0 	bl	8001a5c <HAL_GetTick>
 8001a9c:	0002      	movs	r2, r0
 8001a9e:	68bb      	ldr	r3, [r7, #8]
 8001aa0:	1ad3      	subs	r3, r2, r3
 8001aa2:	68fa      	ldr	r2, [r7, #12]
 8001aa4:	429a      	cmp	r2, r3
 8001aa6:	d8f7      	bhi.n	8001a98 <HAL_Delay+0x28>
  {
  }
}
 8001aa8:	46c0      	nop			@ (mov r8, r8)
 8001aaa:	46c0      	nop			@ (mov r8, r8)
 8001aac:	46bd      	mov	sp, r7
 8001aae:	b004      	add	sp, #16
 8001ab0:	bd80      	pop	{r7, pc}
 8001ab2:	46c0      	nop			@ (mov r8, r8)
 8001ab4:	20000010 	.word	0x20000010

08001ab8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ab8:	b580      	push	{r7, lr}
 8001aba:	b082      	sub	sp, #8
 8001abc:	af00      	add	r7, sp, #0
 8001abe:	0002      	movs	r2, r0
 8001ac0:	1dfb      	adds	r3, r7, #7
 8001ac2:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001ac4:	1dfb      	adds	r3, r7, #7
 8001ac6:	781b      	ldrb	r3, [r3, #0]
 8001ac8:	2b7f      	cmp	r3, #127	@ 0x7f
 8001aca:	d809      	bhi.n	8001ae0 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001acc:	1dfb      	adds	r3, r7, #7
 8001ace:	781b      	ldrb	r3, [r3, #0]
 8001ad0:	001a      	movs	r2, r3
 8001ad2:	231f      	movs	r3, #31
 8001ad4:	401a      	ands	r2, r3
 8001ad6:	4b04      	ldr	r3, [pc, #16]	@ (8001ae8 <__NVIC_EnableIRQ+0x30>)
 8001ad8:	2101      	movs	r1, #1
 8001ada:	4091      	lsls	r1, r2
 8001adc:	000a      	movs	r2, r1
 8001ade:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8001ae0:	46c0      	nop			@ (mov r8, r8)
 8001ae2:	46bd      	mov	sp, r7
 8001ae4:	b002      	add	sp, #8
 8001ae6:	bd80      	pop	{r7, pc}
 8001ae8:	e000e100 	.word	0xe000e100

08001aec <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001aec:	b590      	push	{r4, r7, lr}
 8001aee:	b083      	sub	sp, #12
 8001af0:	af00      	add	r7, sp, #0
 8001af2:	0002      	movs	r2, r0
 8001af4:	6039      	str	r1, [r7, #0]
 8001af6:	1dfb      	adds	r3, r7, #7
 8001af8:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001afa:	1dfb      	adds	r3, r7, #7
 8001afc:	781b      	ldrb	r3, [r3, #0]
 8001afe:	2b7f      	cmp	r3, #127	@ 0x7f
 8001b00:	d828      	bhi.n	8001b54 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001b02:	4a2f      	ldr	r2, [pc, #188]	@ (8001bc0 <__NVIC_SetPriority+0xd4>)
 8001b04:	1dfb      	adds	r3, r7, #7
 8001b06:	781b      	ldrb	r3, [r3, #0]
 8001b08:	b25b      	sxtb	r3, r3
 8001b0a:	089b      	lsrs	r3, r3, #2
 8001b0c:	33c0      	adds	r3, #192	@ 0xc0
 8001b0e:	009b      	lsls	r3, r3, #2
 8001b10:	589b      	ldr	r3, [r3, r2]
 8001b12:	1dfa      	adds	r2, r7, #7
 8001b14:	7812      	ldrb	r2, [r2, #0]
 8001b16:	0011      	movs	r1, r2
 8001b18:	2203      	movs	r2, #3
 8001b1a:	400a      	ands	r2, r1
 8001b1c:	00d2      	lsls	r2, r2, #3
 8001b1e:	21ff      	movs	r1, #255	@ 0xff
 8001b20:	4091      	lsls	r1, r2
 8001b22:	000a      	movs	r2, r1
 8001b24:	43d2      	mvns	r2, r2
 8001b26:	401a      	ands	r2, r3
 8001b28:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001b2a:	683b      	ldr	r3, [r7, #0]
 8001b2c:	019b      	lsls	r3, r3, #6
 8001b2e:	22ff      	movs	r2, #255	@ 0xff
 8001b30:	401a      	ands	r2, r3
 8001b32:	1dfb      	adds	r3, r7, #7
 8001b34:	781b      	ldrb	r3, [r3, #0]
 8001b36:	0018      	movs	r0, r3
 8001b38:	2303      	movs	r3, #3
 8001b3a:	4003      	ands	r3, r0
 8001b3c:	00db      	lsls	r3, r3, #3
 8001b3e:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001b40:	481f      	ldr	r0, [pc, #124]	@ (8001bc0 <__NVIC_SetPriority+0xd4>)
 8001b42:	1dfb      	adds	r3, r7, #7
 8001b44:	781b      	ldrb	r3, [r3, #0]
 8001b46:	b25b      	sxtb	r3, r3
 8001b48:	089b      	lsrs	r3, r3, #2
 8001b4a:	430a      	orrs	r2, r1
 8001b4c:	33c0      	adds	r3, #192	@ 0xc0
 8001b4e:	009b      	lsls	r3, r3, #2
 8001b50:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8001b52:	e031      	b.n	8001bb8 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001b54:	4a1b      	ldr	r2, [pc, #108]	@ (8001bc4 <__NVIC_SetPriority+0xd8>)
 8001b56:	1dfb      	adds	r3, r7, #7
 8001b58:	781b      	ldrb	r3, [r3, #0]
 8001b5a:	0019      	movs	r1, r3
 8001b5c:	230f      	movs	r3, #15
 8001b5e:	400b      	ands	r3, r1
 8001b60:	3b08      	subs	r3, #8
 8001b62:	089b      	lsrs	r3, r3, #2
 8001b64:	3306      	adds	r3, #6
 8001b66:	009b      	lsls	r3, r3, #2
 8001b68:	18d3      	adds	r3, r2, r3
 8001b6a:	3304      	adds	r3, #4
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	1dfa      	adds	r2, r7, #7
 8001b70:	7812      	ldrb	r2, [r2, #0]
 8001b72:	0011      	movs	r1, r2
 8001b74:	2203      	movs	r2, #3
 8001b76:	400a      	ands	r2, r1
 8001b78:	00d2      	lsls	r2, r2, #3
 8001b7a:	21ff      	movs	r1, #255	@ 0xff
 8001b7c:	4091      	lsls	r1, r2
 8001b7e:	000a      	movs	r2, r1
 8001b80:	43d2      	mvns	r2, r2
 8001b82:	401a      	ands	r2, r3
 8001b84:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001b86:	683b      	ldr	r3, [r7, #0]
 8001b88:	019b      	lsls	r3, r3, #6
 8001b8a:	22ff      	movs	r2, #255	@ 0xff
 8001b8c:	401a      	ands	r2, r3
 8001b8e:	1dfb      	adds	r3, r7, #7
 8001b90:	781b      	ldrb	r3, [r3, #0]
 8001b92:	0018      	movs	r0, r3
 8001b94:	2303      	movs	r3, #3
 8001b96:	4003      	ands	r3, r0
 8001b98:	00db      	lsls	r3, r3, #3
 8001b9a:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001b9c:	4809      	ldr	r0, [pc, #36]	@ (8001bc4 <__NVIC_SetPriority+0xd8>)
 8001b9e:	1dfb      	adds	r3, r7, #7
 8001ba0:	781b      	ldrb	r3, [r3, #0]
 8001ba2:	001c      	movs	r4, r3
 8001ba4:	230f      	movs	r3, #15
 8001ba6:	4023      	ands	r3, r4
 8001ba8:	3b08      	subs	r3, #8
 8001baa:	089b      	lsrs	r3, r3, #2
 8001bac:	430a      	orrs	r2, r1
 8001bae:	3306      	adds	r3, #6
 8001bb0:	009b      	lsls	r3, r3, #2
 8001bb2:	18c3      	adds	r3, r0, r3
 8001bb4:	3304      	adds	r3, #4
 8001bb6:	601a      	str	r2, [r3, #0]
}
 8001bb8:	46c0      	nop			@ (mov r8, r8)
 8001bba:	46bd      	mov	sp, r7
 8001bbc:	b003      	add	sp, #12
 8001bbe:	bd90      	pop	{r4, r7, pc}
 8001bc0:	e000e100 	.word	0xe000e100
 8001bc4:	e000ed00 	.word	0xe000ed00

08001bc8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001bc8:	b580      	push	{r7, lr}
 8001bca:	b082      	sub	sp, #8
 8001bcc:	af00      	add	r7, sp, #0
 8001bce:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	1e5a      	subs	r2, r3, #1
 8001bd4:	2380      	movs	r3, #128	@ 0x80
 8001bd6:	045b      	lsls	r3, r3, #17
 8001bd8:	429a      	cmp	r2, r3
 8001bda:	d301      	bcc.n	8001be0 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001bdc:	2301      	movs	r3, #1
 8001bde:	e010      	b.n	8001c02 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001be0:	4b0a      	ldr	r3, [pc, #40]	@ (8001c0c <SysTick_Config+0x44>)
 8001be2:	687a      	ldr	r2, [r7, #4]
 8001be4:	3a01      	subs	r2, #1
 8001be6:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001be8:	2301      	movs	r3, #1
 8001bea:	425b      	negs	r3, r3
 8001bec:	2103      	movs	r1, #3
 8001bee:	0018      	movs	r0, r3
 8001bf0:	f7ff ff7c 	bl	8001aec <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001bf4:	4b05      	ldr	r3, [pc, #20]	@ (8001c0c <SysTick_Config+0x44>)
 8001bf6:	2200      	movs	r2, #0
 8001bf8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001bfa:	4b04      	ldr	r3, [pc, #16]	@ (8001c0c <SysTick_Config+0x44>)
 8001bfc:	2207      	movs	r2, #7
 8001bfe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001c00:	2300      	movs	r3, #0
}
 8001c02:	0018      	movs	r0, r3
 8001c04:	46bd      	mov	sp, r7
 8001c06:	b002      	add	sp, #8
 8001c08:	bd80      	pop	{r7, pc}
 8001c0a:	46c0      	nop			@ (mov r8, r8)
 8001c0c:	e000e010 	.word	0xe000e010

08001c10 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001c10:	b580      	push	{r7, lr}
 8001c12:	b084      	sub	sp, #16
 8001c14:	af00      	add	r7, sp, #0
 8001c16:	60b9      	str	r1, [r7, #8]
 8001c18:	607a      	str	r2, [r7, #4]
 8001c1a:	210f      	movs	r1, #15
 8001c1c:	187b      	adds	r3, r7, r1
 8001c1e:	1c02      	adds	r2, r0, #0
 8001c20:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8001c22:	68ba      	ldr	r2, [r7, #8]
 8001c24:	187b      	adds	r3, r7, r1
 8001c26:	781b      	ldrb	r3, [r3, #0]
 8001c28:	b25b      	sxtb	r3, r3
 8001c2a:	0011      	movs	r1, r2
 8001c2c:	0018      	movs	r0, r3
 8001c2e:	f7ff ff5d 	bl	8001aec <__NVIC_SetPriority>
}
 8001c32:	46c0      	nop			@ (mov r8, r8)
 8001c34:	46bd      	mov	sp, r7
 8001c36:	b004      	add	sp, #16
 8001c38:	bd80      	pop	{r7, pc}

08001c3a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001c3a:	b580      	push	{r7, lr}
 8001c3c:	b082      	sub	sp, #8
 8001c3e:	af00      	add	r7, sp, #0
 8001c40:	0002      	movs	r2, r0
 8001c42:	1dfb      	adds	r3, r7, #7
 8001c44:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001c46:	1dfb      	adds	r3, r7, #7
 8001c48:	781b      	ldrb	r3, [r3, #0]
 8001c4a:	b25b      	sxtb	r3, r3
 8001c4c:	0018      	movs	r0, r3
 8001c4e:	f7ff ff33 	bl	8001ab8 <__NVIC_EnableIRQ>
}
 8001c52:	46c0      	nop			@ (mov r8, r8)
 8001c54:	46bd      	mov	sp, r7
 8001c56:	b002      	add	sp, #8
 8001c58:	bd80      	pop	{r7, pc}

08001c5a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001c5a:	b580      	push	{r7, lr}
 8001c5c:	b082      	sub	sp, #8
 8001c5e:	af00      	add	r7, sp, #0
 8001c60:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	0018      	movs	r0, r3
 8001c66:	f7ff ffaf 	bl	8001bc8 <SysTick_Config>
 8001c6a:	0003      	movs	r3, r0
}
 8001c6c:	0018      	movs	r0, r3
 8001c6e:	46bd      	mov	sp, r7
 8001c70:	b002      	add	sp, #8
 8001c72:	bd80      	pop	{r7, pc}

08001c74 <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001c74:	b580      	push	{r7, lr}
 8001c76:	b082      	sub	sp, #8
 8001c78:	af00      	add	r7, sp, #0
 8001c7a:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	d101      	bne.n	8001c86 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8001c82:	2301      	movs	r3, #1
 8001c84:	e077      	b.n	8001d76 <HAL_DMA_Init+0x102>
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	4a3d      	ldr	r2, [pc, #244]	@ (8001d80 <HAL_DMA_Init+0x10c>)
 8001c8c:	4694      	mov	ip, r2
 8001c8e:	4463      	add	r3, ip
 8001c90:	2114      	movs	r1, #20
 8001c92:	0018      	movs	r0, r3
 8001c94:	f7fe fa34 	bl	8000100 <__udivsi3>
 8001c98:	0003      	movs	r3, r0
 8001c9a:	009a      	lsls	r2, r3, #2
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	641a      	str	r2, [r3, #64]	@ 0x40
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	2225      	movs	r2, #37	@ 0x25
 8001ca4:	2102      	movs	r1, #2
 8001ca6:	5499      	strb	r1, [r3, r2]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	681a      	ldr	r2, [r3, #0]
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	4934      	ldr	r1, [pc, #208]	@ (8001d84 <HAL_DMA_Init+0x110>)
 8001cb4:	400a      	ands	r2, r1
 8001cb6:	601a      	str	r2, [r3, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	6819      	ldr	r1, [r3, #0]
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	689a      	ldr	r2, [r3, #8]
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	68db      	ldr	r3, [r3, #12]
 8001cc6:	431a      	orrs	r2, r3
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	691b      	ldr	r3, [r3, #16]
 8001ccc:	431a      	orrs	r2, r3
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	695b      	ldr	r3, [r3, #20]
 8001cd2:	431a      	orrs	r2, r3
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	699b      	ldr	r3, [r3, #24]
 8001cd8:	431a      	orrs	r2, r3
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	69db      	ldr	r3, [r3, #28]
 8001cde:	431a      	orrs	r2, r3
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	6a1b      	ldr	r3, [r3, #32]
 8001ce4:	431a      	orrs	r2, r3
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	430a      	orrs	r2, r1
 8001cec:	601a      	str	r2, [r3, #0]
                                hdma->Init.Mode                | hdma->Init.Priority));

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	0018      	movs	r0, r3
 8001cf2:	f000 fa2b 	bl	800214c <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	689a      	ldr	r2, [r3, #8]
 8001cfa:	2380      	movs	r3, #128	@ 0x80
 8001cfc:	01db      	lsls	r3, r3, #7
 8001cfe:	429a      	cmp	r2, r3
 8001d00:	d102      	bne.n	8001d08 <HAL_DMA_Init+0x94>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	2200      	movs	r2, #0
 8001d06:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	685a      	ldr	r2, [r3, #4]
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d10:	213f      	movs	r1, #63	@ 0x3f
 8001d12:	400a      	ands	r2, r1
 8001d14:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001d1a:	687a      	ldr	r2, [r7, #4]
 8001d1c:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8001d1e:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	685b      	ldr	r3, [r3, #4]
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	d011      	beq.n	8001d4c <HAL_DMA_Init+0xd8>
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	685b      	ldr	r3, [r3, #4]
 8001d2c:	2b04      	cmp	r3, #4
 8001d2e:	d80d      	bhi.n	8001d4c <HAL_DMA_Init+0xd8>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	0018      	movs	r0, r3
 8001d34:	f000 fa36 	bl	80021a4 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001d3c:	2200      	movs	r2, #0
 8001d3e:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001d44:	687a      	ldr	r2, [r7, #4]
 8001d46:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8001d48:	605a      	str	r2, [r3, #4]
 8001d4a:	e008      	b.n	8001d5e <HAL_DMA_Init+0xea>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	2200      	movs	r2, #0
 8001d50:	651a      	str	r2, [r3, #80]	@ 0x50
    hdma->DMAmuxRequestGenStatus = 0U;
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	2200      	movs	r2, #0
 8001d56:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	2200      	movs	r2, #0
 8001d5c:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	2200      	movs	r2, #0
 8001d62:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	2225      	movs	r2, #37	@ 0x25
 8001d68:	2101      	movs	r1, #1
 8001d6a:	5499      	strb	r1, [r3, r2]

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	2224      	movs	r2, #36	@ 0x24
 8001d70:	2100      	movs	r1, #0
 8001d72:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001d74:	2300      	movs	r3, #0
}
 8001d76:	0018      	movs	r0, r3
 8001d78:	46bd      	mov	sp, r7
 8001d7a:	b002      	add	sp, #8
 8001d7c:	bd80      	pop	{r7, pc}
 8001d7e:	46c0      	nop			@ (mov r8, r8)
 8001d80:	bffdfff8 	.word	0xbffdfff8
 8001d84:	ffff800f 	.word	0xffff800f

08001d88 <HAL_DMA_Start_IT>:
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8001d88:	b580      	push	{r7, lr}
 8001d8a:	b086      	sub	sp, #24
 8001d8c:	af00      	add	r7, sp, #0
 8001d8e:	60f8      	str	r0, [r7, #12]
 8001d90:	60b9      	str	r1, [r7, #8]
 8001d92:	607a      	str	r2, [r7, #4]
 8001d94:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001d96:	2317      	movs	r3, #23
 8001d98:	18fb      	adds	r3, r7, r3
 8001d9a:	2200      	movs	r2, #0
 8001d9c:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8001d9e:	68fb      	ldr	r3, [r7, #12]
 8001da0:	2224      	movs	r2, #36	@ 0x24
 8001da2:	5c9b      	ldrb	r3, [r3, r2]
 8001da4:	2b01      	cmp	r3, #1
 8001da6:	d101      	bne.n	8001dac <HAL_DMA_Start_IT+0x24>
 8001da8:	2302      	movs	r3, #2
 8001daa:	e06f      	b.n	8001e8c <HAL_DMA_Start_IT+0x104>
 8001dac:	68fb      	ldr	r3, [r7, #12]
 8001dae:	2224      	movs	r2, #36	@ 0x24
 8001db0:	2101      	movs	r1, #1
 8001db2:	5499      	strb	r1, [r3, r2]

  if (hdma->State == HAL_DMA_STATE_READY)
 8001db4:	68fb      	ldr	r3, [r7, #12]
 8001db6:	2225      	movs	r2, #37	@ 0x25
 8001db8:	5c9b      	ldrb	r3, [r3, r2]
 8001dba:	b2db      	uxtb	r3, r3
 8001dbc:	2b01      	cmp	r3, #1
 8001dbe:	d157      	bne.n	8001e70 <HAL_DMA_Start_IT+0xe8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001dc0:	68fb      	ldr	r3, [r7, #12]
 8001dc2:	2225      	movs	r2, #37	@ 0x25
 8001dc4:	2102      	movs	r1, #2
 8001dc6:	5499      	strb	r1, [r3, r2]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001dc8:	68fb      	ldr	r3, [r7, #12]
 8001dca:	2200      	movs	r2, #0
 8001dcc:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001dce:	68fb      	ldr	r3, [r7, #12]
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	681a      	ldr	r2, [r3, #0]
 8001dd4:	68fb      	ldr	r3, [r7, #12]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	2101      	movs	r1, #1
 8001dda:	438a      	bics	r2, r1
 8001ddc:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001dde:	683b      	ldr	r3, [r7, #0]
 8001de0:	687a      	ldr	r2, [r7, #4]
 8001de2:	68b9      	ldr	r1, [r7, #8]
 8001de4:	68f8      	ldr	r0, [r7, #12]
 8001de6:	f000 f971 	bl	80020cc <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8001dea:	68fb      	ldr	r3, [r7, #12]
 8001dec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	d008      	beq.n	8001e04 <HAL_DMA_Start_IT+0x7c>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001df2:	68fb      	ldr	r3, [r7, #12]
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	681a      	ldr	r2, [r3, #0]
 8001df8:	68fb      	ldr	r3, [r7, #12]
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	210e      	movs	r1, #14
 8001dfe:	430a      	orrs	r2, r1
 8001e00:	601a      	str	r2, [r3, #0]
 8001e02:	e00f      	b.n	8001e24 <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001e04:	68fb      	ldr	r3, [r7, #12]
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	681a      	ldr	r2, [r3, #0]
 8001e0a:	68fb      	ldr	r3, [r7, #12]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	2104      	movs	r1, #4
 8001e10:	438a      	bics	r2, r1
 8001e12:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001e14:	68fb      	ldr	r3, [r7, #12]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	681a      	ldr	r2, [r3, #0]
 8001e1a:	68fb      	ldr	r3, [r7, #12]
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	210a      	movs	r1, #10
 8001e20:	430a      	orrs	r2, r1
 8001e22:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8001e24:	68fb      	ldr	r3, [r7, #12]
 8001e26:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e28:	681a      	ldr	r2, [r3, #0]
 8001e2a:	2380      	movs	r3, #128	@ 0x80
 8001e2c:	025b      	lsls	r3, r3, #9
 8001e2e:	4013      	ands	r3, r2
 8001e30:	d008      	beq.n	8001e44 <HAL_DMA_Start_IT+0xbc>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8001e32:	68fb      	ldr	r3, [r7, #12]
 8001e34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e36:	681a      	ldr	r2, [r3, #0]
 8001e38:	68fb      	ldr	r3, [r7, #12]
 8001e3a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e3c:	2180      	movs	r1, #128	@ 0x80
 8001e3e:	0049      	lsls	r1, r1, #1
 8001e40:	430a      	orrs	r2, r1
 8001e42:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8001e44:	68fb      	ldr	r3, [r7, #12]
 8001e46:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	d008      	beq.n	8001e5e <HAL_DMA_Start_IT+0xd6>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8001e4c:	68fb      	ldr	r3, [r7, #12]
 8001e4e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001e50:	681a      	ldr	r2, [r3, #0]
 8001e52:	68fb      	ldr	r3, [r7, #12]
 8001e54:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001e56:	2180      	movs	r1, #128	@ 0x80
 8001e58:	0049      	lsls	r1, r1, #1
 8001e5a:	430a      	orrs	r2, r1
 8001e5c:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001e5e:	68fb      	ldr	r3, [r7, #12]
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	681a      	ldr	r2, [r3, #0]
 8001e64:	68fb      	ldr	r3, [r7, #12]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	2101      	movs	r1, #1
 8001e6a:	430a      	orrs	r2, r1
 8001e6c:	601a      	str	r2, [r3, #0]
 8001e6e:	e00a      	b.n	8001e86 <HAL_DMA_Start_IT+0xfe>
  }
  else
  {
    /* Change the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8001e70:	68fb      	ldr	r3, [r7, #12]
 8001e72:	2280      	movs	r2, #128	@ 0x80
 8001e74:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001e76:	68fb      	ldr	r3, [r7, #12]
 8001e78:	2224      	movs	r2, #36	@ 0x24
 8001e7a:	2100      	movs	r1, #0
 8001e7c:	5499      	strb	r1, [r3, r2]

    /* Return error status */
    status = HAL_ERROR;
 8001e7e:	2317      	movs	r3, #23
 8001e80:	18fb      	adds	r3, r7, r3
 8001e82:	2201      	movs	r2, #1
 8001e84:	701a      	strb	r2, [r3, #0]
  }

  return status;
 8001e86:	2317      	movs	r3, #23
 8001e88:	18fb      	adds	r3, r7, r3
 8001e8a:	781b      	ldrb	r3, [r3, #0]
}
 8001e8c:	0018      	movs	r0, r3
 8001e8e:	46bd      	mov	sp, r7
 8001e90:	b006      	add	sp, #24
 8001e92:	bd80      	pop	{r7, pc}

08001e94 <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001e94:	b580      	push	{r7, lr}
 8001e96:	b084      	sub	sp, #16
 8001e98:	af00      	add	r7, sp, #0
 8001e9a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001e9c:	210f      	movs	r1, #15
 8001e9e:	187b      	adds	r3, r7, r1
 8001ea0:	2200      	movs	r2, #0
 8001ea2:	701a      	strb	r2, [r3, #0]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	2225      	movs	r2, #37	@ 0x25
 8001ea8:	5c9b      	ldrb	r3, [r3, r2]
 8001eaa:	b2db      	uxtb	r3, r3
 8001eac:	2b02      	cmp	r3, #2
 8001eae:	d006      	beq.n	8001ebe <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	2204      	movs	r2, #4
 8001eb4:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8001eb6:	187b      	adds	r3, r7, r1
 8001eb8:	2201      	movs	r2, #1
 8001eba:	701a      	strb	r2, [r3, #0]
 8001ebc:	e049      	b.n	8001f52 <HAL_DMA_Abort_IT+0xbe>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	681a      	ldr	r2, [r3, #0]
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	210e      	movs	r1, #14
 8001eca:	438a      	bics	r2, r1
 8001ecc:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	681a      	ldr	r2, [r3, #0]
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	2101      	movs	r1, #1
 8001eda:	438a      	bics	r2, r1
 8001edc:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ee2:	681a      	ldr	r2, [r3, #0]
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ee8:	491d      	ldr	r1, [pc, #116]	@ (8001f60 <HAL_DMA_Abort_IT+0xcc>)
 8001eea:	400a      	ands	r2, r1
 8001eec:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex & 0x1CU)));
 8001eee:	4b1d      	ldr	r3, [pc, #116]	@ (8001f64 <HAL_DMA_Abort_IT+0xd0>)
 8001ef0:	6859      	ldr	r1, [r3, #4]
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ef6:	221c      	movs	r2, #28
 8001ef8:	4013      	ands	r3, r2
 8001efa:	2201      	movs	r2, #1
 8001efc:	409a      	lsls	r2, r3
 8001efe:	4b19      	ldr	r3, [pc, #100]	@ (8001f64 <HAL_DMA_Abort_IT+0xd0>)
 8001f00:	430a      	orrs	r2, r1
 8001f02:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001f08:	687a      	ldr	r2, [r7, #4]
 8001f0a:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8001f0c:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d00c      	beq.n	8001f30 <HAL_DMA_Abort_IT+0x9c>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001f1a:	681a      	ldr	r2, [r3, #0]
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001f20:	490f      	ldr	r1, [pc, #60]	@ (8001f60 <HAL_DMA_Abort_IT+0xcc>)
 8001f22:	400a      	ands	r2, r1
 8001f24:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001f2a:	687a      	ldr	r2, [r7, #4]
 8001f2c:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8001f2e:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	2225      	movs	r2, #37	@ 0x25
 8001f34:	2101      	movs	r1, #1
 8001f36:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	2224      	movs	r2, #36	@ 0x24
 8001f3c:	2100      	movs	r1, #0
 8001f3e:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001f44:	2b00      	cmp	r3, #0
 8001f46:	d004      	beq.n	8001f52 <HAL_DMA_Abort_IT+0xbe>
    {
      hdma->XferAbortCallback(hdma);
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001f4c:	687a      	ldr	r2, [r7, #4]
 8001f4e:	0010      	movs	r0, r2
 8001f50:	4798      	blx	r3
    }
  }
  return status;
 8001f52:	230f      	movs	r3, #15
 8001f54:	18fb      	adds	r3, r7, r3
 8001f56:	781b      	ldrb	r3, [r3, #0]
}
 8001f58:	0018      	movs	r0, r3
 8001f5a:	46bd      	mov	sp, r7
 8001f5c:	b004      	add	sp, #16
 8001f5e:	bd80      	pop	{r7, pc}
 8001f60:	fffffeff 	.word	0xfffffeff
 8001f64:	40020000 	.word	0x40020000

08001f68 <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001f68:	b580      	push	{r7, lr}
 8001f6a:	b084      	sub	sp, #16
 8001f6c:	af00      	add	r7, sp, #0
 8001f6e:	6078      	str	r0, [r7, #4]
#if defined(DMA2)
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
#else
  uint32_t flag_it = DMA1->ISR;
 8001f70:	4b55      	ldr	r3, [pc, #340]	@ (80020c8 <HAL_DMA_IRQHandler+0x160>)
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	60fb      	str	r3, [r7, #12]
#endif /* DMA2 */
  uint32_t source_it = hdma->Instance->CCR;
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f82:	221c      	movs	r2, #28
 8001f84:	4013      	ands	r3, r2
 8001f86:	2204      	movs	r2, #4
 8001f88:	409a      	lsls	r2, r3
 8001f8a:	0013      	movs	r3, r2
 8001f8c:	68fa      	ldr	r2, [r7, #12]
 8001f8e:	4013      	ands	r3, r2
 8001f90:	d027      	beq.n	8001fe2 <HAL_DMA_IRQHandler+0x7a>
 8001f92:	68bb      	ldr	r3, [r7, #8]
 8001f94:	2204      	movs	r2, #4
 8001f96:	4013      	ands	r3, r2
 8001f98:	d023      	beq.n	8001fe2 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	2220      	movs	r2, #32
 8001fa2:	4013      	ands	r3, r2
 8001fa4:	d107      	bne.n	8001fb6 <HAL_DMA_IRQHandler+0x4e>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	681a      	ldr	r2, [r3, #0]
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	2104      	movs	r1, #4
 8001fb2:	438a      	bics	r2, r1
 8001fb4:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
#if defined(DMA2)
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
#else
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU)));
 8001fb6:	4b44      	ldr	r3, [pc, #272]	@ (80020c8 <HAL_DMA_IRQHandler+0x160>)
 8001fb8:	6859      	ldr	r1, [r3, #4]
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fbe:	221c      	movs	r2, #28
 8001fc0:	4013      	ands	r3, r2
 8001fc2:	2204      	movs	r2, #4
 8001fc4:	409a      	lsls	r2, r3
 8001fc6:	4b40      	ldr	r3, [pc, #256]	@ (80020c8 <HAL_DMA_IRQHandler+0x160>)
 8001fc8:	430a      	orrs	r2, r1
 8001fca:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if (hdma->XferHalfCpltCallback != NULL)
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fd0:	2b00      	cmp	r3, #0
 8001fd2:	d100      	bne.n	8001fd6 <HAL_DMA_IRQHandler+0x6e>
 8001fd4:	e073      	b.n	80020be <HAL_DMA_IRQHandler+0x156>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fda:	687a      	ldr	r2, [r7, #4]
 8001fdc:	0010      	movs	r0, r2
 8001fde:	4798      	blx	r3
      if (hdma->XferHalfCpltCallback != NULL)
 8001fe0:	e06d      	b.n	80020be <HAL_DMA_IRQHandler+0x156>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fe6:	221c      	movs	r2, #28
 8001fe8:	4013      	ands	r3, r2
 8001fea:	2202      	movs	r2, #2
 8001fec:	409a      	lsls	r2, r3
 8001fee:	0013      	movs	r3, r2
 8001ff0:	68fa      	ldr	r2, [r7, #12]
 8001ff2:	4013      	ands	r3, r2
 8001ff4:	d02e      	beq.n	8002054 <HAL_DMA_IRQHandler+0xec>
 8001ff6:	68bb      	ldr	r3, [r7, #8]
 8001ff8:	2202      	movs	r2, #2
 8001ffa:	4013      	ands	r3, r2
 8001ffc:	d02a      	beq.n	8002054 <HAL_DMA_IRQHandler+0xec>
  {
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	2220      	movs	r2, #32
 8002006:	4013      	ands	r3, r2
 8002008:	d10b      	bne.n	8002022 <HAL_DMA_IRQHandler+0xba>
      {
        /* Disable the transfer complete and error interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	681a      	ldr	r2, [r3, #0]
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	210a      	movs	r1, #10
 8002016:	438a      	bics	r2, r1
 8002018:	601a      	str	r2, [r3, #0]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	2225      	movs	r2, #37	@ 0x25
 800201e:	2101      	movs	r1, #1
 8002020:	5499      	strb	r1, [r3, r2]
      }
      /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 8002022:	4b29      	ldr	r3, [pc, #164]	@ (80020c8 <HAL_DMA_IRQHandler+0x160>)
 8002024:	6859      	ldr	r1, [r3, #4]
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800202a:	221c      	movs	r2, #28
 800202c:	4013      	ands	r3, r2
 800202e:	2202      	movs	r2, #2
 8002030:	409a      	lsls	r2, r3
 8002032:	4b25      	ldr	r3, [pc, #148]	@ (80020c8 <HAL_DMA_IRQHandler+0x160>)
 8002034:	430a      	orrs	r2, r1
 8002036:	605a      	str	r2, [r3, #4]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	2224      	movs	r2, #36	@ 0x24
 800203c:	2100      	movs	r1, #0
 800203e:	5499      	strb	r1, [r3, r2]

      if (hdma->XferCpltCallback != NULL)
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002044:	2b00      	cmp	r3, #0
 8002046:	d03a      	beq.n	80020be <HAL_DMA_IRQHandler+0x156>
      {
        /* Transfer complete callback */
        hdma->XferCpltCallback(hdma);
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800204c:	687a      	ldr	r2, [r7, #4]
 800204e:	0010      	movs	r0, r2
 8002050:	4798      	blx	r3
      if (hdma->XferCpltCallback != NULL)
 8002052:	e034      	b.n	80020be <HAL_DMA_IRQHandler+0x156>
      }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002058:	221c      	movs	r2, #28
 800205a:	4013      	ands	r3, r2
 800205c:	2208      	movs	r2, #8
 800205e:	409a      	lsls	r2, r3
 8002060:	0013      	movs	r3, r2
 8002062:	68fa      	ldr	r2, [r7, #12]
 8002064:	4013      	ands	r3, r2
 8002066:	d02b      	beq.n	80020c0 <HAL_DMA_IRQHandler+0x158>
 8002068:	68bb      	ldr	r3, [r7, #8]
 800206a:	2208      	movs	r2, #8
 800206c:	4013      	ands	r3, r2
 800206e:	d027      	beq.n	80020c0 <HAL_DMA_IRQHandler+0x158>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	681a      	ldr	r2, [r3, #0]
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	210e      	movs	r1, #14
 800207c:	438a      	bics	r2, r1
 800207e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 8002080:	4b11      	ldr	r3, [pc, #68]	@ (80020c8 <HAL_DMA_IRQHandler+0x160>)
 8002082:	6859      	ldr	r1, [r3, #4]
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002088:	221c      	movs	r2, #28
 800208a:	4013      	ands	r3, r2
 800208c:	2201      	movs	r2, #1
 800208e:	409a      	lsls	r2, r3
 8002090:	4b0d      	ldr	r3, [pc, #52]	@ (80020c8 <HAL_DMA_IRQHandler+0x160>)
 8002092:	430a      	orrs	r2, r1
 8002094:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	2201      	movs	r2, #1
 800209a:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	2225      	movs	r2, #37	@ 0x25
 80020a0:	2101      	movs	r1, #1
 80020a2:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	2224      	movs	r2, #36	@ 0x24
 80020a8:	2100      	movs	r1, #0
 80020aa:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80020b0:	2b00      	cmp	r3, #0
 80020b2:	d005      	beq.n	80020c0 <HAL_DMA_IRQHandler+0x158>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80020b8:	687a      	ldr	r2, [r7, #4]
 80020ba:	0010      	movs	r0, r2
 80020bc:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80020be:	46c0      	nop			@ (mov r8, r8)
 80020c0:	46c0      	nop			@ (mov r8, r8)
}
 80020c2:	46bd      	mov	sp, r7
 80020c4:	b004      	add	sp, #16
 80020c6:	bd80      	pop	{r7, pc}
 80020c8:	40020000 	.word	0x40020000

080020cc <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80020cc:	b580      	push	{r7, lr}
 80020ce:	b084      	sub	sp, #16
 80020d0:	af00      	add	r7, sp, #0
 80020d2:	60f8      	str	r0, [r7, #12]
 80020d4:	60b9      	str	r1, [r7, #8]
 80020d6:	607a      	str	r2, [r7, #4]
 80020d8:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80020da:	68fb      	ldr	r3, [r7, #12]
 80020dc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80020de:	68fa      	ldr	r2, [r7, #12]
 80020e0:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 80020e2:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 80020e4:	68fb      	ldr	r3, [r7, #12]
 80020e6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	d004      	beq.n	80020f6 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80020ec:	68fb      	ldr	r3, [r7, #12]
 80020ee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80020f0:	68fa      	ldr	r2, [r7, #12]
 80020f2:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 80020f4:	605a      	str	r2, [r3, #4]

  /* Clear all flags */
#if defined(DMA2)
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
  __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 80020f6:	4b14      	ldr	r3, [pc, #80]	@ (8002148 <DMA_SetConfig+0x7c>)
 80020f8:	6859      	ldr	r1, [r3, #4]
 80020fa:	68fb      	ldr	r3, [r7, #12]
 80020fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020fe:	221c      	movs	r2, #28
 8002100:	4013      	ands	r3, r2
 8002102:	2201      	movs	r2, #1
 8002104:	409a      	lsls	r2, r3
 8002106:	4b10      	ldr	r3, [pc, #64]	@ (8002148 <DMA_SetConfig+0x7c>)
 8002108:	430a      	orrs	r2, r1
 800210a:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800210c:	68fb      	ldr	r3, [r7, #12]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	683a      	ldr	r2, [r7, #0]
 8002112:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002114:	68fb      	ldr	r3, [r7, #12]
 8002116:	689b      	ldr	r3, [r3, #8]
 8002118:	2b10      	cmp	r3, #16
 800211a:	d108      	bne.n	800212e <DMA_SetConfig+0x62>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800211c:	68fb      	ldr	r3, [r7, #12]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	687a      	ldr	r2, [r7, #4]
 8002122:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002124:	68fb      	ldr	r3, [r7, #12]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	68ba      	ldr	r2, [r7, #8]
 800212a:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800212c:	e007      	b.n	800213e <DMA_SetConfig+0x72>
    hdma->Instance->CPAR = SrcAddress;
 800212e:	68fb      	ldr	r3, [r7, #12]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	68ba      	ldr	r2, [r7, #8]
 8002134:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002136:	68fb      	ldr	r3, [r7, #12]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	687a      	ldr	r2, [r7, #4]
 800213c:	60da      	str	r2, [r3, #12]
}
 800213e:	46c0      	nop			@ (mov r8, r8)
 8002140:	46bd      	mov	sp, r7
 8002142:	b004      	add	sp, #16
 8002144:	bd80      	pop	{r7, pc}
 8002146:	46c0      	nop			@ (mov r8, r8)
 8002148:	40020000 	.word	0x40020000

0800214c <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800214c:	b580      	push	{r7, lr}
 800214e:	b084      	sub	sp, #16
 8002150:	af00      	add	r7, sp, #0
 8002152:	6078      	str	r0, [r7, #4]
    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
  }
#else
  /* Associate a DMA Channel to a DMAMUX channel */
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002158:	089b      	lsrs	r3, r3, #2
 800215a:	4a10      	ldr	r2, [pc, #64]	@ (800219c <DMA_CalcDMAMUXChannelBaseAndMask+0x50>)
 800215c:	4694      	mov	ip, r2
 800215e:	4463      	add	r3, ip
 8002160:	009b      	lsls	r3, r3, #2
 8002162:	001a      	movs	r2, r3
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	001a      	movs	r2, r3
 800216e:	23ff      	movs	r3, #255	@ 0xff
 8002170:	4013      	ands	r3, r2
 8002172:	3b08      	subs	r3, #8
 8002174:	2114      	movs	r1, #20
 8002176:	0018      	movs	r0, r3
 8002178:	f7fd ffc2 	bl	8000100 <__udivsi3>
 800217c:	0003      	movs	r3, r0
 800217e:	60fb      	str	r3, [r7, #12]
#endif /* DMA2 */

  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	4a07      	ldr	r2, [pc, #28]	@ (80021a0 <DMA_CalcDMAMUXChannelBaseAndMask+0x54>)
 8002184:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8002186:	68fb      	ldr	r3, [r7, #12]
 8002188:	221f      	movs	r2, #31
 800218a:	4013      	ands	r3, r2
 800218c:	2201      	movs	r2, #1
 800218e:	409a      	lsls	r2, r3
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	64da      	str	r2, [r3, #76]	@ 0x4c
}
 8002194:	46c0      	nop			@ (mov r8, r8)
 8002196:	46bd      	mov	sp, r7
 8002198:	b004      	add	sp, #16
 800219a:	bd80      	pop	{r7, pc}
 800219c:	10008200 	.word	0x10008200
 80021a0:	40020880 	.word	0x40020880

080021a4 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80021a4:	b580      	push	{r7, lr}
 80021a6:	b084      	sub	sp, #16
 80021a8:	af00      	add	r7, sp, #0
 80021aa:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	685b      	ldr	r3, [r3, #4]
 80021b0:	223f      	movs	r2, #63	@ 0x3f
 80021b2:	4013      	ands	r3, r2
 80021b4:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80021b6:	68fb      	ldr	r3, [r7, #12]
 80021b8:	4a0a      	ldr	r2, [pc, #40]	@ (80021e4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 80021ba:	4694      	mov	ip, r2
 80021bc:	4463      	add	r3, ip
 80021be:	009b      	lsls	r3, r3, #2
 80021c0:	001a      	movs	r2, r3
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	651a      	str	r2, [r3, #80]	@ 0x50

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	4a07      	ldr	r2, [pc, #28]	@ (80021e8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 80021ca:	655a      	str	r2, [r3, #84]	@ 0x54

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 80021cc:	68fb      	ldr	r3, [r7, #12]
 80021ce:	3b01      	subs	r3, #1
 80021d0:	2203      	movs	r2, #3
 80021d2:	4013      	ands	r3, r2
 80021d4:	2201      	movs	r2, #1
 80021d6:	409a      	lsls	r2, r3
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	659a      	str	r2, [r3, #88]	@ 0x58
}
 80021dc:	46c0      	nop			@ (mov r8, r8)
 80021de:	46bd      	mov	sp, r7
 80021e0:	b004      	add	sp, #16
 80021e2:	bd80      	pop	{r7, pc}
 80021e4:	1000823f 	.word	0x1000823f
 80021e8:	40020940 	.word	0x40020940

080021ec <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80021ec:	b580      	push	{r7, lr}
 80021ee:	b086      	sub	sp, #24
 80021f0:	af00      	add	r7, sp, #0
 80021f2:	6078      	str	r0, [r7, #4]
 80021f4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80021f6:	2300      	movs	r3, #0
 80021f8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80021fa:	e147      	b.n	800248c <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80021fc:	683b      	ldr	r3, [r7, #0]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	2101      	movs	r1, #1
 8002202:	697a      	ldr	r2, [r7, #20]
 8002204:	4091      	lsls	r1, r2
 8002206:	000a      	movs	r2, r1
 8002208:	4013      	ands	r3, r2
 800220a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800220c:	68fb      	ldr	r3, [r7, #12]
 800220e:	2b00      	cmp	r3, #0
 8002210:	d100      	bne.n	8002214 <HAL_GPIO_Init+0x28>
 8002212:	e138      	b.n	8002486 <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002214:	683b      	ldr	r3, [r7, #0]
 8002216:	685b      	ldr	r3, [r3, #4]
 8002218:	2203      	movs	r2, #3
 800221a:	4013      	ands	r3, r2
 800221c:	2b01      	cmp	r3, #1
 800221e:	d005      	beq.n	800222c <HAL_GPIO_Init+0x40>
 8002220:	683b      	ldr	r3, [r7, #0]
 8002222:	685b      	ldr	r3, [r3, #4]
 8002224:	2203      	movs	r2, #3
 8002226:	4013      	ands	r3, r2
 8002228:	2b02      	cmp	r3, #2
 800222a:	d130      	bne.n	800228e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	689b      	ldr	r3, [r3, #8]
 8002230:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002232:	697b      	ldr	r3, [r7, #20]
 8002234:	005b      	lsls	r3, r3, #1
 8002236:	2203      	movs	r2, #3
 8002238:	409a      	lsls	r2, r3
 800223a:	0013      	movs	r3, r2
 800223c:	43da      	mvns	r2, r3
 800223e:	693b      	ldr	r3, [r7, #16]
 8002240:	4013      	ands	r3, r2
 8002242:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002244:	683b      	ldr	r3, [r7, #0]
 8002246:	68da      	ldr	r2, [r3, #12]
 8002248:	697b      	ldr	r3, [r7, #20]
 800224a:	005b      	lsls	r3, r3, #1
 800224c:	409a      	lsls	r2, r3
 800224e:	0013      	movs	r3, r2
 8002250:	693a      	ldr	r2, [r7, #16]
 8002252:	4313      	orrs	r3, r2
 8002254:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	693a      	ldr	r2, [r7, #16]
 800225a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	685b      	ldr	r3, [r3, #4]
 8002260:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002262:	2201      	movs	r2, #1
 8002264:	697b      	ldr	r3, [r7, #20]
 8002266:	409a      	lsls	r2, r3
 8002268:	0013      	movs	r3, r2
 800226a:	43da      	mvns	r2, r3
 800226c:	693b      	ldr	r3, [r7, #16]
 800226e:	4013      	ands	r3, r2
 8002270:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002272:	683b      	ldr	r3, [r7, #0]
 8002274:	685b      	ldr	r3, [r3, #4]
 8002276:	091b      	lsrs	r3, r3, #4
 8002278:	2201      	movs	r2, #1
 800227a:	401a      	ands	r2, r3
 800227c:	697b      	ldr	r3, [r7, #20]
 800227e:	409a      	lsls	r2, r3
 8002280:	0013      	movs	r3, r2
 8002282:	693a      	ldr	r2, [r7, #16]
 8002284:	4313      	orrs	r3, r2
 8002286:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	693a      	ldr	r2, [r7, #16]
 800228c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800228e:	683b      	ldr	r3, [r7, #0]
 8002290:	685b      	ldr	r3, [r3, #4]
 8002292:	2203      	movs	r2, #3
 8002294:	4013      	ands	r3, r2
 8002296:	2b03      	cmp	r3, #3
 8002298:	d017      	beq.n	80022ca <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	68db      	ldr	r3, [r3, #12]
 800229e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80022a0:	697b      	ldr	r3, [r7, #20]
 80022a2:	005b      	lsls	r3, r3, #1
 80022a4:	2203      	movs	r2, #3
 80022a6:	409a      	lsls	r2, r3
 80022a8:	0013      	movs	r3, r2
 80022aa:	43da      	mvns	r2, r3
 80022ac:	693b      	ldr	r3, [r7, #16]
 80022ae:	4013      	ands	r3, r2
 80022b0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80022b2:	683b      	ldr	r3, [r7, #0]
 80022b4:	689a      	ldr	r2, [r3, #8]
 80022b6:	697b      	ldr	r3, [r7, #20]
 80022b8:	005b      	lsls	r3, r3, #1
 80022ba:	409a      	lsls	r2, r3
 80022bc:	0013      	movs	r3, r2
 80022be:	693a      	ldr	r2, [r7, #16]
 80022c0:	4313      	orrs	r3, r2
 80022c2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	693a      	ldr	r2, [r7, #16]
 80022c8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80022ca:	683b      	ldr	r3, [r7, #0]
 80022cc:	685b      	ldr	r3, [r3, #4]
 80022ce:	2203      	movs	r2, #3
 80022d0:	4013      	ands	r3, r2
 80022d2:	2b02      	cmp	r3, #2
 80022d4:	d123      	bne.n	800231e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80022d6:	697b      	ldr	r3, [r7, #20]
 80022d8:	08da      	lsrs	r2, r3, #3
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	3208      	adds	r2, #8
 80022de:	0092      	lsls	r2, r2, #2
 80022e0:	58d3      	ldr	r3, [r2, r3]
 80022e2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80022e4:	697b      	ldr	r3, [r7, #20]
 80022e6:	2207      	movs	r2, #7
 80022e8:	4013      	ands	r3, r2
 80022ea:	009b      	lsls	r3, r3, #2
 80022ec:	220f      	movs	r2, #15
 80022ee:	409a      	lsls	r2, r3
 80022f0:	0013      	movs	r3, r2
 80022f2:	43da      	mvns	r2, r3
 80022f4:	693b      	ldr	r3, [r7, #16]
 80022f6:	4013      	ands	r3, r2
 80022f8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80022fa:	683b      	ldr	r3, [r7, #0]
 80022fc:	691a      	ldr	r2, [r3, #16]
 80022fe:	697b      	ldr	r3, [r7, #20]
 8002300:	2107      	movs	r1, #7
 8002302:	400b      	ands	r3, r1
 8002304:	009b      	lsls	r3, r3, #2
 8002306:	409a      	lsls	r2, r3
 8002308:	0013      	movs	r3, r2
 800230a:	693a      	ldr	r2, [r7, #16]
 800230c:	4313      	orrs	r3, r2
 800230e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002310:	697b      	ldr	r3, [r7, #20]
 8002312:	08da      	lsrs	r2, r3, #3
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	3208      	adds	r2, #8
 8002318:	0092      	lsls	r2, r2, #2
 800231a:	6939      	ldr	r1, [r7, #16]
 800231c:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002324:	697b      	ldr	r3, [r7, #20]
 8002326:	005b      	lsls	r3, r3, #1
 8002328:	2203      	movs	r2, #3
 800232a:	409a      	lsls	r2, r3
 800232c:	0013      	movs	r3, r2
 800232e:	43da      	mvns	r2, r3
 8002330:	693b      	ldr	r3, [r7, #16]
 8002332:	4013      	ands	r3, r2
 8002334:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002336:	683b      	ldr	r3, [r7, #0]
 8002338:	685b      	ldr	r3, [r3, #4]
 800233a:	2203      	movs	r2, #3
 800233c:	401a      	ands	r2, r3
 800233e:	697b      	ldr	r3, [r7, #20]
 8002340:	005b      	lsls	r3, r3, #1
 8002342:	409a      	lsls	r2, r3
 8002344:	0013      	movs	r3, r2
 8002346:	693a      	ldr	r2, [r7, #16]
 8002348:	4313      	orrs	r3, r2
 800234a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	693a      	ldr	r2, [r7, #16]
 8002350:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002352:	683b      	ldr	r3, [r7, #0]
 8002354:	685a      	ldr	r2, [r3, #4]
 8002356:	23c0      	movs	r3, #192	@ 0xc0
 8002358:	029b      	lsls	r3, r3, #10
 800235a:	4013      	ands	r3, r2
 800235c:	d100      	bne.n	8002360 <HAL_GPIO_Init+0x174>
 800235e:	e092      	b.n	8002486 <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8002360:	4a50      	ldr	r2, [pc, #320]	@ (80024a4 <HAL_GPIO_Init+0x2b8>)
 8002362:	697b      	ldr	r3, [r7, #20]
 8002364:	089b      	lsrs	r3, r3, #2
 8002366:	3318      	adds	r3, #24
 8002368:	009b      	lsls	r3, r3, #2
 800236a:	589b      	ldr	r3, [r3, r2]
 800236c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 800236e:	697b      	ldr	r3, [r7, #20]
 8002370:	2203      	movs	r2, #3
 8002372:	4013      	ands	r3, r2
 8002374:	00db      	lsls	r3, r3, #3
 8002376:	220f      	movs	r2, #15
 8002378:	409a      	lsls	r2, r3
 800237a:	0013      	movs	r3, r2
 800237c:	43da      	mvns	r2, r3
 800237e:	693b      	ldr	r3, [r7, #16]
 8002380:	4013      	ands	r3, r2
 8002382:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8002384:	687a      	ldr	r2, [r7, #4]
 8002386:	23a0      	movs	r3, #160	@ 0xa0
 8002388:	05db      	lsls	r3, r3, #23
 800238a:	429a      	cmp	r2, r3
 800238c:	d013      	beq.n	80023b6 <HAL_GPIO_Init+0x1ca>
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	4a45      	ldr	r2, [pc, #276]	@ (80024a8 <HAL_GPIO_Init+0x2bc>)
 8002392:	4293      	cmp	r3, r2
 8002394:	d00d      	beq.n	80023b2 <HAL_GPIO_Init+0x1c6>
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	4a44      	ldr	r2, [pc, #272]	@ (80024ac <HAL_GPIO_Init+0x2c0>)
 800239a:	4293      	cmp	r3, r2
 800239c:	d007      	beq.n	80023ae <HAL_GPIO_Init+0x1c2>
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	4a43      	ldr	r2, [pc, #268]	@ (80024b0 <HAL_GPIO_Init+0x2c4>)
 80023a2:	4293      	cmp	r3, r2
 80023a4:	d101      	bne.n	80023aa <HAL_GPIO_Init+0x1be>
 80023a6:	2303      	movs	r3, #3
 80023a8:	e006      	b.n	80023b8 <HAL_GPIO_Init+0x1cc>
 80023aa:	2305      	movs	r3, #5
 80023ac:	e004      	b.n	80023b8 <HAL_GPIO_Init+0x1cc>
 80023ae:	2302      	movs	r3, #2
 80023b0:	e002      	b.n	80023b8 <HAL_GPIO_Init+0x1cc>
 80023b2:	2301      	movs	r3, #1
 80023b4:	e000      	b.n	80023b8 <HAL_GPIO_Init+0x1cc>
 80023b6:	2300      	movs	r3, #0
 80023b8:	697a      	ldr	r2, [r7, #20]
 80023ba:	2103      	movs	r1, #3
 80023bc:	400a      	ands	r2, r1
 80023be:	00d2      	lsls	r2, r2, #3
 80023c0:	4093      	lsls	r3, r2
 80023c2:	693a      	ldr	r2, [r7, #16]
 80023c4:	4313      	orrs	r3, r2
 80023c6:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 80023c8:	4936      	ldr	r1, [pc, #216]	@ (80024a4 <HAL_GPIO_Init+0x2b8>)
 80023ca:	697b      	ldr	r3, [r7, #20]
 80023cc:	089b      	lsrs	r3, r3, #2
 80023ce:	3318      	adds	r3, #24
 80023d0:	009b      	lsls	r3, r3, #2
 80023d2:	693a      	ldr	r2, [r7, #16]
 80023d4:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80023d6:	4b33      	ldr	r3, [pc, #204]	@ (80024a4 <HAL_GPIO_Init+0x2b8>)
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80023dc:	68fb      	ldr	r3, [r7, #12]
 80023de:	43da      	mvns	r2, r3
 80023e0:	693b      	ldr	r3, [r7, #16]
 80023e2:	4013      	ands	r3, r2
 80023e4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80023e6:	683b      	ldr	r3, [r7, #0]
 80023e8:	685a      	ldr	r2, [r3, #4]
 80023ea:	2380      	movs	r3, #128	@ 0x80
 80023ec:	035b      	lsls	r3, r3, #13
 80023ee:	4013      	ands	r3, r2
 80023f0:	d003      	beq.n	80023fa <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 80023f2:	693a      	ldr	r2, [r7, #16]
 80023f4:	68fb      	ldr	r3, [r7, #12]
 80023f6:	4313      	orrs	r3, r2
 80023f8:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80023fa:	4b2a      	ldr	r3, [pc, #168]	@ (80024a4 <HAL_GPIO_Init+0x2b8>)
 80023fc:	693a      	ldr	r2, [r7, #16]
 80023fe:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8002400:	4b28      	ldr	r3, [pc, #160]	@ (80024a4 <HAL_GPIO_Init+0x2b8>)
 8002402:	685b      	ldr	r3, [r3, #4]
 8002404:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002406:	68fb      	ldr	r3, [r7, #12]
 8002408:	43da      	mvns	r2, r3
 800240a:	693b      	ldr	r3, [r7, #16]
 800240c:	4013      	ands	r3, r2
 800240e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002410:	683b      	ldr	r3, [r7, #0]
 8002412:	685a      	ldr	r2, [r3, #4]
 8002414:	2380      	movs	r3, #128	@ 0x80
 8002416:	039b      	lsls	r3, r3, #14
 8002418:	4013      	ands	r3, r2
 800241a:	d003      	beq.n	8002424 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 800241c:	693a      	ldr	r2, [r7, #16]
 800241e:	68fb      	ldr	r3, [r7, #12]
 8002420:	4313      	orrs	r3, r2
 8002422:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002424:	4b1f      	ldr	r3, [pc, #124]	@ (80024a4 <HAL_GPIO_Init+0x2b8>)
 8002426:	693a      	ldr	r2, [r7, #16]
 8002428:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800242a:	4a1e      	ldr	r2, [pc, #120]	@ (80024a4 <HAL_GPIO_Init+0x2b8>)
 800242c:	2384      	movs	r3, #132	@ 0x84
 800242e:	58d3      	ldr	r3, [r2, r3]
 8002430:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002432:	68fb      	ldr	r3, [r7, #12]
 8002434:	43da      	mvns	r2, r3
 8002436:	693b      	ldr	r3, [r7, #16]
 8002438:	4013      	ands	r3, r2
 800243a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800243c:	683b      	ldr	r3, [r7, #0]
 800243e:	685a      	ldr	r2, [r3, #4]
 8002440:	2380      	movs	r3, #128	@ 0x80
 8002442:	029b      	lsls	r3, r3, #10
 8002444:	4013      	ands	r3, r2
 8002446:	d003      	beq.n	8002450 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8002448:	693a      	ldr	r2, [r7, #16]
 800244a:	68fb      	ldr	r3, [r7, #12]
 800244c:	4313      	orrs	r3, r2
 800244e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002450:	4914      	ldr	r1, [pc, #80]	@ (80024a4 <HAL_GPIO_Init+0x2b8>)
 8002452:	2284      	movs	r2, #132	@ 0x84
 8002454:	693b      	ldr	r3, [r7, #16]
 8002456:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8002458:	4a12      	ldr	r2, [pc, #72]	@ (80024a4 <HAL_GPIO_Init+0x2b8>)
 800245a:	2380      	movs	r3, #128	@ 0x80
 800245c:	58d3      	ldr	r3, [r2, r3]
 800245e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002460:	68fb      	ldr	r3, [r7, #12]
 8002462:	43da      	mvns	r2, r3
 8002464:	693b      	ldr	r3, [r7, #16]
 8002466:	4013      	ands	r3, r2
 8002468:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800246a:	683b      	ldr	r3, [r7, #0]
 800246c:	685a      	ldr	r2, [r3, #4]
 800246e:	2380      	movs	r3, #128	@ 0x80
 8002470:	025b      	lsls	r3, r3, #9
 8002472:	4013      	ands	r3, r2
 8002474:	d003      	beq.n	800247e <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 8002476:	693a      	ldr	r2, [r7, #16]
 8002478:	68fb      	ldr	r3, [r7, #12]
 800247a:	4313      	orrs	r3, r2
 800247c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800247e:	4909      	ldr	r1, [pc, #36]	@ (80024a4 <HAL_GPIO_Init+0x2b8>)
 8002480:	2280      	movs	r2, #128	@ 0x80
 8002482:	693b      	ldr	r3, [r7, #16]
 8002484:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8002486:	697b      	ldr	r3, [r7, #20]
 8002488:	3301      	adds	r3, #1
 800248a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800248c:	683b      	ldr	r3, [r7, #0]
 800248e:	681a      	ldr	r2, [r3, #0]
 8002490:	697b      	ldr	r3, [r7, #20]
 8002492:	40da      	lsrs	r2, r3
 8002494:	1e13      	subs	r3, r2, #0
 8002496:	d000      	beq.n	800249a <HAL_GPIO_Init+0x2ae>
 8002498:	e6b0      	b.n	80021fc <HAL_GPIO_Init+0x10>
  }
}
 800249a:	46c0      	nop			@ (mov r8, r8)
 800249c:	46c0      	nop			@ (mov r8, r8)
 800249e:	46bd      	mov	sp, r7
 80024a0:	b006      	add	sp, #24
 80024a2:	bd80      	pop	{r7, pc}
 80024a4:	40021800 	.word	0x40021800
 80024a8:	50000400 	.word	0x50000400
 80024ac:	50000800 	.word	0x50000800
 80024b0:	50000c00 	.word	0x50000c00

080024b4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80024b4:	b580      	push	{r7, lr}
 80024b6:	b084      	sub	sp, #16
 80024b8:	af00      	add	r7, sp, #0
 80024ba:	6078      	str	r0, [r7, #4]
 80024bc:	000a      	movs	r2, r1
 80024be:	1cbb      	adds	r3, r7, #2
 80024c0:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	691b      	ldr	r3, [r3, #16]
 80024c6:	1cba      	adds	r2, r7, #2
 80024c8:	8812      	ldrh	r2, [r2, #0]
 80024ca:	4013      	ands	r3, r2
 80024cc:	d004      	beq.n	80024d8 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 80024ce:	230f      	movs	r3, #15
 80024d0:	18fb      	adds	r3, r7, r3
 80024d2:	2201      	movs	r2, #1
 80024d4:	701a      	strb	r2, [r3, #0]
 80024d6:	e003      	b.n	80024e0 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80024d8:	230f      	movs	r3, #15
 80024da:	18fb      	adds	r3, r7, r3
 80024dc:	2200      	movs	r2, #0
 80024de:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 80024e0:	230f      	movs	r3, #15
 80024e2:	18fb      	adds	r3, r7, r3
 80024e4:	781b      	ldrb	r3, [r3, #0]
}
 80024e6:	0018      	movs	r0, r3
 80024e8:	46bd      	mov	sp, r7
 80024ea:	b004      	add	sp, #16
 80024ec:	bd80      	pop	{r7, pc}

080024ee <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80024ee:	b580      	push	{r7, lr}
 80024f0:	b082      	sub	sp, #8
 80024f2:	af00      	add	r7, sp, #0
 80024f4:	6078      	str	r0, [r7, #4]
 80024f6:	0008      	movs	r0, r1
 80024f8:	0011      	movs	r1, r2
 80024fa:	1cbb      	adds	r3, r7, #2
 80024fc:	1c02      	adds	r2, r0, #0
 80024fe:	801a      	strh	r2, [r3, #0]
 8002500:	1c7b      	adds	r3, r7, #1
 8002502:	1c0a      	adds	r2, r1, #0
 8002504:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002506:	1c7b      	adds	r3, r7, #1
 8002508:	781b      	ldrb	r3, [r3, #0]
 800250a:	2b00      	cmp	r3, #0
 800250c:	d004      	beq.n	8002518 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800250e:	1cbb      	adds	r3, r7, #2
 8002510:	881a      	ldrh	r2, [r3, #0]
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002516:	e003      	b.n	8002520 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002518:	1cbb      	adds	r3, r7, #2
 800251a:	881a      	ldrh	r2, [r3, #0]
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002520:	46c0      	nop			@ (mov r8, r8)
 8002522:	46bd      	mov	sp, r7
 8002524:	b002      	add	sp, #8
 8002526:	bd80      	pop	{r7, pc}

08002528 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002528:	b580      	push	{r7, lr}
 800252a:	b084      	sub	sp, #16
 800252c:	af00      	add	r7, sp, #0
 800252e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8002530:	4b19      	ldr	r3, [pc, #100]	@ (8002598 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	4a19      	ldr	r2, [pc, #100]	@ (800259c <HAL_PWREx_ControlVoltageScaling+0x74>)
 8002536:	4013      	ands	r3, r2
 8002538:	0019      	movs	r1, r3
 800253a:	4b17      	ldr	r3, [pc, #92]	@ (8002598 <HAL_PWREx_ControlVoltageScaling+0x70>)
 800253c:	687a      	ldr	r2, [r7, #4]
 800253e:	430a      	orrs	r2, r1
 8002540:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002542:	687a      	ldr	r2, [r7, #4]
 8002544:	2380      	movs	r3, #128	@ 0x80
 8002546:	009b      	lsls	r3, r3, #2
 8002548:	429a      	cmp	r2, r3
 800254a:	d11f      	bne.n	800258c <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 800254c:	4b14      	ldr	r3, [pc, #80]	@ (80025a0 <HAL_PWREx_ControlVoltageScaling+0x78>)
 800254e:	681a      	ldr	r2, [r3, #0]
 8002550:	0013      	movs	r3, r2
 8002552:	005b      	lsls	r3, r3, #1
 8002554:	189b      	adds	r3, r3, r2
 8002556:	005b      	lsls	r3, r3, #1
 8002558:	4912      	ldr	r1, [pc, #72]	@ (80025a4 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 800255a:	0018      	movs	r0, r3
 800255c:	f7fd fdd0 	bl	8000100 <__udivsi3>
 8002560:	0003      	movs	r3, r0
 8002562:	3301      	adds	r3, #1
 8002564:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002566:	e008      	b.n	800257a <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	2b00      	cmp	r3, #0
 800256c:	d003      	beq.n	8002576 <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 800256e:	68fb      	ldr	r3, [r7, #12]
 8002570:	3b01      	subs	r3, #1
 8002572:	60fb      	str	r3, [r7, #12]
 8002574:	e001      	b.n	800257a <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8002576:	2303      	movs	r3, #3
 8002578:	e009      	b.n	800258e <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800257a:	4b07      	ldr	r3, [pc, #28]	@ (8002598 <HAL_PWREx_ControlVoltageScaling+0x70>)
 800257c:	695a      	ldr	r2, [r3, #20]
 800257e:	2380      	movs	r3, #128	@ 0x80
 8002580:	00db      	lsls	r3, r3, #3
 8002582:	401a      	ands	r2, r3
 8002584:	2380      	movs	r3, #128	@ 0x80
 8002586:	00db      	lsls	r3, r3, #3
 8002588:	429a      	cmp	r2, r3
 800258a:	d0ed      	beq.n	8002568 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 800258c:	2300      	movs	r3, #0
}
 800258e:	0018      	movs	r0, r3
 8002590:	46bd      	mov	sp, r7
 8002592:	b004      	add	sp, #16
 8002594:	bd80      	pop	{r7, pc}
 8002596:	46c0      	nop			@ (mov r8, r8)
 8002598:	40007000 	.word	0x40007000
 800259c:	fffff9ff 	.word	0xfffff9ff
 80025a0:	20000008 	.word	0x20000008
 80025a4:	000f4240 	.word	0x000f4240

080025a8 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 80025a8:	b580      	push	{r7, lr}
 80025aa:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 80025ac:	4b03      	ldr	r3, [pc, #12]	@ (80025bc <LL_RCC_GetAPB1Prescaler+0x14>)
 80025ae:	689a      	ldr	r2, [r3, #8]
 80025b0:	23e0      	movs	r3, #224	@ 0xe0
 80025b2:	01db      	lsls	r3, r3, #7
 80025b4:	4013      	ands	r3, r2
}
 80025b6:	0018      	movs	r0, r3
 80025b8:	46bd      	mov	sp, r7
 80025ba:	bd80      	pop	{r7, pc}
 80025bc:	40021000 	.word	0x40021000

080025c0 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80025c0:	b580      	push	{r7, lr}
 80025c2:	b088      	sub	sp, #32
 80025c4:	af00      	add	r7, sp, #0
 80025c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d101      	bne.n	80025d2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80025ce:	2301      	movs	r3, #1
 80025d0:	e2f3      	b.n	8002bba <HAL_RCC_OscConfig+0x5fa>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	2201      	movs	r2, #1
 80025d8:	4013      	ands	r3, r2
 80025da:	d100      	bne.n	80025de <HAL_RCC_OscConfig+0x1e>
 80025dc:	e07c      	b.n	80026d8 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80025de:	4bc3      	ldr	r3, [pc, #780]	@ (80028ec <HAL_RCC_OscConfig+0x32c>)
 80025e0:	689b      	ldr	r3, [r3, #8]
 80025e2:	2238      	movs	r2, #56	@ 0x38
 80025e4:	4013      	ands	r3, r2
 80025e6:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80025e8:	4bc0      	ldr	r3, [pc, #768]	@ (80028ec <HAL_RCC_OscConfig+0x32c>)
 80025ea:	68db      	ldr	r3, [r3, #12]
 80025ec:	2203      	movs	r2, #3
 80025ee:	4013      	ands	r3, r2
 80025f0:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 80025f2:	69bb      	ldr	r3, [r7, #24]
 80025f4:	2b10      	cmp	r3, #16
 80025f6:	d102      	bne.n	80025fe <HAL_RCC_OscConfig+0x3e>
 80025f8:	697b      	ldr	r3, [r7, #20]
 80025fa:	2b03      	cmp	r3, #3
 80025fc:	d002      	beq.n	8002604 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 80025fe:	69bb      	ldr	r3, [r7, #24]
 8002600:	2b08      	cmp	r3, #8
 8002602:	d10b      	bne.n	800261c <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002604:	4bb9      	ldr	r3, [pc, #740]	@ (80028ec <HAL_RCC_OscConfig+0x32c>)
 8002606:	681a      	ldr	r2, [r3, #0]
 8002608:	2380      	movs	r3, #128	@ 0x80
 800260a:	029b      	lsls	r3, r3, #10
 800260c:	4013      	ands	r3, r2
 800260e:	d062      	beq.n	80026d6 <HAL_RCC_OscConfig+0x116>
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	685b      	ldr	r3, [r3, #4]
 8002614:	2b00      	cmp	r3, #0
 8002616:	d15e      	bne.n	80026d6 <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8002618:	2301      	movs	r3, #1
 800261a:	e2ce      	b.n	8002bba <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	685a      	ldr	r2, [r3, #4]
 8002620:	2380      	movs	r3, #128	@ 0x80
 8002622:	025b      	lsls	r3, r3, #9
 8002624:	429a      	cmp	r2, r3
 8002626:	d107      	bne.n	8002638 <HAL_RCC_OscConfig+0x78>
 8002628:	4bb0      	ldr	r3, [pc, #704]	@ (80028ec <HAL_RCC_OscConfig+0x32c>)
 800262a:	681a      	ldr	r2, [r3, #0]
 800262c:	4baf      	ldr	r3, [pc, #700]	@ (80028ec <HAL_RCC_OscConfig+0x32c>)
 800262e:	2180      	movs	r1, #128	@ 0x80
 8002630:	0249      	lsls	r1, r1, #9
 8002632:	430a      	orrs	r2, r1
 8002634:	601a      	str	r2, [r3, #0]
 8002636:	e020      	b.n	800267a <HAL_RCC_OscConfig+0xba>
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	685a      	ldr	r2, [r3, #4]
 800263c:	23a0      	movs	r3, #160	@ 0xa0
 800263e:	02db      	lsls	r3, r3, #11
 8002640:	429a      	cmp	r2, r3
 8002642:	d10e      	bne.n	8002662 <HAL_RCC_OscConfig+0xa2>
 8002644:	4ba9      	ldr	r3, [pc, #676]	@ (80028ec <HAL_RCC_OscConfig+0x32c>)
 8002646:	681a      	ldr	r2, [r3, #0]
 8002648:	4ba8      	ldr	r3, [pc, #672]	@ (80028ec <HAL_RCC_OscConfig+0x32c>)
 800264a:	2180      	movs	r1, #128	@ 0x80
 800264c:	02c9      	lsls	r1, r1, #11
 800264e:	430a      	orrs	r2, r1
 8002650:	601a      	str	r2, [r3, #0]
 8002652:	4ba6      	ldr	r3, [pc, #664]	@ (80028ec <HAL_RCC_OscConfig+0x32c>)
 8002654:	681a      	ldr	r2, [r3, #0]
 8002656:	4ba5      	ldr	r3, [pc, #660]	@ (80028ec <HAL_RCC_OscConfig+0x32c>)
 8002658:	2180      	movs	r1, #128	@ 0x80
 800265a:	0249      	lsls	r1, r1, #9
 800265c:	430a      	orrs	r2, r1
 800265e:	601a      	str	r2, [r3, #0]
 8002660:	e00b      	b.n	800267a <HAL_RCC_OscConfig+0xba>
 8002662:	4ba2      	ldr	r3, [pc, #648]	@ (80028ec <HAL_RCC_OscConfig+0x32c>)
 8002664:	681a      	ldr	r2, [r3, #0]
 8002666:	4ba1      	ldr	r3, [pc, #644]	@ (80028ec <HAL_RCC_OscConfig+0x32c>)
 8002668:	49a1      	ldr	r1, [pc, #644]	@ (80028f0 <HAL_RCC_OscConfig+0x330>)
 800266a:	400a      	ands	r2, r1
 800266c:	601a      	str	r2, [r3, #0]
 800266e:	4b9f      	ldr	r3, [pc, #636]	@ (80028ec <HAL_RCC_OscConfig+0x32c>)
 8002670:	681a      	ldr	r2, [r3, #0]
 8002672:	4b9e      	ldr	r3, [pc, #632]	@ (80028ec <HAL_RCC_OscConfig+0x32c>)
 8002674:	499f      	ldr	r1, [pc, #636]	@ (80028f4 <HAL_RCC_OscConfig+0x334>)
 8002676:	400a      	ands	r2, r1
 8002678:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	685b      	ldr	r3, [r3, #4]
 800267e:	2b00      	cmp	r3, #0
 8002680:	d014      	beq.n	80026ac <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002682:	f7ff f9eb 	bl	8001a5c <HAL_GetTick>
 8002686:	0003      	movs	r3, r0
 8002688:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800268a:	e008      	b.n	800269e <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800268c:	f7ff f9e6 	bl	8001a5c <HAL_GetTick>
 8002690:	0002      	movs	r2, r0
 8002692:	693b      	ldr	r3, [r7, #16]
 8002694:	1ad3      	subs	r3, r2, r3
 8002696:	2b64      	cmp	r3, #100	@ 0x64
 8002698:	d901      	bls.n	800269e <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 800269a:	2303      	movs	r3, #3
 800269c:	e28d      	b.n	8002bba <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800269e:	4b93      	ldr	r3, [pc, #588]	@ (80028ec <HAL_RCC_OscConfig+0x32c>)
 80026a0:	681a      	ldr	r2, [r3, #0]
 80026a2:	2380      	movs	r3, #128	@ 0x80
 80026a4:	029b      	lsls	r3, r3, #10
 80026a6:	4013      	ands	r3, r2
 80026a8:	d0f0      	beq.n	800268c <HAL_RCC_OscConfig+0xcc>
 80026aa:	e015      	b.n	80026d8 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026ac:	f7ff f9d6 	bl	8001a5c <HAL_GetTick>
 80026b0:	0003      	movs	r3, r0
 80026b2:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80026b4:	e008      	b.n	80026c8 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80026b6:	f7ff f9d1 	bl	8001a5c <HAL_GetTick>
 80026ba:	0002      	movs	r2, r0
 80026bc:	693b      	ldr	r3, [r7, #16]
 80026be:	1ad3      	subs	r3, r2, r3
 80026c0:	2b64      	cmp	r3, #100	@ 0x64
 80026c2:	d901      	bls.n	80026c8 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 80026c4:	2303      	movs	r3, #3
 80026c6:	e278      	b.n	8002bba <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80026c8:	4b88      	ldr	r3, [pc, #544]	@ (80028ec <HAL_RCC_OscConfig+0x32c>)
 80026ca:	681a      	ldr	r2, [r3, #0]
 80026cc:	2380      	movs	r3, #128	@ 0x80
 80026ce:	029b      	lsls	r3, r3, #10
 80026d0:	4013      	ands	r3, r2
 80026d2:	d1f0      	bne.n	80026b6 <HAL_RCC_OscConfig+0xf6>
 80026d4:	e000      	b.n	80026d8 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80026d6:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	2202      	movs	r2, #2
 80026de:	4013      	ands	r3, r2
 80026e0:	d100      	bne.n	80026e4 <HAL_RCC_OscConfig+0x124>
 80026e2:	e099      	b.n	8002818 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80026e4:	4b81      	ldr	r3, [pc, #516]	@ (80028ec <HAL_RCC_OscConfig+0x32c>)
 80026e6:	689b      	ldr	r3, [r3, #8]
 80026e8:	2238      	movs	r2, #56	@ 0x38
 80026ea:	4013      	ands	r3, r2
 80026ec:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80026ee:	4b7f      	ldr	r3, [pc, #508]	@ (80028ec <HAL_RCC_OscConfig+0x32c>)
 80026f0:	68db      	ldr	r3, [r3, #12]
 80026f2:	2203      	movs	r2, #3
 80026f4:	4013      	ands	r3, r2
 80026f6:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 80026f8:	69bb      	ldr	r3, [r7, #24]
 80026fa:	2b10      	cmp	r3, #16
 80026fc:	d102      	bne.n	8002704 <HAL_RCC_OscConfig+0x144>
 80026fe:	697b      	ldr	r3, [r7, #20]
 8002700:	2b02      	cmp	r3, #2
 8002702:	d002      	beq.n	800270a <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8002704:	69bb      	ldr	r3, [r7, #24]
 8002706:	2b00      	cmp	r3, #0
 8002708:	d135      	bne.n	8002776 <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800270a:	4b78      	ldr	r3, [pc, #480]	@ (80028ec <HAL_RCC_OscConfig+0x32c>)
 800270c:	681a      	ldr	r2, [r3, #0]
 800270e:	2380      	movs	r3, #128	@ 0x80
 8002710:	00db      	lsls	r3, r3, #3
 8002712:	4013      	ands	r3, r2
 8002714:	d005      	beq.n	8002722 <HAL_RCC_OscConfig+0x162>
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	68db      	ldr	r3, [r3, #12]
 800271a:	2b00      	cmp	r3, #0
 800271c:	d101      	bne.n	8002722 <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 800271e:	2301      	movs	r3, #1
 8002720:	e24b      	b.n	8002bba <HAL_RCC_OscConfig+0x5fa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002722:	4b72      	ldr	r3, [pc, #456]	@ (80028ec <HAL_RCC_OscConfig+0x32c>)
 8002724:	685b      	ldr	r3, [r3, #4]
 8002726:	4a74      	ldr	r2, [pc, #464]	@ (80028f8 <HAL_RCC_OscConfig+0x338>)
 8002728:	4013      	ands	r3, r2
 800272a:	0019      	movs	r1, r3
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	695b      	ldr	r3, [r3, #20]
 8002730:	021a      	lsls	r2, r3, #8
 8002732:	4b6e      	ldr	r3, [pc, #440]	@ (80028ec <HAL_RCC_OscConfig+0x32c>)
 8002734:	430a      	orrs	r2, r1
 8002736:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002738:	69bb      	ldr	r3, [r7, #24]
 800273a:	2b00      	cmp	r3, #0
 800273c:	d112      	bne.n	8002764 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800273e:	4b6b      	ldr	r3, [pc, #428]	@ (80028ec <HAL_RCC_OscConfig+0x32c>)
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	4a6e      	ldr	r2, [pc, #440]	@ (80028fc <HAL_RCC_OscConfig+0x33c>)
 8002744:	4013      	ands	r3, r2
 8002746:	0019      	movs	r1, r3
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	691a      	ldr	r2, [r3, #16]
 800274c:	4b67      	ldr	r3, [pc, #412]	@ (80028ec <HAL_RCC_OscConfig+0x32c>)
 800274e:	430a      	orrs	r2, r1
 8002750:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8002752:	4b66      	ldr	r3, [pc, #408]	@ (80028ec <HAL_RCC_OscConfig+0x32c>)
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	0adb      	lsrs	r3, r3, #11
 8002758:	2207      	movs	r2, #7
 800275a:	4013      	ands	r3, r2
 800275c:	4a68      	ldr	r2, [pc, #416]	@ (8002900 <HAL_RCC_OscConfig+0x340>)
 800275e:	40da      	lsrs	r2, r3
 8002760:	4b68      	ldr	r3, [pc, #416]	@ (8002904 <HAL_RCC_OscConfig+0x344>)
 8002762:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8002764:	4b68      	ldr	r3, [pc, #416]	@ (8002908 <HAL_RCC_OscConfig+0x348>)
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	0018      	movs	r0, r3
 800276a:	f7ff f91b 	bl	80019a4 <HAL_InitTick>
 800276e:	1e03      	subs	r3, r0, #0
 8002770:	d051      	beq.n	8002816 <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 8002772:	2301      	movs	r3, #1
 8002774:	e221      	b.n	8002bba <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	68db      	ldr	r3, [r3, #12]
 800277a:	2b00      	cmp	r3, #0
 800277c:	d030      	beq.n	80027e0 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800277e:	4b5b      	ldr	r3, [pc, #364]	@ (80028ec <HAL_RCC_OscConfig+0x32c>)
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	4a5e      	ldr	r2, [pc, #376]	@ (80028fc <HAL_RCC_OscConfig+0x33c>)
 8002784:	4013      	ands	r3, r2
 8002786:	0019      	movs	r1, r3
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	691a      	ldr	r2, [r3, #16]
 800278c:	4b57      	ldr	r3, [pc, #348]	@ (80028ec <HAL_RCC_OscConfig+0x32c>)
 800278e:	430a      	orrs	r2, r1
 8002790:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8002792:	4b56      	ldr	r3, [pc, #344]	@ (80028ec <HAL_RCC_OscConfig+0x32c>)
 8002794:	681a      	ldr	r2, [r3, #0]
 8002796:	4b55      	ldr	r3, [pc, #340]	@ (80028ec <HAL_RCC_OscConfig+0x32c>)
 8002798:	2180      	movs	r1, #128	@ 0x80
 800279a:	0049      	lsls	r1, r1, #1
 800279c:	430a      	orrs	r2, r1
 800279e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80027a0:	f7ff f95c 	bl	8001a5c <HAL_GetTick>
 80027a4:	0003      	movs	r3, r0
 80027a6:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80027a8:	e008      	b.n	80027bc <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80027aa:	f7ff f957 	bl	8001a5c <HAL_GetTick>
 80027ae:	0002      	movs	r2, r0
 80027b0:	693b      	ldr	r3, [r7, #16]
 80027b2:	1ad3      	subs	r3, r2, r3
 80027b4:	2b02      	cmp	r3, #2
 80027b6:	d901      	bls.n	80027bc <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 80027b8:	2303      	movs	r3, #3
 80027ba:	e1fe      	b.n	8002bba <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80027bc:	4b4b      	ldr	r3, [pc, #300]	@ (80028ec <HAL_RCC_OscConfig+0x32c>)
 80027be:	681a      	ldr	r2, [r3, #0]
 80027c0:	2380      	movs	r3, #128	@ 0x80
 80027c2:	00db      	lsls	r3, r3, #3
 80027c4:	4013      	ands	r3, r2
 80027c6:	d0f0      	beq.n	80027aa <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80027c8:	4b48      	ldr	r3, [pc, #288]	@ (80028ec <HAL_RCC_OscConfig+0x32c>)
 80027ca:	685b      	ldr	r3, [r3, #4]
 80027cc:	4a4a      	ldr	r2, [pc, #296]	@ (80028f8 <HAL_RCC_OscConfig+0x338>)
 80027ce:	4013      	ands	r3, r2
 80027d0:	0019      	movs	r1, r3
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	695b      	ldr	r3, [r3, #20]
 80027d6:	021a      	lsls	r2, r3, #8
 80027d8:	4b44      	ldr	r3, [pc, #272]	@ (80028ec <HAL_RCC_OscConfig+0x32c>)
 80027da:	430a      	orrs	r2, r1
 80027dc:	605a      	str	r2, [r3, #4]
 80027de:	e01b      	b.n	8002818 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 80027e0:	4b42      	ldr	r3, [pc, #264]	@ (80028ec <HAL_RCC_OscConfig+0x32c>)
 80027e2:	681a      	ldr	r2, [r3, #0]
 80027e4:	4b41      	ldr	r3, [pc, #260]	@ (80028ec <HAL_RCC_OscConfig+0x32c>)
 80027e6:	4949      	ldr	r1, [pc, #292]	@ (800290c <HAL_RCC_OscConfig+0x34c>)
 80027e8:	400a      	ands	r2, r1
 80027ea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80027ec:	f7ff f936 	bl	8001a5c <HAL_GetTick>
 80027f0:	0003      	movs	r3, r0
 80027f2:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80027f4:	e008      	b.n	8002808 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80027f6:	f7ff f931 	bl	8001a5c <HAL_GetTick>
 80027fa:	0002      	movs	r2, r0
 80027fc:	693b      	ldr	r3, [r7, #16]
 80027fe:	1ad3      	subs	r3, r2, r3
 8002800:	2b02      	cmp	r3, #2
 8002802:	d901      	bls.n	8002808 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8002804:	2303      	movs	r3, #3
 8002806:	e1d8      	b.n	8002bba <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002808:	4b38      	ldr	r3, [pc, #224]	@ (80028ec <HAL_RCC_OscConfig+0x32c>)
 800280a:	681a      	ldr	r2, [r3, #0]
 800280c:	2380      	movs	r3, #128	@ 0x80
 800280e:	00db      	lsls	r3, r3, #3
 8002810:	4013      	ands	r3, r2
 8002812:	d1f0      	bne.n	80027f6 <HAL_RCC_OscConfig+0x236>
 8002814:	e000      	b.n	8002818 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002816:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	2208      	movs	r2, #8
 800281e:	4013      	ands	r3, r2
 8002820:	d047      	beq.n	80028b2 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8002822:	4b32      	ldr	r3, [pc, #200]	@ (80028ec <HAL_RCC_OscConfig+0x32c>)
 8002824:	689b      	ldr	r3, [r3, #8]
 8002826:	2238      	movs	r2, #56	@ 0x38
 8002828:	4013      	ands	r3, r2
 800282a:	2b18      	cmp	r3, #24
 800282c:	d10a      	bne.n	8002844 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 800282e:	4b2f      	ldr	r3, [pc, #188]	@ (80028ec <HAL_RCC_OscConfig+0x32c>)
 8002830:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002832:	2202      	movs	r2, #2
 8002834:	4013      	ands	r3, r2
 8002836:	d03c      	beq.n	80028b2 <HAL_RCC_OscConfig+0x2f2>
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	699b      	ldr	r3, [r3, #24]
 800283c:	2b00      	cmp	r3, #0
 800283e:	d138      	bne.n	80028b2 <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 8002840:	2301      	movs	r3, #1
 8002842:	e1ba      	b.n	8002bba <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	699b      	ldr	r3, [r3, #24]
 8002848:	2b00      	cmp	r3, #0
 800284a:	d019      	beq.n	8002880 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 800284c:	4b27      	ldr	r3, [pc, #156]	@ (80028ec <HAL_RCC_OscConfig+0x32c>)
 800284e:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002850:	4b26      	ldr	r3, [pc, #152]	@ (80028ec <HAL_RCC_OscConfig+0x32c>)
 8002852:	2101      	movs	r1, #1
 8002854:	430a      	orrs	r2, r1
 8002856:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002858:	f7ff f900 	bl	8001a5c <HAL_GetTick>
 800285c:	0003      	movs	r3, r0
 800285e:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002860:	e008      	b.n	8002874 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002862:	f7ff f8fb 	bl	8001a5c <HAL_GetTick>
 8002866:	0002      	movs	r2, r0
 8002868:	693b      	ldr	r3, [r7, #16]
 800286a:	1ad3      	subs	r3, r2, r3
 800286c:	2b02      	cmp	r3, #2
 800286e:	d901      	bls.n	8002874 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8002870:	2303      	movs	r3, #3
 8002872:	e1a2      	b.n	8002bba <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002874:	4b1d      	ldr	r3, [pc, #116]	@ (80028ec <HAL_RCC_OscConfig+0x32c>)
 8002876:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002878:	2202      	movs	r2, #2
 800287a:	4013      	ands	r3, r2
 800287c:	d0f1      	beq.n	8002862 <HAL_RCC_OscConfig+0x2a2>
 800287e:	e018      	b.n	80028b2 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8002880:	4b1a      	ldr	r3, [pc, #104]	@ (80028ec <HAL_RCC_OscConfig+0x32c>)
 8002882:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002884:	4b19      	ldr	r3, [pc, #100]	@ (80028ec <HAL_RCC_OscConfig+0x32c>)
 8002886:	2101      	movs	r1, #1
 8002888:	438a      	bics	r2, r1
 800288a:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800288c:	f7ff f8e6 	bl	8001a5c <HAL_GetTick>
 8002890:	0003      	movs	r3, r0
 8002892:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002894:	e008      	b.n	80028a8 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002896:	f7ff f8e1 	bl	8001a5c <HAL_GetTick>
 800289a:	0002      	movs	r2, r0
 800289c:	693b      	ldr	r3, [r7, #16]
 800289e:	1ad3      	subs	r3, r2, r3
 80028a0:	2b02      	cmp	r3, #2
 80028a2:	d901      	bls.n	80028a8 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 80028a4:	2303      	movs	r3, #3
 80028a6:	e188      	b.n	8002bba <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80028a8:	4b10      	ldr	r3, [pc, #64]	@ (80028ec <HAL_RCC_OscConfig+0x32c>)
 80028aa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80028ac:	2202      	movs	r2, #2
 80028ae:	4013      	ands	r3, r2
 80028b0:	d1f1      	bne.n	8002896 <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	2204      	movs	r2, #4
 80028b8:	4013      	ands	r3, r2
 80028ba:	d100      	bne.n	80028be <HAL_RCC_OscConfig+0x2fe>
 80028bc:	e0c6      	b.n	8002a4c <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 80028be:	231f      	movs	r3, #31
 80028c0:	18fb      	adds	r3, r7, r3
 80028c2:	2200      	movs	r2, #0
 80028c4:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 80028c6:	4b09      	ldr	r3, [pc, #36]	@ (80028ec <HAL_RCC_OscConfig+0x32c>)
 80028c8:	689b      	ldr	r3, [r3, #8]
 80028ca:	2238      	movs	r2, #56	@ 0x38
 80028cc:	4013      	ands	r3, r2
 80028ce:	2b20      	cmp	r3, #32
 80028d0:	d11e      	bne.n	8002910 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 80028d2:	4b06      	ldr	r3, [pc, #24]	@ (80028ec <HAL_RCC_OscConfig+0x32c>)
 80028d4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80028d6:	2202      	movs	r2, #2
 80028d8:	4013      	ands	r3, r2
 80028da:	d100      	bne.n	80028de <HAL_RCC_OscConfig+0x31e>
 80028dc:	e0b6      	b.n	8002a4c <HAL_RCC_OscConfig+0x48c>
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	689b      	ldr	r3, [r3, #8]
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d000      	beq.n	80028e8 <HAL_RCC_OscConfig+0x328>
 80028e6:	e0b1      	b.n	8002a4c <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 80028e8:	2301      	movs	r3, #1
 80028ea:	e166      	b.n	8002bba <HAL_RCC_OscConfig+0x5fa>
 80028ec:	40021000 	.word	0x40021000
 80028f0:	fffeffff 	.word	0xfffeffff
 80028f4:	fffbffff 	.word	0xfffbffff
 80028f8:	ffff80ff 	.word	0xffff80ff
 80028fc:	ffffc7ff 	.word	0xffffc7ff
 8002900:	00f42400 	.word	0x00f42400
 8002904:	20000008 	.word	0x20000008
 8002908:	2000000c 	.word	0x2000000c
 800290c:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002910:	4bac      	ldr	r3, [pc, #688]	@ (8002bc4 <HAL_RCC_OscConfig+0x604>)
 8002912:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002914:	2380      	movs	r3, #128	@ 0x80
 8002916:	055b      	lsls	r3, r3, #21
 8002918:	4013      	ands	r3, r2
 800291a:	d101      	bne.n	8002920 <HAL_RCC_OscConfig+0x360>
 800291c:	2301      	movs	r3, #1
 800291e:	e000      	b.n	8002922 <HAL_RCC_OscConfig+0x362>
 8002920:	2300      	movs	r3, #0
 8002922:	2b00      	cmp	r3, #0
 8002924:	d011      	beq.n	800294a <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8002926:	4ba7      	ldr	r3, [pc, #668]	@ (8002bc4 <HAL_RCC_OscConfig+0x604>)
 8002928:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800292a:	4ba6      	ldr	r3, [pc, #664]	@ (8002bc4 <HAL_RCC_OscConfig+0x604>)
 800292c:	2180      	movs	r1, #128	@ 0x80
 800292e:	0549      	lsls	r1, r1, #21
 8002930:	430a      	orrs	r2, r1
 8002932:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002934:	4ba3      	ldr	r3, [pc, #652]	@ (8002bc4 <HAL_RCC_OscConfig+0x604>)
 8002936:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002938:	2380      	movs	r3, #128	@ 0x80
 800293a:	055b      	lsls	r3, r3, #21
 800293c:	4013      	ands	r3, r2
 800293e:	60fb      	str	r3, [r7, #12]
 8002940:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8002942:	231f      	movs	r3, #31
 8002944:	18fb      	adds	r3, r7, r3
 8002946:	2201      	movs	r2, #1
 8002948:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800294a:	4b9f      	ldr	r3, [pc, #636]	@ (8002bc8 <HAL_RCC_OscConfig+0x608>)
 800294c:	681a      	ldr	r2, [r3, #0]
 800294e:	2380      	movs	r3, #128	@ 0x80
 8002950:	005b      	lsls	r3, r3, #1
 8002952:	4013      	ands	r3, r2
 8002954:	d11a      	bne.n	800298c <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002956:	4b9c      	ldr	r3, [pc, #624]	@ (8002bc8 <HAL_RCC_OscConfig+0x608>)
 8002958:	681a      	ldr	r2, [r3, #0]
 800295a:	4b9b      	ldr	r3, [pc, #620]	@ (8002bc8 <HAL_RCC_OscConfig+0x608>)
 800295c:	2180      	movs	r1, #128	@ 0x80
 800295e:	0049      	lsls	r1, r1, #1
 8002960:	430a      	orrs	r2, r1
 8002962:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8002964:	f7ff f87a 	bl	8001a5c <HAL_GetTick>
 8002968:	0003      	movs	r3, r0
 800296a:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800296c:	e008      	b.n	8002980 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800296e:	f7ff f875 	bl	8001a5c <HAL_GetTick>
 8002972:	0002      	movs	r2, r0
 8002974:	693b      	ldr	r3, [r7, #16]
 8002976:	1ad3      	subs	r3, r2, r3
 8002978:	2b02      	cmp	r3, #2
 800297a:	d901      	bls.n	8002980 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 800297c:	2303      	movs	r3, #3
 800297e:	e11c      	b.n	8002bba <HAL_RCC_OscConfig+0x5fa>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002980:	4b91      	ldr	r3, [pc, #580]	@ (8002bc8 <HAL_RCC_OscConfig+0x608>)
 8002982:	681a      	ldr	r2, [r3, #0]
 8002984:	2380      	movs	r3, #128	@ 0x80
 8002986:	005b      	lsls	r3, r3, #1
 8002988:	4013      	ands	r3, r2
 800298a:	d0f0      	beq.n	800296e <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	689b      	ldr	r3, [r3, #8]
 8002990:	2b01      	cmp	r3, #1
 8002992:	d106      	bne.n	80029a2 <HAL_RCC_OscConfig+0x3e2>
 8002994:	4b8b      	ldr	r3, [pc, #556]	@ (8002bc4 <HAL_RCC_OscConfig+0x604>)
 8002996:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002998:	4b8a      	ldr	r3, [pc, #552]	@ (8002bc4 <HAL_RCC_OscConfig+0x604>)
 800299a:	2101      	movs	r1, #1
 800299c:	430a      	orrs	r2, r1
 800299e:	65da      	str	r2, [r3, #92]	@ 0x5c
 80029a0:	e01c      	b.n	80029dc <HAL_RCC_OscConfig+0x41c>
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	689b      	ldr	r3, [r3, #8]
 80029a6:	2b05      	cmp	r3, #5
 80029a8:	d10c      	bne.n	80029c4 <HAL_RCC_OscConfig+0x404>
 80029aa:	4b86      	ldr	r3, [pc, #536]	@ (8002bc4 <HAL_RCC_OscConfig+0x604>)
 80029ac:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80029ae:	4b85      	ldr	r3, [pc, #532]	@ (8002bc4 <HAL_RCC_OscConfig+0x604>)
 80029b0:	2104      	movs	r1, #4
 80029b2:	430a      	orrs	r2, r1
 80029b4:	65da      	str	r2, [r3, #92]	@ 0x5c
 80029b6:	4b83      	ldr	r3, [pc, #524]	@ (8002bc4 <HAL_RCC_OscConfig+0x604>)
 80029b8:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80029ba:	4b82      	ldr	r3, [pc, #520]	@ (8002bc4 <HAL_RCC_OscConfig+0x604>)
 80029bc:	2101      	movs	r1, #1
 80029be:	430a      	orrs	r2, r1
 80029c0:	65da      	str	r2, [r3, #92]	@ 0x5c
 80029c2:	e00b      	b.n	80029dc <HAL_RCC_OscConfig+0x41c>
 80029c4:	4b7f      	ldr	r3, [pc, #508]	@ (8002bc4 <HAL_RCC_OscConfig+0x604>)
 80029c6:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80029c8:	4b7e      	ldr	r3, [pc, #504]	@ (8002bc4 <HAL_RCC_OscConfig+0x604>)
 80029ca:	2101      	movs	r1, #1
 80029cc:	438a      	bics	r2, r1
 80029ce:	65da      	str	r2, [r3, #92]	@ 0x5c
 80029d0:	4b7c      	ldr	r3, [pc, #496]	@ (8002bc4 <HAL_RCC_OscConfig+0x604>)
 80029d2:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80029d4:	4b7b      	ldr	r3, [pc, #492]	@ (8002bc4 <HAL_RCC_OscConfig+0x604>)
 80029d6:	2104      	movs	r1, #4
 80029d8:	438a      	bics	r2, r1
 80029da:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	689b      	ldr	r3, [r3, #8]
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	d014      	beq.n	8002a0e <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029e4:	f7ff f83a 	bl	8001a5c <HAL_GetTick>
 80029e8:	0003      	movs	r3, r0
 80029ea:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80029ec:	e009      	b.n	8002a02 <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80029ee:	f7ff f835 	bl	8001a5c <HAL_GetTick>
 80029f2:	0002      	movs	r2, r0
 80029f4:	693b      	ldr	r3, [r7, #16]
 80029f6:	1ad3      	subs	r3, r2, r3
 80029f8:	4a74      	ldr	r2, [pc, #464]	@ (8002bcc <HAL_RCC_OscConfig+0x60c>)
 80029fa:	4293      	cmp	r3, r2
 80029fc:	d901      	bls.n	8002a02 <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 80029fe:	2303      	movs	r3, #3
 8002a00:	e0db      	b.n	8002bba <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002a02:	4b70      	ldr	r3, [pc, #448]	@ (8002bc4 <HAL_RCC_OscConfig+0x604>)
 8002a04:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a06:	2202      	movs	r2, #2
 8002a08:	4013      	ands	r3, r2
 8002a0a:	d0f0      	beq.n	80029ee <HAL_RCC_OscConfig+0x42e>
 8002a0c:	e013      	b.n	8002a36 <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a0e:	f7ff f825 	bl	8001a5c <HAL_GetTick>
 8002a12:	0003      	movs	r3, r0
 8002a14:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002a16:	e009      	b.n	8002a2c <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002a18:	f7ff f820 	bl	8001a5c <HAL_GetTick>
 8002a1c:	0002      	movs	r2, r0
 8002a1e:	693b      	ldr	r3, [r7, #16]
 8002a20:	1ad3      	subs	r3, r2, r3
 8002a22:	4a6a      	ldr	r2, [pc, #424]	@ (8002bcc <HAL_RCC_OscConfig+0x60c>)
 8002a24:	4293      	cmp	r3, r2
 8002a26:	d901      	bls.n	8002a2c <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8002a28:	2303      	movs	r3, #3
 8002a2a:	e0c6      	b.n	8002bba <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002a2c:	4b65      	ldr	r3, [pc, #404]	@ (8002bc4 <HAL_RCC_OscConfig+0x604>)
 8002a2e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a30:	2202      	movs	r2, #2
 8002a32:	4013      	ands	r3, r2
 8002a34:	d1f0      	bne.n	8002a18 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8002a36:	231f      	movs	r3, #31
 8002a38:	18fb      	adds	r3, r7, r3
 8002a3a:	781b      	ldrb	r3, [r3, #0]
 8002a3c:	2b01      	cmp	r3, #1
 8002a3e:	d105      	bne.n	8002a4c <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8002a40:	4b60      	ldr	r3, [pc, #384]	@ (8002bc4 <HAL_RCC_OscConfig+0x604>)
 8002a42:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002a44:	4b5f      	ldr	r3, [pc, #380]	@ (8002bc4 <HAL_RCC_OscConfig+0x604>)
 8002a46:	4962      	ldr	r1, [pc, #392]	@ (8002bd0 <HAL_RCC_OscConfig+0x610>)
 8002a48:	400a      	ands	r2, r1
 8002a4a:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	69db      	ldr	r3, [r3, #28]
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d100      	bne.n	8002a56 <HAL_RCC_OscConfig+0x496>
 8002a54:	e0b0      	b.n	8002bb8 <HAL_RCC_OscConfig+0x5f8>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002a56:	4b5b      	ldr	r3, [pc, #364]	@ (8002bc4 <HAL_RCC_OscConfig+0x604>)
 8002a58:	689b      	ldr	r3, [r3, #8]
 8002a5a:	2238      	movs	r2, #56	@ 0x38
 8002a5c:	4013      	ands	r3, r2
 8002a5e:	2b10      	cmp	r3, #16
 8002a60:	d100      	bne.n	8002a64 <HAL_RCC_OscConfig+0x4a4>
 8002a62:	e078      	b.n	8002b56 <HAL_RCC_OscConfig+0x596>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	69db      	ldr	r3, [r3, #28]
 8002a68:	2b02      	cmp	r3, #2
 8002a6a:	d153      	bne.n	8002b14 <HAL_RCC_OscConfig+0x554>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a6c:	4b55      	ldr	r3, [pc, #340]	@ (8002bc4 <HAL_RCC_OscConfig+0x604>)
 8002a6e:	681a      	ldr	r2, [r3, #0]
 8002a70:	4b54      	ldr	r3, [pc, #336]	@ (8002bc4 <HAL_RCC_OscConfig+0x604>)
 8002a72:	4958      	ldr	r1, [pc, #352]	@ (8002bd4 <HAL_RCC_OscConfig+0x614>)
 8002a74:	400a      	ands	r2, r1
 8002a76:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a78:	f7fe fff0 	bl	8001a5c <HAL_GetTick>
 8002a7c:	0003      	movs	r3, r0
 8002a7e:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002a80:	e008      	b.n	8002a94 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a82:	f7fe ffeb 	bl	8001a5c <HAL_GetTick>
 8002a86:	0002      	movs	r2, r0
 8002a88:	693b      	ldr	r3, [r7, #16]
 8002a8a:	1ad3      	subs	r3, r2, r3
 8002a8c:	2b02      	cmp	r3, #2
 8002a8e:	d901      	bls.n	8002a94 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 8002a90:	2303      	movs	r3, #3
 8002a92:	e092      	b.n	8002bba <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002a94:	4b4b      	ldr	r3, [pc, #300]	@ (8002bc4 <HAL_RCC_OscConfig+0x604>)
 8002a96:	681a      	ldr	r2, [r3, #0]
 8002a98:	2380      	movs	r3, #128	@ 0x80
 8002a9a:	049b      	lsls	r3, r3, #18
 8002a9c:	4013      	ands	r3, r2
 8002a9e:	d1f0      	bne.n	8002a82 <HAL_RCC_OscConfig+0x4c2>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else /* !RCC_PLLQ_SUPPORT */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002aa0:	4b48      	ldr	r3, [pc, #288]	@ (8002bc4 <HAL_RCC_OscConfig+0x604>)
 8002aa2:	68db      	ldr	r3, [r3, #12]
 8002aa4:	4a4c      	ldr	r2, [pc, #304]	@ (8002bd8 <HAL_RCC_OscConfig+0x618>)
 8002aa6:	4013      	ands	r3, r2
 8002aa8:	0019      	movs	r1, r3
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	6a1a      	ldr	r2, [r3, #32]
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ab2:	431a      	orrs	r2, r3
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ab8:	021b      	lsls	r3, r3, #8
 8002aba:	431a      	orrs	r2, r3
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ac0:	431a      	orrs	r2, r3
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ac6:	431a      	orrs	r2, r3
 8002ac8:	4b3e      	ldr	r3, [pc, #248]	@ (8002bc4 <HAL_RCC_OscConfig+0x604>)
 8002aca:	430a      	orrs	r2, r1
 8002acc:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002ace:	4b3d      	ldr	r3, [pc, #244]	@ (8002bc4 <HAL_RCC_OscConfig+0x604>)
 8002ad0:	681a      	ldr	r2, [r3, #0]
 8002ad2:	4b3c      	ldr	r3, [pc, #240]	@ (8002bc4 <HAL_RCC_OscConfig+0x604>)
 8002ad4:	2180      	movs	r1, #128	@ 0x80
 8002ad6:	0449      	lsls	r1, r1, #17
 8002ad8:	430a      	orrs	r2, r1
 8002ada:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8002adc:	4b39      	ldr	r3, [pc, #228]	@ (8002bc4 <HAL_RCC_OscConfig+0x604>)
 8002ade:	68da      	ldr	r2, [r3, #12]
 8002ae0:	4b38      	ldr	r3, [pc, #224]	@ (8002bc4 <HAL_RCC_OscConfig+0x604>)
 8002ae2:	2180      	movs	r1, #128	@ 0x80
 8002ae4:	0549      	lsls	r1, r1, #21
 8002ae6:	430a      	orrs	r2, r1
 8002ae8:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002aea:	f7fe ffb7 	bl	8001a5c <HAL_GetTick>
 8002aee:	0003      	movs	r3, r0
 8002af0:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002af2:	e008      	b.n	8002b06 <HAL_RCC_OscConfig+0x546>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002af4:	f7fe ffb2 	bl	8001a5c <HAL_GetTick>
 8002af8:	0002      	movs	r2, r0
 8002afa:	693b      	ldr	r3, [r7, #16]
 8002afc:	1ad3      	subs	r3, r2, r3
 8002afe:	2b02      	cmp	r3, #2
 8002b00:	d901      	bls.n	8002b06 <HAL_RCC_OscConfig+0x546>
          {
            return HAL_TIMEOUT;
 8002b02:	2303      	movs	r3, #3
 8002b04:	e059      	b.n	8002bba <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002b06:	4b2f      	ldr	r3, [pc, #188]	@ (8002bc4 <HAL_RCC_OscConfig+0x604>)
 8002b08:	681a      	ldr	r2, [r3, #0]
 8002b0a:	2380      	movs	r3, #128	@ 0x80
 8002b0c:	049b      	lsls	r3, r3, #18
 8002b0e:	4013      	ands	r3, r2
 8002b10:	d0f0      	beq.n	8002af4 <HAL_RCC_OscConfig+0x534>
 8002b12:	e051      	b.n	8002bb8 <HAL_RCC_OscConfig+0x5f8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002b14:	4b2b      	ldr	r3, [pc, #172]	@ (8002bc4 <HAL_RCC_OscConfig+0x604>)
 8002b16:	681a      	ldr	r2, [r3, #0]
 8002b18:	4b2a      	ldr	r3, [pc, #168]	@ (8002bc4 <HAL_RCC_OscConfig+0x604>)
 8002b1a:	492e      	ldr	r1, [pc, #184]	@ (8002bd4 <HAL_RCC_OscConfig+0x614>)
 8002b1c:	400a      	ands	r2, r1
 8002b1e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b20:	f7fe ff9c 	bl	8001a5c <HAL_GetTick>
 8002b24:	0003      	movs	r3, r0
 8002b26:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002b28:	e008      	b.n	8002b3c <HAL_RCC_OscConfig+0x57c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b2a:	f7fe ff97 	bl	8001a5c <HAL_GetTick>
 8002b2e:	0002      	movs	r2, r0
 8002b30:	693b      	ldr	r3, [r7, #16]
 8002b32:	1ad3      	subs	r3, r2, r3
 8002b34:	2b02      	cmp	r3, #2
 8002b36:	d901      	bls.n	8002b3c <HAL_RCC_OscConfig+0x57c>
          {
            return HAL_TIMEOUT;
 8002b38:	2303      	movs	r3, #3
 8002b3a:	e03e      	b.n	8002bba <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002b3c:	4b21      	ldr	r3, [pc, #132]	@ (8002bc4 <HAL_RCC_OscConfig+0x604>)
 8002b3e:	681a      	ldr	r2, [r3, #0]
 8002b40:	2380      	movs	r3, #128	@ 0x80
 8002b42:	049b      	lsls	r3, r3, #18
 8002b44:	4013      	ands	r3, r2
 8002b46:	d1f0      	bne.n	8002b2a <HAL_RCC_OscConfig+0x56a>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
#else
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLREN);
 8002b48:	4b1e      	ldr	r3, [pc, #120]	@ (8002bc4 <HAL_RCC_OscConfig+0x604>)
 8002b4a:	68da      	ldr	r2, [r3, #12]
 8002b4c:	4b1d      	ldr	r3, [pc, #116]	@ (8002bc4 <HAL_RCC_OscConfig+0x604>)
 8002b4e:	4923      	ldr	r1, [pc, #140]	@ (8002bdc <HAL_RCC_OscConfig+0x61c>)
 8002b50:	400a      	ands	r2, r1
 8002b52:	60da      	str	r2, [r3, #12]
 8002b54:	e030      	b.n	8002bb8 <HAL_RCC_OscConfig+0x5f8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	69db      	ldr	r3, [r3, #28]
 8002b5a:	2b01      	cmp	r3, #1
 8002b5c:	d101      	bne.n	8002b62 <HAL_RCC_OscConfig+0x5a2>
      {
        return HAL_ERROR;
 8002b5e:	2301      	movs	r3, #1
 8002b60:	e02b      	b.n	8002bba <HAL_RCC_OscConfig+0x5fa>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8002b62:	4b18      	ldr	r3, [pc, #96]	@ (8002bc4 <HAL_RCC_OscConfig+0x604>)
 8002b64:	68db      	ldr	r3, [r3, #12]
 8002b66:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b68:	697b      	ldr	r3, [r7, #20]
 8002b6a:	2203      	movs	r2, #3
 8002b6c:	401a      	ands	r2, r3
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	6a1b      	ldr	r3, [r3, #32]
 8002b72:	429a      	cmp	r2, r3
 8002b74:	d11e      	bne.n	8002bb4 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002b76:	697b      	ldr	r3, [r7, #20]
 8002b78:	2270      	movs	r2, #112	@ 0x70
 8002b7a:	401a      	ands	r2, r3
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b80:	429a      	cmp	r2, r3
 8002b82:	d117      	bne.n	8002bb4 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002b84:	697a      	ldr	r2, [r7, #20]
 8002b86:	23fe      	movs	r3, #254	@ 0xfe
 8002b88:	01db      	lsls	r3, r3, #7
 8002b8a:	401a      	ands	r2, r3
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b90:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002b92:	429a      	cmp	r2, r3
 8002b94:	d10e      	bne.n	8002bb4 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002b96:	697a      	ldr	r2, [r7, #20]
 8002b98:	23f8      	movs	r3, #248	@ 0xf8
 8002b9a:	039b      	lsls	r3, r3, #14
 8002b9c:	401a      	ands	r2, r3
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002ba2:	429a      	cmp	r2, r3
 8002ba4:	d106      	bne.n	8002bb4 <HAL_RCC_OscConfig+0x5f4>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8002ba6:	697b      	ldr	r3, [r7, #20]
 8002ba8:	0f5b      	lsrs	r3, r3, #29
 8002baa:	075a      	lsls	r2, r3, #29
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002bb0:	429a      	cmp	r2, r3
 8002bb2:	d001      	beq.n	8002bb8 <HAL_RCC_OscConfig+0x5f8>
        {
          return HAL_ERROR;
 8002bb4:	2301      	movs	r3, #1
 8002bb6:	e000      	b.n	8002bba <HAL_RCC_OscConfig+0x5fa>
        }
      }
    }
  }
  return HAL_OK;
 8002bb8:	2300      	movs	r3, #0
}
 8002bba:	0018      	movs	r0, r3
 8002bbc:	46bd      	mov	sp, r7
 8002bbe:	b008      	add	sp, #32
 8002bc0:	bd80      	pop	{r7, pc}
 8002bc2:	46c0      	nop			@ (mov r8, r8)
 8002bc4:	40021000 	.word	0x40021000
 8002bc8:	40007000 	.word	0x40007000
 8002bcc:	00001388 	.word	0x00001388
 8002bd0:	efffffff 	.word	0xefffffff
 8002bd4:	feffffff 	.word	0xfeffffff
 8002bd8:	1fc1808c 	.word	0x1fc1808c
 8002bdc:	effefffc 	.word	0xeffefffc

08002be0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002be0:	b580      	push	{r7, lr}
 8002be2:	b084      	sub	sp, #16
 8002be4:	af00      	add	r7, sp, #0
 8002be6:	6078      	str	r0, [r7, #4]
 8002be8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	d101      	bne.n	8002bf4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002bf0:	2301      	movs	r3, #1
 8002bf2:	e0e9      	b.n	8002dc8 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002bf4:	4b76      	ldr	r3, [pc, #472]	@ (8002dd0 <HAL_RCC_ClockConfig+0x1f0>)
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	2207      	movs	r2, #7
 8002bfa:	4013      	ands	r3, r2
 8002bfc:	683a      	ldr	r2, [r7, #0]
 8002bfe:	429a      	cmp	r2, r3
 8002c00:	d91e      	bls.n	8002c40 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c02:	4b73      	ldr	r3, [pc, #460]	@ (8002dd0 <HAL_RCC_ClockConfig+0x1f0>)
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	2207      	movs	r2, #7
 8002c08:	4393      	bics	r3, r2
 8002c0a:	0019      	movs	r1, r3
 8002c0c:	4b70      	ldr	r3, [pc, #448]	@ (8002dd0 <HAL_RCC_ClockConfig+0x1f0>)
 8002c0e:	683a      	ldr	r2, [r7, #0]
 8002c10:	430a      	orrs	r2, r1
 8002c12:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002c14:	f7fe ff22 	bl	8001a5c <HAL_GetTick>
 8002c18:	0003      	movs	r3, r0
 8002c1a:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002c1c:	e009      	b.n	8002c32 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002c1e:	f7fe ff1d 	bl	8001a5c <HAL_GetTick>
 8002c22:	0002      	movs	r2, r0
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	1ad3      	subs	r3, r2, r3
 8002c28:	4a6a      	ldr	r2, [pc, #424]	@ (8002dd4 <HAL_RCC_ClockConfig+0x1f4>)
 8002c2a:	4293      	cmp	r3, r2
 8002c2c:	d901      	bls.n	8002c32 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8002c2e:	2303      	movs	r3, #3
 8002c30:	e0ca      	b.n	8002dc8 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002c32:	4b67      	ldr	r3, [pc, #412]	@ (8002dd0 <HAL_RCC_ClockConfig+0x1f0>)
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	2207      	movs	r2, #7
 8002c38:	4013      	ands	r3, r2
 8002c3a:	683a      	ldr	r2, [r7, #0]
 8002c3c:	429a      	cmp	r2, r3
 8002c3e:	d1ee      	bne.n	8002c1e <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	2202      	movs	r2, #2
 8002c46:	4013      	ands	r3, r2
 8002c48:	d015      	beq.n	8002c76 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	2204      	movs	r2, #4
 8002c50:	4013      	ands	r3, r2
 8002c52:	d006      	beq.n	8002c62 <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8002c54:	4b60      	ldr	r3, [pc, #384]	@ (8002dd8 <HAL_RCC_ClockConfig+0x1f8>)
 8002c56:	689a      	ldr	r2, [r3, #8]
 8002c58:	4b5f      	ldr	r3, [pc, #380]	@ (8002dd8 <HAL_RCC_ClockConfig+0x1f8>)
 8002c5a:	21e0      	movs	r1, #224	@ 0xe0
 8002c5c:	01c9      	lsls	r1, r1, #7
 8002c5e:	430a      	orrs	r2, r1
 8002c60:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002c62:	4b5d      	ldr	r3, [pc, #372]	@ (8002dd8 <HAL_RCC_ClockConfig+0x1f8>)
 8002c64:	689b      	ldr	r3, [r3, #8]
 8002c66:	4a5d      	ldr	r2, [pc, #372]	@ (8002ddc <HAL_RCC_ClockConfig+0x1fc>)
 8002c68:	4013      	ands	r3, r2
 8002c6a:	0019      	movs	r1, r3
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	689a      	ldr	r2, [r3, #8]
 8002c70:	4b59      	ldr	r3, [pc, #356]	@ (8002dd8 <HAL_RCC_ClockConfig+0x1f8>)
 8002c72:	430a      	orrs	r2, r1
 8002c74:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	2201      	movs	r2, #1
 8002c7c:	4013      	ands	r3, r2
 8002c7e:	d057      	beq.n	8002d30 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	685b      	ldr	r3, [r3, #4]
 8002c84:	2b01      	cmp	r3, #1
 8002c86:	d107      	bne.n	8002c98 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002c88:	4b53      	ldr	r3, [pc, #332]	@ (8002dd8 <HAL_RCC_ClockConfig+0x1f8>)
 8002c8a:	681a      	ldr	r2, [r3, #0]
 8002c8c:	2380      	movs	r3, #128	@ 0x80
 8002c8e:	029b      	lsls	r3, r3, #10
 8002c90:	4013      	ands	r3, r2
 8002c92:	d12b      	bne.n	8002cec <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002c94:	2301      	movs	r3, #1
 8002c96:	e097      	b.n	8002dc8 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	685b      	ldr	r3, [r3, #4]
 8002c9c:	2b02      	cmp	r3, #2
 8002c9e:	d107      	bne.n	8002cb0 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002ca0:	4b4d      	ldr	r3, [pc, #308]	@ (8002dd8 <HAL_RCC_ClockConfig+0x1f8>)
 8002ca2:	681a      	ldr	r2, [r3, #0]
 8002ca4:	2380      	movs	r3, #128	@ 0x80
 8002ca6:	049b      	lsls	r3, r3, #18
 8002ca8:	4013      	ands	r3, r2
 8002caa:	d11f      	bne.n	8002cec <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002cac:	2301      	movs	r3, #1
 8002cae:	e08b      	b.n	8002dc8 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	685b      	ldr	r3, [r3, #4]
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d107      	bne.n	8002cc8 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002cb8:	4b47      	ldr	r3, [pc, #284]	@ (8002dd8 <HAL_RCC_ClockConfig+0x1f8>)
 8002cba:	681a      	ldr	r2, [r3, #0]
 8002cbc:	2380      	movs	r3, #128	@ 0x80
 8002cbe:	00db      	lsls	r3, r3, #3
 8002cc0:	4013      	ands	r3, r2
 8002cc2:	d113      	bne.n	8002cec <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002cc4:	2301      	movs	r3, #1
 8002cc6:	e07f      	b.n	8002dc8 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	685b      	ldr	r3, [r3, #4]
 8002ccc:	2b03      	cmp	r3, #3
 8002cce:	d106      	bne.n	8002cde <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002cd0:	4b41      	ldr	r3, [pc, #260]	@ (8002dd8 <HAL_RCC_ClockConfig+0x1f8>)
 8002cd2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002cd4:	2202      	movs	r2, #2
 8002cd6:	4013      	ands	r3, r2
 8002cd8:	d108      	bne.n	8002cec <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002cda:	2301      	movs	r3, #1
 8002cdc:	e074      	b.n	8002dc8 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002cde:	4b3e      	ldr	r3, [pc, #248]	@ (8002dd8 <HAL_RCC_ClockConfig+0x1f8>)
 8002ce0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ce2:	2202      	movs	r2, #2
 8002ce4:	4013      	ands	r3, r2
 8002ce6:	d101      	bne.n	8002cec <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002ce8:	2301      	movs	r3, #1
 8002cea:	e06d      	b.n	8002dc8 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002cec:	4b3a      	ldr	r3, [pc, #232]	@ (8002dd8 <HAL_RCC_ClockConfig+0x1f8>)
 8002cee:	689b      	ldr	r3, [r3, #8]
 8002cf0:	2207      	movs	r2, #7
 8002cf2:	4393      	bics	r3, r2
 8002cf4:	0019      	movs	r1, r3
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	685a      	ldr	r2, [r3, #4]
 8002cfa:	4b37      	ldr	r3, [pc, #220]	@ (8002dd8 <HAL_RCC_ClockConfig+0x1f8>)
 8002cfc:	430a      	orrs	r2, r1
 8002cfe:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002d00:	f7fe feac 	bl	8001a5c <HAL_GetTick>
 8002d04:	0003      	movs	r3, r0
 8002d06:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002d08:	e009      	b.n	8002d1e <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002d0a:	f7fe fea7 	bl	8001a5c <HAL_GetTick>
 8002d0e:	0002      	movs	r2, r0
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	1ad3      	subs	r3, r2, r3
 8002d14:	4a2f      	ldr	r2, [pc, #188]	@ (8002dd4 <HAL_RCC_ClockConfig+0x1f4>)
 8002d16:	4293      	cmp	r3, r2
 8002d18:	d901      	bls.n	8002d1e <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8002d1a:	2303      	movs	r3, #3
 8002d1c:	e054      	b.n	8002dc8 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002d1e:	4b2e      	ldr	r3, [pc, #184]	@ (8002dd8 <HAL_RCC_ClockConfig+0x1f8>)
 8002d20:	689b      	ldr	r3, [r3, #8]
 8002d22:	2238      	movs	r2, #56	@ 0x38
 8002d24:	401a      	ands	r2, r3
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	685b      	ldr	r3, [r3, #4]
 8002d2a:	00db      	lsls	r3, r3, #3
 8002d2c:	429a      	cmp	r2, r3
 8002d2e:	d1ec      	bne.n	8002d0a <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002d30:	4b27      	ldr	r3, [pc, #156]	@ (8002dd0 <HAL_RCC_ClockConfig+0x1f0>)
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	2207      	movs	r2, #7
 8002d36:	4013      	ands	r3, r2
 8002d38:	683a      	ldr	r2, [r7, #0]
 8002d3a:	429a      	cmp	r2, r3
 8002d3c:	d21e      	bcs.n	8002d7c <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d3e:	4b24      	ldr	r3, [pc, #144]	@ (8002dd0 <HAL_RCC_ClockConfig+0x1f0>)
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	2207      	movs	r2, #7
 8002d44:	4393      	bics	r3, r2
 8002d46:	0019      	movs	r1, r3
 8002d48:	4b21      	ldr	r3, [pc, #132]	@ (8002dd0 <HAL_RCC_ClockConfig+0x1f0>)
 8002d4a:	683a      	ldr	r2, [r7, #0]
 8002d4c:	430a      	orrs	r2, r1
 8002d4e:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002d50:	f7fe fe84 	bl	8001a5c <HAL_GetTick>
 8002d54:	0003      	movs	r3, r0
 8002d56:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002d58:	e009      	b.n	8002d6e <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002d5a:	f7fe fe7f 	bl	8001a5c <HAL_GetTick>
 8002d5e:	0002      	movs	r2, r0
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	1ad3      	subs	r3, r2, r3
 8002d64:	4a1b      	ldr	r2, [pc, #108]	@ (8002dd4 <HAL_RCC_ClockConfig+0x1f4>)
 8002d66:	4293      	cmp	r3, r2
 8002d68:	d901      	bls.n	8002d6e <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8002d6a:	2303      	movs	r3, #3
 8002d6c:	e02c      	b.n	8002dc8 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002d6e:	4b18      	ldr	r3, [pc, #96]	@ (8002dd0 <HAL_RCC_ClockConfig+0x1f0>)
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	2207      	movs	r2, #7
 8002d74:	4013      	ands	r3, r2
 8002d76:	683a      	ldr	r2, [r7, #0]
 8002d78:	429a      	cmp	r2, r3
 8002d7a:	d1ee      	bne.n	8002d5a <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	2204      	movs	r2, #4
 8002d82:	4013      	ands	r3, r2
 8002d84:	d009      	beq.n	8002d9a <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8002d86:	4b14      	ldr	r3, [pc, #80]	@ (8002dd8 <HAL_RCC_ClockConfig+0x1f8>)
 8002d88:	689b      	ldr	r3, [r3, #8]
 8002d8a:	4a15      	ldr	r2, [pc, #84]	@ (8002de0 <HAL_RCC_ClockConfig+0x200>)
 8002d8c:	4013      	ands	r3, r2
 8002d8e:	0019      	movs	r1, r3
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	68da      	ldr	r2, [r3, #12]
 8002d94:	4b10      	ldr	r3, [pc, #64]	@ (8002dd8 <HAL_RCC_ClockConfig+0x1f8>)
 8002d96:	430a      	orrs	r2, r1
 8002d98:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8002d9a:	f000 f829 	bl	8002df0 <HAL_RCC_GetSysClockFreq>
 8002d9e:	0001      	movs	r1, r0
 8002da0:	4b0d      	ldr	r3, [pc, #52]	@ (8002dd8 <HAL_RCC_ClockConfig+0x1f8>)
 8002da2:	689b      	ldr	r3, [r3, #8]
 8002da4:	0a1b      	lsrs	r3, r3, #8
 8002da6:	220f      	movs	r2, #15
 8002da8:	401a      	ands	r2, r3
 8002daa:	4b0e      	ldr	r3, [pc, #56]	@ (8002de4 <HAL_RCC_ClockConfig+0x204>)
 8002dac:	0092      	lsls	r2, r2, #2
 8002dae:	58d3      	ldr	r3, [r2, r3]
 8002db0:	221f      	movs	r2, #31
 8002db2:	4013      	ands	r3, r2
 8002db4:	000a      	movs	r2, r1
 8002db6:	40da      	lsrs	r2, r3
 8002db8:	4b0b      	ldr	r3, [pc, #44]	@ (8002de8 <HAL_RCC_ClockConfig+0x208>)
 8002dba:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8002dbc:	4b0b      	ldr	r3, [pc, #44]	@ (8002dec <HAL_RCC_ClockConfig+0x20c>)
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	0018      	movs	r0, r3
 8002dc2:	f7fe fdef 	bl	80019a4 <HAL_InitTick>
 8002dc6:	0003      	movs	r3, r0
}
 8002dc8:	0018      	movs	r0, r3
 8002dca:	46bd      	mov	sp, r7
 8002dcc:	b004      	add	sp, #16
 8002dce:	bd80      	pop	{r7, pc}
 8002dd0:	40022000 	.word	0x40022000
 8002dd4:	00001388 	.word	0x00001388
 8002dd8:	40021000 	.word	0x40021000
 8002ddc:	fffff0ff 	.word	0xfffff0ff
 8002de0:	ffff8fff 	.word	0xffff8fff
 8002de4:	08005134 	.word	0x08005134
 8002de8:	20000008 	.word	0x20000008
 8002dec:	2000000c 	.word	0x2000000c

08002df0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002df0:	b580      	push	{r7, lr}
 8002df2:	b086      	sub	sp, #24
 8002df4:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002df6:	4b3c      	ldr	r3, [pc, #240]	@ (8002ee8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002df8:	689b      	ldr	r3, [r3, #8]
 8002dfa:	2238      	movs	r2, #56	@ 0x38
 8002dfc:	4013      	ands	r3, r2
 8002dfe:	d10f      	bne.n	8002e20 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8002e00:	4b39      	ldr	r3, [pc, #228]	@ (8002ee8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	0adb      	lsrs	r3, r3, #11
 8002e06:	2207      	movs	r2, #7
 8002e08:	4013      	ands	r3, r2
 8002e0a:	2201      	movs	r2, #1
 8002e0c:	409a      	lsls	r2, r3
 8002e0e:	0013      	movs	r3, r2
 8002e10:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8002e12:	6839      	ldr	r1, [r7, #0]
 8002e14:	4835      	ldr	r0, [pc, #212]	@ (8002eec <HAL_RCC_GetSysClockFreq+0xfc>)
 8002e16:	f7fd f973 	bl	8000100 <__udivsi3>
 8002e1a:	0003      	movs	r3, r0
 8002e1c:	613b      	str	r3, [r7, #16]
 8002e1e:	e05d      	b.n	8002edc <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002e20:	4b31      	ldr	r3, [pc, #196]	@ (8002ee8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002e22:	689b      	ldr	r3, [r3, #8]
 8002e24:	2238      	movs	r2, #56	@ 0x38
 8002e26:	4013      	ands	r3, r2
 8002e28:	2b08      	cmp	r3, #8
 8002e2a:	d102      	bne.n	8002e32 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002e2c:	4b2f      	ldr	r3, [pc, #188]	@ (8002eec <HAL_RCC_GetSysClockFreq+0xfc>)
 8002e2e:	613b      	str	r3, [r7, #16]
 8002e30:	e054      	b.n	8002edc <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002e32:	4b2d      	ldr	r3, [pc, #180]	@ (8002ee8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002e34:	689b      	ldr	r3, [r3, #8]
 8002e36:	2238      	movs	r2, #56	@ 0x38
 8002e38:	4013      	ands	r3, r2
 8002e3a:	2b10      	cmp	r3, #16
 8002e3c:	d138      	bne.n	8002eb0 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8002e3e:	4b2a      	ldr	r3, [pc, #168]	@ (8002ee8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002e40:	68db      	ldr	r3, [r3, #12]
 8002e42:	2203      	movs	r2, #3
 8002e44:	4013      	ands	r3, r2
 8002e46:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002e48:	4b27      	ldr	r3, [pc, #156]	@ (8002ee8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002e4a:	68db      	ldr	r3, [r3, #12]
 8002e4c:	091b      	lsrs	r3, r3, #4
 8002e4e:	2207      	movs	r2, #7
 8002e50:	4013      	ands	r3, r2
 8002e52:	3301      	adds	r3, #1
 8002e54:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	2b03      	cmp	r3, #3
 8002e5a:	d10d      	bne.n	8002e78 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002e5c:	68b9      	ldr	r1, [r7, #8]
 8002e5e:	4823      	ldr	r0, [pc, #140]	@ (8002eec <HAL_RCC_GetSysClockFreq+0xfc>)
 8002e60:	f7fd f94e 	bl	8000100 <__udivsi3>
 8002e64:	0003      	movs	r3, r0
 8002e66:	0019      	movs	r1, r3
 8002e68:	4b1f      	ldr	r3, [pc, #124]	@ (8002ee8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002e6a:	68db      	ldr	r3, [r3, #12]
 8002e6c:	0a1b      	lsrs	r3, r3, #8
 8002e6e:	227f      	movs	r2, #127	@ 0x7f
 8002e70:	4013      	ands	r3, r2
 8002e72:	434b      	muls	r3, r1
 8002e74:	617b      	str	r3, [r7, #20]
        break;
 8002e76:	e00d      	b.n	8002e94 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8002e78:	68b9      	ldr	r1, [r7, #8]
 8002e7a:	481c      	ldr	r0, [pc, #112]	@ (8002eec <HAL_RCC_GetSysClockFreq+0xfc>)
 8002e7c:	f7fd f940 	bl	8000100 <__udivsi3>
 8002e80:	0003      	movs	r3, r0
 8002e82:	0019      	movs	r1, r3
 8002e84:	4b18      	ldr	r3, [pc, #96]	@ (8002ee8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002e86:	68db      	ldr	r3, [r3, #12]
 8002e88:	0a1b      	lsrs	r3, r3, #8
 8002e8a:	227f      	movs	r2, #127	@ 0x7f
 8002e8c:	4013      	ands	r3, r2
 8002e8e:	434b      	muls	r3, r1
 8002e90:	617b      	str	r3, [r7, #20]
        break;
 8002e92:	46c0      	nop			@ (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8002e94:	4b14      	ldr	r3, [pc, #80]	@ (8002ee8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002e96:	68db      	ldr	r3, [r3, #12]
 8002e98:	0f5b      	lsrs	r3, r3, #29
 8002e9a:	2207      	movs	r2, #7
 8002e9c:	4013      	ands	r3, r2
 8002e9e:	3301      	adds	r3, #1
 8002ea0:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8002ea2:	6879      	ldr	r1, [r7, #4]
 8002ea4:	6978      	ldr	r0, [r7, #20]
 8002ea6:	f7fd f92b 	bl	8000100 <__udivsi3>
 8002eaa:	0003      	movs	r3, r0
 8002eac:	613b      	str	r3, [r7, #16]
 8002eae:	e015      	b.n	8002edc <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8002eb0:	4b0d      	ldr	r3, [pc, #52]	@ (8002ee8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002eb2:	689b      	ldr	r3, [r3, #8]
 8002eb4:	2238      	movs	r2, #56	@ 0x38
 8002eb6:	4013      	ands	r3, r2
 8002eb8:	2b20      	cmp	r3, #32
 8002eba:	d103      	bne.n	8002ec4 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8002ebc:	2380      	movs	r3, #128	@ 0x80
 8002ebe:	021b      	lsls	r3, r3, #8
 8002ec0:	613b      	str	r3, [r7, #16]
 8002ec2:	e00b      	b.n	8002edc <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8002ec4:	4b08      	ldr	r3, [pc, #32]	@ (8002ee8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002ec6:	689b      	ldr	r3, [r3, #8]
 8002ec8:	2238      	movs	r2, #56	@ 0x38
 8002eca:	4013      	ands	r3, r2
 8002ecc:	2b18      	cmp	r3, #24
 8002ece:	d103      	bne.n	8002ed8 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8002ed0:	23fa      	movs	r3, #250	@ 0xfa
 8002ed2:	01db      	lsls	r3, r3, #7
 8002ed4:	613b      	str	r3, [r7, #16]
 8002ed6:	e001      	b.n	8002edc <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8002ed8:	2300      	movs	r3, #0
 8002eda:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8002edc:	693b      	ldr	r3, [r7, #16]
}
 8002ede:	0018      	movs	r0, r3
 8002ee0:	46bd      	mov	sp, r7
 8002ee2:	b006      	add	sp, #24
 8002ee4:	bd80      	pop	{r7, pc}
 8002ee6:	46c0      	nop			@ (mov r8, r8)
 8002ee8:	40021000 	.word	0x40021000
 8002eec:	00f42400 	.word	0x00f42400

08002ef0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002ef0:	b580      	push	{r7, lr}
 8002ef2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002ef4:	4b02      	ldr	r3, [pc, #8]	@ (8002f00 <HAL_RCC_GetHCLKFreq+0x10>)
 8002ef6:	681b      	ldr	r3, [r3, #0]
}
 8002ef8:	0018      	movs	r0, r3
 8002efa:	46bd      	mov	sp, r7
 8002efc:	bd80      	pop	{r7, pc}
 8002efe:	46c0      	nop			@ (mov r8, r8)
 8002f00:	20000008 	.word	0x20000008

08002f04 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002f04:	b5b0      	push	{r4, r5, r7, lr}
 8002f06:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8002f08:	f7ff fff2 	bl	8002ef0 <HAL_RCC_GetHCLKFreq>
 8002f0c:	0004      	movs	r4, r0
 8002f0e:	f7ff fb4b 	bl	80025a8 <LL_RCC_GetAPB1Prescaler>
 8002f12:	0003      	movs	r3, r0
 8002f14:	0b1a      	lsrs	r2, r3, #12
 8002f16:	4b05      	ldr	r3, [pc, #20]	@ (8002f2c <HAL_RCC_GetPCLK1Freq+0x28>)
 8002f18:	0092      	lsls	r2, r2, #2
 8002f1a:	58d3      	ldr	r3, [r2, r3]
 8002f1c:	221f      	movs	r2, #31
 8002f1e:	4013      	ands	r3, r2
 8002f20:	40dc      	lsrs	r4, r3
 8002f22:	0023      	movs	r3, r4
}
 8002f24:	0018      	movs	r0, r3
 8002f26:	46bd      	mov	sp, r7
 8002f28:	bdb0      	pop	{r4, r5, r7, pc}
 8002f2a:	46c0      	nop			@ (mov r8, r8)
 8002f2c:	08005174 	.word	0x08005174

08002f30 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002f30:	b580      	push	{r7, lr}
 8002f32:	b082      	sub	sp, #8
 8002f34:	af00      	add	r7, sp, #0
 8002f36:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d101      	bne.n	8002f42 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002f3e:	2301      	movs	r3, #1
 8002f40:	e04a      	b.n	8002fd8 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	223d      	movs	r2, #61	@ 0x3d
 8002f46:	5c9b      	ldrb	r3, [r3, r2]
 8002f48:	b2db      	uxtb	r3, r3
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d107      	bne.n	8002f5e <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	223c      	movs	r2, #60	@ 0x3c
 8002f52:	2100      	movs	r1, #0
 8002f54:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	0018      	movs	r0, r3
 8002f5a:	f7fe f87d 	bl	8001058 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	223d      	movs	r2, #61	@ 0x3d
 8002f62:	2102      	movs	r1, #2
 8002f64:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681a      	ldr	r2, [r3, #0]
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	3304      	adds	r3, #4
 8002f6e:	0019      	movs	r1, r3
 8002f70:	0010      	movs	r0, r2
 8002f72:	f000 fe1f 	bl	8003bb4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	2248      	movs	r2, #72	@ 0x48
 8002f7a:	2101      	movs	r1, #1
 8002f7c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	223e      	movs	r2, #62	@ 0x3e
 8002f82:	2101      	movs	r1, #1
 8002f84:	5499      	strb	r1, [r3, r2]
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	223f      	movs	r2, #63	@ 0x3f
 8002f8a:	2101      	movs	r1, #1
 8002f8c:	5499      	strb	r1, [r3, r2]
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	2240      	movs	r2, #64	@ 0x40
 8002f92:	2101      	movs	r1, #1
 8002f94:	5499      	strb	r1, [r3, r2]
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	2241      	movs	r2, #65	@ 0x41
 8002f9a:	2101      	movs	r1, #1
 8002f9c:	5499      	strb	r1, [r3, r2]
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	2242      	movs	r2, #66	@ 0x42
 8002fa2:	2101      	movs	r1, #1
 8002fa4:	5499      	strb	r1, [r3, r2]
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	2243      	movs	r2, #67	@ 0x43
 8002faa:	2101      	movs	r1, #1
 8002fac:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	2244      	movs	r2, #68	@ 0x44
 8002fb2:	2101      	movs	r1, #1
 8002fb4:	5499      	strb	r1, [r3, r2]
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	2245      	movs	r2, #69	@ 0x45
 8002fba:	2101      	movs	r1, #1
 8002fbc:	5499      	strb	r1, [r3, r2]
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	2246      	movs	r2, #70	@ 0x46
 8002fc2:	2101      	movs	r1, #1
 8002fc4:	5499      	strb	r1, [r3, r2]
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	2247      	movs	r2, #71	@ 0x47
 8002fca:	2101      	movs	r1, #1
 8002fcc:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	223d      	movs	r2, #61	@ 0x3d
 8002fd2:	2101      	movs	r1, #1
 8002fd4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002fd6:	2300      	movs	r3, #0
}
 8002fd8:	0018      	movs	r0, r3
 8002fda:	46bd      	mov	sp, r7
 8002fdc:	b002      	add	sp, #8
 8002fde:	bd80      	pop	{r7, pc}

08002fe0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002fe0:	b580      	push	{r7, lr}
 8002fe2:	b082      	sub	sp, #8
 8002fe4:	af00      	add	r7, sp, #0
 8002fe6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d101      	bne.n	8002ff2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002fee:	2301      	movs	r3, #1
 8002ff0:	e04a      	b.n	8003088 <HAL_TIM_PWM_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	223d      	movs	r2, #61	@ 0x3d
 8002ff6:	5c9b      	ldrb	r3, [r3, r2]
 8002ff8:	b2db      	uxtb	r3, r3
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d107      	bne.n	800300e <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	223c      	movs	r2, #60	@ 0x3c
 8003002:	2100      	movs	r1, #0
 8003004:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	0018      	movs	r0, r3
 800300a:	f000 f841 	bl	8003090 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	223d      	movs	r2, #61	@ 0x3d
 8003012:	2102      	movs	r1, #2
 8003014:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	681a      	ldr	r2, [r3, #0]
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	3304      	adds	r3, #4
 800301e:	0019      	movs	r1, r3
 8003020:	0010      	movs	r0, r2
 8003022:	f000 fdc7 	bl	8003bb4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	2248      	movs	r2, #72	@ 0x48
 800302a:	2101      	movs	r1, #1
 800302c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	223e      	movs	r2, #62	@ 0x3e
 8003032:	2101      	movs	r1, #1
 8003034:	5499      	strb	r1, [r3, r2]
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	223f      	movs	r2, #63	@ 0x3f
 800303a:	2101      	movs	r1, #1
 800303c:	5499      	strb	r1, [r3, r2]
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	2240      	movs	r2, #64	@ 0x40
 8003042:	2101      	movs	r1, #1
 8003044:	5499      	strb	r1, [r3, r2]
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	2241      	movs	r2, #65	@ 0x41
 800304a:	2101      	movs	r1, #1
 800304c:	5499      	strb	r1, [r3, r2]
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	2242      	movs	r2, #66	@ 0x42
 8003052:	2101      	movs	r1, #1
 8003054:	5499      	strb	r1, [r3, r2]
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	2243      	movs	r2, #67	@ 0x43
 800305a:	2101      	movs	r1, #1
 800305c:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	2244      	movs	r2, #68	@ 0x44
 8003062:	2101      	movs	r1, #1
 8003064:	5499      	strb	r1, [r3, r2]
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	2245      	movs	r2, #69	@ 0x45
 800306a:	2101      	movs	r1, #1
 800306c:	5499      	strb	r1, [r3, r2]
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	2246      	movs	r2, #70	@ 0x46
 8003072:	2101      	movs	r1, #1
 8003074:	5499      	strb	r1, [r3, r2]
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	2247      	movs	r2, #71	@ 0x47
 800307a:	2101      	movs	r1, #1
 800307c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	223d      	movs	r2, #61	@ 0x3d
 8003082:	2101      	movs	r1, #1
 8003084:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003086:	2300      	movs	r3, #0
}
 8003088:	0018      	movs	r0, r3
 800308a:	46bd      	mov	sp, r7
 800308c:	b002      	add	sp, #8
 800308e:	bd80      	pop	{r7, pc}

08003090 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003090:	b580      	push	{r7, lr}
 8003092:	b082      	sub	sp, #8
 8003094:	af00      	add	r7, sp, #0
 8003096:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003098:	46c0      	nop			@ (mov r8, r8)
 800309a:	46bd      	mov	sp, r7
 800309c:	b002      	add	sp, #8
 800309e:	bd80      	pop	{r7, pc}

080030a0 <HAL_TIM_PWM_Start_DMA>:
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, const uint32_t *pData,
                                        uint16_t Length)
{
 80030a0:	b580      	push	{r7, lr}
 80030a2:	b086      	sub	sp, #24
 80030a4:	af00      	add	r7, sp, #0
 80030a6:	60f8      	str	r0, [r7, #12]
 80030a8:	60b9      	str	r1, [r7, #8]
 80030aa:	607a      	str	r2, [r7, #4]
 80030ac:	001a      	movs	r2, r3
 80030ae:	1cbb      	adds	r3, r7, #2
 80030b0:	801a      	strh	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80030b2:	2317      	movs	r3, #23
 80030b4:	18fb      	adds	r3, r7, r3
 80030b6:	2200      	movs	r2, #0
 80030b8:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Set the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 80030ba:	68bb      	ldr	r3, [r7, #8]
 80030bc:	2b00      	cmp	r3, #0
 80030be:	d108      	bne.n	80030d2 <HAL_TIM_PWM_Start_DMA+0x32>
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	223e      	movs	r2, #62	@ 0x3e
 80030c4:	5c9b      	ldrb	r3, [r3, r2]
 80030c6:	b2db      	uxtb	r3, r3
 80030c8:	3b02      	subs	r3, #2
 80030ca:	425a      	negs	r2, r3
 80030cc:	4153      	adcs	r3, r2
 80030ce:	b2db      	uxtb	r3, r3
 80030d0:	e037      	b.n	8003142 <HAL_TIM_PWM_Start_DMA+0xa2>
 80030d2:	68bb      	ldr	r3, [r7, #8]
 80030d4:	2b04      	cmp	r3, #4
 80030d6:	d108      	bne.n	80030ea <HAL_TIM_PWM_Start_DMA+0x4a>
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	223f      	movs	r2, #63	@ 0x3f
 80030dc:	5c9b      	ldrb	r3, [r3, r2]
 80030de:	b2db      	uxtb	r3, r3
 80030e0:	3b02      	subs	r3, #2
 80030e2:	425a      	negs	r2, r3
 80030e4:	4153      	adcs	r3, r2
 80030e6:	b2db      	uxtb	r3, r3
 80030e8:	e02b      	b.n	8003142 <HAL_TIM_PWM_Start_DMA+0xa2>
 80030ea:	68bb      	ldr	r3, [r7, #8]
 80030ec:	2b08      	cmp	r3, #8
 80030ee:	d108      	bne.n	8003102 <HAL_TIM_PWM_Start_DMA+0x62>
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	2240      	movs	r2, #64	@ 0x40
 80030f4:	5c9b      	ldrb	r3, [r3, r2]
 80030f6:	b2db      	uxtb	r3, r3
 80030f8:	3b02      	subs	r3, #2
 80030fa:	425a      	negs	r2, r3
 80030fc:	4153      	adcs	r3, r2
 80030fe:	b2db      	uxtb	r3, r3
 8003100:	e01f      	b.n	8003142 <HAL_TIM_PWM_Start_DMA+0xa2>
 8003102:	68bb      	ldr	r3, [r7, #8]
 8003104:	2b0c      	cmp	r3, #12
 8003106:	d108      	bne.n	800311a <HAL_TIM_PWM_Start_DMA+0x7a>
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	2241      	movs	r2, #65	@ 0x41
 800310c:	5c9b      	ldrb	r3, [r3, r2]
 800310e:	b2db      	uxtb	r3, r3
 8003110:	3b02      	subs	r3, #2
 8003112:	425a      	negs	r2, r3
 8003114:	4153      	adcs	r3, r2
 8003116:	b2db      	uxtb	r3, r3
 8003118:	e013      	b.n	8003142 <HAL_TIM_PWM_Start_DMA+0xa2>
 800311a:	68bb      	ldr	r3, [r7, #8]
 800311c:	2b10      	cmp	r3, #16
 800311e:	d108      	bne.n	8003132 <HAL_TIM_PWM_Start_DMA+0x92>
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	2242      	movs	r2, #66	@ 0x42
 8003124:	5c9b      	ldrb	r3, [r3, r2]
 8003126:	b2db      	uxtb	r3, r3
 8003128:	3b02      	subs	r3, #2
 800312a:	425a      	negs	r2, r3
 800312c:	4153      	adcs	r3, r2
 800312e:	b2db      	uxtb	r3, r3
 8003130:	e007      	b.n	8003142 <HAL_TIM_PWM_Start_DMA+0xa2>
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	2243      	movs	r2, #67	@ 0x43
 8003136:	5c9b      	ldrb	r3, [r3, r2]
 8003138:	b2db      	uxtb	r3, r3
 800313a:	3b02      	subs	r3, #2
 800313c:	425a      	negs	r2, r3
 800313e:	4153      	adcs	r3, r2
 8003140:	b2db      	uxtb	r3, r3
 8003142:	2b00      	cmp	r3, #0
 8003144:	d001      	beq.n	800314a <HAL_TIM_PWM_Start_DMA+0xaa>
  {
    return HAL_BUSY;
 8003146:	2302      	movs	r3, #2
 8003148:	e183      	b.n	8003452 <HAL_TIM_PWM_Start_DMA+0x3b2>
  }
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 800314a:	68bb      	ldr	r3, [r7, #8]
 800314c:	2b00      	cmp	r3, #0
 800314e:	d108      	bne.n	8003162 <HAL_TIM_PWM_Start_DMA+0xc2>
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	223e      	movs	r2, #62	@ 0x3e
 8003154:	5c9b      	ldrb	r3, [r3, r2]
 8003156:	b2db      	uxtb	r3, r3
 8003158:	3b01      	subs	r3, #1
 800315a:	425a      	negs	r2, r3
 800315c:	4153      	adcs	r3, r2
 800315e:	b2db      	uxtb	r3, r3
 8003160:	e037      	b.n	80031d2 <HAL_TIM_PWM_Start_DMA+0x132>
 8003162:	68bb      	ldr	r3, [r7, #8]
 8003164:	2b04      	cmp	r3, #4
 8003166:	d108      	bne.n	800317a <HAL_TIM_PWM_Start_DMA+0xda>
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	223f      	movs	r2, #63	@ 0x3f
 800316c:	5c9b      	ldrb	r3, [r3, r2]
 800316e:	b2db      	uxtb	r3, r3
 8003170:	3b01      	subs	r3, #1
 8003172:	425a      	negs	r2, r3
 8003174:	4153      	adcs	r3, r2
 8003176:	b2db      	uxtb	r3, r3
 8003178:	e02b      	b.n	80031d2 <HAL_TIM_PWM_Start_DMA+0x132>
 800317a:	68bb      	ldr	r3, [r7, #8]
 800317c:	2b08      	cmp	r3, #8
 800317e:	d108      	bne.n	8003192 <HAL_TIM_PWM_Start_DMA+0xf2>
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	2240      	movs	r2, #64	@ 0x40
 8003184:	5c9b      	ldrb	r3, [r3, r2]
 8003186:	b2db      	uxtb	r3, r3
 8003188:	3b01      	subs	r3, #1
 800318a:	425a      	negs	r2, r3
 800318c:	4153      	adcs	r3, r2
 800318e:	b2db      	uxtb	r3, r3
 8003190:	e01f      	b.n	80031d2 <HAL_TIM_PWM_Start_DMA+0x132>
 8003192:	68bb      	ldr	r3, [r7, #8]
 8003194:	2b0c      	cmp	r3, #12
 8003196:	d108      	bne.n	80031aa <HAL_TIM_PWM_Start_DMA+0x10a>
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	2241      	movs	r2, #65	@ 0x41
 800319c:	5c9b      	ldrb	r3, [r3, r2]
 800319e:	b2db      	uxtb	r3, r3
 80031a0:	3b01      	subs	r3, #1
 80031a2:	425a      	negs	r2, r3
 80031a4:	4153      	adcs	r3, r2
 80031a6:	b2db      	uxtb	r3, r3
 80031a8:	e013      	b.n	80031d2 <HAL_TIM_PWM_Start_DMA+0x132>
 80031aa:	68bb      	ldr	r3, [r7, #8]
 80031ac:	2b10      	cmp	r3, #16
 80031ae:	d108      	bne.n	80031c2 <HAL_TIM_PWM_Start_DMA+0x122>
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	2242      	movs	r2, #66	@ 0x42
 80031b4:	5c9b      	ldrb	r3, [r3, r2]
 80031b6:	b2db      	uxtb	r3, r3
 80031b8:	3b01      	subs	r3, #1
 80031ba:	425a      	negs	r2, r3
 80031bc:	4153      	adcs	r3, r2
 80031be:	b2db      	uxtb	r3, r3
 80031c0:	e007      	b.n	80031d2 <HAL_TIM_PWM_Start_DMA+0x132>
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	2243      	movs	r2, #67	@ 0x43
 80031c6:	5c9b      	ldrb	r3, [r3, r2]
 80031c8:	b2db      	uxtb	r3, r3
 80031ca:	3b01      	subs	r3, #1
 80031cc:	425a      	negs	r2, r3
 80031ce:	4153      	adcs	r3, r2
 80031d0:	b2db      	uxtb	r3, r3
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d035      	beq.n	8003242 <HAL_TIM_PWM_Start_DMA+0x1a2>
  {
    if ((pData == NULL) || (Length == 0U))
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d003      	beq.n	80031e4 <HAL_TIM_PWM_Start_DMA+0x144>
 80031dc:	1cbb      	adds	r3, r7, #2
 80031de:	881b      	ldrh	r3, [r3, #0]
 80031e0:	2b00      	cmp	r3, #0
 80031e2:	d101      	bne.n	80031e8 <HAL_TIM_PWM_Start_DMA+0x148>
    {
      return HAL_ERROR;
 80031e4:	2301      	movs	r3, #1
 80031e6:	e134      	b.n	8003452 <HAL_TIM_PWM_Start_DMA+0x3b2>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80031e8:	68bb      	ldr	r3, [r7, #8]
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d104      	bne.n	80031f8 <HAL_TIM_PWM_Start_DMA+0x158>
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	223e      	movs	r2, #62	@ 0x3e
 80031f2:	2102      	movs	r1, #2
 80031f4:	5499      	strb	r1, [r3, r2]
 80031f6:	e026      	b.n	8003246 <HAL_TIM_PWM_Start_DMA+0x1a6>
 80031f8:	68bb      	ldr	r3, [r7, #8]
 80031fa:	2b04      	cmp	r3, #4
 80031fc:	d104      	bne.n	8003208 <HAL_TIM_PWM_Start_DMA+0x168>
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	223f      	movs	r2, #63	@ 0x3f
 8003202:	2102      	movs	r1, #2
 8003204:	5499      	strb	r1, [r3, r2]
 8003206:	e01e      	b.n	8003246 <HAL_TIM_PWM_Start_DMA+0x1a6>
 8003208:	68bb      	ldr	r3, [r7, #8]
 800320a:	2b08      	cmp	r3, #8
 800320c:	d104      	bne.n	8003218 <HAL_TIM_PWM_Start_DMA+0x178>
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	2240      	movs	r2, #64	@ 0x40
 8003212:	2102      	movs	r1, #2
 8003214:	5499      	strb	r1, [r3, r2]
 8003216:	e016      	b.n	8003246 <HAL_TIM_PWM_Start_DMA+0x1a6>
 8003218:	68bb      	ldr	r3, [r7, #8]
 800321a:	2b0c      	cmp	r3, #12
 800321c:	d104      	bne.n	8003228 <HAL_TIM_PWM_Start_DMA+0x188>
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	2241      	movs	r2, #65	@ 0x41
 8003222:	2102      	movs	r1, #2
 8003224:	5499      	strb	r1, [r3, r2]
 8003226:	e00e      	b.n	8003246 <HAL_TIM_PWM_Start_DMA+0x1a6>
 8003228:	68bb      	ldr	r3, [r7, #8]
 800322a:	2b10      	cmp	r3, #16
 800322c:	d104      	bne.n	8003238 <HAL_TIM_PWM_Start_DMA+0x198>
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	2242      	movs	r2, #66	@ 0x42
 8003232:	2102      	movs	r1, #2
 8003234:	5499      	strb	r1, [r3, r2]
 8003236:	e006      	b.n	8003246 <HAL_TIM_PWM_Start_DMA+0x1a6>
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	2243      	movs	r2, #67	@ 0x43
 800323c:	2102      	movs	r1, #2
 800323e:	5499      	strb	r1, [r3, r2]
 8003240:	e001      	b.n	8003246 <HAL_TIM_PWM_Start_DMA+0x1a6>
    }
  }
  else
  {
    return HAL_ERROR;
 8003242:	2301      	movs	r3, #1
 8003244:	e105      	b.n	8003452 <HAL_TIM_PWM_Start_DMA+0x3b2>
  }

  switch (Channel)
 8003246:	68bb      	ldr	r3, [r7, #8]
 8003248:	2b0c      	cmp	r3, #12
 800324a:	d100      	bne.n	800324e <HAL_TIM_PWM_Start_DMA+0x1ae>
 800324c:	e080      	b.n	8003350 <HAL_TIM_PWM_Start_DMA+0x2b0>
 800324e:	68bb      	ldr	r3, [r7, #8]
 8003250:	2b0c      	cmp	r3, #12
 8003252:	d900      	bls.n	8003256 <HAL_TIM_PWM_Start_DMA+0x1b6>
 8003254:	e0a1      	b.n	800339a <HAL_TIM_PWM_Start_DMA+0x2fa>
 8003256:	68bb      	ldr	r3, [r7, #8]
 8003258:	2b08      	cmp	r3, #8
 800325a:	d054      	beq.n	8003306 <HAL_TIM_PWM_Start_DMA+0x266>
 800325c:	68bb      	ldr	r3, [r7, #8]
 800325e:	2b08      	cmp	r3, #8
 8003260:	d900      	bls.n	8003264 <HAL_TIM_PWM_Start_DMA+0x1c4>
 8003262:	e09a      	b.n	800339a <HAL_TIM_PWM_Start_DMA+0x2fa>
 8003264:	68bb      	ldr	r3, [r7, #8]
 8003266:	2b00      	cmp	r3, #0
 8003268:	d003      	beq.n	8003272 <HAL_TIM_PWM_Start_DMA+0x1d2>
 800326a:	68bb      	ldr	r3, [r7, #8]
 800326c:	2b04      	cmp	r3, #4
 800326e:	d025      	beq.n	80032bc <HAL_TIM_PWM_Start_DMA+0x21c>
 8003270:	e093      	b.n	800339a <HAL_TIM_PWM_Start_DMA+0x2fa>
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003276:	4a79      	ldr	r2, [pc, #484]	@ (800345c <HAL_TIM_PWM_Start_DMA+0x3bc>)
 8003278:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800327e:	4a78      	ldr	r2, [pc, #480]	@ (8003460 <HAL_TIM_PWM_Start_DMA+0x3c0>)
 8003280:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003286:	4a77      	ldr	r2, [pc, #476]	@ (8003464 <HAL_TIM_PWM_Start_DMA+0x3c4>)
 8003288:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 800328e:	6879      	ldr	r1, [r7, #4]
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	3334      	adds	r3, #52	@ 0x34
 8003296:	001a      	movs	r2, r3
 8003298:	1cbb      	adds	r3, r7, #2
 800329a:	881b      	ldrh	r3, [r3, #0]
 800329c:	f7fe fd74 	bl	8001d88 <HAL_DMA_Start_IT>
 80032a0:	1e03      	subs	r3, r0, #0
 80032a2:	d001      	beq.n	80032a8 <HAL_TIM_PWM_Start_DMA+0x208>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 80032a4:	2301      	movs	r3, #1
 80032a6:	e0d4      	b.n	8003452 <HAL_TIM_PWM_Start_DMA+0x3b2>
      }

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	68da      	ldr	r2, [r3, #12]
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	2180      	movs	r1, #128	@ 0x80
 80032b4:	0089      	lsls	r1, r1, #2
 80032b6:	430a      	orrs	r2, r1
 80032b8:	60da      	str	r2, [r3, #12]
      break;
 80032ba:	e073      	b.n	80033a4 <HAL_TIM_PWM_Start_DMA+0x304>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032c0:	4a66      	ldr	r2, [pc, #408]	@ (800345c <HAL_TIM_PWM_Start_DMA+0x3bc>)
 80032c2:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032c8:	4a65      	ldr	r2, [pc, #404]	@ (8003460 <HAL_TIM_PWM_Start_DMA+0x3c0>)
 80032ca:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032d0:	4a64      	ldr	r2, [pc, #400]	@ (8003464 <HAL_TIM_PWM_Start_DMA+0x3c4>)
 80032d2:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 80032d8:	6879      	ldr	r1, [r7, #4]
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	3338      	adds	r3, #56	@ 0x38
 80032e0:	001a      	movs	r2, r3
 80032e2:	1cbb      	adds	r3, r7, #2
 80032e4:	881b      	ldrh	r3, [r3, #0]
 80032e6:	f7fe fd4f 	bl	8001d88 <HAL_DMA_Start_IT>
 80032ea:	1e03      	subs	r3, r0, #0
 80032ec:	d001      	beq.n	80032f2 <HAL_TIM_PWM_Start_DMA+0x252>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 80032ee:	2301      	movs	r3, #1
 80032f0:	e0af      	b.n	8003452 <HAL_TIM_PWM_Start_DMA+0x3b2>
      }
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	68da      	ldr	r2, [r3, #12]
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	2180      	movs	r1, #128	@ 0x80
 80032fe:	00c9      	lsls	r1, r1, #3
 8003300:	430a      	orrs	r2, r1
 8003302:	60da      	str	r2, [r3, #12]
      break;
 8003304:	e04e      	b.n	80033a4 <HAL_TIM_PWM_Start_DMA+0x304>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800330a:	4a54      	ldr	r2, [pc, #336]	@ (800345c <HAL_TIM_PWM_Start_DMA+0x3bc>)
 800330c:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003312:	4a53      	ldr	r2, [pc, #332]	@ (8003460 <HAL_TIM_PWM_Start_DMA+0x3c0>)
 8003314:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800331a:	4a52      	ldr	r2, [pc, #328]	@ (8003464 <HAL_TIM_PWM_Start_DMA+0x3c4>)
 800331c:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 8003322:	6879      	ldr	r1, [r7, #4]
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	333c      	adds	r3, #60	@ 0x3c
 800332a:	001a      	movs	r2, r3
 800332c:	1cbb      	adds	r3, r7, #2
 800332e:	881b      	ldrh	r3, [r3, #0]
 8003330:	f7fe fd2a 	bl	8001d88 <HAL_DMA_Start_IT>
 8003334:	1e03      	subs	r3, r0, #0
 8003336:	d001      	beq.n	800333c <HAL_TIM_PWM_Start_DMA+0x29c>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8003338:	2301      	movs	r3, #1
 800333a:	e08a      	b.n	8003452 <HAL_TIM_PWM_Start_DMA+0x3b2>
      }
      /* Enable the TIM Output Capture/Compare 3 request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	68da      	ldr	r2, [r3, #12]
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	2180      	movs	r1, #128	@ 0x80
 8003348:	0109      	lsls	r1, r1, #4
 800334a:	430a      	orrs	r2, r1
 800334c:	60da      	str	r2, [r3, #12]
      break;
 800334e:	e029      	b.n	80033a4 <HAL_TIM_PWM_Start_DMA+0x304>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003354:	4a41      	ldr	r2, [pc, #260]	@ (800345c <HAL_TIM_PWM_Start_DMA+0x3bc>)
 8003356:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800335c:	4a40      	ldr	r2, [pc, #256]	@ (8003460 <HAL_TIM_PWM_Start_DMA+0x3c0>)
 800335e:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003364:	4a3f      	ldr	r2, [pc, #252]	@ (8003464 <HAL_TIM_PWM_Start_DMA+0x3c4>)
 8003366:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800336c:	6879      	ldr	r1, [r7, #4]
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	3340      	adds	r3, #64	@ 0x40
 8003374:	001a      	movs	r2, r3
 8003376:	1cbb      	adds	r3, r7, #2
 8003378:	881b      	ldrh	r3, [r3, #0]
 800337a:	f7fe fd05 	bl	8001d88 <HAL_DMA_Start_IT>
 800337e:	1e03      	subs	r3, r0, #0
 8003380:	d001      	beq.n	8003386 <HAL_TIM_PWM_Start_DMA+0x2e6>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8003382:	2301      	movs	r3, #1
 8003384:	e065      	b.n	8003452 <HAL_TIM_PWM_Start_DMA+0x3b2>
      }
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	68da      	ldr	r2, [r3, #12]
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	2180      	movs	r1, #128	@ 0x80
 8003392:	0149      	lsls	r1, r1, #5
 8003394:	430a      	orrs	r2, r1
 8003396:	60da      	str	r2, [r3, #12]
      break;
 8003398:	e004      	b.n	80033a4 <HAL_TIM_PWM_Start_DMA+0x304>
    }

    default:
      status = HAL_ERROR;
 800339a:	2317      	movs	r3, #23
 800339c:	18fb      	adds	r3, r7, r3
 800339e:	2201      	movs	r2, #1
 80033a0:	701a      	strb	r2, [r3, #0]
      break;
 80033a2:	46c0      	nop			@ (mov r8, r8)
  }

  if (status == HAL_OK)
 80033a4:	2317      	movs	r3, #23
 80033a6:	18fb      	adds	r3, r7, r3
 80033a8:	781b      	ldrb	r3, [r3, #0]
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d14e      	bne.n	800344c <HAL_TIM_PWM_Start_DMA+0x3ac>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	68b9      	ldr	r1, [r7, #8]
 80033b4:	2201      	movs	r2, #1
 80033b6:	0018      	movs	r0, r3
 80033b8:	f000 ffae 	bl	8004318 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	4a29      	ldr	r2, [pc, #164]	@ (8003468 <HAL_TIM_PWM_Start_DMA+0x3c8>)
 80033c2:	4293      	cmp	r3, r2
 80033c4:	d009      	beq.n	80033da <HAL_TIM_PWM_Start_DMA+0x33a>
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	4a28      	ldr	r2, [pc, #160]	@ (800346c <HAL_TIM_PWM_Start_DMA+0x3cc>)
 80033cc:	4293      	cmp	r3, r2
 80033ce:	d004      	beq.n	80033da <HAL_TIM_PWM_Start_DMA+0x33a>
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	4a26      	ldr	r2, [pc, #152]	@ (8003470 <HAL_TIM_PWM_Start_DMA+0x3d0>)
 80033d6:	4293      	cmp	r3, r2
 80033d8:	d101      	bne.n	80033de <HAL_TIM_PWM_Start_DMA+0x33e>
 80033da:	2301      	movs	r3, #1
 80033dc:	e000      	b.n	80033e0 <HAL_TIM_PWM_Start_DMA+0x340>
 80033de:	2300      	movs	r3, #0
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	d008      	beq.n	80033f6 <HAL_TIM_PWM_Start_DMA+0x356>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	2180      	movs	r1, #128	@ 0x80
 80033f0:	0209      	lsls	r1, r1, #8
 80033f2:	430a      	orrs	r2, r1
 80033f4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	4a1b      	ldr	r2, [pc, #108]	@ (8003468 <HAL_TIM_PWM_Start_DMA+0x3c8>)
 80033fc:	4293      	cmp	r3, r2
 80033fe:	d004      	beq.n	800340a <HAL_TIM_PWM_Start_DMA+0x36a>
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	4a1b      	ldr	r2, [pc, #108]	@ (8003474 <HAL_TIM_PWM_Start_DMA+0x3d4>)
 8003406:	4293      	cmp	r3, r2
 8003408:	d116      	bne.n	8003438 <HAL_TIM_PWM_Start_DMA+0x398>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	689b      	ldr	r3, [r3, #8]
 8003410:	4a19      	ldr	r2, [pc, #100]	@ (8003478 <HAL_TIM_PWM_Start_DMA+0x3d8>)
 8003412:	4013      	ands	r3, r2
 8003414:	613b      	str	r3, [r7, #16]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003416:	693b      	ldr	r3, [r7, #16]
 8003418:	2b06      	cmp	r3, #6
 800341a:	d016      	beq.n	800344a <HAL_TIM_PWM_Start_DMA+0x3aa>
 800341c:	693a      	ldr	r2, [r7, #16]
 800341e:	2380      	movs	r3, #128	@ 0x80
 8003420:	025b      	lsls	r3, r3, #9
 8003422:	429a      	cmp	r2, r3
 8003424:	d011      	beq.n	800344a <HAL_TIM_PWM_Start_DMA+0x3aa>
      {
        __HAL_TIM_ENABLE(htim);
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	681a      	ldr	r2, [r3, #0]
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	2101      	movs	r1, #1
 8003432:	430a      	orrs	r2, r1
 8003434:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003436:	e008      	b.n	800344a <HAL_TIM_PWM_Start_DMA+0x3aa>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	681a      	ldr	r2, [r3, #0]
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	2101      	movs	r1, #1
 8003444:	430a      	orrs	r2, r1
 8003446:	601a      	str	r2, [r3, #0]
 8003448:	e000      	b.n	800344c <HAL_TIM_PWM_Start_DMA+0x3ac>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800344a:	46c0      	nop			@ (mov r8, r8)
    }
  }

  /* Return function status */
  return status;
 800344c:	2317      	movs	r3, #23
 800344e:	18fb      	adds	r3, r7, r3
 8003450:	781b      	ldrb	r3, [r3, #0]
}
 8003452:	0018      	movs	r0, r3
 8003454:	46bd      	mov	sp, r7
 8003456:	b006      	add	sp, #24
 8003458:	bd80      	pop	{r7, pc}
 800345a:	46c0      	nop			@ (mov r8, r8)
 800345c:	08003aa1 	.word	0x08003aa1
 8003460:	08003b4b 	.word	0x08003b4b
 8003464:	08003a0d 	.word	0x08003a0d
 8003468:	40012c00 	.word	0x40012c00
 800346c:	40014400 	.word	0x40014400
 8003470:	40014800 	.word	0x40014800
 8003474:	40000400 	.word	0x40000400
 8003478:	00010007 	.word	0x00010007

0800347c <HAL_TIM_PWM_Stop_DMA>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800347c:	b580      	push	{r7, lr}
 800347e:	b084      	sub	sp, #16
 8003480:	af00      	add	r7, sp, #0
 8003482:	6078      	str	r0, [r7, #4]
 8003484:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003486:	230f      	movs	r3, #15
 8003488:	18fb      	adds	r3, r7, r3
 800348a:	2200      	movs	r2, #0
 800348c:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  switch (Channel)
 800348e:	683b      	ldr	r3, [r7, #0]
 8003490:	2b0c      	cmp	r3, #12
 8003492:	d039      	beq.n	8003508 <HAL_TIM_PWM_Stop_DMA+0x8c>
 8003494:	683b      	ldr	r3, [r7, #0]
 8003496:	2b0c      	cmp	r3, #12
 8003498:	d844      	bhi.n	8003524 <HAL_TIM_PWM_Stop_DMA+0xa8>
 800349a:	683b      	ldr	r3, [r7, #0]
 800349c:	2b08      	cmp	r3, #8
 800349e:	d025      	beq.n	80034ec <HAL_TIM_PWM_Stop_DMA+0x70>
 80034a0:	683b      	ldr	r3, [r7, #0]
 80034a2:	2b08      	cmp	r3, #8
 80034a4:	d83e      	bhi.n	8003524 <HAL_TIM_PWM_Stop_DMA+0xa8>
 80034a6:	683b      	ldr	r3, [r7, #0]
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	d003      	beq.n	80034b4 <HAL_TIM_PWM_Stop_DMA+0x38>
 80034ac:	683b      	ldr	r3, [r7, #0]
 80034ae:	2b04      	cmp	r3, #4
 80034b0:	d00e      	beq.n	80034d0 <HAL_TIM_PWM_Stop_DMA+0x54>
 80034b2:	e037      	b.n	8003524 <HAL_TIM_PWM_Stop_DMA+0xa8>
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	68da      	ldr	r2, [r3, #12]
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	495a      	ldr	r1, [pc, #360]	@ (8003628 <HAL_TIM_PWM_Stop_DMA+0x1ac>)
 80034c0:	400a      	ands	r2, r1
 80034c2:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034c8:	0018      	movs	r0, r3
 80034ca:	f7fe fce3 	bl	8001e94 <HAL_DMA_Abort_IT>
      break;
 80034ce:	e02e      	b.n	800352e <HAL_TIM_PWM_Stop_DMA+0xb2>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	68da      	ldr	r2, [r3, #12]
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	4954      	ldr	r1, [pc, #336]	@ (800362c <HAL_TIM_PWM_Stop_DMA+0x1b0>)
 80034dc:	400a      	ands	r2, r1
 80034de:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034e4:	0018      	movs	r0, r3
 80034e6:	f7fe fcd5 	bl	8001e94 <HAL_DMA_Abort_IT>
      break;
 80034ea:	e020      	b.n	800352e <HAL_TIM_PWM_Stop_DMA+0xb2>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	68da      	ldr	r2, [r3, #12]
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	494e      	ldr	r1, [pc, #312]	@ (8003630 <HAL_TIM_PWM_Stop_DMA+0x1b4>)
 80034f8:	400a      	ands	r2, r1
 80034fa:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003500:	0018      	movs	r0, r3
 8003502:	f7fe fcc7 	bl	8001e94 <HAL_DMA_Abort_IT>
      break;
 8003506:	e012      	b.n	800352e <HAL_TIM_PWM_Stop_DMA+0xb2>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	68da      	ldr	r2, [r3, #12]
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	4948      	ldr	r1, [pc, #288]	@ (8003634 <HAL_TIM_PWM_Stop_DMA+0x1b8>)
 8003514:	400a      	ands	r2, r1
 8003516:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800351c:	0018      	movs	r0, r3
 800351e:	f7fe fcb9 	bl	8001e94 <HAL_DMA_Abort_IT>
      break;
 8003522:	e004      	b.n	800352e <HAL_TIM_PWM_Stop_DMA+0xb2>
    }

    default:
      status = HAL_ERROR;
 8003524:	230f      	movs	r3, #15
 8003526:	18fb      	adds	r3, r7, r3
 8003528:	2201      	movs	r2, #1
 800352a:	701a      	strb	r2, [r3, #0]
      break;
 800352c:	46c0      	nop			@ (mov r8, r8)
  }

  if (status == HAL_OK)
 800352e:	230f      	movs	r3, #15
 8003530:	18fb      	adds	r3, r7, r3
 8003532:	781b      	ldrb	r3, [r3, #0]
 8003534:	2b00      	cmp	r3, #0
 8003536:	d000      	beq.n	800353a <HAL_TIM_PWM_Stop_DMA+0xbe>
 8003538:	e06e      	b.n	8003618 <HAL_TIM_PWM_Stop_DMA+0x19c>
  {
    /* Disable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	6839      	ldr	r1, [r7, #0]
 8003540:	2200      	movs	r2, #0
 8003542:	0018      	movs	r0, r3
 8003544:	f000 fee8 	bl	8004318 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	4a3a      	ldr	r2, [pc, #232]	@ (8003638 <HAL_TIM_PWM_Stop_DMA+0x1bc>)
 800354e:	4293      	cmp	r3, r2
 8003550:	d009      	beq.n	8003566 <HAL_TIM_PWM_Stop_DMA+0xea>
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	4a39      	ldr	r2, [pc, #228]	@ (800363c <HAL_TIM_PWM_Stop_DMA+0x1c0>)
 8003558:	4293      	cmp	r3, r2
 800355a:	d004      	beq.n	8003566 <HAL_TIM_PWM_Stop_DMA+0xea>
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	4a37      	ldr	r2, [pc, #220]	@ (8003640 <HAL_TIM_PWM_Stop_DMA+0x1c4>)
 8003562:	4293      	cmp	r3, r2
 8003564:	d101      	bne.n	800356a <HAL_TIM_PWM_Stop_DMA+0xee>
 8003566:	2301      	movs	r3, #1
 8003568:	e000      	b.n	800356c <HAL_TIM_PWM_Stop_DMA+0xf0>
 800356a:	2300      	movs	r3, #0
 800356c:	2b00      	cmp	r3, #0
 800356e:	d013      	beq.n	8003598 <HAL_TIM_PWM_Stop_DMA+0x11c>
    {
      /* Disable the Main Output */
      __HAL_TIM_MOE_DISABLE(htim);
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	6a1b      	ldr	r3, [r3, #32]
 8003576:	4a33      	ldr	r2, [pc, #204]	@ (8003644 <HAL_TIM_PWM_Stop_DMA+0x1c8>)
 8003578:	4013      	ands	r3, r2
 800357a:	d10d      	bne.n	8003598 <HAL_TIM_PWM_Stop_DMA+0x11c>
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	6a1b      	ldr	r3, [r3, #32]
 8003582:	4a31      	ldr	r2, [pc, #196]	@ (8003648 <HAL_TIM_PWM_Stop_DMA+0x1cc>)
 8003584:	4013      	ands	r3, r2
 8003586:	d107      	bne.n	8003598 <HAL_TIM_PWM_Stop_DMA+0x11c>
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	492e      	ldr	r1, [pc, #184]	@ (800364c <HAL_TIM_PWM_Stop_DMA+0x1d0>)
 8003594:	400a      	ands	r2, r1
 8003596:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	6a1b      	ldr	r3, [r3, #32]
 800359e:	4a29      	ldr	r2, [pc, #164]	@ (8003644 <HAL_TIM_PWM_Stop_DMA+0x1c8>)
 80035a0:	4013      	ands	r3, r2
 80035a2:	d10d      	bne.n	80035c0 <HAL_TIM_PWM_Stop_DMA+0x144>
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	6a1b      	ldr	r3, [r3, #32]
 80035aa:	4a27      	ldr	r2, [pc, #156]	@ (8003648 <HAL_TIM_PWM_Stop_DMA+0x1cc>)
 80035ac:	4013      	ands	r3, r2
 80035ae:	d107      	bne.n	80035c0 <HAL_TIM_PWM_Stop_DMA+0x144>
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	681a      	ldr	r2, [r3, #0]
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	2101      	movs	r1, #1
 80035bc:	438a      	bics	r2, r1
 80035be:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80035c0:	683b      	ldr	r3, [r7, #0]
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d104      	bne.n	80035d0 <HAL_TIM_PWM_Stop_DMA+0x154>
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	223e      	movs	r2, #62	@ 0x3e
 80035ca:	2101      	movs	r1, #1
 80035cc:	5499      	strb	r1, [r3, r2]
 80035ce:	e023      	b.n	8003618 <HAL_TIM_PWM_Stop_DMA+0x19c>
 80035d0:	683b      	ldr	r3, [r7, #0]
 80035d2:	2b04      	cmp	r3, #4
 80035d4:	d104      	bne.n	80035e0 <HAL_TIM_PWM_Stop_DMA+0x164>
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	223f      	movs	r2, #63	@ 0x3f
 80035da:	2101      	movs	r1, #1
 80035dc:	5499      	strb	r1, [r3, r2]
 80035de:	e01b      	b.n	8003618 <HAL_TIM_PWM_Stop_DMA+0x19c>
 80035e0:	683b      	ldr	r3, [r7, #0]
 80035e2:	2b08      	cmp	r3, #8
 80035e4:	d104      	bne.n	80035f0 <HAL_TIM_PWM_Stop_DMA+0x174>
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	2240      	movs	r2, #64	@ 0x40
 80035ea:	2101      	movs	r1, #1
 80035ec:	5499      	strb	r1, [r3, r2]
 80035ee:	e013      	b.n	8003618 <HAL_TIM_PWM_Stop_DMA+0x19c>
 80035f0:	683b      	ldr	r3, [r7, #0]
 80035f2:	2b0c      	cmp	r3, #12
 80035f4:	d104      	bne.n	8003600 <HAL_TIM_PWM_Stop_DMA+0x184>
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	2241      	movs	r2, #65	@ 0x41
 80035fa:	2101      	movs	r1, #1
 80035fc:	5499      	strb	r1, [r3, r2]
 80035fe:	e00b      	b.n	8003618 <HAL_TIM_PWM_Stop_DMA+0x19c>
 8003600:	683b      	ldr	r3, [r7, #0]
 8003602:	2b10      	cmp	r3, #16
 8003604:	d104      	bne.n	8003610 <HAL_TIM_PWM_Stop_DMA+0x194>
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	2242      	movs	r2, #66	@ 0x42
 800360a:	2101      	movs	r1, #1
 800360c:	5499      	strb	r1, [r3, r2]
 800360e:	e003      	b.n	8003618 <HAL_TIM_PWM_Stop_DMA+0x19c>
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	2243      	movs	r2, #67	@ 0x43
 8003614:	2101      	movs	r1, #1
 8003616:	5499      	strb	r1, [r3, r2]
  }

  /* Return function status */
  return status;
 8003618:	230f      	movs	r3, #15
 800361a:	18fb      	adds	r3, r7, r3
 800361c:	781b      	ldrb	r3, [r3, #0]
}
 800361e:	0018      	movs	r0, r3
 8003620:	46bd      	mov	sp, r7
 8003622:	b004      	add	sp, #16
 8003624:	bd80      	pop	{r7, pc}
 8003626:	46c0      	nop			@ (mov r8, r8)
 8003628:	fffffdff 	.word	0xfffffdff
 800362c:	fffffbff 	.word	0xfffffbff
 8003630:	fffff7ff 	.word	0xfffff7ff
 8003634:	ffffefff 	.word	0xffffefff
 8003638:	40012c00 	.word	0x40012c00
 800363c:	40014400 	.word	0x40014400
 8003640:	40014800 	.word	0x40014800
 8003644:	00001111 	.word	0x00001111
 8003648:	00000444 	.word	0x00000444
 800364c:	ffff7fff 	.word	0xffff7fff

08003650 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003650:	b580      	push	{r7, lr}
 8003652:	b086      	sub	sp, #24
 8003654:	af00      	add	r7, sp, #0
 8003656:	60f8      	str	r0, [r7, #12]
 8003658:	60b9      	str	r1, [r7, #8]
 800365a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800365c:	2317      	movs	r3, #23
 800365e:	18fb      	adds	r3, r7, r3
 8003660:	2200      	movs	r2, #0
 8003662:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	223c      	movs	r2, #60	@ 0x3c
 8003668:	5c9b      	ldrb	r3, [r3, r2]
 800366a:	2b01      	cmp	r3, #1
 800366c:	d101      	bne.n	8003672 <HAL_TIM_PWM_ConfigChannel+0x22>
 800366e:	2302      	movs	r3, #2
 8003670:	e0e5      	b.n	800383e <HAL_TIM_PWM_ConfigChannel+0x1ee>
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	223c      	movs	r2, #60	@ 0x3c
 8003676:	2101      	movs	r1, #1
 8003678:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	2b14      	cmp	r3, #20
 800367e:	d900      	bls.n	8003682 <HAL_TIM_PWM_ConfigChannel+0x32>
 8003680:	e0d1      	b.n	8003826 <HAL_TIM_PWM_ConfigChannel+0x1d6>
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	009a      	lsls	r2, r3, #2
 8003686:	4b70      	ldr	r3, [pc, #448]	@ (8003848 <HAL_TIM_PWM_ConfigChannel+0x1f8>)
 8003688:	18d3      	adds	r3, r2, r3
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	469f      	mov	pc, r3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	68ba      	ldr	r2, [r7, #8]
 8003694:	0011      	movs	r1, r2
 8003696:	0018      	movs	r0, r3
 8003698:	f000 fb06 	bl	8003ca8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	699a      	ldr	r2, [r3, #24]
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	2108      	movs	r1, #8
 80036a8:	430a      	orrs	r2, r1
 80036aa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	699a      	ldr	r2, [r3, #24]
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	2104      	movs	r1, #4
 80036b8:	438a      	bics	r2, r1
 80036ba:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	6999      	ldr	r1, [r3, #24]
 80036c2:	68bb      	ldr	r3, [r7, #8]
 80036c4:	691a      	ldr	r2, [r3, #16]
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	430a      	orrs	r2, r1
 80036cc:	619a      	str	r2, [r3, #24]
      break;
 80036ce:	e0af      	b.n	8003830 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	68ba      	ldr	r2, [r7, #8]
 80036d6:	0011      	movs	r1, r2
 80036d8:	0018      	movs	r0, r3
 80036da:	f000 fb65 	bl	8003da8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	699a      	ldr	r2, [r3, #24]
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	2180      	movs	r1, #128	@ 0x80
 80036ea:	0109      	lsls	r1, r1, #4
 80036ec:	430a      	orrs	r2, r1
 80036ee:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	699a      	ldr	r2, [r3, #24]
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	4954      	ldr	r1, [pc, #336]	@ (800384c <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 80036fc:	400a      	ands	r2, r1
 80036fe:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	6999      	ldr	r1, [r3, #24]
 8003706:	68bb      	ldr	r3, [r7, #8]
 8003708:	691b      	ldr	r3, [r3, #16]
 800370a:	021a      	lsls	r2, r3, #8
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	430a      	orrs	r2, r1
 8003712:	619a      	str	r2, [r3, #24]
      break;
 8003714:	e08c      	b.n	8003830 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	68ba      	ldr	r2, [r7, #8]
 800371c:	0011      	movs	r1, r2
 800371e:	0018      	movs	r0, r3
 8003720:	f000 fbc0 	bl	8003ea4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	69da      	ldr	r2, [r3, #28]
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	2108      	movs	r1, #8
 8003730:	430a      	orrs	r2, r1
 8003732:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003734:	68fb      	ldr	r3, [r7, #12]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	69da      	ldr	r2, [r3, #28]
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	2104      	movs	r1, #4
 8003740:	438a      	bics	r2, r1
 8003742:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	69d9      	ldr	r1, [r3, #28]
 800374a:	68bb      	ldr	r3, [r7, #8]
 800374c:	691a      	ldr	r2, [r3, #16]
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	430a      	orrs	r2, r1
 8003754:	61da      	str	r2, [r3, #28]
      break;
 8003756:	e06b      	b.n	8003830 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	68ba      	ldr	r2, [r7, #8]
 800375e:	0011      	movs	r1, r2
 8003760:	0018      	movs	r0, r3
 8003762:	f000 fc21 	bl	8003fa8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	69da      	ldr	r2, [r3, #28]
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	2180      	movs	r1, #128	@ 0x80
 8003772:	0109      	lsls	r1, r1, #4
 8003774:	430a      	orrs	r2, r1
 8003776:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	69da      	ldr	r2, [r3, #28]
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	4932      	ldr	r1, [pc, #200]	@ (800384c <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8003784:	400a      	ands	r2, r1
 8003786:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	69d9      	ldr	r1, [r3, #28]
 800378e:	68bb      	ldr	r3, [r7, #8]
 8003790:	691b      	ldr	r3, [r3, #16]
 8003792:	021a      	lsls	r2, r3, #8
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	430a      	orrs	r2, r1
 800379a:	61da      	str	r2, [r3, #28]
      break;
 800379c:	e048      	b.n	8003830 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	68ba      	ldr	r2, [r7, #8]
 80037a4:	0011      	movs	r1, r2
 80037a6:	0018      	movs	r0, r3
 80037a8:	f000 fc62 	bl	8004070 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	2108      	movs	r1, #8
 80037b8:	430a      	orrs	r2, r1
 80037ba:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	2104      	movs	r1, #4
 80037c8:	438a      	bics	r2, r1
 80037ca:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80037d2:	68bb      	ldr	r3, [r7, #8]
 80037d4:	691a      	ldr	r2, [r3, #16]
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	430a      	orrs	r2, r1
 80037dc:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80037de:	e027      	b.n	8003830 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	68ba      	ldr	r2, [r7, #8]
 80037e6:	0011      	movs	r1, r2
 80037e8:	0018      	movs	r0, r3
 80037ea:	f000 fc9b 	bl	8004124 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	2180      	movs	r1, #128	@ 0x80
 80037fa:	0109      	lsls	r1, r1, #4
 80037fc:	430a      	orrs	r2, r1
 80037fe:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	4910      	ldr	r1, [pc, #64]	@ (800384c <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 800380c:	400a      	ands	r2, r1
 800380e:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8003816:	68bb      	ldr	r3, [r7, #8]
 8003818:	691b      	ldr	r3, [r3, #16]
 800381a:	021a      	lsls	r2, r3, #8
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	430a      	orrs	r2, r1
 8003822:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8003824:	e004      	b.n	8003830 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    }

    default:
      status = HAL_ERROR;
 8003826:	2317      	movs	r3, #23
 8003828:	18fb      	adds	r3, r7, r3
 800382a:	2201      	movs	r2, #1
 800382c:	701a      	strb	r2, [r3, #0]
      break;
 800382e:	46c0      	nop			@ (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	223c      	movs	r2, #60	@ 0x3c
 8003834:	2100      	movs	r1, #0
 8003836:	5499      	strb	r1, [r3, r2]

  return status;
 8003838:	2317      	movs	r3, #23
 800383a:	18fb      	adds	r3, r7, r3
 800383c:	781b      	ldrb	r3, [r3, #0]
}
 800383e:	0018      	movs	r0, r3
 8003840:	46bd      	mov	sp, r7
 8003842:	b006      	add	sp, #24
 8003844:	bd80      	pop	{r7, pc}
 8003846:	46c0      	nop			@ (mov r8, r8)
 8003848:	080051a8 	.word	0x080051a8
 800384c:	fffffbff 	.word	0xfffffbff

08003850 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003850:	b580      	push	{r7, lr}
 8003852:	b084      	sub	sp, #16
 8003854:	af00      	add	r7, sp, #0
 8003856:	6078      	str	r0, [r7, #4]
 8003858:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800385a:	230f      	movs	r3, #15
 800385c:	18fb      	adds	r3, r7, r3
 800385e:	2200      	movs	r2, #0
 8003860:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	223c      	movs	r2, #60	@ 0x3c
 8003866:	5c9b      	ldrb	r3, [r3, r2]
 8003868:	2b01      	cmp	r3, #1
 800386a:	d101      	bne.n	8003870 <HAL_TIM_ConfigClockSource+0x20>
 800386c:	2302      	movs	r3, #2
 800386e:	e0bc      	b.n	80039ea <HAL_TIM_ConfigClockSource+0x19a>
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	223c      	movs	r2, #60	@ 0x3c
 8003874:	2101      	movs	r1, #1
 8003876:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	223d      	movs	r2, #61	@ 0x3d
 800387c:	2102      	movs	r1, #2
 800387e:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	689b      	ldr	r3, [r3, #8]
 8003886:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003888:	68bb      	ldr	r3, [r7, #8]
 800388a:	4a5a      	ldr	r2, [pc, #360]	@ (80039f4 <HAL_TIM_ConfigClockSource+0x1a4>)
 800388c:	4013      	ands	r3, r2
 800388e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003890:	68bb      	ldr	r3, [r7, #8]
 8003892:	4a59      	ldr	r2, [pc, #356]	@ (80039f8 <HAL_TIM_ConfigClockSource+0x1a8>)
 8003894:	4013      	ands	r3, r2
 8003896:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	68ba      	ldr	r2, [r7, #8]
 800389e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80038a0:	683b      	ldr	r3, [r7, #0]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	2280      	movs	r2, #128	@ 0x80
 80038a6:	0192      	lsls	r2, r2, #6
 80038a8:	4293      	cmp	r3, r2
 80038aa:	d040      	beq.n	800392e <HAL_TIM_ConfigClockSource+0xde>
 80038ac:	2280      	movs	r2, #128	@ 0x80
 80038ae:	0192      	lsls	r2, r2, #6
 80038b0:	4293      	cmp	r3, r2
 80038b2:	d900      	bls.n	80038b6 <HAL_TIM_ConfigClockSource+0x66>
 80038b4:	e088      	b.n	80039c8 <HAL_TIM_ConfigClockSource+0x178>
 80038b6:	2280      	movs	r2, #128	@ 0x80
 80038b8:	0152      	lsls	r2, r2, #5
 80038ba:	4293      	cmp	r3, r2
 80038bc:	d100      	bne.n	80038c0 <HAL_TIM_ConfigClockSource+0x70>
 80038be:	e088      	b.n	80039d2 <HAL_TIM_ConfigClockSource+0x182>
 80038c0:	2280      	movs	r2, #128	@ 0x80
 80038c2:	0152      	lsls	r2, r2, #5
 80038c4:	4293      	cmp	r3, r2
 80038c6:	d900      	bls.n	80038ca <HAL_TIM_ConfigClockSource+0x7a>
 80038c8:	e07e      	b.n	80039c8 <HAL_TIM_ConfigClockSource+0x178>
 80038ca:	2b70      	cmp	r3, #112	@ 0x70
 80038cc:	d018      	beq.n	8003900 <HAL_TIM_ConfigClockSource+0xb0>
 80038ce:	d900      	bls.n	80038d2 <HAL_TIM_ConfigClockSource+0x82>
 80038d0:	e07a      	b.n	80039c8 <HAL_TIM_ConfigClockSource+0x178>
 80038d2:	2b60      	cmp	r3, #96	@ 0x60
 80038d4:	d04f      	beq.n	8003976 <HAL_TIM_ConfigClockSource+0x126>
 80038d6:	d900      	bls.n	80038da <HAL_TIM_ConfigClockSource+0x8a>
 80038d8:	e076      	b.n	80039c8 <HAL_TIM_ConfigClockSource+0x178>
 80038da:	2b50      	cmp	r3, #80	@ 0x50
 80038dc:	d03b      	beq.n	8003956 <HAL_TIM_ConfigClockSource+0x106>
 80038de:	d900      	bls.n	80038e2 <HAL_TIM_ConfigClockSource+0x92>
 80038e0:	e072      	b.n	80039c8 <HAL_TIM_ConfigClockSource+0x178>
 80038e2:	2b40      	cmp	r3, #64	@ 0x40
 80038e4:	d057      	beq.n	8003996 <HAL_TIM_ConfigClockSource+0x146>
 80038e6:	d900      	bls.n	80038ea <HAL_TIM_ConfigClockSource+0x9a>
 80038e8:	e06e      	b.n	80039c8 <HAL_TIM_ConfigClockSource+0x178>
 80038ea:	2b30      	cmp	r3, #48	@ 0x30
 80038ec:	d063      	beq.n	80039b6 <HAL_TIM_ConfigClockSource+0x166>
 80038ee:	d86b      	bhi.n	80039c8 <HAL_TIM_ConfigClockSource+0x178>
 80038f0:	2b20      	cmp	r3, #32
 80038f2:	d060      	beq.n	80039b6 <HAL_TIM_ConfigClockSource+0x166>
 80038f4:	d868      	bhi.n	80039c8 <HAL_TIM_ConfigClockSource+0x178>
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	d05d      	beq.n	80039b6 <HAL_TIM_ConfigClockSource+0x166>
 80038fa:	2b10      	cmp	r3, #16
 80038fc:	d05b      	beq.n	80039b6 <HAL_TIM_ConfigClockSource+0x166>
 80038fe:	e063      	b.n	80039c8 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003904:	683b      	ldr	r3, [r7, #0]
 8003906:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003908:	683b      	ldr	r3, [r7, #0]
 800390a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800390c:	683b      	ldr	r3, [r7, #0]
 800390e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003910:	f000 fce2 	bl	80042d8 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	689b      	ldr	r3, [r3, #8]
 800391a:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800391c:	68bb      	ldr	r3, [r7, #8]
 800391e:	2277      	movs	r2, #119	@ 0x77
 8003920:	4313      	orrs	r3, r2
 8003922:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	68ba      	ldr	r2, [r7, #8]
 800392a:	609a      	str	r2, [r3, #8]
      break;
 800392c:	e052      	b.n	80039d4 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003932:	683b      	ldr	r3, [r7, #0]
 8003934:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003936:	683b      	ldr	r3, [r7, #0]
 8003938:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800393a:	683b      	ldr	r3, [r7, #0]
 800393c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800393e:	f000 fccb 	bl	80042d8 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	689a      	ldr	r2, [r3, #8]
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	2180      	movs	r1, #128	@ 0x80
 800394e:	01c9      	lsls	r1, r1, #7
 8003950:	430a      	orrs	r2, r1
 8003952:	609a      	str	r2, [r3, #8]
      break;
 8003954:	e03e      	b.n	80039d4 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800395a:	683b      	ldr	r3, [r7, #0]
 800395c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800395e:	683b      	ldr	r3, [r7, #0]
 8003960:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003962:	001a      	movs	r2, r3
 8003964:	f000 fc3c 	bl	80041e0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	2150      	movs	r1, #80	@ 0x50
 800396e:	0018      	movs	r0, r3
 8003970:	f000 fc96 	bl	80042a0 <TIM_ITRx_SetConfig>
      break;
 8003974:	e02e      	b.n	80039d4 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800397a:	683b      	ldr	r3, [r7, #0]
 800397c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800397e:	683b      	ldr	r3, [r7, #0]
 8003980:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003982:	001a      	movs	r2, r3
 8003984:	f000 fc5a 	bl	800423c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	2160      	movs	r1, #96	@ 0x60
 800398e:	0018      	movs	r0, r3
 8003990:	f000 fc86 	bl	80042a0 <TIM_ITRx_SetConfig>
      break;
 8003994:	e01e      	b.n	80039d4 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800399a:	683b      	ldr	r3, [r7, #0]
 800399c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800399e:	683b      	ldr	r3, [r7, #0]
 80039a0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80039a2:	001a      	movs	r2, r3
 80039a4:	f000 fc1c 	bl	80041e0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	2140      	movs	r1, #64	@ 0x40
 80039ae:	0018      	movs	r0, r3
 80039b0:	f000 fc76 	bl	80042a0 <TIM_ITRx_SetConfig>
      break;
 80039b4:	e00e      	b.n	80039d4 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	681a      	ldr	r2, [r3, #0]
 80039ba:	683b      	ldr	r3, [r7, #0]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	0019      	movs	r1, r3
 80039c0:	0010      	movs	r0, r2
 80039c2:	f000 fc6d 	bl	80042a0 <TIM_ITRx_SetConfig>
      break;
 80039c6:	e005      	b.n	80039d4 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 80039c8:	230f      	movs	r3, #15
 80039ca:	18fb      	adds	r3, r7, r3
 80039cc:	2201      	movs	r2, #1
 80039ce:	701a      	strb	r2, [r3, #0]
      break;
 80039d0:	e000      	b.n	80039d4 <HAL_TIM_ConfigClockSource+0x184>
      break;
 80039d2:	46c0      	nop			@ (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	223d      	movs	r2, #61	@ 0x3d
 80039d8:	2101      	movs	r1, #1
 80039da:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	223c      	movs	r2, #60	@ 0x3c
 80039e0:	2100      	movs	r1, #0
 80039e2:	5499      	strb	r1, [r3, r2]

  return status;
 80039e4:	230f      	movs	r3, #15
 80039e6:	18fb      	adds	r3, r7, r3
 80039e8:	781b      	ldrb	r3, [r3, #0]
}
 80039ea:	0018      	movs	r0, r3
 80039ec:	46bd      	mov	sp, r7
 80039ee:	b004      	add	sp, #16
 80039f0:	bd80      	pop	{r7, pc}
 80039f2:	46c0      	nop			@ (mov r8, r8)
 80039f4:	ffceff88 	.word	0xffceff88
 80039f8:	ffff00ff 	.word	0xffff00ff

080039fc <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 80039fc:	b580      	push	{r7, lr}
 80039fe:	b082      	sub	sp, #8
 8003a00:	af00      	add	r7, sp, #0
 8003a02:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 8003a04:	46c0      	nop			@ (mov r8, r8)
 8003a06:	46bd      	mov	sp, r7
 8003a08:	b002      	add	sp, #8
 8003a0a:	bd80      	pop	{r7, pc}

08003a0c <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 8003a0c:	b580      	push	{r7, lr}
 8003a0e:	b084      	sub	sp, #16
 8003a10:	af00      	add	r7, sp, #0
 8003a12:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a18:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a1e:	687a      	ldr	r2, [r7, #4]
 8003a20:	429a      	cmp	r2, r3
 8003a22:	d107      	bne.n	8003a34 <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	2201      	movs	r2, #1
 8003a28:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	223e      	movs	r2, #62	@ 0x3e
 8003a2e:	2101      	movs	r1, #1
 8003a30:	5499      	strb	r1, [r3, r2]
 8003a32:	e02a      	b.n	8003a8a <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a38:	687a      	ldr	r2, [r7, #4]
 8003a3a:	429a      	cmp	r2, r3
 8003a3c:	d107      	bne.n	8003a4e <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	2202      	movs	r2, #2
 8003a42:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	223f      	movs	r2, #63	@ 0x3f
 8003a48:	2101      	movs	r1, #1
 8003a4a:	5499      	strb	r1, [r3, r2]
 8003a4c:	e01d      	b.n	8003a8a <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a52:	687a      	ldr	r2, [r7, #4]
 8003a54:	429a      	cmp	r2, r3
 8003a56:	d107      	bne.n	8003a68 <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	2204      	movs	r2, #4
 8003a5c:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	2240      	movs	r2, #64	@ 0x40
 8003a62:	2101      	movs	r1, #1
 8003a64:	5499      	strb	r1, [r3, r2]
 8003a66:	e010      	b.n	8003a8a <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a6c:	687a      	ldr	r2, [r7, #4]
 8003a6e:	429a      	cmp	r2, r3
 8003a70:	d107      	bne.n	8003a82 <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	2208      	movs	r2, #8
 8003a76:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	2241      	movs	r2, #65	@ 0x41
 8003a7c:	2101      	movs	r1, #1
 8003a7e:	5499      	strb	r1, [r3, r2]
 8003a80:	e003      	b.n	8003a8a <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	223d      	movs	r2, #61	@ 0x3d
 8003a86:	2101      	movs	r1, #1
 8003a88:	5499      	strb	r1, [r3, r2]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	0018      	movs	r0, r3
 8003a8e:	f7ff ffb5 	bl	80039fc <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	2200      	movs	r2, #0
 8003a96:	771a      	strb	r2, [r3, #28]
}
 8003a98:	46c0      	nop			@ (mov r8, r8)
 8003a9a:	46bd      	mov	sp, r7
 8003a9c:	b004      	add	sp, #16
 8003a9e:	bd80      	pop	{r7, pc}

08003aa0 <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 8003aa0:	b580      	push	{r7, lr}
 8003aa2:	b084      	sub	sp, #16
 8003aa4:	af00      	add	r7, sp, #0
 8003aa6:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003aac:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ab2:	687a      	ldr	r2, [r7, #4]
 8003ab4:	429a      	cmp	r2, r3
 8003ab6:	d10b      	bne.n	8003ad0 <TIM_DMADelayPulseCplt+0x30>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	2201      	movs	r2, #1
 8003abc:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	69db      	ldr	r3, [r3, #28]
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d136      	bne.n	8003b34 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	223e      	movs	r2, #62	@ 0x3e
 8003aca:	2101      	movs	r1, #1
 8003acc:	5499      	strb	r1, [r3, r2]
 8003ace:	e031      	b.n	8003b34 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ad4:	687a      	ldr	r2, [r7, #4]
 8003ad6:	429a      	cmp	r2, r3
 8003ad8:	d10b      	bne.n	8003af2 <TIM_DMADelayPulseCplt+0x52>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	2202      	movs	r2, #2
 8003ade:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	69db      	ldr	r3, [r3, #28]
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	d125      	bne.n	8003b34 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	223f      	movs	r2, #63	@ 0x3f
 8003aec:	2101      	movs	r1, #1
 8003aee:	5499      	strb	r1, [r3, r2]
 8003af0:	e020      	b.n	8003b34 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003af6:	687a      	ldr	r2, [r7, #4]
 8003af8:	429a      	cmp	r2, r3
 8003afa:	d10b      	bne.n	8003b14 <TIM_DMADelayPulseCplt+0x74>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	2204      	movs	r2, #4
 8003b00:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	69db      	ldr	r3, [r3, #28]
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	d114      	bne.n	8003b34 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	2240      	movs	r2, #64	@ 0x40
 8003b0e:	2101      	movs	r1, #1
 8003b10:	5499      	strb	r1, [r3, r2]
 8003b12:	e00f      	b.n	8003b34 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b18:	687a      	ldr	r2, [r7, #4]
 8003b1a:	429a      	cmp	r2, r3
 8003b1c:	d10a      	bne.n	8003b34 <TIM_DMADelayPulseCplt+0x94>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	2208      	movs	r2, #8
 8003b22:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	69db      	ldr	r3, [r3, #28]
 8003b28:	2b00      	cmp	r3, #0
 8003b2a:	d103      	bne.n	8003b34 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	2241      	movs	r2, #65	@ 0x41
 8003b30:	2101      	movs	r1, #1
 8003b32:	5499      	strb	r1, [r3, r2]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	0018      	movs	r0, r3
 8003b38:	f7fc fcf4 	bl	8000524 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	2200      	movs	r2, #0
 8003b40:	771a      	strb	r2, [r3, #28]
}
 8003b42:	46c0      	nop			@ (mov r8, r8)
 8003b44:	46bd      	mov	sp, r7
 8003b46:	b004      	add	sp, #16
 8003b48:	bd80      	pop	{r7, pc}

08003b4a <TIM_DMADelayPulseHalfCplt>:
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
{
 8003b4a:	b580      	push	{r7, lr}
 8003b4c:	b084      	sub	sp, #16
 8003b4e:	af00      	add	r7, sp, #0
 8003b50:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b56:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b5c:	687a      	ldr	r2, [r7, #4]
 8003b5e:	429a      	cmp	r2, r3
 8003b60:	d103      	bne.n	8003b6a <TIM_DMADelayPulseHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	2201      	movs	r2, #1
 8003b66:	771a      	strb	r2, [r3, #28]
 8003b68:	e019      	b.n	8003b9e <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b6e:	687a      	ldr	r2, [r7, #4]
 8003b70:	429a      	cmp	r2, r3
 8003b72:	d103      	bne.n	8003b7c <TIM_DMADelayPulseHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	2202      	movs	r2, #2
 8003b78:	771a      	strb	r2, [r3, #28]
 8003b7a:	e010      	b.n	8003b9e <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b80:	687a      	ldr	r2, [r7, #4]
 8003b82:	429a      	cmp	r2, r3
 8003b84:	d103      	bne.n	8003b8e <TIM_DMADelayPulseHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	2204      	movs	r2, #4
 8003b8a:	771a      	strb	r2, [r3, #28]
 8003b8c:	e007      	b.n	8003b9e <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b92:	687a      	ldr	r2, [r7, #4]
 8003b94:	429a      	cmp	r2, r3
 8003b96:	d102      	bne.n	8003b9e <TIM_DMADelayPulseHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	2208      	movs	r2, #8
 8003b9c:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedHalfCpltCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	0018      	movs	r0, r3
 8003ba2:	f7fc fcb1 	bl	8000508 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	2200      	movs	r2, #0
 8003baa:	771a      	strb	r2, [r3, #28]
}
 8003bac:	46c0      	nop			@ (mov r8, r8)
 8003bae:	46bd      	mov	sp, r7
 8003bb0:	b004      	add	sp, #16
 8003bb2:	bd80      	pop	{r7, pc}

08003bb4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003bb4:	b580      	push	{r7, lr}
 8003bb6:	b084      	sub	sp, #16
 8003bb8:	af00      	add	r7, sp, #0
 8003bba:	6078      	str	r0, [r7, #4]
 8003bbc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	4a32      	ldr	r2, [pc, #200]	@ (8003c90 <TIM_Base_SetConfig+0xdc>)
 8003bc8:	4293      	cmp	r3, r2
 8003bca:	d003      	beq.n	8003bd4 <TIM_Base_SetConfig+0x20>
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	4a31      	ldr	r2, [pc, #196]	@ (8003c94 <TIM_Base_SetConfig+0xe0>)
 8003bd0:	4293      	cmp	r3, r2
 8003bd2:	d108      	bne.n	8003be6 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	2270      	movs	r2, #112	@ 0x70
 8003bd8:	4393      	bics	r3, r2
 8003bda:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003bdc:	683b      	ldr	r3, [r7, #0]
 8003bde:	685b      	ldr	r3, [r3, #4]
 8003be0:	68fa      	ldr	r2, [r7, #12]
 8003be2:	4313      	orrs	r3, r2
 8003be4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	4a29      	ldr	r2, [pc, #164]	@ (8003c90 <TIM_Base_SetConfig+0xdc>)
 8003bea:	4293      	cmp	r3, r2
 8003bec:	d00f      	beq.n	8003c0e <TIM_Base_SetConfig+0x5a>
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	4a28      	ldr	r2, [pc, #160]	@ (8003c94 <TIM_Base_SetConfig+0xe0>)
 8003bf2:	4293      	cmp	r3, r2
 8003bf4:	d00b      	beq.n	8003c0e <TIM_Base_SetConfig+0x5a>
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	4a27      	ldr	r2, [pc, #156]	@ (8003c98 <TIM_Base_SetConfig+0xe4>)
 8003bfa:	4293      	cmp	r3, r2
 8003bfc:	d007      	beq.n	8003c0e <TIM_Base_SetConfig+0x5a>
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	4a26      	ldr	r2, [pc, #152]	@ (8003c9c <TIM_Base_SetConfig+0xe8>)
 8003c02:	4293      	cmp	r3, r2
 8003c04:	d003      	beq.n	8003c0e <TIM_Base_SetConfig+0x5a>
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	4a25      	ldr	r2, [pc, #148]	@ (8003ca0 <TIM_Base_SetConfig+0xec>)
 8003c0a:	4293      	cmp	r3, r2
 8003c0c:	d108      	bne.n	8003c20 <TIM_Base_SetConfig+0x6c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	4a24      	ldr	r2, [pc, #144]	@ (8003ca4 <TIM_Base_SetConfig+0xf0>)
 8003c12:	4013      	ands	r3, r2
 8003c14:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003c16:	683b      	ldr	r3, [r7, #0]
 8003c18:	68db      	ldr	r3, [r3, #12]
 8003c1a:	68fa      	ldr	r2, [r7, #12]
 8003c1c:	4313      	orrs	r3, r2
 8003c1e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	2280      	movs	r2, #128	@ 0x80
 8003c24:	4393      	bics	r3, r2
 8003c26:	001a      	movs	r2, r3
 8003c28:	683b      	ldr	r3, [r7, #0]
 8003c2a:	695b      	ldr	r3, [r3, #20]
 8003c2c:	4313      	orrs	r3, r2
 8003c2e:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	68fa      	ldr	r2, [r7, #12]
 8003c34:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003c36:	683b      	ldr	r3, [r7, #0]
 8003c38:	689a      	ldr	r2, [r3, #8]
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003c3e:	683b      	ldr	r3, [r7, #0]
 8003c40:	681a      	ldr	r2, [r3, #0]
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	4a11      	ldr	r2, [pc, #68]	@ (8003c90 <TIM_Base_SetConfig+0xdc>)
 8003c4a:	4293      	cmp	r3, r2
 8003c4c:	d007      	beq.n	8003c5e <TIM_Base_SetConfig+0xaa>
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	4a12      	ldr	r2, [pc, #72]	@ (8003c9c <TIM_Base_SetConfig+0xe8>)
 8003c52:	4293      	cmp	r3, r2
 8003c54:	d003      	beq.n	8003c5e <TIM_Base_SetConfig+0xaa>
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	4a11      	ldr	r2, [pc, #68]	@ (8003ca0 <TIM_Base_SetConfig+0xec>)
 8003c5a:	4293      	cmp	r3, r2
 8003c5c:	d103      	bne.n	8003c66 <TIM_Base_SetConfig+0xb2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003c5e:	683b      	ldr	r3, [r7, #0]
 8003c60:	691a      	ldr	r2, [r3, #16]
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	2201      	movs	r2, #1
 8003c6a:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	691b      	ldr	r3, [r3, #16]
 8003c70:	2201      	movs	r2, #1
 8003c72:	4013      	ands	r3, r2
 8003c74:	2b01      	cmp	r3, #1
 8003c76:	d106      	bne.n	8003c86 <TIM_Base_SetConfig+0xd2>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	691b      	ldr	r3, [r3, #16]
 8003c7c:	2201      	movs	r2, #1
 8003c7e:	4393      	bics	r3, r2
 8003c80:	001a      	movs	r2, r3
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	611a      	str	r2, [r3, #16]
  }
}
 8003c86:	46c0      	nop			@ (mov r8, r8)
 8003c88:	46bd      	mov	sp, r7
 8003c8a:	b004      	add	sp, #16
 8003c8c:	bd80      	pop	{r7, pc}
 8003c8e:	46c0      	nop			@ (mov r8, r8)
 8003c90:	40012c00 	.word	0x40012c00
 8003c94:	40000400 	.word	0x40000400
 8003c98:	40002000 	.word	0x40002000
 8003c9c:	40014400 	.word	0x40014400
 8003ca0:	40014800 	.word	0x40014800
 8003ca4:	fffffcff 	.word	0xfffffcff

08003ca8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003ca8:	b580      	push	{r7, lr}
 8003caa:	b086      	sub	sp, #24
 8003cac:	af00      	add	r7, sp, #0
 8003cae:	6078      	str	r0, [r7, #4]
 8003cb0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	6a1b      	ldr	r3, [r3, #32]
 8003cb6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	6a1b      	ldr	r3, [r3, #32]
 8003cbc:	2201      	movs	r2, #1
 8003cbe:	4393      	bics	r3, r2
 8003cc0:	001a      	movs	r2, r3
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	685b      	ldr	r3, [r3, #4]
 8003cca:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	699b      	ldr	r3, [r3, #24]
 8003cd0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	4a2e      	ldr	r2, [pc, #184]	@ (8003d90 <TIM_OC1_SetConfig+0xe8>)
 8003cd6:	4013      	ands	r3, r2
 8003cd8:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	2203      	movs	r2, #3
 8003cde:	4393      	bics	r3, r2
 8003ce0:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003ce2:	683b      	ldr	r3, [r7, #0]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	68fa      	ldr	r2, [r7, #12]
 8003ce8:	4313      	orrs	r3, r2
 8003cea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003cec:	697b      	ldr	r3, [r7, #20]
 8003cee:	2202      	movs	r2, #2
 8003cf0:	4393      	bics	r3, r2
 8003cf2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003cf4:	683b      	ldr	r3, [r7, #0]
 8003cf6:	689b      	ldr	r3, [r3, #8]
 8003cf8:	697a      	ldr	r2, [r7, #20]
 8003cfa:	4313      	orrs	r3, r2
 8003cfc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	4a24      	ldr	r2, [pc, #144]	@ (8003d94 <TIM_OC1_SetConfig+0xec>)
 8003d02:	4293      	cmp	r3, r2
 8003d04:	d007      	beq.n	8003d16 <TIM_OC1_SetConfig+0x6e>
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	4a23      	ldr	r2, [pc, #140]	@ (8003d98 <TIM_OC1_SetConfig+0xf0>)
 8003d0a:	4293      	cmp	r3, r2
 8003d0c:	d003      	beq.n	8003d16 <TIM_OC1_SetConfig+0x6e>
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	4a22      	ldr	r2, [pc, #136]	@ (8003d9c <TIM_OC1_SetConfig+0xf4>)
 8003d12:	4293      	cmp	r3, r2
 8003d14:	d10c      	bne.n	8003d30 <TIM_OC1_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003d16:	697b      	ldr	r3, [r7, #20]
 8003d18:	2208      	movs	r2, #8
 8003d1a:	4393      	bics	r3, r2
 8003d1c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003d1e:	683b      	ldr	r3, [r7, #0]
 8003d20:	68db      	ldr	r3, [r3, #12]
 8003d22:	697a      	ldr	r2, [r7, #20]
 8003d24:	4313      	orrs	r3, r2
 8003d26:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003d28:	697b      	ldr	r3, [r7, #20]
 8003d2a:	2204      	movs	r2, #4
 8003d2c:	4393      	bics	r3, r2
 8003d2e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	4a18      	ldr	r2, [pc, #96]	@ (8003d94 <TIM_OC1_SetConfig+0xec>)
 8003d34:	4293      	cmp	r3, r2
 8003d36:	d007      	beq.n	8003d48 <TIM_OC1_SetConfig+0xa0>
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	4a17      	ldr	r2, [pc, #92]	@ (8003d98 <TIM_OC1_SetConfig+0xf0>)
 8003d3c:	4293      	cmp	r3, r2
 8003d3e:	d003      	beq.n	8003d48 <TIM_OC1_SetConfig+0xa0>
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	4a16      	ldr	r2, [pc, #88]	@ (8003d9c <TIM_OC1_SetConfig+0xf4>)
 8003d44:	4293      	cmp	r3, r2
 8003d46:	d111      	bne.n	8003d6c <TIM_OC1_SetConfig+0xc4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003d48:	693b      	ldr	r3, [r7, #16]
 8003d4a:	4a15      	ldr	r2, [pc, #84]	@ (8003da0 <TIM_OC1_SetConfig+0xf8>)
 8003d4c:	4013      	ands	r3, r2
 8003d4e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003d50:	693b      	ldr	r3, [r7, #16]
 8003d52:	4a14      	ldr	r2, [pc, #80]	@ (8003da4 <TIM_OC1_SetConfig+0xfc>)
 8003d54:	4013      	ands	r3, r2
 8003d56:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003d58:	683b      	ldr	r3, [r7, #0]
 8003d5a:	695b      	ldr	r3, [r3, #20]
 8003d5c:	693a      	ldr	r2, [r7, #16]
 8003d5e:	4313      	orrs	r3, r2
 8003d60:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003d62:	683b      	ldr	r3, [r7, #0]
 8003d64:	699b      	ldr	r3, [r3, #24]
 8003d66:	693a      	ldr	r2, [r7, #16]
 8003d68:	4313      	orrs	r3, r2
 8003d6a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	693a      	ldr	r2, [r7, #16]
 8003d70:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	68fa      	ldr	r2, [r7, #12]
 8003d76:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003d78:	683b      	ldr	r3, [r7, #0]
 8003d7a:	685a      	ldr	r2, [r3, #4]
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	697a      	ldr	r2, [r7, #20]
 8003d84:	621a      	str	r2, [r3, #32]
}
 8003d86:	46c0      	nop			@ (mov r8, r8)
 8003d88:	46bd      	mov	sp, r7
 8003d8a:	b006      	add	sp, #24
 8003d8c:	bd80      	pop	{r7, pc}
 8003d8e:	46c0      	nop			@ (mov r8, r8)
 8003d90:	fffeff8f 	.word	0xfffeff8f
 8003d94:	40012c00 	.word	0x40012c00
 8003d98:	40014400 	.word	0x40014400
 8003d9c:	40014800 	.word	0x40014800
 8003da0:	fffffeff 	.word	0xfffffeff
 8003da4:	fffffdff 	.word	0xfffffdff

08003da8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003da8:	b580      	push	{r7, lr}
 8003daa:	b086      	sub	sp, #24
 8003dac:	af00      	add	r7, sp, #0
 8003dae:	6078      	str	r0, [r7, #4]
 8003db0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	6a1b      	ldr	r3, [r3, #32]
 8003db6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	6a1b      	ldr	r3, [r3, #32]
 8003dbc:	2210      	movs	r2, #16
 8003dbe:	4393      	bics	r3, r2
 8003dc0:	001a      	movs	r2, r3
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	685b      	ldr	r3, [r3, #4]
 8003dca:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	699b      	ldr	r3, [r3, #24]
 8003dd0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	4a2c      	ldr	r2, [pc, #176]	@ (8003e88 <TIM_OC2_SetConfig+0xe0>)
 8003dd6:	4013      	ands	r3, r2
 8003dd8:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	4a2b      	ldr	r2, [pc, #172]	@ (8003e8c <TIM_OC2_SetConfig+0xe4>)
 8003dde:	4013      	ands	r3, r2
 8003de0:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003de2:	683b      	ldr	r3, [r7, #0]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	021b      	lsls	r3, r3, #8
 8003de8:	68fa      	ldr	r2, [r7, #12]
 8003dea:	4313      	orrs	r3, r2
 8003dec:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003dee:	697b      	ldr	r3, [r7, #20]
 8003df0:	2220      	movs	r2, #32
 8003df2:	4393      	bics	r3, r2
 8003df4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003df6:	683b      	ldr	r3, [r7, #0]
 8003df8:	689b      	ldr	r3, [r3, #8]
 8003dfa:	011b      	lsls	r3, r3, #4
 8003dfc:	697a      	ldr	r2, [r7, #20]
 8003dfe:	4313      	orrs	r3, r2
 8003e00:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	4a22      	ldr	r2, [pc, #136]	@ (8003e90 <TIM_OC2_SetConfig+0xe8>)
 8003e06:	4293      	cmp	r3, r2
 8003e08:	d10d      	bne.n	8003e26 <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003e0a:	697b      	ldr	r3, [r7, #20]
 8003e0c:	2280      	movs	r2, #128	@ 0x80
 8003e0e:	4393      	bics	r3, r2
 8003e10:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003e12:	683b      	ldr	r3, [r7, #0]
 8003e14:	68db      	ldr	r3, [r3, #12]
 8003e16:	011b      	lsls	r3, r3, #4
 8003e18:	697a      	ldr	r2, [r7, #20]
 8003e1a:	4313      	orrs	r3, r2
 8003e1c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003e1e:	697b      	ldr	r3, [r7, #20]
 8003e20:	2240      	movs	r2, #64	@ 0x40
 8003e22:	4393      	bics	r3, r2
 8003e24:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	4a19      	ldr	r2, [pc, #100]	@ (8003e90 <TIM_OC2_SetConfig+0xe8>)
 8003e2a:	4293      	cmp	r3, r2
 8003e2c:	d007      	beq.n	8003e3e <TIM_OC2_SetConfig+0x96>
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	4a18      	ldr	r2, [pc, #96]	@ (8003e94 <TIM_OC2_SetConfig+0xec>)
 8003e32:	4293      	cmp	r3, r2
 8003e34:	d003      	beq.n	8003e3e <TIM_OC2_SetConfig+0x96>
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	4a17      	ldr	r2, [pc, #92]	@ (8003e98 <TIM_OC2_SetConfig+0xf0>)
 8003e3a:	4293      	cmp	r3, r2
 8003e3c:	d113      	bne.n	8003e66 <TIM_OC2_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003e3e:	693b      	ldr	r3, [r7, #16]
 8003e40:	4a16      	ldr	r2, [pc, #88]	@ (8003e9c <TIM_OC2_SetConfig+0xf4>)
 8003e42:	4013      	ands	r3, r2
 8003e44:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003e46:	693b      	ldr	r3, [r7, #16]
 8003e48:	4a15      	ldr	r2, [pc, #84]	@ (8003ea0 <TIM_OC2_SetConfig+0xf8>)
 8003e4a:	4013      	ands	r3, r2
 8003e4c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003e4e:	683b      	ldr	r3, [r7, #0]
 8003e50:	695b      	ldr	r3, [r3, #20]
 8003e52:	009b      	lsls	r3, r3, #2
 8003e54:	693a      	ldr	r2, [r7, #16]
 8003e56:	4313      	orrs	r3, r2
 8003e58:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003e5a:	683b      	ldr	r3, [r7, #0]
 8003e5c:	699b      	ldr	r3, [r3, #24]
 8003e5e:	009b      	lsls	r3, r3, #2
 8003e60:	693a      	ldr	r2, [r7, #16]
 8003e62:	4313      	orrs	r3, r2
 8003e64:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	693a      	ldr	r2, [r7, #16]
 8003e6a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	68fa      	ldr	r2, [r7, #12]
 8003e70:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003e72:	683b      	ldr	r3, [r7, #0]
 8003e74:	685a      	ldr	r2, [r3, #4]
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	697a      	ldr	r2, [r7, #20]
 8003e7e:	621a      	str	r2, [r3, #32]
}
 8003e80:	46c0      	nop			@ (mov r8, r8)
 8003e82:	46bd      	mov	sp, r7
 8003e84:	b006      	add	sp, #24
 8003e86:	bd80      	pop	{r7, pc}
 8003e88:	feff8fff 	.word	0xfeff8fff
 8003e8c:	fffffcff 	.word	0xfffffcff
 8003e90:	40012c00 	.word	0x40012c00
 8003e94:	40014400 	.word	0x40014400
 8003e98:	40014800 	.word	0x40014800
 8003e9c:	fffffbff 	.word	0xfffffbff
 8003ea0:	fffff7ff 	.word	0xfffff7ff

08003ea4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003ea4:	b580      	push	{r7, lr}
 8003ea6:	b086      	sub	sp, #24
 8003ea8:	af00      	add	r7, sp, #0
 8003eaa:	6078      	str	r0, [r7, #4]
 8003eac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	6a1b      	ldr	r3, [r3, #32]
 8003eb2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	6a1b      	ldr	r3, [r3, #32]
 8003eb8:	4a31      	ldr	r2, [pc, #196]	@ (8003f80 <TIM_OC3_SetConfig+0xdc>)
 8003eba:	401a      	ands	r2, r3
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	685b      	ldr	r3, [r3, #4]
 8003ec4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	69db      	ldr	r3, [r3, #28]
 8003eca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	4a2d      	ldr	r2, [pc, #180]	@ (8003f84 <TIM_OC3_SetConfig+0xe0>)
 8003ed0:	4013      	ands	r3, r2
 8003ed2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	2203      	movs	r2, #3
 8003ed8:	4393      	bics	r3, r2
 8003eda:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003edc:	683b      	ldr	r3, [r7, #0]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	68fa      	ldr	r2, [r7, #12]
 8003ee2:	4313      	orrs	r3, r2
 8003ee4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003ee6:	697b      	ldr	r3, [r7, #20]
 8003ee8:	4a27      	ldr	r2, [pc, #156]	@ (8003f88 <TIM_OC3_SetConfig+0xe4>)
 8003eea:	4013      	ands	r3, r2
 8003eec:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003eee:	683b      	ldr	r3, [r7, #0]
 8003ef0:	689b      	ldr	r3, [r3, #8]
 8003ef2:	021b      	lsls	r3, r3, #8
 8003ef4:	697a      	ldr	r2, [r7, #20]
 8003ef6:	4313      	orrs	r3, r2
 8003ef8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	4a23      	ldr	r2, [pc, #140]	@ (8003f8c <TIM_OC3_SetConfig+0xe8>)
 8003efe:	4293      	cmp	r3, r2
 8003f00:	d10d      	bne.n	8003f1e <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003f02:	697b      	ldr	r3, [r7, #20]
 8003f04:	4a22      	ldr	r2, [pc, #136]	@ (8003f90 <TIM_OC3_SetConfig+0xec>)
 8003f06:	4013      	ands	r3, r2
 8003f08:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003f0a:	683b      	ldr	r3, [r7, #0]
 8003f0c:	68db      	ldr	r3, [r3, #12]
 8003f0e:	021b      	lsls	r3, r3, #8
 8003f10:	697a      	ldr	r2, [r7, #20]
 8003f12:	4313      	orrs	r3, r2
 8003f14:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003f16:	697b      	ldr	r3, [r7, #20]
 8003f18:	4a1e      	ldr	r2, [pc, #120]	@ (8003f94 <TIM_OC3_SetConfig+0xf0>)
 8003f1a:	4013      	ands	r3, r2
 8003f1c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	4a1a      	ldr	r2, [pc, #104]	@ (8003f8c <TIM_OC3_SetConfig+0xe8>)
 8003f22:	4293      	cmp	r3, r2
 8003f24:	d007      	beq.n	8003f36 <TIM_OC3_SetConfig+0x92>
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	4a1b      	ldr	r2, [pc, #108]	@ (8003f98 <TIM_OC3_SetConfig+0xf4>)
 8003f2a:	4293      	cmp	r3, r2
 8003f2c:	d003      	beq.n	8003f36 <TIM_OC3_SetConfig+0x92>
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	4a1a      	ldr	r2, [pc, #104]	@ (8003f9c <TIM_OC3_SetConfig+0xf8>)
 8003f32:	4293      	cmp	r3, r2
 8003f34:	d113      	bne.n	8003f5e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003f36:	693b      	ldr	r3, [r7, #16]
 8003f38:	4a19      	ldr	r2, [pc, #100]	@ (8003fa0 <TIM_OC3_SetConfig+0xfc>)
 8003f3a:	4013      	ands	r3, r2
 8003f3c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003f3e:	693b      	ldr	r3, [r7, #16]
 8003f40:	4a18      	ldr	r2, [pc, #96]	@ (8003fa4 <TIM_OC3_SetConfig+0x100>)
 8003f42:	4013      	ands	r3, r2
 8003f44:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003f46:	683b      	ldr	r3, [r7, #0]
 8003f48:	695b      	ldr	r3, [r3, #20]
 8003f4a:	011b      	lsls	r3, r3, #4
 8003f4c:	693a      	ldr	r2, [r7, #16]
 8003f4e:	4313      	orrs	r3, r2
 8003f50:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003f52:	683b      	ldr	r3, [r7, #0]
 8003f54:	699b      	ldr	r3, [r3, #24]
 8003f56:	011b      	lsls	r3, r3, #4
 8003f58:	693a      	ldr	r2, [r7, #16]
 8003f5a:	4313      	orrs	r3, r2
 8003f5c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	693a      	ldr	r2, [r7, #16]
 8003f62:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	68fa      	ldr	r2, [r7, #12]
 8003f68:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003f6a:	683b      	ldr	r3, [r7, #0]
 8003f6c:	685a      	ldr	r2, [r3, #4]
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	697a      	ldr	r2, [r7, #20]
 8003f76:	621a      	str	r2, [r3, #32]
}
 8003f78:	46c0      	nop			@ (mov r8, r8)
 8003f7a:	46bd      	mov	sp, r7
 8003f7c:	b006      	add	sp, #24
 8003f7e:	bd80      	pop	{r7, pc}
 8003f80:	fffffeff 	.word	0xfffffeff
 8003f84:	fffeff8f 	.word	0xfffeff8f
 8003f88:	fffffdff 	.word	0xfffffdff
 8003f8c:	40012c00 	.word	0x40012c00
 8003f90:	fffff7ff 	.word	0xfffff7ff
 8003f94:	fffffbff 	.word	0xfffffbff
 8003f98:	40014400 	.word	0x40014400
 8003f9c:	40014800 	.word	0x40014800
 8003fa0:	ffffefff 	.word	0xffffefff
 8003fa4:	ffffdfff 	.word	0xffffdfff

08003fa8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003fa8:	b580      	push	{r7, lr}
 8003faa:	b086      	sub	sp, #24
 8003fac:	af00      	add	r7, sp, #0
 8003fae:	6078      	str	r0, [r7, #4]
 8003fb0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	6a1b      	ldr	r3, [r3, #32]
 8003fb6:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	6a1b      	ldr	r3, [r3, #32]
 8003fbc:	4a24      	ldr	r2, [pc, #144]	@ (8004050 <TIM_OC4_SetConfig+0xa8>)
 8003fbe:	401a      	ands	r2, r3
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	685b      	ldr	r3, [r3, #4]
 8003fc8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	69db      	ldr	r3, [r3, #28]
 8003fce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	4a20      	ldr	r2, [pc, #128]	@ (8004054 <TIM_OC4_SetConfig+0xac>)
 8003fd4:	4013      	ands	r3, r2
 8003fd6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	4a1f      	ldr	r2, [pc, #124]	@ (8004058 <TIM_OC4_SetConfig+0xb0>)
 8003fdc:	4013      	ands	r3, r2
 8003fde:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003fe0:	683b      	ldr	r3, [r7, #0]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	021b      	lsls	r3, r3, #8
 8003fe6:	68fa      	ldr	r2, [r7, #12]
 8003fe8:	4313      	orrs	r3, r2
 8003fea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003fec:	693b      	ldr	r3, [r7, #16]
 8003fee:	4a1b      	ldr	r2, [pc, #108]	@ (800405c <TIM_OC4_SetConfig+0xb4>)
 8003ff0:	4013      	ands	r3, r2
 8003ff2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003ff4:	683b      	ldr	r3, [r7, #0]
 8003ff6:	689b      	ldr	r3, [r3, #8]
 8003ff8:	031b      	lsls	r3, r3, #12
 8003ffa:	693a      	ldr	r2, [r7, #16]
 8003ffc:	4313      	orrs	r3, r2
 8003ffe:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	4a17      	ldr	r2, [pc, #92]	@ (8004060 <TIM_OC4_SetConfig+0xb8>)
 8004004:	4293      	cmp	r3, r2
 8004006:	d007      	beq.n	8004018 <TIM_OC4_SetConfig+0x70>
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	4a16      	ldr	r2, [pc, #88]	@ (8004064 <TIM_OC4_SetConfig+0xbc>)
 800400c:	4293      	cmp	r3, r2
 800400e:	d003      	beq.n	8004018 <TIM_OC4_SetConfig+0x70>
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	4a15      	ldr	r2, [pc, #84]	@ (8004068 <TIM_OC4_SetConfig+0xc0>)
 8004014:	4293      	cmp	r3, r2
 8004016:	d109      	bne.n	800402c <TIM_OC4_SetConfig+0x84>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004018:	697b      	ldr	r3, [r7, #20]
 800401a:	4a14      	ldr	r2, [pc, #80]	@ (800406c <TIM_OC4_SetConfig+0xc4>)
 800401c:	4013      	ands	r3, r2
 800401e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004020:	683b      	ldr	r3, [r7, #0]
 8004022:	695b      	ldr	r3, [r3, #20]
 8004024:	019b      	lsls	r3, r3, #6
 8004026:	697a      	ldr	r2, [r7, #20]
 8004028:	4313      	orrs	r3, r2
 800402a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	697a      	ldr	r2, [r7, #20]
 8004030:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	68fa      	ldr	r2, [r7, #12]
 8004036:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004038:	683b      	ldr	r3, [r7, #0]
 800403a:	685a      	ldr	r2, [r3, #4]
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	693a      	ldr	r2, [r7, #16]
 8004044:	621a      	str	r2, [r3, #32]
}
 8004046:	46c0      	nop			@ (mov r8, r8)
 8004048:	46bd      	mov	sp, r7
 800404a:	b006      	add	sp, #24
 800404c:	bd80      	pop	{r7, pc}
 800404e:	46c0      	nop			@ (mov r8, r8)
 8004050:	ffffefff 	.word	0xffffefff
 8004054:	feff8fff 	.word	0xfeff8fff
 8004058:	fffffcff 	.word	0xfffffcff
 800405c:	ffffdfff 	.word	0xffffdfff
 8004060:	40012c00 	.word	0x40012c00
 8004064:	40014400 	.word	0x40014400
 8004068:	40014800 	.word	0x40014800
 800406c:	ffffbfff 	.word	0xffffbfff

08004070 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8004070:	b580      	push	{r7, lr}
 8004072:	b086      	sub	sp, #24
 8004074:	af00      	add	r7, sp, #0
 8004076:	6078      	str	r0, [r7, #4]
 8004078:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	6a1b      	ldr	r3, [r3, #32]
 800407e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	6a1b      	ldr	r3, [r3, #32]
 8004084:	4a21      	ldr	r2, [pc, #132]	@ (800410c <TIM_OC5_SetConfig+0x9c>)
 8004086:	401a      	ands	r2, r3
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	685b      	ldr	r3, [r3, #4]
 8004090:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004096:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	4a1d      	ldr	r2, [pc, #116]	@ (8004110 <TIM_OC5_SetConfig+0xa0>)
 800409c:	4013      	ands	r3, r2
 800409e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80040a0:	683b      	ldr	r3, [r7, #0]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	68fa      	ldr	r2, [r7, #12]
 80040a6:	4313      	orrs	r3, r2
 80040a8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80040aa:	693b      	ldr	r3, [r7, #16]
 80040ac:	4a19      	ldr	r2, [pc, #100]	@ (8004114 <TIM_OC5_SetConfig+0xa4>)
 80040ae:	4013      	ands	r3, r2
 80040b0:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80040b2:	683b      	ldr	r3, [r7, #0]
 80040b4:	689b      	ldr	r3, [r3, #8]
 80040b6:	041b      	lsls	r3, r3, #16
 80040b8:	693a      	ldr	r2, [r7, #16]
 80040ba:	4313      	orrs	r3, r2
 80040bc:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	4a15      	ldr	r2, [pc, #84]	@ (8004118 <TIM_OC5_SetConfig+0xa8>)
 80040c2:	4293      	cmp	r3, r2
 80040c4:	d007      	beq.n	80040d6 <TIM_OC5_SetConfig+0x66>
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	4a14      	ldr	r2, [pc, #80]	@ (800411c <TIM_OC5_SetConfig+0xac>)
 80040ca:	4293      	cmp	r3, r2
 80040cc:	d003      	beq.n	80040d6 <TIM_OC5_SetConfig+0x66>
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	4a13      	ldr	r2, [pc, #76]	@ (8004120 <TIM_OC5_SetConfig+0xb0>)
 80040d2:	4293      	cmp	r3, r2
 80040d4:	d109      	bne.n	80040ea <TIM_OC5_SetConfig+0x7a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80040d6:	697b      	ldr	r3, [r7, #20]
 80040d8:	4a0c      	ldr	r2, [pc, #48]	@ (800410c <TIM_OC5_SetConfig+0x9c>)
 80040da:	4013      	ands	r3, r2
 80040dc:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80040de:	683b      	ldr	r3, [r7, #0]
 80040e0:	695b      	ldr	r3, [r3, #20]
 80040e2:	021b      	lsls	r3, r3, #8
 80040e4:	697a      	ldr	r2, [r7, #20]
 80040e6:	4313      	orrs	r3, r2
 80040e8:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	697a      	ldr	r2, [r7, #20]
 80040ee:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	68fa      	ldr	r2, [r7, #12]
 80040f4:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80040f6:	683b      	ldr	r3, [r7, #0]
 80040f8:	685a      	ldr	r2, [r3, #4]
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	693a      	ldr	r2, [r7, #16]
 8004102:	621a      	str	r2, [r3, #32]
}
 8004104:	46c0      	nop			@ (mov r8, r8)
 8004106:	46bd      	mov	sp, r7
 8004108:	b006      	add	sp, #24
 800410a:	bd80      	pop	{r7, pc}
 800410c:	fffeffff 	.word	0xfffeffff
 8004110:	fffeff8f 	.word	0xfffeff8f
 8004114:	fffdffff 	.word	0xfffdffff
 8004118:	40012c00 	.word	0x40012c00
 800411c:	40014400 	.word	0x40014400
 8004120:	40014800 	.word	0x40014800

08004124 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8004124:	b580      	push	{r7, lr}
 8004126:	b086      	sub	sp, #24
 8004128:	af00      	add	r7, sp, #0
 800412a:	6078      	str	r0, [r7, #4]
 800412c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	6a1b      	ldr	r3, [r3, #32]
 8004132:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	6a1b      	ldr	r3, [r3, #32]
 8004138:	4a22      	ldr	r2, [pc, #136]	@ (80041c4 <TIM_OC6_SetConfig+0xa0>)
 800413a:	401a      	ands	r2, r3
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	685b      	ldr	r3, [r3, #4]
 8004144:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800414a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	4a1e      	ldr	r2, [pc, #120]	@ (80041c8 <TIM_OC6_SetConfig+0xa4>)
 8004150:	4013      	ands	r3, r2
 8004152:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004154:	683b      	ldr	r3, [r7, #0]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	021b      	lsls	r3, r3, #8
 800415a:	68fa      	ldr	r2, [r7, #12]
 800415c:	4313      	orrs	r3, r2
 800415e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8004160:	693b      	ldr	r3, [r7, #16]
 8004162:	4a1a      	ldr	r2, [pc, #104]	@ (80041cc <TIM_OC6_SetConfig+0xa8>)
 8004164:	4013      	ands	r3, r2
 8004166:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8004168:	683b      	ldr	r3, [r7, #0]
 800416a:	689b      	ldr	r3, [r3, #8]
 800416c:	051b      	lsls	r3, r3, #20
 800416e:	693a      	ldr	r2, [r7, #16]
 8004170:	4313      	orrs	r3, r2
 8004172:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	4a16      	ldr	r2, [pc, #88]	@ (80041d0 <TIM_OC6_SetConfig+0xac>)
 8004178:	4293      	cmp	r3, r2
 800417a:	d007      	beq.n	800418c <TIM_OC6_SetConfig+0x68>
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	4a15      	ldr	r2, [pc, #84]	@ (80041d4 <TIM_OC6_SetConfig+0xb0>)
 8004180:	4293      	cmp	r3, r2
 8004182:	d003      	beq.n	800418c <TIM_OC6_SetConfig+0x68>
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	4a14      	ldr	r2, [pc, #80]	@ (80041d8 <TIM_OC6_SetConfig+0xb4>)
 8004188:	4293      	cmp	r3, r2
 800418a:	d109      	bne.n	80041a0 <TIM_OC6_SetConfig+0x7c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800418c:	697b      	ldr	r3, [r7, #20]
 800418e:	4a13      	ldr	r2, [pc, #76]	@ (80041dc <TIM_OC6_SetConfig+0xb8>)
 8004190:	4013      	ands	r3, r2
 8004192:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8004194:	683b      	ldr	r3, [r7, #0]
 8004196:	695b      	ldr	r3, [r3, #20]
 8004198:	029b      	lsls	r3, r3, #10
 800419a:	697a      	ldr	r2, [r7, #20]
 800419c:	4313      	orrs	r3, r2
 800419e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	697a      	ldr	r2, [r7, #20]
 80041a4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	68fa      	ldr	r2, [r7, #12]
 80041aa:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80041ac:	683b      	ldr	r3, [r7, #0]
 80041ae:	685a      	ldr	r2, [r3, #4]
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	693a      	ldr	r2, [r7, #16]
 80041b8:	621a      	str	r2, [r3, #32]
}
 80041ba:	46c0      	nop			@ (mov r8, r8)
 80041bc:	46bd      	mov	sp, r7
 80041be:	b006      	add	sp, #24
 80041c0:	bd80      	pop	{r7, pc}
 80041c2:	46c0      	nop			@ (mov r8, r8)
 80041c4:	ffefffff 	.word	0xffefffff
 80041c8:	feff8fff 	.word	0xfeff8fff
 80041cc:	ffdfffff 	.word	0xffdfffff
 80041d0:	40012c00 	.word	0x40012c00
 80041d4:	40014400 	.word	0x40014400
 80041d8:	40014800 	.word	0x40014800
 80041dc:	fffbffff 	.word	0xfffbffff

080041e0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80041e0:	b580      	push	{r7, lr}
 80041e2:	b086      	sub	sp, #24
 80041e4:	af00      	add	r7, sp, #0
 80041e6:	60f8      	str	r0, [r7, #12]
 80041e8:	60b9      	str	r1, [r7, #8]
 80041ea:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	6a1b      	ldr	r3, [r3, #32]
 80041f0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80041f2:	68fb      	ldr	r3, [r7, #12]
 80041f4:	6a1b      	ldr	r3, [r3, #32]
 80041f6:	2201      	movs	r2, #1
 80041f8:	4393      	bics	r3, r2
 80041fa:	001a      	movs	r2, r3
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	699b      	ldr	r3, [r3, #24]
 8004204:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004206:	693b      	ldr	r3, [r7, #16]
 8004208:	22f0      	movs	r2, #240	@ 0xf0
 800420a:	4393      	bics	r3, r2
 800420c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	011b      	lsls	r3, r3, #4
 8004212:	693a      	ldr	r2, [r7, #16]
 8004214:	4313      	orrs	r3, r2
 8004216:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004218:	697b      	ldr	r3, [r7, #20]
 800421a:	220a      	movs	r2, #10
 800421c:	4393      	bics	r3, r2
 800421e:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004220:	697a      	ldr	r2, [r7, #20]
 8004222:	68bb      	ldr	r3, [r7, #8]
 8004224:	4313      	orrs	r3, r2
 8004226:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	693a      	ldr	r2, [r7, #16]
 800422c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	697a      	ldr	r2, [r7, #20]
 8004232:	621a      	str	r2, [r3, #32]
}
 8004234:	46c0      	nop			@ (mov r8, r8)
 8004236:	46bd      	mov	sp, r7
 8004238:	b006      	add	sp, #24
 800423a:	bd80      	pop	{r7, pc}

0800423c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800423c:	b580      	push	{r7, lr}
 800423e:	b086      	sub	sp, #24
 8004240:	af00      	add	r7, sp, #0
 8004242:	60f8      	str	r0, [r7, #12]
 8004244:	60b9      	str	r1, [r7, #8]
 8004246:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	6a1b      	ldr	r3, [r3, #32]
 800424c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	6a1b      	ldr	r3, [r3, #32]
 8004252:	2210      	movs	r2, #16
 8004254:	4393      	bics	r3, r2
 8004256:	001a      	movs	r2, r3
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	699b      	ldr	r3, [r3, #24]
 8004260:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004262:	693b      	ldr	r3, [r7, #16]
 8004264:	4a0d      	ldr	r2, [pc, #52]	@ (800429c <TIM_TI2_ConfigInputStage+0x60>)
 8004266:	4013      	ands	r3, r2
 8004268:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	031b      	lsls	r3, r3, #12
 800426e:	693a      	ldr	r2, [r7, #16]
 8004270:	4313      	orrs	r3, r2
 8004272:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004274:	697b      	ldr	r3, [r7, #20]
 8004276:	22a0      	movs	r2, #160	@ 0xa0
 8004278:	4393      	bics	r3, r2
 800427a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800427c:	68bb      	ldr	r3, [r7, #8]
 800427e:	011b      	lsls	r3, r3, #4
 8004280:	697a      	ldr	r2, [r7, #20]
 8004282:	4313      	orrs	r3, r2
 8004284:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	693a      	ldr	r2, [r7, #16]
 800428a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	697a      	ldr	r2, [r7, #20]
 8004290:	621a      	str	r2, [r3, #32]
}
 8004292:	46c0      	nop			@ (mov r8, r8)
 8004294:	46bd      	mov	sp, r7
 8004296:	b006      	add	sp, #24
 8004298:	bd80      	pop	{r7, pc}
 800429a:	46c0      	nop			@ (mov r8, r8)
 800429c:	ffff0fff 	.word	0xffff0fff

080042a0 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80042a0:	b580      	push	{r7, lr}
 80042a2:	b084      	sub	sp, #16
 80042a4:	af00      	add	r7, sp, #0
 80042a6:	6078      	str	r0, [r7, #4]
 80042a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	689b      	ldr	r3, [r3, #8]
 80042ae:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	4a08      	ldr	r2, [pc, #32]	@ (80042d4 <TIM_ITRx_SetConfig+0x34>)
 80042b4:	4013      	ands	r3, r2
 80042b6:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80042b8:	683a      	ldr	r2, [r7, #0]
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	4313      	orrs	r3, r2
 80042be:	2207      	movs	r2, #7
 80042c0:	4313      	orrs	r3, r2
 80042c2:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	68fa      	ldr	r2, [r7, #12]
 80042c8:	609a      	str	r2, [r3, #8]
}
 80042ca:	46c0      	nop			@ (mov r8, r8)
 80042cc:	46bd      	mov	sp, r7
 80042ce:	b004      	add	sp, #16
 80042d0:	bd80      	pop	{r7, pc}
 80042d2:	46c0      	nop			@ (mov r8, r8)
 80042d4:	ffcfff8f 	.word	0xffcfff8f

080042d8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80042d8:	b580      	push	{r7, lr}
 80042da:	b086      	sub	sp, #24
 80042dc:	af00      	add	r7, sp, #0
 80042de:	60f8      	str	r0, [r7, #12]
 80042e0:	60b9      	str	r1, [r7, #8]
 80042e2:	607a      	str	r2, [r7, #4]
 80042e4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	689b      	ldr	r3, [r3, #8]
 80042ea:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80042ec:	697b      	ldr	r3, [r7, #20]
 80042ee:	4a09      	ldr	r2, [pc, #36]	@ (8004314 <TIM_ETR_SetConfig+0x3c>)
 80042f0:	4013      	ands	r3, r2
 80042f2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80042f4:	683b      	ldr	r3, [r7, #0]
 80042f6:	021a      	lsls	r2, r3, #8
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	431a      	orrs	r2, r3
 80042fc:	68bb      	ldr	r3, [r7, #8]
 80042fe:	4313      	orrs	r3, r2
 8004300:	697a      	ldr	r2, [r7, #20]
 8004302:	4313      	orrs	r3, r2
 8004304:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	697a      	ldr	r2, [r7, #20]
 800430a:	609a      	str	r2, [r3, #8]
}
 800430c:	46c0      	nop			@ (mov r8, r8)
 800430e:	46bd      	mov	sp, r7
 8004310:	b006      	add	sp, #24
 8004312:	bd80      	pop	{r7, pc}
 8004314:	ffff00ff 	.word	0xffff00ff

08004318 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004318:	b580      	push	{r7, lr}
 800431a:	b086      	sub	sp, #24
 800431c:	af00      	add	r7, sp, #0
 800431e:	60f8      	str	r0, [r7, #12]
 8004320:	60b9      	str	r1, [r7, #8]
 8004322:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004324:	68bb      	ldr	r3, [r7, #8]
 8004326:	221f      	movs	r2, #31
 8004328:	4013      	ands	r3, r2
 800432a:	2201      	movs	r2, #1
 800432c:	409a      	lsls	r2, r3
 800432e:	0013      	movs	r3, r2
 8004330:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	6a1b      	ldr	r3, [r3, #32]
 8004336:	697a      	ldr	r2, [r7, #20]
 8004338:	43d2      	mvns	r2, r2
 800433a:	401a      	ands	r2, r3
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	6a1a      	ldr	r2, [r3, #32]
 8004344:	68bb      	ldr	r3, [r7, #8]
 8004346:	211f      	movs	r1, #31
 8004348:	400b      	ands	r3, r1
 800434a:	6879      	ldr	r1, [r7, #4]
 800434c:	4099      	lsls	r1, r3
 800434e:	000b      	movs	r3, r1
 8004350:	431a      	orrs	r2, r3
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	621a      	str	r2, [r3, #32]
}
 8004356:	46c0      	nop			@ (mov r8, r8)
 8004358:	46bd      	mov	sp, r7
 800435a:	b006      	add	sp, #24
 800435c:	bd80      	pop	{r7, pc}
	...

08004360 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004360:	b580      	push	{r7, lr}
 8004362:	b084      	sub	sp, #16
 8004364:	af00      	add	r7, sp, #0
 8004366:	6078      	str	r0, [r7, #4]
 8004368:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	223c      	movs	r2, #60	@ 0x3c
 800436e:	5c9b      	ldrb	r3, [r3, r2]
 8004370:	2b01      	cmp	r3, #1
 8004372:	d101      	bne.n	8004378 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004374:	2302      	movs	r3, #2
 8004376:	e04a      	b.n	800440e <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	223c      	movs	r2, #60	@ 0x3c
 800437c:	2101      	movs	r1, #1
 800437e:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	223d      	movs	r2, #61	@ 0x3d
 8004384:	2102      	movs	r1, #2
 8004386:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	685b      	ldr	r3, [r3, #4]
 800438e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	689b      	ldr	r3, [r3, #8]
 8004396:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	4a1e      	ldr	r2, [pc, #120]	@ (8004418 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800439e:	4293      	cmp	r3, r2
 80043a0:	d108      	bne.n	80043b4 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	4a1d      	ldr	r2, [pc, #116]	@ (800441c <HAL_TIMEx_MasterConfigSynchronization+0xbc>)
 80043a6:	4013      	ands	r3, r2
 80043a8:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80043aa:	683b      	ldr	r3, [r7, #0]
 80043ac:	685b      	ldr	r3, [r3, #4]
 80043ae:	68fa      	ldr	r2, [r7, #12]
 80043b0:	4313      	orrs	r3, r2
 80043b2:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	2270      	movs	r2, #112	@ 0x70
 80043b8:	4393      	bics	r3, r2
 80043ba:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80043bc:	683b      	ldr	r3, [r7, #0]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	68fa      	ldr	r2, [r7, #12]
 80043c2:	4313      	orrs	r3, r2
 80043c4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	68fa      	ldr	r2, [r7, #12]
 80043cc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	4a11      	ldr	r2, [pc, #68]	@ (8004418 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80043d4:	4293      	cmp	r3, r2
 80043d6:	d004      	beq.n	80043e2 <HAL_TIMEx_MasterConfigSynchronization+0x82>
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	4a10      	ldr	r2, [pc, #64]	@ (8004420 <HAL_TIMEx_MasterConfigSynchronization+0xc0>)
 80043de:	4293      	cmp	r3, r2
 80043e0:	d10c      	bne.n	80043fc <HAL_TIMEx_MasterConfigSynchronization+0x9c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80043e2:	68bb      	ldr	r3, [r7, #8]
 80043e4:	2280      	movs	r2, #128	@ 0x80
 80043e6:	4393      	bics	r3, r2
 80043e8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80043ea:	683b      	ldr	r3, [r7, #0]
 80043ec:	689b      	ldr	r3, [r3, #8]
 80043ee:	68ba      	ldr	r2, [r7, #8]
 80043f0:	4313      	orrs	r3, r2
 80043f2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	68ba      	ldr	r2, [r7, #8]
 80043fa:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	223d      	movs	r2, #61	@ 0x3d
 8004400:	2101      	movs	r1, #1
 8004402:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	223c      	movs	r2, #60	@ 0x3c
 8004408:	2100      	movs	r1, #0
 800440a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800440c:	2300      	movs	r3, #0
}
 800440e:	0018      	movs	r0, r3
 8004410:	46bd      	mov	sp, r7
 8004412:	b004      	add	sp, #16
 8004414:	bd80      	pop	{r7, pc}
 8004416:	46c0      	nop			@ (mov r8, r8)
 8004418:	40012c00 	.word	0x40012c00
 800441c:	ff0fffff 	.word	0xff0fffff
 8004420:	40000400 	.word	0x40000400

08004424 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004424:	b580      	push	{r7, lr}
 8004426:	b082      	sub	sp, #8
 8004428:	af00      	add	r7, sp, #0
 800442a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	2b00      	cmp	r3, #0
 8004430:	d101      	bne.n	8004436 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004432:	2301      	movs	r3, #1
 8004434:	e046      	b.n	80044c4 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	2288      	movs	r2, #136	@ 0x88
 800443a:	589b      	ldr	r3, [r3, r2]
 800443c:	2b00      	cmp	r3, #0
 800443e:	d107      	bne.n	8004450 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	2284      	movs	r2, #132	@ 0x84
 8004444:	2100      	movs	r1, #0
 8004446:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	0018      	movs	r0, r3
 800444c:	f7fc fe8c 	bl	8001168 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	2288      	movs	r2, #136	@ 0x88
 8004454:	2124      	movs	r1, #36	@ 0x24
 8004456:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	681a      	ldr	r2, [r3, #0]
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	2101      	movs	r1, #1
 8004464:	438a      	bics	r2, r1
 8004466:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800446c:	2b00      	cmp	r3, #0
 800446e:	d003      	beq.n	8004478 <HAL_UART_Init+0x54>
  {
    UART_AdvFeatureConfig(huart);
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	0018      	movs	r0, r3
 8004474:	f000 fa10 	bl	8004898 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	0018      	movs	r0, r3
 800447c:	f000 f8a2 	bl	80045c4 <UART_SetConfig>
 8004480:	0003      	movs	r3, r0
 8004482:	2b01      	cmp	r3, #1
 8004484:	d101      	bne.n	800448a <HAL_UART_Init+0x66>
  {
    return HAL_ERROR;
 8004486:	2301      	movs	r3, #1
 8004488:	e01c      	b.n	80044c4 <HAL_UART_Init+0xa0>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	685a      	ldr	r2, [r3, #4]
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	490d      	ldr	r1, [pc, #52]	@ (80044cc <HAL_UART_Init+0xa8>)
 8004496:	400a      	ands	r2, r1
 8004498:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	689a      	ldr	r2, [r3, #8]
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	212a      	movs	r1, #42	@ 0x2a
 80044a6:	438a      	bics	r2, r1
 80044a8:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	681a      	ldr	r2, [r3, #0]
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	2101      	movs	r1, #1
 80044b6:	430a      	orrs	r2, r1
 80044b8:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	0018      	movs	r0, r3
 80044be:	f000 fa9f 	bl	8004a00 <UART_CheckIdleState>
 80044c2:	0003      	movs	r3, r0
}
 80044c4:	0018      	movs	r0, r3
 80044c6:	46bd      	mov	sp, r7
 80044c8:	b002      	add	sp, #8
 80044ca:	bd80      	pop	{r7, pc}
 80044cc:	ffffb7ff 	.word	0xffffb7ff

080044d0 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80044d0:	b580      	push	{r7, lr}
 80044d2:	b088      	sub	sp, #32
 80044d4:	af00      	add	r7, sp, #0
 80044d6:	60f8      	str	r0, [r7, #12]
 80044d8:	60b9      	str	r1, [r7, #8]
 80044da:	1dbb      	adds	r3, r7, #6
 80044dc:	801a      	strh	r2, [r3, #0]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	228c      	movs	r2, #140	@ 0x8c
 80044e2:	589b      	ldr	r3, [r3, r2]
 80044e4:	2b20      	cmp	r3, #32
 80044e6:	d145      	bne.n	8004574 <HAL_UART_Receive_DMA+0xa4>
  {
    if ((pData == NULL) || (Size == 0U))
 80044e8:	68bb      	ldr	r3, [r7, #8]
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d003      	beq.n	80044f6 <HAL_UART_Receive_DMA+0x26>
 80044ee:	1dbb      	adds	r3, r7, #6
 80044f0:	881b      	ldrh	r3, [r3, #0]
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d101      	bne.n	80044fa <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 80044f6:	2301      	movs	r3, #1
 80044f8:	e03d      	b.n	8004576 <HAL_UART_Receive_DMA+0xa6>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data copy from RDR will be
       handled by DMA from a u16 frontier. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	689a      	ldr	r2, [r3, #8]
 80044fe:	2380      	movs	r3, #128	@ 0x80
 8004500:	015b      	lsls	r3, r3, #5
 8004502:	429a      	cmp	r2, r3
 8004504:	d109      	bne.n	800451a <HAL_UART_Receive_DMA+0x4a>
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	691b      	ldr	r3, [r3, #16]
 800450a:	2b00      	cmp	r3, #0
 800450c:	d105      	bne.n	800451a <HAL_UART_Receive_DMA+0x4a>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 800450e:	68bb      	ldr	r3, [r7, #8]
 8004510:	2201      	movs	r2, #1
 8004512:	4013      	ands	r3, r2
 8004514:	d001      	beq.n	800451a <HAL_UART_Receive_DMA+0x4a>
      {
        return  HAL_ERROR;
 8004516:	2301      	movs	r3, #1
 8004518:	e02d      	b.n	8004576 <HAL_UART_Receive_DMA+0xa6>
      }
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	2200      	movs	r2, #0
 800451e:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	685a      	ldr	r2, [r3, #4]
 8004526:	2380      	movs	r3, #128	@ 0x80
 8004528:	041b      	lsls	r3, r3, #16
 800452a:	4013      	ands	r3, r2
 800452c:	d019      	beq.n	8004562 <HAL_UART_Receive_DMA+0x92>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800452e:	f3ef 8310 	mrs	r3, PRIMASK
 8004532:	613b      	str	r3, [r7, #16]
  return(result);
 8004534:	693b      	ldr	r3, [r7, #16]
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8004536:	61fb      	str	r3, [r7, #28]
 8004538:	2301      	movs	r3, #1
 800453a:	617b      	str	r3, [r7, #20]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800453c:	697b      	ldr	r3, [r7, #20]
 800453e:	f383 8810 	msr	PRIMASK, r3
}
 8004542:	46c0      	nop			@ (mov r8, r8)
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	681a      	ldr	r2, [r3, #0]
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	2180      	movs	r1, #128	@ 0x80
 8004550:	04c9      	lsls	r1, r1, #19
 8004552:	430a      	orrs	r2, r1
 8004554:	601a      	str	r2, [r3, #0]
 8004556:	69fb      	ldr	r3, [r7, #28]
 8004558:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800455a:	69bb      	ldr	r3, [r7, #24]
 800455c:	f383 8810 	msr	PRIMASK, r3
}
 8004560:	46c0      	nop			@ (mov r8, r8)
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8004562:	1dbb      	adds	r3, r7, #6
 8004564:	881a      	ldrh	r2, [r3, #0]
 8004566:	68b9      	ldr	r1, [r7, #8]
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	0018      	movs	r0, r3
 800456c:	f000 fb62 	bl	8004c34 <UART_Start_Receive_DMA>
 8004570:	0003      	movs	r3, r0
 8004572:	e000      	b.n	8004576 <HAL_UART_Receive_DMA+0xa6>
  }
  else
  {
    return HAL_BUSY;
 8004574:	2302      	movs	r3, #2
  }
}
 8004576:	0018      	movs	r0, r3
 8004578:	46bd      	mov	sp, r7
 800457a:	b008      	add	sp, #32
 800457c:	bd80      	pop	{r7, pc}

0800457e <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800457e:	b580      	push	{r7, lr}
 8004580:	b082      	sub	sp, #8
 8004582:	af00      	add	r7, sp, #0
 8004584:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8004586:	46c0      	nop			@ (mov r8, r8)
 8004588:	46bd      	mov	sp, r7
 800458a:	b002      	add	sp, #8
 800458c:	bd80      	pop	{r7, pc}

0800458e <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800458e:	b580      	push	{r7, lr}
 8004590:	b082      	sub	sp, #8
 8004592:	af00      	add	r7, sp, #0
 8004594:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8004596:	46c0      	nop			@ (mov r8, r8)
 8004598:	46bd      	mov	sp, r7
 800459a:	b002      	add	sp, #8
 800459c:	bd80      	pop	{r7, pc}

0800459e <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800459e:	b580      	push	{r7, lr}
 80045a0:	b082      	sub	sp, #8
 80045a2:	af00      	add	r7, sp, #0
 80045a4:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80045a6:	46c0      	nop			@ (mov r8, r8)
 80045a8:	46bd      	mov	sp, r7
 80045aa:	b002      	add	sp, #8
 80045ac:	bd80      	pop	{r7, pc}

080045ae <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80045ae:	b580      	push	{r7, lr}
 80045b0:	b082      	sub	sp, #8
 80045b2:	af00      	add	r7, sp, #0
 80045b4:	6078      	str	r0, [r7, #4]
 80045b6:	000a      	movs	r2, r1
 80045b8:	1cbb      	adds	r3, r7, #2
 80045ba:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80045bc:	46c0      	nop			@ (mov r8, r8)
 80045be:	46bd      	mov	sp, r7
 80045c0:	b002      	add	sp, #8
 80045c2:	bd80      	pop	{r7, pc}

080045c4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80045c4:	b580      	push	{r7, lr}
 80045c6:	b088      	sub	sp, #32
 80045c8:	af00      	add	r7, sp, #0
 80045ca:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80045cc:	231a      	movs	r3, #26
 80045ce:	18fb      	adds	r3, r7, r3
 80045d0:	2200      	movs	r2, #0
 80045d2:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	689a      	ldr	r2, [r3, #8]
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	691b      	ldr	r3, [r3, #16]
 80045dc:	431a      	orrs	r2, r3
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	695b      	ldr	r3, [r3, #20]
 80045e2:	431a      	orrs	r2, r3
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	69db      	ldr	r3, [r3, #28]
 80045e8:	4313      	orrs	r3, r2
 80045ea:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	4aa1      	ldr	r2, [pc, #644]	@ (8004878 <UART_SetConfig+0x2b4>)
 80045f4:	4013      	ands	r3, r2
 80045f6:	0019      	movs	r1, r3
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	69fa      	ldr	r2, [r7, #28]
 80045fe:	430a      	orrs	r2, r1
 8004600:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	685b      	ldr	r3, [r3, #4]
 8004608:	4a9c      	ldr	r2, [pc, #624]	@ (800487c <UART_SetConfig+0x2b8>)
 800460a:	4013      	ands	r3, r2
 800460c:	0019      	movs	r1, r3
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	68da      	ldr	r2, [r3, #12]
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	430a      	orrs	r2, r1
 8004618:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	699b      	ldr	r3, [r3, #24]
 800461e:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	6a1b      	ldr	r3, [r3, #32]
 8004624:	69fa      	ldr	r2, [r7, #28]
 8004626:	4313      	orrs	r3, r2
 8004628:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	689b      	ldr	r3, [r3, #8]
 8004630:	4a93      	ldr	r2, [pc, #588]	@ (8004880 <UART_SetConfig+0x2bc>)
 8004632:	4013      	ands	r3, r2
 8004634:	0019      	movs	r1, r3
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	69fa      	ldr	r2, [r7, #28]
 800463c:	430a      	orrs	r2, r1
 800463e:	609a      	str	r2, [r3, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004646:	220f      	movs	r2, #15
 8004648:	4393      	bics	r3, r2
 800464a:	0019      	movs	r1, r3
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	430a      	orrs	r2, r1
 8004656:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	4a89      	ldr	r2, [pc, #548]	@ (8004884 <UART_SetConfig+0x2c0>)
 800465e:	4293      	cmp	r3, r2
 8004660:	d127      	bne.n	80046b2 <UART_SetConfig+0xee>
 8004662:	4b89      	ldr	r3, [pc, #548]	@ (8004888 <UART_SetConfig+0x2c4>)
 8004664:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004666:	2203      	movs	r2, #3
 8004668:	4013      	ands	r3, r2
 800466a:	2b03      	cmp	r3, #3
 800466c:	d017      	beq.n	800469e <UART_SetConfig+0xda>
 800466e:	d81b      	bhi.n	80046a8 <UART_SetConfig+0xe4>
 8004670:	2b02      	cmp	r3, #2
 8004672:	d00a      	beq.n	800468a <UART_SetConfig+0xc6>
 8004674:	d818      	bhi.n	80046a8 <UART_SetConfig+0xe4>
 8004676:	2b00      	cmp	r3, #0
 8004678:	d002      	beq.n	8004680 <UART_SetConfig+0xbc>
 800467a:	2b01      	cmp	r3, #1
 800467c:	d00a      	beq.n	8004694 <UART_SetConfig+0xd0>
 800467e:	e013      	b.n	80046a8 <UART_SetConfig+0xe4>
 8004680:	231b      	movs	r3, #27
 8004682:	18fb      	adds	r3, r7, r3
 8004684:	2200      	movs	r2, #0
 8004686:	701a      	strb	r2, [r3, #0]
 8004688:	e021      	b.n	80046ce <UART_SetConfig+0x10a>
 800468a:	231b      	movs	r3, #27
 800468c:	18fb      	adds	r3, r7, r3
 800468e:	2202      	movs	r2, #2
 8004690:	701a      	strb	r2, [r3, #0]
 8004692:	e01c      	b.n	80046ce <UART_SetConfig+0x10a>
 8004694:	231b      	movs	r3, #27
 8004696:	18fb      	adds	r3, r7, r3
 8004698:	2204      	movs	r2, #4
 800469a:	701a      	strb	r2, [r3, #0]
 800469c:	e017      	b.n	80046ce <UART_SetConfig+0x10a>
 800469e:	231b      	movs	r3, #27
 80046a0:	18fb      	adds	r3, r7, r3
 80046a2:	2208      	movs	r2, #8
 80046a4:	701a      	strb	r2, [r3, #0]
 80046a6:	e012      	b.n	80046ce <UART_SetConfig+0x10a>
 80046a8:	231b      	movs	r3, #27
 80046aa:	18fb      	adds	r3, r7, r3
 80046ac:	2210      	movs	r2, #16
 80046ae:	701a      	strb	r2, [r3, #0]
 80046b0:	e00d      	b.n	80046ce <UART_SetConfig+0x10a>
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	4a75      	ldr	r2, [pc, #468]	@ (800488c <UART_SetConfig+0x2c8>)
 80046b8:	4293      	cmp	r3, r2
 80046ba:	d104      	bne.n	80046c6 <UART_SetConfig+0x102>
 80046bc:	231b      	movs	r3, #27
 80046be:	18fb      	adds	r3, r7, r3
 80046c0:	2200      	movs	r2, #0
 80046c2:	701a      	strb	r2, [r3, #0]
 80046c4:	e003      	b.n	80046ce <UART_SetConfig+0x10a>
 80046c6:	231b      	movs	r3, #27
 80046c8:	18fb      	adds	r3, r7, r3
 80046ca:	2210      	movs	r2, #16
 80046cc:	701a      	strb	r2, [r3, #0]
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	69da      	ldr	r2, [r3, #28]
 80046d2:	2380      	movs	r3, #128	@ 0x80
 80046d4:	021b      	lsls	r3, r3, #8
 80046d6:	429a      	cmp	r2, r3
 80046d8:	d000      	beq.n	80046dc <UART_SetConfig+0x118>
 80046da:	e065      	b.n	80047a8 <UART_SetConfig+0x1e4>
  {
    switch (clocksource)
 80046dc:	231b      	movs	r3, #27
 80046de:	18fb      	adds	r3, r7, r3
 80046e0:	781b      	ldrb	r3, [r3, #0]
 80046e2:	2b08      	cmp	r3, #8
 80046e4:	d015      	beq.n	8004712 <UART_SetConfig+0x14e>
 80046e6:	dc18      	bgt.n	800471a <UART_SetConfig+0x156>
 80046e8:	2b04      	cmp	r3, #4
 80046ea:	d00d      	beq.n	8004708 <UART_SetConfig+0x144>
 80046ec:	dc15      	bgt.n	800471a <UART_SetConfig+0x156>
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d002      	beq.n	80046f8 <UART_SetConfig+0x134>
 80046f2:	2b02      	cmp	r3, #2
 80046f4:	d005      	beq.n	8004702 <UART_SetConfig+0x13e>
 80046f6:	e010      	b.n	800471a <UART_SetConfig+0x156>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80046f8:	f7fe fc04 	bl	8002f04 <HAL_RCC_GetPCLK1Freq>
 80046fc:	0003      	movs	r3, r0
 80046fe:	617b      	str	r3, [r7, #20]
        break;
 8004700:	e012      	b.n	8004728 <UART_SetConfig+0x164>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004702:	4b63      	ldr	r3, [pc, #396]	@ (8004890 <UART_SetConfig+0x2cc>)
 8004704:	617b      	str	r3, [r7, #20]
        break;
 8004706:	e00f      	b.n	8004728 <UART_SetConfig+0x164>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004708:	f7fe fb72 	bl	8002df0 <HAL_RCC_GetSysClockFreq>
 800470c:	0003      	movs	r3, r0
 800470e:	617b      	str	r3, [r7, #20]
        break;
 8004710:	e00a      	b.n	8004728 <UART_SetConfig+0x164>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004712:	2380      	movs	r3, #128	@ 0x80
 8004714:	021b      	lsls	r3, r3, #8
 8004716:	617b      	str	r3, [r7, #20]
        break;
 8004718:	e006      	b.n	8004728 <UART_SetConfig+0x164>
      default:
        pclk = 0U;
 800471a:	2300      	movs	r3, #0
 800471c:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800471e:	231a      	movs	r3, #26
 8004720:	18fb      	adds	r3, r7, r3
 8004722:	2201      	movs	r2, #1
 8004724:	701a      	strb	r2, [r3, #0]
        break;
 8004726:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004728:	697b      	ldr	r3, [r7, #20]
 800472a:	2b00      	cmp	r3, #0
 800472c:	d100      	bne.n	8004730 <UART_SetConfig+0x16c>
 800472e:	e08d      	b.n	800484c <UART_SetConfig+0x288>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004734:	4b57      	ldr	r3, [pc, #348]	@ (8004894 <UART_SetConfig+0x2d0>)
 8004736:	0052      	lsls	r2, r2, #1
 8004738:	5ad3      	ldrh	r3, [r2, r3]
 800473a:	0019      	movs	r1, r3
 800473c:	6978      	ldr	r0, [r7, #20]
 800473e:	f7fb fcdf 	bl	8000100 <__udivsi3>
 8004742:	0003      	movs	r3, r0
 8004744:	005a      	lsls	r2, r3, #1
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	685b      	ldr	r3, [r3, #4]
 800474a:	085b      	lsrs	r3, r3, #1
 800474c:	18d2      	adds	r2, r2, r3
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	685b      	ldr	r3, [r3, #4]
 8004752:	0019      	movs	r1, r3
 8004754:	0010      	movs	r0, r2
 8004756:	f7fb fcd3 	bl	8000100 <__udivsi3>
 800475a:	0003      	movs	r3, r0
 800475c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800475e:	693b      	ldr	r3, [r7, #16]
 8004760:	2b0f      	cmp	r3, #15
 8004762:	d91c      	bls.n	800479e <UART_SetConfig+0x1da>
 8004764:	693a      	ldr	r2, [r7, #16]
 8004766:	2380      	movs	r3, #128	@ 0x80
 8004768:	025b      	lsls	r3, r3, #9
 800476a:	429a      	cmp	r2, r3
 800476c:	d217      	bcs.n	800479e <UART_SetConfig+0x1da>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800476e:	693b      	ldr	r3, [r7, #16]
 8004770:	b29a      	uxth	r2, r3
 8004772:	200e      	movs	r0, #14
 8004774:	183b      	adds	r3, r7, r0
 8004776:	210f      	movs	r1, #15
 8004778:	438a      	bics	r2, r1
 800477a:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800477c:	693b      	ldr	r3, [r7, #16]
 800477e:	085b      	lsrs	r3, r3, #1
 8004780:	b29b      	uxth	r3, r3
 8004782:	2207      	movs	r2, #7
 8004784:	4013      	ands	r3, r2
 8004786:	b299      	uxth	r1, r3
 8004788:	183b      	adds	r3, r7, r0
 800478a:	183a      	adds	r2, r7, r0
 800478c:	8812      	ldrh	r2, [r2, #0]
 800478e:	430a      	orrs	r2, r1
 8004790:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	183a      	adds	r2, r7, r0
 8004798:	8812      	ldrh	r2, [r2, #0]
 800479a:	60da      	str	r2, [r3, #12]
 800479c:	e056      	b.n	800484c <UART_SetConfig+0x288>
      }
      else
      {
        ret = HAL_ERROR;
 800479e:	231a      	movs	r3, #26
 80047a0:	18fb      	adds	r3, r7, r3
 80047a2:	2201      	movs	r2, #1
 80047a4:	701a      	strb	r2, [r3, #0]
 80047a6:	e051      	b.n	800484c <UART_SetConfig+0x288>
      }
    }
  }
  else
  {
    switch (clocksource)
 80047a8:	231b      	movs	r3, #27
 80047aa:	18fb      	adds	r3, r7, r3
 80047ac:	781b      	ldrb	r3, [r3, #0]
 80047ae:	2b08      	cmp	r3, #8
 80047b0:	d015      	beq.n	80047de <UART_SetConfig+0x21a>
 80047b2:	dc18      	bgt.n	80047e6 <UART_SetConfig+0x222>
 80047b4:	2b04      	cmp	r3, #4
 80047b6:	d00d      	beq.n	80047d4 <UART_SetConfig+0x210>
 80047b8:	dc15      	bgt.n	80047e6 <UART_SetConfig+0x222>
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	d002      	beq.n	80047c4 <UART_SetConfig+0x200>
 80047be:	2b02      	cmp	r3, #2
 80047c0:	d005      	beq.n	80047ce <UART_SetConfig+0x20a>
 80047c2:	e010      	b.n	80047e6 <UART_SetConfig+0x222>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80047c4:	f7fe fb9e 	bl	8002f04 <HAL_RCC_GetPCLK1Freq>
 80047c8:	0003      	movs	r3, r0
 80047ca:	617b      	str	r3, [r7, #20]
        break;
 80047cc:	e012      	b.n	80047f4 <UART_SetConfig+0x230>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80047ce:	4b30      	ldr	r3, [pc, #192]	@ (8004890 <UART_SetConfig+0x2cc>)
 80047d0:	617b      	str	r3, [r7, #20]
        break;
 80047d2:	e00f      	b.n	80047f4 <UART_SetConfig+0x230>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80047d4:	f7fe fb0c 	bl	8002df0 <HAL_RCC_GetSysClockFreq>
 80047d8:	0003      	movs	r3, r0
 80047da:	617b      	str	r3, [r7, #20]
        break;
 80047dc:	e00a      	b.n	80047f4 <UART_SetConfig+0x230>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80047de:	2380      	movs	r3, #128	@ 0x80
 80047e0:	021b      	lsls	r3, r3, #8
 80047e2:	617b      	str	r3, [r7, #20]
        break;
 80047e4:	e006      	b.n	80047f4 <UART_SetConfig+0x230>
      default:
        pclk = 0U;
 80047e6:	2300      	movs	r3, #0
 80047e8:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 80047ea:	231a      	movs	r3, #26
 80047ec:	18fb      	adds	r3, r7, r3
 80047ee:	2201      	movs	r2, #1
 80047f0:	701a      	strb	r2, [r3, #0]
        break;
 80047f2:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 80047f4:	697b      	ldr	r3, [r7, #20]
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d028      	beq.n	800484c <UART_SetConfig+0x288>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80047fe:	4b25      	ldr	r3, [pc, #148]	@ (8004894 <UART_SetConfig+0x2d0>)
 8004800:	0052      	lsls	r2, r2, #1
 8004802:	5ad3      	ldrh	r3, [r2, r3]
 8004804:	0019      	movs	r1, r3
 8004806:	6978      	ldr	r0, [r7, #20]
 8004808:	f7fb fc7a 	bl	8000100 <__udivsi3>
 800480c:	0003      	movs	r3, r0
 800480e:	001a      	movs	r2, r3
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	685b      	ldr	r3, [r3, #4]
 8004814:	085b      	lsrs	r3, r3, #1
 8004816:	18d2      	adds	r2, r2, r3
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	685b      	ldr	r3, [r3, #4]
 800481c:	0019      	movs	r1, r3
 800481e:	0010      	movs	r0, r2
 8004820:	f7fb fc6e 	bl	8000100 <__udivsi3>
 8004824:	0003      	movs	r3, r0
 8004826:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004828:	693b      	ldr	r3, [r7, #16]
 800482a:	2b0f      	cmp	r3, #15
 800482c:	d90a      	bls.n	8004844 <UART_SetConfig+0x280>
 800482e:	693a      	ldr	r2, [r7, #16]
 8004830:	2380      	movs	r3, #128	@ 0x80
 8004832:	025b      	lsls	r3, r3, #9
 8004834:	429a      	cmp	r2, r3
 8004836:	d205      	bcs.n	8004844 <UART_SetConfig+0x280>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004838:	693b      	ldr	r3, [r7, #16]
 800483a:	b29a      	uxth	r2, r3
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	60da      	str	r2, [r3, #12]
 8004842:	e003      	b.n	800484c <UART_SetConfig+0x288>
      }
      else
      {
        ret = HAL_ERROR;
 8004844:	231a      	movs	r3, #26
 8004846:	18fb      	adds	r3, r7, r3
 8004848:	2201      	movs	r2, #1
 800484a:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	226a      	movs	r2, #106	@ 0x6a
 8004850:	2101      	movs	r1, #1
 8004852:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	2268      	movs	r2, #104	@ 0x68
 8004858:	2101      	movs	r1, #1
 800485a:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	2200      	movs	r2, #0
 8004860:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	2200      	movs	r2, #0
 8004866:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8004868:	231a      	movs	r3, #26
 800486a:	18fb      	adds	r3, r7, r3
 800486c:	781b      	ldrb	r3, [r3, #0]
}
 800486e:	0018      	movs	r0, r3
 8004870:	46bd      	mov	sp, r7
 8004872:	b008      	add	sp, #32
 8004874:	bd80      	pop	{r7, pc}
 8004876:	46c0      	nop			@ (mov r8, r8)
 8004878:	cfff69f3 	.word	0xcfff69f3
 800487c:	ffffcfff 	.word	0xffffcfff
 8004880:	11fff4ff 	.word	0x11fff4ff
 8004884:	40013800 	.word	0x40013800
 8004888:	40021000 	.word	0x40021000
 800488c:	40004400 	.word	0x40004400
 8004890:	00f42400 	.word	0x00f42400
 8004894:	080051fc 	.word	0x080051fc

08004898 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004898:	b580      	push	{r7, lr}
 800489a:	b082      	sub	sp, #8
 800489c:	af00      	add	r7, sp, #0
 800489e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80048a4:	2208      	movs	r2, #8
 80048a6:	4013      	ands	r3, r2
 80048a8:	d00b      	beq.n	80048c2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	685b      	ldr	r3, [r3, #4]
 80048b0:	4a4a      	ldr	r2, [pc, #296]	@ (80049dc <UART_AdvFeatureConfig+0x144>)
 80048b2:	4013      	ands	r3, r2
 80048b4:	0019      	movs	r1, r3
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	430a      	orrs	r2, r1
 80048c0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80048c6:	2201      	movs	r2, #1
 80048c8:	4013      	ands	r3, r2
 80048ca:	d00b      	beq.n	80048e4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	685b      	ldr	r3, [r3, #4]
 80048d2:	4a43      	ldr	r2, [pc, #268]	@ (80049e0 <UART_AdvFeatureConfig+0x148>)
 80048d4:	4013      	ands	r3, r2
 80048d6:	0019      	movs	r1, r3
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	430a      	orrs	r2, r1
 80048e2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80048e8:	2202      	movs	r2, #2
 80048ea:	4013      	ands	r3, r2
 80048ec:	d00b      	beq.n	8004906 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	685b      	ldr	r3, [r3, #4]
 80048f4:	4a3b      	ldr	r2, [pc, #236]	@ (80049e4 <UART_AdvFeatureConfig+0x14c>)
 80048f6:	4013      	ands	r3, r2
 80048f8:	0019      	movs	r1, r3
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	430a      	orrs	r2, r1
 8004904:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800490a:	2204      	movs	r2, #4
 800490c:	4013      	ands	r3, r2
 800490e:	d00b      	beq.n	8004928 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	685b      	ldr	r3, [r3, #4]
 8004916:	4a34      	ldr	r2, [pc, #208]	@ (80049e8 <UART_AdvFeatureConfig+0x150>)
 8004918:	4013      	ands	r3, r2
 800491a:	0019      	movs	r1, r3
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	430a      	orrs	r2, r1
 8004926:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800492c:	2210      	movs	r2, #16
 800492e:	4013      	ands	r3, r2
 8004930:	d00b      	beq.n	800494a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	689b      	ldr	r3, [r3, #8]
 8004938:	4a2c      	ldr	r2, [pc, #176]	@ (80049ec <UART_AdvFeatureConfig+0x154>)
 800493a:	4013      	ands	r3, r2
 800493c:	0019      	movs	r1, r3
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	430a      	orrs	r2, r1
 8004948:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800494e:	2220      	movs	r2, #32
 8004950:	4013      	ands	r3, r2
 8004952:	d00b      	beq.n	800496c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	689b      	ldr	r3, [r3, #8]
 800495a:	4a25      	ldr	r2, [pc, #148]	@ (80049f0 <UART_AdvFeatureConfig+0x158>)
 800495c:	4013      	ands	r3, r2
 800495e:	0019      	movs	r1, r3
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	430a      	orrs	r2, r1
 800496a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004970:	2240      	movs	r2, #64	@ 0x40
 8004972:	4013      	ands	r3, r2
 8004974:	d01d      	beq.n	80049b2 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	685b      	ldr	r3, [r3, #4]
 800497c:	4a1d      	ldr	r2, [pc, #116]	@ (80049f4 <UART_AdvFeatureConfig+0x15c>)
 800497e:	4013      	ands	r3, r2
 8004980:	0019      	movs	r1, r3
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	430a      	orrs	r2, r1
 800498c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004992:	2380      	movs	r3, #128	@ 0x80
 8004994:	035b      	lsls	r3, r3, #13
 8004996:	429a      	cmp	r2, r3
 8004998:	d10b      	bne.n	80049b2 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	685b      	ldr	r3, [r3, #4]
 80049a0:	4a15      	ldr	r2, [pc, #84]	@ (80049f8 <UART_AdvFeatureConfig+0x160>)
 80049a2:	4013      	ands	r3, r2
 80049a4:	0019      	movs	r1, r3
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	430a      	orrs	r2, r1
 80049b0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80049b6:	2280      	movs	r2, #128	@ 0x80
 80049b8:	4013      	ands	r3, r2
 80049ba:	d00b      	beq.n	80049d4 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	685b      	ldr	r3, [r3, #4]
 80049c2:	4a0e      	ldr	r2, [pc, #56]	@ (80049fc <UART_AdvFeatureConfig+0x164>)
 80049c4:	4013      	ands	r3, r2
 80049c6:	0019      	movs	r1, r3
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	430a      	orrs	r2, r1
 80049d2:	605a      	str	r2, [r3, #4]
  }
}
 80049d4:	46c0      	nop			@ (mov r8, r8)
 80049d6:	46bd      	mov	sp, r7
 80049d8:	b002      	add	sp, #8
 80049da:	bd80      	pop	{r7, pc}
 80049dc:	ffff7fff 	.word	0xffff7fff
 80049e0:	fffdffff 	.word	0xfffdffff
 80049e4:	fffeffff 	.word	0xfffeffff
 80049e8:	fffbffff 	.word	0xfffbffff
 80049ec:	ffffefff 	.word	0xffffefff
 80049f0:	ffffdfff 	.word	0xffffdfff
 80049f4:	ffefffff 	.word	0xffefffff
 80049f8:	ff9fffff 	.word	0xff9fffff
 80049fc:	fff7ffff 	.word	0xfff7ffff

08004a00 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004a00:	b580      	push	{r7, lr}
 8004a02:	b092      	sub	sp, #72	@ 0x48
 8004a04:	af02      	add	r7, sp, #8
 8004a06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	2290      	movs	r2, #144	@ 0x90
 8004a0c:	2100      	movs	r1, #0
 8004a0e:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004a10:	f7fd f824 	bl	8001a5c <HAL_GetTick>
 8004a14:	0003      	movs	r3, r0
 8004a16:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	2208      	movs	r2, #8
 8004a20:	4013      	ands	r3, r2
 8004a22:	2b08      	cmp	r3, #8
 8004a24:	d12d      	bne.n	8004a82 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004a26:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004a28:	2280      	movs	r2, #128	@ 0x80
 8004a2a:	0391      	lsls	r1, r2, #14
 8004a2c:	6878      	ldr	r0, [r7, #4]
 8004a2e:	4a47      	ldr	r2, [pc, #284]	@ (8004b4c <UART_CheckIdleState+0x14c>)
 8004a30:	9200      	str	r2, [sp, #0]
 8004a32:	2200      	movs	r2, #0
 8004a34:	f000 f88e 	bl	8004b54 <UART_WaitOnFlagUntilTimeout>
 8004a38:	1e03      	subs	r3, r0, #0
 8004a3a:	d022      	beq.n	8004a82 <UART_CheckIdleState+0x82>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004a3c:	f3ef 8310 	mrs	r3, PRIMASK
 8004a40:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8004a42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8004a44:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004a46:	2301      	movs	r3, #1
 8004a48:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004a4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a4c:	f383 8810 	msr	PRIMASK, r3
}
 8004a50:	46c0      	nop			@ (mov r8, r8)
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	681a      	ldr	r2, [r3, #0]
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	2180      	movs	r1, #128	@ 0x80
 8004a5e:	438a      	bics	r2, r1
 8004a60:	601a      	str	r2, [r3, #0]
 8004a62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004a64:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004a66:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004a68:	f383 8810 	msr	PRIMASK, r3
}
 8004a6c:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	2288      	movs	r2, #136	@ 0x88
 8004a72:	2120      	movs	r1, #32
 8004a74:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	2284      	movs	r2, #132	@ 0x84
 8004a7a:	2100      	movs	r1, #0
 8004a7c:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004a7e:	2303      	movs	r3, #3
 8004a80:	e060      	b.n	8004b44 <UART_CheckIdleState+0x144>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	2204      	movs	r2, #4
 8004a8a:	4013      	ands	r3, r2
 8004a8c:	2b04      	cmp	r3, #4
 8004a8e:	d146      	bne.n	8004b1e <UART_CheckIdleState+0x11e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004a90:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004a92:	2280      	movs	r2, #128	@ 0x80
 8004a94:	03d1      	lsls	r1, r2, #15
 8004a96:	6878      	ldr	r0, [r7, #4]
 8004a98:	4a2c      	ldr	r2, [pc, #176]	@ (8004b4c <UART_CheckIdleState+0x14c>)
 8004a9a:	9200      	str	r2, [sp, #0]
 8004a9c:	2200      	movs	r2, #0
 8004a9e:	f000 f859 	bl	8004b54 <UART_WaitOnFlagUntilTimeout>
 8004aa2:	1e03      	subs	r3, r0, #0
 8004aa4:	d03b      	beq.n	8004b1e <UART_CheckIdleState+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004aa6:	f3ef 8310 	mrs	r3, PRIMASK
 8004aaa:	60fb      	str	r3, [r7, #12]
  return(result);
 8004aac:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004aae:	637b      	str	r3, [r7, #52]	@ 0x34
 8004ab0:	2301      	movs	r3, #1
 8004ab2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004ab4:	693b      	ldr	r3, [r7, #16]
 8004ab6:	f383 8810 	msr	PRIMASK, r3
}
 8004aba:	46c0      	nop			@ (mov r8, r8)
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	681a      	ldr	r2, [r3, #0]
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	4922      	ldr	r1, [pc, #136]	@ (8004b50 <UART_CheckIdleState+0x150>)
 8004ac8:	400a      	ands	r2, r1
 8004aca:	601a      	str	r2, [r3, #0]
 8004acc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004ace:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004ad0:	697b      	ldr	r3, [r7, #20]
 8004ad2:	f383 8810 	msr	PRIMASK, r3
}
 8004ad6:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004ad8:	f3ef 8310 	mrs	r3, PRIMASK
 8004adc:	61bb      	str	r3, [r7, #24]
  return(result);
 8004ade:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004ae0:	633b      	str	r3, [r7, #48]	@ 0x30
 8004ae2:	2301      	movs	r3, #1
 8004ae4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004ae6:	69fb      	ldr	r3, [r7, #28]
 8004ae8:	f383 8810 	msr	PRIMASK, r3
}
 8004aec:	46c0      	nop			@ (mov r8, r8)
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	689a      	ldr	r2, [r3, #8]
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	2101      	movs	r1, #1
 8004afa:	438a      	bics	r2, r1
 8004afc:	609a      	str	r2, [r3, #8]
 8004afe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b00:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004b02:	6a3b      	ldr	r3, [r7, #32]
 8004b04:	f383 8810 	msr	PRIMASK, r3
}
 8004b08:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	228c      	movs	r2, #140	@ 0x8c
 8004b0e:	2120      	movs	r1, #32
 8004b10:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	2284      	movs	r2, #132	@ 0x84
 8004b16:	2100      	movs	r1, #0
 8004b18:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004b1a:	2303      	movs	r3, #3
 8004b1c:	e012      	b.n	8004b44 <UART_CheckIdleState+0x144>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	2288      	movs	r2, #136	@ 0x88
 8004b22:	2120      	movs	r1, #32
 8004b24:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	228c      	movs	r2, #140	@ 0x8c
 8004b2a:	2120      	movs	r1, #32
 8004b2c:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	2200      	movs	r2, #0
 8004b32:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	2200      	movs	r2, #0
 8004b38:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	2284      	movs	r2, #132	@ 0x84
 8004b3e:	2100      	movs	r1, #0
 8004b40:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004b42:	2300      	movs	r3, #0
}
 8004b44:	0018      	movs	r0, r3
 8004b46:	46bd      	mov	sp, r7
 8004b48:	b010      	add	sp, #64	@ 0x40
 8004b4a:	bd80      	pop	{r7, pc}
 8004b4c:	01ffffff 	.word	0x01ffffff
 8004b50:	fffffedf 	.word	0xfffffedf

08004b54 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004b54:	b580      	push	{r7, lr}
 8004b56:	b084      	sub	sp, #16
 8004b58:	af00      	add	r7, sp, #0
 8004b5a:	60f8      	str	r0, [r7, #12]
 8004b5c:	60b9      	str	r1, [r7, #8]
 8004b5e:	603b      	str	r3, [r7, #0]
 8004b60:	1dfb      	adds	r3, r7, #7
 8004b62:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004b64:	e051      	b.n	8004c0a <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004b66:	69bb      	ldr	r3, [r7, #24]
 8004b68:	3301      	adds	r3, #1
 8004b6a:	d04e      	beq.n	8004c0a <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004b6c:	f7fc ff76 	bl	8001a5c <HAL_GetTick>
 8004b70:	0002      	movs	r2, r0
 8004b72:	683b      	ldr	r3, [r7, #0]
 8004b74:	1ad3      	subs	r3, r2, r3
 8004b76:	69ba      	ldr	r2, [r7, #24]
 8004b78:	429a      	cmp	r2, r3
 8004b7a:	d302      	bcc.n	8004b82 <UART_WaitOnFlagUntilTimeout+0x2e>
 8004b7c:	69bb      	ldr	r3, [r7, #24]
 8004b7e:	2b00      	cmp	r3, #0
 8004b80:	d101      	bne.n	8004b86 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8004b82:	2303      	movs	r3, #3
 8004b84:	e051      	b.n	8004c2a <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	2204      	movs	r2, #4
 8004b8e:	4013      	ands	r3, r2
 8004b90:	d03b      	beq.n	8004c0a <UART_WaitOnFlagUntilTimeout+0xb6>
 8004b92:	68bb      	ldr	r3, [r7, #8]
 8004b94:	2b80      	cmp	r3, #128	@ 0x80
 8004b96:	d038      	beq.n	8004c0a <UART_WaitOnFlagUntilTimeout+0xb6>
 8004b98:	68bb      	ldr	r3, [r7, #8]
 8004b9a:	2b40      	cmp	r3, #64	@ 0x40
 8004b9c:	d035      	beq.n	8004c0a <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	69db      	ldr	r3, [r3, #28]
 8004ba4:	2208      	movs	r2, #8
 8004ba6:	4013      	ands	r3, r2
 8004ba8:	2b08      	cmp	r3, #8
 8004baa:	d111      	bne.n	8004bd0 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	2208      	movs	r2, #8
 8004bb2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	0018      	movs	r0, r3
 8004bb8:	f000 f922 	bl	8004e00 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	2290      	movs	r2, #144	@ 0x90
 8004bc0:	2108      	movs	r1, #8
 8004bc2:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	2284      	movs	r2, #132	@ 0x84
 8004bc8:	2100      	movs	r1, #0
 8004bca:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8004bcc:	2301      	movs	r3, #1
 8004bce:	e02c      	b.n	8004c2a <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	69da      	ldr	r2, [r3, #28]
 8004bd6:	2380      	movs	r3, #128	@ 0x80
 8004bd8:	011b      	lsls	r3, r3, #4
 8004bda:	401a      	ands	r2, r3
 8004bdc:	2380      	movs	r3, #128	@ 0x80
 8004bde:	011b      	lsls	r3, r3, #4
 8004be0:	429a      	cmp	r2, r3
 8004be2:	d112      	bne.n	8004c0a <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	2280      	movs	r2, #128	@ 0x80
 8004bea:	0112      	lsls	r2, r2, #4
 8004bec:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	0018      	movs	r0, r3
 8004bf2:	f000 f905 	bl	8004e00 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	2290      	movs	r2, #144	@ 0x90
 8004bfa:	2120      	movs	r1, #32
 8004bfc:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	2284      	movs	r2, #132	@ 0x84
 8004c02:	2100      	movs	r1, #0
 8004c04:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8004c06:	2303      	movs	r3, #3
 8004c08:	e00f      	b.n	8004c2a <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	69db      	ldr	r3, [r3, #28]
 8004c10:	68ba      	ldr	r2, [r7, #8]
 8004c12:	4013      	ands	r3, r2
 8004c14:	68ba      	ldr	r2, [r7, #8]
 8004c16:	1ad3      	subs	r3, r2, r3
 8004c18:	425a      	negs	r2, r3
 8004c1a:	4153      	adcs	r3, r2
 8004c1c:	b2db      	uxtb	r3, r3
 8004c1e:	001a      	movs	r2, r3
 8004c20:	1dfb      	adds	r3, r7, #7
 8004c22:	781b      	ldrb	r3, [r3, #0]
 8004c24:	429a      	cmp	r2, r3
 8004c26:	d09e      	beq.n	8004b66 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004c28:	2300      	movs	r3, #0
}
 8004c2a:	0018      	movs	r0, r3
 8004c2c:	46bd      	mov	sp, r7
 8004c2e:	b004      	add	sp, #16
 8004c30:	bd80      	pop	{r7, pc}
	...

08004c34 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004c34:	b580      	push	{r7, lr}
 8004c36:	b090      	sub	sp, #64	@ 0x40
 8004c38:	af00      	add	r7, sp, #0
 8004c3a:	60f8      	str	r0, [r7, #12]
 8004c3c:	60b9      	str	r1, [r7, #8]
 8004c3e:	1dbb      	adds	r3, r7, #6
 8004c40:	801a      	strh	r2, [r3, #0]
  huart->pRxBuffPtr = pData;
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	68ba      	ldr	r2, [r7, #8]
 8004c46:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	1dba      	adds	r2, r7, #6
 8004c4c:	215c      	movs	r1, #92	@ 0x5c
 8004c4e:	8812      	ldrh	r2, [r2, #0]
 8004c50:	525a      	strh	r2, [r3, r1]

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	2290      	movs	r2, #144	@ 0x90
 8004c56:	2100      	movs	r1, #0
 8004c58:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	228c      	movs	r2, #140	@ 0x8c
 8004c5e:	2122      	movs	r1, #34	@ 0x22
 8004c60:	5099      	str	r1, [r3, r2]

  if (huart->hdmarx != NULL)
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	2280      	movs	r2, #128	@ 0x80
 8004c66:	589b      	ldr	r3, [r3, r2]
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	d02d      	beq.n	8004cc8 <UART_Start_Receive_DMA+0x94>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	2280      	movs	r2, #128	@ 0x80
 8004c70:	589b      	ldr	r3, [r3, r2]
 8004c72:	4a40      	ldr	r2, [pc, #256]	@ (8004d74 <UART_Start_Receive_DMA+0x140>)
 8004c74:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	2280      	movs	r2, #128	@ 0x80
 8004c7a:	589b      	ldr	r3, [r3, r2]
 8004c7c:	4a3e      	ldr	r2, [pc, #248]	@ (8004d78 <UART_Start_Receive_DMA+0x144>)
 8004c7e:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	2280      	movs	r2, #128	@ 0x80
 8004c84:	589b      	ldr	r3, [r3, r2]
 8004c86:	4a3d      	ldr	r2, [pc, #244]	@ (8004d7c <UART_Start_Receive_DMA+0x148>)
 8004c88:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	2280      	movs	r2, #128	@ 0x80
 8004c8e:	589b      	ldr	r3, [r3, r2]
 8004c90:	2200      	movs	r2, #0
 8004c92:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	2280      	movs	r2, #128	@ 0x80
 8004c98:	5898      	ldr	r0, [r3, r2]
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	3324      	adds	r3, #36	@ 0x24
 8004ca0:	0019      	movs	r1, r3
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004ca6:	001a      	movs	r2, r3
 8004ca8:	1dbb      	adds	r3, r7, #6
 8004caa:	881b      	ldrh	r3, [r3, #0]
 8004cac:	f7fd f86c 	bl	8001d88 <HAL_DMA_Start_IT>
 8004cb0:	1e03      	subs	r3, r0, #0
 8004cb2:	d009      	beq.n	8004cc8 <UART_Start_Receive_DMA+0x94>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	2290      	movs	r2, #144	@ 0x90
 8004cb8:	2110      	movs	r1, #16
 8004cba:	5099      	str	r1, [r3, r2]

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	228c      	movs	r2, #140	@ 0x8c
 8004cc0:	2120      	movs	r1, #32
 8004cc2:	5099      	str	r1, [r3, r2]

      return HAL_ERROR;
 8004cc4:	2301      	movs	r3, #1
 8004cc6:	e050      	b.n	8004d6a <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	691b      	ldr	r3, [r3, #16]
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	d019      	beq.n	8004d04 <UART_Start_Receive_DMA+0xd0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004cd0:	f3ef 8310 	mrs	r3, PRIMASK
 8004cd4:	62bb      	str	r3, [r7, #40]	@ 0x28
  return(result);
 8004cd6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004cd8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004cda:	2301      	movs	r3, #1
 8004cdc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004cde:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004ce0:	f383 8810 	msr	PRIMASK, r3
}
 8004ce4:	46c0      	nop			@ (mov r8, r8)
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	681a      	ldr	r2, [r3, #0]
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	2180      	movs	r1, #128	@ 0x80
 8004cf2:	0049      	lsls	r1, r1, #1
 8004cf4:	430a      	orrs	r2, r1
 8004cf6:	601a      	str	r2, [r3, #0]
 8004cf8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004cfa:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004cfc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004cfe:	f383 8810 	msr	PRIMASK, r3
}
 8004d02:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004d04:	f3ef 8310 	mrs	r3, PRIMASK
 8004d08:	613b      	str	r3, [r7, #16]
  return(result);
 8004d0a:	693b      	ldr	r3, [r7, #16]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004d0c:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004d0e:	2301      	movs	r3, #1
 8004d10:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004d12:	697b      	ldr	r3, [r7, #20]
 8004d14:	f383 8810 	msr	PRIMASK, r3
}
 8004d18:	46c0      	nop			@ (mov r8, r8)
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	689a      	ldr	r2, [r3, #8]
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	2101      	movs	r1, #1
 8004d26:	430a      	orrs	r2, r1
 8004d28:	609a      	str	r2, [r3, #8]
 8004d2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d2c:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004d2e:	69bb      	ldr	r3, [r7, #24]
 8004d30:	f383 8810 	msr	PRIMASK, r3
}
 8004d34:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004d36:	f3ef 8310 	mrs	r3, PRIMASK
 8004d3a:	61fb      	str	r3, [r7, #28]
  return(result);
 8004d3c:	69fb      	ldr	r3, [r7, #28]

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004d3e:	637b      	str	r3, [r7, #52]	@ 0x34
 8004d40:	2301      	movs	r3, #1
 8004d42:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004d44:	6a3b      	ldr	r3, [r7, #32]
 8004d46:	f383 8810 	msr	PRIMASK, r3
}
 8004d4a:	46c0      	nop			@ (mov r8, r8)
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	689a      	ldr	r2, [r3, #8]
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	2140      	movs	r1, #64	@ 0x40
 8004d58:	430a      	orrs	r2, r1
 8004d5a:	609a      	str	r2, [r3, #8]
 8004d5c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004d5e:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004d60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d62:	f383 8810 	msr	PRIMASK, r3
}
 8004d66:	46c0      	nop			@ (mov r8, r8)

  return HAL_OK;
 8004d68:	2300      	movs	r3, #0
}
 8004d6a:	0018      	movs	r0, r3
 8004d6c:	46bd      	mov	sp, r7
 8004d6e:	b010      	add	sp, #64	@ 0x40
 8004d70:	bd80      	pop	{r7, pc}
 8004d72:	46c0      	nop			@ (mov r8, r8)
 8004d74:	08004ecd 	.word	0x08004ecd
 8004d78:	08004ffd 	.word	0x08004ffd
 8004d7c:	0800503f 	.word	0x0800503f

08004d80 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8004d80:	b580      	push	{r7, lr}
 8004d82:	b08a      	sub	sp, #40	@ 0x28
 8004d84:	af00      	add	r7, sp, #0
 8004d86:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004d88:	f3ef 8310 	mrs	r3, PRIMASK
 8004d8c:	60bb      	str	r3, [r7, #8]
  return(result);
 8004d8e:	68bb      	ldr	r3, [r7, #8]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8004d90:	627b      	str	r3, [r7, #36]	@ 0x24
 8004d92:	2301      	movs	r3, #1
 8004d94:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	f383 8810 	msr	PRIMASK, r3
}
 8004d9c:	46c0      	nop			@ (mov r8, r8)
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	681a      	ldr	r2, [r3, #0]
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	21c0      	movs	r1, #192	@ 0xc0
 8004daa:	438a      	bics	r2, r1
 8004dac:	601a      	str	r2, [r3, #0]
 8004dae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004db0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004db2:	693b      	ldr	r3, [r7, #16]
 8004db4:	f383 8810 	msr	PRIMASK, r3
}
 8004db8:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004dba:	f3ef 8310 	mrs	r3, PRIMASK
 8004dbe:	617b      	str	r3, [r7, #20]
  return(result);
 8004dc0:	697b      	ldr	r3, [r7, #20]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 8004dc2:	623b      	str	r3, [r7, #32]
 8004dc4:	2301      	movs	r3, #1
 8004dc6:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004dc8:	69bb      	ldr	r3, [r7, #24]
 8004dca:	f383 8810 	msr	PRIMASK, r3
}
 8004dce:	46c0      	nop			@ (mov r8, r8)
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	689a      	ldr	r2, [r3, #8]
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	4908      	ldr	r1, [pc, #32]	@ (8004dfc <UART_EndTxTransfer+0x7c>)
 8004ddc:	400a      	ands	r2, r1
 8004dde:	609a      	str	r2, [r3, #8]
 8004de0:	6a3b      	ldr	r3, [r7, #32]
 8004de2:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004de4:	69fb      	ldr	r3, [r7, #28]
 8004de6:	f383 8810 	msr	PRIMASK, r3
}
 8004dea:	46c0      	nop			@ (mov r8, r8)

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	2288      	movs	r2, #136	@ 0x88
 8004df0:	2120      	movs	r1, #32
 8004df2:	5099      	str	r1, [r3, r2]
}
 8004df4:	46c0      	nop			@ (mov r8, r8)
 8004df6:	46bd      	mov	sp, r7
 8004df8:	b00a      	add	sp, #40	@ 0x28
 8004dfa:	bd80      	pop	{r7, pc}
 8004dfc:	ff7fffff 	.word	0xff7fffff

08004e00 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004e00:	b580      	push	{r7, lr}
 8004e02:	b08e      	sub	sp, #56	@ 0x38
 8004e04:	af00      	add	r7, sp, #0
 8004e06:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004e08:	f3ef 8310 	mrs	r3, PRIMASK
 8004e0c:	617b      	str	r3, [r7, #20]
  return(result);
 8004e0e:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004e10:	637b      	str	r3, [r7, #52]	@ 0x34
 8004e12:	2301      	movs	r3, #1
 8004e14:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004e16:	69bb      	ldr	r3, [r7, #24]
 8004e18:	f383 8810 	msr	PRIMASK, r3
}
 8004e1c:	46c0      	nop			@ (mov r8, r8)
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	681a      	ldr	r2, [r3, #0]
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	4926      	ldr	r1, [pc, #152]	@ (8004ec4 <UART_EndRxTransfer+0xc4>)
 8004e2a:	400a      	ands	r2, r1
 8004e2c:	601a      	str	r2, [r3, #0]
 8004e2e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004e30:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004e32:	69fb      	ldr	r3, [r7, #28]
 8004e34:	f383 8810 	msr	PRIMASK, r3
}
 8004e38:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004e3a:	f3ef 8310 	mrs	r3, PRIMASK
 8004e3e:	623b      	str	r3, [r7, #32]
  return(result);
 8004e40:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8004e42:	633b      	str	r3, [r7, #48]	@ 0x30
 8004e44:	2301      	movs	r3, #1
 8004e46:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004e48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e4a:	f383 8810 	msr	PRIMASK, r3
}
 8004e4e:	46c0      	nop			@ (mov r8, r8)
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	689a      	ldr	r2, [r3, #8]
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	491b      	ldr	r1, [pc, #108]	@ (8004ec8 <UART_EndRxTransfer+0xc8>)
 8004e5c:	400a      	ands	r2, r1
 8004e5e:	609a      	str	r2, [r3, #8]
 8004e60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e62:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004e64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e66:	f383 8810 	msr	PRIMASK, r3
}
 8004e6a:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004e70:	2b01      	cmp	r3, #1
 8004e72:	d118      	bne.n	8004ea6 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004e74:	f3ef 8310 	mrs	r3, PRIMASK
 8004e78:	60bb      	str	r3, [r7, #8]
  return(result);
 8004e7a:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004e7c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004e7e:	2301      	movs	r3, #1
 8004e80:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	f383 8810 	msr	PRIMASK, r3
}
 8004e88:	46c0      	nop			@ (mov r8, r8)
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	681a      	ldr	r2, [r3, #0]
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	2110      	movs	r1, #16
 8004e96:	438a      	bics	r2, r1
 8004e98:	601a      	str	r2, [r3, #0]
 8004e9a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004e9c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004e9e:	693b      	ldr	r3, [r7, #16]
 8004ea0:	f383 8810 	msr	PRIMASK, r3
}
 8004ea4:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	228c      	movs	r2, #140	@ 0x8c
 8004eaa:	2120      	movs	r1, #32
 8004eac:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	2200      	movs	r2, #0
 8004eb2:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	2200      	movs	r2, #0
 8004eb8:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8004eba:	46c0      	nop			@ (mov r8, r8)
 8004ebc:	46bd      	mov	sp, r7
 8004ebe:	b00e      	add	sp, #56	@ 0x38
 8004ec0:	bd80      	pop	{r7, pc}
 8004ec2:	46c0      	nop			@ (mov r8, r8)
 8004ec4:	fffffedf 	.word	0xfffffedf
 8004ec8:	effffffe 	.word	0xeffffffe

08004ecc <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8004ecc:	b580      	push	{r7, lr}
 8004ece:	b094      	sub	sp, #80	@ 0x50
 8004ed0:	af00      	add	r7, sp, #0
 8004ed2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ed8:	64fb      	str	r3, [r7, #76]	@ 0x4c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	2220      	movs	r2, #32
 8004ee2:	4013      	ands	r3, r2
 8004ee4:	d16f      	bne.n	8004fc6 <UART_DMAReceiveCplt+0xfa>
  {
    huart->RxXferCount = 0U;
 8004ee6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004ee8:	225e      	movs	r2, #94	@ 0x5e
 8004eea:	2100      	movs	r1, #0
 8004eec:	5299      	strh	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004eee:	f3ef 8310 	mrs	r3, PRIMASK
 8004ef2:	61bb      	str	r3, [r7, #24]
  return(result);
 8004ef4:	69bb      	ldr	r3, [r7, #24]

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004ef6:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004ef8:	2301      	movs	r3, #1
 8004efa:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004efc:	69fb      	ldr	r3, [r7, #28]
 8004efe:	f383 8810 	msr	PRIMASK, r3
}
 8004f02:	46c0      	nop			@ (mov r8, r8)
 8004f04:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	681a      	ldr	r2, [r3, #0]
 8004f0a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	493a      	ldr	r1, [pc, #232]	@ (8004ff8 <UART_DMAReceiveCplt+0x12c>)
 8004f10:	400a      	ands	r2, r1
 8004f12:	601a      	str	r2, [r3, #0]
 8004f14:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004f16:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004f18:	6a3b      	ldr	r3, [r7, #32]
 8004f1a:	f383 8810 	msr	PRIMASK, r3
}
 8004f1e:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004f20:	f3ef 8310 	mrs	r3, PRIMASK
 8004f24:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8004f26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004f28:	647b      	str	r3, [r7, #68]	@ 0x44
 8004f2a:	2301      	movs	r3, #1
 8004f2c:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004f2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f30:	f383 8810 	msr	PRIMASK, r3
}
 8004f34:	46c0      	nop			@ (mov r8, r8)
 8004f36:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	689a      	ldr	r2, [r3, #8]
 8004f3c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	2101      	movs	r1, #1
 8004f42:	438a      	bics	r2, r1
 8004f44:	609a      	str	r2, [r3, #8]
 8004f46:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004f48:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004f4a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004f4c:	f383 8810 	msr	PRIMASK, r3
}
 8004f50:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004f52:	f3ef 8310 	mrs	r3, PRIMASK
 8004f56:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 8004f58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004f5a:	643b      	str	r3, [r7, #64]	@ 0x40
 8004f5c:	2301      	movs	r3, #1
 8004f5e:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004f60:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004f62:	f383 8810 	msr	PRIMASK, r3
}
 8004f66:	46c0      	nop			@ (mov r8, r8)
 8004f68:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	689a      	ldr	r2, [r3, #8]
 8004f6e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	2140      	movs	r1, #64	@ 0x40
 8004f74:	438a      	bics	r2, r1
 8004f76:	609a      	str	r2, [r3, #8]
 8004f78:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004f7a:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004f7c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f7e:	f383 8810 	msr	PRIMASK, r3
}
 8004f82:	46c0      	nop			@ (mov r8, r8)

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8004f84:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004f86:	228c      	movs	r2, #140	@ 0x8c
 8004f88:	2120      	movs	r1, #32
 8004f8a:	5099      	str	r1, [r3, r2]

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004f8c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004f8e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004f90:	2b01      	cmp	r3, #1
 8004f92:	d118      	bne.n	8004fc6 <UART_DMAReceiveCplt+0xfa>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004f94:	f3ef 8310 	mrs	r3, PRIMASK
 8004f98:	60fb      	str	r3, [r7, #12]
  return(result);
 8004f9a:	68fb      	ldr	r3, [r7, #12]
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004f9c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004f9e:	2301      	movs	r3, #1
 8004fa0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004fa2:	693b      	ldr	r3, [r7, #16]
 8004fa4:	f383 8810 	msr	PRIMASK, r3
}
 8004fa8:	46c0      	nop			@ (mov r8, r8)
 8004faa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	681a      	ldr	r2, [r3, #0]
 8004fb0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	2110      	movs	r1, #16
 8004fb6:	438a      	bics	r2, r1
 8004fb8:	601a      	str	r2, [r3, #0]
 8004fba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004fbc:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004fbe:	697b      	ldr	r3, [r7, #20]
 8004fc0:	f383 8810 	msr	PRIMASK, r3
}
 8004fc4:	46c0      	nop			@ (mov r8, r8)
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004fc6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004fc8:	2200      	movs	r2, #0
 8004fca:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004fcc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004fce:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004fd0:	2b01      	cmp	r3, #1
 8004fd2:	d108      	bne.n	8004fe6 <UART_DMAReceiveCplt+0x11a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004fd4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004fd6:	225c      	movs	r2, #92	@ 0x5c
 8004fd8:	5a9a      	ldrh	r2, [r3, r2]
 8004fda:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004fdc:	0011      	movs	r1, r2
 8004fde:	0018      	movs	r0, r3
 8004fe0:	f7ff fae5 	bl	80045ae <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8004fe4:	e003      	b.n	8004fee <UART_DMAReceiveCplt+0x122>
    HAL_UART_RxCpltCallback(huart);
 8004fe6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004fe8:	0018      	movs	r0, r3
 8004fea:	f7ff fac8 	bl	800457e <HAL_UART_RxCpltCallback>
}
 8004fee:	46c0      	nop			@ (mov r8, r8)
 8004ff0:	46bd      	mov	sp, r7
 8004ff2:	b014      	add	sp, #80	@ 0x50
 8004ff4:	bd80      	pop	{r7, pc}
 8004ff6:	46c0      	nop			@ (mov r8, r8)
 8004ff8:	fffffeff 	.word	0xfffffeff

08004ffc <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8004ffc:	b580      	push	{r7, lr}
 8004ffe:	b084      	sub	sp, #16
 8005000:	af00      	add	r7, sp, #0
 8005002:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005008:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	2201      	movs	r2, #1
 800500e:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005014:	2b01      	cmp	r3, #1
 8005016:	d10a      	bne.n	800502e <UART_DMARxHalfCplt+0x32>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	225c      	movs	r2, #92	@ 0x5c
 800501c:	5a9b      	ldrh	r3, [r3, r2]
 800501e:	085b      	lsrs	r3, r3, #1
 8005020:	b29a      	uxth	r2, r3
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	0011      	movs	r1, r2
 8005026:	0018      	movs	r0, r3
 8005028:	f7ff fac1 	bl	80045ae <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800502c:	e003      	b.n	8005036 <UART_DMARxHalfCplt+0x3a>
    HAL_UART_RxHalfCpltCallback(huart);
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	0018      	movs	r0, r3
 8005032:	f7ff faac 	bl	800458e <HAL_UART_RxHalfCpltCallback>
}
 8005036:	46c0      	nop			@ (mov r8, r8)
 8005038:	46bd      	mov	sp, r7
 800503a:	b004      	add	sp, #16
 800503c:	bd80      	pop	{r7, pc}

0800503e <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800503e:	b580      	push	{r7, lr}
 8005040:	b086      	sub	sp, #24
 8005042:	af00      	add	r7, sp, #0
 8005044:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800504a:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800504c:	697b      	ldr	r3, [r7, #20]
 800504e:	2288      	movs	r2, #136	@ 0x88
 8005050:	589b      	ldr	r3, [r3, r2]
 8005052:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8005054:	697b      	ldr	r3, [r7, #20]
 8005056:	228c      	movs	r2, #140	@ 0x8c
 8005058:	589b      	ldr	r3, [r3, r2]
 800505a:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800505c:	697b      	ldr	r3, [r7, #20]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	689b      	ldr	r3, [r3, #8]
 8005062:	2280      	movs	r2, #128	@ 0x80
 8005064:	4013      	ands	r3, r2
 8005066:	2b80      	cmp	r3, #128	@ 0x80
 8005068:	d10a      	bne.n	8005080 <UART_DMAError+0x42>
 800506a:	693b      	ldr	r3, [r7, #16]
 800506c:	2b21      	cmp	r3, #33	@ 0x21
 800506e:	d107      	bne.n	8005080 <UART_DMAError+0x42>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8005070:	697b      	ldr	r3, [r7, #20]
 8005072:	2256      	movs	r2, #86	@ 0x56
 8005074:	2100      	movs	r1, #0
 8005076:	5299      	strh	r1, [r3, r2]
    UART_EndTxTransfer(huart);
 8005078:	697b      	ldr	r3, [r7, #20]
 800507a:	0018      	movs	r0, r3
 800507c:	f7ff fe80 	bl	8004d80 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8005080:	697b      	ldr	r3, [r7, #20]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	689b      	ldr	r3, [r3, #8]
 8005086:	2240      	movs	r2, #64	@ 0x40
 8005088:	4013      	ands	r3, r2
 800508a:	2b40      	cmp	r3, #64	@ 0x40
 800508c:	d10a      	bne.n	80050a4 <UART_DMAError+0x66>
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	2b22      	cmp	r3, #34	@ 0x22
 8005092:	d107      	bne.n	80050a4 <UART_DMAError+0x66>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8005094:	697b      	ldr	r3, [r7, #20]
 8005096:	225e      	movs	r2, #94	@ 0x5e
 8005098:	2100      	movs	r1, #0
 800509a:	5299      	strh	r1, [r3, r2]
    UART_EndRxTransfer(huart);
 800509c:	697b      	ldr	r3, [r7, #20]
 800509e:	0018      	movs	r0, r3
 80050a0:	f7ff feae 	bl	8004e00 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80050a4:	697b      	ldr	r3, [r7, #20]
 80050a6:	2290      	movs	r2, #144	@ 0x90
 80050a8:	589b      	ldr	r3, [r3, r2]
 80050aa:	2210      	movs	r2, #16
 80050ac:	431a      	orrs	r2, r3
 80050ae:	697b      	ldr	r3, [r7, #20]
 80050b0:	2190      	movs	r1, #144	@ 0x90
 80050b2:	505a      	str	r2, [r3, r1]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80050b4:	697b      	ldr	r3, [r7, #20]
 80050b6:	0018      	movs	r0, r3
 80050b8:	f7ff fa71 	bl	800459e <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80050bc:	46c0      	nop			@ (mov r8, r8)
 80050be:	46bd      	mov	sp, r7
 80050c0:	b006      	add	sp, #24
 80050c2:	bd80      	pop	{r7, pc}

080050c4 <memset>:
 80050c4:	0003      	movs	r3, r0
 80050c6:	1882      	adds	r2, r0, r2
 80050c8:	4293      	cmp	r3, r2
 80050ca:	d100      	bne.n	80050ce <memset+0xa>
 80050cc:	4770      	bx	lr
 80050ce:	7019      	strb	r1, [r3, #0]
 80050d0:	3301      	adds	r3, #1
 80050d2:	e7f9      	b.n	80050c8 <memset+0x4>

080050d4 <__libc_init_array>:
 80050d4:	b570      	push	{r4, r5, r6, lr}
 80050d6:	2600      	movs	r6, #0
 80050d8:	4c0c      	ldr	r4, [pc, #48]	@ (800510c <__libc_init_array+0x38>)
 80050da:	4d0d      	ldr	r5, [pc, #52]	@ (8005110 <__libc_init_array+0x3c>)
 80050dc:	1b64      	subs	r4, r4, r5
 80050de:	10a4      	asrs	r4, r4, #2
 80050e0:	42a6      	cmp	r6, r4
 80050e2:	d109      	bne.n	80050f8 <__libc_init_array+0x24>
 80050e4:	2600      	movs	r6, #0
 80050e6:	f000 f819 	bl	800511c <_init>
 80050ea:	4c0a      	ldr	r4, [pc, #40]	@ (8005114 <__libc_init_array+0x40>)
 80050ec:	4d0a      	ldr	r5, [pc, #40]	@ (8005118 <__libc_init_array+0x44>)
 80050ee:	1b64      	subs	r4, r4, r5
 80050f0:	10a4      	asrs	r4, r4, #2
 80050f2:	42a6      	cmp	r6, r4
 80050f4:	d105      	bne.n	8005102 <__libc_init_array+0x2e>
 80050f6:	bd70      	pop	{r4, r5, r6, pc}
 80050f8:	00b3      	lsls	r3, r6, #2
 80050fa:	58eb      	ldr	r3, [r5, r3]
 80050fc:	4798      	blx	r3
 80050fe:	3601      	adds	r6, #1
 8005100:	e7ee      	b.n	80050e0 <__libc_init_array+0xc>
 8005102:	00b3      	lsls	r3, r6, #2
 8005104:	58eb      	ldr	r3, [r5, r3]
 8005106:	4798      	blx	r3
 8005108:	3601      	adds	r6, #1
 800510a:	e7f2      	b.n	80050f2 <__libc_init_array+0x1e>
 800510c:	08005214 	.word	0x08005214
 8005110:	08005214 	.word	0x08005214
 8005114:	0800521c 	.word	0x0800521c
 8005118:	08005214 	.word	0x08005214

0800511c <_init>:
 800511c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800511e:	46c0      	nop			@ (mov r8, r8)
 8005120:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005122:	bc08      	pop	{r3}
 8005124:	469e      	mov	lr, r3
 8005126:	4770      	bx	lr

08005128 <_fini>:
 8005128:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800512a:	46c0      	nop			@ (mov r8, r8)
 800512c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800512e:	bc08      	pop	{r3}
 8005130:	469e      	mov	lr, r3
 8005132:	4770      	bx	lr
