

================================================================
== Vitis HLS Report for 'hls_object_green_classification_Pipeline_PASS_3_5_1'
================================================================
* Date:           Mon Nov 17 11:04:00 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        Obj_detect_ver5
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.331 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max   | min |  max  |   Type  |
    +---------+---------+-----------+----------+-----+-------+---------+
    |        4|    65537|  40.000 ns|  0.655 ms|    4|  65537|       no|
    +---------+---------+-----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  |    Trip   |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  |   Count   | Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |- PASS_3_5_1  |        2|    65535|         3|          1|          1|  1 ~ 65534|       yes|
        +--------------+---------+---------+----------+-----------+-----------+-----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.66>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %is_external, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 7 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %parent, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 8 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%next_label_5_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %next_label_5"   --->   Operation 9 'read' 'next_label_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln0 = store i10 1, i10 %i"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc517"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i_3 = load i10 %i" [obj_detect.cpp:555]   --->   Operation 12 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln555_1 = zext i10 %i_3" [obj_detect.cpp:555]   --->   Operation 13 'zext' 'zext_ln555_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (2.07ns)   --->   "%icmp_ln555 = icmp_eq  i16 %zext_ln555_1, i16 %next_label_5_read" [obj_detect.cpp:555]   --->   Operation 14 'icmp' 'icmp_ln555' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 65534, i64 32767"   --->   Operation 15 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln555 = br i1 %icmp_ln555, void %for.inc517.split, void %for.body524.preheader.exitStub" [obj_detect.cpp:555]   --->   Operation 16 'br' 'br_ln555' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln555 = zext i10 %i_3" [obj_detect.cpp:555]   --->   Operation 17 'zext' 'zext_ln555' <Predicate = (!icmp_ln555)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%parent_addr = getelementptr i16 %parent, i64 0, i64 %zext_ln555" [obj_detect.cpp:557]   --->   Operation 18 'getelementptr' 'parent_addr' <Predicate = (!icmp_ln555)> <Delay = 0.00>
ST_1 : Operation 19 [2/2] (3.25ns)   --->   "%parent_load = load i9 %parent_addr" [obj_detect.cpp:557]   --->   Operation 19 'load' 'parent_load' <Predicate = (!icmp_ln555)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_1 : Operation 20 [1/1] (1.73ns)   --->   "%add_ln555 = add i10 %i_3, i10 1" [obj_detect.cpp:555]   --->   Operation 20 'add' 'add_ln555' <Predicate = (!icmp_ln555)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln555 = store i10 %add_ln555, i10 %i" [obj_detect.cpp:555]   --->   Operation 21 'store' 'store_ln555' <Predicate = (!icmp_ln555)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 5.33>
ST_2 : Operation 22 [1/2] (3.25ns)   --->   "%parent_load = load i9 %parent_addr" [obj_detect.cpp:557]   --->   Operation 22 'load' 'parent_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_2 : Operation 23 [1/1] (2.07ns)   --->   "%icmp_ln557 = icmp_eq  i16 %zext_ln555_1, i16 %parent_load" [obj_detect.cpp:557]   --->   Operation 23 'icmp' 'icmp_ln557' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 29 'ret' 'ret_ln0' <Predicate = (icmp_ln555)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%specpipeline_ln556 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [obj_detect.cpp:556]   --->   Operation 24 'specpipeline' 'specpipeline_ln556' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%specloopname_ln555 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25" [obj_detect.cpp:555]   --->   Operation 25 'specloopname' 'specloopname_ln555' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%is_external_addr = getelementptr i1 %is_external, i64 0, i64 %zext_ln555" [obj_detect.cpp:557]   --->   Operation 26 'getelementptr' 'is_external_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (3.25ns)   --->   "%store_ln557 = store i1 %icmp_ln557, i9 %is_external_addr" [obj_detect.cpp:557]   --->   Operation 27 'store' 'store_ln557' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 512> <RAM>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln555 = br void %for.inc517" [obj_detect.cpp:555]   --->   Operation 28 'br' 'br_ln555' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 3.665ns
The critical path consists of the following:
	'alloca' operation ('i') [4]  (0.000 ns)
	'load' operation ('i', obj_detect.cpp:555) on local variable 'i' [11]  (0.000 ns)
	'add' operation ('add_ln555', obj_detect.cpp:555) [25]  (1.731 ns)
	'store' operation ('store_ln555', obj_detect.cpp:555) of variable 'add_ln555', obj_detect.cpp:555 on local variable 'i' [26]  (1.588 ns)
	blocking operation 0.346 ns on control path)

 <State 2>: 5.331ns
The critical path consists of the following:
	'load' operation ('parent_load', obj_detect.cpp:557) on array 'parent' [21]  (3.254 ns)
	'icmp' operation ('icmp_ln557', obj_detect.cpp:557) [22]  (2.077 ns)

 <State 3>: 3.254ns
The critical path consists of the following:
	'getelementptr' operation ('is_external_addr', obj_detect.cpp:557) [23]  (0.000 ns)
	'store' operation ('store_ln557', obj_detect.cpp:557) of variable 'icmp_ln557', obj_detect.cpp:557 on array 'is_external' [24]  (3.254 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
