ARM GAS  /tmp/ccNs82fH.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Core/Src/main.c"
  18              		.section	.text.build_tx_data,"ax",%progbits
  19              		.align	1
  20              		.global	build_tx_data
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	build_tx_data:
  26              	.LFB68:
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2024 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** #include "crc.h"
  22:Core/Src/main.c **** #include "tim.h"
  23:Core/Src/main.c **** #include "usb_device.h"
  24:Core/Src/main.c **** #include "gpio.h"
  25:Core/Src/main.c **** 
  26:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  27:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  28:Core/Src/main.c **** #include "usbd_cdc_if.h"
  29:Core/Src/main.c **** #include "hx711.h"
  30:Core/Src/main.c **** #include "stm32f1xx_hal_crc.h"
  31:Core/Src/main.c **** /* USER CODE END Includes */
  32:Core/Src/main.c **** 
ARM GAS  /tmp/ccNs82fH.s 			page 2


  33:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  34:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  35:Core/Src/main.c **** 
  36:Core/Src/main.c **** /* USER CODE END PTD */
  37:Core/Src/main.c **** 
  38:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  39:Core/Src/main.c **** /* USER CODE BEGIN PD */
  40:Core/Src/main.c **** 
  41:Core/Src/main.c **** /* USER CODE END PD */
  42:Core/Src/main.c **** 
  43:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  44:Core/Src/main.c **** /* USER CODE BEGIN PM */
  45:Core/Src/main.c **** 
  46:Core/Src/main.c **** /* USER CODE END PM */
  47:Core/Src/main.c **** 
  48:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  49:Core/Src/main.c **** 
  50:Core/Src/main.c **** /* USER CODE BEGIN PV */
  51:Core/Src/main.c **** 
  52:Core/Src/main.c **** /* USER CODE END PV */
  53:Core/Src/main.c **** 
  54:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  55:Core/Src/main.c **** void SystemClock_Config(void);
  56:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  57:Core/Src/main.c **** 
  58:Core/Src/main.c **** /* USER CODE END PFP */
  59:Core/Src/main.c **** 
  60:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  61:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  62:Core/Src/main.c **** 
  63:Core/Src/main.c **** 
  64:Core/Src/main.c **** struct TxStruct tx_data = {};
  65:Core/Src/main.c **** 
  66:Core/Src/main.c **** void build_tx_data(void) {
  27              		.loc 1 66 26 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 10B5     		push	{r4, lr}
  32              		.cfi_def_cfa_offset 8
  33              		.cfi_offset 4, -8
  34              		.cfi_offset 14, -4
  67:Core/Src/main.c ****   for(uint8_t channel = 0; channel < 8; channel++) {
  35              		.loc 1 67 3 view .LVU1
  36              	.LBB4:
  37              		.loc 1 67 7 view .LVU2
  38              	.LVL0:
  39              		.loc 1 67 15 is_stmt 0 view .LVU3
  40 0002 0024     		movs	r4, #0
  41              		.loc 1 67 3 view .LVU4
  42 0004 08E0     		b	.L2
  43              	.LVL1:
  44              	.L3:
  68:Core/Src/main.c ****     tx_data.pressures[channel] = hx711_get_kpa(channel);
  45              		.loc 1 68 5 is_stmt 1 view .LVU5
  46              		.loc 1 68 34 is_stmt 0 view .LVU6
  47 0006 2046     		mov	r0, r4
ARM GAS  /tmp/ccNs82fH.s 			page 3


  48 0008 FFF7FEFF 		bl	hx711_get_kpa
  49              	.LVL2:
  50              		.loc 1 68 32 discriminator 1 view .LVU7
  51 000c 074B     		ldr	r3, .L5
  52 000e 03EB8403 		add	r3, r3, r4, lsl #2
  53 0012 5860     		str	r0, [r3, #4]	@ float
  67:Core/Src/main.c ****   for(uint8_t channel = 0; channel < 8; channel++) {
  54              		.loc 1 67 48 is_stmt 1 discriminator 3 view .LVU8
  55 0014 0134     		adds	r4, r4, #1
  56              	.LVL3:
  67:Core/Src/main.c ****   for(uint8_t channel = 0; channel < 8; channel++) {
  57              		.loc 1 67 48 is_stmt 0 discriminator 3 view .LVU9
  58 0016 E4B2     		uxtb	r4, r4
  59              	.LVL4:
  60              	.L2:
  67:Core/Src/main.c ****   for(uint8_t channel = 0; channel < 8; channel++) {
  61              		.loc 1 67 36 is_stmt 1 discriminator 1 view .LVU10
  62 0018 072C     		cmp	r4, #7
  63 001a F4D9     		bls	.L3
  64              	.LBE4:
  69:Core/Src/main.c ****   }
  70:Core/Src/main.c **** 
  71:Core/Src/main.c **** 
  72:Core/Src/main.c ****   uint32_t crc = HAL_CRC_Calculate(&hcrc, (uint32_t*) tx_data.pressures, 8);
  65              		.loc 1 72 3 view .LVU11
  66              		.loc 1 72 18 is_stmt 0 view .LVU12
  67 001c 044C     		ldr	r4, .L5+4
  68              	.LVL5:
  69              		.loc 1 72 18 view .LVU13
  70 001e 0822     		movs	r2, #8
  71 0020 2146     		mov	r1, r4
  72 0022 0448     		ldr	r0, .L5+8
  73 0024 FFF7FEFF 		bl	HAL_CRC_Calculate
  74              	.LVL6:
  73:Core/Src/main.c ****   tx_data.crc = crc;
  75              		.loc 1 73 3 is_stmt 1 view .LVU14
  76              		.loc 1 73 15 is_stmt 0 view .LVU15
  77 0028 2062     		str	r0, [r4, #32]
  74:Core/Src/main.c **** }
  78              		.loc 1 74 1 view .LVU16
  79 002a 10BD     		pop	{r4, pc}
  80              	.L6:
  81              		.align	2
  82              	.L5:
  83 002c 00000000 		.word	tx_data
  84 0030 04000000 		.word	tx_data+4
  85 0034 00000000 		.word	hcrc
  86              		.cfi_endproc
  87              	.LFE68:
  89              		.section	.text.Error_Handler,"ax",%progbits
  90              		.align	1
  91              		.global	Error_Handler
  92              		.syntax unified
  93              		.thumb
  94              		.thumb_func
  96              	Error_Handler:
  97              	.LFB71:
ARM GAS  /tmp/ccNs82fH.s 			page 4


  75:Core/Src/main.c **** 
  76:Core/Src/main.c **** #define TX_BUF_LEN sizeof(tx_data)
  77:Core/Src/main.c **** 
  78:Core/Src/main.c **** 
  79:Core/Src/main.c **** /* USER CODE END 0 */
  80:Core/Src/main.c **** 
  81:Core/Src/main.c **** /**
  82:Core/Src/main.c ****   * @brief  The application entry point.
  83:Core/Src/main.c ****   * @retval int
  84:Core/Src/main.c ****   */
  85:Core/Src/main.c **** int main(void)
  86:Core/Src/main.c **** {
  87:Core/Src/main.c **** 
  88:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  89:Core/Src/main.c **** 
  90:Core/Src/main.c ****   /* USER CODE END 1 */
  91:Core/Src/main.c **** 
  92:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  93:Core/Src/main.c **** 
  94:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  95:Core/Src/main.c ****   HAL_Init();
  96:Core/Src/main.c **** 
  97:Core/Src/main.c ****   /* USER CODE BEGIN Init */
  98:Core/Src/main.c **** 
  99:Core/Src/main.c ****   /* USER CODE END Init */
 100:Core/Src/main.c **** 
 101:Core/Src/main.c ****   /* Configure the system clock */
 102:Core/Src/main.c ****   SystemClock_Config();
 103:Core/Src/main.c **** 
 104:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
 105:Core/Src/main.c **** 
 106:Core/Src/main.c ****   /* USER CODE END SysInit */
 107:Core/Src/main.c **** 
 108:Core/Src/main.c ****   /* Initialize all configured peripherals */
 109:Core/Src/main.c ****   MX_GPIO_Init();
 110:Core/Src/main.c ****   MX_TIM1_Init();
 111:Core/Src/main.c ****   MX_TIM2_Init();
 112:Core/Src/main.c ****   MX_TIM3_Init();
 113:Core/Src/main.c ****   MX_USB_DEVICE_Init();
 114:Core/Src/main.c ****   MX_CRC_Init();
 115:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 116:Core/Src/main.c ****   hx711_initialize(GAIN_32_PULSES);
 117:Core/Src/main.c ****   hx711_zero();
 118:Core/Src/main.c **** 
 119:Core/Src/main.c ****   tx_data.magic[0] = 'P';
 120:Core/Src/main.c ****   tx_data.magic[1] = 'R';
 121:Core/Src/main.c ****   tx_data.magic[2] = 'Z';
 122:Core/Src/main.c ****   tx_data.magic[3] = 'L';
 123:Core/Src/main.c ****   
 124:Core/Src/main.c **** 
 125:Core/Src/main.c ****   // CRC init
 126:Core/Src/main.c ****   
 127:Core/Src/main.c ****   
 128:Core/Src/main.c ****   /* USER CODE END 2 */
 129:Core/Src/main.c **** 
 130:Core/Src/main.c ****   /* Infinite loop */
 131:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
ARM GAS  /tmp/ccNs82fH.s 			page 5


 132:Core/Src/main.c ****   while (1)
 133:Core/Src/main.c ****   {
 134:Core/Src/main.c ****     hx711_read();
 135:Core/Src/main.c ****     
 136:Core/Src/main.c ****     build_tx_data();
 137:Core/Src/main.c **** 
 138:Core/Src/main.c ****     CDC_Transmit_FS((uint8_t*)&tx_data, TX_BUF_LEN);
 139:Core/Src/main.c ****     /* USER CODE END WHILE */
 140:Core/Src/main.c **** 
 141:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 142:Core/Src/main.c ****   }
 143:Core/Src/main.c ****   /* USER CODE END 3 */
 144:Core/Src/main.c **** }
 145:Core/Src/main.c **** 
 146:Core/Src/main.c **** /**
 147:Core/Src/main.c ****   * @brief System Clock Configuration
 148:Core/Src/main.c ****   * @retval None
 149:Core/Src/main.c ****   */
 150:Core/Src/main.c **** void SystemClock_Config(void)
 151:Core/Src/main.c **** {
 152:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 153:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 154:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 155:Core/Src/main.c **** 
 156:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 157:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 158:Core/Src/main.c ****   */
 159:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 160:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 161:Core/Src/main.c ****   RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 162:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 163:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 164:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 165:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 166:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 167:Core/Src/main.c ****   {
 168:Core/Src/main.c ****     Error_Handler();
 169:Core/Src/main.c ****   }
 170:Core/Src/main.c **** 
 171:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 172:Core/Src/main.c ****   */
 173:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 174:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 175:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 176:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 177:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 178:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 179:Core/Src/main.c **** 
 180:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 181:Core/Src/main.c ****   {
 182:Core/Src/main.c ****     Error_Handler();
 183:Core/Src/main.c ****   }
 184:Core/Src/main.c ****   PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 185:Core/Src/main.c ****   PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL_DIV1_5;
 186:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 187:Core/Src/main.c ****   {
 188:Core/Src/main.c ****     Error_Handler();
ARM GAS  /tmp/ccNs82fH.s 			page 6


 189:Core/Src/main.c ****   }
 190:Core/Src/main.c **** }
 191:Core/Src/main.c **** 
 192:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 193:Core/Src/main.c **** 
 194:Core/Src/main.c **** /* USER CODE END 4 */
 195:Core/Src/main.c **** 
 196:Core/Src/main.c **** /**
 197:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 198:Core/Src/main.c ****   * @retval None
 199:Core/Src/main.c ****   */
 200:Core/Src/main.c **** void Error_Handler(void)
 201:Core/Src/main.c **** {
  98              		.loc 1 201 1 is_stmt 1 view -0
  99              		.cfi_startproc
 100              		@ Volatile: function does not return.
 101              		@ args = 0, pretend = 0, frame = 0
 102              		@ frame_needed = 0, uses_anonymous_args = 0
 103              		@ link register save eliminated.
 202:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 203:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 204:Core/Src/main.c ****   __disable_irq();
 104              		.loc 1 204 3 view .LVU18
 105              	.LBB5:
 106              	.LBI5:
 107              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
ARM GAS  /tmp/ccNs82fH.s 			page 7


  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
ARM GAS  /tmp/ccNs82fH.s 			page 8


  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 108              		.loc 2 140 27 view .LVU19
 109              	.LBB6:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 110              		.loc 2 142 3 view .LVU20
ARM GAS  /tmp/ccNs82fH.s 			page 9


 111              		.syntax unified
 112              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 113 0000 72B6     		cpsid i
 114              	@ 0 "" 2
 115              		.thumb
 116              		.syntax unified
 117              	.L8:
 118              	.LBE6:
 119              	.LBE5:
 205:Core/Src/main.c ****   while (1)
 120              		.loc 1 205 3 view .LVU21
 206:Core/Src/main.c ****   {
 207:Core/Src/main.c ****   }
 121              		.loc 1 207 3 view .LVU22
 205:Core/Src/main.c ****   while (1)
 122              		.loc 1 205 9 view .LVU23
 123 0002 FEE7     		b	.L8
 124              		.cfi_endproc
 125              	.LFE71:
 127              		.section	.text.SystemClock_Config,"ax",%progbits
 128              		.align	1
 129              		.global	SystemClock_Config
 130              		.syntax unified
 131              		.thumb
 132              		.thumb_func
 134              	SystemClock_Config:
 135              	.LFB70:
 151:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 136              		.loc 1 151 1 view -0
 137              		.cfi_startproc
 138              		@ args = 0, pretend = 0, frame = 80
 139              		@ frame_needed = 0, uses_anonymous_args = 0
 140 0000 10B5     		push	{r4, lr}
 141              		.cfi_def_cfa_offset 8
 142              		.cfi_offset 4, -8
 143              		.cfi_offset 14, -4
 144 0002 94B0     		sub	sp, sp, #80
 145              		.cfi_def_cfa_offset 88
 152:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 146              		.loc 1 152 3 view .LVU25
 152:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 147              		.loc 1 152 22 is_stmt 0 view .LVU26
 148 0004 0AAC     		add	r4, sp, #40
 149 0006 2822     		movs	r2, #40
 150 0008 0021     		movs	r1, #0
 151 000a 2046     		mov	r0, r4
 152 000c FFF7FEFF 		bl	memset
 153              	.LVL7:
 153:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 154              		.loc 1 153 3 is_stmt 1 view .LVU27
 153:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 155              		.loc 1 153 22 is_stmt 0 view .LVU28
 156 0010 0023     		movs	r3, #0
 157 0012 0593     		str	r3, [sp, #20]
 158 0014 0693     		str	r3, [sp, #24]
 159 0016 0793     		str	r3, [sp, #28]
 160 0018 0893     		str	r3, [sp, #32]
ARM GAS  /tmp/ccNs82fH.s 			page 10


 161 001a 0993     		str	r3, [sp, #36]
 154:Core/Src/main.c **** 
 162              		.loc 1 154 3 is_stmt 1 view .LVU29
 154:Core/Src/main.c **** 
 163              		.loc 1 154 28 is_stmt 0 view .LVU30
 164 001c 0193     		str	r3, [sp, #4]
 165 001e 0293     		str	r3, [sp, #8]
 166 0020 0393     		str	r3, [sp, #12]
 167 0022 0493     		str	r3, [sp, #16]
 159:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 168              		.loc 1 159 3 is_stmt 1 view .LVU31
 159:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 169              		.loc 1 159 36 is_stmt 0 view .LVU32
 170 0024 0122     		movs	r2, #1
 171 0026 0A92     		str	r2, [sp, #40]
 160:Core/Src/main.c ****   RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 172              		.loc 1 160 3 is_stmt 1 view .LVU33
 160:Core/Src/main.c ****   RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 173              		.loc 1 160 30 is_stmt 0 view .LVU34
 174 0028 4FF48033 		mov	r3, #65536
 175 002c 0B93     		str	r3, [sp, #44]
 161:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 176              		.loc 1 161 3 is_stmt 1 view .LVU35
 162:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 177              		.loc 1 162 3 view .LVU36
 162:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 178              		.loc 1 162 30 is_stmt 0 view .LVU37
 179 002e 0E92     		str	r2, [sp, #56]
 163:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 180              		.loc 1 163 3 is_stmt 1 view .LVU38
 163:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 181              		.loc 1 163 34 is_stmt 0 view .LVU39
 182 0030 0222     		movs	r2, #2
 183 0032 1192     		str	r2, [sp, #68]
 164:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 184              		.loc 1 164 3 is_stmt 1 view .LVU40
 164:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 185              		.loc 1 164 35 is_stmt 0 view .LVU41
 186 0034 1293     		str	r3, [sp, #72]
 165:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 187              		.loc 1 165 3 is_stmt 1 view .LVU42
 165:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 188              		.loc 1 165 32 is_stmt 0 view .LVU43
 189 0036 4FF4E013 		mov	r3, #1835008
 190 003a 1393     		str	r3, [sp, #76]
 166:Core/Src/main.c ****   {
 191              		.loc 1 166 3 is_stmt 1 view .LVU44
 166:Core/Src/main.c ****   {
 192              		.loc 1 166 7 is_stmt 0 view .LVU45
 193 003c 2046     		mov	r0, r4
 194 003e FFF7FEFF 		bl	HAL_RCC_OscConfig
 195              	.LVL8:
 166:Core/Src/main.c ****   {
 196              		.loc 1 166 6 discriminator 1 view .LVU46
 197 0042 B8B9     		cbnz	r0, .L14
 173:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 198              		.loc 1 173 3 is_stmt 1 view .LVU47
ARM GAS  /tmp/ccNs82fH.s 			page 11


 173:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 199              		.loc 1 173 31 is_stmt 0 view .LVU48
 200 0044 0F23     		movs	r3, #15
 201 0046 0593     		str	r3, [sp, #20]
 175:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 202              		.loc 1 175 3 is_stmt 1 view .LVU49
 175:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 203              		.loc 1 175 34 is_stmt 0 view .LVU50
 204 0048 0221     		movs	r1, #2
 205 004a 0691     		str	r1, [sp, #24]
 176:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 206              		.loc 1 176 3 is_stmt 1 view .LVU51
 176:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 207              		.loc 1 176 35 is_stmt 0 view .LVU52
 208 004c 0023     		movs	r3, #0
 209 004e 0793     		str	r3, [sp, #28]
 177:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 210              		.loc 1 177 3 is_stmt 1 view .LVU53
 177:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 211              		.loc 1 177 36 is_stmt 0 view .LVU54
 212 0050 4FF48062 		mov	r2, #1024
 213 0054 0892     		str	r2, [sp, #32]
 178:Core/Src/main.c **** 
 214              		.loc 1 178 3 is_stmt 1 view .LVU55
 178:Core/Src/main.c **** 
 215              		.loc 1 178 36 is_stmt 0 view .LVU56
 216 0056 0993     		str	r3, [sp, #36]
 180:Core/Src/main.c ****   {
 217              		.loc 1 180 3 is_stmt 1 view .LVU57
 180:Core/Src/main.c ****   {
 218              		.loc 1 180 7 is_stmt 0 view .LVU58
 219 0058 05A8     		add	r0, sp, #20
 220 005a FFF7FEFF 		bl	HAL_RCC_ClockConfig
 221              	.LVL9:
 180:Core/Src/main.c ****   {
 222              		.loc 1 180 6 discriminator 1 view .LVU59
 223 005e 58B9     		cbnz	r0, .L15
 184:Core/Src/main.c ****   PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL_DIV1_5;
 224              		.loc 1 184 3 is_stmt 1 view .LVU60
 184:Core/Src/main.c ****   PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL_DIV1_5;
 225              		.loc 1 184 38 is_stmt 0 view .LVU61
 226 0060 1023     		movs	r3, #16
 227 0062 0193     		str	r3, [sp, #4]
 185:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 228              		.loc 1 185 3 is_stmt 1 view .LVU62
 185:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 229              		.loc 1 185 35 is_stmt 0 view .LVU63
 230 0064 0023     		movs	r3, #0
 231 0066 0493     		str	r3, [sp, #16]
 186:Core/Src/main.c ****   {
 232              		.loc 1 186 3 is_stmt 1 view .LVU64
 186:Core/Src/main.c ****   {
 233              		.loc 1 186 7 is_stmt 0 view .LVU65
 234 0068 01A8     		add	r0, sp, #4
 235 006a FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 236              	.LVL10:
 186:Core/Src/main.c ****   {
ARM GAS  /tmp/ccNs82fH.s 			page 12


 237              		.loc 1 186 6 discriminator 1 view .LVU66
 238 006e 28B9     		cbnz	r0, .L16
 190:Core/Src/main.c **** 
 239              		.loc 1 190 1 view .LVU67
 240 0070 14B0     		add	sp, sp, #80
 241              		.cfi_remember_state
 242              		.cfi_def_cfa_offset 8
 243              		@ sp needed
 244 0072 10BD     		pop	{r4, pc}
 245              	.L14:
 246              		.cfi_restore_state
 168:Core/Src/main.c ****   }
 247              		.loc 1 168 5 is_stmt 1 view .LVU68
 248 0074 FFF7FEFF 		bl	Error_Handler
 249              	.LVL11:
 250              	.L15:
 182:Core/Src/main.c ****   }
 251              		.loc 1 182 5 view .LVU69
 252 0078 FFF7FEFF 		bl	Error_Handler
 253              	.LVL12:
 254              	.L16:
 188:Core/Src/main.c ****   }
 255              		.loc 1 188 5 view .LVU70
 256 007c FFF7FEFF 		bl	Error_Handler
 257              	.LVL13:
 258              		.cfi_endproc
 259              	.LFE70:
 261              		.section	.text.main,"ax",%progbits
 262              		.align	1
 263              		.global	main
 264              		.syntax unified
 265              		.thumb
 266              		.thumb_func
 268              	main:
 269              	.LFB69:
  86:Core/Src/main.c **** 
 270              		.loc 1 86 1 view -0
 271              		.cfi_startproc
 272              		@ Volatile: function does not return.
 273              		@ args = 0, pretend = 0, frame = 0
 274              		@ frame_needed = 0, uses_anonymous_args = 0
 275 0000 08B5     		push	{r3, lr}
 276              		.cfi_def_cfa_offset 8
 277              		.cfi_offset 3, -8
 278              		.cfi_offset 14, -4
  95:Core/Src/main.c **** 
 279              		.loc 1 95 3 view .LVU72
 280 0002 FFF7FEFF 		bl	HAL_Init
 281              	.LVL14:
 102:Core/Src/main.c **** 
 282              		.loc 1 102 3 view .LVU73
 283 0006 FFF7FEFF 		bl	SystemClock_Config
 284              	.LVL15:
 109:Core/Src/main.c ****   MX_TIM1_Init();
 285              		.loc 1 109 3 view .LVU74
 286 000a FFF7FEFF 		bl	MX_GPIO_Init
 287              	.LVL16:
ARM GAS  /tmp/ccNs82fH.s 			page 13


 110:Core/Src/main.c ****   MX_TIM2_Init();
 288              		.loc 1 110 3 view .LVU75
 289 000e FFF7FEFF 		bl	MX_TIM1_Init
 290              	.LVL17:
 111:Core/Src/main.c ****   MX_TIM3_Init();
 291              		.loc 1 111 3 view .LVU76
 292 0012 FFF7FEFF 		bl	MX_TIM2_Init
 293              	.LVL18:
 112:Core/Src/main.c ****   MX_USB_DEVICE_Init();
 294              		.loc 1 112 3 view .LVU77
 295 0016 FFF7FEFF 		bl	MX_TIM3_Init
 296              	.LVL19:
 113:Core/Src/main.c ****   MX_CRC_Init();
 297              		.loc 1 113 3 view .LVU78
 298 001a FFF7FEFF 		bl	MX_USB_DEVICE_Init
 299              	.LVL20:
 114:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 300              		.loc 1 114 3 view .LVU79
 301 001e FFF7FEFF 		bl	MX_CRC_Init
 302              	.LVL21:
 116:Core/Src/main.c ****   hx711_zero();
 303              		.loc 1 116 3 view .LVU80
 304 0022 1A20     		movs	r0, #26
 305 0024 FFF7FEFF 		bl	hx711_initialize
 306              	.LVL22:
 117:Core/Src/main.c **** 
 307              		.loc 1 117 3 view .LVU81
 308 0028 FFF7FEFF 		bl	hx711_zero
 309              	.LVL23:
 119:Core/Src/main.c ****   tx_data.magic[1] = 'R';
 310              		.loc 1 119 3 view .LVU82
 119:Core/Src/main.c ****   tx_data.magic[1] = 'R';
 311              		.loc 1 119 20 is_stmt 0 view .LVU83
 312 002c 084B     		ldr	r3, .L20
 313 002e 5022     		movs	r2, #80
 314 0030 1A70     		strb	r2, [r3]
 120:Core/Src/main.c ****   tx_data.magic[2] = 'Z';
 315              		.loc 1 120 3 is_stmt 1 view .LVU84
 120:Core/Src/main.c ****   tx_data.magic[2] = 'Z';
 316              		.loc 1 120 20 is_stmt 0 view .LVU85
 317 0032 5222     		movs	r2, #82
 318 0034 5A70     		strb	r2, [r3, #1]
 121:Core/Src/main.c ****   tx_data.magic[3] = 'L';
 319              		.loc 1 121 3 is_stmt 1 view .LVU86
 121:Core/Src/main.c ****   tx_data.magic[3] = 'L';
 320              		.loc 1 121 20 is_stmt 0 view .LVU87
 321 0036 5A22     		movs	r2, #90
 322 0038 9A70     		strb	r2, [r3, #2]
 122:Core/Src/main.c ****   
 323              		.loc 1 122 3 is_stmt 1 view .LVU88
 122:Core/Src/main.c ****   
 324              		.loc 1 122 20 is_stmt 0 view .LVU89
 325 003a 4C22     		movs	r2, #76
 326 003c DA70     		strb	r2, [r3, #3]
 327              	.L18:
 132:Core/Src/main.c ****   {
 328              		.loc 1 132 3 is_stmt 1 view .LVU90
ARM GAS  /tmp/ccNs82fH.s 			page 14


 134:Core/Src/main.c ****     
 329              		.loc 1 134 5 view .LVU91
 330 003e FFF7FEFF 		bl	hx711_read
 331              	.LVL24:
 136:Core/Src/main.c **** 
 332              		.loc 1 136 5 view .LVU92
 333 0042 FFF7FEFF 		bl	build_tx_data
 334              	.LVL25:
 138:Core/Src/main.c ****     /* USER CODE END WHILE */
 335              		.loc 1 138 5 discriminator 1 view .LVU93
 336 0046 2821     		movs	r1, #40
 337 0048 0148     		ldr	r0, .L20
 338 004a FFF7FEFF 		bl	CDC_Transmit_FS
 339              	.LVL26:
 132:Core/Src/main.c ****   {
 340              		.loc 1 132 9 view .LVU94
 341 004e F6E7     		b	.L18
 342              	.L21:
 343              		.align	2
 344              	.L20:
 345 0050 00000000 		.word	tx_data
 346              		.cfi_endproc
 347              	.LFE69:
 349              		.global	tx_data
 350              		.section	.bss.tx_data,"aw",%nobits
 351              		.align	2
 354              	tx_data:
 355 0000 00000000 		.space	40
 355      00000000 
 355      00000000 
 355      00000000 
 355      00000000 
 356              		.text
 357              	.Letext0:
 358              		.file 3 "/usr/arm-none-eabi/include/machine/_default_types.h"
 359              		.file 4 "/usr/arm-none-eabi/include/sys/_stdint.h"
 360              		.file 5 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 361              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 362              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h"
 363              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h"
 364              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_crc.h"
 365              		.file 10 "Core/Inc/main.h"
 366              		.file 11 "Core/Inc/crc.h"
 367              		.file 12 "USB_DEVICE/App/usbd_cdc_if.h"
 368              		.file 13 "Core/Inc/hx711.h"
 369              		.file 14 "USB_DEVICE/App/usb_device.h"
 370              		.file 15 "Core/Inc/tim.h"
 371              		.file 16 "Core/Inc/gpio.h"
 372              		.file 17 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h"
 373              		.file 18 "<built-in>"
ARM GAS  /tmp/ccNs82fH.s 			page 15


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
     /tmp/ccNs82fH.s:19     .text.build_tx_data:00000000 $t
     /tmp/ccNs82fH.s:25     .text.build_tx_data:00000000 build_tx_data
     /tmp/ccNs82fH.s:83     .text.build_tx_data:0000002c $d
     /tmp/ccNs82fH.s:354    .bss.tx_data:00000000 tx_data
     /tmp/ccNs82fH.s:90     .text.Error_Handler:00000000 $t
     /tmp/ccNs82fH.s:96     .text.Error_Handler:00000000 Error_Handler
     /tmp/ccNs82fH.s:128    .text.SystemClock_Config:00000000 $t
     /tmp/ccNs82fH.s:134    .text.SystemClock_Config:00000000 SystemClock_Config
     /tmp/ccNs82fH.s:262    .text.main:00000000 $t
     /tmp/ccNs82fH.s:268    .text.main:00000000 main
     /tmp/ccNs82fH.s:345    .text.main:00000050 $d
     /tmp/ccNs82fH.s:351    .bss.tx_data:00000000 $d

UNDEFINED SYMBOLS
hx711_get_kpa
HAL_CRC_Calculate
hcrc
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_RCCEx_PeriphCLKConfig
HAL_Init
MX_GPIO_Init
MX_TIM1_Init
MX_TIM2_Init
MX_TIM3_Init
MX_USB_DEVICE_Init
MX_CRC_Init
hx711_initialize
hx711_zero
hx711_read
CDC_Transmit_FS
