--Name: Daniel Khan(500898010)
--COE328 Section 041
--Lab6
LIBRARY ieee;--Defining all libraries and packages
USE ieee.std_logic_1164.all;

ENTITY dec4to16 IS
	PORT(w	: IN STD_LOGIC_VECTOR(3 DOWNTO 0);
		  En	: IN STD_LOGIc;
		  y	: OUT STD_LOGIC_VECTOR(15 DOWNTO 0));
	END dec4to16;

ARCHITECTURE Structure OF dec4to16 IS 
	COMPONENT dec3to8
		PORT( w	: IN STD_LOGIC_VECTOR(2 DOWNTO 0);
				En	: IN STD_LOGIc;
				y	: OUT STD_LOGIC_VECTOR(7 DOWNTO 0));
	END COMPONENT;
	SIGNAL m: STD_LOGIC_VECTOR(0 TO 3)
BEGIN
	G1: FOR i IN 0 TO 3 GENERATE 
		Dec_ri : dec3to8 PORT MAP(w(2 DOWNTO 0), m(i),y(4*i TO 4*i+3));
	G2: IF i=3 GENERATE
		Dec_left: dec3to8 PORT MAP(w(i DOWNTO i-1),En,m);
		END GENERATE;
		END GENERATE;
	END Structure;
		