<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en" dir="ltr">
	<head>
		<meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
		<meta name="keywords" content="Intel iAPX 432,32-bit,BiiN,Boolean,Capability-based security,Celeron,Channel controller,Chi (letter),Compiler,Computer code,Computer multitasking" />
<link rel="shortcut icon"  />
<link rel="search" type="application/opensearchdescription+xml"  />
<link rel="copyright"  />
		<title>Intel iAPX 432 - Wikipedia, the free encyclopedia</title>
		<style type="text/css" media="screen,projection">/*<![CDATA[*/ @import "/skins-1.5/monobook/main.css?9"; /*]]>*/</style>
		<link rel="stylesheet" type="text/css" media="print"  />
		<!--[if lt IE 5.5000]><style type="text/css">@import "/skins-1.5/monobook/IE50Fixes.css";</style><![endif]-->
		<!--[if IE 5.5000]><style type="text/css">@import "/skins-1.5/monobook/IE55Fixes.css";</style><![endif]-->
		<!--[if IE 6]><style type="text/css">@import "/skins-1.5/monobook/IE60Fixes.css";</style><![endif]-->
		<!--[if IE 7]><style type="text/css">@import "/skins-1.5/monobook/IE70Fixes.css?1";</style><![endif]-->
		<!--[if lt IE 7]><script type="text/javascript" src="/skins-1.5/common/IEFixes.js"></script>
		<meta http-equiv="imagetoolbar" content="no" /><![endif]-->
		
		<script type= "text/javascript">
			var skin = "monobook";
			var stylepath = "/skins-1.5";

			var wgArticlePath = "/wiki/$1";
			var wgScriptPath = "/w";
			var wgServer = "http://en.wikipedia.org";
                        
			var wgCanonicalNamespace = "";
			var wgNamespaceNumber = 0;
			var wgPageName = "Intel_iAPX_432";
			var wgTitle = "Intel iAPX 432";
			var wgArticleId = 474163;
			var wgIsArticle = true;
                        
			var wgUserName = null;
			var wgUserLanguage = "en";
			var wgContentLanguage = "en";
		</script>
		                
		<script type="text/javascript" src="/skins-1.5/common/wikibits.js?1"><!-- wikibits js --></script>
		<script type="text/javascript" src="/w/index.php?title=-&amp;action=raw&amp;gen=js"><!-- site js --></script>
		<style type="text/css">/*<![CDATA[*/
@import "/w/index.php?title=MediaWiki:Common.css&usemsgcache=yes&action=raw&ctype=text/css&smaxage=2678400";
@import "/w/index.php?title=MediaWiki:Monobook.css&usemsgcache=yes&action=raw&ctype=text/css&smaxage=2678400";
@import "/w/index.php?title=-&action=raw&gen=css&maxage=2678400";
/*]]>*/</style>
		<!-- Head Scripts -->
		<script type="text/javascript" src="/skins-1.5/common/ajax.js"></script>
	</head>
<body  class="mediawiki ns-0 ltr">
	<div id="globalWrapper">
		<div id="column-content">
	<div id="content">
		<a name="top" id="top"></a>
		<div id="siteNotice"><div style="text-align:right; font-size:80%">Your <b><a  class="extiw" title="wikimedia:Fundraising">continued donations</a></b> keep Wikipedia running!&nbsp;&nbsp;&nbsp;&nbsp;</div>
</div>		<h1 class="firstHeading">Intel iAPX 432</h1>
		<div id="bodyContent">
			<h3 id="siteSub">From Wikipedia, the free encyclopedia</h3>
			<div id="contentSub"></div>
									<div id="jump-to-nav">Jump to: <a >navigation</a>, <a >search</a></div>			<!-- start content -->
			<p>The <b>Intel iAPX 432</b> was <a href="/wiki/Intel.html" title="Intel">Intel</a>'s first <a href="/wiki/32-bit.html" title="32-bit">32-bit</a> <a href="/wiki/Microprocessor.html" title="Microprocessor">microprocessor</a> design, introduced in 1981 as a set of three <a href="/wiki/Integrated_circuit.html" title="Integrated circuit">integrated circuits</a>. The iAPX 432 was intended to be Intel's major design for the 1980s, implementing many advanced <a href="/wiki/Computer_multitasking.html" title="Computer multitasking">multitasking</a> and <a href="/wiki/Memory_management.html" title="Memory management">memory management</a> features in hardware, which led them to refer to the design as the <b>Micromainframe</b>.</p>
<p>The processor's data structure support allowed modern <a href="/wiki/Operating_system.html" title="Operating system">operating systems</a> to be implemented on it using far less program <a href="/wiki/Computer_code.html" title="Computer code">code</a> than ordinary CPUs—the 432 would instead do much of the work internally in hardware. However, the design was extremely complex compared to the mainstream microprocessors of the era, so much so that Intel's engineers weren't able to translate the design into an efficient implementation using the semiconductor technology of its day. The resulting CPU was very slow and expensive, and so Intel's plans to replace the <a href="/wiki/X86.html" title="X86">x86</a> architecture with the iAPX 432 ended miserably.</p>
<p>The abbreviation <i>iAPX</i> prefixing the model name reportedly stands for <i><b>i</b>ntel <b>A</b>dvanced <b>P</b>rocessor ar<b>chi</b>tecture</i>, the X coming from the Greek letter <a href="/wiki/Chi_%28letter%29.html" title="Chi (letter)">Chi</a>.</p>
<table id="toc" class="toc" summary="Contents">
<tr>
<td>
<div id="toctitle">
<h2>Contents</h2>
</div>
<ul>
<li class="toclevel-1"><a ><span class="tocnumber">1</span> <span class="toctext">History</span></a>
<ul>
<li class="toclevel-2"><a ><span class="tocnumber">1.1</span> <span class="toctext">Development</span></a></li>
<li class="toclevel-2"><a ><span class="tocnumber">1.2</span> <span class="toctext">The project's failures</span></a></li>
<li class="toclevel-2"><a ><span class="tocnumber">1.3</span> <span class="toctext">Impact and similar designs</span></a></li>
</ul>
</li>
<li class="toclevel-1"><a ><span class="tocnumber">2</span> <span class="toctext">Architecture</span></a>
<ul>
<li class="toclevel-2"><a ><span class="tocnumber">2.1</span> <span class="toctext">Object-oriented memory and capabilities</span></a></li>
<li class="toclevel-2"><a ><span class="tocnumber">2.2</span> <span class="toctext">Garbage collection</span></a></li>
<li class="toclevel-2"><a ><span class="tocnumber">2.3</span> <span class="toctext">Multitasking and interprocess communication</span></a></li>
<li class="toclevel-2"><a ><span class="tocnumber">2.4</span> <span class="toctext">Multiprocessing</span></a></li>
<li class="toclevel-2"><a ><span class="tocnumber">2.5</span> <span class="toctext">Fault tolerance</span></a></li>
<li class="toclevel-2"><a ><span class="tocnumber">2.6</span> <span class="toctext">I/O</span></a></li>
</ul>
</li>
<li class="toclevel-1"><a ><span class="tocnumber">3</span> <span class="toctext">References</span></a></li>
<li class="toclevel-1"><a ><span class="tocnumber">4</span> <span class="toctext">External links</span></a></li>
</ul>
</td>
</tr>
</table>
<p><script type="text/javascript">
//<![CDATA[
 if (window.showTocToggle) { var tocShowText = "show"; var tocHideText = "hide"; showTocToggle(); } 
//]]>
</script></p>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: History">edit</a>]</div>
<p><a name="History" id="History"></a></p>
<h2>History</h2>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: Development">edit</a>]</div>
<p><a name="Development" id="Development"></a></p>
<h3>Development</h3>
<p>The 432 project started in 1975 as the <b>8800</b>, so named as a follow-on to the existing <a href="/wiki/Intel_8008.html" title="Intel 8008">8008</a> and <a href="/wiki/Intel_8080.html" title="Intel 8080">8080</a> CPUs. The design was intended to be purely 32-bit from the outset, and be the backbone of Intel's processor offerings in the 1980s. As such it was to be considerably more powerful and complex than their existing "simple" offerings. However the design was well beyond the capabilities of the existing <a href="/wiki/Process_technology.html" title="Process technology">process technology</a> of the era, and had to be split into several individual chips.</p>
<p>The core of the design was the two-chip General Data Processor (<b>GDP</b>) which was the main processor. The GDP was split in two, one chip (the 43201) handling the fetching and decoding of the instructions, the other (the 43202) executing them. Most systems would also include the 43203 Interface Processor (<b>IP</b>) which operated as a <a href="/wiki/Channel_controller.html" title="Channel controller">channel controller</a> for <a href="/wiki/I/O.html" title="I/O">I/O</a>. The two-chip GDP had a combined count of approxmately 97,000 <a href="/wiki/Transistors.html" title="Transistors">transistors</a>, which the single chip IP had approximately 49,000, making them some of the largest IC designs of the era. By way of comparison, the <a href="/wiki/Motorola_68000.html" title="Motorola 68000">Motorola 68000</a> (introduced in 1979) had approximately 68,000 transistors.</p>
<p>In 1983 Intel released two additional integrated circuits for the iAPX 432 Interconnect Architecture, the 43204 Bus Interface Unit (<b>BIU</b>) and 43205 Memory Control Unit (<b>MCU</b>). These chips allowed for nearly glueless multiprocessor systems with up to 63 nodes.</p>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: The project's failures">edit</a>]</div>
<p><a name="The_project.27s_failures" id="The_project.27s_failures"></a></p>
<h3>The project's failures</h3>
<p>Several design features of the iAPX 432 conspired to make it much slower than it could have been. The two-chip implementation of the GDP limited it to the speed of the motherboard's electrical wiring, although this is a minor issue. The lack of reasonable caches and registers was considerably more serious. The instruction set also hindered performance by using bit-aligned variable-length instructions, as opposed to word-aligned fixed-length instructions used in the majority of designs, making instruction decoding complex and slow. In addition the BIU was designed to support fault-tolerant systems, and in doing so added considerable overhead to the bus, with up to 40% of the bus time in <a href="/wiki/Wait_state.html" title="Wait state">wait states</a>.</p>
<p>Post-project research suggested that the biggest problem was in the <a href="/wiki/Compiler.html" title="Compiler">compiler</a>, which used high-cost "general" instructions in every case, instead of high-performance simpler ones where it would have made sense. For instance the iAPX 432 included a very expensive inter-module <a href="/wiki/Procedure_call.html" title="Procedure call">procedure call</a> instruction, which the compiler used for all calls, despite the existence of much faster branch and link instructions. Another very slow call was enter_environment, which set up the memory protection. The compiler ran this for every single variable in the system, even though the vast majority were running inside an existing environment and didn't have to be checked. To make matters worse it always passed data to and from procedures by value rather than by reference, requiring huge memory copies in many cases.</p>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: Impact and similar designs">edit</a>]</div>
<p><a name="Impact_and_similar_designs" id="Impact_and_similar_designs"></a></p>
<h3>Impact and similar designs</h3>
<p>An outcome of the failure of the 432 was that microprocessor designers concluded that object support in the chip leads to a complex design that will invariably run slowly, and the 432 was often cited as a counter-example by proponents of RISC designs. However it is held by some that the OO support was not the primary problem with the 432 and that the implementation shortcomings mentioned above would have made any chip design slow. Since the iAPX 432 no one has attempted a similar design, although the <a href="/wiki/INMOS_Transputer.html" title="INMOS Transputer">INMOS Transputer</a>'s process support was similar — and very fast.</p>
<p>Intel had spent considerable time, money and <a href="/wiki/Mindshare.html" title="Mindshare">mindshare</a> on the 432, had a skilled team devoted to it, and were loath to abandon it entirely after its failure in the marketplace. A new architect, Glenford Myers, was brought in to produce an entirely new architecture and implementation for the core processor, which would be built in a joint Intel/<a href="/wiki/Siemens_AG.html" title="Siemens AG">Siemens</a> project (later <a href="/wiki/BiiN.html" title="BiiN">BiiN</a>), resulting in the <a href="/wiki/Intel_i960.html" title="Intel i960">i960</a>-series processors. The i960 RISC subset became popular for a time in the embedded processor market, but the high-end 960MC and the tagged-memory 960MX were marketed only for military applications and saw even less use than the 432.</p>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: Architecture">edit</a>]</div>
<p><a name="Architecture" id="Architecture"></a></p>
<h2>Architecture</h2>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: Object-oriented memory and capabilities">edit</a>]</div>
<p><a name="Object-oriented_memory_and_capabilities" id="Object-oriented_memory_and_capabilities"></a></p>
<h3>Object-oriented memory and capabilities</h3>
<p>The iAPX 432 has hardware and microcode support for <a href="/wiki/Object-oriented_programming.html" title="Object-oriented programming">object-oriented programming</a>. The system uses <a href="/wiki/Segmented_memory.html" title="Segmented memory">segmented memory</a>, with up to 2<sup><small>24</small></sup> segments of up to 64&#160;<a href="/wiki/Kilobyte.html" title="Kilobyte">Kilobytes</a> each, providing a total virtual address space of 2<sup><small>40</small></sup> bytes. The physical address space is 2<sup><small>24</small></sup> bytes (16&#160;<a href="/wiki/Megabyte.html" title="Megabyte">Megabytes</a>).</p>
<p>Programs are not able to reference data or instructions by address; instead they must specify a segment and an offset within the segment. Segments are referenced by Access Descriptors (<b>AD</b>s), which provide an index into the system object table and a set of rights (<a href="/wiki/Capability-based_security.html" title="Capability-based security">capabilities</a>) governing accesses to that segment. Segments may be access segments, which can only contain Access Descriptors, or data segments which cannot contain ADs. The hardware and microcode rigidly enforce the distinction between data and access segments, and will not allow software to treat data as access descriptors, or vice versa.</p>
<p>System-defined objects consist of either a single access segment, or an access segment and a data segment. System-defined segments contain data or access descriptors for system-defined data at designated offsets, though the operating system or user software may extend these with additional data. Each system object has a type field which is checked by microcode, such that a Port Object cannot be used where a Carrier Object is needed. User program can define new object types which will get the full benefit of the hardware type checking, through the use of Type Control Objects (<b>TCO</b>).</p>
<p>In Release 1 of the iAPX 432 architecture, a system-defined object typically consisted of an access segment, and optionally (depending on the object type) a data segment specified by an access descriptor at a fixed offset within the access segment.</p>
<p>By Release 3 of the architecture, in order to improve performance, access segments and data segments were combined into single segments of up to 128 Kilobytes, split into an access part and a data part of 0–64K each. This reduced the number of object table lookups dramatically, and doubled the maximum virtual address space.</p>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: Garbage collection">edit</a>]</div>
<p><a name="Garbage_collection" id="Garbage_collection"></a></p>
<h3>Garbage collection</h3>
<p>Software does not need to explicitly deallocate objects that are no longer needed, and in fact no method is provided to do so. Instead, the microcode implements part of the marking portion of <a href="/wiki/Edsger_Dijkstra.html" title="Edsger Dijkstra">Edsger Dijkstra</a>'s on-the-fly parallel <a href="/wiki/Garbage_collection_%28computer_science%29.html" title="Garbage collection (computer science)">garbage collection</a> algorithm (a mark-sweep style collector). The entries in the system object table contain the bits used to mark each object as being white, black, or grey as needed by the collector.</p>
<p>The <a  class="new" title="IMAX-432">iMAX-432</a> operating system includes the software portion of the garbage collector.</p>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: Multitasking and interprocess communication">edit</a>]</div>
<p><a name="Multitasking_and_interprocess_communication" id="Multitasking_and_interprocess_communication"></a></p>
<h3>Multitasking and interprocess communication</h3>
<p>The iAPX 432 microcode implements multitasking, using objects in memory to represent the processor, processes, communication ports, and dispatching ports. Each processor is associated with a dispatching port, and when it is idle will attempt to dispatch a process from that dispatching port. When the process blocks or its time quantum expires, the processor re-enqueues that process at its dispatching port, then dispatches a new process from the dispatching port.</p>
<p>Interprocess communication is supported through the use of communication ports. A communication port is essentially a <a href="/wiki/FIFO.html" title="FIFO">FIFO</a> that can enqueue either messages waiting to be received by a process, or processes waiting to receive a message (but never both). A program can use the Send, Receive, Conditional Send, Conditional Receive, Surrogate Send, or Surrogate Receive instructions to communicate with other processes by sending messages to or receiving messages from communication ports. If there is no message enqueued at a communication port, a normal Receive instruction on that port will block the current process until a message is available. Similarly, a normal Send instruction will block the current process if the port is full. The Conditional Send and Conditional Receive instructions do not block, instead returning a <a href="/wiki/Boolean.html" title="Boolean">boolean</a> result indicating whether the operation succeeded. The Surrogate Send and Surrogate Receive instructions provide a Carrier object that can block in place of the process.</p>
<p>One of the elegant aspects of the iAPX 432 architecture is that a dispatching port is actually just a communication port whose messages are process objects, thus unifying the operation of process dispatching and interprocess communication and simplifying the underlying implementation.</p>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: Multiprocessing">edit</a>]</div>
<p><a name="Multiprocessing" id="Multiprocessing"></a></p>
<h3>Multiprocessing</h3>
<p>The iAPX 432 has hardware support for <a href="/wiki/Multiprocessing.html" title="Multiprocessing">multiprocessing</a>, using up to 64 processors (combination of GDPs and IPs). Usually all GDPs share a common workload by using a single system-wide dispatching port, though it is possible to partition the workload by assigning some processors to different dispatching ports. With suitably designed hardware, processors can be added to or removed from the system on the fly.</p>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: Fault tolerance">edit</a>]</div>
<p><a name="Fault_tolerance" id="Fault_tolerance"></a></p>
<h3>Fault tolerance</h3>
<p>From the outset, the iAPX 432 included support for <a href="/wiki/Fault_tolerant.html" title="Fault tolerant">fault tolerance</a>. All of the 432's chips could be configured in pairs for <i>Functional <a href="/wiki/Redundancy#Engineering.html" title="Redundancy">Redundancy</a> Checking (<b>FRC</b>)</i>, in which one component, the master, operated normally, and a second, the checker, carried out the same internal operations in parallel and verified its results against those of the master.</p>
<p>FRC provides for failure detection, but full fault tolerance requires a recovery mechanism. Systems based on the Interconnect Architecture supported automatic failure recovery by combining pairs of FRC modules for <i>Quad Modular Redundancy (<b>QMR</b>)</i>. In a QMR configuration, at any given time one FRC module is a primary and the other is a shadow. The two modules operate in <a href="/wiki/Lockstep.html" title="Lockstep">lockstep</a>, but the roles alternate in order to detect latent faults. The shadow module does not drive the bus. If a fault is detected in either FRC module, that module is disabled while the nonfaulted module can continue operation. The software is notified, and can choose to let the system continue operating (without fault tolerance for that module), pair the module with a spare, or take the module offline (shifting its workload to other processors in the system for <a href="/wiki/Graceful_degradation.html" title="Graceful degradation">graceful performance degradation</a>).</p>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: I/O">edit</a>]</div>
<p><a name="I.2FO" id="I.2FO"></a></p>
<h3>I/O</h3>
<p>The 43203 Interface Processor (<b>IP</b>) allows a more conventional microprocessor to be interfaced as an Attached Processor (<b>AP</b>) to an iAPX 432 system. The AP acts as an intelligent <a href="/wiki/Input/output.html" title="Input/output">I/O</a> controller. The IP allows the AP to access objects in the iAPX 432 memory through the use of memory-mapped windows, but will enforces the access rights applicable to the objects.</p>
<p>The IP provides five memory windows. Four are used to map objects for I/O operations; the fifth is the control window and is used by the AP to perform control operations such as requesting changes to the mapping of the other windows.</p>
<p>The IP also offers a special "physical" mode in which the AP has unrestricted access to the entire iAPX 432 address space. Physical mode is intended to be used only for system startup and debugger support.</p>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: References">edit</a>]</div>
<p><a name="References" id="References"></a></p>
<h2>References</h2>
<ul>
<li>Levy, Henry M., <i>Capability-Based Computer Systems</i>, 1984, Digital Press. Chapter 9 <a  class="external autonumber" title="http://www.cs.washington.edu/homes/levy/capabook/Chapter9.pdf">[1]</a> covers the iAPX 432</li>
<li>Myers, Glenford J, <i>Advances in Computer Architecture</i> 2nd edition, (1982), J Wiley, <a  class="internal">ISBN 0471078786</a>. Section VI An Object-Oriented Microporcessor (pp 335-417) covers the iAPX 432,</li>
</ul>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: External links">edit</a>]</div>
<p><a name="External_links" id="External_links"></a></p>
<h2>External links</h2>
<ul>
<li><a  class="external text" title="http://www.computerhistory.org/exhibits/microprocessors/up2.shtml">Computer History Museum</a></li>
<li><a  class="external text" title="http://www.brouhaha.com/~eric/retrocomputing/intel/iapx432/">Intel iAPX432 Micromainframe</a> contains a list of all the Intel documentation associated with the iAX 432, a list of hardware part numbers and a list of over 30 papers.</li>
<li><a  class="external text" title="http://www.brouhaha.com/~eric/retrocomputing/intel/iapx432/cs460/">Intel iAPX 432 (Computer Science project paper)</a> – By David King, Liang Zhou, Jon Bryson, David Dickson</li>
<li><a  class="external text" title="http://www.cs.utexas.edu/users/EWD/ewd05xx/EWD595.PDF">On-the-fly garbage collection: an exercise in cooperation</a> by <a href="/wiki/Dijkstra.html" title="Dijkstra">Edsger W. Dijkstra</a> and <a href="/wiki/Leslie_Lamport.html" title="Leslie Lamport">Leslie Lamport</a> and A.J.Martin and C.S.Scholten and E.F.M.Steffens</li>
</ul>
<p><br clear="all" /></p>
<center>
<table class="toccolours" style="margin: 0 2em 0 2em; padding-bottom: 0;">
<caption align="center"><b><a href="/wiki/List_of_Intel_microprocessors.html" title="List of Intel microprocessors">List of Intel microprocessors</a> | <a href="/wiki/List_of_CPU_sockets#List_of_sockets_with_Intel_CPUs.html" title="List of CPU sockets">List of Intel CPU slots and sockets</a></b></caption>
<tr>
<td align="center" style="font-size: 90%;">
<p><b>Intel processors</b></p>
<p><i><a href="/wiki/Intel_4004.html" title="Intel 4004">4004</a></i> | <i><a href="/wiki/Intel_4040.html" title="Intel 4040">4040</a></i> | <i><a href="/wiki/Intel_8008.html" title="Intel 8008">8008</a></i> | <i><a href="/wiki/Intel_8080.html" title="Intel 8080">8080</a></i> | <i><a href="/wiki/Intel_8085.html" title="Intel 8085">8085</a></i> | <a href="/wiki/Intel_8086.html" title="Intel 8086">8086</a> | <a href="/wiki/Intel_8088.html" title="Intel 8088">8088</a> | <i><strong class="selflink">iAPX 432</strong></i> | <a href="/wiki/Intel_80186.html" title="Intel 80186">80186</a> | <a href="/wiki/Intel_80188.html" title="Intel 80188">80188</a> | <a href="/wiki/Intel_80286.html" title="Intel 80286">80286</a> | <a href="/wiki/Intel_80386.html" title="Intel 80386">80386</a> | <a href="/wiki/Intel_80486.html" title="Intel 80486">80486</a> | <i><a href="/wiki/Intel_i860.html" title="Intel i860">i860</a></i> | <i><a href="/wiki/Intel_i960.html" title="Intel i960">i960</a></i> | <a href="/wiki/Pentium.html" title="Pentium">Pentium</a> | <a href="/wiki/Pentium_Pro.html" title="Pentium Pro">Pentium Pro</a> | <a href="/wiki/Pentium_II.html" title="Pentium II">Pentium II</a> | <a href="/wiki/Celeron.html" title="Celeron">Celeron</a> | <a href="/wiki/Pentium_III.html" title="Pentium III">Pentium III</a> | <i><a href="/wiki/Intel_XScale.html" title="Intel XScale">XScale</a></i> | <a href="/wiki/Pentium_4.html" title="Pentium 4">Pentium 4</a> | <a href="/wiki/Pentium_M.html" title="Pentium M">Pentium M</a> | <a href="/wiki/Pentium_D.html" title="Pentium D">Pentium D</a> | <a href="/wiki/Pentium_Extreme_Edition.html" title="Pentium Extreme Edition">Pentium Extreme Edition</a> | <a href="/wiki/Xeon.html" title="Xeon">Xeon</a> | <a href="/wiki/Intel_Core.html" title="Intel Core">Core</a> | <a href="/wiki/Intel_Core_2.html" title="Intel Core 2">Core 2</a> | <i><a href="/wiki/Itanium.html" title="Itanium">Itanium</a></i> | <i><a href="/wiki/Itanium_2.html" title="Itanium 2">Itanium 2</a></i> &#160;&#160;(<i>italics</i> indicate non-<a href="/wiki/X86.html" title="X86">x86</a> processors)</p>
</td>
</tr>
</table>
</center>

<!-- 
Pre-expand include size: 1169 bytes
Post-expand include size: 1104 bytes
Template argument size: 0 bytes
Maximum: 2048000 bytes
-->

<!-- Saved in parser cache with key enwiki:pcache:idhash:474163-0!1!0!default!!en!2 and timestamp 20060910164747 -->
<div class="printfooter">
Retrieved from "<a </div>
			<div id="catlinks"><p class='catlinks'><a  title="Special:Categories">Categories</a>: <span dir='ltr'><a  title="Category:Intel">Intel</a></span> | <span dir='ltr'><a  title="Category:Microprocessors">Microprocessors</a></span></p></div>			<!-- end content -->
			<div class="visualClear"></div>
		</div>
	</div>
		</div>
		<div id="column-one">
	<div id="p-cactions" class="portlet">
		<h5>Views</h5>
		<ul>
				 <li id="ca-nstab-main" class="selected"><a href="/wiki/Intel_iAPX_432.html">Article</a></li>
				 <li id="ca-talk"><a >Discussion</a></li>
				 <li id="ca-edit"><a >Edit this page</a></li>
				 <li id="ca-history"><a >History</a></li>
		</ul>
	</div>
	<div class="portlet" id="p-personal">
		<h5>Personal tools</h5>
		<div class="pBody">
			<ul>
				<li id="pt-login"><a >Sign in / create account</a></li>
			</ul>
		</div>
	</div>
	<div class="portlet" id="p-logo">
		<a style="background-image: url(/images/wiki-en.png);" href="/wiki/Main_Page.html" title="Main Page"></a>
	</div>
	<script type="text/javascript"> if (window.isMSIE55) fixalpha(); </script>
		<div class='portlet' id='p-navigation'>
		<h5>Navigation</h5>
		<div class='pBody'>
			<ul>
				<li id="n-mainpage"><a href="/wiki/Main_Page.html">Main Page</a></li>
				<li id="n-portal"><a >Community Portal</a></li>
				<li id="n-Featured-articles"><a >Featured articles</a></li>
				<li id="n-currentevents"><a >Current events</a></li>
				<li id="n-recentchanges"><a >Recent changes</a></li>
				<li id="n-randompage"><a >Random article</a></li>
				<li id="n-help"><a >Help</a></li>
				<li id="n-contact"><a >Contact Wikipedia</a></li>
				<li id="n-sitesupport"><a >Donations</a></li>
			</ul>
		</div>
	</div>
		<div id="p-search" class="portlet">
		<h5><label for="searchInput">Search</label></h5>
		<div id="searchBody" class="pBody">
			<form action="/wiki/Special:Search" id="searchform"><div>
				<input id="searchInput" name="search" type="text" accesskey="f" value="" />
				<input type='submit' name="go" class="searchButton" id="searchGoButton"	value="Go" />&nbsp;
				<input type='submit' name="fulltext" class="searchButton" value="Search" />
			</div></form>
		</div>
	</div>
	<div class="portlet" id="p-tb">
		<h5>Toolbox</h5>
		<div class="pBody">
			<ul>
				<li id="t-whatlinkshere"><a >What links here</a></li>
				<li id="t-recentchangeslinked"><a >Related changes</a></li>
<li id="t-upload"><a >Upload file</a></li>
<li id="t-specialpages"><a >Special pages</a></li>
				<li id="t-print"><a >Printable version</a></li>				<li id="t-permalink"><a >Permanent link</a></li><li id="t-cite"><a >Cite this article</a></li>			</ul>
		</div>
	</div>
	<div id="p-lang" class="portlet">
		<h5>In other languages</h5>
		<div class="pBody">
			<ul>
				<li class="interwiki-de"><a >Deutsch</a></li>
				<li class="interwiki-es"><a >Español</a></li>
				<li class="interwiki-ja"><a >日本語</a></li>
				<li class="interwiki-pt"><a >Português</a></li>
				<li class="interwiki-ru"><a >Русский</a></li>
			</ul>
		</div>
	</div>
		</div><!-- end of the left (by default at least) column -->
			<div class="visualClear"></div>
			<div id="footer">
				<div id="f-poweredbyico"><a ><img src="/skins-1.5/common/images/poweredby_mediawiki_88x31.png" alt="MediaWiki" /></a></div>
				<div id="f-copyrightico"><a ><img src="/images/wikimedia-button.png" border="0" alt="Wikimedia Foundation"/></a></div>
			<ul id="f-list">
				<li id="lastmod"> This page was last modified 10:16, 24 August 2006.</li>
				<li id="copyright">All text is available under the terms of the <a class='internal'  title="Wikipedia:Text of the GNU Free Documentation License">GNU Free Documentation License</a>. (See <b><a class='internal'  title="Wikipedia:Copyrights">Copyrights</a></b> for details.) <br /> Wikipedia&reg; is a registered trademark of the Wikimedia Foundation, Inc.<br /></li>
				<li id="privacy"><a  title="wikimedia:Privacy policy">Privacy policy</a></li>
				<li id="about"><a  title="Wikipedia:About">About Wikipedia</a></li>
				<li id="disclaimer"><a  title="Wikipedia:General disclaimer">Disclaimers</a></li>
			</ul>
		</div>
		
	
		<script type="text/javascript">if (window.runOnloadHook) runOnloadHook();</script>
</div>
<!-- Served by srv115 in 0.760 secs. --></body></html>
