webpackJsonp([58298523367970],{477:function(e,t){e.exports={data:{markdownRemark:{html:'<p>In my previous article I discussed setting up a Microblaze processor which can run user applications in a bare metal environment. The advantage of using a bare metal approach is that software runs without any (underterministic) operating system overhead. Disadvantage is that you need to take care of everything, even the most basic stuff, yourself. In the proposed synthesizer the audio engine will run in real time. The engine will run partly on a Microblaze and will be implemented partly in custom FPGA logic. Also there is the need for a management engine. This engine needs to provide functionality for more complex tasks which don\'t need to meet hard real time requirements. The management engine will provide: MIDI functionality, TCP/IP network connectivity, an embedded website, firmware upgrades. This sort of functionality is ideally suited to implement on a Linux platform. In this article I will show how to get Linux up and running on a Xilinx Zynq Zed board. There are a number of tutorials around which describe Linux on the Zed board. This tutorial adds the following:</p>\n<ul>\n<li>Use Yocto Linux</li>\n<li>Use a device tree (dts/dtb) based upon the custom functionality implemented in the FPGA.</li>\n</ul>\n<p>In this tutorial the programmable logic (PL) will be configured to contain a GPIO block connected via AXI to the ARM chips in the Zynq programmable system (PS). Linux will run on the PS and will be able to access the GPIO block in the PL.</p>\n<h1 id="design"><a href="#design" aria-hidden="true" class="anchor"><svg aria-hidden="true" height="16" version="1.1" viewBox="0 0 16 16" width="16"><path fill-rule="evenodd" d="M4 9h1v1H4c-1.5 0-3-1.69-3-3.5S2.55 3 4 3h4c1.45 0 3 1.69 3 3.5 0 1.41-.91 2.72-2 3.25V8.59c.58-.45 1-1.27 1-2.09C10 5.22 8.98 4 8 4H4c-.98 0-2 1.22-2 2.5S3 9 4 9zm9-3h-1v1h1c1 0 2 1.22 2 2.5S13.98 12 13 12H9c-.98 0-2-1.22-2-2.5 0-.83.42-1.64 1-2.09V6.25c-1.09.53-2 1.84-2 3.25C6 11.31 7.55 13 9 13h4c1.45 0 3-1.69 3-3.5S14.5 6 13 6z"></path></svg></a>Design</h1>\n<p>In order to get Linux running on the Zed Board, I will be using the SD Card. On the SD card there are two partitions: boot and root. For the root filesystem I will be using Ubuntu. The boot partition needs the following files:</p>\n<ol>\n<li>boot.bin : FSBL bootloader. This bootloader reads the FPGA bit file from the SD card boot partition (fpga.bin).</li>\n<li>fpga.bin : FPGA logic fabric bitfile converted to bin format.</li>\n<li>u-boot.img : u-boot Linux bootloader.</li>\n<li>uEnv.txt : u-boot boot configuration.</li>\n<li>uImage-system-top.dtb : Linux device tree,.</li>\n<li>uImage : Yocto Linux Kernel.</li>\n</ol>\n<p>Yocto can provide these files based on input coming from Xilinx Vivado and the Xilinx SDK. In Vivado the functions defined in the Zynq PL are exported via a device tree (dts file). This device tree is then compiled into a device tree blob (dtb file) when Yocto builds the Linux image. The Linux kernel can then provide an interface to the custom FPGA logic. In more details the steps are as follows:</p>\n<ol>\n<li>Define the block design in Vivado.\n1.1. Export the bit file to the Xilinx SDK</li>\n<li>Use the SDK to export a device tree source file (dts)  </li>\n<li>Convert the fpga bit file to a bin file (fpga.bin)</li>\n<li>Configure yocto to build a Linux kernel and boot files.\n4.1. Use Docker to run Yocto\n4.2. Add the meta-Xilinx layer to add support for the Zynq processor\n4.3. Add a custom layer which provides the custom device tree (dts) files</li>\n<li>Configure the root file system, using Ubuntu</li>\n<li>Formatting the SD card and store the required boot files</li>\n</ol>\n<h1 id="xilinx-zynq-block-design"><a href="#xilinx-zynq-block-design" aria-hidden="true" class="anchor"><svg aria-hidden="true" height="16" version="1.1" viewBox="0 0 16 16" width="16"><path fill-rule="evenodd" d="M4 9h1v1H4c-1.5 0-3-1.69-3-3.5S2.55 3 4 3h4c1.45 0 3 1.69 3 3.5 0 1.41-.91 2.72-2 3.25V8.59c.58-.45 1-1.27 1-2.09C10 5.22 8.98 4 8 4H4c-.98 0-2 1.22-2 2.5S3 9 4 9zm9-3h-1v1h1c1 0 2 1.22 2 2.5S13.98 12 13 12H9c-.98 0-2-1.22-2-2.5 0-.83.42-1.64 1-2.09V6.25c-1.09.53-2 1.84-2 3.25C6 11.31 7.55 13 9 13h4c1.45 0 3-1.69 3-3.5S14.5 6 13 6z"></path></svg></a>Xilinx Zynq Block Design</h1>\n<p>The proof of concept consists of a GPIO block connected to the Zed board LEDs and switches. The GPIO block is connected to the PS via the AXI bus. One of the LEDs is connected to a counter which causes it to blink. The blinking LED was added so that you can see that the FPGA logic was programmed during booting. The Zynq PS needs the following features: DDR memory, UART (Linux terminal), SPI (SD card) and  Ethernet. The block design can be found in the github project.</p>\n<h2 id="export-bit-file"><a href="#export-bit-file" aria-hidden="true" class="anchor"><svg aria-hidden="true" height="16" version="1.1" viewBox="0 0 16 16" width="16"><path fill-rule="evenodd" d="M4 9h1v1H4c-1.5 0-3-1.69-3-3.5S2.55 3 4 3h4c1.45 0 3 1.69 3 3.5 0 1.41-.91 2.72-2 3.25V8.59c.58-.45 1-1.27 1-2.09C10 5.22 8.98 4 8 4H4c-.98 0-2 1.22-2 2.5S3 9 4 9zm9-3h-1v1h1c1 0 2 1.22 2 2.5S13.98 12 13 12H9c-.98 0-2-1.22-2-2.5 0-.83.42-1.64 1-2.09V6.25c-1.09.53-2 1.84-2 3.25C6 11.31 7.55 13 9 13h4c1.45 0 3-1.69 3-3.5S14.5 6 13 6z"></path></svg></a>Export .bit file</h2>\n<p>After completing the block design, it can be synthesized and a .bit file can be generated. Use the \'export hardware\' function in Vivado to hand over the hardware description to the Xilinx SDK. </p>\n<h1 id="generate-dts-files"><a href="#generate-dts-files" aria-hidden="true" class="anchor"><svg aria-hidden="true" height="16" version="1.1" viewBox="0 0 16 16" width="16"><path fill-rule="evenodd" d="M4 9h1v1H4c-1.5 0-3-1.69-3-3.5S2.55 3 4 3h4c1.45 0 3 1.69 3 3.5 0 1.41-.91 2.72-2 3.25V8.59c.58-.45 1-1.27 1-2.09C10 5.22 8.98 4 8 4H4c-.98 0-2 1.22-2 2.5S3 9 4 9zm9-3h-1v1h1c1 0 2 1.22 2 2.5S13.98 12 13 12H9c-.98 0-2-1.22-2-2.5 0-.83.42-1.64 1-2.09V6.25c-1.09.53-2 1.84-2 3.25C6 11.31 7.55 13 9 13h4c1.45 0 3-1.69 3-3.5S14.5 6 13 6z"></path></svg></a>Generate dts files</h1>\n<p>In order to generate a device tree (dts) file from the hardware description a separate Xilinx tool (device-tree-xlnx) is needed. This tool can be installed as an addon into the Xilinx SDK.</p>\n<ol>\n<li>clone the <a href="https://github.com/Xilinx/device-tree-xlnx">device-tree-xlnx</a> project.</li>\n<li>In the Xlinix SDK open the Xilinx menu and open \'Repositories\'. </li>\n<li>Click the \'new\' button next to the \'global repositories\' section and select the path to the checked out git repo.</li>\n<li>Create a new Board Support Package project. In the \'target hardware\' section choose the Vivado exported wrapper. In the \'board support package OS\' drop down choose \'device tree\'.</li>\n<li>The \'board support settings\' window will open. Here you can select various driver and device tree options. I\'m using kernel version 2018.3</li>\n<li>After selecting \'ok\' a number of \'dts\' and \'dtsi\' files will be generated. The system-top.dts will be compiled into a device tree blob by Yocto. Examine the system-top.dts and find that it contains a number of includes. The included dtsi files are also required. The other files can be ignored. </li>\n</ol>\n<h1 id="generate-fpgabin-from-fpgabit"><a href="#generate-fpgabin-from-fpgabit" aria-hidden="true" class="anchor"><svg aria-hidden="true" height="16" version="1.1" viewBox="0 0 16 16" width="16"><path fill-rule="evenodd" d="M4 9h1v1H4c-1.5 0-3-1.69-3-3.5S2.55 3 4 3h4c1.45 0 3 1.69 3 3.5 0 1.41-.91 2.72-2 3.25V8.59c.58-.45 1-1.27 1-2.09C10 5.22 8.98 4 8 4H4c-.98 0-2 1.22-2 2.5S3 9 4 9zm9-3h-1v1h1c1 0 2 1.22 2 2.5S13.98 12 13 12H9c-.98 0-2-1.22-2-2.5 0-.83.42-1.64 1-2.09V6.25c-1.09.53-2 1.84-2 3.25C6 11.31 7.55 13 9 13h4c1.45 0 3-1.69 3-3.5S14.5 6 13 6z"></path></svg></a>Generate fpga.bin from fpga.bit</h1>\n<p>Use the <a href="https://github.com/topic-embedded-products/meta-topic/blob/master/recipes-bsp/fpga/fpga-bit-to-bin/fpga-bit-to-bin.py">bit to bin</a> conversion script to convert the bit file to a bin file suitable for flashing on the SD card.</p>\n<h1 id="yocto-linux-image"><a href="#yocto-linux-image" aria-hidden="true" class="anchor"><svg aria-hidden="true" height="16" version="1.1" viewBox="0 0 16 16" width="16"><path fill-rule="evenodd" d="M4 9h1v1H4c-1.5 0-3-1.69-3-3.5S2.55 3 4 3h4c1.45 0 3 1.69 3 3.5 0 1.41-.91 2.72-2 3.25V8.59c.58-.45 1-1.27 1-2.09C10 5.22 8.98 4 8 4H4c-.98 0-2 1.22-2 2.5S3 9 4 9zm9-3h-1v1h1c1 0 2 1.22 2 2.5S13.98 12 13 12H9c-.98 0-2-1.22-2-2.5 0-.83.42-1.64 1-2.09V6.25c-1.09.53-2 1.84-2 3.25C6 11.31 7.55 13 9 13h4c1.45 0 3-1.69 3-3.5S14.5 6 13 6z"></path></svg></a>Yocto Linux image</h1>\n<p>Yocto is a framework of tools to create custom embedded Linux distributions. Yocto consists of the embedded Linux distribution Poky and the OpenEmbedded (OE) build system. Yocto consists of layers. Each layer can add new features or modifiy existing features. A custom layer will be added to inject the dts files from the previous step.</p>\n<p>In order to build a Linux image with Yocto a number of prerequisite tools need to be installed. In order to keep my PC clean, Docker is used to be able to install all dependencies without affecting my normal day-to-day work. The Docker file can be found in the repository.</p>\n<ol>\n<li>Clone the .... repository</li>\n<li>Copy the required dts and dtsi to the <pre>meta-dts/recipes-kernel/linux/linux-xlnx/zedboard-zynq7/</pre> folder.</li>\n<li>If needed update the <pre>meta-dts/recipes-kernel/linux/linux-xlnx_%.bbappend</pre> file to include the copied dts/dtsi files.</li>\n<li>Create the Docker image by running "make image". After this step is completed (which will take quite a long time!) the Docker image will contain the Linux image files for the Zed Board</li>\n<li>Run the "run.sh" to create and log in to a Docker container.</li>\n<li>Copy the files inside /yocto/poky/build/tmp/deploy/images/zedboard-zynq7 to a folder in your home dir.</li>\n</ol>\n<h1 id="configure-root-file-system"><a href="#configure-root-file-system" aria-hidden="true" class="anchor"><svg aria-hidden="true" height="16" version="1.1" viewBox="0 0 16 16" width="16"><path fill-rule="evenodd" d="M4 9h1v1H4c-1.5 0-3-1.69-3-3.5S2.55 3 4 3h4c1.45 0 3 1.69 3 3.5 0 1.41-.91 2.72-2 3.25V8.59c.58-.45 1-1.27 1-2.09C10 5.22 8.98 4 8 4H4c-.98 0-2 1.22-2 2.5S3 9 4 9zm9-3h-1v1h1c1 0 2 1.22 2 2.5S13.98 12 13 12H9c-.98 0-2-1.22-2-2.5 0-.83.42-1.64 1-2.09V6.25c-1.09.53-2 1.84-2 3.25C6 11.31 7.55 13 9 13h4c1.45 0 3-1.69 3-3.5S14.5 6 13 6z"></path></svg></a>Configure root file system</h1>\n<p>I followed this blog on setting up an <a href="https://embeddedgreg.com/2017/06/17/creating-a-xenial-rootfs-for-zy">Ubuntu Xenial rootfs</a>. Don\'t follow the complete article. Skip the part on u-boot. U-boot is already provided by Yocto.\n</p>\n<h1 id="format-the-sd-card"><a href="#format-the-sd-card" aria-hidden="true" class="anchor"><svg aria-hidden="true" height="16" version="1.1" viewBox="0 0 16 16" width="16"><path fill-rule="evenodd" d="M4 9h1v1H4c-1.5 0-3-1.69-3-3.5S2.55 3 4 3h4c1.45 0 3 1.69 3 3.5 0 1.41-.91 2.72-2 3.25V8.59c.58-.45 1-1.27 1-2.09C10 5.22 8.98 4 8 4H4c-.98 0-2 1.22-2 2.5S3 9 4 9zm9-3h-1v1h1c1 0 2 1.22 2 2.5S13.98 12 13 12H9c-.98 0-2-1.22-2-2.5 0-.83.42-1.64 1-2.09V6.25c-1.09.53-2 1.84-2 3.25C6 11.31 7.55 13 9 13h4c1.45 0 3-1.69 3-3.5S14.5 6 13 6z"></path></svg></a>Format the SD card</h1>\n<p>Use fdisk to setup the partitions on the SD card. Setup the following partition table:</p>\n<pre>\nDevice         Boot Start      End  Sectors  Size Id Type\n/dev/mmcblk0p1 *        8    42605    42598 20,8M  c W95 FAT32 (LBA)\n/dev/mmcblk0p2      42608 13833091 13790484  6,6G 83 Linux\n</pre>\n<p>After partioning the SD card exit fdisk and mount the partitions. Use rsync to copy the rootfs to the second partition.</p>\n<pre>\nsudo rsync -aAXv <path_to\\_your\\_rootfs>/* /path_to_mount_point_second_partition/\n</pre>\n<p>Copy the following files from the yocto deploy/images directory (Yocto Linux image step 4) to the SD card boot partition:</p>\n<pre>\nboot.bin  \nu-boot.img  \nuImage  \nuImage-system-top.dtb\n</pre>\n<p>Copy the converted fpga bit stream (step Generate fpga.bin from fpga.bit) to the boot partition:</p>\n<pre>\nfpga.bin  \n</pre>\n<p>Finally modify the uEnv.txt file generated by Yocto, and copy it to the boot partition:</p>\n<pre>\nmachine_name=zedboard-zynq7\nkernel_image=uImage\nkernel_load_address=0x2080000\ndevicetree_image=uImage-system-top.dtb\ndevicetree_load_address=0x2000000\nbootargs=console=ttyPS0,115200 root=/dev/mmcblk0p2 rw earlyprintk rootfstype=ext4 rootwait devtmpfs.mount=1\nloadkernel=fatload mmc 0 ${kernel_load_address} ${kernel_image}\nloaddtb=fatload mmc 0 ${devicetree_load_address} ${devicetree_image}\nbootkernel=run loadkernel && run loaddtb && bootm ${kernel_load_address} - ${devicetree_load_address}\nuenvcmd=run bootkernel\n</pre>\n<h1 id="conclusion"><a href="#conclusion" aria-hidden="true" class="anchor"><svg aria-hidden="true" height="16" version="1.1" viewBox="0 0 16 16" width="16"><path fill-rule="evenodd" d="M4 9h1v1H4c-1.5 0-3-1.69-3-3.5S2.55 3 4 3h4c1.45 0 3 1.69 3 3.5 0 1.41-.91 2.72-2 3.25V8.59c.58-.45 1-1.27 1-2.09C10 5.22 8.98 4 8 4H4c-.98 0-2 1.22-2 2.5S3 9 4 9zm9-3h-1v1h1c1 0 2 1.22 2 2.5S13.98 12 13 12H9c-.98 0-2-1.22-2-2.5 0-.83.42-1.64 1-2.09V6.25c-1.09.53-2 1.84-2 3.25C6 11.31 7.55 13 9 13h4c1.45 0 3-1.69 3-3.5S14.5 6 13 6z"></path></svg></a>Conclusion</h1>\n<p>The Docker file and VHDL code can be found in the <a href="https://github.com/dwjbosman/yocto_zedboard.git">Basic_microblaze</a> repository.</p>',timeToRead:6,excerpt:"In my previous article I discussed setting up a Microblaze processor which can run user applications in a bare metal environment. The…",frontmatter:{title:"Yocto linux on the Xilinx Zynq Zed board",cover:"/logos/yocto-article.png",date:"2019-01-12 09:00",category:"FPGA",tags:["Zynq Yocto FPGA SDK"]},fields:{nextTitle:"Yocto linux on the Xilinx Zynq Zed board",nextSlug:"/yocto-linux-on-the-xilinx-zynq-zed-board",prevTitle:"Yocto linux on the Xilinx Zynq Zed board",prevSlug:"/yocto-linux-on-the-xilinx-zynq-zed-board",slug:"/yocto-linux-on-the-xilinx-zynq-zed-board"}}},pathContext:{slug:"/yocto-linux-on-the-xilinx-zynq-zed-board"}}}});
//# sourceMappingURL=path---yocto-linux-on-the-xilinx-zynq-zed-board-3711851552e161d9125b.js.map