// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design internal header
// See VTestbench.h for the primary calling header

#ifndef VERILATED_VTESTBENCH___024ROOT_H_
#define VERILATED_VTESTBENCH___024ROOT_H_  // guard

#include "verilated.h"
#include "verilated_timing.h"


class VTestbench__Syms;

class alignas(VL_CACHE_LINE_BYTES) VTestbench___024root final : public VerilatedModule {
  public:

    // DESIGN SPECIFIC STATE
    CData/*0:0*/ Testbench__DOT__clk;
    CData/*0:0*/ Testbench__DOT__do_sub;
    CData/*0:0*/ Testbench__DOT__add_sub__DOT__adders1__DOT____Vcellinp__genblk1__BRA__1__KET____DOT__adder0__c_in;
    CData/*0:0*/ Testbench__DOT__add_sub__DOT__adders1__DOT____Vcellinp__genblk1__BRA__2__KET____DOT__adder0__c_in;
    CData/*0:0*/ Testbench__DOT__add_sub__DOT__adders1__DOT____Vcellinp__genblk1__BRA__3__KET____DOT__adder0__c_in;
    CData/*0:0*/ Testbench__DOT__add_sub__DOT__adders1__DOT____Vcellinp__genblk1__BRA__4__KET____DOT__adder0__c_in;
    CData/*0:0*/ Testbench__DOT__add_sub__DOT__adders1__DOT____Vcellinp__genblk1__BRA__5__KET____DOT__adder0__c_in;
    CData/*0:0*/ Testbench__DOT__add_sub__DOT__adders1__DOT____Vcellinp__genblk1__BRA__6__KET____DOT__adder0__c_in;
    CData/*0:0*/ Testbench__DOT__add_sub__DOT__adders1__DOT____Vcellinp__genblk1__BRA__7__KET____DOT__adder0__c_in;
    CData/*0:0*/ Testbench__DOT__add_sub__DOT__adders1__DOT____Vcellinp__genblk1__BRA__8__KET____DOT__adder0__c_in;
    CData/*0:0*/ Testbench__DOT__add_sub__DOT__adders1__DOT____Vcellinp__genblk1__BRA__9__KET____DOT__adder0__c_in;
    CData/*0:0*/ Testbench__DOT__add_sub__DOT__adders1__DOT____Vcellinp__genblk1__BRA__10__KET____DOT__adder0__c_in;
    CData/*0:0*/ Testbench__DOT__add_sub__DOT__adders1__DOT____Vcellinp__genblk1__BRA__11__KET____DOT__adder0__c_in;
    CData/*0:0*/ Testbench__DOT__add_sub__DOT__adders1__DOT____Vcellinp__genblk1__BRA__12__KET____DOT__adder0__c_in;
    CData/*0:0*/ Testbench__DOT__add_sub__DOT__adders1__DOT____Vcellinp__genblk1__BRA__13__KET____DOT__adder0__c_in;
    CData/*0:0*/ Testbench__DOT__add_sub__DOT__adders1__DOT____Vcellinp__genblk1__BRA__14__KET____DOT__adder0__c_in;
    CData/*0:0*/ Testbench__DOT__add_sub__DOT__adders1__DOT____Vcellinp__genblk1__BRA__15__KET____DOT__adder0__c_in;
    CData/*0:0*/ Testbench__DOT__add_sub__DOT__adders1__DOT____Vcellinp__genblk1__BRA__16__KET____DOT__adder0__c_in;
    CData/*0:0*/ Testbench__DOT__add_sub__DOT__adders1__DOT____Vcellinp__genblk1__BRA__17__KET____DOT__adder0__c_in;
    CData/*0:0*/ Testbench__DOT__add_sub__DOT__adders1__DOT____Vcellinp__genblk1__BRA__18__KET____DOT__adder0__c_in;
    CData/*0:0*/ Testbench__DOT__add_sub__DOT__adders1__DOT____Vcellinp__genblk1__BRA__19__KET____DOT__adder0__c_in;
    CData/*0:0*/ Testbench__DOT__add_sub__DOT__adders1__DOT____Vcellinp__genblk1__BRA__20__KET____DOT__adder0__c_in;
    CData/*0:0*/ Testbench__DOT__add_sub__DOT__adders1__DOT____Vcellinp__genblk1__BRA__21__KET____DOT__adder0__c_in;
    CData/*0:0*/ Testbench__DOT__add_sub__DOT__adders1__DOT____Vcellinp__genblk1__BRA__22__KET____DOT__adder0__c_in;
    CData/*0:0*/ Testbench__DOT__add_sub__DOT__adders1__DOT____Vcellinp__genblk1__BRA__23__KET____DOT__adder0__c_in;
    CData/*0:0*/ Testbench__DOT__add_sub__DOT__adders1__DOT____Vcellinp__genblk1__BRA__24__KET____DOT__adder0__c_in;
    CData/*0:0*/ Testbench__DOT__add_sub__DOT__adders1__DOT____Vcellinp__genblk1__BRA__25__KET____DOT__adder0__c_in;
    CData/*0:0*/ Testbench__DOT__add_sub__DOT__adders1__DOT____Vcellinp__genblk1__BRA__26__KET____DOT__adder0__c_in;
    CData/*0:0*/ Testbench__DOT__add_sub__DOT__adders1__DOT____Vcellinp__genblk1__BRA__27__KET____DOT__adder0__c_in;
    CData/*0:0*/ Testbench__DOT__add_sub__DOT__adders1__DOT____Vcellinp__genblk1__BRA__28__KET____DOT__adder0__c_in;
    CData/*0:0*/ Testbench__DOT__add_sub__DOT__adders1__DOT____Vcellinp__genblk1__BRA__29__KET____DOT__adder0__c_in;
    CData/*0:0*/ Testbench__DOT__add_sub__DOT__adders1__DOT____Vcellinp__genblk1__BRA__30__KET____DOT__adder0__c_in;
    CData/*0:0*/ Testbench__DOT__add_sub__DOT__adders1__DOT____Vcellinp__genblk1__BRA__31__KET____DOT__adder0__c_in;
    CData/*0:0*/ __VstlFirstIteration;
    CData/*0:0*/ __Vtrigprevexpr___TOP__Testbench__DOT__clk__0;
    CData/*0:0*/ __VactContinue;
    IData/*31:0*/ Testbench__DOT__a;
    IData/*31:0*/ Testbench__DOT__b;
    IData/*31:0*/ Testbench__DOT__i;
    IData/*31:0*/ Testbench__DOT__unnamedblk1__DOT__i;
    IData/*31:0*/ Testbench__DOT__add_sub__DOT____Vcellinp__adders1__b;
    IData/*31:0*/ __VactIterCount;
    VlUnpacked<CData/*0:0*/, 5> __Vm_traceActivity;
    VlDelayScheduler __VdlySched;
    VlTriggerVec<1> __VstlTriggered;
    VlTriggerVec<2> __VactTriggered;
    VlTriggerVec<2> __VnbaTriggered;

    // INTERNAL VARIABLES
    VTestbench__Syms* const vlSymsp;

    // CONSTRUCTORS
    VTestbench___024root(VTestbench__Syms* symsp, const char* v__name);
    ~VTestbench___024root();
    VL_UNCOPYABLE(VTestbench___024root);

    // INTERNAL METHODS
    void __Vconfigure(bool first);
};


#endif  // guard
