# SDC çº¦æŸæ–‡ä»¶ä½¿ç”¨æŒ‡å—

## ğŸ“‹ æ–‡ä»¶è¯´æ˜

æœ¬ç›®å½•åŒ…å«ä¸¤ç§æ ¼å¼çš„æ—¶åºçº¦æŸæ–‡ä»¶ï¼š

| æ–‡ä»¶ | æ ¼å¼ | ç”¨é€” | å·¥å…·æ”¯æŒ |
|------|------|------|----------|
| `timing_complete.sdc` | SDC | ASIC æµç‰‡ | Synopsys DC, Cadence Genus, Yosys, OpenSTA, iEDA |
| `timing.sdc` | SDC | å¿«é€Ÿå¼€å§‹ | åŒä¸Šï¼ˆç®€åŒ–ç‰ˆï¼‰ |
| `timing_complete.xdc` | XDC | FPGA éªŒè¯ | Xilinx Vivado |
| `timing.xdc` | XDC | FPGA å¿«é€Ÿå¼€å§‹ | Xilinx Vivado |

## ğŸ”„ SDC vs XDC

### SDC (Synopsys Design Constraints)
- âœ… **è¡Œä¸šæ ‡å‡†** - IEEE 1481-1999
- âœ… **å·¥å…·é€šç”¨** - æ”¯æŒå¤šç§ EDA å·¥å…·
- âœ… **ASIC æµç‰‡** - ä¸»è¦ç”¨é€”
- âš ï¸ **ä»…æ—¶åºçº¦æŸ** - ä¸åŒ…å«å¼•è„šåˆ†é…

### XDC (Xilinx Design Constraints)
- âœ… **Xilinx ä¸“ç”¨** - Vivado å·¥å…·
- âœ… **åŠŸèƒ½å®Œæ•´** - æ—¶åº + å¼•è„š + I/O
- âœ… **FPGA éªŒè¯** - ä¸»è¦ç”¨é€”
- âš ï¸ **ä¸å¯ç§»æ¤** - ä»…é™ Xilinx

## ğŸš€ ä½¿ç”¨æ–¹æ³•

### 1. Yosys ç»¼åˆ

```bash
# ä½¿ç”¨ Yosys è¿›è¡Œç»¼åˆ
yosys -p "
  read_verilog SimpleEdgeAiSoC.sv;
  synth -top SimpleEdgeAiSoC;
  write_verilog -noattr synth.v
"

# ä½¿ç”¨ OpenSTA è¿›è¡Œæ—¶åºåˆ†æ
sta -f timing_complete.sdc synth.v
```

### 2. Synopsys Design Compiler

```tcl
# DC ç»¼åˆè„šæœ¬
read_verilog SimpleEdgeAiSoC.sv
current_design SimpleEdgeAiSoC
link

# è¯»å– SDC çº¦æŸ
read_sdc timing_complete.sdc

# ç»¼åˆ
compile_ultra

# æ—¶åºæŠ¥å‘Š
report_timing
report_constraint -all_violators
```

### 3. Cadence Genus

```tcl
# Genus ç»¼åˆè„šæœ¬
read_hdl SimpleEdgeAiSoC.sv
elaborate SimpleEdgeAiSoC

# è¯»å– SDC çº¦æŸ
read_sdc timing_complete.sdc

# ç»¼åˆ
syn_generic
syn_map
syn_opt

# æ—¶åºæŠ¥å‘Š
report_timing
```

### 4. iEDA (ä¸­å›½å¼€æº EDA)

```bash
# iEDA ç»¼åˆæµç¨‹
iEDA -design SimpleEdgeAiSoC \
     -verilog SimpleEdgeAiSoC.sv \
     -sdc timing_complete.sdc \
     -output synth.v
```

### 5. OpenSTA (é™æ€æ—¶åºåˆ†æ)

```bash
# ä½¿ç”¨ OpenSTA è¿›è¡Œæ—¶åºåˆ†æ
sta << EOF
read_liberty /path/to/library.lib
read_verilog synth.v
link_design SimpleEdgeAiSoC
read_sdc timing_complete.sdc
report_checks -path_delay min_max
report_tns
report_wns
EOF
```

## ğŸ“Š çº¦æŸå†…å®¹

### timing_complete.sdc (å®Œæ•´ç‰ˆ)

åŒ…å«ä»¥ä¸‹çº¦æŸï¼š
- âœ… ä¸»æ—¶é’Ÿå®šä¹‰ (100 MHz)
- âœ… SPI ç”Ÿæˆæ—¶é’Ÿ (10 MHz)
- âœ… æ—¶é’Ÿä¸ç¡®å®šæ€§
- âœ… æ—¶é’Ÿå»¶è¿Ÿ
- âœ… è¾“å…¥/è¾“å‡ºå»¶è¿Ÿ
- âœ… å‡è·¯å¾„
- âœ… å¤šå‘¨æœŸè·¯å¾„ï¼ˆæ³¨é‡Šï¼‰
- âœ… æœ€å¤§å»¶è¿Ÿ
- âœ… è¾“å…¥è½¬æ¢æ—¶é—´
- âœ… è¾“å‡ºè´Ÿè½½
- âœ… è®¾è®¡è§„åˆ™ï¼ˆæ‰‡å‡ºã€è½¬æ¢ã€ç”µå®¹ï¼‰
- âœ… è¯¦ç»†æ³¨é‡Šå’Œè¯´æ˜

### timing.sdc (ç®€åŒ–ç‰ˆ)

åŒ…å«åŸºæœ¬çº¦æŸï¼š
- âœ… ä¸»æ—¶é’Ÿå®šä¹‰
- âœ… SPI ç”Ÿæˆæ—¶é’Ÿ
- âœ… åŸºæœ¬è¾“å…¥/è¾“å‡ºå»¶è¿Ÿ
- âœ… å‡è·¯å¾„
- âœ… åŸºæœ¬è®¾è®¡è§„åˆ™

## ğŸ”§ è‡ªå®šä¹‰çº¦æŸ

### ä¿®æ”¹æ—¶é’Ÿé¢‘ç‡

```tcl
# ä¿®æ”¹ä¸»æ—¶é’Ÿä¸º 50 MHz
create_clock -name sys_clk -period 20.000 [get_ports clock]

# ä¿®æ”¹ SPI æ—¶é’Ÿä¸º 5 MHz (åˆ†é¢‘æ¯” 10)
create_generated_clock -name spi_clk \
  -source [get_ports clock] \
  -divide_by 10 \
  [get_pins -hierarchical *spiClkReg*/Q]
```

### æ·»åŠ æ–°çš„è¾“å…¥/è¾“å‡º

```tcl
# æ·»åŠ æ–°çš„è¾“å…¥ç«¯å£çº¦æŸ
set_input_delay -clock sys_clk -max 2.0 [get_ports new_input]
set_input_delay -clock sys_clk -min 0.5 [get_ports new_input]

# æ·»åŠ æ–°çš„è¾“å‡ºç«¯å£çº¦æŸ
set_output_delay -clock sys_clk -max 2.0 [get_ports new_output]
set_output_delay -clock sys_clk -min 0.5 [get_ports new_output]
```

### è°ƒæ•´æ—¶åºè£•é‡

```tcl
# å¢åŠ æ—¶é’Ÿä¸ç¡®å®šæ€§ï¼ˆæ›´ä¿å®ˆï¼‰
set_clock_uncertainty -setup 1.0 [get_clocks sys_clk]
set_clock_uncertainty -hold 0.5 [get_clocks sys_clk]

# å‡å°‘è¾“å…¥/è¾“å‡ºå»¶è¿Ÿï¼ˆæ›´æ¿€è¿›ï¼‰
set_input_delay -clock sys_clk -max 1.0 [get_ports io_uart_rx]
set_output_delay -clock sys_clk -max 1.0 [get_ports io_uart_tx]
```

## ğŸ“ æ³¨æ„äº‹é¡¹

### 1. ç”Ÿæˆæ—¶é’Ÿæºç‚¹

ç”Ÿæˆæ—¶é’Ÿçš„æºç‚¹éœ€è¦æ ¹æ®ç»¼åˆåçš„ç½‘è¡¨è°ƒæ•´ï¼š

```tcl
# æ–¹æ³• 1: ä½¿ç”¨é€šé…ç¬¦ï¼ˆæ¨èï¼‰
[get_pins -hierarchical *spiClkReg*/Q]

# æ–¹æ³• 2: ä½¿ç”¨ç²¾ç¡®è·¯å¾„ï¼ˆç»¼åˆåç¡®å®šï¼‰
[get_pins lcd/lcd/spiClkReg_reg/Q]

# æ–¹æ³• 3: ä½¿ç”¨ç«¯å£ï¼ˆå¦‚æœæ—¶é’Ÿè¾“å‡ºåˆ°ç«¯å£ï¼‰
[get_ports io_lcd_spi_clk]
```

### 2. å·¥è‰ºåº“ä¾èµ–

æŸäº›çº¦æŸéœ€è¦å·¥è‰ºåº“æ”¯æŒï¼š

```tcl
# éœ€è¦å·¥è‰ºåº“çš„çº¦æŸï¼ˆæ³¨é‡Šæ‰ï¼‰
# set_driving_cell -lib_cell BUFX2 [all_inputs]
# set_operating_conditions -max slow_1p08v_125c

# é€šç”¨çº¦æŸï¼ˆä¸éœ€è¦å·¥è‰ºåº“ï¼‰
set_input_transition 0.5 [all_inputs]
set_load 2.0 [all_outputs]
```

### 3. æ—¶é’ŸåŸŸäº¤å‰

å¦‚æœè®¾è®¡ä¸­æœ‰å¤šä¸ªæ—¶é’ŸåŸŸï¼Œéœ€è¦æ­£ç¡®å¤„ç†ï¼š

```tcl
# å¼‚æ­¥æ—¶é’ŸåŸŸ
set_clock_groups -asynchronous \
  -group [get_clocks sys_clk] \
  -group [get_clocks spi_clk]

# æˆ–ä½¿ç”¨å‡è·¯å¾„
set_false_path -from [get_clocks sys_clk] -to [get_clocks spi_clk]
set_false_path -from [get_clocks spi_clk] -to [get_clocks sys_clk]
```

## ğŸ§ª éªŒè¯çº¦æŸ

### æ£€æŸ¥çº¦æŸè¦†ç›–ç‡

```tcl
# OpenSTA
report_checks -unconstrained

# Synopsys DC
report_timing -from [all_inputs] -to [all_outputs]
check_timing

# Cadence Genus
report_timing -unconstrained
```

### æ£€æŸ¥æ—¶åºè¿ä¾‹

```tcl
# æ£€æŸ¥ Setup è¿ä¾‹
report_timing -delay_type max -max_paths 10

# æ£€æŸ¥ Hold è¿ä¾‹
report_timing -delay_type min -max_paths 10

# æ£€æŸ¥æ‰€æœ‰è¿ä¾‹
report_constraint -all_violators
```

## ğŸ“š å‚è€ƒèµ„æ–™

- **SDC æ ‡å‡†**: IEEE 1481-1999
- **Synopsys DC**: Design Compiler User Guide
- **Cadence Genus**: Genus Synthesis User Guide
- **OpenSTA**: https://github.com/The-OpenROAD-Project/OpenSTA
- **iEDA**: https://ieda.oscc.cc/

## ğŸ”— ç›¸å…³æ–‡ä»¶

- `timing_complete.xdc` - XDC æ ¼å¼ï¼ˆXilinx FPGAï¼‰
- `timing.xdc` - XDC ç®€åŒ–ç‰ˆ
- `CLOCK_CONSTRAINTS_SPEC.md` - æ—¶é’Ÿçº¦æŸè§„èŒƒ
- `CLOCK_VERIFICATION_GUIDE.md` - éªŒè¯æŒ‡å—

## âœ… éªŒè¯çŠ¶æ€

- âœ… Chisel ä»¿çœŸ: 100% é€šè¿‡ (2/2 æµ‹è¯•)
- âœ… SPI é¢‘ç‡: 10.204 MHz (è¯¯å·® 2.04%)
- âœ… SPI å ç©ºæ¯”: 50.00% (åå·® 0.00%)
- âœ… ç»¼åˆé¢‘ç‡: 178.569 MHz (è¶…å‡ºç›®æ ‡ 78.569%)
- âœ… æ—¶åºæ”¶æ•›: WNS 14.4ns, TNS 0ns

---

**åˆ›å»ºæ—¥æœŸ**: 2025-11-21  
**ç‰ˆæœ¬**: v1.0  
**ç»´æŠ¤è€…**: tongxiaojun@redoop.com
