{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1446502720000 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1446502720010 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 02 14:18:39 2015 " "Processing started: Mon Nov 02 14:18:39 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1446502720010 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1446502720010 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off EPT_4CE6_AF_D1_Top -c EPT_4CE6_AF_D1_Top " "Command: quartus_map --read_settings_files=on --write_settings_files=off EPT_4CE6_AF_D1_Top -c EPT_4CE6_AF_D1_Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1446502720010 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1446502720410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jolly/products/earth people technology/dueprologic_usb_fpga_project_1.2_dvd/projects_hdl/ept_4ce6_af_transfer_demo/src/lfsr.v 1 1 " "Found 1 design units, including 1 entities, in source file /jolly/products/earth people technology/dueprologic_usb_fpga_project_1.2_dvd/projects_hdl/ept_4ce6_af_transfer_demo/src/lfsr.v" { { "Info" "ISGN_ENTITY_NAME" "1 lfsr " "Found entity 1: lfsr" {  } { { "../src/lfsr.v" "" { Text "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/src/lfsr.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446502734872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446502734872 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux ../src/mux.v " "Entity \"mux\" obtained from \"../src/mux.v\" instead of from Quartus II megafunction library" {  } { { "../src/mux.v" "" { Text "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/src/mux.v" 12 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1446502734872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jolly/products/earth people technology/dueprologic_usb_fpga_project_1.2_dvd/projects_hdl/ept_4ce6_af_transfer_demo/src/mux.v 1 1 " "Found 1 design units, including 1 entities, in source file /jolly/products/earth people technology/dueprologic_usb_fpga_project_1.2_dvd/projects_hdl/ept_4ce6_af_transfer_demo/src/mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "../src/mux.v" "" { Text "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/src/mux.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446502734882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446502734882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jolly/products/earth people technology/dueprologic_usb_fpga_project_1.2_dvd/projects_hdl/ept_4ce6_af_transfer_demo/src/active_trigger.vqm 1 1 " "Found 1 design units, including 1 entities, in source file /jolly/products/earth people technology/dueprologic_usb_fpga_project_1.2_dvd/projects_hdl/ept_4ce6_af_transfer_demo/src/active_trigger.vqm" { { "Info" "ISGN_ENTITY_NAME" "1 active_trigger " "Found entity 1: active_trigger" {  } { { "../src/active_trigger.vqm" "" { Text "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/src/active_trigger.vqm" 22 23 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446502734892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446502734892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jolly/products/earth people technology/dueprologic_usb_fpga_project_1.2_dvd/projects_hdl/ept_4ce6_af_transfer_demo/src/flipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file /jolly/products/earth people technology/dueprologic_usb_fpga_project_1.2_dvd/projects_hdl/ept_4ce6_af_transfer_demo/src/flipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 flipflop " "Found entity 1: flipflop" {  } { { "../src/flipflop.v" "" { Text "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/src/flipflop.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446502734912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446502734912 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "WRITE_COMPLETE write_complete ft_245_state_machine.v(67) " "Verilog HDL Declaration information at ft_245_state_machine.v(67): object \"WRITE_COMPLETE\" differs only in case from object \"write_complete\" in the same scope" {  } { { "../src/ft_245_state_machine.v" "" { Text "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/src/ft_245_state_machine.v" 67 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1446502734922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jolly/products/earth people technology/dueprologic_usb_fpga_project_1.2_dvd/projects_hdl/ept_4ce6_af_transfer_demo/src/ft_245_state_machine.v 1 1 " "Found 1 design units, including 1 entities, in source file /jolly/products/earth people technology/dueprologic_usb_fpga_project_1.2_dvd/projects_hdl/ept_4ce6_af_transfer_demo/src/ft_245_state_machine.v" { { "Info" "ISGN_ENTITY_NAME" "1 ft_245_state_machine " "Found entity 1: ft_245_state_machine" {  } { { "../src/ft_245_state_machine.v" "" { Text "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/src/ft_245_state_machine.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446502734932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446502734932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jolly/products/earth people technology/dueprologic_usb_fpga_project_1.2_dvd/projects_hdl/ept_4ce6_af_transfer_demo/src/endpoint_registers.vqm 1 1 " "Found 1 design units, including 1 entities, in source file /jolly/products/earth people technology/dueprologic_usb_fpga_project_1.2_dvd/projects_hdl/ept_4ce6_af_transfer_demo/src/endpoint_registers.vqm" { { "Info" "ISGN_ENTITY_NAME" "1 endpoint_registers " "Found entity 1: endpoint_registers" {  } { { "../src/endpoint_registers.vqm" "" { Text "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/src/endpoint_registers.vqm" 22 27 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446502734952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446502734952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jolly/products/earth people technology/dueprologic_usb_fpga_project_1.2_dvd/projects_hdl/ept_4ce6_af_transfer_demo/src/active_transfer_library.v 1 1 " "Found 1 design units, including 1 entities, in source file /jolly/products/earth people technology/dueprologic_usb_fpga_project_1.2_dvd/projects_hdl/ept_4ce6_af_transfer_demo/src/active_transfer_library.v" { { "Info" "ISGN_ENTITY_NAME" "1 active_transfer_library " "Found entity 1: active_transfer_library" {  } { { "../src/active_transfer_library.v" "" { Text "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/src/active_transfer_library.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446502734972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446502734972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jolly/products/earth people technology/dueprologic_usb_fpga_project_1.2_dvd/projects_hdl/ept_4ce6_af_transfer_demo/src/active_transfer.vqm 1 1 " "Found 1 design units, including 1 entities, in source file /jolly/products/earth people technology/dueprologic_usb_fpga_project_1.2_dvd/projects_hdl/ept_4ce6_af_transfer_demo/src/active_transfer.vqm" { { "Info" "ISGN_ENTITY_NAME" "1 active_transfer " "Found entity 1: active_transfer" {  } { { "../src/active_transfer.vqm" "" { Text "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/src/active_transfer.vqm" 22 24 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446502735002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446502735002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jolly/products/earth people technology/dueprologic_usb_fpga_project_1.2_dvd/projects_hdl/ept_4ce6_af_transfer_demo/src/active_control_register.vqm 1 1 " "Found 1 design units, including 1 entities, in source file /jolly/products/earth people technology/dueprologic_usb_fpga_project_1.2_dvd/projects_hdl/ept_4ce6_af_transfer_demo/src/active_control_register.vqm" { { "Info" "ISGN_ENTITY_NAME" "1 active_control_register " "Found entity 1: active_control_register" {  } { { "../src/active_control_register.vqm" "" { Text "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/src/active_control_register.vqm" 22 32 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446502735022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446502735022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jolly/products/earth people technology/dueprologic_usb_fpga_project_1.2_dvd/projects_hdl/ept_4ce6_af_transfer_demo/src/active_block.vqm 1 1 " "Found 1 design units, including 1 entities, in source file /jolly/products/earth people technology/dueprologic_usb_fpga_project_1.2_dvd/projects_hdl/ept_4ce6_af_transfer_demo/src/active_block.vqm" { { "Info" "ISGN_ENTITY_NAME" "1 active_block " "Found entity 1: active_block" {  } { { "../src/active_block.vqm" "" { Text "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/src/active_block.vqm" 22 21 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446502735032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446502735032 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../src/write_control_logic.v " "Can't analyze file -- file ../src/write_control_logic.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1446502735032 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../src/sync_fifo.v " "Can't analyze file -- file ../src/sync_fifo.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1446502735042 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../src/read_control_logic.v " "Can't analyze file -- file ../src/read_control_logic.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1446502735042 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../src/mem_array.v " "Can't analyze file -- file ../src/mem_array.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1446502735052 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../src/tb_define.v " "Can't analyze file -- file ../src/tb_define.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1446502735052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jolly/products/earth people technology/dueprologic_usb_fpga_project_1.2_dvd/projects_hdl/ept_4ce6_af_transfer_demo/src/eptwireor.v 1 1 " "Found 1 design units, including 1 entities, in source file /jolly/products/earth people technology/dueprologic_usb_fpga_project_1.2_dvd/projects_hdl/ept_4ce6_af_transfer_demo/src/eptwireor.v" { { "Info" "ISGN_ENTITY_NAME" "1 eptWireOR " "Found entity 1: eptWireOR" {  } { { "../src/eptWireOR.v" "" { Text "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/src/eptWireOR.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446502735062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446502735062 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "EPT_4CE6_AF_D1_Top.v(247) " "Verilog HDL warning at EPT_4CE6_AF_D1_Top.v(247): extended using \"x\" or \"z\"" {  } { { "../src/EPT_4CE6_AF_D1_Top.v" "" { Text "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/src/EPT_4CE6_AF_D1_Top.v" 247 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1446502735072 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "EPT_4CE6_AF_D1_Top.v(248) " "Verilog HDL warning at EPT_4CE6_AF_D1_Top.v(248): extended using \"x\" or \"z\"" {  } { { "../src/EPT_4CE6_AF_D1_Top.v" "" { Text "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/src/EPT_4CE6_AF_D1_Top.v" 248 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1446502735072 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "EPT_4CE6_AF_D1_Top.v(290) " "Verilog HDL information at EPT_4CE6_AF_D1_Top.v(290): always construct contains both blocking and non-blocking assignments" {  } { { "../src/EPT_4CE6_AF_D1_Top.v" "" { Text "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/src/EPT_4CE6_AF_D1_Top.v" 290 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1446502735072 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "EPT_4CE6_AF_D1_Top.v(325) " "Verilog HDL information at EPT_4CE6_AF_D1_Top.v(325): always construct contains both blocking and non-blocking assignments" {  } { { "../src/EPT_4CE6_AF_D1_Top.v" "" { Text "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/src/EPT_4CE6_AF_D1_Top.v" 325 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1446502735072 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "EPT_4CE6_AF_D1_Top.v(655) " "Verilog HDL information at EPT_4CE6_AF_D1_Top.v(655): always construct contains both blocking and non-blocking assignments" {  } { { "../src/EPT_4CE6_AF_D1_Top.v" "" { Text "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/src/EPT_4CE6_AF_D1_Top.v" 655 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1446502735072 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "EPT_4CE6_AF_D1_Top.v(726) " "Verilog HDL information at EPT_4CE6_AF_D1_Top.v(726): always construct contains both blocking and non-blocking assignments" {  } { { "../src/EPT_4CE6_AF_D1_Top.v" "" { Text "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/src/EPT_4CE6_AF_D1_Top.v" 726 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1446502735072 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RESET reset EPT_4CE6_AF_D1_Top.v(51) " "Verilog HDL Declaration information at EPT_4CE6_AF_D1_Top.v(51): object \"RESET\" differs only in case from object \"reset\" in the same scope" {  } { { "../src/EPT_4CE6_AF_D1_Top.v" "" { Text "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/src/EPT_4CE6_AF_D1_Top.v" 51 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1446502735072 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RANDOM_NUMBER random_number EPT_4CE6_AF_D1_Top.v(104) " "Verilog HDL Declaration information at EPT_4CE6_AF_D1_Top.v(104): object \"RANDOM_NUMBER\" differs only in case from object \"random_number\" in the same scope" {  } { { "../src/EPT_4CE6_AF_D1_Top.v" "" { Text "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/src/EPT_4CE6_AF_D1_Top.v" 104 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1446502735072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jolly/products/earth people technology/dueprologic_usb_fpga_project_1.2_dvd/projects_hdl/ept_4ce6_af_transfer_demo/src/ept_4ce6_af_d1_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /jolly/products/earth people technology/dueprologic_usb_fpga_project_1.2_dvd/projects_hdl/ept_4ce6_af_transfer_demo/src/ept_4ce6_af_d1_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 EPT_4CE6_AF_D1_Top " "Found entity 1: EPT_4CE6_AF_D1_Top" {  } { { "../src/EPT_4CE6_AF_D1_Top.v" "" { Text "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/src/EPT_4CE6_AF_D1_Top.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446502735072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446502735072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jolly/products/earth people technology/dueprologic_usb_fpga_project_1.2_dvd/projects_hdl/ept_4ce6_af_transfer_demo/src/define.v 0 0 " "Found 0 design units, including 0 entities, in source file /jolly/products/earth people technology/dueprologic_usb_fpga_project_1.2_dvd/projects_hdl/ept_4ce6_af_transfer_demo/src/define.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446502735072 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nextbit lfsr.v(31) " "Verilog HDL Implicit Net warning at lfsr.v(31): created implicit net for \"nextbit\"" {  } { { "../src/lfsr.v" "" { Text "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/src/lfsr.v" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446502735072 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "EPT_4CE6_AF_D1_Top " "Elaborating entity \"EPT_4CE6_AF_D1_Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1446502735122 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "switch_reset EPT_4CE6_AF_D1_Top.v(144) " "Verilog HDL or VHDL warning at EPT_4CE6_AF_D1_Top.v(144): object \"switch_reset\" assigned a value but never read" {  } { { "../src/EPT_4CE6_AF_D1_Top.v" "" { Text "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/src/EPT_4CE6_AF_D1_Top.v" 144 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1446502735122 "|EPT_4CE6_AF_D1_Top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "start_block_transfer_reg EPT_4CE6_AF_D1_Top.v(167) " "Verilog HDL or VHDL warning at EPT_4CE6_AF_D1_Top.v(167): object \"start_block_transfer_reg\" assigned a value but never read" {  } { { "../src/EPT_4CE6_AF_D1_Top.v" "" { Text "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/src/EPT_4CE6_AF_D1_Top.v" 167 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1446502735122 "|EPT_4CE6_AF_D1_Top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uc_length EPT_4CE6_AF_D1_Top.v(177) " "Verilog HDL or VHDL warning at EPT_4CE6_AF_D1_Top.v(177): object \"uc_length\" assigned a value but never read" {  } { { "../src/EPT_4CE6_AF_D1_Top.v" "" { Text "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/src/EPT_4CE6_AF_D1_Top.v" 177 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1446502735122 "|EPT_4CE6_AF_D1_Top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "start_block_transfer EPT_4CE6_AF_D1_Top.v(408) " "Verilog HDL Always Construct warning at EPT_4CE6_AF_D1_Top.v(408): inferring latch(es) for variable \"start_block_transfer\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/EPT_4CE6_AF_D1_Top.v" "" { Text "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/src/EPT_4CE6_AF_D1_Top.v" 408 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1446502735132 "|EPT_4CE6_AF_D1_Top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "timer_value EPT_4CE6_AF_D1_Top.v(523) " "Verilog HDL Always Construct warning at EPT_4CE6_AF_D1_Top.v(523): inferring latch(es) for variable \"timer_value\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/EPT_4CE6_AF_D1_Top.v" "" { Text "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/src/EPT_4CE6_AF_D1_Top.v" 523 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1446502735132 "|EPT_4CE6_AF_D1_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timer_value\[0\] EPT_4CE6_AF_D1_Top.v(523) " "Inferred latch for \"timer_value\[0\]\" at EPT_4CE6_AF_D1_Top.v(523)" {  } { { "../src/EPT_4CE6_AF_D1_Top.v" "" { Text "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/src/EPT_4CE6_AF_D1_Top.v" 523 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446502735152 "|EPT_4CE6_AF_D1_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timer_value\[1\] EPT_4CE6_AF_D1_Top.v(523) " "Inferred latch for \"timer_value\[1\]\" at EPT_4CE6_AF_D1_Top.v(523)" {  } { { "../src/EPT_4CE6_AF_D1_Top.v" "" { Text "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/src/EPT_4CE6_AF_D1_Top.v" 523 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446502735152 "|EPT_4CE6_AF_D1_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timer_value\[2\] EPT_4CE6_AF_D1_Top.v(523) " "Inferred latch for \"timer_value\[2\]\" at EPT_4CE6_AF_D1_Top.v(523)" {  } { { "../src/EPT_4CE6_AF_D1_Top.v" "" { Text "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/src/EPT_4CE6_AF_D1_Top.v" 523 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446502735152 "|EPT_4CE6_AF_D1_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timer_value\[3\] EPT_4CE6_AF_D1_Top.v(523) " "Inferred latch for \"timer_value\[3\]\" at EPT_4CE6_AF_D1_Top.v(523)" {  } { { "../src/EPT_4CE6_AF_D1_Top.v" "" { Text "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/src/EPT_4CE6_AF_D1_Top.v" 523 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446502735152 "|EPT_4CE6_AF_D1_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timer_value\[4\] EPT_4CE6_AF_D1_Top.v(523) " "Inferred latch for \"timer_value\[4\]\" at EPT_4CE6_AF_D1_Top.v(523)" {  } { { "../src/EPT_4CE6_AF_D1_Top.v" "" { Text "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/src/EPT_4CE6_AF_D1_Top.v" 523 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446502735152 "|EPT_4CE6_AF_D1_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timer_value\[5\] EPT_4CE6_AF_D1_Top.v(523) " "Inferred latch for \"timer_value\[5\]\" at EPT_4CE6_AF_D1_Top.v(523)" {  } { { "../src/EPT_4CE6_AF_D1_Top.v" "" { Text "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/src/EPT_4CE6_AF_D1_Top.v" 523 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446502735152 "|EPT_4CE6_AF_D1_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timer_value\[6\] EPT_4CE6_AF_D1_Top.v(523) " "Inferred latch for \"timer_value\[6\]\" at EPT_4CE6_AF_D1_Top.v(523)" {  } { { "../src/EPT_4CE6_AF_D1_Top.v" "" { Text "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/src/EPT_4CE6_AF_D1_Top.v" 523 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446502735152 "|EPT_4CE6_AF_D1_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timer_value\[7\] EPT_4CE6_AF_D1_Top.v(523) " "Inferred latch for \"timer_value\[7\]\" at EPT_4CE6_AF_D1_Top.v(523)" {  } { { "../src/EPT_4CE6_AF_D1_Top.v" "" { Text "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/src/EPT_4CE6_AF_D1_Top.v" 523 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446502735152 "|EPT_4CE6_AF_D1_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "start_block_transfer EPT_4CE6_AF_D1_Top.v(412) " "Inferred latch for \"start_block_transfer\" at EPT_4CE6_AF_D1_Top.v(412)" {  } { { "../src/EPT_4CE6_AF_D1_Top.v" "" { Text "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/src/EPT_4CE6_AF_D1_Top.v" 412 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446502735152 "|EPT_4CE6_AF_D1_Top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lfsr lfsr:LFSR_INST " "Elaborating entity \"lfsr\" for hierarchy \"lfsr:LFSR_INST\"" {  } { { "../src/EPT_4CE6_AF_D1_Top.v" "LFSR_INST" { Text "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/src/EPT_4CE6_AF_D1_Top.v" 838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446502735222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipflop lfsr:LFSR_INST\|flipflop:F\[0\] " "Elaborating entity \"flipflop\" for hierarchy \"lfsr:LFSR_INST\|flipflop:F\[0\]\"" {  } { { "../src/lfsr.v" "F\[0\]" { Text "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/src/lfsr.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446502735232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux lfsr:LFSR_INST\|mux:M1\[0\] " "Elaborating entity \"mux\" for hierarchy \"lfsr:LFSR_INST\|mux:M1\[0\]\"" {  } { { "../src/lfsr.v" "M1\[0\]" { Text "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/src/lfsr.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446502735242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "active_control_register active_control_register:ACTIVE_CONTROL_REG_INST " "Elaborating entity \"active_control_register\" for hierarchy \"active_control_register:ACTIVE_CONTROL_REG_INST\"" {  } { { "../src/EPT_4CE6_AF_D1_Top.v" "ACTIVE_CONTROL_REG_INST" { Text "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/src/EPT_4CE6_AF_D1_Top.v" 866 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446502735252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "active_transfer_library active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST " "Elaborating entity \"active_transfer_library\" for hierarchy \"active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\"" {  } { { "../src/EPT_4CE6_AF_D1_Top.v" "ACTIVE_TRANSFER_LIBRARY_INST" { Text "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/src/EPT_4CE6_AF_D1_Top.v" 882 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446502735324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ft_245_state_machine active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST " "Elaborating entity \"ft_245_state_machine\" for hierarchy \"active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\"" {  } { { "../src/active_transfer_library.v" "FT_245_STATE_MACHINE_INST" { Text "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/src/active_transfer_library.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446502735334 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "usb_rxf_reg ft_245_state_machine.v(96) " "Verilog HDL warning at ft_245_state_machine.v(96): object usb_rxf_reg used but never assigned" {  } { { "../src/ft_245_state_machine.v" "" { Text "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/src/ft_245_state_machine.v" 96 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1446502735334 "|EPT_4CE6_AF_D1_Top|active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "USB_DATA_IN ft_245_state_machine.v(162) " "Verilog HDL Always Construct warning at ft_245_state_machine.v(162): variable \"USB_DATA_IN\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/ft_245_state_machine.v" "" { Text "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/src/ft_245_state_machine.v" 162 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1446502735334 "|EPT_4CE6_AF_D1_Top|active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "USB_REGISTER_DECODE ft_245_state_machine.v(164) " "Verilog HDL Always Construct warning at ft_245_state_machine.v(164): variable \"USB_REGISTER_DECODE\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/ft_245_state_machine.v" "" { Text "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/src/ft_245_state_machine.v" 164 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1446502735334 "|EPT_4CE6_AF_D1_Top|active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "USB_REGISTER_DECODE ft_245_state_machine.v(157) " "Verilog HDL Always Construct warning at ft_245_state_machine.v(157): inferring latch(es) for variable \"USB_REGISTER_DECODE\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/ft_245_state_machine.v" "" { Text "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/src/ft_245_state_machine.v" 157 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1446502735334 "|EPT_4CE6_AF_D1_Top|active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "USB_RD_N ft_245_state_machine.v(340) " "Verilog HDL Always Construct warning at ft_245_state_machine.v(340): inferring latch(es) for variable \"USB_RD_N\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/ft_245_state_machine.v" "" { Text "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/src/ft_245_state_machine.v" 340 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1446502735334 "|EPT_4CE6_AF_D1_Top|active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "USB_WR ft_245_state_machine.v(423) " "Verilog HDL Always Construct warning at ft_245_state_machine.v(423): variable \"USB_WR\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/ft_245_state_machine.v" "" { Text "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/src/ft_245_state_machine.v" 423 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1446502735334 "|EPT_4CE6_AF_D1_Top|active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "USB_RD_N ft_245_state_machine.v(340) " "Inferred latch for \"USB_RD_N\" at ft_245_state_machine.v(340)" {  } { { "../src/ft_245_state_machine.v" "" { Text "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/src/ft_245_state_machine.v" 340 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446502735344 "|EPT_4CE6_AF_D1_Top|active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "USB_REGISTER_DECODE\[0\] ft_245_state_machine.v(161) " "Inferred latch for \"USB_REGISTER_DECODE\[0\]\" at ft_245_state_machine.v(161)" {  } { { "../src/ft_245_state_machine.v" "" { Text "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/src/ft_245_state_machine.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446502735344 "|EPT_4CE6_AF_D1_Top|active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "USB_REGISTER_DECODE\[1\] ft_245_state_machine.v(161) " "Inferred latch for \"USB_REGISTER_DECODE\[1\]\" at ft_245_state_machine.v(161)" {  } { { "../src/ft_245_state_machine.v" "" { Text "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/src/ft_245_state_machine.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446502735344 "|EPT_4CE6_AF_D1_Top|active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "USB_REGISTER_DECODE\[2\] ft_245_state_machine.v(161) " "Inferred latch for \"USB_REGISTER_DECODE\[2\]\" at ft_245_state_machine.v(161)" {  } { { "../src/ft_245_state_machine.v" "" { Text "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/src/ft_245_state_machine.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446502735344 "|EPT_4CE6_AF_D1_Top|active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "USB_REGISTER_DECODE\[3\] ft_245_state_machine.v(161) " "Inferred latch for \"USB_REGISTER_DECODE\[3\]\" at ft_245_state_machine.v(161)" {  } { { "../src/ft_245_state_machine.v" "" { Text "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/src/ft_245_state_machine.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446502735344 "|EPT_4CE6_AF_D1_Top|active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "USB_REGISTER_DECODE\[4\] ft_245_state_machine.v(161) " "Inferred latch for \"USB_REGISTER_DECODE\[4\]\" at ft_245_state_machine.v(161)" {  } { { "../src/ft_245_state_machine.v" "" { Text "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/src/ft_245_state_machine.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446502735344 "|EPT_4CE6_AF_D1_Top|active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "USB_REGISTER_DECODE\[5\] ft_245_state_machine.v(161) " "Inferred latch for \"USB_REGISTER_DECODE\[5\]\" at ft_245_state_machine.v(161)" {  } { { "../src/ft_245_state_machine.v" "" { Text "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/src/ft_245_state_machine.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446502735344 "|EPT_4CE6_AF_D1_Top|active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "USB_REGISTER_DECODE\[6\] ft_245_state_machine.v(161) " "Inferred latch for \"USB_REGISTER_DECODE\[6\]\" at ft_245_state_machine.v(161)" {  } { { "../src/ft_245_state_machine.v" "" { Text "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/src/ft_245_state_machine.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446502735344 "|EPT_4CE6_AF_D1_Top|active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "USB_REGISTER_DECODE\[7\] ft_245_state_machine.v(161) " "Inferred latch for \"USB_REGISTER_DECODE\[7\]\" at ft_245_state_machine.v(161)" {  } { { "../src/ft_245_state_machine.v" "" { Text "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/src/ft_245_state_machine.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446502735344 "|EPT_4CE6_AF_D1_Top|active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_BYTE_READY ft_245_state_machine.v(118) " "Inferred latch for \"DATA_BYTE_READY\" at ft_245_state_machine.v(118)" {  } { { "../src/ft_245_state_machine.v" "" { Text "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/src/ft_245_state_machine.v" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446502735344 "|EPT_4CE6_AF_D1_Top|active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "endpoint_registers active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|endpoint_registers:ENDPOINT_REGISTERS_INST " "Elaborating entity \"endpoint_registers\" for hierarchy \"active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|endpoint_registers:ENDPOINT_REGISTERS_INST\"" {  } { { "../src/active_transfer_library.v" "ENDPOINT_REGISTERS_INST" { Text "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/src/active_transfer_library.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446502735354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eptWireOR eptWireOR:wireOR " "Elaborating entity \"eptWireOR\" for hierarchy \"eptWireOR:wireOR\"" {  } { { "../src/EPT_4CE6_AF_D1_Top.v" "wireOR" { Text "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/src/EPT_4CE6_AF_D1_Top.v" 892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446502735404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "active_trigger active_trigger:ACTIVE_TRIGGER_INST " "Elaborating entity \"active_trigger\" for hierarchy \"active_trigger:ACTIVE_TRIGGER_INST\"" {  } { { "../src/EPT_4CE6_AF_D1_Top.v" "ACTIVE_TRIGGER_INST" { Text "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/src/EPT_4CE6_AF_D1_Top.v" 922 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446502735414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "active_transfer active_transfer:ACTIVE_TRANSFER_INST_1 " "Elaborating entity \"active_transfer\" for hierarchy \"active_transfer:ACTIVE_TRANSFER_INST_1\"" {  } { { "../src/EPT_4CE6_AF_D1_Top.v" "ACTIVE_TRANSFER_INST_1" { Text "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/src/EPT_4CE6_AF_D1_Top.v" 944 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446502735434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "active_block active_block:BLOCK_TRANSFER_INST " "Elaborating entity \"active_block\" for hierarchy \"active_block:BLOCK_TRANSFER_INST\"" {  } { { "../src/EPT_4CE6_AF_D1_Top.v" "BLOCK_TRANSFER_INST" { Text "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/src/EPT_4CE6_AF_D1_Top.v" 994 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446502735444 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "mem_array_rtl_0 " "Inferred RAM node \"mem_array_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1446502736280 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mem_array_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mem_array_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1446502736859 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1446502736859 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1446502736859 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1446502736859 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1446502736859 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1446502736859 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1446502736859 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1446502736859 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1446502736859 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1446502736859 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1446502736859 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1446502736859 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1446502736859 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1446502736859 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1446502736859 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1446502736859 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altsyncram:mem_array_rtl_0 " "Elaborated megafunction instantiation \"altsyncram:mem_array_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446502739189 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altsyncram:mem_array_rtl_0 " "Instantiated megafunction \"altsyncram:mem_array_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446502739189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446502739189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446502739189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446502739189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446502739189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446502739189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446502739189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446502739189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446502739189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446502739189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446502739189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446502739189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446502739189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446502739189 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1446502739189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_psd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_psd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_psd1 " "Found entity 1: altsyncram_psd1" {  } { { "db/altsyncram_psd1.tdf" "" { Text "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/EPT_4CE6_AF_D1_Top/db/altsyncram_psd1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446502739439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446502739439 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1446502740159 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../src/ft_245_state_machine.v" "" { Text "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/src/ft_245_state_machine.v" 48 -1 0 } } { "../src/ft_245_state_machine.v" "" { Text "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/src/ft_245_state_machine.v" 362 -1 0 } } { "../src/ft_245_state_machine.v" "" { Text "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/src/ft_245_state_machine.v" 95 -1 0 } } { "../src/EPT_4CE6_AF_D1_Top.v" "" { Text "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/src/EPT_4CE6_AF_D1_Top.v" 768 -1 0 } } { "../src/EPT_4CE6_AF_D1_Top.v" "" { Text "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/src/EPT_4CE6_AF_D1_Top.v" 529 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1446502740209 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1446502740209 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "bc_out\[0\] GND " "Pin \"bc_out\[0\]\" is stuck at GND" {  } { { "../src/EPT_4CE6_AF_D1_Top.v" "" { Text "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/src/EPT_4CE6_AF_D1_Top.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1446502740489 "|EPT_4CE6_AF_D1_Top|bc_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "XIO_4\[0\] GND " "Pin \"XIO_4\[0\]\" is stuck at GND" {  } { { "../src/EPT_4CE6_AF_D1_Top.v" "" { Text "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/src/EPT_4CE6_AF_D1_Top.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1446502740489 "|EPT_4CE6_AF_D1_Top|XIO_4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "XIO_4\[5\] GND " "Pin \"XIO_4\[5\]\" is stuck at GND" {  } { { "../src/EPT_4CE6_AF_D1_Top.v" "" { Text "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/src/EPT_4CE6_AF_D1_Top.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1446502740489 "|EPT_4CE6_AF_D1_Top|XIO_4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "XIO_4\[6\] GND " "Pin \"XIO_4\[6\]\" is stuck at GND" {  } { { "../src/EPT_4CE6_AF_D1_Top.v" "" { Text "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/src/EPT_4CE6_AF_D1_Top.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1446502740489 "|EPT_4CE6_AF_D1_Top|XIO_4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "XIO_4\[7\] GND " "Pin \"XIO_4\[7\]\" is stuck at GND" {  } { { "../src/EPT_4CE6_AF_D1_Top.v" "" { Text "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/src/EPT_4CE6_AF_D1_Top.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1446502740489 "|EPT_4CE6_AF_D1_Top|XIO_4[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1446502740489 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1446502740739 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "16 " "16 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1446502741929 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "active_control_register:ACTIVE_CONTROL_REG_INST\|CONTROL_REGISTER\[2\]~reg0_ICOMBOUT " "Logic cell \"active_control_register:ACTIVE_CONTROL_REG_INST\|CONTROL_REGISTER\[2\]~reg0_ICOMBOUT\"" {  } { { "../src/active_control_register.vqm" "CONTROL_REGISTER\[2\]~1" { Text "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/src/active_control_register.vqm" 32 32 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446502741949 ""} { "Info" "ISCL_SCL_CELL_NAME" "active_block:BLOCK_TRANSFER_INST\|ept_length\[4\]~reg0_ICOMBOUT " "Logic cell \"active_block:BLOCK_TRANSFER_INST\|ept_length\[4\]~reg0_ICOMBOUT\"" {  } { { "../src/active_block.vqm" "ept_length\[4\]~3" { Text "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/src/active_block.vqm" 44 26 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446502741949 ""} { "Info" "ISCL_SCL_CELL_NAME" "active_block:BLOCK_TRANSFER_INST\|ept_length\[0\]~reg0_ICOMBOUT " "Logic cell \"active_block:BLOCK_TRANSFER_INST\|ept_length\[0\]~reg0_ICOMBOUT\"" {  } { { "../src/active_block.vqm" "ept_length\[0\]~6" { Text "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/src/active_block.vqm" 44 26 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446502741949 ""} { "Info" "ISCL_SCL_CELL_NAME" "active_block:BLOCK_TRANSFER_INST\|transfer_to_device\[2\]~reg0_ICOMBOUT " "Logic cell \"active_block:BLOCK_TRANSFER_INST\|transfer_to_device\[2\]~reg0_ICOMBOUT\"" {  } { { "../src/active_block.vqm" "transfer_to_device\[2\]~3" { Text "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/src/active_block.vqm" 48 34 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446502741949 ""} { "Info" "ISCL_SCL_CELL_NAME" "active_block:BLOCK_TRANSFER_INST\|transfer_to_device\[6\]~reg0_ICOMBOUT " "Logic cell \"active_block:BLOCK_TRANSFER_INST\|transfer_to_device\[6\]~reg0_ICOMBOUT\"" {  } { { "../src/active_block.vqm" "transfer_to_device\[6\]~7" { Text "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/src/active_block.vqm" 48 34 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446502741949 ""} { "Info" "ISCL_SCL_CELL_NAME" "active_block:BLOCK_TRANSFER_INST\|transfer_to_device\[7\]~reg0_ICOMBOUT " "Logic cell \"active_block:BLOCK_TRANSFER_INST\|transfer_to_device\[7\]~reg0_ICOMBOUT\"" {  } { { "../src/active_block.vqm" "transfer_to_device\[7\]~8" { Text "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/src/active_block.vqm" 48 34 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446502741949 ""} { "Info" "ISCL_SCL_CELL_NAME" "active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|endpoint_registers:ENDPOINT_REGISTERS_INST\|length_from_device\[7\]~ICOMBOUT " "Logic cell \"active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|endpoint_registers:ENDPOINT_REGISTERS_INST\|length_from_device\[7\]~ICOMBOUT\"" {  } { { "../src/endpoint_registers.vqm" "length_from_device\[7\]~7" { Text "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/src/endpoint_registers.vqm" 358 31 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446502741949 ""} { "Info" "ISCL_SCL_CELL_NAME" "active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|endpoint_registers:ENDPOINT_REGISTERS_INST\|length_from_device\[6\]~ICOMBOUT " "Logic cell \"active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|endpoint_registers:ENDPOINT_REGISTERS_INST\|length_from_device\[6\]~ICOMBOUT\"" {  } { { "../src/endpoint_registers.vqm" "length_from_device\[6\]~6" { Text "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/src/endpoint_registers.vqm" 358 31 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446502741949 ""} { "Info" "ISCL_SCL_CELL_NAME" "active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|endpoint_registers:ENDPOINT_REGISTERS_INST\|length_from_device\[5\]~ICOMBOUT " "Logic cell \"active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|endpoint_registers:ENDPOINT_REGISTERS_INST\|length_from_device\[5\]~ICOMBOUT\"" {  } { { "../src/endpoint_registers.vqm" "length_from_device\[5\]~5" { Text "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/src/endpoint_registers.vqm" 358 31 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446502741949 ""} { "Info" "ISCL_SCL_CELL_NAME" "active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|endpoint_registers:ENDPOINT_REGISTERS_INST\|length_from_device\[4\]~ICOMBOUT " "Logic cell \"active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|endpoint_registers:ENDPOINT_REGISTERS_INST\|length_from_device\[4\]~ICOMBOUT\"" {  } { { "../src/endpoint_registers.vqm" "length_from_device\[4\]~4" { Text "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/src/endpoint_registers.vqm" 358 31 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446502741949 ""} { "Info" "ISCL_SCL_CELL_NAME" "active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|endpoint_registers:ENDPOINT_REGISTERS_INST\|length_from_device\[3\]~ICOMBOUT " "Logic cell \"active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|endpoint_registers:ENDPOINT_REGISTERS_INST\|length_from_device\[3\]~ICOMBOUT\"" {  } { { "../src/endpoint_registers.vqm" "length_from_device\[3\]~3" { Text "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/src/endpoint_registers.vqm" 358 31 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446502741949 ""} { "Info" "ISCL_SCL_CELL_NAME" "active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|endpoint_registers:ENDPOINT_REGISTERS_INST\|length_from_device\[2\]~ICOMBOUT " "Logic cell \"active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|endpoint_registers:ENDPOINT_REGISTERS_INST\|length_from_device\[2\]~ICOMBOUT\"" {  } { { "../src/endpoint_registers.vqm" "length_from_device\[2\]~2" { Text "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/src/endpoint_registers.vqm" 358 31 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446502741949 ""} { "Info" "ISCL_SCL_CELL_NAME" "active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|endpoint_registers:ENDPOINT_REGISTERS_INST\|length_from_device\[1\]~ICOMBOUT " "Logic cell \"active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|endpoint_registers:ENDPOINT_REGISTERS_INST\|length_from_device\[1\]~ICOMBOUT\"" {  } { { "../src/endpoint_registers.vqm" "length_from_device\[1\]~1" { Text "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/src/endpoint_registers.vqm" 358 31 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446502741949 ""} { "Info" "ISCL_SCL_CELL_NAME" "active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|endpoint_registers:ENDPOINT_REGISTERS_INST\|length_from_device\[0\]~ICOMBOUT " "Logic cell \"active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|endpoint_registers:ENDPOINT_REGISTERS_INST\|length_from_device\[0\]~ICOMBOUT\"" {  } { { "../src/endpoint_registers.vqm" "length_from_device\[0\]~0" { Text "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/src/endpoint_registers.vqm" 358 31 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446502741949 ""} { "Info" "ISCL_SCL_CELL_NAME" "active_transfer:ACTIVE_TRANSFER_INST_2\|transfer_to_device\[2\]~reg0_ICOMBOUT " "Logic cell \"active_transfer:ACTIVE_TRANSFER_INST_2\|transfer_to_device\[2\]~reg0_ICOMBOUT\"" {  } { { "../src/active_transfer.vqm" "transfer_to_device\[2\]~1" { Text "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/src/active_transfer.vqm" 42 34 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446502741949 ""} { "Info" "ISCL_SCL_CELL_NAME" "active_transfer:ACTIVE_TRANSFER_INST_2\|state_in\[3\]~ICOMBOUT " "Logic cell \"active_transfer:ACTIVE_TRANSFER_INST_2\|state_in\[3\]~ICOMBOUT\"" {  } { { "../src/active_transfer.vqm" "state_in\[3\]~3" { Text "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/src/active_transfer.vqm" 80 21 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446502741949 ""} { "Info" "ISCL_SCL_CELL_NAME" "active_control_register:ACTIVE_CONTROL_REG_INST\|CONTROL_REGISTER\[6\]~reg0_ICOMBOUT " "Logic cell \"active_control_register:ACTIVE_CONTROL_REG_INST\|CONTROL_REGISTER\[6\]~reg0_ICOMBOUT\"" {  } { { "../src/active_control_register.vqm" "CONTROL_REGISTER\[6\]~2" { Text "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/src/active_control_register.vqm" 32 32 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446502741949 ""} { "Info" "ISCL_SCL_CELL_NAME" "active_control_register:ACTIVE_CONTROL_REG_INST\|CONTROL_REGISTER\[4\]~reg0_ICOMBOUT " "Logic cell \"active_control_register:ACTIVE_CONTROL_REG_INST\|CONTROL_REGISTER\[4\]~reg0_ICOMBOUT\"" {  } { { "../src/active_control_register.vqm" "CONTROL_REGISTER\[4\]~5" { Text "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/src/active_control_register.vqm" 32 32 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446502741949 ""} { "Info" "ISCL_SCL_CELL_NAME" "active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|endpoint_registers:ENDPOINT_REGISTERS_INST\|control_multiplexor\[2\]~ICOMBOUT " "Logic cell \"active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|endpoint_registers:ENDPOINT_REGISTERS_INST\|control_multiplexor\[2\]~ICOMBOUT\"" {  } { { "../src/endpoint_registers.vqm" "control_multiplexor\[2\]~3" { Text "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/src/endpoint_registers.vqm" 348 32 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446502741949 ""} { "Info" "ISCL_SCL_CELL_NAME" "active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|endpoint_registers:ENDPOINT_REGISTERS_INST\|control_multiplexor\[0\]~ICOMBOUT " "Logic cell \"active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|endpoint_registers:ENDPOINT_REGISTERS_INST\|control_multiplexor\[0\]~ICOMBOUT\"" {  } { { "../src/endpoint_registers.vqm" "control_multiplexor\[0\]~4" { Text "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/src/endpoint_registers.vqm" 348 32 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446502741949 ""} { "Info" "ISCL_SCL_CELL_NAME" "active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|endpoint_registers:ENDPOINT_REGISTERS_INST\|control_multiplexor\[1\]~ICOMBOUT " "Logic cell \"active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|endpoint_registers:ENDPOINT_REGISTERS_INST\|control_multiplexor\[1\]~ICOMBOUT\"" {  } { { "../src/endpoint_registers.vqm" "control_multiplexor\[1\]~5" { Text "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/src/endpoint_registers.vqm" 348 32 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446502741949 ""} { "Info" "ISCL_SCL_CELL_NAME" "active_transfer:ACTIVE_TRANSFER_INST_1\|transfer_to_device\[2\]~reg0_ICOMBOUT " "Logic cell \"active_transfer:ACTIVE_TRANSFER_INST_1\|transfer_to_device\[2\]~reg0_ICOMBOUT\"" {  } { { "../src/active_transfer.vqm" "transfer_to_device\[2\]~2" { Text "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/src/active_transfer.vqm" 42 34 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446502741949 ""} { "Info" "ISCL_SCL_CELL_NAME" "active_transfer:ACTIVE_TRANSFER_INST_1\|uc_out~8 " "Logic cell \"active_transfer:ACTIVE_TRANSFER_INST_1\|uc_out~8\"" {  } { { "../src/active_transfer.vqm" "uc_out~8_I" { Text "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/src/active_transfer.vqm" 422 24 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446502741949 ""} { "Info" "ISCL_SCL_CELL_NAME" "active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|endpoint_registers:ENDPOINT_REGISTERS_INST\|address_from_device\[0\]~ICOMBOUT " "Logic cell \"active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|endpoint_registers:ENDPOINT_REGISTERS_INST\|address_from_device\[0\]~ICOMBOUT\"" {  } { { "../src/endpoint_registers.vqm" "address_from_device\[0\]~0" { Text "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/src/endpoint_registers.vqm" 357 32 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446502741949 ""} { "Info" "ISCL_SCL_CELL_NAME" "active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|endpoint_registers:ENDPOINT_REGISTERS_INST\|payload_from_device\[0\]~ICOMBOUT " "Logic cell \"active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|endpoint_registers:ENDPOINT_REGISTERS_INST\|payload_from_device\[0\]~ICOMBOUT\"" {  } { { "../src/endpoint_registers.vqm" "payload_from_device\[0\]~0" { Text "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/src/endpoint_registers.vqm" 359 32 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446502741949 ""} { "Info" "ISCL_SCL_CELL_NAME" "active_transfer:ACTIVE_TRANSFER_INST_2\|uc_out~9 " "Logic cell \"active_transfer:ACTIVE_TRANSFER_INST_2\|uc_out~9\"" {  } { { "../src/active_transfer.vqm" "uc_out~9_I" { Text "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/src/active_transfer.vqm" 433 24 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446502741949 ""} { "Info" "ISCL_SCL_CELL_NAME" "active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|endpoint_registers:ENDPOINT_REGISTERS_INST\|address_from_device\[1\]~ICOMBOUT " "Logic cell \"active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|endpoint_registers:ENDPOINT_REGISTERS_INST\|address_from_device\[1\]~ICOMBOUT\"" {  } { { "../src/endpoint_registers.vqm" "address_from_device\[1\]~1" { Text "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/src/endpoint_registers.vqm" 357 32 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446502741949 ""} { "Info" "ISCL_SCL_CELL_NAME" "active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|endpoint_registers:ENDPOINT_REGISTERS_INST\|payload_from_device\[1\]~ICOMBOUT " "Logic cell \"active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|endpoint_registers:ENDPOINT_REGISTERS_INST\|payload_from_device\[1\]~ICOMBOUT\"" {  } { { "../src/endpoint_registers.vqm" "payload_from_device\[1\]~1" { Text "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/src/endpoint_registers.vqm" 359 32 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446502741949 ""} { "Info" "ISCL_SCL_CELL_NAME" "active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|endpoint_registers:ENDPOINT_REGISTERS_INST\|address_from_device\[2\]~ICOMBOUT " "Logic cell \"active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|endpoint_registers:ENDPOINT_REGISTERS_INST\|address_from_device\[2\]~ICOMBOUT\"" {  } { { "../src/endpoint_registers.vqm" "address_from_device\[2\]~2" { Text "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/src/endpoint_registers.vqm" 357 32 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446502741949 ""} { "Info" "ISCL_SCL_CELL_NAME" "active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|endpoint_registers:ENDPOINT_REGISTERS_INST\|payload_from_device\[2\]~ICOMBOUT " "Logic cell \"active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|endpoint_registers:ENDPOINT_REGISTERS_INST\|payload_from_device\[2\]~ICOMBOUT\"" {  } { { "../src/endpoint_registers.vqm" "payload_from_device\[2\]~2" { Text "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/src/endpoint_registers.vqm" 359 32 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446502741949 ""} { "Info" "ISCL_SCL_CELL_NAME" "active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|endpoint_registers:ENDPOINT_REGISTERS_INST\|payload_from_device\[3\]~ICOMBOUT " "Logic cell \"active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|endpoint_registers:ENDPOINT_REGISTERS_INST\|payload_from_device\[3\]~ICOMBOUT\"" {  } { { "../src/endpoint_registers.vqm" "payload_from_device\[3\]~3" { Text "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/src/endpoint_registers.vqm" 359 32 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446502741949 ""} { "Info" "ISCL_SCL_CELL_NAME" "active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|endpoint_registers:ENDPOINT_REGISTERS_INST\|payload_from_device\[4\]~ICOMBOUT " "Logic cell \"active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|endpoint_registers:ENDPOINT_REGISTERS_INST\|payload_from_device\[4\]~ICOMBOUT\"" {  } { { "../src/endpoint_registers.vqm" "payload_from_device\[4\]~4" { Text "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/src/endpoint_registers.vqm" 359 32 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446502741949 ""} { "Info" "ISCL_SCL_CELL_NAME" "active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|endpoint_registers:ENDPOINT_REGISTERS_INST\|payload_from_device\[5\]~ICOMBOUT " "Logic cell \"active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|endpoint_registers:ENDPOINT_REGISTERS_INST\|payload_from_device\[5\]~ICOMBOUT\"" {  } { { "../src/endpoint_registers.vqm" "payload_from_device\[5\]~5" { Text "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/src/endpoint_registers.vqm" 359 32 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446502741949 ""} { "Info" "ISCL_SCL_CELL_NAME" "active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|endpoint_registers:ENDPOINT_REGISTERS_INST\|payload_from_device\[6\]~ICOMBOUT " "Logic cell \"active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|endpoint_registers:ENDPOINT_REGISTERS_INST\|payload_from_device\[6\]~ICOMBOUT\"" {  } { { "../src/endpoint_registers.vqm" "payload_from_device\[6\]~6" { Text "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/src/endpoint_registers.vqm" 359 32 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446502741949 ""} { "Info" "ISCL_SCL_CELL_NAME" "active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|endpoint_registers:ENDPOINT_REGISTERS_INST\|payload_from_device\[7\]~ICOMBOUT " "Logic cell \"active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|endpoint_registers:ENDPOINT_REGISTERS_INST\|payload_from_device\[7\]~ICOMBOUT\"" {  } { { "../src/endpoint_registers.vqm" "payload_from_device\[7\]~7" { Text "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/src/endpoint_registers.vqm" 359 32 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446502741949 ""} { "Info" "ISCL_SCL_CELL_NAME" "active_control_register:ACTIVE_CONTROL_REG_INST\|CONTROL_REGISTER\[0\]~reg0_ICOMBOUT " "Logic cell \"active_control_register:ACTIVE_CONTROL_REG_INST\|CONTROL_REGISTER\[0\]~reg0_ICOMBOUT\"" {  } { { "../src/active_control_register.vqm" "CONTROL_REGISTER\[0\]~6" { Text "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/src/active_control_register.vqm" 32 32 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446502741949 ""} { "Info" "ISCL_SCL_CELL_NAME" "active_transfer:ACTIVE_TRANSFER_INST_1\|state_in\[3\]~ICOMBOUT " "Logic cell \"active_transfer:ACTIVE_TRANSFER_INST_1\|state_in\[3\]~ICOMBOUT\"" {  } { { "../src/active_transfer.vqm" "state_in\[3\]~3" { Text "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/src/active_transfer.vqm" 80 21 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446502741949 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1446502741949 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/EPT_4CE6_AF_D1_Top/output_files/EPT_4CE6_AF_D1_Top.map.smsg " "Generated suppressed messages file C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/EPT_4CE6_AF_D1_Top/output_files/EPT_4CE6_AF_D1_Top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1446502742079 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1446502742319 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446502742319 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "15 " "Design contains 15 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "XIO_2_IN\[0\] " "No output dependent on input pin \"XIO_2_IN\[0\]\"" {  } { { "../src/EPT_4CE6_AF_D1_Top.v" "" { Text "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/src/EPT_4CE6_AF_D1_Top.v" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446502742579 "|EPT_4CE6_AF_D1_Top|XIO_2_IN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "XIO_2_IN\[1\] " "No output dependent on input pin \"XIO_2_IN\[1\]\"" {  } { { "../src/EPT_4CE6_AF_D1_Top.v" "" { Text "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/src/EPT_4CE6_AF_D1_Top.v" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446502742579 "|EPT_4CE6_AF_D1_Top|XIO_2_IN[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "XIO_2_IN\[2\] " "No output dependent on input pin \"XIO_2_IN\[2\]\"" {  } { { "../src/EPT_4CE6_AF_D1_Top.v" "" { Text "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/src/EPT_4CE6_AF_D1_Top.v" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446502742579 "|EPT_4CE6_AF_D1_Top|XIO_2_IN[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "XIO_2_IN\[3\] " "No output dependent on input pin \"XIO_2_IN\[3\]\"" {  } { { "../src/EPT_4CE6_AF_D1_Top.v" "" { Text "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/src/EPT_4CE6_AF_D1_Top.v" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446502742579 "|EPT_4CE6_AF_D1_Top|XIO_2_IN[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "XIO_2_IN\[4\] " "No output dependent on input pin \"XIO_2_IN\[4\]\"" {  } { { "../src/EPT_4CE6_AF_D1_Top.v" "" { Text "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/src/EPT_4CE6_AF_D1_Top.v" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446502742579 "|EPT_4CE6_AF_D1_Top|XIO_2_IN[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "XIO_7\[0\] " "No output dependent on input pin \"XIO_7\[0\]\"" {  } { { "../src/EPT_4CE6_AF_D1_Top.v" "" { Text "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/src/EPT_4CE6_AF_D1_Top.v" 48 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446502742579 "|EPT_4CE6_AF_D1_Top|XIO_7[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "XIO_7\[1\] " "No output dependent on input pin \"XIO_7\[1\]\"" {  } { { "../src/EPT_4CE6_AF_D1_Top.v" "" { Text "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/src/EPT_4CE6_AF_D1_Top.v" 48 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446502742579 "|EPT_4CE6_AF_D1_Top|XIO_7[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "XIO_7\[2\] " "No output dependent on input pin \"XIO_7\[2\]\"" {  } { { "../src/EPT_4CE6_AF_D1_Top.v" "" { Text "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/src/EPT_4CE6_AF_D1_Top.v" 48 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446502742579 "|EPT_4CE6_AF_D1_Top|XIO_7[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "XIO_7\[3\] " "No output dependent on input pin \"XIO_7\[3\]\"" {  } { { "../src/EPT_4CE6_AF_D1_Top.v" "" { Text "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/src/EPT_4CE6_AF_D1_Top.v" 48 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446502742579 "|EPT_4CE6_AF_D1_Top|XIO_7[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "XIO_7\[4\] " "No output dependent on input pin \"XIO_7\[4\]\"" {  } { { "../src/EPT_4CE6_AF_D1_Top.v" "" { Text "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/src/EPT_4CE6_AF_D1_Top.v" 48 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446502742579 "|EPT_4CE6_AF_D1_Top|XIO_7[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "XIO_7\[5\] " "No output dependent on input pin \"XIO_7\[5\]\"" {  } { { "../src/EPT_4CE6_AF_D1_Top.v" "" { Text "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/src/EPT_4CE6_AF_D1_Top.v" 48 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446502742579 "|EPT_4CE6_AF_D1_Top|XIO_7[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SD_DATA\[0\] " "No output dependent on input pin \"SD_DATA\[0\]\"" {  } { { "../src/EPT_4CE6_AF_D1_Top.v" "" { Text "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/src/EPT_4CE6_AF_D1_Top.v" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446502742579 "|EPT_4CE6_AF_D1_Top|SD_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SD_DATA\[1\] " "No output dependent on input pin \"SD_DATA\[1\]\"" {  } { { "../src/EPT_4CE6_AF_D1_Top.v" "" { Text "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/src/EPT_4CE6_AF_D1_Top.v" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446502742579 "|EPT_4CE6_AF_D1_Top|SD_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SD_DATA\[2\] " "No output dependent on input pin \"SD_DATA\[2\]\"" {  } { { "../src/EPT_4CE6_AF_D1_Top.v" "" { Text "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/src/EPT_4CE6_AF_D1_Top.v" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446502742579 "|EPT_4CE6_AF_D1_Top|SD_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SD_DATA\[3\] " "No output dependent on input pin \"SD_DATA\[3\]\"" {  } { { "../src/EPT_4CE6_AF_D1_Top.v" "" { Text "C:/Jolly/Products/Earth People Technology/DUEPROLOGIC_USB_FPGA_PROJECT_1.2_DVD/Projects_HDL/EPT_4CE6_AF_Transfer_Demo/src/EPT_4CE6_AF_D1_Top.v" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446502742579 "|EPT_4CE6_AF_D1_Top|SD_DATA[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1446502742579 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "873 " "Implemented 873 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1446502742579 ""} { "Info" "ICUT_CUT_TM_OPINS" "57 " "Implemented 57 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1446502742579 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1446502742579 ""} { "Info" "ICUT_CUT_TM_LCELLS" "779 " "Implemented 779 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1446502742579 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1446502742579 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1446502742579 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 42 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 42 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "684 " "Peak virtual memory: 684 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1446502742639 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 02 14:19:02 2015 " "Processing ended: Mon Nov 02 14:19:02 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1446502742639 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1446502742639 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1446502742639 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1446502742639 ""}
