[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/IfElseIf3/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 117
LIB: work
FILE: ${SURELOG_DIR}/tests/IfElseIf/test3/dut.sv
n<> u<116> t<Top_level_rule> c<1> l<1:1> el<21:1>
  n<> u<1> t<Null_rule> p<116> s<115> l<1:1>
  n<> u<115> t<Source_text> p<116> c<8> l<1:1> el<19:10>
    n<> u<8> t<Description> p<115> c<7> s<114> l<1:1> el<2:10>
      n<> u<7> t<Module_declaration> p<8> c<5> l<1:1> el<2:10>
        n<> u<5> t<Module_nonansi_header> p<7> c<2> s<6> l<1:1> el<1:15>
          n<module> u<2> t<Module_keyword> p<5> s<3> l<1:1> el<1:7>
          n<GOOD> u<3> t<STRING_CONST> p<5> s<4> l<1:8> el<1:12>
          n<> u<4> t<List_of_ports> p<5> l<1:12> el<1:14>
        n<> u<6> t<ENDMODULE> p<7> l<2:1> el<2:10>
    n<> u<114> t<Description> p<115> c<113> l<4:1> el<19:10>
      n<> u<113> t<Module_declaration> p<114> c<12> l<4:1> el<19:10>
        n<> u<12> t<Module_nonansi_header> p<113> c<9> s<29> l<4:1> el<4:14>
          n<module> u<9> t<Module_keyword> p<12> s<10> l<4:1> el<4:7>
          n<axi> u<10> t<STRING_CONST> p<12> s<11> l<4:8> el<4:11>
          n<> u<11> t<List_of_ports> p<12> l<4:11> el<4:13>
        n<> u<29> t<Module_item> p<113> c<28> s<46> l<6:5> el<6:21>
          n<> u<28> t<Non_port_module_item> p<29> c<27> l<6:5> el<6:21>
            n<> u<27> t<Module_or_generate_item> p<28> c<26> l<6:5> el<6:21>
              n<> u<26> t<Module_common_item> p<27> c<25> l<6:5> el<6:21>
                n<> u<25> t<Module_or_generate_item_declaration> p<26> c<24> l<6:5> el<6:21>
                  n<> u<24> t<Package_or_generate_item_declaration> p<25> c<23> l<6:5> el<6:21>
                    n<> u<23> t<Parameter_declaration> p<24> c<13> l<6:5> el<6:20>
                      n<> u<13> t<Data_type_or_implicit> p<23> s<22> l<6:15> el<6:15>
                      n<> u<22> t<List_of_param_assignments> p<23> c<21> l<6:15> el<6:20>
                        n<> u<21> t<Param_assignment> p<22> c<14> l<6:15> el<6:20>
                          n<j> u<14> t<STRING_CONST> p<21> s<20> l<6:15> el<6:16>
                          n<> u<20> t<Constant_param_expression> p<21> c<19> l<6:19> el<6:20>
                            n<> u<19> t<Constant_mintypmax_expression> p<20> c<18> l<6:19> el<6:20>
                              n<> u<18> t<Constant_expression> p<19> c<17> l<6:19> el<6:20>
                                n<> u<17> t<Constant_primary> p<18> c<16> l<6:19> el<6:20>
                                  n<> u<16> t<Primary_literal> p<17> c<15> l<6:19> el<6:20>
                                    n<0> u<15> t<INT_CONST> p<16> l<6:19> el<6:20>
        n<> u<46> t<Module_item> p<113> c<45> s<111> l<7:5> el<7:35>
          n<> u<45> t<Non_port_module_item> p<46> c<44> l<7:5> el<7:35>
            n<> u<44> t<Module_or_generate_item> p<45> c<43> l<7:5> el<7:35>
              n<> u<43> t<Module_common_item> p<44> c<42> l<7:5> el<7:35>
                n<> u<42> t<Module_or_generate_item_declaration> p<43> c<41> l<7:5> el<7:35>
                  n<> u<41> t<Package_or_generate_item_declaration> p<42> c<40> l<7:5> el<7:35>
                    n<> u<40> t<Parameter_declaration> p<41> c<30> l<7:5> el<7:34>
                      n<> u<30> t<Data_type_or_implicit> p<40> s<39> l<7:15> el<7:15>
                      n<> u<39> t<List_of_param_assignments> p<40> c<38> l<7:15> el<7:34>
                        n<> u<38> t<Param_assignment> p<39> c<31> l<7:15> el<7:34>
                          n<LOG_MASTER> u<31> t<STRING_CONST> p<38> s<37> l<7:15> el<7:25>
                          n<> u<37> t<Constant_param_expression> p<38> c<36> l<7:33> el<7:34>
                            n<> u<36> t<Constant_mintypmax_expression> p<37> c<35> l<7:33> el<7:34>
                              n<> u<35> t<Constant_expression> p<36> c<34> l<7:33> el<7:34>
                                n<> u<34> t<Constant_primary> p<35> c<33> l<7:33> el<7:34>
                                  n<> u<33> t<Primary_literal> p<34> c<32> l<7:33> el<7:34>
                                    n<5> u<32> t<INT_CONST> p<33> l<7:33> el<7:34>
        n<> u<111> t<Module_item> p<113> c<110> s<112> l<9:5> el<17:16>
          n<> u<110> t<Non_port_module_item> p<111> c<109> l<9:5> el<17:16>
            n<> u<109> t<Generate_region> p<110> c<107> l<9:5> el<17:16>
              n<> u<107> t<Generate_item> p<109> c<106> s<108> l<11:7> el<16:10>
                n<> u<106> t<Module_or_generate_item> p<107> c<105> l<11:7> el<16:10>
                  n<> u<105> t<Module_common_item> p<106> c<104> l<11:7> el<16:10>
                    n<> u<104> t<Conditional_generate_construct> p<105> c<103> l<11:7> el<16:10>
                      n<> u<103> t<If_generate_construct> p<104> c<101> l<11:7> el<16:10>
                        n<> u<101> t<IF> p<103> s<56> l<11:7> el<11:9>
                        n<> u<56> t<Constant_expression> p<103> c<50> s<69> l<11:11> el<11:17>
                          n<> u<50> t<Constant_expression> p<56> c<49> s<55> l<11:11> el<11:12>
                            n<> u<49> t<Constant_primary> p<50> c<48> l<11:11> el<11:12>
                              n<> u<48> t<Primary_literal> p<49> c<47> l<11:11> el<11:12>
                                n<j> u<47> t<STRING_CONST> p<48> l<11:11> el<11:12>
                          n<> u<55> t<BinOp_Equiv> p<56> s<54> l<11:13> el<11:15>
                          n<> u<54> t<Constant_expression> p<56> c<53> l<11:16> el<11:17>
                            n<> u<53> t<Constant_primary> p<54> c<52> l<11:16> el<11:17>
                              n<> u<52> t<Primary_literal> p<53> c<51> l<11:16> el<11:17>
                                n<0> u<51> t<INT_CONST> p<52> l<11:16> el<11:17>
                        n<> u<69> t<Generate_item> p<103> c<68> s<102> l<11:21> el<13:10>
                          n<> u<68> t<Generate_begin_end_block> p<69> c<57> l<11:21> el<13:10>
                            n<LAST_NODE> u<57> t<STRING_CONST> p<68> s<66> l<11:29> el<11:38>
                            n<> u<66> t<Generate_item> p<68> c<65> s<67> l<12:10> el<12:22>
                              n<> u<65> t<Module_or_generate_item> p<66> c<64> l<12:10> el<12:22>
                                n<> u<64> t<Module_instantiation> p<65> c<58> l<12:10> el<12:22>
                                  n<GOOD> u<58> t<STRING_CONST> p<64> s<63> l<12:10> el<12:14>
                                  n<> u<63> t<Hierarchical_instance> p<64> c<60> l<12:15> el<12:21>
                                    n<> u<60> t<Name_of_instance> p<63> c<59> s<62> l<12:15> el<12:19>
                                      n<good> u<59> t<STRING_CONST> p<60> l<12:15> el<12:19>
                                    n<> u<62> t<List_of_port_connections> p<63> c<61> l<12:20> el<12:20>
                                      n<> u<61> t<Ordered_port_connection> p<62> l<12:20> el<12:20>
                            n<> u<67> t<END> p<68> l<13:7> el<13:10>
                        n<> u<102> t<ELSE> p<103> s<100> l<13:11> el<13:15>
                        n<> u<100> t<Generate_item> p<103> c<99> l<13:16> el<16:10>
                          n<> u<99> t<Module_or_generate_item> p<100> c<98> l<13:16> el<16:10>
                            n<> u<98> t<Module_common_item> p<99> c<97> l<13:16> el<16:10>
                              n<> u<97> t<Conditional_generate_construct> p<98> c<96> l<13:16> el<16:10>
                                n<> u<96> t<If_generate_construct> p<97> c<94> l<13:16> el<16:10>
                                  n<> u<94> t<IF> p<96> s<85> l<13:16> el<13:18>
                                  n<> u<85> t<Constant_expression> p<96> c<73> s<89> l<13:21> el<13:39>
                                    n<> u<73> t<Constant_expression> p<85> c<72> s<84> l<13:21> el<13:22>
                                      n<> u<72> t<Constant_primary> p<73> c<71> l<13:21> el<13:22>
                                        n<> u<71> t<Primary_literal> p<72> c<70> l<13:21> el<13:22>
                                          n<j> u<70> t<STRING_CONST> p<71> l<13:21> el<13:22>
                                    n<> u<84> t<BinOp_Less> p<85> s<83> l<13:23> el<13:24>
                                    n<> u<83> t<Constant_expression> p<85> c<77> l<13:25> el<13:39>
                                      n<> u<77> t<Constant_expression> p<83> c<76> s<82> l<13:25> el<13:35>
                                        n<> u<76> t<Constant_primary> p<77> c<75> l<13:25> el<13:35>
                                          n<> u<75> t<Primary_literal> p<76> c<74> l<13:25> el<13:35>
                                            n<LOG_MASTER> u<74> t<STRING_CONST> p<75> l<13:25> el<13:35>
                                      n<> u<82> t<BinOp_Minus> p<83> s<81> l<13:36> el<13:37>
                                      n<> u<81> t<Constant_expression> p<83> c<80> l<13:38> el<13:39>
                                        n<> u<80> t<Constant_primary> p<81> c<79> l<13:38> el<13:39>
                                          n<> u<79> t<Primary_literal> p<80> c<78> l<13:38> el<13:39>
                                            n<1> u<78> t<INT_CONST> p<79> l<13:38> el<13:39>
                                  n<> u<89> t<Generate_item> p<96> c<88> s<95> l<13:42> el<14:10>
                                    n<> u<88> t<Generate_begin_end_block> p<89> c<86> l<13:42> el<14:10>
                                      n<MIDDLE_NODES> u<86> t<STRING_CONST> p<88> s<87> l<13:50> el<13:62>
                                      n<> u<87> t<END> p<88> l<14:7> el<14:10>
                                  n<> u<95> t<ELSE> p<96> s<93> l<15:7> el<15:11>
                                  n<> u<93> t<Generate_item> p<96> c<92> l<15:12> el<16:10>
                                    n<> u<92> t<Generate_begin_end_block> p<93> c<90> l<15:12> el<16:10>
                                      n<LEAF_NODES> u<90> t<STRING_CONST> p<92> s<91> l<15:20> el<15:30>
                                      n<> u<91> t<END> p<92> l<16:7> el<16:10>
              n<> u<108> t<ENDGENERATE> p<109> l<17:5> el<17:16>
        n<> u<112> t<ENDMODULE> p<113> l<19:1> el<19:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/IfElseIf/test3/dut.sv:1:1: No timescale set for "GOOD".
[WRN:PA0205] ${SURELOG_DIR}/tests/IfElseIf/test3/dut.sv:4:1: No timescale set for "axi".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/IfElseIf/test3/dut.sv:1:1: Compile module "work@GOOD".
[INF:CP0303] ${SURELOG_DIR}/tests/IfElseIf/test3/dut.sv:4:1: Compile module "work@axi".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Begin                                                  5
Constant                                               4
Design                                                 1
GenIfElse                                              2
GenRegion                                              1
Module                                                 2
ModuleTypespec                                         1
Operation                                              3
ParamAssign                                            2
Parameter                                              2
RefModule                                              1
RefObj                                                 3
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/IfElseIf3/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiAllModules:
\_Module: work@GOOD (work@GOOD), file:${SURELOG_DIR}/tests/IfElseIf/test3/dut.sv, line:1:1, endln:2:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@GOOD
  |vpiDefName:work@GOOD
|vpiAllModules:
\_Module: work@axi (work@axi), file:${SURELOG_DIR}/tests/IfElseIf/test3/dut.sv, line:4:1, endln:19:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@axi
  |vpiParameter:
  \_Parameter: (work@axi.j), line:6:15, endln:6:20
    |vpiParent:
    \_Module: work@axi (work@axi), file:${SURELOG_DIR}/tests/IfElseIf/test3/dut.sv, line:4:1, endln:19:10
    |UINT:0
    |vpiName:j
    |vpiFullName:work@axi.j
  |vpiParameter:
  \_Parameter: (work@axi.LOG_MASTER), line:7:15, endln:7:34
    |vpiParent:
    \_Module: work@axi (work@axi), file:${SURELOG_DIR}/tests/IfElseIf/test3/dut.sv, line:4:1, endln:19:10
    |UINT:5
    |vpiName:LOG_MASTER
    |vpiFullName:work@axi.LOG_MASTER
  |vpiParamAssign:
  \_ParamAssign: , line:6:15, endln:6:20
    |vpiParent:
    \_Module: work@axi (work@axi), file:${SURELOG_DIR}/tests/IfElseIf/test3/dut.sv, line:4:1, endln:19:10
    |vpiRhs:
    \_Constant: , line:6:19, endln:6:20
      |vpiParent:
      \_ParamAssign: , line:6:15, endln:6:20
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
    |vpiLhs:
    \_Parameter: (work@axi.j), line:6:15, endln:6:20
  |vpiParamAssign:
  \_ParamAssign: , line:7:15, endln:7:34
    |vpiParent:
    \_Module: work@axi (work@axi), file:${SURELOG_DIR}/tests/IfElseIf/test3/dut.sv, line:4:1, endln:19:10
    |vpiRhs:
    \_Constant: , line:7:33, endln:7:34
      |vpiParent:
      \_ParamAssign: , line:7:15, endln:7:34
      |vpiDecompile:5
      |vpiSize:64
      |UINT:5
      |vpiConstType:9
    |vpiLhs:
    \_Parameter: (work@axi.LOG_MASTER), line:7:15, endln:7:34
  |vpiInternalScope:
  \_GenRegion: (work@axi), line:9:5, endln:17:16
    |vpiParent:
    \_Module: work@axi (work@axi), file:${SURELOG_DIR}/tests/IfElseIf/test3/dut.sv, line:4:1, endln:19:10
    |vpiFullName:work@axi
    |vpiInternalScope:
    \_Begin: (work@axi), line:11:7, endln:16:10
      |vpiParent:
      \_GenRegion: (work@axi), line:9:5, endln:17:16
      |vpiFullName:work@axi
      |vpiInternalScope:
      \_Begin: (work@axi.LAST_NODE), line:11:21, endln:13:10
        |vpiParent:
        \_Begin: (work@axi), line:11:7, endln:16:10
        |vpiName:LAST_NODE
        |vpiFullName:work@axi.LAST_NODE
        |vpiTypedef:
        \_ModuleTypespec: (GOOD), line:12:10, endln:12:14
          |vpiParent:
          \_Begin: (work@axi.LAST_NODE), line:11:21, endln:13:10
          |vpiName:GOOD
        |vpiImportTypespec:
        \_ModuleTypespec: (GOOD), line:12:10, endln:12:14
        |vpiStmt:
        \_RefModule: work@GOOD (good), line:12:10, endln:12:14
          |vpiParent:
          \_Begin: (work@axi.LAST_NODE), line:11:21, endln:13:10
          |vpiName:good
          |vpiDefName:work@GOOD
          |vpiActual:
          \_Module: work@GOOD (work@GOOD), file:${SURELOG_DIR}/tests/IfElseIf/test3/dut.sv, line:1:1, endln:2:10
      |vpiInternalScope:
      \_Begin: (work@axi), line:13:16, endln:16:10
        |vpiParent:
        \_Begin: (work@axi), line:11:7, endln:16:10
        |vpiFullName:work@axi
        |vpiInternalScope:
        \_Begin: (work@axi.MIDDLE_NODES), line:13:42, endln:14:10
          |vpiParent:
          \_Begin: (work@axi), line:13:16, endln:16:10
          |vpiName:MIDDLE_NODES
          |vpiFullName:work@axi.MIDDLE_NODES
        |vpiInternalScope:
        \_Begin: (work@axi.LEAF_NODES), line:15:12, endln:16:10
          |vpiParent:
          \_Begin: (work@axi), line:13:16, endln:16:10
          |vpiName:LEAF_NODES
          |vpiFullName:work@axi.LEAF_NODES
        |vpiStmt:
        \_GenIfElse: , line:13:16, endln:16:10
          |vpiParent:
          \_Begin: (work@axi), line:13:16, endln:16:10
          |vpiCondition:
          \_Operation: , line:13:21, endln:13:39
            |vpiParent:
            \_GenIfElse: , line:13:16, endln:16:10
            |vpiOpType:20
            |vpiOperand:
            \_RefObj: (work@axi.j), line:13:21, endln:13:22
              |vpiParent:
              \_Operation: , line:13:21, endln:13:39
              |vpiName:j
              |vpiFullName:work@axi.j
              |vpiActual:
              \_Parameter: (work@axi.j), line:6:15, endln:6:20
            |vpiOperand:
            \_Operation: , line:13:25, endln:13:39
              |vpiParent:
              \_Operation: , line:13:21, endln:13:39
              |vpiOpType:11
              |vpiOperand:
              \_RefObj: (work@axi.LOG_MASTER), line:13:25, endln:13:35
                |vpiParent:
                \_Operation: , line:13:25, endln:13:39
                |vpiName:LOG_MASTER
                |vpiFullName:work@axi.LOG_MASTER
                |vpiActual:
                \_Parameter: (work@axi.LOG_MASTER), line:7:15, endln:7:34
              |vpiOperand:
              \_Constant: , line:13:38, endln:13:39
                |vpiParent:
                \_Operation: , line:13:25, endln:13:39
                |vpiDecompile:1
                |vpiSize:64
                |UINT:1
                |vpiConstType:9
          |vpiStmt:
          \_Begin: (work@axi.MIDDLE_NODES), line:13:42, endln:14:10
          |vpiElseStmt:
          \_Begin: (work@axi.LEAF_NODES), line:15:12, endln:16:10
      |vpiStmt:
      \_GenIfElse: , line:11:7, endln:16:10
        |vpiParent:
        \_Begin: (work@axi), line:11:7, endln:16:10
        |vpiCondition:
        \_Operation: , line:11:11, endln:11:17
          |vpiParent:
          \_GenIfElse: , line:11:7, endln:16:10
          |vpiOpType:14
          |vpiOperand:
          \_RefObj: (work@axi.j), line:11:11, endln:11:12
            |vpiParent:
            \_Operation: , line:11:11, endln:11:17
            |vpiName:j
            |vpiFullName:work@axi.j
            |vpiActual:
            \_Parameter: (work@axi.j), line:6:15, endln:6:20
          |vpiOperand:
          \_Constant: , line:11:16, endln:11:17
            |vpiParent:
            \_Operation: , line:11:11, endln:11:17
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
        |vpiStmt:
        \_Begin: (work@axi.LAST_NODE), line:11:21, endln:13:10
        |vpiElseStmt:
        \_Begin: (work@axi), line:13:16, endln:16:10
    |vpiStmt:
    \_Begin: (work@axi), line:11:7, endln:16:10
  |vpiDefName:work@axi
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 0
