[system]
WORK_DIR=d:\vhdl\max2work
FULL_VERSION=off
MAXPLUS_LIB=d:\vhdl\maxplus2\max2lib\prim;d:\vhdl\maxplus2\max2lib\mf;d:\vhdl\maxplus2\max2lib\mega_lpm;d:\vhdl\maxplus2\max2inc;d:\vhdl\maxplus2\max2lib\edif;
COMPANY_NAME=Universidad Autónoma de Chihuahua
DESIGNER_NAME=Fernando Martínez Reyes
WINDOW_POSITION=44 44 480 342 1
DESIGN_NAME=d:\vhdl\max2work\tutorial\reg130
LICENSE_AGREEMENT=1
LICENSE_VERSION=7.21
AUTHORIZATION_CODE=0dF0tWsjaRxS09hy0Ms6aLEJ
FAMILY=MAX7000S
SHOW_TOOLBAR=ON
SHOW_STATUS_BAR=ON
ASK_BEFORE_CLOSING=ON
ICONIZE_COMPILER=OFF
ICONIZE_SIMULATOR=OFF
ASK_BEFORE_DELETING_FILES=ON
PROJECT_HIERARCHY_TOPS=OFF
PROJECT_NAME2=d:\vhdl\max2work\tutorial\time_cnt
PROJECT_NAME3=d:\vhdl\ejemplos\cap5\demux
PROJECT_NAME4=d:\vhdl\ejemplos\cap5\shifter
PROJECT_NAME5=d:\vhdl\ejemplos\cap5\desplaza
PROJECT_NAME6=d:\vhdl\max2work\tutorial\tick_cnt
PROJECT_NAME7=d:\vhdl\max2work\tutorial\tick_gnd

[Colors]
Active Module=2
Application Workspace=17
Area Marquis=0
Comments=9
Drawing Sheet Border=11
Grid & Guide Lines=15
Groups=8
Illegal Characters=4
Inactive Module=5
Mega/Macrofunctions=10
Messages (Error)=4
Message (Info)=9
Messages (Warning)=2
Nodes & Connection Dots=0
Predefined Functions=12
Reserved Identifiers=10
Reserved Keywords=8
Resource Assignments=12
State Machine Nodes=11
Strings=9
Symbol Name & Border=11
Symbol Pinstub Names=2
Text=18
Waveform Separator=2
Window Background=16

[Text Editor]
TED_FONT_NAME=Fixedsys
TED_FONT_SIZE=10
TED_AUTO_INDENT=ON

[COMPILER]
VERILOG_DELAY_PROPERTIES=VO_FILE
VHDL_DELAY_PROPERTIES=VHO_FILE
VHDL_GENERATE_CONFIGURATION=OFF
EDIF_SNF2EDF=OFF
EDIF_VCC=VCC
EDIF_GND=GND
EDIF_VCC_OUTPUT=VCC
EDIF_GND_OUTPUT=GND
EDIF_USE_LMF1=OFF
EDIF_USE_LMF2=OFF
EDIF_USE_EDC=OFF
EDIF_DELAY_PROPERTIES=EDO_FILE
EDIF_CHAR_MAPPING=OFF
EDIF_USE_FILTER=OFF
FORCE_0NS_DELAYS=OFF
EDIF_FLATTEN_BUS=OFF
EDIF_BUS_DELIMITERS=[]
EDIF_VERSION=200
EDIF_SHOW_LMF_MAPPING_MESSAGES=OFF

[Graphic Editor]
SHOW_GUIDELINES=ON
