INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 16:34:29 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.741ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/ldq_alloc_4_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.850ns period=7.700ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.850ns period=7.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.700ns  (clk rise@7.700ns - clk rise@0.000ns)
  Data Path Delay:        6.603ns  (logic 2.191ns (33.181%)  route 4.412ns (66.819%))
  Logic Levels:           21  (CARRY4=10 LUT2=1 LUT3=3 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 8.183 - 7.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2245, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X42Y93         FDCE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_4_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y93         FDCE (Prop_fdce_C_Q)         0.254     0.762 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_4_q_reg/Q
                         net (fo=19, routed)          0.507     1.269    lsq1/handshake_lsq_lsq1_core/ldq_alloc_4_q
    SLICE_X43Y94         LUT5 (Prop_lut5_I0_O)        0.043     1.312 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_i_8/O
                         net (fo=1, routed)           0.000     1.312    lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_i_8_n_0
    SLICE_X43Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     1.563 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.563    lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3_n_0
    SLICE_X43Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.612 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_11_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.612    lsq1/handshake_lsq_lsq1_core/ldq_alloc_11_q_reg_i_3_n_0
    SLICE_X43Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.661 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_13_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.661    lsq1/handshake_lsq_lsq1_core/ldq_alloc_13_q_reg_i_3_n_0
    SLICE_X43Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.710 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_5_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.710    lsq1/handshake_lsq_lsq1_core/ldq_alloc_5_q_reg_i_3_n_0
    SLICE_X43Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.759 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.759    lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_4_n_0
    SLICE_X43Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     1.863 f  lsq1/handshake_lsq_lsq1_core/ldq_alloc_11_q_reg_i_4/O[0]
                         net (fo=4, routed)           0.309     2.171    lsq1/handshake_lsq_lsq1_core/ldq_alloc_11_q_reg_i_4_n_7
    SLICE_X43Y100        LUT3 (Prop_lut3_I1_O)        0.120     2.291 r  lsq1/handshake_lsq_lsq1_core/ldq_head_q[3]_i_15/O
                         net (fo=63, routed)          0.648     2.939    lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/oldest_entry_allocated_per_port_10
    SLICE_X37Y92         LUT6 (Prop_lut6_I0_O)        0.043     2.982 r  lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_10/O
                         net (fo=1, routed)           0.422     3.404    lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_10_n_0
    SLICE_X38Y92         LUT6 (Prop_lut6_I5_O)        0.043     3.447 r  lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_3/O
                         net (fo=7, routed)           0.531     3.978    lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_3_n_0
    SLICE_X40Y95         LUT4 (Prop_lut4_I0_O)        0.043     4.021 f  lsq1/handshake_lsq_lsq1_core/level4_c1[25]_i_8/O
                         net (fo=1, routed)           0.404     4.425    lsq1/handshake_lsq_lsq1_core/level4_c1[25]_i_8_n_0
    SLICE_X39Y95         LUT6 (Prop_lut6_I1_O)        0.043     4.468 f  lsq1/handshake_lsq_lsq1_core/level4_c1[25]_i_4/O
                         net (fo=2, routed)           0.168     4.636    lsq1/handshake_lsq_lsq1_core/level4_c1[25]_i_4_n_0
    SLICE_X39Y96         LUT5 (Prop_lut5_I4_O)        0.043     4.679 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_10/O
                         net (fo=4, routed)           0.230     4.909    lsq1/handshake_lsq_lsq1_core/dataReg_reg[22]
    SLICE_X38Y97         LUT3 (Prop_lut3_I0_O)        0.043     4.952 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_5/O
                         net (fo=1, routed)           0.000     4.952    addf0/operator/ltOp_carry__3_1[3]
    SLICE_X38Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.173     5.125 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.125    addf0/operator/ltOp_carry__2_n_0
    SLICE_X38Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.122     5.247 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=78, routed)          0.352     5.599    addf0/operator/CO[0]
    SLICE_X39Y98         LUT2 (Prop_lut2_I0_O)        0.135     5.734 r  addf0/operator/i__carry_i_4/O
                         net (fo=1, routed)           0.000     5.734    addf0/operator/i__carry_i_4_n_0
    SLICE_X39Y98         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.227     5.961 r  addf0/operator/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.961    addf0/operator/_inferred__1/i__carry_n_0
    SLICE_X39Y99         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145     6.106 r  addf0/operator/_inferred__1/i__carry__0/O[3]
                         net (fo=7, routed)           0.434     6.540    addf0/operator/RightShifterComponent/ps_c1_reg[3]_0[3]
    SLICE_X37Y99         LUT5 (Prop_lut5_I2_O)        0.120     6.660 f  addf0/operator/RightShifterComponent/level4_c1[24]_i_6/O
                         net (fo=12, routed)          0.197     6.858    lsq1/handshake_lsq_lsq1_core/level4_c1_reg[24]
    SLICE_X39Y100        LUT3 (Prop_lut3_I1_O)        0.043     6.901 r  lsq1/handshake_lsq_lsq1_core/level4_c1[23]_i_1/O
                         net (fo=14, routed)          0.211     7.111    addf0/operator/RightShifterComponent/level4_c1_reg[23]_0
    SLICE_X39Y100        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.700     7.700 r  
                                                      0.000     7.700 r  clk (IN)
                         net (fo=2245, unset)         0.483     8.183    addf0/operator/RightShifterComponent/clk
    SLICE_X39Y100        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[12]/C
                         clock pessimism              0.000     8.183    
                         clock uncertainty           -0.035     8.147    
    SLICE_X39Y100        FDRE (Setup_fdre_C_R)       -0.295     7.852    addf0/operator/RightShifterComponent/level4_c1_reg[12]
  -------------------------------------------------------------------
                         required time                          7.852    
                         arrival time                          -7.111    
  -------------------------------------------------------------------
                         slack                                  0.741    




