

================================================================
== Vivado HLS Report for 'avg_pooling_layer2'
================================================================
* Date:           Tue Mar 31 00:34:29 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        ER_lenet
* Solution:       Pipeline_Unroll4
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.621|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  580|  580|  580|  580|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                                                                                 |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |                                    Loop Name                                    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- avg_pooling_layer2_0_loop_avg_pooling_layer2_1_loop_avg_pooling_layer2_2_loop  |  578|  578|         4|          1|          1|   576|    yes   |
        +---------------------------------------------------------------------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      0|       0|     546|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     254|
|Register         |        0|      -|     369|     128|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|     369|     928|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |tmp_fu_661_p2                   |     *    |      0|  0|  17|           4|           5|
    |fmap_1_fu_621_p2                |     +    |      0|  0|  15|           1|           5|
    |height_1_fu_729_p2              |     +    |      0|  0|  13|           2|           4|
    |indvar_flatten_next3_fu_615_p2  |     +    |      0|  0|  17|          10|           1|
    |indvar_flatten_op_fu_892_p2     |     +    |      0|  0|  15|           1|           6|
    |ret_V_3_fu_955_p2               |     +    |      0|  0|  17|          10|          10|
    |ret_V_4_fu_965_p2               |     +    |      0|  0|  17|          10|          10|
    |ret_V_fu_937_p2                 |     +    |      0|  0|  16|           9|           9|
    |tmp2_fu_983_p2                  |     +    |      0|  0|  11|           7|           7|
    |tmp3_fu_989_p2                  |     +    |      0|  0|  15|           7|           7|
    |tmp_33_fu_995_p2                |     +    |      0|  0|  11|           7|           7|
    |tmp_364_fu_765_p2               |     +    |      0|  0|  17|          10|          10|
    |tmp_366_fu_809_p2               |     +    |      0|  0|  16|           9|           9|
    |tmp_367_fu_849_p2               |     +    |      0|  0|  16|           9|           9|
    |tmp_368_fu_869_p2               |     +    |      0|  0|  11|          11|          11|
    |width_1_fu_886_p2               |     +    |      0|  0|  13|           2|           4|
    |p_neg_fu_1123_p2                |     -    |      0|  0|  16|           1|           9|
    |p_neg_t_fu_1143_p2              |     -    |      0|  0|  15|           1|           8|
    |tmp_362_fu_691_p2               |     -    |      0|  0|  16|           9|           9|
    |tmp_365_fu_791_p2               |     -    |      0|  0|  11|          11|          11|
    |ap_condition_264                |    and   |      0|  0|   6|           1|           1|
    |ap_condition_299                |    and   |      0|  0|   6|           1|           1|
    |ap_condition_336                |    and   |      0|  0|   6|           1|           1|
    |ap_condition_870                |    and   |      0|  0|   6|           1|           1|
    |ap_condition_874                |    and   |      0|  0|   6|           1|           1|
    |ap_condition_882                |    and   |      0|  0|   6|           1|           1|
    |overflow_fu_1037_p2             |    and   |      0|  0|   6|           1|           1|
    |underflow_fu_1061_p2            |    and   |      0|  0|   6|           1|           1|
    |exitcond_flatten3_fu_609_p2     |   icmp   |      0|  0|  13|          10|          10|
    |exitcond_flatten_fu_627_p2      |   icmp   |      0|  0|  11|           6|           6|
    |p_not7_fu_1049_p2               |   icmp   |      0|  0|   9|           3|           2|
    |p_not_fu_1019_p2                |   icmp   |      0|  0|   9|           3|           1|
    |tmp_363_fu_717_p2               |   icmp   |      0|  0|   9|           4|           4|
    |brmerge17_fu_1055_p2            |    or    |      0|  0|   6|           1|           1|
    |brmerge18_fu_1074_p2            |    or    |      0|  0|   6|           1|           1|
    |brmerge19_fu_1083_p2            |    or    |      0|  0|   6|           1|           1|
    |brmerge_fu_1025_p2              |    or    |      0|  0|   6|           1|           1|
    |tmp_102_t_fu_880_p2             |    or    |      0|  0|   6|           4|           1|
    |tmp_29_fu_603_p2                |    or    |      0|  0|   6|           4|           1|
    |tmp_29_mid1_fu_831_p2           |    or    |      0|  0|   6|           4|           1|
    |tmp_31_mid_fu_723_p2            |    or    |      0|  0|   6|           1|           1|
    |height_mid_fu_633_p3            |  select  |      0|  0|   4|           1|           1|
    |indvar_flatten_next_fu_898_p3   |  select  |      0|  0|   6|           1|           1|
    |output_V_d0                     |  select  |      0|  0|   8|           1|           8|
    |p_Val2_31_fu_1103_p3            |  select  |      0|  0|   8|           1|           8|
    |p_mux_fu_1088_p3                |  select  |      0|  0|   8|           1|           7|
    |p_s_fu_1096_p3                  |  select  |      0|  0|   9|           1|           9|
    |tmp_27_mid2_fu_753_p3           |  select  |      0|  0|   3|           1|           3|
    |tmp_27_mid_fu_701_p3            |  select  |      0|  0|   3|           1|           1|
    |tmp_28_mid2_fu_797_p3           |  select  |      0|  0|   4|           1|           4|
    |tmp_30_mid2_fu_837_p3           |  select  |      0|  0|   4|           1|           4|
    |tmp_30_mid_fu_709_p3            |  select  |      0|  0|   4|           1|           1|
    |tmp_mid2_v_fu_649_p3            |  select  |      0|  0|   5|           1|           5|
    |width_mid2_fu_735_p3            |  select  |      0|  0|   4|           1|           4|
    |width_mid_fu_641_p3             |  select  |      0|  0|   4|           1|           1|
    |ap_enable_pp0                   |    xor   |      0|  0|   6|           1|           2|
    |ap_enable_reg_pp0_iter1         |    xor   |      0|  0|   6|           2|           1|
    |newsignbit_i_i_i_i_fu_1043_p2   |    xor   |      0|  0|   6|           1|           2|
    |p_392_not_fu_1078_p2            |    xor   |      0|  0|   6|           1|           2|
    |tmp_35_fu_1031_p2               |    xor   |      0|  0|   6|           1|           2|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |Total                           |          |      0|  0| 546|         202|         256|
    +--------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                               |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3                 |   9|          2|    1|          2|
    |ap_phi_mux_fmap_phi_fu_473_p4           |   9|          2|    5|         10|
    |ap_phi_mux_height_phi_fu_495_p4         |   9|          2|    4|          8|
    |ap_phi_mux_p_Val2_24_phi_fu_550_p12     |  38|          7|    8|         56|
    |ap_phi_mux_p_Val2_26_phi_fu_573_p12     |  38|          7|    8|         56|
    |ap_phi_reg_pp0_iter2_p_Val2_22_reg_530  |  38|          7|    8|         56|
    |ap_phi_reg_pp0_iter2_p_Val2_s_reg_513   |  38|          7|    8|         56|
    |fmap_reg_469                            |   9|          2|    5|         10|
    |height_reg_491                          |   9|          2|    4|          8|
    |indvar_flatten3_reg_458                 |   9|          2|   10|         20|
    |indvar_flatten_reg_480                  |   9|          2|    6|         12|
    |width_reg_502                           |   9|          2|    4|          8|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 254|         50|   73|        308|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+----+-----+-----------+
    |                  Name                  | FF | LUT| Bits| Const Bits|
    +----------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                               |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                 |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_p_Val2_22_reg_530  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_p_Val2_s_reg_513   |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter2_p_Val2_22_reg_530  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter2_p_Val2_s_reg_513   |   8|   0|    8|          0|
    |exitcond_flatten3_reg_1176              |   1|   0|    1|          0|
    |fmap_reg_469                            |   5|   0|    5|          0|
    |height_reg_491                          |   4|   0|    4|          0|
    |indvar_flatten3_reg_458                 |  10|   0|   10|          0|
    |indvar_flatten_reg_480                  |   6|   0|    6|          0|
    |output_V_addr_reg_1264                  |  10|   0|   10|          0|
    |overflow_reg_1408                       |   1|   0|    1|          0|
    |tmp_102_t_reg_1269                      |   3|   0|    4|          1|
    |tmp_28_mid2_reg_1194                    |   4|   0|    4|          0|
    |tmp_33_reg_1403                         |   7|   0|    7|          0|
    |tmp_367_reg_1259                        |   9|   0|    9|          0|
    |tmp_mid2_v_reg_1185                     |   5|   0|    5|          0|
    |underflow_reg_1414                      |   1|   0|    1|          0|
    |width_mid2_reg_1190                     |   4|   0|    4|          0|
    |width_reg_502                           |   4|   0|    4|          0|
    |exitcond_flatten3_reg_1176              |  64|  32|    1|          0|
    |output_V_addr_reg_1264                  |  64|  32|   10|          0|
    |tmp_102_t_reg_1269                      |  64|  32|    4|          1|
    |width_mid2_reg_1190                     |  64|  32|    4|          0|
    +----------------------------------------+----+----+-----+-----------+
    |Total                                   | 369| 128|  133|          2|
    +----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+---------------------+-----+-----+------------+--------------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs | avg_pooling_layer2 | return value |
|ap_rst               |  in |    1| ap_ctrl_hs | avg_pooling_layer2 | return value |
|ap_start             |  in |    1| ap_ctrl_hs | avg_pooling_layer2 | return value |
|ap_done              | out |    1| ap_ctrl_hs | avg_pooling_layer2 | return value |
|ap_idle              | out |    1| ap_ctrl_hs | avg_pooling_layer2 | return value |
|ap_ready             | out |    1| ap_ctrl_hs | avg_pooling_layer2 | return value |
|input_0_V_address0   | out |    8|  ap_memory |      input_0_V     |     array    |
|input_0_V_ce0        | out |    1|  ap_memory |      input_0_V     |     array    |
|input_0_V_q0         |  in |    8|  ap_memory |      input_0_V     |     array    |
|input_0_V_address1   | out |    8|  ap_memory |      input_0_V     |     array    |
|input_0_V_ce1        | out |    1|  ap_memory |      input_0_V     |     array    |
|input_0_V_q1         |  in |    8|  ap_memory |      input_0_V     |     array    |
|input_1_V_address0   | out |    8|  ap_memory |      input_1_V     |     array    |
|input_1_V_ce0        | out |    1|  ap_memory |      input_1_V     |     array    |
|input_1_V_q0         |  in |    8|  ap_memory |      input_1_V     |     array    |
|input_1_V_address1   | out |    8|  ap_memory |      input_1_V     |     array    |
|input_1_V_ce1        | out |    1|  ap_memory |      input_1_V     |     array    |
|input_1_V_q1         |  in |    8|  ap_memory |      input_1_V     |     array    |
|input_2_V_address0   | out |    8|  ap_memory |      input_2_V     |     array    |
|input_2_V_ce0        | out |    1|  ap_memory |      input_2_V     |     array    |
|input_2_V_q0         |  in |    8|  ap_memory |      input_2_V     |     array    |
|input_2_V_address1   | out |    8|  ap_memory |      input_2_V     |     array    |
|input_2_V_ce1        | out |    1|  ap_memory |      input_2_V     |     array    |
|input_2_V_q1         |  in |    8|  ap_memory |      input_2_V     |     array    |
|input_3_V_address0   | out |    8|  ap_memory |      input_3_V     |     array    |
|input_3_V_ce0        | out |    1|  ap_memory |      input_3_V     |     array    |
|input_3_V_q0         |  in |    8|  ap_memory |      input_3_V     |     array    |
|input_3_V_address1   | out |    8|  ap_memory |      input_3_V     |     array    |
|input_3_V_ce1        | out |    1|  ap_memory |      input_3_V     |     array    |
|input_3_V_q1         |  in |    8|  ap_memory |      input_3_V     |     array    |
|input_4_V_address0   | out |    8|  ap_memory |      input_4_V     |     array    |
|input_4_V_ce0        | out |    1|  ap_memory |      input_4_V     |     array    |
|input_4_V_q0         |  in |    8|  ap_memory |      input_4_V     |     array    |
|input_4_V_address1   | out |    8|  ap_memory |      input_4_V     |     array    |
|input_4_V_ce1        | out |    1|  ap_memory |      input_4_V     |     array    |
|input_4_V_q1         |  in |    8|  ap_memory |      input_4_V     |     array    |
|input_5_V_address0   | out |    8|  ap_memory |      input_5_V     |     array    |
|input_5_V_ce0        | out |    1|  ap_memory |      input_5_V     |     array    |
|input_5_V_q0         |  in |    8|  ap_memory |      input_5_V     |     array    |
|input_5_V_address1   | out |    8|  ap_memory |      input_5_V     |     array    |
|input_5_V_ce1        | out |    1|  ap_memory |      input_5_V     |     array    |
|input_5_V_q1         |  in |    8|  ap_memory |      input_5_V     |     array    |
|input_6_V_address0   | out |    8|  ap_memory |      input_6_V     |     array    |
|input_6_V_ce0        | out |    1|  ap_memory |      input_6_V     |     array    |
|input_6_V_q0         |  in |    8|  ap_memory |      input_6_V     |     array    |
|input_6_V_address1   | out |    8|  ap_memory |      input_6_V     |     array    |
|input_6_V_ce1        | out |    1|  ap_memory |      input_6_V     |     array    |
|input_6_V_q1         |  in |    8|  ap_memory |      input_6_V     |     array    |
|input_7_V_address0   | out |    8|  ap_memory |      input_7_V     |     array    |
|input_7_V_ce0        | out |    1|  ap_memory |      input_7_V     |     array    |
|input_7_V_q0         |  in |    8|  ap_memory |      input_7_V     |     array    |
|input_7_V_address1   | out |    8|  ap_memory |      input_7_V     |     array    |
|input_7_V_ce1        | out |    1|  ap_memory |      input_7_V     |     array    |
|input_7_V_q1         |  in |    8|  ap_memory |      input_7_V     |     array    |
|input_8_V_address0   | out |    8|  ap_memory |      input_8_V     |     array    |
|input_8_V_ce0        | out |    1|  ap_memory |      input_8_V     |     array    |
|input_8_V_q0         |  in |    8|  ap_memory |      input_8_V     |     array    |
|input_8_V_address1   | out |    8|  ap_memory |      input_8_V     |     array    |
|input_8_V_ce1        | out |    1|  ap_memory |      input_8_V     |     array    |
|input_8_V_q1         |  in |    8|  ap_memory |      input_8_V     |     array    |
|input_9_V_address0   | out |    8|  ap_memory |      input_9_V     |     array    |
|input_9_V_ce0        | out |    1|  ap_memory |      input_9_V     |     array    |
|input_9_V_q0         |  in |    8|  ap_memory |      input_9_V     |     array    |
|input_9_V_address1   | out |    8|  ap_memory |      input_9_V     |     array    |
|input_9_V_ce1        | out |    1|  ap_memory |      input_9_V     |     array    |
|input_9_V_q1         |  in |    8|  ap_memory |      input_9_V     |     array    |
|input_10_V_address0  | out |    8|  ap_memory |     input_10_V     |     array    |
|input_10_V_ce0       | out |    1|  ap_memory |     input_10_V     |     array    |
|input_10_V_q0        |  in |    8|  ap_memory |     input_10_V     |     array    |
|input_10_V_address1  | out |    8|  ap_memory |     input_10_V     |     array    |
|input_10_V_ce1       | out |    1|  ap_memory |     input_10_V     |     array    |
|input_10_V_q1        |  in |    8|  ap_memory |     input_10_V     |     array    |
|input_11_V_address0  | out |    8|  ap_memory |     input_11_V     |     array    |
|input_11_V_ce0       | out |    1|  ap_memory |     input_11_V     |     array    |
|input_11_V_q0        |  in |    8|  ap_memory |     input_11_V     |     array    |
|input_11_V_address1  | out |    8|  ap_memory |     input_11_V     |     array    |
|input_11_V_ce1       | out |    1|  ap_memory |     input_11_V     |     array    |
|input_11_V_q1        |  in |    8|  ap_memory |     input_11_V     |     array    |
|output_V_address0    | out |   10|  ap_memory |      output_V      |     array    |
|output_V_ce0         | out |    1|  ap_memory |      output_V      |     array    |
|output_V_we0         | out |    1|  ap_memory |      output_V      |     array    |
|output_V_d0          | out |    8|  ap_memory |      output_V      |     array    |
+---------------------+-----+-----+------------+--------------------+--------------+

