WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 5000000
Simulation Instructions: 5000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Warmup finished CPU 0 instructions: 5000001 cycles: 1258423 cumulative IPC: 3.973 (Simulation time: 00 hr 00 min 57 sec)
Warmup complete CPU 0 instructions: 5000001 cycles: 1258423 cumulative IPC: 3.973 (Simulation time: 00 hr 00 min 57 sec)
Heartbeat CPU 0 instructions: 10000000 cycles: 6756810 heartbeat IPC: 1.48 cumulative IPC: 0.9094 (Simulation time: 00 hr 02 min 56 sec)
Simulation finished CPU 0 instructions: 5000002 cycles: 5498389 cumulative IPC: 0.9094 (Simulation time: 00 hr 02 min 56 sec)
Simulation complete CPU 0 instructions: 5000002 cycles: 5498389 cumulative IPC: 0.9094 (Simulation time: 00 hr 02 min 56 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/omnetpp_4B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.9094 instructions: 5000002 cycles: 5498389
CPU 0 Branch Prediction Accuracy: 99.49% MPKI: 1.656 Average ROB Occupancy at Mispredict: 159.2
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0104
BRANCH_INDIRECT: 0.0958
BRANCH_CONDITIONAL: 1.52
BRANCH_DIRECT_CALL: 0.0006
BRANCH_INDIRECT_CALL: 0.005
BRANCH_RETURN: 0.0278

LLC TOTAL        ACCESS:     179696 HIT:     115634 MISS:      64062
LLC LOAD         ACCESS:     158047 HIT:     102241 MISS:      55806
LLC RFO          ACCESS:       1842 HIT:        586 MISS:       1256
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:       4908 HIT:       4908 MISS:          0
LLC TRANSLATION  ACCESS:      14899 HIT:       7899 MISS:       7000
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 682 cycles
cpu0_DTLB TOTAL        ACCESS:     680906 HIT:     557299 MISS:     123607
cpu0_DTLB LOAD         ACCESS:     680906 HIT:     557299 MISS:     123607
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 64.57 cycles
cpu0_ITLB TOTAL        ACCESS:      53609 HIT:      49611 MISS:       3998
cpu0_ITLB LOAD         ACCESS:      53609 HIT:      49611 MISS:       3998
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 8.091 cycles
cpu0_L1D TOTAL        ACCESS:     861901 HIT:     611565 MISS:     250336
cpu0_L1D LOAD         ACCESS:     539251 HIT:     317791 MISS:     221460
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:     231254 HIT:     218864 MISS:      12390
cpu0_L1D TRANSLATION  ACCESS:      91396 HIT:      74910 MISS:      16486
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 190.9 cycles
cpu0_L1I TOTAL        ACCESS:      59164 HIT:      53502 MISS:       5662
cpu0_L1I LOAD         ACCESS:      59164 HIT:      53502 MISS:       5662
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 54.12 cycles
cpu0_L2C TOTAL        ACCESS:     182338 HIT:       7548 MISS:     174790
cpu0_L2C LOAD         ACCESS:     159693 HIT:       1646 MISS:     158047
cpu0_L2C RFO          ACCESS:       1995 HIT:        153 MISS:       1842
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:       5059 HIT:       5057 MISS:          2
cpu0_L2C TRANSLATION  ACCESS:      15591 HIT:        692 MISS:      14899
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 270.4 cycles
cpu0_STLB TOTAL        ACCESS:      92158 HIT:       1206 MISS:      90952
cpu0_STLB LOAD         ACCESS:      92158 HIT:       1206 MISS:      90952
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 82.11 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      20519
  ROW_BUFFER_MISS:      43201
 AVG DBUS CONGESTED CYCLE: 3.874
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:        352
  FULL:       2020
