{
  "design": {
    "design_info": {
      "boundary_crc": "0x3C7BD52C7F9B6D57",
      "device": "xc7z020clg400-1",
      "gen_directory": "../../../../FPGA_projekt.gen/sources_1/bd/block_encoder",
      "name": "block_encoder",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2023.2",
      "validated": "true"
    },
    "design_tree": {
      "up_down_counter_0": "",
      "NOT_gate_b": "",
      "up_signal": "",
      "NOT_gate_a": "",
      "down_signal": "",
      "Rising_edge_a": "",
      "Rising_edge_b": ""
    },
    "ports": {
      "clk": {
        "direction": "I"
      },
      "rst": {
        "direction": "I"
      },
      "encoder_a": {
        "direction": "I"
      },
      "encoder_b": {
        "direction": "I"
      },
      "enable": {
        "direction": "I"
      },
      "pulse_cnt": {
        "direction": "O",
        "left": "8",
        "right": "0"
      }
    },
    "components": {
      "up_down_counter_0": {
        "vlnv": "xilinx.com:module_ref:up_down_counter:1.0",
        "ip_revision": "1",
        "xci_name": "block_encoder_up_down_counter_0_0",
        "xci_path": "ip/block_encoder_up_down_counter_0_0/block_encoder_up_down_counter_0_0.xci",
        "inst_hier_path": "up_down_counter_0",
        "parameters": {
          "max_val_binary": {
            "value": "\"101101000\""
          },
          "n_bits": {
            "value": "9"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "up_down_counter",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              }
            }
          },
          "up": {
            "direction": "I"
          },
          "down": {
            "direction": "I"
          },
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "en": {
            "direction": "I"
          },
          "cnt": {
            "direction": "O",
            "left": "8",
            "right": "0"
          }
        }
      },
      "NOT_gate_b": {
        "vlnv": "xilinx.com:module_ref:NOT_gate:1.0",
        "ip_revision": "1",
        "xci_name": "block_encoder_NOT_gate_0_0",
        "xci_path": "ip/block_encoder_NOT_gate_0_0/block_encoder_NOT_gate_0_0.xci",
        "inst_hier_path": "NOT_gate_b",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "NOT_gate",
          "boundary_crc": "0x0"
        },
        "ports": {
          "A": {
            "direction": "I"
          },
          "B": {
            "direction": "O"
          }
        }
      },
      "up_signal": {
        "vlnv": "xilinx.com:module_ref:AND_gate:1.0",
        "ip_revision": "1",
        "xci_name": "block_encoder_AND_gate_0_0",
        "xci_path": "ip/block_encoder_AND_gate_0_0/block_encoder_AND_gate_0_0.xci",
        "inst_hier_path": "up_signal",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "AND_gate",
          "boundary_crc": "0x0"
        },
        "ports": {
          "A": {
            "direction": "I"
          },
          "B": {
            "direction": "I"
          },
          "C": {
            "direction": "O"
          }
        }
      },
      "NOT_gate_a": {
        "vlnv": "xilinx.com:module_ref:NOT_gate:1.0",
        "ip_revision": "1",
        "xci_name": "block_encoder_NOT_gate_0_1",
        "xci_path": "ip/block_encoder_NOT_gate_0_1/block_encoder_NOT_gate_0_1.xci",
        "inst_hier_path": "NOT_gate_a",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "NOT_gate",
          "boundary_crc": "0x0"
        },
        "ports": {
          "A": {
            "direction": "I"
          },
          "B": {
            "direction": "O"
          }
        }
      },
      "down_signal": {
        "vlnv": "xilinx.com:module_ref:AND_gate:1.0",
        "ip_revision": "1",
        "xci_name": "block_encoder_AND_gate_1_0",
        "xci_path": "ip/block_encoder_AND_gate_1_0/block_encoder_AND_gate_1_0.xci",
        "inst_hier_path": "down_signal",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "AND_gate",
          "boundary_crc": "0x0"
        },
        "ports": {
          "A": {
            "direction": "I"
          },
          "B": {
            "direction": "I"
          },
          "C": {
            "direction": "O"
          }
        }
      },
      "Rising_edge_a": {
        "vlnv": "xilinx.com:module_ref:Rising_edge_detector:1.0",
        "ip_revision": "1",
        "xci_name": "block_encoder_Rising_edge_detector_0_0",
        "xci_path": "ip/block_encoder_Rising_edge_detector_0_0/block_encoder_Rising_edge_detector_0_0.xci",
        "inst_hier_path": "Rising_edge_a",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Rising_edge_detector",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "D": {
            "direction": "I"
          },
          "Q": {
            "direction": "O"
          }
        }
      },
      "Rising_edge_b": {
        "vlnv": "xilinx.com:module_ref:Rising_edge_detector:1.0",
        "ip_revision": "1",
        "xci_name": "block_encoder_Rising_edge_a_0",
        "xci_path": "ip/block_encoder_Rising_edge_a_0/block_encoder_Rising_edge_a_0.xci",
        "inst_hier_path": "Rising_edge_b",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Rising_edge_detector",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "D": {
            "direction": "I"
          },
          "Q": {
            "direction": "O"
          }
        }
      }
    },
    "nets": {
      "AND_gate_0_C": {
        "ports": [
          "up_signal/C",
          "up_down_counter_0/up"
        ]
      },
      "AND_gate_1_C": {
        "ports": [
          "down_signal/C",
          "up_down_counter_0/down"
        ]
      },
      "NOT_gate_0_B": {
        "ports": [
          "NOT_gate_a/B",
          "down_signal/B"
        ]
      },
      "NOT_gate_b_B": {
        "ports": [
          "NOT_gate_b/B",
          "up_signal/B"
        ]
      },
      "Rising_edge_a_Q": {
        "ports": [
          "Rising_edge_a/Q",
          "up_signal/A"
        ]
      },
      "Rising_edge_b_Q": {
        "ports": [
          "Rising_edge_b/Q",
          "down_signal/A"
        ]
      },
      "clk_1": {
        "ports": [
          "clk",
          "up_down_counter_0/clk",
          "Rising_edge_b/clk",
          "Rising_edge_a/clk"
        ]
      },
      "enable_1": {
        "ports": [
          "enable",
          "up_down_counter_0/en"
        ]
      },
      "encoder_a_1": {
        "ports": [
          "encoder_a",
          "NOT_gate_a/A",
          "Rising_edge_a/D"
        ]
      },
      "encoder_b_1": {
        "ports": [
          "encoder_b",
          "NOT_gate_b/A",
          "Rising_edge_b/D"
        ]
      },
      "rst_1": {
        "ports": [
          "rst",
          "up_down_counter_0/rst"
        ]
      },
      "up_down_counter_0_cnt": {
        "ports": [
          "up_down_counter_0/cnt",
          "pulse_cnt"
        ]
      }
    }
  }
}