

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-c8c883f82f149f8a735f810bff4b4328d99c95c2_modified_0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  16:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 128:64:2,L:R:f:N:L,A:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     8:128:4,L:R:f:N:L,A:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     64:128:6,L:L:m:N:H,A:128:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      28 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                   20 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        4,1,1,4,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-tlb_size                            4096 # Number of tlb entries per SM.
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:16,L:B:m:W:L,A:1024:1024,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           11 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=1:CCDL=0:RTPL=0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_geforcegtx1080ti.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    0 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1481.0:2962.0:1481.0:2750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-gddr_size                            1GB # Size of GDDR in MB/GB.(GLOBAL_HEAP_START, GLOBAL_HEAP_START + gddr_size) would be used for unmanged memory, (GLOBAL_HEAP_START + gddr_size, GLOBAL_HEAP_START + gddr_size*2) would be used for managed memory. 
-page_table_walk_latency                  100 # Average page table walk latency (in core cycle).
-eviction_policy                        0 # Select page eviction policy
-invalidate_clean                       0 # Should directly invalidate clean pages
-reserve_accessed_page_percent                    0 # Percentage of accessed pages reserved from eviction in hope that they will be accessed in next iteration.
-percentage_of_free_page_buffer                    0 # Percentage of free page buffer to trigger the page eviction.
-page_size                            4KB # GDDR page size, only 4KB/2MB avaliable.
-pcie_bandwidth                  16.0GB/s # PCI-e bandwidth per direction, in GB/s.
-enable_dma                             2 # Enable direct access to CPU memory
-multiply_dma_penalty                    2 # Oversubscription Multiplicative Penalty Factor for Adaptive DMA
-migrate_threshold                      8 # Access counter threshold for migrating the page from cpu to gpu
-sim_prof_enable                        1 # Enable gpgpu-sim profiler
-hardware_prefetch                      1 # Select gpgpu-sim hardware prefetcher
-hwprefetch_oversub                     1 # Select gpgpu-sim hardware prefetcher under over-subscription
-page_fault_latency                 66645 # Average fault latency (in core cycle).
-enable_accurate_simulation                    0 # Enable page fault functional simulation.
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency               222150 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          1,2,1,1,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  1 # number of bank groups
CCDL                                    0 # column to column delay between accesses to different bank groups
RTPL                                    0 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 22
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1481000000.000000:2962000000.000000:1481000000.000000:2750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000067521944632:0.00000000033760972316:0.00000000067521944632:0.00000000036363636364
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
c755b4e9e6a1118e2d736bdbb88f76f4  /root/gpgpu-sim_UVMSmart/benchmarks/Managed/hotspot/hotspot
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /root/gpgpu-sim_UVMSmart/benchmarks/Managed/hotspot/hotspot
Running md5sum using "md5sum /root/gpgpu-sim_UVMSmart/benchmarks/Managed/hotspot/hotspot "
Parsing file _cuobjdump_complete_output_DYRH8U
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: default
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z14calculate_tempiPfS_S_iiiiffffff : hostFun 0x0x401ae2, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating shared region for "_Z14calculate_tempiPfS_S_iiiiffffff$__cuda_local_var_16165_39_non_const_temp_on_cuda" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z14calculate_tempiPfS_S_iiiiffffff$__cuda_local_var_16166_39_non_const_power_on_cuda" from 0x400 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z14calculate_tempiPfS_S_iiiiffffff$__cuda_local_var_16167_39_non_const_temp_t" from 0x800 to 0xc00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14calculate_tempiPfS_S_iiiiffffff'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: Finding dominators for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: Finding postdominators for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: reconvergence points for _Z14calculate_tempiPfS_S_iiiiffffff...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x118 (_1.ptx:82) @!%p7 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b8 (_1.ptx:106) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x120 (_1.ptx:83) bra.uni BB0_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x128 (_1.ptx:86) mad.lo.s32 %r27, %r1, %r10, %r2;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1c8 (_1.ptx:108) @%p8 bra BB0_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b0 (_1.ptx:247) and.b16 %rs7, %rs8, 255;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x338 (_1.ptx:157) @!%p15 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x538 (_1.ptx:226) bar.sync 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x340 (_1.ptx:158) bra.uni BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x348 (_1.ptx:161) setp.gt.s32%p16, %r23, %r6;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x3d0 (_1.ptx:178) @%p28 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x538 (_1.ptx:226) bar.sync 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x548 (_1.ptx:228) @%p31 bra BB0_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b0 (_1.ptx:247) and.b16 %rs7, %rs8, 255;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x558 (_1.ptx:231) @%p32 bra BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x590 (_1.ptx:241) bar.sync 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x5a8 (_1.ptx:244) @%p33 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b0 (_1.ptx:247) and.b16 %rs7, %rs8, 255;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x5c0 (_1.ptx:249) @%p34 bra BB0_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x620 (_1.ptx:264) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14calculate_tempiPfS_S_iiiiffffff
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14calculate_tempiPfS_S_iiiiffffff'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_KBVFMD"
Running: cat _ptx_KBVFMD | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_fVnFqm
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_fVnFqm --output-file  /dev/null 2> _ptx_KBVFMDinfo"
GPGPU-Sim PTX: Kernel '_Z14calculate_tempiPfS_S_iiiiffffff' : regs=34, lmem=0, smem=3072, cmem=120
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_KBVFMD _ptx2_fVnFqm _ptx_KBVFMDinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
WG size of kernel = 16 X 16
pyramidHeight: 2
gridSize: [1024, 1024]
border:[2, 2]
blockGrid:[86, 86]
targetBlock:[12, 12]
Start computing the transient temperature

GPGPU-Sim PTX: cudaLaunch for 0x0x401ae2 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14calculate_tempiPfS_S_iiiiffffff' to stream 0, gridDim= (86,86,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: CTA/core = 7, limited by: regs
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
Destroy streams for kernel 1: size 0
kernel_name = _Z14calculate_tempiPfS_S_iiiiffffff 
kernel_launch_uid = 1 
gpu_sim_cycle = 1801950
gpu_sim_insn = 415466464
gpu_ipc =     230.5649
gpu_tot_sim_cycle = 2024100
gpu_tot_sim_insn = 415466464
gpu_tot_ipc =     205.2599
gpu_tot_issued_cta = 7396
max_total_param_size = 0
gpu_stall_dramfull = 59799
gpu_stall_icnt2sh    = 629773
partiton_reqs_in_parallel = 39583101
partiton_reqs_in_parallel_total    = 0
partiton_level_parallism =      21.9668
partiton_level_parallism_total  =      19.5559
partiton_reqs_in_parallel_util = 39583101
partiton_reqs_in_parallel_util_total    = 0
gpu_sim_cycle_parition_util = 1801081
gpu_tot_sim_cycle_parition_util    = 0
partiton_level_parallism_util =      21.9774
partiton_level_parallism_util_total  =      21.9774
partiton_replys_in_parallel = 456444
partiton_replys_in_parallel_total    = 0
L2_BW  =      24.0093 GB/Sec
L2_BW_total  =      21.3742 GB/Sec
gpu_total_sim_rate=171397

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 7740000
	L1I_total_cache_misses = 8688
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6846
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 769184
	L1C_total_cache_misses = 2195
	L1C_total_cache_miss_rate = 0.0029
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 766989
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 2195
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 7731312
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 8688
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6846
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 769184
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 7740000
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 
distro:
10235, 12901, 12927, 12748, 12783, 12737, 12777, 10256, 9983, 12598, 12620, 12448, 12475, 12428, 12474, 10007, 9742, 12289, 12313, 12276, 12309, 12270, 12302, 9847, 9561, 11947, 11975, 11943, 11978, 11940, 11978, 9588, 9301, 11629, 11658, 11468, 11516, 11470, 11516, 9233, 9063, 11329, 11355, 11324, 11352, 11327, 11347, 9089, 9310, 11648, 11665, 11487, 11514, 11470, 11517, 9243, 
gpgpu_n_tot_thrd_icount = 485326208
gpgpu_n_tot_w_icount = 15166444
gpgpu_n_stall_shd_mem = 392752
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 346456
gpgpu_n_mem_write_global = 109568
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 56
gpgpu_n_load_insn  = 3720992
gpgpu_n_store_insn = 1048576
gpgpu_n_shmem_insn = 24940324
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 24613888
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 321683
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 66183
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:536435	W0_Idle:41015772	W0_Scoreboard:46553894	W1:0	W2:0	W3:0	W4:0	W5:8500	W6:0	W7:0	W8:28160	W9:0	W10:25600	W11:0	W12:12958	W13:8500	W14:714000	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:3517792	W25:0	W26:25600	W27:0	W28:3287550	W29:0	W30:0	W31:0	W32:7537784
traffic_breakdown_coretomem[CONST_ACC_R] = 448 {8:56,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2771648 {8:346456,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 7856128 {40:44032,72:44032,136:21504,}
traffic_breakdown_coretomem[INST_ACC_R] = 2912 {8:364,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4032 {72:56,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 28785856 {40:114576,72:114576,136:117304,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 876544 {8:109568,}
traffic_breakdown_memtocore[INST_ACC_R] = 49504 {136:364,}
maxmrqlatency = 629 
maxdqlatency = 0 
maxmflatency = 125525 
averagemflatency = 5735 
max_icnt2mem_latency = 125280 
max_icnt2sh_latency = 2024099 
mrq_lat_table:111864 	6285 	6369 	12684 	13280 	12242 	9855 	8828 	7804 	88 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	276384 	132166 	2093 	165 	3119 	1740 	3873 	6105 	20148 	10287 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	228078 	48866 	4110 	1096 	120400 	8070 	383 	8 	387 	2903 	1742 	3870 	7637 	18607 	10287 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	102715 	146625 	88577 	8472 	123 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	12840 	14659 	82069 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	388 	65 	6 	3 	18 	9 	11 	18 	30 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        69        70        69        70        65        65        69        70        69        70        65        66        68        66        69        70 
dram[1]:        69        70        69        70        66        67        69        70        69        70        67        65        68        65        69        70 
dram[2]:        69        70        69        70        65        66        69        70        69        70        65        67        66        66        69        70 
dram[3]:        69        70        69        70        65        63        69        70        69        70        65        66        64        65        69        70 
dram[4]:        69        70        69        70        66        66        69        70        69        70        66        65        66        64        69        70 
dram[5]:        69        70        69        70        66        67        69        70        69        70        68        68        67        69        69        70 
dram[6]:        69        70        69        70        65        64        69        70        69        70        69        67        69        65        69        70 
dram[7]:        69        70        69        70        67        67        69        70        69        70        68        69        66        66        69        70 
dram[8]:        69        70        69        70        63        64        69        70        69        70        69        69        65        66        69        70 
dram[9]:        69        70        69        70        68        64        69        70        69        70        67        69        64        65        69        70 
dram[10]:        69        70        69        70        66        68        69        70        69        70        68        68        67        66        69        70 
maximum service time to same row:
dram[0]:    253439    253290    376571    376556    375217    374612    384989    384726    379290    379238    378622    249141    248632    253064    250051    249605 
dram[1]:    253204    253384    376487    376393    374753    374862    384727    384727    379422    379351    249075    249204    254208    248564    250124    250143 
dram[2]:    253403    253406    376419    376494    374589    374573    384648    384683    379415    379269    248789    248915    248766    248571    250034    250081 
dram[3]:    253350    253362    376550    376379    374611    374573    384678    384625    379196    379248    248542    248518    248779    248585    250082    250100 
dram[4]:    253638    253661    376569    376519    374229    374234    384885    384718    379374    379414    249014    248455    248616    248566    250047    250066 
dram[5]:    253439    253290    376600    376488    375210    374806    384730    384713    379324    379299    248299    253970    248623    253106    250067    250075 
dram[6]:    253204    253386    376419    376479    374779    374621    385091    384739    379297    379273    378179    245919    259407    253047    250047    250130 
dram[7]:    251348    253377    376478    376398    374588    374825    384648    384691    379324    379114    248450    245633    248770    253531    250123    250140 
dram[8]:    253421    253442    376419    376249    374605    374323    384702    384636    379205    379188    245792    245577    248785    248561    250052    250076 
dram[9]:    253560    253413    376571    376519    374218    374548    384888    384722    379105    379144    248827    245918    248637    248581    250082    250101 
dram[10]:    258847    258844    376496    376490    374765    374797    384696    384741    379142    379126    245767    251215    248623    248574    250041    250068 
average row accesses per activate:
dram[0]: 12.780488 14.121622  9.309734  9.775701 12.034091 10.646464 12.043956 11.924731  8.966666  9.042373 11.081633  9.972727 10.130841 10.111111 12.752941 12.087913 
dram[1]: 14.135135 13.150000 10.415842 10.752578 11.725275 10.230769 12.790698 11.181818  9.093221  9.944445 11.030303 10.428572 10.380953 12.593023 11.879121 12.917647 
dram[2]: 13.282051 14.148648 10.116505 10.907216 11.714286 12.160919 12.540230 13.567902  9.836364  9.630630 11.257732 11.891304 12.188889 12.800000 14.573334 14.194805 
dram[3]: 14.000000 15.014286  9.761468 11.215054 12.206897 11.062500 13.395061 14.653334 10.276191  9.477876 12.295455 12.697675 11.531915 11.050505 13.543210 12.632184 
dram[4]: 13.037500 14.067568 10.376238 10.223301 10.877551 12.337210 13.168674 12.620689  9.834863 10.247619 11.333333 12.021978 11.793478 11.163265 12.674418 12.620689 
dram[5]: 11.808989 13.623377  9.697248  9.396397 10.411765  9.962617 12.500000 12.790698  8.507936  9.008474 11.547368 11.080808 10.969697 10.000000 11.081633 11.702127 
dram[6]: 13.610390 12.464286 10.262136 10.752578 10.252427  9.563637 12.697675 12.860465  9.486726  9.153846 12.454545 10.660194 10.553398 11.080808 12.258427 12.952941 
dram[7]: 14.486111 13.763158 10.646464 10.989473 10.643564 10.560000 14.756757 13.812500  9.473684 10.307693 12.269663 13.035714 11.111111 11.175258 13.000000 12.882353 
dram[8]: 12.452381 13.710526 10.028571 11.764045 11.041237 11.000000 12.964286 14.089744 10.860000 10.848485 14.116883 13.725000 12.847059 10.870000 12.976471 11.847826 
dram[9]: 12.081395 13.423077 10.281553  9.587156 11.000000 10.455445 13.587500 13.675000  9.539823  9.504425 12.397727 13.119047 10.607843 11.260417 13.365853 12.620689 
dram[10]: 11.588889 13.474359 10.465346  9.623854  9.842592 10.288462 12.500000 12.964286  9.385965  9.377193 12.609196 11.298969 10.539216  9.881818 11.784946 12.477273 
average row locality = 189299/16558 = 11.432480
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       561       560       560       560       560       560       560       560       560       560       548       548       560       560       560       560 
dram[1]:       560       560       560       560       560       560       560       560       560       560       549       549       560       560       560       560 
dram[2]:       560       560       560       560       560       560       560       560       560       560       549       549       560       560       560       560 
dram[3]:       560       560       560       560       560       560       560       560       560       560       549       549       560       560       560       560 
dram[4]:       560       560       560       560       560       560       560       560       560       560       549       549       560       560       561       561 
dram[5]:       560       560       560       560       560       560       560       560       560       560       548       548       560       560       561       561 
dram[6]:       560       560       560       560       560       560       560       560       560       560       548       548       560       560       561       561 
dram[7]:       560       560       560       560       560       560       560       560       560       560       548       548       560       560       561       561 
dram[8]:       560       560       560       560       560       560       560       560       560       560       548       548       560       560       561       561 
dram[9]:       560       560       560       560       560       560       560       560       560       560       548       548       560       560       561       561 
dram[10]:       560       560       560       560       560       560       560       560       560       560       548       548       560       560       561       560 
total reads: 98318
bank skew: 561/548 = 1.02
chip skew: 8940/8937 = 1.00
number of total write accesses:
dram[0]:       487       485       492       486       499       494       536       549       516       507       538       549       524       532       524       540 
dram[1]:       486       492       492       483       507       504       540       547       513       514       543       546       530       523       521       538 
dram[2]:       476       487       482       498       506       498       531       539       522       509       543       545       537       528       533       533 
dram[3]:       476       491       504       483       502       502       525       539       519       511       533       543       524       534       537       539 
dram[4]:       483       481       488       493       506       501       533       538       512       516       539       545       525       534       529       537 
dram[5]:       491       489       497       483       502       506       540       540       512       503       549       549       526       530       525       539 
dram[6]:       488       487       497       483       496       492       532       546       512       511       548       550       527       537       530       540 
dram[7]:       483       486       494       484       515       496       532       545       520       512       544       547       540       524       518       534 
dram[8]:       486       482       493       487       511       507       529       539       526       514       539       550       532       527       542       529 
dram[9]:       479       487       499       485       507       496       527       534       518       514       543       554       522       521       535       537 
dram[10]:       483       491       497       489       503       510       540       529       510       509       549       548       515       527       535       538 
total reads: 90981
bank skew: 554/476 = 1.16
chip skew: 8293/8258 = 1.00
average mf latency per bank:
dram[0]:      18577     18823     17935     18442     14548     14577     17280     17325      7170      7109      7670      7633     13298     13340     13339     13108
dram[1]:      18897     18918     17905     18187     14779     14865     17215     17377      7283      6941      7854      7768     13387     13660     13367     13152
dram[2]:      19276     19160     18381     18062     14404     14866     17537     17552      7022      6682      7811      7797     13546     13884     13485     13725
dram[3]:      19354     19050     17737     18146     14618     14244     17405     17198      7098      6840      7876      7666     13630     13688     13803     13518
dram[4]:      19072     18918     16985     16640     15073     15393     16993     16923      7137      6823      7510      7006     13728     13550     13953     13667
dram[5]:      18818     19211     16516     16870     15394     15499     16512     16664      7290      7179      6665      6603     13524     13615     13432     13072
dram[6]:      19491     19610     17066     17618     15549     15341     16919     17074      7415      7210      7870      8125     13524     13715     12916     12917
dram[7]:      19639     19746     17274     17328     15138     15877     17733     17910      7251      6819      8146      8218     13810     14207     13108     13042
dram[8]:      19857     19948     17354     17465     14969     14971     17826     17686      6988      6697      8292      8131     13924     14225     13611     13789
dram[9]:      19889     19473     16673     16950     14738     14535     17491     17289      6995      6728      8149      7925     14065     14060     13880     13786
dram[10]:      18592     18316     16582     16700     14650     14966     17030     17306      6843      6554      8268      8226     13979     13624     13958     13696
maximum mf latency per bank:
dram[0]:     123557    123551    124230    123960    124135    124064    124346    124263    124083    123960    125482    125300    123924    123985    123771    123610
dram[1]:     123460    123489    123973    123991    124286    124210    124299    124337    124031    123961    125499    125305    123881    123986    123780    123707
dram[2]:     123497    123571    124087    124003    124260    124145    124310    124340    124013    123984    125294    125487    123875    123984    123854    123818
dram[3]:     123552    123594    124194    124141    124343    124230    124334    124248    124018    124017    125482    125483    123873    123997    123846    123965
dram[4]:     123579    123486    124131    124103    124306    124268    124312    124329    124080    124088    125500    125424    123957    124006    123842    123691
dram[5]:     123565    123557    124034    123988    124201    124126    124332    124214    124064    124001    125416    125490    123931    123974    123789    123639
dram[6]:     123509    123664    124011    124009    124118    124124    124305    124330    124042    124030    125508    125271    123880    123941    123735    123722
dram[7]:     123534    123583    124075    123993    124331    124253    124302    124343    124043    123965    125296    125470    123879    123980    123882    123903
dram[8]:     123598    123636    124126    124092    124439    124250    124366    124258    124048    124061    125491    125487    123879    124016    123824    123976
dram[9]:     123688    123530    124107    124080    124360    124305    124249    124296    124072    124071    125514    125425    123797    123878    123749    123564
dram[10]:     123644    123547    124034    124019    124203    124171    124296    124303    124079    123975    125525    125494    123941    123961    123712    123493
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3345956 n_nop=3287728 n_act=1585 n_pre=1569 n_req=17195 n_rd=35748 n_write=19326 bw_util=0.03292
n_activity=191853 dram_eff=0.5741
bk0: 2244a 3325154i bk1: 2240a 3325076i bk2: 2240a 3325474i bk3: 2240a 3324422i bk4: 2240a 3325460i bk5: 2240a 3323146i bk6: 2240a 3324129i bk7: 2240a 3323522i bk8: 2240a 3323866i bk9: 2240a 3322777i bk10: 2192a 3324064i bk11: 2192a 3323141i bk12: 2240a 3323108i bk13: 2240a 3322084i bk14: 2240a 3324136i bk15: 2240a 3322592i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.311692
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3345956 n_nop=3287853 n_act=1529 n_pre=1513 n_req=17217 n_rd=35752 n_write=19309 bw_util=0.03291
n_activity=192438 dram_eff=0.5722
bk0: 2240a 3325177i bk1: 2240a 3325503i bk2: 2240a 3324995i bk3: 2240a 3324785i bk4: 2240a 3324753i bk5: 2240a 3323082i bk6: 2240a 3324389i bk7: 2240a 3322857i bk8: 2240a 3323894i bk9: 2240a 3323753i bk10: 2196a 3324114i bk11: 2196a 3323166i bk12: 2240a 3322959i bk13: 2240a 3322766i bk14: 2240a 3324037i bk15: 2240a 3323761i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.314327
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3345956 n_nop=3288015 n_act=1435 n_pre=1419 n_req=17205 n_rd=35752 n_write=19335 bw_util=0.03293
n_activity=192790 dram_eff=0.5715
bk0: 2240a 3326733i bk1: 2240a 3325062i bk2: 2240a 3324824i bk3: 2240a 3324049i bk4: 2240a 3325280i bk5: 2240a 3324855i bk6: 2240a 3324644i bk7: 2240a 3324261i bk8: 2240a 3325094i bk9: 2240a 3324432i bk10: 2196a 3324320i bk11: 2196a 3323284i bk12: 2240a 3323538i bk13: 2240a 3322660i bk14: 2240a 3325027i bk15: 2240a 3323793i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.311772
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3345956 n_nop=3287994 n_act=1438 n_pre=1422 n_req=17200 n_rd=35752 n_write=19350 bw_util=0.03294
n_activity=192642 dram_eff=0.5721
bk0: 2240a 3325948i bk1: 2240a 3324564i bk2: 2240a 3324944i bk3: 2240a 3324645i bk4: 2240a 3326159i bk5: 2240a 3323990i bk6: 2240a 3324176i bk7: 2240a 3324529i bk8: 2240a 3325142i bk9: 2240a 3323568i bk10: 2196a 3323927i bk11: 2196a 3324066i bk12: 2240a 3323467i bk13: 2240a 3322898i bk14: 2240a 3324350i bk15: 2240a 3323142i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.31424
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3345956 n_nop=3287982 n_act=1476 n_pre=1460 n_req=17200 n_rd=35760 n_write=19278 bw_util=0.0329
n_activity=192768 dram_eff=0.571
bk0: 2240a 3325027i bk1: 2240a 3324528i bk2: 2240a 3326208i bk3: 2240a 3324824i bk4: 2240a 3324605i bk5: 2240a 3324136i bk6: 2240a 3324784i bk7: 2240a 3323759i bk8: 2240a 3324352i bk9: 2240a 3323318i bk10: 2196a 3324329i bk11: 2196a 3323168i bk12: 2240a 3323894i bk13: 2240a 3323088i bk14: 2244a 3324533i bk15: 2244a 3323314i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.318856
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3345956 n_nop=3287655 n_act=1607 n_pre=1591 n_req=17219 n_rd=35752 n_write=19351 bw_util=0.03294
n_activity=193366 dram_eff=0.5699
bk0: 2240a 3325174i bk1: 2240a 3324697i bk2: 2240a 3325865i bk3: 2240a 3324726i bk4: 2240a 3324622i bk5: 2240a 3322729i bk6: 2240a 3324670i bk7: 2240a 3324360i bk8: 2240a 3323877i bk9: 2240a 3323113i bk10: 2192a 3324144i bk11: 2192a 3323666i bk12: 2240a 3323804i bk13: 2240a 3322020i bk14: 2244a 3324080i bk15: 2244a 3323908i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.316591
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3345956 n_nop=3287787 n_act=1543 n_pre=1527 n_req=17214 n_rd=35752 n_write=19347 bw_util=0.03293
n_activity=191936 dram_eff=0.5741
bk0: 2240a 3325999i bk1: 2240a 3325017i bk2: 2240a 3325874i bk3: 2240a 3324791i bk4: 2240a 3324724i bk5: 2240a 3323484i bk6: 2240a 3324529i bk7: 2240a 3323582i bk8: 2240a 3324546i bk9: 2240a 3323041i bk10: 2192a 3324241i bk11: 2192a 3323065i bk12: 2240a 3323241i bk13: 2240a 3321318i bk14: 2244a 3324271i bk15: 2244a 3323483i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.312254
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3345956 n_nop=3287982 n_act=1452 n_pre=1436 n_req=17212 n_rd=35752 n_write=19334 bw_util=0.03293
n_activity=192889 dram_eff=0.5712
bk0: 2240a 3326705i bk1: 2240a 3325114i bk2: 2240a 3325943i bk3: 2240a 3324844i bk4: 2240a 3325417i bk5: 2240a 3324365i bk6: 2240a 3325492i bk7: 2240a 3324031i bk8: 2240a 3324268i bk9: 2240a 3323558i bk10: 2192a 3324692i bk11: 2192a 3323822i bk12: 2240a 3323903i bk13: 2240a 3322613i bk14: 2244a 3324232i bk15: 2244a 3323359i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.313545
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3345956 n_nop=3287985 n_act=1428 n_pre=1412 n_req=17231 n_rd=35752 n_write=19379 bw_util=0.03295
n_activity=193403 dram_eff=0.5701
bk0: 2240a 3325542i bk1: 2240a 3324374i bk2: 2240a 3325225i bk3: 2240a 3324276i bk4: 2240a 3325324i bk5: 2240a 3323770i bk6: 2240a 3325173i bk7: 2240a 3324402i bk8: 2240a 3324367i bk9: 2240a 3323882i bk10: 2192a 3324974i bk11: 2192a 3323113i bk12: 2240a 3323991i bk13: 2240a 3322939i bk14: 2244a 3324576i bk15: 2244a 3323549i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.315095
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3345956 n_nop=3287903 n_act=1499 n_pre=1483 n_req=17196 n_rd=35752 n_write=19319 bw_util=0.03292
n_activity=192817 dram_eff=0.5712
bk0: 2240a 3325935i bk1: 2240a 3323683i bk2: 2240a 3325131i bk3: 2240a 3324822i bk4: 2240a 3325242i bk5: 2240a 3324581i bk6: 2240a 3325144i bk7: 2240a 3324470i bk8: 2240a 3324024i bk9: 2240a 3323151i bk10: 2192a 3324849i bk11: 2192a 3323158i bk12: 2240a 3323554i bk13: 2240a 3322928i bk14: 2244a 3324678i bk15: 2244a 3323481i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.316892
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3345956 n_nop=3287801 n_act=1567 n_pre=1551 n_req=17210 n_rd=35748 n_write=19289 bw_util=0.0329
n_activity=193534 dram_eff=0.5688
bk0: 2240a 3325111i bk1: 2240a 3323871i bk2: 2240a 3325944i bk3: 2240a 3324483i bk4: 2240a 3324751i bk5: 2240a 3323251i bk6: 2240a 3325184i bk7: 2240a 3324025i bk8: 2240a 3324929i bk9: 2240a 3323519i bk10: 2192a 3324449i bk11: 2192a 3324052i bk12: 2240a 3323854i bk13: 2240a 3322434i bk14: 2244a 3324112i bk15: 2240a 3323721i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.317964

========= L2 cache stats =========
L2_cache_bank[0]: Access = 20620, Miss = 4469, Miss_rate = 0.217, Pending_hits = 6975, Reservation_fails = 3
L2_cache_bank[1]: Access = 20905, Miss = 4468, Miss_rate = 0.214, Pending_hits = 7101, Reservation_fails = 7
L2_cache_bank[2]: Access = 20570, Miss = 4469, Miss_rate = 0.217, Pending_hits = 7019, Reservation_fails = 5
L2_cache_bank[3]: Access = 20910, Miss = 4469, Miss_rate = 0.214, Pending_hits = 7054, Reservation_fails = 6
L2_cache_bank[4]: Access = 20562, Miss = 4469, Miss_rate = 0.217, Pending_hits = 6993, Reservation_fails = 5
L2_cache_bank[5]: Access = 20901, Miss = 4469, Miss_rate = 0.214, Pending_hits = 7082, Reservation_fails = 4
L2_cache_bank[6]: Access = 20556, Miss = 4469, Miss_rate = 0.217, Pending_hits = 6959, Reservation_fails = 5
L2_cache_bank[7]: Access = 20897, Miss = 4469, Miss_rate = 0.214, Pending_hits = 7077, Reservation_fails = 5
L2_cache_bank[8]: Access = 20582, Miss = 4470, Miss_rate = 0.217, Pending_hits = 7031, Reservation_fails = 4
L2_cache_bank[9]: Access = 20926, Miss = 4470, Miss_rate = 0.214, Pending_hits = 7138, Reservation_fails = 4
L2_cache_bank[10]: Access = 20583, Miss = 4469, Miss_rate = 0.217, Pending_hits = 7002, Reservation_fails = 4
L2_cache_bank[11]: Access = 20925, Miss = 4469, Miss_rate = 0.214, Pending_hits = 7142, Reservation_fails = 2
L2_cache_bank[12]: Access = 20590, Miss = 4469, Miss_rate = 0.217, Pending_hits = 7003, Reservation_fails = 10
L2_cache_bank[13]: Access = 20929, Miss = 4469, Miss_rate = 0.214, Pending_hits = 7136, Reservation_fails = 10
L2_cache_bank[14]: Access = 20586, Miss = 4469, Miss_rate = 0.217, Pending_hits = 6994, Reservation_fails = 7
L2_cache_bank[15]: Access = 20925, Miss = 4469, Miss_rate = 0.214, Pending_hits = 7080, Reservation_fails = 13
L2_cache_bank[16]: Access = 20580, Miss = 4469, Miss_rate = 0.217, Pending_hits = 7067, Reservation_fails = 6
L2_cache_bank[17]: Access = 20920, Miss = 4469, Miss_rate = 0.214, Pending_hits = 7111, Reservation_fails = 0
L2_cache_bank[18]: Access = 20578, Miss = 4469, Miss_rate = 0.217, Pending_hits = 6976, Reservation_fails = 4
L2_cache_bank[19]: Access = 20921, Miss = 4469, Miss_rate = 0.214, Pending_hits = 7154, Reservation_fails = 5
L2_cache_bank[20]: Access = 20581, Miss = 4469, Miss_rate = 0.217, Pending_hits = 7022, Reservation_fails = 4
L2_cache_bank[21]: Access = 20897, Miss = 4468, Miss_rate = 0.214, Pending_hits = 7054, Reservation_fails = 5
L2_total_cache_accesses = 456444
L2_total_cache_misses = 98318
L2_total_cache_miss_rate = 0.2154
L2_total_cache_pending_hits = 155170
L2_total_cache_reservation_fails = 118
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 170275
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 110645
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 65536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 32643
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 44157
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32768
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 118
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 10
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 341
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 13
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 346456
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 56
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 109568
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 364
L2_cache_data_port_util = 0.013
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=1270956
icnt_total_pkts_simt_to_mem=674556
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 17.0293
	minimum = 6
	maximum = 434
Network latency average = 13.2909
	minimum = 6
	maximum = 432
Slowest packet = 37679
Flit latency average = 13.1631
	minimum = 6
	maximum = 432
Slowest flit = 1056107
Fragmentation average = 7.33935e-05
	minimum = 0
	maximum = 66
Injected packet rate average = 0.00506611
	minimum = 0.00436944 (at node 8)
	maximum = 0.00580732 (at node 41)
Accepted packet rate average = 0.00506611
	minimum = 0.00436944 (at node 8)
	maximum = 0.00580732 (at node 41)
Injected flit rate average = 0.0107967
	minimum = 0.00652932 (at node 24)
	maximum = 0.0161603 (at node 37)
Accepted flit rate average= 0.0107967
	minimum = 0.00846667 (at node 34)
	maximum = 0.012817 (at node 17)
Injected packet length average = 2.13116
Accepted packet length average = 2.13116
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 17.0293 (1 samples)
	minimum = 6 (1 samples)
	maximum = 434 (1 samples)
Network latency average = 13.2909 (1 samples)
	minimum = 6 (1 samples)
	maximum = 432 (1 samples)
Flit latency average = 13.1631 (1 samples)
	minimum = 6 (1 samples)
	maximum = 432 (1 samples)
Fragmentation average = 7.33935e-05 (1 samples)
	minimum = 0 (1 samples)
	maximum = 66 (1 samples)
Injected packet rate average = 0.00506611 (1 samples)
	minimum = 0.00436944 (1 samples)
	maximum = 0.00580732 (1 samples)
Accepted packet rate average = 0.00506611 (1 samples)
	minimum = 0.00436944 (1 samples)
	maximum = 0.00580732 (1 samples)
Injected flit rate average = 0.0107967 (1 samples)
	minimum = 0.00652932 (1 samples)
	maximum = 0.0161603 (1 samples)
Accepted flit rate average = 0.0107967 (1 samples)
	minimum = 0.00846667 (1 samples)
	maximum = 0.012817 (1 samples)
Injected packet size average = 2.13116 (1 samples)
Accepted packet size average = 2.13116 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 40 min, 24 sec (2424 sec)
gpgpu_simulation_rate = 171397 (inst/sec)
gpgpu_simulation_rate = 835 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401ae2 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14calculate_tempiPfS_S_iiiiffffff' to stream 0, gridDim= (86,86,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
Destroy streams for kernel 2: size 0
kernel_name = _Z14calculate_tempiPfS_S_iiiiffffff 
kernel_launch_uid = 2 
gpu_sim_cycle = 278753
gpu_sim_insn = 415466464
gpu_ipc =    1490.4467
gpu_tot_sim_cycle = 2525003
gpu_tot_sim_insn = 830932928
gpu_tot_ipc =     329.0820
gpu_tot_issued_cta = 14792
max_total_param_size = 0
gpu_stall_dramfull = 68122
gpu_stall_icnt2sh    = 919793
partiton_reqs_in_parallel = 6124243
partiton_reqs_in_parallel_total    = 39583101
partiton_level_parallism =      21.9701
partiton_level_parallism_total  =      18.1019
partiton_reqs_in_parallel_util = 6124243
partiton_reqs_in_parallel_util_total    = 39583101
gpu_sim_cycle_parition_util = 278741
gpu_tot_sim_cycle_parition_util    = 1801081
partiton_level_parallism_util =      21.9711
partiton_level_parallism_util_total  =      21.9766
partiton_replys_in_parallel = 456024
partiton_replys_in_parallel_total    = 456444
L2_BW  =     155.0612 GB/Sec
L2_BW_total  =      34.2524 GB/Sec
gpu_total_sim_rate=211487

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 15480000
	L1I_total_cache_misses = 8688
	L1I_total_cache_miss_rate = 0.0006
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6846
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 1538368
	L1C_total_cache_misses = 2195
	L1C_total_cache_miss_rate = 0.0014
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1536173
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 2195
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 15471312
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 8688
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6846
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1538368
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 15480000
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 
distro:
19724, 24861, 24923, 24686, 24770, 24676, 24763, 19844, 19479, 24566, 24627, 24394, 24478, 24374, 24469, 19585, 19228, 24248, 24309, 24085, 24156, 24066, 24146, 19345, 19118, 23905, 23962, 23736, 23823, 23732, 23819, 19090, 18861, 23576, 23643, 23246, 23351, 23232, 23347, 18728, 18619, 23283, 23336, 23115, 23182, 23107, 23178, 18588, 18864, 23608, 23646, 23269, 23353, 23234, 23343, 18744, 
gpgpu_n_tot_thrd_icount = 970652416
gpgpu_n_tot_w_icount = 30332888
gpgpu_n_stall_shd_mem = 737805
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 692912
gpgpu_n_mem_write_global = 219136
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 56
gpgpu_n_load_insn  = 7441984
gpgpu_n_store_insn = 2097152
gpgpu_n_shmem_insn = 49880648
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 49227776
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 666508
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 66411
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1063302	W0_Idle:41326713	W0_Scoreboard:48533045	W1:0	W2:0	W3:0	W4:0	W5:17000	W6:0	W7:0	W8:56320	W9:0	W10:51200	W11:0	W12:25916	W13:17000	W14:1428000	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:7035584	W25:0	W26:51200	W27:0	W28:6575100	W29:0	W30:0	W31:0	W32:15075568
traffic_breakdown_coretomem[CONST_ACC_R] = 448 {8:56,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5543296 {8:692912,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 15712256 {40:88064,72:88064,136:43008,}
traffic_breakdown_coretomem[INST_ACC_R] = 2912 {8:364,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4032 {72:56,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 57571712 {40:229152,72:229152,136:234608,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1753088 {8:219136,}
traffic_breakdown_memtocore[INST_ACC_R] = 49504 {136:364,}
maxmrqlatency = 629 
maxdqlatency = 0 
maxmflatency = 125525 
averagemflatency = 2970 
max_icnt2mem_latency = 125280 
max_icnt2sh_latency = 2525002 
mrq_lat_table:242570 	15116 	15007 	30945 	32100 	23236 	13080 	9594 	8758 	258 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	636903 	226266 	3497 	166 	3119 	1740 	3873 	6105 	20148 	10287 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	3 	575615 	146459 	8483 	1769 	125661 	8652 	385 	8 	387 	2903 	1742 	3870 	7637 	18607 	10287 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	234500 	297275 	148915 	12151 	127 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	12840 	14659 	82069 	109568 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	934 	71 	6 	3 	18 	9 	11 	18 	30 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        69        70        69        70        65        65        69        70        69        70        65        66        68        66        69        70 
dram[1]:        69        70        69        70        66        67        69        70        69        70        67        65        68        65        69        70 
dram[2]:        69        70        69        70        65        66        69        70        69        70        65        67        66        66        69        70 
dram[3]:        69        70        69        70        65        63        69        70        69        70        65        66        65        65        69        70 
dram[4]:        69        70        69        70        66        66        69        70        69        70        66        65        66        64        69        70 
dram[5]:        69        70        69        70        66        67        69        70        69        70        68        68        67        69        69        70 
dram[6]:        69        70        69        70        65        64        69        70        69        70        69        67        69        65        69        70 
dram[7]:        69        70        69        70        67        67        69        70        69        70        68        69        66        66        69        70 
dram[8]:        69        70        69        70        63        64        69        70        69        70        69        69        65        67        69        70 
dram[9]:        69        70        69        70        68        64        69        70        69        70        67        69        64        65        69        70 
dram[10]:        69        70        69        70        66        68        69        70        69        70        68        68        67        66        69        70 
maximum service time to same row:
dram[0]:    253439    253290    376571    376556    375217    374612    384989    384726    379290    379238    378622    249141    248632    253064    250051    249605 
dram[1]:    253204    253384    376487    376393    374753    374862    384727    384727    379422    379351    249075    249204    254208    248564    250124    250143 
dram[2]:    253403    253406    376419    376494    374589    374573    384648    384683    379415    379269    248789    248915    248766    248571    250034    250081 
dram[3]:    253350    253362    376550    376379    374611    374573    384678    384625    379196    379248    248542    248518    248779    248585    250082    250100 
dram[4]:    253638    253661    376569    376519    374229    374234    384885    384718    379374    379414    249014    248455    248616    248566    250047    250066 
dram[5]:    253439    253290    376600    376488    375210    374806    384730    384713    379324    379299    248299    253970    248623    253106    250067    250075 
dram[6]:    253204    253386    376419    376479    374779    374621    385091    384739    379297    379273    378179    245919    259407    253047    250047    250130 
dram[7]:    251348    253377    376478    376398    374588    374825    384648    384691    379324    379114    248450    245633    248770    253531    250123    250140 
dram[8]:    253421    253442    376419    376249    374605    374323    384702    384636    379205    379188    245792    245577    248785    248561    250052    250076 
dram[9]:    253560    253413    376571    376519    374218    374548    384888    384722    379105    379144    248827    245918    248637    248581    250082    250101 
dram[10]:    258847    258844    376496    376490    374765    374797    384696    384741    379142    379126    245767    251215    248623    248574    250041    250068 
average row accesses per activate:
dram[0]:  7.524138  7.591065  6.894081  6.832818  7.035256  6.570149  6.987382  6.756024  6.159664  6.154062  7.258278  6.661632  6.138965  6.440341  7.075472  6.829341 
dram[1]:  8.055350  7.559727  7.255738  6.937304  7.150327  6.936709  7.587031  7.050314  6.154062  6.516321  6.784616  6.600000  6.209366  6.465714  6.750751  7.154088 
dram[2]:  8.369231  7.498305  6.905956  7.339934  7.354515  7.210526  6.827160  7.220065  6.208451  6.319885  6.659638  6.737805  6.484241  7.074766  7.779310  7.144654 
dram[3]:  7.848375  7.635739  7.083067  7.389262  7.748227  7.076923  7.236842  7.385382  6.440233  6.239316  6.924290  6.708207  6.666667  6.735119  7.275641  7.718644 
dram[4]:  7.637630  7.253290  7.172078  7.132258  7.577855  7.256579  6.921630  7.066456  6.010929  6.426900  6.847352  7.083067  6.558479  7.006173  7.056604  6.957447 
dram[5]:  7.221122  7.410000  6.800613  6.782208  6.939873  6.968454  6.937304  7.015674  5.983651  6.046961  7.250000  6.977987  6.371105  6.353932  6.664689  6.829851 
dram[6]:  7.934546  7.251634  7.559727  7.086538  6.864780  6.519403  7.327815  7.242718  6.262857  6.238636  7.239344  6.709480  5.947090  6.484331  6.996904  7.144201 
dram[7]:  8.490273  7.406040  7.145631  7.060510  7.263158  7.116883  7.429530  7.531987  6.405248  6.488166  7.070740  6.884735  6.370787  6.792793  7.309446  7.084112 
dram[8]:  7.524138  7.484746  7.135484  7.427609  7.482993  6.996835  7.276316  7.285246  6.443149  6.458824  7.103560  7.185065  6.622419  6.595930  7.558139  6.879154 
dram[9]:  7.032258  7.099359  7.177993  7.229508  7.390573  6.927900  7.175896  6.925234  6.377522  6.510386  6.987301  7.241830  6.436781  6.935385  7.274194  7.163009 
dram[10]:  6.893082  6.940439  6.931250  6.668674  6.641337  6.763803  6.706060  7.170968  6.280000  6.286533  7.360000  7.198052  6.084239  6.494253  6.968944  6.591954 
average row locality = 390664/56338 = 6.934289
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1121      1120      1120      1120      1120      1120      1120      1120      1120      1120      1096      1096      1120      1120      1120      1120 
dram[1]:      1120      1120      1120      1120      1120      1120      1120      1120      1120      1120      1098      1098      1120      1120      1120      1120 
dram[2]:      1120      1120      1120      1120      1120      1120      1120      1120      1120      1120      1098      1098      1120      1120      1120      1120 
dram[3]:      1120      1120      1120      1120      1120      1120      1120      1120      1120      1120      1098      1098      1120      1120      1120      1120 
dram[4]:      1120      1120      1120      1120      1120      1120      1120      1120      1120      1120      1098      1098      1120      1120      1121      1121 
dram[5]:      1120      1120      1120      1120      1120      1120      1120      1120      1120      1120      1096      1096      1120      1120      1121      1121 
dram[6]:      1120      1120      1120      1120      1120      1120      1120      1120      1120      1120      1096      1096      1120      1120      1121      1121 
dram[7]:      1120      1120      1120      1120      1120      1120      1120      1120      1120      1120      1096      1096      1120      1120      1121      1121 
dram[8]:      1120      1120      1120      1120      1120      1120      1120      1120      1120      1120      1096      1096      1120      1120      1121      1121 
dram[9]:      1120      1120      1120      1120      1120      1120      1120      1120      1120      1120      1096      1096      1120      1120      1121      1121 
dram[10]:      1120      1120      1120      1120      1120      1120      1120      1120      1120      1120      1096      1096      1120      1120      1121      1120 
total reads: 196622
bank skew: 1121/1096 = 1.02
chip skew: 17878/17873 = 1.00
number of total write accesses:
dram[0]:      1061      1089      1093      1087      1075      1081      1095      1123      1079      1077      1096      1109      1133      1147      1130      1161 
dram[1]:      1063      1095      1093      1093      1068      1072      1103      1122      1077      1076      1107      1113      1134      1143      1128      1155 
dram[2]:      1056      1092      1083      1104      1079      1072      1092      1111      1084      1073      1113      1112      1143      1151      1136      1152 
dram[3]:      1054      1102      1097      1082      1065      1088      1080      1103      1089      1070      1097      1109      1120      1143      1150      1157 
dram[4]:      1072      1085      1089      1091      1070      1086      1088      1113      1080      1078      1100      1119      1123      1150      1123      1168 
dram[5]:      1068      1103      1097      1091      1073      1089      1093      1118      1076      1069      1108      1123      1129      1142      1125      1167 
dram[6]:      1062      1099      1095      1091      1063      1064      1093      1118      1072      1076      1112      1098      1128      1156      1139      1158 
dram[7]:      1062      1087      1088      1097      1088      1072      1094      1117      1077      1073      1103      1114      1148      1142      1123      1153 
dram[8]:      1062      1088      1092      1086      1080      1091      1092      1102      1090      1076      1099      1117      1125      1149      1154      1156 
dram[9]:      1060      1095      1098      1085      1075      1090      1083      1103      1093      1074      1105      1120      1120      1134      1134      1164 
dram[10]:      1072      1094      1098      1094      1065      1085      1093      1103      1078      1074      1112      1121      1119      1140      1123      1174 
total reads: 194042
bank skew: 1174/1054 = 1.11
chip skew: 17671/17606 = 1.00
average mf latency per bank:
dram[0]:       9161      9145      8765      8983      7256      7222      8787      8805      3746      3697      4035      4034      6632      6663      6669      6564
dram[1]:       9294      9225      8749      8815      7445      7458      8754      8818      3797      3637      4122      4083      6708      6776      6671      6593
dram[2]:       9416      9309      8931      8833      7220      7418      8885      8886      3686      3501      4091      4095      6799      6888      6774      6846
dram[3]:       9462      9251      8750      8836      7344      7090      8822      8744      3705      3587      4117      4029      6830      6855      6911      6766
dram[4]:       9315      9174      8296      8166      7576      7646      8651      8562      3717      3582      3951      3692      6875      6768      7019      6799
dram[5]:       9277      9304      8111      8201      7693      7722      8445      8431      3797      3730      3550      3499      6763      6798      6735      6528
dram[6]:       9600      9493      8380      8552      7760      7634      8585      8677      3866      3761      4138      4302      6774      6845      6477      6485
dram[7]:       9628      9601      8483      8401      7609      7891      8983      9086      3807      3577      4279      4308      6930      7045      6546      6525
dram[8]:       9757      9655      8498      8531      7525      7465      9014      8989      3672      3519      4341      4271      7007      7050      6838      6843
dram[9]:       9720      9445      8196      8275      7401      7185      8870      8749      3646      3537      4272      4174      7028      6982      6988      6869
dram[10]:       9085      8936      8138      8154      7365      7504      8703      8721      3569      3437      4340      4303      6947      6790      7056      6798
maximum mf latency per bank:
dram[0]:     123557    123551    124230    123960    124135    124064    124346    124263    124083    123960    125482    125300    123924    123985    123771    123610
dram[1]:     123460    123489    123973    123991    124286    124210    124299    124337    124031    123961    125499    125305    123881    123986    123780    123707
dram[2]:     123497    123571    124087    124003    124260    124145    124310    124340    124013    123984    125294    125487    123875    123984    123854    123818
dram[3]:     123552    123594    124194    124141    124343    124230    124334    124248    124018    124017    125482    125483    123873    123997    123846    123965
dram[4]:     123579    123486    124131    124103    124306    124268    124312    124329    124080    124088    125500    125424    123957    124006    123842    123691
dram[5]:     123565    123557    124034    123988    124201    124126    124332    124214    124064    124001    125416    125490    123931    123974    123789    123639
dram[6]:     123509    123664    124011    124009    124118    124124    124305    124330    124042    124030    125508    125271    123880    123941    123735    123722
dram[7]:     123534    123583    124075    123993    124331    124253    124302    124343    124043    123965    125296    125470    123879    123980    123882    123903
dram[8]:     123598    123636    124126    124092    124439    124250    124366    124258    124048    124061    125491    125487    123879    124016    123824    123976
dram[9]:     123688    123530    124107    124080    124360    124305    124249    124296    124072    124071    125514    125425    123797    123878    123749    123564
dram[10]:     123644    123547    124034    124019    124203    124171    124296    124303    124079    123975    125525    125494    123941    123961    123712    123493
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3863558 n_nop=3740023 n_act=5240 n_pre=5224 n_req=35509 n_rd=71492 n_write=41579 bw_util=0.05853
n_activity=431879 dram_eff=0.5236
bk0: 4484a 3819648i bk1: 4480a 3818899i bk2: 4480a 3820574i bk3: 4480a 3818682i bk4: 4480a 3820636i bk5: 4480a 3817519i bk6: 4480a 3820073i bk7: 4480a 3818464i bk8: 4480a 3818903i bk9: 4480a 3817036i bk10: 4384a 3820128i bk11: 4384a 3818227i bk12: 4480a 3816325i bk13: 4480a 3814759i bk14: 4480a 3817520i bk15: 4480a 3815605i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.354643
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3863558 n_nop=3740265 n_act=5139 n_pre=5123 n_req=35518 n_rd=71504 n_write=41527 bw_util=0.05851
n_activity=430997 dram_eff=0.5245
bk0: 4480a 3820119i bk1: 4480a 3819606i bk2: 4480a 3818960i bk3: 4480a 3818416i bk4: 4480a 3819955i bk5: 4480a 3817657i bk6: 4480a 3820680i bk7: 4480a 3818064i bk8: 4480a 3817774i bk9: 4480a 3817730i bk10: 4392a 3819685i bk11: 4392a 3817780i bk12: 4480a 3815960i bk13: 4480a 3814908i bk14: 4480a 3816715i bk15: 4480a 3816535i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.361591
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3863558 n_nop=3740374 n_act=5053 n_pre=5037 n_req=35529 n_rd=71504 n_write=41590 bw_util=0.05854
n_activity=432815 dram_eff=0.5226
bk0: 4480a 3822819i bk1: 4480a 3819018i bk2: 4480a 3819776i bk3: 4480a 3818134i bk4: 4480a 3820670i bk5: 4480a 3819681i bk6: 4480a 3820107i bk7: 4480a 3819233i bk8: 4480a 3820154i bk9: 4480a 3819149i bk10: 4392a 3818999i bk11: 4392a 3817231i bk12: 4480a 3816517i bk13: 4480a 3816189i bk14: 4480a 3819123i bk15: 4480a 3816536i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.357202
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3863558 n_nop=3740603 n_act=4997 n_pre=4981 n_req=35482 n_rd=71504 n_write=41473 bw_util=0.05848
n_activity=432173 dram_eff=0.5228
bk0: 4480a 3820865i bk1: 4480a 3818039i bk2: 4480a 3819952i bk3: 4480a 3819090i bk4: 4480a 3821969i bk5: 4480a 3818861i bk6: 4480a 3819472i bk7: 4480a 3819045i bk8: 4480a 3820189i bk9: 4480a 3817705i bk10: 4392a 3819249i bk11: 4392a 3818421i bk12: 4480a 3816172i bk13: 4480a 3816096i bk14: 4480a 3818153i bk15: 4480a 3816928i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.363573
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3863558 n_nop=3740379 n_act=5092 n_pre=5076 n_req=35513 n_rd=71512 n_write=41499 bw_util=0.0585
n_activity=431855 dram_eff=0.5234
bk0: 4480a 3820077i bk1: 4480a 3817751i bk2: 4480a 3820940i bk3: 4480a 3818772i bk4: 4480a 3820013i bk5: 4480a 3817871i bk6: 4480a 3820644i bk7: 4480a 3818493i bk8: 4480a 3818437i bk9: 4480a 3817867i bk10: 4392a 3819019i bk11: 4392a 3817533i bk12: 4480a 3817619i bk13: 4480a 3816024i bk14: 4484a 3818212i bk15: 4484a 3815963i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.364526
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3863558 n_nop=3739974 n_act=5258 n_pre=5242 n_req=35545 n_rd=71496 n_write=41588 bw_util=0.05854
n_activity=433347 dram_eff=0.5219
bk0: 4480a 3820086i bk1: 4480a 3817796i bk2: 4480a 3820228i bk3: 4480a 3818805i bk4: 4480a 3819826i bk5: 4480a 3817422i bk6: 4480a 3820217i bk7: 4480a 3818599i bk8: 4480a 3818438i bk9: 4480a 3817219i bk10: 4384a 3819918i bk11: 4384a 3818253i bk12: 4480a 3817864i bk13: 4480a 3814467i bk14: 4484a 3817803i bk15: 4484a 3816721i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.359788
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3863558 n_nop=3740196 n_act=5155 n_pre=5139 n_req=35498 n_rd=71496 n_write=41572 bw_util=0.05853
n_activity=431754 dram_eff=0.5238
bk0: 4480a 3821348i bk1: 4480a 3818928i bk2: 4480a 3820994i bk3: 4480a 3819111i bk4: 4480a 3819891i bk5: 4480a 3817356i bk6: 4480a 3820333i bk7: 4480a 3818485i bk8: 4480a 3819129i bk9: 4480a 3817336i bk10: 4384a 3819849i bk11: 4384a 3817906i bk12: 4480a 3816632i bk13: 4480a 3814409i bk14: 4484a 3817672i bk15: 4484a 3815937i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.355918
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3863558 n_nop=3740491 n_act=5015 n_pre=4999 n_req=35512 n_rd=71496 n_write=41557 bw_util=0.05852
n_activity=432281 dram_eff=0.5231
bk0: 4480a 3821710i bk1: 4480a 3818935i bk2: 4480a 3821051i bk3: 4480a 3819291i bk4: 4480a 3820466i bk5: 4480a 3819491i bk6: 4480a 3820775i bk7: 4480a 3818630i bk8: 4480a 3819015i bk9: 4480a 3817560i bk10: 4384a 3820656i bk11: 4384a 3818083i bk12: 4480a 3816435i bk13: 4480a 3815518i bk14: 4484a 3817888i bk15: 4484a 3816326i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.360281
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3863558 n_nop=3740467 n_act=5026 n_pre=5010 n_req=35533 n_rd=71496 n_write=41559 bw_util=0.05852
n_activity=433052 dram_eff=0.5221
bk0: 4480a 3821085i bk1: 4480a 3818298i bk2: 4480a 3820757i bk3: 4480a 3818659i bk4: 4480a 3820861i bk5: 4480a 3818375i bk6: 4480a 3820215i bk7: 4480a 3819201i bk8: 4480a 3819319i bk9: 4480a 3818598i bk10: 4384a 3820205i bk11: 4384a 3817258i bk12: 4480a 3817048i bk13: 4480a 3816003i bk14: 4484a 3818389i bk15: 4484a 3816067i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.359005
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3863558 n_nop=3740368 n_act=5087 n_pre=5071 n_req=35507 n_rd=71496 n_write=41536 bw_util=0.05851
n_activity=432170 dram_eff=0.5231
bk0: 4480a 3820453i bk1: 4480a 3817051i bk2: 4480a 3820223i bk3: 4480a 3819356i bk4: 4480a 3820819i bk5: 4480a 3819174i bk6: 4480a 3820583i bk7: 4480a 3818390i bk8: 4480a 3819158i bk9: 4480a 3818063i bk10: 4384a 3819664i bk11: 4384a 3817783i bk12: 4480a 3816598i bk13: 4480a 3815688i bk14: 4484a 3818178i bk15: 4484a 3816277i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.363857
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3863558 n_nop=3740010 n_act=5277 n_pre=5261 n_req=35518 n_rd=71492 n_write=41518 bw_util=0.0585
n_activity=433869 dram_eff=0.5209
bk0: 4480a 3820070i bk1: 4480a 3816548i bk2: 4480a 3820899i bk3: 4480a 3818717i bk4: 4480a 3819968i bk5: 4480a 3817067i bk6: 4480a 3820444i bk7: 4480a 3818601i bk8: 4480a 3819412i bk9: 4480a 3817842i bk10: 4384a 3820222i bk11: 4384a 3818669i bk12: 4480a 3816439i bk13: 4480a 3815919i bk14: 4484a 3818396i bk15: 4480a 3815973i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.362591

========= L2 cache stats =========
L2_cache_bank[0]: Access = 41184, Miss = 8937, Miss_rate = 0.217, Pending_hits = 15117, Reservation_fails = 11
L2_cache_bank[1]: Access = 41810, Miss = 8936, Miss_rate = 0.214, Pending_hits = 15460, Reservation_fails = 18
L2_cache_bank[2]: Access = 41138, Miss = 8938, Miss_rate = 0.217, Pending_hits = 15249, Reservation_fails = 11
L2_cache_bank[3]: Access = 41815, Miss = 8938, Miss_rate = 0.214, Pending_hits = 15442, Reservation_fails = 16
L2_cache_bank[4]: Access = 41118, Miss = 8938, Miss_rate = 0.217, Pending_hits = 15123, Reservation_fails = 11
L2_cache_bank[5]: Access = 41798, Miss = 8938, Miss_rate = 0.214, Pending_hits = 15492, Reservation_fails = 14
L2_cache_bank[6]: Access = 41110, Miss = 8938, Miss_rate = 0.217, Pending_hits = 15146, Reservation_fails = 14
L2_cache_bank[7]: Access = 41793, Miss = 8938, Miss_rate = 0.214, Pending_hits = 15454, Reservation_fails = 15
L2_cache_bank[8]: Access = 41136, Miss = 8939, Miss_rate = 0.217, Pending_hits = 15166, Reservation_fails = 8
L2_cache_bank[9]: Access = 41823, Miss = 8939, Miss_rate = 0.214, Pending_hits = 15590, Reservation_fails = 9
L2_cache_bank[10]: Access = 41141, Miss = 8937, Miss_rate = 0.217, Pending_hits = 15134, Reservation_fails = 11
L2_cache_bank[11]: Access = 41826, Miss = 8937, Miss_rate = 0.214, Pending_hits = 15559, Reservation_fails = 7
L2_cache_bank[12]: Access = 41157, Miss = 8937, Miss_rate = 0.217, Pending_hits = 15172, Reservation_fails = 16
L2_cache_bank[13]: Access = 41834, Miss = 8937, Miss_rate = 0.214, Pending_hits = 15518, Reservation_fails = 14
L2_cache_bank[14]: Access = 41145, Miss = 8937, Miss_rate = 0.217, Pending_hits = 15110, Reservation_fails = 13
L2_cache_bank[15]: Access = 41823, Miss = 8937, Miss_rate = 0.214, Pending_hits = 15473, Reservation_fails = 21
L2_cache_bank[16]: Access = 41131, Miss = 8937, Miss_rate = 0.217, Pending_hits = 15236, Reservation_fails = 19
L2_cache_bank[17]: Access = 41813, Miss = 8937, Miss_rate = 0.214, Pending_hits = 15465, Reservation_fails = 6
L2_cache_bank[18]: Access = 41129, Miss = 8937, Miss_rate = 0.217, Pending_hits = 15159, Reservation_fails = 9
L2_cache_bank[19]: Access = 41814, Miss = 8937, Miss_rate = 0.214, Pending_hits = 15548, Reservation_fails = 11
L2_cache_bank[20]: Access = 41135, Miss = 8937, Miss_rate = 0.217, Pending_hits = 15152, Reservation_fails = 11
L2_cache_bank[21]: Access = 41795, Miss = 8936, Miss_rate = 0.214, Pending_hits = 15514, Reservation_fails = 11
L2_total_cache_accesses = 912468
L2_total_cache_misses = 196622
L2_total_cache_miss_rate = 0.2155
L2_total_cache_pending_hits = 337279
L2_total_cache_reservation_fails = 276
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 322272
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 239568
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 131072
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 56257
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 97343
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 65536
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 274
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 10
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 341
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 13
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 692912
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 56
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 219136
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 364
L2_cache_data_port_util = 0.020
L2_cache_fill_port_util = 0.017

icnt_total_pkts_mem_to_simt=2539924
icnt_total_pkts_simt_to_mem=1348692
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 14.1235
	minimum = 6
	maximum = 532
Network latency average = 11.8198
	minimum = 6
	maximum = 354
Slowest packet = 924097
Flit latency average = 11.7807
	minimum = 6
	maximum = 354
Slowest flit = 1967703
Fragmentation average = 0.00028288
	minimum = 0
	maximum = 256
Injected packet rate average = 0.032719
	minimum = 0.027989 (at node 3)
	maximum = 0.0374975 (at node 29)
Accepted packet rate average = 0.032719
	minimum = 0.027989 (at node 3)
	maximum = 0.0374975 (at node 29)
Injected flit rate average = 0.0697073
	minimum = 0.0422024 (at node 3)
	maximum = 0.104258 (at node 41)
Accepted flit rate average= 0.0697073
	minimum = 0.0547225 (at node 46)
	maximum = 0.0823169 (at node 20)
Injected packet length average = 2.13048
Accepted packet length average = 2.13048
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.5764 (2 samples)
	minimum = 6 (2 samples)
	maximum = 483 (2 samples)
Network latency average = 12.5554 (2 samples)
	minimum = 6 (2 samples)
	maximum = 393 (2 samples)
Flit latency average = 12.4719 (2 samples)
	minimum = 6 (2 samples)
	maximum = 393 (2 samples)
Fragmentation average = 0.000178137 (2 samples)
	minimum = 0 (2 samples)
	maximum = 161 (2 samples)
Injected packet rate average = 0.0188925 (2 samples)
	minimum = 0.0161792 (2 samples)
	maximum = 0.0216524 (2 samples)
Accepted packet rate average = 0.0188925 (2 samples)
	minimum = 0.0161792 (2 samples)
	maximum = 0.0216524 (2 samples)
Injected flit rate average = 0.040252 (2 samples)
	minimum = 0.0243659 (2 samples)
	maximum = 0.0602089 (2 samples)
Accepted flit rate average = 0.040252 (2 samples)
	minimum = 0.0315946 (2 samples)
	maximum = 0.0475669 (2 samples)
Injected packet size average = 2.13058 (2 samples)
Accepted packet size average = 2.13058 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 5 min, 29 sec (3929 sec)
gpgpu_simulation_rate = 211487 (inst/sec)
gpgpu_simulation_rate = 642 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401ae2 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14calculate_tempiPfS_S_iiiiffffff' to stream 0, gridDim= (86,86,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
Destroy streams for kernel 3: size 0
kernel_name = _Z14calculate_tempiPfS_S_iiiiffffff 
kernel_launch_uid = 3 
gpu_sim_cycle = 278280
gpu_sim_insn = 415466464
gpu_ipc =    1492.9800
gpu_tot_sim_cycle = 3025433
gpu_tot_sim_insn = 1246399392
gpu_tot_ipc =     411.9739
gpu_tot_issued_cta = 22188
max_total_param_size = 0
gpu_stall_dramfull = 75455
gpu_stall_icnt2sh    = 1155366
partiton_reqs_in_parallel = 6114827
partiton_reqs_in_parallel_total    = 45707344
partiton_level_parallism =      21.9736
partiton_level_parallism_total  =      17.1288
partiton_reqs_in_parallel_util = 6114827
partiton_reqs_in_parallel_util_total    = 45707344
gpu_sim_cycle_parition_util = 278280
gpu_tot_sim_cycle_parition_util    = 2079822
partiton_level_parallism_util =      21.9736
partiton_level_parallism_util_total  =      21.9762
partiton_replys_in_parallel = 456024
partiton_replys_in_parallel_total    = 912468
L2_BW  =     155.3248 GB/Sec
L2_BW_total  =      42.8736 GB/Sec
gpu_total_sim_rate=225347

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 23220000
	L1I_total_cache_misses = 8688
	L1I_total_cache_miss_rate = 0.0004
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6846
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 2307552
	L1C_total_cache_misses = 2195
	L1C_total_cache_miss_rate = 0.0010
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 2305357
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 2195
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 23211312
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 8688
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6846
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 2307552
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 23220000
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 
distro:
29220, 36829, 36927, 36648, 36773, 36640, 36762, 29437, 28975, 36526, 36632, 36197, 36336, 36178, 36318, 29099, 28721, 36215, 36310, 35899, 36005, 35873, 35988, 28857, 28603, 35849, 35952, 35523, 35666, 35507, 35655, 28577, 28419, 35513, 35625, 35016, 35182, 35008, 35166, 28214, 28181, 35215, 35324, 34880, 35015, 34866, 35006, 28079, 28164, 35220, 35308, 34855, 35018, 34829, 35009, 28057, 
gpgpu_n_tot_thrd_icount = 1455978624
gpgpu_n_tot_w_icount = 45499332
gpgpu_n_stall_shd_mem = 1082808
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1039368
gpgpu_n_mem_write_global = 328704
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 56
gpgpu_n_load_insn  = 11162976
gpgpu_n_store_insn = 3145728
gpgpu_n_shmem_insn = 74820972
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 73841664
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1011511
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 66411
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1586411	W0_Idle:41641745	W0_Scoreboard:50504556	W1:0	W2:0	W3:0	W4:0	W5:25500	W6:0	W7:0	W8:84480	W9:0	W10:76800	W11:0	W12:38874	W13:25500	W14:2142000	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:10553376	W25:0	W26:76800	W27:0	W28:9862650	W29:0	W30:0	W31:0	W32:22613352
traffic_breakdown_coretomem[CONST_ACC_R] = 448 {8:56,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8314944 {8:1039368,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 23568384 {40:132096,72:132096,136:64512,}
traffic_breakdown_coretomem[INST_ACC_R] = 2912 {8:364,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4032 {72:56,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 86357568 {40:343728,72:343728,136:351912,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2629632 {8:328704,}
traffic_breakdown_memtocore[INST_ACC_R] = 49504 {136:364,}
maxmrqlatency = 645 
maxdqlatency = 0 
maxmflatency = 125525 
averagemflatency = 2047 
max_icnt2mem_latency = 125280 
max_icnt2sh_latency = 3025432 
mrq_lat_table:391065 	22326 	22244 	47022 	43789 	29089 	14714 	10051 	9552 	511 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1015046 	303147 	4496 	167 	3119 	1740 	3873 	6105 	20148 	10287 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	5 	928234 	244904 	11577 	2304 	126459 	9173 	395 	8 	387 	2903 	1742 	3870 	7637 	18607 	10287 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	373792 	445198 	203955 	16325 	154 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	12840 	14659 	82069 	219136 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1480 	76 	6 	3 	18 	9 	11 	18 	30 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        69        70        69        70        65        65        69        70        69        70        65        66        68        66        69        70 
dram[1]:        69        70        69        70        66        67        69        70        69        70        67        65        68        65        69        70 
dram[2]:        69        70        69        70        65        66        69        70        69        70        65        67        66        66        69        70 
dram[3]:        69        70        69        70        65        63        69        70        69        70        65        66        65        65        69        70 
dram[4]:        69        70        69        70        66        66        69        70        69        70        66        65        66        64        69        70 
dram[5]:        69        70        69        70        66        67        69        70        69        70        68        68        67        69        69        70 
dram[6]:        69        70        69        70        65        64        69        70        69        70        69        67        69        65        69        70 
dram[7]:        69        70        69        70        67        67        69        70        69        70        68        69        66        66        69        70 
dram[8]:        69        70        69        70        63        64        69        70        69        70        69        69        65        67        69        70 
dram[9]:        69        70        69        70        68        64        69        70        69        70        67        69        64        65        69        70 
dram[10]:        69        70        69        70        66        68        69        70        69        70        68        68        67        66        69        70 
maximum service time to same row:
dram[0]:    253439    253290    376571    376556    375217    374612    384989    384726    379290    379238    378622    249141    248632    253064    250051    249605 
dram[1]:    253204    253384    376487    376393    374753    374862    384727    384727    379422    379351    249075    249204    254208    248564    250124    250143 
dram[2]:    253403    253406    376419    376494    374589    374573    384648    384683    379415    379269    248789    248915    248766    248571    250034    250081 
dram[3]:    253350    253362    376550    376379    374611    374573    384678    384625    379196    379248    248542    248518    248779    248585    250082    250100 
dram[4]:    253638    253661    376569    376519    374229    374234    384885    384718    379374    379414    249014    248455    248616    248566    250047    250066 
dram[5]:    253439    253290    376600    376488    375210    374806    384730    384713    379324    379299    248299    253970    248623    253106    250067    250075 
dram[6]:    253204    253386    376419    376479    374779    374621    385091    384739    379297    379273    378179    245919    259407    253047    250047    250130 
dram[7]:    251348    253377    376478    376398    374588    374825    384648    384691    379324    379114    248450    245633    248770    253531    250123    250140 
dram[8]:    253421    253442    376419    376249    374605    374323    384702    384636    379205    379188    245792    245577    248785    248561    250052    250076 
dram[9]:    253560    253413    376571    376519    374218    374548    384888    384722    379105    379144    248827    245918    248637    248581    250082    250101 
dram[10]:    258847    258844    376496    376490    374765    374797    384696    384741    379142    379126    245767    251215    248623    248574    250041    250068 
average row accesses per activate:
dram[0]:  7.325943  7.214286  7.000000  7.211329  7.175705  6.616302  7.148620  6.920408  6.597633  6.644970  7.117773  6.842536  6.535373  6.748527  7.287257  7.110187 
dram[1]:  8.110565  7.780886  7.651270  7.281319  7.155844  6.935146  7.763218  7.500000  6.800407  7.140725  7.070064  6.948347  6.742126  6.822355  7.246781  7.547462 
dram[2]:  8.416880  7.819249  7.617512  7.681293  7.357778  7.457399  7.348684  7.842227  6.835031  6.868313  7.172043  7.263499  6.906883  7.678571  8.306373  7.837156 
dram[3]:  7.759434  7.814988  7.551253  7.668213  7.564220  7.277899  7.868545  8.110577  6.997917  6.972917  7.165948  7.014644  7.264392  7.384946  8.126794  8.369193 
dram[4]:  7.433708  7.133333  7.487585  7.519274  7.546911  7.258696  7.595023  7.533482  6.533074  6.825558  7.046610  7.197849  7.008231  7.447084  7.495555  7.457516 
dram[5]:  7.034042  7.143469  6.945493  7.168831  6.997881  6.878351  7.403084  7.208955  6.393130  6.477842  7.219089  7.061182  6.589942  6.554493  6.867617  6.991837 
dram[6]:  8.041363  7.376652  7.878860  7.392857  6.926471  6.726166  7.744240  7.572707  6.804081  6.783401  7.234783  7.065539  6.412758  6.798817  7.360869  7.523077 
dram[7]:  8.591146  7.818823  7.682135  7.558086  7.391111  7.321586  7.912941  8.090909  6.964657  7.008386  7.459641  7.287879  6.834332  7.318376  7.810185  7.812786 
dram[8]:  7.527397  7.654378  7.720280  7.492064  7.328918  7.167742  7.739631  7.992891  7.054507  7.142857  7.321586  7.410596  7.062112  7.248945  8.195181  7.587583 
dram[9]:  7.072961  7.046512  7.432735  7.513575  7.231947  7.108742  7.774942  7.472284  6.695219  6.838776  7.300438  7.424779  6.983573  7.247357  7.768349  7.558499 
dram[10]:  6.810699  7.067797  7.133333  6.898129  6.645161  6.715726  7.080169  7.388158  6.576470  6.689861  7.301970  7.410200  6.348315  6.656977  7.101053  6.852000 
average row locality = 590363/81460 = 7.247275
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1681      1680      1680      1680      1680      1680      1680      1680      1680      1680      1644      1644      1680      1680      1680      1680 
dram[1]:      1680      1680      1680      1680      1680      1680      1680      1680      1680      1680      1647      1647      1680      1680      1680      1680 
dram[2]:      1680      1680      1680      1680      1680      1680      1680      1680      1680      1680      1647      1647      1680      1680      1680      1680 
dram[3]:      1680      1680      1680      1680      1680      1680      1680      1680      1680      1680      1647      1647      1680      1680      1680      1680 
dram[4]:      1680      1680      1680      1680      1680      1680      1680      1680      1680      1680      1647      1647      1680      1680      1681      1681 
dram[5]:      1680      1680      1680      1680      1680      1680      1680      1680      1680      1680      1644      1644      1680      1680      1681      1681 
dram[6]:      1680      1680      1680      1680      1680      1680      1680      1680      1680      1680      1644      1644      1680      1680      1681      1681 
dram[7]:      1680      1680      1680      1680      1680      1680      1680      1680      1680      1680      1644      1644      1680      1680      1681      1681 
dram[8]:      1680      1680      1680      1680      1680      1680      1680      1680      1680      1680      1644      1644      1680      1680      1681      1681 
dram[9]:      1680      1680      1680      1680      1680      1680      1680      1680      1680      1680      1644      1644      1680      1680      1681      1681 
dram[10]:      1680      1680      1680      1680      1680      1680      1680      1680      1680      1680      1644      1644      1680      1680      1681      1680 
total reads: 294926
bank skew: 1681/1644 = 1.02
chip skew: 26816/26809 = 1.00
number of total write accesses:
dram[0]:      1623      1653      1631      1630      1628      1648      1687      1711      1665      1689      1680      1702      1738      1755      1694      1740 
dram[1]:      1621      1658      1633      1633      1626      1635      1697      1710      1659      1669      1683      1716      1745      1738      1697      1739 
dram[2]:      1611      1651      1626      1646      1631      1646      1671      1700      1676      1658      1688      1716      1732      1760      1709      1737 
dram[3]:      1610      1657      1635      1625      1618      1646      1672      1694      1679      1667      1678      1706      1727      1754      1717      1743 
dram[4]:      1628      1637      1637      1636      1618      1659      1677      1695      1678      1685      1679      1700      1726      1768      1692      1742 
dram[5]:      1626      1656      1633      1632      1623      1656      1681      1701      1670      1682      1684      1703      1727      1748      1691      1745 
dram[6]:      1625      1669      1637      1632      1617      1636      1681      1705      1654      1671      1684      1698      1738      1767      1705      1742 
dram[7]:      1619      1643      1631      1638      1646      1644      1683      1702      1670      1663      1683      1723      1744      1745      1693      1741 
dram[8]:      1617      1642      1632      1624      1640      1653      1679      1693      1685      1670      1680      1713      1731      1756      1720      1741 
dram[9]:      1616      1653      1635      1641      1625      1654      1671      1690      1681      1671      1685      1712      1721      1748      1706      1743 
dram[10]:      1630      1656      1637      1638      1616      1651      1676      1689      1674      1685      1693      1698      1710      1755      1692      1746 
total reads: 295437
bank skew: 1768/1610 = 1.10
chip skew: 26876/26828 = 1.00
average mf latency per bank:
dram[0]:       6207      6220      6016      6152      4971      4936      5934      5978      2620      2572      2811      2811      4522      4550      4599      4531
dram[1]:       6303      6281      6002      6050      5085      5092      5915      5988      2655      2546      2880      2836      4565      4641      4593      4540
dram[2]:       6384      6340      6110      6066      4954      5048      6017      6020      2579      2461      2863      2843      4659      4700      4660      4704
dram[3]:       6410      6320      6009      6049      5024      4867      5941      5916      2592      2507      2869      2805      4641      4671      4768      4653
dram[4]:       6331      6258      5682      5605      5188      5211      5843      5820      2592      2500      2760      2599      4677      4607      4821      4700
dram[5]:       6297      6359      5584      5636      5265      5273      5713      5737      2646      2590      2501      2472      4616      4640      4637      4512
dram[6]:       6496      6450      5754      5870      5295      5188      5805      5892      2698      2627      2895      2978      4605      4673      4474      4470
dram[7]:       6527      6535      5815      5773      5209      5364      6066      6165      2653      2506      2978      2978      4740      4806      4505      4488
dram[8]:       6614      6576      5833      5857      5143      5109      6087      6077      2568      2466      3018      2968      4761      4808      4724      4706
dram[9]:       6587      6436      5642      5653      5073      4922      5985      5927      2558      2475      2974      2908      4779      4744      4804      4736
dram[10]:       6174      6089      5598      5601      5038      5125      5891      5910      2496      2402      3022      3007      4739      4620      4846      4704
maximum mf latency per bank:
dram[0]:     123557    123551    124230    123960    124135    124064    124346    124263    124083    123960    125482    125300    123924    123985    123771    123610
dram[1]:     123460    123489    123973    123991    124286    124210    124299    124337    124031    123961    125499    125305    123881    123986    123780    123707
dram[2]:     123497    123571    124087    124003    124260    124145    124310    124340    124013    123984    125294    125487    123875    123984    123854    123818
dram[3]:     123552    123594    124194    124141    124343    124230    124334    124248    124018    124017    125482    125483    123873    123997    123846    123965
dram[4]:     123579    123486    124131    124103    124306    124268    124312    124329    124080    124088    125500    125424    123957    124006    123842    123691
dram[5]:     123565    123557    124034    123988    124201    124126    124332    124214    124064    124001    125416    125490    123931    123974    123789    123639
dram[6]:     123509    123664    124011    124009    124118    124124    124305    124330    124042    124030    125508    125271    123880    123941    123735    123722
dram[7]:     123534    123583    124075    123993    124331    124253    124302    124343    124043    123965    125296    125470    123879    123980    123882    123903
dram[8]:     123598    123636    124126    124092    124439    124250    124366    124258    124048    124061    125491    125487    123879    124016    123824    123976
dram[9]:     123688    123530    124107    124080    124360    124305    124249    124296    124072    124071    125514    125425    123797    123878    123749    123564
dram[10]:     123644    123547    124034    124019    124203    124171    124296    124303    124079    123975    125525    125494    123941    123961    123712    123493
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4380282 n_nop=4194070 n_act=7717 n_pre=7701 n_req=53683 n_rd=107236 n_write=63558 bw_util=0.07798
n_activity=673387 dram_eff=0.5073
bk0: 6724a 4316336i bk1: 6720a 4314597i bk2: 6720a 4317612i bk3: 6720a 4315173i bk4: 6720a 4317037i bk5: 6720a 4313527i bk6: 6720a 4316330i bk7: 6720a 4313883i bk8: 6720a 4315526i bk9: 6720a 4312089i bk10: 6576a 4315850i bk11: 6576a 4313389i bk12: 6720a 4312046i bk13: 6720a 4309893i bk14: 6720a 4314540i bk15: 6720a 4311592i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.366251
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4380282 n_nop=4194774 n_act=7394 n_pre=7378 n_req=53673 n_rd=107256 n_write=63480 bw_util=0.07796
n_activity=670366 dram_eff=0.5094
bk0: 6720a 4317824i bk1: 6720a 4316152i bk2: 6720a 4316660i bk3: 6720a 4315549i bk4: 6720a 4316580i bk5: 6720a 4313467i bk6: 6720a 4316383i bk7: 6720a 4314038i bk8: 6720a 4314314i bk9: 6720a 4313741i bk10: 6588a 4315620i bk11: 6588a 4312435i bk12: 6720a 4310970i bk13: 6720a 4309773i bk14: 6720a 4313236i bk15: 6720a 4312762i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.370973
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4380282 n_nop=4195160 n_act=7158 n_pre=7142 n_req=53672 n_rd=107256 n_write=63566 bw_util=0.078
n_activity=672836 dram_eff=0.5078
bk0: 6720a 4320973i bk1: 6720a 4316357i bk2: 6720a 4317513i bk3: 6720a 4314543i bk4: 6720a 4317306i bk5: 6720a 4315747i bk6: 6720a 4317287i bk7: 6720a 4315766i bk8: 6720a 4315842i bk9: 6720a 4313946i bk10: 6588a 4315761i bk11: 6588a 4312697i bk12: 6720a 4312481i bk13: 6720a 4311220i bk14: 6720a 4316547i bk15: 6720a 4313626i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.367441
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4380282 n_nop=4195339 n_act=7119 n_pre=7103 n_req=53642 n_rd=107256 n_write=63465 bw_util=0.07795
n_activity=670720 dram_eff=0.5091
bk0: 6720a 4317906i bk1: 6720a 4314416i bk2: 6720a 4317341i bk3: 6720a 4314894i bk4: 6720a 4318467i bk5: 6720a 4315268i bk6: 6720a 4316923i bk7: 6720a 4315558i bk8: 6720a 4316561i bk9: 6720a 4313301i bk10: 6588a 4315561i bk11: 6588a 4313780i bk12: 6720a 4311860i bk13: 6720a 4311674i bk14: 6720a 4315546i bk15: 6720a 4313368i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.374232
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4380282 n_nop=4194799 n_act=7383 n_pre=7367 n_req=53673 n_rd=107264 n_write=63469 bw_util=0.07796
n_activity=672154 dram_eff=0.508
bk0: 6720a 4316555i bk1: 6720a 4314155i bk2: 6720a 4318062i bk3: 6720a 4315186i bk4: 6720a 4316868i bk5: 6720a 4313967i bk6: 6720a 4317588i bk7: 6720a 4314308i bk8: 6720a 4314852i bk9: 6720a 4312897i bk10: 6588a 4315102i bk11: 6588a 4312869i bk12: 6720a 4313816i bk13: 6720a 4311719i bk14: 6724a 4314297i bk15: 6724a 4312737i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.374413
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4380282 n_nop=4194122 n_act=7755 n_pre=7739 n_req=53668 n_rd=107240 n_write=63426 bw_util=0.07792
n_activity=674526 dram_eff=0.506
bk0: 6720a 4316747i bk1: 6720a 4314125i bk2: 6720a 4318064i bk3: 6720a 4316010i bk4: 6720a 4315989i bk5: 6720a 4313145i bk6: 6720a 4317072i bk7: 6720a 4314857i bk8: 6720a 4314644i bk9: 6720a 4311621i bk10: 6576a 4315986i bk11: 6576a 4313518i bk12: 6720a 4313544i bk13: 6720a 4309174i bk14: 6724a 4313984i bk15: 6724a 4312512i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.370985
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4380282 n_nop=4194516 n_act=7456 n_pre=7440 n_req=53671 n_rd=107240 n_write=63630 bw_util=0.07802
n_activity=673198 dram_eff=0.5076
bk0: 6720a 4318305i bk1: 6720a 4314809i bk2: 6720a 4318221i bk3: 6720a 4315886i bk4: 6720a 4316426i bk5: 6720a 4313592i bk6: 6720a 4317116i bk7: 6720a 4314631i bk8: 6720a 4315875i bk9: 6720a 4313041i bk10: 6576a 4316180i bk11: 6576a 4312913i bk12: 6720a 4311963i bk13: 6720a 4309873i bk14: 6724a 4314496i bk15: 6724a 4312232i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.369177
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4380282 n_nop=4195262 n_act=7131 n_pre=7115 n_req=53678 n_rd=107240 n_write=63534 bw_util=0.07797
n_activity=672153 dram_eff=0.5081
bk0: 6720a 4319438i bk1: 6720a 4316180i bk2: 6720a 4318423i bk3: 6720a 4316380i bk4: 6720a 4316663i bk5: 6720a 4315373i bk6: 6720a 4317214i bk7: 6720a 4314822i bk8: 6720a 4314788i bk9: 6720a 4312886i bk10: 6576a 4316976i bk11: 6576a 4313248i bk12: 6720a 4312450i bk13: 6720a 4310347i bk14: 6724a 4315495i bk15: 6724a 4313302i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.370573
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4380282 n_nop=4195165 n_act=7192 n_pre=7176 n_req=53686 n_rd=107240 n_write=63509 bw_util=0.07796
n_activity=673315 dram_eff=0.5072
bk0: 6720a 4318446i bk1: 6720a 4315410i bk2: 6720a 4318922i bk3: 6720a 4315383i bk4: 6720a 4317393i bk5: 6720a 4314095i bk6: 6720a 4316564i bk7: 6720a 4315682i bk8: 6720a 4315281i bk9: 6720a 4314479i bk10: 6576a 4316474i bk11: 6576a 4312568i bk12: 6720a 4312579i bk13: 6720a 4311679i bk14: 6724a 4315925i bk15: 6724a 4313019i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.368155
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4380282 n_nop=4194740 n_act=7384 n_pre=7368 n_req=53662 n_rd=107240 n_write=63550 bw_util=0.07798
n_activity=672261 dram_eff=0.5081
bk0: 6720a 4317461i bk1: 6720a 4312882i bk2: 6720a 4317531i bk3: 6720a 4315863i bk4: 6720a 4316924i bk5: 6720a 4315063i bk6: 6720a 4317125i bk7: 6720a 4314247i bk8: 6720a 4315354i bk9: 6720a 4313177i bk10: 6576a 4315694i bk11: 6576a 4313107i bk12: 6720a 4312862i bk13: 6720a 4310829i bk14: 6724a 4315077i bk15: 6724a 4312888i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.374208
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4380282 n_nop=4194098 n_act=7772 n_pre=7756 n_req=53655 n_rd=107236 n_write=63420 bw_util=0.07792
n_activity=675464 dram_eff=0.5053
bk0: 6720a 4316762i bk1: 6720a 4312620i bk2: 6720a 4319005i bk3: 6720a 4315229i bk4: 6720a 4316801i bk5: 6720a 4313418i bk6: 6720a 4316912i bk7: 6720a 4314201i bk8: 6720a 4315475i bk9: 6720a 4312589i bk10: 6576a 4315541i bk11: 6576a 4314124i bk12: 6720a 4312272i bk13: 6720a 4310665i bk14: 6724a 4314423i bk15: 6720a 4311882i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.373801

========= L2 cache stats =========
L2_cache_bank[0]: Access = 61748, Miss = 13405, Miss_rate = 0.217, Pending_hits = 23259, Reservation_fails = 17
L2_cache_bank[1]: Access = 62715, Miss = 13404, Miss_rate = 0.214, Pending_hits = 23909, Reservation_fails = 19
L2_cache_bank[2]: Access = 61708, Miss = 13407, Miss_rate = 0.217, Pending_hits = 23378, Reservation_fails = 13
L2_cache_bank[3]: Access = 62725, Miss = 13407, Miss_rate = 0.214, Pending_hits = 23890, Reservation_fails = 23
L2_cache_bank[4]: Access = 61680, Miss = 13407, Miss_rate = 0.217, Pending_hits = 23234, Reservation_fails = 18
L2_cache_bank[5]: Access = 62699, Miss = 13407, Miss_rate = 0.214, Pending_hits = 23848, Reservation_fails = 16
L2_cache_bank[6]: Access = 61666, Miss = 13407, Miss_rate = 0.217, Pending_hits = 23236, Reservation_fails = 16
L2_cache_bank[7]: Access = 62690, Miss = 13407, Miss_rate = 0.214, Pending_hits = 23855, Reservation_fails = 21
L2_cache_bank[8]: Access = 61690, Miss = 13408, Miss_rate = 0.217, Pending_hits = 23246, Reservation_fails = 17
L2_cache_bank[9]: Access = 62721, Miss = 13408, Miss_rate = 0.214, Pending_hits = 23928, Reservation_fails = 10
L2_cache_bank[10]: Access = 61696, Miss = 13405, Miss_rate = 0.217, Pending_hits = 23212, Reservation_fails = 15
L2_cache_bank[11]: Access = 62723, Miss = 13405, Miss_rate = 0.214, Pending_hits = 24000, Reservation_fails = 15
L2_cache_bank[12]: Access = 61719, Miss = 13405, Miss_rate = 0.217, Pending_hits = 23258, Reservation_fails = 21
L2_cache_bank[13]: Access = 62735, Miss = 13405, Miss_rate = 0.214, Pending_hits = 23971, Reservation_fails = 16
L2_cache_bank[14]: Access = 61703, Miss = 13405, Miss_rate = 0.217, Pending_hits = 23254, Reservation_fails = 19
L2_cache_bank[15]: Access = 62720, Miss = 13405, Miss_rate = 0.214, Pending_hits = 23891, Reservation_fails = 22
L2_cache_bank[16]: Access = 61683, Miss = 13405, Miss_rate = 0.217, Pending_hits = 23322, Reservation_fails = 22
L2_cache_bank[17]: Access = 62705, Miss = 13405, Miss_rate = 0.214, Pending_hits = 23822, Reservation_fails = 9
L2_cache_bank[18]: Access = 61679, Miss = 13405, Miss_rate = 0.217, Pending_hits = 23287, Reservation_fails = 18
L2_cache_bank[19]: Access = 62707, Miss = 13405, Miss_rate = 0.214, Pending_hits = 23934, Reservation_fails = 14
L2_cache_bank[20]: Access = 61688, Miss = 13405, Miss_rate = 0.217, Pending_hits = 23208, Reservation_fails = 17
L2_cache_bank[21]: Access = 62692, Miss = 13404, Miss_rate = 0.214, Pending_hits = 23870, Reservation_fails = 15
L2_total_cache_accesses = 1368492
L2_total_cache_misses = 294926
L2_total_cache_miss_rate = 0.2155
L2_total_cache_pending_hits = 518812
L2_total_cache_reservation_fails = 373
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 473180
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 369580
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 196608
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 10
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 81536
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 148864
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 98304
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 363
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 10
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 341
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 13
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1039368
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 56
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 328704
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 364
L2_cache_data_port_util = 0.027
L2_cache_fill_port_util = 0.023

icnt_total_pkts_mem_to_simt=3808892
icnt_total_pkts_simt_to_mem=2022828
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 13.8837
	minimum = 6
	maximum = 456
Network latency average = 11.7081
	minimum = 6
	maximum = 444
Slowest packet = 1835951
Flit latency average = 11.6888
	minimum = 6
	maximum = 444
Slowest flit = 3910179
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0327746
	minimum = 0.0281372 (at node 12)
	maximum = 0.0375702 (at node 31)
Accepted packet rate average = 0.0327746
	minimum = 0.0281372 (at node 12)
	maximum = 0.0375702 (at node 31)
Injected flit rate average = 0.0698258
	minimum = 0.0423388 (at node 11)
	maximum = 0.104458 (at node 31)
Accepted flit rate average= 0.0698258
	minimum = 0.0548227 (at node 36)
	maximum = 0.0822628 (at node 24)
Injected packet length average = 2.13048
Accepted packet length average = 2.13048
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.0121 (3 samples)
	minimum = 6 (3 samples)
	maximum = 474 (3 samples)
Network latency average = 12.273 (3 samples)
	minimum = 6 (3 samples)
	maximum = 410 (3 samples)
Flit latency average = 12.2108 (3 samples)
	minimum = 6 (3 samples)
	maximum = 410 (3 samples)
Fragmentation average = 0.000118758 (3 samples)
	minimum = 0 (3 samples)
	maximum = 107.333 (3 samples)
Injected packet rate average = 0.0235199 (3 samples)
	minimum = 0.0201652 (3 samples)
	maximum = 0.0269583 (3 samples)
Accepted packet rate average = 0.0235199 (3 samples)
	minimum = 0.0201652 (3 samples)
	maximum = 0.0269583 (3 samples)
Injected flit rate average = 0.0501099 (3 samples)
	minimum = 0.0303568 (3 samples)
	maximum = 0.0749586 (3 samples)
Accepted flit rate average = 0.0501099 (3 samples)
	minimum = 0.0393373 (3 samples)
	maximum = 0.0591322 (3 samples)
Injected packet size average = 2.13053 (3 samples)
Accepted packet size average = 2.13053 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 32 min, 11 sec (5531 sec)
gpgpu_simulation_rate = 225347 (inst/sec)
gpgpu_simulation_rate = 546 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401ae2 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14calculate_tempiPfS_S_iiiiffffff' to stream 0, gridDim= (86,86,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
Destroy streams for kernel 4: size 0
kernel_name = _Z14calculate_tempiPfS_S_iiiiffffff 
kernel_launch_uid = 4 
gpu_sim_cycle = 278296
gpu_sim_insn = 415466464
gpu_ipc =    1492.8942
gpu_tot_sim_cycle = 3525879
gpu_tot_sim_insn = 1661865856
gpu_tot_ipc =     471.3338
gpu_tot_issued_cta = 29584
max_total_param_size = 0
gpu_stall_dramfull = 81813
gpu_stall_icnt2sh    = 1451198
partiton_reqs_in_parallel = 6116154
partiton_reqs_in_parallel_total    = 51822171
partiton_level_parallism =      21.9772
partiton_level_parallism_total  =      16.4323
partiton_reqs_in_parallel_util = 6116154
partiton_reqs_in_parallel_util_total    = 51822171
gpu_sim_cycle_parition_util = 278296
gpu_tot_sim_cycle_parition_util    = 2358102
partiton_level_parallism_util =      21.9772
partiton_level_parallism_util_total  =      21.9763
partiton_replys_in_parallel = 456024
partiton_replys_in_parallel_total    = 1368492
L2_BW  =     155.3158 GB/Sec
L2_BW_total  =      49.0473 GB/Sec
gpu_total_sim_rate=230654

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 30960000
	L1I_total_cache_misses = 8688
	L1I_total_cache_miss_rate = 0.0003
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6846
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 3076736
	L1C_total_cache_misses = 2195
	L1C_total_cache_miss_rate = 0.0007
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3074541
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 2195
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 30951312
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 8688
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6846
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 3076736
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 30960000
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 
distro:
38704, 48772, 48910, 48570, 48755, 48572, 48743, 39012, 38471, 48484, 48638, 48147, 48339, 48144, 48316, 38690, 37949, 47857, 47985, 47529, 47675, 47490, 47656, 38177, 38170, 47804, 47948, 47332, 47513, 47301, 47495, 38088, 37725, 47146, 47289, 46625, 46836, 46607, 46816, 37534, 37490, 46846, 46992, 46492, 46676, 46473, 46657, 37410, 37727, 47176, 47296, 46660, 46859, 46633, 46847, 37561, 
gpgpu_n_tot_thrd_icount = 1941304832
gpgpu_n_tot_w_icount = 60665776
gpgpu_n_stall_shd_mem = 1427822
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1385824
gpgpu_n_mem_write_global = 438272
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 56
gpgpu_n_load_insn  = 14883968
gpgpu_n_store_insn = 4194304
gpgpu_n_shmem_insn = 99761296
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 98455552
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1356525
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 66411
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2113854	W0_Idle:41955314	W0_Scoreboard:52475762	W1:0	W2:0	W3:0	W4:0	W5:34000	W6:0	W7:0	W8:112640	W9:0	W10:102400	W11:0	W12:51832	W13:34000	W14:2856000	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:14071168	W25:0	W26:102400	W27:0	W28:13150200	W29:0	W30:0	W31:0	W32:30151136
traffic_breakdown_coretomem[CONST_ACC_R] = 448 {8:56,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 11086592 {8:1385824,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 31424512 {40:176128,72:176128,136:86016,}
traffic_breakdown_coretomem[INST_ACC_R] = 2912 {8:364,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4032 {72:56,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 115143424 {40:458304,72:458304,136:469216,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3506176 {8:438272,}
traffic_breakdown_memtocore[INST_ACC_R] = 49504 {136:364,}
maxmrqlatency = 645 
maxdqlatency = 0 
maxmflatency = 125525 
averagemflatency = 1586 
max_icnt2mem_latency = 125280 
max_icnt2sh_latency = 3525878 
mrq_lat_table:519466 	31324 	31084 	65232 	63600 	40762 	18116 	11022 	10489 	618 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1374970 	397995 	5748 	167 	3119 	1740 	3873 	6105 	20148 	10287 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	7 	1278499 	345019 	15539 	2884 	127224 	9506 	397 	8 	387 	2903 	1742 	3870 	7637 	18607 	10287 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	503809 	598169 	263489 	20248 	165 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	12840 	14659 	82069 	328704 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2025 	81 	6 	3 	18 	9 	11 	18 	30 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        69        70        69        70        65        65        69        70        69        70        65        66        68        66        69        70 
dram[1]:        69        70        69        70        66        67        69        70        69        70        67        65        68        65        69        70 
dram[2]:        69        70        69        70        65        66        69        70        69        70        65        67        66        66        69        70 
dram[3]:        69        70        69        70        65        63        69        70        69        70        65        66        65        65        69        70 
dram[4]:        69        70        69        70        66        66        69        70        69        70        66        65        66        64        69        70 
dram[5]:        69        70        69        70        66        67        69        70        69        70        68        68        67        69        69        70 
dram[6]:        69        70        69        70        65        64        69        70        69        70        69        67        69        65        69        70 
dram[7]:        69        70        69        70        67        67        69        70        69        70        68        69        66        66        69        70 
dram[8]:        69        70        69        70        63        64        69        70        69        70        69        69        65        67        69        70 
dram[9]:        69        70        69        70        68        64        69        70        69        70        67        69        65        65        69        70 
dram[10]:        69        70        69        70        66        68        69        70        69        70        68        68        67        66        69        70 
maximum service time to same row:
dram[0]:    253439    253290    376571    376556    375217    374612    384989    384726    379290    379238    378622    249141    248632    253064    250051    249605 
dram[1]:    253204    253384    376487    376393    374753    374862    384727    384727    379422    379351    249075    249204    254208    248564    250124    250143 
dram[2]:    253403    253406    376419    376494    374589    374573    384648    384683    379415    379269    248789    248915    248766    248571    250034    250081 
dram[3]:    253350    253362    376550    376379    374611    374573    384678    384625    379196    379248    248542    248518    248779    248585    250082    250100 
dram[4]:    253638    253661    376569    376519    374229    374234    384885    384718    379374    379414    249014    248455    248616    248566    250047    250066 
dram[5]:    253439    253290    376600    376488    375210    374806    384730    384713    379324    379299    248299    253970    248623    253106    250067    250075 
dram[6]:    253204    253386    376419    376479    374779    374621    385091    384739    379297    379273    378179    245919    259407    253047    250047    250130 
dram[7]:    251348    253377    376478    376398    374588    374825    384648    384691    379324    379114    248450    245633    248770    253531    250123    250140 
dram[8]:    253421    253442    376419    376249    374605    374323    384702    384636    379205    379188    245792    245577    248785    248561    250052    250076 
dram[9]:    253560    253413    376571    376519    374218    374548    384888    384722    379105    379144    248827    245918    248637    248581    250082    250101 
dram[10]:    258847    258844    376496    376490    374765    374797    384696    384741    379142    379126    245767    251215    248623    248574    250041    250068 
average row accesses per activate:
dram[0]:  6.759879  6.699552  6.518195  6.637574  6.646707  6.121585  6.664689  6.326331  6.194715  6.204986  6.622388  6.464441  6.120482  6.103311  6.511461  6.388350 
dram[1]:  7.291803  6.906442  6.930341  6.741742  6.684210  6.403736  7.327362  6.750374  6.497810  6.390558  6.395115  6.566813  6.220408  6.198380  6.630277  6.774336 
dram[2]:  7.336093  7.075591  7.111288  7.076923  6.758725  6.947205  6.826220  7.067610  6.476811  6.345221  6.560472  6.792424  6.530758  6.682148  7.278662  7.038285 
dram[3]:  7.188312  7.050157  7.064567  7.199037  6.920561  6.646359  7.184887  7.129952  6.486212  6.394548  6.487591  6.482609  6.619739  6.644509  7.242472  7.466775 
dram[4]:  6.882535  6.632593  6.909091  6.867176  6.764079  6.786687  6.874040  6.810893  6.357550  6.453757  6.481752  6.581738  6.451340  6.717201  6.752976  6.710949 
dram[5]:  6.650224  6.661721  6.512337  6.586510  6.458515  6.274126  6.857798  6.532656  6.072207  6.131868  6.560651  6.470247  6.144205  5.967533  6.270718  6.429568 
dram[6]:  7.305418  6.781955  7.161342  6.838415  6.335714  6.295774  7.141494  6.748503  6.422576  6.279494  6.595556  6.628912  5.906857  6.052424  6.724189  6.715329 
dram[7]:  7.621993  6.958139  7.087025  6.926154  6.937888  6.660687  7.381579  7.181818  6.621662  6.370000  6.548673  6.690583  6.381285  6.547009  6.911988  7.027523 
dram[8]:  6.928125  7.015649  6.998437  6.942724  6.666667  6.688060  7.087025  7.126783  6.627219  6.512409  6.627803  6.759819  6.646715  6.509194  7.278219  6.873134 
dram[9]:  6.714069  6.536337  6.919753  6.804841  6.541176  6.452450  7.193237  6.646450  6.350852  6.502183  6.649701  6.690583  6.510699  6.733138  6.998462  6.804734 
dram[10]:  6.532258  6.547445  6.555555  6.340845  6.093407  6.202216  6.577713  6.760902  6.245098  6.405444  6.711480  6.725904  5.802548  6.067194  6.317549  6.320988 
average row locality = 791713/119015 = 6.652212
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2241      2240      2240      2240      2240      2240      2240      2240      2240      2240      2192      2192      2240      2240      2240      2240 
dram[1]:      2240      2240      2240      2240      2240      2240      2240      2240      2240      2240      2196      2196      2240      2240      2240      2240 
dram[2]:      2240      2240      2240      2240      2240      2240      2240      2240      2240      2240      2196      2196      2240      2240      2240      2240 
dram[3]:      2240      2240      2240      2240      2240      2240      2240      2240      2240      2240      2196      2196      2240      2240      2240      2240 
dram[4]:      2240      2240      2240      2240      2240      2240      2240      2240      2240      2240      2196      2196      2240      2240      2241      2241 
dram[5]:      2240      2240      2240      2240      2240      2240      2240      2240      2240      2240      2192      2192      2240      2240      2241      2241 
dram[6]:      2240      2240      2240      2240      2240      2240      2240      2240      2240      2240      2192      2192      2240      2240      2241      2241 
dram[7]:      2240      2240      2240      2240      2240      2240      2240      2240      2240      2240      2192      2192      2240      2240      2241      2241 
dram[8]:      2240      2240      2240      2240      2240      2240      2240      2240      2240      2240      2192      2192      2240      2240      2241      2241 
dram[9]:      2240      2240      2240      2240      2240      2240      2240      2240      2240      2240      2192      2192      2240      2240      2241      2241 
dram[10]:      2240      2240      2240      2240      2240      2240      2240      2240      2240      2240      2192      2192      2240      2240      2241      2240 
total reads: 393230
bank skew: 2241/2192 = 1.02
chip skew: 35754/35745 = 1.00
number of total write accesses:
dram[0]:      2207      2242      2238      2247      2200      2241      2252      2277      2214      2240      2245      2262      2332      2368      2305      2366 
dram[1]:      2208      2263      2237      2250      2205      2217      2259      2276      2211      2227      2255      2276      2332      2353      2315      2353 
dram[2]:      2191      2253      2233      2268      2214      2234      2238      2255      2229      2208      2252      2287      2325      2364      2331      2356 
dram[3]:      2188      2258      2246      2245      2203      2233      2229      2259      2229      2217      2248      2277      2321      2358      2330      2367 
dram[4]:      2213      2237      2244      2258      2204      2246      2235      2262      2223      2226      2244      2273      2334      2368      2297      2356 
dram[5]:      2209      2250      2247      2252      2197      2246      2245      2261      2217      2224      2243      2266      2319      2355      2299      2369 
dram[6]:      2209      2270      2243      2246      2195      2230      2252      2268      2198      2231      2260      2256      2326      2378      2318      2359 
dram[7]:      2196      2248      2239      2262      2228      2216      2248      2263      2223      2219      2248      2284      2329      2356      2314      2355 
dram[8]:      2194      2243      2239      2245      2220      2241      2239      2257      2240      2221      2242      2283      2313      2362      2337      2364 
dram[9]:      2198      2257      2244      2258      2208      2238      2227      2253      2231      2227      2250      2284      2324      2352      2308      2359 
dram[10]:      2215      2245      2244      2262      2196      2238      2246      2256      2219      2231      2251      2274      2315      2365      2295      2368 
total reads: 398483
bank skew: 2378/2188 = 1.09
chip skew: 36240/36199 = 1.00
average mf latency per bank:
dram[0]:       4729      4743      4568      4658      3822      3784      4565      4606      2085      2053      2222      2229      3495      3507      3533      3485
dram[1]:       4796      4775      4559      4584      3900      3907      4557      4613      2109      2028      2270      2251      3534      3569      3525      3501
dram[2]:       4859      4819      4635      4595      3800      3872      4620      4644      2053      1968      2262      2250      3597      3627      3573      3618
dram[3]:       4880      4806      4559      4578      3848      3738      4574      4556      2065      2002      2262      2219      3582      3604      3663      3577
dram[4]:       4821      4755      4321      4252      3968      3997      4501      4482      2068      2003      2183      2063      3598      3563      3701      3619
dram[5]:       4797      4842      4241      4275      4038      4039      4400      4427      2106      2070      1993      1974      3565      3577      3563      3474
dram[6]:       4944      4908      4375      4453      4054      3968      4462      4542      2145      2088      2279      2356      3562      3604      3442      3447
dram[7]:       4972      4957      4418      4375      3995      4121      4663      4748      2110      2000      2348      2358      3667      3698      3456      3462
dram[8]:       5036      4992      4431      4434      3945      3918      4683      4676      2045      1972      2379      2343      3681      3706      3627      3617
dram[9]:       5010      4888      4290      4293      3888      3783      4608      4565      2041      1976      2345      2297      3677      3658      3696      3645
dram[10]:       4705      4648      4258      4248      3860      3931      4526      4548      1995      1927      2385      2367      3642      3562      3723      3619
maximum mf latency per bank:
dram[0]:     123557    123551    124230    123960    124135    124064    124346    124263    124083    123960    125482    125300    123924    123985    123771    123610
dram[1]:     123460    123489    123973    123991    124286    124210    124299    124337    124031    123961    125499    125305    123881    123986    123780    123707
dram[2]:     123497    123571    124087    124003    124260    124145    124310    124340    124013    123984    125294    125487    123875    123984    123854    123818
dram[3]:     123552    123594    124194    124141    124343    124230    124334    124248    124018    124017    125482    125483    123873    123997    123846    123965
dram[4]:     123579    123486    124131    124103    124306    124268    124312    124329    124080    124088    125500    125424    123957    124006    123842    123691
dram[5]:     123565    123557    124034    123988    124201    124126    124332    124214    124064    124001    125416    125490    123931    123974    123789    123639
dram[6]:     123509    123664    124011    124009    124118    124124    124305    124330    124042    124030    125508    125271    123880    123941    123735    123722
dram[7]:     123534    123583    124075    123993    124331    124253    124302    124343    124043    123965    125296    125470    123879    123980    123882    123903
dram[8]:     123598    123636    124126    124092    124439    124250    124366    124258    124048    124061    125491    125487    123879    124016    123824    123976
dram[9]:     123688    123530    124107    124080    124360    124305    124249    124296    124072    124071    125514    125425    123797    123878    123749    123564
dram[10]:     123644    123547    124034    124019    124203    124171    124296    124303    124079    123975    125525    125494    123941    123961    123712    123493
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4897036 n_nop=4646117 n_act=11200 n_pre=11184 n_req=71981 n_rd=142980 n_write=85555 bw_util=0.09334
n_activity=909217 dram_eff=0.5027
bk0: 8964a 4809659i bk1: 8960a 4807664i bk2: 8960a 4811468i bk3: 8960a 4807610i bk4: 8960a 4811495i bk5: 8960a 4806205i bk6: 8960a 4812022i bk7: 8960a 4807781i bk8: 8960a 4810335i bk9: 8960a 4806042i bk10: 8768a 4809891i bk11: 8768a 4807147i bk12: 8960a 4805553i bk13: 8960a 4801469i bk14: 8960a 4806555i bk15: 8960a 4802782i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.400906
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4897036 n_nop=4646943 n_act=10820 n_pre=10804 n_req=71989 n_rd=143008 n_write=85461 bw_util=0.09331
n_activity=904963 dram_eff=0.5049
bk0: 8960a 4811720i bk1: 8960a 4808996i bk2: 8960a 4809727i bk3: 8960a 4807977i bk4: 8960a 4810631i bk5: 8960a 4806584i bk6: 8960a 4812899i bk7: 8960a 4808367i bk8: 8960a 4809586i bk9: 8960a 4807337i bk10: 8784a 4809341i bk11: 8784a 4806227i bk12: 8960a 4804464i bk13: 8960a 4802099i bk14: 8960a 4805572i bk15: 8960a 4804240i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.40624
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4897036 n_nop=4647510 n_act=10498 n_pre=10482 n_req=71990 n_rd=143008 n_write=85538 bw_util=0.09334
n_activity=907433 dram_eff=0.5037
bk0: 8960a 4814883i bk1: 8960a 4809301i bk2: 8960a 4811072i bk3: 8960a 4807703i bk4: 8960a 4811650i bk5: 8960a 4809423i bk6: 8960a 4812541i bk7: 8960a 4810487i bk8: 8960a 4810989i bk9: 8960a 4807567i bk10: 8784a 4810148i bk11: 8784a 4806601i bk12: 8960a 4806753i bk13: 8960a 4803553i bk14: 8960a 4809029i bk15: 8960a 4806011i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.398074
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4897036 n_nop=4647608 n_act=10470 n_pre=10454 n_req=71960 n_rd=143008 n_write=85496 bw_util=0.09332
n_activity=906222 dram_eff=0.5043
bk0: 8960a 4812199i bk1: 8960a 4808067i bk2: 8960a 4811249i bk3: 8960a 4808322i bk4: 8960a 4812061i bk5: 8960a 4808322i bk6: 8960a 4812541i bk7: 8960a 4809354i bk8: 8960a 4811576i bk9: 8960a 4807819i bk10: 8784a 4810223i bk11: 8784a 4807413i bk12: 8960a 4805095i bk13: 8960a 4804294i bk14: 8960a 4808714i bk15: 8960a 4805673i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.40641
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4897036 n_nop=4647068 n_act=10766 n_pre=10750 n_req=71974 n_rd=143016 n_write=85436 bw_util=0.0933
n_activity=905614 dram_eff=0.5045
bk0: 8960a 4810147i bk1: 8960a 4807368i bk2: 8960a 4811973i bk3: 8960a 4807617i bk4: 8960a 4810425i bk5: 8960a 4807330i bk6: 8960a 4812562i bk7: 8960a 4808343i bk8: 8960a 4810603i bk9: 8960a 4807081i bk10: 8784a 4809583i bk11: 8784a 4807245i bk12: 8960a 4806752i bk13: 8960a 4804468i bk14: 8964a 4807623i bk15: 8964a 4805113i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.404803
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4897036 n_nop=4646171 n_act=11239 n_pre=11223 n_req=71945 n_rd=142984 n_write=85419 bw_util=0.09328
n_activity=908894 dram_eff=0.5026
bk0: 8960a 4810604i bk1: 8960a 4807169i bk2: 8960a 4812196i bk3: 8960a 4808979i bk4: 8960a 4809729i bk5: 8960a 4805102i bk6: 8960a 4812602i bk7: 8960a 4809347i bk8: 8960a 4809540i bk9: 8960a 4805664i bk10: 8768a 4810148i bk11: 8768a 4807003i bk12: 8960a 4806640i bk13: 8960a 4801513i bk14: 8964a 4807094i bk15: 8964a 4804278i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.40305
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4897036 n_nop=4646582 n_act=10911 n_pre=10895 n_req=71985 n_rd=142984 n_write=85664 bw_util=0.09338
n_activity=908204 dram_eff=0.5035
bk0: 8960a 4812747i bk1: 8960a 4808167i bk2: 8960a 4812407i bk3: 8960a 4808850i bk4: 8960a 4810364i bk5: 8960a 4806858i bk6: 8960a 4812457i bk7: 8960a 4808063i bk8: 8960a 4810877i bk9: 8960a 4806383i bk10: 8768a 4810948i bk11: 8768a 4806615i bk12: 8960a 4805299i bk13: 8960a 4802291i bk14: 8964a 4807448i bk15: 8964a 4803792i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.401256
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4897036 n_nop=4647506 n_act=10509 n_pre=10493 n_req=71974 n_rd=142984 n_write=85544 bw_util=0.09333
n_activity=906839 dram_eff=0.504
bk0: 8960a 4814107i bk1: 8960a 4808951i bk2: 8960a 4812309i bk3: 8960a 4809216i bk4: 8960a 4810960i bk5: 8960a 4809116i bk6: 8960a 4812420i bk7: 8960a 4809322i bk8: 8960a 4810396i bk9: 8960a 4806299i bk10: 8768a 4810999i bk11: 8768a 4806426i bk12: 8960a 4806831i bk13: 8960a 4803223i bk14: 8964a 4808143i bk15: 8964a 4805188i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.401253
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4897036 n_nop=4647476 n_act=10550 n_pre=10534 n_req=71986 n_rd=142984 n_write=85492 bw_util=0.09331
n_activity=907413 dram_eff=0.5036
bk0: 8960a 4813002i bk1: 8960a 4808890i bk2: 8960a 4812694i bk3: 8960a 4807983i bk4: 8960a 4811835i bk5: 8960a 4808502i bk6: 8960a 4811782i bk7: 8960a 4809229i bk8: 8960a 4810176i bk9: 8960a 4808522i bk10: 8768a 4810856i bk11: 8768a 4805979i bk12: 8960a 4806606i bk13: 8960a 4804246i bk14: 8964a 4809265i bk15: 8964a 4805554i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.400417
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4897036 n_nop=4647034 n_act=10766 n_pre=10750 n_req=71964 n_rd=142984 n_write=85502 bw_util=0.09332
n_activity=907263 dram_eff=0.5037
bk0: 8960a 4812479i bk1: 8960a 4807141i bk2: 8960a 4811737i bk3: 8960a 4808816i bk4: 8960a 4810392i bk5: 8960a 4808206i bk6: 8960a 4812564i bk7: 8960a 4808161i bk8: 8960a 4809686i bk9: 8960a 4807451i bk10: 8768a 4810455i bk11: 8768a 4806814i bk12: 8960a 4806200i bk13: 8960a 4803918i bk14: 8964a 4808705i bk15: 8964a 4805679i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.402537
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4897036 n_nop=4646036 n_act=11287 n_pre=11271 n_req=71965 n_rd=142980 n_write=85462 bw_util=0.0933
n_activity=910731 dram_eff=0.5017
bk0: 8960a 4811115i bk1: 8960a 4806059i bk2: 8960a 4812744i bk3: 8960a 4808118i bk4: 8960a 4810578i bk5: 8960a 4807020i bk6: 8960a 4811373i bk7: 8960a 4808618i bk8: 8960a 4809843i bk9: 8960a 4807450i bk10: 8768a 4810586i bk11: 8768a 4808131i bk12: 8960a 4804834i bk13: 8960a 4802448i bk14: 8964a 4806910i bk15: 8960a 4804265i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.408081

========= L2 cache stats =========
L2_cache_bank[0]: Access = 82312, Miss = 17873, Miss_rate = 0.217, Pending_hits = 31651, Reservation_fails = 23
L2_cache_bank[1]: Access = 83620, Miss = 17872, Miss_rate = 0.214, Pending_hits = 32492, Reservation_fails = 27
L2_cache_bank[2]: Access = 82276, Miss = 17876, Miss_rate = 0.217, Pending_hits = 31771, Reservation_fails = 16
L2_cache_bank[3]: Access = 83630, Miss = 17876, Miss_rate = 0.214, Pending_hits = 32489, Reservation_fails = 29
L2_cache_bank[4]: Access = 82236, Miss = 17876, Miss_rate = 0.217, Pending_hits = 31646, Reservation_fails = 21
L2_cache_bank[5]: Access = 83596, Miss = 17876, Miss_rate = 0.214, Pending_hits = 32364, Reservation_fails = 25
L2_cache_bank[6]: Access = 82220, Miss = 17876, Miss_rate = 0.217, Pending_hits = 31606, Reservation_fails = 21
L2_cache_bank[7]: Access = 83586, Miss = 17876, Miss_rate = 0.214, Pending_hits = 32422, Reservation_fails = 25
L2_cache_bank[8]: Access = 82244, Miss = 17877, Miss_rate = 0.217, Pending_hits = 31669, Reservation_fails = 25
L2_cache_bank[9]: Access = 83618, Miss = 17877, Miss_rate = 0.214, Pending_hits = 32483, Reservation_fails = 16
L2_cache_bank[10]: Access = 82254, Miss = 17873, Miss_rate = 0.217, Pending_hits = 31679, Reservation_fails = 21
L2_cache_bank[11]: Access = 83624, Miss = 17873, Miss_rate = 0.214, Pending_hits = 32510, Reservation_fails = 21
L2_cache_bank[12]: Access = 82286, Miss = 17873, Miss_rate = 0.217, Pending_hits = 31566, Reservation_fails = 28
L2_cache_bank[13]: Access = 83640, Miss = 17873, Miss_rate = 0.214, Pending_hits = 32565, Reservation_fails = 23
L2_cache_bank[14]: Access = 82262, Miss = 17873, Miss_rate = 0.217, Pending_hits = 31656, Reservation_fails = 23
L2_cache_bank[15]: Access = 83618, Miss = 17873, Miss_rate = 0.214, Pending_hits = 32434, Reservation_fails = 33
L2_cache_bank[16]: Access = 82234, Miss = 17873, Miss_rate = 0.217, Pending_hits = 31672, Reservation_fails = 30
L2_cache_bank[17]: Access = 83598, Miss = 17873, Miss_rate = 0.214, Pending_hits = 32382, Reservation_fails = 17
L2_cache_bank[18]: Access = 82230, Miss = 17873, Miss_rate = 0.217, Pending_hits = 31665, Reservation_fails = 24
L2_cache_bank[19]: Access = 83600, Miss = 17873, Miss_rate = 0.214, Pending_hits = 32504, Reservation_fails = 17
L2_cache_bank[20]: Access = 82242, Miss = 17873, Miss_rate = 0.217, Pending_hits = 31621, Reservation_fails = 22
L2_cache_bank[21]: Access = 83590, Miss = 17872, Miss_rate = 0.214, Pending_hits = 32408, Reservation_fails = 20
L2_total_cache_accesses = 1824516
L2_total_cache_misses = 393230
L2_total_cache_miss_rate = 0.2155
L2_total_cache_pending_hits = 705255
L2_total_cache_reservation_fails = 507
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 621857
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 501823
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 262144
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 19
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 104136
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 203064
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 131072
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 488
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 10
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 341
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 13
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1385824
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 56
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 438272
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 364
L2_cache_data_port_util = 0.031
L2_cache_fill_port_util = 0.027

icnt_total_pkts_mem_to_simt=5077860
icnt_total_pkts_simt_to_mem=2696964
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 14.1484
	minimum = 6
	maximum = 462
Network latency average = 11.8075
	minimum = 6
	maximum = 462
Slowest packet = 2747732
Flit latency average = 11.7626
	minimum = 6
	maximum = 462
Slowest flit = 5852768
Fragmentation average = 0.000182008
	minimum = 0
	maximum = 165
Injected packet rate average = 0.0327727
	minimum = 0.0279919 (at node 6)
	maximum = 0.0375591 (at node 29)
Accepted packet rate average = 0.0327727
	minimum = 0.0279919 (at node 6)
	maximum = 0.0375591 (at node 29)
Injected flit rate average = 0.0698217
	minimum = 0.042207 (at node 20)
	maximum = 0.104429 (at node 41)
Accepted flit rate average= 0.0698217
	minimum = 0.0548123 (at node 46)
	maximum = 0.0822149 (at node 3)
Injected packet length average = 2.13048
Accepted packet length average = 2.13048
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.7962 (4 samples)
	minimum = 6 (4 samples)
	maximum = 471 (4 samples)
Network latency average = 12.1566 (4 samples)
	minimum = 6 (4 samples)
	maximum = 423 (4 samples)
Flit latency average = 12.0988 (4 samples)
	minimum = 6 (4 samples)
	maximum = 423 (4 samples)
Fragmentation average = 0.00013457 (4 samples)
	minimum = 0 (4 samples)
	maximum = 121.75 (4 samples)
Injected packet rate average = 0.0258331 (4 samples)
	minimum = 0.0221219 (4 samples)
	maximum = 0.0296085 (4 samples)
Accepted packet rate average = 0.0258331 (4 samples)
	minimum = 0.0221219 (4 samples)
	maximum = 0.0296085 (4 samples)
Injected flit rate average = 0.0550379 (4 samples)
	minimum = 0.0333194 (4 samples)
	maximum = 0.0823262 (4 samples)
Accepted flit rate average = 0.0550379 (4 samples)
	minimum = 0.043206 (4 samples)
	maximum = 0.0649029 (4 samples)
Injected packet size average = 2.13052 (4 samples)
Accepted packet size average = 2.13052 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 0 min, 5 sec (7205 sec)
gpgpu_simulation_rate = 230654 (inst/sec)
gpgpu_simulation_rate = 489 (cycle/sec)
Ending simulation
========================================UVM statistics==============================
========================================TLB statistics(access)==============================
Shader0: Tlb_access: 66436 Tlb_hit: 60056 Tlb_miss: 6380 Tlb_hit_rate: 0.903968
Shader1: Tlb_access: 64872 Tlb_hit: 58390 Tlb_miss: 6482 Tlb_hit_rate: 0.900080
Shader2: Tlb_access: 65104 Tlb_hit: 58487 Tlb_miss: 6617 Tlb_hit_rate: 0.898363
Shader3: Tlb_access: 64788 Tlb_hit: 58346 Tlb_miss: 6442 Tlb_hit_rate: 0.900568
Shader4: Tlb_access: 65328 Tlb_hit: 59364 Tlb_miss: 5964 Tlb_hit_rate: 0.908707
Shader5: Tlb_access: 64932 Tlb_hit: 58180 Tlb_miss: 6752 Tlb_hit_rate: 0.896014
Shader6: Tlb_access: 63904 Tlb_hit: 57618 Tlb_miss: 6286 Tlb_hit_rate: 0.901634
Shader7: Tlb_access: 65980 Tlb_hit: 59675 Tlb_miss: 6305 Tlb_hit_rate: 0.904441
Shader8: Tlb_access: 63724 Tlb_hit: 57244 Tlb_miss: 6480 Tlb_hit_rate: 0.898311
Shader9: Tlb_access: 65592 Tlb_hit: 58850 Tlb_miss: 6742 Tlb_hit_rate: 0.897213
Shader10: Tlb_access: 65252 Tlb_hit: 58773 Tlb_miss: 6479 Tlb_hit_rate: 0.900708
Shader11: Tlb_access: 65084 Tlb_hit: 59300 Tlb_miss: 5784 Tlb_hit_rate: 0.911130
Shader12: Tlb_access: 63968 Tlb_hit: 57676 Tlb_miss: 6292 Tlb_hit_rate: 0.901638
Shader13: Tlb_access: 66344 Tlb_hit: 59857 Tlb_miss: 6487 Tlb_hit_rate: 0.902222
Shader14: Tlb_access: 63896 Tlb_hit: 58047 Tlb_miss: 5849 Tlb_hit_rate: 0.908461
Shader15: Tlb_access: 64288 Tlb_hit: 58166 Tlb_miss: 6122 Tlb_hit_rate: 0.904772
Shader16: Tlb_access: 66144 Tlb_hit: 59944 Tlb_miss: 6200 Tlb_hit_rate: 0.906265
Shader17: Tlb_access: 65584 Tlb_hit: 59554 Tlb_miss: 6030 Tlb_hit_rate: 0.908057
Shader18: Tlb_access: 65416 Tlb_hit: 59041 Tlb_miss: 6375 Tlb_hit_rate: 0.902547
Shader19: Tlb_access: 65508 Tlb_hit: 59440 Tlb_miss: 6068 Tlb_hit_rate: 0.907370
Shader20: Tlb_access: 65772 Tlb_hit: 59369 Tlb_miss: 6403 Tlb_hit_rate: 0.902649
Shader21: Tlb_access: 65656 Tlb_hit: 59364 Tlb_miss: 6292 Tlb_hit_rate: 0.904167
Shader22: Tlb_access: 65348 Tlb_hit: 58805 Tlb_miss: 6543 Tlb_hit_rate: 0.899875
Shader23: Tlb_access: 64884 Tlb_hit: 58571 Tlb_miss: 6313 Tlb_hit_rate: 0.902703
Shader24: Tlb_access: 64384 Tlb_hit: 58144 Tlb_miss: 6240 Tlb_hit_rate: 0.903082
Shader25: Tlb_access: 64524 Tlb_hit: 57714 Tlb_miss: 6810 Tlb_hit_rate: 0.894458
Shader26: Tlb_access: 65112 Tlb_hit: 58941 Tlb_miss: 6171 Tlb_hit_rate: 0.905225
Shader27: Tlb_access: 66272 Tlb_hit: 60053 Tlb_miss: 6219 Tlb_hit_rate: 0.906159
Tlb_tot_access: 1824096 Tlb_tot_hit: 1646969, Tlb_tot_miss: 177127, Tlb_tot_hit_rate: 0.902896
========================================TLB statistics(validate)==============================
Shader0: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader1: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader2: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader3: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader4: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader5: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader6: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader7: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader8: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader9: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader10: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader11: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader12: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader13: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader14: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader15: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader16: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader17: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader18: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader19: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader20: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader21: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader22: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader23: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader24: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader25: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader26: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader27: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Tlb_tot_valiate: 86016 Tlb_invalidate: 57344, Tlb_tot_evict: 0, Tlb_tot_evict page: 57344
========================================TLB statistics(thrashing)==============================
Shader0: Total 0
Shader1: Total 0
Shader2: Total 0
Shader3: Total 0
Shader4: Total 0
Shader5: Total 0
Shader6: Total 0
Shader7: Total 0
Shader8: Total 0
Shader9: Total 0
Shader10: Total 0
Shader11: Total 0
Shader12: Total 0
Shader13: Total 0
Shader14: Total 0
Shader15: Total 0
Shader16: Total 0
Shader17: Total 0
Shader18: Total 0
Shader19: Total 0
Shader20: Total 0
Shader21: Total 0
Shader22: Total 0
Shader23: Total 0
Shader24: Total 0
Shader25: Total 0
Shader26: Total 0
Shader27: Total 0
Tlb_tot_thrash: 0
========================================Page fault statistics==============================
Shader0: Page_table_access:6380 Page_hit: 4518 Page_miss: 1862 Page_hit_rate: 0.708150
Shader1: Page_table_access:6482 Page_hit: 4704 Page_miss: 1778 Page_hit_rate: 0.725702
Shader2: Page_table_access:6617 Page_hit: 5019 Page_miss: 1598 Page_hit_rate: 0.758501
Shader3: Page_table_access:6442 Page_hit: 4748 Page_miss: 1694 Page_hit_rate: 0.737038
Shader4: Page_table_access:5964 Page_hit: 4512 Page_miss: 1452 Page_hit_rate: 0.756539
Shader5: Page_table_access:6752 Page_hit: 4956 Page_miss: 1796 Page_hit_rate: 0.734005
Shader6: Page_table_access:6286 Page_hit: 4544 Page_miss: 1742 Page_hit_rate: 0.722876
Shader7: Page_table_access:6305 Page_hit: 4615 Page_miss: 1690 Page_hit_rate: 0.731959
Shader8: Page_table_access:6480 Page_hit: 4770 Page_miss: 1710 Page_hit_rate: 0.736111
Shader9: Page_table_access:6742 Page_hit: 5012 Page_miss: 1730 Page_hit_rate: 0.743400
Shader10: Page_table_access:6479 Page_hit: 4587 Page_miss: 1892 Page_hit_rate: 0.707980
Shader11: Page_table_access:5784 Page_hit: 4212 Page_miss: 1572 Page_hit_rate: 0.728216
Shader12: Page_table_access:6292 Page_hit: 4720 Page_miss: 1572 Page_hit_rate: 0.750159
Shader13: Page_table_access:6487 Page_hit: 4863 Page_miss: 1624 Page_hit_rate: 0.749653
Shader14: Page_table_access:5849 Page_hit: 4267 Page_miss: 1582 Page_hit_rate: 0.729526
Shader15: Page_table_access:6122 Page_hit: 4538 Page_miss: 1584 Page_hit_rate: 0.741261
Shader16: Page_table_access:6200 Page_hit: 4664 Page_miss: 1536 Page_hit_rate: 0.752258
Shader17: Page_table_access:6030 Page_hit: 4554 Page_miss: 1476 Page_hit_rate: 0.755224
Shader18: Page_table_access:6375 Page_hit: 4855 Page_miss: 1520 Page_hit_rate: 0.761569
Shader19: Page_table_access:6068 Page_hit: 4496 Page_miss: 1572 Page_hit_rate: 0.740936
Shader20: Page_table_access:6403 Page_hit: 4989 Page_miss: 1414 Page_hit_rate: 0.779166
Shader21: Page_table_access:6292 Page_hit: 4702 Page_miss: 1590 Page_hit_rate: 0.747298
Shader22: Page_table_access:6543 Page_hit: 4879 Page_miss: 1664 Page_hit_rate: 0.745682
Shader23: Page_table_access:6313 Page_hit: 4687 Page_miss: 1626 Page_hit_rate: 0.742436
Shader24: Page_table_access:6240 Page_hit: 4772 Page_miss: 1468 Page_hit_rate: 0.764744
Shader25: Page_table_access:6810 Page_hit: 5194 Page_miss: 1616 Page_hit_rate: 0.762702
Shader26: Page_table_access:6171 Page_hit: 4541 Page_miss: 1630 Page_hit_rate: 0.735861
Shader27: Page_table_access:6219 Page_hit: 4761 Page_miss: 1458 Page_hit_rate: 0.765557
Page_table_tot_access: 177127 Page_tot_hit: 131679, Page_tot_miss 45448, Page_tot_hit_rate: 0.743416 Page_tot_fault: 36 Page_tot_pending: 45388
Total_memory_access_page_fault: 36, Average_latency: 874413.687500
========================================Page thrashing statistics==============================
Page_validate: 3072 Page_evict_dirty: 0 Page_evict_not_dirty: 0
Page_tot_thrash: 0
========================================Memory access statistics==============================
========================================Prefetch statistics==============================
Tot_page_hit: 0, Tot_page_miss: 0, Tot_page_fault: 0
Avg_page_latency: 0.000000, Avg_prefetch_size: -nan, Avg_prefetch_latency: 0.000000
========================================Rdma statistics==============================
dma_read: 24
dma_migration_read 26
dma_migration_write 12
========================================PCI-e statistics==============================
Pcie_read_utilization: 1.053306
[0-25]: 0.038503, [26-50]: 0.000000, [51-75]: 0.022281, [76-100]: 0.939216
Pcie_write_utilization: 0.000000
[0-25]: -nan, [26-50]: -nan, [51-75]: -nan, [76-100]: -nan
F:   222150----T:  2024100 	 	 	 Kl: 1 	 Sm: 0 	 T: kernel_launch(1216.711670)
F:   223848----T:   230260 	 St: c0000000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:   230260----T:   234072 	 St: c000b000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:   234072----T:   238713 	 St: c0010000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:   238713----T:   244228 	 St: c0017000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:   244228----T:   247314 	 St: c0020000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:   247314----T:   262072 	 St: c0023000 Sz: 118784 	 Sm: 0 	 T: memcpy_h2d(9.964889)
F:   262072----T:   264677 	 St: c0800000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   264677----T:   272917 	 St: c0801000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   272917----T:   275522 	 St: c0810000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   275522----T:   283762 	 St: c0811000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   283762----T:   286367 	 St: c0820000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   286367----T:   302062 	 St: c0821000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F:   302062----T:   304667 	 St: c0400000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   304667----T:   312907 	 St: c0401000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   312907----T:   315512 	 St: c0410000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   315512----T:   323752 	 St: c0411000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   323752----T:   326357 	 St: c0420000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   326357----T:   342052 	 St: c0421000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F:   349667----T:   352753 	 St: c0040000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:   352753----T:   382536 	 St: c0043000 Sz: 249856 	 Sm: 0 	 T: memcpy_h2d(20.110062)
F:   382536----T:   385141 	 St: c0840000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   385141----T:   415864 	 St: c0841000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F:   421169----T:   423774 	 St: c0440000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   423774----T:   454497 	 St: c0441000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F:   462832----T:   465918 	 St: c0080000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:   465918----T:   525813 	 St: c0083000 Sz: 512000 	 Sm: 0 	 T: memcpy_h2d(40.442268)
F:   525813----T:   528418 	 St: c0880000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   528418----T:   589254 	 St: c0881000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F:   594748----T:   597353 	 St: c0480000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   597353----T:   658189 	 St: c0481000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F:   682509----T:   682709 	 St: c0102000 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:   682709----T:   682909 	 St: c0103000 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:   682909----T:   683109 	 St: c0106000 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:   683109----T:   683309 	 St: c0107000 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:   683309----T:   685914 	 St: c0100000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   685914----T:   686114 	 St: c0902000 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:   686114----T:   686314 	 St: c0903000 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:   686314----T:   686514 	 St: c0906000 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:   686514----T:   686714 	 St: c0907000 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:   686714----T:   807803 	 St: c0101000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F:   808086----T:   811172 	 St: c0900000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:   811172----T:   931320 	 St: c0903000 Sz: 1036288 	 Sm: 0 	 T: memcpy_h2d(81.126266)
F:   936773----T:   939378 	 St: c0500000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   939378----T:  1060467 	 St: c0501000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F:  1120353----T:  1120553 	 St: c0202160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1120553----T:  1120753 	 St: c0202180 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  1120753----T:  1120953 	 St: c0203160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1120953----T:  1121153 	 St: c0203180 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  1121153----T:  1124239 	 St: c0200000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  1124239----T:  1131561 	 St: c0203000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  1131561----T:  1134647 	 St: c0a00000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  1134647----T:  1141969 	 St: c0a03000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  1142631----T:  1145236 	 St: c0210000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1145236----T:  1153476 	 St: c0211000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1153476----T:  1156562 	 St: c0600000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  1156562----T:  1163884 	 St: c0603000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  1163884----T:  1166489 	 St: c0a10000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1166489----T:  1174729 	 St: c0a11000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1175685----T:  1175885 	 St: c0222000 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  1175885----T:  1176085 	 St: c0223000 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  1176085----T:  1176285 	 St: c0226000 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  1176285----T:  1176485 	 St: c0227000 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  1176485----T:  1179571 	 St: c0220000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  1179571----T:  1179771 	 St: c0a22000 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  1179771----T:  1179971 	 St: c0a23000 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  1179971----T:  1180171 	 St: c0a22440 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  1180171----T:  1180371 	 St: c0a22480 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1180371----T:  1180571 	 St: c0a23440 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  1180571----T:  1180771 	 St: c0a23480 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1180771----T:  1195529 	 St: c0223000 Sz: 118784 	 Sm: 0 	 T: memcpy_h2d(9.964889)
F:  1195529----T:  1200170 	 St: c0a20000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  1200170----T:  1213058 	 St: c0a27000 Sz: 102400 	 Sm: 0 	 T: memcpy_h2d(8.702229)
F:  1213058----T:  1215663 	 St: c0610000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1215663----T:  1223903 	 St: c0611000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1223903----T:  1226508 	 St: c0620000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1226508----T:  1242203 	 St: c0621000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F:  1243481----T:  1243681 	 St: c0240500 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  1243681----T:  1243881 	 St: c0241500 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  1243881----T:  1246486 	 St: c0240000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1246486----T:  1277209 	 St: c0241000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F:  1277209----T:  1279814 	 St: c0a40000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1279814----T:  1310537 	 St: c0a41000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F:  1317627----T:  1320713 	 St: c0640000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  1320713----T:  1350496 	 St: c0643000 Sz: 249856 	 Sm: 0 	 T: memcpy_h2d(20.110062)
F:  1358964----T:  1361569 	 St: c0280000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1361569----T:  1422405 	 St: c0281000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F:  1422785----T:  1425390 	 St: c0a80000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1425390----T:  1486226 	 St: c0a81000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F:  1491598----T:  1494203 	 St: c0680000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1494203----T:  1555039 	 St: c0681000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F:  1578824----T:  1581429 	 St: c0300000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1581429----T:  1702518 	 St: c0301000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F:  1702898----T:  1705503 	 St: c0b00000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1705503----T:  1826592 	 St: c0b01000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F:  1832407----T:  1835493 	 St: c0700000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  1835493----T:  1955641 	 St: c0703000 Sz: 1036288 	 Sm: 0 	 T: memcpy_h2d(81.126266)
F:  2246250----T:  2525003 	 	 	 Kl: 2 	 Sm: 0 	 T: kernel_launch(188.219452)
F:  2747153----T:  3025433 	 	 	 Kl: 3 	 Sm: 0 	 T: kernel_launch(187.900070)
F:  3247583----T:  3525879 	 	 	 Kl: 4 	 Sm: 0 	 T: kernel_launch(187.910873)
F:  3525879----T:  3528484 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  3525879----T:  3534119 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  3536724----T:  3539329 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  3536724----T:  3544964 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  3547569----T:  3550174 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  3547569----T:  3563264 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  3565869----T:  3568474 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  3565869----T:  3596592 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  3599197----T:  3601802 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  3599197----T:  3660033 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F:  3662638----T:  3665243 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  3662638----T:  3783727 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
F:  3786332----T:  3788937 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  3786332----T:  3794572 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  3797177----T:  3799782 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  3797177----T:  3805417 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  3808022----T:  3810627 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  3808022----T:  3823717 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  3826322----T:  3828927 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  3826322----T:  3857045 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  3859650----T:  3862255 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  3859650----T:  3920486 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F:  3923091----T:  3925696 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  3923091----T:  4044180 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
F:  4046785----T:  4049390 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  4046785----T:  4055025 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  4057630----T:  4060235 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  4057630----T:  4065870 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  4068475----T:  4071080 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  4068475----T:  4084170 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  4086775----T:  4089380 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  4086775----T:  4117498 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  4120103----T:  4122708 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  4120103----T:  4180939 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F:  4183544----T:  4186149 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  4183544----T:  4304633 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
F:  4307238----T:  4309843 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  4307238----T:  4315478 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  4318083----T:  4320688 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  4318083----T:  4326323 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  4328928----T:  4331533 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  4328928----T:  4344623 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  4347228----T:  4349833 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  4347228----T:  4377951 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  4380556----T:  4383161 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  4380556----T:  4441392 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F:  4443997----T:  4446602 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  4443997----T:  4565086 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
Tot_prefetch_time: 0(cycle), 0.000000(us)
Tot_kernel_exec_time: 2637279(cycle), 1780.742065(us)
Tot_kernel_exec_time_and_fault_time: 5036499(cycle), 3400.742188(us)
Tot_memcpy_h2d_time: 1556116(cycle), 1050.719727(us)
Tot_memcpy_d2h_time: 0(cycle), 0.000000(us)
Tot_memcpy_time: 1556116(cycle), 1050.719727(us)
Tot_devicesync_time: 1041812(cycle), 703.451721(us)
Tot_writeback_time: 0(cycle), 0.000000(us)
Tot_dma_time: 4800(cycle), 3.241053(us)
Tot_memcpy_d2h_sync_wb_time: 1041812(cycle), 703.451721(us)
GPGPU-Sim: *** exit detected ***
