{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1579554069524 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1579554069531 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 21 00:01:09 2020 " "Processing started: Tue Jan 21 00:01:09 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1579554069531 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579554069531 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off morseproject3 -c morseproject3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off morseproject3 -c morseproject3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579554069531 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1579554070227 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1579554070227 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "morseproject3.v(28) " "Verilog HDL information at morseproject3.v(28): always construct contains both blocking and non-blocking assignments" {  } { { "morseproject3.v" "" { Text "C:/intelFPGA_lite/morseproject3/morseproject3.v" 28 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1579554081385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "morseproject3.v 3 3 " "Found 3 design units, including 3 entities, in source file morseproject3.v" { { "Info" "ISGN_ENTITY_NAME" "1 morseproject3 " "Found entity 1: morseproject3" {  } { { "morseproject3.v" "" { Text "C:/intelFPGA_lite/morseproject3/morseproject3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579554081389 ""} { "Info" "ISGN_ENTITY_NAME" "2 counter " "Found entity 2: counter" {  } { { "morseproject3.v" "" { Text "C:/intelFPGA_lite/morseproject3/morseproject3.v" 143 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579554081389 ""} { "Info" "ISGN_ENTITY_NAME" "3 decoder " "Found entity 3: decoder" {  } { { "morseproject3.v" "" { Text "C:/intelFPGA_lite/morseproject3/morseproject3.v" 176 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579554081389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579554081389 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "d777 morseproject3.v(24) " "Verilog HDL Implicit Net warning at morseproject3.v(24): created implicit net for \"d777\"" {  } { { "morseproject3.v" "" { Text "C:/intelFPGA_lite/morseproject3/morseproject3.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579554081389 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "d666 morseproject3.v(24) " "Verilog HDL Implicit Net warning at morseproject3.v(24): created implicit net for \"d666\"" {  } { { "morseproject3.v" "" { Text "C:/intelFPGA_lite/morseproject3/morseproject3.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579554081389 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "d555 morseproject3.v(24) " "Verilog HDL Implicit Net warning at morseproject3.v(24): created implicit net for \"d555\"" {  } { { "morseproject3.v" "" { Text "C:/intelFPGA_lite/morseproject3/morseproject3.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579554081389 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "d444 morseproject3.v(24) " "Verilog HDL Implicit Net warning at morseproject3.v(24): created implicit net for \"d444\"" {  } { { "morseproject3.v" "" { Text "C:/intelFPGA_lite/morseproject3/morseproject3.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579554081389 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "d333 morseproject3.v(24) " "Verilog HDL Implicit Net warning at morseproject3.v(24): created implicit net for \"d333\"" {  } { { "morseproject3.v" "" { Text "C:/intelFPGA_lite/morseproject3/morseproject3.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579554081389 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "d222 morseproject3.v(24) " "Verilog HDL Implicit Net warning at morseproject3.v(24): created implicit net for \"d222\"" {  } { { "morseproject3.v" "" { Text "C:/intelFPGA_lite/morseproject3/morseproject3.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579554081389 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "d111 morseproject3.v(24) " "Verilog HDL Implicit Net warning at morseproject3.v(24): created implicit net for \"d111\"" {  } { { "morseproject3.v" "" { Text "C:/intelFPGA_lite/morseproject3/morseproject3.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579554081389 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "d000 morseproject3.v(24) " "Verilog HDL Implicit Net warning at morseproject3.v(24): created implicit net for \"d000\"" {  } { { "morseproject3.v" "" { Text "C:/intelFPGA_lite/morseproject3/morseproject3.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579554081389 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "morseproject3 " "Elaborating entity \"morseproject3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1579554081430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:lcd " "Elaborating entity \"decoder\" for hierarchy \"decoder:lcd\"" {  } { { "morseproject3.v" "lcd" { Text "C:/intelFPGA_lite/morseproject3/morseproject3.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579554081434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:zero " "Elaborating entity \"counter\" for hierarchy \"counter:zero\"" {  } { { "morseproject3.v" "zero" { Text "C:/intelFPGA_lite/morseproject3/morseproject3.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579554081436 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 morseproject3.v(169) " "Verilog HDL assignment warning at morseproject3.v(169): truncated value with size 32 to match size of target (30)" {  } { { "morseproject3.v" "" { Text "C:/intelFPGA_lite/morseproject3/morseproject3.v" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1579554081438 "|morseproject3|counter:zero"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_on VCC " "Pin \"lcd_on\" is stuck at VCC" {  } { { "morseproject3.v" "" { Text "C:/intelFPGA_lite/morseproject3/morseproject3.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1579554082116 "|morseproject3|lcd_on"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_rs VCC " "Pin \"lcd_rs\" is stuck at VCC" {  } { { "morseproject3.v" "" { Text "C:/intelFPGA_lite/morseproject3/morseproject3.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1579554082116 "|morseproject3|lcd_rs"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_rw GND " "Pin \"lcd_rw\" is stuck at GND" {  } { { "morseproject3.v" "" { Text "C:/intelFPGA_lite/morseproject3/morseproject3.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1579554082116 "|morseproject3|lcd_rw"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_en GND " "Pin \"lcd_en\" is stuck at GND" {  } { { "morseproject3.v" "" { Text "C:/intelFPGA_lite/morseproject3/morseproject3.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1579554082116 "|morseproject3|lcd_en"} { "Warning" "WMLS_MLS_STUCK_PIN" "d77 GND " "Pin \"d77\" is stuck at GND" {  } { { "morseproject3.v" "" { Text "C:/intelFPGA_lite/morseproject3/morseproject3.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1579554082116 "|morseproject3|d77"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1579554082116 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1579554082205 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/morseproject3/output_files/morseproject3.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/morseproject3/output_files/morseproject3.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579554082772 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1579554082912 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579554082912 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "291 " "Implemented 291 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1579554082993 ""} { "Info" "ICUT_CUT_TM_OPINS" "84 " "Implemented 84 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1579554082993 ""} { "Info" "ICUT_CUT_TM_LCELLS" "203 " "Implemented 203 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1579554082993 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1579554082993 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4774 " "Peak virtual memory: 4774 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1579554083030 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 21 00:01:23 2020 " "Processing ended: Tue Jan 21 00:01:23 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1579554083030 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1579554083030 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1579554083030 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1579554083030 ""}
