<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="test.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="FF_D_SR.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="FF_D_SR.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="FF_D_SR.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="FF_D_SR.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="FF_D_SR.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="FF_D_SR.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="FF_D_SR.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="FF_D_SR.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="FF_D_SR_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="FF_D_SR_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="FF_D_SR_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="FF_D_SR_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/synthesis/FF_D_SR_synthesis.nlf"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="netgen/synthesis/FF_D_SR_synthesis.v"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1616580709" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1616580709">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1616580709" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="6483502047146675754" xil_pn:start_ts="1616580709">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1616580709" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="2692430422883629434" xil_pn:start_ts="1616580709">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1616580709" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1616580709">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1616580709" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="2926324648115149938" xil_pn:start_ts="1616580709">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1616580709" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="4779560239316253549" xil_pn:start_ts="1616580709">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1616580709" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="176990509994685956" xil_pn:start_ts="1616580709">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1619967031" xil_pn:in_ck="110595965786228803" xil_pn:name="TRANEXT_xstsynthesize_spartan3" xil_pn:prop_ck="8726209466896678426" xil_pn:start_ts="1619967025">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="FF_D_SR.lso"/>
      <outfile xil_pn:name="FF_D_SR.ngc"/>
      <outfile xil_pn:name="FF_D_SR.ngr"/>
      <outfile xil_pn:name="FF_D_SR.prj"/>
      <outfile xil_pn:name="FF_D_SR.stx"/>
      <outfile xil_pn:name="FF_D_SR.syr"/>
      <outfile xil_pn:name="FF_D_SR.xst"/>
      <outfile xil_pn:name="FF_D_SR_vhdl.prj"/>
      <outfile xil_pn:name="FF_D_SR_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1616580716" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="8218752836800486941" xil_pn:start_ts="1616580716">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1616580806" xil_pn:in_ck="110595965786220057" xil_pn:name="TRAN_postSynthesisSimModel" xil_pn:prop_ck="-1055104592081693209" xil_pn:start_ts="1616580803">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/synthesis/FF_D_SR_synthesis.nlf"/>
      <outfile xil_pn:name="netgen/synthesis/FF_D_SR_synthesis.v"/>
    </transform>
  </transforms>

</generated_project>
