/**
 * \file
 * \brief BitField accessors for nvs_regmap_core_3
 *
 * Autogenerated with yoda-gen 1.6.1. Do not modify
 *
 * \copyright Copyright (c) 2024 Analog Devices, Inc. All Rights Reserved.
 * This software is proprietary to Analog Devices, Inc. and its licensors.
 */

 #ifndef __ADRV910X_BF_NVS_REGMAP_CORE_3_H__
 #define __ADRV910X_BF_NVS_REGMAP_CORE_3_H__

#include "adrv910x_bf_hal.h"



/**
 * (B0 New) 0: Unmask pa1_ramp_delay_en reset to analog, 1: Mask pa1_ramp_delay_en reset to analog
 */
static inline int32_t adrv910x_NvsRegmapCore3_Adc0Pa1RampDelayEnMask_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x55), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * (B0 New) 0: Unmask pa1_ramp_delay_en reset to analog, 1: Mask pa1_ramp_delay_en reset to analog
 */
static inline int32_t adrv910x_NvsRegmapCore3_Adc0Pa1RampDelayEnMask_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x55), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) 0: Unmask pa2_ramp_delay_en reset to analog, 1: Mask pa2_ramp_delay_en reset to analog
 */
static inline int32_t adrv910x_NvsRegmapCore3_Adc0Pa2RampDelayEnMask_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x55), (value >> 0), 0x2, 0x1);

    return status;
}

/**
 * (B0 New) 0: Unmask pa2_ramp_delay_en reset to analog, 1: Mask pa2_ramp_delay_en reset to analog
 */
static inline int32_t adrv910x_NvsRegmapCore3_Adc0Pa2RampDelayEnMask_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x55), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) 0: Unmask pa1_ramp_delay_en reset to analog, 1: Mask pa1_ramp_delay_en reset to analog
 */
static inline int32_t adrv910x_NvsRegmapCore3_Adc1Pa1RampDelayEnMask_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x55), (value >> 0), 0x4, 0x2);

    return status;
}

/**
 * (B0 New) 0: Unmask pa1_ramp_delay_en reset to analog, 1: Mask pa1_ramp_delay_en reset to analog
 */
static inline int32_t adrv910x_NvsRegmapCore3_Adc1Pa1RampDelayEnMask_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x55), &register_value, 0x4, 0x2);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) 0: Unmask pa2_ramp_delay_en reset to analog, 1: Mask pa2_ramp_delay_en reset to analog
 */
static inline int32_t adrv910x_NvsRegmapCore3_Adc1Pa2RampDelayEnMask_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x55), (value >> 0), 0x8, 0x3);

    return status;
}

/**
 * (B0 New) 0: Unmask pa2_ramp_delay_en reset to analog, 1: Mask pa2_ramp_delay_en reset to analog
 */
static inline int32_t adrv910x_NvsRegmapCore3_Adc1Pa2RampDelayEnMask_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x55), &register_value, 0x8, 0x3);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) 0: Unmask pa1_ramp_delay_en reset to analog, 1: Mask pa1_ramp_delay_en reset to analog
 */
static inline int32_t adrv910x_NvsRegmapCore3_Adc2Pa1RampDelayEnMask_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x55), (value >> 0), 0x10, 0x4);

    return status;
}

/**
 * (B0 New) 0: Unmask pa1_ramp_delay_en reset to analog, 1: Mask pa1_ramp_delay_en reset to analog
 */
static inline int32_t adrv910x_NvsRegmapCore3_Adc2Pa1RampDelayEnMask_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x55), &register_value, 0x10, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) 0: Unmask pa2_ramp_delay_en reset to analog, 1: Mask pa2_ramp_delay_en reset to analog
 */
static inline int32_t adrv910x_NvsRegmapCore3_Adc2Pa2RampDelayEnMask_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x55), (value >> 0), 0x20, 0x5);

    return status;
}

/**
 * (B0 New) 0: Unmask pa2_ramp_delay_en reset to analog, 1: Mask pa2_ramp_delay_en reset to analog
 */
static inline int32_t adrv910x_NvsRegmapCore3_Adc2Pa2RampDelayEnMask_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x55), &register_value, 0x20, 0x5);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) 0: Unmask pa1_ramp_delay_en reset to analog, 1: Mask pa1_ramp_delay_en reset to analog
 */
static inline int32_t adrv910x_NvsRegmapCore3_Adc3Pa1RampDelayEnMask_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x55), (value >> 0), 0x40, 0x6);

    return status;
}

/**
 * (B0 New) 0: Unmask pa1_ramp_delay_en reset to analog, 1: Mask pa1_ramp_delay_en reset to analog
 */
static inline int32_t adrv910x_NvsRegmapCore3_Adc3Pa1RampDelayEnMask_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x55), &register_value, 0x40, 0x6);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) 0: Unmask pa2_ramp_delay_en reset to analog, 1: Mask pa2_ramp_delay_en reset to analog
 */
static inline int32_t adrv910x_NvsRegmapCore3_Adc3Pa2RampDelayEnMask_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x55), (value >> 0), 0x80, 0x7);

    return status;
}

/**
 * (B0 New) 0: Unmask pa2_ramp_delay_en reset to analog, 1: Mask pa2_ramp_delay_en reset to analog
 */
static inline int32_t adrv910x_NvsRegmapCore3_Adc3Pa2RampDelayEnMask_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x55), &register_value, 0x80, 0x7);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) AHB2 to AHB1 Read interface Configuration bit
 */
static inline int32_t adrv910x_NvsRegmapCore3_Ahb2ToAhb1ReadEnable_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x12f), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * (NEVIS) AHB2 to AHB1 Read interface Configuration bit
 */
static inline int32_t adrv910x_NvsRegmapCore3_Ahb2ToAhb1ReadEnable_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x12f), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) AHB2 to AHB1 Read interface Configuration bit
 */
static inline int32_t adrv910x_NvsRegmapCore3_Ahb2ToAhb1ReadFilter2Enable_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x12f), (value >> 0), 0x4, 0x2);

    return status;
}

/**
 * (NEVIS) AHB2 to AHB1 Read interface Configuration bit
 */
static inline int32_t adrv910x_NvsRegmapCore3_Ahb2ToAhb1ReadFilter2Enable_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x12f), &register_value, 0x4, 0x2);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) AHB2 to AHB1 Read interface Configuration bit
 */
static inline int32_t adrv910x_NvsRegmapCore3_Ahb2ToAhb1ReadFilter2EndAddr_Set(void *const device,
    const uint32_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0x13f), (value >> 24));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0x13e), (value >> 16));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0x13d), (value >> 8));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0x13c), (value >> 0));

    return status;
}

/**
 * (NEVIS) AHB2 to AHB1 Read interface Configuration bit
 */
static inline int32_t adrv910x_NvsRegmapCore3_Ahb2ToAhb1ReadFilter2EndAddr_Get(void *const device,
    uint32_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0x13f), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0x13e), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0x13d), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0x13c), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) AHB2 to AHB1 Read interface Configuration bit
 */
static inline int32_t adrv910x_NvsRegmapCore3_Ahb2ToAhb1ReadFilter2StartAddr_Set(void *const device,
    const uint32_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0x13b), (value >> 24));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0x13a), (value >> 16));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0x139), (value >> 8));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0x138), (value >> 0));

    return status;
}

/**
 * (NEVIS) AHB2 to AHB1 Read interface Configuration bit
 */
static inline int32_t adrv910x_NvsRegmapCore3_Ahb2ToAhb1ReadFilter2StartAddr_Get(void *const device,
    uint32_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0x13b), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0x13a), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0x139), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0x138), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) AHB2 to AHB1 Read interface Configuration bit
 */
static inline int32_t adrv910x_NvsRegmapCore3_Ahb2ToAhb1ReadFilterEnable_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x12f), (value >> 0), 0x2, 0x1);

    return status;
}

/**
 * (NEVIS) AHB2 to AHB1 Read interface Configuration bit
 */
static inline int32_t adrv910x_NvsRegmapCore3_Ahb2ToAhb1ReadFilterEnable_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x12f), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) AHB2 to AHB1 Read interface Configuration bit
 */
static inline int32_t adrv910x_NvsRegmapCore3_Ahb2ToAhb1ReadFilterEndAddr_Set(void *const device,
    const uint32_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0x137), (value >> 24));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0x136), (value >> 16));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0x135), (value >> 8));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0x134), (value >> 0));

    return status;
}

/**
 * (NEVIS) AHB2 to AHB1 Read interface Configuration bit
 */
static inline int32_t adrv910x_NvsRegmapCore3_Ahb2ToAhb1ReadFilterEndAddr_Get(void *const device,
    uint32_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0x137), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0x136), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0x135), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0x134), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) AHB2 to AHB1 Read interface Configuration bit
 */
static inline int32_t adrv910x_NvsRegmapCore3_Ahb2ToAhb1ReadFilterStartAddr_Set(void *const device,
    const uint32_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0x133), (value >> 24));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0x132), (value >> 16));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0x131), (value >> 8));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0x130), (value >> 0));

    return status;
}

/**
 * (NEVIS) AHB2 to AHB1 Read interface Configuration bit
 */
static inline int32_t adrv910x_NvsRegmapCore3_Ahb2ToAhb1ReadFilterStartAddr_Get(void *const device,
    uint32_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0x133), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0x132), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0x131), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0x130), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) AHB2 to AHB1 Write interface Configuration bit
 */
static inline int32_t adrv910x_NvsRegmapCore3_Ahb2ToAhb1WriteEnable_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x11e), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * (NEVIS) AHB2 to AHB1 Write interface Configuration bit
 */
static inline int32_t adrv910x_NvsRegmapCore3_Ahb2ToAhb1WriteEnable_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x11e), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) AHB2 to AHB1 Write interface Configuration bit
 */
static inline int32_t adrv910x_NvsRegmapCore3_Ahb2ToAhb1WriteFilter2Enable_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x11e), (value >> 0), 0x4, 0x2);

    return status;
}

/**
 * (NEVIS) AHB2 to AHB1 Write interface Configuration bit
 */
static inline int32_t adrv910x_NvsRegmapCore3_Ahb2ToAhb1WriteFilter2Enable_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x11e), &register_value, 0x4, 0x2);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) AHB2 to AHB1 Write interface Configuration bit
 */
static inline int32_t adrv910x_NvsRegmapCore3_Ahb2ToAhb1WriteFilter2EndAddr_Set(void *const device,
    const uint32_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0x12e), (value >> 24));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0x12d), (value >> 16));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0x12c), (value >> 8));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0x12b), (value >> 0));

    return status;
}

/**
 * (NEVIS) AHB2 to AHB1 Write interface Configuration bit
 */
static inline int32_t adrv910x_NvsRegmapCore3_Ahb2ToAhb1WriteFilter2EndAddr_Get(void *const device,
    uint32_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0x12e), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0x12d), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0x12c), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0x12b), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) AHB2 to AHB1 Write interface Configuration bit
 */
static inline int32_t adrv910x_NvsRegmapCore3_Ahb2ToAhb1WriteFilter2StartAddr_Set(void *const device,
    const uint32_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0x12a), (value >> 24));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0x129), (value >> 16));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0x128), (value >> 8));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0x127), (value >> 0));

    return status;
}

/**
 * (NEVIS) AHB2 to AHB1 Write interface Configuration bit
 */
static inline int32_t adrv910x_NvsRegmapCore3_Ahb2ToAhb1WriteFilter2StartAddr_Get(void *const device,
    uint32_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0x12a), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0x129), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0x128), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0x127), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) AHB2 to AHB1 Write interface Configuration bit
 */
static inline int32_t adrv910x_NvsRegmapCore3_Ahb2ToAhb1WriteFilterEnable_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x11e), (value >> 0), 0x2, 0x1);

    return status;
}

/**
 * (NEVIS) AHB2 to AHB1 Write interface Configuration bit
 */
static inline int32_t adrv910x_NvsRegmapCore3_Ahb2ToAhb1WriteFilterEnable_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x11e), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) AHB2 to AHB1 Write interface Configuration bit
 */
static inline int32_t adrv910x_NvsRegmapCore3_Ahb2ToAhb1WriteFilterEndAddr_Set(void *const device,
    const uint32_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0x126), (value >> 24));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0x125), (value >> 16));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0x124), (value >> 8));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0x123), (value >> 0));

    return status;
}

/**
 * (NEVIS) AHB2 to AHB1 Write interface Configuration bit
 */
static inline int32_t adrv910x_NvsRegmapCore3_Ahb2ToAhb1WriteFilterEndAddr_Get(void *const device,
    uint32_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0x126), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0x125), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0x124), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0x123), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) AHB2 to AHB1 Write interface Configuration bit
 */
static inline int32_t adrv910x_NvsRegmapCore3_Ahb2ToAhb1WriteFilterStartAddr_Set(void *const device,
    const uint32_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0x122), (value >> 24));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0x121), (value >> 16));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0x120), (value >> 8));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0x11f), (value >> 0));

    return status;
}

/**
 * (NEVIS) AHB2 to AHB1 Write interface Configuration bit
 */
static inline int32_t adrv910x_NvsRegmapCore3_Ahb2ToAhb1WriteFilterStartAddr_Get(void *const device,
    uint32_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0x122), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0x121), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0x120), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0x11f), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) Gate the AHB clock in CLK_PLL regmap for power saving
 */
static inline int32_t adrv910x_NvsRegmapCore3_AhbClkPllClkEn_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0xae), (value >> 0), 0x2, 0x1);

    return status;
}

/**
 * (B0 New) Gate the AHB clock in CLK_PLL regmap for power saving
 */
static inline int32_t adrv910x_NvsRegmapCore3_AhbClkPllClkEn_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0xae), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) Gate the AHB clock in CORE_1 regmap for power saving
 */
static inline int32_t adrv910x_NvsRegmapCore3_AhbCore1ClkEn_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0xac), (value >> 0), 0x2, 0x1);

    return status;
}

/**
 * (B0 New) Gate the AHB clock in CORE_1 regmap for power saving
 */
static inline int32_t adrv910x_NvsRegmapCore3_AhbCore1ClkEn_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0xac), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) Gate the AHB clock in CORE_2 regmap for power saving
 */
static inline int32_t adrv910x_NvsRegmapCore3_AhbCore2ClkEn_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0xac), (value >> 0), 0x4, 0x2);

    return status;
}

/**
 * (B0 New) Gate the AHB clock in CORE_2 regmap for power saving
 */
static inline int32_t adrv910x_NvsRegmapCore3_AhbCore2ClkEn_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0xac), &register_value, 0x4, 0x2);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) Gate the AHB clock in CORE_3 regmap for power saving
 */
static inline int32_t adrv910x_NvsRegmapCore3_AhbCore3ClkEn_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0xac), (value >> 0), 0x8, 0x3);

    return status;
}

/**
 * (B0 New) Gate the AHB clock in CORE_3 regmap for power saving
 */
static inline int32_t adrv910x_NvsRegmapCore3_AhbCore3ClkEn_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0xac), &register_value, 0x8, 0x3);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) Gate the AHB clock in CORE regmap for power saving
 */
static inline int32_t adrv910x_NvsRegmapCore3_AhbCoreClkEn_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0xac), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * (B0 New) Gate the AHB clock in CORE regmap for power saving
 */
static inline int32_t adrv910x_NvsRegmapCore3_AhbCoreClkEn_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0xac), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) Gate the AHB clock in RX1_ADC_LP regmap for power saving
 */
static inline int32_t adrv910x_NvsRegmapCore3_AhbExtpll1ClkEn_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0xaf), (value >> 0), 0x10, 0x4);

    return status;
}

/**
 * (B0 New) Gate the AHB clock in RX1_ADC_LP regmap for power saving
 */
static inline int32_t adrv910x_NvsRegmapCore3_AhbExtpll1ClkEn_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0xaf), &register_value, 0x10, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) Gate the AHB clock in RX2_ADC_LP regmap for power saving
 */
static inline int32_t adrv910x_NvsRegmapCore3_AhbExtpll2ClkEn_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0xb0), (value >> 0), 0x10, 0x4);

    return status;
}

/**
 * (B0 New) Gate the AHB clock in RX2_ADC_LP regmap for power saving
 */
static inline int32_t adrv910x_NvsRegmapCore3_AhbExtpll2ClkEn_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0xb0), &register_value, 0x10, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) force hready even if clock are gated
 */
static inline int32_t adrv910x_NvsRegmapCore3_AhbFromRegmapHready_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0xb8), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * (B0 New) force hready even if clock are gated
 */
static inline int32_t adrv910x_NvsRegmapCore3_AhbFromRegmapHready_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0xb8), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) generate a response error from regmap if clock are gated
 */
static inline int32_t adrv910x_NvsRegmapCore3_AhbFromRegmapHresp_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0xb8), (value >> 0), 0x2, 0x1);

    return status;
}

/**
 * (B0 New) generate a response error from regmap if clock are gated
 */
static inline int32_t adrv910x_NvsRegmapCore3_AhbFromRegmapHresp_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0xb8), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) Bypass the hresp error generator even if AHB or REG clk are gated
 */
static inline int32_t adrv910x_NvsRegmapCore3_AhbFromRegmapHrespBypass_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0xb8), (value >> 0), 0x4, 0x2);

    return status;
}

/**
 * (B0 New) Bypass the hresp error generator even if AHB or REG clk are gated
 */
static inline int32_t adrv910x_NvsRegmapCore3_AhbFromRegmapHrespBypass_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0xb8), &register_value, 0x4, 0x2);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) force hready on SP even if clock are gated
 */
static inline int32_t adrv910x_NvsRegmapCore3_AhbFromSpHready_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0xb8), (value >> 0), 0x10, 0x4);

    return status;
}

/**
 * (B0 New) force hready on SP even if clock are gated
 */
static inline int32_t adrv910x_NvsRegmapCore3_AhbFromSpHready_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0xb8), &register_value, 0x10, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) generate a response error from SP if clock are gated
 */
static inline int32_t adrv910x_NvsRegmapCore3_AhbFromSpHresp_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0xb8), (value >> 0), 0x20, 0x5);

    return status;
}

/**
 * (B0 New) generate a response error from SP if clock are gated
 */
static inline int32_t adrv910x_NvsRegmapCore3_AhbFromSpHresp_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0xb8), &register_value, 0x20, 0x5);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) Gate the AHB clock in RF1_PLL regmap for power saving
 */
static inline int32_t adrv910x_NvsRegmapCore3_AhbRf1PllClkEn_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0xae), (value >> 0), 0x4, 0x2);

    return status;
}

/**
 * (B0 New) Gate the AHB clock in RF1_PLL regmap for power saving
 */
static inline int32_t adrv910x_NvsRegmapCore3_AhbRf1PllClkEn_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0xae), &register_value, 0x4, 0x2);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) Gate the AHB clock in RF2_PLL regmap for power saving
 */
static inline int32_t adrv910x_NvsRegmapCore3_AhbRf2PllClkEn_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0xae), (value >> 0), 0x8, 0x3);

    return status;
}

/**
 * (B0 New) Gate the AHB clock in RF2_PLL regmap for power saving
 */
static inline int32_t adrv910x_NvsRegmapCore3_AhbRf2PllClkEn_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0xae), &register_value, 0x8, 0x3);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) Gate the AHB clock in RX1_ADC regmap for power saving
 */
static inline int32_t adrv910x_NvsRegmapCore3_AhbRx1AdcClkEn_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0xaf), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * (B0 New) Gate the AHB clock in RX1_ADC regmap for power saving
 */
static inline int32_t adrv910x_NvsRegmapCore3_AhbRx1AdcClkEn_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0xaf), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) Gate the AHB clock in RX1_ADC_I regmap for power saving
 */
static inline int32_t adrv910x_NvsRegmapCore3_AhbRx1AdcIClkEn_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0xaf), (value >> 0), 0x2, 0x1);

    return status;
}

/**
 * (B0 New) Gate the AHB clock in RX1_ADC_I regmap for power saving
 */
static inline int32_t adrv910x_NvsRegmapCore3_AhbRx1AdcIClkEn_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0xaf), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) Gate the AHB clock in RX1_ADC_Q regmap for power saving
 */
static inline int32_t adrv910x_NvsRegmapCore3_AhbRx1AdcQClkEn_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0xaf), (value >> 0), 0x4, 0x2);

    return status;
}

/**
 * (B0 New) Gate the AHB clock in RX1_ADC_Q regmap for power saving
 */
static inline int32_t adrv910x_NvsRegmapCore3_AhbRx1AdcQClkEn_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0xaf), &register_value, 0x4, 0x2);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) Gate the AHB clock in RX1_ANA regmap for power saving
 */
static inline int32_t adrv910x_NvsRegmapCore3_AhbRx1AnaClkEn_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0xaf), (value >> 0), 0x8, 0x3);

    return status;
}

/**
 * (B0 New) Gate the AHB clock in RX1_ANA regmap for power saving
 */
static inline int32_t adrv910x_NvsRegmapCore3_AhbRx1AnaClkEn_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0xaf), &register_value, 0x8, 0x3);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) Gate the AHB clock in RX1_CORE regmap for power saving
 */
static inline int32_t adrv910x_NvsRegmapCore3_AhbRx1CoreClkEn_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0xad), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * (B0 New) Gate the AHB clock in RX1_CORE regmap for power saving
 */
static inline int32_t adrv910x_NvsRegmapCore3_AhbRx1CoreClkEn_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0xad), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) Gate the AHB clock in RX2_ADC regmap for power saving
 */
static inline int32_t adrv910x_NvsRegmapCore3_AhbRx2AdcClkEn_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0xb0), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * (B0 New) Gate the AHB clock in RX2_ADC regmap for power saving
 */
static inline int32_t adrv910x_NvsRegmapCore3_AhbRx2AdcClkEn_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0xb0), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) Gate the AHB clock in RX2_ADC_I regmap for power saving
 */
static inline int32_t adrv910x_NvsRegmapCore3_AhbRx2AdcIClkEn_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0xb0), (value >> 0), 0x2, 0x1);

    return status;
}

/**
 * (B0 New) Gate the AHB clock in RX2_ADC_I regmap for power saving
 */
static inline int32_t adrv910x_NvsRegmapCore3_AhbRx2AdcIClkEn_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0xb0), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) Gate the AHB clock in RX2_ANA regmap for power saving
 */
static inline int32_t adrv910x_NvsRegmapCore3_AhbRx2AnaClkEn_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0xb0), (value >> 0), 0x8, 0x3);

    return status;
}

/**
 * (B0 New) Gate the AHB clock in RX2_ANA regmap for power saving
 */
static inline int32_t adrv910x_NvsRegmapCore3_AhbRx2AnaClkEn_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0xb0), &register_value, 0x8, 0x3);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) Gate the AHB clock in RX2_CORE regmap for power saving
 */
static inline int32_t adrv910x_NvsRegmapCore3_AhbRx2CoreClkEn_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0xad), (value >> 0), 0x4, 0x2);

    return status;
}

/**
 * (B0 New) Gate the AHB clock in RX2_CORE regmap for power saving
 */
static inline int32_t adrv910x_NvsRegmapCore3_AhbRx2CoreClkEn_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0xad), &register_value, 0x4, 0x2);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) Gate the AHB clock in RXB1_CORE regmap for power saving
 */
static inline int32_t adrv910x_NvsRegmapCore3_AhbRxb1CoreClkEn_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0xad), (value >> 0), 0x2, 0x1);

    return status;
}

/**
 * (B0 New) Gate the AHB clock in RXB1_CORE regmap for power saving
 */
static inline int32_t adrv910x_NvsRegmapCore3_AhbRxb1CoreClkEn_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0xad), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) Gate the AHB clock in RXB2_CORE regmap for power saving
 */
static inline int32_t adrv910x_NvsRegmapCore3_AhbRxb2CoreClkEn_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0xad), (value >> 0), 0x8, 0x3);

    return status;
}

/**
 * (B0 New) Gate the AHB clock in RXB2_CORE regmap for power saving
 */
static inline int32_t adrv910x_NvsRegmapCore3_AhbRxb2CoreClkEn_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0xad), &register_value, 0x8, 0x3);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) Gate the AHB clock in TX1_ANA regmap for power saving
 */
static inline int32_t adrv910x_NvsRegmapCore3_AhbTx1AnaClkEn_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0xaf), (value >> 0), 0x40, 0x6);

    return status;
}

/**
 * (B0 New) Gate the AHB clock in TX1_ANA regmap for power saving
 */
static inline int32_t adrv910x_NvsRegmapCore3_AhbTx1AnaClkEn_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0xaf), &register_value, 0x40, 0x6);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) Gate the AHB clock in TX1_CORE regmap for power saving
 */
static inline int32_t adrv910x_NvsRegmapCore3_AhbTx1CoreClkEn_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0xad), (value >> 0), 0x10, 0x4);

    return status;
}

/**
 * (B0 New) Gate the AHB clock in TX1_CORE regmap for power saving
 */
static inline int32_t adrv910x_NvsRegmapCore3_AhbTx1CoreClkEn_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0xad), &register_value, 0x10, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) Gate the AHB clock in TX1_DAC regmap for power saving
 */
static inline int32_t adrv910x_NvsRegmapCore3_AhbTx1DacClkEn_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0xaf), (value >> 0), 0x80, 0x7);

    return status;
}

/**
 * (B0 New) Gate the AHB clock in TX1_DAC regmap for power saving
 */
static inline int32_t adrv910x_NvsRegmapCore3_AhbTx1DacClkEn_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0xaf), &register_value, 0x80, 0x7);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) Gate the AHB clock in TXB1_CORE regmap for power saving
 */
static inline int32_t adrv910x_NvsRegmapCore3_AhbTxb1CoreClkEn_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0xad), (value >> 0), 0x20, 0x5);

    return status;
}

/**
 * (B0 New) Gate the AHB clock in TXB1_CORE regmap for power saving
 */
static inline int32_t adrv910x_NvsRegmapCore3_AhbTxb1CoreClkEn_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0xad), &register_value, 0x20, 0x5);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) Gate the AHB clock in TXNB_CORE regmap for power saving
 */
static inline int32_t adrv910x_NvsRegmapCore3_AhbTxnbCoreClkEn_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0xad), (value >> 0), 0x40, 0x6);

    return status;
}

/**
 * (B0 New) Gate the AHB clock in TXNB_CORE regmap for power saving
 */
static inline int32_t adrv910x_NvsRegmapCore3_AhbTxnbCoreClkEn_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0xad), &register_value, 0x40, 0x6);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (C0 New) Enable corresponding ARM IRQ Pulse gen : 0=bypass, 1=ARM IRQ generated to ARM is a pulse of N cycles of 184MHz clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_ArmIrqPulseGenEnable12796_Set(void *const device,
    const uint32_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0x10e), (value >> 24));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0x10d), (value >> 16));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0x10c), (value >> 8));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0x10b), (value >> 0));

    return status;
}

/**
 * (C0 New) Enable corresponding ARM IRQ Pulse gen : 0=bypass, 1=ARM IRQ generated to ARM is a pulse of N cycles of 184MHz clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_ArmIrqPulseGenEnable12796_Get(void *const device,
    uint32_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0x10e), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0x10d), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0x10c), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0x10b), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (C0 New) Enable corresponding ARM IRQ Pulse gen : 0=bypass, 1=ARM IRQ generated to ARM is a pulse of N cycles of 184MHz clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_ArmIrqPulseGenEnable159128_Set(void *const device,
    const uint32_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0x112), (value >> 24));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0x111), (value >> 16));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0x110), (value >> 8));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0x10f), (value >> 0));

    return status;
}

/**
 * (C0 New) Enable corresponding ARM IRQ Pulse gen : 0=bypass, 1=ARM IRQ generated to ARM is a pulse of N cycles of 184MHz clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_ArmIrqPulseGenEnable159128_Get(void *const device,
    uint32_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0x112), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0x111), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0x110), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0x10f), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (C0 New) Enable corresponding ARM IRQ Pulse gen : 0=bypass, 1=ARM IRQ generated to ARM is a pulse of N cycles of 184MHz clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_ArmIrqPulseGenEnable191160_Set(void *const device,
    const uint32_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0x116), (value >> 24));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0x115), (value >> 16));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0x114), (value >> 8));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0x113), (value >> 0));

    return status;
}

/**
 * (C0 New) Enable corresponding ARM IRQ Pulse gen : 0=bypass, 1=ARM IRQ generated to ARM is a pulse of N cycles of 184MHz clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_ArmIrqPulseGenEnable191160_Get(void *const device,
    uint32_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0x116), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0x115), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0x114), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0x113), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (C0 New) Enable corresponding ARM IRQ Pulse gen : 0=bypass, 1=ARM IRQ generated to ARM is a pulse of N cycles of 184MHz clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_ArmIrqPulseGenEnable223192_Set(void *const device,
    const uint32_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0x11a), (value >> 24));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0x119), (value >> 16));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0x118), (value >> 8));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0x117), (value >> 0));

    return status;
}

/**
 * (C0 New) Enable corresponding ARM IRQ Pulse gen : 0=bypass, 1=ARM IRQ generated to ARM is a pulse of N cycles of 184MHz clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_ArmIrqPulseGenEnable223192_Get(void *const device,
    uint32_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0x11a), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0x119), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0x118), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0x117), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (C0 New) Enable corresponding ARM IRQ Pulse gen : 0=bypass, 1=ARM IRQ generated to ARM is a pulse of N cycles of 184MHz clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_ArmIrqPulseGenEnable239224_Set(void *const device,
    const uint16_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0x11c), (value >> 8));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0x11b), (value >> 0));

    return status;
}

/**
 * (C0 New) Enable corresponding ARM IRQ Pulse gen : 0=bypass, 1=ARM IRQ generated to ARM is a pulse of N cycles of 184MHz clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_ArmIrqPulseGenEnable239224_Get(void *const device,
    uint16_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0x11c), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0x11b), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (C0 New) Enable corresponding ARM IRQ Pulse gen : 0=bypass, 1=ARM IRQ generated to ARM is a pulse of N cycles of 184MHz clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_ArmIrqPulseGenEnable310_Set(void *const device,
    const uint32_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0x102), (value >> 24));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0x101), (value >> 16));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0x100), (value >> 8));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0xff), (value >> 0));

    return status;
}

/**
 * (C0 New) Enable corresponding ARM IRQ Pulse gen : 0=bypass, 1=ARM IRQ generated to ARM is a pulse of N cycles of 184MHz clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_ArmIrqPulseGenEnable310_Get(void *const device,
    uint32_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0x102), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0x101), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0x100), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0xff), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (C0 New) Enable corresponding ARM IRQ Pulse gen : 0=bypass, 1=ARM IRQ generated to ARM is a pulse of N cycles of 184MHz clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_ArmIrqPulseGenEnable6332_Set(void *const device,
    const uint32_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0x106), (value >> 24));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0x105), (value >> 16));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0x104), (value >> 8));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0x103), (value >> 0));

    return status;
}

/**
 * (C0 New) Enable corresponding ARM IRQ Pulse gen : 0=bypass, 1=ARM IRQ generated to ARM is a pulse of N cycles of 184MHz clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_ArmIrqPulseGenEnable6332_Get(void *const device,
    uint32_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0x106), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0x105), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0x104), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0x103), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (C0 New) Enable corresponding ARM IRQ Pulse gen : 0=bypass, 1=ARM IRQ generated to ARM is a pulse of N cycles of 184MHz clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_ArmIrqPulseGenEnable9564_Set(void *const device,
    const uint32_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0x10a), (value >> 24));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0x109), (value >> 16));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0x108), (value >> 8));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0x107), (value >> 0));

    return status;
}

/**
 * (C0 New) Enable corresponding ARM IRQ Pulse gen : 0=bypass, 1=ARM IRQ generated to ARM is a pulse of N cycles of 184MHz clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_ArmIrqPulseGenEnable9564_Get(void *const device,
    uint32_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0x10a), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0x109), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0x108), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0x107), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NvsRegmapCore3_ArmSramNapRetPsd0_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x0), (value >> 0), 0xf, 0x0);

    return status;
}

/**
 * (B0 New) Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NvsRegmapCore3_ArmSramNapRetPsd0_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x0), &register_value, 0xf, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NvsRegmapCore3_ArmSramNapRetPsd1_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x0), (value >> 0), 0xf0, 0x4);

    return status;
}

/**
 * (B0 New) Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NvsRegmapCore3_ArmSramNapRetPsd1_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x0), &register_value, 0xf0, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NvsRegmapCore3_ArmSramNapRetPsd10_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x5), (value >> 0), 0xf, 0x0);

    return status;
}

/**
 * (B0 New) Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NvsRegmapCore3_ArmSramNapRetPsd10_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x5), &register_value, 0xf, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NvsRegmapCore3_ArmSramNapRetPsd11_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x5), (value >> 0), 0xf0, 0x4);

    return status;
}

/**
 * (B0 New) Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NvsRegmapCore3_ArmSramNapRetPsd11_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x5), &register_value, 0xf0, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NvsRegmapCore3_ArmSramNapRetPsd12_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x6), (value >> 0), 0xf, 0x0);

    return status;
}

/**
 * (B0 New) Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NvsRegmapCore3_ArmSramNapRetPsd12_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x6), &register_value, 0xf, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NvsRegmapCore3_ArmSramNapRetPsd13_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x6), (value >> 0), 0xf0, 0x4);

    return status;
}

/**
 * (B0 New) Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NvsRegmapCore3_ArmSramNapRetPsd13_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x6), &register_value, 0xf0, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NvsRegmapCore3_ArmSramNapRetPsd14_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x7), (value >> 0), 0xf, 0x0);

    return status;
}

/**
 * (B0 New) Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NvsRegmapCore3_ArmSramNapRetPsd14_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x7), &register_value, 0xf, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NvsRegmapCore3_ArmSramNapRetPsd15_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x7), (value >> 0), 0xf0, 0x4);

    return status;
}

/**
 * (B0 New) Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NvsRegmapCore3_ArmSramNapRetPsd15_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x7), &register_value, 0xf0, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NvsRegmapCore3_ArmSramNapRetPsd16_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x8), (value >> 0), 0xf, 0x0);

    return status;
}

/**
 * (B0 New) Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NvsRegmapCore3_ArmSramNapRetPsd16_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x8), &register_value, 0xf, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NvsRegmapCore3_ArmSramNapRetPsd17_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x8), (value >> 0), 0xf0, 0x4);

    return status;
}

/**
 * (B0 New) Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NvsRegmapCore3_ArmSramNapRetPsd17_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x8), &register_value, 0xf0, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NvsRegmapCore3_ArmSramNapRetPsd18_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x9), (value >> 0), 0xf, 0x0);

    return status;
}

/**
 * (B0 New) Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NvsRegmapCore3_ArmSramNapRetPsd18_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x9), &register_value, 0xf, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NvsRegmapCore3_ArmSramNapRetPsd19_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x9), (value >> 0), 0xf0, 0x4);

    return status;
}

/**
 * (B0 New) Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NvsRegmapCore3_ArmSramNapRetPsd19_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x9), &register_value, 0xf0, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NvsRegmapCore3_ArmSramNapRetPsd2_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x1), (value >> 0), 0xf, 0x0);

    return status;
}

/**
 * (B0 New) Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NvsRegmapCore3_ArmSramNapRetPsd2_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x1), &register_value, 0xf, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NvsRegmapCore3_ArmSramNapRetPsd20_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0xa), (value >> 0), 0xf, 0x0);

    return status;
}

/**
 * (B0 New) Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NvsRegmapCore3_ArmSramNapRetPsd20_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0xa), &register_value, 0xf, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NvsRegmapCore3_ArmSramNapRetPsd21_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0xa), (value >> 0), 0xf0, 0x4);

    return status;
}

/**
 * (B0 New) Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NvsRegmapCore3_ArmSramNapRetPsd21_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0xa), &register_value, 0xf0, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NvsRegmapCore3_ArmSramNapRetPsd22_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0xb), (value >> 0), 0xf, 0x0);

    return status;
}

/**
 * (B0 New) Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NvsRegmapCore3_ArmSramNapRetPsd22_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0xb), &register_value, 0xf, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NvsRegmapCore3_ArmSramNapRetPsd23_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0xb), (value >> 0), 0xf0, 0x4);

    return status;
}

/**
 * (B0 New) Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NvsRegmapCore3_ArmSramNapRetPsd23_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0xb), &register_value, 0xf0, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NvsRegmapCore3_ArmSramNapRetPsd24_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0xc), (value >> 0), 0xf, 0x0);

    return status;
}

/**
 * (B0 New) Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NvsRegmapCore3_ArmSramNapRetPsd24_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0xc), &register_value, 0xf, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NvsRegmapCore3_ArmSramNapRetPsd25_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0xc), (value >> 0), 0xf0, 0x4);

    return status;
}

/**
 * (B0 New) Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NvsRegmapCore3_ArmSramNapRetPsd25_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0xc), &register_value, 0xf0, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NvsRegmapCore3_ArmSramNapRetPsd26_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0xd), (value >> 0), 0xf, 0x0);

    return status;
}

/**
 * (B0 New) Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NvsRegmapCore3_ArmSramNapRetPsd26_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0xd), &register_value, 0xf, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NvsRegmapCore3_ArmSramNapRetPsd27_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0xd), (value >> 0), 0xf0, 0x4);

    return status;
}

/**
 * (B0 New) Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NvsRegmapCore3_ArmSramNapRetPsd27_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0xd), &register_value, 0xf0, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NvsRegmapCore3_ArmSramNapRetPsd28_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0xe), (value >> 0), 0xf, 0x0);

    return status;
}

/**
 * (B0 New) Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NvsRegmapCore3_ArmSramNapRetPsd28_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0xe), &register_value, 0xf, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NvsRegmapCore3_ArmSramNapRetPsd29_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0xe), (value >> 0), 0xf0, 0x4);

    return status;
}

/**
 * (B0 New) Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NvsRegmapCore3_ArmSramNapRetPsd29_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0xe), &register_value, 0xf0, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NvsRegmapCore3_ArmSramNapRetPsd3_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x1), (value >> 0), 0xf0, 0x4);

    return status;
}

/**
 * (B0 New) Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NvsRegmapCore3_ArmSramNapRetPsd3_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x1), &register_value, 0xf0, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NvsRegmapCore3_ArmSramNapRetPsd30_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0xf), (value >> 0), 0xf, 0x0);

    return status;
}

/**
 * (B0 New) Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NvsRegmapCore3_ArmSramNapRetPsd30_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0xf), &register_value, 0xf, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NvsRegmapCore3_ArmSramNapRetPsd31_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0xf), (value >> 0), 0xf0, 0x4);

    return status;
}

/**
 * (B0 New) Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NvsRegmapCore3_ArmSramNapRetPsd31_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0xf), &register_value, 0xf0, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NvsRegmapCore3_ArmSramNapRetPsd32_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x10), (value >> 0), 0xf, 0x0);

    return status;
}

/**
 * (B0 New) Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NvsRegmapCore3_ArmSramNapRetPsd32_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x10), &register_value, 0xf, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NvsRegmapCore3_ArmSramNapRetPsd33_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x10), (value >> 0), 0xf0, 0x4);

    return status;
}

/**
 * (B0 New) Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NvsRegmapCore3_ArmSramNapRetPsd33_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x10), &register_value, 0xf0, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NvsRegmapCore3_ArmSramNapRetPsd34_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x11), (value >> 0), 0xf, 0x0);

    return status;
}

/**
 * (B0 New) Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NvsRegmapCore3_ArmSramNapRetPsd34_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x11), &register_value, 0xf, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NvsRegmapCore3_ArmSramNapRetPsd35_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x11), (value >> 0), 0xf0, 0x4);

    return status;
}

/**
 * (B0 New) Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NvsRegmapCore3_ArmSramNapRetPsd35_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x11), &register_value, 0xf0, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (C0 New) Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NvsRegmapCore3_ArmSramNapRetPsd36_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x12), (value >> 0), 0xf, 0x0);

    return status;
}

/**
 * (C0 New) Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NvsRegmapCore3_ArmSramNapRetPsd36_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x12), &register_value, 0xf, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (C0 New) Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NvsRegmapCore3_ArmSramNapRetPsd37_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x12), (value >> 0), 0xf0, 0x4);

    return status;
}

/**
 * (C0 New) Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NvsRegmapCore3_ArmSramNapRetPsd37_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x12), &register_value, 0xf0, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (C0 New) Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NvsRegmapCore3_ArmSramNapRetPsd38_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x13), (value >> 0), 0xf, 0x0);

    return status;
}

/**
 * (C0 New) Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NvsRegmapCore3_ArmSramNapRetPsd38_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x13), &register_value, 0xf, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (C0 New) Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NvsRegmapCore3_ArmSramNapRetPsd39_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x13), (value >> 0), 0xf0, 0x4);

    return status;
}

/**
 * (C0 New) Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NvsRegmapCore3_ArmSramNapRetPsd39_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x13), &register_value, 0xf0, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NvsRegmapCore3_ArmSramNapRetPsd4_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x2), (value >> 0), 0xf, 0x0);

    return status;
}

/**
 * (B0 New) Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NvsRegmapCore3_ArmSramNapRetPsd4_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x2), &register_value, 0xf, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (C0 New) Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NvsRegmapCore3_ArmSramNapRetPsd40_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x14), (value >> 0), 0xf, 0x0);

    return status;
}

/**
 * (C0 New) Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NvsRegmapCore3_ArmSramNapRetPsd40_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x14), &register_value, 0xf, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (C0 New) Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NvsRegmapCore3_ArmSramNapRetPsd41_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x14), (value >> 0), 0xf0, 0x4);

    return status;
}

/**
 * (C0 New) Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NvsRegmapCore3_ArmSramNapRetPsd41_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x14), &register_value, 0xf0, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (C0 New) Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NvsRegmapCore3_ArmSramNapRetPsd42_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x15), (value >> 0), 0xf, 0x0);

    return status;
}

/**
 * (C0 New) Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NvsRegmapCore3_ArmSramNapRetPsd42_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x15), &register_value, 0xf, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (C0 New) Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NvsRegmapCore3_ArmSramNapRetPsd43_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x15), (value >> 0), 0xf0, 0x4);

    return status;
}

/**
 * (C0 New) Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NvsRegmapCore3_ArmSramNapRetPsd43_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x15), &register_value, 0xf0, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NvsRegmapCore3_ArmSramNapRetPsd5_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x2), (value >> 0), 0xf0, 0x4);

    return status;
}

/**
 * (B0 New) Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NvsRegmapCore3_ArmSramNapRetPsd5_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x2), &register_value, 0xf0, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NvsRegmapCore3_ArmSramNapRetPsd6_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x3), (value >> 0), 0xf, 0x0);

    return status;
}

/**
 * (B0 New) Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NvsRegmapCore3_ArmSramNapRetPsd6_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x3), &register_value, 0xf, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NvsRegmapCore3_ArmSramNapRetPsd7_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x3), (value >> 0), 0xf0, 0x4);

    return status;
}

/**
 * (B0 New) Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NvsRegmapCore3_ArmSramNapRetPsd7_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x3), &register_value, 0xf0, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NvsRegmapCore3_ArmSramNapRetPsd8_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x4), (value >> 0), 0xf, 0x0);

    return status;
}

/**
 * (B0 New) Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NvsRegmapCore3_ArmSramNapRetPsd8_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x4), &register_value, 0xf, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NvsRegmapCore3_ArmSramNapRetPsd9_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x4), (value >> 0), 0xf0, 0x4);

    return status;
}

/**
 * (B0 New) Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NvsRegmapCore3_ArmSramNapRetPsd9_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x4), &register_value, 0xf0, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) Override the control of the latch during powerdown of NAP input port of the memory
 */
static inline int32_t adrv910x_NvsRegmapCore3_ArmSramPowerdownLatchOverrideNap_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x19), (value >> 0), 0x2, 0x1);

    return status;
}

/**
 * (B0 New) Override the control of the latch during powerdown of NAP input port of the memory
 */
static inline int32_t adrv910x_NvsRegmapCore3_ArmSramPowerdownLatchOverrideNap_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x19), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) Override the control of the latch during powerdown of PSD input port of the memory
 */
static inline int32_t adrv910x_NvsRegmapCore3_ArmSramPowerdownLatchOverridePsd_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x19), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * (B0 New) Override the control of the latch during powerdown of PSD input port of the memory
 */
static inline int32_t adrv910x_NvsRegmapCore3_ArmSramPowerdownLatchOverridePsd_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x19), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) Override the control of the latch during powerdown of RET input port of the memory
 */
static inline int32_t adrv910x_NvsRegmapCore3_ArmSramPowerdownLatchOverrideRet_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x19), (value >> 0), 0x4, 0x2);

    return status;
}

/**
 * (B0 New) Override the control of the latch during powerdown of RET input port of the memory
 */
static inline int32_t adrv910x_NvsRegmapCore3_ArmSramPowerdownLatchOverrideRet_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x19), &register_value, 0x4, 0x2);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New)
 */
static inline int32_t adrv910x_NvsRegmapCore3_AuxAdc0DecLinearDataCapture_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x53), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * (B0 New)
 */
static inline int32_t adrv910x_NvsRegmapCore3_AuxAdc0DecLinearDataCapture_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x53), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New)
 */
static inline int32_t adrv910x_NvsRegmapCore3_AuxAdc0Linearity_Set(void *const device,
    const uint16_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x59), (value >> 8), 0xf, 0x0);
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0x58), (value >> 0));

    return status;
}

/**
 * (B0 New)
 */
static inline int32_t adrv910x_NvsRegmapCore3_AuxAdc0Linearity_Get(void *const device,
    uint16_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x59), &register_value, 0xf, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0x58), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New)
 */
static inline int32_t adrv910x_NvsRegmapCore3_AuxAdc0MsbFlip_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x6e), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * (B0 New)
 */
static inline int32_t adrv910x_NvsRegmapCore3_AuxAdc0MsbFlip_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x6e), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New)
 */
static inline int32_t adrv910x_NvsRegmapCore3_AuxAdc0Offset_Set(void *const device,
    const uint16_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0x57), (value >> 8));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0x56), (value >> 0));

    return status;
}

/**
 * (B0 New)
 */
static inline int32_t adrv910x_NvsRegmapCore3_AuxAdc0Offset_Get(void *const device,
    uint16_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0x57), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0x56), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * (B0 New)
 */
static inline int32_t adrv910x_NvsRegmapCore3_AuxAdc0ReadData_Get(void *const device,
    uint16_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x5b), &register_value, 0xf, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0x5a), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) Aux ADC input select
 */
static inline int32_t adrv910x_NvsRegmapCore3_AuxAdc0Sel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x6f), (value >> 0), 0x7, 0x0);

    return status;
}

/**
 * (B0 New) Aux ADC input select
 */
static inline int32_t adrv910x_NvsRegmapCore3_AuxAdc0Sel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x6f), &register_value, 0x7, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New)
 */
static inline int32_t adrv910x_NvsRegmapCore3_AuxAdc1DecLinearDataCapture_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x53), (value >> 0), 0x2, 0x1);

    return status;
}

/**
 * (B0 New)
 */
static inline int32_t adrv910x_NvsRegmapCore3_AuxAdc1DecLinearDataCapture_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x53), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New)
 */
static inline int32_t adrv910x_NvsRegmapCore3_AuxAdc1Linearity_Set(void *const device,
    const uint16_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x5f), (value >> 8), 0xf, 0x0);
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0x5e), (value >> 0));

    return status;
}

/**
 * (B0 New)
 */
static inline int32_t adrv910x_NvsRegmapCore3_AuxAdc1Linearity_Get(void *const device,
    uint16_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x5f), &register_value, 0xf, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0x5e), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New)
 */
static inline int32_t adrv910x_NvsRegmapCore3_AuxAdc1MsbFlip_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x6e), (value >> 0), 0x2, 0x1);

    return status;
}

/**
 * (B0 New)
 */
static inline int32_t adrv910x_NvsRegmapCore3_AuxAdc1MsbFlip_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x6e), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New)
 */
static inline int32_t adrv910x_NvsRegmapCore3_AuxAdc1Offset_Set(void *const device,
    const uint16_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0x5d), (value >> 8));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0x5c), (value >> 0));

    return status;
}

/**
 * (B0 New)
 */
static inline int32_t adrv910x_NvsRegmapCore3_AuxAdc1Offset_Get(void *const device,
    uint16_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0x5d), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0x5c), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * (B0 New)
 */
static inline int32_t adrv910x_NvsRegmapCore3_AuxAdc1ReadData_Get(void *const device,
    uint16_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x61), &register_value, 0xf, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0x60), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) Aux ADC input select
 */
static inline int32_t adrv910x_NvsRegmapCore3_AuxAdc1Sel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x70), (value >> 0), 0x7, 0x0);

    return status;
}

/**
 * (B0 New) Aux ADC input select
 */
static inline int32_t adrv910x_NvsRegmapCore3_AuxAdc1Sel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x70), &register_value, 0x7, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New)
 */
static inline int32_t adrv910x_NvsRegmapCore3_AuxAdc2DecLinearDataCapture_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x53), (value >> 0), 0x4, 0x2);

    return status;
}

/**
 * (B0 New)
 */
static inline int32_t adrv910x_NvsRegmapCore3_AuxAdc2DecLinearDataCapture_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x53), &register_value, 0x4, 0x2);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New)
 */
static inline int32_t adrv910x_NvsRegmapCore3_AuxAdc2Linearity_Set(void *const device,
    const uint16_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x65), (value >> 8), 0xf, 0x0);
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0x64), (value >> 0));

    return status;
}

/**
 * (B0 New)
 */
static inline int32_t adrv910x_NvsRegmapCore3_AuxAdc2Linearity_Get(void *const device,
    uint16_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x65), &register_value, 0xf, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0x64), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New)
 */
static inline int32_t adrv910x_NvsRegmapCore3_AuxAdc2MsbFlip_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x6e), (value >> 0), 0x4, 0x2);

    return status;
}

/**
 * (B0 New)
 */
static inline int32_t adrv910x_NvsRegmapCore3_AuxAdc2MsbFlip_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x6e), &register_value, 0x4, 0x2);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New)
 */
static inline int32_t adrv910x_NvsRegmapCore3_AuxAdc2Offset_Set(void *const device,
    const uint16_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0x63), (value >> 8));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0x62), (value >> 0));

    return status;
}

/**
 * (B0 New)
 */
static inline int32_t adrv910x_NvsRegmapCore3_AuxAdc2Offset_Get(void *const device,
    uint16_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0x63), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0x62), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * (B0 New)
 */
static inline int32_t adrv910x_NvsRegmapCore3_AuxAdc2ReadData_Get(void *const device,
    uint16_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x67), &register_value, 0xf, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0x66), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) Aux ADC input select
 */
static inline int32_t adrv910x_NvsRegmapCore3_AuxAdc2Sel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x71), (value >> 0), 0x7, 0x0);

    return status;
}

/**
 * (B0 New) Aux ADC input select
 */
static inline int32_t adrv910x_NvsRegmapCore3_AuxAdc2Sel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x71), &register_value, 0x7, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New)
 */
static inline int32_t adrv910x_NvsRegmapCore3_AuxAdc3DecLinearDataCapture_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x53), (value >> 0), 0x8, 0x3);

    return status;
}

/**
 * (B0 New)
 */
static inline int32_t adrv910x_NvsRegmapCore3_AuxAdc3DecLinearDataCapture_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x53), &register_value, 0x8, 0x3);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New)
 */
static inline int32_t adrv910x_NvsRegmapCore3_AuxAdc3Linearity_Set(void *const device,
    const uint16_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x6b), (value >> 8), 0xf, 0x0);
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0x6a), (value >> 0));

    return status;
}

/**
 * (B0 New)
 */
static inline int32_t adrv910x_NvsRegmapCore3_AuxAdc3Linearity_Get(void *const device,
    uint16_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x6b), &register_value, 0xf, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0x6a), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New)
 */
static inline int32_t adrv910x_NvsRegmapCore3_AuxAdc3MsbFlip_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x6e), (value >> 0), 0x8, 0x3);

    return status;
}

/**
 * (B0 New)
 */
static inline int32_t adrv910x_NvsRegmapCore3_AuxAdc3MsbFlip_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x6e), &register_value, 0x8, 0x3);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New)
 */
static inline int32_t adrv910x_NvsRegmapCore3_AuxAdc3Offset_Set(void *const device,
    const uint16_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0x69), (value >> 8));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0x68), (value >> 0));

    return status;
}

/**
 * (B0 New)
 */
static inline int32_t adrv910x_NvsRegmapCore3_AuxAdc3Offset_Get(void *const device,
    uint16_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0x69), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0x68), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * (B0 New)
 */
static inline int32_t adrv910x_NvsRegmapCore3_AuxAdc3ReadData_Get(void *const device,
    uint16_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x6d), &register_value, 0xf, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0x6c), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) Aux ADC input select
 */
static inline int32_t adrv910x_NvsRegmapCore3_AuxAdc3Sel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x72), (value >> 0), 0x7, 0x0);

    return status;
}

/**
 * (B0 New) Aux ADC input select
 */
static inline int32_t adrv910x_NvsRegmapCore3_AuxAdc3Sel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x72), &register_value, 0x7, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New)
 */
static inline int32_t adrv910x_NvsRegmapCore3_AuxAdcDecClkInv_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x51), (value >> 0), 0x4, 0x2);

    return status;
}

/**
 * (B0 New)
 */
static inline int32_t adrv910x_NvsRegmapCore3_AuxAdcDecClkInv_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x51), &register_value, 0x4, 0x2);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) Number of cycles@184MHz of the reset generated by PA_RAMP delay enable rising edge
 */
static inline int32_t adrv910x_NvsRegmapCore3_AuxAdcPaResetClkExtend_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0x54), (value >> 0));

    return status;
}

/**
 * (B0 New) Number of cycles@184MHz of the reset generated by PA_RAMP delay enable rising edge
 */
static inline int32_t adrv910x_NvsRegmapCore3_AuxAdcPaResetClkExtend_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0x54), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) 0: auxdac data output from pa_ramp, 1: auxdac data output from SPI (default)
 */
static inline int32_t adrv910x_NvsRegmapCore3_Auxdac0Bypass_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0xab), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * (B0 New) 0: auxdac data output from pa_ramp, 1: auxdac data output from SPI (default)
 */
static inline int32_t adrv910x_NvsRegmapCore3_Auxdac0Bypass_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0xab), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) Flip AUXADC0 SPI register MSB bit
 */
static inline int32_t adrv910x_NvsRegmapCore3_Auxdac0FlipMsb_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x9a), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * (B0 New) Flip AUXADC0 SPI register MSB bit
 */
static inline int32_t adrv910x_NvsRegmapCore3_Auxdac0FlipMsb_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x9a), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) U1.11 AUXADC0 linear correction factor
 */
static inline int32_t adrv910x_NvsRegmapCore3_Auxdac0LinearCorr_Set(void *const device,
    const uint16_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x9c), (value >> 8), 0xf, 0x0);
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0x9b), (value >> 0));

    return status;
}

/**
 * (B0 New) U1.11 AUXADC0 linear correction factor
 */
static inline int32_t adrv910x_NvsRegmapCore3_Auxdac0LinearCorr_Get(void *const device,
    uint16_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x9c), &register_value, 0xf, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0x9b), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) U1.11 AUXADC0 offset correction factor
 */
static inline int32_t adrv910x_NvsRegmapCore3_Auxdac0OffsetCorr_Set(void *const device,
    const uint16_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0xa4), (value >> 8));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0xa3), (value >> 0));

    return status;
}

/**
 * (B0 New) U1.11 AUXADC0 offset correction factor
 */
static inline int32_t adrv910x_NvsRegmapCore3_Auxdac0OffsetCorr_Get(void *const device,
    uint16_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0xa4), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0xa3), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) 0: auxdac data output from pa_ramp, 1: auxdac data output from SPI (default)
 */
static inline int32_t adrv910x_NvsRegmapCore3_Auxdac1Bypass_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0xab), (value >> 0), 0x2, 0x1);

    return status;
}

/**
 * (B0 New) 0: auxdac data output from pa_ramp, 1: auxdac data output from SPI (default)
 */
static inline int32_t adrv910x_NvsRegmapCore3_Auxdac1Bypass_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0xab), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) Flip AUXADC1 SPI register MSB bit
 */
static inline int32_t adrv910x_NvsRegmapCore3_Auxdac1FlipMsb_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x9a), (value >> 0), 0x2, 0x1);

    return status;
}

/**
 * (B0 New) Flip AUXADC1 SPI register MSB bit
 */
static inline int32_t adrv910x_NvsRegmapCore3_Auxdac1FlipMsb_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x9a), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) U1.11 AUXADC1 linear correction factor
 */
static inline int32_t adrv910x_NvsRegmapCore3_Auxdac1LinearCorr_Set(void *const device,
    const uint16_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x9e), (value >> 8), 0xf, 0x0);
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0x9d), (value >> 0));

    return status;
}

/**
 * (B0 New) U1.11 AUXADC1 linear correction factor
 */
static inline int32_t adrv910x_NvsRegmapCore3_Auxdac1LinearCorr_Get(void *const device,
    uint16_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x9e), &register_value, 0xf, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0x9d), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) U1.11 AUXADC1 offset correction factor
 */
static inline int32_t adrv910x_NvsRegmapCore3_Auxdac1OffsetCorr_Set(void *const device,
    const uint16_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0xa6), (value >> 8));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0xa5), (value >> 0));

    return status;
}

/**
 * (B0 New) U1.11 AUXADC1 offset correction factor
 */
static inline int32_t adrv910x_NvsRegmapCore3_Auxdac1OffsetCorr_Get(void *const device,
    uint16_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0xa6), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0xa5), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) 0: auxdac data output from pa_ramp, 1: auxdac data output from SPI (default)
 */
static inline int32_t adrv910x_NvsRegmapCore3_Auxdac2Bypass_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0xab), (value >> 0), 0x4, 0x2);

    return status;
}

/**
 * (B0 New) 0: auxdac data output from pa_ramp, 1: auxdac data output from SPI (default)
 */
static inline int32_t adrv910x_NvsRegmapCore3_Auxdac2Bypass_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0xab), &register_value, 0x4, 0x2);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) Flip AUXADC2 SPI register MSB bit
 */
static inline int32_t adrv910x_NvsRegmapCore3_Auxdac2FlipMsb_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x9a), (value >> 0), 0x4, 0x2);

    return status;
}

/**
 * (B0 New) Flip AUXADC2 SPI register MSB bit
 */
static inline int32_t adrv910x_NvsRegmapCore3_Auxdac2FlipMsb_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x9a), &register_value, 0x4, 0x2);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) U1.11 AUXADC2 linear correction factor
 */
static inline int32_t adrv910x_NvsRegmapCore3_Auxdac2LinearCorr_Set(void *const device,
    const uint16_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0xa0), (value >> 8), 0xf, 0x0);
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0x9f), (value >> 0));

    return status;
}

/**
 * (B0 New) U1.11 AUXADC2 linear correction factor
 */
static inline int32_t adrv910x_NvsRegmapCore3_Auxdac2LinearCorr_Get(void *const device,
    uint16_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0xa0), &register_value, 0xf, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0x9f), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) U1.11 AUXADC2 offset correction factor
 */
static inline int32_t adrv910x_NvsRegmapCore3_Auxdac2OffsetCorr_Set(void *const device,
    const uint16_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0xa8), (value >> 8));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0xa7), (value >> 0));

    return status;
}

/**
 * (B0 New) U1.11 AUXADC2 offset correction factor
 */
static inline int32_t adrv910x_NvsRegmapCore3_Auxdac2OffsetCorr_Get(void *const device,
    uint16_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0xa8), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0xa7), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) 0: auxdac data output from pa_ramp, 1: auxdac data output from SPI (default)
 */
static inline int32_t adrv910x_NvsRegmapCore3_Auxdac3Bypass_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0xab), (value >> 0), 0x8, 0x3);

    return status;
}

/**
 * (B0 New) 0: auxdac data output from pa_ramp, 1: auxdac data output from SPI (default)
 */
static inline int32_t adrv910x_NvsRegmapCore3_Auxdac3Bypass_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0xab), &register_value, 0x8, 0x3);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) Flip AUXADC3 SPI register MSB bit
 */
static inline int32_t adrv910x_NvsRegmapCore3_Auxdac3FlipMsb_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x9a), (value >> 0), 0x8, 0x3);

    return status;
}

/**
 * (B0 New) Flip AUXADC3 SPI register MSB bit
 */
static inline int32_t adrv910x_NvsRegmapCore3_Auxdac3FlipMsb_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x9a), &register_value, 0x8, 0x3);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) U1.11 AUXADC3 linear correction factor
 */
static inline int32_t adrv910x_NvsRegmapCore3_Auxdac3LinearCorr_Set(void *const device,
    const uint16_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0xa2), (value >> 8), 0xf, 0x0);
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0xa1), (value >> 0));

    return status;
}

/**
 * (B0 New) U1.11 AUXADC3 linear correction factor
 */
static inline int32_t adrv910x_NvsRegmapCore3_Auxdac3LinearCorr_Get(void *const device,
    uint16_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0xa2), &register_value, 0xf, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0xa1), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) U1.11 AUXADC3 offset correction factor
 */
static inline int32_t adrv910x_NvsRegmapCore3_Auxdac3OffsetCorr_Set(void *const device,
    const uint16_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0xaa), (value >> 8));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0xa9), (value >> 0));

    return status;
}

/**
 * (B0 New) U1.11 AUXADC3 offset correction factor
 */
static inline int32_t adrv910x_NvsRegmapCore3_Auxdac3OffsetCorr_Get(void *const device,
    uint16_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0xaa), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0xa9), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Bypass MCS retime before going to adcdac_capture clock dividers
 */
static inline int32_t adrv910x_NvsRegmapCore3_ClkAlignAdcdacMcsRetimeBypass_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x44), (value >> 0), 0x2, 0x1);

    return status;
}

/**
 * (NEVIS) Bypass MCS retime before going to adcdac_capture clock dividers
 */
static inline int32_t adrv910x_NvsRegmapCore3_ClkAlignAdcdacMcsRetimeBypass_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x44), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Bypass retime of the MCS before going to clocks dividers
 */
static inline int32_t adrv910x_NvsRegmapCore3_ClkAlignMcsRetimeBypass_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x44), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * (NEVIS) Bypass retime of the MCS before going to clocks dividers
 */
static inline int32_t adrv910x_NvsRegmapCore3_ClkAlignMcsRetimeBypass_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x44), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS_B0) Start realign PS1 ARM clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_CoreArmClkAlignReceivedClear_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x3f), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * (NEVIS_B0) Start realign PS1 ARM clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_CoreArmClkAlignReceivedClear_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x3f), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * (NEVIS_B0) Status for realign CORE ARM clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_CoreArmClkEnAlignReceived_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x40), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS_B0) Start realign PS1 ARM clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_CoreArmClkStartClkAlign_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x3e), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * (NEVIS_B0) Start realign PS1 ARM clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_CoreArmClkStartClkAlign_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x3e), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) Allow Dead Cycles between 2 DMA AHB access
 */
static inline int32_t adrv910x_NvsRegmapCore3_Dma0DeadCycleEnable_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0xcb), (value >> 0), 0x2, 0x1);

    return status;
}

/**
 * (B0 New) Allow Dead Cycles between 2 DMA AHB access
 */
static inline int32_t adrv910x_NvsRegmapCore3_Dma0DeadCycleEnable_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0xcb), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) Number of Dead Cycles between 2 DMA AHB access
 */
static inline int32_t adrv910x_NvsRegmapCore3_Dma0DeadCycleValue_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0xcd), (value >> 0));

    return status;
}

/**
 * (B0 New) Number of Dead Cycles between 2 DMA AHB access
 */
static inline int32_t adrv910x_NvsRegmapCore3_Dma0DeadCycleValue_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0xcd), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) MSB bit of the Maximum number of word possible in 1 DMA burst
 */
static inline int32_t adrv910x_NvsRegmapCore3_Dma0MaxNumberOfWordMsb_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0xd1), (value >> 0), 0x2, 0x1);

    return status;
}

/**
 * (B0 New) MSB bit of the Maximum number of word possible in 1 DMA burst
 */
static inline int32_t adrv910x_NvsRegmapCore3_Dma0MaxNumberOfWordMsb_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0xd1), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) Allow Dead Cycles between 2 DMA AHB access
 */
static inline int32_t adrv910x_NvsRegmapCore3_Dma1DeadCycleEnable_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0xcb), (value >> 0), 0x4, 0x2);

    return status;
}

/**
 * (B0 New) Allow Dead Cycles between 2 DMA AHB access
 */
static inline int32_t adrv910x_NvsRegmapCore3_Dma1DeadCycleEnable_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0xcb), &register_value, 0x4, 0x2);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) Number of Dead Cycles between 2 DMA AHB access
 */
static inline int32_t adrv910x_NvsRegmapCore3_Dma1DeadCycleValue_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0xce), (value >> 0));

    return status;
}

/**
 * (B0 New) Number of Dead Cycles between 2 DMA AHB access
 */
static inline int32_t adrv910x_NvsRegmapCore3_Dma1DeadCycleValue_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0xce), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) MSB bit of the Maximum number of word possible in 1 DMA burst
 */
static inline int32_t adrv910x_NvsRegmapCore3_Dma1MaxNumberOfWordMsb_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0xd1), (value >> 0), 0x4, 0x2);

    return status;
}

/**
 * (B0 New) MSB bit of the Maximum number of word possible in 1 DMA burst
 */
static inline int32_t adrv910x_NvsRegmapCore3_Dma1MaxNumberOfWordMsb_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0xd1), &register_value, 0x4, 0x2);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) Allow Dead Cycles between 2 DMA AHB access
 */
static inline int32_t adrv910x_NvsRegmapCore3_Dma2DeadCycleEnable_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0xcb), (value >> 0), 0x8, 0x3);

    return status;
}

/**
 * (B0 New) Allow Dead Cycles between 2 DMA AHB access
 */
static inline int32_t adrv910x_NvsRegmapCore3_Dma2DeadCycleEnable_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0xcb), &register_value, 0x8, 0x3);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) Number of Dead Cycles between 2 DMA AHB access
 */
static inline int32_t adrv910x_NvsRegmapCore3_Dma2DeadCycleValue_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0xcf), (value >> 0));

    return status;
}

/**
 * (B0 New) Number of Dead Cycles between 2 DMA AHB access
 */
static inline int32_t adrv910x_NvsRegmapCore3_Dma2DeadCycleValue_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0xcf), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) MSB bit of the Maximum number of word possible in 1 DMA burst
 */
static inline int32_t adrv910x_NvsRegmapCore3_Dma2MaxNumberOfWordMsb_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0xd1), (value >> 0), 0x8, 0x3);

    return status;
}

/**
 * (B0 New) MSB bit of the Maximum number of word possible in 1 DMA burst
 */
static inline int32_t adrv910x_NvsRegmapCore3_Dma2MaxNumberOfWordMsb_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0xd1), &register_value, 0x8, 0x3);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) Allow Dead Cycles between 2 DMA AHB access
 */
static inline int32_t adrv910x_NvsRegmapCore3_Dma3DeadCycleEnable_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0xcb), (value >> 0), 0x10, 0x4);

    return status;
}

/**
 * (B0 New) Allow Dead Cycles between 2 DMA AHB access
 */
static inline int32_t adrv910x_NvsRegmapCore3_Dma3DeadCycleEnable_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0xcb), &register_value, 0x10, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) Number of Dead Cycles between 2 DMA AHB access
 */
static inline int32_t adrv910x_NvsRegmapCore3_Dma3DeadCycleValue_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0xd0), (value >> 0));

    return status;
}

/**
 * (B0 New) Number of Dead Cycles between 2 DMA AHB access
 */
static inline int32_t adrv910x_NvsRegmapCore3_Dma3DeadCycleValue_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0xd0), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) MSB bit of the Maximum number of word possible in 1 DMA burst
 */
static inline int32_t adrv910x_NvsRegmapCore3_Dma3MaxNumberOfWordMsb_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0xd1), (value >> 0), 0x10, 0x4);

    return status;
}

/**
 * (B0 New) MSB bit of the Maximum number of word possible in 1 DMA burst
 */
static inline int32_t adrv910x_NvsRegmapCore3_Dma3MaxNumberOfWordMsb_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0xd1), &register_value, 0x10, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) DMA legacy mode
 */
static inline int32_t adrv910x_NvsRegmapCore3_DmaLegacyMode_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0xe5), (value >> 0), 0x10, 0x4);

    return status;
}

/**
 * (NEVIS) DMA legacy mode
 */
static inline int32_t adrv910x_NvsRegmapCore3_DmaLegacyMode_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0xe5), &register_value, 0x10, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) Allow Dead Cycles between 2 DMA AHB access
 */
static inline int32_t adrv910x_NvsRegmapCore3_DmaMainDeadCycleEnable_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0xcb), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * (B0 New) Allow Dead Cycles between 2 DMA AHB access
 */
static inline int32_t adrv910x_NvsRegmapCore3_DmaMainDeadCycleEnable_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0xcb), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) Number of Dead Cycles between 2 DMA AHB access
 */
static inline int32_t adrv910x_NvsRegmapCore3_DmaMainDeadCycleValue_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0xcc), (value >> 0));

    return status;
}

/**
 * (B0 New) Number of Dead Cycles between 2 DMA AHB access
 */
static inline int32_t adrv910x_NvsRegmapCore3_DmaMainDeadCycleValue_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0xcc), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) MSB bit of the Maximum number of word possible in 1 DMA burst
 */
static inline int32_t adrv910x_NvsRegmapCore3_DmaMainMaxNumberOfWordMsb_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0xd1), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * (B0 New) MSB bit of the Maximum number of word possible in 1 DMA burst
 */
static inline int32_t adrv910x_NvsRegmapCore3_DmaMainMaxNumberOfWordMsb_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0xd1), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * (C0 New)
 */
static inline int32_t adrv910x_NvsRegmapCore3_DmaRegToMemAhbError_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0xf3), &register_value, 0x20, 0x5);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (C0 New) Mode to always update the memory with the data in the register
 */
static inline int32_t adrv910x_NvsRegmapCore3_DmaRegToMemAlwaysWriteMode_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0xe3), (value >> 0), 0x10, 0x4);

    return status;
}

/**
 * (C0 New) Mode to always update the memory with the data in the register
 */
static inline int32_t adrv910x_NvsRegmapCore3_DmaRegToMemAlwaysWriteMode_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0xe3), &register_value, 0x10, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (C0 New) Block base offset address for index mode operation
 */
static inline int32_t adrv910x_NvsRegmapCore3_DmaRegToMemBlockBaseOffsetAddr_Set(void *const device,
    const uint16_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0xe9), (value >> 8), 0xf, 0x0);
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0xe8), (value >> 0));

    return status;
}

/**
 * (C0 New) Block base offset address for index mode operation
 */
static inline int32_t adrv910x_NvsRegmapCore3_DmaRegToMemBlockBaseOffsetAddr_Get(void *const device,
    uint16_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0xe9), &register_value, 0xf, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0xe8), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (C0 New) 0: Index Table Format ,1. Block type instruction
 */
static inline int32_t adrv910x_NvsRegmapCore3_DmaRegToMemBlockMode_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0xe3), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * (C0 New) 0: Index Table Format ,1. Block type instruction
 */
static inline int32_t adrv910x_NvsRegmapCore3_DmaRegToMemBlockMode_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0xe3), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (C0 New) Debug mode where the register data and the data in the instruction are compared
 */
static inline int32_t adrv910x_NvsRegmapCore3_DmaRegToMemCompareMode_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0xe4), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * (C0 New) Debug mode where the register data and the data in the instruction are compared
 */
static inline int32_t adrv910x_NvsRegmapCore3_DmaRegToMemCompareMode_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0xe4), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (C0 New) Miscompare Count where the DMA reports the register data and address
 */
static inline int32_t adrv910x_NvsRegmapCore3_DmaRegToMemCompareStopCount_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0xe4), (value >> 0), 0x7e, 0x1);

    return status;
}

/**
 * (C0 New) Miscompare Count where the DMA reports the register data and address
 */
static inline int32_t adrv910x_NvsRegmapCore3_DmaRegToMemCompareStopCount_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0xe4), &register_value, 0x7e, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * (C0 New) Current index address the DMA is executing
 */
static inline int32_t adrv910x_NvsRegmapCore3_DmaRegToMemCurrIndex_Get(void *const device,
    uint32_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0xf1), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0xf0), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0xef), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0xee), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (C0 New) 0: DMA Instruction Format, 1: Packed Data Format
 */
static inline int32_t adrv910x_NvsRegmapCore3_DmaRegToMemDataFormat_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0xe3), (value >> 0), 0x8, 0x3);

    return status;
}

/**
 * (C0 New) 0: DMA Instruction Format, 1: Packed Data Format
 */
static inline int32_t adrv910x_NvsRegmapCore3_DmaRegToMemDataFormat_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0xe3), &register_value, 0x8, 0x3);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (C0 New) The destination address where to store the instructions. (Used in update memory mode with block instructions)
 */
static inline int32_t adrv910x_NvsRegmapCore3_DmaRegToMemDestAddr_Set(void *const device,
    const uint32_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0xe2), (value >> 24));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0xe1), (value >> 16));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0xe0), (value >> 8));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0xdf), (value >> 0));

    return status;
}

/**
 * (C0 New) The destination address where to store the instructions. (Used in update memory mode with block instructions)
 */
static inline int32_t adrv910x_NvsRegmapCore3_DmaRegToMemDestAddr_Get(void *const device,
    uint32_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0xe2), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0xe1), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0xe0), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0xdf), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * (C0 New)
 */
static inline int32_t adrv910x_NvsRegmapCore3_DmaRegToMemEndOfTransferFlag_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0xf2), &register_value, 0x4, 0x2);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * (C0 New)
 */
static inline int32_t adrv910x_NvsRegmapCore3_DmaRegToMemErrorFlag_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0xf2), &register_value, 0x8, 0x3);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * (C0 New) Field type errors for invalid type of instructions/ Instructions misplaced in the wrong table.
 */
static inline int32_t adrv910x_NvsRegmapCore3_DmaRegToMemFieldTypeError_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0xf3), &register_value, 0x1f, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * (C0 New)
 */
static inline int32_t adrv910x_NvsRegmapCore3_DmaRegToMemGenbusError_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0xf3), &register_value, 0x40, 0x6);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * (C0 New) Error flag when the last instruction is a read-only register or a non-existent register
 */
static inline int32_t adrv910x_NvsRegmapCore3_DmaRegToMemLastInstInvalidError_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0xf3), &register_value, 0x80, 0x7);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS)
 */
static inline int32_t adrv910x_NvsRegmapCore3_DmaRegToMemMemToMemMode_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0xe3), (value >> 0), 0x40, 0x6);

    return status;
}

/**
 * (NEVIS)
 */
static inline int32_t adrv910x_NvsRegmapCore3_DmaRegToMemMemToMemMode_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0xe3), &register_value, 0x40, 0x6);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * (C0 New) Register address where there is a miscompare
 */
static inline int32_t adrv910x_NvsRegmapCore3_DmaRegToMemMiscompareAddr_Get(void *const device,
    uint16_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0xf7), &register_value, 0x7f, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0xf6), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * (C0 New) Current Miscompare Count/ Total Miscompare Count
 */
static inline int32_t adrv910x_NvsRegmapCore3_DmaRegToMemMiscompareCount_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0xf4), &register_value, 0x3f, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * (C0 New) Data from the register where there is a miscompare
 */
static inline int32_t adrv910x_NvsRegmapCore3_DmaRegToMemMiscompareData_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0xf5), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * (NEVIS) Status to be read when transfer is done to notify the number of register access dumped in the memory
 */
static inline int32_t adrv910x_NvsRegmapCore3_DmaRegToMemPackedRegAccessCount_Get(void *const device,
    uint16_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0xf9), &register_value, 0x3, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0xf8), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Packed compressed mode : 0=compressed mode, 1=Uncompressed mode
 */
static inline int32_t adrv910x_NvsRegmapCore3_DmaRegToMemPackedUncompressedMode_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0xe3), (value >> 0), 0x80, 0x7);

    return status;
}

/**
 * (NEVIS) Packed compressed mode : 0=compressed mode, 1=Uncompressed mode
 */
static inline int32_t adrv910x_NvsRegmapCore3_DmaRegToMemPackedUncompressedMode_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0xe3), &register_value, 0x80, 0x7);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (C0 New) Mode to pause and resume from one miscompare to the next.
 */
static inline int32_t adrv910x_NvsRegmapCore3_DmaRegToMemPauseResumeMiscompareMode_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0xec), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * (C0 New) Mode to pause and resume from one miscompare to the next.
 */
static inline int32_t adrv910x_NvsRegmapCore3_DmaRegToMemPauseResumeMiscompareMode_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0xec), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (C0 New) Register map offset address used by the DMA to refer for RMW instructions.
 */
static inline int32_t adrv910x_NvsRegmapCore3_DmaRegToMemRegmapOffsetAddr_Set(void *const device,
    const uint16_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0xeb), (value >> 8), 0x7f, 0x0);
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0xea), (value >> 0));

    return status;
}

/**
 * (C0 New) Register map offset address used by the DMA to refer for RMW instructions.
 */
static inline int32_t adrv910x_NvsRegmapCore3_DmaRegToMemRegmapOffsetAddr_Get(void *const device,
    uint16_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0xeb), &register_value, 0x7f, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0xea), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (C0 New) Signal used to resume to the next miscompare
 */
static inline int32_t adrv910x_NvsRegmapCore3_DmaRegToMemResumeMiscompare_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0xec), (value >> 0), 0x2, 0x1);

    return status;
}

/**
 * (C0 New) Signal used to resume to the next miscompare
 */
static inline int32_t adrv910x_NvsRegmapCore3_DmaRegToMemResumeMiscompare_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0xec), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (C0 New) This is the number of instructions to be formed.
 */
static inline int32_t adrv910x_NvsRegmapCore3_DmaRegToMemSize_Set(void *const device,
    const uint16_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0xde), (value >> 8), 0x3, 0x0);
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0xdd), (value >> 0));

    return status;
}

/**
 * (C0 New) This is the number of instructions to be formed.
 */
static inline int32_t adrv910x_NvsRegmapCore3_DmaRegToMemSize_Get(void *const device,
    uint16_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0xde), &register_value, 0x3, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0xdd), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (C0 New) Mode to skip those registers that are read-only and registers not available in the regmap
 */
static inline int32_t adrv910x_NvsRegmapCore3_DmaRegToMemSkipReadOnlyMode_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0xe3), (value >> 0), 0x4, 0x2);

    return status;
}

/**
 * (C0 New) Mode to skip those registers that are read-only and registers not available in the regmap
 */
static inline int32_t adrv910x_NvsRegmapCore3_DmaRegToMemSkipReadOnlyMode_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0xe3), &register_value, 0x4, 0x2);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (C0 New)  The starting register bus address to read from in DMA instruction mode/ the starting memory address to read from in update memory mode
 */
static inline int32_t adrv910x_NvsRegmapCore3_DmaRegToMemSourceAddr_Set(void *const device,
    const uint32_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0xdc), (value >> 24));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0xdb), (value >> 16));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0xda), (value >> 8));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0xd9), (value >> 0));

    return status;
}

/**
 * (C0 New)  The starting register bus address to read from in DMA instruction mode/ the starting memory address to read from in update memory mode
 */
static inline int32_t adrv910x_NvsRegmapCore3_DmaRegToMemSourceAddr_Get(void *const device,
    uint32_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0xdc), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0xdb), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0xda), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0xd9), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * (C0 New) DMA State
 */
static inline int32_t adrv910x_NvsRegmapCore3_DmaRegToMemState_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0xed), &register_value, 0xf, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * (C0 New) DMA Status
 */
static inline int32_t adrv910x_NvsRegmapCore3_DmaRegToMemStatus_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0xf2), &register_value, 0x3, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS C0) capture status in a local register to avoid timing violation when SPI read
 */
static inline int32_t adrv910x_NvsRegmapCore3_DmaRegToMemStatusCapture_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0xe5), (value >> 0), 0x80, 0x7);

    return status;
}

/**
 * (NEVIS C0) capture status in a local register to avoid timing violation when SPI read
 */
static inline int32_t adrv910x_NvsRegmapCore3_DmaRegToMemStatusCapture_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0xe5), &register_value, 0x80, 0x7);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (C0 New) Table base offset address for index mode operation
 */
static inline int32_t adrv910x_NvsRegmapCore3_DmaRegToMemTableBaseOffsetAddr_Set(void *const device,
    const uint16_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0xe7), (value >> 8), 0xf, 0x0);
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0xe6), (value >> 0));

    return status;
}

/**
 * (C0 New) Table base offset address for index mode operation
 */
static inline int32_t adrv910x_NvsRegmapCore3_DmaRegToMemTableBaseOffsetAddr_Get(void *const device,
    uint16_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0xe7), &register_value, 0xf, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0xe6), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (C0 New) Mode to select update memory mode
 */
static inline int32_t adrv910x_NvsRegmapCore3_DmaRegToMemUpdateMemMode_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0xe3), (value >> 0), 0x2, 0x1);

    return status;
}

/**
 * (C0 New) Mode to select update memory mode
 */
static inline int32_t adrv910x_NvsRegmapCore3_DmaRegToMemUpdateMemMode_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0xe3), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (C0 New) Mode to use reserved bit to skip updating the memory
 */
static inline int32_t adrv910x_NvsRegmapCore3_DmaRegToMemUseRsvBitMode_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0xe3), (value >> 0), 0x20, 0x5);

    return status;
}

/**
 * (C0 New) Mode to use reserved bit to skip updating the memory
 */
static inline int32_t adrv910x_NvsRegmapCore3_DmaRegToMemUseRsvBitMode_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0xe3), &register_value, 0x20, 0x5);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (C0 New) Control signal to select the DMA, 0: Mem-to-Reg DMA, 1: Reg-to-Mem DMA
 */
static inline int32_t adrv910x_NvsRegmapCore3_DmaSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0xe5), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * (C0 New) Control signal to select the DMA, 0: Mem-to-Reg DMA, 1: Reg-to-Mem DMA
 */
static inline int32_t adrv910x_NvsRegmapCore3_DmaSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0xe5), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Address increment in word : 0=+0, 1:+4, 2:+8, ...
 */
static inline int32_t adrv910x_NvsRegmapCore3_DmaStepDestination_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0xfa), (value >> 0), 0xf0, 0x4);

    return status;
}

/**
 * (NEVIS) Address increment in word : 0=+0, 1:+4, 2:+8, ...
 */
static inline int32_t adrv910x_NvsRegmapCore3_DmaStepDestination_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0xfa), &register_value, 0xf0, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Address increment in word : 0=+0, 1:+4, 2:+8, ...
 */
static inline int32_t adrv910x_NvsRegmapCore3_DmaStepSource_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0xfa), (value >> 0), 0xf, 0x0);

    return status;
}

/**
 * (NEVIS) Address increment in word : 0=+0, 1:+4, 2:+8, ...
 */
static inline int32_t adrv910x_NvsRegmapCore3_DmaStepSource_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0xfa), &register_value, 0xf, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) TX SSI To Memory Interface
 */
static inline int32_t adrv910x_NvsRegmapCore3_EndSyncKeyMatchIdata_Set(void *const device,
    const uint16_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0x165), (value >> 8));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0x164), (value >> 0));

    return status;
}

/**
 * (NEVIS) TX SSI To Memory Interface
 */
static inline int32_t adrv910x_NvsRegmapCore3_EndSyncKeyMatchIdata_Get(void *const device,
    uint16_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0x165), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0x164), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) TX SSI To Memory Interface
 */
static inline int32_t adrv910x_NvsRegmapCore3_EndSyncKeyMatchQdata_Set(void *const device,
    const uint16_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0x167), (value >> 8));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0x166), (value >> 0));

    return status;
}

/**
 * (NEVIS) TX SSI To Memory Interface
 */
static inline int32_t adrv910x_NvsRegmapCore3_EndSyncKeyMatchQdata_Get(void *const device,
    uint16_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0x167), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0x166), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Delay Start of the event logger (in HCLK cycles)
 */
static inline int32_t adrv910x_NvsRegmapCore3_EventLoggerDelayEnable_Set(void *const device,
    const uint16_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0x176), (value >> 8));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0x175), (value >> 0));

    return status;
}

/**
 * (NEVIS) Delay Start of the event logger (in HCLK cycles)
 */
static inline int32_t adrv910x_NvsRegmapCore3_EventLoggerDelayEnable_Get(void *const device,
    uint16_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0x176), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0x175), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Mask direct input probes : 0=Unmasked, 1=Masked
 */
static inline int32_t adrv910x_NvsRegmapCore3_EventLoggerDirectProbeMask_Set(void *const device,
    const uint32_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0x188), (value >> 24));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0x187), (value >> 16));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0x186), (value >> 8));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0x185), (value >> 0));

    return status;
}

/**
 * (NEVIS) Mask direct input probes : 0=Unmasked, 1=Masked
 */
static inline int32_t adrv910x_NvsRegmapCore3_EventLoggerDirectProbeMask_Get(void *const device,
    uint32_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0x188), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0x187), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0x186), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0x185), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Select the source for Event logger probes
 */
static inline int32_t adrv910x_NvsRegmapCore3_EventLoggerDirectProbeSourceSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x191), (value >> 0), 0xf, 0x0);

    return status;
}

/**
 * (NEVIS) Select the source for Event logger probes
 */
static inline int32_t adrv910x_NvsRegmapCore3_EventLoggerDirectProbeSourceSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x191), &register_value, 0xf, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Enable event logger
 */
static inline int32_t adrv910x_NvsRegmapCore3_EventLoggerEnable_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x170), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * (NEVIS) Enable event logger
 */
static inline int32_t adrv910x_NvsRegmapCore3_EventLoggerEnable_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x170), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Select the enable of the event logger
 */
static inline int32_t adrv910x_NvsRegmapCore3_EventLoggerEnableSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x170), (value >> 0), 0x6, 0x1);

    return status;
}

/**
 * (NEVIS) Select the enable of the event logger
 */
static inline int32_t adrv910x_NvsRegmapCore3_EventLoggerEnableSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x170), &register_value, 0x6, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * (NEVIS) Event logger Fifo empty status
 */
static inline int32_t adrv910x_NvsRegmapCore3_EventLoggerFifoEmpty_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x192), &register_value, 0x8, 0x3);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) FIFO Empty threshold
 */
static inline int32_t adrv910x_NvsRegmapCore3_EventLoggerFifoEmptyThreshold_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x173), (value >> 0), 0x1f, 0x0);

    return status;
}

/**
 * (NEVIS) FIFO Empty threshold
 */
static inline int32_t adrv910x_NvsRegmapCore3_EventLoggerFifoEmptyThreshold_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x173), &register_value, 0x1f, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * (NEVIS) Event logger Fifo full status
 */
static inline int32_t adrv910x_NvsRegmapCore3_EventLoggerFifoFull_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x192), &register_value, 0x4, 0x2);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Event Logger FIFO clear Read pointer
 */
static inline int32_t adrv910x_NvsRegmapCore3_EventLoggerFifoFullClr_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x172), (value >> 0), 0x10, 0x4);

    return status;
}

/**
 * (NEVIS) Event Logger FIFO clear Read pointer
 */
static inline int32_t adrv910x_NvsRegmapCore3_EventLoggerFifoFullClr_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x172), &register_value, 0x10, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) FIFO Empty threshold
 */
static inline int32_t adrv910x_NvsRegmapCore3_EventLoggerFifoFullThreshold_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x174), (value >> 0), 0x1f, 0x0);

    return status;
}

/**
 * (NEVIS) FIFO Empty threshold
 */
static inline int32_t adrv910x_NvsRegmapCore3_EventLoggerFifoFullThreshold_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x174), &register_value, 0x1f, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Event Logger FIFO clear Read pointer
 */
static inline int32_t adrv910x_NvsRegmapCore3_EventLoggerFifoRdClr_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x172), (value >> 0), 0x2, 0x1);

    return status;
}

/**
 * (NEVIS) Event Logger FIFO clear Read pointer
 */
static inline int32_t adrv910x_NvsRegmapCore3_EventLoggerFifoRdClr_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x172), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Event Logger FIFO clear Write pointer
 */
static inline int32_t adrv910x_NvsRegmapCore3_EventLoggerFifoWrClr_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x172), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * (NEVIS) Event Logger FIFO clear Write pointer
 */
static inline int32_t adrv910x_NvsRegmapCore3_EventLoggerFifoWrClr_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x172), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Mask indirect input probes
 */
static inline int32_t adrv910x_NvsRegmapCore3_EventLoggerIndirectProbeMask_Set(void *const device,
    const uint64_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0x190), (value >> 56));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0x18f), (value >> 48));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0x18e), (value >> 40));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0x18d), (value >> 32));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0x18c), (value >> 24));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0x18b), (value >> 16));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0x18a), (value >> 8));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0x189), (value >> 0));

    return status;
}

/**
 * (NEVIS) Mask indirect input probes
 */
static inline int32_t adrv910x_NvsRegmapCore3_EventLoggerIndirectProbeMask_Get(void *const device,
    uint64_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0x190), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0x18f), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0x18e), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0x18d), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0x18c), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0x18b), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0x18a), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0x189), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Select the source for Event logger probes
 */
static inline int32_t adrv910x_NvsRegmapCore3_EventLoggerIndirectProbeSourceSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x191), (value >> 0), 0xf0, 0x4);

    return status;
}

/**
 * (NEVIS) Select the source for Event logger probes
 */
static inline int32_t adrv910x_NvsRegmapCore3_EventLoggerIndirectProbeSourceSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x191), &register_value, 0xf0, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Maximum Memory Transfer size
 */
static inline int32_t adrv910x_NvsRegmapCore3_EventLoggerMemMaxWords_Set(void *const device,
    const uint16_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0x184), (value >> 8));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0x183), (value >> 0));

    return status;
}

/**
 * (NEVIS) Maximum Memory Transfer size
 */
static inline int32_t adrv910x_NvsRegmapCore3_EventLoggerMemMaxWords_Get(void *const device,
    uint16_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0x184), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0x183), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Start Address in Memory
 */
static inline int32_t adrv910x_NvsRegmapCore3_EventLoggerMemStartAddr_Set(void *const device,
    const uint32_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0x182), (value >> 24));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0x181), (value >> 16));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0x180), (value >> 8));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0x17f), (value >> 0));

    return status;
}

/**
 * (NEVIS) Start Address in Memory
 */
static inline int32_t adrv910x_NvsRegmapCore3_EventLoggerMemStartAddr_Get(void *const device,
    uint32_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0x182), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0x181), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0x180), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0x17f), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * (NEVIS) Memory Transfer Counter Status Read
 */
static inline int32_t adrv910x_NvsRegmapCore3_EventLoggerMemXferCnt_Get(void *const device,
    uint16_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0x194), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0x193), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Read Memory Transaction Counter
 */
static inline int32_t adrv910x_NvsRegmapCore3_EventLoggerMemXferCntRead_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x170), (value >> 0), 0x80, 0x7);

    return status;
}

/**
 * (NEVIS) Read Memory Transaction Counter
 */
static inline int32_t adrv910x_NvsRegmapCore3_EventLoggerMemXferCntRead_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x170), &register_value, 0x80, 0x7);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * (NEVIS) Event logger Memory transfer error
 */
static inline int32_t adrv910x_NvsRegmapCore3_EventLoggerMemXferError_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x192), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Select the Event scheduler destination mode : 0=Memory, 1=SSI interface
 */
static inline int32_t adrv910x_NvsRegmapCore3_EventLoggerModeSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x170), (value >> 0), 0x8, 0x3);

    return status;
}

/**
 * (NEVIS) Select the Event scheduler destination mode : 0=Memory, 1=SSI interface
 */
static inline int32_t adrv910x_NvsRegmapCore3_EventLoggerModeSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x170), &register_value, 0x8, 0x3);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Applicable if mode_sel=1 : 1=Use RX1 WB SSI clock, 0=Use RX_NB NB SSI clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_EventLoggerRxSsiSourceClkSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x170), (value >> 0), 0x10, 0x4);

    return status;
}

/**
 * (NEVIS) Applicable if mode_sel=1 : 1=Use RX1 WB SSI clock, 0=Use RX_NB NB SSI clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_EventLoggerRxSsiSourceClkSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x170), &register_value, 0x10, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * (NEVIS) Event logger state machine status
 */
static inline int32_t adrv910x_NvsRegmapCore3_EventLoggerState_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x192), &register_value, 0xf0, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) SYNC Word detection
 */
static inline int32_t adrv910x_NvsRegmapCore3_EventLoggerSyncWord_Set(void *const device,
    const uint32_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0x17e), (value >> 24));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0x17d), (value >> 16));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0x17c), (value >> 8));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0x17b), (value >> 0));

    return status;
}

/**
 * (NEVIS) SYNC Word detection
 */
static inline int32_t adrv910x_NvsRegmapCore3_EventLoggerSyncWord_Get(void *const device,
    uint32_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0x17e), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0x17d), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0x17c), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0x17b), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Timer Counter Overflow limit
 */
static inline int32_t adrv910x_NvsRegmapCore3_EventLoggerTimerCntOverflow_Set(void *const device,
    const uint32_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0x17a), (value >> 24));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0x179), (value >> 16));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0x178), (value >> 8));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0x177), (value >> 0));

    return status;
}

/**
 * (NEVIS) Timer Counter Overflow limit
 */
static inline int32_t adrv910x_NvsRegmapCore3_EventLoggerTimerCntOverflow_Get(void *const device,
    uint32_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0x17a), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0x179), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0x178), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0x177), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * (NEVIS) Event logger Overflow Error status
 */
static inline int32_t adrv910x_NvsRegmapCore3_EventLoggerTimerOverflowError_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x192), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (C0 New) 0: 1us reference is extracted from REF_CLK, 1: 1us reference is extracted from ARM_CLK
 */
static inline int32_t adrv910x_NvsRegmapCore3_FlexSp01usArmClkCounterSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0xfb), (value >> 0), 0x2, 0x1);

    return status;
}

/**
 * (C0 New) 0: 1us reference is extracted from REF_CLK, 1: 1us reference is extracted from ARM_CLK
 */
static inline int32_t adrv910x_NvsRegmapCore3_FlexSp01usArmClkCounterSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0xfb), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (C0 New) 0: 1us reference is extracted from REF_CLK, 1: 1us reference is extracted from ARM_CLK
 */
static inline int32_t adrv910x_NvsRegmapCore3_FlexSp11usArmClkCounterSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0xfb), (value >> 0), 0x4, 0x2);

    return status;
}

/**
 * (C0 New) 0: 1us reference is extracted from REF_CLK, 1: 1us reference is extracted from ARM_CLK
 */
static inline int32_t adrv910x_NvsRegmapCore3_FlexSp11usArmClkCounterSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0xfb), &register_value, 0x4, 0x2);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (C0 New) 0: 1us reference is extracted from REF_CLK, 1: 1us reference is extracted from ARM_CLK
 */
static inline int32_t adrv910x_NvsRegmapCore3_FlexSp21usArmClkCounterSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0xfb), (value >> 0), 0x8, 0x3);

    return status;
}

/**
 * (C0 New) 0: 1us reference is extracted from REF_CLK, 1: 1us reference is extracted from ARM_CLK
 */
static inline int32_t adrv910x_NvsRegmapCore3_FlexSp21usArmClkCounterSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0xfb), &register_value, 0x8, 0x3);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (C0 New) 0: 1us reference is extracted from REF_CLK, 1: 1us reference is extracted from ARM_CLK
 */
static inline int32_t adrv910x_NvsRegmapCore3_FlexSp31usArmClkCounterSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0xfb), (value >> 0), 0x10, 0x4);

    return status;
}

/**
 * (C0 New) 0: 1us reference is extracted from REF_CLK, 1: 1us reference is extracted from ARM_CLK
 */
static inline int32_t adrv910x_NvsRegmapCore3_FlexSp31usArmClkCounterSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0xfb), &register_value, 0x10, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS_B0) Start realign PS1 Golden Counter clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_GdCounterClkAlignReceivedClear_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x3f), (value >> 0), 0x2, 0x1);

    return status;
}

/**
 * (NEVIS_B0) Start realign PS1 Golden Counter clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_GdCounterClkAlignReceivedClear_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x3f), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * (NEVIS_B0) Status for realign Golden Counter clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_GdCounterClkEnAlignReceived_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x40), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS_B0) Start realign PS1 Golden Counter clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_GdCounterClkStartClkAlign_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x3e), (value >> 0), 0x2, 0x1);

    return status;
}

/**
 * (NEVIS_B0) Start realign PS1 Golden Counter clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_GdCounterClkStartClkAlign_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x3e), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) Gate the GENBUS clock arbiter for DMA 0
 */
static inline int32_t adrv910x_NvsRegmapCore3_GenbusDma0ClkEn_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0xb7), (value >> 0), 0x2, 0x1);

    return status;
}

/**
 * (B0 New) Gate the GENBUS clock arbiter for DMA 0
 */
static inline int32_t adrv910x_NvsRegmapCore3_GenbusDma0ClkEn_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0xb7), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) Gate the GENBUS clock arbiter for DMA 1
 */
static inline int32_t adrv910x_NvsRegmapCore3_GenbusDma1ClkEn_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0xb7), (value >> 0), 0x4, 0x2);

    return status;
}

/**
 * (B0 New) Gate the GENBUS clock arbiter for DMA 1
 */
static inline int32_t adrv910x_NvsRegmapCore3_GenbusDma1ClkEn_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0xb7), &register_value, 0x4, 0x2);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) Gate the GENBUS clock arbiter for DMA 2
 */
static inline int32_t adrv910x_NvsRegmapCore3_GenbusDma2ClkEn_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0xb7), (value >> 0), 0x8, 0x3);

    return status;
}

/**
 * (B0 New) Gate the GENBUS clock arbiter for DMA 2
 */
static inline int32_t adrv910x_NvsRegmapCore3_GenbusDma2ClkEn_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0xb7), &register_value, 0x8, 0x3);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) Gate the GENBUS clock arbiter for DMA 3
 */
static inline int32_t adrv910x_NvsRegmapCore3_GenbusDma3ClkEn_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0xb7), (value >> 0), 0x10, 0x4);

    return status;
}

/**
 * (B0 New) Gate the GENBUS clock arbiter for DMA 3
 */
static inline int32_t adrv910x_NvsRegmapCore3_GenbusDma3ClkEn_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0xb7), &register_value, 0x10, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) Gate the GENBUS clock arbiter for Flex Stream Processor 0
 */
static inline int32_t adrv910x_NvsRegmapCore3_GenbusFlexSp0ClkEn_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0xb6), (value >> 0), 0x2, 0x1);

    return status;
}

/**
 * (B0 New) Gate the GENBUS clock arbiter for Flex Stream Processor 0
 */
static inline int32_t adrv910x_NvsRegmapCore3_GenbusFlexSp0ClkEn_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0xb6), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) Gate the GENBUS clock arbiter for Flex Stream Processor 1
 */
static inline int32_t adrv910x_NvsRegmapCore3_GenbusFlexSp1ClkEn_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0xb6), (value >> 0), 0x4, 0x2);

    return status;
}

/**
 * (B0 New) Gate the GENBUS clock arbiter for Flex Stream Processor 1
 */
static inline int32_t adrv910x_NvsRegmapCore3_GenbusFlexSp1ClkEn_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0xb6), &register_value, 0x4, 0x2);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) Gate the GENBUS clock arbiter for Flex Stream Processor 2
 */
static inline int32_t adrv910x_NvsRegmapCore3_GenbusFlexSp2ClkEn_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0xb6), (value >> 0), 0x8, 0x3);

    return status;
}

/**
 * (B0 New) Gate the GENBUS clock arbiter for Flex Stream Processor 2
 */
static inline int32_t adrv910x_NvsRegmapCore3_GenbusFlexSp2ClkEn_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0xb6), &register_value, 0x8, 0x3);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) Gate the GENBUS clock arbiter for Flex Stream Processor 3
 */
static inline int32_t adrv910x_NvsRegmapCore3_GenbusFlexSp3ClkEn_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0xb6), (value >> 0), 0x10, 0x4);

    return status;
}

/**
 * (B0 New) Gate the GENBUS clock arbiter for Flex Stream Processor 3
 */
static inline int32_t adrv910x_NvsRegmapCore3_GenbusFlexSp3ClkEn_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0xb6), &register_value, 0x10, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) Gate the GENBUS clock arbiter for DMA MAIN
 */
static inline int32_t adrv910x_NvsRegmapCore3_GenbusMainDmaClkEn_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0xb7), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * (B0 New) Gate the GENBUS clock arbiter for DMA MAIN
 */
static inline int32_t adrv910x_NvsRegmapCore3_GenbusMainDmaClkEn_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0xb7), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) Gate the GENBUS clock arbiter for MAIN Stream Processor
 */
static inline int32_t adrv910x_NvsRegmapCore3_GenbusMainSpClkEn_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0xb6), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * (B0 New) Gate the GENBUS clock arbiter for MAIN Stream Processor
 */
static inline int32_t adrv910x_NvsRegmapCore3_GenbusMainSpClkEn_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0xb6), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Enable packed mode
 */
static inline int32_t adrv910x_NvsRegmapCore3_GeneralDma0PackedMode_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x140), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * (NEVIS) Enable packed mode
 */
static inline int32_t adrv910x_NvsRegmapCore3_GeneralDma0PackedMode_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x140), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * (NEVIS) Status to be read when transfer is done to notify the number of reg access
 */
static inline int32_t adrv910x_NvsRegmapCore3_GeneralDma0PackedRegAccessCount_Get(void *const device,
    uint16_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x146), &register_value, 0x3, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0x145), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Start register address
 */
static inline int32_t adrv910x_NvsRegmapCore3_GeneralDma0PackedRegStartAddr_Set(void *const device,
    const uint16_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x142), (value >> 8), 0x7f, 0x0);
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0x141), (value >> 0));

    return status;
}

/**
 * (NEVIS) Start register address
 */
static inline int32_t adrv910x_NvsRegmapCore3_GeneralDma0PackedRegStartAddr_Get(void *const device,
    uint16_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x142), &register_value, 0x7f, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0x141), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) size of the transfer in packed mode
 */
static inline int32_t adrv910x_NvsRegmapCore3_GeneralDma0PackedTransferSize_Set(void *const device,
    const uint16_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x144), (value >> 8), 0x3, 0x0);
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0x143), (value >> 0));

    return status;
}

/**
 * (NEVIS) size of the transfer in packed mode
 */
static inline int32_t adrv910x_NvsRegmapCore3_GeneralDma0PackedTransferSize_Get(void *const device,
    uint16_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x144), &register_value, 0x3, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0x143), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Enable Uncompressed packed mode: 0=Compressed, 1=Uncompressed
 */
static inline int32_t adrv910x_NvsRegmapCore3_GeneralDma0PackedUncompressedMode_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x140), (value >> 0), 0x2, 0x1);

    return status;
}

/**
 * (NEVIS) Enable Uncompressed packed mode: 0=Compressed, 1=Uncompressed
 */
static inline int32_t adrv910x_NvsRegmapCore3_GeneralDma0PackedUncompressedMode_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x140), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Enable packed mode
 */
static inline int32_t adrv910x_NvsRegmapCore3_GeneralDma1PackedMode_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x147), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * (NEVIS) Enable packed mode
 */
static inline int32_t adrv910x_NvsRegmapCore3_GeneralDma1PackedMode_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x147), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * (NEVIS) Status to be read when transfer is done to notify the number of reg access
 */
static inline int32_t adrv910x_NvsRegmapCore3_GeneralDma1PackedRegAccessCount_Get(void *const device,
    uint16_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x14d), &register_value, 0x3, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0x14c), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Start register address
 */
static inline int32_t adrv910x_NvsRegmapCore3_GeneralDma1PackedRegStartAddr_Set(void *const device,
    const uint16_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x149), (value >> 8), 0x7f, 0x0);
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0x148), (value >> 0));

    return status;
}

/**
 * (NEVIS) Start register address
 */
static inline int32_t adrv910x_NvsRegmapCore3_GeneralDma1PackedRegStartAddr_Get(void *const device,
    uint16_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x149), &register_value, 0x7f, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0x148), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) size of the transfer in packed mode
 */
static inline int32_t adrv910x_NvsRegmapCore3_GeneralDma1PackedTransferSize_Set(void *const device,
    const uint16_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x14b), (value >> 8), 0x3, 0x0);
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0x14a), (value >> 0));

    return status;
}

/**
 * (NEVIS) size of the transfer in packed mode
 */
static inline int32_t adrv910x_NvsRegmapCore3_GeneralDma1PackedTransferSize_Get(void *const device,
    uint16_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x14b), &register_value, 0x3, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0x14a), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Enable Uncompressed packed mode: 0=Compressed, 1=Uncompressed
 */
static inline int32_t adrv910x_NvsRegmapCore3_GeneralDma1PackedUncompressedMode_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x147), (value >> 0), 0x2, 0x1);

    return status;
}

/**
 * (NEVIS) Enable Uncompressed packed mode: 0=Compressed, 1=Uncompressed
 */
static inline int32_t adrv910x_NvsRegmapCore3_GeneralDma1PackedUncompressedMode_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x147), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Enable packed mode
 */
static inline int32_t adrv910x_NvsRegmapCore3_GeneralDma2PackedMode_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x14e), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * (NEVIS) Enable packed mode
 */
static inline int32_t adrv910x_NvsRegmapCore3_GeneralDma2PackedMode_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x14e), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * (NEVIS) Status to be read when transfer is done to notify the number of reg access
 */
static inline int32_t adrv910x_NvsRegmapCore3_GeneralDma2PackedRegAccessCount_Get(void *const device,
    uint16_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x154), &register_value, 0x3, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0x153), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Start register address
 */
static inline int32_t adrv910x_NvsRegmapCore3_GeneralDma2PackedRegStartAddr_Set(void *const device,
    const uint16_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x150), (value >> 8), 0x7f, 0x0);
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0x14f), (value >> 0));

    return status;
}

/**
 * (NEVIS) Start register address
 */
static inline int32_t adrv910x_NvsRegmapCore3_GeneralDma2PackedRegStartAddr_Get(void *const device,
    uint16_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x150), &register_value, 0x7f, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0x14f), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) size of the transfer in packed mode
 */
static inline int32_t adrv910x_NvsRegmapCore3_GeneralDma2PackedTransferSize_Set(void *const device,
    const uint16_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x152), (value >> 8), 0x3, 0x0);
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0x151), (value >> 0));

    return status;
}

/**
 * (NEVIS) size of the transfer in packed mode
 */
static inline int32_t adrv910x_NvsRegmapCore3_GeneralDma2PackedTransferSize_Get(void *const device,
    uint16_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x152), &register_value, 0x3, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0x151), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Enable Uncompressed packed mode: 0=Compressed, 1=Uncompressed
 */
static inline int32_t adrv910x_NvsRegmapCore3_GeneralDma2PackedUncompressedMode_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x14e), (value >> 0), 0x2, 0x1);

    return status;
}

/**
 * (NEVIS) Enable Uncompressed packed mode: 0=Compressed, 1=Uncompressed
 */
static inline int32_t adrv910x_NvsRegmapCore3_GeneralDma2PackedUncompressedMode_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x14e), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Enable packed mode
 */
static inline int32_t adrv910x_NvsRegmapCore3_GeneralDma3PackedMode_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x155), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * (NEVIS) Enable packed mode
 */
static inline int32_t adrv910x_NvsRegmapCore3_GeneralDma3PackedMode_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x155), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * (NEVIS) Status to be read when transfer is done to notify the number of reg access
 */
static inline int32_t adrv910x_NvsRegmapCore3_GeneralDma3PackedRegAccessCount_Get(void *const device,
    uint16_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x15b), &register_value, 0x3, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0x15a), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Start register address
 */
static inline int32_t adrv910x_NvsRegmapCore3_GeneralDma3PackedRegStartAddr_Set(void *const device,
    const uint16_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x157), (value >> 8), 0x7f, 0x0);
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0x156), (value >> 0));

    return status;
}

/**
 * (NEVIS) Start register address
 */
static inline int32_t adrv910x_NvsRegmapCore3_GeneralDma3PackedRegStartAddr_Get(void *const device,
    uint16_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x157), &register_value, 0x7f, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0x156), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) size of the transfer in packed mode
 */
static inline int32_t adrv910x_NvsRegmapCore3_GeneralDma3PackedTransferSize_Set(void *const device,
    const uint16_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x159), (value >> 8), 0x3, 0x0);
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0x158), (value >> 0));

    return status;
}

/**
 * (NEVIS) size of the transfer in packed mode
 */
static inline int32_t adrv910x_NvsRegmapCore3_GeneralDma3PackedTransferSize_Get(void *const device,
    uint16_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x159), &register_value, 0x3, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0x158), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) Enable Uncompressed packed mode: 0=Compressed, 1=Uncompressed
 */
static inline int32_t adrv910x_NvsRegmapCore3_GeneralDma3PackedUncompressedMode_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x155), (value >> 0), 0x2, 0x1);

    return status;
}

/**
 * (NEVIS) Enable Uncompressed packed mode: 0=Compressed, 1=Uncompressed
 */
static inline int32_t adrv910x_NvsRegmapCore3_GeneralDma3PackedUncompressedMode_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x155), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapCore3_GpioEventLoggerEnableArmIrqMask_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x171), (value >> 0), 0x20, 0x5);

    return status;
}

static inline int32_t adrv910x_NvsRegmapCore3_GpioEventLoggerEnableArmIrqMask_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x171), &register_value, 0x20, 0x5);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

static inline int32_t adrv910x_NvsRegmapCore3_GpioEventLoggerEnableArmIrqPinSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x171), (value >> 0), 0x1f, 0x0);

    return status;
}

static inline int32_t adrv910x_NvsRegmapCore3_GpioEventLoggerEnableArmIrqPinSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x171), &register_value, 0x1f, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) 0: Mask data read from Analog regmap, 1: Unmask data read
 */
static inline int32_t adrv910x_NvsRegmapCore3_MaskAnaRegmapAuxPll_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x4e), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * (B0 New) 0: Mask data read from Analog regmap, 1: Unmask data read
 */
static inline int32_t adrv910x_NvsRegmapCore3_MaskAnaRegmapAuxPll_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x4e), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) 0: Mask data read from Analog regmap, 1: Unmask data read
 */
static inline int32_t adrv910x_NvsRegmapCore3_MaskAnaRegmapClkPll_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x4e), (value >> 0), 0x2, 0x1);

    return status;
}

/**
 * (B0 New) 0: Mask data read from Analog regmap, 1: Unmask data read
 */
static inline int32_t adrv910x_NvsRegmapCore3_MaskAnaRegmapClkPll_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x4e), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) 0: Mask data read from Analog regmap, 1: Unmask data read
 */
static inline int32_t adrv910x_NvsRegmapCore3_MaskAnaRegmapClkPllLp_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x4e), (value >> 0), 0x4, 0x2);

    return status;
}

/**
 * (B0 New) 0: Mask data read from Analog regmap, 1: Unmask data read
 */
static inline int32_t adrv910x_NvsRegmapCore3_MaskAnaRegmapClkPllLp_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x4e), &register_value, 0x4, 0x2);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) 0: Mask data read from Analog regmap, 1: Unmask data read
 */
static inline int32_t adrv910x_NvsRegmapCore3_MaskAnaRegmapExtpll1_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x4f), (value >> 0), 0x20, 0x5);

    return status;
}

/**
 * (B0 New) 0: Mask data read from Analog regmap, 1: Unmask data read
 */
static inline int32_t adrv910x_NvsRegmapCore3_MaskAnaRegmapExtpll1_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x4f), &register_value, 0x20, 0x5);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) 0: Mask data read from Analog regmap, 1: Unmask data read
 */
static inline int32_t adrv910x_NvsRegmapCore3_MaskAnaRegmapExtpll2_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x50), (value >> 0), 0x10, 0x4);

    return status;
}

/**
 * (B0 New) 0: Mask data read from Analog regmap, 1: Unmask data read
 */
static inline int32_t adrv910x_NvsRegmapCore3_MaskAnaRegmapExtpll2_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x50), &register_value, 0x10, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) 0: Mask data read from Analog regmap, 1: Unmask data read
 */
static inline int32_t adrv910x_NvsRegmapCore3_MaskAnaRegmapRf1Pll_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x4e), (value >> 0), 0x8, 0x3);

    return status;
}

/**
 * (B0 New) 0: Mask data read from Analog regmap, 1: Unmask data read
 */
static inline int32_t adrv910x_NvsRegmapCore3_MaskAnaRegmapRf1Pll_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x4e), &register_value, 0x8, 0x3);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) 0: Mask data read from Analog regmap, 1: Unmask data read
 */
static inline int32_t adrv910x_NvsRegmapCore3_MaskAnaRegmapRf2Pll_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x4e), (value >> 0), 0x10, 0x4);

    return status;
}

/**
 * (B0 New) 0: Mask data read from Analog regmap, 1: Unmask data read
 */
static inline int32_t adrv910x_NvsRegmapCore3_MaskAnaRegmapRf2Pll_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x4e), &register_value, 0x10, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) 0: Mask data read from Analog regmap, 1: Unmask data read
 */
static inline int32_t adrv910x_NvsRegmapCore3_MaskAnaRegmapRx1Adc_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x4f), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * (B0 New) 0: Mask data read from Analog regmap, 1: Unmask data read
 */
static inline int32_t adrv910x_NvsRegmapCore3_MaskAnaRegmapRx1Adc_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x4f), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) 0: Mask data read from Analog regmap, 1: Unmask data read
 */
static inline int32_t adrv910x_NvsRegmapCore3_MaskAnaRegmapRx1AdcI_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x4f), (value >> 0), 0x2, 0x1);

    return status;
}

/**
 * (B0 New) 0: Mask data read from Analog regmap, 1: Unmask data read
 */
static inline int32_t adrv910x_NvsRegmapCore3_MaskAnaRegmapRx1AdcI_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x4f), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) 0: Mask data read from Analog regmap, 1: Unmask data read
 */
static inline int32_t adrv910x_NvsRegmapCore3_MaskAnaRegmapRx1AdcQ_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x4f), (value >> 0), 0x4, 0x2);

    return status;
}

/**
 * (B0 New) 0: Mask data read from Analog regmap, 1: Unmask data read
 */
static inline int32_t adrv910x_NvsRegmapCore3_MaskAnaRegmapRx1AdcQ_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x4f), &register_value, 0x4, 0x2);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) 0: Mask data read from Analog regmap, 1: Unmask data read
 */
static inline int32_t adrv910x_NvsRegmapCore3_MaskAnaRegmapRx1Ana_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x4f), (value >> 0), 0x8, 0x3);

    return status;
}

/**
 * (B0 New) 0: Mask data read from Analog regmap, 1: Unmask data read
 */
static inline int32_t adrv910x_NvsRegmapCore3_MaskAnaRegmapRx1Ana_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x4f), &register_value, 0x8, 0x3);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) 0: Mask data read from Analog regmap, 1: Unmask data read
 */
static inline int32_t adrv910x_NvsRegmapCore3_MaskAnaRegmapRx1bAna_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x4f), (value >> 0), 0x10, 0x4);

    return status;
}

/**
 * (B0 New) 0: Mask data read from Analog regmap, 1: Unmask data read
 */
static inline int32_t adrv910x_NvsRegmapCore3_MaskAnaRegmapRx1bAna_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x4f), &register_value, 0x10, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) 0: Mask data read from Analog regmap, 1: Unmask data read
 */
static inline int32_t adrv910x_NvsRegmapCore3_MaskAnaRegmapRx2Adc_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x50), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * (B0 New) 0: Mask data read from Analog regmap, 1: Unmask data read
 */
static inline int32_t adrv910x_NvsRegmapCore3_MaskAnaRegmapRx2Adc_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x50), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) 0: Mask data read from Analog regmap, 1: Unmask data read
 */
static inline int32_t adrv910x_NvsRegmapCore3_MaskAnaRegmapRx2AdcI_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x50), (value >> 0), 0x2, 0x1);

    return status;
}

/**
 * (B0 New) 0: Mask data read from Analog regmap, 1: Unmask data read
 */
static inline int32_t adrv910x_NvsRegmapCore3_MaskAnaRegmapRx2AdcI_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x50), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) 0: Mask data read from Analog regmap, 1: Unmask data read
 */
static inline int32_t adrv910x_NvsRegmapCore3_MaskAnaRegmapRx2AdcQ_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x50), (value >> 0), 0x4, 0x2);

    return status;
}

/**
 * (B0 New) 0: Mask data read from Analog regmap, 1: Unmask data read
 */
static inline int32_t adrv910x_NvsRegmapCore3_MaskAnaRegmapRx2AdcQ_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x50), &register_value, 0x4, 0x2);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) 0: Mask data read from Analog regmap, 1: Unmask data read
 */
static inline int32_t adrv910x_NvsRegmapCore3_MaskAnaRegmapRx2Ana_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x50), (value >> 0), 0x8, 0x3);

    return status;
}

/**
 * (B0 New) 0: Mask data read from Analog regmap, 1: Unmask data read
 */
static inline int32_t adrv910x_NvsRegmapCore3_MaskAnaRegmapRx2Ana_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x50), &register_value, 0x8, 0x3);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) 0: Mask data read from Analog regmap, 1: Unmask data read
 */
static inline int32_t adrv910x_NvsRegmapCore3_MaskAnaRegmapTx1Ana_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x4f), (value >> 0), 0x40, 0x6);

    return status;
}

/**
 * (B0 New) 0: Mask data read from Analog regmap, 1: Unmask data read
 */
static inline int32_t adrv910x_NvsRegmapCore3_MaskAnaRegmapTx1Ana_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x4f), &register_value, 0x40, 0x6);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) 0: Mask data read from Analog regmap, 1: Unmask data read
 */
static inline int32_t adrv910x_NvsRegmapCore3_MaskAnaRegmapTx1Dac_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x4f), (value >> 0), 0x80, 0x7);

    return status;
}

/**
 * (B0 New) 0: Mask data read from Analog regmap, 1: Unmask data read
 */
static inline int32_t adrv910x_NvsRegmapCore3_MaskAnaRegmapTx1Dac_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x4f), &register_value, 0x80, 0x7);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) 0: Mask data read from Analog regmap, 1: Unmask data read
 */
static inline int32_t adrv910x_NvsRegmapCore3_MaskAnaRegmapTx2Ana_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x50), (value >> 0), 0x20, 0x5);

    return status;
}

/**
 * (B0 New) 0: Mask data read from Analog regmap, 1: Unmask data read
 */
static inline int32_t adrv910x_NvsRegmapCore3_MaskAnaRegmapTx2Ana_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x50), &register_value, 0x20, 0x5);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) 0: Mask data read from Analog regmap, 1: Unmask data read
 */
static inline int32_t adrv910x_NvsRegmapCore3_MaskAnaRegmapTx2Dac_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x50), (value >> 0), 0x40, 0x6);

    return status;
}

/**
 * (B0 New) 0: Mask data read from Analog regmap, 1: Unmask data read
 */
static inline int32_t adrv910x_NvsRegmapCore3_MaskAnaRegmapTx2Dac_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x50), &register_value, 0x40, 0x6);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) MBIST clock division ratio. (Default is Div1)
 */
static inline int32_t adrv910x_NvsRegmapCore3_MbistClkDiv_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0xbc), (value >> 0));

    return status;
}

/**
 * (B0 New) MBIST clock division ratio. (Default is Div1)
 */
static inline int32_t adrv910x_NvsRegmapCore3_MbistClkDiv_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0xbc), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) 0: REF_CLK, 1: HS_DIG_CLK
 */
static inline int32_t adrv910x_NvsRegmapCore3_MbistClkSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0xbd), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * (B0 New) 0: REF_CLK, 1: HS_DIG_CLK
 */
static inline int32_t adrv910x_NvsRegmapCore3_MbistClkSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0xbd), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (C0 New) Clock selection for Temp_sense clock : 0=ref_clk_internal (default), 1=ref_clk_out
 */
static inline int32_t adrv910x_NvsRegmapCore3_MonTempSenseRefClkSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0xfe), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * (C0 New) Clock selection for Temp_sense clock : 0=ref_clk_internal (default), 1=ref_clk_out
 */
static inline int32_t adrv910x_NvsRegmapCore3_MonTempSenseRefClkSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0xfe), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * (B0 New) 0: PA RAMP TX1 HIGH THRESHOLD interrupt flag, 1: PA RAMP TX1 MID THRESHOLD interrupt flag, 2: PA RAMP TX2 HIGH THRESHOLD interrupt flag, 3: PA RAMP TX2 MID THRESHOLD interrupt flag
 */
static inline int32_t adrv910x_NvsRegmapCore3_PaRampOrStatus_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x99), &register_value, 0xf, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NvsRegmapCore3_PaRampSramNapRetPsd1_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x18), (value >> 0), 0xf, 0x0);

    return status;
}

/**
 * (B0 New) Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NvsRegmapCore3_PaRampSramNapRetPsd1_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x18), &register_value, 0xf, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NvsRegmapCore3_PaRampSramNapRetPsd2_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x18), (value >> 0), 0xf0, 0x4);

    return status;
}

/**
 * (B0 New) Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NvsRegmapCore3_PaRampSramNapRetPsd2_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x18), &register_value, 0xf0, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) S1.15 During the PA RAMP OFF state, this value are feed to AUXDAC
 */
static inline int32_t adrv910x_NvsRegmapCore3_PaRampTx1AuxadcCode0_Set(void *const device,
    const uint16_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0x7a), (value >> 8));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0x79), (value >> 0));

    return status;
}

/**
 * (B0 New) S1.15 During the PA RAMP OFF state, this value are feed to AUXDAC
 */
static inline int32_t adrv910x_NvsRegmapCore3_PaRampTx1AuxadcCode0_Get(void *const device,
    uint16_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0x7a), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0x79), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) S1.15 The factor multiplied with the data from LUT
 */
static inline int32_t adrv910x_NvsRegmapCore3_PaRampTx1AuxadcCode1_Set(void *const device,
    const uint16_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0x7c), (value >> 8));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0x7b), (value >> 0));

    return status;
}

/**
 * (B0 New) S1.15 The factor multiplied with the data from LUT
 */
static inline int32_t adrv910x_NvsRegmapCore3_PaRampTx1AuxadcCode1_Get(void *const device,
    uint16_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0x7c), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0x7b), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS C0) Offset added to pa_ramp_tx1_auxadc_code when in scaling mode.
 */
static inline int32_t adrv910x_NvsRegmapCore3_PaRampTx1AuxadcCode1Offset_Set(void *const device,
    const uint16_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0x196), (value >> 8));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0x195), (value >> 0));

    return status;
}

/**
 * (NEVIS C0) Offset added to pa_ramp_tx1_auxadc_code when in scaling mode.
 */
static inline int32_t adrv910x_NvsRegmapCore3_PaRampTx1AuxadcCode1Offset_Get(void *const device,
    uint16_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0x196), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0x195), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS C0) Select PA Ramp scaling mode or legacy mode: 0 = legacy mode, 1 = scaling mode
 */
static inline int32_t adrv910x_NvsRegmapCore3_PaRampTx1AuxadcCodeScalingMode_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x197), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * (NEVIS C0) Select PA Ramp scaling mode or legacy mode: 0 = legacy mode, 1 = scaling mode
 */
static inline int32_t adrv910x_NvsRegmapCore3_PaRampTx1AuxadcCodeScalingMode_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x197), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS C0) Load command to update pa_ramp_tx1_auxadc_code and pa_ramp_tx1_auxadc_code_offset from SPI registers: 0 = noop, 1 = load pulse (self-clearing)
 */
static inline int32_t adrv910x_NvsRegmapCore3_PaRampTx1AuxadcCodeScalingUpdate_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x197), (value >> 0), 0x10, 0x4);

    return status;
}

/**
 * (NEVIS C0) Load command to update pa_ramp_tx1_auxadc_code and pa_ramp_tx1_auxadc_code_offset from SPI registers: 0 = noop, 1 = load pulse (self-clearing)
 */
static inline int32_t adrv910x_NvsRegmapCore3_PaRampTx1AuxadcCodeScalingUpdate_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x197), &register_value, 0x10, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) S1.15 The initial value of AUXADC input
 */
static inline int32_t adrv910x_NvsRegmapCore3_PaRampTx1AuxdacInit_Set(void *const device,
    const uint16_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0x91), (value >> 8));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0x90), (value >> 0));

    return status;
}

/**
 * (B0 New) S1.15 The initial value of AUXADC input
 */
static inline int32_t adrv910x_NvsRegmapCore3_PaRampTx1AuxdacInit_Get(void *const device,
    uint16_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0x91), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0x90), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) S1.15 AUXDAC mamimum threshold, every output should be less than this value (default value = Fs *0.9)
 */
static inline int32_t adrv910x_NvsRegmapCore3_PaRampTx1AuxdacOutMax_Set(void *const device,
    const uint16_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0x8e), (value >> 8));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0x8d), (value >> 0));

    return status;
}

/**
 * (B0 New) S1.15 AUXDAC mamimum threshold, every output should be less than this value (default value = Fs *0.9)
 */
static inline int32_t adrv910x_NvsRegmapCore3_PaRampTx1AuxdacOutMax_Get(void *const device,
    uint16_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0x8e), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0x8d), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) AUXADC input valid counter threshold. The AUXADC input data will be used after this register number of data, to avoid the garbage data from AUXADC.
 */
static inline int32_t adrv910x_NvsRegmapCore3_PaRampTx1AuxdacValidCntTh_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x92), (value >> 0), 0xf, 0x0);

    return status;
}

/**
 * (B0 New) AUXADC input valid counter threshold. The AUXADC input data will be used after this register number of data, to avoid the garbage data from AUXADC.
 */
static inline int32_t adrv910x_NvsRegmapCore3_PaRampTx1AuxdacValidCntTh_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x92), &register_value, 0xf, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) update the close loop SPI manual control register from shadow register, asycn self cleared
 */
static inline int32_t adrv910x_NvsRegmapCore3_PaRampTx1CloopManualUpdate_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x75), (value >> 0), 0x10, 0x4);

    return status;
}

/**
 * (B0 New) update the close loop SPI manual control register from shadow register, asycn self cleared
 */
static inline int32_t adrv910x_NvsRegmapCore3_PaRampTx1CloopManualUpdate_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x75), &register_value, 0x10, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) close loop SPI manual control register, support on-the-fly change
 */
static inline int32_t adrv910x_NvsRegmapCore3_PaRampTx1CloopManualValue_Set(void *const device,
    const uint16_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0x78), (value >> 8));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0x77), (value >> 0));

    return status;
}

/**
 * (B0 New) close loop SPI manual control register, support on-the-fly change
 */
static inline int32_t adrv910x_NvsRegmapCore3_PaRampTx1CloopManualValue_Get(void *const device,
    uint16_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0x78), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0x77), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) 0: Sample and Hold mode, 1: Linear predication mode
 */
static inline int32_t adrv910x_NvsRegmapCore3_PaRampTx1CloopMode_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x75), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * (B0 New) 0: Sample and Hold mode, 1: Linear predication mode
 */
static inline int32_t adrv910x_NvsRegmapCore3_PaRampTx1CloopMode_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x75), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) Force close loop input to ZERO during OFF and ON state
 */
static inline int32_t adrv910x_NvsRegmapCore3_PaRampTx1DiffZeroEn_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x75), (value >> 0), 0x8, 0x3);

    return status;
}

/**
 * (B0 New) Force close loop input to ZERO during OFF and ON state
 */
static inline int32_t adrv910x_NvsRegmapCore3_PaRampTx1DiffZeroEn_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x75), &register_value, 0x8, 0x3);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) 0: select auxadc0 output as PA ramp close loop input, 1: auxadc1, 2: auxadc2, 3: auxadc3
 */
static inline int32_t adrv910x_NvsRegmapCore3_PaRampTx1InSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x8f), (value >> 0), 0x3, 0x0);

    return status;
}

/**
 * (B0 New) 0: select auxadc0 output as PA ramp close loop input, 1: auxadc1, 2: auxadc2, 3: auxadc3
 */
static inline int32_t adrv910x_NvsRegmapCore3_PaRampTx1InSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x8f), &register_value, 0x3, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) The LUT read interval. 0: Read LUT every DP_CLK cycle, 1: Read LUT every 2 DP_CLK cycles, 3: Read LUT every 4 DP_CLK cycles, 7: Read LUT every 8 DP_CLK cycles, 15: Read LUT every 16 DP_CLK cycles, Others are not supported
 */
static inline int32_t adrv910x_NvsRegmapCore3_PaRampTx1Interval_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x76), (value >> 0), 0xf, 0x0);

    return status;
}

/**
 * (B0 New) The LUT read interval. 0: Read LUT every DP_CLK cycle, 1: Read LUT every 2 DP_CLK cycles, 3: Read LUT every 4 DP_CLK cycles, 7: Read LUT every 8 DP_CLK cycles, 15: Read LUT every 16 DP_CLK cycles, Others are not supported
 */
static inline int32_t adrv910x_NvsRegmapCore3_PaRampTx1Interval_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x76), &register_value, 0xf, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) S4.20 K_I factor 0
 */
static inline int32_t adrv910x_NvsRegmapCore3_PaRampTx1Ki0_Set(void *const device,
    const uint32_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0x80), (value >> 16));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0x7f), (value >> 8));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0x7e), (value >> 0));

    return status;
}

/**
 * (B0 New) S4.20 K_I factor 0
 */
static inline int32_t adrv910x_NvsRegmapCore3_PaRampTx1Ki0_Get(void *const device,
    uint32_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0x80), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0x7f), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0x7e), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) S4.20 K_I factor 1
 */
static inline int32_t adrv910x_NvsRegmapCore3_PaRampTx1Ki1_Set(void *const device,
    const uint32_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0x83), (value >> 16));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0x82), (value >> 8));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0x81), (value >> 0));

    return status;
}

/**
 * (B0 New) S4.20 K_I factor 1
 */
static inline int32_t adrv910x_NvsRegmapCore3_PaRampTx1Ki1_Get(void *const device,
    uint32_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0x83), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0x82), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0x81), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) Enable signal to control the switch between factor 0 and 1 during PA ramp ON state
 */
static inline int32_t adrv910x_NvsRegmapCore3_PaRampTx1KipSwitchEn_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x7d), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * (B0 New) Enable signal to control the switch between factor 0 and 1 during PA ramp ON state
 */
static inline int32_t adrv910x_NvsRegmapCore3_PaRampTx1KipSwitchEn_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x7d), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) S4.20 K_P factor 0
 */
static inline int32_t adrv910x_NvsRegmapCore3_PaRampTx1Kp0_Set(void *const device,
    const uint32_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0x86), (value >> 16));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0x85), (value >> 8));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0x84), (value >> 0));

    return status;
}

/**
 * (B0 New) S4.20 K_P factor 0
 */
static inline int32_t adrv910x_NvsRegmapCore3_PaRampTx1Kp0_Get(void *const device,
    uint32_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0x86), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0x85), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0x84), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) S4.20 K_P factor 1
 */
static inline int32_t adrv910x_NvsRegmapCore3_PaRampTx1Kp1_Set(void *const device,
    const uint32_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0x89), (value >> 16));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0x88), (value >> 8));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0x87), (value >> 0));

    return status;
}

/**
 * (B0 New) S4.20 K_P factor 1
 */
static inline int32_t adrv910x_NvsRegmapCore3_PaRampTx1Kp1_Get(void *const device,
    uint32_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0x89), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0x88), &register_value);
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0x87), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) During ON state, lock the AUXDAC output
 */
static inline int32_t adrv910x_NvsRegmapCore3_PaRampTx1OnstateLock_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x8f), (value >> 0), 0x4, 0x2);

    return status;
}

/**
 * (B0 New) During ON state, lock the AUXDAC output
 */
static inline int32_t adrv910x_NvsRegmapCore3_PaRampTx1OnstateLock_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x8f), &register_value, 0x4, 0x2);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) 0: Open Loop Mode similar as Navassa A0, 1: Close Loop Mode
 */
static inline int32_t adrv910x_NvsRegmapCore3_PaRampTx1OpenLoopDisable_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x75), (value >> 0), 0x2, 0x1);

    return status;
}

/**
 * (B0 New) 0: Open Loop Mode similar as Navassa A0, 1: Close Loop Mode
 */
static inline int32_t adrv910x_NvsRegmapCore3_PaRampTx1OpenLoopDisable_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x75), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) Clear TX1 HIGH and MID THRESHOLD interrupt flag
 */
static inline int32_t adrv910x_NvsRegmapCore3_PaRampTx1OrClear_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x97), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * (B0 New) Clear TX1 HIGH and MID THRESHOLD interrupt flag
 */
static inline int32_t adrv910x_NvsRegmapCore3_PaRampTx1OrClear_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x97), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) S1.15 AUXADC overrange high threshold. When data exceeds this value, an interrupt will be generated (default value = Fs*0.9). Set this value to 16'h7FFF to disable the high threshold interrupt
 */
static inline int32_t adrv910x_NvsRegmapCore3_PaRampTx1OrHighTh_Set(void *const device,
    const uint16_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0x94), (value >> 8));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0x93), (value >> 0));

    return status;
}

/**
 * (B0 New) S1.15 AUXADC overrange high threshold. When data exceeds this value, an interrupt will be generated (default value = Fs*0.9). Set this value to 16'h7FFF to disable the high threshold interrupt
 */
static inline int32_t adrv910x_NvsRegmapCore3_PaRampTx1OrHighTh_Get(void *const device,
    uint16_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0x94), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0x93), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) AUXADC overrange mid counter threshold
 */
static inline int32_t adrv910x_NvsRegmapCore3_PaRampTx1OrMidCntTh_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x98), (value >> 0), 0xf, 0x0);

    return status;
}

/**
 * (B0 New) AUXADC overrange mid counter threshold
 */
static inline int32_t adrv910x_NvsRegmapCore3_PaRampTx1OrMidCntTh_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x98), &register_value, 0xf, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) AUXADC overrange settle counter threshold, used in mid overrange mode
 */
static inline int32_t adrv910x_NvsRegmapCore3_PaRampTx1OrMidStlTh_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x98), (value >> 0), 0xf0, 0x4);

    return status;
}

/**
 * (B0 New) AUXADC overrange settle counter threshold, used in mid overrange mode
 */
static inline int32_t adrv910x_NvsRegmapCore3_PaRampTx1OrMidStlTh_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x98), &register_value, 0xf0, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) S1.15 AUXADC overrange mid thredhold. An interrupt will be generated when both mid_cnt and stl_cnt reaches the threshold value (default value = Fs*0.75), Set this value to 16'h7FFF to disable the mid threshold interrupt
 */
static inline int32_t adrv910x_NvsRegmapCore3_PaRampTx1OrMidTh_Set(void *const device,
    const uint16_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0x96), (value >> 8));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0x95), (value >> 0));

    return status;
}

/**
 * (B0 New) S1.15 AUXADC overrange mid thredhold. An interrupt will be generated when both mid_cnt and stl_cnt reaches the threshold value (default value = Fs*0.75), Set this value to 16'h7FFF to disable the mid threshold interrupt
 */
static inline int32_t adrv910x_NvsRegmapCore3_PaRampTx1OrMidTh_Get(void *const device,
    uint16_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0x96), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0x95), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) S1.15 Preset value of the close loop input
 */
static inline int32_t adrv910x_NvsRegmapCore3_PaRampTx1RampupstartPreset_Set(void *const device,
    const uint16_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0x8c), (value >> 8));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0x8b), (value >> 0));

    return status;
}

/**
 * (B0 New) S1.15 Preset value of the close loop input
 */
static inline int32_t adrv910x_NvsRegmapCore3_PaRampTx1RampupstartPreset_Get(void *const device,
    uint16_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0x8c), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0x8b), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) Preset the close loop input at the PA ramp enable rising edge
 */
static inline int32_t adrv910x_NvsRegmapCore3_PaRampTx1RampupstartPresetEn_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x8a), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * (B0 New) Preset the close loop input at the PA ramp enable rising edge
 */
static inline int32_t adrv910x_NvsRegmapCore3_PaRampTx1RampupstartPresetEn_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x8a), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) 0: select data from LUT, 1: select data from SPI registers, debug purpose
 */
static inline int32_t adrv910x_NvsRegmapCore3_PaRampTx1RefinSwCtrl_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x75), (value >> 0), 0x4, 0x2);

    return status;
}

/**
 * (B0 New) 0: select data from LUT, 1: select data from SPI registers, debug purpose
 */
static inline int32_t adrv910x_NvsRegmapCore3_PaRampTx1RefinSwCtrl_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x75), &register_value, 0x4, 0x2);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (C0 New) Select the clock for the PFIR Coeff programming (0: REF_clk, 1: 184MHz)
 */
static inline int32_t adrv910x_NvsRegmapCore3_PfirCoeff184ClkSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0xd7), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * (C0 New) Select the clock for the PFIR Coeff programming (0: REF_clk, 1: 184MHz)
 */
static inline int32_t adrv910x_NvsRegmapCore3_PfirCoeff184ClkSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0xd7), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (C0 New) PFIR Address Auto increment mode : 0=standard mode, 1=auto_increment mode
 */
static inline int32_t adrv910x_NvsRegmapCore3_PfirCoeffAutoIncrAddrMode_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0xd8), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * (C0 New) PFIR Address Auto increment mode : 0=standard mode, 1=auto_increment mode
 */
static inline int32_t adrv910x_NvsRegmapCore3_PfirCoeffAutoIncrAddrMode_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0xd8), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (C0 New) PFIR Write Enable done. Set when coefficient wr_enable is done,
 */
static inline int32_t adrv910x_NvsRegmapCore3_PfirWrEnableDone_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0xfd), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * (C0 New) PFIR Write Enable done. Set when coefficient wr_enable is done,
 */
static inline int32_t adrv910x_NvsRegmapCore3_PfirWrEnableDone_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0xfd), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) Gate the REG clock in CLK_PLL regmap for power saving
 */
static inline int32_t adrv910x_NvsRegmapCore3_RegClkPllClkEn_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0xb3), (value >> 0), 0x2, 0x1);

    return status;
}

/**
 * (B0 New) Gate the REG clock in CLK_PLL regmap for power saving
 */
static inline int32_t adrv910x_NvsRegmapCore3_RegClkPllClkEn_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0xb3), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) Gate the REG clock in CORE_1 regmap for power saving
 */
static inline int32_t adrv910x_NvsRegmapCore3_RegCore1ClkEn_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0xb1), (value >> 0), 0x2, 0x1);

    return status;
}

/**
 * (B0 New) Gate the REG clock in CORE_1 regmap for power saving
 */
static inline int32_t adrv910x_NvsRegmapCore3_RegCore1ClkEn_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0xb1), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) Gate the REG clock in CORE_2 regmap for power saving
 */
static inline int32_t adrv910x_NvsRegmapCore3_RegCore2ClkEn_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0xb1), (value >> 0), 0x4, 0x2);

    return status;
}

/**
 * (B0 New) Gate the REG clock in CORE_2 regmap for power saving
 */
static inline int32_t adrv910x_NvsRegmapCore3_RegCore2ClkEn_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0xb1), &register_value, 0x4, 0x2);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) Gate the REG clock in CORE_3 regmap for power saving
 */
static inline int32_t adrv910x_NvsRegmapCore3_RegCore3ClkEn_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0xb1), (value >> 0), 0x8, 0x3);

    return status;
}

/**
 * (B0 New) Gate the REG clock in CORE_3 regmap for power saving
 */
static inline int32_t adrv910x_NvsRegmapCore3_RegCore3ClkEn_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0xb1), &register_value, 0x8, 0x3);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) Gate the REG clock in CORE regmap for power saving
 */
static inline int32_t adrv910x_NvsRegmapCore3_RegCoreClkEn_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0xb1), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * (B0 New) Gate the REG clock in CORE regmap for power saving
 */
static inline int32_t adrv910x_NvsRegmapCore3_RegCoreClkEn_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0xb1), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) Gate the REG clock in RX1_ADC_LP regmap for power saving
 */
static inline int32_t adrv910x_NvsRegmapCore3_RegExtpll1ClkEn_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0xb4), (value >> 0), 0x10, 0x4);

    return status;
}

/**
 * (B0 New) Gate the REG clock in RX1_ADC_LP regmap for power saving
 */
static inline int32_t adrv910x_NvsRegmapCore3_RegExtpll1ClkEn_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0xb4), &register_value, 0x10, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) Gate the REG clock in RX2_ADC_LP regmap for power saving
 */
static inline int32_t adrv910x_NvsRegmapCore3_RegExtpll2ClkEn_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0xb5), (value >> 0), 0x10, 0x4);

    return status;
}

/**
 * (B0 New) Gate the REG clock in RX2_ADC_LP regmap for power saving
 */
static inline int32_t adrv910x_NvsRegmapCore3_RegExtpll2ClkEn_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0xb5), &register_value, 0x10, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) Gate the REG clock in RF1_PLL regmap for power saving
 */
static inline int32_t adrv910x_NvsRegmapCore3_RegRf1PllClkEn_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0xb3), (value >> 0), 0x4, 0x2);

    return status;
}

/**
 * (B0 New) Gate the REG clock in RF1_PLL regmap for power saving
 */
static inline int32_t adrv910x_NvsRegmapCore3_RegRf1PllClkEn_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0xb3), &register_value, 0x4, 0x2);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) Gate the REG clock in RF2_PLL regmap for power saving
 */
static inline int32_t adrv910x_NvsRegmapCore3_RegRf2PllClkEn_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0xb3), (value >> 0), 0x8, 0x3);

    return status;
}

/**
 * (B0 New) Gate the REG clock in RF2_PLL regmap for power saving
 */
static inline int32_t adrv910x_NvsRegmapCore3_RegRf2PllClkEn_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0xb3), &register_value, 0x8, 0x3);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) Gate the REG clock in RX1_ADC regmap for power saving
 */
static inline int32_t adrv910x_NvsRegmapCore3_RegRx1AdcClkEn_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0xb4), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * (B0 New) Gate the REG clock in RX1_ADC regmap for power saving
 */
static inline int32_t adrv910x_NvsRegmapCore3_RegRx1AdcClkEn_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0xb4), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) Gate the REG clock in RX1_ADC_I regmap for power saving
 */
static inline int32_t adrv910x_NvsRegmapCore3_RegRx1AdcIClkEn_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0xb4), (value >> 0), 0x2, 0x1);

    return status;
}

/**
 * (B0 New) Gate the REG clock in RX1_ADC_I regmap for power saving
 */
static inline int32_t adrv910x_NvsRegmapCore3_RegRx1AdcIClkEn_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0xb4), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) Gate the REG clock in RX1_ADC_Q regmap for power saving
 */
static inline int32_t adrv910x_NvsRegmapCore3_RegRx1AdcQClkEn_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0xb4), (value >> 0), 0x4, 0x2);

    return status;
}

/**
 * (B0 New) Gate the REG clock in RX1_ADC_Q regmap for power saving
 */
static inline int32_t adrv910x_NvsRegmapCore3_RegRx1AdcQClkEn_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0xb4), &register_value, 0x4, 0x2);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) Gate the REG clock in RX1_ANA regmap for power saving
 */
static inline int32_t adrv910x_NvsRegmapCore3_RegRx1AnaClkEn_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0xb4), (value >> 0), 0x8, 0x3);

    return status;
}

/**
 * (B0 New) Gate the REG clock in RX1_ANA regmap for power saving
 */
static inline int32_t adrv910x_NvsRegmapCore3_RegRx1AnaClkEn_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0xb4), &register_value, 0x8, 0x3);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) Gate the REG clock in RX1_CORE regmap for power saving
 */
static inline int32_t adrv910x_NvsRegmapCore3_RegRx1CoreClkEn_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0xb2), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * (B0 New) Gate the REG clock in RX1_CORE regmap for power saving
 */
static inline int32_t adrv910x_NvsRegmapCore3_RegRx1CoreClkEn_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0xb2), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) Gate the REG clock in RX2_ADC regmap for power saving
 */
static inline int32_t adrv910x_NvsRegmapCore3_RegRx2AdcClkEn_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0xb5), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * (B0 New) Gate the REG clock in RX2_ADC regmap for power saving
 */
static inline int32_t adrv910x_NvsRegmapCore3_RegRx2AdcClkEn_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0xb5), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) Gate the REG clock in RX2_ADC_I regmap for power saving
 */
static inline int32_t adrv910x_NvsRegmapCore3_RegRx2AdcIClkEn_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0xb5), (value >> 0), 0x2, 0x1);

    return status;
}

/**
 * (B0 New) Gate the REG clock in RX2_ADC_I regmap for power saving
 */
static inline int32_t adrv910x_NvsRegmapCore3_RegRx2AdcIClkEn_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0xb5), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) Gate the REG clock in RX2_ANA regmap for power saving
 */
static inline int32_t adrv910x_NvsRegmapCore3_RegRx2AnaClkEn_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0xb5), (value >> 0), 0x8, 0x3);

    return status;
}

/**
 * (B0 New) Gate the REG clock in RX2_ANA regmap for power saving
 */
static inline int32_t adrv910x_NvsRegmapCore3_RegRx2AnaClkEn_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0xb5), &register_value, 0x8, 0x3);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) Gate the REG clock in RX2_CORE regmap for power saving
 */
static inline int32_t adrv910x_NvsRegmapCore3_RegRx2CoreClkEn_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0xb2), (value >> 0), 0x4, 0x2);

    return status;
}

/**
 * (B0 New) Gate the REG clock in RX2_CORE regmap for power saving
 */
static inline int32_t adrv910x_NvsRegmapCore3_RegRx2CoreClkEn_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0xb2), &register_value, 0x4, 0x2);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) Gate the REG clock in RXB1_CORE regmap for power saving
 */
static inline int32_t adrv910x_NvsRegmapCore3_RegRxb1CoreClkEn_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0xb2), (value >> 0), 0x2, 0x1);

    return status;
}

/**
 * (B0 New) Gate the REG clock in RXB1_CORE regmap for power saving
 */
static inline int32_t adrv910x_NvsRegmapCore3_RegRxb1CoreClkEn_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0xb2), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) Gate the REG clock in RXB2_CORE regmap for power saving
 */
static inline int32_t adrv910x_NvsRegmapCore3_RegRxb2CoreClkEn_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0xb2), (value >> 0), 0x8, 0x3);

    return status;
}

/**
 * (B0 New) Gate the REG clock in RXB2_CORE regmap for power saving
 */
static inline int32_t adrv910x_NvsRegmapCore3_RegRxb2CoreClkEn_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0xb2), &register_value, 0x8, 0x3);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) Gate the REG clock in TX1_ANA regmap for power saving
 */
static inline int32_t adrv910x_NvsRegmapCore3_RegTx1AnaClkEn_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0xb4), (value >> 0), 0x40, 0x6);

    return status;
}

/**
 * (B0 New) Gate the REG clock in TX1_ANA regmap for power saving
 */
static inline int32_t adrv910x_NvsRegmapCore3_RegTx1AnaClkEn_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0xb4), &register_value, 0x40, 0x6);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) Gate the REG clock in TX1_CORE regmap for power saving
 */
static inline int32_t adrv910x_NvsRegmapCore3_RegTx1CoreClkEn_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0xb2), (value >> 0), 0x10, 0x4);

    return status;
}

/**
 * (B0 New) Gate the REG clock in TX1_CORE regmap for power saving
 */
static inline int32_t adrv910x_NvsRegmapCore3_RegTx1CoreClkEn_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0xb2), &register_value, 0x10, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) Gate the REG clock in TX1_DAC regmap for power saving
 */
static inline int32_t adrv910x_NvsRegmapCore3_RegTx1DacClkEn_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0xb4), (value >> 0), 0x80, 0x7);

    return status;
}

/**
 * (B0 New) Gate the REG clock in TX1_DAC regmap for power saving
 */
static inline int32_t adrv910x_NvsRegmapCore3_RegTx1DacClkEn_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0xb4), &register_value, 0x80, 0x7);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) Gate the REG clock in TXB1_CORE regmap for power saving
 */
static inline int32_t adrv910x_NvsRegmapCore3_RegTxb1CoreClkEn_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0xb2), (value >> 0), 0x20, 0x5);

    return status;
}

/**
 * (B0 New) Gate the REG clock in TXB1_CORE regmap for power saving
 */
static inline int32_t adrv910x_NvsRegmapCore3_RegTxb1CoreClkEn_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0xb2), &register_value, 0x20, 0x5);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) Gate the REG clock in TXNB_CORE regmap for power saving
 */
static inline int32_t adrv910x_NvsRegmapCore3_RegTxnbCoreClkEn_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0xb2), (value >> 0), 0x40, 0x6);

    return status;
}

/**
 * (B0 New) Gate the REG clock in TXNB_CORE regmap for power saving
 */
static inline int32_t adrv910x_NvsRegmapCore3_RegTxnbCoreClkEn_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0xb2), &register_value, 0x40, 0x6);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) CMOS pad delay
 */
static inline int32_t adrv910x_NvsRegmapCore3_Rx1IdataCmosNDelay_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0xc0), (value >> 0), 0x7, 0x0);

    return status;
}

/**
 * (B0 New) CMOS pad delay
 */
static inline int32_t adrv910x_NvsRegmapCore3_Rx1IdataCmosNDelay_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0xc0), &register_value, 0x7, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) CMOS pad delay
 */
static inline int32_t adrv910x_NvsRegmapCore3_Rx1IdataCmosPDelay_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0xc0), (value >> 0), 0x70, 0x4);

    return status;
}

/**
 * (B0 New) CMOS pad delay
 */
static inline int32_t adrv910x_NvsRegmapCore3_Rx1IdataCmosPDelay_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0xc0), &register_value, 0x70, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) CMOS pad delay
 */
static inline int32_t adrv910x_NvsRegmapCore3_Rx1QdataCmosNDelay_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0xc1), (value >> 0), 0x7, 0x0);

    return status;
}

/**
 * (B0 New) CMOS pad delay
 */
static inline int32_t adrv910x_NvsRegmapCore3_Rx1QdataCmosNDelay_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0xc1), &register_value, 0x7, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) CMOS pad delay
 */
static inline int32_t adrv910x_NvsRegmapCore3_Rx1QdataCmosPDelay_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0xc1), (value >> 0), 0x70, 0x4);

    return status;
}

/**
 * (B0 New) CMOS pad delay
 */
static inline int32_t adrv910x_NvsRegmapCore3_Rx1QdataCmosPDelay_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0xc1), &register_value, 0x70, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New)
 */
static inline int32_t adrv910x_NvsRegmapCore3_Rx1ArmClkEn_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x73), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * (B0 New)
 */
static inline int32_t adrv910x_NvsRegmapCore3_Rx1ArmClkEn_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x73), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS_B0) Clear realign RX_CAPTURE LSSI clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_Rx1CaptureOrx1LssiClkAlignReceivedClear_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x46), (value >> 0), 0x2, 0x1);

    return status;
}

/**
 * (NEVIS_B0) Clear realign RX_CAPTURE LSSI clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_Rx1CaptureOrx1LssiClkAlignReceivedClear_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x46), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * (NEVIS_B0) Status for realign RX_CAPTURE LSSI clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_Rx1CaptureOrx1LssiClkEnAlignReceived_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x47), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS_B0) Start realign RX_CAPTURE LSSI clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_Rx1CaptureOrx1LssiStartClkAlign_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x45), (value >> 0), 0x2, 0x1);

    return status;
}

/**
 * (NEVIS_B0) Start realign RX_CAPTURE LSSI clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_Rx1CaptureOrx1LssiStartClkAlign_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x45), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS_B0) Clear realign RX_CAPTURE LSSI clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_Rx1CaptureOrx2LssiClkAlignReceivedClear_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x46), (value >> 0), 0x4, 0x2);

    return status;
}

/**
 * (NEVIS_B0) Clear realign RX_CAPTURE LSSI clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_Rx1CaptureOrx2LssiClkAlignReceivedClear_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x46), &register_value, 0x4, 0x2);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * (NEVIS_B0) Status for realign RX_CAPTURE LSSI clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_Rx1CaptureOrx2LssiClkEnAlignReceived_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x47), &register_value, 0x4, 0x2);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS_B0) Start realign RX_CAPTURE LSSI clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_Rx1CaptureOrx2LssiStartClkAlign_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x45), (value >> 0), 0x4, 0x2);

    return status;
}

/**
 * (NEVIS_B0) Start realign RX_CAPTURE LSSI clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_Rx1CaptureOrx2LssiStartClkAlign_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x45), &register_value, 0x4, 0x2);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS_B0) Clear realign RX_CAPTURE LSSI clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_Rx1CaptureOrx3LssiClkAlignReceivedClear_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x46), (value >> 0), 0x8, 0x3);

    return status;
}

/**
 * (NEVIS_B0) Clear realign RX_CAPTURE LSSI clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_Rx1CaptureOrx3LssiClkAlignReceivedClear_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x46), &register_value, 0x8, 0x3);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * (NEVIS_B0) Status for realign RX_CAPTURE LSSI clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_Rx1CaptureOrx3LssiClkEnAlignReceived_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x47), &register_value, 0x8, 0x3);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS_B0) Start realign RX_CAPTURE LSSI clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_Rx1CaptureOrx3LssiStartClkAlign_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x45), (value >> 0), 0x8, 0x3);

    return status;
}

/**
 * (NEVIS_B0) Start realign RX_CAPTURE LSSI clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_Rx1CaptureOrx3LssiStartClkAlign_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x45), &register_value, 0x8, 0x3);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS_B0) Clear realign RX_CAPTURE LSSI clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_Rx1CaptureRxLssiClkAlignReceivedClear_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x46), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * (NEVIS_B0) Clear realign RX_CAPTURE LSSI clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_Rx1CaptureRxLssiClkAlignReceivedClear_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x46), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * (NEVIS_B0) Status for realign RX_CAPTURE LSSI clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_Rx1CaptureRxLssiClkEnAlignReceived_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x47), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS_B0) Start realign RX_CAPTURE LSSI clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_Rx1CaptureRxLssiStartClkAlign_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x45), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * (NEVIS_B0) Start realign RX_CAPTURE LSSI clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_Rx1CaptureRxLssiStartClkAlign_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x45), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) CMOS pad delay
 */
static inline int32_t adrv910x_NvsRegmapCore3_Rx1ClkCmosNDelay_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0xbe), (value >> 0), 0x7, 0x0);

    return status;
}

/**
 * (B0 New) CMOS pad delay
 */
static inline int32_t adrv910x_NvsRegmapCore3_Rx1ClkCmosNDelay_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0xbe), &register_value, 0x7, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) CMOS pad delay
 */
static inline int32_t adrv910x_NvsRegmapCore3_Rx1ClkCmosPDelay_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0xbe), (value >> 0), 0x70, 0x4);

    return status;
}

/**
 * (B0 New) CMOS pad delay
 */
static inline int32_t adrv910x_NvsRegmapCore3_Rx1ClkCmosPDelay_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0xbe), &register_value, 0x70, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) Clear realign for RX1 Div Counter Div2,Div3
 */
static inline int32_t adrv910x_NvsRegmapCore3_Rx1CoreClkAlignReceivedClear_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x26), (value >> 0), 0x20, 0x5);

    return status;
}

/**
 * (B0 New) Clear realign for RX1 Div Counter Div2,Div3
 */
static inline int32_t adrv910x_NvsRegmapCore3_Rx1CoreClkAlignReceivedClear_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x26), &register_value, 0x20, 0x5);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * (B0 New) Receive status for RX1 Div Counter Div2,Div3
 */
static inline int32_t adrv910x_NvsRegmapCore3_Rx1CoreClkEnAlignReceived_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x32), &register_value, 0x20, 0x5);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) Start realign for RX1 Div Counter Div2,Div3
 */
static inline int32_t adrv910x_NvsRegmapCore3_Rx1CoreClkStartClkAlign_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x1a), (value >> 0), 0x20, 0x5);

    return status;
}

/**
 * (B0 New) Start realign for RX1 Div Counter Div2,Div3
 */
static inline int32_t adrv910x_NvsRegmapCore3_Rx1CoreClkStartClkAlign_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x1a), &register_value, 0x20, 0x5);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS_B0) Clear realign RX DP clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_Rx1Orx1DpClkAlignReceivedClear_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x27), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * (NEVIS_B0) Clear realign RX DP clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_Rx1Orx1DpClkAlignReceivedClear_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x27), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * (NEVIS_B0) Status for realign RX DP clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_Rx1Orx1DpClkEnAlignReceived_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x33), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS_B0) Start realign RX DP clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_Rx1Orx1DpStartClkAlign_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x1b), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * (NEVIS_B0) Start realign RX DP clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_Rx1Orx1DpStartClkAlign_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x1b), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS_B0) Clear realign RX NBDEM clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_Rx1Orx1NbdemClkAlignReceivedClear_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x27), (value >> 0), 0x2, 0x1);

    return status;
}

/**
 * (NEVIS_B0) Clear realign RX NBDEM clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_Rx1Orx1NbdemClkAlignReceivedClear_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x27), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * (NEVIS_B0) Status for realign RX NBDEM clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_Rx1Orx1NbdemClkEnAlignReceived_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x33), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS_B0) Start realign RX NBDEM clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_Rx1Orx1NbdemStartClkAlign_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x1b), (value >> 0), 0x2, 0x1);

    return status;
}

/**
 * (NEVIS_B0) Start realign RX NBDEM clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_Rx1Orx1NbdemStartClkAlign_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x1b), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS_B0) Clear realign RX PFIR clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_Rx1Orx1PfirClkAlignReceivedClear_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x27), (value >> 0), 0x4, 0x2);

    return status;
}

/**
 * (NEVIS_B0) Clear realign RX PFIR clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_Rx1Orx1PfirClkAlignReceivedClear_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x27), &register_value, 0x4, 0x2);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * (NEVIS_B0) Status for realign RX PFIR clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_Rx1Orx1PfirClkEnAlignReceived_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x33), &register_value, 0x4, 0x2);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS_B0) Start realign RX PFIR clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_Rx1Orx1PfirStartClkAlign_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x1b), (value >> 0), 0x4, 0x2);

    return status;
}

/**
 * (NEVIS_B0) Start realign RX PFIR clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_Rx1Orx1PfirStartClkAlign_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x1b), &register_value, 0x4, 0x2);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS_B0) Clear realign RX DP clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_Rx1Orx2DpClkAlignReceivedClear_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x28), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * (NEVIS_B0) Clear realign RX DP clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_Rx1Orx2DpClkAlignReceivedClear_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x28), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * (NEVIS_B0) Status for realign RX DP clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_Rx1Orx2DpClkEnAlignReceived_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x34), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS_B0) Start realign RX DP clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_Rx1Orx2DpStartClkAlign_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x1c), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * (NEVIS_B0) Start realign RX DP clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_Rx1Orx2DpStartClkAlign_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x1c), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS_B0) Clear realign RX NBDEM clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_Rx1Orx2NbdemClkAlignReceivedClear_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x28), (value >> 0), 0x2, 0x1);

    return status;
}

/**
 * (NEVIS_B0) Clear realign RX NBDEM clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_Rx1Orx2NbdemClkAlignReceivedClear_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x28), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * (NEVIS_B0) Status for realign RX NBDEM clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_Rx1Orx2NbdemClkEnAlignReceived_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x34), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS_B0) Start realign RX NBDEM clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_Rx1Orx2NbdemStartClkAlign_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x1c), (value >> 0), 0x2, 0x1);

    return status;
}

/**
 * (NEVIS_B0) Start realign RX NBDEM clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_Rx1Orx2NbdemStartClkAlign_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x1c), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS_B0) Clear realign RX PFIR clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_Rx1Orx2PfirClkAlignReceivedClear_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x28), (value >> 0), 0x4, 0x2);

    return status;
}

/**
 * (NEVIS_B0) Clear realign RX PFIR clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_Rx1Orx2PfirClkAlignReceivedClear_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x28), &register_value, 0x4, 0x2);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * (NEVIS_B0) Status for realign RX PFIR clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_Rx1Orx2PfirClkEnAlignReceived_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x34), &register_value, 0x4, 0x2);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS_B0) Start realign RX PFIR clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_Rx1Orx2PfirStartClkAlign_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x1c), (value >> 0), 0x4, 0x2);

    return status;
}

/**
 * (NEVIS_B0) Start realign RX PFIR clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_Rx1Orx2PfirStartClkAlign_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x1c), &register_value, 0x4, 0x2);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS_B0) Clear realign RX DP clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_Rx1Orx3DpClkAlignReceivedClear_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x29), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * (NEVIS_B0) Clear realign RX DP clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_Rx1Orx3DpClkAlignReceivedClear_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x29), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * (NEVIS_B0) Status for realign RX DP clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_Rx1Orx3DpClkEnAlignReceived_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x35), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS_B0) Start realign RX DP clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_Rx1Orx3DpStartClkAlign_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x1d), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * (NEVIS_B0) Start realign RX DP clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_Rx1Orx3DpStartClkAlign_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x1d), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS_B0) Clear realign RX NBDEM clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_Rx1Orx3NbdemClkAlignReceivedClear_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x29), (value >> 0), 0x2, 0x1);

    return status;
}

/**
 * (NEVIS_B0) Clear realign RX NBDEM clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_Rx1Orx3NbdemClkAlignReceivedClear_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x29), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * (NEVIS_B0) Status for realign RX NBDEM clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_Rx1Orx3NbdemClkEnAlignReceived_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x35), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS_B0) Start realign RX NBDEM clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_Rx1Orx3NbdemStartClkAlign_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x1d), (value >> 0), 0x2, 0x1);

    return status;
}

/**
 * (NEVIS_B0) Start realign RX NBDEM clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_Rx1Orx3NbdemStartClkAlign_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x1d), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS_B0) Clear realign RX PFIR clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_Rx1Orx3PfirClkAlignReceivedClear_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x29), (value >> 0), 0x4, 0x2);

    return status;
}

/**
 * (NEVIS_B0) Clear realign RX PFIR clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_Rx1Orx3PfirClkAlignReceivedClear_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x29), &register_value, 0x4, 0x2);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * (NEVIS_B0) Status for realign RX PFIR clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_Rx1Orx3PfirClkEnAlignReceived_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x35), &register_value, 0x4, 0x2);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS_B0) Start realign RX PFIR clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_Rx1Orx3PfirStartClkAlign_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x1d), (value >> 0), 0x4, 0x2);

    return status;
}

/**
 * (NEVIS_B0) Start realign RX PFIR clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_Rx1Orx3PfirStartClkAlign_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x1d), &register_value, 0x4, 0x2);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New)
 */
static inline int32_t adrv910x_NvsRegmapCore3_Rx1PcaCntrlPin0GpioMask_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x48), (value >> 0), 0x20, 0x5);

    return status;
}

/**
 * (B0 New)
 */
static inline int32_t adrv910x_NvsRegmapCore3_Rx1PcaCntrlPin0GpioMask_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x48), &register_value, 0x20, 0x5);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New)
 */
static inline int32_t adrv910x_NvsRegmapCore3_Rx1PcaCntrlPin0GpioSelect_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x48), (value >> 0), 0x1f, 0x0);

    return status;
}

/**
 * (B0 New)
 */
static inline int32_t adrv910x_NvsRegmapCore3_Rx1PcaCntrlPin0GpioSelect_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x48), &register_value, 0x1f, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New)
 */
static inline int32_t adrv910x_NvsRegmapCore3_Rx1PcaCntrlPin1GpioMask_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x49), (value >> 0), 0x20, 0x5);

    return status;
}

/**
 * (B0 New)
 */
static inline int32_t adrv910x_NvsRegmapCore3_Rx1PcaCntrlPin1GpioMask_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x49), &register_value, 0x20, 0x5);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New)
 */
static inline int32_t adrv910x_NvsRegmapCore3_Rx1PcaCntrlPin1GpioSelect_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x49), (value >> 0), 0x1f, 0x0);

    return status;
}

/**
 * (B0 New)
 */
static inline int32_t adrv910x_NvsRegmapCore3_Rx1PcaCntrlPin1GpioSelect_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x49), &register_value, 0x1f, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New)
 */
static inline int32_t adrv910x_NvsRegmapCore3_Rx1PcaCntrlPin2GpioMask_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x4a), (value >> 0), 0x20, 0x5);

    return status;
}

/**
 * (B0 New)
 */
static inline int32_t adrv910x_NvsRegmapCore3_Rx1PcaCntrlPin2GpioMask_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x4a), &register_value, 0x20, 0x5);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New)
 */
static inline int32_t adrv910x_NvsRegmapCore3_Rx1PcaCntrlPin2GpioSelect_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x4a), (value >> 0), 0x1f, 0x0);

    return status;
}

/**
 * (B0 New)
 */
static inline int32_t adrv910x_NvsRegmapCore3_Rx1PcaCntrlPin2GpioSelect_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x4a), &register_value, 0x1f, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS_B0) Clear realign RX CSSI clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_Rx1RxCssiClkAlignReceivedClear_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x26), (value >> 0), 0x8, 0x3);

    return status;
}

/**
 * (NEVIS_B0) Clear realign RX CSSI clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_Rx1RxCssiClkAlignReceivedClear_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x26), &register_value, 0x8, 0x3);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * (NEVIS_B0) Status for realign RX CSSI clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_Rx1RxCssiClkEnAlignReceived_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x32), &register_value, 0x8, 0x3);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS_B0) Start realign RX CSSI clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_Rx1RxCssiStartClkAlign_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x1a), (value >> 0), 0x8, 0x3);

    return status;
}

/**
 * (NEVIS_B0) Start realign RX CSSI clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_Rx1RxCssiStartClkAlign_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x1a), &register_value, 0x8, 0x3);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS_B0) Clear realign RX DP clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_Rx1RxDpClkAlignReceivedClear_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x26), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * (NEVIS_B0) Clear realign RX DP clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_Rx1RxDpClkAlignReceivedClear_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x26), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * (NEVIS_B0) Status for realign RX DP clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_Rx1RxDpClkEnAlignReceived_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x32), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS_B0) Start realign RX DP clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_Rx1RxDpStartClkAlign_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x1a), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * (NEVIS_B0) Start realign RX DP clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_Rx1RxDpStartClkAlign_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x1a), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS_B0) Clear realign RX LSSI clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_Rx1RxLssiClkAlignReceivedClear_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x26), (value >> 0), 0x10, 0x4);

    return status;
}

/**
 * (NEVIS_B0) Clear realign RX LSSI clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_Rx1RxLssiClkAlignReceivedClear_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x26), &register_value, 0x10, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * (NEVIS_B0) Status for realign RX LSSI clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_Rx1RxLssiClkEnAlignReceived_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x32), &register_value, 0x10, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS_B0) Start realign RX LSSI clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_Rx1RxLssiStartClkAlign_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x1a), (value >> 0), 0x10, 0x4);

    return status;
}

/**
 * (NEVIS_B0) Start realign RX LSSI clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_Rx1RxLssiStartClkAlign_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x1a), &register_value, 0x10, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS_B0) Clear realign RX NBDEM clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_Rx1RxNbdemClkAlignReceivedClear_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x26), (value >> 0), 0x2, 0x1);

    return status;
}

/**
 * (NEVIS_B0) Clear realign RX NBDEM clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_Rx1RxNbdemClkAlignReceivedClear_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x26), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * (NEVIS_B0) Status for realign RX NBDEM clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_Rx1RxNbdemClkEnAlignReceived_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x32), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS_B0) Start realign RX NBDEM clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_Rx1RxNbdemStartClkAlign_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x1a), (value >> 0), 0x2, 0x1);

    return status;
}

/**
 * (NEVIS_B0) Start realign RX NBDEM clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_Rx1RxNbdemStartClkAlign_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x1a), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS_B0) Clear realign RX PFIR clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_Rx1RxPfirClkAlignReceivedClear_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x26), (value >> 0), 0x4, 0x2);

    return status;
}

/**
 * (NEVIS_B0) Clear realign RX PFIR clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_Rx1RxPfirClkAlignReceivedClear_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x26), &register_value, 0x4, 0x2);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * (NEVIS_B0) Status for realign RX PFIR clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_Rx1RxPfirClkEnAlignReceived_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x32), &register_value, 0x4, 0x2);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS_B0) Start realign RX PFIR clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_Rx1RxPfirStartClkAlign_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x1a), (value >> 0), 0x4, 0x2);

    return status;
}

/**
 * (NEVIS_B0) Start realign RX PFIR clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_Rx1RxPfirStartClkAlign_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x1a), &register_value, 0x4, 0x2);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) CMOS pad delay
 */
static inline int32_t adrv910x_NvsRegmapCore3_Rx1StrobeCmosNDelay_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0xbf), (value >> 0), 0x7, 0x0);

    return status;
}

/**
 * (B0 New) CMOS pad delay
 */
static inline int32_t adrv910x_NvsRegmapCore3_Rx1StrobeCmosNDelay_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0xbf), &register_value, 0x7, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) CMOS pad delay
 */
static inline int32_t adrv910x_NvsRegmapCore3_Rx1StrobeCmosPDelay_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0xbf), (value >> 0), 0x70, 0x4);

    return status;
}

/**
 * (B0 New) CMOS pad delay
 */
static inline int32_t adrv910x_NvsRegmapCore3_Rx1StrobeCmosPDelay_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0xbf), &register_value, 0x70, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) CMOS pad delay
 */
static inline int32_t adrv910x_NvsRegmapCore3_Rx2IdataCmosNDelay_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0xc4), (value >> 0), 0x7, 0x0);

    return status;
}

/**
 * (B0 New) CMOS pad delay
 */
static inline int32_t adrv910x_NvsRegmapCore3_Rx2IdataCmosNDelay_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0xc4), &register_value, 0x7, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) CMOS pad delay
 */
static inline int32_t adrv910x_NvsRegmapCore3_Rx2IdataCmosPDelay_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0xc4), (value >> 0), 0x70, 0x4);

    return status;
}

/**
 * (B0 New) CMOS pad delay
 */
static inline int32_t adrv910x_NvsRegmapCore3_Rx2IdataCmosPDelay_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0xc4), &register_value, 0x70, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) CMOS pad delay
 */
static inline int32_t adrv910x_NvsRegmapCore3_Rx2QdataCmosNDelay_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0xc5), (value >> 0), 0x7, 0x0);

    return status;
}

/**
 * (B0 New) CMOS pad delay
 */
static inline int32_t adrv910x_NvsRegmapCore3_Rx2QdataCmosNDelay_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0xc5), &register_value, 0x7, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) CMOS pad delay
 */
static inline int32_t adrv910x_NvsRegmapCore3_Rx2QdataCmosPDelay_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0xc5), (value >> 0), 0x70, 0x4);

    return status;
}

/**
 * (B0 New) CMOS pad delay
 */
static inline int32_t adrv910x_NvsRegmapCore3_Rx2QdataCmosPDelay_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0xc5), &register_value, 0x70, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New)
 */
static inline int32_t adrv910x_NvsRegmapCore3_Rx2ArmClkEn_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x73), (value >> 0), 0x2, 0x1);

    return status;
}

/**
 * (B0 New)
 */
static inline int32_t adrv910x_NvsRegmapCore3_Rx2ArmClkEn_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x73), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) CMOS pad delay
 */
static inline int32_t adrv910x_NvsRegmapCore3_Rx2ClkCmosNDelay_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0xc2), (value >> 0), 0x7, 0x0);

    return status;
}

/**
 * (B0 New) CMOS pad delay
 */
static inline int32_t adrv910x_NvsRegmapCore3_Rx2ClkCmosNDelay_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0xc2), &register_value, 0x7, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) CMOS pad delay
 */
static inline int32_t adrv910x_NvsRegmapCore3_Rx2ClkCmosPDelay_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0xc2), (value >> 0), 0x70, 0x4);

    return status;
}

/**
 * (B0 New) CMOS pad delay
 */
static inline int32_t adrv910x_NvsRegmapCore3_Rx2ClkCmosPDelay_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0xc2), &register_value, 0x70, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New)
 */
static inline int32_t adrv910x_NvsRegmapCore3_Rx2PcaCntrlPin0GpioMask_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x4b), (value >> 0), 0x20, 0x5);

    return status;
}

/**
 * (B0 New)
 */
static inline int32_t adrv910x_NvsRegmapCore3_Rx2PcaCntrlPin0GpioMask_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x4b), &register_value, 0x20, 0x5);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New)
 */
static inline int32_t adrv910x_NvsRegmapCore3_Rx2PcaCntrlPin0GpioSelect_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x4b), (value >> 0), 0x1f, 0x0);

    return status;
}

/**
 * (B0 New)
 */
static inline int32_t adrv910x_NvsRegmapCore3_Rx2PcaCntrlPin0GpioSelect_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x4b), &register_value, 0x1f, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New)
 */
static inline int32_t adrv910x_NvsRegmapCore3_Rx2PcaCntrlPin1GpioMask_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x4c), (value >> 0), 0x20, 0x5);

    return status;
}

/**
 * (B0 New)
 */
static inline int32_t adrv910x_NvsRegmapCore3_Rx2PcaCntrlPin1GpioMask_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x4c), &register_value, 0x20, 0x5);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New)
 */
static inline int32_t adrv910x_NvsRegmapCore3_Rx2PcaCntrlPin1GpioSelect_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x4c), (value >> 0), 0x1f, 0x0);

    return status;
}

/**
 * (B0 New)
 */
static inline int32_t adrv910x_NvsRegmapCore3_Rx2PcaCntrlPin1GpioSelect_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x4c), &register_value, 0x1f, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New)
 */
static inline int32_t adrv910x_NvsRegmapCore3_Rx2PcaCntrlPin2GpioMask_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x4d), (value >> 0), 0x20, 0x5);

    return status;
}

/**
 * (B0 New)
 */
static inline int32_t adrv910x_NvsRegmapCore3_Rx2PcaCntrlPin2GpioMask_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x4d), &register_value, 0x20, 0x5);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New)
 */
static inline int32_t adrv910x_NvsRegmapCore3_Rx2PcaCntrlPin2GpioSelect_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x4d), (value >> 0), 0x1f, 0x0);

    return status;
}

/**
 * (B0 New)
 */
static inline int32_t adrv910x_NvsRegmapCore3_Rx2PcaCntrlPin2GpioSelect_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x4d), &register_value, 0x1f, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * (B0 New) PFIR read data for RX2 channel
 */
static inline int32_t adrv910x_NvsRegmapCore3_Rx2PfirCoeffData_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0xd3), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) Enable Write PFIR coefficient for RX2 channel
 */
static inline int32_t adrv910x_NvsRegmapCore3_Rx2PfirCoeffWrEnable_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0xd2), (value >> 0), 0x2, 0x1);

    return status;
}

/**
 * (B0 New) Enable Write PFIR coefficient for RX2 channel
 */
static inline int32_t adrv910x_NvsRegmapCore3_Rx2PfirCoeffWrEnable_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0xd2), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) CMOS pad delay
 */
static inline int32_t adrv910x_NvsRegmapCore3_Rx2StrobeCmosNDelay_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0xc3), (value >> 0), 0x7, 0x0);

    return status;
}

/**
 * (B0 New) CMOS pad delay
 */
static inline int32_t adrv910x_NvsRegmapCore3_Rx2StrobeCmosNDelay_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0xc3), &register_value, 0x7, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) CMOS pad delay
 */
static inline int32_t adrv910x_NvsRegmapCore3_Rx2StrobeCmosPDelay_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0xc3), (value >> 0), 0x70, 0x4);

    return status;
}

/**
 * (B0 New) CMOS pad delay
 */
static inline int32_t adrv910x_NvsRegmapCore3_Rx2StrobeCmosPDelay_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0xc3), &register_value, 0x70, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS)
 */
static inline int32_t adrv910x_NvsRegmapCore3_RxHpAdcClkAlignReceivedClear_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x42), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * (NEVIS)
 */
static inline int32_t adrv910x_NvsRegmapCore3_RxHpAdcClkAlignReceivedClear_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x42), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * (NEVIS)
 */
static inline int32_t adrv910x_NvsRegmapCore3_RxHpAdcClkEnAlignReceived_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x43), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS)
 */
static inline int32_t adrv910x_NvsRegmapCore3_RxHpAdcClkStartClkAlign_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x41), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * (NEVIS)
 */
static inline int32_t adrv910x_NvsRegmapCore3_RxHpAdcClkStartClkAlign_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x41), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS)
 */
static inline int32_t adrv910x_NvsRegmapCore3_RxNbAdcClkAlignReceivedClear_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x42), (value >> 0), 0x2, 0x1);

    return status;
}

/**
 * (NEVIS)
 */
static inline int32_t adrv910x_NvsRegmapCore3_RxNbAdcClkAlignReceivedClear_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x42), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * (NEVIS)
 */
static inline int32_t adrv910x_NvsRegmapCore3_RxNbAdcClkEnAlignReceived_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x43), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS)
 */
static inline int32_t adrv910x_NvsRegmapCore3_RxNbAdcClkStartClkAlign_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x41), (value >> 0), 0x2, 0x1);

    return status;
}

/**
 * (NEVIS)
 */
static inline int32_t adrv910x_NvsRegmapCore3_RxNbAdcClkStartClkAlign_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x41), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS)
 */
static inline int32_t adrv910x_NvsRegmapCore3_RxNbAdcCoreClkAlignReceivedClear_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x42), (value >> 0), 0x4, 0x2);

    return status;
}

/**
 * (NEVIS)
 */
static inline int32_t adrv910x_NvsRegmapCore3_RxNbAdcCoreClkAlignReceivedClear_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x42), &register_value, 0x4, 0x2);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * (NEVIS)
 */
static inline int32_t adrv910x_NvsRegmapCore3_RxNbAdcCoreClkEnAlignReceived_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x43), &register_value, 0x4, 0x2);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS)
 */
static inline int32_t adrv910x_NvsRegmapCore3_RxNbAdcCoreClkStartClkAlign_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x41), (value >> 0), 0x4, 0x2);

    return status;
}

/**
 * (NEVIS)
 */
static inline int32_t adrv910x_NvsRegmapCore3_RxNbAdcCoreClkStartClkAlign_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x41), &register_value, 0x4, 0x2);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS_B0) Clear realign RXNB_CAPTURE LSSI clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_RxnbCaptureOrx1LssiClkAlignReceivedClear_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x46), (value >> 0), 0x20, 0x5);

    return status;
}

/**
 * (NEVIS_B0) Clear realign RXNB_CAPTURE LSSI clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_RxnbCaptureOrx1LssiClkAlignReceivedClear_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x46), &register_value, 0x20, 0x5);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * (NEVIS_B0) Status for realign RXNB_CAPTURE LSSI clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_RxnbCaptureOrx1LssiClkEnAlignReceived_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x47), &register_value, 0x20, 0x5);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS_B0) Start realign RXNB_CAPTURE LSSI clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_RxnbCaptureOrx1LssiStartClkAlign_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x45), (value >> 0), 0x20, 0x5);

    return status;
}

/**
 * (NEVIS_B0) Start realign RXNB_CAPTURE LSSI clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_RxnbCaptureOrx1LssiStartClkAlign_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x45), &register_value, 0x20, 0x5);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS_B0) Clear realign RXNB_CAPTURE LSSI clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_RxnbCaptureOrx2LssiClkAlignReceivedClear_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x46), (value >> 0), 0x40, 0x6);

    return status;
}

/**
 * (NEVIS_B0) Clear realign RXNB_CAPTURE LSSI clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_RxnbCaptureOrx2LssiClkAlignReceivedClear_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x46), &register_value, 0x40, 0x6);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * (NEVIS_B0) Status for realign RXNB_CAPTURE LSSI clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_RxnbCaptureOrx2LssiClkEnAlignReceived_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x47), &register_value, 0x40, 0x6);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS_B0) Start realign RXNB_CAPTURE LSSI clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_RxnbCaptureOrx2LssiStartClkAlign_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x45), (value >> 0), 0x40, 0x6);

    return status;
}

/**
 * (NEVIS_B0) Start realign RXNB_CAPTURE LSSI clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_RxnbCaptureOrx2LssiStartClkAlign_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x45), &register_value, 0x40, 0x6);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS_B0) Clear realign RXNB_CAPTURE LSSI clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_RxnbCaptureOrx3LssiClkAlignReceivedClear_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x46), (value >> 0), 0x80, 0x7);

    return status;
}

/**
 * (NEVIS_B0) Clear realign RXNB_CAPTURE LSSI clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_RxnbCaptureOrx3LssiClkAlignReceivedClear_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x46), &register_value, 0x80, 0x7);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * (NEVIS_B0) Status for realign RXNB_CAPTURE LSSI clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_RxnbCaptureOrx3LssiClkEnAlignReceived_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x47), &register_value, 0x80, 0x7);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS_B0) Start realign RXNB_CAPTURE LSSI clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_RxnbCaptureOrx3LssiStartClkAlign_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x45), (value >> 0), 0x80, 0x7);

    return status;
}

/**
 * (NEVIS_B0) Start realign RXNB_CAPTURE LSSI clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_RxnbCaptureOrx3LssiStartClkAlign_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x45), &register_value, 0x80, 0x7);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS_B0) Clear realign RXNB_CAPTURE LSSI clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_RxnbCaptureRxLssiClkAlignReceivedClear_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x46), (value >> 0), 0x10, 0x4);

    return status;
}

/**
 * (NEVIS_B0) Clear realign RXNB_CAPTURE LSSI clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_RxnbCaptureRxLssiClkAlignReceivedClear_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x46), &register_value, 0x10, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * (NEVIS_B0) Status for realign RXNB_CAPTURE LSSI clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_RxnbCaptureRxLssiClkEnAlignReceived_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x47), &register_value, 0x10, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS_B0) Start realign RXNB_CAPTURE LSSI clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_RxnbCaptureRxLssiStartClkAlign_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x45), (value >> 0), 0x10, 0x4);

    return status;
}

/**
 * (NEVIS_B0) Start realign RXNB_CAPTURE LSSI clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_RxnbCaptureRxLssiStartClkAlign_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x45), &register_value, 0x10, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) Clear realign for RX2 Div Counter Div2,Div3
 */
static inline int32_t adrv910x_NvsRegmapCore3_RxnbCoreClkAlignReceivedClear_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x2a), (value >> 0), 0x20, 0x5);

    return status;
}

/**
 * (B0 New) Clear realign for RX2 Div Counter Div2,Div3
 */
static inline int32_t adrv910x_NvsRegmapCore3_RxnbCoreClkAlignReceivedClear_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x2a), &register_value, 0x20, 0x5);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * (B0 New) Receive status for RX2 Div Counter Div2,Div3
 */
static inline int32_t adrv910x_NvsRegmapCore3_RxnbCoreClkEnAlignReceived_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x36), &register_value, 0x20, 0x5);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS_B0) Start realign for RX1 Div Counter Div2,Div3
 */
static inline int32_t adrv910x_NvsRegmapCore3_RxnbCoreClkStartClkAlign_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x1e), (value >> 0), 0x20, 0x5);

    return status;
}

/**
 * (NEVIS_B0) Start realign for RX1 Div Counter Div2,Div3
 */
static inline int32_t adrv910x_NvsRegmapCore3_RxnbCoreClkStartClkAlign_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x1e), &register_value, 0x20, 0x5);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS_B0) Clear realign RXNB DP clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_RxnbOrx1DpClkAlignReceivedClear_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x2b), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * (NEVIS_B0) Clear realign RXNB DP clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_RxnbOrx1DpClkAlignReceivedClear_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x2b), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * (NEVIS_B0) Status for realign RXNB DP clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_RxnbOrx1DpClkEnAlignReceived_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x37), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS_B0) Start realign RXNB DP clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_RxnbOrx1DpStartClkAlign_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x1f), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * (NEVIS_B0) Start realign RXNB DP clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_RxnbOrx1DpStartClkAlign_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x1f), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS_B0) Clear realign RXNB NBDEM clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_RxnbOrx1NbdemClkAlignReceivedClear_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x2b), (value >> 0), 0x2, 0x1);

    return status;
}

/**
 * (NEVIS_B0) Clear realign RXNB NBDEM clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_RxnbOrx1NbdemClkAlignReceivedClear_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x2b), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * (NEVIS_B0) Status for realign RXNB NBDEM clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_RxnbOrx1NbdemClkEnAlignReceived_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x37), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS_B0) Start realign RXNB NBDEM clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_RxnbOrx1NbdemStartClkAlign_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x1f), (value >> 0), 0x2, 0x1);

    return status;
}

/**
 * (NEVIS_B0) Start realign RXNB NBDEM clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_RxnbOrx1NbdemStartClkAlign_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x1f), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS_B0) Clear realign RXNB PFIR clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_RxnbOrx1PfirClkAlignReceivedClear_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x2b), (value >> 0), 0x4, 0x2);

    return status;
}

/**
 * (NEVIS_B0) Clear realign RXNB PFIR clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_RxnbOrx1PfirClkAlignReceivedClear_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x2b), &register_value, 0x4, 0x2);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * (NEVIS_B0) Status for realign RXNB PFIR clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_RxnbOrx1PfirClkEnAlignReceived_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x37), &register_value, 0x4, 0x2);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS_B0) Start realign RXNB PFIR clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_RxnbOrx1PfirStartClkAlign_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x1f), (value >> 0), 0x4, 0x2);

    return status;
}

/**
 * (NEVIS_B0) Start realign RXNB PFIR clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_RxnbOrx1PfirStartClkAlign_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x1f), &register_value, 0x4, 0x2);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS_B0) Clear realign RXNB DP clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_RxnbOrx2DpClkAlignReceivedClear_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x2c), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * (NEVIS_B0) Clear realign RXNB DP clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_RxnbOrx2DpClkAlignReceivedClear_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x2c), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * (NEVIS_B0) Status for realign RXNB DP clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_RxnbOrx2DpClkEnAlignReceived_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x38), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS_B0) Start realign RXNB DP clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_RxnbOrx2DpStartClkAlign_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x20), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * (NEVIS_B0) Start realign RXNB DP clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_RxnbOrx2DpStartClkAlign_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x20), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS_B0) Clear realign RXNB NBDEM clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_RxnbOrx2NbdemClkAlignReceivedClear_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x2c), (value >> 0), 0x2, 0x1);

    return status;
}

/**
 * (NEVIS_B0) Clear realign RXNB NBDEM clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_RxnbOrx2NbdemClkAlignReceivedClear_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x2c), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * (NEVIS_B0) Status for realign RXNB NBDEM clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_RxnbOrx2NbdemClkEnAlignReceived_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x38), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS_B0) Start realign RXNB NBDEM clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_RxnbOrx2NbdemStartClkAlign_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x20), (value >> 0), 0x2, 0x1);

    return status;
}

/**
 * (NEVIS_B0) Start realign RXNB NBDEM clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_RxnbOrx2NbdemStartClkAlign_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x20), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS_B0) Clear realign RXNB PFIR clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_RxnbOrx2PfirClkAlignReceivedClear_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x2c), (value >> 0), 0x4, 0x2);

    return status;
}

/**
 * (NEVIS_B0) Clear realign RXNB PFIR clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_RxnbOrx2PfirClkAlignReceivedClear_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x2c), &register_value, 0x4, 0x2);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * (NEVIS_B0) Status for realign RXNB PFIR clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_RxnbOrx2PfirClkEnAlignReceived_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x38), &register_value, 0x4, 0x2);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS_B0) Start realign RXNB PFIR clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_RxnbOrx2PfirStartClkAlign_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x20), (value >> 0), 0x4, 0x2);

    return status;
}

/**
 * (NEVIS_B0) Start realign RXNB PFIR clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_RxnbOrx2PfirStartClkAlign_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x20), &register_value, 0x4, 0x2);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS_B0) Clear realign RXNB DP clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_RxnbOrx3DpClkAlignReceivedClear_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x2d), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * (NEVIS_B0) Clear realign RXNB DP clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_RxnbOrx3DpClkAlignReceivedClear_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x2d), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * (NEVIS_B0) Status for realign RXNB DP clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_RxnbOrx3DpClkEnAlignReceived_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x39), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS_B0) Start realign RXNB DP clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_RxnbOrx3DpStartClkAlign_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x21), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * (NEVIS_B0) Start realign RXNB DP clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_RxnbOrx3DpStartClkAlign_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x21), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS_B0) Clear realign RXNB NBDEM clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_RxnbOrx3NbdemClkAlignReceivedClear_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x2d), (value >> 0), 0x2, 0x1);

    return status;
}

/**
 * (NEVIS_B0) Clear realign RXNB NBDEM clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_RxnbOrx3NbdemClkAlignReceivedClear_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x2d), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * (NEVIS_B0) Status for realign RXNB NBDEM clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_RxnbOrx3NbdemClkEnAlignReceived_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x39), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS_B0) Start realign RXNB NBDEM clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_RxnbOrx3NbdemStartClkAlign_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x21), (value >> 0), 0x2, 0x1);

    return status;
}

/**
 * (NEVIS_B0) Start realign RXNB NBDEM clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_RxnbOrx3NbdemStartClkAlign_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x21), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS_B0) Clear realign RXNB PFIR clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_RxnbOrx3PfirClkAlignReceivedClear_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x2d), (value >> 0), 0x4, 0x2);

    return status;
}

/**
 * (NEVIS_B0) Clear realign RXNB PFIR clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_RxnbOrx3PfirClkAlignReceivedClear_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x2d), &register_value, 0x4, 0x2);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * (NEVIS_B0) Status for realign RXNB PFIR clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_RxnbOrx3PfirClkEnAlignReceived_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x39), &register_value, 0x4, 0x2);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS_B0) Start realign RXNB PFIR clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_RxnbOrx3PfirStartClkAlign_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x21), (value >> 0), 0x4, 0x2);

    return status;
}

/**
 * (NEVIS_B0) Start realign RXNB PFIR clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_RxnbOrx3PfirStartClkAlign_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x21), &register_value, 0x4, 0x2);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS_B0) Start realign RXNB Phase accumulator clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_RxnbPhaseAccClkAlignReceivedClear_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x3f), (value >> 0), 0x8, 0x3);

    return status;
}

/**
 * (NEVIS_B0) Start realign RXNB Phase accumulator clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_RxnbPhaseAccClkAlignReceivedClear_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x3f), &register_value, 0x8, 0x3);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * (NEVIS_B0) Status for realign RXNB Phase Accumulator clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_RxnbPhaseAccClkEnAlignReceived_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x40), &register_value, 0x8, 0x3);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS_B0) Start realign RXNB Phase accumulator clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_RxnbPhaseAccClkStartClkAlign_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x3e), (value >> 0), 0x8, 0x3);

    return status;
}

/**
 * (NEVIS_B0) Start realign RXNB Phase accumulator clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_RxnbPhaseAccClkStartClkAlign_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x3e), &register_value, 0x8, 0x3);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS_B0) Clear realign RXNB CSSI clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_RxnbRxCssiClkAlignReceivedClear_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x2a), (value >> 0), 0x8, 0x3);

    return status;
}

/**
 * (NEVIS_B0) Clear realign RXNB CSSI clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_RxnbRxCssiClkAlignReceivedClear_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x2a), &register_value, 0x8, 0x3);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * (NEVIS_B0) Status for realign RXNB CSSI clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_RxnbRxCssiClkEnAlignReceived_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x36), &register_value, 0x8, 0x3);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS_B0) Start realign RXNB CSSI clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_RxnbRxCssiStartClkAlign_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x1e), (value >> 0), 0x8, 0x3);

    return status;
}

/**
 * (NEVIS_B0) Start realign RXNB CSSI clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_RxnbRxCssiStartClkAlign_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x1e), &register_value, 0x8, 0x3);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS_B0) Clear realign RXNB DP clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_RxnbRxDpClkAlignReceivedClear_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x2a), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * (NEVIS_B0) Clear realign RXNB DP clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_RxnbRxDpClkAlignReceivedClear_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x2a), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * (NEVIS_B0) Status for realign RXNB DP clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_RxnbRxDpClkEnAlignReceived_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x36), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS_B0) Start realign RXNB DP clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_RxnbRxDpStartClkAlign_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x1e), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * (NEVIS_B0) Start realign RXNB DP clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_RxnbRxDpStartClkAlign_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x1e), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS_B0) Clear realign RXNB LSSI clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_RxnbRxLssiClkAlignReceivedClear_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x2a), (value >> 0), 0x10, 0x4);

    return status;
}

/**
 * (NEVIS_B0) Clear realign RXNB LSSI clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_RxnbRxLssiClkAlignReceivedClear_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x2a), &register_value, 0x10, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * (NEVIS_B0) Status for realign RXNB LSSI clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_RxnbRxLssiClkEnAlignReceived_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x36), &register_value, 0x10, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS_B0) Start realign RXNB LSSI clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_RxnbRxLssiStartClkAlign_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x1e), (value >> 0), 0x10, 0x4);

    return status;
}

/**
 * (NEVIS_B0) Start realign RXNB LSSI clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_RxnbRxLssiStartClkAlign_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x1e), &register_value, 0x10, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS_B0) Clear realign RXNB NBDEM clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_RxnbRxNbdemClkAlignReceivedClear_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x2a), (value >> 0), 0x2, 0x1);

    return status;
}

/**
 * (NEVIS_B0) Clear realign RXNB NBDEM clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_RxnbRxNbdemClkAlignReceivedClear_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x2a), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * (NEVIS_B0) Status for realign RXNB NBDEM clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_RxnbRxNbdemClkEnAlignReceived_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x36), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS_B0) Start realign RXNB NBDEM clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_RxnbRxNbdemStartClkAlign_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x1e), (value >> 0), 0x2, 0x1);

    return status;
}

/**
 * (NEVIS_B0) Start realign RXNB NBDEM clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_RxnbRxNbdemStartClkAlign_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x1e), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS_B0) Clear realign RXNB PFIR clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_RxnbRxPfirClkAlignReceivedClear_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x2a), (value >> 0), 0x4, 0x2);

    return status;
}

/**
 * (NEVIS_B0) Clear realign RXNB PFIR clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_RxnbRxPfirClkAlignReceivedClear_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x2a), &register_value, 0x4, 0x2);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * (NEVIS_B0) Status for realign RXNB PFIR clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_RxnbRxPfirClkEnAlignReceived_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x36), &register_value, 0x4, 0x2);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS_B0) Start realign RXNB PFIR clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_RxnbRxPfirStartClkAlign_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x1e), (value >> 0), 0x4, 0x2);

    return status;
}

/**
 * (NEVIS_B0) Start realign RXNB PFIR clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_RxnbRxPfirStartClkAlign_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x1e), &register_value, 0x4, 0x2);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) Gate AHB clock on rxqec_top (0:clock disabled, 1: clock enabled)
 */
static inline int32_t adrv910x_NvsRegmapCore3_RxqecAhbClkEn_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0xb9), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * (B0 New) Gate AHB clock on rxqec_top (0:clock disabled, 1: clock enabled)
 */
static inline int32_t adrv910x_NvsRegmapCore3_RxqecAhbClkEn_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0xb9), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS_B0) Start realign RXQEC Common clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_RxqecCommonClkAlignReceivedClear_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x3f), (value >> 0), 0x4, 0x2);

    return status;
}

/**
 * (NEVIS_B0) Start realign RXQEC Common clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_RxqecCommonClkAlignReceivedClear_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x3f), &register_value, 0x4, 0x2);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * (NEVIS_B0) Status for realign RXQEC common clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_RxqecCommonClkEnAlignReceived_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x40), &register_value, 0x4, 0x2);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS_B0) Start realign RXQEC Common clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_RxqecCommonClkStartClkAlign_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x3e), (value >> 0), 0x4, 0x2);

    return status;
}

/**
 * (NEVIS_B0) Start realign RXQEC Common clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_RxqecCommonClkStartClkAlign_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x3e), &register_value, 0x4, 0x2);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NvsRegmapCore3_Sp0SramNapRetPsd_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x16), (value >> 0), 0xf, 0x0);

    return status;
}

/**
 * (B0 New) Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NvsRegmapCore3_Sp0SramNapRetPsd_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x16), &register_value, 0xf, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NvsRegmapCore3_Sp1SramNapRetPsd_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x16), (value >> 0), 0xf0, 0x4);

    return status;
}

/**
 * (B0 New) Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NvsRegmapCore3_Sp1SramNapRetPsd_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x16), &register_value, 0xf0, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NvsRegmapCore3_Sp2SramNapRetPsd_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x17), (value >> 0), 0xf, 0x0);

    return status;
}

/**
 * (B0 New) Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NvsRegmapCore3_Sp2SramNapRetPsd_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x17), &register_value, 0xf, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NvsRegmapCore3_Sp3SramNapRetPsd_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x17), (value >> 0), 0xf0, 0x4);

    return status;
}

/**
 * (B0 New) Control SRAM NAP/RET/PSD/CEN ports of the memory (bit0:PSD, bit1:RET, bit2:NAP, bit3:CEN)
 */
static inline int32_t adrv910x_NvsRegmapCore3_Sp3SramNapRetPsd_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x17), &register_value, 0xf0, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (C0 New) 0: 1us reference is extracted from REF_CLK, 1: 1us reference is extracted from ARM_CLK
 */
static inline int32_t adrv910x_NvsRegmapCore3_SpMain1usArmClkCounterSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0xfb), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * (C0 New) 0: 1us reference is extracted from REF_CLK, 1: 1us reference is extracted from ARM_CLK
 */
static inline int32_t adrv910x_NvsRegmapCore3_SpMain1usArmClkCounterSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0xfb), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) Set the 16 MSB bits of the address of the system RAM for Stream Proc Main. Default is 0x20040000
 */
static inline int32_t adrv910x_NvsRegmapCore3_SpMainBaseAddrOffsetMsb_Set(void *const device,
    const uint16_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0xbb), (value >> 8));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0xba), (value >> 0));

    return status;
}

/**
 * (B0 New) Set the 16 MSB bits of the address of the system RAM for Stream Proc Main. Default is 0x20040000
 */
static inline int32_t adrv910x_NvsRegmapCore3_SpMainBaseAddrOffsetMsb_Get(void *const device,
    uint16_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0xbb), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0xba), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) 0: Legacy Mode (SPI read_data might have a contention when 2 masters access 2 registers of different regmap at the same time), 1: No contention possible on SPI read data
 */
static inline int32_t adrv910x_NvsRegmapCore3_SpiReadDataLegacyDisable_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0xd6), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * (B0 New) 0: Legacy Mode (SPI read_data might have a contention when 2 masters access 2 registers of different regmap at the same time), 1: No contention possible on SPI read data
 */
static inline int32_t adrv910x_NvsRegmapCore3_SpiReadDataLegacyDisable_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0xd6), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) TX SSI To Memory Interface
 */
static inline int32_t adrv910x_NvsRegmapCore3_StartSyncKeyMatchIdata_Set(void *const device,
    const uint16_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0x15d), (value >> 8));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0x15c), (value >> 0));

    return status;
}

/**
 * (NEVIS) TX SSI To Memory Interface
 */
static inline int32_t adrv910x_NvsRegmapCore3_StartSyncKeyMatchIdata_Get(void *const device,
    uint16_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0x15d), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0x15c), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) TX SSI To Memory Interface
 */
static inline int32_t adrv910x_NvsRegmapCore3_StartSyncKeyMatchQdata_Set(void *const device,
    const uint16_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0x15f), (value >> 8));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0x15e), (value >> 0));

    return status;
}

/**
 * (NEVIS) TX SSI To Memory Interface
 */
static inline int32_t adrv910x_NvsRegmapCore3_StartSyncKeyMatchQdata_Get(void *const device,
    uint16_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0x15f), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0x15e), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) TX SSI To Memory Interface
 */
static inline int32_t adrv910x_NvsRegmapCore3_StopSyncKeyMatchIdata_Set(void *const device,
    const uint16_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0x161), (value >> 8));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0x160), (value >> 0));

    return status;
}

/**
 * (NEVIS) TX SSI To Memory Interface
 */
static inline int32_t adrv910x_NvsRegmapCore3_StopSyncKeyMatchIdata_Get(void *const device,
    uint16_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0x161), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0x160), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) TX SSI To Memory Interface
 */
static inline int32_t adrv910x_NvsRegmapCore3_StopSyncKeyMatchQdata_Set(void *const device,
    const uint16_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0x163), (value >> 8));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0x162), (value >> 0));

    return status;
}

/**
 * (NEVIS) TX SSI To Memory Interface
 */
static inline int32_t adrv910x_NvsRegmapCore3_StopSyncKeyMatchQdata_Get(void *const device,
    uint16_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0x163), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0x162), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (C0 New) Number of ARM clock cycle to generate 1us pulse for Internal Timer (same value for all stream proc since they share the same ARM clock)
 */
static inline int32_t adrv910x_NvsRegmapCore3_StreamProc1usArmCounterValue_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0xfc), (value >> 0));

    return status;
}

/**
 * (C0 New) Number of ARM clock cycle to generate 1us pulse for Internal Timer (same value for all stream proc since they share the same ARM clock)
 */
static inline int32_t adrv910x_NvsRegmapCore3_StreamProc1usArmCounterValue_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0xfc), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) CMOS pad delay
 */
static inline int32_t adrv910x_NvsRegmapCore3_Tx1IdataCmosNDelay_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0xc9), (value >> 0), 0x7, 0x0);

    return status;
}

/**
 * (B0 New) CMOS pad delay
 */
static inline int32_t adrv910x_NvsRegmapCore3_Tx1IdataCmosNDelay_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0xc9), &register_value, 0x7, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) CMOS pad delay
 */
static inline int32_t adrv910x_NvsRegmapCore3_Tx1IdataCmosPDelay_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0xc9), (value >> 0), 0x70, 0x4);

    return status;
}

/**
 * (B0 New) CMOS pad delay
 */
static inline int32_t adrv910x_NvsRegmapCore3_Tx1IdataCmosPDelay_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0xc9), &register_value, 0x70, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) CMOS pad delay
 */
static inline int32_t adrv910x_NvsRegmapCore3_Tx1QdataCmosNDelay_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0xca), (value >> 0), 0x7, 0x0);

    return status;
}

/**
 * (B0 New) CMOS pad delay
 */
static inline int32_t adrv910x_NvsRegmapCore3_Tx1QdataCmosNDelay_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0xca), &register_value, 0x7, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) CMOS pad delay
 */
static inline int32_t adrv910x_NvsRegmapCore3_Tx1QdataCmosPDelay_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0xca), (value >> 0), 0x70, 0x4);

    return status;
}

/**
 * (B0 New) CMOS pad delay
 */
static inline int32_t adrv910x_NvsRegmapCore3_Tx1QdataCmosPDelay_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0xca), &register_value, 0x70, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New)
 */
static inline int32_t adrv910x_NvsRegmapCore3_Tx1ArmClkEn_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x73), (value >> 0), 0x4, 0x2);

    return status;
}

/**
 * (B0 New)
 */
static inline int32_t adrv910x_NvsRegmapCore3_Tx1ArmClkEn_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x73), &register_value, 0x4, 0x2);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) CMOS pad delay
 */
static inline int32_t adrv910x_NvsRegmapCore3_Tx1ClkCmosNDelay_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0xc6), (value >> 0), 0x7, 0x0);

    return status;
}

/**
 * (B0 New) CMOS pad delay
 */
static inline int32_t adrv910x_NvsRegmapCore3_Tx1ClkCmosNDelay_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0xc6), &register_value, 0x7, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) CMOS pad delay
 */
static inline int32_t adrv910x_NvsRegmapCore3_Tx1ClkCmosPDelay_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0xc6), (value >> 0), 0x70, 0x4);

    return status;
}

/**
 * (B0 New) CMOS pad delay
 */
static inline int32_t adrv910x_NvsRegmapCore3_Tx1ClkCmosPDelay_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0xc6), &register_value, 0x70, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New)
 */
static inline int32_t adrv910x_NvsRegmapCore3_Tx1FromCoreClk184En_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x74), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * (B0 New)
 */
static inline int32_t adrv910x_NvsRegmapCore3_Tx1FromCoreClk184En_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x74), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS_B0) Clear realign TX DP clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_Tx1Otx1DpClkAlignReceivedClear_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x2f), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * (NEVIS_B0) Clear realign TX DP clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_Tx1Otx1DpClkAlignReceivedClear_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x2f), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * (NEVIS_B0) Status for realign TX DP clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_Tx1Otx1DpClkEnAlignReceived_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x3b), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS_B0) Start realign TX DP clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_Tx1Otx1DpStartClkAlign_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x23), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * (NEVIS_B0) Start realign TX DP clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_Tx1Otx1DpStartClkAlign_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x23), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS_B0) Clear realign TX PFIR clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_Tx1Otx1PfirClkAlignReceivedClear_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x2f), (value >> 0), 0x2, 0x1);

    return status;
}

/**
 * (NEVIS_B0) Clear realign TX PFIR clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_Tx1Otx1PfirClkAlignReceivedClear_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x2f), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * (NEVIS_B0) Status for realign TX PFIR clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_Tx1Otx1PfirClkEnAlignReceived_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x3b), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS_B0) Start realign PFIR clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_Tx1Otx1PfirStartClkAlign_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x23), (value >> 0), 0x2, 0x1);

    return status;
}

/**
 * (NEVIS_B0) Start realign PFIR clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_Tx1Otx1PfirStartClkAlign_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x23), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS_B0) Clear realign TX DP clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_Tx1Otx2DpClkAlignReceivedClear_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x30), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * (NEVIS_B0) Clear realign TX DP clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_Tx1Otx2DpClkAlignReceivedClear_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x30), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * (NEVIS_B0) Status for realign TX DP clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_Tx1Otx2DpClkEnAlignReceived_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x3c), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS_B0) Start realign TX DP clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_Tx1Otx2DpStartClkAlign_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x24), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * (NEVIS_B0) Start realign TX DP clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_Tx1Otx2DpStartClkAlign_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x24), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS_B0) Clear realign TX PFIR clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_Tx1Otx2PfirClkAlignReceivedClear_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x30), (value >> 0), 0x2, 0x1);

    return status;
}

/**
 * (NEVIS_B0) Clear realign TX PFIR clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_Tx1Otx2PfirClkAlignReceivedClear_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x30), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * (NEVIS_B0) Status for realign TX PFIR clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_Tx1Otx2PfirClkEnAlignReceived_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x3c), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS_B0) Start realign PFIR clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_Tx1Otx2PfirStartClkAlign_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x24), (value >> 0), 0x2, 0x1);

    return status;
}

/**
 * (NEVIS_B0) Start realign PFIR clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_Tx1Otx2PfirStartClkAlign_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x24), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS_B0) Clear realign TX DP clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_Tx1Otx3DpClkAlignReceivedClear_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x31), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * (NEVIS_B0) Clear realign TX DP clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_Tx1Otx3DpClkAlignReceivedClear_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x31), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * (NEVIS_B0) Status for realign TX DP clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_Tx1Otx3DpClkEnAlignReceived_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x3d), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS_B0) Start realign TX DP clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_Tx1Otx3DpStartClkAlign_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x25), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * (NEVIS_B0) Start realign TX DP clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_Tx1Otx3DpStartClkAlign_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x25), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS_B0) Clear realign TX PFIR clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_Tx1Otx3PfirClkAlignReceivedClear_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x31), (value >> 0), 0x2, 0x1);

    return status;
}

/**
 * (NEVIS_B0) Clear realign TX PFIR clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_Tx1Otx3PfirClkAlignReceivedClear_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x31), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * (NEVIS_B0) Status for realign TX PFIR clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_Tx1Otx3PfirClkEnAlignReceived_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x3d), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS_B0) Start realign PFIR clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_Tx1Otx3PfirStartClkAlign_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x25), (value >> 0), 0x2, 0x1);

    return status;
}

/**
 * (NEVIS_B0) Start realign PFIR clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_Tx1Otx3PfirStartClkAlign_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x25), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New)
 */
static inline int32_t adrv910x_NvsRegmapCore3_Tx1PaRampAuxAdcClkSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x51), (value >> 0), 0x3, 0x0);

    return status;
}

/**
 * (B0 New)
 */
static inline int32_t adrv910x_NvsRegmapCore3_Tx1PaRampAuxAdcClkSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x51), &register_value, 0x3, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New)
 */
static inline int32_t adrv910x_NvsRegmapCore3_Tx1PaRampClkReset_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x52), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * (B0 New)
 */
static inline int32_t adrv910x_NvsRegmapCore3_Tx1PaRampClkReset_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x52), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New)
 */
static inline int32_t adrv910x_NvsRegmapCore3_Tx1PaRampClkSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x51), (value >> 0), 0x8, 0x3);

    return status;
}

/**
 * (B0 New)
 */
static inline int32_t adrv910x_NvsRegmapCore3_Tx1PaRampClkSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x51), &register_value, 0x8, 0x3);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * (B0 New) PFIR read data for TX1 channel
 */
static inline int32_t adrv910x_NvsRegmapCore3_Tx1PfirCoeffData_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0xd5), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) Enable Write PFIR coefficient for TX1 channel
 */
static inline int32_t adrv910x_NvsRegmapCore3_Tx1PfirCoeffWrEnable_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0xd4), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * (B0 New) Enable Write PFIR coefficient for TX1 channel
 */
static inline int32_t adrv910x_NvsRegmapCore3_Tx1PfirCoeffWrEnable_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0xd4), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) CMOS pad delay
 */
static inline int32_t adrv910x_NvsRegmapCore3_Tx1RefclkCmosNDelay_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0xc7), (value >> 0), 0x7, 0x0);

    return status;
}

/**
 * (B0 New) CMOS pad delay
 */
static inline int32_t adrv910x_NvsRegmapCore3_Tx1RefclkCmosNDelay_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0xc7), &register_value, 0x7, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) CMOS pad delay
 */
static inline int32_t adrv910x_NvsRegmapCore3_Tx1RefclkCmosPDelay_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0xc7), (value >> 0), 0x70, 0x4);

    return status;
}

/**
 * (B0 New) CMOS pad delay
 */
static inline int32_t adrv910x_NvsRegmapCore3_Tx1RefclkCmosPDelay_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0xc7), &register_value, 0x70, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) CMOS pad delay
 */
static inline int32_t adrv910x_NvsRegmapCore3_Tx1StrobeCmosNDelay_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0xc8), (value >> 0), 0x7, 0x0);

    return status;
}

/**
 * (B0 New) CMOS pad delay
 */
static inline int32_t adrv910x_NvsRegmapCore3_Tx1StrobeCmosNDelay_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0xc8), &register_value, 0x7, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (B0 New) CMOS pad delay
 */
static inline int32_t adrv910x_NvsRegmapCore3_Tx1StrobeCmosPDelay_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0xc8), (value >> 0), 0x70, 0x4);

    return status;
}

/**
 * (B0 New) CMOS pad delay
 */
static inline int32_t adrv910x_NvsRegmapCore3_Tx1StrobeCmosPDelay_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0xc8), &register_value, 0x70, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS_B0) Clear realign TX CSSI clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_Tx1TxCssiClkAlignReceivedClear_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x2e), (value >> 0), 0x4, 0x2);

    return status;
}

/**
 * (NEVIS_B0) Clear realign TX CSSI clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_Tx1TxCssiClkAlignReceivedClear_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x2e), &register_value, 0x4, 0x2);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * (NEVIS_B0) Status for realign TX CSSI clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_Tx1TxCssiClkEnAlignReceived_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x3a), &register_value, 0x4, 0x2);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS_B0) Start realign CSSI clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_Tx1TxCssiStartClkAlign_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x22), (value >> 0), 0x4, 0x2);

    return status;
}

/**
 * (NEVIS_B0) Start realign CSSI clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_Tx1TxCssiStartClkAlign_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x22), &register_value, 0x4, 0x2);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS_B0) Clear realign TX DP clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_Tx1TxDpClkAlignReceivedClear_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x2e), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * (NEVIS_B0) Clear realign TX DP clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_Tx1TxDpClkAlignReceivedClear_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x2e), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * (NEVIS_B0) Status for realign TX DP clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_Tx1TxDpClkEnAlignReceived_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x3a), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS_B0) Start realign TX DP clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_Tx1TxDpStartClkAlign_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x22), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * (NEVIS_B0) Start realign TX DP clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_Tx1TxDpStartClkAlign_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x22), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS_B0) Clear realign TX LSSI clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_Tx1TxLssiClkAlignReceivedClear_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x2e), (value >> 0), 0x8, 0x3);

    return status;
}

/**
 * (NEVIS_B0) Clear realign TX LSSI clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_Tx1TxLssiClkAlignReceivedClear_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x2e), &register_value, 0x8, 0x3);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * (NEVIS_B0) Status for realign TX LSSI clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_Tx1TxLssiClkEnAlignReceived_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x3a), &register_value, 0x8, 0x3);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS_B0) Start realign LSSI clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_Tx1TxLssiStartClkAlign_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x22), (value >> 0), 0x8, 0x3);

    return status;
}

/**
 * (NEVIS_B0) Start realign LSSI clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_Tx1TxLssiStartClkAlign_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x22), &register_value, 0x8, 0x3);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS_B0) Clear realign TX PFIR clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_Tx1TxPfirClkAlignReceivedClear_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x2e), (value >> 0), 0x2, 0x1);

    return status;
}

/**
 * (NEVIS_B0) Clear realign TX PFIR clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_Tx1TxPfirClkAlignReceivedClear_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x2e), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * (NEVIS_B0) Status for realign TX PFIR clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_Tx1TxPfirClkEnAlignReceived_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x3a), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS_B0) Start realign PFIR clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_Tx1TxPfirStartClkAlign_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x22), (value >> 0), 0x2, 0x1);

    return status;
}

/**
 * (NEVIS_B0) Start realign PFIR clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_Tx1TxPfirStartClkAlign_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x22), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS)
 */
static inline int32_t adrv910x_NvsRegmapCore3_TxDacClkAlignReceivedClear_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x42), (value >> 0), 0x8, 0x3);

    return status;
}

/**
 * (NEVIS)
 */
static inline int32_t adrv910x_NvsRegmapCore3_TxDacClkAlignReceivedClear_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x42), &register_value, 0x8, 0x3);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * (NEVIS)
 */
static inline int32_t adrv910x_NvsRegmapCore3_TxDacClkEnAlignReceived_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x43), &register_value, 0x8, 0x3);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS)
 */
static inline int32_t adrv910x_NvsRegmapCore3_TxDacClkStartClkAlign_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x41), (value >> 0), 0x8, 0x3);

    return status;
}

/**
 * (NEVIS)
 */
static inline int32_t adrv910x_NvsRegmapCore3_TxDacClkStartClkAlign_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x41), &register_value, 0x8, 0x3);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS)
 */
static inline int32_t adrv910x_NvsRegmapCore3_TxDpdScalerArmClkEn_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x11d), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * (NEVIS)
 */
static inline int32_t adrv910x_NvsRegmapCore3_TxDpdScalerArmClkEn_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x11d), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * (NEVIS) TX SSI To Memory Interface
 */
static inline int32_t adrv910x_NvsRegmapCore3_TxLssiToMemFifoEmpty_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x16c), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * (NEVIS) TX SSI To Memory Interface
 */
static inline int32_t adrv910x_NvsRegmapCore3_TxLssiToMemFifoFull_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x16c), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) TX SSI To Memory Interface
 */
static inline int32_t adrv910x_NvsRegmapCore3_TxLssiToMemFifoRdClr_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x168), (value >> 0), 0x20, 0x5);

    return status;
}

/**
 * (NEVIS) TX SSI To Memory Interface
 */
static inline int32_t adrv910x_NvsRegmapCore3_TxLssiToMemFifoRdClr_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x168), &register_value, 0x20, 0x5);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) TX SSI To Memory Interface
 */
static inline int32_t adrv910x_NvsRegmapCore3_TxLssiToMemFifoWrClr_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x168), (value >> 0), 0x10, 0x4);

    return status;
}

/**
 * (NEVIS) TX SSI To Memory Interface
 */
static inline int32_t adrv910x_NvsRegmapCore3_TxLssiToMemFifoWrClr_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x168), &register_value, 0x10, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) TX SSI To Memory Interface
 */
static inline int32_t adrv910x_NvsRegmapCore3_TxLssiToMemStart_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x168), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * (NEVIS) TX SSI To Memory Interface
 */
static inline int32_t adrv910x_NvsRegmapCore3_TxLssiToMemStart_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x168), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * (NEVIS) TX SSI To Memory Interface
 */
static inline int32_t adrv910x_NvsRegmapCore3_TxLssiToMemState_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x16b), &register_value, 0xf, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * (NEVIS) TX SSI To Memory Interface
 */
static inline int32_t adrv910x_NvsRegmapCore3_TxLssiToMemTransferCntr_Get(void *const device,
    uint16_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0x16e), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0x16d), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * (NEVIS) TX SSI To Memory Interface
 */
static inline int32_t adrv910x_NvsRegmapCore3_TxLssiToMemTransferError_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x16f), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * (NEVIS) TX SSI To Memory Interface
 */
static inline int32_t adrv910x_NvsRegmapCore3_TxLssiToMemTransferOverflow_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x16f), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS) TX SSI To Memory Interface
 */
static inline int32_t adrv910x_NvsRegmapCore3_TxLssiToMemTransferSizeMax_Set(void *const device,
    const uint16_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0x16a), (value >> 8));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x1600 + 0x169), (value >> 0));

    return status;
}

/**
 * (NEVIS) TX SSI To Memory Interface
 */
static inline int32_t adrv910x_NvsRegmapCore3_TxLssiToMemTransferSizeMax_Get(void *const device,
    uint16_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0x16a), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x1600 + 0x169), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * (NEVIS)
 */
static inline int32_t adrv910x_NvsRegmapCore3_TxNbDacClkEnAlignReceived_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x43), &register_value, 0x10, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS_B0) Start realign TX Phase accumulator clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_TxPhaseAccClkAlignReceivedClear_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x3f), (value >> 0), 0x10, 0x4);

    return status;
}

/**
 * (NEVIS_B0) Start realign TX Phase accumulator clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_TxPhaseAccClkAlignReceivedClear_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x3f), &register_value, 0x10, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * (NEVIS_B0) Status for realign TX Phase Accumulator clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_TxPhaseAccClkEnAlignReceived_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x40), &register_value, 0x10, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS_B0) Start realign TX Phase accumulator clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_TxPhaseAccClkStartClkAlign_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x3e), (value >> 0), 0x10, 0x4);

    return status;
}

/**
 * (NEVIS_B0) Start realign TX Phase accumulator clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_TxPhaseAccClkStartClkAlign_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x3e), &register_value, 0x10, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS_B0) Clear realign TXNB CSSI clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_TxnbTxCssiClkAlignReceivedClear_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x2e), (value >> 0), 0x40, 0x6);

    return status;
}

/**
 * (NEVIS_B0) Clear realign TXNB CSSI clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_TxnbTxCssiClkAlignReceivedClear_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x2e), &register_value, 0x40, 0x6);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * (NEVIS_B0) Status for realign TXNB CSSI clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_TxnbTxCssiClkEnAlignReceived_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x3a), &register_value, 0x40, 0x6);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS_B0) Start realign TXNB CSSI clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_TxnbTxCssiStartClkAlign_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x22), (value >> 0), 0x40, 0x6);

    return status;
}

/**
 * (NEVIS_B0) Start realign TXNB CSSI clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_TxnbTxCssiStartClkAlign_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x22), &register_value, 0x40, 0x6);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS_B0) Clear realign TXNB DP clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_TxnbTxDpClkAlignReceivedClear_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x2e), (value >> 0), 0x10, 0x4);

    return status;
}

/**
 * (NEVIS_B0) Clear realign TXNB DP clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_TxnbTxDpClkAlignReceivedClear_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x2e), &register_value, 0x10, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * (NEVIS_B0) Status for realign TXNB DP clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_TxnbTxDpClkEnAlignReceived_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x3a), &register_value, 0x10, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS_B0) Start realign TXNB DP clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_TxnbTxDpStartClkAlign_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x22), (value >> 0), 0x10, 0x4);

    return status;
}

/**
 * (NEVIS_B0) Start realign TXNB DP clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_TxnbTxDpStartClkAlign_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x22), &register_value, 0x10, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS_B0) Clear realign TXNB LSSI clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_TxnbTxLssiClkAlignReceivedClear_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x2e), (value >> 0), 0x80, 0x7);

    return status;
}

/**
 * (NEVIS_B0) Clear realign TXNB LSSI clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_TxnbTxLssiClkAlignReceivedClear_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x2e), &register_value, 0x80, 0x7);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * (NEVIS_B0) Status for realign TXNB LSSI clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_TxnbTxLssiClkEnAlignReceived_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x3a), &register_value, 0x80, 0x7);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS_B0) Start realign TXNB LSSI clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_TxnbTxLssiStartClkAlign_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x22), (value >> 0), 0x80, 0x7);

    return status;
}

/**
 * (NEVIS_B0) Start realign TXNB LSSI clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_TxnbTxLssiStartClkAlign_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x22), &register_value, 0x80, 0x7);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS_B0) Clear realign TXNB PFIR clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_TxnbTxPfirClkAlignReceivedClear_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x2e), (value >> 0), 0x20, 0x5);

    return status;
}

/**
 * (NEVIS_B0) Clear realign TXNB PFIR clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_TxnbTxPfirClkAlignReceivedClear_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x2e), &register_value, 0x20, 0x5);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


/**
 * (NEVIS_B0) Status for realign TXNB PFIR clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_TxnbTxPfirClkEnAlignReceived_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x3a), &register_value, 0x20, 0x5);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * (NEVIS_B0) Start realign TXNB PFIR clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_TxnbTxPfirStartClkAlign_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x1600 + 0x22), (value >> 0), 0x20, 0x5);

    return status;
}

/**
 * (NEVIS_B0) Start realign TXNB PFIR clock
 */
static inline int32_t adrv910x_NvsRegmapCore3_TxnbTxPfirStartClkAlign_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x1600 + 0x22), &register_value, 0x20, 0x5);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


#endif // __ADRV910X_BF_NVS_REGMAP_CORE_3_H__