{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.01114,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.04507,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.088864,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.0420133,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.026495,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.0420133,
	"finish__design__instance__count__class:buffer": 173,
	"finish__design__instance__area__class:buffer": 243.656,
	"finish__design__instance__count__class:clock_buffer": 17,
	"finish__design__instance__area__class:clock_buffer": 22.61,
	"finish__design__instance__count__class:timing_repair_buffer": 90,
	"finish__design__instance__area__class:timing_repair_buffer": 79.8,
	"finish__design__instance__count__class:inverter": 197,
	"finish__design__instance__area__class:inverter": 109.858,
	"finish__design__instance__count__class:clock_inverter": 15,
	"finish__design__instance__area__class:clock_inverter": 28.994,
	"finish__design__instance__count__class:sequential_cell": 169,
	"finish__design__instance__area__class:sequential_cell": 772.73,
	"finish__design__instance__count__class:multi_input_combinational_cell": 1682,
	"finish__design__instance__area__class:multi_input_combinational_cell": 2670.91,
	"finish__design__instance__count": 2343,
	"finish__design__instance__area": 3928.55,
	"finish__timing__setup__tns": -0.00134859,
	"finish__timing__setup__ws": -0.00134859,
	"finish__clock__skew__setup": 0.00678032,
	"finish__clock__skew__hold": 0.00678032,
	"finish__timing__drv__max_slew_limit": 0.504335,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.54401,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 1,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.00399151,
	"finish__power__switching__total": 0.00287738,
	"finish__power__leakage__total": 9.54716e-05,
	"finish__power__total": 0.00696436,
	"finish__design__io": 104,
	"finish__design__die__area": 6975.59,
	"finish__design__core__area": 6489.34,
	"finish__design__instance__count": 2457,
	"finish__design__instance__area": 3958.88,
	"finish__design__instance__count__stdcell": 2457,
	"finish__design__instance__area__stdcell": 3958.88,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.610059,
	"finish__design__instance__utilization__stdcell": 0.610059,
	"finish__design__rows": 57,
	"finish__design__rows:FreePDK45_38x28_10R_NP_162NW_34O": 57,
	"finish__design__sites": 24396,
	"finish__design__sites:FreePDK45_38x28_10R_NP_162NW_34O": 24396,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}