//
// File created by:  xrun
// Do not modify this file
//
-timescale
1ns/1ps
-input
sim_model.cmd
-incdir
../MODEL
-licqueue
-access
+rwc
-createdebugdb
-errormax
1
-SDF_VERBOSE
-top
testbench
-SDF_CMD_FILE
gates_sdf_slow.cmd
/dk/xfab/PDK/xh018/diglibs/D_CELLS_HD/v4_0/verilog/v4_0_0/D_CELLS_HD.v
/dk/xfab/PDK/xh018/diglibs/D_CELLS_HD/v4_0/verilog/v4_0_0/VLG_PRIMITIVES.v
./gates_optimized.v
../TESTBENCH/testbench.v
