# ğŸš€ SISO 2-of-4 Shift Register (Verilog)

This project implements a **Serial-In Serial-Out (SISO) shift register** in Verilog, which shifts **only during the first 2 clock cycles of every 4-clock cycle window**.  
The design allows controlled, time-gated shifting of input bits.

---

## âœ¨ Features
- ğŸ” SISO shift register with configurable width (`n_bit`).  
- â±ï¸ Shifts input only during the **first 2 cycles out of every 4**.  
- ğŸ§ª Testbench included for simulation and verification.  

---

## ğŸ“‚ Files Included
- `siso_2of4_shiftreg.v` â†’ RTL design of the SISO 2-of-4 shift register.  
- `siso_2of4_shiftreg_tb.v` â†’ Testbench for verifying the design.  
- `README.md` â†’ Documentation (this file).  

---

## ğŸ§© Design Details

### ğŸ”¹ Ports
| Port  | Direction | Width | Description                          |
| ----- | --------- | ----- | ------------------------------------ |
| `clk` | input     | 1-bit | Clock signal                         |
| `rst` | input     | 1-bit | Active-high reset                    |
| `I`   | input     | 1-bit | Serial data input                    |
| `F`   | output    | 1-bit | Serial data output (MSB of register) |

### ğŸ”¹ Functionality
1. On every **positive edge of the clock**, the internal counter `count` tracks a 4-cycle window.  
2. The shift register `temp` **shifts left** and loads input `I` **only when `count` is 0 or 1**.  
3. During the remaining 2 cycles (`count` 2 or 3), the register holds its value.  
4. The output `F` always reflects the **MSB** of the register.

---

## ğŸ“Š Simulation
The testbench applies random input values to verify correct shifting behavior.

### Example Output Log
```text
Cycle 0 -> F = 0
Cycle 1 -> F = 1
Cycle 2 -> F = 1 (hold)
Cycle 3 -> F = 1 (hold)
Cycle 4 -> F = 3
Cycle 5 -> F = 7
...
```

This pattern repeats, showing the **2-of-4 clock shift behavior**.

---

## ğŸ› ï¸ How to Run

### â–¶ï¸ Using ModelSim / QuestaSim

```tcl
vlog siso_2of4_shiftreg.v siso_2of4_shiftreg_tb.v
vsim -c siso_2of4_shiftreg_tb
run -all
```

---

## ğŸ”¹ License

This project is licensed under the MIT License â€“ see the [LICENSE](../LICENSE) file for details.

---

## ğŸ‘¨â€ğŸ’» Author

**Hithaishi S R**  
 ğŸ”— [LinkedIn](https://www.linkedin.com/in/hithaishisr)  
 âœ‰ï¸ hithaishisr2002@gmail.com