Fitter Status : Successful - Tue Mar 31 15:10:05 2009
Quartus II Version : 8.0 Build 215 05/29/2008 SJ Full Version
Revision Name : top_dct
Top-level Entity Name : top_dct
Family : Stratix II
Device : EP2S15F484C3
Timing Models : Final
Logic utilization : 9 %
    Combinational ALUTs : 655 / 12,480 ( 5 % )
    Dedicated logic registers : 932 / 12,480 ( 7 % )
Total registers : 955
Total pins : 34 / 343 ( 10 % )
Total virtual pins : 0
Total block memory bits : 3,014 / 419,328 ( < 1 % )
DSP block 9-bit elements : 18 / 96 ( 19 % )
Total PLLs : 1 / 6 ( 17 % )
Total DLLs : 0 / 2 ( 0 % )
