

================================================================
== Vitis HLS Report for 'forward_Pipeline_VITIS_LOOP_39_1'
================================================================
* Date:           Mon Dec 26 02:54:17 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.630 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      180|      180|  0.900 us|  0.900 us|  180|  180|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                |                      |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |            Instance            |        Module        |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_generic_tanh_float_s_fu_86  |generic_tanh_float_s  |      112|      112|  0.560 us|  0.560 us|    1|    1|      yes|
        +--------------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_39_1  |      178|      178|       116|          1|          1|    64|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     15|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     63|    -|
|Register         |        -|    -|     303|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     303|     78|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------------+----------+----+---+----+------------+------------+
    |             Variable Name            | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------+----------+----+---+----+------------+------------+
    |i_5_fu_111_p2                         |         +|   0|  0|   7|           7|           1|
    |icmp_ln39_fu_105_p2                   |      icmp|   0|  0|   4|           7|           8|
    |ap_block_pp0_stage0_01001             |        or|   0|  0|   1|           1|           1|
    |ap_block_state116_pp0_stage0_iter115  |        or|   0|  0|   1|           1|           1|
    |ap_enable_pp0                         |       xor|   0|  0|   2|           1|           2|
    +--------------------------------------+----------+----+---+----+------------+------------+
    |Total                                 |          |   0|  0|  15|          17|          13|
    +--------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_done_int                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1     |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_4        |   9|          2|    7|         14|
    |i_fu_56                     |   9|          2|    7|         14|
    |mid_5_blk_n                 |   9|          2|    1|          2|
    |mid_6_blk_n                 |   9|          2|    1|          2|
    |net_next_first_cache_blk_n  |   9|          2|    1|          2|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       |  63|         14|   19|         38|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------+----+----+-----+-----------+
    |                     Name                    | FF | LUT| Bits| Const Bits|
    +---------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                    |   1|   0|    1|          0|
    |ap_done_reg                                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter100                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter101                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter102                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter103                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter104                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter105                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter106                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter107                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter108                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter109                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter110                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter111                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter112                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter113                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter114                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter115                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter33                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter34                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter35                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter36                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter37                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter38                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter39                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter40                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter41                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter42                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter43                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter44                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter45                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter46                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter47                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter48                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter49                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter50                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter51                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter52                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter53                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter54                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter55                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter56                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter57                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter58                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter59                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter60                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter61                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter62                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter63                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter64                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter65                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter66                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter67                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter68                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter69                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter70                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter71                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter72                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter73                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter74                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter75                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter76                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter77                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter78                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter79                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter80                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter81                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter82                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter83                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter84                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter85                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter86                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter87                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter88                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter89                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter90                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter91                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter92                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter93                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter94                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter95                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter96                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter97                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter98                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter99                     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter100_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter101_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter102_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter103_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter104_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter105_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter106_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter107_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter108_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter109_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter110_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter111_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter112_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter113_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter114_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg             |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter21_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter22_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter23_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter24_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter25_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter26_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter27_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter28_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter29_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg             |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter30_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter31_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter32_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter33_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter34_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter35_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter36_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter37_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter38_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter39_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg             |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter40_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter41_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter42_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter43_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter44_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter45_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter46_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter47_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter48_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter49_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg             |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter50_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter51_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter52_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter53_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter54_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter55_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter56_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter57_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter58_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter59_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg             |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter60_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter61_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter62_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter63_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter64_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter65_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter66_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter67_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter68_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter69_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg             |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter70_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter71_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter72_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter73_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter74_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter75_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter76_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter77_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter78_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter79_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg             |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter80_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter81_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter82_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter83_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter84_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter85_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter86_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter87_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter88_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter89_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg             |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter90_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter91_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter92_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter93_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter94_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter95_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter96_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter97_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter98_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter99_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg             |   1|   0|    1|          0|
    |grp_generic_tanh_float_s_fu_86_ap_start_reg  |   1|   0|    1|          0|
    |i_fu_56                                      |   7|   0|    7|          0|
    |mid_6_read_reg_146                           |  32|   0|   32|          0|
    |tanhx_reg_151                                |  32|   0|   32|          0|
    +---------------------------------------------+----+----+-----+-----------+
    |Total                                        | 303|   0|  303|          0|
    +---------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------------------+-----+-----+------------+----------------------------------+--------------+
|                RTL Ports                | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+-----------------------------------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk                                   |   in|    1|  ap_ctrl_hs|  forward_Pipeline_VITIS_LOOP_39_1|  return value|
|ap_rst                                   |   in|    1|  ap_ctrl_hs|  forward_Pipeline_VITIS_LOOP_39_1|  return value|
|ap_start                                 |   in|    1|  ap_ctrl_hs|  forward_Pipeline_VITIS_LOOP_39_1|  return value|
|ap_done                                  |  out|    1|  ap_ctrl_hs|  forward_Pipeline_VITIS_LOOP_39_1|  return value|
|ap_idle                                  |  out|    1|  ap_ctrl_hs|  forward_Pipeline_VITIS_LOOP_39_1|  return value|
|ap_ready                                 |  out|    1|  ap_ctrl_hs|  forward_Pipeline_VITIS_LOOP_39_1|  return value|
|grp_generic_tanh_float_s_fu_392_p_din1   |  out|   32|  ap_ctrl_hs|  forward_Pipeline_VITIS_LOOP_39_1|  return value|
|grp_generic_tanh_float_s_fu_392_p_dout0  |   in|   32|  ap_ctrl_hs|  forward_Pipeline_VITIS_LOOP_39_1|  return value|
|grp_generic_tanh_float_s_fu_392_p_ce     |  out|    1|  ap_ctrl_hs|  forward_Pipeline_VITIS_LOOP_39_1|  return value|
|grp_generic_tanh_float_s_fu_392_p_start  |  out|    1|  ap_ctrl_hs|  forward_Pipeline_VITIS_LOOP_39_1|  return value|
|grp_generic_tanh_float_s_fu_392_p_ready  |   in|    1|  ap_ctrl_hs|  forward_Pipeline_VITIS_LOOP_39_1|  return value|
|grp_generic_tanh_float_s_fu_392_p_done   |   in|    1|  ap_ctrl_hs|  forward_Pipeline_VITIS_LOOP_39_1|  return value|
|grp_generic_tanh_float_s_fu_392_p_idle   |   in|    1|  ap_ctrl_hs|  forward_Pipeline_VITIS_LOOP_39_1|  return value|
|mid_6_dout                               |   in|   32|     ap_fifo|                             mid_6|       pointer|
|mid_6_empty_n                            |   in|    1|     ap_fifo|                             mid_6|       pointer|
|mid_6_read                               |  out|    1|     ap_fifo|                             mid_6|       pointer|
|mid_5_din                                |  out|   32|     ap_fifo|                             mid_5|       pointer|
|mid_5_full_n                             |   in|    1|     ap_fifo|                             mid_5|       pointer|
|mid_5_write                              |  out|    1|     ap_fifo|                             mid_5|       pointer|
|net_next_first_cache_din                 |  out|   32|     ap_fifo|              net_next_first_cache|       pointer|
|net_next_first_cache_full_n              |   in|    1|     ap_fifo|              net_next_first_cache|       pointer|
|net_next_first_cache_write               |  out|    1|     ap_fifo|              net_next_first_cache|       pointer|
|enable_grad                              |   in|    1|   ap_stable|                       enable_grad|        scalar|
+-----------------------------------------+-----+-----+------------+----------------------------------+--------------+

