{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1606784853995 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606784853996 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 30 19:07:33 2020 " "Processing started: Mon Nov 30 19:07:33 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1606784853996 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606784853996 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vga -c vga " "Command: quartus_map --read_settings_files=on --write_settings_files=off vga -c vga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606784853996 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1606784854580 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "3 " "Parallel compilation is enabled and will use up to 3 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1606784854581 ""}
{ "Warning" "WQCU_PARALLEL_TOO_MANY_PROCESSORS" "3 2 " "Parallel compilation is enabled for 3 processors, but there are only 2 processors in the system. Runtime may increase due to over usage of the processor space." {  } {  } 0 20031 "Parallel compilation is enabled for %1!i! processors, but there are only %2!i! processors in the system. Runtime may increase due to over usage of the processor space." 0 0 "Analysis & Synthesis" 0 -1 1606784854581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freqdivider.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file freqdivider.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 freqDivider-behavior " "Found design unit 1: freqDivider-behavior" {  } { { "freqDivider.vhdl" "" { Text "C:/Users/gucho/Documents/Semestre7/vlsi/vgaspriteX/freqDivider.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606784871278 ""} { "Info" "ISGN_ENTITY_NAME" "1 freqDivider " "Found entity 1: freqDivider" {  } { { "freqDivider.vhdl" "" { Text "C:/Users/gucho/Documents/Semestre7/vlsi/vgaspriteX/freqDivider.vhdl" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606784871278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606784871278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hcounter.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file hcounter.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hcounter-behavior " "Found design unit 1: hcounter-behavior" {  } { { "hcounter.vhdl" "" { Text "C:/Users/gucho/Documents/Semestre7/vlsi/vgaspriteX/hcounter.vhdl" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606784871280 ""} { "Info" "ISGN_ENTITY_NAME" "1 hcounter " "Found entity 1: hcounter" {  } { { "hcounter.vhdl" "" { Text "C:/Users/gucho/Documents/Semestre7/vlsi/vgaspriteX/hcounter.vhdl" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606784871280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606784871280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vcounter.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file vcounter.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vcounter-behavior " "Found design unit 1: vcounter-behavior" {  } { { "vcounter.vhdl" "" { Text "C:/Users/gucho/Documents/Semestre7/vlsi/vgaspriteX/vcounter.vhdl" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606784871282 ""} { "Info" "ISGN_ENTITY_NAME" "1 vcounter " "Found entity 1: vcounter" {  } { { "vcounter.vhdl" "" { Text "C:/Users/gucho/Documents/Semestre7/vlsi/vgaspriteX/vcounter.vhdl" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606784871282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606784871282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file vga.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga-behavior " "Found design unit 1: vga-behavior" {  } { { "vga.vhdl" "" { Text "C:/Users/gucho/Documents/Semestre7/vlsi/vgaspriteX/vga.vhdl" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606784871284 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "vga.vhdl" "" { Text "C:/Users/gucho/Documents/Semestre7/vlsi/vgaspriteX/vga.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606784871284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606784871284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_generator.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file image_generator.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 image_generator-behavior " "Found design unit 1: image_generator-behavior" {  } { { "image_generator.vhdl" "" { Text "C:/Users/gucho/Documents/Semestre7/vlsi/vgaspriteX/image_generator.vhdl" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606784871287 ""} { "Info" "ISGN_ENTITY_NAME" "1 image_generator " "Found entity 1: image_generator" {  } { { "image_generator.vhdl" "" { Text "C:/Users/gucho/Documents/Semestre7/vlsi/vgaspriteX/image_generator.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606784871287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606784871287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freqdivider2.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file freqdivider2.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 freqDivider2-behavior " "Found design unit 1: freqDivider2-behavior" {  } { { "freqDivider2.vhdl" "" { Text "C:/Users/gucho/Documents/Semestre7/vlsi/vgaspriteX/freqDivider2.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606784871289 ""} { "Info" "ISGN_ENTITY_NAME" "1 freqDivider2 " "Found entity 1: freqDivider2" {  } { { "freqDivider2.vhdl" "" { Text "C:/Users/gucho/Documents/Semestre7/vlsi/vgaspriteX/freqDivider2.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606784871289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606784871289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprt_x_capture.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file sprt_x_capture.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sprt_x_capture-behavior " "Found design unit 1: sprt_x_capture-behavior" {  } { { "sprt_x_capture.vhdl" "" { Text "C:/Users/gucho/Documents/Semestre7/vlsi/vgaspriteX/sprt_x_capture.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606784871292 ""} { "Info" "ISGN_ENTITY_NAME" "1 sprt_x_capture " "Found entity 1: sprt_x_capture" {  } { { "sprt_x_capture.vhdl" "" { Text "C:/Users/gucho/Documents/Semestre7/vlsi/vgaspriteX/sprt_x_capture.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606784871292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606784871292 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "xpos image_generator.vhdl(38) " "VHDL error at image_generator.vhdl(38): object \"xpos\" is used but not declared" {  } { { "image_generator.vhdl" "" { Text "C:/Users/gucho/Documents/Semestre7/vlsi/vgaspriteX/image_generator.vhdl" 38 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1606784871293 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4762 " "Peak virtual memory: 4762 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1606784871469 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Nov 30 19:07:51 2020 " "Processing ended: Mon Nov 30 19:07:51 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1606784871469 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1606784871469 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1606784871469 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1606784871469 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1606784872118 ""}
