<?xml version="1.0" encoding="UTF-8"?>
<probeData version="2" minor="0">
  <probeset name="EDA_PROBESET" active="true">
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_VIO" value="PC_FPGA_bridge"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="12"/>
      </probeOptions>
      <nets>
        <net name="probe_in0[11]"/>
        <net name="probe_in0[10]"/>
        <net name="probe_in0[9]"/>
        <net name="probe_in0[8]"/>
        <net name="probe_in0[7]"/>
        <net name="probe_in0[6]"/>
        <net name="probe_in0[5]"/>
        <net name="probe_in0[4]"/>
        <net name="probe_in0[3]"/>
        <net name="probe_in0[2]"/>
        <net name="probe_in0[1]"/>
        <net name="probe_in0[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_VIO" value="PC_FPGA_bridge"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="14"/>
      </probeOptions>
      <nets>
        <net name="probe_in1[31]"/>
        <net name="probe_in1[30]"/>
        <net name="probe_in1[29]"/>
        <net name="probe_in1[28]"/>
        <net name="probe_in1[27]"/>
        <net name="probe_in1[26]"/>
        <net name="probe_in1[25]"/>
        <net name="probe_in1[24]"/>
        <net name="probe_in1[23]"/>
        <net name="probe_in1[22]"/>
        <net name="probe_in1[21]"/>
        <net name="probe_in1[20]"/>
        <net name="probe_in1[19]"/>
        <net name="probe_in1[18]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_VIO" value="PC_FPGA_bridge"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="18"/>
      </probeOptions>
      <nets>
        <net name="s_pid_output2_reg_n_0_[17]"/>
        <net name="s_pid_output2_reg_n_0_[16]"/>
        <net name="s_pid_output2_reg_n_0_[15]"/>
        <net name="s_pid_output2_reg_n_0_[14]"/>
        <net name="s_pid_output2_reg_n_0_[13]"/>
        <net name="s_pid_output2_reg_n_0_[12]"/>
        <net name="s_pid_output2_reg_n_0_[11]"/>
        <net name="s_pid_output2_reg_n_0_[10]"/>
        <net name="s_pid_output2_reg_n_0_[9]"/>
        <net name="s_pid_output2_reg_n_0_[8]"/>
        <net name="s_pid_output2_reg_n_0_[7]"/>
        <net name="s_pid_output2_reg_n_0_[6]"/>
        <net name="s_pid_output2_reg_n_0_[5]"/>
        <net name="s_pid_output2_reg_n_0_[4]"/>
        <net name="s_pid_output2_reg_n_0_[3]"/>
        <net name="s_pid_output2_reg_n_0_[2]"/>
        <net name="s_pid_output2_reg_n_0_[1]"/>
        <net name="s_pid_output2_reg_n_0_[0]"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="bus" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_VIO" value="PC_FPGA_bridge"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="12"/>
      </probeOptions>
      <nets>
        <net name="s_reference2[11]"/>
        <net name="s_reference2[10]"/>
        <net name="s_reference2[9]"/>
        <net name="s_reference2[8]"/>
        <net name="s_reference2[7]"/>
        <net name="s_reference2[6]"/>
        <net name="s_reference2[5]"/>
        <net name="s_reference2[4]"/>
        <net name="s_reference2[3]"/>
        <net name="s_reference2[2]"/>
        <net name="s_reference2[1]"/>
        <net name="s_reference2[0]"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="bus" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_VIO" value="PC_FPGA_bridge"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="s_kp2[31]"/>
        <net name="s_kp2[30]"/>
        <net name="s_kp2[29]"/>
        <net name="s_kp2[28]"/>
        <net name="s_kp2[27]"/>
        <net name="s_kp2[26]"/>
        <net name="s_kp2[25]"/>
        <net name="s_kp2[24]"/>
        <net name="s_kp2[23]"/>
        <net name="s_kp2[22]"/>
        <net name="s_kp2[21]"/>
        <net name="s_kp2[20]"/>
        <net name="s_kp2[19]"/>
        <net name="s_kp2[18]"/>
        <net name="s_kp2[17]"/>
        <net name="s_kp2[16]"/>
        <net name="s_kp2[15]"/>
        <net name="s_kp2[14]"/>
        <net name="s_kp2[13]"/>
        <net name="s_kp2[12]"/>
        <net name="s_kp2[11]"/>
        <net name="s_kp2[10]"/>
        <net name="s_kp2[9]"/>
        <net name="s_kp2[8]"/>
        <net name="s_kp2[7]"/>
        <net name="s_kp2[6]"/>
        <net name="s_kp2[5]"/>
        <net name="s_kp2[4]"/>
        <net name="s_kp2[3]"/>
        <net name="s_kp2[2]"/>
        <net name="s_kp2[1]"/>
        <net name="s_kp2[0]"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="bus" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_VIO" value="PC_FPGA_bridge"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="s_ki2[31]"/>
        <net name="s_ki2[30]"/>
        <net name="s_ki2[29]"/>
        <net name="s_ki2[28]"/>
        <net name="s_ki2[27]"/>
        <net name="s_ki2[26]"/>
        <net name="s_ki2[25]"/>
        <net name="s_ki2[24]"/>
        <net name="s_ki2[23]"/>
        <net name="s_ki2[22]"/>
        <net name="s_ki2[21]"/>
        <net name="s_ki2[20]"/>
        <net name="s_ki2[19]"/>
        <net name="s_ki2[18]"/>
        <net name="s_ki2[17]"/>
        <net name="s_ki2[16]"/>
        <net name="s_ki2[15]"/>
        <net name="s_ki2[14]"/>
        <net name="s_ki2[13]"/>
        <net name="s_ki2[12]"/>
        <net name="s_ki2[11]"/>
        <net name="s_ki2[10]"/>
        <net name="s_ki2[9]"/>
        <net name="s_ki2[8]"/>
        <net name="s_ki2[7]"/>
        <net name="s_ki2[6]"/>
        <net name="s_ki2[5]"/>
        <net name="s_ki2[4]"/>
        <net name="s_ki2[3]"/>
        <net name="s_ki2[2]"/>
        <net name="s_ki2[1]"/>
        <net name="s_ki2[0]"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="bus" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_VIO" value="PC_FPGA_bridge"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="s_kd2[31]"/>
        <net name="s_kd2[30]"/>
        <net name="s_kd2[29]"/>
        <net name="s_kd2[28]"/>
        <net name="s_kd2[27]"/>
        <net name="s_kd2[26]"/>
        <net name="s_kd2[25]"/>
        <net name="s_kd2[24]"/>
        <net name="s_kd2[23]"/>
        <net name="s_kd2[22]"/>
        <net name="s_kd2[21]"/>
        <net name="s_kd2[20]"/>
        <net name="s_kd2[19]"/>
        <net name="s_kd2[18]"/>
        <net name="s_kd2[17]"/>
        <net name="s_kd2[16]"/>
        <net name="s_kd2[15]"/>
        <net name="s_kd2[14]"/>
        <net name="s_kd2[13]"/>
        <net name="s_kd2[12]"/>
        <net name="s_kd2[11]"/>
        <net name="s_kd2[10]"/>
        <net name="s_kd2[9]"/>
        <net name="s_kd2[8]"/>
        <net name="s_kd2[7]"/>
        <net name="s_kd2[6]"/>
        <net name="s_kd2[5]"/>
        <net name="s_kd2[4]"/>
        <net name="s_kd2[3]"/>
        <net name="s_kd2[2]"/>
        <net name="s_kd2[1]"/>
        <net name="s_kd2[0]"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="bus" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_VIO" value="PC_FPGA_bridge"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="4"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="15"/>
      </probeOptions>
      <nets>
        <net name="v_in_ref[14]"/>
        <net name="v_in_ref[13]"/>
        <net name="v_in_ref[12]"/>
        <net name="v_in_ref[11]"/>
        <net name="v_in_ref[10]"/>
        <net name="v_in_ref[9]"/>
        <net name="v_in_ref[8]"/>
        <net name="v_in_ref[7]"/>
        <net name="v_in_ref[6]"/>
        <net name="v_in_ref[5]"/>
        <net name="v_in_ref[4]"/>
        <net name="v_in_ref[3]"/>
        <net name="v_in_ref[2]"/>
        <net name="v_in_ref[1]"/>
        <net name="v_in_ref[0]"/>
      </nets>
    </probe>
  </probeset>
</probeData>
