// Seed: 1980571937
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_6 = id_2;
  wire id_7;
  wire id_8;
  wire id_9;
  wire id_10;
  wire id_11;
  assign id_10 = id_9;
endmodule
module module_1 (
    output wor  id_0,
    output tri0 id_1
);
  wire id_3;
  wire id_4;
  wire id_5;
  assign id_4 = id_4;
  wire id_6;
  module_0(
      id_3, id_6, id_3, id_4, id_3
  );
endmodule
