{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1670304416088 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670304416095 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 05 23:26:55 2022 " "Processing started: Mon Dec 05 23:26:55 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670304416095 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670304416095 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PracOnce -c PracOnce " "Command: quartus_map --read_settings_files=on --write_settings_files=off PracOnce -c PracOnce" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670304416096 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1670304416826 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1670304416826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "praconce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file praconce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PracOnce-behavioral " "Found design unit 1: PracOnce-behavioral" {  } { { "PracOnce.vhd" "" { Text "C:/Proyectos/Lab_VLSI/libros_practicas/practica-10-1/Codigo/PracOnce/PracOnce.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670304427216 ""} { "Info" "ISGN_ENTITY_NAME" "1 PracOnce " "Found entity 1: PracOnce" {  } { { "PracOnce.vhd" "" { Text "C:/Proyectos/Lab_VLSI/libros_practicas/practica-10-1/Codigo/PracOnce/PracOnce.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670304427216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670304427216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen25mhz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gen25mhz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Gen25MHZ-behavior " "Found design unit 1: Gen25MHZ-behavior" {  } { { "Gen25MHz.vhd" "" { Text "C:/Proyectos/Lab_VLSI/libros_practicas/practica-10-1/Codigo/PracOnce/Gen25MHz.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670304427223 ""} { "Info" "ISGN_ENTITY_NAME" "1 Gen25MHz " "Found entity 1: Gen25MHz" {  } { { "Gen25MHz.vhd" "" { Text "C:/Proyectos/Lab_VLSI/libros_practicas/practica-10-1/Codigo/PracOnce/Gen25MHz.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670304427223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670304427223 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PracOnce " "Elaborating entity \"PracOnce\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1670304427272 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "A PracOnce.vhd(30) " "VHDL Signal Declaration warning at PracOnce.vhd(30): used implicit default value for signal \"A\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "PracOnce.vhd" "" { Text "C:/Proyectos/Lab_VLSI/libros_practicas/practica-10-1/Codigo/PracOnce/PracOnce.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670304427274 "|PracOnce"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "B PracOnce.vhd(30) " "VHDL Signal Declaration warning at PracOnce.vhd(30): used implicit default value for signal \"B\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "PracOnce.vhd" "" { Text "C:/Proyectos/Lab_VLSI/libros_practicas/practica-10-1/Codigo/PracOnce/PracOnce.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670304427274 "|PracOnce"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "C PracOnce.vhd(30) " "VHDL Signal Declaration warning at PracOnce.vhd(30): used implicit default value for signal \"C\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "PracOnce.vhd" "" { Text "C:/Proyectos/Lab_VLSI/libros_practicas/practica-10-1/Codigo/PracOnce/PracOnce.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670304427274 "|PracOnce"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "D PracOnce.vhd(30) " "VHDL Signal Declaration warning at PracOnce.vhd(30): used implicit default value for signal \"D\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "PracOnce.vhd" "" { Text "C:/Proyectos/Lab_VLSI/libros_practicas/practica-10-1/Codigo/PracOnce/PracOnce.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670304427274 "|PracOnce"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "E PracOnce.vhd(30) " "VHDL Signal Declaration warning at PracOnce.vhd(30): used implicit default value for signal \"E\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "PracOnce.vhd" "" { Text "C:/Proyectos/Lab_VLSI/libros_practicas/practica-10-1/Codigo/PracOnce/PracOnce.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670304427274 "|PracOnce"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "F PracOnce.vhd(30) " "VHDL Signal Declaration warning at PracOnce.vhd(30): used implicit default value for signal \"F\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "PracOnce.vhd" "" { Text "C:/Proyectos/Lab_VLSI/libros_practicas/practica-10-1/Codigo/PracOnce/PracOnce.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670304427274 "|PracOnce"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "G PracOnce.vhd(30) " "VHDL Signal Declaration warning at PracOnce.vhd(30): used implicit default value for signal \"G\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "PracOnce.vhd" "" { Text "C:/Proyectos/Lab_VLSI/libros_practicas/practica-10-1/Codigo/PracOnce/PracOnce.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670304427274 "|PracOnce"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "red PracOnce.vhd(148) " "VHDL Process Statement warning at PracOnce.vhd(148): inferring latch(es) for signal or variable \"red\", which holds its previous value in one or more paths through the process" {  } { { "PracOnce.vhd" "" { Text "C:/Proyectos/Lab_VLSI/libros_practicas/practica-10-1/Codigo/PracOnce/PracOnce.vhd" 148 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1670304427281 "|PracOnce"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "green PracOnce.vhd(148) " "VHDL Process Statement warning at PracOnce.vhd(148): inferring latch(es) for signal or variable \"green\", which holds its previous value in one or more paths through the process" {  } { { "PracOnce.vhd" "" { Text "C:/Proyectos/Lab_VLSI/libros_practicas/practica-10-1/Codigo/PracOnce/PracOnce.vhd" 148 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1670304427281 "|PracOnce"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "blue PracOnce.vhd(148) " "VHDL Process Statement warning at PracOnce.vhd(148): inferring latch(es) for signal or variable \"blue\", which holds its previous value in one or more paths through the process" {  } { { "PracOnce.vhd" "" { Text "C:/Proyectos/Lab_VLSI/libros_practicas/practica-10-1/Codigo/PracOnce/PracOnce.vhd" 148 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1670304427281 "|PracOnce"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[0\] PracOnce.vhd(148) " "Inferred latch for \"blue\[0\]\" at PracOnce.vhd(148)" {  } { { "PracOnce.vhd" "" { Text "C:/Proyectos/Lab_VLSI/libros_practicas/practica-10-1/Codigo/PracOnce/PracOnce.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670304427286 "|PracOnce"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[1\] PracOnce.vhd(148) " "Inferred latch for \"blue\[1\]\" at PracOnce.vhd(148)" {  } { { "PracOnce.vhd" "" { Text "C:/Proyectos/Lab_VLSI/libros_practicas/practica-10-1/Codigo/PracOnce/PracOnce.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670304427287 "|PracOnce"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[2\] PracOnce.vhd(148) " "Inferred latch for \"blue\[2\]\" at PracOnce.vhd(148)" {  } { { "PracOnce.vhd" "" { Text "C:/Proyectos/Lab_VLSI/libros_practicas/practica-10-1/Codigo/PracOnce/PracOnce.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670304427287 "|PracOnce"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[3\] PracOnce.vhd(148) " "Inferred latch for \"blue\[3\]\" at PracOnce.vhd(148)" {  } { { "PracOnce.vhd" "" { Text "C:/Proyectos/Lab_VLSI/libros_practicas/practica-10-1/Codigo/PracOnce/PracOnce.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670304427288 "|PracOnce"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[0\] PracOnce.vhd(148) " "Inferred latch for \"green\[0\]\" at PracOnce.vhd(148)" {  } { { "PracOnce.vhd" "" { Text "C:/Proyectos/Lab_VLSI/libros_practicas/practica-10-1/Codigo/PracOnce/PracOnce.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670304427288 "|PracOnce"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[1\] PracOnce.vhd(148) " "Inferred latch for \"green\[1\]\" at PracOnce.vhd(148)" {  } { { "PracOnce.vhd" "" { Text "C:/Proyectos/Lab_VLSI/libros_practicas/practica-10-1/Codigo/PracOnce/PracOnce.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670304427288 "|PracOnce"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[2\] PracOnce.vhd(148) " "Inferred latch for \"green\[2\]\" at PracOnce.vhd(148)" {  } { { "PracOnce.vhd" "" { Text "C:/Proyectos/Lab_VLSI/libros_practicas/practica-10-1/Codigo/PracOnce/PracOnce.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670304427289 "|PracOnce"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[3\] PracOnce.vhd(148) " "Inferred latch for \"green\[3\]\" at PracOnce.vhd(148)" {  } { { "PracOnce.vhd" "" { Text "C:/Proyectos/Lab_VLSI/libros_practicas/practica-10-1/Codigo/PracOnce/PracOnce.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670304427289 "|PracOnce"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[0\] PracOnce.vhd(148) " "Inferred latch for \"red\[0\]\" at PracOnce.vhd(148)" {  } { { "PracOnce.vhd" "" { Text "C:/Proyectos/Lab_VLSI/libros_practicas/practica-10-1/Codigo/PracOnce/PracOnce.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670304427290 "|PracOnce"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[1\] PracOnce.vhd(148) " "Inferred latch for \"red\[1\]\" at PracOnce.vhd(148)" {  } { { "PracOnce.vhd" "" { Text "C:/Proyectos/Lab_VLSI/libros_practicas/practica-10-1/Codigo/PracOnce/PracOnce.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670304427290 "|PracOnce"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[2\] PracOnce.vhd(148) " "Inferred latch for \"red\[2\]\" at PracOnce.vhd(148)" {  } { { "PracOnce.vhd" "" { Text "C:/Proyectos/Lab_VLSI/libros_practicas/practica-10-1/Codigo/PracOnce/PracOnce.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670304427290 "|PracOnce"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[3\] PracOnce.vhd(148) " "Inferred latch for \"red\[3\]\" at PracOnce.vhd(148)" {  } { { "PracOnce.vhd" "" { Text "C:/Proyectos/Lab_VLSI/libros_practicas/practica-10-1/Codigo/PracOnce/PracOnce.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670304427291 "|PracOnce"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Gen25MHz Gen25MHz:u1 A:behavior " "Elaborating entity \"Gen25MHz\" using architecture \"A:behavior\" for hierarchy \"Gen25MHz:u1\"" {  } { { "PracOnce.vhd" "u1" { Text "C:/Proyectos/Lab_VLSI/libros_practicas/practica-10-1/Codigo/PracOnce/PracOnce.vhd" 65 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670304427314 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "clk25Mhz " "Inserted always-enabled tri-state buffer between \"clk25Mhz\" and its non-tri-state driver." {  } { { "PracOnce.vhd" "" { Text "C:/Proyectos/Lab_VLSI/libros_practicas/practica-10-1/Codigo/PracOnce/PracOnce.vhd" 23 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1670304427884 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1670304427884 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirectional pins are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "clk25Mhz " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"clk25Mhz\" is moved to its source" {  } { { "PracOnce.vhd" "" { Text "C:/Proyectos/Lab_VLSI/libros_practicas/practica-10-1/Codigo/PracOnce/PracOnce.vhd" 23 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1670304427884 ""}  } {  } 0 13060 "One or more bidirectional pins are fed by always enabled tri-state buffers" 0 0 "Analysis & Synthesis" 0 -1 1670304427884 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "red\[2\]\$latch red\[0\]\$latch " "Duplicate LATCH primitive \"red\[2\]\$latch\" merged with LATCH primitive \"red\[0\]\$latch\"" {  } { { "PracOnce.vhd" "" { Text "C:/Proyectos/Lab_VLSI/libros_practicas/practica-10-1/Codigo/PracOnce/PracOnce.vhd" 148 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1670304427885 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "red\[1\]\$latch red\[0\]\$latch " "Duplicate LATCH primitive \"red\[1\]\$latch\" merged with LATCH primitive \"red\[0\]\$latch\"" {  } { { "PracOnce.vhd" "" { Text "C:/Proyectos/Lab_VLSI/libros_practicas/practica-10-1/Codigo/PracOnce/PracOnce.vhd" 148 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1670304427885 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "red\[3\]\$latch red\[0\]\$latch " "Duplicate LATCH primitive \"red\[3\]\$latch\" merged with LATCH primitive \"red\[0\]\$latch\"" {  } { { "PracOnce.vhd" "" { Text "C:/Proyectos/Lab_VLSI/libros_practicas/practica-10-1/Codigo/PracOnce/PracOnce.vhd" 148 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1670304427885 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "green\[3\]\$latch green\[0\]\$latch " "Duplicate LATCH primitive \"green\[3\]\$latch\" merged with LATCH primitive \"green\[0\]\$latch\"" {  } { { "PracOnce.vhd" "" { Text "C:/Proyectos/Lab_VLSI/libros_practicas/practica-10-1/Codigo/PracOnce/PracOnce.vhd" 148 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1670304427885 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "green\[2\]\$latch green\[0\]\$latch " "Duplicate LATCH primitive \"green\[2\]\$latch\" merged with LATCH primitive \"green\[0\]\$latch\"" {  } { { "PracOnce.vhd" "" { Text "C:/Proyectos/Lab_VLSI/libros_practicas/practica-10-1/Codigo/PracOnce/PracOnce.vhd" 148 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1670304427885 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "green\[1\]\$latch green\[0\]\$latch " "Duplicate LATCH primitive \"green\[1\]\$latch\" merged with LATCH primitive \"green\[0\]\$latch\"" {  } { { "PracOnce.vhd" "" { Text "C:/Proyectos/Lab_VLSI/libros_practicas/practica-10-1/Codigo/PracOnce/PracOnce.vhd" 148 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1670304427885 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "blue\[3\]\$latch blue\[0\]\$latch " "Duplicate LATCH primitive \"blue\[3\]\$latch\" merged with LATCH primitive \"blue\[0\]\$latch\"" {  } { { "PracOnce.vhd" "" { Text "C:/Proyectos/Lab_VLSI/libros_practicas/practica-10-1/Codigo/PracOnce/PracOnce.vhd" 148 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1670304427885 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "blue\[2\]\$latch blue\[0\]\$latch " "Duplicate LATCH primitive \"blue\[2\]\$latch\" merged with LATCH primitive \"blue\[0\]\$latch\"" {  } { { "PracOnce.vhd" "" { Text "C:/Proyectos/Lab_VLSI/libros_practicas/practica-10-1/Codigo/PracOnce/PracOnce.vhd" 148 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1670304427885 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "blue\[1\]\$latch blue\[0\]\$latch " "Duplicate LATCH primitive \"blue\[1\]\$latch\" merged with LATCH primitive \"blue\[0\]\$latch\"" {  } { { "PracOnce.vhd" "" { Text "C:/Proyectos/Lab_VLSI/libros_practicas/practica-10-1/Codigo/PracOnce/PracOnce.vhd" 148 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1670304427885 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1670304427885 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "red\[0\]\$latch " "Latch red\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dipsw\[0\] " "Ports D and ENA on the latch are fed by the same signal dipsw\[0\]" {  } { { "PracOnce.vhd" "" { Text "C:/Proyectos/Lab_VLSI/libros_practicas/practica-10-1/Codigo/PracOnce/PracOnce.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670304427885 ""}  } { { "PracOnce.vhd" "" { Text "C:/Proyectos/Lab_VLSI/libros_practicas/practica-10-1/Codigo/PracOnce/PracOnce.vhd" 148 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670304427885 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "green\[0\]\$latch " "Latch green\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dipsw\[0\] " "Ports D and ENA on the latch are fed by the same signal dipsw\[0\]" {  } { { "PracOnce.vhd" "" { Text "C:/Proyectos/Lab_VLSI/libros_practicas/practica-10-1/Codigo/PracOnce/PracOnce.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670304427885 ""}  } { { "PracOnce.vhd" "" { Text "C:/Proyectos/Lab_VLSI/libros_practicas/practica-10-1/Codigo/PracOnce/PracOnce.vhd" 148 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670304427885 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "blue\[0\]\$latch " "Latch blue\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dipsw\[0\] " "Ports D and ENA on the latch are fed by the same signal dipsw\[0\]" {  } { { "PracOnce.vhd" "" { Text "C:/Proyectos/Lab_VLSI/libros_practicas/practica-10-1/Codigo/PracOnce/PracOnce.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670304427886 ""}  } { { "PracOnce.vhd" "" { Text "C:/Proyectos/Lab_VLSI/libros_practicas/practica-10-1/Codigo/PracOnce/PracOnce.vhd" 148 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670304427886 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "clk25Mhz~synth " "Node \"clk25Mhz~synth\"" {  } { { "PracOnce.vhd" "" { Text "C:/Proyectos/Lab_VLSI/libros_practicas/practica-10-1/Codigo/PracOnce/PracOnce.vhd" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670304428023 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670304428023 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "A GND " "Pin \"A\" is stuck at GND" {  } { { "PracOnce.vhd" "" { Text "C:/Proyectos/Lab_VLSI/libros_practicas/practica-10-1/Codigo/PracOnce/PracOnce.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670304428023 "|PracOnce|A"} { "Warning" "WMLS_MLS_STUCK_PIN" "B GND " "Pin \"B\" is stuck at GND" {  } { { "PracOnce.vhd" "" { Text "C:/Proyectos/Lab_VLSI/libros_practicas/practica-10-1/Codigo/PracOnce/PracOnce.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670304428023 "|PracOnce|B"} { "Warning" "WMLS_MLS_STUCK_PIN" "C GND " "Pin \"C\" is stuck at GND" {  } { { "PracOnce.vhd" "" { Text "C:/Proyectos/Lab_VLSI/libros_practicas/practica-10-1/Codigo/PracOnce/PracOnce.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670304428023 "|PracOnce|C"} { "Warning" "WMLS_MLS_STUCK_PIN" "D GND " "Pin \"D\" is stuck at GND" {  } { { "PracOnce.vhd" "" { Text "C:/Proyectos/Lab_VLSI/libros_practicas/practica-10-1/Codigo/PracOnce/PracOnce.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670304428023 "|PracOnce|D"} { "Warning" "WMLS_MLS_STUCK_PIN" "E GND " "Pin \"E\" is stuck at GND" {  } { { "PracOnce.vhd" "" { Text "C:/Proyectos/Lab_VLSI/libros_practicas/practica-10-1/Codigo/PracOnce/PracOnce.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670304428023 "|PracOnce|E"} { "Warning" "WMLS_MLS_STUCK_PIN" "F GND " "Pin \"F\" is stuck at GND" {  } { { "PracOnce.vhd" "" { Text "C:/Proyectos/Lab_VLSI/libros_practicas/practica-10-1/Codigo/PracOnce/PracOnce.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670304428023 "|PracOnce|F"} { "Warning" "WMLS_MLS_STUCK_PIN" "G GND " "Pin \"G\" is stuck at GND" {  } { { "PracOnce.vhd" "" { Text "C:/Proyectos/Lab_VLSI/libros_practicas/practica-10-1/Codigo/PracOnce/PracOnce.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670304428023 "|PracOnce|G"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1670304428023 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1670304428096 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1670304428733 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670304428733 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "209 " "Implemented 209 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1670304428776 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1670304428776 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1670304428776 ""} { "Info" "ICUT_CUT_TM_LCELLS" "182 " "Implemented 182 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1670304428776 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1670304428776 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4852 " "Peak virtual memory: 4852 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670304428794 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 05 23:27:08 2022 " "Processing ended: Mon Dec 05 23:27:08 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670304428794 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670304428794 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670304428794 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1670304428794 ""}
