The backticks ` in Verilog are used for compiler directives.