#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Nov  3 15:07:31 2024
# Process ID: 22332
# Current directory: D:/DigitalLogic/实验/实验四/example_5_3_EGO1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7976 D:\DigitalLogic\实验\实验四\example_5_3_EGO1\example_5_3_EGO1.xpr
# Log file: D:/DigitalLogic/实验/实验四/example_5_3_EGO1/vivado.log
# Journal file: D:/DigitalLogic/实验/实验四/example_5_3_EGO1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/DigitalLogic/实验/实验四/example_5_3_EGO1/example_5_3_EGO1.xpr
INFO: [Project 1-313] Project file moved from 'D:/DigitalLogic/EGO1/example_5_3_EGO1' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/DigitalLogic/实验/实验四/example_5_3_EGO1/example_5_3_EGO1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'example_5_3_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DigitalLogic/实验/实验四/example_5_3_EGO1/example_5_3_EGO1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj example_5_3_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DigitalLogic/实验/实验四/example_5_3_EGO1/example_5_3_EGO1.srcs/sources_1/new/example_5_3_EGO1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nor_gate
INFO: [VRFC 10-311] analyzing module nand_gate
INFO: [VRFC 10-311] analyzing module one_gate
INFO: [VRFC 10-311] analyzing module d_flip_flop
INFO: [VRFC 10-311] analyzing module example_5_3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DigitalLogic/实验/实验四/example_5_3_EGO1/example_5_3_EGO1.srcs/sim_1/new/example_5_3_sim_EGO1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_5_3_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DigitalLogic/实验/实验四/example_5_3_EGO1/example_5_3_EGO1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/DigitalLogic/实验/实验四/example_5_3_EGO1/example_5_3_EGO1.sim/sim_1/behav/xsim'
"xelab -wto 23aa64004f824bd3ae511a48bbdf969d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot example_5_3_sim_behav xil_defaultlib.example_5_3_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 23aa64004f824bd3ae511a48bbdf969d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot example_5_3_sim_behav xil_defaultlib.example_5_3_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.one_gate
Compiling module xil_defaultlib.nand_gate
Compiling module xil_defaultlib.d_flip_flop
Compiling module xil_defaultlib.example_5_3
Compiling module xil_defaultlib.example_5_3_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot example_5_3_sim_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/DigitalLogic/实验/实验四/example_5_3_EGO1/example_5_3_EGO1.sim/sim_1/behav/xsim/xsim.dir/example_5_3_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Nov  3 15:07:54 2024...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 881.926 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/DigitalLogic/实验/实验四/example_5_3_EGO1/example_5_3_EGO1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "example_5_3_sim_behav -key {Behavioral:sim_1:Functional:example_5_3_sim} -tclbatch {example_5_3_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source example_5_3_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'example_5_3_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 914.742 ; gain = 32.816
run all
run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 914.742 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/DigitalLogic/实验/实验四/example_5_3_EGO1/example_5_3_EGO1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'example_5_3_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DigitalLogic/实验/实验四/example_5_3_EGO1/example_5_3_EGO1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj example_5_3_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/DigitalLogic/实验/实验四/example_5_3_EGO1/example_5_3_EGO1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/DigitalLogic/实验/实验四/example_5_3_EGO1/example_5_3_EGO1.sim/sim_1/behav/xsim'
"xelab -wto 23aa64004f824bd3ae511a48bbdf969d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot example_5_3_sim_behav xil_defaultlib.example_5_3_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 23aa64004f824bd3ae511a48bbdf969d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot example_5_3_sim_behav xil_defaultlib.example_5_3_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 934.719 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
open_project D:/DigitalLogic/实验/实验四/example_5_3_1_EGO1/example_5_3_1_EGO1.xpr
INFO: [Project 1-313] Project file moved from 'D:/DigitalLogic/EGO1/example_5_3_1_EGO1' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/DigitalLogic/实验/实验四/example_5_3_1_EGO1/example_5_3_1_EGO1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'example_5_3_1_sim_EGO1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DigitalLogic/实验/实验四/example_5_3_1_EGO1/example_5_3_1_EGO1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj example_5_3_1_sim_EGO1_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DigitalLogic/实验/实验四/example_5_3_1_EGO1/example_5_3_1_EGO1.srcs/sources_1/new/example_5_3_1_EGO1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_5_3_1_EGO1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DigitalLogic/实验/实验四/example_5_3_1_EGO1/example_5_3_1_EGO1.srcs/sim_1/new/example_5_3_1_sim_EGO1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_5_3_1_sim_EGO1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DigitalLogic/实验/实验四/example_5_3_1_EGO1/example_5_3_1_EGO1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/DigitalLogic/实验/实验四/example_5_3_1_EGO1/example_5_3_1_EGO1.sim/sim_1/behav/xsim'
"xelab -wto dd64535224c84c4ca63668b9fc56730b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot example_5_3_1_sim_EGO1_behav xil_defaultlib.example_5_3_1_sim_EGO1 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto dd64535224c84c4ca63668b9fc56730b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot example_5_3_1_sim_EGO1_behav xil_defaultlib.example_5_3_1_sim_EGO1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.example_5_3_1_EGO1
Compiling module xil_defaultlib.example_5_3_1_sim_EGO1
Compiling module xil_defaultlib.glbl
Built simulation snapshot example_5_3_1_sim_EGO1_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/DigitalLogic/实验/实验四/example_5_3_1_EGO1/example_5_3_1_EGO1.sim/sim_1/behav/xsim/xsim.dir/example_5_3_1_sim_EGO1_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Nov  3 15:12:33 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/DigitalLogic/实验/实验四/example_5_3_1_EGO1/example_5_3_1_EGO1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "example_5_3_1_sim_EGO1_behav -key {Behavioral:sim_1:Functional:example_5_3_1_sim_EGO1} -tclbatch {example_5_3_1_sim_EGO1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source example_5_3_1_sim_EGO1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'example_5_3_1_sim_EGO1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 936.117 ; gain = 0.000
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/DigitalLogic/实验/实验四/example_5_3_1_EGO1/example_5_3_1_EGO1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'example_5_3_1_sim_EGO1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DigitalLogic/实验/实验四/example_5_3_1_EGO1/example_5_3_1_EGO1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj example_5_3_1_sim_EGO1_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/DigitalLogic/实验/实验四/example_5_3_1_EGO1/example_5_3_1_EGO1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/DigitalLogic/实验/实验四/example_5_3_1_EGO1/example_5_3_1_EGO1.sim/sim_1/behav/xsim'
"xelab -wto dd64535224c84c4ca63668b9fc56730b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot example_5_3_1_sim_EGO1_behav xil_defaultlib.example_5_3_1_sim_EGO1 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto dd64535224c84c4ca63668b9fc56730b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot example_5_3_1_sim_EGO1_behav xil_defaultlib.example_5_3_1_sim_EGO1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 936.117 ; gain = 0.000
run 10 ms
run 10 ms
run 10 ms
run 10 ms
run 10 s
run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 936.117 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/DigitalLogic/实验/实验四/example_5_3_1_EGO1/example_5_3_1_EGO1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'example_5_3_1_sim_EGO1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DigitalLogic/实验/实验四/example_5_3_1_EGO1/example_5_3_1_EGO1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj example_5_3_1_sim_EGO1_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/DigitalLogic/实验/实验四/example_5_3_1_EGO1/example_5_3_1_EGO1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/DigitalLogic/实验/实验四/example_5_3_1_EGO1/example_5_3_1_EGO1.sim/sim_1/behav/xsim'
"xelab -wto dd64535224c84c4ca63668b9fc56730b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot example_5_3_1_sim_EGO1_behav xil_defaultlib.example_5_3_1_sim_EGO1 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto dd64535224c84c4ca63668b9fc56730b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot example_5_3_1_sim_EGO1_behav xil_defaultlib.example_5_3_1_sim_EGO1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 936.117 ; gain = 0.000
run 1 s
run: Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 936.117 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/DigitalLogic/实验/实验四/example_5_3_1_EGO1/example_5_3_1_EGO1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'example_5_3_1_sim_EGO1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DigitalLogic/实验/实验四/example_5_3_1_EGO1/example_5_3_1_EGO1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj example_5_3_1_sim_EGO1_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/DigitalLogic/实验/实验四/example_5_3_1_EGO1/example_5_3_1_EGO1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/DigitalLogic/实验/实验四/example_5_3_1_EGO1/example_5_3_1_EGO1.sim/sim_1/behav/xsim'
"xelab -wto dd64535224c84c4ca63668b9fc56730b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot example_5_3_1_sim_EGO1_behav xil_defaultlib.example_5_3_1_sim_EGO1 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto dd64535224c84c4ca63668b9fc56730b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot example_5_3_1_sim_EGO1_behav xil_defaultlib.example_5_3_1_sim_EGO1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 936.117 ; gain = 0.000
run 2 s
run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 936.117 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/DigitalLogic/实验/实验四/example_5_3_1_EGO1/example_5_3_1_EGO1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'example_5_3_1_sim_EGO1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DigitalLogic/实验/实验四/example_5_3_1_EGO1/example_5_3_1_EGO1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj example_5_3_1_sim_EGO1_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/DigitalLogic/实验/实验四/example_5_3_1_EGO1/example_5_3_1_EGO1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/DigitalLogic/实验/实验四/example_5_3_1_EGO1/example_5_3_1_EGO1.sim/sim_1/behav/xsim'
"xelab -wto dd64535224c84c4ca63668b9fc56730b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot example_5_3_1_sim_EGO1_behav xil_defaultlib.example_5_3_1_sim_EGO1 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto dd64535224c84c4ca63668b9fc56730b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot example_5_3_1_sim_EGO1_behav xil_defaultlib.example_5_3_1_sim_EGO1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 936.117 ; gain = 0.000
run 2 s
run: Time (s): cpu = 00:01:01 ; elapsed = 00:01:15 . Memory (MB): peak = 936.117 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
open_project D:/DigitalLogic/实验/实验四/example_5_4_EGO1/example_5_4_EGO1.xpr
INFO: [Project 1-313] Project file moved from 'D:/DigitalLogic/EGO1/example_5_4_EGO1' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-13:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 965.398 ; gain = 14.266
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {D:/DigitalLogic/实验/实验四/example_5_4_EGO1/example_5_4_EGO1.runs/impl_1/example_5_4_EGO1.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sun Nov  3 15:18:14 2024] Launched impl_1...
Run output will be captured here: D:/DigitalLogic/实验/实验四/example_5_4_EGO1/example_5_4_EGO1.runs/impl_1/runme.log
