
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.585017                       # Number of seconds simulated
sim_ticks                                585017162500                       # Number of ticks simulated
final_tick                               1085055362000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 200026                       # Simulator instruction rate (inst/s)
host_op_rate                                   200026                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               39006190                       # Simulator tick rate (ticks/s)
host_mem_usage                                2338092                       # Number of bytes of host memory used
host_seconds                                 14998.06                       # Real time elapsed on the host
sim_insts                                  3000000006                       # Number of instructions simulated
sim_ops                                    3000000006                       # Number of ops (including micro ops) simulated
system.mem_ctrls.bytes_read::switch_cpus.inst       222144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data     54124864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           54347008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst       222144                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        222144                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     19240000                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        19240000                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst         3471                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data       845701                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              849172                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        300625                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             300625                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst       379722                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data     92518421                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              92898143                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst       379722                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           379722                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        32887924                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             32887924                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        32887924                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst       379722                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data     92518421                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            125786067                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      849172                       # Total number of read requests accepted by DRAM controller
system.mem_ctrls.writeReqs                     300625                       # Total number of write requests accepted by DRAM controller
system.mem_ctrls.readBursts                    849172                       # Total number of DRAM read bursts. Each DRAM read request translates to either one or multiple DRAM read bursts
system.mem_ctrls.writeBursts                   300625                       # Total number of DRAM write bursts. Each DRAM write request translates to either one or multiple DRAM write bursts
system.mem_ctrls.bytesRead                   54347008                       # Total number of bytes read from memory
system.mem_ctrls.bytesWritten                19240000                       # Total number of bytes written to memory
system.mem_ctrls.bytesConsumedRd             54347008                       # bytesRead derated as per pkt->getSize()
system.mem_ctrls.bytesConsumedWr             19240000                       # bytesWritten derated as per pkt->getSize()
system.mem_ctrls.servicedByWrQ                    211                       # Number of DRAM read bursts serviced by write Q
system.mem_ctrls.neitherReadNorWrite                0                       # Reqs where no action is needed
system.mem_ctrls.perBankRdReqs::0               48209                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::1               47456                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::2               45346                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::3               44790                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::4               47754                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::5               51237                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::6               56376                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::7               58026                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::8               58954                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::9               58151                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::10              59593                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::11              60160                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::12              55542                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::13              58578                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::14              50674                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::15              48115                       # Track reads on a per bank basis
system.mem_ctrls.perBankWrReqs::0               17009                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::1               16342                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::2               16424                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::3               15640                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::4               17797                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::5               18874                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::6               19729                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::7               19520                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::8               19925                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::9               20720                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::10              22062                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::11              20962                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::12              19647                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::13              22332                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::14              17152                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::15              16490                       # Track writes on a per bank basis
system.mem_ctrls.numRdRetry                         0                       # Number of times rd buffer was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times wr buffer was full causing retry
system.mem_ctrls.totGap                  584993139500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::1                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::2                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::3                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::4                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::5                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::6                849172                       # Categorize read packet sizes
system.mem_ctrls.writePktSize::0                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::1                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::2                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::3                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::4                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::5                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::6               300625                       # Categorize write packet sizes
system.mem_ctrls.rdQLenPdf::0                  701440                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  139777                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    6593                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1113                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      36                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                   11636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                   13068                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                   13071                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                   13071                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                   13071                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                   13071                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                   13071                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                   13071                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                   13071                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                   13071                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                  13071                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                  13071                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                  13071                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                  13071                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                  13071                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  13070                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  13070                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  13070                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  13070                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  13070                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  13070                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  13070                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  13070                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1435                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       151306                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    486.220824                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   199.534552                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev  1068.992347                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-65        57834     38.22%     38.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-129        21305     14.08%     52.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-193        12776      8.44%     60.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-257         5761      3.81%     64.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-321         4749      3.14%     67.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-385         8465      5.59%     73.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-449         2965      1.96%     75.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-513         2961      1.96%     77.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::576-577         3259      2.15%     79.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-641         2642      1.75%     81.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::704-705         3161      2.09%     83.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-769         3349      2.21%     85.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::832-833         1761      1.16%     86.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-897         1251      0.83%     87.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::960-961         1159      0.77%     88.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1025         1065      0.70%     88.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1088-1089         1303      0.86%     89.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1152-1153         1053      0.70%     90.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1216-1217          957      0.63%     91.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1280-1281         1045      0.69%     91.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1344-1345         1381      0.91%     92.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1408-1409         1610      1.06%     93.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1472-1473         2387      1.58%     95.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1536-1537          749      0.50%     95.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1600-1601          479      0.32%     96.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1664-1665          370      0.24%     96.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1728-1729          267      0.18%     96.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1792-1793          194      0.13%     96.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1856-1857          183      0.12%     96.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1920-1921          175      0.12%     96.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1984-1985          136      0.09%     96.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2048-2049          148      0.10%     97.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2112-2113          104      0.07%     97.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2176-2177          145      0.10%     97.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2240-2241           77      0.05%     97.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2304-2305           77      0.05%     97.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2368-2369           91      0.06%     97.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2432-2433           74      0.05%     97.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2496-2497           56      0.04%     97.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2560-2561           75      0.05%     97.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2624-2625           46      0.03%     97.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2688-2689           37      0.02%     97.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2752-2753           58      0.04%     97.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2816-2817           40      0.03%     97.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2880-2881           40      0.03%     97.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2944-2945           47      0.03%     97.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3008-3009           47      0.03%     97.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3072-3073           39      0.03%     97.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3136-3137           46      0.03%     97.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3200-3201           39      0.03%     97.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3264-3265           37      0.02%     97.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3328-3329           37      0.02%     97.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3392-3393           54      0.04%     97.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3456-3457           65      0.04%     97.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3520-3521           46      0.03%     98.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3584-3585           27      0.02%     98.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3648-3649           34      0.02%     98.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3712-3713           39      0.03%     98.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3776-3777           37      0.02%     98.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3840-3841           38      0.03%     98.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3904-3905           43      0.03%     98.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3968-3969           27      0.02%     98.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4032-4033           27      0.02%     98.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4096-4097           26      0.02%     98.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4160-4161           17      0.01%     98.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4224-4225           23      0.02%     98.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4288-4289           20      0.01%     98.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4352-4353           26      0.02%     98.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4416-4417           27      0.02%     98.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4480-4481           16      0.01%     98.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4544-4545           33      0.02%     98.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4608-4609           18      0.01%     98.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4672-4673           23      0.02%     98.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4736-4737           15      0.01%     98.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4800-4801           17      0.01%     98.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4864-4865           13      0.01%     98.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4928-4929           20      0.01%     98.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4992-4993           16      0.01%     98.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5056-5057           21      0.01%     98.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5120-5121           40      0.03%     98.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5184-5185            8      0.01%     98.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5248-5249           20      0.01%     98.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5312-5313           12      0.01%     98.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5376-5377            9      0.01%     98.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5440-5441           14      0.01%     98.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5504-5505           17      0.01%     98.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5568-5569           12      0.01%     98.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5632-5633           16      0.01%     98.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5696-5697           29      0.02%     98.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5760-5761           15      0.01%     98.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5824-5825            8      0.01%     98.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5888-5889           19      0.01%     98.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5952-5953           13      0.01%     98.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6016-6017            9      0.01%     98.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6080-6081           11      0.01%     98.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6144-6145           12      0.01%     98.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6208-6209           14      0.01%     98.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6272-6273            8      0.01%     98.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6336-6337           11      0.01%     98.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6400-6401           16      0.01%     98.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6464-6465           17      0.01%     98.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6528-6529           10      0.01%     98.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6592-6593            2      0.00%     98.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6656-6657            2      0.00%     98.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6720-6721           13      0.01%     98.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6784-6785           13      0.01%     98.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6848-6849            9      0.01%     98.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6912-6913            9      0.01%     98.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6976-6977           12      0.01%     98.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7040-7041           15      0.01%     98.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7104-7105           14      0.01%     98.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7168-7169            4      0.00%     98.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7232-7233            2      0.00%     98.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7296-7297            8      0.01%     98.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7360-7361            9      0.01%     98.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7424-7425            8      0.01%     98.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7488-7489            8      0.01%     98.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7552-7553           11      0.01%     98.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7616-7617           11      0.01%     98.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7680-7681            5      0.00%     98.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7744-7745           21      0.01%     98.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7808-7809           27      0.02%     98.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7872-7873           31      0.02%     98.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7936-7937           12      0.01%     98.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8000-8001           12      0.01%     98.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8064-8065           38      0.03%     98.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8128-8129           11      0.01%     98.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8192-8193         1779      1.18%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       151306                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                   3692944500                       # Total cycles spent in queuing delays
system.mem_ctrls.totMemAccLat             21637658250                       # Sum of mem lat for all requests
system.mem_ctrls.totBusLat                 4244805000                       # Total cycles spent in databus access
system.mem_ctrls.totBankLat               13699908750                       # Total cycles spent in bank access
system.mem_ctrls.avgQLat                      4349.96                       # Average queueing delay per request
system.mem_ctrls.avgBankLat                  16137.27                       # Average bank access latency per request
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per request
system.mem_ctrls.avgMemAccLat                25487.22                       # Average memory access latency
system.mem_ctrls.avgRdBW                        92.90                       # Average achieved read bandwidth in MB/s
system.mem_ctrls.avgWrBW                        32.89                       # Average achieved write bandwidth in MB/s
system.mem_ctrls.avgConsumedRdBW                92.90                       # Average consumed read bandwidth in MB/s
system.mem_ctrls.avgConsumedWrBW                32.89                       # Average consumed write bandwidth in MB/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MB/s
system.mem_ctrls.busUtil                         0.98                       # Data bus utilization in percentage
system.mem_ctrls.avgRdQLen                       0.04                       # Average read queue length over time
system.mem_ctrls.avgWrQLen                      11.13                       # Average write queue length over time
system.mem_ctrls.readRowHits                   756047                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  242218                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 89.06                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                80.57                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     508779.50                       # Average gap between requests
system.membus.throughput                    125786067                       # Throughput (bytes/s)
system.membus.trans_dist::ReadReq              623569                       # Transaction distribution
system.membus.trans_dist::ReadResp             623569                       # Transaction distribution
system.membus.trans_dist::Writeback            300625                       # Transaction distribution
system.membus.trans_dist::ReadExReq            225603                       # Transaction distribution
system.membus.trans_dist::ReadExResp           225603                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1998969                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1998969                       # Packet count per connected master and slave (bytes)
system.membus.tot_pkt_size_system.l2.mem_side::system.mem_ctrls.port     73587008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size::total            73587008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus               73587008                       # Total data (bytes)
system.membus.snoop_data_through_bus                0                       # Total snoop data (bytes)
system.membus.reqLayer0.occupancy          1777398500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy         4026688250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.7                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups        60898319                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted     57042653                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect      3007403                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups     39237784                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits        37535535                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     95.661710                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS          933908                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect         3129                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits            582585972                       # DTB read hits
system.switch_cpus.dtb.read_misses            1010282                       # DTB read misses
system.switch_cpus.dtb.read_acv                     2                       # DTB read access violations
system.switch_cpus.dtb.read_accesses        583596254                       # DTB read accesses
system.switch_cpus.dtb.write_hits           229391815                       # DTB write hits
system.switch_cpus.dtb.write_misses            193794                       # DTB write misses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_accesses       229585609                       # DTB write accesses
system.switch_cpus.dtb.data_hits            811977787                       # DTB hits
system.switch_cpus.dtb.data_misses            1204076                       # DTB misses
system.switch_cpus.dtb.data_acv                     2                       # DTB access violations
system.switch_cpus.dtb.data_accesses        813181863                       # DTB accesses
system.switch_cpus.itb.fetch_hits           166691876                       # ITB hits
system.switch_cpus.itb.fetch_misses              5416                       # ITB misses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_accesses       166697292                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.cpu.workload.num_syscalls                   14                       # Number of system calls
system.switch_cpus.numCycles               1170047579                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    168532695                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             2160287401                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches            60898319                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches     38469443                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             292055025                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles        19078007                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles      665984552                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.MiscStallCycles          691                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles        32036                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles            9                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         166691876                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes        861782                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples   1142370279                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.891057                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.321046                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        850315254     74.43%     74.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1          4461802      0.39%     74.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          6272992      0.55%     75.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          4094354      0.36%     75.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          6805840      0.60%     76.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         13266683      1.16%     77.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          8424690      0.74%     78.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7          2937674      0.26%     78.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        245790990     21.52%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   1142370279                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.052048                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.846324                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        268037806                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles     568036073                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         182085052                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles     108457921                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles       15753426                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved      2876617                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred         11875                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     2150473346                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts         32543                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles       15753426                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        289677298                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles       226251524                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles         9397                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         263982490                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles     346696143                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     2138093450                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents          9092                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents       66171949                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents     265752295                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.RenamedOperands   1845315555                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    3355268924                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups    804480657                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups   2550788267                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1732015272                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps        113300226                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts          399                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts           82                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts         702633249                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    592538304                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    231911362                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads    131896510                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     18434357                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         2115733931                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded          112                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        2070886302                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued      1341226                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined    114033436                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined     82326028                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved           66                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples   1142370279                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.812798                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.639870                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    297829219     26.07%     26.07% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    273399001     23.93%     50.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    220856152     19.33%     69.34% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    175935057     15.40%     84.74% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     90206500      7.90%     92.63% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     50959965      4.46%     97.10% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     20876829      1.83%     98.92% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     11377421      1.00%     99.92% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       930135      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   1142370279                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         6166372      0.56%      0.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd        279402      0.03%      0.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp           825      0.00%      0.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt          6038      0.00%      0.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult    425085546     38.85%     39.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv     366805505     33.52%     72.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt    291612532     26.65%     99.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     99.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     99.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     99.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     99.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     99.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     99.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     99.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     99.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     99.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     99.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     99.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     99.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     99.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     99.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     99.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     99.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     99.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     99.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     99.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     99.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        3185405      0.29%     99.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite       1131870      0.10%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass          128      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     446787518     21.57%     21.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       187455      0.01%     21.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     21.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd    420650543     20.31%     41.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp      5669383      0.27%     42.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt       573382      0.03%     42.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult    322798287     15.59%     57.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv     29489341      1.42%     59.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt     28927346      1.40%     60.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     60.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     60.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     60.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     60.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     60.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     60.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     60.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     60.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     60.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     60.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     60.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     60.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     60.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     60.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     60.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     60.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     60.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     60.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     60.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     60.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    585862511     28.29%     88.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    229940408     11.10%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     2070886302                       # Type of FU issued
system.switch_cpus.iq.rate                   1.769916                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt          1094273495                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.528408                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   2245440416                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes    654719410                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    538523845                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads   4134317185                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes   1575128372                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses   1521407049                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses      555490918                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses      2609668751                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads     94877042                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads     30394501                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses        11274                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation        81553                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores      4535863                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked        40653                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles       15753426                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles        53903911                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles      11326118                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   2118704906                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts       694476                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     592538304                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    231911362                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts           82                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents        3120896                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents         81177                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents        81553                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect      1808535                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect      1653862                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts      3462397                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    2066359062                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     583598649                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      4527237                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop               2970863                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            813184258                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches         48299572                       # Number of branches executed
system.switch_cpus.iew.exec_stores          229585609                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.766047                       # Inst execution rate
system.switch_cpus.iew.wb_sent             2062547353                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            2059930894                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers        1494069790                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers        1879237090                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               1.760553                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.795041                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts    109128227                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls           46                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts      2995558                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples   1126616853                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.777395                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.813258                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    679220986     60.29%     60.29% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    102587734      9.11%     69.39% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     52419575      4.65%     74.05% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     48829020      4.33%     78.38% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     32979427      2.93%     81.31% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     30486562      2.71%     84.01% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     28325465      2.51%     86.53% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     19919014      1.77%     88.30% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8    131849070     11.70%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   1126616853                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   2002442910                       # Number of instructions committed
system.switch_cpus.commit.committedOps     2002442910                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              789519272                       # Number of memory references committed
system.switch_cpus.commit.loads             562143784                       # Number of loads committed
system.switch_cpus.commit.membars                  16                       # Number of memory barriers committed
system.switch_cpus.commit.branches           41279967                       # Number of branches committed
system.switch_cpus.commit.fp_insts         1514954274                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts        1195537332                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls       680125                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events     131849070                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads           3103426140                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          4238943170                       # The number of ROB writes
system.switch_cpus.timesIdled                  572112                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                27677300                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          2000000005                       # Number of Instructions Simulated
system.switch_cpus.committedOps            2000000005                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total    2000000005                       # Number of Instructions Simulated
system.switch_cpus.cpi                       0.585024                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.585024                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.709332                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.709332                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       1458428522                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       483883276                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads        1790295945                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes       1300575833                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads          816575                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes             96                       # number of misc regfile writes
system.l2.tags.numFaultyBlocks_VDD1               266                       # number of faulty blocks in the cache at VDD1 (lowest)
system.l2.tags.numFaultyBlocks_VDD2               266                       # number of faulty blocks in the cache at VDD2 (mid)
system.l2.tags.numFaultyBlocks_VDD3                 0                       # number of faulty blocks in the cache at VDD3 (highest)
system.l2.tags.blockFaultRate_VDD1           0.008118                       # Proportion of faulty blocks in the cache at VDD1
system.l2.tags.blockFaultRate_VDD2           0.008118                       # Proportion of faulty blocks in the cache at VDD2
system.l2.tags.blockFaultRate_VDD3                  0                       # Proportion of faulty blocks in the cache at VDD3
system.l2.tags.cycles_VDD1                          0                       # Total number of cycles spent on VDD1
system.l2.tags.cycles_VDD2                 2170110680                       # Total number of cycles spent on VDD2
system.l2.tags.cycles_VDD3                          0                       # Total number of cycles spent on VDD3
system.l2.tags.accessEnergy_VDD1                    0                       # Total dynamic energy dissipated at VDD1 in nJ
system.l2.tags.accessEnergy_VDD2         3182612.171852                       # Total dynamic energy dissipated at VDD2 in nJ
system.l2.tags.accessEnergy_VDD3                    0                       # Total dynamic energy dissipated at VDD3 in nJ
system.l2.tags.accessEnergy_tot          3182612.171852                       # Total dynamic energy dissipated in nJ
system.l2.tags.transitionsTo_VDD1                   0                       # Total number of transitions to VDD1
system.l2.tags.transitionsTo_VDD2                   0                       # Total number of transitions to VDD2
system.l2.tags.transitionsTo_VDD3                   0                       # Total number of transitions to VDD3
system.l2.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.l2.tags.avgConsecutiveCycles_VDD2          inf                       # Average number of consecutive cycles spent at VDD2
system.l2.tags.avgConsecutiveCycles_VDD3          nan                       # Average number of consecutive cycles spent at VDD3
system.l2.tags.proportionExecTime_VDD1              0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.l2.tags.proportionExecTime_VDD2              1                       # Proportion of total execution time that was spent at VDD2 for this cache
system.l2.tags.proportionExecTime_VDD3              0                       # Proportion of total execution time that was spent at VDD3 for this cache
system.l2.tags.staticPower_avg            2315.546190                       # Average static power of this cache over the entire execution
system.l2.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.l2.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.l2.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.l2.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.l2.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.l2.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.l2.tags.numInvalidateOnlyTo_VDD1             0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.l2.tags.numInvalidateOnlyTo_VDD2             0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.l2.tags.numInvalidateOnlyTo_VDD3             0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.l2.tags.numMadeAvailableTo_VDD1              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.l2.tags.numMadeAvailableTo_VDD2              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.l2.tags.numMadeAvailableTo_VDD3              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.l2.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.l2.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.l2.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.l2.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.l2.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.l2.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.l2.tags.replacements                    849198                       # number of replacements
system.l2.tags.tagsinuse                 32477.829623                       # Cycle average of tags in use
system.l2.tags.total_refs                    22780708                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    881700                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     25.837255                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    10134.405459                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst    69.327899                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data 19886.055090                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          2.615691                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2385.425484                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.309278                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.002116                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.606874                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000080                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.072797                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.991145                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.inst           72                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data     11376072                       # number of ReadReq hits
system.l2.ReadReq_hits::total                11376144                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks          7040453                       # number of Writeback hits
system.l2.Writeback_hits::total               7040453                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus.data       184284                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                184284                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst            72                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data      11560356                       # number of demand (read+write) hits
system.l2.demand_hits::total                 11560428                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst           72                       # number of overall hits
system.l2.overall_hits::switch_cpus.data     11560356                       # number of overall hits
system.l2.overall_hits::total                11560428                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst         3471                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data       620098                       # number of ReadReq misses
system.l2.ReadReq_misses::total                623569                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus.data       225603                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              225603                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst         3471                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data       845701                       # number of demand (read+write) misses
system.l2.demand_misses::total                 849172                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst         3471                       # number of overall misses
system.l2.overall_misses::switch_cpus.data       845701                       # number of overall misses
system.l2.overall_misses::total                849172                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst    232497750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data  36398332750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     36630830500                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data  13439128250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   13439128250                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst    232497750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data  49837461000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      50069958750                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst    232497750                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data  49837461000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     50069958750                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst         3543                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data     11996170                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total            11999713                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks      7040453                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total           7040453                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data       409887                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            409887                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst         3543                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data     12406057                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             12409600                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst         3543                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data     12406057                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            12409600                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.979678                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.051691                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.051965                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.550403                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.550403                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.979678                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.068168                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.068429                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.979678                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.068168                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.068429                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 66982.929991                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 58697.710281                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 58743.828670                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 59569.811793                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 59569.811793                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 66982.929991                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 58930.356001                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 58963.270986                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 66982.929991                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 58930.356001                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 58963.270986                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               300625                       # number of writebacks
system.l2.writebacks::total                    300625                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst         3471                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data       620098                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           623569                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data       225603                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         225603                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst         3471                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data       845701                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            849172                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst         3471                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data       845701                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           849172                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst    192651250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data  29277687250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  29470338500                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data  10847899750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10847899750                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst    192651250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data  40125587000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  40318238250                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst    192651250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data  40125587000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  40318238250                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.979678                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.051691                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.051965                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.550403                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.550403                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.979678                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.068168                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.068429                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.979678                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.068168                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.068429                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 55503.097090                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 47214.613255                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 47260.749813                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 48084.022597                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 48084.022597                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 55503.097090                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 47446.540799                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 47479.472062                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 55503.097090                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 47446.540799                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 47479.472062                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.tol2bus.throughput                  2127806621                       # Throughput (bytes/s)
system.tol2bus.trans_dist::ReadReq           11999713                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp          11999713                       # Transaction distribution
system.tol2bus.trans_dist::Writeback          7040453                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           409887                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          409887                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         7086                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     31852567                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              31859653                       # Packet count per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       226752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1244576640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size::total         1244803392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.data_through_bus            1244803392                       # Total data (bytes)
system.tol2bus.snoop_data_through_bus               0                       # Total snoop data (bytes)
system.tol2bus.reqLayer0.occupancy        16765479500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           6147499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       18812969750                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.2                       # Layer utilization (%)
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.tags.numFaultyBlocks_VDD1            0                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.icache.tags.numFaultyBlocks_VDD2            0                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.icache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.icache.tags.blockFaultRate_VDD1            0                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.icache.tags.blockFaultRate_VDD2            0                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.icache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.icache.tags.cycles_VDD1                  0                       # Total number of cycles spent on VDD1
system.cpu.icache.tags.cycles_VDD2                  0                       # Total number of cycles spent on VDD2
system.cpu.icache.tags.cycles_VDD3         2170110720                       # Total number of cycles spent on VDD3
system.cpu.icache.tags.accessEnergy_VDD1            0                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.icache.tags.accessEnergy_VDD2            0                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.icache.tags.accessEnergy_VDD3 4345657.213357                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.icache.tags.accessEnergy_tot  4345657.213357                       # Total dynamic energy dissipated in nJ
system.cpu.icache.tags.transitionsTo_VDD1            0                       # Total number of transitions to VDD1
system.cpu.icache.tags.transitionsTo_VDD2            0                       # Total number of transitions to VDD2
system.cpu.icache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.icache.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.cpu.icache.tags.avgConsecutiveCycles_VDD2          nan                       # Average number of consecutive cycles spent at VDD2
system.cpu.icache.tags.avgConsecutiveCycles_VDD3          inf                       # Average number of consecutive cycles spent at VDD3
system.cpu.icache.tags.proportionExecTime_VDD1            0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.icache.tags.proportionExecTime_VDD2            0                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.icache.tags.proportionExecTime_VDD3            1                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.icache.tags.staticPower_avg     157.356710                       # Average static power of this cache over the entire execution
system.cpu.icache.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.icache.tags.numInvalidateOnlyTo_VDD1            0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.icache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.icache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.icache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numMadeAvailableTo_VDD2            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.icache.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.icache.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.icache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.icache.tags.replacements              3543                       # number of replacements
system.cpu.icache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           719541741                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              4567                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          157552.384716                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   540.411848                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::cpu.inst   483.588152                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.527746                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::cpu.inst     0.472254                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst    166686873                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       166686873                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    166686873                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        166686873                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    166686873                       # number of overall hits
system.cpu.icache.overall_hits::total       166686873                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst         5003                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          5003                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst         5003                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           5003                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst         5003                       # number of overall misses
system.cpu.icache.overall_misses::total          5003                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst    318983249                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    318983249                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst    318983249                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    318983249                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst    318983249                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    318983249                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    166691876                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    166691876                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    166691876                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    166691876                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    166691876                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    166691876                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000030                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000030                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000030                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000030                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000030                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000030                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 63758.394763                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 63758.394763                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 63758.394763                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 63758.394763                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 63758.394763                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 63758.394763                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           65                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets          203                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           65                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          203                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst         1460                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1460                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst         1460                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1460                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst         1460                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1460                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst         3543                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3543                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst         3543                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3543                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst         3543                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3543                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst    236225001                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    236225001                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst    236225001                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    236225001                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst    236225001                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    236225001                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000021                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000021                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000021                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000021                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000021                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 66673.723116                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 66673.723116                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 66673.723116                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 66673.723116                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 66673.723116                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 66673.723116                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.numFaultyBlocks_VDD1           78                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.dcache.tags.numFaultyBlocks_VDD2            3                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.dcache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.dcache.tags.blockFaultRate_VDD1     0.076172                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.dcache.tags.blockFaultRate_VDD2     0.002930                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.dcache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.dcache.tags.cycles_VDD1                  0                       # Total number of cycles spent on VDD1
system.cpu.dcache.tags.cycles_VDD2         2170110722                       # Total number of cycles spent on VDD2
system.cpu.dcache.tags.cycles_VDD3                  0                       # Total number of cycles spent on VDD3
system.cpu.dcache.tags.accessEnergy_VDD1            0                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.dcache.tags.accessEnergy_VDD2 16345965.719574                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.dcache.tags.accessEnergy_VDD3            0                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.dcache.tags.accessEnergy_tot  16345965.719574                       # Total dynamic energy dissipated in nJ
system.cpu.dcache.tags.transitionsTo_VDD1            0                       # Total number of transitions to VDD1
system.cpu.dcache.tags.transitionsTo_VDD2            0                       # Total number of transitions to VDD2
system.cpu.dcache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.dcache.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.cpu.dcache.tags.avgConsecutiveCycles_VDD2          inf                       # Average number of consecutive cycles spent at VDD2
system.cpu.dcache.tags.avgConsecutiveCycles_VDD3          nan                       # Average number of consecutive cycles spent at VDD3
system.cpu.dcache.tags.proportionExecTime_VDD1            0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD2            1                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD3            0                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.dcache.tags.staticPower_avg      77.955970                       # Average static power of this cache over the entire execution
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD1            0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.dcache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numMadeAvailableTo_VDD2            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.dcache.tags.replacements          12406057                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 1021                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           676783928                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          12407078                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             54.548213                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data  1020.908429                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::cpu.data     0.091571                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.996981                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::cpu.data     0.000089                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997070                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data    450958762                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       450958762                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    224873582                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      224873582                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data           10                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           10                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data           16                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           16                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    675832344                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        675832344                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    675832344                       # number of overall hits
system.cpu.dcache.overall_hits::total       675832344                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data     36712358                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      36712358                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data      2501886                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      2501886                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data            8                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            8                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data     39214244                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       39214244                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data     39214244                       # number of overall misses
system.cpu.dcache.overall_misses::total      39214244                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data 260584497000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 260584497000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data 112467808290                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 112467808290                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data       196500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       196500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 373052305290                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 373052305290                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 373052305290                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 373052305290                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    487671120                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    487671120                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    227375468                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    227375468                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data           18                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           18                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    715046588                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    715046588                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    715046588                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    715046588                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.075281                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.075281                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.011003                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.011003                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.444444                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.444444                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.054842                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.054842                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.054842                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.054842                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data  7098.004901                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  7098.004901                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 44953.210614                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 44953.210614                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 24562.500000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 24562.500000                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data  9513.183661                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  9513.183661                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data  9513.183661                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  9513.183661                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       248081                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             13765                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    18.022594                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      7040453                       # number of writebacks
system.cpu.dcache.writebacks::total           7040453                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data     24715564                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     24715564                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data      2092631                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      2092631                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data     26808195                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     26808195                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data     26808195                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     26808195                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data     11996794                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     11996794                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data       409255                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       409255                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data            8                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            8                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data     12406049                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     12406049                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data     12406049                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     12406049                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data  72306100500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  72306100500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data  14233693454                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  14233693454                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data       179500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       179500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data  86539793954                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  86539793954                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data  86539793954                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  86539793954                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.024600                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.024600                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.001800                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001800                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.444444                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.444444                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.017350                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.017350                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.017350                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.017350                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data  6027.118620                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total  6027.118620                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 34779.522435                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 34779.522435                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 22437.500000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 22437.500000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data  6975.612780                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total  6975.612780                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data  6975.612780                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total  6975.612780                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
