## Variably define the channel count (MUST BE 8 OR BELOW)
set board_count 2

# If the board count is not 8, then error out
if {$board_count < 1 || $board_count > 8} {
  puts "Error: board_count must be between 1 and 8."
  exit 1
}

##################################################

### Create processing system
# Enable M_AXI_GP0 and S_AXI_ACP
# Tie AxUSER pins to 1 for ACP port (to enable coherency)
# Enable UART1 on the correct MIO pins
# UART1 baud rate 921600
# Pullup for UART1 RX
# Enable I2C0 on the correct MIO pins
# Turn off FCLK1-3 and reset1-3
init_ps ps {
  PCW_USE_M_AXI_GP0 1
  PCW_USE_M_AXI_GP1 1
  PCW_USE_S_AXI_ACP 0
  PCW_UART1_PERIPHERAL_ENABLE 1
  PCW_UART1_UART1_IO {MIO 36 .. 37}
  PCW_UART1_BAUD_RATE 921600
  PCW_MIO_37_PULLUP enabled
  PCW_I2C0_PERIPHERAL_ENABLE 1
  PCW_I2C0_I2C0_IO {MIO 38 .. 39}
  PCW_EN_CLK1_PORT 0
  PCW_EN_CLK2_PORT 0
  PCW_EN_CLK3_PORT 0
  PCW_EN_RST1_PORT 0
  PCW_EN_RST2_PORT 0
  PCW_EN_RST3_PORT 0
} {
  M_AXI_GP0_ACLK ps/FCLK_CLK0
  M_AXI_GP1_ACLK ps/FCLK_CLK0
}

## PS clock reset core
# Create proc_sys_reset
cell xilinx.com:ip:proc_sys_reset:5.0 ps_rst {} {
  ext_reset_in ps/FCLK_RESET0_N
  slowest_sync_clk ps/FCLK_CLK0
}


### AXI Smart Connect
cell xilinx.com:ip:smartconnect:1.0 ps_periph_axi_intercon {
  NUM_SI 1
  NUM_MI 3
} {
  aclk ps/FCLK_CLK0
  S00_AXI /ps/M_AXI_GP0
  aresetn ps_rst/peripheral_aresetn
}

##################################################

### Configuration register
## 32-bit offsets
# +0 Integrator threshold average (unsigned, 16b cap)
# +1 Integrator window (unsigned, 32b cap)
# +2 Integrator enable (1b cap)
# +3 Buffer reset (25b)
# +4 Hardware enable (1b cap)
cell lcb:user:shim_axi_prestart_cfg:1.0 axi_prestart_cfg {
  INTEGRATOR_THRESHOLD_AVERAGE_DEFAULT 16384
  INTEGRATOR_WINDOW_DEFAULT 5000000
  INTEG_EN_DEFAULT 1
} {
  aclk ps/FCLK_CLK0
  aresetn ps_rst/peripheral_aresetn
  S_AXI ps_periph_axi_intercon/M00_AXI
}
addr 0x40000000 128 axi_prestart_cfg/S_AXI ps/M_AXI_GP0
  

##################################################

### Hardware manager
cell lcb:user:shim_hw_manager:1.0 hw_manager {
  POWERON_WAIT   250000000
  BUF_LOAD_WAIT  250000000
  SPI_START_WAIT 250000000
  SPI_STOP_WAIT  250000000
} {
  clk ps/FCLK_CLK0
  aresetn ps_rst/peripheral_aresetn
  sys_en axi_prestart_cfg/sys_en
  ext_shutdown Shutdown_Button
  integ_thresh_avg_oob axi_prestart_cfg/integ_thresh_avg_oob
  integ_window_oob axi_prestart_cfg/integ_window_oob
  integ_en_oob axi_prestart_cfg/integ_en_oob
  sys_en_oob axi_prestart_cfg/sys_en_oob
  lock_viol axi_prestart_cfg/lock_viol
  unlock_cfg axi_prestart_cfg/unlock
  n_shutdown_force n_Shutdown_Force
  n_shutdown_rst n_Shutdown_Reset
}

## Shutdown sense
## Shutdown sense
cell lcb:user:shim_shutdown_sense:1.0 shutdown_sense {
  CLK_FREQ_HZ 100000000
} {
  clk ps/FCLK_CLK0
  shutdown_sense_en hw_manager/shutdown_sense_en
  shutdown_sense_pin Shutdown_Sense
  shutdown_sense hw_manager/shutdown_sense
  shutdown_sense_sel Shutdown_Sense_Sel
}

##################################################

### SPI clock control
# MMCM (handles down to 10 MHz input)
# Includes power down and dynamic reconfiguration
# Safe clock startup prevents clock output when not locked
cell xilinx.com:ip:clk_wiz:6.0 spi_clk {
  PRIMITIVE MMCM
  USE_POWER_DOWN true
  USE_DYN_RECONFIG true
  USE_SAFE_CLOCK_STARTUP true
  PRIM_IN_FREQ 10
  CLKOUT1_REQUESTED_OUT_FREQ 50.000
  FEEDBACK_SOURCE FDBK_AUTO
  CLKOUT1_DRIVES BUFGCE
} {
  s_axi_aclk ps/FCLK_CLK0
  s_axi_aresetn ps_rst/peripheral_aresetn
  s_axi_lite ps_periph_axi_intercon/M02_AXI
  clk_in1 Scanner_10Mhz_In
  power_down hw_manager/spi_clk_power_n
}
addr 0x40200000 2048 spi_clk/s_axi_lite ps/M_AXI_GP0

##################################################

### SPI clock domain
module spi_clk_domain spi_clk_domain {
  aclk ps/FCLK_CLK0
  aresetn ps_rst/peripheral_aresetn
  spi_clk spi_clk/clk_out1
  integ_thresh_avg axi_prestart_cfg/integ_thresh_avg
  integ_window axi_prestart_cfg/integ_window
  integ_en axi_prestart_cfg/integ_en
  spi_en hw_manager/spi_en
  spi_off hw_manager/spi_off
  over_thresh hw_manager/over_thresh
  thresh_underflow hw_manager/thresh_underflow
  thresh_overflow hw_manager/thresh_overflow
  bad_trig_cmd hw_manager/bad_trig_cmd
  bad_dac_cmd hw_manager/bad_dac_cmd
  dac_cal_oob hw_manager/dac_cal_oob
  dac_val_oob hw_manager/dac_val_oob
  dac_cmd_buf_underflow hw_manager/dac_cmd_buf_underflow
  unexp_dac_trig hw_manager/unexp_dac_trig
  bad_adc_cmd hw_manager/bad_adc_cmd
  adc_cmd_buf_underflow hw_manager/adc_cmd_buf_underflow
  adc_data_buf_overflow hw_manager/adc_data_buf_overflow
  unexp_adc_trig hw_manager/unexp_adc_trig
}
## Trigger enable AND gate
cell xilinx.com:ip:util_vector_logic trig_en_and {
  C_SIZE 1
  C_OPERATION and
} {
  Op1 hw_manager/trig_en
  Op2 Trigger_In
  Res spi_clk_domain/trigger_gated
}

##################################################

### DAC/ADC Command and Data FIFOs Module
module axi_spi_interface axi_spi_interface {
  aclk ps/FCLK_CLK0
  aresetn ps_rst/peripheral_aresetn
  buffer_reset axi_prestart_cfg/buffer_reset
  spi_clk spi_clk/clk_out1
  S_AXI ps/M_AXI_GP1
}
## Wire channel pins for the module
# DAC and ADC FIFOs
for {set i 1} {$i <= $board_count} {incr i} {
  wire axi_spi_interface/dac_ch${i}_cmd spi_clk_domain/dac_ch${i}_cmd
  wire axi_spi_interface/dac_ch${i}_cmd_rd_en spi_clk_domain/dac_ch${i}_cmd_rd_en
  wire axi_spi_interface/dac_ch${i}_cmd_empty spi_clk_domain/dac_ch${i}_cmd_empty
  wire axi_spi_interface/adc_ch${i}_cmd spi_clk_domain/adc_ch${i}_cmd
  wire axi_spi_interface/adc_ch${i}_cmd_rd_en spi_clk_domain/adc_ch${i}_cmd_rd_en
  wire axi_spi_interface/adc_ch${i}_cmd_empty spi_clk_domain/adc_ch${i}_cmd_empty
  wire axi_spi_interface/adc_ch${i}_data spi_clk_domain/adc_ch${i}_data
  wire axi_spi_interface/adc_ch${i}_data_wr_en spi_clk_domain/adc_ch${i}_data_wr_en
  wire axi_spi_interface/adc_ch${i}_data_full spi_clk_domain/adc_ch${i}_data_full
}
# Trigger command FIFO
wire axi_spi_interface/trigger_cmd spi_clk_domain/trigger_cmd
wire axi_spi_interface/trigger_cmd_rd_en spi_clk_domain/trigger_cmd_rd_en
wire axi_spi_interface/trigger_cmd_empty spi_clk_domain/trigger_cmd_empty
## Address assignment
# DAC and ADC FIFOs
for {set i 1} {$i <= $board_count} {incr i} {
  addr 0x800[expr {$i-1}]0000 128 axi_spi_interface/dac_cmd_fifo_${i}_axi_bridge/S_AXI ps/M_AXI_GP1
  addr 0x800[expr {$i-1}]1000 128 axi_spi_interface/adc_cmd_fifo_${i}_axi_bridge/S_AXI ps/M_AXI_GP1
  addr 0x800[expr {$i-1}]2000 128 axi_spi_interface/adc_data_fifo_${i}_axi_bridge/S_AXI ps/M_AXI_GP1
}
# Trigger command FIFO
addr 0x800[expr {$board_count}]0000 128 axi_spi_interface/trigger_cmd_fifo_axi_bridge/S_AXI ps/M_AXI_GP1


##################################################

### Status register
cell pavel-demin:user:axi_sts_register:1.0 status_reg {
  STS_DATA_WIDTH 1024
} {
  aclk ps/FCLK_CLK0
  S_AXI ps_periph_axi_intercon/M01_AXI
  aresetn ps_rst/peripheral_aresetn
}
addr 0x40100000 128 status_reg/S_AXI ps/M_AXI_GP0
## Concatenation
#             31 : 0             -- 32b Hardware status code (31:29 board num, 28:4 status code, 3:0 internal state)
#  (63+96*(n-1)) : (32+96*(n-1)) -- 32b DAC ch(n) command FIFO status word (n=1..8)
#  (95+96*(n-1)) : (64+96*(n-1)) -- 32b ADC ch(n) command FIFO status word (n=1..8)
# (127+96*(n-1)) : (96+96*(n-1)) -- 32b ADC ch(n) data FIFO status word    (n=1..8)
#            831 : 800           -- 32b Trigger command FIFO status word
#           1023 : 832           -- 192b padding (reserved bits)
## Pad reserved bits
cell xilinx.com:ip:xlconstant:1.1 pad_192 {
  CONST_VAL 0
  CONST_WIDTH 192
} {}
# Status register concatenation
# Concatenate: hw_manager/status_word, pad_32, then for each i=1..8: dac_cmd_fifo_$i/fifo_sts_word, adc_cmd_fifo_$i/fifo_sts_word, adc_data_fifo_$i/fifo_sts_word, then pad_448
cell xilinx.com:ip:xlconcat:2.1 sts_concat {
  NUM_PORTS 3
} {
  In0 hw_manager/status_word
  In1 axi_spi_interface/fifo_sts
  In2 pad_192/dout
  dout status_reg/sts_data
}

##################################################

### Create I/O buffers for differential signals

## DAC
# (LDAC)
cell lcb:user:differential_out_buffer:1.0 ldac_obuf {
  DIFF_BUFFER_WIDTH 1
} {
  d_in spi_clk_domain/ldac
  diff_out_p LDAC_p
  diff_out_n LDAC_n
}
# (~DAC_CS)
cell lcb:user:differential_out_buffer:1.0 n_dac_cs_obuf {
  DIFF_BUFFER_WIDTH 8
} {
  d_in spi_clk_domain/n_dac_cs
  diff_out_p n_DAC_CS_p
  diff_out_n n_DAC_CS_n
}
# (DAC_MOSI)
cell lcb:user:differential_out_buffer:1.0 dac_mosi_obuf {
  DIFF_BUFFER_WIDTH 8
} {
  d_in spi_clk_domain/dac_mosi
  diff_out_p DAC_MOSI_p
  diff_out_n DAC_MOSI_n
}
# (DAC_MISO)
cell lcb:user:differential_in_buffer:1.0 dac_miso_ibuf {
  DIFF_BUFFER_WIDTH 8
} {
  diff_in_p DAC_MISO_p
  diff_in_n DAC_MISO_n
  d_out spi_clk_domain/dac_miso
}

## ADC
# (~ADC_CS)
cell lcb:user:differential_out_buffer:1.0 n_adc_cs_obuf {
  DIFF_BUFFER_WIDTH 8
} {
  d_in spi_clk_domain/n_adc_cs
  diff_out_p n_ADC_CS_p
  diff_out_n n_ADC_CS_n
}
# (ADC_MOSI)
cell lcb:user:differential_out_buffer:1.0 adc_mosi_obuf {
  DIFF_BUFFER_WIDTH 8
} {
  d_in spi_clk_domain/adc_mosi
  diff_out_p ADC_MOSI_p
  diff_out_n ADC_MOSI_n
}
# (ADC_MISO)
cell lcb:user:differential_in_buffer:1.0 adc_miso_ibuf {
  DIFF_BUFFER_WIDTH 8
} {
  diff_in_p ADC_MISO_p
  diff_in_n ADC_MISO_n
  d_out spi_clk_domain/adc_miso
}

## Clocks
# (MISO_SCK)
cell lcb:user:differential_in_buffer:1.0 miso_sck_ibuf {
  DIFF_BUFFER_WIDTH 8
} {
  diff_in_p MISO_SCK_p
  diff_in_n MISO_SCK_n
  d_out spi_clk_domain/miso_sck
}
# (~MOSI_SCK)
cell lcb:user:differential_out_buffer:1.0 n_mosi_sck_obuf {
  DIFF_BUFFER_WIDTH 1
} {
  d_in spi_clk/clk_out1
  diff_out_p n_MOSI_SCK_p
  diff_out_n n_MOSI_SCK_n
}
##################################################
