\doxysection{C\+:/\+Users/\+TOVIS/test/\+Test\+Rtos/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+F4xx/\+Include/stm32f410rx.h File Reference}
\hypertarget{stm32f410rx_8h}{}\label{stm32f410rx_8h}\index{C:/Users/TOVIS/test/TestRtos/Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f410rx.h@{C:/Users/TOVIS/test/TestRtos/Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f410rx.h}}


CMSIS STM32\+F410\+Rx Device Peripheral Access Layer Header File.  


{\ttfamily \#include "{}core\+\_\+cm4.\+h"{}}\newline
{\ttfamily \#include "{}system\+\_\+stm32f4xx.\+h"{}}\newline
{\ttfamily \#include $<$stdint.\+h$>$}\newline
Include dependency graph for stm32f410rx.\+h\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=339pt]{stm32f410rx_8h__incl}
\end{center}
\end{figure}
\doxysubsubsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Analog to Digital Converter. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\+\_\+\+Common\+\_\+\+Type\+Def}}
\item 
struct \mbox{\hyperlink{struct_c_r_c___type_def}{CRC\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em CRC calculation unit. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_d_a_c___type_def}{DAC\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Digital to Analog Converter. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_d_b_g_m_c_u___type_def}{DBGMCU\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Debug MCU. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em DMA Controller. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_d_m_a___type_def}{DMA\+\_\+\+Type\+Def}}
\item 
struct \mbox{\hyperlink{struct_e_x_t_i___type_def}{EXTI\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em External Interrupt/\+Event Controller. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_f_l_a_s_h___type_def}{FLASH\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em FLASH Registers. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em General Purpose I/O. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_s_y_s_c_f_g___type_def}{SYSCFG\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em System configuration controller. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Inter-\/integrated Circuit Interface. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_f_m_p_i2_c___type_def}{FMPI2\+C\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Inter-\/integrated Circuit Interface. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_i_w_d_g___type_def}{IWDG\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Independent WATCHDOG. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_p_w_r___type_def}{PWR\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Power Control. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_r_c_c___type_def}{RCC\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Reset and Clock Control. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_r_t_c___type_def}{RTC\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Real-\/\+Time Clock. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Serial Peripheral Interface. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em TIM. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Universal Synchronous Asynchronous Receiver Transmitter. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_w_w_d_g___type_def}{WWDG\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Window WATCHDOG. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_r_n_g___type_def}{RNG\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em RNG. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_l_p_t_i_m___type_def}{LPTIM\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em LPTIMER. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga45a97e4bb8b6ce7c334acc5f45ace3ba}{\+\_\+\+\_\+\+CM4\+\_\+\+REV}}~0x0001U
\begin{DoxyCompactList}\small\item\em Configuration of the Cortex-\/\+M4 Processor and Core Peripherals. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga4127d1b31aaf336fab3d7329d117f448}{\+\_\+\+\_\+\+MPU\+\_\+\+PRESENT}}~1U
\item 
\#define \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460}{\+\_\+\+\_\+\+NVIC\+\_\+\+PRIO\+\_\+\+BITS}}~4U
\item 
\#define \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gab58771b4ec03f9bdddc84770f7c95c68}{\+\_\+\+\_\+\+Vendor\+\_\+\+Sys\+Tick\+Config}}~0U
\item 
\#define \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gac1ba8a48ca926bddc88be9bfd7d42641}{\+\_\+\+\_\+\+FPU\+\_\+\+PRESENT}}~1U
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga23a9099a5f8fc9c6e253c0eecb2be8db}{FLASH\+\_\+\+BASE}}~0x08000000\+UL
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga7d0fbfb8894012dbbb96754b95e562cd}{SRAM1\+\_\+\+BASE}}~0x20000000\+UL
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}}~0x40000000\+UL
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gac4c4f61082e4b168f29d9cf97dc3ca5c}{SRAM1\+\_\+\+BB\+\_\+\+BASE}}~0x22000000\+UL
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}{PERIPH\+\_\+\+BB\+\_\+\+BASE}}~0x42000000\+UL
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga8be554f354e5aa65370f6db63d4f3ee4}{FLASH\+\_\+\+END}}~0x0801\+FFFFUL
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga91d296a67aec0da8f31c368cbc0eea94}{FLASH\+\_\+\+OTP\+\_\+\+BASE}}~0x1\+FFF7800\+UL
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga5bec9c5a91e312fca36f256f508ceee1}{FLASH\+\_\+\+OTP\+\_\+\+END}}~0x1\+FFF7\+A0\+FUL
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga05e8f3d2e5868754a7cd88614955aecc}{SRAM\+\_\+\+BASE}}~\mbox{\hyperlink{group___peripheral__memory__map_ga7d0fbfb8894012dbbb96754b95e562cd}{SRAM1\+\_\+\+BASE}}
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gad3548b6e2f017f39d399358f3ac98454}{SRAM\+\_\+\+BB\+\_\+\+BASE}}~\mbox{\hyperlink{group___peripheral__memory__map_gac4c4f61082e4b168f29d9cf97dc3ca5c}{SRAM1\+\_\+\+BB\+\_\+\+BASE}}
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{APB1\+PERIPH\+\_\+\+BASE}}~\mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}}
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{APB2\+PERIPH\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}} + 0x00010000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{AHB1\+PERIPH\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}} + 0x00020000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga3e1671477190d065ba7c944558336d7e}{TIM5\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{APB1\+PERIPH\+\_\+\+BASE}} + 0x0\+C00\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga8268ec947929f192559f28c6bf7d1eac}{TIM6\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{APB1\+PERIPH\+\_\+\+BASE}} + 0x1000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga012ceb003fbb615eedb39a8d7f31c9c6}{LPTIM1\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{APB1\+PERIPH\+\_\+\+BASE}} + 0x2400\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga4265e665d56225412e57a61d87417022}{RTC\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{APB1\+PERIPH\+\_\+\+BASE}} + 0x2800\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga9a5bf4728ab93dea5b569f5b972cbe62}{WWDG\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{APB1\+PERIPH\+\_\+\+BASE}} + 0x2\+C00\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga8543ee4997296af5536b007cd4748f55}{IWDG\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{APB1\+PERIPH\+\_\+\+BASE}} + 0x3000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaa5f7b241ed5b756decd835300c9e7bc9}{I2\+S2ext\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{APB1\+PERIPH\+\_\+\+BASE}} + 0x3400\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gac3e357b4c25106ed375fb1affab6bb86}{SPI2\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{APB1\+PERIPH\+\_\+\+BASE}} + 0x3800\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gade83162a04bca0b15b39018a8e8ec090}{USART2\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{APB1\+PERIPH\+\_\+\+BASE}} + 0x4400\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gacd72dbffb1738ca87c838545c4eb85a3}{I2\+C1\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{APB1\+PERIPH\+\_\+\+BASE}} + 0x5400\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga04bda70f25c795fb79f163b633ad4a5d}{I2\+C2\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{APB1\+PERIPH\+\_\+\+BASE}} + 0x5800\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gac6e36f905b89086de0fceda4325a9a8e}{FMPI2\+C1\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{APB1\+PERIPH\+\_\+\+BASE}} + 0x6000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gac691ec23dace8b7a649a25acb110217a}{PWR\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{APB1\+PERIPH\+\_\+\+BASE}} + 0x7000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gad18d0b914c7f68cecbee1a2d23a67d38}{DAC\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}{APB1\+PERIPH\+\_\+\+BASE}} + 0x7400\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaf8aa324ca5011b8173ab16585ed7324a}{TIM1\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{APB2\+PERIPH\+\_\+\+BASE}} + 0x0000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga86162ab3f740db9026c1320d46938b4d}{USART1\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{APB2\+PERIPH\+\_\+\+BASE}} + 0x1000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gade4d3907fd0387ee832f426f52d568bb}{USART6\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{APB2\+PERIPH\+\_\+\+BASE}} + 0x1400\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga695c9a2f892363a1c942405c8d351b91}{ADC1\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{APB2\+PERIPH\+\_\+\+BASE}} + 0x2000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga1ef44c8e4398bd3b3fbb0c981657f3d0}{ADC1\+\_\+\+COMMON\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{APB2\+PERIPH\+\_\+\+BASE}} + 0x2300\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gad06cb9e5985bd216a376f26f22303cd6}{ADC\+\_\+\+BASE}}~\mbox{\hyperlink{group___peripheral__memory__map_ga1ef44c8e4398bd3b3fbb0c981657f3d0}{ADC1\+\_\+\+COMMON\+\_\+\+BASE}}
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga50cd8b47929f18b05efbd0f41253bf8d}{SPI1\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{APB2\+PERIPH\+\_\+\+BASE}} + 0x3000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga62246020bf3b34b6a4d8d0e84ec79d3d}{SYSCFG\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{APB2\+PERIPH\+\_\+\+BASE}} + 0x3800\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga87371508b3bcdcd98cd1ec629be29061}{EXTI\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{APB2\+PERIPH\+\_\+\+BASE}} + 0x3\+C00\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga92ae902be7902560939223dd765ece08}{TIM9\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{APB2\+PERIPH\+\_\+\+BASE}} + 0x4000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga3a4a06bb84c703084f0509e105ffaf1d}{TIM11\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{APB2\+PERIPH\+\_\+\+BASE}} + 0x4800\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gac1c58d33414e167d478ecd0e31331dfa}{SPI5\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}{APB2\+PERIPH\+\_\+\+BASE}} + 0x5000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gad7723846cc5db8e43a44d78cf21f6efa}{GPIOA\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{AHB1\+PERIPH\+\_\+\+BASE}} + 0x0000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gac944a89eb789000ece920c0f89cb6a68}{GPIOB\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{AHB1\+PERIPH\+\_\+\+BASE}} + 0x0400\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga26f267dc35338eef219544c51f1e6b3f}{GPIOC\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{AHB1\+PERIPH\+\_\+\+BASE}} + 0x0800\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaee4716389f3a1c727495375b76645608}{GPIOH\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{AHB1\+PERIPH\+\_\+\+BASE}} + 0x1\+C00\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga656a447589e785594cbf2f45c835ad7e}{CRC\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{AHB1\+PERIPH\+\_\+\+BASE}} + 0x3000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga0e681b03f364532055d88f63fec0d99d}{RCC\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{AHB1\+PERIPH\+\_\+\+BASE}} + 0x3800\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga8e21f4845015730c5731763169ec0e9b}{FLASH\+\_\+\+R\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{AHB1\+PERIPH\+\_\+\+BASE}} + 0x3\+C00\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{DMA1\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{AHB1\+PERIPH\+\_\+\+BASE}} + 0x6000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga0d3c52aa35dcc68f78b704dfde57ba95}{DMA1\+\_\+\+Stream0\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{DMA1\+\_\+\+BASE}} + 0x010\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga5b4152cef577e37eccc9311d8bdbf3c2}{DMA1\+\_\+\+Stream1\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{DMA1\+\_\+\+BASE}} + 0x028\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga48a551ee91d3f07dd74347fdb35c703d}{DMA1\+\_\+\+Stream2\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{DMA1\+\_\+\+BASE}} + 0x040\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gac51deb54ff7cfe1290dfcf517ae67127}{DMA1\+\_\+\+Stream3\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{DMA1\+\_\+\+BASE}} + 0x058\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga757a3c0d866c0fe68c6176156065a26b}{DMA1\+\_\+\+Stream4\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{DMA1\+\_\+\+BASE}} + 0x070\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga0ded7bed8969fe2e2d616e7f90eb7654}{DMA1\+\_\+\+Stream5\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{DMA1\+\_\+\+BASE}} + 0x088\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga58998ddc40adb6361704d6c9dad08125}{DMA1\+\_\+\+Stream6\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{DMA1\+\_\+\+BASE}} + 0x0\+A0\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga82186dd6d3f60995d428b34c041919d7}{DMA1\+\_\+\+Stream7\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{DMA1\+\_\+\+BASE}} + 0x0\+B8\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{DMA2\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga811a9a4ca17f0a50354a9169541d56c4}{AHB1\+PERIPH\+\_\+\+BASE}} + 0x6400\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gac4c67b24726ba6b94d03adb351bcec4d}{DMA2\+\_\+\+Stream0\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{DMA2\+\_\+\+BASE}} + 0x010\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga35512bdc3f5e9df4557c2fbe7935d0b1}{DMA2\+\_\+\+Stream1\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{DMA2\+\_\+\+BASE}} + 0x028\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaed33a06f08188466f2ede06160984e9a}{DMA2\+\_\+\+Stream2\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{DMA2\+\_\+\+BASE}} + 0x040\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaf3a9480e08c6ae94f4482e0cdaebdd17}{DMA2\+\_\+\+Stream3\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{DMA2\+\_\+\+BASE}} + 0x058\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gad1e67740e6301233473f64638145dd1f}{DMA2\+\_\+\+Stream4\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{DMA2\+\_\+\+BASE}} + 0x070\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaed1460fdc407b6decfbffccb0260d0af}{DMA2\+\_\+\+Stream5\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{DMA2\+\_\+\+BASE}} + 0x088\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga5e81174c96fd204fa7c82c815e85c8e6}{DMA2\+\_\+\+Stream6\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{DMA2\+\_\+\+BASE}} + 0x0\+A0\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaa9faa708ad2440d24eb1064cba9bb06d}{DMA2\+\_\+\+Stream7\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{DMA2\+\_\+\+BASE}} + 0x0\+B8\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gab92662976cfe62457141e5b4f83d541c}{RNG\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}} + 0x80000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef}{DBGMCU\+\_\+\+BASE}}~0x\+E0042000\+UL
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga664eda42b83c919b153b07b23348be67}{UID\+\_\+\+BASE}}~0x1\+FFF7\+A10\+UL
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga776d985f2d4d40b588ef6ca9d573af78}{FLASHSIZE\+\_\+\+BASE}}~0x1\+FFF7\+A22\+UL
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga88fc8a2912bd1ac72c6eddb456f0b096}{PACKAGE\+\_\+\+BASE}}~0x1\+FFF7\+BF0\+UL
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga5125ff6a23a2ed66e2e19bd196128c14}{TIM5}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3e1671477190d065ba7c944558336d7e}{TIM5\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac7b4ed55f9201b498b38c962cca97314}{TIM6}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga8268ec947929f192559f28c6bf7d1eac}{TIM6\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga5359a088f5d8b20ce74d920e46059304}{RTC}}~((\mbox{\hyperlink{struct_r_t_c___type_def}{RTC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga4265e665d56225412e57a61d87417022}{RTC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga9821fd01757986612ddb8982e2fe27f1}{WWDG}}~((\mbox{\hyperlink{struct_w_w_d_g___type_def}{WWDG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga9a5bf4728ab93dea5b569f5b972cbe62}{WWDG\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gad16b79dd94ee85d261d08a8ee94187e7}{IWDG}}~((\mbox{\hyperlink{struct_i_w_d_g___type_def}{IWDG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga8543ee4997296af5536b007cd4748f55}{IWDG\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaf2c3d8ce359dcfbb2261e07ed42af72b}{SPI2}}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac3e357b4c25106ed375fb1affab6bb86}{SPI2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaf114a9eab03ca08a6fb720e511595930}{USART2}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gade83162a04bca0b15b39018a8e8ec090}{USART2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gab45d257574da6fe1f091cc45b7eda6cc}{I2\+C1}}~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gacd72dbffb1738ca87c838545c4eb85a3}{I2\+C1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gafa60ac20c1921ef1002083bb3e1f5d16}{I2\+C2}}~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga04bda70f25c795fb79f163b633ad4a5d}{I2\+C2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga32deee9288df620dee74fe3c0cfff3b3}{FMPI2\+C1}}~((\mbox{\hyperlink{struct_f_m_p_i2_c___type_def}{FMPI2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac6e36f905b89086de0fceda4325a9a8e}{FMPI2\+C1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga02dc619f9b5ac74c5b90f1d17560d16a}{LPTIM1}}~((\mbox{\hyperlink{struct_l_p_t_i_m___type_def}{LPTIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga012ceb003fbb615eedb39a8d7f31c9c6}{LPTIM1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}~((\mbox{\hyperlink{struct_p_w_r___type_def}{PWR\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac691ec23dace8b7a649a25acb110217a}{PWR\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaffb5ff8779fa698f3c7165a617d56e4f}{DAC1}}~((\mbox{\hyperlink{struct_d_a_c___type_def}{DAC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad18d0b914c7f68cecbee1a2d23a67d38}{DAC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga4aa2a4ab86ce00c23035e5cee2e7fc7e}{DAC}}~((\mbox{\hyperlink{struct_d_a_c___type_def}{DAC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad18d0b914c7f68cecbee1a2d23a67d38}{DAC\+\_\+\+BASE}}) /\texorpdfstring{$\ast$}{*} Kept for legacy purpose \texorpdfstring{$\ast$}{*}/
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2e87451fea8dc9380056d3cfc5ed81fb}{TIM1}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf8aa324ca5011b8173ab16585ed7324a}{TIM1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga92871691058ff7ccffd7635930cb08da}{USART1}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga86162ab3f740db9026c1320d46938b4d}{USART1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2dab39a19ce3dd05fe360dcbb7b5dc84}{USART6}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gade4d3907fd0387ee832f426f52d568bb}{USART6\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga90d2d5c526ce5c0a551f533eccbee71a}{ADC1}}~((\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga695c9a2f892363a1c942405c8d351b91}{ADC1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaf1919c64fc774aab31190346fd5457e2}{ADC1\+\_\+\+COMMON}}~((\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\+\_\+\+Common\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga1ef44c8e4398bd3b3fbb0c981657f3d0}{ADC1\+\_\+\+COMMON\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga54d148b91f3d356713f7e367a2243bea}{ADC}}~\mbox{\hyperlink{group___peripheral__declaration_gaf1919c64fc774aab31190346fd5457e2}{ADC1\+\_\+\+COMMON}}
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gad483be344a28ac800be8f03654a9612f}{SPI1}}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga50cd8b47929f18b05efbd0f41253bf8d}{SPI1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga3c833fe1c486cb62250ccbca32899cb8}{SYSCFG}}~((\mbox{\hyperlink{struct_s_y_s_c_f_g___type_def}{SYSCFG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga62246020bf3b34b6a4d8d0e84ec79d3d}{SYSCFG\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga9189e770cd9b63dadd36683eb9843cac}{EXTI}}~((\mbox{\hyperlink{struct_e_x_t_i___type_def}{EXTI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga87371508b3bcdcd98cd1ec629be29061}{EXTI\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaf52b4b4c36110a0addfa98059f54a50e}{TIM9}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga92ae902be7902560939223dd765ece08}{TIM9\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gacfd11ef966c7165f57e2cebe0abc71ad}{TIM11}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3a4a06bb84c703084f0509e105ffaf1d}{TIM11\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga5e676c061e19ced149b7c6de6b8985e5}{SPI5}}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac1c58d33414e167d478ecd0e31331dfa}{SPI5\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac485358099728ddae050db37924dd6b7}{GPIOA}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad7723846cc5db8e43a44d78cf21f6efa}{GPIOA\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga68b66ac73be4c836db878a42e1fea3cd}{GPIOB}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac944a89eb789000ece920c0f89cb6a68}{GPIOB\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2dca03332d620196ba943bc2346eaa08}{GPIOC}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga26f267dc35338eef219544c51f1e6b3f}{GPIOC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gadeacbb43ae86c879945afe98c679b285}{GPIOH}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaee4716389f3a1c727495375b76645608}{GPIOH\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga4381bb54c2dbc34500521165aa7b89b1}{CRC}}~((\mbox{\hyperlink{struct_c_r_c___type_def}{CRC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga656a447589e785594cbf2f45c835ad7e}{CRC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}~((\mbox{\hyperlink{struct_r_c_c___type_def}{RCC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0e681b03f364532055d88f63fec0d99d}{RCC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga844ea28ba1e0a5a0e497f16b61ea306b}{FLASH}}~((\mbox{\hyperlink{struct_f_l_a_s_h___type_def}{FLASH\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga8e21f4845015730c5731763169ec0e9b}{FLASH\+\_\+\+R\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gacc16d2a5937f7585320a98f7f6b578f9}{DMA1}}~((\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{DMA1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga61247dd5d594289c404dd8774202dfd8}{DMA1\+\_\+\+Stream0}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0d3c52aa35dcc68f78b704dfde57ba95}{DMA1\+\_\+\+Stream0\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaf7d82f110f19982d483eebc465d222b2}{DMA1\+\_\+\+Stream1}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga5b4152cef577e37eccc9311d8bdbf3c2}{DMA1\+\_\+\+Stream1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gad0e2140b8eeec3594035f1a7bf2a7250}{DMA1\+\_\+\+Stream2}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga48a551ee91d3f07dd74347fdb35c703d}{DMA1\+\_\+\+Stream2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga96ac1af7a92469fe86a9fbdec091f25d}{DMA1\+\_\+\+Stream3}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac51deb54ff7cfe1290dfcf517ae67127}{DMA1\+\_\+\+Stream3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga87df45f4b82e0b3a8c1b17f1a77aecdb}{DMA1\+\_\+\+Stream4}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga757a3c0d866c0fe68c6176156065a26b}{DMA1\+\_\+\+Stream4\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac3abc20f80e25c19b02104ad34eae652}{DMA1\+\_\+\+Stream5}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0ded7bed8969fe2e2d616e7f90eb7654}{DMA1\+\_\+\+Stream5\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac95127480470900755953f1cfe68567d}{DMA1\+\_\+\+Stream6}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga58998ddc40adb6361704d6c9dad08125}{DMA1\+\_\+\+Stream6\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga8ecdeaf43d0f4207dab1fdb4d7bf8d26}{DMA1\+\_\+\+Stream7}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga82186dd6d3f60995d428b34c041919d7}{DMA1\+\_\+\+Stream7\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga506520140eec1708bc7570c49bdf972d}{DMA2}}~((\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{DMA2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga3a2efe5fd7a7a79be3b08a1670bbd016}{DMA2\+\_\+\+Stream0}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac4c67b24726ba6b94d03adb351bcec4d}{DMA2\+\_\+\+Stream0\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gae96f15d34d3c41c16fce69bc2878151a}{DMA2\+\_\+\+Stream1}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga35512bdc3f5e9df4557c2fbe7935d0b1}{DMA2\+\_\+\+Stream1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga71bb410664b861ff0520f08976e24ee1}{DMA2\+\_\+\+Stream2}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaed33a06f08188466f2ede06160984e9a}{DMA2\+\_\+\+Stream2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaa6ead6a5ca6b8df70b5505aaeec6fd2e}{DMA2\+\_\+\+Stream3}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf3a9480e08c6ae94f4482e0cdaebdd17}{DMA2\+\_\+\+Stream3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gae32674772021620800275dd3b6d62c2f}{DMA2\+\_\+\+Stream4}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad1e67740e6301233473f64638145dd1f}{DMA2\+\_\+\+Stream4\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac40f58718761251875b5a897287efd83}{DMA2\+\_\+\+Stream5}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaed1460fdc407b6decfbffccb0260d0af}{DMA2\+\_\+\+Stream5\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga11a00b283e0911cd427e277e5a314ccc}{DMA2\+\_\+\+Stream6}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga5e81174c96fd204fa7c82c815e85c8e6}{DMA2\+\_\+\+Stream6\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gacc135dbca0eca67d5aa0abc555f053ce}{DMA2\+\_\+\+Stream7}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa9faa708ad2440d24eb1064cba9bb06d}{DMA2\+\_\+\+Stream7\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga5b0885b8b55bbc13691092b704d9309f}{RNG}}~((\mbox{\hyperlink{struct_r_n_g___type_def}{RNG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab92662976cfe62457141e5b4f83d541c}{RNG\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}~((\mbox{\hyperlink{struct_d_b_g_m_c_u___type_def}{DBGMCU\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef}{DBGMCU\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___hardware___constant___definition_gab9ea77371b070034ca2a56381a7e9de7}{LSI\+\_\+\+STARTUP\+\_\+\+TIME}}~40U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1c2e0f2c5f57df27447e2c4055d1a3b}{ADC\+\_\+\+SR\+\_\+\+AWD\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1f5cef448ce47b4bf2e3d71ed7debf3}{ADC\+\_\+\+SR\+\_\+\+AWD\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1c2e0f2c5f57df27447e2c4055d1a3b}{ADC\+\_\+\+SR\+\_\+\+AWD\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b7f27694281e4cad956da567e5583b2}{ADC\+\_\+\+SR\+\_\+\+AWD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1f5cef448ce47b4bf2e3d71ed7debf3}{ADC\+\_\+\+SR\+\_\+\+AWD\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a468d077f5722ce97ae2d5d907b6fc5}{ADC\+\_\+\+SR\+\_\+\+EOC\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga370d791b736d2b691df00221dbd3041a}{ADC\+\_\+\+SR\+\_\+\+EOC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a468d077f5722ce97ae2d5d907b6fc5}{ADC\+\_\+\+SR\+\_\+\+EOC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3dc295c5253743aeb2cda582953b7b53}{ADC\+\_\+\+SR\+\_\+\+EOC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga370d791b736d2b691df00221dbd3041a}{ADC\+\_\+\+SR\+\_\+\+EOC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf45ea3ec6ba328fe2eb3d57cc061fcf6}{ADC\+\_\+\+SR\+\_\+\+JEOC\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e5d245721d37e76b53660c9d2094000}{ADC\+\_\+\+SR\+\_\+\+JEOC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf45ea3ec6ba328fe2eb3d57cc061fcf6}{ADC\+\_\+\+SR\+\_\+\+JEOC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc9f07589bb1a4e398781df372389b56}{ADC\+\_\+\+SR\+\_\+\+JEOC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e5d245721d37e76b53660c9d2094000}{ADC\+\_\+\+SR\+\_\+\+JEOC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66b7ea4bf6dc5c2b0406d52f5c728716}{ADC\+\_\+\+SR\+\_\+\+JSTRT\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72dec61b0a9eaf8380b4ba19e8bd3750}{ADC\+\_\+\+SR\+\_\+\+JSTRT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66b7ea4bf6dc5c2b0406d52f5c728716}{ADC\+\_\+\+SR\+\_\+\+JSTRT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7340a01ffec051c06e80a037eee58a14}{ADC\+\_\+\+SR\+\_\+\+JSTRT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72dec61b0a9eaf8380b4ba19e8bd3750}{ADC\+\_\+\+SR\+\_\+\+JSTRT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21a6327becffbd34525a0960e7be990e}{ADC\+\_\+\+SR\+\_\+\+STRT\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabffe4cd9e85d28f2e29d16acf305c48}{ADC\+\_\+\+SR\+\_\+\+STRT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21a6327becffbd34525a0960e7be990e}{ADC\+\_\+\+SR\+\_\+\+STRT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45eb11ad986d8220cde9fa47a91ed222}{ADC\+\_\+\+SR\+\_\+\+STRT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabffe4cd9e85d28f2e29d16acf305c48}{ADC\+\_\+\+SR\+\_\+\+STRT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50c7432adead5e587179e4c67713f193}{ADC\+\_\+\+SR\+\_\+\+OVR\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f963f57c46a01cd982b88b3a71574eb}{ADC\+\_\+\+SR\+\_\+\+OVR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50c7432adead5e587179e4c67713f193}{ADC\+\_\+\+SR\+\_\+\+OVR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e5211d5e3e53cdedf4d9d6fe4ce2a45}{ADC\+\_\+\+SR\+\_\+\+OVR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f963f57c46a01cd982b88b3a71574eb}{ADC\+\_\+\+SR\+\_\+\+OVR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga593a52bc26648e0eceef061f5a8c32e0}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cc3a347eb0150e7f476f67df64e2276}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga593a52bc26648e0eceef061f5a8c32e0}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8bb755c7059bb2d4f5e2e999d2a2677}{ADC\+\_\+\+CR1\+\_\+\+AWDCH}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cc3a347eb0150e7f476f67df64e2276}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18725d77c35c173cdb5bdab658d9dace}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+0}}~(0x01\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga593a52bc26648e0eceef061f5a8c32e0}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcd37244d74db7c9a34a4f08b94301ae}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+1}}~(0x02\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga593a52bc26648e0eceef061f5a8c32e0}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga625eebdc95937325cad90a151853f5a0}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+2}}~(0x04\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga593a52bc26648e0eceef061f5a8c32e0}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb768d4aafbabc114d4650cf962392ec}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+3}}~(0x08\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga593a52bc26648e0eceef061f5a8c32e0}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf37f3c0d7c72192803d0772e076cf8ee}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+4}}~(0x10\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga593a52bc26648e0eceef061f5a8c32e0}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac14738c525ee769e8971601f631ef594}{ADC\+\_\+\+CR1\+\_\+\+EOCIE\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4cb8db4061b4ebb927dbf6bef84e9ae0}{ADC\+\_\+\+CR1\+\_\+\+EOCIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac14738c525ee769e8971601f631ef594}{ADC\+\_\+\+CR1\+\_\+\+EOCIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa39fee2e812a7ca45998cccf32e90aea}{ADC\+\_\+\+CR1\+\_\+\+EOCIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4cb8db4061b4ebb927dbf6bef84e9ae0}{ADC\+\_\+\+CR1\+\_\+\+EOCIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga553aa50487015ce07880bd3c62887698}{ADC\+\_\+\+CR1\+\_\+\+AWDIE\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34c5eb25f1b9dc807fabc06c90fe9df6}{ADC\+\_\+\+CR1\+\_\+\+AWDIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga553aa50487015ce07880bd3c62887698}{ADC\+\_\+\+CR1\+\_\+\+AWDIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd44f86b189696d5a3780342516de722}{ADC\+\_\+\+CR1\+\_\+\+AWDIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34c5eb25f1b9dc807fabc06c90fe9df6}{ADC\+\_\+\+CR1\+\_\+\+AWDIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89dc37165238a2b3a31bad4bf2241b12}{ADC\+\_\+\+CR1\+\_\+\+JEOCIE\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c41e259f643939c71619ce4f743554a}{ADC\+\_\+\+CR1\+\_\+\+JEOCIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89dc37165238a2b3a31bad4bf2241b12}{ADC\+\_\+\+CR1\+\_\+\+JEOCIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c46fc1dc6c63acf88821f46a8f6d5e7}{ADC\+\_\+\+CR1\+\_\+\+JEOCIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c41e259f643939c71619ce4f743554a}{ADC\+\_\+\+CR1\+\_\+\+JEOCIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4dcc7aec82792bc0439ebf0eaa871d5c}{ADC\+\_\+\+CR1\+\_\+\+SCAN\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ae87fc99e54856233fe19c05947821d}{ADC\+\_\+\+CR1\+\_\+\+SCAN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4dcc7aec82792bc0439ebf0eaa871d5c}{ADC\+\_\+\+CR1\+\_\+\+SCAN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaeab75ece0c73dd97e8f21911ed22d06}{ADC\+\_\+\+CR1\+\_\+\+SCAN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ae87fc99e54856233fe19c05947821d}{ADC\+\_\+\+CR1\+\_\+\+SCAN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1cc219fd4025d88bd77dfb2824e4a42b}{ADC\+\_\+\+CR1\+\_\+\+AWDSGL\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a58382bba04769e4baef8f36390f648}{ADC\+\_\+\+CR1\+\_\+\+AWDSGL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1cc219fd4025d88bd77dfb2824e4a42b}{ADC\+\_\+\+CR1\+\_\+\+AWDSGL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c9fc31f19c04033dfa98e982519c451}{ADC\+\_\+\+CR1\+\_\+\+AWDSGL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a58382bba04769e4baef8f36390f648}{ADC\+\_\+\+CR1\+\_\+\+AWDSGL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac65ab808d9f67501a3e032f6e093baa7}{ADC\+\_\+\+CR1\+\_\+\+JAUTO\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7cfa0d38cd6dfd5ed09673558ccadacf}{ADC\+\_\+\+CR1\+\_\+\+JAUTO\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac65ab808d9f67501a3e032f6e093baa7}{ADC\+\_\+\+CR1\+\_\+\+JAUTO\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6353cb0d564410358b3a086dd0241f8c}{ADC\+\_\+\+CR1\+\_\+\+JAUTO}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7cfa0d38cd6dfd5ed09673558ccadacf}{ADC\+\_\+\+CR1\+\_\+\+JAUTO\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga394271f323587db3ea21731046b69004}{ADC\+\_\+\+CR1\+\_\+\+DISCEN\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad69e1c5ba0421fe9b33109a3789be1a5}{ADC\+\_\+\+CR1\+\_\+\+DISCEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga394271f323587db3ea21731046b69004}{ADC\+\_\+\+CR1\+\_\+\+DISCEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd690297fc73fca40d797f4c90800b9a}{ADC\+\_\+\+CR1\+\_\+\+DISCEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad69e1c5ba0421fe9b33109a3789be1a5}{ADC\+\_\+\+CR1\+\_\+\+DISCEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2e2019ed8fe62389fe06843f9bbc265}{ADC\+\_\+\+CR1\+\_\+\+JDISCEN\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae5059f8684f70119fff571d8c79bbaf}{ADC\+\_\+\+CR1\+\_\+\+JDISCEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2e2019ed8fe62389fe06843f9bbc265}{ADC\+\_\+\+CR1\+\_\+\+JDISCEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd06a2840346bf45ff335707db0b6e30}{ADC\+\_\+\+CR1\+\_\+\+JDISCEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae5059f8684f70119fff571d8c79bbaf}{ADC\+\_\+\+CR1\+\_\+\+JDISCEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga418d84715b6f383cea1ca241d0c76194}{ADC\+\_\+\+CR1\+\_\+\+DISCNUM\+\_\+\+Pos}}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafee42b4ef0f4cb5b0ab45fc78f3e27f9}{ADC\+\_\+\+CR1\+\_\+\+DISCNUM\+\_\+\+Msk}}~(0x7\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga418d84715b6f383cea1ca241d0c76194}{ADC\+\_\+\+CR1\+\_\+\+DISCNUM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeaa416a291023449ae82e7ef39844075}{ADC\+\_\+\+CR1\+\_\+\+DISCNUM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafee42b4ef0f4cb5b0ab45fc78f3e27f9}{ADC\+\_\+\+CR1\+\_\+\+DISCNUM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59ff81db7def261f0e84d5dbb6cca1ce}{ADC\+\_\+\+CR1\+\_\+\+DISCNUM\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga418d84715b6f383cea1ca241d0c76194}{ADC\+\_\+\+CR1\+\_\+\+DISCNUM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39940d3611126052f4f748934c629ebf}{ADC\+\_\+\+CR1\+\_\+\+DISCNUM\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga418d84715b6f383cea1ca241d0c76194}{ADC\+\_\+\+CR1\+\_\+\+DISCNUM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab73d5fdf276f5ef3965afdda78ac9e1e}{ADC\+\_\+\+CR1\+\_\+\+DISCNUM\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga418d84715b6f383cea1ca241d0c76194}{ADC\+\_\+\+CR1\+\_\+\+DISCNUM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78cb5899a747da3e5013ad44934b5c7d}{ADC\+\_\+\+CR1\+\_\+\+JAWDEN\+\_\+\+Pos}}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29a30d56ef1ba75b52db631e367b13bb}{ADC\+\_\+\+CR1\+\_\+\+JAWDEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78cb5899a747da3e5013ad44934b5c7d}{ADC\+\_\+\+CR1\+\_\+\+JAWDEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4886de74bcd3a1e545094089f76fd0b3}{ADC\+\_\+\+CR1\+\_\+\+JAWDEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29a30d56ef1ba75b52db631e367b13bb}{ADC\+\_\+\+CR1\+\_\+\+JAWDEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4078327f9219b87d0627ad53f27e25a}{ADC\+\_\+\+CR1\+\_\+\+AWDEN\+\_\+\+Pos}}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga815cfd0e3ad3eed4424caf312550da16}{ADC\+\_\+\+CR1\+\_\+\+AWDEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4078327f9219b87d0627ad53f27e25a}{ADC\+\_\+\+CR1\+\_\+\+AWDEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e006d43fcb9fe1306745c95a1bdd651}{ADC\+\_\+\+CR1\+\_\+\+AWDEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga815cfd0e3ad3eed4424caf312550da16}{ADC\+\_\+\+CR1\+\_\+\+AWDEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacae7156287b4fc60bc71114529b7b868}{ADC\+\_\+\+CR1\+\_\+\+RES\+\_\+\+Pos}}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5645a309568931b9f783dbca969ff487}{ADC\+\_\+\+CR1\+\_\+\+RES\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacae7156287b4fc60bc71114529b7b868}{ADC\+\_\+\+CR1\+\_\+\+RES\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71e4a4c233895a2e7b6dd3ca6ca849e5}{ADC\+\_\+\+CR1\+\_\+\+RES}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5645a309568931b9f783dbca969ff487}{ADC\+\_\+\+CR1\+\_\+\+RES\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacfc432ddbd2140a92d877f6d9dc52417}{ADC\+\_\+\+CR1\+\_\+\+RES\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacae7156287b4fc60bc71114529b7b868}{ADC\+\_\+\+CR1\+\_\+\+RES\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga674904864f540043692a5b5ead9fae10}{ADC\+\_\+\+CR1\+\_\+\+RES\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacae7156287b4fc60bc71114529b7b868}{ADC\+\_\+\+CR1\+\_\+\+RES\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c72d6e0c41f98ea9b378d8455de2f13}{ADC\+\_\+\+CR1\+\_\+\+OVRIE\+\_\+\+Pos}}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada4ec8e732a43f37a4568049593aa146}{ADC\+\_\+\+CR1\+\_\+\+OVRIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c72d6e0c41f98ea9b378d8455de2f13}{ADC\+\_\+\+CR1\+\_\+\+OVRIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa892fda7c204bf18a33a059f28be0fba}{ADC\+\_\+\+CR1\+\_\+\+OVRIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gada4ec8e732a43f37a4568049593aa146}{ADC\+\_\+\+CR1\+\_\+\+OVRIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga234ecbd845e8f7b48fab4b3f1e12e788}{ADC\+\_\+\+CR2\+\_\+\+ADON\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga523c9c51b9eefe42cc33dec9dbcd7091}{ADC\+\_\+\+CR2\+\_\+\+ADON\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga234ecbd845e8f7b48fab4b3f1e12e788}{ADC\+\_\+\+CR2\+\_\+\+ADON\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89b646f092b052d8488d2016f6290f0e}{ADC\+\_\+\+CR2\+\_\+\+ADON}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga523c9c51b9eefe42cc33dec9dbcd7091}{ADC\+\_\+\+CR2\+\_\+\+ADON\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4401869d89774c7f187aa72c3f9fae2}{ADC\+\_\+\+CR2\+\_\+\+CONT\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69a1c4bf40a36bd05804f1083f745914}{ADC\+\_\+\+CR2\+\_\+\+CONT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4401869d89774c7f187aa72c3f9fae2}{ADC\+\_\+\+CR2\+\_\+\+CONT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49bb71a868c9d88a0f7bbe48918b2140}{ADC\+\_\+\+CR2\+\_\+\+CONT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69a1c4bf40a36bd05804f1083f745914}{ADC\+\_\+\+CR2\+\_\+\+CONT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8edaebc5ec9c7cf465e7810189052ffd}{ADC\+\_\+\+CR2\+\_\+\+DMA\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9bfa1dd15f4531ef79131a4a2810342}{ADC\+\_\+\+CR2\+\_\+\+DMA\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8edaebc5ec9c7cf465e7810189052ffd}{ADC\+\_\+\+CR2\+\_\+\+DMA\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga017309ac4b532bc8c607388f4e2cbbec}{ADC\+\_\+\+CR2\+\_\+\+DMA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9bfa1dd15f4531ef79131a4a2810342}{ADC\+\_\+\+CR2\+\_\+\+DMA\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25e88283dda37ac8153f8f2d5aa8fd4b}{ADC\+\_\+\+CR2\+\_\+\+DDS\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96fbc51781aa1e2cb18d72ac67e748fe}{ADC\+\_\+\+CR2\+\_\+\+DDS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25e88283dda37ac8153f8f2d5aa8fd4b}{ADC\+\_\+\+CR2\+\_\+\+DDS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d7d75f0c4c8fa190fbf9f86fbe6dfc8}{ADC\+\_\+\+CR2\+\_\+\+DDS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96fbc51781aa1e2cb18d72ac67e748fe}{ADC\+\_\+\+CR2\+\_\+\+DDS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga375e2be253b645381365c90ae8c4cb1f}{ADC\+\_\+\+CR2\+\_\+\+EOCS\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacee54d4669ca3fd1c2e760cbe1a0dcbd}{ADC\+\_\+\+CR2\+\_\+\+EOCS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga375e2be253b645381365c90ae8c4cb1f}{ADC\+\_\+\+CR2\+\_\+\+EOCS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9dac2004ab20295e04012060ab24aeb}{ADC\+\_\+\+CR2\+\_\+\+EOCS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacee54d4669ca3fd1c2e760cbe1a0dcbd}{ADC\+\_\+\+CR2\+\_\+\+EOCS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6422927e869ce87e289e796dcf0067c2}{ADC\+\_\+\+CR2\+\_\+\+ALIGN\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada0bca3543546c0f5c893a4a99a4ddcc}{ADC\+\_\+\+CR2\+\_\+\+ALIGN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6422927e869ce87e289e796dcf0067c2}{ADC\+\_\+\+CR2\+\_\+\+ALIGN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5950b5a7438a447584f6dd86c343362}{ADC\+\_\+\+CR2\+\_\+\+ALIGN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gada0bca3543546c0f5c893a4a99a4ddcc}{ADC\+\_\+\+CR2\+\_\+\+ALIGN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d64811b8292d3145622b767f859e3b0}{ADC\+\_\+\+CR2\+\_\+\+JEXTSEL\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57147ca3b182775bc6708bd7edad0a8d}{ADC\+\_\+\+CR2\+\_\+\+JEXTSEL\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d64811b8292d3145622b767f859e3b0}{ADC\+\_\+\+CR2\+\_\+\+JEXTSEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab3aa5d0e2a4b77960ec8f3b425a3eac}{ADC\+\_\+\+CR2\+\_\+\+JEXTSEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57147ca3b182775bc6708bd7edad0a8d}{ADC\+\_\+\+CR2\+\_\+\+JEXTSEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa70c1f30e2101e2177ce564440203ba3}{ADC\+\_\+\+CR2\+\_\+\+JEXTSEL\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d64811b8292d3145622b767f859e3b0}{ADC\+\_\+\+CR2\+\_\+\+JEXTSEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99fa4a240d34ce231d6d0543bac7fd9b}{ADC\+\_\+\+CR2\+\_\+\+JEXTSEL\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d64811b8292d3145622b767f859e3b0}{ADC\+\_\+\+CR2\+\_\+\+JEXTSEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga571bb97f950181fedbc0d4756482713d}{ADC\+\_\+\+CR2\+\_\+\+JEXTSEL\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d64811b8292d3145622b767f859e3b0}{ADC\+\_\+\+CR2\+\_\+\+JEXTSEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae34f5dda7a153ffd927c9cd38999f822}{ADC\+\_\+\+CR2\+\_\+\+JEXTSEL\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d64811b8292d3145622b767f859e3b0}{ADC\+\_\+\+CR2\+\_\+\+JEXTSEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf91b9e9943eb12821746a1fe4a68988}{ADC\+\_\+\+CR2\+\_\+\+JEXTEN\+\_\+\+Pos}}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac444a034ccfbea8f0a0a1b3a40abb600}{ADC\+\_\+\+CR2\+\_\+\+JEXTEN\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf91b9e9943eb12821746a1fe4a68988}{ADC\+\_\+\+CR2\+\_\+\+JEXTEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07330f702208792faca3a563dc4fd9c6}{ADC\+\_\+\+CR2\+\_\+\+JEXTEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac444a034ccfbea8f0a0a1b3a40abb600}{ADC\+\_\+\+CR2\+\_\+\+JEXTEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b3c99510de210ff3137ff8de328889b}{ADC\+\_\+\+CR2\+\_\+\+JEXTEN\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf91b9e9943eb12821746a1fe4a68988}{ADC\+\_\+\+CR2\+\_\+\+JEXTEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga949c70fdf36a32a6afcbf44fec123832}{ADC\+\_\+\+CR2\+\_\+\+JEXTEN\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf91b9e9943eb12821746a1fe4a68988}{ADC\+\_\+\+CR2\+\_\+\+JEXTEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c5de0a53e5697dcb16759a12c47c7a4}{ADC\+\_\+\+CR2\+\_\+\+JSWSTART\+\_\+\+Pos}}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1555cd00a88accf874a2bda2c0ac8d4}{ADC\+\_\+\+CR2\+\_\+\+JSWSTART\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c5de0a53e5697dcb16759a12c47c7a4}{ADC\+\_\+\+CR2\+\_\+\+JSWSTART\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac12fe8a6cc24eef2ed2e1f1525855678}{ADC\+\_\+\+CR2\+\_\+\+JSWSTART}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1555cd00a88accf874a2bda2c0ac8d4}{ADC\+\_\+\+CR2\+\_\+\+JSWSTART\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98246071e8135d0b92366024e474511c}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+\+Pos}}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef4979d74537d34ce18573d072e33408}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98246071e8135d0b92366024e474511c}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d1054d6cd017e305cf6e8a864ce96c8}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef4979d74537d34ce18573d072e33408}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9410c7fd93f6d0b157ede745ee269d7b}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98246071e8135d0b92366024e474511c}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a6725419743a8d01b4a223609952893}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98246071e8135d0b92366024e474511c}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c2322988b5fff19d012d9179d412ad0}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98246071e8135d0b92366024e474511c}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga387de6160834197888efa43e164c2db9}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98246071e8135d0b92366024e474511c}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga902a845718958f3db26c7d56e9c3a286}{ADC\+\_\+\+CR2\+\_\+\+EXTEN\+\_\+\+Pos}}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac97138f7c2e3ecbb31756679589c9b62}{ADC\+\_\+\+CR2\+\_\+\+EXTEN\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga902a845718958f3db26c7d56e9c3a286}{ADC\+\_\+\+CR2\+\_\+\+EXTEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga574b4d8e90655d0432882d620e629234}{ADC\+\_\+\+CR2\+\_\+\+EXTEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac97138f7c2e3ecbb31756679589c9b62}{ADC\+\_\+\+CR2\+\_\+\+EXTEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3519da0cc6fbd31444a16244c70232e6}{ADC\+\_\+\+CR2\+\_\+\+EXTEN\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga902a845718958f3db26c7d56e9c3a286}{ADC\+\_\+\+CR2\+\_\+\+EXTEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17e37edddbb6ad791bffb350cca23d4d}{ADC\+\_\+\+CR2\+\_\+\+EXTEN\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga902a845718958f3db26c7d56e9c3a286}{ADC\+\_\+\+CR2\+\_\+\+EXTEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf78afe48fe6fdadf00d3c37cfed860a7}{ADC\+\_\+\+CR2\+\_\+\+SWSTART\+\_\+\+Pos}}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5c16a177295208be4bed45f350c315e}{ADC\+\_\+\+CR2\+\_\+\+SWSTART\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf78afe48fe6fdadf00d3c37cfed860a7}{ADC\+\_\+\+CR2\+\_\+\+SWSTART\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5eae65bad1a6c975e1911eb5ba117468}{ADC\+\_\+\+CR2\+\_\+\+SWSTART}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5c16a177295208be4bed45f350c315e}{ADC\+\_\+\+CR2\+\_\+\+SWSTART\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2d3f858e16869682edb4fd672167f9e}{ADC\+\_\+\+SMPR1\+\_\+\+SMP10\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa436e3f99d6260a7c0d93c2c7b9e06e0}{ADC\+\_\+\+SMPR1\+\_\+\+SMP10\+\_\+\+Msk}}~(0x7\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2d3f858e16869682edb4fd672167f9e}{ADC\+\_\+\+SMPR1\+\_\+\+SMP10\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32242a2c2156a012a7343bcb43d490d0}{ADC\+\_\+\+SMPR1\+\_\+\+SMP10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa436e3f99d6260a7c0d93c2c7b9e06e0}{ADC\+\_\+\+SMPR1\+\_\+\+SMP10\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a8996c53042759f01e966fb00351ebf}{ADC\+\_\+\+SMPR1\+\_\+\+SMP10\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2d3f858e16869682edb4fd672167f9e}{ADC\+\_\+\+SMPR1\+\_\+\+SMP10\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42b96f058436c8bdcfabe1e08c7edd61}{ADC\+\_\+\+SMPR1\+\_\+\+SMP10\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2d3f858e16869682edb4fd672167f9e}{ADC\+\_\+\+SMPR1\+\_\+\+SMP10\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga289d89b4d92d7f685a8e44aeb9ddcded}{ADC\+\_\+\+SMPR1\+\_\+\+SMP10\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2d3f858e16869682edb4fd672167f9e}{ADC\+\_\+\+SMPR1\+\_\+\+SMP10\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b0f3653aea6b1db3875f59d5c3bdc74}{ADC\+\_\+\+SMPR1\+\_\+\+SMP11\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bed6ca83db1864feb7eb926d8228c85}{ADC\+\_\+\+SMPR1\+\_\+\+SMP11\+\_\+\+Msk}}~(0x7\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b0f3653aea6b1db3875f59d5c3bdc74}{ADC\+\_\+\+SMPR1\+\_\+\+SMP11\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c74d559f2a70a2e8c807b7bcaccd800}{ADC\+\_\+\+SMPR1\+\_\+\+SMP11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bed6ca83db1864feb7eb926d8228c85}{ADC\+\_\+\+SMPR1\+\_\+\+SMP11\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60780d613953f48a2dfc8debce72fb28}{ADC\+\_\+\+SMPR1\+\_\+\+SMP11\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b0f3653aea6b1db3875f59d5c3bdc74}{ADC\+\_\+\+SMPR1\+\_\+\+SMP11\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa61e1dbafcae3e1c8eae4320a6e5ec5d}{ADC\+\_\+\+SMPR1\+\_\+\+SMP11\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b0f3653aea6b1db3875f59d5c3bdc74}{ADC\+\_\+\+SMPR1\+\_\+\+SMP11\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93a876a9a6d90cd30456433b7e38c3f2}{ADC\+\_\+\+SMPR1\+\_\+\+SMP11\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b0f3653aea6b1db3875f59d5c3bdc74}{ADC\+\_\+\+SMPR1\+\_\+\+SMP11\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb6169f9cd1e9c488526140dcbf464c2}{ADC\+\_\+\+SMPR1\+\_\+\+SMP12\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae18d279a21d7ce940d6969500a25a13b}{ADC\+\_\+\+SMPR1\+\_\+\+SMP12\+\_\+\+Msk}}~(0x7\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb6169f9cd1e9c488526140dcbf464c2}{ADC\+\_\+\+SMPR1\+\_\+\+SMP12\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga433b5a7d944666fb7abed3b107c352fc}{ADC\+\_\+\+SMPR1\+\_\+\+SMP12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae18d279a21d7ce940d6969500a25a13b}{ADC\+\_\+\+SMPR1\+\_\+\+SMP12\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaaac6ae97c00276d7472bc92a9edd6e2}{ADC\+\_\+\+SMPR1\+\_\+\+SMP12\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb6169f9cd1e9c488526140dcbf464c2}{ADC\+\_\+\+SMPR1\+\_\+\+SMP12\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6020f9d742e15650ad919aaccaf2ff6c}{ADC\+\_\+\+SMPR1\+\_\+\+SMP12\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb6169f9cd1e9c488526140dcbf464c2}{ADC\+\_\+\+SMPR1\+\_\+\+SMP12\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb59adb544d416e91ea0c12d4f39ccc9}{ADC\+\_\+\+SMPR1\+\_\+\+SMP12\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb6169f9cd1e9c488526140dcbf464c2}{ADC\+\_\+\+SMPR1\+\_\+\+SMP12\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9093533a0a301bae03822d9f8bfc7597}{ADC\+\_\+\+SMPR1\+\_\+\+SMP13\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0b2a1ff66bccc991c783ceca1d69cfd}{ADC\+\_\+\+SMPR1\+\_\+\+SMP13\+\_\+\+Msk}}~(0x7\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9093533a0a301bae03822d9f8bfc7597}{ADC\+\_\+\+SMPR1\+\_\+\+SMP13\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2df120cd93a177ea17946a656259129e}{ADC\+\_\+\+SMPR1\+\_\+\+SMP13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0b2a1ff66bccc991c783ceca1d69cfd}{ADC\+\_\+\+SMPR1\+\_\+\+SMP13\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49e7444d6cf630eccfd52fb4155bd553}{ADC\+\_\+\+SMPR1\+\_\+\+SMP13\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9093533a0a301bae03822d9f8bfc7597}{ADC\+\_\+\+SMPR1\+\_\+\+SMP13\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5d5ad9d8d08feaee18d1f2d8d6787a1}{ADC\+\_\+\+SMPR1\+\_\+\+SMP13\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9093533a0a301bae03822d9f8bfc7597}{ADC\+\_\+\+SMPR1\+\_\+\+SMP13\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4cd285d46485136deb6223377d0b17c}{ADC\+\_\+\+SMPR1\+\_\+\+SMP13\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9093533a0a301bae03822d9f8bfc7597}{ADC\+\_\+\+SMPR1\+\_\+\+SMP13\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2da550ca91822740c151e660e6725475}{ADC\+\_\+\+SMPR1\+\_\+\+SMP14\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga410946d711bfd8069e7eb95d6d83e832}{ADC\+\_\+\+SMPR1\+\_\+\+SMP14\+\_\+\+Msk}}~(0x7\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2da550ca91822740c151e660e6725475}{ADC\+\_\+\+SMPR1\+\_\+\+SMP14\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1574fc02a40f22fc751073e02ebb781}{ADC\+\_\+\+SMPR1\+\_\+\+SMP14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga410946d711bfd8069e7eb95d6d83e832}{ADC\+\_\+\+SMPR1\+\_\+\+SMP14\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9243898272b1d27018c971eecfa57f78}{ADC\+\_\+\+SMPR1\+\_\+\+SMP14\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2da550ca91822740c151e660e6725475}{ADC\+\_\+\+SMPR1\+\_\+\+SMP14\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1016b8ca359247491a2a0a5d77aa1c22}{ADC\+\_\+\+SMPR1\+\_\+\+SMP14\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2da550ca91822740c151e660e6725475}{ADC\+\_\+\+SMPR1\+\_\+\+SMP14\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e658a8b72bac244bf919a874690e49e}{ADC\+\_\+\+SMPR1\+\_\+\+SMP14\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2da550ca91822740c151e660e6725475}{ADC\+\_\+\+SMPR1\+\_\+\+SMP14\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4a9dac15edbf7dbc2fa521e57cd0929}{ADC\+\_\+\+SMPR1\+\_\+\+SMP15\+\_\+\+Pos}}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bd307278f68d42fad28c9a549cee495}{ADC\+\_\+\+SMPR1\+\_\+\+SMP15\+\_\+\+Msk}}~(0x7\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4a9dac15edbf7dbc2fa521e57cd0929}{ADC\+\_\+\+SMPR1\+\_\+\+SMP15\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ae0043ad863f7710834217bc82c8ecf}{ADC\+\_\+\+SMPR1\+\_\+\+SMP15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bd307278f68d42fad28c9a549cee495}{ADC\+\_\+\+SMPR1\+\_\+\+SMP15\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5f8e555f5ece2ee632dd9d6c60d9584}{ADC\+\_\+\+SMPR1\+\_\+\+SMP15\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4a9dac15edbf7dbc2fa521e57cd0929}{ADC\+\_\+\+SMPR1\+\_\+\+SMP15\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab978e10b7dcfe6c1b88dd4fef50498ac}{ADC\+\_\+\+SMPR1\+\_\+\+SMP15\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4a9dac15edbf7dbc2fa521e57cd0929}{ADC\+\_\+\+SMPR1\+\_\+\+SMP15\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga045285e1c5ab9ae570e37fe627b0e117}{ADC\+\_\+\+SMPR1\+\_\+\+SMP15\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4a9dac15edbf7dbc2fa521e57cd0929}{ADC\+\_\+\+SMPR1\+\_\+\+SMP15\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad299a50233bbf403f796758fbce28a27}{ADC\+\_\+\+SMPR1\+\_\+\+SMP16\+\_\+\+Pos}}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbf22b25f0b78dab59b1f8d2e1bbceeb}{ADC\+\_\+\+SMPR1\+\_\+\+SMP16\+\_\+\+Msk}}~(0x7\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad299a50233bbf403f796758fbce28a27}{ADC\+\_\+\+SMPR1\+\_\+\+SMP16\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2925d05347e46e9c6a970214fa76bbec}{ADC\+\_\+\+SMPR1\+\_\+\+SMP16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbf22b25f0b78dab59b1f8d2e1bbceeb}{ADC\+\_\+\+SMPR1\+\_\+\+SMP16\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1a7d0ef695bd2017bcda3949f0134be}{ADC\+\_\+\+SMPR1\+\_\+\+SMP16\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad299a50233bbf403f796758fbce28a27}{ADC\+\_\+\+SMPR1\+\_\+\+SMP16\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga793ff2f46f51e1d485a9bd728687bf15}{ADC\+\_\+\+SMPR1\+\_\+\+SMP16\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad299a50233bbf403f796758fbce28a27}{ADC\+\_\+\+SMPR1\+\_\+\+SMP16\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade321fdbf74f830e54951ccfca285686}{ADC\+\_\+\+SMPR1\+\_\+\+SMP16\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad299a50233bbf403f796758fbce28a27}{ADC\+\_\+\+SMPR1\+\_\+\+SMP16\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f0af7a5db877331daa8770222909d4d}{ADC\+\_\+\+SMPR1\+\_\+\+SMP17\+\_\+\+Pos}}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9ca754667b1437b01fb0da560d36e10}{ADC\+\_\+\+SMPR1\+\_\+\+SMP17\+\_\+\+Msk}}~(0x7\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f0af7a5db877331daa8770222909d4d}{ADC\+\_\+\+SMPR1\+\_\+\+SMP17\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9867370ecef7b99c32b8ecb44ad9e581}{ADC\+\_\+\+SMPR1\+\_\+\+SMP17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9ca754667b1437b01fb0da560d36e10}{ADC\+\_\+\+SMPR1\+\_\+\+SMP17\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42b004d74f288cb191bfc6a327f94480}{ADC\+\_\+\+SMPR1\+\_\+\+SMP17\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f0af7a5db877331daa8770222909d4d}{ADC\+\_\+\+SMPR1\+\_\+\+SMP17\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ac4c21586d6a353c208a5175906ecc1}{ADC\+\_\+\+SMPR1\+\_\+\+SMP17\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f0af7a5db877331daa8770222909d4d}{ADC\+\_\+\+SMPR1\+\_\+\+SMP17\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac81ceec799a7da2def4f33339bd5e273}{ADC\+\_\+\+SMPR1\+\_\+\+SMP17\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f0af7a5db877331daa8770222909d4d}{ADC\+\_\+\+SMPR1\+\_\+\+SMP17\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d49003824f10f93348569e720865899}{ADC\+\_\+\+SMPR1\+\_\+\+SMP18\+\_\+\+Pos}}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c670627d1f5c73fae79914ba1f04475}{ADC\+\_\+\+SMPR1\+\_\+\+SMP18\+\_\+\+Msk}}~(0x7\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d49003824f10f93348569e720865899}{ADC\+\_\+\+SMPR1\+\_\+\+SMP18\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3c7d84a92899d950de236fe9d14df2c}{ADC\+\_\+\+SMPR1\+\_\+\+SMP18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c670627d1f5c73fae79914ba1f04475}{ADC\+\_\+\+SMPR1\+\_\+\+SMP18\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6862168bb7688638764defc72120716b}{ADC\+\_\+\+SMPR1\+\_\+\+SMP18\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d49003824f10f93348569e720865899}{ADC\+\_\+\+SMPR1\+\_\+\+SMP18\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72a01c59a0a785b18235641b36735090}{ADC\+\_\+\+SMPR1\+\_\+\+SMP18\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d49003824f10f93348569e720865899}{ADC\+\_\+\+SMPR1\+\_\+\+SMP18\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec1addc9c417b4b7693768817b058059}{ADC\+\_\+\+SMPR1\+\_\+\+SMP18\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d49003824f10f93348569e720865899}{ADC\+\_\+\+SMPR1\+\_\+\+SMP18\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8509ff53fa9599b3e2756b0029701a12}{ADC\+\_\+\+SMPR2\+\_\+\+SMP0\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa46fc7c440c9969355b4fd542b9a6447}{ADC\+\_\+\+SMPR2\+\_\+\+SMP0\+\_\+\+Msk}}~(0x7\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8509ff53fa9599b3e2756b0029701a12}{ADC\+\_\+\+SMPR2\+\_\+\+SMP0\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a13b3c652e5759e2d8bc7e38889bc5e}{ADC\+\_\+\+SMPR2\+\_\+\+SMP0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa46fc7c440c9969355b4fd542b9a6447}{ADC\+\_\+\+SMPR2\+\_\+\+SMP0\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1bde59fce56980a59a3dfdb0da7ebe0c}{ADC\+\_\+\+SMPR2\+\_\+\+SMP0\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8509ff53fa9599b3e2756b0029701a12}{ADC\+\_\+\+SMPR2\+\_\+\+SMP0\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d5b6e025d8e70767914c144793b93e6}{ADC\+\_\+\+SMPR2\+\_\+\+SMP0\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8509ff53fa9599b3e2756b0029701a12}{ADC\+\_\+\+SMPR2\+\_\+\+SMP0\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga361de56c56c45834fc837df349f155dc}{ADC\+\_\+\+SMPR2\+\_\+\+SMP0\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8509ff53fa9599b3e2756b0029701a12}{ADC\+\_\+\+SMPR2\+\_\+\+SMP0\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a7d6076724526beda6cb481eb3ea5e7}{ADC\+\_\+\+SMPR2\+\_\+\+SMP1\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39b8904a2aa672a622471712507c39c7}{ADC\+\_\+\+SMPR2\+\_\+\+SMP1\+\_\+\+Msk}}~(0x7\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a7d6076724526beda6cb481eb3ea5e7}{ADC\+\_\+\+SMPR2\+\_\+\+SMP1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b85dd0b1708cdf1bf403b07ad51da36}{ADC\+\_\+\+SMPR2\+\_\+\+SMP1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39b8904a2aa672a622471712507c39c7}{ADC\+\_\+\+SMPR2\+\_\+\+SMP1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa99de1a2d2bbe8921353114d03cb7f6}{ADC\+\_\+\+SMPR2\+\_\+\+SMP1\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a7d6076724526beda6cb481eb3ea5e7}{ADC\+\_\+\+SMPR2\+\_\+\+SMP1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6ceb41e5e3cb6ae7da28070bc0b07d2}{ADC\+\_\+\+SMPR2\+\_\+\+SMP1\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a7d6076724526beda6cb481eb3ea5e7}{ADC\+\_\+\+SMPR2\+\_\+\+SMP1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b9efc8f9488d389301c4a6f9ef4427a}{ADC\+\_\+\+SMPR2\+\_\+\+SMP1\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a7d6076724526beda6cb481eb3ea5e7}{ADC\+\_\+\+SMPR2\+\_\+\+SMP1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f3716b7531126383d5f4f26c55b17a0}{ADC\+\_\+\+SMPR2\+\_\+\+SMP2\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf47f3ef6dad5ad4ab6a70f7256cce7bf}{ADC\+\_\+\+SMPR2\+\_\+\+SMP2\+\_\+\+Msk}}~(0x7\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f3716b7531126383d5f4f26c55b17a0}{ADC\+\_\+\+SMPR2\+\_\+\+SMP2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea6e1e298372596bcdcdf93e763b3683}{ADC\+\_\+\+SMPR2\+\_\+\+SMP2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf47f3ef6dad5ad4ab6a70f7256cce7bf}{ADC\+\_\+\+SMPR2\+\_\+\+SMP2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97e2ac0d4d8afb3aa0b4c09c8fa1d018}{ADC\+\_\+\+SMPR2\+\_\+\+SMP2\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f3716b7531126383d5f4f26c55b17a0}{ADC\+\_\+\+SMPR2\+\_\+\+SMP2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83fe79e3e10b689a209dc5a724f89199}{ADC\+\_\+\+SMPR2\+\_\+\+SMP2\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f3716b7531126383d5f4f26c55b17a0}{ADC\+\_\+\+SMPR2\+\_\+\+SMP2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad580d376e0a0bcb34183a6d6735b3122}{ADC\+\_\+\+SMPR2\+\_\+\+SMP2\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f3716b7531126383d5f4f26c55b17a0}{ADC\+\_\+\+SMPR2\+\_\+\+SMP2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46bbf950a5d9f629a48b7f9faebbcc55}{ADC\+\_\+\+SMPR2\+\_\+\+SMP3\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga305cad42f0aae469c0f63a79de6bbf2a}{ADC\+\_\+\+SMPR2\+\_\+\+SMP3\+\_\+\+Msk}}~(0x7\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46bbf950a5d9f629a48b7f9faebbcc55}{ADC\+\_\+\+SMPR2\+\_\+\+SMP3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga081c3d61e5311a11cb046d56630e1fd0}{ADC\+\_\+\+SMPR2\+\_\+\+SMP3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga305cad42f0aae469c0f63a79de6bbf2a}{ADC\+\_\+\+SMPR2\+\_\+\+SMP3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1679a42f67ca4b9b9496dd6000fec01}{ADC\+\_\+\+SMPR2\+\_\+\+SMP3\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46bbf950a5d9f629a48b7f9faebbcc55}{ADC\+\_\+\+SMPR2\+\_\+\+SMP3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1bf92b0a67dcec9b3c325d58e7e517b0}{ADC\+\_\+\+SMPR2\+\_\+\+SMP3\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46bbf950a5d9f629a48b7f9faebbcc55}{ADC\+\_\+\+SMPR2\+\_\+\+SMP3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40682268fa8534bd369eb64a329bdf46}{ADC\+\_\+\+SMPR2\+\_\+\+SMP3\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46bbf950a5d9f629a48b7f9faebbcc55}{ADC\+\_\+\+SMPR2\+\_\+\+SMP3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8fe44c9dc72211b7255b4355462f680}{ADC\+\_\+\+SMPR2\+\_\+\+SMP4\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41d006fba68f1e84ff3bd0ec21f61233}{ADC\+\_\+\+SMPR2\+\_\+\+SMP4\+\_\+\+Msk}}~(0x7\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8fe44c9dc72211b7255b4355462f680}{ADC\+\_\+\+SMPR2\+\_\+\+SMP4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeab838fcf0aace87b2163b96d208bb64}{ADC\+\_\+\+SMPR2\+\_\+\+SMP4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41d006fba68f1e84ff3bd0ec21f61233}{ADC\+\_\+\+SMPR2\+\_\+\+SMP4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4123bce64dc4f1831f992b09d6db4f2}{ADC\+\_\+\+SMPR2\+\_\+\+SMP4\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8fe44c9dc72211b7255b4355462f680}{ADC\+\_\+\+SMPR2\+\_\+\+SMP4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3edf57b459804d17d5a588dd446c763}{ADC\+\_\+\+SMPR2\+\_\+\+SMP4\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8fe44c9dc72211b7255b4355462f680}{ADC\+\_\+\+SMPR2\+\_\+\+SMP4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2a2fd74311c4ffcaed4a8d1a3be2245}{ADC\+\_\+\+SMPR2\+\_\+\+SMP4\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8fe44c9dc72211b7255b4355462f680}{ADC\+\_\+\+SMPR2\+\_\+\+SMP4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdd88f74dea228c26eeb5bcbd9513012}{ADC\+\_\+\+SMPR2\+\_\+\+SMP5\+\_\+\+Pos}}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b8b4a18f347d72459aa84fd6a2629a8}{ADC\+\_\+\+SMPR2\+\_\+\+SMP5\+\_\+\+Msk}}~(0x7\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdd88f74dea228c26eeb5bcbd9513012}{ADC\+\_\+\+SMPR2\+\_\+\+SMP5\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9500281fa740994b9cfa6a7df8227849}{ADC\+\_\+\+SMPR2\+\_\+\+SMP5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b8b4a18f347d72459aa84fd6a2629a8}{ADC\+\_\+\+SMPR2\+\_\+\+SMP5\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22dd2b1695a4e7a4b1d4ec2b8e244ffc}{ADC\+\_\+\+SMPR2\+\_\+\+SMP5\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdd88f74dea228c26eeb5bcbd9513012}{ADC\+\_\+\+SMPR2\+\_\+\+SMP5\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4de4f6c62646be62d0710dc46eb5e88}{ADC\+\_\+\+SMPR2\+\_\+\+SMP5\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdd88f74dea228c26eeb5bcbd9513012}{ADC\+\_\+\+SMPR2\+\_\+\+SMP5\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c19081d82f2c6478c6aefc207778e1e}{ADC\+\_\+\+SMPR2\+\_\+\+SMP5\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdd88f74dea228c26eeb5bcbd9513012}{ADC\+\_\+\+SMPR2\+\_\+\+SMP5\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7ad6181795d9407c499d6c5d87c7056}{ADC\+\_\+\+SMPR2\+\_\+\+SMP6\+\_\+\+Pos}}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63b337299939afb7336f2579bd3a727c}{ADC\+\_\+\+SMPR2\+\_\+\+SMP6\+\_\+\+Msk}}~(0x7\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7ad6181795d9407c499d6c5d87c7056}{ADC\+\_\+\+SMPR2\+\_\+\+SMP6\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64cd99c27d07298913541dbdc31aa8ae}{ADC\+\_\+\+SMPR2\+\_\+\+SMP6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63b337299939afb7336f2579bd3a727c}{ADC\+\_\+\+SMPR2\+\_\+\+SMP6\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbebc0a7f368e5846408d768603d9b44}{ADC\+\_\+\+SMPR2\+\_\+\+SMP6\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7ad6181795d9407c499d6c5d87c7056}{ADC\+\_\+\+SMPR2\+\_\+\+SMP6\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27f59166864f7cd0a5e8e6b4450e72d3}{ADC\+\_\+\+SMPR2\+\_\+\+SMP6\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7ad6181795d9407c499d6c5d87c7056}{ADC\+\_\+\+SMPR2\+\_\+\+SMP6\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4139fac7e8ba3e604e35ba906880f909}{ADC\+\_\+\+SMPR2\+\_\+\+SMP6\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7ad6181795d9407c499d6c5d87c7056}{ADC\+\_\+\+SMPR2\+\_\+\+SMP6\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb68d22ee2b8a9a6238d08b3c5f0417c}{ADC\+\_\+\+SMPR2\+\_\+\+SMP7\+\_\+\+Pos}}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f8b7b73b7ac647dd48d114f683afc55}{ADC\+\_\+\+SMPR2\+\_\+\+SMP7\+\_\+\+Msk}}~(0x7\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb68d22ee2b8a9a6238d08b3c5f0417c}{ADC\+\_\+\+SMPR2\+\_\+\+SMP7\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ec6ee971fc8b2d1890858df94a5c500}{ADC\+\_\+\+SMPR2\+\_\+\+SMP7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f8b7b73b7ac647dd48d114f683afc55}{ADC\+\_\+\+SMPR2\+\_\+\+SMP7\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f30003c59ab6c232d73aa446c77651a}{ADC\+\_\+\+SMPR2\+\_\+\+SMP7\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb68d22ee2b8a9a6238d08b3c5f0417c}{ADC\+\_\+\+SMPR2\+\_\+\+SMP7\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c8708fc97082257b43fa4534c721068}{ADC\+\_\+\+SMPR2\+\_\+\+SMP7\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb68d22ee2b8a9a6238d08b3c5f0417c}{ADC\+\_\+\+SMPR2\+\_\+\+SMP7\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e42897bdc25951a73bac060a7a065ca}{ADC\+\_\+\+SMPR2\+\_\+\+SMP7\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb68d22ee2b8a9a6238d08b3c5f0417c}{ADC\+\_\+\+SMPR2\+\_\+\+SMP7\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab45620208290dbe572341227dd291c5d}{ADC\+\_\+\+SMPR2\+\_\+\+SMP8\+\_\+\+Pos}}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0390786a9cb491305c18fe615acfd13f}{ADC\+\_\+\+SMPR2\+\_\+\+SMP8\+\_\+\+Msk}}~(0x7\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab45620208290dbe572341227dd291c5d}{ADC\+\_\+\+SMPR2\+\_\+\+SMP8\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0695c289e658b772070a7f29797e9cc3}{ADC\+\_\+\+SMPR2\+\_\+\+SMP8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0390786a9cb491305c18fe615acfd13f}{ADC\+\_\+\+SMPR2\+\_\+\+SMP8\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5f1d2290107eda2dfee33810779b0f6}{ADC\+\_\+\+SMPR2\+\_\+\+SMP8\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab45620208290dbe572341227dd291c5d}{ADC\+\_\+\+SMPR2\+\_\+\+SMP8\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb9ce9d71f989bad0ed686caf4dd5250}{ADC\+\_\+\+SMPR2\+\_\+\+SMP8\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab45620208290dbe572341227dd291c5d}{ADC\+\_\+\+SMPR2\+\_\+\+SMP8\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3756c6141f55c60da0bcd4d599e7d60d}{ADC\+\_\+\+SMPR2\+\_\+\+SMP8\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab45620208290dbe572341227dd291c5d}{ADC\+\_\+\+SMPR2\+\_\+\+SMP8\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39bc8143f781965172d5e6e023529abc}{ADC\+\_\+\+SMPR2\+\_\+\+SMP9\+\_\+\+Pos}}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b124d3d088448db3cd97db242b125cf}{ADC\+\_\+\+SMPR2\+\_\+\+SMP9\+\_\+\+Msk}}~(0x7\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39bc8143f781965172d5e6e023529abc}{ADC\+\_\+\+SMPR2\+\_\+\+SMP9\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5348f83daaa38060702d7b9cfe2e4005}{ADC\+\_\+\+SMPR2\+\_\+\+SMP9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b124d3d088448db3cd97db242b125cf}{ADC\+\_\+\+SMPR2\+\_\+\+SMP9\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga892f18c89fbaafc74b7d67db74b41423}{ADC\+\_\+\+SMPR2\+\_\+\+SMP9\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39bc8143f781965172d5e6e023529abc}{ADC\+\_\+\+SMPR2\+\_\+\+SMP9\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a6949e61c5845a7ff2331b64cb579bc}{ADC\+\_\+\+SMPR2\+\_\+\+SMP9\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39bc8143f781965172d5e6e023529abc}{ADC\+\_\+\+SMPR2\+\_\+\+SMP9\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga070135017850599b1e19766c6aa31cd1}{ADC\+\_\+\+SMPR2\+\_\+\+SMP9\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39bc8143f781965172d5e6e023529abc}{ADC\+\_\+\+SMPR2\+\_\+\+SMP9\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga593196324c441869e2b7629db926aafd}{ADC\+\_\+\+JOFR1\+\_\+\+JOFFSET1\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4aeb01e5e14a55e3de62770ff3b3d0fd}{ADC\+\_\+\+JOFR1\+\_\+\+JOFFSET1\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga593196324c441869e2b7629db926aafd}{ADC\+\_\+\+JOFR1\+\_\+\+JOFFSET1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad76f97130b391455094605a6c803026c}{ADC\+\_\+\+JOFR1\+\_\+\+JOFFSET1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4aeb01e5e14a55e3de62770ff3b3d0fd}{ADC\+\_\+\+JOFR1\+\_\+\+JOFFSET1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15e0dc116f3623901fdda1e743838334}{ADC\+\_\+\+JOFR2\+\_\+\+JOFFSET2\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21ef3d2ed0de640e567ecefb4c902df4}{ADC\+\_\+\+JOFR2\+\_\+\+JOFFSET2\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15e0dc116f3623901fdda1e743838334}{ADC\+\_\+\+JOFR2\+\_\+\+JOFFSET2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b15a9e9ce10303e233059c1de6d956c}{ADC\+\_\+\+JOFR2\+\_\+\+JOFFSET2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21ef3d2ed0de640e567ecefb4c902df4}{ADC\+\_\+\+JOFR2\+\_\+\+JOFFSET2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad339e95766c1c4dd3ec3ef2fa5856f8b}{ADC\+\_\+\+JOFR3\+\_\+\+JOFFSET3\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e742777e82d2e3a58f789f7785fa530}{ADC\+\_\+\+JOFR3\+\_\+\+JOFFSET3\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad339e95766c1c4dd3ec3ef2fa5856f8b}{ADC\+\_\+\+JOFR3\+\_\+\+JOFFSET3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga743e4c3a7cefc1a193146e77791c3985}{ADC\+\_\+\+JOFR3\+\_\+\+JOFFSET3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e742777e82d2e3a58f789f7785fa530}{ADC\+\_\+\+JOFR3\+\_\+\+JOFFSET3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb1f1ccebbb9c41f3b6bae1f8c587618}{ADC\+\_\+\+JOFR4\+\_\+\+JOFFSET4\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga983eba37929e630bc6bec3c1ab411db5}{ADC\+\_\+\+JOFR4\+\_\+\+JOFFSET4\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb1f1ccebbb9c41f3b6bae1f8c587618}{ADC\+\_\+\+JOFR4\+\_\+\+JOFFSET4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada0937f2f6a64bd6b7531ad553471b8d}{ADC\+\_\+\+JOFR4\+\_\+\+JOFFSET4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga983eba37929e630bc6bec3c1ab411db5}{ADC\+\_\+\+JOFR4\+\_\+\+JOFFSET4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a635538ea4e4daa6b302e0d2d5c0932}{ADC\+\_\+\+HTR\+\_\+\+HT\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9097907041c9d3893ab46b359ade4b00}{ADC\+\_\+\+HTR\+\_\+\+HT\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a635538ea4e4daa6b302e0d2d5c0932}{ADC\+\_\+\+HTR\+\_\+\+HT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad685f031174465e636ef75a5bd7b637d}{ADC\+\_\+\+HTR\+\_\+\+HT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9097907041c9d3893ab46b359ade4b00}{ADC\+\_\+\+HTR\+\_\+\+HT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga309e0c5c17cfe008132dbc95924ba0cd}{ADC\+\_\+\+LTR\+\_\+\+LT\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1c59cf6098c3ba86d00ff2eabbee680}{ADC\+\_\+\+LTR\+\_\+\+LT\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga309e0c5c17cfe008132dbc95924ba0cd}{ADC\+\_\+\+LTR\+\_\+\+LT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7ac18b970378acf726f04ae68232c24}{ADC\+\_\+\+LTR\+\_\+\+LT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1c59cf6098c3ba86d00ff2eabbee680}{ADC\+\_\+\+LTR\+\_\+\+LT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga881b03d9be116c006dab51c6c46aee4e}{ADC\+\_\+\+SQR1\+\_\+\+SQ13\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08e9c7dc59718bbfbf1a3db4eba22f86}{ADC\+\_\+\+SQR1\+\_\+\+SQ13\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga881b03d9be116c006dab51c6c46aee4e}{ADC\+\_\+\+SQR1\+\_\+\+SQ13\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ae1998c0dd11275958e7347a92852fc}{ADC\+\_\+\+SQR1\+\_\+\+SQ13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08e9c7dc59718bbfbf1a3db4eba22f86}{ADC\+\_\+\+SQR1\+\_\+\+SQ13\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40d24ddd458198e7731d5abf9d15fc08}{ADC\+\_\+\+SQR1\+\_\+\+SQ13\+\_\+0}}~(0x01\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga881b03d9be116c006dab51c6c46aee4e}{ADC\+\_\+\+SQR1\+\_\+\+SQ13\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccdca8b0f3cab9f62ae2ffbb9c30546f}{ADC\+\_\+\+SQR1\+\_\+\+SQ13\+\_\+1}}~(0x02\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga881b03d9be116c006dab51c6c46aee4e}{ADC\+\_\+\+SQR1\+\_\+\+SQ13\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37e8723bfdc43da0b86e40a49b78c9ad}{ADC\+\_\+\+SQR1\+\_\+\+SQ13\+\_\+2}}~(0x04\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga881b03d9be116c006dab51c6c46aee4e}{ADC\+\_\+\+SQR1\+\_\+\+SQ13\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga412374f7ce1f62ee187c819391898778}{ADC\+\_\+\+SQR1\+\_\+\+SQ13\+\_\+3}}~(0x08\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga881b03d9be116c006dab51c6c46aee4e}{ADC\+\_\+\+SQR1\+\_\+\+SQ13\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05ca5e303f844f512c9a9cb5df9a1028}{ADC\+\_\+\+SQR1\+\_\+\+SQ13\+\_\+4}}~(0x10\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga881b03d9be116c006dab51c6c46aee4e}{ADC\+\_\+\+SQR1\+\_\+\+SQ13\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ca511d19962e09ad2294844874a00de}{ADC\+\_\+\+SQR1\+\_\+\+SQ14\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac16eaf610307245433e59aee05bfe254}{ADC\+\_\+\+SQR1\+\_\+\+SQ14\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ca511d19962e09ad2294844874a00de}{ADC\+\_\+\+SQR1\+\_\+\+SQ14\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0251199146cb3d0d2c1c0608fbca585}{ADC\+\_\+\+SQR1\+\_\+\+SQ14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac16eaf610307245433e59aee05bfe254}{ADC\+\_\+\+SQR1\+\_\+\+SQ14\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacde3a6d9e94aa1c2399e335911fd6212}{ADC\+\_\+\+SQR1\+\_\+\+SQ14\+\_\+0}}~(0x01\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ca511d19962e09ad2294844874a00de}{ADC\+\_\+\+SQR1\+\_\+\+SQ14\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1bc61e4d3ea200e1fc3e9d621ebbd2b4}{ADC\+\_\+\+SQR1\+\_\+\+SQ14\+\_\+1}}~(0x02\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ca511d19962e09ad2294844874a00de}{ADC\+\_\+\+SQR1\+\_\+\+SQ14\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeea616e444521cd58c5d8d574c47ccf0}{ADC\+\_\+\+SQR1\+\_\+\+SQ14\+\_\+2}}~(0x04\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ca511d19962e09ad2294844874a00de}{ADC\+\_\+\+SQR1\+\_\+\+SQ14\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e0c9439633fb5c67c8f2138c9d2efae}{ADC\+\_\+\+SQR1\+\_\+\+SQ14\+\_\+3}}~(0x08\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ca511d19962e09ad2294844874a00de}{ADC\+\_\+\+SQR1\+\_\+\+SQ14\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea22b4dd0fbb26d2a0babbc483778b0e}{ADC\+\_\+\+SQR1\+\_\+\+SQ14\+\_\+4}}~(0x10\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ca511d19962e09ad2294844874a00de}{ADC\+\_\+\+SQR1\+\_\+\+SQ14\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21eb97eeceffa9eb2cd4aea37af8b13f}{ADC\+\_\+\+SQR1\+\_\+\+SQ15\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2dcdc56b5476a5cbed60e74735574831}{ADC\+\_\+\+SQR1\+\_\+\+SQ15\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21eb97eeceffa9eb2cd4aea37af8b13f}{ADC\+\_\+\+SQR1\+\_\+\+SQ15\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23222c591c6d926f7a741bc9346f1d8f}{ADC\+\_\+\+SQR1\+\_\+\+SQ15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2dcdc56b5476a5cbed60e74735574831}{ADC\+\_\+\+SQR1\+\_\+\+SQ15\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbfbc70f67ce1d8f227e17a7f19c123b}{ADC\+\_\+\+SQR1\+\_\+\+SQ15\+\_\+0}}~(0x01\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21eb97eeceffa9eb2cd4aea37af8b13f}{ADC\+\_\+\+SQR1\+\_\+\+SQ15\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac00e343ff0dd8f1f29e897148e3e070a}{ADC\+\_\+\+SQR1\+\_\+\+SQ15\+\_\+1}}~(0x02\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21eb97eeceffa9eb2cd4aea37af8b13f}{ADC\+\_\+\+SQR1\+\_\+\+SQ15\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab63443b0c5a2eca60a8c9714f6f31c03}{ADC\+\_\+\+SQR1\+\_\+\+SQ15\+\_\+2}}~(0x04\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21eb97eeceffa9eb2cd4aea37af8b13f}{ADC\+\_\+\+SQR1\+\_\+\+SQ15\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf676d45ba227a2dc641b2afadfa7852}{ADC\+\_\+\+SQR1\+\_\+\+SQ15\+\_\+3}}~(0x08\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21eb97eeceffa9eb2cd4aea37af8b13f}{ADC\+\_\+\+SQR1\+\_\+\+SQ15\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7dbc07d0904f60abcc15827ccab1a8c2}{ADC\+\_\+\+SQR1\+\_\+\+SQ15\+\_\+4}}~(0x10\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21eb97eeceffa9eb2cd4aea37af8b13f}{ADC\+\_\+\+SQR1\+\_\+\+SQ15\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga175666e476ceceebaa0f3267aeb6ea09}{ADC\+\_\+\+SQR1\+\_\+\+SQ16\+\_\+\+Pos}}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabddb795f3c7a42aba72d3961e19cc7fc}{ADC\+\_\+\+SQR1\+\_\+\+SQ16\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga175666e476ceceebaa0f3267aeb6ea09}{ADC\+\_\+\+SQR1\+\_\+\+SQ16\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafecb33099669a080cede6ce0236389e7}{ADC\+\_\+\+SQR1\+\_\+\+SQ16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabddb795f3c7a42aba72d3961e19cc7fc}{ADC\+\_\+\+SQR1\+\_\+\+SQ16\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3404d0bf04b8561bf93455d968b77ea9}{ADC\+\_\+\+SQR1\+\_\+\+SQ16\+\_\+0}}~(0x01\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga175666e476ceceebaa0f3267aeb6ea09}{ADC\+\_\+\+SQR1\+\_\+\+SQ16\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ea6af777051f14be5cf166dd4ae69d1}{ADC\+\_\+\+SQR1\+\_\+\+SQ16\+\_\+1}}~(0x02\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga175666e476ceceebaa0f3267aeb6ea09}{ADC\+\_\+\+SQR1\+\_\+\+SQ16\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf59e4a113346ac3daf6829c3321444f5}{ADC\+\_\+\+SQR1\+\_\+\+SQ16\+\_\+2}}~(0x04\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga175666e476ceceebaa0f3267aeb6ea09}{ADC\+\_\+\+SQR1\+\_\+\+SQ16\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6052517e5fcab3f58c42b59fb3ffee55}{ADC\+\_\+\+SQR1\+\_\+\+SQ16\+\_\+3}}~(0x08\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga175666e476ceceebaa0f3267aeb6ea09}{ADC\+\_\+\+SQR1\+\_\+\+SQ16\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7af851b5898b4421958e7a100602c8cd}{ADC\+\_\+\+SQR1\+\_\+\+SQ16\+\_\+4}}~(0x10\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga175666e476ceceebaa0f3267aeb6ea09}{ADC\+\_\+\+SQR1\+\_\+\+SQ16\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58db108cdbc75716bedb45ba9fabe727}{ADC\+\_\+\+SQR1\+\_\+\+L\+\_\+\+Pos}}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac11490606e7ecc26985deed271f7ff57}{ADC\+\_\+\+SQR1\+\_\+\+L\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58db108cdbc75716bedb45ba9fabe727}{ADC\+\_\+\+SQR1\+\_\+\+L\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae68a19a18d72f6d87c6f2b8cc8bfc6dc}{ADC\+\_\+\+SQR1\+\_\+L}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac11490606e7ecc26985deed271f7ff57}{ADC\+\_\+\+SQR1\+\_\+\+L\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00ec56fbf232492ec12c954e27d03c6c}{ADC\+\_\+\+SQR1\+\_\+\+L\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58db108cdbc75716bedb45ba9fabe727}{ADC\+\_\+\+SQR1\+\_\+\+L\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52708c6570da08c295603e5b52461ecd}{ADC\+\_\+\+SQR1\+\_\+\+L\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58db108cdbc75716bedb45ba9fabe727}{ADC\+\_\+\+SQR1\+\_\+\+L\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b914eeb128157c4acf6f6b9a4be5558}{ADC\+\_\+\+SQR1\+\_\+\+L\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58db108cdbc75716bedb45ba9fabe727}{ADC\+\_\+\+SQR1\+\_\+\+L\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffdd34daa55da53d18055417ae895c47}{ADC\+\_\+\+SQR1\+\_\+\+L\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58db108cdbc75716bedb45ba9fabe727}{ADC\+\_\+\+SQR1\+\_\+\+L\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga589d869844063982a6fc59daa2d49aee}{ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee89c65015de91a4fc92b922bcef81fe}{ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga589d869844063982a6fc59daa2d49aee}{ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9f66f702fc124040956117f20ef8df4}{ADC\+\_\+\+SQR2\+\_\+\+SQ7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee89c65015de91a4fc92b922bcef81fe}{ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12bbc822c10582a80f7e20a11038ce96}{ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+0}}~(0x01\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga589d869844063982a6fc59daa2d49aee}{ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d0d7daf3b6db6ff4fa382495f6127c6}{ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+1}}~(0x02\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga589d869844063982a6fc59daa2d49aee}{ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74bda24f18a95261661a944cecf45a52}{ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+2}}~(0x04\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga589d869844063982a6fc59daa2d49aee}{ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2697675d008dda4e6a4905fc0f8d22af}{ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+3}}~(0x08\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga589d869844063982a6fc59daa2d49aee}{ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c46dd0f30ef85094ca0cde2e8c00dac}{ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+4}}~(0x10\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga589d869844063982a6fc59daa2d49aee}{ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab83e34058c7c593c58b4fc8f7d27084}{ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9152be162b9262d76b7a59b4c0f25956}{ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab83e34058c7c593c58b4fc8f7d27084}{ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga308ec58a8d20dcb3a348c30c332a0a8e}{ADC\+\_\+\+SQR2\+\_\+\+SQ8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9152be162b9262d76b7a59b4c0f25956}{ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga858717a28d6c26612ad4ced46863ba13}{ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+0}}~(0x01\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab83e34058c7c593c58b4fc8f7d27084}{ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d06168a43b4845409f2fb9193ee474a}{ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+1}}~(0x02\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab83e34058c7c593c58b4fc8f7d27084}{ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5eaea65d6719a8199639ec30bb8a07b}{ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+2}}~(0x04\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab83e34058c7c593c58b4fc8f7d27084}{ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23e22da18926dd107adc69282a445412}{ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+3}}~(0x08\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab83e34058c7c593c58b4fc8f7d27084}{ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacadd092f31f37bb129065be175673c63}{ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+4}}~(0x10\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab83e34058c7c593c58b4fc8f7d27084}{ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8585b815abcb076901d4f1a4c8d6c80b}{ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03bc5dff92603b8e5dfe5ac87552f40a}{ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8585b815abcb076901d4f1a4c8d6c80b}{ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5d91ecfc3d40cc6b1960544e526eb91}{ADC\+\_\+\+SQR2\+\_\+\+SQ9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03bc5dff92603b8e5dfe5ac87552f40a}{ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace032949b436d9af8a20ea10a349d55b}{ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+0}}~(0x01\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8585b815abcb076901d4f1a4c8d6c80b}{ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5cf43f1c5de0e73d6159fabc3681b891}{ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+1}}~(0x02\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8585b815abcb076901d4f1a4c8d6c80b}{ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3389c07a9de242151ffa434908fee39d}{ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+2}}~(0x04\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8585b815abcb076901d4f1a4c8d6c80b}{ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13f30540b9f2d33640ea7d9652dc3c71}{ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+3}}~(0x08\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8585b815abcb076901d4f1a4c8d6c80b}{ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga910e5bda9852d49117b76b0d9f420ef2}{ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+4}}~(0x10\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8585b815abcb076901d4f1a4c8d6c80b}{ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48d10816801feffec06a224ee726a97e}{ADC\+\_\+\+SQR2\+\_\+\+SQ10\+\_\+\+Pos}}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a438cb8cfa6116018759eca4d2c2fbb}{ADC\+\_\+\+SQR2\+\_\+\+SQ10\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48d10816801feffec06a224ee726a97e}{ADC\+\_\+\+SQR2\+\_\+\+SQ10\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22e474b65f217ac21137b1d3f3cbb6bb}{ADC\+\_\+\+SQR2\+\_\+\+SQ10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a438cb8cfa6116018759eca4d2c2fbb}{ADC\+\_\+\+SQR2\+\_\+\+SQ10\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5a36056dbfce703d22387432ac12262}{ADC\+\_\+\+SQR2\+\_\+\+SQ10\+\_\+0}}~(0x01\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48d10816801feffec06a224ee726a97e}{ADC\+\_\+\+SQR2\+\_\+\+SQ10\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09a1de734fe67156af26edf3b8a61044}{ADC\+\_\+\+SQR2\+\_\+\+SQ10\+\_\+1}}~(0x02\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48d10816801feffec06a224ee726a97e}{ADC\+\_\+\+SQR2\+\_\+\+SQ10\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b1d6ad0a40e7171d40a964b361d1eb9}{ADC\+\_\+\+SQR2\+\_\+\+SQ10\+\_\+2}}~(0x04\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48d10816801feffec06a224ee726a97e}{ADC\+\_\+\+SQR2\+\_\+\+SQ10\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24d63e60eabad897aa9b19dbe56da71e}{ADC\+\_\+\+SQR2\+\_\+\+SQ10\+\_\+3}}~(0x08\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48d10816801feffec06a224ee726a97e}{ADC\+\_\+\+SQR2\+\_\+\+SQ10\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7df899f74116e6cb3205af2767840cfb}{ADC\+\_\+\+SQR2\+\_\+\+SQ10\+\_\+4}}~(0x10\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48d10816801feffec06a224ee726a97e}{ADC\+\_\+\+SQR2\+\_\+\+SQ10\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6148bba86967003cb581b42e6eaa29e5}{ADC\+\_\+\+SQR2\+\_\+\+SQ11\+\_\+\+Pos}}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f72a350259ac99fdcda7a97eb6fe2a8}{ADC\+\_\+\+SQR2\+\_\+\+SQ11\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6148bba86967003cb581b42e6eaa29e5}{ADC\+\_\+\+SQR2\+\_\+\+SQ11\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7bf491b9c1542fb0d0b83fc96166362e}{ADC\+\_\+\+SQR2\+\_\+\+SQ11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f72a350259ac99fdcda7a97eb6fe2a8}{ADC\+\_\+\+SQR2\+\_\+\+SQ11\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bc91fec2ef468c5d39d19beda9ecd3e}{ADC\+\_\+\+SQR2\+\_\+\+SQ11\+\_\+0}}~(0x01\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6148bba86967003cb581b42e6eaa29e5}{ADC\+\_\+\+SQR2\+\_\+\+SQ11\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e142789d2bd0584480e923754544ff5}{ADC\+\_\+\+SQR2\+\_\+\+SQ11\+\_\+1}}~(0x02\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6148bba86967003cb581b42e6eaa29e5}{ADC\+\_\+\+SQR2\+\_\+\+SQ11\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6b844fe698c16437e91c9e05a367a4c}{ADC\+\_\+\+SQR2\+\_\+\+SQ11\+\_\+2}}~(0x04\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6148bba86967003cb581b42e6eaa29e5}{ADC\+\_\+\+SQR2\+\_\+\+SQ11\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a8127191e3c48f4e0952bdb5e196225}{ADC\+\_\+\+SQR2\+\_\+\+SQ11\+\_\+3}}~(0x08\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6148bba86967003cb581b42e6eaa29e5}{ADC\+\_\+\+SQR2\+\_\+\+SQ11\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e8a39f645505ef84cb94bbc8d21b8e0}{ADC\+\_\+\+SQR2\+\_\+\+SQ11\+\_\+4}}~(0x10\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6148bba86967003cb581b42e6eaa29e5}{ADC\+\_\+\+SQR2\+\_\+\+SQ11\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2490bed33c8e2523dd8fd0f48cf1ab4}{ADC\+\_\+\+SQR2\+\_\+\+SQ12\+\_\+\+Pos}}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a8e8248a0fe8bbf43de3e6f06984a85}{ADC\+\_\+\+SQR2\+\_\+\+SQ12\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2490bed33c8e2523dd8fd0f48cf1ab4}{ADC\+\_\+\+SQR2\+\_\+\+SQ12\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8731660b1710e63d5423cd31c11be184}{ADC\+\_\+\+SQR2\+\_\+\+SQ12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a8e8248a0fe8bbf43de3e6f06984a85}{ADC\+\_\+\+SQR2\+\_\+\+SQ12\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b2da909e54f8f6f61bf2bd2cd3e93e0}{ADC\+\_\+\+SQR2\+\_\+\+SQ12\+\_\+0}}~(0x01\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2490bed33c8e2523dd8fd0f48cf1ab4}{ADC\+\_\+\+SQR2\+\_\+\+SQ12\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5930c4a07d594aa23bc868526b42601}{ADC\+\_\+\+SQR2\+\_\+\+SQ12\+\_\+1}}~(0x02\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2490bed33c8e2523dd8fd0f48cf1ab4}{ADC\+\_\+\+SQR2\+\_\+\+SQ12\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga377805a21e7da2a66a3913a77bcc1e66}{ADC\+\_\+\+SQR2\+\_\+\+SQ12\+\_\+2}}~(0x04\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2490bed33c8e2523dd8fd0f48cf1ab4}{ADC\+\_\+\+SQR2\+\_\+\+SQ12\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e3b45cac9aeb68d33b31a0914692857}{ADC\+\_\+\+SQR2\+\_\+\+SQ12\+\_\+3}}~(0x08\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2490bed33c8e2523dd8fd0f48cf1ab4}{ADC\+\_\+\+SQR2\+\_\+\+SQ12\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6043d31a6cb9bd7c1542c3d41eb296c7}{ADC\+\_\+\+SQR2\+\_\+\+SQ12\+\_\+4}}~(0x10\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2490bed33c8e2523dd8fd0f48cf1ab4}{ADC\+\_\+\+SQR2\+\_\+\+SQ12\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac825474ea3bcec005557a9fe47526a4f}{ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga158e02c01bc2ee902ff9d4ca8c767184}{ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac825474ea3bcec005557a9fe47526a4f}{ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52491114e8394648559004f3bae718d9}{ADC\+\_\+\+SQR3\+\_\+\+SQ1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga158e02c01bc2ee902ff9d4ca8c767184}{ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53d3bb1c8bb48c7bcb0f7409db69f7b4}{ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+0}}~(0x01\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac825474ea3bcec005557a9fe47526a4f}{ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddb9af3a3b23a103fbc34c4f422fd2af}{ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+1}}~(0x02\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac825474ea3bcec005557a9fe47526a4f}{ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf591f43a15c0c2c5afae2598b8f2afc}{ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+2}}~(0x04\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac825474ea3bcec005557a9fe47526a4f}{ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05cfde0ef0e6a8dd6311f5cd7a806556}{ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+3}}~(0x08\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac825474ea3bcec005557a9fe47526a4f}{ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9981512f99a6c41ce107a9428d9cfdd0}{ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+4}}~(0x10\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac825474ea3bcec005557a9fe47526a4f}{ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92d0269f674151ea3e8e38760675099c}{ADC\+\_\+\+SQR3\+\_\+\+SQ2\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e5a7d30b953796355d6e134aefa7fc3}{ADC\+\_\+\+SQR3\+\_\+\+SQ2\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92d0269f674151ea3e8e38760675099c}{ADC\+\_\+\+SQR3\+\_\+\+SQ2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60637fb25c099f8da72a8a36211f7a8c}{ADC\+\_\+\+SQR3\+\_\+\+SQ2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e5a7d30b953796355d6e134aefa7fc3}{ADC\+\_\+\+SQR3\+\_\+\+SQ2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaede0302eb64f023913c7a9e588d77937}{ADC\+\_\+\+SQR3\+\_\+\+SQ2\+\_\+0}}~(0x01\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92d0269f674151ea3e8e38760675099c}{ADC\+\_\+\+SQR3\+\_\+\+SQ2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga158ab7429a864634a46c81fdb51d7508}{ADC\+\_\+\+SQR3\+\_\+\+SQ2\+\_\+1}}~(0x02\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92d0269f674151ea3e8e38760675099c}{ADC\+\_\+\+SQR3\+\_\+\+SQ2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae729e21d590271c59c0d653300d5581c}{ADC\+\_\+\+SQR3\+\_\+\+SQ2\+\_\+2}}~(0x04\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92d0269f674151ea3e8e38760675099c}{ADC\+\_\+\+SQR3\+\_\+\+SQ2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf65c33275178a8777fa8fed8a01f7389}{ADC\+\_\+\+SQR3\+\_\+\+SQ2\+\_\+3}}~(0x08\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92d0269f674151ea3e8e38760675099c}{ADC\+\_\+\+SQR3\+\_\+\+SQ2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga990aeb689b7cc8f0bebb3dd6af7b27a6}{ADC\+\_\+\+SQR3\+\_\+\+SQ2\+\_\+4}}~(0x10\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92d0269f674151ea3e8e38760675099c}{ADC\+\_\+\+SQR3\+\_\+\+SQ2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70ca80250d365fa475d9afed6d03ca8b}{ADC\+\_\+\+SQR3\+\_\+\+SQ3\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea87ead7a01cad5a05b3212eb1b5ce35}{ADC\+\_\+\+SQR3\+\_\+\+SQ3\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70ca80250d365fa475d9afed6d03ca8b}{ADC\+\_\+\+SQR3\+\_\+\+SQ3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga601f21b7c1e571fb8c5ff310aca021e1}{ADC\+\_\+\+SQR3\+\_\+\+SQ3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea87ead7a01cad5a05b3212eb1b5ce35}{ADC\+\_\+\+SQR3\+\_\+\+SQ3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7fd2c154b5852cb08ce60b4adfa36313}{ADC\+\_\+\+SQR3\+\_\+\+SQ3\+\_\+0}}~(0x01\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70ca80250d365fa475d9afed6d03ca8b}{ADC\+\_\+\+SQR3\+\_\+\+SQ3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga214580377dd3a424ad819f14f6b025d4}{ADC\+\_\+\+SQR3\+\_\+\+SQ3\+\_\+1}}~(0x02\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70ca80250d365fa475d9afed6d03ca8b}{ADC\+\_\+\+SQR3\+\_\+\+SQ3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabae2353b109c9cda2a176ea1f44db4fe}{ADC\+\_\+\+SQR3\+\_\+\+SQ3\+\_\+2}}~(0x04\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70ca80250d365fa475d9afed6d03ca8b}{ADC\+\_\+\+SQR3\+\_\+\+SQ3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d2f00d3372bd1d64bf4eb2271277ab0}{ADC\+\_\+\+SQR3\+\_\+\+SQ3\+\_\+3}}~(0x08\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70ca80250d365fa475d9afed6d03ca8b}{ADC\+\_\+\+SQR3\+\_\+\+SQ3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5279e505b1a59b223f30e5be139d5042}{ADC\+\_\+\+SQR3\+\_\+\+SQ3\+\_\+4}}~(0x10\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70ca80250d365fa475d9afed6d03ca8b}{ADC\+\_\+\+SQR3\+\_\+\+SQ3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01430f2ace37e28c2c79a923632d094a}{ADC\+\_\+\+SQR3\+\_\+\+SQ4\+\_\+\+Pos}}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f6ee00d27c507e9b088b1f6b825ab55}{ADC\+\_\+\+SQR3\+\_\+\+SQ4\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01430f2ace37e28c2c79a923632d094a}{ADC\+\_\+\+SQR3\+\_\+\+SQ4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3fc43f70bb3c67c639678b91d852390b}{ADC\+\_\+\+SQR3\+\_\+\+SQ4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f6ee00d27c507e9b088b1f6b825ab55}{ADC\+\_\+\+SQR3\+\_\+\+SQ4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2a501b20cf758a7353efcb3f95a3a93}{ADC\+\_\+\+SQR3\+\_\+\+SQ4\+\_\+0}}~(0x01\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01430f2ace37e28c2c79a923632d094a}{ADC\+\_\+\+SQR3\+\_\+\+SQ4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffafa27fd561e4c7d419e3f665d80f2c}{ADC\+\_\+\+SQR3\+\_\+\+SQ4\+\_\+1}}~(0x02\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01430f2ace37e28c2c79a923632d094a}{ADC\+\_\+\+SQR3\+\_\+\+SQ4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0251fa70e400ee74f442d8fba2b1afb}{ADC\+\_\+\+SQR3\+\_\+\+SQ4\+\_\+2}}~(0x04\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01430f2ace37e28c2c79a923632d094a}{ADC\+\_\+\+SQR3\+\_\+\+SQ4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3dc48c3c6b304517261486d8a63637ae}{ADC\+\_\+\+SQR3\+\_\+\+SQ4\+\_\+3}}~(0x08\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01430f2ace37e28c2c79a923632d094a}{ADC\+\_\+\+SQR3\+\_\+\+SQ4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe23b9e640df96ca84eab4b6b4f44083}{ADC\+\_\+\+SQR3\+\_\+\+SQ4\+\_\+4}}~(0x10\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01430f2ace37e28c2c79a923632d094a}{ADC\+\_\+\+SQR3\+\_\+\+SQ4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga834a04bad696f9b1a363e828441e5d6a}{ADC\+\_\+\+SQR3\+\_\+\+SQ5\+\_\+\+Pos}}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaade1e4985264c9bc583a6803cc54e7cf}{ADC\+\_\+\+SQR3\+\_\+\+SQ5\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga834a04bad696f9b1a363e828441e5d6a}{ADC\+\_\+\+SQR3\+\_\+\+SQ5\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae841d68049442e4568b86322ed4be6f}{ADC\+\_\+\+SQR3\+\_\+\+SQ5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaade1e4985264c9bc583a6803cc54e7cf}{ADC\+\_\+\+SQR3\+\_\+\+SQ5\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1de9fc24755b715c700c6442f4a396b}{ADC\+\_\+\+SQR3\+\_\+\+SQ5\+\_\+0}}~(0x01\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga834a04bad696f9b1a363e828441e5d6a}{ADC\+\_\+\+SQR3\+\_\+\+SQ5\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f704feb58eecb39bc7f199577064172}{ADC\+\_\+\+SQR3\+\_\+\+SQ5\+\_\+1}}~(0x02\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga834a04bad696f9b1a363e828441e5d6a}{ADC\+\_\+\+SQR3\+\_\+\+SQ5\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88a7994f637a75d105cc5975b154c373}{ADC\+\_\+\+SQR3\+\_\+\+SQ5\+\_\+2}}~(0x04\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga834a04bad696f9b1a363e828441e5d6a}{ADC\+\_\+\+SQR3\+\_\+\+SQ5\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31c6fce8f01e75c68124124061f67f0e}{ADC\+\_\+\+SQR3\+\_\+\+SQ5\+\_\+3}}~(0x08\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga834a04bad696f9b1a363e828441e5d6a}{ADC\+\_\+\+SQR3\+\_\+\+SQ5\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b0cad694c068ea8874b6504bd6ae885}{ADC\+\_\+\+SQR3\+\_\+\+SQ5\+\_\+4}}~(0x10\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga834a04bad696f9b1a363e828441e5d6a}{ADC\+\_\+\+SQR3\+\_\+\+SQ5\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga972ec9142a3fdc4969c91b9743372a9c}{ADC\+\_\+\+SQR3\+\_\+\+SQ6\+\_\+\+Pos}}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab01b48333516c485500fcf186f861bf3}{ADC\+\_\+\+SQR3\+\_\+\+SQ6\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga972ec9142a3fdc4969c91b9743372a9c}{ADC\+\_\+\+SQR3\+\_\+\+SQ6\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga723792274b16b342d16d6a02fce74ba6}{ADC\+\_\+\+SQR3\+\_\+\+SQ6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab01b48333516c485500fcf186f861bf3}{ADC\+\_\+\+SQR3\+\_\+\+SQ6\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91b8b5293abd0601c543c13a0b53b335}{ADC\+\_\+\+SQR3\+\_\+\+SQ6\+\_\+0}}~(0x01\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga972ec9142a3fdc4969c91b9743372a9c}{ADC\+\_\+\+SQR3\+\_\+\+SQ6\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab29847362a613b43eeeda6db758d781e}{ADC\+\_\+\+SQR3\+\_\+\+SQ6\+\_\+1}}~(0x02\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga972ec9142a3fdc4969c91b9743372a9c}{ADC\+\_\+\+SQR3\+\_\+\+SQ6\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa92c8ea1bfb42ed80622770ae2dc41ab}{ADC\+\_\+\+SQR3\+\_\+\+SQ6\+\_\+2}}~(0x04\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga972ec9142a3fdc4969c91b9743372a9c}{ADC\+\_\+\+SQR3\+\_\+\+SQ6\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed2d7edb11fb84b02c175acff305a922}{ADC\+\_\+\+SQR3\+\_\+\+SQ6\+\_\+3}}~(0x08\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga972ec9142a3fdc4969c91b9743372a9c}{ADC\+\_\+\+SQR3\+\_\+\+SQ6\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78f9e51811549a6797ecfe1468def4ff}{ADC\+\_\+\+SQR3\+\_\+\+SQ6\+\_\+4}}~(0x10\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga972ec9142a3fdc4969c91b9743372a9c}{ADC\+\_\+\+SQR3\+\_\+\+SQ6\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9c01f684cb7d1dc5db5d91d29706d1e}{ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d51f520a176b598792f5019ef4e1f7e}{ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9c01f684cb7d1dc5db5d91d29706d1e}{ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7fa15dfe51b084b36cb5df2fbf44bb2}{ADC\+\_\+\+JSQR\+\_\+\+JSQ1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d51f520a176b598792f5019ef4e1f7e}{ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3ea38b080462c4571524b5fcbfed292}{ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+0}}~(0x01\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9c01f684cb7d1dc5db5d91d29706d1e}{ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabae36d7655fb1dce11e60ffa8e57b509}{ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+1}}~(0x02\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9c01f684cb7d1dc5db5d91d29706d1e}{ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3e7a96d33f640444b40b70e9ee28671}{ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+2}}~(0x04\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9c01f684cb7d1dc5db5d91d29706d1e}{ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6066a6aef47f317a5df0c9bbf59121fb}{ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+3}}~(0x08\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9c01f684cb7d1dc5db5d91d29706d1e}{ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2c4baf98380a477cebb01be3e8f0594}{ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+4}}~(0x10\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9c01f684cb7d1dc5db5d91d29706d1e}{ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga086dad3b0d75e5a34736717f639f54bc}{ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fb22b426f041225a2383fbb9a014c74}{ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga086dad3b0d75e5a34736717f639f54bc}{ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e8446a5857e5379cff8cadf822e15d4}{ADC\+\_\+\+JSQR\+\_\+\+JSQ2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fb22b426f041225a2383fbb9a014c74}{ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabf0889d056b56e4a113142b3694166d}{ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+0}}~(0x01\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga086dad3b0d75e5a34736717f639f54bc}{ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga048f97e9e332adb21eca27b647af1378}{ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+1}}~(0x02\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga086dad3b0d75e5a34736717f639f54bc}{ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18bee187ed94e73b16eeea7501394581}{ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+2}}~(0x04\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga086dad3b0d75e5a34736717f639f54bc}{ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78b031d11b56e49b2c28c1a79136b48a}{ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+3}}~(0x08\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga086dad3b0d75e5a34736717f639f54bc}{ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga064d6ccde30a22430c658b8efc431e59}{ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+4}}~(0x10\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga086dad3b0d75e5a34736717f639f54bc}{ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9af86c6e6cd2d134f389580a03449e9e}{ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b87c9c110f68556c6d266cd9808165b}{ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9af86c6e6cd2d134f389580a03449e9e}{ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2fbdc1b854a54c4288402c2d3a7fca9}{ADC\+\_\+\+JSQR\+\_\+\+JSQ3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b87c9c110f68556c6d266cd9808165b}{ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12fbc27c3543f23125f632dfa60fdc98}{ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+0}}~(0x01\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9af86c6e6cd2d134f389580a03449e9e}{ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga169ec7d371e3ee897b73c3ad84b6ed32}{ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+1}}~(0x02\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9af86c6e6cd2d134f389580a03449e9e}{ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga693542d5a536304f364476589ba0bec9}{ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+2}}~(0x04\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9af86c6e6cd2d134f389580a03449e9e}{ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga139ddd01c0faf219dca844477453149e}{ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+3}}~(0x08\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9af86c6e6cd2d134f389580a03449e9e}{ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1452b8cf4acc90fb522d90751043aac}{ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+4}}~(0x10\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9af86c6e6cd2d134f389580a03449e9e}{ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24746201bf3845f70dc4e442d61d470a}{ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+\+Pos}}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3c43ea620dd89338b58bf89feab30fd}{ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24746201bf3845f70dc4e442d61d470a}{ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39a279051ef198ee34cad73743b996f4}{ADC\+\_\+\+JSQR\+\_\+\+JSQ4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3c43ea620dd89338b58bf89feab30fd}{ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13e250d329673c02f7a0d24d25e83649}{ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+0}}~(0x01\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24746201bf3845f70dc4e442d61d470a}{ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30dad81d708c35136e2da4e96cfe07b7}{ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+1}}~(0x02\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24746201bf3845f70dc4e442d61d470a}{ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ceab97acb95b31cb7448c9da38fc11a}{ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+2}}~(0x04\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24746201bf3845f70dc4e442d61d470a}{ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52f6571e7efed6a0f72df19c66d3c917}{ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+3}}~(0x08\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24746201bf3845f70dc4e442d61d470a}{ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaede3a17ef541039943d9dcd85df223ca}{ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+4}}~(0x10\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24746201bf3845f70dc4e442d61d470a}{ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1dd38cefe9e4ca58d8535c9b2386cb1}{ADC\+\_\+\+JSQR\+\_\+\+JL\+\_\+\+Pos}}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11fbbdaa929d9ecf3054aaaed0285b05}{ADC\+\_\+\+JSQR\+\_\+\+JL\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1dd38cefe9e4ca58d8535c9b2386cb1}{ADC\+\_\+\+JSQR\+\_\+\+JL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa624d1fe34014b88873e2dfa91f79232}{ADC\+\_\+\+JSQR\+\_\+\+JL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11fbbdaa929d9ecf3054aaaed0285b05}{ADC\+\_\+\+JSQR\+\_\+\+JL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga117a6719241f20dbd765bc34f9ffcd58}{ADC\+\_\+\+JSQR\+\_\+\+JL\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1dd38cefe9e4ca58d8535c9b2386cb1}{ADC\+\_\+\+JSQR\+\_\+\+JL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f82ef3b6e6350b9e52e622daeaa3e6e}{ADC\+\_\+\+JSQR\+\_\+\+JL\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1dd38cefe9e4ca58d8535c9b2386cb1}{ADC\+\_\+\+JSQR\+\_\+\+JL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb0c0f7960a790d485b1ae99aed0e8c7}{ADC\+\_\+\+JDR1\+\_\+\+JDATA\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6440d03419f23870bf5bf1a38a57c79d}{ADC\+\_\+\+JDR1\+\_\+\+JDATA\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb0c0f7960a790d485b1ae99aed0e8c7}{ADC\+\_\+\+JDR1\+\_\+\+JDATA\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad02fcd8fd97b2f7d70a5a04fed60b558}{ADC\+\_\+\+JDR1\+\_\+\+JDATA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6440d03419f23870bf5bf1a38a57c79d}{ADC\+\_\+\+JDR1\+\_\+\+JDATA\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e02f5dbe30f9da55c112634b5636b3d}{ADC\+\_\+\+JDR2\+\_\+\+JDATA\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0ff8b95da1c11baf16aa35dd8672670}{ADC\+\_\+\+JDR2\+\_\+\+JDATA\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e02f5dbe30f9da55c112634b5636b3d}{ADC\+\_\+\+JDR2\+\_\+\+JDATA\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fbd8801b9c60269ca477062985a08e8}{ADC\+\_\+\+JDR2\+\_\+\+JDATA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0ff8b95da1c11baf16aa35dd8672670}{ADC\+\_\+\+JDR2\+\_\+\+JDATA\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga382b9639cc85f4dc0c4603b83e4e3246}{ADC\+\_\+\+JDR3\+\_\+\+JDATA\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee0994ddf4fa21f7e6cedc0c3d599683}{ADC\+\_\+\+JDR3\+\_\+\+JDATA\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga382b9639cc85f4dc0c4603b83e4e3246}{ADC\+\_\+\+JDR3\+\_\+\+JDATA\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae84e9e5928bb9ed1aef6c83089fb5ef}{ADC\+\_\+\+JDR3\+\_\+\+JDATA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee0994ddf4fa21f7e6cedc0c3d599683}{ADC\+\_\+\+JDR3\+\_\+\+JDATA\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa993f3df2df14e7be95b96543bd4873f}{ADC\+\_\+\+JDR4\+\_\+\+JDATA\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad42adbc5ae1c70cdc1926642fcc2baef}{ADC\+\_\+\+JDR4\+\_\+\+JDATA\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa993f3df2df14e7be95b96543bd4873f}{ADC\+\_\+\+JDR4\+\_\+\+JDATA\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48d8fafdad1fb1bb0f761fd833e7b0c1}{ADC\+\_\+\+JDR4\+\_\+\+JDATA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad42adbc5ae1c70cdc1926642fcc2baef}{ADC\+\_\+\+JDR4\+\_\+\+JDATA\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84a231db4b53876ee3823b0ea3c92a06}{ADC\+\_\+\+DR\+\_\+\+DATA\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85ec9cca38cafd77f3d56fdf80f84eb7}{ADC\+\_\+\+DR\+\_\+\+DATA\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84a231db4b53876ee3823b0ea3c92a06}{ADC\+\_\+\+DR\+\_\+\+DATA\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada596183c4087696c486546e88176038}{ADC\+\_\+\+DR\+\_\+\+DATA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85ec9cca38cafd77f3d56fdf80f84eb7}{ADC\+\_\+\+DR\+\_\+\+DATA\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6fdf317d06706f2a57b4aca8334eb37}{ADC\+\_\+\+DR\+\_\+\+ADC2\+DATA\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86da874944121326b9f268295d8ce9b9}{ADC\+\_\+\+DR\+\_\+\+ADC2\+DATA\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6fdf317d06706f2a57b4aca8334eb37}{ADC\+\_\+\+DR\+\_\+\+ADC2\+DATA\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67c396288ac97bfab2d37017bd536b98}{ADC\+\_\+\+DR\+\_\+\+ADC2\+DATA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86da874944121326b9f268295d8ce9b9}{ADC\+\_\+\+DR\+\_\+\+ADC2\+DATA\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabf05dcdb9f298564bf23c2c012e0471}{ADC\+\_\+\+CSR\+\_\+\+AWD1\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fc1dc3f69bc55d0dc278a8cfe172200}{ADC\+\_\+\+CSR\+\_\+\+AWD1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabf05dcdb9f298564bf23c2c012e0471}{ADC\+\_\+\+CSR\+\_\+\+AWD1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e640f7443f14d01a37e29cff004223f}{ADC\+\_\+\+CSR\+\_\+\+AWD1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fc1dc3f69bc55d0dc278a8cfe172200}{ADC\+\_\+\+CSR\+\_\+\+AWD1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga193522f6fdf87c39545d2697f3650547}{ADC\+\_\+\+CSR\+\_\+\+EOC1\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacaca4cc88bbeca3aee454610c500d2fc}{ADC\+\_\+\+CSR\+\_\+\+EOC1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga193522f6fdf87c39545d2697f3650547}{ADC\+\_\+\+CSR\+\_\+\+EOC1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga715bcb019d713187aacd46f4482fa5f9}{ADC\+\_\+\+CSR\+\_\+\+EOC1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacaca4cc88bbeca3aee454610c500d2fc}{ADC\+\_\+\+CSR\+\_\+\+EOC1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabff4c4fa606c1a8c035b453d95da53fd}{ADC\+\_\+\+CSR\+\_\+\+JEOC1\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga954441bd559cdbe9da94c7ff0172c859}{ADC\+\_\+\+CSR\+\_\+\+JEOC1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabff4c4fa606c1a8c035b453d95da53fd}{ADC\+\_\+\+CSR\+\_\+\+JEOC1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a8a134d8b946f3549390294ef94b8d6}{ADC\+\_\+\+CSR\+\_\+\+JEOC1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga954441bd559cdbe9da94c7ff0172c859}{ADC\+\_\+\+CSR\+\_\+\+JEOC1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa094512686f5c37d85ec4c41b9fe1d21}{ADC\+\_\+\+CSR\+\_\+\+JSTRT1\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e0c41a114f966849054e2e43ee9b115}{ADC\+\_\+\+CSR\+\_\+\+JSTRT1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa094512686f5c37d85ec4c41b9fe1d21}{ADC\+\_\+\+CSR\+\_\+\+JSTRT1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f1e6578b14d71c6d972c6d6f6d48eaa}{ADC\+\_\+\+CSR\+\_\+\+JSTRT1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e0c41a114f966849054e2e43ee9b115}{ADC\+\_\+\+CSR\+\_\+\+JSTRT1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga186066448c230ab12a99cd67a22aaea5}{ADC\+\_\+\+CSR\+\_\+\+STRT1\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d9691131e58b26068e792ad4b458bd6}{ADC\+\_\+\+CSR\+\_\+\+STRT1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga186066448c230ab12a99cd67a22aaea5}{ADC\+\_\+\+CSR\+\_\+\+STRT1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78ff468cfaa299ef62ab7b8b9910e142}{ADC\+\_\+\+CSR\+\_\+\+STRT1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d9691131e58b26068e792ad4b458bd6}{ADC\+\_\+\+CSR\+\_\+\+STRT1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94e77ef740b6a1dccec74746261be4f1}{ADC\+\_\+\+CSR\+\_\+\+OVR1\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ab0daf58c1ac552862c36465fc864cc}{ADC\+\_\+\+CSR\+\_\+\+OVR1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94e77ef740b6a1dccec74746261be4f1}{ADC\+\_\+\+CSR\+\_\+\+OVR1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52c109fe013835222183c22b26d6edec}{ADC\+\_\+\+CSR\+\_\+\+OVR1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ab0daf58c1ac552862c36465fc864cc}{ADC\+\_\+\+CSR\+\_\+\+OVR1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga321ed2ccdf98d3a3307947056a8c401a}{ADC\+\_\+\+CSR\+\_\+\+DOVR1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52c109fe013835222183c22b26d6edec}{ADC\+\_\+\+CSR\+\_\+\+OVR1}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f9e95bcdc01cb070e8b42441839b517}{ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga535eaa79d3a77403b2e0981641f10f81}{ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f9e95bcdc01cb070e8b42441839b517}{ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf70ab04667c7c7da0f29c0e5a6c48e68}{ADC\+\_\+\+CCR\+\_\+\+MULTI}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga535eaa79d3a77403b2e0981641f10f81}{ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4e7104ce01e3a79b8f6138d87dc3684}{ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+0}}~(0x01\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f9e95bcdc01cb070e8b42441839b517}{ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8781dec7f076b475b85f8470aee94d06}{ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+1}}~(0x02\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f9e95bcdc01cb070e8b42441839b517}{ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6a5be6cff1227431b8d54dffcc1ce88}{ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+2}}~(0x04\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f9e95bcdc01cb070e8b42441839b517}{ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae55be7b911b4c0272543f98a0dba5f20}{ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+3}}~(0x08\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f9e95bcdc01cb070e8b42441839b517}{ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5087b3cb0d4570b80b3138c277bcbf6c}{ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+4}}~(0x10\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f9e95bcdc01cb070e8b42441839b517}{ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga702c581a6341f08b3198cd41b0cb69a3}{ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c1c63139684661c857ece4937a72415}{ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga702c581a6341f08b3198cd41b0cb69a3}{ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c13aa04949ed520cf92613d3a619198}{ADC\+\_\+\+CCR\+\_\+\+DELAY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c1c63139684661c857ece4937a72415}{ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22b71e9df8b1fca93802ad602341eb0b}{ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga702c581a6341f08b3198cd41b0cb69a3}{ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d0d5785cb6c75e700517e88af188573}{ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga702c581a6341f08b3198cd41b0cb69a3}{ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17f85cbda5dcf9a392a29befb73c6ceb}{ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga702c581a6341f08b3198cd41b0cb69a3}{ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0216de7d6fcfa507c9aa1400972d862}{ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga702c581a6341f08b3198cd41b0cb69a3}{ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27c6d297e452d728c075a6f9b953d0a5}{ADC\+\_\+\+CCR\+\_\+\+DDS\+\_\+\+Pos}}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad41720d885d32a33cb04782a2a2a74f9}{ADC\+\_\+\+CCR\+\_\+\+DDS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27c6d297e452d728c075a6f9b953d0a5}{ADC\+\_\+\+CCR\+\_\+\+DDS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e745513bbc2e5e5a76ae999d5d535af}{ADC\+\_\+\+CCR\+\_\+\+DDS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad41720d885d32a33cb04782a2a2a74f9}{ADC\+\_\+\+CCR\+\_\+\+DDS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2cdf117dd6f678b5d2121253b4e452c6}{ADC\+\_\+\+CCR\+\_\+\+DMA\+\_\+\+Pos}}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7933afb88d395724816248ec8fa9b76}{ADC\+\_\+\+CCR\+\_\+\+DMA\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2cdf117dd6f678b5d2121253b4e452c6}{ADC\+\_\+\+CCR\+\_\+\+DMA\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e346b21afcaeced784e6c80b3aa1fb4}{ADC\+\_\+\+CCR\+\_\+\+DMA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7933afb88d395724816248ec8fa9b76}{ADC\+\_\+\+CCR\+\_\+\+DMA\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a42ee6ec5115244aef8f60d35abcc47}{ADC\+\_\+\+CCR\+\_\+\+DMA\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2cdf117dd6f678b5d2121253b4e452c6}{ADC\+\_\+\+CCR\+\_\+\+DMA\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacdc9d29cafdd54e5c0dd752c358e1bc8}{ADC\+\_\+\+CCR\+\_\+\+DMA\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2cdf117dd6f678b5d2121253b4e452c6}{ADC\+\_\+\+CCR\+\_\+\+DMA\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafceea99dc2287c360b275732f9862bca}{ADC\+\_\+\+CCR\+\_\+\+ADCPRE\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2458ab94917987a44a275e1ed886e825}{ADC\+\_\+\+CCR\+\_\+\+ADCPRE\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafceea99dc2287c360b275732f9862bca}{ADC\+\_\+\+CCR\+\_\+\+ADCPRE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a2ee019aef4c64fffc72141f7aaab2c}{ADC\+\_\+\+CCR\+\_\+\+ADCPRE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2458ab94917987a44a275e1ed886e825}{ADC\+\_\+\+CCR\+\_\+\+ADCPRE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3108cc8fb81f6efd1e93fa5f82ac313}{ADC\+\_\+\+CCR\+\_\+\+ADCPRE\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafceea99dc2287c360b275732f9862bca}{ADC\+\_\+\+CCR\+\_\+\+ADCPRE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa090830d2d359db04f365d46c6644d5}{ADC\+\_\+\+CCR\+\_\+\+ADCPRE\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafceea99dc2287c360b275732f9862bca}{ADC\+\_\+\+CCR\+\_\+\+ADCPRE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ece9c9847db39ff9782d07ed5104bbf}{ADC\+\_\+\+CCR\+\_\+\+VBATE\+\_\+\+Pos}}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3d86d837c7c40d14882728116a3722b}{ADC\+\_\+\+CCR\+\_\+\+VBATE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ece9c9847db39ff9782d07ed5104bbf}{ADC\+\_\+\+CCR\+\_\+\+VBATE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga519645e42dcf6b19af9c05dc40300abb}{ADC\+\_\+\+CCR\+\_\+\+VBATE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3d86d837c7c40d14882728116a3722b}{ADC\+\_\+\+CCR\+\_\+\+VBATE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9741df391649af046f8310352ca3b3be}{ADC\+\_\+\+CCR\+\_\+\+TSVREFE\+\_\+\+Pos}}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e1a3df0d33a0c78197ad8c161c22a7a}{ADC\+\_\+\+CCR\+\_\+\+TSVREFE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9741df391649af046f8310352ca3b3be}{ADC\+\_\+\+CCR\+\_\+\+TSVREFE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc020d85a8740491ce3f218a0706f1dc}{ADC\+\_\+\+CCR\+\_\+\+TSVREFE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e1a3df0d33a0c78197ad8c161c22a7a}{ADC\+\_\+\+CCR\+\_\+\+TSVREFE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa14929dd3fe8ae466d2ad41c395ca2c1}{ADC\+\_\+\+CDR\+\_\+\+DATA1\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb4c80caea7b29ec5b2b863e84288cf1}{ADC\+\_\+\+CDR\+\_\+\+DATA1\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa14929dd3fe8ae466d2ad41c395ca2c1}{ADC\+\_\+\+CDR\+\_\+\+DATA1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d7a0a18c77816c45c5682c3884e3d56}{ADC\+\_\+\+CDR\+\_\+\+DATA1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb4c80caea7b29ec5b2b863e84288cf1}{ADC\+\_\+\+CDR\+\_\+\+DATA1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab562b2adbf577b621d81758fa806e5fc}{ADC\+\_\+\+CDR\+\_\+\+DATA2\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e8ac90ba8958b4d858c24e2896f7733}{ADC\+\_\+\+CDR\+\_\+\+DATA2\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab562b2adbf577b621d81758fa806e5fc}{ADC\+\_\+\+CDR\+\_\+\+DATA2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55f0776b9bf2612c194c1ab478d8a371}{ADC\+\_\+\+CDR\+\_\+\+DATA2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e8ac90ba8958b4d858c24e2896f7733}{ADC\+\_\+\+CDR\+\_\+\+DATA2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga588fd6c0f172ca0e7683bb54034564fe}{ADC\+\_\+\+CDR\+\_\+\+RDATA\+\_\+\+MST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d7a0a18c77816c45c5682c3884e3d56}{ADC\+\_\+\+CDR\+\_\+\+DATA1}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad582026e4b62991d8281b51494902a33}{ADC\+\_\+\+CDR\+\_\+\+RDATA\+\_\+\+SLV}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55f0776b9bf2612c194c1ab478d8a371}{ADC\+\_\+\+CDR\+\_\+\+DATA2}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3deebcf1cf5fae1957476154502b1fb5}{CRC\+\_\+\+DR\+\_\+\+DR\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd43c14689d281daa4e9a32bf8ec89e1}{CRC\+\_\+\+DR\+\_\+\+DR\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3deebcf1cf5fae1957476154502b1fb5}{CRC\+\_\+\+DR\+\_\+\+DR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bf4701d3b15924e657942ce3caa4105}{CRC\+\_\+\+DR\+\_\+\+DR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd43c14689d281daa4e9a32bf8ec89e1}{CRC\+\_\+\+DR\+\_\+\+DR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab63759809b1cd1cfdf46d92becc60f85}{CRC\+\_\+\+IDR\+\_\+\+IDR\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga306789258d5416a44e545aa2ad6b2f7a}{CRC\+\_\+\+IDR\+\_\+\+IDR\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab63759809b1cd1cfdf46d92becc60f85}{CRC\+\_\+\+IDR\+\_\+\+IDR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9a0feb3cf1d8c5871e663ca4a174cc0}{CRC\+\_\+\+IDR\+\_\+\+IDR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga306789258d5416a44e545aa2ad6b2f7a}{CRC\+\_\+\+IDR\+\_\+\+IDR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a12ab5306d6320069e08e63cd9a56f1}{CRC\+\_\+\+CR\+\_\+\+RESET\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04d46dadb6b31660c4ef0af2b00053f5}{CRC\+\_\+\+CR\+\_\+\+RESET\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a12ab5306d6320069e08e63cd9a56f1}{CRC\+\_\+\+CR\+\_\+\+RESET\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d57481fb891a0964b40f721354c56d7}{CRC\+\_\+\+CR\+\_\+\+RESET}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04d46dadb6b31660c4ef0af2b00053f5}{CRC\+\_\+\+CR\+\_\+\+RESET\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7663eb8440e12383fc88241acbfc99cf}{DAC\+\_\+\+CR\+\_\+\+EN1\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4462abe77801be4a752c73aa2ff9a70}{DAC\+\_\+\+CR\+\_\+\+EN1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7663eb8440e12383fc88241acbfc99cf}{DAC\+\_\+\+CR\+\_\+\+EN1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd8cedbb3dda03d56ac0ba92d2d9cefd}{DAC\+\_\+\+CR\+\_\+\+EN1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4462abe77801be4a752c73aa2ff9a70}{DAC\+\_\+\+CR\+\_\+\+EN1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f43af44fba93c50bf4765608ec6d902}{DAC\+\_\+\+CR\+\_\+\+BOFF1\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4cba0a69210b9ccb8566cfb83196e6f}{DAC\+\_\+\+CR\+\_\+\+BOFF1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f43af44fba93c50bf4765608ec6d902}{DAC\+\_\+\+CR\+\_\+\+BOFF1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b1e2b83ae1ab889cb1e34a99746c9d8}{DAC\+\_\+\+CR\+\_\+\+BOFF1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4cba0a69210b9ccb8566cfb83196e6f}{DAC\+\_\+\+CR\+\_\+\+BOFF1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ef4ab719505604c7a41e31c27fd05dd}{DAC\+\_\+\+CR\+\_\+\+TEN1\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1be7eb4a830047b463d611c2c813f437}{DAC\+\_\+\+CR\+\_\+\+TEN1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ef4ab719505604c7a41e31c27fd05dd}{DAC\+\_\+\+CR\+\_\+\+TEN1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga998aa4fd791ea2f4626df6ddc8fc7109}{DAC\+\_\+\+CR\+\_\+\+TEN1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1be7eb4a830047b463d611c2c813f437}{DAC\+\_\+\+CR\+\_\+\+TEN1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc5baf43a193c631ad3c05eb24b97a7b}{DAC\+\_\+\+CR\+\_\+\+TSEL1\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ca56925c2b1f9c7662c850146bec7bd}{DAC\+\_\+\+CR\+\_\+\+TSEL1\+\_\+\+Msk}}~(0x7\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc5baf43a193c631ad3c05eb24b97a7b}{DAC\+\_\+\+CR\+\_\+\+TSEL1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf951c1a57a1a19e356df57d908f09c6c}{DAC\+\_\+\+CR\+\_\+\+TSEL1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ca56925c2b1f9c7662c850146bec7bd}{DAC\+\_\+\+CR\+\_\+\+TSEL1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8dfa13ec123c583136e24b7890add45b}{DAC\+\_\+\+CR\+\_\+\+TSEL1\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc5baf43a193c631ad3c05eb24b97a7b}{DAC\+\_\+\+CR\+\_\+\+TSEL1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga265e32c4fc43310acdf3ebea01376766}{DAC\+\_\+\+CR\+\_\+\+TSEL1\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc5baf43a193c631ad3c05eb24b97a7b}{DAC\+\_\+\+CR\+\_\+\+TSEL1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa625d7638422e90a616ac93edd4bf408}{DAC\+\_\+\+CR\+\_\+\+TSEL1\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc5baf43a193c631ad3c05eb24b97a7b}{DAC\+\_\+\+CR\+\_\+\+TSEL1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16a0202d6e3295400dc21b2088d333e1}{DAC\+\_\+\+CR\+\_\+\+WAVE1\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d85e9d75f265088a37b911f573e7dd3}{DAC\+\_\+\+CR\+\_\+\+WAVE1\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16a0202d6e3295400dc21b2088d333e1}{DAC\+\_\+\+CR\+\_\+\+WAVE1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90491f31219d07175629eecdcdc9271e}{DAC\+\_\+\+CR\+\_\+\+WAVE1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d85e9d75f265088a37b911f573e7dd3}{DAC\+\_\+\+CR\+\_\+\+WAVE1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0871e6466e3a7378103c431832ae525a}{DAC\+\_\+\+CR\+\_\+\+WAVE1\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16a0202d6e3295400dc21b2088d333e1}{DAC\+\_\+\+CR\+\_\+\+WAVE1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48e167ae02d2ad5bc9fd30c2f8ea5b37}{DAC\+\_\+\+CR\+\_\+\+WAVE1\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16a0202d6e3295400dc21b2088d333e1}{DAC\+\_\+\+CR\+\_\+\+WAVE1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga018b4d24c02a803f2efb996745f49015}{DAC\+\_\+\+CR\+\_\+\+MAMP1\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f4fc31ff760aaa38ad85da8c4f1918a}{DAC\+\_\+\+CR\+\_\+\+MAMP1\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga018b4d24c02a803f2efb996745f49015}{DAC\+\_\+\+CR\+\_\+\+MAMP1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bcf611b2f0b975513325895bf16e085}{DAC\+\_\+\+CR\+\_\+\+MAMP1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f4fc31ff760aaa38ad85da8c4f1918a}{DAC\+\_\+\+CR\+\_\+\+MAMP1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4225dcce22b440fcd3a8ad96c5f2baec}{DAC\+\_\+\+CR\+\_\+\+MAMP1\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga018b4d24c02a803f2efb996745f49015}{DAC\+\_\+\+CR\+\_\+\+MAMP1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6cc15817842cb7992d449c448684f68d}{DAC\+\_\+\+CR\+\_\+\+MAMP1\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga018b4d24c02a803f2efb996745f49015}{DAC\+\_\+\+CR\+\_\+\+MAMP1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0fefef1d798a2685b03e44bd9fdac06b}{DAC\+\_\+\+CR\+\_\+\+MAMP1\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga018b4d24c02a803f2efb996745f49015}{DAC\+\_\+\+CR\+\_\+\+MAMP1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdc83b4feb742c632ba66f55d102432b}{DAC\+\_\+\+CR\+\_\+\+MAMP1\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga018b4d24c02a803f2efb996745f49015}{DAC\+\_\+\+CR\+\_\+\+MAMP1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1caf9621895f2a99c4b33a0908247b6}{DAC\+\_\+\+CR\+\_\+\+DMAEN1\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6509ff097fb987e9f1c592d6d5869356}{DAC\+\_\+\+CR\+\_\+\+DMAEN1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1caf9621895f2a99c4b33a0908247b6}{DAC\+\_\+\+CR\+\_\+\+DMAEN1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga995c19d8c8de9ee09057ec6151154e17}{DAC\+\_\+\+CR\+\_\+\+DMAEN1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6509ff097fb987e9f1c592d6d5869356}{DAC\+\_\+\+CR\+\_\+\+DMAEN1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a11a25b89aa18648594cb72bf3918bf}{DAC\+\_\+\+CR\+\_\+\+DMAUDRIE1\+\_\+\+Pos}}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ad8aa68545055eac63ab43cc5d3da91}{DAC\+\_\+\+CR\+\_\+\+DMAUDRIE1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a11a25b89aa18648594cb72bf3918bf}{DAC\+\_\+\+CR\+\_\+\+DMAUDRIE1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbb0585e1053abf18cd129ad76a66bea}{DAC\+\_\+\+CR\+\_\+\+DMAUDRIE1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ad8aa68545055eac63ab43cc5d3da91}{DAC\+\_\+\+CR\+\_\+\+DMAUDRIE1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2dbea8c55239069a24139f398785af4}{DAC\+\_\+\+CR\+\_\+\+EN2\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84b276403310ffa2407b8c57996456e7}{DAC\+\_\+\+CR\+\_\+\+EN2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2dbea8c55239069a24139f398785af4}{DAC\+\_\+\+CR\+\_\+\+EN2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa65db2420e02fc6813842f57134d898f}{DAC\+\_\+\+CR\+\_\+\+EN2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84b276403310ffa2407b8c57996456e7}{DAC\+\_\+\+CR\+\_\+\+EN2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb3eb9eaa48220ba7cac6204c4637b75}{DAC\+\_\+\+CR\+\_\+\+BOFF2\+\_\+\+Pos}}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga088fea2fa6ece1301af6818b836469f3}{DAC\+\_\+\+CR\+\_\+\+BOFF2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb3eb9eaa48220ba7cac6204c4637b75}{DAC\+\_\+\+CR\+\_\+\+BOFF2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd6f660a5f15262beca06b9098a559e9}{DAC\+\_\+\+CR\+\_\+\+BOFF2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga088fea2fa6ece1301af6818b836469f3}{DAC\+\_\+\+CR\+\_\+\+BOFF2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2ef8fa2150330a16a2b19f17caa051e}{DAC\+\_\+\+CR\+\_\+\+TEN2\+\_\+\+Pos}}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac16d129b7793ddcfef47bd642478d1df}{DAC\+\_\+\+CR\+\_\+\+TEN2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2ef8fa2150330a16a2b19f17caa051e}{DAC\+\_\+\+CR\+\_\+\+TEN2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8fc527f6ddb787123da09d2085b772f}{DAC\+\_\+\+CR\+\_\+\+TEN2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac16d129b7793ddcfef47bd642478d1df}{DAC\+\_\+\+CR\+\_\+\+TEN2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80a933188591c4fbcad260c256105277}{DAC\+\_\+\+CR\+\_\+\+TSEL2\+\_\+\+Pos}}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c9339a1dc175b09378d1168ab514333}{DAC\+\_\+\+CR\+\_\+\+TSEL2\+\_\+\+Msk}}~(0x7\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80a933188591c4fbcad260c256105277}{DAC\+\_\+\+CR\+\_\+\+TSEL2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73b4d0ccff78f7c3862903e7b0e66302}{DAC\+\_\+\+CR\+\_\+\+TSEL2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c9339a1dc175b09378d1168ab514333}{DAC\+\_\+\+CR\+\_\+\+TSEL2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9753b87f31e7106ecf77b2f01a99b237}{DAC\+\_\+\+CR\+\_\+\+TSEL2\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80a933188591c4fbcad260c256105277}{DAC\+\_\+\+CR\+\_\+\+TSEL2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac79323a6c81bfa5c8239b23cd3db737a}{DAC\+\_\+\+CR\+\_\+\+TSEL2\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80a933188591c4fbcad260c256105277}{DAC\+\_\+\+CR\+\_\+\+TSEL2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ad3da8a9c5fe9566d8ffe38916caaff}{DAC\+\_\+\+CR\+\_\+\+TSEL2\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80a933188591c4fbcad260c256105277}{DAC\+\_\+\+CR\+\_\+\+TSEL2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7795c9de47dc6747045ee7e2e6fb8ba9}{DAC\+\_\+\+CR\+\_\+\+WAVE2\+\_\+\+Pos}}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0420dd10713d50b05ab6c477ab502893}{DAC\+\_\+\+CR\+\_\+\+WAVE2\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7795c9de47dc6747045ee7e2e6fb8ba9}{DAC\+\_\+\+CR\+\_\+\+WAVE2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf24e48cf288db4a4643057dd09e3a7b}{DAC\+\_\+\+CR\+\_\+\+WAVE2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0420dd10713d50b05ab6c477ab502893}{DAC\+\_\+\+CR\+\_\+\+WAVE2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55d97d8bcbfdd72d5aeb9e9fbc0d592d}{DAC\+\_\+\+CR\+\_\+\+WAVE2\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7795c9de47dc6747045ee7e2e6fb8ba9}{DAC\+\_\+\+CR\+\_\+\+WAVE2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4798bf254010b442b4ac4288c2f1b65f}{DAC\+\_\+\+CR\+\_\+\+WAVE2\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7795c9de47dc6747045ee7e2e6fb8ba9}{DAC\+\_\+\+CR\+\_\+\+WAVE2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7cccefc999aeab6622afaf662c7c8c50}{DAC\+\_\+\+CR\+\_\+\+MAMP2\+\_\+\+Pos}}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace1bce6cad4004ab884396a1d73a1725}{DAC\+\_\+\+CR\+\_\+\+MAMP2\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7cccefc999aeab6622afaf662c7c8c50}{DAC\+\_\+\+CR\+\_\+\+MAMP2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7cf03fe2359cb0f11c33f793c2e92bdd}{DAC\+\_\+\+CR\+\_\+\+MAMP2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace1bce6cad4004ab884396a1d73a1725}{DAC\+\_\+\+CR\+\_\+\+MAMP2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8d952192721dbdcea8d707d43096454}{DAC\+\_\+\+CR\+\_\+\+MAMP2\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7cccefc999aeab6622afaf662c7c8c50}{DAC\+\_\+\+CR\+\_\+\+MAMP2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga860032e8196838cd36a655c1749139d6}{DAC\+\_\+\+CR\+\_\+\+MAMP2\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7cccefc999aeab6622afaf662c7c8c50}{DAC\+\_\+\+CR\+\_\+\+MAMP2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2147ffa3282e9ff22475e5d6040f269e}{DAC\+\_\+\+CR\+\_\+\+MAMP2\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7cccefc999aeab6622afaf662c7c8c50}{DAC\+\_\+\+CR\+\_\+\+MAMP2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0fe77a2029873111cbe723a5cba9c57}{DAC\+\_\+\+CR\+\_\+\+MAMP2\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7cccefc999aeab6622afaf662c7c8c50}{DAC\+\_\+\+CR\+\_\+\+MAMP2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga264e3d328584463c5164a7cca726cabb}{DAC\+\_\+\+CR\+\_\+\+DMAEN2\+\_\+\+Pos}}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa85027944d9eddc64c42ee2ed98611f4}{DAC\+\_\+\+CR\+\_\+\+DMAEN2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga264e3d328584463c5164a7cca726cabb}{DAC\+\_\+\+CR\+\_\+\+DMAEN2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f905c2ac89f976df6c4beffdde58b53}{DAC\+\_\+\+CR\+\_\+\+DMAEN2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa85027944d9eddc64c42ee2ed98611f4}{DAC\+\_\+\+CR\+\_\+\+DMAEN2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6bf1e308092f2ef72387eb0fc5a8412}{DAC\+\_\+\+CR\+\_\+\+DMAUDRIE2\+\_\+\+Pos}}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga239ab4f68c1a74d0e9423bbf6c98c5da}{DAC\+\_\+\+CR\+\_\+\+DMAUDRIE2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6bf1e308092f2ef72387eb0fc5a8412}{DAC\+\_\+\+CR\+\_\+\+DMAUDRIE2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga803e3bae78ced744b93aa76615303e15}{DAC\+\_\+\+CR\+\_\+\+DMAUDRIE2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga239ab4f68c1a74d0e9423bbf6c98c5da}{DAC\+\_\+\+CR\+\_\+\+DMAUDRIE2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32d8b5dafe7a5f4963e5f12656e48ee1}{DAC\+\_\+\+SWTRIGR\+\_\+\+SWTRIG1\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga819696c72cca7dd861aa7a3d9081e425}{DAC\+\_\+\+SWTRIGR\+\_\+\+SWTRIG1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32d8b5dafe7a5f4963e5f12656e48ee1}{DAC\+\_\+\+SWTRIGR\+\_\+\+SWTRIG1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga970ef02dffaceb35ff1dd7aceb67acdd}{DAC\+\_\+\+SWTRIGR\+\_\+\+SWTRIG1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga819696c72cca7dd861aa7a3d9081e425}{DAC\+\_\+\+SWTRIGR\+\_\+\+SWTRIG1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb85dac71ddd76ce877fad49a47634b5}{DAC\+\_\+\+SWTRIGR\+\_\+\+SWTRIG2\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga107859f1c6bd2dc30bf632941121bb05}{DAC\+\_\+\+SWTRIGR\+\_\+\+SWTRIG2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb85dac71ddd76ce877fad49a47634b5}{DAC\+\_\+\+SWTRIGR\+\_\+\+SWTRIG2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0e53585b505d21f5c457476bd5a18f8}{DAC\+\_\+\+SWTRIGR\+\_\+\+SWTRIG2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga107859f1c6bd2dc30bf632941121bb05}{DAC\+\_\+\+SWTRIGR\+\_\+\+SWTRIG2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3250ec13530e0e363f0ab92c149774f}{DAC\+\_\+\+DHR12\+R1\+\_\+\+DACC1\+DHR\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga203fee3fe672b7468231c91ce8a55e4b}{DAC\+\_\+\+DHR12\+R1\+\_\+\+DACC1\+DHR\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3250ec13530e0e363f0ab92c149774f}{DAC\+\_\+\+DHR12\+R1\+\_\+\+DACC1\+DHR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5295b5cb7f5d71ed2e8a310deb00013d}{DAC\+\_\+\+DHR12\+R1\+\_\+\+DACC1\+DHR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga203fee3fe672b7468231c91ce8a55e4b}{DAC\+\_\+\+DHR12\+R1\+\_\+\+DACC1\+DHR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1dcdc73fc338b3548cddcf84fb0c951}{DAC\+\_\+\+DHR12\+L1\+\_\+\+DACC1\+DHR\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga065dab2c8181ab7e3ff6cb43a86400c4}{DAC\+\_\+\+DHR12\+L1\+\_\+\+DACC1\+DHR\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1dcdc73fc338b3548cddcf84fb0c951}{DAC\+\_\+\+DHR12\+L1\+\_\+\+DACC1\+DHR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d34667f8f4b753689c8c936c28471c5}{DAC\+\_\+\+DHR12\+L1\+\_\+\+DACC1\+DHR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga065dab2c8181ab7e3ff6cb43a86400c4}{DAC\+\_\+\+DHR12\+L1\+\_\+\+DACC1\+DHR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b874c02d121c755a1d4523f2e39134e}{DAC\+\_\+\+DHR8\+R1\+\_\+\+DACC1\+DHR\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacde0062be02bb512e2bdc5ee84b4f17f}{DAC\+\_\+\+DHR8\+R1\+\_\+\+DACC1\+DHR\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b874c02d121c755a1d4523f2e39134e}{DAC\+\_\+\+DHR8\+R1\+\_\+\+DACC1\+DHR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1fc9f022fe4a08f67c51646177b26cb}{DAC\+\_\+\+DHR8\+R1\+\_\+\+DACC1\+DHR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacde0062be02bb512e2bdc5ee84b4f17f}{DAC\+\_\+\+DHR8\+R1\+\_\+\+DACC1\+DHR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd13752ec5bc912023c608426e47908e}{DAC\+\_\+\+DHR12\+R2\+\_\+\+DACC2\+DHR\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3cf4f31c9248dc74d00b813c1f2b2e0}{DAC\+\_\+\+DHR12\+R2\+\_\+\+DACC2\+DHR\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd13752ec5bc912023c608426e47908e}{DAC\+\_\+\+DHR12\+R2\+\_\+\+DACC2\+DHR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7506e369b37d55826042b540b10e44c7}{DAC\+\_\+\+DHR12\+R2\+\_\+\+DACC2\+DHR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3cf4f31c9248dc74d00b813c1f2b2e0}{DAC\+\_\+\+DHR12\+R2\+\_\+\+DACC2\+DHR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fe559f6278c4abd3b5db6277e82925b}{DAC\+\_\+\+DHR12\+L2\+\_\+\+DACC2\+DHR\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40a67db51971c777b7ee75c4da5bc8e8}{DAC\+\_\+\+DHR12\+L2\+\_\+\+DACC2\+DHR\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fe559f6278c4abd3b5db6277e82925b}{DAC\+\_\+\+DHR12\+L2\+\_\+\+DACC2\+DHR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f66bd794202221e1a55547673b7abab}{DAC\+\_\+\+DHR12\+L2\+\_\+\+DACC2\+DHR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40a67db51971c777b7ee75c4da5bc8e8}{DAC\+\_\+\+DHR12\+L2\+\_\+\+DACC2\+DHR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a8082de99f7eef453237a409763718b}{DAC\+\_\+\+DHR8\+R2\+\_\+\+DACC2\+DHR\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf3e9e86edc54f83e02d2a0d3f486658}{DAC\+\_\+\+DHR8\+R2\+\_\+\+DACC2\+DHR\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a8082de99f7eef453237a409763718b}{DAC\+\_\+\+DHR8\+R2\+\_\+\+DACC2\+DHR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7da94dc053e6637efb9ccb57b7ae481c}{DAC\+\_\+\+DHR8\+R2\+\_\+\+DACC2\+DHR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf3e9e86edc54f83e02d2a0d3f486658}{DAC\+\_\+\+DHR8\+R2\+\_\+\+DACC2\+DHR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d1a7b56cdc34694e1aa032be202e79d}{DAC\+\_\+\+DHR12\+RD\+\_\+\+DACC1\+DHR\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7cf050c1d3f7c651b461b463c8ae659e}{DAC\+\_\+\+DHR12\+RD\+\_\+\+DACC1\+DHR\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d1a7b56cdc34694e1aa032be202e79d}{DAC\+\_\+\+DHR12\+RD\+\_\+\+DACC1\+DHR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca45719f3d365c9495bdcf6364ae59f8}{DAC\+\_\+\+DHR12\+RD\+\_\+\+DACC1\+DHR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7cf050c1d3f7c651b461b463c8ae659e}{DAC\+\_\+\+DHR12\+RD\+\_\+\+DACC1\+DHR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae522220c8b02ab4bcf82f122a45997d3}{DAC\+\_\+\+DHR12\+RD\+\_\+\+DACC2\+DHR\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0ae28d5d855fd8fe53de3d5fc2ee437}{DAC\+\_\+\+DHR12\+RD\+\_\+\+DACC2\+DHR\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae522220c8b02ab4bcf82f122a45997d3}{DAC\+\_\+\+DHR12\+RD\+\_\+\+DACC2\+DHR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3edd68db1697af93027e05f6b764c540}{DAC\+\_\+\+DHR12\+RD\+\_\+\+DACC2\+DHR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0ae28d5d855fd8fe53de3d5fc2ee437}{DAC\+\_\+\+DHR12\+RD\+\_\+\+DACC2\+DHR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa367fe7ed3f9b2d5114dcc46ccab7468}{DAC\+\_\+\+DHR12\+LD\+\_\+\+DACC1\+DHR\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbf9e7bb591e9c954f648ce36f5f9f90}{DAC\+\_\+\+DHR12\+LD\+\_\+\+DACC1\+DHR\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa367fe7ed3f9b2d5114dcc46ccab7468}{DAC\+\_\+\+DHR12\+LD\+\_\+\+DACC1\+DHR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga203db656bfef6fedee17b99fb77b1bdd}{DAC\+\_\+\+DHR12\+LD\+\_\+\+DACC1\+DHR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbf9e7bb591e9c954f648ce36f5f9f90}{DAC\+\_\+\+DHR12\+LD\+\_\+\+DACC1\+DHR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade1db665f01f9d179045057d0e857da0}{DAC\+\_\+\+DHR12\+LD\+\_\+\+DACC2\+DHR\+\_\+\+Pos}}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c6a0375af61a42378851c55436f0e23}{DAC\+\_\+\+DHR12\+LD\+\_\+\+DACC2\+DHR\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade1db665f01f9d179045057d0e857da0}{DAC\+\_\+\+DHR12\+LD\+\_\+\+DACC2\+DHR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8421d613b182aab8d6c58592bcda6c17}{DAC\+\_\+\+DHR12\+LD\+\_\+\+DACC2\+DHR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c6a0375af61a42378851c55436f0e23}{DAC\+\_\+\+DHR12\+LD\+\_\+\+DACC2\+DHR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac004fb7fdc93225fb835b27e39229a57}{DAC\+\_\+\+DHR8\+RD\+\_\+\+DACC1\+DHR\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1b85c14a79ef230c7771336ab683678}{DAC\+\_\+\+DHR8\+RD\+\_\+\+DACC1\+DHR\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac004fb7fdc93225fb835b27e39229a57}{DAC\+\_\+\+DHR8\+RD\+\_\+\+DACC1\+DHR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9aee01ad181fa5b541864ed62907d70d}{DAC\+\_\+\+DHR8\+RD\+\_\+\+DACC1\+DHR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1b85c14a79ef230c7771336ab683678}{DAC\+\_\+\+DHR8\+RD\+\_\+\+DACC1\+DHR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf849d0278349997f891d987def91224}{DAC\+\_\+\+DHR8\+RD\+\_\+\+DACC2\+DHR\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3520456f0013e51d3d2c3694d86488b6}{DAC\+\_\+\+DHR8\+RD\+\_\+\+DACC2\+DHR\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf849d0278349997f891d987def91224}{DAC\+\_\+\+DHR8\+RD\+\_\+\+DACC2\+DHR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae31631eaac76ebecb059918c351ef3c9}{DAC\+\_\+\+DHR8\+RD\+\_\+\+DACC2\+DHR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3520456f0013e51d3d2c3694d86488b6}{DAC\+\_\+\+DHR8\+RD\+\_\+\+DACC2\+DHR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaacef98a0af264fa6b23a187e74d7c82d}{DAC\+\_\+\+DOR1\+\_\+\+DACC1\+DOR\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae11b4b811ab6ba4e981ee60318f7d1a4}{DAC\+\_\+\+DOR1\+\_\+\+DACC1\+DOR\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaacef98a0af264fa6b23a187e74d7c82d}{DAC\+\_\+\+DOR1\+\_\+\+DACC1\+DOR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b4192938e039dc25a7df8fcc5f3932a}{DAC\+\_\+\+DOR1\+\_\+\+DACC1\+DOR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae11b4b811ab6ba4e981ee60318f7d1a4}{DAC\+\_\+\+DOR1\+\_\+\+DACC1\+DOR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17aa70d42a524b2dd911326fa65630f1}{DAC\+\_\+\+DOR2\+\_\+\+DACC2\+DOR\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a6d4d4b3b48221d195a3acb51ad6fbe}{DAC\+\_\+\+DOR2\+\_\+\+DACC2\+DOR\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17aa70d42a524b2dd911326fa65630f1}{DAC\+\_\+\+DOR2\+\_\+\+DACC2\+DOR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacaaa39c1e82279918918b072fd56db04}{DAC\+\_\+\+DOR2\+\_\+\+DACC2\+DOR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a6d4d4b3b48221d195a3acb51ad6fbe}{DAC\+\_\+\+DOR2\+\_\+\+DACC2\+DOR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadeeefee596334ca7c00e9dfa12cfdd83}{DAC\+\_\+\+SR\+\_\+\+DMAUDR1\+\_\+\+Pos}}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75ded00bd7866ed6e38c52beb4854d64}{DAC\+\_\+\+SR\+\_\+\+DMAUDR1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadeeefee596334ca7c00e9dfa12cfdd83}{DAC\+\_\+\+SR\+\_\+\+DMAUDR1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d2048d6b521fb0946dc8c4e577a49c0}{DAC\+\_\+\+SR\+\_\+\+DMAUDR1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75ded00bd7866ed6e38c52beb4854d64}{DAC\+\_\+\+SR\+\_\+\+DMAUDR1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa918fd0130e9edc2b4a21ff4ba17aa5e}{DAC\+\_\+\+SR\+\_\+\+DMAUDR2\+\_\+\+Pos}}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccadc59668f44b530b866ebcce6f0c74}{DAC\+\_\+\+SR\+\_\+\+DMAUDR2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa918fd0130e9edc2b4a21ff4ba17aa5e}{DAC\+\_\+\+SR\+\_\+\+DMAUDR2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf16e48ab85d9261c5b599c56b14aea5d}{DAC\+\_\+\+SR\+\_\+\+DMAUDR2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccadc59668f44b530b866ebcce6f0c74}{DAC\+\_\+\+SR\+\_\+\+DMAUDR2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79fe8c72b18021aec9a18b68b9df324c}{DMA\+\_\+\+Sx\+CR\+\_\+\+CHSEL\+\_\+\+Pos}}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27c7e607fbf7db7b5515bacbb9070346}{DMA\+\_\+\+Sx\+CR\+\_\+\+CHSEL\+\_\+\+Msk}}~(0x7\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79fe8c72b18021aec9a18b68b9df324c}{DMA\+\_\+\+Sx\+CR\+\_\+\+CHSEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf353426d72702c7801416ba36d53dc6}{DMA\+\_\+\+Sx\+CR\+\_\+\+CHSEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27c7e607fbf7db7b5515bacbb9070346}{DMA\+\_\+\+Sx\+CR\+\_\+\+CHSEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17d34dad5c7bdb97fdcadaebfed80d90}{DMA\+\_\+\+Sx\+CR\+\_\+\+CHSEL\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79fe8c72b18021aec9a18b68b9df324c}{DMA\+\_\+\+Sx\+CR\+\_\+\+CHSEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa59d7ef4d7e0895f18ca4ef1210edae}{DMA\+\_\+\+Sx\+CR\+\_\+\+CHSEL\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79fe8c72b18021aec9a18b68b9df324c}{DMA\+\_\+\+Sx\+CR\+\_\+\+CHSEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae001e60d3fd84c18bb5e2f96b695af38}{DMA\+\_\+\+Sx\+CR\+\_\+\+CHSEL\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79fe8c72b18021aec9a18b68b9df324c}{DMA\+\_\+\+Sx\+CR\+\_\+\+CHSEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9bf6407dc86ae23902425ed20d90421}{DMA\+\_\+\+Sx\+CR\+\_\+\+MBURST\+\_\+\+Pos}}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa451942408f8a368a57eb9c45e43e7c8}{DMA\+\_\+\+Sx\+CR\+\_\+\+MBURST\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9bf6407dc86ae23902425ed20d90421}{DMA\+\_\+\+Sx\+CR\+\_\+\+MBURST\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c1174bff38faf5d87b71521bce8f84f}{DMA\+\_\+\+Sx\+CR\+\_\+\+MBURST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa451942408f8a368a57eb9c45e43e7c8}{DMA\+\_\+\+Sx\+CR\+\_\+\+MBURST\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e3931a8f14ffe008b8717e1b3232fca}{DMA\+\_\+\+Sx\+CR\+\_\+\+MBURST\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9bf6407dc86ae23902425ed20d90421}{DMA\+\_\+\+Sx\+CR\+\_\+\+MBURST\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf28eac7212392083bbf1b3d475022b74}{DMA\+\_\+\+Sx\+CR\+\_\+\+MBURST\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9bf6407dc86ae23902425ed20d90421}{DMA\+\_\+\+Sx\+CR\+\_\+\+MBURST\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga596bbd1719434d9b94dc57641788484e}{DMA\+\_\+\+Sx\+CR\+\_\+\+PBURST\+\_\+\+Pos}}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0522a557e1c258b7973e76da59cb7bbb}{DMA\+\_\+\+Sx\+CR\+\_\+\+PBURST\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga596bbd1719434d9b94dc57641788484e}{DMA\+\_\+\+Sx\+CR\+\_\+\+PBURST\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga502380abb155eb3b37a2ca9359e2da2e}{DMA\+\_\+\+Sx\+CR\+\_\+\+PBURST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0522a557e1c258b7973e76da59cb7bbb}{DMA\+\_\+\+Sx\+CR\+\_\+\+PBURST\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf0eee1ad1788868a194f95107057a16}{DMA\+\_\+\+Sx\+CR\+\_\+\+PBURST\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga596bbd1719434d9b94dc57641788484e}{DMA\+\_\+\+Sx\+CR\+\_\+\+PBURST\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga061207b2c654a0dd62e40187c9557eda}{DMA\+\_\+\+Sx\+CR\+\_\+\+PBURST\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga596bbd1719434d9b94dc57641788484e}{DMA\+\_\+\+Sx\+CR\+\_\+\+PBURST\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ae631c89765d8c92dde7eece6b28c58}{DMA\+\_\+\+Sx\+CR\+\_\+\+CT\+\_\+\+Pos}}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3ef149321f19c6fdda5eea2d622b78e}{DMA\+\_\+\+Sx\+CR\+\_\+\+CT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ae631c89765d8c92dde7eece6b28c58}{DMA\+\_\+\+Sx\+CR\+\_\+\+CT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd36c677ee53f56dc408cd549e64cf7d}{DMA\+\_\+\+Sx\+CR\+\_\+\+CT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3ef149321f19c6fdda5eea2d622b78e}{DMA\+\_\+\+Sx\+CR\+\_\+\+CT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d74a7510babe49319a47e4fccaceba7}{DMA\+\_\+\+Sx\+CR\+\_\+\+DBM\+\_\+\+Pos}}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga460b7d274a9e54d2ddabddc9832425b4}{DMA\+\_\+\+Sx\+CR\+\_\+\+DBM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d74a7510babe49319a47e4fccaceba7}{DMA\+\_\+\+Sx\+CR\+\_\+\+DBM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53a1cde736b2afc5a394a67849f0c497}{DMA\+\_\+\+Sx\+CR\+\_\+\+DBM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga460b7d274a9e54d2ddabddc9832425b4}{DMA\+\_\+\+Sx\+CR\+\_\+\+DBM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0df2c0e1e3fa3614d74ee91cefa8173}{DMA\+\_\+\+Sx\+CR\+\_\+\+PL\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3dc66d05a0b6c646926e155f584c2164}{DMA\+\_\+\+Sx\+CR\+\_\+\+PL\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0df2c0e1e3fa3614d74ee91cefa8173}{DMA\+\_\+\+Sx\+CR\+\_\+\+PL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14c115d71a4e3b3c4da360108288154c}{DMA\+\_\+\+Sx\+CR\+\_\+\+PL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3dc66d05a0b6c646926e155f584c2164}{DMA\+\_\+\+Sx\+CR\+\_\+\+PL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41b1b2f7bd6f0af932ff0fb7df9336b6}{DMA\+\_\+\+Sx\+CR\+\_\+\+PL\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0df2c0e1e3fa3614d74ee91cefa8173}{DMA\+\_\+\+Sx\+CR\+\_\+\+PL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81817adc8c0ee54dea0f67a1a9e8eb77}{DMA\+\_\+\+Sx\+CR\+\_\+\+PL\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0df2c0e1e3fa3614d74ee91cefa8173}{DMA\+\_\+\+Sx\+CR\+\_\+\+PL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e2c688c88288e3f899e47c4d11ca4fa}{DMA\+\_\+\+Sx\+CR\+\_\+\+PINCOS\+\_\+\+Pos}}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78df7ff746fecc4afaa5e980f11de4d6}{DMA\+\_\+\+Sx\+CR\+\_\+\+PINCOS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e2c688c88288e3f899e47c4d11ca4fa}{DMA\+\_\+\+Sx\+CR\+\_\+\+PINCOS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb929908d2e7fdef2136c20c93377c70}{DMA\+\_\+\+Sx\+CR\+\_\+\+PINCOS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78df7ff746fecc4afaa5e980f11de4d6}{DMA\+\_\+\+Sx\+CR\+\_\+\+PINCOS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55693651f2994a1c09f7b47455638a6a}{DMA\+\_\+\+Sx\+CR\+\_\+\+MSIZE\+\_\+\+Pos}}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga769dd95d6aa84f0bc0080891094cd5bd}{DMA\+\_\+\+Sx\+CR\+\_\+\+MSIZE\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55693651f2994a1c09f7b47455638a6a}{DMA\+\_\+\+Sx\+CR\+\_\+\+MSIZE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9a98cb706a722d726d8ec6e9fe4a773}{DMA\+\_\+\+Sx\+CR\+\_\+\+MSIZE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga769dd95d6aa84f0bc0080891094cd5bd}{DMA\+\_\+\+Sx\+CR\+\_\+\+MSIZE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39adb60b3394b61366691b45b8c2b80f}{DMA\+\_\+\+Sx\+CR\+\_\+\+MSIZE\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55693651f2994a1c09f7b47455638a6a}{DMA\+\_\+\+Sx\+CR\+\_\+\+MSIZE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5c2ef08ab52de52b4e1fd785f60e263}{DMA\+\_\+\+Sx\+CR\+\_\+\+MSIZE\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55693651f2994a1c09f7b47455638a6a}{DMA\+\_\+\+Sx\+CR\+\_\+\+MSIZE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56479851c087f5fe7ea9656862ad35e1}{DMA\+\_\+\+Sx\+CR\+\_\+\+PSIZE\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ddb21769dcff3c41c4bb61e66d8459a}{DMA\+\_\+\+Sx\+CR\+\_\+\+PSIZE\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56479851c087f5fe7ea9656862ad35e1}{DMA\+\_\+\+Sx\+CR\+\_\+\+PSIZE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea0808f979c27b7b68d79ad511e95ea0}{DMA\+\_\+\+Sx\+CR\+\_\+\+PSIZE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ddb21769dcff3c41c4bb61e66d8459a}{DMA\+\_\+\+Sx\+CR\+\_\+\+PSIZE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab05cf3e3f7c9edae5c70d59b3b75b14f}{DMA\+\_\+\+Sx\+CR\+\_\+\+PSIZE\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56479851c087f5fe7ea9656862ad35e1}{DMA\+\_\+\+Sx\+CR\+\_\+\+PSIZE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f376d0900380a3045cbeadd6a037302}{DMA\+\_\+\+Sx\+CR\+\_\+\+PSIZE\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56479851c087f5fe7ea9656862ad35e1}{DMA\+\_\+\+Sx\+CR\+\_\+\+PSIZE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11d90925c956a5196f58cf3fc89aa56f}{DMA\+\_\+\+Sx\+CR\+\_\+\+MINC\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b9b94c796c25b6dac673c711f74eb48}{DMA\+\_\+\+Sx\+CR\+\_\+\+MINC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11d90925c956a5196f58cf3fc89aa56f}{DMA\+\_\+\+Sx\+CR\+\_\+\+MINC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga771a295832a584a3777ede523a691719}{DMA\+\_\+\+Sx\+CR\+\_\+\+MINC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b9b94c796c25b6dac673c711f74eb48}{DMA\+\_\+\+Sx\+CR\+\_\+\+MINC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f2a2143daf87c92d37da6503762f7c5}{DMA\+\_\+\+Sx\+CR\+\_\+\+PINC\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0829e862db027069781244f9820113ab}{DMA\+\_\+\+Sx\+CR\+\_\+\+PINC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f2a2143daf87c92d37da6503762f7c5}{DMA\+\_\+\+Sx\+CR\+\_\+\+PINC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29c5d5c559dd14646fdc170e74f1f03b}{DMA\+\_\+\+Sx\+CR\+\_\+\+PINC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0829e862db027069781244f9820113ab}{DMA\+\_\+\+Sx\+CR\+\_\+\+PINC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34774d3e38a7f910c9eb723208457a83}{DMA\+\_\+\+Sx\+CR\+\_\+\+CIRC\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga873f1581fb2b88c20d6621143a5751ac}{DMA\+\_\+\+Sx\+CR\+\_\+\+CIRC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34774d3e38a7f910c9eb723208457a83}{DMA\+\_\+\+Sx\+CR\+\_\+\+CIRC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc248dbc519cc580621cdadcdd8741fb}{DMA\+\_\+\+Sx\+CR\+\_\+\+CIRC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga873f1581fb2b88c20d6621143a5751ac}{DMA\+\_\+\+Sx\+CR\+\_\+\+CIRC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8302200753a3788a5b45462513a84b6b}{DMA\+\_\+\+Sx\+CR\+\_\+\+DIR\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab6c4f77554490fc06ecbd63e0e81a696}{DMA\+\_\+\+Sx\+CR\+\_\+\+DIR\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8302200753a3788a5b45462513a84b6b}{DMA\+\_\+\+Sx\+CR\+\_\+\+DIR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16bc78076551c42cbdc084e9d0006bd4}{DMA\+\_\+\+Sx\+CR\+\_\+\+DIR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab6c4f77554490fc06ecbd63e0e81a696}{DMA\+\_\+\+Sx\+CR\+\_\+\+DIR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadca9547536f3d2f76577275964b4875e}{DMA\+\_\+\+Sx\+CR\+\_\+\+DIR\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8302200753a3788a5b45462513a84b6b}{DMA\+\_\+\+Sx\+CR\+\_\+\+DIR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac52c8d6ecad03bfe531867fa7457f2ae}{DMA\+\_\+\+Sx\+CR\+\_\+\+DIR\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8302200753a3788a5b45462513a84b6b}{DMA\+\_\+\+Sx\+CR\+\_\+\+DIR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9b6e1601b8fe4d4315dabeb21d87871}{DMA\+\_\+\+Sx\+CR\+\_\+\+PFCTRL\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab67e3396d4689bc81191afda92e1864c}{DMA\+\_\+\+Sx\+CR\+\_\+\+PFCTRL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9b6e1601b8fe4d4315dabeb21d87871}{DMA\+\_\+\+Sx\+CR\+\_\+\+PFCTRL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11f412d256043bec3e01ceef7f2099f2}{DMA\+\_\+\+Sx\+CR\+\_\+\+PFCTRL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab67e3396d4689bc81191afda92e1864c}{DMA\+\_\+\+Sx\+CR\+\_\+\+PFCTRL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04d5934cc3988e035dcb1bf40f6e755a}{DMA\+\_\+\+Sx\+CR\+\_\+\+TCIE\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86e6592b451e33103e1d6d119046a5e3}{DMA\+\_\+\+Sx\+CR\+\_\+\+TCIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04d5934cc3988e035dcb1bf40f6e755a}{DMA\+\_\+\+Sx\+CR\+\_\+\+TCIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ae47cc2cd2e985d29cb6b0bb65da1d7}{DMA\+\_\+\+Sx\+CR\+\_\+\+TCIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86e6592b451e33103e1d6d119046a5e3}{DMA\+\_\+\+Sx\+CR\+\_\+\+TCIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ed0223ba349ffb6e55d16415be0a92e}{DMA\+\_\+\+Sx\+CR\+\_\+\+HTIE\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b2b5b47a0da93f112effd85edf7e27b}{DMA\+\_\+\+Sx\+CR\+\_\+\+HTIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ed0223ba349ffb6e55d16415be0a92e}{DMA\+\_\+\+Sx\+CR\+\_\+\+HTIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13a7fe097608bc5031d42ba69effed20}{DMA\+\_\+\+Sx\+CR\+\_\+\+HTIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b2b5b47a0da93f112effd85edf7e27b}{DMA\+\_\+\+Sx\+CR\+\_\+\+HTIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3416da006a6a698c8f95f91e0b9b4b5f}{DMA\+\_\+\+Sx\+CR\+\_\+\+TEIE\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e7331240fc8545d3dba92568b243039}{DMA\+\_\+\+Sx\+CR\+\_\+\+TEIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3416da006a6a698c8f95f91e0b9b4b5f}{DMA\+\_\+\+Sx\+CR\+\_\+\+TEIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeee99c36ba3ea56cdb4f73a0b01fb602}{DMA\+\_\+\+Sx\+CR\+\_\+\+TEIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e7331240fc8545d3dba92568b243039}{DMA\+\_\+\+Sx\+CR\+\_\+\+TEIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90d77b99e19ffb0ce8533726db577011}{DMA\+\_\+\+Sx\+CR\+\_\+\+DMEIE\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga640f196b45fc4e81ac468cbc3503148b}{DMA\+\_\+\+Sx\+CR\+\_\+\+DMEIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90d77b99e19ffb0ce8533726db577011}{DMA\+\_\+\+Sx\+CR\+\_\+\+DMEIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacaecc56f94a9af756d077cf7df1b6c41}{DMA\+\_\+\+Sx\+CR\+\_\+\+DMEIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga640f196b45fc4e81ac468cbc3503148b}{DMA\+\_\+\+Sx\+CR\+\_\+\+DMEIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ae3e4666ee54b89bca73e5ce40032a8}{DMA\+\_\+\+Sx\+CR\+\_\+\+EN\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga038999913cf4b5608f4b06bde0f5b6f1}{DMA\+\_\+\+Sx\+CR\+\_\+\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ae3e4666ee54b89bca73e5ce40032a8}{DMA\+\_\+\+Sx\+CR\+\_\+\+EN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabf69fe92e9a44167535365b0fe4ea9e}{DMA\+\_\+\+Sx\+CR\+\_\+\+EN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga038999913cf4b5608f4b06bde0f5b6f1}{DMA\+\_\+\+Sx\+CR\+\_\+\+EN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4c9d3fe3ecd436e1e33bf246a8a1d81}{DMA\+\_\+\+Sx\+CR\+\_\+\+ACK\+\_\+\+Pos}}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae03b6c12b1fc9d635ce6abac4b15006e}{DMA\+\_\+\+Sx\+CR\+\_\+\+ACK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4c9d3fe3ecd436e1e33bf246a8a1d81}{DMA\+\_\+\+Sx\+CR\+\_\+\+ACK\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f597f58faf86d2b78ad931079f57305}{DMA\+\_\+\+Sx\+CR\+\_\+\+ACK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae03b6c12b1fc9d635ce6abac4b15006e}{DMA\+\_\+\+Sx\+CR\+\_\+\+ACK\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba02a9fd02f498e258e93837b511cdd1}{DMA\+\_\+\+Sx\+NDT\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9525ced3fadc78d4d5bb8234d226a52}{DMA\+\_\+\+Sx\+NDT\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba02a9fd02f498e258e93837b511cdd1}{DMA\+\_\+\+Sx\+NDT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62e0e1a1121885de705e618855ba83b0}{DMA\+\_\+\+Sx\+NDT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9525ced3fadc78d4d5bb8234d226a52}{DMA\+\_\+\+Sx\+NDT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ae52f0e22e621d60861143ca6027852}{DMA\+\_\+\+Sx\+NDT\+\_\+0}}~(0x0001\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba02a9fd02f498e258e93837b511cdd1}{DMA\+\_\+\+Sx\+NDT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c4223f0a871ccfee403988befa42d94}{DMA\+\_\+\+Sx\+NDT\+\_\+1}}~(0x0002\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba02a9fd02f498e258e93837b511cdd1}{DMA\+\_\+\+Sx\+NDT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4766cc41262f7b530351ecc5939fc222}{DMA\+\_\+\+Sx\+NDT\+\_\+2}}~(0x0004\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba02a9fd02f498e258e93837b511cdd1}{DMA\+\_\+\+Sx\+NDT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa43d96546fce4a436e4478a99ac0394}{DMA\+\_\+\+Sx\+NDT\+\_\+3}}~(0x0008\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba02a9fd02f498e258e93837b511cdd1}{DMA\+\_\+\+Sx\+NDT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81412c27b9d192be6c8c251b3a750e3c}{DMA\+\_\+\+Sx\+NDT\+\_\+4}}~(0x0010\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba02a9fd02f498e258e93837b511cdd1}{DMA\+\_\+\+Sx\+NDT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeff6beaa117fca4b6d1bbd87de34f674}{DMA\+\_\+\+Sx\+NDT\+\_\+5}}~(0x0020\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba02a9fd02f498e258e93837b511cdd1}{DMA\+\_\+\+Sx\+NDT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7533a77655a960f82d08edfd2f4bf7ee}{DMA\+\_\+\+Sx\+NDT\+\_\+6}}~(0x0040\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba02a9fd02f498e258e93837b511cdd1}{DMA\+\_\+\+Sx\+NDT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b2791b19fcf8586ffd28204bab2f2b4}{DMA\+\_\+\+Sx\+NDT\+\_\+7}}~(0x0080\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba02a9fd02f498e258e93837b511cdd1}{DMA\+\_\+\+Sx\+NDT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6d77fc0aa9e027fc906f70f8e6a4aca}{DMA\+\_\+\+Sx\+NDT\+\_\+8}}~(0x0100\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba02a9fd02f498e258e93837b511cdd1}{DMA\+\_\+\+Sx\+NDT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b4f096ed9b7f778e5b6beec36ca9698}{DMA\+\_\+\+Sx\+NDT\+\_\+9}}~(0x0200\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba02a9fd02f498e258e93837b511cdd1}{DMA\+\_\+\+Sx\+NDT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64a0c2548db60b344bbbda72b53089ca}{DMA\+\_\+\+Sx\+NDT\+\_\+10}}~(0x0400\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba02a9fd02f498e258e93837b511cdd1}{DMA\+\_\+\+Sx\+NDT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e37fe0da3a0c2e6ac94f999c8455187}{DMA\+\_\+\+Sx\+NDT\+\_\+11}}~(0x0800\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba02a9fd02f498e258e93837b511cdd1}{DMA\+\_\+\+Sx\+NDT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa27c8ece8e904ef16ea45be9f7733103}{DMA\+\_\+\+Sx\+NDT\+\_\+12}}~(0x1000\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba02a9fd02f498e258e93837b511cdd1}{DMA\+\_\+\+Sx\+NDT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f320a375482fe097d3f1579925013bb}{DMA\+\_\+\+Sx\+NDT\+\_\+13}}~(0x2000\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba02a9fd02f498e258e93837b511cdd1}{DMA\+\_\+\+Sx\+NDT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8882d292259d683b075bf6c4e009b3ae}{DMA\+\_\+\+Sx\+NDT\+\_\+14}}~(0x4000\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba02a9fd02f498e258e93837b511cdd1}{DMA\+\_\+\+Sx\+NDT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga386a1a2048a470bed80654cd548dea65}{DMA\+\_\+\+Sx\+NDT\+\_\+15}}~(0x8000\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba02a9fd02f498e258e93837b511cdd1}{DMA\+\_\+\+Sx\+NDT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga10b0f3097f54eff7dd2d43bb1c31f736}{DMA\+\_\+\+Sx\+FCR\+\_\+\+FEIE\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadff36ebec91293d8106a40bbf580be00}{DMA\+\_\+\+Sx\+FCR\+\_\+\+FEIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga10b0f3097f54eff7dd2d43bb1c31f736}{DMA\+\_\+\+Sx\+FCR\+\_\+\+FEIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba9ca2264bc381abe0f4183729ab1fb1}{DMA\+\_\+\+Sx\+FCR\+\_\+\+FEIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadff36ebec91293d8106a40bbf580be00}{DMA\+\_\+\+Sx\+FCR\+\_\+\+FEIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6719968db5f4e50b30015434339db896}{DMA\+\_\+\+Sx\+FCR\+\_\+\+FS\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46ecd57c9b56be53a38263c02d25c50f}{DMA\+\_\+\+Sx\+FCR\+\_\+\+FS\+\_\+\+Msk}}~(0x7\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6719968db5f4e50b30015434339db896}{DMA\+\_\+\+Sx\+FCR\+\_\+\+FS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56094479dc9b173b00ccfb199d8a2853}{DMA\+\_\+\+Sx\+FCR\+\_\+\+FS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46ecd57c9b56be53a38263c02d25c50f}{DMA\+\_\+\+Sx\+FCR\+\_\+\+FS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccf0cb1a99fb8265535b15fc6a428060}{DMA\+\_\+\+Sx\+FCR\+\_\+\+FS\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6719968db5f4e50b30015434339db896}{DMA\+\_\+\+Sx\+FCR\+\_\+\+FS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b5dd8e40fe393762866522caa0ab842}{DMA\+\_\+\+Sx\+FCR\+\_\+\+FS\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6719968db5f4e50b30015434339db896}{DMA\+\_\+\+Sx\+FCR\+\_\+\+FS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51558a53d17a6deeed3937c15787361c}{DMA\+\_\+\+Sx\+FCR\+\_\+\+FS\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6719968db5f4e50b30015434339db896}{DMA\+\_\+\+Sx\+FCR\+\_\+\+FS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga562b4b1bcd309931c42bfe7793044e91}{DMA\+\_\+\+Sx\+FCR\+\_\+\+DMDIS\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadedd400be2f182737e484d52be6b80c1}{DMA\+\_\+\+Sx\+FCR\+\_\+\+DMDIS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga562b4b1bcd309931c42bfe7793044e91}{DMA\+\_\+\+Sx\+FCR\+\_\+\+DMDIS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89406bb954742665691c0ac2f8d95ec9}{DMA\+\_\+\+Sx\+FCR\+\_\+\+DMDIS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadedd400be2f182737e484d52be6b80c1}{DMA\+\_\+\+Sx\+FCR\+\_\+\+DMDIS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6876e8621d30962774d2b72dbc720ec}{DMA\+\_\+\+Sx\+FCR\+\_\+\+FTH\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e436952c24ada5a0c553043092285e7}{DMA\+\_\+\+Sx\+FCR\+\_\+\+FTH\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6876e8621d30962774d2b72dbc720ec}{DMA\+\_\+\+Sx\+FCR\+\_\+\+FTH\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44c16978164026a81f5b07280e800e7f}{DMA\+\_\+\+Sx\+FCR\+\_\+\+FTH}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e436952c24ada5a0c553043092285e7}{DMA\+\_\+\+Sx\+FCR\+\_\+\+FTH\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63716e11d34bca95927671055aa63fe8}{DMA\+\_\+\+Sx\+FCR\+\_\+\+FTH\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6876e8621d30962774d2b72dbc720ec}{DMA\+\_\+\+Sx\+FCR\+\_\+\+FTH\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3d780fc1222a183071c73e62a0524a1}{DMA\+\_\+\+Sx\+FCR\+\_\+\+FTH\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6876e8621d30962774d2b72dbc720ec}{DMA\+\_\+\+Sx\+FCR\+\_\+\+FTH\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1917ec61d4f0b063c4d63c94d00f104c}{DMA\+\_\+\+LISR\+\_\+\+TCIF3\+\_\+\+Pos}}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fcbb22f764dbcd84f9f7679ba140fd8}{DMA\+\_\+\+LISR\+\_\+\+TCIF3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1917ec61d4f0b063c4d63c94d00f104c}{DMA\+\_\+\+LISR\+\_\+\+TCIF3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44e5bf8adbb2646d325cba8d5dd670d8}{DMA\+\_\+\+LISR\+\_\+\+TCIF3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fcbb22f764dbcd84f9f7679ba140fd8}{DMA\+\_\+\+LISR\+\_\+\+TCIF3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc365b9d116f7bf0fb0bdb4a36b025f0}{DMA\+\_\+\+LISR\+\_\+\+HTIF3\+\_\+\+Pos}}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga202e6ae73e145494851e4c40f5c2eb2e}{DMA\+\_\+\+LISR\+\_\+\+HTIF3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc365b9d116f7bf0fb0bdb4a36b025f0}{DMA\+\_\+\+LISR\+\_\+\+HTIF3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa10c891ee2ec333b7f87eea5886d574f}{DMA\+\_\+\+LISR\+\_\+\+HTIF3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga202e6ae73e145494851e4c40f5c2eb2e}{DMA\+\_\+\+LISR\+\_\+\+HTIF3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3eb3514f45c12c124807ea04b5e5206d}{DMA\+\_\+\+LISR\+\_\+\+TEIF3\+\_\+\+Pos}}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga770b6645dff14ef5d2950aff2995ec72}{DMA\+\_\+\+LISR\+\_\+\+TEIF3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3eb3514f45c12c124807ea04b5e5206d}{DMA\+\_\+\+LISR\+\_\+\+TEIF3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5dfaba3a5db7cdcbddf9ee5974b44c2f}{DMA\+\_\+\+LISR\+\_\+\+TEIF3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga770b6645dff14ef5d2950aff2995ec72}{DMA\+\_\+\+LISR\+\_\+\+TEIF3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f039fe3193408bc81d812149996ea9f}{DMA\+\_\+\+LISR\+\_\+\+DMEIF3\+\_\+\+Pos}}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4331e1ec530a0dc0cbee400d5950b3a}{DMA\+\_\+\+LISR\+\_\+\+DMEIF3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f039fe3193408bc81d812149996ea9f}{DMA\+\_\+\+LISR\+\_\+\+DMEIF3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01fd1397b41221f5bdf6f107cb92e196}{DMA\+\_\+\+LISR\+\_\+\+DMEIF3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4331e1ec530a0dc0cbee400d5950b3a}{DMA\+\_\+\+LISR\+\_\+\+DMEIF3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace4ae0196dace02aceafe1fe77b6e6d7}{DMA\+\_\+\+LISR\+\_\+\+FEIF3\+\_\+\+Pos}}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46bd312d438cb54d4b68b189cf120fd1}{DMA\+\_\+\+LISR\+\_\+\+FEIF3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace4ae0196dace02aceafe1fe77b6e6d7}{DMA\+\_\+\+LISR\+\_\+\+FEIF3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5367443a1378eef82aed62ca22763952}{DMA\+\_\+\+LISR\+\_\+\+FEIF3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46bd312d438cb54d4b68b189cf120fd1}{DMA\+\_\+\+LISR\+\_\+\+FEIF3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d0716b2ad4127572e8b69fb92652f19}{DMA\+\_\+\+LISR\+\_\+\+TCIF2\+\_\+\+Pos}}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae271580139c8f7d241532d0c833afe06}{DMA\+\_\+\+LISR\+\_\+\+TCIF2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d0716b2ad4127572e8b69fb92652f19}{DMA\+\_\+\+LISR\+\_\+\+TCIF2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf21350cce8c4cb5d7c6fcf5edc930cf8}{DMA\+\_\+\+LISR\+\_\+\+TCIF2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae271580139c8f7d241532d0c833afe06}{DMA\+\_\+\+LISR\+\_\+\+TCIF2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2700c5fdeaa7186a38c920f5ec85ea49}{DMA\+\_\+\+LISR\+\_\+\+HTIF2\+\_\+\+Pos}}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83c87fe2679a6130003dd72b363e9c53}{DMA\+\_\+\+LISR\+\_\+\+HTIF2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2700c5fdeaa7186a38c920f5ec85ea49}{DMA\+\_\+\+LISR\+\_\+\+HTIF2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ca25185d14a1f0c208ec8ceadc787a6}{DMA\+\_\+\+LISR\+\_\+\+HTIF2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83c87fe2679a6130003dd72b363e9c53}{DMA\+\_\+\+LISR\+\_\+\+HTIF2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac01bf79870cef24f0875200fba8ab778}{DMA\+\_\+\+LISR\+\_\+\+TEIF2\+\_\+\+Pos}}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64f9f609e2612044dd911f853c401ce9}{DMA\+\_\+\+LISR\+\_\+\+TEIF2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac01bf79870cef24f0875200fba8ab778}{DMA\+\_\+\+LISR\+\_\+\+TEIF2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74d540802cadde42bdd6debae5d8ab89}{DMA\+\_\+\+LISR\+\_\+\+TEIF2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64f9f609e2612044dd911f853c401ce9}{DMA\+\_\+\+LISR\+\_\+\+TEIF2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad852ffba4cb1b34e1cc77ba3f5075c03}{DMA\+\_\+\+LISR\+\_\+\+DMEIF2\+\_\+\+Pos}}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f7a3d352057475b51e9627d497bf8d5}{DMA\+\_\+\+LISR\+\_\+\+DMEIF2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad852ffba4cb1b34e1cc77ba3f5075c03}{DMA\+\_\+\+LISR\+\_\+\+DMEIF2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc7edcd7404f0dcf19a724dfad22026a}{DMA\+\_\+\+LISR\+\_\+\+DMEIF2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f7a3d352057475b51e9627d497bf8d5}{DMA\+\_\+\+LISR\+\_\+\+DMEIF2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53433f2c39d945b72231cff33c0b6ccb}{DMA\+\_\+\+LISR\+\_\+\+FEIF2\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d4c97aa0bf50b5ff36e271bde6b2285}{DMA\+\_\+\+LISR\+\_\+\+FEIF2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53433f2c39d945b72231cff33c0b6ccb}{DMA\+\_\+\+LISR\+\_\+\+FEIF2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99c42b194213872753460ef9b7745213}{DMA\+\_\+\+LISR\+\_\+\+FEIF2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d4c97aa0bf50b5ff36e271bde6b2285}{DMA\+\_\+\+LISR\+\_\+\+FEIF2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03abe37d6a707015bd502285aa4ab71c}{DMA\+\_\+\+LISR\+\_\+\+TCIF1\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga338a63d76a175d0ef90bd5469232cc69}{DMA\+\_\+\+LISR\+\_\+\+TCIF1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03abe37d6a707015bd502285aa4ab71c}{DMA\+\_\+\+LISR\+\_\+\+TCIF1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae02aec39ded937b3ce816d3df4520d9b}{DMA\+\_\+\+LISR\+\_\+\+TCIF1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga338a63d76a175d0ef90bd5469232cc69}{DMA\+\_\+\+LISR\+\_\+\+TCIF1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00c7637307de891e63bc8ca8cb7750f4}{DMA\+\_\+\+LISR\+\_\+\+HTIF1\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c9343cd010bd919a13bf32f9a8d998f}{DMA\+\_\+\+LISR\+\_\+\+HTIF1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00c7637307de891e63bc8ca8cb7750f4}{DMA\+\_\+\+LISR\+\_\+\+HTIF1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04304a9f8891e325247c0aaa4c9fac72}{DMA\+\_\+\+LISR\+\_\+\+HTIF1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c9343cd010bd919a13bf32f9a8d998f}{DMA\+\_\+\+LISR\+\_\+\+HTIF1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81e7b142424b2a4901007ea232482931}{DMA\+\_\+\+LISR\+\_\+\+TEIF1\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga014420a4087c5f7fa521536fed95a57b}{DMA\+\_\+\+LISR\+\_\+\+TEIF1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81e7b142424b2a4901007ea232482931}{DMA\+\_\+\+LISR\+\_\+\+TEIF1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cd826db0b9ea5544d1a93beb90f8972}{DMA\+\_\+\+LISR\+\_\+\+TEIF1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga014420a4087c5f7fa521536fed95a57b}{DMA\+\_\+\+LISR\+\_\+\+TEIF1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga863200d27b1112aa53312c17b3130fb9}{DMA\+\_\+\+LISR\+\_\+\+DMEIF1\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71ddcdc61bbf235161b59b2fa356fa3b}{DMA\+\_\+\+LISR\+\_\+\+DMEIF1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga863200d27b1112aa53312c17b3130fb9}{DMA\+\_\+\+LISR\+\_\+\+DMEIF1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4903814bfc12dd6193416374fbddf8c}{DMA\+\_\+\+LISR\+\_\+\+DMEIF1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71ddcdc61bbf235161b59b2fa356fa3b}{DMA\+\_\+\+LISR\+\_\+\+DMEIF1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f8b90ddc0ba4459e396755e1fcc156f}{DMA\+\_\+\+LISR\+\_\+\+FEIF1\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa932a51d97ae0952a1cf37b876ac9cbc}{DMA\+\_\+\+LISR\+\_\+\+FEIF1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f8b90ddc0ba4459e396755e1fcc156f}{DMA\+\_\+\+LISR\+\_\+\+FEIF1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbc4fecde60c09e12f10113a156bb922}{DMA\+\_\+\+LISR\+\_\+\+FEIF1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa932a51d97ae0952a1cf37b876ac9cbc}{DMA\+\_\+\+LISR\+\_\+\+FEIF1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ca6a950eb06d3526feab88473965afe}{DMA\+\_\+\+LISR\+\_\+\+TCIF0\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0a6dc2ab51b3f572bf7dba9ee25354b}{DMA\+\_\+\+LISR\+\_\+\+TCIF0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ca6a950eb06d3526feab88473965afe}{DMA\+\_\+\+LISR\+\_\+\+TCIF0\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbc3f7e52c0688bed4b71fa37666901d}{DMA\+\_\+\+LISR\+\_\+\+TCIF0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0a6dc2ab51b3f572bf7dba9ee25354b}{DMA\+\_\+\+LISR\+\_\+\+TCIF0\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e84488e6b41b533d99b63e3a08008da}{DMA\+\_\+\+LISR\+\_\+\+HTIF0\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c5a05c426a6fc95eee5f6b387139293}{DMA\+\_\+\+LISR\+\_\+\+HTIF0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e84488e6b41b533d99b63e3a08008da}{DMA\+\_\+\+LISR\+\_\+\+HTIF0\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6181727d13abbc46283ff22ce359e3b9}{DMA\+\_\+\+LISR\+\_\+\+HTIF0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c5a05c426a6fc95eee5f6b387139293}{DMA\+\_\+\+LISR\+\_\+\+HTIF0\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0ce7d8c40ff5bece107011e99d86e16}{DMA\+\_\+\+LISR\+\_\+\+TEIF0\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8213385927a3d6b07c3e035b331fead4}{DMA\+\_\+\+LISR\+\_\+\+TEIF0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0ce7d8c40ff5bece107011e99d86e16}{DMA\+\_\+\+LISR\+\_\+\+TEIF0\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad43cdafa5acfcd683b7a2ee8976dd8ba}{DMA\+\_\+\+LISR\+\_\+\+TEIF0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8213385927a3d6b07c3e035b331fead4}{DMA\+\_\+\+LISR\+\_\+\+TEIF0\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga143abdc2acba3fb3ff2e3bc76f8cbf9d}{DMA\+\_\+\+LISR\+\_\+\+DMEIF0\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66347e1824698903c1533784c2413f84}{DMA\+\_\+\+LISR\+\_\+\+DMEIF0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga143abdc2acba3fb3ff2e3bc76f8cbf9d}{DMA\+\_\+\+LISR\+\_\+\+DMEIF0\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72de97ebc9d063dceb38bada91c44878}{DMA\+\_\+\+LISR\+\_\+\+DMEIF0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66347e1824698903c1533784c2413f84}{DMA\+\_\+\+LISR\+\_\+\+DMEIF0\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0b4469def09a256f7ce049de364650a}{DMA\+\_\+\+LISR\+\_\+\+FEIF0\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4ecaf3690c72bee4bd08746779615dd}{DMA\+\_\+\+LISR\+\_\+\+FEIF0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0b4469def09a256f7ce049de364650a}{DMA\+\_\+\+LISR\+\_\+\+FEIF0\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79bcc3f8e773206a66aba95c6f889d6f}{DMA\+\_\+\+LISR\+\_\+\+FEIF0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4ecaf3690c72bee4bd08746779615dd}{DMA\+\_\+\+LISR\+\_\+\+FEIF0\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6de32d4d0c47fc9ee420f6f94e02f275}{DMA\+\_\+\+HISR\+\_\+\+TCIF7\+\_\+\+Pos}}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7cecdf83cc7589761412e00b3d71e657}{DMA\+\_\+\+HISR\+\_\+\+TCIF7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6de32d4d0c47fc9ee420f6f94e02f275}{DMA\+\_\+\+HISR\+\_\+\+TCIF7\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad20a0a5e103def436d4e329fc0888482}{DMA\+\_\+\+HISR\+\_\+\+TCIF7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7cecdf83cc7589761412e00b3d71e657}{DMA\+\_\+\+HISR\+\_\+\+TCIF7\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d1b08aa592736655c679f9f57275ecd}{DMA\+\_\+\+HISR\+\_\+\+HTIF7\+\_\+\+Pos}}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32a223400ca195866f036f2a3cdf2029}{DMA\+\_\+\+HISR\+\_\+\+HTIF7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d1b08aa592736655c679f9f57275ecd}{DMA\+\_\+\+HISR\+\_\+\+HTIF7\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf535d1a3209d2e2e0e616e2d7501525d}{DMA\+\_\+\+HISR\+\_\+\+HTIF7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32a223400ca195866f036f2a3cdf2029}{DMA\+\_\+\+HISR\+\_\+\+HTIF7\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9f7912fe43718644df70d92495a2fe8}{DMA\+\_\+\+HISR\+\_\+\+TEIF7\+\_\+\+Pos}}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2754f465bbced1dec2e45bbb8fc9a3c4}{DMA\+\_\+\+HISR\+\_\+\+TEIF7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9f7912fe43718644df70d92495a2fe8}{DMA\+\_\+\+HISR\+\_\+\+TEIF7\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga960f094539b5afc7f9d5e45b7909afe6}{DMA\+\_\+\+HISR\+\_\+\+TEIF7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2754f465bbced1dec2e45bbb8fc9a3c4}{DMA\+\_\+\+HISR\+\_\+\+TEIF7\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e3c0b6526917df4addd70f13f7b9417}{DMA\+\_\+\+HISR\+\_\+\+DMEIF7\+\_\+\+Pos}}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c027560b6bf31fb7926439500c32d6c}{DMA\+\_\+\+HISR\+\_\+\+DMEIF7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e3c0b6526917df4addd70f13f7b9417}{DMA\+\_\+\+HISR\+\_\+\+DMEIF7\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bb23848f8a022a47ab4abd5aa9b7d39}{DMA\+\_\+\+HISR\+\_\+\+DMEIF7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c027560b6bf31fb7926439500c32d6c}{DMA\+\_\+\+HISR\+\_\+\+DMEIF7\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga419c7042fb7439840a04e5fd445731d2}{DMA\+\_\+\+HISR\+\_\+\+FEIF7\+\_\+\+Pos}}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4fe1e3a74167419160edbbc759ca3789}{DMA\+\_\+\+HISR\+\_\+\+FEIF7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga419c7042fb7439840a04e5fd445731d2}{DMA\+\_\+\+HISR\+\_\+\+FEIF7\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadea53385fca360f16c4474db1cf18bc1}{DMA\+\_\+\+HISR\+\_\+\+FEIF7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4fe1e3a74167419160edbbc759ca3789}{DMA\+\_\+\+HISR\+\_\+\+FEIF7\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d6ca1e8f590dcd64fae7d0aab508111}{DMA\+\_\+\+HISR\+\_\+\+TCIF6\+\_\+\+Pos}}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8504bd4d44054ecc0974a59578f6f6ce}{DMA\+\_\+\+HISR\+\_\+\+TCIF6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d6ca1e8f590dcd64fae7d0aab508111}{DMA\+\_\+\+HISR\+\_\+\+TCIF6\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad29468aa609150e241d9ae62c477cf45}{DMA\+\_\+\+HISR\+\_\+\+TCIF6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8504bd4d44054ecc0974a59578f6f6ce}{DMA\+\_\+\+HISR\+\_\+\+TCIF6\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27460df561ea71167eb046d7993a3763}{DMA\+\_\+\+HISR\+\_\+\+HTIF6\+\_\+\+Pos}}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga722b24166ff10769a7f325a6bda26272}{DMA\+\_\+\+HISR\+\_\+\+HTIF6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27460df561ea71167eb046d7993a3763}{DMA\+\_\+\+HISR\+\_\+\+HTIF6\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d39c14138e9ff216c203b288137144b}{DMA\+\_\+\+HISR\+\_\+\+HTIF6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga722b24166ff10769a7f325a6bda26272}{DMA\+\_\+\+HISR\+\_\+\+HTIF6\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83a1443bc4b15ef4c44d26611688b2d4}{DMA\+\_\+\+HISR\+\_\+\+TEIF6\+\_\+\+Pos}}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6d3a65ce374edd183b14be4f40356e2}{DMA\+\_\+\+HISR\+\_\+\+TEIF6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83a1443bc4b15ef4c44d26611688b2d4}{DMA\+\_\+\+HISR\+\_\+\+TEIF6\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a7ec01955fb504a5aa4f9f16a9ac52c}{DMA\+\_\+\+HISR\+\_\+\+TEIF6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6d3a65ce374edd183b14be4f40356e2}{DMA\+\_\+\+HISR\+\_\+\+TEIF6\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf94b5e23736cdcfd2980ed8339ea346c}{DMA\+\_\+\+HISR\+\_\+\+DMEIF6\+\_\+\+Pos}}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga903b58a651a1aaf08e3058d9aefb2e76}{DMA\+\_\+\+HISR\+\_\+\+DMEIF6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf94b5e23736cdcfd2980ed8339ea346c}{DMA\+\_\+\+HISR\+\_\+\+DMEIF6\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7b58e7ba316d3fc296f4433b3e62c38}{DMA\+\_\+\+HISR\+\_\+\+DMEIF6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga903b58a651a1aaf08e3058d9aefb2e76}{DMA\+\_\+\+HISR\+\_\+\+DMEIF6\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5e631133a8a3dbcdad903d73cccb160}{DMA\+\_\+\+HISR\+\_\+\+FEIF6\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1736288bfd961d56e8571bdc91bd65b}{DMA\+\_\+\+HISR\+\_\+\+FEIF6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5e631133a8a3dbcdad903d73cccb160}{DMA\+\_\+\+HISR\+\_\+\+FEIF6\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb297f94bde8d1aea580683d466ca8ca}{DMA\+\_\+\+HISR\+\_\+\+FEIF6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1736288bfd961d56e8571bdc91bd65b}{DMA\+\_\+\+HISR\+\_\+\+FEIF6\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9ec95df27557b62d73eb337ef879433}{DMA\+\_\+\+HISR\+\_\+\+TCIF5\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57c25c3b163cfb7c292d5ebce785a2b7}{DMA\+\_\+\+HISR\+\_\+\+TCIF5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9ec95df27557b62d73eb337ef879433}{DMA\+\_\+\+HISR\+\_\+\+TCIF5\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64f15eaf1dd30450d1d35ee517507321}{DMA\+\_\+\+HISR\+\_\+\+TCIF5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57c25c3b163cfb7c292d5ebce785a2b7}{DMA\+\_\+\+HISR\+\_\+\+TCIF5\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga922891bcfc085c0d080ce473b8515655}{DMA\+\_\+\+HISR\+\_\+\+HTIF5\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad021f5ec7b128f0493f3f0989ad154ce}{DMA\+\_\+\+HISR\+\_\+\+HTIF5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga922891bcfc085c0d080ce473b8515655}{DMA\+\_\+\+HISR\+\_\+\+HTIF5\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8617bf8160d1027879ffd354e04908d9}{DMA\+\_\+\+HISR\+\_\+\+HTIF5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad021f5ec7b128f0493f3f0989ad154ce}{DMA\+\_\+\+HISR\+\_\+\+HTIF5\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6e505b2a29cc145b957dd8ea1c9c63f}{DMA\+\_\+\+HISR\+\_\+\+TEIF5\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga706c81ee1877cd6f10dd96fd1668d0f8}{DMA\+\_\+\+HISR\+\_\+\+TEIF5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6e505b2a29cc145b957dd8ea1c9c63f}{DMA\+\_\+\+HISR\+\_\+\+TEIF5\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf16fb0e5d87f704c89824f961bfb7637}{DMA\+\_\+\+HISR\+\_\+\+TEIF5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga706c81ee1877cd6f10dd96fd1668d0f8}{DMA\+\_\+\+HISR\+\_\+\+TEIF5\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga327eb55ab7770ef13a50436627bc5edf}{DMA\+\_\+\+HISR\+\_\+\+DMEIF5\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae170cce8a55fc679cc5a50b1b947969d}{DMA\+\_\+\+HISR\+\_\+\+DMEIF5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga327eb55ab7770ef13a50436627bc5edf}{DMA\+\_\+\+HISR\+\_\+\+DMEIF5\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5ee964eee9c88fa28d32ce3ea6478f2}{DMA\+\_\+\+HISR\+\_\+\+DMEIF5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae170cce8a55fc679cc5a50b1b947969d}{DMA\+\_\+\+HISR\+\_\+\+DMEIF5\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24d536ac56c423089622de3d22968843}{DMA\+\_\+\+HISR\+\_\+\+FEIF5\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bc4fff852e4fcf19079f79234caf9ae}{DMA\+\_\+\+HISR\+\_\+\+FEIF5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24d536ac56c423089622de3d22968843}{DMA\+\_\+\+HISR\+\_\+\+FEIF5\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d62494b31bb830433ddd683f4872519}{DMA\+\_\+\+HISR\+\_\+\+FEIF5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bc4fff852e4fcf19079f79234caf9ae}{DMA\+\_\+\+HISR\+\_\+\+FEIF5\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98b35dac75c8a374912b8e99af926c97}{DMA\+\_\+\+HISR\+\_\+\+TCIF4\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0436cbb07d44b1049a8c9ff1e5438c48}{DMA\+\_\+\+HISR\+\_\+\+TCIF4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98b35dac75c8a374912b8e99af926c97}{DMA\+\_\+\+HISR\+\_\+\+TCIF4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcce25c245499f9e62cb757e1871d973}{DMA\+\_\+\+HISR\+\_\+\+TCIF4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0436cbb07d44b1049a8c9ff1e5438c48}{DMA\+\_\+\+HISR\+\_\+\+TCIF4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf39dc71e13779a10a6855de4801528a2}{DMA\+\_\+\+HISR\+\_\+\+HTIF4\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6117628ef3e354f4e6ce4ac3656bcd70}{DMA\+\_\+\+HISR\+\_\+\+HTIF4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf39dc71e13779a10a6855de4801528a2}{DMA\+\_\+\+HISR\+\_\+\+HTIF4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadba8d24329c676d70560eda0b8c1e5b0}{DMA\+\_\+\+HISR\+\_\+\+HTIF4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6117628ef3e354f4e6ce4ac3656bcd70}{DMA\+\_\+\+HISR\+\_\+\+HTIF4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga792ee749e2d12f4aa0cf3daca6b35057}{DMA\+\_\+\+HISR\+\_\+\+TEIF4\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac851827ca11788591231f3d29f4ecc1c}{DMA\+\_\+\+HISR\+\_\+\+TEIF4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga792ee749e2d12f4aa0cf3daca6b35057}{DMA\+\_\+\+HISR\+\_\+\+TEIF4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9005d4b958193fbd701c879eede467c1}{DMA\+\_\+\+HISR\+\_\+\+TEIF4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac851827ca11788591231f3d29f4ecc1c}{DMA\+\_\+\+HISR\+\_\+\+TEIF4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88c83f6ccfd101de6926df1d9112fb4a}{DMA\+\_\+\+HISR\+\_\+\+DMEIF4\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3bcb3c175f9e00b37de22d0d5cc041d}{DMA\+\_\+\+HISR\+\_\+\+DMEIF4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88c83f6ccfd101de6926df1d9112fb4a}{DMA\+\_\+\+HISR\+\_\+\+DMEIF4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf716f1bc12ea70f49802d84fb77646e8}{DMA\+\_\+\+HISR\+\_\+\+DMEIF4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3bcb3c175f9e00b37de22d0d5cc041d}{DMA\+\_\+\+HISR\+\_\+\+DMEIF4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d7e45dd9031bcf619e6ca233a56a2db}{DMA\+\_\+\+HISR\+\_\+\+FEIF4\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2dd4eb12e7b05343a0bddd0dd413ba4c}{DMA\+\_\+\+HISR\+\_\+\+FEIF4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d7e45dd9031bcf619e6ca233a56a2db}{DMA\+\_\+\+HISR\+\_\+\+FEIF4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacab90057201b1da9774308ff3fb6cfa1}{DMA\+\_\+\+HISR\+\_\+\+FEIF4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2dd4eb12e7b05343a0bddd0dd413ba4c}{DMA\+\_\+\+HISR\+\_\+\+FEIF4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2297c4815dff938a02b0af13da8c42cd}{DMA\+\_\+\+LIFCR\+\_\+\+CTCIF3\+\_\+\+Pos}}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ae2b6bed517a5d5f1f39e8fdd5ff18a}{DMA\+\_\+\+LIFCR\+\_\+\+CTCIF3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2297c4815dff938a02b0af13da8c42cd}{DMA\+\_\+\+LIFCR\+\_\+\+CTCIF3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5210736d34dc24eb9507975921233137}{DMA\+\_\+\+LIFCR\+\_\+\+CTCIF3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ae2b6bed517a5d5f1f39e8fdd5ff18a}{DMA\+\_\+\+LIFCR\+\_\+\+CTCIF3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga879918dd49c563c83d9b0baf39f608c8}{DMA\+\_\+\+LIFCR\+\_\+\+CHTIF3\+\_\+\+Pos}}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36f893f7c820962403289cc0f05e58bd}{DMA\+\_\+\+LIFCR\+\_\+\+CHTIF3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga879918dd49c563c83d9b0baf39f608c8}{DMA\+\_\+\+LIFCR\+\_\+\+CHTIF3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ed3ab4e5d7975f985eb25dc65f99be3}{DMA\+\_\+\+LIFCR\+\_\+\+CHTIF3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36f893f7c820962403289cc0f05e58bd}{DMA\+\_\+\+LIFCR\+\_\+\+CHTIF3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga200a4cd37d937325c0f891cd99b879a5}{DMA\+\_\+\+LIFCR\+\_\+\+CTEIF3\+\_\+\+Pos}}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafeab970135917ddac9a49e5c5d246188}{DMA\+\_\+\+LIFCR\+\_\+\+CTEIF3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga200a4cd37d937325c0f891cd99b879a5}{DMA\+\_\+\+LIFCR\+\_\+\+CTEIF3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a51c601387d1ae49333d5ace8ae86ee}{DMA\+\_\+\+LIFCR\+\_\+\+CTEIF3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafeab970135917ddac9a49e5c5d246188}{DMA\+\_\+\+LIFCR\+\_\+\+CTEIF3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5766d430a30ebb01d926b73c4838ee7}{DMA\+\_\+\+LIFCR\+\_\+\+CDMEIF3\+\_\+\+Pos}}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87881333fb961788c6b31d08a9705cc5}{DMA\+\_\+\+LIFCR\+\_\+\+CDMEIF3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5766d430a30ebb01d926b73c4838ee7}{DMA\+\_\+\+LIFCR\+\_\+\+CDMEIF3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabea10cdf2d3b0773b4e6b7fc9422f361}{DMA\+\_\+\+LIFCR\+\_\+\+CDMEIF3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87881333fb961788c6b31d08a9705cc5}{DMA\+\_\+\+LIFCR\+\_\+\+CDMEIF3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ce98c26903f04095ebeb872ab8599e2}{DMA\+\_\+\+LIFCR\+\_\+\+CFEIF3\+\_\+\+Pos}}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1733762b49e7da8c32a4d27044966872}{DMA\+\_\+\+LIFCR\+\_\+\+CFEIF3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ce98c26903f04095ebeb872ab8599e2}{DMA\+\_\+\+LIFCR\+\_\+\+CFEIF3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9432964145dc55af9186aea425e9963}{DMA\+\_\+\+LIFCR\+\_\+\+CFEIF3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1733762b49e7da8c32a4d27044966872}{DMA\+\_\+\+LIFCR\+\_\+\+CFEIF3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80de3a47390cdc24fdbb7a1c101d52df}{DMA\+\_\+\+LIFCR\+\_\+\+CTCIF2\+\_\+\+Pos}}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19e090383d9196956fa52d732415263d}{DMA\+\_\+\+LIFCR\+\_\+\+CTCIF2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80de3a47390cdc24fdbb7a1c101d52df}{DMA\+\_\+\+LIFCR\+\_\+\+CTCIF2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52d6df2b5ab2b43da273a702fe139b59}{DMA\+\_\+\+LIFCR\+\_\+\+CTCIF2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19e090383d9196956fa52d732415263d}{DMA\+\_\+\+LIFCR\+\_\+\+CTCIF2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54fe74158bbf9ebfc8905b256c16b1aa}{DMA\+\_\+\+LIFCR\+\_\+\+CHTIF2\+\_\+\+Pos}}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac756f07e62c4b7f720924d67b42b9af7}{DMA\+\_\+\+LIFCR\+\_\+\+CHTIF2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54fe74158bbf9ebfc8905b256c16b1aa}{DMA\+\_\+\+LIFCR\+\_\+\+CHTIF2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae19254e8ad726a73c6edc01bc7cf2cfa}{DMA\+\_\+\+LIFCR\+\_\+\+CHTIF2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac756f07e62c4b7f720924d67b42b9af7}{DMA\+\_\+\+LIFCR\+\_\+\+CHTIF2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e4b3f5d3bbfba08a7716e8e14c7c7b2}{DMA\+\_\+\+LIFCR\+\_\+\+CTEIF2\+\_\+\+Pos}}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27d209fe8a4bec205b32f36435895a3a}{DMA\+\_\+\+LIFCR\+\_\+\+CTEIF2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e4b3f5d3bbfba08a7716e8e14c7c7b2}{DMA\+\_\+\+LIFCR\+\_\+\+CTEIF2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9d761752657a3d268da5434a04c6c6a}{DMA\+\_\+\+LIFCR\+\_\+\+CTEIF2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27d209fe8a4bec205b32f36435895a3a}{DMA\+\_\+\+LIFCR\+\_\+\+CTEIF2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaefc5081ac74c4a7cd7b9294d8be92251}{DMA\+\_\+\+LIFCR\+\_\+\+CDMEIF2\+\_\+\+Pos}}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacac8f0e26e7170255fb9d9fd31b1ccbe}{DMA\+\_\+\+LIFCR\+\_\+\+CDMEIF2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaefc5081ac74c4a7cd7b9294d8be92251}{DMA\+\_\+\+LIFCR\+\_\+\+CDMEIF2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7680fc5f5e6c0032044f1d8ab7766de8}{DMA\+\_\+\+LIFCR\+\_\+\+CDMEIF2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacac8f0e26e7170255fb9d9fd31b1ccbe}{DMA\+\_\+\+LIFCR\+\_\+\+CDMEIF2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5cf455eeb40c690897a63399e06b980a}{DMA\+\_\+\+LIFCR\+\_\+\+CFEIF2\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga117212472340bb8a793f05a4dcb98f03}{DMA\+\_\+\+LIFCR\+\_\+\+CFEIF2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5cf455eeb40c690897a63399e06b980a}{DMA\+\_\+\+LIFCR\+\_\+\+CFEIF2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0f58173c721a4cee3f3885b352fa2a3}{DMA\+\_\+\+LIFCR\+\_\+\+CFEIF2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga117212472340bb8a793f05a4dcb98f03}{DMA\+\_\+\+LIFCR\+\_\+\+CFEIF2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2be6c298222759f49d71995f225a9c8}{DMA\+\_\+\+LIFCR\+\_\+\+CTCIF1\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81fc3bbc2471af2fc722698c394b5595}{DMA\+\_\+\+LIFCR\+\_\+\+CTCIF1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2be6c298222759f49d71995f225a9c8}{DMA\+\_\+\+LIFCR\+\_\+\+CTCIF1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7494c54901b8f5bcb4894d20b8cfafed}{DMA\+\_\+\+LIFCR\+\_\+\+CTCIF1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81fc3bbc2471af2fc722698c394b5595}{DMA\+\_\+\+LIFCR\+\_\+\+CTCIF1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2cceed053af9c55ee130b9cac3dfa40f}{DMA\+\_\+\+LIFCR\+\_\+\+CHTIF1\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c3edca2d07701c0b50a844454593d54}{DMA\+\_\+\+LIFCR\+\_\+\+CHTIF1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2cceed053af9c55ee130b9cac3dfa40f}{DMA\+\_\+\+LIFCR\+\_\+\+CHTIF1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2f38b0c141a9afb3943276dacdcb969}{DMA\+\_\+\+LIFCR\+\_\+\+CHTIF1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c3edca2d07701c0b50a844454593d54}{DMA\+\_\+\+LIFCR\+\_\+\+CHTIF1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e5563a90f78b2aa62d4cc65fd2ea2e8}{DMA\+\_\+\+LIFCR\+\_\+\+CTEIF1\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf08b5acf028d011d3ccf519066f4e58e}{DMA\+\_\+\+LIFCR\+\_\+\+CTEIF1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e5563a90f78b2aa62d4cc65fd2ea2e8}{DMA\+\_\+\+LIFCR\+\_\+\+CTEIF1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6d8adf52567aee2969492db65d448d4}{DMA\+\_\+\+LIFCR\+\_\+\+CTEIF1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf08b5acf028d011d3ccf519066f4e58e}{DMA\+\_\+\+LIFCR\+\_\+\+CTEIF1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7f3844824818f2a180921ec71e10165}{DMA\+\_\+\+LIFCR\+\_\+\+CDMEIF1\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d5941929a8582fdaf1e413063b56728}{DMA\+\_\+\+LIFCR\+\_\+\+CDMEIF1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7f3844824818f2a180921ec71e10165}{DMA\+\_\+\+LIFCR\+\_\+\+CDMEIF1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a5aea54a390886f7de82e87e6dfc936}{DMA\+\_\+\+LIFCR\+\_\+\+CDMEIF1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d5941929a8582fdaf1e413063b56728}{DMA\+\_\+\+LIFCR\+\_\+\+CDMEIF1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7449839b8ccb071b0297c04b3f308374}{DMA\+\_\+\+LIFCR\+\_\+\+CFEIF1\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0809a566feea19caa99820c0beb7593a}{DMA\+\_\+\+LIFCR\+\_\+\+CFEIF1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7449839b8ccb071b0297c04b3f308374}{DMA\+\_\+\+LIFCR\+\_\+\+CFEIF1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96cea0049553ab806bbc956f52528c37}{DMA\+\_\+\+LIFCR\+\_\+\+CFEIF1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0809a566feea19caa99820c0beb7593a}{DMA\+\_\+\+LIFCR\+\_\+\+CFEIF1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafee1c266c0c7d8ae75506988c24f197a}{DMA\+\_\+\+LIFCR\+\_\+\+CTCIF0\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a99e08422f2f1ab8858824e873f0a5d}{DMA\+\_\+\+LIFCR\+\_\+\+CTCIF0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafee1c266c0c7d8ae75506988c24f197a}{DMA\+\_\+\+LIFCR\+\_\+\+CTCIF0\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7a0b2cc41c63504195714614e59dc8e}{DMA\+\_\+\+LIFCR\+\_\+\+CTCIF0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a99e08422f2f1ab8858824e873f0a5d}{DMA\+\_\+\+LIFCR\+\_\+\+CTCIF0\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4745b0ea4d34ffb750b377de2865dee}{DMA\+\_\+\+LIFCR\+\_\+\+CHTIF0\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca0f3b2beb4ae475024f013bfbe7813e}{DMA\+\_\+\+LIFCR\+\_\+\+CHTIF0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4745b0ea4d34ffb750b377de2865dee}{DMA\+\_\+\+LIFCR\+\_\+\+CHTIF0\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44f83ba08feb98240a553403d977b8d1}{DMA\+\_\+\+LIFCR\+\_\+\+CHTIF0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca0f3b2beb4ae475024f013bfbe7813e}{DMA\+\_\+\+LIFCR\+\_\+\+CHTIF0\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac20301e14197382e7e5f532fe6d3c21f}{DMA\+\_\+\+LIFCR\+\_\+\+CTEIF0\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e2bd6764a2c823750659f82e6ab82e4}{DMA\+\_\+\+LIFCR\+\_\+\+CTEIF0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac20301e14197382e7e5f532fe6d3c21f}{DMA\+\_\+\+LIFCR\+\_\+\+CTEIF0\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5824a64683ce2039260c952d989bf420}{DMA\+\_\+\+LIFCR\+\_\+\+CTEIF0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e2bd6764a2c823750659f82e6ab82e4}{DMA\+\_\+\+LIFCR\+\_\+\+CTEIF0\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9328d47385259284470fe88126f161c1}{DMA\+\_\+\+LIFCR\+\_\+\+CDMEIF0\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad09384dd4e933d5ae8490599f09b60f}{DMA\+\_\+\+LIFCR\+\_\+\+CDMEIF0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9328d47385259284470fe88126f161c1}{DMA\+\_\+\+LIFCR\+\_\+\+CDMEIF0\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe80a122bf0537e8c95877ccf2b7b6d9}{DMA\+\_\+\+LIFCR\+\_\+\+CDMEIF0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad09384dd4e933d5ae8490599f09b60f}{DMA\+\_\+\+LIFCR\+\_\+\+CDMEIF0\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89140d2a2a82950d5cbd470e264fb525}{DMA\+\_\+\+LIFCR\+\_\+\+CFEIF0\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5e3b1026a57f00f382879e844835e95}{DMA\+\_\+\+LIFCR\+\_\+\+CFEIF0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89140d2a2a82950d5cbd470e264fb525}{DMA\+\_\+\+LIFCR\+\_\+\+CFEIF0\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf6b8892189f3779f7fecf529ed87c74}{DMA\+\_\+\+LIFCR\+\_\+\+CFEIF0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5e3b1026a57f00f382879e844835e95}{DMA\+\_\+\+LIFCR\+\_\+\+CFEIF0\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42d3e6cfd2eef1e3d12e677af584447e}{DMA\+\_\+\+HIFCR\+\_\+\+CTCIF7\+\_\+\+Pos}}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade1f557e9a94cd3841f22f0955ab2a43}{DMA\+\_\+\+HIFCR\+\_\+\+CTCIF7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42d3e6cfd2eef1e3d12e677af584447e}{DMA\+\_\+\+HIFCR\+\_\+\+CTCIF7\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf8056629f4948fb236b4339e213cc69}{DMA\+\_\+\+HIFCR\+\_\+\+CTCIF7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gade1f557e9a94cd3841f22f0955ab2a43}{DMA\+\_\+\+HIFCR\+\_\+\+CTCIF7\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade6f40f4c574d22ec8527d8c27e78b58}{DMA\+\_\+\+HIFCR\+\_\+\+CHTIF7\+\_\+\+Pos}}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga256a0e76673c186a39f9f717af2e2287}{DMA\+\_\+\+HIFCR\+\_\+\+CHTIF7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade6f40f4c574d22ec8527d8c27e78b58}{DMA\+\_\+\+HIFCR\+\_\+\+CHTIF7\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95e9989cbd70b18d833bb4cfcb8afce9}{DMA\+\_\+\+HIFCR\+\_\+\+CHTIF7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga256a0e76673c186a39f9f717af2e2287}{DMA\+\_\+\+HIFCR\+\_\+\+CHTIF7\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafae9da1fff2402f645b428368a4aea14}{DMA\+\_\+\+HIFCR\+\_\+\+CTEIF7\+\_\+\+Pos}}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08c1daec30b9644c55db577867afe491}{DMA\+\_\+\+HIFCR\+\_\+\+CTEIF7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafae9da1fff2402f645b428368a4aea14}{DMA\+\_\+\+HIFCR\+\_\+\+CTEIF7\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84ab215e0b217547745beefb65dfefdf}{DMA\+\_\+\+HIFCR\+\_\+\+CTEIF7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08c1daec30b9644c55db577867afe491}{DMA\+\_\+\+HIFCR\+\_\+\+CTEIF7\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f4cf4a690ee458370ce8482e3a9b1b9}{DMA\+\_\+\+HIFCR\+\_\+\+CDMEIF7\+\_\+\+Pos}}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb5c753438fac42cee45e0e9a34fab6c}{DMA\+\_\+\+HIFCR\+\_\+\+CDMEIF7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f4cf4a690ee458370ce8482e3a9b1b9}{DMA\+\_\+\+HIFCR\+\_\+\+CDMEIF7\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad70bf852fd8c24d79fcc104c950a589f}{DMA\+\_\+\+HIFCR\+\_\+\+CDMEIF7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb5c753438fac42cee45e0e9a34fab6c}{DMA\+\_\+\+HIFCR\+\_\+\+CDMEIF7\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga913da2290fb4ba8484a69b34e71840c7}{DMA\+\_\+\+HIFCR\+\_\+\+CFEIF7\+\_\+\+Pos}}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga962da3b48acc29b53beae6ae483f5331}{DMA\+\_\+\+HIFCR\+\_\+\+CFEIF7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga913da2290fb4ba8484a69b34e71840c7}{DMA\+\_\+\+HIFCR\+\_\+\+CFEIF7\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50332abe2e7b5a4f9cffd65d9a29382a}{DMA\+\_\+\+HIFCR\+\_\+\+CFEIF7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga962da3b48acc29b53beae6ae483f5331}{DMA\+\_\+\+HIFCR\+\_\+\+CFEIF7\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga194f6a4be6fd796e114fb77ea2f15220}{DMA\+\_\+\+HIFCR\+\_\+\+CTCIF6\+\_\+\+Pos}}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8367ef52cfc4bb3dd4e1bbf8c01fc189}{DMA\+\_\+\+HIFCR\+\_\+\+CTCIF6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga194f6a4be6fd796e114fb77ea2f15220}{DMA\+\_\+\+HIFCR\+\_\+\+CTCIF6\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd88be16962491e41e586f5109014bc6}{DMA\+\_\+\+HIFCR\+\_\+\+CTCIF6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8367ef52cfc4bb3dd4e1bbf8c01fc189}{DMA\+\_\+\+HIFCR\+\_\+\+CTCIF6\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4768327967dc957b842d2433d2cc5c2}{DMA\+\_\+\+HIFCR\+\_\+\+CHTIF6\+\_\+\+Pos}}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6464e076a7b905e1b4a73e367fb4488e}{DMA\+\_\+\+HIFCR\+\_\+\+CHTIF6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4768327967dc957b842d2433d2cc5c2}{DMA\+\_\+\+HIFCR\+\_\+\+CHTIF6\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed7cbbbc0602d00e101e3f57aa3b696a}{DMA\+\_\+\+HIFCR\+\_\+\+CHTIF6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6464e076a7b905e1b4a73e367fb4488e}{DMA\+\_\+\+HIFCR\+\_\+\+CHTIF6\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e0f6b1fd4902396d59d0d9865bd329e}{DMA\+\_\+\+HIFCR\+\_\+\+CTEIF6\+\_\+\+Pos}}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4328c04dd38fc2360b7333d6e22d8f73}{DMA\+\_\+\+HIFCR\+\_\+\+CTEIF6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e0f6b1fd4902396d59d0d9865bd329e}{DMA\+\_\+\+HIFCR\+\_\+\+CTEIF6\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69e01e2f6a5cd1c800321e4121f8e788}{DMA\+\_\+\+HIFCR\+\_\+\+CTEIF6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4328c04dd38fc2360b7333d6e22d8f73}{DMA\+\_\+\+HIFCR\+\_\+\+CTEIF6\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a658f3e303a31be475cb1ea9957dc2e}{DMA\+\_\+\+HIFCR\+\_\+\+CDMEIF6\+\_\+\+Pos}}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga798be301c7de50d3015965037a8ec2bd}{DMA\+\_\+\+HIFCR\+\_\+\+CDMEIF6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a658f3e303a31be475cb1ea9957dc2e}{DMA\+\_\+\+HIFCR\+\_\+\+CDMEIF6\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f73fa93a4e01fbf279e920eca139807}{DMA\+\_\+\+HIFCR\+\_\+\+CDMEIF6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga798be301c7de50d3015965037a8ec2bd}{DMA\+\_\+\+HIFCR\+\_\+\+CDMEIF6\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1cbdd122358aad1b832dcc0a7a4405af}{DMA\+\_\+\+HIFCR\+\_\+\+CFEIF6\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4bb45a54e669718435808019bd2b9fb}{DMA\+\_\+\+HIFCR\+\_\+\+CFEIF6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1cbdd122358aad1b832dcc0a7a4405af}{DMA\+\_\+\+HIFCR\+\_\+\+CFEIF6\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39a0a7f42498f71dedae8140483b7ced}{DMA\+\_\+\+HIFCR\+\_\+\+CFEIF6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4bb45a54e669718435808019bd2b9fb}{DMA\+\_\+\+HIFCR\+\_\+\+CFEIF6\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e2ab5fecba1f2673c14bc21e9052dc9}{DMA\+\_\+\+HIFCR\+\_\+\+CTCIF5\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bec2f8ae9244ef971aed8aa9253f7fe}{DMA\+\_\+\+HIFCR\+\_\+\+CTCIF5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e2ab5fecba1f2673c14bc21e9052dc9}{DMA\+\_\+\+HIFCR\+\_\+\+CTCIF5\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa55d19705147a6ee16effe9ec1012a72}{DMA\+\_\+\+HIFCR\+\_\+\+CTCIF5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bec2f8ae9244ef971aed8aa9253f7fe}{DMA\+\_\+\+HIFCR\+\_\+\+CTCIF5\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f5d41d4856f8ff464ce01e96e9f6e3f}{DMA\+\_\+\+HIFCR\+\_\+\+CHTIF5\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1ff3abfbb813d2e7c030d9b16786d00}{DMA\+\_\+\+HIFCR\+\_\+\+CHTIF5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f5d41d4856f8ff464ce01e96e9f6e3f}{DMA\+\_\+\+HIFCR\+\_\+\+CHTIF5\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2cef7eeccd11737c1ebf5735284046cc}{DMA\+\_\+\+HIFCR\+\_\+\+CHTIF5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1ff3abfbb813d2e7c030d9b16786d00}{DMA\+\_\+\+HIFCR\+\_\+\+CHTIF5\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42493eb990d42aa17c178842ecef08bd}{DMA\+\_\+\+HIFCR\+\_\+\+CTEIF5\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca104c26dd5e9190434023a88d0dc4ac}{DMA\+\_\+\+HIFCR\+\_\+\+CTEIF5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42493eb990d42aa17c178842ecef08bd}{DMA\+\_\+\+HIFCR\+\_\+\+CTEIF5\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33394fe20a3567c8baaeb15ad9aab586}{DMA\+\_\+\+HIFCR\+\_\+\+CTEIF5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca104c26dd5e9190434023a88d0dc4ac}{DMA\+\_\+\+HIFCR\+\_\+\+CTEIF5\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f259d0788bd3ae21521c574d0d1a00b}{DMA\+\_\+\+HIFCR\+\_\+\+CDMEIF5\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b99d7b4f3c6346ccafa79d425ee6873}{DMA\+\_\+\+HIFCR\+\_\+\+CDMEIF5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f259d0788bd3ae21521c574d0d1a00b}{DMA\+\_\+\+HIFCR\+\_\+\+CDMEIF5\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15b404d9e1601cf3627cbf0163b50221}{DMA\+\_\+\+HIFCR\+\_\+\+CDMEIF5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b99d7b4f3c6346ccafa79d425ee6873}{DMA\+\_\+\+HIFCR\+\_\+\+CDMEIF5\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60dbe00935c13e0ef57c08970f711a6a}{DMA\+\_\+\+HIFCR\+\_\+\+CFEIF5\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab48755800a0d03cf51f6c69848c6e1ce}{DMA\+\_\+\+HIFCR\+\_\+\+CFEIF5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60dbe00935c13e0ef57c08970f711a6a}{DMA\+\_\+\+HIFCR\+\_\+\+CFEIF5\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a4e90af967fa0a76c842384264e0e52}{DMA\+\_\+\+HIFCR\+\_\+\+CFEIF5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab48755800a0d03cf51f6c69848c6e1ce}{DMA\+\_\+\+HIFCR\+\_\+\+CFEIF5\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeaf0336605023f5db079294ebe4ea822}{DMA\+\_\+\+HIFCR\+\_\+\+CTCIF4\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae02d30716d6c3e975c13073ae65f69e5}{DMA\+\_\+\+HIFCR\+\_\+\+CTCIF4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeaf0336605023f5db079294ebe4ea822}{DMA\+\_\+\+HIFCR\+\_\+\+CTCIF4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42e529507a40f0dc4c16da7cc6d659db}{DMA\+\_\+\+HIFCR\+\_\+\+CTCIF4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae02d30716d6c3e975c13073ae65f69e5}{DMA\+\_\+\+HIFCR\+\_\+\+CTCIF4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3415c8fd19bcb513fc96363d287784a4}{DMA\+\_\+\+HIFCR\+\_\+\+CHTIF4\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa1aa9781098072d161c20890c3d1918}{DMA\+\_\+\+HIFCR\+\_\+\+CHTIF4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3415c8fd19bcb513fc96363d287784a4}{DMA\+\_\+\+HIFCR\+\_\+\+CHTIF4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8f0afa9a6526f7f4413766417a56be8}{DMA\+\_\+\+HIFCR\+\_\+\+CHTIF4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa1aa9781098072d161c20890c3d1918}{DMA\+\_\+\+HIFCR\+\_\+\+CHTIF4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d1ac1b86e7505eceef920910bd930e2}{DMA\+\_\+\+HIFCR\+\_\+\+CTEIF4\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5aa004e3db2fb6845a6678bd30d9a604}{DMA\+\_\+\+HIFCR\+\_\+\+CTEIF4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d1ac1b86e7505eceef920910bd930e2}{DMA\+\_\+\+HIFCR\+\_\+\+CTEIF4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e05ff4fc6bace9cc6c0f0d4ec7b3314}{DMA\+\_\+\+HIFCR\+\_\+\+CTEIF4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5aa004e3db2fb6845a6678bd30d9a604}{DMA\+\_\+\+HIFCR\+\_\+\+CTEIF4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga465e500de4458c78f26aa483d8f61ee7}{DMA\+\_\+\+HIFCR\+\_\+\+CDMEIF4\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c5757329dbf0633cbe2ff33591b7f2d}{DMA\+\_\+\+HIFCR\+\_\+\+CDMEIF4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga465e500de4458c78f26aa483d8f61ee7}{DMA\+\_\+\+HIFCR\+\_\+\+CDMEIF4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d70d58a4423ac8973c30ddbc7404b44}{DMA\+\_\+\+HIFCR\+\_\+\+CDMEIF4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c5757329dbf0633cbe2ff33591b7f2d}{DMA\+\_\+\+HIFCR\+\_\+\+CDMEIF4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga348534b63d5c5d29a3fdd8b080866566}{DMA\+\_\+\+HIFCR\+\_\+\+CFEIF4\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd6d4a4e8764fa0406a1c9dd1bc4535f}{DMA\+\_\+\+HIFCR\+\_\+\+CFEIF4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga348534b63d5c5d29a3fdd8b080866566}{DMA\+\_\+\+HIFCR\+\_\+\+CFEIF4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e5ea118900178d4fa2d19656c1b48ff}{DMA\+\_\+\+HIFCR\+\_\+\+CFEIF4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd6d4a4e8764fa0406a1c9dd1bc4535f}{DMA\+\_\+\+HIFCR\+\_\+\+CFEIF4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga323024ac58e46cdcb78e207f1749775c}{DMA\+\_\+\+Sx\+PAR\+\_\+\+PA\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19727ba46d26c121b0133381ceb4b521}{DMA\+\_\+\+Sx\+PAR\+\_\+\+PA\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga323024ac58e46cdcb78e207f1749775c}{DMA\+\_\+\+Sx\+PAR\+\_\+\+PA\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05ea0d30f566ad469a7794e088b93ecf}{DMA\+\_\+\+Sx\+PAR\+\_\+\+PA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19727ba46d26c121b0133381ceb4b521}{DMA\+\_\+\+Sx\+PAR\+\_\+\+PA\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade05cbad452eb0b6e0a2627ff70c0145}{DMA\+\_\+\+Sx\+M0\+AR\+\_\+\+M0\+A\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9675f5a5f6306fe441e0ee395b055d36}{DMA\+\_\+\+Sx\+M0\+AR\+\_\+\+M0\+A\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade05cbad452eb0b6e0a2627ff70c0145}{DMA\+\_\+\+Sx\+M0\+AR\+\_\+\+M0\+A\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad87688b73616d4ff9503421a820f1cf}{DMA\+\_\+\+Sx\+M0\+AR\+\_\+\+M0A}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9675f5a5f6306fe441e0ee395b055d36}{DMA\+\_\+\+Sx\+M0\+AR\+\_\+\+M0\+A\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa61888c070a3873c9fb8ee1486772e3a}{DMA\+\_\+\+Sx\+M1\+AR\+\_\+\+M1\+A\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73d1e5bcfadadcb890897b907225cd73}{DMA\+\_\+\+Sx\+M1\+AR\+\_\+\+M1\+A\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa61888c070a3873c9fb8ee1486772e3a}{DMA\+\_\+\+Sx\+M1\+AR\+\_\+\+M1\+A\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae057bfb6e5d7b553b668a050fcdb152d}{DMA\+\_\+\+Sx\+M1\+AR\+\_\+\+M1A}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73d1e5bcfadadcb890897b907225cd73}{DMA\+\_\+\+Sx\+M1\+AR\+\_\+\+M1\+A\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4702ca255bab973cffa5dd240594a7a3}{EXTI\+\_\+\+IMR\+\_\+\+MR0\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf1117a400c80d740d3dbb7fbea0f8ce}{EXTI\+\_\+\+IMR\+\_\+\+MR0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4702ca255bab973cffa5dd240594a7a3}{EXTI\+\_\+\+IMR\+\_\+\+MR0\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad03b2ba6cde99065627fccabd54ac097}{EXTI\+\_\+\+IMR\+\_\+\+MR0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf1117a400c80d740d3dbb7fbea0f8ce}{EXTI\+\_\+\+IMR\+\_\+\+MR0\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27eb2217e842fa69573590793a1e6b38}{EXTI\+\_\+\+IMR\+\_\+\+MR1\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacadc6566dd71406d2d516785c4b776bd}{EXTI\+\_\+\+IMR\+\_\+\+MR1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27eb2217e842fa69573590793a1e6b38}{EXTI\+\_\+\+IMR\+\_\+\+MR1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaaf3f9a86c620149893db38c83f8ba58}{EXTI\+\_\+\+IMR\+\_\+\+MR1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacadc6566dd71406d2d516785c4b776bd}{EXTI\+\_\+\+IMR\+\_\+\+MR1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58855e17d769f246e7422b3f875c85a2}{EXTI\+\_\+\+IMR\+\_\+\+MR2\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga183b9b9663a6aeec66f0238abbbf282f}{EXTI\+\_\+\+IMR\+\_\+\+MR2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58855e17d769f246e7422b3f875c85a2}{EXTI\+\_\+\+IMR\+\_\+\+MR2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71604d1c29973c5e2bf69c8e94e89f67}{EXTI\+\_\+\+IMR\+\_\+\+MR2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga183b9b9663a6aeec66f0238abbbf282f}{EXTI\+\_\+\+IMR\+\_\+\+MR2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0b0d4c04570bfe939843d7cb5bf15f6}{EXTI\+\_\+\+IMR\+\_\+\+MR3\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f6badc25c27d6185c0e560454384a90}{EXTI\+\_\+\+IMR\+\_\+\+MR3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0b0d4c04570bfe939843d7cb5bf15f6}{EXTI\+\_\+\+IMR\+\_\+\+MR3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5edd42f9b2129c18cfa3c3598dcd1134}{EXTI\+\_\+\+IMR\+\_\+\+MR3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f6badc25c27d6185c0e560454384a90}{EXTI\+\_\+\+IMR\+\_\+\+MR3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae18a7ef85db4597309170659c7ff1e6c}{EXTI\+\_\+\+IMR\+\_\+\+MR4\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64dbc3def48abe258dd1e1ecce481086}{EXTI\+\_\+\+IMR\+\_\+\+MR4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae18a7ef85db4597309170659c7ff1e6c}{EXTI\+\_\+\+IMR\+\_\+\+MR4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23e920ad334439cd2ad4d683054914e3}{EXTI\+\_\+\+IMR\+\_\+\+MR4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64dbc3def48abe258dd1e1ecce481086}{EXTI\+\_\+\+IMR\+\_\+\+MR4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01f6ecdcfdf234180e99e7d9c02affc7}{EXTI\+\_\+\+IMR\+\_\+\+MR5\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18ca0d16b43ed78d36f52dd5ab0c21c2}{EXTI\+\_\+\+IMR\+\_\+\+MR5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01f6ecdcfdf234180e99e7d9c02affc7}{EXTI\+\_\+\+IMR\+\_\+\+MR5\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7cd3c5a2e4c4cb9b81e8965fcbf1c3a5}{EXTI\+\_\+\+IMR\+\_\+\+MR5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18ca0d16b43ed78d36f52dd5ab0c21c2}{EXTI\+\_\+\+IMR\+\_\+\+MR5\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc6874ec52a6b876dd48842a28d219ba}{EXTI\+\_\+\+IMR\+\_\+\+MR6\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6dcc5b70b0a599e944d99f53ac071e1a}{EXTI\+\_\+\+IMR\+\_\+\+MR6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc6874ec52a6b876dd48842a28d219ba}{EXTI\+\_\+\+IMR\+\_\+\+MR6\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5533c8ec796e3bbc9dc4474376056e06}{EXTI\+\_\+\+IMR\+\_\+\+MR6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6dcc5b70b0a599e944d99f53ac071e1a}{EXTI\+\_\+\+IMR\+\_\+\+MR6\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1b52dd9408a254ec3ba436ede0e42fa}{EXTI\+\_\+\+IMR\+\_\+\+MR7\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae41e117f93d5e426758ee40bd7d45755}{EXTI\+\_\+\+IMR\+\_\+\+MR7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1b52dd9408a254ec3ba436ede0e42fa}{EXTI\+\_\+\+IMR\+\_\+\+MR7\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab620165d3fea1c564fcf1016805a1a8e}{EXTI\+\_\+\+IMR\+\_\+\+MR7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae41e117f93d5e426758ee40bd7d45755}{EXTI\+\_\+\+IMR\+\_\+\+MR7\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1ad8042623ea52664eb00b43e35dcb7}{EXTI\+\_\+\+IMR\+\_\+\+MR8\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02a618dd052d47d30cadf578ee58e416}{EXTI\+\_\+\+IMR\+\_\+\+MR8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1ad8042623ea52664eb00b43e35dcb7}{EXTI\+\_\+\+IMR\+\_\+\+MR8\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88e8b274e4398fdcb1c68da2b6320d5b}{EXTI\+\_\+\+IMR\+\_\+\+MR8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02a618dd052d47d30cadf578ee58e416}{EXTI\+\_\+\+IMR\+\_\+\+MR8\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b9b5e7500420b3ce5a2b711ed73fa50}{EXTI\+\_\+\+IMR\+\_\+\+MR9\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7433c8c28acd006d4a71e803f6d95de3}{EXTI\+\_\+\+IMR\+\_\+\+MR9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b9b5e7500420b3ce5a2b711ed73fa50}{EXTI\+\_\+\+IMR\+\_\+\+MR9\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4d177dcf33bb9a34f8590ec509746e8}{EXTI\+\_\+\+IMR\+\_\+\+MR9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7433c8c28acd006d4a71e803f6d95de3}{EXTI\+\_\+\+IMR\+\_\+\+MR9\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f8a8f8245716f96dde7049e27435f9a}{EXTI\+\_\+\+IMR\+\_\+\+MR10\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga530c1c2659363a1edaba4af52c7e6a7d}{EXTI\+\_\+\+IMR\+\_\+\+MR10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f8a8f8245716f96dde7049e27435f9a}{EXTI\+\_\+\+IMR\+\_\+\+MR10\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fd7db9a1ce82c152ca7bc6fddf31366}{EXTI\+\_\+\+IMR\+\_\+\+MR10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga530c1c2659363a1edaba4af52c7e6a7d}{EXTI\+\_\+\+IMR\+\_\+\+MR10\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29cc04d8d5116420b5b63c2f7c6b98e3}{EXTI\+\_\+\+IMR\+\_\+\+MR11\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25a00372781fec24bbabb7d2aeca82bd}{EXTI\+\_\+\+IMR\+\_\+\+MR11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29cc04d8d5116420b5b63c2f7c6b98e3}{EXTI\+\_\+\+IMR\+\_\+\+MR11\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68cfe8fe938fcb0fc6925bf493ccfaa7}{EXTI\+\_\+\+IMR\+\_\+\+MR11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25a00372781fec24bbabb7d2aeca82bd}{EXTI\+\_\+\+IMR\+\_\+\+MR11\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddd5fe4e39d5ff13ad5d3a051ffd2b73}{EXTI\+\_\+\+IMR\+\_\+\+MR12\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c26fd0b40d6d66aec7cc5fff86f6720}{EXTI\+\_\+\+IMR\+\_\+\+MR12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddd5fe4e39d5ff13ad5d3a051ffd2b73}{EXTI\+\_\+\+IMR\+\_\+\+MR12\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad21caf923d2083fb106852493667c16e}{EXTI\+\_\+\+IMR\+\_\+\+MR12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c26fd0b40d6d66aec7cc5fff86f6720}{EXTI\+\_\+\+IMR\+\_\+\+MR12\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3658584854eb1f7c9ad43934e5cb9f2a}{EXTI\+\_\+\+IMR\+\_\+\+MR13\+\_\+\+Pos}}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf4095ebf9c75696a62d7bead70cc5cc}{EXTI\+\_\+\+IMR\+\_\+\+MR13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3658584854eb1f7c9ad43934e5cb9f2a}{EXTI\+\_\+\+IMR\+\_\+\+MR13\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e1938a063c48d7d6504cb32f7965c0e}{EXTI\+\_\+\+IMR\+\_\+\+MR13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf4095ebf9c75696a62d7bead70cc5cc}{EXTI\+\_\+\+IMR\+\_\+\+MR13\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05cb292831097d4790e00b89987cf5bb}{EXTI\+\_\+\+IMR\+\_\+\+MR14\+\_\+\+Pos}}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga052609a42da3b6c6895f006e50c12ab6}{EXTI\+\_\+\+IMR\+\_\+\+MR14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05cb292831097d4790e00b89987cf5bb}{EXTI\+\_\+\+IMR\+\_\+\+MR14\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8827cee06670f256bc8f6301bea9cab}{EXTI\+\_\+\+IMR\+\_\+\+MR14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga052609a42da3b6c6895f006e50c12ab6}{EXTI\+\_\+\+IMR\+\_\+\+MR14\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84e87a9c94dd2cdf7ea1851c2af7727b}{EXTI\+\_\+\+IMR\+\_\+\+MR15\+\_\+\+Pos}}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27011a5c7488ed0273c821804ef6a27b}{EXTI\+\_\+\+IMR\+\_\+\+MR15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84e87a9c94dd2cdf7ea1851c2af7727b}{EXTI\+\_\+\+IMR\+\_\+\+MR15\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88d9990be7f8f9e530a9f930a365fa44}{EXTI\+\_\+\+IMR\+\_\+\+MR15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27011a5c7488ed0273c821804ef6a27b}{EXTI\+\_\+\+IMR\+\_\+\+MR15\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fc8dc837cd6326f1fb7fae42e56ef74}{EXTI\+\_\+\+IMR\+\_\+\+MR16\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga155179198c3735dd1e35baf733f1542e}{EXTI\+\_\+\+IMR\+\_\+\+MR16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fc8dc837cd6326f1fb7fae42e56ef74}{EXTI\+\_\+\+IMR\+\_\+\+MR16\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7419f78ed9044bdd237b452ef49e1b7f}{EXTI\+\_\+\+IMR\+\_\+\+MR16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga155179198c3735dd1e35baf733f1542e}{EXTI\+\_\+\+IMR\+\_\+\+MR16\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbc90bbbbc4137c8af29df2fc0162ae5}{EXTI\+\_\+\+IMR\+\_\+\+MR17\+\_\+\+Pos}}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6eb3bf08d4a51133e62dd719f2e48b8}{EXTI\+\_\+\+IMR\+\_\+\+MR17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbc90bbbbc4137c8af29df2fc0162ae5}{EXTI\+\_\+\+IMR\+\_\+\+MR17\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4489fa85d1552b8f40faed93483a5d35}{EXTI\+\_\+\+IMR\+\_\+\+MR17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6eb3bf08d4a51133e62dd719f2e48b8}{EXTI\+\_\+\+IMR\+\_\+\+MR17\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9084142db0eac80226038ced74846aa8}{EXTI\+\_\+\+IMR\+\_\+\+MR18\+\_\+\+Pos}}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52a2709f4f9d2ccb8d63c36958517b26}{EXTI\+\_\+\+IMR\+\_\+\+MR18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9084142db0eac80226038ced74846aa8}{EXTI\+\_\+\+IMR\+\_\+\+MR18\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05e16f2cda40cca58a45458cc44d510f}{EXTI\+\_\+\+IMR\+\_\+\+MR18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52a2709f4f9d2ccb8d63c36958517b26}{EXTI\+\_\+\+IMR\+\_\+\+MR18\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92d1beae3a87cd1515fd1104bb2e0ac5}{EXTI\+\_\+\+IMR\+\_\+\+MR19\+\_\+\+Pos}}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab55fbb64891a3120b3d5c53984abe6ca}{EXTI\+\_\+\+IMR\+\_\+\+MR19\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92d1beae3a87cd1515fd1104bb2e0ac5}{EXTI\+\_\+\+IMR\+\_\+\+MR19\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad47f7a023cbba165dfb95845d3c8c55c}{EXTI\+\_\+\+IMR\+\_\+\+MR19}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab55fbb64891a3120b3d5c53984abe6ca}{EXTI\+\_\+\+IMR\+\_\+\+MR19\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8a252b7afd91a453cd613fca4792aed}{EXTI\+\_\+\+IMR\+\_\+\+MR20\+\_\+\+Pos}}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e9bb3e1445d27d46816b0be57cbfbbd}{EXTI\+\_\+\+IMR\+\_\+\+MR20\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8a252b7afd91a453cd613fca4792aed}{EXTI\+\_\+\+IMR\+\_\+\+MR20\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4aee679baf5820e1666b60e48a64cafa}{EXTI\+\_\+\+IMR\+\_\+\+MR20}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e9bb3e1445d27d46816b0be57cbfbbd}{EXTI\+\_\+\+IMR\+\_\+\+MR20\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga777cbe130041b394e728de96fac11175}{EXTI\+\_\+\+IMR\+\_\+\+MR21\+\_\+\+Pos}}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae66e025fa607e21af5498613c7ec7ebf}{EXTI\+\_\+\+IMR\+\_\+\+MR21\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga777cbe130041b394e728de96fac11175}{EXTI\+\_\+\+IMR\+\_\+\+MR21\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cc7e64c45d273ca7396ac1e0ce38c36}{EXTI\+\_\+\+IMR\+\_\+\+MR21}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae66e025fa607e21af5498613c7ec7ebf}{EXTI\+\_\+\+IMR\+\_\+\+MR21\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83efcf05bd49c293779334f366a3e342}{EXTI\+\_\+\+IMR\+\_\+\+MR22\+\_\+\+Pos}}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20c62ffabf9a216bc5d682fc0f1ad5f6}{EXTI\+\_\+\+IMR\+\_\+\+MR22\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83efcf05bd49c293779334f366a3e342}{EXTI\+\_\+\+IMR\+\_\+\+MR22\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2aec84941d816be18a1607b6ee25acb1}{EXTI\+\_\+\+IMR\+\_\+\+MR22}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20c62ffabf9a216bc5d682fc0f1ad5f6}{EXTI\+\_\+\+IMR\+\_\+\+MR22\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2973f034a994068aa3e9ba20bc3e95c8}{EXTI\+\_\+\+IMR\+\_\+\+MR23\+\_\+\+Pos}}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga208224c30cd771d0e35d28e6584ac9a5}{EXTI\+\_\+\+IMR\+\_\+\+MR23\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2973f034a994068aa3e9ba20bc3e95c8}{EXTI\+\_\+\+IMR\+\_\+\+MR23\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad03e0ffe4e9aba719518244adfd7a96}{EXTI\+\_\+\+IMR\+\_\+\+MR23}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga208224c30cd771d0e35d28e6584ac9a5}{EXTI\+\_\+\+IMR\+\_\+\+MR23\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae43e6abdba2e7d7b7eaa07b268f288b3}{EXTI\+\_\+\+IMR\+\_\+\+IM0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad03b2ba6cde99065627fccabd54ac097}{EXTI\+\_\+\+IMR\+\_\+\+MR0}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1498c6a9cb8eb9842b83a2e91b3c290d}{EXTI\+\_\+\+IMR\+\_\+\+IM1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaaf3f9a86c620149893db38c83f8ba58}{EXTI\+\_\+\+IMR\+\_\+\+MR1}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga10013221a5de01374bb63623ca68d5a5}{EXTI\+\_\+\+IMR\+\_\+\+IM2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71604d1c29973c5e2bf69c8e94e89f67}{EXTI\+\_\+\+IMR\+\_\+\+MR2}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a7e8e899926ae962ae34dc9d143fd09}{EXTI\+\_\+\+IMR\+\_\+\+IM3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5edd42f9b2129c18cfa3c3598dcd1134}{EXTI\+\_\+\+IMR\+\_\+\+MR3}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadad3c244ed0a107b5c4f96470a914348}{EXTI\+\_\+\+IMR\+\_\+\+IM4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23e920ad334439cd2ad4d683054914e3}{EXTI\+\_\+\+IMR\+\_\+\+MR4}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91070bca3731cbe48e7bc97de97631a5}{EXTI\+\_\+\+IMR\+\_\+\+IM5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7cd3c5a2e4c4cb9b81e8965fcbf1c3a5}{EXTI\+\_\+\+IMR\+\_\+\+MR5}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ab55682980062f57cdb981aa649fbf3}{EXTI\+\_\+\+IMR\+\_\+\+IM6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5533c8ec796e3bbc9dc4474376056e06}{EXTI\+\_\+\+IMR\+\_\+\+MR6}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd6ee214b24d450efe0c52d0b1dae0f4}{EXTI\+\_\+\+IMR\+\_\+\+IM7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab620165d3fea1c564fcf1016805a1a8e}{EXTI\+\_\+\+IMR\+\_\+\+MR7}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc41defd6bd026adde49d44ad1e8a5c4}{EXTI\+\_\+\+IMR\+\_\+\+IM8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88e8b274e4398fdcb1c68da2b6320d5b}{EXTI\+\_\+\+IMR\+\_\+\+MR8}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a43b1d5d7f5dabbc44b03bdab7a6c3e}{EXTI\+\_\+\+IMR\+\_\+\+IM9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4d177dcf33bb9a34f8590ec509746e8}{EXTI\+\_\+\+IMR\+\_\+\+MR9}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e31c6dd167542dc8660c7dd6f31e0e9}{EXTI\+\_\+\+IMR\+\_\+\+IM10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fd7db9a1ce82c152ca7bc6fddf31366}{EXTI\+\_\+\+IMR\+\_\+\+MR10}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5441a9f074c104d67a7629467724f3a0}{EXTI\+\_\+\+IMR\+\_\+\+IM11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68cfe8fe938fcb0fc6925bf493ccfaa7}{EXTI\+\_\+\+IMR\+\_\+\+MR11}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab736b78d54e4ae9b5f1ee0bebbda1e4d}{EXTI\+\_\+\+IMR\+\_\+\+IM12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad21caf923d2083fb106852493667c16e}{EXTI\+\_\+\+IMR\+\_\+\+MR12}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b835eee91599273c334d6bed80bdaca}{EXTI\+\_\+\+IMR\+\_\+\+IM13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e1938a063c48d7d6504cb32f7965c0e}{EXTI\+\_\+\+IMR\+\_\+\+MR13}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga933e1e28d08958b9800cbfbea953b9e6}{EXTI\+\_\+\+IMR\+\_\+\+IM14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8827cee06670f256bc8f6301bea9cab}{EXTI\+\_\+\+IMR\+\_\+\+MR14}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16ac63565a42896a10eb5b56d45df7f1}{EXTI\+\_\+\+IMR\+\_\+\+IM15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88d9990be7f8f9e530a9f930a365fa44}{EXTI\+\_\+\+IMR\+\_\+\+MR15}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33e28d73aacdcc55491fe44c2e840398}{EXTI\+\_\+\+IMR\+\_\+\+IM16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7419f78ed9044bdd237b452ef49e1b7f}{EXTI\+\_\+\+IMR\+\_\+\+MR16}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0db46755679e595721057e90574b1434}{EXTI\+\_\+\+IMR\+\_\+\+IM17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4489fa85d1552b8f40faed93483a5d35}{EXTI\+\_\+\+IMR\+\_\+\+MR17}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f0a2063e564c44ba51733e0fcf25745}{EXTI\+\_\+\+IMR\+\_\+\+IM18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05e16f2cda40cca58a45458cc44d510f}{EXTI\+\_\+\+IMR\+\_\+\+MR18}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cc8bc70fd30f54311218abe6c52c21c}{EXTI\+\_\+\+IMR\+\_\+\+IM19}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad47f7a023cbba165dfb95845d3c8c55c}{EXTI\+\_\+\+IMR\+\_\+\+MR19}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ec4f917392fcd3b64bfae4d17fe1808}{EXTI\+\_\+\+IMR\+\_\+\+IM20}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4aee679baf5820e1666b60e48a64cafa}{EXTI\+\_\+\+IMR\+\_\+\+MR20}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9539fd6427a262f7cdbd42cd68a10eca}{EXTI\+\_\+\+IMR\+\_\+\+IM21}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cc7e64c45d273ca7396ac1e0ce38c36}{EXTI\+\_\+\+IMR\+\_\+\+MR21}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab05cb948001efcf6d1cf4968160f3aa5}{EXTI\+\_\+\+IMR\+\_\+\+IM22}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2aec84941d816be18a1607b6ee25acb1}{EXTI\+\_\+\+IMR\+\_\+\+MR22}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf008e923f14d37d5fefc433384184e12}{EXTI\+\_\+\+IMR\+\_\+\+IM23}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad03e0ffe4e9aba719518244adfd7a96}{EXTI\+\_\+\+IMR\+\_\+\+MR23}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fe01103a449e5f81a25c733a3c1a03c}{EXTI\+\_\+\+IMR\+\_\+\+IM\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06eeb49b799d40a72140618195e6a55d}{EXTI\+\_\+\+IMR\+\_\+\+IM\+\_\+\+Msk}}~(0x\+FFFFFFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fe01103a449e5f81a25c733a3c1a03c}{EXTI\+\_\+\+IMR\+\_\+\+IM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4f23236f2d0bb9ed886556064714c50}{EXTI\+\_\+\+IMR\+\_\+\+IM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06eeb49b799d40a72140618195e6a55d}{EXTI\+\_\+\+IMR\+\_\+\+IM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf10ad3eba24a4fadc9e58e9b81c17494}{EXTI\+\_\+\+EMR\+\_\+\+MR0\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga016c23b6c1164758878753e14201fdbc}{EXTI\+\_\+\+EMR\+\_\+\+MR0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf10ad3eba24a4fadc9e58e9b81c17494}{EXTI\+\_\+\+EMR\+\_\+\+MR0\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga515c0dc6d2472e06a89e4bb19725e8f3}{EXTI\+\_\+\+EMR\+\_\+\+MR0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga016c23b6c1164758878753e14201fdbc}{EXTI\+\_\+\+EMR\+\_\+\+MR0\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2891b4a57f827defecd2ebb2cac457b}{EXTI\+\_\+\+EMR\+\_\+\+MR1\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa419f81a443fd7eac16ac340c971dc63}{EXTI\+\_\+\+EMR\+\_\+\+MR1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2891b4a57f827defecd2ebb2cac457b}{EXTI\+\_\+\+EMR\+\_\+\+MR1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d88e7c10e5985fa425ea7ab4fe4c3e5}{EXTI\+\_\+\+EMR\+\_\+\+MR1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa419f81a443fd7eac16ac340c971dc63}{EXTI\+\_\+\+EMR\+\_\+\+MR1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09e8782d37f1f13cc30d86c2c3a02576}{EXTI\+\_\+\+EMR\+\_\+\+MR2\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga546cba14a3e8a8172d5652e670ac9ed3}{EXTI\+\_\+\+EMR\+\_\+\+MR2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09e8782d37f1f13cc30d86c2c3a02576}{EXTI\+\_\+\+EMR\+\_\+\+MR2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga460d5d4c0b53bcc04d5804e1204ded21}{EXTI\+\_\+\+EMR\+\_\+\+MR2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga546cba14a3e8a8172d5652e670ac9ed3}{EXTI\+\_\+\+EMR\+\_\+\+MR2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeac760511bc46050ceb4ece479ead54b}{EXTI\+\_\+\+EMR\+\_\+\+MR3\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14290334e49a34a93a3ce229bd5ecf74}{EXTI\+\_\+\+EMR\+\_\+\+MR3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeac760511bc46050ceb4ece479ead54b}{EXTI\+\_\+\+EMR\+\_\+\+MR3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73944983ce5a6bde9dc172b4f483898c}{EXTI\+\_\+\+EMR\+\_\+\+MR3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14290334e49a34a93a3ce229bd5ecf74}{EXTI\+\_\+\+EMR\+\_\+\+MR3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a337713821f1ea29a953eee7a2a6d2f}{EXTI\+\_\+\+EMR\+\_\+\+MR4\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga478ee1f30cf0d4ef71d512507fcb9cb7}{EXTI\+\_\+\+EMR\+\_\+\+MR4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a337713821f1ea29a953eee7a2a6d2f}{EXTI\+\_\+\+EMR\+\_\+\+MR4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab80f809ead83e747677a31c80c6aae03}{EXTI\+\_\+\+EMR\+\_\+\+MR4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga478ee1f30cf0d4ef71d512507fcb9cb7}{EXTI\+\_\+\+EMR\+\_\+\+MR4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79e7760224986ab31fc06f5d84aa3b7f}{EXTI\+\_\+\+EMR\+\_\+\+MR5\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e60a767b0307626c3cd4cbd01d10304}{EXTI\+\_\+\+EMR\+\_\+\+MR5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79e7760224986ab31fc06f5d84aa3b7f}{EXTI\+\_\+\+EMR\+\_\+\+MR5\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65976f75b703f740dea3562ba3b8db59}{EXTI\+\_\+\+EMR\+\_\+\+MR5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e60a767b0307626c3cd4cbd01d10304}{EXTI\+\_\+\+EMR\+\_\+\+MR5\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3210ae740c584799c07b1e7995e4252}{EXTI\+\_\+\+EMR\+\_\+\+MR6\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ca40f93d86d921adecd19479b7ab5c6}{EXTI\+\_\+\+EMR\+\_\+\+MR6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3210ae740c584799c07b1e7995e4252}{EXTI\+\_\+\+EMR\+\_\+\+MR6\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea480bd932cd1fa0904f5eb1caee9a12}{EXTI\+\_\+\+EMR\+\_\+\+MR6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ca40f93d86d921adecd19479b7ab5c6}{EXTI\+\_\+\+EMR\+\_\+\+MR6\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafafbf203c2dae41123f2eaf6565bb2f4}{EXTI\+\_\+\+EMR\+\_\+\+MR7\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace6755a5d4b361648f0b2c76a0b32282}{EXTI\+\_\+\+EMR\+\_\+\+MR7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafafbf203c2dae41123f2eaf6565bb2f4}{EXTI\+\_\+\+EMR\+\_\+\+MR7\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbb27ff8664928994ef96f87052d14be}{EXTI\+\_\+\+EMR\+\_\+\+MR7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace6755a5d4b361648f0b2c76a0b32282}{EXTI\+\_\+\+EMR\+\_\+\+MR7\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3349563ae0947ec6c441fe912fb0ede}{EXTI\+\_\+\+EMR\+\_\+\+MR8\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00700896523030015c081b6caa3b72b5}{EXTI\+\_\+\+EMR\+\_\+\+MR8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3349563ae0947ec6c441fe912fb0ede}{EXTI\+\_\+\+EMR\+\_\+\+MR8\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ed4b371da871ffd0cc12ee00147282f}{EXTI\+\_\+\+EMR\+\_\+\+MR8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00700896523030015c081b6caa3b72b5}{EXTI\+\_\+\+EMR\+\_\+\+MR8\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac42d64759efd55a329c207a31c7e3033}{EXTI\+\_\+\+EMR\+\_\+\+MR9\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47c54d6a078dcc8b9aec22e327785fdd}{EXTI\+\_\+\+EMR\+\_\+\+MR9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac42d64759efd55a329c207a31c7e3033}{EXTI\+\_\+\+EMR\+\_\+\+MR9\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga109af342179fff1fccfdde582834867a}{EXTI\+\_\+\+EMR\+\_\+\+MR9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47c54d6a078dcc8b9aec22e327785fdd}{EXTI\+\_\+\+EMR\+\_\+\+MR9\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaead96297678ea28e56765731de3f8511}{EXTI\+\_\+\+EMR\+\_\+\+MR10\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ef7af204b6807cb09f10a11f774889e}{EXTI\+\_\+\+EMR\+\_\+\+MR10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaead96297678ea28e56765731de3f8511}{EXTI\+\_\+\+EMR\+\_\+\+MR10\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf342d34ed1b8e4aa916bf49e30c2a234}{EXTI\+\_\+\+EMR\+\_\+\+MR10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ef7af204b6807cb09f10a11f774889e}{EXTI\+\_\+\+EMR\+\_\+\+MR10\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga744443e18392efb9d31ceeabc2ba9786}{EXTI\+\_\+\+EMR\+\_\+\+MR11\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb1a0c32eb56c845232f07d6e1498633}{EXTI\+\_\+\+EMR\+\_\+\+MR11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga744443e18392efb9d31ceeabc2ba9786}{EXTI\+\_\+\+EMR\+\_\+\+MR11\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ec516af1de770c82c3c9c458cbc0172}{EXTI\+\_\+\+EMR\+\_\+\+MR11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb1a0c32eb56c845232f07d6e1498633}{EXTI\+\_\+\+EMR\+\_\+\+MR11\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacdf200c3d4abdc44356ff3bfc66c136e}{EXTI\+\_\+\+EMR\+\_\+\+MR12\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga988ba6ff638ee9d2bc8a2dec8ef8ea32}{EXTI\+\_\+\+EMR\+\_\+\+MR12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacdf200c3d4abdc44356ff3bfc66c136e}{EXTI\+\_\+\+EMR\+\_\+\+MR12\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15732553e5b0de9f58180a0b024d4cad}{EXTI\+\_\+\+EMR\+\_\+\+MR12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga988ba6ff638ee9d2bc8a2dec8ef8ea32}{EXTI\+\_\+\+EMR\+\_\+\+MR12\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaacf17cbe9663809770d498fe8d28a6e5}{EXTI\+\_\+\+EMR\+\_\+\+MR13\+\_\+\+Pos}}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06991d09dc3fd7373da2375b7e196452}{EXTI\+\_\+\+EMR\+\_\+\+MR13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaacf17cbe9663809770d498fe8d28a6e5}{EXTI\+\_\+\+EMR\+\_\+\+MR13\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fd2ec6472e46869956acb28f5e1b55f}{EXTI\+\_\+\+EMR\+\_\+\+MR13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06991d09dc3fd7373da2375b7e196452}{EXTI\+\_\+\+EMR\+\_\+\+MR13\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0dd6f7d71f00964f930cba3e7fc9d14}{EXTI\+\_\+\+EMR\+\_\+\+MR14\+\_\+\+Pos}}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56cd35406916f89cc00f5c4c153f7f3b}{EXTI\+\_\+\+EMR\+\_\+\+MR14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0dd6f7d71f00964f930cba3e7fc9d14}{EXTI\+\_\+\+EMR\+\_\+\+MR14\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecf5890ea71eea034ec1cd9e96284f89}{EXTI\+\_\+\+EMR\+\_\+\+MR14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56cd35406916f89cc00f5c4c153f7f3b}{EXTI\+\_\+\+EMR\+\_\+\+MR14\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ee0004caa46c2946bb05305cd93baa1}{EXTI\+\_\+\+EMR\+\_\+\+MR15\+\_\+\+Pos}}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa1778406979e6566a10b085f1146a28}{EXTI\+\_\+\+EMR\+\_\+\+MR15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ee0004caa46c2946bb05305cd93baa1}{EXTI\+\_\+\+EMR\+\_\+\+MR15\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a7bacc32351a36aefcd5614abc76ae3}{EXTI\+\_\+\+EMR\+\_\+\+MR15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa1778406979e6566a10b085f1146a28}{EXTI\+\_\+\+EMR\+\_\+\+MR15\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga112b3657ea27bac2cfe0676dfa893157}{EXTI\+\_\+\+EMR\+\_\+\+MR16\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cb43eaaa268ddc9d407c5edcfb05ff4}{EXTI\+\_\+\+EMR\+\_\+\+MR16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga112b3657ea27bac2cfe0676dfa893157}{EXTI\+\_\+\+EMR\+\_\+\+MR16\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34b1a6934265da759bc061f73d5d1374}{EXTI\+\_\+\+EMR\+\_\+\+MR16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cb43eaaa268ddc9d407c5edcfb05ff4}{EXTI\+\_\+\+EMR\+\_\+\+MR16\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad853ef0d4af0ed5b68581464a067e1ab}{EXTI\+\_\+\+EMR\+\_\+\+MR17\+\_\+\+Pos}}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga889175528233c464f6c0a5f8a901a06d}{EXTI\+\_\+\+EMR\+\_\+\+MR17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad853ef0d4af0ed5b68581464a067e1ab}{EXTI\+\_\+\+EMR\+\_\+\+MR17\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a30aa20cf475eecf7e15171e83035e4}{EXTI\+\_\+\+EMR\+\_\+\+MR17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga889175528233c464f6c0a5f8a901a06d}{EXTI\+\_\+\+EMR\+\_\+\+MR17\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7edb364e6ab767686e3c40b177489f00}{EXTI\+\_\+\+EMR\+\_\+\+MR18\+\_\+\+Pos}}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e6e89686fa4e8fe58365b684331f398}{EXTI\+\_\+\+EMR\+\_\+\+MR18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7edb364e6ab767686e3c40b177489f00}{EXTI\+\_\+\+EMR\+\_\+\+MR18\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25eee729b57b4c78a0613c184fc539e5}{EXTI\+\_\+\+EMR\+\_\+\+MR18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e6e89686fa4e8fe58365b684331f398}{EXTI\+\_\+\+EMR\+\_\+\+MR18\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8990f832c2588cb200a51d52c5dc8c8a}{EXTI\+\_\+\+EMR\+\_\+\+MR19\+\_\+\+Pos}}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga514f26dc55f8e37ec8ac8bef9dfcadd4}{EXTI\+\_\+\+EMR\+\_\+\+MR19\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8990f832c2588cb200a51d52c5dc8c8a}{EXTI\+\_\+\+EMR\+\_\+\+MR19\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaeababa85e5ebe6aa93d011d83fd7994}{EXTI\+\_\+\+EMR\+\_\+\+MR19}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga514f26dc55f8e37ec8ac8bef9dfcadd4}{EXTI\+\_\+\+EMR\+\_\+\+MR19\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa67b8f9a15a25b5d2bc93d72082652bd}{EXTI\+\_\+\+EMR\+\_\+\+MR20\+\_\+\+Pos}}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae190c58438ea386748cb39b06fc2d62c}{EXTI\+\_\+\+EMR\+\_\+\+MR20\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa67b8f9a15a25b5d2bc93d72082652bd}{EXTI\+\_\+\+EMR\+\_\+\+MR20\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga047743f042d00f058dd8cf199c92fbfa}{EXTI\+\_\+\+EMR\+\_\+\+MR20}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae190c58438ea386748cb39b06fc2d62c}{EXTI\+\_\+\+EMR\+\_\+\+MR20\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75a62823a85e5c8543646c7c6b273e2f}{EXTI\+\_\+\+EMR\+\_\+\+MR21\+\_\+\+Pos}}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga525d06c52556b824cbf29d85a8925532}{EXTI\+\_\+\+EMR\+\_\+\+MR21\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75a62823a85e5c8543646c7c6b273e2f}{EXTI\+\_\+\+EMR\+\_\+\+MR21\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga935956e41524c1f96d208f63a699377a}{EXTI\+\_\+\+EMR\+\_\+\+MR21}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga525d06c52556b824cbf29d85a8925532}{EXTI\+\_\+\+EMR\+\_\+\+MR21\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae52ca7f79c4b6092d6e2b781f0355bd8}{EXTI\+\_\+\+EMR\+\_\+\+MR22\+\_\+\+Pos}}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79c121c40bb976f66094ced0a851419a}{EXTI\+\_\+\+EMR\+\_\+\+MR22\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae52ca7f79c4b6092d6e2b781f0355bd8}{EXTI\+\_\+\+EMR\+\_\+\+MR22\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fbc202d80be3899d867a0b74abad813}{EXTI\+\_\+\+EMR\+\_\+\+MR22}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79c121c40bb976f66094ced0a851419a}{EXTI\+\_\+\+EMR\+\_\+\+MR22\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d08797081d9cb9ecead99371a645bc3}{EXTI\+\_\+\+EMR\+\_\+\+MR23\+\_\+\+Pos}}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcdea5a531978f3bf6b7de4472bd54e6}{EXTI\+\_\+\+EMR\+\_\+\+MR23\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d08797081d9cb9ecead99371a645bc3}{EXTI\+\_\+\+EMR\+\_\+\+MR23\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab08ac6b29d8a15fc593950600753b8ee}{EXTI\+\_\+\+EMR\+\_\+\+MR23}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcdea5a531978f3bf6b7de4472bd54e6}{EXTI\+\_\+\+EMR\+\_\+\+MR23\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf972d7547ed83843150667c301a9d348}{EXTI\+\_\+\+EMR\+\_\+\+EM0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga515c0dc6d2472e06a89e4bb19725e8f3}{EXTI\+\_\+\+EMR\+\_\+\+MR0}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07843e6ff5b4ddd02bcf6c66a08cac93}{EXTI\+\_\+\+EMR\+\_\+\+EM1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d88e7c10e5985fa425ea7ab4fe4c3e5}{EXTI\+\_\+\+EMR\+\_\+\+MR1}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga703c31569533b3b6d76f99da69b4d168}{EXTI\+\_\+\+EMR\+\_\+\+EM2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga460d5d4c0b53bcc04d5804e1204ded21}{EXTI\+\_\+\+EMR\+\_\+\+MR2}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f2bd51b6a0981492a29436ef2b53344}{EXTI\+\_\+\+EMR\+\_\+\+EM3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73944983ce5a6bde9dc172b4f483898c}{EXTI\+\_\+\+EMR\+\_\+\+MR3}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a3f176db76b4eb2cc1400f76afc967a}{EXTI\+\_\+\+EMR\+\_\+\+EM4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab80f809ead83e747677a31c80c6aae03}{EXTI\+\_\+\+EMR\+\_\+\+MR4}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc0210d29dceb5682d01786b6fcf47fe}{EXTI\+\_\+\+EMR\+\_\+\+EM5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65976f75b703f740dea3562ba3b8db59}{EXTI\+\_\+\+EMR\+\_\+\+MR5}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c05702eec349cbbcce9b7bc825e2fd8}{EXTI\+\_\+\+EMR\+\_\+\+EM6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea480bd932cd1fa0904f5eb1caee9a12}{EXTI\+\_\+\+EMR\+\_\+\+MR6}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf04b9ef7548fb0564beae69739bdea72}{EXTI\+\_\+\+EMR\+\_\+\+EM7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbb27ff8664928994ef96f87052d14be}{EXTI\+\_\+\+EMR\+\_\+\+MR7}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7af57b60f4623e5a65011519dd707991}{EXTI\+\_\+\+EMR\+\_\+\+EM8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ed4b371da871ffd0cc12ee00147282f}{EXTI\+\_\+\+EMR\+\_\+\+MR8}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3757f0da147b7bb49719cb69096b5bc7}{EXTI\+\_\+\+EMR\+\_\+\+EM9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga109af342179fff1fccfdde582834867a}{EXTI\+\_\+\+EMR\+\_\+\+MR9}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad548185c3c99b69f3eaec50067999112}{EXTI\+\_\+\+EMR\+\_\+\+EM10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf342d34ed1b8e4aa916bf49e30c2a234}{EXTI\+\_\+\+EMR\+\_\+\+MR10}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5d0782c45b8b0951c8bbb5e7037a52b}{EXTI\+\_\+\+EMR\+\_\+\+EM11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ec516af1de770c82c3c9c458cbc0172}{EXTI\+\_\+\+EMR\+\_\+\+MR11}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef9eaec30663289e66b9d9b40682910f}{EXTI\+\_\+\+EMR\+\_\+\+EM12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15732553e5b0de9f58180a0b024d4cad}{EXTI\+\_\+\+EMR\+\_\+\+MR12}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2fc88afc4ba8231f4368527cc983d50}{EXTI\+\_\+\+EMR\+\_\+\+EM13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fd2ec6472e46869956acb28f5e1b55f}{EXTI\+\_\+\+EMR\+\_\+\+MR13}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf3c10c55ef88bb255f899d0d0939c98}{EXTI\+\_\+\+EMR\+\_\+\+EM14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecf5890ea71eea034ec1cd9e96284f89}{EXTI\+\_\+\+EMR\+\_\+\+MR14}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3690bd10db8f6505368f84d1d360d83}{EXTI\+\_\+\+EMR\+\_\+\+EM15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a7bacc32351a36aefcd5614abc76ae3}{EXTI\+\_\+\+EMR\+\_\+\+MR15}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaadea424b2e5e1e8733e5f8ba76b16c6c}{EXTI\+\_\+\+EMR\+\_\+\+EM16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34b1a6934265da759bc061f73d5d1374}{EXTI\+\_\+\+EMR\+\_\+\+MR16}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f640eaa67ff0f9e3e849fdc65f7f34e}{EXTI\+\_\+\+EMR\+\_\+\+EM17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a30aa20cf475eecf7e15171e83035e4}{EXTI\+\_\+\+EMR\+\_\+\+MR17}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7162c4422ad98bec692f15dda4e011eb}{EXTI\+\_\+\+EMR\+\_\+\+EM18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25eee729b57b4c78a0613c184fc539e5}{EXTI\+\_\+\+EMR\+\_\+\+MR18}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96076632bf23a1dfb53cfada4008d7b3}{EXTI\+\_\+\+EMR\+\_\+\+EM19}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaeababa85e5ebe6aa93d011d83fd7994}{EXTI\+\_\+\+EMR\+\_\+\+MR19}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a88ab99418d93b7277f19736c14c6c2}{EXTI\+\_\+\+EMR\+\_\+\+EM20}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga047743f042d00f058dd8cf199c92fbfa}{EXTI\+\_\+\+EMR\+\_\+\+MR20}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf17512ecb4d8572e8b73ab1a427fd500}{EXTI\+\_\+\+EMR\+\_\+\+EM21}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga935956e41524c1f96d208f63a699377a}{EXTI\+\_\+\+EMR\+\_\+\+MR21}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31b9e9ec368a547f58ab7f6359c58bdf}{EXTI\+\_\+\+EMR\+\_\+\+EM22}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fbc202d80be3899d867a0b74abad813}{EXTI\+\_\+\+EMR\+\_\+\+MR22}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91695431bc9d35db5f1771358c22ddbe}{EXTI\+\_\+\+EMR\+\_\+\+EM23}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab08ac6b29d8a15fc593950600753b8ee}{EXTI\+\_\+\+EMR\+\_\+\+MR23}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa359160d5aba50c4aff40330fd99d426}{EXTI\+\_\+\+RTSR\+\_\+\+TR0\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b3f74a67ed2871290e5cee5ec27e487}{EXTI\+\_\+\+RTSR\+\_\+\+TR0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa359160d5aba50c4aff40330fd99d426}{EXTI\+\_\+\+RTSR\+\_\+\+TR0\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb1823a87cd797a6066681a3256cecc6}{EXTI\+\_\+\+RTSR\+\_\+\+TR0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b3f74a67ed2871290e5cee5ec27e487}{EXTI\+\_\+\+RTSR\+\_\+\+TR0\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga099233be3061fa5c0e44cbf3e20b6394}{EXTI\+\_\+\+RTSR\+\_\+\+TR1\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57ba4871b93492e5e8c846f2833f9da1}{EXTI\+\_\+\+RTSR\+\_\+\+TR1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga099233be3061fa5c0e44cbf3e20b6394}{EXTI\+\_\+\+RTSR\+\_\+\+TR1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c42cc3763c52d1061b32219fc441566}{EXTI\+\_\+\+RTSR\+\_\+\+TR1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57ba4871b93492e5e8c846f2833f9da1}{EXTI\+\_\+\+RTSR\+\_\+\+TR1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22b2187bec09d19b2b79382c25ff3b4b}{EXTI\+\_\+\+RTSR\+\_\+\+TR2\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbecd9a805326155030f357bc2d70046}{EXTI\+\_\+\+RTSR\+\_\+\+TR2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22b2187bec09d19b2b79382c25ff3b4b}{EXTI\+\_\+\+RTSR\+\_\+\+TR2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c073b519f09b130e4ab4039823e290c}{EXTI\+\_\+\+RTSR\+\_\+\+TR2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbecd9a805326155030f357bc2d70046}{EXTI\+\_\+\+RTSR\+\_\+\+TR2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeae95954e4c5e25f225d3cad0e2b2362}{EXTI\+\_\+\+RTSR\+\_\+\+TR3\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga560d856b177ddb7b90e101caf3ce66be}{EXTI\+\_\+\+RTSR\+\_\+\+TR3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeae95954e4c5e25f225d3cad0e2b2362}{EXTI\+\_\+\+RTSR\+\_\+\+TR3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga090f295579a774c215585a55e5066b11}{EXTI\+\_\+\+RTSR\+\_\+\+TR3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga560d856b177ddb7b90e101caf3ce66be}{EXTI\+\_\+\+RTSR\+\_\+\+TR3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa95865d62fde25381efad4f0c38cd8bd}{EXTI\+\_\+\+RTSR\+\_\+\+TR4\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga795eff3140a1d0c0e1fcfc03b2fa5860}{EXTI\+\_\+\+RTSR\+\_\+\+TR4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa95865d62fde25381efad4f0c38cd8bd}{EXTI\+\_\+\+RTSR\+\_\+\+TR4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabce4722e99e3f44d40bfb6afb63444cc}{EXTI\+\_\+\+RTSR\+\_\+\+TR4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga795eff3140a1d0c0e1fcfc03b2fa5860}{EXTI\+\_\+\+RTSR\+\_\+\+TR4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29eade4e6218042bad165fd8cb162662}{EXTI\+\_\+\+RTSR\+\_\+\+TR5\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65a7c4c35c85b3e922e1df8447dd8e6d}{EXTI\+\_\+\+RTSR\+\_\+\+TR5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29eade4e6218042bad165fd8cb162662}{EXTI\+\_\+\+RTSR\+\_\+\+TR5\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac57b970ebc88f7bb015119ece9dd32de}{EXTI\+\_\+\+RTSR\+\_\+\+TR5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65a7c4c35c85b3e922e1df8447dd8e6d}{EXTI\+\_\+\+RTSR\+\_\+\+TR5\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a5fd949f067c605127932367ba4dad5}{EXTI\+\_\+\+RTSR\+\_\+\+TR6\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85d1a629b7cde96375b82803c46cfcb4}{EXTI\+\_\+\+RTSR\+\_\+\+TR6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a5fd949f067c605127932367ba4dad5}{EXTI\+\_\+\+RTSR\+\_\+\+TR6\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccc2212ce653d34cf48446ae0a68bed6}{EXTI\+\_\+\+RTSR\+\_\+\+TR6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85d1a629b7cde96375b82803c46cfcb4}{EXTI\+\_\+\+RTSR\+\_\+\+TR6\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79f320ed539b225c1e4f50e3cfb43100}{EXTI\+\_\+\+RTSR\+\_\+\+TR7\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbc9d6a9f75fdff045e4806edad97b47}{EXTI\+\_\+\+RTSR\+\_\+\+TR7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79f320ed539b225c1e4f50e3cfb43100}{EXTI\+\_\+\+RTSR\+\_\+\+TR7\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad380a0bc59524f4a0846a0b91d3c65c1}{EXTI\+\_\+\+RTSR\+\_\+\+TR7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbc9d6a9f75fdff045e4806edad97b47}{EXTI\+\_\+\+RTSR\+\_\+\+TR7\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f9bcf9229eced0f5101842fd9585e40}{EXTI\+\_\+\+RTSR\+\_\+\+TR8\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16c3b77b33079caf74151ade9fbc3b82}{EXTI\+\_\+\+RTSR\+\_\+\+TR8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f9bcf9229eced0f5101842fd9585e40}{EXTI\+\_\+\+RTSR\+\_\+\+TR8\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26cd6a5115b0bbe113f39545bff1ee39}{EXTI\+\_\+\+RTSR\+\_\+\+TR8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16c3b77b33079caf74151ade9fbc3b82}{EXTI\+\_\+\+RTSR\+\_\+\+TR8\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f3c856ba7076de4742cea9494d2d97b}{EXTI\+\_\+\+RTSR\+\_\+\+TR9\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga394b28a010f7937178112dd11c7edf7b}{EXTI\+\_\+\+RTSR\+\_\+\+TR9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f3c856ba7076de4742cea9494d2d97b}{EXTI\+\_\+\+RTSR\+\_\+\+TR9\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3127246b2db3571b00c6af2453941d17}{EXTI\+\_\+\+RTSR\+\_\+\+TR9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga394b28a010f7937178112dd11c7edf7b}{EXTI\+\_\+\+RTSR\+\_\+\+TR9\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf19c55236009d4d88273be1fe6d17b69}{EXTI\+\_\+\+RTSR\+\_\+\+TR10\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12717df4fef207dd689f240bbb23cedf}{EXTI\+\_\+\+RTSR\+\_\+\+TR10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf19c55236009d4d88273be1fe6d17b69}{EXTI\+\_\+\+RTSR\+\_\+\+TR10\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa29df7ddbd067889992eb60ecddce0e4}{EXTI\+\_\+\+RTSR\+\_\+\+TR10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12717df4fef207dd689f240bbb23cedf}{EXTI\+\_\+\+RTSR\+\_\+\+TR10\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f11477d08556852c4cf210f75d11920}{EXTI\+\_\+\+RTSR\+\_\+\+TR11\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36a3f679be0d89926b127c4b293111e2}{EXTI\+\_\+\+RTSR\+\_\+\+TR11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f11477d08556852c4cf210f75d11920}{EXTI\+\_\+\+RTSR\+\_\+\+TR11\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cf7a92cdb61b3f8cf6eec9513317ab7}{EXTI\+\_\+\+RTSR\+\_\+\+TR11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36a3f679be0d89926b127c4b293111e2}{EXTI\+\_\+\+RTSR\+\_\+\+TR11\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8b0314682ff50f85bd8d5570fb6935a}{EXTI\+\_\+\+RTSR\+\_\+\+TR12\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4507125ae8a435b97fe643f73e6492e}{EXTI\+\_\+\+RTSR\+\_\+\+TR12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8b0314682ff50f85bd8d5570fb6935a}{EXTI\+\_\+\+RTSR\+\_\+\+TR12\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0423be12bfb13f34eec9656d6d274e04}{EXTI\+\_\+\+RTSR\+\_\+\+TR12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4507125ae8a435b97fe643f73e6492e}{EXTI\+\_\+\+RTSR\+\_\+\+TR12\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20176d8fa4181b22a833e1598e96b153}{EXTI\+\_\+\+RTSR\+\_\+\+TR13\+\_\+\+Pos}}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga799f99b4edc9604b38ab1f12e0cf9cae}{EXTI\+\_\+\+RTSR\+\_\+\+TR13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20176d8fa4181b22a833e1598e96b153}{EXTI\+\_\+\+RTSR\+\_\+\+TR13\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d5ef451fd76dc0fa9c76d7c520d8f12}{EXTI\+\_\+\+RTSR\+\_\+\+TR13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga799f99b4edc9604b38ab1f12e0cf9cae}{EXTI\+\_\+\+RTSR\+\_\+\+TR13\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e76cfdc7657907d423ba90dcac7bc90}{EXTI\+\_\+\+RTSR\+\_\+\+TR14\+\_\+\+Pos}}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42533490cce0d8d3ff55a2d6ad8c24ee}{EXTI\+\_\+\+RTSR\+\_\+\+TR14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e76cfdc7657907d423ba90dcac7bc90}{EXTI\+\_\+\+RTSR\+\_\+\+TR14\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95b0d883fa0fbc49105bda5596463cda}{EXTI\+\_\+\+RTSR\+\_\+\+TR14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42533490cce0d8d3ff55a2d6ad8c24ee}{EXTI\+\_\+\+RTSR\+\_\+\+TR14\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa62a698b0b47384cd72f49ebb9f17f4c}{EXTI\+\_\+\+RTSR\+\_\+\+TR15\+\_\+\+Pos}}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ffbcdf64f7de2427560316706ddc8c1}{EXTI\+\_\+\+RTSR\+\_\+\+TR15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa62a698b0b47384cd72f49ebb9f17f4c}{EXTI\+\_\+\+RTSR\+\_\+\+TR15\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4fe54b09102a18676829c0bafb0aead2}{EXTI\+\_\+\+RTSR\+\_\+\+TR15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ffbcdf64f7de2427560316706ddc8c1}{EXTI\+\_\+\+RTSR\+\_\+\+TR15\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c280314b145321c6a62ce2764d1fd59}{EXTI\+\_\+\+RTSR\+\_\+\+TR16\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad883a3a53902664492c684a6dd435d33}{EXTI\+\_\+\+RTSR\+\_\+\+TR16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c280314b145321c6a62ce2764d1fd59}{EXTI\+\_\+\+RTSR\+\_\+\+TR16\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8e4fb52990f0fa3fb9bed5b74f1a589}{EXTI\+\_\+\+RTSR\+\_\+\+TR16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad883a3a53902664492c684a6dd435d33}{EXTI\+\_\+\+RTSR\+\_\+\+TR16\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47fa1d5d96ea124413c3b81b9c10f75f}{EXTI\+\_\+\+RTSR\+\_\+\+TR17\+\_\+\+Pos}}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42283a804716a4de1910afd032b87681}{EXTI\+\_\+\+RTSR\+\_\+\+TR17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47fa1d5d96ea124413c3b81b9c10f75f}{EXTI\+\_\+\+RTSR\+\_\+\+TR17\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0a8fcb63516a4ed0d91b556f696f806}{EXTI\+\_\+\+RTSR\+\_\+\+TR17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42283a804716a4de1910afd032b87681}{EXTI\+\_\+\+RTSR\+\_\+\+TR17\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49afa76eab5b3a7d5e5640fced73047c}{EXTI\+\_\+\+RTSR\+\_\+\+TR18\+\_\+\+Pos}}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga708076360f04650ae4bfdd6695caa617}{EXTI\+\_\+\+RTSR\+\_\+\+TR18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49afa76eab5b3a7d5e5640fced73047c}{EXTI\+\_\+\+RTSR\+\_\+\+TR18\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca4223b8c4bc8726ac96ec64837f7b62}{EXTI\+\_\+\+RTSR\+\_\+\+TR18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga708076360f04650ae4bfdd6695caa617}{EXTI\+\_\+\+RTSR\+\_\+\+TR18\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef9bfa9cb8df10ec1e3c2dd50235231c}{EXTI\+\_\+\+RTSR\+\_\+\+TR19\+\_\+\+Pos}}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab40d59af38c6adbe9621b8ab68dbdbe}{EXTI\+\_\+\+RTSR\+\_\+\+TR19\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef9bfa9cb8df10ec1e3c2dd50235231c}{EXTI\+\_\+\+RTSR\+\_\+\+TR19\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40a722b0c36e832f619b2136f1510b3e}{EXTI\+\_\+\+RTSR\+\_\+\+TR19}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab40d59af38c6adbe9621b8ab68dbdbe}{EXTI\+\_\+\+RTSR\+\_\+\+TR19\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga825c9ea20abb9a733bc90b94440fbc63}{EXTI\+\_\+\+RTSR\+\_\+\+TR20\+\_\+\+Pos}}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3497416ddbe940f3f87bdbe94dcb423}{EXTI\+\_\+\+RTSR\+\_\+\+TR20\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga825c9ea20abb9a733bc90b94440fbc63}{EXTI\+\_\+\+RTSR\+\_\+\+TR20\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga076319b89121213ea97b4767182b17bd}{EXTI\+\_\+\+RTSR\+\_\+\+TR20}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3497416ddbe940f3f87bdbe94dcb423}{EXTI\+\_\+\+RTSR\+\_\+\+TR20\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a92f33d68f20f61d92563404305ba35}{EXTI\+\_\+\+RTSR\+\_\+\+TR21\+\_\+\+Pos}}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0acfd045c5ef66801c4f70a7a529a210}{EXTI\+\_\+\+RTSR\+\_\+\+TR21\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a92f33d68f20f61d92563404305ba35}{EXTI\+\_\+\+RTSR\+\_\+\+TR21\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b1fd6472c3739cb5d21ba25bb6f745d}{EXTI\+\_\+\+RTSR\+\_\+\+TR21}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0acfd045c5ef66801c4f70a7a529a210}{EXTI\+\_\+\+RTSR\+\_\+\+TR21\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9b6c8e3b151388284c11fad135c06f3}{EXTI\+\_\+\+RTSR\+\_\+\+TR22\+\_\+\+Pos}}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadcf74a99ed3d1bc23d06f4e6d634b46f}{EXTI\+\_\+\+RTSR\+\_\+\+TR22\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9b6c8e3b151388284c11fad135c06f3}{EXTI\+\_\+\+RTSR\+\_\+\+TR22\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca577c5c1742e043ed5e0a2ffcc88f82}{EXTI\+\_\+\+RTSR\+\_\+\+TR22}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadcf74a99ed3d1bc23d06f4e6d634b46f}{EXTI\+\_\+\+RTSR\+\_\+\+TR22\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga973571d8aac7ce8e83496f282e6b269d}{EXTI\+\_\+\+RTSR\+\_\+\+TR23\+\_\+\+Pos}}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f2422fa93b18c0ca7473de258dffe39}{EXTI\+\_\+\+RTSR\+\_\+\+TR23\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga973571d8aac7ce8e83496f282e6b269d}{EXTI\+\_\+\+RTSR\+\_\+\+TR23\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11744e9be9f49d12b8c315ef54efda91}{EXTI\+\_\+\+RTSR\+\_\+\+TR23}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f2422fa93b18c0ca7473de258dffe39}{EXTI\+\_\+\+RTSR\+\_\+\+TR23\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a92993932aa377be10ff0376f600b9f}{EXTI\+\_\+\+FTSR\+\_\+\+TR0\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fd5afa140faff4e562142dc289387cc}{EXTI\+\_\+\+FTSR\+\_\+\+TR0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a92993932aa377be10ff0376f600b9f}{EXTI\+\_\+\+FTSR\+\_\+\+TR0\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacfb6fa5ae3fcaf08aec6d86c3bfefa4c}{EXTI\+\_\+\+FTSR\+\_\+\+TR0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fd5afa140faff4e562142dc289387cc}{EXTI\+\_\+\+FTSR\+\_\+\+TR0\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf26d85ea048d7c483094a9eebaa7aba}{EXTI\+\_\+\+FTSR\+\_\+\+TR1\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01090491a062f3b8b4a80b0b66690ce8}{EXTI\+\_\+\+FTSR\+\_\+\+TR1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf26d85ea048d7c483094a9eebaa7aba}{EXTI\+\_\+\+FTSR\+\_\+\+TR1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac287be3bd3bad84aed48603dbe8bd4ed}{EXTI\+\_\+\+FTSR\+\_\+\+TR1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01090491a062f3b8b4a80b0b66690ce8}{EXTI\+\_\+\+FTSR\+\_\+\+TR1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga425e560479e3bcf114aca570bd170079}{EXTI\+\_\+\+FTSR\+\_\+\+TR2\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71bfd75475e3d65a3bee0a4ccd41e0e3}{EXTI\+\_\+\+FTSR\+\_\+\+TR2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga425e560479e3bcf114aca570bd170079}{EXTI\+\_\+\+FTSR\+\_\+\+TR2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c4503803cbe1933cd35519cfc809041}{EXTI\+\_\+\+FTSR\+\_\+\+TR2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71bfd75475e3d65a3bee0a4ccd41e0e3}{EXTI\+\_\+\+FTSR\+\_\+\+TR2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf7f91925c2ac9c267480ed6b9fc1a04}{EXTI\+\_\+\+FTSR\+\_\+\+TR3\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71b35fe3af253035fe6c7a8702ef8e5e}{EXTI\+\_\+\+FTSR\+\_\+\+TR3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf7f91925c2ac9c267480ed6b9fc1a04}{EXTI\+\_\+\+FTSR\+\_\+\+TR3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23593d2b8a9ec0147bab28765af30e1f}{EXTI\+\_\+\+FTSR\+\_\+\+TR3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71b35fe3af253035fe6c7a8702ef8e5e}{EXTI\+\_\+\+FTSR\+\_\+\+TR3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa295a76e5ee487856be1dde365373f5d}{EXTI\+\_\+\+FTSR\+\_\+\+TR4\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabecb16c1706cb6cad8ec0a8e06ac2475}{EXTI\+\_\+\+FTSR\+\_\+\+TR4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa295a76e5ee487856be1dde365373f5d}{EXTI\+\_\+\+FTSR\+\_\+\+TR4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa77211bfa8f4d77cf373296954dad6b2}{EXTI\+\_\+\+FTSR\+\_\+\+TR4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabecb16c1706cb6cad8ec0a8e06ac2475}{EXTI\+\_\+\+FTSR\+\_\+\+TR4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f3affd9eee854acf6d5e1d820421532}{EXTI\+\_\+\+FTSR\+\_\+\+TR5\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafeffba32b6b0854a232493dc2e2634d4}{EXTI\+\_\+\+FTSR\+\_\+\+TR5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f3affd9eee854acf6d5e1d820421532}{EXTI\+\_\+\+FTSR\+\_\+\+TR5\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga903f9b080c5971dd5d7935e5b87886e2}{EXTI\+\_\+\+FTSR\+\_\+\+TR5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafeffba32b6b0854a232493dc2e2634d4}{EXTI\+\_\+\+FTSR\+\_\+\+TR5\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5995bc6ec7301b6623c8014fd9db711}{EXTI\+\_\+\+FTSR\+\_\+\+TR6\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6590e0e011792337a19831a0ea2df2c}{EXTI\+\_\+\+FTSR\+\_\+\+TR6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5995bc6ec7301b6623c8014fd9db711}{EXTI\+\_\+\+FTSR\+\_\+\+TR6\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8527cce22f69e02a08ed67a67f8e5ca}{EXTI\+\_\+\+FTSR\+\_\+\+TR6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6590e0e011792337a19831a0ea2df2c}{EXTI\+\_\+\+FTSR\+\_\+\+TR6\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf100b4a2a76bcfdc3f7d0da8d39cc8b1}{EXTI\+\_\+\+FTSR\+\_\+\+TR7\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d1347ed594a5d5bb5e0a69f31cbfb20}{EXTI\+\_\+\+FTSR\+\_\+\+TR7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf100b4a2a76bcfdc3f7d0da8d39cc8b1}{EXTI\+\_\+\+FTSR\+\_\+\+TR7\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf408315e497b902922a9bf40a4c6f567}{EXTI\+\_\+\+FTSR\+\_\+\+TR7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d1347ed594a5d5bb5e0a69f31cbfb20}{EXTI\+\_\+\+FTSR\+\_\+\+TR7\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb1e5c22b9a7b2b53fbcc3d50a7ac80a}{EXTI\+\_\+\+FTSR\+\_\+\+TR8\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0b6b9ab34a5724cebedd0ccbf1ad65e}{EXTI\+\_\+\+FTSR\+\_\+\+TR8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb1e5c22b9a7b2b53fbcc3d50a7ac80a}{EXTI\+\_\+\+FTSR\+\_\+\+TR8\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00f1bded4d121e21116627b8e80784fc}{EXTI\+\_\+\+FTSR\+\_\+\+TR8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0b6b9ab34a5724cebedd0ccbf1ad65e}{EXTI\+\_\+\+FTSR\+\_\+\+TR8\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga165ac2e2e46e32debc7efd99e258e608}{EXTI\+\_\+\+FTSR\+\_\+\+TR9\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga898047db88343aeac8c05f39c4bc63e0}{EXTI\+\_\+\+FTSR\+\_\+\+TR9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga165ac2e2e46e32debc7efd99e258e608}{EXTI\+\_\+\+FTSR\+\_\+\+TR9\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89f0c4de2b6acb75302d206b697f83ef}{EXTI\+\_\+\+FTSR\+\_\+\+TR9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga898047db88343aeac8c05f39c4bc63e0}{EXTI\+\_\+\+FTSR\+\_\+\+TR9\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0592581c7bd1ea908087aa319528fdae}{EXTI\+\_\+\+FTSR\+\_\+\+TR10\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e6991a6c2f7e8fd99992d7623a31093}{EXTI\+\_\+\+FTSR\+\_\+\+TR10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0592581c7bd1ea908087aa319528fdae}{EXTI\+\_\+\+FTSR\+\_\+\+TR10\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9a2b80699a213f0d2b03658f21ad643}{EXTI\+\_\+\+FTSR\+\_\+\+TR10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e6991a6c2f7e8fd99992d7623a31093}{EXTI\+\_\+\+FTSR\+\_\+\+TR10\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32ce99e8292f13831e1c8eaa79dc3554}{EXTI\+\_\+\+FTSR\+\_\+\+TR11\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac985e7db4d6a853c4411544878fd0551}{EXTI\+\_\+\+FTSR\+\_\+\+TR11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32ce99e8292f13831e1c8eaa79dc3554}{EXTI\+\_\+\+FTSR\+\_\+\+TR11\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c74d4d520406a14c517784cdd5fc6ef}{EXTI\+\_\+\+FTSR\+\_\+\+TR11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac985e7db4d6a853c4411544878fd0551}{EXTI\+\_\+\+FTSR\+\_\+\+TR11\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49f1f39d43c981697a040fc94abbbfc1}{EXTI\+\_\+\+FTSR\+\_\+\+TR12\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f1c99fa4436d7a5fad4632366db4462}{EXTI\+\_\+\+FTSR\+\_\+\+TR12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49f1f39d43c981697a040fc94abbbfc1}{EXTI\+\_\+\+FTSR\+\_\+\+TR12\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3992511ec1785bdf107873b139d74245}{EXTI\+\_\+\+FTSR\+\_\+\+TR12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f1c99fa4436d7a5fad4632366db4462}{EXTI\+\_\+\+FTSR\+\_\+\+TR12\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd86158859c108fbe911aff6498eb15b}{EXTI\+\_\+\+FTSR\+\_\+\+TR13\+\_\+\+Pos}}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89275d329ff466aee9a8b226376eb9b7}{EXTI\+\_\+\+FTSR\+\_\+\+TR13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd86158859c108fbe911aff6498eb15b}{EXTI\+\_\+\+FTSR\+\_\+\+TR13\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0714519a1edcba4695f92f1bba70e825}{EXTI\+\_\+\+FTSR\+\_\+\+TR13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89275d329ff466aee9a8b226376eb9b7}{EXTI\+\_\+\+FTSR\+\_\+\+TR13\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffd9b96b99f65602a7d5285d62b8c0ac}{EXTI\+\_\+\+FTSR\+\_\+\+TR14\+\_\+\+Pos}}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e2e56c2bfea3a94e5bc8905b5008dd0}{EXTI\+\_\+\+FTSR\+\_\+\+TR14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffd9b96b99f65602a7d5285d62b8c0ac}{EXTI\+\_\+\+FTSR\+\_\+\+TR14\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b92577e64a95ef2069f1a56176d35ff}{EXTI\+\_\+\+FTSR\+\_\+\+TR14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e2e56c2bfea3a94e5bc8905b5008dd0}{EXTI\+\_\+\+FTSR\+\_\+\+TR14\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5a3ca20b1ac9fdf5794fe609a3fe333}{EXTI\+\_\+\+FTSR\+\_\+\+TR15\+\_\+\+Pos}}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b78c01259464833376dbc4755fefc21}{EXTI\+\_\+\+FTSR\+\_\+\+TR15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5a3ca20b1ac9fdf5794fe609a3fe333}{EXTI\+\_\+\+FTSR\+\_\+\+TR15\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a6cc515f13ffe1a3620d06fa08addc7}{EXTI\+\_\+\+FTSR\+\_\+\+TR15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b78c01259464833376dbc4755fefc21}{EXTI\+\_\+\+FTSR\+\_\+\+TR15\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b123b9f8f09d0d1fcb29f846279ce21}{EXTI\+\_\+\+FTSR\+\_\+\+TR16\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad43c9167b3d4af750254db5efaf97aa4}{EXTI\+\_\+\+FTSR\+\_\+\+TR16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b123b9f8f09d0d1fcb29f846279ce21}{EXTI\+\_\+\+FTSR\+\_\+\+TR16\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1b4b850094ccc48790a1e4616ceebd2}{EXTI\+\_\+\+FTSR\+\_\+\+TR16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad43c9167b3d4af750254db5efaf97aa4}{EXTI\+\_\+\+FTSR\+\_\+\+TR16\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf5a7f78ce681c3f1b7afbaf3471d1f4}{EXTI\+\_\+\+FTSR\+\_\+\+TR17\+\_\+\+Pos}}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3170e25ad439045d2372d1e052cea88c}{EXTI\+\_\+\+FTSR\+\_\+\+TR17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf5a7f78ce681c3f1b7afbaf3471d1f4}{EXTI\+\_\+\+FTSR\+\_\+\+TR17\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga009e618c9563b3a8dcaec493006115c7}{EXTI\+\_\+\+FTSR\+\_\+\+TR17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3170e25ad439045d2372d1e052cea88c}{EXTI\+\_\+\+FTSR\+\_\+\+TR17\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52a49bf16fd86f2e5f0c0cd439be375f}{EXTI\+\_\+\+FTSR\+\_\+\+TR18\+\_\+\+Pos}}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac793e138d33f0b8106662bb5783b0eaf}{EXTI\+\_\+\+FTSR\+\_\+\+TR18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52a49bf16fd86f2e5f0c0cd439be375f}{EXTI\+\_\+\+FTSR\+\_\+\+TR18\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga405285cdc474ee20085b17ef1f61517e}{EXTI\+\_\+\+FTSR\+\_\+\+TR18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac793e138d33f0b8106662bb5783b0eaf}{EXTI\+\_\+\+FTSR\+\_\+\+TR18\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf317413191ad372394192996edebfcb3}{EXTI\+\_\+\+FTSR\+\_\+\+TR19\+\_\+\+Pos}}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1a59ec9892e009f734e6c7703af85c4}{EXTI\+\_\+\+FTSR\+\_\+\+TR19\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf317413191ad372394192996edebfcb3}{EXTI\+\_\+\+FTSR\+\_\+\+TR19\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1277527e2fa727fdec2dcc7a300ea1af}{EXTI\+\_\+\+FTSR\+\_\+\+TR19}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1a59ec9892e009f734e6c7703af85c4}{EXTI\+\_\+\+FTSR\+\_\+\+TR19\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga159e0d936264a23e36e44430355412c3}{EXTI\+\_\+\+FTSR\+\_\+\+TR20\+\_\+\+Pos}}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f627753cee5eab2cc5111bc5698fd36}{EXTI\+\_\+\+FTSR\+\_\+\+TR20\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga159e0d936264a23e36e44430355412c3}{EXTI\+\_\+\+FTSR\+\_\+\+TR20\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae185289c161b407cdcd5ca185aca5477}{EXTI\+\_\+\+FTSR\+\_\+\+TR20}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f627753cee5eab2cc5111bc5698fd36}{EXTI\+\_\+\+FTSR\+\_\+\+TR20\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53324986eef8e0f233b9d7c7650f88f8}{EXTI\+\_\+\+FTSR\+\_\+\+TR21\+\_\+\+Pos}}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bb39db3d5a47c3e7baf4240b5738064}{EXTI\+\_\+\+FTSR\+\_\+\+TR21\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53324986eef8e0f233b9d7c7650f88f8}{EXTI\+\_\+\+FTSR\+\_\+\+TR21\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04957f9a7aa38bc50d6ac9340697a826}{EXTI\+\_\+\+FTSR\+\_\+\+TR21}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bb39db3d5a47c3e7baf4240b5738064}{EXTI\+\_\+\+FTSR\+\_\+\+TR21\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf272ea16ee6c30f486255e71179f34d}{EXTI\+\_\+\+FTSR\+\_\+\+TR22\+\_\+\+Pos}}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf39fdb81f4c5e0e4a566369b17b1a88a}{EXTI\+\_\+\+FTSR\+\_\+\+TR22\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf272ea16ee6c30f486255e71179f34d}{EXTI\+\_\+\+FTSR\+\_\+\+TR22\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7931f3a5864584bc80de7ab3455517e}{EXTI\+\_\+\+FTSR\+\_\+\+TR22}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf39fdb81f4c5e0e4a566369b17b1a88a}{EXTI\+\_\+\+FTSR\+\_\+\+TR22\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0b137027490fd16bbc723586c2756bc}{EXTI\+\_\+\+FTSR\+\_\+\+TR23\+\_\+\+Pos}}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5916c49b756e29dbfa308171376fe8ef}{EXTI\+\_\+\+FTSR\+\_\+\+TR23\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0b137027490fd16bbc723586c2756bc}{EXTI\+\_\+\+FTSR\+\_\+\+TR23\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b61d843ead0dd9d2d7f5fdce934726c}{EXTI\+\_\+\+FTSR\+\_\+\+TR23}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5916c49b756e29dbfa308171376fe8ef}{EXTI\+\_\+\+FTSR\+\_\+\+TR23\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47cfabfaaaf3453afad037f2b4ee959d}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER0\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaded47468bc0aade2a8c36333d64a3fc7}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47cfabfaaaf3453afad037f2b4ee959d}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER0\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6df16d2e8010a2897888a4acf19cee3}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaded47468bc0aade2a8c36333d64a3fc7}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER0\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf7afd1d1f63c7a76bae06e5c5d86e96}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER1\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43b28416d9efdd9464c175f594ff0490}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf7afd1d1f63c7a76bae06e5c5d86e96}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb0c3fa5a03204d743ae92ff925421ae}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43b28416d9efdd9464c175f594ff0490}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6bc778d2738c9f6b76c560c98c0995c6}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER2\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga701fc135a83a7a43ca6a977fa51087e1}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6bc778d2738c9f6b76c560c98c0995c6}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6bea1dbaf71e830dd357135524166f4c}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga701fc135a83a7a43ca6a977fa51087e1}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaadaa259d663aebd65a50639e1907e5c}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER3\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1adab50a513d2ffc1c7ec8c245bb4ce}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaadaa259d663aebd65a50639e1907e5c}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37395ac6729647ab5ee1fa4ca086c08a}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1adab50a513d2ffc1c7ec8c245bb4ce}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93c17eacb283557123595fb08107d9f5}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER4\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cb85edd29e2bbdbb0ec3021c8f80e72}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93c17eacb283557123595fb08107d9f5}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab051808f7a1ed9aaf43a3df90fc6a575}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cb85edd29e2bbdbb0ec3021c8f80e72}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga626a1b735d1a60ffd3490c307dce91e5}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER5\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9bb6ac1da4531f229770893e8803226}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga626a1b735d1a60ffd3490c307dce91e5}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER5\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5b4ace22acacac13ce106b2063a3977}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9bb6ac1da4531f229770893e8803226}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER5\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac5de035fe3b407ebd937d15b85bb8a6}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER6\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga820d4fc8485a8c681dd9deddccf85c64}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac5de035fe3b407ebd937d15b85bb8a6}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER6\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8ad0142288597993852e4cf350f61ed}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga820d4fc8485a8c681dd9deddccf85c64}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER6\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d9dd65850bb89ff5205240324494035}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER7\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac444748417965f0a263e4a3f99c81c22}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d9dd65850bb89ff5205240324494035}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER7\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabdf8eab3e32cc03ca71f519a9111e28f}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac444748417965f0a263e4a3f99c81c22}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER7\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga606f473204836b050515446b252877c5}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER8\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga584d2b8877c26e45231b2194baba055a}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga606f473204836b050515446b252877c5}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER8\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e83a373926804449d500b115e9090ce}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga584d2b8877c26e45231b2194baba055a}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER8\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d7f6e0def3861e207f4affc4f9755d4}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER9\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b275083074cfd7a32fc9af85b56509b}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d7f6e0def3861e207f4affc4f9755d4}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER9\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab102aa929ffe463ffe9f2db651704a61}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b275083074cfd7a32fc9af85b56509b}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER9\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea5b7316b4b5dde162c9acd4e1d1a441}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER10\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64deb2466771c956d1e912ea09166925}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea5b7316b4b5dde162c9acd4e1d1a441}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER10\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9d8691936b6cd80ff8e18c0bfe271d7}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64deb2466771c956d1e912ea09166925}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER10\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37276792859bdf50b5bc358b78d4fbbd}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER11\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaace4933cca50b04988d34d48c7b659c3}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37276792859bdf50b5bc358b78d4fbbd}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER11\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ab9fea9935608ec8ee7fb1e1ae049e7}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaace4933cca50b04988d34d48c7b659c3}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER11\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab28ccd43920facdbbb974c9e37c40961}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER12\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d4daf940040b81b93f70afed1ec62e1}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab28ccd43920facdbbb974c9e37c40961}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER12\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d67869db50c848f57633ebf00566539}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d4daf940040b81b93f70afed1ec62e1}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER12\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73603dbe0418523c2c83957265e7e65d}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER13\+\_\+\+Pos}}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa747f781753f3db0d1731ce24ad4ddd}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73603dbe0418523c2c83957265e7e65d}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER13\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga930a1d03fe3c32bd65a336ccee418826}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa747f781753f3db0d1731ce24ad4ddd}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER13\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4295bced15121047e453c21f0b32c4de}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER14\+\_\+\+Pos}}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga405d264956ba9e06788545e2ad87413e}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4295bced15121047e453c21f0b32c4de}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER14\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5d645db667cd63d1a9b91963c543a4b}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga405d264956ba9e06788545e2ad87413e}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER14\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe3550ed355b125e7e32503596d47d3b}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER15\+\_\+\+Pos}}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga677582734fb712a69ae2d6fb3a3329b6}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe3550ed355b125e7e32503596d47d3b}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER15\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b9e64d5a1779371fa4678713ab18e08}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga677582734fb712a69ae2d6fb3a3329b6}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER15\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb2a375858bd09f73db412291d9672c5}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER16\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c201ce487fab3e1b835a718ee9f11bf}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb2a375858bd09f73db412291d9672c5}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER16\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55b528743b11f4ab93ae97ee2e639b5b}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c201ce487fab3e1b835a718ee9f11bf}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER16\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a0e994273bfe6b3bdf630b68c673ce7}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER17\+\_\+\+Pos}}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46bf902143efb4e89c7e20de1ed4f108}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a0e994273bfe6b3bdf630b68c673ce7}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER17\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0da944251419887af3a87c86080fb455}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46bf902143efb4e89c7e20de1ed4f108}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER17\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf33aa36748aefb6e66d4c2094a94518}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER18\+\_\+\+Pos}}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9db116e94a090f461d8551591f829002}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf33aa36748aefb6e66d4c2094a94518}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER18\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab07aefbb7a8a18c9338b49d3b10ff068}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9db116e94a090f461d8551591f829002}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER18\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab87df3a3d69a14c70b19e1d69c00a7c6}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER19\+\_\+\+Pos}}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fddcdc43381e5daa122589d1a769c41}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER19\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab87df3a3d69a14c70b19e1d69c00a7c6}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER19\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab7c48ac5522385cdb1d7882985f909b}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER19}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fddcdc43381e5daa122589d1a769c41}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER19\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2a016281fe0bb15bc0ca4ba9b11f97f}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER20\+\_\+\+Pos}}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed39df1c85fd5856af03e80a5f42e445}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER20\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2a016281fe0bb15bc0ca4ba9b11f97f}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER20\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac71bf967ecd31eaa57ba4064877a75b}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER20}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed39df1c85fd5856af03e80a5f42e445}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER20\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34163f6b2b814470372c81f5591efc8a}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER21\+\_\+\+Pos}}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab53e7b09746e33f833ad4143bfeb4977}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER21\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34163f6b2b814470372c81f5591efc8a}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER21\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23b409de4bca55f1f16cd309e58e88e6}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER21}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab53e7b09746e33f833ad4143bfeb4977}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER21\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaedc6a73eb5e640541c1b13a822a315a}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER22\+\_\+\+Pos}}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf58cca6423fc2497df3e6a9ff5942ff3}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER22\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaedc6a73eb5e640541c1b13a822a315a}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER22\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6bd7759b8d48c722f05ea3d2e64fc02}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER22}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf58cca6423fc2497df3e6a9ff5942ff3}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER22\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18da750dfc2776f12ef6725cb0d22007}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER23\+\_\+\+Pos}}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga623b271f65c26ea7d803f89cbf007057}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER23\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18da750dfc2776f12ef6725cb0d22007}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER23\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f0d9fe21d5923032c4c8f49b15e5456}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER23}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga623b271f65c26ea7d803f89cbf007057}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER23\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad67b1832b8c6ebd37c07d774bf7b79c8}{EXTI\+\_\+\+PR\+\_\+\+PR0\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e52c51a9d888231a788288e42bb8596}{EXTI\+\_\+\+PR\+\_\+\+PR0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad67b1832b8c6ebd37c07d774bf7b79c8}{EXTI\+\_\+\+PR\+\_\+\+PR0\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6da1c8a465606de1f90a74d369fbf25a}{EXTI\+\_\+\+PR\+\_\+\+PR0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e52c51a9d888231a788288e42bb8596}{EXTI\+\_\+\+PR\+\_\+\+PR0\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7adebcc32984cb835d47179d34206eb}{EXTI\+\_\+\+PR\+\_\+\+PR1\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0ea95730ba8514076cc76945a01d850}{EXTI\+\_\+\+PR\+\_\+\+PR1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7adebcc32984cb835d47179d34206eb}{EXTI\+\_\+\+PR\+\_\+\+PR1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b9b5f97edeccf442998a65b19e77f25}{EXTI\+\_\+\+PR\+\_\+\+PR1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0ea95730ba8514076cc76945a01d850}{EXTI\+\_\+\+PR\+\_\+\+PR1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaefa65f5976eeb883b977b391e3fbb690}{EXTI\+\_\+\+PR\+\_\+\+PR2\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa105697635cbab9ccf5f96efc9feec0d}{EXTI\+\_\+\+PR\+\_\+\+PR2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaefa65f5976eeb883b977b391e3fbb690}{EXTI\+\_\+\+PR\+\_\+\+PR2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga085d2105381752a0aadc9be5a93ea665}{EXTI\+\_\+\+PR\+\_\+\+PR2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa105697635cbab9ccf5f96efc9feec0d}{EXTI\+\_\+\+PR\+\_\+\+PR2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad56d3f9d10fd4c75bf4ba756e3778ea0}{EXTI\+\_\+\+PR\+\_\+\+PR3\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbe8a3ee648b4cf47f51e435b8644cee}{EXTI\+\_\+\+PR\+\_\+\+PR3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad56d3f9d10fd4c75bf4ba756e3778ea0}{EXTI\+\_\+\+PR\+\_\+\+PR3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga064dab3e0d5689b92125713100555ce0}{EXTI\+\_\+\+PR\+\_\+\+PR3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbe8a3ee648b4cf47f51e435b8644cee}{EXTI\+\_\+\+PR\+\_\+\+PR3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58443521d982443a49db3fb2c273f5e4}{EXTI\+\_\+\+PR\+\_\+\+PR4\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9465307df267001826deb47a946dab61}{EXTI\+\_\+\+PR\+\_\+\+PR4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58443521d982443a49db3fb2c273f5e4}{EXTI\+\_\+\+PR\+\_\+\+PR4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14f73b3693b3353a006d360cb8fd2ddc}{EXTI\+\_\+\+PR\+\_\+\+PR4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9465307df267001826deb47a946dab61}{EXTI\+\_\+\+PR\+\_\+\+PR4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab011cd54f79dd8093ed093c53f9a69f5}{EXTI\+\_\+\+PR\+\_\+\+PR5\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b096f7d09eed26b05531f8b0dbe239c}{EXTI\+\_\+\+PR\+\_\+\+PR5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab011cd54f79dd8093ed093c53f9a69f5}{EXTI\+\_\+\+PR\+\_\+\+PR5\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga319e167fa6e112061997d9a8d79f02f8}{EXTI\+\_\+\+PR\+\_\+\+PR5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b096f7d09eed26b05531f8b0dbe239c}{EXTI\+\_\+\+PR\+\_\+\+PR5\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga348bfafc8c5751e74b93c27f2ddce116}{EXTI\+\_\+\+PR\+\_\+\+PR6\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae216f090307338513e0c48b792ff4380}{EXTI\+\_\+\+PR\+\_\+\+PR6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga348bfafc8c5751e74b93c27f2ddce116}{EXTI\+\_\+\+PR\+\_\+\+PR6\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6f47cd1f602692258985784ed5e8e76}{EXTI\+\_\+\+PR\+\_\+\+PR6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae216f090307338513e0c48b792ff4380}{EXTI\+\_\+\+PR\+\_\+\+PR6\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41fd7463743a65921d47e3e888e22fbf}{EXTI\+\_\+\+PR\+\_\+\+PR7\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81bf1c350de28d01e9d252a2a7907a1c}{EXTI\+\_\+\+PR\+\_\+\+PR7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41fd7463743a65921d47e3e888e22fbf}{EXTI\+\_\+\+PR\+\_\+\+PR7\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa17ea7e3fb89e98fd6a232f453fcff9e}{EXTI\+\_\+\+PR\+\_\+\+PR7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81bf1c350de28d01e9d252a2a7907a1c}{EXTI\+\_\+\+PR\+\_\+\+PR7\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06e264ce486fde316beef4d01b07377d}{EXTI\+\_\+\+PR\+\_\+\+PR8\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf15f6df00912ea82ed99154c1824543}{EXTI\+\_\+\+PR\+\_\+\+PR8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06e264ce486fde316beef4d01b07377d}{EXTI\+\_\+\+PR\+\_\+\+PR8\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa82e0dcb4961a32a9b7ebdf30493156d}{EXTI\+\_\+\+PR\+\_\+\+PR8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf15f6df00912ea82ed99154c1824543}{EXTI\+\_\+\+PR\+\_\+\+PR8\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74df770efeeac2a51b21229994b265e8}{EXTI\+\_\+\+PR\+\_\+\+PR9\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5c48dd0cba2bfc3f1cbae965d145019}{EXTI\+\_\+\+PR\+\_\+\+PR9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74df770efeeac2a51b21229994b265e8}{EXTI\+\_\+\+PR\+\_\+\+PR9\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fcc64f03d79af531febc077f45c48eb}{EXTI\+\_\+\+PR\+\_\+\+PR9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5c48dd0cba2bfc3f1cbae965d145019}{EXTI\+\_\+\+PR\+\_\+\+PR9\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f38ede7f65d599654716b9c70119997}{EXTI\+\_\+\+PR\+\_\+\+PR10\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19900075592fba3fc4a6641c5a44a4b4}{EXTI\+\_\+\+PR\+\_\+\+PR10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f38ede7f65d599654716b9c70119997}{EXTI\+\_\+\+PR\+\_\+\+PR10\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ef8e9c691b95763007ed228e98fa108}{EXTI\+\_\+\+PR\+\_\+\+PR10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19900075592fba3fc4a6641c5a44a4b4}{EXTI\+\_\+\+PR\+\_\+\+PR10\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0b7515b407f5831dc120540379ab0ee}{EXTI\+\_\+\+PR\+\_\+\+PR11\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80e7dba5b45bb3fa090607a33ea4b4b7}{EXTI\+\_\+\+PR\+\_\+\+PR11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0b7515b407f5831dc120540379ab0ee}{EXTI\+\_\+\+PR\+\_\+\+PR11\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga144f1a41abb7b87a1619c15ba5fb548b}{EXTI\+\_\+\+PR\+\_\+\+PR11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80e7dba5b45bb3fa090607a33ea4b4b7}{EXTI\+\_\+\+PR\+\_\+\+PR11\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe319cbf2bf25f1854993b7e9a88c02e}{EXTI\+\_\+\+PR\+\_\+\+PR12\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a607029be3ca6159090afbf66b84d88}{EXTI\+\_\+\+PR\+\_\+\+PR12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe319cbf2bf25f1854993b7e9a88c02e}{EXTI\+\_\+\+PR\+\_\+\+PR12\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1a68025056b8c84bb13635af5e2a07c}{EXTI\+\_\+\+PR\+\_\+\+PR12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a607029be3ca6159090afbf66b84d88}{EXTI\+\_\+\+PR\+\_\+\+PR12\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa74c6b6143b3874744573c9ab8f30f65}{EXTI\+\_\+\+PR\+\_\+\+PR13\+\_\+\+Pos}}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46b3cd3e008be5d766a085378dbde61e}{EXTI\+\_\+\+PR\+\_\+\+PR13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa74c6b6143b3874744573c9ab8f30f65}{EXTI\+\_\+\+PR\+\_\+\+PR13\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3471c79d5b19813785387504a1a5f0c4}{EXTI\+\_\+\+PR\+\_\+\+PR13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46b3cd3e008be5d766a085378dbde61e}{EXTI\+\_\+\+PR\+\_\+\+PR13\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada52a67e5e44c06a2e40c3d4c721b345}{EXTI\+\_\+\+PR\+\_\+\+PR14\+\_\+\+Pos}}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga845983f32b8eccfafede2ece6a9371a1}{EXTI\+\_\+\+PR\+\_\+\+PR14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada52a67e5e44c06a2e40c3d4c721b345}{EXTI\+\_\+\+PR\+\_\+\+PR14\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5396ec2dbbee9d7585224fa12273598}{EXTI\+\_\+\+PR\+\_\+\+PR14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga845983f32b8eccfafede2ece6a9371a1}{EXTI\+\_\+\+PR\+\_\+\+PR14\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d396fd4e0a34ebb0d44d2eb53daa753}{EXTI\+\_\+\+PR\+\_\+\+PR15\+\_\+\+Pos}}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac665a7df31dbb829ee5e8c92b35d1e94}{EXTI\+\_\+\+PR\+\_\+\+PR15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d396fd4e0a34ebb0d44d2eb53daa753}{EXTI\+\_\+\+PR\+\_\+\+PR15\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga149f9d9d6c1aab867734b59db1117c41}{EXTI\+\_\+\+PR\+\_\+\+PR15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac665a7df31dbb829ee5e8c92b35d1e94}{EXTI\+\_\+\+PR\+\_\+\+PR15\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71810ea68a9e4297e245dacdfe77855a}{EXTI\+\_\+\+PR\+\_\+\+PR16\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1577079526c7f1959e2e0c6c3dd8a4e4}{EXTI\+\_\+\+PR\+\_\+\+PR16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71810ea68a9e4297e245dacdfe77855a}{EXTI\+\_\+\+PR\+\_\+\+PR16\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa47e5b07d5a407198e09f05262f18bba}{EXTI\+\_\+\+PR\+\_\+\+PR16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1577079526c7f1959e2e0c6c3dd8a4e4}{EXTI\+\_\+\+PR\+\_\+\+PR16\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c42d3340997c553862f81db64944af9}{EXTI\+\_\+\+PR\+\_\+\+PR17\+\_\+\+Pos}}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60b0021b076cb2e50a546abdc74ff497}{EXTI\+\_\+\+PR\+\_\+\+PR17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c42d3340997c553862f81db64944af9}{EXTI\+\_\+\+PR\+\_\+\+PR17\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbc7d82eb61e2adf0a955ef0cc97690f}{EXTI\+\_\+\+PR\+\_\+\+PR17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60b0021b076cb2e50a546abdc74ff497}{EXTI\+\_\+\+PR\+\_\+\+PR17\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65cfa57b6c19a9a31eb05adfbb24399a}{EXTI\+\_\+\+PR\+\_\+\+PR18\+\_\+\+Pos}}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09184330e3d3e7839d58dec6b07c284a}{EXTI\+\_\+\+PR\+\_\+\+PR18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65cfa57b6c19a9a31eb05adfbb24399a}{EXTI\+\_\+\+PR\+\_\+\+PR18\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga541810a93fbf4cdd9b39f2717f37240d}{EXTI\+\_\+\+PR\+\_\+\+PR18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09184330e3d3e7839d58dec6b07c284a}{EXTI\+\_\+\+PR\+\_\+\+PR18\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a38e5f6a0896bb0c6c2f3e32a5d51f8}{EXTI\+\_\+\+PR\+\_\+\+PR19\+\_\+\+Pos}}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2b3167c29bb083e4c0e025846069a78}{EXTI\+\_\+\+PR\+\_\+\+PR19\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a38e5f6a0896bb0c6c2f3e32a5d51f8}{EXTI\+\_\+\+PR\+\_\+\+PR19\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41e43af631a30492e09e5fd5c50f47f5}{EXTI\+\_\+\+PR\+\_\+\+PR19}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2b3167c29bb083e4c0e025846069a78}{EXTI\+\_\+\+PR\+\_\+\+PR19\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3d5ef04e855f2eb705305eba6cf00b9}{EXTI\+\_\+\+PR\+\_\+\+PR20\+\_\+\+Pos}}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac02bf4106a2d978a81fc825c808eace4}{EXTI\+\_\+\+PR\+\_\+\+PR20\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3d5ef04e855f2eb705305eba6cf00b9}{EXTI\+\_\+\+PR\+\_\+\+PR20\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39358e6261a245eba447dfc1a1842e32}{EXTI\+\_\+\+PR\+\_\+\+PR20}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac02bf4106a2d978a81fc825c808eace4}{EXTI\+\_\+\+PR\+\_\+\+PR20\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad693094b03aec71eeca641ef0739d950}{EXTI\+\_\+\+PR\+\_\+\+PR21\+\_\+\+Pos}}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe3b7c51abb06113eb6b53ca2c963fba}{EXTI\+\_\+\+PR\+\_\+\+PR21\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad693094b03aec71eeca641ef0739d950}{EXTI\+\_\+\+PR\+\_\+\+PR21\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac14b609a68b5c4cb4a20fb24e34954df}{EXTI\+\_\+\+PR\+\_\+\+PR21}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe3b7c51abb06113eb6b53ca2c963fba}{EXTI\+\_\+\+PR\+\_\+\+PR21\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d26bbce3e69e8c80b67e81db99cc2ff}{EXTI\+\_\+\+PR\+\_\+\+PR22\+\_\+\+Pos}}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa13b7a89ed2d6deef9017757d311e52a}{EXTI\+\_\+\+PR\+\_\+\+PR22\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d26bbce3e69e8c80b67e81db99cc2ff}{EXTI\+\_\+\+PR\+\_\+\+PR22\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8199f21c468deeb2685865c26770ac07}{EXTI\+\_\+\+PR\+\_\+\+PR22}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa13b7a89ed2d6deef9017757d311e52a}{EXTI\+\_\+\+PR\+\_\+\+PR22\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9228eed7e42b5a449441d93eef467689}{EXTI\+\_\+\+PR\+\_\+\+PR23\+\_\+\+Pos}}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b2cb99d6839ee555c917dd7e34a9cb7}{EXTI\+\_\+\+PR\+\_\+\+PR23\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9228eed7e42b5a449441d93eef467689}{EXTI\+\_\+\+PR\+\_\+\+PR23\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b2845a72f30844d1b0e32e1ba843cc7}{EXTI\+\_\+\+PR\+\_\+\+PR23}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b2cb99d6839ee555c917dd7e34a9cb7}{EXTI\+\_\+\+PR\+\_\+\+PR23\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd27f57311268ed1ad0ddb1a207ce9a4}{FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabdcd07c55bf5197e31d5ad9ab61747a3}{FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+\+Msk}}~(0x7\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd27f57311268ed1ad0ddb1a207ce9a4}{FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef5e44cbb084160a6004ca9951ec7318}{FLASH\+\_\+\+ACR\+\_\+\+LATENCY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabdcd07c55bf5197e31d5ad9ab61747a3}{FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga936324709ea40109331b76849da2c8b2}{FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+0\+WS}}~0x00000000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec66af244e6afb5bbf9816d7c76e1621}{FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+1\+WS}}~0x00000001U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9b09ca8db6df455d0b8f810f8521257}{FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+2\+WS}}~0x00000002U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3437dcee177845a407919d3b2d9bd063}{FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+3\+WS}}~0x00000003U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3594f2a9e12213efe75cd7df646e1ad}{FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+4\+WS}}~0x00000004U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67e55ca49f028a701d0c81420a6e2918}{FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+5\+WS}}~0x00000005U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3019ff197b4fd698e9625c9abb67f4be}{FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+6\+WS}}~0x00000006U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa164c6e6fdfcae274a84dc87ca87b95e}{FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+7\+WS}}~0x00000007U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf1b922e6400999bfabcde78d1c6f59b}{FLASH\+\_\+\+ACR\+\_\+\+PRFTEN\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga727504c465ce30a499631159bc419179}{FLASH\+\_\+\+ACR\+\_\+\+PRFTEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf1b922e6400999bfabcde78d1c6f59b}{FLASH\+\_\+\+ACR\+\_\+\+PRFTEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga082e7e91fffee86db39676396d01a8e0}{FLASH\+\_\+\+ACR\+\_\+\+PRFTEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga727504c465ce30a499631159bc419179}{FLASH\+\_\+\+ACR\+\_\+\+PRFTEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2045375967b3774ee2a00f3f3de10ad}{FLASH\+\_\+\+ACR\+\_\+\+ICEN\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95b43999203bce2ccdea6eba1f9925b9}{FLASH\+\_\+\+ACR\+\_\+\+ICEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2045375967b3774ee2a00f3f3de10ad}{FLASH\+\_\+\+ACR\+\_\+\+ICEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51d8b1dd2c46942d377c579a38dce711}{FLASH\+\_\+\+ACR\+\_\+\+ICEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95b43999203bce2ccdea6eba1f9925b9}{FLASH\+\_\+\+ACR\+\_\+\+ICEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga168563c4043c04251fc1524f6780a18e}{FLASH\+\_\+\+ACR\+\_\+\+DCEN\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4d8386ca0c38a2a5546714a068e63d5}{FLASH\+\_\+\+ACR\+\_\+\+DCEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga168563c4043c04251fc1524f6780a18e}{FLASH\+\_\+\+ACR\+\_\+\+DCEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a9a5cc3aa05dc62264addab1008c896}{FLASH\+\_\+\+ACR\+\_\+\+DCEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4d8386ca0c38a2a5546714a068e63d5}{FLASH\+\_\+\+ACR\+\_\+\+DCEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a8676f7e028638743d0097921be11e5}{FLASH\+\_\+\+ACR\+\_\+\+ICRST\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga009d7ec202f2ec4e6322d6051731dcea}{FLASH\+\_\+\+ACR\+\_\+\+ICRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a8676f7e028638743d0097921be11e5}{FLASH\+\_\+\+ACR\+\_\+\+ICRST\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga923ff88475799eea9285f77f5383ced5}{FLASH\+\_\+\+ACR\+\_\+\+ICRST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga009d7ec202f2ec4e6322d6051731dcea}{FLASH\+\_\+\+ACR\+\_\+\+ICRST\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab97b6c3668fe60543b9d5a4f14e18f06}{FLASH\+\_\+\+ACR\+\_\+\+DCRST\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab292276bf617270acde9e91828cbaede}{FLASH\+\_\+\+ACR\+\_\+\+DCRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab97b6c3668fe60543b9d5a4f14e18f06}{FLASH\+\_\+\+ACR\+\_\+\+DCRST\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac53d7c85551a9829014d6027d67ce6c7}{FLASH\+\_\+\+ACR\+\_\+\+DCRST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab292276bf617270acde9e91828cbaede}{FLASH\+\_\+\+ACR\+\_\+\+DCRST\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2013e875c4c210b820e502feea6c9fb1}{FLASH\+\_\+\+SR\+\_\+\+EOP\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga386f68b5d2c3622b29811577932360ed}{FLASH\+\_\+\+SR\+\_\+\+EOP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2013e875c4c210b820e502feea6c9fb1}{FLASH\+\_\+\+SR\+\_\+\+EOP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1301c6b487cfefa247c54a576a0c12b}{FLASH\+\_\+\+SR\+\_\+\+EOP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga386f68b5d2c3622b29811577932360ed}{FLASH\+\_\+\+SR\+\_\+\+EOP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66326a667d2cae284b5cfcc54074c286}{FLASH\+\_\+\+SR\+\_\+\+OPERR\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9dc6b83794dbfe429f2f2e78f3806962}{FLASH\+\_\+\+SR\+\_\+\+OPERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66326a667d2cae284b5cfcc54074c286}{FLASH\+\_\+\+SR\+\_\+\+OPERR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga572ae889294e816eb130362cdb6193b2}{FLASH\+\_\+\+SR\+\_\+\+OPERR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9dc6b83794dbfe429f2f2e78f3806962}{FLASH\+\_\+\+SR\+\_\+\+OPERR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace591108151f52fd0f18273c00403b80}{FLASH\+\_\+\+SR\+\_\+\+WRPERR\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65a2ec1cfe4fece014bacf2c1332e659}{FLASH\+\_\+\+SR\+\_\+\+WRPERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace591108151f52fd0f18273c00403b80}{FLASH\+\_\+\+SR\+\_\+\+WRPERR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf6f52f59b01530928d747cf32bd4d01}{FLASH\+\_\+\+SR\+\_\+\+WRPERR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65a2ec1cfe4fece014bacf2c1332e659}{FLASH\+\_\+\+SR\+\_\+\+WRPERR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e91ef00a66f31c28b41f990b0a5b57f}{FLASH\+\_\+\+SR\+\_\+\+PGAERR\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga433ad5d791f6ffcb202165a0131d00de}{FLASH\+\_\+\+SR\+\_\+\+PGAERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e91ef00a66f31c28b41f990b0a5b57f}{FLASH\+\_\+\+SR\+\_\+\+PGAERR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac98c2458e114e7f419f3222673878ce0}{FLASH\+\_\+\+SR\+\_\+\+PGAERR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga433ad5d791f6ffcb202165a0131d00de}{FLASH\+\_\+\+SR\+\_\+\+PGAERR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac07140ebffc87a7d5c0e006e9753bc12}{FLASH\+\_\+\+SR\+\_\+\+PGPERR\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6caf6ab98ec1dd59205297dcf582c945}{FLASH\+\_\+\+SR\+\_\+\+PGPERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac07140ebffc87a7d5c0e006e9753bc12}{FLASH\+\_\+\+SR\+\_\+\+PGPERR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7fd2704724528be959f82089f67e3869}{FLASH\+\_\+\+SR\+\_\+\+PGPERR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6caf6ab98ec1dd59205297dcf582c945}{FLASH\+\_\+\+SR\+\_\+\+PGPERR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa714dc154587b83701170e6795646f36}{FLASH\+\_\+\+SR\+\_\+\+PGSERR\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf315476e1c4d69765908a72e0d1946be}{FLASH\+\_\+\+SR\+\_\+\+PGSERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa714dc154587b83701170e6795646f36}{FLASH\+\_\+\+SR\+\_\+\+PGSERR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d76ad3629a288bee0136b8b34f274f4}{FLASH\+\_\+\+SR\+\_\+\+PGSERR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf315476e1c4d69765908a72e0d1946be}{FLASH\+\_\+\+SR\+\_\+\+PGSERR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13f9df04f2a8711d3a14d2ce54c732a7}{FLASH\+\_\+\+SR\+\_\+\+RDERR\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6d0e0debbd78e7ce2553cea4f904fd8}{FLASH\+\_\+\+SR\+\_\+\+RDERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13f9df04f2a8711d3a14d2ce54c732a7}{FLASH\+\_\+\+SR\+\_\+\+RDERR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacaee278396daaec501ff5a98bb68bd01}{FLASH\+\_\+\+SR\+\_\+\+RDERR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6d0e0debbd78e7ce2553cea4f904fd8}{FLASH\+\_\+\+SR\+\_\+\+RDERR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fff488dcd0ba14694a05d8c061441e0}{FLASH\+\_\+\+SR\+\_\+\+BSY\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3564806c8fbd6e0b6ddde539c3e37045}{FLASH\+\_\+\+SR\+\_\+\+BSY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fff488dcd0ba14694a05d8c061441e0}{FLASH\+\_\+\+SR\+\_\+\+BSY\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b86181a96fd2f1cc3828e9d8d83d368}{FLASH\+\_\+\+SR\+\_\+\+BSY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3564806c8fbd6e0b6ddde539c3e37045}{FLASH\+\_\+\+SR\+\_\+\+BSY\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a5addaa1ee5049b0c99023d91dd4a70}{FLASH\+\_\+\+CR\+\_\+\+PG\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8bc468bdb6b58e9db0f91752dea96b1a}{FLASH\+\_\+\+CR\+\_\+\+PG\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a5addaa1ee5049b0c99023d91dd4a70}{FLASH\+\_\+\+CR\+\_\+\+PG\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47754b39bd7a7c79c251d6376f97f661}{FLASH\+\_\+\+CR\+\_\+\+PG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8bc468bdb6b58e9db0f91752dea96b1a}{FLASH\+\_\+\+CR\+\_\+\+PG\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b8aa46dd6b3ec7eac3981210966235e}{FLASH\+\_\+\+CR\+\_\+\+SER\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6479f79813e55ff738208840dd3abfeb}{FLASH\+\_\+\+CR\+\_\+\+SER\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b8aa46dd6b3ec7eac3981210966235e}{FLASH\+\_\+\+CR\+\_\+\+SER\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0e561d67b381c4bd8714cd6a9c15f56}{FLASH\+\_\+\+CR\+\_\+\+SER}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6479f79813e55ff738208840dd3abfeb}{FLASH\+\_\+\+CR\+\_\+\+SER\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0627fa13f9e31a0250d6917e4d2ecbc1}{FLASH\+\_\+\+CR\+\_\+\+MER\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f1b8b67a6173c11f950347f09e63888}{FLASH\+\_\+\+CR\+\_\+\+MER\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0627fa13f9e31a0250d6917e4d2ecbc1}{FLASH\+\_\+\+CR\+\_\+\+MER\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a287aa5a625125301306a02fb69c53a}{FLASH\+\_\+\+CR\+\_\+\+MER}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f1b8b67a6173c11f950347f09e63888}{FLASH\+\_\+\+CR\+\_\+\+MER\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab657376caa866d7aebcb539c12d943bb}{FLASH\+\_\+\+CR\+\_\+\+SNB\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67d162f1700e851ee1f94a541f761c7d}{FLASH\+\_\+\+CR\+\_\+\+SNB\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab657376caa866d7aebcb539c12d943bb}{FLASH\+\_\+\+CR\+\_\+\+SNB\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4375b021000bd1acdecab7f72240f57d}{FLASH\+\_\+\+CR\+\_\+\+SNB}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67d162f1700e851ee1f94a541f761c7d}{FLASH\+\_\+\+CR\+\_\+\+SNB\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9937f2386c7127f9855f68e2ec121448}{FLASH\+\_\+\+CR\+\_\+\+SNB\+\_\+0}}~(0x01\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab657376caa866d7aebcb539c12d943bb}{FLASH\+\_\+\+CR\+\_\+\+SNB\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa70c4abfe231ffeab3f34a97c171427b}{FLASH\+\_\+\+CR\+\_\+\+SNB\+\_\+1}}~(0x02\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab657376caa866d7aebcb539c12d943bb}{FLASH\+\_\+\+CR\+\_\+\+SNB\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23c44361d3aaf062fc6b288b1d44b988}{FLASH\+\_\+\+CR\+\_\+\+SNB\+\_\+2}}~(0x04\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab657376caa866d7aebcb539c12d943bb}{FLASH\+\_\+\+CR\+\_\+\+SNB\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga417708b5b7aabfe219fb671f2955af31}{FLASH\+\_\+\+CR\+\_\+\+SNB\+\_\+3}}~(0x08\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab657376caa866d7aebcb539c12d943bb}{FLASH\+\_\+\+CR\+\_\+\+SNB\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga734972442e2704a86bfb69c5707b33a1}{FLASH\+\_\+\+CR\+\_\+\+SNB\+\_\+4}}~(0x10\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab657376caa866d7aebcb539c12d943bb}{FLASH\+\_\+\+CR\+\_\+\+SNB\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0242af989594850be999d37750caa5c5}{FLASH\+\_\+\+CR\+\_\+\+PSIZE\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f6b8486e155b78a7617fe046bade831}{FLASH\+\_\+\+CR\+\_\+\+PSIZE\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0242af989594850be999d37750caa5c5}{FLASH\+\_\+\+CR\+\_\+\+PSIZE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga948ebea4921be9f981292b6e6733b00f}{FLASH\+\_\+\+CR\+\_\+\+PSIZE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f6b8486e155b78a7617fe046bade831}{FLASH\+\_\+\+CR\+\_\+\+PSIZE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaadbc673f47f1ed33ca4144e9eee91ad6}{FLASH\+\_\+\+CR\+\_\+\+PSIZE\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0242af989594850be999d37750caa5c5}{FLASH\+\_\+\+CR\+\_\+\+PSIZE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga196dca8b265486bf05782e6bbe81d854}{FLASH\+\_\+\+CR\+\_\+\+PSIZE\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0242af989594850be999d37750caa5c5}{FLASH\+\_\+\+CR\+\_\+\+PSIZE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7925df36a4d15838d8cb457f671e7532}{FLASH\+\_\+\+CR\+\_\+\+STRT\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ce773f84ec7782c408a8d9cef09f496}{FLASH\+\_\+\+CR\+\_\+\+STRT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7925df36a4d15838d8cb457f671e7532}{FLASH\+\_\+\+CR\+\_\+\+STRT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe4dd28134f93f52b1d4ec5b36a99864}{FLASH\+\_\+\+CR\+\_\+\+STRT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ce773f84ec7782c408a8d9cef09f496}{FLASH\+\_\+\+CR\+\_\+\+STRT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e162a7fa45cb85ba0df0942a2519478}{FLASH\+\_\+\+CR\+\_\+\+EOPIE\+\_\+\+Pos}}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0866e1ddcbf0e7a895ca9a4794db4bd}{FLASH\+\_\+\+CR\+\_\+\+EOPIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e162a7fa45cb85ba0df0942a2519478}{FLASH\+\_\+\+CR\+\_\+\+EOPIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9e69856f654ec430a42791a34799db0}{FLASH\+\_\+\+CR\+\_\+\+EOPIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0866e1ddcbf0e7a895ca9a4794db4bd}{FLASH\+\_\+\+CR\+\_\+\+EOPIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab075c4eeff509cfe0f34040c29edfb05}{FLASH\+\_\+\+CR\+\_\+\+ERRIE\+\_\+\+Pos}}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9f1e535996ab89de1ca07a32a11e526}{FLASH\+\_\+\+CR\+\_\+\+ERRIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab075c4eeff509cfe0f34040c29edfb05}{FLASH\+\_\+\+CR\+\_\+\+ERRIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga930897cecdaa9dbef8c640b84acbd8c2}{FLASH\+\_\+\+CR\+\_\+\+ERRIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9f1e535996ab89de1ca07a32a11e526}{FLASH\+\_\+\+CR\+\_\+\+ERRIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa74509adc6db3db66803966b25423cae}{FLASH\+\_\+\+CR\+\_\+\+LOCK\+\_\+\+Pos}}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7954a2bc4dd25495e8c164454817a966}{FLASH\+\_\+\+CR\+\_\+\+LOCK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa74509adc6db3db66803966b25423cae}{FLASH\+\_\+\+CR\+\_\+\+LOCK\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab25f1fa4127fa015361b61a6f3180784}{FLASH\+\_\+\+CR\+\_\+\+LOCK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7954a2bc4dd25495e8c164454817a966}{FLASH\+\_\+\+CR\+\_\+\+LOCK\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf12a3ac81fbc65a12d83ed398b6ef28}{FLASH\+\_\+\+OPTCR\+\_\+\+OPTLOCK\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4fb506626a51c8b29c864573f6c2835}{FLASH\+\_\+\+OPTCR\+\_\+\+OPTLOCK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf12a3ac81fbc65a12d83ed398b6ef28}{FLASH\+\_\+\+OPTCR\+\_\+\+OPTLOCK\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c1da080e341fca41ce7f7d661cc4904}{FLASH\+\_\+\+OPTCR\+\_\+\+OPTLOCK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4fb506626a51c8b29c864573f6c2835}{FLASH\+\_\+\+OPTCR\+\_\+\+OPTLOCK\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83a4a90f9f76098cdca63d9931bc79d7}{FLASH\+\_\+\+OPTCR\+\_\+\+OPTSTRT\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf93699ed3b5dc9bb83833f2bf1610b11}{FLASH\+\_\+\+OPTCR\+\_\+\+OPTSTRT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83a4a90f9f76098cdca63d9931bc79d7}{FLASH\+\_\+\+OPTCR\+\_\+\+OPTSTRT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0858d561d4790c86b64a60204a09a3b5}{FLASH\+\_\+\+OPTCR\+\_\+\+OPTSTRT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf93699ed3b5dc9bb83833f2bf1610b11}{FLASH\+\_\+\+OPTCR\+\_\+\+OPTSTRT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf842eaac29efd86925c9431a8eb99b27}{FLASH\+\_\+\+OPTCR\+\_\+\+BOR\+\_\+\+LEV\+\_\+0}}~0x00000004U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2971824f63351f09ad3db521d6a5b212}{FLASH\+\_\+\+OPTCR\+\_\+\+BOR\+\_\+\+LEV\+\_\+1}}~0x00000008U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga664b8edfc20be3140e72411130fd9c2c}{FLASH\+\_\+\+OPTCR\+\_\+\+BOR\+\_\+\+LEV\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bbb4145b4e60c9aba5a41b52ca7de42}{FLASH\+\_\+\+OPTCR\+\_\+\+BOR\+\_\+\+LEV\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga664b8edfc20be3140e72411130fd9c2c}{FLASH\+\_\+\+OPTCR\+\_\+\+BOR\+\_\+\+LEV\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62cadc42caa03753ab8733da2b957ead}{FLASH\+\_\+\+OPTCR\+\_\+\+BOR\+\_\+\+LEV}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bbb4145b4e60c9aba5a41b52ca7de42}{FLASH\+\_\+\+OPTCR\+\_\+\+BOR\+\_\+\+LEV\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga135a90817c765ba7f80a463cd48b8dd2}{FLASH\+\_\+\+OPTCR\+\_\+\+WDG\+\_\+\+SW\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a820fdb171a46fddcc020aa769a7b87}{FLASH\+\_\+\+OPTCR\+\_\+\+WDG\+\_\+\+SW\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga135a90817c765ba7f80a463cd48b8dd2}{FLASH\+\_\+\+OPTCR\+\_\+\+WDG\+\_\+\+SW\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf38cbe85e3a2c30dbe6ccb3b3e636504}{FLASH\+\_\+\+OPTCR\+\_\+\+WDG\+\_\+\+SW}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a820fdb171a46fddcc020aa769a7b87}{FLASH\+\_\+\+OPTCR\+\_\+\+WDG\+\_\+\+SW\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0df94d9b6c39215d53adeb12124ffe2a}{FLASH\+\_\+\+OPTCR\+\_\+n\+RST\+\_\+\+STOP\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga203b0fae4100b7cb942d38ab22459793}{FLASH\+\_\+\+OPTCR\+\_\+n\+RST\+\_\+\+STOP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0df94d9b6c39215d53adeb12124ffe2a}{FLASH\+\_\+\+OPTCR\+\_\+n\+RST\+\_\+\+STOP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12b1ec98e521815433b3eec1e4136fd2}{FLASH\+\_\+\+OPTCR\+\_\+n\+RST\+\_\+\+STOP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga203b0fae4100b7cb942d38ab22459793}{FLASH\+\_\+\+OPTCR\+\_\+n\+RST\+\_\+\+STOP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1240d379a33450a4a5fd676f13cd4db2}{FLASH\+\_\+\+OPTCR\+\_\+n\+RST\+\_\+\+STDBY\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02c3e4e48e88b93407109e671e8aaf0e}{FLASH\+\_\+\+OPTCR\+\_\+n\+RST\+\_\+\+STDBY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1240d379a33450a4a5fd676f13cd4db2}{FLASH\+\_\+\+OPTCR\+\_\+n\+RST\+\_\+\+STDBY\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82102d640fe1d3e6e9f9c6a3e0adb56f}{FLASH\+\_\+\+OPTCR\+\_\+n\+RST\+\_\+\+STDBY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02c3e4e48e88b93407109e671e8aaf0e}{FLASH\+\_\+\+OPTCR\+\_\+n\+RST\+\_\+\+STDBY\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e06896e31b4fbbbffaa2865c16a607e}{FLASH\+\_\+\+OPTCR\+\_\+\+RDP\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bc4c590daea652ce57f3a44a6a67d84}{FLASH\+\_\+\+OPTCR\+\_\+\+RDP\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e06896e31b4fbbbffaa2865c16a607e}{FLASH\+\_\+\+OPTCR\+\_\+\+RDP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa180c5732c34b271618aa58695c8ff5a}{FLASH\+\_\+\+OPTCR\+\_\+\+RDP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bc4c590daea652ce57f3a44a6a67d84}{FLASH\+\_\+\+OPTCR\+\_\+\+RDP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd79ca0fb8dd121074f40b83b2313d12}{FLASH\+\_\+\+OPTCR\+\_\+\+RDP\+\_\+0}}~(0x01\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e06896e31b4fbbbffaa2865c16a607e}{FLASH\+\_\+\+OPTCR\+\_\+\+RDP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga935fe4b6ea955b3dc26110f19e894e60}{FLASH\+\_\+\+OPTCR\+\_\+\+RDP\+\_\+1}}~(0x02\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e06896e31b4fbbbffaa2865c16a607e}{FLASH\+\_\+\+OPTCR\+\_\+\+RDP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02ba844244e374fe8105a7cad59ad523}{FLASH\+\_\+\+OPTCR\+\_\+\+RDP\+\_\+2}}~(0x04\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e06896e31b4fbbbffaa2865c16a607e}{FLASH\+\_\+\+OPTCR\+\_\+\+RDP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga844d4d62b7de476c90dd5f971f5e9041}{FLASH\+\_\+\+OPTCR\+\_\+\+RDP\+\_\+3}}~(0x08\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e06896e31b4fbbbffaa2865c16a607e}{FLASH\+\_\+\+OPTCR\+\_\+\+RDP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73bffe5ebb8d12020ebf3f2875f4a709}{FLASH\+\_\+\+OPTCR\+\_\+\+RDP\+\_\+4}}~(0x10\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e06896e31b4fbbbffaa2865c16a607e}{FLASH\+\_\+\+OPTCR\+\_\+\+RDP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67fef54b7b6c44afcc50e4f20ba461fd}{FLASH\+\_\+\+OPTCR\+\_\+\+RDP\+\_\+5}}~(0x20\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e06896e31b4fbbbffaa2865c16a607e}{FLASH\+\_\+\+OPTCR\+\_\+\+RDP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18946cdea0f463f1e5386f42986f7e67}{FLASH\+\_\+\+OPTCR\+\_\+\+RDP\+\_\+6}}~(0x40\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e06896e31b4fbbbffaa2865c16a607e}{FLASH\+\_\+\+OPTCR\+\_\+\+RDP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad00a8584a84d18d76e147e4873740b4d}{FLASH\+\_\+\+OPTCR\+\_\+\+RDP\+\_\+7}}~(0x80\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e06896e31b4fbbbffaa2865c16a607e}{FLASH\+\_\+\+OPTCR\+\_\+\+RDP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb898dd74f16687db438fac87e762e40}{FLASH\+\_\+\+OPTCR\+\_\+n\+WRP\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae33aa677769879cad328db0ee92829df}{FLASH\+\_\+\+OPTCR\+\_\+n\+WRP\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb898dd74f16687db438fac87e762e40}{FLASH\+\_\+\+OPTCR\+\_\+n\+WRP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c2bbd885cff2e6c16662a014f3125e1}{FLASH\+\_\+\+OPTCR\+\_\+n\+WRP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae33aa677769879cad328db0ee92829df}{FLASH\+\_\+\+OPTCR\+\_\+n\+WRP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga823e5c42b89e152a8394c3fa6c8811ca}{FLASH\+\_\+\+OPTCR\+\_\+n\+WRP\+\_\+0}}~0x00010000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d0ef7c876b297706a26dda017441f9c}{FLASH\+\_\+\+OPTCR\+\_\+n\+WRP\+\_\+1}}~0x00020000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96c5b96918f1871febfb31a026028522}{FLASH\+\_\+\+OPTCR\+\_\+n\+WRP\+\_\+2}}~0x00040000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb0fa51cc0e95dcc79b74f451898f634}{FLASH\+\_\+\+OPTCR\+\_\+n\+WRP\+\_\+3}}~0x00080000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad936542dd4c587babd790e92783d90fb}{FLASH\+\_\+\+OPTCR\+\_\+n\+WRP\+\_\+4}}~0x00100000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae20268ac71dad90ee983642bb328e8ca}{FLASH\+\_\+\+OPTCR\+\_\+n\+WRP\+\_\+5}}~0x00200000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga947616eac2be3f26ae1a3d748e70cac8}{FLASH\+\_\+\+OPTCR\+\_\+n\+WRP\+\_\+6}}~0x00400000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4d248e42a97e1c852cbea42b25598e1}{FLASH\+\_\+\+OPTCR\+\_\+n\+WRP\+\_\+7}}~0x00800000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb38a3c5a67d67160a33d1762ed0f51f}{FLASH\+\_\+\+OPTCR\+\_\+n\+WRP\+\_\+8}}~0x01000000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e186dbacd1587760b167b9ae4166c5c}{FLASH\+\_\+\+OPTCR\+\_\+n\+WRP\+\_\+9}}~0x02000000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38f22bae03f31d60f0c6aded7cd29ead}{FLASH\+\_\+\+OPTCR\+\_\+n\+WRP\+\_\+10}}~0x04000000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac11ce7f6df6922142fc54fb8d376e239}{FLASH\+\_\+\+OPTCR\+\_\+n\+WRP\+\_\+11}}~0x08000000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5258f37e33f2705635abfcfa1e7caf8b}{FLASH\+\_\+\+OPTCR1\+\_\+n\+WRP\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga584b3c849783bc64b9fde5f4f15090b6}{FLASH\+\_\+\+OPTCR1\+\_\+n\+WRP\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5258f37e33f2705635abfcfa1e7caf8b}{FLASH\+\_\+\+OPTCR1\+\_\+n\+WRP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga166b108d44b55fef7da25bb1a9696d4a}{FLASH\+\_\+\+OPTCR1\+\_\+n\+WRP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga584b3c849783bc64b9fde5f4f15090b6}{FLASH\+\_\+\+OPTCR1\+\_\+n\+WRP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8704f7d9b4f2ed666a36fd524200393}{FLASH\+\_\+\+OPTCR1\+\_\+n\+WRP\+\_\+0}}~(0x001\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5258f37e33f2705635abfcfa1e7caf8b}{FLASH\+\_\+\+OPTCR1\+\_\+n\+WRP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5dbe2ea161a6b8f8f9410097b56e7f37}{FLASH\+\_\+\+OPTCR1\+\_\+n\+WRP\+\_\+1}}~(0x002\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5258f37e33f2705635abfcfa1e7caf8b}{FLASH\+\_\+\+OPTCR1\+\_\+n\+WRP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95055e7aee08960157182164896ab53e}{FLASH\+\_\+\+OPTCR1\+\_\+n\+WRP\+\_\+2}}~(0x004\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5258f37e33f2705635abfcfa1e7caf8b}{FLASH\+\_\+\+OPTCR1\+\_\+n\+WRP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga215ec5e70d6f8e9bcfc23e808720b7b5}{FLASH\+\_\+\+OPTCR1\+\_\+n\+WRP\+\_\+3}}~(0x008\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5258f37e33f2705635abfcfa1e7caf8b}{FLASH\+\_\+\+OPTCR1\+\_\+n\+WRP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga552186f19bc88ebbceb4b20fd17fa15c}{FLASH\+\_\+\+OPTCR1\+\_\+n\+WRP\+\_\+4}}~(0x010\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5258f37e33f2705635abfcfa1e7caf8b}{FLASH\+\_\+\+OPTCR1\+\_\+n\+WRP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4370733a7b56759492f1af72272d086}{FLASH\+\_\+\+OPTCR1\+\_\+n\+WRP\+\_\+5}}~(0x020\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5258f37e33f2705635abfcfa1e7caf8b}{FLASH\+\_\+\+OPTCR1\+\_\+n\+WRP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeecb61b8efdc36c40fce01e4cd1d5907}{FLASH\+\_\+\+OPTCR1\+\_\+n\+WRP\+\_\+6}}~(0x040\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5258f37e33f2705635abfcfa1e7caf8b}{FLASH\+\_\+\+OPTCR1\+\_\+n\+WRP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e3446bcd7be06c230bc6cbceadae5cf}{FLASH\+\_\+\+OPTCR1\+\_\+n\+WRP\+\_\+7}}~(0x080\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5258f37e33f2705635abfcfa1e7caf8b}{FLASH\+\_\+\+OPTCR1\+\_\+n\+WRP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97aac6b31d856505401e3bef486df10f}{FLASH\+\_\+\+OPTCR1\+\_\+n\+WRP\+\_\+8}}~(0x100\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5258f37e33f2705635abfcfa1e7caf8b}{FLASH\+\_\+\+OPTCR1\+\_\+n\+WRP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ab067bd8ab9645c93e6acf3b839dd8d}{FLASH\+\_\+\+OPTCR1\+\_\+n\+WRP\+\_\+9}}~(0x200\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5258f37e33f2705635abfcfa1e7caf8b}{FLASH\+\_\+\+OPTCR1\+\_\+n\+WRP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf08f9db2b0ca30861faac54b6df672e}{FLASH\+\_\+\+OPTCR1\+\_\+n\+WRP\+\_\+10}}~(0x400\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5258f37e33f2705635abfcfa1e7caf8b}{FLASH\+\_\+\+OPTCR1\+\_\+n\+WRP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga244656eb3ca465d38aba14e92f8c5870}{FLASH\+\_\+\+OPTCR1\+\_\+n\+WRP\+\_\+11}}~(0x800\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5258f37e33f2705635abfcfa1e7caf8b}{FLASH\+\_\+\+OPTCR1\+\_\+n\+WRP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4af97243ceb7ddfa34b7c3882c41b306}{FLASH\+\_\+\+SR\+\_\+\+SOP\+\_\+\+Pos}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66326a667d2cae284b5cfcc54074c286}{FLASH\+\_\+\+SR\+\_\+\+OPERR\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd0272b01aaf5f6f7d69cd5906f3d755}{FLASH\+\_\+\+SR\+\_\+\+SOP\+\_\+\+Msk}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9dc6b83794dbfe429f2f2e78f3806962}{FLASH\+\_\+\+SR\+\_\+\+OPERR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab779aa8b88258e15c183041744a846ff}{FLASH\+\_\+\+SR\+\_\+\+SOP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga572ae889294e816eb130362cdb6193b2}{FLASH\+\_\+\+SR\+\_\+\+OPERR}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa35bb342e6db09c1515b40635275212b}{FLASH\+\_\+\+ACR\+\_\+\+BYTE0\+\_\+\+ADDRESS\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e53f8ca7c06552c5383884a01908a58}{FLASH\+\_\+\+ACR\+\_\+\+BYTE0\+\_\+\+ADDRESS\+\_\+\+Msk}}~(0x10008\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa35bb342e6db09c1515b40635275212b}{FLASH\+\_\+\+ACR\+\_\+\+BYTE0\+\_\+\+ADDRESS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga277876cbec14426a7a70ed6b3ead6d49}{FLASH\+\_\+\+ACR\+\_\+\+BYTE0\+\_\+\+ADDRESS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e53f8ca7c06552c5383884a01908a58}{FLASH\+\_\+\+ACR\+\_\+\+BYTE0\+\_\+\+ADDRESS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c66a942588ae72bc8f5d54bea5e3bf2}{FLASH\+\_\+\+ACR\+\_\+\+BYTE2\+\_\+\+ADDRESS\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bb60f05f974d5fa62cea9de4dc907d1}{FLASH\+\_\+\+ACR\+\_\+\+BYTE2\+\_\+\+ADDRESS\+\_\+\+Msk}}~(0x40023\+C03\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c66a942588ae72bc8f5d54bea5e3bf2}{FLASH\+\_\+\+ACR\+\_\+\+BYTE2\+\_\+\+ADDRESS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7c5712edb158a725d8647c6af19544e}{FLASH\+\_\+\+ACR\+\_\+\+BYTE2\+\_\+\+ADDRESS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bb60f05f974d5fa62cea9de4dc907d1}{FLASH\+\_\+\+ACR\+\_\+\+BYTE2\+\_\+\+ADDRESS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2244aa753f0340359098d15944602258}{GPIO\+\_\+\+MODER\+\_\+\+MODER0\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44c7a73f891cc60cb11c8dc122fde9bd}{GPIO\+\_\+\+MODER\+\_\+\+MODER0\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2244aa753f0340359098d15944602258}{GPIO\+\_\+\+MODER\+\_\+\+MODER0\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b64d47643f8d3c08c2be0722ff23b93}{GPIO\+\_\+\+MODER\+\_\+\+MODER0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44c7a73f891cc60cb11c8dc122fde9bd}{GPIO\+\_\+\+MODER\+\_\+\+MODER0\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9547fc54057db093f9ee4b846fcc4723}{GPIO\+\_\+\+MODER\+\_\+\+MODER0\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2244aa753f0340359098d15944602258}{GPIO\+\_\+\+MODER\+\_\+\+MODER0\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e77a3bc750fe2ea8e06da301c65d6ef}{GPIO\+\_\+\+MODER\+\_\+\+MODER0\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2244aa753f0340359098d15944602258}{GPIO\+\_\+\+MODER\+\_\+\+MODER0\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1030dee3583ca3e42adbdfe515ff542}{GPIO\+\_\+\+MODER\+\_\+\+MODER1\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b96dc64bbedb58b5a6fdcc3c97eab1d}{GPIO\+\_\+\+MODER\+\_\+\+MODER1\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1030dee3583ca3e42adbdfe515ff542}{GPIO\+\_\+\+MODER\+\_\+\+MODER1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e0597b084c911728ee92b5fc4a2ae5a}{GPIO\+\_\+\+MODER\+\_\+\+MODER1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b96dc64bbedb58b5a6fdcc3c97eab1d}{GPIO\+\_\+\+MODER\+\_\+\+MODER1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d85123ad7c77e052b542f2df47a1371}{GPIO\+\_\+\+MODER\+\_\+\+MODER1\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1030dee3583ca3e42adbdfe515ff542}{GPIO\+\_\+\+MODER\+\_\+\+MODER1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9f16759689b9ac61d9c68842ac49746}{GPIO\+\_\+\+MODER\+\_\+\+MODER1\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1030dee3583ca3e42adbdfe515ff542}{GPIO\+\_\+\+MODER\+\_\+\+MODER1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga945f52c8af561a1c9a3358b0e8605ffc}{GPIO\+\_\+\+MODER\+\_\+\+MODER2\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6c01a65d00f6b648984e34f71ce0b83}{GPIO\+\_\+\+MODER\+\_\+\+MODER2\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga945f52c8af561a1c9a3358b0e8605ffc}{GPIO\+\_\+\+MODER\+\_\+\+MODER2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06865341707bb4dd9671ce464d99ab2c}{GPIO\+\_\+\+MODER\+\_\+\+MODER2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6c01a65d00f6b648984e34f71ce0b83}{GPIO\+\_\+\+MODER\+\_\+\+MODER2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06e9f9713b7a822784cd2c0fa79dcff0}{GPIO\+\_\+\+MODER\+\_\+\+MODER2\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga945f52c8af561a1c9a3358b0e8605ffc}{GPIO\+\_\+\+MODER\+\_\+\+MODER2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97f7959265384b2621288c8340990665}{GPIO\+\_\+\+MODER\+\_\+\+MODER2\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga945f52c8af561a1c9a3358b0e8605ffc}{GPIO\+\_\+\+MODER\+\_\+\+MODER2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0df2c02569d6b84757d70cd5ab99d262}{GPIO\+\_\+\+MODER\+\_\+\+MODER3\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga053851b8f1df3d358a7b07fe8f720a25}{GPIO\+\_\+\+MODER\+\_\+\+MODER3\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0df2c02569d6b84757d70cd5ab99d262}{GPIO\+\_\+\+MODER\+\_\+\+MODER3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae06c9d07a091fb64ab53d0c899a9dda5}{GPIO\+\_\+\+MODER\+\_\+\+MODER3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga053851b8f1df3d358a7b07fe8f720a25}{GPIO\+\_\+\+MODER\+\_\+\+MODER3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4aeeac804c07e25aeff31bebf3a639f6}{GPIO\+\_\+\+MODER\+\_\+\+MODER3\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0df2c02569d6b84757d70cd5ab99d262}{GPIO\+\_\+\+MODER\+\_\+\+MODER3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc09e4958f306ddcb6107942504b45e0}{GPIO\+\_\+\+MODER\+\_\+\+MODER3\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0df2c02569d6b84757d70cd5ab99d262}{GPIO\+\_\+\+MODER\+\_\+\+MODER3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7866ff150289c04d52c808607dabbf9e}{GPIO\+\_\+\+MODER\+\_\+\+MODER4\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0678135cc7fb1e00fe0de880d822fde5}{GPIO\+\_\+\+MODER\+\_\+\+MODER4\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7866ff150289c04d52c808607dabbf9e}{GPIO\+\_\+\+MODER\+\_\+\+MODER4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52cf9361d90c863c107cdeb859bd8b41}{GPIO\+\_\+\+MODER\+\_\+\+MODER4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0678135cc7fb1e00fe0de880d822fde5}{GPIO\+\_\+\+MODER\+\_\+\+MODER4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67276f1aa615d1af388fef7232483795}{GPIO\+\_\+\+MODER\+\_\+\+MODER4\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7866ff150289c04d52c808607dabbf9e}{GPIO\+\_\+\+MODER\+\_\+\+MODER4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5203150980865199911d58af22f49567}{GPIO\+\_\+\+MODER\+\_\+\+MODER4\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7866ff150289c04d52c808607dabbf9e}{GPIO\+\_\+\+MODER\+\_\+\+MODER4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84f88cbf25e1defb5f9b99c95797f7ab}{GPIO\+\_\+\+MODER\+\_\+\+MODER5\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f1827fce38f560f895e4486f1aacaac}{GPIO\+\_\+\+MODER\+\_\+\+MODER5\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84f88cbf25e1defb5f9b99c95797f7ab}{GPIO\+\_\+\+MODER\+\_\+\+MODER5\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae94ab55c126ff24572bbff0da5a3f360}{GPIO\+\_\+\+MODER\+\_\+\+MODER5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f1827fce38f560f895e4486f1aacaac}{GPIO\+\_\+\+MODER\+\_\+\+MODER5\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62665be9bddb711eedf99c85e37bb5ad}{GPIO\+\_\+\+MODER\+\_\+\+MODER5\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84f88cbf25e1defb5f9b99c95797f7ab}{GPIO\+\_\+\+MODER\+\_\+\+MODER5\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5096355e22b25bd4e6324399d5764630}{GPIO\+\_\+\+MODER\+\_\+\+MODER5\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84f88cbf25e1defb5f9b99c95797f7ab}{GPIO\+\_\+\+MODER\+\_\+\+MODER5\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81c3fdecd37cce14983b42d28fc46d27}{GPIO\+\_\+\+MODER\+\_\+\+MODER6\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83a6d2a5dbd3f6f8447e0082c0e8d6ab}{GPIO\+\_\+\+MODER\+\_\+\+MODER6\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81c3fdecd37cce14983b42d28fc46d27}{GPIO\+\_\+\+MODER\+\_\+\+MODER6\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97a85a1bb88cf8f730e0de38cb664282}{GPIO\+\_\+\+MODER\+\_\+\+MODER6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83a6d2a5dbd3f6f8447e0082c0e8d6ab}{GPIO\+\_\+\+MODER\+\_\+\+MODER6\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf45f41af21a000ab66da5b99b998deb3}{GPIO\+\_\+\+MODER\+\_\+\+MODER6\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81c3fdecd37cce14983b42d28fc46d27}{GPIO\+\_\+\+MODER\+\_\+\+MODER6\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41dfd1f39fe849fe3707ebf2ac0d8371}{GPIO\+\_\+\+MODER\+\_\+\+MODER6\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81c3fdecd37cce14983b42d28fc46d27}{GPIO\+\_\+\+MODER\+\_\+\+MODER6\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf586709481b1450208dae7d9e53b9057}{GPIO\+\_\+\+MODER\+\_\+\+MODER7\+\_\+\+Pos}}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae685da5b1c5c085e69be64ecf0b65ec5}{GPIO\+\_\+\+MODER\+\_\+\+MODER7\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf586709481b1450208dae7d9e53b9057}{GPIO\+\_\+\+MODER\+\_\+\+MODER7\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22dc08ecc39bceba020d8e5949b658e0}{GPIO\+\_\+\+MODER\+\_\+\+MODER7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae685da5b1c5c085e69be64ecf0b65ec5}{GPIO\+\_\+\+MODER\+\_\+\+MODER7\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga585ab6cb29e3763ab8c1e997c55f2b43}{GPIO\+\_\+\+MODER\+\_\+\+MODER7\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf586709481b1450208dae7d9e53b9057}{GPIO\+\_\+\+MODER\+\_\+\+MODER7\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b5cca014fc55f64cdbbb42ea0515e05}{GPIO\+\_\+\+MODER\+\_\+\+MODER7\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf586709481b1450208dae7d9e53b9057}{GPIO\+\_\+\+MODER\+\_\+\+MODER7\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80e5f1f7c986ee7f31178901cab442ab}{GPIO\+\_\+\+MODER\+\_\+\+MODER8\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaddfeb2d4f139bd00fdcd2ce538f2087}{GPIO\+\_\+\+MODER\+\_\+\+MODER8\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80e5f1f7c986ee7f31178901cab442ab}{GPIO\+\_\+\+MODER\+\_\+\+MODER8\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac41f2174ef4444c685ea92da1258c678}{GPIO\+\_\+\+MODER\+\_\+\+MODER8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaddfeb2d4f139bd00fdcd2ce538f2087}{GPIO\+\_\+\+MODER\+\_\+\+MODER8\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2cdb8e55aa223af568ae12d316a22f8d}{GPIO\+\_\+\+MODER\+\_\+\+MODER8\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80e5f1f7c986ee7f31178901cab442ab}{GPIO\+\_\+\+MODER\+\_\+\+MODER8\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0729411ccd74a91cdd0f23adada25782}{GPIO\+\_\+\+MODER\+\_\+\+MODER8\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80e5f1f7c986ee7f31178901cab442ab}{GPIO\+\_\+\+MODER\+\_\+\+MODER8\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf310164aef074cbdda2af5b0af223139}{GPIO\+\_\+\+MODER\+\_\+\+MODER9\+\_\+\+Pos}}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdcb7c58d623c51ababeb5917430132b}{GPIO\+\_\+\+MODER\+\_\+\+MODER9\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf310164aef074cbdda2af5b0af223139}{GPIO\+\_\+\+MODER\+\_\+\+MODER9\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d4ed9018bf72565bab1d08c476fed20}{GPIO\+\_\+\+MODER\+\_\+\+MODER9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdcb7c58d623c51ababeb5917430132b}{GPIO\+\_\+\+MODER\+\_\+\+MODER9\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea7c7ec787b1ee1ae7e0b4da216eb418}{GPIO\+\_\+\+MODER\+\_\+\+MODER9\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf310164aef074cbdda2af5b0af223139}{GPIO\+\_\+\+MODER\+\_\+\+MODER9\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5cd33689071b7af70ece64a371645df}{GPIO\+\_\+\+MODER\+\_\+\+MODER9\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf310164aef074cbdda2af5b0af223139}{GPIO\+\_\+\+MODER\+\_\+\+MODER9\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf36ddfa8971a143e722ca9897d6a554}{GPIO\+\_\+\+MODER\+\_\+\+MODER10\+\_\+\+Pos}}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9af602f158627d6d61a2fcf7149a6178}{GPIO\+\_\+\+MODER\+\_\+\+MODER10\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf36ddfa8971a143e722ca9897d6a554}{GPIO\+\_\+\+MODER\+\_\+\+MODER10\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaacbdb241d7bebde85d7d0b42c2f35563}{GPIO\+\_\+\+MODER\+\_\+\+MODER10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9af602f158627d6d61a2fcf7149a6178}{GPIO\+\_\+\+MODER\+\_\+\+MODER10\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f4d2b18e57e7b2f600e4f5d9b17bd95}{GPIO\+\_\+\+MODER\+\_\+\+MODER10\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf36ddfa8971a143e722ca9897d6a554}{GPIO\+\_\+\+MODER\+\_\+\+MODER10\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9dcae08e0f7afc002658a4ef4a764dc4}{GPIO\+\_\+\+MODER\+\_\+\+MODER10\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf36ddfa8971a143e722ca9897d6a554}{GPIO\+\_\+\+MODER\+\_\+\+MODER10\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac60a554e688d63d15bce7240549d2ccb}{GPIO\+\_\+\+MODER\+\_\+\+MODER11\+\_\+\+Pos}}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82a8fa719e9f98d2a7b4fd00ad41927d}{GPIO\+\_\+\+MODER\+\_\+\+MODER11\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac60a554e688d63d15bce7240549d2ccb}{GPIO\+\_\+\+MODER\+\_\+\+MODER11\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf18bc295f7195fc050221287c4564474}{GPIO\+\_\+\+MODER\+\_\+\+MODER11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82a8fa719e9f98d2a7b4fd00ad41927d}{GPIO\+\_\+\+MODER\+\_\+\+MODER11\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4082cd576f50cd2687e45557b70d458}{GPIO\+\_\+\+MODER\+\_\+\+MODER11\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac60a554e688d63d15bce7240549d2ccb}{GPIO\+\_\+\+MODER\+\_\+\+MODER11\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b2f611ae75f3441bad03866550f6263}{GPIO\+\_\+\+MODER\+\_\+\+MODER11\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac60a554e688d63d15bce7240549d2ccb}{GPIO\+\_\+\+MODER\+\_\+\+MODER11\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec7b868a25af299e046b49b017c1114f}{GPIO\+\_\+\+MODER\+\_\+\+MODER12\+\_\+\+Pos}}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd6d6390219a23c8420cc152901ca9bd}{GPIO\+\_\+\+MODER\+\_\+\+MODER12\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec7b868a25af299e046b49b017c1114f}{GPIO\+\_\+\+MODER\+\_\+\+MODER12\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63101c5c410b55b668ec190422dc3597}{GPIO\+\_\+\+MODER\+\_\+\+MODER12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd6d6390219a23c8420cc152901ca9bd}{GPIO\+\_\+\+MODER\+\_\+\+MODER12\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa89cd8ed328ed0116cbf51810fcd8788}{GPIO\+\_\+\+MODER\+\_\+\+MODER12\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec7b868a25af299e046b49b017c1114f}{GPIO\+\_\+\+MODER\+\_\+\+MODER12\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74f91bdd676e477e4c19d30d3ea5c4c8}{GPIO\+\_\+\+MODER\+\_\+\+MODER12\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec7b868a25af299e046b49b017c1114f}{GPIO\+\_\+\+MODER\+\_\+\+MODER12\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e91d26a428aa90b419bf51324491246}{GPIO\+\_\+\+MODER\+\_\+\+MODER13\+\_\+\+Pos}}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ae7344fb7e360c013ae484a7b3ce06e}{GPIO\+\_\+\+MODER\+\_\+\+MODER13\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e91d26a428aa90b419bf51324491246}{GPIO\+\_\+\+MODER\+\_\+\+MODER13\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga353af246bef5dca5aadfe6fe3fd695c3}{GPIO\+\_\+\+MODER\+\_\+\+MODER13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ae7344fb7e360c013ae484a7b3ce06e}{GPIO\+\_\+\+MODER\+\_\+\+MODER13\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc01e2e6cf45e8ec27d3a66ff36c2cfa}{GPIO\+\_\+\+MODER\+\_\+\+MODER13\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e91d26a428aa90b419bf51324491246}{GPIO\+\_\+\+MODER\+\_\+\+MODER13\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71a30088f5475ae8774404ae7d41872e}{GPIO\+\_\+\+MODER\+\_\+\+MODER13\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e91d26a428aa90b419bf51324491246}{GPIO\+\_\+\+MODER\+\_\+\+MODER13\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac67c9470dc741033d3254a4041e3d320}{GPIO\+\_\+\+MODER\+\_\+\+MODER14\+\_\+\+Pos}}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fd4d1526a36e0838bc8c9bab621aba0}{GPIO\+\_\+\+MODER\+\_\+\+MODER14\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac67c9470dc741033d3254a4041e3d320}{GPIO\+\_\+\+MODER\+\_\+\+MODER14\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18a722f9682045c1d2460fedf32b02b1}{GPIO\+\_\+\+MODER\+\_\+\+MODER14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fd4d1526a36e0838bc8c9bab621aba0}{GPIO\+\_\+\+MODER\+\_\+\+MODER14\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad295063c22bd981239bc1b26f2e7f9c0}{GPIO\+\_\+\+MODER\+\_\+\+MODER14\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac67c9470dc741033d3254a4041e3d320}{GPIO\+\_\+\+MODER\+\_\+\+MODER14\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ff3a914796db9625d86996b6f6f5288}{GPIO\+\_\+\+MODER\+\_\+\+MODER14\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac67c9470dc741033d3254a4041e3d320}{GPIO\+\_\+\+MODER\+\_\+\+MODER14\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8c4f0c2ee0dbf7761c9acf9f4d9fa8b}{GPIO\+\_\+\+MODER\+\_\+\+MODER15\+\_\+\+Pos}}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97ba0885b9dda0bec8202305bf9cf0ad}{GPIO\+\_\+\+MODER\+\_\+\+MODER15\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8c4f0c2ee0dbf7761c9acf9f4d9fa8b}{GPIO\+\_\+\+MODER\+\_\+\+MODER15\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaefc40e6fae78c1c5c857346793f9d4c8}{GPIO\+\_\+\+MODER\+\_\+\+MODER15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97ba0885b9dda0bec8202305bf9cf0ad}{GPIO\+\_\+\+MODER\+\_\+\+MODER15\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c4b7f270eb99d851b84b9917fe49564}{GPIO\+\_\+\+MODER\+\_\+\+MODER15\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8c4f0c2ee0dbf7761c9acf9f4d9fa8b}{GPIO\+\_\+\+MODER\+\_\+\+MODER15\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9297c041f5f74aec73e6f4dd89ad819c}{GPIO\+\_\+\+MODER\+\_\+\+MODER15\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8c4f0c2ee0dbf7761c9acf9f4d9fa8b}{GPIO\+\_\+\+MODER\+\_\+\+MODER15\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f3903d8ae31585af4d8e0a4a980a53f}{GPIO\+\_\+\+MODER\+\_\+\+MODE0\+\_\+\+Pos}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2244aa753f0340359098d15944602258}{GPIO\+\_\+\+MODER\+\_\+\+MODER0\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9cff105dfdd73e5a1705a3a52bfe4953}{GPIO\+\_\+\+MODER\+\_\+\+MODE0\+\_\+\+Msk}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44c7a73f891cc60cb11c8dc122fde9bd}{GPIO\+\_\+\+MODER\+\_\+\+MODER0\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabad45500839e6f801c64ee9474e4da33}{GPIO\+\_\+\+MODER\+\_\+\+MODE0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b64d47643f8d3c08c2be0722ff23b93}{GPIO\+\_\+\+MODER\+\_\+\+MODER0}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac21859652224406f970f4c99d5198d16}{GPIO\+\_\+\+MODER\+\_\+\+MODE0\+\_\+0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9547fc54057db093f9ee4b846fcc4723}{GPIO\+\_\+\+MODER\+\_\+\+MODER0\+\_\+0}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7a47a04b8e25a1de3250bd4921eeddc}{GPIO\+\_\+\+MODER\+\_\+\+MODE0\+\_\+1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e77a3bc750fe2ea8e06da301c65d6ef}{GPIO\+\_\+\+MODER\+\_\+\+MODER0\+\_\+1}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadcd114563c35dd9bc117884af80acda8}{GPIO\+\_\+\+MODER\+\_\+\+MODE1\+\_\+\+Pos}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1030dee3583ca3e42adbdfe515ff542}{GPIO\+\_\+\+MODER\+\_\+\+MODER1\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30d7601c96266dc29ab8d67804154b3f}{GPIO\+\_\+\+MODER\+\_\+\+MODE1\+\_\+\+Msk}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b96dc64bbedb58b5a6fdcc3c97eab1d}{GPIO\+\_\+\+MODER\+\_\+\+MODER1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76d7c80c5afbf9bf5aada55d91d59ecb}{GPIO\+\_\+\+MODER\+\_\+\+MODE1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e0597b084c911728ee92b5fc4a2ae5a}{GPIO\+\_\+\+MODER\+\_\+\+MODER1}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabdd2690fbea56b2d7dd8af222370cc95}{GPIO\+\_\+\+MODER\+\_\+\+MODE1\+\_\+0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d85123ad7c77e052b542f2df47a1371}{GPIO\+\_\+\+MODER\+\_\+\+MODER1\+\_\+0}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a240f6f0b335fe9595019531b4607b9}{GPIO\+\_\+\+MODER\+\_\+\+MODE1\+\_\+1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9f16759689b9ac61d9c68842ac49746}{GPIO\+\_\+\+MODER\+\_\+\+MODER1\+\_\+1}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6405d97990f322ac711f5d50d69c41f}{GPIO\+\_\+\+MODER\+\_\+\+MODE2\+\_\+\+Pos}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga945f52c8af561a1c9a3358b0e8605ffc}{GPIO\+\_\+\+MODER\+\_\+\+MODER2\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a188e7809bffb5a963302debcc602bf}{GPIO\+\_\+\+MODER\+\_\+\+MODE2\+\_\+\+Msk}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6c01a65d00f6b648984e34f71ce0b83}{GPIO\+\_\+\+MODER\+\_\+\+MODER2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90970df916fe323664322ecbe516993d}{GPIO\+\_\+\+MODER\+\_\+\+MODE2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06865341707bb4dd9671ce464d99ab2c}{GPIO\+\_\+\+MODER\+\_\+\+MODER2}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66a90c798fa54047f30b83f3eec1821b}{GPIO\+\_\+\+MODER\+\_\+\+MODE2\+\_\+0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06e9f9713b7a822784cd2c0fa79dcff0}{GPIO\+\_\+\+MODER\+\_\+\+MODER2\+\_\+0}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae88847b33d3c78142f99e5d1753451e}{GPIO\+\_\+\+MODER\+\_\+\+MODE2\+\_\+1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97f7959265384b2621288c8340990665}{GPIO\+\_\+\+MODER\+\_\+\+MODER2\+\_\+1}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3d6572d265c72f92e2005c141202422}{GPIO\+\_\+\+MODER\+\_\+\+MODE3\+\_\+\+Pos}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0df2c02569d6b84757d70cd5ab99d262}{GPIO\+\_\+\+MODER\+\_\+\+MODER3\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4eaea23a16c4fb39e27d295ce0e5b94}{GPIO\+\_\+\+MODER\+\_\+\+MODE3\+\_\+\+Msk}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga053851b8f1df3d358a7b07fe8f720a25}{GPIO\+\_\+\+MODER\+\_\+\+MODER3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9062e2f2d10271c05e5f963be522db96}{GPIO\+\_\+\+MODER\+\_\+\+MODE3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae06c9d07a091fb64ab53d0c899a9dda5}{GPIO\+\_\+\+MODER\+\_\+\+MODER3}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga908f28256ab03cf88ed6e2fce3a2a70d}{GPIO\+\_\+\+MODER\+\_\+\+MODE3\+\_\+0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4aeeac804c07e25aeff31bebf3a639f6}{GPIO\+\_\+\+MODER\+\_\+\+MODER3\+\_\+0}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99db34fd563915c2fc4eb16ef2505c98}{GPIO\+\_\+\+MODER\+\_\+\+MODE3\+\_\+1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc09e4958f306ddcb6107942504b45e0}{GPIO\+\_\+\+MODER\+\_\+\+MODER3\+\_\+1}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab14bbd003834724332b11c3a33eba1a6}{GPIO\+\_\+\+MODER\+\_\+\+MODE4\+\_\+\+Pos}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7866ff150289c04d52c808607dabbf9e}{GPIO\+\_\+\+MODER\+\_\+\+MODER4\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9b416b464e6bcd73aa11bf0ef734b47}{GPIO\+\_\+\+MODER\+\_\+\+MODE4\+\_\+\+Msk}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0678135cc7fb1e00fe0de880d822fde5}{GPIO\+\_\+\+MODER\+\_\+\+MODER4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae11faa17747d422f5d88ced879e09bb6}{GPIO\+\_\+\+MODER\+\_\+\+MODE4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52cf9361d90c863c107cdeb859bd8b41}{GPIO\+\_\+\+MODER\+\_\+\+MODER4}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2336f60fe03642339cbfd4e994812875}{GPIO\+\_\+\+MODER\+\_\+\+MODE4\+\_\+0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67276f1aa615d1af388fef7232483795}{GPIO\+\_\+\+MODER\+\_\+\+MODER4\+\_\+0}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae946375c36dfb3b3669864ee62002e62}{GPIO\+\_\+\+MODER\+\_\+\+MODE4\+\_\+1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5203150980865199911d58af22f49567}{GPIO\+\_\+\+MODER\+\_\+\+MODER4\+\_\+1}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3db08d5515fb6203ea8c2cf83d5ccd9}{GPIO\+\_\+\+MODER\+\_\+\+MODE5\+\_\+\+Pos}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84f88cbf25e1defb5f9b99c95797f7ab}{GPIO\+\_\+\+MODER\+\_\+\+MODER5\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ecdacbc580acb1d0045366bab0605a3}{GPIO\+\_\+\+MODER\+\_\+\+MODE5\+\_\+\+Msk}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f1827fce38f560f895e4486f1aacaac}{GPIO\+\_\+\+MODER\+\_\+\+MODER5\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b40ba8ed0964516f512bb55a7783425}{GPIO\+\_\+\+MODER\+\_\+\+MODE5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae94ab55c126ff24572bbff0da5a3f360}{GPIO\+\_\+\+MODER\+\_\+\+MODER5}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9fbe729f8b1780ef0a6a24ce46a5dc9}{GPIO\+\_\+\+MODER\+\_\+\+MODE5\+\_\+0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62665be9bddb711eedf99c85e37bb5ad}{GPIO\+\_\+\+MODER\+\_\+\+MODER5\+\_\+0}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85fd33570c7059e94708cb99a1d88e55}{GPIO\+\_\+\+MODER\+\_\+\+MODE5\+\_\+1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5096355e22b25bd4e6324399d5764630}{GPIO\+\_\+\+MODER\+\_\+\+MODER5\+\_\+1}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1605f3cdb581e59663fd9fb0bab17d74}{GPIO\+\_\+\+MODER\+\_\+\+MODE6\+\_\+\+Pos}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81c3fdecd37cce14983b42d28fc46d27}{GPIO\+\_\+\+MODER\+\_\+\+MODER6\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga923f7562b497aa9e864872e6314aec8b}{GPIO\+\_\+\+MODER\+\_\+\+MODE6\+\_\+\+Msk}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83a6d2a5dbd3f6f8447e0082c0e8d6ab}{GPIO\+\_\+\+MODER\+\_\+\+MODER6\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad09b263a1b49cc5db86e5e6fe5d0d59c}{GPIO\+\_\+\+MODER\+\_\+\+MODE6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97a85a1bb88cf8f730e0de38cb664282}{GPIO\+\_\+\+MODER\+\_\+\+MODER6}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9fe86e9e52f1ba692d5ea66c2e43678}{GPIO\+\_\+\+MODER\+\_\+\+MODE6\+\_\+0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf45f41af21a000ab66da5b99b998deb3}{GPIO\+\_\+\+MODER\+\_\+\+MODER6\+\_\+0}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ef7f24d9e982418baef863fbe1ffe5f}{GPIO\+\_\+\+MODER\+\_\+\+MODE6\+\_\+1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41dfd1f39fe849fe3707ebf2ac0d8371}{GPIO\+\_\+\+MODER\+\_\+\+MODER6\+\_\+1}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd7bb459725ad9a92adb58341f64c5db}{GPIO\+\_\+\+MODER\+\_\+\+MODE7\+\_\+\+Pos}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf586709481b1450208dae7d9e53b9057}{GPIO\+\_\+\+MODER\+\_\+\+MODER7\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga395417bce21078a26c0930132c9853ee}{GPIO\+\_\+\+MODER\+\_\+\+MODE7\+\_\+\+Msk}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae685da5b1c5c085e69be64ecf0b65ec5}{GPIO\+\_\+\+MODER\+\_\+\+MODER7\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafff70c209574ca7023aa0a853a341e2b}{GPIO\+\_\+\+MODER\+\_\+\+MODE7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22dc08ecc39bceba020d8e5949b658e0}{GPIO\+\_\+\+MODER\+\_\+\+MODER7}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac77ebcfb844a2b8893641ee9de058178}{GPIO\+\_\+\+MODER\+\_\+\+MODE7\+\_\+0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga585ab6cb29e3763ab8c1e997c55f2b43}{GPIO\+\_\+\+MODER\+\_\+\+MODER7\+\_\+0}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f64e364157865520082d72aa98ab0ee}{GPIO\+\_\+\+MODER\+\_\+\+MODE7\+\_\+1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b5cca014fc55f64cdbbb42ea0515e05}{GPIO\+\_\+\+MODER\+\_\+\+MODER7\+\_\+1}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga962ec8cd96b449ed7cc142b491db4e0c}{GPIO\+\_\+\+MODER\+\_\+\+MODE8\+\_\+\+Pos}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80e5f1f7c986ee7f31178901cab442ab}{GPIO\+\_\+\+MODER\+\_\+\+MODER8\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe7b281c031a88069e827a6ac710e0c5}{GPIO\+\_\+\+MODER\+\_\+\+MODE8\+\_\+\+Msk}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaddfeb2d4f139bd00fdcd2ce538f2087}{GPIO\+\_\+\+MODER\+\_\+\+MODER8\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d7027e90da284883872b827f78fbc26}{GPIO\+\_\+\+MODER\+\_\+\+MODE8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac41f2174ef4444c685ea92da1258c678}{GPIO\+\_\+\+MODER\+\_\+\+MODER8}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac1715680209944bc7593cedf31f491b}{GPIO\+\_\+\+MODER\+\_\+\+MODE8\+\_\+0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2cdb8e55aa223af568ae12d316a22f8d}{GPIO\+\_\+\+MODER\+\_\+\+MODER8\+\_\+0}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3197ca6a90d936e5a564d377bd4126fd}{GPIO\+\_\+\+MODER\+\_\+\+MODE8\+\_\+1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0729411ccd74a91cdd0f23adada25782}{GPIO\+\_\+\+MODER\+\_\+\+MODER8\+\_\+1}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1093b1b58d8a8b51f204fc78239cbbb0}{GPIO\+\_\+\+MODER\+\_\+\+MODE9\+\_\+\+Pos}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf310164aef074cbdda2af5b0af223139}{GPIO\+\_\+\+MODER\+\_\+\+MODER9\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0acba3f02fb730df350c2d938792fd74}{GPIO\+\_\+\+MODER\+\_\+\+MODE9\+\_\+\+Msk}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdcb7c58d623c51ababeb5917430132b}{GPIO\+\_\+\+MODER\+\_\+\+MODER9\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf81e4a6121d0fe0ee5bc3fbe0f245572}{GPIO\+\_\+\+MODER\+\_\+\+MODE9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d4ed9018bf72565bab1d08c476fed20}{GPIO\+\_\+\+MODER\+\_\+\+MODER9}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga659899030e816750c2e4ecbf4250cc91}{GPIO\+\_\+\+MODER\+\_\+\+MODE9\+\_\+0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea7c7ec787b1ee1ae7e0b4da216eb418}{GPIO\+\_\+\+MODER\+\_\+\+MODER9\+\_\+0}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15a408c473d172282468a1fccad482bb}{GPIO\+\_\+\+MODER\+\_\+\+MODE9\+\_\+1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5cd33689071b7af70ece64a371645df}{GPIO\+\_\+\+MODER\+\_\+\+MODER9\+\_\+1}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga034f78f504f81a1ed9a3d457792f4197}{GPIO\+\_\+\+MODER\+\_\+\+MODE10\+\_\+\+Pos}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf36ddfa8971a143e722ca9897d6a554}{GPIO\+\_\+\+MODER\+\_\+\+MODER10\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc0dafc52e2eb8562733153c8658e8f4}{GPIO\+\_\+\+MODER\+\_\+\+MODE10\+\_\+\+Msk}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9af602f158627d6d61a2fcf7149a6178}{GPIO\+\_\+\+MODER\+\_\+\+MODER10\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga10461308203bd8e510c3205e6a499c20}{GPIO\+\_\+\+MODER\+\_\+\+MODE10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaacbdb241d7bebde85d7d0b42c2f35563}{GPIO\+\_\+\+MODER\+\_\+\+MODER10}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7aa2a41e913180598b59b20ffafc4a47}{GPIO\+\_\+\+MODER\+\_\+\+MODE10\+\_\+0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f4d2b18e57e7b2f600e4f5d9b17bd95}{GPIO\+\_\+\+MODER\+\_\+\+MODER10\+\_\+0}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad59d8ec1da352c55b9cb65b751f193e1}{GPIO\+\_\+\+MODER\+\_\+\+MODE10\+\_\+1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9dcae08e0f7afc002658a4ef4a764dc4}{GPIO\+\_\+\+MODER\+\_\+\+MODER10\+\_\+1}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3c361d8935e5c043775a1dbf77b4530}{GPIO\+\_\+\+MODER\+\_\+\+MODE11\+\_\+\+Pos}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac60a554e688d63d15bce7240549d2ccb}{GPIO\+\_\+\+MODER\+\_\+\+MODER11\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga313382ddc024a2cde3a1a3bb6ff1fc4d}{GPIO\+\_\+\+MODER\+\_\+\+MODE11\+\_\+\+Msk}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82a8fa719e9f98d2a7b4fd00ad41927d}{GPIO\+\_\+\+MODER\+\_\+\+MODER11\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4d968b108aa28b20cd40a7746004d2c}{GPIO\+\_\+\+MODER\+\_\+\+MODE11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf18bc295f7195fc050221287c4564474}{GPIO\+\_\+\+MODER\+\_\+\+MODER11}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadeb4ecb54a0dc7f304007367e112725d}{GPIO\+\_\+\+MODER\+\_\+\+MODE11\+\_\+0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4082cd576f50cd2687e45557b70d458}{GPIO\+\_\+\+MODER\+\_\+\+MODER11\+\_\+0}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a7b954225f0a664d602cba0ed1e03d4}{GPIO\+\_\+\+MODER\+\_\+\+MODE11\+\_\+1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b2f611ae75f3441bad03866550f6263}{GPIO\+\_\+\+MODER\+\_\+\+MODER11\+\_\+1}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8967fa759f57e187e4b87b9723a12e05}{GPIO\+\_\+\+MODER\+\_\+\+MODE12\+\_\+\+Pos}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec7b868a25af299e046b49b017c1114f}{GPIO\+\_\+\+MODER\+\_\+\+MODER12\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bab0d5ff031fcff49dedb0c36073008}{GPIO\+\_\+\+MODER\+\_\+\+MODE12\+\_\+\+Msk}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd6d6390219a23c8420cc152901ca9bd}{GPIO\+\_\+\+MODER\+\_\+\+MODER12\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac09cecc889ead7bc7a079d4889da0578}{GPIO\+\_\+\+MODER\+\_\+\+MODE12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63101c5c410b55b668ec190422dc3597}{GPIO\+\_\+\+MODER\+\_\+\+MODER12}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4dc7e3ea6e86a627d7697dafbb7feab6}{GPIO\+\_\+\+MODER\+\_\+\+MODE12\+\_\+0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa89cd8ed328ed0116cbf51810fcd8788}{GPIO\+\_\+\+MODER\+\_\+\+MODER12\+\_\+0}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a2313be3f7d3fb0f2203456beaa4efe}{GPIO\+\_\+\+MODER\+\_\+\+MODE12\+\_\+1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74f91bdd676e477e4c19d30d3ea5c4c8}{GPIO\+\_\+\+MODER\+\_\+\+MODER12\+\_\+1}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4895814d5aa1829b1abfbd2d4df8b66}{GPIO\+\_\+\+MODER\+\_\+\+MODE13\+\_\+\+Pos}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e91d26a428aa90b419bf51324491246}{GPIO\+\_\+\+MODER\+\_\+\+MODER13\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02c48c21d983bab6115b056239d84217}{GPIO\+\_\+\+MODER\+\_\+\+MODE13\+\_\+\+Msk}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ae7344fb7e360c013ae484a7b3ce06e}{GPIO\+\_\+\+MODER\+\_\+\+MODER13\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf38e8e70d58b97d462d45e6e116115be}{GPIO\+\_\+\+MODER\+\_\+\+MODE13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga353af246bef5dca5aadfe6fe3fd695c3}{GPIO\+\_\+\+MODER\+\_\+\+MODER13}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga575519f151a9dda7c8e24d7c9e625b0f}{GPIO\+\_\+\+MODER\+\_\+\+MODE13\+\_\+0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc01e2e6cf45e8ec27d3a66ff36c2cfa}{GPIO\+\_\+\+MODER\+\_\+\+MODER13\+\_\+0}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad93a355f773bc67b68b0a665c5a15136}{GPIO\+\_\+\+MODER\+\_\+\+MODE13\+\_\+1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71a30088f5475ae8774404ae7d41872e}{GPIO\+\_\+\+MODER\+\_\+\+MODER13\+\_\+1}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab23c1a3d555305265fe00c4a2f25d705}{GPIO\+\_\+\+MODER\+\_\+\+MODE14\+\_\+\+Pos}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac67c9470dc741033d3254a4041e3d320}{GPIO\+\_\+\+MODER\+\_\+\+MODER14\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ee9ecd8c12612d429efa6b2694b8a25}{GPIO\+\_\+\+MODER\+\_\+\+MODE14\+\_\+\+Msk}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fd4d1526a36e0838bc8c9bab621aba0}{GPIO\+\_\+\+MODER\+\_\+\+MODER14\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e67512a90147ccad6991e5b16821811}{GPIO\+\_\+\+MODER\+\_\+\+MODE14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18a722f9682045c1d2460fedf32b02b1}{GPIO\+\_\+\+MODER\+\_\+\+MODER14}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa664199b48953065ec3b16e7de90d9b}{GPIO\+\_\+\+MODER\+\_\+\+MODE14\+\_\+0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad295063c22bd981239bc1b26f2e7f9c0}{GPIO\+\_\+\+MODER\+\_\+\+MODER14\+\_\+0}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e8638837bc4e6d69cd7635296a51730}{GPIO\+\_\+\+MODER\+\_\+\+MODE14\+\_\+1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ff3a914796db9625d86996b6f6f5288}{GPIO\+\_\+\+MODER\+\_\+\+MODER14\+\_\+1}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga040b83bff88d237d447bfe658913f2e7}{GPIO\+\_\+\+MODER\+\_\+\+MODE15\+\_\+\+Pos}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8c4f0c2ee0dbf7761c9acf9f4d9fa8b}{GPIO\+\_\+\+MODER\+\_\+\+MODER15\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbdbb728d5db2fb68bbedd6e4374827b}{GPIO\+\_\+\+MODER\+\_\+\+MODE15\+\_\+\+Msk}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97ba0885b9dda0bec8202305bf9cf0ad}{GPIO\+\_\+\+MODER\+\_\+\+MODER15\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8027405e42e74b5065861c067e0b9f77}{GPIO\+\_\+\+MODER\+\_\+\+MODE15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaefc40e6fae78c1c5c857346793f9d4c8}{GPIO\+\_\+\+MODER\+\_\+\+MODER15}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace9ec013afbf2e01286ca61726e92332}{GPIO\+\_\+\+MODER\+\_\+\+MODE15\+\_\+0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c4b7f270eb99d851b84b9917fe49564}{GPIO\+\_\+\+MODER\+\_\+\+MODER15\+\_\+0}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7055ea8ec31fe604f1b5f04e2b194c4}{GPIO\+\_\+\+MODER\+\_\+\+MODE15\+\_\+1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9297c041f5f74aec73e6f4dd89ad819c}{GPIO\+\_\+\+MODER\+\_\+\+MODER15\+\_\+1}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d59a7c3218b146d61516cabb81588d1}{GPIO\+\_\+\+OTYPER\+\_\+\+OT0\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1dbf22f662367e7f4033c6ef85f69162}{GPIO\+\_\+\+OTYPER\+\_\+\+OT0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d59a7c3218b146d61516cabb81588d1}{GPIO\+\_\+\+OTYPER\+\_\+\+OT0\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2aebd85688999595239036bd63eac4a3}{GPIO\+\_\+\+OTYPER\+\_\+\+OT0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1dbf22f662367e7f4033c6ef85f69162}{GPIO\+\_\+\+OTYPER\+\_\+\+OT0\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga592defc7541ea5c2463d0a5c9566a337}{GPIO\+\_\+\+OTYPER\+\_\+\+OT1\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d6d2752a99a69a1ed6fde751477f65e}{GPIO\+\_\+\+OTYPER\+\_\+\+OT1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga592defc7541ea5c2463d0a5c9566a337}{GPIO\+\_\+\+OTYPER\+\_\+\+OT1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c2e6db60417e319c9a8de701ab4d93d}{GPIO\+\_\+\+OTYPER\+\_\+\+OT1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d6d2752a99a69a1ed6fde751477f65e}{GPIO\+\_\+\+OTYPER\+\_\+\+OT1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3a3f4f3a5a9a13e74861ada55fe8373}{GPIO\+\_\+\+OTYPER\+\_\+\+OT2\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90c1021a385b3e3ad84b5c3f55dcd2bd}{GPIO\+\_\+\+OTYPER\+\_\+\+OT2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3a3f4f3a5a9a13e74861ada55fe8373}{GPIO\+\_\+\+OTYPER\+\_\+\+OT2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5478c1782217eec4b8d09fcc930a55c1}{GPIO\+\_\+\+OTYPER\+\_\+\+OT2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90c1021a385b3e3ad84b5c3f55dcd2bd}{GPIO\+\_\+\+OTYPER\+\_\+\+OT2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad678ac2b9b55a718f1e81237ee4a5b30}{GPIO\+\_\+\+OTYPER\+\_\+\+OT3\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac467eaf271fc0abc674a0f1657b754b9}{GPIO\+\_\+\+OTYPER\+\_\+\+OT3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad678ac2b9b55a718f1e81237ee4a5b30}{GPIO\+\_\+\+OTYPER\+\_\+\+OT3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52cbd557435c2173e390b534cc6a893b}{GPIO\+\_\+\+OTYPER\+\_\+\+OT3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac467eaf271fc0abc674a0f1657b754b9}{GPIO\+\_\+\+OTYPER\+\_\+\+OT3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9104ccbb9f57282217df7a4af2fa149}{GPIO\+\_\+\+OTYPER\+\_\+\+OT4\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab826bfea8ea3e5500900e31d24603a3f}{GPIO\+\_\+\+OTYPER\+\_\+\+OT4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9104ccbb9f57282217df7a4af2fa149}{GPIO\+\_\+\+OTYPER\+\_\+\+OT4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaedd72ae7a6ef61cb01d7b31e7ac3f02f}{GPIO\+\_\+\+OTYPER\+\_\+\+OT4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab826bfea8ea3e5500900e31d24603a3f}{GPIO\+\_\+\+OTYPER\+\_\+\+OT4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffcd8be7000a751ac97b432e6f8febcd}{GPIO\+\_\+\+OTYPER\+\_\+\+OT5\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa41f6d81f21b5d4c984d318c3d5ea5fc}{GPIO\+\_\+\+OTYPER\+\_\+\+OT5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffcd8be7000a751ac97b432e6f8febcd}{GPIO\+\_\+\+OTYPER\+\_\+\+OT5\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabfa602db904a1c4ac0bfe2f57e044f03}{GPIO\+\_\+\+OTYPER\+\_\+\+OT5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa41f6d81f21b5d4c984d318c3d5ea5fc}{GPIO\+\_\+\+OTYPER\+\_\+\+OT5\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5673f4acd1ca97723538455ce2ad8fa5}{GPIO\+\_\+\+OTYPER\+\_\+\+OT6\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf04845f8e00f58279129c9d7cbc40340}{GPIO\+\_\+\+OTYPER\+\_\+\+OT6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5673f4acd1ca97723538455ce2ad8fa5}{GPIO\+\_\+\+OTYPER\+\_\+\+OT6\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga872f2008be45e90a2663c31f5e3858ee}{GPIO\+\_\+\+OTYPER\+\_\+\+OT6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf04845f8e00f58279129c9d7cbc40340}{GPIO\+\_\+\+OTYPER\+\_\+\+OT6\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5567f31bc7165b0a55e42a392306faf5}{GPIO\+\_\+\+OTYPER\+\_\+\+OT7\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c4371991d169bbce9043ef03eebc3e7}{GPIO\+\_\+\+OTYPER\+\_\+\+OT7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5567f31bc7165b0a55e42a392306faf5}{GPIO\+\_\+\+OTYPER\+\_\+\+OT7\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac22a8999bf349459af4bd58fe319d03}{GPIO\+\_\+\+OTYPER\+\_\+\+OT7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c4371991d169bbce9043ef03eebc3e7}{GPIO\+\_\+\+OTYPER\+\_\+\+OT7\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2df4811f95aae5d25c63d1e6645914e4}{GPIO\+\_\+\+OTYPER\+\_\+\+OT8\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88986ea0ef6829d98ea063355ed574bd}{GPIO\+\_\+\+OTYPER\+\_\+\+OT8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2df4811f95aae5d25c63d1e6645914e4}{GPIO\+\_\+\+OTYPER\+\_\+\+OT8\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b89d7c4cc8986895b4e4cbc8455f912}{GPIO\+\_\+\+OTYPER\+\_\+\+OT8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88986ea0ef6829d98ea063355ed574bd}{GPIO\+\_\+\+OTYPER\+\_\+\+OT8\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a517c02253d8081d006ba12b939ddb7}{GPIO\+\_\+\+OTYPER\+\_\+\+OT9\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23374263ed146dfa55de5e09a9984520}{GPIO\+\_\+\+OTYPER\+\_\+\+OT9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a517c02253d8081d006ba12b939ddb7}{GPIO\+\_\+\+OTYPER\+\_\+\+OT9\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae53d4f666ee3410123ab941ee29fc886}{GPIO\+\_\+\+OTYPER\+\_\+\+OT9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23374263ed146dfa55de5e09a9984520}{GPIO\+\_\+\+OTYPER\+\_\+\+OT9\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ae2d866e0737d3b40919d877a321dbe}{GPIO\+\_\+\+OTYPER\+\_\+\+OT10\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga108993b457894e46ee48421cf847d6b6}{GPIO\+\_\+\+OTYPER\+\_\+\+OT10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ae2d866e0737d3b40919d877a321dbe}{GPIO\+\_\+\+OTYPER\+\_\+\+OT10\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6bc9516ce236e7d3429066b16a7dfa9a}{GPIO\+\_\+\+OTYPER\+\_\+\+OT10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga108993b457894e46ee48421cf847d6b6}{GPIO\+\_\+\+OTYPER\+\_\+\+OT10\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72764b8f1eaca4407ddce7f3313d045d}{GPIO\+\_\+\+OTYPER\+\_\+\+OT11\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f833cf9e36cd48b282a838ee5d4d269}{GPIO\+\_\+\+OTYPER\+\_\+\+OT11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72764b8f1eaca4407ddce7f3313d045d}{GPIO\+\_\+\+OTYPER\+\_\+\+OT11\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d842d0b79b54cd990a819197a0ecc6f}{GPIO\+\_\+\+OTYPER\+\_\+\+OT11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f833cf9e36cd48b282a838ee5d4d269}{GPIO\+\_\+\+OTYPER\+\_\+\+OT11\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9cbdcf0cf8146de12cb5ff36c6cbdc35}{GPIO\+\_\+\+OTYPER\+\_\+\+OT12\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac138e0a10703e6da87ff724a9e8314e6}{GPIO\+\_\+\+OTYPER\+\_\+\+OT12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9cbdcf0cf8146de12cb5ff36c6cbdc35}{GPIO\+\_\+\+OTYPER\+\_\+\+OT12\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ab821f1edc7c879a34e51d85be89927}{GPIO\+\_\+\+OTYPER\+\_\+\+OT12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac138e0a10703e6da87ff724a9e8314e6}{GPIO\+\_\+\+OTYPER\+\_\+\+OT12\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25fc93b49714517d14b95c51496f4dde}{GPIO\+\_\+\+OTYPER\+\_\+\+OT13\+\_\+\+Pos}}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc65a535136ed14fbaba9d5557d766a9}{GPIO\+\_\+\+OTYPER\+\_\+\+OT13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25fc93b49714517d14b95c51496f4dde}{GPIO\+\_\+\+OTYPER\+\_\+\+OT13\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84f78f6726211e6183ec7fcd3a40d2a8}{GPIO\+\_\+\+OTYPER\+\_\+\+OT13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc65a535136ed14fbaba9d5557d766a9}{GPIO\+\_\+\+OTYPER\+\_\+\+OT13\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed656d73e74d6e4dc451d61cdd4529f9}{GPIO\+\_\+\+OTYPER\+\_\+\+OT14\+\_\+\+Pos}}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7a50883c2c1f5f71ffed16b182b4690}{GPIO\+\_\+\+OTYPER\+\_\+\+OT14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed656d73e74d6e4dc451d61cdd4529f9}{GPIO\+\_\+\+OTYPER\+\_\+\+OT14\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1323319e1db0678046b6f77c45bfee8b}{GPIO\+\_\+\+OTYPER\+\_\+\+OT14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7a50883c2c1f5f71ffed16b182b4690}{GPIO\+\_\+\+OTYPER\+\_\+\+OT14\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5efa1dc79a92b77579d2fd7fe2612c1b}{GPIO\+\_\+\+OTYPER\+\_\+\+OT15\+\_\+\+Pos}}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe5d4eaffe4617f72cc460127fc20cf5}{GPIO\+\_\+\+OTYPER\+\_\+\+OT15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5efa1dc79a92b77579d2fd7fe2612c1b}{GPIO\+\_\+\+OTYPER\+\_\+\+OT15\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c309a7ab680e01fcb7d001ea0a98c70}{GPIO\+\_\+\+OTYPER\+\_\+\+OT15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe5d4eaffe4617f72cc460127fc20cf5}{GPIO\+\_\+\+OTYPER\+\_\+\+OT15\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2f02eab04f88423789f532370680305}{GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2aebd85688999595239036bd63eac4a3}{GPIO\+\_\+\+OTYPER\+\_\+\+OT0}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a842ad8f83c21f019f2e1e08f104a7f}{GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c2e6db60417e319c9a8de701ab4d93d}{GPIO\+\_\+\+OTYPER\+\_\+\+OT1}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d3a246b6320fc51b39123249e1e6817}{GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5478c1782217eec4b8d09fcc930a55c1}{GPIO\+\_\+\+OTYPER\+\_\+\+OT2}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef881bb4fa6b2dd9cecd4ee1385b6361}{GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52cbd557435c2173e390b534cc6a893b}{GPIO\+\_\+\+OTYPER\+\_\+\+OT3}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c3cc7a0b2c9b99212879cc8d7455258}{GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaedd72ae7a6ef61cb01d7b31e7ac3f02f}{GPIO\+\_\+\+OTYPER\+\_\+\+OT4}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa0dd76857b25ae35a785cee97c8403d}{GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabfa602db904a1c4ac0bfe2f57e044f03}{GPIO\+\_\+\+OTYPER\+\_\+\+OT5}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1dbea639fd4ffe59a706a11fb1ee104b}{GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga872f2008be45e90a2663c31f5e3858ee}{GPIO\+\_\+\+OTYPER\+\_\+\+OT6}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaacead96dc3377342af4aa18adf6453e}{GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac22a8999bf349459af4bd58fe319d03}{GPIO\+\_\+\+OTYPER\+\_\+\+OT7}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a1f64fdf2ab84c634c0fa8cb060a65f}{GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b89d7c4cc8986895b4e4cbc8455f912}{GPIO\+\_\+\+OTYPER\+\_\+\+OT8}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5c7deea3d764bb3999578030e3158aa}{GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae53d4f666ee3410123ab941ee29fc886}{GPIO\+\_\+\+OTYPER\+\_\+\+OT9}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc1ef9cbe4226f9616c64bb641b44b3b}{GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6bc9516ce236e7d3429066b16a7dfa9a}{GPIO\+\_\+\+OTYPER\+\_\+\+OT10}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd4fc33a12439fdf4ada19c04227dea7}{GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d842d0b79b54cd990a819197a0ecc6f}{GPIO\+\_\+\+OTYPER\+\_\+\+OT11}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24e978fcc3d4e87bed919511e1226f0c}{GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ab821f1edc7c879a34e51d85be89927}{GPIO\+\_\+\+OTYPER\+\_\+\+OT12}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c5d7751cfdfaf58782f01692d8c88e8}{GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84f78f6726211e6183ec7fcd3a40d2a8}{GPIO\+\_\+\+OTYPER\+\_\+\+OT13}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c26938a0e8c03d90a966fc33f186e50}{GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1323319e1db0678046b6f77c45bfee8b}{GPIO\+\_\+\+OTYPER\+\_\+\+OT14}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51f153263d58a45fc2ef0734fc3f73eb}{GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c309a7ab680e01fcb7d001ea0a98c70}{GPIO\+\_\+\+OTYPER\+\_\+\+OT15}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga129f816361ac723f130c2757ab606de2}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED0\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab411afa3d01185fcac7de1834855b03b}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED0\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga129f816361ac723f130c2757ab606de2}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED0\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25d567c6d24df0adb6402498fd5eb582}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab411afa3d01185fcac7de1834855b03b}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED0\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae999b23bc1e7f750599e3919db67bba7}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED0\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga129f816361ac723f130c2757ab606de2}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED0\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa211d91a2e8fa199d4d1c64e20c2283c}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED0\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga129f816361ac723f130c2757ab606de2}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED0\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8253e839d2f456baf264cc3639876b25}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED1\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga788188c5bf4669f2b316aa0c6b723e9e}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED1\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8253e839d2f456baf264cc3639876b25}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8996628496af3a04fb060e7be6b4af6}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga788188c5bf4669f2b316aa0c6b723e9e}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08097ab565c4771df00762e15e93642c}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED1\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8253e839d2f456baf264cc3639876b25}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cb2eaafcac4ea42ea17c030512fd59d}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED1\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8253e839d2f456baf264cc3639876b25}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcc5a8e431eddf53ff110e3cabcf84a9}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED2\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a287b69df598692ea5425ac903ee934}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED2\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcc5a8e431eddf53ff110e3cabcf84a9}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00c3e1150ff05598e93fdee8dd68936e}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a287b69df598692ea5425ac903ee934}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e96818c186656af3af439dcfa16528b}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED2\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcc5a8e431eddf53ff110e3cabcf84a9}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2548db9b2371c3502f92f75566344141}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED2\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcc5a8e431eddf53ff110e3cabcf84a9}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b5205a128da01cee0bf8911e6deeba3}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED3\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1932d5de59094f3b77d1c38c3363e022}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED3\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b5205a128da01cee0bf8911e6deeba3}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70a77f985b46c258894f35dd089b0d20}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1932d5de59094f3b77d1c38c3363e022}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2d54448afbd578a80e745bf88141f15}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED3\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b5205a128da01cee0bf8911e6deeba3}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7445a434c85d73f0343f07e4b1abd2e}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED3\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b5205a128da01cee0bf8911e6deeba3}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8965c0a99fbe9052bf008a4da714b84b}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED4\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91182962d406df7459584b8cb9646e9e}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED4\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8965c0a99fbe9052bf008a4da714b84b}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44b7462b3a8eac83a6190a9d4ed94733}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91182962d406df7459584b8cb9646e9e}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7bc92d4bc48eb29f15eeda3b4f2b7729}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED4\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8965c0a99fbe9052bf008a4da714b84b}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1074b9afc9555d005eed1283990ee2e}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED4\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8965c0a99fbe9052bf008a4da714b84b}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3dbca74e2ddaa85108e7326cd681c345}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED5\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fe5071dcf994ca5836756cd44c7df76}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED5\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3dbca74e2ddaa85108e7326cd681c345}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED5\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39a76e505a04bac8df5b801bc759d9cf}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fe5071dcf994ca5836756cd44c7df76}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED5\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51db6938ff53112b1546ea2955c6bec8}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED5\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3dbca74e2ddaa85108e7326cd681c345}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED5\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33507bcb6d4a5f11748cd0f81483e900}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED5\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3dbca74e2ddaa85108e7326cd681c345}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED5\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2559ea5b8212d7799d95c5a67593826}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED6\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f07ebb84c0aa6967ca9057d75f3d5cc}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED6\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2559ea5b8212d7799d95c5a67593826}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED6\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga220c76017b851a0861252cdc19e5ad8e}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f07ebb84c0aa6967ca9057d75f3d5cc}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED6\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab28c483d24d4f8aefdf89578af2a66a5}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED6\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2559ea5b8212d7799d95c5a67593826}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED6\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2d7d80ccb16466efc06dc08334539fe}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED6\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2559ea5b8212d7799d95c5a67593826}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED6\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e1d68c48b823f2ddcbc19f9472b71e0}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED7\+\_\+\+Pos}}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab238b715009a8081e4299a04464f8fba}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED7\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e1d68c48b823f2ddcbc19f9472b71e0}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED7\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada868726c50880ee3f5e3cf35bf7be07}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab238b715009a8081e4299a04464f8fba}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED7\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga241f032a5afcf9fbaf7a03ca6756dae3}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED7\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e1d68c48b823f2ddcbc19f9472b71e0}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED7\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55510fcf6f51a1badbd0507b0174ca82}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED7\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e1d68c48b823f2ddcbc19f9472b71e0}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED7\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga752447edb6283f5ab3639ea160311702}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED8\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b220cadf1c6f35a7a5ee9141b353361}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED8\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga752447edb6283f5ab3639ea160311702}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED8\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48fc91b25c5e9b44cb2c5281e430b530}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b220cadf1c6f35a7a5ee9141b353361}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED8\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9cc347eada649f592544fe46a60d61f}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED8\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga752447edb6283f5ab3639ea160311702}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED8\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga001e0393d3563dce9de7822581d99f74}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED8\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga752447edb6283f5ab3639ea160311702}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED8\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05c5c757f8ec338edbbf08bf5d8d68c5}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED9\+\_\+\+Pos}}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaaf713561b3fe73574b8566e54dbb7da}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED9\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05c5c757f8ec338edbbf08bf5d8d68c5}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED9\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa18d29dd7797e82889241af2394d9bac}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaaf713561b3fe73574b8566e54dbb7da}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED9\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79c3d503027ce61ba59f5362579c8c75}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED9\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05c5c757f8ec338edbbf08bf5d8d68c5}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED9\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cf1f4b8620e0003ea2ee281c4d1a86e}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED9\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05c5c757f8ec338edbbf08bf5d8d68c5}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED9\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4fbf963f1c171fe8902f5b81b6e45e6e}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED10\+\_\+\+Pos}}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7aa2187e9c9634216889077d878c85ae}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED10\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4fbf963f1c171fe8902f5b81b6e45e6e}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED10\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0d96748028e1d2c05fb5a12d6ec6148}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7aa2187e9c9634216889077d878c85ae}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED10\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4af74162b730df90c198dd5375c93db}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED10\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4fbf963f1c171fe8902f5b81b6e45e6e}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED10\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac42c58e1c4f708bb1702b980d7335481}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED10\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4fbf963f1c171fe8902f5b81b6e45e6e}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED10\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab897b530b59c6f2f54305fb9db56fa9d}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED11\+\_\+\+Pos}}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffc4df43b3ca66616ef75c75d828031f}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED11\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab897b530b59c6f2f54305fb9db56fa9d}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED11\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae71fee4a9fee0076207522f7b05d3e7b}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffc4df43b3ca66616ef75c75d828031f}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED11\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac1765e06791c8f44a8ab2771ce6e3e0}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED11\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab897b530b59c6f2f54305fb9db56fa9d}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED11\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad48d309936025096bfc6cb30fa37464c}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED11\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab897b530b59c6f2f54305fb9db56fa9d}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED11\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7326dbd78a260f065b3df743fbea3054}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED12\+\_\+\+Pos}}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga941e03858f17e677f54ee229faacdeaa}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED12\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7326dbd78a260f065b3df743fbea3054}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED12\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91c0b6ceee5147b85871df78f1b7ae38}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga941e03858f17e677f54ee229faacdeaa}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED12\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga227ef84ae7d0d0ed7f2e01c26804ad0b}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED12\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7326dbd78a260f065b3df743fbea3054}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED12\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42e694529900596202d4cdd7ba188427}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED12\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7326dbd78a260f065b3df743fbea3054}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED12\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8362c7b2a216297bbf58ea02b3df434d}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED13\+\_\+\+Pos}}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga087816fdc310c1d74fa885b608c620c9}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED13\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8362c7b2a216297bbf58ea02b3df434d}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED13\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabec7c4b2c0464c31b94d819b458294bc}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga087816fdc310c1d74fa885b608c620c9}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED13\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27d214e42ae822601fe8469c5310337d}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED13\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8362c7b2a216297bbf58ea02b3df434d}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED13\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2ce26af8af11b3592c5e70fddf24a1a}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED13\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8362c7b2a216297bbf58ea02b3df434d}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED13\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga542445998ee4d4e0a1ecc80f96415769}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED14\+\_\+\+Pos}}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fb875fe73210c3a4e1c269e030a357b}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED14\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga542445998ee4d4e0a1ecc80f96415769}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED14\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa27efa359dedf4559a0cae3b4ccbb866}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fb875fe73210c3a4e1c269e030a357b}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED14\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf32f167e31bfe8d231d99369cad3a932}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED14\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga542445998ee4d4e0a1ecc80f96415769}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED14\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e7a469a29270897c6a7f44e94fca1f2}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED14\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga542445998ee4d4e0a1ecc80f96415769}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED14\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e98a82b548dbb52cb0d16d6c9b68da9}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED15\+\_\+\+Pos}}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45c126130830699c993c2d790c31f5e6}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED15\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e98a82b548dbb52cb0d16d6c9b68da9}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED15\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62066038e31f29b2d96a9c9756b47007}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45c126130830699c993c2d790c31f5e6}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED15\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4114c96c51d3cee45535ff5265b47b2}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED15\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e98a82b548dbb52cb0d16d6c9b68da9}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED15\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01afd6d3720d359e6b8c76d03e6c5eb9}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED15\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e98a82b548dbb52cb0d16d6c9b68da9}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED15\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86a137cc8e566a0da86e2fd4778938a6}{GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25d567c6d24df0adb6402498fd5eb582}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED0}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95ff622f2b5941ce7202fe97a6e8c730}{GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR0\+\_\+0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae999b23bc1e7f750599e3919db67bba7}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED0\+\_\+0}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a8e561180cdfcb7440a017d2aa10f59}{GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR0\+\_\+1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa211d91a2e8fa199d4d1c64e20c2283c}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED0\+\_\+1}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9aca2c7cf73dd7a08fee8ae9a675c1d5}{GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8996628496af3a04fb060e7be6b4af6}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED1}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5dd10c0d3419e2d2fda1af77fbc28156}{GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR1\+\_\+0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08097ab565c4771df00762e15e93642c}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED1\+\_\+0}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ebe740312db53a7d49ff7f78436bcb6}{GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR1\+\_\+1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cb2eaafcac4ea42ea17c030512fd59d}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED1\+\_\+1}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f3dd6eabaf2dee10a45718bf9214bff}{GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00c3e1150ff05598e93fdee8dd68936e}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED2}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga285b9f4328a29f624945f8fc57daab0e}{GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR2\+\_\+0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e96818c186656af3af439dcfa16528b}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED2\+\_\+0}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb41ac1ecdc620a7888e9714f36611c2}{GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR2\+\_\+1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2548db9b2371c3502f92f75566344141}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED2\+\_\+1}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bd77104c298e2cc79608954ed8a81e6}{GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70a77f985b46c258894f35dd089b0d20}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED3}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86ad8f39a6399526c2a06f5e481b7edd}{GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR3\+\_\+0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2d54448afbd578a80e745bf88141f15}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED3\+\_\+0}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4cbbc6c634d9f64d2959bfce25e475e3}{GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR3\+\_\+1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7445a434c85d73f0343f07e4b1abd2e}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED3\+\_\+1}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae993f7764c1e10e2f5022cba2a081f97}{GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44b7462b3a8eac83a6190a9d4ed94733}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED4}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e6579b81f162ca8d4b8ee6690b258e9}{GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR4\+\_\+0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7bc92d4bc48eb29f15eeda3b4f2b7729}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED4\+\_\+0}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56650b0113cbb5ed50903e684abfdabc}{GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR4\+\_\+1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1074b9afc9555d005eed1283990ee2e}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED4\+\_\+1}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6e84a83dd64be450a33a67c9ba44add}{GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39a76e505a04bac8df5b801bc759d9cf}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED5}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ee63c65224da433a0f588bdd579c88d}{GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR5\+\_\+0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51db6938ff53112b1546ea2955c6bec8}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED5\+\_\+0}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9feeadb829cbfbcc7f5ff5aa614e35de}{GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR5\+\_\+1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33507bcb6d4a5f11748cd0f81483e900}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED5\+\_\+1}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa153220faa507b53170bd49dcffcfc76}{GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga220c76017b851a0861252cdc19e5ad8e}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED6}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga314fae4f204824abf26545482246eb46}{GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR6\+\_\+0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab28c483d24d4f8aefdf89578af2a66a5}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED6\+\_\+0}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5502c629c3894c58a5e3e5e4398f92b}{GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR6\+\_\+1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2d7d80ccb16466efc06dc08334539fe}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED6\+\_\+1}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga187b9c0a07272ef24ff4e579c2c724a9}{GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gada868726c50880ee3f5e3cf35bf7be07}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED7}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa351c9cc66134dd2077fe4936e10068e}{GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR7\+\_\+0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga241f032a5afcf9fbaf7a03ca6756dae3}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED7\+\_\+0}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5824b9a56d3ab570c90c02e959f8e8a3}{GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR7\+\_\+1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55510fcf6f51a1badbd0507b0174ca82}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED7\+\_\+1}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57fdec64829712f410b7099168d03335}{GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48fc91b25c5e9b44cb2c5281e430b530}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED8}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00e257135823303b40c2dfe2054c72e6}{GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR8\+\_\+0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9cc347eada649f592544fe46a60d61f}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED8\+\_\+0}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab026b036652fcab5dbec7fcccd8ec117}{GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR8\+\_\+1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga001e0393d3563dce9de7822581d99f74}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED8\+\_\+1}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2974e9de8b939e683976d3244f946c5}{GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa18d29dd7797e82889241af2394d9bac}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED9}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga922dc2241064ba91a32163b52dc979a1}{GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR9\+\_\+0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79c3d503027ce61ba59f5362579c8c75}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED9\+\_\+0}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8958bf41efda58bc0c216496c3523a95}{GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR9\+\_\+1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cf1f4b8620e0003ea2ee281c4d1a86e}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED9\+\_\+1}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f368a4fe9f84a2a1f75127cd92de706}{GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0d96748028e1d2c05fb5a12d6ec6148}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED10}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad24e2db3605c0510221a5d6cc18de45d}{GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR10\+\_\+0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4af74162b730df90c198dd5375c93db}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED10\+\_\+0}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0b5fe166b79464e9419092b50a216e8}{GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR10\+\_\+1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac42c58e1c4f708bb1702b980d7335481}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED10\+\_\+1}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f6fbff92ca95c7b4b49b773993af08f}{GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae71fee4a9fee0076207522f7b05d3e7b}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED11}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7413457e1249fedd60208f6d1fe66fec}{GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR11\+\_\+0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac1765e06791c8f44a8ab2771ce6e3e0}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED11\+\_\+0}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5a0177db55f86818a42240bf188c0bc}{GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR11\+\_\+1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad48d309936025096bfc6cb30fa37464c}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED11\+\_\+1}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9928dcdc592ee959941c97aed702a99}{GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91c0b6ceee5147b85871df78f1b7ae38}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED12}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68d9034e325bf95773f70a9cc94598af}{GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR12\+\_\+0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga227ef84ae7d0d0ed7f2e01c26804ad0b}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED12\+\_\+0}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga225f0a354cd3c2391ed922b08dbc0cae}{GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR12\+\_\+1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42e694529900596202d4cdd7ba188427}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED12\+\_\+1}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09d3845b5e708a7636cddf01c5a30468}{GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabec7c4b2c0464c31b94d819b458294bc}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED13}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93ce0e08aefefa639657d0ca1a169557}{GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR13\+\_\+0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27d214e42ae822601fe8469c5310337d}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED13\+\_\+0}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fee18398176eeceef1a6a0229d81029}{GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR13\+\_\+1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2ce26af8af11b3592c5e70fddf24a1a}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED13\+\_\+1}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae956b8918d07e914a3f9861de501623f}{GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa27efa359dedf4559a0cae3b4ccbb866}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED14}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcec6386ada8c016b4696b853a6d1ff1}{GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR14\+\_\+0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf32f167e31bfe8d231d99369cad3a932}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED14\+\_\+0}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8fb23e47faf2dd2b69a22e36c4ea56d}{GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR14\+\_\+1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e7a469a29270897c6a7f44e94fca1f2}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED14\+\_\+1}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b405fe1beed00abecfb3d83b9f94b65}{GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62066038e31f29b2d96a9c9756b47007}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED15}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga782862d03460b05a56d3287c971aabc8}{GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR15\+\_\+0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4114c96c51d3cee45535ff5265b47b2}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED15\+\_\+0}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga929ae0a4ff8f30c45042715a73ab1ad7}{GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR15\+\_\+1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01afd6d3720d359e6b8c76d03e6c5eb9}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED15\+\_\+1}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada27513a02562dc3e44c361eb96d8d60}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD0\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0be0e927e30b38360486e4d57854c20}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD0\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada27513a02562dc3e44c361eb96d8d60}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD0\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga757af1d9f0ba5f4ed76320b6932e3741}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0be0e927e30b38360486e4d57854c20}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD0\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ecb6eae6b933d78446834bf320cc235}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD0\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada27513a02562dc3e44c361eb96d8d60}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD0\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d8177954b7806374d1cbba3bbbfe034}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD0\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada27513a02562dc3e44c361eb96d8d60}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD0\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2dc73dd62120c9617e25ccbf4b038991}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD1\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac529eb9b34ed26a9fb436c230cbad882}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD1\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2dc73dd62120c9617e25ccbf4b038991}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8da0bf95f1973c18a4a4b7c0aa3d1404}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac529eb9b34ed26a9fb436c230cbad882}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6512d7fee2b400279ebd0843a5e481c}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD1\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2dc73dd62120c9617e25ccbf4b038991}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb010cc75a60effd883969c35611f5c8}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD1\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2dc73dd62120c9617e25ccbf4b038991}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga586d58e70155a838a7607fa1d209e367}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD2\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa71a5ea0b0b124a1af187ef2160b412a}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD2\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga586d58e70155a838a7607fa1d209e367}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e8cc32256e605234ec8bfba9ebbe2d2}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa71a5ea0b0b124a1af187ef2160b412a}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga044bf572e114a7746127135a3f38caef}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD2\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga586d58e70155a838a7607fa1d209e367}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06efd822240e0026cb83e661b88a9e3c}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD2\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga586d58e70155a838a7607fa1d209e367}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16874909048265725250c4d8b3d1fe16}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD3\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4fbaf3b066dac1e0986a5b68ce30b0d3}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD3\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16874909048265725250c4d8b3d1fe16}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c6217b6d33bf54771323d7f55e6fa9c}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4fbaf3b066dac1e0986a5b68ce30b0d3}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f885f83700f6710d75e8a23135e4449}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD3\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16874909048265725250c4d8b3d1fe16}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga713dc2ffd7e76239f05399299043538a}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD3\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16874909048265725250c4d8b3d1fe16}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffa6624f76681ba96183f8ea998da581}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD4\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f0de7c586465d6dfb0e50d1194271cf}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD4\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffa6624f76681ba96183f8ea998da581}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf02aa5885737e111d98770d67b858d8e}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f0de7c586465d6dfb0e50d1194271cf}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa25af0133be08cc46bd64d19913f090c}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD4\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffa6624f76681ba96183f8ea998da581}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac699c89b1b15ad635a1a1109cbe2963e}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD4\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffa6624f76681ba96183f8ea998da581}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17c1aea5321b3308171bc9b813fccf02}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD5\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2dca8d52990a63a4185d8185d3100222}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD5\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17c1aea5321b3308171bc9b813fccf02}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD5\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe54b8696e32251e874a821819d7c94d}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2dca8d52990a63a4185d8185d3100222}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD5\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31e7a8da20fb184d4bca472726c98058}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD5\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17c1aea5321b3308171bc9b813fccf02}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD5\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c3f4ba96ad50d3d5230fa8fb89f637d}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD5\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17c1aea5321b3308171bc9b813fccf02}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD5\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5cfdcc6b1779a517c19516429c6666b}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD6\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga841c8e128f84ac7451f431d24a222072}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD6\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5cfdcc6b1779a517c19516429c6666b}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD6\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa52d8b944af9bb59f52c2fd46559abdb}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga841c8e128f84ac7451f431d24a222072}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD6\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6aa2ea03e1632d3dfe812911bfd97f0b}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD6\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5cfdcc6b1779a517c19516429c6666b}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD6\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b5d490177e16ae30cd5264012feaa87}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD6\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5cfdcc6b1779a517c19516429c6666b}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD6\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3de6729553a81ba44a7d1b93378d9536}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD7\+\_\+\+Pos}}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga268436f429d673b3b39ea443656997ad}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD7\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3de6729553a81ba44a7d1b93378d9536}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD7\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18557333a95ca1a26bcd1d7f9fe207be}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga268436f429d673b3b39ea443656997ad}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD7\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2954be6ab54a7d922b2d0f9e5d173f4}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD7\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3de6729553a81ba44a7d1b93378d9536}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD7\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb959dd401c4890303c5c7fd962bcc08}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD7\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3de6729553a81ba44a7d1b93378d9536}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD7\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55b1f4d9f5e3bedd3c6af387409e5eba}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD8\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga750db53344fb2cc3fb432ff0d7faa85c}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD8\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55b1f4d9f5e3bedd3c6af387409e5eba}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD8\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e71b61abf42a76033e458460793f940}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga750db53344fb2cc3fb432ff0d7faa85c}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD8\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga430de706497b304d9821b50b3a51ac49}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD8\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55b1f4d9f5e3bedd3c6af387409e5eba}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD8\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9a687c70a3cd5ef5ccef3a13e431b89}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD8\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55b1f4d9f5e3bedd3c6af387409e5eba}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD8\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0e83ee550967747ec5a38f064031b3e}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD9\+\_\+\+Pos}}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae60c0e898107eed9a832cc445d00e8f8}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD9\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0e83ee550967747ec5a38f064031b3e}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD9\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c7ece6fe1df8b61fd7f11f6751693a9}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae60c0e898107eed9a832cc445d00e8f8}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD9\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b6a86ea34af6c236caa23893d34e6d2}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD9\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0e83ee550967747ec5a38f064031b3e}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD9\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07fb1faf433996b633d49c8307ce9bb2}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD9\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0e83ee550967747ec5a38f064031b3e}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD9\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19ff590a0540fab5751f0f0b36ea3ac8}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD10\+\_\+\+Pos}}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94f8b1bfa375b95aa586d4e657d810c1}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD10\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19ff590a0540fab5751f0f0b36ea3ac8}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD10\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53f1c72b27ac3f18d6e8c7b366416ba6}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94f8b1bfa375b95aa586d4e657d810c1}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD10\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71dc18b0db03b06216a30e15bb08c81f}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD10\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19ff590a0540fab5751f0f0b36ea3ac8}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD10\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga955fdb4da04d3702e3566d5068d9fd0a}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD10\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19ff590a0540fab5751f0f0b36ea3ac8}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD10\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab55094695264b5c3342f623dec206815}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD11\+\_\+\+Pos}}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd0f388b7d8039e4b3d8dd573bc8f429}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD11\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab55094695264b5c3342f623dec206815}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD11\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85596aa60b034d0de6ecb98f94a8d036}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd0f388b7d8039e4b3d8dd573bc8f429}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD11\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5acc6eda43958a03426815a0db4a494b}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD11\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab55094695264b5c3342f623dec206815}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD11\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2666e7ba5f50abf8502ba8e0f0f57430}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD11\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab55094695264b5c3342f623dec206815}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD11\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2f7ab8ad7a8ac91e877e24f8119a783}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD12\+\_\+\+Pos}}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30a14d0a21b413ff9c5ff1efdec903bc}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD12\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2f7ab8ad7a8ac91e877e24f8119a783}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD12\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga834911368392a16ff6b7e051a7e7ae9c}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30a14d0a21b413ff9c5ff1efdec903bc}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD12\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabac3dea5943de3917f93772936539e74}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD12\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2f7ab8ad7a8ac91e877e24f8119a783}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD12\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90f8b6c555a779ed1bef06e7ab1a0600}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD12\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2f7ab8ad7a8ac91e877e24f8119a783}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD12\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb87a27f5193bc33e7b553faa006086b}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD13\+\_\+\+Pos}}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadebe9101a2f2de81d563e9e982c186cd}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD13\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb87a27f5193bc33e7b553faa006086b}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD13\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga746478979825dcad6323b002906581b9}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadebe9101a2f2de81d563e9e982c186cd}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD13\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4f37903148418084e6059041ac2d3c8}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD13\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb87a27f5193bc33e7b553faa006086b}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD13\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4dd950825a4c5bb9e89e44f4398f050}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD13\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb87a27f5193bc33e7b553faa006086b}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD13\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4405ac26d78b02793fc695d410bd7b88}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD14\+\_\+\+Pos}}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7e0dc8ebc4e7c81e65265cae3b23aa4}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD14\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4405ac26d78b02793fc695d410bd7b88}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD14\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga398c010d45105e8e37b1995430a52a94}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7e0dc8ebc4e7c81e65265cae3b23aa4}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD14\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2312d606bfcd3b62e9885d7d7b316b39}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD14\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4405ac26d78b02793fc695d410bd7b88}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD14\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88f904affe99bf7a5045c1c3704d1146}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD14\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4405ac26d78b02793fc695d410bd7b88}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD14\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9596e5ba318ea6eb9d0de839e5125f7e}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD15\+\_\+\+Pos}}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae63e9b1d8c9e5f92cbb3f8ad67304f67}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD15\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9596e5ba318ea6eb9d0de839e5125f7e}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD15\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd5cdc50a6f6ee671aa1ac39c9048241}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae63e9b1d8c9e5f92cbb3f8ad67304f67}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD15\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39538a30aef08d4bbf9ce88ee22d1b46}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD15\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9596e5ba318ea6eb9d0de839e5125f7e}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD15\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24352127803f5fbe718ff22e7a1062b4}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD15\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9596e5ba318ea6eb9d0de839e5125f7e}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD15\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04d9e85c6ccb1c915142139b2fd40277}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga757af1d9f0ba5f4ed76320b6932e3741}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD0}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90ce7d30e6ae0b2faca4a6861ecc4cc6}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR0\+\_\+0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ecb6eae6b933d78446834bf320cc235}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD0\+\_\+0}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafce37884b3fefd13f415d3d0e86cba54}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR0\+\_\+1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d8177954b7806374d1cbba3bbbfe034}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD0\+\_\+1}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fc992293f3aea2c0bfb5a04524a0f29}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8da0bf95f1973c18a4a4b7c0aa3d1404}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD1}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf102b1b4f826fdc1febfeaf42a7d8a7f}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR1\+\_\+0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6512d7fee2b400279ebd0843a5e481c}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD1\+\_\+0}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33e13010f729b9a9555c1af45ee42bf7}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR1\+\_\+1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb010cc75a60effd883969c35611f5c8}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD1\+\_\+1}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga719f6a7905af1965aeb1d22053819ea4}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e8cc32256e605234ec8bfba9ebbe2d2}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD2}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae53f1f88362bc9d12367842b2c41ac5f}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR2\+\_\+0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga044bf572e114a7746127135a3f38caef}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD2\+\_\+0}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad00c76742cc343b8be0aef2b7a552b21}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR2\+\_\+1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06efd822240e0026cb83e661b88a9e3c}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD2\+\_\+1}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaae9d69d2db60b442144cc0f7427455d}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c6217b6d33bf54771323d7f55e6fa9c}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD3}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fa0a8d6a6bfc0dd9d6cd2cf26a736a9}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR3\+\_\+0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f885f83700f6710d75e8a23135e4449}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD3\+\_\+0}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9bd409075d0271cfcf5f2a382f55af83}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR3\+\_\+1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga713dc2ffd7e76239f05399299043538a}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD3\+\_\+1}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46b83340a77ca8575458294e095a1b3e}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf02aa5885737e111d98770d67b858d8e}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD4}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaaa42ab206386a753e8d57b76761d787}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR4\+\_\+0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa25af0133be08cc46bd64d19913f090c}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD4\+\_\+0}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7c19b72c8d4ebff81d9e7a6bb292d9e}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR4\+\_\+1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac699c89b1b15ad635a1a1109cbe2963e}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD4\+\_\+1}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga184f05795320c61aac7d5f99875aaaf3}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe54b8696e32251e874a821819d7c94d}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD5}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga407f836cfe9440c0a9346bae50593324}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR5\+\_\+0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31e7a8da20fb184d4bca472726c98058}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD5\+\_\+0}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e969eee59eb13d03cecb10296f3cba3}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR5\+\_\+1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c3f4ba96ad50d3d5230fa8fb89f637d}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD5\+\_\+1}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga867aff49673e9c790a7c07ffc94c9426}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa52d8b944af9bb59f52c2fd46559abdb}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD6}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa74c5941b0d588bfd8334c97dd16871e}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR6\+\_\+0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6aa2ea03e1632d3dfe812911bfd97f0b}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD6\+\_\+0}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84fe57689233ae16b9b38b3db0f8b31b}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR6\+\_\+1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b5d490177e16ae30cd5264012feaa87}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD6\+\_\+1}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa747a73c564fc74b1b7cf597b4df2e2f}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18557333a95ca1a26bcd1d7f9fe207be}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD7}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b75312f187bed2ef764a0f244b8cd1b}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR7\+\_\+0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2954be6ab54a7d922b2d0f9e5d173f4}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD7\+\_\+0}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga284ea60cb769d74a000af43ddebfdbeb}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR7\+\_\+1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb959dd401c4890303c5c7fd962bcc08}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD7\+\_\+1}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c9d14950ed3985ab81c13047ac0df81}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e71b61abf42a76033e458460793f940}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD8}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76b3b97a4a27a8bb2e942c0f95f7af31}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR8\+\_\+0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga430de706497b304d9821b50b3a51ac49}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD8\+\_\+0}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9963e91e82f1059ec170793cbf32986}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR8\+\_\+1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9a687c70a3cd5ef5ccef3a13e431b89}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD8\+\_\+1}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35b41b7cab641de2538e1e1d21562bc8}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c7ece6fe1df8b61fd7f11f6751693a9}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD9}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45a4501a9b4ff20e5404a97031e02537}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR9\+\_\+0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b6a86ea34af6c236caa23893d34e6d2}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD9\+\_\+0}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef8b9bad1bc1bb219f6b51bb12c48e67}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR9\+\_\+1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07fb1faf433996b633d49c8307ce9bb2}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD9\+\_\+1}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3ea3497ce2e90ac0e709e7a99088b09}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53f1c72b27ac3f18d6e8c7b366416ba6}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD10}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67fd34cdbc389ee49f5a9bf1271d7dd9}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR10\+\_\+0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71dc18b0db03b06216a30e15bb08c81f}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD10\+\_\+0}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08ac8e25da27d1b6c97647fd18b3a335}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR10\+\_\+1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga955fdb4da04d3702e3566d5068d9fd0a}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD10\+\_\+1}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa93fd3e658c07a9daf9c8016fb4cf46}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85596aa60b034d0de6ecb98f94a8d036}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD11}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18b3ea6ccb52b072cb19d6677b610831}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR11\+\_\+0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5acc6eda43958a03426815a0db4a494b}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD11\+\_\+0}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78a3508e309b9acfa99c3a4301dfb0d8}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR11\+\_\+1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2666e7ba5f50abf8502ba8e0f0f57430}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD11\+\_\+1}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ae4262e6f46de65ce93149a20e0d006}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga834911368392a16ff6b7e051a7e7ae9c}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD12}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a0cd6d85037a7ae0d19806a7dc428a0}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR12\+\_\+0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabac3dea5943de3917f93772936539e74}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD12\+\_\+0}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga460b8f9029d8703782110e118fd6ccdb}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR12\+\_\+1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90f8b6c555a779ed1bef06e7ab1a0600}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD12\+\_\+1}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa63ee70f61bc9df40d9b38af69f93a7e}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga746478979825dcad6323b002906581b9}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD13}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae29eccc9daf15c787ebfc26af3fb3194}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR13\+\_\+0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4f37903148418084e6059041ac2d3c8}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD13\+\_\+0}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80eddbf0106ccf71413851269315125d}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR13\+\_\+1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4dd950825a4c5bb9e89e44f4398f050}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD13\+\_\+1}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62f533a38f324be7e3e68f5c0f2b3570}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga398c010d45105e8e37b1995430a52a94}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD14}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8521ddc4fa71b57540b61ec7803e77f}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR14\+\_\+0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2312d606bfcd3b62e9885d7d7b316b39}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD14\+\_\+0}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5bcc6307af9a6e5f578dfcb4fda49b3}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR14\+\_\+1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88f904affe99bf7a5045c1c3704d1146}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD14\+\_\+1}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac266bda493b96f1200bc0f7ae05a7475}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd5cdc50a6f6ee671aa1ac39c9048241}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD15}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b6f6a720852e3791433148aab8b722c}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR15\+\_\+0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39538a30aef08d4bbf9ce88ee22d1b46}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD15\+\_\+0}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d827196cbbdebdf82554c8c04a1db6f}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR15\+\_\+1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24352127803f5fbe718ff22e7a1062b4}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD15\+\_\+1}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1069cfa20fb4680057c8f9b91826ebe1}{GPIO\+\_\+\+IDR\+\_\+\+ID0\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fe6424f42570902856737fb45f7d321}{GPIO\+\_\+\+IDR\+\_\+\+ID0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1069cfa20fb4680057c8f9b91826ebe1}{GPIO\+\_\+\+IDR\+\_\+\+ID0\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64aa379a4bcfe84ae33383d689373096}{GPIO\+\_\+\+IDR\+\_\+\+ID0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fe6424f42570902856737fb45f7d321}{GPIO\+\_\+\+IDR\+\_\+\+ID0\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38320698cffb50138c8438a860030cb9}{GPIO\+\_\+\+IDR\+\_\+\+ID1\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00dbb77370754ad461600ed3cf418dba}{GPIO\+\_\+\+IDR\+\_\+\+ID1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38320698cffb50138c8438a860030cb9}{GPIO\+\_\+\+IDR\+\_\+\+ID1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e44bbc1d39579b027765f259dc897ea}{GPIO\+\_\+\+IDR\+\_\+\+ID1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00dbb77370754ad461600ed3cf418dba}{GPIO\+\_\+\+IDR\+\_\+\+ID1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1720532896734b3e5ffaccd76834fdef}{GPIO\+\_\+\+IDR\+\_\+\+ID2\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b48dad5247c404dda274ab5e5fde340}{GPIO\+\_\+\+IDR\+\_\+\+ID2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1720532896734b3e5ffaccd76834fdef}{GPIO\+\_\+\+IDR\+\_\+\+ID2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2b06b287f35a0b048d8f5fbe4a06a9c}{GPIO\+\_\+\+IDR\+\_\+\+ID2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b48dad5247c404dda274ab5e5fde340}{GPIO\+\_\+\+IDR\+\_\+\+ID2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9ea4291861a56bb8901653b2c148ccd}{GPIO\+\_\+\+IDR\+\_\+\+ID3\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ca640e7db8f27244ae9515a58910ae3}{GPIO\+\_\+\+IDR\+\_\+\+ID3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9ea4291861a56bb8901653b2c148ccd}{GPIO\+\_\+\+IDR\+\_\+\+ID3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0c3adefa4cafaf0455139b4e80b70eb}{GPIO\+\_\+\+IDR\+\_\+\+ID3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ca640e7db8f27244ae9515a58910ae3}{GPIO\+\_\+\+IDR\+\_\+\+ID3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3acb4b4ccaae63ec98c19fbe056c74ae}{GPIO\+\_\+\+IDR\+\_\+\+ID4\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1d6c2b8346744bc456ea65d4365c207}{GPIO\+\_\+\+IDR\+\_\+\+ID4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3acb4b4ccaae63ec98c19fbe056c74ae}{GPIO\+\_\+\+IDR\+\_\+\+ID4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7454dab87916ca6076b287a21c2e4cd7}{GPIO\+\_\+\+IDR\+\_\+\+ID4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1d6c2b8346744bc456ea65d4365c207}{GPIO\+\_\+\+IDR\+\_\+\+ID4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f45f4603706510827aa92d39fd4bb45}{GPIO\+\_\+\+IDR\+\_\+\+ID5\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b44907427286bcb72189dbef6fc0148}{GPIO\+\_\+\+IDR\+\_\+\+ID5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f45f4603706510827aa92d39fd4bb45}{GPIO\+\_\+\+IDR\+\_\+\+ID5\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2cbfa2ff564030d912ce8f327850a3bf}{GPIO\+\_\+\+IDR\+\_\+\+ID5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b44907427286bcb72189dbef6fc0148}{GPIO\+\_\+\+IDR\+\_\+\+ID5\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbd6ccece5d47d40c929af5cf9973203}{GPIO\+\_\+\+IDR\+\_\+\+ID6\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb18ccf8bb22161f83ad929a18d4c4aa}{GPIO\+\_\+\+IDR\+\_\+\+ID6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbd6ccece5d47d40c929af5cf9973203}{GPIO\+\_\+\+IDR\+\_\+\+ID6\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac933b9235cae5f9fccbd2fc41f9a2dc4}{GPIO\+\_\+\+IDR\+\_\+\+ID6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb18ccf8bb22161f83ad929a18d4c4aa}{GPIO\+\_\+\+IDR\+\_\+\+ID6\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23669c60b1baa1d95dac788cff2a0eb8}{GPIO\+\_\+\+IDR\+\_\+\+ID7\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45c9835db5c12b661eae0c5a0a69af5a}{GPIO\+\_\+\+IDR\+\_\+\+ID7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23669c60b1baa1d95dac788cff2a0eb8}{GPIO\+\_\+\+IDR\+\_\+\+ID7\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09ce75fcb48ac0db30f99ba312e8538a}{GPIO\+\_\+\+IDR\+\_\+\+ID7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45c9835db5c12b661eae0c5a0a69af5a}{GPIO\+\_\+\+IDR\+\_\+\+ID7\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaba7afe6abb55e6a80fb0ace5d46c883}{GPIO\+\_\+\+IDR\+\_\+\+ID8\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08a268c98dea54059f48bbda7edd8e74}{GPIO\+\_\+\+IDR\+\_\+\+ID8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaba7afe6abb55e6a80fb0ace5d46c883}{GPIO\+\_\+\+IDR\+\_\+\+ID8\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa193633720d142ceca6c6b27c4e87f02}{GPIO\+\_\+\+IDR\+\_\+\+ID8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08a268c98dea54059f48bbda7edd8e74}{GPIO\+\_\+\+IDR\+\_\+\+ID8\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad46ff99f2017c2a5eeab2fdeebfb1012}{GPIO\+\_\+\+IDR\+\_\+\+ID9\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4dad9a902a8200c53d60ba02de858315}{GPIO\+\_\+\+IDR\+\_\+\+ID9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad46ff99f2017c2a5eeab2fdeebfb1012}{GPIO\+\_\+\+IDR\+\_\+\+ID9\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga888325b6581f9ae181f3e4fe904b0c44}{GPIO\+\_\+\+IDR\+\_\+\+ID9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4dad9a902a8200c53d60ba02de858315}{GPIO\+\_\+\+IDR\+\_\+\+ID9\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6842601dbe73734e8058a6858fa7078}{GPIO\+\_\+\+IDR\+\_\+\+ID10\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa33d3d411ebb4a1009e148df02d2ac54}{GPIO\+\_\+\+IDR\+\_\+\+ID10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6842601dbe73734e8058a6858fa7078}{GPIO\+\_\+\+IDR\+\_\+\+ID10\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6cd53d2742d0ace30b835bd0f44f5ebf}{GPIO\+\_\+\+IDR\+\_\+\+ID10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa33d3d411ebb4a1009e148df02d2ac54}{GPIO\+\_\+\+IDR\+\_\+\+ID10\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga117cc21fe4de69983c2444c7f8587687}{GPIO\+\_\+\+IDR\+\_\+\+ID11\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad068577edb9af03083fcd0f4de0f8758}{GPIO\+\_\+\+IDR\+\_\+\+ID11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga117cc21fe4de69983c2444c7f8587687}{GPIO\+\_\+\+IDR\+\_\+\+ID11\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade5e087b267f95733cc4328522b7890d}{GPIO\+\_\+\+IDR\+\_\+\+ID11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad068577edb9af03083fcd0f4de0f8758}{GPIO\+\_\+\+IDR\+\_\+\+ID11\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1bc8d6bc8dd7654ccb18d936a3efe79f}{GPIO\+\_\+\+IDR\+\_\+\+ID12\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04a2965de2040e7c131ca5ab24a6724c}{GPIO\+\_\+\+IDR\+\_\+\+ID12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1bc8d6bc8dd7654ccb18d936a3efe79f}{GPIO\+\_\+\+IDR\+\_\+\+ID12\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33564d1679db8201389f806595d000d9}{GPIO\+\_\+\+IDR\+\_\+\+ID12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04a2965de2040e7c131ca5ab24a6724c}{GPIO\+\_\+\+IDR\+\_\+\+ID12\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada649f077b81777a8ba7ae97160e9fe4}{GPIO\+\_\+\+IDR\+\_\+\+ID13\+\_\+\+Pos}}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38255de273b95c94e29c1bdaa637579e}{GPIO\+\_\+\+IDR\+\_\+\+ID13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada649f077b81777a8ba7ae97160e9fe4}{GPIO\+\_\+\+IDR\+\_\+\+ID13\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82e0ce0fca46443e3cbaf887a3a35713}{GPIO\+\_\+\+IDR\+\_\+\+ID13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38255de273b95c94e29c1bdaa637579e}{GPIO\+\_\+\+IDR\+\_\+\+ID13\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0921a37817bff3c30f5e4c019b6a4084}{GPIO\+\_\+\+IDR\+\_\+\+ID14\+\_\+\+Pos}}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacba67a5c308fb3b335dcd8979625b1b3}{GPIO\+\_\+\+IDR\+\_\+\+ID14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0921a37817bff3c30f5e4c019b6a4084}{GPIO\+\_\+\+IDR\+\_\+\+ID14\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac716fc8a3853431b69697ea5ee0aa8d2}{GPIO\+\_\+\+IDR\+\_\+\+ID14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacba67a5c308fb3b335dcd8979625b1b3}{GPIO\+\_\+\+IDR\+\_\+\+ID14\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga631021cf3bab4864fdc505ceee8a6c4f}{GPIO\+\_\+\+IDR\+\_\+\+ID15\+\_\+\+Pos}}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18c156b5eb9356ecd1ba66c96864d5a5}{GPIO\+\_\+\+IDR\+\_\+\+ID15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga631021cf3bab4864fdc505ceee8a6c4f}{GPIO\+\_\+\+IDR\+\_\+\+ID15\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae72c80e97c41b8143cf299c078459ea4}{GPIO\+\_\+\+IDR\+\_\+\+ID15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18c156b5eb9356ecd1ba66c96864d5a5}{GPIO\+\_\+\+IDR\+\_\+\+ID15\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7691154d734ec08089eb3dc28a369726}{GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64aa379a4bcfe84ae33383d689373096}{GPIO\+\_\+\+IDR\+\_\+\+ID0}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4b3e9ceaa683b7cbc89f2507ef0f110}{GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e44bbc1d39579b027765f259dc897ea}{GPIO\+\_\+\+IDR\+\_\+\+ID1}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf32691b8213a6b9c7ddb164bcc66af7f}{GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2b06b287f35a0b048d8f5fbe4a06a9c}{GPIO\+\_\+\+IDR\+\_\+\+ID2}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga172dc9a76f772c8e386ac0162e0a52fa}{GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0c3adefa4cafaf0455139b4e80b70eb}{GPIO\+\_\+\+IDR\+\_\+\+ID3}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5aded5247a4fa0834a311679c593fcd7}{GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7454dab87916ca6076b287a21c2e4cd7}{GPIO\+\_\+\+IDR\+\_\+\+ID4}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e7bf44f34ab51218a24b6b9467e9166}{GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2cbfa2ff564030d912ce8f327850a3bf}{GPIO\+\_\+\+IDR\+\_\+\+ID5}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6aa5a3c8353ab0ce15d6500baf902e8b}{GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac933b9235cae5f9fccbd2fc41f9a2dc4}{GPIO\+\_\+\+IDR\+\_\+\+ID6}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeccc9232d1758570c7dd9d8733d9f5b6}{GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09ce75fcb48ac0db30f99ba312e8538a}{GPIO\+\_\+\+IDR\+\_\+\+ID7}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b5f3c629daa6d4dd3ace095a127f9e1}{GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa193633720d142ceca6c6b27c4e87f02}{GPIO\+\_\+\+IDR\+\_\+\+ID8}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd452f85fa151363ffbf1d263185ef0d}{GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga888325b6581f9ae181f3e4fe904b0c44}{GPIO\+\_\+\+IDR\+\_\+\+ID9}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff38e1078878bdd79375295e7ab829b5}{GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6cd53d2742d0ace30b835bd0f44f5ebf}{GPIO\+\_\+\+IDR\+\_\+\+ID10}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84c3f48e386abf1f6d97e4fb86cbaa7c}{GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gade5e087b267f95733cc4328522b7890d}{GPIO\+\_\+\+IDR\+\_\+\+ID11}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec151d78711f0274d3ab5b239884e645}{GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33564d1679db8201389f806595d000d9}{GPIO\+\_\+\+IDR\+\_\+\+ID12}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6771a14a3c52f397295737e509633b05}{GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82e0ce0fca46443e3cbaf887a3a35713}{GPIO\+\_\+\+IDR\+\_\+\+ID13}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0b8882f4473b5d65266792ed631f0bb}{GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac716fc8a3853431b69697ea5ee0aa8d2}{GPIO\+\_\+\+IDR\+\_\+\+ID14}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fa9b2bca3451f0be4560333692fb5a4}{GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae72c80e97c41b8143cf299c078459ea4}{GPIO\+\_\+\+IDR\+\_\+\+ID15}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade6bff88e55b2428269c90ebde121d31}{GPIO\+\_\+\+ODR\+\_\+\+OD0\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c08637123e42a30fbf4e9e49feb650f}{GPIO\+\_\+\+ODR\+\_\+\+OD0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade6bff88e55b2428269c90ebde121d31}{GPIO\+\_\+\+ODR\+\_\+\+OD0\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e7937b0a505e771361804a211c7656f}{GPIO\+\_\+\+ODR\+\_\+\+OD0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c08637123e42a30fbf4e9e49feb650f}{GPIO\+\_\+\+ODR\+\_\+\+OD0\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60dfdab58aa53c6790eb545f50f92722}{GPIO\+\_\+\+ODR\+\_\+\+OD1\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga284902fc92059f740dc599945071d767}{GPIO\+\_\+\+ODR\+\_\+\+OD1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60dfdab58aa53c6790eb545f50f92722}{GPIO\+\_\+\+ODR\+\_\+\+OD1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga104dff849ee2c6a0b58777a336912583}{GPIO\+\_\+\+ODR\+\_\+\+OD1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga284902fc92059f740dc599945071d767}{GPIO\+\_\+\+ODR\+\_\+\+OD1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ea388b190f9040a9657d9b395471596}{GPIO\+\_\+\+ODR\+\_\+\+OD2\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b7c3794b7948875eea27a4b09bac063}{GPIO\+\_\+\+ODR\+\_\+\+OD2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ea388b190f9040a9657d9b395471596}{GPIO\+\_\+\+ODR\+\_\+\+OD2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff3ff4b6fa52aac52991053b26d8dd80}{GPIO\+\_\+\+ODR\+\_\+\+OD2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b7c3794b7948875eea27a4b09bac063}{GPIO\+\_\+\+ODR\+\_\+\+OD2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a4ae35ae856330bc937251fd9ccf01c}{GPIO\+\_\+\+ODR\+\_\+\+OD3\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b3312000af1016c233b04590b8c054c}{GPIO\+\_\+\+ODR\+\_\+\+OD3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a4ae35ae856330bc937251fd9ccf01c}{GPIO\+\_\+\+ODR\+\_\+\+OD3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba5790d50582befba7f91037df94b159}{GPIO\+\_\+\+ODR\+\_\+\+OD3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b3312000af1016c233b04590b8c054c}{GPIO\+\_\+\+ODR\+\_\+\+OD3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91e0a70767add938306339ea3f3c8df5}{GPIO\+\_\+\+ODR\+\_\+\+OD4\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab27b415dc46e3832b021eb0d697f1b13}{GPIO\+\_\+\+ODR\+\_\+\+OD4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91e0a70767add938306339ea3f3c8df5}{GPIO\+\_\+\+ODR\+\_\+\+OD4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd275e221a79cf7a3ac0c98ee15af3c5}{GPIO\+\_\+\+ODR\+\_\+\+OD4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab27b415dc46e3832b021eb0d697f1b13}{GPIO\+\_\+\+ODR\+\_\+\+OD4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada7f2c3690272b52bde0c22223d39dff}{GPIO\+\_\+\+ODR\+\_\+\+OD5\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga530c4cdcbeb559b2f990a237b4765631}{GPIO\+\_\+\+ODR\+\_\+\+OD5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada7f2c3690272b52bde0c22223d39dff}{GPIO\+\_\+\+ODR\+\_\+\+OD5\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4046ad484b858f3c49eb0449f45e3af5}{GPIO\+\_\+\+ODR\+\_\+\+OD5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga530c4cdcbeb559b2f990a237b4765631}{GPIO\+\_\+\+ODR\+\_\+\+OD5\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeaffa5b5eec9c90b552ebef5fc13828a}{GPIO\+\_\+\+ODR\+\_\+\+OD6\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga965661d93777219b16fee1d210831622}{GPIO\+\_\+\+ODR\+\_\+\+OD6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeaffa5b5eec9c90b552ebef5fc13828a}{GPIO\+\_\+\+ODR\+\_\+\+OD6\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34550e0c5098cf24a2ab86e2ecc67c14}{GPIO\+\_\+\+ODR\+\_\+\+OD6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga965661d93777219b16fee1d210831622}{GPIO\+\_\+\+ODR\+\_\+\+OD6\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34bf70d7723a8e809a7ec2baba5583b1}{GPIO\+\_\+\+ODR\+\_\+\+OD7\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad697f4e743a67aad8ad37560a176ed25}{GPIO\+\_\+\+ODR\+\_\+\+OD7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34bf70d7723a8e809a7ec2baba5583b1}{GPIO\+\_\+\+ODR\+\_\+\+OD7\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba7559603648f95b76d128f0a637675c}{GPIO\+\_\+\+ODR\+\_\+\+OD7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad697f4e743a67aad8ad37560a176ed25}{GPIO\+\_\+\+ODR\+\_\+\+OD7\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad52cedd015ac8e511f7f2cdda0e6c4ca}{GPIO\+\_\+\+ODR\+\_\+\+OD8\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacad5442c3f20d25fdb0b24d78d1eab5b}{GPIO\+\_\+\+ODR\+\_\+\+OD8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad52cedd015ac8e511f7f2cdda0e6c4ca}{GPIO\+\_\+\+ODR\+\_\+\+OD8\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60a61ea7de95ccdcb674e8b972969a1f}{GPIO\+\_\+\+ODR\+\_\+\+OD8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacad5442c3f20d25fdb0b24d78d1eab5b}{GPIO\+\_\+\+ODR\+\_\+\+OD8\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41b713787d20ffacdc2c2b4f6fe05e4e}{GPIO\+\_\+\+ODR\+\_\+\+OD9\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga871215a04902f7abbc8e4753aa523d87}{GPIO\+\_\+\+ODR\+\_\+\+OD9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41b713787d20ffacdc2c2b4f6fe05e4e}{GPIO\+\_\+\+ODR\+\_\+\+OD9\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3bfdb1e3526890736b0c1238adda99c}{GPIO\+\_\+\+ODR\+\_\+\+OD9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga871215a04902f7abbc8e4753aa523d87}{GPIO\+\_\+\+ODR\+\_\+\+OD9\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa47f67a9087ba57c2144a8a19d597bf5}{GPIO\+\_\+\+ODR\+\_\+\+OD10\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5e3aca353a76254fd8d02debede2fae}{GPIO\+\_\+\+ODR\+\_\+\+OD10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa47f67a9087ba57c2144a8a19d597bf5}{GPIO\+\_\+\+ODR\+\_\+\+OD10\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5c6ba137db2753434a1253e111ff6a2}{GPIO\+\_\+\+ODR\+\_\+\+OD10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5e3aca353a76254fd8d02debede2fae}{GPIO\+\_\+\+ODR\+\_\+\+OD10\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4f6824376eb5f7f0185580a780d5ecf}{GPIO\+\_\+\+ODR\+\_\+\+OD11\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5432eff2238e4c6adf1f5c5cda9a797d}{GPIO\+\_\+\+ODR\+\_\+\+OD11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4f6824376eb5f7f0185580a780d5ecf}{GPIO\+\_\+\+ODR\+\_\+\+OD11\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e7e487eb914e276c92534eab7b1efdc}{GPIO\+\_\+\+ODR\+\_\+\+OD11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5432eff2238e4c6adf1f5c5cda9a797d}{GPIO\+\_\+\+ODR\+\_\+\+OD11\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a3eca32e4b8eca5b984c371fc118c44}{GPIO\+\_\+\+ODR\+\_\+\+OD12\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae85ad24a6fcfac506e330e0f896b1e23}{GPIO\+\_\+\+ODR\+\_\+\+OD12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a3eca32e4b8eca5b984c371fc118c44}{GPIO\+\_\+\+ODR\+\_\+\+OD12\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac42a77f0ced79d51a5952d929a7e0528}{GPIO\+\_\+\+ODR\+\_\+\+OD12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae85ad24a6fcfac506e330e0f896b1e23}{GPIO\+\_\+\+ODR\+\_\+\+OD12\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29598cda6568737ee82992f76d07c45c}{GPIO\+\_\+\+ODR\+\_\+\+OD13\+\_\+\+Pos}}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93481785eb62b6669b8aceb1907b8e13}{GPIO\+\_\+\+ODR\+\_\+\+OD13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29598cda6568737ee82992f76d07c45c}{GPIO\+\_\+\+ODR\+\_\+\+OD13\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga582584ba2995b3b9993728b02a98f2c1}{GPIO\+\_\+\+ODR\+\_\+\+OD13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93481785eb62b6669b8aceb1907b8e13}{GPIO\+\_\+\+ODR\+\_\+\+OD13\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd02d3bb351676e31027d8bad0c8eb70}{GPIO\+\_\+\+ODR\+\_\+\+OD14\+\_\+\+Pos}}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf028b3836cb425dab56d38dd1df17062}{GPIO\+\_\+\+ODR\+\_\+\+OD14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd02d3bb351676e31027d8bad0c8eb70}{GPIO\+\_\+\+ODR\+\_\+\+OD14\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c2ec83ded91512630244d2d1e1c300b}{GPIO\+\_\+\+ODR\+\_\+\+OD14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf028b3836cb425dab56d38dd1df17062}{GPIO\+\_\+\+ODR\+\_\+\+OD14\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3bac5a39dda0f70c8fb9de38450eb21}{GPIO\+\_\+\+ODR\+\_\+\+OD15\+\_\+\+Pos}}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26a07f39cf1e55d17f56df37cd875288}{GPIO\+\_\+\+ODR\+\_\+\+OD15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3bac5a39dda0f70c8fb9de38450eb21}{GPIO\+\_\+\+ODR\+\_\+\+OD15\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e411f3d6f91e5218dc9ca1b6739f053}{GPIO\+\_\+\+ODR\+\_\+\+OD15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26a07f39cf1e55d17f56df37cd875288}{GPIO\+\_\+\+ODR\+\_\+\+OD15\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42386f40895bc86ff49eefe80708bbc6}{GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e7937b0a505e771361804a211c7656f}{GPIO\+\_\+\+ODR\+\_\+\+OD0}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7680b11616859cd0f462703224511fb2}{GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga104dff849ee2c6a0b58777a336912583}{GPIO\+\_\+\+ODR\+\_\+\+OD1}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae93b86fd4c1bfcfafc42bf820c17c019}{GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff3ff4b6fa52aac52991053b26d8dd80}{GPIO\+\_\+\+ODR\+\_\+\+OD2}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3fffcd41fa6347ce4b61e6abbae55c7a}{GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba5790d50582befba7f91037df94b159}{GPIO\+\_\+\+ODR\+\_\+\+OD3}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9b5f55a1f9dda2285576a276d0fb0e2}{GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd275e221a79cf7a3ac0c98ee15af3c5}{GPIO\+\_\+\+ODR\+\_\+\+OD4}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6723e4adf0b6b333f74e15e00a60a4db}{GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4046ad484b858f3c49eb0449f45e3af5}{GPIO\+\_\+\+ODR\+\_\+\+OD5}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga202234d8f40086f6343e30597b52c838}{GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34550e0c5098cf24a2ab86e2ecc67c14}{GPIO\+\_\+\+ODR\+\_\+\+OD6}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c713b846aa56d5a31b2e4525d705679}{GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba7559603648f95b76d128f0a637675c}{GPIO\+\_\+\+ODR\+\_\+\+OD7}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabe9c0b33000bbfe71f107cce0af0eb2}{GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60a61ea7de95ccdcb674e8b972969a1f}{GPIO\+\_\+\+ODR\+\_\+\+OD8}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25f53481a7575ebb0eb5477950673188}{GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3bfdb1e3526890736b0c1238adda99c}{GPIO\+\_\+\+ODR\+\_\+\+OD9}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e2817e62685ec81d3ca6674d8e75187}{GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5c6ba137db2753434a1253e111ff6a2}{GPIO\+\_\+\+ODR\+\_\+\+OD10}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6022058342e528d097d2d352ccb3210c}{GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e7e487eb914e276c92534eab7b1efdc}{GPIO\+\_\+\+ODR\+\_\+\+OD11}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6df2c7bfa97e4536c3c112fa6dc00992}{GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac42a77f0ced79d51a5952d929a7e0528}{GPIO\+\_\+\+ODR\+\_\+\+OD12}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7a51e706f1931e6ac3ddd117242da23}{GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga582584ba2995b3b9993728b02a98f2c1}{GPIO\+\_\+\+ODR\+\_\+\+OD13}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga090cea405c38fd8c48f77e561deaaa07}{GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c2ec83ded91512630244d2d1e1c300b}{GPIO\+\_\+\+ODR\+\_\+\+OD14}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga527b7d78707f17edfe826be72aa59fdc}{GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e411f3d6f91e5218dc9ca1b6739f053}{GPIO\+\_\+\+ODR\+\_\+\+OD15}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga409d8650af1aa0e1958cc1ed2f96acda}{GPIO\+\_\+\+BSRR\+\_\+\+BS0\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga758aadb3c036759a162542216f98fcbc}{GPIO\+\_\+\+BSRR\+\_\+\+BS0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga409d8650af1aa0e1958cc1ed2f96acda}{GPIO\+\_\+\+BSRR\+\_\+\+BS0\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bdfbe2a618de42c420de923b2f8507d}{GPIO\+\_\+\+BSRR\+\_\+\+BS0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga758aadb3c036759a162542216f98fcbc}{GPIO\+\_\+\+BSRR\+\_\+\+BS0\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7457f610b20ffdd73c97d90724ed4d4e}{GPIO\+\_\+\+BSRR\+\_\+\+BS1\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga875bc62855425da548fa2f68d3be0f49}{GPIO\+\_\+\+BSRR\+\_\+\+BS1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7457f610b20ffdd73c97d90724ed4d4e}{GPIO\+\_\+\+BSRR\+\_\+\+BS1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga316604d9223fee0c0591b58bd42b5f51}{GPIO\+\_\+\+BSRR\+\_\+\+BS1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga875bc62855425da548fa2f68d3be0f49}{GPIO\+\_\+\+BSRR\+\_\+\+BS1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3af1acce0c96a515284b6f8bd12b8436}{GPIO\+\_\+\+BSRR\+\_\+\+BS2\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0d718587115b4b07190c9ade21789ac}{GPIO\+\_\+\+BSRR\+\_\+\+BS2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3af1acce0c96a515284b6f8bd12b8436}{GPIO\+\_\+\+BSRR\+\_\+\+BS2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc89617a25217236b94eec1fd93891cb}{GPIO\+\_\+\+BSRR\+\_\+\+BS2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0d718587115b4b07190c9ade21789ac}{GPIO\+\_\+\+BSRR\+\_\+\+BS2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0837604e1baac4b8b86fc3e660b17ad}{GPIO\+\_\+\+BSRR\+\_\+\+BS3\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8d8114b4db83d01096d0337750d3099}{GPIO\+\_\+\+BSRR\+\_\+\+BS3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0837604e1baac4b8b86fc3e660b17ad}{GPIO\+\_\+\+BSRR\+\_\+\+BS3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79e5ac9ace2d797ecfcc3d633c7ca52f}{GPIO\+\_\+\+BSRR\+\_\+\+BS3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8d8114b4db83d01096d0337750d3099}{GPIO\+\_\+\+BSRR\+\_\+\+BS3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae421b6676ce8b2865cbb6e15fc45d495}{GPIO\+\_\+\+BSRR\+\_\+\+BS4\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0331d270ba3fe6bad1f3353ed09194bf}{GPIO\+\_\+\+BSRR\+\_\+\+BS4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae421b6676ce8b2865cbb6e15fc45d495}{GPIO\+\_\+\+BSRR\+\_\+\+BS4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga692f3966c5260fd55f3bb09829f69e75}{GPIO\+\_\+\+BSRR\+\_\+\+BS4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0331d270ba3fe6bad1f3353ed09194bf}{GPIO\+\_\+\+BSRR\+\_\+\+BS4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad686100d76807920229b49d233cbd96d}{GPIO\+\_\+\+BSRR\+\_\+\+BS5\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga502f44e296cddc2c4099ab7e7e9b11d8}{GPIO\+\_\+\+BSRR\+\_\+\+BS5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad686100d76807920229b49d233cbd96d}{GPIO\+\_\+\+BSRR\+\_\+\+BS5\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ea824455e136eee60ec17f42dabab0b}{GPIO\+\_\+\+BSRR\+\_\+\+BS5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga502f44e296cddc2c4099ab7e7e9b11d8}{GPIO\+\_\+\+BSRR\+\_\+\+BS5\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91f4268de41bba2e411879d3fa900af7}{GPIO\+\_\+\+BSRR\+\_\+\+BS6\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8d6a22635cfd41987e341af34b87a63}{GPIO\+\_\+\+BSRR\+\_\+\+BS6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91f4268de41bba2e411879d3fa900af7}{GPIO\+\_\+\+BSRR\+\_\+\+BS6\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69b3333e39824fde00bc36b181de3929}{GPIO\+\_\+\+BSRR\+\_\+\+BS6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8d6a22635cfd41987e341af34b87a63}{GPIO\+\_\+\+BSRR\+\_\+\+BS6\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d1dd4ddac06be768bb7727bcb657081}{GPIO\+\_\+\+BSRR\+\_\+\+BS7\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga635b08b445669748e8fadbcb0d2481e6}{GPIO\+\_\+\+BSRR\+\_\+\+BS7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d1dd4ddac06be768bb7727bcb657081}{GPIO\+\_\+\+BSRR\+\_\+\+BS7\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9836771d1c021b9b7350fd3c3d544b0}{GPIO\+\_\+\+BSRR\+\_\+\+BS7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga635b08b445669748e8fadbcb0d2481e6}{GPIO\+\_\+\+BSRR\+\_\+\+BS7\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga595b5fd07dcafd23fd6ed6e23cb43b5a}{GPIO\+\_\+\+BSRR\+\_\+\+BS8\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga765d016146d30e6112499598959a948a}{GPIO\+\_\+\+BSRR\+\_\+\+BS8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga595b5fd07dcafd23fd6ed6e23cb43b5a}{GPIO\+\_\+\+BSRR\+\_\+\+BS8\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c295b6482aa91ef51198e570166f60f}{GPIO\+\_\+\+BSRR\+\_\+\+BS8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga765d016146d30e6112499598959a948a}{GPIO\+\_\+\+BSRR\+\_\+\+BS8\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab415c303400428fa585419e57aa2513d}{GPIO\+\_\+\+BSRR\+\_\+\+BS9\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e1f12d75678bb5d295b8f77d5db15a0}{GPIO\+\_\+\+BSRR\+\_\+\+BS9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab415c303400428fa585419e57aa2513d}{GPIO\+\_\+\+BSRR\+\_\+\+BS9\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49258fbb201ec8e332b248bbd0370b07}{GPIO\+\_\+\+BSRR\+\_\+\+BS9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e1f12d75678bb5d295b8f77d5db15a0}{GPIO\+\_\+\+BSRR\+\_\+\+BS9\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf85195c9fb5642687151366b0f363441}{GPIO\+\_\+\+BSRR\+\_\+\+BS10\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a8f9979581623c5ee8a3b16be563cd1}{GPIO\+\_\+\+BSRR\+\_\+\+BS10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf85195c9fb5642687151366b0f363441}{GPIO\+\_\+\+BSRR\+\_\+\+BS10\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbe42933da56edaa62f89d6fb5093b32}{GPIO\+\_\+\+BSRR\+\_\+\+BS10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a8f9979581623c5ee8a3b16be563cd1}{GPIO\+\_\+\+BSRR\+\_\+\+BS10\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f79cf6b45de75813ed9d2af64f0d91b}{GPIO\+\_\+\+BSRR\+\_\+\+BS11\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d224601eb9ec2476451efe136693769}{GPIO\+\_\+\+BSRR\+\_\+\+BS11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f79cf6b45de75813ed9d2af64f0d91b}{GPIO\+\_\+\+BSRR\+\_\+\+BS11\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71b06aba868da67827335c823cde772c}{GPIO\+\_\+\+BSRR\+\_\+\+BS11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d224601eb9ec2476451efe136693769}{GPIO\+\_\+\+BSRR\+\_\+\+BS11\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4302c8e25dd2711d37262b73865f3c19}{GPIO\+\_\+\+BSRR\+\_\+\+BS12\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cc01661d2dec2e9dd4b02528e271393}{GPIO\+\_\+\+BSRR\+\_\+\+BS12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4302c8e25dd2711d37262b73865f3c19}{GPIO\+\_\+\+BSRR\+\_\+\+BS12\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34dec3bc91096fccb3339f2d6d181846}{GPIO\+\_\+\+BSRR\+\_\+\+BS12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cc01661d2dec2e9dd4b02528e271393}{GPIO\+\_\+\+BSRR\+\_\+\+BS12\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fe11d923932261f904c089da78e7ebc}{GPIO\+\_\+\+BSRR\+\_\+\+BS13\+\_\+\+Pos}}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed57c94725261a35387ef04c9675cdbe}{GPIO\+\_\+\+BSRR\+\_\+\+BS13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fe11d923932261f904c089da78e7ebc}{GPIO\+\_\+\+BSRR\+\_\+\+BS13\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ea853befe5a2a238f0e0fe5d6c41b9c}{GPIO\+\_\+\+BSRR\+\_\+\+BS13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed57c94725261a35387ef04c9675cdbe}{GPIO\+\_\+\+BSRR\+\_\+\+BS13\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c86de2a9b2e7394040a65bf114131bc}{GPIO\+\_\+\+BSRR\+\_\+\+BS14\+\_\+\+Pos}}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeaaedec226989e8048f5cbde2de6c1c5}{GPIO\+\_\+\+BSRR\+\_\+\+BS14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c86de2a9b2e7394040a65bf114131bc}{GPIO\+\_\+\+BSRR\+\_\+\+BS14\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24e32d8f8af43a171ed1a4c7eb202d17}{GPIO\+\_\+\+BSRR\+\_\+\+BS14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeaaedec226989e8048f5cbde2de6c1c5}{GPIO\+\_\+\+BSRR\+\_\+\+BS14\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae93dccdbf7e8ef41da1b847975cf0eac}{GPIO\+\_\+\+BSRR\+\_\+\+BS15\+\_\+\+Pos}}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab40b26153e5c50ae45ebc6deb06cc0fb}{GPIO\+\_\+\+BSRR\+\_\+\+BS15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae93dccdbf7e8ef41da1b847975cf0eac}{GPIO\+\_\+\+BSRR\+\_\+\+BS15\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8427fb5c9074e51fbf27480a6a65a80}{GPIO\+\_\+\+BSRR\+\_\+\+BS15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab40b26153e5c50ae45ebc6deb06cc0fb}{GPIO\+\_\+\+BSRR\+\_\+\+BS15\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b9e4440bb44a4ab919e9a0171af788b}{GPIO\+\_\+\+BSRR\+\_\+\+BR0\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6ca69cbc7e23bf313dda10288ce21f5}{GPIO\+\_\+\+BSRR\+\_\+\+BR0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b9e4440bb44a4ab919e9a0171af788b}{GPIO\+\_\+\+BSRR\+\_\+\+BR0\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44316fb208a551d63550ab435a65faaf}{GPIO\+\_\+\+BSRR\+\_\+\+BR0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6ca69cbc7e23bf313dda10288ce21f5}{GPIO\+\_\+\+BSRR\+\_\+\+BR0\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga075d239db694cea8f30c70534ddf7be9}{GPIO\+\_\+\+BSRR\+\_\+\+BR1\+\_\+\+Pos}}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9890be2a151b0b31119eba03b36b9df}{GPIO\+\_\+\+BSRR\+\_\+\+BR1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga075d239db694cea8f30c70534ddf7be9}{GPIO\+\_\+\+BSRR\+\_\+\+BR1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga855ce6a1019d453bd1fbe9f61b5531b8}{GPIO\+\_\+\+BSRR\+\_\+\+BR1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9890be2a151b0b31119eba03b36b9df}{GPIO\+\_\+\+BSRR\+\_\+\+BR1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c5825e38ef02071bf0d888ab636d241}{GPIO\+\_\+\+BSRR\+\_\+\+BR2\+\_\+\+Pos}}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca8d1db9b985749bcdcc4f83d80e25b1}{GPIO\+\_\+\+BSRR\+\_\+\+BR2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c5825e38ef02071bf0d888ab636d241}{GPIO\+\_\+\+BSRR\+\_\+\+BR2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ac2103861a8ab0c8c8fed5e3bf7db0a}{GPIO\+\_\+\+BSRR\+\_\+\+BR2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca8d1db9b985749bcdcc4f83d80e25b1}{GPIO\+\_\+\+BSRR\+\_\+\+BR2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ef6b53609ca5d188a6916d8574d6030}{GPIO\+\_\+\+BSRR\+\_\+\+BR3\+\_\+\+Pos}}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7045c8361aeed94f72ed591c604d1f1}{GPIO\+\_\+\+BSRR\+\_\+\+BR3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ef6b53609ca5d188a6916d8574d6030}{GPIO\+\_\+\+BSRR\+\_\+\+BR3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf256a26094e33026f7f575f04d0e05c9}{GPIO\+\_\+\+BSRR\+\_\+\+BR3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7045c8361aeed94f72ed591c604d1f1}{GPIO\+\_\+\+BSRR\+\_\+\+BR3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71bbd49dad3b3dcd6ecb60b0fb1fa8eb}{GPIO\+\_\+\+BSRR\+\_\+\+BR4\+\_\+\+Pos}}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94341de3b04731a0df5c530c572dad7f}{GPIO\+\_\+\+BSRR\+\_\+\+BR4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71bbd49dad3b3dcd6ecb60b0fb1fa8eb}{GPIO\+\_\+\+BSRR\+\_\+\+BR4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac84f66118397bb661ad9edfdd50432f0}{GPIO\+\_\+\+BSRR\+\_\+\+BR4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94341de3b04731a0df5c530c572dad7f}{GPIO\+\_\+\+BSRR\+\_\+\+BR4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa565b7acd495e70be1b68204ef2910db}{GPIO\+\_\+\+BSRR\+\_\+\+BR5\+\_\+\+Pos}}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d366ba8f09d9211e25c5e76b56a91af}{GPIO\+\_\+\+BSRR\+\_\+\+BR5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa565b7acd495e70be1b68204ef2910db}{GPIO\+\_\+\+BSRR\+\_\+\+BR5\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09a777f006ef68641e80110f20117a8d}{GPIO\+\_\+\+BSRR\+\_\+\+BR5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d366ba8f09d9211e25c5e76b56a91af}{GPIO\+\_\+\+BSRR\+\_\+\+BR5\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafce8dd4c2ed3764a234fc40ad192ae03}{GPIO\+\_\+\+BSRR\+\_\+\+BR6\+\_\+\+Pos}}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga354a942cded8f779316613b5a73b71ad}{GPIO\+\_\+\+BSRR\+\_\+\+BR6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafce8dd4c2ed3764a234fc40ad192ae03}{GPIO\+\_\+\+BSRR\+\_\+\+BR6\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8695c8bfcc32bda2806805339db1e8ce}{GPIO\+\_\+\+BSRR\+\_\+\+BR6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga354a942cded8f779316613b5a73b71ad}{GPIO\+\_\+\+BSRR\+\_\+\+BR6\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34e114c3d131dbb2abc05837b9c20fff}{GPIO\+\_\+\+BSRR\+\_\+\+BR7\+\_\+\+Pos}}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b90d1d54ad1a0def096663cfe9cbd74}{GPIO\+\_\+\+BSRR\+\_\+\+BR7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34e114c3d131dbb2abc05837b9c20fff}{GPIO\+\_\+\+BSRR\+\_\+\+BR7\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba577e8f2650976f219ad7ad93244f8a}{GPIO\+\_\+\+BSRR\+\_\+\+BR7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b90d1d54ad1a0def096663cfe9cbd74}{GPIO\+\_\+\+BSRR\+\_\+\+BR7\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadebc6e8a656a3adbff46f398b5bcb3d4}{GPIO\+\_\+\+BSRR\+\_\+\+BR8\+\_\+\+Pos}}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5460b708647c1a9f742c0ff0d5bcb17b}{GPIO\+\_\+\+BSRR\+\_\+\+BR8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadebc6e8a656a3adbff46f398b5bcb3d4}{GPIO\+\_\+\+BSRR\+\_\+\+BR8\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaedbc146cc7659d51bc5f472d3a405ee}{GPIO\+\_\+\+BSRR\+\_\+\+BR8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5460b708647c1a9f742c0ff0d5bcb17b}{GPIO\+\_\+\+BSRR\+\_\+\+BR8\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13d98b977fc86581e566299bd363176d}{GPIO\+\_\+\+BSRR\+\_\+\+BR9\+\_\+\+Pos}}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4aa6d3943ec6a8d96dd855f436ab8e19}{GPIO\+\_\+\+BSRR\+\_\+\+BR9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13d98b977fc86581e566299bd363176d}{GPIO\+\_\+\+BSRR\+\_\+\+BR9\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3e0c779115c59cb98e021ede5605df3}{GPIO\+\_\+\+BSRR\+\_\+\+BR9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4aa6d3943ec6a8d96dd855f436ab8e19}{GPIO\+\_\+\+BSRR\+\_\+\+BR9\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga968f494c3928ba28bfa7c87da5f2cbaa}{GPIO\+\_\+\+BSRR\+\_\+\+BR10\+\_\+\+Pos}}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3f93f6e94ae0d842e5b0cda9ba6a1cd}{GPIO\+\_\+\+BSRR\+\_\+\+BR10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga968f494c3928ba28bfa7c87da5f2cbaa}{GPIO\+\_\+\+BSRR\+\_\+\+BR10\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98581ac23be9f4fa003686d2ea523a81}{GPIO\+\_\+\+BSRR\+\_\+\+BR10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3f93f6e94ae0d842e5b0cda9ba6a1cd}{GPIO\+\_\+\+BSRR\+\_\+\+BR10\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b421b338b145649e8937806472a59c6}{GPIO\+\_\+\+BSRR\+\_\+\+BR11\+\_\+\+Pos}}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f483f67fbc5614c010aa147e9ce6b3f}{GPIO\+\_\+\+BSRR\+\_\+\+BR11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b421b338b145649e8937806472a59c6}{GPIO\+\_\+\+BSRR\+\_\+\+BR11\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacedacd6c3e840a8172269cac3dbb550b}{GPIO\+\_\+\+BSRR\+\_\+\+BR11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f483f67fbc5614c010aa147e9ce6b3f}{GPIO\+\_\+\+BSRR\+\_\+\+BR11\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79f141572b1c065dcabbc7ddfe4092f2}{GPIO\+\_\+\+BSRR\+\_\+\+BR12\+\_\+\+Pos}}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa10f5ee9aeb2eefb25fd195e472c0de8}{GPIO\+\_\+\+BSRR\+\_\+\+BR12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79f141572b1c065dcabbc7ddfe4092f2}{GPIO\+\_\+\+BSRR\+\_\+\+BR12\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4622e78de418b59cd4199928801b6958}{GPIO\+\_\+\+BSRR\+\_\+\+BR12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa10f5ee9aeb2eefb25fd195e472c0de8}{GPIO\+\_\+\+BSRR\+\_\+\+BR12\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53a07a77a4bb0457b13abfee48ed3e39}{GPIO\+\_\+\+BSRR\+\_\+\+BR13\+\_\+\+Pos}}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d000805bb6f4ad68ec73159df771422}{GPIO\+\_\+\+BSRR\+\_\+\+BR13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53a07a77a4bb0457b13abfee48ed3e39}{GPIO\+\_\+\+BSRR\+\_\+\+BR13\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga292c1d0172620e0454ccc36f91f0c6ea}{GPIO\+\_\+\+BSRR\+\_\+\+BR13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d000805bb6f4ad68ec73159df771422}{GPIO\+\_\+\+BSRR\+\_\+\+BR13\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e6b3f0c1a866cd39319f28cacbb768e}{GPIO\+\_\+\+BSRR\+\_\+\+BR14\+\_\+\+Pos}}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ad1816ec382b6ef6e952cef1408933f}{GPIO\+\_\+\+BSRR\+\_\+\+BR14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e6b3f0c1a866cd39319f28cacbb768e}{GPIO\+\_\+\+BSRR\+\_\+\+BR14\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32477ac5ab4f5c7257ca332bb691b7cf}{GPIO\+\_\+\+BSRR\+\_\+\+BR14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ad1816ec382b6ef6e952cef1408933f}{GPIO\+\_\+\+BSRR\+\_\+\+BR14\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30d885f9a72889c6f1070b6da4d4d782}{GPIO\+\_\+\+BSRR\+\_\+\+BR15\+\_\+\+Pos}}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8c00dff452eea9a285e36a81c5abd79}{GPIO\+\_\+\+BSRR\+\_\+\+BR15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30d885f9a72889c6f1070b6da4d4d782}{GPIO\+\_\+\+BSRR\+\_\+\+BR15\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c6d612adeaae9b26d0ea4af74ffe1cd}{GPIO\+\_\+\+BSRR\+\_\+\+BR15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8c00dff452eea9a285e36a81c5abd79}{GPIO\+\_\+\+BSRR\+\_\+\+BR15\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b69748fd2f5e2890e784bc0970b31d5}{GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bdfbe2a618de42c420de923b2f8507d}{GPIO\+\_\+\+BSRR\+\_\+\+BS0}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa887cd170c757a2954ae8384908d030a}{GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga316604d9223fee0c0591b58bd42b5f51}{GPIO\+\_\+\+BSRR\+\_\+\+BS1}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa59c6fcfc63587ebe3cbf640cc74776a}{GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc89617a25217236b94eec1fd93891cb}{GPIO\+\_\+\+BSRR\+\_\+\+BS2}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac41aaeaf32b8837f8f6e29e09ed92152}{GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79e5ac9ace2d797ecfcc3d633c7ca52f}{GPIO\+\_\+\+BSRR\+\_\+\+BS3}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga002773af2697ddca1bac26831cfbf231}{GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga692f3966c5260fd55f3bb09829f69e75}{GPIO\+\_\+\+BSRR\+\_\+\+BS4}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9f2671eae81f28d0054b62ca5e2f763}{GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ea824455e136eee60ec17f42dabab0b}{GPIO\+\_\+\+BSRR\+\_\+\+BS5}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5dab92d27518649b3807aa4c8ef376b6}{GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69b3333e39824fde00bc36b181de3929}{GPIO\+\_\+\+BSRR\+\_\+\+BS6}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac4945b022950bdb9570e744279a0dd6}{GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9836771d1c021b9b7350fd3c3d544b0}{GPIO\+\_\+\+BSRR\+\_\+\+BS7}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga648026b2f11d992bb0e3383644be4eb9}{GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c295b6482aa91ef51198e570166f60f}{GPIO\+\_\+\+BSRR\+\_\+\+BS8}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9db2ccea6361f65c6bf156aa57cd4b88}{GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49258fbb201ec8e332b248bbd0370b07}{GPIO\+\_\+\+BSRR\+\_\+\+BS9}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa58e335b962fc81af70d19dbd09d9137}{GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbe42933da56edaa62f89d6fb5093b32}{GPIO\+\_\+\+BSRR\+\_\+\+BS10}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5744153a68c73330e2ebe9a9a0ef8036}{GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71b06aba868da67827335c823cde772c}{GPIO\+\_\+\+BSRR\+\_\+\+BS11}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78652a72a05249db1d343735d1764208}{GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34dec3bc91096fccb3339f2d6d181846}{GPIO\+\_\+\+BSRR\+\_\+\+BS12}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6367e64393bc954efa6fdce80e94f1be}{GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ea853befe5a2a238f0e0fe5d6c41b9c}{GPIO\+\_\+\+BSRR\+\_\+\+BS13}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8c5c56ab4bc16dd7341203c73899e41}{GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24e32d8f8af43a171ed1a4c7eb202d17}{GPIO\+\_\+\+BSRR\+\_\+\+BS14}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66c0c77c304415bdccf47a0f08b58e4d}{GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8427fb5c9074e51fbf27480a6a65a80}{GPIO\+\_\+\+BSRR\+\_\+\+BS15}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga831554de814ae2941c7f527ed6b0a742}{GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44316fb208a551d63550ab435a65faaf}{GPIO\+\_\+\+BSRR\+\_\+\+BR0}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6cf488fcb38fc660f7e3d1820a12ae07}{GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga855ce6a1019d453bd1fbe9f61b5531b8}{GPIO\+\_\+\+BSRR\+\_\+\+BR1}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7fe0f9386b50b899fdf1f9008c54f893}{GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ac2103861a8ab0c8c8fed5e3bf7db0a}{GPIO\+\_\+\+BSRR\+\_\+\+BR2}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42b377f0c5f564fb39480afe43ee8796}{GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf256a26094e33026f7f575f04d0e05c9}{GPIO\+\_\+\+BSRR\+\_\+\+BR3}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab723c0327da5fb41fe366416b7d61d88}{GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac84f66118397bb661ad9edfdd50432f0}{GPIO\+\_\+\+BSRR\+\_\+\+BR4}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d6d8644953029e183eda4404fe9bd27}{GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09a777f006ef68641e80110f20117a8d}{GPIO\+\_\+\+BSRR\+\_\+\+BR5}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59e4a03667e8a750fd2e775edc44ecbe}{GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8695c8bfcc32bda2806805339db1e8ce}{GPIO\+\_\+\+BSRR\+\_\+\+BR6}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafca85d377fe820e5099d870342d634a8}{GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba577e8f2650976f219ad7ad93244f8a}{GPIO\+\_\+\+BSRR\+\_\+\+BR7}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab02c6e6e879085fd8912facf86d822cd}{GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaedbc146cc7659d51bc5f472d3a405ee}{GPIO\+\_\+\+BSRR\+\_\+\+BR8}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47ff03b3d52a7f40ae15cc167b34cc58}{GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3e0c779115c59cb98e021ede5605df3}{GPIO\+\_\+\+BSRR\+\_\+\+BR9}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c14a1c84cc91ff1d21b6802cda7d7ef}{GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98581ac23be9f4fa003686d2ea523a81}{GPIO\+\_\+\+BSRR\+\_\+\+BR10}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga498185a76dcc2305113c5d168c2844d9}{GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacedacd6c3e840a8172269cac3dbb550b}{GPIO\+\_\+\+BSRR\+\_\+\+BR11}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga222460b26eaba7d333bb4d4ae9426aff}{GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4622e78de418b59cd4199928801b6958}{GPIO\+\_\+\+BSRR\+\_\+\+BR12}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca2dc3bd09745f8de6c6788fb1d106af}{GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga292c1d0172620e0454ccc36f91f0c6ea}{GPIO\+\_\+\+BSRR\+\_\+\+BR13}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67c96f72bdd15516e22097a3a3dad5f1}{GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32477ac5ab4f5c7257ca332bb691b7cf}{GPIO\+\_\+\+BSRR\+\_\+\+BR14}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6eaa59f6afa3fcebaf2a27c31ae38544}{GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c6d612adeaae9b26d0ea4af74ffe1cd}{GPIO\+\_\+\+BSRR\+\_\+\+BR15}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8acd11feb4223a7ca438effb3d926fc}{GPIO\+\_\+\+BRR\+\_\+\+BR0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44316fb208a551d63550ab435a65faaf}{GPIO\+\_\+\+BSRR\+\_\+\+BR0}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4adfe8c79c3cf7e0fb7e8714ae15adf}{GPIO\+\_\+\+BRR\+\_\+\+BR0\+\_\+\+Pos}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b9e4440bb44a4ab919e9a0171af788b}{GPIO\+\_\+\+BSRR\+\_\+\+BR0\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8094099cbec15df24976405da11376f}{GPIO\+\_\+\+BRR\+\_\+\+BR0\+\_\+\+Msk}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6ca69cbc7e23bf313dda10288ce21f5}{GPIO\+\_\+\+BSRR\+\_\+\+BR0\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68f94e96c502467ad528983494cb6645}{GPIO\+\_\+\+BRR\+\_\+\+BR1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga855ce6a1019d453bd1fbe9f61b5531b8}{GPIO\+\_\+\+BSRR\+\_\+\+BR1}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga483e475a913145601000fc57ef63afcd}{GPIO\+\_\+\+BRR\+\_\+\+BR1\+\_\+\+Pos}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga075d239db694cea8f30c70534ddf7be9}{GPIO\+\_\+\+BSRR\+\_\+\+BR1\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad742debac1d7e18afd61fda41eda1454}{GPIO\+\_\+\+BRR\+\_\+\+BR1\+\_\+\+Msk}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9890be2a151b0b31119eba03b36b9df}{GPIO\+\_\+\+BSRR\+\_\+\+BR1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeebe4dddede0f14e00885b70c09bbd09}{GPIO\+\_\+\+BRR\+\_\+\+BR2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ac2103861a8ab0c8c8fed5e3bf7db0a}{GPIO\+\_\+\+BSRR\+\_\+\+BR2}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb13164bb973d1a4591ca626903e66b7}{GPIO\+\_\+\+BRR\+\_\+\+BR2\+\_\+\+Pos}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c5825e38ef02071bf0d888ab636d241}{GPIO\+\_\+\+BSRR\+\_\+\+BR2\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91d9b343fe4038316557b5665ad90895}{GPIO\+\_\+\+BRR\+\_\+\+BR2\+\_\+\+Msk}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca8d1db9b985749bcdcc4f83d80e25b1}{GPIO\+\_\+\+BSRR\+\_\+\+BR2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95b3047fcdfe9269f5a94b6412ec6a3c}{GPIO\+\_\+\+BRR\+\_\+\+BR3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf256a26094e33026f7f575f04d0e05c9}{GPIO\+\_\+\+BSRR\+\_\+\+BR3}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac814288cc968b01d3e7ee1b6d340a8dd}{GPIO\+\_\+\+BRR\+\_\+\+BR3\+\_\+\+Pos}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ef6b53609ca5d188a6916d8574d6030}{GPIO\+\_\+\+BSRR\+\_\+\+BR3\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59b86cdd805087a6aa27886a1c8f3f64}{GPIO\+\_\+\+BRR\+\_\+\+BR3\+\_\+\+Msk}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7045c8361aeed94f72ed591c604d1f1}{GPIO\+\_\+\+BSRR\+\_\+\+BR3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fc7d79f0103f892f8c3a87d8038525a}{GPIO\+\_\+\+BRR\+\_\+\+BR4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac84f66118397bb661ad9edfdd50432f0}{GPIO\+\_\+\+BSRR\+\_\+\+BR4}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9f7fabe9e3187ac070c2ed6e4ae7725}{GPIO\+\_\+\+BRR\+\_\+\+BR4\+\_\+\+Pos}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71bbd49dad3b3dcd6ecb60b0fb1fa8eb}{GPIO\+\_\+\+BSRR\+\_\+\+BR4\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84709afb9f2b311db9916987f5b62803}{GPIO\+\_\+\+BRR\+\_\+\+BR4\+\_\+\+Msk}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94341de3b04731a0df5c530c572dad7f}{GPIO\+\_\+\+BSRR\+\_\+\+BR4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6cc7663eaa1496185041af93b4ff808b}{GPIO\+\_\+\+BRR\+\_\+\+BR5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09a777f006ef68641e80110f20117a8d}{GPIO\+\_\+\+BSRR\+\_\+\+BR5}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b24f01f67db366ff6adf86f5f940669}{GPIO\+\_\+\+BRR\+\_\+\+BR5\+\_\+\+Pos}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa565b7acd495e70be1b68204ef2910db}{GPIO\+\_\+\+BSRR\+\_\+\+BR5\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50fd21ca329283e8f79675f8195d6a7e}{GPIO\+\_\+\+BRR\+\_\+\+BR5\+\_\+\+Msk}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d366ba8f09d9211e25c5e76b56a91af}{GPIO\+\_\+\+BSRR\+\_\+\+BR5\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa84d5cb9d0a0a945389ad0fef07eb2a}{GPIO\+\_\+\+BRR\+\_\+\+BR6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8695c8bfcc32bda2806805339db1e8ce}{GPIO\+\_\+\+BSRR\+\_\+\+BR6}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22e8aaa7e05c2f824d6fc1ae83f04913}{GPIO\+\_\+\+BRR\+\_\+\+BR6\+\_\+\+Pos}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafce8dd4c2ed3764a234fc40ad192ae03}{GPIO\+\_\+\+BSRR\+\_\+\+BR6\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae29f8525d511f39db8b6ac9efbae9ecc}{GPIO\+\_\+\+BRR\+\_\+\+BR6\+\_\+\+Msk}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga354a942cded8f779316613b5a73b71ad}{GPIO\+\_\+\+BSRR\+\_\+\+BR6\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5110afe1f5bda4fde7983b447ce162c4}{GPIO\+\_\+\+BRR\+\_\+\+BR7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba577e8f2650976f219ad7ad93244f8a}{GPIO\+\_\+\+BSRR\+\_\+\+BR7}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga321d9cc2bc9fd4601694780ac4fcc7f6}{GPIO\+\_\+\+BRR\+\_\+\+BR7\+\_\+\+Pos}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34e114c3d131dbb2abc05837b9c20fff}{GPIO\+\_\+\+BSRR\+\_\+\+BR7\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae40c636136e51fffad265559938cb9f0}{GPIO\+\_\+\+BRR\+\_\+\+BR7\+\_\+\+Msk}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b90d1d54ad1a0def096663cfe9cbd74}{GPIO\+\_\+\+BSRR\+\_\+\+BR7\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1560a3457fcec47c6f1871cf225557e}{GPIO\+\_\+\+BRR\+\_\+\+BR8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaedbc146cc7659d51bc5f472d3a405ee}{GPIO\+\_\+\+BSRR\+\_\+\+BR8}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf45a746e5bb2a1c132093a2844d22683}{GPIO\+\_\+\+BRR\+\_\+\+BR8\+\_\+\+Pos}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadebc6e8a656a3adbff46f398b5bcb3d4}{GPIO\+\_\+\+BSRR\+\_\+\+BR8\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9cd1191844e03a1aa271bd08e608e77}{GPIO\+\_\+\+BRR\+\_\+\+BR8\+\_\+\+Msk}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5460b708647c1a9f742c0ff0d5bcb17b}{GPIO\+\_\+\+BSRR\+\_\+\+BR8\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga248ac798aa8fdd42573fa6ff4762ba58}{GPIO\+\_\+\+BRR\+\_\+\+BR9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3e0c779115c59cb98e021ede5605df3}{GPIO\+\_\+\+BSRR\+\_\+\+BR9}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84ae3878f9088d349453430a79e26810}{GPIO\+\_\+\+BRR\+\_\+\+BR9\+\_\+\+Pos}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13d98b977fc86581e566299bd363176d}{GPIO\+\_\+\+BSRR\+\_\+\+BR9\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0621db455e4164529a8e632bb413055d}{GPIO\+\_\+\+BRR\+\_\+\+BR9\+\_\+\+Msk}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4aa6d3943ec6a8d96dd855f436ab8e19}{GPIO\+\_\+\+BSRR\+\_\+\+BR9\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fe20398333e9f7e5c247e0bcfcd1d31}{GPIO\+\_\+\+BRR\+\_\+\+BR10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98581ac23be9f4fa003686d2ea523a81}{GPIO\+\_\+\+BSRR\+\_\+\+BR10}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08c89c18c00e1747d1392245f4fdeb19}{GPIO\+\_\+\+BRR\+\_\+\+BR10\+\_\+\+Pos}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga968f494c3928ba28bfa7c87da5f2cbaa}{GPIO\+\_\+\+BSRR\+\_\+\+BR10\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga079add3e90617726dd8748c74abaf023}{GPIO\+\_\+\+BRR\+\_\+\+BR10\+\_\+\+Msk}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3f93f6e94ae0d842e5b0cda9ba6a1cd}{GPIO\+\_\+\+BSRR\+\_\+\+BR10\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac65c4bf495800254168edce220f12294}{GPIO\+\_\+\+BRR\+\_\+\+BR11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacedacd6c3e840a8172269cac3dbb550b}{GPIO\+\_\+\+BSRR\+\_\+\+BR11}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a92027f04f25fd1b7ec7ad660052b42}{GPIO\+\_\+\+BRR\+\_\+\+BR11\+\_\+\+Pos}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b421b338b145649e8937806472a59c6}{GPIO\+\_\+\+BSRR\+\_\+\+BR11\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad2be9a16fb6670ebb3492795bf6866a}{GPIO\+\_\+\+BRR\+\_\+\+BR11\+\_\+\+Msk}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f483f67fbc5614c010aa147e9ce6b3f}{GPIO\+\_\+\+BSRR\+\_\+\+BR11\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga443c4943581f7590d706b183fb47250e}{GPIO\+\_\+\+BRR\+\_\+\+BR12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4622e78de418b59cd4199928801b6958}{GPIO\+\_\+\+BSRR\+\_\+\+BR12}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga372754b6a71cbf3d09b959b2eef5fa7f}{GPIO\+\_\+\+BRR\+\_\+\+BR12\+\_\+\+Pos}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79f141572b1c065dcabbc7ddfe4092f2}{GPIO\+\_\+\+BSRR\+\_\+\+BR12\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed3507b082d551500536f8c0c3929dca}{GPIO\+\_\+\+BRR\+\_\+\+BR12\+\_\+\+Msk}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa10f5ee9aeb2eefb25fd195e472c0de8}{GPIO\+\_\+\+BSRR\+\_\+\+BR12\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41f1e586a459fe54089921daed6b99cc}{GPIO\+\_\+\+BRR\+\_\+\+BR13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga292c1d0172620e0454ccc36f91f0c6ea}{GPIO\+\_\+\+BSRR\+\_\+\+BR13}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2dd4f25b9a855fb50ddc394a2384ccf2}{GPIO\+\_\+\+BRR\+\_\+\+BR13\+\_\+\+Pos}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53a07a77a4bb0457b13abfee48ed3e39}{GPIO\+\_\+\+BSRR\+\_\+\+BR13\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53217d2a5609f35d6b029a5e1eaf2e5f}{GPIO\+\_\+\+BRR\+\_\+\+BR13\+\_\+\+Msk}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d000805bb6f4ad68ec73159df771422}{GPIO\+\_\+\+BSRR\+\_\+\+BR13\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a77aa07922b7541f1e1c936a6651713}{GPIO\+\_\+\+BRR\+\_\+\+BR14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32477ac5ab4f5c7257ca332bb691b7cf}{GPIO\+\_\+\+BSRR\+\_\+\+BR14}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga10e2ac4dac68a55a7c574736a2964312}{GPIO\+\_\+\+BRR\+\_\+\+BR14\+\_\+\+Pos}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e6b3f0c1a866cd39319f28cacbb768e}{GPIO\+\_\+\+BSRR\+\_\+\+BR14\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga239abb28695da394a23f119ddd5aa724}{GPIO\+\_\+\+BRR\+\_\+\+BR14\+\_\+\+Msk}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ad1816ec382b6ef6e952cef1408933f}{GPIO\+\_\+\+BSRR\+\_\+\+BR14\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2ab1e0d0902e871836ae13d70c566df}{GPIO\+\_\+\+BRR\+\_\+\+BR15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c6d612adeaae9b26d0ea4af74ffe1cd}{GPIO\+\_\+\+BSRR\+\_\+\+BR15}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d13b2c8e758203e32008267734f961f}{GPIO\+\_\+\+BRR\+\_\+\+BR15\+\_\+\+Pos}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30d885f9a72889c6f1070b6da4d4d782}{GPIO\+\_\+\+BSRR\+\_\+\+BR15\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga032413396d570a1f3041385e84ab009e}{GPIO\+\_\+\+BRR\+\_\+\+BR15\+\_\+\+Msk}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8c00dff452eea9a285e36a81c5abd79}{GPIO\+\_\+\+BSRR\+\_\+\+BR15\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a97048a23afc262b30fc9d0a4cb65bc}{GPIO\+\_\+\+LCKR\+\_\+\+LCK0\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b01ced29f1324ec2711a784f35504dd}{GPIO\+\_\+\+LCKR\+\_\+\+LCK0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a97048a23afc262b30fc9d0a4cb65bc}{GPIO\+\_\+\+LCKR\+\_\+\+LCK0\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6ae6b6d787a6af758bfde54b6ae934f}{GPIO\+\_\+\+LCKR\+\_\+\+LCK0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b01ced29f1324ec2711a784f35504dd}{GPIO\+\_\+\+LCKR\+\_\+\+LCK0\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94100a3d7d43a5b8718aea76e31279a7}{GPIO\+\_\+\+LCKR\+\_\+\+LCK1\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4780ec15743062227ad0808efb16d633}{GPIO\+\_\+\+LCKR\+\_\+\+LCK1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94100a3d7d43a5b8718aea76e31279a7}{GPIO\+\_\+\+LCKR\+\_\+\+LCK1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga627d088ded79e6da761eaa880582372a}{GPIO\+\_\+\+LCKR\+\_\+\+LCK1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4780ec15743062227ad0808efb16d633}{GPIO\+\_\+\+LCKR\+\_\+\+LCK1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96d48b0834c3898e74309980020f88a3}{GPIO\+\_\+\+LCKR\+\_\+\+LCK2\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc8315e9687b2a21a55a2abe39d42fdf}{GPIO\+\_\+\+LCKR\+\_\+\+LCK2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96d48b0834c3898e74309980020f88a3}{GPIO\+\_\+\+LCKR\+\_\+\+LCK2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5a17a7348d45dbe2b2ea41a0908d7de}{GPIO\+\_\+\+LCKR\+\_\+\+LCK2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc8315e9687b2a21a55a2abe39d42fdf}{GPIO\+\_\+\+LCKR\+\_\+\+LCK2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga348f1d0358ea70f6a7dc2a00a1c519bf}{GPIO\+\_\+\+LCKR\+\_\+\+LCK3\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f2a02d88e51b603d4b80078ccf691e0}{GPIO\+\_\+\+LCKR\+\_\+\+LCK3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga348f1d0358ea70f6a7dc2a00a1c519bf}{GPIO\+\_\+\+LCKR\+\_\+\+LCK3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1597c1b50d32ed0229c38811656ba402}{GPIO\+\_\+\+LCKR\+\_\+\+LCK3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f2a02d88e51b603d4b80078ccf691e0}{GPIO\+\_\+\+LCKR\+\_\+\+LCK3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fd29e0757ed2bc8e3935d17960b68df}{GPIO\+\_\+\+LCKR\+\_\+\+LCK4\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6c6dff29eb48ca0a5f6da2bc0bf3639}{GPIO\+\_\+\+LCKR\+\_\+\+LCK4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fd29e0757ed2bc8e3935d17960b68df}{GPIO\+\_\+\+LCKR\+\_\+\+LCK4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga723577475747d2405d86b1ab28767cb5}{GPIO\+\_\+\+LCKR\+\_\+\+LCK4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6c6dff29eb48ca0a5f6da2bc0bf3639}{GPIO\+\_\+\+LCKR\+\_\+\+LCK4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07f73a37145ff6709a20081d329900c2}{GPIO\+\_\+\+LCKR\+\_\+\+LCK5\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc6ac7aca22480f300049102d2b1c4be}{GPIO\+\_\+\+LCKR\+\_\+\+LCK5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07f73a37145ff6709a20081d329900c2}{GPIO\+\_\+\+LCKR\+\_\+\+LCK5\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c2446bfe50cbd04617496c30eda6c18}{GPIO\+\_\+\+LCKR\+\_\+\+LCK5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc6ac7aca22480f300049102d2b1c4be}{GPIO\+\_\+\+LCKR\+\_\+\+LCK5\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga456193c04a296b05ad87aa0f8e51c144}{GPIO\+\_\+\+LCKR\+\_\+\+LCK6\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga083a590c26723e38ae5d7fd77e23809c}{GPIO\+\_\+\+LCKR\+\_\+\+LCK6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga456193c04a296b05ad87aa0f8e51c144}{GPIO\+\_\+\+LCKR\+\_\+\+LCK6\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga606249f4cc3ac14cf8133b76f3c7edd7}{GPIO\+\_\+\+LCKR\+\_\+\+LCK6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga083a590c26723e38ae5d7fd77e23809c}{GPIO\+\_\+\+LCKR\+\_\+\+LCK6\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9c741b163a1b1e23b05432f866544f4}{GPIO\+\_\+\+LCKR\+\_\+\+LCK7\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b322ee1833e0c7d369127406b5ea90e}{GPIO\+\_\+\+LCKR\+\_\+\+LCK7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9c741b163a1b1e23b05432f866544f4}{GPIO\+\_\+\+LCKR\+\_\+\+LCK7\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf998da536594af780718084cee0d22a4}{GPIO\+\_\+\+LCKR\+\_\+\+LCK7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b322ee1833e0c7d369127406b5ea90e}{GPIO\+\_\+\+LCKR\+\_\+\+LCK7\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9a02f2ef3023a1c82f04391fcb79859}{GPIO\+\_\+\+LCKR\+\_\+\+LCK8\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0e44a9155de4980cdb0f8c4d3afc43e}{GPIO\+\_\+\+LCKR\+\_\+\+LCK8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9a02f2ef3023a1c82f04391fcb79859}{GPIO\+\_\+\+LCKR\+\_\+\+LCK8\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab00a81afcf4d92f6f5644724803b7404}{GPIO\+\_\+\+LCKR\+\_\+\+LCK8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0e44a9155de4980cdb0f8c4d3afc43e}{GPIO\+\_\+\+LCKR\+\_\+\+LCK8\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga821f9dc79420f84e79fe2697addf1d42}{GPIO\+\_\+\+LCKR\+\_\+\+LCK9\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga551c1ad8749c8ddb6785c06c1461338f}{GPIO\+\_\+\+LCKR\+\_\+\+LCK9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga821f9dc79420f84e79fe2697addf1d42}{GPIO\+\_\+\+LCKR\+\_\+\+LCK9\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9aa0442c88bc17eaf07c55dd84910ea}{GPIO\+\_\+\+LCKR\+\_\+\+LCK9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga551c1ad8749c8ddb6785c06c1461338f}{GPIO\+\_\+\+LCKR\+\_\+\+LCK9\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8eeb57953118508685e74055da9d6348}{GPIO\+\_\+\+LCKR\+\_\+\+LCK10\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1373c9d71b76f466fd817823e64e7aae}{GPIO\+\_\+\+LCKR\+\_\+\+LCK10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8eeb57953118508685e74055da9d6348}{GPIO\+\_\+\+LCKR\+\_\+\+LCK10\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae055f5848967c7929f47e848b2ed812}{GPIO\+\_\+\+LCKR\+\_\+\+LCK10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1373c9d71b76f466fd817823e64e7aae}{GPIO\+\_\+\+LCKR\+\_\+\+LCK10\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a19305a39f7bd02815a39c998c34216}{GPIO\+\_\+\+LCKR\+\_\+\+LCK11\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1aea84ab5cf33a4b62cdb3af4a819bde}{GPIO\+\_\+\+LCKR\+\_\+\+LCK11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a19305a39f7bd02815a39c998c34216}{GPIO\+\_\+\+LCKR\+\_\+\+LCK11\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4de971426a1248621733a9b78ef552ab}{GPIO\+\_\+\+LCKR\+\_\+\+LCK11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1aea84ab5cf33a4b62cdb3af4a819bde}{GPIO\+\_\+\+LCKR\+\_\+\+LCK11\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81e8901ea395cd0a1b56c4118670fa0e}{GPIO\+\_\+\+LCKR\+\_\+\+LCK12\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf21271b45020769396b2980a02a4c309}{GPIO\+\_\+\+LCKR\+\_\+\+LCK12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81e8901ea395cd0a1b56c4118670fa0e}{GPIO\+\_\+\+LCKR\+\_\+\+LCK12\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38e8685790aea3fb09194683d1f58508}{GPIO\+\_\+\+LCKR\+\_\+\+LCK12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf21271b45020769396b2980a02a4c309}{GPIO\+\_\+\+LCKR\+\_\+\+LCK12\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5dd0ccab863e23880863f0d431fdee11}{GPIO\+\_\+\+LCKR\+\_\+\+LCK13\+\_\+\+Pos}}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64171a6f566fed1f9ea7418d6a00871c}{GPIO\+\_\+\+LCKR\+\_\+\+LCK13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5dd0ccab863e23880863f0d431fdee11}{GPIO\+\_\+\+LCKR\+\_\+\+LCK13\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0279fa554731160a9115c21d95312a5}{GPIO\+\_\+\+LCKR\+\_\+\+LCK13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64171a6f566fed1f9ea7418d6a00871c}{GPIO\+\_\+\+LCKR\+\_\+\+LCK13\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5686e00f4e40771a31eb18d88e1ca1e9}{GPIO\+\_\+\+LCKR\+\_\+\+LCK14\+\_\+\+Pos}}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac42b591ea761bd0ee23287ff8d508714}{GPIO\+\_\+\+LCKR\+\_\+\+LCK14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5686e00f4e40771a31eb18d88e1ca1e9}{GPIO\+\_\+\+LCKR\+\_\+\+LCK14\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8bf290cecb54b6b68ac42a544b87dcee}{GPIO\+\_\+\+LCKR\+\_\+\+LCK14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac42b591ea761bd0ee23287ff8d508714}{GPIO\+\_\+\+LCKR\+\_\+\+LCK14\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ba6d99e256f344ea2d8a4ba9278a0e3}{GPIO\+\_\+\+LCKR\+\_\+\+LCK15\+\_\+\+Pos}}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3841ea86b5a8200485ab90c2c6511cec}{GPIO\+\_\+\+LCKR\+\_\+\+LCK15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ba6d99e256f344ea2d8a4ba9278a0e3}{GPIO\+\_\+\+LCKR\+\_\+\+LCK15\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47c3114c8cd603d8aee022d0b426bf04}{GPIO\+\_\+\+LCKR\+\_\+\+LCK15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3841ea86b5a8200485ab90c2c6511cec}{GPIO\+\_\+\+LCKR\+\_\+\+LCK15\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40eb2db1c2df544774f41995d029565d}{GPIO\+\_\+\+LCKR\+\_\+\+LCKK\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9312bf35ddbae593f8e94b3ea7dce9b5}{GPIO\+\_\+\+LCKR\+\_\+\+LCKK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40eb2db1c2df544774f41995d029565d}{GPIO\+\_\+\+LCKR\+\_\+\+LCKK\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa2a83bf31ef76ee3857c7cb0a90c4d9}{GPIO\+\_\+\+LCKR\+\_\+\+LCKK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9312bf35ddbae593f8e94b3ea7dce9b5}{GPIO\+\_\+\+LCKR\+\_\+\+LCKK\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac06dd36e2c8c90fe9502bad271b2ee60}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL0\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga214860438ba3256833543e2f5018922f}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL0\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac06dd36e2c8c90fe9502bad271b2ee60}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL0\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ec251e186471ae09aeb3cb0aa788594}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga214860438ba3256833543e2f5018922f}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL0\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d64770b98ab6db5eee36068d6e0c45a}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL0\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac06dd36e2c8c90fe9502bad271b2ee60}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL0\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabf16f4a3f9458d9576accc1695bed4a}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL0\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac06dd36e2c8c90fe9502bad271b2ee60}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL0\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab872e44f9df01f18e4f78cee45d5cf43}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL0\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac06dd36e2c8c90fe9502bad271b2ee60}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL0\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a83a0eb943535ea970419f7bb87fa52}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL0\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac06dd36e2c8c90fe9502bad271b2ee60}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL0\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga313ba8093d5a511430908d9adc90dc6a}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL1\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5aac45598b88539da585e098fc93d68b}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL1\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga313ba8093d5a511430908d9adc90dc6a}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fbd174222a013c9a0e222fdd0888de2}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5aac45598b88539da585e098fc93d68b}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6834a1a64ce4c42bd71cdb0bc685f06}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL1\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga313ba8093d5a511430908d9adc90dc6a}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4f1e8fe3cf48f2dcdd6cd96c88b5754}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL1\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga313ba8093d5a511430908d9adc90dc6a}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac38c620ad920142f38db8ef78674df56}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL1\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga313ba8093d5a511430908d9adc90dc6a}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ee3c6fd5280247ff5cb1e4c139ab85d}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL1\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga313ba8093d5a511430908d9adc90dc6a}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae132b28ab4f67a9e90e7d15302aad49b}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL2\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga729f1e6b663a55ce7f5cfbe1c71489a4}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL2\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae132b28ab4f67a9e90e7d15302aad49b}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9bc63205b8a09bd2ae7fb066058f3da}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga729f1e6b663a55ce7f5cfbe1c71489a4}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga566eef02569b14ba89745698e4c7f4cb}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL2\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae132b28ab4f67a9e90e7d15302aad49b}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99704f0bd6543a391b934faae9f86c0e}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL2\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae132b28ab4f67a9e90e7d15302aad49b}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e90655a95edd288bda4552137310e7c}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL2\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae132b28ab4f67a9e90e7d15302aad49b}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a2b8fe31b1620d99caaa0d5b00214fc}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL2\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae132b28ab4f67a9e90e7d15302aad49b}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d9325a035cc3d6962d660d3f54a8df4}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL3\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf34ee7b30defbcad60d167a279a8c17d}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL3\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d9325a035cc3d6962d660d3f54a8df4}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0fb36c07eac3809b6a5baaee74ee426}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf34ee7b30defbcad60d167a279a8c17d}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0eb39bec095e2b4661141b20c1bd80d}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL3\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d9325a035cc3d6962d660d3f54a8df4}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97101a6c182091257d9a86f38bbf8015}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL3\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d9325a035cc3d6962d660d3f54a8df4}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf97dd08bfd9439ae9a8be2aae31572ab}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL3\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d9325a035cc3d6962d660d3f54a8df4}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga640b17198ae3a4dca834c93941bb459e}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL3\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d9325a035cc3d6962d660d3f54a8df4}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga723fbe4b28093f1837001110d8d44d36}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL4\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47cfab1b5c3a37414bc4a6ac2cbd746a}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL4\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga723fbe4b28093f1837001110d8d44d36}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga728e20cadadaa3c5aa1c42c25356a9f4}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47cfab1b5c3a37414bc4a6ac2cbd746a}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga958dcb0150574251c77490397469d443}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL4\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga723fbe4b28093f1837001110d8d44d36}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89f30587f699e9b28347b41b1752d846}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL4\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga723fbe4b28093f1837001110d8d44d36}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafeb379dcb35516d7744e8a7467aa9ddf}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL4\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga723fbe4b28093f1837001110d8d44d36}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c7a684490eaf01f5e1bd29f89bebfb8}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL4\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga723fbe4b28093f1837001110d8d44d36}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf35270d71f53047d2a14d1047478c0ba}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL5\+\_\+\+Pos}}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf514d5f0c3456e2f7fc6d82f2b392051}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL5\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf35270d71f53047d2a14d1047478c0ba}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL5\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad158052aa17b4bf12f9ad20b6e0c6d0c}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf514d5f0c3456e2f7fc6d82f2b392051}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL5\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4fba4a0c264295148200fdbea3645efb}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL5\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf35270d71f53047d2a14d1047478c0ba}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL5\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf532421a6d6665eb9dd82752aa71bda6}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL5\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf35270d71f53047d2a14d1047478c0ba}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL5\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga600caf3a081a223a0c9bbd22c1d65fd7}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL5\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf35270d71f53047d2a14d1047478c0ba}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL5\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cf281224f66730f522948ce2f16a9dc}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL5\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf35270d71f53047d2a14d1047478c0ba}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL5\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9943c5aeeb649ab6bf33fde0d844803}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL6\+\_\+\+Pos}}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb4e272e9b14944740fbe643542f0ade}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL6\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9943c5aeeb649ab6bf33fde0d844803}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL6\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga893c83ab521d1bf15e71b20309d71503}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb4e272e9b14944740fbe643542f0ade}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL6\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4eb2b4e77d1338ae80e889bb7f98159}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL6\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9943c5aeeb649ab6bf33fde0d844803}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL6\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87ae4b89cf40e01fc3d0c1cca38db1de}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL6\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9943c5aeeb649ab6bf33fde0d844803}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL6\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace077c57cb72736ef5dca98052403b72}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL6\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9943c5aeeb649ab6bf33fde0d844803}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL6\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b1fee857fd7d1b412ed64b1c6572280}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL6\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9943c5aeeb649ab6bf33fde0d844803}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL6\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2836c1149e06b2497f1f53518f1151f2}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL7\+\_\+\+Pos}}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3248acbb1bea59926db7edb98a245b0}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL7\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2836c1149e06b2497f1f53518f1151f2}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL7\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0128026ab2c8ed18da456aaf82827e11}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3248acbb1bea59926db7edb98a245b0}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL7\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35641566dd5e2c3483d8ac494ff9e50d}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL7\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2836c1149e06b2497f1f53518f1151f2}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL7\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a155fcc736492a694dac6b25c803f85}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL7\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2836c1149e06b2497f1f53518f1151f2}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL7\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31a4fdc80b155797db598779ae7a242f}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL7\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2836c1149e06b2497f1f53518f1151f2}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL7\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac11328845c720331b1d6a12003b3f4d3}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL7\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2836c1149e06b2497f1f53518f1151f2}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL7\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4af89daf61c25562733d281e9acde3d}{GPIO\+\_\+\+AFRL\+\_\+\+AFRL0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ec251e186471ae09aeb3cb0aa788594}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL0}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3f152d808e8aa43362b108b1160c128}{GPIO\+\_\+\+AFRL\+\_\+\+AFRL0\+\_\+0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d64770b98ab6db5eee36068d6e0c45a}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL0\+\_\+0}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd77c2da1b416d80c239a024c8e4ef61}{GPIO\+\_\+\+AFRL\+\_\+\+AFRL0\+\_\+1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabf16f4a3f9458d9576accc1695bed4a}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL0\+\_\+1}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga693446d17258b95fafb2685a5fe868ab}{GPIO\+\_\+\+AFRL\+\_\+\+AFRL0\+\_\+2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab872e44f9df01f18e4f78cee45d5cf43}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL0\+\_\+2}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac17d2fbadcaab82ce79836839278642c}{GPIO\+\_\+\+AFRL\+\_\+\+AFRL0\+\_\+3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a83a0eb943535ea970419f7bb87fa52}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL0\+\_\+3}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga122cbed720d27776f0cfa6dab1fbc84c}{GPIO\+\_\+\+AFRL\+\_\+\+AFRL1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fbd174222a013c9a0e222fdd0888de2}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL1}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f2f94b9a8f50f296dd0a20b110b2e93}{GPIO\+\_\+\+AFRL\+\_\+\+AFRL1\+\_\+0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6834a1a64ce4c42bd71cdb0bc685f06}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL1\+\_\+0}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf34ee437f14787a7bc240b13469f8d02}{GPIO\+\_\+\+AFRL\+\_\+\+AFRL1\+\_\+1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4f1e8fe3cf48f2dcdd6cd96c88b5754}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL1\+\_\+1}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b9d92f139b6f523c8ece0582caa9205}{GPIO\+\_\+\+AFRL\+\_\+\+AFRL1\+\_\+2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac38c620ad920142f38db8ef78674df56}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL1\+\_\+2}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga385ae9713490b8a47c63fb3f1d92eecf}{GPIO\+\_\+\+AFRL\+\_\+\+AFRL1\+\_\+3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ee3c6fd5280247ff5cb1e4c139ab85d}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL1\+\_\+3}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafda8ce333741832561e1e3e76abcee7a}{GPIO\+\_\+\+AFRL\+\_\+\+AFRL2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9bc63205b8a09bd2ae7fb066058f3da}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL2}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ae4ecfdc6739da7658d5618f949b4f0}{GPIO\+\_\+\+AFRL\+\_\+\+AFRL2\+\_\+0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga566eef02569b14ba89745698e4c7f4cb}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL2\+\_\+0}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6105e47f03d5c714f52753c721848e2}{GPIO\+\_\+\+AFRL\+\_\+\+AFRL2\+\_\+1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99704f0bd6543a391b934faae9f86c0e}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL2\+\_\+1}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d392ca99cf444404f329d5419febb1d}{GPIO\+\_\+\+AFRL\+\_\+\+AFRL2\+\_\+2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e90655a95edd288bda4552137310e7c}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL2\+\_\+2}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08baef06281ebf48156f43cd6727bd7f}{GPIO\+\_\+\+AFRL\+\_\+\+AFRL2\+\_\+3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a2b8fe31b1620d99caaa0d5b00214fc}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL2\+\_\+3}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee969704e28b7b0159838a8aec5f1e65}{GPIO\+\_\+\+AFRL\+\_\+\+AFRL3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0fb36c07eac3809b6a5baaee74ee426}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL3}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95865001c230cb9d6794a1a8faa53464}{GPIO\+\_\+\+AFRL\+\_\+\+AFRL3\+\_\+0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0eb39bec095e2b4661141b20c1bd80d}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL3\+\_\+0}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8669f979e8cde27c80e8b33fb5cc4f96}{GPIO\+\_\+\+AFRL\+\_\+\+AFRL3\+\_\+1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97101a6c182091257d9a86f38bbf8015}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL3\+\_\+1}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c4a49fa8bb4a4e2cd8613be0fe8a4e3}{GPIO\+\_\+\+AFRL\+\_\+\+AFRL3\+\_\+2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf97dd08bfd9439ae9a8be2aae31572ab}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL3\+\_\+2}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14278231a30cffd346762047a69f4cc2}{GPIO\+\_\+\+AFRL\+\_\+\+AFRL3\+\_\+3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga640b17198ae3a4dca834c93941bb459e}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL3\+\_\+3}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac862d4f115fd881871356418943a4446}{GPIO\+\_\+\+AFRL\+\_\+\+AFRL4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga728e20cadadaa3c5aa1c42c25356a9f4}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL4}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2138d6628f63ceff1b9340fe143e4309}{GPIO\+\_\+\+AFRL\+\_\+\+AFRL4\+\_\+0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga958dcb0150574251c77490397469d443}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL4\+\_\+0}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa691f7acdc66a2d79e128264a7bd1a63}{GPIO\+\_\+\+AFRL\+\_\+\+AFRL4\+\_\+1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89f30587f699e9b28347b41b1752d846}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL4\+\_\+1}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b2c314441cd3d4841bdb1e3d5de9db5}{GPIO\+\_\+\+AFRL\+\_\+\+AFRL4\+\_\+2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafeb379dcb35516d7744e8a7467aa9ddf}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL4\+\_\+2}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacab260848c23e7b1ea2777f0e4a40fc1}{GPIO\+\_\+\+AFRL\+\_\+\+AFRL4\+\_\+3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c7a684490eaf01f5e1bd29f89bebfb8}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL4\+\_\+3}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga481f4065077c16365632e6a647cdcb4e}{GPIO\+\_\+\+AFRL\+\_\+\+AFRL5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad158052aa17b4bf12f9ad20b6e0c6d0c}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL5}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe45d3ec4c0a71d968112e7a65b5510d}{GPIO\+\_\+\+AFRL\+\_\+\+AFRL5\+\_\+0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4fba4a0c264295148200fdbea3645efb}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL5\+\_\+0}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6372195804d3e61723030fb0d9a2268f}{GPIO\+\_\+\+AFRL\+\_\+\+AFRL5\+\_\+1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf532421a6d6665eb9dd82752aa71bda6}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL5\+\_\+1}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf383c494976eda7fad4006b937a6f359}{GPIO\+\_\+\+AFRL\+\_\+\+AFRL5\+\_\+2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga600caf3a081a223a0c9bbd22c1d65fd7}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL5\+\_\+2}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01dfdf9aa650eb4d3c06c6f7a4e79e44}{GPIO\+\_\+\+AFRL\+\_\+\+AFRL5\+\_\+3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cf281224f66730f522948ce2f16a9dc}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL5\+\_\+3}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac87a55d05f6d16cbfbce6e04a2c6888e}{GPIO\+\_\+\+AFRL\+\_\+\+AFRL6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga893c83ab521d1bf15e71b20309d71503}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL6}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa94adf1532fc4188a926ba7d366cc13e}{GPIO\+\_\+\+AFRL\+\_\+\+AFRL6\+\_\+0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4eb2b4e77d1338ae80e889bb7f98159}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL6\+\_\+0}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f5289d6b05cf1ed7959b89dfb4e64a0}{GPIO\+\_\+\+AFRL\+\_\+\+AFRL6\+\_\+1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87ae4b89cf40e01fc3d0c1cca38db1de}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL6\+\_\+1}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf8dff68b61d57bf6cbe6f22d76c5629}{GPIO\+\_\+\+AFRL\+\_\+\+AFRL6\+\_\+2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace077c57cb72736ef5dca98052403b72}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL6\+\_\+2}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf05b72714d2577958fa5c2b5e871d223}{GPIO\+\_\+\+AFRL\+\_\+\+AFRL6\+\_\+3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b1fee857fd7d1b412ed64b1c6572280}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL6\+\_\+3}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97a41237468859702de7ea91dad62ed8}{GPIO\+\_\+\+AFRL\+\_\+\+AFRL7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0128026ab2c8ed18da456aaf82827e11}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL7}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga292b5b0e56572245d5c5d72fcdada9fa}{GPIO\+\_\+\+AFRL\+\_\+\+AFRL7\+\_\+0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35641566dd5e2c3483d8ac494ff9e50d}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL7\+\_\+0}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d5348d823ed82075ed48b74a36c9db2}{GPIO\+\_\+\+AFRL\+\_\+\+AFRL7\+\_\+1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a155fcc736492a694dac6b25c803f85}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL7\+\_\+1}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf28527531ac7958b1de74f0883a53334}{GPIO\+\_\+\+AFRL\+\_\+\+AFRL7\+\_\+2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31a4fdc80b155797db598779ae7a242f}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL7\+\_\+2}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1adb4a490f9b5c323dba6e591f4131f6}{GPIO\+\_\+\+AFRL\+\_\+\+AFRL7\+\_\+3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac11328845c720331b1d6a12003b3f4d3}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL7\+\_\+3}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2cdfdbcb5332d98e0202f4f86480736f}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL8\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5be819e7ca1f69e2d5f6d63aaee056c2}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL8\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2cdfdbcb5332d98e0202f4f86480736f}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL8\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ed3881740613378329271150088f1b2}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5be819e7ca1f69e2d5f6d63aaee056c2}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL8\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72cc5ca956395dbb409019f45601727d}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL8\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2cdfdbcb5332d98e0202f4f86480736f}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL8\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23cb04d03ed3fc80a827dd4fcd092e92}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL8\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2cdfdbcb5332d98e0202f4f86480736f}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL8\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0d2ccbadd52c0de148593218c735ed3}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL8\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2cdfdbcb5332d98e0202f4f86480736f}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL8\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd9fc9adc13e5e90df54b8885522f98e}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL8\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2cdfdbcb5332d98e0202f4f86480736f}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL8\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9aeed0c87696c3a98e7e4fc3dc6dc80}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL9\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb779906c49372a9c0d7c8eaf7face71}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL9\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9aeed0c87696c3a98e7e4fc3dc6dc80}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL9\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacff5a20b7c9f10be43364ff422bb40ef}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb779906c49372a9c0d7c8eaf7face71}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL9\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44f61f3cb607268196179fa0a28b051e}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL9\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9aeed0c87696c3a98e7e4fc3dc6dc80}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL9\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6093967302f540000072f05d3e64bf6f}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL9\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9aeed0c87696c3a98e7e4fc3dc6dc80}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL9\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7d91556fe4f170bbd818e6d88f5bc56}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL9\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9aeed0c87696c3a98e7e4fc3dc6dc80}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL9\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab68b3750a95f3627dea9867fb5cf4689}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL9\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9aeed0c87696c3a98e7e4fc3dc6dc80}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL9\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga334f2ca0e5684d230cb7788969997f07}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL10\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33b875b9713ed4640e400fcf126cf105}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL10\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga334f2ca0e5684d230cb7788969997f07}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL10\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c41926ac3fc6ec0fb8def28275bbe30}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33b875b9713ed4640e400fcf126cf105}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL10\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d9771de8ec013027f8f26d799e7a3fe}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL10\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga334f2ca0e5684d230cb7788969997f07}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL10\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8f7170c263301f7b7c55dcdf1acb832}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL10\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga334f2ca0e5684d230cb7788969997f07}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL10\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0b280a9f8a751dcb4a27cf2e9a73598}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL10\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga334f2ca0e5684d230cb7788969997f07}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL10\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc1431b847bccbc8841d8ab9a6aa36e5}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL10\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga334f2ca0e5684d230cb7788969997f07}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL10\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f655e646b26d49e38053d9ee9cc064b}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL11\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76888c8d8080e47339e0fd2e69ab42d8}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL11\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f655e646b26d49e38053d9ee9cc064b}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL11\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47a97a35b9f12ef795aa1ebb3d85c3aa}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76888c8d8080e47339e0fd2e69ab42d8}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL11\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga711beadb293e4ef285bb813b2e9feb6d}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL11\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f655e646b26d49e38053d9ee9cc064b}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL11\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ad64e530b4cf96c745f69ac97d23195}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL11\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f655e646b26d49e38053d9ee9cc064b}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL11\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ffb839fbc0a35b148f17363553f6647}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL11\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f655e646b26d49e38053d9ee9cc064b}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL11\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga570aa5e92e75568945191853f0196321}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL11\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f655e646b26d49e38053d9ee9cc064b}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL11\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0dce1ce501e0b3b5e5e4b4961f7afda3}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL12\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae162137694aa110fb89b9afeea1c648f}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL12\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0dce1ce501e0b3b5e5e4b4961f7afda3}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL12\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c12c0939e7fcc354e37d55b74afb351}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae162137694aa110fb89b9afeea1c648f}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL12\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffe1b4dcd4e796a2e145df206f35d6ea}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL12\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0dce1ce501e0b3b5e5e4b4961f7afda3}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL12\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac5933c2c73fec3d2f3c41d32fb64bfa}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL12\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0dce1ce501e0b3b5e5e4b4961f7afda3}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL12\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ed0f0c148e3c52bf041ab53af1d88bf}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL12\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0dce1ce501e0b3b5e5e4b4961f7afda3}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL12\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbd6cfac7c23742a6e1fe120adfe3183}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL12\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0dce1ce501e0b3b5e5e4b4961f7afda3}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL12\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65b195db19c1ca62ef95eed10c649180}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL13\+\_\+\+Pos}}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc533ac377beb113777896f0deb0ef91}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL13\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65b195db19c1ca62ef95eed10c649180}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL13\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60e9a3a49cdad6cd65d377fb675185da}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc533ac377beb113777896f0deb0ef91}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL13\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab74ce92f856d5f687b069166f211ecaf}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL13\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65b195db19c1ca62ef95eed10c649180}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL13\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d2985f042e79fb320b402a6e1c425f7}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL13\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65b195db19c1ca62ef95eed10c649180}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL13\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59cb8d2b8ca336c6c169c0e1a07cb2eb}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL13\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65b195db19c1ca62ef95eed10c649180}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL13\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2ff66c2036fd651e7ae366db237b76c}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL13\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65b195db19c1ca62ef95eed10c649180}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL13\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7fcd5b907f7ca9538dffe1aeb00d7942}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL14\+\_\+\+Pos}}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae997df2b0bb50f310e7fd17df043e8e8}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL14\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7fcd5b907f7ca9538dffe1aeb00d7942}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL14\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3d930c6c5ffa92e461a0190be4bff78}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae997df2b0bb50f310e7fd17df043e8e8}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL14\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf5b6ebd9c3a8039b46748dcbd3eda99}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL14\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7fcd5b907f7ca9538dffe1aeb00d7942}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL14\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21985995f6f22d63ba1170ee629bcf02}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL14\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7fcd5b907f7ca9538dffe1aeb00d7942}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL14\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c98e75f198a3d84038029711c3f299f}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL14\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7fcd5b907f7ca9538dffe1aeb00d7942}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL14\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41d1c1c7ac6886975bca9cc8ef57c73d}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL14\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7fcd5b907f7ca9538dffe1aeb00d7942}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL14\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a0ed32e0f197da7ea8856a58cebdb46}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL15\+\_\+\+Pos}}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf94ca202e9ee8d766a5ee7794dba95b6}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL15\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a0ed32e0f197da7ea8856a58cebdb46}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL15\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46417b0da710ef512ac4ceb95b3ab44a}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf94ca202e9ee8d766a5ee7794dba95b6}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL15\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga841bd65d5afd409fd7f2bf5f1e859348}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL15\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a0ed32e0f197da7ea8856a58cebdb46}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL15\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga233f1ae0a856a18e7b706093c80a6274}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL15\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a0ed32e0f197da7ea8856a58cebdb46}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL15\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadaae51ed82039c62ec075b42a192c861}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL15\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a0ed32e0f197da7ea8856a58cebdb46}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL15\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8699f7ff5369b8c20eaa32cfecbe7daf}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL15\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a0ed32e0f197da7ea8856a58cebdb46}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL15\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc5bb516e3b29af807cf4772787dfd0d}{GPIO\+\_\+\+AFRH\+\_\+\+AFRH0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ed3881740613378329271150088f1b2}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL8}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga696d2e7fbb6ae2b172f64f9edd5af9b0}{GPIO\+\_\+\+AFRH\+\_\+\+AFRH0\+\_\+0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72cc5ca956395dbb409019f45601727d}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL8\+\_\+0}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21e5f36c2bf8a8977d72621d93876b0b}{GPIO\+\_\+\+AFRH\+\_\+\+AFRH0\+\_\+1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23cb04d03ed3fc80a827dd4fcd092e92}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL8\+\_\+1}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40d8eb06b294389ac37efc69291182ec}{GPIO\+\_\+\+AFRH\+\_\+\+AFRH0\+\_\+2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0d2ccbadd52c0de148593218c735ed3}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL8\+\_\+2}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa177428d840116200ec8e3645cfffbc7}{GPIO\+\_\+\+AFRH\+\_\+\+AFRH0\+\_\+3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd9fc9adc13e5e90df54b8885522f98e}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL8\+\_\+3}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75ca2458aef597ebfcd1eb6b83035acd}{GPIO\+\_\+\+AFRH\+\_\+\+AFRH1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacff5a20b7c9f10be43364ff422bb40ef}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL9}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5050213115941df4d89f1803ff3dce18}{GPIO\+\_\+\+AFRH\+\_\+\+AFRH1\+\_\+0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44f61f3cb607268196179fa0a28b051e}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL9\+\_\+0}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga413c97129e63fb91bdf0ac8220d9db00}{GPIO\+\_\+\+AFRH\+\_\+\+AFRH1\+\_\+1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6093967302f540000072f05d3e64bf6f}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL9\+\_\+1}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b89ccc6c477c0cd8ff857285df07d84}{GPIO\+\_\+\+AFRH\+\_\+\+AFRH1\+\_\+2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7d91556fe4f170bbd818e6d88f5bc56}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL9\+\_\+2}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0ead68cbb1f4aadad0789e8d2bd32e4}{GPIO\+\_\+\+AFRH\+\_\+\+AFRH1\+\_\+3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab68b3750a95f3627dea9867fb5cf4689}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL9\+\_\+3}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4dc39c907cd02befde4b7681b2fa070b}{GPIO\+\_\+\+AFRH\+\_\+\+AFRH2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c41926ac3fc6ec0fb8def28275bbe30}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL10}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bc474910f7c3867c687e3d642dc7f86}{GPIO\+\_\+\+AFRH\+\_\+\+AFRH2\+\_\+0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d9771de8ec013027f8f26d799e7a3fe}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL10\+\_\+0}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6284f87ff50100a6c3e2cb496be1388a}{GPIO\+\_\+\+AFRH\+\_\+\+AFRH2\+\_\+1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8f7170c263301f7b7c55dcdf1acb832}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL10\+\_\+1}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa444f8755f374e202cb437a9f202f635}{GPIO\+\_\+\+AFRH\+\_\+\+AFRH2\+\_\+2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0b280a9f8a751dcb4a27cf2e9a73598}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL10\+\_\+2}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02b23ce670e6b5a0e87f28d1baa673a2}{GPIO\+\_\+\+AFRH\+\_\+\+AFRH2\+\_\+3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc1431b847bccbc8841d8ab9a6aa36e5}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL10\+\_\+3}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7043cbf3ca044ba36d59a8844c50552b}{GPIO\+\_\+\+AFRH\+\_\+\+AFRH3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47a97a35b9f12ef795aa1ebb3d85c3aa}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL11}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a0bca51b2c5a8635202590ed61842ab}{GPIO\+\_\+\+AFRH\+\_\+\+AFRH3\+\_\+0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga711beadb293e4ef285bb813b2e9feb6d}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL11\+\_\+0}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace0ca814ed3617d6f520ded8bc05cf3e}{GPIO\+\_\+\+AFRH\+\_\+\+AFRH3\+\_\+1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ad64e530b4cf96c745f69ac97d23195}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL11\+\_\+1}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e22f1d39a67e130c29ba1d30d8b0740}{GPIO\+\_\+\+AFRH\+\_\+\+AFRH3\+\_\+2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ffb839fbc0a35b148f17363553f6647}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL11\+\_\+2}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22d6db61365e1172a8e5d895cbc16f59}{GPIO\+\_\+\+AFRH\+\_\+\+AFRH3\+\_\+3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga570aa5e92e75568945191853f0196321}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL11\+\_\+3}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadae24d162b9e5a99064a81ba6a8d01d8}{GPIO\+\_\+\+AFRH\+\_\+\+AFRH4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c12c0939e7fcc354e37d55b74afb351}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL12}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee18ebc3ee54fcf4b049c722aaabd664}{GPIO\+\_\+\+AFRH\+\_\+\+AFRH4\+\_\+0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffe1b4dcd4e796a2e145df206f35d6ea}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL12\+\_\+0}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd4ef3f6843069e21c3474025f9ad452}{GPIO\+\_\+\+AFRH\+\_\+\+AFRH4\+\_\+1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac5933c2c73fec3d2f3c41d32fb64bfa}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL12\+\_\+1}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23d973c410f46a567dd05719fc60e8b9}{GPIO\+\_\+\+AFRH\+\_\+\+AFRH4\+\_\+2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ed0f0c148e3c52bf041ab53af1d88bf}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL12\+\_\+2}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef19c9e546b1d7130244a824a129a86d}{GPIO\+\_\+\+AFRH\+\_\+\+AFRH4\+\_\+3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbd6cfac7c23742a6e1fe120adfe3183}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL12\+\_\+3}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33b1d2c7b5ed5804798660a3e86214c4}{GPIO\+\_\+\+AFRH\+\_\+\+AFRH5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60e9a3a49cdad6cd65d377fb675185da}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL13}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaccf0f28c6792dcea352d16295a3370e}{GPIO\+\_\+\+AFRH\+\_\+\+AFRH5\+\_\+0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab74ce92f856d5f687b069166f211ecaf}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL13\+\_\+0}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb8de41b0dd5fdb53556acbd27eaffef}{GPIO\+\_\+\+AFRH\+\_\+\+AFRH5\+\_\+1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d2985f042e79fb320b402a6e1c425f7}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL13\+\_\+1}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17d3ee9f02ed784d1f9eafd306c7770b}{GPIO\+\_\+\+AFRH\+\_\+\+AFRH5\+\_\+2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59cb8d2b8ca336c6c169c0e1a07cb2eb}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL13\+\_\+2}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaca724f908dbf5ae10fe4721c4bb9a63}{GPIO\+\_\+\+AFRH\+\_\+\+AFRH5\+\_\+3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2ff66c2036fd651e7ae366db237b76c}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL13\+\_\+3}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56c388b4718d2257b4af362bec67a74a}{GPIO\+\_\+\+AFRH\+\_\+\+AFRH6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3d930c6c5ffa92e461a0190be4bff78}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL14}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67bfcdbe201c0d10d6c604a7a77ef2c0}{GPIO\+\_\+\+AFRH\+\_\+\+AFRH6\+\_\+0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf5b6ebd9c3a8039b46748dcbd3eda99}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL14\+\_\+0}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c262cd0c09affb4b7a8d7fe40cb8737}{GPIO\+\_\+\+AFRH\+\_\+\+AFRH6\+\_\+1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21985995f6f22d63ba1170ee629bcf02}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL14\+\_\+1}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37c5f9c67bf086d5d2adf5e894476103}{GPIO\+\_\+\+AFRH\+\_\+\+AFRH6\+\_\+2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c98e75f198a3d84038029711c3f299f}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL14\+\_\+2}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69f0639cf752be23c3d72c7218a1e179}{GPIO\+\_\+\+AFRH\+\_\+\+AFRH6\+\_\+3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41d1c1c7ac6886975bca9cc8ef57c73d}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL14\+\_\+3}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga770397420d63cb6e8317ae401e6b2977}{GPIO\+\_\+\+AFRH\+\_\+\+AFRH7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46417b0da710ef512ac4ceb95b3ab44a}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL15}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5323b47a92dc55d60b67a8d36049b07}{GPIO\+\_\+\+AFRH\+\_\+\+AFRH7\+\_\+0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga841bd65d5afd409fd7f2bf5f1e859348}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL15\+\_\+0}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga133a9bf6920bdf13fbeda9e02c88bab4}{GPIO\+\_\+\+AFRH\+\_\+\+AFRH7\+\_\+1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga233f1ae0a856a18e7b706093c80a6274}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL15\+\_\+1}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa20fc99964f4f634664e4498869d1ec4}{GPIO\+\_\+\+AFRH\+\_\+\+AFRH7\+\_\+2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadaae51ed82039c62ec075b42a192c861}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL15\+\_\+2}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a6c924c6c54448656df6acfa66b9aae}{GPIO\+\_\+\+AFRH\+\_\+\+AFRH7\+\_\+3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8699f7ff5369b8c20eaa32cfecbe7daf}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL15\+\_\+3}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7954738eae12426137b23733f12c7c14}{I2\+C\+\_\+\+CR1\+\_\+\+PE\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga641d1563a97f92a4c5e20dcdd0756986}{I2\+C\+\_\+\+CR1\+\_\+\+PE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7954738eae12426137b23733f12c7c14}{I2\+C\+\_\+\+CR1\+\_\+\+PE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga953b0d38414808db79da116842ed3262}{I2\+C\+\_\+\+CR1\+\_\+\+PE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga641d1563a97f92a4c5e20dcdd0756986}{I2\+C\+\_\+\+CR1\+\_\+\+PE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae26dbc9f9c06eb552db052b0603430c0}{I2\+C\+\_\+\+CR1\+\_\+\+SMBUS\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf62afbb725efae2aa5a18c7841cfc51}{I2\+C\+\_\+\+CR1\+\_\+\+SMBUS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae26dbc9f9c06eb552db052b0603430c0}{I2\+C\+\_\+\+CR1\+\_\+\+SMBUS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4cfee7b020a49bd037fa7cf27c796abc}{I2\+C\+\_\+\+CR1\+\_\+\+SMBUS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf62afbb725efae2aa5a18c7841cfc51}{I2\+C\+\_\+\+CR1\+\_\+\+SMBUS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf03323d716d67da6242e4da7431cd1ea}{I2\+C\+\_\+\+CR1\+\_\+\+SMBTYPE\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67a812813bce3b9996dec37eff310945}{I2\+C\+\_\+\+CR1\+\_\+\+SMBTYPE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf03323d716d67da6242e4da7431cd1ea}{I2\+C\+\_\+\+CR1\+\_\+\+SMBTYPE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga001198ff898802888edf58f56d5371c9}{I2\+C\+\_\+\+CR1\+\_\+\+SMBTYPE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67a812813bce3b9996dec37eff310945}{I2\+C\+\_\+\+CR1\+\_\+\+SMBTYPE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga183847901bff6ed293ac42cedcd0a00f}{I2\+C\+\_\+\+CR1\+\_\+\+ENARP\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga608ec88f391d4617d8d196acf88ae4c3}{I2\+C\+\_\+\+CR1\+\_\+\+ENARP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga183847901bff6ed293ac42cedcd0a00f}{I2\+C\+\_\+\+CR1\+\_\+\+ENARP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4598185d9092edfbf943464bcbb342ac}{I2\+C\+\_\+\+CR1\+\_\+\+ENARP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga608ec88f391d4617d8d196acf88ae4c3}{I2\+C\+\_\+\+CR1\+\_\+\+ENARP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6320b277f4eb5ad80869cf46509ab63}{I2\+C\+\_\+\+CR1\+\_\+\+ENPEC\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga047dbff196b5cc2e0ca679cf09daad7d}{I2\+C\+\_\+\+CR1\+\_\+\+ENPEC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6320b277f4eb5ad80869cf46509ab63}{I2\+C\+\_\+\+CR1\+\_\+\+ENPEC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40d2eb849f9d55e6298035b61e84ca42}{I2\+C\+\_\+\+CR1\+\_\+\+ENPEC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga047dbff196b5cc2e0ca679cf09daad7d}{I2\+C\+\_\+\+CR1\+\_\+\+ENPEC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54ffd903ba1ddb087e7166a83b30d145}{I2\+C\+\_\+\+CR1\+\_\+\+ENGC\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7eff07d7a774d45f0c0b853be70b1a06}{I2\+C\+\_\+\+CR1\+\_\+\+ENGC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54ffd903ba1ddb087e7166a83b30d145}{I2\+C\+\_\+\+CR1\+\_\+\+ENGC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d8c219193b11f8507d7b85831d14912}{I2\+C\+\_\+\+CR1\+\_\+\+ENGC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7eff07d7a774d45f0c0b853be70b1a06}{I2\+C\+\_\+\+CR1\+\_\+\+ENGC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57955bf36ff5f4cd6a753e01817bf3b2}{I2\+C\+\_\+\+CR1\+\_\+\+NOSTRETCH\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e4eb2525f0444cc6320f96cc6c01804}{I2\+C\+\_\+\+CR1\+\_\+\+NOSTRETCH\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57955bf36ff5f4cd6a753e01817bf3b2}{I2\+C\+\_\+\+CR1\+\_\+\+NOSTRETCH\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga197aaca79f64e832af3a0a0864c2a08c}{I2\+C\+\_\+\+CR1\+\_\+\+NOSTRETCH}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e4eb2525f0444cc6320f96cc6c01804}{I2\+C\+\_\+\+CR1\+\_\+\+NOSTRETCH\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26478428c37301f88c8fe5a27ab7cff0}{I2\+C\+\_\+\+CR1\+\_\+\+START\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20183fa72a3acfb6eb7cd333569af62b}{I2\+C\+\_\+\+CR1\+\_\+\+START\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26478428c37301f88c8fe5a27ab7cff0}{I2\+C\+\_\+\+CR1\+\_\+\+START\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ca7f18dd5bc1130dbefae4ff8736143}{I2\+C\+\_\+\+CR1\+\_\+\+START}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20183fa72a3acfb6eb7cd333569af62b}{I2\+C\+\_\+\+CR1\+\_\+\+START\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1acc4153373e71ad85766145727d751f}{I2\+C\+\_\+\+CR1\+\_\+\+STOP\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac560445dddd085e2ec78b6c38d290893}{I2\+C\+\_\+\+CR1\+\_\+\+STOP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1acc4153373e71ad85766145727d751f}{I2\+C\+\_\+\+CR1\+\_\+\+STOP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace70293f3dfa24d448b600fc58e45223}{I2\+C\+\_\+\+CR1\+\_\+\+STOP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac560445dddd085e2ec78b6c38d290893}{I2\+C\+\_\+\+CR1\+\_\+\+STOP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4d488ef9214c8e156aa5789193b1af2}{I2\+C\+\_\+\+CR1\+\_\+\+ACK\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga901752f0d8d57314c1bf5841b4d15927}{I2\+C\+\_\+\+CR1\+\_\+\+ACK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4d488ef9214c8e156aa5789193b1af2}{I2\+C\+\_\+\+CR1\+\_\+\+ACK\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf933b105259a4bc46a957576adb8d96d}{I2\+C\+\_\+\+CR1\+\_\+\+ACK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga901752f0d8d57314c1bf5841b4d15927}{I2\+C\+\_\+\+CR1\+\_\+\+ACK\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c8ebf2be75a57d79c3963cbb73299e5}{I2\+C\+\_\+\+CR1\+\_\+\+POS\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44cbb4dfe0bace0e0f63516352cdd686}{I2\+C\+\_\+\+CR1\+\_\+\+POS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c8ebf2be75a57d79c3963cbb73299e5}{I2\+C\+\_\+\+CR1\+\_\+\+POS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34721958229a5983f2e95dfeaa8e55c3}{I2\+C\+\_\+\+CR1\+\_\+\+POS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44cbb4dfe0bace0e0f63516352cdd686}{I2\+C\+\_\+\+CR1\+\_\+\+POS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae27ac08c854b421c8bbef0f91cb02e77}{I2\+C\+\_\+\+CR1\+\_\+\+PEC\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad603ba46a4c90d87755bc21032343a8e}{I2\+C\+\_\+\+CR1\+\_\+\+PEC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae27ac08c854b421c8bbef0f91cb02e77}{I2\+C\+\_\+\+CR1\+\_\+\+PEC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4d0119253d93a106b5ca704e5020c12}{I2\+C\+\_\+\+CR1\+\_\+\+PEC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad603ba46a4c90d87755bc21032343a8e}{I2\+C\+\_\+\+CR1\+\_\+\+PEC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2cbad0729b1263ee12efe299c460c7a9}{I2\+C\+\_\+\+CR1\+\_\+\+ALERT\+\_\+\+Pos}}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c1f4432707ef457508aa265173d3ce6}{I2\+C\+\_\+\+CR1\+\_\+\+ALERT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2cbad0729b1263ee12efe299c460c7a9}{I2\+C\+\_\+\+CR1\+\_\+\+ALERT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56729ccf93c5d9f5b5b05002e3a2323c}{I2\+C\+\_\+\+CR1\+\_\+\+ALERT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c1f4432707ef457508aa265173d3ce6}{I2\+C\+\_\+\+CR1\+\_\+\+ALERT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f26e1407449ae64fade6b92a5e85bc9}{I2\+C\+\_\+\+CR1\+\_\+\+SWRST\+\_\+\+Pos}}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87f58f075ab791157d5a7f73d61ea4a0}{I2\+C\+\_\+\+CR1\+\_\+\+SWRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f26e1407449ae64fade6b92a5e85bc9}{I2\+C\+\_\+\+CR1\+\_\+\+SWRST\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8dc661ef13da02e5bcb943f2003d576d}{I2\+C\+\_\+\+CR1\+\_\+\+SWRST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87f58f075ab791157d5a7f73d61ea4a0}{I2\+C\+\_\+\+CR1\+\_\+\+SWRST\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae37aa57192c71b1b734815130eeee8cd}{I2\+C\+\_\+\+CR2\+\_\+\+FREQ\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga409296c2e8ff17ef7633266fad88d5ea}{I2\+C\+\_\+\+CR2\+\_\+\+FREQ\+\_\+\+Msk}}~(0x3\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae37aa57192c71b1b734815130eeee8cd}{I2\+C\+\_\+\+CR2\+\_\+\+FREQ\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga293fbe15ed5fd1fc95915bd6437859e7}{I2\+C\+\_\+\+CR2\+\_\+\+FREQ}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga409296c2e8ff17ef7633266fad88d5ea}{I2\+C\+\_\+\+CR2\+\_\+\+FREQ\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09d944f5260f40a0eb714d41859e0d23}{I2\+C\+\_\+\+CR2\+\_\+\+FREQ\+\_\+0}}~(0x01\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae37aa57192c71b1b734815130eeee8cd}{I2\+C\+\_\+\+CR2\+\_\+\+FREQ\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25ab0ef2a7795e3326900b277479d89c}{I2\+C\+\_\+\+CR2\+\_\+\+FREQ\+\_\+1}}~(0x02\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae37aa57192c71b1b734815130eeee8cd}{I2\+C\+\_\+\+CR2\+\_\+\+FREQ\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga657af5a02534cc900cbddc260319d845}{I2\+C\+\_\+\+CR2\+\_\+\+FREQ\+\_\+2}}~(0x04\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae37aa57192c71b1b734815130eeee8cd}{I2\+C\+\_\+\+CR2\+\_\+\+FREQ\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga655214f8327fd1322998c9d8bffe308d}{I2\+C\+\_\+\+CR2\+\_\+\+FREQ\+\_\+3}}~(0x08\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae37aa57192c71b1b734815130eeee8cd}{I2\+C\+\_\+\+CR2\+\_\+\+FREQ\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3382a7262743bc824985af7339449386}{I2\+C\+\_\+\+CR2\+\_\+\+FREQ\+\_\+4}}~(0x10\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae37aa57192c71b1b734815130eeee8cd}{I2\+C\+\_\+\+CR2\+\_\+\+FREQ\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3b1a2b777fcf158c9e4264485682a20}{I2\+C\+\_\+\+CR2\+\_\+\+FREQ\+\_\+5}}~(0x20\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae37aa57192c71b1b734815130eeee8cd}{I2\+C\+\_\+\+CR2\+\_\+\+FREQ\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d664ebaabc46a45c4453e17e5132056}{I2\+C\+\_\+\+CR2\+\_\+\+ITERREN\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cbb0dde5e57765d211af8595a728029}{I2\+C\+\_\+\+CR2\+\_\+\+ITERREN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d664ebaabc46a45c4453e17e5132056}{I2\+C\+\_\+\+CR2\+\_\+\+ITERREN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f14ae48e4609c2b3645211234cba974}{I2\+C\+\_\+\+CR2\+\_\+\+ITERREN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cbb0dde5e57765d211af8595a728029}{I2\+C\+\_\+\+CR2\+\_\+\+ITERREN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6b73580546ba348cd434416f7729d65}{I2\+C\+\_\+\+CR2\+\_\+\+ITEVTEN\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4a4a92cd2663c4e4e690fe5f66a1706}{I2\+C\+\_\+\+CR2\+\_\+\+ITEVTEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6b73580546ba348cd434416f7729d65}{I2\+C\+\_\+\+CR2\+\_\+\+ITEVTEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b1ebaf8173090ec469b055b98e585d2}{I2\+C\+\_\+\+CR2\+\_\+\+ITEVTEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4a4a92cd2663c4e4e690fe5f66a1706}{I2\+C\+\_\+\+CR2\+\_\+\+ITEVTEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1cf0976d8a817ec970a78137e6bac452}{I2\+C\+\_\+\+CR2\+\_\+\+ITBUFEN\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga765fa0272f4a94eed64fba9b3cdac713}{I2\+C\+\_\+\+CR2\+\_\+\+ITBUFEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1cf0976d8a817ec970a78137e6bac452}{I2\+C\+\_\+\+CR2\+\_\+\+ITBUFEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2efbe5d96ed0ce447a45a62e8317a68a}{I2\+C\+\_\+\+CR2\+\_\+\+ITBUFEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga765fa0272f4a94eed64fba9b3cdac713}{I2\+C\+\_\+\+CR2\+\_\+\+ITBUFEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69b0d5b0217bd628743324b8393bc74a}{I2\+C\+\_\+\+CR2\+\_\+\+DMAEN\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2987290a42860b8700c2dcfb8eaef399}{I2\+C\+\_\+\+CR2\+\_\+\+DMAEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69b0d5b0217bd628743324b8393bc74a}{I2\+C\+\_\+\+CR2\+\_\+\+DMAEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb81d5c91486b873bd0bf279a4ffcf69}{I2\+C\+\_\+\+CR2\+\_\+\+DMAEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2987290a42860b8700c2dcfb8eaef399}{I2\+C\+\_\+\+CR2\+\_\+\+DMAEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c908f15a0b4c9e603d17b066fc85b7b}{I2\+C\+\_\+\+CR2\+\_\+\+LAST\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c9c22f3c0a1abb70e0255c765b30382}{I2\+C\+\_\+\+CR2\+\_\+\+LAST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c908f15a0b4c9e603d17b066fc85b7b}{I2\+C\+\_\+\+CR2\+\_\+\+LAST\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a0955008cbabbb6b726ba0b4f8da609}{I2\+C\+\_\+\+CR2\+\_\+\+LAST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c9c22f3c0a1abb70e0255c765b30382}{I2\+C\+\_\+\+CR2\+\_\+\+LAST\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8250616a993a5f2bb04cd0f116005864}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD1\+\_\+7}}~0x000000\+FEU
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8141dcd63a8429a64d488cc78ef3ec1}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD8\+\_\+9}}~0x00000300U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5025971b93434d9d6c1b47ba93cc4249}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD0\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga315ebd53e115b321f02d945a5a485356}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5025971b93434d9d6c1b47ba93cc4249}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD0\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b7c20c81f79d17921718412b8fca6d7}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga315ebd53e115b321f02d945a5a485356}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD0\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53aaf5c99387556eb05205972a9fd765}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD1\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaedbc5009a53817d14a5b61b81abe47eb}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53aaf5c99387556eb05205972a9fd765}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga499a61f0013c5c6fe38b848901f58769}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaedbc5009a53817d14a5b61b81abe47eb}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1601f93351d29fd314910972bd4a997}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD2\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74d6b1ee8556d79db1f804871576381e}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1601f93351d29fd314910972bd4a997}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab44a263e36a7f34d922ff124aebd99c3}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74d6b1ee8556d79db1f804871576381e}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04c1306ea26d1fde330540af98f2ebaf}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD3\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bd895166f6d0f2b1fe5bdb245495e7c}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04c1306ea26d1fde330540af98f2ebaf}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9584dca3b1b414a63cf7ba75e557155b}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bd895166f6d0f2b1fe5bdb245495e7c}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91ebb7dae5c13a499109a9f0089387b2}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD4\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3261bcc4b1d94f2800cc78d26ef6a638}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91ebb7dae5c13a499109a9f0089387b2}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga110b915b907f4bf29ff03da1f077bd97}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3261bcc4b1d94f2800cc78d26ef6a638}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga863a732cfab0b27034149a5d95c1c978}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD5\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga078a30f84550430baa5ea4ce4b424afd}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga863a732cfab0b27034149a5d95c1c978}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD5\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0856dee2657cf0a04d79084da86988ca}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga078a30f84550430baa5ea4ce4b424afd}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD5\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadeef10580199e2315af15107d03374b6}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD6\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga708c99b9b7c44311be6a91fa01e2603d}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadeef10580199e2315af15107d03374b6}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD6\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5507af6154f60125dadc4654f57776ca}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga708c99b9b7c44311be6a91fa01e2603d}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD6\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff51a9d14ec34d35f911c1c4d474db02}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD7\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c9645decd676803bd6a1cb9e5cca0f8}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff51a9d14ec34d35f911c1c4d474db02}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD7\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca710515f0aac5abdac02a630e09097c}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c9645decd676803bd6a1cb9e5cca0f8}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD7\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15f7918fdb3af6d0c8ade393fb8c8357}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD8\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga484398bbd79662011f8fb6467c127d65}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15f7918fdb3af6d0c8ade393fb8c8357}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD8\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab945eba8b842a253cc64cce722537264}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga484398bbd79662011f8fb6467c127d65}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD8\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9208eb446047890ea90e2f87f57a8e0}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD9\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf1cdf0196ac2b11475fbf7078a852a2}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9208eb446047890ea90e2f87f57a8e0}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD9\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga10cf2dfc6b1ed55413be06acca413430}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf1cdf0196ac2b11475fbf7078a852a2}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD9\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a9d87efeab027259266521e849cd0f6}{I2\+C\+\_\+\+OAR1\+\_\+\+ADDMODE\+\_\+\+Pos}}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga465856ef24302471bd5562be5f4d8418}{I2\+C\+\_\+\+OAR1\+\_\+\+ADDMODE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a9d87efeab027259266521e849cd0f6}{I2\+C\+\_\+\+OAR1\+\_\+\+ADDMODE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d8df80cd27313c896e887aae81fa639}{I2\+C\+\_\+\+OAR1\+\_\+\+ADDMODE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga465856ef24302471bd5562be5f4d8418}{I2\+C\+\_\+\+OAR1\+\_\+\+ADDMODE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd1b7689ba1197bb496f7b0042e59ac9}{I2\+C\+\_\+\+OAR2\+\_\+\+ENDUAL\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28fa608f2cec586e6bdb98ae510022d9}{I2\+C\+\_\+\+OAR2\+\_\+\+ENDUAL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd1b7689ba1197bb496f7b0042e59ac9}{I2\+C\+\_\+\+OAR2\+\_\+\+ENDUAL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab83ed1ee64439cb2734a708445f37e94}{I2\+C\+\_\+\+OAR2\+\_\+\+ENDUAL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28fa608f2cec586e6bdb98ae510022d9}{I2\+C\+\_\+\+OAR2\+\_\+\+ENDUAL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga809d88f42d6572f85dd75ab2bb92b243}{I2\+C\+\_\+\+OAR2\+\_\+\+ADD2\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18d179042a15bdc94dd4477b990082c5}{I2\+C\+\_\+\+OAR2\+\_\+\+ADD2\+\_\+\+Msk}}~(0x7\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga809d88f42d6572f85dd75ab2bb92b243}{I2\+C\+\_\+\+OAR2\+\_\+\+ADD2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd3d8fd1de1f16d051efb52dd3d657c4}{I2\+C\+\_\+\+OAR2\+\_\+\+ADD2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18d179042a15bdc94dd4477b990082c5}{I2\+C\+\_\+\+OAR2\+\_\+\+ADD2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8168b87f1d876a0cdbafff9f3dd922f5}{I2\+C\+\_\+\+DR\+\_\+\+DR\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b487d8e08e84b2ef59c6de0e92316b1}{I2\+C\+\_\+\+DR\+\_\+\+DR\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8168b87f1d876a0cdbafff9f3dd922f5}{I2\+C\+\_\+\+DR\+\_\+\+DR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac43021a4a7f79672d27c36a469b301d5}{I2\+C\+\_\+\+DR\+\_\+\+DR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b487d8e08e84b2ef59c6de0e92316b1}{I2\+C\+\_\+\+DR\+\_\+\+DR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67ed7d8c3e9dc642c2c70c834aeec6ea}{I2\+C\+\_\+\+SR1\+\_\+\+SB\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9d2227f20b51eda4af2fb9e9dd4f6df}{I2\+C\+\_\+\+SR1\+\_\+\+SB\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67ed7d8c3e9dc642c2c70c834aeec6ea}{I2\+C\+\_\+\+SR1\+\_\+\+SB\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6935c920da59d755d0cf834548a70ec4}{I2\+C\+\_\+\+SR1\+\_\+\+SB}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9d2227f20b51eda4af2fb9e9dd4f6df}{I2\+C\+\_\+\+SR1\+\_\+\+SB\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4662fc1d4534a406d3e4e417dcaa29c1}{I2\+C\+\_\+\+SR1\+\_\+\+ADDR\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga387882c1ac38b5af80a88ac6c5c8961f}{I2\+C\+\_\+\+SR1\+\_\+\+ADDR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4662fc1d4534a406d3e4e417dcaa29c1}{I2\+C\+\_\+\+SR1\+\_\+\+ADDR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3db361a4d9dd84b187085a11d933b45d}{I2\+C\+\_\+\+SR1\+\_\+\+ADDR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga387882c1ac38b5af80a88ac6c5c8961f}{I2\+C\+\_\+\+SR1\+\_\+\+ADDR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c662220a2fc8d437b929ac360b7b6d3}{I2\+C\+\_\+\+SR1\+\_\+\+BTF\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9da3a67ef386eb3c7fc5be2016a1f0b1}{I2\+C\+\_\+\+SR1\+\_\+\+BTF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c662220a2fc8d437b929ac360b7b6d3}{I2\+C\+\_\+\+SR1\+\_\+\+BTF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb279f85d78cfe5abd3eeb0b40a65ab1}{I2\+C\+\_\+\+SR1\+\_\+\+BTF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9da3a67ef386eb3c7fc5be2016a1f0b1}{I2\+C\+\_\+\+SR1\+\_\+\+BTF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57e3e98939884a675f561bd0133c73f7}{I2\+C\+\_\+\+SR1\+\_\+\+ADD10\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc01a4be991adeeffbdf18b5767ea30b}{I2\+C\+\_\+\+SR1\+\_\+\+ADD10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57e3e98939884a675f561bd0133c73f7}{I2\+C\+\_\+\+SR1\+\_\+\+ADD10\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6faaa55a1e48aa7c1f2b69669901445d}{I2\+C\+\_\+\+SR1\+\_\+\+ADD10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc01a4be991adeeffbdf18b5767ea30b}{I2\+C\+\_\+\+SR1\+\_\+\+ADD10\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga508dc538aee33bf854cfbe3b7f4a7ba9}{I2\+C\+\_\+\+SR1\+\_\+\+STOPF\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1679ebac13f8ad5aad54acd446f70e4}{I2\+C\+\_\+\+SR1\+\_\+\+STOPF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga508dc538aee33bf854cfbe3b7f4a7ba9}{I2\+C\+\_\+\+SR1\+\_\+\+STOPF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaafcea4cdbe2f6da31566c897fa893a7c}{I2\+C\+\_\+\+SR1\+\_\+\+STOPF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1679ebac13f8ad5aad54acd446f70e4}{I2\+C\+\_\+\+SR1\+\_\+\+STOPF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga380b3695a5b03ae70e411ba048a04e49}{I2\+C\+\_\+\+SR1\+\_\+\+RXNE\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf56d0f5cc9b333a2d287baf96e1ca62}{I2\+C\+\_\+\+SR1\+\_\+\+RXNE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga380b3695a5b03ae70e411ba048a04e49}{I2\+C\+\_\+\+SR1\+\_\+\+RXNE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6ebe33c992611bc2e25bbb01c1441a5}{I2\+C\+\_\+\+SR1\+\_\+\+RXNE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf56d0f5cc9b333a2d287baf96e1ca62}{I2\+C\+\_\+\+SR1\+\_\+\+RXNE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabdceff8db6df40c017f96a5e606ea884}{I2\+C\+\_\+\+SR1\+\_\+\+TXE\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga835a04e1e2c43a4462b9b5cd04b2b4ea}{I2\+C\+\_\+\+SR1\+\_\+\+TXE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabdceff8db6df40c017f96a5e606ea884}{I2\+C\+\_\+\+SR1\+\_\+\+TXE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdc4da49c163910203255e384591b6f7}{I2\+C\+\_\+\+SR1\+\_\+\+TXE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga835a04e1e2c43a4462b9b5cd04b2b4ea}{I2\+C\+\_\+\+SR1\+\_\+\+TXE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a1c615024c02d5ea5bcb3717ff6863d}{I2\+C\+\_\+\+SR1\+\_\+\+BERR\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga591f9c02dd6c1b393f295ddd9be5f28d}{I2\+C\+\_\+\+SR1\+\_\+\+BERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a1c615024c02d5ea5bcb3717ff6863d}{I2\+C\+\_\+\+SR1\+\_\+\+BERR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d12990c90ab0757dcfea150ea50b227}{I2\+C\+\_\+\+SR1\+\_\+\+BERR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga591f9c02dd6c1b393f295ddd9be5f28d}{I2\+C\+\_\+\+SR1\+\_\+\+BERR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafab03fd640b6661848addb3cd9d38519}{I2\+C\+\_\+\+SR1\+\_\+\+ARLO\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7859c854cc27fefc075eb3a6d67410da}{I2\+C\+\_\+\+SR1\+\_\+\+ARLO\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafab03fd640b6661848addb3cd9d38519}{I2\+C\+\_\+\+SR1\+\_\+\+ARLO\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbc52f6ec6172c71d8b026a22c2f69d2}{I2\+C\+\_\+\+SR1\+\_\+\+ARLO}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7859c854cc27fefc075eb3a6d67410da}{I2\+C\+\_\+\+SR1\+\_\+\+ARLO\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb0a33028b96b10708bd881b21c17dae}{I2\+C\+\_\+\+SR1\+\_\+\+AF\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae64af2b76c8fc655547f07d0eda3c8d6}{I2\+C\+\_\+\+SR1\+\_\+\+AF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb0a33028b96b10708bd881b21c17dae}{I2\+C\+\_\+\+SR1\+\_\+\+AF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62aa2496d4b3955214a16a7bd998fd88}{I2\+C\+\_\+\+SR1\+\_\+\+AF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae64af2b76c8fc655547f07d0eda3c8d6}{I2\+C\+\_\+\+SR1\+\_\+\+AF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga628a0e0ea5fa7dd31b68d2bac80b8b20}{I2\+C\+\_\+\+SR1\+\_\+\+OVR\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeca6c423a2a9d7495c35517b3cc9a9b8}{I2\+C\+\_\+\+SR1\+\_\+\+OVR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga628a0e0ea5fa7dd31b68d2bac80b8b20}{I2\+C\+\_\+\+SR1\+\_\+\+OVR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad42d2435d2e64bf710c701c9b17adfb4}{I2\+C\+\_\+\+SR1\+\_\+\+OVR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeca6c423a2a9d7495c35517b3cc9a9b8}{I2\+C\+\_\+\+SR1\+\_\+\+OVR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f1e78360bc478a00ca5c8176dcd0b22}{I2\+C\+\_\+\+SR1\+\_\+\+PECERR\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaafd640f94fa388e27d4747c5eb8fc938}{I2\+C\+\_\+\+SR1\+\_\+\+PECERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f1e78360bc478a00ca5c8176dcd0b22}{I2\+C\+\_\+\+SR1\+\_\+\+PECERR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b2976279024e832e53ad12796a7bb71}{I2\+C\+\_\+\+SR1\+\_\+\+PECERR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaafd640f94fa388e27d4747c5eb8fc938}{I2\+C\+\_\+\+SR1\+\_\+\+PECERR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80a7d5a7ab0b5eb4bbbcf59d64e9e58e}{I2\+C\+\_\+\+SR1\+\_\+\+TIMEOUT\+\_\+\+Pos}}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c0209188a2791eddad0c143ac7f9416}{I2\+C\+\_\+\+SR1\+\_\+\+TIMEOUT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80a7d5a7ab0b5eb4bbbcf59d64e9e58e}{I2\+C\+\_\+\+SR1\+\_\+\+TIMEOUT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef3a1e4921d7c509d1b639c67882c4c9}{I2\+C\+\_\+\+SR1\+\_\+\+TIMEOUT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c0209188a2791eddad0c143ac7f9416}{I2\+C\+\_\+\+SR1\+\_\+\+TIMEOUT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0c047e24fefb89f3928b37b7695aa55}{I2\+C\+\_\+\+SR1\+\_\+\+SMBALERT\+\_\+\+Pos}}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga617464b325a3649c9a36ad80386558b6}{I2\+C\+\_\+\+SR1\+\_\+\+SMBALERT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0c047e24fefb89f3928b37b7695aa55}{I2\+C\+\_\+\+SR1\+\_\+\+SMBALERT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8df36c38deb8791d0ac3cb5881298c1c}{I2\+C\+\_\+\+SR1\+\_\+\+SMBALERT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga617464b325a3649c9a36ad80386558b6}{I2\+C\+\_\+\+SR1\+\_\+\+SMBALERT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada5253dbcd3c7d67d0fad31d938f4b5b}{I2\+C\+\_\+\+SR2\+\_\+\+MSL\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad723df35fcda84431aefaace405b62b2}{I2\+C\+\_\+\+SR2\+\_\+\+MSL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada5253dbcd3c7d67d0fad31d938f4b5b}{I2\+C\+\_\+\+SR2\+\_\+\+MSL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75cc361adf0e72e33d6771ebfa17b52d}{I2\+C\+\_\+\+SR2\+\_\+\+MSL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad723df35fcda84431aefaace405b62b2}{I2\+C\+\_\+\+SR2\+\_\+\+MSL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9b4a60a8e919cfe14e222976859b1cd}{I2\+C\+\_\+\+SR2\+\_\+\+BUSY\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43693f4a5b2f232a145eee42f26a1110}{I2\+C\+\_\+\+SR2\+\_\+\+BUSY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9b4a60a8e919cfe14e222976859b1cd}{I2\+C\+\_\+\+SR2\+\_\+\+BUSY\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b1e75a82da73ae2873cff1cd27c3179}{I2\+C\+\_\+\+SR2\+\_\+\+BUSY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43693f4a5b2f232a145eee42f26a1110}{I2\+C\+\_\+\+SR2\+\_\+\+BUSY\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91e4b3f7e5bff2ea65eefeadbc0a2e2a}{I2\+C\+\_\+\+SR2\+\_\+\+TRA\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga260f5bfa56cd55a6e25ae1585fc1381e}{I2\+C\+\_\+\+SR2\+\_\+\+TRA\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91e4b3f7e5bff2ea65eefeadbc0a2e2a}{I2\+C\+\_\+\+SR2\+\_\+\+TRA\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga288b20416b42a79e591aa80d9a690fca}{I2\+C\+\_\+\+SR2\+\_\+\+TRA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga260f5bfa56cd55a6e25ae1585fc1381e}{I2\+C\+\_\+\+SR2\+\_\+\+TRA\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26e3032167b56ec310c7b81945dc76a4}{I2\+C\+\_\+\+SR2\+\_\+\+GENCALL\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada42e3c3d8e62bfab1117a382def5383}{I2\+C\+\_\+\+SR2\+\_\+\+GENCALL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26e3032167b56ec310c7b81945dc76a4}{I2\+C\+\_\+\+SR2\+\_\+\+GENCALL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3aeb79cbe04f7ec1e3c2615921c4fab}{I2\+C\+\_\+\+SR2\+\_\+\+GENCALL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gada42e3c3d8e62bfab1117a382def5383}{I2\+C\+\_\+\+SR2\+\_\+\+GENCALL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4be26fe6702a976b50628c3df1b352c}{I2\+C\+\_\+\+SR2\+\_\+\+SMBDEFAULT\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa390034d42a7873287b68e9ae3935a26}{I2\+C\+\_\+\+SR2\+\_\+\+SMBDEFAULT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4be26fe6702a976b50628c3df1b352c}{I2\+C\+\_\+\+SR2\+\_\+\+SMBDEFAULT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcf50334903013177a8c6f4e36b8d6fe}{I2\+C\+\_\+\+SR2\+\_\+\+SMBDEFAULT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa390034d42a7873287b68e9ae3935a26}{I2\+C\+\_\+\+SR2\+\_\+\+SMBDEFAULT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3da82932b239f193ac2f57f87c3b1f0}{I2\+C\+\_\+\+SR2\+\_\+\+SMBHOST\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6bd5daae1a83a7a62584be9f601ec52d}{I2\+C\+\_\+\+SR2\+\_\+\+SMBHOST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3da82932b239f193ac2f57f87c3b1f0}{I2\+C\+\_\+\+SR2\+\_\+\+SMBHOST\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa07cf3e404f9f57e98d1ba3793079c80}{I2\+C\+\_\+\+SR2\+\_\+\+SMBHOST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6bd5daae1a83a7a62584be9f601ec52d}{I2\+C\+\_\+\+SR2\+\_\+\+SMBHOST\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga546ae463133d2c719996689e24e61e1f}{I2\+C\+\_\+\+SR2\+\_\+\+DUALF\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga338ddbff50ca2b01dacc4b8e93014f30}{I2\+C\+\_\+\+SR2\+\_\+\+DUALF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga546ae463133d2c719996689e24e61e1f}{I2\+C\+\_\+\+SR2\+\_\+\+DUALF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79a6a21835e06d9bc48009f4269b7798}{I2\+C\+\_\+\+SR2\+\_\+\+DUALF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga338ddbff50ca2b01dacc4b8e93014f30}{I2\+C\+\_\+\+SR2\+\_\+\+DUALF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga332f5e12ed830e7d99b241549220a3c0}{I2\+C\+\_\+\+SR2\+\_\+\+PEC\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a9dceb742f98aa0f27e5ae8dc427a88}{I2\+C\+\_\+\+SR2\+\_\+\+PEC\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga332f5e12ed830e7d99b241549220a3c0}{I2\+C\+\_\+\+SR2\+\_\+\+PEC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a4fd5d9c9e2593be920d19a5f6ae732}{I2\+C\+\_\+\+SR2\+\_\+\+PEC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a9dceb742f98aa0f27e5ae8dc427a88}{I2\+C\+\_\+\+SR2\+\_\+\+PEC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga908f5b1edffdedba90f8bbb141eedb8a}{I2\+C\+\_\+\+CCR\+\_\+\+CCR\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3f68b672f4ff2fa9a6ba3e79e9e302b}{I2\+C\+\_\+\+CCR\+\_\+\+CCR\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga908f5b1edffdedba90f8bbb141eedb8a}{I2\+C\+\_\+\+CCR\+\_\+\+CCR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c8cb2bd83dd7dbdcf6ca4bbf4a841de}{I2\+C\+\_\+\+CCR\+\_\+\+CCR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3f68b672f4ff2fa9a6ba3e79e9e302b}{I2\+C\+\_\+\+CCR\+\_\+\+CCR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga152abc0c5a01abf887e702cbc9fe4f49}{I2\+C\+\_\+\+CCR\+\_\+\+DUTY\+\_\+\+Pos}}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e91ff511dab94ae774aaa9c3052fbc6}{I2\+C\+\_\+\+CCR\+\_\+\+DUTY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga152abc0c5a01abf887e702cbc9fe4f49}{I2\+C\+\_\+\+CCR\+\_\+\+DUTY\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga851c8a6b598d54c1a805b1632a4078e5}{I2\+C\+\_\+\+CCR\+\_\+\+DUTY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e91ff511dab94ae774aaa9c3052fbc6}{I2\+C\+\_\+\+CCR\+\_\+\+DUTY\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga017a81aea2e87d24a49e078079d72313}{I2\+C\+\_\+\+CCR\+\_\+\+FS\+\_\+\+Pos}}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1823d70e520da08c5b40320ed2f8331e}{I2\+C\+\_\+\+CCR\+\_\+\+FS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga017a81aea2e87d24a49e078079d72313}{I2\+C\+\_\+\+CCR\+\_\+\+FS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea64e5d7eba609ac9a84964bc0bc2def}{I2\+C\+\_\+\+CCR\+\_\+\+FS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1823d70e520da08c5b40320ed2f8331e}{I2\+C\+\_\+\+CCR\+\_\+\+FS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb08ecb9599f81e5112a25142cb0e98f}{I2\+C\+\_\+\+TRISE\+\_\+\+TRISE\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a3152b3f16c453126cc1cef41b765fe}{I2\+C\+\_\+\+TRISE\+\_\+\+TRISE\+\_\+\+Msk}}~(0x3\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb08ecb9599f81e5112a25142cb0e98f}{I2\+C\+\_\+\+TRISE\+\_\+\+TRISE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff77a39aba630647af62dc7f1a5dc218}{I2\+C\+\_\+\+TRISE\+\_\+\+TRISE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a3152b3f16c453126cc1cef41b765fe}{I2\+C\+\_\+\+TRISE\+\_\+\+TRISE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49f232b912e2dfd2dfd65b240bd15e05}{I2\+C\+\_\+\+FLTR\+\_\+\+DNF\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2366c5012d3662571a9577145d9a3b84}{I2\+C\+\_\+\+FLTR\+\_\+\+DNF\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49f232b912e2dfd2dfd65b240bd15e05}{I2\+C\+\_\+\+FLTR\+\_\+\+DNF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffe4c34d459e53d73c92e0a6fd383795}{I2\+C\+\_\+\+FLTR\+\_\+\+DNF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2366c5012d3662571a9577145d9a3b84}{I2\+C\+\_\+\+FLTR\+\_\+\+DNF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac25fc6738e615457838a1e528b0e48e6}{I2\+C\+\_\+\+FLTR\+\_\+\+ANOFF\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga214eda503ba769772d183ee34da4ed8d}{I2\+C\+\_\+\+FLTR\+\_\+\+ANOFF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac25fc6738e615457838a1e528b0e48e6}{I2\+C\+\_\+\+FLTR\+\_\+\+ANOFF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f312cebb37d3e5d0a690dc6fda86f32}{I2\+C\+\_\+\+FLTR\+\_\+\+ANOFF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga214eda503ba769772d183ee34da4ed8d}{I2\+C\+\_\+\+FLTR\+\_\+\+ANOFF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace1123841585f13e69242bbf17b172ea}{FMPI2\+C\+\_\+\+CR1\+\_\+\+PE\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7034a167e4c16f88521f577b3c9d2262}{FMPI2\+C\+\_\+\+CR1\+\_\+\+PE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace1123841585f13e69242bbf17b172ea}{FMPI2\+C\+\_\+\+CR1\+\_\+\+PE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e038a939ff4314c2555e4dd28e9fe04}{FMPI2\+C\+\_\+\+CR1\+\_\+\+PE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7034a167e4c16f88521f577b3c9d2262}{FMPI2\+C\+\_\+\+CR1\+\_\+\+PE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06270ab7c2a258c23b889baf9ade56e1}{FMPI2\+C\+\_\+\+CR1\+\_\+\+TXIE\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08b4cefc20bdaae999a6f65710b5061c}{FMPI2\+C\+\_\+\+CR1\+\_\+\+TXIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06270ab7c2a258c23b889baf9ade56e1}{FMPI2\+C\+\_\+\+CR1\+\_\+\+TXIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3f8b11cc30ef6fe3a949b8bb54e5bc5}{FMPI2\+C\+\_\+\+CR1\+\_\+\+TXIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08b4cefc20bdaae999a6f65710b5061c}{FMPI2\+C\+\_\+\+CR1\+\_\+\+TXIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3658f09b700e36522ceb129cbeff3c81}{FMPI2\+C\+\_\+\+CR1\+\_\+\+RXIE\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7de82365c6e346f2d07b8dd781d9de51}{FMPI2\+C\+\_\+\+CR1\+\_\+\+RXIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3658f09b700e36522ceb129cbeff3c81}{FMPI2\+C\+\_\+\+CR1\+\_\+\+RXIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04304d426497fd2a9bde5a58137ced45}{FMPI2\+C\+\_\+\+CR1\+\_\+\+RXIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7de82365c6e346f2d07b8dd781d9de51}{FMPI2\+C\+\_\+\+CR1\+\_\+\+RXIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ad8ba2f97374643659a40442c2ba63a}{FMPI2\+C\+\_\+\+CR1\+\_\+\+ADDRIE\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga553ca385bfd3683b9a859fa626a98b84}{FMPI2\+C\+\_\+\+CR1\+\_\+\+ADDRIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ad8ba2f97374643659a40442c2ba63a}{FMPI2\+C\+\_\+\+CR1\+\_\+\+ADDRIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66ac0b169ece4d11a121f0585b011d90}{FMPI2\+C\+\_\+\+CR1\+\_\+\+ADDRIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga553ca385bfd3683b9a859fa626a98b84}{FMPI2\+C\+\_\+\+CR1\+\_\+\+ADDRIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc0a520b22380a44a84c091fda5099f2}{FMPI2\+C\+\_\+\+CR1\+\_\+\+NACKIE\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga818f71fdddb0f73973242b0d92c235a5}{FMPI2\+C\+\_\+\+CR1\+\_\+\+NACKIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc0a520b22380a44a84c091fda5099f2}{FMPI2\+C\+\_\+\+CR1\+\_\+\+NACKIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0b9649f94b686fb9ca61ef9b59b1823}{FMPI2\+C\+\_\+\+CR1\+\_\+\+NACKIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga818f71fdddb0f73973242b0d92c235a5}{FMPI2\+C\+\_\+\+CR1\+\_\+\+NACKIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae854d101e7088f3096ad067cafb3e3f5}{FMPI2\+C\+\_\+\+CR1\+\_\+\+STOPIE\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7362ac2c4a55c6f936738b38ddb33350}{FMPI2\+C\+\_\+\+CR1\+\_\+\+STOPIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae854d101e7088f3096ad067cafb3e3f5}{FMPI2\+C\+\_\+\+CR1\+\_\+\+STOPIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga063c7be10fc38bb5136c8da9336d0b00}{FMPI2\+C\+\_\+\+CR1\+\_\+\+STOPIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7362ac2c4a55c6f936738b38ddb33350}{FMPI2\+C\+\_\+\+CR1\+\_\+\+STOPIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbad568e22dc642957974026ffe44f60}{FMPI2\+C\+\_\+\+CR1\+\_\+\+TCIE\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab16db977c39041705809f545b6b60387}{FMPI2\+C\+\_\+\+CR1\+\_\+\+TCIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbad568e22dc642957974026ffe44f60}{FMPI2\+C\+\_\+\+CR1\+\_\+\+TCIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga093815cadbb677d384220dbd7d77a94b}{FMPI2\+C\+\_\+\+CR1\+\_\+\+TCIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab16db977c39041705809f545b6b60387}{FMPI2\+C\+\_\+\+CR1\+\_\+\+TCIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc15ab642053a7e610e785687a066238}{FMPI2\+C\+\_\+\+CR1\+\_\+\+ERRIE\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19d048a9fafd66dfb1a05d7348b33190}{FMPI2\+C\+\_\+\+CR1\+\_\+\+ERRIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc15ab642053a7e610e785687a066238}{FMPI2\+C\+\_\+\+CR1\+\_\+\+ERRIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37875df6a78049fa3dc089491ca0fa14}{FMPI2\+C\+\_\+\+CR1\+\_\+\+ERRIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19d048a9fafd66dfb1a05d7348b33190}{FMPI2\+C\+\_\+\+CR1\+\_\+\+ERRIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8da60f7d22c6d5d176540156a7d555e3}{FMPI2\+C\+\_\+\+CR1\+\_\+\+DNF\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc5abeb321ff2829ddd16a1a3cbf1bb9}{FMPI2\+C\+\_\+\+CR1\+\_\+\+DNF\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8da60f7d22c6d5d176540156a7d555e3}{FMPI2\+C\+\_\+\+CR1\+\_\+\+DNF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b854bc9b4d773e68ba767cd21d2fc2b}{FMPI2\+C\+\_\+\+CR1\+\_\+\+DNF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc5abeb321ff2829ddd16a1a3cbf1bb9}{FMPI2\+C\+\_\+\+CR1\+\_\+\+DNF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga839e673da8668209a0d4aee8a7622be4}{FMPI2\+C\+\_\+\+CR1\+\_\+\+ANFOFF\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39835b12e5585efe92db0e49e3695b52}{FMPI2\+C\+\_\+\+CR1\+\_\+\+ANFOFF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga839e673da8668209a0d4aee8a7622be4}{FMPI2\+C\+\_\+\+CR1\+\_\+\+ANFOFF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga067b0aecccef35e0139c1995c75fcb4d}{FMPI2\+C\+\_\+\+CR1\+\_\+\+ANFOFF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39835b12e5585efe92db0e49e3695b52}{FMPI2\+C\+\_\+\+CR1\+\_\+\+ANFOFF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18b059f8544c753e383c724db8af2145}{FMPI2\+C\+\_\+\+CR1\+\_\+\+TXDMAEN\+\_\+\+Pos}}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga238b7610adfee9f77ce4df202c856970}{FMPI2\+C\+\_\+\+CR1\+\_\+\+TXDMAEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18b059f8544c753e383c724db8af2145}{FMPI2\+C\+\_\+\+CR1\+\_\+\+TXDMAEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab782ca617fe34d2e9256870b7ef0be2d}{FMPI2\+C\+\_\+\+CR1\+\_\+\+TXDMAEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga238b7610adfee9f77ce4df202c856970}{FMPI2\+C\+\_\+\+CR1\+\_\+\+TXDMAEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe67c8f66b1a24a42eb232be0828c01e}{FMPI2\+C\+\_\+\+CR1\+\_\+\+RXDMAEN\+\_\+\+Pos}}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacfeccec67d683d68a8d5d22e6ae96622}{FMPI2\+C\+\_\+\+CR1\+\_\+\+RXDMAEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe67c8f66b1a24a42eb232be0828c01e}{FMPI2\+C\+\_\+\+CR1\+\_\+\+RXDMAEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabcefa3666a5b92075f8a51ebeebc05dc}{FMPI2\+C\+\_\+\+CR1\+\_\+\+RXDMAEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacfeccec67d683d68a8d5d22e6ae96622}{FMPI2\+C\+\_\+\+CR1\+\_\+\+RXDMAEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16b079faed985e821a1518f4be8bf3f6}{FMPI2\+C\+\_\+\+CR1\+\_\+\+SBC\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad26a68f5acb537815a1541c06444dee3}{FMPI2\+C\+\_\+\+CR1\+\_\+\+SBC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16b079faed985e821a1518f4be8bf3f6}{FMPI2\+C\+\_\+\+CR1\+\_\+\+SBC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbd787f252ea560fbf8b298c78d40814}{FMPI2\+C\+\_\+\+CR1\+\_\+\+SBC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad26a68f5acb537815a1541c06444dee3}{FMPI2\+C\+\_\+\+CR1\+\_\+\+SBC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e0b9b31e93b923adedd66ffa081ae3f}{FMPI2\+C\+\_\+\+CR1\+\_\+\+NOSTRETCH\+\_\+\+Pos}}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab77c618d18ec7fb396bcf6660388445e}{FMPI2\+C\+\_\+\+CR1\+\_\+\+NOSTRETCH\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e0b9b31e93b923adedd66ffa081ae3f}{FMPI2\+C\+\_\+\+CR1\+\_\+\+NOSTRETCH\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d4324218a7898147d893a707bc7d4f2}{FMPI2\+C\+\_\+\+CR1\+\_\+\+NOSTRETCH}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab77c618d18ec7fb396bcf6660388445e}{FMPI2\+C\+\_\+\+CR1\+\_\+\+NOSTRETCH\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8c2094ef1068167d7c8236e280e1bc7}{FMPI2\+C\+\_\+\+CR1\+\_\+\+GCEN\+\_\+\+Pos}}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42603cf69c20ee9db6d1a09770252a0c}{FMPI2\+C\+\_\+\+CR1\+\_\+\+GCEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8c2094ef1068167d7c8236e280e1bc7}{FMPI2\+C\+\_\+\+CR1\+\_\+\+GCEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90575734ec19b8c795aa50d0aae759b8}{FMPI2\+C\+\_\+\+CR1\+\_\+\+GCEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42603cf69c20ee9db6d1a09770252a0c}{FMPI2\+C\+\_\+\+CR1\+\_\+\+GCEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f830faf0fd3ada18032b5ca1a670f66}{FMPI2\+C\+\_\+\+CR1\+\_\+\+SMBHEN\+\_\+\+Pos}}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae21e7dc37d972c786a4eb3017cb64f7}{FMPI2\+C\+\_\+\+CR1\+\_\+\+SMBHEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f830faf0fd3ada18032b5ca1a670f66}{FMPI2\+C\+\_\+\+CR1\+\_\+\+SMBHEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03923dd75fb64e0dc414b6ef699826d3}{FMPI2\+C\+\_\+\+CR1\+\_\+\+SMBHEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae21e7dc37d972c786a4eb3017cb64f7}{FMPI2\+C\+\_\+\+CR1\+\_\+\+SMBHEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac651ca17d022ee5ec452e68de8be6a5b}{FMPI2\+C\+\_\+\+CR1\+\_\+\+SMBDEN\+\_\+\+Pos}}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f9d1a6898740603d715b4a5bf6d0993}{FMPI2\+C\+\_\+\+CR1\+\_\+\+SMBDEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac651ca17d022ee5ec452e68de8be6a5b}{FMPI2\+C\+\_\+\+CR1\+\_\+\+SMBDEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga676b9e5aeab15710df855adaaa2cba70}{FMPI2\+C\+\_\+\+CR1\+\_\+\+SMBDEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f9d1a6898740603d715b4a5bf6d0993}{FMPI2\+C\+\_\+\+CR1\+\_\+\+SMBDEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3e9c92e6df5c7f99b47318be133b6ae}{FMPI2\+C\+\_\+\+CR1\+\_\+\+ALERTEN\+\_\+\+Pos}}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf21ba47972acb317b46b163a82827e5}{FMPI2\+C\+\_\+\+CR1\+\_\+\+ALERTEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3e9c92e6df5c7f99b47318be133b6ae}{FMPI2\+C\+\_\+\+CR1\+\_\+\+ALERTEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7ae38e1d14b467c5776bf97453e0f03}{FMPI2\+C\+\_\+\+CR1\+\_\+\+ALERTEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf21ba47972acb317b46b163a82827e5}{FMPI2\+C\+\_\+\+CR1\+\_\+\+ALERTEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a70c097cd6e4f37309964ee8c2ddaf0}{FMPI2\+C\+\_\+\+CR1\+\_\+\+PECEN\+\_\+\+Pos}}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddf367426c21460c53e1d7687068b2bb}{FMPI2\+C\+\_\+\+CR1\+\_\+\+PECEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a70c097cd6e4f37309964ee8c2ddaf0}{FMPI2\+C\+\_\+\+CR1\+\_\+\+PECEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0c93fc40dec2b4cae8e8e2d0b617646}{FMPI2\+C\+\_\+\+CR1\+\_\+\+PECEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddf367426c21460c53e1d7687068b2bb}{FMPI2\+C\+\_\+\+CR1\+\_\+\+PECEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8156074c288778965137539794a1e0e5}{FMPI2\+C\+\_\+\+CR1\+\_\+\+DFN\+\_\+\+Pos}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8da60f7d22c6d5d176540156a7d555e3}{FMPI2\+C\+\_\+\+CR1\+\_\+\+DNF\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3670a30a784b3c4c231c7cb31bd8de95}{FMPI2\+C\+\_\+\+CR1\+\_\+\+DFN\+\_\+\+Msk}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc5abeb321ff2829ddd16a1a3cbf1bb9}{FMPI2\+C\+\_\+\+CR1\+\_\+\+DNF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8a856f7d491b52229ca70020114dc2c}{FMPI2\+C\+\_\+\+CR1\+\_\+\+DFN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b854bc9b4d773e68ba767cd21d2fc2b}{FMPI2\+C\+\_\+\+CR1\+\_\+\+DNF}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacfd826cce94e8f9b6ea77bef4f4a0d71}{FMPI2\+C\+\_\+\+CR2\+\_\+\+SADD\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c7e723cc4a6067a4969905959538569}{FMPI2\+C\+\_\+\+CR2\+\_\+\+SADD\+\_\+\+Msk}}~(0x3\+FFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacfd826cce94e8f9b6ea77bef4f4a0d71}{FMPI2\+C\+\_\+\+CR2\+\_\+\+SADD\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab94eb64c93bc79221567d0f77fa8cc01}{FMPI2\+C\+\_\+\+CR2\+\_\+\+SADD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c7e723cc4a6067a4969905959538569}{FMPI2\+C\+\_\+\+CR2\+\_\+\+SADD\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadefa760f4415782d9a1a2745fae2d8d1}{FMPI2\+C\+\_\+\+CR2\+\_\+\+RD\+\_\+\+WRN\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3162b07f9cba06758f57a4e54feaec2}{FMPI2\+C\+\_\+\+CR2\+\_\+\+RD\+\_\+\+WRN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadefa760f4415782d9a1a2745fae2d8d1}{FMPI2\+C\+\_\+\+CR2\+\_\+\+RD\+\_\+\+WRN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f12d1f30a135f257fed9a56c4470a1c}{FMPI2\+C\+\_\+\+CR2\+\_\+\+RD\+\_\+\+WRN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3162b07f9cba06758f57a4e54feaec2}{FMPI2\+C\+\_\+\+CR2\+\_\+\+RD\+\_\+\+WRN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69f8ce8878b3a872a3fdb701f368810d}{FMPI2\+C\+\_\+\+CR2\+\_\+\+ADD10\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a73ebd903668ee4bfcbbaf2fe9007ab}{FMPI2\+C\+\_\+\+CR2\+\_\+\+ADD10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69f8ce8878b3a872a3fdb701f368810d}{FMPI2\+C\+\_\+\+CR2\+\_\+\+ADD10\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf86d37942129f6c86746fb9a3e1b06a6}{FMPI2\+C\+\_\+\+CR2\+\_\+\+ADD10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a73ebd903668ee4bfcbbaf2fe9007ab}{FMPI2\+C\+\_\+\+CR2\+\_\+\+ADD10\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacaeb047f71b6656eb6f096308bd03163}{FMPI2\+C\+\_\+\+CR2\+\_\+\+HEAD10\+R\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga083d0f9a89b3346c610d406887b0a151}{FMPI2\+C\+\_\+\+CR2\+\_\+\+HEAD10\+R\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacaeb047f71b6656eb6f096308bd03163}{FMPI2\+C\+\_\+\+CR2\+\_\+\+HEAD10\+R\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab826a51b6e451d8a35ebc4af9bdecdc1}{FMPI2\+C\+\_\+\+CR2\+\_\+\+HEAD10R}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga083d0f9a89b3346c610d406887b0a151}{FMPI2\+C\+\_\+\+CR2\+\_\+\+HEAD10\+R\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82a0ae0ffe849340c2b34dfdff2539f6}{FMPI2\+C\+\_\+\+CR2\+\_\+\+START\+\_\+\+Pos}}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga478ecb2ee073510fcf15d1ad9b534f95}{FMPI2\+C\+\_\+\+CR2\+\_\+\+START\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82a0ae0ffe849340c2b34dfdff2539f6}{FMPI2\+C\+\_\+\+CR2\+\_\+\+START\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97f919b3ce50f0ed216c83424cd3f996}{FMPI2\+C\+\_\+\+CR2\+\_\+\+START}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga478ecb2ee073510fcf15d1ad9b534f95}{FMPI2\+C\+\_\+\+CR2\+\_\+\+START\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4dd04ba86b25b43ff374799ad67782d}{FMPI2\+C\+\_\+\+CR2\+\_\+\+STOP\+\_\+\+Pos}}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d3a5bfb284cfd317e87efacc7b97261}{FMPI2\+C\+\_\+\+CR2\+\_\+\+STOP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4dd04ba86b25b43ff374799ad67782d}{FMPI2\+C\+\_\+\+CR2\+\_\+\+STOP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5dc90c5fd133449e804c282ab7cf71c2}{FMPI2\+C\+\_\+\+CR2\+\_\+\+STOP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d3a5bfb284cfd317e87efacc7b97261}{FMPI2\+C\+\_\+\+CR2\+\_\+\+STOP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae44231b76b7de0560b132b650fd2012c}{FMPI2\+C\+\_\+\+CR2\+\_\+\+NACK\+\_\+\+Pos}}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga089de3c665503438c98b4bee36761d9a}{FMPI2\+C\+\_\+\+CR2\+\_\+\+NACK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae44231b76b7de0560b132b650fd2012c}{FMPI2\+C\+\_\+\+CR2\+\_\+\+NACK\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2595395db2d8cff85b42c4f268c35c2}{FMPI2\+C\+\_\+\+CR2\+\_\+\+NACK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga089de3c665503438c98b4bee36761d9a}{FMPI2\+C\+\_\+\+CR2\+\_\+\+NACK\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13c46dcb8fd447cba923764f7a17d569}{FMPI2\+C\+\_\+\+CR2\+\_\+\+NBYTES\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6c04a055be798151342414dc1d1c331}{FMPI2\+C\+\_\+\+CR2\+\_\+\+NBYTES\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13c46dcb8fd447cba923764f7a17d569}{FMPI2\+C\+\_\+\+CR2\+\_\+\+NBYTES\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6814ae88b0db22c2b6f18b17242dbb9e}{FMPI2\+C\+\_\+\+CR2\+\_\+\+NBYTES}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6c04a055be798151342414dc1d1c331}{FMPI2\+C\+\_\+\+CR2\+\_\+\+NBYTES\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf18c8ff068da15d80f224270556616f}{FMPI2\+C\+\_\+\+CR2\+\_\+\+RELOAD\+\_\+\+Pos}}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e2f7fa170c1c467542796043c6a93a9}{FMPI2\+C\+\_\+\+CR2\+\_\+\+RELOAD\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf18c8ff068da15d80f224270556616f}{FMPI2\+C\+\_\+\+CR2\+\_\+\+RELOAD\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e8d5e3dc995c702801e56b92f8ddad8}{FMPI2\+C\+\_\+\+CR2\+\_\+\+RELOAD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e2f7fa170c1c467542796043c6a93a9}{FMPI2\+C\+\_\+\+CR2\+\_\+\+RELOAD\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9270b8d1f14001fc5955f5cbb6b4bab4}{FMPI2\+C\+\_\+\+CR2\+\_\+\+AUTOEND\+\_\+\+Pos}}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86b5f23e1975a61ce48d3d9071715555}{FMPI2\+C\+\_\+\+CR2\+\_\+\+AUTOEND\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9270b8d1f14001fc5955f5cbb6b4bab4}{FMPI2\+C\+\_\+\+CR2\+\_\+\+AUTOEND\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4333cfef358d8fe8bcd46b5c0edf61b2}{FMPI2\+C\+\_\+\+CR2\+\_\+\+AUTOEND}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86b5f23e1975a61ce48d3d9071715555}{FMPI2\+C\+\_\+\+CR2\+\_\+\+AUTOEND\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7dc54e9299cd0b4d01f9304a307f21b}{FMPI2\+C\+\_\+\+CR2\+\_\+\+PECBYTE\+\_\+\+Pos}}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadeb83a8bd3a48dc973876bb3f3f5f386}{FMPI2\+C\+\_\+\+CR2\+\_\+\+PECBYTE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7dc54e9299cd0b4d01f9304a307f21b}{FMPI2\+C\+\_\+\+CR2\+\_\+\+PECBYTE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38ab070103747df529b237c2747917c7}{FMPI2\+C\+\_\+\+CR2\+\_\+\+PECBYTE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadeb83a8bd3a48dc973876bb3f3f5f386}{FMPI2\+C\+\_\+\+CR2\+\_\+\+PECBYTE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4dbdd13abce119ff7e01f7a65357b201}{FMPI2\+C\+\_\+\+OAR1\+\_\+\+OA1\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga012d15c137c7da8171234b36df56dd5c}{FMPI2\+C\+\_\+\+OAR1\+\_\+\+OA1\+\_\+\+Msk}}~(0x3\+FFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4dbdd13abce119ff7e01f7a65357b201}{FMPI2\+C\+\_\+\+OAR1\+\_\+\+OA1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1272f4b9ea9d875d932a42085b2316e7}{FMPI2\+C\+\_\+\+OAR1\+\_\+\+OA1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga012d15c137c7da8171234b36df56dd5c}{FMPI2\+C\+\_\+\+OAR1\+\_\+\+OA1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95b83f990e157dc47507e4f85b9c40dd}{FMPI2\+C\+\_\+\+OAR1\+\_\+\+OA1\+MODE\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff1160914e7fc8a47491f6631fc8183e}{FMPI2\+C\+\_\+\+OAR1\+\_\+\+OA1\+MODE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95b83f990e157dc47507e4f85b9c40dd}{FMPI2\+C\+\_\+\+OAR1\+\_\+\+OA1\+MODE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3682a4849f36a491bc562fbe77446b74}{FMPI2\+C\+\_\+\+OAR1\+\_\+\+OA1\+MODE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff1160914e7fc8a47491f6631fc8183e}{FMPI2\+C\+\_\+\+OAR1\+\_\+\+OA1\+MODE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab35d9fd54e3e39190732731e1091707b}{FMPI2\+C\+\_\+\+OAR1\+\_\+\+OA1\+EN\+\_\+\+Pos}}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4c38efa540be3fc2f48ee993b0d4dba}{FMPI2\+C\+\_\+\+OAR1\+\_\+\+OA1\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab35d9fd54e3e39190732731e1091707b}{FMPI2\+C\+\_\+\+OAR1\+\_\+\+OA1\+EN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaacfe33057fad6c7f46935ce4d75e16b1}{FMPI2\+C\+\_\+\+OAR1\+\_\+\+OA1\+EN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4c38efa540be3fc2f48ee993b0d4dba}{FMPI2\+C\+\_\+\+OAR1\+\_\+\+OA1\+EN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34220ae72a06b07b40ff2f5a0869dcb9}{FMPI2\+C\+\_\+\+OAR2\+\_\+\+OA2\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e7fa13ecdeffe1b8e9b4df8b5d1a44e}{FMPI2\+C\+\_\+\+OAR2\+\_\+\+OA2\+\_\+\+Msk}}~(0x7\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34220ae72a06b07b40ff2f5a0869dcb9}{FMPI2\+C\+\_\+\+OAR2\+\_\+\+OA2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58beb12b2da966598dc1e56e4c5b79ac}{FMPI2\+C\+\_\+\+OAR2\+\_\+\+OA2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e7fa13ecdeffe1b8e9b4df8b5d1a44e}{FMPI2\+C\+\_\+\+OAR2\+\_\+\+OA2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55ffc7ff1072bb424502849e4e833e82}{FMPI2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MSK\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa331cfaa1a3e92f4a33c3037f3684010}{FMPI2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MSK\+\_\+\+Msk}}~(0x7\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55ffc7ff1072bb424502849e4e833e82}{FMPI2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MSK\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4a49f2eed820cf71cccbf13b3c1e173}{FMPI2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MSK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa331cfaa1a3e92f4a33c3037f3684010}{FMPI2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MSK\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85607bd1900761f151b87c59ae1129d8}{FMPI2\+C\+\_\+\+OAR2\+\_\+\+OA2\+EN\+\_\+\+Pos}}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88918b4520e80158cc607567efca6b98}{FMPI2\+C\+\_\+\+OAR2\+\_\+\+OA2\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85607bd1900761f151b87c59ae1129d8}{FMPI2\+C\+\_\+\+OAR2\+\_\+\+OA2\+EN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6784eb712e9d12b2933ec8dce4a8feb1}{FMPI2\+C\+\_\+\+OAR2\+\_\+\+OA2\+EN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88918b4520e80158cc607567efca6b98}{FMPI2\+C\+\_\+\+OAR2\+\_\+\+OA2\+EN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9318b11beddc6708ae4151fc33706cd8}{FMPI2\+C\+\_\+\+TIMINGR\+\_\+\+SCLL\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04dd6e84ecc77cc8c87045a92a20bcd2}{FMPI2\+C\+\_\+\+TIMINGR\+\_\+\+SCLL\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9318b11beddc6708ae4151fc33706cd8}{FMPI2\+C\+\_\+\+TIMINGR\+\_\+\+SCLL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98e18d359ee31ba516293a894e8e1819}{FMPI2\+C\+\_\+\+TIMINGR\+\_\+\+SCLL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04dd6e84ecc77cc8c87045a92a20bcd2}{FMPI2\+C\+\_\+\+TIMINGR\+\_\+\+SCLL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3dca5187a8b31be45a9242d7f8824dd9}{FMPI2\+C\+\_\+\+TIMINGR\+\_\+\+SCLH\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9fa9e35aec4882f0e71635123f10929}{FMPI2\+C\+\_\+\+TIMINGR\+\_\+\+SCLH\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3dca5187a8b31be45a9242d7f8824dd9}{FMPI2\+C\+\_\+\+TIMINGR\+\_\+\+SCLH\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaabedf2aae941addf1e0d04a6e1e01fb}{FMPI2\+C\+\_\+\+TIMINGR\+\_\+\+SCLH}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9fa9e35aec4882f0e71635123f10929}{FMPI2\+C\+\_\+\+TIMINGR\+\_\+\+SCLH\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29ce74f9d54d7c97a5fdee51802f468b}{FMPI2\+C\+\_\+\+TIMINGR\+\_\+\+SDADEL\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9eea3aeeb0ac86de9d2d74e44cc98122}{FMPI2\+C\+\_\+\+TIMINGR\+\_\+\+SDADEL\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29ce74f9d54d7c97a5fdee51802f468b}{FMPI2\+C\+\_\+\+TIMINGR\+\_\+\+SDADEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab6d3654184a1f4d02e46438e84c245a2}{FMPI2\+C\+\_\+\+TIMINGR\+\_\+\+SDADEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9eea3aeeb0ac86de9d2d74e44cc98122}{FMPI2\+C\+\_\+\+TIMINGR\+\_\+\+SDADEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d20c124a9d3732bc52bb0d0a40f902d}{FMPI2\+C\+\_\+\+TIMINGR\+\_\+\+SCLDEL\+\_\+\+Pos}}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ec5c4fa3a4595b196de4be906ee152b}{FMPI2\+C\+\_\+\+TIMINGR\+\_\+\+SCLDEL\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d20c124a9d3732bc52bb0d0a40f902d}{FMPI2\+C\+\_\+\+TIMINGR\+\_\+\+SCLDEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55363061e0543a988828e060fba87f52}{FMPI2\+C\+\_\+\+TIMINGR\+\_\+\+SCLDEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ec5c4fa3a4595b196de4be906ee152b}{FMPI2\+C\+\_\+\+TIMINGR\+\_\+\+SCLDEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6a5f743c1ca8d744187e94e69654cb3}{FMPI2\+C\+\_\+\+TIMINGR\+\_\+\+PRESC\+\_\+\+Pos}}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e2d0f04bc0483a42b0515bb614c12e3}{FMPI2\+C\+\_\+\+TIMINGR\+\_\+\+PRESC\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6a5f743c1ca8d744187e94e69654cb3}{FMPI2\+C\+\_\+\+TIMINGR\+\_\+\+PRESC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a8af9e5b88854ece8e9b02c4e9d65f8}{FMPI2\+C\+\_\+\+TIMINGR\+\_\+\+PRESC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e2d0f04bc0483a42b0515bb614c12e3}{FMPI2\+C\+\_\+\+TIMINGR\+\_\+\+PRESC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94d1e3b27a2d97749caad08ac93dd27a}{FMPI2\+C\+\_\+\+TIMEOUTR\+\_\+\+TIMEOUTA\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd2d64493b9895f5c498e3f2def6ef6c}{FMPI2\+C\+\_\+\+TIMEOUTR\+\_\+\+TIMEOUTA\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94d1e3b27a2d97749caad08ac93dd27a}{FMPI2\+C\+\_\+\+TIMEOUTR\+\_\+\+TIMEOUTA\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76538aba7e8ce6b001363281def3aabd}{FMPI2\+C\+\_\+\+TIMEOUTR\+\_\+\+TIMEOUTA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd2d64493b9895f5c498e3f2def6ef6c}{FMPI2\+C\+\_\+\+TIMEOUTR\+\_\+\+TIMEOUTA\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27494d1fcaede6cd478100a26874a3cb}{FMPI2\+C\+\_\+\+TIMEOUTR\+\_\+\+TIDLE\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6ff301102ef037642a483e618935798}{FMPI2\+C\+\_\+\+TIMEOUTR\+\_\+\+TIDLE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27494d1fcaede6cd478100a26874a3cb}{FMPI2\+C\+\_\+\+TIMEOUTR\+\_\+\+TIDLE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6693fe94dea75e10713e61946a0f274b}{FMPI2\+C\+\_\+\+TIMEOUTR\+\_\+\+TIDLE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6ff301102ef037642a483e618935798}{FMPI2\+C\+\_\+\+TIMEOUTR\+\_\+\+TIDLE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1995eb8810173d008ec30480f667bbf5}{FMPI2\+C\+\_\+\+TIMEOUTR\+\_\+\+TIMOUTEN\+\_\+\+Pos}}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74fc0e5f52d805d1c82152743d9e192c}{FMPI2\+C\+\_\+\+TIMEOUTR\+\_\+\+TIMOUTEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1995eb8810173d008ec30480f667bbf5}{FMPI2\+C\+\_\+\+TIMEOUTR\+\_\+\+TIMOUTEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f4bb7d6e7be042b4d099d5259d9ae82}{FMPI2\+C\+\_\+\+TIMEOUTR\+\_\+\+TIMOUTEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74fc0e5f52d805d1c82152743d9e192c}{FMPI2\+C\+\_\+\+TIMEOUTR\+\_\+\+TIMOUTEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga774320ed8fe748fe7406e6c97e6e1830}{FMPI2\+C\+\_\+\+TIMEOUTR\+\_\+\+TIMEOUTB\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86c49d7d33e308dae306bd95b056312b}{FMPI2\+C\+\_\+\+TIMEOUTR\+\_\+\+TIMEOUTB\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga774320ed8fe748fe7406e6c97e6e1830}{FMPI2\+C\+\_\+\+TIMEOUTR\+\_\+\+TIMEOUTB\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc282b70d313ee7c6f28e500e2fb6107}{FMPI2\+C\+\_\+\+TIMEOUTR\+\_\+\+TIMEOUTB}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86c49d7d33e308dae306bd95b056312b}{FMPI2\+C\+\_\+\+TIMEOUTR\+\_\+\+TIMEOUTB\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0524c4f7dc69ca0a1d5eb30061a91f77}{FMPI2\+C\+\_\+\+TIMEOUTR\+\_\+\+TEXTEN\+\_\+\+Pos}}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga404c33b4da5e47004719d2a86dbad6b1}{FMPI2\+C\+\_\+\+TIMEOUTR\+\_\+\+TEXTEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0524c4f7dc69ca0a1d5eb30061a91f77}{FMPI2\+C\+\_\+\+TIMEOUTR\+\_\+\+TEXTEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e7a38484856a35f2009098b306de618}{FMPI2\+C\+\_\+\+TIMEOUTR\+\_\+\+TEXTEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga404c33b4da5e47004719d2a86dbad6b1}{FMPI2\+C\+\_\+\+TIMEOUTR\+\_\+\+TEXTEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8dc0a7d154981e1d2fe69b2fb3554dec}{FMPI2\+C\+\_\+\+ISR\+\_\+\+TXE\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga804046c8e10c8458d35a1d8143029958}{FMPI2\+C\+\_\+\+ISR\+\_\+\+TXE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8dc0a7d154981e1d2fe69b2fb3554dec}{FMPI2\+C\+\_\+\+ISR\+\_\+\+TXE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58cbee59a489a0cbc273dab605206cbf}{FMPI2\+C\+\_\+\+ISR\+\_\+\+TXE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga804046c8e10c8458d35a1d8143029958}{FMPI2\+C\+\_\+\+ISR\+\_\+\+TXE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga527cac418a7e7a5fc188c94faa748d68}{FMPI2\+C\+\_\+\+ISR\+\_\+\+TXIS\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga573897acf59c6658b103942e5154b68e}{FMPI2\+C\+\_\+\+ISR\+\_\+\+TXIS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga527cac418a7e7a5fc188c94faa748d68}{FMPI2\+C\+\_\+\+ISR\+\_\+\+TXIS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b31e65661cc846c551c0d488d6aa689}{FMPI2\+C\+\_\+\+ISR\+\_\+\+TXIS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga573897acf59c6658b103942e5154b68e}{FMPI2\+C\+\_\+\+ISR\+\_\+\+TXIS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ade6524d4a0e942629d907100991631}{FMPI2\+C\+\_\+\+ISR\+\_\+\+RXNE\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee7748efab39b5be743e3a518a89d359}{FMPI2\+C\+\_\+\+ISR\+\_\+\+RXNE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ade6524d4a0e942629d907100991631}{FMPI2\+C\+\_\+\+ISR\+\_\+\+RXNE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab34eb8cb9bfa45b6c2cc118cd511aa1d}{FMPI2\+C\+\_\+\+ISR\+\_\+\+RXNE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee7748efab39b5be743e3a518a89d359}{FMPI2\+C\+\_\+\+ISR\+\_\+\+RXNE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef8f772d58b4a4ac19d682009953a1c6}{FMPI2\+C\+\_\+\+ISR\+\_\+\+ADDR\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3166cf5e6550526e10820e01d2d4874e}{FMPI2\+C\+\_\+\+ISR\+\_\+\+ADDR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef8f772d58b4a4ac19d682009953a1c6}{FMPI2\+C\+\_\+\+ISR\+\_\+\+ADDR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga474a4e5a343c32d60ad15a7411667788}{FMPI2\+C\+\_\+\+ISR\+\_\+\+ADDR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3166cf5e6550526e10820e01d2d4874e}{FMPI2\+C\+\_\+\+ISR\+\_\+\+ADDR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee6b1eb994c2a555c71795956c811168}{FMPI2\+C\+\_\+\+ISR\+\_\+\+NACKF\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ad8bda891c666f97d34b4fdbdb5bba6}{FMPI2\+C\+\_\+\+ISR\+\_\+\+NACKF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee6b1eb994c2a555c71795956c811168}{FMPI2\+C\+\_\+\+ISR\+\_\+\+NACKF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa2a3ee43c23331ce72ef579641c5ee6}{FMPI2\+C\+\_\+\+ISR\+\_\+\+NACKF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ad8bda891c666f97d34b4fdbdb5bba6}{FMPI2\+C\+\_\+\+ISR\+\_\+\+NACKF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6db3d20a330366a24f5db69da922c600}{FMPI2\+C\+\_\+\+ISR\+\_\+\+STOPF\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b1c026f4dd61b699e783d1d6ef56822}{FMPI2\+C\+\_\+\+ISR\+\_\+\+STOPF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6db3d20a330366a24f5db69da922c600}{FMPI2\+C\+\_\+\+ISR\+\_\+\+STOPF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4f496efeee126c6e67db214497aa0a6}{FMPI2\+C\+\_\+\+ISR\+\_\+\+STOPF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b1c026f4dd61b699e783d1d6ef56822}{FMPI2\+C\+\_\+\+ISR\+\_\+\+STOPF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90f6c01272cb1280c086d574feee2109}{FMPI2\+C\+\_\+\+ISR\+\_\+\+TC\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa2dd49f38e140c81170f4e6fca02fcb}{FMPI2\+C\+\_\+\+ISR\+\_\+\+TC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90f6c01272cb1280c086d574feee2109}{FMPI2\+C\+\_\+\+ISR\+\_\+\+TC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19277a061b0efb4f97ad2fc926ddb980}{FMPI2\+C\+\_\+\+ISR\+\_\+\+TC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa2dd49f38e140c81170f4e6fca02fcb}{FMPI2\+C\+\_\+\+ISR\+\_\+\+TC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ad24bec5aaa92da4c6f76dd07e09662}{FMPI2\+C\+\_\+\+ISR\+\_\+\+TCR\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga577cae1072b6d055e42638c63fceba5b}{FMPI2\+C\+\_\+\+ISR\+\_\+\+TCR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ad24bec5aaa92da4c6f76dd07e09662}{FMPI2\+C\+\_\+\+ISR\+\_\+\+TCR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga647069988dc38a9fb63eea9a1bcea58d}{FMPI2\+C\+\_\+\+ISR\+\_\+\+TCR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga577cae1072b6d055e42638c63fceba5b}{FMPI2\+C\+\_\+\+ISR\+\_\+\+TCR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb62619895eec42eb2815bbbaf53367a}{FMPI2\+C\+\_\+\+ISR\+\_\+\+BERR\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46e6f43ae485aad83b366982e91821db}{FMPI2\+C\+\_\+\+ISR\+\_\+\+BERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb62619895eec42eb2815bbbaf53367a}{FMPI2\+C\+\_\+\+ISR\+\_\+\+BERR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24be9d7a81eda326ba69feff7d4723a7}{FMPI2\+C\+\_\+\+ISR\+\_\+\+BERR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46e6f43ae485aad83b366982e91821db}{FMPI2\+C\+\_\+\+ISR\+\_\+\+BERR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b808e54f350ed5b2fce925dbee5eb13}{FMPI2\+C\+\_\+\+ISR\+\_\+\+ARLO\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e9149373723724d83097c856a5c553e}{FMPI2\+C\+\_\+\+ISR\+\_\+\+ARLO\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b808e54f350ed5b2fce925dbee5eb13}{FMPI2\+C\+\_\+\+ISR\+\_\+\+ARLO\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6244bfbada699d6d6ec8625849626723}{FMPI2\+C\+\_\+\+ISR\+\_\+\+ARLO}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e9149373723724d83097c856a5c553e}{FMPI2\+C\+\_\+\+ISR\+\_\+\+ARLO\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa767ebfc084c87d07bd103f7d16b7af2}{FMPI2\+C\+\_\+\+ISR\+\_\+\+OVR\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga190d1eb3fe52c59e2e5dfd71957cce9e}{FMPI2\+C\+\_\+\+ISR\+\_\+\+OVR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa767ebfc084c87d07bd103f7d16b7af2}{FMPI2\+C\+\_\+\+ISR\+\_\+\+OVR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f3a4d094615dda254666163a757c130}{FMPI2\+C\+\_\+\+ISR\+\_\+\+OVR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga190d1eb3fe52c59e2e5dfd71957cce9e}{FMPI2\+C\+\_\+\+ISR\+\_\+\+OVR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1228def1f25b659673fde0706785f130}{FMPI2\+C\+\_\+\+ISR\+\_\+\+PECERR\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f112671c56c382dd0f82f855997821a}{FMPI2\+C\+\_\+\+ISR\+\_\+\+PECERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1228def1f25b659673fde0706785f130}{FMPI2\+C\+\_\+\+ISR\+\_\+\+PECERR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fe8fd1e03167588aac5c90bc8ba14fd}{FMPI2\+C\+\_\+\+ISR\+\_\+\+PECERR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f112671c56c382dd0f82f855997821a}{FMPI2\+C\+\_\+\+ISR\+\_\+\+PECERR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b42f95ffbbe1341e841576bd8bcec8a}{FMPI2\+C\+\_\+\+ISR\+\_\+\+TIMEOUT\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b3c77663ec3aff65b00c3b0c51651f2}{FMPI2\+C\+\_\+\+ISR\+\_\+\+TIMEOUT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b42f95ffbbe1341e841576bd8bcec8a}{FMPI2\+C\+\_\+\+ISR\+\_\+\+TIMEOUT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49a48fd52690f7bfbc6f234c63434f26}{FMPI2\+C\+\_\+\+ISR\+\_\+\+TIMEOUT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b3c77663ec3aff65b00c3b0c51651f2}{FMPI2\+C\+\_\+\+ISR\+\_\+\+TIMEOUT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a8c7c68a151b7d552db61d6aaec4683}{FMPI2\+C\+\_\+\+ISR\+\_\+\+ALERT\+\_\+\+Pos}}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7dc5c44fbf6042a6b807878219f1e157}{FMPI2\+C\+\_\+\+ISR\+\_\+\+ALERT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a8c7c68a151b7d552db61d6aaec4683}{FMPI2\+C\+\_\+\+ISR\+\_\+\+ALERT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea37cd15425d2cced2c902571d435b15}{FMPI2\+C\+\_\+\+ISR\+\_\+\+ALERT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7dc5c44fbf6042a6b807878219f1e157}{FMPI2\+C\+\_\+\+ISR\+\_\+\+ALERT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05fb45cd6340c1b0b85a5aa3bb24d421}{FMPI2\+C\+\_\+\+ISR\+\_\+\+BUSY\+\_\+\+Pos}}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe6393c09f768ccee84999542c047523}{FMPI2\+C\+\_\+\+ISR\+\_\+\+BUSY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05fb45cd6340c1b0b85a5aa3bb24d421}{FMPI2\+C\+\_\+\+ISR\+\_\+\+BUSY\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6490718615f11dce75d48b7bcc825661}{FMPI2\+C\+\_\+\+ISR\+\_\+\+BUSY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe6393c09f768ccee84999542c047523}{FMPI2\+C\+\_\+\+ISR\+\_\+\+BUSY\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea0cb50336eb9597a8016209f709efd5}{FMPI2\+C\+\_\+\+ISR\+\_\+\+DIR\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5aa55bd80032cc8199f5e759c643d785}{FMPI2\+C\+\_\+\+ISR\+\_\+\+DIR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea0cb50336eb9597a8016209f709efd5}{FMPI2\+C\+\_\+\+ISR\+\_\+\+DIR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d5dc4fe4425f7740bf8b79f25ca31da}{FMPI2\+C\+\_\+\+ISR\+\_\+\+DIR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5aa55bd80032cc8199f5e759c643d785}{FMPI2\+C\+\_\+\+ISR\+\_\+\+DIR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39b256b9a2d50777df5a100c44d3663b}{FMPI2\+C\+\_\+\+ISR\+\_\+\+ADDCODE\+\_\+\+Pos}}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07d652c504b21f34430ebe4e70847501}{FMPI2\+C\+\_\+\+ISR\+\_\+\+ADDCODE\+\_\+\+Msk}}~(0x7\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39b256b9a2d50777df5a100c44d3663b}{FMPI2\+C\+\_\+\+ISR\+\_\+\+ADDCODE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad70746b97fcbe84205ef02464a284f25}{FMPI2\+C\+\_\+\+ISR\+\_\+\+ADDCODE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07d652c504b21f34430ebe4e70847501}{FMPI2\+C\+\_\+\+ISR\+\_\+\+ADDCODE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf000998cf922b17ffc2bb016d9bf55aa}{FMPI2\+C\+\_\+\+ICR\+\_\+\+ADDRCF\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef0869015824e9d55878aa7420597386}{FMPI2\+C\+\_\+\+ICR\+\_\+\+ADDRCF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf000998cf922b17ffc2bb016d9bf55aa}{FMPI2\+C\+\_\+\+ICR\+\_\+\+ADDRCF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d75d7784ca33ee8753462500f1187f9}{FMPI2\+C\+\_\+\+ICR\+\_\+\+ADDRCF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef0869015824e9d55878aa7420597386}{FMPI2\+C\+\_\+\+ICR\+\_\+\+ADDRCF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0586135ef6ca0783792ed53a50a014d7}{FMPI2\+C\+\_\+\+ICR\+\_\+\+NACKCF\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac046ad672085546f0034fb2693621a2a}{FMPI2\+C\+\_\+\+ICR\+\_\+\+NACKCF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0586135ef6ca0783792ed53a50a014d7}{FMPI2\+C\+\_\+\+ICR\+\_\+\+NACKCF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac70a63f9b671eee7e3a81686c1f5ed68}{FMPI2\+C\+\_\+\+ICR\+\_\+\+NACKCF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac046ad672085546f0034fb2693621a2a}{FMPI2\+C\+\_\+\+ICR\+\_\+\+NACKCF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga729f6a9786aca07d78e8908ec5a2e39c}{FMPI2\+C\+\_\+\+ICR\+\_\+\+STOPCF\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19bd15d44cfa7295b94b38924b0fa9b3}{FMPI2\+C\+\_\+\+ICR\+\_\+\+STOPCF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga729f6a9786aca07d78e8908ec5a2e39c}{FMPI2\+C\+\_\+\+ICR\+\_\+\+STOPCF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe2cd91e854126ce4c5daffbc5b2095b}{FMPI2\+C\+\_\+\+ICR\+\_\+\+STOPCF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19bd15d44cfa7295b94b38924b0fa9b3}{FMPI2\+C\+\_\+\+ICR\+\_\+\+STOPCF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7082956323ecb0dd1ca3b979f4a0ee5a}{FMPI2\+C\+\_\+\+ICR\+\_\+\+BERRCF\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga912cec7eebd7bf2f902fd580bf0ea78d}{FMPI2\+C\+\_\+\+ICR\+\_\+\+BERRCF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7082956323ecb0dd1ca3b979f4a0ee5a}{FMPI2\+C\+\_\+\+ICR\+\_\+\+BERRCF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga115c3441a24e8abfc333481a059e138d}{FMPI2\+C\+\_\+\+ICR\+\_\+\+BERRCF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga912cec7eebd7bf2f902fd580bf0ea78d}{FMPI2\+C\+\_\+\+ICR\+\_\+\+BERRCF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc0db50a4f326a7799cf37d803c715a9}{FMPI2\+C\+\_\+\+ICR\+\_\+\+ARLOCF\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae7bb5bed707cee19d1b3acf865c4e92}{FMPI2\+C\+\_\+\+ICR\+\_\+\+ARLOCF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc0db50a4f326a7799cf37d803c715a9}{FMPI2\+C\+\_\+\+ICR\+\_\+\+ARLOCF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd72fb4af92c373f7ddb58e5a2ccbd63}{FMPI2\+C\+\_\+\+ICR\+\_\+\+ARLOCF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae7bb5bed707cee19d1b3acf865c4e92}{FMPI2\+C\+\_\+\+ICR\+\_\+\+ARLOCF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06c350fdfc9642351bd7c92eb6fe53fd}{FMPI2\+C\+\_\+\+ICR\+\_\+\+OVRCF\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f2604ab920d38dccb2ba8f8b42e3c6e}{FMPI2\+C\+\_\+\+ICR\+\_\+\+OVRCF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06c350fdfc9642351bd7c92eb6fe53fd}{FMPI2\+C\+\_\+\+ICR\+\_\+\+OVRCF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c2df4733ce39bdc36fc48b27401ab26}{FMPI2\+C\+\_\+\+ICR\+\_\+\+OVRCF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f2604ab920d38dccb2ba8f8b42e3c6e}{FMPI2\+C\+\_\+\+ICR\+\_\+\+OVRCF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf4935959bacd68bbca21a227bae032a}{FMPI2\+C\+\_\+\+ICR\+\_\+\+PECCF\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ebcae8bf1f25568ee9542a7b110ecd1}{FMPI2\+C\+\_\+\+ICR\+\_\+\+PECCF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf4935959bacd68bbca21a227bae032a}{FMPI2\+C\+\_\+\+ICR\+\_\+\+PECCF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5c54f382efd5e4ea12773b5039f0a02}{FMPI2\+C\+\_\+\+ICR\+\_\+\+PECCF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ebcae8bf1f25568ee9542a7b110ecd1}{FMPI2\+C\+\_\+\+ICR\+\_\+\+PECCF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0fea70713e769efd3f88143e81f0bedb}{FMPI2\+C\+\_\+\+ICR\+\_\+\+TIMOUTCF\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga583d0eebb5117f35d762b1112a191a3b}{FMPI2\+C\+\_\+\+ICR\+\_\+\+TIMOUTCF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0fea70713e769efd3f88143e81f0bedb}{FMPI2\+C\+\_\+\+ICR\+\_\+\+TIMOUTCF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2f4151575ac8db2ae9a2c7c9b9fc0c9}{FMPI2\+C\+\_\+\+ICR\+\_\+\+TIMOUTCF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga583d0eebb5117f35d762b1112a191a3b}{FMPI2\+C\+\_\+\+ICR\+\_\+\+TIMOUTCF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc7453e5dbc74ce802682dc335ad8c04}{FMPI2\+C\+\_\+\+ICR\+\_\+\+ALERTCF\+\_\+\+Pos}}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13a928dfa752253e3e703452d4a083c5}{FMPI2\+C\+\_\+\+ICR\+\_\+\+ALERTCF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc7453e5dbc74ce802682dc335ad8c04}{FMPI2\+C\+\_\+\+ICR\+\_\+\+ALERTCF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01679a81bc0aafcd4ad3bb9b6a085ed1}{FMPI2\+C\+\_\+\+ICR\+\_\+\+ALERTCF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13a928dfa752253e3e703452d4a083c5}{FMPI2\+C\+\_\+\+ICR\+\_\+\+ALERTCF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac970aded8a4c9db617e7821cf41c892}{FMPI2\+C\+\_\+\+PECR\+\_\+\+PEC\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4620cc60dbb38286114dd1c6862fcc35}{FMPI2\+C\+\_\+\+PECR\+\_\+\+PEC\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac970aded8a4c9db617e7821cf41c892}{FMPI2\+C\+\_\+\+PECR\+\_\+\+PEC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab81b7c7087a8dfca904ec1e09aeacd1}{FMPI2\+C\+\_\+\+PECR\+\_\+\+PEC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4620cc60dbb38286114dd1c6862fcc35}{FMPI2\+C\+\_\+\+PECR\+\_\+\+PEC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b516fae5233aa23f586a494967fa294}{FMPI2\+C\+\_\+\+RXDR\+\_\+\+RXDATA\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2017eb237ed6e18b5ba3683d25c25d60}{FMPI2\+C\+\_\+\+RXDR\+\_\+\+RXDATA\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b516fae5233aa23f586a494967fa294}{FMPI2\+C\+\_\+\+RXDR\+\_\+\+RXDATA\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15c2bc43e3a2fa00772bbd2aa5b61798}{FMPI2\+C\+\_\+\+RXDR\+\_\+\+RXDATA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2017eb237ed6e18b5ba3683d25c25d60}{FMPI2\+C\+\_\+\+RXDR\+\_\+\+RXDATA\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga844ac599b7f65a0c21d5a093c876efc2}{FMPI2\+C\+\_\+\+TXDR\+\_\+\+TXDATA\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07acbb4b5e8252f9643794ef9b508c2f}{FMPI2\+C\+\_\+\+TXDR\+\_\+\+TXDATA\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga844ac599b7f65a0c21d5a093c876efc2}{FMPI2\+C\+\_\+\+TXDR\+\_\+\+TXDATA\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bc1869239a92498c5a0822f5f8bee17}{FMPI2\+C\+\_\+\+TXDR\+\_\+\+TXDATA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07acbb4b5e8252f9643794ef9b508c2f}{FMPI2\+C\+\_\+\+TXDR\+\_\+\+TXDATA\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a5d1982414442435695ce911fc91b3c}{IWDG\+\_\+\+KR\+\_\+\+KEY\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ccb19a688f8e5b1c41626d3718db07e}{IWDG\+\_\+\+KR\+\_\+\+KEY\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a5d1982414442435695ce911fc91b3c}{IWDG\+\_\+\+KR\+\_\+\+KEY\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga957f7d5f8a0ec1a6956a7f05cfbd97c2}{IWDG\+\_\+\+KR\+\_\+\+KEY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ccb19a688f8e5b1c41626d3718db07e}{IWDG\+\_\+\+KR\+\_\+\+KEY\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25d9c482d27bbc46b08d321c79d058e7}{IWDG\+\_\+\+PR\+\_\+\+PR\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75390b0bbc7eb3073a88536fe7f1c5ff}{IWDG\+\_\+\+PR\+\_\+\+PR\+\_\+\+Msk}}~(0x7\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25d9c482d27bbc46b08d321c79d058e7}{IWDG\+\_\+\+PR\+\_\+\+PR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4de39c5672f17d326fceb5adc9adc090}{IWDG\+\_\+\+PR\+\_\+\+PR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75390b0bbc7eb3073a88536fe7f1c5ff}{IWDG\+\_\+\+PR\+\_\+\+PR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b727e7882603df1684cbf230520ca76}{IWDG\+\_\+\+PR\+\_\+\+PR\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25d9c482d27bbc46b08d321c79d058e7}{IWDG\+\_\+\+PR\+\_\+\+PR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafba2551b90c68d95c736a116224b473e}{IWDG\+\_\+\+PR\+\_\+\+PR\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25d9c482d27bbc46b08d321c79d058e7}{IWDG\+\_\+\+PR\+\_\+\+PR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55a1d7fde4e3e724a8644652ba9bb2b9}{IWDG\+\_\+\+PR\+\_\+\+PR\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25d9c482d27bbc46b08d321c79d058e7}{IWDG\+\_\+\+PR\+\_\+\+PR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57519650f213ae6a72cf9983d64b8618}{IWDG\+\_\+\+RLR\+\_\+\+RL\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga797562ce090da2d4b6576ba3ec62ad12}{IWDG\+\_\+\+RLR\+\_\+\+RL\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57519650f213ae6a72cf9983d64b8618}{IWDG\+\_\+\+RLR\+\_\+\+RL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87024bbb19f26def4c4c1510b22d3033}{IWDG\+\_\+\+RLR\+\_\+\+RL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga797562ce090da2d4b6576ba3ec62ad12}{IWDG\+\_\+\+RLR\+\_\+\+RL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8174d249dcd092b42f36a09e5e04def1}{IWDG\+\_\+\+SR\+\_\+\+PVU\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e966837f97df9cde2383682f0234a96}{IWDG\+\_\+\+SR\+\_\+\+PVU\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8174d249dcd092b42f36a09e5e04def1}{IWDG\+\_\+\+SR\+\_\+\+PVU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga269bd5618ba773d32275b93be004c554}{IWDG\+\_\+\+SR\+\_\+\+PVU}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e966837f97df9cde2383682f0234a96}{IWDG\+\_\+\+SR\+\_\+\+PVU\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4aeb9bcef7e84f6760608f5fcd052fec}{IWDG\+\_\+\+SR\+\_\+\+RVU\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab984dca55296c6bc7aef24d356909c28}{IWDG\+\_\+\+SR\+\_\+\+RVU\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4aeb9bcef7e84f6760608f5fcd052fec}{IWDG\+\_\+\+SR\+\_\+\+RVU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadffb8339e556a3b10120b15f0dacc232}{IWDG\+\_\+\+SR\+\_\+\+RVU}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab984dca55296c6bc7aef24d356909c28}{IWDG\+\_\+\+SR\+\_\+\+RVU\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeff985ca572b03cb2b8fb57d72f04163}{PWR\+\_\+\+CR\+\_\+\+LPDS\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15a3e5d29f5816a97918b938fe9882d8}{PWR\+\_\+\+CR\+\_\+\+LPDS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeff985ca572b03cb2b8fb57d72f04163}{PWR\+\_\+\+CR\+\_\+\+LPDS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3aeb8d6f2539b0a3a4b851aeba0eea66}{PWR\+\_\+\+CR\+\_\+\+LPDS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15a3e5d29f5816a97918b938fe9882d8}{PWR\+\_\+\+CR\+\_\+\+LPDS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1038bf2ac726320cfe05865bda0a07e}{PWR\+\_\+\+CR\+\_\+\+PDDS\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc8e1dc6252707c24412500e6695fd05}{PWR\+\_\+\+CR\+\_\+\+PDDS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1038bf2ac726320cfe05865bda0a07e}{PWR\+\_\+\+CR\+\_\+\+PDDS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c8075e98772470804c9e3fe74984115}{PWR\+\_\+\+CR\+\_\+\+PDDS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc8e1dc6252707c24412500e6695fd05}{PWR\+\_\+\+CR\+\_\+\+PDDS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8725c4a6e67a667c4de1087c9639221f}{PWR\+\_\+\+CR\+\_\+\+CWUF\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b3f54b99913b0d6413df2b3d2e4790a}{PWR\+\_\+\+CR\+\_\+\+CWUF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8725c4a6e67a667c4de1087c9639221f}{PWR\+\_\+\+CR\+\_\+\+CWUF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3928de64f633b84770b1cfecea702fa7}{PWR\+\_\+\+CR\+\_\+\+CWUF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b3f54b99913b0d6413df2b3d2e4790a}{PWR\+\_\+\+CR\+\_\+\+CWUF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga657c1dc4aa1d976d5cb8870ad7791a09}{PWR\+\_\+\+CR\+\_\+\+CSBF\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e25040e042ac06128a8cd5f858d8912}{PWR\+\_\+\+CR\+\_\+\+CSBF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga657c1dc4aa1d976d5cb8870ad7791a09}{PWR\+\_\+\+CR\+\_\+\+CSBF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab44484cacc35c80cf82eb011d6cbe13a}{PWR\+\_\+\+CR\+\_\+\+CSBF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e25040e042ac06128a8cd5f858d8912}{PWR\+\_\+\+CR\+\_\+\+CSBF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb4073cd8adfdba51b106072bab82fc3}{PWR\+\_\+\+CR\+\_\+\+PVDE\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f556d56181a41dc59ba75be574155ad}{PWR\+\_\+\+CR\+\_\+\+PVDE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb4073cd8adfdba51b106072bab82fc3}{PWR\+\_\+\+CR\+\_\+\+PVDE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05d5c39759e69a294c0ab9bea8f142e5}{PWR\+\_\+\+CR\+\_\+\+PVDE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f556d56181a41dc59ba75be574155ad}{PWR\+\_\+\+CR\+\_\+\+PVDE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73dc96cce80c352f7bda9a3919023eef}{PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c4e8550b3c0d62156604ce5cdb659a7}{PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+Msk}}~(0x7\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73dc96cce80c352f7bda9a3919023eef}{PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac73c24d43953c7598e42acdd4c4e7435}{PWR\+\_\+\+CR\+\_\+\+PLS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c4e8550b3c0d62156604ce5cdb659a7}{PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacef447510818c468c202e3b4991ea08e}{PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73dc96cce80c352f7bda9a3919023eef}{PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcd19d78943514a2f695a39b45594623}{PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73dc96cce80c352f7bda9a3919023eef}{PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a8986ee557f443d4a8eebf68026bd52}{PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73dc96cce80c352f7bda9a3919023eef}{PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb6b904b20d7e4fff958c75748861216}{PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+LEV0}}~0x00000000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15b71263f73f0c4e53ca91fc8d096818}{PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+LEV1}}~0x00000020U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ea128abc2fc4252b53d09ca2850e69e}{PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+LEV2}}~0x00000040U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c1782980a2fb12de80058729a74f174}{PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+LEV3}}~0x00000060U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0fe79f097ea6c30a4ccf69ed3e177f85}{PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+LEV4}}~0x00000080U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga326781d09a07b4d215424fbbae11b7b2}{PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+LEV5}}~0x000000\+A0U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaff17e9c7fe7d837523b1e9a2f4e9baf}{PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+LEV6}}~0x000000\+C0U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95e3b301b5470ae94d32c53a9fbdfc8b}{PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+LEV7}}~0x000000\+E0U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3c90e817e3ccc0031b20014ef7d434e}{PWR\+\_\+\+CR\+\_\+\+DBP\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4dc0f910dd014d87bdb0259f89de5f8}{PWR\+\_\+\+CR\+\_\+\+DBP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3c90e817e3ccc0031b20014ef7d434e}{PWR\+\_\+\+CR\+\_\+\+DBP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5c65ab845794ef48f09faa2ee44f718}{PWR\+\_\+\+CR\+\_\+\+DBP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4dc0f910dd014d87bdb0259f89de5f8}{PWR\+\_\+\+CR\+\_\+\+DBP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7d09308d258629a5feea487cf8746c3}{PWR\+\_\+\+CR\+\_\+\+FPDS\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86e13d0b0eb3f05a11893752cc372677}{PWR\+\_\+\+CR\+\_\+\+FPDS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7d09308d258629a5feea487cf8746c3}{PWR\+\_\+\+CR\+\_\+\+FPDS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc01f8b6d4bd0294f745fde6d8e57002}{PWR\+\_\+\+CR\+\_\+\+FPDS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86e13d0b0eb3f05a11893752cc372677}{PWR\+\_\+\+CR\+\_\+\+FPDS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga665e37f571f0a5dd7094f451bb9392b3}{PWR\+\_\+\+CR\+\_\+\+LPLVDS\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9da4ac8ebb5a8e8b25549c976b19846d}{PWR\+\_\+\+CR\+\_\+\+LPLVDS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga665e37f571f0a5dd7094f451bb9392b3}{PWR\+\_\+\+CR\+\_\+\+LPLVDS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e37ea5ff0bd06d0d5aa7b2f15d63495}{PWR\+\_\+\+CR\+\_\+\+LPLVDS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9da4ac8ebb5a8e8b25549c976b19846d}{PWR\+\_\+\+CR\+\_\+\+LPLVDS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa659a4863e33eb0e499271d37854b22a}{PWR\+\_\+\+CR\+\_\+\+MRLVDS\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6262d1ec4de8436a758f687a031d5b2a}{PWR\+\_\+\+CR\+\_\+\+MRLVDS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa659a4863e33eb0e499271d37854b22a}{PWR\+\_\+\+CR\+\_\+\+MRLVDS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40e8c390899e9e836f1c52d90b64488d}{PWR\+\_\+\+CR\+\_\+\+MRLVDS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6262d1ec4de8436a758f687a031d5b2a}{PWR\+\_\+\+CR\+\_\+\+MRLVDS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac27d9db3ed85c5fe64b7e68a32feceb7}{PWR\+\_\+\+CR\+\_\+\+ADCDC1\+\_\+\+Pos}}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b4f121622dfe445dd8c6951207f2ebf}{PWR\+\_\+\+CR\+\_\+\+ADCDC1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac27d9db3ed85c5fe64b7e68a32feceb7}{PWR\+\_\+\+CR\+\_\+\+ADCDC1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga977b89f2739e32b704194a6995d3d33d}{PWR\+\_\+\+CR\+\_\+\+ADCDC1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b4f121622dfe445dd8c6951207f2ebf}{PWR\+\_\+\+CR\+\_\+\+ADCDC1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f4f27bd20dad692917746ce1f184d28}{PWR\+\_\+\+CR\+\_\+\+VOS\+\_\+\+Pos}}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e94ecdd78a53924cc35417d24fc974a}{PWR\+\_\+\+CR\+\_\+\+VOS\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f4f27bd20dad692917746ce1f184d28}{PWR\+\_\+\+CR\+\_\+\+VOS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccc33f1ba4e374e116ffa50f3a503030}{PWR\+\_\+\+CR\+\_\+\+VOS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e94ecdd78a53924cc35417d24fc974a}{PWR\+\_\+\+CR\+\_\+\+VOS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27b4e08a8936aa9828c5d683fde2fb59}{PWR\+\_\+\+CR\+\_\+\+VOS\+\_\+0}}~0x00004000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3093c26b256c965cebec3b2e388a3b4}{PWR\+\_\+\+CR\+\_\+\+VOS\+\_\+1}}~0x00008000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a4dd962d29e9c62931ffda58f269166}{PWR\+\_\+\+CR\+\_\+\+FMSSR\+\_\+\+Pos}}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5920e72e4b2106ae4b1b25388823ce3}{PWR\+\_\+\+CR\+\_\+\+FMSSR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a4dd962d29e9c62931ffda58f269166}{PWR\+\_\+\+CR\+\_\+\+FMSSR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a4454070b891307e331c97d342e35db}{PWR\+\_\+\+CR\+\_\+\+FMSSR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5920e72e4b2106ae4b1b25388823ce3}{PWR\+\_\+\+CR\+\_\+\+FMSSR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f6f83c7a63cd6851a74b179ebe64b1f}{PWR\+\_\+\+CR\+\_\+\+FISSR\+\_\+\+Pos}}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe2d045025d8bce2d3719720355fcfb6}{PWR\+\_\+\+CR\+\_\+\+FISSR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f6f83c7a63cd6851a74b179ebe64b1f}{PWR\+\_\+\+CR\+\_\+\+FISSR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36967ef7baeaedfc30f125092ee59b30}{PWR\+\_\+\+CR\+\_\+\+FISSR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe2d045025d8bce2d3719720355fcfb6}{PWR\+\_\+\+CR\+\_\+\+FISSR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56b78f2f76a841d2e8ddd56299b8d3e2}{PWR\+\_\+\+CR\+\_\+\+PMODE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccc33f1ba4e374e116ffa50f3a503030}{PWR\+\_\+\+CR\+\_\+\+VOS}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7e519f8bd84379dc4a94dd5acaff305}{PWR\+\_\+\+CSR\+\_\+\+WUF\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga506641083e85de1202465b9be1712c24}{PWR\+\_\+\+CSR\+\_\+\+WUF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7e519f8bd84379dc4a94dd5acaff305}{PWR\+\_\+\+CSR\+\_\+\+WUF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9465bb7ad9ca936688344e2a077539e6}{PWR\+\_\+\+CSR\+\_\+\+WUF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga506641083e85de1202465b9be1712c24}{PWR\+\_\+\+CSR\+\_\+\+WUF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28df9eb1abdd9d2f29b3f471f9aa096f}{PWR\+\_\+\+CSR\+\_\+\+SBF\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab46cab51c4455b5ab8264684e0ca5783}{PWR\+\_\+\+CSR\+\_\+\+SBF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28df9eb1abdd9d2f29b3f471f9aa096f}{PWR\+\_\+\+CSR\+\_\+\+SBF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4fd42f153660593cad6f4fe22ff76bb}{PWR\+\_\+\+CSR\+\_\+\+SBF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab46cab51c4455b5ab8264684e0ca5783}{PWR\+\_\+\+CSR\+\_\+\+SBF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacdec9406a561d29e05ca2e2f69fd4532}{PWR\+\_\+\+CSR\+\_\+\+PVDO\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c27c44a96fdf582f2b25d00666a9548}{PWR\+\_\+\+CSR\+\_\+\+PVDO\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacdec9406a561d29e05ca2e2f69fd4532}{PWR\+\_\+\+CSR\+\_\+\+PVDO\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3535ce181895cc00afeb28dcac68d04c}{PWR\+\_\+\+CSR\+\_\+\+PVDO}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c27c44a96fdf582f2b25d00666a9548}{PWR\+\_\+\+CSR\+\_\+\+PVDO\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa51171d8f6200d89b50ebd63f678b7c1}{PWR\+\_\+\+CSR\+\_\+\+BRR\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06752058548d6fbcc57dbc032fdde76d}{PWR\+\_\+\+CSR\+\_\+\+BRR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa51171d8f6200d89b50ebd63f678b7c1}{PWR\+\_\+\+CSR\+\_\+\+BRR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga939410de980c5bc297ff04bcf30875cc}{PWR\+\_\+\+CSR\+\_\+\+BRR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06752058548d6fbcc57dbc032fdde76d}{PWR\+\_\+\+CSR\+\_\+\+BRR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec9598f751259b27a5967793cfd1ab1d}{PWR\+\_\+\+CSR\+\_\+\+EWUP3\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa650acf3f7b0bf3ded924e79584ad9d8}{PWR\+\_\+\+CSR\+\_\+\+EWUP3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec9598f751259b27a5967793cfd1ab1d}{PWR\+\_\+\+CSR\+\_\+\+EWUP3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58d9b871a8a67cc724b836cc96a8d7d3}{PWR\+\_\+\+CSR\+\_\+\+EWUP3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa650acf3f7b0bf3ded924e79584ad9d8}{PWR\+\_\+\+CSR\+\_\+\+EWUP3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7032dac315e9188e494f50445c365db4}{PWR\+\_\+\+CSR\+\_\+\+EWUP2\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6542ceecd4f7dfa8c2f885e28b89364}{PWR\+\_\+\+CSR\+\_\+\+EWUP2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7032dac315e9188e494f50445c365db4}{PWR\+\_\+\+CSR\+\_\+\+EWUP2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3924963c0b869453e9be2b8f14c929dc}{PWR\+\_\+\+CSR\+\_\+\+EWUP2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6542ceecd4f7dfa8c2f885e28b89364}{PWR\+\_\+\+CSR\+\_\+\+EWUP2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad000d48ade30c66daac554ab4a993c5c}{PWR\+\_\+\+CSR\+\_\+\+EWUP1\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac5a2cca97f4ab70db773d9b023bade7}{PWR\+\_\+\+CSR\+\_\+\+EWUP1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad000d48ade30c66daac554ab4a993c5c}{PWR\+\_\+\+CSR\+\_\+\+EWUP1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a92d9adb125e24ab1cd1a58a73efe19}{PWR\+\_\+\+CSR\+\_\+\+EWUP1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac5a2cca97f4ab70db773d9b023bade7}{PWR\+\_\+\+CSR\+\_\+\+EWUP1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa593af0ab76fabc71e48dce7b04f8acf}{PWR\+\_\+\+CSR\+\_\+\+BRE\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacaed35bfe3de356d9e6def115ef87b9d}{PWR\+\_\+\+CSR\+\_\+\+BRE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa593af0ab76fabc71e48dce7b04f8acf}{PWR\+\_\+\+CSR\+\_\+\+BRE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f99becaceb185431dbf46fb22718d0a}{PWR\+\_\+\+CSR\+\_\+\+BRE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacaed35bfe3de356d9e6def115ef87b9d}{PWR\+\_\+\+CSR\+\_\+\+BRE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2938c00bca7b4425b8289498e781b48}{PWR\+\_\+\+CSR\+\_\+\+VOSRDY\+\_\+\+Pos}}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac90d2b7cd8836e014ee405815273ba9}{PWR\+\_\+\+CSR\+\_\+\+VOSRDY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2938c00bca7b4425b8289498e781b48}{PWR\+\_\+\+CSR\+\_\+\+VOSRDY\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4126ed19cce54a5411ff8dd440171695}{PWR\+\_\+\+CSR\+\_\+\+VOSRDY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac90d2b7cd8836e014ee405815273ba9}{PWR\+\_\+\+CSR\+\_\+\+VOSRDY\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga017220a84cc5ab813eee18edd6309827}{PWR\+\_\+\+CSR\+\_\+\+REGRDY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4126ed19cce54a5411ff8dd440171695}{PWR\+\_\+\+CSR\+\_\+\+VOSRDY}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24995a185bfa02f4ed0624e1a5921585}{RCC\+\_\+\+CR\+\_\+\+HSION\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21adcb31640b6407baff549c0e7d1af0}{RCC\+\_\+\+CR\+\_\+\+HSION\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24995a185bfa02f4ed0624e1a5921585}{RCC\+\_\+\+CR\+\_\+\+HSION\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4fcacf94a97f7d49a70e089b39cf474}{RCC\+\_\+\+CR\+\_\+\+HSION}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21adcb31640b6407baff549c0e7d1af0}{RCC\+\_\+\+CR\+\_\+\+HSION\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77c32f27431ef9437aa34fb0f1d41da9}{RCC\+\_\+\+CR\+\_\+\+HSIRDY\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55c613573a83b8399c228dca39063947}{RCC\+\_\+\+CR\+\_\+\+HSIRDY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77c32f27431ef9437aa34fb0f1d41da9}{RCC\+\_\+\+CR\+\_\+\+HSIRDY\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9dbac3f2bc04f04ebafe1e66ae3fcf0d}{RCC\+\_\+\+CR\+\_\+\+HSIRDY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55c613573a83b8399c228dca39063947}{RCC\+\_\+\+CR\+\_\+\+HSIRDY\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1eb6ab7cdd2569af23f9688384d577bb}{RCC\+\_\+\+CR\+\_\+\+HSITRIM\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47c875ded980268c8d87803fde1d3add}{RCC\+\_\+\+CR\+\_\+\+HSITRIM\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1eb6ab7cdd2569af23f9688384d577bb}{RCC\+\_\+\+CR\+\_\+\+HSITRIM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5cb4397b2095c31660a01b748386aa70}{RCC\+\_\+\+CR\+\_\+\+HSITRIM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47c875ded980268c8d87803fde1d3add}{RCC\+\_\+\+CR\+\_\+\+HSITRIM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab999bbbc1d365d0100d34eaa9f426eb}{RCC\+\_\+\+CR\+\_\+\+HSITRIM\+\_\+0}}~(0x01\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1eb6ab7cdd2569af23f9688384d577bb}{RCC\+\_\+\+CR\+\_\+\+HSITRIM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga569d6a29d774e0f125b0c2b3671fae3c}{RCC\+\_\+\+CR\+\_\+\+HSITRIM\+\_\+1}}~(0x02\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1eb6ab7cdd2569af23f9688384d577bb}{RCC\+\_\+\+CR\+\_\+\+HSITRIM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga10d80d64137e36f5183f6aa7002de6f5}{RCC\+\_\+\+CR\+\_\+\+HSITRIM\+\_\+2}}~(0x04\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1eb6ab7cdd2569af23f9688384d577bb}{RCC\+\_\+\+CR\+\_\+\+HSITRIM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe20245d2d971238dba9ee371a299ba9}{RCC\+\_\+\+CR\+\_\+\+HSITRIM\+\_\+3}}~(0x08\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1eb6ab7cdd2569af23f9688384d577bb}{RCC\+\_\+\+CR\+\_\+\+HSITRIM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f9ab2e93a0b9b70d33812bcc5e920c1}{RCC\+\_\+\+CR\+\_\+\+HSITRIM\+\_\+4}}~(0x10\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1eb6ab7cdd2569af23f9688384d577bb}{RCC\+\_\+\+CR\+\_\+\+HSITRIM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaca19ae5be8263a15a6122f80820ddab}{RCC\+\_\+\+CR\+\_\+\+HSICAL\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b0cd0084e6349428abdb91755f0a3d3}{RCC\+\_\+\+CR\+\_\+\+HSICAL\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaca19ae5be8263a15a6122f80820ddab}{RCC\+\_\+\+CR\+\_\+\+HSICAL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67ae770db9851f14ad7c14a693f0f6d3}{RCC\+\_\+\+CR\+\_\+\+HSICAL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b0cd0084e6349428abdb91755f0a3d3}{RCC\+\_\+\+CR\+\_\+\+HSICAL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7daa7754e54d65916ddc54f37274d3a}{RCC\+\_\+\+CR\+\_\+\+HSICAL\+\_\+0}}~(0x01\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaca19ae5be8263a15a6122f80820ddab}{RCC\+\_\+\+CR\+\_\+\+HSICAL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78054087161dee567cadbb4b4b96fb08}{RCC\+\_\+\+CR\+\_\+\+HSICAL\+\_\+1}}~(0x02\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaca19ae5be8263a15a6122f80820ddab}{RCC\+\_\+\+CR\+\_\+\+HSICAL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0c4bac85beb7de5916897f88150dc3f}{RCC\+\_\+\+CR\+\_\+\+HSICAL\+\_\+2}}~(0x04\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaca19ae5be8263a15a6122f80820ddab}{RCC\+\_\+\+CR\+\_\+\+HSICAL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03f71cd53f075e9d35fcbfe7ed3f6e12}{RCC\+\_\+\+CR\+\_\+\+HSICAL\+\_\+3}}~(0x08\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaca19ae5be8263a15a6122f80820ddab}{RCC\+\_\+\+CR\+\_\+\+HSICAL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf26eb00e1872a3754f200a3c32019e50}{RCC\+\_\+\+CR\+\_\+\+HSICAL\+\_\+4}}~(0x10\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaca19ae5be8263a15a6122f80820ddab}{RCC\+\_\+\+CR\+\_\+\+HSICAL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c5b733061a3c4c6d69a7a15cbcb0b87}{RCC\+\_\+\+CR\+\_\+\+HSICAL\+\_\+5}}~(0x20\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaca19ae5be8263a15a6122f80820ddab}{RCC\+\_\+\+CR\+\_\+\+HSICAL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee2d6b30ee4bf41d2b171adf273a6ee7}{RCC\+\_\+\+CR\+\_\+\+HSICAL\+\_\+6}}~(0x40\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaca19ae5be8263a15a6122f80820ddab}{RCC\+\_\+\+CR\+\_\+\+HSICAL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab42d5e412867df093ec2ea4b8dc2bf29}{RCC\+\_\+\+CR\+\_\+\+HSICAL\+\_\+7}}~(0x80\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaca19ae5be8263a15a6122f80820ddab}{RCC\+\_\+\+CR\+\_\+\+HSICAL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf45a431682229e7131fab4a9df6bb8a}{RCC\+\_\+\+CR\+\_\+\+HSEON\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71f5167bea85df0b393de9d3846ea8d1}{RCC\+\_\+\+CR\+\_\+\+HSEON\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf45a431682229e7131fab4a9df6bb8a}{RCC\+\_\+\+CR\+\_\+\+HSEON\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb8228c9020595b4cf9995137b8c9a7d}{RCC\+\_\+\+CR\+\_\+\+HSEON}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71f5167bea85df0b393de9d3846ea8d1}{RCC\+\_\+\+CR\+\_\+\+HSEON\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b35f100d3353d0d73ef1f9099a70285}{RCC\+\_\+\+CR\+\_\+\+HSERDY\+\_\+\+Pos}}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga993e8ee50d7049e18ec9ee1e5ddcaa64}{RCC\+\_\+\+CR\+\_\+\+HSERDY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b35f100d3353d0d73ef1f9099a70285}{RCC\+\_\+\+CR\+\_\+\+HSERDY\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86a34e00182c83409d89ff566cb02cc4}{RCC\+\_\+\+CR\+\_\+\+HSERDY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga993e8ee50d7049e18ec9ee1e5ddcaa64}{RCC\+\_\+\+CR\+\_\+\+HSERDY\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac11714ac23d6cbef2f25c8b6c38e07f9}{RCC\+\_\+\+CR\+\_\+\+HSEBYP\+\_\+\+Pos}}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac04d2021b54bf9a1b66578c67a436b45}{RCC\+\_\+\+CR\+\_\+\+HSEBYP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac11714ac23d6cbef2f25c8b6c38e07f9}{RCC\+\_\+\+CR\+\_\+\+HSEBYP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3288090671af5a959aae4d7f7696d55}{RCC\+\_\+\+CR\+\_\+\+HSEBYP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac04d2021b54bf9a1b66578c67a436b45}{RCC\+\_\+\+CR\+\_\+\+HSEBYP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf8f4f358e06d0c2b8a040474c0c75aa}{RCC\+\_\+\+CR\+\_\+\+CSSON\+\_\+\+Pos}}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf02f4983b7cd9e1b664729cf6abb1f5}{RCC\+\_\+\+CR\+\_\+\+CSSON\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf8f4f358e06d0c2b8a040474c0c75aa}{RCC\+\_\+\+CR\+\_\+\+CSSON\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc05308869ad055e1e6f2c32d738aecd}{RCC\+\_\+\+CR\+\_\+\+CSSON}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf02f4983b7cd9e1b664729cf6abb1f5}{RCC\+\_\+\+CR\+\_\+\+CSSON\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9969597c000e9ed714c2472e019f7df3}{RCC\+\_\+\+CR\+\_\+\+PLLON\+\_\+\+Pos}}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60dd7c471ec3ba4587e0cecdc8238f87}{RCC\+\_\+\+CR\+\_\+\+PLLON\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9969597c000e9ed714c2472e019f7df3}{RCC\+\_\+\+CR\+\_\+\+PLLON\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0e73d5b0a4883e074d40029b49ee47e}{RCC\+\_\+\+CR\+\_\+\+PLLON}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60dd7c471ec3ba4587e0cecdc8238f87}{RCC\+\_\+\+CR\+\_\+\+PLLON\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa99ebf56183320b517b804fbc76e8ce4}{RCC\+\_\+\+CR\+\_\+\+PLLRDY\+\_\+\+Pos}}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga237ae9216a3ae5c1f6833a52995413df}{RCC\+\_\+\+CR\+\_\+\+PLLRDY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa99ebf56183320b517b804fbc76e8ce4}{RCC\+\_\+\+CR\+\_\+\+PLLRDY\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa12d7ac6a7f0f91d066aeb2c6071888}{RCC\+\_\+\+CR\+\_\+\+PLLRDY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga237ae9216a3ae5c1f6833a52995413df}{RCC\+\_\+\+CR\+\_\+\+PLLRDY\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga681f0ec251dffb419df8fa23137fe810}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04d893187396788d18a3eb1cc7028686}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+\+Msk}}~(0x3\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga681f0ec251dffb419df8fa23137fe810}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a42e8b9ee60126976d9be056e5e66b1}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04d893187396788d18a3eb1cc7028686}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga813e3d6b41b4338ae5aea47a2bdbab01}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+0}}~(0x01\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga681f0ec251dffb419df8fa23137fe810}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84ae6e7405926717249a9852acda1f10}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+1}}~(0x02\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga681f0ec251dffb419df8fa23137fe810}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga989f5ea1ac0275a2c15bf09408c8a4c6}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+2}}~(0x04\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga681f0ec251dffb419df8fa23137fe810}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9cdeab6a08889692656228ab1186e28c}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+3}}~(0x08\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga681f0ec251dffb419df8fa23137fe810}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20af5f07ceef21b957db9391fd8bd898}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+4}}~(0x10\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga681f0ec251dffb419df8fa23137fe810}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga195dfe1b9b158aa00996867bebd9c225}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+5}}~(0x20\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga681f0ec251dffb419df8fa23137fe810}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78a5913e3fc53a740fe874ece04b2d84}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc41ec903faa2ebee1356f88451a70be}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+\+Msk}}~(0x1\+FFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78a5913e3fc53a740fe874ece04b2d84}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b571901d7cdc93ca1ecc1531f26ba6a}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc41ec903faa2ebee1356f88451a70be}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade84dfb497ed82c0cbbc40049ef3da2c}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+0}}~(0x001\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78a5913e3fc53a740fe874ece04b2d84}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad54b80f8edb3a1f34d390382580edaf3}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+1}}~(0x002\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78a5913e3fc53a740fe874ece04b2d84}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c165a47d134f31f9dff12d1e6f709f3}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+2}}~(0x004\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78a5913e3fc53a740fe874ece04b2d84}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b19e3e1f2dbe4c2327ebee7e9647365}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+3}}~(0x008\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78a5913e3fc53a740fe874ece04b2d84}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb4707942496f45d3cf85acfdeb37475}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+4}}~(0x010\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78a5913e3fc53a740fe874ece04b2d84}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaefb9ac3678faab95ddc7d42b2316b8ab}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+5}}~(0x020\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78a5913e3fc53a740fe874ece04b2d84}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddfba8f0f4b9b772986a0d214dcced39}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+6}}~(0x040\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78a5913e3fc53a740fe874ece04b2d84}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0df4b12cec2263d6acec32015035fe54}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+7}}~(0x080\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78a5913e3fc53a740fe874ece04b2d84}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff473b6dc417ef6fa361017b2f107c06}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+8}}~(0x100\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78a5913e3fc53a740fe874ece04b2d84}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa67d9c488f8ce7cc078b2c7ca607d742}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga944643170311f50335c87c581ee11eca}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa67d9c488f8ce7cc078b2c7ca607d742}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2561745be271ee828e26de601f72162d}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga944643170311f50335c87c581ee11eca}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46e5cb0fc1122e12425c26b5ed91bcfd}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa67d9c488f8ce7cc078b2c7ca607d742}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba4ddc9eb3b629852127551eeae77f73}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa67d9c488f8ce7cc078b2c7ca607d742}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae44f5b0b3eaa9d6f11eac2a8b1328cd7}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC\+\_\+\+Pos}}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30516f483e85323f76dab980af3be393}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae44f5b0b3eaa9d6f11eac2a8b1328cd7}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92cb53ea81d2c47537eb217cc6659a2e}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30516f483e85323f76dab980af3be393}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21e65d80de700a9c5f202f1c7c777679}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC\+\_\+\+HSE\+\_\+\+Pos}}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga858f2c21bc43e423136f370f6c410909}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC\+\_\+\+HSE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21e65d80de700a9c5f202f1c7c777679}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC\+\_\+\+HSE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3a86c3918526efe2258ecbb34b91587}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC\+\_\+\+HSE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga858f2c21bc43e423136f370f6c410909}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC\+\_\+\+HSE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf688c4f038f29247cc0280dbdda24a7}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC\+\_\+\+HSI}}~0x00000000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac574324eee39c3dcee75b37d7728c9ae}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLQ\+\_\+\+Pos}}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61e97c300a1e833572204b270398158f}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLQ\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac574324eee39c3dcee75b37d7728c9ae}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLQ\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga546495f69f570cb4b81d4a59054c7ed1}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLQ}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61e97c300a1e833572204b270398158f}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLQ\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56fe140a22f66d2dd7250bb1f39ab451}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLQ\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac574324eee39c3dcee75b37d7728c9ae}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLQ\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7703def670b8ef3ec634f8f09a56ce00}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLQ\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac574324eee39c3dcee75b37d7728c9ae}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLQ\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45ab5c1d1a26d34915a53de7013f6cf6}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLQ\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac574324eee39c3dcee75b37d7728c9ae}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLQ\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga182a9e6e5d5e1c63a1d20daf9b1874b5}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLQ\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac574324eee39c3dcee75b37d7728c9ae}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLQ\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e5a4a68e46c5762fbf153302e87e435}{RCC\+\_\+\+PLLR\+\_\+\+I2\+S\+\_\+\+CLKSOURCE\+\_\+\+SUPPORT}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a5d83613de06413fea907a5a4df341b}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLR\+\_\+\+Pos}}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf714d3c7a4109d65005b727a8e1d359}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLR\+\_\+\+Msk}}~(0x7\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a5d83613de06413fea907a5a4df341b}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf94ebe400d76dd3d34e78244a8ceb050}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf714d3c7a4109d65005b727a8e1d359}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga027e178a5cc3e86c8f1994b1a182781e}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLR\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a5d83613de06413fea907a5a4df341b}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e60c52e5aab5a5edbccac0f55283c7f}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLR\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a5d83613de06413fea907a5a4df341b}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c459dbcfa99d3854861a87cdcf75a39}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLR\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a5d83613de06413fea907a5a4df341b}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cf9dd749ab13a3b9d55308e24f60160}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06ad7777386bbf5555ef8b02939197aa}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cf9dd749ab13a3b9d55308e24f60160}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0eea5e5f7743a7e8995b8beeb18355c1}{RCC\+\_\+\+CFGR\+\_\+\+SW}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06ad7777386bbf5555ef8b02939197aa}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99f08d86fd41824058a7fdf817f7e2fd}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cf9dd749ab13a3b9d55308e24f60160}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72d51cb5d66ee1aa4d2c6f14796a072f}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cf9dd749ab13a3b9d55308e24f60160}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbac8bae4f0808b3c3a5185aa10081fb}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+HSI}}~0x00000000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb563f217242d969f4355d0818fde705}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+HSE}}~0x00000001U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87389cacb2eaf53730da13a2a33cd487}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+PLL}}~0x00000002U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab79d13a977d5b0c2e132b4939663158d}{RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef0b6cd7629c047bcc4ac3e88d920e25}{RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab79d13a977d5b0c2e132b4939663158d}{RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15bf2269500dc97e137315f44aa015c9}{RCC\+\_\+\+CFGR\+\_\+\+SWS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef0b6cd7629c047bcc4ac3e88d920e25}{RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1eae59112c51def51979e31e8695b39f}{RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab79d13a977d5b0c2e132b4939663158d}{RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad3a5718999d7259f216137a23c2a379}{RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab79d13a977d5b0c2e132b4939663158d}{RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6764639cf221e1ebc0b5448dcaed590a}{RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+HSI}}~0x00000000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae09a0202f441c1a43e69c62331d50a08}{RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+HSE}}~0x00000004U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c67e2279804a83ef24438267d9d4a6c}{RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+PLL}}~0x00000008U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2447eb7ab6388f0446e7550df8f50d90}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65804e0ce7ec3204e9a56bb848428460}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2447eb7ab6388f0446e7550df8f50d90}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe10e66938644ee8054a2426ff23efea}{RCC\+\_\+\+CFGR\+\_\+\+HPRE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65804e0ce7ec3204e9a56bb848428460}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88ece6ca270b3ecf6f63bf20893bc172}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2447eb7ab6388f0446e7550df8f50d90}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbdd3a02814178ba02b8ebbaccd91599}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2447eb7ab6388f0446e7550df8f50d90}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadac734bddb507eed4a62a0af4cef74a3}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2447eb7ab6388f0446e7550df8f50d90}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a1180512cc5f3dde7895040a9037286}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2447eb7ab6388f0446e7550df8f50d90}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b7d7f29b09a49c31404fc0d44645c84}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV1}}~0x00000000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9eeb5e38e53e79b08a4ac438497ebea}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV2}}~0x00000080U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffe860867ae4b1b6d28473ded1546d91}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV4}}~0x00000090U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca71d6b42bdb83b5ff5320578869a058}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV8}}~0x000000\+A0U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3806da4f1afc9e5be0fca001c8c57815}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV16}}~0x000000\+B0U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1caeba8dc2b4c0bb11be600e983e3370}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV64}}~0x000000\+C0U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga280da821f0da1bec1f4c0e132ddf8eab}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV128}}~0x000000\+D0U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga089930cedd5b2cb201e717438f29d25b}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV256}}~0x000000\+E0U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5088dcbaefc55d4b6693e9b1e595ed0}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV512}}~0x000000\+F0U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab848345d47b37469052ef5fac7cf561d}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+EN\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga726c356479a16dfeb202ae63de1c64d7}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab848345d47b37469052ef5fac7cf561d}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+EN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6b9ef1e8691a7701dd662207f6ebe45}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+EN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga726c356479a16dfeb202ae63de1c64d7}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+EN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab572d288a828600878ba3b2ca2f5fc11}{RCC\+\_\+\+CFGR\+\_\+\+MCO2\+EN\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4fb6b5fa7e26d83459a9e4ebf48530f}{RCC\+\_\+\+CFGR\+\_\+\+MCO2\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab572d288a828600878ba3b2ca2f5fc11}{RCC\+\_\+\+CFGR\+\_\+\+MCO2\+EN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79ce755abd1e7d61821526edfb0c010a}{RCC\+\_\+\+CFGR\+\_\+\+MCO2\+EN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4fb6b5fa7e26d83459a9e4ebf48530f}{RCC\+\_\+\+CFGR\+\_\+\+MCO2\+EN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0f0825acc89712f58b97844fbac93ca}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48842716ad7c2280b8ddbac071cdc773}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+Msk}}~(0x7\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0f0825acc89712f58b97844fbac93ca}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50b2423a5fea74a47b9eb8ab51869412}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48842716ad7c2280b8ddbac071cdc773}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d37c20686faa340a77021117f5908b7}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0f0825acc89712f58b97844fbac93ca}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad41049f8a28fdced6bb4d9267845ffa2}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0f0825acc89712f58b97844fbac93ca}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fcb524f6ca203ddff1862c124d4f89f}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0f0825acc89712f58b97844fbac93ca}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8f6562bb2ecf65055a2f42cbb48ef11}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+DIV1}}~0x00000000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf832ad6844c907d9bb37c1536defcb0d}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+DIV2}}~0x00001000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e340725f46e9462d9b02a079b9fa8ae}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+DIV4}}~0x00001400U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ddd6d657837e1971bb86e3bf1c15e72}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+DIV8}}~0x00001800U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c38ba326bde7c7a18c4f7f2aacf823f}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+DIV16}}~0x00001\+C00U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga562db8b1e75fa862a3652b56a29b9fb6}{RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+Pos}}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga489e055e843ee5090c0174bbb9af9a67}{RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+Msk}}~(0x7\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga562db8b1e75fa862a3652b56a29b9fb6}{RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad61bd4f9f345ba41806813b0bfff1311}{RCC\+\_\+\+CFGR\+\_\+\+PPRE2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga489e055e843ee5090c0174bbb9af9a67}{RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82ca63155494ed59eb5e34bec1e5f4e9}{RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga562db8b1e75fa862a3652b56a29b9fb6}{RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdb19c9e76fe8e8a7c991714c92e937f}{RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga562db8b1e75fa862a3652b56a29b9fb6}{RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9adc802687eab5b6ece99a20793219db}{RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga562db8b1e75fa862a3652b56a29b9fb6}{RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga247aebf1999a38ea07785558d277bb1a}{RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+DIV1}}~0x00000000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99d9c91eaad122460d324a71cc939d1b}{RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+DIV2}}~0x00008000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4340fc3fc52eca36eb302959fbecb715}{RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+DIV4}}~0x0000\+A000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga412b382a1134e0ee5614e0f4bcf97552}{RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+DIV8}}~0x0000\+C000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaece3ee58d4138f7452733bfa1ad37eb9}{RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+DIV16}}~0x0000\+E000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2eaafc6a34ae561f23f1139a746cbfd8}{RCC\+\_\+\+CFGR\+\_\+\+RTCPRE\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga850304b36d321ade71b90ca011ee5f74}{RCC\+\_\+\+CFGR\+\_\+\+RTCPRE\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2eaafc6a34ae561f23f1139a746cbfd8}{RCC\+\_\+\+CFGR\+\_\+\+RTCPRE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7c067c52ecd135252c691aad32c0b83}{RCC\+\_\+\+CFGR\+\_\+\+RTCPRE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga850304b36d321ade71b90ca011ee5f74}{RCC\+\_\+\+CFGR\+\_\+\+RTCPRE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga702f887571365eeb42d74b9b9cc6fe0d}{RCC\+\_\+\+CFGR\+\_\+\+RTCPRE\+\_\+0}}~(0x01\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2eaafc6a34ae561f23f1139a746cbfd8}{RCC\+\_\+\+CFGR\+\_\+\+RTCPRE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1191ba4a2e089f9921d77be57394dec4}{RCC\+\_\+\+CFGR\+\_\+\+RTCPRE\+\_\+1}}~(0x02\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2eaafc6a34ae561f23f1139a746cbfd8}{RCC\+\_\+\+CFGR\+\_\+\+RTCPRE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae62885f29418cc83a57964fe631282cb}{RCC\+\_\+\+CFGR\+\_\+\+RTCPRE\+\_\+2}}~(0x04\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2eaafc6a34ae561f23f1139a746cbfd8}{RCC\+\_\+\+CFGR\+\_\+\+RTCPRE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c703b8d9827f58e7ea783c6a9b74e41}{RCC\+\_\+\+CFGR\+\_\+\+RTCPRE\+\_\+3}}~(0x08\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2eaafc6a34ae561f23f1139a746cbfd8}{RCC\+\_\+\+CFGR\+\_\+\+RTCPRE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02b93e5154259a1a201bbb9c9b903c0a}{RCC\+\_\+\+CFGR\+\_\+\+RTCPRE\+\_\+4}}~(0x10\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2eaafc6a34ae561f23f1139a746cbfd8}{RCC\+\_\+\+CFGR\+\_\+\+RTCPRE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf44071a1145774e7c5a5ea41cc709c42}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+\_\+\+Pos}}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83b21a49230470856ce978e05fb9c47b}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf44071a1145774e7c5a5ea41cc709c42}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26eb4a66eeff0ba17e9d2a06cf937ca4}{RCC\+\_\+\+CFGR\+\_\+\+MCO1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83b21a49230470856ce978e05fb9c47b}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe73b3ad484eeecfa1556021677ecf4a}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf44071a1145774e7c5a5ea41cc709c42}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c7e8d1da534f052ce835f06227a9b7a}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf44071a1145774e7c5a5ea41cc709c42}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12578e7f44e1e03ec5c4fd5987303b1e}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+\+Pos}}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada571dab4e704e380153b6e901b60ba8}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+\+Msk}}~(0x7\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12578e7f44e1e03ec5c4fd5987303b1e}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23171ca70972a106109a6e0804385ec5}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gada571dab4e704e380153b6e901b60ba8}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8007a9d6ee3fd88912aaf290746ae0e}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12578e7f44e1e03ec5c4fd5987303b1e}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf7c1280f61d56b4897f9c876987e092}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12578e7f44e1e03ec5c4fd5987303b1e}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11e1d10d1b55e0d88d24212ea2c8ba6e}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12578e7f44e1e03ec5c4fd5987303b1e}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d6ccde3c82ee001935b7cf3d5273923}{RCC\+\_\+\+CFGR\+\_\+\+MCO2\+PRE\+\_\+\+Pos}}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56af08fd6ae55e0047d84c2e5cb44877}{RCC\+\_\+\+CFGR\+\_\+\+MCO2\+PRE\+\_\+\+Msk}}~(0x7\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d6ccde3c82ee001935b7cf3d5273923}{RCC\+\_\+\+CFGR\+\_\+\+MCO2\+PRE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae387252f29b6f98cc1fffc4fa0719b6e}{RCC\+\_\+\+CFGR\+\_\+\+MCO2\+PRE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56af08fd6ae55e0047d84c2e5cb44877}{RCC\+\_\+\+CFGR\+\_\+\+MCO2\+PRE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83dfcd5a1ce89869c82723f7eb9223ed}{RCC\+\_\+\+CFGR\+\_\+\+MCO2\+PRE\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d6ccde3c82ee001935b7cf3d5273923}{RCC\+\_\+\+CFGR\+\_\+\+MCO2\+PRE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e8d7cb746efc7511fa97ddfef2df793}{RCC\+\_\+\+CFGR\+\_\+\+MCO2\+PRE\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d6ccde3c82ee001935b7cf3d5273923}{RCC\+\_\+\+CFGR\+\_\+\+MCO2\+PRE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8773dfae91e6576d490fbee4aa2a639}{RCC\+\_\+\+CFGR\+\_\+\+MCO2\+PRE\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d6ccde3c82ee001935b7cf3d5273923}{RCC\+\_\+\+CFGR\+\_\+\+MCO2\+PRE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06b28dad6a8c9bd84cf1f659ddb976a8}{RCC\+\_\+\+CFGR\+\_\+\+MCO2\+\_\+\+Pos}}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga193bf927828d92f9249975a792c738d5}{RCC\+\_\+\+CFGR\+\_\+\+MCO2\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06b28dad6a8c9bd84cf1f659ddb976a8}{RCC\+\_\+\+CFGR\+\_\+\+MCO2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga022248a1167714f4d847b89243dc5244}{RCC\+\_\+\+CFGR\+\_\+\+MCO2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga193bf927828d92f9249975a792c738d5}{RCC\+\_\+\+CFGR\+\_\+\+MCO2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga203156a3f57e2c4498999c7901e0defd}{RCC\+\_\+\+CFGR\+\_\+\+MCO2\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06b28dad6a8c9bd84cf1f659ddb976a8}{RCC\+\_\+\+CFGR\+\_\+\+MCO2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fdba9682ff474255248f84e6851932a}{RCC\+\_\+\+CFGR\+\_\+\+MCO2\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06b28dad6a8c9bd84cf1f659ddb976a8}{RCC\+\_\+\+CFGR\+\_\+\+MCO2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e24ddcd9380a97107db8d483fdd9cb2}{RCC\+\_\+\+CIR\+\_\+\+LSIRDYF\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2542dd9dbe634971278d2f4e24c3091}{RCC\+\_\+\+CIR\+\_\+\+LSIRDYF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e24ddcd9380a97107db8d483fdd9cb2}{RCC\+\_\+\+CIR\+\_\+\+LSIRDYF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb94ccfe6a212f020e732d1dd787a6fb}{RCC\+\_\+\+CIR\+\_\+\+LSIRDYF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2542dd9dbe634971278d2f4e24c3091}{RCC\+\_\+\+CIR\+\_\+\+LSIRDYF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a2be1b77680f922f877e6d1b56287f3}{RCC\+\_\+\+CIR\+\_\+\+LSERDYF\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58e246b3d87483bf3ca4a55d470acf4f}{RCC\+\_\+\+CIR\+\_\+\+LSERDYF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a2be1b77680f922f877e6d1b56287f3}{RCC\+\_\+\+CIR\+\_\+\+LSERDYF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabfc100e7ae673dfcec7be79af0d91dfe}{RCC\+\_\+\+CIR\+\_\+\+LSERDYF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58e246b3d87483bf3ca4a55d470acf4f}{RCC\+\_\+\+CIR\+\_\+\+LSERDYF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8f2d94fb254c9a2fe2c9aadcef7e147}{RCC\+\_\+\+CIR\+\_\+\+HSIRDYF\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c72d692b99c4539982fea718b2ba8a6}{RCC\+\_\+\+CIR\+\_\+\+HSIRDYF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8f2d94fb254c9a2fe2c9aadcef7e147}{RCC\+\_\+\+CIR\+\_\+\+HSIRDYF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad38877547c4cbbb94659d5726f377163}{RCC\+\_\+\+CIR\+\_\+\+HSIRDYF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c72d692b99c4539982fea718b2ba8a6}{RCC\+\_\+\+CIR\+\_\+\+HSIRDYF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37a0fe34b1b1c44c6982a69fa082f6c0}{RCC\+\_\+\+CIR\+\_\+\+HSERDYF\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1cbcd4b04177bd2420126b0de418de2e}{RCC\+\_\+\+CIR\+\_\+\+HSERDYF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37a0fe34b1b1c44c6982a69fa082f6c0}{RCC\+\_\+\+CIR\+\_\+\+HSERDYF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11ea196450aac9ac35e283a66afc3da6}{RCC\+\_\+\+CIR\+\_\+\+HSERDYF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1cbcd4b04177bd2420126b0de418de2e}{RCC\+\_\+\+CIR\+\_\+\+HSERDYF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4be890d102ccff40b4e370d575940af5}{RCC\+\_\+\+CIR\+\_\+\+PLLRDYF\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88d53f154b50703f3ab18f017b7ace1c}{RCC\+\_\+\+CIR\+\_\+\+PLLRDYF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4be890d102ccff40b4e370d575940af5}{RCC\+\_\+\+CIR\+\_\+\+PLLRDYF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f007895a17e668f22f7b8b24ca90aec}{RCC\+\_\+\+CIR\+\_\+\+PLLRDYF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88d53f154b50703f3ab18f017b7ace1c}{RCC\+\_\+\+CIR\+\_\+\+PLLRDYF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab82aae1efb70d76f85bcad7ec0632d4c}{RCC\+\_\+\+CIR\+\_\+\+CSSF\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8eb3ec455be7a5e4ffbe0abc9e2a77eb}{RCC\+\_\+\+CIR\+\_\+\+CSSF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab82aae1efb70d76f85bcad7ec0632d4c}{RCC\+\_\+\+CIR\+\_\+\+CSSF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad66b719e4061294de35af58cc27aba7f}{RCC\+\_\+\+CIR\+\_\+\+CSSF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8eb3ec455be7a5e4ffbe0abc9e2a77eb}{RCC\+\_\+\+CIR\+\_\+\+CSSF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga085c2d83db641a456df4a5f67582bff5}{RCC\+\_\+\+CIR\+\_\+\+LSIRDYIE\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ba1782e2e14efd1bd9feabf1608fd5a}{RCC\+\_\+\+CIR\+\_\+\+LSIRDYIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga085c2d83db641a456df4a5f67582bff5}{RCC\+\_\+\+CIR\+\_\+\+LSIRDYIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga872ba937149a7372138df06f8188ab56}{RCC\+\_\+\+CIR\+\_\+\+LSIRDYIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ba1782e2e14efd1bd9feabf1608fd5a}{RCC\+\_\+\+CIR\+\_\+\+LSIRDYIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7eabf777f7d12a95038d5408cd9a3225}{RCC\+\_\+\+CIR\+\_\+\+LSERDYIE\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24446323cbae3ab353f248d23655b822}{RCC\+\_\+\+CIR\+\_\+\+LSERDYIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7eabf777f7d12a95038d5408cd9a3225}{RCC\+\_\+\+CIR\+\_\+\+LSERDYIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a0ad2672c9ba1b26012cbc6d423dff8}{RCC\+\_\+\+CIR\+\_\+\+LSERDYIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24446323cbae3ab353f248d23655b822}{RCC\+\_\+\+CIR\+\_\+\+LSERDYIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc61d466aac29f7fbd88b0245d6cf8c1}{RCC\+\_\+\+CIR\+\_\+\+HSIRDYIE\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7aeb42d0a5ef8e7bac1876e0689814e}{RCC\+\_\+\+CIR\+\_\+\+HSIRDYIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc61d466aac29f7fbd88b0245d6cf8c1}{RCC\+\_\+\+CIR\+\_\+\+HSIRDYIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac714351a6f9dab4741354fb017638580}{RCC\+\_\+\+CIR\+\_\+\+HSIRDYIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7aeb42d0a5ef8e7bac1876e0689814e}{RCC\+\_\+\+CIR\+\_\+\+HSIRDYIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a258b8f9041e6a3e30a12f371e1e289}{RCC\+\_\+\+CIR\+\_\+\+HSERDYIE\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f6db5519f1bbb1d42ee0f43367e7fd9}{RCC\+\_\+\+CIR\+\_\+\+HSERDYIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a258b8f9041e6a3e30a12f371e1e289}{RCC\+\_\+\+CIR\+\_\+\+HSERDYIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5492f9b58600cf66616eb931b48b3c11}{RCC\+\_\+\+CIR\+\_\+\+HSERDYIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f6db5519f1bbb1d42ee0f43367e7fd9}{RCC\+\_\+\+CIR\+\_\+\+HSERDYIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54f619655facb49336e0baf439ef130b}{RCC\+\_\+\+CIR\+\_\+\+PLLRDYIE\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fdb478ae8c7d99d780c78bb68830dd5}{RCC\+\_\+\+CIR\+\_\+\+PLLRDYIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54f619655facb49336e0baf439ef130b}{RCC\+\_\+\+CIR\+\_\+\+PLLRDYIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b70927cab2ba9cf82d1620cf88b0f95}{RCC\+\_\+\+CIR\+\_\+\+PLLRDYIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fdb478ae8c7d99d780c78bb68830dd5}{RCC\+\_\+\+CIR\+\_\+\+PLLRDYIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1baeac3a2504113deb0a65d46d7314e2}{RCC\+\_\+\+CIR\+\_\+\+LSIRDYC\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11edf191b118ca860e0eca011f113ad9}{RCC\+\_\+\+CIR\+\_\+\+LSIRDYC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1baeac3a2504113deb0a65d46d7314e2}{RCC\+\_\+\+CIR\+\_\+\+LSIRDYC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga982989563f1a95c89bf7f4a25d99f704}{RCC\+\_\+\+CIR\+\_\+\+LSIRDYC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11edf191b118ca860e0eca011f113ad9}{RCC\+\_\+\+CIR\+\_\+\+LSIRDYC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f106e06b78f78c5a520faa1b180de2e}{RCC\+\_\+\+CIR\+\_\+\+LSERDYC\+\_\+\+Pos}}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba1367e36a992aae85f9e8f9921e9426}{RCC\+\_\+\+CIR\+\_\+\+LSERDYC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f106e06b78f78c5a520faa1b180de2e}{RCC\+\_\+\+CIR\+\_\+\+LSERDYC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga144b5147f3a8d0bfda04618e301986aa}{RCC\+\_\+\+CIR\+\_\+\+LSERDYC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba1367e36a992aae85f9e8f9921e9426}{RCC\+\_\+\+CIR\+\_\+\+LSERDYC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2ccc89ed1b4d16c5f2804c216c5adc3}{RCC\+\_\+\+CIR\+\_\+\+HSIRDYC\+\_\+\+Pos}}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga657cffa4be41e26f7b5383719dd7781a}{RCC\+\_\+\+CIR\+\_\+\+HSIRDYC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2ccc89ed1b4d16c5f2804c216c5adc3}{RCC\+\_\+\+CIR\+\_\+\+HSIRDYC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1b58377908e5c31a684747d0a80ecb2}{RCC\+\_\+\+CIR\+\_\+\+HSIRDYC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga657cffa4be41e26f7b5383719dd7781a}{RCC\+\_\+\+CIR\+\_\+\+HSIRDYC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34e713e2755ef1c9210e3b8c8f2c718e}{RCC\+\_\+\+CIR\+\_\+\+HSERDYC\+\_\+\+Pos}}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2211dd40005f6152d0e8258d380a6713}{RCC\+\_\+\+CIR\+\_\+\+HSERDYC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34e713e2755ef1c9210e3b8c8f2c718e}{RCC\+\_\+\+CIR\+\_\+\+HSERDYC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9464e8188d717902990b467a9396d238}{RCC\+\_\+\+CIR\+\_\+\+HSERDYC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2211dd40005f6152d0e8258d380a6713}{RCC\+\_\+\+CIR\+\_\+\+HSERDYC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2884b24e49761690cfc68a9929c7b10d}{RCC\+\_\+\+CIR\+\_\+\+PLLRDYC\+\_\+\+Pos}}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ee90d2a5649fe386ba87eeead64ada1}{RCC\+\_\+\+CIR\+\_\+\+PLLRDYC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2884b24e49761690cfc68a9929c7b10d}{RCC\+\_\+\+CIR\+\_\+\+PLLRDYC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga245af864b194f0c2b2389ea1ee49a396}{RCC\+\_\+\+CIR\+\_\+\+PLLRDYC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ee90d2a5649fe386ba87eeead64ada1}{RCC\+\_\+\+CIR\+\_\+\+PLLRDYC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c7cf29f8c4b46a59751e6fdc44f8153}{RCC\+\_\+\+CIR\+\_\+\+CSSC\+\_\+\+Pos}}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66a9cf76bbf90f432815527965cb5c3e}{RCC\+\_\+\+CIR\+\_\+\+CSSC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c7cf29f8c4b46a59751e6fdc44f8153}{RCC\+\_\+\+CIR\+\_\+\+CSSC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46edb2b9568f002feba7b4312ed92c1f}{RCC\+\_\+\+CIR\+\_\+\+CSSC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66a9cf76bbf90f432815527965cb5c3e}{RCC\+\_\+\+CIR\+\_\+\+CSSC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1a30c30184844a5d3a71f73669375e7}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOARST\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ca733a89ed0ddeb8c6ad7d4df334baf}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOARST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1a30c30184844a5d3a71f73669375e7}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOARST\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c171937e46c2b9a58f16ee82010509e}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOARST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ca733a89ed0ddeb8c6ad7d4df334baf}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOARST\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3154d462e29e472394d62113b4a3fadc}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOBRST\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70a227671a2b417929ad0959d9e899c8}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOBRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3154d462e29e472394d62113b4a3fadc}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOBRST\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e60d32cb67768339fc47a2ba11b7a97}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOBRST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70a227671a2b417929ad0959d9e899c8}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOBRST\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23de6a59e935f9e205e35aa713204d77}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOCRST\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f25d081a1bb38f34f8d11fc32bdc7d7}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOCRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23de6a59e935f9e205e35aa713204d77}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOCRST\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d02a09e1dafda744c7b27dca99fa3ef}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOCRST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f25d081a1bb38f34f8d11fc32bdc7d7}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOCRST\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada3768676df15e5d248404ba29df27ce}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOHRST\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6853aabc577ec17d0d7f894e520a693}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOHRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada3768676df15e5d248404ba29df27ce}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOHRST\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga587e3e32701cbd127d2afb19b9bff5fd}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOHRST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6853aabc577ec17d0d7f894e520a693}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOHRST\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga250ad2c8a4d0fbfd4360afcdce858075}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+CRCRST\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf0f9e76b934af78155abddaacf568e4}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+CRCRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga250ad2c8a4d0fbfd4360afcdce858075}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+CRCRST\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94f45f591e5e217833c6ab36a958543b}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+CRCRST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf0f9e76b934af78155abddaacf568e4}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+CRCRST\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga577ac0ee66f5e320ea4450234e709a03}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+DMA1\+RST\+\_\+\+Pos}}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c336fca84fc656b8412d0a0dab8317e}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+DMA1\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga577ac0ee66f5e320ea4450234e709a03}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+DMA1\+RST\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d1655ddfb777fce28b1d6b9a9c2d0e0}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+DMA1\+RST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c336fca84fc656b8412d0a0dab8317e}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+DMA1\+RST\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16e38f17a99cc2e1f91d622f11ac8c89}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+DMA2\+RST\+\_\+\+Pos}}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5e2d5af9f21f5df26e53863392f46ce}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+DMA2\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16e38f17a99cc2e1f91d622f11ac8c89}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+DMA2\+RST\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga827aea44c35a0c3eb815a5d7d8546c7b}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+DMA2\+RST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5e2d5af9f21f5df26e53863392f46ce}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+DMA2\+RST\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8e4bf8e1d6cfe2cdab0a14b8dc126c1}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+RNGRST\+\_\+\+Pos}}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccab0aeaaa29ce26551617fa7b06e6bc}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+RNGRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8e4bf8e1d6cfe2cdab0a14b8dc126c1}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+RNGRST\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga396684d8bdf0072943d8f325a8a547ea}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+RNGRST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccab0aeaaa29ce26551617fa7b06e6bc}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+RNGRST\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ec5440469b072778617b76dd55faf23}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM5\+RST\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a5cfd79c37096bf00916e7bda1df220}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM5\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ec5440469b072778617b76dd55faf23}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM5\+RST\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d1233dd5266ba55d9951e3b1a334552}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM5\+RST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a5cfd79c37096bf00916e7bda1df220}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM5\+RST\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f910529f471272ed5218c5067115cc8}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM6\+RST\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f222bd16fca5ae0a0475a83f9a69d0f}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM6\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f910529f471272ed5218c5067115cc8}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM6\+RST\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d64bd82cf47a209afebc7d663e28383}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM6\+RST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f222bd16fca5ae0a0475a83f9a69d0f}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM6\+RST\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1beacdfb28d05f8a6a5ee00eb981c09}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+LPTIM1\+RST\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07dd89df01db3ff353845cfa9cbc1f70}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+LPTIM1\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1beacdfb28d05f8a6a5ee00eb981c09}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+LPTIM1\+RST\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7b977a38a14a40073d7855a5439af69}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+LPTIM1\+RST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07dd89df01db3ff353845cfa9cbc1f70}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+LPTIM1\+RST\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9d96e880c3040ba8dbe155a6129ca69}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+WWDGRST\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga919c04abb655aa94b244dcebbf647748}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+WWDGRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9d96e880c3040ba8dbe155a6129ca69}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+WWDGRST\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d2591ac0655a8798f4c16cef97e6f94}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+WWDGRST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga919c04abb655aa94b244dcebbf647748}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+WWDGRST\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga148b63aa15907eac1bd4894a7c157100}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+SPI2\+RST\+\_\+\+Pos}}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae378c28cf590c56f5487bd92705d6d54}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+SPI2\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga148b63aa15907eac1bd4894a7c157100}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+SPI2\+RST\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a6289a35547cf0d5300706f9baa18ea}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+SPI2\+RST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae378c28cf590c56f5487bd92705d6d54}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+SPI2\+RST\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2ca9ee6dbf794ec18d25721123a1119}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+USART2\+RST\+\_\+\+Pos}}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0beb24842078f8a070ba7f96ca579f43}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+USART2\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2ca9ee6dbf794ec18d25721123a1119}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+USART2\+RST\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga195c39f08384ca1fa13b53a31d65d0a5}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+USART2\+RST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0beb24842078f8a070ba7f96ca579f43}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+USART2\+RST\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3f6df08a3eae853a3fc8b2d0fcc0882}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+I2\+C1\+RST\+\_\+\+Pos}}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95fda0adab6e9d4daa6417c17d905214}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+I2\+C1\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3f6df08a3eae853a3fc8b2d0fcc0882}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+I2\+C1\+RST\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadcd25346a7d7b0009090adfbca899b93}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+I2\+C1\+RST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95fda0adab6e9d4daa6417c17d905214}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+I2\+C1\+RST\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a1c1f07b2b2cc274c0b297d779b936f}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+I2\+C2\+RST\+\_\+\+Pos}}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga914a46fcb3b028610d9badb471c82bd3}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+I2\+C2\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a1c1f07b2b2cc274c0b297d779b936f}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+I2\+C2\+RST\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga412d59407e5dad43cf8ae1ea6f8bc5c3}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+I2\+C2\+RST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga914a46fcb3b028610d9badb471c82bd3}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+I2\+C2\+RST\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad510d3660184db6f9e1ff7f1b2b8a110}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+FMPI2\+C1\+RST\+\_\+\+Pos}}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4cdef23c3f0aba0315c5b3b0d731096}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+FMPI2\+C1\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad510d3660184db6f9e1ff7f1b2b8a110}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+FMPI2\+C1\+RST\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7aa10696951f7b50d50809795ba423f}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+FMPI2\+C1\+RST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4cdef23c3f0aba0315c5b3b0d731096}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+FMPI2\+C1\+RST\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48d1ad283fb0cc11c6394cc28e4da4d0}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+PWRRST\+\_\+\+Pos}}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe9ed6c6cee6df40b16793fe7479ea7a}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+PWRRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48d1ad283fb0cc11c6394cc28e4da4d0}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+PWRRST\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga274d8cb48f0e89831efabea66d64af2a}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+PWRRST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe9ed6c6cee6df40b16793fe7479ea7a}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+PWRRST\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0612cbad1c01508c2c3acd8502a16f76}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+DACRST\+\_\+\+Pos}}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09759c3881f10d9210653490a651f995}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+DACRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0612cbad1c01508c2c3acd8502a16f76}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+DACRST\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7fb9c125237cfe5b6436ca795e7f3564}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+DACRST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09759c3881f10d9210653490a651f995}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+DACRST\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3439757d01e0c351ad8bc0193e3d90e}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM1\+RST\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fc9f88241816d51a87a8b4a537c5a2e}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM1\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3439757d01e0c351ad8bc0193e3d90e}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM1\+RST\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bd060cbefaef05487963bbd6c48d7c6}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM1\+RST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fc9f88241816d51a87a8b4a537c5a2e}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM1\+RST\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac07b0f4aae1366a80486993aa71c6237}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+USART1\+RST\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49f18e05ca4a63d5b8fe937eb8613005}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+USART1\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac07b0f4aae1366a80486993aa71c6237}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+USART1\+RST\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7ae8e338b3b42ad037e9e5b6eeb2c41}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+USART1\+RST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49f18e05ca4a63d5b8fe937eb8613005}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+USART1\+RST\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1aa2e760b59afddec0efc53fd80e60bf}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+USART6\+RST\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63e37e8ac731047e3df29ca5c7e553cc}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+USART6\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1aa2e760b59afddec0efc53fd80e60bf}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+USART6\+RST\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada1df682293e15ed44b081d626220178}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+USART6\+RST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63e37e8ac731047e3df29ca5c7e553cc}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+USART6\+RST\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb93c28e2b44e753d961ee83fb829ad0}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+ADCRST\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a4836f2cd9be43193d6eb4d19d5dde6}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+ADCRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb93c28e2b44e753d961ee83fb829ad0}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+ADCRST\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1374d6eae8e7d02d1ad457b65f374a67}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+ADCRST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a4836f2cd9be43193d6eb4d19d5dde6}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+ADCRST\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f284f64839f82231c3e375e01105946}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+SPI1\+RST\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4fb7fb16a3052da4a7d11cbdbe838689}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+SPI1\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f284f64839f82231c3e375e01105946}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+SPI1\+RST\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga345f05d3508a9fd5128208761feb29fb}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+SPI1\+RST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4fb7fb16a3052da4a7d11cbdbe838689}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+SPI1\+RST\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga613a32917030cbb38e7897bdec0cad47}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+SYSCFGRST\+\_\+\+Pos}}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89f656408c45d2f67a99cc1c093d3e45}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+SYSCFGRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga613a32917030cbb38e7897bdec0cad47}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+SYSCFGRST\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga813d42b8d48ae6379c053a44870af49d}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+SYSCFGRST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89f656408c45d2f67a99cc1c093d3e45}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+SYSCFGRST\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed9b13161f4dbf0f960abe15c7f9f045}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM9\+RST\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad71d516052c6afded3292ada76c392a2}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM9\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed9b13161f4dbf0f960abe15c7f9f045}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM9\+RST\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3aa588d4814a289d939e111492724af}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM9\+RST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad71d516052c6afded3292ada76c392a2}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM9\+RST\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d1b402b6082b891cf838cc69119b2a1}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM11\+RST\+\_\+\+Pos}}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ffe8d460fb9abc55ec65d00d39564b3}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM11\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d1b402b6082b891cf838cc69119b2a1}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM11\+RST\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9651c8201d42ba03bb1bf89d9d39e60c}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM11\+RST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ffe8d460fb9abc55ec65d00d39564b3}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM11\+RST\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccb0c84386772e6cbe70355f94a8372d}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+SPI5\+RST\+\_\+\+Pos}}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabeac507b2304aa377f4766233c73377b}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+SPI5\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccb0c84386772e6cbe70355f94a8372d}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+SPI5\+RST\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a739f8154dffb6b14aa3338de8d2cfe}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+SPI5\+RST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabeac507b2304aa377f4766233c73377b}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+SPI5\+RST\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46ac0ea3dfd9fd9dc25a6fc974c0b2e7}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOAEN\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1610c0bcc3f778000c9ffe4ceaaf7a8}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOAEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46ac0ea3dfd9fd9dc25a6fc974c0b2e7}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOAEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ff46fb3b30fc6792e4fd18fcb0941b5}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOAEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1610c0bcc3f778000c9ffe4ceaaf7a8}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOAEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e283561bd4c7f47c8ba5a3affae294a}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOBEN\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79f6e5e212dee1b54f1103aa6c5b63c8}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOBEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e283561bd4c7f47c8ba5a3affae294a}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOBEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7f408f92e7fd49b0957b8cb4ff31ca5}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOBEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79f6e5e212dee1b54f1103aa6c5b63c8}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOBEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b008be82ceb7ff8fc8b5b89c42d5956}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOCEN\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d7e8d23a1214b25dca4d0838324371b}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOCEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b008be82ceb7ff8fc8b5b89c42d5956}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOCEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8a8b42e33aef2a7bc2d41ad9d231733}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOCEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d7e8d23a1214b25dca4d0838324371b}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOCEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37d856370c08a4704127d615939510e8}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOHEN\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee11e4e6ddeff9db3ddd22873d1ca8d5}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOHEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37d856370c08a4704127d615939510e8}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOHEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb16afc550121895822ebb22108196b6}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOHEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee11e4e6ddeff9db3ddd22873d1ca8d5}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOHEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf0c26180146aedeec41861fd765a05c}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+CRCEN\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b467a2c6329ecb8ca42c1d9e1116035}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+CRCEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf0c26180146aedeec41861fd765a05c}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+CRCEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa3d41f31401e812f839defee241df83}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+CRCEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b467a2c6329ecb8ca42c1d9e1116035}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+CRCEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0114d8249d989c5ab3feac252e30509e}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+DMA1\+EN\+\_\+\+Pos}}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab04b66dc0d69d098db894416722e9871}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+DMA1\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0114d8249d989c5ab3feac252e30509e}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+DMA1\+EN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae07b00778a51a4e52b911aeccb897aba}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+DMA1\+EN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab04b66dc0d69d098db894416722e9871}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+DMA1\+EN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf754f312ede73c0d5d35e1a08b614f94}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+DMA2\+EN\+\_\+\+Pos}}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb95b569d5ea1d4c9483fbfd7df37f3a}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+DMA2\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf754f312ede73c0d5d35e1a08b614f94}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+DMA2\+EN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga664a5d572a39a0c084e4ee7c1cf7df0d}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+DMA2\+EN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb95b569d5ea1d4c9483fbfd7df37f3a}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+DMA2\+EN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f53f53a7780332bbfbb0f671a7a866f}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+RNGEN\+\_\+\+Pos}}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a6aa1e4008da8c0be2ecdc7800928e3}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+RNGEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f53f53a7780332bbfbb0f671a7a866f}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+RNGEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab097ac91b1a7be25fdefd39c1e254b6a}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+RNGEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a6aa1e4008da8c0be2ecdc7800928e3}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+RNGEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9022ea1b9729864c70216a4f04326f22}{RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM5\+EN\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50e3f7f788191131f045cd40594e5c15}{RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM5\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9022ea1b9729864c70216a4f04326f22}{RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM5\+EN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49abbbc8fd297c544df2d337b28f80e4}{RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM5\+EN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50e3f7f788191131f045cd40594e5c15}{RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM5\+EN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae48475ae28539f1a2ce3852fbd7c1e71}{RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM6\+EN\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34240ad1a5f4eb5ed19e7104da631d1e}{RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM6\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae48475ae28539f1a2ce3852fbd7c1e71}{RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM6\+EN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb0279b1f0ff35c2df728d9653cabc0c}{RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM6\+EN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34240ad1a5f4eb5ed19e7104da631d1e}{RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM6\+EN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3e021d6bb1829a8fdd66d20ddcbe26c}{RCC\+\_\+\+APB1\+ENR\+\_\+\+LPTIM1\+EN\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6b2504f9c373fc76eec4addce38ed0a}{RCC\+\_\+\+APB1\+ENR\+\_\+\+LPTIM1\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3e021d6bb1829a8fdd66d20ddcbe26c}{RCC\+\_\+\+APB1\+ENR\+\_\+\+LPTIM1\+EN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96545470b7558c4d833f1811b683f5fd}{RCC\+\_\+\+APB1\+ENR\+\_\+\+LPTIM1\+EN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6b2504f9c373fc76eec4addce38ed0a}{RCC\+\_\+\+APB1\+ENR\+\_\+\+LPTIM1\+EN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5576dfea77b84bf5fc6cff8d983383c}{RCC\+\_\+\+APB1\+ENR\+\_\+\+RTCAPBEN\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9eb32988c58cc2eb05f40ac13ee3d84e}{RCC\+\_\+\+APB1\+ENR\+\_\+\+RTCAPBEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5576dfea77b84bf5fc6cff8d983383c}{RCC\+\_\+\+APB1\+ENR\+\_\+\+RTCAPBEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea7f158cc8c230ef35d960e3d56da51e}{RCC\+\_\+\+APB1\+ENR\+\_\+\+RTCAPBEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9eb32988c58cc2eb05f40ac13ee3d84e}{RCC\+\_\+\+APB1\+ENR\+\_\+\+RTCAPBEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3fd18a8801d86093018dfe2ea3b2b4a}{RCC\+\_\+\+APB1\+ENR\+\_\+\+WWDGEN\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09ad274a2f953fdb7c7ce0e6d69e8798}{RCC\+\_\+\+APB1\+ENR\+\_\+\+WWDGEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3fd18a8801d86093018dfe2ea3b2b4a}{RCC\+\_\+\+APB1\+ENR\+\_\+\+WWDGEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf712b922ee776a972d2efa3da0ea4733}{RCC\+\_\+\+APB1\+ENR\+\_\+\+WWDGEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09ad274a2f953fdb7c7ce0e6d69e8798}{RCC\+\_\+\+APB1\+ENR\+\_\+\+WWDGEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea7eb0710266a43edcd813440b159f8e}{RCC\+\_\+\+APB1\+ENR\+\_\+\+SPI2\+EN\+\_\+\+Pos}}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fd0ff191b4b6253b499258e4625cc65}{RCC\+\_\+\+APB1\+ENR\+\_\+\+SPI2\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea7eb0710266a43edcd813440b159f8e}{RCC\+\_\+\+APB1\+ENR\+\_\+\+SPI2\+EN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdce64692c44bf95efbf2fed054e59be}{RCC\+\_\+\+APB1\+ENR\+\_\+\+SPI2\+EN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fd0ff191b4b6253b499258e4625cc65}{RCC\+\_\+\+APB1\+ENR\+\_\+\+SPI2\+EN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a410d2ae7f9133227d2a35cde9188d6}{RCC\+\_\+\+APB1\+ENR\+\_\+\+USART2\+EN\+\_\+\+Pos}}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga510e179108a8914b0830b1ff30951caf}{RCC\+\_\+\+APB1\+ENR\+\_\+\+USART2\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a410d2ae7f9133227d2a35cde9188d6}{RCC\+\_\+\+APB1\+ENR\+\_\+\+USART2\+EN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab840af4f735ec36419d61c7db3cfa00d}{RCC\+\_\+\+APB1\+ENR\+\_\+\+USART2\+EN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga510e179108a8914b0830b1ff30951caf}{RCC\+\_\+\+APB1\+ENR\+\_\+\+USART2\+EN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f1cab341f8320372dfd95bce3d2d918}{RCC\+\_\+\+APB1\+ENR\+\_\+\+I2\+C1\+EN\+\_\+\+Pos}}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b2a4e92cb0eba09a147ee9770195eee}{RCC\+\_\+\+APB1\+ENR\+\_\+\+I2\+C1\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f1cab341f8320372dfd95bce3d2d918}{RCC\+\_\+\+APB1\+ENR\+\_\+\+I2\+C1\+EN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ca3afe0c517702b2d1366b692c8db0e}{RCC\+\_\+\+APB1\+ENR\+\_\+\+I2\+C1\+EN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b2a4e92cb0eba09a147ee9770195eee}{RCC\+\_\+\+APB1\+ENR\+\_\+\+I2\+C1\+EN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94ad0c869b4e644dacba6b170797fcf6}{RCC\+\_\+\+APB1\+ENR\+\_\+\+I2\+C2\+EN\+\_\+\+Pos}}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb344f4fbe0d1286860e8c47f73339ce}{RCC\+\_\+\+APB1\+ENR\+\_\+\+I2\+C2\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94ad0c869b4e644dacba6b170797fcf6}{RCC\+\_\+\+APB1\+ENR\+\_\+\+I2\+C2\+EN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd7d1c3c7dbe20aea87a694ae15840f6}{RCC\+\_\+\+APB1\+ENR\+\_\+\+I2\+C2\+EN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb344f4fbe0d1286860e8c47f73339ce}{RCC\+\_\+\+APB1\+ENR\+\_\+\+I2\+C2\+EN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf40b2faa49bdcd1213d16902d28fc164}{RCC\+\_\+\+APB1\+ENR\+\_\+\+FMPI2\+C1\+EN\+\_\+\+Pos}}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga194c4f0b974b7231cd54f079568da866}{RCC\+\_\+\+APB1\+ENR\+\_\+\+FMPI2\+C1\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf40b2faa49bdcd1213d16902d28fc164}{RCC\+\_\+\+APB1\+ENR\+\_\+\+FMPI2\+C1\+EN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fb69291c935ca12f8dc741b0f893677}{RCC\+\_\+\+APB1\+ENR\+\_\+\+FMPI2\+C1\+EN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga194c4f0b974b7231cd54f079568da866}{RCC\+\_\+\+APB1\+ENR\+\_\+\+FMPI2\+C1\+EN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d869630ea19b70ec5c740cc6b37f49c}{RCC\+\_\+\+APB1\+ENR\+\_\+\+PWREN\+\_\+\+Pos}}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ba08580eae539419497cdd62c530bad}{RCC\+\_\+\+APB1\+ENR\+\_\+\+PWREN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d869630ea19b70ec5c740cc6b37f49c}{RCC\+\_\+\+APB1\+ENR\+\_\+\+PWREN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c19997ccd28464b80a7c3325da0ca60}{RCC\+\_\+\+APB1\+ENR\+\_\+\+PWREN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ba08580eae539419497cdd62c530bad}{RCC\+\_\+\+APB1\+ENR\+\_\+\+PWREN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7982505dca41bc51c29dcdcc03eb789}{RCC\+\_\+\+APB1\+ENR\+\_\+\+DACEN\+\_\+\+Pos}}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd51394bb1f7c10cef36c5dd2e19766d}{RCC\+\_\+\+APB1\+ENR\+\_\+\+DACEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7982505dca41bc51c29dcdcc03eb789}{RCC\+\_\+\+APB1\+ENR\+\_\+\+DACEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga087968e2786321fb8645c46b22eea132}{RCC\+\_\+\+APB1\+ENR\+\_\+\+DACEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd51394bb1f7c10cef36c5dd2e19766d}{RCC\+\_\+\+APB1\+ENR\+\_\+\+DACEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b330cc86756aa87e3f7466e82eaf64b}{RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM1\+EN\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1216bf89d48094b55a4abcc859b037fa}{RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM1\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b330cc86756aa87e3f7466e82eaf64b}{RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM1\+EN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25852ad4ebc09edc724814de967816bc}{RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM1\+EN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1216bf89d48094b55a4abcc859b037fa}{RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM1\+EN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga603eb3c42e7ee50f31fb6fade0b4e43b}{RCC\+\_\+\+APB2\+ENR\+\_\+\+USART1\+EN\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a185f9bf1e72599fc7d2e02716ee40b}{RCC\+\_\+\+APB2\+ENR\+\_\+\+USART1\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga603eb3c42e7ee50f31fb6fade0b4e43b}{RCC\+\_\+\+APB2\+ENR\+\_\+\+USART1\+EN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4666bb90842e8134b32e6a34a0f165f3}{RCC\+\_\+\+APB2\+ENR\+\_\+\+USART1\+EN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a185f9bf1e72599fc7d2e02716ee40b}{RCC\+\_\+\+APB2\+ENR\+\_\+\+USART1\+EN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e600f524eab6bd8a909babd0dde5466}{RCC\+\_\+\+APB2\+ENR\+\_\+\+USART6\+EN\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d196a71620aa24b125657dfdc9c85bf}{RCC\+\_\+\+APB2\+ENR\+\_\+\+USART6\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e600f524eab6bd8a909babd0dde5466}{RCC\+\_\+\+APB2\+ENR\+\_\+\+USART6\+EN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0569d91f3b18ae130b7a09e0100c4459}{RCC\+\_\+\+APB2\+ENR\+\_\+\+USART6\+EN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d196a71620aa24b125657dfdc9c85bf}{RCC\+\_\+\+APB2\+ENR\+\_\+\+USART6\+EN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabad54999d05c830541de19027fb92c97}{RCC\+\_\+\+APB2\+ENR\+\_\+\+ADC1\+EN\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11c50e2378b7a8d15c9a2eb89f561efe}{RCC\+\_\+\+APB2\+ENR\+\_\+\+ADC1\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabad54999d05c830541de19027fb92c97}{RCC\+\_\+\+APB2\+ENR\+\_\+\+ADC1\+EN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57b9f50cb96a2e4ceba37728b4a32a42}{RCC\+\_\+\+APB2\+ENR\+\_\+\+ADC1\+EN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11c50e2378b7a8d15c9a2eb89f561efe}{RCC\+\_\+\+APB2\+ENR\+\_\+\+ADC1\+EN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77b08db44a4ccc823a4ecaf89c3b4309}{RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI1\+EN\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaefba87e52830d0d82cd94eb11089aa1b}{RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI1\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77b08db44a4ccc823a4ecaf89c3b4309}{RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI1\+EN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae08a3510371b9234eb96369c91d3552f}{RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI1\+EN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaefba87e52830d0d82cd94eb11089aa1b}{RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI1\+EN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e61727e044998a6ebee3dcf48614554}{RCC\+\_\+\+APB2\+ENR\+\_\+\+SYSCFGEN\+\_\+\+Pos}}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga781c030e54df45c8f190c9f03d20f4a5}{RCC\+\_\+\+APB2\+ENR\+\_\+\+SYSCFGEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e61727e044998a6ebee3dcf48614554}{RCC\+\_\+\+APB2\+ENR\+\_\+\+SYSCFGEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a9d56a8aa1fa0f519ecbdf0d19dd4da}{RCC\+\_\+\+APB2\+ENR\+\_\+\+SYSCFGEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga781c030e54df45c8f190c9f03d20f4a5}{RCC\+\_\+\+APB2\+ENR\+\_\+\+SYSCFGEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad102c00add26772eaeb32436e75620d0}{RCC\+\_\+\+APB2\+ENR\+\_\+\+EXTITEN\+\_\+\+Pos}}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc001a079ad95e4f751c493ca8579a55}{RCC\+\_\+\+APB2\+ENR\+\_\+\+EXTITEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad102c00add26772eaeb32436e75620d0}{RCC\+\_\+\+APB2\+ENR\+\_\+\+EXTITEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabaf1299a791ca8a0a6b310a27fc775ca}{RCC\+\_\+\+APB2\+ENR\+\_\+\+EXTITEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc001a079ad95e4f751c493ca8579a55}{RCC\+\_\+\+APB2\+ENR\+\_\+\+EXTITEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1023b40804156535a7fd0b0fd17da26}{RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM9\+EN\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7973b960b45268bd0160c1f5f21acf2}{RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM9\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1023b40804156535a7fd0b0fd17da26}{RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM9\+EN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga987ebd8255dc8f9c09127e1d608d1065}{RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM9\+EN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7973b960b45268bd0160c1f5f21acf2}{RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM9\+EN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4175c4afc573a7bdd6fa19faaaf9f735}{RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM11\+EN\+\_\+\+Pos}}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5273bcf1abc8db0bf1617c747bab5ec}{RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM11\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4175c4afc573a7bdd6fa19faaaf9f735}{RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM11\+EN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1d2aeebc8ccf4e2ee18f4d924a35188}{RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM11\+EN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5273bcf1abc8db0bf1617c747bab5ec}{RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM11\+EN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga866110f063c12154d4da0f2658934253}{RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI5\+EN\+\_\+\+Pos}}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70d5a698eff0fcfb8c79d8c013393396}{RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI5\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga866110f063c12154d4da0f2658934253}{RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI5\+EN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa03ceeb67bbc312dedb16ca516e0d1ea}{RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI5\+EN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70d5a698eff0fcfb8c79d8c013393396}{RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI5\+EN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacded6b0f52a7b9ef3bde81ce8d4cd657}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOALPEN\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab01076ddb6708e4c0ff9d6c4f22fa809}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOALPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacded6b0f52a7b9ef3bde81ce8d4cd657}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOALPEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1076b0644c026ab480efdb6aa8c74fb}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOALPEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab01076ddb6708e4c0ff9d6c4f22fa809}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOALPEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1408e65a8ca8d481d713a171adb4a8b9}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOBLPEN\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad765dcf02bb5f215ff3a77a63c16f746}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOBLPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1408e65a8ca8d481d713a171adb4a8b9}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOBLPEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55f6ff35a37c4b9106c9e8aa18ab4545}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOBLPEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad765dcf02bb5f215ff3a77a63c16f746}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOBLPEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30cd4b8a99bb64ebbcac917ea64ccacc}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOCLPEN\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26ff370d6adef4823a87bd98c5767a42}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOCLPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30cd4b8a99bb64ebbcac917ea64ccacc}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOCLPEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac86ad592684edae0ba2cafd22a4f04d1}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOCLPEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26ff370d6adef4823a87bd98c5767a42}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOCLPEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64e54771be85afdd10ad93c3acdef080}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOHLPEN\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5420182a12449790d9316927e05bab4b}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOHLPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64e54771be85afdd10ad93c3acdef080}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOHLPEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga197be77b89e9eae127a536bd2601ded9}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOHLPEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5420182a12449790d9316927e05bab4b}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOHLPEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fb1b796b4ad84e3dd60b14b958d6f98}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+CRCLPEN\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87b177e8246a207541fbce277d4f48ab}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+CRCLPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fb1b796b4ad84e3dd60b14b958d6f98}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+CRCLPEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7333e14b5ccf6d608232ea52a10f7052}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+CRCLPEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87b177e8246a207541fbce277d4f48ab}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+CRCLPEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07b410fb7c23f0ee3f8d100c5a409078}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+FLITFLPEN\+\_\+\+Pos}}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaafb7485a44d40e2da16270de53aa8171}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+FLITFLPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07b410fb7c23f0ee3f8d100c5a409078}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+FLITFLPEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga378f6e2ad9fef59f28db829d2074e796}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+FLITFLPEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaafb7485a44d40e2da16270de53aa8171}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+FLITFLPEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1719fa2c00b2554e679b7bd52e648b3}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+SRAM1\+LPEN\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3165c825e9a88a606803cd08a85d9dd9}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+SRAM1\+LPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1719fa2c00b2554e679b7bd52e648b3}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+SRAM1\+LPEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4cd1fbd9113809a6a3c904617647219c}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+SRAM1\+LPEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3165c825e9a88a606803cd08a85d9dd9}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+SRAM1\+LPEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga014095a10051377b3cbdd6e5392d4625}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+DMA1\+LPEN\+\_\+\+Pos}}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c9b77b3b402f07fd5196bc6ced33032}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+DMA1\+LPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga014095a10051377b3cbdd6e5392d4625}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+DMA1\+LPEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d6c8ae1441d545d18c54b30c6a0da77}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+DMA1\+LPEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c9b77b3b402f07fd5196bc6ced33032}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+DMA1\+LPEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b8cac0542554d72d2b230feed936194}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+DMA2\+LPEN\+\_\+\+Pos}}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a4daa369b439dbff3744661225897bc}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+DMA2\+LPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b8cac0542554d72d2b230feed936194}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+DMA2\+LPEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e2d376f6c7db4266a5b039a3aa6c207}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+DMA2\+LPEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a4daa369b439dbff3744661225897bc}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+DMA2\+LPEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0edd2ad91c0f1e4de9d653953838d66d}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+RNGLPEN\+\_\+\+Pos}}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecd530af7ffbef14a27b4638b46c002c}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+RNGLPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0edd2ad91c0f1e4de9d653953838d66d}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+RNGLPEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57a5f9719a9cf3b5e5bb69db1bde915c}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+RNGLPEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecd530af7ffbef14a27b4638b46c002c}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+RNGLPEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93219e40400c9b6541b633c0412ac43c}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM5\+LPEN\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73c7205ba8d0f5e12584ccf932efbc74}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM5\+LPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93219e40400c9b6541b633c0412ac43c}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM5\+LPEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5741a6c45b9de1d0c927beb87f399dd9}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM5\+LPEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73c7205ba8d0f5e12584ccf932efbc74}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM5\+LPEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36d3ba67d01b7993c45c0888a25ba77c}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM6\+LPEN\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec6b200cfb1a2c2d2dd473b4d19213b7}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM6\+LPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36d3ba67d01b7993c45c0888a25ba77c}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM6\+LPEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga439a5998fd60c3375411c7db2129ac89}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM6\+LPEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec6b200cfb1a2c2d2dd473b4d19213b7}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM6\+LPEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07afceb4035bc2df0a275f418de2c7f3}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+LPTIM1\+LPEN\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga320c41cb3ec7e839f0268efd0ebf60d6}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+LPTIM1\+LPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07afceb4035bc2df0a275f418de2c7f3}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+LPTIM1\+LPEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe553b52172fc5c5423f5d5e11a145f0}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+LPTIM1\+LPEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga320c41cb3ec7e839f0268efd0ebf60d6}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+LPTIM1\+LPEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga777852a357e5d2fb97af6bf39a155507}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+RTCAPBLPEN\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga10d904d7a0ac32d7a1d52690e85c58c9}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+RTCAPBLPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga777852a357e5d2fb97af6bf39a155507}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+RTCAPBLPEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacae7ae503f901be3be5fd64bc46be851}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+RTCAPBLPEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga10d904d7a0ac32d7a1d52690e85c58c9}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+RTCAPBLPEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96ef3e58ec8ebab942b958e1efc365a2}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+WWDGLPEN\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24b3760635c135839bffebcdce62aa90}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+WWDGLPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96ef3e58ec8ebab942b958e1efc365a2}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+WWDGLPEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13f3db4ac67bf32c994364cc43f4fe8b}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+WWDGLPEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24b3760635c135839bffebcdce62aa90}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+WWDGLPEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c7bc3dcdc95f9245977cc4de874bb1f}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+SPI2\+LPEN\+\_\+\+Pos}}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada9dd21c62e16d73115a855bffc5a98a}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+SPI2\+LPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c7bc3dcdc95f9245977cc4de874bb1f}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+SPI2\+LPEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41dcbf845448cbb1b75c0ad7e83b77cb}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+SPI2\+LPEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gada9dd21c62e16d73115a855bffc5a98a}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+SPI2\+LPEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36666e20226da8c9ddb2cbeb2aef1330}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+USART2\+LPEN\+\_\+\+Pos}}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaffb3fa84a480055b7b9547cc09ed8cb}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+USART2\+LPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36666e20226da8c9ddb2cbeb2aef1330}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+USART2\+LPEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6055c39af369463e14d6ff2017043671}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+USART2\+LPEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaffb3fa84a480055b7b9547cc09ed8cb}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+USART2\+LPEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a099cd3cde1ab16cb0a8805d15df425}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+I2\+C1\+LPEN\+\_\+\+Pos}}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1afe0c2a2e36921403357bb10f168790}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+I2\+C1\+LPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a099cd3cde1ab16cb0a8805d15df425}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+I2\+C1\+LPEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33286469d0a9b9fedbc2b60aa6cd7da7}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+I2\+C1\+LPEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1afe0c2a2e36921403357bb10f168790}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+I2\+C1\+LPEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaede8bc79a31bfe414f4c9bb6829b5804}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+I2\+C2\+LPEN\+\_\+\+Pos}}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76e2c1200c865395531d57931327097d}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+I2\+C2\+LPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaede8bc79a31bfe414f4c9bb6829b5804}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+I2\+C2\+LPEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6a53d37df11a56412ae06f73626f637}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+I2\+C2\+LPEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76e2c1200c865395531d57931327097d}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+I2\+C2\+LPEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19b7262204370336e6a0e543eba440bc}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+FMPI2\+C1\+LPEN\+\_\+\+Pos}}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e993b031e3412edba0cc9f68073dcde}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+FMPI2\+C1\+LPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19b7262204370336e6a0e543eba440bc}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+FMPI2\+C1\+LPEN\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga677c5564f3a3ddde8b43e8fab100efff}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+FMPI2\+C1\+LPEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e993b031e3412edba0cc9f68073dcde}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+FMPI2\+C1\+LPEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67fd356139c695e461be99af8aafa297}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+PWRLPEN\+\_\+\+Pos}}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga653ef9d97213f971b3ace653a8f7f4f0}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+PWRLPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67fd356139c695e461be99af8aafa297}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+PWRLPEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga274fa282ad1ff40b747644bf9360feb4}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+PWRLPEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga653ef9d97213f971b3ace653a8f7f4f0}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+PWRLPEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad83f868ee37a8885c4ff2e293e4df4f6}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+DACLPEN\+\_\+\+Pos}}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecbfaa2f91227a9bdb7c6dcabddb75c7}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+DACLPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad83f868ee37a8885c4ff2e293e4df4f6}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+DACLPEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf36a11e89644548702385d548f3f9ec4}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+DACLPEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecbfaa2f91227a9bdb7c6dcabddb75c7}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+DACLPEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ac0ea3808afc94624b680e8b3749a66}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM1\+LPEN\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga858c7e6effbead8e2953c8af89451f05}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM1\+LPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ac0ea3808afc94624b680e8b3749a66}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM1\+LPEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82580245686c32761e8354fb174ba5dd}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM1\+LPEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga858c7e6effbead8e2953c8af89451f05}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM1\+LPEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bcb3fc3f4b2e68f667724cdd2e04ce8}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+USART1\+LPEN\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga294b9579075d948ff613d153a7a3c3ca}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+USART1\+LPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bcb3fc3f4b2e68f667724cdd2e04ce8}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+USART1\+LPEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8b429bc8d52abd1ba3818a82542bb98}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+USART1\+LPEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga294b9579075d948ff613d153a7a3c3ca}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+USART1\+LPEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa70231e7e2fbbac64535106f4aa48e3f}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+USART6\+LPEN\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4262d6ef04c2c0ebe14c133021f0ae03}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+USART6\+LPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa70231e7e2fbbac64535106f4aa48e3f}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+USART6\+LPEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b82eb1986da9ed32e6701d01fffe55d}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+USART6\+LPEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4262d6ef04c2c0ebe14c133021f0ae03}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+USART6\+LPEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae30aac03ac0c319cc528d35e7f459997}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+ADC1\+LPEN\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga116ac44e1a83643de5be822458c9f42b}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+ADC1\+LPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae30aac03ac0c319cc528d35e7f459997}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+ADC1\+LPEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga126a8791f77cecc599e32d2c882a4dab}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+ADC1\+LPEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga116ac44e1a83643de5be822458c9f42b}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+ADC1\+LPEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ddb35d5536b1e28be09ba48b0726721}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+SPI1\+LPEN\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3b71e51ae5bffdaf53ceb522f147892}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+SPI1\+LPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ddb35d5536b1e28be09ba48b0726721}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+SPI1\+LPEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c6729058e54f4b8f8ae01d5b3586aaa}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+SPI1\+LPEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3b71e51ae5bffdaf53ceb522f147892}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+SPI1\+LPEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4bb28885c56bf8b04da2633393c5b47}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+SYSCFGLPEN\+\_\+\+Pos}}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4d070a25b830752decd55b74a452cda}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+SYSCFGLPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4bb28885c56bf8b04da2633393c5b47}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+SYSCFGLPEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa82cfc33f0cf71220398bbe1c4b412e}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+SYSCFGLPEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4d070a25b830752decd55b74a452cda}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+SYSCFGLPEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae98a413db11f22c92a4ff47127cd133}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+EXTITLPEN\+\_\+\+Pos}}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga705cd5003455437c93268ee089c6e5ef}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+EXTITLPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae98a413db11f22c92a4ff47127cd133}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+EXTITLPEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3552f8e5606df7790bd2bbfe77607f49}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+EXTITLPEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga705cd5003455437c93268ee089c6e5ef}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+EXTITLPEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae087736e445764bceba754d1d424f8d1}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM9\+LPEN\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3d30a083acde66ba393ef2e7e2d3424}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM9\+LPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae087736e445764bceba754d1d424f8d1}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM9\+LPEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91b882f3dc2b939a53ed3f4caa537de1}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM9\+LPEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3d30a083acde66ba393ef2e7e2d3424}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM9\+LPEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabcc3b8ef34620fa6f4e82cbbf527fc27}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM11\+LPEN\+\_\+\+Pos}}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4cabf028115d0694b1bba23610d23da8}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM11\+LPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabcc3b8ef34620fa6f4e82cbbf527fc27}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM11\+LPEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad43fcaa4f4d6fb2b590a6ffee31f8c94}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM11\+LPEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4cabf028115d0694b1bba23610d23da8}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM11\+LPEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a0bcc8f1adce7ba1d036f1e80833022}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+SPI5\+LPEN\+\_\+\+Pos}}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0135552913f555553edd5edd303b01c4}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+SPI5\+LPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a0bcc8f1adce7ba1d036f1e80833022}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+SPI5\+LPEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga328b8ccda77ab9f0ce965888646df17c}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+SPI5\+LPEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0135552913f555553edd5edd303b01c4}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+SPI5\+LPEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga016de845d59f61611054d27511a3fa68}{RCC\+\_\+\+BDCR\+\_\+\+LSEON\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85556465021c4272f4788d52251b29f4}{RCC\+\_\+\+BDCR\+\_\+\+LSEON\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga016de845d59f61611054d27511a3fa68}{RCC\+\_\+\+BDCR\+\_\+\+LSEON\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00145f8814cb9a5b180d76499d97aead}{RCC\+\_\+\+BDCR\+\_\+\+LSEON}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85556465021c4272f4788d52251b29f4}{RCC\+\_\+\+BDCR\+\_\+\+LSEON\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d373419116fa0446eee779da5292b02}{RCC\+\_\+\+BDCR\+\_\+\+LSERDY\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35093bcccacfeda073a2fb815687549c}{RCC\+\_\+\+BDCR\+\_\+\+LSERDY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d373419116fa0446eee779da5292b02}{RCC\+\_\+\+BDCR\+\_\+\+LSERDY\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaafca81172ed857ce6b94582fcaada87c}{RCC\+\_\+\+BDCR\+\_\+\+LSERDY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35093bcccacfeda073a2fb815687549c}{RCC\+\_\+\+BDCR\+\_\+\+LSERDY\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8900b556c097b54266370f197517c2b4}{RCC\+\_\+\+BDCR\+\_\+\+LSEBYP\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e5eba5220ddabddf14901a8d44abaf2}{RCC\+\_\+\+BDCR\+\_\+\+LSEBYP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8900b556c097b54266370f197517c2b4}{RCC\+\_\+\+BDCR\+\_\+\+LSEBYP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga542dffd7f8dc4da5401b54d822a22af0}{RCC\+\_\+\+BDCR\+\_\+\+LSEBYP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e5eba5220ddabddf14901a8d44abaf2}{RCC\+\_\+\+BDCR\+\_\+\+LSEBYP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5399f67ff89c95c253b8eebe8286a50}{RCC\+\_\+\+BDCR\+\_\+\+LSEMOD\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ad3c85ebce592816329da96dbb30a6c}{RCC\+\_\+\+BDCR\+\_\+\+LSEMOD\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5399f67ff89c95c253b8eebe8286a50}{RCC\+\_\+\+BDCR\+\_\+\+LSEMOD\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe360ffbda460aef12c42651a2b17583}{RCC\+\_\+\+BDCR\+\_\+\+LSEMOD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ad3c85ebce592816329da96dbb30a6c}{RCC\+\_\+\+BDCR\+\_\+\+LSEMOD\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ba11e8b21a7165e4b8e9a2cbf5a323d}{RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57377b1880634589201dfe8887287e0e}{RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ba11e8b21a7165e4b8e9a2cbf5a323d}{RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe30dbd38f6456990ee641648bc05d40}{RCC\+\_\+\+BDCR\+\_\+\+RTCSEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57377b1880634589201dfe8887287e0e}{RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6701d58e40e4c16e9be49436fcbe23d0}{RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ba11e8b21a7165e4b8e9a2cbf5a323d}{RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac4e378027f3293ec520ed6d18c633f4}{RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ba11e8b21a7165e4b8e9a2cbf5a323d}{RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad32e3fd78eebb6ac9bb446a9fdda3d0d}{RCC\+\_\+\+BDCR\+\_\+\+RTCEN\+\_\+\+Pos}}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4b2e482dc6f5c75861f08de8057d1e2}{RCC\+\_\+\+BDCR\+\_\+\+RTCEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad32e3fd78eebb6ac9bb446a9fdda3d0d}{RCC\+\_\+\+BDCR\+\_\+\+RTCEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79ea6f2df75f09b17df9582037ed6a53}{RCC\+\_\+\+BDCR\+\_\+\+RTCEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4b2e482dc6f5c75861f08de8057d1e2}{RCC\+\_\+\+BDCR\+\_\+\+RTCEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac787de49ce5fa9a2e0123ddf33f4e26e}{RCC\+\_\+\+BDCR\+\_\+\+BDRST\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a3b3c81018daa0d5b80480a86bc7a17}{RCC\+\_\+\+BDCR\+\_\+\+BDRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac787de49ce5fa9a2e0123ddf33f4e26e}{RCC\+\_\+\+BDCR\+\_\+\+BDRST\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b85b3ab656dfa2809b15e6e530c17a2}{RCC\+\_\+\+BDCR\+\_\+\+BDRST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a3b3c81018daa0d5b80480a86bc7a17}{RCC\+\_\+\+BDCR\+\_\+\+BDRST\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc156654e34b1b6206760ba8d864c6c8}{RCC\+\_\+\+CSR\+\_\+\+LSION\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe63b332158f8886948205ff9edcf248}{RCC\+\_\+\+CSR\+\_\+\+LSION\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc156654e34b1b6206760ba8d864c6c8}{RCC\+\_\+\+CSR\+\_\+\+LSION\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga803cbf97bda1ebaf9afee2a3c9f0851b}{RCC\+\_\+\+CSR\+\_\+\+LSION}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe63b332158f8886948205ff9edcf248}{RCC\+\_\+\+CSR\+\_\+\+LSION\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68272a20b7fe83a0e08b1deb4aeacf55}{RCC\+\_\+\+CSR\+\_\+\+LSIRDY\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49a5c93576efd3e5d284351db6125373}{RCC\+\_\+\+CSR\+\_\+\+LSIRDY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68272a20b7fe83a0e08b1deb4aeacf55}{RCC\+\_\+\+CSR\+\_\+\+LSIRDY\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab569110e757aee573ebf9ad80812e8bb}{RCC\+\_\+\+CSR\+\_\+\+LSIRDY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49a5c93576efd3e5d284351db6125373}{RCC\+\_\+\+CSR\+\_\+\+LSIRDY\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae97ee308ed96cdb97bc991b34aa95be4}{RCC\+\_\+\+CSR\+\_\+\+RMVF\+\_\+\+Pos}}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82a7f8a2897bcc1313d58389fc18ad4c}{RCC\+\_\+\+CSR\+\_\+\+RMVF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae97ee308ed96cdb97bc991b34aa95be4}{RCC\+\_\+\+CSR\+\_\+\+RMVF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc26c5996b14005a70afbeaa29aae716}{RCC\+\_\+\+CSR\+\_\+\+RMVF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82a7f8a2897bcc1313d58389fc18ad4c}{RCC\+\_\+\+CSR\+\_\+\+RMVF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c08aed9f0628271098706c4b46be813}{RCC\+\_\+\+CSR\+\_\+\+BORRSTF\+\_\+\+Pos}}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55345f6a3e5c36cad82d85c3c7c9114c}{RCC\+\_\+\+CSR\+\_\+\+BORRSTF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c08aed9f0628271098706c4b46be813}{RCC\+\_\+\+CSR\+\_\+\+BORRSTF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6685c7bd94a46c82c7ca69afa1707c39}{RCC\+\_\+\+CSR\+\_\+\+BORRSTF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55345f6a3e5c36cad82d85c3c7c9114c}{RCC\+\_\+\+CSR\+\_\+\+BORRSTF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47a45faed934912e57c0dea6d6af8227}{RCC\+\_\+\+CSR\+\_\+\+PINRSTF\+\_\+\+Pos}}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13e888e00c5b2226b70179c6c69b77a6}{RCC\+\_\+\+CSR\+\_\+\+PINRSTF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47a45faed934912e57c0dea6d6af8227}{RCC\+\_\+\+CSR\+\_\+\+PINRSTF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e26d2902d11e638cd0b702332f53ab1}{RCC\+\_\+\+CSR\+\_\+\+PINRSTF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13e888e00c5b2226b70179c6c69b77a6}{RCC\+\_\+\+CSR\+\_\+\+PINRSTF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8d531dd5cf68eb67b1bce22ceddaac4}{RCC\+\_\+\+CSR\+\_\+\+PORRSTF\+\_\+\+Pos}}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ea00bd02372ecbc60c5fa71a37dc8dd}{RCC\+\_\+\+CSR\+\_\+\+PORRSTF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8d531dd5cf68eb67b1bce22ceddaac4}{RCC\+\_\+\+CSR\+\_\+\+PORRSTF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga837e2d7e2395ac45ebe2aea95ecde9bf}{RCC\+\_\+\+CSR\+\_\+\+PORRSTF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ea00bd02372ecbc60c5fa71a37dc8dd}{RCC\+\_\+\+CSR\+\_\+\+PORRSTF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02078fdb0a3610702b75d5e05dbb92af}{RCC\+\_\+\+CSR\+\_\+\+SFTRSTF\+\_\+\+Pos}}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7217efb6cbdb6fbf39721fe496249225}{RCC\+\_\+\+CSR\+\_\+\+SFTRSTF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02078fdb0a3610702b75d5e05dbb92af}{RCC\+\_\+\+CSR\+\_\+\+SFTRSTF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16e89534934436ee8958440882b71e6f}{RCC\+\_\+\+CSR\+\_\+\+SFTRSTF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7217efb6cbdb6fbf39721fe496249225}{RCC\+\_\+\+CSR\+\_\+\+SFTRSTF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fbb93c907ec9ca631e6657eb22b85a3}{RCC\+\_\+\+CSR\+\_\+\+IWDGRSTF\+\_\+\+Pos}}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb81cb1777e6e846b6199b64132bcb97}{RCC\+\_\+\+CSR\+\_\+\+IWDGRSTF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fbb93c907ec9ca631e6657eb22b85a3}{RCC\+\_\+\+CSR\+\_\+\+IWDGRSTF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22a7079ba87dd7acd5ed7fe7b704e85f}{RCC\+\_\+\+CSR\+\_\+\+IWDGRSTF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb81cb1777e6e846b6199b64132bcb97}{RCC\+\_\+\+CSR\+\_\+\+IWDGRSTF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3b146c508145d8e03143a991615ed81}{RCC\+\_\+\+CSR\+\_\+\+WWDGRSTF\+\_\+\+Pos}}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d9afc0a5d27d08ef63dde9f0a39514d}{RCC\+\_\+\+CSR\+\_\+\+WWDGRSTF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3b146c508145d8e03143a991615ed81}{RCC\+\_\+\+CSR\+\_\+\+WWDGRSTF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacabd7bbde7e78c9c8f5fd46e34771826}{RCC\+\_\+\+CSR\+\_\+\+WWDGRSTF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d9afc0a5d27d08ef63dde9f0a39514d}{RCC\+\_\+\+CSR\+\_\+\+WWDGRSTF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2761b43e9b00d52102efb7375a86e6e0}{RCC\+\_\+\+CSR\+\_\+\+LPWRRSTF\+\_\+\+Pos}}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b42e835fb77d45779cdf4d22a0ea22a}{RCC\+\_\+\+CSR\+\_\+\+LPWRRSTF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2761b43e9b00d52102efb7375a86e6e0}{RCC\+\_\+\+CSR\+\_\+\+LPWRRSTF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga675455250b91f125d52f5d347c2c0fbf}{RCC\+\_\+\+CSR\+\_\+\+LPWRRSTF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b42e835fb77d45779cdf4d22a0ea22a}{RCC\+\_\+\+CSR\+\_\+\+LPWRRSTF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf600bc53fc80265347f6c76c6b8b728a}{RCC\+\_\+\+CSR\+\_\+\+PADRSTF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e26d2902d11e638cd0b702332f53ab1}{RCC\+\_\+\+CSR\+\_\+\+PINRSTF}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1507e79ffc475547f2a9c9238965b57f}{RCC\+\_\+\+CSR\+\_\+\+WDGRSTF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22a7079ba87dd7acd5ed7fe7b704e85f}{RCC\+\_\+\+CSR\+\_\+\+IWDGRSTF}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76dd9dc93a74d66a6cb8241d11fb2bf5}{RCC\+\_\+\+SSCGR\+\_\+\+MODPER\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4446b54ba7ada897a42e3311b946182}{RCC\+\_\+\+SSCGR\+\_\+\+MODPER\+\_\+\+Msk}}~(0x1\+FFFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76dd9dc93a74d66a6cb8241d11fb2bf5}{RCC\+\_\+\+SSCGR\+\_\+\+MODPER\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6fd9fde5cf03700de4c304b9c5dfb7c}{RCC\+\_\+\+SSCGR\+\_\+\+MODPER}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4446b54ba7ada897a42e3311b946182}{RCC\+\_\+\+SSCGR\+\_\+\+MODPER\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0dee22588439c5aa7bc9ee69cb89cce9}{RCC\+\_\+\+SSCGR\+\_\+\+INCSTEP\+\_\+\+Pos}}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea77ceb4a2430c2d297ac24a7ad9303d}{RCC\+\_\+\+SSCGR\+\_\+\+INCSTEP\+\_\+\+Msk}}~(0x7\+FFFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0dee22588439c5aa7bc9ee69cb89cce9}{RCC\+\_\+\+SSCGR\+\_\+\+INCSTEP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f801e25eb841262467f54e7325b7806}{RCC\+\_\+\+SSCGR\+\_\+\+INCSTEP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea77ceb4a2430c2d297ac24a7ad9303d}{RCC\+\_\+\+SSCGR\+\_\+\+INCSTEP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25f92667802ad9c8dc1549d65666a03f}{RCC\+\_\+\+SSCGR\+\_\+\+SPREADSEL\+\_\+\+Pos}}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a8dce731d21ecb6c8bcb873023b979b}{RCC\+\_\+\+SSCGR\+\_\+\+SPREADSEL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25f92667802ad9c8dc1549d65666a03f}{RCC\+\_\+\+SSCGR\+\_\+\+SPREADSEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga392689f6486224a7f19d7ad0cd195687}{RCC\+\_\+\+SSCGR\+\_\+\+SPREADSEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a8dce731d21ecb6c8bcb873023b979b}{RCC\+\_\+\+SSCGR\+\_\+\+SPREADSEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae934eed92c2081acbeee062e1932943d}{RCC\+\_\+\+SSCGR\+\_\+\+SSCGEN\+\_\+\+Pos}}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77656e179e5741014ea95703f65a4f99}{RCC\+\_\+\+SSCGR\+\_\+\+SSCGEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae934eed92c2081acbeee062e1932943d}{RCC\+\_\+\+SSCGR\+\_\+\+SSCGEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8885c04bcb786b89e26f066f4ccf06e0}{RCC\+\_\+\+SSCGR\+\_\+\+SSCGEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77656e179e5741014ea95703f65a4f99}{RCC\+\_\+\+SSCGR\+\_\+\+SSCGEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga943fa37ef2ecaa07d9b0d7b215382a03}{RCC\+\_\+\+DCKCFGR\+\_\+\+TIMPRE\+\_\+\+Pos}}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e5d925a89776aa0bee03e7ab374c6bc}{RCC\+\_\+\+DCKCFGR\+\_\+\+TIMPRE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga943fa37ef2ecaa07d9b0d7b215382a03}{RCC\+\_\+\+DCKCFGR\+\_\+\+TIMPRE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78cc4107f023df9a3168daf04ba1c2da}{RCC\+\_\+\+DCKCFGR\+\_\+\+TIMPRE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e5d925a89776aa0bee03e7ab374c6bc}{RCC\+\_\+\+DCKCFGR\+\_\+\+TIMPRE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga341458a97649d41a2ff2228244600e7a}{RCC\+\_\+\+DCKCFGR\+\_\+\+I2\+SSRC\+\_\+\+Pos}}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb707ab40bda124ad7103680161fa8ac}{RCC\+\_\+\+DCKCFGR\+\_\+\+I2\+SSRC\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga341458a97649d41a2ff2228244600e7a}{RCC\+\_\+\+DCKCFGR\+\_\+\+I2\+SSRC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f8f3d3ae3a6535634701ec93d4d4bc0}{RCC\+\_\+\+DCKCFGR\+\_\+\+I2\+SSRC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb707ab40bda124ad7103680161fa8ac}{RCC\+\_\+\+DCKCFGR\+\_\+\+I2\+SSRC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacae0f89edd4d326b8b3da43573b87594}{RCC\+\_\+\+DCKCFGR\+\_\+\+I2\+SSRC\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga341458a97649d41a2ff2228244600e7a}{RCC\+\_\+\+DCKCFGR\+\_\+\+I2\+SSRC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed0352ec0b0fdf801f1a54686a5034a2}{RCC\+\_\+\+DCKCFGR\+\_\+\+I2\+SSRC\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga341458a97649d41a2ff2228244600e7a}{RCC\+\_\+\+DCKCFGR\+\_\+\+I2\+SSRC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga981cca112d16a8b1e6711680a75b1123}{RCC\+\_\+\+DCKCFGR2\+\_\+\+FMPI2\+C1\+SEL\+\_\+\+Pos}}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6bc1851283ee3aaa73e42b3049f8f3b3}{RCC\+\_\+\+DCKCFGR2\+\_\+\+FMPI2\+C1\+SEL\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga981cca112d16a8b1e6711680a75b1123}{RCC\+\_\+\+DCKCFGR2\+\_\+\+FMPI2\+C1\+SEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46adf51f6538936e667eaf5411d2bfd4}{RCC\+\_\+\+DCKCFGR2\+\_\+\+FMPI2\+C1\+SEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6bc1851283ee3aaa73e42b3049f8f3b3}{RCC\+\_\+\+DCKCFGR2\+\_\+\+FMPI2\+C1\+SEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga802a1fdb239c60b5ad5b7b341801829f}{RCC\+\_\+\+DCKCFGR2\+\_\+\+FMPI2\+C1\+SEL\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga981cca112d16a8b1e6711680a75b1123}{RCC\+\_\+\+DCKCFGR2\+\_\+\+FMPI2\+C1\+SEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61a89da8a27ac7d821690eb66bafa0e3}{RCC\+\_\+\+DCKCFGR2\+\_\+\+FMPI2\+C1\+SEL\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga981cca112d16a8b1e6711680a75b1123}{RCC\+\_\+\+DCKCFGR2\+\_\+\+FMPI2\+C1\+SEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38f65e896609909d9dfae35fd80569ce}{RCC\+\_\+\+DCKCFGR2\+\_\+\+LPTIM1\+SEL\+\_\+\+Pos}}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36f99d465d3c22241e66e42ccca50c8a}{RCC\+\_\+\+DCKCFGR2\+\_\+\+LPTIM1\+SEL\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38f65e896609909d9dfae35fd80569ce}{RCC\+\_\+\+DCKCFGR2\+\_\+\+LPTIM1\+SEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga475ba3a1e935e2ea57c2a8be8d76c035}{RCC\+\_\+\+DCKCFGR2\+\_\+\+LPTIM1\+SEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36f99d465d3c22241e66e42ccca50c8a}{RCC\+\_\+\+DCKCFGR2\+\_\+\+LPTIM1\+SEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a2e6a583ba629648c1ac361c172a84a}{RCC\+\_\+\+DCKCFGR2\+\_\+\+LPTIM1\+SEL\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38f65e896609909d9dfae35fd80569ce}{RCC\+\_\+\+DCKCFGR2\+\_\+\+LPTIM1\+SEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga961ad0ca54cc350e91030f49c2d51d2c}{RCC\+\_\+\+DCKCFGR2\+\_\+\+LPTIM1\+SEL\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38f65e896609909d9dfae35fd80569ce}{RCC\+\_\+\+DCKCFGR2\+\_\+\+LPTIM1\+SEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2013ef5a17240897df5b7bf00b7b290}{RNG\+\_\+\+CR\+\_\+\+RNGEN\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeee66d4dd5c33fa16a98b001dd63bd73}{RNG\+\_\+\+CR\+\_\+\+RNGEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2013ef5a17240897df5b7bf00b7b290}{RNG\+\_\+\+CR\+\_\+\+RNGEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ee81827bb1d78e84e78a74449c8d56a}{RNG\+\_\+\+CR\+\_\+\+RNGEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeee66d4dd5c33fa16a98b001dd63bd73}{RNG\+\_\+\+CR\+\_\+\+RNGEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d1a529728903ae8659aa26f869f6537}{RNG\+\_\+\+CR\+\_\+\+IE\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8253017bd1f0d7652f107266ffb0297b}{RNG\+\_\+\+CR\+\_\+\+IE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d1a529728903ae8659aa26f869f6537}{RNG\+\_\+\+CR\+\_\+\+IE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27424b682bcee7fff22f92a2dbcea57a}{RNG\+\_\+\+CR\+\_\+\+IE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8253017bd1f0d7652f107266ffb0297b}{RNG\+\_\+\+CR\+\_\+\+IE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17cb7add2587efeea18a208c76d73727}{RNG\+\_\+\+SR\+\_\+\+DRDY\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd19bcfa8894faf2ac5f57d287f00a8b}{RNG\+\_\+\+SR\+\_\+\+DRDY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17cb7add2587efeea18a208c76d73727}{RNG\+\_\+\+SR\+\_\+\+DRDY\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54434ed74bdb00fd0f13422d3e85a2fc}{RNG\+\_\+\+SR\+\_\+\+DRDY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd19bcfa8894faf2ac5f57d287f00a8b}{RNG\+\_\+\+SR\+\_\+\+DRDY\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga164b5050473dff67a5cd6ca400bb5a89}{RNG\+\_\+\+SR\+\_\+\+CECS\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga699d24eb133814c5be46fe6e588cc093}{RNG\+\_\+\+SR\+\_\+\+CECS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga164b5050473dff67a5cd6ca400bb5a89}{RNG\+\_\+\+SR\+\_\+\+CECS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bb49d327474c3c61877bb20290f51d0}{RNG\+\_\+\+SR\+\_\+\+CECS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga699d24eb133814c5be46fe6e588cc093}{RNG\+\_\+\+SR\+\_\+\+CECS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51e0238194c400f9c6ac0b34826e55eb}{RNG\+\_\+\+SR\+\_\+\+SECS\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a312837097b7b3c2528e17a2cfc5f7d}{RNG\+\_\+\+SR\+\_\+\+SECS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51e0238194c400f9c6ac0b34826e55eb}{RNG\+\_\+\+SR\+\_\+\+SECS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5562bc13afe295893dc3997a4917fee2}{RNG\+\_\+\+SR\+\_\+\+SECS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a312837097b7b3c2528e17a2cfc5f7d}{RNG\+\_\+\+SR\+\_\+\+SECS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga341c152f61c352b96fb0c3c245e3d958}{RNG\+\_\+\+SR\+\_\+\+CEIS\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3efcca0c0381982a8044d09aaa6b6df9}{RNG\+\_\+\+SR\+\_\+\+CEIS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga341c152f61c352b96fb0c3c245e3d958}{RNG\+\_\+\+SR\+\_\+\+CEIS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b89a08bcc8a7a6078bd9f5f2f34bb53}{RNG\+\_\+\+SR\+\_\+\+CEIS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3efcca0c0381982a8044d09aaa6b6df9}{RNG\+\_\+\+SR\+\_\+\+CEIS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecf22f4de968dc9aa29d55760ebdb980}{RNG\+\_\+\+SR\+\_\+\+SEIS\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d78e80e064c7746b98ed89304aab367}{RNG\+\_\+\+SR\+\_\+\+SEIS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecf22f4de968dc9aa29d55760ebdb980}{RNG\+\_\+\+SR\+\_\+\+SEIS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6b0e11930f20484f0d0aca79959d9b2}{RNG\+\_\+\+SR\+\_\+\+SEIS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d78e80e064c7746b98ed89304aab367}{RNG\+\_\+\+SR\+\_\+\+SEIS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c33bacdb5372bad482df029d77a9e5e}{RTC\+\_\+\+TAMPER2\+\_\+\+SUPPORT}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2920dc4e941e569491e856c74f655a73}{RTC\+\_\+\+TR\+\_\+\+PM\+\_\+\+Pos}}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa98be62b42b64aa8dee5df4f84ec1679}{RTC\+\_\+\+TR\+\_\+\+PM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2920dc4e941e569491e856c74f655a73}{RTC\+\_\+\+TR\+\_\+\+PM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3152952ac385ee1ce8dd868978d3fce9}{RTC\+\_\+\+TR\+\_\+\+PM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa98be62b42b64aa8dee5df4f84ec1679}{RTC\+\_\+\+TR\+\_\+\+PM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26458edfa3da49a421547e540b7fef0c}{RTC\+\_\+\+TR\+\_\+\+HT\+\_\+\+Pos}}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3f00fc20610b447daa4b2fcf4730e94}{RTC\+\_\+\+TR\+\_\+\+HT\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26458edfa3da49a421547e540b7fef0c}{RTC\+\_\+\+TR\+\_\+\+HT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad42435e015e9f5052245c366ae08d655}{RTC\+\_\+\+TR\+\_\+\+HT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3f00fc20610b447daa4b2fcf4730e94}{RTC\+\_\+\+TR\+\_\+\+HT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c9af54381689d893ba1b11eb33cd866}{RTC\+\_\+\+TR\+\_\+\+HT\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26458edfa3da49a421547e540b7fef0c}{RTC\+\_\+\+TR\+\_\+\+HT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b3ba2cc471b86d041df3c2a1a9ef121}{RTC\+\_\+\+TR\+\_\+\+HT\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26458edfa3da49a421547e540b7fef0c}{RTC\+\_\+\+TR\+\_\+\+HT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1412e72836e362ccfe5a927b7760fd14}{RTC\+\_\+\+TR\+\_\+\+HU\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4be6ca68f00b9467ddad84d37f1b6a63}{RTC\+\_\+\+TR\+\_\+\+HU\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1412e72836e362ccfe5a927b7760fd14}{RTC\+\_\+\+TR\+\_\+\+HU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8211df481853649722383e0d8fb06d5}{RTC\+\_\+\+TR\+\_\+\+HU}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4be6ca68f00b9467ddad84d37f1b6a63}{RTC\+\_\+\+TR\+\_\+\+HU\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddad920d5681960fa702b988ef1f82be}{RTC\+\_\+\+TR\+\_\+\+HU\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1412e72836e362ccfe5a927b7760fd14}{RTC\+\_\+\+TR\+\_\+\+HU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6206d385d3b3e127b1e63be48f83a63}{RTC\+\_\+\+TR\+\_\+\+HU\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1412e72836e362ccfe5a927b7760fd14}{RTC\+\_\+\+TR\+\_\+\+HU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e264504542ec2d9b06036e938f7f79d}{RTC\+\_\+\+TR\+\_\+\+HU\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1412e72836e362ccfe5a927b7760fd14}{RTC\+\_\+\+TR\+\_\+\+HU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40763d3ed48e9f707784bdfd65a9c3ca}{RTC\+\_\+\+TR\+\_\+\+HU\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1412e72836e362ccfe5a927b7760fd14}{RTC\+\_\+\+TR\+\_\+\+HU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf169c6a3845063073e546f372e90a61a}{RTC\+\_\+\+TR\+\_\+\+MNT\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87978332f15306d7db05c3bce2df2c7f}{RTC\+\_\+\+TR\+\_\+\+MNT\+\_\+\+Msk}}~(0x7\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf169c6a3845063073e546f372e90a61a}{RTC\+\_\+\+TR\+\_\+\+MNT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64cf91576871a8108d6ee2f48970bb4a}{RTC\+\_\+\+TR\+\_\+\+MNT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87978332f15306d7db05c3bce2df2c7f}{RTC\+\_\+\+TR\+\_\+\+MNT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga752747aa90bf35bd57b16bffc7294dfc}{RTC\+\_\+\+TR\+\_\+\+MNT\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf169c6a3845063073e546f372e90a61a}{RTC\+\_\+\+TR\+\_\+\+MNT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1837f65a11192dd9b8bf249c31ccef7}{RTC\+\_\+\+TR\+\_\+\+MNT\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf169c6a3845063073e546f372e90a61a}{RTC\+\_\+\+TR\+\_\+\+MNT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f27fb43718df0797664acd2d9c95c1a}{RTC\+\_\+\+TR\+\_\+\+MNT\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf169c6a3845063073e546f372e90a61a}{RTC\+\_\+\+TR\+\_\+\+MNT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5d682cf0198141f2a323981ec266173}{RTC\+\_\+\+TR\+\_\+\+MNU\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8240cd693ae8c3bf069e10ab08f3adcd}{RTC\+\_\+\+TR\+\_\+\+MNU\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5d682cf0198141f2a323981ec266173}{RTC\+\_\+\+TR\+\_\+\+MNU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84e86f4fc04232fd0294966434708e06}{RTC\+\_\+\+TR\+\_\+\+MNU}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8240cd693ae8c3bf069e10ab08f3adcd}{RTC\+\_\+\+TR\+\_\+\+MNU\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad91d7700822050a352e53aff372a697b}{RTC\+\_\+\+TR\+\_\+\+MNU\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5d682cf0198141f2a323981ec266173}{RTC\+\_\+\+TR\+\_\+\+MNU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9c3087e3d4cd490af8334e99467f1dc}{RTC\+\_\+\+TR\+\_\+\+MNU\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5d682cf0198141f2a323981ec266173}{RTC\+\_\+\+TR\+\_\+\+MNU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac01a9e4b358ea062bf1c66069a28c126}{RTC\+\_\+\+TR\+\_\+\+MNU\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5d682cf0198141f2a323981ec266173}{RTC\+\_\+\+TR\+\_\+\+MNU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75b76249e63af249061c0c5532a2a4e5}{RTC\+\_\+\+TR\+\_\+\+MNU\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5d682cf0198141f2a323981ec266173}{RTC\+\_\+\+TR\+\_\+\+MNU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga641ca04f0ccdab58ac9fe27211719a66}{RTC\+\_\+\+TR\+\_\+\+ST\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3ae841c3e4f90face971c95f1228419}{RTC\+\_\+\+TR\+\_\+\+ST\+\_\+\+Msk}}~(0x7\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga641ca04f0ccdab58ac9fe27211719a66}{RTC\+\_\+\+TR\+\_\+\+ST\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae39b22025a36d1e4e185e4be2bf326f}{RTC\+\_\+\+TR\+\_\+\+ST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3ae841c3e4f90face971c95f1228419}{RTC\+\_\+\+TR\+\_\+\+ST\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0a53dc60816e0790ba69eaff3e87cb0}{RTC\+\_\+\+TR\+\_\+\+ST\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga641ca04f0ccdab58ac9fe27211719a66}{RTC\+\_\+\+TR\+\_\+\+ST\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga948beb7166b70f1fa9e9148a8b6bd3f9}{RTC\+\_\+\+TR\+\_\+\+ST\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga641ca04f0ccdab58ac9fe27211719a66}{RTC\+\_\+\+TR\+\_\+\+ST\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d5f0413990c26a5cf9a857d10243e9b}{RTC\+\_\+\+TR\+\_\+\+ST\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga641ca04f0ccdab58ac9fe27211719a66}{RTC\+\_\+\+TR\+\_\+\+ST\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a5251e75005627144d7a044045484ca}{RTC\+\_\+\+TR\+\_\+\+SU\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac65138b7d68cf4db6e391a5e3d31d4a5}{RTC\+\_\+\+TR\+\_\+\+SU\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a5251e75005627144d7a044045484ca}{RTC\+\_\+\+TR\+\_\+\+SU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga747711823db36121b78c0eebb6140ca1}{RTC\+\_\+\+TR\+\_\+\+SU}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac65138b7d68cf4db6e391a5e3d31d4a5}{RTC\+\_\+\+TR\+\_\+\+SU\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4132b0e9d72ff72df7e0062a1e081ca3}{RTC\+\_\+\+TR\+\_\+\+SU\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a5251e75005627144d7a044045484ca}{RTC\+\_\+\+TR\+\_\+\+SU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6eef03c1de3719d801c970eec53e7500}{RTC\+\_\+\+TR\+\_\+\+SU\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a5251e75005627144d7a044045484ca}{RTC\+\_\+\+TR\+\_\+\+SU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbe7e738c8adaaf24f6faca467d6fde2}{RTC\+\_\+\+TR\+\_\+\+SU\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a5251e75005627144d7a044045484ca}{RTC\+\_\+\+TR\+\_\+\+SU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab44e19720b6691f63ba4f0c38a1fd7f3}{RTC\+\_\+\+TR\+\_\+\+SU\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a5251e75005627144d7a044045484ca}{RTC\+\_\+\+TR\+\_\+\+SU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee7ed9c50764bdf02c200c9acf963609}{RTC\+\_\+\+DR\+\_\+\+YT\+\_\+\+Pos}}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ad13d2dbed87fd51194b4d7b080f759}{RTC\+\_\+\+DR\+\_\+\+YT\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee7ed9c50764bdf02c200c9acf963609}{RTC\+\_\+\+DR\+\_\+\+YT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14d55b6d841825ec65736e08c09b1d83}{RTC\+\_\+\+DR\+\_\+\+YT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ad13d2dbed87fd51194b4d7b080f759}{RTC\+\_\+\+DR\+\_\+\+YT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a733698a85cc8f26d346ec8c61c7937}{RTC\+\_\+\+DR\+\_\+\+YT\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee7ed9c50764bdf02c200c9acf963609}{RTC\+\_\+\+DR\+\_\+\+YT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa48c7c9f31a74b6d3b04443ce0414ce9}{RTC\+\_\+\+DR\+\_\+\+YT\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee7ed9c50764bdf02c200c9acf963609}{RTC\+\_\+\+DR\+\_\+\+YT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c15cd22daf2ef6f9ea6f7341897a435}{RTC\+\_\+\+DR\+\_\+\+YT\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee7ed9c50764bdf02c200c9acf963609}{RTC\+\_\+\+DR\+\_\+\+YT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e7cf7875d489f89d949178e0294d555}{RTC\+\_\+\+DR\+\_\+\+YT\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee7ed9c50764bdf02c200c9acf963609}{RTC\+\_\+\+DR\+\_\+\+YT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2a117731b1eddef15cf9fa4f3c7a062}{RTC\+\_\+\+DR\+\_\+\+YU\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga261de093e10c99df510d650bea7b65bb}{RTC\+\_\+\+DR\+\_\+\+YU\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2a117731b1eddef15cf9fa4f3c7a062}{RTC\+\_\+\+DR\+\_\+\+YU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd1bdc8fad3fdeb14058c9158f39ae9e}{RTC\+\_\+\+DR\+\_\+\+YU}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga261de093e10c99df510d650bea7b65bb}{RTC\+\_\+\+DR\+\_\+\+YU\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeda03e9857e9009b6212df5f97a5d09f}{RTC\+\_\+\+DR\+\_\+\+YU\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2a117731b1eddef15cf9fa4f3c7a062}{RTC\+\_\+\+DR\+\_\+\+YU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb0b5f7684e31cb1665a848b91601249}{RTC\+\_\+\+DR\+\_\+\+YU\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2a117731b1eddef15cf9fa4f3c7a062}{RTC\+\_\+\+DR\+\_\+\+YU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01f200469dbc8159adc3b4f25375b601}{RTC\+\_\+\+DR\+\_\+\+YU\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2a117731b1eddef15cf9fa4f3c7a062}{RTC\+\_\+\+DR\+\_\+\+YU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga592372ccddc93b10e81ed705c9c0f9bc}{RTC\+\_\+\+DR\+\_\+\+YU\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2a117731b1eddef15cf9fa4f3c7a062}{RTC\+\_\+\+DR\+\_\+\+YU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga751a29a9ead0d70b6104bd366b7ab6af}{RTC\+\_\+\+DR\+\_\+\+WDU\+\_\+\+Pos}}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacaa60c7147ae02cf5d6e2ee2c87fb5e7}{RTC\+\_\+\+DR\+\_\+\+WDU\+\_\+\+Msk}}~(0x7\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga751a29a9ead0d70b6104bd366b7ab6af}{RTC\+\_\+\+DR\+\_\+\+WDU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f46c349f75a31973e094729fe96543f}{RTC\+\_\+\+DR\+\_\+\+WDU}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacaa60c7147ae02cf5d6e2ee2c87fb5e7}{RTC\+\_\+\+DR\+\_\+\+WDU\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30cb803b191670a41aea89a91e53fe61}{RTC\+\_\+\+DR\+\_\+\+WDU\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga751a29a9ead0d70b6104bd366b7ab6af}{RTC\+\_\+\+DR\+\_\+\+WDU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd26d3601bf8b119af8f96a65a1de60e}{RTC\+\_\+\+DR\+\_\+\+WDU\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga751a29a9ead0d70b6104bd366b7ab6af}{RTC\+\_\+\+DR\+\_\+\+WDU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77e907e5efced7628e9933e7cfb4cac6}{RTC\+\_\+\+DR\+\_\+\+WDU\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga751a29a9ead0d70b6104bd366b7ab6af}{RTC\+\_\+\+DR\+\_\+\+WDU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d26f621d89bd024ff988b5ecab316ab}{RTC\+\_\+\+DR\+\_\+\+MT\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5358d94c842b122b8bd260a855afb483}{RTC\+\_\+\+DR\+\_\+\+MT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d26f621d89bd024ff988b5ecab316ab}{RTC\+\_\+\+DR\+\_\+\+MT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26f0d3ce1c6c6785bd8fbae556f68b31}{RTC\+\_\+\+DR\+\_\+\+MT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5358d94c842b122b8bd260a855afb483}{RTC\+\_\+\+DR\+\_\+\+MT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5781bd4d99f08d25b2741a43c0e694a4}{RTC\+\_\+\+DR\+\_\+\+MU\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga614964ed52cb7da4ee76a0f3d16e57bb}{RTC\+\_\+\+DR\+\_\+\+MU\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5781bd4d99f08d25b2741a43c0e694a4}{RTC\+\_\+\+DR\+\_\+\+MU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9221f60ccf3581f3c543fdedddf4372}{RTC\+\_\+\+DR\+\_\+\+MU}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga614964ed52cb7da4ee76a0f3d16e57bb}{RTC\+\_\+\+DR\+\_\+\+MU\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54f64678df9fe08a2afd732c275ae7a0}{RTC\+\_\+\+DR\+\_\+\+MU\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5781bd4d99f08d25b2741a43c0e694a4}{RTC\+\_\+\+DR\+\_\+\+MU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7845ded502c4cc9faeeb6215955f6f1}{RTC\+\_\+\+DR\+\_\+\+MU\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5781bd4d99f08d25b2741a43c0e694a4}{RTC\+\_\+\+DR\+\_\+\+MU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47a14479cfe6791d300b9a556d158abe}{RTC\+\_\+\+DR\+\_\+\+MU\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5781bd4d99f08d25b2741a43c0e694a4}{RTC\+\_\+\+DR\+\_\+\+MU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a420b221dec229c053295c44bcac1b1}{RTC\+\_\+\+DR\+\_\+\+MU\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5781bd4d99f08d25b2741a43c0e694a4}{RTC\+\_\+\+DR\+\_\+\+MU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab12b2bb2b80f5a17c4d6717708cf9d5a}{RTC\+\_\+\+DR\+\_\+\+DT\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47c3834615b1c186a5122c0735e03e09}{RTC\+\_\+\+DR\+\_\+\+DT\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab12b2bb2b80f5a17c4d6717708cf9d5a}{RTC\+\_\+\+DR\+\_\+\+DT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52e40cec8161ee20176d92d547fef350}{RTC\+\_\+\+DR\+\_\+\+DT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47c3834615b1c186a5122c0735e03e09}{RTC\+\_\+\+DR\+\_\+\+DT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8823ee9be7a191912aeef8252517b8a6}{RTC\+\_\+\+DR\+\_\+\+DT\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab12b2bb2b80f5a17c4d6717708cf9d5a}{RTC\+\_\+\+DR\+\_\+\+DT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga546b218e45c1297e39a586204268cf9d}{RTC\+\_\+\+DR\+\_\+\+DT\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab12b2bb2b80f5a17c4d6717708cf9d5a}{RTC\+\_\+\+DR\+\_\+\+DT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4689a554a699f3df0a5939efdbebb94d}{RTC\+\_\+\+DR\+\_\+\+DU\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4549c0127eff71ac5e1e3b7ef07bf158}{RTC\+\_\+\+DR\+\_\+\+DU\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4689a554a699f3df0a5939efdbebb94d}{RTC\+\_\+\+DR\+\_\+\+DU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba04cbc99cf442c7e6155bef625c5663}{RTC\+\_\+\+DR\+\_\+\+DU}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4549c0127eff71ac5e1e3b7ef07bf158}{RTC\+\_\+\+DR\+\_\+\+DU\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ffd9b610a0ba3f1caad707ff2fb0a3f}{RTC\+\_\+\+DR\+\_\+\+DU\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4689a554a699f3df0a5939efdbebb94d}{RTC\+\_\+\+DR\+\_\+\+DU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79b5d9f674be2ecf85c964da6ac0a2a4}{RTC\+\_\+\+DR\+\_\+\+DU\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4689a554a699f3df0a5939efdbebb94d}{RTC\+\_\+\+DR\+\_\+\+DU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1668f84ec4ddec10f6bcff65983df05b}{RTC\+\_\+\+DR\+\_\+\+DU\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4689a554a699f3df0a5939efdbebb94d}{RTC\+\_\+\+DR\+\_\+\+DU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad54e249241aebdda778618f35dce9f66}{RTC\+\_\+\+DR\+\_\+\+DU\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4689a554a699f3df0a5939efdbebb94d}{RTC\+\_\+\+DR\+\_\+\+DU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12e2706cb9754f06d60cb87d3ec364ac}{RTC\+\_\+\+CR\+\_\+\+COE\+\_\+\+Pos}}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35471924ed2a9a83b6af8bd8e2251f8b}{RTC\+\_\+\+CR\+\_\+\+COE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12e2706cb9754f06d60cb87d3ec364ac}{RTC\+\_\+\+CR\+\_\+\+COE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cdfa862acfa6068b7ba847f77269d60}{RTC\+\_\+\+CR\+\_\+\+COE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35471924ed2a9a83b6af8bd8e2251f8b}{RTC\+\_\+\+CR\+\_\+\+COE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6513acc17cb4c17769ed5dcd03ebde8c}{RTC\+\_\+\+CR\+\_\+\+OSEL\+\_\+\+Pos}}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb684c910bd8e726378e0b51732f952f}{RTC\+\_\+\+CR\+\_\+\+OSEL\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6513acc17cb4c17769ed5dcd03ebde8c}{RTC\+\_\+\+CR\+\_\+\+OSEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f81115ef3fd366de73e84ab667d369b}{RTC\+\_\+\+CR\+\_\+\+OSEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb684c910bd8e726378e0b51732f952f}{RTC\+\_\+\+CR\+\_\+\+OSEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe506838823e3b172a9ed4a3fec7321a}{RTC\+\_\+\+CR\+\_\+\+OSEL\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6513acc17cb4c17769ed5dcd03ebde8c}{RTC\+\_\+\+CR\+\_\+\+OSEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15fb33aaad62c71bbba2f96652eefb8c}{RTC\+\_\+\+CR\+\_\+\+OSEL\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6513acc17cb4c17769ed5dcd03ebde8c}{RTC\+\_\+\+CR\+\_\+\+OSEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga013304c1d6002a7c9ec57de637def511}{RTC\+\_\+\+CR\+\_\+\+POL\+\_\+\+Pos}}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga717b2d78f96be49ba9d262f3a0eb09e4}{RTC\+\_\+\+CR\+\_\+\+POL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga013304c1d6002a7c9ec57de637def511}{RTC\+\_\+\+CR\+\_\+\+POL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53f21b5adadbcc5eb255683d5decc9cb}{RTC\+\_\+\+CR\+\_\+\+POL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga717b2d78f96be49ba9d262f3a0eb09e4}{RTC\+\_\+\+CR\+\_\+\+POL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3ae962f1f8c748682a3136ea5ab76e1}{RTC\+\_\+\+CR\+\_\+\+COSEL\+\_\+\+Pos}}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8dc824636e99382fcd50b39a6fce8dc}{RTC\+\_\+\+CR\+\_\+\+COSEL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3ae962f1f8c748682a3136ea5ab76e1}{RTC\+\_\+\+CR\+\_\+\+COSEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga197c587884b9c1dcb2970e9ec2589b41}{RTC\+\_\+\+CR\+\_\+\+COSEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8dc824636e99382fcd50b39a6fce8dc}{RTC\+\_\+\+CR\+\_\+\+COSEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd9f44a96fafedd6c89600a0a14fe87f}{RTC\+\_\+\+CR\+\_\+\+BKP\+\_\+\+Pos}}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3675c7d64de46ab9f1cf279d7abaffe2}{RTC\+\_\+\+CR\+\_\+\+BKP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd9f44a96fafedd6c89600a0a14fe87f}{RTC\+\_\+\+CR\+\_\+\+BKP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e7a474de1a01816bc9d9b6fa7272289}{RTC\+\_\+\+CR\+\_\+\+BKP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3675c7d64de46ab9f1cf279d7abaffe2}{RTC\+\_\+\+CR\+\_\+\+BKP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7614f35a94291525f1dd8cc8f41f960f}{RTC\+\_\+\+CR\+\_\+\+SUB1\+H\+\_\+\+Pos}}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62402c843252c70670b4b6c9ffec5880}{RTC\+\_\+\+CR\+\_\+\+SUB1\+H\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7614f35a94291525f1dd8cc8f41f960f}{RTC\+\_\+\+CR\+\_\+\+SUB1\+H\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga220cf6237eac208acc8ae4c55e0b5e6f}{RTC\+\_\+\+CR\+\_\+\+SUB1H}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62402c843252c70670b4b6c9ffec5880}{RTC\+\_\+\+CR\+\_\+\+SUB1\+H\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab04a33865dc30af95c633750711fc6d0}{RTC\+\_\+\+CR\+\_\+\+ADD1\+H\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01aac32ee74fbafd54de75ee53bf1417}{RTC\+\_\+\+CR\+\_\+\+ADD1\+H\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab04a33865dc30af95c633750711fc6d0}{RTC\+\_\+\+CR\+\_\+\+ADD1\+H\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae1a8439d08e28289398dcf3c2b4b47b}{RTC\+\_\+\+CR\+\_\+\+ADD1H}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01aac32ee74fbafd54de75ee53bf1417}{RTC\+\_\+\+CR\+\_\+\+ADD1\+H\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82db8f745799c761201a13235132a700}{RTC\+\_\+\+CR\+\_\+\+TSIE\+\_\+\+Pos}}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b81fdfb0dbd9719e0eee7b39450bb31}{RTC\+\_\+\+CR\+\_\+\+TSIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82db8f745799c761201a13235132a700}{RTC\+\_\+\+CR\+\_\+\+TSIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf376dffb9f2777ef275f23410e35600d}{RTC\+\_\+\+CR\+\_\+\+TSIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b81fdfb0dbd9719e0eee7b39450bb31}{RTC\+\_\+\+CR\+\_\+\+TSIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1432b0a0a031fe1143d153fe3073d7d2}{RTC\+\_\+\+CR\+\_\+\+WUTIE\+\_\+\+Pos}}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83d862c5a5e56813b86246d22821ac9b}{RTC\+\_\+\+CR\+\_\+\+WUTIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1432b0a0a031fe1143d153fe3073d7d2}{RTC\+\_\+\+CR\+\_\+\+WUTIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e0a1419830a16667cea4f6454913226}{RTC\+\_\+\+CR\+\_\+\+WUTIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83d862c5a5e56813b86246d22821ac9b}{RTC\+\_\+\+CR\+\_\+\+WUTIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad21245a52288246fbca5b954f38c65e8}{RTC\+\_\+\+CR\+\_\+\+ALRBIE\+\_\+\+Pos}}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e79f603f18cfbc266cc55162b739260}{RTC\+\_\+\+CR\+\_\+\+ALRBIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad21245a52288246fbca5b954f38c65e8}{RTC\+\_\+\+CR\+\_\+\+ALRBIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6269c9dd5cee650024ede0b0c42e87d}{RTC\+\_\+\+CR\+\_\+\+ALRBIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e79f603f18cfbc266cc55162b739260}{RTC\+\_\+\+CR\+\_\+\+ALRBIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd69cebbc7fc4a81655a7e53a7284b70}{RTC\+\_\+\+CR\+\_\+\+ALRAIE\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0efcbd64f981117d73fe6d631c48f45e}{RTC\+\_\+\+CR\+\_\+\+ALRAIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd69cebbc7fc4a81655a7e53a7284b70}{RTC\+\_\+\+CR\+\_\+\+ALRAIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9138f75267bd93f8de6738225217d583}{RTC\+\_\+\+CR\+\_\+\+ALRAIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0efcbd64f981117d73fe6d631c48f45e}{RTC\+\_\+\+CR\+\_\+\+ALRAIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf95c6afbdb29aa5241dc3e52d28ce884}{RTC\+\_\+\+CR\+\_\+\+TSE\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2675d723ea5e54a4e6a7c7bd975efcc}{RTC\+\_\+\+CR\+\_\+\+TSE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf95c6afbdb29aa5241dc3e52d28ce884}{RTC\+\_\+\+CR\+\_\+\+TSE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94fa98ca8cac9078b9bb82c89593d3c0}{RTC\+\_\+\+CR\+\_\+\+TSE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2675d723ea5e54a4e6a7c7bd975efcc}{RTC\+\_\+\+CR\+\_\+\+TSE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf919254119ed634798f3b936dc01e66d}{RTC\+\_\+\+CR\+\_\+\+WUTE\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5b45d595cd44d31a7f34609b6e7bf1a}{RTC\+\_\+\+CR\+\_\+\+WUTE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf919254119ed634798f3b936dc01e66d}{RTC\+\_\+\+CR\+\_\+\+WUTE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga061be0d3cdea721e5cb695cda0699bc3}{RTC\+\_\+\+CR\+\_\+\+WUTE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5b45d595cd44d31a7f34609b6e7bf1a}{RTC\+\_\+\+CR\+\_\+\+WUTE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae534f6bb5933c05bc2b63aa70907bfb2}{RTC\+\_\+\+CR\+\_\+\+ALRBE\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae811bd5a731a4d12d5fabc1c1701e7a}{RTC\+\_\+\+CR\+\_\+\+ALRBE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae534f6bb5933c05bc2b63aa70907bfb2}{RTC\+\_\+\+CR\+\_\+\+ALRBE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17d0850002ed42742ff75a82dc4e8586}{RTC\+\_\+\+CR\+\_\+\+ALRBE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae811bd5a731a4d12d5fabc1c1701e7a}{RTC\+\_\+\+CR\+\_\+\+ALRBE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54e3cfdf0409a6e26568fa59c9b5283b}{RTC\+\_\+\+CR\+\_\+\+ALRAE\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1adc6f86be463291c228b8a2bd3cfa40}{RTC\+\_\+\+CR\+\_\+\+ALRAE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54e3cfdf0409a6e26568fa59c9b5283b}{RTC\+\_\+\+CR\+\_\+\+ALRAE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a8cdeac61f06e4737800b64a901d584}{RTC\+\_\+\+CR\+\_\+\+ALRAE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1adc6f86be463291c228b8a2bd3cfa40}{RTC\+\_\+\+CR\+\_\+\+ALRAE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab362e94b8e99714082eb0981045a28b7}{RTC\+\_\+\+CR\+\_\+\+DCE\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga005e60bfb5de91f5d9635d1e8e63f6d3}{RTC\+\_\+\+CR\+\_\+\+DCE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab362e94b8e99714082eb0981045a28b7}{RTC\+\_\+\+CR\+\_\+\+DCE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ce7cb8b575142e125863d61ea4765ba}{RTC\+\_\+\+CR\+\_\+\+DCE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga005e60bfb5de91f5d9635d1e8e63f6d3}{RTC\+\_\+\+CR\+\_\+\+DCE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga262f18e12c214c9f172860b3a1234f0e}{RTC\+\_\+\+CR\+\_\+\+FMT\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6634873135b509b3a483abcbd1e0f347}{RTC\+\_\+\+CR\+\_\+\+FMT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga262f18e12c214c9f172860b3a1234f0e}{RTC\+\_\+\+CR\+\_\+\+FMT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2706e31a1bc8d95b682fe47611e0dd3}{RTC\+\_\+\+CR\+\_\+\+FMT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6634873135b509b3a483abcbd1e0f347}{RTC\+\_\+\+CR\+\_\+\+FMT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace008c8514db9131ae301e7577979130}{RTC\+\_\+\+CR\+\_\+\+BYPSHAD\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93e690c1dc87dff6f36fea71cf6bb57c}{RTC\+\_\+\+CR\+\_\+\+BYPSHAD\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace008c8514db9131ae301e7577979130}{RTC\+\_\+\+CR\+\_\+\+BYPSHAD\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34d50a3eff3364e6da4fefed9962a054}{RTC\+\_\+\+CR\+\_\+\+BYPSHAD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93e690c1dc87dff6f36fea71cf6bb57c}{RTC\+\_\+\+CR\+\_\+\+BYPSHAD\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae970d1c321c777685111e4a4f70ce44c}{RTC\+\_\+\+CR\+\_\+\+REFCKON\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd611d89bc17e379525602d5ea3a7d54}{RTC\+\_\+\+CR\+\_\+\+REFCKON\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae970d1c321c777685111e4a4f70ce44c}{RTC\+\_\+\+CR\+\_\+\+REFCKON\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga646ef1071cacc2d30bbef5597c817021}{RTC\+\_\+\+CR\+\_\+\+REFCKON}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd611d89bc17e379525602d5ea3a7d54}{RTC\+\_\+\+CR\+\_\+\+REFCKON\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18a34610d5a2a22e66b027341ac6191b}{RTC\+\_\+\+CR\+\_\+\+TSEDGE\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ea0c6b68ad8797d97693cbc7fe76d8e}{RTC\+\_\+\+CR\+\_\+\+TSEDGE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18a34610d5a2a22e66b027341ac6191b}{RTC\+\_\+\+CR\+\_\+\+TSEDGE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad076bde34be7d24f088fd2c003b7a7f7}{RTC\+\_\+\+CR\+\_\+\+TSEDGE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ea0c6b68ad8797d97693cbc7fe76d8e}{RTC\+\_\+\+CR\+\_\+\+TSEDGE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad30da1c2029c23889c4dd29ee8fa7eea}{RTC\+\_\+\+CR\+\_\+\+WUCKSEL\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1961b22823e4f592ac8d1733e079e2a}{RTC\+\_\+\+CR\+\_\+\+WUCKSEL\+\_\+\+Msk}}~(0x7\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad30da1c2029c23889c4dd29ee8fa7eea}{RTC\+\_\+\+CR\+\_\+\+WUCKSEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54a2d55571417d9dfb05826b40d997b0}{RTC\+\_\+\+CR\+\_\+\+WUCKSEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1961b22823e4f592ac8d1733e079e2a}{RTC\+\_\+\+CR\+\_\+\+WUCKSEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f03056e9aa78c133af90b60af72ba79}{RTC\+\_\+\+CR\+\_\+\+WUCKSEL\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad30da1c2029c23889c4dd29ee8fa7eea}{RTC\+\_\+\+CR\+\_\+\+WUCKSEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga360f7ccf7a89c5091f4affe6d1019215}{RTC\+\_\+\+CR\+\_\+\+WUCKSEL\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad30da1c2029c23889c4dd29ee8fa7eea}{RTC\+\_\+\+CR\+\_\+\+WUCKSEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad247ac722f6900744cdc16f8f45ed923}{RTC\+\_\+\+CR\+\_\+\+WUCKSEL\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad30da1c2029c23889c4dd29ee8fa7eea}{RTC\+\_\+\+CR\+\_\+\+WUCKSEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a793580db48c66a98e44cbda6e0daef}{RTC\+\_\+\+CR\+\_\+\+BCK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e7a474de1a01816bc9d9b6fa7272289}{RTC\+\_\+\+CR\+\_\+\+BKP}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa59397ca25b1fc9fbc43cfca986c14e4}{RTC\+\_\+\+ISR\+\_\+\+RECALPF\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ab18f49ac6ab32322ebb58131a456ea}{RTC\+\_\+\+ISR\+\_\+\+RECALPF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa59397ca25b1fc9fbc43cfca986c14e4}{RTC\+\_\+\+ISR\+\_\+\+RECALPF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05189137cfd0e73903d9b70d071656b9}{RTC\+\_\+\+ISR\+\_\+\+RECALPF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ab18f49ac6ab32322ebb58131a456ea}{RTC\+\_\+\+ISR\+\_\+\+RECALPF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf18fa672ae72db52c7a6c5a2658a5190}{RTC\+\_\+\+ISR\+\_\+\+TAMP1\+F\+\_\+\+Pos}}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84bbb84dba6aef26a16b2410c3a3ec5d}{RTC\+\_\+\+ISR\+\_\+\+TAMP1\+F\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf18fa672ae72db52c7a6c5a2658a5190}{RTC\+\_\+\+ISR\+\_\+\+TAMP1\+F\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae738b22f6a8123026921a1d14f9547c0}{RTC\+\_\+\+ISR\+\_\+\+TAMP1F}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84bbb84dba6aef26a16b2410c3a3ec5d}{RTC\+\_\+\+ISR\+\_\+\+TAMP1\+F\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0347e70fa9f25a6a52d3ceac1713ccee}{RTC\+\_\+\+ISR\+\_\+\+TAMP2\+F\+\_\+\+Pos}}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga436cbba9b17ad91735e876596c8a6914}{RTC\+\_\+\+ISR\+\_\+\+TAMP2\+F\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0347e70fa9f25a6a52d3ceac1713ccee}{RTC\+\_\+\+ISR\+\_\+\+TAMP2\+F\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabdb176578e53b2d8e24a94c8d0212845}{RTC\+\_\+\+ISR\+\_\+\+TAMP2F}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga436cbba9b17ad91735e876596c8a6914}{RTC\+\_\+\+ISR\+\_\+\+TAMP2\+F\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa38f2ee43244798276792a0c5a64f41e}{RTC\+\_\+\+ISR\+\_\+\+TSOVF\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a44c6cf950526be3f768c9175e3e62e}{RTC\+\_\+\+ISR\+\_\+\+TSOVF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa38f2ee43244798276792a0c5a64f41e}{RTC\+\_\+\+ISR\+\_\+\+TSOVF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga766c238f964072decba204c7fce850ff}{RTC\+\_\+\+ISR\+\_\+\+TSOVF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a44c6cf950526be3f768c9175e3e62e}{RTC\+\_\+\+ISR\+\_\+\+TSOVF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09bb6ceebab0b76cd2121816e787749a}{RTC\+\_\+\+ISR\+\_\+\+TSF\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f5151d79a2761d423ddbc0b6c3cca1f}{RTC\+\_\+\+ISR\+\_\+\+TSF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09bb6ceebab0b76cd2121816e787749a}{RTC\+\_\+\+ISR\+\_\+\+TSF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68c0a60dbfc5f1570a48afe450395484}{RTC\+\_\+\+ISR\+\_\+\+TSF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f5151d79a2761d423ddbc0b6c3cca1f}{RTC\+\_\+\+ISR\+\_\+\+TSF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6c5050a881336d0a8710d096fe4b01a}{RTC\+\_\+\+ISR\+\_\+\+WUTF\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53360cc2baf2a2142289493b2a16c372}{RTC\+\_\+\+ISR\+\_\+\+WUTF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6c5050a881336d0a8710d096fe4b01a}{RTC\+\_\+\+ISR\+\_\+\+WUTF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4eb5960300a402210e5378d78ce22766}{RTC\+\_\+\+ISR\+\_\+\+WUTF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53360cc2baf2a2142289493b2a16c372}{RTC\+\_\+\+ISR\+\_\+\+WUTF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4891bf442ab59fa4488bc0ed308c56c2}{RTC\+\_\+\+ISR\+\_\+\+ALRBF\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac80e30a64a34bd547229f68b76d63a87}{RTC\+\_\+\+ISR\+\_\+\+ALRBF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4891bf442ab59fa4488bc0ed308c56c2}{RTC\+\_\+\+ISR\+\_\+\+ALRBF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7976972a5fc6705fede85536520367d6}{RTC\+\_\+\+ISR\+\_\+\+ALRBF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac80e30a64a34bd547229f68b76d63a87}{RTC\+\_\+\+ISR\+\_\+\+ALRBF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bbb887fab178f2ad6c26fe28bd16cd6}{RTC\+\_\+\+ISR\+\_\+\+ALRAF\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5aeb3a57686a3bca74ebce43559161e}{RTC\+\_\+\+ISR\+\_\+\+ALRAF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bbb887fab178f2ad6c26fe28bd16cd6}{RTC\+\_\+\+ISR\+\_\+\+ALRAF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96605e50a347507b7f274e9cd894a02c}{RTC\+\_\+\+ISR\+\_\+\+ALRAF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5aeb3a57686a3bca74ebce43559161e}{RTC\+\_\+\+ISR\+\_\+\+ALRAF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9a0e0b639b59be3c662267184bddf69}{RTC\+\_\+\+ISR\+\_\+\+INIT\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5e864e670cc4643c1e65b21da150c74}{RTC\+\_\+\+ISR\+\_\+\+INIT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9a0e0b639b59be3c662267184bddf69}{RTC\+\_\+\+ISR\+\_\+\+INIT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0eb2f998cd3e7325974347cb2a3d25a}{RTC\+\_\+\+ISR\+\_\+\+INIT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5e864e670cc4643c1e65b21da150c74}{RTC\+\_\+\+ISR\+\_\+\+INIT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga601564e925eefdbde3aafdcbf0a978c5}{RTC\+\_\+\+ISR\+\_\+\+INITF\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a29ce1f3e261024726679c17f42a9b1}{RTC\+\_\+\+ISR\+\_\+\+INITF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga601564e925eefdbde3aafdcbf0a978c5}{RTC\+\_\+\+ISR\+\_\+\+INITF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab16dcc6973c611e087030cdb15203972}{RTC\+\_\+\+ISR\+\_\+\+INITF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a29ce1f3e261024726679c17f42a9b1}{RTC\+\_\+\+ISR\+\_\+\+INITF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8dd0bed53ed3cc1bbc70efa82bcac846}{RTC\+\_\+\+ISR\+\_\+\+RSF\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f87ecd7737391a4ff0c236a17dbfd32}{RTC\+\_\+\+ISR\+\_\+\+RSF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8dd0bed53ed3cc1bbc70efa82bcac846}{RTC\+\_\+\+ISR\+\_\+\+RSF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9bd683e789841f7d3f138709ffdbfbf8}{RTC\+\_\+\+ISR\+\_\+\+RSF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f87ecd7737391a4ff0c236a17dbfd32}{RTC\+\_\+\+ISR\+\_\+\+RSF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6f7e11d89c6480d68013ce7c0478045}{RTC\+\_\+\+ISR\+\_\+\+INITS\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25131777233cef2dfffdc178667559e4}{RTC\+\_\+\+ISR\+\_\+\+INITS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6f7e11d89c6480d68013ce7c0478045}{RTC\+\_\+\+ISR\+\_\+\+INITS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b229bace5ba0c0b48bfeb5efc445292}{RTC\+\_\+\+ISR\+\_\+\+INITS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25131777233cef2dfffdc178667559e4}{RTC\+\_\+\+ISR\+\_\+\+INITS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4312f68d569942ac8d1b6abfb0f5aad}{RTC\+\_\+\+ISR\+\_\+\+SHPF\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36cc41c7b626c5047f97fac12337395d}{RTC\+\_\+\+ISR\+\_\+\+SHPF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4312f68d569942ac8d1b6abfb0f5aad}{RTC\+\_\+\+ISR\+\_\+\+SHPF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c4536a874336778ac11109f14573eb9}{RTC\+\_\+\+ISR\+\_\+\+SHPF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36cc41c7b626c5047f97fac12337395d}{RTC\+\_\+\+ISR\+\_\+\+SHPF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d75a29fa323d93d3d0bb2cb60b24474}{RTC\+\_\+\+ISR\+\_\+\+WUTWF\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga673f0ff6267142391ca1d37289b305f2}{RTC\+\_\+\+ISR\+\_\+\+WUTWF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d75a29fa323d93d3d0bb2cb60b24474}{RTC\+\_\+\+ISR\+\_\+\+WUTWF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e753321211e19bc48736fe0d30a7f40}{RTC\+\_\+\+ISR\+\_\+\+WUTWF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga673f0ff6267142391ca1d37289b305f2}{RTC\+\_\+\+ISR\+\_\+\+WUTWF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga011f9bc215e39c91f33f0472e0b59643}{RTC\+\_\+\+ISR\+\_\+\+ALRBWF\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6cf9f3b0159c2f29749babdc55ef1a1b}{RTC\+\_\+\+ISR\+\_\+\+ALRBWF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga011f9bc215e39c91f33f0472e0b59643}{RTC\+\_\+\+ISR\+\_\+\+ALRBWF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a0c34bff6dc9fce29e2be35d32d9d05}{RTC\+\_\+\+ISR\+\_\+\+ALRBWF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6cf9f3b0159c2f29749babdc55ef1a1b}{RTC\+\_\+\+ISR\+\_\+\+ALRBWF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab296f795ad4fa25ad0cb3c92967f9565}{RTC\+\_\+\+ISR\+\_\+\+ALRAWF\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4d96dae4fdd343fe6e9ebc7c5f7d80d}{RTC\+\_\+\+ISR\+\_\+\+ALRAWF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab296f795ad4fa25ad0cb3c92967f9565}{RTC\+\_\+\+ISR\+\_\+\+ALRAWF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d420b5c3f8623cf1116d42fa164be7e}{RTC\+\_\+\+ISR\+\_\+\+ALRAWF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4d96dae4fdd343fe6e9ebc7c5f7d80d}{RTC\+\_\+\+ISR\+\_\+\+ALRAWF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8240c029696ad91531c3fec1ef1e7fe}{RTC\+\_\+\+PRER\+\_\+\+PREDIV\+\_\+\+A\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f883861bb963a097885c5773f3c0b15}{RTC\+\_\+\+PRER\+\_\+\+PREDIV\+\_\+\+A\+\_\+\+Msk}}~(0x7\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8240c029696ad91531c3fec1ef1e7fe}{RTC\+\_\+\+PRER\+\_\+\+PREDIV\+\_\+\+A\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad248dca1e9532ba31f98d3ec9d2f8711}{RTC\+\_\+\+PRER\+\_\+\+PREDIV\+\_\+A}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f883861bb963a097885c5773f3c0b15}{RTC\+\_\+\+PRER\+\_\+\+PREDIV\+\_\+\+A\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga234f46098c91b34aa12502d70cdb93bf}{RTC\+\_\+\+PRER\+\_\+\+PREDIV\+\_\+\+S\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga776acde6c1789c37371eb440492825ab}{RTC\+\_\+\+PRER\+\_\+\+PREDIV\+\_\+\+S\+\_\+\+Msk}}~(0x7\+FFFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga234f46098c91b34aa12502d70cdb93bf}{RTC\+\_\+\+PRER\+\_\+\+PREDIV\+\_\+\+S\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17bbd4e569a76446df089752cb41b1cb}{RTC\+\_\+\+PRER\+\_\+\+PREDIV\+\_\+S}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga776acde6c1789c37371eb440492825ab}{RTC\+\_\+\+PRER\+\_\+\+PREDIV\+\_\+\+S\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae50a0fcd154d36aa0b506a875e8d100e}{RTC\+\_\+\+WUTR\+\_\+\+WUT\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c2d178daf42c0febdbf67583a83b6a0}{RTC\+\_\+\+WUTR\+\_\+\+WUT\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae50a0fcd154d36aa0b506a875e8d100e}{RTC\+\_\+\+WUTR\+\_\+\+WUT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e412c1448a7e20974f5b46129799eeb}{RTC\+\_\+\+WUTR\+\_\+\+WUT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c2d178daf42c0febdbf67583a83b6a0}{RTC\+\_\+\+WUTR\+\_\+\+WUT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79b734efd7f580384b76364f8159ce2a}{RTC\+\_\+\+CALIBR\+\_\+\+DCS\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac975f6abc1ae98deb38d1c523a564431}{RTC\+\_\+\+CALIBR\+\_\+\+DCS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79b734efd7f580384b76364f8159ce2a}{RTC\+\_\+\+CALIBR\+\_\+\+DCS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa63841fd7262fd307f211ee8e9e8a6f0}{RTC\+\_\+\+CALIBR\+\_\+\+DCS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac975f6abc1ae98deb38d1c523a564431}{RTC\+\_\+\+CALIBR\+\_\+\+DCS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga612c3ec0e88f91fd34cfb4910b5b46fb}{RTC\+\_\+\+CALIBR\+\_\+\+DC\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb0820dbde8c1188a5c045e6e264c1f8}{RTC\+\_\+\+CALIBR\+\_\+\+DC\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga612c3ec0e88f91fd34cfb4910b5b46fb}{RTC\+\_\+\+CALIBR\+\_\+\+DC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5523cf582ebc0a987c6a2c2007bc10d}{RTC\+\_\+\+CALIBR\+\_\+\+DC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb0820dbde8c1188a5c045e6e264c1f8}{RTC\+\_\+\+CALIBR\+\_\+\+DC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4c443ed6c81b3ce75dd5e8dd97939fb}{RTC\+\_\+\+ALRMAR\+\_\+\+MSK4\+\_\+\+Pos}}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ade8f686276ed4761f3741cd928b500}{RTC\+\_\+\+ALRMAR\+\_\+\+MSK4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4c443ed6c81b3ce75dd5e8dd97939fb}{RTC\+\_\+\+ALRMAR\+\_\+\+MSK4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ed557e4451ffd3e869bb9ca393d47f9}{RTC\+\_\+\+ALRMAR\+\_\+\+MSK4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ade8f686276ed4761f3741cd928b500}{RTC\+\_\+\+ALRMAR\+\_\+\+MSK4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd589f750a310c033dafdab213642649}{RTC\+\_\+\+ALRMAR\+\_\+\+WDSEL\+\_\+\+Pos}}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccf0424c522933862730917c9c79f81b}{RTC\+\_\+\+ALRMAR\+\_\+\+WDSEL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd589f750a310c033dafdab213642649}{RTC\+\_\+\+ALRMAR\+\_\+\+WDSEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a7fdc1719b3159e099c3979da26dd92}{RTC\+\_\+\+ALRMAR\+\_\+\+WDSEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccf0424c522933862730917c9c79f81b}{RTC\+\_\+\+ALRMAR\+\_\+\+WDSEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4d605cd74901b7544c8a6cc9f446436}{RTC\+\_\+\+ALRMAR\+\_\+\+DT\+\_\+\+Pos}}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b864018e7de62c954d6fff34bde926f}{RTC\+\_\+\+ALRMAR\+\_\+\+DT\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4d605cd74901b7544c8a6cc9f446436}{RTC\+\_\+\+ALRMAR\+\_\+\+DT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga934ea7910b5f5988f6c46ae4703dc29b}{RTC\+\_\+\+ALRMAR\+\_\+\+DT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b864018e7de62c954d6fff34bde926f}{RTC\+\_\+\+ALRMAR\+\_\+\+DT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cb880cece843ba5314120abcf14e9fc}{RTC\+\_\+\+ALRMAR\+\_\+\+DT\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4d605cd74901b7544c8a6cc9f446436}{RTC\+\_\+\+ALRMAR\+\_\+\+DT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e2e76ce2645d0c9d2587d4172edcd58}{RTC\+\_\+\+ALRMAR\+\_\+\+DT\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4d605cd74901b7544c8a6cc9f446436}{RTC\+\_\+\+ALRMAR\+\_\+\+DT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab5a8a73b82a0e8c16f7f5dc35166622}{RTC\+\_\+\+ALRMAR\+\_\+\+DU\+\_\+\+Pos}}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f818fa2666247ad93611752020097b1}{RTC\+\_\+\+ALRMAR\+\_\+\+DU\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab5a8a73b82a0e8c16f7f5dc35166622}{RTC\+\_\+\+ALRMAR\+\_\+\+DU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga784589946bdf3ca0d675cc22d9bafbbf}{RTC\+\_\+\+ALRMAR\+\_\+\+DU}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f818fa2666247ad93611752020097b1}{RTC\+\_\+\+ALRMAR\+\_\+\+DU\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga687a85ed4e7623bdb60196f706ab62e9}{RTC\+\_\+\+ALRMAR\+\_\+\+DU\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab5a8a73b82a0e8c16f7f5dc35166622}{RTC\+\_\+\+ALRMAR\+\_\+\+DU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d2ec65de047fdece20083f030cc6cfd}{RTC\+\_\+\+ALRMAR\+\_\+\+DU\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab5a8a73b82a0e8c16f7f5dc35166622}{RTC\+\_\+\+ALRMAR\+\_\+\+DU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb0050d5e8d64e4f684e325446ea173a}{RTC\+\_\+\+ALRMAR\+\_\+\+DU\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab5a8a73b82a0e8c16f7f5dc35166622}{RTC\+\_\+\+ALRMAR\+\_\+\+DU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79a55db963d0707fc0ae14bffc51c297}{RTC\+\_\+\+ALRMAR\+\_\+\+DU\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab5a8a73b82a0e8c16f7f5dc35166622}{RTC\+\_\+\+ALRMAR\+\_\+\+DU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4744abec80afe01487c6133d9325f47b}{RTC\+\_\+\+ALRMAR\+\_\+\+MSK3\+\_\+\+Pos}}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b72eca3af2788a6df2aab8efdf48c7e}{RTC\+\_\+\+ALRMAR\+\_\+\+MSK3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4744abec80afe01487c6133d9325f47b}{RTC\+\_\+\+ALRMAR\+\_\+\+MSK3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga337fba397cab4beb204f4f6e6ddc4bf3}{RTC\+\_\+\+ALRMAR\+\_\+\+MSK3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b72eca3af2788a6df2aab8efdf48c7e}{RTC\+\_\+\+ALRMAR\+\_\+\+MSK3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85bfa4c2296c553269373a411323b21f}{RTC\+\_\+\+ALRMAR\+\_\+\+PM\+\_\+\+Pos}}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ed4ff622a2ac83edfaadc596995c61a}{RTC\+\_\+\+ALRMAR\+\_\+\+PM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85bfa4c2296c553269373a411323b21f}{RTC\+\_\+\+ALRMAR\+\_\+\+PM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab68dc30427951b19aecf399b0ae2900}{RTC\+\_\+\+ALRMAR\+\_\+\+PM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ed4ff622a2ac83edfaadc596995c61a}{RTC\+\_\+\+ALRMAR\+\_\+\+PM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadeb1eb233c192d56b4a4f106b3fb4be2}{RTC\+\_\+\+ALRMAR\+\_\+\+HT\+\_\+\+Pos}}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacfbc262cd63d3a1c5cdf4937cc57ec37}{RTC\+\_\+\+ALRMAR\+\_\+\+HT\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadeb1eb233c192d56b4a4f106b3fb4be2}{RTC\+\_\+\+ALRMAR\+\_\+\+HT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55bc04190e9eaa916144fa2d1777cbfb}{RTC\+\_\+\+ALRMAR\+\_\+\+HT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacfbc262cd63d3a1c5cdf4937cc57ec37}{RTC\+\_\+\+ALRMAR\+\_\+\+HT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4165b904cdf6bdf4ed6c892d73953453}{RTC\+\_\+\+ALRMAR\+\_\+\+HT\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadeb1eb233c192d56b4a4f106b3fb4be2}{RTC\+\_\+\+ALRMAR\+\_\+\+HT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab50f98903ad0183c52c40375d45d4d77}{RTC\+\_\+\+ALRMAR\+\_\+\+HT\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadeb1eb233c192d56b4a4f106b3fb4be2}{RTC\+\_\+\+ALRMAR\+\_\+\+HT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga914c62bbd3ce817fd1d6f871ed894222}{RTC\+\_\+\+ALRMAR\+\_\+\+HU\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d3da70f04ca3c7c2f90ee0d0d3c9201}{RTC\+\_\+\+ALRMAR\+\_\+\+HU\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga914c62bbd3ce817fd1d6f871ed894222}{RTC\+\_\+\+ALRMAR\+\_\+\+HU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga491fda42cfad244596737347fe157142}{RTC\+\_\+\+ALRMAR\+\_\+\+HU}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d3da70f04ca3c7c2f90ee0d0d3c9201}{RTC\+\_\+\+ALRMAR\+\_\+\+HU\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga756c2c137f6d1f89bba95347245b014c}{RTC\+\_\+\+ALRMAR\+\_\+\+HU\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga914c62bbd3ce817fd1d6f871ed894222}{RTC\+\_\+\+ALRMAR\+\_\+\+HU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2068b4116fca73a63b1c98f51902acef}{RTC\+\_\+\+ALRMAR\+\_\+\+HU\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga914c62bbd3ce817fd1d6f871ed894222}{RTC\+\_\+\+ALRMAR\+\_\+\+HU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7642e83ff425a1fe2695d1100ce7c35}{RTC\+\_\+\+ALRMAR\+\_\+\+HU\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga914c62bbd3ce817fd1d6f871ed894222}{RTC\+\_\+\+ALRMAR\+\_\+\+HU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f516916142b3ea6110619e8dc600d2a}{RTC\+\_\+\+ALRMAR\+\_\+\+HU\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga914c62bbd3ce817fd1d6f871ed894222}{RTC\+\_\+\+ALRMAR\+\_\+\+HU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae87ea1c4a907654aa4565047647afa30}{RTC\+\_\+\+ALRMAR\+\_\+\+MSK2\+\_\+\+Pos}}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe0fda62acb0b820b859291e4b45e409}{RTC\+\_\+\+ALRMAR\+\_\+\+MSK2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae87ea1c4a907654aa4565047647afa30}{RTC\+\_\+\+ALRMAR\+\_\+\+MSK2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga478d62d55a42779c558e9ba16aec74cc}{RTC\+\_\+\+ALRMAR\+\_\+\+MSK2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe0fda62acb0b820b859291e4b45e409}{RTC\+\_\+\+ALRMAR\+\_\+\+MSK2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee274022f516021cba28dede0ff60450}{RTC\+\_\+\+ALRMAR\+\_\+\+MNT\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac320cc91348b22f3e5c0d6106594c09e}{RTC\+\_\+\+ALRMAR\+\_\+\+MNT\+\_\+\+Msk}}~(0x7\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee274022f516021cba28dede0ff60450}{RTC\+\_\+\+ALRMAR\+\_\+\+MNT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02edb2d87b7fe9936a0cffa96d4a7297}{RTC\+\_\+\+ALRMAR\+\_\+\+MNT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac320cc91348b22f3e5c0d6106594c09e}{RTC\+\_\+\+ALRMAR\+\_\+\+MNT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0dab36fbc475b7ec4442020f159601c6}{RTC\+\_\+\+ALRMAR\+\_\+\+MNT\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee274022f516021cba28dede0ff60450}{RTC\+\_\+\+ALRMAR\+\_\+\+MNT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6782f11cc7f8edf401dec2ff436d7968}{RTC\+\_\+\+ALRMAR\+\_\+\+MNT\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee274022f516021cba28dede0ff60450}{RTC\+\_\+\+ALRMAR\+\_\+\+MNT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf766f39637efe114b38a1aceb352328d}{RTC\+\_\+\+ALRMAR\+\_\+\+MNT\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee274022f516021cba28dede0ff60450}{RTC\+\_\+\+ALRMAR\+\_\+\+MNT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4fd9dea59596ad989af2bce818b1b93}{RTC\+\_\+\+ALRMAR\+\_\+\+MNU\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac05e67cdb4da1882dd5b8f5a8fe51bb2}{RTC\+\_\+\+ALRMAR\+\_\+\+MNU\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4fd9dea59596ad989af2bce818b1b93}{RTC\+\_\+\+ALRMAR\+\_\+\+MNU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22d67ff770aa27509d79afde1865c845}{RTC\+\_\+\+ALRMAR\+\_\+\+MNU}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac05e67cdb4da1882dd5b8f5a8fe51bb2}{RTC\+\_\+\+ALRMAR\+\_\+\+MNU\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb5ead84647f92b0d1efcf8decb0dd8f}{RTC\+\_\+\+ALRMAR\+\_\+\+MNU\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4fd9dea59596ad989af2bce818b1b93}{RTC\+\_\+\+ALRMAR\+\_\+\+MNU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga656311cb5632dbc9b4fb5dd2288a6e66}{RTC\+\_\+\+ALRMAR\+\_\+\+MNU\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4fd9dea59596ad989af2bce818b1b93}{RTC\+\_\+\+ALRMAR\+\_\+\+MNU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc164d7ff70842858281cfaff5f29374}{RTC\+\_\+\+ALRMAR\+\_\+\+MNU\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4fd9dea59596ad989af2bce818b1b93}{RTC\+\_\+\+ALRMAR\+\_\+\+MNU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e1199b4140613e8a1dbe283dd89c772}{RTC\+\_\+\+ALRMAR\+\_\+\+MNU\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4fd9dea59596ad989af2bce818b1b93}{RTC\+\_\+\+ALRMAR\+\_\+\+MNU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbad0bb69a65557c15042154b66eab52}{RTC\+\_\+\+ALRMAR\+\_\+\+MSK1\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga838b33a3595df6fe68152bb31f812beb}{RTC\+\_\+\+ALRMAR\+\_\+\+MSK1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbad0bb69a65557c15042154b66eab52}{RTC\+\_\+\+ALRMAR\+\_\+\+MSK1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8862250866a358ff3095852f45a160c1}{RTC\+\_\+\+ALRMAR\+\_\+\+MSK1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga838b33a3595df6fe68152bb31f812beb}{RTC\+\_\+\+ALRMAR\+\_\+\+MSK1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83d9812296958846b0fd24484b205ebd}{RTC\+\_\+\+ALRMAR\+\_\+\+ST\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f558ae0134c82f7f64c31a4d8bb33f0}{RTC\+\_\+\+ALRMAR\+\_\+\+ST\+\_\+\+Msk}}~(0x7\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83d9812296958846b0fd24484b205ebd}{RTC\+\_\+\+ALRMAR\+\_\+\+ST\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b623884457edb89f48a2a100aff183a}{RTC\+\_\+\+ALRMAR\+\_\+\+ST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f558ae0134c82f7f64c31a4d8bb33f0}{RTC\+\_\+\+ALRMAR\+\_\+\+ST\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae5c1ad41702da26788f5ef52c0d05ca}{RTC\+\_\+\+ALRMAR\+\_\+\+ST\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83d9812296958846b0fd24484b205ebd}{RTC\+\_\+\+ALRMAR\+\_\+\+ST\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e771d8055c52a1186d3f47dd567457a}{RTC\+\_\+\+ALRMAR\+\_\+\+ST\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83d9812296958846b0fd24484b205ebd}{RTC\+\_\+\+ALRMAR\+\_\+\+ST\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7fdfe4a92c7ab0c326dc9f2638318f97}{RTC\+\_\+\+ALRMAR\+\_\+\+ST\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83d9812296958846b0fd24484b205ebd}{RTC\+\_\+\+ALRMAR\+\_\+\+ST\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30f4084231cdc1f72bec8c63dac981a3}{RTC\+\_\+\+ALRMAR\+\_\+\+SU\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37bf69143ae7921782d1baa390c1c866}{RTC\+\_\+\+ALRMAR\+\_\+\+SU\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30f4084231cdc1f72bec8c63dac981a3}{RTC\+\_\+\+ALRMAR\+\_\+\+SU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8ec4171be73457bc3dba78bd246e35b}{RTC\+\_\+\+ALRMAR\+\_\+\+SU}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37bf69143ae7921782d1baa390c1c866}{RTC\+\_\+\+ALRMAR\+\_\+\+SU\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaaf99585af681202a201178f8156dffe}{RTC\+\_\+\+ALRMAR\+\_\+\+SU\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30f4084231cdc1f72bec8c63dac981a3}{RTC\+\_\+\+ALRMAR\+\_\+\+SU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d7edbd0609415ca3a328f8498c4a63c}{RTC\+\_\+\+ALRMAR\+\_\+\+SU\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30f4084231cdc1f72bec8c63dac981a3}{RTC\+\_\+\+ALRMAR\+\_\+\+SU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga485a8c274aa56f705dc1363484d7085f}{RTC\+\_\+\+ALRMAR\+\_\+\+SU\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30f4084231cdc1f72bec8c63dac981a3}{RTC\+\_\+\+ALRMAR\+\_\+\+SU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9d41833996dbd77a0bfbcd9889957a2}{RTC\+\_\+\+ALRMAR\+\_\+\+SU\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30f4084231cdc1f72bec8c63dac981a3}{RTC\+\_\+\+ALRMAR\+\_\+\+SU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2383d51761039ce9b70e6a33bfde165a}{RTC\+\_\+\+ALRMBR\+\_\+\+MSK4\+\_\+\+Pos}}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6359d5b79cd667e4f7f093e0d0ee8320}{RTC\+\_\+\+ALRMBR\+\_\+\+MSK4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2383d51761039ce9b70e6a33bfde165a}{RTC\+\_\+\+ALRMBR\+\_\+\+MSK4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga934df96e83f72268528e62c55c03b50d}{RTC\+\_\+\+ALRMBR\+\_\+\+MSK4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6359d5b79cd667e4f7f093e0d0ee8320}{RTC\+\_\+\+ALRMBR\+\_\+\+MSK4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac975a5ed682b832e8600dba67aa9ad37}{RTC\+\_\+\+ALRMBR\+\_\+\+WDSEL\+\_\+\+Pos}}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff53d89da5c55043f8d32e800319b0c0}{RTC\+\_\+\+ALRMBR\+\_\+\+WDSEL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac975a5ed682b832e8600dba67aa9ad37}{RTC\+\_\+\+ALRMBR\+\_\+\+WDSEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3acc5db599b055a0c1eca04024bf0285}{RTC\+\_\+\+ALRMBR\+\_\+\+WDSEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff53d89da5c55043f8d32e800319b0c0}{RTC\+\_\+\+ALRMBR\+\_\+\+WDSEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade6a75b6e4614f322bf046e07cabc022}{RTC\+\_\+\+ALRMBR\+\_\+\+DT\+\_\+\+Pos}}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf438133a0350e3c1f9e956ea59c165e}{RTC\+\_\+\+ALRMBR\+\_\+\+DT\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade6a75b6e4614f322bf046e07cabc022}{RTC\+\_\+\+ALRMBR\+\_\+\+DT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f8662da4b5f9f0dc0cdd8eac037052b}{RTC\+\_\+\+ALRMBR\+\_\+\+DT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf438133a0350e3c1f9e956ea59c165e}{RTC\+\_\+\+ALRMBR\+\_\+\+DT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34531fadcc9d2a702b3b7138831fb4c8}{RTC\+\_\+\+ALRMBR\+\_\+\+DT\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade6a75b6e4614f322bf046e07cabc022}{RTC\+\_\+\+ALRMBR\+\_\+\+DT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabeb8410cfd578e600049846a694dc00d}{RTC\+\_\+\+ALRMBR\+\_\+\+DT\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade6a75b6e4614f322bf046e07cabc022}{RTC\+\_\+\+ALRMBR\+\_\+\+DT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga553d2edb82ee8d85c71f795276bb4bba}{RTC\+\_\+\+ALRMBR\+\_\+\+DU\+\_\+\+Pos}}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba5234dbab35f4bcc6b1a49b633c9d83}{RTC\+\_\+\+ALRMBR\+\_\+\+DU\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga553d2edb82ee8d85c71f795276bb4bba}{RTC\+\_\+\+ALRMBR\+\_\+\+DU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0beeb5e7c9237d688d5784dba0a5c671}{RTC\+\_\+\+ALRMBR\+\_\+\+DU}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba5234dbab35f4bcc6b1a49b633c9d83}{RTC\+\_\+\+ALRMBR\+\_\+\+DU\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9886cb39e9c89c40ddc33c6e7659db5}{RTC\+\_\+\+ALRMBR\+\_\+\+DU\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga553d2edb82ee8d85c71f795276bb4bba}{RTC\+\_\+\+ALRMBR\+\_\+\+DU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga121e8284bdc7ebd634f71e5810dc4f85}{RTC\+\_\+\+ALRMBR\+\_\+\+DU\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga553d2edb82ee8d85c71f795276bb4bba}{RTC\+\_\+\+ALRMBR\+\_\+\+DU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78b99f99d3666212ab673dbc9f7f3192}{RTC\+\_\+\+ALRMBR\+\_\+\+DU\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga553d2edb82ee8d85c71f795276bb4bba}{RTC\+\_\+\+ALRMBR\+\_\+\+DU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8551995a404be9f58511ea22dca71f1a}{RTC\+\_\+\+ALRMBR\+\_\+\+DU\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga553d2edb82ee8d85c71f795276bb4bba}{RTC\+\_\+\+ALRMBR\+\_\+\+DU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2424f9d237a98722a6276d7effa078b7}{RTC\+\_\+\+ALRMBR\+\_\+\+MSK3\+\_\+\+Pos}}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a10ef06416ab43ddcc978f7c484fd30}{RTC\+\_\+\+ALRMBR\+\_\+\+MSK3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2424f9d237a98722a6276d7effa078b7}{RTC\+\_\+\+ALRMBR\+\_\+\+MSK3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca7cd93178102c8769d0874d5b8394c4}{RTC\+\_\+\+ALRMBR\+\_\+\+MSK3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a10ef06416ab43ddcc978f7c484fd30}{RTC\+\_\+\+ALRMBR\+\_\+\+MSK3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b091bf9f116760614f434cd54a8132e}{RTC\+\_\+\+ALRMBR\+\_\+\+PM\+\_\+\+Pos}}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb73d11c2f8f01d03b143bf0eb50a3c1}{RTC\+\_\+\+ALRMBR\+\_\+\+PM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b091bf9f116760614f434cd54a8132e}{RTC\+\_\+\+ALRMBR\+\_\+\+PM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4fc947f41bd2a091b13ffeff4312b67b}{RTC\+\_\+\+ALRMBR\+\_\+\+PM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb73d11c2f8f01d03b143bf0eb50a3c1}{RTC\+\_\+\+ALRMBR\+\_\+\+PM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbe2cd364c4d4701876832245cf20ce1}{RTC\+\_\+\+ALRMBR\+\_\+\+HT\+\_\+\+Pos}}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1a64e9998a2032590d32d8e93ac89ad}{RTC\+\_\+\+ALRMBR\+\_\+\+HT\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbe2cd364c4d4701876832245cf20ce1}{RTC\+\_\+\+ALRMBR\+\_\+\+HT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga552fbb873fbab8cefd1c5c3536d0989d}{RTC\+\_\+\+ALRMBR\+\_\+\+HT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1a64e9998a2032590d32d8e93ac89ad}{RTC\+\_\+\+ALRMBR\+\_\+\+HT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbddfb1b1ff41f1b76f5ccfb6eb29362}{RTC\+\_\+\+ALRMBR\+\_\+\+HT\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbe2cd364c4d4701876832245cf20ce1}{RTC\+\_\+\+ALRMBR\+\_\+\+HT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3219c5b314ca459c8dcb93c140b210cb}{RTC\+\_\+\+ALRMBR\+\_\+\+HT\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbe2cd364c4d4701876832245cf20ce1}{RTC\+\_\+\+ALRMBR\+\_\+\+HT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5880949c342cf52cc4596e73dc1f84e}{RTC\+\_\+\+ALRMBR\+\_\+\+HU\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16f950667f6001e8b23b88b355cc072a}{RTC\+\_\+\+ALRMBR\+\_\+\+HU\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5880949c342cf52cc4596e73dc1f84e}{RTC\+\_\+\+ALRMBR\+\_\+\+HU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a01e42db93b9bc9097766d7ccf2d21d}{RTC\+\_\+\+ALRMBR\+\_\+\+HU}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16f950667f6001e8b23b88b355cc072a}{RTC\+\_\+\+ALRMBR\+\_\+\+HU\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0223058b7ae0a4ae57a7a7997440385e}{RTC\+\_\+\+ALRMBR\+\_\+\+HU\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5880949c342cf52cc4596e73dc1f84e}{RTC\+\_\+\+ALRMBR\+\_\+\+HU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a7c34c4e83f374790e3ed27a3e23443}{RTC\+\_\+\+ALRMBR\+\_\+\+HU\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5880949c342cf52cc4596e73dc1f84e}{RTC\+\_\+\+ALRMBR\+\_\+\+HU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5e6d673134918e74d9a0f06ca4dc479}{RTC\+\_\+\+ALRMBR\+\_\+\+HU\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5880949c342cf52cc4596e73dc1f84e}{RTC\+\_\+\+ALRMBR\+\_\+\+HU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae538b44aa24031a294442dc47f6849f5}{RTC\+\_\+\+ALRMBR\+\_\+\+HU\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5880949c342cf52cc4596e73dc1f84e}{RTC\+\_\+\+ALRMBR\+\_\+\+HU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga757c08763995ee18cb34d7dd04a8f2d0}{RTC\+\_\+\+ALRMBR\+\_\+\+MSK2\+\_\+\+Pos}}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a678de5920eddb36f8edc45c992aa10}{RTC\+\_\+\+ALRMBR\+\_\+\+MSK2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga757c08763995ee18cb34d7dd04a8f2d0}{RTC\+\_\+\+ALRMBR\+\_\+\+MSK2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga124c24eb148681777758f1298776f5a1}{RTC\+\_\+\+ALRMBR\+\_\+\+MSK2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a678de5920eddb36f8edc45c992aa10}{RTC\+\_\+\+ALRMBR\+\_\+\+MSK2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga995f7d294d4b202db6a6c06c0c40b325}{RTC\+\_\+\+ALRMBR\+\_\+\+MNT\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4abe6f205a3aafc2fdd5930b06ca5250}{RTC\+\_\+\+ALRMBR\+\_\+\+MNT\+\_\+\+Msk}}~(0x7\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga995f7d294d4b202db6a6c06c0c40b325}{RTC\+\_\+\+ALRMBR\+\_\+\+MNT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05e2ef0960c04023b98a104202f44571}{RTC\+\_\+\+ALRMBR\+\_\+\+MNT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4abe6f205a3aafc2fdd5930b06ca5250}{RTC\+\_\+\+ALRMBR\+\_\+\+MNT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1170e6bedeafe4da96568080fe3bbe3}{RTC\+\_\+\+ALRMBR\+\_\+\+MNT\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga995f7d294d4b202db6a6c06c0c40b325}{RTC\+\_\+\+ALRMBR\+\_\+\+MNT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56977652001bc709e4c37fce5647eb40}{RTC\+\_\+\+ALRMBR\+\_\+\+MNT\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga995f7d294d4b202db6a6c06c0c40b325}{RTC\+\_\+\+ALRMBR\+\_\+\+MNT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbdfd2b2b1fc039fe8efdd6df612b220}{RTC\+\_\+\+ALRMBR\+\_\+\+MNT\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga995f7d294d4b202db6a6c06c0c40b325}{RTC\+\_\+\+ALRMBR\+\_\+\+MNT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabec1334e452f9f973603fa7de232ec93}{RTC\+\_\+\+ALRMBR\+\_\+\+MNU\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14ee879ec288fff19824ee589b54972b}{RTC\+\_\+\+ALRMBR\+\_\+\+MNU\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabec1334e452f9f973603fa7de232ec93}{RTC\+\_\+\+ALRMBR\+\_\+\+MNU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ca0feaf431b9f9dde4a9d97cae39056}{RTC\+\_\+\+ALRMBR\+\_\+\+MNU}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14ee879ec288fff19824ee589b54972b}{RTC\+\_\+\+ALRMBR\+\_\+\+MNU\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93830709da4736a2e8da1cf3a3596dda}{RTC\+\_\+\+ALRMBR\+\_\+\+MNU\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabec1334e452f9f973603fa7de232ec93}{RTC\+\_\+\+ALRMBR\+\_\+\+MNU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9cab4a9df6a1e45e2a3212b357e1bef}{RTC\+\_\+\+ALRMBR\+\_\+\+MNU\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabec1334e452f9f973603fa7de232ec93}{RTC\+\_\+\+ALRMBR\+\_\+\+MNU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga869e14a514b3d140a2dcad669e2ab3e0}{RTC\+\_\+\+ALRMBR\+\_\+\+MNU\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabec1334e452f9f973603fa7de232ec93}{RTC\+\_\+\+ALRMBR\+\_\+\+MNU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec666ddc3d2c205d46d4e1e5bdcf9243}{RTC\+\_\+\+ALRMBR\+\_\+\+MNU\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabec1334e452f9f973603fa7de232ec93}{RTC\+\_\+\+ALRMBR\+\_\+\+MNU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46564dcbbf9eec8854fa091155045f90}{RTC\+\_\+\+ALRMBR\+\_\+\+MSK1\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f741db655cf45b9b6b254c491f3738d}{RTC\+\_\+\+ALRMBR\+\_\+\+MSK1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46564dcbbf9eec8854fa091155045f90}{RTC\+\_\+\+ALRMBR\+\_\+\+MSK1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa472193eb2ace80c95874c850236b489}{RTC\+\_\+\+ALRMBR\+\_\+\+MSK1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f741db655cf45b9b6b254c491f3738d}{RTC\+\_\+\+ALRMBR\+\_\+\+MSK1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62ce834a2d4f2d1b2d338b1e8da054d5}{RTC\+\_\+\+ALRMBR\+\_\+\+ST\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c1a51469b2ad8675eeee8a39ea29ff7}{RTC\+\_\+\+ALRMBR\+\_\+\+ST\+\_\+\+Msk}}~(0x7\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62ce834a2d4f2d1b2d338b1e8da054d5}{RTC\+\_\+\+ALRMBR\+\_\+\+ST\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7a6c70156cd32b6aa855e4f2e32406c}{RTC\+\_\+\+ALRMBR\+\_\+\+ST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c1a51469b2ad8675eeee8a39ea29ff7}{RTC\+\_\+\+ALRMBR\+\_\+\+ST\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2514a54011c9ff7b48939e9cbd13f859}{RTC\+\_\+\+ALRMBR\+\_\+\+ST\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62ce834a2d4f2d1b2d338b1e8da054d5}{RTC\+\_\+\+ALRMBR\+\_\+\+ST\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6b6e10efeaeac2898a754e2a360fb27}{RTC\+\_\+\+ALRMBR\+\_\+\+ST\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62ce834a2d4f2d1b2d338b1e8da054d5}{RTC\+\_\+\+ALRMBR\+\_\+\+ST\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga423e1673ab928b5e43e9fa9b65d2122c}{RTC\+\_\+\+ALRMBR\+\_\+\+ST\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62ce834a2d4f2d1b2d338b1e8da054d5}{RTC\+\_\+\+ALRMBR\+\_\+\+ST\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef14da4012b4e250c549154393537c3b}{RTC\+\_\+\+ALRMBR\+\_\+\+SU\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b09e067d4a36bd9c6a85ec3193da6d2}{RTC\+\_\+\+ALRMBR\+\_\+\+SU\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef14da4012b4e250c549154393537c3b}{RTC\+\_\+\+ALRMBR\+\_\+\+SU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2fdd1ad6a4b7db36ece6145cba49ccf}{RTC\+\_\+\+ALRMBR\+\_\+\+SU}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b09e067d4a36bd9c6a85ec3193da6d2}{RTC\+\_\+\+ALRMBR\+\_\+\+SU\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1aa325b93084bf6fdc494842e1f0b652}{RTC\+\_\+\+ALRMBR\+\_\+\+SU\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef14da4012b4e250c549154393537c3b}{RTC\+\_\+\+ALRMBR\+\_\+\+SU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72ed3dd8ae6a59462a99f8c3d8c316e5}{RTC\+\_\+\+ALRMBR\+\_\+\+SU\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef14da4012b4e250c549154393537c3b}{RTC\+\_\+\+ALRMBR\+\_\+\+SU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac21f97b7b207139ffb0d1e6ede81bb91}{RTC\+\_\+\+ALRMBR\+\_\+\+SU\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef14da4012b4e250c549154393537c3b}{RTC\+\_\+\+ALRMBR\+\_\+\+SU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b548175b400ee92c11c2c446d6d129b}{RTC\+\_\+\+ALRMBR\+\_\+\+SU\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef14da4012b4e250c549154393537c3b}{RTC\+\_\+\+ALRMBR\+\_\+\+SU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8567138f5a3dddde68b6cdda56e41846}{RTC\+\_\+\+WPR\+\_\+\+KEY\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81983eda15eb251ae9e94a8290450cb1}{RTC\+\_\+\+WPR\+\_\+\+KEY\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8567138f5a3dddde68b6cdda56e41846}{RTC\+\_\+\+WPR\+\_\+\+KEY\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d21f29da0e92b2744719aab37278b07}{RTC\+\_\+\+WPR\+\_\+\+KEY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81983eda15eb251ae9e94a8290450cb1}{RTC\+\_\+\+WPR\+\_\+\+KEY\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8cf2c5e2058a406fcb12ef8263f4bf7}{RTC\+\_\+\+SSR\+\_\+\+SS\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e04530ca01c9863f847c09f51f64304}{RTC\+\_\+\+SSR\+\_\+\+SS\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8cf2c5e2058a406fcb12ef8263f4bf7}{RTC\+\_\+\+SSR\+\_\+\+SS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3881f27b6c7a5c7609b1393682144aed}{RTC\+\_\+\+SSR\+\_\+\+SS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e04530ca01c9863f847c09f51f64304}{RTC\+\_\+\+SSR\+\_\+\+SS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga043d4cba6c3d17ce136ed8e8fc6ae318}{RTC\+\_\+\+SHIFTR\+\_\+\+SUBFS\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58c15ddd7f663060a1e540ded10aab86}{RTC\+\_\+\+SHIFTR\+\_\+\+SUBFS\+\_\+\+Msk}}~(0x7\+FFFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga043d4cba6c3d17ce136ed8e8fc6ae318}{RTC\+\_\+\+SHIFTR\+\_\+\+SUBFS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6131eb8c293b98bc5a6c7a4bb1920450}{RTC\+\_\+\+SHIFTR\+\_\+\+SUBFS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58c15ddd7f663060a1e540ded10aab86}{RTC\+\_\+\+SHIFTR\+\_\+\+SUBFS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0fdeb64a850c9840a1c140203e61d2f}{RTC\+\_\+\+SHIFTR\+\_\+\+ADD1\+S\+\_\+\+Pos}}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga145edd31d622a96121168d7f54af1f63}{RTC\+\_\+\+SHIFTR\+\_\+\+ADD1\+S\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0fdeb64a850c9840a1c140203e61d2f}{RTC\+\_\+\+SHIFTR\+\_\+\+ADD1\+S\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fee932563d21382db9ecad458356af2}{RTC\+\_\+\+SHIFTR\+\_\+\+ADD1S}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga145edd31d622a96121168d7f54af1f63}{RTC\+\_\+\+SHIFTR\+\_\+\+ADD1\+S\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c6a72f9bab0b1783762c3c612d5a0e6}{RTC\+\_\+\+TSTR\+\_\+\+PM\+\_\+\+Pos}}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga844125f323c84655caa5d09de90d676a}{RTC\+\_\+\+TSTR\+\_\+\+PM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c6a72f9bab0b1783762c3c612d5a0e6}{RTC\+\_\+\+TSTR\+\_\+\+PM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84b3d044be3e63573a5f0d4d14d8e3b0}{RTC\+\_\+\+TSTR\+\_\+\+PM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga844125f323c84655caa5d09de90d676a}{RTC\+\_\+\+TSTR\+\_\+\+PM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga380cea6fd8d7736ad8d83bce9c6f4379}{RTC\+\_\+\+TSTR\+\_\+\+HT\+\_\+\+Pos}}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1c592f62a64ad486af67101a02badba}{RTC\+\_\+\+TSTR\+\_\+\+HT\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga380cea6fd8d7736ad8d83bce9c6f4379}{RTC\+\_\+\+TSTR\+\_\+\+HT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5765274cda5284899563191cb505235a}{RTC\+\_\+\+TSTR\+\_\+\+HT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1c592f62a64ad486af67101a02badba}{RTC\+\_\+\+TSTR\+\_\+\+HT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b682daaa79917786d55c2bf44a80325}{RTC\+\_\+\+TSTR\+\_\+\+HT\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga380cea6fd8d7736ad8d83bce9c6f4379}{RTC\+\_\+\+TSTR\+\_\+\+HT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a35c1a1f98f2aeb73235d940922f9cf}{RTC\+\_\+\+TSTR\+\_\+\+HT\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga380cea6fd8d7736ad8d83bce9c6f4379}{RTC\+\_\+\+TSTR\+\_\+\+HT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab82c3482dd42a99d0a28d52cfb89be11}{RTC\+\_\+\+TSTR\+\_\+\+HU\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bd9c8067bccd2967bbbb5cd3bad9375}{RTC\+\_\+\+TSTR\+\_\+\+HU\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab82c3482dd42a99d0a28d52cfb89be11}{RTC\+\_\+\+TSTR\+\_\+\+HU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf12107fe82e4f9de5ae4fdd6c169a846}{RTC\+\_\+\+TSTR\+\_\+\+HU}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bd9c8067bccd2967bbbb5cd3bad9375}{RTC\+\_\+\+TSTR\+\_\+\+HU\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a235fd8965c706e7f57327f6e5ce72d}{RTC\+\_\+\+TSTR\+\_\+\+HU\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab82c3482dd42a99d0a28d52cfb89be11}{RTC\+\_\+\+TSTR\+\_\+\+HU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56f2bc31a8d01d7621de40d146b15fb7}{RTC\+\_\+\+TSTR\+\_\+\+HU\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab82c3482dd42a99d0a28d52cfb89be11}{RTC\+\_\+\+TSTR\+\_\+\+HU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d848f11cf3130bb6560d117f97b7da3}{RTC\+\_\+\+TSTR\+\_\+\+HU\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab82c3482dd42a99d0a28d52cfb89be11}{RTC\+\_\+\+TSTR\+\_\+\+HU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga703c813d88b2c9ab350cb0218ff4bbe7}{RTC\+\_\+\+TSTR\+\_\+\+HU\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab82c3482dd42a99d0a28d52cfb89be11}{RTC\+\_\+\+TSTR\+\_\+\+HU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae41110f902c7d1b538021d157da48a23}{RTC\+\_\+\+TSTR\+\_\+\+MNT\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7eefd1e26e643f63b5550cebcfb7a597}{RTC\+\_\+\+TSTR\+\_\+\+MNT\+\_\+\+Msk}}~(0x7\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae41110f902c7d1b538021d157da48a23}{RTC\+\_\+\+TSTR\+\_\+\+MNT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9743a3843868c712945a7c408183ad73}{RTC\+\_\+\+TSTR\+\_\+\+MNT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7eefd1e26e643f63b5550cebcfb7a597}{RTC\+\_\+\+TSTR\+\_\+\+MNT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf04bea9e3f4645257b8bd955f3ba80ce}{RTC\+\_\+\+TSTR\+\_\+\+MNT\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae41110f902c7d1b538021d157da48a23}{RTC\+\_\+\+TSTR\+\_\+\+MNT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf30459ae8455ad0fb382dd866446c83}{RTC\+\_\+\+TSTR\+\_\+\+MNT\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae41110f902c7d1b538021d157da48a23}{RTC\+\_\+\+TSTR\+\_\+\+MNT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga513f78562b18cfc36f52e80be9cb20d5}{RTC\+\_\+\+TSTR\+\_\+\+MNT\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae41110f902c7d1b538021d157da48a23}{RTC\+\_\+\+TSTR\+\_\+\+MNT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada4e4f24245be3e28d06c606bb1bd9e8}{RTC\+\_\+\+TSTR\+\_\+\+MNU\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga989ebeea3d902970e5189c667f08dd57}{RTC\+\_\+\+TSTR\+\_\+\+MNU\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada4e4f24245be3e28d06c606bb1bd9e8}{RTC\+\_\+\+TSTR\+\_\+\+MNU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64b186af486822cc015cfec613f5cba9}{RTC\+\_\+\+TSTR\+\_\+\+MNU}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga989ebeea3d902970e5189c667f08dd57}{RTC\+\_\+\+TSTR\+\_\+\+MNU\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8ff1f79f2ab33d00a979979d486bc44}{RTC\+\_\+\+TSTR\+\_\+\+MNU\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada4e4f24245be3e28d06c606bb1bd9e8}{RTC\+\_\+\+TSTR\+\_\+\+MNU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga506d192fef16558c9b0b7ed9e1a9147c}{RTC\+\_\+\+TSTR\+\_\+\+MNU\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada4e4f24245be3e28d06c606bb1bd9e8}{RTC\+\_\+\+TSTR\+\_\+\+MNU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga407a93c758b95a1ebf3c41c36fb6f07e}{RTC\+\_\+\+TSTR\+\_\+\+MNU\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada4e4f24245be3e28d06c606bb1bd9e8}{RTC\+\_\+\+TSTR\+\_\+\+MNU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac55cd85d2e58a819637d15f70f7179a0}{RTC\+\_\+\+TSTR\+\_\+\+MNU\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada4e4f24245be3e28d06c606bb1bd9e8}{RTC\+\_\+\+TSTR\+\_\+\+MNU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a4e53ced662f212e19f30ccf60fdf74}{RTC\+\_\+\+TSTR\+\_\+\+ST\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga653df3d0cdd6c8235762f5152dda55c9}{RTC\+\_\+\+TSTR\+\_\+\+ST\+\_\+\+Msk}}~(0x7\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a4e53ced662f212e19f30ccf60fdf74}{RTC\+\_\+\+TSTR\+\_\+\+ST\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fbdebcd1da2ea191cca51c222345f15}{RTC\+\_\+\+TSTR\+\_\+\+ST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga653df3d0cdd6c8235762f5152dda55c9}{RTC\+\_\+\+TSTR\+\_\+\+ST\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90d733a561ad71ee4c63c4e0a3ed5f32}{RTC\+\_\+\+TSTR\+\_\+\+ST\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a4e53ced662f212e19f30ccf60fdf74}{RTC\+\_\+\+TSTR\+\_\+\+ST\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga807073dc98612721530a79df5b5c265a}{RTC\+\_\+\+TSTR\+\_\+\+ST\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a4e53ced662f212e19f30ccf60fdf74}{RTC\+\_\+\+TSTR\+\_\+\+ST\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee05d278bdd457b4f61d797e45520d13}{RTC\+\_\+\+TSTR\+\_\+\+ST\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a4e53ced662f212e19f30ccf60fdf74}{RTC\+\_\+\+TSTR\+\_\+\+ST\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24f2a25eab6521118adf40765216cfe4}{RTC\+\_\+\+TSTR\+\_\+\+SU\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf868c2dda50075428856aa7551f712c4}{RTC\+\_\+\+TSTR\+\_\+\+SU\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24f2a25eab6521118adf40765216cfe4}{RTC\+\_\+\+TSTR\+\_\+\+SU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0d8fa76d45faccfe931d6227b29565a}{RTC\+\_\+\+TSTR\+\_\+\+SU}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf868c2dda50075428856aa7551f712c4}{RTC\+\_\+\+TSTR\+\_\+\+SU\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8990f4d1d493012289778e854c52e97e}{RTC\+\_\+\+TSTR\+\_\+\+SU\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24f2a25eab6521118adf40765216cfe4}{RTC\+\_\+\+TSTR\+\_\+\+SU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab6f4275d2a15e7307363124c03a64a4}{RTC\+\_\+\+TSTR\+\_\+\+SU\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24f2a25eab6521118adf40765216cfe4}{RTC\+\_\+\+TSTR\+\_\+\+SU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5610b3103a8a6653204f4fe7e9ea8587}{RTC\+\_\+\+TSTR\+\_\+\+SU\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24f2a25eab6521118adf40765216cfe4}{RTC\+\_\+\+TSTR\+\_\+\+SU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28790ae937a50ba6fb4aff5a9f5afbcb}{RTC\+\_\+\+TSTR\+\_\+\+SU\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24f2a25eab6521118adf40765216cfe4}{RTC\+\_\+\+TSTR\+\_\+\+SU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac365337a0d8e54ad40e3d4abeba10d33}{RTC\+\_\+\+TSDR\+\_\+\+WDU\+\_\+\+Pos}}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9022409e82c29cf18da7efe49032caf}{RTC\+\_\+\+TSDR\+\_\+\+WDU\+\_\+\+Msk}}~(0x7\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac365337a0d8e54ad40e3d4abeba10d33}{RTC\+\_\+\+TSDR\+\_\+\+WDU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c76ea431470b87f22e7854bd5438d2f}{RTC\+\_\+\+TSDR\+\_\+\+WDU}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9022409e82c29cf18da7efe49032caf}{RTC\+\_\+\+TSDR\+\_\+\+WDU\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e9cbf062e41eecacccde522e24452c1}{RTC\+\_\+\+TSDR\+\_\+\+WDU\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac365337a0d8e54ad40e3d4abeba10d33}{RTC\+\_\+\+TSDR\+\_\+\+WDU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44259df3c6dc88e8168c7dcd5e6abf91}{RTC\+\_\+\+TSDR\+\_\+\+WDU\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac365337a0d8e54ad40e3d4abeba10d33}{RTC\+\_\+\+TSDR\+\_\+\+WDU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f2add59486679cc53f521c139d72852}{RTC\+\_\+\+TSDR\+\_\+\+WDU\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac365337a0d8e54ad40e3d4abeba10d33}{RTC\+\_\+\+TSDR\+\_\+\+WDU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b1a8d81075b72d48e99990de9a22f98}{RTC\+\_\+\+TSDR\+\_\+\+MT\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab11fc35bffeed3dbfb7f08e75f8319da}{RTC\+\_\+\+TSDR\+\_\+\+MT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b1a8d81075b72d48e99990de9a22f98}{RTC\+\_\+\+TSDR\+\_\+\+MT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7bce43482443f2038a8eebc681067dd7}{RTC\+\_\+\+TSDR\+\_\+\+MT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab11fc35bffeed3dbfb7f08e75f8319da}{RTC\+\_\+\+TSDR\+\_\+\+MT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30556fea7362882afb160a1108ef0539}{RTC\+\_\+\+TSDR\+\_\+\+MU\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85638fe2912aec33b38fcfc51e97aa2e}{RTC\+\_\+\+TSDR\+\_\+\+MU\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30556fea7362882afb160a1108ef0539}{RTC\+\_\+\+TSDR\+\_\+\+MU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a5912337df16624b4703d2065c5fdf4}{RTC\+\_\+\+TSDR\+\_\+\+MU}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85638fe2912aec33b38fcfc51e97aa2e}{RTC\+\_\+\+TSDR\+\_\+\+MU\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9cf9d23d49e121268a25445a7eed2f35}{RTC\+\_\+\+TSDR\+\_\+\+MU\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30556fea7362882afb160a1108ef0539}{RTC\+\_\+\+TSDR\+\_\+\+MU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49093134e4ead8b4990e5e1628db0692}{RTC\+\_\+\+TSDR\+\_\+\+MU\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30556fea7362882afb160a1108ef0539}{RTC\+\_\+\+TSDR\+\_\+\+MU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7f31eb674f5a67402b6a3eb578b70a5}{RTC\+\_\+\+TSDR\+\_\+\+MU\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30556fea7362882afb160a1108ef0539}{RTC\+\_\+\+TSDR\+\_\+\+MU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad67666c54ef1be79a500484a5e755827}{RTC\+\_\+\+TSDR\+\_\+\+MU\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30556fea7362882afb160a1108ef0539}{RTC\+\_\+\+TSDR\+\_\+\+MU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02d8e7630640b836002e20b25726e7f8}{RTC\+\_\+\+TSDR\+\_\+\+DT\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4e5fcdf15ef6bff31a9fa1857f88811}{RTC\+\_\+\+TSDR\+\_\+\+DT\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02d8e7630640b836002e20b25726e7f8}{RTC\+\_\+\+TSDR\+\_\+\+DT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39c9ff61f3b622b829aa9354ca84e44e}{RTC\+\_\+\+TSDR\+\_\+\+DT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4e5fcdf15ef6bff31a9fa1857f88811}{RTC\+\_\+\+TSDR\+\_\+\+DT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81e02a917946bddaa027a04538576533}{RTC\+\_\+\+TSDR\+\_\+\+DT\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02d8e7630640b836002e20b25726e7f8}{RTC\+\_\+\+TSDR\+\_\+\+DT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga886739ae0e8c0f6144dbd774c203ed5f}{RTC\+\_\+\+TSDR\+\_\+\+DT\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02d8e7630640b836002e20b25726e7f8}{RTC\+\_\+\+TSDR\+\_\+\+DT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga031ca4fddcc1f40b7db8b46ec32ed60c}{RTC\+\_\+\+TSDR\+\_\+\+DU\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f1e801e7d2a8c93a4ac5272a6037dde}{RTC\+\_\+\+TSDR\+\_\+\+DU\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga031ca4fddcc1f40b7db8b46ec32ed60c}{RTC\+\_\+\+TSDR\+\_\+\+DU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace7ca73ebca21ed3a17315f06757042a}{RTC\+\_\+\+TSDR\+\_\+\+DU}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f1e801e7d2a8c93a4ac5272a6037dde}{RTC\+\_\+\+TSDR\+\_\+\+DU\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08b7eccac0c3cd20a3f3cd8bce1693ad}{RTC\+\_\+\+TSDR\+\_\+\+DU\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga031ca4fddcc1f40b7db8b46ec32ed60c}{RTC\+\_\+\+TSDR\+\_\+\+DU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa43ed53b8109ff32755885127ba987ce}{RTC\+\_\+\+TSDR\+\_\+\+DU\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga031ca4fddcc1f40b7db8b46ec32ed60c}{RTC\+\_\+\+TSDR\+\_\+\+DU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b3d774b7df9cff6e6eecafa7c42a059}{RTC\+\_\+\+TSDR\+\_\+\+DU\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga031ca4fddcc1f40b7db8b46ec32ed60c}{RTC\+\_\+\+TSDR\+\_\+\+DU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga209573a43dd1f21ef569d75593ad03f8}{RTC\+\_\+\+TSDR\+\_\+\+DU\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga031ca4fddcc1f40b7db8b46ec32ed60c}{RTC\+\_\+\+TSDR\+\_\+\+DU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac381e2fe1c99a95a6a41f1845d6f207f}{RTC\+\_\+\+TSSSR\+\_\+\+SS\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d13c3c83f99d3bdf8fc33ea42b3aecd}{RTC\+\_\+\+TSSSR\+\_\+\+SS\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac381e2fe1c99a95a6a41f1845d6f207f}{RTC\+\_\+\+TSSSR\+\_\+\+SS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fb913ce5f1c0e341b308d9b5858bfa9}{RTC\+\_\+\+TSSSR\+\_\+\+SS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d13c3c83f99d3bdf8fc33ea42b3aecd}{RTC\+\_\+\+TSSSR\+\_\+\+SS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5458d41d3893259a7c1adcb12626552d}{RTC\+\_\+\+CALR\+\_\+\+CALP\+\_\+\+Pos}}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5632e54eb1a07b95a3024c2a52665a24}{RTC\+\_\+\+CALR\+\_\+\+CALP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5458d41d3893259a7c1adcb12626552d}{RTC\+\_\+\+CALR\+\_\+\+CALP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b13b9724302c25fbca76684f5968528}{RTC\+\_\+\+CALR\+\_\+\+CALP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5632e54eb1a07b95a3024c2a52665a24}{RTC\+\_\+\+CALR\+\_\+\+CALP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ad4a6054ae32e1332b456d59e0aa36c}{RTC\+\_\+\+CALR\+\_\+\+CALW8\+\_\+\+Pos}}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4a1d426d16a747f07e8d8cf98c7275e}{RTC\+\_\+\+CALR\+\_\+\+CALW8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ad4a6054ae32e1332b456d59e0aa36c}{RTC\+\_\+\+CALR\+\_\+\+CALW8\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28f8c7f5f5bf772c81170a2eab055557}{RTC\+\_\+\+CALR\+\_\+\+CALW8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4a1d426d16a747f07e8d8cf98c7275e}{RTC\+\_\+\+CALR\+\_\+\+CALW8\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ac54a062e43b815b226acdb30888ca9}{RTC\+\_\+\+CALR\+\_\+\+CALW16\+\_\+\+Pos}}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa75bb89101a1da73b2d78c1486dbf2e2}{RTC\+\_\+\+CALR\+\_\+\+CALW16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ac54a062e43b815b226acdb30888ca9}{RTC\+\_\+\+CALR\+\_\+\+CALW16\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70857526590d6f7e25d9551187105583}{RTC\+\_\+\+CALR\+\_\+\+CALW16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa75bb89101a1da73b2d78c1486dbf2e2}{RTC\+\_\+\+CALR\+\_\+\+CALW16\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga702670ae12e1600fea81ef41ea485fd6}{RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga347a7b8bed29029bd0d8a78ce03268c8}{RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+\+Msk}}~(0x1\+FFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga702670ae12e1600fea81ef41ea485fd6}{RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44fcacd12e1cfc1fa823c798cb6a7663}{RTC\+\_\+\+CALR\+\_\+\+CALM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga347a7b8bed29029bd0d8a78ce03268c8}{RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeffec95cc4cbbdbc77e907818b8c7ebd}{RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+0}}~(0x001\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga702670ae12e1600fea81ef41ea485fd6}{RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b908b77786838e5e2e8a1ee2cbbeeff}{RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+1}}~(0x002\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga702670ae12e1600fea81ef41ea485fd6}{RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad09f14c1ff24a01d51d5b6c0bba220d6}{RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+2}}~(0x004\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga702670ae12e1600fea81ef41ea485fd6}{RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9146fbef6a53896f3160c89ed651b90}{RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+3}}~(0x008\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga702670ae12e1600fea81ef41ea485fd6}{RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fe04fc9762d3f680f9145a50898c27b}{RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+4}}~(0x010\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga702670ae12e1600fea81ef41ea485fd6}{RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc4966c71cab83be4069e0566222d375}{RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+5}}~(0x020\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga702670ae12e1600fea81ef41ea485fd6}{RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae240b185d0c9c6e314a456627e6e4834}{RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+6}}~(0x040\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga702670ae12e1600fea81ef41ea485fd6}{RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8880325073e167137366402f15d5683}{RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+7}}~(0x080\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga702670ae12e1600fea81ef41ea485fd6}{RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8381cc75166acfc4b4c686ad7e5e599a}{RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+8}}~(0x100\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga702670ae12e1600fea81ef41ea485fd6}{RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga288c98bc30ac4f55ee038b66deef21eb}{RTC\+\_\+\+TAFCR\+\_\+\+ALARMOUTTYPE\+\_\+\+Pos}}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga070badc7e2d642aeff89371370f5cb7d}{RTC\+\_\+\+TAFCR\+\_\+\+ALARMOUTTYPE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga288c98bc30ac4f55ee038b66deef21eb}{RTC\+\_\+\+TAFCR\+\_\+\+ALARMOUTTYPE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d9515fd74e3bcf03f4e62d8c7e1b070}{RTC\+\_\+\+TAFCR\+\_\+\+ALARMOUTTYPE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga070badc7e2d642aeff89371370f5cb7d}{RTC\+\_\+\+TAFCR\+\_\+\+ALARMOUTTYPE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5a7a74b471a19d3b24624ed76c9123d}{RTC\+\_\+\+TAFCR\+\_\+\+TSINSEL\+\_\+\+Pos}}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafffa3d4d97beee57ef7c1b80a20fee7e}{RTC\+\_\+\+TAFCR\+\_\+\+TSINSEL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5a7a74b471a19d3b24624ed76c9123d}{RTC\+\_\+\+TAFCR\+\_\+\+TSINSEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga872cbfe2e79e7fe2a4bfad6086f4ac49}{RTC\+\_\+\+TAFCR\+\_\+\+TSINSEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafffa3d4d97beee57ef7c1b80a20fee7e}{RTC\+\_\+\+TAFCR\+\_\+\+TSINSEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b8c154291563140f9ab1b938b20e39a}{RTC\+\_\+\+TAFCR\+\_\+\+TAMP1\+INSEL\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6032dc793590fd715ea61340429b1848}{RTC\+\_\+\+TAFCR\+\_\+\+TAMP1\+INSEL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b8c154291563140f9ab1b938b20e39a}{RTC\+\_\+\+TAFCR\+\_\+\+TAMP1\+INSEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5934e2b2ada22a92862a9ea5356a2665}{RTC\+\_\+\+TAFCR\+\_\+\+TAMP1\+INSEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6032dc793590fd715ea61340429b1848}{RTC\+\_\+\+TAFCR\+\_\+\+TAMP1\+INSEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad46c537f405a4424f17cf6f47a0bdc7c}{RTC\+\_\+\+TAFCR\+\_\+\+TAMPPUDIS\+\_\+\+Pos}}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabaa57d1e8d33a2b5c8ab6aad4ec6fba0}{RTC\+\_\+\+TAFCR\+\_\+\+TAMPPUDIS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad46c537f405a4424f17cf6f47a0bdc7c}{RTC\+\_\+\+TAFCR\+\_\+\+TAMPPUDIS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ef294e75771913e4a47386f42a23f72}{RTC\+\_\+\+TAFCR\+\_\+\+TAMPPUDIS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabaa57d1e8d33a2b5c8ab6aad4ec6fba0}{RTC\+\_\+\+TAFCR\+\_\+\+TAMPPUDIS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0650b78abfcc5a3a6b247fb9791b9292}{RTC\+\_\+\+TAFCR\+\_\+\+TAMPPRCH\+\_\+\+Pos}}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76638587b6e5989ffe219851a96e4f8f}{RTC\+\_\+\+TAFCR\+\_\+\+TAMPPRCH\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0650b78abfcc5a3a6b247fb9791b9292}{RTC\+\_\+\+TAFCR\+\_\+\+TAMPPRCH\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b73d2b8da78967a6f594dbffe58c222}{RTC\+\_\+\+TAFCR\+\_\+\+TAMPPRCH}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76638587b6e5989ffe219851a96e4f8f}{RTC\+\_\+\+TAFCR\+\_\+\+TAMPPRCH\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae010ed965c1e968cc14f988d50662546}{RTC\+\_\+\+TAFCR\+\_\+\+TAMPPRCH\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0650b78abfcc5a3a6b247fb9791b9292}{RTC\+\_\+\+TAFCR\+\_\+\+TAMPPRCH\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16f0faa59aa4490d696d1fec767aae41}{RTC\+\_\+\+TAFCR\+\_\+\+TAMPPRCH\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0650b78abfcc5a3a6b247fb9791b9292}{RTC\+\_\+\+TAFCR\+\_\+\+TAMPPRCH\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga978ec86db46d77d83e1627a563e5a622}{RTC\+\_\+\+TAFCR\+\_\+\+TAMPFLT\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf978c259714ae9072766be91c8d982c}{RTC\+\_\+\+TAFCR\+\_\+\+TAMPFLT\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga978ec86db46d77d83e1627a563e5a622}{RTC\+\_\+\+TAFCR\+\_\+\+TAMPFLT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1cb37c43747c779f7db2842a2582e67}{RTC\+\_\+\+TAFCR\+\_\+\+TAMPFLT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf978c259714ae9072766be91c8d982c}{RTC\+\_\+\+TAFCR\+\_\+\+TAMPFLT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa356fb5db5ab398728afef0ae39214c4}{RTC\+\_\+\+TAFCR\+\_\+\+TAMPFLT\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga978ec86db46d77d83e1627a563e5a622}{RTC\+\_\+\+TAFCR\+\_\+\+TAMPFLT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga472efa1bd3c9462cbd058d73a7d6525e}{RTC\+\_\+\+TAFCR\+\_\+\+TAMPFLT\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga978ec86db46d77d83e1627a563e5a622}{RTC\+\_\+\+TAFCR\+\_\+\+TAMPFLT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga487bd3ad7900df341c4fe63fb409d2bd}{RTC\+\_\+\+TAFCR\+\_\+\+TAMPFREQ\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e169834a26329219aa2271781756dfb}{RTC\+\_\+\+TAFCR\+\_\+\+TAMPFREQ\+\_\+\+Msk}}~(0x7\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga487bd3ad7900df341c4fe63fb409d2bd}{RTC\+\_\+\+TAFCR\+\_\+\+TAMPFREQ\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ad84446486b8c9f640fa54d50ecc0e1}{RTC\+\_\+\+TAFCR\+\_\+\+TAMPFREQ}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e169834a26329219aa2271781756dfb}{RTC\+\_\+\+TAFCR\+\_\+\+TAMPFREQ\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54e7f69e04759d1b0667e56830a6f2ea}{RTC\+\_\+\+TAFCR\+\_\+\+TAMPFREQ\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga487bd3ad7900df341c4fe63fb409d2bd}{RTC\+\_\+\+TAFCR\+\_\+\+TAMPFREQ\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb533067640fcf87ad77027ce936e9b7}{RTC\+\_\+\+TAFCR\+\_\+\+TAMPFREQ\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga487bd3ad7900df341c4fe63fb409d2bd}{RTC\+\_\+\+TAFCR\+\_\+\+TAMPFREQ\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf532e727bfe6c7fc7822d15f9436e1b5}{RTC\+\_\+\+TAFCR\+\_\+\+TAMPFREQ\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga487bd3ad7900df341c4fe63fb409d2bd}{RTC\+\_\+\+TAFCR\+\_\+\+TAMPFREQ\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73e4ad22e6610c5c39fbc548b621b244}{RTC\+\_\+\+TAFCR\+\_\+\+TAMPTS\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga195a1c8285f2826479b6afb75576ac3d}{RTC\+\_\+\+TAFCR\+\_\+\+TAMPTS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73e4ad22e6610c5c39fbc548b621b244}{RTC\+\_\+\+TAFCR\+\_\+\+TAMPTS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac929fab94fdca2d1b3b3cf7c93fe6e49}{RTC\+\_\+\+TAFCR\+\_\+\+TAMPTS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga195a1c8285f2826479b6afb75576ac3d}{RTC\+\_\+\+TAFCR\+\_\+\+TAMPTS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d0e27811bd76fcf94c2f802df2a742f}{RTC\+\_\+\+TAFCR\+\_\+\+TAMP2\+TRG\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92f7e43c7127ffa0dac5c94233360852}{RTC\+\_\+\+TAFCR\+\_\+\+TAMP2\+TRG\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d0e27811bd76fcf94c2f802df2a742f}{RTC\+\_\+\+TAFCR\+\_\+\+TAMP2\+TRG\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2c4d227971b56e3160c71b7479c769d}{RTC\+\_\+\+TAFCR\+\_\+\+TAMP2\+TRG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92f7e43c7127ffa0dac5c94233360852}{RTC\+\_\+\+TAFCR\+\_\+\+TAMP2\+TRG\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac46ab34c29b3dfa1dc0c3866cb52ce9f}{RTC\+\_\+\+TAFCR\+\_\+\+TAMP2\+E\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad539217084c83e84eb27ec76eca40152}{RTC\+\_\+\+TAFCR\+\_\+\+TAMP2\+E\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac46ab34c29b3dfa1dc0c3866cb52ce9f}{RTC\+\_\+\+TAFCR\+\_\+\+TAMP2\+E\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e98a0062ef81bcbc790a8d77720a61c}{RTC\+\_\+\+TAFCR\+\_\+\+TAMP2E}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad539217084c83e84eb27ec76eca40152}{RTC\+\_\+\+TAFCR\+\_\+\+TAMP2\+E\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b58fa23a2a04d3a4a46d42fa4673ec5}{RTC\+\_\+\+TAFCR\+\_\+\+TAMPIE\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga028b4854bd356dc30a8b02ab5ed1eb48}{RTC\+\_\+\+TAFCR\+\_\+\+TAMPIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b58fa23a2a04d3a4a46d42fa4673ec5}{RTC\+\_\+\+TAFCR\+\_\+\+TAMPIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0fb33b24d2ebc19e7fe52f0661a3085}{RTC\+\_\+\+TAFCR\+\_\+\+TAMPIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga028b4854bd356dc30a8b02ab5ed1eb48}{RTC\+\_\+\+TAFCR\+\_\+\+TAMPIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6904e60d49c241ecb2347a3da9df8054}{RTC\+\_\+\+TAFCR\+\_\+\+TAMP1\+TRG\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81d7cfb15da3ed9689baa85471ff2f02}{RTC\+\_\+\+TAFCR\+\_\+\+TAMP1\+TRG\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6904e60d49c241ecb2347a3da9df8054}{RTC\+\_\+\+TAFCR\+\_\+\+TAMP1\+TRG\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76f85925873bcd3f795417053bfc5f33}{RTC\+\_\+\+TAFCR\+\_\+\+TAMP1\+TRG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81d7cfb15da3ed9689baa85471ff2f02}{RTC\+\_\+\+TAFCR\+\_\+\+TAMP1\+TRG\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae207869690b2ec429b0422006ecae9ee}{RTC\+\_\+\+TAFCR\+\_\+\+TAMP1\+E\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad775a4255d5762b8871f79826d48e5cb}{RTC\+\_\+\+TAFCR\+\_\+\+TAMP1\+E\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae207869690b2ec429b0422006ecae9ee}{RTC\+\_\+\+TAFCR\+\_\+\+TAMP1\+E\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa68c195cf709d18cd426560302b97852}{RTC\+\_\+\+TAFCR\+\_\+\+TAMP1E}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad775a4255d5762b8871f79826d48e5cb}{RTC\+\_\+\+TAFCR\+\_\+\+TAMP1\+E\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga989cde7332b2ec0b3934cb909514938d}{RTC\+\_\+\+TAFCR\+\_\+\+TAMPINSEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5934e2b2ada22a92862a9ea5356a2665}{RTC\+\_\+\+TAFCR\+\_\+\+TAMP1\+INSEL}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97b73051e1ea4d40a4877f9580c2eb63}{RTC\+\_\+\+ALRMASSR\+\_\+\+MASKSS\+\_\+\+Pos}}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77d71d0606814b6d20253a645bdb5936}{RTC\+\_\+\+ALRMASSR\+\_\+\+MASKSS\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97b73051e1ea4d40a4877f9580c2eb63}{RTC\+\_\+\+ALRMASSR\+\_\+\+MASKSS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b0550ccc175ff54e560cc5fb96fbb2c}{RTC\+\_\+\+ALRMASSR\+\_\+\+MASKSS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77d71d0606814b6d20253a645bdb5936}{RTC\+\_\+\+ALRMASSR\+\_\+\+MASKSS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeebbc0dfc0a20887ef3582feaa5f1c2b}{RTC\+\_\+\+ALRMASSR\+\_\+\+MASKSS\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97b73051e1ea4d40a4877f9580c2eb63}{RTC\+\_\+\+ALRMASSR\+\_\+\+MASKSS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbdb202f388835593843f480c3b3af57}{RTC\+\_\+\+ALRMASSR\+\_\+\+MASKSS\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97b73051e1ea4d40a4877f9580c2eb63}{RTC\+\_\+\+ALRMASSR\+\_\+\+MASKSS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95feb5de45a74d7c75c1fc6515c32870}{RTC\+\_\+\+ALRMASSR\+\_\+\+MASKSS\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97b73051e1ea4d40a4877f9580c2eb63}{RTC\+\_\+\+ALRMASSR\+\_\+\+MASKSS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae94c65876a1baf0984a6f85aa836b8d0}{RTC\+\_\+\+ALRMASSR\+\_\+\+MASKSS\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97b73051e1ea4d40a4877f9580c2eb63}{RTC\+\_\+\+ALRMASSR\+\_\+\+MASKSS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5c69419fc862f5012e842942dd755be}{RTC\+\_\+\+ALRMASSR\+\_\+\+SS\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadba25e1519a8aa3222912425ae4c4229}{RTC\+\_\+\+ALRMASSR\+\_\+\+SS\+\_\+\+Msk}}~(0x7\+FFFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5c69419fc862f5012e842942dd755be}{RTC\+\_\+\+ALRMASSR\+\_\+\+SS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a6b683531fded4e2a77d047da7eb203}{RTC\+\_\+\+ALRMASSR\+\_\+\+SS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadba25e1519a8aa3222912425ae4c4229}{RTC\+\_\+\+ALRMASSR\+\_\+\+SS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bedfef79d265b81f561e7f2c5a6249a}{RTC\+\_\+\+ALRMBSSR\+\_\+\+MASKSS\+\_\+\+Pos}}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54f65537e9a664f30ca7f3099c6fcc5f}{RTC\+\_\+\+ALRMBSSR\+\_\+\+MASKSS\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bedfef79d265b81f561e7f2c5a6249a}{RTC\+\_\+\+ALRMBSSR\+\_\+\+MASKSS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf287b0ec7dbf8e9d436cb78da287b244}{RTC\+\_\+\+ALRMBSSR\+\_\+\+MASKSS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54f65537e9a664f30ca7f3099c6fcc5f}{RTC\+\_\+\+ALRMBSSR\+\_\+\+MASKSS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4d60185d1ac432b24b0a95e2918902f}{RTC\+\_\+\+ALRMBSSR\+\_\+\+MASKSS\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bedfef79d265b81f561e7f2c5a6249a}{RTC\+\_\+\+ALRMBSSR\+\_\+\+MASKSS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9763a1a382e40cc2ebfa6d84369580df}{RTC\+\_\+\+ALRMBSSR\+\_\+\+MASKSS\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bedfef79d265b81f561e7f2c5a6249a}{RTC\+\_\+\+ALRMBSSR\+\_\+\+MASKSS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga598283f8a8926f0dcb7916a2224f79bc}{RTC\+\_\+\+ALRMBSSR\+\_\+\+MASKSS\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bedfef79d265b81f561e7f2c5a6249a}{RTC\+\_\+\+ALRMBSSR\+\_\+\+MASKSS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf017c71fc7eb34519de3945a028677b}{RTC\+\_\+\+ALRMBSSR\+\_\+\+MASKSS\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bedfef79d265b81f561e7f2c5a6249a}{RTC\+\_\+\+ALRMBSSR\+\_\+\+MASKSS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f2a25c58bddba6df25d75825eff3f76}{RTC\+\_\+\+ALRMBSSR\+\_\+\+SS\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaea93544826ca1a8e920ffd0f46c2bbe}{RTC\+\_\+\+ALRMBSSR\+\_\+\+SS\+\_\+\+Msk}}~(0x7\+FFFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f2a25c58bddba6df25d75825eff3f76}{RTC\+\_\+\+ALRMBSSR\+\_\+\+SS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33ae74f38392431aa631d397a7e7c305}{RTC\+\_\+\+ALRMBSSR\+\_\+\+SS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaea93544826ca1a8e920ffd0f46c2bbe}{RTC\+\_\+\+ALRMBSSR\+\_\+\+SS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d2a1d81a7e8f12510f865312caea186}{RTC\+\_\+\+BKP0\+R\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65152adac13a55042ab984b782cf785b}{RTC\+\_\+\+BKP0\+R\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d2a1d81a7e8f12510f865312caea186}{RTC\+\_\+\+BKP0\+R\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0d7c3115465079f04cfb97a7faabc59}{RTC\+\_\+\+BKP0R}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65152adac13a55042ab984b782cf785b}{RTC\+\_\+\+BKP0\+R\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2eff670c07a820b705ec3745683dc75}{RTC\+\_\+\+BKP1\+R\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1232543b3a22da7aac7131e173182686}{RTC\+\_\+\+BKP1\+R\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2eff670c07a820b705ec3745683dc75}{RTC\+\_\+\+BKP1\+R\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbc4b6dfeff87332124f271b86eb0c56}{RTC\+\_\+\+BKP1R}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1232543b3a22da7aac7131e173182686}{RTC\+\_\+\+BKP1\+R\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61b179787d35514914d2e103e3cc5388}{RTC\+\_\+\+BKP2\+R\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe778fc6aa04076af499bfe4eef8f5e1}{RTC\+\_\+\+BKP2\+R\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61b179787d35514914d2e103e3cc5388}{RTC\+\_\+\+BKP2\+R\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34fda9ee6115f0de9588e22c46602d89}{RTC\+\_\+\+BKP2R}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe778fc6aa04076af499bfe4eef8f5e1}{RTC\+\_\+\+BKP2\+R\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad53baa189d917e48c2c274655adc9483}{RTC\+\_\+\+BKP3\+R\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e99106bc39a8e81bf48352827d0ddaf}{RTC\+\_\+\+BKP3\+R\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad53baa189d917e48c2c274655adc9483}{RTC\+\_\+\+BKP3\+R\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90403ff99c08f0abc379447823e5e841}{RTC\+\_\+\+BKP3R}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e99106bc39a8e81bf48352827d0ddaf}{RTC\+\_\+\+BKP3\+R\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad62cbb0c17b02ce23ca2bdd29b0ed349}{RTC\+\_\+\+BKP4\+R\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64613b1fe898ececd40ffe481df742ab}{RTC\+\_\+\+BKP4\+R\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad62cbb0c17b02ce23ca2bdd29b0ed349}{RTC\+\_\+\+BKP4\+R\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeed1b338e9526d817a1fd01304b8851c}{RTC\+\_\+\+BKP4R}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64613b1fe898ececd40ffe481df742ab}{RTC\+\_\+\+BKP4\+R\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga025745144302ad1dd444f09687634674}{RTC\+\_\+\+BKP5\+R\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2335682b85414d8d53d4fffdfc3bf190}{RTC\+\_\+\+BKP5\+R\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga025745144302ad1dd444f09687634674}{RTC\+\_\+\+BKP5\+R\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e8954ab0ead8bb788d5d8eebf2f5c4c}{RTC\+\_\+\+BKP5R}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2335682b85414d8d53d4fffdfc3bf190}{RTC\+\_\+\+BKP5\+R\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2e7347300206d08a294ba300b9dcdfd}{RTC\+\_\+\+BKP6\+R\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2cca326be267e10381f4d4f9d5951c32}{RTC\+\_\+\+BKP6\+R\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2e7347300206d08a294ba300b9dcdfd}{RTC\+\_\+\+BKP6\+R\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b9ee9eb5d024ccd5809fcc20fd51f5b}{RTC\+\_\+\+BKP6R}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2cca326be267e10381f4d4f9d5951c32}{RTC\+\_\+\+BKP6\+R\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab37f3f4b5f12182f8fd48431c5b5d9fb}{RTC\+\_\+\+BKP7\+R\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3ad5bf67535cba7d3de78d72ae79d79}{RTC\+\_\+\+BKP7\+R\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab37f3f4b5f12182f8fd48431c5b5d9fb}{RTC\+\_\+\+BKP7\+R\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0f1ae07f7b1815bf58b464dc7366731}{RTC\+\_\+\+BKP7R}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3ad5bf67535cba7d3de78d72ae79d79}{RTC\+\_\+\+BKP7\+R\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a01cc89fbe70d722025ba445143da77}{RTC\+\_\+\+BKP8\+R\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61ae366e9c0ad90225479d0d6d4e1544}{RTC\+\_\+\+BKP8\+R\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a01cc89fbe70d722025ba445143da77}{RTC\+\_\+\+BKP8\+R\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bd10acb9e5ce5225af4ff895bd3bb82}{RTC\+\_\+\+BKP8R}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61ae366e9c0ad90225479d0d6d4e1544}{RTC\+\_\+\+BKP8\+R\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf98c5146f622b5e7a9aef16b75f0a76f}{RTC\+\_\+\+BKP9\+R\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf039d5e2bf31dc293bd3b84a186bd8c8}{RTC\+\_\+\+BKP9\+R\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf98c5146f622b5e7a9aef16b75f0a76f}{RTC\+\_\+\+BKP9\+R\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9aa3d0d90de22a1dbf3b6de2b7ed4c9e}{RTC\+\_\+\+BKP9R}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf039d5e2bf31dc293bd3b84a186bd8c8}{RTC\+\_\+\+BKP9\+R\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68a6b8b6fd6e38bcbb396de36791b97d}{RTC\+\_\+\+BKP10\+R\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga425836775a344f3d199760028c01b22f}{RTC\+\_\+\+BKP10\+R\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68a6b8b6fd6e38bcbb396de36791b97d}{RTC\+\_\+\+BKP10\+R\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2179063a3078a211c3b697ce012ab5a0}{RTC\+\_\+\+BKP10R}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga425836775a344f3d199760028c01b22f}{RTC\+\_\+\+BKP10\+R\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71f7a489ec11b5547afa3470d76ea62a}{RTC\+\_\+\+BKP11\+R\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga803ec730ae4020d5b80df83b21990b31}{RTC\+\_\+\+BKP11\+R\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71f7a489ec11b5547afa3470d76ea62a}{RTC\+\_\+\+BKP11\+R\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab250f9423dee41b165aa8f02d2fc1fe7}{RTC\+\_\+\+BKP11R}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga803ec730ae4020d5b80df83b21990b31}{RTC\+\_\+\+BKP11\+R\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e64139e8db6dcca0efbb9e3a4e6a524}{RTC\+\_\+\+BKP12\+R\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaed050277146eb1c2fa2a8e8eb778888}{RTC\+\_\+\+BKP12\+R\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e64139e8db6dcca0efbb9e3a4e6a524}{RTC\+\_\+\+BKP12\+R\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaefe1b6108ac49197b28c9bee31bbaf3b}{RTC\+\_\+\+BKP12R}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaed050277146eb1c2fa2a8e8eb778888}{RTC\+\_\+\+BKP12\+R\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga704dac9c54b7afd7e51c026ef0093eed}{RTC\+\_\+\+BKP13\+R\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f1c04da88aaae10d0bcf45816608b8e}{RTC\+\_\+\+BKP13\+R\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga704dac9c54b7afd7e51c026ef0093eed}{RTC\+\_\+\+BKP13\+R\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e77435e16bdebf3491eb0e30bd10b0d}{RTC\+\_\+\+BKP13R}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f1c04da88aaae10d0bcf45816608b8e}{RTC\+\_\+\+BKP13\+R\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35ea3d3c00bb891b7702428ab6b13526}{RTC\+\_\+\+BKP14\+R\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaceeefc705b2bd138b6ec84bd606dbe86}{RTC\+\_\+\+BKP14\+R\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35ea3d3c00bb891b7702428ab6b13526}{RTC\+\_\+\+BKP14\+R\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f07ee6d227deaa11e0ae035121185b0}{RTC\+\_\+\+BKP14R}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaceeefc705b2bd138b6ec84bd606dbe86}{RTC\+\_\+\+BKP14\+R\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab300e7778a3b5f5e69b9e3c6a2f00244}{RTC\+\_\+\+BKP15\+R\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae55844e319f165ba23ba0b2d5a9ff2ee}{RTC\+\_\+\+BKP15\+R\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab300e7778a3b5f5e69b9e3c6a2f00244}{RTC\+\_\+\+BKP15\+R\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae543b0dd58f03c2f70bb6b3b65232863}{RTC\+\_\+\+BKP15R}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae55844e319f165ba23ba0b2d5a9ff2ee}{RTC\+\_\+\+BKP15\+R\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8a577b0955f75ea83804f5d16b7361a}{RTC\+\_\+\+BKP16\+R\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad53cd82e4d08160a2169cf0d6122ba7a}{RTC\+\_\+\+BKP16\+R\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8a577b0955f75ea83804f5d16b7361a}{RTC\+\_\+\+BKP16\+R\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0add0c768094f0de71bb4e50fbcce6e}{RTC\+\_\+\+BKP16R}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad53cd82e4d08160a2169cf0d6122ba7a}{RTC\+\_\+\+BKP16\+R\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6036f283574a87f4d27610040c53eb1e}{RTC\+\_\+\+BKP17\+R\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb00d71ec7bae68636740347f971bb05}{RTC\+\_\+\+BKP17\+R\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6036f283574a87f4d27610040c53eb1e}{RTC\+\_\+\+BKP17\+R\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga059aaedb55963f39e8724d50d55d5282}{RTC\+\_\+\+BKP17R}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb00d71ec7bae68636740347f971bb05}{RTC\+\_\+\+BKP17\+R\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad55ca335d5c133a1b773affcb87e421c}{RTC\+\_\+\+BKP18\+R\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad06553479e94b2bbd23fde19bbcf0667}{RTC\+\_\+\+BKP18\+R\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad55ca335d5c133a1b773affcb87e421c}{RTC\+\_\+\+BKP18\+R\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66154eb091275e87a4bd53e87ef9214e}{RTC\+\_\+\+BKP18R}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad06553479e94b2bbd23fde19bbcf0667}{RTC\+\_\+\+BKP18\+R\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5eee6977105e1d1972deedeeb87efe2c}{RTC\+\_\+\+BKP19\+R\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9dd25b421b61fc893df921c7ea4d58f1}{RTC\+\_\+\+BKP19\+R\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5eee6977105e1d1972deedeeb87efe2c}{RTC\+\_\+\+BKP19\+R\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa4c31e33d851fde2715059ea28dac6f}{RTC\+\_\+\+BKP19R}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9dd25b421b61fc893df921c7ea4d58f1}{RTC\+\_\+\+BKP19\+R\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70de60adf3ddd7d029bb2c6ae26d9584}{RTC\+\_\+\+BKP\+\_\+\+NUMBER}}~0x000000014U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f1d2c5a9e481ca06d0e29332f6f948a}{SPI\+\_\+\+CR1\+\_\+\+CPHA\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07233629d8982af09168080501d30522}{SPI\+\_\+\+CR1\+\_\+\+CPHA\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f1d2c5a9e481ca06d0e29332f6f948a}{SPI\+\_\+\+CR1\+\_\+\+CPHA\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97602d8ded14bbd2c1deadaf308755a3}{SPI\+\_\+\+CR1\+\_\+\+CPHA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07233629d8982af09168080501d30522}{SPI\+\_\+\+CR1\+\_\+\+CPHA\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd3274c0dce6293370773c5050f9c4be}{SPI\+\_\+\+CR1\+\_\+\+CPOL\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95caab18b821909a9547771f9316e2b0}{SPI\+\_\+\+CR1\+\_\+\+CPOL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd3274c0dce6293370773c5050f9c4be}{SPI\+\_\+\+CR1\+\_\+\+CPOL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2616a10f5118cdc68fbdf0582481e124}{SPI\+\_\+\+CR1\+\_\+\+CPOL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95caab18b821909a9547771f9316e2b0}{SPI\+\_\+\+CR1\+\_\+\+CPOL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27567886a2c76d088e01ad16851cdb71}{SPI\+\_\+\+CR1\+\_\+\+MSTR\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab94621170d4ce16d6e7f2310461df97d}{SPI\+\_\+\+CR1\+\_\+\+MSTR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27567886a2c76d088e01ad16851cdb71}{SPI\+\_\+\+CR1\+\_\+\+MSTR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b3b6ae107fc37bf18e14506298d7a55}{SPI\+\_\+\+CR1\+\_\+\+MSTR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab94621170d4ce16d6e7f2310461df97d}{SPI\+\_\+\+CR1\+\_\+\+MSTR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6a71c219a81b476e66c3579d72120b9}{SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec378749f03998b5d2769c3d83deef23}{SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+\+Msk}}~(0x7\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6a71c219a81b476e66c3579d72120b9}{SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga261af22667719a32b3ce566c1e261936}{SPI\+\_\+\+CR1\+\_\+\+BR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec378749f03998b5d2769c3d83deef23}{SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa364b123cf797044094cc229330ce321}{SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6a71c219a81b476e66c3579d72120b9}{SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45e93d18c8966964ed1926d5ca87ef46}{SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6a71c219a81b476e66c3579d72120b9}{SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28b823d564e9d90150bcc6744b4ed622}{SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6a71c219a81b476e66c3579d72120b9}{SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f5515b536f82c1d91a64bd534030284}{SPI\+\_\+\+CR1\+\_\+\+SPE\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5cf4679f3fe8cfa50ecbac5b45d084bb}{SPI\+\_\+\+CR1\+\_\+\+SPE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f5515b536f82c1d91a64bd534030284}{SPI\+\_\+\+CR1\+\_\+\+SPE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5a646d978d3b98eb7c6a5d95d75c3f9}{SPI\+\_\+\+CR1\+\_\+\+SPE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5cf4679f3fe8cfa50ecbac5b45d084bb}{SPI\+\_\+\+CR1\+\_\+\+SPE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga982b564879d1dc60a3be787409df0c27}{SPI\+\_\+\+CR1\+\_\+\+LSBFIRST\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadfc0bbf312eaf7e0a5bbe54fdcc2f12e}{SPI\+\_\+\+CR1\+\_\+\+LSBFIRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga982b564879d1dc60a3be787409df0c27}{SPI\+\_\+\+CR1\+\_\+\+LSBFIRST\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab929e9d5ddbb66f229c501ab18d0e6e8}{SPI\+\_\+\+CR1\+\_\+\+LSBFIRST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadfc0bbf312eaf7e0a5bbe54fdcc2f12e}{SPI\+\_\+\+CR1\+\_\+\+LSBFIRST\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad99cf4909aa9307e01f61645451a9d0e}{SPI\+\_\+\+CR1\+\_\+\+SSI\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0bfe153c59ffd52199d4b37e3287f89}{SPI\+\_\+\+CR1\+\_\+\+SSI\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad99cf4909aa9307e01f61645451a9d0e}{SPI\+\_\+\+CR1\+\_\+\+SSI\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f154374b58c0234f82ea326cb303a1e}{SPI\+\_\+\+CR1\+\_\+\+SSI}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0bfe153c59ffd52199d4b37e3287f89}{SPI\+\_\+\+CR1\+\_\+\+SSI\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2909290fab17ee930afc335811f574c}{SPI\+\_\+\+CR1\+\_\+\+SSM\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43417092a8ed735def35b386a251a7bb}{SPI\+\_\+\+CR1\+\_\+\+SSM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2909290fab17ee930afc335811f574c}{SPI\+\_\+\+CR1\+\_\+\+SSM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e236047e05106cf1ba7929766311382}{SPI\+\_\+\+CR1\+\_\+\+SSM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43417092a8ed735def35b386a251a7bb}{SPI\+\_\+\+CR1\+\_\+\+SSM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd702fae4dcca65f3b43b2e02f67ee7b}{SPI\+\_\+\+CR1\+\_\+\+RXONLY\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02d6321808ed988c60d703e062d58b64}{SPI\+\_\+\+CR1\+\_\+\+RXONLY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd702fae4dcca65f3b43b2e02f67ee7b}{SPI\+\_\+\+CR1\+\_\+\+RXONLY\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ffecf774b84a8cdc11ab1f931791883}{SPI\+\_\+\+CR1\+\_\+\+RXONLY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02d6321808ed988c60d703e062d58b64}{SPI\+\_\+\+CR1\+\_\+\+RXONLY\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5290662db14690d4bcf30ed9e4694462}{SPI\+\_\+\+CR1\+\_\+\+DFF\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a87fe55ac0f85e207a58fcd73610f46}{SPI\+\_\+\+CR1\+\_\+\+DFF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5290662db14690d4bcf30ed9e4694462}{SPI\+\_\+\+CR1\+\_\+\+DFF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ffabea0de695a19198d906bf6a1d9fd}{SPI\+\_\+\+CR1\+\_\+\+DFF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a87fe55ac0f85e207a58fcd73610f46}{SPI\+\_\+\+CR1\+\_\+\+DFF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4280bd0e8bcc3a268fa3a17b684499d7}{SPI\+\_\+\+CR1\+\_\+\+CRCNEXT\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaebbf9ed4a9723901f5414654f151d816}{SPI\+\_\+\+CR1\+\_\+\+CRCNEXT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4280bd0e8bcc3a268fa3a17b684499d7}{SPI\+\_\+\+CR1\+\_\+\+CRCNEXT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57072f13c2e54c12186ae8c5fdecb250}{SPI\+\_\+\+CR1\+\_\+\+CRCNEXT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaebbf9ed4a9723901f5414654f151d816}{SPI\+\_\+\+CR1\+\_\+\+CRCNEXT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54cb3022c5e3d98cd81a7ff1cb087fac}{SPI\+\_\+\+CR1\+\_\+\+CRCEN\+\_\+\+Pos}}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a5a712f31c65ea8ee829377edc5ede3}{SPI\+\_\+\+CR1\+\_\+\+CRCEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54cb3022c5e3d98cd81a7ff1cb087fac}{SPI\+\_\+\+CR1\+\_\+\+CRCEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9339b7c6466f09ad26c26b3bb81c51b}{SPI\+\_\+\+CR1\+\_\+\+CRCEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a5a712f31c65ea8ee829377edc5ede3}{SPI\+\_\+\+CR1\+\_\+\+CRCEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2975c27caad9e31aad719d78d591ac1d}{SPI\+\_\+\+CR1\+\_\+\+BIDIOE\+\_\+\+Pos}}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bcee503ed5669187bb980faf90d57ca}{SPI\+\_\+\+CR1\+\_\+\+BIDIOE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2975c27caad9e31aad719d78d591ac1d}{SPI\+\_\+\+CR1\+\_\+\+BIDIOE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga378953916b7701bd49f063c0366b703f}{SPI\+\_\+\+CR1\+\_\+\+BIDIOE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bcee503ed5669187bb980faf90d57ca}{SPI\+\_\+\+CR1\+\_\+\+BIDIOE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab07c9facbfdb0a7d5d89b1fd6a3ef711}{SPI\+\_\+\+CR1\+\_\+\+BIDIMODE\+\_\+\+Pos}}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2c9301aa73d6795e9739f8d12d42c15}{SPI\+\_\+\+CR1\+\_\+\+BIDIMODE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab07c9facbfdb0a7d5d89b1fd6a3ef711}{SPI\+\_\+\+CR1\+\_\+\+BIDIMODE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43608d3c2959fc9ca64398d61cbf484e}{SPI\+\_\+\+CR1\+\_\+\+BIDIMODE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2c9301aa73d6795e9739f8d12d42c15}{SPI\+\_\+\+CR1\+\_\+\+BIDIMODE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3079c4eebd0aef7bd22817bb99f21021}{SPI\+\_\+\+CR2\+\_\+\+RXDMAEN\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae038c9a5d545c01038bf6628492cdc6e}{SPI\+\_\+\+CR2\+\_\+\+RXDMAEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3079c4eebd0aef7bd22817bb99f21021}{SPI\+\_\+\+CR2\+\_\+\+RXDMAEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf23c590d98279634af05550702a806da}{SPI\+\_\+\+CR2\+\_\+\+RXDMAEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae038c9a5d545c01038bf6628492cdc6e}{SPI\+\_\+\+CR2\+\_\+\+RXDMAEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24ae89d7e48296566cd18fb7495a2c81}{SPI\+\_\+\+CR2\+\_\+\+TXDMAEN\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga884bb8bbd8b60cea7b7fb11a23231678}{SPI\+\_\+\+CR2\+\_\+\+TXDMAEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24ae89d7e48296566cd18fb7495a2c81}{SPI\+\_\+\+CR2\+\_\+\+TXDMAEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3eee671793983a3bd669c9173b2ce210}{SPI\+\_\+\+CR2\+\_\+\+TXDMAEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga884bb8bbd8b60cea7b7fb11a23231678}{SPI\+\_\+\+CR2\+\_\+\+TXDMAEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0d0f5f51a5804e1a204bf1643516896}{SPI\+\_\+\+CR2\+\_\+\+SSOE\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4de245d8ff3e31709fd9a665e58f15c1}{SPI\+\_\+\+CR2\+\_\+\+SSOE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0d0f5f51a5804e1a204bf1643516896}{SPI\+\_\+\+CR2\+\_\+\+SSOE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae94612b95395eff626f5f3d7d28352dd}{SPI\+\_\+\+CR2\+\_\+\+SSOE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4de245d8ff3e31709fd9a665e58f15c1}{SPI\+\_\+\+CR2\+\_\+\+SSOE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa192ac1c1066c8867a6fec7de630d222}{SPI\+\_\+\+CR2\+\_\+\+FRF\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47060f3941e2410bd9bc3b570f39a3d1}{SPI\+\_\+\+CR2\+\_\+\+FRF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa192ac1c1066c8867a6fec7de630d222}{SPI\+\_\+\+CR2\+\_\+\+FRF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09e3f41fa2150831afaac191046087f2}{SPI\+\_\+\+CR2\+\_\+\+FRF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47060f3941e2410bd9bc3b570f39a3d1}{SPI\+\_\+\+CR2\+\_\+\+FRF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga632cdba8557df9c3bbd2561b93f4e0f7}{SPI\+\_\+\+CR2\+\_\+\+ERRIE\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0fb21a03a7b4e7bd38520e2909063c92}{SPI\+\_\+\+CR2\+\_\+\+ERRIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga632cdba8557df9c3bbd2561b93f4e0f7}{SPI\+\_\+\+CR2\+\_\+\+ERRIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf18705567de7ab52a62e5ef3ba27418b}{SPI\+\_\+\+CR2\+\_\+\+ERRIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0fb21a03a7b4e7bd38520e2909063c92}{SPI\+\_\+\+CR2\+\_\+\+ERRIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2e1e16fa6007b96880333d0321c5971}{SPI\+\_\+\+CR2\+\_\+\+RXNEIE\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ad371f3900a415251ab34cd186d9a44}{SPI\+\_\+\+CR2\+\_\+\+RXNEIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2e1e16fa6007b96880333d0321c5971}{SPI\+\_\+\+CR2\+\_\+\+RXNEIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7d4c37fbbcced7f2a0421e6ffd103ea}{SPI\+\_\+\+CR2\+\_\+\+RXNEIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ad371f3900a415251ab34cd186d9a44}{SPI\+\_\+\+CR2\+\_\+\+RXNEIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01e9b00dc195c10d1baefd0687ab9262}{SPI\+\_\+\+CR2\+\_\+\+TXEIE\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64d3cd4fd2b7dca5e43332a3e2a36641}{SPI\+\_\+\+CR2\+\_\+\+TXEIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01e9b00dc195c10d1baefd0687ab9262}{SPI\+\_\+\+CR2\+\_\+\+TXEIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23f683a1252ccaf625cae1a978989b2c}{SPI\+\_\+\+CR2\+\_\+\+TXEIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64d3cd4fd2b7dca5e43332a3e2a36641}{SPI\+\_\+\+CR2\+\_\+\+TXEIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga306a27b203d1275f848f2767d76c9e3b}{SPI\+\_\+\+SR\+\_\+\+RXNE\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85e7198d3d1f577cae637c8295e7691e}{SPI\+\_\+\+SR\+\_\+\+RXNE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga306a27b203d1275f848f2767d76c9e3b}{SPI\+\_\+\+SR\+\_\+\+RXNE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40e14de547aa06864abcd4b0422d8b48}{SPI\+\_\+\+SR\+\_\+\+RXNE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85e7198d3d1f577cae637c8295e7691e}{SPI\+\_\+\+SR\+\_\+\+RXNE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92e10388eb117c22b63994b491d9ec9d}{SPI\+\_\+\+SR\+\_\+\+TXE\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee9564d438c48424c767347324a2eb03}{SPI\+\_\+\+SR\+\_\+\+TXE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92e10388eb117c22b63994b491d9ec9d}{SPI\+\_\+\+SR\+\_\+\+TXE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bd5d21816947fcb25ccae7d3bf8eb2c}{SPI\+\_\+\+SR\+\_\+\+TXE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee9564d438c48424c767347324a2eb03}{SPI\+\_\+\+SR\+\_\+\+TXE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5b742da8b06539f6119d020885a6e0c}{SPI\+\_\+\+SR\+\_\+\+CHSIDE\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga226666adbdbd46974bcc4a05772bbfc4}{SPI\+\_\+\+SR\+\_\+\+CHSIDE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5b742da8b06539f6119d020885a6e0c}{SPI\+\_\+\+SR\+\_\+\+CHSIDE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81bd052f0b2e819ddd6bb16c2292a2de}{SPI\+\_\+\+SR\+\_\+\+CHSIDE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga226666adbdbd46974bcc4a05772bbfc4}{SPI\+\_\+\+SR\+\_\+\+CHSIDE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93586e3966e74b1df8dbda75e68b26f0}{SPI\+\_\+\+SR\+\_\+\+UDR\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ceaae6d492b8b844ff2b83e3251d28e}{SPI\+\_\+\+SR\+\_\+\+UDR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93586e3966e74b1df8dbda75e68b26f0}{SPI\+\_\+\+SR\+\_\+\+UDR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13d3292e963499c0e9a36869909229e6}{SPI\+\_\+\+SR\+\_\+\+UDR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ceaae6d492b8b844ff2b83e3251d28e}{SPI\+\_\+\+SR\+\_\+\+UDR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga411b6a4aa85d06e425050130f82db35c}{SPI\+\_\+\+SR\+\_\+\+CRCERR\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4f508924f9e531136bf0d4fadb68d48}{SPI\+\_\+\+SR\+\_\+\+CRCERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga411b6a4aa85d06e425050130f82db35c}{SPI\+\_\+\+SR\+\_\+\+CRCERR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69e543fa9584fd636032a3ee735f750b}{SPI\+\_\+\+SR\+\_\+\+CRCERR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4f508924f9e531136bf0d4fadb68d48}{SPI\+\_\+\+SR\+\_\+\+CRCERR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb7ef73b03bbd542c54fc4e9c9124e73}{SPI\+\_\+\+SR\+\_\+\+MODF\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3db9b07f317546b9f724067956b07e9c}{SPI\+\_\+\+SR\+\_\+\+MODF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb7ef73b03bbd542c54fc4e9c9124e73}{SPI\+\_\+\+SR\+\_\+\+MODF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabaa043349833dc7b8138969c64f63adf}{SPI\+\_\+\+SR\+\_\+\+MODF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3db9b07f317546b9f724067956b07e9c}{SPI\+\_\+\+SR\+\_\+\+MODF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6137ac3afbbc8b50c7a998368d2cb9be}{SPI\+\_\+\+SR\+\_\+\+OVR\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73daf0783ad13468420bbf4d05e150dd}{SPI\+\_\+\+SR\+\_\+\+OVR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6137ac3afbbc8b50c7a998368d2cb9be}{SPI\+\_\+\+SR\+\_\+\+OVR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8d902302c5eb81ce4a57029de281232}{SPI\+\_\+\+SR\+\_\+\+OVR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73daf0783ad13468420bbf4d05e150dd}{SPI\+\_\+\+SR\+\_\+\+OVR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8313629719f8dc81536dd8faa824e6c8}{SPI\+\_\+\+SR\+\_\+\+BSY\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcecff7ba1632cf4035a83dd588c4421}{SPI\+\_\+\+SR\+\_\+\+BSY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8313629719f8dc81536dd8faa824e6c8}{SPI\+\_\+\+SR\+\_\+\+BSY\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3498df67729ae048dc5f315ef7c16bf}{SPI\+\_\+\+SR\+\_\+\+BSY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcecff7ba1632cf4035a83dd588c4421}{SPI\+\_\+\+SR\+\_\+\+BSY\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb0e70677f5775a55044111eb83e1ba6}{SPI\+\_\+\+SR\+\_\+\+FRE\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd7e467f149f7b4f7c6eb2deb8be5338}{SPI\+\_\+\+SR\+\_\+\+FRE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb0e70677f5775a55044111eb83e1ba6}{SPI\+\_\+\+SR\+\_\+\+FRE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace2c7cac9431231663af42e6f5aabce6}{SPI\+\_\+\+SR\+\_\+\+FRE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd7e467f149f7b4f7c6eb2deb8be5338}{SPI\+\_\+\+SR\+\_\+\+FRE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b57ca6bca45cfdaed4a26fefc0da85f}{SPI\+\_\+\+DR\+\_\+\+DR\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf50021b52352481a497f21c72c33e966}{SPI\+\_\+\+DR\+\_\+\+DR\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b57ca6bca45cfdaed4a26fefc0da85f}{SPI\+\_\+\+DR\+\_\+\+DR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4da7d7f05a28d1aaa52ec557e55e1ad}{SPI\+\_\+\+DR\+\_\+\+DR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf50021b52352481a497f21c72c33e966}{SPI\+\_\+\+DR\+\_\+\+DR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0244eb48f4c5158b03dd4b26cc0d2eac}{SPI\+\_\+\+CRCPR\+\_\+\+CRCPOLY\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67c234978a817dee4fc561201b3ef056}{SPI\+\_\+\+CRCPR\+\_\+\+CRCPOLY\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0244eb48f4c5158b03dd4b26cc0d2eac}{SPI\+\_\+\+CRCPR\+\_\+\+CRCPOLY\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae968658ab837800723eafcc21af10247}{SPI\+\_\+\+CRCPR\+\_\+\+CRCPOLY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67c234978a817dee4fc561201b3ef056}{SPI\+\_\+\+CRCPR\+\_\+\+CRCPOLY\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b80d92a2b51c4c61d5a646ac2b36129}{SPI\+\_\+\+RXCRCR\+\_\+\+RXCRC\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3318f05b5d1bebf96434ae4bc88e46da}{SPI\+\_\+\+RXCRCR\+\_\+\+RXCRC\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b80d92a2b51c4c61d5a646ac2b36129}{SPI\+\_\+\+RXCRCR\+\_\+\+RXCRC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a01a578c2c7bb4e587a8f1610843181}{SPI\+\_\+\+RXCRCR\+\_\+\+RXCRC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3318f05b5d1bebf96434ae4bc88e46da}{SPI\+\_\+\+RXCRCR\+\_\+\+RXCRC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a0e6e24778c36e45838350d052916d1}{SPI\+\_\+\+TXCRCR\+\_\+\+TXCRC\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca1f646ca0bb6ae44744956b39b0702d}{SPI\+\_\+\+TXCRCR\+\_\+\+TXCRC\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a0e6e24778c36e45838350d052916d1}{SPI\+\_\+\+TXCRCR\+\_\+\+TXCRC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c69dc721e89e40056999b64572dff09}{SPI\+\_\+\+TXCRCR\+\_\+\+TXCRC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca1f646ca0bb6ae44744956b39b0702d}{SPI\+\_\+\+TXCRCR\+\_\+\+TXCRC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ea301a1a44423c53d2d388a9c7677bd}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+CHLEN\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a842b52587ad0e434153bf9df2ecc50}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+CHLEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ea301a1a44423c53d2d388a9c7677bd}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+CHLEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c362b3d703698a7891f032f6b29056f}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+CHLEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a842b52587ad0e434153bf9df2ecc50}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+CHLEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a60bd1db55a2dfcf20a834e9ad05a66}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+DATLEN\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbffb30650c0d4c84232813213271169}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+DATLEN\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a60bd1db55a2dfcf20a834e9ad05a66}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+DATLEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc12f9d2003ab169a3f68e9d809f84ae}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+DATLEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbffb30650c0d4c84232813213271169}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+DATLEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa20ad624085d2e533eea3662cb03d8fa}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+DATLEN\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a60bd1db55a2dfcf20a834e9ad05a66}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+DATLEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf6e940d195fa1633cb1b23414f00412}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+DATLEN\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a60bd1db55a2dfcf20a834e9ad05a66}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+DATLEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bf83ceaefcb4190b2fb5ae09f659d8d}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+CKPOL\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b3b7c3f4fc9a499410bff94553534f5}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+CKPOL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bf83ceaefcb4190b2fb5ae09f659d8d}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+CKPOL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c5be1f1c8b4689643e04cd5034e7f5f}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+CKPOL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b3b7c3f4fc9a499410bff94553534f5}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+CKPOL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d794bb7f4327025db354ad26bf83986}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SSTD\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff08fac3bb90bd73b0bdadddb6a1411a}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SSTD\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d794bb7f4327025db354ad26bf83986}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SSTD\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a822a80be3a51524b42491248f8031f}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SSTD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff08fac3bb90bd73b0bdadddb6a1411a}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SSTD\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafeba0a45703463dfe05334364bdacbe8}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SSTD\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d794bb7f4327025db354ad26bf83986}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SSTD\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0142a3667f59bce9bae80d31e88a124a}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SSTD\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d794bb7f4327025db354ad26bf83986}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SSTD\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf486d8ce50abc465f372b6fcc7a0704d}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+PCMSYNC\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeecf52a47dc8d82d6e3d3951c51f4dc1}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+PCMSYNC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf486d8ce50abc465f372b6fcc7a0704d}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+PCMSYNC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66a29efc32a31f903e89b7ddcd20857b}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+PCMSYNC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeecf52a47dc8d82d6e3d3951c51f4dc1}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+PCMSYNC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c7f5184bc8db838c594b07965e81619}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SCFG\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3ca3fbea0bb2c306c0d7f4bcaee8b0d}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SCFG\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c7f5184bc8db838c594b07965e81619}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SCFG\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf09fd11f6f97000266b30b015bf2cb68}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SCFG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3ca3fbea0bb2c306c0d7f4bcaee8b0d}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SCFG\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga421c94680ee8a2583419e2b0c89e995e}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SCFG\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c7f5184bc8db838c594b07965e81619}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SCFG\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80c398b9e79fcc61a497f9d7dd910352}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SCFG\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c7f5184bc8db838c594b07965e81619}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SCFG\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga967de848b594a623b10019d912266ed3}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SE\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafefdd032e0fcf3d4d73f5bf167f74c6b}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga967de848b594a623b10019d912266ed3}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30d76c7552c91bbd5cbac70d9c56ebb3}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafefdd032e0fcf3d4d73f5bf167f74c6b}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga443830d47e0ebc5e0141dad4a7d43978}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SMOD\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa67cab1dd9189de25a0aec2cce90479a}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SMOD\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga443830d47e0ebc5e0141dad4a7d43978}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SMOD\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae99763414b3c2f11fcfecb1f93eb6701}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SMOD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa67cab1dd9189de25a0aec2cce90479a}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SMOD\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab840a9d53e7de5f0de74d20d5e11e0fa}{SPI\+\_\+\+I2\+SPR\+\_\+\+I2\+SDIV\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ae53c9d1c862f377fb76fb253324ac4}{SPI\+\_\+\+I2\+SPR\+\_\+\+I2\+SDIV\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab840a9d53e7de5f0de74d20d5e11e0fa}{SPI\+\_\+\+I2\+SPR\+\_\+\+I2\+SDIV\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga406ce88b2580a421f5b28bdbeb303543}{SPI\+\_\+\+I2\+SPR\+\_\+\+I2\+SDIV}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ae53c9d1c862f377fb76fb253324ac4}{SPI\+\_\+\+I2\+SPR\+\_\+\+I2\+SDIV\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabfb7274ed8833e66663a995ca074c1d9}{SPI\+\_\+\+I2\+SPR\+\_\+\+ODD\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8892fa60c17ea6a9a645671d4d6ffdc}{SPI\+\_\+\+I2\+SPR\+\_\+\+ODD\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabfb7274ed8833e66663a995ca074c1d9}{SPI\+\_\+\+I2\+SPR\+\_\+\+ODD\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d6d4136a5ae12f9bd5940324282355a}{SPI\+\_\+\+I2\+SPR\+\_\+\+ODD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8892fa60c17ea6a9a645671d4d6ffdc}{SPI\+\_\+\+I2\+SPR\+\_\+\+ODD\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1219b3f0097930dd635f434a019d38c6}{SPI\+\_\+\+I2\+SPR\+\_\+\+MCKOE\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa466ff1b4340cc07fd6362f7bfb173f4}{SPI\+\_\+\+I2\+SPR\+\_\+\+MCKOE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1219b3f0097930dd635f434a019d38c6}{SPI\+\_\+\+I2\+SPR\+\_\+\+MCKOE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25669c3686c0c577d2d371ac09200ff0}{SPI\+\_\+\+I2\+SPR\+\_\+\+MCKOE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa466ff1b4340cc07fd6362f7bfb173f4}{SPI\+\_\+\+I2\+SPR\+\_\+\+MCKOE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20a445ef41a942b3ec617cfce8297931}{SYSCFG\+\_\+\+MEMRMP\+\_\+\+MEM\+\_\+\+MODE\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1309dcedba4fee11e085cdfaf974cc3d}{SYSCFG\+\_\+\+MEMRMP\+\_\+\+MEM\+\_\+\+MODE\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20a445ef41a942b3ec617cfce8297931}{SYSCFG\+\_\+\+MEMRMP\+\_\+\+MEM\+\_\+\+MODE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c05039ec67573c00da29f58b914f258}{SYSCFG\+\_\+\+MEMRMP\+\_\+\+MEM\+\_\+\+MODE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1309dcedba4fee11e085cdfaf974cc3d}{SYSCFG\+\_\+\+MEMRMP\+\_\+\+MEM\+\_\+\+MODE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30d5f406535f94faea2e7f924d50201b}{SYSCFG\+\_\+\+MEMRMP\+\_\+\+MEM\+\_\+\+MODE\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20a445ef41a942b3ec617cfce8297931}{SYSCFG\+\_\+\+MEMRMP\+\_\+\+MEM\+\_\+\+MODE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5d76e8b4d801b35c31ef352b33407be}{SYSCFG\+\_\+\+MEMRMP\+\_\+\+MEM\+\_\+\+MODE\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20a445ef41a942b3ec617cfce8297931}{SYSCFG\+\_\+\+MEMRMP\+\_\+\+MEM\+\_\+\+MODE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada815bbefb97e746d603dc0a4227fad7}{SYSCFG\+\_\+\+PMC\+\_\+\+ADC1\+DC2\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacda66074fdac84d2d88a486050891910}{SYSCFG\+\_\+\+PMC\+\_\+\+ADC1\+DC2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada815bbefb97e746d603dc0a4227fad7}{SYSCFG\+\_\+\+PMC\+\_\+\+ADC1\+DC2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69d0997434d521e50c9e7339d268482e}{SYSCFG\+\_\+\+PMC\+\_\+\+ADC1\+DC2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacda66074fdac84d2d88a486050891910}{SYSCFG\+\_\+\+PMC\+\_\+\+ADC1\+DC2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae40db3f75cc81dcb1b6b8c18194d07a8}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c2b219e4d77fac522233905dc0d8de8}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae40db3f75cc81dcb1b6b8c18194d07a8}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75b70d07448c3037234bc2abb8e3d884}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c2b219e4d77fac522233905dc0d8de8}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e187825ececb74bc0dc9bb16a22e8af}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac033e65cf79968349e0fa5e52ebf4ccd}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e187825ececb74bc0dc9bb16a22e8af}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7fc84838c77f799cb7e57d6e97c6c16d}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac033e65cf79968349e0fa5e52ebf4ccd}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga283584ecd69e2dfd310b2b09d1028457}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1383ce11441c048c62e317e78eff0545}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga283584ecd69e2dfd310b2b09d1028457}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d0a0a6b8223777937d8c9012658d6cd}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1383ce11441c048c62e317e78eff0545}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08a505d92a83c5fc8d5d0c8202119f61}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90072fd2defc44f0975836484c9d9bbf}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08a505d92a83c5fc8d5d0c8202119f61}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3bf2306f79ebb709da5ecf83e59ded4}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90072fd2defc44f0975836484c9d9bbf}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6de6aa8e32ae5cd07fd69e42e7226bd1}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PA}}~0x0000U
\begin{DoxyCompactList}\small\item\em EXTI0 configuration. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf43c9ef6b61e39655cbe969967c79a69}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PB}}~0x0001U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga861a4d7b48ffd93997267baaad12fd51}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PC}}~0x0002U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga766d0bf3501e207b0baa066cf756688f}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PH}}~0x0007U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4b78c30e4ef4fa441582eb3c102865d}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PA}}~0x0000U
\begin{DoxyCompactList}\small\item\em EXTI1 configuration. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19a11fce288d19546c76257483e0dcb6}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PB}}~0x0010U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae45a8c814b13fa19f157364dc715c08a}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PC}}~0x0020U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ac69d7f391e837d8e8adce27704d87d}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PH}}~0x0070U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4096f472e87e021f4d4c94457ddaf5f1}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PA}}~0x0000U
\begin{DoxyCompactList}\small\item\em EXTI2 configuration. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cd240d61fd8a9666621f0dee07a08e5}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PB}}~0x0100U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03ce7faaf56aa9efcc74af65619e275e}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PC}}~0x0200U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada5ffab92c39cbfc695ce57a4e6177e5}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PH}}~0x0700U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45ed24773c389f4477944c2c43d106c0}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PA}}~0x0000U
\begin{DoxyCompactList}\small\item\em EXTI3 configuration. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga652183838bb096717551bf8a1917c257}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PB}}~0x1000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb1809e5b8a9ebc4b1cbc8967d985929}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PC}}~0x2000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae49def2961bf528448a4fbb4aa9c9d94}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PH}}~0x7000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2d0b453a61771de5591f5eb58ccb174}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf05f6030b07cf7ca730a2ea8325e7640}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2d0b453a61771de5591f5eb58ccb174}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2a57b4872977812e60d521268190e1e}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf05f6030b07cf7ca730a2ea8325e7640}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade15c38da4f70df1a360337abac37314}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa47b595915b1cd571357a04f31c79656}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade15c38da4f70df1a360337abac37314}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6682a1b97b04c5c33085ffd2827ccd17}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa47b595915b1cd571357a04f31c79656}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab355e39e166c83c356999c3da7fd7893}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaadbcd9e40a5da23a133cd3479d326c66}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab355e39e166c83c356999c3da7fd7893}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c50caf6019fd7d5038d77e61f57ad7b}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaadbcd9e40a5da23a133cd3479d326c66}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa503d2cda916e0b9d0f621317c3f1601}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97160d2262cb4ab1ae9098809391f52e}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa503d2cda916e0b9d0f621317c3f1601}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga638ea3bb014752813d064d37b3388950}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97160d2262cb4ab1ae9098809391f52e}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51147f1747daf48dbcfad03285ae8889}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PA}}~0x0000U
\begin{DoxyCompactList}\small\item\em EXTI4 configuration. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga917aeb0df688d6b34785085fc85d9e47}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PB}}~0x0001U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14ac312beeb19d3bb34a552546477613}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PC}}~0x0002U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga339f8994c317190a387a96b857aa79d0}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PH}}~0x0007U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb9581c515a4bdf1ed88fe96d8c24794}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PA}}~0x0000U
\begin{DoxyCompactList}\small\item\em EXTI5 configuration. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90a3f610234dfa13f56e72c76a12be74}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PB}}~0x0010U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33b6bdc1b4bfeda0d4034dc67f1a6046}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PC}}~0x0020U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a06842a64138b5010186d980cb594f9}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PH}}~0x0070U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e87c78fb6dfde7c8b7f81fe3b65aae9}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PA}}~0x0000U
\begin{DoxyCompactList}\small\item\em EXTI6 configuration. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6528de8e4ca8741e86ae254e1d6b2a70}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PB}}~0x0100U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53d8745705d5eb84c70a8554f61d59ac}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PC}}~0x0200U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga283486dccd660fbf830e8c44b0161a63}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PH}}~0x0700U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f1bfd3af524288b6ce54d7f9aef410a}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PA}}~0x0000U
\begin{DoxyCompactList}\small\item\em EXTI7 configuration. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab18d324986b18858f901febbcc2a57b7}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PB}}~0x1000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9f53618d9cf13af2b2ecf191da8595a}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PC}}~0x2000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0ce56e15f4eb86a3e262deaa845cb99}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PH}}~0x7000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e1169e4f50e721a7c6b9d9c2b722035}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab693b7e686ba5646959113dd6b408673}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e1169e4f50e721a7c6b9d9c2b722035}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2a656b18cc728e38acb72cf8d7e7935}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab693b7e686ba5646959113dd6b408673}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f6d994a483df2e705db0343cb88fb53}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ea1b3c5cb074a305ad06709a7023689}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f6d994a483df2e705db0343cb88fb53}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga002462e4c233adc6dd502de726994575}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ea1b3c5cb074a305ad06709a7023689}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d6efb981e6435ae15643e438196ffba}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1803c2719fb53533547496e02c8b07d4}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d6efb981e6435ae15643e438196ffba}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fc06b17c3b3d393b749bf9924a43a80}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1803c2719fb53533547496e02c8b07d4}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29b9c2241040cf831bbb18391cda402c}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c7d37c95e30bf30ac80d455bfa9a842}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29b9c2241040cf831bbb18391cda402c}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa66cc9a579696c8f5c41f5f138ee1e67}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c7d37c95e30bf30ac80d455bfa9a842}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1c6843a871f1a06ca25c0de50048b10}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PA}}~0x0000U
\begin{DoxyCompactList}\small\item\em EXTI8 configuration. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4818dc7bffc8dfc2acc48995a62e66c5}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PB}}~0x0001U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba0d34ff57632d7753981404cef548e2}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PC}}~0x0002U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bf3fc7a2e35b7cbb9f08f2e3b06a3c4}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PH}}~0x0007U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93e284e59c4ff887b2e79851ac0a81c4}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PA}}~0x0000U
\begin{DoxyCompactList}\small\item\em EXTI9 configuration. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9271cbc1ed09774a5fef4b379cab260}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PB}}~0x0010U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1cc355176941881870c620c0837cab48}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PC}}~0x0020U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31fdedc4a90328881fe8817f4eef61b2}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PH}}~0x0070U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25acdbb9e916c440c41a060d861130ee}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PA}}~0x0000U
\begin{DoxyCompactList}\small\item\em EXTI10 configuration. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8d9aec4349bf38a4a9753b267b7de7e}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PB}}~0x0100U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62d2b81d49e30ab4fe96572be5da8484}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PC}}~0x0200U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga791e7d2bd23ae969540e5509c6718255}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PH}}~0x0700U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ca8a85d4512677eff6ed2aac897a366}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PA}}~0x0000U
\begin{DoxyCompactList}\small\item\em EXTI11 configuration. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaedb3a8cc6b1763e303986553c0e4e7f8}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PB}}~0x1000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b01c8ba6cb27899a4f5fa494bf2b3f5}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PC}}~0x2000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa58cfe5d03072c259582ba8fefa322bf}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PH}}~0x7000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81bcb273eca8dad24924a1402c31411e}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabcd55b42c6aa84cdd8c36d7df16fcf5}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81bcb273eca8dad24924a1402c31411e}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d4b31f4a75d935b6a52afe6a16463d1}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabcd55b42c6aa84cdd8c36d7df16fcf5}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09cc7a3ec956c6849e56f0deb4bf94cc}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafaf1614a726586aeefae87ca1d803656}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09cc7a3ec956c6849e56f0deb4bf94cc}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f04cda5bfe876431d5ad864302d7fa1}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafaf1614a726586aeefae87ca1d803656}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga525a67279d0e7f222fd770de959a96d5}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95bb6740c8bc08eb716e3ef71841e81a}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga525a67279d0e7f222fd770de959a96d5}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabde06df3ec6e357374820a5a615991aa}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95bb6740c8bc08eb716e3ef71841e81a}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2d829ebf74fc207970f57a960bd8b4a}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08ef44dcc2fb1d5cb2fab3ca7eb1a45a}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2d829ebf74fc207970f57a960bd8b4a}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd325c27cff1ae3de773d5e205a33f4e}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08ef44dcc2fb1d5cb2fab3ca7eb1a45a}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ceaa63866465faa8145ce0c5d9a44d0}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PA}}~0x0000U
\begin{DoxyCompactList}\small\item\em EXTI12 configuration. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8b00a462533a83c75c588340a2fa710}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PB}}~0x0001U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d27668b1fa6b1accde06aa144faa970}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PC}}~0x0002U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b7baa5b844b78d3e05326607b2910a6}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PH}}~0x0007U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0514aaa894c9be44ba47c1346756f90b}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PA}}~0x0000U
\begin{DoxyCompactList}\small\item\em EXTI13 configuration. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34e6776e3ebfecc9e78c5aec77c48eff}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PB}}~0x0010U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c7833d4e3c6b7f3878f62a200a6ab14}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PC}}~0x0020U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61214ec3d87450f54b959aab49ea65b6}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PH}}~0x0070U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ad140a68e3e4e0406a182a504679ea9}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PA}}~0x0000U
\begin{DoxyCompactList}\small\item\em EXTI14 configuration. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5c1b8a0f2b4f79bd868bbb2b4eff617}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PB}}~0x0100U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ca668cdd447acb1740566f46de5eb19}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PC}}~0x0200U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07b38f38fa3957c6bc45ef4282b58377}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PH}}~0x0700U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2f28920677dd99f9132ed28f7b1d5e2}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PA}}~0x0000U
\begin{DoxyCompactList}\small\item\em EXTI15 configuration. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga412f44d6a8f8f60420d7e7f8b5635e09}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PB}}~0x1000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49778592caef3a176ee82c9b83e25148}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PC}}~0x2000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga701c1065ec215a34329017bae69046c3}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PH}}~0x7000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1747204ad5b1221e47a6610e46790e9}{SYSCFG\+\_\+\+CMPCR\+\_\+\+CMP\+\_\+\+PD\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ff39240a251120eebbc18e4955be5db}{SYSCFG\+\_\+\+CMPCR\+\_\+\+CMP\+\_\+\+PD\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1747204ad5b1221e47a6610e46790e9}{SYSCFG\+\_\+\+CMPCR\+\_\+\+CMP\+\_\+\+PD\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga261292a3a7ca1f767915b2e2ec3a7806}{SYSCFG\+\_\+\+CMPCR\+\_\+\+CMP\+\_\+\+PD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ff39240a251120eebbc18e4955be5db}{SYSCFG\+\_\+\+CMPCR\+\_\+\+CMP\+\_\+\+PD\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d5884039c7c13bdef0f45090f48e275}{SYSCFG\+\_\+\+CMPCR\+\_\+\+READY\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4d9717bd2df4c0742d09a2db4caa1ea}{SYSCFG\+\_\+\+CMPCR\+\_\+\+READY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d5884039c7c13bdef0f45090f48e275}{SYSCFG\+\_\+\+CMPCR\+\_\+\+READY\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae16bcca9b727e68f11467b6b3dad6215}{SYSCFG\+\_\+\+CMPCR\+\_\+\+READY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4d9717bd2df4c0742d09a2db4caa1ea}{SYSCFG\+\_\+\+CMPCR\+\_\+\+READY\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64079a79ff38ad2be84bf0fe286b428b}{SYSCFG\+\_\+\+CFGR\+\_\+\+FMPI2\+C1\+\_\+\+SCL\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa22fbd50a1b4d6b0f79480f057496325}{SYSCFG\+\_\+\+CFGR\+\_\+\+FMPI2\+C1\+\_\+\+SCL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64079a79ff38ad2be84bf0fe286b428b}{SYSCFG\+\_\+\+CFGR\+\_\+\+FMPI2\+C1\+\_\+\+SCL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63b46e6ee2e5de89a9a8baf68e9bda2b}{SYSCFG\+\_\+\+CFGR\+\_\+\+FMPI2\+C1\+\_\+\+SCL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa22fbd50a1b4d6b0f79480f057496325}{SYSCFG\+\_\+\+CFGR\+\_\+\+FMPI2\+C1\+\_\+\+SCL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga861074fb0cc575a8d8edb06ad01753b1}{SYSCFG\+\_\+\+CFGR\+\_\+\+FMPI2\+C1\+\_\+\+SDA\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3a5cc7ab5702581dffbabea9e3622f7}{SYSCFG\+\_\+\+CFGR\+\_\+\+FMPI2\+C1\+\_\+\+SDA\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga861074fb0cc575a8d8edb06ad01753b1}{SYSCFG\+\_\+\+CFGR\+\_\+\+FMPI2\+C1\+\_\+\+SDA\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf03179d3724ff42385a5e4a8ce33813c}{SYSCFG\+\_\+\+CFGR\+\_\+\+FMPI2\+C1\+\_\+\+SDA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3a5cc7ab5702581dffbabea9e3622f7}{SYSCFG\+\_\+\+CFGR\+\_\+\+FMPI2\+C1\+\_\+\+SDA\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4feef9521168ee39cd09ca58a2196331}{SYSCFG\+\_\+\+CFGR2\+\_\+\+LOCKUP\+\_\+\+LOCK\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c9141e55fa60413d8a4b369f90a5135}{SYSCFG\+\_\+\+CFGR2\+\_\+\+LOCKUP\+\_\+\+LOCK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4feef9521168ee39cd09ca58a2196331}{SYSCFG\+\_\+\+CFGR2\+\_\+\+LOCKUP\+\_\+\+LOCK\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac939ecc4db525e0d0e1297df2e910aa}{SYSCFG\+\_\+\+CFGR2\+\_\+\+LOCKUP\+\_\+\+LOCK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c9141e55fa60413d8a4b369f90a5135}{SYSCFG\+\_\+\+CFGR2\+\_\+\+LOCKUP\+\_\+\+LOCK\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafde231cf4a4e9e75cf45c6db4cf2e2de}{SYSCFG\+\_\+\+CFGR2\+\_\+\+PVD\+\_\+\+LOCK\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga124ff4816088735dbeb78ed1a45f3ea0}{SYSCFG\+\_\+\+CFGR2\+\_\+\+PVD\+\_\+\+LOCK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafde231cf4a4e9e75cf45c6db4cf2e2de}{SYSCFG\+\_\+\+CFGR2\+\_\+\+PVD\+\_\+\+LOCK\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f8c73dd43123c5d1802b8f1d1684546}{SYSCFG\+\_\+\+CFGR2\+\_\+\+PVD\+\_\+\+LOCK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga124ff4816088735dbeb78ed1a45f3ea0}{SYSCFG\+\_\+\+CFGR2\+\_\+\+PVD\+\_\+\+LOCK\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9cdca91d88f73215ab00bc9a84938584}{TIM\+\_\+\+CR1\+\_\+\+CEN\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab39f58b244f6d1eb12be39b714e434e5}{TIM\+\_\+\+CR1\+\_\+\+CEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9cdca91d88f73215ab00bc9a84938584}{TIM\+\_\+\+CR1\+\_\+\+CEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93d86355e5e3b399ed45e1ca83abed2a}{TIM\+\_\+\+CR1\+\_\+\+CEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab39f58b244f6d1eb12be39b714e434e5}{TIM\+\_\+\+CR1\+\_\+\+CEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga014a0f9d40c6a34b7fdf70bd8908d14d}{TIM\+\_\+\+CR1\+\_\+\+UDIS\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab930af301c357d666089faef3fe38982}{TIM\+\_\+\+CR1\+\_\+\+UDIS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga014a0f9d40c6a34b7fdf70bd8908d14d}{TIM\+\_\+\+CR1\+\_\+\+UDIS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4f2a9f0cf7b60e3c623af451f141f3c}{TIM\+\_\+\+CR1\+\_\+\+UDIS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab930af301c357d666089faef3fe38982}{TIM\+\_\+\+CR1\+\_\+\+UDIS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa68d9cdf8e673e01035272fa228ab239}{TIM\+\_\+\+CR1\+\_\+\+URS\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86b7788d2996e1a0b729c23f6c01df18}{TIM\+\_\+\+CR1\+\_\+\+URS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa68d9cdf8e673e01035272fa228ab239}{TIM\+\_\+\+CR1\+\_\+\+URS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06c997c2c23e8bef7ca07579762c113b}{TIM\+\_\+\+CR1\+\_\+\+URS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86b7788d2996e1a0b729c23f6c01df18}{TIM\+\_\+\+CR1\+\_\+\+URS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2cae3644294078a1a12ac19f86ece98e}{TIM\+\_\+\+CR1\+\_\+\+OPM\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fbbf98af8ecd146d7eae1874c0f115a}{TIM\+\_\+\+CR1\+\_\+\+OPM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2cae3644294078a1a12ac19f86ece98e}{TIM\+\_\+\+CR1\+\_\+\+OPM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d3d1488296350af6d36fbbf71905d29}{TIM\+\_\+\+CR1\+\_\+\+OPM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fbbf98af8ecd146d7eae1874c0f115a}{TIM\+\_\+\+CR1\+\_\+\+OPM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga161776b682c51f69581800125bf89a48}{TIM\+\_\+\+CR1\+\_\+\+DIR\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5f92c5c62905feea73880ccbf6836aa}{TIM\+\_\+\+CR1\+\_\+\+DIR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga161776b682c51f69581800125bf89a48}{TIM\+\_\+\+CR1\+\_\+\+DIR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacea10770904af189f3aaeb97b45722aa}{TIM\+\_\+\+CR1\+\_\+\+DIR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5f92c5c62905feea73880ccbf6836aa}{TIM\+\_\+\+CR1\+\_\+\+DIR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8f425763d1d4c1483ca41a34cda2b2a}{TIM\+\_\+\+CR1\+\_\+\+CMS\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee4916455eb6d08d131dd9ae5b8013ee}{TIM\+\_\+\+CR1\+\_\+\+CMS\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8f425763d1d4c1483ca41a34cda2b2a}{TIM\+\_\+\+CR1\+\_\+\+CMS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga352b3c389bde13dd6049de0afdd874f1}{TIM\+\_\+\+CR1\+\_\+\+CMS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee4916455eb6d08d131dd9ae5b8013ee}{TIM\+\_\+\+CR1\+\_\+\+CMS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83ca6f7810aba73dc8c12f22092d97a2}{TIM\+\_\+\+CR1\+\_\+\+CMS\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8f425763d1d4c1483ca41a34cda2b2a}{TIM\+\_\+\+CR1\+\_\+\+CMS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3ee4adcde3c001d3b97d2eae1730ea9}{TIM\+\_\+\+CR1\+\_\+\+CMS\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8f425763d1d4c1483ca41a34cda2b2a}{TIM\+\_\+\+CR1\+\_\+\+CMS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga517317561e18e823ac75a35ae05b2c29}{TIM\+\_\+\+CR1\+\_\+\+ARPE\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e508ecc8ac453c2999b2ca7885f24a8}{TIM\+\_\+\+CR1\+\_\+\+ARPE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga517317561e18e823ac75a35ae05b2c29}{TIM\+\_\+\+CR1\+\_\+\+ARPE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a3ad409f6b147cdcbafbfe29102f3fd}{TIM\+\_\+\+CR1\+\_\+\+ARPE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e508ecc8ac453c2999b2ca7885f24a8}{TIM\+\_\+\+CR1\+\_\+\+ARPE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee3940e6580a2f924894f6f2f80ca856}{TIM\+\_\+\+CR1\+\_\+\+CKD\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0894ca61f67f8ce59882c5a9645f68bd}{TIM\+\_\+\+CR1\+\_\+\+CKD\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee3940e6580a2f924894f6f2f80ca856}{TIM\+\_\+\+CR1\+\_\+\+CKD\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacacc4ff7e5b75fd2e4e6b672ccd33a72}{TIM\+\_\+\+CR1\+\_\+\+CKD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0894ca61f67f8ce59882c5a9645f68bd}{TIM\+\_\+\+CR1\+\_\+\+CKD\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga458d536d82aa3db7d227b0f00b36808f}{TIM\+\_\+\+CR1\+\_\+\+CKD\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee3940e6580a2f924894f6f2f80ca856}{TIM\+\_\+\+CR1\+\_\+\+CKD\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ff2d6c2c350e8b719a8ad49c9a6bcbe}{TIM\+\_\+\+CR1\+\_\+\+CKD\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee3940e6580a2f924894f6f2f80ca856}{TIM\+\_\+\+CR1\+\_\+\+CKD\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86a631cdfa58f91c731b709e27ee6d0d}{TIM\+\_\+\+CR2\+\_\+\+CCPC\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ccf78eb52ea83a81ed28e4815860df9}{TIM\+\_\+\+CR2\+\_\+\+CCPC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86a631cdfa58f91c731b709e27ee6d0d}{TIM\+\_\+\+CR2\+\_\+\+CCPC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae22c9c1197107d6fa629f419a29541e}{TIM\+\_\+\+CR2\+\_\+\+CCPC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ccf78eb52ea83a81ed28e4815860df9}{TIM\+\_\+\+CR2\+\_\+\+CCPC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga944661589a5e77ab328c5df5569d967a}{TIM\+\_\+\+CR2\+\_\+\+CCUS\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac9908b05b59b90ba3e42124e7ad4347}{TIM\+\_\+\+CR2\+\_\+\+CCUS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga944661589a5e77ab328c5df5569d967a}{TIM\+\_\+\+CR2\+\_\+\+CCUS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0328c1339b2b1633ef7a8db4c02d0d5}{TIM\+\_\+\+CR2\+\_\+\+CCUS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac9908b05b59b90ba3e42124e7ad4347}{TIM\+\_\+\+CR2\+\_\+\+CCUS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga159a232ac14d50dc779712b5917e2ab5}{TIM\+\_\+\+CR2\+\_\+\+CCDS\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57abe8dfa0dc138ec4c9f4b0dd72299b}{TIM\+\_\+\+CR2\+\_\+\+CCDS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga159a232ac14d50dc779712b5917e2ab5}{TIM\+\_\+\+CR2\+\_\+\+CCDS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade656832d3ec303a2a7a422638dd560e}{TIM\+\_\+\+CR2\+\_\+\+CCDS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57abe8dfa0dc138ec4c9f4b0dd72299b}{TIM\+\_\+\+CR2\+\_\+\+CCDS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e8f8be33b5a8e48b67524b93e521a91}{TIM\+\_\+\+CR2\+\_\+\+MMS\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f6c31bf38844218cb8c8ee98aef46c4}{TIM\+\_\+\+CR2\+\_\+\+MMS\+\_\+\+Msk}}~(0x7\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e8f8be33b5a8e48b67524b93e521a91}{TIM\+\_\+\+CR2\+\_\+\+MMS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa6987d980e5c4c71c7d0faa1eb97a45}{TIM\+\_\+\+CR2\+\_\+\+MMS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f6c31bf38844218cb8c8ee98aef46c4}{TIM\+\_\+\+CR2\+\_\+\+MMS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3e55308e84106d6501201e66bd46ab6}{TIM\+\_\+\+CR2\+\_\+\+MMS\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e8f8be33b5a8e48b67524b93e521a91}{TIM\+\_\+\+CR2\+\_\+\+MMS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b1036929b0a4ba5bd5cced9b8e0f4c3}{TIM\+\_\+\+CR2\+\_\+\+MMS\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e8f8be33b5a8e48b67524b93e521a91}{TIM\+\_\+\+CR2\+\_\+\+MMS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb74a815afdd856d51cfcf1ddf3fce6a}{TIM\+\_\+\+CR2\+\_\+\+MMS\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e8f8be33b5a8e48b67524b93e521a91}{TIM\+\_\+\+CR2\+\_\+\+MMS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga493bce1bb3c1243de9e4a9069c261e54}{TIM\+\_\+\+CR2\+\_\+\+TI1\+S\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5aef7ed878a1f55f901cfdb25d3842ed}{TIM\+\_\+\+CR2\+\_\+\+TI1\+S\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga493bce1bb3c1243de9e4a9069c261e54}{TIM\+\_\+\+CR2\+\_\+\+TI1\+S\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad07504497b70af628fa1aee8fe7ef63c}{TIM\+\_\+\+CR2\+\_\+\+TI1S}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5aef7ed878a1f55f901cfdb25d3842ed}{TIM\+\_\+\+CR2\+\_\+\+TI1\+S\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5a3877d7270c1ddf25da016cc40ed21}{TIM\+\_\+\+CR2\+\_\+\+OIS1\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a08d73020c32fdaa4cc403f234792b1}{TIM\+\_\+\+CR2\+\_\+\+OIS1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5a3877d7270c1ddf25da016cc40ed21}{TIM\+\_\+\+CR2\+\_\+\+OIS1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31b26bf058f88d771c33aff85ec89358}{TIM\+\_\+\+CR2\+\_\+\+OIS1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a08d73020c32fdaa4cc403f234792b1}{TIM\+\_\+\+CR2\+\_\+\+OIS1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga820e5a3fe5cf4265bc144c8bd697d839}{TIM\+\_\+\+CR2\+\_\+\+OIS1\+N\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga146f505a2802837aa5799069416206bc}{TIM\+\_\+\+CR2\+\_\+\+OIS1\+N\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga820e5a3fe5cf4265bc144c8bd697d839}{TIM\+\_\+\+CR2\+\_\+\+OIS1\+N\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae61f8d54923999fffb6db381e81f2b69}{TIM\+\_\+\+CR2\+\_\+\+OIS1N}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga146f505a2802837aa5799069416206bc}{TIM\+\_\+\+CR2\+\_\+\+OIS1\+N\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7e01ac6a03a0903067f24c11540e2f0}{TIM\+\_\+\+CR2\+\_\+\+OIS2\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb2bd7f9b2666aa8205981e1c7ddb446}{TIM\+\_\+\+CR2\+\_\+\+OIS2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7e01ac6a03a0903067f24c11540e2f0}{TIM\+\_\+\+CR2\+\_\+\+OIS2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61467648a433bd887683b9a4760021fa}{TIM\+\_\+\+CR2\+\_\+\+OIS2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb2bd7f9b2666aa8205981e1c7ddb446}{TIM\+\_\+\+CR2\+\_\+\+OIS2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60d70395acf83574da7c53ca126bdd4d}{TIM\+\_\+\+CR2\+\_\+\+OIS2\+N\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga831140b7e39cda6b158041797be1ed37}{TIM\+\_\+\+CR2\+\_\+\+OIS2\+N\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60d70395acf83574da7c53ca126bdd4d}{TIM\+\_\+\+CR2\+\_\+\+OIS2\+N\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga769146db660b832f3ef26f892b567bd4}{TIM\+\_\+\+CR2\+\_\+\+OIS2N}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga831140b7e39cda6b158041797be1ed37}{TIM\+\_\+\+CR2\+\_\+\+OIS2\+N\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf56da9ea6f82692b87573a45abab7447}{TIM\+\_\+\+CR2\+\_\+\+OIS3\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d5376e0d45eef0125cf133db5a7189a}{TIM\+\_\+\+CR2\+\_\+\+OIS3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf56da9ea6f82692b87573a45abab7447}{TIM\+\_\+\+CR2\+\_\+\+OIS3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad974d7c91edf6f1bd47e892b3b6f7565}{TIM\+\_\+\+CR2\+\_\+\+OIS3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d5376e0d45eef0125cf133db5a7189a}{TIM\+\_\+\+CR2\+\_\+\+OIS3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0849600336151b9eb3a0b405913bdd96}{TIM\+\_\+\+CR2\+\_\+\+OIS3\+N\+\_\+\+Pos}}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1c25a6a16e1d0e6e3ae26eac52d8e08}{TIM\+\_\+\+CR2\+\_\+\+OIS3\+N\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0849600336151b9eb3a0b405913bdd96}{TIM\+\_\+\+CR2\+\_\+\+OIS3\+N\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20fb9b62a7e8d114fbd180abd9f8ceae}{TIM\+\_\+\+CR2\+\_\+\+OIS3N}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1c25a6a16e1d0e6e3ae26eac52d8e08}{TIM\+\_\+\+CR2\+\_\+\+OIS3\+N\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab672f9b97f3346360d6d740328a780f7}{TIM\+\_\+\+CR2\+\_\+\+OIS4\+\_\+\+Pos}}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8644bc052bc6251ddf877b79a2ef6f48}{TIM\+\_\+\+CR2\+\_\+\+OIS4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab672f9b97f3346360d6d740328a780f7}{TIM\+\_\+\+CR2\+\_\+\+OIS4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad644f2f4b26e46587abedc8d3164e56e}{TIM\+\_\+\+CR2\+\_\+\+OIS4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8644bc052bc6251ddf877b79a2ef6f48}{TIM\+\_\+\+CR2\+\_\+\+OIS4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40905e02ce0cff7e929a9e78e7f46bcb}{TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34db507d082a38eb597b9a27bb659ace}{TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+\+Msk}}~(0x7\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40905e02ce0cff7e929a9e78e7f46bcb}{TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae92349731a6107e0f3a251b44a67c7ea}{TIM\+\_\+\+SMCR\+\_\+\+SMS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34db507d082a38eb597b9a27bb659ace}{TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d1ebece401aeb12abd466d2eafa78b2}{TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40905e02ce0cff7e929a9e78e7f46bcb}{TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa980a3121ab6cda5a4a42b959da8421e}{TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40905e02ce0cff7e929a9e78e7f46bcb}{TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63847fc3c71f582403e6301b1229c3ed}{TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40905e02ce0cff7e929a9e78e7f46bcb}{TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcaa765c40260187fc144e9e8138cc4b}{TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2aa1e898f53a002c3bddaa336e8888b1}{TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+\+Msk}}~(0x7\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcaa765c40260187fc144e9e8138cc4b}{TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8680e719bca2b672d850504220ae51fc}{TIM\+\_\+\+SMCR\+\_\+\+TS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2aa1e898f53a002c3bddaa336e8888b1}{TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d1f040f9259acb3c2fba7b0c7eb3d96}{TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcaa765c40260187fc144e9e8138cc4b}{TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb82212fcc89166a43ff97542da9182d}{TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcaa765c40260187fc144e9e8138cc4b}{TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf0dbaf4a2ec8759f283f82a958ef6a8}{TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcaa765c40260187fc144e9e8138cc4b}{TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga904f429175a5ab1cfb78af1487d8b187}{TIM\+\_\+\+SMCR\+\_\+\+MSM\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafba3fb13f79aeb124c0f496bef33e4b2}{TIM\+\_\+\+SMCR\+\_\+\+MSM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga904f429175a5ab1cfb78af1487d8b187}{TIM\+\_\+\+SMCR\+\_\+\+MSM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52101db4ca2c7b3003f1b16a49b2032c}{TIM\+\_\+\+SMCR\+\_\+\+MSM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafba3fb13f79aeb124c0f496bef33e4b2}{TIM\+\_\+\+SMCR\+\_\+\+MSM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbb493ebc2ecb4f3759eb97f9496a1dd}{TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga423e64cbb40275055b1b92a6d3ab0a12}{TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbb493ebc2ecb4f3759eb97f9496a1dd}{TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2ed8b32d9eb8eea251bd1dac4f34668}{TIM\+\_\+\+SMCR\+\_\+\+ETF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga423e64cbb40275055b1b92a6d3ab0a12}{TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43745c2894cfc1e5ee619ac85d8d5a62}{TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbb493ebc2ecb4f3759eb97f9496a1dd}{TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga661e6cce23553cf0ad3a60d8573b9a2c}{TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbb493ebc2ecb4f3759eb97f9496a1dd}{TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb5528381fb64ffbcc719de478391ae2}{TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbb493ebc2ecb4f3759eb97f9496a1dd}{TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6082700946fc61a6f9d6209e258fcc14}{TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbb493ebc2ecb4f3759eb97f9496a1dd}{TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0f059d7026ed8c8b644ec62d416323b}{TIM\+\_\+\+SMCR\+\_\+\+ETPS\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab319df2e386dc55f421f20a7f4c8a5d4}{TIM\+\_\+\+SMCR\+\_\+\+ETPS\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0f059d7026ed8c8b644ec62d416323b}{TIM\+\_\+\+SMCR\+\_\+\+ETPS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ebb9e631876435e276211d88e797386}{TIM\+\_\+\+SMCR\+\_\+\+ETPS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab319df2e386dc55f421f20a7f4c8a5d4}{TIM\+\_\+\+SMCR\+\_\+\+ETPS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00b43cd09557a69ed10471ed76b228d8}{TIM\+\_\+\+SMCR\+\_\+\+ETPS\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0f059d7026ed8c8b644ec62d416323b}{TIM\+\_\+\+SMCR\+\_\+\+ETPS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf12f04862dbc92ca238d1518b27b16b}{TIM\+\_\+\+SMCR\+\_\+\+ETPS\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0f059d7026ed8c8b644ec62d416323b}{TIM\+\_\+\+SMCR\+\_\+\+ETPS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaef2d4adcfd438a4d19ea54ef7031ed0}{TIM\+\_\+\+SMCR\+\_\+\+ECE\+\_\+\+Pos}}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7322ee5f5ebf6e9c70b7ffe4afe1fa3d}{TIM\+\_\+\+SMCR\+\_\+\+ECE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaef2d4adcfd438a4d19ea54ef7031ed0}{TIM\+\_\+\+SMCR\+\_\+\+ECE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga331a1d5f39d5f47b5409054e693fc651}{TIM\+\_\+\+SMCR\+\_\+\+ECE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7322ee5f5ebf6e9c70b7ffe4afe1fa3d}{TIM\+\_\+\+SMCR\+\_\+\+ECE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada5b5864ba9fe393be0bcd168e3cf439}{TIM\+\_\+\+SMCR\+\_\+\+ETP\+\_\+\+Pos}}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77f8984e6ac3422454b0a586a2b973e3}{TIM\+\_\+\+SMCR\+\_\+\+ETP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada5b5864ba9fe393be0bcd168e3cf439}{TIM\+\_\+\+SMCR\+\_\+\+ETP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a5f335c3d7a4f82d1e91dc1511e3322}{TIM\+\_\+\+SMCR\+\_\+\+ETP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77f8984e6ac3422454b0a586a2b973e3}{TIM\+\_\+\+SMCR\+\_\+\+ETP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga177019595c3a462255e7ea4a64cde2a6}{TIM\+\_\+\+DIER\+\_\+\+UIE\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab47c8f36981860ff345f922f6ba02662}{TIM\+\_\+\+DIER\+\_\+\+UIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga177019595c3a462255e7ea4a64cde2a6}{TIM\+\_\+\+DIER\+\_\+\+UIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c6d3e0495e6c06da4bdd0ad8995a32b}{TIM\+\_\+\+DIER\+\_\+\+UIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab47c8f36981860ff345f922f6ba02662}{TIM\+\_\+\+DIER\+\_\+\+UIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ca1de767246ce92802bca84ae436364}{TIM\+\_\+\+DIER\+\_\+\+CC1\+IE\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9cdfb1dc6e58a5f1ba2e4379b02f8be7}{TIM\+\_\+\+DIER\+\_\+\+CC1\+IE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ca1de767246ce92802bca84ae436364}{TIM\+\_\+\+DIER\+\_\+\+CC1\+IE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ba7f7ca97eeaf6cc23cd6765c6bf678}{TIM\+\_\+\+DIER\+\_\+\+CC1\+IE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9cdfb1dc6e58a5f1ba2e4379b02f8be7}{TIM\+\_\+\+DIER\+\_\+\+CC1\+IE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5dcc06e124f3980a1d8a949787acc90}{TIM\+\_\+\+DIER\+\_\+\+CC2\+IE\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5db58d01a8e92e3403fb44ecc09e5e5e}{TIM\+\_\+\+DIER\+\_\+\+CC2\+IE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5dcc06e124f3980a1d8a949787acc90}{TIM\+\_\+\+DIER\+\_\+\+CC2\+IE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga757c59b690770adebf33e20d3d9dec15}{TIM\+\_\+\+DIER\+\_\+\+CC2\+IE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5db58d01a8e92e3403fb44ecc09e5e5e}{TIM\+\_\+\+DIER\+\_\+\+CC2\+IE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3a26f9fd83be5be909cdbbf59fb138d}{TIM\+\_\+\+DIER\+\_\+\+CC3\+IE\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78bd5f90a0f2d2d34132ef5568e18779}{TIM\+\_\+\+DIER\+\_\+\+CC3\+IE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3a26f9fd83be5be909cdbbf59fb138d}{TIM\+\_\+\+DIER\+\_\+\+CC3\+IE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4edf003f04bcf250bddf5ed284201c2e}{TIM\+\_\+\+DIER\+\_\+\+CC3\+IE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78bd5f90a0f2d2d34132ef5568e18779}{TIM\+\_\+\+DIER\+\_\+\+CC3\+IE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac98032297756f6e341f92fa243278e98}{TIM\+\_\+\+DIER\+\_\+\+CC4\+IE\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66b5230621c6d2f44c44ff672a07ffaf}{TIM\+\_\+\+DIER\+\_\+\+CC4\+IE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac98032297756f6e341f92fa243278e98}{TIM\+\_\+\+DIER\+\_\+\+CC4\+IE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ad0f562a014572793b49fe87184338b}{TIM\+\_\+\+DIER\+\_\+\+CC4\+IE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66b5230621c6d2f44c44ff672a07ffaf}{TIM\+\_\+\+DIER\+\_\+\+CC4\+IE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f87983f6cb8450b975286079c19ff29}{TIM\+\_\+\+DIER\+\_\+\+COMIE\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe9af339214666b3251fff9598277b1f}{TIM\+\_\+\+DIER\+\_\+\+COMIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f87983f6cb8450b975286079c19ff29}{TIM\+\_\+\+DIER\+\_\+\+COMIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade8a374e04740aac1ece248b868522fe}{TIM\+\_\+\+DIER\+\_\+\+COMIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe9af339214666b3251fff9598277b1f}{TIM\+\_\+\+DIER\+\_\+\+COMIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa348f21e19ac18be00577cc2844941d6}{TIM\+\_\+\+DIER\+\_\+\+TIE\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf3e781c907ca4774fae5c089e445f5a}{TIM\+\_\+\+DIER\+\_\+\+TIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa348f21e19ac18be00577cc2844941d6}{TIM\+\_\+\+DIER\+\_\+\+TIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa755fef2c4e96c63f2ea1cd9a32f956a}{TIM\+\_\+\+DIER\+\_\+\+TIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf3e781c907ca4774fae5c089e445f5a}{TIM\+\_\+\+DIER\+\_\+\+TIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68f1acf20b177e729494b03d389fc879}{TIM\+\_\+\+DIER\+\_\+\+BIE\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad054244795a6fcd3bc1ff35e4c651982}{TIM\+\_\+\+DIER\+\_\+\+BIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68f1acf20b177e729494b03d389fc879}{TIM\+\_\+\+DIER\+\_\+\+BIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fcb0d6d9fb7486a5901032fd81aef6a}{TIM\+\_\+\+DIER\+\_\+\+BIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad054244795a6fcd3bc1ff35e4c651982}{TIM\+\_\+\+DIER\+\_\+\+BIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5078f4d6a9f542a502194cd1499f90a3}{TIM\+\_\+\+DIER\+\_\+\+UDE\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66544291fb58960e9f4018509a4dee09}{TIM\+\_\+\+DIER\+\_\+\+UDE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5078f4d6a9f542a502194cd1499f90a3}{TIM\+\_\+\+DIER\+\_\+\+UDE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9f47792b1c2f123464a2955f445c811}{TIM\+\_\+\+DIER\+\_\+\+UDE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66544291fb58960e9f4018509a4dee09}{TIM\+\_\+\+DIER\+\_\+\+UDE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15a2b408f82591fcffc36fb1b71e0ee4}{TIM\+\_\+\+DIER\+\_\+\+CC1\+DE\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40247fa7b772b644df2754b599e71e22}{TIM\+\_\+\+DIER\+\_\+\+CC1\+DE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15a2b408f82591fcffc36fb1b71e0ee4}{TIM\+\_\+\+DIER\+\_\+\+CC1\+DE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae181bb16ec916aba8ba86f58f745fdfd}{TIM\+\_\+\+DIER\+\_\+\+CC1\+DE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40247fa7b772b644df2754b599e71e22}{TIM\+\_\+\+DIER\+\_\+\+CC1\+DE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga567e807487bdcf4d7db0c50c02154420}{TIM\+\_\+\+DIER\+\_\+\+CC2\+DE\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74a3a6d017bcc45df793e9b1d19c013d}{TIM\+\_\+\+DIER\+\_\+\+CC2\+DE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga567e807487bdcf4d7db0c50c02154420}{TIM\+\_\+\+DIER\+\_\+\+CC2\+DE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58f97064991095b28c91028ca3cca28e}{TIM\+\_\+\+DIER\+\_\+\+CC2\+DE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74a3a6d017bcc45df793e9b1d19c013d}{TIM\+\_\+\+DIER\+\_\+\+CC2\+DE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e08651981fedc16b1ed9925c4f84373}{TIM\+\_\+\+DIER\+\_\+\+CC3\+DE\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade4d3ce6b292c28e2fd7c9e9bd8f6ab6}{TIM\+\_\+\+DIER\+\_\+\+CC3\+DE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e08651981fedc16b1ed9925c4f84373}{TIM\+\_\+\+DIER\+\_\+\+CC3\+DE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1567bff5dc0564b26a8b3cff1f0fe0a4}{TIM\+\_\+\+DIER\+\_\+\+CC3\+DE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gade4d3ce6b292c28e2fd7c9e9bd8f6ab6}{TIM\+\_\+\+DIER\+\_\+\+CC3\+DE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c72cedbdd1f3c2390f25bb181b76b39}{TIM\+\_\+\+DIER\+\_\+\+CC4\+DE\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad81dbfb6c7c8907ec2debd892b48e9ba}{TIM\+\_\+\+DIER\+\_\+\+CC4\+DE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c72cedbdd1f3c2390f25bb181b76b39}{TIM\+\_\+\+DIER\+\_\+\+CC4\+DE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaba034412c54fa07024e516492748614}{TIM\+\_\+\+DIER\+\_\+\+CC4\+DE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad81dbfb6c7c8907ec2debd892b48e9ba}{TIM\+\_\+\+DIER\+\_\+\+CC4\+DE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0311dbc32a6e1b38dd0e6a5a7ae6c4ed}{TIM\+\_\+\+DIER\+\_\+\+COMDE\+\_\+\+Pos}}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ed00410aeabe33fef5feebbaec1a0a6}{TIM\+\_\+\+DIER\+\_\+\+COMDE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0311dbc32a6e1b38dd0e6a5a7ae6c4ed}{TIM\+\_\+\+DIER\+\_\+\+COMDE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79c3fab9d33de953a0a7f7d6516c73bc}{TIM\+\_\+\+DIER\+\_\+\+COMDE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ed00410aeabe33fef5feebbaec1a0a6}{TIM\+\_\+\+DIER\+\_\+\+COMDE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b1014527f96f63edc7dfa3b79297557}{TIM\+\_\+\+DIER\+\_\+\+TDE\+\_\+\+Pos}}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbd5aee3b64fd928be288ae86b4fa020}{TIM\+\_\+\+DIER\+\_\+\+TDE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b1014527f96f63edc7dfa3b79297557}{TIM\+\_\+\+DIER\+\_\+\+TDE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a752d4295f100708df9b8be5a7f439d}{TIM\+\_\+\+DIER\+\_\+\+TDE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbd5aee3b64fd928be288ae86b4fa020}{TIM\+\_\+\+DIER\+\_\+\+TDE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga558df2cd4bfe780f9381149b4e0eab19}{TIM\+\_\+\+SR\+\_\+\+UIF\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a713154f9408c97cd7b193f23affab2}{TIM\+\_\+\+SR\+\_\+\+UIF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga558df2cd4bfe780f9381149b4e0eab19}{TIM\+\_\+\+SR\+\_\+\+UIF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8c03fabc10654d2a3f76ea40fcdbde6}{TIM\+\_\+\+SR\+\_\+\+UIF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a713154f9408c97cd7b193f23affab2}{TIM\+\_\+\+SR\+\_\+\+UIF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61c518804171ea0813d7dd5702adde4c}{TIM\+\_\+\+SR\+\_\+\+CC1\+IF\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ce1be8a563567338d87977ddc0aa2c5}{TIM\+\_\+\+SR\+\_\+\+CC1\+IF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61c518804171ea0813d7dd5702adde4c}{TIM\+\_\+\+SR\+\_\+\+CC1\+IF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga449a61344a97608d85384c29f003c0e9}{TIM\+\_\+\+SR\+\_\+\+CC1\+IF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ce1be8a563567338d87977ddc0aa2c5}{TIM\+\_\+\+SR\+\_\+\+CC1\+IF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef088105198e8850e542fc8e0fd362ae}{TIM\+\_\+\+SR\+\_\+\+CC2\+IF\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac970c8ac8779185ba8f313e280c40902}{TIM\+\_\+\+SR\+\_\+\+CC2\+IF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef088105198e8850e542fc8e0fd362ae}{TIM\+\_\+\+SR\+\_\+\+CC2\+IF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25a48bf099467169aa50464fbf462bd8}{TIM\+\_\+\+SR\+\_\+\+CC2\+IF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac970c8ac8779185ba8f313e280c40902}{TIM\+\_\+\+SR\+\_\+\+CC2\+IF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9d4e629577fc5a15dd907a0a2d6f43a}{TIM\+\_\+\+SR\+\_\+\+CC3\+IF\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77b2e69acc55c8d12f789fc5bf9a5f54}{TIM\+\_\+\+SR\+\_\+\+CC3\+IF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9d4e629577fc5a15dd907a0a2d6f43a}{TIM\+\_\+\+SR\+\_\+\+CC3\+IF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3cf234a1059c0a04799e88382cdc0f2}{TIM\+\_\+\+SR\+\_\+\+CC3\+IF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77b2e69acc55c8d12f789fc5bf9a5f54}{TIM\+\_\+\+SR\+\_\+\+CC3\+IF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f5a114b99523c3f6766951ab28026f9}{TIM\+\_\+\+SR\+\_\+\+CC4\+IF\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62087fa2c5fa8166d6b4be7e32c60442}{TIM\+\_\+\+SR\+\_\+\+CC4\+IF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f5a114b99523c3f6766951ab28026f9}{TIM\+\_\+\+SR\+\_\+\+CC4\+IF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacade8a06303bf216bfb03140c7e16cac}{TIM\+\_\+\+SR\+\_\+\+CC4\+IF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62087fa2c5fa8166d6b4be7e32c60442}{TIM\+\_\+\+SR\+\_\+\+CC4\+IF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa44f0ec2b4134ef80ce28d7a878772af}{TIM\+\_\+\+SR\+\_\+\+COMIF\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8af1c1f93eee747aaa7fdc3a5aeb5337}{TIM\+\_\+\+SR\+\_\+\+COMIF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa44f0ec2b4134ef80ce28d7a878772af}{TIM\+\_\+\+SR\+\_\+\+COMIF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91775c029171c4585e9cca6ebf1cd57a}{TIM\+\_\+\+SR\+\_\+\+COMIF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8af1c1f93eee747aaa7fdc3a5aeb5337}{TIM\+\_\+\+SR\+\_\+\+COMIF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc65e5e222f7625dda796d36e0c0d563}{TIM\+\_\+\+SR\+\_\+\+TIF\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ad9bed9cae745d41a987675821b202a}{TIM\+\_\+\+SR\+\_\+\+TIF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc65e5e222f7625dda796d36e0c0d563}{TIM\+\_\+\+SR\+\_\+\+TIF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c8b16f3ced6ec03e9001276b134846e}{TIM\+\_\+\+SR\+\_\+\+TIF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ad9bed9cae745d41a987675821b202a}{TIM\+\_\+\+SR\+\_\+\+TIF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61bc5fc1383047eb82dd66cb44a52ff3}{TIM\+\_\+\+SR\+\_\+\+BIF\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga778093c3983d94f88d6da49de96c9826}{TIM\+\_\+\+SR\+\_\+\+BIF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61bc5fc1383047eb82dd66cb44a52ff3}{TIM\+\_\+\+SR\+\_\+\+BIF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d52cd5a57c9a26b0d993c93d9875097}{TIM\+\_\+\+SR\+\_\+\+BIF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga778093c3983d94f88d6da49de96c9826}{TIM\+\_\+\+SR\+\_\+\+BIF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d3dd0efe5e5b6c21a10091bbb61d2c6}{TIM\+\_\+\+SR\+\_\+\+CC1\+OF\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae38020b672e525cf31f3a21a01ee680f}{TIM\+\_\+\+SR\+\_\+\+CC1\+OF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d3dd0efe5e5b6c21a10091bbb61d2c6}{TIM\+\_\+\+SR\+\_\+\+CC1\+OF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga819c4b27f8fa99b537c4407521f9780c}{TIM\+\_\+\+SR\+\_\+\+CC1\+OF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae38020b672e525cf31f3a21a01ee680f}{TIM\+\_\+\+SR\+\_\+\+CC1\+OF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a0188211bdf0406c2712d92e7d644c3}{TIM\+\_\+\+SR\+\_\+\+CC2\+OF\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga772886dce929789865cf7053728488d4}{TIM\+\_\+\+SR\+\_\+\+CC2\+OF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a0188211bdf0406c2712d92e7d644c3}{TIM\+\_\+\+SR\+\_\+\+CC2\+OF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b7798da5863d559ea9a642af6658050}{TIM\+\_\+\+SR\+\_\+\+CC2\+OF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga772886dce929789865cf7053728488d4}{TIM\+\_\+\+SR\+\_\+\+CC2\+OF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga131fff23ae52a9ae98267f06f35b9abb}{TIM\+\_\+\+SR\+\_\+\+CC3\+OF\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36d466016b806136b3e0251363e7e38d}{TIM\+\_\+\+SR\+\_\+\+CC3\+OF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga131fff23ae52a9ae98267f06f35b9abb}{TIM\+\_\+\+SR\+\_\+\+CC3\+OF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7a2d4c831eb641ba082156e41d03358}{TIM\+\_\+\+SR\+\_\+\+CC3\+OF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36d466016b806136b3e0251363e7e38d}{TIM\+\_\+\+SR\+\_\+\+CC3\+OF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa692368f903e95550c110a8cdbece996}{TIM\+\_\+\+SR\+\_\+\+CC4\+OF\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36421d430d4fd0d34d02444b5da804b5}{TIM\+\_\+\+SR\+\_\+\+CC4\+OF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa692368f903e95550c110a8cdbece996}{TIM\+\_\+\+SR\+\_\+\+CC4\+OF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81ba979e8309b66808e06e4de34bc740}{TIM\+\_\+\+SR\+\_\+\+CC4\+OF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36421d430d4fd0d34d02444b5da804b5}{TIM\+\_\+\+SR\+\_\+\+CC4\+OF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71cd5b80d699afa003cb407a74dc0593}{TIM\+\_\+\+EGR\+\_\+\+UG\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ff315da1492025d608eb2c71e1e4462}{TIM\+\_\+\+EGR\+\_\+\+UG\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71cd5b80d699afa003cb407a74dc0593}{TIM\+\_\+\+EGR\+\_\+\+UG\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16f52a8e9aad153223405b965566ae91}{TIM\+\_\+\+EGR\+\_\+\+UG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ff315da1492025d608eb2c71e1e4462}{TIM\+\_\+\+EGR\+\_\+\+UG\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee06d20dfa5d132d221a28193dedd211}{TIM\+\_\+\+EGR\+\_\+\+CC1\+G\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba7a2fa9e7341df84a32cf5d54e61ad3}{TIM\+\_\+\+EGR\+\_\+\+CC1\+G\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee06d20dfa5d132d221a28193dedd211}{TIM\+\_\+\+EGR\+\_\+\+CC1\+G\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a1318609761df5de5213e9e75b5aa6a}{TIM\+\_\+\+EGR\+\_\+\+CC1G}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba7a2fa9e7341df84a32cf5d54e61ad3}{TIM\+\_\+\+EGR\+\_\+\+CC1\+G\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49003c85e8c92b159faee96d1c6a8cea}{TIM\+\_\+\+EGR\+\_\+\+CC2\+G\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacfa4c983163836490441a78e7bf89b67}{TIM\+\_\+\+EGR\+\_\+\+CC2\+G\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49003c85e8c92b159faee96d1c6a8cea}{TIM\+\_\+\+EGR\+\_\+\+CC2\+G\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5423de00e86aeb8a4657a509af485055}{TIM\+\_\+\+EGR\+\_\+\+CC2G}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacfa4c983163836490441a78e7bf89b67}{TIM\+\_\+\+EGR\+\_\+\+CC2\+G\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8006ffc22a9a37d21364e8023d7eb145}{TIM\+\_\+\+EGR\+\_\+\+CC3\+G\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab73c2e5ea59b860e342d2ea5f99ff672}{TIM\+\_\+\+EGR\+\_\+\+CC3\+G\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8006ffc22a9a37d21364e8023d7eb145}{TIM\+\_\+\+EGR\+\_\+\+CC3\+G\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga064d2030abccc099ded418fd81d6aa07}{TIM\+\_\+\+EGR\+\_\+\+CC3G}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab73c2e5ea59b860e342d2ea5f99ff672}{TIM\+\_\+\+EGR\+\_\+\+CC3\+G\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49b4e300af06da863900ba29d894eb26}{TIM\+\_\+\+EGR\+\_\+\+CC4\+G\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ae87478438e43366db04ac05db1db0e}{TIM\+\_\+\+EGR\+\_\+\+CC4\+G\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49b4e300af06da863900ba29d894eb26}{TIM\+\_\+\+EGR\+\_\+\+CC4\+G\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c4e5555dd3be8ab1e631d1053f4a305}{TIM\+\_\+\+EGR\+\_\+\+CC4G}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ae87478438e43366db04ac05db1db0e}{TIM\+\_\+\+EGR\+\_\+\+CC4\+G\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga235c6ad9b108e6640f0c3fb7b3b9e278}{TIM\+\_\+\+EGR\+\_\+\+COMG\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab04646da2ee78ff6e2d4c483c8050d20}{TIM\+\_\+\+EGR\+\_\+\+COMG\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga235c6ad9b108e6640f0c3fb7b3b9e278}{TIM\+\_\+\+EGR\+\_\+\+COMG\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb06f8bb364307695c7d6a028391de7b}{TIM\+\_\+\+EGR\+\_\+\+COMG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab04646da2ee78ff6e2d4c483c8050d20}{TIM\+\_\+\+EGR\+\_\+\+COMG\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad68094deb44a74ef649c243ec840b9a2}{TIM\+\_\+\+EGR\+\_\+\+TG\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaedb01f674152f674c87c21b6147963d5}{TIM\+\_\+\+EGR\+\_\+\+TG\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad68094deb44a74ef649c243ec840b9a2}{TIM\+\_\+\+EGR\+\_\+\+TG\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2eabface433d6adaa2dee3df49852585}{TIM\+\_\+\+EGR\+\_\+\+TG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaedb01f674152f674c87c21b6147963d5}{TIM\+\_\+\+EGR\+\_\+\+TG\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga068531a673c44015bef074e6c926ce77}{TIM\+\_\+\+EGR\+\_\+\+BG\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cbac05839c59f31bd13664890685941}{TIM\+\_\+\+EGR\+\_\+\+BG\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga068531a673c44015bef074e6c926ce77}{TIM\+\_\+\+EGR\+\_\+\+BG\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08c5635a0ac0ce5618485319a4fa0f18}{TIM\+\_\+\+EGR\+\_\+\+BG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cbac05839c59f31bd13664890685941}{TIM\+\_\+\+EGR\+\_\+\+BG\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8824b80350897e1b65c1b98f1b7e9469}{TIM\+\_\+\+CCMR1\+\_\+\+CC1\+S\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae45972a14def2a4e25e20a688e535b80}{TIM\+\_\+\+CCMR1\+\_\+\+CC1\+S\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8824b80350897e1b65c1b98f1b7e9469}{TIM\+\_\+\+CCMR1\+\_\+\+CC1\+S\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95291df1eaf532c5c996d176648938eb}{TIM\+\_\+\+CCMR1\+\_\+\+CC1S}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae45972a14def2a4e25e20a688e535b80}{TIM\+\_\+\+CCMR1\+\_\+\+CC1\+S\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e4968b5500d58d1aebce888da31eb5d}{TIM\+\_\+\+CCMR1\+\_\+\+CC1\+S\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8824b80350897e1b65c1b98f1b7e9469}{TIM\+\_\+\+CCMR1\+\_\+\+CC1\+S\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga299207b757f31c9c02471ab5f4f59dbe}{TIM\+\_\+\+CCMR1\+\_\+\+CC1\+S\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8824b80350897e1b65c1b98f1b7e9469}{TIM\+\_\+\+CCMR1\+\_\+\+CC1\+S\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99fec0329d7dfc1ebe7d3cb9ca9b5bb1}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+FE\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae9383afb4e7ea68c9254f69461ec626}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+FE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99fec0329d7dfc1ebe7d3cb9ca9b5bb1}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+FE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9c5878e85ce02c22d8a374deebd1b6e}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+FE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae9383afb4e7ea68c9254f69461ec626}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+FE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf34f1ffb1956f71bb24fb8229d76a6a7}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+PE\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6ad2b511f62760051b61edc1d666b02}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+PE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf34f1ffb1956f71bb24fb8229d76a6a7}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+PE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1aa54ddf87a4b339881a8d5368ec80eb}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+PE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6ad2b511f62760051b61edc1d666b02}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+PE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4e6a8f6b0480f58e9632780bb393c4d}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45e26a7685848c6cd8572038f06ceab1}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+\+Msk}}~(0x7\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4e6a8f6b0480f58e9632780bb393c4d}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ddb3dc889733e71d812baa3873cb13b}{TIM\+\_\+\+CCMR1\+\_\+\+OC1M}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45e26a7685848c6cd8572038f06ceab1}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga410a4752a98081bad8ab3f72b28e7c5f}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4e6a8f6b0480f58e9632780bb393c4d}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b5f6ec25063483641d6dc065d96d2b5}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4e6a8f6b0480f58e9632780bb393c4d}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac024f6b9972b940925ab5786ee38701b}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4e6a8f6b0480f58e9632780bb393c4d}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78c5f97f5378df55d6b5bdf60219ecd2}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+CE\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga574f991bc328a80c9b44224e9a74d045}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+CE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78c5f97f5378df55d6b5bdf60219ecd2}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+CE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f44c50cf9928d2afab014e2ca29baba}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+CE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga574f991bc328a80c9b44224e9a74d045}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+CE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e06c5ff5024706a767be3454512401e}{TIM\+\_\+\+CCMR1\+\_\+\+CC2\+S\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1df8354fa71992fddecba93c6309c7f3}{TIM\+\_\+\+CCMR1\+\_\+\+CC2\+S\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e06c5ff5024706a767be3454512401e}{TIM\+\_\+\+CCMR1\+\_\+\+CC2\+S\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacdb0986b78bea5b53ea61e4ddd667cbf}{TIM\+\_\+\+CCMR1\+\_\+\+CC2S}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1df8354fa71992fddecba93c6309c7f3}{TIM\+\_\+\+CCMR1\+\_\+\+CC2\+S\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52bb0e50c11c35dcf42aeff7f1c22874}{TIM\+\_\+\+CCMR1\+\_\+\+CC2\+S\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e06c5ff5024706a767be3454512401e}{TIM\+\_\+\+CCMR1\+\_\+\+CC2\+S\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78303c37fdbe0be80f5fc7d21e9eba45}{TIM\+\_\+\+CCMR1\+\_\+\+CC2\+S\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e06c5ff5024706a767be3454512401e}{TIM\+\_\+\+CCMR1\+\_\+\+CC2\+S\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7240668687c24e88a8738b3a84be511}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+FE\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga376f7fd88a0dc62039e03bbc2fdd9569}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+FE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7240668687c24e88a8738b3a84be511}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+FE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bf610cf77c3c6c936ce7c4f85992e6c}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+FE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga376f7fd88a0dc62039e03bbc2fdd9569}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+FE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga819513a7183766b4427cddfb08413eb7}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+PE\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga664936de978a62b290fe7da4c2b1c395}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+PE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga819513a7183766b4427cddfb08413eb7}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+PE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabddbf508732039730125ab3e87e9d370}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+PE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga664936de978a62b290fe7da4c2b1c395}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+PE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae31265c2d3adef5873acc64f2f0045a1}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+M\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7082e88c67576a8ce483e0534b0ae8cb}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+M\+\_\+\+Msk}}~(0x7\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae31265c2d3adef5873acc64f2f0045a1}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+M\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2326bafe64ba2ebdde908d66219eaa6f}{TIM\+\_\+\+CCMR1\+\_\+\+OC2M}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7082e88c67576a8ce483e0534b0ae8cb}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+M\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbb68b91da16ffd509a6c7a2a397083c}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+M\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae31265c2d3adef5873acc64f2f0045a1}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+M\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaedb673b7e2c016191579de704eb842e4}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+M\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae31265c2d3adef5873acc64f2f0045a1}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+M\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad039a41e5fe97ddf904a0f9f95eb539e}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+M\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae31265c2d3adef5873acc64f2f0045a1}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+M\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e30d09989e2a51517b5962e63baf1dd}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+CE\+\_\+\+Pos}}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c788cd4e4e8549585b21e050bf91de5}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+CE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e30d09989e2a51517b5962e63baf1dd}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+CE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19a8dd4ea04d262ec4e97b5c7a8677a5}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+CE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c788cd4e4e8549585b21e050bf91de5}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+CE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84059edcc2ee8d02b8bc6757b667b47a}{TIM\+\_\+\+CCMR1\+\_\+\+IC1\+PSC\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a7ca2ec3b7bc576b7883702a45823d2}{TIM\+\_\+\+CCMR1\+\_\+\+IC1\+PSC\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84059edcc2ee8d02b8bc6757b667b47a}{TIM\+\_\+\+CCMR1\+\_\+\+IC1\+PSC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab46b7186665f5308cd2ca52acfb63e72}{TIM\+\_\+\+CCMR1\+\_\+\+IC1\+PSC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a7ca2ec3b7bc576b7883702a45823d2}{TIM\+\_\+\+CCMR1\+\_\+\+IC1\+PSC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05673358a44aeaa56daefca67341b29d}{TIM\+\_\+\+CCMR1\+\_\+\+IC1\+PSC\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84059edcc2ee8d02b8bc6757b667b47a}{TIM\+\_\+\+CCMR1\+\_\+\+IC1\+PSC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf42b75da9b2f127dca98b6ca616f7add}{TIM\+\_\+\+CCMR1\+\_\+\+IC1\+PSC\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84059edcc2ee8d02b8bc6757b667b47a}{TIM\+\_\+\+CCMR1\+\_\+\+IC1\+PSC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b270ce595ea92cabc0e62576b5cbdb0}{TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade8750e792254e281c4999de3fbf9e13}{TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b270ce595ea92cabc0e62576b5cbdb0}{TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0ee123675d8b8f98b5a6eeeccf37912}{TIM\+\_\+\+CCMR1\+\_\+\+IC1F}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gade8750e792254e281c4999de3fbf9e13}{TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7dde4afee556d2d8d22885f191da65a6}{TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b270ce595ea92cabc0e62576b5cbdb0}{TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga201491465e6864088210bccb8491be84}{TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b270ce595ea92cabc0e62576b5cbdb0}{TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabaa55ab1e0109b055cabef579c32d67b}{TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b270ce595ea92cabc0e62576b5cbdb0}{TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23da95530eb6d6451c7c9e451a580f42}{TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b270ce595ea92cabc0e62576b5cbdb0}{TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5eb62126e13b62bf9ed83bcb358532b3}{TIM\+\_\+\+CCMR1\+\_\+\+IC2\+PSC\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa7570c3a71156c52b0d95b4199f5d3e}{TIM\+\_\+\+CCMR1\+\_\+\+IC2\+PSC\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5eb62126e13b62bf9ed83bcb358532b3}{TIM\+\_\+\+CCMR1\+\_\+\+IC2\+PSC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e8e704f9ce5742f45e15e3b3126aa9d}{TIM\+\_\+\+CCMR1\+\_\+\+IC2\+PSC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa7570c3a71156c52b0d95b4199f5d3e}{TIM\+\_\+\+CCMR1\+\_\+\+IC2\+PSC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39206b27b5b1c5941b2a14ee8e2f1223}{TIM\+\_\+\+CCMR1\+\_\+\+IC2\+PSC\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5eb62126e13b62bf9ed83bcb358532b3}{TIM\+\_\+\+CCMR1\+\_\+\+IC2\+PSC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae861d74943f3c045421f9fdc8b966841}{TIM\+\_\+\+CCMR1\+\_\+\+IC2\+PSC\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5eb62126e13b62bf9ed83bcb358532b3}{TIM\+\_\+\+CCMR1\+\_\+\+IC2\+PSC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed5a16f773b95122caa60dbdd5b22964}{TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b1456053707716ae50feded2a118887}{TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed5a16f773b95122caa60dbdd5b22964}{TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b942752d686c23323880ff576e7dffb}{TIM\+\_\+\+CCMR1\+\_\+\+IC2F}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b1456053707716ae50feded2a118887}{TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d75acd7072f28844074702683d8493f}{TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed5a16f773b95122caa60dbdd5b22964}{TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40e49318b54b16bda6fd7feea7c9a7dd}{TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed5a16f773b95122caa60dbdd5b22964}{TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga932148c784f5cbee4dfcafcbadaf0107}{TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed5a16f773b95122caa60dbdd5b22964}{TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafece48b6f595ef9717d523fa23cea1e8}{TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed5a16f773b95122caa60dbdd5b22964}{TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab00cf673f46bb5a112370ff94d5495b}{TIM\+\_\+\+CCMR2\+\_\+\+CC3\+S\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac236d456c1635745129611f040e50392}{TIM\+\_\+\+CCMR2\+\_\+\+CC3\+S\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab00cf673f46bb5a112370ff94d5495b}{TIM\+\_\+\+CCMR2\+\_\+\+CC3\+S\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2eabcc7e322b02c9c406b3ff70308260}{TIM\+\_\+\+CCMR2\+\_\+\+CC3S}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac236d456c1635745129611f040e50392}{TIM\+\_\+\+CCMR2\+\_\+\+CC3\+S\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68c04aea2e89f1e89bd323d6d6e5e6c0}{TIM\+\_\+\+CCMR2\+\_\+\+CC3\+S\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab00cf673f46bb5a112370ff94d5495b}{TIM\+\_\+\+CCMR2\+\_\+\+CC3\+S\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bed6648aad6e8d16196246b355452dc}{TIM\+\_\+\+CCMR2\+\_\+\+CC3\+S\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab00cf673f46bb5a112370ff94d5495b}{TIM\+\_\+\+CCMR2\+\_\+\+CC3\+S\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3fada082e0cea460d9722f5dca1fe1a8}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+FE\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef7fdd716098d6370d1fbef9ec6de226}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+FE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3fada082e0cea460d9722f5dca1fe1a8}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+FE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6d8d2847058747ce23a648668ce4dba}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+FE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef7fdd716098d6370d1fbef9ec6de226}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+FE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ebdd2a0a808080fac30e5ee1514f4cf}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+PE\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga340c7064a44bc7478982f5ef7a7655f9}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+PE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ebdd2a0a808080fac30e5ee1514f4cf}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+PE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga276fd2250d2b085b73ef51cb4c099d24}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+PE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga340c7064a44bc7478982f5ef7a7655f9}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+PE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc968db76163687538732d31cf4d4d91}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+M\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e306d8b3f5f98f8bfb6002dc2a7ff06}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+M\+\_\+\+Msk}}~(0x7\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc968db76163687538732d31cf4d4d91}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+M\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52095cae524adb237339bfee92e8168a}{TIM\+\_\+\+CCMR2\+\_\+\+OC3M}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e306d8b3f5f98f8bfb6002dc2a7ff06}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+M\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga899b26ffa9c5f30f143306b8598a537f}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+M\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc968db76163687538732d31cf4d4d91}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+M\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91476ae2cc3449facafcad82569e14f8}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+M\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc968db76163687538732d31cf4d4d91}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+M\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20394da7afcada6c3fc455b05004cff5}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+M\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc968db76163687538732d31cf4d4d91}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+M\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03695b16c15f57bd329b050603e11ff6}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+CE\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga040e81b609666fec1f0476346bb8b942}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+CE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03695b16c15f57bd329b050603e11ff6}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+CE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4209d414df704ce96c54abb2ea2df66a}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+CE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga040e81b609666fec1f0476346bb8b942}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+CE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5774c57db57a50e9a1b7e6fa6c2833f6}{TIM\+\_\+\+CCMR2\+\_\+\+CC4\+S\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66957133f2ac46cacb14834a6ad46b9b}{TIM\+\_\+\+CCMR2\+\_\+\+CC4\+S\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5774c57db57a50e9a1b7e6fa6c2833f6}{TIM\+\_\+\+CCMR2\+\_\+\+CC4\+S\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga294e216b50edd1c2f891143e1f971048}{TIM\+\_\+\+CCMR2\+\_\+\+CC4S}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66957133f2ac46cacb14834a6ad46b9b}{TIM\+\_\+\+CCMR2\+\_\+\+CC4\+S\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabebaa6bffd90b32563bd0fc1ff4a9499}{TIM\+\_\+\+CCMR2\+\_\+\+CC4\+S\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5774c57db57a50e9a1b7e6fa6c2833f6}{TIM\+\_\+\+CCMR2\+\_\+\+CC4\+S\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6386ec77a3a451954325a1512d44f893}{TIM\+\_\+\+CCMR2\+\_\+\+CC4\+S\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5774c57db57a50e9a1b7e6fa6c2833f6}{TIM\+\_\+\+CCMR2\+\_\+\+CC4\+S\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69ec4d183286e02653876ead0a835a09}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+FE\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01f0c4e1d96b5dde5af64ea95b2c3880}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+FE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69ec4d183286e02653876ead0a835a09}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+FE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70dc197250c2699d470aea1a7a42ad57}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+FE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01f0c4e1d96b5dde5af64ea95b2c3880}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+FE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1271844d8091a2494487cd082a585ca}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+PE\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28c07cee007c349ef4ba4a954b341ff4}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+PE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1271844d8091a2494487cd082a585ca}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+PE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e951cd3f6593e321cf79b662a1deaaa}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+PE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28c07cee007c349ef4ba4a954b341ff4}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+PE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67d4d6f1f9b93ff94a941d8c574ca400}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+M\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ffb46fed2d65aab83a895d8f791f84f}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+M\+\_\+\+Msk}}~(0x7\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67d4d6f1f9b93ff94a941d8c574ca400}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+M\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbed61ff3ba57c7fe6d3386ce3b7af2b}{TIM\+\_\+\+CCMR2\+\_\+\+OC4M}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ffb46fed2d65aab83a895d8f791f84f}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+M\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad866f52cce9ce32e3c0d181007b82de5}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+M\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67d4d6f1f9b93ff94a941d8c574ca400}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+M\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd97b1c86dd4953f3382fea317d165af}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+M\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67d4d6f1f9b93ff94a941d8c574ca400}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+M\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga431e5cdc0f3dc02fa5a54aa5193ddbab}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+M\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67d4d6f1f9b93ff94a941d8c574ca400}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+M\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b06f4781d9ec977f5be9f010ee44b6b}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+CE\+\_\+\+Pos}}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a3897ea2b9197cbc75507df645faefc}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+CE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b06f4781d9ec977f5be9f010ee44b6b}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+CE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1447dfe94bdd234382bb1f43307ea5c3}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+CE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a3897ea2b9197cbc75507df645faefc}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+CE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae531e77cc77a9a76a0f32074ad371cf2}{TIM\+\_\+\+CCMR2\+\_\+\+IC3\+PSC\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabec127dfbd39286e7467a88e42b0e2a2}{TIM\+\_\+\+CCMR2\+\_\+\+IC3\+PSC\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae531e77cc77a9a76a0f32074ad371cf2}{TIM\+\_\+\+CCMR2\+\_\+\+IC3\+PSC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc3d11f2e968752bc9ec7131c986c3a6}{TIM\+\_\+\+CCMR2\+\_\+\+IC3\+PSC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabec127dfbd39286e7467a88e42b0e2a2}{TIM\+\_\+\+CCMR2\+\_\+\+IC3\+PSC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga588513395cbf8be6f4749c140fbf811c}{TIM\+\_\+\+CCMR2\+\_\+\+IC3\+PSC\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae531e77cc77a9a76a0f32074ad371cf2}{TIM\+\_\+\+CCMR2\+\_\+\+IC3\+PSC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd27b9bdcc161c90dc1712074a66f29d}{TIM\+\_\+\+CCMR2\+\_\+\+IC3\+PSC\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae531e77cc77a9a76a0f32074ad371cf2}{TIM\+\_\+\+CCMR2\+\_\+\+IC3\+PSC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf23e70bb3dfe3c685a26e6ae00786b62}{TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac13900fc61a22d5b43f579e5854fa2c}{TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf23e70bb3dfe3c685a26e6ae00786b62}{TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad218af6bd1de72891e1b85d582b766cd}{TIM\+\_\+\+CCMR2\+\_\+\+IC3F}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac13900fc61a22d5b43f579e5854fa2c}{TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31d5450ebc9ac6ea833a2b341ceea061}{TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf23e70bb3dfe3c685a26e6ae00786b62}{TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26f92a3f831685d6df7ab69e68181849}{TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf23e70bb3dfe3c685a26e6ae00786b62}{TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e7d7a3c2686a6e31adc1adf2ce65df9}{TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf23e70bb3dfe3c685a26e6ae00786b62}{TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9696c3da027f2b292d077f1ab4cdd14b}{TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf23e70bb3dfe3c685a26e6ae00786b62}{TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1df596e58e5b71467be3d85988fb302f}{TIM\+\_\+\+CCMR2\+\_\+\+IC4\+PSC\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga289328a0304739b4459fa74978be5aa4}{TIM\+\_\+\+CCMR2\+\_\+\+IC4\+PSC\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1df596e58e5b71467be3d85988fb302f}{TIM\+\_\+\+CCMR2\+\_\+\+IC4\+PSC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fd7591e2de10272f7fafb08cdd1b7b0}{TIM\+\_\+\+CCMR2\+\_\+\+IC4\+PSC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga289328a0304739b4459fa74978be5aa4}{TIM\+\_\+\+CCMR2\+\_\+\+IC4\+PSC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80f7d206409bc551eab06819e17451e4}{TIM\+\_\+\+CCMR2\+\_\+\+IC4\+PSC\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1df596e58e5b71467be3d85988fb302f}{TIM\+\_\+\+CCMR2\+\_\+\+IC4\+PSC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6690f5e98e02addd5e75643767c6d66}{TIM\+\_\+\+CCMR2\+\_\+\+IC4\+PSC\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1df596e58e5b71467be3d85988fb302f}{TIM\+\_\+\+CCMR2\+\_\+\+IC4\+PSC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdce62241567cc540d3b7ce61084c1e2}{TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9f59cf5cc82d482d733a365cc7d887c}{TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdce62241567cc540d3b7ce61084c1e2}{TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad51653fd06a591294d432385e794a19e}{TIM\+\_\+\+CCMR2\+\_\+\+IC4F}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9f59cf5cc82d482d733a365cc7d887c}{TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d5fc8b9a6ea27582cb6c25f9654888c}{TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdce62241567cc540d3b7ce61084c1e2}{TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4dcc1562c0c017493e4ee6b32354e85}{TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdce62241567cc540d3b7ce61084c1e2}{TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b96de7db8b71ac7e414f247b871a53c}{TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdce62241567cc540d3b7ce61084c1e2}{TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25d0f55e5b751f2caed6a943f5682a09}{TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdce62241567cc540d3b7ce61084c1e2}{TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6da61acdf3f1662c2a522820260f0ca1}{TIM\+\_\+\+CCER\+\_\+\+CC1\+E\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga871be5249ffb7666a32f4e2e60e50a8c}{TIM\+\_\+\+CCER\+\_\+\+CC1\+E\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6da61acdf3f1662c2a522820260f0ca1}{TIM\+\_\+\+CCER\+\_\+\+CC1\+E\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f494b9881e7b97bb2d79f7ad4e79937}{TIM\+\_\+\+CCER\+\_\+\+CC1E}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga871be5249ffb7666a32f4e2e60e50a8c}{TIM\+\_\+\+CCER\+\_\+\+CC1\+E\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15c77329fadbcb3c84bde50fca4531fb}{TIM\+\_\+\+CCER\+\_\+\+CC1\+P\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3006ecce72e486321261536ae385732f}{TIM\+\_\+\+CCER\+\_\+\+CC1\+P\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15c77329fadbcb3c84bde50fca4531fb}{TIM\+\_\+\+CCER\+\_\+\+CC1\+P\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ca0aedba14241caff739afb3c3ee291}{TIM\+\_\+\+CCER\+\_\+\+CC1P}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3006ecce72e486321261536ae385732f}{TIM\+\_\+\+CCER\+\_\+\+CC1\+P\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac27744605da2a44ce88bcd692a6dd639}{TIM\+\_\+\+CCER\+\_\+\+CC1\+NE\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f84300589fc23c7ad7c688b77adffd6}{TIM\+\_\+\+CCER\+\_\+\+CC1\+NE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac27744605da2a44ce88bcd692a6dd639}{TIM\+\_\+\+CCER\+\_\+\+CC1\+NE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga813056b3f90a13c4432aeba55f28957e}{TIM\+\_\+\+CCER\+\_\+\+CC1\+NE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f84300589fc23c7ad7c688b77adffd6}{TIM\+\_\+\+CCER\+\_\+\+CC1\+NE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17cab7ddc6363d68c881d424dc2f95b3}{TIM\+\_\+\+CCER\+\_\+\+CC1\+NP\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22ca6b2d577776a67d48e9a7e1863700}{TIM\+\_\+\+CCER\+\_\+\+CC1\+NP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17cab7ddc6363d68c881d424dc2f95b3}{TIM\+\_\+\+CCER\+\_\+\+CC1\+NP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga403fc501d4d8de6cabee6b07acb81a36}{TIM\+\_\+\+CCER\+\_\+\+CC1\+NP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22ca6b2d577776a67d48e9a7e1863700}{TIM\+\_\+\+CCER\+\_\+\+CC1\+NP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a7e6fef34c0f02a97140620a2429b84}{TIM\+\_\+\+CCER\+\_\+\+CC2\+E\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91010bed31fbd01d7013fe9be759b215}{TIM\+\_\+\+CCER\+\_\+\+CC2\+E\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a7e6fef34c0f02a97140620a2429b84}{TIM\+\_\+\+CCER\+\_\+\+CC2\+E\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76392a4d63674cd0db0a55762458f16c}{TIM\+\_\+\+CCER\+\_\+\+CC2E}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91010bed31fbd01d7013fe9be759b215}{TIM\+\_\+\+CCER\+\_\+\+CC2\+E\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab6eed48ffae9d0a886c124b2993b8a9f}{TIM\+\_\+\+CCER\+\_\+\+CC2\+P\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95f10f70479dce9444a304a58dfa52e1}{TIM\+\_\+\+CCER\+\_\+\+CC2\+P\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab6eed48ffae9d0a886c124b2993b8a9f}{TIM\+\_\+\+CCER\+\_\+\+CC2\+P\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3136c6e776c6066509d298b6a9b34912}{TIM\+\_\+\+CCER\+\_\+\+CC2P}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95f10f70479dce9444a304a58dfa52e1}{TIM\+\_\+\+CCER\+\_\+\+CC2\+P\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a035ed74e6d62a0fcf54bd0b31f785a}{TIM\+\_\+\+CCER\+\_\+\+CC2\+NE\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga395e49f88082d5e2144801c98047e03b}{TIM\+\_\+\+CCER\+\_\+\+CC2\+NE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a035ed74e6d62a0fcf54bd0b31f785a}{TIM\+\_\+\+CCER\+\_\+\+CC2\+NE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a784649120eddec31998f34323d4156}{TIM\+\_\+\+CCER\+\_\+\+CC2\+NE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga395e49f88082d5e2144801c98047e03b}{TIM\+\_\+\+CCER\+\_\+\+CC2\+NE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8de88ef55a7e82a4fe7379a0568da7ab}{TIM\+\_\+\+CCER\+\_\+\+CC2\+NP\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b294ed91060a15ee77651cd8e688e70}{TIM\+\_\+\+CCER\+\_\+\+CC2\+NP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8de88ef55a7e82a4fe7379a0568da7ab}{TIM\+\_\+\+CCER\+\_\+\+CC2\+NP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga387de559d8b16b16f3934fddd2aa969f}{TIM\+\_\+\+CCER\+\_\+\+CC2\+NP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b294ed91060a15ee77651cd8e688e70}{TIM\+\_\+\+CCER\+\_\+\+CC2\+NP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaee67670829d7a6333cae4b5eada7899}{TIM\+\_\+\+CCER\+\_\+\+CC3\+E\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga800a18a966d63d71dfc6cf7e3c18ca08}{TIM\+\_\+\+CCER\+\_\+\+CC3\+E\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaee67670829d7a6333cae4b5eada7899}{TIM\+\_\+\+CCER\+\_\+\+CC3\+E\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1da114e666b61f09cf25f50cdaa7f81f}{TIM\+\_\+\+CCER\+\_\+\+CC3E}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga800a18a966d63d71dfc6cf7e3c18ca08}{TIM\+\_\+\+CCER\+\_\+\+CC3\+E\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab92731a4de3cb45962bfc34f3986a3bb}{TIM\+\_\+\+CCER\+\_\+\+CC3\+P\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga647aadf30c1f4c7850a025bce9e264a6}{TIM\+\_\+\+CCER\+\_\+\+CC3\+P\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab92731a4de3cb45962bfc34f3986a3bb}{TIM\+\_\+\+CCER\+\_\+\+CC3\+P\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6220a5cd34c7a7a39e10c854aa00d2e5}{TIM\+\_\+\+CCER\+\_\+\+CC3P}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga647aadf30c1f4c7850a025bce9e264a6}{TIM\+\_\+\+CCER\+\_\+\+CC3\+P\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e4ec9ec3d3f6b778c7750f4861de8dc}{TIM\+\_\+\+CCER\+\_\+\+CC3\+NE\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34cbf30b58b4fa02ddc7c1bab93420b3}{TIM\+\_\+\+CCER\+\_\+\+CC3\+NE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e4ec9ec3d3f6b778c7750f4861de8dc}{TIM\+\_\+\+CCER\+\_\+\+CC3\+NE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad46cce61d3bd83b64257ba75e54ee1aa}{TIM\+\_\+\+CCER\+\_\+\+CC3\+NE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34cbf30b58b4fa02ddc7c1bab93420b3}{TIM\+\_\+\+CCER\+\_\+\+CC3\+NE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc4768173a56472e6f19ca49bb229e6a}{TIM\+\_\+\+CCER\+\_\+\+CC3\+NP\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga013c6bc2ba905dea2713cdef67f39c6f}{TIM\+\_\+\+CCER\+\_\+\+CC3\+NP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc4768173a56472e6f19ca49bb229e6a}{TIM\+\_\+\+CCER\+\_\+\+CC3\+NP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4029686d3307111d3f9f4400e29e4521}{TIM\+\_\+\+CCER\+\_\+\+CC3\+NP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga013c6bc2ba905dea2713cdef67f39c6f}{TIM\+\_\+\+CCER\+\_\+\+CC3\+NP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e4f1890df26547229ce711eed7a30c3}{TIM\+\_\+\+CCER\+\_\+\+CC4\+E\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8f00da3ce9a145e9c7c0ece18706d05}{TIM\+\_\+\+CCER\+\_\+\+CC4\+E\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e4f1890df26547229ce711eed7a30c3}{TIM\+\_\+\+CCER\+\_\+\+CC4\+E\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga940b041ab5975311f42f26d314a4b621}{TIM\+\_\+\+CCER\+\_\+\+CC4E}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8f00da3ce9a145e9c7c0ece18706d05}{TIM\+\_\+\+CCER\+\_\+\+CC4\+E\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b16bb9029a386a09ca24796a74f7fa8}{TIM\+\_\+\+CCER\+\_\+\+CC4\+P\+\_\+\+Pos}}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22962f81c9abfc88ae30f50b5592d3a7}{TIM\+\_\+\+CCER\+\_\+\+CC4\+P\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b16bb9029a386a09ca24796a74f7fa8}{TIM\+\_\+\+CCER\+\_\+\+CC4\+P\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3faf23dc47e1b0877352d7f5a00f72e1}{TIM\+\_\+\+CCER\+\_\+\+CC4P}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22962f81c9abfc88ae30f50b5592d3a7}{TIM\+\_\+\+CCER\+\_\+\+CC4\+P\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga451b690ca839a363b6b911bcacafffb4}{TIM\+\_\+\+CCER\+\_\+\+CC4\+NP\+\_\+\+Pos}}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e263b29e870a454c029f4a825f4f50e}{TIM\+\_\+\+CCER\+\_\+\+CC4\+NP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga451b690ca839a363b6b911bcacafffb4}{TIM\+\_\+\+CCER\+\_\+\+CC4\+NP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41b88bff3f38cec0617ce66fa5aef260}{TIM\+\_\+\+CCER\+\_\+\+CC4\+NP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e263b29e870a454c029f4a825f4f50e}{TIM\+\_\+\+CCER\+\_\+\+CC4\+NP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf110ca46cc8cf7b55f63cafa563073b2}{TIM\+\_\+\+CNT\+\_\+\+CNT\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac54bb0107f222981fe8c8416af521fd0}{TIM\+\_\+\+CNT\+\_\+\+CNT\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf110ca46cc8cf7b55f63cafa563073b2}{TIM\+\_\+\+CNT\+\_\+\+CNT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8bc45c0315de82c1c3a38a243bcd00fc}{TIM\+\_\+\+CNT\+\_\+\+CNT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac54bb0107f222981fe8c8416af521fd0}{TIM\+\_\+\+CNT\+\_\+\+CNT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac11163ae1ef14d3e7a1f047c40a501f4}{TIM\+\_\+\+PSC\+\_\+\+PSC\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacff3a421342fafac2e25421084bd85df}{TIM\+\_\+\+PSC\+\_\+\+PSC\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac11163ae1ef14d3e7a1f047c40a501f4}{TIM\+\_\+\+PSC\+\_\+\+PSC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaefb85e4000ddab0ada67c5964810da35}{TIM\+\_\+\+PSC\+\_\+\+PSC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacff3a421342fafac2e25421084bd85df}{TIM\+\_\+\+PSC\+\_\+\+PSC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8430ae919aa2e98c8a4cb32049ae5c3b}{TIM\+\_\+\+ARR\+\_\+\+ARR\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga166174bde137aa84aec495eef6907ed3}{TIM\+\_\+\+ARR\+\_\+\+ARR\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8430ae919aa2e98c8a4cb32049ae5c3b}{TIM\+\_\+\+ARR\+\_\+\+ARR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace50256fdecc38f641050a4a3266e4d9}{TIM\+\_\+\+ARR\+\_\+\+ARR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga166174bde137aa84aec495eef6907ed3}{TIM\+\_\+\+ARR\+\_\+\+ARR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab062a3ee5ed93cef0fd1de937719fe5c}{TIM\+\_\+\+RCR\+\_\+\+REP\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06e8380ec8ac6138f401fa53833978fc}{TIM\+\_\+\+RCR\+\_\+\+REP\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab062a3ee5ed93cef0fd1de937719fe5c}{TIM\+\_\+\+RCR\+\_\+\+REP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadcef8f28580e36cdfda3be1f7561afc7}{TIM\+\_\+\+RCR\+\_\+\+REP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06e8380ec8ac6138f401fa53833978fc}{TIM\+\_\+\+RCR\+\_\+\+REP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga815f704b96c35f8f2b4a9160913e36f6}{TIM\+\_\+\+CCR1\+\_\+\+CCR1\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1052d30a540b5332d39cc9e1e23587bb}{TIM\+\_\+\+CCR1\+\_\+\+CCR1\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga815f704b96c35f8f2b4a9160913e36f6}{TIM\+\_\+\+CCR1\+\_\+\+CCR1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac927cc11eff415210dcf94657d8dfbe0}{TIM\+\_\+\+CCR1\+\_\+\+CCR1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1052d30a540b5332d39cc9e1e23587bb}{TIM\+\_\+\+CCR1\+\_\+\+CCR1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22f43b4f1a39a8ff5124a31e2e37efbf}{TIM\+\_\+\+CCR2\+\_\+\+CCR2\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4ef3300e4399d1b036c2e28061d9dd1}{TIM\+\_\+\+CCR2\+\_\+\+CCR2\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22f43b4f1a39a8ff5124a31e2e37efbf}{TIM\+\_\+\+CCR2\+\_\+\+CCR2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga751e5efd90bdd1fd5f38609f3f5762ba}{TIM\+\_\+\+CCR2\+\_\+\+CCR2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4ef3300e4399d1b036c2e28061d9dd1}{TIM\+\_\+\+CCR2\+\_\+\+CCR2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69a2438c905cf2e7f0c15b06090be697}{TIM\+\_\+\+CCR3\+\_\+\+CCR3\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3983e861f1f4418bf3df69d263550024}{TIM\+\_\+\+CCR3\+\_\+\+CCR3\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69a2438c905cf2e7f0c15b06090be697}{TIM\+\_\+\+CCR3\+\_\+\+CCR3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e85064d37d387851e95c5c1f35315a1}{TIM\+\_\+\+CCR3\+\_\+\+CCR3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3983e861f1f4418bf3df69d263550024}{TIM\+\_\+\+CCR3\+\_\+\+CCR3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga812691bb8cabc5eef6093926c6afb0fa}{TIM\+\_\+\+CCR4\+\_\+\+CCR4\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e2e10599fa35e837f604584c742551f}{TIM\+\_\+\+CCR4\+\_\+\+CCR4\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga812691bb8cabc5eef6093926c6afb0fa}{TIM\+\_\+\+CCR4\+\_\+\+CCR4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15c9dd67a6701b5498926ae536773eca}{TIM\+\_\+\+CCR4\+\_\+\+CCR4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e2e10599fa35e837f604584c742551f}{TIM\+\_\+\+CCR4\+\_\+\+CCR4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20f8f8f7a4e2e060b4b51e0a8adc6201}{TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c52bd0a743ce97111f4f7210f4f0875}{TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20f8f8f7a4e2e060b4b51e0a8adc6201}{TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabcf985e9c78f15e1e44b2bc4d2bafc67}{TIM\+\_\+\+BDTR\+\_\+\+DTG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c52bd0a743ce97111f4f7210f4f0875}{TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b575cca31b0e22ef1d5b842aa162bfc}{TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+0}}~(0x01\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20f8f8f7a4e2e060b4b51e0a8adc6201}{TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f33ae1e9b7847a60032a60d0cc7f81d}{TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+1}}~(0x02\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20f8f8f7a4e2e060b4b51e0a8adc6201}{TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f06a132eba960bd6cc972e3580d537c}{TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+2}}~(0x04\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20f8f8f7a4e2e060b4b51e0a8adc6201}{TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7868643a65285fc7132f040c8950f43}{TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+3}}~(0x08\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20f8f8f7a4e2e060b4b51e0a8adc6201}{TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga503b44e30a5fb77c34630d1faca70213}{TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+4}}~(0x10\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20f8f8f7a4e2e060b4b51e0a8adc6201}{TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83a12ecb0a8dd21bc164d9a345ea564f}{TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+5}}~(0x20\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20f8f8f7a4e2e060b4b51e0a8adc6201}{TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7d418cbd0db89991522cb6be34a017e}{TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+6}}~(0x40\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20f8f8f7a4e2e060b4b51e0a8adc6201}{TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac945c8bcf5567912a88eb2acee53c45b}{TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+7}}~(0x80\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20f8f8f7a4e2e060b4b51e0a8adc6201}{TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71810028fd9aba73ee3b92d59017cb8d}{TIM\+\_\+\+BDTR\+\_\+\+LOCK\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31c7b82190b30d879c3c7b3a46b9ab82}{TIM\+\_\+\+BDTR\+\_\+\+LOCK\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71810028fd9aba73ee3b92d59017cb8d}{TIM\+\_\+\+BDTR\+\_\+\+LOCK\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e4215d17f0548dfcf0b15fe4d0f4651}{TIM\+\_\+\+BDTR\+\_\+\+LOCK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31c7b82190b30d879c3c7b3a46b9ab82}{TIM\+\_\+\+BDTR\+\_\+\+LOCK\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbd1736c8172e7cd098bb591264b07bf}{TIM\+\_\+\+BDTR\+\_\+\+LOCK\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71810028fd9aba73ee3b92d59017cb8d}{TIM\+\_\+\+BDTR\+\_\+\+LOCK\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga756df80ff8c34399435f52dca18e6eee}{TIM\+\_\+\+BDTR\+\_\+\+LOCK\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71810028fd9aba73ee3b92d59017cb8d}{TIM\+\_\+\+BDTR\+\_\+\+LOCK\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga508a8d8aea6def7bd3dd689ff5f47312}{TIM\+\_\+\+BDTR\+\_\+\+OSSI\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05ff8c5f843f6587554de55163a0f420}{TIM\+\_\+\+BDTR\+\_\+\+OSSI\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga508a8d8aea6def7bd3dd689ff5f47312}{TIM\+\_\+\+BDTR\+\_\+\+OSSI\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1cf04e70ccf3d4aba5afcf2496a411a}{TIM\+\_\+\+BDTR\+\_\+\+OSSI}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05ff8c5f843f6587554de55163a0f420}{TIM\+\_\+\+BDTR\+\_\+\+OSSI\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5738bf6a27c598bc93b37db41f1a21c1}{TIM\+\_\+\+BDTR\+\_\+\+OSSR\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga396c60115df4f4f217ae3b2df15d130c}{TIM\+\_\+\+BDTR\+\_\+\+OSSR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5738bf6a27c598bc93b37db41f1a21c1}{TIM\+\_\+\+BDTR\+\_\+\+OSSR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9435f36d53c6be1107e57ab6a82c16e}{TIM\+\_\+\+BDTR\+\_\+\+OSSR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga396c60115df4f4f217ae3b2df15d130c}{TIM\+\_\+\+BDTR\+\_\+\+OSSR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27bff46bd1b077d0a152e4600397f98d}{TIM\+\_\+\+BDTR\+\_\+\+BKE\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2272c6e4c575623c1f46f482cd957415}{TIM\+\_\+\+BDTR\+\_\+\+BKE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27bff46bd1b077d0a152e4600397f98d}{TIM\+\_\+\+BDTR\+\_\+\+BKE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74250b040dd9fd9c09dcc54cdd6d86d8}{TIM\+\_\+\+BDTR\+\_\+\+BKE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2272c6e4c575623c1f46f482cd957415}{TIM\+\_\+\+BDTR\+\_\+\+BKE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf42525a0a24fac15595720c1ef01d57a}{TIM\+\_\+\+BDTR\+\_\+\+BKP\+\_\+\+Pos}}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga101b7d11ccc8db986ee394ec26167130}{TIM\+\_\+\+BDTR\+\_\+\+BKP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf42525a0a24fac15595720c1ef01d57a}{TIM\+\_\+\+BDTR\+\_\+\+BKP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3247abbbf0d00260be051d176d88020e}{TIM\+\_\+\+BDTR\+\_\+\+BKP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga101b7d11ccc8db986ee394ec26167130}{TIM\+\_\+\+BDTR\+\_\+\+BKP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c59af6d6570d3f4c7bff1efcde8fd5a}{TIM\+\_\+\+BDTR\+\_\+\+AOE\+\_\+\+Pos}}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9f2a293cb57e4e53908ff3968b44eda}{TIM\+\_\+\+BDTR\+\_\+\+AOE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c59af6d6570d3f4c7bff1efcde8fd5a}{TIM\+\_\+\+BDTR\+\_\+\+AOE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59f15008050f91fa3ecc9eaaa971a509}{TIM\+\_\+\+BDTR\+\_\+\+AOE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9f2a293cb57e4e53908ff3968b44eda}{TIM\+\_\+\+BDTR\+\_\+\+AOE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1874eb52559400db69885a6dee768c4}{TIM\+\_\+\+BDTR\+\_\+\+MOE\+\_\+\+Pos}}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaead4c63fdacf9c85e3c997275649aa8e}{TIM\+\_\+\+BDTR\+\_\+\+MOE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1874eb52559400db69885a6dee768c4}{TIM\+\_\+\+BDTR\+\_\+\+MOE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga277a096614829feba2d0a4fbb7d3dffc}{TIM\+\_\+\+BDTR\+\_\+\+MOE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaead4c63fdacf9c85e3c997275649aa8e}{TIM\+\_\+\+BDTR\+\_\+\+MOE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a306a1cb19e8538984d63e2728f18c9}{TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga603bd90bfdd7e08fb4c749c926ae8d0d}{TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a306a1cb19e8538984d63e2728f18c9}{TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf9051ecac123cd89f9d2a835e4cde2e}{TIM\+\_\+\+DCR\+\_\+\+DBA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga603bd90bfdd7e08fb4c749c926ae8d0d}{TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaaf610e5fe4bb4b10736242df3b62bba}{TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+0}}~(0x01\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a306a1cb19e8538984d63e2728f18c9}{TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a0185643c163930e30f0a1cf5fe364e}{TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+1}}~(0x02\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a306a1cb19e8538984d63e2728f18c9}{TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa5a89b93b97b0968a7d5563a18ab9d1}{TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+2}}~(0x04\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a306a1cb19e8538984d63e2728f18c9}{TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga105f44ff18cbbd4ff4d60368c9184430}{TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+3}}~(0x08\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a306a1cb19e8538984d63e2728f18c9}{TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe1bc4b6dd7265dee2857f23d835b2dc}{TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+4}}~(0x10\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a306a1cb19e8538984d63e2728f18c9}{TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e78721748388667766590962b29f610}{TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19d5bc5ed6177c1603a35d52918e5068}{TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e78721748388667766590962b29f610}{TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9e197a78484567d4c6093c28265f3eb}{TIM\+\_\+\+DCR\+\_\+\+DBL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19d5bc5ed6177c1603a35d52918e5068}{TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga677195c0b4892bb6717564c0528126a9}{TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+0}}~(0x01\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e78721748388667766590962b29f610}{TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad427ba987877e491f7a2be60e320dbea}{TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+1}}~(0x02\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e78721748388667766590962b29f610}{TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga369926f2a8ca5cf635ded9bb4619189c}{TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+2}}~(0x04\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e78721748388667766590962b29f610}{TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f1ec849c41d1abd46c528a4ac378c03}{TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+3}}~(0x08\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e78721748388667766590962b29f610}{TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga607d7b87b1b4bf167aabad36f922a8f9}{TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+4}}~(0x10\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e78721748388667766590962b29f610}{TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga404a796ef83390218d4aed467f779ca0}{TIM\+\_\+\+DMAR\+\_\+\+DMAB\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5d6d71391fa416ce5c1aa65e459d92a}{TIM\+\_\+\+DMAR\+\_\+\+DMAB\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga404a796ef83390218d4aed467f779ca0}{TIM\+\_\+\+DMAR\+\_\+\+DMAB\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1afa2fc02bcd75c15122c4eb87d6cf83}{TIM\+\_\+\+DMAR\+\_\+\+DMAB}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5d6d71391fa416ce5c1aa65e459d92a}{TIM\+\_\+\+DMAR\+\_\+\+DMAB\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f62ec5e16705319b0d7ecdc54471788}{TIM\+\_\+\+OR\+\_\+\+TI1\+\_\+\+RMP\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e8ec8a0faf4bc51e04f909e3b13708e}{TIM\+\_\+\+OR\+\_\+\+TI1\+\_\+\+RMP\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f62ec5e16705319b0d7ecdc54471788}{TIM\+\_\+\+OR\+\_\+\+TI1\+\_\+\+RMP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd0ec0e64e354c9670015c91aaf54c2e}{TIM\+\_\+\+OR\+\_\+\+TI1\+\_\+\+RMP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e8ec8a0faf4bc51e04f909e3b13708e}{TIM\+\_\+\+OR\+\_\+\+TI1\+\_\+\+RMP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59fa1246d851959d5231b5b0796fd3a5}{TIM\+\_\+\+OR\+\_\+\+TI1\+\_\+\+RMP\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f62ec5e16705319b0d7ecdc54471788}{TIM\+\_\+\+OR\+\_\+\+TI1\+\_\+\+RMP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98d9cdc55111a548e48df0819922852b}{TIM\+\_\+\+OR\+\_\+\+TI1\+\_\+\+RMP\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f62ec5e16705319b0d7ecdc54471788}{TIM\+\_\+\+OR\+\_\+\+TI1\+\_\+\+RMP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaecd8b0b125d46d02c35f990903d6fcb}{TIM\+\_\+\+OR\+\_\+\+TI4\+\_\+\+RMP\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef046d565911337566adcc67904847ea}{TIM\+\_\+\+OR\+\_\+\+TI4\+\_\+\+RMP\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaecd8b0b125d46d02c35f990903d6fcb}{TIM\+\_\+\+OR\+\_\+\+TI4\+\_\+\+RMP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2916847c3545c06578d7ba8c381a4c20}{TIM\+\_\+\+OR\+\_\+\+TI4\+\_\+\+RMP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef046d565911337566adcc67904847ea}{TIM\+\_\+\+OR\+\_\+\+TI4\+\_\+\+RMP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9aea4f8a0abedbf08bb1e686933c1120}{TIM\+\_\+\+OR\+\_\+\+TI4\+\_\+\+RMP\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaecd8b0b125d46d02c35f990903d6fcb}{TIM\+\_\+\+OR\+\_\+\+TI4\+\_\+\+RMP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2a46aa18f15f2074b93233a18e85629}{TIM\+\_\+\+OR\+\_\+\+TI4\+\_\+\+RMP\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaecd8b0b125d46d02c35f990903d6fcb}{TIM\+\_\+\+OR\+\_\+\+TI4\+\_\+\+RMP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c2a253575aa4bcd2c8097f2e9f5c528}{LPTIM\+\_\+\+ISR\+\_\+\+CMPM\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4dd7e374f2dc01057c4b2b4a073de293}{LPTIM\+\_\+\+ISR\+\_\+\+CMPM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c2a253575aa4bcd2c8097f2e9f5c528}{LPTIM\+\_\+\+ISR\+\_\+\+CMPM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad268979549e2ab5d4e0227e37964e29}{LPTIM\+\_\+\+ISR\+\_\+\+CMPM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4dd7e374f2dc01057c4b2b4a073de293}{LPTIM\+\_\+\+ISR\+\_\+\+CMPM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d60b2a5aa3042e705fac690ddd82ad9}{LPTIM\+\_\+\+ISR\+\_\+\+ARRM\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga738f282188e8958763a12993436b396b}{LPTIM\+\_\+\+ISR\+\_\+\+ARRM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d60b2a5aa3042e705fac690ddd82ad9}{LPTIM\+\_\+\+ISR\+\_\+\+ARRM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8dca1da3466dc935eebf232c120a42f7}{LPTIM\+\_\+\+ISR\+\_\+\+ARRM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga738f282188e8958763a12993436b396b}{LPTIM\+\_\+\+ISR\+\_\+\+ARRM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5744b7eeec364753bad9ec53583ddc83}{LPTIM\+\_\+\+ISR\+\_\+\+EXTTRIG\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe7231122f4aa937f6e5496f9a375032}{LPTIM\+\_\+\+ISR\+\_\+\+EXTTRIG\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5744b7eeec364753bad9ec53583ddc83}{LPTIM\+\_\+\+ISR\+\_\+\+EXTTRIG\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d6fe3ef932a42040b0f9530eae1d014}{LPTIM\+\_\+\+ISR\+\_\+\+EXTTRIG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe7231122f4aa937f6e5496f9a375032}{LPTIM\+\_\+\+ISR\+\_\+\+EXTTRIG\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58bb3764cb71aa8b10e3dd579d81d566}{LPTIM\+\_\+\+ISR\+\_\+\+CMPOK\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3fa25d178519d9d1e07d0a8dd33d5d81}{LPTIM\+\_\+\+ISR\+\_\+\+CMPOK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58bb3764cb71aa8b10e3dd579d81d566}{LPTIM\+\_\+\+ISR\+\_\+\+CMPOK\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cad30aa68cb71dd75c78c01ee3ae870}{LPTIM\+\_\+\+ISR\+\_\+\+CMPOK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3fa25d178519d9d1e07d0a8dd33d5d81}{LPTIM\+\_\+\+ISR\+\_\+\+CMPOK\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga225e79481e3488e2018b7066cc36c15d}{LPTIM\+\_\+\+ISR\+\_\+\+ARROK\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacaaa9e9c0a0295592da0aa99997aa10a}{LPTIM\+\_\+\+ISR\+\_\+\+ARROK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga225e79481e3488e2018b7066cc36c15d}{LPTIM\+\_\+\+ISR\+\_\+\+ARROK\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab444687af1f8f9863455191ad061a1d1}{LPTIM\+\_\+\+ISR\+\_\+\+ARROK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacaaa9e9c0a0295592da0aa99997aa10a}{LPTIM\+\_\+\+ISR\+\_\+\+ARROK\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06f3149d0ec6718d910a43f12b69df19}{LPTIM\+\_\+\+ISR\+\_\+\+UP\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga517db9f5fee8e5be22e9ed9de34338d7}{LPTIM\+\_\+\+ISR\+\_\+\+UP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06f3149d0ec6718d910a43f12b69df19}{LPTIM\+\_\+\+ISR\+\_\+\+UP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5c22c593384daf21fbf0648c7157609}{LPTIM\+\_\+\+ISR\+\_\+\+UP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga517db9f5fee8e5be22e9ed9de34338d7}{LPTIM\+\_\+\+ISR\+\_\+\+UP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78026fe91462066bf46f3d20cfb59dde}{LPTIM\+\_\+\+ISR\+\_\+\+DOWN\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6924a3b6ec9a7541387f1d40e0726abd}{LPTIM\+\_\+\+ISR\+\_\+\+DOWN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78026fe91462066bf46f3d20cfb59dde}{LPTIM\+\_\+\+ISR\+\_\+\+DOWN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae419eeabea5979ae2658ab6597cb8223}{LPTIM\+\_\+\+ISR\+\_\+\+DOWN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6924a3b6ec9a7541387f1d40e0726abd}{LPTIM\+\_\+\+ISR\+\_\+\+DOWN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18b506dcf4acdd6741977de00402c73b}{LPTIM\+\_\+\+ICR\+\_\+\+CMPMCF\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d0e27b84a9db60669043f14f3d89ec8}{LPTIM\+\_\+\+ICR\+\_\+\+CMPMCF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18b506dcf4acdd6741977de00402c73b}{LPTIM\+\_\+\+ICR\+\_\+\+CMPMCF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1a73f097347bc05382105a527ee7f2e}{LPTIM\+\_\+\+ICR\+\_\+\+CMPMCF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d0e27b84a9db60669043f14f3d89ec8}{LPTIM\+\_\+\+ICR\+\_\+\+CMPMCF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8838d365e13b4c9de7d954989e7e3892}{LPTIM\+\_\+\+ICR\+\_\+\+ARRMCF\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7a9b52575f7bb462d282dab0754c0fc}{LPTIM\+\_\+\+ICR\+\_\+\+ARRMCF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8838d365e13b4c9de7d954989e7e3892}{LPTIM\+\_\+\+ICR\+\_\+\+ARRMCF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf43a4be174c9303faef371ec31ab44c}{LPTIM\+\_\+\+ICR\+\_\+\+ARRMCF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7a9b52575f7bb462d282dab0754c0fc}{LPTIM\+\_\+\+ICR\+\_\+\+ARRMCF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee44edb9f638e0b13a269a13c013f0b8}{LPTIM\+\_\+\+ICR\+\_\+\+EXTTRIGCF\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe35b22bd38a6b942b777a1ee9fb0c63}{LPTIM\+\_\+\+ICR\+\_\+\+EXTTRIGCF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee44edb9f638e0b13a269a13c013f0b8}{LPTIM\+\_\+\+ICR\+\_\+\+EXTTRIGCF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bdc0939c831c305f180c9d1518b852f}{LPTIM\+\_\+\+ICR\+\_\+\+EXTTRIGCF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe35b22bd38a6b942b777a1ee9fb0c63}{LPTIM\+\_\+\+ICR\+\_\+\+EXTTRIGCF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bcc238eda370f1999eb9e4c622a0d01}{LPTIM\+\_\+\+ICR\+\_\+\+CMPOKCF\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3023d4f15c022e8a57d9d499423efbd6}{LPTIM\+\_\+\+ICR\+\_\+\+CMPOKCF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bcc238eda370f1999eb9e4c622a0d01}{LPTIM\+\_\+\+ICR\+\_\+\+CMPOKCF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga407e8ab4f0c1dfdca950ca20c5f2527d}{LPTIM\+\_\+\+ICR\+\_\+\+CMPOKCF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3023d4f15c022e8a57d9d499423efbd6}{LPTIM\+\_\+\+ICR\+\_\+\+CMPOKCF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf56de4c8d0c89755297f0b062983b5b}{LPTIM\+\_\+\+ICR\+\_\+\+ARROKCF\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46450f790d87d73e5159faeecd99d226}{LPTIM\+\_\+\+ICR\+\_\+\+ARROKCF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf56de4c8d0c89755297f0b062983b5b}{LPTIM\+\_\+\+ICR\+\_\+\+ARROKCF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e0e5526e60b99a2a4958145207bff7d}{LPTIM\+\_\+\+ICR\+\_\+\+ARROKCF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46450f790d87d73e5159faeecd99d226}{LPTIM\+\_\+\+ICR\+\_\+\+ARROKCF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34a94627a5c2f998f5ea8d7a57f035d1}{LPTIM\+\_\+\+ICR\+\_\+\+UPCF\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5829e2bd6ea624ccbcb9724f03e9a1d}{LPTIM\+\_\+\+ICR\+\_\+\+UPCF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34a94627a5c2f998f5ea8d7a57f035d1}{LPTIM\+\_\+\+ICR\+\_\+\+UPCF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94cea7a7a350f428dc1255dd6d143969}{LPTIM\+\_\+\+ICR\+\_\+\+UPCF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5829e2bd6ea624ccbcb9724f03e9a1d}{LPTIM\+\_\+\+ICR\+\_\+\+UPCF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19850a5ffe670eb179503fa1be9e3622}{LPTIM\+\_\+\+ICR\+\_\+\+DOWNCF\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28120f6c8dc80f5014fb7fe6fedc6d73}{LPTIM\+\_\+\+ICR\+\_\+\+DOWNCF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19850a5ffe670eb179503fa1be9e3622}{LPTIM\+\_\+\+ICR\+\_\+\+DOWNCF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7d337943cd5849f0b67df2bae113ffe}{LPTIM\+\_\+\+ICR\+\_\+\+DOWNCF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28120f6c8dc80f5014fb7fe6fedc6d73}{LPTIM\+\_\+\+ICR\+\_\+\+DOWNCF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5420b7e7fdb5dafc0287743411ffb6b0}{LPTIM\+\_\+\+IER\+\_\+\+CMPMIE\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4ab547325c45d174b52dab47fb10ae3}{LPTIM\+\_\+\+IER\+\_\+\+CMPMIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5420b7e7fdb5dafc0287743411ffb6b0}{LPTIM\+\_\+\+IER\+\_\+\+CMPMIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84f1c6ec830c564596756452fac0f057}{LPTIM\+\_\+\+IER\+\_\+\+CMPMIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4ab547325c45d174b52dab47fb10ae3}{LPTIM\+\_\+\+IER\+\_\+\+CMPMIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30bc158ab0a4ed0cb11b74a2f260fb3d}{LPTIM\+\_\+\+IER\+\_\+\+ARRMIE\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab6521147a135322a518bbf0bf60c394d}{LPTIM\+\_\+\+IER\+\_\+\+ARRMIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30bc158ab0a4ed0cb11b74a2f260fb3d}{LPTIM\+\_\+\+IER\+\_\+\+ARRMIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabddf28358beda70d5cabb8bbd2f7acd7}{LPTIM\+\_\+\+IER\+\_\+\+ARRMIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab6521147a135322a518bbf0bf60c394d}{LPTIM\+\_\+\+IER\+\_\+\+ARRMIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ad517b45bbd7fd664a9ffb734949ca2}{LPTIM\+\_\+\+IER\+\_\+\+EXTTRIGIE\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a5799cd746b83f50ce3cc0e5e432f56}{LPTIM\+\_\+\+IER\+\_\+\+EXTTRIGIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ad517b45bbd7fd664a9ffb734949ca2}{LPTIM\+\_\+\+IER\+\_\+\+EXTTRIGIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e2214a5cacaee65aa8487788edac8d1}{LPTIM\+\_\+\+IER\+\_\+\+EXTTRIGIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a5799cd746b83f50ce3cc0e5e432f56}{LPTIM\+\_\+\+IER\+\_\+\+EXTTRIGIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5f9215cbbefa3f09ee58766418af015}{LPTIM\+\_\+\+IER\+\_\+\+CMPOKIE\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50650b47231f11edf550ffcbc0c510a7}{LPTIM\+\_\+\+IER\+\_\+\+CMPOKIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5f9215cbbefa3f09ee58766418af015}{LPTIM\+\_\+\+IER\+\_\+\+CMPOKIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac117a13cff0f470f7e9645e479301684}{LPTIM\+\_\+\+IER\+\_\+\+CMPOKIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50650b47231f11edf550ffcbc0c510a7}{LPTIM\+\_\+\+IER\+\_\+\+CMPOKIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1d1f4b63657f81d98c810fb981be8b2}{LPTIM\+\_\+\+IER\+\_\+\+ARROKIE\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac72d70b2dafa3445301ce2907ba39b3}{LPTIM\+\_\+\+IER\+\_\+\+ARROKIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1d1f4b63657f81d98c810fb981be8b2}{LPTIM\+\_\+\+IER\+\_\+\+ARROKIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e16757ed47e0ee03238f7ac41f54119}{LPTIM\+\_\+\+IER\+\_\+\+ARROKIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac72d70b2dafa3445301ce2907ba39b3}{LPTIM\+\_\+\+IER\+\_\+\+ARROKIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20e48c6d4270508030ddd5d92996452b}{LPTIM\+\_\+\+IER\+\_\+\+UPIE\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga647df93a691567bdda645f15e5dbf0b3}{LPTIM\+\_\+\+IER\+\_\+\+UPIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20e48c6d4270508030ddd5d92996452b}{LPTIM\+\_\+\+IER\+\_\+\+UPIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f4fea67fb509ddc013229335c241211}{LPTIM\+\_\+\+IER\+\_\+\+UPIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga647df93a691567bdda645f15e5dbf0b3}{LPTIM\+\_\+\+IER\+\_\+\+UPIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga943de8e961e0ec350de2fc45b9ca1eb5}{LPTIM\+\_\+\+IER\+\_\+\+DOWNIE\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcf0d38445df80d079702aae01174e30}{LPTIM\+\_\+\+IER\+\_\+\+DOWNIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga943de8e961e0ec350de2fc45b9ca1eb5}{LPTIM\+\_\+\+IER\+\_\+\+DOWNIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e63fa15734a5d03c1879752ac4ea3e4}{LPTIM\+\_\+\+IER\+\_\+\+DOWNIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcf0d38445df80d079702aae01174e30}{LPTIM\+\_\+\+IER\+\_\+\+DOWNIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1e4c4cf0fd7105b535892c7a10e1aa4}{LPTIM\+\_\+\+CFGR\+\_\+\+CKSEL\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f72372ea98b1648628c895894c613a2}{LPTIM\+\_\+\+CFGR\+\_\+\+CKSEL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1e4c4cf0fd7105b535892c7a10e1aa4}{LPTIM\+\_\+\+CFGR\+\_\+\+CKSEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae51756ab9cdc0e908f6f272ccc3e221a}{LPTIM\+\_\+\+CFGR\+\_\+\+CKSEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f72372ea98b1648628c895894c613a2}{LPTIM\+\_\+\+CFGR\+\_\+\+CKSEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93565f8804d86eb6b10c699241d543b1}{LPTIM\+\_\+\+CFGR\+\_\+\+CKPOL\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47dbd26a12c5443fd0955647b4d39a93}{LPTIM\+\_\+\+CFGR\+\_\+\+CKPOL\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93565f8804d86eb6b10c699241d543b1}{LPTIM\+\_\+\+CFGR\+\_\+\+CKPOL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b93ee347b6a137a97020e71fe2a44ff}{LPTIM\+\_\+\+CFGR\+\_\+\+CKPOL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47dbd26a12c5443fd0955647b4d39a93}{LPTIM\+\_\+\+CFGR\+\_\+\+CKPOL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6779ec640b23cf833dd2105b8a220af5}{LPTIM\+\_\+\+CFGR\+\_\+\+CKPOL\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93565f8804d86eb6b10c699241d543b1}{LPTIM\+\_\+\+CFGR\+\_\+\+CKPOL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad084d831c97bad9c75bc5fb870f4c605}{LPTIM\+\_\+\+CFGR\+\_\+\+CKPOL\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93565f8804d86eb6b10c699241d543b1}{LPTIM\+\_\+\+CFGR\+\_\+\+CKPOL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe9732853338654f66fe51d6a6f9f837}{LPTIM\+\_\+\+CFGR\+\_\+\+CKFLT\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff87664b8380f74d415c408fac75d8ef}{LPTIM\+\_\+\+CFGR\+\_\+\+CKFLT\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe9732853338654f66fe51d6a6f9f837}{LPTIM\+\_\+\+CFGR\+\_\+\+CKFLT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga967fdd5160e383d5740de6c393ae76a5}{LPTIM\+\_\+\+CFGR\+\_\+\+CKFLT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff87664b8380f74d415c408fac75d8ef}{LPTIM\+\_\+\+CFGR\+\_\+\+CKFLT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d8880e8aa2748a1c125bb93711f764d}{LPTIM\+\_\+\+CFGR\+\_\+\+CKFLT\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe9732853338654f66fe51d6a6f9f837}{LPTIM\+\_\+\+CFGR\+\_\+\+CKFLT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaafbe9abc3d0f44a37db62172a80afdb9}{LPTIM\+\_\+\+CFGR\+\_\+\+CKFLT\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe9732853338654f66fe51d6a6f9f837}{LPTIM\+\_\+\+CFGR\+\_\+\+CKFLT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1516877a8f950690f02d215362bb5b72}{LPTIM\+\_\+\+CFGR\+\_\+\+TRGFLT\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d0bc1fc6d1ba7310a96dc3e40e94cf1}{LPTIM\+\_\+\+CFGR\+\_\+\+TRGFLT\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1516877a8f950690f02d215362bb5b72}{LPTIM\+\_\+\+CFGR\+\_\+\+TRGFLT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fbec2ad1910a83bb7ffbf4f2f9ade9c}{LPTIM\+\_\+\+CFGR\+\_\+\+TRGFLT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d0bc1fc6d1ba7310a96dc3e40e94cf1}{LPTIM\+\_\+\+CFGR\+\_\+\+TRGFLT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0c0cb2093b00a0e32bc31f71c946c9d}{LPTIM\+\_\+\+CFGR\+\_\+\+TRGFLT\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1516877a8f950690f02d215362bb5b72}{LPTIM\+\_\+\+CFGR\+\_\+\+TRGFLT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga014ecb2c212432123a6ee2a01dfc4cce}{LPTIM\+\_\+\+CFGR\+\_\+\+TRGFLT\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1516877a8f950690f02d215362bb5b72}{LPTIM\+\_\+\+CFGR\+\_\+\+TRGFLT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa35291fd86def97e8c27c5749badfd91}{LPTIM\+\_\+\+CFGR\+\_\+\+PRESC\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadae330680ff9e06c3d69b55523ad85e5}{LPTIM\+\_\+\+CFGR\+\_\+\+PRESC\+\_\+\+Msk}}~(0x7\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa35291fd86def97e8c27c5749badfd91}{LPTIM\+\_\+\+CFGR\+\_\+\+PRESC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd72b0a5dbce113393e4d367b49f5d0c}{LPTIM\+\_\+\+CFGR\+\_\+\+PRESC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadae330680ff9e06c3d69b55523ad85e5}{LPTIM\+\_\+\+CFGR\+\_\+\+PRESC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf54ff2bff54f5ff370979c5310f60c16}{LPTIM\+\_\+\+CFGR\+\_\+\+PRESC\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa35291fd86def97e8c27c5749badfd91}{LPTIM\+\_\+\+CFGR\+\_\+\+PRESC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4dee510fa2963d13fdf4aa81bb995e9a}{LPTIM\+\_\+\+CFGR\+\_\+\+PRESC\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa35291fd86def97e8c27c5749badfd91}{LPTIM\+\_\+\+CFGR\+\_\+\+PRESC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga703c870efbbe78646002653cf2333a74}{LPTIM\+\_\+\+CFGR\+\_\+\+PRESC\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa35291fd86def97e8c27c5749badfd91}{LPTIM\+\_\+\+CFGR\+\_\+\+PRESC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab31dace3620124a37078ccdc260f355a}{LPTIM\+\_\+\+CFGR\+\_\+\+TRIGSEL\+\_\+\+Pos}}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga206eab17762f56791b93d8c3ec9c5f15}{LPTIM\+\_\+\+CFGR\+\_\+\+TRIGSEL\+\_\+\+Msk}}~(0x7\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab31dace3620124a37078ccdc260f355a}{LPTIM\+\_\+\+CFGR\+\_\+\+TRIGSEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga519aa19bd79204f1eb94a1d378655634}{LPTIM\+\_\+\+CFGR\+\_\+\+TRIGSEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga206eab17762f56791b93d8c3ec9c5f15}{LPTIM\+\_\+\+CFGR\+\_\+\+TRIGSEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga268e349e4278ec2f405603d1bc82eb2d}{LPTIM\+\_\+\+CFGR\+\_\+\+TRIGSEL\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab31dace3620124a37078ccdc260f355a}{LPTIM\+\_\+\+CFGR\+\_\+\+TRIGSEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8c3ef431ee899309d6a8b518fc8af88}{LPTIM\+\_\+\+CFGR\+\_\+\+TRIGSEL\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab31dace3620124a37078ccdc260f355a}{LPTIM\+\_\+\+CFGR\+\_\+\+TRIGSEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3470980d3523263818a124f1642fbbdc}{LPTIM\+\_\+\+CFGR\+\_\+\+TRIGSEL\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab31dace3620124a37078ccdc260f355a}{LPTIM\+\_\+\+CFGR\+\_\+\+TRIGSEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga160a914484592698b174ecb64b7c77bf}{LPTIM\+\_\+\+CFGR\+\_\+\+TRIGEN\+\_\+\+Pos}}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30f58ca145e568f4be8eadfd7b3f0b6d}{LPTIM\+\_\+\+CFGR\+\_\+\+TRIGEN\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga160a914484592698b174ecb64b7c77bf}{LPTIM\+\_\+\+CFGR\+\_\+\+TRIGEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbf1ffffa1a91f49efb93dc6a1571ea4}{LPTIM\+\_\+\+CFGR\+\_\+\+TRIGEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30f58ca145e568f4be8eadfd7b3f0b6d}{LPTIM\+\_\+\+CFGR\+\_\+\+TRIGEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e2a7ee9793909a72ca469ac52cebf6f}{LPTIM\+\_\+\+CFGR\+\_\+\+TRIGEN\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga160a914484592698b174ecb64b7c77bf}{LPTIM\+\_\+\+CFGR\+\_\+\+TRIGEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga533f47720800bf4619d3f576043b6ce9}{LPTIM\+\_\+\+CFGR\+\_\+\+TRIGEN\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga160a914484592698b174ecb64b7c77bf}{LPTIM\+\_\+\+CFGR\+\_\+\+TRIGEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga672cd9c43d091c2db4781c6e9b2043e4}{LPTIM\+\_\+\+CFGR\+\_\+\+TIMOUT\+\_\+\+Pos}}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9f05dd8291e7351c085cf9fc2549c76}{LPTIM\+\_\+\+CFGR\+\_\+\+TIMOUT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga672cd9c43d091c2db4781c6e9b2043e4}{LPTIM\+\_\+\+CFGR\+\_\+\+TIMOUT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ca64047a63144f4d0d4663d1d6ee6da}{LPTIM\+\_\+\+CFGR\+\_\+\+TIMOUT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9f05dd8291e7351c085cf9fc2549c76}{LPTIM\+\_\+\+CFGR\+\_\+\+TIMOUT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9bf1bcfbb869bb8c12a6389cd678fdd}{LPTIM\+\_\+\+CFGR\+\_\+\+WAVE\+\_\+\+Pos}}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacab9d7a59b17326ad6cedabb70c0faf3}{LPTIM\+\_\+\+CFGR\+\_\+\+WAVE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9bf1bcfbb869bb8c12a6389cd678fdd}{LPTIM\+\_\+\+CFGR\+\_\+\+WAVE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21d04d4b6c31e68728a6c515aa36571c}{LPTIM\+\_\+\+CFGR\+\_\+\+WAVE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacab9d7a59b17326ad6cedabb70c0faf3}{LPTIM\+\_\+\+CFGR\+\_\+\+WAVE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae98435524773e234e766a4fdbaf407e5}{LPTIM\+\_\+\+CFGR\+\_\+\+WAVPOL\+\_\+\+Pos}}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9cccc4a18860c1b4a1500945b0dc6d7}{LPTIM\+\_\+\+CFGR\+\_\+\+WAVPOL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae98435524773e234e766a4fdbaf407e5}{LPTIM\+\_\+\+CFGR\+\_\+\+WAVPOL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf953b0b77f31228a0ddac549eb0b470e}{LPTIM\+\_\+\+CFGR\+\_\+\+WAVPOL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9cccc4a18860c1b4a1500945b0dc6d7}{LPTIM\+\_\+\+CFGR\+\_\+\+WAVPOL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5563d14ff71e36211e358a0eeda8a0b5}{LPTIM\+\_\+\+CFGR\+\_\+\+PRELOAD\+\_\+\+Pos}}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77ab0c368193e5c00b8961d10f4c9e51}{LPTIM\+\_\+\+CFGR\+\_\+\+PRELOAD\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5563d14ff71e36211e358a0eeda8a0b5}{LPTIM\+\_\+\+CFGR\+\_\+\+PRELOAD\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5dc1fa00988177012c9cb933e50db5d}{LPTIM\+\_\+\+CFGR\+\_\+\+PRELOAD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77ab0c368193e5c00b8961d10f4c9e51}{LPTIM\+\_\+\+CFGR\+\_\+\+PRELOAD\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e50d972d4a24782712301bf2d632ae0}{LPTIM\+\_\+\+CFGR\+\_\+\+COUNTMODE\+\_\+\+Pos}}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga347fd1dcb47397008e30d1c1f371361a}{LPTIM\+\_\+\+CFGR\+\_\+\+COUNTMODE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e50d972d4a24782712301bf2d632ae0}{LPTIM\+\_\+\+CFGR\+\_\+\+COUNTMODE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga360d483b0d8b2a36bf8634319cf3c4a0}{LPTIM\+\_\+\+CFGR\+\_\+\+COUNTMODE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga347fd1dcb47397008e30d1c1f371361a}{LPTIM\+\_\+\+CFGR\+\_\+\+COUNTMODE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b057945543edba5a0b79df5fe9a583e}{LPTIM\+\_\+\+CFGR\+\_\+\+ENC\+\_\+\+Pos}}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27f19afb5440831244036ec045d842ab}{LPTIM\+\_\+\+CFGR\+\_\+\+ENC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b057945543edba5a0b79df5fe9a583e}{LPTIM\+\_\+\+CFGR\+\_\+\+ENC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd13a5203732ee6743bf9025ad9f9172}{LPTIM\+\_\+\+CFGR\+\_\+\+ENC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27f19afb5440831244036ec045d842ab}{LPTIM\+\_\+\+CFGR\+\_\+\+ENC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaade535c6c5758858bd51334fc8ab6a49}{LPTIM\+\_\+\+CR\+\_\+\+ENABLE\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bf077af8a00be1e670e37294915fd2a}{LPTIM\+\_\+\+CR\+\_\+\+ENABLE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaade535c6c5758858bd51334fc8ab6a49}{LPTIM\+\_\+\+CR\+\_\+\+ENABLE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a1f4b2d79870055c5c7b622a301ad73}{LPTIM\+\_\+\+CR\+\_\+\+ENABLE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bf077af8a00be1e670e37294915fd2a}{LPTIM\+\_\+\+CR\+\_\+\+ENABLE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ac129e479d844619e29c2384fc33426}{LPTIM\+\_\+\+CR\+\_\+\+SNGSTRT\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9c4bdf05747cce9157336fa8399b7e8}{LPTIM\+\_\+\+CR\+\_\+\+SNGSTRT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ac129e479d844619e29c2384fc33426}{LPTIM\+\_\+\+CR\+\_\+\+SNGSTRT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0c59145554d8bfa0d636f225a932514}{LPTIM\+\_\+\+CR\+\_\+\+SNGSTRT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9c4bdf05747cce9157336fa8399b7e8}{LPTIM\+\_\+\+CR\+\_\+\+SNGSTRT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga289cfd728541ed33acdb6e023b19f9ca}{LPTIM\+\_\+\+CR\+\_\+\+CNTSTRT\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa04b4aa158a5189ff3981bcccb9756e1}{LPTIM\+\_\+\+CR\+\_\+\+CNTSTRT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga289cfd728541ed33acdb6e023b19f9ca}{LPTIM\+\_\+\+CR\+\_\+\+CNTSTRT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c8912f46b6f529d6c632ad2de408ff3}{LPTIM\+\_\+\+CR\+\_\+\+CNTSTRT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa04b4aa158a5189ff3981bcccb9756e1}{LPTIM\+\_\+\+CR\+\_\+\+CNTSTRT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada5643bfded457f91880778f7db67656}{LPTIM\+\_\+\+CMP\+\_\+\+CMP\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d9327679862c756efafdbb860dcb394}{LPTIM\+\_\+\+CMP\+\_\+\+CMP\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada5643bfded457f91880778f7db67656}{LPTIM\+\_\+\+CMP\+\_\+\+CMP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e0da614536f546b3420c0801d6df70f}{LPTIM\+\_\+\+CMP\+\_\+\+CMP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d9327679862c756efafdbb860dcb394}{LPTIM\+\_\+\+CMP\+\_\+\+CMP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabad0ac8b37df965dd6402cca20fdd0bb}{LPTIM\+\_\+\+ARR\+\_\+\+ARR\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c5a1383d56848f5030c2c2557f8621a}{LPTIM\+\_\+\+ARR\+\_\+\+ARR\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabad0ac8b37df965dd6402cca20fdd0bb}{LPTIM\+\_\+\+ARR\+\_\+\+ARR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac708b2613ec085499446b969b89e90eb}{LPTIM\+\_\+\+ARR\+\_\+\+ARR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c5a1383d56848f5030c2c2557f8621a}{LPTIM\+\_\+\+ARR\+\_\+\+ARR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad81cb635eb99877bdd13613c39ca4d50}{LPTIM\+\_\+\+CNT\+\_\+\+CNT\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf423bd32750bf9bda6194a024f9815b8}{LPTIM\+\_\+\+CNT\+\_\+\+CNT\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad81cb635eb99877bdd13613c39ca4d50}{LPTIM\+\_\+\+CNT\+\_\+\+CNT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3b069fc9f9436dbc473cee09bb67aae}{LPTIM\+\_\+\+CNT\+\_\+\+CNT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf423bd32750bf9bda6194a024f9815b8}{LPTIM\+\_\+\+CNT\+\_\+\+CNT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac13f65757acd1921f275fd91129d712e}{LPTIM\+\_\+\+OR\+\_\+\+LPT\+\_\+\+IN1\+\_\+\+RMP\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16b04d1511415b4da676447d3468bb25}{LPTIM\+\_\+\+OR\+\_\+\+LPT\+\_\+\+IN1\+\_\+\+RMP\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac13f65757acd1921f275fd91129d712e}{LPTIM\+\_\+\+OR\+\_\+\+LPT\+\_\+\+IN1\+\_\+\+RMP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b0ddc624f16ce3a1535cb00eb4edd5c}{LPTIM\+\_\+\+OR\+\_\+\+LPT\+\_\+\+IN1\+\_\+\+RMP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16b04d1511415b4da676447d3468bb25}{LPTIM\+\_\+\+OR\+\_\+\+LPT\+\_\+\+IN1\+\_\+\+RMP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8dc3d5e03ea5be523319d99e4e604319}{LPTIM\+\_\+\+OR\+\_\+\+LPT\+\_\+\+IN1\+\_\+\+RMP\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac13f65757acd1921f275fd91129d712e}{LPTIM\+\_\+\+OR\+\_\+\+LPT\+\_\+\+IN1\+\_\+\+RMP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga536a00f3576bed9dba5b574fdb9ea54a}{LPTIM\+\_\+\+OR\+\_\+\+LPT\+\_\+\+IN1\+\_\+\+RMP\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac13f65757acd1921f275fd91129d712e}{LPTIM\+\_\+\+OR\+\_\+\+LPT\+\_\+\+IN1\+\_\+\+RMP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga124f0c6d21ae7a3be7d9db1d8b22676d}{LPTIM\+\_\+\+OR\+\_\+\+OR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b0ddc624f16ce3a1535cb00eb4edd5c}{LPTIM\+\_\+\+OR\+\_\+\+LPT\+\_\+\+IN1\+\_\+\+RMP}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9be41dfe8310f51f1db3554b438adff}{LPTIM\+\_\+\+OR\+\_\+\+OR\+\_\+0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8dc3d5e03ea5be523319d99e4e604319}{LPTIM\+\_\+\+OR\+\_\+\+LPT\+\_\+\+IN1\+\_\+\+RMP\+\_\+0}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga686096d3d97e19825b09f8804d9aae99}{LPTIM\+\_\+\+OR\+\_\+\+OR\+\_\+1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga536a00f3576bed9dba5b574fdb9ea54a}{LPTIM\+\_\+\+OR\+\_\+\+LPT\+\_\+\+IN1\+\_\+\+RMP\+\_\+1}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0635e2ab8eac81f2a10164602121ccf2}{USART\+\_\+\+SR\+\_\+\+PE\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83b7f81b87e70796a8cffaae0eb9ba9a}{USART\+\_\+\+SR\+\_\+\+PE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0635e2ab8eac81f2a10164602121ccf2}{USART\+\_\+\+SR\+\_\+\+PE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac88be3484245af8c1b271ae5c1b97a14}{USART\+\_\+\+SR\+\_\+\+PE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83b7f81b87e70796a8cffaae0eb9ba9a}{USART\+\_\+\+SR\+\_\+\+PE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga780d79584f83d2873c4026cdaa93d848}{USART\+\_\+\+SR\+\_\+\+FE\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3050686c973903a8821196e0a7166f3}{USART\+\_\+\+SR\+\_\+\+FE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga780d79584f83d2873c4026cdaa93d848}{USART\+\_\+\+SR\+\_\+\+FE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9eb6fd3f820bd12e0b5a981de1894804}{USART\+\_\+\+SR\+\_\+\+FE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3050686c973903a8821196e0a7166f3}{USART\+\_\+\+SR\+\_\+\+FE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92528c798c4fa8ecfda09d6058cbb7f3}{USART\+\_\+\+SR\+\_\+\+NE\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4150c4eff1939e0c1c474dce82ed76bf}{USART\+\_\+\+SR\+\_\+\+NE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92528c798c4fa8ecfda09d6058cbb7f3}{USART\+\_\+\+SR\+\_\+\+NE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8938468c5666a8305ade6d80d467c572}{USART\+\_\+\+SR\+\_\+\+NE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4150c4eff1939e0c1c474dce82ed76bf}{USART\+\_\+\+SR\+\_\+\+NE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1413d933bfe380829bd883ce5ae6f27b}{USART\+\_\+\+SR\+\_\+\+ORE\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga654b0cd0fb1fdf02de8f1af223eca9d5}{USART\+\_\+\+SR\+\_\+\+ORE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1413d933bfe380829bd883ce5ae6f27b}{USART\+\_\+\+SR\+\_\+\+ORE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4560fc7a60df4bdf402fc7219ae7b558}{USART\+\_\+\+SR\+\_\+\+ORE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga654b0cd0fb1fdf02de8f1af223eca9d5}{USART\+\_\+\+SR\+\_\+\+ORE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2a7cf252454c0c27e5d4327bbd3206f}{USART\+\_\+\+SR\+\_\+\+IDLE\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2b2420f9c84d2adbb47dce8d0e65497}{USART\+\_\+\+SR\+\_\+\+IDLE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2a7cf252454c0c27e5d4327bbd3206f}{USART\+\_\+\+SR\+\_\+\+IDLE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga336fa8c9965ce18c10972ac80ded611f}{USART\+\_\+\+SR\+\_\+\+IDLE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2b2420f9c84d2adbb47dce8d0e65497}{USART\+\_\+\+SR\+\_\+\+IDLE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5895ff1c2d076cb10c291c873eedc55}{USART\+\_\+\+SR\+\_\+\+RXNE\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64611f0aa4ba3dcafb6d934e831279e9}{USART\+\_\+\+SR\+\_\+\+RXNE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5895ff1c2d076cb10c291c873eedc55}{USART\+\_\+\+SR\+\_\+\+RXNE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0c99e2bb265b3d58a91aca7a93f7836}{USART\+\_\+\+SR\+\_\+\+RXNE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64611f0aa4ba3dcafb6d934e831279e9}{USART\+\_\+\+SR\+\_\+\+RXNE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8cdb6c85343e4287d5c07bcff25d58e}{USART\+\_\+\+SR\+\_\+\+TC\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga972584d838f708691ef3c153ad8233ac}{USART\+\_\+\+SR\+\_\+\+TC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8cdb6c85343e4287d5c07bcff25d58e}{USART\+\_\+\+SR\+\_\+\+TC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76229b05ac37a5a688e6ba45851a29f1}{USART\+\_\+\+SR\+\_\+\+TC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga972584d838f708691ef3c153ad8233ac}{USART\+\_\+\+SR\+\_\+\+TC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa708cd1b36e1ee1cfed89e85620a7c00}{USART\+\_\+\+SR\+\_\+\+TXE\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe75a9021a84919f6c1ea3e3c08a23e0}{USART\+\_\+\+SR\+\_\+\+TXE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa708cd1b36e1ee1cfed89e85620a7c00}{USART\+\_\+\+SR\+\_\+\+TXE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65e9cddf0890113d405342f1d8b5b980}{USART\+\_\+\+SR\+\_\+\+TXE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe75a9021a84919f6c1ea3e3c08a23e0}{USART\+\_\+\+SR\+\_\+\+TXE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae347aead943d5b4c1044a226380b3fda}{USART\+\_\+\+SR\+\_\+\+LBD\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga233a2963e3a24a14f98865224183d93d}{USART\+\_\+\+SR\+\_\+\+LBD\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae347aead943d5b4c1044a226380b3fda}{USART\+\_\+\+SR\+\_\+\+LBD\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b868b59576f42421226d35628c6b628}{USART\+\_\+\+SR\+\_\+\+LBD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga233a2963e3a24a14f98865224183d93d}{USART\+\_\+\+SR\+\_\+\+LBD\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d2b04e34749fc2ef806327e991dcad8}{USART\+\_\+\+SR\+\_\+\+CTS\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d241b440c4595aac4bdf1ffee9c22f9}{USART\+\_\+\+SR\+\_\+\+CTS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d2b04e34749fc2ef806327e991dcad8}{USART\+\_\+\+SR\+\_\+\+CTS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9250ae2793db0541e6c4bb8837424541}{USART\+\_\+\+SR\+\_\+\+CTS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d241b440c4595aac4bdf1ffee9c22f9}{USART\+\_\+\+SR\+\_\+\+CTS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1d7d8f36a92c78b93ab1a3e4011b771}{USART\+\_\+\+DR\+\_\+\+DR\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga911912bd628fd1fc33a1d8819d27e81f}{USART\+\_\+\+DR\+\_\+\+DR\+\_\+\+Msk}}~(0x1\+FFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1d7d8f36a92c78b93ab1a3e4011b771}{USART\+\_\+\+DR\+\_\+\+DR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad84ad1e1d0202b41021e2d6e40486bff}{USART\+\_\+\+DR\+\_\+\+DR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga911912bd628fd1fc33a1d8819d27e81f}{USART\+\_\+\+DR\+\_\+\+DR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4c70e9b7c797d9a6e1e7a4e4e645ef1}{USART\+\_\+\+BRR\+\_\+\+DIV\+\_\+\+Fraction\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1cc35155a1120da23f3fc72cb26b4aea}{USART\+\_\+\+BRR\+\_\+\+DIV\+\_\+\+Fraction\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4c70e9b7c797d9a6e1e7a4e4e645ef1}{USART\+\_\+\+BRR\+\_\+\+DIV\+\_\+\+Fraction\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9dfae31be4ec2c8a3b0905eff30c7046}{USART\+\_\+\+BRR\+\_\+\+DIV\+\_\+\+Fraction}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1cc35155a1120da23f3fc72cb26b4aea}{USART\+\_\+\+BRR\+\_\+\+DIV\+\_\+\+Fraction\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21895f823b1422a7af307b0656560058}{USART\+\_\+\+BRR\+\_\+\+DIV\+\_\+\+Mantissa\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace4259fb84cf5a9096ad62cd2453d28e}{USART\+\_\+\+BRR\+\_\+\+DIV\+\_\+\+Mantissa\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21895f823b1422a7af307b0656560058}{USART\+\_\+\+BRR\+\_\+\+DIV\+\_\+\+Mantissa\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60cfa3802798306b86231f828ed2e71e}{USART\+\_\+\+BRR\+\_\+\+DIV\+\_\+\+Mantissa}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace4259fb84cf5a9096ad62cd2453d28e}{USART\+\_\+\+BRR\+\_\+\+DIV\+\_\+\+Mantissa\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23eec4bbb3ac06c22aff3355f965457a}{USART\+\_\+\+CR1\+\_\+\+SBK\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f06150e7efb4ee5858a0863c0af36e1}{USART\+\_\+\+CR1\+\_\+\+SBK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23eec4bbb3ac06c22aff3355f965457a}{USART\+\_\+\+CR1\+\_\+\+SBK\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac457c519baa28359ab7959fbe0c5cda1}{USART\+\_\+\+CR1\+\_\+\+SBK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f06150e7efb4ee5858a0863c0af36e1}{USART\+\_\+\+CR1\+\_\+\+SBK\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64a90f545fa1ee315c277fd0f06f2274}{USART\+\_\+\+CR1\+\_\+\+RWU\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e0cafa55c289e39145287325f9d7cf4}{USART\+\_\+\+CR1\+\_\+\+RWU\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64a90f545fa1ee315c277fd0f06f2274}{USART\+\_\+\+CR1\+\_\+\+RWU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7d61ab5a4e2beaa3f591c56bd15a27b}{USART\+\_\+\+CR1\+\_\+\+RWU}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e0cafa55c289e39145287325f9d7cf4}{USART\+\_\+\+CR1\+\_\+\+RWU\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga678b98c07ad61dec17131716d1ddfa58}{USART\+\_\+\+CR1\+\_\+\+RE\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga625927bbfd40ce911de7183cae92e682}{USART\+\_\+\+CR1\+\_\+\+RE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga678b98c07ad61dec17131716d1ddfa58}{USART\+\_\+\+CR1\+\_\+\+RE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada0d5d407a22264de847bc1b40a17aeb}{USART\+\_\+\+CR1\+\_\+\+RE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga625927bbfd40ce911de7183cae92e682}{USART\+\_\+\+CR1\+\_\+\+RE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53df187761bfed354686b47e0a691564}{USART\+\_\+\+CR1\+\_\+\+TE\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c5e02008c2fde7c5f0070d94ee77bce}{USART\+\_\+\+CR1\+\_\+\+TE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53df187761bfed354686b47e0a691564}{USART\+\_\+\+CR1\+\_\+\+TE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade7f090b04fd78b755b43357ecaa9622}{USART\+\_\+\+CR1\+\_\+\+TE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c5e02008c2fde7c5f0070d94ee77bce}{USART\+\_\+\+CR1\+\_\+\+TE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ba3e0fc695108b77498a9fdbacc95d3}{USART\+\_\+\+CR1\+\_\+\+IDLEIE\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ad37a38ae2c8a059a922f5b33c5c2aa}{USART\+\_\+\+CR1\+\_\+\+IDLEIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ba3e0fc695108b77498a9fdbacc95d3}{USART\+\_\+\+CR1\+\_\+\+IDLEIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5221d09eebd12445a20f221bf98066f8}{USART\+\_\+\+CR1\+\_\+\+IDLEIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ad37a38ae2c8a059a922f5b33c5c2aa}{USART\+\_\+\+CR1\+\_\+\+IDLEIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2232ea76bad178a6e945fe573c2dc984}{USART\+\_\+\+CR1\+\_\+\+RXNEIE\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2e4ba1ab97599cbf7f182d2cfc80543}{USART\+\_\+\+CR1\+\_\+\+RXNEIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2232ea76bad178a6e945fe573c2dc984}{USART\+\_\+\+CR1\+\_\+\+RXNEIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91118f867adfdb2e805beea86666de04}{USART\+\_\+\+CR1\+\_\+\+RXNEIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2e4ba1ab97599cbf7f182d2cfc80543}{USART\+\_\+\+CR1\+\_\+\+RXNEIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ee92ad658865410023fc8508325024a}{USART\+\_\+\+CR1\+\_\+\+TCIE\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3ff7666f8e81e2cf6d40bebaf0a84b7}{USART\+\_\+\+CR1\+\_\+\+TCIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ee92ad658865410023fc8508325024a}{USART\+\_\+\+CR1\+\_\+\+TCIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa17130690a1ca95b972429eb64d4254e}{USART\+\_\+\+CR1\+\_\+\+TCIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3ff7666f8e81e2cf6d40bebaf0a84b7}{USART\+\_\+\+CR1\+\_\+\+TCIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6931210415f36d727f75bfc856aed9ef}{USART\+\_\+\+CR1\+\_\+\+TXEIE\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65436dd25155a36250ee090dd940caa5}{USART\+\_\+\+CR1\+\_\+\+TXEIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6931210415f36d727f75bfc856aed9ef}{USART\+\_\+\+CR1\+\_\+\+TXEIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70422871d15f974b464365e7fe1877e9}{USART\+\_\+\+CR1\+\_\+\+TXEIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65436dd25155a36250ee090dd940caa5}{USART\+\_\+\+CR1\+\_\+\+TXEIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46a693e8924defd8e57b0b08323afa0b}{USART\+\_\+\+CR1\+\_\+\+PEIE\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad99fb4719a46d6d1d423d7ffe7ce06e1}{USART\+\_\+\+CR1\+\_\+\+PEIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46a693e8924defd8e57b0b08323afa0b}{USART\+\_\+\+CR1\+\_\+\+PEIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27405d413b6d355ccdb076d52fef6875}{USART\+\_\+\+CR1\+\_\+\+PEIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad99fb4719a46d6d1d423d7ffe7ce06e1}{USART\+\_\+\+CR1\+\_\+\+PEIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2e65e62ab989658fec2bdaad7892c16}{USART\+\_\+\+CR1\+\_\+\+PS\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08638afebc30caad3337f1faac6d904e}{USART\+\_\+\+CR1\+\_\+\+PS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2e65e62ab989658fec2bdaad7892c16}{USART\+\_\+\+CR1\+\_\+\+PS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e159d36ab2c93a2c1942df60e9eebbe}{USART\+\_\+\+CR1\+\_\+\+PS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08638afebc30caad3337f1faac6d904e}{USART\+\_\+\+CR1\+\_\+\+PS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1029c679b6ce540fc8343e074387fa5b}{USART\+\_\+\+CR1\+\_\+\+PCE\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60894c2937928b5ca83fe73e60e1c9c1}{USART\+\_\+\+CR1\+\_\+\+PCE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1029c679b6ce540fc8343e074387fa5b}{USART\+\_\+\+CR1\+\_\+\+PCE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60f8fcf084f9a8514efafb617c70b074}{USART\+\_\+\+CR1\+\_\+\+PCE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60894c2937928b5ca83fe73e60e1c9c1}{USART\+\_\+\+CR1\+\_\+\+PCE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86cc2060fef5dc3ce6820e31f0156492}{USART\+\_\+\+CR1\+\_\+\+WAKE\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0bc41f3a11fced743f19684211eacd6}{USART\+\_\+\+CR1\+\_\+\+WAKE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86cc2060fef5dc3ce6820e31f0156492}{USART\+\_\+\+CR1\+\_\+\+WAKE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad831dfc169fcf14b7284984dbecf322d}{USART\+\_\+\+CR1\+\_\+\+WAKE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0bc41f3a11fced743f19684211eacd6}{USART\+\_\+\+CR1\+\_\+\+WAKE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b16c1bf94dba8a889397c5933322308}{USART\+\_\+\+CR1\+\_\+\+M\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b5f5bc798207f9cc9e54ab080637634}{USART\+\_\+\+CR1\+\_\+\+M\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b16c1bf94dba8a889397c5933322308}{USART\+\_\+\+CR1\+\_\+\+M\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95f0288b9c6aaeca7cb6550a2e6833e2}{USART\+\_\+\+CR1\+\_\+M}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b5f5bc798207f9cc9e54ab080637634}{USART\+\_\+\+CR1\+\_\+\+M\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64f40c78bbc597ada96c2ec828722eeb}{USART\+\_\+\+CR1\+\_\+\+UE\+\_\+\+Pos}}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8b32c050e6d9482a819e0107ceb9f83}{USART\+\_\+\+CR1\+\_\+\+UE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64f40c78bbc597ada96c2ec828722eeb}{USART\+\_\+\+CR1\+\_\+\+UE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bb650676aaae4a5203f372d497d5947}{USART\+\_\+\+CR1\+\_\+\+UE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8b32c050e6d9482a819e0107ceb9f83}{USART\+\_\+\+CR1\+\_\+\+UE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f51c380de00d417c76712183070ff01}{USART\+\_\+\+CR1\+\_\+\+OVER8\+\_\+\+Pos}}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac009e53008167c20955efe87a147ea02}{USART\+\_\+\+CR1\+\_\+\+OVER8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f51c380de00d417c76712183070ff01}{USART\+\_\+\+CR1\+\_\+\+OVER8\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed6caeb0cb48f1a7b34090f31a92a8e2}{USART\+\_\+\+CR1\+\_\+\+OVER8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac009e53008167c20955efe87a147ea02}{USART\+\_\+\+CR1\+\_\+\+OVER8\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d1320f17e2f61e21a867e538c737ac3}{USART\+\_\+\+CR2\+\_\+\+ADD\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7ee87cc9cdc865b0f5a61af0c26ec28}{USART\+\_\+\+CR2\+\_\+\+ADD\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d1320f17e2f61e21a867e538c737ac3}{USART\+\_\+\+CR2\+\_\+\+ADD\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ee77fac25142271ad56d49685e518b3}{USART\+\_\+\+CR2\+\_\+\+ADD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7ee87cc9cdc865b0f5a61af0c26ec28}{USART\+\_\+\+CR2\+\_\+\+ADD\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf0b33cd8b6a3eb4a21bb6c34922a624}{USART\+\_\+\+CR2\+\_\+\+LBDL\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8d54a2e633ef8dda121c9d5670a5de5}{USART\+\_\+\+CR2\+\_\+\+LBDL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf0b33cd8b6a3eb4a21bb6c34922a624}{USART\+\_\+\+CR2\+\_\+\+LBDL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f9bc41700717fd93548e0e95b6072ed}{USART\+\_\+\+CR2\+\_\+\+LBDL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8d54a2e633ef8dda121c9d5670a5de5}{USART\+\_\+\+CR2\+\_\+\+LBDL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9af36362bd69d0008e46a7ea7633b0f}{USART\+\_\+\+CR2\+\_\+\+LBDIE\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad55383a0b8d928fd50c18c62faf44a7b}{USART\+\_\+\+CR2\+\_\+\+LBDIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9af36362bd69d0008e46a7ea7633b0f}{USART\+\_\+\+CR2\+\_\+\+LBDIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa02ef5d22553f028ea48e5d9f08192b4}{USART\+\_\+\+CR2\+\_\+\+LBDIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad55383a0b8d928fd50c18c62faf44a7b}{USART\+\_\+\+CR2\+\_\+\+LBDIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0262849ac25bc43d23d46945c85851b0}{USART\+\_\+\+CR2\+\_\+\+LBCL\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d515f33359c44365712bfbcf34c7e94}{USART\+\_\+\+CR2\+\_\+\+LBCL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0262849ac25bc43d23d46945c85851b0}{USART\+\_\+\+CR2\+\_\+\+LBCL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a62e93ae7864e89622bdd92508b615e}{USART\+\_\+\+CR2\+\_\+\+LBCL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d515f33359c44365712bfbcf34c7e94}{USART\+\_\+\+CR2\+\_\+\+LBCL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4188976dbf7f6455ba79d1afd830cf7a}{USART\+\_\+\+CR2\+\_\+\+CPHA\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65c8198c5780edaa8ef67706d7d1ea34}{USART\+\_\+\+CR2\+\_\+\+CPHA\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4188976dbf7f6455ba79d1afd830cf7a}{USART\+\_\+\+CR2\+\_\+\+CPHA\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga362976ce813e58310399d113d2cf09cb}{USART\+\_\+\+CR2\+\_\+\+CPHA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65c8198c5780edaa8ef67706d7d1ea34}{USART\+\_\+\+CR2\+\_\+\+CPHA\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga110f164794e57c70b9d7b0b26577e86a}{USART\+\_\+\+CR2\+\_\+\+CPOL\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga182e2b837ab775c53868a37a1e4eb05a}{USART\+\_\+\+CR2\+\_\+\+CPOL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga110f164794e57c70b9d7b0b26577e86a}{USART\+\_\+\+CR2\+\_\+\+CPOL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbb4336ac93d94d4e78f9fb7b3a0dc68}{USART\+\_\+\+CR2\+\_\+\+CPOL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga182e2b837ab775c53868a37a1e4eb05a}{USART\+\_\+\+CR2\+\_\+\+CPOL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff740ebbb84ac8db332d177cd6cc9235}{USART\+\_\+\+CR2\+\_\+\+CLKEN\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f6a20180f8b2ad531009b33ecec1ed2}{USART\+\_\+\+CR2\+\_\+\+CLKEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff740ebbb84ac8db332d177cd6cc9235}{USART\+\_\+\+CR2\+\_\+\+CLKEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42a396cde02ffa0c4d3fd9817b6af853}{USART\+\_\+\+CR2\+\_\+\+CLKEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f6a20180f8b2ad531009b33ecec1ed2}{USART\+\_\+\+CR2\+\_\+\+CLKEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a46b8272a2fe5ae5e5ce7123db22d51}{USART\+\_\+\+CR2\+\_\+\+STOP\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf73b228efa85f04a6b9a42e01b7f916c}{USART\+\_\+\+CR2\+\_\+\+STOP\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a46b8272a2fe5ae5e5ce7123db22d51}{USART\+\_\+\+CR2\+\_\+\+STOP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf993e483318ebcecffd18649de766dc6}{USART\+\_\+\+CR2\+\_\+\+STOP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf73b228efa85f04a6b9a42e01b7f916c}{USART\+\_\+\+CR2\+\_\+\+STOP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee6ee01c6e5325b378b2209ef20d0a61}{USART\+\_\+\+CR2\+\_\+\+STOP\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a46b8272a2fe5ae5e5ce7123db22d51}{USART\+\_\+\+CR2\+\_\+\+STOP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b24d14f0e5d1c76c878b08aad44d02b}{USART\+\_\+\+CR2\+\_\+\+STOP\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a46b8272a2fe5ae5e5ce7123db22d51}{USART\+\_\+\+CR2\+\_\+\+STOP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f06b1d9300507573ffbf99f9a6ee57f}{USART\+\_\+\+CR2\+\_\+\+LINEN\+\_\+\+Pos}}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga500c59de0f57986002b962dc9bccfbe8}{USART\+\_\+\+CR2\+\_\+\+LINEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f06b1d9300507573ffbf99f9a6ee57f}{USART\+\_\+\+CR2\+\_\+\+LINEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8931efa62c29d92f5c0ec5a05f907ef}{USART\+\_\+\+CR2\+\_\+\+LINEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga500c59de0f57986002b962dc9bccfbe8}{USART\+\_\+\+CR2\+\_\+\+LINEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafeb00f27cc04dab7e9bcca92d6e7ad9e}{USART\+\_\+\+CR3\+\_\+\+EIE\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac0414669386ae8dd26b993ddf96d7b0}{USART\+\_\+\+CR3\+\_\+\+EIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafeb00f27cc04dab7e9bcca92d6e7ad9e}{USART\+\_\+\+CR3\+\_\+\+EIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaed1a39c551b1641128f81893ff558d0}{USART\+\_\+\+CR3\+\_\+\+EIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac0414669386ae8dd26b993ddf96d7b0}{USART\+\_\+\+CR3\+\_\+\+EIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22ce6319d8acdb4a57215aeb933c7a57}{USART\+\_\+\+CR3\+\_\+\+IREN\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3c0575491453dbd478d5a3413ac759c}{USART\+\_\+\+CR3\+\_\+\+IREN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22ce6319d8acdb4a57215aeb933c7a57}{USART\+\_\+\+CR3\+\_\+\+IREN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31c66373bfbae7724c836ac63b8411dd}{USART\+\_\+\+CR3\+\_\+\+IREN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3c0575491453dbd478d5a3413ac759c}{USART\+\_\+\+CR3\+\_\+\+IREN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73290a1bb7594fc2016662ba4b927dd5}{USART\+\_\+\+CR3\+\_\+\+IRLP\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67262b96751aebc3a04d3a6d46213633}{USART\+\_\+\+CR3\+\_\+\+IRLP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73290a1bb7594fc2016662ba4b927dd5}{USART\+\_\+\+CR3\+\_\+\+IRLP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22af8d399f1adda62e31186f0309af80}{USART\+\_\+\+CR3\+\_\+\+IRLP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67262b96751aebc3a04d3a6d46213633}{USART\+\_\+\+CR3\+\_\+\+IRLP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7df0071641a9cc2d70e4957c28f923c9}{USART\+\_\+\+CR3\+\_\+\+HDSEL\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5553c10996ceb918244202407347848d}{USART\+\_\+\+CR3\+\_\+\+HDSEL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7df0071641a9cc2d70e4957c28f923c9}{USART\+\_\+\+CR3\+\_\+\+HDSEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac71129810fab0b46d91161a39e3f8d01}{USART\+\_\+\+CR3\+\_\+\+HDSEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5553c10996ceb918244202407347848d}{USART\+\_\+\+CR3\+\_\+\+HDSEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga818bd165232f86477503e8f9bc9de049}{USART\+\_\+\+CR3\+\_\+\+NACK\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga214ed21d5354e7a14f013fd4954e4d3a}{USART\+\_\+\+CR3\+\_\+\+NACK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga818bd165232f86477503e8f9bc9de049}{USART\+\_\+\+CR3\+\_\+\+NACK\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f3b70b2ee9ff0b59e952fd7ab04373c}{USART\+\_\+\+CR3\+\_\+\+NACK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga214ed21d5354e7a14f013fd4954e4d3a}{USART\+\_\+\+CR3\+\_\+\+NACK\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae269fb759007c1043534a3794f7b98d}{USART\+\_\+\+CR3\+\_\+\+SCEN\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff592b0d891ba78201de2e08cd9305b8}{USART\+\_\+\+CR3\+\_\+\+SCEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae269fb759007c1043534a3794f7b98d}{USART\+\_\+\+CR3\+\_\+\+SCEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9180b9249a26988f71d4bb2b0c3eec27}{USART\+\_\+\+CR3\+\_\+\+SCEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff592b0d891ba78201de2e08cd9305b8}{USART\+\_\+\+CR3\+\_\+\+SCEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga173f2f38fdb5ba3db30d3b2686bd9773}{USART\+\_\+\+CR3\+\_\+\+DMAR\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4dd0232a385ce9760635c92556c3eadf}{USART\+\_\+\+CR3\+\_\+\+DMAR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga173f2f38fdb5ba3db30d3b2686bd9773}{USART\+\_\+\+CR3\+\_\+\+DMAR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff130f15493c765353ec2fd605667c5a}{USART\+\_\+\+CR3\+\_\+\+DMAR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4dd0232a385ce9760635c92556c3eadf}{USART\+\_\+\+CR3\+\_\+\+DMAR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00afc87870cbe74aabf127179dedca3f}{USART\+\_\+\+CR3\+\_\+\+DMAT\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga114a52251ccd0dae87055bbd336add29}{USART\+\_\+\+CR3\+\_\+\+DMAT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00afc87870cbe74aabf127179dedca3f}{USART\+\_\+\+CR3\+\_\+\+DMAT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bb515d3814d448f84e2c98bf44f3993}{USART\+\_\+\+CR3\+\_\+\+DMAT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga114a52251ccd0dae87055bbd336add29}{USART\+\_\+\+CR3\+\_\+\+DMAT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga790491b1c83dd6a84a6f86945cf74563}{USART\+\_\+\+CR3\+\_\+\+RTSE\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae20cda51a847495ad5f32c5f5c252152}{USART\+\_\+\+CR3\+\_\+\+RTSE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga790491b1c83dd6a84a6f86945cf74563}{USART\+\_\+\+CR3\+\_\+\+RTSE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c5d6fcd84a4728cda578a0339b4cac2}{USART\+\_\+\+CR3\+\_\+\+RTSE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae20cda51a847495ad5f32c5f5c252152}{USART\+\_\+\+CR3\+\_\+\+RTSE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3bfa28091d9c8781aeb03fcb371dd01}{USART\+\_\+\+CR3\+\_\+\+CTSE\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97e4c254d292233d827a898bda170fa4}{USART\+\_\+\+CR3\+\_\+\+CTSE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3bfa28091d9c8781aeb03fcb371dd01}{USART\+\_\+\+CR3\+\_\+\+CTSE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa125f026b1ca2d76eab48b191baed265}{USART\+\_\+\+CR3\+\_\+\+CTSE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97e4c254d292233d827a898bda170fa4}{USART\+\_\+\+CR3\+\_\+\+CTSE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga660c0090fb7c6c17bce5f15a7b07ce7d}{USART\+\_\+\+CR3\+\_\+\+CTSIE\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ca77aa980a93f5b35bf318c20f500cc}{USART\+\_\+\+CR3\+\_\+\+CTSIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga660c0090fb7c6c17bce5f15a7b07ce7d}{USART\+\_\+\+CR3\+\_\+\+CTSIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga636d5ec2e9556949fc68d13ad45a1e90}{USART\+\_\+\+CR3\+\_\+\+CTSIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ca77aa980a93f5b35bf318c20f500cc}{USART\+\_\+\+CR3\+\_\+\+CTSIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d9eb170fd3fa98254e243f588e5a068}{USART\+\_\+\+CR3\+\_\+\+ONEBIT\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09e3e99ce53ca74ca3396b63a51f18ac}{USART\+\_\+\+CR3\+\_\+\+ONEBIT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d9eb170fd3fa98254e243f588e5a068}{USART\+\_\+\+CR3\+\_\+\+ONEBIT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a96fb1a7beab602cbc8cb0393593826}{USART\+\_\+\+CR3\+\_\+\+ONEBIT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09e3e99ce53ca74ca3396b63a51f18ac}{USART\+\_\+\+CR3\+\_\+\+ONEBIT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab09117d544d70ca803eb3831fc86b4a2}{USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga742100366bd139204afb3402a052a588}{USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab09117d544d70ca803eb3831fc86b4a2}{USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0b423f0f4baf7d510ea70477e5c9203}{USART\+\_\+\+GTPR\+\_\+\+PSC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga742100366bd139204afb3402a052a588}{USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c49c90d83a0e3746b56b2a0a3b0ddcb}{USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+0}}~(0x01\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab09117d544d70ca803eb3831fc86b4a2}{USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8eab5000ab993991d0da8ffbd386c92b}{USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+1}}~(0x02\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab09117d544d70ca803eb3831fc86b4a2}{USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d74604b6e1ab08a45ea4fe6b3f6b5cd}{USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+2}}~(0x04\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab09117d544d70ca803eb3831fc86b4a2}{USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b6b237fcac675f8f047c4ff64248486}{USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+3}}~(0x08\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab09117d544d70ca803eb3831fc86b4a2}{USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1c0e92df8edb974008b3d37d12f655a}{USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+4}}~(0x10\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab09117d544d70ca803eb3831fc86b4a2}{USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12dda4877432bc181c9684b0830b1b7b}{USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+5}}~(0x20\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab09117d544d70ca803eb3831fc86b4a2}{USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga045e834b03e7a06b2005a13923af424a}{USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+6}}~(0x40\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab09117d544d70ca803eb3831fc86b4a2}{USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3da67d3c9c3abf436098a86477d2dfc}{USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+7}}~(0x80\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab09117d544d70ca803eb3831fc86b4a2}{USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga219c2c6c797f288ff792f0b6c792070b}{USART\+\_\+\+GTPR\+\_\+\+GT\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddc06fc01cf5031610706007672f2780}{USART\+\_\+\+GTPR\+\_\+\+GT\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga219c2c6c797f288ff792f0b6c792070b}{USART\+\_\+\+GTPR\+\_\+\+GT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e927fad0bfa430f54007e158e01f43b}{USART\+\_\+\+GTPR\+\_\+\+GT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddc06fc01cf5031610706007672f2780}{USART\+\_\+\+GTPR\+\_\+\+GT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a1da6274cc0fb20e75dfbe1a20ab62e}{WWDG\+\_\+\+CR\+\_\+\+T\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8676c7d294b92a9ea0d0f1b088308ed}{WWDG\+\_\+\+CR\+\_\+\+T\+\_\+\+Msk}}~(0x7\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a1da6274cc0fb20e75dfbe1a20ab62e}{WWDG\+\_\+\+CR\+\_\+\+T\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga400774feb33ed7544d57d6a0a76e0f70}{WWDG\+\_\+\+CR\+\_\+T}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8676c7d294b92a9ea0d0f1b088308ed}{WWDG\+\_\+\+CR\+\_\+\+T\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga305c0da4633020b9696d64a1785fa29c}{WWDG\+\_\+\+CR\+\_\+\+T\+\_\+0}}~(0x01\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a1da6274cc0fb20e75dfbe1a20ab62e}{WWDG\+\_\+\+CR\+\_\+\+T\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44e5ea3baea1e37b0446e56e910c3409}{WWDG\+\_\+\+CR\+\_\+\+T\+\_\+1}}~(0x02\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a1da6274cc0fb20e75dfbe1a20ab62e}{WWDG\+\_\+\+CR\+\_\+\+T\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67e7b9fa1867ecd6a9dd4b28381e4229}{WWDG\+\_\+\+CR\+\_\+\+T\+\_\+2}}~(0x04\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a1da6274cc0fb20e75dfbe1a20ab62e}{WWDG\+\_\+\+CR\+\_\+\+T\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64ede5bff80b5b979a44d073205f5930}{WWDG\+\_\+\+CR\+\_\+\+T\+\_\+3}}~(0x08\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a1da6274cc0fb20e75dfbe1a20ab62e}{WWDG\+\_\+\+CR\+\_\+\+T\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbc9c4a71473ceb1fde58a1d6054a7fe}{WWDG\+\_\+\+CR\+\_\+\+T\+\_\+4}}~(0x10\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a1da6274cc0fb20e75dfbe1a20ab62e}{WWDG\+\_\+\+CR\+\_\+\+T\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f41b8c9b91c0632521373203bcb5b64}{WWDG\+\_\+\+CR\+\_\+\+T\+\_\+5}}~(0x20\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a1da6274cc0fb20e75dfbe1a20ab62e}{WWDG\+\_\+\+CR\+\_\+\+T\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8abc0d44e390aabc2c7f787f2ed0b632}{WWDG\+\_\+\+CR\+\_\+\+T\+\_\+6}}~(0x40\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a1da6274cc0fb20e75dfbe1a20ab62e}{WWDG\+\_\+\+CR\+\_\+\+T\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d510237467b8e10ca1001574671ad8e}{WWDG\+\_\+\+CR\+\_\+\+T0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga305c0da4633020b9696d64a1785fa29c}{WWDG\+\_\+\+CR\+\_\+\+T\+\_\+0}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed4b5d3f4d2e0540058fd2253a8feb95}{WWDG\+\_\+\+CR\+\_\+\+T1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44e5ea3baea1e37b0446e56e910c3409}{WWDG\+\_\+\+CR\+\_\+\+T\+\_\+1}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4e9559da387f10bac2dc8ab0d4f6e6c}{WWDG\+\_\+\+CR\+\_\+\+T2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67e7b9fa1867ecd6a9dd4b28381e4229}{WWDG\+\_\+\+CR\+\_\+\+T\+\_\+2}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1e344f4a12c60e57cb643511379b261}{WWDG\+\_\+\+CR\+\_\+\+T3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64ede5bff80b5b979a44d073205f5930}{WWDG\+\_\+\+CR\+\_\+\+T\+\_\+3}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1f89d17eb4b3bb1b67c2b0185061e45}{WWDG\+\_\+\+CR\+\_\+\+T4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbc9c4a71473ceb1fde58a1d6054a7fe}{WWDG\+\_\+\+CR\+\_\+\+T\+\_\+4}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc9870e0e3a5c171b9c1db817afcf0ee}{WWDG\+\_\+\+CR\+\_\+\+T5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f41b8c9b91c0632521373203bcb5b64}{WWDG\+\_\+\+CR\+\_\+\+T\+\_\+5}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3a493575c9a7c6006a3af9d13399268}{WWDG\+\_\+\+CR\+\_\+\+T6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8abc0d44e390aabc2c7f787f2ed0b632}{WWDG\+\_\+\+CR\+\_\+\+T\+\_\+6}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51b9fed94bc5fdbc67446173e1b3676c}{WWDG\+\_\+\+CR\+\_\+\+WDGA\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06bd586be3859790f803c1275ea52390}{WWDG\+\_\+\+CR\+\_\+\+WDGA\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51b9fed94bc5fdbc67446173e1b3676c}{WWDG\+\_\+\+CR\+\_\+\+WDGA\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab647e9997b8b8e67de72af1aaea3f52f}{WWDG\+\_\+\+CR\+\_\+\+WDGA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06bd586be3859790f803c1275ea52390}{WWDG\+\_\+\+CR\+\_\+\+WDGA\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9c98c783bea6069765360fcd6df341b}{WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3aed21af49014ce535798f9beead136d}{WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+\+Msk}}~(0x7\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9c98c783bea6069765360fcd6df341b}{WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabfbb9991bd6a3699399ca569c71fe8c9}{WWDG\+\_\+\+CFR\+\_\+W}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3aed21af49014ce535798f9beead136d}{WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26f4016f9990c2657acdf7521233d16d}{WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+0}}~(0x01\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9c98c783bea6069765360fcd6df341b}{WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga546410b3ec62e976c0f590cf9f216bb3}{WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+1}}~(0x02\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9c98c783bea6069765360fcd6df341b}{WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3de841283deaea061d977392805211d}{WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+2}}~(0x04\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9c98c783bea6069765360fcd6df341b}{WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0394248f2a4e4b6ba6c28024fa961a99}{WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+3}}~(0x08\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9c98c783bea6069765360fcd6df341b}{WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25594b7ced3e1277b636caf02416a4e7}{WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+4}}~(0x10\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9c98c783bea6069765360fcd6df341b}{WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e730800b000f6fe3be5ea43a6e29cf9}{WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+5}}~(0x20\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9c98c783bea6069765360fcd6df341b}{WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fc25f8d5c23a76d364c1cb5d7518a17}{WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+6}}~(0x40\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9c98c783bea6069765360fcd6df341b}{WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae37e08098d003f44eb8770a9d9bd40d0}{WWDG\+\_\+\+CFR\+\_\+\+W0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26f4016f9990c2657acdf7521233d16d}{WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+0}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga698b68239773862647ef5f9d963b80c4}{WWDG\+\_\+\+CFR\+\_\+\+W1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga546410b3ec62e976c0f590cf9f216bb3}{WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+1}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga166845425e89d01552bac0baeec686d9}{WWDG\+\_\+\+CFR\+\_\+\+W2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3de841283deaea061d977392805211d}{WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+2}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga344253edc9710aa6db6047b76cce723b}{WWDG\+\_\+\+CFR\+\_\+\+W3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0394248f2a4e4b6ba6c28024fa961a99}{WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+3}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec3a0817a2dcde78414d02c0cb5d201d}{WWDG\+\_\+\+CFR\+\_\+\+W4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25594b7ced3e1277b636caf02416a4e7}{WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+4}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8032c21626b10fcf5cd8ad36bc051663}{WWDG\+\_\+\+CFR\+\_\+\+W5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e730800b000f6fe3be5ea43a6e29cf9}{WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+5}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga106cdb96da03ce192628f54cefcbec2f}{WWDG\+\_\+\+CFR\+\_\+\+W6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fc25f8d5c23a76d364c1cb5d7518a17}{WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+6}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga496363a4b305b4aa94d9ec6c80d232f1}{WWDG\+\_\+\+CFR\+\_\+\+WDGTB\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga627018d443463abccf249b1b848e2b64}{WWDG\+\_\+\+CFR\+\_\+\+WDGTB\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga496363a4b305b4aa94d9ec6c80d232f1}{WWDG\+\_\+\+CFR\+\_\+\+WDGTB\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga067b1d8238f1d5613481aba71a946638}{WWDG\+\_\+\+CFR\+\_\+\+WDGTB}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga627018d443463abccf249b1b848e2b64}{WWDG\+\_\+\+CFR\+\_\+\+WDGTB\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab94b761166186987f91d342a5f79695}{WWDG\+\_\+\+CFR\+\_\+\+WDGTB\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga496363a4b305b4aa94d9ec6c80d232f1}{WWDG\+\_\+\+CFR\+\_\+\+WDGTB\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9120ceb094ab327ec766a06fc66ef401}{WWDG\+\_\+\+CFR\+\_\+\+WDGTB\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga496363a4b305b4aa94d9ec6c80d232f1}{WWDG\+\_\+\+CFR\+\_\+\+WDGTB\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4858525604534e493b8a09e0b04ace61}{WWDG\+\_\+\+CFR\+\_\+\+WDGTB0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab94b761166186987f91d342a5f79695}{WWDG\+\_\+\+CFR\+\_\+\+WDGTB\+\_\+0}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d53e6fa74c43522ebacd6dd6f450d33}{WWDG\+\_\+\+CFR\+\_\+\+WDGTB1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9120ceb094ab327ec766a06fc66ef401}{WWDG\+\_\+\+CFR\+\_\+\+WDGTB\+\_\+1}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b4e702f6496841d60bc7ada8d68d648}{WWDG\+\_\+\+CFR\+\_\+\+EWI\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca4ed7e970421b1b4b4b0f94e3296117}{WWDG\+\_\+\+CFR\+\_\+\+EWI\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b4e702f6496841d60bc7ada8d68d648}{WWDG\+\_\+\+CFR\+\_\+\+EWI\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga931941dc5d795502371ac5dd8fbac1e9}{WWDG\+\_\+\+CFR\+\_\+\+EWI}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca4ed7e970421b1b4b4b0f94e3296117}{WWDG\+\_\+\+CFR\+\_\+\+EWI\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4c37d2819f82d4cec6c8c9a9250ee43}{WWDG\+\_\+\+SR\+\_\+\+EWIF\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga284cdb5e7c17598a03a9a0790dd7508c}{WWDG\+\_\+\+SR\+\_\+\+EWIF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4c37d2819f82d4cec6c8c9a9250ee43}{WWDG\+\_\+\+SR\+\_\+\+EWIF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96cf9ddd91b6079c5aceef6f3e857b69}{WWDG\+\_\+\+SR\+\_\+\+EWIF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga284cdb5e7c17598a03a9a0790dd7508c}{WWDG\+\_\+\+SR\+\_\+\+EWIF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad05a229877e557798dfbabe7188d7a54}{DBGMCU\+\_\+\+IDCODE\+\_\+\+DEV\+\_\+\+ID\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf18661126fecb64b8c7d7d4e590fb33}{DBGMCU\+\_\+\+IDCODE\+\_\+\+DEV\+\_\+\+ID\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad05a229877e557798dfbabe7188d7a54}{DBGMCU\+\_\+\+IDCODE\+\_\+\+DEV\+\_\+\+ID\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd961fcddc40341a817a9ec85b7c80ac}{DBGMCU\+\_\+\+IDCODE\+\_\+\+DEV\+\_\+\+ID}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf18661126fecb64b8c7d7d4e590fb33}{DBGMCU\+\_\+\+IDCODE\+\_\+\+DEV\+\_\+\+ID\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e98f7579d16c36cbf6a09b04f2ee170}{DBGMCU\+\_\+\+IDCODE\+\_\+\+REV\+\_\+\+ID\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d92c620aed9b19c7e8d9d12f743b258}{DBGMCU\+\_\+\+IDCODE\+\_\+\+REV\+\_\+\+ID\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e98f7579d16c36cbf6a09b04f2ee170}{DBGMCU\+\_\+\+IDCODE\+\_\+\+REV\+\_\+\+ID\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga887eb26364a8693355024ca203323165}{DBGMCU\+\_\+\+IDCODE\+\_\+\+REV\+\_\+\+ID}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d92c620aed9b19c7e8d9d12f743b258}{DBGMCU\+\_\+\+IDCODE\+\_\+\+REV\+\_\+\+ID\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b996a2be01fbeeaa868603c7bca6044}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+SLEEP\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga127e0531bc305bb460fd2417106bee61}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+SLEEP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b996a2be01fbeeaa868603c7bca6044}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+SLEEP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga037c80fe1d7308cee68245715ef6cd9a}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+SLEEP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga127e0531bc305bb460fd2417106bee61}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+SLEEP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga998b25ffd43297001c2f20ebb04fbcc9}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+STOP\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71cd122085cdadba462f9e251ac35349}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+STOP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga998b25ffd43297001c2f20ebb04fbcc9}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+STOP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf511f21a8de5b0b66c862915eee8bf75}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+STOP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71cd122085cdadba462f9e251ac35349}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+STOP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74521b2e06cd16f46ea5987d82f9ff19}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+STANDBY\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52e9a797b04f9577456af2499f5bd9ff}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+STANDBY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74521b2e06cd16f46ea5987d82f9ff19}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+STANDBY\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga107a9396d63c892a8e614897c9d0b132}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+STANDBY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52e9a797b04f9577456af2499f5bd9ff}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+STANDBY\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2be1af4b18b8c9ce4001dd363e6626e7}{DBGMCU\+\_\+\+CR\+\_\+\+TRACE\+\_\+\+IOEN\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18007dc2c11d41a5dc449e37cb8c0c56}{DBGMCU\+\_\+\+CR\+\_\+\+TRACE\+\_\+\+IOEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2be1af4b18b8c9ce4001dd363e6626e7}{DBGMCU\+\_\+\+CR\+\_\+\+TRACE\+\_\+\+IOEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9034b6eb9d4dceadffc6a1d1959056c9}{DBGMCU\+\_\+\+CR\+\_\+\+TRACE\+\_\+\+IOEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18007dc2c11d41a5dc449e37cb8c0c56}{DBGMCU\+\_\+\+CR\+\_\+\+TRACE\+\_\+\+IOEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20dddffa934315ca4a5902cbf45f4d93}{DBGMCU\+\_\+\+CR\+\_\+\+TRACE\+\_\+\+MODE\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad641a08b344645d47a0789ffa25d7079}{DBGMCU\+\_\+\+CR\+\_\+\+TRACE\+\_\+\+MODE\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20dddffa934315ca4a5902cbf45f4d93}{DBGMCU\+\_\+\+CR\+\_\+\+TRACE\+\_\+\+MODE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1395189e10bdbc37bce9ea480e22d10}{DBGMCU\+\_\+\+CR\+\_\+\+TRACE\+\_\+\+MODE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad641a08b344645d47a0789ffa25d7079}{DBGMCU\+\_\+\+CR\+\_\+\+TRACE\+\_\+\+MODE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d41a4027853783633d929a43f8d6d85}{DBGMCU\+\_\+\+CR\+\_\+\+TRACE\+\_\+\+MODE\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20dddffa934315ca4a5902cbf45f4d93}{DBGMCU\+\_\+\+CR\+\_\+\+TRACE\+\_\+\+MODE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ba3a830051b53d43d850768242c503e}{DBGMCU\+\_\+\+CR\+\_\+\+TRACE\+\_\+\+MODE\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20dddffa934315ca4a5902cbf45f4d93}{DBGMCU\+\_\+\+CR\+\_\+\+TRACE\+\_\+\+MODE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5218cc7d400bfb220c42a80b3a2a0603}{DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM5\+\_\+\+STOP\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4e288f717db03126942d03a1a6fafd8}{DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM5\+\_\+\+STOP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5218cc7d400bfb220c42a80b3a2a0603}{DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM5\+\_\+\+STOP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42d29d40515d36ce6ed7e5d34ed17dcf}{DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM5\+\_\+\+STOP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4e288f717db03126942d03a1a6fafd8}{DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM5\+\_\+\+STOP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf603706e632bf2df878b8ba6fc0c4736}{DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM6\+\_\+\+STOP\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3215a197f13b82287892283886326d1}{DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM6\+\_\+\+STOP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf603706e632bf2df878b8ba6fc0c4736}{DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM6\+\_\+\+STOP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadea6a1e90739bcf1d0723a0566c66de7}{DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM6\+\_\+\+STOP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3215a197f13b82287892283886326d1}{DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM6\+\_\+\+STOP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga004684cb88ffb723509a9ca4193e78ec}{DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+RTC\+\_\+\+STOP\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7fefeace05cb28675d23037f7b3966a}{DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+RTC\+\_\+\+STOP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga004684cb88ffb723509a9ca4193e78ec}{DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+RTC\+\_\+\+STOP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e20246d389229ff46006b405bb56b1d}{DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+RTC\+\_\+\+STOP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7fefeace05cb28675d23037f7b3966a}{DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+RTC\+\_\+\+STOP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaad459d6930c29babb7672cd26d0ea9b}{DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+WWDG\+\_\+\+STOP\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f24695b718a52f4a91297ee3c512db4}{DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+WWDG\+\_\+\+STOP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaad459d6930c29babb7672cd26d0ea9b}{DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+WWDG\+\_\+\+STOP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a49d5e849185d09ee6c7594512ffe88}{DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+WWDG\+\_\+\+STOP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f24695b718a52f4a91297ee3c512db4}{DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+WWDG\+\_\+\+STOP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bb0a55a4b7c9c3deeb61568b9c7e85c}{DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+IWDG\+\_\+\+STOP\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a7937e3a29764f7e80895b8fbe81baa}{DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+IWDG\+\_\+\+STOP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bb0a55a4b7c9c3deeb61568b9c7e85c}{DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+IWDG\+\_\+\+STOP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada8989cb96dd5d6dbdaaf16e1f127c6a}{DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+IWDG\+\_\+\+STOP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a7937e3a29764f7e80895b8fbe81baa}{DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+IWDG\+\_\+\+STOP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga303e9dea0617bb3f03a8cc825005d6ce}{DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+I2\+C1\+\_\+\+SMBUS\+\_\+\+TIMEOUT\+\_\+\+Pos}}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga202de646d5890eec98b04ad2be808604}{DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+I2\+C1\+\_\+\+SMBUS\+\_\+\+TIMEOUT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga303e9dea0617bb3f03a8cc825005d6ce}{DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+I2\+C1\+\_\+\+SMBUS\+\_\+\+TIMEOUT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae83fb5d62c6e6fa1c2fd06084528404e}{DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+I2\+C1\+\_\+\+SMBUS\+\_\+\+TIMEOUT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga202de646d5890eec98b04ad2be808604}{DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+I2\+C1\+\_\+\+SMBUS\+\_\+\+TIMEOUT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc66781299067fbbec7d1be708314c17}{DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+I2\+C2\+\_\+\+SMBUS\+\_\+\+TIMEOUT\+\_\+\+Pos}}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae03e6603b8d1af65a2b5c026c8379908}{DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+I2\+C2\+\_\+\+SMBUS\+\_\+\+TIMEOUT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc66781299067fbbec7d1be708314c17}{DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+I2\+C2\+\_\+\+SMBUS\+\_\+\+TIMEOUT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f6320aba695f6c3f97608e478533e96}{DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+I2\+C2\+\_\+\+SMBUS\+\_\+\+TIMEOUT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae03e6603b8d1af65a2b5c026c8379908}{DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+I2\+C2\+\_\+\+SMBUS\+\_\+\+TIMEOUT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ed17473b82eef114ea7d1c629e5271c}{DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+I2\+C4\+\_\+\+SMBUS\+\_\+\+TIMEOUT\+\_\+\+Pos}}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2c62689036837252c405b86956e4a84}{DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+I2\+C4\+\_\+\+SMBUS\+\_\+\+TIMEOUT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ed17473b82eef114ea7d1c629e5271c}{DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+I2\+C4\+\_\+\+SMBUS\+\_\+\+TIMEOUT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0edafa8f31c2233a4368d66ce35bfada}{DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+I2\+C4\+\_\+\+SMBUS\+\_\+\+TIMEOUT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2c62689036837252c405b86956e4a84}{DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+I2\+C4\+\_\+\+SMBUS\+\_\+\+TIMEOUT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf44a606db87b49504fc17760eba9290d}{DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+CAN1\+\_\+\+STOP\+\_\+\+Pos}}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72cf0d5d23a0ac36f3c4c5515082221d}{DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+CAN1\+\_\+\+STOP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf44a606db87b49504fc17760eba9290d}{DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+CAN1\+\_\+\+STOP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b404dcea4857bccabbb03d6cce6be8c}{DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+CAN1\+\_\+\+STOP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72cf0d5d23a0ac36f3c4c5515082221d}{DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+CAN1\+\_\+\+STOP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac38ce10efced0708fe63650e0f855c3d}{DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+CAN2\+\_\+\+STOP\+\_\+\+Pos}}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6c0ae534d156b18cd9254ab942f88ff}{DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+CAN2\+\_\+\+STOP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac38ce10efced0708fe63650e0f855c3d}{DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+CAN2\+\_\+\+STOP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaadc3889d6b84d143c98ecbfd873a9a1a}{DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+CAN2\+\_\+\+STOP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6c0ae534d156b18cd9254ab942f88ff}{DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+CAN2\+\_\+\+STOP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b30844d430324cfe63e4932275a6978}{DBGMCU\+\_\+\+APB2\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM1\+\_\+\+STOP\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74cb9644d7d1eaf1a71254121f926169}{DBGMCU\+\_\+\+APB2\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM1\+\_\+\+STOP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b30844d430324cfe63e4932275a6978}{DBGMCU\+\_\+\+APB2\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM1\+\_\+\+STOP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3eb7be194b6ffb258b9e9f5ed08a931e}{DBGMCU\+\_\+\+APB2\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM1\+\_\+\+STOP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74cb9644d7d1eaf1a71254121f926169}{DBGMCU\+\_\+\+APB2\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM1\+\_\+\+STOP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6fc3b8c8d5cbb8695e7cec3153bbe65}{DBGMCU\+\_\+\+APB2\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM9\+\_\+\+STOP\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga983432f2957617c4215fe406dd932080}{DBGMCU\+\_\+\+APB2\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM9\+\_\+\+STOP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6fc3b8c8d5cbb8695e7cec3153bbe65}{DBGMCU\+\_\+\+APB2\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM9\+\_\+\+STOP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf12c17533a1e3262ee11f760e44f5127}{DBGMCU\+\_\+\+APB2\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM9\+\_\+\+STOP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga983432f2957617c4215fe406dd932080}{DBGMCU\+\_\+\+APB2\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM9\+\_\+\+STOP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0dd5b307e8d9992857942180b6f7358f}{DBGMCU\+\_\+\+APB2\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM11\+\_\+\+STOP\+\_\+\+Pos}}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea914b4c8a46cb0be4909dfd4e3199d6}{DBGMCU\+\_\+\+APB2\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM11\+\_\+\+STOP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0dd5b307e8d9992857942180b6f7358f}{DBGMCU\+\_\+\+APB2\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM11\+\_\+\+STOP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga354671c942db40e69820fd783ef955b4}{DBGMCU\+\_\+\+APB2\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM11\+\_\+\+STOP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea914b4c8a46cb0be4909dfd4e3199d6}{DBGMCU\+\_\+\+APB2\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM11\+\_\+\+STOP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga2204b62b378bcf08b3b9006c184c7c23}{IS\+\_\+\+ADC\+\_\+\+ALL\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_gad8a5831c786b6b265531b890a194cbe2}{IS\+\_\+\+ADC\+\_\+\+COMMON\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_gaa514941a7f02f65eb27450c05e4e8dd1}{IS\+\_\+\+CRC\+\_\+\+ALL\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga94426b97cc5f1644d67f291cbcdba6d8}{IS\+\_\+\+DAC\+\_\+\+ALL\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_gafd60def465da605e33644e28072aee9c}{IS\+\_\+\+DMA\+\_\+\+STREAM\+\_\+\+ALL\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga783626dd2431afebea836a102e318957}{IS\+\_\+\+GPIO\+\_\+\+ALL\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_gacdf0149a4e8c41a6814c13613c38a6b2}{IS\+\_\+\+I2\+C\+\_\+\+ALL\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga85b79d63f4643c0de9a7519290a0eceb}{IS\+\_\+\+SMBUS\+\_\+\+ALL\+\_\+\+INSTANCE}}~\mbox{\hyperlink{group___exported__macros_gacdf0149a4e8c41a6814c13613c38a6b2}{IS\+\_\+\+I2\+C\+\_\+\+ALL\+\_\+\+INSTANCE}}
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga0b35685911e3c7a38ee89e5cdc5a82fa}{IS\+\_\+\+I2\+S\+\_\+\+ALL\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga61a90af30828ab8e254ea2a3c27e8077}{IS\+\_\+\+LPTIM\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga7369db258c1b8931b427262d0673751f}{IS\+\_\+\+RNG\+\_\+\+ALL\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_gab4230e8bd4d88adc4250f041d67375ce}{IS\+\_\+\+RTC\+\_\+\+ALL\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga59c7619a86c03df3ebeb4bd8aaef982c}{IS\+\_\+\+SPI\+\_\+\+ALL\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_gab0369be2387a328b352e8e05599dfc36}{IS\+\_\+\+SPI\+\_\+\+ALL\+\_\+\+INSTANCE\+\_\+\+EXT}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_gaba506eb03409b21388d7c5a6401a4f98}{IS\+\_\+\+TIM\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga0c02efc77b1bfb640d7f6593f58ad464}{IS\+\_\+\+TIM\+\_\+\+CC1\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga6ef84d278cf917c7e420b94687b39c7c}{IS\+\_\+\+TIM\+\_\+\+CC2\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga0c37cb8f925fd43622cce7a4c00fd95e}{IS\+\_\+\+TIM\+\_\+\+CC3\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_gae72b7182a73d81c33196265b31091c07}{IS\+\_\+\+TIM\+\_\+\+CC4\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga7e85353dbe9dc9d80ad06f0b935c12e1}{IS\+\_\+\+TIM\+\_\+\+ADVANCED\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga6e06388143bb7bb111c78a3686dd753a}{IS\+\_\+\+TIM\+\_\+\+XOR\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_gad51d77b3bcc12a3a5c308d727b561371}{IS\+\_\+\+TIM\+\_\+\+DMA\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_gad80a186286ce3daa92249a8d52111aaf}{IS\+\_\+\+TIM\+\_\+\+DMA\+\_\+\+CC\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga8111ef18a809cd882ef327399fdbfc8f}{IS\+\_\+\+TIM\+\_\+\+CCDMA\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga1ed43d4e9823446a1b9d43afc452f42e}{IS\+\_\+\+TIM\+\_\+\+DMABURST\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga98104b1522d066b0c20205ca179d0eba}{IS\+\_\+\+TIM\+\_\+\+MASTER\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga3ba7d4187dba8dfb4ffd610312e8af14}{IS\+\_\+\+TIM\+\_\+\+SLAVE\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_gac41867bf288927ff8ff10a85e67a591b}{IS\+\_\+\+TIM\+\_\+32\+B\+\_\+\+COUNTER\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_gac71942c3817f1a893ef84fefe69496b7}{IS\+\_\+\+TIM\+\_\+\+ETR\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga6bb03cf116b07bfe1bd527f8ab61a7f9}{IS\+\_\+\+TIM\+\_\+\+REMAP\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga6517a51ea79512a42bc53c718a77f18e}{IS\+\_\+\+TIM\+\_\+\+CCX\+\_\+\+INSTANCE}}(INSTANCE,  CHANNEL)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga7181cfd1649c4e65e24b7c863e94a54f}{IS\+\_\+\+TIM\+\_\+\+CCXN\+\_\+\+INSTANCE}}(INSTANCE,  CHANNEL)
\item 
\#define \mbox{\hyperlink{group___exported__macros_gaac0e3e7e7a18fd8eb81734b2baf9e3be}{IS\+\_\+\+TIM\+\_\+\+COUNTER\+\_\+\+MODE\+\_\+\+SELECT\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_gac54b9f42e8ab07c41abe7d96d13d698a}{IS\+\_\+\+TIM\+\_\+\+CLOCK\+\_\+\+DIVISION\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga5f61206c3c8b20784f9d237dce300afd}{IS\+\_\+\+TIM\+\_\+\+COMMUTATION\+\_\+\+EVENT\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga7bf2abf939c55a4c8284c184735accdc}{IS\+\_\+\+TIM\+\_\+\+OCXREF\+\_\+\+CLEAR\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga0ca20886f56bf7611ad511433b9caade}{IS\+\_\+\+TIM\+\_\+\+CLOCKSOURCE\+\_\+\+ETRMODE1\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga7beb8f84094e6a1567d10177cc4fdae9}{IS\+\_\+\+TIM\+\_\+\+CLOCKSOURCE\+\_\+\+ETRMODE2\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_gacbd23fd1f9f73dc249b16c89131a671c}{IS\+\_\+\+TIM\+\_\+\+CLOCKSOURCE\+\_\+\+TIX\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga57882c3c75fddf0ccf0c6ecf99b3d3df}{IS\+\_\+\+TIM\+\_\+\+CLOCKSOURCE\+\_\+\+ITRX\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga3b470612fd4c4e29fb985247056b1e07}{IS\+\_\+\+TIM\+\_\+\+REPETITION\+\_\+\+COUNTER\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_gacb14170c4996e004849647d8cb626402}{IS\+\_\+\+TIM\+\_\+\+ENCODER\+\_\+\+INTERFACE\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga979ea18ba0931f5ed15cc2f3ac84794b}{IS\+\_\+\+TIM\+\_\+\+HALL\+\_\+\+SENSOR\+\_\+\+INTERFACE\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga68b8d9ca22720c9034753c604d83500d}{IS\+\_\+\+TIM\+\_\+\+BREAK\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_gafbce654f84a7c994817453695ac91cbe}{IS\+\_\+\+USART\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga69c4aa0c561c4c39c621710fbbb0cb7b}{IS\+\_\+\+UART\+\_\+\+HALFDUPLEX\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga14e4b19f7c750110f6c27cf26347ba45}{IS\+\_\+\+UART\+\_\+\+INSTANCE}}~\mbox{\hyperlink{group___exported__macros_ga69c4aa0c561c4c39c621710fbbb0cb7b}{IS\+\_\+\+UART\+\_\+\+HALFDUPLEX\+\_\+\+INSTANCE}}
\item 
\#define \mbox{\hyperlink{group___exported__macros_gaf9a11d0720f3efa780126414a4ac50ad}{IS\+\_\+\+UART\+\_\+\+HWFLOW\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_gaf7905bb5a02acf0e92ddf40bdd8dcdc0}{IS\+\_\+\+UART\+\_\+\+LIN\+\_\+\+INSTANCE}}~\mbox{\hyperlink{group___exported__macros_ga69c4aa0c561c4c39c621710fbbb0cb7b}{IS\+\_\+\+UART\+\_\+\+HALFDUPLEX\+\_\+\+INSTANCE}}
\item 
\#define \mbox{\hyperlink{group___exported__macros_gab2734c105403831749ccb34eeb058988}{IS\+\_\+\+SMARTCARD\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga98ae6698dc54d8441fce553a65bf5429}{IS\+\_\+\+IRDA\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_gad9ec4c52f0572ee67d043e006f1d5e39}{IS\+\_\+\+IWDG\+\_\+\+ALL\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_gac2a8aaec233e19987232455643a04d6f}{IS\+\_\+\+WWDG\+\_\+\+ALL\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga0e0b999a82562c4a2e04e51ebd1fa99e}{IS\+\_\+\+FMPI2\+C\+\_\+\+ALL\+\_\+\+INSTANCE}}(\+\_\+\+\_\+\+INSTANCE\+\_\+\+\_\+)
\item 
\#define \mbox{\hyperlink{group___exported__macros_gab238496a463a67da4d4dc20cbb60a9ad}{IS\+\_\+\+FMPSMBUS\+\_\+\+ALL\+\_\+\+INSTANCE}}~\mbox{\hyperlink{group___exported__macros_ga0e0b999a82562c4a2e04e51ebd1fa99e}{IS\+\_\+\+FMPI2\+C\+\_\+\+ALL\+\_\+\+INSTANCE}}
\item 
\#define \mbox{\hyperlink{group___exported__macros_gab0a3c8475d96f7bb0c8a6b8a7e0c943c}{RCC\+\_\+\+PLLCFGR\+\_\+\+RST\+\_\+\+VALUE}}~0x7\+F003010U
\item 
\#define \mbox{\hyperlink{group___exported__macros_gab5ca7e3fcb49274bb60c660221bbca5b}{RCC\+\_\+\+PLLI2\+SCFGR\+\_\+\+RST\+\_\+\+VALUE}}~0x24003000U
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga08aeea283003a2c787227347087b5b1f}{RCC\+\_\+\+MAX\+\_\+\+FREQUENCY}}~100000000U
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga152c4bb0b78589a06d72e0170dd3b304}{RCC\+\_\+\+MAX\+\_\+\+FREQUENCY\+\_\+\+SCALE1}}~\mbox{\hyperlink{group___exported__macros_ga08aeea283003a2c787227347087b5b1f}{RCC\+\_\+\+MAX\+\_\+\+FREQUENCY}}
\item 
\#define \mbox{\hyperlink{group___exported__macros_gafcb2c5211d9cbed86b111c83a0ce427b}{RCC\+\_\+\+MAX\+\_\+\+FREQUENCY\+\_\+\+SCALE2}}~84000000U
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga60fbed15643b623aa4541b9d8828d0f1}{RCC\+\_\+\+MAX\+\_\+\+FREQUENCY\+\_\+\+SCALE3}}~64000000U
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga85746dffdc6d015f5142d7e16489ca84}{RCC\+\_\+\+PLLVCO\+\_\+\+OUTPUT\+\_\+\+MIN}}~100000000U
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga288d68c2604cea8548eccdef3873923f}{RCC\+\_\+\+PLLVCO\+\_\+\+INPUT\+\_\+\+MIN}}~950000U
\item 
\#define \mbox{\hyperlink{group___exported__macros_gad3fd37dbfa74739a3c698ab4755fa27e}{RCC\+\_\+\+PLLVCO\+\_\+\+INPUT\+\_\+\+MAX}}~2100000U
\item 
\#define \mbox{\hyperlink{group___exported__macros_gaba6ddae0375763847f8dc3e91173d714}{RCC\+\_\+\+PLLVCO\+\_\+\+OUTPUT\+\_\+\+MAX}}~432000000U
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga6015e60e123ddde47bb3ddfab170c5a1}{RCC\+\_\+\+PLLN\+\_\+\+MIN\+\_\+\+VALUE}}~50U
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga9d6c2fd92a420bb80caf8ca2cadb6a62}{RCC\+\_\+\+PLLN\+\_\+\+MAX\+\_\+\+VALUE}}~432U
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga980965268c210a75ca5bb1e6b59b4052}{FLASH\+\_\+\+SCALE1\+\_\+\+LATENCY1\+\_\+\+FREQ}}~30000000U
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga53673600707f291baa71c30919f8da98}{FLASH\+\_\+\+SCALE1\+\_\+\+LATENCY2\+\_\+\+FREQ}}~64000000U
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga547cb8d59cf6a2a73a0f76331e4492df}{FLASH\+\_\+\+SCALE1\+\_\+\+LATENCY3\+\_\+\+FREQ}}~90000000U
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga19ba80e0c72cd041274f831901f302f9}{FLASH\+\_\+\+SCALE2\+\_\+\+LATENCY1\+\_\+\+FREQ}}~30000000U
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga98847021d5de23ea0458b490c74e6299}{FLASH\+\_\+\+SCALE2\+\_\+\+LATENCY2\+\_\+\+FREQ}}~64000000U
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga322840abc74aeafafe710d45e4f9c7cd}{FLASH\+\_\+\+SCALE3\+\_\+\+LATENCY1\+\_\+\+FREQ}}~30000000U
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga9a6fd257610db9111ae2a291825a86d0}{FLASH\+\_\+\+SCALE3\+\_\+\+LATENCY2\+\_\+\+FREQ}}~64000000U
\end{DoxyCompactItemize}
\doxysubsubsection*{Enumerations}
\begin{DoxyCompactItemize}
\item 
enum \mbox{\hyperlink{group___peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\+\_\+\+Type}} \{ \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30}{Non\+Maskable\+Int\+\_\+\+IRQn}} = -\/14
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa}{Memory\+Management\+\_\+\+IRQn}} = -\/12
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af}{Bus\+Fault\+\_\+\+IRQn}} = -\/11
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf}{Usage\+Fault\+\_\+\+IRQn}} = -\/10
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237}{SVCall\+\_\+\+IRQn}} = -\/5
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c}{Debug\+Monitor\+\_\+\+IRQn}} = -\/4
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2}{Pend\+SV\+\_\+\+IRQn}} = -\/2
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7}{Sys\+Tick\+\_\+\+IRQn}} = -\/1
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52}{WWDG\+\_\+\+IRQn}} = 0
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924}{PVD\+\_\+\+IRQn}} = 1
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ac127cca7ae48bcf93924209f04e5e5a1}{TAMP\+\_\+\+STAMP\+\_\+\+IRQn}} = 2
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a173ccc3f31df1f7e43de2ddeab3d1777}{RTC\+\_\+\+WKUP\+\_\+\+IRQn}} = 3
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab}{FLASH\+\_\+\+IRQn}} = 4
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77}{RCC\+\_\+\+IRQn}} = 5
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab6aa6f87d26bbc6cf99b067b8d75c2f7}{EXTI0\+\_\+\+IRQn}} = 6
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ae4badcdecdb94eb10129c4c0577c5e19}{EXTI1\+\_\+\+IRQn}} = 7
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a082cb3f7839069a0715fd76c7eacbbc9}{EXTI2\+\_\+\+IRQn}} = 8
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8add889c84ba5de466ced209069e05d602}{EXTI3\+\_\+\+IRQn}} = 9
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab70a40106ca4486770df5d2072d9ac0e}{EXTI4\+\_\+\+IRQn}} = 10
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a9ee33e72512c4cfb301b216f4fb9d68c}{DMA1\+\_\+\+Stream0\+\_\+\+IRQn}} = 11
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa45ca2c955060e2c2a7cbbe1d6753285}{DMA1\+\_\+\+Stream1\+\_\+\+IRQn}} = 12
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a0d9ec75e4478e70235b705d5a6b3efd8}{DMA1\+\_\+\+Stream2\+\_\+\+IRQn}} = 13
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8af77770e080206a7558decf09344fb2e2}{DMA1\+\_\+\+Stream3\+\_\+\+IRQn}} = 14
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aee2aaf365c6c297a63cee41ecae2301a}{DMA1\+\_\+\+Stream4\+\_\+\+IRQn}} = 15
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ac92efa72399fe58fa615d8bf8fd64a4e}{DMA1\+\_\+\+Stream5\+\_\+\+IRQn}} = 16
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aef5e2b68f62f6f1781fab894f0b8f486}{DMA1\+\_\+\+Stream6\+\_\+\+IRQn}} = 17
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a4d69175258ae261dd545001e810421b3}{ADC\+\_\+\+IRQn}} = 18
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa3aa50e0353871985facf62d055faa52}{EXTI9\+\_\+5\+\_\+\+IRQn}} = 23
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab35b4ce63cfb11453f84a3695c6df368}{TIM1\+\_\+\+BRK\+\_\+\+TIM9\+\_\+\+IRQn}} = 24
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a78ef1a20c5b8e93cb17bf90afc0c5bd9}{TIM1\+\_\+\+UP\+\_\+\+IRQn}} = 25
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab1a744bdceb8eface6ff57dd036e608e}{TIM1\+\_\+\+TRG\+\_\+\+COM\+\_\+\+TIM11\+\_\+\+IRQn}} = 26
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8af312f0a21f600f9b286427e50c549ca9}{TIM1\+\_\+\+CC\+\_\+\+IRQn}} = 27
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a9852dbbe8c014e716ce7e03a7b809751}{I2\+C1\+\_\+\+EV\+\_\+\+IRQn}} = 31
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a2ec363869f4488782dc10a60abce3b34}{I2\+C1\+\_\+\+ER\+\_\+\+IRQn}} = 32
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3020193786527c47d2e4d8c92ceee804}{I2\+C2\+\_\+\+EV\+\_\+\+IRQn}} = 33
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a60c35f2d48d512bd6818bc9fef7053d7}{I2\+C2\+\_\+\+ER\+\_\+\+IRQn}} = 34
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174}{SPI1\+\_\+\+IRQn}} = 35
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a505fbd4ccf7c2a14c8b76dc9e58f7ede}{SPI2\+\_\+\+IRQn}} = 36
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab}{USART1\+\_\+\+IRQn}} = 37
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e}{USART2\+\_\+\+IRQn}} = 38
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a9fb0ad0c850234d1983fafdb17378e2f}{EXTI15\+\_\+10\+\_\+\+IRQn}} = 40
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8afe09d6563a21a1540f658163a76a3b37}{RTC\+\_\+\+Alarm\+\_\+\+IRQn}} = 41
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aedaa9c14e7e5fa9c0dcbb0c2455546e8}{DMA1\+\_\+\+Stream7\+\_\+\+IRQn}} = 47
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aed2eb3f4bb721d55fcc1003125956645}{TIM5\+\_\+\+IRQn}} = 50
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a5f581e9aedfaccd9b1db9ec793804b45}{TIM6\+\_\+\+DAC\+\_\+\+IRQn}} = 54
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a1e5055722630fd4b12aff421964c2ebb}{DMA2\+\_\+\+Stream0\+\_\+\+IRQn}} = 56
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a98abb3f02c1feb3831706bc1b82307cb}{DMA2\+\_\+\+Stream1\+\_\+\+IRQn}} = 57
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8abf5e189f3ac7aad9f65e65ea5a0f3b36}{DMA2\+\_\+\+Stream2\+\_\+\+IRQn}} = 58
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3ff8f3439f509e6e985eb960e63e1be4}{DMA2\+\_\+\+Stream3\+\_\+\+IRQn}} = 59
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ae54eb8b30273b38a0576f75aba24eec0}{DMA2\+\_\+\+Stream4\+\_\+\+IRQn}} = 60
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a933d4686213973abc01845a3da1c8a03}{DMA2\+\_\+\+Stream5\+\_\+\+IRQn}} = 68
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a21570761ad0b5ed751adc831691b7800}{DMA2\+\_\+\+Stream6\+\_\+\+IRQn}} = 69
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3d4cc0cd9b4d71e7ee002c4f8c1f8a77}{DMA2\+\_\+\+Stream7\+\_\+\+IRQn}} = 70
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa92bcb2bc3a87be869f05c5b07f04b8c}{USART6\+\_\+\+IRQn}} = 71
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a90c4647e57cff99fac635c532802c4b5}{RNG\+\_\+\+IRQn}} = 80
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa6b8ff01b016a798c6e639728c179e4f}{FPU\+\_\+\+IRQn}} = 81
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a8de7284a27e86fea60363a80fcd74d77}{SPI5\+\_\+\+IRQn}} = 85
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ae9ea903d536521f9b94e5d0d538ca501}{FMPI2\+C1\+\_\+\+EV\+\_\+\+IRQn}} = 95
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a7864e18739e921e82f8b0e18cdafe2c0}{FMPI2\+C1\+\_\+\+ER\+\_\+\+IRQn}} = 96
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa52967af3850dd051e31eee8807171c6}{LPTIM1\+\_\+\+IRQn}} = 97
 \}
\begin{DoxyCompactList}\small\item\em STM32\+F4\+XX Interrupt Number Definition, according to the selected device in \doxylink{group___library__configuration__section}{Library\+\_\+configuration\+\_\+section}. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
CMSIS STM32\+F410\+Rx Device Peripheral Access Layer Header File. 

\begin{DoxyAuthor}{Author}
MCD Application Team \begin{DoxyVerb}     This file contains:
      - Data structures and the address mapping for all peripherals
      - peripherals registers declarations and bits definition
      - Macros to access peripheral's registers hardware
\end{DoxyVerb}

\end{DoxyAuthor}
\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
Copyright (c) 2017 STMicroelectronics. All rights reserved.

This software is licensed under terms that can be found in the LICENSE file in the root directory of this software component. If no LICENSE file comes with this software, it is provided AS-\/\+IS. 

Definition in file \mbox{\hyperlink{stm32f410rx_8h_source}{stm32f410rx.\+h}}.

