<p>
    [1] Lining Zhang, Xinnan Lin, Jin He, Mansun Chan, “An Analytical Charge Model for Double-Gate Tunneling FETs,” IEEE Trans. on Electron Devices, vol. 59, no. 12, pp. 3217-3223, Dec. 2012
    <a href="http://dx.doi.org/10.1109/TED.2012.2217145" target="_blank">(link)</a>
    <br/>[2] Lining Zhang, Jin He and Mansun Chan, "A Compact Model for Double-Gate Tunneling Field-Effect-Transistors and Its Implications on Circuit Behaviors", 2012 IEEE International Electron Device Metting (IEDM), Dec. 10-13, 2012, San Francisco, USA
    <a href="http://dx.doi.org/10.1109/IEDM.2012.6478994" target="_blank">(link)</a>
    <br/>[3] Lining Zhang, Mansun Chan,"SPICE Modeling of Double-Gate Tunnel-FETs Including Channel Transports," IEEE Trans. on Electron Devices, vol. 61, no. 2, pp. 303-307, Feb. 2014
    <a href="http://dx.doi.org/10.1109/TED.2013.2295237" target="_blank">(link)</a>
</p>
