<!DOCTYPE html>
<html>
<head>
  <meta charset="utf-8">
  
  
    <script>
        var _hmt = _hmt || [];
        (function() {
          var hm = document.createElement("script");
          hm.src = "https://hm.baidu.com/hm.js?90c91c134971ea31baf103ce4175c5a3";
          var s = document.getElementsByTagName("script")[0]; 
          s.parentNode.insertBefore(hm, s);
        })();
    </script>
  

  
      
  
  <title>微程序控制器 | TimePhoenix</title>
  <meta name="viewport" content="width=device-width, initial-scale=1, shrink-to-fit=no">
  <meta name="description" content="一、什么是微程序控制器？ 二、设计简单的微程序控制器 方案（1）采用指令译码为 方案（2）采用指令译码为        一、什么是微程序控制器？微程序控制器是一种控制器，同组合逻辑控制器相比较，具有规整性、灵活性、可维护性等一系列优点，因而在计算机设计中逐渐取代了早期采用的组合逻辑控制器，并已被广泛地应用。在计算机系统中，微程序设计技术是利用软件方法来设计硬件的一门技术 。 二、设计简单的">
<meta property="og:type" content="article">
<meta property="og:title" content="微程序控制器">
<meta property="og:url" content="http://decodezoom.cn/2021/07/21/%E5%BE%AE%E7%A8%8B%E5%BA%8F%E6%8E%A7%E5%88%B6%E5%99%A8%EF%BC%88Verilog%20HDL%E8%99%9A%E6%8B%9F%E5%AE%9E%E9%AA%8C%EF%BC%89/index.html">
<meta property="og:site_name" content="TimePhoenix">
<meta property="og:description" content="一、什么是微程序控制器？ 二、设计简单的微程序控制器 方案（1）采用指令译码为 方案（2）采用指令译码为        一、什么是微程序控制器？微程序控制器是一种控制器，同组合逻辑控制器相比较，具有规整性、灵活性、可维护性等一系列优点，因而在计算机设计中逐渐取代了早期采用的组合逻辑控制器，并已被广泛地应用。在计算机系统中，微程序设计技术是利用软件方法来设计硬件的一门技术 。 二、设计简单的">
<meta property="og:locale" content="en_US">
<meta property="og:image" content="https://img-blog.csdnimg.cn/img_convert/20573b69f6c510a8bf271f374470779c.png">
<meta property="article:published_time" content="2021-07-21T07:15:04.355Z">
<meta property="article:modified_time" content="2021-06-03T12:21:32.411Z">
<meta property="article:author" content="John Doe">
<meta name="twitter:card" content="summary">
<meta name="twitter:image" content="https://img-blog.csdnimg.cn/img_convert/20573b69f6c510a8bf271f374470779c.png">
  
    <link rel="alternate" href="/atom.xml" title="TimePhoenix" type="application/atom+xml">
  
  
    <link rel="shortcut icon" href="/favicon.ico"> 
  
  
    
<link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/typeface-source-code-pro@0.0.71/index.min.css">

  
  
<link rel="stylesheet" href="/css/style.css">

  
    
<link rel="stylesheet" href="/fancybox/jquery.fancybox.min.css">

  
<meta name="generator" content="Hexo 5.4.0"></head>

<body>
  <div id="container">
    <div id="wrap">
      <header id="header">
  <div id="banner"></div>
  <div id="header-outer" class="outer">
    <div id="header-title" class="inner">
      <h1 id="logo-wrap">
        <a href="/" id="logo">TimePhoenix</a>
      </h1>
      
    </div>
    <div id="header-inner" class="inner">
      <nav id="main-nav">
        <a id="main-nav-toggle" class="nav-icon"></a>
        
          <a class="main-nav-link" href="/">Home</a>
        
          <a class="main-nav-link" href="/archives">Archives</a>
        
      </nav>
      <nav id="sub-nav">
        
          <a id="nav-rss-link" class="nav-icon" href="/atom.xml" title="RSS Feed"></a>
        
        <a id="nav-search-btn" class="nav-icon" title="Search"></a>
      </nav>
      <div id="search-form-wrap">
        <form action="//google.com/search" method="get" accept-charset="UTF-8" class="search-form"><input type="search" name="q" class="search-form-input" placeholder="Search"><button type="submit" class="search-form-submit">&#xF002;</button><input type="hidden" name="sitesearch" value="http://decodezoom.cn"></form>
      </div>
    </div>
  </div>
</header>

      <div class="outer">
        <section id="main"><article id="post-微程序控制器（Verilog HDL虚拟实验）" class="h-entry article article-type-post" itemprop="blogPost" itemscope itemtype="https://schema.org/BlogPosting">
  <div class="article-meta">
    <a href="/2021/07/21/%E5%BE%AE%E7%A8%8B%E5%BA%8F%E6%8E%A7%E5%88%B6%E5%99%A8%EF%BC%88Verilog%20HDL%E8%99%9A%E6%8B%9F%E5%AE%9E%E9%AA%8C%EF%BC%89/" class="article-date">
  <time class="dt-published" datetime="2021-07-21T07:15:04.355Z" itemprop="datePublished">2021-07-21</time>
</a>
    
  </div>
  <div class="article-inner">
    
    
      <header class="article-header">
        
  
    <h1 class="p-name article-title" itemprop="headline name">
      微程序控制器
    </h1>
  



  <link rel="icon" href="images/favicon.ico">    


      </header>
    
    <div class="e-content article-entry" itemprop="articleBody">
      
        <div class="toc">

<!-- toc -->
<ul>
<li><a href="#yi-shi-me-shi-wei-cheng-xu-kong-zhi-qi">一、什么是微程序控制器？</a></li>
<li><a href="#er-she-ji-jian-dan-de-wei-cheng-xu-kong-zhi-qi">二、设计简单的微程序控制器</a><ul>
<li><a href="#fang-an-1-cai-yong-zhi-ling-yi-ma-wei">方案（1）采用指令译码为</a></li>
<li><a href="#fang-an-2-cai-yong-zhi-ling-yi-ma-wei">方案（2）采用指令译码为</a></li>
</ul>
</li>
</ul>
<!-- tocstop -->
</div>


<h2><span id="yi-shi-me-shi-wei-cheng-xu-kong-zhi-qi">一、什么是微程序控制器？</span><a href="#yi-shi-me-shi-wei-cheng-xu-kong-zhi-qi" class="header-anchor"></a></h2><p>微程序控制器是一种控制器，同组合<a target="_blank" rel="noopener" href="https://baike.baidu.com/item/逻辑控制器/7000250">逻辑控制器</a>相比较，具有规整性、灵活性、<a target="_blank" rel="noopener" href="https://baike.baidu.com/item/可维护性/5928392">可维护性</a>等一系列优点，因而在计算机设计中逐渐取代了早期采用的组合逻辑控制器，并已被广泛地应用。在<a target="_blank" rel="noopener" href="https://baike.baidu.com/item/计算机系统/7210959">计算机系统</a>中，<a target="_blank" rel="noopener" href="https://baike.baidu.com/item/微程序设计/7409081">微程序设计</a>技术是利用软件方法来设计硬件的一门技术 。</p>
<h2><span id="er-she-ji-jian-dan-de-wei-cheng-xu-kong-zhi-qi">二、设计简单的微程序控制器</span><a href="#er-she-ji-jian-dan-de-wei-cheng-xu-kong-zhi-qi" class="header-anchor"></a></h2><p><img src="https://img-blog.csdnimg.cn/img_convert/20573b69f6c510a8bf271f374470779c.png" alt></p>
<p>信息流设计：</p>
<div class="table-container">
<table>
<thead>
<tr>
<th>16</th>
<th>15—10</th>
<th>9</th>
<th>8—7</th>
<th>6</th>
<th>5—4</th>
<th>3—0</th>
</tr>
</thead>
<tbody>
<tr>
<td>F0：BM  （1位）</td>
<td>F1：NA（6位）</td>
<td>F2：D/S（1位）</td>
<td>F3：XXoe（两位）</td>
<td>F4：PSW（1位）</td>
<td>F5:XXce (2位)</td>
<td>F6：ALU（4位）</td>
</tr>
<tr>
<td>0：固定转移</td>
<td>下一位地址</td>
<td>0：DST</td>
<td>0：NOP</td>
<td>0：NOP</td>
<td>0：NOP</td>
<td>0：NOP</td>
</tr>
<tr>
<td>1：多分支转移</td>
<td></td>
<td>1：SRC</td>
<td>1：GRSoe</td>
<td>1：PSWce</td>
<td>1：GRSce</td>
<td>1：ADD</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>2：RFoe</td>
<td></td>
<td>2：RFce</td>
<td>2：SUB</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>3：DATAoe</td>
<td></td>
<td>3：RXce</td>
<td>3：AND</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>4：OR</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>5：XOR</td>
</tr>
</tbody>
</table>
</div>
<h3><span id="fang-an-1-cai-yong-zhi-ling-yi-ma-wei">方案（1）采用指令译码为</span><a href="#fang-an-1-cai-yong-zhi-ling-yi-ma-wei" class="header-anchor"></a></h3><div class="table-container">
<table>
<thead>
<tr>
<th>微地址</th>
<th>BM</th>
<th>NA</th>
<th>D/S</th>
<th>XXoe</th>
<th>PSW</th>
<th>XXce</th>
<th>ALUop</th>
</tr>
</thead>
<tbody>
<tr>
<td>00H</td>
<td>1</td>
<td>000000</td>
<td>0</td>
<td>00</td>
<td>0</td>
<td>00</td>
<td>0000</td>
</tr>
</tbody>
</table>
</div>
<ul>
<li>[x] 在uprogram.txt中，将该微指令写入，具体格式如下</li>
</ul>
<div class="table-container">
<table>
<thead>
<tr>
<th style="text-align:left">@00 10000000000000000</th>
</tr>
</thead>
<tbody>
<tr>
<td style="text-align:left"></td>
</tr>
</tbody>
</table>
</div>
<p>LD微指令设计如下：</p>
<div class="table-container">
<table>
<thead>
<tr>
<th>微地址</th>
<th>BM</th>
<th>NA</th>
<th>D/S</th>
<th>XXoe</th>
<th>PSW</th>
<th>XXce</th>
<th>ALUop</th>
</tr>
</thead>
<tbody>
<tr>
<td>3CH</td>
<td>0</td>
<td>000000</td>
<td>0</td>
<td>11</td>
<td>0</td>
<td>01</td>
<td>0000</td>
</tr>
</tbody>
</table>
</div>
<ul>
<li>[x] 在uprogram.txt中，将此微指令写入，格式如下</li>
</ul>
<div class="table-container">
<table>
<thead>
<tr>
<th style="text-align:left">@3C   00000000110010000</th>
</tr>
</thead>
<tbody>
<tr>
<td style="text-align:left"></td>
</tr>
</tbody>
</table>
</div>
<ul>
<li>[ ] MOV指令设计（供参考）</li>
</ul>
<div class="table-container">
<table>
<thead>
<tr>
<th>微地址</th>
<th>BM</th>
<th>NA</th>
<th>D/S</th>
<th>XXoe</th>
<th>PSW</th>
<th>XXce</th>
<th>ALUop</th>
</tr>
</thead>
<tbody>
<tr>
<td>00H</td>
<td>0</td>
<td>000001</td>
<td>1</td>
<td>10</td>
<td>0</td>
<td>11</td>
<td>0000</td>
</tr>
<tr>
<td>01H</td>
<td>0</td>
<td>000010</td>
<td>0</td>
<td>00</td>
<td>1</td>
<td>10</td>
<td>0000</td>
</tr>
<tr>
<td>02H</td>
<td>0</td>
<td>000000</td>
<td>0</td>
<td>10</td>
<td>0</td>
<td>01</td>
<td>0000</td>
</tr>
</tbody>
</table>
</div>
<ul>
<li>[x] 加法指令设计</li>
</ul>
<div class="table-container">
<table>
<thead>
<tr>
<th>微地址</th>
<th>BM</th>
<th>NA</th>
<th>D/S</th>
<th>XXoe</th>
<th>PSW</th>
<th>XXce</th>
<th>ALUop</th>
</tr>
</thead>
<tbody>
<tr>
<td>04H</td>
<td>0</td>
<td>000101</td>
<td>0</td>
<td>01</td>
<td>0</td>
<td>11</td>
<td>0000</td>
</tr>
<tr>
<td>05H</td>
<td>0</td>
<td>000110</td>
<td>1</td>
<td>01</td>
<td>1</td>
<td>10</td>
<td>0001</td>
</tr>
<tr>
<td>06H</td>
<td>0</td>
<td>000000</td>
<td>0</td>
<td>10</td>
<td>0</td>
<td>01</td>
<td>0000</td>
</tr>
</tbody>
</table>
</div>
<ul>
<li>[x] 减法指令设计</li>
</ul>
<div class="table-container">
<table>
<thead>
<tr>
<th>微地址</th>
<th>BM</th>
<th>NA</th>
<th>D/S</th>
<th>XXoe</th>
<th>PSW</th>
<th>XXce</th>
<th>ALUop</th>
</tr>
</thead>
<tbody>
<tr>
<td>08H</td>
<td>0</td>
<td>001001</td>
<td>0</td>
<td>01</td>
<td>0</td>
<td>11</td>
<td>0000</td>
</tr>
<tr>
<td>09H</td>
<td>0</td>
<td>001010</td>
<td>1</td>
<td>01</td>
<td>1</td>
<td>10</td>
<td>0010</td>
</tr>
<tr>
<td>0AH</td>
<td>0</td>
<td>000000</td>
<td>0</td>
<td>10</td>
<td>0</td>
<td>01</td>
<td>0000</td>
</tr>
</tbody>
</table>
</div>
<ul>
<li>[x] &amp;指令设计</li>
</ul>
<div class="table-container">
<table>
<thead>
<tr>
<th>微地址</th>
<th>BM</th>
<th>NA</th>
<th>D/S</th>
<th>XXoe</th>
<th>PSW</th>
<th>XXce</th>
<th>ALUop</th>
</tr>
</thead>
<tbody>
<tr>
<td>0CH</td>
<td>0</td>
<td>001101</td>
<td>0</td>
<td>01</td>
<td>0</td>
<td>11</td>
<td>0000</td>
</tr>
<tr>
<td>0DH</td>
<td>0</td>
<td>001110</td>
<td>1</td>
<td>01</td>
<td>1</td>
<td>10</td>
<td>0011</td>
</tr>
<tr>
<td>0EH</td>
<td>0</td>
<td>000000</td>
<td>0</td>
<td>10</td>
<td>0</td>
<td>01</td>
<td>0000</td>
</tr>
</tbody>
</table>
</div>
<ul>
<li>[x] OR指令设计</li>
</ul>
<div class="table-container">
<table>
<thead>
<tr>
<th>微地址</th>
<th>BM</th>
<th>NA</th>
<th>D/S</th>
<th>XXoe</th>
<th>PSW</th>
<th>XXce</th>
<th>ALUop</th>
</tr>
</thead>
<tbody>
<tr>
<td>10H</td>
<td>0</td>
<td>010001</td>
<td>0</td>
<td>01</td>
<td>0</td>
<td>11</td>
<td>0000</td>
</tr>
<tr>
<td>11H</td>
<td>0</td>
<td>010010</td>
<td>1</td>
<td>01</td>
<td>1</td>
<td>10</td>
<td>0100</td>
</tr>
<tr>
<td>12H</td>
<td>0</td>
<td>000000</td>
<td>0</td>
<td>10</td>
<td>0</td>
<td>01</td>
<td>0000</td>
</tr>
</tbody>
</table>
</div>
<ul>
<li>[x] XOR指令设计</li>
</ul>
<div class="table-container">
<table>
<thead>
<tr>
<th>微地址</th>
<th>BM</th>
<th>NA</th>
<th>D/S</th>
<th>XXoe</th>
<th>PSW</th>
<th>XXce</th>
<th>ALUop</th>
</tr>
</thead>
<tbody>
<tr>
<td>14H</td>
<td>0</td>
<td>010101</td>
<td>0</td>
<td>01</td>
<td>0</td>
<td>11</td>
<td>0000</td>
</tr>
<tr>
<td>15H</td>
<td>0</td>
<td>10110</td>
<td>1</td>
<td>01</td>
<td>1</td>
<td>10</td>
<td>0101</td>
</tr>
<tr>
<td>16H</td>
<td>0</td>
<td>000000</td>
<td>0</td>
<td>10</td>
<td>0</td>
<td>01</td>
<td>0000</td>
</tr>
</tbody>
</table>
</div>
<p>各模块代码：</p>
<p>uAG模块（微地址形成）</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> uAG</span><br><span class="line">(</span><br><span class="line">  <span class="keyword">output</span> <span class="keyword">logic</span> [<span class="number">5</span>:<span class="number">0</span>] uAGOut,</span><br><span class="line">  <span class="keyword">input</span>  <span class="keyword">logic</span> [<span class="number">3</span>:<span class="number">0</span>] OPCODE,</span><br><span class="line">	<span class="keyword">input</span>  <span class="keyword">logic</span> [<span class="number">5</span>:<span class="number">0</span>] NA,</span><br><span class="line">	<span class="keyword">input</span>  <span class="keyword">logic</span> BM</span><br><span class="line">);</span><br><span class="line"><span class="keyword">always</span>@(BM)</span><br><span class="line"><span class="keyword">begin</span></span><br><span class="line"><span class="keyword">if</span>(BM ==<span class="number">0</span> )</span><br><span class="line"> uAGOut =NA;</span><br><span class="line"><span class="keyword">else</span> <span class="keyword">if</span>(BM ==<span class="number">1</span>)</span><br><span class="line">     uAGOut[<span class="number">5</span>:<span class="number">0</span>] = &#123;OPCODE,&#123;<span class="number">2&#x27;b00</span>&#125;&#125;;</span><br><span class="line"><span class="keyword">end</span> </span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<p> uAR模块（微地址寄存器）</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> uAR</span><br><span class="line">#(<span class="keyword">parameter</span> N = <span class="number">6</span>)</span><br><span class="line">(   <span class="keyword">output</span> <span class="keyword">reg</span> [N-<span class="number">1</span>:<span class="number">0</span>] oQ,</span><br><span class="line">    <span class="keyword">input</span> <span class="keyword">wire</span> [N-<span class="number">1</span>:<span class="number">0</span>] iD,</span><br><span class="line">    <span class="keyword">input</span> <span class="keyword">wire</span> Clk,</span><br><span class="line">    <span class="keyword">input</span> <span class="keyword">wire</span> Reset</span><br><span class="line">);</span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> Clk <span class="keyword">or</span> <span class="keyword">posedge</span> Reset)</span><br><span class="line"><span class="keyword">begin</span></span><br><span class="line">  <span class="keyword">if</span> (Reset)</span><br><span class="line">    oQ = &#123;N&#123;<span class="number">1&#x27;b0</span>&#125;&#125;;	</span><br><span class="line">  <span class="keyword">else</span></span><br><span class="line">    oQ = iD;</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br></pre></td></tr></table></figure>
<p>Virtualboard模块（顶层）</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br><span class="line">86</span><br><span class="line">87</span><br><span class="line">88</span><br><span class="line">89</span><br><span class="line">90</span><br><span class="line">91</span><br><span class="line">92</span><br><span class="line">93</span><br><span class="line">94</span><br><span class="line">95</span><br><span class="line">96</span><br><span class="line">97</span><br><span class="line">98</span><br><span class="line">99</span><br><span class="line">100</span><br><span class="line">101</span><br><span class="line">102</span><br><span class="line">103</span><br><span class="line">104</span><br><span class="line">105</span><br><span class="line">106</span><br><span class="line">107</span><br><span class="line">108</span><br><span class="line">109</span><br><span class="line">110</span><br><span class="line">111</span><br><span class="line">112</span><br><span class="line">113</span><br><span class="line">114</span><br></pre></td><td class="code"><pre><span class="line"> <span class="meta">`<span class="meta-keyword">default_nettype</span> none </span></span><br><span class="line"><span class="keyword">module</span> VirtualBoard (</span><br><span class="line">    <span class="keyword">input</span>  <span class="keyword">logic</span>  CLOCK,      <span class="comment">// 10 MHz Input Clock </span></span><br><span class="line">    <span class="keyword">input</span>  <span class="keyword">logic</span> [<span class="number">19</span>:<span class="number">0</span>] PB,   <span class="comment">// 20 Push Buttons, logical 1 when pressed</span></span><br><span class="line">    <span class="keyword">input</span>  <span class="keyword">logic</span> [<span class="number">35</span>:<span class="number">0</span>] S,    <span class="comment">// 36 Switches</span></span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">logic</span> [<span class="number">35</span>:<span class="number">0</span>] L,    <span class="comment">// 36 LEDs, drive logical 1 to light up</span></span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">logic</span>  [<span class="number">7</span>:<span class="number">0</span>] SD7,  <span class="comment">// 8 common anode Seven-segment Display</span></span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">logic</span>  [<span class="number">7</span>:<span class="number">0</span>] SD6,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">logic</span>  [<span class="number">7</span>:<span class="number">0</span>] SD5,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">logic</span>  [<span class="number">7</span>:<span class="number">0</span>] SD4,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">logic</span>  [<span class="number">7</span>:<span class="number">0</span>] SD3,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">logic</span>  [<span class="number">7</span>:<span class="number">0</span>] SD2,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">logic</span>  [<span class="number">7</span>:<span class="number">0</span>] SD1,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">logic</span>  [<span class="number">7</span>:<span class="number">0</span>] SD0</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="comment">/********* Seven-segment decoder instantiation **********/</span></span><br><span class="line"><span class="keyword">logic</span> [<span class="number">3</span>:<span class="number">0</span>] HD[<span class="number">7</span>:<span class="number">0</span>];  <span class="comment">// 8 hexadecimal display </span></span><br><span class="line">SevenSegDecode ssdecode_inst7(<span class="variable">.iData</span>(HD[<span class="number">7</span>]), <span class="variable">.oSeg</span>(SD7));</span><br><span class="line">SevenSegDecode ssdecode_inst6(<span class="variable">.iData</span>(HD[<span class="number">6</span>]), <span class="variable">.oSeg</span>(SD6));</span><br><span class="line">SevenSegDecode ssdecode_inst5(<span class="variable">.iData</span>(HD[<span class="number">5</span>]), <span class="variable">.oSeg</span>(SD5));</span><br><span class="line">SevenSegDecode ssdecode_inst4(<span class="variable">.iData</span>(HD[<span class="number">4</span>]), <span class="variable">.oSeg</span>(SD4));</span><br><span class="line">SevenSegDecode ssdecode_inst3(<span class="variable">.iData</span>(HD[<span class="number">3</span>]), <span class="variable">.oSeg</span>(SD3));</span><br><span class="line">SevenSegDecode ssdecode_inst2(<span class="variable">.iData</span>(HD[<span class="number">2</span>]), <span class="variable">.oSeg</span>(SD2));</span><br><span class="line">SevenSegDecode ssdecode_inst1(<span class="variable">.iData</span>(HD[<span class="number">1</span>]), <span class="variable">.oSeg</span>(SD1));</span><br><span class="line">SevenSegDecode ssdecode_inst0(<span class="variable">.iData</span>(HD[<span class="number">0</span>]), <span class="variable">.oSeg</span>(SD0));</span><br><span class="line"></span><br><span class="line"><span class="comment">/************** The declaration of signals **************/</span></span><br><span class="line"><span class="keyword">wire</span> reset;</span><br><span class="line"><span class="keyword">wire</span> clk;</span><br><span class="line"><span class="keyword">wire</span> [<span class="number">3</span>:<span class="number">0</span>] BUS, RX_Q, F, RF_Q, GRS_Q;</span><br><span class="line"><span class="keyword">wire</span> [<span class="number">3</span>:<span class="number">0</span>] FLAG, PSW_Q;</span><br><span class="line"><span class="keyword">wire</span> [<span class="number">3</span>:<span class="number">0</span>] ALUop;</span><br><span class="line"><span class="keyword">wire</span> GRSce, RXce, RFce, PSWce; </span><br><span class="line"><span class="keyword">wire</span> DATAoe, GRSoe, RFoe;</span><br><span class="line"><span class="keyword">wire</span> SRC;</span><br><span class="line"><span class="keyword">wire</span> [<span class="number">3</span>:<span class="number">0</span>] DATA;</span><br><span class="line"><span class="keyword">wire</span> [<span class="number">1</span>:<span class="number">0</span>] index, Rs, Rd;</span><br><span class="line"><span class="keyword">wire</span> [<span class="number">3</span>:<span class="number">0</span>] OPCODE;</span><br><span class="line"><span class="keyword">wire</span> [<span class="number">5</span>:<span class="number">0</span>] uAR_Q, next_addr;</span><br><span class="line"><span class="keyword">wire</span> [<span class="number">16</span>:<span class="number">0</span>] uI;</span><br><span class="line"><span class="keyword">wire</span> [<span class="number">5</span>:<span class="number">0</span>] uAG_Out;</span><br><span class="line"><span class="keyword">wire</span> branch_mode;</span><br><span class="line"></span><br><span class="line"><span class="comment">/** The input port is replaced with an internal signal **/</span></span><br><span class="line"><span class="keyword">assign</span> reset  = PB[<span class="number">0</span>];</span><br><span class="line"><span class="keyword">assign</span> clk    = PB[<span class="number">1</span>];</span><br><span class="line"><span class="keyword">assign</span> DATA   = S[<span class="number">3</span>:<span class="number">0</span>];</span><br><span class="line"><span class="keyword">assign</span> Rs     = S[<span class="number">1</span>:<span class="number">0</span>];</span><br><span class="line"><span class="keyword">assign</span> Rd     = S[<span class="number">5</span>:<span class="number">4</span>];</span><br><span class="line"><span class="keyword">assign</span> OPCODE = S[<span class="number">9</span>:<span class="number">6</span>];</span><br><span class="line"></span><br><span class="line"><span class="comment">/************* The logic of this experiment *************/</span></span><br><span class="line"><span class="comment">//微地址形成</span></span><br><span class="line">uAG uAG_inst(<span class="variable">.uAGOut</span>(uAG_Out), <span class="variable">.OPCODE</span>(OPCODE), <span class="variable">.NA</span>(next_addr), <span class="variable">.BM</span>(branch_mode));</span><br><span class="line"></span><br><span class="line"><span class="comment">//微地址寄存器</span></span><br><span class="line">uAR <span class="variable">#(6) uAR_inst(.oQ(uAR_Q), .iD(uAG_Out), .Clk(clk), .Reset(reset))</span>;</span><br><span class="line"></span><br><span class="line"><span class="comment">//控制存储器</span></span><br><span class="line">ROM CM(<span class="variable">.iAddress</span>(uAR_Q), <span class="variable">.oData</span>(uI));</span><br><span class="line"></span><br><span class="line"><span class="comment">//微指令译码</span></span><br><span class="line"><span class="keyword">wire</span> NOP1, NOP2; </span><br><span class="line"><span class="keyword">assign</span> branch_mode = uI[<span class="number">16</span>];</span><br><span class="line"><span class="keyword">assign</span> next_addr = uI[<span class="number">15</span>:<span class="number">10</span>];</span><br><span class="line"><span class="keyword">assign</span> SRC = uI[<span class="number">9</span>];</span><br><span class="line"><span class="keyword">assign</span> &#123;DATAoe, RFoe, GRSoe, NOP2&#125; = <span class="number">2</span>**uI[<span class="number">8</span>:<span class="number">7</span>];</span><br><span class="line"><span class="keyword">assign</span> PSWce = uI[<span class="number">6</span>];</span><br><span class="line"><span class="keyword">assign</span> &#123;RXce, RFce, GRSce, NOP1&#125; = <span class="number">2</span>**uI[<span class="number">5</span>:<span class="number">4</span>];</span><br><span class="line"><span class="keyword">assign</span> ALUop = uI[<span class="number">3</span>:<span class="number">0</span>];</span><br><span class="line">    </span><br><span class="line"><span class="comment">//运算器数据通路</span></span><br><span class="line">ALU <span class="variable">#(4) ALU_inst(.iOp(ALUop), .iX(RX_Q), .iY(BUS), .oF(F), .oFlag(FLAG), .Cin(PSW_Q[0]))</span>;</span><br><span class="line"></span><br><span class="line"><span class="keyword">assign</span> index = SRC ? Rs : Rd;</span><br><span class="line">GRS <span class="variable">#(4) GRS_inst(.iD(BUS), .oQ (GRS_Q), .Load(GRSce), .Clk(clk), .Index(index))</span>;</span><br><span class="line"></span><br><span class="line">DataReg <span class="variable">#(4) RX_inst(.oQ(RX_Q), .iD(BUS), .Clk(clk), .Load(RXce), .Reset(reset))</span>;</span><br><span class="line"></span><br><span class="line">DataReg <span class="variable">#(4) RF_inst(.oQ(RF_Q), .iD(F), .Clk(clk), .Load(1&#x27;b1), .Reset(reset))</span>;</span><br><span class="line"></span><br><span class="line">DataReg <span class="variable">#(4) PSW_inst(.oQ(PSW_Q), .iD(FLAG), .Clk(clk), .Load(PSWce ), .Reset(reset))</span>;</span><br><span class="line"></span><br><span class="line"><span class="keyword">assign</span> BUS = RFoe   ? RF_Q  : <span class="number">4&#x27;bzzzz</span>;</span><br><span class="line"><span class="keyword">assign</span> BUS = GRSoe  ? GRS_Q : <span class="number">4&#x27;bzzzz</span>;</span><br><span class="line"><span class="keyword">assign</span> BUS = DATAoe ? DATA  : <span class="number">4&#x27;bzzzz</span>;</span><br><span class="line"></span><br><span class="line"><span class="comment">/****** Internal signal assignment to output port *******/</span></span><br><span class="line"><span class="keyword">assign</span> HD[<span class="number">7</span>]  = &#123;<span class="number">2&#x27;b00</span>,next_addr[<span class="number">5</span>:<span class="number">4</span>]&#125;;</span><br><span class="line"><span class="keyword">assign</span> HD[<span class="number">6</span>]  = next_addr[<span class="number">3</span>:<span class="number">0</span>];</span><br><span class="line"><span class="keyword">assign</span> HD[<span class="number">5</span>] = RX_Q;</span><br><span class="line"><span class="keyword">assign</span> HD[<span class="number">4</span>] = BUS;</span><br><span class="line"><span class="keyword">assign</span> HD[<span class="number">3</span>] = GRS_Q;</span><br><span class="line"><span class="keyword">assign</span> HD[<span class="number">2</span>]  = DATA;</span><br><span class="line"><span class="keyword">assign</span> HD[<span class="number">1</span>] = RF_Q;</span><br><span class="line"><span class="keyword">assign</span> HD[<span class="number">0</span>] = F;</span><br><span class="line"></span><br><span class="line"><span class="keyword">assign</span> L[<span class="number">35</span>:<span class="number">30</span>] = uAG_Out[<span class="number">5</span>:<span class="number">0</span>];</span><br><span class="line"><span class="keyword">assign</span> L[<span class="number">29</span>:<span class="number">24</span>] = uAR_Q[<span class="number">5</span>:<span class="number">0</span>];</span><br><span class="line"><span class="keyword">assign</span> L[<span class="number">23</span>:<span class="number">20</span>] = PSW_Q;</span><br><span class="line"><span class="keyword">assign</span> L[<span class="number">19</span>:<span class="number">18</span>] = index;</span><br><span class="line"><span class="keyword">assign</span> L[<span class="number">17</span>]  = DATAoe;</span><br><span class="line"><span class="keyword">assign</span> L[<span class="number">16</span>]  = GRSoe;</span><br><span class="line"><span class="keyword">assign</span> L[<span class="number">15</span>]  = RFoe;</span><br><span class="line"><span class="keyword">assign</span> L[<span class="number">14</span>]  = GRSce;</span><br><span class="line"><span class="keyword">assign</span> L[<span class="number">13</span>]  = RXce;</span><br><span class="line"><span class="keyword">assign</span> L[<span class="number">12</span>]  = PSWce;</span><br><span class="line"><span class="keyword">assign</span> L[<span class="number">11</span>]  = RFce; </span><br><span class="line"><span class="keyword">assign</span> L[<span class="number">10</span>]  = SRC; </span><br><span class="line"><span class="keyword">assign</span> L[<span class="number">4</span>]  = branch_mode;</span><br><span class="line"><span class="keyword">assign</span> L[<span class="number">3</span>:<span class="number">0</span>] = ALUop;</span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<p>ROM模块</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> ROM (</span><br><span class="line">	<span class="keyword">input</span>  <span class="keyword">wire</span>	[<span class="number">5</span>:<span class="number">0</span>]  iAddress,</span><br><span class="line">	<span class="keyword">output</span> <span class="keyword">wire</span>	[<span class="number">16</span>:<span class="number">0</span>]  oData</span><br><span class="line">);</span><br><span class="line">  <span class="keyword">reg</span> [<span class="number">16</span>:<span class="number">0</span>] mem[<span class="number">63</span>:<span class="number">0</span>];</span><br><span class="line"></span><br><span class="line">  <span class="keyword">assign</span> oData = mem[iAddress]; </span><br><span class="line">  </span><br><span class="line">  <span class="keyword">initial</span></span><br><span class="line">     <span class="built_in">$readmemb</span>(<span class="string">&quot;uprogram.txt&quot;</span>,mem);</span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br></pre></td></tr></table></figure>
<p>GRS、DataReg模块请参考我之前的博文：<a target="_blank" rel="noopener" href="https://blog.csdn.net/weixin_46831482/article/details/116400718">点我参考</a></p>
<h3><span id="fang-an-2-cai-yong-zhi-ling-yi-ma-wei">方案（2）采用指令译码为</span><a href="#fang-an-2-cai-yong-zhi-ling-yi-ma-wei" class="header-anchor"></a></h3><div class="table-container">
<table>
<thead>
<tr>
<th>微地址</th>
<th>BM</th>
<th>NA</th>
<th>D/S</th>
<th>XXoe</th>
<th>PSW</th>
<th>XXce</th>
<th>ALUop</th>
</tr>
</thead>
<tbody>
<tr>
<td>3FH</td>
<td>1</td>
<td>111111</td>
<td>0</td>
<td>00</td>
<td>0</td>
<td>00</td>
<td>0000</td>
</tr>
</tbody>
</table>
</div>
<ul>
<li>[x] 在uprogram.txt中，将该微指令写入，具体格式如下</li>
</ul>
<div class="table-container">
<table>
<thead>
<tr>
<th style="text-align:left">@3FH 11111110000000000</th>
</tr>
</thead>
<tbody>
<tr>
<td style="text-align:left"></td>
</tr>
</tbody>
</table>
</div>
<ul>
<li>[x] LD微指令设计如下：</li>
</ul>
<div class="table-container">
<table>
<thead>
<tr>
<th>微地址</th>
<th>BM</th>
<th>NA</th>
<th>D/S</th>
<th>XXoe</th>
<th>PSW</th>
<th>XXce</th>
<th>ALUop</th>
</tr>
</thead>
<tbody>
<tr>
<td>3CH</td>
<td>0</td>
<td>111111</td>
<td>0</td>
<td>11</td>
<td>0</td>
<td>01</td>
<td>0000</td>
</tr>
</tbody>
</table>
</div>
<p>在uprogram.txt中，将此微指令写入，格式如下</p>
<div class="table-container">
<table>
<thead>
<tr>
<th style="text-align:left">@3C   01111110110010000</th>
</tr>
</thead>
<tbody>
<tr>
<td style="text-align:left"></td>
</tr>
</tbody>
</table>
</div>
<ul>
<li>[x] 加法指令设计</li>
</ul>
<div class="table-container">
<table>
<thead>
<tr>
<th>微地址</th>
<th>BM</th>
<th>NA</th>
<th>D/S</th>
<th>XXoe</th>
<th>PSW</th>
<th>XXce</th>
<th>ALUop</th>
</tr>
</thead>
<tbody>
<tr>
<td>04H</td>
<td>0</td>
<td>000101</td>
<td>0</td>
<td>01</td>
<td>0</td>
<td>11</td>
<td>0000</td>
</tr>
<tr>
<td>05H</td>
<td>0</td>
<td>000110</td>
<td>1</td>
<td>01</td>
<td>1</td>
<td>10</td>
<td>0001</td>
</tr>
<tr>
<td>06H</td>
<td>0</td>
<td>111111</td>
<td>0</td>
<td>10</td>
<td>0</td>
<td>01</td>
<td>0000</td>
</tr>
</tbody>
</table>
</div>
<ul>
<li>[x] 减法指令设计</li>
</ul>
<div class="table-container">
<table>
<thead>
<tr>
<th>微地址</th>
<th>BM</th>
<th>NA</th>
<th>D/S</th>
<th>XXoe</th>
<th>PSW</th>
<th>XXce</th>
<th>ALUop</th>
</tr>
</thead>
<tbody>
<tr>
<td>08H</td>
<td>0</td>
<td>001001</td>
<td>0</td>
<td>01</td>
<td>0</td>
<td>11</td>
<td>0000</td>
</tr>
<tr>
<td>09H</td>
<td>0</td>
<td>001010</td>
<td>1</td>
<td>01</td>
<td>1</td>
<td>10</td>
<td>0010</td>
</tr>
<tr>
<td>0AH</td>
<td>0</td>
<td>111111</td>
<td>0</td>
<td>10</td>
<td>0</td>
<td>01</td>
<td>0000</td>
</tr>
</tbody>
</table>
</div>
<ul>
<li>[x] &amp;指令设计</li>
</ul>
<div class="table-container">
<table>
<thead>
<tr>
<th>微地址</th>
<th>BM</th>
<th>NA</th>
<th>D/S</th>
<th>XXoe</th>
<th>PSW</th>
<th>XXce</th>
<th>ALUop</th>
</tr>
</thead>
<tbody>
<tr>
<td>0CH</td>
<td>0</td>
<td>001101</td>
<td>0</td>
<td>01</td>
<td>0</td>
<td>11</td>
<td>0000</td>
</tr>
<tr>
<td>0DH</td>
<td>0</td>
<td>001110</td>
<td>1</td>
<td>01</td>
<td>1</td>
<td>10</td>
<td>0011</td>
</tr>
<tr>
<td>0EH</td>
<td>0</td>
<td>111111</td>
<td>0</td>
<td>10</td>
<td>0</td>
<td>01</td>
<td>0000</td>
</tr>
</tbody>
</table>
</div>
<ul>
<li>[x] OR指令设计</li>
</ul>
<div class="table-container">
<table>
<thead>
<tr>
<th>微地址</th>
<th>BM</th>
<th>NA</th>
<th>D/S</th>
<th>XXoe</th>
<th>PSW</th>
<th>XXce</th>
<th>ALUop</th>
</tr>
</thead>
<tbody>
<tr>
<td>10H</td>
<td>0</td>
<td>010001</td>
<td>0</td>
<td>01</td>
<td>0</td>
<td>11</td>
<td>0000</td>
</tr>
<tr>
<td>11H</td>
<td>0</td>
<td>010010</td>
<td>1</td>
<td>01</td>
<td>1</td>
<td>10</td>
<td>0100</td>
</tr>
<tr>
<td>12H</td>
<td>0</td>
<td>111111</td>
<td>0</td>
<td>10</td>
<td>0</td>
<td>01</td>
<td>0000</td>
</tr>
</tbody>
</table>
</div>
<ul>
<li>[x] XOR指令设计</li>
</ul>
<div class="table-container">
<table>
<thead>
<tr>
<th>微地址</th>
<th>BM</th>
<th>NA</th>
<th>D/S</th>
<th>XXoe</th>
<th>PSW</th>
<th>XXce</th>
<th>ALUop</th>
</tr>
</thead>
<tbody>
<tr>
<td>14H</td>
<td>0</td>
<td>010101</td>
<td>0</td>
<td>01</td>
<td>0</td>
<td>11</td>
<td>0000</td>
</tr>
<tr>
<td>15H</td>
<td>0</td>
<td>010110</td>
<td>1</td>
<td>01</td>
<td>1</td>
<td>10</td>
<td>0101</td>
</tr>
<tr>
<td>16H</td>
<td>0</td>
<td>111111</td>
<td>0</td>
<td>10</td>
<td>0</td>
<td>01</td>
<td>0000</td>
</tr>
</tbody>
</table>
</div>
<ul>
<li>[x] MOV指令</li>
</ul>
<div class="table-container">
<table>
<thead>
<tr>
<th>微地址</th>
<th>BM</th>
<th>NA</th>
<th>D/S</th>
<th>XXoe</th>
<th>PSW</th>
<th>XXce</th>
<th>ALUop</th>
</tr>
</thead>
<tbody>
<tr>
<td>00H</td>
<td>0</td>
<td>000001</td>
<td>1</td>
<td>01</td>
<td>0</td>
<td>11</td>
<td>0000</td>
</tr>
<tr>
<td>01H</td>
<td>0</td>
<td>000010</td>
<td>0</td>
<td>00</td>
<td>1</td>
<td>10</td>
<td>0000</td>
</tr>
<tr>
<td>02H</td>
<td>0</td>
<td>111111</td>
<td>0</td>
<td>10</td>
<td>0</td>
<td>01</td>
<td>0000</td>
</tr>
</tbody>
</table>
</div>
<ul>
<li>[x] 算数右移指令</li>
</ul>
<div class="table-container">
<table>
<thead>
<tr>
<th>微地址</th>
<th>BM</th>
<th>NA</th>
<th>D/S</th>
<th>XXoe</th>
<th>PSW</th>
<th>XXce</th>
<th>ALUop</th>
</tr>
</thead>
<tbody>
<tr>
<td>18H</td>
<td>0</td>
<td>011001</td>
<td>0</td>
<td>01</td>
<td>0</td>
<td>11</td>
<td>0000</td>
</tr>
<tr>
<td>19H</td>
<td>0</td>
<td>011010</td>
<td>0</td>
<td>00</td>
<td>1</td>
<td>10</td>
<td>0110</td>
</tr>
<tr>
<td>1AH</td>
<td>0</td>
<td>111111</td>
<td>0</td>
<td>10</td>
<td>0</td>
<td>01</td>
<td>0000</td>
</tr>
</tbody>
</table>
</div>
<ul>
<li>[x] 左移指令</li>
</ul>
<div class="table-container">
<table>
<thead>
<tr>
<th>微地址</th>
<th>BM</th>
<th>NA</th>
<th>D/S</th>
<th>XXoe</th>
<th>PSW</th>
<th>XXce</th>
<th>ALUop</th>
</tr>
</thead>
<tbody>
<tr>
<td>1CH</td>
<td>0</td>
<td>011101</td>
<td>0</td>
<td>01</td>
<td>0</td>
<td>11</td>
<td>0000</td>
</tr>
<tr>
<td>1DH</td>
<td>0</td>
<td>011110</td>
<td>0</td>
<td>00</td>
<td>1</td>
<td>10</td>
<td>0111</td>
</tr>
<tr>
<td>1EH</td>
<td>0</td>
<td>111111</td>
<td>0</td>
<td>10</td>
<td>0</td>
<td>01</td>
<td>0000</td>
</tr>
</tbody>
</table>
</div>
<ul>
<li>[x] 逻辑非指令</li>
</ul>
<div class="table-container">
<table>
<thead>
<tr>
<th>微地址</th>
<th>BM</th>
<th>NA</th>
<th>D/S</th>
<th>XXoe</th>
<th>PSW</th>
<th>XXce</th>
<th>ALUop</th>
</tr>
</thead>
<tbody>
<tr>
<td>20H</td>
<td>0</td>
<td>100001</td>
<td>0</td>
<td>01</td>
<td>0</td>
<td>11</td>
<td>0000</td>
</tr>
<tr>
<td>21H</td>
<td>0</td>
<td>100010</td>
<td>0</td>
<td>00</td>
<td>1</td>
<td>10</td>
<td>1000</td>
</tr>
<tr>
<td>22H</td>
<td>0</td>
<td>111111</td>
<td>0</td>
<td>10</td>
<td>0</td>
<td>01</td>
<td>0000</td>
</tr>
</tbody>
</table>
</div>
<ul>
<li>[x] 加1指令 </li>
</ul>
<div class="table-container">
<table>
<thead>
<tr>
<th>微地址</th>
<th>BM</th>
<th>NA</th>
<th>D/S</th>
<th>XXoe</th>
<th>PSW</th>
<th>XXce</th>
<th>ALUop</th>
</tr>
</thead>
<tbody>
<tr>
<td>24H</td>
<td>0</td>
<td>100101</td>
<td>0</td>
<td>01</td>
<td>0</td>
<td>11</td>
<td>0000</td>
</tr>
<tr>
<td>25H</td>
<td>0</td>
<td>100110</td>
<td>0</td>
<td>00</td>
<td>1</td>
<td>10</td>
<td>1001</td>
</tr>
<tr>
<td>26H</td>
<td>0</td>
<td>111111</td>
<td>0</td>
<td>10</td>
<td>0</td>
<td>01</td>
<td>0000</td>
</tr>
</tbody>
</table>
</div>
<ul>
<li>[x] 减1指令</li>
</ul>
<div class="table-container">
<table>
<thead>
<tr>
<th>微地址</th>
<th>BM</th>
<th>NA</th>
<th>D/S</th>
<th>XXoe</th>
<th>PSW</th>
<th>XXce</th>
<th>ALUop</th>
</tr>
</thead>
<tbody>
<tr>
<td>28H</td>
<td>0</td>
<td>101001</td>
<td>0</td>
<td>01</td>
<td>0</td>
<td>11</td>
<td>0000</td>
</tr>
<tr>
<td>29H</td>
<td>0</td>
<td>101010</td>
<td>0</td>
<td>00</td>
<td>1</td>
<td>10</td>
<td>1010</td>
</tr>
<tr>
<td>2AH</td>
<td>0</td>
<td>111111</td>
<td>0</td>
<td>10</td>
<td>0</td>
<td>01</td>
<td>0000</td>
</tr>
</tbody>
</table>
</div>
<ul>
<li>[x] 带进位加法</li>
</ul>
<div class="table-container">
<table>
<thead>
<tr>
<th>微地址</th>
<th>BM</th>
<th>NA</th>
<th>D/S</th>
<th>XXoe</th>
<th>PSW</th>
<th>XXce</th>
<th>ALUop</th>
</tr>
</thead>
<tbody>
<tr>
<td>2CH</td>
<td>0</td>
<td>101101</td>
<td>0</td>
<td>01</td>
<td>0</td>
<td>11</td>
<td>0000</td>
</tr>
<tr>
<td>2DH</td>
<td>0</td>
<td>101110</td>
<td>1</td>
<td>01</td>
<td>1</td>
<td>10</td>
<td>1011</td>
</tr>
<tr>
<td>2EH</td>
<td>0</td>
<td>111111</td>
<td>0</td>
<td>10</td>
<td>0</td>
<td>01</td>
<td>0000</td>
</tr>
</tbody>
</table>
</div>
<ul>
<li>[x] 带借位减法</li>
</ul>
<div class="table-container">
<table>
<thead>
<tr>
<th>微地址</th>
<th>BM</th>
<th>NA</th>
<th>D/S</th>
<th>XXoe</th>
<th>PSW</th>
<th>XXce</th>
<th>ALUop</th>
</tr>
</thead>
<tbody>
<tr>
<td>30H</td>
<td>0</td>
<td>110001</td>
<td>0</td>
<td>01</td>
<td>0</td>
<td>11</td>
<td>0000</td>
</tr>
<tr>
<td>31H</td>
<td>0</td>
<td>110010</td>
<td>1</td>
<td>01</td>
<td>1</td>
<td>10</td>
<td>1100</td>
</tr>
<tr>
<td>32H</td>
<td>0</td>
<td>111111</td>
<td>0</td>
<td>10</td>
<td>0</td>
<td>01</td>
<td>0000</td>
</tr>
</tbody>
</table>
</div>
<p>方案而与上述已给出的模块不同之处，仅在于uAR模块（微地址寄存器）</p>
<p>该方案应采用如下方法，供读者参考：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> uAR</span><br><span class="line">#(<span class="keyword">parameter</span> N = <span class="number">6</span>)</span><br><span class="line">(   <span class="keyword">output</span> <span class="keyword">reg</span> [N-<span class="number">1</span>:<span class="number">0</span>] oQ,</span><br><span class="line">    <span class="keyword">input</span> <span class="keyword">wire</span> [N-<span class="number">1</span>:<span class="number">0</span>] iD,</span><br><span class="line">    <span class="keyword">input</span> <span class="keyword">wire</span> Clk,</span><br><span class="line">    <span class="keyword">input</span> <span class="keyword">wire</span> Reset</span><br><span class="line">);</span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> Clk <span class="keyword">or</span> <span class="keyword">posedge</span> Reset)</span><br><span class="line"><span class="keyword">begin</span></span><br><span class="line">  <span class="keyword">if</span> (Reset)</span><br><span class="line">    oQ = &#123;N&#123;<span class="number">1&#x27;b1</span>&#125;&#125;;	</span><br><span class="line">  <span class="keyword">else</span></span><br><span class="line">    oQ = iD;</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<p></p><p class="codepen" data-height="265" data-theme-id="light" data-default-tab="js,result" data-user="moPsych" data-slug-hash="KKgQxWb" style="height: 265px; box-sizing: border-box; display: flex; align-items: center; justify-content: center; border: 2px solid; margin: 1em 0; padding: 1em;" data-pen-title="Snake Game">
  <span>See the Pen <a target="_blank" rel="noopener" href="https://codepen.io/moPsych/pen/KKgQxWb">
  Snake Game</a> by moPsych (<a target="_blank" rel="noopener" href="https://codepen.io/moPsych">@moPsych</a>)
  on <a target="_blank" rel="noopener" href="https://codepen.io">CodePen</a>.</span>
</p><p></p>
<script async src="https://static.codepen.io/assets/embed/ei.js"></script>

<p>er; justify-content: center; border: 2px solid; margin: 1em 0; padding: 1em;” data-pen-title=”Snake Game”&gt;<br>  <span>See the Pen <a target="_blank" rel="noopener" href="https://codepen.io/moPsych/pen/KKgQxWb"><br>  Snake Game</a> by moPsych (<a target="_blank" rel="noopener" href="https://codepen.io/moPsych">@moPsych</a>)<br>  on <a target="_blank" rel="noopener" href="https://codepen.io">CodePen</a>.</span><br>&lt;/p&gt;</p>
<script async src="https://static.codepen.io/assets/embed/ei.js"></script>


      
    </div>
    <footer class="article-footer">
      <a data-url="http://decodezoom.cn/2021/07/21/%E5%BE%AE%E7%A8%8B%E5%BA%8F%E6%8E%A7%E5%88%B6%E5%99%A8%EF%BC%88Verilog%20HDL%E8%99%9A%E6%8B%9F%E5%AE%9E%E9%AA%8C%EF%BC%89/" data-id="cl3mehq2d000588voh3jtb9na" data-title="微程序控制器" class="article-share-link">Share</a>
      
      
      
    </footer>
  </div>
  
    
<nav id="article-nav">
  
    <a href="/2021/12/10/%E8%BD%AF%E4%BB%B6%E5%B7%A5%E7%A8%8B%E7%AE%80%E7%AD%94%E9%A2%98/" id="article-nav-newer" class="article-nav-link-wrap">
      <strong class="article-nav-caption">Newer</strong>
      <div class="article-nav-title">
        
          软件工程简答题
        
      </div>
    </a>
  
  
    <a href="/2021/07/21/%E6%95%B0%E6%8D%AE%E5%BA%93%E7%AE%80%E5%8D%95%E7%AC%94%E8%AE%B0/" id="article-nav-older" class="article-nav-link-wrap">
      <strong class="article-nav-caption">Older</strong>
      <div class="article-nav-title">数据库笔记</div>
    </a>
  
</nav>

  
</article>



</section>
        
          <aside id="sidebar">
  
    

  
    

  
    
  
    
  <div class="widget-wrap">
    <h3 class="widget-title">Archives</h3>
    <div class="widget">
      <ul class="archive-list"><li class="archive-list-item"><a class="archive-list-link" href="/archives/2022/05/">May 2022</a></li><li class="archive-list-item"><a class="archive-list-link" href="/archives/2022/01/">January 2022</a></li><li class="archive-list-item"><a class="archive-list-link" href="/archives/2021/12/">December 2021</a></li><li class="archive-list-item"><a class="archive-list-link" href="/archives/2021/07/">July 2021</a></li></ul>
    </div>
  </div>


  
    
  <div class="widget-wrap">
    <h3 class="widget-title">Recent Posts</h3>
    <div class="widget">
      <ul>
        
          <li>
            <a href="/2022/05/24/%E8%AE%A1%E7%AE%97%E6%9C%BA%E5%9B%BE%E5%BD%A2%E5%AD%A6/">计算机图形学</a>
          </li>
        
          <li>
            <a href="/2022/01/02/%E6%B1%87%E7%BC%96/">汇编</a>
          </li>
        
          <li>
            <a href="/2021/12/28/java/">Java复习</a>
          </li>
        
          <li>
            <a href="/2021/12/25/suanfa/">算法设计与分析</a>
          </li>
        
          <li>
            <a href="/2021/12/10/%E8%BD%AF%E4%BB%B6%E5%B7%A5%E7%A8%8B%E5%AE%A2%E8%A7%82%E9%A2%98/">软件工程客观题</a>
          </li>
        
      </ul>
    </div>
  </div>

  

  <div style="font-size: 13px">
    <link rel="stylesheet" href="https://widget.heweather.net/standard/static/css/he-standard.css?v=1.4.0"><script src="https://widget.heweather.net/standard/static/js/he-standard.js?v=1.4.0"></script><script async="" src="//busuanzi.ibruce.info/busuanzi/2.3/busuanzi.pure.mini.js"></script>
    本站总访问量  <a id="busuanzi_value_site_pv"></a> 次<br>
    本站访客数<a id="busuanzi_value_site_uv"></a>人次
</div>

</aside>
        
      </div>
      <footer id="footer">
  
  <div class="outer">
    <div id="footer-info" class="inner">
      
      &copy; 2022 John Doe<br>
      Powered by <a href="https://hexo.io/" target="_blank">Hexo</a>
    </div>
  </div>

</footer>

    </div>
    <nav id="mobile-nav">
  
    <a href="/" class="mobile-nav-link">Home</a>
  
    <a href="/archives" class="mobile-nav-link">Archives</a>
  
</nav>
    


<script src="/js/jquery-3.4.1.min.js"></script>



  
<script src="/fancybox/jquery.fancybox.min.js"></script>




<script src="/js/script.js"></script>





  </div>
<script type="text/x-mathjax-config">
    MathJax.Hub.Config({
        tex2jax: {
            inlineMath: [ ["$","$"], ["\\(","\\)"] ],
            skipTags: ['script', 'noscript', 'style', 'textarea', 'pre', 'code'],
            processEscapes: true
        }
    });
    MathJax.Hub.Queue(function() {
        var all = MathJax.Hub.getAllJax();
        for (var i = 0; i < all.length; ++i)
            all[i].SourceElement().parentNode.className += ' has-jax';
    });
</script>
<script src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.1/MathJax.js?config=TeX-MML-AM_CHTML"></script>
</body>
</html>