# Mixed-signal PD Research Program
# WEEK 0
## Day 1: 
## Open source tool installation
### How to install EDA tools for IC design and simulations?

**Components of IC design flow (RTL2GDS):**
  1. Logic synthesis: Converts RTL netlist into synthesized gate level netlist.
     - Tool used : Yosys
     - Yosys not only takes RTL but also timing libs.
  ![image](https://user-images.githubusercontent.com/123575472/216769865-836318e9-893e-4fd1-8e8b-342ec6e895a0.png)

 
