# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../DMA_UART_2CH.srcs/sim_1/new/AXI4_Full_Slave.vhd" \
"../../../../DMA_UART_2CH.srcs/sim_1/new/AXI4_Full_Slave_IP.vhd" \
"../../../../DMA_UART_2CH.srcs/sources_1/new/AXI4_Lite_Slave.vhd" \
"../../../../DMA_UART_2CH.srcs/sources_1/new/AXI4_Lite_Slave_Driver.vhd" \
"../../../../DMA_UART_2CH.srcs/sources_1/new/AXI_ADDRESS_CONTROL_CHANNEL.vhd" \
"../../../../DMA_UART_2CH.srcs/sources_1/new/AXI_READ_DATA_CHANNEL.vhd" \
"../../../../DMA_UART_2CH.srcs/sources_1/new/AXI_WRITE_DATA_CHANNEL.vhd" \
"../../../../DMA_UART_2CH.srcs/sources_1/new/AXI_WRITE_RESPONSE_CHANNEL.vhd" \
"../../../../DMA_UART_2CH.srcs/sources_1/new/AXI_master_transaction.vhd" \
"../../../../DMA_UART_2CH.srcs/sources_1/new/DMA_ENGINE.vhd" \
"../../../../DMA_UART_2CH.srcs/sources_1/new/DMA_UART.vhd" \
"../../../../../../VHDL_lib/SIM/AXI4_Lite_Slave_Tester/axi4lite_master_pkg.vhd" \
"../../../../../../VHDL_lib/FIFO/FIFO.vhd" \
"../../../../../../VHDL_lib/UART/RTL/UART_INTERFACE.vhd" \
"../../../../../../VHDL_lib/UART/RTL/UART_RX.vhd" \
"../../../../../../VHDL_lib/UART/RTL/UART_RX_INTERFACE.vhd" \
"../../../../../../VHDL_lib/UART/RTL/UART_TX.vhd" \
"../../../../../../VHDL_lib/UART/RTL/UART_TX_INTERFACE.vhd" \
"../../../../DMA_UART_2CH.srcs/sources_1/new/fifo_manager.vhd" \
"../../../../DMA_UART_2CH.srcs/sim_1/new/DMA_UART_tb.vhd" \

# Do not sort compile order
nosort
