============================================================
  Generated by:           Genus(TM) Synthesis Solution 19.15-s090_1
  Generated on:           Apr 29 2023  04:23:30 pm
  Module:                 cv32e40x_core
  Operating conditions:   _nominal_ 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Summary
-------
-----------------------------------------------------------------------------------------
                   Category                    Number     %    Average Toggle Saving %   
-----------------------------------------------------------------------------------------
 Total Clock Gating Instances                     264  100.00                         -  
-----------------------------------------------------------------------------------------
 RC Clock Gating Instances                        264  100.00                     94.47  
 Non-RC Clock Gating Instances                      0    0.00                      0.00  
-----------------------------------------------------------------------------------------
 RC Gated Flip-flops                            13648   99.61                     97.05  
 Non-RC Gated Flip-flops                            0    0.00                      0.00  
-----------------------------------------------------------------------------------------
 Total Gated Flip-flops                         13648   99.61                         -  
 Total Ungated Flip-flops                          53    0.39                         -  
 Enable not found                                  27   50.94                         -  
 Enable signal is constant                          1    1.89                         -  
 Driven by a timing_model/Unresolved instance       1    1.89                         -  
 Register bank width too small                     24   45.28                         -  
-----------------------------------------------------------------------------------------
 Total Flip-flops                               13701  100.00                         -  
-----------------------------------------------------------------------------------------
Multibit Flip-flop Summary
--------------------------
-------------------------------------------------------
Width     Number     Bits     RC Gated     Ungated     
-------------------------------------------------------
1-bit     13701      13701    13648 (99.61%) 53 (0.39%)  
---------------------------------------------------------


