// Seed: 83042413
module module_0 #(
    parameter id_1  = 32'd91,
    parameter id_25 = 32'd80,
    parameter id_3  = 32'd56,
    parameter id_4  = 32'd73,
    parameter id_5  = 32'd62,
    parameter id_6  = 32'd70,
    parameter id_7  = 32'd96,
    parameter id_8  = 32'd81
) (
    _id_1,
    id_2
);
  output id_2;
  input _id_1;
  assign id_1 = 1;
  assign id_1 = 1;
  logic _id_3 = id_1;
  logic _id_4;
  assign id_4 = 1;
  logic _id_5;
  logic _id_6;
  assign id_3 = id_5;
  assign id_4 = 1 !== 1 - id_5[id_4 : id_5] || !id_1 || 1 || id_2 != 1;
  logic _id_7;
  assign id_4[1'b0] = 1 ? (id_6) : 1 ? id_5 : 1 < id_5;
  reg _id_8, id_9, id_10;
  assign id_9 = id_2[id_3[id_1 : 1'b0] : {1'b0, 1}];
  assign id_8 = id_10[id_8];
  logic id_11;
  logic id_12;
  assign id_5[id_7[{id_6[id_6[1 : id_6]], id_7[1 : 1]}]] = 1;
  string
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21,
      id_22,
      id_23,
      id_24,
      _id_25,
      id_26,
      id_27,
      id_28,
      id_29,
      id_30,
      id_31,
      id_32,
      id_33,
      id_34,
      id_35;
  type_46(
      1'b0, "", id_33
  );
  assign id_27 = id_14;
  type_47(
      1, id_19, 1'b0
  );
  logic id_36 (
      id_2,
      1'h0,
      id_3
  );
  always @(negedge id_27 == id_27[id_25 : 1]) begin
    id_4  <= (1);
    id_23 <= id_22[SystemTFIdentifier(1)];
    id_16 <= 1;
    #1 id_25 = 1'b0;
    id_6 <= 1'b0 ? id_7 : id_26;
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21
);
  input id_21;
  output id_20;
  input id_19;
  output id_18;
  output id_17;
  input id_16;
  output id_15;
  input id_14;
  output id_13;
  input id_12;
  output id_11;
  input id_10;
  input id_9;
  input id_8;
  output id_7;
  input id_6;
  output id_5;
  input id_4;
  output id_3;
  input id_2;
  input id_1;
  logic id_22;
  always @(posedge id_10(1'b0)) id_18 = id_2;
  logic id_23 = 'b0, id_24;
endmodule
