INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Vivado_fpga/PROJECTS/Finite_State_Machine_Traffic_Light/Finite_State_Machine_Traffic_Light.srcs/sources_1/new/traffic_light_fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module traffic_light_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Vivado_fpga/PROJECTS/Finite_State_Machine_Traffic_Light/Finite_State_Machine_Traffic_Light.srcs/sim_1/new/tb_traffic_light_fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_traffic_light_fsm
