-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity activation_accelerator_float_rms_norm2_Pipeline_sum_sq_blocks is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    x_0_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    x_0_ce0 : OUT STD_LOGIC;
    x_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_0_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    x_0_ce1 : OUT STD_LOGIC;
    x_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_1_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    x_1_ce0 : OUT STD_LOGIC;
    x_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_1_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    x_1_ce1 : OUT STD_LOGIC;
    x_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_2_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    x_2_ce0 : OUT STD_LOGIC;
    x_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_2_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    x_2_ce1 : OUT STD_LOGIC;
    x_2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_3_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    x_3_ce0 : OUT STD_LOGIC;
    x_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_3_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    x_3_ce1 : OUT STD_LOGIC;
    x_3_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_4_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    x_4_ce0 : OUT STD_LOGIC;
    x_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_4_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    x_4_ce1 : OUT STD_LOGIC;
    x_4_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_5_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    x_5_ce0 : OUT STD_LOGIC;
    x_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_5_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    x_5_ce1 : OUT STD_LOGIC;
    x_5_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_6_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    x_6_ce0 : OUT STD_LOGIC;
    x_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_6_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    x_6_ce1 : OUT STD_LOGIC;
    x_6_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_7_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    x_7_ce0 : OUT STD_LOGIC;
    x_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_7_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    x_7_ce1 : OUT STD_LOGIC;
    x_7_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_8_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    x_8_ce0 : OUT STD_LOGIC;
    x_8_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_8_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    x_8_ce1 : OUT STD_LOGIC;
    x_8_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_9_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    x_9_ce0 : OUT STD_LOGIC;
    x_9_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_9_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    x_9_ce1 : OUT STD_LOGIC;
    x_9_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_10_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    x_10_ce0 : OUT STD_LOGIC;
    x_10_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_10_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    x_10_ce1 : OUT STD_LOGIC;
    x_10_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_11_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    x_11_ce0 : OUT STD_LOGIC;
    x_11_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_11_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    x_11_ce1 : OUT STD_LOGIC;
    x_11_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_12_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    x_12_ce0 : OUT STD_LOGIC;
    x_12_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_12_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    x_12_ce1 : OUT STD_LOGIC;
    x_12_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_13_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    x_13_ce0 : OUT STD_LOGIC;
    x_13_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_13_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    x_13_ce1 : OUT STD_LOGIC;
    x_13_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_14_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    x_14_ce0 : OUT STD_LOGIC;
    x_14_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_14_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    x_14_ce1 : OUT STD_LOGIC;
    x_14_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_15_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    x_15_ce0 : OUT STD_LOGIC;
    x_15_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_15_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    x_15_ce1 : OUT STD_LOGIC;
    x_15_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    add34_3173_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    add34_3173_out_ap_vld : OUT STD_LOGIC;
    add34_3071_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    add34_3071_out_ap_vld : OUT STD_LOGIC;
    add34_2969_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    add34_2969_out_ap_vld : OUT STD_LOGIC;
    add34_2867_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    add34_2867_out_ap_vld : OUT STD_LOGIC;
    add34_2765_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    add34_2765_out_ap_vld : OUT STD_LOGIC;
    add34_2663_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    add34_2663_out_ap_vld : OUT STD_LOGIC;
    add34_2561_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    add34_2561_out_ap_vld : OUT STD_LOGIC;
    add34_2459_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    add34_2459_out_ap_vld : OUT STD_LOGIC;
    add34_2357_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    add34_2357_out_ap_vld : OUT STD_LOGIC;
    add34_2255_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    add34_2255_out_ap_vld : OUT STD_LOGIC;
    add34_2153_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    add34_2153_out_ap_vld : OUT STD_LOGIC;
    add34_2051_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    add34_2051_out_ap_vld : OUT STD_LOGIC;
    add34_1949_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    add34_1949_out_ap_vld : OUT STD_LOGIC;
    add34_1847_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    add34_1847_out_ap_vld : OUT STD_LOGIC;
    add34_1745_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    add34_1745_out_ap_vld : OUT STD_LOGIC;
    add34_1643_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    add34_1643_out_ap_vld : OUT STD_LOGIC;
    add34_1541_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    add34_1541_out_ap_vld : OUT STD_LOGIC;
    add34_1439_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    add34_1439_out_ap_vld : OUT STD_LOGIC;
    add34_1337_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    add34_1337_out_ap_vld : OUT STD_LOGIC;
    add34_1235_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    add34_1235_out_ap_vld : OUT STD_LOGIC;
    add34_1133_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    add34_1133_out_ap_vld : OUT STD_LOGIC;
    add34_1031_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    add34_1031_out_ap_vld : OUT STD_LOGIC;
    add34_929_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    add34_929_out_ap_vld : OUT STD_LOGIC;
    add34_827_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    add34_827_out_ap_vld : OUT STD_LOGIC;
    add34_725_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    add34_725_out_ap_vld : OUT STD_LOGIC;
    add34_623_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    add34_623_out_ap_vld : OUT STD_LOGIC;
    add34_521_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    add34_521_out_ap_vld : OUT STD_LOGIC;
    add34_419_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    add34_419_out_ap_vld : OUT STD_LOGIC;
    add34_317_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    add34_317_out_ap_vld : OUT STD_LOGIC;
    add34_215_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    add34_215_out_ap_vld : OUT STD_LOGIC;
    add34_113_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    add34_113_out_ap_vld : OUT STD_LOGIC;
    add3411_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    add3411_out_ap_vld : OUT STD_LOGIC;
    grp_fu_343_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_343_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_343_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
    grp_fu_343_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_343_p_ce : OUT STD_LOGIC );
end;


architecture behav of activation_accelerator_float_rms_norm2_Pipeline_sum_sq_blocks is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_ST_fsm_pp0_stage2 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv16_C000 : STD_LOGIC_VECTOR (15 downto 0) := "1100000000000000";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv12_1 : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    constant ap_const_lv16_20 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000100000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (2 downto 0) := "001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage2 : signal is "none";
    signal ap_block_state3_pp0_stage2_iter0 : BOOLEAN;
    signal ap_block_state6_pp0_stage2_iter1 : BOOLEAN;
    signal ap_block_state9_pp0_stage2_iter2 : BOOLEAN;
    signal ap_block_pp0_stage2_subdone : BOOLEAN;
    signal icmp_ln230_reg_1900 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage2 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal icmp_ln230_fu_1148_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln230_reg_1900_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln230_reg_1900_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_0_load_reg_2064 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_state2_pp0_stage1_iter0 : BOOLEAN;
    signal ap_block_state5_pp0_stage1_iter1 : BOOLEAN;
    signal ap_block_state8_pp0_stage1_iter2 : BOOLEAN;
    signal ap_block_state11_pp0_stage1_iter3 : BOOLEAN;
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal x_1_load_reg_2070 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_2_load_reg_2076 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_3_load_reg_2082 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_4_load_reg_2088 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_5_load_reg_2094 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_6_load_reg_2100 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_7_load_reg_2106 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_8_load_reg_2112 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_9_load_reg_2118 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_10_load_reg_2124 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_11_load_reg_2130 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_12_load_reg_2136 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_13_load_reg_2142 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_14_load_reg_2148 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_15_load_reg_2154 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_0_load_4_reg_2160 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_1_load_4_reg_2166 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_2_load_4_reg_2172 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_3_load_4_reg_2178 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_4_load_4_reg_2184 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_5_load_4_reg_2190 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_6_load_4_reg_2196 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_7_load_4_reg_2202 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_8_load_4_reg_2208 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_9_load_4_reg_2214 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_10_load_4_reg_2220 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_11_load_4_reg_2226 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_12_load_4_reg_2232 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_13_load_4_reg_2238 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_14_load_4_reg_2244 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_15_load_4_reg_2250 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_936_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_reg_2256 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_940_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_1_reg_2261 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_944_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_2_reg_2266 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_948_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_3_reg_2271 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_952_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_4_reg_2276 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_956_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_5_reg_2281 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_960_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_6_reg_2286 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_964_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_7_reg_2291 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_968_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_8_reg_2296 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_972_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_9_reg_2301 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_976_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_s_reg_2306 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage2_11001 : BOOLEAN;
    signal mul_10_reg_2366 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_11_reg_2371 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_12_reg_2376 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_13_reg_2381 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_14_reg_2386 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_15_reg_2391 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_16_reg_2396 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_17_reg_2401 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_18_reg_2406 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_19_reg_2411 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_20_reg_2416 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_21_reg_2476 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_22_reg_2481 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_23_reg_2486 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_24_reg_2491 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_25_reg_2496 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_26_reg_2501 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_27_reg_2506 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_28_reg_2511 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_29_reg_2516 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_30_reg_2521 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal zext_ln240_fu_1164_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal zext_ln240_1_fu_1190_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add3411_fu_132 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_888_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_add3411_load : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage2 : BOOLEAN;
    signal ap_loop_init : STD_LOGIC;
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal add34_113_fu_136 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_add34_113_load : STD_LOGIC_VECTOR (31 downto 0);
    signal add34_215_fu_140 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_896_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_add34_215_load : STD_LOGIC_VECTOR (31 downto 0);
    signal add34_317_fu_144 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_900_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_add34_317_load : STD_LOGIC_VECTOR (31 downto 0);
    signal add34_419_fu_148 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_904_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_add34_419_load : STD_LOGIC_VECTOR (31 downto 0);
    signal add34_521_fu_152 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_908_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_add34_521_load : STD_LOGIC_VECTOR (31 downto 0);
    signal add34_623_fu_156 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_912_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_add34_623_load : STD_LOGIC_VECTOR (31 downto 0);
    signal add34_725_fu_160 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_916_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_add34_725_load : STD_LOGIC_VECTOR (31 downto 0);
    signal add34_827_fu_164 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_920_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_add34_827_load : STD_LOGIC_VECTOR (31 downto 0);
    signal add34_929_fu_168 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_924_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_add34_929_load : STD_LOGIC_VECTOR (31 downto 0);
    signal add34_1031_fu_172 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_928_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_add34_1031_load : STD_LOGIC_VECTOR (31 downto 0);
    signal add34_1133_fu_176 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_add34_1133_load : STD_LOGIC_VECTOR (31 downto 0);
    signal add34_1235_fu_180 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_add34_1235_load : STD_LOGIC_VECTOR (31 downto 0);
    signal add34_1337_fu_184 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_add34_1337_load : STD_LOGIC_VECTOR (31 downto 0);
    signal add34_1439_fu_188 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_add34_1439_load : STD_LOGIC_VECTOR (31 downto 0);
    signal add34_1541_fu_192 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_add34_1541_load : STD_LOGIC_VECTOR (31 downto 0);
    signal add34_1643_fu_196 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_add34_1643_load : STD_LOGIC_VECTOR (31 downto 0);
    signal add34_1745_fu_200 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_add34_1745_load : STD_LOGIC_VECTOR (31 downto 0);
    signal add34_1847_fu_204 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_add34_1847_load : STD_LOGIC_VECTOR (31 downto 0);
    signal add34_1949_fu_208 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_add34_1949_load : STD_LOGIC_VECTOR (31 downto 0);
    signal add34_2051_fu_212 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_add34_2051_load : STD_LOGIC_VECTOR (31 downto 0);
    signal add34_2153_fu_216 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_932_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_add34_2153_load : STD_LOGIC_VECTOR (31 downto 0);
    signal add34_2255_fu_220 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_add34_2255_load : STD_LOGIC_VECTOR (31 downto 0);
    signal add34_2357_fu_224 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_add34_2357_load : STD_LOGIC_VECTOR (31 downto 0);
    signal add34_2459_fu_228 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_add34_2459_load : STD_LOGIC_VECTOR (31 downto 0);
    signal add34_2561_fu_232 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_add34_2561_load : STD_LOGIC_VECTOR (31 downto 0);
    signal add34_2663_fu_236 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_add34_2663_load : STD_LOGIC_VECTOR (31 downto 0);
    signal add34_2765_fu_240 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_add34_2765_load : STD_LOGIC_VECTOR (31 downto 0);
    signal add34_2867_fu_244 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_add34_2867_load : STD_LOGIC_VECTOR (31 downto 0);
    signal add34_2969_fu_248 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_add34_2969_load : STD_LOGIC_VECTOR (31 downto 0);
    signal add34_3071_fu_252 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_add34_3071_load : STD_LOGIC_VECTOR (31 downto 0);
    signal add34_3173_fu_256 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_add34_3173_load : STD_LOGIC_VECTOR (31 downto 0);
    signal idx_fu_260 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln230_fu_1210_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_sig_allocacmp_i : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage1_01001 : BOOLEAN;
    signal grp_fu_892_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_892_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_896_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_896_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_900_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_900_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_904_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_904_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_908_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_908_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_912_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_912_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_916_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_916_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_920_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_920_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_924_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_924_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_928_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_928_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_936_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_936_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_940_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_940_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_944_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_944_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_948_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_948_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_952_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_952_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_956_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_956_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_960_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_960_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_964_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_964_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_968_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_968_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_972_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_972_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_976_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_976_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal lshr_ln_fu_1154_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln240_fu_1184_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_condition_exit_pp0_iter2_stage1 : STD_LOGIC;
    signal ap_idle_pp0_0to1 : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_idle_pp0_1to3 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_block_pp0_stage2_00001 : BOOLEAN;
    signal ap_block_pp0_stage0_00001 : BOOLEAN;
    signal ap_block_pp0_stage1_00001 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component activation_accelerator_fadd_32ns_32ns_32_4_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component activation_accelerator_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    fadd_32ns_32ns_32_4_no_dsp_1_U368 : component activation_accelerator_fadd_32ns_32ns_32_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_sig_allocacmp_add3411_load,
        din1 => mul_reg_2256,
        ce => ap_const_logic_1,
        dout => grp_fu_888_p2);

    fadd_32ns_32ns_32_4_full_dsp_1_U370 : component activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_896_p0,
        din1 => grp_fu_896_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_896_p2);

    fadd_32ns_32ns_32_4_full_dsp_1_U371 : component activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_900_p0,
        din1 => grp_fu_900_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_900_p2);

    fadd_32ns_32ns_32_4_full_dsp_1_U372 : component activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_904_p0,
        din1 => grp_fu_904_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_904_p2);

    fadd_32ns_32ns_32_4_full_dsp_1_U373 : component activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_908_p0,
        din1 => grp_fu_908_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_908_p2);

    fadd_32ns_32ns_32_4_full_dsp_1_U374 : component activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_912_p0,
        din1 => grp_fu_912_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_912_p2);

    fadd_32ns_32ns_32_4_full_dsp_1_U375 : component activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_916_p0,
        din1 => grp_fu_916_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_916_p2);

    fadd_32ns_32ns_32_4_full_dsp_1_U376 : component activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_920_p0,
        din1 => grp_fu_920_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_920_p2);

    fadd_32ns_32ns_32_4_full_dsp_1_U377 : component activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_924_p0,
        din1 => grp_fu_924_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_924_p2);

    fadd_32ns_32ns_32_4_full_dsp_1_U378 : component activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_928_p0,
        din1 => grp_fu_928_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_928_p2);

    fadd_32ns_32ns_32_4_full_dsp_1_U379 : component activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_sig_allocacmp_add34_2153_load,
        din1 => mul_20_reg_2416,
        ce => ap_const_logic_1,
        dout => grp_fu_932_p2);

    fmul_32ns_32ns_32_3_max_dsp_1_U380 : component activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_936_p0,
        din1 => grp_fu_936_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_936_p2);

    fmul_32ns_32ns_32_3_max_dsp_1_U381 : component activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_940_p0,
        din1 => grp_fu_940_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_940_p2);

    fmul_32ns_32ns_32_3_max_dsp_1_U382 : component activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_944_p0,
        din1 => grp_fu_944_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_944_p2);

    fmul_32ns_32ns_32_3_max_dsp_1_U383 : component activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_948_p0,
        din1 => grp_fu_948_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_948_p2);

    fmul_32ns_32ns_32_3_max_dsp_1_U384 : component activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_952_p0,
        din1 => grp_fu_952_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_952_p2);

    fmul_32ns_32ns_32_3_max_dsp_1_U385 : component activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_956_p0,
        din1 => grp_fu_956_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_956_p2);

    fmul_32ns_32ns_32_3_max_dsp_1_U386 : component activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_960_p0,
        din1 => grp_fu_960_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_960_p2);

    fmul_32ns_32ns_32_3_max_dsp_1_U387 : component activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_964_p0,
        din1 => grp_fu_964_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_964_p2);

    fmul_32ns_32ns_32_3_max_dsp_1_U388 : component activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_968_p0,
        din1 => grp_fu_968_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_968_p2);

    fmul_32ns_32ns_32_3_max_dsp_1_U389 : component activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_972_p0,
        din1 => grp_fu_972_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_972_p2);

    fmul_32ns_32ns_32_3_max_dsp_1_U390 : component activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_976_p0,
        din1 => grp_fu_976_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_976_p2);

    flow_control_loop_pipe_sequential_init_U : component activation_accelerator_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage2,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_loop_exit_ready_pp0_iter2_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage2)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    add3411_fu_132_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                add3411_fu_132 <= ap_const_lv32_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                add3411_fu_132 <= grp_fu_888_p2;
            end if; 
        end if;
    end process;

    add34_1031_fu_172_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                add34_1031_fu_172 <= ap_const_lv32_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                add34_1031_fu_172 <= grp_fu_928_p2;
            end if; 
        end if;
    end process;

    add34_1133_fu_176_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    add34_1133_fu_176 <= ap_const_lv32_0;
                elsif ((ap_enable_reg_pp0_iter3 = ap_const_logic_1)) then 
                    add34_1133_fu_176 <= grp_fu_343_p_dout0;
                end if;
            end if; 
        end if;
    end process;

    add34_113_fu_136_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                add34_113_fu_136 <= ap_const_lv32_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                add34_113_fu_136 <= grp_fu_343_p_dout0;
            end if; 
        end if;
    end process;

    add34_1235_fu_180_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    add34_1235_fu_180 <= ap_const_lv32_0;
                elsif ((ap_enable_reg_pp0_iter3 = ap_const_logic_1)) then 
                    add34_1235_fu_180 <= grp_fu_896_p2;
                end if;
            end if; 
        end if;
    end process;

    add34_1337_fu_184_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    add34_1337_fu_184 <= ap_const_lv32_0;
                elsif ((ap_enable_reg_pp0_iter3 = ap_const_logic_1)) then 
                    add34_1337_fu_184 <= grp_fu_900_p2;
                end if;
            end if; 
        end if;
    end process;

    add34_1439_fu_188_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    add34_1439_fu_188 <= ap_const_lv32_0;
                elsif ((ap_enable_reg_pp0_iter3 = ap_const_logic_1)) then 
                    add34_1439_fu_188 <= grp_fu_904_p2;
                end if;
            end if; 
        end if;
    end process;

    add34_1541_fu_192_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    add34_1541_fu_192 <= ap_const_lv32_0;
                elsif ((ap_enable_reg_pp0_iter3 = ap_const_logic_1)) then 
                    add34_1541_fu_192 <= grp_fu_908_p2;
                end if;
            end if; 
        end if;
    end process;

    add34_1643_fu_196_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    add34_1643_fu_196 <= ap_const_lv32_0;
                elsif ((ap_enable_reg_pp0_iter3 = ap_const_logic_1)) then 
                    add34_1643_fu_196 <= grp_fu_912_p2;
                end if;
            end if; 
        end if;
    end process;

    add34_1745_fu_200_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    add34_1745_fu_200 <= ap_const_lv32_0;
                elsif ((ap_enable_reg_pp0_iter3 = ap_const_logic_1)) then 
                    add34_1745_fu_200 <= grp_fu_916_p2;
                end if;
            end if; 
        end if;
    end process;

    add34_1847_fu_204_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    add34_1847_fu_204 <= ap_const_lv32_0;
                elsif ((ap_enable_reg_pp0_iter3 = ap_const_logic_1)) then 
                    add34_1847_fu_204 <= grp_fu_920_p2;
                end if;
            end if; 
        end if;
    end process;

    add34_1949_fu_208_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    add34_1949_fu_208 <= ap_const_lv32_0;
                elsif ((ap_enable_reg_pp0_iter3 = ap_const_logic_1)) then 
                    add34_1949_fu_208 <= grp_fu_924_p2;
                end if;
            end if; 
        end if;
    end process;

    add34_2051_fu_212_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    add34_2051_fu_212 <= ap_const_lv32_0;
                elsif ((ap_enable_reg_pp0_iter3 = ap_const_logic_1)) then 
                    add34_2051_fu_212 <= grp_fu_928_p2;
                end if;
            end if; 
        end if;
    end process;

    add34_2153_fu_216_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    add34_2153_fu_216 <= ap_const_lv32_0;
                elsif ((ap_enable_reg_pp0_iter3 = ap_const_logic_1)) then 
                    add34_2153_fu_216 <= grp_fu_932_p2;
                end if;
            end if; 
        end if;
    end process;

    add34_215_fu_140_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                add34_215_fu_140 <= ap_const_lv32_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                add34_215_fu_140 <= grp_fu_896_p2;
            end if; 
        end if;
    end process;

    add34_2255_fu_220_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                add34_2255_fu_220 <= ap_const_lv32_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                add34_2255_fu_220 <= grp_fu_343_p_dout0;
            end if; 
        end if;
    end process;

    add34_2357_fu_224_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                add34_2357_fu_224 <= ap_const_lv32_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                add34_2357_fu_224 <= grp_fu_896_p2;
            end if; 
        end if;
    end process;

    add34_2459_fu_228_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                add34_2459_fu_228 <= ap_const_lv32_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                add34_2459_fu_228 <= grp_fu_900_p2;
            end if; 
        end if;
    end process;

    add34_2561_fu_232_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                add34_2561_fu_232 <= ap_const_lv32_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                add34_2561_fu_232 <= grp_fu_904_p2;
            end if; 
        end if;
    end process;

    add34_2663_fu_236_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                add34_2663_fu_236 <= ap_const_lv32_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                add34_2663_fu_236 <= grp_fu_908_p2;
            end if; 
        end if;
    end process;

    add34_2765_fu_240_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                add34_2765_fu_240 <= ap_const_lv32_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                add34_2765_fu_240 <= grp_fu_912_p2;
            end if; 
        end if;
    end process;

    add34_2867_fu_244_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                add34_2867_fu_244 <= ap_const_lv32_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                add34_2867_fu_244 <= grp_fu_916_p2;
            end if; 
        end if;
    end process;

    add34_2969_fu_248_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                add34_2969_fu_248 <= ap_const_lv32_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                add34_2969_fu_248 <= grp_fu_920_p2;
            end if; 
        end if;
    end process;

    add34_3071_fu_252_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                add34_3071_fu_252 <= ap_const_lv32_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                add34_3071_fu_252 <= grp_fu_924_p2;
            end if; 
        end if;
    end process;

    add34_3173_fu_256_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                add34_3173_fu_256 <= ap_const_lv32_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                add34_3173_fu_256 <= grp_fu_928_p2;
            end if; 
        end if;
    end process;

    add34_317_fu_144_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                add34_317_fu_144 <= ap_const_lv32_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                add34_317_fu_144 <= grp_fu_900_p2;
            end if; 
        end if;
    end process;

    add34_419_fu_148_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                add34_419_fu_148 <= ap_const_lv32_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                add34_419_fu_148 <= grp_fu_904_p2;
            end if; 
        end if;
    end process;

    add34_521_fu_152_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                add34_521_fu_152 <= ap_const_lv32_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                add34_521_fu_152 <= grp_fu_908_p2;
            end if; 
        end if;
    end process;

    add34_623_fu_156_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                add34_623_fu_156 <= ap_const_lv32_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                add34_623_fu_156 <= grp_fu_912_p2;
            end if; 
        end if;
    end process;

    add34_725_fu_160_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                add34_725_fu_160 <= ap_const_lv32_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                add34_725_fu_160 <= grp_fu_916_p2;
            end if; 
        end if;
    end process;

    add34_827_fu_164_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                add34_827_fu_164 <= ap_const_lv32_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                add34_827_fu_164 <= grp_fu_920_p2;
            end if; 
        end if;
    end process;

    add34_929_fu_168_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                add34_929_fu_168 <= ap_const_lv32_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                add34_929_fu_168 <= grp_fu_924_p2;
            end if; 
        end if;
    end process;

    ap_loop_exit_ready_pp0_iter1_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_condition_exit_pp0_iter2_stage1) and (ap_idle_pp0_0to1 = ap_const_logic_1))) then 
                ap_loop_exit_ready_pp0_iter1_reg <= ap_const_logic_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
            end if; 
        end if;
    end process;

    ap_loop_exit_ready_pp0_iter2_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_condition_exit_pp0_iter2_stage1) and (ap_idle_pp0_0to1 = ap_const_logic_1))) then 
                ap_loop_exit_ready_pp0_iter2_reg <= ap_const_logic_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
            end if; 
        end if;
    end process;

    idx_fu_260_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln230_fu_1148_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    idx_fu_260 <= add_ln230_fu_1210_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    idx_fu_260 <= ap_const_lv16_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln230_reg_1900 <= icmp_ln230_fu_1148_p2;
                icmp_ln230_reg_1900_pp0_iter1_reg <= icmp_ln230_reg_1900;
                icmp_ln230_reg_1900_pp0_iter2_reg <= icmp_ln230_reg_1900_pp0_iter1_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                mul_10_reg_2366 <= grp_fu_936_p2;
                mul_11_reg_2371 <= grp_fu_940_p2;
                mul_12_reg_2376 <= grp_fu_944_p2;
                mul_13_reg_2381 <= grp_fu_948_p2;
                mul_14_reg_2386 <= grp_fu_952_p2;
                mul_15_reg_2391 <= grp_fu_956_p2;
                mul_16_reg_2396 <= grp_fu_960_p2;
                mul_17_reg_2401 <= grp_fu_964_p2;
                mul_18_reg_2406 <= grp_fu_968_p2;
                mul_19_reg_2411 <= grp_fu_972_p2;
                mul_20_reg_2416 <= grp_fu_976_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                mul_1_reg_2261 <= grp_fu_940_p2;
                mul_2_reg_2266 <= grp_fu_944_p2;
                mul_3_reg_2271 <= grp_fu_948_p2;
                mul_4_reg_2276 <= grp_fu_952_p2;
                mul_5_reg_2281 <= grp_fu_956_p2;
                mul_6_reg_2286 <= grp_fu_960_p2;
                mul_7_reg_2291 <= grp_fu_964_p2;
                mul_8_reg_2296 <= grp_fu_968_p2;
                mul_9_reg_2301 <= grp_fu_972_p2;
                mul_reg_2256 <= grp_fu_936_p2;
                mul_s_reg_2306 <= grp_fu_976_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                mul_21_reg_2476 <= grp_fu_936_p2;
                mul_22_reg_2481 <= grp_fu_940_p2;
                mul_23_reg_2486 <= grp_fu_944_p2;
                mul_24_reg_2491 <= grp_fu_948_p2;
                mul_25_reg_2496 <= grp_fu_952_p2;
                mul_26_reg_2501 <= grp_fu_956_p2;
                mul_27_reg_2506 <= grp_fu_960_p2;
                mul_28_reg_2511 <= grp_fu_964_p2;
                mul_29_reg_2516 <= grp_fu_968_p2;
                mul_30_reg_2521 <= grp_fu_972_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln230_reg_1900 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                x_0_load_4_reg_2160 <= x_0_q0;
                x_0_load_reg_2064 <= x_0_q1;
                x_10_load_4_reg_2220 <= x_10_q0;
                x_10_load_reg_2124 <= x_10_q1;
                x_11_load_4_reg_2226 <= x_11_q0;
                x_11_load_reg_2130 <= x_11_q1;
                x_12_load_4_reg_2232 <= x_12_q0;
                x_12_load_reg_2136 <= x_12_q1;
                x_13_load_4_reg_2238 <= x_13_q0;
                x_13_load_reg_2142 <= x_13_q1;
                x_14_load_4_reg_2244 <= x_14_q0;
                x_14_load_reg_2148 <= x_14_q1;
                x_15_load_4_reg_2250 <= x_15_q0;
                x_15_load_reg_2154 <= x_15_q1;
                x_1_load_4_reg_2166 <= x_1_q0;
                x_1_load_reg_2070 <= x_1_q1;
                x_2_load_4_reg_2172 <= x_2_q0;
                x_2_load_reg_2076 <= x_2_q1;
                x_3_load_4_reg_2178 <= x_3_q0;
                x_3_load_reg_2082 <= x_3_q1;
                x_4_load_4_reg_2184 <= x_4_q0;
                x_4_load_reg_2088 <= x_4_q1;
                x_5_load_4_reg_2190 <= x_5_q0;
                x_5_load_reg_2094 <= x_5_q1;
                x_6_load_4_reg_2196 <= x_6_q0;
                x_6_load_reg_2100 <= x_6_q1;
                x_7_load_4_reg_2202 <= x_7_q0;
                x_7_load_reg_2106 <= x_7_q1;
                x_8_load_4_reg_2208 <= x_8_q0;
                x_8_load_reg_2112 <= x_8_q1;
                x_9_load_4_reg_2214 <= x_9_q0;
                x_9_load_reg_2118 <= x_9_q1;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage2_subdone, ap_block_pp0_stage1_subdone, ap_condition_exit_pp0_iter2_stage1, ap_idle_pp0_0to1, ap_block_pp0_stage0_subdone, ap_idle_pp0_1to3, ap_start_int)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_start_int = ap_const_logic_0) and (ap_idle_pp0_1to3 = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if (((ap_const_logic_1 = ap_condition_exit_pp0_iter2_stage1) and (ap_idle_pp0_0to1 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_pp0_stage2 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                end if;
            when others =>  
                ap_NS_fsm <= "XXX";
        end case;
    end process;
    add3411_out <= add3411_fu_132;

    add3411_out_ap_vld_assign_proc : process(icmp_ln230_reg_1900_pp0_iter2_reg, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln230_reg_1900_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            add3411_out_ap_vld <= ap_const_logic_1;
        else 
            add3411_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    add34_1031_out <= add34_1031_fu_172;

    add34_1031_out_ap_vld_assign_proc : process(icmp_ln230_reg_1900_pp0_iter2_reg, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln230_reg_1900_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            add34_1031_out_ap_vld <= ap_const_logic_1;
        else 
            add34_1031_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    add34_1133_out <= add34_1133_fu_176;

    add34_1133_out_ap_vld_assign_proc : process(icmp_ln230_reg_1900_pp0_iter2_reg, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln230_reg_1900_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            add34_1133_out_ap_vld <= ap_const_logic_1;
        else 
            add34_1133_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    add34_113_out <= add34_113_fu_136;

    add34_113_out_ap_vld_assign_proc : process(icmp_ln230_reg_1900_pp0_iter2_reg, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln230_reg_1900_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            add34_113_out_ap_vld <= ap_const_logic_1;
        else 
            add34_113_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    add34_1235_out <= add34_1235_fu_180;

    add34_1235_out_ap_vld_assign_proc : process(icmp_ln230_reg_1900_pp0_iter2_reg, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln230_reg_1900_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            add34_1235_out_ap_vld <= ap_const_logic_1;
        else 
            add34_1235_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    add34_1337_out <= add34_1337_fu_184;

    add34_1337_out_ap_vld_assign_proc : process(icmp_ln230_reg_1900_pp0_iter2_reg, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln230_reg_1900_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            add34_1337_out_ap_vld <= ap_const_logic_1;
        else 
            add34_1337_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    add34_1439_out <= add34_1439_fu_188;

    add34_1439_out_ap_vld_assign_proc : process(icmp_ln230_reg_1900_pp0_iter2_reg, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln230_reg_1900_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            add34_1439_out_ap_vld <= ap_const_logic_1;
        else 
            add34_1439_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    add34_1541_out <= add34_1541_fu_192;

    add34_1541_out_ap_vld_assign_proc : process(icmp_ln230_reg_1900_pp0_iter2_reg, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln230_reg_1900_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            add34_1541_out_ap_vld <= ap_const_logic_1;
        else 
            add34_1541_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    add34_1643_out <= add34_1643_fu_196;

    add34_1643_out_ap_vld_assign_proc : process(icmp_ln230_reg_1900_pp0_iter2_reg, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln230_reg_1900_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            add34_1643_out_ap_vld <= ap_const_logic_1;
        else 
            add34_1643_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    add34_1745_out <= add34_1745_fu_200;

    add34_1745_out_ap_vld_assign_proc : process(icmp_ln230_reg_1900_pp0_iter2_reg, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln230_reg_1900_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            add34_1745_out_ap_vld <= ap_const_logic_1;
        else 
            add34_1745_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    add34_1847_out <= add34_1847_fu_204;

    add34_1847_out_ap_vld_assign_proc : process(icmp_ln230_reg_1900_pp0_iter2_reg, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln230_reg_1900_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            add34_1847_out_ap_vld <= ap_const_logic_1;
        else 
            add34_1847_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    add34_1949_out <= add34_1949_fu_208;

    add34_1949_out_ap_vld_assign_proc : process(icmp_ln230_reg_1900_pp0_iter2_reg, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln230_reg_1900_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            add34_1949_out_ap_vld <= ap_const_logic_1;
        else 
            add34_1949_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    add34_2051_out <= add34_2051_fu_212;

    add34_2051_out_ap_vld_assign_proc : process(icmp_ln230_reg_1900_pp0_iter2_reg, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln230_reg_1900_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            add34_2051_out_ap_vld <= ap_const_logic_1;
        else 
            add34_2051_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    add34_2153_out <= add34_2153_fu_216;

    add34_2153_out_ap_vld_assign_proc : process(icmp_ln230_reg_1900_pp0_iter2_reg, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln230_reg_1900_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            add34_2153_out_ap_vld <= ap_const_logic_1;
        else 
            add34_2153_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    add34_215_out <= add34_215_fu_140;

    add34_215_out_ap_vld_assign_proc : process(icmp_ln230_reg_1900_pp0_iter2_reg, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln230_reg_1900_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            add34_215_out_ap_vld <= ap_const_logic_1;
        else 
            add34_215_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    add34_2255_out <= add34_2255_fu_220;

    add34_2255_out_ap_vld_assign_proc : process(icmp_ln230_reg_1900_pp0_iter2_reg, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln230_reg_1900_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            add34_2255_out_ap_vld <= ap_const_logic_1;
        else 
            add34_2255_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    add34_2357_out <= add34_2357_fu_224;

    add34_2357_out_ap_vld_assign_proc : process(icmp_ln230_reg_1900_pp0_iter2_reg, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln230_reg_1900_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            add34_2357_out_ap_vld <= ap_const_logic_1;
        else 
            add34_2357_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    add34_2459_out <= add34_2459_fu_228;

    add34_2459_out_ap_vld_assign_proc : process(icmp_ln230_reg_1900_pp0_iter2_reg, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln230_reg_1900_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            add34_2459_out_ap_vld <= ap_const_logic_1;
        else 
            add34_2459_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    add34_2561_out <= add34_2561_fu_232;

    add34_2561_out_ap_vld_assign_proc : process(icmp_ln230_reg_1900_pp0_iter2_reg, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln230_reg_1900_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            add34_2561_out_ap_vld <= ap_const_logic_1;
        else 
            add34_2561_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    add34_2663_out <= add34_2663_fu_236;

    add34_2663_out_ap_vld_assign_proc : process(icmp_ln230_reg_1900_pp0_iter2_reg, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln230_reg_1900_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            add34_2663_out_ap_vld <= ap_const_logic_1;
        else 
            add34_2663_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    add34_2765_out <= add34_2765_fu_240;

    add34_2765_out_ap_vld_assign_proc : process(icmp_ln230_reg_1900_pp0_iter2_reg, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln230_reg_1900_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            add34_2765_out_ap_vld <= ap_const_logic_1;
        else 
            add34_2765_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    add34_2867_out <= add34_2867_fu_244;

    add34_2867_out_ap_vld_assign_proc : process(icmp_ln230_reg_1900_pp0_iter2_reg, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln230_reg_1900_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            add34_2867_out_ap_vld <= ap_const_logic_1;
        else 
            add34_2867_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    add34_2969_out <= add34_2969_fu_248;

    add34_2969_out_ap_vld_assign_proc : process(icmp_ln230_reg_1900_pp0_iter2_reg, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln230_reg_1900_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            add34_2969_out_ap_vld <= ap_const_logic_1;
        else 
            add34_2969_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    add34_3071_out <= add34_3071_fu_252;

    add34_3071_out_ap_vld_assign_proc : process(icmp_ln230_reg_1900_pp0_iter2_reg, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln230_reg_1900_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            add34_3071_out_ap_vld <= ap_const_logic_1;
        else 
            add34_3071_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    add34_3173_out <= add34_3173_fu_256;

    add34_3173_out_ap_vld_assign_proc : process(icmp_ln230_reg_1900_pp0_iter2_reg, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln230_reg_1900_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            add34_3173_out_ap_vld <= ap_const_logic_1;
        else 
            add34_3173_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    add34_317_out <= add34_317_fu_144;

    add34_317_out_ap_vld_assign_proc : process(icmp_ln230_reg_1900_pp0_iter2_reg, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln230_reg_1900_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            add34_317_out_ap_vld <= ap_const_logic_1;
        else 
            add34_317_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    add34_419_out <= add34_419_fu_148;

    add34_419_out_ap_vld_assign_proc : process(icmp_ln230_reg_1900_pp0_iter2_reg, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln230_reg_1900_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            add34_419_out_ap_vld <= ap_const_logic_1;
        else 
            add34_419_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    add34_521_out <= add34_521_fu_152;

    add34_521_out_ap_vld_assign_proc : process(icmp_ln230_reg_1900_pp0_iter2_reg, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln230_reg_1900_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            add34_521_out_ap_vld <= ap_const_logic_1;
        else 
            add34_521_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    add34_623_out <= add34_623_fu_156;

    add34_623_out_ap_vld_assign_proc : process(icmp_ln230_reg_1900_pp0_iter2_reg, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln230_reg_1900_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            add34_623_out_ap_vld <= ap_const_logic_1;
        else 
            add34_623_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    add34_725_out <= add34_725_fu_160;

    add34_725_out_ap_vld_assign_proc : process(icmp_ln230_reg_1900_pp0_iter2_reg, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln230_reg_1900_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            add34_725_out_ap_vld <= ap_const_logic_1;
        else 
            add34_725_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    add34_827_out <= add34_827_fu_164;

    add34_827_out_ap_vld_assign_proc : process(icmp_ln230_reg_1900_pp0_iter2_reg, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln230_reg_1900_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            add34_827_out_ap_vld <= ap_const_logic_1;
        else 
            add34_827_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    add34_929_out <= add34_929_fu_168;

    add34_929_out_ap_vld_assign_proc : process(icmp_ln230_reg_1900_pp0_iter2_reg, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln230_reg_1900_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            add34_929_out_ap_vld <= ap_const_logic_1;
        else 
            add34_929_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    add_ln230_fu_1210_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_i) + unsigned(ap_const_lv16_20));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(1);
    ap_CS_fsm_pp0_stage2 <= ap_CS_fsm(2);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage1_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage1_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage2_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage1_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage2_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage1_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage2_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage2_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_subdone, icmp_ln230_reg_1900)
    begin
        if (((icmp_ln230_reg_1900 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            ap_condition_exit_pp0_iter0_stage2 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_exit_pp0_iter2_stage1_assign_proc : process(ap_enable_reg_pp0_iter2, icmp_ln230_reg_1900_pp0_iter2_reg, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (icmp_ln230_reg_1900_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            ap_condition_exit_pp0_iter2_stage1 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter2_stage1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter2_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_loop_exit_ready_pp0_iter2_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_reg_pp0_iter0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0_reg, ap_start_int)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
            ap_enable_reg_pp0_iter0 <= ap_start_int;
        else 
            ap_enable_reg_pp0_iter0 <= ap_enable_reg_pp0_iter0_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start_int = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0_0to1 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_1to3_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_idle_pp0_1to3 <= ap_const_logic_1;
        else 
            ap_idle_pp0_1to3 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage2;

    ap_ready_int_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_add3411_load_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage2, add3411_fu_132, grp_fu_888_p2, ap_block_pp0_stage2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            ap_sig_allocacmp_add3411_load <= grp_fu_888_p2;
        else 
            ap_sig_allocacmp_add3411_load <= add3411_fu_132;
        end if; 
    end process;


    ap_sig_allocacmp_add34_1031_load_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, add34_1031_fu_172, grp_fu_928_p2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            ap_sig_allocacmp_add34_1031_load <= grp_fu_928_p2;
        else 
            ap_sig_allocacmp_add34_1031_load <= add34_1031_fu_172;
        end if; 
    end process;


    ap_sig_allocacmp_add34_1133_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0, add34_1133_fu_176, grp_fu_343_p_dout0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_add34_1133_load <= grp_fu_343_p_dout0;
        else 
            ap_sig_allocacmp_add34_1133_load <= add34_1133_fu_176;
        end if; 
    end process;


    ap_sig_allocacmp_add34_113_load_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, add34_113_fu_136, grp_fu_343_p_dout0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            ap_sig_allocacmp_add34_113_load <= grp_fu_343_p_dout0;
        else 
            ap_sig_allocacmp_add34_113_load <= add34_113_fu_136;
        end if; 
    end process;


    ap_sig_allocacmp_add34_1235_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0, grp_fu_896_p2, add34_1235_fu_180)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_add34_1235_load <= grp_fu_896_p2;
        else 
            ap_sig_allocacmp_add34_1235_load <= add34_1235_fu_180;
        end if; 
    end process;


    ap_sig_allocacmp_add34_1337_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0, grp_fu_900_p2, add34_1337_fu_184)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_add34_1337_load <= grp_fu_900_p2;
        else 
            ap_sig_allocacmp_add34_1337_load <= add34_1337_fu_184;
        end if; 
    end process;


    ap_sig_allocacmp_add34_1439_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0, grp_fu_904_p2, add34_1439_fu_188)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_add34_1439_load <= grp_fu_904_p2;
        else 
            ap_sig_allocacmp_add34_1439_load <= add34_1439_fu_188;
        end if; 
    end process;


    ap_sig_allocacmp_add34_1541_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0, grp_fu_908_p2, add34_1541_fu_192)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_add34_1541_load <= grp_fu_908_p2;
        else 
            ap_sig_allocacmp_add34_1541_load <= add34_1541_fu_192;
        end if; 
    end process;


    ap_sig_allocacmp_add34_1643_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0, grp_fu_912_p2, add34_1643_fu_196)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_add34_1643_load <= grp_fu_912_p2;
        else 
            ap_sig_allocacmp_add34_1643_load <= add34_1643_fu_196;
        end if; 
    end process;


    ap_sig_allocacmp_add34_1745_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0, grp_fu_916_p2, add34_1745_fu_200)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_add34_1745_load <= grp_fu_916_p2;
        else 
            ap_sig_allocacmp_add34_1745_load <= add34_1745_fu_200;
        end if; 
    end process;


    ap_sig_allocacmp_add34_1847_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0, grp_fu_920_p2, add34_1847_fu_204)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_add34_1847_load <= grp_fu_920_p2;
        else 
            ap_sig_allocacmp_add34_1847_load <= add34_1847_fu_204;
        end if; 
    end process;


    ap_sig_allocacmp_add34_1949_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0, grp_fu_924_p2, add34_1949_fu_208)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_add34_1949_load <= grp_fu_924_p2;
        else 
            ap_sig_allocacmp_add34_1949_load <= add34_1949_fu_208;
        end if; 
    end process;


    ap_sig_allocacmp_add34_2051_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0, grp_fu_928_p2, add34_2051_fu_212)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_add34_2051_load <= grp_fu_928_p2;
        else 
            ap_sig_allocacmp_add34_2051_load <= add34_2051_fu_212;
        end if; 
    end process;


    ap_sig_allocacmp_add34_2153_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0, add34_2153_fu_216, grp_fu_932_p2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_add34_2153_load <= grp_fu_932_p2;
        else 
            ap_sig_allocacmp_add34_2153_load <= add34_2153_fu_216;
        end if; 
    end process;


    ap_sig_allocacmp_add34_215_load_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, add34_215_fu_140, grp_fu_896_p2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            ap_sig_allocacmp_add34_215_load <= grp_fu_896_p2;
        else 
            ap_sig_allocacmp_add34_215_load <= add34_215_fu_140;
        end if; 
    end process;


    ap_sig_allocacmp_add34_2255_load_assign_proc : process(ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, add34_2255_fu_220, grp_fu_343_p_dout0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            ap_sig_allocacmp_add34_2255_load <= grp_fu_343_p_dout0;
        else 
            ap_sig_allocacmp_add34_2255_load <= add34_2255_fu_220;
        end if; 
    end process;


    ap_sig_allocacmp_add34_2357_load_assign_proc : process(ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, grp_fu_896_p2, add34_2357_fu_224)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            ap_sig_allocacmp_add34_2357_load <= grp_fu_896_p2;
        else 
            ap_sig_allocacmp_add34_2357_load <= add34_2357_fu_224;
        end if; 
    end process;


    ap_sig_allocacmp_add34_2459_load_assign_proc : process(ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, grp_fu_900_p2, add34_2459_fu_228)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            ap_sig_allocacmp_add34_2459_load <= grp_fu_900_p2;
        else 
            ap_sig_allocacmp_add34_2459_load <= add34_2459_fu_228;
        end if; 
    end process;


    ap_sig_allocacmp_add34_2561_load_assign_proc : process(ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, grp_fu_904_p2, add34_2561_fu_232)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            ap_sig_allocacmp_add34_2561_load <= grp_fu_904_p2;
        else 
            ap_sig_allocacmp_add34_2561_load <= add34_2561_fu_232;
        end if; 
    end process;


    ap_sig_allocacmp_add34_2663_load_assign_proc : process(ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, grp_fu_908_p2, add34_2663_fu_236)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            ap_sig_allocacmp_add34_2663_load <= grp_fu_908_p2;
        else 
            ap_sig_allocacmp_add34_2663_load <= add34_2663_fu_236;
        end if; 
    end process;


    ap_sig_allocacmp_add34_2765_load_assign_proc : process(ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, grp_fu_912_p2, add34_2765_fu_240)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            ap_sig_allocacmp_add34_2765_load <= grp_fu_912_p2;
        else 
            ap_sig_allocacmp_add34_2765_load <= add34_2765_fu_240;
        end if; 
    end process;


    ap_sig_allocacmp_add34_2867_load_assign_proc : process(ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, grp_fu_916_p2, add34_2867_fu_244)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            ap_sig_allocacmp_add34_2867_load <= grp_fu_916_p2;
        else 
            ap_sig_allocacmp_add34_2867_load <= add34_2867_fu_244;
        end if; 
    end process;


    ap_sig_allocacmp_add34_2969_load_assign_proc : process(ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, grp_fu_920_p2, add34_2969_fu_248)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            ap_sig_allocacmp_add34_2969_load <= grp_fu_920_p2;
        else 
            ap_sig_allocacmp_add34_2969_load <= add34_2969_fu_248;
        end if; 
    end process;


    ap_sig_allocacmp_add34_3071_load_assign_proc : process(ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, grp_fu_924_p2, add34_3071_fu_252)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            ap_sig_allocacmp_add34_3071_load <= grp_fu_924_p2;
        else 
            ap_sig_allocacmp_add34_3071_load <= add34_3071_fu_252;
        end if; 
    end process;


    ap_sig_allocacmp_add34_3173_load_assign_proc : process(ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, grp_fu_928_p2, add34_3173_fu_256)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            ap_sig_allocacmp_add34_3173_load <= grp_fu_928_p2;
        else 
            ap_sig_allocacmp_add34_3173_load <= add34_3173_fu_256;
        end if; 
    end process;


    ap_sig_allocacmp_add34_317_load_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, add34_317_fu_144, grp_fu_900_p2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            ap_sig_allocacmp_add34_317_load <= grp_fu_900_p2;
        else 
            ap_sig_allocacmp_add34_317_load <= add34_317_fu_144;
        end if; 
    end process;


    ap_sig_allocacmp_add34_419_load_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, add34_419_fu_148, grp_fu_904_p2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            ap_sig_allocacmp_add34_419_load <= grp_fu_904_p2;
        else 
            ap_sig_allocacmp_add34_419_load <= add34_419_fu_148;
        end if; 
    end process;


    ap_sig_allocacmp_add34_521_load_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, add34_521_fu_152, grp_fu_908_p2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            ap_sig_allocacmp_add34_521_load <= grp_fu_908_p2;
        else 
            ap_sig_allocacmp_add34_521_load <= add34_521_fu_152;
        end if; 
    end process;


    ap_sig_allocacmp_add34_623_load_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, add34_623_fu_156, grp_fu_912_p2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            ap_sig_allocacmp_add34_623_load <= grp_fu_912_p2;
        else 
            ap_sig_allocacmp_add34_623_load <= add34_623_fu_156;
        end if; 
    end process;


    ap_sig_allocacmp_add34_725_load_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, add34_725_fu_160, grp_fu_916_p2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            ap_sig_allocacmp_add34_725_load <= grp_fu_916_p2;
        else 
            ap_sig_allocacmp_add34_725_load <= add34_725_fu_160;
        end if; 
    end process;


    ap_sig_allocacmp_add34_827_load_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, add34_827_fu_164, grp_fu_920_p2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            ap_sig_allocacmp_add34_827_load <= grp_fu_920_p2;
        else 
            ap_sig_allocacmp_add34_827_load <= add34_827_fu_164;
        end if; 
    end process;


    ap_sig_allocacmp_add34_929_load_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, add34_929_fu_168, grp_fu_924_p2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            ap_sig_allocacmp_add34_929_load <= grp_fu_924_p2;
        else 
            ap_sig_allocacmp_add34_929_load <= add34_929_fu_168;
        end if; 
    end process;


    ap_sig_allocacmp_i_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, idx_fu_260)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_i <= ap_const_lv16_0;
        else 
            ap_sig_allocacmp_i <= idx_fu_260;
        end if; 
    end process;

    grp_fu_343_p_ce <= ap_const_logic_1;
    grp_fu_343_p_din0 <= grp_fu_892_p0;
    grp_fu_343_p_din1 <= grp_fu_892_p1;
    grp_fu_343_p_opcode <= ap_const_lv2_0;

    grp_fu_892_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0, ap_block_pp0_stage2, ap_block_pp0_stage1, ap_sig_allocacmp_add34_113_load, ap_sig_allocacmp_add34_1133_load, ap_sig_allocacmp_add34_2255_load)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_892_p0 <= ap_sig_allocacmp_add34_2255_load;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_892_p0 <= ap_sig_allocacmp_add34_1133_load;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_892_p0 <= ap_sig_allocacmp_add34_113_load;
        else 
            grp_fu_892_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_892_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, mul_1_reg_2261, mul_10_reg_2366, mul_21_reg_2476, ap_block_pp0_stage0, ap_block_pp0_stage2, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_892_p1 <= mul_21_reg_2476;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_892_p1 <= mul_10_reg_2366;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_892_p1 <= mul_1_reg_2261;
        else 
            grp_fu_892_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_896_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0, ap_block_pp0_stage2, ap_block_pp0_stage1, ap_sig_allocacmp_add34_215_load, ap_sig_allocacmp_add34_1235_load, ap_sig_allocacmp_add34_2357_load)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_896_p0 <= ap_sig_allocacmp_add34_2357_load;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_896_p0 <= ap_sig_allocacmp_add34_1235_load;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_896_p0 <= ap_sig_allocacmp_add34_215_load;
        else 
            grp_fu_896_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_896_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, mul_2_reg_2266, mul_11_reg_2371, mul_22_reg_2481, ap_block_pp0_stage0, ap_block_pp0_stage2, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_896_p1 <= mul_22_reg_2481;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_896_p1 <= mul_11_reg_2371;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_896_p1 <= mul_2_reg_2266;
        else 
            grp_fu_896_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_900_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0, ap_block_pp0_stage2, ap_block_pp0_stage1, ap_sig_allocacmp_add34_317_load, ap_sig_allocacmp_add34_1337_load, ap_sig_allocacmp_add34_2459_load)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_900_p0 <= ap_sig_allocacmp_add34_2459_load;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_900_p0 <= ap_sig_allocacmp_add34_1337_load;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_900_p0 <= ap_sig_allocacmp_add34_317_load;
        else 
            grp_fu_900_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_900_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, mul_3_reg_2271, mul_12_reg_2376, mul_23_reg_2486, ap_block_pp0_stage0, ap_block_pp0_stage2, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_900_p1 <= mul_23_reg_2486;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_900_p1 <= mul_12_reg_2376;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_900_p1 <= mul_3_reg_2271;
        else 
            grp_fu_900_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_904_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0, ap_block_pp0_stage2, ap_block_pp0_stage1, ap_sig_allocacmp_add34_419_load, ap_sig_allocacmp_add34_1439_load, ap_sig_allocacmp_add34_2561_load)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_904_p0 <= ap_sig_allocacmp_add34_2561_load;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_904_p0 <= ap_sig_allocacmp_add34_1439_load;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_904_p0 <= ap_sig_allocacmp_add34_419_load;
        else 
            grp_fu_904_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_904_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, mul_4_reg_2276, mul_13_reg_2381, mul_24_reg_2491, ap_block_pp0_stage0, ap_block_pp0_stage2, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_904_p1 <= mul_24_reg_2491;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_904_p1 <= mul_13_reg_2381;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_904_p1 <= mul_4_reg_2276;
        else 
            grp_fu_904_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_908_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0, ap_block_pp0_stage2, ap_block_pp0_stage1, ap_sig_allocacmp_add34_521_load, ap_sig_allocacmp_add34_1541_load, ap_sig_allocacmp_add34_2663_load)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_908_p0 <= ap_sig_allocacmp_add34_2663_load;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_908_p0 <= ap_sig_allocacmp_add34_1541_load;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_908_p0 <= ap_sig_allocacmp_add34_521_load;
        else 
            grp_fu_908_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_908_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, mul_5_reg_2281, mul_14_reg_2386, mul_25_reg_2496, ap_block_pp0_stage0, ap_block_pp0_stage2, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_908_p1 <= mul_25_reg_2496;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_908_p1 <= mul_14_reg_2386;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_908_p1 <= mul_5_reg_2281;
        else 
            grp_fu_908_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_912_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0, ap_block_pp0_stage2, ap_block_pp0_stage1, ap_sig_allocacmp_add34_623_load, ap_sig_allocacmp_add34_1643_load, ap_sig_allocacmp_add34_2765_load)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_912_p0 <= ap_sig_allocacmp_add34_2765_load;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_912_p0 <= ap_sig_allocacmp_add34_1643_load;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_912_p0 <= ap_sig_allocacmp_add34_623_load;
        else 
            grp_fu_912_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_912_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, mul_6_reg_2286, mul_15_reg_2391, mul_26_reg_2501, ap_block_pp0_stage0, ap_block_pp0_stage2, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_912_p1 <= mul_26_reg_2501;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_912_p1 <= mul_15_reg_2391;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_912_p1 <= mul_6_reg_2286;
        else 
            grp_fu_912_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_916_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0, ap_block_pp0_stage2, ap_block_pp0_stage1, ap_sig_allocacmp_add34_725_load, ap_sig_allocacmp_add34_1745_load, ap_sig_allocacmp_add34_2867_load)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_916_p0 <= ap_sig_allocacmp_add34_2867_load;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_916_p0 <= ap_sig_allocacmp_add34_1745_load;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_916_p0 <= ap_sig_allocacmp_add34_725_load;
        else 
            grp_fu_916_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_916_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, mul_7_reg_2291, mul_16_reg_2396, mul_27_reg_2506, ap_block_pp0_stage0, ap_block_pp0_stage2, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_916_p1 <= mul_27_reg_2506;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_916_p1 <= mul_16_reg_2396;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_916_p1 <= mul_7_reg_2291;
        else 
            grp_fu_916_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_920_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0, ap_block_pp0_stage2, ap_block_pp0_stage1, ap_sig_allocacmp_add34_827_load, ap_sig_allocacmp_add34_1847_load, ap_sig_allocacmp_add34_2969_load)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_920_p0 <= ap_sig_allocacmp_add34_2969_load;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_920_p0 <= ap_sig_allocacmp_add34_1847_load;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_920_p0 <= ap_sig_allocacmp_add34_827_load;
        else 
            grp_fu_920_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_920_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, mul_8_reg_2296, mul_17_reg_2401, mul_28_reg_2511, ap_block_pp0_stage0, ap_block_pp0_stage2, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_920_p1 <= mul_28_reg_2511;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_920_p1 <= mul_17_reg_2401;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_920_p1 <= mul_8_reg_2296;
        else 
            grp_fu_920_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_924_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0, ap_block_pp0_stage2, ap_block_pp0_stage1, ap_sig_allocacmp_add34_929_load, ap_sig_allocacmp_add34_1949_load, ap_sig_allocacmp_add34_3071_load)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_924_p0 <= ap_sig_allocacmp_add34_3071_load;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_924_p0 <= ap_sig_allocacmp_add34_1949_load;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_924_p0 <= ap_sig_allocacmp_add34_929_load;
        else 
            grp_fu_924_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_924_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, mul_9_reg_2301, mul_18_reg_2406, mul_29_reg_2516, ap_block_pp0_stage0, ap_block_pp0_stage2, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_924_p1 <= mul_29_reg_2516;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_924_p1 <= mul_18_reg_2406;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_924_p1 <= mul_9_reg_2301;
        else 
            grp_fu_924_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_928_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0, ap_block_pp0_stage2, ap_block_pp0_stage1, ap_sig_allocacmp_add34_1031_load, ap_sig_allocacmp_add34_2051_load, ap_sig_allocacmp_add34_3173_load)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_928_p0 <= ap_sig_allocacmp_add34_3173_load;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_928_p0 <= ap_sig_allocacmp_add34_2051_load;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_928_p0 <= ap_sig_allocacmp_add34_1031_load;
        else 
            grp_fu_928_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_928_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, mul_s_reg_2306, mul_19_reg_2411, mul_30_reg_2521, ap_block_pp0_stage0, ap_block_pp0_stage2, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_928_p1 <= mul_30_reg_2521;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_928_p1 <= mul_19_reg_2411;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_928_p1 <= mul_s_reg_2306;
        else 
            grp_fu_928_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_936_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, x_0_load_reg_2064, ap_CS_fsm_pp0_stage1, x_11_load_reg_2130, x_6_load_4_reg_2196, ap_block_pp0_stage0, ap_block_pp0_stage2, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_936_p0 <= x_6_load_4_reg_2196;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_936_p0 <= x_11_load_reg_2130;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_936_p0 <= x_0_load_reg_2064;
        else 
            grp_fu_936_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_936_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, x_0_load_reg_2064, ap_CS_fsm_pp0_stage1, x_11_load_reg_2130, x_6_load_4_reg_2196, ap_block_pp0_stage0, ap_block_pp0_stage2, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_936_p1 <= x_6_load_4_reg_2196;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_936_p1 <= x_11_load_reg_2130;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_936_p1 <= x_0_load_reg_2064;
        else 
            grp_fu_936_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_940_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, x_1_load_reg_2070, x_12_load_reg_2136, x_7_load_4_reg_2202, ap_block_pp0_stage0, ap_block_pp0_stage2, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_940_p0 <= x_7_load_4_reg_2202;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_940_p0 <= x_12_load_reg_2136;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_940_p0 <= x_1_load_reg_2070;
        else 
            grp_fu_940_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_940_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, x_1_load_reg_2070, x_12_load_reg_2136, x_7_load_4_reg_2202, ap_block_pp0_stage0, ap_block_pp0_stage2, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_940_p1 <= x_7_load_4_reg_2202;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_940_p1 <= x_12_load_reg_2136;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_940_p1 <= x_1_load_reg_2070;
        else 
            grp_fu_940_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_944_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, x_2_load_reg_2076, x_13_load_reg_2142, x_8_load_4_reg_2208, ap_block_pp0_stage0, ap_block_pp0_stage2, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_944_p0 <= x_8_load_4_reg_2208;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_944_p0 <= x_13_load_reg_2142;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_944_p0 <= x_2_load_reg_2076;
        else 
            grp_fu_944_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_944_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, x_2_load_reg_2076, x_13_load_reg_2142, x_8_load_4_reg_2208, ap_block_pp0_stage0, ap_block_pp0_stage2, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_944_p1 <= x_8_load_4_reg_2208;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_944_p1 <= x_13_load_reg_2142;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_944_p1 <= x_2_load_reg_2076;
        else 
            grp_fu_944_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_948_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, x_3_load_reg_2082, x_14_load_reg_2148, x_9_load_4_reg_2214, ap_block_pp0_stage0, ap_block_pp0_stage2, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_948_p0 <= x_9_load_4_reg_2214;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_948_p0 <= x_14_load_reg_2148;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_948_p0 <= x_3_load_reg_2082;
        else 
            grp_fu_948_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_948_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, x_3_load_reg_2082, x_14_load_reg_2148, x_9_load_4_reg_2214, ap_block_pp0_stage0, ap_block_pp0_stage2, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_948_p1 <= x_9_load_4_reg_2214;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_948_p1 <= x_14_load_reg_2148;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_948_p1 <= x_3_load_reg_2082;
        else 
            grp_fu_948_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_952_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, x_4_load_reg_2088, x_15_load_reg_2154, x_10_load_4_reg_2220, ap_block_pp0_stage0, ap_block_pp0_stage2, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_952_p0 <= x_10_load_4_reg_2220;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_952_p0 <= x_15_load_reg_2154;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_952_p0 <= x_4_load_reg_2088;
        else 
            grp_fu_952_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_952_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, x_4_load_reg_2088, x_15_load_reg_2154, x_10_load_4_reg_2220, ap_block_pp0_stage0, ap_block_pp0_stage2, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_952_p1 <= x_10_load_4_reg_2220;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_952_p1 <= x_15_load_reg_2154;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_952_p1 <= x_4_load_reg_2088;
        else 
            grp_fu_952_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_956_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, x_5_load_reg_2094, x_0_load_4_reg_2160, x_11_load_4_reg_2226, ap_block_pp0_stage0, ap_block_pp0_stage2, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_956_p0 <= x_11_load_4_reg_2226;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_956_p0 <= x_0_load_4_reg_2160;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_956_p0 <= x_5_load_reg_2094;
        else 
            grp_fu_956_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_956_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, x_5_load_reg_2094, x_0_load_4_reg_2160, x_11_load_4_reg_2226, ap_block_pp0_stage0, ap_block_pp0_stage2, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_956_p1 <= x_11_load_4_reg_2226;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_956_p1 <= x_0_load_4_reg_2160;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_956_p1 <= x_5_load_reg_2094;
        else 
            grp_fu_956_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_960_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, x_6_load_reg_2100, x_1_load_4_reg_2166, x_12_load_4_reg_2232, ap_block_pp0_stage0, ap_block_pp0_stage2, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_960_p0 <= x_12_load_4_reg_2232;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_960_p0 <= x_1_load_4_reg_2166;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_960_p0 <= x_6_load_reg_2100;
        else 
            grp_fu_960_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_960_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, x_6_load_reg_2100, x_1_load_4_reg_2166, x_12_load_4_reg_2232, ap_block_pp0_stage0, ap_block_pp0_stage2, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_960_p1 <= x_12_load_4_reg_2232;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_960_p1 <= x_1_load_4_reg_2166;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_960_p1 <= x_6_load_reg_2100;
        else 
            grp_fu_960_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_964_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, x_7_load_reg_2106, x_2_load_4_reg_2172, x_13_load_4_reg_2238, ap_block_pp0_stage0, ap_block_pp0_stage2, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_964_p0 <= x_13_load_4_reg_2238;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_964_p0 <= x_2_load_4_reg_2172;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_964_p0 <= x_7_load_reg_2106;
        else 
            grp_fu_964_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_964_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, x_7_load_reg_2106, x_2_load_4_reg_2172, x_13_load_4_reg_2238, ap_block_pp0_stage0, ap_block_pp0_stage2, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_964_p1 <= x_13_load_4_reg_2238;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_964_p1 <= x_2_load_4_reg_2172;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_964_p1 <= x_7_load_reg_2106;
        else 
            grp_fu_964_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_968_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, x_8_load_reg_2112, x_3_load_4_reg_2178, x_14_load_4_reg_2244, ap_block_pp0_stage0, ap_block_pp0_stage2, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_968_p0 <= x_14_load_4_reg_2244;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_968_p0 <= x_3_load_4_reg_2178;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_968_p0 <= x_8_load_reg_2112;
        else 
            grp_fu_968_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_968_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, x_8_load_reg_2112, x_3_load_4_reg_2178, x_14_load_4_reg_2244, ap_block_pp0_stage0, ap_block_pp0_stage2, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_968_p1 <= x_14_load_4_reg_2244;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_968_p1 <= x_3_load_4_reg_2178;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_968_p1 <= x_8_load_reg_2112;
        else 
            grp_fu_968_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_972_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, x_9_load_reg_2118, x_4_load_4_reg_2184, x_15_load_4_reg_2250, ap_block_pp0_stage0, ap_block_pp0_stage2, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_972_p0 <= x_15_load_4_reg_2250;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_972_p0 <= x_4_load_4_reg_2184;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_972_p0 <= x_9_load_reg_2118;
        else 
            grp_fu_972_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_972_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, x_9_load_reg_2118, x_4_load_4_reg_2184, x_15_load_4_reg_2250, ap_block_pp0_stage0, ap_block_pp0_stage2, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_972_p1 <= x_15_load_4_reg_2250;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_972_p1 <= x_4_load_4_reg_2184;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_972_p1 <= x_9_load_reg_2118;
        else 
            grp_fu_972_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_976_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, x_10_load_reg_2124, x_5_load_4_reg_2190, ap_block_pp0_stage0, ap_block_pp0_stage2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_976_p0 <= x_5_load_4_reg_2190;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_976_p0 <= x_10_load_reg_2124;
        else 
            grp_fu_976_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_976_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, x_10_load_reg_2124, x_5_load_4_reg_2190, ap_block_pp0_stage0, ap_block_pp0_stage2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_976_p1 <= x_5_load_4_reg_2190;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_976_p1 <= x_10_load_reg_2124;
        else 
            grp_fu_976_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    icmp_ln230_fu_1148_p2 <= "1" when (unsigned(ap_sig_allocacmp_i) < unsigned(ap_const_lv16_C000)) else "0";
    lshr_ln_fu_1154_p4 <= ap_sig_allocacmp_i(15 downto 4);
    or_ln240_fu_1184_p2 <= (lshr_ln_fu_1154_p4 or ap_const_lv12_1);
    x_0_address0 <= zext_ln240_1_fu_1190_p1(12 - 1 downto 0);
    x_0_address1 <= zext_ln240_fu_1164_p1(12 - 1 downto 0);

    x_0_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_0_ce0 <= ap_const_logic_1;
        else 
            x_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_0_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_0_ce1 <= ap_const_logic_1;
        else 
            x_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    x_10_address0 <= zext_ln240_1_fu_1190_p1(12 - 1 downto 0);
    x_10_address1 <= zext_ln240_fu_1164_p1(12 - 1 downto 0);

    x_10_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_10_ce0 <= ap_const_logic_1;
        else 
            x_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_10_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_10_ce1 <= ap_const_logic_1;
        else 
            x_10_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    x_11_address0 <= zext_ln240_1_fu_1190_p1(12 - 1 downto 0);
    x_11_address1 <= zext_ln240_fu_1164_p1(12 - 1 downto 0);

    x_11_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_11_ce0 <= ap_const_logic_1;
        else 
            x_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_11_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_11_ce1 <= ap_const_logic_1;
        else 
            x_11_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    x_12_address0 <= zext_ln240_1_fu_1190_p1(12 - 1 downto 0);
    x_12_address1 <= zext_ln240_fu_1164_p1(12 - 1 downto 0);

    x_12_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_12_ce0 <= ap_const_logic_1;
        else 
            x_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_12_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_12_ce1 <= ap_const_logic_1;
        else 
            x_12_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    x_13_address0 <= zext_ln240_1_fu_1190_p1(12 - 1 downto 0);
    x_13_address1 <= zext_ln240_fu_1164_p1(12 - 1 downto 0);

    x_13_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_13_ce0 <= ap_const_logic_1;
        else 
            x_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_13_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_13_ce1 <= ap_const_logic_1;
        else 
            x_13_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    x_14_address0 <= zext_ln240_1_fu_1190_p1(12 - 1 downto 0);
    x_14_address1 <= zext_ln240_fu_1164_p1(12 - 1 downto 0);

    x_14_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_14_ce0 <= ap_const_logic_1;
        else 
            x_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_14_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_14_ce1 <= ap_const_logic_1;
        else 
            x_14_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    x_15_address0 <= zext_ln240_1_fu_1190_p1(12 - 1 downto 0);
    x_15_address1 <= zext_ln240_fu_1164_p1(12 - 1 downto 0);

    x_15_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_15_ce0 <= ap_const_logic_1;
        else 
            x_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_15_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_15_ce1 <= ap_const_logic_1;
        else 
            x_15_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    x_1_address0 <= zext_ln240_1_fu_1190_p1(12 - 1 downto 0);
    x_1_address1 <= zext_ln240_fu_1164_p1(12 - 1 downto 0);

    x_1_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_1_ce0 <= ap_const_logic_1;
        else 
            x_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_1_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_1_ce1 <= ap_const_logic_1;
        else 
            x_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    x_2_address0 <= zext_ln240_1_fu_1190_p1(12 - 1 downto 0);
    x_2_address1 <= zext_ln240_fu_1164_p1(12 - 1 downto 0);

    x_2_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_2_ce0 <= ap_const_logic_1;
        else 
            x_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_2_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_2_ce1 <= ap_const_logic_1;
        else 
            x_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    x_3_address0 <= zext_ln240_1_fu_1190_p1(12 - 1 downto 0);
    x_3_address1 <= zext_ln240_fu_1164_p1(12 - 1 downto 0);

    x_3_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_3_ce0 <= ap_const_logic_1;
        else 
            x_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_3_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_3_ce1 <= ap_const_logic_1;
        else 
            x_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    x_4_address0 <= zext_ln240_1_fu_1190_p1(12 - 1 downto 0);
    x_4_address1 <= zext_ln240_fu_1164_p1(12 - 1 downto 0);

    x_4_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_4_ce0 <= ap_const_logic_1;
        else 
            x_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_4_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_4_ce1 <= ap_const_logic_1;
        else 
            x_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    x_5_address0 <= zext_ln240_1_fu_1190_p1(12 - 1 downto 0);
    x_5_address1 <= zext_ln240_fu_1164_p1(12 - 1 downto 0);

    x_5_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_5_ce0 <= ap_const_logic_1;
        else 
            x_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_5_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_5_ce1 <= ap_const_logic_1;
        else 
            x_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    x_6_address0 <= zext_ln240_1_fu_1190_p1(12 - 1 downto 0);
    x_6_address1 <= zext_ln240_fu_1164_p1(12 - 1 downto 0);

    x_6_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_6_ce0 <= ap_const_logic_1;
        else 
            x_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_6_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_6_ce1 <= ap_const_logic_1;
        else 
            x_6_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    x_7_address0 <= zext_ln240_1_fu_1190_p1(12 - 1 downto 0);
    x_7_address1 <= zext_ln240_fu_1164_p1(12 - 1 downto 0);

    x_7_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_7_ce0 <= ap_const_logic_1;
        else 
            x_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_7_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_7_ce1 <= ap_const_logic_1;
        else 
            x_7_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    x_8_address0 <= zext_ln240_1_fu_1190_p1(12 - 1 downto 0);
    x_8_address1 <= zext_ln240_fu_1164_p1(12 - 1 downto 0);

    x_8_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_8_ce0 <= ap_const_logic_1;
        else 
            x_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_8_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_8_ce1 <= ap_const_logic_1;
        else 
            x_8_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    x_9_address0 <= zext_ln240_1_fu_1190_p1(12 - 1 downto 0);
    x_9_address1 <= zext_ln240_fu_1164_p1(12 - 1 downto 0);

    x_9_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_9_ce0 <= ap_const_logic_1;
        else 
            x_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_9_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_9_ce1 <= ap_const_logic_1;
        else 
            x_9_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    zext_ln240_1_fu_1190_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln240_fu_1184_p2),64));
    zext_ln240_fu_1164_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln_fu_1154_p4),64));
end behav;
