

================================================================
== Vitis HLS Report for 'nn_inference'
================================================================
* Date:           Fri Dec  6 12:36:21 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        neural_network_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  12.561 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    13239|    13239|  0.166 ms|  0.166 ms|  13240|  13240|     none|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1    |       32|       32|         1|          1|          1|    32|       yes|
        |- Loop 2    |       16|       16|         1|          1|          1|    16|       yes|
        |- Loop 3    |       10|       10|         1|          1|          1|    10|       yes|
        |- col_prod  |    12806|    12806|        11|          4|          1|  3200|       yes|
        |- loop1     |       33|       33|         3|          1|          1|    32|       yes|
        |- col       |      179|      179|       165|          1|          1|    16|       yes|
        |- loop1     |       17|       17|         3|          1|          1|    16|       yes|
        |- col       |       93|       93|        85|          1|          1|    10|       yes|
        |- loop1     |       11|       11|         3|          1|          1|    10|       yes|
        +------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 1
  * Pipeline-2: initiation interval (II) = 1, depth = 1
  * Pipeline-3: initiation interval (II) = 4, depth = 11
  * Pipeline-4: initiation interval (II) = 1, depth = 3
  * Pipeline-5: initiation interval (II) = 1, depth = 165
  * Pipeline-6: initiation interval (II) = 1, depth = 3
  * Pipeline-7: initiation interval (II) = 1, depth = 85
  * Pipeline-8: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 307
* Pipeline : 9
  Pipeline-0 : II = 1, D = 1, States = { 2 }
  Pipeline-1 : II = 1, D = 1, States = { 4 }
  Pipeline-2 : II = 1, D = 1, States = { 6 }
  Pipeline-3 : II = 4, D = 11, States = { 8 9 10 11 12 13 14 15 16 17 18 }
  Pipeline-4 : II = 1, D = 3, States = { 20 21 22 }
  Pipeline-5 : II = 1, D = 165, States = { 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 }
  Pipeline-6 : II = 1, D = 3, States = { 206 207 208 }
  Pipeline-7 : II = 1, D = 85, States = { 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 }
  Pipeline-8 : II = 1, D = 3, States = { 304 305 306 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 2 
3 --> 4 
4 --> 5 4 
5 --> 6 
6 --> 7 6 
7 --> 8 
8 --> 19 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 8 
19 --> 20 
20 --> 23 21 
21 --> 22 
22 --> 20 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 205 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 161 
161 --> 162 
162 --> 163 
163 --> 164 
164 --> 165 
165 --> 166 
166 --> 167 
167 --> 168 
168 --> 169 
169 --> 170 
170 --> 171 
171 --> 172 
172 --> 173 
173 --> 174 
174 --> 175 
175 --> 176 
176 --> 177 
177 --> 178 
178 --> 179 
179 --> 180 
180 --> 181 
181 --> 182 
182 --> 183 
183 --> 184 
184 --> 185 
185 --> 186 
186 --> 187 
187 --> 188 
188 --> 189 
189 --> 190 
190 --> 191 
191 --> 192 
192 --> 193 
193 --> 194 
194 --> 195 
195 --> 196 
196 --> 197 
197 --> 198 
198 --> 199 
199 --> 200 
200 --> 201 
201 --> 202 
202 --> 203 
203 --> 204 
204 --> 40 
205 --> 206 
206 --> 209 207 
207 --> 208 
208 --> 206 
209 --> 210 
210 --> 211 
211 --> 212 
212 --> 213 
213 --> 214 
214 --> 215 
215 --> 216 
216 --> 217 
217 --> 218 
218 --> 303 219 
219 --> 220 
220 --> 221 
221 --> 222 
222 --> 223 
223 --> 224 
224 --> 225 
225 --> 226 
226 --> 227 
227 --> 228 
228 --> 229 
229 --> 230 
230 --> 231 
231 --> 232 
232 --> 233 
233 --> 234 
234 --> 235 
235 --> 236 
236 --> 237 
237 --> 238 
238 --> 239 
239 --> 240 
240 --> 241 
241 --> 242 
242 --> 243 
243 --> 244 
244 --> 245 
245 --> 246 
246 --> 247 
247 --> 248 
248 --> 249 
249 --> 250 
250 --> 251 
251 --> 252 
252 --> 253 
253 --> 254 
254 --> 255 
255 --> 256 
256 --> 257 
257 --> 258 
258 --> 259 
259 --> 260 
260 --> 261 
261 --> 262 
262 --> 263 
263 --> 264 
264 --> 265 
265 --> 266 
266 --> 267 
267 --> 268 
268 --> 269 
269 --> 270 
270 --> 271 
271 --> 272 
272 --> 273 
273 --> 274 
274 --> 275 
275 --> 276 
276 --> 277 
277 --> 278 
278 --> 279 
279 --> 280 
280 --> 281 
281 --> 282 
282 --> 283 
283 --> 284 
284 --> 285 
285 --> 286 
286 --> 287 
287 --> 288 
288 --> 289 
289 --> 290 
290 --> 291 
291 --> 292 
292 --> 293 
293 --> 294 
294 --> 295 
295 --> 296 
296 --> 297 
297 --> 298 
298 --> 299 
299 --> 300 
300 --> 301 
301 --> 302 
302 --> 218 
303 --> 304 
304 --> 305 
305 --> 307 306 
306 --> 304 
307 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 308 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty"   --->   Operation 308 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 309 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_img, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_3, void @empty_4, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2"   --->   Operation 309 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 310 [1/1] (0.00ns)   --->   "%empty = specmemcore i32 @_ssdm_op_SpecMemCore, i32 %input_img, i32 666, i32 17, i32 1"   --->   Operation 310 'specmemcore' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 311 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_img, void @empty_5, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2"   --->   Operation 311 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 312 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %input_img"   --->   Operation 312 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 313 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %out_r"   --->   Operation 313 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 314 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_r, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_3, void @empty_6, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2"   --->   Operation 314 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 315 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_3, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2"   --->   Operation 315 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 316 [1/1] (0.00ns)   --->   "%temp_output_0 = alloca i64 1" [matmul.cpp:114]   --->   Operation 316 'alloca' 'temp_output_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 317 [1/1] (0.00ns)   --->   "%temp_output2_0 = alloca i64 1" [matmul.cpp:115]   --->   Operation 317 'alloca' 'temp_output2_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 318 [1/1] (0.00ns)   --->   "%temp_output3_0 = alloca i64 1" [matmul.cpp:116]   --->   Operation 318 'alloca' 'temp_output3_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 319 [1/1] (0.48ns)   --->   "%br_ln114 = br void %memset.loop49" [matmul.cpp:114]   --->   Operation 319 'br' 'br_ln114' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 2.22>
ST_2 : Operation 320 [1/1] (0.00ns)   --->   "%empty_14 = phi i6 0, void, i6 %empty_15, void %memset.loop49.split"   --->   Operation 320 'phi' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 321 [1/1] (0.88ns)   --->   "%empty_15 = add i6 %empty_14, i6 1"   --->   Operation 321 'add' 'empty_15' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 322 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 322 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 323 [1/1] (0.87ns)   --->   "%exitcond7620 = icmp_eq  i6 %empty_14, i6 32"   --->   Operation 323 'icmp' 'exitcond7620' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 324 [1/1] (0.00ns)   --->   "%empty_16 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 324 'speclooptripcount' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 325 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond7620, void %memset.loop49.split, void %split48"   --->   Operation 325 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 326 [1/1] (0.00ns)   --->   "%p_cast = zext i6 %empty_14"   --->   Operation 326 'zext' 'p_cast' <Predicate = (!exitcond7620)> <Delay = 0.00>
ST_2 : Operation 327 [1/1] (0.00ns)   --->   "%temp_output_0_addr_1 = getelementptr i32 %temp_output_0, i64 0, i64 %p_cast"   --->   Operation 327 'getelementptr' 'temp_output_0_addr_1' <Predicate = (!exitcond7620)> <Delay = 0.00>
ST_2 : Operation 328 [1/1] (1.35ns)   --->   "%store_ln0 = store i32 0, i5 %temp_output_0_addr_1"   --->   Operation 328 'store' 'store_ln0' <Predicate = (!exitcond7620)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 329 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop49"   --->   Operation 329 'br' 'br_ln0' <Predicate = (!exitcond7620)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.35>
ST_3 : Operation 330 [1/1] (0.00ns)   --->   "%temp_output_0_addr = getelementptr i32 %temp_output_0, i64 0, i64 0" [matmul.cpp:114]   --->   Operation 330 'getelementptr' 'temp_output_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 331 [1/1] (1.35ns)   --->   "%store_ln114 = store i32 1, i5 %temp_output_0_addr" [matmul.cpp:114]   --->   Operation 331 'store' 'store_ln114' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 332 [1/1] (0.48ns)   --->   "%br_ln115 = br void %memset.loop47" [matmul.cpp:115]   --->   Operation 332 'br' 'br_ln115' <Predicate = true> <Delay = 0.48>

State 4 <SV = 3> <Delay = 1.66>
ST_4 : Operation 333 [1/1] (0.00ns)   --->   "%empty_17 = phi i5 0, void %split48, i5 %empty_18, void %memset.loop47.split"   --->   Operation 333 'phi' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 334 [1/1] (0.87ns)   --->   "%empty_18 = add i5 %empty_17, i5 1"   --->   Operation 334 'add' 'empty_18' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 335 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 335 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 336 [1/1] (0.87ns)   --->   "%exitcond7519 = icmp_eq  i5 %empty_17, i5 16"   --->   Operation 336 'icmp' 'exitcond7519' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 337 [1/1] (0.00ns)   --->   "%empty_19 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 337 'speclooptripcount' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 338 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond7519, void %memset.loop47.split, void %split46"   --->   Operation 338 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 339 [1/1] (0.00ns)   --->   "%p_cast1 = zext i5 %empty_17"   --->   Operation 339 'zext' 'p_cast1' <Predicate = (!exitcond7519)> <Delay = 0.00>
ST_4 : Operation 340 [1/1] (0.00ns)   --->   "%temp_output2_0_addr_1 = getelementptr i32 %temp_output2_0, i64 0, i64 %p_cast1"   --->   Operation 340 'getelementptr' 'temp_output2_0_addr_1' <Predicate = (!exitcond7519)> <Delay = 0.00>
ST_4 : Operation 341 [1/1] (0.79ns)   --->   "%store_ln0 = store i32 0, i4 %temp_output2_0_addr_1"   --->   Operation 341 'store' 'store_ln0' <Predicate = (!exitcond7519)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 342 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop47"   --->   Operation 342 'br' 'br_ln0' <Predicate = (!exitcond7519)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.79>
ST_5 : Operation 343 [1/1] (0.00ns)   --->   "%temp_output2_0_addr = getelementptr i32 %temp_output2_0, i64 0, i64 0" [matmul.cpp:115]   --->   Operation 343 'getelementptr' 'temp_output2_0_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 344 [1/1] (0.79ns)   --->   "%store_ln115 = store i32 1, i4 %temp_output2_0_addr" [matmul.cpp:115]   --->   Operation 344 'store' 'store_ln115' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 345 [1/1] (0.48ns)   --->   "%br_ln116 = br void %memset.loop" [matmul.cpp:116]   --->   Operation 345 'br' 'br_ln116' <Predicate = true> <Delay = 0.48>

State 6 <SV = 5> <Delay = 1.67>
ST_6 : Operation 346 [1/1] (0.00ns)   --->   "%empty_20 = phi i4 0, void %split46, i4 %empty_21, void %memset.loop.split"   --->   Operation 346 'phi' 'empty_20' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 347 [1/1] (0.86ns)   --->   "%empty_21 = add i4 %empty_20, i4 1"   --->   Operation 347 'add' 'empty_21' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 348 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 348 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 349 [1/1] (0.88ns)   --->   "%exitcond7418 = icmp_eq  i4 %empty_20, i4 10"   --->   Operation 349 'icmp' 'exitcond7418' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 350 [1/1] (0.00ns)   --->   "%empty_22 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10"   --->   Operation 350 'speclooptripcount' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 351 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond7418, void %memset.loop.split, void %split"   --->   Operation 351 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 352 [1/1] (0.00ns)   --->   "%p_cast2 = zext i4 %empty_20"   --->   Operation 352 'zext' 'p_cast2' <Predicate = (!exitcond7418)> <Delay = 0.00>
ST_6 : Operation 353 [1/1] (0.00ns)   --->   "%temp_output3_0_addr_1 = getelementptr i32 %temp_output3_0, i64 0, i64 %p_cast2"   --->   Operation 353 'getelementptr' 'temp_output3_0_addr_1' <Predicate = (!exitcond7418)> <Delay = 0.00>
ST_6 : Operation 354 [1/1] (0.79ns)   --->   "%store_ln0 = store i32 0, i4 %temp_output3_0_addr_1"   --->   Operation 354 'store' 'store_ln0' <Predicate = (!exitcond7418)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_6 : Operation 355 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop"   --->   Operation 355 'br' 'br_ln0' <Predicate = (!exitcond7418)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 0.79>
ST_7 : Operation 356 [1/1] (0.00ns)   --->   "%temp_output3_0_addr = getelementptr i32 %temp_output3_0, i64 0, i64 0" [matmul.cpp:116]   --->   Operation 356 'getelementptr' 'temp_output3_0_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 357 [1/1] (0.79ns)   --->   "%store_ln116 = store i32 1, i4 %temp_output3_0_addr" [matmul.cpp:116]   --->   Operation 357 'store' 'store_ln116' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_7 : Operation 358 [1/1] (0.48ns)   --->   "%br_ln6 = br void" [matmul.cpp:6]   --->   Operation 358 'br' 'br_ln6' <Predicate = true> <Delay = 0.48>

State 8 <SV = 7> <Delay = 6.54>
ST_8 : Operation 359 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i12 0, void %split, i12 %add_ln6_1, void %ifFalse" [matmul.cpp:6]   --->   Operation 359 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 360 [1/1] (0.00ns)   --->   "%j = phi i6 0, void %split, i6 %select_ln6_2, void %ifFalse" [matmul.cpp:6]   --->   Operation 360 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 361 [1/1] (0.00ns)   --->   "%k = phi i7 0, void %split, i7 %add_ln10, void %ifFalse" [matmul.cpp:10]   --->   Operation 361 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 362 [1/1] (0.00ns)   --->   "%sum = phi i32 0, void %split, i32 %sum_1, void %ifFalse"   --->   Operation 362 'phi' 'sum' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 363 [1/1] (0.96ns)   --->   "%add_ln6_1 = add i12 %indvar_flatten, i12 1" [matmul.cpp:6]   --->   Operation 363 'add' 'add_ln6_1' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 364 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 364 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 365 [1/1] (0.86ns)   --->   "%icmp_ln6 = icmp_eq  i12 %indvar_flatten, i12 3200" [matmul.cpp:6]   --->   Operation 365 'icmp' 'icmp_ln6' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 366 [1/1] (0.00ns)   --->   "%br_ln6 = br i1 %icmp_ln6, void %.split16, void %_Z5l1_mmPfPA32_KfPA32_f.exit.preheader" [matmul.cpp:6]   --->   Operation 366 'br' 'br_ln6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 367 [1/1] (0.88ns)   --->   "%add_ln6 = add i6 %j, i6 1" [matmul.cpp:6]   --->   Operation 367 'add' 'add_ln6' <Predicate = (!icmp_ln6)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 368 [1/1] (0.86ns)   --->   "%icmp_ln10 = icmp_eq  i7 %k, i7 100" [matmul.cpp:10]   --->   Operation 368 'icmp' 'icmp_ln10' <Predicate = (!icmp_ln6)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 369 [1/1] (0.42ns)   --->   "%select_ln6 = select i1 %icmp_ln10, i7 0, i7 %k" [matmul.cpp:6]   --->   Operation 369 'select' 'select_ln6' <Predicate = (!icmp_ln6)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 370 [1/1] (0.44ns)   --->   "%select_ln6_2 = select i1 %icmp_ln10, i6 %add_ln6, i6 %j" [matmul.cpp:6]   --->   Operation 370 'select' 'select_ln6_2' <Predicate = (!icmp_ln6)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 371 [1/1] (0.00ns)   --->   "%select_ln6_2_cast = zext i6 %select_ln6_2" [matmul.cpp:6]   --->   Operation 371 'zext' 'select_ln6_2_cast' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_8 : Operation 372 [1/1] (0.00ns)   --->   "%k_cast = zext i7 %select_ln6" [matmul.cpp:6]   --->   Operation 372 'zext' 'k_cast' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_8 : Operation 373 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i7.i5, i7 %select_ln6, i5 0" [matmul.cpp:12]   --->   Operation 373 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_8 : Operation 374 [1/1] (0.96ns)   --->   "%add_ln12 = add i12 %tmp_7, i12 %select_ln6_2_cast" [matmul.cpp:12]   --->   Operation 374 'add' 'add_ln12' <Predicate = (!icmp_ln6)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 375 [1/1] (0.00ns)   --->   "%zext_ln12 = zext i12 %add_ln12" [matmul.cpp:12]   --->   Operation 375 'zext' 'zext_ln12' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_8 : Operation 376 [1/1] (0.00ns)   --->   "%layer1_weights_addr = getelementptr i32 %layer1_weights, i64 0, i64 %zext_ln12" [matmul.cpp:12]   --->   Operation 376 'getelementptr' 'layer1_weights_addr' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_8 : Operation 377 [1/1] (0.00ns)   --->   "%input_img_addr = getelementptr i32 %input_img, i64 0, i64 %k_cast" [matmul.cpp:12]   --->   Operation 377 'getelementptr' 'input_img_addr' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_8 : Operation 378 [2/2] (1.35ns)   --->   "%input_img_load = load i7 %input_img_addr" [matmul.cpp:12]   --->   Operation 378 'load' 'input_img_load' <Predicate = (!icmp_ln6)> <Delay = 1.35> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 100> <RAM>
ST_8 : Operation 379 [2/2] (1.35ns)   --->   "%layer1_weights_load = load i12 %layer1_weights_addr" [matmul.cpp:12]   --->   Operation 379 'load' 'layer1_weights_load' <Predicate = (!icmp_ln6)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 3200> <ROM>
ST_8 : Operation 380 [1/1] (0.89ns)   --->   "%add_ln10 = add i7 %select_ln6, i7 1" [matmul.cpp:10]   --->   Operation 380 'add' 'add_ln10' <Predicate = (!icmp_ln6)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 381 [1/1] (0.86ns)   --->   "%ifzero = icmp_eq  i7 %add_ln10, i7 100" [matmul.cpp:10]   --->   Operation 381 'icmp' 'ifzero' <Predicate = (!icmp_ln6)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 382 [1/1] (0.00ns)   --->   "%br_ln10 = br i1 %ifzero, void %ifFalse, void %ifTrue" [matmul.cpp:10]   --->   Operation 382 'br' 'br_ln10' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_8 : Operation 383 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 383 'br' 'br_ln0' <Predicate = (!icmp_ln6)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 6.02>
ST_9 : Operation 384 [1/2] (1.35ns)   --->   "%input_img_load = load i7 %input_img_addr" [matmul.cpp:12]   --->   Operation 384 'load' 'input_img_load' <Predicate = (!icmp_ln6)> <Delay = 1.35> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 385 [1/1] (0.00ns)   --->   "%bitcast_ln12 = bitcast i32 %input_img_load" [matmul.cpp:12]   --->   Operation 385 'bitcast' 'bitcast_ln12' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_9 : Operation 386 [1/2] (1.35ns)   --->   "%layer1_weights_load = load i12 %layer1_weights_addr" [matmul.cpp:12]   --->   Operation 386 'load' 'layer1_weights_load' <Predicate = (!icmp_ln6)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 3200> <ROM>
ST_9 : Operation 387 [4/4] (4.67ns)   --->   "%mul_i = fmul i32 %bitcast_ln12, i32 %layer1_weights_load" [matmul.cpp:12]   --->   Operation 387 'fmul' 'mul_i' <Predicate = (!icmp_ln6)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.67>
ST_10 : Operation 388 [3/4] (4.67ns)   --->   "%mul_i = fmul i32 %bitcast_ln12, i32 %layer1_weights_load" [matmul.cpp:12]   --->   Operation 388 'fmul' 'mul_i' <Predicate = (!icmp_ln6)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 4.67>
ST_11 : Operation 389 [2/4] (4.67ns)   --->   "%mul_i = fmul i32 %bitcast_ln12, i32 %layer1_weights_load" [matmul.cpp:12]   --->   Operation 389 'fmul' 'mul_i' <Predicate = (!icmp_ln6)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 4.67>
ST_12 : Operation 390 [1/4] (4.67ns)   --->   "%mul_i = fmul i32 %bitcast_ln12, i32 %layer1_weights_load" [matmul.cpp:12]   --->   Operation 390 'fmul' 'mul_i' <Predicate = (!icmp_ln6)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.54>
ST_13 : Operation 391 [1/1] (0.52ns)   --->   "%select_ln6_1 = select i1 %icmp_ln10, i32 0, i32 %sum" [matmul.cpp:6]   --->   Operation 391 'select' 'select_ln6_1' <Predicate = (!icmp_ln6)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 392 [5/5] (6.01ns)   --->   "%sum_1 = fadd i32 %select_ln6_1, i32 %mul_i" [matmul.cpp:12]   --->   Operation 392 'fadd' 'sum_1' <Predicate = (!icmp_ln6)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 12.5>
ST_14 : Operation 393 [4/5] (6.01ns)   --->   "%sum_1 = fadd i32 %select_ln6_1, i32 %mul_i" [matmul.cpp:12]   --->   Operation 393 'fadd' 'sum_1' <Predicate = (!icmp_ln6)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 12.5>
ST_15 : Operation 394 [3/5] (6.01ns)   --->   "%sum_1 = fadd i32 %select_ln6_1, i32 %mul_i" [matmul.cpp:12]   --->   Operation 394 'fadd' 'sum_1' <Predicate = (!icmp_ln6)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 12.5>
ST_16 : Operation 395 [2/5] (6.01ns)   --->   "%sum_1 = fadd i32 %select_ln6_1, i32 %mul_i" [matmul.cpp:12]   --->   Operation 395 'fadd' 'sum_1' <Predicate = (!icmp_ln6)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 12.5>
ST_17 : Operation 396 [1/5] (6.01ns)   --->   "%sum_1 = fadd i32 %select_ln6_1, i32 %mul_i" [matmul.cpp:12]   --->   Operation 396 'fadd' 'sum_1' <Predicate = (!icmp_ln6)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 1.35>
ST_18 : Operation 397 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @col_prod_str"   --->   Operation 397 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_18 : Operation 398 [1/1] (0.00ns)   --->   "%empty_23 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3200, i64 3200, i64 3200"   --->   Operation 398 'speclooptripcount' 'empty_23' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_18 : Operation 399 [1/1] (0.00ns)   --->   "%zext_ln6 = zext i6 %select_ln6_2" [matmul.cpp:6]   --->   Operation 399 'zext' 'zext_ln6' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_18 : Operation 400 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 400 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_18 : Operation 401 [1/1] (0.00ns)   --->   "%specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [matmul.cpp:8]   --->   Operation 401 'specloopname' 'specloopname_ln8' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_18 : Operation 402 [1/1] (0.00ns)   --->   "%temp_output_0_addr_34 = getelementptr i32 %temp_output_0, i64 0, i64 %zext_ln6" [matmul.cpp:14]   --->   Operation 402 'getelementptr' 'temp_output_0_addr_34' <Predicate = (ifzero)> <Delay = 0.00>
ST_18 : Operation 403 [1/1] (1.35ns)   --->   "%store_ln14 = store i32 %sum_1, i5 %temp_output_0_addr_34" [matmul.cpp:14]   --->   Operation 403 'store' 'store_ln14' <Predicate = (ifzero)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_18 : Operation 404 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ifFalse"   --->   Operation 404 'br' 'br_ln0' <Predicate = (ifzero)> <Delay = 0.00>

State 19 <SV = 8> <Delay = 0.48>
ST_19 : Operation 405 [1/1] (0.48ns)   --->   "%br_ln0 = br void %_Z5l1_mmPfPA32_KfPA32_f.exit"   --->   Operation 405 'br' 'br_ln0' <Predicate = true> <Delay = 0.48>

State 20 <SV = 9> <Delay = 1.35>
ST_20 : Operation 406 [1/1] (0.00ns)   --->   "%i = phi i6 %add_ln63, void %.split12._crit_edge, i6 0, void %_Z5l1_mmPfPA32_KfPA32_f.exit.preheader" [matmul.cpp:63]   --->   Operation 406 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 407 [1/1] (0.88ns)   --->   "%add_ln63 = add i6 %i, i6 1" [matmul.cpp:63]   --->   Operation 407 'add' 'add_ln63' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 408 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 408 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 409 [1/1] (0.87ns)   --->   "%icmp_ln63 = icmp_eq  i6 %i, i6 32" [matmul.cpp:63]   --->   Operation 409 'icmp' 'icmp_ln63' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 410 [1/1] (0.00ns)   --->   "%empty_24 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 410 'speclooptripcount' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 411 [1/1] (0.00ns)   --->   "%br_ln63 = br i1 %icmp_ln63, void %.split12, void %_Z7l1_reluPA32_fS0_.exit.preheader" [matmul.cpp:63]   --->   Operation 411 'br' 'br_ln63' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 412 [1/1] (0.00ns)   --->   "%i_cast = zext i6 %i" [matmul.cpp:63]   --->   Operation 412 'zext' 'i_cast' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_20 : Operation 413 [1/1] (0.00ns)   --->   "%temp_output_0_addr_2 = getelementptr i32 %temp_output_0, i64 0, i64 %i_cast" [matmul.cpp:65]   --->   Operation 413 'getelementptr' 'temp_output_0_addr_2' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_20 : Operation 414 [2/2] (1.35ns)   --->   "%temp_output_0_load = load i5 %temp_output_0_addr_2" [matmul.cpp:65]   --->   Operation 414 'load' 'temp_output_0_load' <Predicate = (!icmp_ln63)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_20 : Operation 415 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z5l1_mmPfPA32_KfPA32_f.exit"   --->   Operation 415 'br' 'br_ln0' <Predicate = (!icmp_ln63)> <Delay = 0.00>

State 21 <SV = 10> <Delay = 4.70>
ST_21 : Operation 416 [1/2] (1.35ns)   --->   "%temp_output_0_load = load i5 %temp_output_0_addr_2" [matmul.cpp:65]   --->   Operation 416 'load' 'temp_output_0_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_21 : Operation 417 [1/1] (0.00ns)   --->   "%bitcast_ln65 = bitcast i32 %temp_output_0_load" [matmul.cpp:65]   --->   Operation 417 'bitcast' 'bitcast_ln65' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 418 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln65, i32 23, i32 30" [matmul.cpp:65]   --->   Operation 418 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 419 [1/1] (0.00ns)   --->   "%trunc_ln65 = trunc i32 %bitcast_ln65" [matmul.cpp:65]   --->   Operation 419 'trunc' 'trunc_ln65' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 420 [1/1] (0.85ns)   --->   "%icmp_ln65 = icmp_ne  i8 %tmp, i8 255" [matmul.cpp:65]   --->   Operation 420 'icmp' 'icmp_ln65' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 421 [1/1] (0.97ns)   --->   "%icmp_ln65_1 = icmp_eq  i23 %trunc_ln65, i23 0" [matmul.cpp:65]   --->   Operation 421 'icmp' 'icmp_ln65_1' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 422 [2/2] (3.34ns)   --->   "%tmp_1 = fcmp_olt  i32 %temp_output_0_load, i32 0" [matmul.cpp:65]   --->   Operation 422 'fcmp' 'tmp_1' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 11> <Delay = 5.03>
ST_22 : Operation 423 [1/1] (0.00ns)   --->   "%specloopname_ln63 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [matmul.cpp:63]   --->   Operation 423 'specloopname' 'specloopname_ln63' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 424 [1/1] (0.00ns) (grouped into LUT with out node and_ln65)   --->   "%or_ln65 = or i1 %icmp_ln65_1, i1 %icmp_ln65" [matmul.cpp:65]   --->   Operation 424 'or' 'or_ln65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 425 [1/2] (3.34ns)   --->   "%tmp_1 = fcmp_olt  i32 %temp_output_0_load, i32 0" [matmul.cpp:65]   --->   Operation 425 'fcmp' 'tmp_1' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 426 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln65 = and i1 %or_ln65, i1 %tmp_1" [matmul.cpp:65]   --->   Operation 426 'and' 'and_ln65' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 427 [1/1] (0.00ns)   --->   "%br_ln65 = br i1 %and_ln65, void %.split12._crit_edge, void" [matmul.cpp:65]   --->   Operation 427 'br' 'br_ln65' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 428 [1/1] (1.35ns)   --->   "%store_ln66 = store i32 0, i5 %temp_output_0_addr_2" [matmul.cpp:66]   --->   Operation 428 'store' 'store_ln66' <Predicate = (and_ln65)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_22 : Operation 429 [1/1] (0.00ns)   --->   "%br_ln66 = br void %.split12._crit_edge" [matmul.cpp:66]   --->   Operation 429 'br' 'br_ln66' <Predicate = (and_ln65)> <Delay = 0.00>

State 23 <SV = 10> <Delay = 1.35>
ST_23 : Operation 430 [2/2] (1.35ns)   --->   "%temp_output_0_load_1 = load i5 %temp_output_0_addr" [matmul.cpp:31]   --->   Operation 430 'load' 'temp_output_0_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_23 : Operation 431 [1/1] (0.00ns)   --->   "%temp_output_0_addr_3 = getelementptr i32 %temp_output_0, i64 0, i64 1" [matmul.cpp:31]   --->   Operation 431 'getelementptr' 'temp_output_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 432 [2/2] (1.35ns)   --->   "%temp_output_0_load_2 = load i5 %temp_output_0_addr_3" [matmul.cpp:31]   --->   Operation 432 'load' 'temp_output_0_load_2' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 24 <SV = 11> <Delay = 1.35>
ST_24 : Operation 433 [1/2] (1.35ns)   --->   "%temp_output_0_load_1 = load i5 %temp_output_0_addr" [matmul.cpp:31]   --->   Operation 433 'load' 'temp_output_0_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_24 : Operation 434 [1/2] (1.35ns)   --->   "%temp_output_0_load_2 = load i5 %temp_output_0_addr_3" [matmul.cpp:31]   --->   Operation 434 'load' 'temp_output_0_load_2' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_24 : Operation 435 [1/1] (0.00ns)   --->   "%temp_output_0_addr_4 = getelementptr i32 %temp_output_0, i64 0, i64 2" [matmul.cpp:31]   --->   Operation 435 'getelementptr' 'temp_output_0_addr_4' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 436 [2/2] (1.35ns)   --->   "%temp_output_0_load_3 = load i5 %temp_output_0_addr_4" [matmul.cpp:31]   --->   Operation 436 'load' 'temp_output_0_load_3' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_24 : Operation 437 [1/1] (0.00ns)   --->   "%temp_output_0_addr_5 = getelementptr i32 %temp_output_0, i64 0, i64 3" [matmul.cpp:31]   --->   Operation 437 'getelementptr' 'temp_output_0_addr_5' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 438 [2/2] (1.35ns)   --->   "%temp_output_0_load_4 = load i5 %temp_output_0_addr_5" [matmul.cpp:31]   --->   Operation 438 'load' 'temp_output_0_load_4' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 25 <SV = 12> <Delay = 1.35>
ST_25 : Operation 439 [1/2] (1.35ns)   --->   "%temp_output_0_load_3 = load i5 %temp_output_0_addr_4" [matmul.cpp:31]   --->   Operation 439 'load' 'temp_output_0_load_3' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_25 : Operation 440 [1/2] (1.35ns)   --->   "%temp_output_0_load_4 = load i5 %temp_output_0_addr_5" [matmul.cpp:31]   --->   Operation 440 'load' 'temp_output_0_load_4' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_25 : Operation 441 [1/1] (0.00ns)   --->   "%temp_output_0_addr_6 = getelementptr i32 %temp_output_0, i64 0, i64 4" [matmul.cpp:31]   --->   Operation 441 'getelementptr' 'temp_output_0_addr_6' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 442 [2/2] (1.35ns)   --->   "%temp_output_0_load_5 = load i5 %temp_output_0_addr_6" [matmul.cpp:31]   --->   Operation 442 'load' 'temp_output_0_load_5' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_25 : Operation 443 [1/1] (0.00ns)   --->   "%temp_output_0_addr_7 = getelementptr i32 %temp_output_0, i64 0, i64 5" [matmul.cpp:31]   --->   Operation 443 'getelementptr' 'temp_output_0_addr_7' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 444 [2/2] (1.35ns)   --->   "%temp_output_0_load_6 = load i5 %temp_output_0_addr_7" [matmul.cpp:31]   --->   Operation 444 'load' 'temp_output_0_load_6' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 26 <SV = 13> <Delay = 1.35>
ST_26 : Operation 445 [1/2] (1.35ns)   --->   "%temp_output_0_load_5 = load i5 %temp_output_0_addr_6" [matmul.cpp:31]   --->   Operation 445 'load' 'temp_output_0_load_5' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_26 : Operation 446 [1/2] (1.35ns)   --->   "%temp_output_0_load_6 = load i5 %temp_output_0_addr_7" [matmul.cpp:31]   --->   Operation 446 'load' 'temp_output_0_load_6' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_26 : Operation 447 [1/1] (0.00ns)   --->   "%temp_output_0_addr_8 = getelementptr i32 %temp_output_0, i64 0, i64 6" [matmul.cpp:31]   --->   Operation 447 'getelementptr' 'temp_output_0_addr_8' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 448 [2/2] (1.35ns)   --->   "%temp_output_0_load_7 = load i5 %temp_output_0_addr_8" [matmul.cpp:31]   --->   Operation 448 'load' 'temp_output_0_load_7' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_26 : Operation 449 [1/1] (0.00ns)   --->   "%temp_output_0_addr_9 = getelementptr i32 %temp_output_0, i64 0, i64 7" [matmul.cpp:31]   --->   Operation 449 'getelementptr' 'temp_output_0_addr_9' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 450 [2/2] (1.35ns)   --->   "%temp_output_0_load_8 = load i5 %temp_output_0_addr_9" [matmul.cpp:31]   --->   Operation 450 'load' 'temp_output_0_load_8' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 27 <SV = 14> <Delay = 1.35>
ST_27 : Operation 451 [1/2] (1.35ns)   --->   "%temp_output_0_load_7 = load i5 %temp_output_0_addr_8" [matmul.cpp:31]   --->   Operation 451 'load' 'temp_output_0_load_7' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_27 : Operation 452 [1/2] (1.35ns)   --->   "%temp_output_0_load_8 = load i5 %temp_output_0_addr_9" [matmul.cpp:31]   --->   Operation 452 'load' 'temp_output_0_load_8' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_27 : Operation 453 [1/1] (0.00ns)   --->   "%temp_output_0_addr_10 = getelementptr i32 %temp_output_0, i64 0, i64 8" [matmul.cpp:31]   --->   Operation 453 'getelementptr' 'temp_output_0_addr_10' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 454 [2/2] (1.35ns)   --->   "%temp_output_0_load_9 = load i5 %temp_output_0_addr_10" [matmul.cpp:31]   --->   Operation 454 'load' 'temp_output_0_load_9' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_27 : Operation 455 [1/1] (0.00ns)   --->   "%temp_output_0_addr_11 = getelementptr i32 %temp_output_0, i64 0, i64 9" [matmul.cpp:31]   --->   Operation 455 'getelementptr' 'temp_output_0_addr_11' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 456 [2/2] (1.35ns)   --->   "%temp_output_0_load_10 = load i5 %temp_output_0_addr_11" [matmul.cpp:31]   --->   Operation 456 'load' 'temp_output_0_load_10' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 28 <SV = 15> <Delay = 1.35>
ST_28 : Operation 457 [1/2] (1.35ns)   --->   "%temp_output_0_load_9 = load i5 %temp_output_0_addr_10" [matmul.cpp:31]   --->   Operation 457 'load' 'temp_output_0_load_9' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_28 : Operation 458 [1/2] (1.35ns)   --->   "%temp_output_0_load_10 = load i5 %temp_output_0_addr_11" [matmul.cpp:31]   --->   Operation 458 'load' 'temp_output_0_load_10' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_28 : Operation 459 [1/1] (0.00ns)   --->   "%temp_output_0_addr_12 = getelementptr i32 %temp_output_0, i64 0, i64 10" [matmul.cpp:31]   --->   Operation 459 'getelementptr' 'temp_output_0_addr_12' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 460 [2/2] (1.35ns)   --->   "%temp_output_0_load_11 = load i5 %temp_output_0_addr_12" [matmul.cpp:31]   --->   Operation 460 'load' 'temp_output_0_load_11' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_28 : Operation 461 [1/1] (0.00ns)   --->   "%temp_output_0_addr_13 = getelementptr i32 %temp_output_0, i64 0, i64 11" [matmul.cpp:31]   --->   Operation 461 'getelementptr' 'temp_output_0_addr_13' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 462 [2/2] (1.35ns)   --->   "%temp_output_0_load_12 = load i5 %temp_output_0_addr_13" [matmul.cpp:31]   --->   Operation 462 'load' 'temp_output_0_load_12' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 29 <SV = 16> <Delay = 1.35>
ST_29 : Operation 463 [1/2] (1.35ns)   --->   "%temp_output_0_load_11 = load i5 %temp_output_0_addr_12" [matmul.cpp:31]   --->   Operation 463 'load' 'temp_output_0_load_11' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_29 : Operation 464 [1/2] (1.35ns)   --->   "%temp_output_0_load_12 = load i5 %temp_output_0_addr_13" [matmul.cpp:31]   --->   Operation 464 'load' 'temp_output_0_load_12' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_29 : Operation 465 [1/1] (0.00ns)   --->   "%temp_output_0_addr_14 = getelementptr i32 %temp_output_0, i64 0, i64 12" [matmul.cpp:31]   --->   Operation 465 'getelementptr' 'temp_output_0_addr_14' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 466 [2/2] (1.35ns)   --->   "%temp_output_0_load_13 = load i5 %temp_output_0_addr_14" [matmul.cpp:31]   --->   Operation 466 'load' 'temp_output_0_load_13' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_29 : Operation 467 [1/1] (0.00ns)   --->   "%temp_output_0_addr_15 = getelementptr i32 %temp_output_0, i64 0, i64 13" [matmul.cpp:31]   --->   Operation 467 'getelementptr' 'temp_output_0_addr_15' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 468 [2/2] (1.35ns)   --->   "%temp_output_0_load_14 = load i5 %temp_output_0_addr_15" [matmul.cpp:31]   --->   Operation 468 'load' 'temp_output_0_load_14' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 30 <SV = 17> <Delay = 1.35>
ST_30 : Operation 469 [1/2] (1.35ns)   --->   "%temp_output_0_load_13 = load i5 %temp_output_0_addr_14" [matmul.cpp:31]   --->   Operation 469 'load' 'temp_output_0_load_13' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_30 : Operation 470 [1/2] (1.35ns)   --->   "%temp_output_0_load_14 = load i5 %temp_output_0_addr_15" [matmul.cpp:31]   --->   Operation 470 'load' 'temp_output_0_load_14' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_30 : Operation 471 [1/1] (0.00ns)   --->   "%temp_output_0_addr_16 = getelementptr i32 %temp_output_0, i64 0, i64 14" [matmul.cpp:31]   --->   Operation 471 'getelementptr' 'temp_output_0_addr_16' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 472 [2/2] (1.35ns)   --->   "%temp_output_0_load_15 = load i5 %temp_output_0_addr_16" [matmul.cpp:31]   --->   Operation 472 'load' 'temp_output_0_load_15' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_30 : Operation 473 [1/1] (0.00ns)   --->   "%temp_output_0_addr_17 = getelementptr i32 %temp_output_0, i64 0, i64 15" [matmul.cpp:31]   --->   Operation 473 'getelementptr' 'temp_output_0_addr_17' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 474 [2/2] (1.35ns)   --->   "%temp_output_0_load_16 = load i5 %temp_output_0_addr_17" [matmul.cpp:31]   --->   Operation 474 'load' 'temp_output_0_load_16' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 31 <SV = 18> <Delay = 1.35>
ST_31 : Operation 475 [1/2] (1.35ns)   --->   "%temp_output_0_load_15 = load i5 %temp_output_0_addr_16" [matmul.cpp:31]   --->   Operation 475 'load' 'temp_output_0_load_15' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_31 : Operation 476 [1/2] (1.35ns)   --->   "%temp_output_0_load_16 = load i5 %temp_output_0_addr_17" [matmul.cpp:31]   --->   Operation 476 'load' 'temp_output_0_load_16' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_31 : Operation 477 [1/1] (0.00ns)   --->   "%temp_output_0_addr_18 = getelementptr i32 %temp_output_0, i64 0, i64 16" [matmul.cpp:31]   --->   Operation 477 'getelementptr' 'temp_output_0_addr_18' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 478 [2/2] (1.35ns)   --->   "%temp_output_0_load_17 = load i5 %temp_output_0_addr_18" [matmul.cpp:31]   --->   Operation 478 'load' 'temp_output_0_load_17' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_31 : Operation 479 [1/1] (0.00ns)   --->   "%temp_output_0_addr_19 = getelementptr i32 %temp_output_0, i64 0, i64 17" [matmul.cpp:31]   --->   Operation 479 'getelementptr' 'temp_output_0_addr_19' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 480 [2/2] (1.35ns)   --->   "%temp_output_0_load_18 = load i5 %temp_output_0_addr_19" [matmul.cpp:31]   --->   Operation 480 'load' 'temp_output_0_load_18' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 32 <SV = 19> <Delay = 1.35>
ST_32 : Operation 481 [1/2] (1.35ns)   --->   "%temp_output_0_load_17 = load i5 %temp_output_0_addr_18" [matmul.cpp:31]   --->   Operation 481 'load' 'temp_output_0_load_17' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_32 : Operation 482 [1/2] (1.35ns)   --->   "%temp_output_0_load_18 = load i5 %temp_output_0_addr_19" [matmul.cpp:31]   --->   Operation 482 'load' 'temp_output_0_load_18' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_32 : Operation 483 [1/1] (0.00ns)   --->   "%temp_output_0_addr_20 = getelementptr i32 %temp_output_0, i64 0, i64 18" [matmul.cpp:31]   --->   Operation 483 'getelementptr' 'temp_output_0_addr_20' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 484 [2/2] (1.35ns)   --->   "%temp_output_0_load_19 = load i5 %temp_output_0_addr_20" [matmul.cpp:31]   --->   Operation 484 'load' 'temp_output_0_load_19' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_32 : Operation 485 [1/1] (0.00ns)   --->   "%temp_output_0_addr_21 = getelementptr i32 %temp_output_0, i64 0, i64 19" [matmul.cpp:31]   --->   Operation 485 'getelementptr' 'temp_output_0_addr_21' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 486 [2/2] (1.35ns)   --->   "%temp_output_0_load_20 = load i5 %temp_output_0_addr_21" [matmul.cpp:31]   --->   Operation 486 'load' 'temp_output_0_load_20' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 33 <SV = 20> <Delay = 1.35>
ST_33 : Operation 487 [1/2] (1.35ns)   --->   "%temp_output_0_load_19 = load i5 %temp_output_0_addr_20" [matmul.cpp:31]   --->   Operation 487 'load' 'temp_output_0_load_19' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_33 : Operation 488 [1/2] (1.35ns)   --->   "%temp_output_0_load_20 = load i5 %temp_output_0_addr_21" [matmul.cpp:31]   --->   Operation 488 'load' 'temp_output_0_load_20' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_33 : Operation 489 [1/1] (0.00ns)   --->   "%temp_output_0_addr_22 = getelementptr i32 %temp_output_0, i64 0, i64 20" [matmul.cpp:31]   --->   Operation 489 'getelementptr' 'temp_output_0_addr_22' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 490 [2/2] (1.35ns)   --->   "%temp_output_0_load_21 = load i5 %temp_output_0_addr_22" [matmul.cpp:31]   --->   Operation 490 'load' 'temp_output_0_load_21' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_33 : Operation 491 [1/1] (0.00ns)   --->   "%temp_output_0_addr_23 = getelementptr i32 %temp_output_0, i64 0, i64 21" [matmul.cpp:31]   --->   Operation 491 'getelementptr' 'temp_output_0_addr_23' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 492 [2/2] (1.35ns)   --->   "%temp_output_0_load_22 = load i5 %temp_output_0_addr_23" [matmul.cpp:31]   --->   Operation 492 'load' 'temp_output_0_load_22' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 34 <SV = 21> <Delay = 1.35>
ST_34 : Operation 493 [1/2] (1.35ns)   --->   "%temp_output_0_load_21 = load i5 %temp_output_0_addr_22" [matmul.cpp:31]   --->   Operation 493 'load' 'temp_output_0_load_21' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_34 : Operation 494 [1/2] (1.35ns)   --->   "%temp_output_0_load_22 = load i5 %temp_output_0_addr_23" [matmul.cpp:31]   --->   Operation 494 'load' 'temp_output_0_load_22' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_34 : Operation 495 [1/1] (0.00ns)   --->   "%temp_output_0_addr_24 = getelementptr i32 %temp_output_0, i64 0, i64 22" [matmul.cpp:31]   --->   Operation 495 'getelementptr' 'temp_output_0_addr_24' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 496 [2/2] (1.35ns)   --->   "%temp_output_0_load_23 = load i5 %temp_output_0_addr_24" [matmul.cpp:31]   --->   Operation 496 'load' 'temp_output_0_load_23' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_34 : Operation 497 [1/1] (0.00ns)   --->   "%temp_output_0_addr_25 = getelementptr i32 %temp_output_0, i64 0, i64 23" [matmul.cpp:31]   --->   Operation 497 'getelementptr' 'temp_output_0_addr_25' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 498 [2/2] (1.35ns)   --->   "%temp_output_0_load_24 = load i5 %temp_output_0_addr_25" [matmul.cpp:31]   --->   Operation 498 'load' 'temp_output_0_load_24' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 35 <SV = 22> <Delay = 1.35>
ST_35 : Operation 499 [1/2] (1.35ns)   --->   "%temp_output_0_load_23 = load i5 %temp_output_0_addr_24" [matmul.cpp:31]   --->   Operation 499 'load' 'temp_output_0_load_23' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_35 : Operation 500 [1/2] (1.35ns)   --->   "%temp_output_0_load_24 = load i5 %temp_output_0_addr_25" [matmul.cpp:31]   --->   Operation 500 'load' 'temp_output_0_load_24' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_35 : Operation 501 [1/1] (0.00ns)   --->   "%temp_output_0_addr_26 = getelementptr i32 %temp_output_0, i64 0, i64 24" [matmul.cpp:31]   --->   Operation 501 'getelementptr' 'temp_output_0_addr_26' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 502 [2/2] (1.35ns)   --->   "%temp_output_0_load_25 = load i5 %temp_output_0_addr_26" [matmul.cpp:31]   --->   Operation 502 'load' 'temp_output_0_load_25' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_35 : Operation 503 [1/1] (0.00ns)   --->   "%temp_output_0_addr_27 = getelementptr i32 %temp_output_0, i64 0, i64 25" [matmul.cpp:31]   --->   Operation 503 'getelementptr' 'temp_output_0_addr_27' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 504 [2/2] (1.35ns)   --->   "%temp_output_0_load_26 = load i5 %temp_output_0_addr_27" [matmul.cpp:31]   --->   Operation 504 'load' 'temp_output_0_load_26' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 36 <SV = 23> <Delay = 1.35>
ST_36 : Operation 505 [1/2] (1.35ns)   --->   "%temp_output_0_load_25 = load i5 %temp_output_0_addr_26" [matmul.cpp:31]   --->   Operation 505 'load' 'temp_output_0_load_25' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_36 : Operation 506 [1/2] (1.35ns)   --->   "%temp_output_0_load_26 = load i5 %temp_output_0_addr_27" [matmul.cpp:31]   --->   Operation 506 'load' 'temp_output_0_load_26' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_36 : Operation 507 [1/1] (0.00ns)   --->   "%temp_output_0_addr_28 = getelementptr i32 %temp_output_0, i64 0, i64 26" [matmul.cpp:31]   --->   Operation 507 'getelementptr' 'temp_output_0_addr_28' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 508 [2/2] (1.35ns)   --->   "%temp_output_0_load_27 = load i5 %temp_output_0_addr_28" [matmul.cpp:31]   --->   Operation 508 'load' 'temp_output_0_load_27' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_36 : Operation 509 [1/1] (0.00ns)   --->   "%temp_output_0_addr_29 = getelementptr i32 %temp_output_0, i64 0, i64 27" [matmul.cpp:31]   --->   Operation 509 'getelementptr' 'temp_output_0_addr_29' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 510 [2/2] (1.35ns)   --->   "%temp_output_0_load_28 = load i5 %temp_output_0_addr_29" [matmul.cpp:31]   --->   Operation 510 'load' 'temp_output_0_load_28' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 37 <SV = 24> <Delay = 1.35>
ST_37 : Operation 511 [1/2] (1.35ns)   --->   "%temp_output_0_load_27 = load i5 %temp_output_0_addr_28" [matmul.cpp:31]   --->   Operation 511 'load' 'temp_output_0_load_27' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_37 : Operation 512 [1/2] (1.35ns)   --->   "%temp_output_0_load_28 = load i5 %temp_output_0_addr_29" [matmul.cpp:31]   --->   Operation 512 'load' 'temp_output_0_load_28' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_37 : Operation 513 [1/1] (0.00ns)   --->   "%temp_output_0_addr_30 = getelementptr i32 %temp_output_0, i64 0, i64 28" [matmul.cpp:31]   --->   Operation 513 'getelementptr' 'temp_output_0_addr_30' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 514 [2/2] (1.35ns)   --->   "%temp_output_0_load_29 = load i5 %temp_output_0_addr_30" [matmul.cpp:31]   --->   Operation 514 'load' 'temp_output_0_load_29' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_37 : Operation 515 [1/1] (0.00ns)   --->   "%temp_output_0_addr_31 = getelementptr i32 %temp_output_0, i64 0, i64 29" [matmul.cpp:31]   --->   Operation 515 'getelementptr' 'temp_output_0_addr_31' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 516 [2/2] (1.35ns)   --->   "%temp_output_0_load_30 = load i5 %temp_output_0_addr_31" [matmul.cpp:31]   --->   Operation 516 'load' 'temp_output_0_load_30' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 38 <SV = 25> <Delay = 1.35>
ST_38 : Operation 517 [1/2] (1.35ns)   --->   "%temp_output_0_load_29 = load i5 %temp_output_0_addr_30" [matmul.cpp:31]   --->   Operation 517 'load' 'temp_output_0_load_29' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_38 : Operation 518 [1/2] (1.35ns)   --->   "%temp_output_0_load_30 = load i5 %temp_output_0_addr_31" [matmul.cpp:31]   --->   Operation 518 'load' 'temp_output_0_load_30' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_38 : Operation 519 [1/1] (0.00ns)   --->   "%temp_output_0_addr_32 = getelementptr i32 %temp_output_0, i64 0, i64 30" [matmul.cpp:31]   --->   Operation 519 'getelementptr' 'temp_output_0_addr_32' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 520 [2/2] (1.35ns)   --->   "%temp_output_0_load_31 = load i5 %temp_output_0_addr_32" [matmul.cpp:31]   --->   Operation 520 'load' 'temp_output_0_load_31' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_38 : Operation 521 [1/1] (0.00ns)   --->   "%temp_output_0_addr_33 = getelementptr i32 %temp_output_0, i64 0, i64 31" [matmul.cpp:31]   --->   Operation 521 'getelementptr' 'temp_output_0_addr_33' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 522 [2/2] (1.35ns)   --->   "%temp_output_0_load_32 = load i5 %temp_output_0_addr_33" [matmul.cpp:31]   --->   Operation 522 'load' 'temp_output_0_load_32' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 39 <SV = 26> <Delay = 1.35>
ST_39 : Operation 523 [1/2] (1.35ns)   --->   "%temp_output_0_load_31 = load i5 %temp_output_0_addr_32" [matmul.cpp:31]   --->   Operation 523 'load' 'temp_output_0_load_31' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_39 : Operation 524 [1/2] (1.35ns)   --->   "%temp_output_0_load_32 = load i5 %temp_output_0_addr_33" [matmul.cpp:31]   --->   Operation 524 'load' 'temp_output_0_load_32' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_39 : Operation 525 [1/1] (0.48ns)   --->   "%br_ln0 = br void %_Z7l1_reluPA32_fS0_.exit"   --->   Operation 525 'br' 'br_ln0' <Predicate = true> <Delay = 0.48>

State 40 <SV = 27> <Delay = 0.87>
ST_40 : Operation 526 [1/1] (0.00ns)   --->   "%j_1 = phi i5 %add_ln25, void %.split10, i5 0, void %_Z7l1_reluPA32_fS0_.exit.preheader" [matmul.cpp:25]   --->   Operation 526 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 527 [1/1] (0.87ns)   --->   "%add_ln25 = add i5 %j_1, i5 1" [matmul.cpp:25]   --->   Operation 527 'add' 'add_ln25' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 528 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 528 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 529 [1/1] (0.87ns)   --->   "%icmp_ln25 = icmp_eq  i5 %j_1, i5 16" [matmul.cpp:25]   --->   Operation 529 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 530 [1/1] (0.00ns)   --->   "%empty_25 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 530 'speclooptripcount' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 531 [1/1] (0.00ns)   --->   "%br_ln25 = br i1 %icmp_ln25, void %.split10, void %_Z5l2_mmPA32_fPA16_KfPA16_f.exit.preheader" [matmul.cpp:25]   --->   Operation 531 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 532 [1/1] (0.00ns)   --->   "%j_1_cast = zext i5 %j_1" [matmul.cpp:25]   --->   Operation 532 'zext' 'j_1_cast' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_40 : Operation 533 [1/1] (0.00ns)   --->   "%layer2_weights_0_addr = getelementptr i32 %layer2_weights_0, i64 0, i64 %j_1_cast" [matmul.cpp:31]   --->   Operation 533 'getelementptr' 'layer2_weights_0_addr' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_40 : Operation 534 [2/2] (0.79ns)   --->   "%layer2_weights_0_load = load i4 %layer2_weights_0_addr" [matmul.cpp:31]   --->   Operation 534 'load' 'layer2_weights_0_load' <Predicate = (!icmp_ln25)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>

State 41 <SV = 28> <Delay = 5.46>
ST_41 : Operation 535 [1/2] (0.79ns)   --->   "%layer2_weights_0_load = load i4 %layer2_weights_0_addr" [matmul.cpp:31]   --->   Operation 535 'load' 'layer2_weights_0_load' <Predicate = (!icmp_ln25)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_41 : Operation 536 [4/4] (4.67ns)   --->   "%mul_i5 = fmul i32 %temp_output_0_load_1, i32 %layer2_weights_0_load" [matmul.cpp:31]   --->   Operation 536 'fmul' 'mul_i5' <Predicate = (!icmp_ln25)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 29> <Delay = 4.67>
ST_42 : Operation 537 [3/4] (4.67ns)   --->   "%mul_i5 = fmul i32 %temp_output_0_load_1, i32 %layer2_weights_0_load" [matmul.cpp:31]   --->   Operation 537 'fmul' 'mul_i5' <Predicate = (!icmp_ln25)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 30> <Delay = 4.67>
ST_43 : Operation 538 [2/4] (4.67ns)   --->   "%mul_i5 = fmul i32 %temp_output_0_load_1, i32 %layer2_weights_0_load" [matmul.cpp:31]   --->   Operation 538 'fmul' 'mul_i5' <Predicate = (!icmp_ln25)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 31> <Delay = 4.67>
ST_44 : Operation 539 [1/4] (4.67ns)   --->   "%mul_i5 = fmul i32 %temp_output_0_load_1, i32 %layer2_weights_0_load" [matmul.cpp:31]   --->   Operation 539 'fmul' 'mul_i5' <Predicate = (!icmp_ln25)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 32> <Delay = 6.01>
ST_45 : Operation 540 [5/5] (6.01ns)   --->   "%sum_3 = fadd i32 %mul_i5, i32 0" [matmul.cpp:31]   --->   Operation 540 'fadd' 'sum_3' <Predicate = (!icmp_ln25)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 541 [1/1] (0.00ns)   --->   "%layer2_weights_1_addr = getelementptr i32 %layer2_weights_1, i64 0, i64 %j_1_cast" [matmul.cpp:31]   --->   Operation 541 'getelementptr' 'layer2_weights_1_addr' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_45 : Operation 542 [2/2] (0.79ns)   --->   "%layer2_weights_1_load = load i4 %layer2_weights_1_addr" [matmul.cpp:31]   --->   Operation 542 'load' 'layer2_weights_1_load' <Predicate = (!icmp_ln25)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>

State 46 <SV = 33> <Delay = 6.01>
ST_46 : Operation 543 [4/5] (6.01ns)   --->   "%sum_3 = fadd i32 %mul_i5, i32 0" [matmul.cpp:31]   --->   Operation 543 'fadd' 'sum_3' <Predicate = (!icmp_ln25)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 544 [1/2] (0.79ns)   --->   "%layer2_weights_1_load = load i4 %layer2_weights_1_addr" [matmul.cpp:31]   --->   Operation 544 'load' 'layer2_weights_1_load' <Predicate = (!icmp_ln25)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_46 : Operation 545 [4/4] (4.67ns)   --->   "%mul_i5_1 = fmul i32 %temp_output_0_load_2, i32 %layer2_weights_1_load" [matmul.cpp:31]   --->   Operation 545 'fmul' 'mul_i5_1' <Predicate = (!icmp_ln25)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 34> <Delay = 6.01>
ST_47 : Operation 546 [3/5] (6.01ns)   --->   "%sum_3 = fadd i32 %mul_i5, i32 0" [matmul.cpp:31]   --->   Operation 546 'fadd' 'sum_3' <Predicate = (!icmp_ln25)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 547 [3/4] (4.67ns)   --->   "%mul_i5_1 = fmul i32 %temp_output_0_load_2, i32 %layer2_weights_1_load" [matmul.cpp:31]   --->   Operation 547 'fmul' 'mul_i5_1' <Predicate = (!icmp_ln25)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 35> <Delay = 6.01>
ST_48 : Operation 548 [2/5] (6.01ns)   --->   "%sum_3 = fadd i32 %mul_i5, i32 0" [matmul.cpp:31]   --->   Operation 548 'fadd' 'sum_3' <Predicate = (!icmp_ln25)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 549 [2/4] (4.67ns)   --->   "%mul_i5_1 = fmul i32 %temp_output_0_load_2, i32 %layer2_weights_1_load" [matmul.cpp:31]   --->   Operation 549 'fmul' 'mul_i5_1' <Predicate = (!icmp_ln25)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 36> <Delay = 6.01>
ST_49 : Operation 550 [1/5] (6.01ns)   --->   "%sum_3 = fadd i32 %mul_i5, i32 0" [matmul.cpp:31]   --->   Operation 550 'fadd' 'sum_3' <Predicate = (!icmp_ln25)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 551 [1/4] (4.67ns)   --->   "%mul_i5_1 = fmul i32 %temp_output_0_load_2, i32 %layer2_weights_1_load" [matmul.cpp:31]   --->   Operation 551 'fmul' 'mul_i5_1' <Predicate = (!icmp_ln25)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 37> <Delay = 6.01>
ST_50 : Operation 552 [5/5] (6.01ns)   --->   "%sum_3_1 = fadd i32 %sum_3, i32 %mul_i5_1" [matmul.cpp:31]   --->   Operation 552 'fadd' 'sum_3_1' <Predicate = (!icmp_ln25)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 553 [1/1] (0.00ns)   --->   "%layer2_weights_2_addr = getelementptr i32 %layer2_weights_2, i64 0, i64 %j_1_cast" [matmul.cpp:31]   --->   Operation 553 'getelementptr' 'layer2_weights_2_addr' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_50 : Operation 554 [2/2] (0.79ns)   --->   "%layer2_weights_2_load = load i4 %layer2_weights_2_addr" [matmul.cpp:31]   --->   Operation 554 'load' 'layer2_weights_2_load' <Predicate = (!icmp_ln25)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>

State 51 <SV = 38> <Delay = 6.01>
ST_51 : Operation 555 [4/5] (6.01ns)   --->   "%sum_3_1 = fadd i32 %sum_3, i32 %mul_i5_1" [matmul.cpp:31]   --->   Operation 555 'fadd' 'sum_3_1' <Predicate = (!icmp_ln25)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 556 [1/2] (0.79ns)   --->   "%layer2_weights_2_load = load i4 %layer2_weights_2_addr" [matmul.cpp:31]   --->   Operation 556 'load' 'layer2_weights_2_load' <Predicate = (!icmp_ln25)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_51 : Operation 557 [4/4] (4.67ns)   --->   "%mul_i5_2 = fmul i32 %temp_output_0_load_3, i32 %layer2_weights_2_load" [matmul.cpp:31]   --->   Operation 557 'fmul' 'mul_i5_2' <Predicate = (!icmp_ln25)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 39> <Delay = 6.01>
ST_52 : Operation 558 [3/5] (6.01ns)   --->   "%sum_3_1 = fadd i32 %sum_3, i32 %mul_i5_1" [matmul.cpp:31]   --->   Operation 558 'fadd' 'sum_3_1' <Predicate = (!icmp_ln25)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 559 [3/4] (4.67ns)   --->   "%mul_i5_2 = fmul i32 %temp_output_0_load_3, i32 %layer2_weights_2_load" [matmul.cpp:31]   --->   Operation 559 'fmul' 'mul_i5_2' <Predicate = (!icmp_ln25)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 40> <Delay = 6.01>
ST_53 : Operation 560 [2/5] (6.01ns)   --->   "%sum_3_1 = fadd i32 %sum_3, i32 %mul_i5_1" [matmul.cpp:31]   --->   Operation 560 'fadd' 'sum_3_1' <Predicate = (!icmp_ln25)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 561 [2/4] (4.67ns)   --->   "%mul_i5_2 = fmul i32 %temp_output_0_load_3, i32 %layer2_weights_2_load" [matmul.cpp:31]   --->   Operation 561 'fmul' 'mul_i5_2' <Predicate = (!icmp_ln25)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 41> <Delay = 6.01>
ST_54 : Operation 562 [1/5] (6.01ns)   --->   "%sum_3_1 = fadd i32 %sum_3, i32 %mul_i5_1" [matmul.cpp:31]   --->   Operation 562 'fadd' 'sum_3_1' <Predicate = (!icmp_ln25)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 563 [1/4] (4.67ns)   --->   "%mul_i5_2 = fmul i32 %temp_output_0_load_3, i32 %layer2_weights_2_load" [matmul.cpp:31]   --->   Operation 563 'fmul' 'mul_i5_2' <Predicate = (!icmp_ln25)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 42> <Delay = 6.01>
ST_55 : Operation 564 [5/5] (6.01ns)   --->   "%sum_3_2 = fadd i32 %sum_3_1, i32 %mul_i5_2" [matmul.cpp:31]   --->   Operation 564 'fadd' 'sum_3_2' <Predicate = (!icmp_ln25)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 565 [1/1] (0.00ns)   --->   "%layer2_weights_3_addr = getelementptr i32 %layer2_weights_3, i64 0, i64 %j_1_cast" [matmul.cpp:31]   --->   Operation 565 'getelementptr' 'layer2_weights_3_addr' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_55 : Operation 566 [2/2] (0.79ns)   --->   "%layer2_weights_3_load = load i4 %layer2_weights_3_addr" [matmul.cpp:31]   --->   Operation 566 'load' 'layer2_weights_3_load' <Predicate = (!icmp_ln25)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>

State 56 <SV = 43> <Delay = 6.01>
ST_56 : Operation 567 [4/5] (6.01ns)   --->   "%sum_3_2 = fadd i32 %sum_3_1, i32 %mul_i5_2" [matmul.cpp:31]   --->   Operation 567 'fadd' 'sum_3_2' <Predicate = (!icmp_ln25)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 568 [1/2] (0.79ns)   --->   "%layer2_weights_3_load = load i4 %layer2_weights_3_addr" [matmul.cpp:31]   --->   Operation 568 'load' 'layer2_weights_3_load' <Predicate = (!icmp_ln25)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_56 : Operation 569 [4/4] (4.67ns)   --->   "%mul_i5_3 = fmul i32 %temp_output_0_load_4, i32 %layer2_weights_3_load" [matmul.cpp:31]   --->   Operation 569 'fmul' 'mul_i5_3' <Predicate = (!icmp_ln25)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 44> <Delay = 6.01>
ST_57 : Operation 570 [3/5] (6.01ns)   --->   "%sum_3_2 = fadd i32 %sum_3_1, i32 %mul_i5_2" [matmul.cpp:31]   --->   Operation 570 'fadd' 'sum_3_2' <Predicate = (!icmp_ln25)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 571 [3/4] (4.67ns)   --->   "%mul_i5_3 = fmul i32 %temp_output_0_load_4, i32 %layer2_weights_3_load" [matmul.cpp:31]   --->   Operation 571 'fmul' 'mul_i5_3' <Predicate = (!icmp_ln25)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 45> <Delay = 6.01>
ST_58 : Operation 572 [2/5] (6.01ns)   --->   "%sum_3_2 = fadd i32 %sum_3_1, i32 %mul_i5_2" [matmul.cpp:31]   --->   Operation 572 'fadd' 'sum_3_2' <Predicate = (!icmp_ln25)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 573 [2/4] (4.67ns)   --->   "%mul_i5_3 = fmul i32 %temp_output_0_load_4, i32 %layer2_weights_3_load" [matmul.cpp:31]   --->   Operation 573 'fmul' 'mul_i5_3' <Predicate = (!icmp_ln25)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 46> <Delay = 6.01>
ST_59 : Operation 574 [1/5] (6.01ns)   --->   "%sum_3_2 = fadd i32 %sum_3_1, i32 %mul_i5_2" [matmul.cpp:31]   --->   Operation 574 'fadd' 'sum_3_2' <Predicate = (!icmp_ln25)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 575 [1/4] (4.67ns)   --->   "%mul_i5_3 = fmul i32 %temp_output_0_load_4, i32 %layer2_weights_3_load" [matmul.cpp:31]   --->   Operation 575 'fmul' 'mul_i5_3' <Predicate = (!icmp_ln25)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 47> <Delay = 6.01>
ST_60 : Operation 576 [5/5] (6.01ns)   --->   "%sum_3_3 = fadd i32 %sum_3_2, i32 %mul_i5_3" [matmul.cpp:31]   --->   Operation 576 'fadd' 'sum_3_3' <Predicate = (!icmp_ln25)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 577 [1/1] (0.00ns)   --->   "%layer2_weights_4_addr = getelementptr i32 %layer2_weights_4, i64 0, i64 %j_1_cast" [matmul.cpp:31]   --->   Operation 577 'getelementptr' 'layer2_weights_4_addr' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_60 : Operation 578 [2/2] (0.79ns)   --->   "%layer2_weights_4_load = load i4 %layer2_weights_4_addr" [matmul.cpp:31]   --->   Operation 578 'load' 'layer2_weights_4_load' <Predicate = (!icmp_ln25)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>

State 61 <SV = 48> <Delay = 6.01>
ST_61 : Operation 579 [4/5] (6.01ns)   --->   "%sum_3_3 = fadd i32 %sum_3_2, i32 %mul_i5_3" [matmul.cpp:31]   --->   Operation 579 'fadd' 'sum_3_3' <Predicate = (!icmp_ln25)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 580 [1/2] (0.79ns)   --->   "%layer2_weights_4_load = load i4 %layer2_weights_4_addr" [matmul.cpp:31]   --->   Operation 580 'load' 'layer2_weights_4_load' <Predicate = (!icmp_ln25)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_61 : Operation 581 [4/4] (4.67ns)   --->   "%mul_i5_4 = fmul i32 %temp_output_0_load_5, i32 %layer2_weights_4_load" [matmul.cpp:31]   --->   Operation 581 'fmul' 'mul_i5_4' <Predicate = (!icmp_ln25)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 49> <Delay = 6.01>
ST_62 : Operation 582 [3/5] (6.01ns)   --->   "%sum_3_3 = fadd i32 %sum_3_2, i32 %mul_i5_3" [matmul.cpp:31]   --->   Operation 582 'fadd' 'sum_3_3' <Predicate = (!icmp_ln25)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 583 [3/4] (4.67ns)   --->   "%mul_i5_4 = fmul i32 %temp_output_0_load_5, i32 %layer2_weights_4_load" [matmul.cpp:31]   --->   Operation 583 'fmul' 'mul_i5_4' <Predicate = (!icmp_ln25)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 50> <Delay = 6.01>
ST_63 : Operation 584 [2/5] (6.01ns)   --->   "%sum_3_3 = fadd i32 %sum_3_2, i32 %mul_i5_3" [matmul.cpp:31]   --->   Operation 584 'fadd' 'sum_3_3' <Predicate = (!icmp_ln25)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 585 [2/4] (4.67ns)   --->   "%mul_i5_4 = fmul i32 %temp_output_0_load_5, i32 %layer2_weights_4_load" [matmul.cpp:31]   --->   Operation 585 'fmul' 'mul_i5_4' <Predicate = (!icmp_ln25)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 51> <Delay = 6.01>
ST_64 : Operation 586 [1/5] (6.01ns)   --->   "%sum_3_3 = fadd i32 %sum_3_2, i32 %mul_i5_3" [matmul.cpp:31]   --->   Operation 586 'fadd' 'sum_3_3' <Predicate = (!icmp_ln25)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 587 [1/4] (4.67ns)   --->   "%mul_i5_4 = fmul i32 %temp_output_0_load_5, i32 %layer2_weights_4_load" [matmul.cpp:31]   --->   Operation 587 'fmul' 'mul_i5_4' <Predicate = (!icmp_ln25)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 52> <Delay = 6.01>
ST_65 : Operation 588 [5/5] (6.01ns)   --->   "%sum_3_4 = fadd i32 %sum_3_3, i32 %mul_i5_4" [matmul.cpp:31]   --->   Operation 588 'fadd' 'sum_3_4' <Predicate = (!icmp_ln25)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 589 [1/1] (0.00ns)   --->   "%layer2_weights_5_addr = getelementptr i32 %layer2_weights_5, i64 0, i64 %j_1_cast" [matmul.cpp:31]   --->   Operation 589 'getelementptr' 'layer2_weights_5_addr' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_65 : Operation 590 [2/2] (0.79ns)   --->   "%layer2_weights_5_load = load i4 %layer2_weights_5_addr" [matmul.cpp:31]   --->   Operation 590 'load' 'layer2_weights_5_load' <Predicate = (!icmp_ln25)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>

State 66 <SV = 53> <Delay = 6.01>
ST_66 : Operation 591 [4/5] (6.01ns)   --->   "%sum_3_4 = fadd i32 %sum_3_3, i32 %mul_i5_4" [matmul.cpp:31]   --->   Operation 591 'fadd' 'sum_3_4' <Predicate = (!icmp_ln25)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 592 [1/2] (0.79ns)   --->   "%layer2_weights_5_load = load i4 %layer2_weights_5_addr" [matmul.cpp:31]   --->   Operation 592 'load' 'layer2_weights_5_load' <Predicate = (!icmp_ln25)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_66 : Operation 593 [4/4] (4.67ns)   --->   "%mul_i5_5 = fmul i32 %temp_output_0_load_6, i32 %layer2_weights_5_load" [matmul.cpp:31]   --->   Operation 593 'fmul' 'mul_i5_5' <Predicate = (!icmp_ln25)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 54> <Delay = 6.01>
ST_67 : Operation 594 [3/5] (6.01ns)   --->   "%sum_3_4 = fadd i32 %sum_3_3, i32 %mul_i5_4" [matmul.cpp:31]   --->   Operation 594 'fadd' 'sum_3_4' <Predicate = (!icmp_ln25)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 595 [3/4] (4.67ns)   --->   "%mul_i5_5 = fmul i32 %temp_output_0_load_6, i32 %layer2_weights_5_load" [matmul.cpp:31]   --->   Operation 595 'fmul' 'mul_i5_5' <Predicate = (!icmp_ln25)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 55> <Delay = 6.01>
ST_68 : Operation 596 [2/5] (6.01ns)   --->   "%sum_3_4 = fadd i32 %sum_3_3, i32 %mul_i5_4" [matmul.cpp:31]   --->   Operation 596 'fadd' 'sum_3_4' <Predicate = (!icmp_ln25)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 597 [2/4] (4.67ns)   --->   "%mul_i5_5 = fmul i32 %temp_output_0_load_6, i32 %layer2_weights_5_load" [matmul.cpp:31]   --->   Operation 597 'fmul' 'mul_i5_5' <Predicate = (!icmp_ln25)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 56> <Delay = 6.01>
ST_69 : Operation 598 [1/5] (6.01ns)   --->   "%sum_3_4 = fadd i32 %sum_3_3, i32 %mul_i5_4" [matmul.cpp:31]   --->   Operation 598 'fadd' 'sum_3_4' <Predicate = (!icmp_ln25)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 599 [1/4] (4.67ns)   --->   "%mul_i5_5 = fmul i32 %temp_output_0_load_6, i32 %layer2_weights_5_load" [matmul.cpp:31]   --->   Operation 599 'fmul' 'mul_i5_5' <Predicate = (!icmp_ln25)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 57> <Delay = 6.01>
ST_70 : Operation 600 [5/5] (6.01ns)   --->   "%sum_3_5 = fadd i32 %sum_3_4, i32 %mul_i5_5" [matmul.cpp:31]   --->   Operation 600 'fadd' 'sum_3_5' <Predicate = (!icmp_ln25)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 601 [1/1] (0.00ns)   --->   "%layer2_weights_6_addr = getelementptr i32 %layer2_weights_6, i64 0, i64 %j_1_cast" [matmul.cpp:31]   --->   Operation 601 'getelementptr' 'layer2_weights_6_addr' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_70 : Operation 602 [2/2] (0.79ns)   --->   "%layer2_weights_6_load = load i4 %layer2_weights_6_addr" [matmul.cpp:31]   --->   Operation 602 'load' 'layer2_weights_6_load' <Predicate = (!icmp_ln25)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>

State 71 <SV = 58> <Delay = 6.01>
ST_71 : Operation 603 [4/5] (6.01ns)   --->   "%sum_3_5 = fadd i32 %sum_3_4, i32 %mul_i5_5" [matmul.cpp:31]   --->   Operation 603 'fadd' 'sum_3_5' <Predicate = (!icmp_ln25)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 604 [1/2] (0.79ns)   --->   "%layer2_weights_6_load = load i4 %layer2_weights_6_addr" [matmul.cpp:31]   --->   Operation 604 'load' 'layer2_weights_6_load' <Predicate = (!icmp_ln25)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_71 : Operation 605 [4/4] (4.67ns)   --->   "%mul_i5_6 = fmul i32 %temp_output_0_load_7, i32 %layer2_weights_6_load" [matmul.cpp:31]   --->   Operation 605 'fmul' 'mul_i5_6' <Predicate = (!icmp_ln25)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 59> <Delay = 6.01>
ST_72 : Operation 606 [3/5] (6.01ns)   --->   "%sum_3_5 = fadd i32 %sum_3_4, i32 %mul_i5_5" [matmul.cpp:31]   --->   Operation 606 'fadd' 'sum_3_5' <Predicate = (!icmp_ln25)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 607 [3/4] (4.67ns)   --->   "%mul_i5_6 = fmul i32 %temp_output_0_load_7, i32 %layer2_weights_6_load" [matmul.cpp:31]   --->   Operation 607 'fmul' 'mul_i5_6' <Predicate = (!icmp_ln25)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 60> <Delay = 6.01>
ST_73 : Operation 608 [2/5] (6.01ns)   --->   "%sum_3_5 = fadd i32 %sum_3_4, i32 %mul_i5_5" [matmul.cpp:31]   --->   Operation 608 'fadd' 'sum_3_5' <Predicate = (!icmp_ln25)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 609 [2/4] (4.67ns)   --->   "%mul_i5_6 = fmul i32 %temp_output_0_load_7, i32 %layer2_weights_6_load" [matmul.cpp:31]   --->   Operation 609 'fmul' 'mul_i5_6' <Predicate = (!icmp_ln25)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 61> <Delay = 6.01>
ST_74 : Operation 610 [1/5] (6.01ns)   --->   "%sum_3_5 = fadd i32 %sum_3_4, i32 %mul_i5_5" [matmul.cpp:31]   --->   Operation 610 'fadd' 'sum_3_5' <Predicate = (!icmp_ln25)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 611 [1/4] (4.67ns)   --->   "%mul_i5_6 = fmul i32 %temp_output_0_load_7, i32 %layer2_weights_6_load" [matmul.cpp:31]   --->   Operation 611 'fmul' 'mul_i5_6' <Predicate = (!icmp_ln25)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 62> <Delay = 6.01>
ST_75 : Operation 612 [5/5] (6.01ns)   --->   "%sum_3_6 = fadd i32 %sum_3_5, i32 %mul_i5_6" [matmul.cpp:31]   --->   Operation 612 'fadd' 'sum_3_6' <Predicate = (!icmp_ln25)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 613 [1/1] (0.00ns)   --->   "%layer2_weights_7_addr = getelementptr i32 %layer2_weights_7, i64 0, i64 %j_1_cast" [matmul.cpp:31]   --->   Operation 613 'getelementptr' 'layer2_weights_7_addr' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_75 : Operation 614 [2/2] (0.79ns)   --->   "%layer2_weights_7_load = load i4 %layer2_weights_7_addr" [matmul.cpp:31]   --->   Operation 614 'load' 'layer2_weights_7_load' <Predicate = (!icmp_ln25)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>

State 76 <SV = 63> <Delay = 6.01>
ST_76 : Operation 615 [4/5] (6.01ns)   --->   "%sum_3_6 = fadd i32 %sum_3_5, i32 %mul_i5_6" [matmul.cpp:31]   --->   Operation 615 'fadd' 'sum_3_6' <Predicate = (!icmp_ln25)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 616 [1/2] (0.79ns)   --->   "%layer2_weights_7_load = load i4 %layer2_weights_7_addr" [matmul.cpp:31]   --->   Operation 616 'load' 'layer2_weights_7_load' <Predicate = (!icmp_ln25)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_76 : Operation 617 [4/4] (4.67ns)   --->   "%mul_i5_7 = fmul i32 %temp_output_0_load_8, i32 %layer2_weights_7_load" [matmul.cpp:31]   --->   Operation 617 'fmul' 'mul_i5_7' <Predicate = (!icmp_ln25)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 64> <Delay = 6.01>
ST_77 : Operation 618 [3/5] (6.01ns)   --->   "%sum_3_6 = fadd i32 %sum_3_5, i32 %mul_i5_6" [matmul.cpp:31]   --->   Operation 618 'fadd' 'sum_3_6' <Predicate = (!icmp_ln25)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 619 [3/4] (4.67ns)   --->   "%mul_i5_7 = fmul i32 %temp_output_0_load_8, i32 %layer2_weights_7_load" [matmul.cpp:31]   --->   Operation 619 'fmul' 'mul_i5_7' <Predicate = (!icmp_ln25)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 65> <Delay = 6.01>
ST_78 : Operation 620 [2/5] (6.01ns)   --->   "%sum_3_6 = fadd i32 %sum_3_5, i32 %mul_i5_6" [matmul.cpp:31]   --->   Operation 620 'fadd' 'sum_3_6' <Predicate = (!icmp_ln25)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 621 [2/4] (4.67ns)   --->   "%mul_i5_7 = fmul i32 %temp_output_0_load_8, i32 %layer2_weights_7_load" [matmul.cpp:31]   --->   Operation 621 'fmul' 'mul_i5_7' <Predicate = (!icmp_ln25)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 66> <Delay = 6.01>
ST_79 : Operation 622 [1/5] (6.01ns)   --->   "%sum_3_6 = fadd i32 %sum_3_5, i32 %mul_i5_6" [matmul.cpp:31]   --->   Operation 622 'fadd' 'sum_3_6' <Predicate = (!icmp_ln25)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 623 [1/4] (4.67ns)   --->   "%mul_i5_7 = fmul i32 %temp_output_0_load_8, i32 %layer2_weights_7_load" [matmul.cpp:31]   --->   Operation 623 'fmul' 'mul_i5_7' <Predicate = (!icmp_ln25)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 67> <Delay = 6.01>
ST_80 : Operation 624 [5/5] (6.01ns)   --->   "%sum_3_7 = fadd i32 %sum_3_6, i32 %mul_i5_7" [matmul.cpp:31]   --->   Operation 624 'fadd' 'sum_3_7' <Predicate = (!icmp_ln25)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 625 [1/1] (0.00ns)   --->   "%layer2_weights_8_addr = getelementptr i32 %layer2_weights_8, i64 0, i64 %j_1_cast" [matmul.cpp:31]   --->   Operation 625 'getelementptr' 'layer2_weights_8_addr' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_80 : Operation 626 [2/2] (0.79ns)   --->   "%layer2_weights_8_load = load i4 %layer2_weights_8_addr" [matmul.cpp:31]   --->   Operation 626 'load' 'layer2_weights_8_load' <Predicate = (!icmp_ln25)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>

State 81 <SV = 68> <Delay = 6.01>
ST_81 : Operation 627 [4/5] (6.01ns)   --->   "%sum_3_7 = fadd i32 %sum_3_6, i32 %mul_i5_7" [matmul.cpp:31]   --->   Operation 627 'fadd' 'sum_3_7' <Predicate = (!icmp_ln25)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 628 [1/2] (0.79ns)   --->   "%layer2_weights_8_load = load i4 %layer2_weights_8_addr" [matmul.cpp:31]   --->   Operation 628 'load' 'layer2_weights_8_load' <Predicate = (!icmp_ln25)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_81 : Operation 629 [4/4] (4.67ns)   --->   "%mul_i5_8 = fmul i32 %temp_output_0_load_9, i32 %layer2_weights_8_load" [matmul.cpp:31]   --->   Operation 629 'fmul' 'mul_i5_8' <Predicate = (!icmp_ln25)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 69> <Delay = 6.01>
ST_82 : Operation 630 [3/5] (6.01ns)   --->   "%sum_3_7 = fadd i32 %sum_3_6, i32 %mul_i5_7" [matmul.cpp:31]   --->   Operation 630 'fadd' 'sum_3_7' <Predicate = (!icmp_ln25)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 631 [3/4] (4.67ns)   --->   "%mul_i5_8 = fmul i32 %temp_output_0_load_9, i32 %layer2_weights_8_load" [matmul.cpp:31]   --->   Operation 631 'fmul' 'mul_i5_8' <Predicate = (!icmp_ln25)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 70> <Delay = 6.01>
ST_83 : Operation 632 [2/5] (6.01ns)   --->   "%sum_3_7 = fadd i32 %sum_3_6, i32 %mul_i5_7" [matmul.cpp:31]   --->   Operation 632 'fadd' 'sum_3_7' <Predicate = (!icmp_ln25)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 633 [2/4] (4.67ns)   --->   "%mul_i5_8 = fmul i32 %temp_output_0_load_9, i32 %layer2_weights_8_load" [matmul.cpp:31]   --->   Operation 633 'fmul' 'mul_i5_8' <Predicate = (!icmp_ln25)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 71> <Delay = 6.01>
ST_84 : Operation 634 [1/5] (6.01ns)   --->   "%sum_3_7 = fadd i32 %sum_3_6, i32 %mul_i5_7" [matmul.cpp:31]   --->   Operation 634 'fadd' 'sum_3_7' <Predicate = (!icmp_ln25)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 635 [1/4] (4.67ns)   --->   "%mul_i5_8 = fmul i32 %temp_output_0_load_9, i32 %layer2_weights_8_load" [matmul.cpp:31]   --->   Operation 635 'fmul' 'mul_i5_8' <Predicate = (!icmp_ln25)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 72> <Delay = 6.01>
ST_85 : Operation 636 [5/5] (6.01ns)   --->   "%sum_3_8 = fadd i32 %sum_3_7, i32 %mul_i5_8" [matmul.cpp:31]   --->   Operation 636 'fadd' 'sum_3_8' <Predicate = (!icmp_ln25)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 637 [1/1] (0.00ns)   --->   "%layer2_weights_9_addr = getelementptr i32 %layer2_weights_9, i64 0, i64 %j_1_cast" [matmul.cpp:31]   --->   Operation 637 'getelementptr' 'layer2_weights_9_addr' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_85 : Operation 638 [2/2] (0.79ns)   --->   "%layer2_weights_9_load = load i4 %layer2_weights_9_addr" [matmul.cpp:31]   --->   Operation 638 'load' 'layer2_weights_9_load' <Predicate = (!icmp_ln25)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>

State 86 <SV = 73> <Delay = 6.01>
ST_86 : Operation 639 [4/5] (6.01ns)   --->   "%sum_3_8 = fadd i32 %sum_3_7, i32 %mul_i5_8" [matmul.cpp:31]   --->   Operation 639 'fadd' 'sum_3_8' <Predicate = (!icmp_ln25)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 640 [1/2] (0.79ns)   --->   "%layer2_weights_9_load = load i4 %layer2_weights_9_addr" [matmul.cpp:31]   --->   Operation 640 'load' 'layer2_weights_9_load' <Predicate = (!icmp_ln25)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_86 : Operation 641 [4/4] (4.67ns)   --->   "%mul_i5_9 = fmul i32 %temp_output_0_load_10, i32 %layer2_weights_9_load" [matmul.cpp:31]   --->   Operation 641 'fmul' 'mul_i5_9' <Predicate = (!icmp_ln25)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 74> <Delay = 6.01>
ST_87 : Operation 642 [3/5] (6.01ns)   --->   "%sum_3_8 = fadd i32 %sum_3_7, i32 %mul_i5_8" [matmul.cpp:31]   --->   Operation 642 'fadd' 'sum_3_8' <Predicate = (!icmp_ln25)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 643 [3/4] (4.67ns)   --->   "%mul_i5_9 = fmul i32 %temp_output_0_load_10, i32 %layer2_weights_9_load" [matmul.cpp:31]   --->   Operation 643 'fmul' 'mul_i5_9' <Predicate = (!icmp_ln25)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 75> <Delay = 6.01>
ST_88 : Operation 644 [2/5] (6.01ns)   --->   "%sum_3_8 = fadd i32 %sum_3_7, i32 %mul_i5_8" [matmul.cpp:31]   --->   Operation 644 'fadd' 'sum_3_8' <Predicate = (!icmp_ln25)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 645 [2/4] (4.67ns)   --->   "%mul_i5_9 = fmul i32 %temp_output_0_load_10, i32 %layer2_weights_9_load" [matmul.cpp:31]   --->   Operation 645 'fmul' 'mul_i5_9' <Predicate = (!icmp_ln25)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 76> <Delay = 6.01>
ST_89 : Operation 646 [1/5] (6.01ns)   --->   "%sum_3_8 = fadd i32 %sum_3_7, i32 %mul_i5_8" [matmul.cpp:31]   --->   Operation 646 'fadd' 'sum_3_8' <Predicate = (!icmp_ln25)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 647 [1/4] (4.67ns)   --->   "%mul_i5_9 = fmul i32 %temp_output_0_load_10, i32 %layer2_weights_9_load" [matmul.cpp:31]   --->   Operation 647 'fmul' 'mul_i5_9' <Predicate = (!icmp_ln25)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 77> <Delay = 6.01>
ST_90 : Operation 648 [5/5] (6.01ns)   --->   "%sum_3_9 = fadd i32 %sum_3_8, i32 %mul_i5_9" [matmul.cpp:31]   --->   Operation 648 'fadd' 'sum_3_9' <Predicate = (!icmp_ln25)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 649 [1/1] (0.00ns)   --->   "%layer2_weights_10_addr = getelementptr i32 %layer2_weights_10, i64 0, i64 %j_1_cast" [matmul.cpp:31]   --->   Operation 649 'getelementptr' 'layer2_weights_10_addr' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_90 : Operation 650 [2/2] (0.79ns)   --->   "%layer2_weights_10_load = load i4 %layer2_weights_10_addr" [matmul.cpp:31]   --->   Operation 650 'load' 'layer2_weights_10_load' <Predicate = (!icmp_ln25)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>

State 91 <SV = 78> <Delay = 6.01>
ST_91 : Operation 651 [4/5] (6.01ns)   --->   "%sum_3_9 = fadd i32 %sum_3_8, i32 %mul_i5_9" [matmul.cpp:31]   --->   Operation 651 'fadd' 'sum_3_9' <Predicate = (!icmp_ln25)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 652 [1/2] (0.79ns)   --->   "%layer2_weights_10_load = load i4 %layer2_weights_10_addr" [matmul.cpp:31]   --->   Operation 652 'load' 'layer2_weights_10_load' <Predicate = (!icmp_ln25)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_91 : Operation 653 [4/4] (4.67ns)   --->   "%mul_i5_s = fmul i32 %temp_output_0_load_11, i32 %layer2_weights_10_load" [matmul.cpp:31]   --->   Operation 653 'fmul' 'mul_i5_s' <Predicate = (!icmp_ln25)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 79> <Delay = 6.01>
ST_92 : Operation 654 [3/5] (6.01ns)   --->   "%sum_3_9 = fadd i32 %sum_3_8, i32 %mul_i5_9" [matmul.cpp:31]   --->   Operation 654 'fadd' 'sum_3_9' <Predicate = (!icmp_ln25)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 655 [3/4] (4.67ns)   --->   "%mul_i5_s = fmul i32 %temp_output_0_load_11, i32 %layer2_weights_10_load" [matmul.cpp:31]   --->   Operation 655 'fmul' 'mul_i5_s' <Predicate = (!icmp_ln25)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 80> <Delay = 6.01>
ST_93 : Operation 656 [2/5] (6.01ns)   --->   "%sum_3_9 = fadd i32 %sum_3_8, i32 %mul_i5_9" [matmul.cpp:31]   --->   Operation 656 'fadd' 'sum_3_9' <Predicate = (!icmp_ln25)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 657 [2/4] (4.67ns)   --->   "%mul_i5_s = fmul i32 %temp_output_0_load_11, i32 %layer2_weights_10_load" [matmul.cpp:31]   --->   Operation 657 'fmul' 'mul_i5_s' <Predicate = (!icmp_ln25)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 81> <Delay = 6.01>
ST_94 : Operation 658 [1/5] (6.01ns)   --->   "%sum_3_9 = fadd i32 %sum_3_8, i32 %mul_i5_9" [matmul.cpp:31]   --->   Operation 658 'fadd' 'sum_3_9' <Predicate = (!icmp_ln25)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 659 [1/4] (4.67ns)   --->   "%mul_i5_s = fmul i32 %temp_output_0_load_11, i32 %layer2_weights_10_load" [matmul.cpp:31]   --->   Operation 659 'fmul' 'mul_i5_s' <Predicate = (!icmp_ln25)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 82> <Delay = 6.01>
ST_95 : Operation 660 [5/5] (6.01ns)   --->   "%sum_3_s = fadd i32 %sum_3_9, i32 %mul_i5_s" [matmul.cpp:31]   --->   Operation 660 'fadd' 'sum_3_s' <Predicate = (!icmp_ln25)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 661 [1/1] (0.00ns)   --->   "%layer2_weights_11_addr = getelementptr i32 %layer2_weights_11, i64 0, i64 %j_1_cast" [matmul.cpp:31]   --->   Operation 661 'getelementptr' 'layer2_weights_11_addr' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_95 : Operation 662 [2/2] (0.79ns)   --->   "%layer2_weights_11_load = load i4 %layer2_weights_11_addr" [matmul.cpp:31]   --->   Operation 662 'load' 'layer2_weights_11_load' <Predicate = (!icmp_ln25)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>

State 96 <SV = 83> <Delay = 6.01>
ST_96 : Operation 663 [4/5] (6.01ns)   --->   "%sum_3_s = fadd i32 %sum_3_9, i32 %mul_i5_s" [matmul.cpp:31]   --->   Operation 663 'fadd' 'sum_3_s' <Predicate = (!icmp_ln25)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 664 [1/2] (0.79ns)   --->   "%layer2_weights_11_load = load i4 %layer2_weights_11_addr" [matmul.cpp:31]   --->   Operation 664 'load' 'layer2_weights_11_load' <Predicate = (!icmp_ln25)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_96 : Operation 665 [4/4] (4.67ns)   --->   "%mul_i5_10 = fmul i32 %temp_output_0_load_12, i32 %layer2_weights_11_load" [matmul.cpp:31]   --->   Operation 665 'fmul' 'mul_i5_10' <Predicate = (!icmp_ln25)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 84> <Delay = 6.01>
ST_97 : Operation 666 [3/5] (6.01ns)   --->   "%sum_3_s = fadd i32 %sum_3_9, i32 %mul_i5_s" [matmul.cpp:31]   --->   Operation 666 'fadd' 'sum_3_s' <Predicate = (!icmp_ln25)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 667 [3/4] (4.67ns)   --->   "%mul_i5_10 = fmul i32 %temp_output_0_load_12, i32 %layer2_weights_11_load" [matmul.cpp:31]   --->   Operation 667 'fmul' 'mul_i5_10' <Predicate = (!icmp_ln25)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 85> <Delay = 6.01>
ST_98 : Operation 668 [2/5] (6.01ns)   --->   "%sum_3_s = fadd i32 %sum_3_9, i32 %mul_i5_s" [matmul.cpp:31]   --->   Operation 668 'fadd' 'sum_3_s' <Predicate = (!icmp_ln25)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 669 [2/4] (4.67ns)   --->   "%mul_i5_10 = fmul i32 %temp_output_0_load_12, i32 %layer2_weights_11_load" [matmul.cpp:31]   --->   Operation 669 'fmul' 'mul_i5_10' <Predicate = (!icmp_ln25)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 86> <Delay = 6.01>
ST_99 : Operation 670 [1/5] (6.01ns)   --->   "%sum_3_s = fadd i32 %sum_3_9, i32 %mul_i5_s" [matmul.cpp:31]   --->   Operation 670 'fadd' 'sum_3_s' <Predicate = (!icmp_ln25)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 671 [1/4] (4.67ns)   --->   "%mul_i5_10 = fmul i32 %temp_output_0_load_12, i32 %layer2_weights_11_load" [matmul.cpp:31]   --->   Operation 671 'fmul' 'mul_i5_10' <Predicate = (!icmp_ln25)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 87> <Delay = 6.01>
ST_100 : Operation 672 [5/5] (6.01ns)   --->   "%sum_3_10 = fadd i32 %sum_3_s, i32 %mul_i5_10" [matmul.cpp:31]   --->   Operation 672 'fadd' 'sum_3_10' <Predicate = (!icmp_ln25)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 673 [1/1] (0.00ns)   --->   "%layer2_weights_12_addr = getelementptr i32 %layer2_weights_12, i64 0, i64 %j_1_cast" [matmul.cpp:31]   --->   Operation 673 'getelementptr' 'layer2_weights_12_addr' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_100 : Operation 674 [2/2] (0.79ns)   --->   "%layer2_weights_12_load = load i4 %layer2_weights_12_addr" [matmul.cpp:31]   --->   Operation 674 'load' 'layer2_weights_12_load' <Predicate = (!icmp_ln25)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>

State 101 <SV = 88> <Delay = 6.01>
ST_101 : Operation 675 [4/5] (6.01ns)   --->   "%sum_3_10 = fadd i32 %sum_3_s, i32 %mul_i5_10" [matmul.cpp:31]   --->   Operation 675 'fadd' 'sum_3_10' <Predicate = (!icmp_ln25)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 676 [1/2] (0.79ns)   --->   "%layer2_weights_12_load = load i4 %layer2_weights_12_addr" [matmul.cpp:31]   --->   Operation 676 'load' 'layer2_weights_12_load' <Predicate = (!icmp_ln25)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_101 : Operation 677 [4/4] (4.67ns)   --->   "%mul_i5_11 = fmul i32 %temp_output_0_load_13, i32 %layer2_weights_12_load" [matmul.cpp:31]   --->   Operation 677 'fmul' 'mul_i5_11' <Predicate = (!icmp_ln25)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 89> <Delay = 6.01>
ST_102 : Operation 678 [3/5] (6.01ns)   --->   "%sum_3_10 = fadd i32 %sum_3_s, i32 %mul_i5_10" [matmul.cpp:31]   --->   Operation 678 'fadd' 'sum_3_10' <Predicate = (!icmp_ln25)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 679 [3/4] (4.67ns)   --->   "%mul_i5_11 = fmul i32 %temp_output_0_load_13, i32 %layer2_weights_12_load" [matmul.cpp:31]   --->   Operation 679 'fmul' 'mul_i5_11' <Predicate = (!icmp_ln25)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 90> <Delay = 6.01>
ST_103 : Operation 680 [2/5] (6.01ns)   --->   "%sum_3_10 = fadd i32 %sum_3_s, i32 %mul_i5_10" [matmul.cpp:31]   --->   Operation 680 'fadd' 'sum_3_10' <Predicate = (!icmp_ln25)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 681 [2/4] (4.67ns)   --->   "%mul_i5_11 = fmul i32 %temp_output_0_load_13, i32 %layer2_weights_12_load" [matmul.cpp:31]   --->   Operation 681 'fmul' 'mul_i5_11' <Predicate = (!icmp_ln25)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 91> <Delay = 6.01>
ST_104 : Operation 682 [1/5] (6.01ns)   --->   "%sum_3_10 = fadd i32 %sum_3_s, i32 %mul_i5_10" [matmul.cpp:31]   --->   Operation 682 'fadd' 'sum_3_10' <Predicate = (!icmp_ln25)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 683 [1/4] (4.67ns)   --->   "%mul_i5_11 = fmul i32 %temp_output_0_load_13, i32 %layer2_weights_12_load" [matmul.cpp:31]   --->   Operation 683 'fmul' 'mul_i5_11' <Predicate = (!icmp_ln25)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 92> <Delay = 6.01>
ST_105 : Operation 684 [5/5] (6.01ns)   --->   "%sum_3_11 = fadd i32 %sum_3_10, i32 %mul_i5_11" [matmul.cpp:31]   --->   Operation 684 'fadd' 'sum_3_11' <Predicate = (!icmp_ln25)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 685 [1/1] (0.00ns)   --->   "%layer2_weights_13_addr = getelementptr i32 %layer2_weights_13, i64 0, i64 %j_1_cast" [matmul.cpp:31]   --->   Operation 685 'getelementptr' 'layer2_weights_13_addr' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_105 : Operation 686 [2/2] (0.79ns)   --->   "%layer2_weights_13_load = load i4 %layer2_weights_13_addr" [matmul.cpp:31]   --->   Operation 686 'load' 'layer2_weights_13_load' <Predicate = (!icmp_ln25)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>

State 106 <SV = 93> <Delay = 6.01>
ST_106 : Operation 687 [4/5] (6.01ns)   --->   "%sum_3_11 = fadd i32 %sum_3_10, i32 %mul_i5_11" [matmul.cpp:31]   --->   Operation 687 'fadd' 'sum_3_11' <Predicate = (!icmp_ln25)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 688 [1/2] (0.79ns)   --->   "%layer2_weights_13_load = load i4 %layer2_weights_13_addr" [matmul.cpp:31]   --->   Operation 688 'load' 'layer2_weights_13_load' <Predicate = (!icmp_ln25)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_106 : Operation 689 [4/4] (4.67ns)   --->   "%mul_i5_12 = fmul i32 %temp_output_0_load_14, i32 %layer2_weights_13_load" [matmul.cpp:31]   --->   Operation 689 'fmul' 'mul_i5_12' <Predicate = (!icmp_ln25)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 94> <Delay = 6.01>
ST_107 : Operation 690 [3/5] (6.01ns)   --->   "%sum_3_11 = fadd i32 %sum_3_10, i32 %mul_i5_11" [matmul.cpp:31]   --->   Operation 690 'fadd' 'sum_3_11' <Predicate = (!icmp_ln25)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 691 [3/4] (4.67ns)   --->   "%mul_i5_12 = fmul i32 %temp_output_0_load_14, i32 %layer2_weights_13_load" [matmul.cpp:31]   --->   Operation 691 'fmul' 'mul_i5_12' <Predicate = (!icmp_ln25)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 95> <Delay = 6.01>
ST_108 : Operation 692 [2/5] (6.01ns)   --->   "%sum_3_11 = fadd i32 %sum_3_10, i32 %mul_i5_11" [matmul.cpp:31]   --->   Operation 692 'fadd' 'sum_3_11' <Predicate = (!icmp_ln25)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 693 [2/4] (4.67ns)   --->   "%mul_i5_12 = fmul i32 %temp_output_0_load_14, i32 %layer2_weights_13_load" [matmul.cpp:31]   --->   Operation 693 'fmul' 'mul_i5_12' <Predicate = (!icmp_ln25)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 96> <Delay = 6.01>
ST_109 : Operation 694 [1/5] (6.01ns)   --->   "%sum_3_11 = fadd i32 %sum_3_10, i32 %mul_i5_11" [matmul.cpp:31]   --->   Operation 694 'fadd' 'sum_3_11' <Predicate = (!icmp_ln25)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 695 [1/4] (4.67ns)   --->   "%mul_i5_12 = fmul i32 %temp_output_0_load_14, i32 %layer2_weights_13_load" [matmul.cpp:31]   --->   Operation 695 'fmul' 'mul_i5_12' <Predicate = (!icmp_ln25)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 97> <Delay = 6.01>
ST_110 : Operation 696 [5/5] (6.01ns)   --->   "%sum_3_12 = fadd i32 %sum_3_11, i32 %mul_i5_12" [matmul.cpp:31]   --->   Operation 696 'fadd' 'sum_3_12' <Predicate = (!icmp_ln25)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 697 [1/1] (0.00ns)   --->   "%layer2_weights_14_addr = getelementptr i32 %layer2_weights_14, i64 0, i64 %j_1_cast" [matmul.cpp:31]   --->   Operation 697 'getelementptr' 'layer2_weights_14_addr' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_110 : Operation 698 [2/2] (0.79ns)   --->   "%layer2_weights_14_load = load i4 %layer2_weights_14_addr" [matmul.cpp:31]   --->   Operation 698 'load' 'layer2_weights_14_load' <Predicate = (!icmp_ln25)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>

State 111 <SV = 98> <Delay = 6.01>
ST_111 : Operation 699 [4/5] (6.01ns)   --->   "%sum_3_12 = fadd i32 %sum_3_11, i32 %mul_i5_12" [matmul.cpp:31]   --->   Operation 699 'fadd' 'sum_3_12' <Predicate = (!icmp_ln25)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 700 [1/2] (0.79ns)   --->   "%layer2_weights_14_load = load i4 %layer2_weights_14_addr" [matmul.cpp:31]   --->   Operation 700 'load' 'layer2_weights_14_load' <Predicate = (!icmp_ln25)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_111 : Operation 701 [4/4] (4.67ns)   --->   "%mul_i5_13 = fmul i32 %temp_output_0_load_15, i32 %layer2_weights_14_load" [matmul.cpp:31]   --->   Operation 701 'fmul' 'mul_i5_13' <Predicate = (!icmp_ln25)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 99> <Delay = 6.01>
ST_112 : Operation 702 [3/5] (6.01ns)   --->   "%sum_3_12 = fadd i32 %sum_3_11, i32 %mul_i5_12" [matmul.cpp:31]   --->   Operation 702 'fadd' 'sum_3_12' <Predicate = (!icmp_ln25)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 703 [3/4] (4.67ns)   --->   "%mul_i5_13 = fmul i32 %temp_output_0_load_15, i32 %layer2_weights_14_load" [matmul.cpp:31]   --->   Operation 703 'fmul' 'mul_i5_13' <Predicate = (!icmp_ln25)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 100> <Delay = 6.01>
ST_113 : Operation 704 [2/5] (6.01ns)   --->   "%sum_3_12 = fadd i32 %sum_3_11, i32 %mul_i5_12" [matmul.cpp:31]   --->   Operation 704 'fadd' 'sum_3_12' <Predicate = (!icmp_ln25)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 705 [2/4] (4.67ns)   --->   "%mul_i5_13 = fmul i32 %temp_output_0_load_15, i32 %layer2_weights_14_load" [matmul.cpp:31]   --->   Operation 705 'fmul' 'mul_i5_13' <Predicate = (!icmp_ln25)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 101> <Delay = 6.01>
ST_114 : Operation 706 [1/5] (6.01ns)   --->   "%sum_3_12 = fadd i32 %sum_3_11, i32 %mul_i5_12" [matmul.cpp:31]   --->   Operation 706 'fadd' 'sum_3_12' <Predicate = (!icmp_ln25)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 707 [1/4] (4.67ns)   --->   "%mul_i5_13 = fmul i32 %temp_output_0_load_15, i32 %layer2_weights_14_load" [matmul.cpp:31]   --->   Operation 707 'fmul' 'mul_i5_13' <Predicate = (!icmp_ln25)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 102> <Delay = 6.01>
ST_115 : Operation 708 [5/5] (6.01ns)   --->   "%sum_3_13 = fadd i32 %sum_3_12, i32 %mul_i5_13" [matmul.cpp:31]   --->   Operation 708 'fadd' 'sum_3_13' <Predicate = (!icmp_ln25)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 709 [1/1] (0.00ns)   --->   "%layer2_weights_15_addr = getelementptr i32 %layer2_weights_15, i64 0, i64 %j_1_cast" [matmul.cpp:31]   --->   Operation 709 'getelementptr' 'layer2_weights_15_addr' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_115 : Operation 710 [2/2] (0.79ns)   --->   "%layer2_weights_15_load = load i4 %layer2_weights_15_addr" [matmul.cpp:31]   --->   Operation 710 'load' 'layer2_weights_15_load' <Predicate = (!icmp_ln25)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>

State 116 <SV = 103> <Delay = 6.01>
ST_116 : Operation 711 [4/5] (6.01ns)   --->   "%sum_3_13 = fadd i32 %sum_3_12, i32 %mul_i5_13" [matmul.cpp:31]   --->   Operation 711 'fadd' 'sum_3_13' <Predicate = (!icmp_ln25)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 712 [1/2] (0.79ns)   --->   "%layer2_weights_15_load = load i4 %layer2_weights_15_addr" [matmul.cpp:31]   --->   Operation 712 'load' 'layer2_weights_15_load' <Predicate = (!icmp_ln25)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_116 : Operation 713 [4/4] (4.67ns)   --->   "%mul_i5_14 = fmul i32 %temp_output_0_load_16, i32 %layer2_weights_15_load" [matmul.cpp:31]   --->   Operation 713 'fmul' 'mul_i5_14' <Predicate = (!icmp_ln25)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 104> <Delay = 6.01>
ST_117 : Operation 714 [3/5] (6.01ns)   --->   "%sum_3_13 = fadd i32 %sum_3_12, i32 %mul_i5_13" [matmul.cpp:31]   --->   Operation 714 'fadd' 'sum_3_13' <Predicate = (!icmp_ln25)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 715 [3/4] (4.67ns)   --->   "%mul_i5_14 = fmul i32 %temp_output_0_load_16, i32 %layer2_weights_15_load" [matmul.cpp:31]   --->   Operation 715 'fmul' 'mul_i5_14' <Predicate = (!icmp_ln25)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 105> <Delay = 6.01>
ST_118 : Operation 716 [2/5] (6.01ns)   --->   "%sum_3_13 = fadd i32 %sum_3_12, i32 %mul_i5_13" [matmul.cpp:31]   --->   Operation 716 'fadd' 'sum_3_13' <Predicate = (!icmp_ln25)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 717 [2/4] (4.67ns)   --->   "%mul_i5_14 = fmul i32 %temp_output_0_load_16, i32 %layer2_weights_15_load" [matmul.cpp:31]   --->   Operation 717 'fmul' 'mul_i5_14' <Predicate = (!icmp_ln25)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 106> <Delay = 6.01>
ST_119 : Operation 718 [1/5] (6.01ns)   --->   "%sum_3_13 = fadd i32 %sum_3_12, i32 %mul_i5_13" [matmul.cpp:31]   --->   Operation 718 'fadd' 'sum_3_13' <Predicate = (!icmp_ln25)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 719 [1/4] (4.67ns)   --->   "%mul_i5_14 = fmul i32 %temp_output_0_load_16, i32 %layer2_weights_15_load" [matmul.cpp:31]   --->   Operation 719 'fmul' 'mul_i5_14' <Predicate = (!icmp_ln25)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 107> <Delay = 6.01>
ST_120 : Operation 720 [5/5] (6.01ns)   --->   "%sum_3_14 = fadd i32 %sum_3_13, i32 %mul_i5_14" [matmul.cpp:31]   --->   Operation 720 'fadd' 'sum_3_14' <Predicate = (!icmp_ln25)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 721 [1/1] (0.00ns)   --->   "%layer2_weights_16_addr = getelementptr i32 %layer2_weights_16, i64 0, i64 %j_1_cast" [matmul.cpp:31]   --->   Operation 721 'getelementptr' 'layer2_weights_16_addr' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_120 : Operation 722 [2/2] (0.79ns)   --->   "%layer2_weights_16_load = load i4 %layer2_weights_16_addr" [matmul.cpp:31]   --->   Operation 722 'load' 'layer2_weights_16_load' <Predicate = (!icmp_ln25)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>

State 121 <SV = 108> <Delay = 6.01>
ST_121 : Operation 723 [4/5] (6.01ns)   --->   "%sum_3_14 = fadd i32 %sum_3_13, i32 %mul_i5_14" [matmul.cpp:31]   --->   Operation 723 'fadd' 'sum_3_14' <Predicate = (!icmp_ln25)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 724 [1/2] (0.79ns)   --->   "%layer2_weights_16_load = load i4 %layer2_weights_16_addr" [matmul.cpp:31]   --->   Operation 724 'load' 'layer2_weights_16_load' <Predicate = (!icmp_ln25)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_121 : Operation 725 [4/4] (4.67ns)   --->   "%mul_i5_15 = fmul i32 %temp_output_0_load_17, i32 %layer2_weights_16_load" [matmul.cpp:31]   --->   Operation 725 'fmul' 'mul_i5_15' <Predicate = (!icmp_ln25)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 109> <Delay = 6.01>
ST_122 : Operation 726 [3/5] (6.01ns)   --->   "%sum_3_14 = fadd i32 %sum_3_13, i32 %mul_i5_14" [matmul.cpp:31]   --->   Operation 726 'fadd' 'sum_3_14' <Predicate = (!icmp_ln25)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 727 [3/4] (4.67ns)   --->   "%mul_i5_15 = fmul i32 %temp_output_0_load_17, i32 %layer2_weights_16_load" [matmul.cpp:31]   --->   Operation 727 'fmul' 'mul_i5_15' <Predicate = (!icmp_ln25)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 110> <Delay = 6.01>
ST_123 : Operation 728 [2/5] (6.01ns)   --->   "%sum_3_14 = fadd i32 %sum_3_13, i32 %mul_i5_14" [matmul.cpp:31]   --->   Operation 728 'fadd' 'sum_3_14' <Predicate = (!icmp_ln25)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 729 [2/4] (4.67ns)   --->   "%mul_i5_15 = fmul i32 %temp_output_0_load_17, i32 %layer2_weights_16_load" [matmul.cpp:31]   --->   Operation 729 'fmul' 'mul_i5_15' <Predicate = (!icmp_ln25)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 111> <Delay = 6.01>
ST_124 : Operation 730 [1/5] (6.01ns)   --->   "%sum_3_14 = fadd i32 %sum_3_13, i32 %mul_i5_14" [matmul.cpp:31]   --->   Operation 730 'fadd' 'sum_3_14' <Predicate = (!icmp_ln25)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 731 [1/4] (4.67ns)   --->   "%mul_i5_15 = fmul i32 %temp_output_0_load_17, i32 %layer2_weights_16_load" [matmul.cpp:31]   --->   Operation 731 'fmul' 'mul_i5_15' <Predicate = (!icmp_ln25)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 112> <Delay = 6.01>
ST_125 : Operation 732 [5/5] (6.01ns)   --->   "%sum_3_15 = fadd i32 %sum_3_14, i32 %mul_i5_15" [matmul.cpp:31]   --->   Operation 732 'fadd' 'sum_3_15' <Predicate = (!icmp_ln25)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 733 [1/1] (0.00ns)   --->   "%layer2_weights_17_addr = getelementptr i32 %layer2_weights_17, i64 0, i64 %j_1_cast" [matmul.cpp:31]   --->   Operation 733 'getelementptr' 'layer2_weights_17_addr' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_125 : Operation 734 [2/2] (0.79ns)   --->   "%layer2_weights_17_load = load i4 %layer2_weights_17_addr" [matmul.cpp:31]   --->   Operation 734 'load' 'layer2_weights_17_load' <Predicate = (!icmp_ln25)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>

State 126 <SV = 113> <Delay = 6.01>
ST_126 : Operation 735 [4/5] (6.01ns)   --->   "%sum_3_15 = fadd i32 %sum_3_14, i32 %mul_i5_15" [matmul.cpp:31]   --->   Operation 735 'fadd' 'sum_3_15' <Predicate = (!icmp_ln25)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 736 [1/2] (0.79ns)   --->   "%layer2_weights_17_load = load i4 %layer2_weights_17_addr" [matmul.cpp:31]   --->   Operation 736 'load' 'layer2_weights_17_load' <Predicate = (!icmp_ln25)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_126 : Operation 737 [4/4] (4.67ns)   --->   "%mul_i5_16 = fmul i32 %temp_output_0_load_18, i32 %layer2_weights_17_load" [matmul.cpp:31]   --->   Operation 737 'fmul' 'mul_i5_16' <Predicate = (!icmp_ln25)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 114> <Delay = 6.01>
ST_127 : Operation 738 [3/5] (6.01ns)   --->   "%sum_3_15 = fadd i32 %sum_3_14, i32 %mul_i5_15" [matmul.cpp:31]   --->   Operation 738 'fadd' 'sum_3_15' <Predicate = (!icmp_ln25)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 739 [3/4] (4.67ns)   --->   "%mul_i5_16 = fmul i32 %temp_output_0_load_18, i32 %layer2_weights_17_load" [matmul.cpp:31]   --->   Operation 739 'fmul' 'mul_i5_16' <Predicate = (!icmp_ln25)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 115> <Delay = 6.01>
ST_128 : Operation 740 [2/5] (6.01ns)   --->   "%sum_3_15 = fadd i32 %sum_3_14, i32 %mul_i5_15" [matmul.cpp:31]   --->   Operation 740 'fadd' 'sum_3_15' <Predicate = (!icmp_ln25)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 741 [2/4] (4.67ns)   --->   "%mul_i5_16 = fmul i32 %temp_output_0_load_18, i32 %layer2_weights_17_load" [matmul.cpp:31]   --->   Operation 741 'fmul' 'mul_i5_16' <Predicate = (!icmp_ln25)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 116> <Delay = 6.01>
ST_129 : Operation 742 [1/5] (6.01ns)   --->   "%sum_3_15 = fadd i32 %sum_3_14, i32 %mul_i5_15" [matmul.cpp:31]   --->   Operation 742 'fadd' 'sum_3_15' <Predicate = (!icmp_ln25)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 743 [1/4] (4.67ns)   --->   "%mul_i5_16 = fmul i32 %temp_output_0_load_18, i32 %layer2_weights_17_load" [matmul.cpp:31]   --->   Operation 743 'fmul' 'mul_i5_16' <Predicate = (!icmp_ln25)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 117> <Delay = 6.01>
ST_130 : Operation 744 [5/5] (6.01ns)   --->   "%sum_3_16 = fadd i32 %sum_3_15, i32 %mul_i5_16" [matmul.cpp:31]   --->   Operation 744 'fadd' 'sum_3_16' <Predicate = (!icmp_ln25)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 745 [1/1] (0.00ns)   --->   "%layer2_weights_18_addr = getelementptr i32 %layer2_weights_18, i64 0, i64 %j_1_cast" [matmul.cpp:31]   --->   Operation 745 'getelementptr' 'layer2_weights_18_addr' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_130 : Operation 746 [2/2] (0.79ns)   --->   "%layer2_weights_18_load = load i4 %layer2_weights_18_addr" [matmul.cpp:31]   --->   Operation 746 'load' 'layer2_weights_18_load' <Predicate = (!icmp_ln25)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>

State 131 <SV = 118> <Delay = 6.01>
ST_131 : Operation 747 [4/5] (6.01ns)   --->   "%sum_3_16 = fadd i32 %sum_3_15, i32 %mul_i5_16" [matmul.cpp:31]   --->   Operation 747 'fadd' 'sum_3_16' <Predicate = (!icmp_ln25)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 748 [1/2] (0.79ns)   --->   "%layer2_weights_18_load = load i4 %layer2_weights_18_addr" [matmul.cpp:31]   --->   Operation 748 'load' 'layer2_weights_18_load' <Predicate = (!icmp_ln25)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_131 : Operation 749 [4/4] (4.67ns)   --->   "%mul_i5_17 = fmul i32 %temp_output_0_load_19, i32 %layer2_weights_18_load" [matmul.cpp:31]   --->   Operation 749 'fmul' 'mul_i5_17' <Predicate = (!icmp_ln25)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 132 <SV = 119> <Delay = 6.01>
ST_132 : Operation 750 [3/5] (6.01ns)   --->   "%sum_3_16 = fadd i32 %sum_3_15, i32 %mul_i5_16" [matmul.cpp:31]   --->   Operation 750 'fadd' 'sum_3_16' <Predicate = (!icmp_ln25)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 751 [3/4] (4.67ns)   --->   "%mul_i5_17 = fmul i32 %temp_output_0_load_19, i32 %layer2_weights_18_load" [matmul.cpp:31]   --->   Operation 751 'fmul' 'mul_i5_17' <Predicate = (!icmp_ln25)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 120> <Delay = 6.01>
ST_133 : Operation 752 [2/5] (6.01ns)   --->   "%sum_3_16 = fadd i32 %sum_3_15, i32 %mul_i5_16" [matmul.cpp:31]   --->   Operation 752 'fadd' 'sum_3_16' <Predicate = (!icmp_ln25)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 753 [2/4] (4.67ns)   --->   "%mul_i5_17 = fmul i32 %temp_output_0_load_19, i32 %layer2_weights_18_load" [matmul.cpp:31]   --->   Operation 753 'fmul' 'mul_i5_17' <Predicate = (!icmp_ln25)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 134 <SV = 121> <Delay = 6.01>
ST_134 : Operation 754 [1/5] (6.01ns)   --->   "%sum_3_16 = fadd i32 %sum_3_15, i32 %mul_i5_16" [matmul.cpp:31]   --->   Operation 754 'fadd' 'sum_3_16' <Predicate = (!icmp_ln25)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 755 [1/4] (4.67ns)   --->   "%mul_i5_17 = fmul i32 %temp_output_0_load_19, i32 %layer2_weights_18_load" [matmul.cpp:31]   --->   Operation 755 'fmul' 'mul_i5_17' <Predicate = (!icmp_ln25)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 135 <SV = 122> <Delay = 6.01>
ST_135 : Operation 756 [5/5] (6.01ns)   --->   "%sum_3_17 = fadd i32 %sum_3_16, i32 %mul_i5_17" [matmul.cpp:31]   --->   Operation 756 'fadd' 'sum_3_17' <Predicate = (!icmp_ln25)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 757 [1/1] (0.00ns)   --->   "%layer2_weights_19_addr = getelementptr i32 %layer2_weights_19, i64 0, i64 %j_1_cast" [matmul.cpp:31]   --->   Operation 757 'getelementptr' 'layer2_weights_19_addr' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_135 : Operation 758 [2/2] (0.79ns)   --->   "%layer2_weights_19_load = load i4 %layer2_weights_19_addr" [matmul.cpp:31]   --->   Operation 758 'load' 'layer2_weights_19_load' <Predicate = (!icmp_ln25)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>

State 136 <SV = 123> <Delay = 6.01>
ST_136 : Operation 759 [4/5] (6.01ns)   --->   "%sum_3_17 = fadd i32 %sum_3_16, i32 %mul_i5_17" [matmul.cpp:31]   --->   Operation 759 'fadd' 'sum_3_17' <Predicate = (!icmp_ln25)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 760 [1/2] (0.79ns)   --->   "%layer2_weights_19_load = load i4 %layer2_weights_19_addr" [matmul.cpp:31]   --->   Operation 760 'load' 'layer2_weights_19_load' <Predicate = (!icmp_ln25)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_136 : Operation 761 [4/4] (4.67ns)   --->   "%mul_i5_18 = fmul i32 %temp_output_0_load_20, i32 %layer2_weights_19_load" [matmul.cpp:31]   --->   Operation 761 'fmul' 'mul_i5_18' <Predicate = (!icmp_ln25)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 137 <SV = 124> <Delay = 6.01>
ST_137 : Operation 762 [3/5] (6.01ns)   --->   "%sum_3_17 = fadd i32 %sum_3_16, i32 %mul_i5_17" [matmul.cpp:31]   --->   Operation 762 'fadd' 'sum_3_17' <Predicate = (!icmp_ln25)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 763 [3/4] (4.67ns)   --->   "%mul_i5_18 = fmul i32 %temp_output_0_load_20, i32 %layer2_weights_19_load" [matmul.cpp:31]   --->   Operation 763 'fmul' 'mul_i5_18' <Predicate = (!icmp_ln25)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 138 <SV = 125> <Delay = 6.01>
ST_138 : Operation 764 [2/5] (6.01ns)   --->   "%sum_3_17 = fadd i32 %sum_3_16, i32 %mul_i5_17" [matmul.cpp:31]   --->   Operation 764 'fadd' 'sum_3_17' <Predicate = (!icmp_ln25)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 765 [2/4] (4.67ns)   --->   "%mul_i5_18 = fmul i32 %temp_output_0_load_20, i32 %layer2_weights_19_load" [matmul.cpp:31]   --->   Operation 765 'fmul' 'mul_i5_18' <Predicate = (!icmp_ln25)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 139 <SV = 126> <Delay = 6.01>
ST_139 : Operation 766 [1/5] (6.01ns)   --->   "%sum_3_17 = fadd i32 %sum_3_16, i32 %mul_i5_17" [matmul.cpp:31]   --->   Operation 766 'fadd' 'sum_3_17' <Predicate = (!icmp_ln25)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 767 [1/4] (4.67ns)   --->   "%mul_i5_18 = fmul i32 %temp_output_0_load_20, i32 %layer2_weights_19_load" [matmul.cpp:31]   --->   Operation 767 'fmul' 'mul_i5_18' <Predicate = (!icmp_ln25)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 140 <SV = 127> <Delay = 6.01>
ST_140 : Operation 768 [5/5] (6.01ns)   --->   "%sum_3_18 = fadd i32 %sum_3_17, i32 %mul_i5_18" [matmul.cpp:31]   --->   Operation 768 'fadd' 'sum_3_18' <Predicate = (!icmp_ln25)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 769 [1/1] (0.00ns)   --->   "%layer2_weights_20_addr = getelementptr i32 %layer2_weights_20, i64 0, i64 %j_1_cast" [matmul.cpp:31]   --->   Operation 769 'getelementptr' 'layer2_weights_20_addr' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_140 : Operation 770 [2/2] (0.79ns)   --->   "%layer2_weights_20_load = load i4 %layer2_weights_20_addr" [matmul.cpp:31]   --->   Operation 770 'load' 'layer2_weights_20_load' <Predicate = (!icmp_ln25)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>

State 141 <SV = 128> <Delay = 6.01>
ST_141 : Operation 771 [4/5] (6.01ns)   --->   "%sum_3_18 = fadd i32 %sum_3_17, i32 %mul_i5_18" [matmul.cpp:31]   --->   Operation 771 'fadd' 'sum_3_18' <Predicate = (!icmp_ln25)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 772 [1/2] (0.79ns)   --->   "%layer2_weights_20_load = load i4 %layer2_weights_20_addr" [matmul.cpp:31]   --->   Operation 772 'load' 'layer2_weights_20_load' <Predicate = (!icmp_ln25)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_141 : Operation 773 [4/4] (4.67ns)   --->   "%mul_i5_19 = fmul i32 %temp_output_0_load_21, i32 %layer2_weights_20_load" [matmul.cpp:31]   --->   Operation 773 'fmul' 'mul_i5_19' <Predicate = (!icmp_ln25)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 142 <SV = 129> <Delay = 6.01>
ST_142 : Operation 774 [3/5] (6.01ns)   --->   "%sum_3_18 = fadd i32 %sum_3_17, i32 %mul_i5_18" [matmul.cpp:31]   --->   Operation 774 'fadd' 'sum_3_18' <Predicate = (!icmp_ln25)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 775 [3/4] (4.67ns)   --->   "%mul_i5_19 = fmul i32 %temp_output_0_load_21, i32 %layer2_weights_20_load" [matmul.cpp:31]   --->   Operation 775 'fmul' 'mul_i5_19' <Predicate = (!icmp_ln25)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 143 <SV = 130> <Delay = 6.01>
ST_143 : Operation 776 [2/5] (6.01ns)   --->   "%sum_3_18 = fadd i32 %sum_3_17, i32 %mul_i5_18" [matmul.cpp:31]   --->   Operation 776 'fadd' 'sum_3_18' <Predicate = (!icmp_ln25)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 777 [2/4] (4.67ns)   --->   "%mul_i5_19 = fmul i32 %temp_output_0_load_21, i32 %layer2_weights_20_load" [matmul.cpp:31]   --->   Operation 777 'fmul' 'mul_i5_19' <Predicate = (!icmp_ln25)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 144 <SV = 131> <Delay = 6.01>
ST_144 : Operation 778 [1/5] (6.01ns)   --->   "%sum_3_18 = fadd i32 %sum_3_17, i32 %mul_i5_18" [matmul.cpp:31]   --->   Operation 778 'fadd' 'sum_3_18' <Predicate = (!icmp_ln25)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 779 [1/4] (4.67ns)   --->   "%mul_i5_19 = fmul i32 %temp_output_0_load_21, i32 %layer2_weights_20_load" [matmul.cpp:31]   --->   Operation 779 'fmul' 'mul_i5_19' <Predicate = (!icmp_ln25)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 145 <SV = 132> <Delay = 6.01>
ST_145 : Operation 780 [5/5] (6.01ns)   --->   "%sum_3_19 = fadd i32 %sum_3_18, i32 %mul_i5_19" [matmul.cpp:31]   --->   Operation 780 'fadd' 'sum_3_19' <Predicate = (!icmp_ln25)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 781 [1/1] (0.00ns)   --->   "%layer2_weights_21_addr = getelementptr i32 %layer2_weights_21, i64 0, i64 %j_1_cast" [matmul.cpp:31]   --->   Operation 781 'getelementptr' 'layer2_weights_21_addr' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_145 : Operation 782 [2/2] (0.79ns)   --->   "%layer2_weights_21_load = load i4 %layer2_weights_21_addr" [matmul.cpp:31]   --->   Operation 782 'load' 'layer2_weights_21_load' <Predicate = (!icmp_ln25)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>

State 146 <SV = 133> <Delay = 6.01>
ST_146 : Operation 783 [4/5] (6.01ns)   --->   "%sum_3_19 = fadd i32 %sum_3_18, i32 %mul_i5_19" [matmul.cpp:31]   --->   Operation 783 'fadd' 'sum_3_19' <Predicate = (!icmp_ln25)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 784 [1/2] (0.79ns)   --->   "%layer2_weights_21_load = load i4 %layer2_weights_21_addr" [matmul.cpp:31]   --->   Operation 784 'load' 'layer2_weights_21_load' <Predicate = (!icmp_ln25)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_146 : Operation 785 [4/4] (4.67ns)   --->   "%mul_i5_20 = fmul i32 %temp_output_0_load_22, i32 %layer2_weights_21_load" [matmul.cpp:31]   --->   Operation 785 'fmul' 'mul_i5_20' <Predicate = (!icmp_ln25)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 147 <SV = 134> <Delay = 6.01>
ST_147 : Operation 786 [3/5] (6.01ns)   --->   "%sum_3_19 = fadd i32 %sum_3_18, i32 %mul_i5_19" [matmul.cpp:31]   --->   Operation 786 'fadd' 'sum_3_19' <Predicate = (!icmp_ln25)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 787 [3/4] (4.67ns)   --->   "%mul_i5_20 = fmul i32 %temp_output_0_load_22, i32 %layer2_weights_21_load" [matmul.cpp:31]   --->   Operation 787 'fmul' 'mul_i5_20' <Predicate = (!icmp_ln25)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 148 <SV = 135> <Delay = 6.01>
ST_148 : Operation 788 [2/5] (6.01ns)   --->   "%sum_3_19 = fadd i32 %sum_3_18, i32 %mul_i5_19" [matmul.cpp:31]   --->   Operation 788 'fadd' 'sum_3_19' <Predicate = (!icmp_ln25)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 789 [2/4] (4.67ns)   --->   "%mul_i5_20 = fmul i32 %temp_output_0_load_22, i32 %layer2_weights_21_load" [matmul.cpp:31]   --->   Operation 789 'fmul' 'mul_i5_20' <Predicate = (!icmp_ln25)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 149 <SV = 136> <Delay = 6.01>
ST_149 : Operation 790 [1/5] (6.01ns)   --->   "%sum_3_19 = fadd i32 %sum_3_18, i32 %mul_i5_19" [matmul.cpp:31]   --->   Operation 790 'fadd' 'sum_3_19' <Predicate = (!icmp_ln25)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 791 [1/4] (4.67ns)   --->   "%mul_i5_20 = fmul i32 %temp_output_0_load_22, i32 %layer2_weights_21_load" [matmul.cpp:31]   --->   Operation 791 'fmul' 'mul_i5_20' <Predicate = (!icmp_ln25)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 150 <SV = 137> <Delay = 6.01>
ST_150 : Operation 792 [5/5] (6.01ns)   --->   "%sum_3_20 = fadd i32 %sum_3_19, i32 %mul_i5_20" [matmul.cpp:31]   --->   Operation 792 'fadd' 'sum_3_20' <Predicate = (!icmp_ln25)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 793 [1/1] (0.00ns)   --->   "%layer2_weights_22_addr = getelementptr i32 %layer2_weights_22, i64 0, i64 %j_1_cast" [matmul.cpp:31]   --->   Operation 793 'getelementptr' 'layer2_weights_22_addr' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_150 : Operation 794 [2/2] (0.79ns)   --->   "%layer2_weights_22_load = load i4 %layer2_weights_22_addr" [matmul.cpp:31]   --->   Operation 794 'load' 'layer2_weights_22_load' <Predicate = (!icmp_ln25)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>

State 151 <SV = 138> <Delay = 6.01>
ST_151 : Operation 795 [4/5] (6.01ns)   --->   "%sum_3_20 = fadd i32 %sum_3_19, i32 %mul_i5_20" [matmul.cpp:31]   --->   Operation 795 'fadd' 'sum_3_20' <Predicate = (!icmp_ln25)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 796 [1/2] (0.79ns)   --->   "%layer2_weights_22_load = load i4 %layer2_weights_22_addr" [matmul.cpp:31]   --->   Operation 796 'load' 'layer2_weights_22_load' <Predicate = (!icmp_ln25)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_151 : Operation 797 [4/4] (4.67ns)   --->   "%mul_i5_21 = fmul i32 %temp_output_0_load_23, i32 %layer2_weights_22_load" [matmul.cpp:31]   --->   Operation 797 'fmul' 'mul_i5_21' <Predicate = (!icmp_ln25)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 152 <SV = 139> <Delay = 6.01>
ST_152 : Operation 798 [3/5] (6.01ns)   --->   "%sum_3_20 = fadd i32 %sum_3_19, i32 %mul_i5_20" [matmul.cpp:31]   --->   Operation 798 'fadd' 'sum_3_20' <Predicate = (!icmp_ln25)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 799 [3/4] (4.67ns)   --->   "%mul_i5_21 = fmul i32 %temp_output_0_load_23, i32 %layer2_weights_22_load" [matmul.cpp:31]   --->   Operation 799 'fmul' 'mul_i5_21' <Predicate = (!icmp_ln25)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 153 <SV = 140> <Delay = 6.01>
ST_153 : Operation 800 [2/5] (6.01ns)   --->   "%sum_3_20 = fadd i32 %sum_3_19, i32 %mul_i5_20" [matmul.cpp:31]   --->   Operation 800 'fadd' 'sum_3_20' <Predicate = (!icmp_ln25)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 801 [2/4] (4.67ns)   --->   "%mul_i5_21 = fmul i32 %temp_output_0_load_23, i32 %layer2_weights_22_load" [matmul.cpp:31]   --->   Operation 801 'fmul' 'mul_i5_21' <Predicate = (!icmp_ln25)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 154 <SV = 141> <Delay = 6.01>
ST_154 : Operation 802 [1/5] (6.01ns)   --->   "%sum_3_20 = fadd i32 %sum_3_19, i32 %mul_i5_20" [matmul.cpp:31]   --->   Operation 802 'fadd' 'sum_3_20' <Predicate = (!icmp_ln25)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 803 [1/4] (4.67ns)   --->   "%mul_i5_21 = fmul i32 %temp_output_0_load_23, i32 %layer2_weights_22_load" [matmul.cpp:31]   --->   Operation 803 'fmul' 'mul_i5_21' <Predicate = (!icmp_ln25)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 155 <SV = 142> <Delay = 6.01>
ST_155 : Operation 804 [5/5] (6.01ns)   --->   "%sum_3_21 = fadd i32 %sum_3_20, i32 %mul_i5_21" [matmul.cpp:31]   --->   Operation 804 'fadd' 'sum_3_21' <Predicate = (!icmp_ln25)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 805 [1/1] (0.00ns)   --->   "%layer2_weights_23_addr = getelementptr i32 %layer2_weights_23, i64 0, i64 %j_1_cast" [matmul.cpp:31]   --->   Operation 805 'getelementptr' 'layer2_weights_23_addr' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_155 : Operation 806 [2/2] (0.79ns)   --->   "%layer2_weights_23_load = load i4 %layer2_weights_23_addr" [matmul.cpp:31]   --->   Operation 806 'load' 'layer2_weights_23_load' <Predicate = (!icmp_ln25)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>

State 156 <SV = 143> <Delay = 6.01>
ST_156 : Operation 807 [4/5] (6.01ns)   --->   "%sum_3_21 = fadd i32 %sum_3_20, i32 %mul_i5_21" [matmul.cpp:31]   --->   Operation 807 'fadd' 'sum_3_21' <Predicate = (!icmp_ln25)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 808 [1/2] (0.79ns)   --->   "%layer2_weights_23_load = load i4 %layer2_weights_23_addr" [matmul.cpp:31]   --->   Operation 808 'load' 'layer2_weights_23_load' <Predicate = (!icmp_ln25)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_156 : Operation 809 [4/4] (4.67ns)   --->   "%mul_i5_22 = fmul i32 %temp_output_0_load_24, i32 %layer2_weights_23_load" [matmul.cpp:31]   --->   Operation 809 'fmul' 'mul_i5_22' <Predicate = (!icmp_ln25)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 157 <SV = 144> <Delay = 6.01>
ST_157 : Operation 810 [3/5] (6.01ns)   --->   "%sum_3_21 = fadd i32 %sum_3_20, i32 %mul_i5_21" [matmul.cpp:31]   --->   Operation 810 'fadd' 'sum_3_21' <Predicate = (!icmp_ln25)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 811 [3/4] (4.67ns)   --->   "%mul_i5_22 = fmul i32 %temp_output_0_load_24, i32 %layer2_weights_23_load" [matmul.cpp:31]   --->   Operation 811 'fmul' 'mul_i5_22' <Predicate = (!icmp_ln25)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 158 <SV = 145> <Delay = 6.01>
ST_158 : Operation 812 [2/5] (6.01ns)   --->   "%sum_3_21 = fadd i32 %sum_3_20, i32 %mul_i5_21" [matmul.cpp:31]   --->   Operation 812 'fadd' 'sum_3_21' <Predicate = (!icmp_ln25)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 813 [2/4] (4.67ns)   --->   "%mul_i5_22 = fmul i32 %temp_output_0_load_24, i32 %layer2_weights_23_load" [matmul.cpp:31]   --->   Operation 813 'fmul' 'mul_i5_22' <Predicate = (!icmp_ln25)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 159 <SV = 146> <Delay = 6.01>
ST_159 : Operation 814 [1/5] (6.01ns)   --->   "%sum_3_21 = fadd i32 %sum_3_20, i32 %mul_i5_21" [matmul.cpp:31]   --->   Operation 814 'fadd' 'sum_3_21' <Predicate = (!icmp_ln25)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 815 [1/4] (4.67ns)   --->   "%mul_i5_22 = fmul i32 %temp_output_0_load_24, i32 %layer2_weights_23_load" [matmul.cpp:31]   --->   Operation 815 'fmul' 'mul_i5_22' <Predicate = (!icmp_ln25)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 160 <SV = 147> <Delay = 6.01>
ST_160 : Operation 816 [5/5] (6.01ns)   --->   "%sum_3_22 = fadd i32 %sum_3_21, i32 %mul_i5_22" [matmul.cpp:31]   --->   Operation 816 'fadd' 'sum_3_22' <Predicate = (!icmp_ln25)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 817 [1/1] (0.00ns)   --->   "%layer2_weights_24_addr = getelementptr i32 %layer2_weights_24, i64 0, i64 %j_1_cast" [matmul.cpp:31]   --->   Operation 817 'getelementptr' 'layer2_weights_24_addr' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_160 : Operation 818 [2/2] (0.79ns)   --->   "%layer2_weights_24_load = load i4 %layer2_weights_24_addr" [matmul.cpp:31]   --->   Operation 818 'load' 'layer2_weights_24_load' <Predicate = (!icmp_ln25)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>

State 161 <SV = 148> <Delay = 6.01>
ST_161 : Operation 819 [4/5] (6.01ns)   --->   "%sum_3_22 = fadd i32 %sum_3_21, i32 %mul_i5_22" [matmul.cpp:31]   --->   Operation 819 'fadd' 'sum_3_22' <Predicate = (!icmp_ln25)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 820 [1/2] (0.79ns)   --->   "%layer2_weights_24_load = load i4 %layer2_weights_24_addr" [matmul.cpp:31]   --->   Operation 820 'load' 'layer2_weights_24_load' <Predicate = (!icmp_ln25)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_161 : Operation 821 [4/4] (4.67ns)   --->   "%mul_i5_23 = fmul i32 %temp_output_0_load_25, i32 %layer2_weights_24_load" [matmul.cpp:31]   --->   Operation 821 'fmul' 'mul_i5_23' <Predicate = (!icmp_ln25)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 162 <SV = 149> <Delay = 6.01>
ST_162 : Operation 822 [3/5] (6.01ns)   --->   "%sum_3_22 = fadd i32 %sum_3_21, i32 %mul_i5_22" [matmul.cpp:31]   --->   Operation 822 'fadd' 'sum_3_22' <Predicate = (!icmp_ln25)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 823 [3/4] (4.67ns)   --->   "%mul_i5_23 = fmul i32 %temp_output_0_load_25, i32 %layer2_weights_24_load" [matmul.cpp:31]   --->   Operation 823 'fmul' 'mul_i5_23' <Predicate = (!icmp_ln25)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 163 <SV = 150> <Delay = 6.01>
ST_163 : Operation 824 [2/5] (6.01ns)   --->   "%sum_3_22 = fadd i32 %sum_3_21, i32 %mul_i5_22" [matmul.cpp:31]   --->   Operation 824 'fadd' 'sum_3_22' <Predicate = (!icmp_ln25)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 825 [2/4] (4.67ns)   --->   "%mul_i5_23 = fmul i32 %temp_output_0_load_25, i32 %layer2_weights_24_load" [matmul.cpp:31]   --->   Operation 825 'fmul' 'mul_i5_23' <Predicate = (!icmp_ln25)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 164 <SV = 151> <Delay = 6.01>
ST_164 : Operation 826 [1/5] (6.01ns)   --->   "%sum_3_22 = fadd i32 %sum_3_21, i32 %mul_i5_22" [matmul.cpp:31]   --->   Operation 826 'fadd' 'sum_3_22' <Predicate = (!icmp_ln25)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 827 [1/4] (4.67ns)   --->   "%mul_i5_23 = fmul i32 %temp_output_0_load_25, i32 %layer2_weights_24_load" [matmul.cpp:31]   --->   Operation 827 'fmul' 'mul_i5_23' <Predicate = (!icmp_ln25)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 165 <SV = 152> <Delay = 6.01>
ST_165 : Operation 828 [5/5] (6.01ns)   --->   "%sum_3_23 = fadd i32 %sum_3_22, i32 %mul_i5_23" [matmul.cpp:31]   --->   Operation 828 'fadd' 'sum_3_23' <Predicate = (!icmp_ln25)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 829 [1/1] (0.00ns)   --->   "%layer2_weights_25_addr = getelementptr i32 %layer2_weights_25, i64 0, i64 %j_1_cast" [matmul.cpp:31]   --->   Operation 829 'getelementptr' 'layer2_weights_25_addr' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_165 : Operation 830 [2/2] (0.79ns)   --->   "%layer2_weights_25_load = load i4 %layer2_weights_25_addr" [matmul.cpp:31]   --->   Operation 830 'load' 'layer2_weights_25_load' <Predicate = (!icmp_ln25)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>

State 166 <SV = 153> <Delay = 6.01>
ST_166 : Operation 831 [4/5] (6.01ns)   --->   "%sum_3_23 = fadd i32 %sum_3_22, i32 %mul_i5_23" [matmul.cpp:31]   --->   Operation 831 'fadd' 'sum_3_23' <Predicate = (!icmp_ln25)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 832 [1/2] (0.79ns)   --->   "%layer2_weights_25_load = load i4 %layer2_weights_25_addr" [matmul.cpp:31]   --->   Operation 832 'load' 'layer2_weights_25_load' <Predicate = (!icmp_ln25)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_166 : Operation 833 [4/4] (4.67ns)   --->   "%mul_i5_24 = fmul i32 %temp_output_0_load_26, i32 %layer2_weights_25_load" [matmul.cpp:31]   --->   Operation 833 'fmul' 'mul_i5_24' <Predicate = (!icmp_ln25)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 167 <SV = 154> <Delay = 6.01>
ST_167 : Operation 834 [3/5] (6.01ns)   --->   "%sum_3_23 = fadd i32 %sum_3_22, i32 %mul_i5_23" [matmul.cpp:31]   --->   Operation 834 'fadd' 'sum_3_23' <Predicate = (!icmp_ln25)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 835 [3/4] (4.67ns)   --->   "%mul_i5_24 = fmul i32 %temp_output_0_load_26, i32 %layer2_weights_25_load" [matmul.cpp:31]   --->   Operation 835 'fmul' 'mul_i5_24' <Predicate = (!icmp_ln25)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 168 <SV = 155> <Delay = 6.01>
ST_168 : Operation 836 [2/5] (6.01ns)   --->   "%sum_3_23 = fadd i32 %sum_3_22, i32 %mul_i5_23" [matmul.cpp:31]   --->   Operation 836 'fadd' 'sum_3_23' <Predicate = (!icmp_ln25)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 837 [2/4] (4.67ns)   --->   "%mul_i5_24 = fmul i32 %temp_output_0_load_26, i32 %layer2_weights_25_load" [matmul.cpp:31]   --->   Operation 837 'fmul' 'mul_i5_24' <Predicate = (!icmp_ln25)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 169 <SV = 156> <Delay = 6.01>
ST_169 : Operation 838 [1/5] (6.01ns)   --->   "%sum_3_23 = fadd i32 %sum_3_22, i32 %mul_i5_23" [matmul.cpp:31]   --->   Operation 838 'fadd' 'sum_3_23' <Predicate = (!icmp_ln25)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 839 [1/4] (4.67ns)   --->   "%mul_i5_24 = fmul i32 %temp_output_0_load_26, i32 %layer2_weights_25_load" [matmul.cpp:31]   --->   Operation 839 'fmul' 'mul_i5_24' <Predicate = (!icmp_ln25)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 170 <SV = 157> <Delay = 6.01>
ST_170 : Operation 840 [5/5] (6.01ns)   --->   "%sum_3_24 = fadd i32 %sum_3_23, i32 %mul_i5_24" [matmul.cpp:31]   --->   Operation 840 'fadd' 'sum_3_24' <Predicate = (!icmp_ln25)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 841 [1/1] (0.00ns)   --->   "%layer2_weights_26_addr = getelementptr i32 %layer2_weights_26, i64 0, i64 %j_1_cast" [matmul.cpp:31]   --->   Operation 841 'getelementptr' 'layer2_weights_26_addr' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_170 : Operation 842 [2/2] (0.79ns)   --->   "%layer2_weights_26_load = load i4 %layer2_weights_26_addr" [matmul.cpp:31]   --->   Operation 842 'load' 'layer2_weights_26_load' <Predicate = (!icmp_ln25)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>

State 171 <SV = 158> <Delay = 6.01>
ST_171 : Operation 843 [4/5] (6.01ns)   --->   "%sum_3_24 = fadd i32 %sum_3_23, i32 %mul_i5_24" [matmul.cpp:31]   --->   Operation 843 'fadd' 'sum_3_24' <Predicate = (!icmp_ln25)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 844 [1/2] (0.79ns)   --->   "%layer2_weights_26_load = load i4 %layer2_weights_26_addr" [matmul.cpp:31]   --->   Operation 844 'load' 'layer2_weights_26_load' <Predicate = (!icmp_ln25)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_171 : Operation 845 [4/4] (4.67ns)   --->   "%mul_i5_25 = fmul i32 %temp_output_0_load_27, i32 %layer2_weights_26_load" [matmul.cpp:31]   --->   Operation 845 'fmul' 'mul_i5_25' <Predicate = (!icmp_ln25)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 172 <SV = 159> <Delay = 6.01>
ST_172 : Operation 846 [3/5] (6.01ns)   --->   "%sum_3_24 = fadd i32 %sum_3_23, i32 %mul_i5_24" [matmul.cpp:31]   --->   Operation 846 'fadd' 'sum_3_24' <Predicate = (!icmp_ln25)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 847 [3/4] (4.67ns)   --->   "%mul_i5_25 = fmul i32 %temp_output_0_load_27, i32 %layer2_weights_26_load" [matmul.cpp:31]   --->   Operation 847 'fmul' 'mul_i5_25' <Predicate = (!icmp_ln25)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 173 <SV = 160> <Delay = 6.01>
ST_173 : Operation 848 [2/5] (6.01ns)   --->   "%sum_3_24 = fadd i32 %sum_3_23, i32 %mul_i5_24" [matmul.cpp:31]   --->   Operation 848 'fadd' 'sum_3_24' <Predicate = (!icmp_ln25)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 849 [2/4] (4.67ns)   --->   "%mul_i5_25 = fmul i32 %temp_output_0_load_27, i32 %layer2_weights_26_load" [matmul.cpp:31]   --->   Operation 849 'fmul' 'mul_i5_25' <Predicate = (!icmp_ln25)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 174 <SV = 161> <Delay = 6.01>
ST_174 : Operation 850 [1/5] (6.01ns)   --->   "%sum_3_24 = fadd i32 %sum_3_23, i32 %mul_i5_24" [matmul.cpp:31]   --->   Operation 850 'fadd' 'sum_3_24' <Predicate = (!icmp_ln25)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_174 : Operation 851 [1/4] (4.67ns)   --->   "%mul_i5_25 = fmul i32 %temp_output_0_load_27, i32 %layer2_weights_26_load" [matmul.cpp:31]   --->   Operation 851 'fmul' 'mul_i5_25' <Predicate = (!icmp_ln25)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 175 <SV = 162> <Delay = 6.01>
ST_175 : Operation 852 [5/5] (6.01ns)   --->   "%sum_3_25 = fadd i32 %sum_3_24, i32 %mul_i5_25" [matmul.cpp:31]   --->   Operation 852 'fadd' 'sum_3_25' <Predicate = (!icmp_ln25)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_175 : Operation 853 [1/1] (0.00ns)   --->   "%layer2_weights_27_addr = getelementptr i32 %layer2_weights_27, i64 0, i64 %j_1_cast" [matmul.cpp:31]   --->   Operation 853 'getelementptr' 'layer2_weights_27_addr' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_175 : Operation 854 [2/2] (0.79ns)   --->   "%layer2_weights_27_load = load i4 %layer2_weights_27_addr" [matmul.cpp:31]   --->   Operation 854 'load' 'layer2_weights_27_load' <Predicate = (!icmp_ln25)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>

State 176 <SV = 163> <Delay = 6.01>
ST_176 : Operation 855 [4/5] (6.01ns)   --->   "%sum_3_25 = fadd i32 %sum_3_24, i32 %mul_i5_25" [matmul.cpp:31]   --->   Operation 855 'fadd' 'sum_3_25' <Predicate = (!icmp_ln25)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 856 [1/2] (0.79ns)   --->   "%layer2_weights_27_load = load i4 %layer2_weights_27_addr" [matmul.cpp:31]   --->   Operation 856 'load' 'layer2_weights_27_load' <Predicate = (!icmp_ln25)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_176 : Operation 857 [4/4] (4.67ns)   --->   "%mul_i5_26 = fmul i32 %temp_output_0_load_28, i32 %layer2_weights_27_load" [matmul.cpp:31]   --->   Operation 857 'fmul' 'mul_i5_26' <Predicate = (!icmp_ln25)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 177 <SV = 164> <Delay = 6.01>
ST_177 : Operation 858 [3/5] (6.01ns)   --->   "%sum_3_25 = fadd i32 %sum_3_24, i32 %mul_i5_25" [matmul.cpp:31]   --->   Operation 858 'fadd' 'sum_3_25' <Predicate = (!icmp_ln25)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_177 : Operation 859 [3/4] (4.67ns)   --->   "%mul_i5_26 = fmul i32 %temp_output_0_load_28, i32 %layer2_weights_27_load" [matmul.cpp:31]   --->   Operation 859 'fmul' 'mul_i5_26' <Predicate = (!icmp_ln25)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 178 <SV = 165> <Delay = 6.01>
ST_178 : Operation 860 [2/5] (6.01ns)   --->   "%sum_3_25 = fadd i32 %sum_3_24, i32 %mul_i5_25" [matmul.cpp:31]   --->   Operation 860 'fadd' 'sum_3_25' <Predicate = (!icmp_ln25)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 861 [2/4] (4.67ns)   --->   "%mul_i5_26 = fmul i32 %temp_output_0_load_28, i32 %layer2_weights_27_load" [matmul.cpp:31]   --->   Operation 861 'fmul' 'mul_i5_26' <Predicate = (!icmp_ln25)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 179 <SV = 166> <Delay = 6.01>
ST_179 : Operation 862 [1/5] (6.01ns)   --->   "%sum_3_25 = fadd i32 %sum_3_24, i32 %mul_i5_25" [matmul.cpp:31]   --->   Operation 862 'fadd' 'sum_3_25' <Predicate = (!icmp_ln25)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_179 : Operation 863 [1/4] (4.67ns)   --->   "%mul_i5_26 = fmul i32 %temp_output_0_load_28, i32 %layer2_weights_27_load" [matmul.cpp:31]   --->   Operation 863 'fmul' 'mul_i5_26' <Predicate = (!icmp_ln25)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 180 <SV = 167> <Delay = 6.01>
ST_180 : Operation 864 [5/5] (6.01ns)   --->   "%sum_3_26 = fadd i32 %sum_3_25, i32 %mul_i5_26" [matmul.cpp:31]   --->   Operation 864 'fadd' 'sum_3_26' <Predicate = (!icmp_ln25)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_180 : Operation 865 [1/1] (0.00ns)   --->   "%layer2_weights_28_addr = getelementptr i32 %layer2_weights_28, i64 0, i64 %j_1_cast" [matmul.cpp:31]   --->   Operation 865 'getelementptr' 'layer2_weights_28_addr' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_180 : Operation 866 [2/2] (0.79ns)   --->   "%layer2_weights_28_load = load i4 %layer2_weights_28_addr" [matmul.cpp:31]   --->   Operation 866 'load' 'layer2_weights_28_load' <Predicate = (!icmp_ln25)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>

State 181 <SV = 168> <Delay = 6.01>
ST_181 : Operation 867 [4/5] (6.01ns)   --->   "%sum_3_26 = fadd i32 %sum_3_25, i32 %mul_i5_26" [matmul.cpp:31]   --->   Operation 867 'fadd' 'sum_3_26' <Predicate = (!icmp_ln25)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_181 : Operation 868 [1/2] (0.79ns)   --->   "%layer2_weights_28_load = load i4 %layer2_weights_28_addr" [matmul.cpp:31]   --->   Operation 868 'load' 'layer2_weights_28_load' <Predicate = (!icmp_ln25)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_181 : Operation 869 [4/4] (4.67ns)   --->   "%mul_i5_27 = fmul i32 %temp_output_0_load_29, i32 %layer2_weights_28_load" [matmul.cpp:31]   --->   Operation 869 'fmul' 'mul_i5_27' <Predicate = (!icmp_ln25)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 182 <SV = 169> <Delay = 6.01>
ST_182 : Operation 870 [3/5] (6.01ns)   --->   "%sum_3_26 = fadd i32 %sum_3_25, i32 %mul_i5_26" [matmul.cpp:31]   --->   Operation 870 'fadd' 'sum_3_26' <Predicate = (!icmp_ln25)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_182 : Operation 871 [3/4] (4.67ns)   --->   "%mul_i5_27 = fmul i32 %temp_output_0_load_29, i32 %layer2_weights_28_load" [matmul.cpp:31]   --->   Operation 871 'fmul' 'mul_i5_27' <Predicate = (!icmp_ln25)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 183 <SV = 170> <Delay = 6.01>
ST_183 : Operation 872 [2/5] (6.01ns)   --->   "%sum_3_26 = fadd i32 %sum_3_25, i32 %mul_i5_26" [matmul.cpp:31]   --->   Operation 872 'fadd' 'sum_3_26' <Predicate = (!icmp_ln25)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_183 : Operation 873 [2/4] (4.67ns)   --->   "%mul_i5_27 = fmul i32 %temp_output_0_load_29, i32 %layer2_weights_28_load" [matmul.cpp:31]   --->   Operation 873 'fmul' 'mul_i5_27' <Predicate = (!icmp_ln25)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 184 <SV = 171> <Delay = 6.01>
ST_184 : Operation 874 [1/5] (6.01ns)   --->   "%sum_3_26 = fadd i32 %sum_3_25, i32 %mul_i5_26" [matmul.cpp:31]   --->   Operation 874 'fadd' 'sum_3_26' <Predicate = (!icmp_ln25)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_184 : Operation 875 [1/4] (4.67ns)   --->   "%mul_i5_27 = fmul i32 %temp_output_0_load_29, i32 %layer2_weights_28_load" [matmul.cpp:31]   --->   Operation 875 'fmul' 'mul_i5_27' <Predicate = (!icmp_ln25)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 185 <SV = 172> <Delay = 6.01>
ST_185 : Operation 876 [5/5] (6.01ns)   --->   "%sum_3_27 = fadd i32 %sum_3_26, i32 %mul_i5_27" [matmul.cpp:31]   --->   Operation 876 'fadd' 'sum_3_27' <Predicate = (!icmp_ln25)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 877 [1/1] (0.00ns)   --->   "%layer2_weights_29_addr = getelementptr i32 %layer2_weights_29, i64 0, i64 %j_1_cast" [matmul.cpp:31]   --->   Operation 877 'getelementptr' 'layer2_weights_29_addr' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_185 : Operation 878 [2/2] (0.79ns)   --->   "%layer2_weights_29_load = load i4 %layer2_weights_29_addr" [matmul.cpp:31]   --->   Operation 878 'load' 'layer2_weights_29_load' <Predicate = (!icmp_ln25)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>

State 186 <SV = 173> <Delay = 6.01>
ST_186 : Operation 879 [4/5] (6.01ns)   --->   "%sum_3_27 = fadd i32 %sum_3_26, i32 %mul_i5_27" [matmul.cpp:31]   --->   Operation 879 'fadd' 'sum_3_27' <Predicate = (!icmp_ln25)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 880 [1/2] (0.79ns)   --->   "%layer2_weights_29_load = load i4 %layer2_weights_29_addr" [matmul.cpp:31]   --->   Operation 880 'load' 'layer2_weights_29_load' <Predicate = (!icmp_ln25)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_186 : Operation 881 [4/4] (4.67ns)   --->   "%mul_i5_28 = fmul i32 %temp_output_0_load_30, i32 %layer2_weights_29_load" [matmul.cpp:31]   --->   Operation 881 'fmul' 'mul_i5_28' <Predicate = (!icmp_ln25)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 187 <SV = 174> <Delay = 6.01>
ST_187 : Operation 882 [3/5] (6.01ns)   --->   "%sum_3_27 = fadd i32 %sum_3_26, i32 %mul_i5_27" [matmul.cpp:31]   --->   Operation 882 'fadd' 'sum_3_27' <Predicate = (!icmp_ln25)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 883 [3/4] (4.67ns)   --->   "%mul_i5_28 = fmul i32 %temp_output_0_load_30, i32 %layer2_weights_29_load" [matmul.cpp:31]   --->   Operation 883 'fmul' 'mul_i5_28' <Predicate = (!icmp_ln25)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 188 <SV = 175> <Delay = 6.01>
ST_188 : Operation 884 [2/5] (6.01ns)   --->   "%sum_3_27 = fadd i32 %sum_3_26, i32 %mul_i5_27" [matmul.cpp:31]   --->   Operation 884 'fadd' 'sum_3_27' <Predicate = (!icmp_ln25)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 885 [2/4] (4.67ns)   --->   "%mul_i5_28 = fmul i32 %temp_output_0_load_30, i32 %layer2_weights_29_load" [matmul.cpp:31]   --->   Operation 885 'fmul' 'mul_i5_28' <Predicate = (!icmp_ln25)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 189 <SV = 176> <Delay = 6.01>
ST_189 : Operation 886 [1/5] (6.01ns)   --->   "%sum_3_27 = fadd i32 %sum_3_26, i32 %mul_i5_27" [matmul.cpp:31]   --->   Operation 886 'fadd' 'sum_3_27' <Predicate = (!icmp_ln25)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 887 [1/4] (4.67ns)   --->   "%mul_i5_28 = fmul i32 %temp_output_0_load_30, i32 %layer2_weights_29_load" [matmul.cpp:31]   --->   Operation 887 'fmul' 'mul_i5_28' <Predicate = (!icmp_ln25)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 190 <SV = 177> <Delay = 6.01>
ST_190 : Operation 888 [5/5] (6.01ns)   --->   "%sum_3_28 = fadd i32 %sum_3_27, i32 %mul_i5_28" [matmul.cpp:31]   --->   Operation 888 'fadd' 'sum_3_28' <Predicate = (!icmp_ln25)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_190 : Operation 889 [1/1] (0.00ns)   --->   "%layer2_weights_30_addr = getelementptr i32 %layer2_weights_30, i64 0, i64 %j_1_cast" [matmul.cpp:31]   --->   Operation 889 'getelementptr' 'layer2_weights_30_addr' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_190 : Operation 890 [2/2] (0.79ns)   --->   "%layer2_weights_30_load = load i4 %layer2_weights_30_addr" [matmul.cpp:31]   --->   Operation 890 'load' 'layer2_weights_30_load' <Predicate = (!icmp_ln25)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>

State 191 <SV = 178> <Delay = 6.01>
ST_191 : Operation 891 [4/5] (6.01ns)   --->   "%sum_3_28 = fadd i32 %sum_3_27, i32 %mul_i5_28" [matmul.cpp:31]   --->   Operation 891 'fadd' 'sum_3_28' <Predicate = (!icmp_ln25)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_191 : Operation 892 [1/2] (0.79ns)   --->   "%layer2_weights_30_load = load i4 %layer2_weights_30_addr" [matmul.cpp:31]   --->   Operation 892 'load' 'layer2_weights_30_load' <Predicate = (!icmp_ln25)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_191 : Operation 893 [4/4] (4.67ns)   --->   "%mul_i5_29 = fmul i32 %temp_output_0_load_31, i32 %layer2_weights_30_load" [matmul.cpp:31]   --->   Operation 893 'fmul' 'mul_i5_29' <Predicate = (!icmp_ln25)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 192 <SV = 179> <Delay = 6.01>
ST_192 : Operation 894 [3/5] (6.01ns)   --->   "%sum_3_28 = fadd i32 %sum_3_27, i32 %mul_i5_28" [matmul.cpp:31]   --->   Operation 894 'fadd' 'sum_3_28' <Predicate = (!icmp_ln25)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_192 : Operation 895 [3/4] (4.67ns)   --->   "%mul_i5_29 = fmul i32 %temp_output_0_load_31, i32 %layer2_weights_30_load" [matmul.cpp:31]   --->   Operation 895 'fmul' 'mul_i5_29' <Predicate = (!icmp_ln25)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 193 <SV = 180> <Delay = 6.01>
ST_193 : Operation 896 [2/5] (6.01ns)   --->   "%sum_3_28 = fadd i32 %sum_3_27, i32 %mul_i5_28" [matmul.cpp:31]   --->   Operation 896 'fadd' 'sum_3_28' <Predicate = (!icmp_ln25)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_193 : Operation 897 [2/4] (4.67ns)   --->   "%mul_i5_29 = fmul i32 %temp_output_0_load_31, i32 %layer2_weights_30_load" [matmul.cpp:31]   --->   Operation 897 'fmul' 'mul_i5_29' <Predicate = (!icmp_ln25)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 194 <SV = 181> <Delay = 6.01>
ST_194 : Operation 898 [1/5] (6.01ns)   --->   "%sum_3_28 = fadd i32 %sum_3_27, i32 %mul_i5_28" [matmul.cpp:31]   --->   Operation 898 'fadd' 'sum_3_28' <Predicate = (!icmp_ln25)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_194 : Operation 899 [1/4] (4.67ns)   --->   "%mul_i5_29 = fmul i32 %temp_output_0_load_31, i32 %layer2_weights_30_load" [matmul.cpp:31]   --->   Operation 899 'fmul' 'mul_i5_29' <Predicate = (!icmp_ln25)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 195 <SV = 182> <Delay = 6.01>
ST_195 : Operation 900 [5/5] (6.01ns)   --->   "%sum_3_29 = fadd i32 %sum_3_28, i32 %mul_i5_29" [matmul.cpp:31]   --->   Operation 900 'fadd' 'sum_3_29' <Predicate = (!icmp_ln25)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_195 : Operation 901 [1/1] (0.00ns)   --->   "%layer2_weights_31_addr = getelementptr i32 %layer2_weights_31, i64 0, i64 %j_1_cast" [matmul.cpp:31]   --->   Operation 901 'getelementptr' 'layer2_weights_31_addr' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_195 : Operation 902 [2/2] (0.79ns)   --->   "%layer2_weights_31_load = load i4 %layer2_weights_31_addr" [matmul.cpp:31]   --->   Operation 902 'load' 'layer2_weights_31_load' <Predicate = (!icmp_ln25)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>

State 196 <SV = 183> <Delay = 6.01>
ST_196 : Operation 903 [4/5] (6.01ns)   --->   "%sum_3_29 = fadd i32 %sum_3_28, i32 %mul_i5_29" [matmul.cpp:31]   --->   Operation 903 'fadd' 'sum_3_29' <Predicate = (!icmp_ln25)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_196 : Operation 904 [1/2] (0.79ns)   --->   "%layer2_weights_31_load = load i4 %layer2_weights_31_addr" [matmul.cpp:31]   --->   Operation 904 'load' 'layer2_weights_31_load' <Predicate = (!icmp_ln25)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_196 : Operation 905 [4/4] (4.67ns)   --->   "%mul_i5_30 = fmul i32 %temp_output_0_load_32, i32 %layer2_weights_31_load" [matmul.cpp:31]   --->   Operation 905 'fmul' 'mul_i5_30' <Predicate = (!icmp_ln25)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 197 <SV = 184> <Delay = 6.01>
ST_197 : Operation 906 [3/5] (6.01ns)   --->   "%sum_3_29 = fadd i32 %sum_3_28, i32 %mul_i5_29" [matmul.cpp:31]   --->   Operation 906 'fadd' 'sum_3_29' <Predicate = (!icmp_ln25)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_197 : Operation 907 [3/4] (4.67ns)   --->   "%mul_i5_30 = fmul i32 %temp_output_0_load_32, i32 %layer2_weights_31_load" [matmul.cpp:31]   --->   Operation 907 'fmul' 'mul_i5_30' <Predicate = (!icmp_ln25)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 198 <SV = 185> <Delay = 6.01>
ST_198 : Operation 908 [2/5] (6.01ns)   --->   "%sum_3_29 = fadd i32 %sum_3_28, i32 %mul_i5_29" [matmul.cpp:31]   --->   Operation 908 'fadd' 'sum_3_29' <Predicate = (!icmp_ln25)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_198 : Operation 909 [2/4] (4.67ns)   --->   "%mul_i5_30 = fmul i32 %temp_output_0_load_32, i32 %layer2_weights_31_load" [matmul.cpp:31]   --->   Operation 909 'fmul' 'mul_i5_30' <Predicate = (!icmp_ln25)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 199 <SV = 186> <Delay = 6.01>
ST_199 : Operation 910 [1/5] (6.01ns)   --->   "%sum_3_29 = fadd i32 %sum_3_28, i32 %mul_i5_29" [matmul.cpp:31]   --->   Operation 910 'fadd' 'sum_3_29' <Predicate = (!icmp_ln25)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 911 [1/4] (4.67ns)   --->   "%mul_i5_30 = fmul i32 %temp_output_0_load_32, i32 %layer2_weights_31_load" [matmul.cpp:31]   --->   Operation 911 'fmul' 'mul_i5_30' <Predicate = (!icmp_ln25)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 200 <SV = 187> <Delay = 6.01>
ST_200 : Operation 912 [5/5] (6.01ns)   --->   "%sum_3_30 = fadd i32 %sum_3_29, i32 %mul_i5_30" [matmul.cpp:31]   --->   Operation 912 'fadd' 'sum_3_30' <Predicate = (!icmp_ln25)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 201 <SV = 188> <Delay = 6.01>
ST_201 : Operation 913 [4/5] (6.01ns)   --->   "%sum_3_30 = fadd i32 %sum_3_29, i32 %mul_i5_30" [matmul.cpp:31]   --->   Operation 913 'fadd' 'sum_3_30' <Predicate = (!icmp_ln25)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 202 <SV = 189> <Delay = 6.01>
ST_202 : Operation 914 [3/5] (6.01ns)   --->   "%sum_3_30 = fadd i32 %sum_3_29, i32 %mul_i5_30" [matmul.cpp:31]   --->   Operation 914 'fadd' 'sum_3_30' <Predicate = (!icmp_ln25)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 203 <SV = 190> <Delay = 6.01>
ST_203 : Operation 915 [2/5] (6.01ns)   --->   "%sum_3_30 = fadd i32 %sum_3_29, i32 %mul_i5_30" [matmul.cpp:31]   --->   Operation 915 'fadd' 'sum_3_30' <Predicate = (!icmp_ln25)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 204 <SV = 191> <Delay = 6.80>
ST_204 : Operation 916 [1/1] (0.00ns)   --->   "%specloopname_ln27 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [matmul.cpp:27]   --->   Operation 916 'specloopname' 'specloopname_ln27' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_204 : Operation 917 [1/5] (6.01ns)   --->   "%sum_3_30 = fadd i32 %sum_3_29, i32 %mul_i5_30" [matmul.cpp:31]   --->   Operation 917 'fadd' 'sum_3_30' <Predicate = (!icmp_ln25)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_204 : Operation 918 [1/1] (0.00ns)   --->   "%temp_output2_0_addr_2 = getelementptr i32 %temp_output2_0, i64 0, i64 %j_1_cast" [matmul.cpp:33]   --->   Operation 918 'getelementptr' 'temp_output2_0_addr_2' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_204 : Operation 919 [1/1] (0.79ns)   --->   "%store_ln33 = store i32 %sum_3_30, i4 %temp_output2_0_addr_2" [matmul.cpp:33]   --->   Operation 919 'store' 'store_ln33' <Predicate = (!icmp_ln25)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_204 : Operation 920 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z7l1_reluPA32_fS0_.exit"   --->   Operation 920 'br' 'br_ln0' <Predicate = (!icmp_ln25)> <Delay = 0.00>

State 205 <SV = 28> <Delay = 0.48>
ST_205 : Operation 921 [1/1] (0.48ns)   --->   "%br_ln0 = br void %_Z5l2_mmPA32_fPA16_KfPA16_f.exit"   --->   Operation 921 'br' 'br_ln0' <Predicate = true> <Delay = 0.48>

State 206 <SV = 29> <Delay = 0.87>
ST_206 : Operation 922 [1/1] (0.00ns)   --->   "%i_1 = phi i5 %add_ln78, void %.split6._crit_edge, i5 0, void %_Z5l2_mmPA32_fPA16_KfPA16_f.exit.preheader" [matmul.cpp:78]   --->   Operation 922 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_206 : Operation 923 [1/1] (0.87ns)   --->   "%add_ln78 = add i5 %i_1, i5 1" [matmul.cpp:78]   --->   Operation 923 'add' 'add_ln78' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_206 : Operation 924 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 924 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_206 : Operation 925 [1/1] (0.87ns)   --->   "%icmp_ln78 = icmp_eq  i5 %i_1, i5 16" [matmul.cpp:78]   --->   Operation 925 'icmp' 'icmp_ln78' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_206 : Operation 926 [1/1] (0.00ns)   --->   "%empty_26 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 926 'speclooptripcount' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_206 : Operation 927 [1/1] (0.00ns)   --->   "%br_ln78 = br i1 %icmp_ln78, void %.split6, void %_Z7l2_reluPA16_fS0_.exit.preheader" [matmul.cpp:78]   --->   Operation 927 'br' 'br_ln78' <Predicate = true> <Delay = 0.00>
ST_206 : Operation 928 [1/1] (0.00ns)   --->   "%i_1_cast = zext i5 %i_1" [matmul.cpp:78]   --->   Operation 928 'zext' 'i_1_cast' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_206 : Operation 929 [1/1] (0.00ns)   --->   "%temp_output2_0_addr_3 = getelementptr i32 %temp_output2_0, i64 0, i64 %i_1_cast" [matmul.cpp:80]   --->   Operation 929 'getelementptr' 'temp_output2_0_addr_3' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_206 : Operation 930 [2/2] (0.79ns)   --->   "%temp_output2_0_load = load i4 %temp_output2_0_addr_3" [matmul.cpp:80]   --->   Operation 930 'load' 'temp_output2_0_load' <Predicate = (!icmp_ln78)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_206 : Operation 931 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z5l2_mmPA32_fPA16_KfPA16_f.exit"   --->   Operation 931 'br' 'br_ln0' <Predicate = (!icmp_ln78)> <Delay = 0.00>

State 207 <SV = 30> <Delay = 4.13>
ST_207 : Operation 932 [1/2] (0.79ns)   --->   "%temp_output2_0_load = load i4 %temp_output2_0_addr_3" [matmul.cpp:80]   --->   Operation 932 'load' 'temp_output2_0_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_207 : Operation 933 [1/1] (0.00ns)   --->   "%bitcast_ln80 = bitcast i32 %temp_output2_0_load" [matmul.cpp:80]   --->   Operation 933 'bitcast' 'bitcast_ln80' <Predicate = true> <Delay = 0.00>
ST_207 : Operation 934 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln80, i32 23, i32 30" [matmul.cpp:80]   --->   Operation 934 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_207 : Operation 935 [1/1] (0.00ns)   --->   "%trunc_ln80 = trunc i32 %bitcast_ln80" [matmul.cpp:80]   --->   Operation 935 'trunc' 'trunc_ln80' <Predicate = true> <Delay = 0.00>
ST_207 : Operation 936 [1/1] (0.85ns)   --->   "%icmp_ln80 = icmp_ne  i8 %tmp_2, i8 255" [matmul.cpp:80]   --->   Operation 936 'icmp' 'icmp_ln80' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_207 : Operation 937 [1/1] (0.97ns)   --->   "%icmp_ln80_1 = icmp_eq  i23 %trunc_ln80, i23 0" [matmul.cpp:80]   --->   Operation 937 'icmp' 'icmp_ln80_1' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_207 : Operation 938 [2/2] (3.34ns)   --->   "%tmp_3 = fcmp_olt  i32 %temp_output2_0_load, i32 0" [matmul.cpp:80]   --->   Operation 938 'fcmp' 'tmp_3' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 208 <SV = 31> <Delay = 4.46>
ST_208 : Operation 939 [1/1] (0.00ns)   --->   "%specloopname_ln78 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [matmul.cpp:78]   --->   Operation 939 'specloopname' 'specloopname_ln78' <Predicate = true> <Delay = 0.00>
ST_208 : Operation 940 [1/1] (0.00ns) (grouped into LUT with out node and_ln80)   --->   "%or_ln80 = or i1 %icmp_ln80_1, i1 %icmp_ln80" [matmul.cpp:80]   --->   Operation 940 'or' 'or_ln80' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_208 : Operation 941 [1/2] (3.34ns)   --->   "%tmp_3 = fcmp_olt  i32 %temp_output2_0_load, i32 0" [matmul.cpp:80]   --->   Operation 941 'fcmp' 'tmp_3' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_208 : Operation 942 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln80 = and i1 %or_ln80, i1 %tmp_3" [matmul.cpp:80]   --->   Operation 942 'and' 'and_ln80' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_208 : Operation 943 [1/1] (0.00ns)   --->   "%br_ln80 = br i1 %and_ln80, void %.split6._crit_edge, void" [matmul.cpp:80]   --->   Operation 943 'br' 'br_ln80' <Predicate = true> <Delay = 0.00>
ST_208 : Operation 944 [1/1] (0.79ns)   --->   "%store_ln81 = store i32 0, i4 %temp_output2_0_addr_3" [matmul.cpp:81]   --->   Operation 944 'store' 'store_ln81' <Predicate = (and_ln80)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_208 : Operation 945 [1/1] (0.00ns)   --->   "%br_ln81 = br void %.split6._crit_edge" [matmul.cpp:81]   --->   Operation 945 'br' 'br_ln81' <Predicate = (and_ln80)> <Delay = 0.00>

State 209 <SV = 30> <Delay = 0.79>
ST_209 : Operation 946 [2/2] (0.79ns)   --->   "%temp_output2_0_load_1 = load i4 %temp_output2_0_addr" [matmul.cpp:51]   --->   Operation 946 'load' 'temp_output2_0_load_1' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_209 : Operation 947 [1/1] (0.00ns)   --->   "%temp_output2_0_addr_4 = getelementptr i32 %temp_output2_0, i64 0, i64 1" [matmul.cpp:51]   --->   Operation 947 'getelementptr' 'temp_output2_0_addr_4' <Predicate = true> <Delay = 0.00>
ST_209 : Operation 948 [2/2] (0.79ns)   --->   "%temp_output2_0_load_2 = load i4 %temp_output2_0_addr_4" [matmul.cpp:51]   --->   Operation 948 'load' 'temp_output2_0_load_2' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 210 <SV = 31> <Delay = 0.79>
ST_210 : Operation 949 [1/2] (0.79ns)   --->   "%temp_output2_0_load_1 = load i4 %temp_output2_0_addr" [matmul.cpp:51]   --->   Operation 949 'load' 'temp_output2_0_load_1' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_210 : Operation 950 [1/2] (0.79ns)   --->   "%temp_output2_0_load_2 = load i4 %temp_output2_0_addr_4" [matmul.cpp:51]   --->   Operation 950 'load' 'temp_output2_0_load_2' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_210 : Operation 951 [1/1] (0.00ns)   --->   "%temp_output2_0_addr_5 = getelementptr i32 %temp_output2_0, i64 0, i64 2" [matmul.cpp:51]   --->   Operation 951 'getelementptr' 'temp_output2_0_addr_5' <Predicate = true> <Delay = 0.00>
ST_210 : Operation 952 [2/2] (0.79ns)   --->   "%temp_output2_0_load_3 = load i4 %temp_output2_0_addr_5" [matmul.cpp:51]   --->   Operation 952 'load' 'temp_output2_0_load_3' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_210 : Operation 953 [1/1] (0.00ns)   --->   "%temp_output2_0_addr_6 = getelementptr i32 %temp_output2_0, i64 0, i64 3" [matmul.cpp:51]   --->   Operation 953 'getelementptr' 'temp_output2_0_addr_6' <Predicate = true> <Delay = 0.00>
ST_210 : Operation 954 [2/2] (0.79ns)   --->   "%temp_output2_0_load_4 = load i4 %temp_output2_0_addr_6" [matmul.cpp:51]   --->   Operation 954 'load' 'temp_output2_0_load_4' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 211 <SV = 32> <Delay = 0.79>
ST_211 : Operation 955 [1/2] (0.79ns)   --->   "%temp_output2_0_load_3 = load i4 %temp_output2_0_addr_5" [matmul.cpp:51]   --->   Operation 955 'load' 'temp_output2_0_load_3' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_211 : Operation 956 [1/2] (0.79ns)   --->   "%temp_output2_0_load_4 = load i4 %temp_output2_0_addr_6" [matmul.cpp:51]   --->   Operation 956 'load' 'temp_output2_0_load_4' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_211 : Operation 957 [1/1] (0.00ns)   --->   "%temp_output2_0_addr_7 = getelementptr i32 %temp_output2_0, i64 0, i64 4" [matmul.cpp:51]   --->   Operation 957 'getelementptr' 'temp_output2_0_addr_7' <Predicate = true> <Delay = 0.00>
ST_211 : Operation 958 [2/2] (0.79ns)   --->   "%temp_output2_0_load_5 = load i4 %temp_output2_0_addr_7" [matmul.cpp:51]   --->   Operation 958 'load' 'temp_output2_0_load_5' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_211 : Operation 959 [1/1] (0.00ns)   --->   "%temp_output2_0_addr_8 = getelementptr i32 %temp_output2_0, i64 0, i64 5" [matmul.cpp:51]   --->   Operation 959 'getelementptr' 'temp_output2_0_addr_8' <Predicate = true> <Delay = 0.00>
ST_211 : Operation 960 [2/2] (0.79ns)   --->   "%temp_output2_0_load_6 = load i4 %temp_output2_0_addr_8" [matmul.cpp:51]   --->   Operation 960 'load' 'temp_output2_0_load_6' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 212 <SV = 33> <Delay = 0.79>
ST_212 : Operation 961 [1/2] (0.79ns)   --->   "%temp_output2_0_load_5 = load i4 %temp_output2_0_addr_7" [matmul.cpp:51]   --->   Operation 961 'load' 'temp_output2_0_load_5' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_212 : Operation 962 [1/2] (0.79ns)   --->   "%temp_output2_0_load_6 = load i4 %temp_output2_0_addr_8" [matmul.cpp:51]   --->   Operation 962 'load' 'temp_output2_0_load_6' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_212 : Operation 963 [1/1] (0.00ns)   --->   "%temp_output2_0_addr_9 = getelementptr i32 %temp_output2_0, i64 0, i64 6" [matmul.cpp:51]   --->   Operation 963 'getelementptr' 'temp_output2_0_addr_9' <Predicate = true> <Delay = 0.00>
ST_212 : Operation 964 [2/2] (0.79ns)   --->   "%temp_output2_0_load_7 = load i4 %temp_output2_0_addr_9" [matmul.cpp:51]   --->   Operation 964 'load' 'temp_output2_0_load_7' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_212 : Operation 965 [1/1] (0.00ns)   --->   "%temp_output2_0_addr_10 = getelementptr i32 %temp_output2_0, i64 0, i64 7" [matmul.cpp:51]   --->   Operation 965 'getelementptr' 'temp_output2_0_addr_10' <Predicate = true> <Delay = 0.00>
ST_212 : Operation 966 [2/2] (0.79ns)   --->   "%temp_output2_0_load_8 = load i4 %temp_output2_0_addr_10" [matmul.cpp:51]   --->   Operation 966 'load' 'temp_output2_0_load_8' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 213 <SV = 34> <Delay = 0.79>
ST_213 : Operation 967 [1/2] (0.79ns)   --->   "%temp_output2_0_load_7 = load i4 %temp_output2_0_addr_9" [matmul.cpp:51]   --->   Operation 967 'load' 'temp_output2_0_load_7' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_213 : Operation 968 [1/2] (0.79ns)   --->   "%temp_output2_0_load_8 = load i4 %temp_output2_0_addr_10" [matmul.cpp:51]   --->   Operation 968 'load' 'temp_output2_0_load_8' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_213 : Operation 969 [1/1] (0.00ns)   --->   "%temp_output2_0_addr_11 = getelementptr i32 %temp_output2_0, i64 0, i64 8" [matmul.cpp:51]   --->   Operation 969 'getelementptr' 'temp_output2_0_addr_11' <Predicate = true> <Delay = 0.00>
ST_213 : Operation 970 [2/2] (0.79ns)   --->   "%temp_output2_0_load_9 = load i4 %temp_output2_0_addr_11" [matmul.cpp:51]   --->   Operation 970 'load' 'temp_output2_0_load_9' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_213 : Operation 971 [1/1] (0.00ns)   --->   "%temp_output2_0_addr_12 = getelementptr i32 %temp_output2_0, i64 0, i64 9" [matmul.cpp:51]   --->   Operation 971 'getelementptr' 'temp_output2_0_addr_12' <Predicate = true> <Delay = 0.00>
ST_213 : Operation 972 [2/2] (0.79ns)   --->   "%temp_output2_0_load_10 = load i4 %temp_output2_0_addr_12" [matmul.cpp:51]   --->   Operation 972 'load' 'temp_output2_0_load_10' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 214 <SV = 35> <Delay = 0.79>
ST_214 : Operation 973 [1/2] (0.79ns)   --->   "%temp_output2_0_load_9 = load i4 %temp_output2_0_addr_11" [matmul.cpp:51]   --->   Operation 973 'load' 'temp_output2_0_load_9' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_214 : Operation 974 [1/2] (0.79ns)   --->   "%temp_output2_0_load_10 = load i4 %temp_output2_0_addr_12" [matmul.cpp:51]   --->   Operation 974 'load' 'temp_output2_0_load_10' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_214 : Operation 975 [1/1] (0.00ns)   --->   "%temp_output2_0_addr_13 = getelementptr i32 %temp_output2_0, i64 0, i64 10" [matmul.cpp:51]   --->   Operation 975 'getelementptr' 'temp_output2_0_addr_13' <Predicate = true> <Delay = 0.00>
ST_214 : Operation 976 [2/2] (0.79ns)   --->   "%temp_output2_0_load_11 = load i4 %temp_output2_0_addr_13" [matmul.cpp:51]   --->   Operation 976 'load' 'temp_output2_0_load_11' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_214 : Operation 977 [1/1] (0.00ns)   --->   "%temp_output2_0_addr_14 = getelementptr i32 %temp_output2_0, i64 0, i64 11" [matmul.cpp:51]   --->   Operation 977 'getelementptr' 'temp_output2_0_addr_14' <Predicate = true> <Delay = 0.00>
ST_214 : Operation 978 [2/2] (0.79ns)   --->   "%temp_output2_0_load_12 = load i4 %temp_output2_0_addr_14" [matmul.cpp:51]   --->   Operation 978 'load' 'temp_output2_0_load_12' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 215 <SV = 36> <Delay = 0.79>
ST_215 : Operation 979 [1/2] (0.79ns)   --->   "%temp_output2_0_load_11 = load i4 %temp_output2_0_addr_13" [matmul.cpp:51]   --->   Operation 979 'load' 'temp_output2_0_load_11' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_215 : Operation 980 [1/2] (0.79ns)   --->   "%temp_output2_0_load_12 = load i4 %temp_output2_0_addr_14" [matmul.cpp:51]   --->   Operation 980 'load' 'temp_output2_0_load_12' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_215 : Operation 981 [1/1] (0.00ns)   --->   "%temp_output2_0_addr_15 = getelementptr i32 %temp_output2_0, i64 0, i64 12" [matmul.cpp:51]   --->   Operation 981 'getelementptr' 'temp_output2_0_addr_15' <Predicate = true> <Delay = 0.00>
ST_215 : Operation 982 [2/2] (0.79ns)   --->   "%temp_output2_0_load_13 = load i4 %temp_output2_0_addr_15" [matmul.cpp:51]   --->   Operation 982 'load' 'temp_output2_0_load_13' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_215 : Operation 983 [1/1] (0.00ns)   --->   "%temp_output2_0_addr_16 = getelementptr i32 %temp_output2_0, i64 0, i64 13" [matmul.cpp:51]   --->   Operation 983 'getelementptr' 'temp_output2_0_addr_16' <Predicate = true> <Delay = 0.00>
ST_215 : Operation 984 [2/2] (0.79ns)   --->   "%temp_output2_0_load_14 = load i4 %temp_output2_0_addr_16" [matmul.cpp:51]   --->   Operation 984 'load' 'temp_output2_0_load_14' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 216 <SV = 37> <Delay = 0.79>
ST_216 : Operation 985 [1/2] (0.79ns)   --->   "%temp_output2_0_load_13 = load i4 %temp_output2_0_addr_15" [matmul.cpp:51]   --->   Operation 985 'load' 'temp_output2_0_load_13' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_216 : Operation 986 [1/2] (0.79ns)   --->   "%temp_output2_0_load_14 = load i4 %temp_output2_0_addr_16" [matmul.cpp:51]   --->   Operation 986 'load' 'temp_output2_0_load_14' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_216 : Operation 987 [1/1] (0.00ns)   --->   "%temp_output2_0_addr_17 = getelementptr i32 %temp_output2_0, i64 0, i64 14" [matmul.cpp:51]   --->   Operation 987 'getelementptr' 'temp_output2_0_addr_17' <Predicate = true> <Delay = 0.00>
ST_216 : Operation 988 [2/2] (0.79ns)   --->   "%temp_output2_0_load_15 = load i4 %temp_output2_0_addr_17" [matmul.cpp:51]   --->   Operation 988 'load' 'temp_output2_0_load_15' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_216 : Operation 989 [1/1] (0.00ns)   --->   "%temp_output2_0_addr_18 = getelementptr i32 %temp_output2_0, i64 0, i64 15" [matmul.cpp:51]   --->   Operation 989 'getelementptr' 'temp_output2_0_addr_18' <Predicate = true> <Delay = 0.00>
ST_216 : Operation 990 [2/2] (0.79ns)   --->   "%temp_output2_0_load_16 = load i4 %temp_output2_0_addr_18" [matmul.cpp:51]   --->   Operation 990 'load' 'temp_output2_0_load_16' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 217 <SV = 38> <Delay = 0.79>
ST_217 : Operation 991 [1/2] (0.79ns)   --->   "%temp_output2_0_load_15 = load i4 %temp_output2_0_addr_17" [matmul.cpp:51]   --->   Operation 991 'load' 'temp_output2_0_load_15' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_217 : Operation 992 [1/2] (0.79ns)   --->   "%temp_output2_0_load_16 = load i4 %temp_output2_0_addr_18" [matmul.cpp:51]   --->   Operation 992 'load' 'temp_output2_0_load_16' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_217 : Operation 993 [1/1] (0.48ns)   --->   "%br_ln0 = br void %_Z7l2_reluPA16_fS0_.exit"   --->   Operation 993 'br' 'br_ln0' <Predicate = true> <Delay = 0.48>

State 218 <SV = 39> <Delay = 0.88>
ST_218 : Operation 994 [1/1] (0.00ns)   --->   "%j_2 = phi i4 %add_ln45, void %.split4, i4 0, void %_Z7l2_reluPA16_fS0_.exit.preheader" [matmul.cpp:45]   --->   Operation 994 'phi' 'j_2' <Predicate = true> <Delay = 0.00>
ST_218 : Operation 995 [1/1] (0.86ns)   --->   "%add_ln45 = add i4 %j_2, i4 1" [matmul.cpp:45]   --->   Operation 995 'add' 'add_ln45' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_218 : Operation 996 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 996 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_218 : Operation 997 [1/1] (0.88ns)   --->   "%icmp_ln45 = icmp_eq  i4 %j_2, i4 10" [matmul.cpp:45]   --->   Operation 997 'icmp' 'icmp_ln45' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_218 : Operation 998 [1/1] (0.00ns)   --->   "%empty_27 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10"   --->   Operation 998 'speclooptripcount' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_218 : Operation 999 [1/1] (0.00ns)   --->   "%br_ln45 = br i1 %icmp_ln45, void %.split4, void %_Z5l3_mmPA16_fPA10_KfPA10_f.exit.preheader" [matmul.cpp:45]   --->   Operation 999 'br' 'br_ln45' <Predicate = true> <Delay = 0.00>
ST_218 : Operation 1000 [1/1] (0.00ns)   --->   "%j_2_cast = zext i4 %j_2" [matmul.cpp:45]   --->   Operation 1000 'zext' 'j_2_cast' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_218 : Operation 1001 [1/1] (0.00ns)   --->   "%layer3_weights_0_addr = getelementptr i32 %layer3_weights_0, i64 0, i64 %j_2_cast" [matmul.cpp:51]   --->   Operation 1001 'getelementptr' 'layer3_weights_0_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_218 : Operation 1002 [2/2] (0.79ns)   --->   "%layer3_weights_0_load = load i4 %layer3_weights_0_addr" [matmul.cpp:51]   --->   Operation 1002 'load' 'layer3_weights_0_load' <Predicate = (!icmp_ln45)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>

State 219 <SV = 40> <Delay = 5.46>
ST_219 : Operation 1003 [1/2] (0.79ns)   --->   "%layer3_weights_0_load = load i4 %layer3_weights_0_addr" [matmul.cpp:51]   --->   Operation 1003 'load' 'layer3_weights_0_load' <Predicate = (!icmp_ln45)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_219 : Operation 1004 [4/4] (4.67ns)   --->   "%mul_i1 = fmul i32 %temp_output2_0_load_1, i32 %layer3_weights_0_load" [matmul.cpp:51]   --->   Operation 1004 'fmul' 'mul_i1' <Predicate = (!icmp_ln45)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 220 <SV = 41> <Delay = 4.67>
ST_220 : Operation 1005 [3/4] (4.67ns)   --->   "%mul_i1 = fmul i32 %temp_output2_0_load_1, i32 %layer3_weights_0_load" [matmul.cpp:51]   --->   Operation 1005 'fmul' 'mul_i1' <Predicate = (!icmp_ln45)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 221 <SV = 42> <Delay = 4.67>
ST_221 : Operation 1006 [2/4] (4.67ns)   --->   "%mul_i1 = fmul i32 %temp_output2_0_load_1, i32 %layer3_weights_0_load" [matmul.cpp:51]   --->   Operation 1006 'fmul' 'mul_i1' <Predicate = (!icmp_ln45)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 222 <SV = 43> <Delay = 4.67>
ST_222 : Operation 1007 [1/4] (4.67ns)   --->   "%mul_i1 = fmul i32 %temp_output2_0_load_1, i32 %layer3_weights_0_load" [matmul.cpp:51]   --->   Operation 1007 'fmul' 'mul_i1' <Predicate = (!icmp_ln45)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 223 <SV = 44> <Delay = 6.01>
ST_223 : Operation 1008 [5/5] (6.01ns)   --->   "%sum_5 = fadd i32 %mul_i1, i32 0" [matmul.cpp:51]   --->   Operation 1008 'fadd' 'sum_5' <Predicate = (!icmp_ln45)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_223 : Operation 1009 [1/1] (0.00ns)   --->   "%layer3_weights_1_addr = getelementptr i32 %layer3_weights_1, i64 0, i64 %j_2_cast" [matmul.cpp:51]   --->   Operation 1009 'getelementptr' 'layer3_weights_1_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_223 : Operation 1010 [2/2] (0.79ns)   --->   "%layer3_weights_1_load = load i4 %layer3_weights_1_addr" [matmul.cpp:51]   --->   Operation 1010 'load' 'layer3_weights_1_load' <Predicate = (!icmp_ln45)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>

State 224 <SV = 45> <Delay = 6.01>
ST_224 : Operation 1011 [4/5] (6.01ns)   --->   "%sum_5 = fadd i32 %mul_i1, i32 0" [matmul.cpp:51]   --->   Operation 1011 'fadd' 'sum_5' <Predicate = (!icmp_ln45)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_224 : Operation 1012 [1/2] (0.79ns)   --->   "%layer3_weights_1_load = load i4 %layer3_weights_1_addr" [matmul.cpp:51]   --->   Operation 1012 'load' 'layer3_weights_1_load' <Predicate = (!icmp_ln45)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_224 : Operation 1013 [4/4] (4.67ns)   --->   "%mul_i1_1 = fmul i32 %temp_output2_0_load_2, i32 %layer3_weights_1_load" [matmul.cpp:51]   --->   Operation 1013 'fmul' 'mul_i1_1' <Predicate = (!icmp_ln45)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 225 <SV = 46> <Delay = 6.01>
ST_225 : Operation 1014 [3/5] (6.01ns)   --->   "%sum_5 = fadd i32 %mul_i1, i32 0" [matmul.cpp:51]   --->   Operation 1014 'fadd' 'sum_5' <Predicate = (!icmp_ln45)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_225 : Operation 1015 [3/4] (4.67ns)   --->   "%mul_i1_1 = fmul i32 %temp_output2_0_load_2, i32 %layer3_weights_1_load" [matmul.cpp:51]   --->   Operation 1015 'fmul' 'mul_i1_1' <Predicate = (!icmp_ln45)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 226 <SV = 47> <Delay = 6.01>
ST_226 : Operation 1016 [2/5] (6.01ns)   --->   "%sum_5 = fadd i32 %mul_i1, i32 0" [matmul.cpp:51]   --->   Operation 1016 'fadd' 'sum_5' <Predicate = (!icmp_ln45)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_226 : Operation 1017 [2/4] (4.67ns)   --->   "%mul_i1_1 = fmul i32 %temp_output2_0_load_2, i32 %layer3_weights_1_load" [matmul.cpp:51]   --->   Operation 1017 'fmul' 'mul_i1_1' <Predicate = (!icmp_ln45)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 227 <SV = 48> <Delay = 6.01>
ST_227 : Operation 1018 [1/5] (6.01ns)   --->   "%sum_5 = fadd i32 %mul_i1, i32 0" [matmul.cpp:51]   --->   Operation 1018 'fadd' 'sum_5' <Predicate = (!icmp_ln45)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_227 : Operation 1019 [1/4] (4.67ns)   --->   "%mul_i1_1 = fmul i32 %temp_output2_0_load_2, i32 %layer3_weights_1_load" [matmul.cpp:51]   --->   Operation 1019 'fmul' 'mul_i1_1' <Predicate = (!icmp_ln45)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 228 <SV = 49> <Delay = 6.01>
ST_228 : Operation 1020 [5/5] (6.01ns)   --->   "%sum_5_1 = fadd i32 %sum_5, i32 %mul_i1_1" [matmul.cpp:51]   --->   Operation 1020 'fadd' 'sum_5_1' <Predicate = (!icmp_ln45)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_228 : Operation 1021 [1/1] (0.00ns)   --->   "%layer3_weights_2_addr = getelementptr i32 %layer3_weights_2, i64 0, i64 %j_2_cast" [matmul.cpp:51]   --->   Operation 1021 'getelementptr' 'layer3_weights_2_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_228 : Operation 1022 [2/2] (0.79ns)   --->   "%layer3_weights_2_load = load i4 %layer3_weights_2_addr" [matmul.cpp:51]   --->   Operation 1022 'load' 'layer3_weights_2_load' <Predicate = (!icmp_ln45)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>

State 229 <SV = 50> <Delay = 6.01>
ST_229 : Operation 1023 [4/5] (6.01ns)   --->   "%sum_5_1 = fadd i32 %sum_5, i32 %mul_i1_1" [matmul.cpp:51]   --->   Operation 1023 'fadd' 'sum_5_1' <Predicate = (!icmp_ln45)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_229 : Operation 1024 [1/2] (0.79ns)   --->   "%layer3_weights_2_load = load i4 %layer3_weights_2_addr" [matmul.cpp:51]   --->   Operation 1024 'load' 'layer3_weights_2_load' <Predicate = (!icmp_ln45)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_229 : Operation 1025 [4/4] (4.67ns)   --->   "%mul_i1_2 = fmul i32 %temp_output2_0_load_3, i32 %layer3_weights_2_load" [matmul.cpp:51]   --->   Operation 1025 'fmul' 'mul_i1_2' <Predicate = (!icmp_ln45)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 230 <SV = 51> <Delay = 6.01>
ST_230 : Operation 1026 [3/5] (6.01ns)   --->   "%sum_5_1 = fadd i32 %sum_5, i32 %mul_i1_1" [matmul.cpp:51]   --->   Operation 1026 'fadd' 'sum_5_1' <Predicate = (!icmp_ln45)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_230 : Operation 1027 [3/4] (4.67ns)   --->   "%mul_i1_2 = fmul i32 %temp_output2_0_load_3, i32 %layer3_weights_2_load" [matmul.cpp:51]   --->   Operation 1027 'fmul' 'mul_i1_2' <Predicate = (!icmp_ln45)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 231 <SV = 52> <Delay = 6.01>
ST_231 : Operation 1028 [2/5] (6.01ns)   --->   "%sum_5_1 = fadd i32 %sum_5, i32 %mul_i1_1" [matmul.cpp:51]   --->   Operation 1028 'fadd' 'sum_5_1' <Predicate = (!icmp_ln45)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_231 : Operation 1029 [2/4] (4.67ns)   --->   "%mul_i1_2 = fmul i32 %temp_output2_0_load_3, i32 %layer3_weights_2_load" [matmul.cpp:51]   --->   Operation 1029 'fmul' 'mul_i1_2' <Predicate = (!icmp_ln45)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 232 <SV = 53> <Delay = 6.01>
ST_232 : Operation 1030 [1/5] (6.01ns)   --->   "%sum_5_1 = fadd i32 %sum_5, i32 %mul_i1_1" [matmul.cpp:51]   --->   Operation 1030 'fadd' 'sum_5_1' <Predicate = (!icmp_ln45)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_232 : Operation 1031 [1/4] (4.67ns)   --->   "%mul_i1_2 = fmul i32 %temp_output2_0_load_3, i32 %layer3_weights_2_load" [matmul.cpp:51]   --->   Operation 1031 'fmul' 'mul_i1_2' <Predicate = (!icmp_ln45)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 233 <SV = 54> <Delay = 6.01>
ST_233 : Operation 1032 [5/5] (6.01ns)   --->   "%sum_5_2 = fadd i32 %sum_5_1, i32 %mul_i1_2" [matmul.cpp:51]   --->   Operation 1032 'fadd' 'sum_5_2' <Predicate = (!icmp_ln45)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_233 : Operation 1033 [1/1] (0.00ns)   --->   "%layer3_weights_3_addr = getelementptr i32 %layer3_weights_3, i64 0, i64 %j_2_cast" [matmul.cpp:51]   --->   Operation 1033 'getelementptr' 'layer3_weights_3_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_233 : Operation 1034 [2/2] (0.79ns)   --->   "%layer3_weights_3_load = load i4 %layer3_weights_3_addr" [matmul.cpp:51]   --->   Operation 1034 'load' 'layer3_weights_3_load' <Predicate = (!icmp_ln45)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>

State 234 <SV = 55> <Delay = 6.01>
ST_234 : Operation 1035 [4/5] (6.01ns)   --->   "%sum_5_2 = fadd i32 %sum_5_1, i32 %mul_i1_2" [matmul.cpp:51]   --->   Operation 1035 'fadd' 'sum_5_2' <Predicate = (!icmp_ln45)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_234 : Operation 1036 [1/2] (0.79ns)   --->   "%layer3_weights_3_load = load i4 %layer3_weights_3_addr" [matmul.cpp:51]   --->   Operation 1036 'load' 'layer3_weights_3_load' <Predicate = (!icmp_ln45)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_234 : Operation 1037 [4/4] (4.67ns)   --->   "%mul_i1_3 = fmul i32 %temp_output2_0_load_4, i32 %layer3_weights_3_load" [matmul.cpp:51]   --->   Operation 1037 'fmul' 'mul_i1_3' <Predicate = (!icmp_ln45)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 235 <SV = 56> <Delay = 6.01>
ST_235 : Operation 1038 [3/5] (6.01ns)   --->   "%sum_5_2 = fadd i32 %sum_5_1, i32 %mul_i1_2" [matmul.cpp:51]   --->   Operation 1038 'fadd' 'sum_5_2' <Predicate = (!icmp_ln45)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_235 : Operation 1039 [3/4] (4.67ns)   --->   "%mul_i1_3 = fmul i32 %temp_output2_0_load_4, i32 %layer3_weights_3_load" [matmul.cpp:51]   --->   Operation 1039 'fmul' 'mul_i1_3' <Predicate = (!icmp_ln45)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 236 <SV = 57> <Delay = 6.01>
ST_236 : Operation 1040 [2/5] (6.01ns)   --->   "%sum_5_2 = fadd i32 %sum_5_1, i32 %mul_i1_2" [matmul.cpp:51]   --->   Operation 1040 'fadd' 'sum_5_2' <Predicate = (!icmp_ln45)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_236 : Operation 1041 [2/4] (4.67ns)   --->   "%mul_i1_3 = fmul i32 %temp_output2_0_load_4, i32 %layer3_weights_3_load" [matmul.cpp:51]   --->   Operation 1041 'fmul' 'mul_i1_3' <Predicate = (!icmp_ln45)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 237 <SV = 58> <Delay = 6.01>
ST_237 : Operation 1042 [1/5] (6.01ns)   --->   "%sum_5_2 = fadd i32 %sum_5_1, i32 %mul_i1_2" [matmul.cpp:51]   --->   Operation 1042 'fadd' 'sum_5_2' <Predicate = (!icmp_ln45)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_237 : Operation 1043 [1/4] (4.67ns)   --->   "%mul_i1_3 = fmul i32 %temp_output2_0_load_4, i32 %layer3_weights_3_load" [matmul.cpp:51]   --->   Operation 1043 'fmul' 'mul_i1_3' <Predicate = (!icmp_ln45)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 238 <SV = 59> <Delay = 6.01>
ST_238 : Operation 1044 [5/5] (6.01ns)   --->   "%sum_5_3 = fadd i32 %sum_5_2, i32 %mul_i1_3" [matmul.cpp:51]   --->   Operation 1044 'fadd' 'sum_5_3' <Predicate = (!icmp_ln45)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_238 : Operation 1045 [1/1] (0.00ns)   --->   "%layer3_weights_4_addr = getelementptr i32 %layer3_weights_4, i64 0, i64 %j_2_cast" [matmul.cpp:51]   --->   Operation 1045 'getelementptr' 'layer3_weights_4_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_238 : Operation 1046 [2/2] (0.79ns)   --->   "%layer3_weights_4_load = load i4 %layer3_weights_4_addr" [matmul.cpp:51]   --->   Operation 1046 'load' 'layer3_weights_4_load' <Predicate = (!icmp_ln45)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>

State 239 <SV = 60> <Delay = 6.01>
ST_239 : Operation 1047 [4/5] (6.01ns)   --->   "%sum_5_3 = fadd i32 %sum_5_2, i32 %mul_i1_3" [matmul.cpp:51]   --->   Operation 1047 'fadd' 'sum_5_3' <Predicate = (!icmp_ln45)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_239 : Operation 1048 [1/2] (0.79ns)   --->   "%layer3_weights_4_load = load i4 %layer3_weights_4_addr" [matmul.cpp:51]   --->   Operation 1048 'load' 'layer3_weights_4_load' <Predicate = (!icmp_ln45)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_239 : Operation 1049 [4/4] (4.67ns)   --->   "%mul_i1_4 = fmul i32 %temp_output2_0_load_5, i32 %layer3_weights_4_load" [matmul.cpp:51]   --->   Operation 1049 'fmul' 'mul_i1_4' <Predicate = (!icmp_ln45)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 240 <SV = 61> <Delay = 6.01>
ST_240 : Operation 1050 [3/5] (6.01ns)   --->   "%sum_5_3 = fadd i32 %sum_5_2, i32 %mul_i1_3" [matmul.cpp:51]   --->   Operation 1050 'fadd' 'sum_5_3' <Predicate = (!icmp_ln45)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_240 : Operation 1051 [3/4] (4.67ns)   --->   "%mul_i1_4 = fmul i32 %temp_output2_0_load_5, i32 %layer3_weights_4_load" [matmul.cpp:51]   --->   Operation 1051 'fmul' 'mul_i1_4' <Predicate = (!icmp_ln45)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 241 <SV = 62> <Delay = 6.01>
ST_241 : Operation 1052 [2/5] (6.01ns)   --->   "%sum_5_3 = fadd i32 %sum_5_2, i32 %mul_i1_3" [matmul.cpp:51]   --->   Operation 1052 'fadd' 'sum_5_3' <Predicate = (!icmp_ln45)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_241 : Operation 1053 [2/4] (4.67ns)   --->   "%mul_i1_4 = fmul i32 %temp_output2_0_load_5, i32 %layer3_weights_4_load" [matmul.cpp:51]   --->   Operation 1053 'fmul' 'mul_i1_4' <Predicate = (!icmp_ln45)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 242 <SV = 63> <Delay = 6.01>
ST_242 : Operation 1054 [1/5] (6.01ns)   --->   "%sum_5_3 = fadd i32 %sum_5_2, i32 %mul_i1_3" [matmul.cpp:51]   --->   Operation 1054 'fadd' 'sum_5_3' <Predicate = (!icmp_ln45)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_242 : Operation 1055 [1/4] (4.67ns)   --->   "%mul_i1_4 = fmul i32 %temp_output2_0_load_5, i32 %layer3_weights_4_load" [matmul.cpp:51]   --->   Operation 1055 'fmul' 'mul_i1_4' <Predicate = (!icmp_ln45)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 243 <SV = 64> <Delay = 6.01>
ST_243 : Operation 1056 [5/5] (6.01ns)   --->   "%sum_5_4 = fadd i32 %sum_5_3, i32 %mul_i1_4" [matmul.cpp:51]   --->   Operation 1056 'fadd' 'sum_5_4' <Predicate = (!icmp_ln45)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_243 : Operation 1057 [1/1] (0.00ns)   --->   "%layer3_weights_5_addr = getelementptr i32 %layer3_weights_5, i64 0, i64 %j_2_cast" [matmul.cpp:51]   --->   Operation 1057 'getelementptr' 'layer3_weights_5_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_243 : Operation 1058 [2/2] (0.79ns)   --->   "%layer3_weights_5_load = load i4 %layer3_weights_5_addr" [matmul.cpp:51]   --->   Operation 1058 'load' 'layer3_weights_5_load' <Predicate = (!icmp_ln45)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>

State 244 <SV = 65> <Delay = 6.01>
ST_244 : Operation 1059 [4/5] (6.01ns)   --->   "%sum_5_4 = fadd i32 %sum_5_3, i32 %mul_i1_4" [matmul.cpp:51]   --->   Operation 1059 'fadd' 'sum_5_4' <Predicate = (!icmp_ln45)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_244 : Operation 1060 [1/2] (0.79ns)   --->   "%layer3_weights_5_load = load i4 %layer3_weights_5_addr" [matmul.cpp:51]   --->   Operation 1060 'load' 'layer3_weights_5_load' <Predicate = (!icmp_ln45)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_244 : Operation 1061 [4/4] (4.67ns)   --->   "%mul_i1_5 = fmul i32 %temp_output2_0_load_6, i32 %layer3_weights_5_load" [matmul.cpp:51]   --->   Operation 1061 'fmul' 'mul_i1_5' <Predicate = (!icmp_ln45)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 245 <SV = 66> <Delay = 6.01>
ST_245 : Operation 1062 [3/5] (6.01ns)   --->   "%sum_5_4 = fadd i32 %sum_5_3, i32 %mul_i1_4" [matmul.cpp:51]   --->   Operation 1062 'fadd' 'sum_5_4' <Predicate = (!icmp_ln45)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_245 : Operation 1063 [3/4] (4.67ns)   --->   "%mul_i1_5 = fmul i32 %temp_output2_0_load_6, i32 %layer3_weights_5_load" [matmul.cpp:51]   --->   Operation 1063 'fmul' 'mul_i1_5' <Predicate = (!icmp_ln45)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 246 <SV = 67> <Delay = 6.01>
ST_246 : Operation 1064 [2/5] (6.01ns)   --->   "%sum_5_4 = fadd i32 %sum_5_3, i32 %mul_i1_4" [matmul.cpp:51]   --->   Operation 1064 'fadd' 'sum_5_4' <Predicate = (!icmp_ln45)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_246 : Operation 1065 [2/4] (4.67ns)   --->   "%mul_i1_5 = fmul i32 %temp_output2_0_load_6, i32 %layer3_weights_5_load" [matmul.cpp:51]   --->   Operation 1065 'fmul' 'mul_i1_5' <Predicate = (!icmp_ln45)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 247 <SV = 68> <Delay = 6.01>
ST_247 : Operation 1066 [1/5] (6.01ns)   --->   "%sum_5_4 = fadd i32 %sum_5_3, i32 %mul_i1_4" [matmul.cpp:51]   --->   Operation 1066 'fadd' 'sum_5_4' <Predicate = (!icmp_ln45)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_247 : Operation 1067 [1/4] (4.67ns)   --->   "%mul_i1_5 = fmul i32 %temp_output2_0_load_6, i32 %layer3_weights_5_load" [matmul.cpp:51]   --->   Operation 1067 'fmul' 'mul_i1_5' <Predicate = (!icmp_ln45)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 248 <SV = 69> <Delay = 6.01>
ST_248 : Operation 1068 [5/5] (6.01ns)   --->   "%sum_5_5 = fadd i32 %sum_5_4, i32 %mul_i1_5" [matmul.cpp:51]   --->   Operation 1068 'fadd' 'sum_5_5' <Predicate = (!icmp_ln45)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_248 : Operation 1069 [1/1] (0.00ns)   --->   "%layer3_weights_6_addr = getelementptr i32 %layer3_weights_6, i64 0, i64 %j_2_cast" [matmul.cpp:51]   --->   Operation 1069 'getelementptr' 'layer3_weights_6_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_248 : Operation 1070 [2/2] (0.79ns)   --->   "%layer3_weights_6_load = load i4 %layer3_weights_6_addr" [matmul.cpp:51]   --->   Operation 1070 'load' 'layer3_weights_6_load' <Predicate = (!icmp_ln45)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>

State 249 <SV = 70> <Delay = 6.01>
ST_249 : Operation 1071 [4/5] (6.01ns)   --->   "%sum_5_5 = fadd i32 %sum_5_4, i32 %mul_i1_5" [matmul.cpp:51]   --->   Operation 1071 'fadd' 'sum_5_5' <Predicate = (!icmp_ln45)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_249 : Operation 1072 [1/2] (0.79ns)   --->   "%layer3_weights_6_load = load i4 %layer3_weights_6_addr" [matmul.cpp:51]   --->   Operation 1072 'load' 'layer3_weights_6_load' <Predicate = (!icmp_ln45)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_249 : Operation 1073 [4/4] (4.67ns)   --->   "%mul_i1_6 = fmul i32 %temp_output2_0_load_7, i32 %layer3_weights_6_load" [matmul.cpp:51]   --->   Operation 1073 'fmul' 'mul_i1_6' <Predicate = (!icmp_ln45)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 250 <SV = 71> <Delay = 6.01>
ST_250 : Operation 1074 [3/5] (6.01ns)   --->   "%sum_5_5 = fadd i32 %sum_5_4, i32 %mul_i1_5" [matmul.cpp:51]   --->   Operation 1074 'fadd' 'sum_5_5' <Predicate = (!icmp_ln45)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_250 : Operation 1075 [3/4] (4.67ns)   --->   "%mul_i1_6 = fmul i32 %temp_output2_0_load_7, i32 %layer3_weights_6_load" [matmul.cpp:51]   --->   Operation 1075 'fmul' 'mul_i1_6' <Predicate = (!icmp_ln45)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 251 <SV = 72> <Delay = 6.01>
ST_251 : Operation 1076 [2/5] (6.01ns)   --->   "%sum_5_5 = fadd i32 %sum_5_4, i32 %mul_i1_5" [matmul.cpp:51]   --->   Operation 1076 'fadd' 'sum_5_5' <Predicate = (!icmp_ln45)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_251 : Operation 1077 [2/4] (4.67ns)   --->   "%mul_i1_6 = fmul i32 %temp_output2_0_load_7, i32 %layer3_weights_6_load" [matmul.cpp:51]   --->   Operation 1077 'fmul' 'mul_i1_6' <Predicate = (!icmp_ln45)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 252 <SV = 73> <Delay = 6.01>
ST_252 : Operation 1078 [1/5] (6.01ns)   --->   "%sum_5_5 = fadd i32 %sum_5_4, i32 %mul_i1_5" [matmul.cpp:51]   --->   Operation 1078 'fadd' 'sum_5_5' <Predicate = (!icmp_ln45)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_252 : Operation 1079 [1/4] (4.67ns)   --->   "%mul_i1_6 = fmul i32 %temp_output2_0_load_7, i32 %layer3_weights_6_load" [matmul.cpp:51]   --->   Operation 1079 'fmul' 'mul_i1_6' <Predicate = (!icmp_ln45)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 253 <SV = 74> <Delay = 6.01>
ST_253 : Operation 1080 [5/5] (6.01ns)   --->   "%sum_5_6 = fadd i32 %sum_5_5, i32 %mul_i1_6" [matmul.cpp:51]   --->   Operation 1080 'fadd' 'sum_5_6' <Predicate = (!icmp_ln45)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_253 : Operation 1081 [1/1] (0.00ns)   --->   "%layer3_weights_7_addr = getelementptr i32 %layer3_weights_7, i64 0, i64 %j_2_cast" [matmul.cpp:51]   --->   Operation 1081 'getelementptr' 'layer3_weights_7_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_253 : Operation 1082 [2/2] (0.79ns)   --->   "%layer3_weights_7_load = load i4 %layer3_weights_7_addr" [matmul.cpp:51]   --->   Operation 1082 'load' 'layer3_weights_7_load' <Predicate = (!icmp_ln45)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>

State 254 <SV = 75> <Delay = 6.01>
ST_254 : Operation 1083 [4/5] (6.01ns)   --->   "%sum_5_6 = fadd i32 %sum_5_5, i32 %mul_i1_6" [matmul.cpp:51]   --->   Operation 1083 'fadd' 'sum_5_6' <Predicate = (!icmp_ln45)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_254 : Operation 1084 [1/2] (0.79ns)   --->   "%layer3_weights_7_load = load i4 %layer3_weights_7_addr" [matmul.cpp:51]   --->   Operation 1084 'load' 'layer3_weights_7_load' <Predicate = (!icmp_ln45)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_254 : Operation 1085 [4/4] (4.67ns)   --->   "%mul_i1_7 = fmul i32 %temp_output2_0_load_8, i32 %layer3_weights_7_load" [matmul.cpp:51]   --->   Operation 1085 'fmul' 'mul_i1_7' <Predicate = (!icmp_ln45)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 255 <SV = 76> <Delay = 6.01>
ST_255 : Operation 1086 [3/5] (6.01ns)   --->   "%sum_5_6 = fadd i32 %sum_5_5, i32 %mul_i1_6" [matmul.cpp:51]   --->   Operation 1086 'fadd' 'sum_5_6' <Predicate = (!icmp_ln45)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_255 : Operation 1087 [3/4] (4.67ns)   --->   "%mul_i1_7 = fmul i32 %temp_output2_0_load_8, i32 %layer3_weights_7_load" [matmul.cpp:51]   --->   Operation 1087 'fmul' 'mul_i1_7' <Predicate = (!icmp_ln45)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 256 <SV = 77> <Delay = 6.01>
ST_256 : Operation 1088 [2/5] (6.01ns)   --->   "%sum_5_6 = fadd i32 %sum_5_5, i32 %mul_i1_6" [matmul.cpp:51]   --->   Operation 1088 'fadd' 'sum_5_6' <Predicate = (!icmp_ln45)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_256 : Operation 1089 [2/4] (4.67ns)   --->   "%mul_i1_7 = fmul i32 %temp_output2_0_load_8, i32 %layer3_weights_7_load" [matmul.cpp:51]   --->   Operation 1089 'fmul' 'mul_i1_7' <Predicate = (!icmp_ln45)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 257 <SV = 78> <Delay = 6.01>
ST_257 : Operation 1090 [1/5] (6.01ns)   --->   "%sum_5_6 = fadd i32 %sum_5_5, i32 %mul_i1_6" [matmul.cpp:51]   --->   Operation 1090 'fadd' 'sum_5_6' <Predicate = (!icmp_ln45)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_257 : Operation 1091 [1/4] (4.67ns)   --->   "%mul_i1_7 = fmul i32 %temp_output2_0_load_8, i32 %layer3_weights_7_load" [matmul.cpp:51]   --->   Operation 1091 'fmul' 'mul_i1_7' <Predicate = (!icmp_ln45)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 258 <SV = 79> <Delay = 6.01>
ST_258 : Operation 1092 [5/5] (6.01ns)   --->   "%sum_5_7 = fadd i32 %sum_5_6, i32 %mul_i1_7" [matmul.cpp:51]   --->   Operation 1092 'fadd' 'sum_5_7' <Predicate = (!icmp_ln45)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_258 : Operation 1093 [1/1] (0.00ns)   --->   "%layer3_weights_8_addr = getelementptr i32 %layer3_weights_8, i64 0, i64 %j_2_cast" [matmul.cpp:51]   --->   Operation 1093 'getelementptr' 'layer3_weights_8_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_258 : Operation 1094 [2/2] (0.79ns)   --->   "%layer3_weights_8_load = load i4 %layer3_weights_8_addr" [matmul.cpp:51]   --->   Operation 1094 'load' 'layer3_weights_8_load' <Predicate = (!icmp_ln45)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>

State 259 <SV = 80> <Delay = 6.01>
ST_259 : Operation 1095 [4/5] (6.01ns)   --->   "%sum_5_7 = fadd i32 %sum_5_6, i32 %mul_i1_7" [matmul.cpp:51]   --->   Operation 1095 'fadd' 'sum_5_7' <Predicate = (!icmp_ln45)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_259 : Operation 1096 [1/2] (0.79ns)   --->   "%layer3_weights_8_load = load i4 %layer3_weights_8_addr" [matmul.cpp:51]   --->   Operation 1096 'load' 'layer3_weights_8_load' <Predicate = (!icmp_ln45)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_259 : Operation 1097 [4/4] (4.67ns)   --->   "%mul_i1_8 = fmul i32 %temp_output2_0_load_9, i32 %layer3_weights_8_load" [matmul.cpp:51]   --->   Operation 1097 'fmul' 'mul_i1_8' <Predicate = (!icmp_ln45)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 260 <SV = 81> <Delay = 6.01>
ST_260 : Operation 1098 [3/5] (6.01ns)   --->   "%sum_5_7 = fadd i32 %sum_5_6, i32 %mul_i1_7" [matmul.cpp:51]   --->   Operation 1098 'fadd' 'sum_5_7' <Predicate = (!icmp_ln45)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_260 : Operation 1099 [3/4] (4.67ns)   --->   "%mul_i1_8 = fmul i32 %temp_output2_0_load_9, i32 %layer3_weights_8_load" [matmul.cpp:51]   --->   Operation 1099 'fmul' 'mul_i1_8' <Predicate = (!icmp_ln45)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 261 <SV = 82> <Delay = 6.01>
ST_261 : Operation 1100 [2/5] (6.01ns)   --->   "%sum_5_7 = fadd i32 %sum_5_6, i32 %mul_i1_7" [matmul.cpp:51]   --->   Operation 1100 'fadd' 'sum_5_7' <Predicate = (!icmp_ln45)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_261 : Operation 1101 [2/4] (4.67ns)   --->   "%mul_i1_8 = fmul i32 %temp_output2_0_load_9, i32 %layer3_weights_8_load" [matmul.cpp:51]   --->   Operation 1101 'fmul' 'mul_i1_8' <Predicate = (!icmp_ln45)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 262 <SV = 83> <Delay = 6.01>
ST_262 : Operation 1102 [1/5] (6.01ns)   --->   "%sum_5_7 = fadd i32 %sum_5_6, i32 %mul_i1_7" [matmul.cpp:51]   --->   Operation 1102 'fadd' 'sum_5_7' <Predicate = (!icmp_ln45)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_262 : Operation 1103 [1/4] (4.67ns)   --->   "%mul_i1_8 = fmul i32 %temp_output2_0_load_9, i32 %layer3_weights_8_load" [matmul.cpp:51]   --->   Operation 1103 'fmul' 'mul_i1_8' <Predicate = (!icmp_ln45)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 263 <SV = 84> <Delay = 6.01>
ST_263 : Operation 1104 [5/5] (6.01ns)   --->   "%sum_5_8 = fadd i32 %sum_5_7, i32 %mul_i1_8" [matmul.cpp:51]   --->   Operation 1104 'fadd' 'sum_5_8' <Predicate = (!icmp_ln45)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_263 : Operation 1105 [1/1] (0.00ns)   --->   "%layer3_weights_9_addr = getelementptr i32 %layer3_weights_9, i64 0, i64 %j_2_cast" [matmul.cpp:51]   --->   Operation 1105 'getelementptr' 'layer3_weights_9_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_263 : Operation 1106 [2/2] (0.79ns)   --->   "%layer3_weights_9_load = load i4 %layer3_weights_9_addr" [matmul.cpp:51]   --->   Operation 1106 'load' 'layer3_weights_9_load' <Predicate = (!icmp_ln45)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>

State 264 <SV = 85> <Delay = 6.01>
ST_264 : Operation 1107 [4/5] (6.01ns)   --->   "%sum_5_8 = fadd i32 %sum_5_7, i32 %mul_i1_8" [matmul.cpp:51]   --->   Operation 1107 'fadd' 'sum_5_8' <Predicate = (!icmp_ln45)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_264 : Operation 1108 [1/2] (0.79ns)   --->   "%layer3_weights_9_load = load i4 %layer3_weights_9_addr" [matmul.cpp:51]   --->   Operation 1108 'load' 'layer3_weights_9_load' <Predicate = (!icmp_ln45)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_264 : Operation 1109 [4/4] (4.67ns)   --->   "%mul_i1_9 = fmul i32 %temp_output2_0_load_10, i32 %layer3_weights_9_load" [matmul.cpp:51]   --->   Operation 1109 'fmul' 'mul_i1_9' <Predicate = (!icmp_ln45)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 265 <SV = 86> <Delay = 6.01>
ST_265 : Operation 1110 [3/5] (6.01ns)   --->   "%sum_5_8 = fadd i32 %sum_5_7, i32 %mul_i1_8" [matmul.cpp:51]   --->   Operation 1110 'fadd' 'sum_5_8' <Predicate = (!icmp_ln45)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_265 : Operation 1111 [3/4] (4.67ns)   --->   "%mul_i1_9 = fmul i32 %temp_output2_0_load_10, i32 %layer3_weights_9_load" [matmul.cpp:51]   --->   Operation 1111 'fmul' 'mul_i1_9' <Predicate = (!icmp_ln45)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 266 <SV = 87> <Delay = 6.01>
ST_266 : Operation 1112 [2/5] (6.01ns)   --->   "%sum_5_8 = fadd i32 %sum_5_7, i32 %mul_i1_8" [matmul.cpp:51]   --->   Operation 1112 'fadd' 'sum_5_8' <Predicate = (!icmp_ln45)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_266 : Operation 1113 [2/4] (4.67ns)   --->   "%mul_i1_9 = fmul i32 %temp_output2_0_load_10, i32 %layer3_weights_9_load" [matmul.cpp:51]   --->   Operation 1113 'fmul' 'mul_i1_9' <Predicate = (!icmp_ln45)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 267 <SV = 88> <Delay = 6.01>
ST_267 : Operation 1114 [1/5] (6.01ns)   --->   "%sum_5_8 = fadd i32 %sum_5_7, i32 %mul_i1_8" [matmul.cpp:51]   --->   Operation 1114 'fadd' 'sum_5_8' <Predicate = (!icmp_ln45)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_267 : Operation 1115 [1/4] (4.67ns)   --->   "%mul_i1_9 = fmul i32 %temp_output2_0_load_10, i32 %layer3_weights_9_load" [matmul.cpp:51]   --->   Operation 1115 'fmul' 'mul_i1_9' <Predicate = (!icmp_ln45)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 268 <SV = 89> <Delay = 6.01>
ST_268 : Operation 1116 [5/5] (6.01ns)   --->   "%sum_5_9 = fadd i32 %sum_5_8, i32 %mul_i1_9" [matmul.cpp:51]   --->   Operation 1116 'fadd' 'sum_5_9' <Predicate = (!icmp_ln45)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_268 : Operation 1117 [1/1] (0.00ns)   --->   "%layer3_weights_10_addr = getelementptr i32 %layer3_weights_10, i64 0, i64 %j_2_cast" [matmul.cpp:51]   --->   Operation 1117 'getelementptr' 'layer3_weights_10_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_268 : Operation 1118 [2/2] (0.79ns)   --->   "%layer3_weights_10_load = load i4 %layer3_weights_10_addr" [matmul.cpp:51]   --->   Operation 1118 'load' 'layer3_weights_10_load' <Predicate = (!icmp_ln45)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>

State 269 <SV = 90> <Delay = 6.01>
ST_269 : Operation 1119 [4/5] (6.01ns)   --->   "%sum_5_9 = fadd i32 %sum_5_8, i32 %mul_i1_9" [matmul.cpp:51]   --->   Operation 1119 'fadd' 'sum_5_9' <Predicate = (!icmp_ln45)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_269 : Operation 1120 [1/2] (0.79ns)   --->   "%layer3_weights_10_load = load i4 %layer3_weights_10_addr" [matmul.cpp:51]   --->   Operation 1120 'load' 'layer3_weights_10_load' <Predicate = (!icmp_ln45)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_269 : Operation 1121 [4/4] (4.67ns)   --->   "%mul_i1_s = fmul i32 %temp_output2_0_load_11, i32 %layer3_weights_10_load" [matmul.cpp:51]   --->   Operation 1121 'fmul' 'mul_i1_s' <Predicate = (!icmp_ln45)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 270 <SV = 91> <Delay = 6.01>
ST_270 : Operation 1122 [3/5] (6.01ns)   --->   "%sum_5_9 = fadd i32 %sum_5_8, i32 %mul_i1_9" [matmul.cpp:51]   --->   Operation 1122 'fadd' 'sum_5_9' <Predicate = (!icmp_ln45)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_270 : Operation 1123 [3/4] (4.67ns)   --->   "%mul_i1_s = fmul i32 %temp_output2_0_load_11, i32 %layer3_weights_10_load" [matmul.cpp:51]   --->   Operation 1123 'fmul' 'mul_i1_s' <Predicate = (!icmp_ln45)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 271 <SV = 92> <Delay = 6.01>
ST_271 : Operation 1124 [2/5] (6.01ns)   --->   "%sum_5_9 = fadd i32 %sum_5_8, i32 %mul_i1_9" [matmul.cpp:51]   --->   Operation 1124 'fadd' 'sum_5_9' <Predicate = (!icmp_ln45)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_271 : Operation 1125 [2/4] (4.67ns)   --->   "%mul_i1_s = fmul i32 %temp_output2_0_load_11, i32 %layer3_weights_10_load" [matmul.cpp:51]   --->   Operation 1125 'fmul' 'mul_i1_s' <Predicate = (!icmp_ln45)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 272 <SV = 93> <Delay = 6.01>
ST_272 : Operation 1126 [1/5] (6.01ns)   --->   "%sum_5_9 = fadd i32 %sum_5_8, i32 %mul_i1_9" [matmul.cpp:51]   --->   Operation 1126 'fadd' 'sum_5_9' <Predicate = (!icmp_ln45)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_272 : Operation 1127 [1/4] (4.67ns)   --->   "%mul_i1_s = fmul i32 %temp_output2_0_load_11, i32 %layer3_weights_10_load" [matmul.cpp:51]   --->   Operation 1127 'fmul' 'mul_i1_s' <Predicate = (!icmp_ln45)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 273 <SV = 94> <Delay = 6.01>
ST_273 : Operation 1128 [5/5] (6.01ns)   --->   "%sum_5_s = fadd i32 %sum_5_9, i32 %mul_i1_s" [matmul.cpp:51]   --->   Operation 1128 'fadd' 'sum_5_s' <Predicate = (!icmp_ln45)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_273 : Operation 1129 [1/1] (0.00ns)   --->   "%layer3_weights_11_addr = getelementptr i32 %layer3_weights_11, i64 0, i64 %j_2_cast" [matmul.cpp:51]   --->   Operation 1129 'getelementptr' 'layer3_weights_11_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_273 : Operation 1130 [2/2] (0.79ns)   --->   "%layer3_weights_11_load = load i4 %layer3_weights_11_addr" [matmul.cpp:51]   --->   Operation 1130 'load' 'layer3_weights_11_load' <Predicate = (!icmp_ln45)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>

State 274 <SV = 95> <Delay = 6.01>
ST_274 : Operation 1131 [4/5] (6.01ns)   --->   "%sum_5_s = fadd i32 %sum_5_9, i32 %mul_i1_s" [matmul.cpp:51]   --->   Operation 1131 'fadd' 'sum_5_s' <Predicate = (!icmp_ln45)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_274 : Operation 1132 [1/2] (0.79ns)   --->   "%layer3_weights_11_load = load i4 %layer3_weights_11_addr" [matmul.cpp:51]   --->   Operation 1132 'load' 'layer3_weights_11_load' <Predicate = (!icmp_ln45)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_274 : Operation 1133 [4/4] (4.67ns)   --->   "%mul_i1_10 = fmul i32 %temp_output2_0_load_12, i32 %layer3_weights_11_load" [matmul.cpp:51]   --->   Operation 1133 'fmul' 'mul_i1_10' <Predicate = (!icmp_ln45)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 275 <SV = 96> <Delay = 6.01>
ST_275 : Operation 1134 [3/5] (6.01ns)   --->   "%sum_5_s = fadd i32 %sum_5_9, i32 %mul_i1_s" [matmul.cpp:51]   --->   Operation 1134 'fadd' 'sum_5_s' <Predicate = (!icmp_ln45)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_275 : Operation 1135 [3/4] (4.67ns)   --->   "%mul_i1_10 = fmul i32 %temp_output2_0_load_12, i32 %layer3_weights_11_load" [matmul.cpp:51]   --->   Operation 1135 'fmul' 'mul_i1_10' <Predicate = (!icmp_ln45)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 276 <SV = 97> <Delay = 6.01>
ST_276 : Operation 1136 [2/5] (6.01ns)   --->   "%sum_5_s = fadd i32 %sum_5_9, i32 %mul_i1_s" [matmul.cpp:51]   --->   Operation 1136 'fadd' 'sum_5_s' <Predicate = (!icmp_ln45)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_276 : Operation 1137 [2/4] (4.67ns)   --->   "%mul_i1_10 = fmul i32 %temp_output2_0_load_12, i32 %layer3_weights_11_load" [matmul.cpp:51]   --->   Operation 1137 'fmul' 'mul_i1_10' <Predicate = (!icmp_ln45)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 277 <SV = 98> <Delay = 6.01>
ST_277 : Operation 1138 [1/5] (6.01ns)   --->   "%sum_5_s = fadd i32 %sum_5_9, i32 %mul_i1_s" [matmul.cpp:51]   --->   Operation 1138 'fadd' 'sum_5_s' <Predicate = (!icmp_ln45)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_277 : Operation 1139 [1/4] (4.67ns)   --->   "%mul_i1_10 = fmul i32 %temp_output2_0_load_12, i32 %layer3_weights_11_load" [matmul.cpp:51]   --->   Operation 1139 'fmul' 'mul_i1_10' <Predicate = (!icmp_ln45)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 278 <SV = 99> <Delay = 6.01>
ST_278 : Operation 1140 [5/5] (6.01ns)   --->   "%sum_5_10 = fadd i32 %sum_5_s, i32 %mul_i1_10" [matmul.cpp:51]   --->   Operation 1140 'fadd' 'sum_5_10' <Predicate = (!icmp_ln45)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_278 : Operation 1141 [1/1] (0.00ns)   --->   "%layer3_weights_12_addr = getelementptr i32 %layer3_weights_12, i64 0, i64 %j_2_cast" [matmul.cpp:51]   --->   Operation 1141 'getelementptr' 'layer3_weights_12_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_278 : Operation 1142 [2/2] (0.79ns)   --->   "%layer3_weights_12_load = load i4 %layer3_weights_12_addr" [matmul.cpp:51]   --->   Operation 1142 'load' 'layer3_weights_12_load' <Predicate = (!icmp_ln45)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>

State 279 <SV = 100> <Delay = 6.01>
ST_279 : Operation 1143 [4/5] (6.01ns)   --->   "%sum_5_10 = fadd i32 %sum_5_s, i32 %mul_i1_10" [matmul.cpp:51]   --->   Operation 1143 'fadd' 'sum_5_10' <Predicate = (!icmp_ln45)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_279 : Operation 1144 [1/2] (0.79ns)   --->   "%layer3_weights_12_load = load i4 %layer3_weights_12_addr" [matmul.cpp:51]   --->   Operation 1144 'load' 'layer3_weights_12_load' <Predicate = (!icmp_ln45)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_279 : Operation 1145 [4/4] (4.67ns)   --->   "%mul_i1_11 = fmul i32 %temp_output2_0_load_13, i32 %layer3_weights_12_load" [matmul.cpp:51]   --->   Operation 1145 'fmul' 'mul_i1_11' <Predicate = (!icmp_ln45)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 280 <SV = 101> <Delay = 6.01>
ST_280 : Operation 1146 [3/5] (6.01ns)   --->   "%sum_5_10 = fadd i32 %sum_5_s, i32 %mul_i1_10" [matmul.cpp:51]   --->   Operation 1146 'fadd' 'sum_5_10' <Predicate = (!icmp_ln45)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_280 : Operation 1147 [3/4] (4.67ns)   --->   "%mul_i1_11 = fmul i32 %temp_output2_0_load_13, i32 %layer3_weights_12_load" [matmul.cpp:51]   --->   Operation 1147 'fmul' 'mul_i1_11' <Predicate = (!icmp_ln45)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 281 <SV = 102> <Delay = 6.01>
ST_281 : Operation 1148 [2/5] (6.01ns)   --->   "%sum_5_10 = fadd i32 %sum_5_s, i32 %mul_i1_10" [matmul.cpp:51]   --->   Operation 1148 'fadd' 'sum_5_10' <Predicate = (!icmp_ln45)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_281 : Operation 1149 [2/4] (4.67ns)   --->   "%mul_i1_11 = fmul i32 %temp_output2_0_load_13, i32 %layer3_weights_12_load" [matmul.cpp:51]   --->   Operation 1149 'fmul' 'mul_i1_11' <Predicate = (!icmp_ln45)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 282 <SV = 103> <Delay = 6.01>
ST_282 : Operation 1150 [1/5] (6.01ns)   --->   "%sum_5_10 = fadd i32 %sum_5_s, i32 %mul_i1_10" [matmul.cpp:51]   --->   Operation 1150 'fadd' 'sum_5_10' <Predicate = (!icmp_ln45)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_282 : Operation 1151 [1/4] (4.67ns)   --->   "%mul_i1_11 = fmul i32 %temp_output2_0_load_13, i32 %layer3_weights_12_load" [matmul.cpp:51]   --->   Operation 1151 'fmul' 'mul_i1_11' <Predicate = (!icmp_ln45)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 283 <SV = 104> <Delay = 6.01>
ST_283 : Operation 1152 [5/5] (6.01ns)   --->   "%sum_5_11 = fadd i32 %sum_5_10, i32 %mul_i1_11" [matmul.cpp:51]   --->   Operation 1152 'fadd' 'sum_5_11' <Predicate = (!icmp_ln45)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_283 : Operation 1153 [1/1] (0.00ns)   --->   "%layer3_weights_13_addr = getelementptr i32 %layer3_weights_13, i64 0, i64 %j_2_cast" [matmul.cpp:51]   --->   Operation 1153 'getelementptr' 'layer3_weights_13_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_283 : Operation 1154 [2/2] (0.79ns)   --->   "%layer3_weights_13_load = load i4 %layer3_weights_13_addr" [matmul.cpp:51]   --->   Operation 1154 'load' 'layer3_weights_13_load' <Predicate = (!icmp_ln45)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>

State 284 <SV = 105> <Delay = 6.01>
ST_284 : Operation 1155 [4/5] (6.01ns)   --->   "%sum_5_11 = fadd i32 %sum_5_10, i32 %mul_i1_11" [matmul.cpp:51]   --->   Operation 1155 'fadd' 'sum_5_11' <Predicate = (!icmp_ln45)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_284 : Operation 1156 [1/2] (0.79ns)   --->   "%layer3_weights_13_load = load i4 %layer3_weights_13_addr" [matmul.cpp:51]   --->   Operation 1156 'load' 'layer3_weights_13_load' <Predicate = (!icmp_ln45)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_284 : Operation 1157 [4/4] (4.67ns)   --->   "%mul_i1_12 = fmul i32 %temp_output2_0_load_14, i32 %layer3_weights_13_load" [matmul.cpp:51]   --->   Operation 1157 'fmul' 'mul_i1_12' <Predicate = (!icmp_ln45)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 285 <SV = 106> <Delay = 6.01>
ST_285 : Operation 1158 [3/5] (6.01ns)   --->   "%sum_5_11 = fadd i32 %sum_5_10, i32 %mul_i1_11" [matmul.cpp:51]   --->   Operation 1158 'fadd' 'sum_5_11' <Predicate = (!icmp_ln45)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_285 : Operation 1159 [3/4] (4.67ns)   --->   "%mul_i1_12 = fmul i32 %temp_output2_0_load_14, i32 %layer3_weights_13_load" [matmul.cpp:51]   --->   Operation 1159 'fmul' 'mul_i1_12' <Predicate = (!icmp_ln45)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 286 <SV = 107> <Delay = 6.01>
ST_286 : Operation 1160 [2/5] (6.01ns)   --->   "%sum_5_11 = fadd i32 %sum_5_10, i32 %mul_i1_11" [matmul.cpp:51]   --->   Operation 1160 'fadd' 'sum_5_11' <Predicate = (!icmp_ln45)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_286 : Operation 1161 [2/4] (4.67ns)   --->   "%mul_i1_12 = fmul i32 %temp_output2_0_load_14, i32 %layer3_weights_13_load" [matmul.cpp:51]   --->   Operation 1161 'fmul' 'mul_i1_12' <Predicate = (!icmp_ln45)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 287 <SV = 108> <Delay = 6.01>
ST_287 : Operation 1162 [1/5] (6.01ns)   --->   "%sum_5_11 = fadd i32 %sum_5_10, i32 %mul_i1_11" [matmul.cpp:51]   --->   Operation 1162 'fadd' 'sum_5_11' <Predicate = (!icmp_ln45)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_287 : Operation 1163 [1/4] (4.67ns)   --->   "%mul_i1_12 = fmul i32 %temp_output2_0_load_14, i32 %layer3_weights_13_load" [matmul.cpp:51]   --->   Operation 1163 'fmul' 'mul_i1_12' <Predicate = (!icmp_ln45)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 288 <SV = 109> <Delay = 6.01>
ST_288 : Operation 1164 [5/5] (6.01ns)   --->   "%sum_5_12 = fadd i32 %sum_5_11, i32 %mul_i1_12" [matmul.cpp:51]   --->   Operation 1164 'fadd' 'sum_5_12' <Predicate = (!icmp_ln45)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_288 : Operation 1165 [1/1] (0.00ns)   --->   "%layer3_weights_14_addr = getelementptr i32 %layer3_weights_14, i64 0, i64 %j_2_cast" [matmul.cpp:51]   --->   Operation 1165 'getelementptr' 'layer3_weights_14_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_288 : Operation 1166 [2/2] (0.79ns)   --->   "%layer3_weights_14_load = load i4 %layer3_weights_14_addr" [matmul.cpp:51]   --->   Operation 1166 'load' 'layer3_weights_14_load' <Predicate = (!icmp_ln45)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>

State 289 <SV = 110> <Delay = 6.01>
ST_289 : Operation 1167 [4/5] (6.01ns)   --->   "%sum_5_12 = fadd i32 %sum_5_11, i32 %mul_i1_12" [matmul.cpp:51]   --->   Operation 1167 'fadd' 'sum_5_12' <Predicate = (!icmp_ln45)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_289 : Operation 1168 [1/2] (0.79ns)   --->   "%layer3_weights_14_load = load i4 %layer3_weights_14_addr" [matmul.cpp:51]   --->   Operation 1168 'load' 'layer3_weights_14_load' <Predicate = (!icmp_ln45)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_289 : Operation 1169 [4/4] (4.67ns)   --->   "%mul_i1_13 = fmul i32 %temp_output2_0_load_15, i32 %layer3_weights_14_load" [matmul.cpp:51]   --->   Operation 1169 'fmul' 'mul_i1_13' <Predicate = (!icmp_ln45)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 290 <SV = 111> <Delay = 6.01>
ST_290 : Operation 1170 [3/5] (6.01ns)   --->   "%sum_5_12 = fadd i32 %sum_5_11, i32 %mul_i1_12" [matmul.cpp:51]   --->   Operation 1170 'fadd' 'sum_5_12' <Predicate = (!icmp_ln45)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_290 : Operation 1171 [3/4] (4.67ns)   --->   "%mul_i1_13 = fmul i32 %temp_output2_0_load_15, i32 %layer3_weights_14_load" [matmul.cpp:51]   --->   Operation 1171 'fmul' 'mul_i1_13' <Predicate = (!icmp_ln45)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 291 <SV = 112> <Delay = 6.01>
ST_291 : Operation 1172 [2/5] (6.01ns)   --->   "%sum_5_12 = fadd i32 %sum_5_11, i32 %mul_i1_12" [matmul.cpp:51]   --->   Operation 1172 'fadd' 'sum_5_12' <Predicate = (!icmp_ln45)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_291 : Operation 1173 [2/4] (4.67ns)   --->   "%mul_i1_13 = fmul i32 %temp_output2_0_load_15, i32 %layer3_weights_14_load" [matmul.cpp:51]   --->   Operation 1173 'fmul' 'mul_i1_13' <Predicate = (!icmp_ln45)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 292 <SV = 113> <Delay = 6.01>
ST_292 : Operation 1174 [1/5] (6.01ns)   --->   "%sum_5_12 = fadd i32 %sum_5_11, i32 %mul_i1_12" [matmul.cpp:51]   --->   Operation 1174 'fadd' 'sum_5_12' <Predicate = (!icmp_ln45)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_292 : Operation 1175 [1/4] (4.67ns)   --->   "%mul_i1_13 = fmul i32 %temp_output2_0_load_15, i32 %layer3_weights_14_load" [matmul.cpp:51]   --->   Operation 1175 'fmul' 'mul_i1_13' <Predicate = (!icmp_ln45)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 293 <SV = 114> <Delay = 6.01>
ST_293 : Operation 1176 [5/5] (6.01ns)   --->   "%sum_5_13 = fadd i32 %sum_5_12, i32 %mul_i1_13" [matmul.cpp:51]   --->   Operation 1176 'fadd' 'sum_5_13' <Predicate = (!icmp_ln45)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_293 : Operation 1177 [1/1] (0.00ns)   --->   "%layer3_weights_15_addr = getelementptr i32 %layer3_weights_15, i64 0, i64 %j_2_cast" [matmul.cpp:51]   --->   Operation 1177 'getelementptr' 'layer3_weights_15_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_293 : Operation 1178 [2/2] (0.79ns)   --->   "%layer3_weights_15_load = load i4 %layer3_weights_15_addr" [matmul.cpp:51]   --->   Operation 1178 'load' 'layer3_weights_15_load' <Predicate = (!icmp_ln45)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>

State 294 <SV = 115> <Delay = 6.01>
ST_294 : Operation 1179 [4/5] (6.01ns)   --->   "%sum_5_13 = fadd i32 %sum_5_12, i32 %mul_i1_13" [matmul.cpp:51]   --->   Operation 1179 'fadd' 'sum_5_13' <Predicate = (!icmp_ln45)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_294 : Operation 1180 [1/2] (0.79ns)   --->   "%layer3_weights_15_load = load i4 %layer3_weights_15_addr" [matmul.cpp:51]   --->   Operation 1180 'load' 'layer3_weights_15_load' <Predicate = (!icmp_ln45)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_294 : Operation 1181 [4/4] (4.67ns)   --->   "%mul_i1_14 = fmul i32 %temp_output2_0_load_16, i32 %layer3_weights_15_load" [matmul.cpp:51]   --->   Operation 1181 'fmul' 'mul_i1_14' <Predicate = (!icmp_ln45)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 295 <SV = 116> <Delay = 6.01>
ST_295 : Operation 1182 [3/5] (6.01ns)   --->   "%sum_5_13 = fadd i32 %sum_5_12, i32 %mul_i1_13" [matmul.cpp:51]   --->   Operation 1182 'fadd' 'sum_5_13' <Predicate = (!icmp_ln45)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_295 : Operation 1183 [3/4] (4.67ns)   --->   "%mul_i1_14 = fmul i32 %temp_output2_0_load_16, i32 %layer3_weights_15_load" [matmul.cpp:51]   --->   Operation 1183 'fmul' 'mul_i1_14' <Predicate = (!icmp_ln45)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 296 <SV = 117> <Delay = 6.01>
ST_296 : Operation 1184 [2/5] (6.01ns)   --->   "%sum_5_13 = fadd i32 %sum_5_12, i32 %mul_i1_13" [matmul.cpp:51]   --->   Operation 1184 'fadd' 'sum_5_13' <Predicate = (!icmp_ln45)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_296 : Operation 1185 [2/4] (4.67ns)   --->   "%mul_i1_14 = fmul i32 %temp_output2_0_load_16, i32 %layer3_weights_15_load" [matmul.cpp:51]   --->   Operation 1185 'fmul' 'mul_i1_14' <Predicate = (!icmp_ln45)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 297 <SV = 118> <Delay = 6.01>
ST_297 : Operation 1186 [1/5] (6.01ns)   --->   "%sum_5_13 = fadd i32 %sum_5_12, i32 %mul_i1_13" [matmul.cpp:51]   --->   Operation 1186 'fadd' 'sum_5_13' <Predicate = (!icmp_ln45)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_297 : Operation 1187 [1/4] (4.67ns)   --->   "%mul_i1_14 = fmul i32 %temp_output2_0_load_16, i32 %layer3_weights_15_load" [matmul.cpp:51]   --->   Operation 1187 'fmul' 'mul_i1_14' <Predicate = (!icmp_ln45)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 298 <SV = 119> <Delay = 6.01>
ST_298 : Operation 1188 [5/5] (6.01ns)   --->   "%sum_5_14 = fadd i32 %sum_5_13, i32 %mul_i1_14" [matmul.cpp:51]   --->   Operation 1188 'fadd' 'sum_5_14' <Predicate = (!icmp_ln45)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 299 <SV = 120> <Delay = 6.01>
ST_299 : Operation 1189 [4/5] (6.01ns)   --->   "%sum_5_14 = fadd i32 %sum_5_13, i32 %mul_i1_14" [matmul.cpp:51]   --->   Operation 1189 'fadd' 'sum_5_14' <Predicate = (!icmp_ln45)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 300 <SV = 121> <Delay = 6.01>
ST_300 : Operation 1190 [3/5] (6.01ns)   --->   "%sum_5_14 = fadd i32 %sum_5_13, i32 %mul_i1_14" [matmul.cpp:51]   --->   Operation 1190 'fadd' 'sum_5_14' <Predicate = (!icmp_ln45)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 301 <SV = 122> <Delay = 6.01>
ST_301 : Operation 1191 [2/5] (6.01ns)   --->   "%sum_5_14 = fadd i32 %sum_5_13, i32 %mul_i1_14" [matmul.cpp:51]   --->   Operation 1191 'fadd' 'sum_5_14' <Predicate = (!icmp_ln45)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 302 <SV = 123> <Delay = 6.80>
ST_302 : Operation 1192 [1/1] (0.00ns)   --->   "%specloopname_ln47 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [matmul.cpp:47]   --->   Operation 1192 'specloopname' 'specloopname_ln47' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_302 : Operation 1193 [1/5] (6.01ns)   --->   "%sum_5_14 = fadd i32 %sum_5_13, i32 %mul_i1_14" [matmul.cpp:51]   --->   Operation 1193 'fadd' 'sum_5_14' <Predicate = (!icmp_ln45)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_302 : Operation 1194 [1/1] (0.00ns)   --->   "%temp_output3_0_addr_2 = getelementptr i32 %temp_output3_0, i64 0, i64 %j_2_cast" [matmul.cpp:53]   --->   Operation 1194 'getelementptr' 'temp_output3_0_addr_2' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_302 : Operation 1195 [1/1] (0.79ns)   --->   "%store_ln53 = store i32 %sum_5_14, i4 %temp_output3_0_addr_2" [matmul.cpp:53]   --->   Operation 1195 'store' 'store_ln53' <Predicate = (!icmp_ln45)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_302 : Operation 1196 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z7l2_reluPA16_fS0_.exit"   --->   Operation 1196 'br' 'br_ln0' <Predicate = (!icmp_ln45)> <Delay = 0.00>

State 303 <SV = 40> <Delay = 0.48>
ST_303 : Operation 1197 [1/1] (0.48ns)   --->   "%br_ln0 = br void %_Z5l3_mmPA16_fPA10_KfPA10_f.exit"   --->   Operation 1197 'br' 'br_ln0' <Predicate = true> <Delay = 0.48>

State 304 <SV = 41> <Delay = 0.88>
ST_304 : Operation 1198 [1/1] (0.00ns)   --->   "%i_3 = phi i4 %add_ln95, void %.split, i4 0, void %_Z5l3_mmPA16_fPA10_KfPA10_f.exit.preheader" [matmul.cpp:97]   --->   Operation 1198 'phi' 'i_3' <Predicate = true> <Delay = 0.00>
ST_304 : Operation 1199 [1/1] (0.86ns)   --->   "%add_ln95 = add i4 %i_3, i4 1" [matmul.cpp:95]   --->   Operation 1199 'add' 'add_ln95' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_304 : Operation 1200 [1/1] (0.88ns)   --->   "%icmp_ln95 = icmp_eq  i4 %i_3, i4 10" [matmul.cpp:95]   --->   Operation 1200 'icmp' 'icmp_ln95' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_304 : Operation 1201 [1/1] (0.00ns)   --->   "%br_ln95 = br i1 %icmp_ln95, void %.split, void %_Z10l3_softmaxPA10_fRi.exit" [matmul.cpp:95]   --->   Operation 1201 'br' 'br_ln95' <Predicate = true> <Delay = 0.00>
ST_304 : Operation 1202 [1/1] (0.00ns)   --->   "%trunc_ln97_cast = zext i4 %i_3" [matmul.cpp:97]   --->   Operation 1202 'zext' 'trunc_ln97_cast' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_304 : Operation 1203 [1/1] (0.00ns)   --->   "%temp_output3_0_addr_3 = getelementptr i32 %temp_output3_0, i64 0, i64 %trunc_ln97_cast" [matmul.cpp:97]   --->   Operation 1203 'getelementptr' 'temp_output3_0_addr_3' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_304 : Operation 1204 [2/2] (0.79ns)   --->   "%max_val_1 = load i4 %temp_output3_0_addr_3" [matmul.cpp:97]   --->   Operation 1204 'load' 'max_val_1' <Predicate = (!icmp_ln95)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 305 <SV = 42> <Delay = 4.13>
ST_305 : Operation 1205 [1/1] (0.00ns)   --->   "%max_val = phi i32 %max_val_2, void %.split, i32 -999.9, void %_Z5l3_mmPA16_fPA10_KfPA10_f.exit.preheader"   --->   Operation 1205 'phi' 'max_val' <Predicate = true> <Delay = 0.00>
ST_305 : Operation 1206 [1/1] (0.00ns)   --->   "%max_idx = phi i32 %max_idx_2, void %.split, i32 4294967295, void %_Z5l3_mmPA16_fPA10_KfPA10_f.exit.preheader"   --->   Operation 1206 'phi' 'max_idx' <Predicate = true> <Delay = 0.00>
ST_305 : Operation 1207 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 1207 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_305 : Operation 1208 [1/1] (0.00ns)   --->   "%empty_28 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10"   --->   Operation 1208 'speclooptripcount' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_305 : Operation 1209 [1/2] (0.79ns)   --->   "%max_val_1 = load i4 %temp_output3_0_addr_3" [matmul.cpp:97]   --->   Operation 1209 'load' 'max_val_1' <Predicate = (!icmp_ln95)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_305 : Operation 1210 [2/2] (3.34ns)   --->   "%tmp_6 = fcmp_ogt  i32 %max_val_1, i32 %max_val" [matmul.cpp:97]   --->   Operation 1210 'fcmp' 'tmp_6' <Predicate = (!icmp_ln95)> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 306 <SV = 43> <Delay = 7.55>
ST_306 : Operation 1211 [1/1] (0.00ns)   --->   "%specloopname_ln93 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [matmul.cpp:93]   --->   Operation 1211 'specloopname' 'specloopname_ln93' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_306 : Operation 1212 [1/1] (0.00ns)   --->   "%bitcast_ln97 = bitcast i32 %max_val_1" [matmul.cpp:97]   --->   Operation 1212 'bitcast' 'bitcast_ln97' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_306 : Operation 1213 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln97, i32 23, i32 30" [matmul.cpp:97]   --->   Operation 1213 'partselect' 'tmp_4' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_306 : Operation 1214 [1/1] (0.00ns)   --->   "%trunc_ln97 = trunc i32 %bitcast_ln97" [matmul.cpp:97]   --->   Operation 1214 'trunc' 'trunc_ln97' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_306 : Operation 1215 [1/1] (0.00ns)   --->   "%bitcast_ln97_1 = bitcast i32 %max_val" [matmul.cpp:97]   --->   Operation 1215 'bitcast' 'bitcast_ln97_1' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_306 : Operation 1216 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln97_1, i32 23, i32 30" [matmul.cpp:97]   --->   Operation 1216 'partselect' 'tmp_5' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_306 : Operation 1217 [1/1] (0.00ns)   --->   "%trunc_ln97_1 = trunc i32 %bitcast_ln97_1" [matmul.cpp:97]   --->   Operation 1217 'trunc' 'trunc_ln97_1' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_306 : Operation 1218 [1/1] (0.85ns)   --->   "%icmp_ln97 = icmp_ne  i8 %tmp_4, i8 255" [matmul.cpp:97]   --->   Operation 1218 'icmp' 'icmp_ln97' <Predicate = (!icmp_ln95)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_306 : Operation 1219 [1/1] (0.97ns)   --->   "%icmp_ln97_1 = icmp_eq  i23 %trunc_ln97, i23 0" [matmul.cpp:97]   --->   Operation 1219 'icmp' 'icmp_ln97_1' <Predicate = (!icmp_ln95)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_306 : Operation 1220 [1/1] (0.00ns) (grouped into LUT with out node and_ln97_1)   --->   "%or_ln97 = or i1 %icmp_ln97_1, i1 %icmp_ln97" [matmul.cpp:97]   --->   Operation 1220 'or' 'or_ln97' <Predicate = (!icmp_ln95)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_306 : Operation 1221 [1/1] (0.85ns)   --->   "%icmp_ln97_2 = icmp_ne  i8 %tmp_5, i8 255" [matmul.cpp:97]   --->   Operation 1221 'icmp' 'icmp_ln97_2' <Predicate = (!icmp_ln95)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_306 : Operation 1222 [1/1] (0.97ns)   --->   "%icmp_ln97_3 = icmp_eq  i23 %trunc_ln97_1, i23 0" [matmul.cpp:97]   --->   Operation 1222 'icmp' 'icmp_ln97_3' <Predicate = (!icmp_ln95)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_306 : Operation 1223 [1/1] (0.00ns) (grouped into LUT with out node and_ln97_1)   --->   "%or_ln97_1 = or i1 %icmp_ln97_3, i1 %icmp_ln97_2" [matmul.cpp:97]   --->   Operation 1223 'or' 'or_ln97_1' <Predicate = (!icmp_ln95)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_306 : Operation 1224 [1/1] (0.00ns) (grouped into LUT with out node and_ln97_1)   --->   "%and_ln97 = and i1 %or_ln97, i1 %or_ln97_1" [matmul.cpp:97]   --->   Operation 1224 'and' 'and_ln97' <Predicate = (!icmp_ln95)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_306 : Operation 1225 [1/2] (3.34ns)   --->   "%tmp_6 = fcmp_ogt  i32 %max_val_1, i32 %max_val" [matmul.cpp:97]   --->   Operation 1225 'fcmp' 'tmp_6' <Predicate = (!icmp_ln95)> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_306 : Operation 1226 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln97_1 = and i1 %and_ln97, i1 %tmp_6" [matmul.cpp:97]   --->   Operation 1226 'and' 'and_ln97_1' <Predicate = (!icmp_ln95)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_306 : Operation 1227 [1/1] (0.00ns)   --->   "%zext_ln97 = zext i4 %i_3" [matmul.cpp:97]   --->   Operation 1227 'zext' 'zext_ln97' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_306 : Operation 1228 [1/1] (0.52ns)   --->   "%max_idx_2 = select i1 %and_ln97_1, i32 %zext_ln97, i32 %max_idx" [matmul.cpp:97]   --->   Operation 1228 'select' 'max_idx_2' <Predicate = (!icmp_ln95)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_306 : Operation 1229 [1/1] (0.52ns)   --->   "%max_val_2 = select i1 %and_ln97_1, i32 %max_val_1, i32 %max_val" [matmul.cpp:97]   --->   Operation 1229 'select' 'max_val_2' <Predicate = (!icmp_ln95)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_306 : Operation 1230 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z5l3_mmPA16_fPA10_KfPA10_f.exit"   --->   Operation 1230 'br' 'br_ln0' <Predicate = (!icmp_ln95)> <Delay = 0.00>

State 307 <SV = 43> <Delay = 1.00>
ST_307 : Operation 1231 [1/1] (1.00ns)   --->   "%write_ln125 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %out_r, i32 %max_idx" [matmul.cpp:125]   --->   Operation 1231 'write' 'write_ln125' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_307 : Operation 1232 [1/1] (0.00ns)   --->   "%ret_ln126 = ret" [matmul.cpp:126]   --->   Operation 1232 'ret' 'ret_ln126' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('empty_14') with incoming values : ('empty_15') [114]  (0.489 ns)

 <State 2>: 2.22ns
The critical path consists of the following:
	'phi' operation ('empty_14') with incoming values : ('empty_15') [114]  (0 ns)
	'getelementptr' operation ('temp_output_0_addr_1') [122]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on array 'temp_output[0]', matmul.cpp:114 [123]  (1.35 ns)
	blocking operation 0.87 ns on control path)

 <State 3>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('temp_output_0_addr', matmul.cpp:114) [126]  (0 ns)
	'store' operation ('store_ln114', matmul.cpp:114) of constant 1 on array 'temp_output[0]', matmul.cpp:114 [127]  (1.35 ns)

 <State 4>: 1.67ns
The critical path consists of the following:
	'phi' operation ('empty_17') with incoming values : ('empty_18') [130]  (0 ns)
	'add' operation ('empty_18') [131]  (0.878 ns)
	blocking operation 0.789 ns on control path)

 <State 5>: 0.79ns
The critical path consists of the following:
	'getelementptr' operation ('temp_output2_0_addr', matmul.cpp:115) [142]  (0 ns)
	'store' operation ('store_ln115', matmul.cpp:115) of constant 1 on array 'temp_output2[0]', matmul.cpp:115 [143]  (0.79 ns)

 <State 6>: 1.67ns
The critical path consists of the following:
	'phi' operation ('empty_20') with incoming values : ('empty_21') [146]  (0 ns)
	'icmp' operation ('exitcond7418') [149]  (0.884 ns)
	blocking operation 0.79 ns on control path)

 <State 7>: 0.79ns
The critical path consists of the following:
	'getelementptr' operation ('temp_output3_0_addr', matmul.cpp:116) [158]  (0 ns)
	'store' operation ('store_ln116', matmul.cpp:116) of constant 1 on array 'temp_output3[0]', matmul.cpp:116 [159]  (0.79 ns)

 <State 8>: 6.54ns
The critical path consists of the following:
	'phi' operation ('sum') with incoming values : ('sum', matmul.cpp:12) [165]  (0 ns)
	'select' operation ('select_ln6_1', matmul.cpp:6) [176]  (0.525 ns)
	'fadd' operation ('sum', matmul.cpp:12) [192]  (6.02 ns)

 <State 9>: 6.02ns
The critical path consists of the following:
	'load' operation ('input_img_load', matmul.cpp:12) on array 'input_img' [188]  (1.35 ns)
	'fmul' operation ('mul_i', matmul.cpp:12) [191]  (4.67 ns)

 <State 10>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('mul_i', matmul.cpp:12) [191]  (4.67 ns)

 <State 11>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('mul_i', matmul.cpp:12) [191]  (4.67 ns)

 <State 12>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('mul_i', matmul.cpp:12) [191]  (4.67 ns)

 <State 13>: 6.54ns
The critical path consists of the following:
	'select' operation ('select_ln6_1', matmul.cpp:6) [176]  (0.525 ns)
	'fadd' operation ('sum', matmul.cpp:12) [192]  (6.02 ns)

 <State 14>: 12.6ns
The critical path consists of the following:
	'fadd' operation ('sum', matmul.cpp:12) [192]  (6.02 ns)
	'phi' operation ('sum') with incoming values : ('sum', matmul.cpp:12) [165]  (0 ns)
	'select' operation ('select_ln6_1', matmul.cpp:6) [176]  (0.525 ns)
	'fadd' operation ('sum', matmul.cpp:12) [192]  (6.02 ns)

 <State 15>: 12.6ns
The critical path consists of the following:
	'fadd' operation ('sum', matmul.cpp:12) [192]  (6.02 ns)
	'phi' operation ('sum') with incoming values : ('sum', matmul.cpp:12) [165]  (0 ns)
	'select' operation ('select_ln6_1', matmul.cpp:6) [176]  (0.525 ns)
	'fadd' operation ('sum', matmul.cpp:12) [192]  (6.02 ns)

 <State 16>: 12.6ns
The critical path consists of the following:
	'fadd' operation ('sum', matmul.cpp:12) [192]  (6.02 ns)
	'phi' operation ('sum') with incoming values : ('sum', matmul.cpp:12) [165]  (0 ns)
	'select' operation ('select_ln6_1', matmul.cpp:6) [176]  (0.525 ns)
	'fadd' operation ('sum', matmul.cpp:12) [192]  (6.02 ns)

 <State 17>: 12.6ns
The critical path consists of the following:
	'fadd' operation ('sum', matmul.cpp:12) [192]  (6.02 ns)
	'phi' operation ('sum') with incoming values : ('sum', matmul.cpp:12) [165]  (0 ns)
	'select' operation ('select_ln6_1', matmul.cpp:6) [176]  (0.525 ns)
	'fadd' operation ('sum', matmul.cpp:12) [192]  (6.02 ns)

 <State 18>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('temp_output_0_addr_34', matmul.cpp:14) [197]  (0 ns)
	'store' operation ('store_ln14', matmul.cpp:14) of variable 'sum', matmul.cpp:12 on array 'temp_output[0]', matmul.cpp:114 [198]  (1.35 ns)

 <State 19>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', matmul.cpp:63) with incoming values : ('add_ln63', matmul.cpp:63) [205]  (0.489 ns)

 <State 20>: 1.35ns
The critical path consists of the following:
	'phi' operation ('i', matmul.cpp:63) with incoming values : ('add_ln63', matmul.cpp:63) [205]  (0 ns)
	'getelementptr' operation ('temp_output_0_addr_2', matmul.cpp:65) [214]  (0 ns)
	'load' operation ('temp_output_0_load', matmul.cpp:65) on array 'temp_output[0]', matmul.cpp:114 [215]  (1.35 ns)

 <State 21>: 4.7ns
The critical path consists of the following:
	'load' operation ('temp_output_0_load', matmul.cpp:65) on array 'temp_output[0]', matmul.cpp:114 [215]  (1.35 ns)
	'fcmp' operation ('tmp_1', matmul.cpp:65) [222]  (3.35 ns)

 <State 22>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_1', matmul.cpp:65) [222]  (3.35 ns)
	'and' operation ('and_ln65', matmul.cpp:65) [223]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 23>: 1.35ns
The critical path consists of the following:
	'load' operation ('temp_output_0_load_1', matmul.cpp:31) on array 'temp_output[0]', matmul.cpp:114 [231]  (1.35 ns)

 <State 24>: 1.35ns
The critical path consists of the following:
	'load' operation ('temp_output_0_load_1', matmul.cpp:31) on array 'temp_output[0]', matmul.cpp:114 [231]  (1.35 ns)

 <State 25>: 1.35ns
The critical path consists of the following:
	'load' operation ('temp_output_0_load_3', matmul.cpp:31) on array 'temp_output[0]', matmul.cpp:114 [235]  (1.35 ns)

 <State 26>: 1.35ns
The critical path consists of the following:
	'load' operation ('temp_output_0_load_5', matmul.cpp:31) on array 'temp_output[0]', matmul.cpp:114 [239]  (1.35 ns)

 <State 27>: 1.35ns
The critical path consists of the following:
	'load' operation ('temp_output_0_load_7', matmul.cpp:31) on array 'temp_output[0]', matmul.cpp:114 [243]  (1.35 ns)

 <State 28>: 1.35ns
The critical path consists of the following:
	'load' operation ('temp_output_0_load_9', matmul.cpp:31) on array 'temp_output[0]', matmul.cpp:114 [247]  (1.35 ns)

 <State 29>: 1.35ns
The critical path consists of the following:
	'load' operation ('temp_output_0_load_11', matmul.cpp:31) on array 'temp_output[0]', matmul.cpp:114 [251]  (1.35 ns)

 <State 30>: 1.35ns
The critical path consists of the following:
	'load' operation ('temp_output_0_load_13', matmul.cpp:31) on array 'temp_output[0]', matmul.cpp:114 [255]  (1.35 ns)

 <State 31>: 1.35ns
The critical path consists of the following:
	'load' operation ('temp_output_0_load_15', matmul.cpp:31) on array 'temp_output[0]', matmul.cpp:114 [259]  (1.35 ns)

 <State 32>: 1.35ns
The critical path consists of the following:
	'load' operation ('temp_output_0_load_17', matmul.cpp:31) on array 'temp_output[0]', matmul.cpp:114 [263]  (1.35 ns)

 <State 33>: 1.35ns
The critical path consists of the following:
	'load' operation ('temp_output_0_load_19', matmul.cpp:31) on array 'temp_output[0]', matmul.cpp:114 [267]  (1.35 ns)

 <State 34>: 1.35ns
The critical path consists of the following:
	'load' operation ('temp_output_0_load_21', matmul.cpp:31) on array 'temp_output[0]', matmul.cpp:114 [271]  (1.35 ns)

 <State 35>: 1.35ns
The critical path consists of the following:
	'load' operation ('temp_output_0_load_23', matmul.cpp:31) on array 'temp_output[0]', matmul.cpp:114 [275]  (1.35 ns)

 <State 36>: 1.35ns
The critical path consists of the following:
	'load' operation ('temp_output_0_load_25', matmul.cpp:31) on array 'temp_output[0]', matmul.cpp:114 [279]  (1.35 ns)

 <State 37>: 1.35ns
The critical path consists of the following:
	'load' operation ('temp_output_0_load_27', matmul.cpp:31) on array 'temp_output[0]', matmul.cpp:114 [283]  (1.35 ns)

 <State 38>: 1.35ns
The critical path consists of the following:
	'load' operation ('temp_output_0_load_29', matmul.cpp:31) on array 'temp_output[0]', matmul.cpp:114 [287]  (1.35 ns)

 <State 39>: 1.35ns
The critical path consists of the following:
	'load' operation ('temp_output_0_load_31', matmul.cpp:31) on array 'temp_output[0]', matmul.cpp:114 [291]  (1.35 ns)

 <State 40>: 0.878ns
The critical path consists of the following:
	'phi' operation ('j', matmul.cpp:25) with incoming values : ('add_ln25', matmul.cpp:25) [296]  (0 ns)
	'add' operation ('add_ln25', matmul.cpp:25) [297]  (0.878 ns)

 <State 41>: 5.46ns
The critical path consists of the following:
	'load' operation ('layer2_weights_0_load', matmul.cpp:31) on array 'layer2_weights_0' [306]  (0.79 ns)
	'fmul' operation ('mul_i5', matmul.cpp:31) [307]  (4.67 ns)

 <State 42>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('mul_i5', matmul.cpp:31) [307]  (4.67 ns)

 <State 43>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('mul_i5', matmul.cpp:31) [307]  (4.67 ns)

 <State 44>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('mul_i5', matmul.cpp:31) [307]  (4.67 ns)

 <State 45>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_3', matmul.cpp:31) [308]  (6.02 ns)

 <State 46>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_3', matmul.cpp:31) [308]  (6.02 ns)

 <State 47>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_3', matmul.cpp:31) [308]  (6.02 ns)

 <State 48>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_3', matmul.cpp:31) [308]  (6.02 ns)

 <State 49>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_3', matmul.cpp:31) [308]  (6.02 ns)

 <State 50>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_3_1', matmul.cpp:31) [312]  (6.02 ns)

 <State 51>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_3_1', matmul.cpp:31) [312]  (6.02 ns)

 <State 52>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_3_1', matmul.cpp:31) [312]  (6.02 ns)

 <State 53>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_3_1', matmul.cpp:31) [312]  (6.02 ns)

 <State 54>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_3_1', matmul.cpp:31) [312]  (6.02 ns)

 <State 55>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_3_2', matmul.cpp:31) [316]  (6.02 ns)

 <State 56>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_3_2', matmul.cpp:31) [316]  (6.02 ns)

 <State 57>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_3_2', matmul.cpp:31) [316]  (6.02 ns)

 <State 58>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_3_2', matmul.cpp:31) [316]  (6.02 ns)

 <State 59>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_3_2', matmul.cpp:31) [316]  (6.02 ns)

 <State 60>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_3_3', matmul.cpp:31) [320]  (6.02 ns)

 <State 61>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_3_3', matmul.cpp:31) [320]  (6.02 ns)

 <State 62>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_3_3', matmul.cpp:31) [320]  (6.02 ns)

 <State 63>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_3_3', matmul.cpp:31) [320]  (6.02 ns)

 <State 64>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_3_3', matmul.cpp:31) [320]  (6.02 ns)

 <State 65>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_3_4', matmul.cpp:31) [324]  (6.02 ns)

 <State 66>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_3_4', matmul.cpp:31) [324]  (6.02 ns)

 <State 67>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_3_4', matmul.cpp:31) [324]  (6.02 ns)

 <State 68>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_3_4', matmul.cpp:31) [324]  (6.02 ns)

 <State 69>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_3_4', matmul.cpp:31) [324]  (6.02 ns)

 <State 70>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_3_5', matmul.cpp:31) [328]  (6.02 ns)

 <State 71>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_3_5', matmul.cpp:31) [328]  (6.02 ns)

 <State 72>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_3_5', matmul.cpp:31) [328]  (6.02 ns)

 <State 73>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_3_5', matmul.cpp:31) [328]  (6.02 ns)

 <State 74>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_3_5', matmul.cpp:31) [328]  (6.02 ns)

 <State 75>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_3_6', matmul.cpp:31) [332]  (6.02 ns)

 <State 76>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_3_6', matmul.cpp:31) [332]  (6.02 ns)

 <State 77>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_3_6', matmul.cpp:31) [332]  (6.02 ns)

 <State 78>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_3_6', matmul.cpp:31) [332]  (6.02 ns)

 <State 79>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_3_6', matmul.cpp:31) [332]  (6.02 ns)

 <State 80>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_3_7', matmul.cpp:31) [336]  (6.02 ns)

 <State 81>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_3_7', matmul.cpp:31) [336]  (6.02 ns)

 <State 82>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_3_7', matmul.cpp:31) [336]  (6.02 ns)

 <State 83>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_3_7', matmul.cpp:31) [336]  (6.02 ns)

 <State 84>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_3_7', matmul.cpp:31) [336]  (6.02 ns)

 <State 85>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_3_8', matmul.cpp:31) [340]  (6.02 ns)

 <State 86>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_3_8', matmul.cpp:31) [340]  (6.02 ns)

 <State 87>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_3_8', matmul.cpp:31) [340]  (6.02 ns)

 <State 88>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_3_8', matmul.cpp:31) [340]  (6.02 ns)

 <State 89>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_3_8', matmul.cpp:31) [340]  (6.02 ns)

 <State 90>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_3_9', matmul.cpp:31) [344]  (6.02 ns)

 <State 91>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_3_9', matmul.cpp:31) [344]  (6.02 ns)

 <State 92>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_3_9', matmul.cpp:31) [344]  (6.02 ns)

 <State 93>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_3_9', matmul.cpp:31) [344]  (6.02 ns)

 <State 94>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_3_9', matmul.cpp:31) [344]  (6.02 ns)

 <State 95>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_3_s', matmul.cpp:31) [348]  (6.02 ns)

 <State 96>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_3_s', matmul.cpp:31) [348]  (6.02 ns)

 <State 97>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_3_s', matmul.cpp:31) [348]  (6.02 ns)

 <State 98>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_3_s', matmul.cpp:31) [348]  (6.02 ns)

 <State 99>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_3_s', matmul.cpp:31) [348]  (6.02 ns)

 <State 100>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_3_10', matmul.cpp:31) [352]  (6.02 ns)

 <State 101>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_3_10', matmul.cpp:31) [352]  (6.02 ns)

 <State 102>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_3_10', matmul.cpp:31) [352]  (6.02 ns)

 <State 103>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_3_10', matmul.cpp:31) [352]  (6.02 ns)

 <State 104>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_3_10', matmul.cpp:31) [352]  (6.02 ns)

 <State 105>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_3_11', matmul.cpp:31) [356]  (6.02 ns)

 <State 106>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_3_11', matmul.cpp:31) [356]  (6.02 ns)

 <State 107>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_3_11', matmul.cpp:31) [356]  (6.02 ns)

 <State 108>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_3_11', matmul.cpp:31) [356]  (6.02 ns)

 <State 109>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_3_11', matmul.cpp:31) [356]  (6.02 ns)

 <State 110>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_3_12', matmul.cpp:31) [360]  (6.02 ns)

 <State 111>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_3_12', matmul.cpp:31) [360]  (6.02 ns)

 <State 112>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_3_12', matmul.cpp:31) [360]  (6.02 ns)

 <State 113>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_3_12', matmul.cpp:31) [360]  (6.02 ns)

 <State 114>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_3_12', matmul.cpp:31) [360]  (6.02 ns)

 <State 115>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_3_13', matmul.cpp:31) [364]  (6.02 ns)

 <State 116>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_3_13', matmul.cpp:31) [364]  (6.02 ns)

 <State 117>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_3_13', matmul.cpp:31) [364]  (6.02 ns)

 <State 118>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_3_13', matmul.cpp:31) [364]  (6.02 ns)

 <State 119>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_3_13', matmul.cpp:31) [364]  (6.02 ns)

 <State 120>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_3_14', matmul.cpp:31) [368]  (6.02 ns)

 <State 121>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_3_14', matmul.cpp:31) [368]  (6.02 ns)

 <State 122>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_3_14', matmul.cpp:31) [368]  (6.02 ns)

 <State 123>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_3_14', matmul.cpp:31) [368]  (6.02 ns)

 <State 124>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_3_14', matmul.cpp:31) [368]  (6.02 ns)

 <State 125>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_3_15', matmul.cpp:31) [372]  (6.02 ns)

 <State 126>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_3_15', matmul.cpp:31) [372]  (6.02 ns)

 <State 127>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_3_15', matmul.cpp:31) [372]  (6.02 ns)

 <State 128>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_3_15', matmul.cpp:31) [372]  (6.02 ns)

 <State 129>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_3_15', matmul.cpp:31) [372]  (6.02 ns)

 <State 130>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_3_16', matmul.cpp:31) [376]  (6.02 ns)

 <State 131>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_3_16', matmul.cpp:31) [376]  (6.02 ns)

 <State 132>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_3_16', matmul.cpp:31) [376]  (6.02 ns)

 <State 133>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_3_16', matmul.cpp:31) [376]  (6.02 ns)

 <State 134>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_3_16', matmul.cpp:31) [376]  (6.02 ns)

 <State 135>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_3_17', matmul.cpp:31) [380]  (6.02 ns)

 <State 136>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_3_17', matmul.cpp:31) [380]  (6.02 ns)

 <State 137>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_3_17', matmul.cpp:31) [380]  (6.02 ns)

 <State 138>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_3_17', matmul.cpp:31) [380]  (6.02 ns)

 <State 139>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_3_17', matmul.cpp:31) [380]  (6.02 ns)

 <State 140>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_3_18', matmul.cpp:31) [384]  (6.02 ns)

 <State 141>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_3_18', matmul.cpp:31) [384]  (6.02 ns)

 <State 142>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_3_18', matmul.cpp:31) [384]  (6.02 ns)

 <State 143>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_3_18', matmul.cpp:31) [384]  (6.02 ns)

 <State 144>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_3_18', matmul.cpp:31) [384]  (6.02 ns)

 <State 145>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_3_19', matmul.cpp:31) [388]  (6.02 ns)

 <State 146>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_3_19', matmul.cpp:31) [388]  (6.02 ns)

 <State 147>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_3_19', matmul.cpp:31) [388]  (6.02 ns)

 <State 148>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_3_19', matmul.cpp:31) [388]  (6.02 ns)

 <State 149>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_3_19', matmul.cpp:31) [388]  (6.02 ns)

 <State 150>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_3_20', matmul.cpp:31) [392]  (6.02 ns)

 <State 151>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_3_20', matmul.cpp:31) [392]  (6.02 ns)

 <State 152>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_3_20', matmul.cpp:31) [392]  (6.02 ns)

 <State 153>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_3_20', matmul.cpp:31) [392]  (6.02 ns)

 <State 154>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_3_20', matmul.cpp:31) [392]  (6.02 ns)

 <State 155>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_3_21', matmul.cpp:31) [396]  (6.02 ns)

 <State 156>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_3_21', matmul.cpp:31) [396]  (6.02 ns)

 <State 157>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_3_21', matmul.cpp:31) [396]  (6.02 ns)

 <State 158>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_3_21', matmul.cpp:31) [396]  (6.02 ns)

 <State 159>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_3_21', matmul.cpp:31) [396]  (6.02 ns)

 <State 160>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_3_22', matmul.cpp:31) [400]  (6.02 ns)

 <State 161>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_3_22', matmul.cpp:31) [400]  (6.02 ns)

 <State 162>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_3_22', matmul.cpp:31) [400]  (6.02 ns)

 <State 163>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_3_22', matmul.cpp:31) [400]  (6.02 ns)

 <State 164>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_3_22', matmul.cpp:31) [400]  (6.02 ns)

 <State 165>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_3_23', matmul.cpp:31) [404]  (6.02 ns)

 <State 166>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_3_23', matmul.cpp:31) [404]  (6.02 ns)

 <State 167>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_3_23', matmul.cpp:31) [404]  (6.02 ns)

 <State 168>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_3_23', matmul.cpp:31) [404]  (6.02 ns)

 <State 169>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_3_23', matmul.cpp:31) [404]  (6.02 ns)

 <State 170>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_3_24', matmul.cpp:31) [408]  (6.02 ns)

 <State 171>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_3_24', matmul.cpp:31) [408]  (6.02 ns)

 <State 172>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_3_24', matmul.cpp:31) [408]  (6.02 ns)

 <State 173>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_3_24', matmul.cpp:31) [408]  (6.02 ns)

 <State 174>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_3_24', matmul.cpp:31) [408]  (6.02 ns)

 <State 175>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_3_25', matmul.cpp:31) [412]  (6.02 ns)

 <State 176>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_3_25', matmul.cpp:31) [412]  (6.02 ns)

 <State 177>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_3_25', matmul.cpp:31) [412]  (6.02 ns)

 <State 178>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_3_25', matmul.cpp:31) [412]  (6.02 ns)

 <State 179>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_3_25', matmul.cpp:31) [412]  (6.02 ns)

 <State 180>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_3_26', matmul.cpp:31) [416]  (6.02 ns)

 <State 181>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_3_26', matmul.cpp:31) [416]  (6.02 ns)

 <State 182>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_3_26', matmul.cpp:31) [416]  (6.02 ns)

 <State 183>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_3_26', matmul.cpp:31) [416]  (6.02 ns)

 <State 184>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_3_26', matmul.cpp:31) [416]  (6.02 ns)

 <State 185>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_3_27', matmul.cpp:31) [420]  (6.02 ns)

 <State 186>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_3_27', matmul.cpp:31) [420]  (6.02 ns)

 <State 187>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_3_27', matmul.cpp:31) [420]  (6.02 ns)

 <State 188>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_3_27', matmul.cpp:31) [420]  (6.02 ns)

 <State 189>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_3_27', matmul.cpp:31) [420]  (6.02 ns)

 <State 190>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_3_28', matmul.cpp:31) [424]  (6.02 ns)

 <State 191>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_3_28', matmul.cpp:31) [424]  (6.02 ns)

 <State 192>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_3_28', matmul.cpp:31) [424]  (6.02 ns)

 <State 193>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_3_28', matmul.cpp:31) [424]  (6.02 ns)

 <State 194>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_3_28', matmul.cpp:31) [424]  (6.02 ns)

 <State 195>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_3_29', matmul.cpp:31) [428]  (6.02 ns)

 <State 196>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_3_29', matmul.cpp:31) [428]  (6.02 ns)

 <State 197>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_3_29', matmul.cpp:31) [428]  (6.02 ns)

 <State 198>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_3_29', matmul.cpp:31) [428]  (6.02 ns)

 <State 199>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_3_29', matmul.cpp:31) [428]  (6.02 ns)

 <State 200>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_3_30', matmul.cpp:31) [432]  (6.02 ns)

 <State 201>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_3_30', matmul.cpp:31) [432]  (6.02 ns)

 <State 202>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_3_30', matmul.cpp:31) [432]  (6.02 ns)

 <State 203>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_3_30', matmul.cpp:31) [432]  (6.02 ns)

 <State 204>: 6.81ns
The critical path consists of the following:
	'fadd' operation ('sum_3_30', matmul.cpp:31) [432]  (6.02 ns)
	'store' operation ('store_ln33', matmul.cpp:33) of variable 'sum_3_30', matmul.cpp:31 on array 'temp_output2[0]', matmul.cpp:115 [434]  (0.79 ns)

 <State 205>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', matmul.cpp:78) with incoming values : ('add_ln78', matmul.cpp:78) [439]  (0.489 ns)

 <State 206>: 0.878ns
The critical path consists of the following:
	'phi' operation ('i', matmul.cpp:78) with incoming values : ('add_ln78', matmul.cpp:78) [439]  (0 ns)
	'add' operation ('add_ln78', matmul.cpp:78) [440]  (0.878 ns)

 <State 207>: 4.14ns
The critical path consists of the following:
	'load' operation ('temp_output2_0_load', matmul.cpp:80) on array 'temp_output2[0]', matmul.cpp:115 [449]  (0.79 ns)
	'fcmp' operation ('tmp_3', matmul.cpp:80) [456]  (3.35 ns)

 <State 208>: 4.47ns
The critical path consists of the following:
	'fcmp' operation ('tmp_3', matmul.cpp:80) [456]  (3.35 ns)
	'and' operation ('and_ln80', matmul.cpp:80) [457]  (0.331 ns)
	blocking operation 0.79 ns on control path)

 <State 209>: 0.79ns
The critical path consists of the following:
	'load' operation ('temp_output2_0_load_1', matmul.cpp:51) on array 'temp_output2[0]', matmul.cpp:115 [465]  (0.79 ns)

 <State 210>: 0.79ns
The critical path consists of the following:
	'load' operation ('temp_output2_0_load_1', matmul.cpp:51) on array 'temp_output2[0]', matmul.cpp:115 [465]  (0.79 ns)

 <State 211>: 0.79ns
The critical path consists of the following:
	'load' operation ('temp_output2_0_load_3', matmul.cpp:51) on array 'temp_output2[0]', matmul.cpp:115 [469]  (0.79 ns)

 <State 212>: 0.79ns
The critical path consists of the following:
	'load' operation ('temp_output2_0_load_5', matmul.cpp:51) on array 'temp_output2[0]', matmul.cpp:115 [473]  (0.79 ns)

 <State 213>: 0.79ns
The critical path consists of the following:
	'load' operation ('temp_output2_0_load_7', matmul.cpp:51) on array 'temp_output2[0]', matmul.cpp:115 [477]  (0.79 ns)

 <State 214>: 0.79ns
The critical path consists of the following:
	'load' operation ('temp_output2_0_load_9', matmul.cpp:51) on array 'temp_output2[0]', matmul.cpp:115 [481]  (0.79 ns)

 <State 215>: 0.79ns
The critical path consists of the following:
	'load' operation ('temp_output2_0_load_11', matmul.cpp:51) on array 'temp_output2[0]', matmul.cpp:115 [485]  (0.79 ns)

 <State 216>: 0.79ns
The critical path consists of the following:
	'load' operation ('temp_output2_0_load_13', matmul.cpp:51) on array 'temp_output2[0]', matmul.cpp:115 [489]  (0.79 ns)

 <State 217>: 0.79ns
The critical path consists of the following:
	'load' operation ('temp_output2_0_load_15', matmul.cpp:51) on array 'temp_output2[0]', matmul.cpp:115 [493]  (0.79 ns)

 <State 218>: 0.884ns
The critical path consists of the following:
	'phi' operation ('j', matmul.cpp:45) with incoming values : ('add_ln45', matmul.cpp:45) [498]  (0 ns)
	'icmp' operation ('icmp_ln45', matmul.cpp:45) [501]  (0.884 ns)

 <State 219>: 5.46ns
The critical path consists of the following:
	'load' operation ('layer3_weights_0_load', matmul.cpp:51) on array 'layer3_weights_0' [508]  (0.79 ns)
	'fmul' operation ('mul_i1', matmul.cpp:51) [509]  (4.67 ns)

 <State 220>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('mul_i1', matmul.cpp:51) [509]  (4.67 ns)

 <State 221>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('mul_i1', matmul.cpp:51) [509]  (4.67 ns)

 <State 222>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('mul_i1', matmul.cpp:51) [509]  (4.67 ns)

 <State 223>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_5', matmul.cpp:51) [510]  (6.02 ns)

 <State 224>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_5', matmul.cpp:51) [510]  (6.02 ns)

 <State 225>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_5', matmul.cpp:51) [510]  (6.02 ns)

 <State 226>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_5', matmul.cpp:51) [510]  (6.02 ns)

 <State 227>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_5', matmul.cpp:51) [510]  (6.02 ns)

 <State 228>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_5_1', matmul.cpp:51) [514]  (6.02 ns)

 <State 229>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_5_1', matmul.cpp:51) [514]  (6.02 ns)

 <State 230>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_5_1', matmul.cpp:51) [514]  (6.02 ns)

 <State 231>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_5_1', matmul.cpp:51) [514]  (6.02 ns)

 <State 232>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_5_1', matmul.cpp:51) [514]  (6.02 ns)

 <State 233>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_5_2', matmul.cpp:51) [518]  (6.02 ns)

 <State 234>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_5_2', matmul.cpp:51) [518]  (6.02 ns)

 <State 235>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_5_2', matmul.cpp:51) [518]  (6.02 ns)

 <State 236>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_5_2', matmul.cpp:51) [518]  (6.02 ns)

 <State 237>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_5_2', matmul.cpp:51) [518]  (6.02 ns)

 <State 238>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_5_3', matmul.cpp:51) [522]  (6.02 ns)

 <State 239>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_5_3', matmul.cpp:51) [522]  (6.02 ns)

 <State 240>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_5_3', matmul.cpp:51) [522]  (6.02 ns)

 <State 241>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_5_3', matmul.cpp:51) [522]  (6.02 ns)

 <State 242>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_5_3', matmul.cpp:51) [522]  (6.02 ns)

 <State 243>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_5_4', matmul.cpp:51) [526]  (6.02 ns)

 <State 244>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_5_4', matmul.cpp:51) [526]  (6.02 ns)

 <State 245>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_5_4', matmul.cpp:51) [526]  (6.02 ns)

 <State 246>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_5_4', matmul.cpp:51) [526]  (6.02 ns)

 <State 247>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_5_4', matmul.cpp:51) [526]  (6.02 ns)

 <State 248>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_5_5', matmul.cpp:51) [530]  (6.02 ns)

 <State 249>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_5_5', matmul.cpp:51) [530]  (6.02 ns)

 <State 250>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_5_5', matmul.cpp:51) [530]  (6.02 ns)

 <State 251>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_5_5', matmul.cpp:51) [530]  (6.02 ns)

 <State 252>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_5_5', matmul.cpp:51) [530]  (6.02 ns)

 <State 253>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_5_6', matmul.cpp:51) [534]  (6.02 ns)

 <State 254>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_5_6', matmul.cpp:51) [534]  (6.02 ns)

 <State 255>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_5_6', matmul.cpp:51) [534]  (6.02 ns)

 <State 256>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_5_6', matmul.cpp:51) [534]  (6.02 ns)

 <State 257>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_5_6', matmul.cpp:51) [534]  (6.02 ns)

 <State 258>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_5_7', matmul.cpp:51) [538]  (6.02 ns)

 <State 259>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_5_7', matmul.cpp:51) [538]  (6.02 ns)

 <State 260>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_5_7', matmul.cpp:51) [538]  (6.02 ns)

 <State 261>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_5_7', matmul.cpp:51) [538]  (6.02 ns)

 <State 262>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_5_7', matmul.cpp:51) [538]  (6.02 ns)

 <State 263>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_5_8', matmul.cpp:51) [542]  (6.02 ns)

 <State 264>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_5_8', matmul.cpp:51) [542]  (6.02 ns)

 <State 265>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_5_8', matmul.cpp:51) [542]  (6.02 ns)

 <State 266>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_5_8', matmul.cpp:51) [542]  (6.02 ns)

 <State 267>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_5_8', matmul.cpp:51) [542]  (6.02 ns)

 <State 268>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_5_9', matmul.cpp:51) [546]  (6.02 ns)

 <State 269>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_5_9', matmul.cpp:51) [546]  (6.02 ns)

 <State 270>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_5_9', matmul.cpp:51) [546]  (6.02 ns)

 <State 271>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_5_9', matmul.cpp:51) [546]  (6.02 ns)

 <State 272>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_5_9', matmul.cpp:51) [546]  (6.02 ns)

 <State 273>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_5_s', matmul.cpp:51) [550]  (6.02 ns)

 <State 274>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_5_s', matmul.cpp:51) [550]  (6.02 ns)

 <State 275>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_5_s', matmul.cpp:51) [550]  (6.02 ns)

 <State 276>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_5_s', matmul.cpp:51) [550]  (6.02 ns)

 <State 277>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_5_s', matmul.cpp:51) [550]  (6.02 ns)

 <State 278>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_5_10', matmul.cpp:51) [554]  (6.02 ns)

 <State 279>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_5_10', matmul.cpp:51) [554]  (6.02 ns)

 <State 280>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_5_10', matmul.cpp:51) [554]  (6.02 ns)

 <State 281>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_5_10', matmul.cpp:51) [554]  (6.02 ns)

 <State 282>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_5_10', matmul.cpp:51) [554]  (6.02 ns)

 <State 283>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_5_11', matmul.cpp:51) [558]  (6.02 ns)

 <State 284>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_5_11', matmul.cpp:51) [558]  (6.02 ns)

 <State 285>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_5_11', matmul.cpp:51) [558]  (6.02 ns)

 <State 286>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_5_11', matmul.cpp:51) [558]  (6.02 ns)

 <State 287>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_5_11', matmul.cpp:51) [558]  (6.02 ns)

 <State 288>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_5_12', matmul.cpp:51) [562]  (6.02 ns)

 <State 289>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_5_12', matmul.cpp:51) [562]  (6.02 ns)

 <State 290>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_5_12', matmul.cpp:51) [562]  (6.02 ns)

 <State 291>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_5_12', matmul.cpp:51) [562]  (6.02 ns)

 <State 292>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_5_12', matmul.cpp:51) [562]  (6.02 ns)

 <State 293>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_5_13', matmul.cpp:51) [566]  (6.02 ns)

 <State 294>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_5_13', matmul.cpp:51) [566]  (6.02 ns)

 <State 295>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_5_13', matmul.cpp:51) [566]  (6.02 ns)

 <State 296>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_5_13', matmul.cpp:51) [566]  (6.02 ns)

 <State 297>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_5_13', matmul.cpp:51) [566]  (6.02 ns)

 <State 298>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_5_14', matmul.cpp:51) [570]  (6.02 ns)

 <State 299>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_5_14', matmul.cpp:51) [570]  (6.02 ns)

 <State 300>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_5_14', matmul.cpp:51) [570]  (6.02 ns)

 <State 301>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_5_14', matmul.cpp:51) [570]  (6.02 ns)

 <State 302>: 6.81ns
The critical path consists of the following:
	'fadd' operation ('sum_5_14', matmul.cpp:51) [570]  (6.02 ns)
	'store' operation ('store_ln53', matmul.cpp:53) of variable 'sum_5_14', matmul.cpp:51 on array 'temp_output3[0]', matmul.cpp:116 [572]  (0.79 ns)

 <State 303>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', matmul.cpp:97) with incoming values : ('add_ln95', matmul.cpp:95) [577]  (0.489 ns)

 <State 304>: 0.884ns
The critical path consists of the following:
	'phi' operation ('i', matmul.cpp:97) with incoming values : ('add_ln95', matmul.cpp:95) [577]  (0 ns)
	'icmp' operation ('icmp_ln95', matmul.cpp:95) [582]  (0.884 ns)

 <State 305>: 4.14ns
The critical path consists of the following:
	'load' operation ('max_val', matmul.cpp:97) on array 'temp_output3[0]', matmul.cpp:116 [589]  (0.79 ns)
	'fcmp' operation ('tmp_6', matmul.cpp:97) [603]  (3.35 ns)

 <State 306>: 7.55ns
The critical path consists of the following:
	'fcmp' operation ('tmp_6', matmul.cpp:97) [603]  (3.35 ns)
	'and' operation ('and_ln97_1', matmul.cpp:97) [604]  (0.331 ns)
	'select' operation ('max_val', matmul.cpp:97) [607]  (0.525 ns)
	'phi' operation ('max_val') with incoming values : ('max_val', matmul.cpp:97) [578]  (0 ns)
	'fcmp' operation ('tmp_6', matmul.cpp:97) [603]  (3.35 ns)

 <State 307>: 1ns
The critical path consists of the following:
	s_axi write on port 'out_r' (matmul.cpp:125) [610]  (1 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206
	State 207
	State 208
	State 209
	State 210
	State 211
	State 212
	State 213
	State 214
	State 215
	State 216
	State 217
	State 218
	State 219
	State 220
	State 221
	State 222
	State 223
	State 224
	State 225
	State 226
	State 227
	State 228
	State 229
	State 230
	State 231
	State 232
	State 233
	State 234
	State 235
	State 236
	State 237
	State 238
	State 239
	State 240
	State 241
	State 242
	State 243
	State 244
	State 245
	State 246
	State 247
	State 248
	State 249
	State 250
	State 251
	State 252
	State 253
	State 254
	State 255
	State 256
	State 257
	State 258
	State 259
	State 260
	State 261
	State 262
	State 263
	State 264
	State 265
	State 266
	State 267
	State 268
	State 269
	State 270
	State 271
	State 272
	State 273
	State 274
	State 275
	State 276
	State 277
	State 278
	State 279
	State 280
	State 281
	State 282
	State 283
	State 284
	State 285
	State 286
	State 287
	State 288
	State 289
	State 290
	State 291
	State 292
	State 293
	State 294
	State 295
	State 296
	State 297
	State 298
	State 299
	State 300
	State 301
	State 302
	State 303
	State 304
	State 305
	State 306
	State 307


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
