#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1bc1e20 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1bc1fb0 .scope module, "tb" "tb" 3 31;
 .timescale -12 -12;
L_0x1bd28b0 .functor NOT 1, L_0x1c00380, C4<0>, C4<0>, C4<0>;
L_0x1c00110 .functor XOR 25, L_0x1bfffd0, L_0x1c00070, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
L_0x1c00270 .functor XOR 25, L_0x1c00110, L_0x1c001d0, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
v0x1bf9b40_0 .net *"_ivl_10", 24 0, L_0x1c001d0;  1 drivers
v0x1bf9c40_0 .net *"_ivl_12", 24 0, L_0x1c00270;  1 drivers
v0x1bf9d20_0 .net *"_ivl_2", 24 0, L_0x1bfff30;  1 drivers
v0x1bf9de0_0 .net *"_ivl_4", 24 0, L_0x1bfffd0;  1 drivers
v0x1bf9ec0_0 .net *"_ivl_6", 24 0, L_0x1c00070;  1 drivers
v0x1bf9ff0_0 .net *"_ivl_8", 24 0, L_0x1c00110;  1 drivers
v0x1bfa0d0_0 .net "a", 0 0, v0x1bf5d30_0;  1 drivers
v0x1bfa170_0 .net "b", 0 0, v0x1bf5df0_0;  1 drivers
v0x1bfa210_0 .net "c", 0 0, v0x1bf5e90_0;  1 drivers
v0x1bfa2b0_0 .var "clk", 0 0;
v0x1bfa350_0 .net "d", 0 0, v0x1bf5fd0_0;  1 drivers
v0x1bfa3f0_0 .net "e", 0 0, v0x1bf60c0_0;  1 drivers
v0x1bfa490_0 .net "out_dut", 24 0, L_0x1bfc7f0;  1 drivers
v0x1bfa530_0 .net "out_ref", 24 0, L_0x1bd2f90;  1 drivers
v0x1bfa5d0_0 .var/2u "stats1", 159 0;
v0x1bfa690_0 .var/2u "strobe", 0 0;
v0x1bfa750_0 .net "tb_match", 0 0, L_0x1c00380;  1 drivers
v0x1bfa810_0 .net "tb_mismatch", 0 0, L_0x1bd28b0;  1 drivers
L_0x1bfff30 .concat [ 25 0 0 0], L_0x1bd2f90;
L_0x1bfffd0 .concat [ 25 0 0 0], L_0x1bd2f90;
L_0x1c00070 .concat [ 25 0 0 0], L_0x1bfc7f0;
L_0x1c001d0 .concat [ 25 0 0 0], L_0x1bd2f90;
L_0x1c00380 .cmp/eeq 25, L_0x1bfff30, L_0x1c00270;
S_0x1bc2140 .scope module, "good1" "reference_module" 3 78, 3 4 0, S_0x1bc1fb0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /OUTPUT 25 "out";
L_0x1bc28c0 .functor NOT 25, L_0x1bfb350, C4<0000000000000000000000000>, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
L_0x1bd2f90 .functor XOR 25, L_0x1bc28c0, L_0x1bfb4a0, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
v0x1bcf620_0 .net *"_ivl_0", 4 0, L_0x1bfa8f0;  1 drivers
v0x1bcff20_0 .net *"_ivl_10", 24 0, L_0x1bfb350;  1 drivers
v0x1bd0820_0 .net *"_ivl_12", 24 0, L_0x1bc28c0;  1 drivers
v0x1bf5080_0 .net *"_ivl_14", 24 0, L_0x1bfb4a0;  1 drivers
v0x1bf5160_0 .net *"_ivl_2", 4 0, L_0x1bfaaa0;  1 drivers
v0x1bf5290_0 .net *"_ivl_4", 4 0, L_0x1bfacc0;  1 drivers
v0x1bf5370_0 .net *"_ivl_6", 4 0, L_0x1bfaee0;  1 drivers
v0x1bf5450_0 .net *"_ivl_8", 4 0, L_0x1bfb130;  1 drivers
v0x1bf5530_0 .net "a", 0 0, v0x1bf5d30_0;  alias, 1 drivers
v0x1bf55f0_0 .net "b", 0 0, v0x1bf5df0_0;  alias, 1 drivers
v0x1bf56b0_0 .net "c", 0 0, v0x1bf5e90_0;  alias, 1 drivers
v0x1bf5770_0 .net "d", 0 0, v0x1bf5fd0_0;  alias, 1 drivers
v0x1bf5830_0 .net "e", 0 0, v0x1bf60c0_0;  alias, 1 drivers
v0x1bf58f0_0 .net "out", 24 0, L_0x1bd2f90;  alias, 1 drivers
LS_0x1bfa8f0_0_0 .concat [ 1 1 1 1], v0x1bf5d30_0, v0x1bf5d30_0, v0x1bf5d30_0, v0x1bf5d30_0;
LS_0x1bfa8f0_0_4 .concat [ 1 0 0 0], v0x1bf5d30_0;
L_0x1bfa8f0 .concat [ 4 1 0 0], LS_0x1bfa8f0_0_0, LS_0x1bfa8f0_0_4;
LS_0x1bfaaa0_0_0 .concat [ 1 1 1 1], v0x1bf5df0_0, v0x1bf5df0_0, v0x1bf5df0_0, v0x1bf5df0_0;
LS_0x1bfaaa0_0_4 .concat [ 1 0 0 0], v0x1bf5df0_0;
L_0x1bfaaa0 .concat [ 4 1 0 0], LS_0x1bfaaa0_0_0, LS_0x1bfaaa0_0_4;
LS_0x1bfacc0_0_0 .concat [ 1 1 1 1], v0x1bf5e90_0, v0x1bf5e90_0, v0x1bf5e90_0, v0x1bf5e90_0;
LS_0x1bfacc0_0_4 .concat [ 1 0 0 0], v0x1bf5e90_0;
L_0x1bfacc0 .concat [ 4 1 0 0], LS_0x1bfacc0_0_0, LS_0x1bfacc0_0_4;
LS_0x1bfaee0_0_0 .concat [ 1 1 1 1], v0x1bf5fd0_0, v0x1bf5fd0_0, v0x1bf5fd0_0, v0x1bf5fd0_0;
LS_0x1bfaee0_0_4 .concat [ 1 0 0 0], v0x1bf5fd0_0;
L_0x1bfaee0 .concat [ 4 1 0 0], LS_0x1bfaee0_0_0, LS_0x1bfaee0_0_4;
LS_0x1bfb130_0_0 .concat [ 1 1 1 1], v0x1bf60c0_0, v0x1bf60c0_0, v0x1bf60c0_0, v0x1bf60c0_0;
LS_0x1bfb130_0_4 .concat [ 1 0 0 0], v0x1bf60c0_0;
L_0x1bfb130 .concat [ 4 1 0 0], LS_0x1bfb130_0_0, LS_0x1bfb130_0_4;
LS_0x1bfb350_0_0 .concat [ 5 5 5 5], L_0x1bfb130, L_0x1bfaee0, L_0x1bfacc0, L_0x1bfaaa0;
LS_0x1bfb350_0_4 .concat [ 5 0 0 0], L_0x1bfa8f0;
L_0x1bfb350 .concat [ 20 5 0 0], LS_0x1bfb350_0_0, LS_0x1bfb350_0_4;
LS_0x1bfb4a0_0_0 .concat [ 1 1 1 1], v0x1bf60c0_0, v0x1bf5fd0_0, v0x1bf5e90_0, v0x1bf5df0_0;
LS_0x1bfb4a0_0_4 .concat [ 1 1 1 1], v0x1bf5d30_0, v0x1bf60c0_0, v0x1bf5fd0_0, v0x1bf5e90_0;
LS_0x1bfb4a0_0_8 .concat [ 1 1 1 1], v0x1bf5df0_0, v0x1bf5d30_0, v0x1bf60c0_0, v0x1bf5fd0_0;
LS_0x1bfb4a0_0_12 .concat [ 1 1 1 1], v0x1bf5e90_0, v0x1bf5df0_0, v0x1bf5d30_0, v0x1bf60c0_0;
LS_0x1bfb4a0_0_16 .concat [ 1 1 1 1], v0x1bf5fd0_0, v0x1bf5e90_0, v0x1bf5df0_0, v0x1bf5d30_0;
LS_0x1bfb4a0_0_20 .concat [ 1 1 1 1], v0x1bf60c0_0, v0x1bf5fd0_0, v0x1bf5e90_0, v0x1bf5df0_0;
LS_0x1bfb4a0_0_24 .concat [ 1 0 0 0], v0x1bf5d30_0;
LS_0x1bfb4a0_1_0 .concat [ 4 4 4 4], LS_0x1bfb4a0_0_0, LS_0x1bfb4a0_0_4, LS_0x1bfb4a0_0_8, LS_0x1bfb4a0_0_12;
LS_0x1bfb4a0_1_4 .concat [ 4 4 1 0], LS_0x1bfb4a0_0_16, LS_0x1bfb4a0_0_20, LS_0x1bfb4a0_0_24;
L_0x1bfb4a0 .concat [ 16 9 0 0], LS_0x1bfb4a0_1_0, LS_0x1bfb4a0_1_4;
S_0x1bf5a90 .scope module, "stim1" "stimulus_gen" 3 70, 3 18 0, S_0x1bc1fb0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 1 "e";
v0x1bf5d30_0 .var "a", 0 0;
v0x1bf5df0_0 .var "b", 0 0;
v0x1bf5e90_0 .var "c", 0 0;
v0x1bf5f30_0 .net "clk", 0 0, v0x1bfa2b0_0;  1 drivers
v0x1bf5fd0_0 .var "d", 0 0;
v0x1bf60c0_0 .var "e", 0 0;
E_0x1bbeda0/0 .event negedge, v0x1bf5f30_0;
E_0x1bbeda0/1 .event posedge, v0x1bf5f30_0;
E_0x1bbeda0 .event/or E_0x1bbeda0/0, E_0x1bbeda0/1;
S_0x1bf6180 .scope module, "top_module1" "top_module" 3 86, 4 1 0, S_0x1bc1fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /OUTPUT 25 "out";
L_0x1bfb710 .functor XOR 1, v0x1bf5d30_0, v0x1bf5d30_0, C4<0>, C4<0>;
L_0x1bfb780 .functor NOT 1, L_0x1bfb710, C4<0>, C4<0>, C4<0>;
L_0x1bfb840 .functor XOR 1, v0x1bf5d30_0, v0x1bf5df0_0, C4<0>, C4<0>;
L_0x1bfbac0 .functor NOT 1, L_0x1bfb840, C4<0>, C4<0>, C4<0>;
L_0x1bfbb80 .functor XOR 1, v0x1bf5d30_0, v0x1bf5e90_0, C4<0>, C4<0>;
L_0x1bfbbf0 .functor NOT 1, L_0x1bfbb80, C4<0>, C4<0>, C4<0>;
L_0x1bfbcf0 .functor XOR 1, v0x1bf5d30_0, v0x1bf5fd0_0, C4<0>, C4<0>;
L_0x1bfbd60 .functor NOT 1, L_0x1bfbcf0, C4<0>, C4<0>, C4<0>;
L_0x1bfbe70 .functor XOR 1, v0x1bf5d30_0, v0x1bf60c0_0, C4<0>, C4<0>;
L_0x1bfbee0 .functor NOT 1, L_0x1bfbe70, C4<0>, C4<0>, C4<0>;
L_0x1bfc000 .functor XOR 1, v0x1bf5df0_0, v0x1bf5d30_0, C4<0>, C4<0>;
L_0x1bfc070 .functor NOT 1, L_0x1bfc000, C4<0>, C4<0>, C4<0>;
L_0x1bfc150 .functor XOR 1, v0x1bf5df0_0, v0x1bf5df0_0, C4<0>, C4<0>;
L_0x1bfc3d0 .functor NOT 1, L_0x1bfc150, C4<0>, C4<0>, C4<0>;
L_0x1bfc0e0 .functor XOR 1, v0x1bf5df0_0, v0x1bf5e90_0, C4<0>, C4<0>;
L_0x1bfc510 .functor NOT 1, L_0x1bfc0e0, C4<0>, C4<0>, C4<0>;
L_0x1bfc690 .functor XOR 1, v0x1bf5df0_0, v0x1bf5fd0_0, C4<0>, C4<0>;
L_0x1bfc700 .functor NOT 1, L_0x1bfc690, C4<0>, C4<0>, C4<0>;
L_0x1bfc890 .functor XOR 1, v0x1bf5df0_0, v0x1bf60c0_0, C4<0>, C4<0>;
L_0x1bfc900 .functor NOT 1, L_0x1bfc890, C4<0>, C4<0>, C4<0>;
L_0x1bfcaa0 .functor XOR 1, v0x1bf5e90_0, v0x1bf5d30_0, C4<0>, C4<0>;
L_0x1bfcd20 .functor NOT 1, L_0x1bfcaa0, C4<0>, C4<0>, C4<0>;
L_0x1bfced0 .functor XOR 1, v0x1bf5e90_0, v0x1bf5df0_0, C4<0>, C4<0>;
L_0x1bfcf40 .functor NOT 1, L_0x1bfced0, C4<0>, C4<0>, C4<0>;
L_0x1bfd100 .functor XOR 1, v0x1bf5e90_0, v0x1bf5e90_0, C4<0>, C4<0>;
L_0x1bfd170 .functor NOT 1, L_0x1bfd100, C4<0>, C4<0>, C4<0>;
L_0x1bfd340 .functor XOR 1, v0x1bf5e90_0, v0x1bf5fd0_0, C4<0>, C4<0>;
L_0x1bfd5c0 .functor NOT 1, L_0x1bfd340, C4<0>, C4<0>, C4<0>;
L_0x1bfd7a0 .functor XOR 1, v0x1bf5e90_0, v0x1bf60c0_0, C4<0>, C4<0>;
L_0x1bfda20 .functor NOT 1, L_0x1bfd7a0, C4<0>, C4<0>, C4<0>;
L_0x1bfdc10 .functor XOR 1, v0x1bf5fd0_0, v0x1bf5d30_0, C4<0>, C4<0>;
L_0x1bfdc80 .functor NOT 1, L_0x1bfdc10, C4<0>, C4<0>, C4<0>;
L_0x1bfde80 .functor XOR 1, v0x1bf5fd0_0, v0x1bf5df0_0, C4<0>, C4<0>;
L_0x1bfdef0 .functor NOT 1, L_0x1bfde80, C4<0>, C4<0>, C4<0>;
L_0x1bfe100 .functor XOR 1, v0x1bf5fd0_0, v0x1bf5e90_0, C4<0>, C4<0>;
L_0x1bfe170 .functor NOT 1, L_0x1bfe100, C4<0>, C4<0>, C4<0>;
L_0x1bfe390 .functor XOR 1, v0x1bf5fd0_0, v0x1bf5fd0_0, C4<0>, C4<0>;
L_0x1bfe400 .functor NOT 1, L_0x1bfe390, C4<0>, C4<0>, C4<0>;
L_0x1bfe630 .functor XOR 1, v0x1bf5fd0_0, v0x1bf60c0_0, C4<0>, C4<0>;
L_0x1bfe6a0 .functor NOT 1, L_0x1bfe630, C4<0>, C4<0>, C4<0>;
L_0x1bfe8e0 .functor XOR 1, v0x1bf60c0_0, v0x1bf5d30_0, C4<0>, C4<0>;
L_0x1bfe950 .functor NOT 1, L_0x1bfe8e0, C4<0>, C4<0>, C4<0>;
L_0x1bfeba0 .functor XOR 1, v0x1bf60c0_0, v0x1bf5df0_0, C4<0>, C4<0>;
L_0x1bfec10 .functor NOT 1, L_0x1bfeba0, C4<0>, C4<0>, C4<0>;
L_0x1bfee70 .functor XOR 1, v0x1bf60c0_0, v0x1bf5e90_0, C4<0>, C4<0>;
L_0x1bfeee0 .functor NOT 1, L_0x1bfee70, C4<0>, C4<0>, C4<0>;
L_0x1bff150 .functor XOR 1, v0x1bf60c0_0, v0x1bf5fd0_0, C4<0>, C4<0>;
L_0x1bff1c0 .functor NOT 1, L_0x1bff150, C4<0>, C4<0>, C4<0>;
L_0x1bffc10 .functor XOR 1, v0x1bf60c0_0, v0x1bf60c0_0, C4<0>, C4<0>;
L_0x1bffc80 .functor NOT 1, L_0x1bffc10, C4<0>, C4<0>, C4<0>;
v0x1bf6460_0 .net *"_ivl_10", 0 0, L_0x1bfbac0;  1 drivers
v0x1bf6540_0 .net *"_ivl_100", 0 0, L_0x1bfdef0;  1 drivers
v0x1bf6620_0 .net *"_ivl_104", 0 0, L_0x1bfe100;  1 drivers
v0x1bf6710_0 .net *"_ivl_106", 0 0, L_0x1bfe170;  1 drivers
v0x1bf67f0_0 .net *"_ivl_110", 0 0, L_0x1bfe390;  1 drivers
v0x1bf6920_0 .net *"_ivl_112", 0 0, L_0x1bfe400;  1 drivers
v0x1bf6a00_0 .net *"_ivl_116", 0 0, L_0x1bfe630;  1 drivers
v0x1bf6ae0_0 .net *"_ivl_118", 0 0, L_0x1bfe6a0;  1 drivers
v0x1bf6bc0_0 .net *"_ivl_122", 0 0, L_0x1bfe8e0;  1 drivers
v0x1bf6d30_0 .net *"_ivl_124", 0 0, L_0x1bfe950;  1 drivers
v0x1bf6e10_0 .net *"_ivl_128", 0 0, L_0x1bfeba0;  1 drivers
v0x1bf6ef0_0 .net *"_ivl_130", 0 0, L_0x1bfec10;  1 drivers
v0x1bf6fd0_0 .net *"_ivl_134", 0 0, L_0x1bfee70;  1 drivers
v0x1bf70b0_0 .net *"_ivl_136", 0 0, L_0x1bfeee0;  1 drivers
v0x1bf7190_0 .net *"_ivl_14", 0 0, L_0x1bfbb80;  1 drivers
v0x1bf7270_0 .net *"_ivl_140", 0 0, L_0x1bff150;  1 drivers
v0x1bf7350_0 .net *"_ivl_142", 0 0, L_0x1bff1c0;  1 drivers
v0x1bf7430_0 .net *"_ivl_147", 0 0, L_0x1bffc10;  1 drivers
v0x1bf7510_0 .net *"_ivl_149", 0 0, L_0x1bffc80;  1 drivers
v0x1bf75f0_0 .net *"_ivl_16", 0 0, L_0x1bfbbf0;  1 drivers
v0x1bf76d0_0 .net *"_ivl_2", 0 0, L_0x1bfb710;  1 drivers
v0x1bf77b0_0 .net *"_ivl_20", 0 0, L_0x1bfbcf0;  1 drivers
v0x1bf7890_0 .net *"_ivl_22", 0 0, L_0x1bfbd60;  1 drivers
v0x1bf7970_0 .net *"_ivl_26", 0 0, L_0x1bfbe70;  1 drivers
v0x1bf7a50_0 .net *"_ivl_28", 0 0, L_0x1bfbee0;  1 drivers
v0x1bf7b30_0 .net *"_ivl_32", 0 0, L_0x1bfc000;  1 drivers
v0x1bf7c10_0 .net *"_ivl_34", 0 0, L_0x1bfc070;  1 drivers
v0x1bf7cf0_0 .net *"_ivl_38", 0 0, L_0x1bfc150;  1 drivers
v0x1bf7dd0_0 .net *"_ivl_4", 0 0, L_0x1bfb780;  1 drivers
v0x1bf7eb0_0 .net *"_ivl_40", 0 0, L_0x1bfc3d0;  1 drivers
v0x1bf7f90_0 .net *"_ivl_44", 0 0, L_0x1bfc0e0;  1 drivers
v0x1bf8070_0 .net *"_ivl_46", 0 0, L_0x1bfc510;  1 drivers
v0x1bf8150_0 .net *"_ivl_50", 0 0, L_0x1bfc690;  1 drivers
v0x1bf8440_0 .net *"_ivl_52", 0 0, L_0x1bfc700;  1 drivers
v0x1bf8520_0 .net *"_ivl_56", 0 0, L_0x1bfc890;  1 drivers
v0x1bf8600_0 .net *"_ivl_58", 0 0, L_0x1bfc900;  1 drivers
v0x1bf86e0_0 .net *"_ivl_62", 0 0, L_0x1bfcaa0;  1 drivers
v0x1bf87c0_0 .net *"_ivl_64", 0 0, L_0x1bfcd20;  1 drivers
v0x1bf88a0_0 .net *"_ivl_68", 0 0, L_0x1bfced0;  1 drivers
v0x1bf8980_0 .net *"_ivl_70", 0 0, L_0x1bfcf40;  1 drivers
v0x1bf8a60_0 .net *"_ivl_74", 0 0, L_0x1bfd100;  1 drivers
v0x1bf8b40_0 .net *"_ivl_76", 0 0, L_0x1bfd170;  1 drivers
v0x1bf8c20_0 .net *"_ivl_8", 0 0, L_0x1bfb840;  1 drivers
v0x1bf8d00_0 .net *"_ivl_80", 0 0, L_0x1bfd340;  1 drivers
v0x1bf8de0_0 .net *"_ivl_82", 0 0, L_0x1bfd5c0;  1 drivers
v0x1bf8ec0_0 .net *"_ivl_86", 0 0, L_0x1bfd7a0;  1 drivers
v0x1bf8fa0_0 .net *"_ivl_88", 0 0, L_0x1bfda20;  1 drivers
v0x1bf9080_0 .net *"_ivl_92", 0 0, L_0x1bfdc10;  1 drivers
v0x1bf9160_0 .net *"_ivl_94", 0 0, L_0x1bfdc80;  1 drivers
v0x1bf9240_0 .net *"_ivl_98", 0 0, L_0x1bfde80;  1 drivers
v0x1bf9320_0 .net "a", 0 0, v0x1bf5d30_0;  alias, 1 drivers
v0x1bf93c0_0 .net "b", 0 0, v0x1bf5df0_0;  alias, 1 drivers
v0x1bf94b0_0 .net "c", 0 0, v0x1bf5e90_0;  alias, 1 drivers
v0x1bf95a0_0 .net "d", 0 0, v0x1bf5fd0_0;  alias, 1 drivers
v0x1bf9690_0 .net "e", 0 0, v0x1bf60c0_0;  alias, 1 drivers
v0x1bf9780_0 .net "out", 24 0, L_0x1bfc7f0;  alias, 1 drivers
LS_0x1bfc7f0_0_0 .concat8 [ 1 1 1 1], L_0x1bffc80, L_0x1bff1c0, L_0x1bfeee0, L_0x1bfec10;
LS_0x1bfc7f0_0_4 .concat8 [ 1 1 1 1], L_0x1bfe950, L_0x1bfe6a0, L_0x1bfe400, L_0x1bfe170;
LS_0x1bfc7f0_0_8 .concat8 [ 1 1 1 1], L_0x1bfdef0, L_0x1bfdc80, L_0x1bfda20, L_0x1bfd5c0;
LS_0x1bfc7f0_0_12 .concat8 [ 1 1 1 1], L_0x1bfd170, L_0x1bfcf40, L_0x1bfcd20, L_0x1bfc900;
LS_0x1bfc7f0_0_16 .concat8 [ 1 1 1 1], L_0x1bfc700, L_0x1bfc510, L_0x1bfc3d0, L_0x1bfc070;
LS_0x1bfc7f0_0_20 .concat8 [ 1 1 1 1], L_0x1bfbee0, L_0x1bfbd60, L_0x1bfbbf0, L_0x1bfbac0;
LS_0x1bfc7f0_0_24 .concat8 [ 1 0 0 0], L_0x1bfb780;
LS_0x1bfc7f0_1_0 .concat8 [ 4 4 4 4], LS_0x1bfc7f0_0_0, LS_0x1bfc7f0_0_4, LS_0x1bfc7f0_0_8, LS_0x1bfc7f0_0_12;
LS_0x1bfc7f0_1_4 .concat8 [ 4 4 1 0], LS_0x1bfc7f0_0_16, LS_0x1bfc7f0_0_20, LS_0x1bfc7f0_0_24;
L_0x1bfc7f0 .concat8 [ 16 9 0 0], LS_0x1bfc7f0_1_0, LS_0x1bfc7f0_1_4;
S_0x1bf9920 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 96, 3 96 0, S_0x1bc1fb0;
 .timescale -12 -12;
E_0x1bbe990 .event anyedge, v0x1bfa690_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1bfa690_0;
    %nor/r;
    %assign/vec4 v0x1bfa690_0, 0;
    %wait E_0x1bbe990;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1bf5a90;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1bbeda0;
    %vpi_func 3 25 "$random" 32 {0 0 0};
    %pad/s 5;
    %split/vec4 1;
    %assign/vec4 v0x1bf60c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bf5fd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bf5e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bf5df0_0, 0;
    %assign/vec4 v0x1bf5d30_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 26 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x1bc1fb0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bfa2b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bfa690_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x1bc1fb0;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x1bfa2b0_0;
    %inv;
    %store/vec4 v0x1bfa2b0_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x1bc1fb0;
T_4 ;
    %vpi_call/w 3 62 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 63 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1bf5f30_0, v0x1bfa810_0, v0x1bfa0d0_0, v0x1bfa170_0, v0x1bfa210_0, v0x1bfa350_0, v0x1bfa3f0_0, v0x1bfa530_0, v0x1bfa490_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x1bc1fb0;
T_5 ;
    %load/vec4 v0x1bfa5d0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x1bfa5d0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1bfa5d0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 105 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 106 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_5.1 ;
    %load/vec4 v0x1bfa5d0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1bfa5d0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 108 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 109 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1bfa5d0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1bfa5d0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 110 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0x1bc1fb0;
T_6 ;
    %wait E_0x1bbeda0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1bfa5d0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bfa5d0_0, 4, 32;
    %load/vec4 v0x1bfa750_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x1bfa5d0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 121 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bfa5d0_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1bfa5d0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bfa5d0_0, 4, 32;
T_6.0 ;
    %load/vec4 v0x1bfa530_0;
    %load/vec4 v0x1bfa530_0;
    %load/vec4 v0x1bfa490_0;
    %xor;
    %load/vec4 v0x1bfa530_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0x1bfa5d0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 125 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bfa5d0_0, 4, 32;
T_6.6 ;
    %load/vec4 v0x1bfa5d0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bfa5d0_0, 4, 32;
T_6.4 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/vector5/vector5_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can30_depth0/human/vector5/iter0/response6/top_module.sv";
