module cpu(input wire clk, reset);
  wire s_inc, s_inm, we3, wez, z;
  wire [5:0] opcode;
  wire [2:0] op_alu;
  cd data_path(clk, reset, s_inc, s_inm, we3, wez, op_alu, z, opcode);
  uc control_unit(opcode, z, s_inc, s_inm, we3, wez, op_alu);
endmodule
