// Seed: 2788641952
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_9, id_10;
endmodule
module module_1 (
    input tri0 id_0,
    input uwire id_1,
    input supply0 id_2,
    input tri id_3,
    output tri1 id_4,
    input tri1 id_5
);
  wand id_7;
  wire id_8;
  final id_7 = 1;
  wire id_9;
  module_0(
      id_8, id_9, id_8, id_9, id_9, id_9, id_7, id_7
  );
  logic [7:0][1 : 1  -  1] id_10 (1), id_11;
  assign id_9.id_9 = id_8;
endmodule
