{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1685094809566 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1685094809567 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 26 02:53:29 2023 " "Processing started: Fri May 26 02:53:29 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1685094809567 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685094809567 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RaspberryPi_Accelerator -c RaspberryPi_Accelerator " "Command: quartus_map --read_settings_files=on --write_settings_files=off RaspberryPi_Accelerator -c RaspberryPi_Accelerator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685094809567 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1685094810117 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1685094810117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bit_subtractor.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_bit_subtractor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 n_bit_subtractor " "Found entity 1: n_bit_subtractor" {  } { { "n_bit_subtractor.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_subtractor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685094821524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685094821524 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "execute EXECUTE background_subtraction.sv(27) " "Verilog HDL Declaration information at background_subtraction.sv(27): object \"execute\" differs only in case from object \"EXECUTE\" in the same scope" {  } { { "background_subtraction.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/background_subtraction.sv" 27 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1685094821526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "background_subtraction.sv 1 1 " "Found 1 design units, including 1 entities, in source file background_subtraction.sv" { { "Info" "ISGN_ENTITY_NAME" "1 background_subtraction " "Found entity 1: background_subtraction" {  } { { "background_subtraction.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/background_subtraction.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685094821526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685094821526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_connector.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_connector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mem_connector " "Found entity 1: mem_connector" {  } { { "mem_connector.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/mem_connector.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685094821528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685094821528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_spi_read_write.sv 1 1 " "Found 1 design units, including 1 entities, in source file sram_spi_read_write.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sram_spi_read_write " "Found entity 1: sram_spi_read_write" {  } { { "sram_spi_read_write.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/sram_spi_read_write.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685094821530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685094821530 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "idle IDLE task_manager.sv(3) " "Verilog HDL Declaration information at task_manager.sv(3): object \"idle\" differs only in case from object \"IDLE\" in the same scope" {  } { { "task_manager.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/task_manager.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1685094821532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task_manager.sv 1 1 " "Found 1 design units, including 1 entities, in source file task_manager.sv" { { "Info" "ISGN_ENTITY_NAME" "1 task_manager " "Found entity 1: task_manager" {  } { { "task_manager.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/task_manager.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685094821532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685094821532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_handler.sv 1 1 " "Found 1 design units, including 1 entities, in source file instruction_handler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_handler " "Found entity 1: instruction_handler" {  } { { "instruction_handler.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/instruction_handler.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685094821534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685094821534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bit_twos_comp.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_bit_twos_comp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 n_bit_twos_comp " "Found entity 1: n_bit_twos_comp" {  } { { "n_bit_twos_comp.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685094821535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685094821535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bit_comparator.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_bit_comparator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 n_bit_comparator " "Found entity 1: n_bit_comparator" {  } { { "n_bit_comparator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685094821537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685094821537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bit_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_bit_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 n_bit_adder " "Found entity 1: n_bit_adder" {  } { { "n_bit_adder.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685094821539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685094821539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/full_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685094821540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685094821540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.sv 1 1 " "Found 1 design units, including 1 entities, in source file display.sv" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/display.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685094821542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685094821542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_to_segment.sv 1 1 " "Found 1 design units, including 1 entities, in source file bcd_to_segment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_to_segment " "Found entity 1: bcd_to_segment" {  } { { "bcd_to_segment.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/bcd_to_segment.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685094821544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685094821543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file bcd_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BCD_converter " "Found entity 1: BCD_converter" {  } { { "BCD_converter.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/BCD_converter.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685094821545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685094821545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bit_register.sv 0 0 " "Found 0 design units, including 0 entities, in source file n_bit_register.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685094821547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_to_one_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file four_to_one_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 four_to_one_mux " "Found entity 1: four_to_one_mux" {  } { { "four_to_one_mux.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/four_to_one_mux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685094821548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685094821548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "two_to_one_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file two_to_one_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 two_to_one_mux " "Found entity 1: two_to_one_mux" {  } { { "two_to_one_mux.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/two_to_one_mux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685094821550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685094821550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "two_to_four_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file two_to_four_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 two_to_four_decoder " "Found entity 1: two_to_four_decoder" {  } { { "two_to_four_decoder.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/two_to_four_decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685094821551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685094821551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "raspberrypi_accelerator.sv 1 1 " "Found 1 design units, including 1 entities, in source file raspberrypi_accelerator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RaspberryPi_Accelerator " "Found entity 1: RaspberryPi_Accelerator" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685094821553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685094821553 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BCD_converter.sv(27) " "Verilog HDL Instantiation warning at BCD_converter.sv(27): instance has no name" {  } { { "BCD_converter.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/BCD_converter.sv" 27 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1685094821556 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BCD_converter.sv(28) " "Verilog HDL Instantiation warning at BCD_converter.sv(28): instance has no name" {  } { { "BCD_converter.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/BCD_converter.sv" 28 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1685094821556 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "display.sv(16) " "Verilog HDL Instantiation warning at display.sv(16): instance has no name" {  } { { "display.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/display.sv" 16 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1685094821556 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "display.sv(19) " "Verilog HDL Instantiation warning at display.sv(19): instance has no name" {  } { { "display.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/display.sv" 19 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1685094821557 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "display.sv(20) " "Verilog HDL Instantiation warning at display.sv(20): instance has no name" {  } { { "display.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/display.sv" 20 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1685094821557 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "display.sv(21) " "Verilog HDL Instantiation warning at display.sv(21): instance has no name" {  } { { "display.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/display.sv" 21 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1685094821557 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "display.sv(22) " "Verilog HDL Instantiation warning at display.sv(22): instance has no name" {  } { { "display.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/display.sv" 22 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1685094821557 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "display.sv(23) " "Verilog HDL Instantiation warning at display.sv(23): instance has no name" {  } { { "display.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/display.sv" 23 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1685094821557 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "display.sv(24) " "Verilog HDL Instantiation warning at display.sv(24): instance has no name" {  } { { "display.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/display.sv" 24 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1685094821557 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RaspberryPi_Accelerator " "Elaborating entity \"RaspberryPi_Accelerator\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1685094821607 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR RaspberryPi_Accelerator.sv(14) " "Output port \"DRAM_ADDR\" at RaspberryPi_Accelerator.sv(14) has no driver" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1685094821611 "|RaspberryPi_Accelerator"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA RaspberryPi_Accelerator.sv(15) " "Output port \"DRAM_BA\" at RaspberryPi_Accelerator.sv(15) has no driver" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1685094821611 "|RaspberryPi_Accelerator"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR RaspberryPi_Accelerator.sv(38) " "Output port \"LEDR\" at RaspberryPi_Accelerator.sv(38) has no driver" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 38 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1685094821611 "|RaspberryPi_Accelerator"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B RaspberryPi_Accelerator.sv(44) " "Output port \"VGA_B\" at RaspberryPi_Accelerator.sv(44) has no driver" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 44 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1685094821611 "|RaspberryPi_Accelerator"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G RaspberryPi_Accelerator.sv(45) " "Output port \"VGA_G\" at RaspberryPi_Accelerator.sv(45) has no driver" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1685094821611 "|RaspberryPi_Accelerator"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R RaspberryPi_Accelerator.sv(47) " "Output port \"VGA_R\" at RaspberryPi_Accelerator.sv(47) has no driver" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 47 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1685094821611 "|RaspberryPi_Accelerator"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N RaspberryPi_Accelerator.sv(16) " "Output port \"DRAM_CAS_N\" at RaspberryPi_Accelerator.sv(16) has no driver" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1685094821611 "|RaspberryPi_Accelerator"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE RaspberryPi_Accelerator.sv(17) " "Output port \"DRAM_CKE\" at RaspberryPi_Accelerator.sv(17) has no driver" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1685094821611 "|RaspberryPi_Accelerator"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK RaspberryPi_Accelerator.sv(18) " "Output port \"DRAM_CLK\" at RaspberryPi_Accelerator.sv(18) has no driver" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1685094821611 "|RaspberryPi_Accelerator"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N RaspberryPi_Accelerator.sv(19) " "Output port \"DRAM_CS_N\" at RaspberryPi_Accelerator.sv(19) has no driver" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1685094821611 "|RaspberryPi_Accelerator"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM RaspberryPi_Accelerator.sv(21) " "Output port \"DRAM_LDQM\" at RaspberryPi_Accelerator.sv(21) has no driver" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1685094821611 "|RaspberryPi_Accelerator"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N RaspberryPi_Accelerator.sv(22) " "Output port \"DRAM_RAS_N\" at RaspberryPi_Accelerator.sv(22) has no driver" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1685094821611 "|RaspberryPi_Accelerator"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM RaspberryPi_Accelerator.sv(23) " "Output port \"DRAM_UDQM\" at RaspberryPi_Accelerator.sv(23) has no driver" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1685094821611 "|RaspberryPi_Accelerator"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N RaspberryPi_Accelerator.sv(24) " "Output port \"DRAM_WE_N\" at RaspberryPi_Accelerator.sv(24) has no driver" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1685094821611 "|RaspberryPi_Accelerator"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS RaspberryPi_Accelerator.sv(46) " "Output port \"VGA_HS\" at RaspberryPi_Accelerator.sv(46) has no driver" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 46 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1685094821611 "|RaspberryPi_Accelerator"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS RaspberryPi_Accelerator.sv(48) " "Output port \"VGA_VS\" at RaspberryPi_Accelerator.sv(48) has no driver" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 48 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1685094821611 "|RaspberryPi_Accelerator"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GSENSOR_CS_N RaspberryPi_Accelerator.sv(51) " "Output port \"GSENSOR_CS_N\" at RaspberryPi_Accelerator.sv(51) has no driver" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 51 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1685094821611 "|RaspberryPi_Accelerator"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GSENSOR_SCLK RaspberryPi_Accelerator.sv(53) " "Output port \"GSENSOR_SCLK\" at RaspberryPi_Accelerator.sv(53) has no driver" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 53 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1685094821611 "|RaspberryPi_Accelerator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_connector mem_connector:MC0 " "Elaborating entity \"mem_connector\" for hierarchy \"mem_connector:MC0\"" {  } { { "RaspberryPi_Accelerator.sv" "MC0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685094821629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "two_to_four_decoder mem_connector:MC0\|two_to_four_decoder:D0 " "Elaborating entity \"two_to_four_decoder\" for hierarchy \"mem_connector:MC0\|two_to_four_decoder:D0\"" {  } { { "mem_connector.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/mem_connector.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685094821631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "two_to_one_mux mem_connector:MC0\|two_to_one_mux:MI0 " "Elaborating entity \"two_to_one_mux\" for hierarchy \"mem_connector:MC0\|two_to_one_mux:MI0\"" {  } { { "mem_connector.sv" "MI0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/mem_connector.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685094821632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_to_one_mux mem_connector:MC0\|four_to_one_mux:MMISO " "Elaborating entity \"four_to_one_mux\" for hierarchy \"mem_connector:MC0\|four_to_one_mux:MMISO\"" {  } { { "mem_connector.sv" "MMISO" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/mem_connector.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685094821635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram_spi_read_write mem_connector:MC0\|sram_spi_read_write:S0 " "Elaborating entity \"sram_spi_read_write\" for hierarchy \"mem_connector:MC0\|sram_spi_read_write:S0\"" {  } { { "mem_connector.sv" "S0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/mem_connector.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685094821637 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 sram_spi_read_write.sv(39) " "Verilog HDL assignment warning at sram_spi_read_write.sv(39): truncated value with size 32 to match size of target (27)" {  } { { "sram_spi_read_write.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/sram_spi_read_write.sv" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685094821640 "|RaspberryPi_Accelerator|mem_connector:MC0|sram_spi_read_write:S0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 sram_spi_read_write.sv(69) " "Verilog HDL assignment warning at sram_spi_read_write.sv(69): truncated value with size 32 to match size of target (24)" {  } { { "sram_spi_read_write.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/sram_spi_read_write.sv" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685094821640 "|RaspberryPi_Accelerator|mem_connector:MC0|sram_spi_read_write:S0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 sram_spi_read_write.sv(75) " "Verilog HDL assignment warning at sram_spi_read_write.sv(75): truncated value with size 32 to match size of target (24)" {  } { { "sram_spi_read_write.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/sram_spi_read_write.sv" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685094821640 "|RaspberryPi_Accelerator|mem_connector:MC0|sram_spi_read_write:S0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 sram_spi_read_write.sv(83) " "Verilog HDL assignment warning at sram_spi_read_write.sv(83): truncated value with size 32 to match size of target (24)" {  } { { "sram_spi_read_write.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/sram_spi_read_write.sv" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685094821640 "|RaspberryPi_Accelerator|mem_connector:MC0|sram_spi_read_write:S0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 sram_spi_read_write.sv(92) " "Verilog HDL assignment warning at sram_spi_read_write.sv(92): truncated value with size 32 to match size of target (24)" {  } { { "sram_spi_read_write.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/sram_spi_read_write.sv" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685094821640 "|RaspberryPi_Accelerator|mem_connector:MC0|sram_spi_read_write:S0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 sram_spi_read_write.sv(111) " "Verilog HDL assignment warning at sram_spi_read_write.sv(111): truncated value with size 32 to match size of target (24)" {  } { { "sram_spi_read_write.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/sram_spi_read_write.sv" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685094821640 "|RaspberryPi_Accelerator|mem_connector:MC0|sram_spi_read_write:S0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 sram_spi_read_write.sv(118) " "Verilog HDL assignment warning at sram_spi_read_write.sv(118): truncated value with size 32 to match size of target (24)" {  } { { "sram_spi_read_write.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/sram_spi_read_write.sv" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685094821640 "|RaspberryPi_Accelerator|mem_connector:MC0|sram_spi_read_write:S0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 sram_spi_read_write.sv(127) " "Verilog HDL assignment warning at sram_spi_read_write.sv(127): truncated value with size 32 to match size of target (24)" {  } { { "sram_spi_read_write.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/sram_spi_read_write.sv" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685094821640 "|RaspberryPi_Accelerator|mem_connector:MC0|sram_spi_read_write:S0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_handler instruction_handler:I0 " "Elaborating entity \"instruction_handler\" for hierarchy \"instruction_handler:I0\"" {  } { { "RaspberryPi_Accelerator.sv" "I0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685094821644 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 instruction_handler.sv(38) " "Verilog HDL assignment warning at instruction_handler.sv(38): truncated value with size 32 to match size of target (8)" {  } { { "instruction_handler.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/instruction_handler.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685094821647 "|RaspberryPi_Accelerator|instruction_handler:I0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "task_manager task_manager:T0 " "Elaborating entity \"task_manager\" for hierarchy \"task_manager:T0\"" {  } { { "RaspberryPi_Accelerator.sv" "T0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685094821649 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "idle_inst task_manager.sv(59) " "Verilog HDL warning at task_manager.sv(59): object idle_inst used but never assigned" {  } { { "task_manager.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/task_manager.sv" 59 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1685094821652 "|RaspberryPi_Accelerator|task_manager:T0"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "idle_address task_manager.sv(60) " "Verilog HDL warning at task_manager.sv(60): object idle_address used but never assigned" {  } { { "task_manager.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/task_manager.sv" 60 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1685094821652 "|RaspberryPi_Accelerator|task_manager:T0"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "idle_write_in task_manager.sv(61) " "Verilog HDL warning at task_manager.sv(61): object idle_write_in used but never assigned" {  } { { "task_manager.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/task_manager.sv" 61 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1685094821652 "|RaspberryPi_Accelerator|task_manager:T0"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "idle_byte_length task_manager.sv(62) " "Verilog HDL warning at task_manager.sv(62): object idle_byte_length used but never assigned" {  } { { "task_manager.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/task_manager.sv" 62 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1685094821652 "|RaspberryPi_Accelerator|task_manager:T0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 task_manager.sv(129) " "Verilog HDL assignment warning at task_manager.sv(129): truncated value with size 32 to match size of target (24)" {  } { { "task_manager.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/task_manager.sv" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685094821652 "|RaspberryPi_Accelerator|task_manager:T0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 task_manager.sv(147) " "Verilog HDL assignment warning at task_manager.sv(147): truncated value with size 32 to match size of target (24)" {  } { { "task_manager.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/task_manager.sv" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685094821652 "|RaspberryPi_Accelerator|task_manager:T0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "idle_inst 0 task_manager.sv(59) " "Net \"idle_inst\" at task_manager.sv(59) has no driver or initial value, using a default initial value '0'" {  } { { "task_manager.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/task_manager.sv" 59 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685094821652 "|RaspberryPi_Accelerator|task_manager:T0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "idle_address 0 task_manager.sv(60) " "Net \"idle_address\" at task_manager.sv(60) has no driver or initial value, using a default initial value '0'" {  } { { "task_manager.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/task_manager.sv" 60 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685094821652 "|RaspberryPi_Accelerator|task_manager:T0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "idle_write_in 0 task_manager.sv(61) " "Net \"idle_write_in\" at task_manager.sv(61) has no driver or initial value, using a default initial value '0'" {  } { { "task_manager.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/task_manager.sv" 61 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685094821652 "|RaspberryPi_Accelerator|task_manager:T0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "idle_byte_length 0 task_manager.sv(62) " "Net \"idle_byte_length\" at task_manager.sv(62) has no driver or initial value, using a default initial value '0'" {  } { { "task_manager.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/task_manager.sv" 62 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685094821652 "|RaspberryPi_Accelerator|task_manager:T0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_bit_comparator task_manager:T0\|n_bit_comparator:C0 " "Elaborating entity \"n_bit_comparator\" for hierarchy \"task_manager:T0\|n_bit_comparator:C0\"" {  } { { "task_manager.sv" "C0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/task_manager.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685094821653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_bit_twos_comp task_manager:T0\|n_bit_comparator:C0\|n_bit_twos_comp:D0 " "Elaborating entity \"n_bit_twos_comp\" for hierarchy \"task_manager:T0\|n_bit_comparator:C0\|n_bit_twos_comp:D0\"" {  } { { "n_bit_comparator.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685094821654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_bit_adder task_manager:T0\|n_bit_comparator:C0\|n_bit_twos_comp:D0\|n_bit_adder:D0 " "Elaborating entity \"n_bit_adder\" for hierarchy \"task_manager:T0\|n_bit_comparator:C0\|n_bit_twos_comp:D0\|n_bit_adder:D0\"" {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685094821657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder task_manager:T0\|n_bit_comparator:C0\|n_bit_twos_comp:D0\|n_bit_adder:D0\|full_adder:F1\[0\].D0 " "Elaborating entity \"full_adder\" for hierarchy \"task_manager:T0\|n_bit_comparator:C0\|n_bit_twos_comp:D0\|n_bit_adder:D0\|full_adder:F1\[0\].D0\"" {  } { { "n_bit_adder.sv" "F1\[0\].D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_adder.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685094821658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_bit_comparator task_manager:T0\|n_bit_comparator:C1 " "Elaborating entity \"n_bit_comparator\" for hierarchy \"task_manager:T0\|n_bit_comparator:C1\"" {  } { { "task_manager.sv" "C1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/task_manager.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685094821665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_bit_twos_comp task_manager:T0\|n_bit_comparator:C1\|n_bit_twos_comp:D0 " "Elaborating entity \"n_bit_twos_comp\" for hierarchy \"task_manager:T0\|n_bit_comparator:C1\|n_bit_twos_comp:D0\"" {  } { { "n_bit_comparator.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685094821666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_bit_adder task_manager:T0\|n_bit_comparator:C1\|n_bit_twos_comp:D0\|n_bit_adder:D0 " "Elaborating entity \"n_bit_adder\" for hierarchy \"task_manager:T0\|n_bit_comparator:C1\|n_bit_twos_comp:D0\|n_bit_adder:D0\"" {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685094821667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "background_subtraction task_manager:T0\|background_subtraction:B " "Elaborating entity \"background_subtraction\" for hierarchy \"task_manager:T0\|background_subtraction:B\"" {  } { { "task_manager.sv" "B" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/task_manager.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685094821720 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 background_subtraction.sv(91) " "Verilog HDL assignment warning at background_subtraction.sv(91): truncated value with size 32 to match size of target (24)" {  } { { "background_subtraction.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/background_subtraction.sv" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685094821855 "|RaspberryPi_Accelerator|task_manager:T0|background_subtraction:B"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 background_subtraction.sv(95) " "Verilog HDL assignment warning at background_subtraction.sv(95): truncated value with size 32 to match size of target (24)" {  } { { "background_subtraction.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/background_subtraction.sv" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685094821855 "|RaspberryPi_Accelerator|task_manager:T0|background_subtraction:B"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 background_subtraction.sv(98) " "Verilog HDL assignment warning at background_subtraction.sv(98): truncated value with size 32 to match size of target (24)" {  } { { "background_subtraction.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/background_subtraction.sv" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685094821855 "|RaspberryPi_Accelerator|task_manager:T0|background_subtraction:B"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 background_subtraction.sv(166) " "Verilog HDL assignment warning at background_subtraction.sv(166): truncated value with size 32 to match size of target (14)" {  } { { "background_subtraction.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/background_subtraction.sv" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685094821855 "|RaspberryPi_Accelerator|task_manager:T0|background_subtraction:B"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 background_subtraction.sv(170) " "Verilog HDL assignment warning at background_subtraction.sv(170): truncated value with size 32 to match size of target (14)" {  } { { "background_subtraction.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/background_subtraction.sv" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685094821855 "|RaspberryPi_Accelerator|task_manager:T0|background_subtraction:B"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 background_subtraction.sv(174) " "Verilog HDL assignment warning at background_subtraction.sv(174): truncated value with size 32 to match size of target (14)" {  } { { "background_subtraction.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/background_subtraction.sv" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685094821855 "|RaspberryPi_Accelerator|task_manager:T0|background_subtraction:B"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 background_subtraction.sv(196) " "Verilog HDL assignment warning at background_subtraction.sv(196): truncated value with size 32 to match size of target (8)" {  } { { "background_subtraction.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/background_subtraction.sv" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685094821855 "|RaspberryPi_Accelerator|task_manager:T0|background_subtraction:B"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_bit_subtractor task_manager:T0\|background_subtraction:B\|n_bit_subtractor:F1\[0\].SCMB " "Elaborating entity \"n_bit_subtractor\" for hierarchy \"task_manager:T0\|background_subtraction:B\|n_bit_subtractor:F1\[0\].SCMB\"" {  } { { "background_subtraction.sv" "F1\[0\].SCMB" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/background_subtraction.sv" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685094821857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:DI0 " "Elaborating entity \"display\" for hierarchy \"display:DI0\"" {  } { { "RaspberryPi_Accelerator.sv" "DI0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685094821935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD_converter display:DI0\|BCD_converter:comb_3 " "Elaborating entity \"BCD_converter\" for hierarchy \"display:DI0\|BCD_converter:comb_3\"" {  } { { "display.sv" "comb_3" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/display.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685094821946 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "addResult " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"addResult\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1685094821966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_bit_comparator display:DI0\|BCD_converter:comb_3\|n_bit_comparator:comb_6 " "Elaborating entity \"n_bit_comparator\" for hierarchy \"display:DI0\|BCD_converter:comb_3\|n_bit_comparator:comb_6\"" {  } { { "BCD_converter.sv" "comb_6" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/BCD_converter.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685094821967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_bit_twos_comp display:DI0\|BCD_converter:comb_3\|n_bit_comparator:comb_6\|n_bit_twos_comp:D0 " "Elaborating entity \"n_bit_twos_comp\" for hierarchy \"display:DI0\|BCD_converter:comb_3\|n_bit_comparator:comb_6\|n_bit_twos_comp:D0\"" {  } { { "n_bit_comparator.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685094821978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_bit_adder display:DI0\|BCD_converter:comb_3\|n_bit_comparator:comb_6\|n_bit_twos_comp:D0\|n_bit_adder:D0 " "Elaborating entity \"n_bit_adder\" for hierarchy \"display:DI0\|BCD_converter:comb_3\|n_bit_comparator:comb_6\|n_bit_twos_comp:D0\|n_bit_adder:D0\"" {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685094821996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_bit_adder display:DI0\|BCD_converter:comb_3\|n_bit_adder:comb_7 " "Elaborating entity \"n_bit_adder\" for hierarchy \"display:DI0\|BCD_converter:comb_3\|n_bit_adder:comb_7\"" {  } { { "BCD_converter.sv" "comb_7" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/BCD_converter.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685094822011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_to_segment display:DI0\|bcd_to_segment:comb_4 " "Elaborating entity \"bcd_to_segment\" for hierarchy \"display:DI0\|bcd_to_segment:comb_4\"" {  } { { "display.sv" "comb_4" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/display.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685094822724 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824305 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 D0 32 5 " "Port \"ordered port 3\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824305 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824305 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824307 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 D0 32 5 " "Port \"ordered port 3\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824308 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824308 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824309 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 D0 32 5 " "Port \"ordered port 3\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824310 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824310 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824312 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 D0 32 5 " "Port \"ordered port 3\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824312 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824312 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824314 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 D0 32 5 " "Port \"ordered port 3\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824315 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824315 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824316 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 D0 32 5 " "Port \"ordered port 3\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824317 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824317 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824319 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 D0 32 5 " "Port \"ordered port 3\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824320 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824320 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824321 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 D0 32 5 " "Port \"ordered port 3\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824322 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824322 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824324 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 D0 32 5 " "Port \"ordered port 3\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824325 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824325 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824327 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 D0 32 5 " "Port \"ordered port 3\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824327 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824327 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824329 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 D0 32 5 " "Port \"ordered port 3\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824330 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824330 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824331 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 D0 32 5 " "Port \"ordered port 3\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824332 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824332 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824334 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 D0 32 5 " "Port \"ordered port 3\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824335 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824335 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824336 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 D0 32 5 " "Port \"ordered port 3\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824337 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824337 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824339 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 D0 32 5 " "Port \"ordered port 3\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824340 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824340 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824341 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 D0 32 5 " "Port \"ordered port 3\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824342 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824342 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824344 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 D0 32 5 " "Port \"ordered port 3\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824344 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824345 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824346 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 D0 32 5 " "Port \"ordered port 3\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824347 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824347 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824349 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 D0 32 5 " "Port \"ordered port 3\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824349 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824350 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824351 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 D0 32 5 " "Port \"ordered port 3\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824352 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824352 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824354 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 D0 32 5 " "Port \"ordered port 3\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824354 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824355 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824356 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 D0 32 5 " "Port \"ordered port 3\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824357 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824357 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824359 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 D0 32 5 " "Port \"ordered port 3\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824360 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824360 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824362 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 D0 32 5 " "Port \"ordered port 3\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824362 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824362 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824364 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 D0 32 5 " "Port \"ordered port 3\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824365 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824365 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824367 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 D0 32 5 " "Port \"ordered port 3\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824367 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824368 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824369 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 D0 32 5 " "Port \"ordered port 3\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824370 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824370 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824372 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 D0 32 5 " "Port \"ordered port 3\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824373 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824373 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824374 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 D0 32 5 " "Port \"ordered port 3\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824375 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824375 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824377 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 D0 32 5 " "Port \"ordered port 3\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824378 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824378 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824380 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 D0 32 5 " "Port \"ordered port 3\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824380 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824381 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824382 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 D0 32 5 " "Port \"ordered port 3\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824383 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824383 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824385 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 D0 32 5 " "Port \"ordered port 3\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824386 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824386 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824388 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 D0 32 5 " "Port \"ordered port 3\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824389 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824389 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824391 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 D0 32 5 " "Port \"ordered port 3\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824391 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824391 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824393 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 D0 32 5 " "Port \"ordered port 3\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824394 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824394 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824396 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 D0 32 5 " "Port \"ordered port 3\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824397 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824397 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824399 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 D0 32 5 " "Port \"ordered port 3\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824400 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824400 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824402 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 D0 32 5 " "Port \"ordered port 3\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824403 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824403 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824405 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 D0 32 5 " "Port \"ordered port 3\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824406 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824406 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824408 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 D0 32 5 " "Port \"ordered port 3\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824408 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824409 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824410 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 D0 32 5 " "Port \"ordered port 3\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824411 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824411 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824413 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 D0 32 5 " "Port \"ordered port 3\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824414 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824414 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824416 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 D0 32 5 " "Port \"ordered port 3\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824417 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824417 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824419 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 D0 32 5 " "Port \"ordered port 3\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824420 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824420 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824422 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 D0 32 5 " "Port \"ordered port 3\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824423 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824423 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824425 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 D0 32 5 " "Port \"ordered port 3\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824426 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824426 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824428 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 D0 32 5 " "Port \"ordered port 3\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824428 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824429 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824431 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 D0 32 5 " "Port \"ordered port 3\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824431 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824431 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824433 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 D0 32 5 " "Port \"ordered port 3\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824434 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824434 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824436 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 D0 32 5 " "Port \"ordered port 3\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824437 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824437 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824439 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 D0 32 5 " "Port \"ordered port 3\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824440 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824440 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824442 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 D0 32 5 " "Port \"ordered port 3\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824443 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824443 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824445 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 D0 32 5 " "Port \"ordered port 3\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824446 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824446 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824448 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 D0 32 5 " "Port \"ordered port 3\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824449 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824449 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824451 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 D0 32 5 " "Port \"ordered port 3\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824452 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824452 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824454 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 D0 32 5 " "Port \"ordered port 3\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824455 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824455 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824457 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 D0 32 5 " "Port \"ordered port 3\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824458 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824458 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824460 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 D0 32 5 " "Port \"ordered port 3\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824461 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824461 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824463 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 D0 32 5 " "Port \"ordered port 3\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824464 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824464 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824466 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 D0 32 5 " "Port \"ordered port 3\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824467 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824467 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824469 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 D0 32 5 " "Port \"ordered port 3\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824470 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824470 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824472 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 D0 32 5 " "Port \"ordered port 3\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824473 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824473 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824475 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 D0 32 5 " "Port \"ordered port 3\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824476 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824476 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824478 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 D0 32 5 " "Port \"ordered port 3\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824479 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824479 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824481 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 D0 32 5 " "Port \"ordered port 3\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824482 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824482 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824484 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 D0 32 5 " "Port \"ordered port 3\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824485 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824485 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824488 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 D0 32 5 " "Port \"ordered port 3\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824488 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824488 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824491 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 D0 32 5 " "Port \"ordered port 3\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824491 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824491 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824494 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 D0 32 5 " "Port \"ordered port 3\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824494 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824495 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824497 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 D0 32 5 " "Port \"ordered port 3\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824497 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824498 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824500 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 D0 32 5 " "Port \"ordered port 3\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824500 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824501 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824503 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 D0 32 5 " "Port \"ordered port 3\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824504 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824504 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824506 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 D0 32 5 " "Port \"ordered port 3\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824507 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824507 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824509 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 D0 32 5 " "Port \"ordered port 3\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824510 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824510 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824512 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 D0 32 5 " "Port \"ordered port 3\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824513 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824513 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824516 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 D0 32 5 " "Port \"ordered port 3\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824516 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824516 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824519 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 D0 32 5 " "Port \"ordered port 3\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824519 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824520 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824522 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 D0 32 5 " "Port \"ordered port 3\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824523 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824523 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824526 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 D0 32 5 " "Port \"ordered port 3\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824527 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824527 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824530 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 D0 32 5 " "Port \"ordered port 3\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824531 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824531 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824533 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 D0 32 5 " "Port \"ordered port 3\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824534 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824534 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824537 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 D0 32 5 " "Port \"ordered port 3\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824537 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824537 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824540 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 D0 32 5 " "Port \"ordered port 3\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824540 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824541 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824543 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 D0 32 5 " "Port \"ordered port 3\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824544 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824544 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824547 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 D0 32 5 " "Port \"ordered port 3\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824547 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824547 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824550 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 D0 32 5 " "Port \"ordered port 3\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824551 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824551 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824553 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 D0 32 5 " "Port \"ordered port 3\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824554 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824554 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824557 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 D0 32 5 " "Port \"ordered port 3\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824557 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824558 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824560 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 D0 32 5 " "Port \"ordered port 3\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824561 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824561 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824563 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 D0 32 5 " "Port \"ordered port 3\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824564 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824565 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824567 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 D0 32 5 " "Port \"ordered port 3\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824568 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824568 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824571 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 D0 32 5 " "Port \"ordered port 3\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824572 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824572 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824575 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 D0 32 5 " "Port \"ordered port 3\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824575 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824575 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824578 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 D0 32 5 " "Port \"ordered port 3\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824579 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824579 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824581 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 D0 32 5 " "Port \"ordered port 3\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824582 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824582 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824585 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 D0 32 5 " "Port \"ordered port 3\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824586 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824586 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824589 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 D0 32 5 " "Port \"ordered port 3\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824589 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824590 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824592 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 D0 32 5 " "Port \"ordered port 3\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824593 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824593 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824596 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 D0 32 5 " "Port \"ordered port 3\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824596 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824597 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824599 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 D0 32 5 " "Port \"ordered port 3\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824600 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824600 "|RaspberryPi_Accelerator|display:DI0|BCD_converter:comb_3|n_bit_comparator:comb_6|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "display:DI0\|BCD_converter:comb_3\|temp\[0\]\[23\] " "Net \"display:DI0\|BCD_converter:comb_3\|temp\[0\]\[23\]\" is missing source, defaulting to GND" {  } { { "BCD_converter.sv" "temp\[0\]\[23\]" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/BCD_converter.sv" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1685094824616 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "display:DI0\|BCD_converter:comb_3\|temp\[0\]\[22\] " "Net \"display:DI0\|BCD_converter:comb_3\|temp\[0\]\[22\]\" is missing source, defaulting to GND" {  } { { "BCD_converter.sv" "temp\[0\]\[22\]" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/BCD_converter.sv" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1685094824616 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "display:DI0\|BCD_converter:comb_3\|temp\[0\]\[21\] " "Net \"display:DI0\|BCD_converter:comb_3\|temp\[0\]\[21\]\" is missing source, defaulting to GND" {  } { { "BCD_converter.sv" "temp\[0\]\[21\]" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/BCD_converter.sv" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1685094824616 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "display:DI0\|BCD_converter:comb_3\|temp\[0\]\[20\] " "Net \"display:DI0\|BCD_converter:comb_3\|temp\[0\]\[20\]\" is missing source, defaulting to GND" {  } { { "BCD_converter.sv" "temp\[0\]\[20\]" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/BCD_converter.sv" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1685094824616 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "display:DI0\|BCD_converter:comb_3\|temp\[0\]\[19\] " "Net \"display:DI0\|BCD_converter:comb_3\|temp\[0\]\[19\]\" is missing source, defaulting to GND" {  } { { "BCD_converter.sv" "temp\[0\]\[19\]" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/BCD_converter.sv" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1685094824616 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "display:DI0\|BCD_converter:comb_3\|temp\[0\]\[18\] " "Net \"display:DI0\|BCD_converter:comb_3\|temp\[0\]\[18\]\" is missing source, defaulting to GND" {  } { { "BCD_converter.sv" "temp\[0\]\[18\]" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/BCD_converter.sv" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1685094824616 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "display:DI0\|BCD_converter:comb_3\|temp\[0\]\[17\] " "Net \"display:DI0\|BCD_converter:comb_3\|temp\[0\]\[17\]\" is missing source, defaulting to GND" {  } { { "BCD_converter.sv" "temp\[0\]\[17\]" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/BCD_converter.sv" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1685094824616 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "display:DI0\|BCD_converter:comb_3\|temp\[0\]\[16\] " "Net \"display:DI0\|BCD_converter:comb_3\|temp\[0\]\[16\]\" is missing source, defaulting to GND" {  } { { "BCD_converter.sv" "temp\[0\]\[16\]" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/BCD_converter.sv" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1685094824616 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "display:DI0\|BCD_converter:comb_3\|temp\[0\]\[15\] " "Net \"display:DI0\|BCD_converter:comb_3\|temp\[0\]\[15\]\" is missing source, defaulting to GND" {  } { { "BCD_converter.sv" "temp\[0\]\[15\]" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/BCD_converter.sv" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1685094824616 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "display:DI0\|BCD_converter:comb_3\|temp\[0\]\[14\] " "Net \"display:DI0\|BCD_converter:comb_3\|temp\[0\]\[14\]\" is missing source, defaulting to GND" {  } { { "BCD_converter.sv" "temp\[0\]\[14\]" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/BCD_converter.sv" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1685094824616 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "display:DI0\|BCD_converter:comb_3\|temp\[0\]\[13\] " "Net \"display:DI0\|BCD_converter:comb_3\|temp\[0\]\[13\]\" is missing source, defaulting to GND" {  } { { "BCD_converter.sv" "temp\[0\]\[13\]" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/BCD_converter.sv" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1685094824616 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "display:DI0\|BCD_converter:comb_3\|temp\[0\]\[12\] " "Net \"display:DI0\|BCD_converter:comb_3\|temp\[0\]\[12\]\" is missing source, defaulting to GND" {  } { { "BCD_converter.sv" "temp\[0\]\[12\]" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/BCD_converter.sv" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1685094824616 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "display:DI0\|BCD_converter:comb_3\|temp\[0\]\[11\] " "Net \"display:DI0\|BCD_converter:comb_3\|temp\[0\]\[11\]\" is missing source, defaulting to GND" {  } { { "BCD_converter.sv" "temp\[0\]\[11\]" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/BCD_converter.sv" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1685094824616 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "display:DI0\|BCD_converter:comb_3\|temp\[0\]\[10\] " "Net \"display:DI0\|BCD_converter:comb_3\|temp\[0\]\[10\]\" is missing source, defaulting to GND" {  } { { "BCD_converter.sv" "temp\[0\]\[10\]" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/BCD_converter.sv" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1685094824616 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "display:DI0\|BCD_converter:comb_3\|temp\[0\]\[9\] " "Net \"display:DI0\|BCD_converter:comb_3\|temp\[0\]\[9\]\" is missing source, defaulting to GND" {  } { { "BCD_converter.sv" "temp\[0\]\[9\]" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/BCD_converter.sv" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1685094824616 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "display:DI0\|BCD_converter:comb_3\|temp\[0\]\[8\] " "Net \"display:DI0\|BCD_converter:comb_3\|temp\[0\]\[8\]\" is missing source, defaulting to GND" {  } { { "BCD_converter.sv" "temp\[0\]\[8\]" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/BCD_converter.sv" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1685094824616 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "display:DI0\|BCD_converter:comb_3\|temp\[0\]\[7\] " "Net \"display:DI0\|BCD_converter:comb_3\|temp\[0\]\[7\]\" is missing source, defaulting to GND" {  } { { "BCD_converter.sv" "temp\[0\]\[7\]" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/BCD_converter.sv" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1685094824616 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "display:DI0\|BCD_converter:comb_3\|temp\[0\]\[6\] " "Net \"display:DI0\|BCD_converter:comb_3\|temp\[0\]\[6\]\" is missing source, defaulting to GND" {  } { { "BCD_converter.sv" "temp\[0\]\[6\]" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/BCD_converter.sv" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1685094824616 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "display:DI0\|BCD_converter:comb_3\|temp\[0\]\[5\] " "Net \"display:DI0\|BCD_converter:comb_3\|temp\[0\]\[5\]\" is missing source, defaulting to GND" {  } { { "BCD_converter.sv" "temp\[0\]\[5\]" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/BCD_converter.sv" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1685094824616 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "display:DI0\|BCD_converter:comb_3\|temp\[0\]\[4\] " "Net \"display:DI0\|BCD_converter:comb_3\|temp\[0\]\[4\]\" is missing source, defaulting to GND" {  } { { "BCD_converter.sv" "temp\[0\]\[4\]" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/BCD_converter.sv" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1685094824616 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "display:DI0\|BCD_converter:comb_3\|temp\[0\]\[3\] " "Net \"display:DI0\|BCD_converter:comb_3\|temp\[0\]\[3\]\" is missing source, defaulting to GND" {  } { { "BCD_converter.sv" "temp\[0\]\[3\]" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/BCD_converter.sv" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1685094824616 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1685094824616 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824626 "|RaspberryPi_Accelerator|task_manager:T0|n_bit_comparator:C0|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 D0 32 9 " "Port \"ordered port 3\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 9.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824627 "|RaspberryPi_Accelerator|task_manager:T0|n_bit_comparator:C0|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824627 "|RaspberryPi_Accelerator|task_manager:T0|n_bit_comparator:C0|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_subtractor.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_subtractor.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824630 "|RaspberryPi_Accelerator|task_manager:T0|background_subtraction:B|n_bit_subtractor:F1[0].SCMB|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 D0 32 9 " "Port \"ordered port 3\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 9.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824631 "|RaspberryPi_Accelerator|task_manager:T0|n_bit_comparator:C0|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824631 "|RaspberryPi_Accelerator|task_manager:T0|n_bit_comparator:C0|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_subtractor.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_subtractor.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824633 "|RaspberryPi_Accelerator|task_manager:T0|background_subtraction:B|n_bit_subtractor:F1[0].SCMB|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 D0 32 9 " "Port \"ordered port 3\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 9.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824634 "|RaspberryPi_Accelerator|task_manager:T0|n_bit_comparator:C0|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824634 "|RaspberryPi_Accelerator|task_manager:T0|n_bit_comparator:C0|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824636 "|RaspberryPi_Accelerator|task_manager:T0|n_bit_comparator:C0|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 D0 32 9 " "Port \"ordered port 3\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 9.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824637 "|RaspberryPi_Accelerator|task_manager:T0|n_bit_comparator:C0|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824638 "|RaspberryPi_Accelerator|task_manager:T0|n_bit_comparator:C0|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_subtractor.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_subtractor.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824639 "|RaspberryPi_Accelerator|task_manager:T0|background_subtraction:B|n_bit_subtractor:F1[0].SCMB|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 D0 32 9 " "Port \"ordered port 3\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 9.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824640 "|RaspberryPi_Accelerator|task_manager:T0|n_bit_comparator:C0|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824641 "|RaspberryPi_Accelerator|task_manager:T0|n_bit_comparator:C0|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_subtractor.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_subtractor.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824643 "|RaspberryPi_Accelerator|task_manager:T0|background_subtraction:B|n_bit_subtractor:F1[0].SCMB|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 D0 32 9 " "Port \"ordered port 3\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 9.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824644 "|RaspberryPi_Accelerator|task_manager:T0|n_bit_comparator:C0|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824644 "|RaspberryPi_Accelerator|task_manager:T0|n_bit_comparator:C0|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824646 "|RaspberryPi_Accelerator|task_manager:T0|n_bit_comparator:C0|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 D0 32 9 " "Port \"ordered port 3\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 9.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824648 "|RaspberryPi_Accelerator|task_manager:T0|n_bit_comparator:C0|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824649 "|RaspberryPi_Accelerator|task_manager:T0|n_bit_comparator:C0|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_subtractor.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_subtractor.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824652 "|RaspberryPi_Accelerator|task_manager:T0|background_subtraction:B|n_bit_subtractor:F1[0].SCMB|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 D0 32 9 " "Port \"ordered port 3\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 9.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824654 "|RaspberryPi_Accelerator|task_manager:T0|n_bit_comparator:C0|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824654 "|RaspberryPi_Accelerator|task_manager:T0|n_bit_comparator:C0|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 D0 32 9 " "Port \"ordered port 3\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 9.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824660 "|RaspberryPi_Accelerator|task_manager:T0|n_bit_comparator:C0|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824661 "|RaspberryPi_Accelerator|task_manager:T0|n_bit_comparator:C0|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824676 "|RaspberryPi_Accelerator|task_manager:T0|n_bit_comparator:C1|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 D0 32 25 " "Port \"ordered port 3\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 25.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824679 "|RaspberryPi_Accelerator|task_manager:T0|n_bit_comparator:C1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824679 "|RaspberryPi_Accelerator|task_manager:T0|n_bit_comparator:C1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_comparator.sv" "D1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_comparator.sv" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824682 "|RaspberryPi_Accelerator|task_manager:T0|n_bit_comparator:C1|n_bit_adder:D1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 D0 32 25 " "Port \"ordered port 3\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 25.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824685 "|RaspberryPi_Accelerator|task_manager:T0|n_bit_comparator:C1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D0 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "n_bit_twos_comp.sv" "D0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/n_bit_twos_comp.sv" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1685094824685 "|RaspberryPi_Accelerator|task_manager:T0|n_bit_comparator:C1|n_bit_twos_comp:D0|n_bit_adder:D0"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "task_manager:T0\|background_subtraction:B\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"task_manager:T0\|background_subtraction:B\|Mod1\"" {  } { { "background_subtraction.sv" "Mod1" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/background_subtraction.sv" 189 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685094993744 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "task_manager:T0\|background_subtraction:B\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"task_manager:T0\|background_subtraction:B\|Mod0\"" {  } { { "background_subtraction.sv" "Mod0" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/background_subtraction.sv" 183 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685094993744 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1685094993744 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "task_manager:T0\|background_subtraction:B\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"task_manager:T0\|background_subtraction:B\|lpm_divide:Mod1\"" {  } { { "background_subtraction.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/background_subtraction.sv" 189 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685094993842 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "task_manager:T0\|background_subtraction:B\|lpm_divide:Mod1 " "Instantiated megafunction \"task_manager:T0\|background_subtraction:B\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685094993843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685094993843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685094993843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685094993843 ""}  } { { "background_subtraction.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/background_subtraction.sv" 189 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1685094993843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_qll.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_qll.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_qll " "Found entity 1: lpm_divide_qll" {  } { { "db/lpm_divide_qll.tdf" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/db/lpm_divide_qll.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685094993944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685094993944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_plh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_plh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_plh " "Found entity 1: sign_div_unsign_plh" {  } { { "db/sign_div_unsign_plh.tdf" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/db/sign_div_unsign_plh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685094993976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685094993976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_she.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_she.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_she " "Found entity 1: alt_u_div_she" {  } { { "db/alt_u_div_she.tdf" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/db/alt_u_div_she.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685094994055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685094994055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/db/add_sub_t3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685094994171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685094994171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/db/add_sub_u3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685094994274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685094994274 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "task_manager:T0\|background_subtraction:B\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"task_manager:T0\|background_subtraction:B\|lpm_divide:Mod0\"" {  } { { "background_subtraction.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/background_subtraction.sv" 183 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685094994294 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "task_manager:T0\|background_subtraction:B\|lpm_divide:Mod0 " "Instantiated megafunction \"task_manager:T0\|background_subtraction:B\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 29 " "Parameter \"LPM_WIDTHN\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685094994294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 3 " "Parameter \"LPM_WIDTHD\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685094994294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685094994294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685094994294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685094994294 ""}  } { { "background_subtraction.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/background_subtraction.sv" 183 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1685094994294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_m3o.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_m3o.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_m3o " "Found entity 1: lpm_divide_m3o" {  } { { "db/lpm_divide_m3o.tdf" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/db/lpm_divide_m3o.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685094994393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685094994393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_obg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_obg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_obg " "Found entity 1: abs_divider_obg" {  } { { "db/abs_divider_obg.tdf" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/db/abs_divider_obg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685094994426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685094994426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_4ie.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_4ie.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_4ie " "Found entity 1: alt_u_div_4ie" {  } { { "db/alt_u_div_4ie.tdf" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/db/alt_u_div_4ie.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685094994493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685094994493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_m99.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_m99.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_m99 " "Found entity 1: lpm_abs_m99" {  } { { "db/lpm_abs_m99.tdf" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/db/lpm_abs_m99.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685094994537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685094994537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_eb9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_eb9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_eb9 " "Found entity 1: lpm_abs_eb9" {  } { { "db/lpm_abs_eb9.tdf" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/db/lpm_abs_eb9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685094994569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685094994569 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "123 " "123 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1685094997229 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "28 " "Ignored 28 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "28 " "Ignored 28 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1685094997444 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1685094997444 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[8\] " "Inserted always-enabled tri-state buffer between \"GPIO\[8\]\" and its non-tri-state driver." {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 63 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1685094997508 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[13\] " "Inserted always-enabled tri-state buffer between \"GPIO\[13\]\" and its non-tri-state driver." {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 63 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1685094997508 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[14\] " "Inserted always-enabled tri-state buffer between \"GPIO\[14\]\" and its non-tri-state driver." {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 63 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1685094997508 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[18\] " "Inserted always-enabled tri-state buffer between \"GPIO\[18\]\" and its non-tri-state driver." {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 63 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1685094997508 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[20\] " "Inserted always-enabled tri-state buffer between \"GPIO\[20\]\" and its non-tri-state driver." {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 63 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1685094997508 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[22\] " "Inserted always-enabled tri-state buffer between \"GPIO\[22\]\" and its non-tri-state driver." {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 63 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1685094997508 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[24\] " "Inserted always-enabled tri-state buffer between \"GPIO\[24\]\" and its non-tri-state driver." {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 63 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1685094997508 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[28\] " "Inserted always-enabled tri-state buffer between \"GPIO\[28\]\" and its non-tri-state driver." {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 63 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1685094997508 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[29\] " "Inserted always-enabled tri-state buffer between \"GPIO\[29\]\" and its non-tri-state driver." {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 63 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1685094997508 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[30\] " "Inserted always-enabled tri-state buffer between \"GPIO\[30\]\" and its non-tri-state driver." {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 63 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1685094997508 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[31\] " "Inserted always-enabled tri-state buffer between \"GPIO\[31\]\" and its non-tri-state driver." {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 63 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1685094997508 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[32\] " "Inserted always-enabled tri-state buffer between \"GPIO\[32\]\" and its non-tri-state driver." {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 63 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1685094997508 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[33\] " "Inserted always-enabled tri-state buffer between \"GPIO\[33\]\" and its non-tri-state driver." {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 63 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1685094997508 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[34\] " "Inserted always-enabled tri-state buffer between \"GPIO\[34\]\" and its non-tri-state driver." {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 63 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1685094997508 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[35\] " "Inserted always-enabled tri-state buffer between \"GPIO\[35\]\" and its non-tri-state driver." {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 63 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1685094997508 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1685094997508 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[5\] " "bidirectional pin \"GPIO\[5\]\" has no driver" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685094997508 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[6\] " "bidirectional pin \"GPIO\[6\]\" has no driver" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685094997508 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[7\] " "bidirectional pin \"GPIO\[7\]\" has no driver" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685094997508 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[9\] " "bidirectional pin \"GPIO\[9\]\" has no driver" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685094997508 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[10\] " "bidirectional pin \"GPIO\[10\]\" has no driver" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685094997508 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[11\] " "bidirectional pin \"GPIO\[11\]\" has no driver" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685094997508 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[12\] " "bidirectional pin \"GPIO\[12\]\" has no driver" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685094997508 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[19\] " "bidirectional pin \"GPIO\[19\]\" has no driver" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685094997508 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[21\] " "bidirectional pin \"GPIO\[21\]\" has no driver" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685094997508 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[23\] " "bidirectional pin \"GPIO\[23\]\" has no driver" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685094997508 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[25\] " "bidirectional pin \"GPIO\[25\]\" has no driver" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685094997508 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "bidirectional pin \"DRAM_DQ\[0\]\" has no driver" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685094997508 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "bidirectional pin \"DRAM_DQ\[1\]\" has no driver" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685094997508 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "bidirectional pin \"DRAM_DQ\[2\]\" has no driver" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685094997508 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "bidirectional pin \"DRAM_DQ\[3\]\" has no driver" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685094997508 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "bidirectional pin \"DRAM_DQ\[4\]\" has no driver" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685094997508 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "bidirectional pin \"DRAM_DQ\[5\]\" has no driver" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685094997508 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "bidirectional pin \"DRAM_DQ\[6\]\" has no driver" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685094997508 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "bidirectional pin \"DRAM_DQ\[7\]\" has no driver" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685094997508 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "bidirectional pin \"DRAM_DQ\[8\]\" has no driver" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685094997508 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "bidirectional pin \"DRAM_DQ\[9\]\" has no driver" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685094997508 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "bidirectional pin \"DRAM_DQ\[10\]\" has no driver" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685094997508 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "bidirectional pin \"DRAM_DQ\[11\]\" has no driver" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685094997508 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "bidirectional pin \"DRAM_DQ\[12\]\" has no driver" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685094997508 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "bidirectional pin \"DRAM_DQ\[13\]\" has no driver" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685094997508 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "bidirectional pin \"DRAM_DQ\[14\]\" has no driver" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685094997508 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "bidirectional pin \"DRAM_DQ\[15\]\" has no driver" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685094997508 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GSENSOR_SDI " "bidirectional pin \"GSENSOR_SDI\" has no driver" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685094997508 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GSENSOR_SDO " "bidirectional pin \"GSENSOR_SDO\" has no driver" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685094997508 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[0\] " "bidirectional pin \"ARDUINO_IO\[0\]\" has no driver" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685094997508 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[1\] " "bidirectional pin \"ARDUINO_IO\[1\]\" has no driver" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685094997508 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[2\] " "bidirectional pin \"ARDUINO_IO\[2\]\" has no driver" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685094997508 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[3\] " "bidirectional pin \"ARDUINO_IO\[3\]\" has no driver" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685094997508 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[4\] " "bidirectional pin \"ARDUINO_IO\[4\]\" has no driver" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685094997508 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[5\] " "bidirectional pin \"ARDUINO_IO\[5\]\" has no driver" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685094997508 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[6\] " "bidirectional pin \"ARDUINO_IO\[6\]\" has no driver" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685094997508 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[7\] " "bidirectional pin \"ARDUINO_IO\[7\]\" has no driver" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685094997508 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[8\] " "bidirectional pin \"ARDUINO_IO\[8\]\" has no driver" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685094997508 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[9\] " "bidirectional pin \"ARDUINO_IO\[9\]\" has no driver" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685094997508 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[10\] " "bidirectional pin \"ARDUINO_IO\[10\]\" has no driver" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685094997508 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[11\] " "bidirectional pin \"ARDUINO_IO\[11\]\" has no driver" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685094997508 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[12\] " "bidirectional pin \"ARDUINO_IO\[12\]\" has no driver" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685094997508 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[13\] " "bidirectional pin \"ARDUINO_IO\[13\]\" has no driver" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685094997508 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[14\] " "bidirectional pin \"ARDUINO_IO\[14\]\" has no driver" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685094997508 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[15\] " "bidirectional pin \"ARDUINO_IO\[15\]\" has no driver" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685094997508 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_RESET_N " "bidirectional pin \"ARDUINO_RESET_N\" has no driver" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685094997508 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[0\] " "bidirectional pin \"GPIO\[0\]\" has no driver" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685094997508 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[1\] " "bidirectional pin \"GPIO\[1\]\" has no driver" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685094997508 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[2\] " "bidirectional pin \"GPIO\[2\]\" has no driver" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685094997508 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[3\] " "bidirectional pin \"GPIO\[3\]\" has no driver" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685094997508 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[4\] " "bidirectional pin \"GPIO\[4\]\" has no driver" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685094997508 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[15\] " "bidirectional pin \"GPIO\[15\]\" has no driver" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685094997508 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[16\] " "bidirectional pin \"GPIO\[16\]\" has no driver" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685094997508 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[17\] " "bidirectional pin \"GPIO\[17\]\" has no driver" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685094997508 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[26\] " "bidirectional pin \"GPIO\[26\]\" has no driver" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685094997508 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[27\] " "bidirectional pin \"GPIO\[27\]\" has no driver" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685094997508 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1685094997508 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[8\]~synth " "Node \"GPIO\[8\]~synth\"" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 63 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685095005868 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[13\]~synth " "Node \"GPIO\[13\]~synth\"" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 63 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685095005868 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[14\]~synth " "Node \"GPIO\[14\]~synth\"" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 63 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685095005868 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[18\]~synth " "Node \"GPIO\[18\]~synth\"" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 63 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685095005868 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[20\]~synth " "Node \"GPIO\[20\]~synth\"" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 63 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685095005868 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[22\]~synth " "Node \"GPIO\[22\]~synth\"" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 63 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685095005868 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[24\]~synth " "Node \"GPIO\[24\]~synth\"" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 63 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685095005868 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[28\]~synth " "Node \"GPIO\[28\]~synth\"" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 63 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685095005868 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[29\]~synth " "Node \"GPIO\[29\]~synth\"" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 63 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685095005868 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[30\]~synth " "Node \"GPIO\[30\]~synth\"" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 63 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685095005868 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[31\]~synth " "Node \"GPIO\[31\]~synth\"" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 63 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685095005868 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[32\]~synth " "Node \"GPIO\[32\]~synth\"" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 63 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685095005868 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[33\]~synth " "Node \"GPIO\[33\]~synth\"" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 63 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685095005868 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[34\]~synth " "Node \"GPIO\[34\]~synth\"" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 63 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685095005868 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[35\]~synth " "Node \"GPIO\[35\]~synth\"" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 63 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685095005868 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685095005868 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685095005870 "|RaspberryPi_Accelerator|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685095005870 "|RaspberryPi_Accelerator|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685095005870 "|RaspberryPi_Accelerator|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685095005870 "|RaspberryPi_Accelerator|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685095005870 "|RaspberryPi_Accelerator|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685095005870 "|RaspberryPi_Accelerator|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685095005870 "|RaspberryPi_Accelerator|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685095005870 "|RaspberryPi_Accelerator|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685095005870 "|RaspberryPi_Accelerator|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685095005870 "|RaspberryPi_Accelerator|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685095005870 "|RaspberryPi_Accelerator|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685095005870 "|RaspberryPi_Accelerator|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685095005870 "|RaspberryPi_Accelerator|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685095005870 "|RaspberryPi_Accelerator|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685095005870 "|RaspberryPi_Accelerator|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685095005870 "|RaspberryPi_Accelerator|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685095005870 "|RaspberryPi_Accelerator|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685095005870 "|RaspberryPi_Accelerator|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685095005870 "|RaspberryPi_Accelerator|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685095005870 "|RaspberryPi_Accelerator|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685095005870 "|RaspberryPi_Accelerator|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685095005870 "|RaspberryPi_Accelerator|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685095005870 "|RaspberryPi_Accelerator|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] VCC " "Pin \"HEX0\[7\]\" is stuck at VCC" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685095005870 "|RaspberryPi_Accelerator|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685095005870 "|RaspberryPi_Accelerator|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685095005870 "|RaspberryPi_Accelerator|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685095005870 "|RaspberryPi_Accelerator|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685095005870 "|RaspberryPi_Accelerator|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685095005870 "|RaspberryPi_Accelerator|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685095005870 "|RaspberryPi_Accelerator|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685095005870 "|RaspberryPi_Accelerator|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] VCC " "Pin \"HEX1\[7\]\" is stuck at VCC" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685095005870 "|RaspberryPi_Accelerator|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685095005870 "|RaspberryPi_Accelerator|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685095005870 "|RaspberryPi_Accelerator|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685095005870 "|RaspberryPi_Accelerator|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685095005870 "|RaspberryPi_Accelerator|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685095005870 "|RaspberryPi_Accelerator|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685095005870 "|RaspberryPi_Accelerator|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685095005870 "|RaspberryPi_Accelerator|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] VCC " "Pin \"HEX2\[7\]\" is stuck at VCC" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685095005870 "|RaspberryPi_Accelerator|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685095005870 "|RaspberryPi_Accelerator|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685095005870 "|RaspberryPi_Accelerator|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685095005870 "|RaspberryPi_Accelerator|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685095005870 "|RaspberryPi_Accelerator|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685095005870 "|RaspberryPi_Accelerator|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685095005870 "|RaspberryPi_Accelerator|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685095005870 "|RaspberryPi_Accelerator|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] VCC " "Pin \"HEX3\[7\]\" is stuck at VCC" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685095005870 "|RaspberryPi_Accelerator|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685095005870 "|RaspberryPi_Accelerator|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685095005870 "|RaspberryPi_Accelerator|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685095005870 "|RaspberryPi_Accelerator|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685095005870 "|RaspberryPi_Accelerator|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685095005870 "|RaspberryPi_Accelerator|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685095005870 "|RaspberryPi_Accelerator|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685095005870 "|RaspberryPi_Accelerator|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] VCC " "Pin \"HEX4\[7\]\" is stuck at VCC" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685095005870 "|RaspberryPi_Accelerator|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685095005870 "|RaspberryPi_Accelerator|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685095005870 "|RaspberryPi_Accelerator|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685095005870 "|RaspberryPi_Accelerator|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685095005870 "|RaspberryPi_Accelerator|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685095005870 "|RaspberryPi_Accelerator|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685095005870 "|RaspberryPi_Accelerator|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685095005870 "|RaspberryPi_Accelerator|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] VCC " "Pin \"HEX5\[7\]\" is stuck at VCC" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685095005870 "|RaspberryPi_Accelerator|HEX5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685095005870 "|RaspberryPi_Accelerator|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685095005870 "|RaspberryPi_Accelerator|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685095005870 "|RaspberryPi_Accelerator|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685095005870 "|RaspberryPi_Accelerator|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685095005870 "|RaspberryPi_Accelerator|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685095005870 "|RaspberryPi_Accelerator|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685095005870 "|RaspberryPi_Accelerator|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685095005870 "|RaspberryPi_Accelerator|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685095005870 "|RaspberryPi_Accelerator|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685095005870 "|RaspberryPi_Accelerator|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685095005870 "|RaspberryPi_Accelerator|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685095005870 "|RaspberryPi_Accelerator|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685095005870 "|RaspberryPi_Accelerator|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685095005870 "|RaspberryPi_Accelerator|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685095005870 "|RaspberryPi_Accelerator|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685095005870 "|RaspberryPi_Accelerator|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685095005870 "|RaspberryPi_Accelerator|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685095005870 "|RaspberryPi_Accelerator|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685095005870 "|RaspberryPi_Accelerator|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685095005870 "|RaspberryPi_Accelerator|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685095005870 "|RaspberryPi_Accelerator|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685095005870 "|RaspberryPi_Accelerator|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685095005870 "|RaspberryPi_Accelerator|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685095005870 "|RaspberryPi_Accelerator|VGA_VS"} { "Warning" "WMLS_MLS_STUCK_PIN" "GSENSOR_CS_N GND " "Pin \"GSENSOR_CS_N\" is stuck at GND" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685095005870 "|RaspberryPi_Accelerator|GSENSOR_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "GSENSOR_SCLK GND " "Pin \"GSENSOR_SCLK\" is stuck at GND" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685095005870 "|RaspberryPi_Accelerator|GSENSOR_SCLK"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1685095005870 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1685095006463 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.map.smsg " "Generated suppressed messages file C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685095023856 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1685095026077 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685095026077 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "16 " "Design contains 16 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_CLK_10 " "No output dependent on input pin \"ADC_CLK_10\"" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685095027961 "|RaspberryPi_Accelerator|ADC_CLK_10"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MAX10_CLK2_50 " "No output dependent on input pin \"MAX10_CLK2_50\"" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685095027961 "|RaspberryPi_Accelerator|MAX10_CLK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685095027961 "|RaspberryPi_Accelerator|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685095027961 "|RaspberryPi_Accelerator|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685095027961 "|RaspberryPi_Accelerator|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685095027961 "|RaspberryPi_Accelerator|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685095027961 "|RaspberryPi_Accelerator|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685095027961 "|RaspberryPi_Accelerator|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685095027961 "|RaspberryPi_Accelerator|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685095027961 "|RaspberryPi_Accelerator|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685095027961 "|RaspberryPi_Accelerator|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685095027961 "|RaspberryPi_Accelerator|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685095027961 "|RaspberryPi_Accelerator|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685095027961 "|RaspberryPi_Accelerator|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GSENSOR_INT\[1\] " "No output dependent on input pin \"GSENSOR_INT\[1\]\"" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 52 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685095027961 "|RaspberryPi_Accelerator|GSENSOR_INT[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GSENSOR_INT\[2\] " "No output dependent on input pin \"GSENSOR_INT\[2\]\"" {  } { { "RaspberryPi_Accelerator.sv" "" { Text "C:/Users/justi/Desktop/MSEE/BEE526/BEE526_Project/DE10-Lite/RaspberryPi_Accelerator/RaspberryPi_Accelerator.sv" 52 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685095027961 "|RaspberryPi_Accelerator|GSENSOR_INT[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1685095027961 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "29618 " "Implemented 29618 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1685095027962 ""} { "Info" "ICUT_CUT_TM_OPINS" "97 " "Implemented 97 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1685095027962 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "71 " "Implemented 71 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1685095027962 ""} { "Info" "ICUT_CUT_TM_LCELLS" "29433 " "Implemented 29433 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1685095027962 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1685095027962 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 609 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 609 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4952 " "Peak virtual memory: 4952 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1685095028197 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 26 02:57:08 2023 " "Processing ended: Fri May 26 02:57:08 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1685095028197 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:39 " "Elapsed time: 00:03:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1685095028197 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:01 " "Total CPU time (on all processors): 00:04:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1685095028197 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1685095028197 ""}
