// Seed: 244736631
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  logic id_7;
  wire  id_8;
  assign id_1 = 1;
  wand id_9 = -1;
endmodule
module module_1 #(
    parameter id_12 = 32'd48,
    parameter id_39 = 32'd11,
    parameter id_7  = 32'd22
) (
    input wor id_0,
    output tri id_1,
    input tri0 id_2,
    input wor id_3,
    input uwire id_4,
    input supply1 id_5,
    output wor id_6,
    output wor _id_7,
    inout supply1 id_8,
    input tri0 id_9,
    input wor id_10,
    input tri id_11,
    input supply1 _id_12,
    input uwire id_13,
    output tri1 id_14,
    input uwire id_15,
    input wire id_16,
    output wire id_17,
    input tri id_18,
    input uwire id_19,
    output supply1 id_20,
    input wand id_21,
    output tri0 id_22,
    output wand id_23,
    output tri1 id_24,
    input wand id_25,
    output tri0 id_26,
    output tri0 id_27,
    output supply0 id_28,
    input tri1 id_29,
    output wor id_30,
    output tri id_31,
    output wire id_32,
    output uwire id_33,
    input wand id_34,
    input tri0 id_35,
    output tri0 id_36,
    input wor id_37,
    output tri1 id_38,
    input wand _id_39,
    output uwire id_40,
    output tri1 id_41,
    output supply1 id_42,
    input wand id_43,
    output wor id_44,
    output supply0 id_45,
    output wand id_46,
    output wor id_47,
    input tri id_48,
    input uwire id_49,
    input supply0 id_50,
    input supply0 id_51,
    output supply1 id_52,
    input supply0 id_53,
    inout tri1 id_54,
    output supply1 id_55,
    input tri1 id_56
);
  logic [id_7 : 1 'h0] id_58 = -1;
  wire id_59;
  logic [id_12 : id_39] id_60;
  ;
  if (-1 & 1) assign id_31 = id_25;
  assign id_46 = id_13;
  logic id_61;
  module_0 modCall_1 (
      id_59,
      id_60,
      id_61,
      id_58,
      id_60,
      id_59
  );
endmodule
