{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1746382120453 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1746382120453 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 04 23:38:40 2025 " "Processing started: Sun May 04 23:38:40 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1746382120453 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1746382120453 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off washu -c washu --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off washu -c washu --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1746382120454 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1746382121291 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1746382121292 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "washu.v(206) " "Verilog HDL warning at washu.v(206): extended using \"x\" or \"z\"" {  } { { "washu.v" "" { Text "C:/M.tech/HDL/washu/washu.v" 206 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1746382133503 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "washu.v(214) " "Verilog HDL warning at washu.v(214): extended using \"x\" or \"z\"" {  } { { "washu.v" "" { Text "C:/M.tech/HDL/washu/washu.v" 214 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1746382133504 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "reset RESET washu.v(3) " "Verilog HDL Declaration information at washu.v(3): object \"reset\" differs only in case from object \"RESET\" in the same scope" {  } { { "washu.v" "" { Text "C:/M.tech/HDL/washu/washu.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1746382133505 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "pause PAUSE washu.v(4) " "Verilog HDL Declaration information at washu.v(4): object \"pause\" differs only in case from object \"PAUSE\" in the same scope" {  } { { "washu.v" "" { Text "C:/M.tech/HDL/washu/washu.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1746382133505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "washu.v 1 1 " "Found 1 design units, including 1 entities, in source file washu.v" { { "Info" "ISGN_ENTITY_NAME" "1 washu " "Found entity 1: washu" {  } { { "washu.v" "" { Text "C:/M.tech/HDL/washu/washu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746382133507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1746382133507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Found entity 1: Memory" {  } { { "Memory.v" "" { Text "C:/M.tech/HDL/washu/Memory.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746382133515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1746382133515 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "washu_top.v(23) " "Verilog HDL warning at washu_top.v(23): extended using \"x\" or \"z\"" {  } { { "washu_top.v" "" { Text "C:/M.tech/HDL/washu/washu_top.v" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1746382133522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "washu_top.v 1 1 " "Found 1 design units, including 1 entities, in source file washu_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 washu_top " "Found entity 1: washu_top" {  } { { "washu_top.v" "" { Text "C:/M.tech/HDL/washu/washu_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746382133524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1746382133524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "washu_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file washu_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 washu_tb " "Found entity 1: washu_tb" {  } { { "washu_tb.v" "" { Text "C:/M.tech/HDL/washu/washu_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746382133531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1746382133531 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "washu_top " "Elaborating entity \"washu_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1746382133615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "washu washu:inst " "Elaborating entity \"washu\" for hierarchy \"washu:inst\"" {  } { { "washu_top.v" "inst" { Text "C:/M.tech/HDL/washu/washu_top.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1746382133618 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "alu washu.v(35) " "Verilog HDL warning at washu.v(35): object alu used but never assigned" {  } { { "washu.v" "" { Text "C:/M.tech/HDL/washu/washu.v" 35 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1746382133624 "|washu_top|washu:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 washu.v(58) " "Verilog HDL assignment warning at washu.v(58): truncated value with size 32 to match size of target (4)" {  } { { "washu.v" "" { Text "C:/M.tech/HDL/washu/washu.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746382133624 "|washu_top|washu:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 washu.v(79) " "Verilog HDL assignment warning at washu.v(79): truncated value with size 32 to match size of target (16)" {  } { { "washu.v" "" { Text "C:/M.tech/HDL/washu/washu.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746382133624 "|washu_top|washu:inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "washu.v(73) " "Verilog HDL Case Statement information at washu.v(73): all case item expressions in this case statement are onehot" {  } { { "washu.v" "" { Text "C:/M.tech/HDL/washu/washu.v" 73 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1746382133624 "|washu_top|washu:inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "washu.v(216) " "Verilog HDL Case Statement information at washu.v(216): all case item expressions in this case statement are onehot" {  } { { "washu.v" "" { Text "C:/M.tech/HDL/washu/washu.v" 216 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1746382133624 "|washu_top|washu:inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "alu 0 washu.v(35) " "Net \"alu\" at washu.v(35) has no driver or initial value, using a default initial value '0'" {  } { { "washu.v" "" { Text "C:/M.tech/HDL/washu/washu.v" 35 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1746382133624 "|washu_top|washu:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory Memory:inst1 " "Elaborating entity \"Memory\" for hierarchy \"Memory:inst1\"" {  } { { "washu_top.v" "inst1" { Text "C:/M.tech/HDL/washu/washu_top.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1746382133639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Memory:inst1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Memory:inst1\|altsyncram:altsyncram_component\"" {  } { { "Memory.v" "altsyncram_component" { Text "C:/M.tech/HDL/washu/Memory.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1746382133733 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Memory:inst1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Memory:inst1\|altsyncram:altsyncram_component\"" {  } { { "Memory.v" "" { Text "C:/M.tech/HDL/washu/Memory.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1746382133734 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Memory:inst1\|altsyncram:altsyncram_component " "Instantiated megafunction \"Memory:inst1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746382133735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746382133735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file memory.mif " "Parameter \"init_file\" = \"memory.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746382133735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746382133735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746382133735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746382133735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746382133735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746382133735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746382133735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746382133735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746382133735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746382133735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746382133735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746382133735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746382133735 ""}  } { { "Memory.v" "" { Text "C:/M.tech/HDL/washu/Memory.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1746382133735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_uoh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_uoh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_uoh1 " "Found entity 1: altsyncram_uoh1" {  } { { "db/altsyncram_uoh1.tdf" "" { Text "C:/M.tech/HDL/washu/db/altsyncram_uoh1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746382133824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1746382133824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_uoh1 Memory:inst1\|altsyncram:altsyncram_component\|altsyncram_uoh1:auto_generated " "Elaborating entity \"altsyncram_uoh1\" for hierarchy \"Memory:inst1\|altsyncram:altsyncram_component\|altsyncram_uoh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1746382133826 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "242 256 0 2 2 " "242 out of 256 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 2 warnings found, and 2 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "12 127 " "Addresses ranging from 12 to 127 are not initialized" {  } { { "C:/M.tech/HDL/washu/memory.mif" "" { Text "C:/M.tech/HDL/washu/memory.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1746382133837 ""} { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "130 255 " "Addresses ranging from 130 to 255 are not initialized" {  } { { "C:/M.tech/HDL/washu/memory.mif" "" { Text "C:/M.tech/HDL/washu/memory.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1746382133837 ""}  } { { "C:/M.tech/HDL/washu/memory.mif" "" { Text "C:/M.tech/HDL/washu/memory.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Design Software" 0 -1 1746382133837 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "65536 256 C:/M.tech/HDL/washu/memory.mif " "Memory depth (65536) in the design file differs from memory depth (256) in the Memory Initialization File \"C:/M.tech/HDL/washu/memory.mif\" -- setting initial value for remaining addresses to 0" {  } { { "Memory.v" "" { Text "C:/M.tech/HDL/washu/Memory.v" 85 0 0 } }  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Design Software" 0 -1 1746382133837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_h7a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_h7a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_h7a " "Found entity 1: decode_h7a" {  } { { "db/decode_h7a.tdf" "" { Text "C:/M.tech/HDL/washu/db/decode_h7a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746382134153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1746382134153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_h7a Memory:inst1\|altsyncram:altsyncram_component\|altsyncram_uoh1:auto_generated\|decode_h7a:decode3 " "Elaborating entity \"decode_h7a\" for hierarchy \"Memory:inst1\|altsyncram:altsyncram_component\|altsyncram_uoh1:auto_generated\|decode_h7a:decode3\"" {  } { { "db/altsyncram_uoh1.tdf" "decode3" { Text "C:/M.tech/HDL/washu/db/altsyncram_uoh1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1746382134155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_aj9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_aj9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_aj9 " "Found entity 1: decode_aj9" {  } { { "db/decode_aj9.tdf" "" { Text "C:/M.tech/HDL/washu/db/decode_aj9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746382134227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1746382134227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_aj9 Memory:inst1\|altsyncram:altsyncram_component\|altsyncram_uoh1:auto_generated\|decode_aj9:rden_decode " "Elaborating entity \"decode_aj9\" for hierarchy \"Memory:inst1\|altsyncram:altsyncram_component\|altsyncram_uoh1:auto_generated\|decode_aj9:rden_decode\"" {  } { { "db/altsyncram_uoh1.tdf" "rden_decode" { Text "C:/M.tech/HDL/washu/db/altsyncram_uoh1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1746382134229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_g3b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_g3b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_g3b " "Found entity 1: mux_g3b" {  } { { "db/mux_g3b.tdf" "" { Text "C:/M.tech/HDL/washu/db/mux_g3b.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746382134301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1746382134301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_g3b Memory:inst1\|altsyncram:altsyncram_component\|altsyncram_uoh1:auto_generated\|mux_g3b:mux2 " "Elaborating entity \"mux_g3b\" for hierarchy \"Memory:inst1\|altsyncram:altsyncram_component\|altsyncram_uoh1:auto_generated\|mux_g3b:mux2\"" {  } { { "db/altsyncram_uoh1.tdf" "mux2" { Text "C:/M.tech/HDL/washu/db/altsyncram_uoh1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1746382134302 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/M.tech/HDL/washu/output_files/washu.map.smsg " "Generated suppressed messages file C:/M.tech/HDL/washu/output_files/washu.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1746382134580 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4730 " "Peak virtual memory: 4730 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1746382134605 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 04 23:38:54 2025 " "Processing ended: Sun May 04 23:38:54 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1746382134605 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1746382134605 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1746382134605 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1746382134605 ""}
