Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Sat May  6 22:50:27 2023
| Host         : archlinux running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file CPU_timing_summary_routed.rpt -pb CPU_timing_summary_routed.pb -rpx CPU_timing_summary_routed.rpx -warn_on_violation
| Design       : CPU
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    1000        
TIMING-18  Warning           Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (8888)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (66565)
5. checking no_input_delay (1)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (8888)
---------------------------
 There are 8888 register/latch pins with no clock driven by root clock pin: mainClk/clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (66565)
----------------------------------------------------
 There are 66565 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.991        0.000                      0                   17        0.256        0.000                      0                   17        4.500        0.000                       0                    10  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.991        0.000                      0                   17        0.256        0.000                      0                   17        4.500        0.000                       0                    10  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.991ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.256ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.991ns  (required time - arrival time)
  Source:                 mainClk/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mainClk/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.521ns  (logic 0.704ns (27.925%)  route 1.817ns (72.075%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  boardclk (IN)
                         net (fo=0)                   0.000     0.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    boardclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.613     5.134    mainClk/boardclk
    SLICE_X3Y70          FDRE                                         r  mainClk/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y70          FDRE (Prop_fdre_C_Q)         0.456     5.590 f  mainClk/counter_reg[6]/Q
                         net (fo=3, routed)           0.857     6.447    mainClk/counter_reg[6]
    SLICE_X3Y70          LUT6 (Prop_lut6_I1_O)        0.124     6.571 r  mainClk/counter[7]_i_3/O
                         net (fo=2, routed)           0.301     6.872    mainClk/counter[7]_i_3_n_0
    SLICE_X3Y69          LUT4 (Prop_lut4_I3_O)        0.124     6.996 r  mainClk/counter[7]_i_1/O
                         net (fo=8, routed)           0.659     7.655    mainClk/counter[7]_i_1_n_0
    SLICE_X3Y71          FDRE                                         r  mainClk/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  boardclk (IN)
                         net (fo=0)                   0.000    10.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    boardclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.497    14.838    mainClk/boardclk
    SLICE_X3Y71          FDRE                                         r  mainClk/counter_reg[0]/C
                         clock pessimism              0.272    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X3Y71          FDRE (Setup_fdre_C_R)       -0.429    14.646    mainClk/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.646    
                         arrival time                          -7.655    
  -------------------------------------------------------------------
                         slack                                  6.991    

Slack (MET) :             6.991ns  (required time - arrival time)
  Source:                 mainClk/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mainClk/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.521ns  (logic 0.704ns (27.925%)  route 1.817ns (72.075%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  boardclk (IN)
                         net (fo=0)                   0.000     0.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    boardclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.613     5.134    mainClk/boardclk
    SLICE_X3Y70          FDRE                                         r  mainClk/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y70          FDRE (Prop_fdre_C_Q)         0.456     5.590 f  mainClk/counter_reg[6]/Q
                         net (fo=3, routed)           0.857     6.447    mainClk/counter_reg[6]
    SLICE_X3Y70          LUT6 (Prop_lut6_I1_O)        0.124     6.571 r  mainClk/counter[7]_i_3/O
                         net (fo=2, routed)           0.301     6.872    mainClk/counter[7]_i_3_n_0
    SLICE_X3Y69          LUT4 (Prop_lut4_I3_O)        0.124     6.996 r  mainClk/counter[7]_i_1/O
                         net (fo=8, routed)           0.659     7.655    mainClk/counter[7]_i_1_n_0
    SLICE_X3Y71          FDRE                                         r  mainClk/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  boardclk (IN)
                         net (fo=0)                   0.000    10.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    boardclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.497    14.838    mainClk/boardclk
    SLICE_X3Y71          FDRE                                         r  mainClk/counter_reg[1]/C
                         clock pessimism              0.272    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X3Y71          FDRE (Setup_fdre_C_R)       -0.429    14.646    mainClk/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.646    
                         arrival time                          -7.655    
  -------------------------------------------------------------------
                         slack                                  6.991    

Slack (MET) :             6.991ns  (required time - arrival time)
  Source:                 mainClk/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mainClk/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.521ns  (logic 0.704ns (27.925%)  route 1.817ns (72.075%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  boardclk (IN)
                         net (fo=0)                   0.000     0.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    boardclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.613     5.134    mainClk/boardclk
    SLICE_X3Y70          FDRE                                         r  mainClk/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y70          FDRE (Prop_fdre_C_Q)         0.456     5.590 f  mainClk/counter_reg[6]/Q
                         net (fo=3, routed)           0.857     6.447    mainClk/counter_reg[6]
    SLICE_X3Y70          LUT6 (Prop_lut6_I1_O)        0.124     6.571 r  mainClk/counter[7]_i_3/O
                         net (fo=2, routed)           0.301     6.872    mainClk/counter[7]_i_3_n_0
    SLICE_X3Y69          LUT4 (Prop_lut4_I3_O)        0.124     6.996 r  mainClk/counter[7]_i_1/O
                         net (fo=8, routed)           0.659     7.655    mainClk/counter[7]_i_1_n_0
    SLICE_X3Y71          FDRE                                         r  mainClk/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  boardclk (IN)
                         net (fo=0)                   0.000    10.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    boardclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.497    14.838    mainClk/boardclk
    SLICE_X3Y71          FDRE                                         r  mainClk/counter_reg[2]/C
                         clock pessimism              0.272    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X3Y71          FDRE (Setup_fdre_C_R)       -0.429    14.646    mainClk/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.646    
                         arrival time                          -7.655    
  -------------------------------------------------------------------
                         slack                                  6.991    

Slack (MET) :             6.991ns  (required time - arrival time)
  Source:                 mainClk/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mainClk/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.521ns  (logic 0.704ns (27.925%)  route 1.817ns (72.075%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  boardclk (IN)
                         net (fo=0)                   0.000     0.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    boardclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.613     5.134    mainClk/boardclk
    SLICE_X3Y70          FDRE                                         r  mainClk/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y70          FDRE (Prop_fdre_C_Q)         0.456     5.590 f  mainClk/counter_reg[6]/Q
                         net (fo=3, routed)           0.857     6.447    mainClk/counter_reg[6]
    SLICE_X3Y70          LUT6 (Prop_lut6_I1_O)        0.124     6.571 r  mainClk/counter[7]_i_3/O
                         net (fo=2, routed)           0.301     6.872    mainClk/counter[7]_i_3_n_0
    SLICE_X3Y69          LUT4 (Prop_lut4_I3_O)        0.124     6.996 r  mainClk/counter[7]_i_1/O
                         net (fo=8, routed)           0.659     7.655    mainClk/counter[7]_i_1_n_0
    SLICE_X3Y71          FDRE                                         r  mainClk/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  boardclk (IN)
                         net (fo=0)                   0.000    10.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    boardclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.497    14.838    mainClk/boardclk
    SLICE_X3Y71          FDRE                                         r  mainClk/counter_reg[3]/C
                         clock pessimism              0.272    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X3Y71          FDRE (Setup_fdre_C_R)       -0.429    14.646    mainClk/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.646    
                         arrival time                          -7.655    
  -------------------------------------------------------------------
                         slack                                  6.991    

Slack (MET) :             6.991ns  (required time - arrival time)
  Source:                 mainClk/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mainClk/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.521ns  (logic 0.704ns (27.925%)  route 1.817ns (72.075%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  boardclk (IN)
                         net (fo=0)                   0.000     0.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    boardclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.613     5.134    mainClk/boardclk
    SLICE_X3Y70          FDRE                                         r  mainClk/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y70          FDRE (Prop_fdre_C_Q)         0.456     5.590 f  mainClk/counter_reg[6]/Q
                         net (fo=3, routed)           0.857     6.447    mainClk/counter_reg[6]
    SLICE_X3Y70          LUT6 (Prop_lut6_I1_O)        0.124     6.571 r  mainClk/counter[7]_i_3/O
                         net (fo=2, routed)           0.301     6.872    mainClk/counter[7]_i_3_n_0
    SLICE_X3Y69          LUT4 (Prop_lut4_I3_O)        0.124     6.996 r  mainClk/counter[7]_i_1/O
                         net (fo=8, routed)           0.659     7.655    mainClk/counter[7]_i_1_n_0
    SLICE_X3Y71          FDRE                                         r  mainClk/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  boardclk (IN)
                         net (fo=0)                   0.000    10.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    boardclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.497    14.838    mainClk/boardclk
    SLICE_X3Y71          FDRE                                         r  mainClk/counter_reg[4]/C
                         clock pessimism              0.272    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X3Y71          FDRE (Setup_fdre_C_R)       -0.429    14.646    mainClk/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.646    
                         arrival time                          -7.655    
  -------------------------------------------------------------------
                         slack                                  6.991    

Slack (MET) :             7.156ns  (required time - arrival time)
  Source:                 mainClk/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mainClk/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.379ns  (logic 0.704ns (29.590%)  route 1.675ns (70.410%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  boardclk (IN)
                         net (fo=0)                   0.000     0.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    boardclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.613     5.134    mainClk/boardclk
    SLICE_X3Y70          FDRE                                         r  mainClk/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y70          FDRE (Prop_fdre_C_Q)         0.456     5.590 f  mainClk/counter_reg[6]/Q
                         net (fo=3, routed)           0.857     6.447    mainClk/counter_reg[6]
    SLICE_X3Y70          LUT6 (Prop_lut6_I1_O)        0.124     6.571 r  mainClk/counter[7]_i_3/O
                         net (fo=2, routed)           0.301     6.872    mainClk/counter[7]_i_3_n_0
    SLICE_X3Y69          LUT4 (Prop_lut4_I3_O)        0.124     6.996 r  mainClk/counter[7]_i_1/O
                         net (fo=8, routed)           0.517     7.513    mainClk/counter[7]_i_1_n_0
    SLICE_X3Y70          FDRE                                         r  mainClk/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  boardclk (IN)
                         net (fo=0)                   0.000    10.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    boardclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.498    14.839    mainClk/boardclk
    SLICE_X3Y70          FDRE                                         r  mainClk/counter_reg[5]/C
                         clock pessimism              0.295    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X3Y70          FDRE (Setup_fdre_C_R)       -0.429    14.670    mainClk/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.670    
                         arrival time                          -7.513    
  -------------------------------------------------------------------
                         slack                                  7.156    

Slack (MET) :             7.156ns  (required time - arrival time)
  Source:                 mainClk/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mainClk/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.379ns  (logic 0.704ns (29.590%)  route 1.675ns (70.410%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  boardclk (IN)
                         net (fo=0)                   0.000     0.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    boardclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.613     5.134    mainClk/boardclk
    SLICE_X3Y70          FDRE                                         r  mainClk/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y70          FDRE (Prop_fdre_C_Q)         0.456     5.590 f  mainClk/counter_reg[6]/Q
                         net (fo=3, routed)           0.857     6.447    mainClk/counter_reg[6]
    SLICE_X3Y70          LUT6 (Prop_lut6_I1_O)        0.124     6.571 r  mainClk/counter[7]_i_3/O
                         net (fo=2, routed)           0.301     6.872    mainClk/counter[7]_i_3_n_0
    SLICE_X3Y69          LUT4 (Prop_lut4_I3_O)        0.124     6.996 r  mainClk/counter[7]_i_1/O
                         net (fo=8, routed)           0.517     7.513    mainClk/counter[7]_i_1_n_0
    SLICE_X3Y70          FDRE                                         r  mainClk/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  boardclk (IN)
                         net (fo=0)                   0.000    10.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    boardclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.498    14.839    mainClk/boardclk
    SLICE_X3Y70          FDRE                                         r  mainClk/counter_reg[6]/C
                         clock pessimism              0.295    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X3Y70          FDRE (Setup_fdre_C_R)       -0.429    14.670    mainClk/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.670    
                         arrival time                          -7.513    
  -------------------------------------------------------------------
                         slack                                  7.156    

Slack (MET) :             7.156ns  (required time - arrival time)
  Source:                 mainClk/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mainClk/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.379ns  (logic 0.704ns (29.590%)  route 1.675ns (70.410%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  boardclk (IN)
                         net (fo=0)                   0.000     0.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    boardclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.613     5.134    mainClk/boardclk
    SLICE_X3Y70          FDRE                                         r  mainClk/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y70          FDRE (Prop_fdre_C_Q)         0.456     5.590 f  mainClk/counter_reg[6]/Q
                         net (fo=3, routed)           0.857     6.447    mainClk/counter_reg[6]
    SLICE_X3Y70          LUT6 (Prop_lut6_I1_O)        0.124     6.571 r  mainClk/counter[7]_i_3/O
                         net (fo=2, routed)           0.301     6.872    mainClk/counter[7]_i_3_n_0
    SLICE_X3Y69          LUT4 (Prop_lut4_I3_O)        0.124     6.996 r  mainClk/counter[7]_i_1/O
                         net (fo=8, routed)           0.517     7.513    mainClk/counter[7]_i_1_n_0
    SLICE_X3Y70          FDRE                                         r  mainClk/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  boardclk (IN)
                         net (fo=0)                   0.000    10.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    boardclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.498    14.839    mainClk/boardclk
    SLICE_X3Y70          FDRE                                         r  mainClk/counter_reg[7]/C
                         clock pessimism              0.295    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X3Y70          FDRE (Setup_fdre_C_R)       -0.429    14.670    mainClk/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.670    
                         arrival time                          -7.513    
  -------------------------------------------------------------------
                         slack                                  7.156    

Slack (MET) :             7.353ns  (required time - arrival time)
  Source:                 mainClk/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mainClk/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.641ns  (logic 0.704ns (26.656%)  route 1.937ns (73.344%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  boardclk (IN)
                         net (fo=0)                   0.000     0.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    boardclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.613     5.134    mainClk/boardclk
    SLICE_X3Y70          FDRE                                         r  mainClk/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y70          FDRE (Prop_fdre_C_Q)         0.456     5.590 f  mainClk/counter_reg[5]/Q
                         net (fo=3, routed)           1.272     6.862    mainClk/counter_reg[5]
    SLICE_X3Y70          LUT6 (Prop_lut6_I5_O)        0.124     6.986 r  mainClk/counter[7]_i_4/O
                         net (fo=2, routed)           0.665     7.651    mainClk/counter[7]_i_4_n_0
    SLICE_X3Y70          LUT2 (Prop_lut2_I0_O)        0.124     7.775 r  mainClk/counter[6]_i_1/O
                         net (fo=1, routed)           0.000     7.775    mainClk/p_0_in[6]
    SLICE_X3Y70          FDRE                                         r  mainClk/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  boardclk (IN)
                         net (fo=0)                   0.000    10.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    boardclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.498    14.839    mainClk/boardclk
    SLICE_X3Y70          FDRE                                         r  mainClk/counter_reg[6]/C
                         clock pessimism              0.295    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X3Y70          FDRE (Setup_fdre_C_D)        0.029    15.128    mainClk/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         15.128    
                         arrival time                          -7.775    
  -------------------------------------------------------------------
                         slack                                  7.353    

Slack (MET) :             7.371ns  (required time - arrival time)
  Source:                 mainClk/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mainClk/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.669ns  (logic 0.732ns (27.426%)  route 1.937ns (72.574%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  boardclk (IN)
                         net (fo=0)                   0.000     0.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    boardclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.613     5.134    mainClk/boardclk
    SLICE_X3Y70          FDRE                                         r  mainClk/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y70          FDRE (Prop_fdre_C_Q)         0.456     5.590 f  mainClk/counter_reg[5]/Q
                         net (fo=3, routed)           1.272     6.862    mainClk/counter_reg[5]
    SLICE_X3Y70          LUT6 (Prop_lut6_I5_O)        0.124     6.986 r  mainClk/counter[7]_i_4/O
                         net (fo=2, routed)           0.665     7.651    mainClk/counter[7]_i_4_n_0
    SLICE_X3Y70          LUT3 (Prop_lut3_I1_O)        0.152     7.803 r  mainClk/counter[7]_i_2/O
                         net (fo=1, routed)           0.000     7.803    mainClk/p_0_in[7]
    SLICE_X3Y70          FDRE                                         r  mainClk/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  boardclk (IN)
                         net (fo=0)                   0.000    10.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    boardclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.498    14.839    mainClk/boardclk
    SLICE_X3Y70          FDRE                                         r  mainClk/counter_reg[7]/C
                         clock pessimism              0.295    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X3Y70          FDRE (Setup_fdre_C_D)        0.075    15.174    mainClk/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         15.174    
                         arrival time                          -7.803    
  -------------------------------------------------------------------
                         slack                                  7.371    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 mainClk/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mainClk/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.227ns (62.600%)  route 0.136ns (37.400%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  boardclk (IN)
                         net (fo=0)                   0.000     0.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    boardclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.583     1.466    mainClk/boardclk
    SLICE_X3Y71          FDRE                                         r  mainClk/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDRE (Prop_fdre_C_Q)         0.128     1.594 r  mainClk/counter_reg[2]/Q
                         net (fo=7, routed)           0.136     1.730    mainClk/counter_reg[2]
    SLICE_X3Y70          LUT6 (Prop_lut6_I1_O)        0.099     1.829 r  mainClk/counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.829    mainClk/p_0_in[5]
    SLICE_X3Y70          FDRE                                         r  mainClk/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  boardclk (IN)
                         net (fo=0)                   0.000     0.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    boardclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.852     1.980    mainClk/boardclk
    SLICE_X3Y70          FDRE                                         r  mainClk/counter_reg[5]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X3Y70          FDRE (Hold_fdre_C_D)         0.092     1.573    mainClk/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 mainClk/clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mainClk/clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.178%)  route 0.170ns (47.822%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  boardclk (IN)
                         net (fo=0)                   0.000     0.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    boardclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.585     1.468    mainClk/boardclk
    SLICE_X3Y69          FDRE                                         r  mainClk/clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y69          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  mainClk/clk_reg/Q
                         net (fo=2, routed)           0.170     1.780    mainClk/clk
    SLICE_X3Y69          LUT5 (Prop_lut5_I4_O)        0.045     1.825 r  mainClk/clk_i_1/O
                         net (fo=1, routed)           0.000     1.825    mainClk/clk_i_1_n_0
    SLICE_X3Y69          FDRE                                         r  mainClk/clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  boardclk (IN)
                         net (fo=0)                   0.000     0.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    boardclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.853     1.981    mainClk/boardclk
    SLICE_X3Y69          FDRE                                         r  mainClk/clk_reg/C
                         clock pessimism             -0.513     1.468    
    SLICE_X3Y69          FDRE (Hold_fdre_C_D)         0.091     1.559    mainClk/clk_reg
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 mainClk/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mainClk/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.230ns (59.155%)  route 0.159ns (40.845%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  boardclk (IN)
                         net (fo=0)                   0.000     0.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    boardclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.583     1.466    mainClk/boardclk
    SLICE_X3Y71          FDRE                                         r  mainClk/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDRE (Prop_fdre_C_Q)         0.128     1.594 r  mainClk/counter_reg[4]/Q
                         net (fo=4, routed)           0.159     1.753    mainClk/counter_reg[4]
    SLICE_X3Y71          LUT5 (Prop_lut5_I4_O)        0.102     1.855 r  mainClk/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.855    mainClk/p_0_in[4]
    SLICE_X3Y71          FDRE                                         r  mainClk/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  boardclk (IN)
                         net (fo=0)                   0.000     0.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    boardclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.851     1.979    mainClk/boardclk
    SLICE_X3Y71          FDRE                                         r  mainClk/counter_reg[4]/C
                         clock pessimism             -0.513     1.466    
    SLICE_X3Y71          FDRE (Hold_fdre_C_D)         0.107     1.573    mainClk/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 mainClk/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mainClk/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.187ns (47.479%)  route 0.207ns (52.521%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  boardclk (IN)
                         net (fo=0)                   0.000     0.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    boardclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.584     1.467    mainClk/boardclk
    SLICE_X3Y70          FDRE                                         r  mainClk/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y70          FDRE (Prop_fdre_C_Q)         0.141     1.608 r  mainClk/counter_reg[6]/Q
                         net (fo=3, routed)           0.207     1.815    mainClk/counter_reg[6]
    SLICE_X3Y70          LUT3 (Prop_lut3_I0_O)        0.046     1.861 r  mainClk/counter[7]_i_2/O
                         net (fo=1, routed)           0.000     1.861    mainClk/p_0_in[7]
    SLICE_X3Y70          FDRE                                         r  mainClk/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  boardclk (IN)
                         net (fo=0)                   0.000     0.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    boardclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.852     1.980    mainClk/boardclk
    SLICE_X3Y70          FDRE                                         r  mainClk/counter_reg[7]/C
                         clock pessimism             -0.513     1.467    
    SLICE_X3Y70          FDRE (Hold_fdre_C_D)         0.107     1.574    mainClk/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 mainClk/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mainClk/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.186ns (47.345%)  route 0.207ns (52.655%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  boardclk (IN)
                         net (fo=0)                   0.000     0.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    boardclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.584     1.467    mainClk/boardclk
    SLICE_X3Y70          FDRE                                         r  mainClk/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y70          FDRE (Prop_fdre_C_Q)         0.141     1.608 r  mainClk/counter_reg[6]/Q
                         net (fo=3, routed)           0.207     1.815    mainClk/counter_reg[6]
    SLICE_X3Y70          LUT2 (Prop_lut2_I1_O)        0.045     1.860 r  mainClk/counter[6]_i_1/O
                         net (fo=1, routed)           0.000     1.860    mainClk/p_0_in[6]
    SLICE_X3Y70          FDRE                                         r  mainClk/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  boardclk (IN)
                         net (fo=0)                   0.000     0.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    boardclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.852     1.980    mainClk/boardclk
    SLICE_X3Y70          FDRE                                         r  mainClk/counter_reg[6]/C
                         clock pessimism             -0.513     1.467    
    SLICE_X3Y70          FDRE (Hold_fdre_C_D)         0.091     1.558    mainClk/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 mainClk/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mainClk/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.187ns (44.723%)  route 0.231ns (55.277%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  boardclk (IN)
                         net (fo=0)                   0.000     0.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    boardclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.583     1.466    mainClk/boardclk
    SLICE_X3Y71          FDRE                                         r  mainClk/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  mainClk/counter_reg[1]/Q
                         net (fo=8, routed)           0.231     1.838    mainClk/counter_reg[1]
    SLICE_X3Y71          LUT3 (Prop_lut3_I0_O)        0.046     1.884 r  mainClk/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.884    mainClk/p_0_in[2]
    SLICE_X3Y71          FDRE                                         r  mainClk/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  boardclk (IN)
                         net (fo=0)                   0.000     0.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    boardclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.851     1.979    mainClk/boardclk
    SLICE_X3Y71          FDRE                                         r  mainClk/counter_reg[2]/C
                         clock pessimism             -0.513     1.466    
    SLICE_X3Y71          FDRE (Hold_fdre_C_D)         0.107     1.573    mainClk/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 mainClk/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mainClk/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.590%)  route 0.231ns (55.410%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  boardclk (IN)
                         net (fo=0)                   0.000     0.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    boardclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.583     1.466    mainClk/boardclk
    SLICE_X3Y71          FDRE                                         r  mainClk/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  mainClk/counter_reg[1]/Q
                         net (fo=8, routed)           0.231     1.838    mainClk/counter_reg[1]
    SLICE_X3Y71          LUT4 (Prop_lut4_I2_O)        0.045     1.883 r  mainClk/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.883    mainClk/p_0_in[3]
    SLICE_X3Y71          FDRE                                         r  mainClk/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  boardclk (IN)
                         net (fo=0)                   0.000     0.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    boardclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.851     1.979    mainClk/boardclk
    SLICE_X3Y71          FDRE                                         r  mainClk/counter_reg[3]/C
                         clock pessimism             -0.513     1.466    
    SLICE_X3Y71          FDRE (Hold_fdre_C_D)         0.092     1.558    mainClk/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 mainClk/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mainClk/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.590%)  route 0.231ns (55.410%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  boardclk (IN)
                         net (fo=0)                   0.000     0.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    boardclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.583     1.466    mainClk/boardclk
    SLICE_X3Y71          FDRE                                         r  mainClk/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  mainClk/counter_reg[1]/Q
                         net (fo=8, routed)           0.231     1.838    mainClk/counter_reg[1]
    SLICE_X3Y71          LUT2 (Prop_lut2_I1_O)        0.045     1.883 r  mainClk/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.883    mainClk/p_0_in[1]
    SLICE_X3Y71          FDRE                                         r  mainClk/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  boardclk (IN)
                         net (fo=0)                   0.000     0.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    boardclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.851     1.979    mainClk/boardclk
    SLICE_X3Y71          FDRE                                         r  mainClk/counter_reg[1]/C
                         clock pessimism             -0.513     1.466    
    SLICE_X3Y71          FDRE (Hold_fdre_C_D)         0.091     1.557    mainClk/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 mainClk/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mainClk/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.186ns (43.343%)  route 0.243ns (56.657%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  boardclk (IN)
                         net (fo=0)                   0.000     0.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    boardclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.583     1.466    mainClk/boardclk
    SLICE_X3Y71          FDRE                                         r  mainClk/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDRE (Prop_fdre_C_Q)         0.141     1.607 f  mainClk/counter_reg[0]/Q
                         net (fo=9, routed)           0.243     1.850    mainClk/counter_reg[0]
    SLICE_X3Y71          LUT1 (Prop_lut1_I0_O)        0.045     1.895 r  mainClk/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.895    mainClk/p_0_in[0]
    SLICE_X3Y71          FDRE                                         r  mainClk/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  boardclk (IN)
                         net (fo=0)                   0.000     0.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    boardclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.851     1.979    mainClk/boardclk
    SLICE_X3Y71          FDRE                                         r  mainClk/counter_reg[0]/C
                         clock pessimism             -0.513     1.466    
    SLICE_X3Y71          FDRE (Hold_fdre_C_D)         0.092     1.558    mainClk/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.669ns  (arrival time - required time)
  Source:                 mainClk/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mainClk/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.231ns (34.701%)  route 0.435ns (65.299%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  boardclk (IN)
                         net (fo=0)                   0.000     0.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    boardclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.583     1.466    mainClk/boardclk
    SLICE_X3Y71          FDRE                                         r  mainClk/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDRE (Prop_fdre_C_Q)         0.141     1.607 f  mainClk/counter_reg[3]/Q
                         net (fo=5, routed)           0.132     1.740    mainClk/counter_reg[3]
    SLICE_X3Y70          LUT6 (Prop_lut6_I3_O)        0.045     1.785 r  mainClk/counter[7]_i_3/O
                         net (fo=2, routed)           0.113     1.898    mainClk/counter[7]_i_3_n_0
    SLICE_X3Y69          LUT4 (Prop_lut4_I3_O)        0.045     1.943 r  mainClk/counter[7]_i_1/O
                         net (fo=8, routed)           0.189     2.132    mainClk/counter[7]_i_1_n_0
    SLICE_X3Y70          FDRE                                         r  mainClk/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  boardclk (IN)
                         net (fo=0)                   0.000     0.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    boardclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.852     1.980    mainClk/boardclk
    SLICE_X3Y70          FDRE                                         r  mainClk/counter_reg[5]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X3Y70          FDRE (Hold_fdre_C_R)        -0.018     1.463    mainClk/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.463    
                         arrival time                           2.132    
  -------------------------------------------------------------------
                         slack                                  0.669    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { boardclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  boardclk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y69    mainClk/clk_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y71    mainClk/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y71    mainClk/counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y71    mainClk/counter_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y71    mainClk/counter_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y71    mainClk/counter_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y70    mainClk/counter_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y70    mainClk/counter_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y70    mainClk/counter_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y69    mainClk/clk_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y69    mainClk/clk_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y71    mainClk/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y71    mainClk/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y71    mainClk/counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y71    mainClk/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y71    mainClk/counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y71    mainClk/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y71    mainClk/counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y71    mainClk/counter_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y69    mainClk/clk_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y69    mainClk/clk_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y71    mainClk/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y71    mainClk/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y71    mainClk/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y71    mainClk/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y71    mainClk/counter_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y71    mainClk/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y71    mainClk/counter_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y71    mainClk/counter_reg[3]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay         66581 Endpoints
Min Delay         66581 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 instructionRegister_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            registerFile_reg[0][15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        49.521ns  (logic 3.049ns (6.157%)  route 46.472ns (93.843%))
  Logic Levels:           13  (CARRY4=2 FDRE=1 LUT2=1 LUT6=6 MUXF7=2 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y105        FDRE                         0.000     0.000 r  instructionRegister_reg[1]/C
    SLICE_X53Y105        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  instructionRegister_reg[1]/Q
                         net (fo=36, routed)          6.736     7.192    ry[0]
    SLICE_X0Y36          LUT6 (Prop_lut6_I2_O)        0.124     7.316 r  ram_reg_r2_0_63_0_2_i_23/O
                         net (fo=1, routed)           0.000     7.316    ram_reg_r2_0_63_0_2_i_23_n_0
    SLICE_X0Y36          MUXF7 (Prop_muxf7_I1_O)      0.245     7.561 r  ram_reg_r2_0_63_0_2_i_7/O
                         net (fo=1028, routed)       10.992    18.553    ram_reg_r2_0_63_0_2_i_7_n_0
    SLICE_X15Y21         LUT2 (Prop_lut2_I1_O)        0.298    18.851 r  ram_reg_r3_0_63_0_2_i_17/O
                         net (fo=1, routed)           0.000    18.851    ram_reg_r3_0_63_0_2_i_17_n_0
    SLICE_X15Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.249 r  ram_reg_r3_0_63_0_2_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.249    ram_reg_r3_0_63_0_2_i_5_n_0
    SLICE_X15Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.471 r  ram_reg_r3_0_63_0_2_i_4/O[0]
                         net (fo=1025, routed)       18.862    38.333    ram_reg_r3_3584_3647_15_15/DPRA4
    SLICE_X6Y139         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.299    38.632 r  ram_reg_r3_3584_3647_15_15/DP/O
                         net (fo=1, routed)           1.787    40.418    ram_reg_r3_3584_3647_15_15_n_0
    SLICE_X7Y121         LUT6 (Prop_lut6_I5_O)        0.124    40.542 r  registerFile[6][15]_i_82/O
                         net (fo=1, routed)           0.000    40.542    registerFile[6][15]_i_82_n_0
    SLICE_X7Y121         MUXF7 (Prop_muxf7_I0_O)      0.212    40.754 r  registerFile_reg[6][15]_i_51/O
                         net (fo=2, routed)           0.645    41.399    registerFile_reg[6][15]_i_51_n_0
    SLICE_X6Y121         LUT6 (Prop_lut6_I0_O)        0.299    41.698 r  registerFile[6][15]_i_39/O
                         net (fo=1, routed)           2.938    44.636    registerFile[6][15]_i_39_n_0
    SLICE_X7Y72          LUT6 (Prop_lut6_I2_O)        0.124    44.760 r  registerFile[6][15]_i_25/O
                         net (fo=1, routed)           1.289    46.049    registerFile[6][15]_i_25_n_0
    SLICE_X15Y62         LUT6 (Prop_lut6_I5_O)        0.124    46.173 r  registerFile[6][15]_i_10/O
                         net (fo=1, routed)           1.126    47.299    alu/registerFile[15]
    SLICE_X29Y53         LUT6 (Prop_lut6_I2_O)        0.124    47.423 r  alu/registerFile[6][15]_i_2/O
                         net (fo=9, routed)           2.098    49.521    alu_n_6
    SLICE_X5Y55          FDRE                                         r  registerFile_reg[0][15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instructionRegister_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            registerFile_reg[5][15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        49.332ns  (logic 3.049ns (6.181%)  route 46.283ns (93.819%))
  Logic Levels:           13  (CARRY4=2 FDRE=1 LUT2=1 LUT6=6 MUXF7=2 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y105        FDRE                         0.000     0.000 r  instructionRegister_reg[1]/C
    SLICE_X53Y105        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  instructionRegister_reg[1]/Q
                         net (fo=36, routed)          6.736     7.192    ry[0]
    SLICE_X0Y36          LUT6 (Prop_lut6_I2_O)        0.124     7.316 r  ram_reg_r2_0_63_0_2_i_23/O
                         net (fo=1, routed)           0.000     7.316    ram_reg_r2_0_63_0_2_i_23_n_0
    SLICE_X0Y36          MUXF7 (Prop_muxf7_I1_O)      0.245     7.561 r  ram_reg_r2_0_63_0_2_i_7/O
                         net (fo=1028, routed)       10.992    18.553    ram_reg_r2_0_63_0_2_i_7_n_0
    SLICE_X15Y21         LUT2 (Prop_lut2_I1_O)        0.298    18.851 r  ram_reg_r3_0_63_0_2_i_17/O
                         net (fo=1, routed)           0.000    18.851    ram_reg_r3_0_63_0_2_i_17_n_0
    SLICE_X15Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.249 r  ram_reg_r3_0_63_0_2_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.249    ram_reg_r3_0_63_0_2_i_5_n_0
    SLICE_X15Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.471 r  ram_reg_r3_0_63_0_2_i_4/O[0]
                         net (fo=1025, routed)       18.862    38.333    ram_reg_r3_3584_3647_15_15/DPRA4
    SLICE_X6Y139         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.299    38.632 r  ram_reg_r3_3584_3647_15_15/DP/O
                         net (fo=1, routed)           1.787    40.418    ram_reg_r3_3584_3647_15_15_n_0
    SLICE_X7Y121         LUT6 (Prop_lut6_I5_O)        0.124    40.542 r  registerFile[6][15]_i_82/O
                         net (fo=1, routed)           0.000    40.542    registerFile[6][15]_i_82_n_0
    SLICE_X7Y121         MUXF7 (Prop_muxf7_I0_O)      0.212    40.754 r  registerFile_reg[6][15]_i_51/O
                         net (fo=2, routed)           0.645    41.399    registerFile_reg[6][15]_i_51_n_0
    SLICE_X6Y121         LUT6 (Prop_lut6_I0_O)        0.299    41.698 r  registerFile[6][15]_i_39/O
                         net (fo=1, routed)           2.938    44.636    registerFile[6][15]_i_39_n_0
    SLICE_X7Y72          LUT6 (Prop_lut6_I2_O)        0.124    44.760 r  registerFile[6][15]_i_25/O
                         net (fo=1, routed)           1.289    46.049    registerFile[6][15]_i_25_n_0
    SLICE_X15Y62         LUT6 (Prop_lut6_I5_O)        0.124    46.173 r  registerFile[6][15]_i_10/O
                         net (fo=1, routed)           1.126    47.299    alu/registerFile[15]
    SLICE_X29Y53         LUT6 (Prop_lut6_I2_O)        0.124    47.423 r  alu/registerFile[6][15]_i_2/O
                         net (fo=9, routed)           1.909    49.332    alu_n_6
    SLICE_X4Y55          FDRE                                         r  registerFile_reg[5][15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instructionRegister_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            registerFile_reg[2][9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        49.243ns  (logic 3.074ns (6.243%)  route 46.169ns (93.757%))
  Logic Levels:           13  (CARRY4=2 FDRE=1 LUT2=1 LUT6=6 MUXF7=2 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y105        FDRE                         0.000     0.000 r  instructionRegister_reg[1]/C
    SLICE_X53Y105        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  instructionRegister_reg[1]/Q
                         net (fo=36, routed)          6.736     7.192    ry[0]
    SLICE_X0Y36          LUT6 (Prop_lut6_I2_O)        0.124     7.316 r  ram_reg_r2_0_63_0_2_i_23/O
                         net (fo=1, routed)           0.000     7.316    ram_reg_r2_0_63_0_2_i_23_n_0
    SLICE_X0Y36          MUXF7 (Prop_muxf7_I1_O)      0.245     7.561 r  ram_reg_r2_0_63_0_2_i_7/O
                         net (fo=1028, routed)       10.992    18.553    ram_reg_r2_0_63_0_2_i_7_n_0
    SLICE_X15Y21         LUT2 (Prop_lut2_I1_O)        0.298    18.851 r  ram_reg_r3_0_63_0_2_i_17/O
                         net (fo=1, routed)           0.000    18.851    ram_reg_r3_0_63_0_2_i_17_n_0
    SLICE_X15Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.249 r  ram_reg_r3_0_63_0_2_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.249    ram_reg_r3_0_63_0_2_i_5_n_0
    SLICE_X15Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.471 r  ram_reg_r3_0_63_0_2_i_4/O[0]
                         net (fo=1025, routed)       20.352    39.823    ram_reg_r3_1152_1215_9_11/ADDRA4
    SLICE_X34Y110        RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.299    40.122 r  ram_reg_r3_1152_1215_9_11/RAMA/O
                         net (fo=1, routed)           0.997    41.118    ram_reg_r3_1152_1215_9_11_n_0
    SLICE_X31Y102        LUT6 (Prop_lut6_I1_O)        0.124    41.242 r  registerFile[6][9]_i_52/O
                         net (fo=1, routed)           0.000    41.242    registerFile[6][9]_i_52_n_0
    SLICE_X31Y102        MUXF7 (Prop_muxf7_I0_O)      0.238    41.480 r  registerFile_reg[6][9]_i_28/O
                         net (fo=2, routed)           0.964    42.444    registerFile_reg[6][9]_i_28_n_0
    SLICE_X36Y95         LUT6 (Prop_lut6_I1_O)        0.298    42.742 r  registerFile[6][9]_i_19/O
                         net (fo=1, routed)           1.840    44.582    registerFile[6][9]_i_19_n_0
    SLICE_X36Y72         LUT6 (Prop_lut6_I4_O)        0.124    44.706 r  registerFile[6][9]_i_9/O
                         net (fo=1, routed)           0.651    45.357    registerFile[6][9]_i_9_n_0
    SLICE_X36Y62         LUT6 (Prop_lut6_I5_O)        0.124    45.481 r  registerFile[6][9]_i_2/O
                         net (fo=1, routed)           1.347    46.828    alu/registerFile[9]
    SLICE_X33Y46         LUT6 (Prop_lut6_I2_O)        0.124    46.952 r  alu/registerFile[6][9]_i_1/O
                         net (fo=9, routed)           2.291    49.243    alu_n_12
    SLICE_X1Y53          FDRE                                         r  registerFile_reg[2][9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instructionRegister_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            registerFile_reg[7][15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        49.161ns  (logic 3.049ns (6.202%)  route 46.112ns (93.798%))
  Logic Levels:           13  (CARRY4=2 FDRE=1 LUT2=1 LUT6=6 MUXF7=2 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y105        FDRE                         0.000     0.000 r  instructionRegister_reg[1]/C
    SLICE_X53Y105        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  instructionRegister_reg[1]/Q
                         net (fo=36, routed)          6.736     7.192    ry[0]
    SLICE_X0Y36          LUT6 (Prop_lut6_I2_O)        0.124     7.316 r  ram_reg_r2_0_63_0_2_i_23/O
                         net (fo=1, routed)           0.000     7.316    ram_reg_r2_0_63_0_2_i_23_n_0
    SLICE_X0Y36          MUXF7 (Prop_muxf7_I1_O)      0.245     7.561 r  ram_reg_r2_0_63_0_2_i_7/O
                         net (fo=1028, routed)       10.992    18.553    ram_reg_r2_0_63_0_2_i_7_n_0
    SLICE_X15Y21         LUT2 (Prop_lut2_I1_O)        0.298    18.851 r  ram_reg_r3_0_63_0_2_i_17/O
                         net (fo=1, routed)           0.000    18.851    ram_reg_r3_0_63_0_2_i_17_n_0
    SLICE_X15Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.249 r  ram_reg_r3_0_63_0_2_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.249    ram_reg_r3_0_63_0_2_i_5_n_0
    SLICE_X15Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.471 r  ram_reg_r3_0_63_0_2_i_4/O[0]
                         net (fo=1025, routed)       18.862    38.333    ram_reg_r3_3584_3647_15_15/DPRA4
    SLICE_X6Y139         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.299    38.632 r  ram_reg_r3_3584_3647_15_15/DP/O
                         net (fo=1, routed)           1.787    40.418    ram_reg_r3_3584_3647_15_15_n_0
    SLICE_X7Y121         LUT6 (Prop_lut6_I5_O)        0.124    40.542 r  registerFile[6][15]_i_82/O
                         net (fo=1, routed)           0.000    40.542    registerFile[6][15]_i_82_n_0
    SLICE_X7Y121         MUXF7 (Prop_muxf7_I0_O)      0.212    40.754 r  registerFile_reg[6][15]_i_51/O
                         net (fo=2, routed)           0.645    41.399    registerFile_reg[6][15]_i_51_n_0
    SLICE_X6Y121         LUT6 (Prop_lut6_I0_O)        0.299    41.698 r  registerFile[6][15]_i_39/O
                         net (fo=1, routed)           2.938    44.636    registerFile[6][15]_i_39_n_0
    SLICE_X7Y72          LUT6 (Prop_lut6_I2_O)        0.124    44.760 r  registerFile[6][15]_i_25/O
                         net (fo=1, routed)           1.289    46.049    registerFile[6][15]_i_25_n_0
    SLICE_X15Y62         LUT6 (Prop_lut6_I5_O)        0.124    46.173 r  registerFile[6][15]_i_10/O
                         net (fo=1, routed)           1.126    47.299    alu/registerFile[15]
    SLICE_X29Y53         LUT6 (Prop_lut6_I2_O)        0.124    47.423 r  alu/registerFile[6][15]_i_2/O
                         net (fo=9, routed)           1.738    49.161    alu_n_6
    SLICE_X3Y56          FDRE                                         r  registerFile_reg[7][15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instructionRegister_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            registerFile_reg[2][15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        48.993ns  (logic 3.049ns (6.223%)  route 45.944ns (93.777%))
  Logic Levels:           13  (CARRY4=2 FDRE=1 LUT2=1 LUT6=6 MUXF7=2 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y105        FDRE                         0.000     0.000 r  instructionRegister_reg[1]/C
    SLICE_X53Y105        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  instructionRegister_reg[1]/Q
                         net (fo=36, routed)          6.736     7.192    ry[0]
    SLICE_X0Y36          LUT6 (Prop_lut6_I2_O)        0.124     7.316 r  ram_reg_r2_0_63_0_2_i_23/O
                         net (fo=1, routed)           0.000     7.316    ram_reg_r2_0_63_0_2_i_23_n_0
    SLICE_X0Y36          MUXF7 (Prop_muxf7_I1_O)      0.245     7.561 r  ram_reg_r2_0_63_0_2_i_7/O
                         net (fo=1028, routed)       10.992    18.553    ram_reg_r2_0_63_0_2_i_7_n_0
    SLICE_X15Y21         LUT2 (Prop_lut2_I1_O)        0.298    18.851 r  ram_reg_r3_0_63_0_2_i_17/O
                         net (fo=1, routed)           0.000    18.851    ram_reg_r3_0_63_0_2_i_17_n_0
    SLICE_X15Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.249 r  ram_reg_r3_0_63_0_2_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.249    ram_reg_r3_0_63_0_2_i_5_n_0
    SLICE_X15Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.471 r  ram_reg_r3_0_63_0_2_i_4/O[0]
                         net (fo=1025, routed)       18.862    38.333    ram_reg_r3_3584_3647_15_15/DPRA4
    SLICE_X6Y139         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.299    38.632 r  ram_reg_r3_3584_3647_15_15/DP/O
                         net (fo=1, routed)           1.787    40.418    ram_reg_r3_3584_3647_15_15_n_0
    SLICE_X7Y121         LUT6 (Prop_lut6_I5_O)        0.124    40.542 r  registerFile[6][15]_i_82/O
                         net (fo=1, routed)           0.000    40.542    registerFile[6][15]_i_82_n_0
    SLICE_X7Y121         MUXF7 (Prop_muxf7_I0_O)      0.212    40.754 r  registerFile_reg[6][15]_i_51/O
                         net (fo=2, routed)           0.645    41.399    registerFile_reg[6][15]_i_51_n_0
    SLICE_X6Y121         LUT6 (Prop_lut6_I0_O)        0.299    41.698 r  registerFile[6][15]_i_39/O
                         net (fo=1, routed)           2.938    44.636    registerFile[6][15]_i_39_n_0
    SLICE_X7Y72          LUT6 (Prop_lut6_I2_O)        0.124    44.760 r  registerFile[6][15]_i_25/O
                         net (fo=1, routed)           1.289    46.049    registerFile[6][15]_i_25_n_0
    SLICE_X15Y62         LUT6 (Prop_lut6_I5_O)        0.124    46.173 r  registerFile[6][15]_i_10/O
                         net (fo=1, routed)           1.126    47.299    alu/registerFile[15]
    SLICE_X29Y53         LUT6 (Prop_lut6_I2_O)        0.124    47.423 r  alu/registerFile[6][15]_i_2/O
                         net (fo=9, routed)           1.570    48.993    alu_n_6
    SLICE_X5Y57          FDRE                                         r  registerFile_reg[2][15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instructionRegister_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            registerFile_reg[0][9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        48.979ns  (logic 3.074ns (6.276%)  route 45.905ns (93.724%))
  Logic Levels:           13  (CARRY4=2 FDRE=1 LUT2=1 LUT6=6 MUXF7=2 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y105        FDRE                         0.000     0.000 r  instructionRegister_reg[1]/C
    SLICE_X53Y105        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  instructionRegister_reg[1]/Q
                         net (fo=36, routed)          6.736     7.192    ry[0]
    SLICE_X0Y36          LUT6 (Prop_lut6_I2_O)        0.124     7.316 r  ram_reg_r2_0_63_0_2_i_23/O
                         net (fo=1, routed)           0.000     7.316    ram_reg_r2_0_63_0_2_i_23_n_0
    SLICE_X0Y36          MUXF7 (Prop_muxf7_I1_O)      0.245     7.561 r  ram_reg_r2_0_63_0_2_i_7/O
                         net (fo=1028, routed)       10.992    18.553    ram_reg_r2_0_63_0_2_i_7_n_0
    SLICE_X15Y21         LUT2 (Prop_lut2_I1_O)        0.298    18.851 r  ram_reg_r3_0_63_0_2_i_17/O
                         net (fo=1, routed)           0.000    18.851    ram_reg_r3_0_63_0_2_i_17_n_0
    SLICE_X15Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.249 r  ram_reg_r3_0_63_0_2_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.249    ram_reg_r3_0_63_0_2_i_5_n_0
    SLICE_X15Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.471 r  ram_reg_r3_0_63_0_2_i_4/O[0]
                         net (fo=1025, routed)       20.352    39.823    ram_reg_r3_1152_1215_9_11/ADDRA4
    SLICE_X34Y110        RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.299    40.122 r  ram_reg_r3_1152_1215_9_11/RAMA/O
                         net (fo=1, routed)           0.997    41.118    ram_reg_r3_1152_1215_9_11_n_0
    SLICE_X31Y102        LUT6 (Prop_lut6_I1_O)        0.124    41.242 r  registerFile[6][9]_i_52/O
                         net (fo=1, routed)           0.000    41.242    registerFile[6][9]_i_52_n_0
    SLICE_X31Y102        MUXF7 (Prop_muxf7_I0_O)      0.238    41.480 r  registerFile_reg[6][9]_i_28/O
                         net (fo=2, routed)           0.964    42.444    registerFile_reg[6][9]_i_28_n_0
    SLICE_X36Y95         LUT6 (Prop_lut6_I1_O)        0.298    42.742 r  registerFile[6][9]_i_19/O
                         net (fo=1, routed)           1.840    44.582    registerFile[6][9]_i_19_n_0
    SLICE_X36Y72         LUT6 (Prop_lut6_I4_O)        0.124    44.706 r  registerFile[6][9]_i_9/O
                         net (fo=1, routed)           0.651    45.357    registerFile[6][9]_i_9_n_0
    SLICE_X36Y62         LUT6 (Prop_lut6_I5_O)        0.124    45.481 r  registerFile[6][9]_i_2/O
                         net (fo=1, routed)           1.347    46.828    alu/registerFile[9]
    SLICE_X33Y46         LUT6 (Prop_lut6_I2_O)        0.124    46.952 r  alu/registerFile[6][9]_i_1/O
                         net (fo=9, routed)           2.027    48.979    alu_n_12
    SLICE_X0Y53          FDRE                                         r  registerFile_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instructionRegister_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            registerFile_reg[3][9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        48.890ns  (logic 3.074ns (6.288%)  route 45.816ns (93.712%))
  Logic Levels:           13  (CARRY4=2 FDRE=1 LUT2=1 LUT6=6 MUXF7=2 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y105        FDRE                         0.000     0.000 r  instructionRegister_reg[1]/C
    SLICE_X53Y105        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  instructionRegister_reg[1]/Q
                         net (fo=36, routed)          6.736     7.192    ry[0]
    SLICE_X0Y36          LUT6 (Prop_lut6_I2_O)        0.124     7.316 r  ram_reg_r2_0_63_0_2_i_23/O
                         net (fo=1, routed)           0.000     7.316    ram_reg_r2_0_63_0_2_i_23_n_0
    SLICE_X0Y36          MUXF7 (Prop_muxf7_I1_O)      0.245     7.561 r  ram_reg_r2_0_63_0_2_i_7/O
                         net (fo=1028, routed)       10.992    18.553    ram_reg_r2_0_63_0_2_i_7_n_0
    SLICE_X15Y21         LUT2 (Prop_lut2_I1_O)        0.298    18.851 r  ram_reg_r3_0_63_0_2_i_17/O
                         net (fo=1, routed)           0.000    18.851    ram_reg_r3_0_63_0_2_i_17_n_0
    SLICE_X15Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.249 r  ram_reg_r3_0_63_0_2_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.249    ram_reg_r3_0_63_0_2_i_5_n_0
    SLICE_X15Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.471 r  ram_reg_r3_0_63_0_2_i_4/O[0]
                         net (fo=1025, routed)       20.352    39.823    ram_reg_r3_1152_1215_9_11/ADDRA4
    SLICE_X34Y110        RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.299    40.122 r  ram_reg_r3_1152_1215_9_11/RAMA/O
                         net (fo=1, routed)           0.997    41.118    ram_reg_r3_1152_1215_9_11_n_0
    SLICE_X31Y102        LUT6 (Prop_lut6_I1_O)        0.124    41.242 r  registerFile[6][9]_i_52/O
                         net (fo=1, routed)           0.000    41.242    registerFile[6][9]_i_52_n_0
    SLICE_X31Y102        MUXF7 (Prop_muxf7_I0_O)      0.238    41.480 r  registerFile_reg[6][9]_i_28/O
                         net (fo=2, routed)           0.964    42.444    registerFile_reg[6][9]_i_28_n_0
    SLICE_X36Y95         LUT6 (Prop_lut6_I1_O)        0.298    42.742 r  registerFile[6][9]_i_19/O
                         net (fo=1, routed)           1.840    44.582    registerFile[6][9]_i_19_n_0
    SLICE_X36Y72         LUT6 (Prop_lut6_I4_O)        0.124    44.706 r  registerFile[6][9]_i_9/O
                         net (fo=1, routed)           0.651    45.357    registerFile[6][9]_i_9_n_0
    SLICE_X36Y62         LUT6 (Prop_lut6_I5_O)        0.124    45.481 r  registerFile[6][9]_i_2/O
                         net (fo=1, routed)           1.347    46.828    alu/registerFile[9]
    SLICE_X33Y46         LUT6 (Prop_lut6_I2_O)        0.124    46.952 r  alu/registerFile[6][9]_i_1/O
                         net (fo=9, routed)           1.939    48.890    alu_n_12
    SLICE_X1Y52          FDRE                                         r  registerFile_reg[3][9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instructionRegister_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            registerFile_reg[1][15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        48.840ns  (logic 3.049ns (6.243%)  route 45.791ns (93.757%))
  Logic Levels:           13  (CARRY4=2 FDRE=1 LUT2=1 LUT6=6 MUXF7=2 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y105        FDRE                         0.000     0.000 r  instructionRegister_reg[1]/C
    SLICE_X53Y105        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  instructionRegister_reg[1]/Q
                         net (fo=36, routed)          6.736     7.192    ry[0]
    SLICE_X0Y36          LUT6 (Prop_lut6_I2_O)        0.124     7.316 r  ram_reg_r2_0_63_0_2_i_23/O
                         net (fo=1, routed)           0.000     7.316    ram_reg_r2_0_63_0_2_i_23_n_0
    SLICE_X0Y36          MUXF7 (Prop_muxf7_I1_O)      0.245     7.561 r  ram_reg_r2_0_63_0_2_i_7/O
                         net (fo=1028, routed)       10.992    18.553    ram_reg_r2_0_63_0_2_i_7_n_0
    SLICE_X15Y21         LUT2 (Prop_lut2_I1_O)        0.298    18.851 r  ram_reg_r3_0_63_0_2_i_17/O
                         net (fo=1, routed)           0.000    18.851    ram_reg_r3_0_63_0_2_i_17_n_0
    SLICE_X15Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.249 r  ram_reg_r3_0_63_0_2_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.249    ram_reg_r3_0_63_0_2_i_5_n_0
    SLICE_X15Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.471 r  ram_reg_r3_0_63_0_2_i_4/O[0]
                         net (fo=1025, routed)       18.862    38.333    ram_reg_r3_3584_3647_15_15/DPRA4
    SLICE_X6Y139         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.299    38.632 r  ram_reg_r3_3584_3647_15_15/DP/O
                         net (fo=1, routed)           1.787    40.418    ram_reg_r3_3584_3647_15_15_n_0
    SLICE_X7Y121         LUT6 (Prop_lut6_I5_O)        0.124    40.542 r  registerFile[6][15]_i_82/O
                         net (fo=1, routed)           0.000    40.542    registerFile[6][15]_i_82_n_0
    SLICE_X7Y121         MUXF7 (Prop_muxf7_I0_O)      0.212    40.754 r  registerFile_reg[6][15]_i_51/O
                         net (fo=2, routed)           0.645    41.399    registerFile_reg[6][15]_i_51_n_0
    SLICE_X6Y121         LUT6 (Prop_lut6_I0_O)        0.299    41.698 r  registerFile[6][15]_i_39/O
                         net (fo=1, routed)           2.938    44.636    registerFile[6][15]_i_39_n_0
    SLICE_X7Y72          LUT6 (Prop_lut6_I2_O)        0.124    44.760 r  registerFile[6][15]_i_25/O
                         net (fo=1, routed)           1.289    46.049    registerFile[6][15]_i_25_n_0
    SLICE_X15Y62         LUT6 (Prop_lut6_I5_O)        0.124    46.173 r  registerFile[6][15]_i_10/O
                         net (fo=1, routed)           1.126    47.299    alu/registerFile[15]
    SLICE_X29Y53         LUT6 (Prop_lut6_I2_O)        0.124    47.423 r  alu/registerFile[6][15]_i_2/O
                         net (fo=9, routed)           1.417    48.840    alu_n_6
    SLICE_X4Y56          FDRE                                         r  registerFile_reg[1][15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instructionRegister_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            registerFile_reg[3][15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        48.837ns  (logic 3.049ns (6.243%)  route 45.788ns (93.757%))
  Logic Levels:           13  (CARRY4=2 FDRE=1 LUT2=1 LUT6=6 MUXF7=2 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y105        FDRE                         0.000     0.000 r  instructionRegister_reg[1]/C
    SLICE_X53Y105        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  instructionRegister_reg[1]/Q
                         net (fo=36, routed)          6.736     7.192    ry[0]
    SLICE_X0Y36          LUT6 (Prop_lut6_I2_O)        0.124     7.316 r  ram_reg_r2_0_63_0_2_i_23/O
                         net (fo=1, routed)           0.000     7.316    ram_reg_r2_0_63_0_2_i_23_n_0
    SLICE_X0Y36          MUXF7 (Prop_muxf7_I1_O)      0.245     7.561 r  ram_reg_r2_0_63_0_2_i_7/O
                         net (fo=1028, routed)       10.992    18.553    ram_reg_r2_0_63_0_2_i_7_n_0
    SLICE_X15Y21         LUT2 (Prop_lut2_I1_O)        0.298    18.851 r  ram_reg_r3_0_63_0_2_i_17/O
                         net (fo=1, routed)           0.000    18.851    ram_reg_r3_0_63_0_2_i_17_n_0
    SLICE_X15Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.249 r  ram_reg_r3_0_63_0_2_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.249    ram_reg_r3_0_63_0_2_i_5_n_0
    SLICE_X15Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.471 r  ram_reg_r3_0_63_0_2_i_4/O[0]
                         net (fo=1025, routed)       18.862    38.333    ram_reg_r3_3584_3647_15_15/DPRA4
    SLICE_X6Y139         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.299    38.632 r  ram_reg_r3_3584_3647_15_15/DP/O
                         net (fo=1, routed)           1.787    40.418    ram_reg_r3_3584_3647_15_15_n_0
    SLICE_X7Y121         LUT6 (Prop_lut6_I5_O)        0.124    40.542 r  registerFile[6][15]_i_82/O
                         net (fo=1, routed)           0.000    40.542    registerFile[6][15]_i_82_n_0
    SLICE_X7Y121         MUXF7 (Prop_muxf7_I0_O)      0.212    40.754 r  registerFile_reg[6][15]_i_51/O
                         net (fo=2, routed)           0.645    41.399    registerFile_reg[6][15]_i_51_n_0
    SLICE_X6Y121         LUT6 (Prop_lut6_I0_O)        0.299    41.698 r  registerFile[6][15]_i_39/O
                         net (fo=1, routed)           2.938    44.636    registerFile[6][15]_i_39_n_0
    SLICE_X7Y72          LUT6 (Prop_lut6_I2_O)        0.124    44.760 r  registerFile[6][15]_i_25/O
                         net (fo=1, routed)           1.289    46.049    registerFile[6][15]_i_25_n_0
    SLICE_X15Y62         LUT6 (Prop_lut6_I5_O)        0.124    46.173 r  registerFile[6][15]_i_10/O
                         net (fo=1, routed)           1.126    47.299    alu/registerFile[15]
    SLICE_X29Y53         LUT6 (Prop_lut6_I2_O)        0.124    47.423 r  alu/registerFile[6][15]_i_2/O
                         net (fo=9, routed)           1.414    48.837    alu_n_6
    SLICE_X5Y56          FDRE                                         r  registerFile_reg[3][15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instructionRegister_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            registerFile_reg[4][15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        48.836ns  (logic 3.049ns (6.243%)  route 45.787ns (93.757%))
  Logic Levels:           13  (CARRY4=2 FDRE=1 LUT2=1 LUT6=6 MUXF7=2 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y105        FDRE                         0.000     0.000 r  instructionRegister_reg[1]/C
    SLICE_X53Y105        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  instructionRegister_reg[1]/Q
                         net (fo=36, routed)          6.736     7.192    ry[0]
    SLICE_X0Y36          LUT6 (Prop_lut6_I2_O)        0.124     7.316 r  ram_reg_r2_0_63_0_2_i_23/O
                         net (fo=1, routed)           0.000     7.316    ram_reg_r2_0_63_0_2_i_23_n_0
    SLICE_X0Y36          MUXF7 (Prop_muxf7_I1_O)      0.245     7.561 r  ram_reg_r2_0_63_0_2_i_7/O
                         net (fo=1028, routed)       10.992    18.553    ram_reg_r2_0_63_0_2_i_7_n_0
    SLICE_X15Y21         LUT2 (Prop_lut2_I1_O)        0.298    18.851 r  ram_reg_r3_0_63_0_2_i_17/O
                         net (fo=1, routed)           0.000    18.851    ram_reg_r3_0_63_0_2_i_17_n_0
    SLICE_X15Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.249 r  ram_reg_r3_0_63_0_2_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.249    ram_reg_r3_0_63_0_2_i_5_n_0
    SLICE_X15Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.471 r  ram_reg_r3_0_63_0_2_i_4/O[0]
                         net (fo=1025, routed)       18.862    38.333    ram_reg_r3_3584_3647_15_15/DPRA4
    SLICE_X6Y139         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.299    38.632 r  ram_reg_r3_3584_3647_15_15/DP/O
                         net (fo=1, routed)           1.787    40.418    ram_reg_r3_3584_3647_15_15_n_0
    SLICE_X7Y121         LUT6 (Prop_lut6_I5_O)        0.124    40.542 r  registerFile[6][15]_i_82/O
                         net (fo=1, routed)           0.000    40.542    registerFile[6][15]_i_82_n_0
    SLICE_X7Y121         MUXF7 (Prop_muxf7_I0_O)      0.212    40.754 r  registerFile_reg[6][15]_i_51/O
                         net (fo=2, routed)           0.645    41.399    registerFile_reg[6][15]_i_51_n_0
    SLICE_X6Y121         LUT6 (Prop_lut6_I0_O)        0.299    41.698 r  registerFile[6][15]_i_39/O
                         net (fo=1, routed)           2.938    44.636    registerFile[6][15]_i_39_n_0
    SLICE_X7Y72          LUT6 (Prop_lut6_I2_O)        0.124    44.760 r  registerFile[6][15]_i_25/O
                         net (fo=1, routed)           1.289    46.049    registerFile[6][15]_i_25_n_0
    SLICE_X15Y62         LUT6 (Prop_lut6_I5_O)        0.124    46.173 r  registerFile[6][15]_i_10/O
                         net (fo=1, routed)           1.126    47.299    alu/registerFile[15]
    SLICE_X29Y53         LUT6 (Prop_lut6_I2_O)        0.124    47.423 r  alu/registerFile[6][15]_i_2/O
                         net (fo=9, routed)           1.413    48.836    alu_n_6
    SLICE_X7Y56          FDRE                                         r  registerFile_reg[4][15]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 alu/currentFlags_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            flags_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.281ns  (logic 0.141ns (50.170%)  route 0.140ns (49.830%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y46         FDRE                         0.000     0.000 r  alu/currentFlags_reg[4]/C
    SLICE_X32Y46         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  alu/currentFlags_reg[4]/Q
                         net (fo=4, routed)           0.140     0.281    currentFlags[4]
    SLICE_X35Y47         FDRE                                         r  flags_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 overwriteFlagsMask_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            alu/currentFlags_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.304ns  (logic 0.186ns (61.158%)  route 0.118ns (38.842%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDRE                         0.000     0.000 r  overwriteFlagsMask_reg[4]/C
    SLICE_X32Y47         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  overwriteFlagsMask_reg[4]/Q
                         net (fo=1, routed)           0.118     0.259    alu/currentFlags_reg[4]_0[4]
    SLICE_X32Y46         LUT6 (Prop_lut6_I2_O)        0.045     0.304 r  alu/currentFlags[4]_i_1/O
                         net (fo=1, routed)           0.000     0.304    alu/currentFlags[4]_i_1_n_0
    SLICE_X32Y46         FDRE                                         r  alu/currentFlags_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 setFlagBits_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            alu/currentFlags_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.309ns  (logic 0.186ns (60.279%)  route 0.123ns (39.721%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         FDRE                         0.000     0.000 r  setFlagBits_reg[3]/C
    SLICE_X31Y46         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  setFlagBits_reg[3]/Q
                         net (fo=3, routed)           0.123     0.264    alu/currentFlags_reg[3]_0[0]
    SLICE_X29Y46         LUT5 (Prop_lut5_I1_O)        0.045     0.309 r  alu/currentFlags[3]_i_1/O
                         net (fo=1, routed)           0.000     0.309    alu/currentFlags[3]_i_1_n_0
    SLICE_X29Y46         FDRE                                         r  alu/currentFlags_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/clkCounter_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/clkCounter_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.227ns (73.093%)  route 0.084ns (26.907%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y53         FDRE                         0.000     0.000 r  uart/clkCounter_reg[8]/C
    SLICE_X65Y53         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  uart/clkCounter_reg[8]/Q
                         net (fo=3, routed)           0.084     0.212    uart/clkCounter_reg[8]
    SLICE_X65Y53         LUT6 (Prop_lut6_I1_O)        0.099     0.311 r  uart/clkCounter[9]_i_1/O
                         net (fo=1, routed)           0.000     0.311    uart/clkCounter[9]
    SLICE_X65Y53         FDRE                                         r  uart/clkCounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/bitIndex_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/bitIndex_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.227ns (72.779%)  route 0.085ns (27.221%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y53         FDRE                         0.000     0.000 r  uart/bitIndex_reg[1]/C
    SLICE_X61Y53         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  uart/bitIndex_reg[1]/Q
                         net (fo=3, routed)           0.085     0.213    uart/bitIndex_reg_n_0_[1]
    SLICE_X61Y53         LUT6 (Prop_lut6_I0_O)        0.099     0.312 r  uart/bitIndex[2]_i_2/O
                         net (fo=1, routed)           0.000     0.312    uart/bitIndex[2]_i_2_n_0
    SLICE_X61Y53         FDRE                                         r  uart/bitIndex_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu/currentFlags_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            alu/currentFlags_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.186ns (58.702%)  route 0.131ns (41.298%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y46         FDRE                         0.000     0.000 r  alu/currentFlags_reg[0]/C
    SLICE_X32Y46         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  alu/currentFlags_reg[0]/Q
                         net (fo=2, routed)           0.131     0.272    alu/currentFlags[0]
    SLICE_X32Y46         LUT5 (Prop_lut5_I0_O)        0.045     0.317 r  alu/currentFlags[0]_i_1/O
                         net (fo=1, routed)           0.000     0.317    alu/currentFlags[0]_i_1_n_0
    SLICE_X32Y46         FDRE                                         r  alu/currentFlags_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu/currentFlags_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            flags_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.141ns (43.755%)  route 0.181ns (56.245%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y46         FDRE                         0.000     0.000 r  alu/currentFlags_reg[3]/C
    SLICE_X29Y46         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  alu/currentFlags_reg[3]/Q
                         net (fo=2, routed)           0.181     0.322    currentFlags[3]
    SLICE_X31Y48         FDRE                                         r  flags_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu/currentFlags_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            flags_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.331ns  (logic 0.141ns (42.631%)  route 0.190ns (57.369%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y46         FDRE                         0.000     0.000 r  alu/currentFlags_reg[0]/C
    SLICE_X32Y46         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  alu/currentFlags_reg[0]/Q
                         net (fo=2, routed)           0.190     0.331    currentFlags[0]
    SLICE_X33Y46         FDRE                                         r  flags_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/clkCounter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/clkCounter_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.334ns  (logic 0.186ns (55.741%)  route 0.148ns (44.259%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y53         FDRE                         0.000     0.000 r  uart/clkCounter_reg[2]/C
    SLICE_X61Y53         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/clkCounter_reg[2]/Q
                         net (fo=6, routed)           0.148     0.289    uart/clkCounter_reg[2]
    SLICE_X63Y53         LUT6 (Prop_lut6_I4_O)        0.045     0.334 r  uart/clkCounter[4]_i_1/O
                         net (fo=1, routed)           0.000     0.334    uart/clkCounter[4]
    SLICE_X63Y53         FDRE                                         r  uart/clkCounter_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu/internalResult_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            alu/internalResult_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.186ns (54.369%)  route 0.156ns (45.631%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y40          FDRE                         0.000     0.000 r  alu/internalResult_reg[23]/C
    SLICE_X7Y40          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  alu/internalResult_reg[23]/Q
                         net (fo=1, routed)           0.156     0.297    alu/internalResult__0[23]
    SLICE_X7Y40          LUT5 (Prop_lut5_I0_O)        0.045     0.342 r  alu/internalResult[23]_i_1/O
                         net (fo=7, routed)           0.000     0.342    alu/internalResult[23]
    SLICE_X7Y40          FDRE                                         r  alu/internalResult_reg[23]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw
                            (input port)
  Destination:            mainClk/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.813ns  (logic 1.701ns (29.259%)  route 4.112ns (70.741%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw (IN)
                         net (fo=0)                   0.000     0.000    sw
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF_inst/O
                         net (fo=9, routed)           3.152     4.605    mainClk/sw
    SLICE_X3Y70          LUT6 (Prop_lut6_I5_O)        0.124     4.729 r  mainClk/counter[7]_i_3/O
                         net (fo=2, routed)           0.301     5.030    mainClk/counter[7]_i_3_n_0
    SLICE_X3Y69          LUT4 (Prop_lut4_I3_O)        0.124     5.154 r  mainClk/counter[7]_i_1/O
                         net (fo=8, routed)           0.659     5.813    mainClk/counter[7]_i_1_n_0
    SLICE_X3Y71          FDRE                                         r  mainClk/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  boardclk (IN)
                         net (fo=0)                   0.000     0.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    boardclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.497     4.838    mainClk/boardclk
    SLICE_X3Y71          FDRE                                         r  mainClk/counter_reg[0]/C

Slack:                    inf
  Source:                 sw
                            (input port)
  Destination:            mainClk/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.813ns  (logic 1.701ns (29.259%)  route 4.112ns (70.741%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw (IN)
                         net (fo=0)                   0.000     0.000    sw
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF_inst/O
                         net (fo=9, routed)           3.152     4.605    mainClk/sw
    SLICE_X3Y70          LUT6 (Prop_lut6_I5_O)        0.124     4.729 r  mainClk/counter[7]_i_3/O
                         net (fo=2, routed)           0.301     5.030    mainClk/counter[7]_i_3_n_0
    SLICE_X3Y69          LUT4 (Prop_lut4_I3_O)        0.124     5.154 r  mainClk/counter[7]_i_1/O
                         net (fo=8, routed)           0.659     5.813    mainClk/counter[7]_i_1_n_0
    SLICE_X3Y71          FDRE                                         r  mainClk/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  boardclk (IN)
                         net (fo=0)                   0.000     0.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    boardclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.497     4.838    mainClk/boardclk
    SLICE_X3Y71          FDRE                                         r  mainClk/counter_reg[1]/C

Slack:                    inf
  Source:                 sw
                            (input port)
  Destination:            mainClk/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.813ns  (logic 1.701ns (29.259%)  route 4.112ns (70.741%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw (IN)
                         net (fo=0)                   0.000     0.000    sw
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF_inst/O
                         net (fo=9, routed)           3.152     4.605    mainClk/sw
    SLICE_X3Y70          LUT6 (Prop_lut6_I5_O)        0.124     4.729 r  mainClk/counter[7]_i_3/O
                         net (fo=2, routed)           0.301     5.030    mainClk/counter[7]_i_3_n_0
    SLICE_X3Y69          LUT4 (Prop_lut4_I3_O)        0.124     5.154 r  mainClk/counter[7]_i_1/O
                         net (fo=8, routed)           0.659     5.813    mainClk/counter[7]_i_1_n_0
    SLICE_X3Y71          FDRE                                         r  mainClk/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  boardclk (IN)
                         net (fo=0)                   0.000     0.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    boardclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.497     4.838    mainClk/boardclk
    SLICE_X3Y71          FDRE                                         r  mainClk/counter_reg[2]/C

Slack:                    inf
  Source:                 sw
                            (input port)
  Destination:            mainClk/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.813ns  (logic 1.701ns (29.259%)  route 4.112ns (70.741%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw (IN)
                         net (fo=0)                   0.000     0.000    sw
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF_inst/O
                         net (fo=9, routed)           3.152     4.605    mainClk/sw
    SLICE_X3Y70          LUT6 (Prop_lut6_I5_O)        0.124     4.729 r  mainClk/counter[7]_i_3/O
                         net (fo=2, routed)           0.301     5.030    mainClk/counter[7]_i_3_n_0
    SLICE_X3Y69          LUT4 (Prop_lut4_I3_O)        0.124     5.154 r  mainClk/counter[7]_i_1/O
                         net (fo=8, routed)           0.659     5.813    mainClk/counter[7]_i_1_n_0
    SLICE_X3Y71          FDRE                                         r  mainClk/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  boardclk (IN)
                         net (fo=0)                   0.000     0.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    boardclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.497     4.838    mainClk/boardclk
    SLICE_X3Y71          FDRE                                         r  mainClk/counter_reg[3]/C

Slack:                    inf
  Source:                 sw
                            (input port)
  Destination:            mainClk/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.813ns  (logic 1.701ns (29.259%)  route 4.112ns (70.741%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw (IN)
                         net (fo=0)                   0.000     0.000    sw
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF_inst/O
                         net (fo=9, routed)           3.152     4.605    mainClk/sw
    SLICE_X3Y70          LUT6 (Prop_lut6_I5_O)        0.124     4.729 r  mainClk/counter[7]_i_3/O
                         net (fo=2, routed)           0.301     5.030    mainClk/counter[7]_i_3_n_0
    SLICE_X3Y69          LUT4 (Prop_lut4_I3_O)        0.124     5.154 r  mainClk/counter[7]_i_1/O
                         net (fo=8, routed)           0.659     5.813    mainClk/counter[7]_i_1_n_0
    SLICE_X3Y71          FDRE                                         r  mainClk/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  boardclk (IN)
                         net (fo=0)                   0.000     0.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    boardclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.497     4.838    mainClk/boardclk
    SLICE_X3Y71          FDRE                                         r  mainClk/counter_reg[4]/C

Slack:                    inf
  Source:                 sw
                            (input port)
  Destination:            mainClk/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.671ns  (logic 1.701ns (29.991%)  route 3.970ns (70.009%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw (IN)
                         net (fo=0)                   0.000     0.000    sw
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF_inst/O
                         net (fo=9, routed)           3.152     4.605    mainClk/sw
    SLICE_X3Y70          LUT6 (Prop_lut6_I5_O)        0.124     4.729 r  mainClk/counter[7]_i_3/O
                         net (fo=2, routed)           0.301     5.030    mainClk/counter[7]_i_3_n_0
    SLICE_X3Y69          LUT4 (Prop_lut4_I3_O)        0.124     5.154 r  mainClk/counter[7]_i_1/O
                         net (fo=8, routed)           0.517     5.671    mainClk/counter[7]_i_1_n_0
    SLICE_X3Y70          FDRE                                         r  mainClk/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  boardclk (IN)
                         net (fo=0)                   0.000     0.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    boardclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.498     4.839    mainClk/boardclk
    SLICE_X3Y70          FDRE                                         r  mainClk/counter_reg[5]/C

Slack:                    inf
  Source:                 sw
                            (input port)
  Destination:            mainClk/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.671ns  (logic 1.701ns (29.991%)  route 3.970ns (70.009%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw (IN)
                         net (fo=0)                   0.000     0.000    sw
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF_inst/O
                         net (fo=9, routed)           3.152     4.605    mainClk/sw
    SLICE_X3Y70          LUT6 (Prop_lut6_I5_O)        0.124     4.729 r  mainClk/counter[7]_i_3/O
                         net (fo=2, routed)           0.301     5.030    mainClk/counter[7]_i_3_n_0
    SLICE_X3Y69          LUT4 (Prop_lut4_I3_O)        0.124     5.154 r  mainClk/counter[7]_i_1/O
                         net (fo=8, routed)           0.517     5.671    mainClk/counter[7]_i_1_n_0
    SLICE_X3Y70          FDRE                                         r  mainClk/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  boardclk (IN)
                         net (fo=0)                   0.000     0.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    boardclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.498     4.839    mainClk/boardclk
    SLICE_X3Y70          FDRE                                         r  mainClk/counter_reg[6]/C

Slack:                    inf
  Source:                 sw
                            (input port)
  Destination:            mainClk/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.671ns  (logic 1.701ns (29.991%)  route 3.970ns (70.009%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw (IN)
                         net (fo=0)                   0.000     0.000    sw
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF_inst/O
                         net (fo=9, routed)           3.152     4.605    mainClk/sw
    SLICE_X3Y70          LUT6 (Prop_lut6_I5_O)        0.124     4.729 r  mainClk/counter[7]_i_3/O
                         net (fo=2, routed)           0.301     5.030    mainClk/counter[7]_i_3_n_0
    SLICE_X3Y69          LUT4 (Prop_lut4_I3_O)        0.124     5.154 r  mainClk/counter[7]_i_1/O
                         net (fo=8, routed)           0.517     5.671    mainClk/counter[7]_i_1_n_0
    SLICE_X3Y70          FDRE                                         r  mainClk/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  boardclk (IN)
                         net (fo=0)                   0.000     0.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    boardclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.498     4.839    mainClk/boardclk
    SLICE_X3Y70          FDRE                                         r  mainClk/counter_reg[7]/C

Slack:                    inf
  Source:                 sw
                            (input port)
  Destination:            mainClk/clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.157ns  (logic 1.701ns (32.980%)  route 3.456ns (67.020%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw (IN)
                         net (fo=0)                   0.000     0.000    sw
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF_inst/O
                         net (fo=9, routed)           3.152     4.605    mainClk/sw
    SLICE_X3Y70          LUT6 (Prop_lut6_I5_O)        0.124     4.729 r  mainClk/counter[7]_i_3/O
                         net (fo=2, routed)           0.304     5.033    mainClk/counter[7]_i_3_n_0
    SLICE_X3Y69          LUT5 (Prop_lut5_I3_O)        0.124     5.157 r  mainClk/clk_i_1/O
                         net (fo=1, routed)           0.000     5.157    mainClk/clk_i_1_n_0
    SLICE_X3Y69          FDRE                                         r  mainClk/clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  boardclk (IN)
                         net (fo=0)                   0.000     0.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    boardclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.498     4.839    mainClk/boardclk
    SLICE_X3Y69          FDRE                                         r  mainClk/clk_reg/C

Slack:                    inf
  Source:                 sw
                            (input port)
  Destination:            mainClk/counter_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.939ns  (logic 1.453ns (36.881%)  route 2.486ns (63.119%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw (IN)
                         net (fo=0)                   0.000     0.000    sw
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF_inst/O
                         net (fo=9, routed)           2.486     3.939    mainClk/sw
    SLICE_X3Y70          FDRE                                         r  mainClk/counter_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  boardclk (IN)
                         net (fo=0)                   0.000     0.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    boardclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.498     4.839    mainClk/boardclk
    SLICE_X3Y70          FDRE                                         r  mainClk/counter_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw
                            (input port)
  Destination:            mainClk/counter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.168ns  (logic 0.221ns (18.917%)  route 0.947ns (81.083%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw (IN)
                         net (fo=0)                   0.000     0.000    sw
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF_inst/O
                         net (fo=9, routed)           0.947     1.168    mainClk/sw
    SLICE_X3Y71          FDRE                                         r  mainClk/counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  boardclk (IN)
                         net (fo=0)                   0.000     0.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    boardclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.851     1.979    mainClk/boardclk
    SLICE_X3Y71          FDRE                                         r  mainClk/counter_reg[0]/C

Slack:                    inf
  Source:                 sw
                            (input port)
  Destination:            mainClk/counter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.168ns  (logic 0.221ns (18.917%)  route 0.947ns (81.083%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw (IN)
                         net (fo=0)                   0.000     0.000    sw
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF_inst/O
                         net (fo=9, routed)           0.947     1.168    mainClk/sw
    SLICE_X3Y71          FDRE                                         r  mainClk/counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  boardclk (IN)
                         net (fo=0)                   0.000     0.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    boardclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.851     1.979    mainClk/boardclk
    SLICE_X3Y71          FDRE                                         r  mainClk/counter_reg[1]/C

Slack:                    inf
  Source:                 sw
                            (input port)
  Destination:            mainClk/counter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.168ns  (logic 0.221ns (18.917%)  route 0.947ns (81.083%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw (IN)
                         net (fo=0)                   0.000     0.000    sw
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF_inst/O
                         net (fo=9, routed)           0.947     1.168    mainClk/sw
    SLICE_X3Y71          FDRE                                         r  mainClk/counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  boardclk (IN)
                         net (fo=0)                   0.000     0.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    boardclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.851     1.979    mainClk/boardclk
    SLICE_X3Y71          FDRE                                         r  mainClk/counter_reg[2]/C

Slack:                    inf
  Source:                 sw
                            (input port)
  Destination:            mainClk/counter_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.168ns  (logic 0.221ns (18.917%)  route 0.947ns (81.083%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw (IN)
                         net (fo=0)                   0.000     0.000    sw
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF_inst/O
                         net (fo=9, routed)           0.947     1.168    mainClk/sw
    SLICE_X3Y71          FDRE                                         r  mainClk/counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  boardclk (IN)
                         net (fo=0)                   0.000     0.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    boardclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.851     1.979    mainClk/boardclk
    SLICE_X3Y71          FDRE                                         r  mainClk/counter_reg[3]/C

Slack:                    inf
  Source:                 sw
                            (input port)
  Destination:            mainClk/counter_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.168ns  (logic 0.221ns (18.917%)  route 0.947ns (81.083%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw (IN)
                         net (fo=0)                   0.000     0.000    sw
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF_inst/O
                         net (fo=9, routed)           0.947     1.168    mainClk/sw
    SLICE_X3Y71          FDRE                                         r  mainClk/counter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  boardclk (IN)
                         net (fo=0)                   0.000     0.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    boardclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.851     1.979    mainClk/boardclk
    SLICE_X3Y71          FDRE                                         r  mainClk/counter_reg[4]/C

Slack:                    inf
  Source:                 sw
                            (input port)
  Destination:            mainClk/counter_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.175ns  (logic 0.221ns (18.798%)  route 0.954ns (81.202%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw (IN)
                         net (fo=0)                   0.000     0.000    sw
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF_inst/O
                         net (fo=9, routed)           0.954     1.175    mainClk/sw
    SLICE_X3Y70          FDRE                                         r  mainClk/counter_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  boardclk (IN)
                         net (fo=0)                   0.000     0.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    boardclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.852     1.980    mainClk/boardclk
    SLICE_X3Y70          FDRE                                         r  mainClk/counter_reg[5]/C

Slack:                    inf
  Source:                 sw
                            (input port)
  Destination:            mainClk/counter_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.175ns  (logic 0.221ns (18.798%)  route 0.954ns (81.202%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw (IN)
                         net (fo=0)                   0.000     0.000    sw
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF_inst/O
                         net (fo=9, routed)           0.954     1.175    mainClk/sw
    SLICE_X3Y70          FDRE                                         r  mainClk/counter_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  boardclk (IN)
                         net (fo=0)                   0.000     0.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    boardclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.852     1.980    mainClk/boardclk
    SLICE_X3Y70          FDRE                                         r  mainClk/counter_reg[6]/C

Slack:                    inf
  Source:                 sw
                            (input port)
  Destination:            mainClk/counter_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.175ns  (logic 0.221ns (18.798%)  route 0.954ns (81.202%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw (IN)
                         net (fo=0)                   0.000     0.000    sw
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF_inst/O
                         net (fo=9, routed)           0.954     1.175    mainClk/sw
    SLICE_X3Y70          FDRE                                         r  mainClk/counter_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  boardclk (IN)
                         net (fo=0)                   0.000     0.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    boardclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.852     1.980    mainClk/boardclk
    SLICE_X3Y70          FDRE                                         r  mainClk/counter_reg[7]/C

Slack:                    inf
  Source:                 sw
                            (input port)
  Destination:            mainClk/clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.606ns  (logic 0.311ns (19.358%)  route 1.295ns (80.642%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw (IN)
                         net (fo=0)                   0.000     0.000    sw
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF_inst/O
                         net (fo=9, routed)           1.181     1.402    mainClk/sw
    SLICE_X3Y70          LUT6 (Prop_lut6_I5_O)        0.045     1.447 r  mainClk/counter[7]_i_3/O
                         net (fo=2, routed)           0.114     1.561    mainClk/counter[7]_i_3_n_0
    SLICE_X3Y69          LUT5 (Prop_lut5_I3_O)        0.045     1.606 r  mainClk/clk_i_1/O
                         net (fo=1, routed)           0.000     1.606    mainClk/clk_i_1_n_0
    SLICE_X3Y69          FDRE                                         r  mainClk/clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  boardclk (IN)
                         net (fo=0)                   0.000     0.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    boardclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.853     1.981    mainClk/boardclk
    SLICE_X3Y69          FDRE                                         r  mainClk/clk_reg/C

Slack:                    inf
  Source:                 sw
                            (input port)
  Destination:            mainClk/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.794ns  (logic 0.311ns (17.331%)  route 1.483ns (82.669%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw (IN)
                         net (fo=0)                   0.000     0.000    sw
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF_inst/O
                         net (fo=9, routed)           1.181     1.402    mainClk/sw
    SLICE_X3Y70          LUT6 (Prop_lut6_I5_O)        0.045     1.447 r  mainClk/counter[7]_i_3/O
                         net (fo=2, routed)           0.113     1.560    mainClk/counter[7]_i_3_n_0
    SLICE_X3Y69          LUT4 (Prop_lut4_I3_O)        0.045     1.605 r  mainClk/counter[7]_i_1/O
                         net (fo=8, routed)           0.189     1.794    mainClk/counter[7]_i_1_n_0
    SLICE_X3Y70          FDRE                                         r  mainClk/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  boardclk (IN)
                         net (fo=0)                   0.000     0.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    boardclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.852     1.980    mainClk/boardclk
    SLICE_X3Y70          FDRE                                         r  mainClk/counter_reg[5]/C





