#Clock Source
set_property -dict {PACKAGE_PIN E3 IOSTANDARD LVCMOS33} [get_ports CLK]
create_clock -period 10.000 -name sys_clk_pin -waveform {0.000 5.000} -add [get_ports CLK]

#Uart
set_property -dict { PACKAGE_PIN D10   IOSTANDARD LVCMOS33 } [get_ports { TX }];
#set_property -dict {PACKAGE_PIN A9 IOSTANDARD LVCMOS33} [get_ports RX];

#Buttons
set_property -dict { PACKAGE_PIN D9    IOSTANDARD LVCMOS33 } [get_ports { BUTTON[0] }];
set_property -dict { PACKAGE_PIN C9    IOSTANDARD LVCMOS33 } [get_ports { BUTTON[1] }];
set_property -dict { PACKAGE_PIN B9    IOSTANDARD LVCMOS33 } [get_ports { BUTTON[2] }];
set_property -dict { PACKAGE_PIN B8    IOSTANDARD LVCMOS33 } [get_ports { BUTTON[3] }];

create_pblock pblock_clk_div
add_cells_to_pblock [get_pblocks pblock_clk_div] [get_cells -quiet [list clk_div]]
resize_pblock [get_pblocks pblock_clk_div] -add {SLICE_X66Y134:SLICE_X79Y149}
resize_pblock [get_pblocks pblock_clk_div] -add {RAMB18_X2Y54:RAMB18_X2Y59}
resize_pblock [get_pblocks pblock_clk_div] -add {RAMB36_X2Y27:RAMB36_X2Y29}
set_property BEL MMCME2_ADV [get_cells clk_div/MMCME2_ADV_inst]
set_property LOC MMCME2_ADV_X1Y1 [get_cells clk_div/MMCME2_ADV_inst]
set_property SNAPPING_MODE ON [get_pblocks pblock_clk_div]

create_pblock pblock_uart_ctrl
add_cells_to_pblock [get_pblocks pblock_uart_ctrl] [get_cells -quiet [list uart_ctrl]]
resize_pblock [get_pblocks pblock_uart_ctrl] -add {SLICE_X52Y134:SLICE_X65Y149}
resize_pblock [get_pblocks pblock_uart_ctrl] -add {RAMB18_X1Y54:RAMB18_X1Y59}
resize_pblock [get_pblocks pblock_uart_ctrl] -add {RAMB36_X1Y27:RAMB36_X1Y29}
set_property SNAPPING_MODE ON [get_pblocks pblock_uart_ctrl]

create_pblock pblock_rram_ctrl
add_cells_to_pblock [get_pblocks pblock_rram_ctrl] [get_cells -quiet [list rram_ctrl instdb]]
resize_pblock [get_pblocks pblock_rram_ctrl] -add {SLICE_X52Y0:SLICE_X79Y133}
resize_pblock [get_pblocks pblock_rram_ctrl] -add {RAMB18_X1Y0:RAMB18_X2Y51}
resize_pblock [get_pblocks pblock_rram_ctrl] -add {RAMB36_X1Y0:RAMB36_X2Y25}
set_property SNAPPING_MODE ON [get_pblocks pblock_rram_ctrl]

set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[0].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X38Y128 	[get_cells {rram_ctrl/rram/genblk1[0].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[0].g_and_1/o_INST_0}]
set_property LOC SLICE_X46Y128 	[get_cells {rram_ctrl/rram/genblk1[0].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[0].g_and_2/o_INST_0}]
set_property LOC SLICE_X38Y128 	[get_cells {rram_ctrl/rram/genblk1[0].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[0].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y128 	[get_cells {rram_ctrl/rram/genblk1[0].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[0].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y128 	[get_cells {rram_ctrl/rram/genblk1[0].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[0].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y128 	[get_cells {rram_ctrl/rram/genblk1[0].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[0].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y128 	[get_cells {rram_ctrl/rram/genblk1[0].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[0].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y128 	[get_cells {rram_ctrl/rram/genblk1[0].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[0].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y128 	[get_cells {rram_ctrl/rram/genblk1[0].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[0].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y128 	[get_cells {rram_ctrl/rram/genblk1[0].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[0].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y128 	[get_cells {rram_ctrl/rram/genblk1[0].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[0].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y128 	[get_cells {rram_ctrl/rram/genblk1[0].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[0].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X39Y128 	[get_cells {rram_ctrl/rram/genblk1[0].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[0].g_out_buff_1}]
set_property LOC SLICE_X47Y128 	[get_cells {rram_ctrl/rram/genblk1[0].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[0].g_out_buff_2}]
set_property LOC SLICE_X42Y128 	[get_cells {rram_ctrl/rram/genblk1[0].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[0].g_en_buff}]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[1].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X38Y129 	[get_cells {rram_ctrl/rram/genblk1[1].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[1].g_and_1/o_INST_0}]
set_property LOC SLICE_X46Y129 	[get_cells {rram_ctrl/rram/genblk1[1].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[1].g_and_2/o_INST_0}]
set_property LOC SLICE_X38Y129 	[get_cells {rram_ctrl/rram/genblk1[1].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[1].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y129 	[get_cells {rram_ctrl/rram/genblk1[1].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[1].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y129 	[get_cells {rram_ctrl/rram/genblk1[1].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[1].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y129 	[get_cells {rram_ctrl/rram/genblk1[1].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[1].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y129 	[get_cells {rram_ctrl/rram/genblk1[1].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[1].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y129 	[get_cells {rram_ctrl/rram/genblk1[1].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[1].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y129 	[get_cells {rram_ctrl/rram/genblk1[1].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[1].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y129 	[get_cells {rram_ctrl/rram/genblk1[1].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[1].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y129 	[get_cells {rram_ctrl/rram/genblk1[1].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[1].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y129 	[get_cells {rram_ctrl/rram/genblk1[1].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[1].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X39Y129 	[get_cells {rram_ctrl/rram/genblk1[1].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[1].g_out_buff_1}]
set_property LOC SLICE_X47Y129 	[get_cells {rram_ctrl/rram/genblk1[1].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[1].g_out_buff_2}]
set_property LOC SLICE_X42Y129 	[get_cells {rram_ctrl/rram/genblk1[1].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[1].g_en_buff}]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[2].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X38Y130 	[get_cells {rram_ctrl/rram/genblk1[2].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[2].g_and_1/o_INST_0}]
set_property LOC SLICE_X46Y130 	[get_cells {rram_ctrl/rram/genblk1[2].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[2].g_and_2/o_INST_0}]
set_property LOC SLICE_X38Y130 	[get_cells {rram_ctrl/rram/genblk1[2].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[2].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y130 	[get_cells {rram_ctrl/rram/genblk1[2].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[2].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y130 	[get_cells {rram_ctrl/rram/genblk1[2].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[2].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y130 	[get_cells {rram_ctrl/rram/genblk1[2].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[2].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y130 	[get_cells {rram_ctrl/rram/genblk1[2].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[2].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y130 	[get_cells {rram_ctrl/rram/genblk1[2].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[2].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y130 	[get_cells {rram_ctrl/rram/genblk1[2].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[2].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y130 	[get_cells {rram_ctrl/rram/genblk1[2].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[2].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y130 	[get_cells {rram_ctrl/rram/genblk1[2].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[2].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y130 	[get_cells {rram_ctrl/rram/genblk1[2].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[2].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X39Y130 	[get_cells {rram_ctrl/rram/genblk1[2].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[2].g_out_buff_1}]
set_property LOC SLICE_X47Y130 	[get_cells {rram_ctrl/rram/genblk1[2].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[2].g_out_buff_2}]
set_property LOC SLICE_X42Y130 	[get_cells {rram_ctrl/rram/genblk1[2].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[2].g_en_buff}]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[3].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X38Y131 	[get_cells {rram_ctrl/rram/genblk1[3].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[3].g_and_1/o_INST_0}]
set_property LOC SLICE_X46Y131 	[get_cells {rram_ctrl/rram/genblk1[3].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[3].g_and_2/o_INST_0}]
set_property LOC SLICE_X38Y131 	[get_cells {rram_ctrl/rram/genblk1[3].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[3].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y131 	[get_cells {rram_ctrl/rram/genblk1[3].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[3].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y131 	[get_cells {rram_ctrl/rram/genblk1[3].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[3].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y131 	[get_cells {rram_ctrl/rram/genblk1[3].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[3].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y131 	[get_cells {rram_ctrl/rram/genblk1[3].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[3].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y131 	[get_cells {rram_ctrl/rram/genblk1[3].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[3].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y131 	[get_cells {rram_ctrl/rram/genblk1[3].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[3].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y131 	[get_cells {rram_ctrl/rram/genblk1[3].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[3].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y131 	[get_cells {rram_ctrl/rram/genblk1[3].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[3].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y131 	[get_cells {rram_ctrl/rram/genblk1[3].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[3].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X39Y131 	[get_cells {rram_ctrl/rram/genblk1[3].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[3].g_out_buff_1}]
set_property LOC SLICE_X47Y131 	[get_cells {rram_ctrl/rram/genblk1[3].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[3].g_out_buff_2}]
set_property LOC SLICE_X42Y131 	[get_cells {rram_ctrl/rram/genblk1[3].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[3].g_en_buff}]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[4].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X38Y132 	[get_cells {rram_ctrl/rram/genblk1[4].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[4].g_and_1/o_INST_0}]
set_property LOC SLICE_X46Y132 	[get_cells {rram_ctrl/rram/genblk1[4].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[4].g_and_2/o_INST_0}]
set_property LOC SLICE_X38Y132 	[get_cells {rram_ctrl/rram/genblk1[4].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[4].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y132 	[get_cells {rram_ctrl/rram/genblk1[4].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[4].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y132 	[get_cells {rram_ctrl/rram/genblk1[4].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[4].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y132 	[get_cells {rram_ctrl/rram/genblk1[4].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[4].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y132 	[get_cells {rram_ctrl/rram/genblk1[4].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[4].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y132 	[get_cells {rram_ctrl/rram/genblk1[4].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[4].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y132 	[get_cells {rram_ctrl/rram/genblk1[4].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[4].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y132 	[get_cells {rram_ctrl/rram/genblk1[4].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[4].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y132 	[get_cells {rram_ctrl/rram/genblk1[4].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[4].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y132 	[get_cells {rram_ctrl/rram/genblk1[4].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[4].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X39Y132 	[get_cells {rram_ctrl/rram/genblk1[4].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[4].g_out_buff_1}]
set_property LOC SLICE_X47Y132 	[get_cells {rram_ctrl/rram/genblk1[4].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[4].g_out_buff_2}]
set_property LOC SLICE_X42Y132 	[get_cells {rram_ctrl/rram/genblk1[4].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[4].g_en_buff}]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[5].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X38Y133 	[get_cells {rram_ctrl/rram/genblk1[5].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[5].g_and_1/o_INST_0}]
set_property LOC SLICE_X46Y133 	[get_cells {rram_ctrl/rram/genblk1[5].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[5].g_and_2/o_INST_0}]
set_property LOC SLICE_X38Y133 	[get_cells {rram_ctrl/rram/genblk1[5].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[5].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y133 	[get_cells {rram_ctrl/rram/genblk1[5].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[5].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y133 	[get_cells {rram_ctrl/rram/genblk1[5].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[5].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y133 	[get_cells {rram_ctrl/rram/genblk1[5].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[5].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y133 	[get_cells {rram_ctrl/rram/genblk1[5].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[5].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y133 	[get_cells {rram_ctrl/rram/genblk1[5].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[5].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y133 	[get_cells {rram_ctrl/rram/genblk1[5].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[5].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y133 	[get_cells {rram_ctrl/rram/genblk1[5].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[5].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y133 	[get_cells {rram_ctrl/rram/genblk1[5].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[5].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y133 	[get_cells {rram_ctrl/rram/genblk1[5].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[5].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X39Y133 	[get_cells {rram_ctrl/rram/genblk1[5].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[5].g_out_buff_1}]
set_property LOC SLICE_X47Y133 	[get_cells {rram_ctrl/rram/genblk1[5].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[5].g_out_buff_2}]
set_property LOC SLICE_X42Y133 	[get_cells {rram_ctrl/rram/genblk1[5].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[5].g_en_buff}]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[6].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X38Y134 	[get_cells {rram_ctrl/rram/genblk1[6].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[6].g_and_1/o_INST_0}]
set_property LOC SLICE_X46Y134 	[get_cells {rram_ctrl/rram/genblk1[6].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[6].g_and_2/o_INST_0}]
set_property LOC SLICE_X38Y134 	[get_cells {rram_ctrl/rram/genblk1[6].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[6].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y134 	[get_cells {rram_ctrl/rram/genblk1[6].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[6].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y134 	[get_cells {rram_ctrl/rram/genblk1[6].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[6].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y134 	[get_cells {rram_ctrl/rram/genblk1[6].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[6].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y134 	[get_cells {rram_ctrl/rram/genblk1[6].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[6].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y134 	[get_cells {rram_ctrl/rram/genblk1[6].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[6].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y134 	[get_cells {rram_ctrl/rram/genblk1[6].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[6].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y134 	[get_cells {rram_ctrl/rram/genblk1[6].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[6].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y134 	[get_cells {rram_ctrl/rram/genblk1[6].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[6].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y134 	[get_cells {rram_ctrl/rram/genblk1[6].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[6].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X39Y134 	[get_cells {rram_ctrl/rram/genblk1[6].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[6].g_out_buff_1}]
set_property LOC SLICE_X47Y134 	[get_cells {rram_ctrl/rram/genblk1[6].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[6].g_out_buff_2}]
set_property LOC SLICE_X42Y134 	[get_cells {rram_ctrl/rram/genblk1[6].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[6].g_en_buff}]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[7].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X38Y135 	[get_cells {rram_ctrl/rram/genblk1[7].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[7].g_and_1/o_INST_0}]
set_property LOC SLICE_X46Y135 	[get_cells {rram_ctrl/rram/genblk1[7].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[7].g_and_2/o_INST_0}]
set_property LOC SLICE_X38Y135 	[get_cells {rram_ctrl/rram/genblk1[7].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[7].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y135 	[get_cells {rram_ctrl/rram/genblk1[7].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[7].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y135 	[get_cells {rram_ctrl/rram/genblk1[7].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[7].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y135 	[get_cells {rram_ctrl/rram/genblk1[7].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[7].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y135 	[get_cells {rram_ctrl/rram/genblk1[7].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[7].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y135 	[get_cells {rram_ctrl/rram/genblk1[7].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[7].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y135 	[get_cells {rram_ctrl/rram/genblk1[7].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[7].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y135 	[get_cells {rram_ctrl/rram/genblk1[7].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[7].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y135 	[get_cells {rram_ctrl/rram/genblk1[7].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[7].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y135 	[get_cells {rram_ctrl/rram/genblk1[7].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[7].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X39Y135 	[get_cells {rram_ctrl/rram/genblk1[7].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[7].g_out_buff_1}]
set_property LOC SLICE_X47Y135 	[get_cells {rram_ctrl/rram/genblk1[7].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[7].g_out_buff_2}]
set_property LOC SLICE_X42Y135 	[get_cells {rram_ctrl/rram/genblk1[7].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[7].g_en_buff}]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[8].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X38Y136 	[get_cells {rram_ctrl/rram/genblk1[8].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[8].g_and_1/o_INST_0}]
set_property LOC SLICE_X46Y136 	[get_cells {rram_ctrl/rram/genblk1[8].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[8].g_and_2/o_INST_0}]
set_property LOC SLICE_X38Y136 	[get_cells {rram_ctrl/rram/genblk1[8].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[8].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y136 	[get_cells {rram_ctrl/rram/genblk1[8].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[8].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y136 	[get_cells {rram_ctrl/rram/genblk1[8].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[8].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y136 	[get_cells {rram_ctrl/rram/genblk1[8].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[8].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y136 	[get_cells {rram_ctrl/rram/genblk1[8].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[8].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y136 	[get_cells {rram_ctrl/rram/genblk1[8].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[8].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y136 	[get_cells {rram_ctrl/rram/genblk1[8].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[8].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y136 	[get_cells {rram_ctrl/rram/genblk1[8].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[8].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y136 	[get_cells {rram_ctrl/rram/genblk1[8].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[8].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y136 	[get_cells {rram_ctrl/rram/genblk1[8].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[8].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X39Y136 	[get_cells {rram_ctrl/rram/genblk1[8].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[8].g_out_buff_1}]
set_property LOC SLICE_X47Y136 	[get_cells {rram_ctrl/rram/genblk1[8].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[8].g_out_buff_2}]
set_property LOC SLICE_X42Y136 	[get_cells {rram_ctrl/rram/genblk1[8].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[8].g_en_buff}]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[9].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X38Y137 	[get_cells {rram_ctrl/rram/genblk1[9].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[9].g_and_1/o_INST_0}]
set_property LOC SLICE_X46Y137 	[get_cells {rram_ctrl/rram/genblk1[9].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[9].g_and_2/o_INST_0}]
set_property LOC SLICE_X38Y137 	[get_cells {rram_ctrl/rram/genblk1[9].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[9].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y137 	[get_cells {rram_ctrl/rram/genblk1[9].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[9].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y137 	[get_cells {rram_ctrl/rram/genblk1[9].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[9].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y137 	[get_cells {rram_ctrl/rram/genblk1[9].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[9].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y137 	[get_cells {rram_ctrl/rram/genblk1[9].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[9].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y137 	[get_cells {rram_ctrl/rram/genblk1[9].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[9].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y137 	[get_cells {rram_ctrl/rram/genblk1[9].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[9].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y137 	[get_cells {rram_ctrl/rram/genblk1[9].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[9].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y137 	[get_cells {rram_ctrl/rram/genblk1[9].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[9].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y137 	[get_cells {rram_ctrl/rram/genblk1[9].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[9].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X39Y137 	[get_cells {rram_ctrl/rram/genblk1[9].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[9].g_out_buff_1}]
set_property LOC SLICE_X47Y137 	[get_cells {rram_ctrl/rram/genblk1[9].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[9].g_out_buff_2}]
set_property LOC SLICE_X42Y137 	[get_cells {rram_ctrl/rram/genblk1[9].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[9].g_en_buff}]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[10].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X38Y138 	[get_cells {rram_ctrl/rram/genblk1[10].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[10].g_and_1/o_INST_0}]
set_property LOC SLICE_X46Y138 	[get_cells {rram_ctrl/rram/genblk1[10].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[10].g_and_2/o_INST_0}]
set_property LOC SLICE_X38Y138 	[get_cells {rram_ctrl/rram/genblk1[10].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[10].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y138 	[get_cells {rram_ctrl/rram/genblk1[10].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[10].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y138 	[get_cells {rram_ctrl/rram/genblk1[10].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[10].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y138 	[get_cells {rram_ctrl/rram/genblk1[10].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[10].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y138 	[get_cells {rram_ctrl/rram/genblk1[10].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[10].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y138 	[get_cells {rram_ctrl/rram/genblk1[10].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[10].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y138 	[get_cells {rram_ctrl/rram/genblk1[10].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[10].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y138 	[get_cells {rram_ctrl/rram/genblk1[10].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[10].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y138 	[get_cells {rram_ctrl/rram/genblk1[10].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[10].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y138 	[get_cells {rram_ctrl/rram/genblk1[10].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[10].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X39Y138 	[get_cells {rram_ctrl/rram/genblk1[10].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[10].g_out_buff_1}]
set_property LOC SLICE_X47Y138 	[get_cells {rram_ctrl/rram/genblk1[10].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[10].g_out_buff_2}]
set_property LOC SLICE_X42Y138 	[get_cells {rram_ctrl/rram/genblk1[10].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[10].g_en_buff}]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[11].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X38Y139 	[get_cells {rram_ctrl/rram/genblk1[11].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[11].g_and_1/o_INST_0}]
set_property LOC SLICE_X46Y139 	[get_cells {rram_ctrl/rram/genblk1[11].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[11].g_and_2/o_INST_0}]
set_property LOC SLICE_X38Y139 	[get_cells {rram_ctrl/rram/genblk1[11].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[11].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y139 	[get_cells {rram_ctrl/rram/genblk1[11].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[11].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y139 	[get_cells {rram_ctrl/rram/genblk1[11].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[11].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y139 	[get_cells {rram_ctrl/rram/genblk1[11].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[11].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y139 	[get_cells {rram_ctrl/rram/genblk1[11].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[11].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y139 	[get_cells {rram_ctrl/rram/genblk1[11].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[11].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y139 	[get_cells {rram_ctrl/rram/genblk1[11].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[11].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y139 	[get_cells {rram_ctrl/rram/genblk1[11].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[11].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y139 	[get_cells {rram_ctrl/rram/genblk1[11].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[11].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y139 	[get_cells {rram_ctrl/rram/genblk1[11].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[11].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X39Y139 	[get_cells {rram_ctrl/rram/genblk1[11].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[11].g_out_buff_1}]
set_property LOC SLICE_X47Y139 	[get_cells {rram_ctrl/rram/genblk1[11].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[11].g_out_buff_2}]
set_property LOC SLICE_X42Y139 	[get_cells {rram_ctrl/rram/genblk1[11].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[11].g_en_buff}]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[12].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X38Y140 	[get_cells {rram_ctrl/rram/genblk1[12].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[12].g_and_1/o_INST_0}]
set_property LOC SLICE_X46Y140 	[get_cells {rram_ctrl/rram/genblk1[12].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[12].g_and_2/o_INST_0}]
set_property LOC SLICE_X38Y140 	[get_cells {rram_ctrl/rram/genblk1[12].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[12].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y140 	[get_cells {rram_ctrl/rram/genblk1[12].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[12].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y140 	[get_cells {rram_ctrl/rram/genblk1[12].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[12].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y140 	[get_cells {rram_ctrl/rram/genblk1[12].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[12].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y140 	[get_cells {rram_ctrl/rram/genblk1[12].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[12].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y140 	[get_cells {rram_ctrl/rram/genblk1[12].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[12].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y140 	[get_cells {rram_ctrl/rram/genblk1[12].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[12].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y140 	[get_cells {rram_ctrl/rram/genblk1[12].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[12].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y140 	[get_cells {rram_ctrl/rram/genblk1[12].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[12].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y140 	[get_cells {rram_ctrl/rram/genblk1[12].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[12].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X39Y140 	[get_cells {rram_ctrl/rram/genblk1[12].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[12].g_out_buff_1}]
set_property LOC SLICE_X47Y140 	[get_cells {rram_ctrl/rram/genblk1[12].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[12].g_out_buff_2}]
set_property LOC SLICE_X42Y140 	[get_cells {rram_ctrl/rram/genblk1[12].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[12].g_en_buff}]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[13].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X38Y141 	[get_cells {rram_ctrl/rram/genblk1[13].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[13].g_and_1/o_INST_0}]
set_property LOC SLICE_X46Y141 	[get_cells {rram_ctrl/rram/genblk1[13].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[13].g_and_2/o_INST_0}]
set_property LOC SLICE_X38Y141 	[get_cells {rram_ctrl/rram/genblk1[13].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[13].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y141 	[get_cells {rram_ctrl/rram/genblk1[13].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[13].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y141 	[get_cells {rram_ctrl/rram/genblk1[13].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[13].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y141 	[get_cells {rram_ctrl/rram/genblk1[13].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[13].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y141 	[get_cells {rram_ctrl/rram/genblk1[13].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[13].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y141 	[get_cells {rram_ctrl/rram/genblk1[13].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[13].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y141 	[get_cells {rram_ctrl/rram/genblk1[13].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[13].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y141 	[get_cells {rram_ctrl/rram/genblk1[13].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[13].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y141 	[get_cells {rram_ctrl/rram/genblk1[13].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[13].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y141 	[get_cells {rram_ctrl/rram/genblk1[13].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[13].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X39Y141 	[get_cells {rram_ctrl/rram/genblk1[13].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[13].g_out_buff_1}]
set_property LOC SLICE_X47Y141 	[get_cells {rram_ctrl/rram/genblk1[13].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[13].g_out_buff_2}]
set_property LOC SLICE_X42Y141 	[get_cells {rram_ctrl/rram/genblk1[13].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[13].g_en_buff}]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[14].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X38Y142 	[get_cells {rram_ctrl/rram/genblk1[14].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[14].g_and_1/o_INST_0}]
set_property LOC SLICE_X46Y142 	[get_cells {rram_ctrl/rram/genblk1[14].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[14].g_and_2/o_INST_0}]
set_property LOC SLICE_X38Y142 	[get_cells {rram_ctrl/rram/genblk1[14].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[14].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y142 	[get_cells {rram_ctrl/rram/genblk1[14].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[14].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y142 	[get_cells {rram_ctrl/rram/genblk1[14].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[14].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y142 	[get_cells {rram_ctrl/rram/genblk1[14].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[14].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y142 	[get_cells {rram_ctrl/rram/genblk1[14].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[14].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y142 	[get_cells {rram_ctrl/rram/genblk1[14].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[14].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y142 	[get_cells {rram_ctrl/rram/genblk1[14].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[14].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y142 	[get_cells {rram_ctrl/rram/genblk1[14].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[14].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y142 	[get_cells {rram_ctrl/rram/genblk1[14].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[14].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y142 	[get_cells {rram_ctrl/rram/genblk1[14].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[14].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X39Y142 	[get_cells {rram_ctrl/rram/genblk1[14].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[14].g_out_buff_1}]
set_property LOC SLICE_X47Y142 	[get_cells {rram_ctrl/rram/genblk1[14].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[14].g_out_buff_2}]
set_property LOC SLICE_X42Y142 	[get_cells {rram_ctrl/rram/genblk1[14].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[14].g_en_buff}]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[15].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X38Y143 	[get_cells {rram_ctrl/rram/genblk1[15].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[15].g_and_1/o_INST_0}]
set_property LOC SLICE_X46Y143 	[get_cells {rram_ctrl/rram/genblk1[15].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[15].g_and_2/o_INST_0}]
set_property LOC SLICE_X38Y143 	[get_cells {rram_ctrl/rram/genblk1[15].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[15].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y143 	[get_cells {rram_ctrl/rram/genblk1[15].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[15].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y143 	[get_cells {rram_ctrl/rram/genblk1[15].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[15].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y143 	[get_cells {rram_ctrl/rram/genblk1[15].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[15].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y143 	[get_cells {rram_ctrl/rram/genblk1[15].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[15].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y143 	[get_cells {rram_ctrl/rram/genblk1[15].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[15].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y143 	[get_cells {rram_ctrl/rram/genblk1[15].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[15].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y143 	[get_cells {rram_ctrl/rram/genblk1[15].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[15].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y143 	[get_cells {rram_ctrl/rram/genblk1[15].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[15].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y143 	[get_cells {rram_ctrl/rram/genblk1[15].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[15].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X39Y143 	[get_cells {rram_ctrl/rram/genblk1[15].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[15].g_out_buff_1}]
set_property LOC SLICE_X47Y143 	[get_cells {rram_ctrl/rram/genblk1[15].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[15].g_out_buff_2}]
set_property LOC SLICE_X42Y143 	[get_cells {rram_ctrl/rram/genblk1[15].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[15].g_en_buff}]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[16].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X38Y144 	[get_cells {rram_ctrl/rram/genblk1[16].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[16].g_and_1/o_INST_0}]
set_property LOC SLICE_X46Y144 	[get_cells {rram_ctrl/rram/genblk1[16].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[16].g_and_2/o_INST_0}]
set_property LOC SLICE_X38Y144 	[get_cells {rram_ctrl/rram/genblk1[16].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[16].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y144 	[get_cells {rram_ctrl/rram/genblk1[16].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[16].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y144 	[get_cells {rram_ctrl/rram/genblk1[16].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[16].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y144 	[get_cells {rram_ctrl/rram/genblk1[16].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[16].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y144 	[get_cells {rram_ctrl/rram/genblk1[16].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[16].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y144 	[get_cells {rram_ctrl/rram/genblk1[16].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[16].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y144 	[get_cells {rram_ctrl/rram/genblk1[16].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[16].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y144 	[get_cells {rram_ctrl/rram/genblk1[16].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[16].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y144 	[get_cells {rram_ctrl/rram/genblk1[16].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[16].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y144 	[get_cells {rram_ctrl/rram/genblk1[16].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[16].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X39Y144 	[get_cells {rram_ctrl/rram/genblk1[16].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[16].g_out_buff_1}]
set_property LOC SLICE_X47Y144 	[get_cells {rram_ctrl/rram/genblk1[16].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[16].g_out_buff_2}]
set_property LOC SLICE_X42Y144 	[get_cells {rram_ctrl/rram/genblk1[16].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[16].g_en_buff}]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[17].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X38Y145 	[get_cells {rram_ctrl/rram/genblk1[17].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[17].g_and_1/o_INST_0}]
set_property LOC SLICE_X46Y145 	[get_cells {rram_ctrl/rram/genblk1[17].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[17].g_and_2/o_INST_0}]
set_property LOC SLICE_X38Y145 	[get_cells {rram_ctrl/rram/genblk1[17].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[17].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y145 	[get_cells {rram_ctrl/rram/genblk1[17].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[17].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y145 	[get_cells {rram_ctrl/rram/genblk1[17].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[17].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y145 	[get_cells {rram_ctrl/rram/genblk1[17].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[17].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y145 	[get_cells {rram_ctrl/rram/genblk1[17].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[17].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y145 	[get_cells {rram_ctrl/rram/genblk1[17].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[17].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y145 	[get_cells {rram_ctrl/rram/genblk1[17].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[17].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y145 	[get_cells {rram_ctrl/rram/genblk1[17].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[17].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y145 	[get_cells {rram_ctrl/rram/genblk1[17].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[17].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y145 	[get_cells {rram_ctrl/rram/genblk1[17].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[17].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X39Y145 	[get_cells {rram_ctrl/rram/genblk1[17].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[17].g_out_buff_1}]
set_property LOC SLICE_X47Y145 	[get_cells {rram_ctrl/rram/genblk1[17].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[17].g_out_buff_2}]
set_property LOC SLICE_X42Y145 	[get_cells {rram_ctrl/rram/genblk1[17].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[17].g_en_buff}]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[18].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X38Y146 	[get_cells {rram_ctrl/rram/genblk1[18].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[18].g_and_1/o_INST_0}]
set_property LOC SLICE_X46Y146 	[get_cells {rram_ctrl/rram/genblk1[18].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[18].g_and_2/o_INST_0}]
set_property LOC SLICE_X38Y146 	[get_cells {rram_ctrl/rram/genblk1[18].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[18].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y146 	[get_cells {rram_ctrl/rram/genblk1[18].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[18].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y146 	[get_cells {rram_ctrl/rram/genblk1[18].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[18].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y146 	[get_cells {rram_ctrl/rram/genblk1[18].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[18].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y146 	[get_cells {rram_ctrl/rram/genblk1[18].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[18].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y146 	[get_cells {rram_ctrl/rram/genblk1[18].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[18].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y146 	[get_cells {rram_ctrl/rram/genblk1[18].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[18].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y146 	[get_cells {rram_ctrl/rram/genblk1[18].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[18].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y146 	[get_cells {rram_ctrl/rram/genblk1[18].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[18].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y146 	[get_cells {rram_ctrl/rram/genblk1[18].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[18].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X39Y146 	[get_cells {rram_ctrl/rram/genblk1[18].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[18].g_out_buff_1}]
set_property LOC SLICE_X47Y146 	[get_cells {rram_ctrl/rram/genblk1[18].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[18].g_out_buff_2}]
set_property LOC SLICE_X42Y146 	[get_cells {rram_ctrl/rram/genblk1[18].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[18].g_en_buff}]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[19].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X38Y147 	[get_cells {rram_ctrl/rram/genblk1[19].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[19].g_and_1/o_INST_0}]
set_property LOC SLICE_X46Y147 	[get_cells {rram_ctrl/rram/genblk1[19].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[19].g_and_2/o_INST_0}]
set_property LOC SLICE_X38Y147 	[get_cells {rram_ctrl/rram/genblk1[19].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[19].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y147 	[get_cells {rram_ctrl/rram/genblk1[19].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[19].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y147 	[get_cells {rram_ctrl/rram/genblk1[19].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[19].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y147 	[get_cells {rram_ctrl/rram/genblk1[19].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[19].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y147 	[get_cells {rram_ctrl/rram/genblk1[19].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[19].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y147 	[get_cells {rram_ctrl/rram/genblk1[19].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[19].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y147 	[get_cells {rram_ctrl/rram/genblk1[19].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[19].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y147 	[get_cells {rram_ctrl/rram/genblk1[19].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[19].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y147 	[get_cells {rram_ctrl/rram/genblk1[19].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[19].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y147 	[get_cells {rram_ctrl/rram/genblk1[19].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[19].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X39Y147 	[get_cells {rram_ctrl/rram/genblk1[19].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[19].g_out_buff_1}]
set_property LOC SLICE_X47Y147 	[get_cells {rram_ctrl/rram/genblk1[19].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[19].g_out_buff_2}]
set_property LOC SLICE_X42Y147 	[get_cells {rram_ctrl/rram/genblk1[19].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[19].g_en_buff}]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[20].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X38Y148 	[get_cells {rram_ctrl/rram/genblk1[20].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[20].g_and_1/o_INST_0}]
set_property LOC SLICE_X46Y148 	[get_cells {rram_ctrl/rram/genblk1[20].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[20].g_and_2/o_INST_0}]
set_property LOC SLICE_X38Y148 	[get_cells {rram_ctrl/rram/genblk1[20].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[20].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y148 	[get_cells {rram_ctrl/rram/genblk1[20].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[20].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y148 	[get_cells {rram_ctrl/rram/genblk1[20].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[20].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y148 	[get_cells {rram_ctrl/rram/genblk1[20].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[20].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y148 	[get_cells {rram_ctrl/rram/genblk1[20].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[20].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y148 	[get_cells {rram_ctrl/rram/genblk1[20].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[20].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y148 	[get_cells {rram_ctrl/rram/genblk1[20].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[20].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y148 	[get_cells {rram_ctrl/rram/genblk1[20].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[20].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y148 	[get_cells {rram_ctrl/rram/genblk1[20].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[20].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y148 	[get_cells {rram_ctrl/rram/genblk1[20].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[20].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X39Y148 	[get_cells {rram_ctrl/rram/genblk1[20].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[20].g_out_buff_1}]
set_property LOC SLICE_X47Y148 	[get_cells {rram_ctrl/rram/genblk1[20].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[20].g_out_buff_2}]
set_property LOC SLICE_X42Y148 	[get_cells {rram_ctrl/rram/genblk1[20].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[20].g_en_buff}]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[21].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X38Y149 	[get_cells {rram_ctrl/rram/genblk1[21].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[21].g_and_1/o_INST_0}]
set_property LOC SLICE_X46Y149 	[get_cells {rram_ctrl/rram/genblk1[21].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[21].g_and_2/o_INST_0}]
set_property LOC SLICE_X38Y149 	[get_cells {rram_ctrl/rram/genblk1[21].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[21].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y149 	[get_cells {rram_ctrl/rram/genblk1[21].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[21].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y149 	[get_cells {rram_ctrl/rram/genblk1[21].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[21].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y149 	[get_cells {rram_ctrl/rram/genblk1[21].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[21].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y149 	[get_cells {rram_ctrl/rram/genblk1[21].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[21].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y149 	[get_cells {rram_ctrl/rram/genblk1[21].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[21].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y149 	[get_cells {rram_ctrl/rram/genblk1[21].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[21].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y149 	[get_cells {rram_ctrl/rram/genblk1[21].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[21].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y149 	[get_cells {rram_ctrl/rram/genblk1[21].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[21].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y149 	[get_cells {rram_ctrl/rram/genblk1[21].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[21].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X39Y149 	[get_cells {rram_ctrl/rram/genblk1[21].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[21].g_out_buff_1}]
set_property LOC SLICE_X47Y149 	[get_cells {rram_ctrl/rram/genblk1[21].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[21].g_out_buff_2}]
set_property LOC SLICE_X42Y149 	[get_cells {rram_ctrl/rram/genblk1[21].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[21].g_en_buff}]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[22].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X38Y150 	[get_cells {rram_ctrl/rram/genblk1[22].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[22].g_and_1/o_INST_0}]
set_property LOC SLICE_X46Y150 	[get_cells {rram_ctrl/rram/genblk1[22].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[22].g_and_2/o_INST_0}]
set_property LOC SLICE_X38Y150 	[get_cells {rram_ctrl/rram/genblk1[22].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[22].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y150 	[get_cells {rram_ctrl/rram/genblk1[22].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[22].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y150 	[get_cells {rram_ctrl/rram/genblk1[22].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[22].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y150 	[get_cells {rram_ctrl/rram/genblk1[22].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[22].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y150 	[get_cells {rram_ctrl/rram/genblk1[22].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[22].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y150 	[get_cells {rram_ctrl/rram/genblk1[22].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[22].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y150 	[get_cells {rram_ctrl/rram/genblk1[22].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[22].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y150 	[get_cells {rram_ctrl/rram/genblk1[22].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[22].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y150 	[get_cells {rram_ctrl/rram/genblk1[22].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[22].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y150 	[get_cells {rram_ctrl/rram/genblk1[22].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[22].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X39Y150 	[get_cells {rram_ctrl/rram/genblk1[22].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[22].g_out_buff_1}]
set_property LOC SLICE_X47Y150 	[get_cells {rram_ctrl/rram/genblk1[22].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[22].g_out_buff_2}]
set_property LOC SLICE_X42Y150 	[get_cells {rram_ctrl/rram/genblk1[22].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[22].g_en_buff}]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[23].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X38Y151 	[get_cells {rram_ctrl/rram/genblk1[23].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[23].g_and_1/o_INST_0}]
set_property LOC SLICE_X46Y151 	[get_cells {rram_ctrl/rram/genblk1[23].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[23].g_and_2/o_INST_0}]
set_property LOC SLICE_X38Y151 	[get_cells {rram_ctrl/rram/genblk1[23].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[23].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y151 	[get_cells {rram_ctrl/rram/genblk1[23].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[23].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y151 	[get_cells {rram_ctrl/rram/genblk1[23].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[23].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y151 	[get_cells {rram_ctrl/rram/genblk1[23].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[23].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y151 	[get_cells {rram_ctrl/rram/genblk1[23].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[23].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y151 	[get_cells {rram_ctrl/rram/genblk1[23].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[23].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y151 	[get_cells {rram_ctrl/rram/genblk1[23].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[23].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y151 	[get_cells {rram_ctrl/rram/genblk1[23].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[23].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y151 	[get_cells {rram_ctrl/rram/genblk1[23].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[23].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y151 	[get_cells {rram_ctrl/rram/genblk1[23].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[23].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X39Y151 	[get_cells {rram_ctrl/rram/genblk1[23].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[23].g_out_buff_1}]
set_property LOC SLICE_X47Y151 	[get_cells {rram_ctrl/rram/genblk1[23].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[23].g_out_buff_2}]
set_property LOC SLICE_X42Y151 	[get_cells {rram_ctrl/rram/genblk1[23].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[23].g_en_buff}]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[24].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X38Y152 	[get_cells {rram_ctrl/rram/genblk1[24].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[24].g_and_1/o_INST_0}]
set_property LOC SLICE_X46Y152 	[get_cells {rram_ctrl/rram/genblk1[24].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[24].g_and_2/o_INST_0}]
set_property LOC SLICE_X38Y152 	[get_cells {rram_ctrl/rram/genblk1[24].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[24].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y152 	[get_cells {rram_ctrl/rram/genblk1[24].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[24].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y152 	[get_cells {rram_ctrl/rram/genblk1[24].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[24].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y152 	[get_cells {rram_ctrl/rram/genblk1[24].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[24].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y152 	[get_cells {rram_ctrl/rram/genblk1[24].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[24].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y152 	[get_cells {rram_ctrl/rram/genblk1[24].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[24].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y152 	[get_cells {rram_ctrl/rram/genblk1[24].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[24].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y152 	[get_cells {rram_ctrl/rram/genblk1[24].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[24].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y152 	[get_cells {rram_ctrl/rram/genblk1[24].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[24].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y152 	[get_cells {rram_ctrl/rram/genblk1[24].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[24].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X39Y152 	[get_cells {rram_ctrl/rram/genblk1[24].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[24].g_out_buff_1}]
set_property LOC SLICE_X47Y152 	[get_cells {rram_ctrl/rram/genblk1[24].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[24].g_out_buff_2}]
set_property LOC SLICE_X42Y152 	[get_cells {rram_ctrl/rram/genblk1[24].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[24].g_en_buff}]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[25].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X38Y153 	[get_cells {rram_ctrl/rram/genblk1[25].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[25].g_and_1/o_INST_0}]
set_property LOC SLICE_X46Y153 	[get_cells {rram_ctrl/rram/genblk1[25].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[25].g_and_2/o_INST_0}]
set_property LOC SLICE_X38Y153 	[get_cells {rram_ctrl/rram/genblk1[25].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[25].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y153 	[get_cells {rram_ctrl/rram/genblk1[25].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[25].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y153 	[get_cells {rram_ctrl/rram/genblk1[25].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[25].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y153 	[get_cells {rram_ctrl/rram/genblk1[25].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[25].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y153 	[get_cells {rram_ctrl/rram/genblk1[25].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[25].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y153 	[get_cells {rram_ctrl/rram/genblk1[25].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[25].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y153 	[get_cells {rram_ctrl/rram/genblk1[25].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[25].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y153 	[get_cells {rram_ctrl/rram/genblk1[25].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[25].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y153 	[get_cells {rram_ctrl/rram/genblk1[25].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[25].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y153 	[get_cells {rram_ctrl/rram/genblk1[25].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[25].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X39Y153 	[get_cells {rram_ctrl/rram/genblk1[25].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[25].g_out_buff_1}]
set_property LOC SLICE_X47Y153 	[get_cells {rram_ctrl/rram/genblk1[25].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[25].g_out_buff_2}]
set_property LOC SLICE_X42Y153 	[get_cells {rram_ctrl/rram/genblk1[25].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[25].g_en_buff}]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[26].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X38Y154 	[get_cells {rram_ctrl/rram/genblk1[26].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[26].g_and_1/o_INST_0}]
set_property LOC SLICE_X46Y154 	[get_cells {rram_ctrl/rram/genblk1[26].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[26].g_and_2/o_INST_0}]
set_property LOC SLICE_X38Y154 	[get_cells {rram_ctrl/rram/genblk1[26].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[26].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y154 	[get_cells {rram_ctrl/rram/genblk1[26].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[26].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y154 	[get_cells {rram_ctrl/rram/genblk1[26].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[26].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y154 	[get_cells {rram_ctrl/rram/genblk1[26].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[26].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y154 	[get_cells {rram_ctrl/rram/genblk1[26].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[26].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y154 	[get_cells {rram_ctrl/rram/genblk1[26].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[26].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y154 	[get_cells {rram_ctrl/rram/genblk1[26].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[26].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y154 	[get_cells {rram_ctrl/rram/genblk1[26].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[26].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y154 	[get_cells {rram_ctrl/rram/genblk1[26].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[26].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y154 	[get_cells {rram_ctrl/rram/genblk1[26].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[26].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X39Y154 	[get_cells {rram_ctrl/rram/genblk1[26].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[26].g_out_buff_1}]
set_property LOC SLICE_X47Y154 	[get_cells {rram_ctrl/rram/genblk1[26].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[26].g_out_buff_2}]
set_property LOC SLICE_X42Y154 	[get_cells {rram_ctrl/rram/genblk1[26].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[26].g_en_buff}]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[27].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X38Y155 	[get_cells {rram_ctrl/rram/genblk1[27].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[27].g_and_1/o_INST_0}]
set_property LOC SLICE_X46Y155 	[get_cells {rram_ctrl/rram/genblk1[27].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[27].g_and_2/o_INST_0}]
set_property LOC SLICE_X38Y155 	[get_cells {rram_ctrl/rram/genblk1[27].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[27].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y155 	[get_cells {rram_ctrl/rram/genblk1[27].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[27].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y155 	[get_cells {rram_ctrl/rram/genblk1[27].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[27].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y155 	[get_cells {rram_ctrl/rram/genblk1[27].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[27].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y155 	[get_cells {rram_ctrl/rram/genblk1[27].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[27].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y155 	[get_cells {rram_ctrl/rram/genblk1[27].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[27].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y155 	[get_cells {rram_ctrl/rram/genblk1[27].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[27].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y155 	[get_cells {rram_ctrl/rram/genblk1[27].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[27].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y155 	[get_cells {rram_ctrl/rram/genblk1[27].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[27].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y155 	[get_cells {rram_ctrl/rram/genblk1[27].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[27].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X39Y155 	[get_cells {rram_ctrl/rram/genblk1[27].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[27].g_out_buff_1}]
set_property LOC SLICE_X47Y155 	[get_cells {rram_ctrl/rram/genblk1[27].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[27].g_out_buff_2}]
set_property LOC SLICE_X42Y155 	[get_cells {rram_ctrl/rram/genblk1[27].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[27].g_en_buff}]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[28].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X38Y156 	[get_cells {rram_ctrl/rram/genblk1[28].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[28].g_and_1/o_INST_0}]
set_property LOC SLICE_X46Y156 	[get_cells {rram_ctrl/rram/genblk1[28].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[28].g_and_2/o_INST_0}]
set_property LOC SLICE_X38Y156 	[get_cells {rram_ctrl/rram/genblk1[28].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[28].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y156 	[get_cells {rram_ctrl/rram/genblk1[28].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[28].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y156 	[get_cells {rram_ctrl/rram/genblk1[28].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[28].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y156 	[get_cells {rram_ctrl/rram/genblk1[28].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[28].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y156 	[get_cells {rram_ctrl/rram/genblk1[28].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[28].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y156 	[get_cells {rram_ctrl/rram/genblk1[28].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[28].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y156 	[get_cells {rram_ctrl/rram/genblk1[28].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[28].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y156 	[get_cells {rram_ctrl/rram/genblk1[28].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[28].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y156 	[get_cells {rram_ctrl/rram/genblk1[28].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[28].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y156 	[get_cells {rram_ctrl/rram/genblk1[28].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[28].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X39Y156 	[get_cells {rram_ctrl/rram/genblk1[28].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[28].g_out_buff_1}]
set_property LOC SLICE_X47Y156 	[get_cells {rram_ctrl/rram/genblk1[28].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[28].g_out_buff_2}]
set_property LOC SLICE_X42Y156 	[get_cells {rram_ctrl/rram/genblk1[28].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[28].g_en_buff}]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[29].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X38Y157 	[get_cells {rram_ctrl/rram/genblk1[29].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[29].g_and_1/o_INST_0}]
set_property LOC SLICE_X46Y157 	[get_cells {rram_ctrl/rram/genblk1[29].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[29].g_and_2/o_INST_0}]
set_property LOC SLICE_X38Y157 	[get_cells {rram_ctrl/rram/genblk1[29].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[29].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y157 	[get_cells {rram_ctrl/rram/genblk1[29].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[29].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y157 	[get_cells {rram_ctrl/rram/genblk1[29].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[29].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y157 	[get_cells {rram_ctrl/rram/genblk1[29].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[29].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y157 	[get_cells {rram_ctrl/rram/genblk1[29].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[29].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y157 	[get_cells {rram_ctrl/rram/genblk1[29].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[29].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y157 	[get_cells {rram_ctrl/rram/genblk1[29].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[29].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y157 	[get_cells {rram_ctrl/rram/genblk1[29].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[29].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y157 	[get_cells {rram_ctrl/rram/genblk1[29].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[29].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y157 	[get_cells {rram_ctrl/rram/genblk1[29].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[29].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X39Y157 	[get_cells {rram_ctrl/rram/genblk1[29].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[29].g_out_buff_1}]
set_property LOC SLICE_X47Y157 	[get_cells {rram_ctrl/rram/genblk1[29].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[29].g_out_buff_2}]
set_property LOC SLICE_X42Y157 	[get_cells {rram_ctrl/rram/genblk1[29].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[29].g_en_buff}]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[30].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X38Y158 	[get_cells {rram_ctrl/rram/genblk1[30].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[30].g_and_1/o_INST_0}]
set_property LOC SLICE_X46Y158 	[get_cells {rram_ctrl/rram/genblk1[30].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[30].g_and_2/o_INST_0}]
set_property LOC SLICE_X38Y158 	[get_cells {rram_ctrl/rram/genblk1[30].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[30].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y158 	[get_cells {rram_ctrl/rram/genblk1[30].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[30].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y158 	[get_cells {rram_ctrl/rram/genblk1[30].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[30].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y158 	[get_cells {rram_ctrl/rram/genblk1[30].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[30].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y158 	[get_cells {rram_ctrl/rram/genblk1[30].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[30].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y158 	[get_cells {rram_ctrl/rram/genblk1[30].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[30].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y158 	[get_cells {rram_ctrl/rram/genblk1[30].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[30].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y158 	[get_cells {rram_ctrl/rram/genblk1[30].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[30].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y158 	[get_cells {rram_ctrl/rram/genblk1[30].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[30].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y158 	[get_cells {rram_ctrl/rram/genblk1[30].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[30].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X39Y158 	[get_cells {rram_ctrl/rram/genblk1[30].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[30].g_out_buff_1}]
set_property LOC SLICE_X47Y158 	[get_cells {rram_ctrl/rram/genblk1[30].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[30].g_out_buff_2}]
set_property LOC SLICE_X42Y158 	[get_cells {rram_ctrl/rram/genblk1[30].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[30].g_en_buff}]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[31].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X38Y159 	[get_cells {rram_ctrl/rram/genblk1[31].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[31].g_and_1/o_INST_0}]
set_property LOC SLICE_X46Y159 	[get_cells {rram_ctrl/rram/genblk1[31].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[31].g_and_2/o_INST_0}]
set_property LOC SLICE_X38Y159 	[get_cells {rram_ctrl/rram/genblk1[31].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[31].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y159 	[get_cells {rram_ctrl/rram/genblk1[31].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[31].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y159 	[get_cells {rram_ctrl/rram/genblk1[31].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[31].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y159 	[get_cells {rram_ctrl/rram/genblk1[31].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[31].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y159 	[get_cells {rram_ctrl/rram/genblk1[31].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[31].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y159 	[get_cells {rram_ctrl/rram/genblk1[31].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[31].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y159 	[get_cells {rram_ctrl/rram/genblk1[31].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[31].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y159 	[get_cells {rram_ctrl/rram/genblk1[31].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[31].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y159 	[get_cells {rram_ctrl/rram/genblk1[31].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[31].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y159 	[get_cells {rram_ctrl/rram/genblk1[31].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[31].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X39Y159 	[get_cells {rram_ctrl/rram/genblk1[31].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[31].g_out_buff_1}]
set_property LOC SLICE_X47Y159 	[get_cells {rram_ctrl/rram/genblk1[31].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[31].g_out_buff_2}]
set_property LOC SLICE_X42Y159 	[get_cells {rram_ctrl/rram/genblk1[31].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[31].g_en_buff}]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[32].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X38Y160 	[get_cells {rram_ctrl/rram/genblk1[32].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[32].g_and_1/o_INST_0}]
set_property LOC SLICE_X46Y160 	[get_cells {rram_ctrl/rram/genblk1[32].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[32].g_and_2/o_INST_0}]
set_property LOC SLICE_X38Y160 	[get_cells {rram_ctrl/rram/genblk1[32].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[32].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y160 	[get_cells {rram_ctrl/rram/genblk1[32].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[32].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y160 	[get_cells {rram_ctrl/rram/genblk1[32].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[32].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y160 	[get_cells {rram_ctrl/rram/genblk1[32].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[32].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y160 	[get_cells {rram_ctrl/rram/genblk1[32].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[32].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y160 	[get_cells {rram_ctrl/rram/genblk1[32].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[32].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y160 	[get_cells {rram_ctrl/rram/genblk1[32].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[32].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y160 	[get_cells {rram_ctrl/rram/genblk1[32].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[32].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y160 	[get_cells {rram_ctrl/rram/genblk1[32].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[32].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y160 	[get_cells {rram_ctrl/rram/genblk1[32].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[32].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X39Y160 	[get_cells {rram_ctrl/rram/genblk1[32].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[32].g_out_buff_1}]
set_property LOC SLICE_X47Y160 	[get_cells {rram_ctrl/rram/genblk1[32].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[32].g_out_buff_2}]
set_property LOC SLICE_X42Y160 	[get_cells {rram_ctrl/rram/genblk1[32].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[32].g_en_buff}]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[33].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X38Y161 	[get_cells {rram_ctrl/rram/genblk1[33].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[33].g_and_1/o_INST_0}]
set_property LOC SLICE_X46Y161 	[get_cells {rram_ctrl/rram/genblk1[33].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[33].g_and_2/o_INST_0}]
set_property LOC SLICE_X38Y161 	[get_cells {rram_ctrl/rram/genblk1[33].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[33].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y161 	[get_cells {rram_ctrl/rram/genblk1[33].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[33].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y161 	[get_cells {rram_ctrl/rram/genblk1[33].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[33].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y161 	[get_cells {rram_ctrl/rram/genblk1[33].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[33].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y161 	[get_cells {rram_ctrl/rram/genblk1[33].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[33].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y161 	[get_cells {rram_ctrl/rram/genblk1[33].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[33].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y161 	[get_cells {rram_ctrl/rram/genblk1[33].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[33].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y161 	[get_cells {rram_ctrl/rram/genblk1[33].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[33].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y161 	[get_cells {rram_ctrl/rram/genblk1[33].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[33].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y161 	[get_cells {rram_ctrl/rram/genblk1[33].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[33].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X39Y161 	[get_cells {rram_ctrl/rram/genblk1[33].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[33].g_out_buff_1}]
set_property LOC SLICE_X47Y161 	[get_cells {rram_ctrl/rram/genblk1[33].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[33].g_out_buff_2}]
set_property LOC SLICE_X42Y161 	[get_cells {rram_ctrl/rram/genblk1[33].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[33].g_en_buff}]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[34].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X38Y162 	[get_cells {rram_ctrl/rram/genblk1[34].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[34].g_and_1/o_INST_0}]
set_property LOC SLICE_X46Y162 	[get_cells {rram_ctrl/rram/genblk1[34].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[34].g_and_2/o_INST_0}]
set_property LOC SLICE_X38Y162 	[get_cells {rram_ctrl/rram/genblk1[34].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[34].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y162 	[get_cells {rram_ctrl/rram/genblk1[34].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[34].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y162 	[get_cells {rram_ctrl/rram/genblk1[34].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[34].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y162 	[get_cells {rram_ctrl/rram/genblk1[34].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[34].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y162 	[get_cells {rram_ctrl/rram/genblk1[34].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[34].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y162 	[get_cells {rram_ctrl/rram/genblk1[34].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[34].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y162 	[get_cells {rram_ctrl/rram/genblk1[34].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[34].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y162 	[get_cells {rram_ctrl/rram/genblk1[34].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[34].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y162 	[get_cells {rram_ctrl/rram/genblk1[34].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[34].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y162 	[get_cells {rram_ctrl/rram/genblk1[34].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[34].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X39Y162 	[get_cells {rram_ctrl/rram/genblk1[34].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[34].g_out_buff_1}]
set_property LOC SLICE_X47Y162 	[get_cells {rram_ctrl/rram/genblk1[34].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[34].g_out_buff_2}]
set_property LOC SLICE_X42Y162 	[get_cells {rram_ctrl/rram/genblk1[34].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[34].g_en_buff}]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[35].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X38Y163 	[get_cells {rram_ctrl/rram/genblk1[35].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[35].g_and_1/o_INST_0}]
set_property LOC SLICE_X46Y163 	[get_cells {rram_ctrl/rram/genblk1[35].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[35].g_and_2/o_INST_0}]
set_property LOC SLICE_X38Y163 	[get_cells {rram_ctrl/rram/genblk1[35].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[35].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y163 	[get_cells {rram_ctrl/rram/genblk1[35].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[35].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y163 	[get_cells {rram_ctrl/rram/genblk1[35].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[35].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y163 	[get_cells {rram_ctrl/rram/genblk1[35].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[35].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y163 	[get_cells {rram_ctrl/rram/genblk1[35].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[35].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y163 	[get_cells {rram_ctrl/rram/genblk1[35].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[35].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y163 	[get_cells {rram_ctrl/rram/genblk1[35].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[35].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y163 	[get_cells {rram_ctrl/rram/genblk1[35].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[35].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y163 	[get_cells {rram_ctrl/rram/genblk1[35].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[35].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y163 	[get_cells {rram_ctrl/rram/genblk1[35].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[35].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X39Y163 	[get_cells {rram_ctrl/rram/genblk1[35].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[35].g_out_buff_1}]
set_property LOC SLICE_X47Y163 	[get_cells {rram_ctrl/rram/genblk1[35].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[35].g_out_buff_2}]
set_property LOC SLICE_X42Y163 	[get_cells {rram_ctrl/rram/genblk1[35].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[35].g_en_buff}]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[36].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X38Y164 	[get_cells {rram_ctrl/rram/genblk1[36].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[36].g_and_1/o_INST_0}]
set_property LOC SLICE_X46Y164 	[get_cells {rram_ctrl/rram/genblk1[36].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[36].g_and_2/o_INST_0}]
set_property LOC SLICE_X38Y164 	[get_cells {rram_ctrl/rram/genblk1[36].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[36].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y164 	[get_cells {rram_ctrl/rram/genblk1[36].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[36].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y164 	[get_cells {rram_ctrl/rram/genblk1[36].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[36].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y164 	[get_cells {rram_ctrl/rram/genblk1[36].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[36].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y164 	[get_cells {rram_ctrl/rram/genblk1[36].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[36].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y164 	[get_cells {rram_ctrl/rram/genblk1[36].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[36].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y164 	[get_cells {rram_ctrl/rram/genblk1[36].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[36].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y164 	[get_cells {rram_ctrl/rram/genblk1[36].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[36].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y164 	[get_cells {rram_ctrl/rram/genblk1[36].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[36].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y164 	[get_cells {rram_ctrl/rram/genblk1[36].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[36].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X39Y164 	[get_cells {rram_ctrl/rram/genblk1[36].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[36].g_out_buff_1}]
set_property LOC SLICE_X47Y164 	[get_cells {rram_ctrl/rram/genblk1[36].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[36].g_out_buff_2}]
set_property LOC SLICE_X42Y164 	[get_cells {rram_ctrl/rram/genblk1[36].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[36].g_en_buff}]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[37].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X38Y165 	[get_cells {rram_ctrl/rram/genblk1[37].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[37].g_and_1/o_INST_0}]
set_property LOC SLICE_X46Y165 	[get_cells {rram_ctrl/rram/genblk1[37].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[37].g_and_2/o_INST_0}]
set_property LOC SLICE_X38Y165 	[get_cells {rram_ctrl/rram/genblk1[37].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[37].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y165 	[get_cells {rram_ctrl/rram/genblk1[37].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[37].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y165 	[get_cells {rram_ctrl/rram/genblk1[37].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[37].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y165 	[get_cells {rram_ctrl/rram/genblk1[37].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[37].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y165 	[get_cells {rram_ctrl/rram/genblk1[37].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[37].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y165 	[get_cells {rram_ctrl/rram/genblk1[37].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[37].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y165 	[get_cells {rram_ctrl/rram/genblk1[37].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[37].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y165 	[get_cells {rram_ctrl/rram/genblk1[37].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[37].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y165 	[get_cells {rram_ctrl/rram/genblk1[37].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[37].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y165 	[get_cells {rram_ctrl/rram/genblk1[37].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[37].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X39Y165 	[get_cells {rram_ctrl/rram/genblk1[37].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[37].g_out_buff_1}]
set_property LOC SLICE_X47Y165 	[get_cells {rram_ctrl/rram/genblk1[37].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[37].g_out_buff_2}]
set_property LOC SLICE_X42Y165 	[get_cells {rram_ctrl/rram/genblk1[37].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[37].g_en_buff}]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[38].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X38Y166 	[get_cells {rram_ctrl/rram/genblk1[38].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[38].g_and_1/o_INST_0}]
set_property LOC SLICE_X46Y166 	[get_cells {rram_ctrl/rram/genblk1[38].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[38].g_and_2/o_INST_0}]
set_property LOC SLICE_X38Y166 	[get_cells {rram_ctrl/rram/genblk1[38].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[38].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y166 	[get_cells {rram_ctrl/rram/genblk1[38].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[38].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y166 	[get_cells {rram_ctrl/rram/genblk1[38].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[38].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y166 	[get_cells {rram_ctrl/rram/genblk1[38].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[38].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y166 	[get_cells {rram_ctrl/rram/genblk1[38].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[38].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y166 	[get_cells {rram_ctrl/rram/genblk1[38].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[38].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y166 	[get_cells {rram_ctrl/rram/genblk1[38].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[38].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y166 	[get_cells {rram_ctrl/rram/genblk1[38].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[38].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y166 	[get_cells {rram_ctrl/rram/genblk1[38].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[38].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y166 	[get_cells {rram_ctrl/rram/genblk1[38].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[38].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X39Y166 	[get_cells {rram_ctrl/rram/genblk1[38].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[38].g_out_buff_1}]
set_property LOC SLICE_X47Y166 	[get_cells {rram_ctrl/rram/genblk1[38].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[38].g_out_buff_2}]
set_property LOC SLICE_X42Y166 	[get_cells {rram_ctrl/rram/genblk1[38].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[38].g_en_buff}]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[39].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X38Y167 	[get_cells {rram_ctrl/rram/genblk1[39].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[39].g_and_1/o_INST_0}]
set_property LOC SLICE_X46Y167 	[get_cells {rram_ctrl/rram/genblk1[39].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[39].g_and_2/o_INST_0}]
set_property LOC SLICE_X38Y167 	[get_cells {rram_ctrl/rram/genblk1[39].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[39].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y167 	[get_cells {rram_ctrl/rram/genblk1[39].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[39].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y167 	[get_cells {rram_ctrl/rram/genblk1[39].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[39].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y167 	[get_cells {rram_ctrl/rram/genblk1[39].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[39].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y167 	[get_cells {rram_ctrl/rram/genblk1[39].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[39].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y167 	[get_cells {rram_ctrl/rram/genblk1[39].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[39].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y167 	[get_cells {rram_ctrl/rram/genblk1[39].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[39].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y167 	[get_cells {rram_ctrl/rram/genblk1[39].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[39].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y167 	[get_cells {rram_ctrl/rram/genblk1[39].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[39].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y167 	[get_cells {rram_ctrl/rram/genblk1[39].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[39].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X39Y167 	[get_cells {rram_ctrl/rram/genblk1[39].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[39].g_out_buff_1}]
set_property LOC SLICE_X47Y167 	[get_cells {rram_ctrl/rram/genblk1[39].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[39].g_out_buff_2}]
set_property LOC SLICE_X42Y167 	[get_cells {rram_ctrl/rram/genblk1[39].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[39].g_en_buff}]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[40].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X38Y168 	[get_cells {rram_ctrl/rram/genblk1[40].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[40].g_and_1/o_INST_0}]
set_property LOC SLICE_X46Y168 	[get_cells {rram_ctrl/rram/genblk1[40].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[40].g_and_2/o_INST_0}]
set_property LOC SLICE_X38Y168 	[get_cells {rram_ctrl/rram/genblk1[40].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[40].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y168 	[get_cells {rram_ctrl/rram/genblk1[40].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[40].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y168 	[get_cells {rram_ctrl/rram/genblk1[40].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[40].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y168 	[get_cells {rram_ctrl/rram/genblk1[40].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[40].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y168 	[get_cells {rram_ctrl/rram/genblk1[40].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[40].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y168 	[get_cells {rram_ctrl/rram/genblk1[40].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[40].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y168 	[get_cells {rram_ctrl/rram/genblk1[40].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[40].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y168 	[get_cells {rram_ctrl/rram/genblk1[40].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[40].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y168 	[get_cells {rram_ctrl/rram/genblk1[40].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[40].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y168 	[get_cells {rram_ctrl/rram/genblk1[40].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[40].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X39Y168 	[get_cells {rram_ctrl/rram/genblk1[40].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[40].g_out_buff_1}]
set_property LOC SLICE_X47Y168 	[get_cells {rram_ctrl/rram/genblk1[40].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[40].g_out_buff_2}]
set_property LOC SLICE_X42Y168 	[get_cells {rram_ctrl/rram/genblk1[40].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[40].g_en_buff}]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[41].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X38Y169 	[get_cells {rram_ctrl/rram/genblk1[41].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[41].g_and_1/o_INST_0}]
set_property LOC SLICE_X46Y169 	[get_cells {rram_ctrl/rram/genblk1[41].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[41].g_and_2/o_INST_0}]
set_property LOC SLICE_X38Y169 	[get_cells {rram_ctrl/rram/genblk1[41].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[41].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y169 	[get_cells {rram_ctrl/rram/genblk1[41].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[41].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y169 	[get_cells {rram_ctrl/rram/genblk1[41].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[41].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y169 	[get_cells {rram_ctrl/rram/genblk1[41].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[41].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y169 	[get_cells {rram_ctrl/rram/genblk1[41].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[41].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y169 	[get_cells {rram_ctrl/rram/genblk1[41].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[41].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y169 	[get_cells {rram_ctrl/rram/genblk1[41].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[41].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y169 	[get_cells {rram_ctrl/rram/genblk1[41].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[41].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y169 	[get_cells {rram_ctrl/rram/genblk1[41].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[41].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y169 	[get_cells {rram_ctrl/rram/genblk1[41].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[41].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X39Y169 	[get_cells {rram_ctrl/rram/genblk1[41].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[41].g_out_buff_1}]
set_property LOC SLICE_X47Y169 	[get_cells {rram_ctrl/rram/genblk1[41].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[41].g_out_buff_2}]
set_property LOC SLICE_X42Y169 	[get_cells {rram_ctrl/rram/genblk1[41].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[41].g_en_buff}]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[42].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X38Y170 	[get_cells {rram_ctrl/rram/genblk1[42].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[42].g_and_1/o_INST_0}]
set_property LOC SLICE_X46Y170 	[get_cells {rram_ctrl/rram/genblk1[42].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[42].g_and_2/o_INST_0}]
set_property LOC SLICE_X38Y170 	[get_cells {rram_ctrl/rram/genblk1[42].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[42].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y170 	[get_cells {rram_ctrl/rram/genblk1[42].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[42].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y170 	[get_cells {rram_ctrl/rram/genblk1[42].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[42].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y170 	[get_cells {rram_ctrl/rram/genblk1[42].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[42].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y170 	[get_cells {rram_ctrl/rram/genblk1[42].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[42].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y170 	[get_cells {rram_ctrl/rram/genblk1[42].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[42].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y170 	[get_cells {rram_ctrl/rram/genblk1[42].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[42].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y170 	[get_cells {rram_ctrl/rram/genblk1[42].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[42].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y170 	[get_cells {rram_ctrl/rram/genblk1[42].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[42].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y170 	[get_cells {rram_ctrl/rram/genblk1[42].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[42].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X39Y170 	[get_cells {rram_ctrl/rram/genblk1[42].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[42].g_out_buff_1}]
set_property LOC SLICE_X47Y170 	[get_cells {rram_ctrl/rram/genblk1[42].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[42].g_out_buff_2}]
set_property LOC SLICE_X42Y170 	[get_cells {rram_ctrl/rram/genblk1[42].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[42].g_en_buff}]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[43].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X38Y171 	[get_cells {rram_ctrl/rram/genblk1[43].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[43].g_and_1/o_INST_0}]
set_property LOC SLICE_X46Y171 	[get_cells {rram_ctrl/rram/genblk1[43].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[43].g_and_2/o_INST_0}]
set_property LOC SLICE_X38Y171 	[get_cells {rram_ctrl/rram/genblk1[43].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[43].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y171 	[get_cells {rram_ctrl/rram/genblk1[43].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[43].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y171 	[get_cells {rram_ctrl/rram/genblk1[43].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[43].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y171 	[get_cells {rram_ctrl/rram/genblk1[43].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[43].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y171 	[get_cells {rram_ctrl/rram/genblk1[43].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[43].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y171 	[get_cells {rram_ctrl/rram/genblk1[43].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[43].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y171 	[get_cells {rram_ctrl/rram/genblk1[43].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[43].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y171 	[get_cells {rram_ctrl/rram/genblk1[43].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[43].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y171 	[get_cells {rram_ctrl/rram/genblk1[43].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[43].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y171 	[get_cells {rram_ctrl/rram/genblk1[43].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[43].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X39Y171 	[get_cells {rram_ctrl/rram/genblk1[43].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[43].g_out_buff_1}]
set_property LOC SLICE_X47Y171 	[get_cells {rram_ctrl/rram/genblk1[43].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[43].g_out_buff_2}]
set_property LOC SLICE_X42Y171 	[get_cells {rram_ctrl/rram/genblk1[43].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[43].g_en_buff}]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[44].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X38Y172 	[get_cells {rram_ctrl/rram/genblk1[44].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[44].g_and_1/o_INST_0}]
set_property LOC SLICE_X46Y172 	[get_cells {rram_ctrl/rram/genblk1[44].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[44].g_and_2/o_INST_0}]
set_property LOC SLICE_X38Y172 	[get_cells {rram_ctrl/rram/genblk1[44].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[44].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y172 	[get_cells {rram_ctrl/rram/genblk1[44].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[44].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y172 	[get_cells {rram_ctrl/rram/genblk1[44].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[44].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y172 	[get_cells {rram_ctrl/rram/genblk1[44].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[44].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y172 	[get_cells {rram_ctrl/rram/genblk1[44].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[44].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y172 	[get_cells {rram_ctrl/rram/genblk1[44].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[44].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y172 	[get_cells {rram_ctrl/rram/genblk1[44].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[44].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y172 	[get_cells {rram_ctrl/rram/genblk1[44].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[44].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y172 	[get_cells {rram_ctrl/rram/genblk1[44].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[44].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y172 	[get_cells {rram_ctrl/rram/genblk1[44].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[44].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X39Y172 	[get_cells {rram_ctrl/rram/genblk1[44].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[44].g_out_buff_1}]
set_property LOC SLICE_X47Y172 	[get_cells {rram_ctrl/rram/genblk1[44].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[44].g_out_buff_2}]
set_property LOC SLICE_X42Y172 	[get_cells {rram_ctrl/rram/genblk1[44].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[44].g_en_buff}]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[45].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X38Y173 	[get_cells {rram_ctrl/rram/genblk1[45].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[45].g_and_1/o_INST_0}]
set_property LOC SLICE_X46Y173 	[get_cells {rram_ctrl/rram/genblk1[45].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[45].g_and_2/o_INST_0}]
set_property LOC SLICE_X38Y173 	[get_cells {rram_ctrl/rram/genblk1[45].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[45].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y173 	[get_cells {rram_ctrl/rram/genblk1[45].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[45].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y173 	[get_cells {rram_ctrl/rram/genblk1[45].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[45].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y173 	[get_cells {rram_ctrl/rram/genblk1[45].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[45].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y173 	[get_cells {rram_ctrl/rram/genblk1[45].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[45].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y173 	[get_cells {rram_ctrl/rram/genblk1[45].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[45].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y173 	[get_cells {rram_ctrl/rram/genblk1[45].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[45].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y173 	[get_cells {rram_ctrl/rram/genblk1[45].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[45].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y173 	[get_cells {rram_ctrl/rram/genblk1[45].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[45].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y173 	[get_cells {rram_ctrl/rram/genblk1[45].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[45].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X39Y173 	[get_cells {rram_ctrl/rram/genblk1[45].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[45].g_out_buff_1}]
set_property LOC SLICE_X47Y173 	[get_cells {rram_ctrl/rram/genblk1[45].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[45].g_out_buff_2}]
set_property LOC SLICE_X42Y173 	[get_cells {rram_ctrl/rram/genblk1[45].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[45].g_en_buff}]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[46].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X38Y174 	[get_cells {rram_ctrl/rram/genblk1[46].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[46].g_and_1/o_INST_0}]
set_property LOC SLICE_X46Y174 	[get_cells {rram_ctrl/rram/genblk1[46].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[46].g_and_2/o_INST_0}]
set_property LOC SLICE_X38Y174 	[get_cells {rram_ctrl/rram/genblk1[46].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[46].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y174 	[get_cells {rram_ctrl/rram/genblk1[46].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[46].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y174 	[get_cells {rram_ctrl/rram/genblk1[46].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[46].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y174 	[get_cells {rram_ctrl/rram/genblk1[46].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[46].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y174 	[get_cells {rram_ctrl/rram/genblk1[46].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[46].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y174 	[get_cells {rram_ctrl/rram/genblk1[46].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[46].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y174 	[get_cells {rram_ctrl/rram/genblk1[46].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[46].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y174 	[get_cells {rram_ctrl/rram/genblk1[46].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[46].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y174 	[get_cells {rram_ctrl/rram/genblk1[46].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[46].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y174 	[get_cells {rram_ctrl/rram/genblk1[46].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[46].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X39Y174 	[get_cells {rram_ctrl/rram/genblk1[46].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[46].g_out_buff_1}]
set_property LOC SLICE_X47Y174 	[get_cells {rram_ctrl/rram/genblk1[46].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[46].g_out_buff_2}]
set_property LOC SLICE_X42Y174 	[get_cells {rram_ctrl/rram/genblk1[46].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[46].g_en_buff}]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[47].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X38Y175 	[get_cells {rram_ctrl/rram/genblk1[47].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[47].g_and_1/o_INST_0}]
set_property LOC SLICE_X46Y175 	[get_cells {rram_ctrl/rram/genblk1[47].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[47].g_and_2/o_INST_0}]
set_property LOC SLICE_X38Y175 	[get_cells {rram_ctrl/rram/genblk1[47].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[47].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y175 	[get_cells {rram_ctrl/rram/genblk1[47].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[47].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y175 	[get_cells {rram_ctrl/rram/genblk1[47].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[47].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y175 	[get_cells {rram_ctrl/rram/genblk1[47].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[47].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y175 	[get_cells {rram_ctrl/rram/genblk1[47].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[47].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y175 	[get_cells {rram_ctrl/rram/genblk1[47].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[47].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y175 	[get_cells {rram_ctrl/rram/genblk1[47].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[47].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y175 	[get_cells {rram_ctrl/rram/genblk1[47].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[47].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y175 	[get_cells {rram_ctrl/rram/genblk1[47].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[47].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y175 	[get_cells {rram_ctrl/rram/genblk1[47].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[47].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X39Y175 	[get_cells {rram_ctrl/rram/genblk1[47].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[47].g_out_buff_1}]
set_property LOC SLICE_X47Y175 	[get_cells {rram_ctrl/rram/genblk1[47].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[47].g_out_buff_2}]
set_property LOC SLICE_X42Y175 	[get_cells {rram_ctrl/rram/genblk1[47].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[47].g_en_buff}]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[48].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X38Y176 	[get_cells {rram_ctrl/rram/genblk1[48].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[48].g_and_1/o_INST_0}]
set_property LOC SLICE_X46Y176 	[get_cells {rram_ctrl/rram/genblk1[48].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[48].g_and_2/o_INST_0}]
set_property LOC SLICE_X38Y176 	[get_cells {rram_ctrl/rram/genblk1[48].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[48].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y176 	[get_cells {rram_ctrl/rram/genblk1[48].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[48].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y176 	[get_cells {rram_ctrl/rram/genblk1[48].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[48].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y176 	[get_cells {rram_ctrl/rram/genblk1[48].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[48].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y176 	[get_cells {rram_ctrl/rram/genblk1[48].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[48].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y176 	[get_cells {rram_ctrl/rram/genblk1[48].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[48].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y176 	[get_cells {rram_ctrl/rram/genblk1[48].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[48].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y176 	[get_cells {rram_ctrl/rram/genblk1[48].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[48].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y176 	[get_cells {rram_ctrl/rram/genblk1[48].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[48].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y176 	[get_cells {rram_ctrl/rram/genblk1[48].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[48].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X39Y176 	[get_cells {rram_ctrl/rram/genblk1[48].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[48].g_out_buff_1}]
set_property LOC SLICE_X47Y176 	[get_cells {rram_ctrl/rram/genblk1[48].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[48].g_out_buff_2}]
set_property LOC SLICE_X42Y176 	[get_cells {rram_ctrl/rram/genblk1[48].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[48].g_en_buff}]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[49].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X38Y177 	[get_cells {rram_ctrl/rram/genblk1[49].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[49].g_and_1/o_INST_0}]
set_property LOC SLICE_X46Y177 	[get_cells {rram_ctrl/rram/genblk1[49].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[49].g_and_2/o_INST_0}]
set_property LOC SLICE_X38Y177 	[get_cells {rram_ctrl/rram/genblk1[49].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[49].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y177 	[get_cells {rram_ctrl/rram/genblk1[49].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[49].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y177 	[get_cells {rram_ctrl/rram/genblk1[49].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[49].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y177 	[get_cells {rram_ctrl/rram/genblk1[49].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[49].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y177 	[get_cells {rram_ctrl/rram/genblk1[49].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[49].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y177 	[get_cells {rram_ctrl/rram/genblk1[49].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[49].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y177 	[get_cells {rram_ctrl/rram/genblk1[49].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[49].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y177 	[get_cells {rram_ctrl/rram/genblk1[49].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[49].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y177 	[get_cells {rram_ctrl/rram/genblk1[49].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[49].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y177 	[get_cells {rram_ctrl/rram/genblk1[49].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[49].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X39Y177 	[get_cells {rram_ctrl/rram/genblk1[49].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[49].g_out_buff_1}]
set_property LOC SLICE_X47Y177 	[get_cells {rram_ctrl/rram/genblk1[49].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[49].g_out_buff_2}]
set_property LOC SLICE_X42Y177 	[get_cells {rram_ctrl/rram/genblk1[49].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[49].g_en_buff}]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[50].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X38Y178 	[get_cells {rram_ctrl/rram/genblk1[50].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[50].g_and_1/o_INST_0}]
set_property LOC SLICE_X46Y178 	[get_cells {rram_ctrl/rram/genblk1[50].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[50].g_and_2/o_INST_0}]
set_property LOC SLICE_X38Y178 	[get_cells {rram_ctrl/rram/genblk1[50].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[50].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y178 	[get_cells {rram_ctrl/rram/genblk1[50].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[50].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y178 	[get_cells {rram_ctrl/rram/genblk1[50].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[50].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y178 	[get_cells {rram_ctrl/rram/genblk1[50].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[50].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y178 	[get_cells {rram_ctrl/rram/genblk1[50].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[50].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y178 	[get_cells {rram_ctrl/rram/genblk1[50].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[50].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y178 	[get_cells {rram_ctrl/rram/genblk1[50].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[50].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y178 	[get_cells {rram_ctrl/rram/genblk1[50].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[50].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y178 	[get_cells {rram_ctrl/rram/genblk1[50].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[50].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y178 	[get_cells {rram_ctrl/rram/genblk1[50].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[50].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X39Y178 	[get_cells {rram_ctrl/rram/genblk1[50].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[50].g_out_buff_1}]
set_property LOC SLICE_X47Y178 	[get_cells {rram_ctrl/rram/genblk1[50].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[50].g_out_buff_2}]
set_property LOC SLICE_X42Y178 	[get_cells {rram_ctrl/rram/genblk1[50].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[50].g_en_buff}]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[51].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X38Y179 	[get_cells {rram_ctrl/rram/genblk1[51].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[51].g_and_1/o_INST_0}]
set_property LOC SLICE_X46Y179 	[get_cells {rram_ctrl/rram/genblk1[51].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[51].g_and_2/o_INST_0}]
set_property LOC SLICE_X38Y179 	[get_cells {rram_ctrl/rram/genblk1[51].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[51].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y179 	[get_cells {rram_ctrl/rram/genblk1[51].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[51].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y179 	[get_cells {rram_ctrl/rram/genblk1[51].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[51].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y179 	[get_cells {rram_ctrl/rram/genblk1[51].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[51].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y179 	[get_cells {rram_ctrl/rram/genblk1[51].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[51].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y179 	[get_cells {rram_ctrl/rram/genblk1[51].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[51].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y179 	[get_cells {rram_ctrl/rram/genblk1[51].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[51].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y179 	[get_cells {rram_ctrl/rram/genblk1[51].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[51].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y179 	[get_cells {rram_ctrl/rram/genblk1[51].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[51].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y179 	[get_cells {rram_ctrl/rram/genblk1[51].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[51].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X39Y179 	[get_cells {rram_ctrl/rram/genblk1[51].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[51].g_out_buff_1}]
set_property LOC SLICE_X47Y179 	[get_cells {rram_ctrl/rram/genblk1[51].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[51].g_out_buff_2}]
set_property LOC SLICE_X42Y179 	[get_cells {rram_ctrl/rram/genblk1[51].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[51].g_en_buff}]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[52].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X38Y180 	[get_cells {rram_ctrl/rram/genblk1[52].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[52].g_and_1/o_INST_0}]
set_property LOC SLICE_X46Y180 	[get_cells {rram_ctrl/rram/genblk1[52].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[52].g_and_2/o_INST_0}]
set_property LOC SLICE_X38Y180 	[get_cells {rram_ctrl/rram/genblk1[52].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[52].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y180 	[get_cells {rram_ctrl/rram/genblk1[52].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[52].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y180 	[get_cells {rram_ctrl/rram/genblk1[52].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[52].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y180 	[get_cells {rram_ctrl/rram/genblk1[52].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[52].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y180 	[get_cells {rram_ctrl/rram/genblk1[52].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[52].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y180 	[get_cells {rram_ctrl/rram/genblk1[52].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[52].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y180 	[get_cells {rram_ctrl/rram/genblk1[52].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[52].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y180 	[get_cells {rram_ctrl/rram/genblk1[52].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[52].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y180 	[get_cells {rram_ctrl/rram/genblk1[52].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[52].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y180 	[get_cells {rram_ctrl/rram/genblk1[52].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[52].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X39Y180 	[get_cells {rram_ctrl/rram/genblk1[52].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[52].g_out_buff_1}]
set_property LOC SLICE_X47Y180 	[get_cells {rram_ctrl/rram/genblk1[52].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[52].g_out_buff_2}]
set_property LOC SLICE_X42Y180 	[get_cells {rram_ctrl/rram/genblk1[52].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[52].g_en_buff}]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[53].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X38Y181 	[get_cells {rram_ctrl/rram/genblk1[53].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[53].g_and_1/o_INST_0}]
set_property LOC SLICE_X46Y181 	[get_cells {rram_ctrl/rram/genblk1[53].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[53].g_and_2/o_INST_0}]
set_property LOC SLICE_X38Y181 	[get_cells {rram_ctrl/rram/genblk1[53].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[53].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y181 	[get_cells {rram_ctrl/rram/genblk1[53].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[53].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y181 	[get_cells {rram_ctrl/rram/genblk1[53].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[53].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y181 	[get_cells {rram_ctrl/rram/genblk1[53].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[53].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y181 	[get_cells {rram_ctrl/rram/genblk1[53].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[53].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y181 	[get_cells {rram_ctrl/rram/genblk1[53].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[53].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y181 	[get_cells {rram_ctrl/rram/genblk1[53].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[53].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y181 	[get_cells {rram_ctrl/rram/genblk1[53].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[53].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y181 	[get_cells {rram_ctrl/rram/genblk1[53].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[53].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y181 	[get_cells {rram_ctrl/rram/genblk1[53].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[53].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X39Y181 	[get_cells {rram_ctrl/rram/genblk1[53].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[53].g_out_buff_1}]
set_property LOC SLICE_X47Y181 	[get_cells {rram_ctrl/rram/genblk1[53].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[53].g_out_buff_2}]
set_property LOC SLICE_X42Y181 	[get_cells {rram_ctrl/rram/genblk1[53].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[53].g_en_buff}]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[54].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X38Y182 	[get_cells {rram_ctrl/rram/genblk1[54].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[54].g_and_1/o_INST_0}]
set_property LOC SLICE_X46Y182 	[get_cells {rram_ctrl/rram/genblk1[54].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[54].g_and_2/o_INST_0}]
set_property LOC SLICE_X38Y182 	[get_cells {rram_ctrl/rram/genblk1[54].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[54].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y182 	[get_cells {rram_ctrl/rram/genblk1[54].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[54].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y182 	[get_cells {rram_ctrl/rram/genblk1[54].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[54].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y182 	[get_cells {rram_ctrl/rram/genblk1[54].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[54].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y182 	[get_cells {rram_ctrl/rram/genblk1[54].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[54].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y182 	[get_cells {rram_ctrl/rram/genblk1[54].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[54].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y182 	[get_cells {rram_ctrl/rram/genblk1[54].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[54].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y182 	[get_cells {rram_ctrl/rram/genblk1[54].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[54].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y182 	[get_cells {rram_ctrl/rram/genblk1[54].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[54].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y182 	[get_cells {rram_ctrl/rram/genblk1[54].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[54].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X39Y182 	[get_cells {rram_ctrl/rram/genblk1[54].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[54].g_out_buff_1}]
set_property LOC SLICE_X47Y182 	[get_cells {rram_ctrl/rram/genblk1[54].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[54].g_out_buff_2}]
set_property LOC SLICE_X42Y182 	[get_cells {rram_ctrl/rram/genblk1[54].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[54].g_en_buff}]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[55].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X38Y183 	[get_cells {rram_ctrl/rram/genblk1[55].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[55].g_and_1/o_INST_0}]
set_property LOC SLICE_X46Y183 	[get_cells {rram_ctrl/rram/genblk1[55].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[55].g_and_2/o_INST_0}]
set_property LOC SLICE_X38Y183 	[get_cells {rram_ctrl/rram/genblk1[55].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[55].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y183 	[get_cells {rram_ctrl/rram/genblk1[55].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[55].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y183 	[get_cells {rram_ctrl/rram/genblk1[55].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[55].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y183 	[get_cells {rram_ctrl/rram/genblk1[55].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[55].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y183 	[get_cells {rram_ctrl/rram/genblk1[55].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[55].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y183 	[get_cells {rram_ctrl/rram/genblk1[55].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[55].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y183 	[get_cells {rram_ctrl/rram/genblk1[55].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[55].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y183 	[get_cells {rram_ctrl/rram/genblk1[55].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[55].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y183 	[get_cells {rram_ctrl/rram/genblk1[55].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[55].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y183 	[get_cells {rram_ctrl/rram/genblk1[55].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[55].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X39Y183 	[get_cells {rram_ctrl/rram/genblk1[55].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[55].g_out_buff_1}]
set_property LOC SLICE_X47Y183 	[get_cells {rram_ctrl/rram/genblk1[55].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[55].g_out_buff_2}]
set_property LOC SLICE_X42Y183 	[get_cells {rram_ctrl/rram/genblk1[55].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[55].g_en_buff}]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[56].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X38Y184 	[get_cells {rram_ctrl/rram/genblk1[56].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[56].g_and_1/o_INST_0}]
set_property LOC SLICE_X46Y184 	[get_cells {rram_ctrl/rram/genblk1[56].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[56].g_and_2/o_INST_0}]
set_property LOC SLICE_X38Y184 	[get_cells {rram_ctrl/rram/genblk1[56].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[56].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y184 	[get_cells {rram_ctrl/rram/genblk1[56].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[56].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y184 	[get_cells {rram_ctrl/rram/genblk1[56].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[56].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y184 	[get_cells {rram_ctrl/rram/genblk1[56].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[56].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y184 	[get_cells {rram_ctrl/rram/genblk1[56].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[56].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y184 	[get_cells {rram_ctrl/rram/genblk1[56].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[56].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y184 	[get_cells {rram_ctrl/rram/genblk1[56].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[56].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y184 	[get_cells {rram_ctrl/rram/genblk1[56].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[56].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y184 	[get_cells {rram_ctrl/rram/genblk1[56].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[56].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y184 	[get_cells {rram_ctrl/rram/genblk1[56].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[56].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X39Y184 	[get_cells {rram_ctrl/rram/genblk1[56].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[56].g_out_buff_1}]
set_property LOC SLICE_X47Y184 	[get_cells {rram_ctrl/rram/genblk1[56].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[56].g_out_buff_2}]
set_property LOC SLICE_X42Y184 	[get_cells {rram_ctrl/rram/genblk1[56].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[56].g_en_buff}]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[57].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X38Y185 	[get_cells {rram_ctrl/rram/genblk1[57].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[57].g_and_1/o_INST_0}]
set_property LOC SLICE_X46Y185 	[get_cells {rram_ctrl/rram/genblk1[57].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[57].g_and_2/o_INST_0}]
set_property LOC SLICE_X38Y185 	[get_cells {rram_ctrl/rram/genblk1[57].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[57].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y185 	[get_cells {rram_ctrl/rram/genblk1[57].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[57].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y185 	[get_cells {rram_ctrl/rram/genblk1[57].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[57].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y185 	[get_cells {rram_ctrl/rram/genblk1[57].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[57].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y185 	[get_cells {rram_ctrl/rram/genblk1[57].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[57].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y185 	[get_cells {rram_ctrl/rram/genblk1[57].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[57].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y185 	[get_cells {rram_ctrl/rram/genblk1[57].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[57].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y185 	[get_cells {rram_ctrl/rram/genblk1[57].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[57].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y185 	[get_cells {rram_ctrl/rram/genblk1[57].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[57].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y185 	[get_cells {rram_ctrl/rram/genblk1[57].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[57].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X39Y185 	[get_cells {rram_ctrl/rram/genblk1[57].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[57].g_out_buff_1}]
set_property LOC SLICE_X47Y185 	[get_cells {rram_ctrl/rram/genblk1[57].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[57].g_out_buff_2}]
set_property LOC SLICE_X42Y185 	[get_cells {rram_ctrl/rram/genblk1[57].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[57].g_en_buff}]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[58].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X38Y186 	[get_cells {rram_ctrl/rram/genblk1[58].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[58].g_and_1/o_INST_0}]
set_property LOC SLICE_X46Y186 	[get_cells {rram_ctrl/rram/genblk1[58].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[58].g_and_2/o_INST_0}]
set_property LOC SLICE_X38Y186 	[get_cells {rram_ctrl/rram/genblk1[58].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[58].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y186 	[get_cells {rram_ctrl/rram/genblk1[58].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[58].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y186 	[get_cells {rram_ctrl/rram/genblk1[58].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[58].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y186 	[get_cells {rram_ctrl/rram/genblk1[58].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[58].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y186 	[get_cells {rram_ctrl/rram/genblk1[58].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[58].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y186 	[get_cells {rram_ctrl/rram/genblk1[58].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[58].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y186 	[get_cells {rram_ctrl/rram/genblk1[58].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[58].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y186 	[get_cells {rram_ctrl/rram/genblk1[58].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[58].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y186 	[get_cells {rram_ctrl/rram/genblk1[58].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[58].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y186 	[get_cells {rram_ctrl/rram/genblk1[58].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[58].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X39Y186 	[get_cells {rram_ctrl/rram/genblk1[58].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[58].g_out_buff_1}]
set_property LOC SLICE_X47Y186 	[get_cells {rram_ctrl/rram/genblk1[58].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[58].g_out_buff_2}]
set_property LOC SLICE_X42Y186 	[get_cells {rram_ctrl/rram/genblk1[58].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[58].g_en_buff}]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[59].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X38Y187 	[get_cells {rram_ctrl/rram/genblk1[59].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[59].g_and_1/o_INST_0}]
set_property LOC SLICE_X46Y187 	[get_cells {rram_ctrl/rram/genblk1[59].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[59].g_and_2/o_INST_0}]
set_property LOC SLICE_X38Y187 	[get_cells {rram_ctrl/rram/genblk1[59].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[59].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y187 	[get_cells {rram_ctrl/rram/genblk1[59].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[59].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y187 	[get_cells {rram_ctrl/rram/genblk1[59].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[59].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y187 	[get_cells {rram_ctrl/rram/genblk1[59].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[59].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y187 	[get_cells {rram_ctrl/rram/genblk1[59].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[59].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y187 	[get_cells {rram_ctrl/rram/genblk1[59].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[59].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y187 	[get_cells {rram_ctrl/rram/genblk1[59].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[59].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y187 	[get_cells {rram_ctrl/rram/genblk1[59].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[59].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y187 	[get_cells {rram_ctrl/rram/genblk1[59].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[59].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y187 	[get_cells {rram_ctrl/rram/genblk1[59].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[59].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X39Y187 	[get_cells {rram_ctrl/rram/genblk1[59].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[59].g_out_buff_1}]
set_property LOC SLICE_X47Y187 	[get_cells {rram_ctrl/rram/genblk1[59].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[59].g_out_buff_2}]
set_property LOC SLICE_X42Y187 	[get_cells {rram_ctrl/rram/genblk1[59].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[59].g_en_buff}]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[60].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X38Y188 	[get_cells {rram_ctrl/rram/genblk1[60].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[60].g_and_1/o_INST_0}]
set_property LOC SLICE_X46Y188 	[get_cells {rram_ctrl/rram/genblk1[60].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[60].g_and_2/o_INST_0}]
set_property LOC SLICE_X38Y188 	[get_cells {rram_ctrl/rram/genblk1[60].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[60].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y188 	[get_cells {rram_ctrl/rram/genblk1[60].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[60].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y188 	[get_cells {rram_ctrl/rram/genblk1[60].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[60].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y188 	[get_cells {rram_ctrl/rram/genblk1[60].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[60].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y188 	[get_cells {rram_ctrl/rram/genblk1[60].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[60].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y188 	[get_cells {rram_ctrl/rram/genblk1[60].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[60].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y188 	[get_cells {rram_ctrl/rram/genblk1[60].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[60].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y188 	[get_cells {rram_ctrl/rram/genblk1[60].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[60].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y188 	[get_cells {rram_ctrl/rram/genblk1[60].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[60].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y188 	[get_cells {rram_ctrl/rram/genblk1[60].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[60].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X39Y188 	[get_cells {rram_ctrl/rram/genblk1[60].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[60].g_out_buff_1}]
set_property LOC SLICE_X47Y188 	[get_cells {rram_ctrl/rram/genblk1[60].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[60].g_out_buff_2}]
set_property LOC SLICE_X42Y188 	[get_cells {rram_ctrl/rram/genblk1[60].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[60].g_en_buff}]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[61].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X38Y189 	[get_cells {rram_ctrl/rram/genblk1[61].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[61].g_and_1/o_INST_0}]
set_property LOC SLICE_X46Y189 	[get_cells {rram_ctrl/rram/genblk1[61].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[61].g_and_2/o_INST_0}]
set_property LOC SLICE_X38Y189 	[get_cells {rram_ctrl/rram/genblk1[61].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[61].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y189 	[get_cells {rram_ctrl/rram/genblk1[61].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[61].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y189 	[get_cells {rram_ctrl/rram/genblk1[61].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[61].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y189 	[get_cells {rram_ctrl/rram/genblk1[61].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[61].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y189 	[get_cells {rram_ctrl/rram/genblk1[61].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[61].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y189 	[get_cells {rram_ctrl/rram/genblk1[61].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[61].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y189 	[get_cells {rram_ctrl/rram/genblk1[61].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[61].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y189 	[get_cells {rram_ctrl/rram/genblk1[61].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[61].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y189 	[get_cells {rram_ctrl/rram/genblk1[61].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[61].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y189 	[get_cells {rram_ctrl/rram/genblk1[61].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[61].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X39Y189 	[get_cells {rram_ctrl/rram/genblk1[61].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[61].g_out_buff_1}]
set_property LOC SLICE_X47Y189 	[get_cells {rram_ctrl/rram/genblk1[61].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[61].g_out_buff_2}]
set_property LOC SLICE_X42Y189 	[get_cells {rram_ctrl/rram/genblk1[61].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[61].g_en_buff}]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[62].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X38Y190 	[get_cells {rram_ctrl/rram/genblk1[62].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[62].g_and_1/o_INST_0}]
set_property LOC SLICE_X46Y190 	[get_cells {rram_ctrl/rram/genblk1[62].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[62].g_and_2/o_INST_0}]
set_property LOC SLICE_X38Y190 	[get_cells {rram_ctrl/rram/genblk1[62].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[62].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y190 	[get_cells {rram_ctrl/rram/genblk1[62].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[62].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y190 	[get_cells {rram_ctrl/rram/genblk1[62].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[62].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y190 	[get_cells {rram_ctrl/rram/genblk1[62].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[62].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y190 	[get_cells {rram_ctrl/rram/genblk1[62].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[62].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y190 	[get_cells {rram_ctrl/rram/genblk1[62].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[62].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y190 	[get_cells {rram_ctrl/rram/genblk1[62].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[62].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y190 	[get_cells {rram_ctrl/rram/genblk1[62].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[62].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y190 	[get_cells {rram_ctrl/rram/genblk1[62].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[62].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y190 	[get_cells {rram_ctrl/rram/genblk1[62].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[62].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X39Y190 	[get_cells {rram_ctrl/rram/genblk1[62].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[62].g_out_buff_1}]
set_property LOC SLICE_X47Y190 	[get_cells {rram_ctrl/rram/genblk1[62].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[62].g_out_buff_2}]
set_property LOC SLICE_X42Y190 	[get_cells {rram_ctrl/rram/genblk1[62].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[62].g_en_buff}]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[63].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X38Y191 	[get_cells {rram_ctrl/rram/genblk1[63].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[63].g_and_1/o_INST_0}]
set_property LOC SLICE_X46Y191 	[get_cells {rram_ctrl/rram/genblk1[63].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[63].g_and_2/o_INST_0}]
set_property LOC SLICE_X38Y191 	[get_cells {rram_ctrl/rram/genblk1[63].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[63].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y191 	[get_cells {rram_ctrl/rram/genblk1[63].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[63].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y191 	[get_cells {rram_ctrl/rram/genblk1[63].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[63].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y191 	[get_cells {rram_ctrl/rram/genblk1[63].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[63].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y191 	[get_cells {rram_ctrl/rram/genblk1[63].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[63].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y191 	[get_cells {rram_ctrl/rram/genblk1[63].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[63].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y191 	[get_cells {rram_ctrl/rram/genblk1[63].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[63].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y191 	[get_cells {rram_ctrl/rram/genblk1[63].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[63].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X38Y191 	[get_cells {rram_ctrl/rram/genblk1[63].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[63].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X46Y191 	[get_cells {rram_ctrl/rram/genblk1[63].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[63].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X39Y191 	[get_cells {rram_ctrl/rram/genblk1[63].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[63].g_out_buff_1}]
set_property LOC SLICE_X47Y191 	[get_cells {rram_ctrl/rram/genblk1[63].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[63].g_out_buff_2}]
set_property LOC SLICE_X42Y191 	[get_cells {rram_ctrl/rram/genblk1[63].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[63].g_en_buff}]
