#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x5643a912a7c0 .scope module, "testbench" "testbench" 2 3;
 .timescale 0 0;
v0x5643a914a0e0_0 .var "address", 31 0;
v0x5643a914a210_0 .var "clk", 0 0;
v0x5643a914a2d0_0 .var "data", 31 0;
v0x5643a914a3d0_0 .var "mode", 0 0;
v0x5643a914a4a0_0 .net "out", 31 0, v0x5643a9149e80_0;  1 drivers
S_0x5643a912a940 .scope module, "tb" "main" 2 10, 3 4 0, S_0x5643a912a7c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "mode"
    .port_info 2 /INPUT 32 "addr"
    .port_info 3 /INPUT 32 "input_data"
    .port_info 4 /OUTPUT 32 "output_data"
P_0x5643a91233a0 .param/l "addr_bit" 0 3 9, +C4<00000000000000000000000000100000>;
P_0x5643a91233e0 .param/l "block" 0 3 5, +C4<00000000000100000000000000000000>;
P_0x5643a9123420 .param/l "index_bit" 0 3 11, +C4<00000000000000000000000000001010>;
P_0x5643a9123460 .param/l "num_block" 0 3 6, +C4<00000000000000000000010000000000>;
P_0x5643a91234a0 .param/l "offset_bit" 0 3 12, +C4<00000000000000000000000000000100>;
P_0x5643a91234e0 .param/l "tag_bit" 0 3 10, +C4<0000000000000000000000000000010010>;
P_0x5643a9123520 .param/l "word_per_block" 0 3 7, +C4<00000000000000000000000000010000>;
P_0x5643a9123560 .param/l "word_size" 0 3 8, +C4<00000000000000000000000000100000>;
v0x5643a9149960_0 .net "addr", 31 0, v0x5643a914a0e0_0;  1 drivers
v0x5643a9149a50_0 .net "clk", 0 0, v0x5643a914a210_0;  1 drivers
v0x5643a9149af0_0 .net "index", 9 0, L_0x5643a914a680;  1 drivers
v0x5643a9149bf0_0 .net "input_data", 31 0, v0x5643a914a2d0_0;  1 drivers
v0x5643a9149cb0_0 .net "mode", 0 0, v0x5643a914a3d0_0;  1 drivers
v0x5643a9149dc0_0 .net "offset", 3 0, L_0x5643a914a770;  1 drivers
v0x5643a9149e80_0 .var "output_data", 31 0;
v0x5643a9149f40_0 .net "tag", 17 0, L_0x5643a914a590;  1 drivers
E_0x5643a911e7e0 .event posedge, v0x5643a9149a50_0;
S_0x5643a9120810 .scope module, "addr_div" "cache_div" 3 26, 4 1 0, S_0x5643a912a940;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address"
    .port_info 1 /OUTPUT 18 "tag"
    .port_info 2 /OUTPUT 10 "index"
    .port_info 3 /OUTPUT 4 "offset"
P_0x5643a9115030 .param/l "address_bit" 0 4 2, +C4<00000000000000000000000000100000>;
P_0x5643a9115070 .param/l "index_bit" 0 4 4, +C4<00000000000000000000000000001010>;
P_0x5643a91150b0 .param/l "offset_bit" 0 4 5, +C4<00000000000000000000000000000100>;
P_0x5643a91150f0 .param/l "tag_bit" 0 4 3, +C4<0000000000000000000000000000010010>;
v0x5643a912af50_0 .net "address", 31 0, v0x5643a914a0e0_0;  alias, 1 drivers
v0x5643a9148070_0 .net "index", 9 0, L_0x5643a914a680;  alias, 1 drivers
v0x5643a9148150_0 .net "offset", 3 0, L_0x5643a914a770;  alias, 1 drivers
v0x5643a9148240_0 .net "tag", 17 0, L_0x5643a914a590;  alias, 1 drivers
L_0x5643a914a590 .part v0x5643a914a0e0_0, 14, 18;
L_0x5643a914a680 .part v0x5643a914a0e0_0, 4, 10;
L_0x5643a914a770 .part v0x5643a914a0e0_0, 0, 4;
S_0x5643a91483d0 .scope module, "cache" "cache_mem" 3 27, 3 62 0, S_0x5643a912a940;
 .timescale 0 0;
P_0x5643a91485c0 .param/l "addr_bit" 0 3 66, +C4<00000000000000000000000000100000>;
P_0x5643a9148600 .param/l "index_bit" 0 3 68, +C4<00000000000000000000000000001010>;
P_0x5643a9148640 .param/l "num_block" 0 3 63, +C4<00000000000000000000010000000000>;
P_0x5643a9148680 .param/l "offset_bit" 0 3 69, +C4<00000000000000000000000000000100>;
P_0x5643a91486c0 .param/l "tag_bit" 0 3 67, +C4<0000000000000000000000000000010010>;
P_0x5643a9148700 .param/l "word_per_block" 0 3 64, +C4<00000000000000000000000000010000>;
P_0x5643a9148740 .param/l "word_size" 0 3 65, +C4<00000000000000000000000000100000>;
v0x5643a9148de0 .array "c_mem", 0 1023, 511 0;
v0x5643a9148ed0 .array "flag", 0 1023, 1 0;
v0x5643a9148f90 .array "tag", 0 1023, 17 0;
S_0x5643a9148b10 .scope begin, "start" "start" 3 76, 3 76 0, S_0x5643a91483d0;
 .timescale 0 0;
v0x5643a9148ce0_0 .var/i "i", 31 0;
S_0x5643a9149060 .scope module, "main_mem" "main_mem" 3 28, 5 1 0, S_0x5643a912a940;
 .timescale 0 0;
P_0x5643a9149260 .param/l "block" 0 5 2, +C4<00000000000100000000000000000000>;
P_0x5643a91492a0 .param/l "word_per_block" 0 5 3, +C4<00000000000000000000000000010000>;
P_0x5643a91492e0 .param/l "word_size" 0 5 4, +C4<00000000000000000000000000100000>;
v0x5643a9149680_0 .var/i "i", 31 0;
v0x5643a9149780_0 .var/i "j", 31 0;
v0x5643a9149860 .array "mem", 0 1048575, 511 0;
S_0x5643a91494b0 .scope task, "starting" "starting" 5 9, 5 9 0, S_0x5643a9149060;
 .timescale 0 0;
TD_testbench.tb.main_mem.starting ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5643a9149680_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x5643a9149680_0;
    %cmpi/s 1048576, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5643a9149780_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x5643a9149780_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_0.3, 5;
    %vpi_func 5 14 "$random" 32 {0 0 0};
    %ix/getv/s 4, v0x5643a9149680_0;
    %flag_mov 8, 4;
    %load/vec4 v0x5643a9149780_0;
    %pad/s 37;
    %muli 32, 0, 37;
    %ix/vec4/s 5;
    %flag_or 4, 8;
    %store/vec4a v0x5643a9149860, 4, 5;
    %load/vec4 v0x5643a9149780_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5643a9149780_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %load/vec4 v0x5643a9149680_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5643a9149680_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .scope S_0x5643a91483d0;
T_1 ;
    %fork t_1, S_0x5643a9148b10;
    %jmp t_0;
    .scope S_0x5643a9148b10;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5643a9148ce0_0, 0, 32;
T_1.0 ;
    %load/vec4 v0x5643a9148ce0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 2;
    %ix/getv/s 4, v0x5643a9148ce0_0;
    %store/vec4a v0x5643a9148ed0, 4, 0;
    %load/vec4 v0x5643a9148ce0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5643a9148ce0_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %end;
    .scope S_0x5643a91483d0;
t_0 %join;
    %end;
    .thread T_1;
    .scope S_0x5643a912a940;
T_2 ;
    %wait E_0x5643a911e7e0;
    %load/vec4 v0x5643a9149af0_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x5643a9148ed0, 4;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v0x5643a9149af0_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x5643a9148de0, 4;
    %load/vec4 v0x5643a9149f40_0;
    %load/vec4 v0x5643a9149af0_0;
    %concat/vec4; draw_concat_vec4
    %ix/vec4 4;
    %store/vec4a v0x5643a9149860, 4, 0;
    %pushi/vec4 2, 0, 2;
    %load/vec4 v0x5643a9149af0_0;
    %pad/u 12;
    %ix/vec4 4;
    %store/vec4a v0x5643a9148ed0, 4, 0;
T_2.0 ;
    %load/vec4 v0x5643a9149af0_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x5643a9148f90, 4;
    %load/vec4 v0x5643a9149f40_0;
    %cmp/ne;
    %jmp/0xz  T_2.2, 4;
    %load/vec4 v0x5643a9149f40_0;
    %load/vec4 v0x5643a9149af0_0;
    %concat/vec4; draw_concat_vec4
    %ix/vec4 4;
    %load/vec4a v0x5643a9149860, 4;
    %load/vec4 v0x5643a9149af0_0;
    %pad/u 12;
    %ix/vec4 4;
    %store/vec4a v0x5643a9148de0, 4, 0;
    %pushi/vec4 2, 0, 2;
    %load/vec4 v0x5643a9149af0_0;
    %pad/u 12;
    %ix/vec4 4;
    %store/vec4a v0x5643a9148ed0, 4, 0;
    %load/vec4 v0x5643a9149f40_0;
    %load/vec4 v0x5643a9149af0_0;
    %pad/u 12;
    %ix/vec4 4;
    %store/vec4a v0x5643a9148f90, 4, 0;
T_2.2 ;
    %load/vec4 v0x5643a9149cb0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_2.4, 4;
    %load/vec4 v0x5643a9149bf0_0;
    %load/vec4 v0x5643a9149af0_0;
    %pad/u 12;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %load/vec4 v0x5643a9149dc0_0;
    %pad/u 9;
    %muli 32, 0, 9;
    %ix/vec4 5;
    %flag_or 4, 8;
    %store/vec4a v0x5643a9148de0, 4, 5;
    %pushi/vec4 3, 0, 2;
    %load/vec4 v0x5643a9149af0_0;
    %pad/u 12;
    %ix/vec4 4;
    %store/vec4a v0x5643a9148ed0, 4, 0;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0x5643a9149af0_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x5643a9148de0, 4;
    %load/vec4 v0x5643a9149dc0_0;
    %pad/u 9;
    %muli 32, 0, 9;
    %part/u 32;
    %store/vec4 v0x5643a9149e80_0, 0, 32;
T_2.5 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5643a912a7c0;
T_3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5643a914a210_0, 0, 1;
    %pushi/vec4 100, 0, 32;
    %store/vec4 v0x5643a914a0e0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5643a914a3d0_0, 0, 1;
    %delay 200, 0;
    %pushi/vec4 100, 0, 32;
    %store/vec4 v0x5643a914a0e0_0, 0, 32;
    %pushi/vec4 25, 0, 32;
    %store/vec4 v0x5643a914a2d0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5643a914a3d0_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 100, 0, 32;
    %store/vec4 v0x5643a914a0e0_0, 0, 32;
    %pushi/vec4 25, 0, 32;
    %store/vec4 v0x5643a914a2d0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5643a914a3d0_0, 0, 1;
    %vpi_call 2 35 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x5643a912a7c0;
T_4 ;
    %vpi_call 2 39 "$monitor", "address = %d data = %d mode = %d out = %d", v0x5643a914a0e0_0, v0x5643a914a2d0_0, v0x5643a914a3d0_0, v0x5643a914a4a0_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x5643a912a7c0;
T_5 ;
    %delay 25, 0;
    %load/vec4 v0x5643a914a210_0;
    %inv;
    %store/vec4 v0x5643a914a210_0, 0, 1;
    %jmp T_5;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "tb.v";
    "./main.v";
    "./cache_div.v";
    "./main_mem.v";
