LIBRARY ieee;
USE ieee.std_logic_1164.all;

ENTITY exercicio4_aula8 IS
	PORT(A, B, en 		  	  : IN  std_logic;
		  SUM, CARRY_OUT, T : OUT std_logic);
END ENTITY;

ARCHITECTURE logic OF exercicio4_aula8 IS
BEGIN
	
END ARCHITECTURE;
