SCHM0103

HEADER
{
 FREEID 521
 VARIABLES
 {
  #ARCHITECTURE="cache_datapath"
  #BLOCKTABLE_FILE="#table.bde"
  #BLOCKTABLE_INCLUDED="1"
  #ENTITY="cache_datapath"
  #LANGUAGE="VHDL"
  AUTHOR="JasonVM"
  COMPANY="JVM"
  CREATIONDATE="4/24/2009"
  PAGECOUNT="2"
  TITLE="cache_datapath"
 }
 SYMBOL "#default" "wo_counter" "wo_counter"
 {
  HEADER
  {
   VARIABLES
   {
    #DESCRIPTION=""
    #FUB="1"
    #LANGUAGE="VHDL"
    #MODIFIED="1240616086"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,140,140)
    FREEID 56
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (0,0,140,140)
    }
    TEXT  21, 0, 0
    {
     TEXT "$#NAME"
     RECT (88,14,112,72)
     ALIGN 1
     MARGINS (1,1)
     PARENT 20
     ORIENTATION 5
    }
    TEXT  27, 0, 0
    {
     TEXT "$#NAME"
     RECT (48,14,72,39)
     ALIGN 1
     MARGINS (1,1)
     PARENT 26
     ORIENTATION 5
    }
    TEXT  33, 0, 0
    {
     TEXT "$#NAME"
     RECT (14,28,87,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 32
    }
    TEXT  45, 0, 0
    {
     TEXT "$#NAME"
     RECT (14,88,102,112)
     ALIGN 4
     MARGINS (1,1)
     PARENT 44
    }
    TEXT  51, 0, 0
    {
     TEXT "$#NAME"
     RECT (23,108,126,132)
     ALIGN 6
     MARGINS (1,1)
     PARENT 50
    }
    PIN  20, 0, 0
    {
     COORD (100,0)
     VARIABLES
     {
      #DIRECTION="IN"
      #FAMILY="Fub"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="wo_rst"
      #NUMBER="0"
      #VHDL_TYPE="std_logic"
     }
     LINE  1, 0, 0
     {
      POINTS ( (-10,1), (10,1), (0,11) )
     }
    }
    PIN  26, 0, 0
    {
     COORD (60,0)
     VARIABLES
     {
      #DIRECTION="IN"
      #FAMILY="Fub"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="clk"
      #NUMBER="0"
      #VHDL_TYPE="std_logic"
     }
     LINE  1, 0, 0
     {
      POINTS ( (-10,1), (10,1), (0,11) )
     }
    }
    PIN  32, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #FAMILY="Fub"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="WO_EN"
      #NUMBER="0"
      #VHDL_TYPE="std_logic"
     }
     LINE  1, 0, 0
     {
      POINTS ( (1,-10), (1,10), (11,0) )
     }
    }
    PIN  44, 0, 0
    {
     COORD (0,100)
     VARIABLES
     {
      #DIRECTION="OUT"
      #FAMILY="Fub"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="WO_MAX"
      #NUMBER="0"
      #VHDL_TYPE="std_logic"
     }
     LINE  1, 0, 0
     {
      POINTS ( (10,-10), (10,10), (0,0) )
     }
    }
    PIN  50, 0, 0
    {
     COORD (140,120)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #FAMILY="Fub"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="word_offset"
      #NUMBER="0"
      #SIDE="right"
      #VHDL_TYPE="lc3b_nibble"
     }
     LINE  1, 0, 0
     {
      POINTS ( (-10,-10), (-10,10), (0,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "uc_addr" "uc_addr"
 {
  HEADER
  {
   VARIABLES
   {
    #DESCRIPTION=""
    #FUB="1"
    #LANGUAGE="VHDL"
    #MODIFIED="1240615380"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,200,120)
    FREEID 21
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (0,0,200,120)
    }
    TEXT  4, 0, 0
    {
     TEXT "$#NAME"
     RECT (14,68,117,92)
     ALIGN 4
     MARGINS (1,1)
     PARENT 3
    }
    TEXT  10, 0, 0
    {
     TEXT "$#NAME"
     RECT (14,28,110,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 9
    }
    TEXT  16, 0, 0
    {
     TEXT "$#NAME"
     RECT (37,8,186,32)
     ALIGN 6
     MARGINS (1,1)
     PARENT 15
    }
    PIN  3, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #FAMILY="Fub"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="word_offset"
      #NUMBER="0"
      #VHDL_TYPE="lc3b_nibble"
     }
     LINE  1, 0, 0
     {
      POINTS ( (1,-10), (1,10), (11,0) )
     }
    }
    PIN  9, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #FAMILY="Fub"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="ADDRESS"
      #NUMBER="0"
      #VHDL_TYPE="lc3b_word"
     }
     LINE  1, 0, 0
     {
      POINTS ( (1,-10), (1,10), (11,0) )
     }
    }
    PIN  15, 0, 0
    {
     COORD (200,20)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #FAMILY="Fub"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="CADDRESS_pre"
      #NUMBER="0"
      #VHDL_TYPE="lc3b_word"
     }
     LINE  1, 0, 0
     {
      POINTS ( (-10,-10), (-10,10), (0,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "dm_wt_cache" "dm_wt_cache"
 {
  HEADER
  {
   VARIABLES
   {
    #DESCRIPTION=""
    #FUB="1"
    #LANGUAGE="VHDL"
    #MODIFIED="1241672731"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,240,360)
    FREEID 81
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (0,0,239,360)
    }
    TEXT  4, 0, 0
    {
     TEXT "$#NAME"
     RECT (88,14,112,95)
     ALIGN 1
     MARGINS (1,1)
     PARENT 3
     ORIENTATION 5
    }
    TEXT  10, 0, 0
    {
     TEXT "$#NAME"
     RECT (125,28,226,52)
     ALIGN 6
     MARGINS (1,1)
     PARENT 9
    }
    TEXT  16, 0, 0
    {
     TEXT "$#NAME"
     RECT (14,68,39,92)
     ALIGN 4
     MARGINS (1,1)
     PARENT 15
    }
    TEXT  22, 0, 0
    {
     TEXT "$#NAME"
     RECT (14,108,103,132)
     ALIGN 4
     MARGINS (1,1)
     PARENT 21
    }
    TEXT  34, 0, 0
    {
     TEXT "$#NAME"
     RECT (72,188,226,212)
     ALIGN 6
     MARGINS (1,1)
     PARENT 33
    }
    TEXT  46, 0, 0
    {
     TEXT "$#NAME"
     RECT (92,148,226,172)
     ALIGN 6
     MARGINS (1,1)
     PARENT 45
    }
    TEXT  52, 0, 0
    {
     TEXT "$#NAME"
     RECT (96,108,226,132)
     ALIGN 6
     MARGINS (1,1)
     PARENT 51
    }
    TEXT  58, 0, 0
    {
     TEXT "$#NAME"
     RECT (133,288,226,312)
     ALIGN 6
     MARGINS (1,1)
     PARENT 57
    }
    TEXT  64, 0, 0
    {
     TEXT "$#NAME"
     RECT (205,328,226,352)
     ALIGN 6
     MARGINS (1,1)
     PARENT 63
    }
    TEXT  70, 0, 0
    {
     TEXT "$#NAME"
     RECT (14,168,103,192)
     ALIGN 4
     MARGINS (1,1)
     PARENT 69
    }
    TEXT  76, 0, 0
    {
     TEXT "$#NAME"
     RECT (14,268,110,292)
     ALIGN 4
     MARGINS (1,1)
     PARENT 75
    }
    PIN  3, 0, 0
    {
     COORD (100,0)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #FAMILY="Fub"
      #INITIAL_VALUE=""
      #MDA_RECORD_TOKEN="OTHER"
      #MODIFIED="1"
      #NAME="caddress"
      #NUMBER="0"
      #VHDL_TYPE="lc3b_word"
     }
     LINE  1, 0, 0
     {
      POINTS ( (-10,1), (10,1), (0,11) )
     }
    }
    PIN  9, 0, 0
    {
     COORD (240,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #FAMILY="Fub"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="cache_dout"
      #NUMBER="0"
      #VHDL_TYPE="lc3b_word"
     }
     LINE  1, 0, 0
     {
      POINTS ( (-10,-10), (-10,10), (0,0) )
     }
    }
    PIN  15, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #FAMILY="Fub"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="clk"
      #NUMBER="0"
      #VHDL_TYPE="std_logic"
     }
     LINE  1, 0, 0
     {
      POINTS ( (1,-10), (1,10), (11,0) )
     }
    }
    PIN  21, 0, 0
    {
     COORD (0,120)
     VARIABLES
     {
      #DIRECTION="IN"
      #FAMILY="Fub"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="RESET_L"
      #NUMBER="0"
      #VHDL_TYPE="std_logic"
     }
     LINE  1, 0, 0
     {
      POINTS ( (1,-10), (1,10), (11,0) )
     }
    }
    PIN  33, 0, 0
    {
     COORD (240,200)
     VARIABLES
     {
      #DIRECTION="IN"
      #FAMILY="Fub"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="CACHE_BYTE_H"
      #NUMBER="0"
      #VHDL_TYPE="std_logic"
     }
     LINE  1, 0, 0
     {
      POINTS ( (-1,-10), (-1,10), (-11,0) )
     }
    }
    PIN  45, 0, 0
    {
     COORD (240,160)
     VARIABLES
     {
      #DIRECTION="IN"
      #FAMILY="Fub"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="CACHE_WE_L"
      #NUMBER="0"
      #VHDL_TYPE="std_logic"
     }
     LINE  1, 0, 0
     {
      POINTS ( (-1,-10), (-1,10), (-11,0) )
     }
    }
    PIN  51, 0, 0
    {
     COORD (240,120)
     VARIABLES
     {
      #DIRECTION="IN"
      #FAMILY="Fub"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="CACHE_RD_L"
      #NUMBER="0"
      #VHDL_TYPE="std_logic"
     }
     LINE  1, 0, 0
     {
      POINTS ( (-1,-10), (-1,10), (-11,0) )
     }
    }
    PIN  57, 0, 0
    {
     COORD (240,300)
     VARIABLES
     {
      #DIRECTION="OUT"
      #FAMILY="Fub"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="CRESP_H"
      #NUMBER="0"
      #VHDL_TYPE="std_logic"
     }
     LINE  1, 0, 0
     {
      POINTS ( (-10,-10), (-10,10), (0,0) )
     }
    }
    PIN  63, 0, 0
    {
     COORD (240,340)
     VARIABLES
     {
      #DIRECTION="OUT"
      #FAMILY="Fub"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="hit"
      #NUMBER="0"
      #VHDL_TYPE="std_logic"
     }
     LINE  1, 0, 0
     {
      POINTS ( (-10,-10), (-10,10), (0,0) )
     }
    }
    PIN  69, 0, 0
    {
     COORD (0,180)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #FAMILY="Fub"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="cache_din"
      #NUMBER="0"
      #VHDL_TYPE="lc3b_word"
     }
     LINE  1, 0, 0
     {
      POINTS ( (1,-10), (1,10), (11,0) )
     }
    }
    PIN  75, 0, 0
    {
     COORD (0,280)
     VARIABLES
     {
      #DIRECTION="IN"
      #FAMILY="Fub"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="VALID_EN"
      #NUMBER="0"
      #VHDL_TYPE="std_logic"
     }
     LINE  1, 0, 0
     {
      POINTS ( (1,-10), (1,10), (11,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "wordmux2" "wordmux2"
 {
  HEADER
  {
   VARIABLES
   {
    #DESCRIPTION=""
    #HDL_ENTRIES=
"library WORK,IEEE;\n"+
"use work.LC3b_types.all,ieee.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1240615575"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,160,160)
    FREEID 10
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,140,160)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,30,40,54)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (121,30,135,54)
     ALIGN 6
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,70,40,94)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,110,52,134)
     ALIGN 4
     MARGINS (1,1)
     PARENT 8
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="A"
      #NUMBER="0"
      #VHDL_TYPE="LC3B_WORD"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (160,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="F"
      #NUMBER="0"
      #VHDL_TYPE="LC3B_WORD"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="B"
      #NUMBER="0"
      #VHDL_TYPE="LC3B_WORD"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (0,120)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="sel"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
   }
  }
 }
}

PAGE ""
{
 PAGEHEADER
 {
  PAGESIZE (2200,1700)
  MARGINS (200,200,200,200)
  RECT (0,0,0,0)
 }
 
 BODY
 {
  INSTANCE  1, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #DOWNTO="1"
    #LIBRARY="#terminals"
    #REFERENCE="cache_ctrl_sig(6:0)"
    #SYMBOL="BusInput"
   }
   COORD (360,160)
  }
  TEXT  2, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (55,144,305,179)
   ALIGN 2
   MARGINS (1,1)
   COLOR (0,0,192)
   PARENT 1
  }
  INSTANCE  3, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #DOWNTO="1"
    #LIBRARY="#terminals"
    #REFERENCE="cache_dpath_sig(2:0)"
    #SYMBOL="BusInput"
   }
   COORD (1860,1100)
  }
  TEXT  4, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1523,1084,1805,1119)
   ALIGN 2
   MARGINS (1,1)
   COLOR (0,0,192)
   PARENT 3
  }
  INSTANCE  5, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="CLK"
    #SYMBOL="Input"
    #VHDL_TYPE="std_logic"
   }
   COORD (420,240)
  }
  TEXT  6, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (307,224,365,259)
   ALIGN 2
   MARGINS (1,1)
   COLOR (0,0,192)
   PARENT 5
  }
  INSTANCE  7, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="RESET_L"
    #SYMBOL="Input"
    #VHDL_TYPE="std_logic"
   }
   COORD (420,320)
   VERTEXES ( (2,84) )
  }
  TEXT  8, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (234,304,365,339)
   ALIGN 2
   MARGINS (1,1)
   COLOR (0,0,192)
   PARENT 7
  }
  INSTANCE  9, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="MDATAIN"
    #SYMBOL="Input"
    #VHDL_TYPE="lc3b_word"
   }
   COORD (420,960)
   VERTEXES ( (2,383) )
  }
  TEXT  10, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (234,944,365,979)
   ALIGN 2
   MARGINS (1,1)
   COLOR (0,0,192)
   PARENT 9
  }
  INSTANCE  11, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="DATAOUT"
    #SYMBOL="Input"
    #VHDL_TYPE="lc3b_word"
   }
   COORD (420,920)
   VERTEXES ( (2,379) )
  }
  TEXT  12, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (222,904,365,939)
   ALIGN 2
   MARGINS (1,1)
   COLOR (0,0,192)
   PARENT 11
  }
  INSTANCE  13, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="ADDRESS"
    #SYMBOL="Input"
    #VHDL_TYPE="lc3b_word"
   }
   COORD (840,240)
   VERTEXES ( (2,181) )
  }
  TEXT  14, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (644,224,785,259)
   ALIGN 2
   MARGINS (1,1)
   COLOR (0,0,192)
   PARENT 13
  }
  INSTANCE  15, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="DATAIN"
    #SYMBOL="Output"
    #VHDL_TYPE="lc3b_word"
   }
   COORD (1600,780)
   VERTEXES ( (2,252) )
  }
  TEXT  16, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1655,764,1763,799)
   MARGINS (1,1)
   COLOR (0,0,192)
   PARENT 15
  }
  INSTANCE  17, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="MADDRESS"
    #SYMBOL="Output"
    #VHDL_TYPE="lc3b_word"
   }
   COORD (1660,460)
   VERTEXES ( (2,219) )
  }
  TEXT  18, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1715,444,1879,479)
   MARGINS (1,1)
   COLOR (0,0,192)
   PARENT 17
  }
  INSTANCE  19, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="MDATAOUT"
    #SYMBOL="Output"
    #VHDL_TYPE="lc3b_word"
   }
   COORD (1740,560)
   VERTEXES ( (2,238) )
  }
  TEXT  20, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1795,544,1961,579)
   MARGINS (1,1)
   COLOR (0,0,192)
   PARENT 19
  }
  INSTANCE  21, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="wo_counter"
    #IMPL="wo_counter"
    #LIBRARY="#default"
    #REFERENCE="U1"
    #SYMBOL="wo_counter"
   }
   COORD (620,440)
   VERTEXES ( (20,109), (26,120), (32,129), (44,147), (50,172) )
  }
  TEXT  22, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (620,580,772,615)
   MARGINS (1,1)
   PARENT 21
  }
  TEXT  26, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (620,404,659,439)
   ALIGN 8
   MARGINS (1,1)
   PARENT 21
  }
  INSTANCE  30, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="uc_addr"
    #IMPL="uc_addr"
    #LIBRARY="#default"
    #REFERENCE="U2"
    #SYMBOL="uc_addr"
   }
   COORD (960,480)
   VERTEXES ( (3,173), (9,182), (15,194) )
  }
  TEXT  31, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (960,600,1067,635)
   MARGINS (1,1)
   PARENT 30
  }
  TEXT  35, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (960,444,999,479)
   ALIGN 8
   MARGINS (1,1)
   PARENT 30
  }
  INSTANCE  39, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="dm_wt_cache"
    #LIBRARY="#default"
    #REFERENCE="U3"
    #SYMBOL="dm_wt_cache"
   }
   COORD (960,740)
   VERTEXES ( (3,228), (9,251), (15,260), (21,264), (33,285), (45,293), (51,297), (57,315), (63,319), (69,371), (75,397) )
  }
  TEXT  40, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (960,1100,1142,1135)
   MARGINS (1,1)
   PARENT 39
  }
  TEXT  44, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (960,704,999,739)
   ALIGN 8
   MARGINS (1,1)
   PARENT 39
  }
  INSTANCE  56, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="and2"
    #LIBRARY="#builtin"
    #REFERENCE="U4"
    #SYMBOL="and2"
   }
   COORD (520,300)
   VERTEXES ( (6,85), (2,88), (4,108) )
  }
  INSTANCE  66, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="wordmux2"
    #LIBRARY="#default"
    #REFERENCE="U5"
    #SYMBOL="wordmux2"
   }
   COORD (1340,420)
   VERTEXES ( (6,195), (2,199), (8,210), (4,218) )
   PINPROP 4,"#PIN_STATE","0"
  }
  TEXT  67, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1340,384,1379,419)
   ALIGN 8
   MARGINS (1,1)
   PARENT 66
  }
  TEXT  71, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1340,580,1475,615)
   MARGINS (1,1)
   PARENT 66
  }
  INSTANCE  75, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="wordmux2"
    #LIBRARY="#default"
    #REFERENCE="U6"
    #SYMBOL="wordmux2"
   }
   COORD (580,880)
   VERTEXES ( (8,366), (4,370), (2,380), (6,384) )
   PINPROP 6,"#PIN_STATE","0"
  }
  TEXT  76, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (580,844,619,879)
   ALIGN 8
   MARGINS (1,1)
   PARENT 75
  }
  TEXT  80, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (580,1040,715,1075)
   MARGINS (1,1)
   PARENT 75
  }
  VTX  84, 0, 0
  {
   COORD (420,320)
  }
  VTX  85, 0, 0
  {
   COORD (520,320)
  }
  NET WIRE  86, 0, 0
  WIRE  87, 0, 0
  {
   NET 86
   VTX 84, 85
  }
  VTX  88, 0, 0
  {
   COORD (520,360)
  }
  VTX  89, 0, 0
  {
   COORD (440,360)
  }
  WIRE  91, 0, 0
  {
   NET 92
   VTX 88, 89
   VARIABLES
   {
    #NAMED="1"
   }
  }
  NET WIRE  92, 0, 0
  {
   VARIABLES
   {
    #NAME="WO_RST_L"
    #VHDL_TYPE="std_logic"
   }
  }
  TEXT  93, 0, 0
  {
   TEXT "$#NAME"
   RECT (295,351,425,380)
   ALIGN 9
   MARGINS (1,1)
   PARENT 91
  }
  VTX  108, 0, 0
  {
   COORD (680,340)
  }
  VTX  109, 0, 0
  {
   COORD (720,440)
  }
  VTX  111, 0, 0
  {
   COORD (720,340)
  }
  WIRE  112, 0, 0
  {
   NET 435
   VTX 108, 111
  }
  WIRE  113, 0, 0
  {
   NET 435
   VTX 111, 109
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  115, 0, 0
  {
   TEXT "$#NAME"
   RECT (722,376,794,405)
   ALIGN 4
   MARGINS (1,1)
   PARENT 113
  }
  VTX  119, 0, 0
  {
   COORD (680,400)
  }
  VTX  120, 0, 0
  {
   COORD (680,440)
  }
  WIRE  122, 0, 0
  {
   NET 123
   VTX 119, 120
   VARIABLES
   {
    #NAMED="1"
   }
  }
  NET WIRE  123, 0, 0
  {
   VARIABLES
   {
    #NAME="clk"
    #VHDL_TYPE="std_logic"
   }
  }
  TEXT  124, 0, 0
  {
   TEXT "$#NAME"
   RECT (682,406,714,435)
   ALIGN 4
   MARGINS (1,1)
   PARENT 122
  }
  VTX  128, 0, 0
  {
   COORD (500,480)
  }
  VTX  129, 0, 0
  {
   COORD (620,480)
  }
  WIRE  131, 0, 0
  {
   NET 136
   VTX 128, 129
   VARIABLES
   {
    #NAMED="1"
   }
  }
  NET WIRE  136, 0, 0
  {
   VARIABLES
   {
    #NAME="WO_EN"
    #VHDL_TYPE="std_logic"
   }
  }
  TEXT  137, 0, 0
  {
   TEXT "$#NAME"
   RECT (515,450,605,479)
   ALIGN 9
   MARGINS (1,1)
   PARENT 131
  }
  VTX  147, 0, 0
  {
   COORD (620,540)
  }
  VTX  148, 0, 0
  {
   COORD (500,540)
  }
  WIRE  150, 0, 0
  {
   NET 151
   VTX 147, 148
   VARIABLES
   {
    #NAMED="1"
   }
  }
  NET WIRE  151, 0, 0
  {
   VARIABLES
   {
    #NAME="WO_MAX"
    #VHDL_TYPE="std_logic"
   }
  }
  TEXT  152, 0, 0
  {
   TEXT "$#NAME"
   RECT (507,510,613,539)
   ALIGN 9
   MARGINS (1,1)
   PARENT 150
  }
  VTX  172, 0, 0
  {
   COORD (760,560)
  }
  VTX  173, 0, 0
  {
   COORD (960,560)
  }
  BUS  174, 0, 0
  {
   NET 180
   VTX 172, 173
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  176, 0, 0
  {
   TEXT "$#NAME"
   RECT (797,530,923,559)
   ALIGN 9
   MARGINS (1,1)
   PARENT 174
  }
  NET BUS  180, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="word_offset"
    #VHDL_TYPE="lc3b_nibble"
   }
  }
  VTX  181, 0, 0
  {
   COORD (840,240)
  }
  VTX  182, 0, 0
  {
   COORD (960,520)
  }
  VTX  184, 0, 0
  {
   COORD (900,240)
  }
  BUS  185, 0, 0
  {
   NET 189
   VTX 181, 184
  }
  VTX  186, 0, 0
  {
   COORD (900,520)
  }
  BUS  188, 0, 0
  {
   NET 189
   VTX 186, 182
  }
  NET BUS  189, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="ADDRESS"
    #VHDL_TYPE="lc3b_word"
   }
  }
  TEXT  190, 0, 0
  {
   TEXT "$#NAME"
   RECT (902,366,1018,395)
   ALIGN 4
   MARGINS (1,1)
   PARENT 202
  }
  VTX  194, 0, 0
  {
   COORD (1160,500)
  }
  VTX  195, 0, 0
  {
   COORD (1340,500)
  }
  BUS  197, 0, 0
  {
   NET 204
   VTX 194, 195
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  198, 0, 0
  {
   COORD (900,460)
  }
  VTX  199, 0, 0
  {
   COORD (1340,460)
  }
  BUS  201, 0, 0
  {
   NET 189
   VTX 198, 199
  }
  BUS  202, 0, 0
  {
   NET 189
   VTX 184, 198
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  203, 0, 0
  {
   NET 189
   VTX 198, 186
   VARIABLES
   {
    #NAMED="1"
   }
  }
  NET BUS  204, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="CADDRESS_pre"
    #VHDL_TYPE="lc3b_word"
   }
  }
  TEXT  205, 0, 0
  {
   TEXT "$#NAME"
   RECT (1160,470,1341,499)
   ALIGN 9
   MARGINS (1,1)
   PARENT 197
  }
  VTX  209, 0, 0
  {
   COORD (1240,540)
  }
  VTX  210, 0, 0
  {
   COORD (1340,540)
  }
  WIRE  212, 0, 0
  {
   NET 213
   VTX 209, 210
   VARIABLES
   {
    #NAMED="1"
   }
  }
  NET WIRE  213, 0, 0
  {
   VARIABLES
   {
    #NAME="CACHE_UC"
    #VHDL_TYPE="std_logic"
   }
  }
  TEXT  214, 0, 0
  {
   TEXT "$#NAME"
   RECT (1225,510,1356,539)
   ALIGN 9
   MARGINS (1,1)
   PARENT 212
  }
  VTX  218, 0, 0
  {
   COORD (1500,460)
  }
  VTX  219, 0, 0
  {
   COORD (1660,460)
  }
  NET BUS  222, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="CADDRESS"
    #VHDL_TYPE="lc3b_word"
   }
  }
  TEXT  223, 0, 0
  {
   TEXT "$#NAME"
   RECT (1514,430,1647,459)
   ALIGN 9
   MARGINS (1,1)
   PARENT 235
  }
  VTX  227, 0, 0
  {
   COORD (1540,460)
  }
  VTX  228, 0, 0
  {
   COORD (1060,740)
  }
  VTX  230, 0, 0
  {
   COORD (1540,640)
  }
  BUS  231, 0, 0
  {
   NET 222
   VTX 227, 230
  }
  VTX  232, 0, 0
  {
   COORD (1060,640)
  }
  BUS  233, 0, 0
  {
   NET 222
   VTX 230, 232
  }
  BUS  234, 0, 0
  {
   NET 222
   VTX 232, 228
  }
  BUS  235, 0, 0
  {
   NET 222
   VTX 218, 227
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  236, 0, 0
  {
   NET 222
   VTX 227, 219
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  237, 0, 0
  {
   COORD (1620,560)
  }
  VTX  238, 0, 0
  {
   COORD (1740,560)
  }
  BUS  240, 0, 0
  {
   NET 246
   VTX 237, 238
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  242, 0, 0
  {
   TEXT "$#NAME"
   RECT (1610,530,1750,559)
   ALIGN 9
   MARGINS (1,1)
   PARENT 240
  }
  NET BUS  246, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="DATAOUT_T"
    #VHDL_TYPE="lc3b_word"
   }
  }
  VTX  251, 0, 0
  {
   COORD (1200,780)
  }
  VTX  252, 0, 0
  {
   COORD (1600,780)
  }
  BUS  253, 0, 0
  {
   NET 254
   VTX 251, 252
   VARIABLES
   {
    #NAMED="1"
   }
  }
  NET BUS  254, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="cache_dout"
    #VHDL_TYPE="lc3b_word"
   }
  }
  TEXT  255, 0, 0
  {
   TEXT "$#NAME"
   RECT (1337,750,1464,779)
   ALIGN 9
   MARGINS (1,1)
   PARENT 253
  }
  VTX  259, 0, 0
  {
   COORD (860,820)
  }
  VTX  260, 0, 0
  {
   COORD (960,820)
  }
  WIRE  262, 0, 0
  {
   NET 123
   VTX 259, 260
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  263, 0, 0
  {
   COORD (860,860)
  }
  VTX  264, 0, 0
  {
   COORD (960,860)
  }
  WIRE  266, 0, 0
  {
   NET 271
   VTX 263, 264
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  267, 0, 0
  {
   TEXT "$#NAME"
   RECT (894,790,926,819)
   ALIGN 9
   MARGINS (1,1)
   PARENT 262
  }
  NET WIRE  271, 0, 0
  {
   VARIABLES
   {
    #NAME="RESET_L"
    #VHDL_TYPE="std_logic"
   }
  }
  TEXT  272, 0, 0
  {
   TEXT "$#NAME"
   RECT (857,830,964,859)
   ALIGN 9
   MARGINS (1,1)
   PARENT 266
  }
  VTX  284, 0, 0
  {
   COORD (1360,940)
  }
  VTX  285, 0, 0
  {
   COORD (1200,940)
  }
  WIRE  287, 0, 0
  {
   NET 310
   VTX 284, 285
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  292, 0, 0
  {
   COORD (1360,900)
  }
  VTX  293, 0, 0
  {
   COORD (1200,900)
  }
  WIRE  295, 0, 0
  {
   NET 305
   VTX 292, 293
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  296, 0, 0
  {
   COORD (1360,860)
  }
  VTX  297, 0, 0
  {
   COORD (1200,860)
  }
  WIRE  299, 0, 0
  {
   NET 300
   VTX 296, 297
   VARIABLES
   {
    #NAMED="1"
   }
  }
  NET WIRE  300, 0, 0
  {
   VARIABLES
   {
    #NAME="CACHE_RD_L"
    #VHDL_TYPE="std_logic"
   }
  }
  TEXT  301, 0, 0
  {
   TEXT "$#NAME"
   RECT (1202,830,1359,859)
   ALIGN 9
   MARGINS (1,1)
   PARENT 299
  }
  NET WIRE  305, 0, 0
  {
   VARIABLES
   {
    #NAME="CACHE_WE_L"
    #VHDL_TYPE="std_logic"
   }
  }
  TEXT  306, 0, 0
  {
   TEXT "$#NAME"
   RECT (1199,870,1361,899)
   ALIGN 9
   MARGINS (1,1)
   PARENT 295
  }
  NET WIRE  310, 0, 0
  {
   VARIABLES
   {
    #NAME="CACHE_BYTE_H"
    #VHDL_TYPE="std_logic"
   }
  }
  TEXT  311, 0, 0
  {
   TEXT "$#NAME"
   RECT (1206,911,1395,940)
   ALIGN 9
   MARGINS (1,1)
   PARENT 287
  }
  VTX  315, 0, 0
  {
   COORD (1200,1040)
  }
  VTX  316, 0, 0
  {
   COORD (1360,1040)
  }
  WIRE  318, 0, 0
  {
   NET 328
   VTX 315, 316
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  319, 0, 0
  {
   COORD (1200,1080)
  }
  VTX  320, 0, 0
  {
   COORD (1360,1080)
  }
  WIRE  322, 0, 0
  {
   NET 329
   VTX 319, 320
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  324, 0, 0
  {
   TEXT "$#NAME"
   RECT (1223,1010,1337,1039)
   ALIGN 9
   MARGINS (1,1)
   PARENT 318
  }
  NET WIRE  328, 0, 0
  {
   VARIABLES
   {
    #NAME="CRESP_H"
    #VHDL_TYPE="std_logic"
   }
  }
  NET WIRE  329, 0, 0
  {
   VARIABLES
   {
    #NAME="hit"
    #VHDL_TYPE="std_logic"
   }
  }
  TEXT  330, 0, 0
  {
   TEXT "$#NAME"
   RECT (1266,1050,1294,1079)
   ALIGN 9
   MARGINS (1,1)
   PARENT 322
  }
  TEXT  346, 0, 0
  {
   TEXT "$#NAME"
   RECT (445,970,576,999)
   ALIGN 9
   MARGINS (1,1)
   PARENT 369
  }
  VTX  365, 0, 0
  {
   COORD (440,1000)
  }
  VTX  366, 0, 0
  {
   COORD (580,1000)
  }
  WIRE  369, 0, 0
  {
   NET 213
   VTX 365, 366
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  370, 0, 0
  {
   COORD (740,920)
  }
  VTX  371, 0, 0
  {
   COORD (960,920)
  }
  BUS  373, 0, 0
  {
   NET 374
   VTX 370, 371
   VARIABLES
   {
    #NAMED="1"
   }
  }
  NET BUS  374, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="cache_din"
    #VHDL_TYPE="lc3b_word"
   }
  }
  TEXT  375, 0, 0
  {
   TEXT "$#NAME"
   RECT (794,890,906,919)
   ALIGN 9
   MARGINS (1,1)
   PARENT 373
  }
  VTX  379, 0, 0
  {
   COORD (420,920)
  }
  VTX  380, 0, 0
  {
   COORD (580,920)
  }
  BUS  382, 0, 0
  {
   NET 246
   VTX 379, 380
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  383, 0, 0
  {
   COORD (420,960)
  }
  VTX  384, 0, 0
  {
   COORD (580,960)
  }
  BUS  386, 0, 0
  {
   NET 391
   VTX 383, 384
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  387, 0, 0
  {
   TEXT "$#NAME"
   RECT (430,890,570,919)
   ALIGN 9
   MARGINS (1,1)
   PARENT 382
  }
  NET BUS  391, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="MDATAIN"
    #VHDL_TYPE="lc3b_word"
   }
  }
  TEXT  392, 0, 0
  {
   TEXT "$#NAME"
   RECT (448,930,553,959)
   ALIGN 9
   MARGINS (1,1)
   PARENT 386
  }
  VTX  396, 0, 0
  {
   COORD (820,1020)
  }
  VTX  397, 0, 0
  {
   COORD (960,1020)
  }
  WIRE  399, 0, 0
  {
   NET 400
   VTX 396, 397
   VARIABLES
   {
    #NAMED="1"
   }
  }
  NET WIRE  400, 0, 0
  {
   VARIABLES
   {
    #NAME="VALID_EN"
    #VHDL_TYPE="std_logic"
   }
  }
  TEXT  401, 0, 0
  {
   TEXT "$#NAME"
   RECT (833,990,947,1019)
   ALIGN 9
   MARGINS (1,1)
   PARENT 399
  }
  SIGNALASSIGN  405, 0, 0
  {
   LABEL "SignalAssignments_1"
   TEXT 
"cache_dpath_sig(0) <= hit;\n"+
"cache_dpath_sig(1) <= CRESP_H;\n"+
"cache_dpath_sig(2) <= WO_MAX;\n"+
""
   RECT (940,100,1460,300)
   MARGINS (20,20)
   MULTILINE
   SYNTAXCOLORED
   SHOWLABEL
   SHOWTEXT
   CORNER 10
  }
  SIGNALASSIGN  406, 0, 0
  {
   LABEL "SignalAssignments_2"
   TEXT 
"CACHE_WE_L <= cache_ctrl_sig(0);\n"+
"CACHE_RD_L <= cache_ctrl_sig(1);\n"+
"CACHE_BYTE_H <= cache_ctrl_sig(2);\n"+
"WO_RST_L <= cache_ctrl_sig(3);\n"+
"WO_EN <= cache_ctrl_sig(4);\n"+
"VALID_EN <= cache_ctrl_sig(5);\n"+
"CACHE_UC <= cache_ctrl_sig(6);"
   RECT (1480,60,2060,340)
   MARGINS (20,20)
   MULTILINE
   SYNTAXCOLORED
   SHOWLABEL
   SHOWTEXT
   CORNER 10
  }
  NET WIRE  435, 0, 0
  {
   VARIABLES
   {
    #NAME="wo_rst"
    #VHDL_TYPE="std_logic"
   }
  }
  VHDLDESIGNUNITHDR  492, 0, 0
  {
   LABEL "Design Unit Header"
   TEXT 
"library IEEE;\n"+
"use IEEE.std_logic_1164.all;\n"+
"use ieee.numeric_std.all;\n"+
"use work.lc3b_types.all;"
   RECT (300,1180,700,1360)
   MARGINS (20,20)
   MULTILINE
   SYNTAXCOLORED
   SHOWLABEL
   SHOWTEXT
   CORNER 10
  }
 }
 
}

PAGE ""
{
 PAGEHEADER
 {
  PAGESIZE (2200,1700)
  MARGINS (200,200,200,200)
  RECT (0,0,0,0)
  VARIABLES
  {
   #BLOCKTABLE_PAGE="1"
   #BLOCKTABLE_TEMPL="1"
   #BLOCKTABLE_VISIBLE="0"
   #MODIFIED="1195088214"
   PAGENAME=""
   PAGENUMBER="1"
  }
 }
 
 BODY
 {
  TEXT  507, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 5,1, (0,0,0)
   TEXT "Created:"
   RECT (1140,1326,1257,1379)
   ALIGN 4
   MARGINS (1,10)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,0,0,"Arial")
  }
  TEXT  508, 0, 0
  {
   PAGEALIGN 10
   TEXT "$CREATIONDATE"
   RECT (1320,1330,1990,1390)
   ALIGN 4
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,128,0,"Arial")
   UPDATE 0
  }
  TEXT  509, 0, 0
  {
   PAGEALIGN 10
   TEXT "Title:"
   RECT (1141,1384,1212,1437)
   ALIGN 4
   MARGINS (1,10)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,0,0,"Arial")
  }
  TEXT  510, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 5,1, (0,0,0)
   TEXT "$TITLE"
   RECT (1310,1380,1980,1440)
   ALIGN 4
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,128,0,"Arial")
   UPDATE 0
  }
  LINE  511, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (128,128,128)
   POINTS ( (1120,1320), (2000,1320) )
   FILL (1,(0,0,0),0)
  }
  LINE  512, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (128,128,128)
   POINTS ( (1120,1380), (2000,1380) )
   FILL (1,(0,0,0),0)
  }
  LINE  513, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (128,128,128)
   POINTS ( (1300,1320), (1300,1500) )
  }
  LINE  514, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (128,128,128)
   POINTS ( (2000,1500), (2000,1180), (1120,1180), (1120,1500), (2000,1500) )
   FILL (1,(0,0,0),0)
  }
  TEXT  515, 0, 0
  {
   PAGEALIGN 10
   TEXT 
"(C)ALDEC. Inc\n"+
"2260 Corporate Circle\n"+
"Henderson, NV 89074"
   RECT (1140,1200,1435,1301)
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,0,0,"Arial")
   MULTILINE
  }
  LINE  516, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (128,128,128)
   POINTS ( (1440,1180), (1440,1320) )
  }
  LINE  517, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (128,128,128)
   POINTS ( (1120,1440), (2000,1440) )
   FILL (1,(0,0,0),0)
  }
  TEXT  518, 0, 0
  {
   PAGEALIGN 10
   TEXT "Page:"
   RECT (1140,1444,1219,1497)
   ALIGN 4
   MARGINS (1,10)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,0,0,"Arial")
  }
  TEXT  519, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 5,1, (0,0,0)
   TEXT "$PAGENUMBER / $PAGECOUNT     $PAGENAME"
   RECT (1310,1440,1980,1500)
   ALIGN 4
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,128,0,"Arial")
   UPDATE 0
  }
  BMPPICT  520, 0, 0
  {
   PAGEALIGN 10
   RECT (1460,1200,1980,1302)
   TEXT
   "KAAAAOMAAAAqAAAAAQAIAAAAAABqJQAAww4AAMMOAAAZAAAAGQAAAAAAAAD///8AZRMDAHMkBACLRR0AfjQFAIdCCQCMSQsAkE8SAJdYHQCbXSQA7NS+AJNUFwCUVhoAnmIpAKJoMQCpcj4AsX5NALqLXQDGnXQA38ixANW5mwDw38sA8+jYAPbx5gABAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBExMVFRMBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEQEBMBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBARYQChUBAQEBAQEBAQEBAQEBAQEBAQEBAQETBBUBAQEBAQEBAUUBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQETAwEBAREMAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQESFBINAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQESAhQBAQEBAQEBAQEBAQEBAQEBAQEBAQEPBBMLAQEBAQEBAf8BAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQELEBgBFQ4FAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBARcCFQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEXAxMBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEOFAEBAQEBAf8BFBISEwEBAQEVEQEBFRELAQEWDwoSFgEBAQEBARMSEhMVEwsBAQEBARMJEBUBARURFBMWAQEREBgBAQkFAgMTAQEUERgBFxAVAQEBAQEBAQEVFwEBAQEBAQEVCg8TGAEBERUBAQEBEw8LAQEICQEBARMPFAEBFw8JEhcBARUJFgsOFQEBEBEXAQsKEwEBAREVExYBAQESEwEBFRAWAQEBAQEBAQEUDhAREwEBAQESExUUAQEBExIBAREUAQEREwEBCQcUFRMBAQELDhUYDxIBARMSAQEVEAsBAQEQBRgBAQEBAf8BAQkCEwEBAQESAgsBEAISAQEJAxQLExcBAQEBARcFAhUYFQYQAQEBFAIPFhUVARISARMGAQEFBxQBAQUQFAEBAQEVAhMBFAIOFwEBAQEBAQERDAEBAQEBARgFBhYUFQEBBgYBAQEBCgUTAQESAxcBARACEwEBCQMVFBUBAQYFExEDEgEBAw8LARUCERgBEQMBCwMLAQEKAwEBEAITAQEBAQEBARMCDxcYFRMYARUCFwEFEwEBEgIXAQMIARcCDBYBEwMBAQYSAQERAhITAw8XARACGAERAhIBAQERBRMBAQEBAf8BARUCEgEBAQEYAxIBFAMVAQEHDAEBAQEBAQEBAQETAhUBARYDDgEBFQIVAQEBAQEBAQoFAQEQBwEBARQVFhQBAQEBBg4BAQYQAQEBAQEBAQETAhEBAQEBARYDEgEBAQEBEwMWAQEBEwMLAQEUAxMBARUDFQEBBRABAQEBAQYQARMDFQEBCg0BARgFEgEBDwUBAQ8FAQEVAhUBFQMVAQEBAQEBGAUHAQEBAQEXARMCCwETAhYBFwMSARIDAQEIDgEBCwMVARQCCwEQBQEXAxIBAQsCEwEUAxUBAQEODgsUAQEBAXIBARgGDAEBAQEBDgUYAQYQAQERBRQTFAEBAQEBAQEUAxABAQETAhIBGAURFRIBAQEBEAISAQEUAhQBARUIFhEDCwEBEQMUAREFAQEBAQEBAQETBQkVAQEBAQEICRQSFwEBFgMSAQEBGAMSAQEBBQ8BAQEFEQEBCQoBAQEBARAFAQEFEAEBFQILAQEPBgEBEwIUAQsCEwEBBggBAQURAQEBAQEBFAMQAQEBAQEBARQCEwEBBQ8BAQoFARcDEQEVAhYBAQURAQEGDwEVAhYBEAYBAQEHBgEBBQ8BAQEKCQEVFwEBAd8BAQEPAwsBAQEBEwMTARMDGAEXAhUYBRMBAQEBAQEBBwcBAQEXBQYYAREFARIGGAEVAg8BAQEBBREBAQYHAQEDDgEBFAMPARgCEwEBAQEBAQEVAhULEwEBAQEVAwEUBQsBAQwNAQEBAQ4HAQEBEQUBAQERBQEBFQMYAQsWARYCFQESBQEBGAMSAQEVAhQBGAMQAQEGDgEBEAUTARIFAQEBAQEBFQUOAQEBAQEBAQEMBgEBDgYBARMDEwEKBxYBAxIBARAFAQEQBQEBBRABFAIUAQESBRMBFQMXAQEICgEBEwEBAf8BAQETAhMBAQEBCwMTFxECEwEBFQUBFQIXAQEBAQEBEAMUAQEBCQMUAQEIEgEFDwERAwEBEwEBDgMBARICFgEHBQsBFwMRCxMFDwEBAQEBAQEVAxIBExUBAQEBEQkBDwUBAQ8IEwMVARMCFAEBEwMVAQETAhUBARAKARIDAQERBQEVAhUBAQcIAQEXAhEBARUDFgEFDgEBEwMTCxECFQEBAQEBFwUGGAEBAQEBAQEXAxMBEAUBARQCExQICBQTBggBARUCExcNBQEBFAMYAQIRAQETAhMWEQITAQsDEQEVBRgBAf8BAQELAw8BAQEBAQYRAREGFAEBARUVEwQYAQEBAQEBFQISAQEBDwMVAQEBExUJEgEXDxQTEQEBEgYUAQESEBQREhUBFg4PARMGEgEBAQEBAQEVAxIBARMUAQEBARMVEQ8BARIOFQgVARMEEwEYDwUHFAEVBBIBAQESFRURAQEBEhIUDhIBCw0DEQELCg4BAQEVExUOCwEBEwQVGA8GCwEBAQEBARACEwEBAQEBAQEBFhIVDxUBARUEEhgPDAELBBABARMEERMGEgEBARURFBEPAQEVBBMBEAYUARUEFQERBwEBASQBGAEBDAUYAQEBAREFAQEBAQEBAQEBFwEBAQEBAQEBFwUKAQEBCAUXAQEBARgBAQEBARYBAQEBAQEBAQEBARYBAQEBAQEBAQEBAQEBAQEBAQEUAxEBAQESFwEBAQEBGAEBAQEBAQEBAQEBAQEBAQkHAQEBAQEBAQEBGBgBAQEBARcBAQEBAQEKEAEBAQEBAQEBARYBAQEBAQEBAQEBAQEBAQEBARYDBgEBAQEBGAEBAQEWAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEYGAEBAQEBAQEBAQEBAQEBAQEBAQEBAbkBEgsBEwIVARMVAQsCFAEBAQEBAQEBAQEBAQEBAQEBAQ4DFwETAhIBAQEBAQEBAQEBAQEBAQEBARMTAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEWAxABAQEBEgEBAQEBAQEBAQEBAQEBAQEVEgEBARYDCwELFBIYAQEBAQEBAQEBAQEBAQEBAQEBFQEBGBELAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEUAw4BAQEBEAEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAf8BFQUSEgMOEwUSARUCEAEBAQEBAQEBAQEBAQEBAQEBFwoDERMEEwEBAQEBAQEBAQEBAQEBAQEBAQMFAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQETAwcLAQEBEA0YAQEBAQEBAQEBAQEBAQEIAhYBAQETDxUICAIUAQEBAQEBAQEBAQEBAQEBAQEBAQEBFQISAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBFgoPFRQRBRYBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAf8BARYUCxgWFAsBARgLFAEBAQEBAQEBAQEBAQEBAQEBFxYXCwsBAQEBAQEBAQEBAQEBAQEBAQEBAQsLAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEWFxYWAQEBFhQBAQEBAQEBAQEBAQEBAQEXFAEBAQEBFxUXGBQBAQEBAQEBAQEBAQEBAQEBAQEBAQEBARQBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQELFRULFwEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAf8BAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAf8BAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAf8BAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAf8SExMTExMTExMTExMTExMTExMTExMTExMTExMTEw8MCgoPEhMTExMTExMTExMTExMTExMTExMTExMTExMTExMTExMTExMTExMTExMTExMTExMTExMTExMTExMTEAwKDw8PDw4PEgEBAQEBAQEBAQEBAQEBARMNDQ0NDQ0NDQ0NDQ0NDQ0NDQ0NDQ0NDQ0NDQ0NDQEBCQ0NDQ0NDQ0NDQ0NDQ0NDQ0NDQ0NEwEBAQENDQ0NDQ0NDQ0NDQ0NDQ0NDQ0NDQ0NDQ0BAQEBEw0NDQ0NDQ0NDQ0NDQ0NDQ0NDQ0NDQ0BAf8BFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQPBw0NDQ0IBxUBAQEBAQEBAQEBAQEBEQYNDQkICAkNDQ0NDQ0NDQ0NDQ0NDQ0NDQ0NDQ0IBgEBBg0NDQ0NDQ0NDQ0NDQ0NDQ0NDQ0GBhUBAQEGDQ0NDQ0NDQ0NDQ0NDQ0NDQ0NDQ0NCAYVAQETBQYMDQ0NDQ0NDQ0NDQ0NDQ0NDQ0JBg8BAZ0BEBAQEBAQERAREBERERERERERERERERERERERERIREhEPEBISEhISEhISEhISEhISEhISEhISEhISEhISEhISEhISEhISEhISEhISEhISEhISEhESERIREhESEhIRCQgJDQ0JBhABAQEBAQEBAQEBAQEVBgwNDQgJDwgNDQ0NDQ0NDQ0NDQ0NDQ0NDQ0NDQ0JBhEBBw0NDQ0NDQ0NDQ0NDQ0NDQ0NDQ0JBgkBAQEGDQ0NDQ0NDQ0NDQ0NDQ0NDQ0NDQ0NCQYQAQEHBw0NDQ0NDQ0NDQ0NDQ0NDQ0NDQ0NDQYTAcgBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBExMSEREVAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBARUVFRUVFRUVFRUVFRUVFRUVFRUVFRUVFRUVEgkIDQ0NDAYTAQEBAQEBAQEBAQEQBgkNDQYUAQYNDQ0NDQwMDAwMDAwMDAwMDAwMDAwMDAwPDQ0NDQ0MCAgICAgICAgICAwNDQ0NDQYTAQEGDQ0NDQ0NDQ0NDQ0NDQ0NDQ0NDQ0NDQwGFxMGCQ0NDQ0NDQwMDAwMDAwMDAwMDAwMDAcMAX4BARIFBwgHBwcHBwcHCAcHCAcIBwgHCAcIBwgHCAcICQoKDgkHCAcHBwcHBwcHBwcHBwcHBwcHBwcHBwcHBwcHBwcHEhMTExMTExMTExMTExMTExMTExMTExMTExMTEgoIDQ0NCQcKAQEBAQEBAQEBARMGDA0JBgoBAQYNDQ0JCAcHBwcHBwcHBwcHBwcHBwcHBwYHCQ0NDQ0NCQkJCQkJCQkJCQcHCQ0NDQYTAQEGDQ0NCQcGBgYGBgYGBgYGBgYGBgYGBgYFBwoMDQ0NDQ0HBgcHBwcHBwcHBwcHBwcHBwcFEf8BAQERDxAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAJDhAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAPERUBFRUVFRUVFRUVFRUVFRUVFRUVFRUVFRUVFRIJCA0NDQ0FEwEBAQEBAQEBAQoHDQ0MBhUBAQYNDQ0HAQEBAQEBAQEBAQEBAQEBAQEBAQEBBw0NDQcPAQEBAQEBAQEBARUKCA0NDQYSAQEGDQ0NCAEBAQEBAQEBAQEBAQEBAQEBAQEBAQcNDQ0NDQcPAQEBAQEBAQEBAQEBAQEBAQEBAUkBAQEBCggJCQkNDA0JDQwNDQ0JCQ0NDQ0MDAwMDAwMDAwNDQwHCAoJCQkJCQkJCQkJCQkJCQkJCQkJCQkJCQkJCQoKBgUNDw8ODw4PDg8ODw4PDg8ODw4PDg8ODw4PDw4IBwkNDQ0ICAEBAQEBAQEBEwUNDQkGEAEBAQYNDQ0GAQEBAQEBAQEBAQEBAQEBAQEBAQEBBg0NDQcPAQEBAQEBAQEBAQETBg0NDQYRAQEGDQ0NBgEBAQEBAQEBAQEBAQEBAQEBAQEBAQcMDQ0NBhIBAQEBAQEBAQEBAQEBAQEBAQEBAXIBAQEBExMTExMTExMSExMSExISEhISEhISEhISEhISEhIREhISERETExMTExMTExMTExMTExMTExMTExMTExMTExMTExEQFQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQETDwgNDQ0JBhABAQEBAQEVCAgNDQgHAQEBAQYNDQ0GAQEBAQEBAQEBAQEBAQEBAQEBAQEBBg0NDQcPAQEBAQEBAQEBAQEVCAwNDQYQAQEGDQ0NBgEBAQEBAQEBAQEBAQEBAQEBAQEBAQcMDQ0MBwEBAQEBAQEBAQEBAQEBAQEBAQEBAVYBAQEBARIREhISEhISEhISEhISEhISEhISEhISEhISEhISERAQEA8SExISEhISEhISEhISEBAPEBAPEBAPEBAPEBAQDxAJDA4ODg4ODg4ODg8ODg4ODg4ODg4ODg4ODg8QCgYHBwcHBwYICAgIDQ4JCAkNDQYSAQEBAQYNDQ0GAQEBAQEBAQEBAQEBAQEBAQEBAQEBBg0NDQcPAQEBAQEBAQEBAQEBDAgNDQcQAQEGDQ0NBgEBAQEBAQEBAQEBAQEBAQEBAQEBAQcMDQ0HCgEBAQEBAQEBAQEBAQEBAQEBAQEBAZ0BAQEBARUVFRUVFRUVFRUVFRUVFRUVFRUVFRUVFRUVFRUVFRAPDwgQAQEBAQEBAQEBAQEBExITExITExITExITExITExMTExMSExMTExMSExITEhMSExITExITEhMSExITExMTExMTExMTExMSDwcHDQ0NBwoBAQEBAQYNDQ0GAQEBAQEBAQEBAQEBAQEBAQEBAQEBBg0NDQcPAQEBAQEBAQEBAQEBCQgNDQYQAQEGDQ0NDAoPDg8ODw4PDg8ODw4JEQEBAQEBAQcMDQ0GEAEBAQEBAQEBAQEBAQEBAQEBAQEBAYsBAQEBAQETEBEREREREREREREREREREREREREREREREREREREQDw8MEREREBAREBAQEBARERERERERERERERERERERERERERISERERERESERISEhEREREREBERERAREREREREREREREREREREREQwMDQ0MBhMBAQEBAQYNDQ0GAQEBAQEBAQEBAQEBAQEBAQEBAQEBBg0NDQcPAQEBAQEBAQEBAQEBCQgNDQYQAQEGDQ0NCQgHBwcHBwcHBwcHBwcFDgEBAQEBAQcMDQ0GEQEBAQEBAQEBAQEBAQEBAQEBAQEBAbkBAQEBAQEVExUVFRUVFRUVFRUVFRUVFRUVFRUVFRUVFRUVFRUSDw8OCRMVFRUVFRUVFRUVFRMPEBAQEBAQEBAQEBAQEBAQDg0NDw4OCgkJCgkIDhEREREREREQEREREREQEBAREREREREREREPBwwNDQkGEAEBAQEBAQYNDQ0GAQEBAQEBAQEBAQEBAQEBAQEBAQEBBg0NDQcPAQEBAQEBAQEBAQEBCQgNDQYRAQEGDQ0NDQ0NDQ0NDQ0NDQ0NDQ0GEAEBAQEBAQcMDQ0GEQEBAQEBAQEBAQEBAQEBAQEBAQEBAX4BAQEBAQEBFRESEhISEhISEhISEhISEhISEhISEhISEhISEhIRERAQDxESEhISEhISEhISEhIREREREREREREREREREREREBAQEhISEhIRDw8PEBIRERESEhISEhISEhITEhMRERITEhISEhMVCQgNDQgHFQEBAQEBAQYNDQ0GAQEBAQEBAQEBAQEBAQEBAQEBAQEBBg0NDQcPAQEBAQEBAQEBAQEBCQgNDQYQAQEGDQ0NDQ0NDQ0NDQ0NDQ0NDQ0HEAEBAQEBAQcMDQ0GEQEBAQEBAQEBAQEBAQEBAQEBAQEBAbkBAQEBAQEBFQcKDg4ODg4ODg8ODgoKCgoKCgkKCgkJCQkJCQkJCgkMCAYICgoKCgoKCgoKCg4ODg4ODg4ODg4ODg4ODg4ODggOAQEBAQEVEA8PCBAVFRUVFRUVFBUBAQEBAQETDwYGBgYGBgcKDA0NDQYSAQEBAQEBAQYNDQ0GAQEBAQEBAQEBAQEBAQEBAQEBAQEBBg0NDQcPAQEBAQEBAQEBAQEBCQgNDQcQAQEGDQ0NCQgHBwcHBwcHBwcHBwcFDwEBAQEBAQcMDQ0GEAEBAQEBAQEBAQEBAQEBAQEBAQEBAYsBAQEBAQEBAQESExMTExMTExMTExUTFRMVExUVExUVFRUVFRUVFRUTExESExMTExMTExMTExMTExMTExMTExMTExMTExMTExAOExMTExMTExMTEhEVExUTExMTExMTExMTExMTEwoIDQ0NDQwIDQ0NBwkBAQEBAQEBAQYNDQ0GAQEBAQEBAQEBAQEBAQEBAQEBAQEBBg0NDQcPAQEBAQEBAQEBAQEBDAgNDQYQAQEGDQ0NDAoPDw8PDw8PDw8PDw8JEQEBAQEBAQcMDQ0HDwEBAQEBAQEBAQEBAQEBAQEBAQEBAWIBAQEBAQEBAQEOBgwMDAwMDAwMDAwMDA0NDQkJCQkJCQkJCQoKCgoODg4HCA8PDw8ODg4ODgoKCgoJCQoJCQoK"+
"CQkNDQwIDxMTExITEhMSExAJCQgKEhITEhMSExITEhMSExITEhEICA0NDQ0NDQ0NBhMBAQEBAQEBAQYNDQ0GAQEBAQEBAQEBAQEBAQEBAQEBAQEBBg0NDQcPAQEBAQEBAQEBAQEBCAgNDQYQAQEGDQ0NBgEBAQEBAQEBAQEBAQEBAQEBAQEBAQcMDQ0HDgEBAQEBAQEBAQEBAQEBAQEBAQEBAYsBAQEBAQEBAQEBEhISEhISEhISEhISEhISEhISEhISEhISEhISEhISExMRERMTExMTExMTExMTExMTExITEhISEhISEhISExUUFRQVFBUUFRMTExISAQEVFBUUFRQVFBUUFRQVFRURCAwNDQ0NDQkGDwEBAQEBAQEBAQYNDQ0GAQEBAQEBAQEBAQEBAQEBAQEBAQEBBg0NDQcPAQEBAQEBAQEBAQEBBwwNDQYRAQEGDQ0NBgEBAQEBAQEBAQEBAQEBAQEBAQEBAQwIDQ0MBxUBAQEBAQEBAQEBAQEBAQEBAQEBAf8BAQEBAQEBAQEBFRETEhMSExMTExMTExMTExMTExMTExMTExMTExMTDwkOCA4TExMTExMTExMTExMTExMTExMTExMTExMTExISEhISEhISEhMQCA0IBxESEhISEhISEhISEhISEhIQCAgJDQ0NDQgHFQEBAQEBAQEBAQYNDQ0GAQEBAQEBAQEBAQEBAQEBAQEBAQEBBg0NDQcPAQEBAQEBAQEBAQEQBw0NDQYSAQEGDQ0NBgEBAQEBAQEBAQEBAQEBAQEBAQEBAQoHDQ0NBxAVAQEBAQEBAQEBAQEBAQEBAQEBAf8BAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBEg8QDxEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEVERIRDhMBAQEBAQEBAQEBAQEBAQEVEgkIDQ0NCQYRAQEBAQEBAQEBAQYNDQ0GAQEBAQEBAQEBAQEBAQEBAQEBAQEBBg0NDQwJEBAQEBAQEBAQEAkHDQ0NDQYSAQEGDQ0NCAEBAQEBAQEBAQEBAQEBAQEBAQEBAQ8HDQ0NCQcHCQoKCgoKCgoKCgoIEgEBAQEBAf8BAQEBAQEBAQEBARMREhISEhISEhISEhISEhISEhISEhISEhISEhISExEKDggKEhISEhISEhISEhISEhISEhISEhISEhISEhISEhISEhISEhISEg4OCggQEhISEhISEhISEhISEhISEQgHCQ0NBwwBAQEBAQEBAQEBAQYNDQ0GAQEBAQEBAQEBAQEBAQEBAQEBAQEBBg0NDQkMBgYGBgYGBgYGBggNDQ0NDQYTAQEGDQ0NCQcGBgYGBgYGBgYGBgYFCgEBAQEBAREGDQ0NDQ0MCAcHBwcHBwcHBwcFEQEBAQEBAf8BAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBARURERAQFQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBFREREQ8SAQEBAQEBAQEBAQEBAQEBFRMOCA0NBhMBAQEBAQEBAQEBAQYNDQ0GAQEBAQEBAQEBAQEBAQEBAQEBAQEBBg0NDQ0NDQ0NDQ0NDQ0NDQ0NDQ0NBwoBAQEGDQ0NDQ0NDQ0NDQ0NDQ0NDQ0GEAEBAQEBARMGDQ0NDQ0NDQ0NDQ0NDQ0NDQ0GEQEBAQEBAf8BAQEBAQEBAQEBAQEVDw8QEBAQEBAQEBAQEBAPEA8QDxAPEA8QEA8QDxEREA8OChAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBEQDw8KEBAQEBAQEBAPEA8QDxAPEBENBgkGDgEBAQEBAQEBAQEBAQYNDQ0GAQEBAQEBAQEBAQEBAQEBAQEBAQEBBg0NDQ0NDQ0NDQ0NDQ0NDQ0NDQ0IBRMBAQEGDQ0NDQ0NDQ0NDQ0NDQ0NDQ0HEAEBAQEBAQEMBgkNDQ0NDQ0NDQ0NDQ0NDQ0GEgEBAQEBAf8BAQEBAQEBAQEBAQEBFRUVFRUVFRUVFRUVFRUVFRUVFRUVFRUVFRUVFRUTDw8PCBIVFRUVFRUVFRUVFRUVFRUVFRUVFRUVFRUVFRUVFRUVFRUVFRUSDxAJERUVFRUVFRUVFRUVFRUVFRMTEAgGFQEBAQEBAQEBAQEBAQUHBwcFAQEBAQEBAQEBAQEBAQEBAQEBAQEBBQcHBwcHBwcHBwcHBwcHBwcHBgYGEQEBAQEGDAwMDAwMDAwMDAwMDAwMDAwGEAEBAQEBAQETBwYHCAwMDAwMDAwMDAwMDAwGEQEBAQEBAf8BAQEBAQEBAQEBAQEBARMTExMTExMTExMTExMTExMTExMTExMTEhMTExITEhAQDw4TExMTExMTExMTExMTExMTExMTExMTExMTExMTExMTExMTExMTEhEQDxITExMTExMTExMTExMTExMSEAMRAQEBAQEBAQEBAQEBAQwODg4IAQEBAQEBAQEBAQEBAQEBAQEBAQEBDAoODg4ODg4ODg4ODg4ODgoOEBMVAQEBAQEFBwcHBwcHBwcHBwcHBwcHBwcFDgEBAQEBAQEBFRAJCAcHBwcHBwcHBwcHBwgFEQEBAQEBAf8BAQEBAQEBAQEBAQEBARUVFRUVFRUVFRUVFRUVFRUVFRUVFRUVFRUVFRUVFQkHDAYPFRUVFRUVFRUVFRUVFRUVFRUVFRUVFRUVFRUVFRUVFRUVFRUVEQgKDA8VFRUVFRUVFRUVFRUVFRUVExIBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAf8AAA=="
  }
 }
 
}

