# Path to directory of circuits to use
circuits_dir=benchmarks/verilog

# Path to directory of architectures to use
archs_dir=arch/timing

# Add circuits to list to sweep

circuit_list_add=LU64PEEng.v
circuit_list_add=stereovision2.v
circuit_list_add=LU32PEEng.v
circuit_list_add=LU8PEEng.v
circuit_list_add=mcml.v
circuit_list_add=bgm.v

# Add architectures to list to sweep
arch_list_add=k6_frac_N10_frac_chain_depop50_mem32K_40nm.xml

# Parse info and how to parse
parse_file=vpr_standard.txt
