<epsilon> 0
the 1
data 2
packet 3
is 4
then 5
output 6
from 7
the 8
output 9
port 10
oa 11
of 12
processor 13
pe 14
# 15
3 16
and 17
provided 18
to 19
the 20
input 21
port 22
ia 23
of 24
target 25
processor 26
pe 27
# 28
1 29
. 30
