--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/andre/XILINK/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3
-s 4 -n 3 -fastpaths -xml xtop.twx xtop.ncd -o xtop.twr xtop.pcf -ucf xtop.ucf

Design file:              xtop.ncd
Physical constraint file: xtop.pcf
Device,package,speed:     xc3s100e,cp132,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_clkin = PERIOD TIMEGRP "clk" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 12945312 paths analyzed, 1184 endpoints analyzed, 59 failing endpoints
 59 timing errors detected. (59 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  22.414ns.
--------------------------------------------------------------------------------

Paths for end point controller/regA_31 (SLICE_X17Y34.F4), 927144 paths
--------------------------------------------------------------------------------
Slack (setup path):     -2.414ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ram/Mram_mem.B (RAM)
  Destination:          controller/regA_31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      22.414ns (Levels of Logic = 27)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ram/Mram_mem.B to controller/regA_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y1.DOB29    Tbcko                 2.812   ram/Mram_mem
                                                       ram/Mram_mem.B
    SLICE_X12Y19.G2      net (fanout=82)       1.680   instruction<29>
    SLICE_X12Y19.Y       Tilo                  0.759   N245
                                                       controller/imm_cmp_eq00001_1
    SLICE_X15Y12.G4      net (fanout=4)        0.854   controller/imm_cmp_eq00001
    SLICE_X15Y12.Y       Tilo                  0.704   controller/mem_addr<3>1
                                                       controller/mem_addr<3>1_SW0
    SLICE_X15Y13.G3      net (fanout=4)        0.118   N247
    SLICE_X15Y13.Y       Tilo                  0.704   N287
                                                       controller/mem_addr<3>1
    SLICE_X13Y8.G4       net (fanout=40)       0.870   data_addr<3>
    SLICE_X13Y8.Y        Tilo                  0.704   N345
                                                       addr_decoder/btn2_sel_cmp_eq000011
    SLICE_X14Y15.F2      net (fanout=10)       0.926   addr_decoder/N18
    SLICE_X14Y15.X       Tilo                  0.759   addr_decoder/btn2_sel
                                                       addr_decoder/btn2_sel1
    SLICE_X16Y15.F4      net (fanout=1)        0.343   addr_decoder/btn2_sel
    SLICE_X16Y15.X       Tilo                  0.759   N114
                                                       controller/operand<0>103_SW0
    SLICE_X15Y15.G1      net (fanout=1)        0.519   N114
    SLICE_X15Y15.Y       Tilo                  0.704   controller/operand<0>149
                                                       controller/operand<0>103
    SLICE_X15Y15.F4      net (fanout=1)        0.023   controller/operand<0>103/O
    SLICE_X15Y15.X       Tilo                  0.704   controller/operand<0>149
                                                       controller/operand<0>149
    SLICE_X14Y14.F4      net (fanout=1)        0.023   controller/operand<0>149
    SLICE_X14Y14.X       Tilo                  0.759   controller/operand<0>
                                                       controller/operand<0>235
    SLICE_X14Y18.F3      net (fanout=4)        0.576   controller/operand<0>
    SLICE_X14Y18.COUT    Topcyf                1.162   controller/carry_res_n_1<0>
                                                       controller/Maddsub_carry_res_n_1_lut<0>
                                                       controller/Maddsub_carry_res_n_1_cy<0>
                                                       controller/Maddsub_carry_res_n_1_cy<1>
    SLICE_X14Y19.CIN     net (fanout=1)        0.000   controller/Maddsub_carry_res_n_1_cy<1>
    SLICE_X14Y19.COUT    Tbyp                  0.130   controller/carry_res_n_1<2>
                                                       controller/Maddsub_carry_res_n_1_cy<2>
                                                       controller/Maddsub_carry_res_n_1_cy<3>
    SLICE_X14Y20.CIN     net (fanout=1)        0.000   controller/Maddsub_carry_res_n_1_cy<3>
    SLICE_X14Y20.COUT    Tbyp                  0.130   controller/carry_res_n_1<4>
                                                       controller/Maddsub_carry_res_n_1_cy<4>
                                                       controller/Maddsub_carry_res_n_1_cy<5>
    SLICE_X14Y21.CIN     net (fanout=1)        0.000   controller/Maddsub_carry_res_n_1_cy<5>
    SLICE_X14Y21.COUT    Tbyp                  0.130   controller/carry_res_n_1<6>
                                                       controller/Maddsub_carry_res_n_1_cy<6>
                                                       controller/Maddsub_carry_res_n_1_cy<7>
    SLICE_X14Y22.CIN     net (fanout=1)        0.000   controller/Maddsub_carry_res_n_1_cy<7>
    SLICE_X14Y22.COUT    Tbyp                  0.130   controller/carry_res_n_1<8>
                                                       controller/Maddsub_carry_res_n_1_cy<8>
                                                       controller/Maddsub_carry_res_n_1_cy<9>
    SLICE_X14Y23.CIN     net (fanout=1)        0.000   controller/Maddsub_carry_res_n_1_cy<9>
    SLICE_X14Y23.COUT    Tbyp                  0.130   controller/carry_res_n_1<10>
                                                       controller/Maddsub_carry_res_n_1_cy<10>
                                                       controller/Maddsub_carry_res_n_1_cy<11>
    SLICE_X14Y24.CIN     net (fanout=1)        0.000   controller/Maddsub_carry_res_n_1_cy<11>
    SLICE_X14Y24.COUT    Tbyp                  0.130   controller/carry_res_n_1<12>
                                                       controller/Maddsub_carry_res_n_1_cy<12>
                                                       controller/Maddsub_carry_res_n_1_cy<13>
    SLICE_X14Y25.CIN     net (fanout=1)        0.000   controller/Maddsub_carry_res_n_1_cy<13>
    SLICE_X14Y25.COUT    Tbyp                  0.130   controller/carry_res_n_1<14>
                                                       controller/Maddsub_carry_res_n_1_cy<14>
                                                       controller/Maddsub_carry_res_n_1_cy<15>
    SLICE_X14Y26.CIN     net (fanout=1)        0.000   controller/Maddsub_carry_res_n_1_cy<15>
    SLICE_X14Y26.COUT    Tbyp                  0.130   controller/carry_res_n_1<16>
                                                       controller/Maddsub_carry_res_n_1_cy<16>
                                                       controller/Maddsub_carry_res_n_1_cy<17>
    SLICE_X14Y27.CIN     net (fanout=1)        0.000   controller/Maddsub_carry_res_n_1_cy<17>
    SLICE_X14Y27.COUT    Tbyp                  0.130   controller/carry_res_n_1<18>
                                                       controller/Maddsub_carry_res_n_1_cy<18>
                                                       controller/Maddsub_carry_res_n_1_cy<19>
    SLICE_X14Y28.CIN     net (fanout=1)        0.000   controller/Maddsub_carry_res_n_1_cy<19>
    SLICE_X14Y28.COUT    Tbyp                  0.130   controller/carry_res_n_1<20>
                                                       controller/Maddsub_carry_res_n_1_cy<20>
                                                       controller/Maddsub_carry_res_n_1_cy<21>
    SLICE_X14Y29.CIN     net (fanout=1)        0.000   controller/Maddsub_carry_res_n_1_cy<21>
    SLICE_X14Y29.COUT    Tbyp                  0.130   controller/carry_res_n_1<22>
                                                       controller/Maddsub_carry_res_n_1_cy<22>
                                                       controller/Maddsub_carry_res_n_1_cy<23>
    SLICE_X14Y30.CIN     net (fanout=1)        0.000   controller/Maddsub_carry_res_n_1_cy<23>
    SLICE_X14Y30.COUT    Tbyp                  0.130   controller/carry_res_n_1<24>
                                                       controller/Maddsub_carry_res_n_1_cy<24>
                                                       controller/Maddsub_carry_res_n_1_cy<25>
    SLICE_X14Y31.CIN     net (fanout=1)        0.000   controller/Maddsub_carry_res_n_1_cy<25>
    SLICE_X14Y31.Y       Tciny                 0.883   controller/carry_res_n_1<26>
                                                       controller/Maddsub_carry_res_n_1_cy<26>
                                                       controller/Maddsub_carry_res_n_1_xor<27>
    SLICE_X15Y32.G2      net (fanout=1)        0.322   controller/carry_res_n_1<27>
    SLICE_X15Y32.COUT    Topcyg                1.001   controller/adder_res<26>
                                                       controller/Maddsub_adder_res_lut<27>
                                                       controller/Maddsub_adder_res_cy<27>
    SLICE_X15Y33.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<27>
    SLICE_X15Y33.COUT    Tbyp                  0.118   controller/adder_res<28>
                                                       controller/Maddsub_adder_res_cy<28>
                                                       controller/Maddsub_adder_res_cy<29>
    SLICE_X15Y34.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<29>
    SLICE_X15Y34.Y       Tciny                 0.869   controller/adder_res<30>
                                                       controller/Maddsub_adder_res_cy<30>
                                                       controller/Maddsub_adder_res_xor<31>
    SLICE_X17Y34.F4      net (fanout=2)        0.362   controller/adder_res<31>
    SLICE_X17Y34.CLK     Tfck                  0.837   controller/regA<31>
                                                       controller/Mmux_regA_mux00007582
                                                       controller/regA_31
    -------------------------------------------------  ---------------------------
    Total                                     22.414ns (15.798ns logic, 6.616ns route)
                                                       (70.5% logic, 29.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.391ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ram/Mram_mem.B (RAM)
  Destination:          controller/regA_31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      22.391ns (Levels of Logic = 27)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ram/Mram_mem.B to controller/regA_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y1.DOB29    Tbcko                 2.812   ram/Mram_mem
                                                       ram/Mram_mem.B
    SLICE_X12Y19.G2      net (fanout=82)       1.680   instruction<29>
    SLICE_X12Y19.Y       Tilo                  0.759   N245
                                                       controller/imm_cmp_eq00001_1
    SLICE_X15Y12.G4      net (fanout=4)        0.854   controller/imm_cmp_eq00001
    SLICE_X15Y12.Y       Tilo                  0.704   controller/mem_addr<3>1
                                                       controller/mem_addr<3>1_SW0
    SLICE_X15Y13.G3      net (fanout=4)        0.118   N247
    SLICE_X15Y13.Y       Tilo                  0.704   N287
                                                       controller/mem_addr<3>1
    SLICE_X13Y8.G4       net (fanout=40)       0.870   data_addr<3>
    SLICE_X13Y8.Y        Tilo                  0.704   N345
                                                       addr_decoder/btn2_sel_cmp_eq000011
    SLICE_X14Y15.F2      net (fanout=10)       0.926   addr_decoder/N18
    SLICE_X14Y15.X       Tilo                  0.759   addr_decoder/btn2_sel
                                                       addr_decoder/btn2_sel1
    SLICE_X16Y15.F4      net (fanout=1)        0.343   addr_decoder/btn2_sel
    SLICE_X16Y15.X       Tilo                  0.759   N114
                                                       controller/operand<0>103_SW0
    SLICE_X15Y15.G1      net (fanout=1)        0.519   N114
    SLICE_X15Y15.Y       Tilo                  0.704   controller/operand<0>149
                                                       controller/operand<0>103
    SLICE_X15Y15.F4      net (fanout=1)        0.023   controller/operand<0>103/O
    SLICE_X15Y15.X       Tilo                  0.704   controller/operand<0>149
                                                       controller/operand<0>149
    SLICE_X14Y14.F4      net (fanout=1)        0.023   controller/operand<0>149
    SLICE_X14Y14.X       Tilo                  0.759   controller/operand<0>
                                                       controller/operand<0>235
    SLICE_X14Y18.F3      net (fanout=4)        0.576   controller/operand<0>
    SLICE_X14Y18.COUT    Topcyf                1.162   controller/carry_res_n_1<0>
                                                       controller/Maddsub_carry_res_n_1_lut<0>
                                                       controller/Maddsub_carry_res_n_1_cy<0>
                                                       controller/Maddsub_carry_res_n_1_cy<1>
    SLICE_X14Y19.CIN     net (fanout=1)        0.000   controller/Maddsub_carry_res_n_1_cy<1>
    SLICE_X14Y19.COUT    Tbyp                  0.130   controller/carry_res_n_1<2>
                                                       controller/Maddsub_carry_res_n_1_cy<2>
                                                       controller/Maddsub_carry_res_n_1_cy<3>
    SLICE_X14Y20.CIN     net (fanout=1)        0.000   controller/Maddsub_carry_res_n_1_cy<3>
    SLICE_X14Y20.COUT    Tbyp                  0.130   controller/carry_res_n_1<4>
                                                       controller/Maddsub_carry_res_n_1_cy<4>
                                                       controller/Maddsub_carry_res_n_1_cy<5>
    SLICE_X14Y21.CIN     net (fanout=1)        0.000   controller/Maddsub_carry_res_n_1_cy<5>
    SLICE_X14Y21.COUT    Tbyp                  0.130   controller/carry_res_n_1<6>
                                                       controller/Maddsub_carry_res_n_1_cy<6>
                                                       controller/Maddsub_carry_res_n_1_cy<7>
    SLICE_X14Y22.CIN     net (fanout=1)        0.000   controller/Maddsub_carry_res_n_1_cy<7>
    SLICE_X14Y22.COUT    Tbyp                  0.130   controller/carry_res_n_1<8>
                                                       controller/Maddsub_carry_res_n_1_cy<8>
                                                       controller/Maddsub_carry_res_n_1_cy<9>
    SLICE_X14Y23.CIN     net (fanout=1)        0.000   controller/Maddsub_carry_res_n_1_cy<9>
    SLICE_X14Y23.COUT    Tbyp                  0.130   controller/carry_res_n_1<10>
                                                       controller/Maddsub_carry_res_n_1_cy<10>
                                                       controller/Maddsub_carry_res_n_1_cy<11>
    SLICE_X14Y24.CIN     net (fanout=1)        0.000   controller/Maddsub_carry_res_n_1_cy<11>
    SLICE_X14Y24.COUT    Tbyp                  0.130   controller/carry_res_n_1<12>
                                                       controller/Maddsub_carry_res_n_1_cy<12>
                                                       controller/Maddsub_carry_res_n_1_cy<13>
    SLICE_X14Y25.CIN     net (fanout=1)        0.000   controller/Maddsub_carry_res_n_1_cy<13>
    SLICE_X14Y25.COUT    Tbyp                  0.130   controller/carry_res_n_1<14>
                                                       controller/Maddsub_carry_res_n_1_cy<14>
                                                       controller/Maddsub_carry_res_n_1_cy<15>
    SLICE_X14Y26.CIN     net (fanout=1)        0.000   controller/Maddsub_carry_res_n_1_cy<15>
    SLICE_X14Y26.COUT    Tbyp                  0.130   controller/carry_res_n_1<16>
                                                       controller/Maddsub_carry_res_n_1_cy<16>
                                                       controller/Maddsub_carry_res_n_1_cy<17>
    SLICE_X14Y27.CIN     net (fanout=1)        0.000   controller/Maddsub_carry_res_n_1_cy<17>
    SLICE_X14Y27.COUT    Tbyp                  0.130   controller/carry_res_n_1<18>
                                                       controller/Maddsub_carry_res_n_1_cy<18>
                                                       controller/Maddsub_carry_res_n_1_cy<19>
    SLICE_X14Y28.CIN     net (fanout=1)        0.000   controller/Maddsub_carry_res_n_1_cy<19>
    SLICE_X14Y28.COUT    Tbyp                  0.130   controller/carry_res_n_1<20>
                                                       controller/Maddsub_carry_res_n_1_cy<20>
                                                       controller/Maddsub_carry_res_n_1_cy<21>
    SLICE_X14Y29.CIN     net (fanout=1)        0.000   controller/Maddsub_carry_res_n_1_cy<21>
    SLICE_X14Y29.Y       Tciny                 0.883   controller/carry_res_n_1<22>
                                                       controller/Maddsub_carry_res_n_1_cy<22>
                                                       controller/Maddsub_carry_res_n_1_xor<23>
    SLICE_X15Y30.G2      net (fanout=1)        0.323   controller/carry_res_n_1<23>
    SLICE_X15Y30.COUT    Topcyg                1.001   controller/adder_res<22>
                                                       controller/Maddsub_adder_res_lut<23>
                                                       controller/Maddsub_adder_res_cy<23>
    SLICE_X15Y31.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<23>
    SLICE_X15Y31.COUT    Tbyp                  0.118   controller/adder_res<24>
                                                       controller/Maddsub_adder_res_cy<24>
                                                       controller/Maddsub_adder_res_cy<25>
    SLICE_X15Y32.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<25>
    SLICE_X15Y32.COUT    Tbyp                  0.118   controller/adder_res<26>
                                                       controller/Maddsub_adder_res_cy<26>
                                                       controller/Maddsub_adder_res_cy<27>
    SLICE_X15Y33.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<27>
    SLICE_X15Y33.COUT    Tbyp                  0.118   controller/adder_res<28>
                                                       controller/Maddsub_adder_res_cy<28>
                                                       controller/Maddsub_adder_res_cy<29>
    SLICE_X15Y34.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<29>
    SLICE_X15Y34.Y       Tciny                 0.869   controller/adder_res<30>
                                                       controller/Maddsub_adder_res_cy<30>
                                                       controller/Maddsub_adder_res_xor<31>
    SLICE_X17Y34.F4      net (fanout=2)        0.362   controller/adder_res<31>
    SLICE_X17Y34.CLK     Tfck                  0.837   controller/regA<31>
                                                       controller/Mmux_regA_mux00007582
                                                       controller/regA_31
    -------------------------------------------------  ---------------------------
    Total                                     22.391ns (15.774ns logic, 6.617ns route)
                                                       (70.4% logic, 29.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.366ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ram/Mram_mem.B (RAM)
  Destination:          controller/regA_31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      22.366ns (Levels of Logic = 27)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ram/Mram_mem.B to controller/regA_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y1.DOB29    Tbcko                 2.812   ram/Mram_mem
                                                       ram/Mram_mem.B
    SLICE_X12Y19.G2      net (fanout=82)       1.680   instruction<29>
    SLICE_X12Y19.Y       Tilo                  0.759   N245
                                                       controller/imm_cmp_eq00001_1
    SLICE_X15Y12.G4      net (fanout=4)        0.854   controller/imm_cmp_eq00001
    SLICE_X15Y12.Y       Tilo                  0.704   controller/mem_addr<3>1
                                                       controller/mem_addr<3>1_SW0
    SLICE_X15Y13.G3      net (fanout=4)        0.118   N247
    SLICE_X15Y13.Y       Tilo                  0.704   N287
                                                       controller/mem_addr<3>1
    SLICE_X13Y8.G4       net (fanout=40)       0.870   data_addr<3>
    SLICE_X13Y8.Y        Tilo                  0.704   N345
                                                       addr_decoder/btn2_sel_cmp_eq000011
    SLICE_X14Y15.F2      net (fanout=10)       0.926   addr_decoder/N18
    SLICE_X14Y15.X       Tilo                  0.759   addr_decoder/btn2_sel
                                                       addr_decoder/btn2_sel1
    SLICE_X16Y15.F4      net (fanout=1)        0.343   addr_decoder/btn2_sel
    SLICE_X16Y15.X       Tilo                  0.759   N114
                                                       controller/operand<0>103_SW0
    SLICE_X15Y15.G1      net (fanout=1)        0.519   N114
    SLICE_X15Y15.Y       Tilo                  0.704   controller/operand<0>149
                                                       controller/operand<0>103
    SLICE_X15Y15.F4      net (fanout=1)        0.023   controller/operand<0>103/O
    SLICE_X15Y15.X       Tilo                  0.704   controller/operand<0>149
                                                       controller/operand<0>149
    SLICE_X14Y14.F4      net (fanout=1)        0.023   controller/operand<0>149
    SLICE_X14Y14.X       Tilo                  0.759   controller/operand<0>
                                                       controller/operand<0>235
    SLICE_X14Y18.F3      net (fanout=4)        0.576   controller/operand<0>
    SLICE_X14Y18.COUT    Topcyf                1.162   controller/carry_res_n_1<0>
                                                       controller/Maddsub_carry_res_n_1_lut<0>
                                                       controller/Maddsub_carry_res_n_1_cy<0>
                                                       controller/Maddsub_carry_res_n_1_cy<1>
    SLICE_X14Y19.CIN     net (fanout=1)        0.000   controller/Maddsub_carry_res_n_1_cy<1>
    SLICE_X14Y19.COUT    Tbyp                  0.130   controller/carry_res_n_1<2>
                                                       controller/Maddsub_carry_res_n_1_cy<2>
                                                       controller/Maddsub_carry_res_n_1_cy<3>
    SLICE_X14Y20.CIN     net (fanout=1)        0.000   controller/Maddsub_carry_res_n_1_cy<3>
    SLICE_X14Y20.COUT    Tbyp                  0.130   controller/carry_res_n_1<4>
                                                       controller/Maddsub_carry_res_n_1_cy<4>
                                                       controller/Maddsub_carry_res_n_1_cy<5>
    SLICE_X14Y21.CIN     net (fanout=1)        0.000   controller/Maddsub_carry_res_n_1_cy<5>
    SLICE_X14Y21.COUT    Tbyp                  0.130   controller/carry_res_n_1<6>
                                                       controller/Maddsub_carry_res_n_1_cy<6>
                                                       controller/Maddsub_carry_res_n_1_cy<7>
    SLICE_X14Y22.CIN     net (fanout=1)        0.000   controller/Maddsub_carry_res_n_1_cy<7>
    SLICE_X14Y22.COUT    Tbyp                  0.130   controller/carry_res_n_1<8>
                                                       controller/Maddsub_carry_res_n_1_cy<8>
                                                       controller/Maddsub_carry_res_n_1_cy<9>
    SLICE_X14Y23.CIN     net (fanout=1)        0.000   controller/Maddsub_carry_res_n_1_cy<9>
    SLICE_X14Y23.COUT    Tbyp                  0.130   controller/carry_res_n_1<10>
                                                       controller/Maddsub_carry_res_n_1_cy<10>
                                                       controller/Maddsub_carry_res_n_1_cy<11>
    SLICE_X14Y24.CIN     net (fanout=1)        0.000   controller/Maddsub_carry_res_n_1_cy<11>
    SLICE_X14Y24.COUT    Tbyp                  0.130   controller/carry_res_n_1<12>
                                                       controller/Maddsub_carry_res_n_1_cy<12>
                                                       controller/Maddsub_carry_res_n_1_cy<13>
    SLICE_X14Y25.CIN     net (fanout=1)        0.000   controller/Maddsub_carry_res_n_1_cy<13>
    SLICE_X14Y25.COUT    Tbyp                  0.130   controller/carry_res_n_1<14>
                                                       controller/Maddsub_carry_res_n_1_cy<14>
                                                       controller/Maddsub_carry_res_n_1_cy<15>
    SLICE_X14Y26.CIN     net (fanout=1)        0.000   controller/Maddsub_carry_res_n_1_cy<15>
    SLICE_X14Y26.COUT    Tbyp                  0.130   controller/carry_res_n_1<16>
                                                       controller/Maddsub_carry_res_n_1_cy<16>
                                                       controller/Maddsub_carry_res_n_1_cy<17>
    SLICE_X14Y27.CIN     net (fanout=1)        0.000   controller/Maddsub_carry_res_n_1_cy<17>
    SLICE_X14Y27.Y       Tciny                 0.883   controller/carry_res_n_1<18>
                                                       controller/Maddsub_carry_res_n_1_cy<18>
                                                       controller/Maddsub_carry_res_n_1_xor<19>
    SLICE_X15Y28.G2      net (fanout=1)        0.322   controller/carry_res_n_1<19>
    SLICE_X15Y28.COUT    Topcyg                1.001   controller/adder_res<18>
                                                       controller/Maddsub_adder_res_lut<19>
                                                       controller/Maddsub_adder_res_cy<19>
    SLICE_X15Y29.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<19>
    SLICE_X15Y29.COUT    Tbyp                  0.118   controller/adder_res<20>
                                                       controller/Maddsub_adder_res_cy<20>
                                                       controller/Maddsub_adder_res_cy<21>
    SLICE_X15Y30.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<21>
    SLICE_X15Y30.COUT    Tbyp                  0.118   controller/adder_res<22>
                                                       controller/Maddsub_adder_res_cy<22>
                                                       controller/Maddsub_adder_res_cy<23>
    SLICE_X15Y31.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<23>
    SLICE_X15Y31.COUT    Tbyp                  0.118   controller/adder_res<24>
                                                       controller/Maddsub_adder_res_cy<24>
                                                       controller/Maddsub_adder_res_cy<25>
    SLICE_X15Y32.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<25>
    SLICE_X15Y32.COUT    Tbyp                  0.118   controller/adder_res<26>
                                                       controller/Maddsub_adder_res_cy<26>
                                                       controller/Maddsub_adder_res_cy<27>
    SLICE_X15Y33.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<27>
    SLICE_X15Y33.COUT    Tbyp                  0.118   controller/adder_res<28>
                                                       controller/Maddsub_adder_res_cy<28>
                                                       controller/Maddsub_adder_res_cy<29>
    SLICE_X15Y34.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<29>
    SLICE_X15Y34.Y       Tciny                 0.869   controller/adder_res<30>
                                                       controller/Maddsub_adder_res_cy<30>
                                                       controller/Maddsub_adder_res_xor<31>
    SLICE_X17Y34.F4      net (fanout=2)        0.362   controller/adder_res<31>
    SLICE_X17Y34.CLK     Tfck                  0.837   controller/regA<31>
                                                       controller/Mmux_regA_mux00007582
                                                       controller/regA_31
    -------------------------------------------------  ---------------------------
    Total                                     22.366ns (15.750ns logic, 6.616ns route)
                                                       (70.4% logic, 29.6% route)

--------------------------------------------------------------------------------

Paths for end point controller/regA_29 (SLICE_X14Y35.F4), 833840 paths
--------------------------------------------------------------------------------
Slack (setup path):     -2.338ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ram/Mram_mem.B (RAM)
  Destination:          controller/regA_29 (FF)
  Requirement:          20.000ns
  Data Path Delay:      22.338ns (Levels of Logic = 26)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ram/Mram_mem.B to controller/regA_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y1.DOB29    Tbcko                 2.812   ram/Mram_mem
                                                       ram/Mram_mem.B
    SLICE_X12Y19.G2      net (fanout=82)       1.680   instruction<29>
    SLICE_X12Y19.Y       Tilo                  0.759   N245
                                                       controller/imm_cmp_eq00001_1
    SLICE_X15Y12.G4      net (fanout=4)        0.854   controller/imm_cmp_eq00001
    SLICE_X15Y12.Y       Tilo                  0.704   controller/mem_addr<3>1
                                                       controller/mem_addr<3>1_SW0
    SLICE_X15Y13.G3      net (fanout=4)        0.118   N247
    SLICE_X15Y13.Y       Tilo                  0.704   N287
                                                       controller/mem_addr<3>1
    SLICE_X13Y8.G4       net (fanout=40)       0.870   data_addr<3>
    SLICE_X13Y8.Y        Tilo                  0.704   N345
                                                       addr_decoder/btn2_sel_cmp_eq000011
    SLICE_X14Y15.F2      net (fanout=10)       0.926   addr_decoder/N18
    SLICE_X14Y15.X       Tilo                  0.759   addr_decoder/btn2_sel
                                                       addr_decoder/btn2_sel1
    SLICE_X16Y15.F4      net (fanout=1)        0.343   addr_decoder/btn2_sel
    SLICE_X16Y15.X       Tilo                  0.759   N114
                                                       controller/operand<0>103_SW0
    SLICE_X15Y15.G1      net (fanout=1)        0.519   N114
    SLICE_X15Y15.Y       Tilo                  0.704   controller/operand<0>149
                                                       controller/operand<0>103
    SLICE_X15Y15.F4      net (fanout=1)        0.023   controller/operand<0>103/O
    SLICE_X15Y15.X       Tilo                  0.704   controller/operand<0>149
                                                       controller/operand<0>149
    SLICE_X14Y14.F4      net (fanout=1)        0.023   controller/operand<0>149
    SLICE_X14Y14.X       Tilo                  0.759   controller/operand<0>
                                                       controller/operand<0>235
    SLICE_X14Y18.F3      net (fanout=4)        0.576   controller/operand<0>
    SLICE_X14Y18.COUT    Topcyf                1.162   controller/carry_res_n_1<0>
                                                       controller/Maddsub_carry_res_n_1_lut<0>
                                                       controller/Maddsub_carry_res_n_1_cy<0>
                                                       controller/Maddsub_carry_res_n_1_cy<1>
    SLICE_X14Y19.CIN     net (fanout=1)        0.000   controller/Maddsub_carry_res_n_1_cy<1>
    SLICE_X14Y19.COUT    Tbyp                  0.130   controller/carry_res_n_1<2>
                                                       controller/Maddsub_carry_res_n_1_cy<2>
                                                       controller/Maddsub_carry_res_n_1_cy<3>
    SLICE_X14Y20.CIN     net (fanout=1)        0.000   controller/Maddsub_carry_res_n_1_cy<3>
    SLICE_X14Y20.COUT    Tbyp                  0.130   controller/carry_res_n_1<4>
                                                       controller/Maddsub_carry_res_n_1_cy<4>
                                                       controller/Maddsub_carry_res_n_1_cy<5>
    SLICE_X14Y21.CIN     net (fanout=1)        0.000   controller/Maddsub_carry_res_n_1_cy<5>
    SLICE_X14Y21.COUT    Tbyp                  0.130   controller/carry_res_n_1<6>
                                                       controller/Maddsub_carry_res_n_1_cy<6>
                                                       controller/Maddsub_carry_res_n_1_cy<7>
    SLICE_X14Y22.CIN     net (fanout=1)        0.000   controller/Maddsub_carry_res_n_1_cy<7>
    SLICE_X14Y22.COUT    Tbyp                  0.130   controller/carry_res_n_1<8>
                                                       controller/Maddsub_carry_res_n_1_cy<8>
                                                       controller/Maddsub_carry_res_n_1_cy<9>
    SLICE_X14Y23.CIN     net (fanout=1)        0.000   controller/Maddsub_carry_res_n_1_cy<9>
    SLICE_X14Y23.COUT    Tbyp                  0.130   controller/carry_res_n_1<10>
                                                       controller/Maddsub_carry_res_n_1_cy<10>
                                                       controller/Maddsub_carry_res_n_1_cy<11>
    SLICE_X14Y24.CIN     net (fanout=1)        0.000   controller/Maddsub_carry_res_n_1_cy<11>
    SLICE_X14Y24.COUT    Tbyp                  0.130   controller/carry_res_n_1<12>
                                                       controller/Maddsub_carry_res_n_1_cy<12>
                                                       controller/Maddsub_carry_res_n_1_cy<13>
    SLICE_X14Y25.CIN     net (fanout=1)        0.000   controller/Maddsub_carry_res_n_1_cy<13>
    SLICE_X14Y25.COUT    Tbyp                  0.130   controller/carry_res_n_1<14>
                                                       controller/Maddsub_carry_res_n_1_cy<14>
                                                       controller/Maddsub_carry_res_n_1_cy<15>
    SLICE_X14Y26.CIN     net (fanout=1)        0.000   controller/Maddsub_carry_res_n_1_cy<15>
    SLICE_X14Y26.COUT    Tbyp                  0.130   controller/carry_res_n_1<16>
                                                       controller/Maddsub_carry_res_n_1_cy<16>
                                                       controller/Maddsub_carry_res_n_1_cy<17>
    SLICE_X14Y27.CIN     net (fanout=1)        0.000   controller/Maddsub_carry_res_n_1_cy<17>
    SLICE_X14Y27.COUT    Tbyp                  0.130   controller/carry_res_n_1<18>
                                                       controller/Maddsub_carry_res_n_1_cy<18>
                                                       controller/Maddsub_carry_res_n_1_cy<19>
    SLICE_X14Y28.CIN     net (fanout=1)        0.000   controller/Maddsub_carry_res_n_1_cy<19>
    SLICE_X14Y28.COUT    Tbyp                  0.130   controller/carry_res_n_1<20>
                                                       controller/Maddsub_carry_res_n_1_cy<20>
                                                       controller/Maddsub_carry_res_n_1_cy<21>
    SLICE_X14Y29.CIN     net (fanout=1)        0.000   controller/Maddsub_carry_res_n_1_cy<21>
    SLICE_X14Y29.COUT    Tbyp                  0.130   controller/carry_res_n_1<22>
                                                       controller/Maddsub_carry_res_n_1_cy<22>
                                                       controller/Maddsub_carry_res_n_1_cy<23>
    SLICE_X14Y30.CIN     net (fanout=1)        0.000   controller/Maddsub_carry_res_n_1_cy<23>
    SLICE_X14Y30.COUT    Tbyp                  0.130   controller/carry_res_n_1<24>
                                                       controller/Maddsub_carry_res_n_1_cy<24>
                                                       controller/Maddsub_carry_res_n_1_cy<25>
    SLICE_X14Y31.CIN     net (fanout=1)        0.000   controller/Maddsub_carry_res_n_1_cy<25>
    SLICE_X14Y31.Y       Tciny                 0.883   controller/carry_res_n_1<26>
                                                       controller/Maddsub_carry_res_n_1_cy<26>
                                                       controller/Maddsub_carry_res_n_1_xor<27>
    SLICE_X15Y32.G2      net (fanout=1)        0.322   controller/carry_res_n_1<27>
    SLICE_X15Y32.COUT    Topcyg                1.001   controller/adder_res<26>
                                                       controller/Maddsub_adder_res_lut<27>
                                                       controller/Maddsub_adder_res_cy<27>
    SLICE_X15Y33.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<27>
    SLICE_X15Y33.Y       Tciny                 0.869   controller/adder_res<28>
                                                       controller/Maddsub_adder_res_cy<28>
                                                       controller/Maddsub_adder_res_xor<29>
    SLICE_X14Y35.F4      net (fanout=1)        0.349   controller/adder_res<29>
    SLICE_X14Y35.CLK     Tfck                  0.892   controller/regA<29>
                                                       controller/Mmux_regA_mux000066146
                                                       controller/regA_29
    -------------------------------------------------  ---------------------------
    Total                                     22.338ns (15.735ns logic, 6.603ns route)
                                                       (70.4% logic, 29.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.315ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ram/Mram_mem.B (RAM)
  Destination:          controller/regA_29 (FF)
  Requirement:          20.000ns
  Data Path Delay:      22.315ns (Levels of Logic = 26)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ram/Mram_mem.B to controller/regA_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y1.DOB29    Tbcko                 2.812   ram/Mram_mem
                                                       ram/Mram_mem.B
    SLICE_X12Y19.G2      net (fanout=82)       1.680   instruction<29>
    SLICE_X12Y19.Y       Tilo                  0.759   N245
                                                       controller/imm_cmp_eq00001_1
    SLICE_X15Y12.G4      net (fanout=4)        0.854   controller/imm_cmp_eq00001
    SLICE_X15Y12.Y       Tilo                  0.704   controller/mem_addr<3>1
                                                       controller/mem_addr<3>1_SW0
    SLICE_X15Y13.G3      net (fanout=4)        0.118   N247
    SLICE_X15Y13.Y       Tilo                  0.704   N287
                                                       controller/mem_addr<3>1
    SLICE_X13Y8.G4       net (fanout=40)       0.870   data_addr<3>
    SLICE_X13Y8.Y        Tilo                  0.704   N345
                                                       addr_decoder/btn2_sel_cmp_eq000011
    SLICE_X14Y15.F2      net (fanout=10)       0.926   addr_decoder/N18
    SLICE_X14Y15.X       Tilo                  0.759   addr_decoder/btn2_sel
                                                       addr_decoder/btn2_sel1
    SLICE_X16Y15.F4      net (fanout=1)        0.343   addr_decoder/btn2_sel
    SLICE_X16Y15.X       Tilo                  0.759   N114
                                                       controller/operand<0>103_SW0
    SLICE_X15Y15.G1      net (fanout=1)        0.519   N114
    SLICE_X15Y15.Y       Tilo                  0.704   controller/operand<0>149
                                                       controller/operand<0>103
    SLICE_X15Y15.F4      net (fanout=1)        0.023   controller/operand<0>103/O
    SLICE_X15Y15.X       Tilo                  0.704   controller/operand<0>149
                                                       controller/operand<0>149
    SLICE_X14Y14.F4      net (fanout=1)        0.023   controller/operand<0>149
    SLICE_X14Y14.X       Tilo                  0.759   controller/operand<0>
                                                       controller/operand<0>235
    SLICE_X14Y18.F3      net (fanout=4)        0.576   controller/operand<0>
    SLICE_X14Y18.COUT    Topcyf                1.162   controller/carry_res_n_1<0>
                                                       controller/Maddsub_carry_res_n_1_lut<0>
                                                       controller/Maddsub_carry_res_n_1_cy<0>
                                                       controller/Maddsub_carry_res_n_1_cy<1>
    SLICE_X14Y19.CIN     net (fanout=1)        0.000   controller/Maddsub_carry_res_n_1_cy<1>
    SLICE_X14Y19.COUT    Tbyp                  0.130   controller/carry_res_n_1<2>
                                                       controller/Maddsub_carry_res_n_1_cy<2>
                                                       controller/Maddsub_carry_res_n_1_cy<3>
    SLICE_X14Y20.CIN     net (fanout=1)        0.000   controller/Maddsub_carry_res_n_1_cy<3>
    SLICE_X14Y20.COUT    Tbyp                  0.130   controller/carry_res_n_1<4>
                                                       controller/Maddsub_carry_res_n_1_cy<4>
                                                       controller/Maddsub_carry_res_n_1_cy<5>
    SLICE_X14Y21.CIN     net (fanout=1)        0.000   controller/Maddsub_carry_res_n_1_cy<5>
    SLICE_X14Y21.COUT    Tbyp                  0.130   controller/carry_res_n_1<6>
                                                       controller/Maddsub_carry_res_n_1_cy<6>
                                                       controller/Maddsub_carry_res_n_1_cy<7>
    SLICE_X14Y22.CIN     net (fanout=1)        0.000   controller/Maddsub_carry_res_n_1_cy<7>
    SLICE_X14Y22.COUT    Tbyp                  0.130   controller/carry_res_n_1<8>
                                                       controller/Maddsub_carry_res_n_1_cy<8>
                                                       controller/Maddsub_carry_res_n_1_cy<9>
    SLICE_X14Y23.CIN     net (fanout=1)        0.000   controller/Maddsub_carry_res_n_1_cy<9>
    SLICE_X14Y23.COUT    Tbyp                  0.130   controller/carry_res_n_1<10>
                                                       controller/Maddsub_carry_res_n_1_cy<10>
                                                       controller/Maddsub_carry_res_n_1_cy<11>
    SLICE_X14Y24.CIN     net (fanout=1)        0.000   controller/Maddsub_carry_res_n_1_cy<11>
    SLICE_X14Y24.COUT    Tbyp                  0.130   controller/carry_res_n_1<12>
                                                       controller/Maddsub_carry_res_n_1_cy<12>
                                                       controller/Maddsub_carry_res_n_1_cy<13>
    SLICE_X14Y25.CIN     net (fanout=1)        0.000   controller/Maddsub_carry_res_n_1_cy<13>
    SLICE_X14Y25.COUT    Tbyp                  0.130   controller/carry_res_n_1<14>
                                                       controller/Maddsub_carry_res_n_1_cy<14>
                                                       controller/Maddsub_carry_res_n_1_cy<15>
    SLICE_X14Y26.CIN     net (fanout=1)        0.000   controller/Maddsub_carry_res_n_1_cy<15>
    SLICE_X14Y26.COUT    Tbyp                  0.130   controller/carry_res_n_1<16>
                                                       controller/Maddsub_carry_res_n_1_cy<16>
                                                       controller/Maddsub_carry_res_n_1_cy<17>
    SLICE_X14Y27.CIN     net (fanout=1)        0.000   controller/Maddsub_carry_res_n_1_cy<17>
    SLICE_X14Y27.COUT    Tbyp                  0.130   controller/carry_res_n_1<18>
                                                       controller/Maddsub_carry_res_n_1_cy<18>
                                                       controller/Maddsub_carry_res_n_1_cy<19>
    SLICE_X14Y28.CIN     net (fanout=1)        0.000   controller/Maddsub_carry_res_n_1_cy<19>
    SLICE_X14Y28.COUT    Tbyp                  0.130   controller/carry_res_n_1<20>
                                                       controller/Maddsub_carry_res_n_1_cy<20>
                                                       controller/Maddsub_carry_res_n_1_cy<21>
    SLICE_X14Y29.CIN     net (fanout=1)        0.000   controller/Maddsub_carry_res_n_1_cy<21>
    SLICE_X14Y29.Y       Tciny                 0.883   controller/carry_res_n_1<22>
                                                       controller/Maddsub_carry_res_n_1_cy<22>
                                                       controller/Maddsub_carry_res_n_1_xor<23>
    SLICE_X15Y30.G2      net (fanout=1)        0.323   controller/carry_res_n_1<23>
    SLICE_X15Y30.COUT    Topcyg                1.001   controller/adder_res<22>
                                                       controller/Maddsub_adder_res_lut<23>
                                                       controller/Maddsub_adder_res_cy<23>
    SLICE_X15Y31.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<23>
    SLICE_X15Y31.COUT    Tbyp                  0.118   controller/adder_res<24>
                                                       controller/Maddsub_adder_res_cy<24>
                                                       controller/Maddsub_adder_res_cy<25>
    SLICE_X15Y32.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<25>
    SLICE_X15Y32.COUT    Tbyp                  0.118   controller/adder_res<26>
                                                       controller/Maddsub_adder_res_cy<26>
                                                       controller/Maddsub_adder_res_cy<27>
    SLICE_X15Y33.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<27>
    SLICE_X15Y33.Y       Tciny                 0.869   controller/adder_res<28>
                                                       controller/Maddsub_adder_res_cy<28>
                                                       controller/Maddsub_adder_res_xor<29>
    SLICE_X14Y35.F4      net (fanout=1)        0.349   controller/adder_res<29>
    SLICE_X14Y35.CLK     Tfck                  0.892   controller/regA<29>
                                                       controller/Mmux_regA_mux000066146
                                                       controller/regA_29
    -------------------------------------------------  ---------------------------
    Total                                     22.315ns (15.711ns logic, 6.604ns route)
                                                       (70.4% logic, 29.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.290ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ram/Mram_mem.B (RAM)
  Destination:          controller/regA_29 (FF)
  Requirement:          20.000ns
  Data Path Delay:      22.290ns (Levels of Logic = 26)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ram/Mram_mem.B to controller/regA_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y1.DOB29    Tbcko                 2.812   ram/Mram_mem
                                                       ram/Mram_mem.B
    SLICE_X12Y19.G2      net (fanout=82)       1.680   instruction<29>
    SLICE_X12Y19.Y       Tilo                  0.759   N245
                                                       controller/imm_cmp_eq00001_1
    SLICE_X15Y12.G4      net (fanout=4)        0.854   controller/imm_cmp_eq00001
    SLICE_X15Y12.Y       Tilo                  0.704   controller/mem_addr<3>1
                                                       controller/mem_addr<3>1_SW0
    SLICE_X15Y13.G3      net (fanout=4)        0.118   N247
    SLICE_X15Y13.Y       Tilo                  0.704   N287
                                                       controller/mem_addr<3>1
    SLICE_X13Y8.G4       net (fanout=40)       0.870   data_addr<3>
    SLICE_X13Y8.Y        Tilo                  0.704   N345
                                                       addr_decoder/btn2_sel_cmp_eq000011
    SLICE_X14Y15.F2      net (fanout=10)       0.926   addr_decoder/N18
    SLICE_X14Y15.X       Tilo                  0.759   addr_decoder/btn2_sel
                                                       addr_decoder/btn2_sel1
    SLICE_X16Y15.F4      net (fanout=1)        0.343   addr_decoder/btn2_sel
    SLICE_X16Y15.X       Tilo                  0.759   N114
                                                       controller/operand<0>103_SW0
    SLICE_X15Y15.G1      net (fanout=1)        0.519   N114
    SLICE_X15Y15.Y       Tilo                  0.704   controller/operand<0>149
                                                       controller/operand<0>103
    SLICE_X15Y15.F4      net (fanout=1)        0.023   controller/operand<0>103/O
    SLICE_X15Y15.X       Tilo                  0.704   controller/operand<0>149
                                                       controller/operand<0>149
    SLICE_X14Y14.F4      net (fanout=1)        0.023   controller/operand<0>149
    SLICE_X14Y14.X       Tilo                  0.759   controller/operand<0>
                                                       controller/operand<0>235
    SLICE_X14Y18.F3      net (fanout=4)        0.576   controller/operand<0>
    SLICE_X14Y18.COUT    Topcyf                1.162   controller/carry_res_n_1<0>
                                                       controller/Maddsub_carry_res_n_1_lut<0>
                                                       controller/Maddsub_carry_res_n_1_cy<0>
                                                       controller/Maddsub_carry_res_n_1_cy<1>
    SLICE_X14Y19.CIN     net (fanout=1)        0.000   controller/Maddsub_carry_res_n_1_cy<1>
    SLICE_X14Y19.COUT    Tbyp                  0.130   controller/carry_res_n_1<2>
                                                       controller/Maddsub_carry_res_n_1_cy<2>
                                                       controller/Maddsub_carry_res_n_1_cy<3>
    SLICE_X14Y20.CIN     net (fanout=1)        0.000   controller/Maddsub_carry_res_n_1_cy<3>
    SLICE_X14Y20.COUT    Tbyp                  0.130   controller/carry_res_n_1<4>
                                                       controller/Maddsub_carry_res_n_1_cy<4>
                                                       controller/Maddsub_carry_res_n_1_cy<5>
    SLICE_X14Y21.CIN     net (fanout=1)        0.000   controller/Maddsub_carry_res_n_1_cy<5>
    SLICE_X14Y21.COUT    Tbyp                  0.130   controller/carry_res_n_1<6>
                                                       controller/Maddsub_carry_res_n_1_cy<6>
                                                       controller/Maddsub_carry_res_n_1_cy<7>
    SLICE_X14Y22.CIN     net (fanout=1)        0.000   controller/Maddsub_carry_res_n_1_cy<7>
    SLICE_X14Y22.COUT    Tbyp                  0.130   controller/carry_res_n_1<8>
                                                       controller/Maddsub_carry_res_n_1_cy<8>
                                                       controller/Maddsub_carry_res_n_1_cy<9>
    SLICE_X14Y23.CIN     net (fanout=1)        0.000   controller/Maddsub_carry_res_n_1_cy<9>
    SLICE_X14Y23.COUT    Tbyp                  0.130   controller/carry_res_n_1<10>
                                                       controller/Maddsub_carry_res_n_1_cy<10>
                                                       controller/Maddsub_carry_res_n_1_cy<11>
    SLICE_X14Y24.CIN     net (fanout=1)        0.000   controller/Maddsub_carry_res_n_1_cy<11>
    SLICE_X14Y24.COUT    Tbyp                  0.130   controller/carry_res_n_1<12>
                                                       controller/Maddsub_carry_res_n_1_cy<12>
                                                       controller/Maddsub_carry_res_n_1_cy<13>
    SLICE_X14Y25.CIN     net (fanout=1)        0.000   controller/Maddsub_carry_res_n_1_cy<13>
    SLICE_X14Y25.COUT    Tbyp                  0.130   controller/carry_res_n_1<14>
                                                       controller/Maddsub_carry_res_n_1_cy<14>
                                                       controller/Maddsub_carry_res_n_1_cy<15>
    SLICE_X14Y26.CIN     net (fanout=1)        0.000   controller/Maddsub_carry_res_n_1_cy<15>
    SLICE_X14Y26.COUT    Tbyp                  0.130   controller/carry_res_n_1<16>
                                                       controller/Maddsub_carry_res_n_1_cy<16>
                                                       controller/Maddsub_carry_res_n_1_cy<17>
    SLICE_X14Y27.CIN     net (fanout=1)        0.000   controller/Maddsub_carry_res_n_1_cy<17>
    SLICE_X14Y27.Y       Tciny                 0.883   controller/carry_res_n_1<18>
                                                       controller/Maddsub_carry_res_n_1_cy<18>
                                                       controller/Maddsub_carry_res_n_1_xor<19>
    SLICE_X15Y28.G2      net (fanout=1)        0.322   controller/carry_res_n_1<19>
    SLICE_X15Y28.COUT    Topcyg                1.001   controller/adder_res<18>
                                                       controller/Maddsub_adder_res_lut<19>
                                                       controller/Maddsub_adder_res_cy<19>
    SLICE_X15Y29.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<19>
    SLICE_X15Y29.COUT    Tbyp                  0.118   controller/adder_res<20>
                                                       controller/Maddsub_adder_res_cy<20>
                                                       controller/Maddsub_adder_res_cy<21>
    SLICE_X15Y30.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<21>
    SLICE_X15Y30.COUT    Tbyp                  0.118   controller/adder_res<22>
                                                       controller/Maddsub_adder_res_cy<22>
                                                       controller/Maddsub_adder_res_cy<23>
    SLICE_X15Y31.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<23>
    SLICE_X15Y31.COUT    Tbyp                  0.118   controller/adder_res<24>
                                                       controller/Maddsub_adder_res_cy<24>
                                                       controller/Maddsub_adder_res_cy<25>
    SLICE_X15Y32.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<25>
    SLICE_X15Y32.COUT    Tbyp                  0.118   controller/adder_res<26>
                                                       controller/Maddsub_adder_res_cy<26>
                                                       controller/Maddsub_adder_res_cy<27>
    SLICE_X15Y33.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<27>
    SLICE_X15Y33.Y       Tciny                 0.869   controller/adder_res<28>
                                                       controller/Maddsub_adder_res_cy<28>
                                                       controller/Maddsub_adder_res_xor<29>
    SLICE_X14Y35.F4      net (fanout=1)        0.349   controller/adder_res<29>
    SLICE_X14Y35.CLK     Tfck                  0.892   controller/regA<29>
                                                       controller/Mmux_regA_mux000066146
                                                       controller/regA_29
    -------------------------------------------------  ---------------------------
    Total                                     22.290ns (15.687ns logic, 6.603ns route)
                                                       (70.4% logic, 29.6% route)

--------------------------------------------------------------------------------

Paths for end point controller/regA_25 (SLICE_X12Y35.F4), 660768 paths
--------------------------------------------------------------------------------
Slack (setup path):     -2.315ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ram/Mram_mem.B (RAM)
  Destination:          controller/regA_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      22.315ns (Levels of Logic = 24)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ram/Mram_mem.B to controller/regA_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y1.DOB29    Tbcko                 2.812   ram/Mram_mem
                                                       ram/Mram_mem.B
    SLICE_X12Y19.G2      net (fanout=82)       1.680   instruction<29>
    SLICE_X12Y19.Y       Tilo                  0.759   N245
                                                       controller/imm_cmp_eq00001_1
    SLICE_X15Y12.G4      net (fanout=4)        0.854   controller/imm_cmp_eq00001
    SLICE_X15Y12.Y       Tilo                  0.704   controller/mem_addr<3>1
                                                       controller/mem_addr<3>1_SW0
    SLICE_X15Y13.G3      net (fanout=4)        0.118   N247
    SLICE_X15Y13.Y       Tilo                  0.704   N287
                                                       controller/mem_addr<3>1
    SLICE_X13Y8.G4       net (fanout=40)       0.870   data_addr<3>
    SLICE_X13Y8.Y        Tilo                  0.704   N345
                                                       addr_decoder/btn2_sel_cmp_eq000011
    SLICE_X14Y15.F2      net (fanout=10)       0.926   addr_decoder/N18
    SLICE_X14Y15.X       Tilo                  0.759   addr_decoder/btn2_sel
                                                       addr_decoder/btn2_sel1
    SLICE_X16Y15.F4      net (fanout=1)        0.343   addr_decoder/btn2_sel
    SLICE_X16Y15.X       Tilo                  0.759   N114
                                                       controller/operand<0>103_SW0
    SLICE_X15Y15.G1      net (fanout=1)        0.519   N114
    SLICE_X15Y15.Y       Tilo                  0.704   controller/operand<0>149
                                                       controller/operand<0>103
    SLICE_X15Y15.F4      net (fanout=1)        0.023   controller/operand<0>103/O
    SLICE_X15Y15.X       Tilo                  0.704   controller/operand<0>149
                                                       controller/operand<0>149
    SLICE_X14Y14.F4      net (fanout=1)        0.023   controller/operand<0>149
    SLICE_X14Y14.X       Tilo                  0.759   controller/operand<0>
                                                       controller/operand<0>235
    SLICE_X14Y18.F3      net (fanout=4)        0.576   controller/operand<0>
    SLICE_X14Y18.COUT    Topcyf                1.162   controller/carry_res_n_1<0>
                                                       controller/Maddsub_carry_res_n_1_lut<0>
                                                       controller/Maddsub_carry_res_n_1_cy<0>
                                                       controller/Maddsub_carry_res_n_1_cy<1>
    SLICE_X14Y19.CIN     net (fanout=1)        0.000   controller/Maddsub_carry_res_n_1_cy<1>
    SLICE_X14Y19.COUT    Tbyp                  0.130   controller/carry_res_n_1<2>
                                                       controller/Maddsub_carry_res_n_1_cy<2>
                                                       controller/Maddsub_carry_res_n_1_cy<3>
    SLICE_X14Y20.CIN     net (fanout=1)        0.000   controller/Maddsub_carry_res_n_1_cy<3>
    SLICE_X14Y20.COUT    Tbyp                  0.130   controller/carry_res_n_1<4>
                                                       controller/Maddsub_carry_res_n_1_cy<4>
                                                       controller/Maddsub_carry_res_n_1_cy<5>
    SLICE_X14Y21.CIN     net (fanout=1)        0.000   controller/Maddsub_carry_res_n_1_cy<5>
    SLICE_X14Y21.COUT    Tbyp                  0.130   controller/carry_res_n_1<6>
                                                       controller/Maddsub_carry_res_n_1_cy<6>
                                                       controller/Maddsub_carry_res_n_1_cy<7>
    SLICE_X14Y22.CIN     net (fanout=1)        0.000   controller/Maddsub_carry_res_n_1_cy<7>
    SLICE_X14Y22.COUT    Tbyp                  0.130   controller/carry_res_n_1<8>
                                                       controller/Maddsub_carry_res_n_1_cy<8>
                                                       controller/Maddsub_carry_res_n_1_cy<9>
    SLICE_X14Y23.CIN     net (fanout=1)        0.000   controller/Maddsub_carry_res_n_1_cy<9>
    SLICE_X14Y23.COUT    Tbyp                  0.130   controller/carry_res_n_1<10>
                                                       controller/Maddsub_carry_res_n_1_cy<10>
                                                       controller/Maddsub_carry_res_n_1_cy<11>
    SLICE_X14Y24.CIN     net (fanout=1)        0.000   controller/Maddsub_carry_res_n_1_cy<11>
    SLICE_X14Y24.COUT    Tbyp                  0.130   controller/carry_res_n_1<12>
                                                       controller/Maddsub_carry_res_n_1_cy<12>
                                                       controller/Maddsub_carry_res_n_1_cy<13>
    SLICE_X14Y25.CIN     net (fanout=1)        0.000   controller/Maddsub_carry_res_n_1_cy<13>
    SLICE_X14Y25.COUT    Tbyp                  0.130   controller/carry_res_n_1<14>
                                                       controller/Maddsub_carry_res_n_1_cy<14>
                                                       controller/Maddsub_carry_res_n_1_cy<15>
    SLICE_X14Y26.CIN     net (fanout=1)        0.000   controller/Maddsub_carry_res_n_1_cy<15>
    SLICE_X14Y26.COUT    Tbyp                  0.130   controller/carry_res_n_1<16>
                                                       controller/Maddsub_carry_res_n_1_cy<16>
                                                       controller/Maddsub_carry_res_n_1_cy<17>
    SLICE_X14Y27.CIN     net (fanout=1)        0.000   controller/Maddsub_carry_res_n_1_cy<17>
    SLICE_X14Y27.COUT    Tbyp                  0.130   controller/carry_res_n_1<18>
                                                       controller/Maddsub_carry_res_n_1_cy<18>
                                                       controller/Maddsub_carry_res_n_1_cy<19>
    SLICE_X14Y28.CIN     net (fanout=1)        0.000   controller/Maddsub_carry_res_n_1_cy<19>
    SLICE_X14Y28.COUT    Tbyp                  0.130   controller/carry_res_n_1<20>
                                                       controller/Maddsub_carry_res_n_1_cy<20>
                                                       controller/Maddsub_carry_res_n_1_cy<21>
    SLICE_X14Y29.CIN     net (fanout=1)        0.000   controller/Maddsub_carry_res_n_1_cy<21>
    SLICE_X14Y29.Y       Tciny                 0.883   controller/carry_res_n_1<22>
                                                       controller/Maddsub_carry_res_n_1_cy<22>
                                                       controller/Maddsub_carry_res_n_1_xor<23>
    SLICE_X15Y30.G2      net (fanout=1)        0.323   controller/carry_res_n_1<23>
    SLICE_X15Y30.COUT    Topcyg                1.001   controller/adder_res<22>
                                                       controller/Maddsub_adder_res_lut<23>
                                                       controller/Maddsub_adder_res_cy<23>
    SLICE_X15Y31.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<23>
    SLICE_X15Y31.Y       Tciny                 0.869   controller/adder_res<24>
                                                       controller/Maddsub_adder_res_cy<24>
                                                       controller/Maddsub_adder_res_xor<25>
    SLICE_X12Y35.F4      net (fanout=1)        0.585   controller/adder_res<25>
    SLICE_X12Y35.CLK     Tfck                  0.892   controller/regA<25>
                                                       controller/Mmux_regA_mux000054146
                                                       controller/regA_25
    -------------------------------------------------  ---------------------------
    Total                                     22.315ns (15.475ns logic, 6.840ns route)
                                                       (69.3% logic, 30.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.290ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ram/Mram_mem.B (RAM)
  Destination:          controller/regA_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      22.290ns (Levels of Logic = 24)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ram/Mram_mem.B to controller/regA_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y1.DOB29    Tbcko                 2.812   ram/Mram_mem
                                                       ram/Mram_mem.B
    SLICE_X12Y19.G2      net (fanout=82)       1.680   instruction<29>
    SLICE_X12Y19.Y       Tilo                  0.759   N245
                                                       controller/imm_cmp_eq00001_1
    SLICE_X15Y12.G4      net (fanout=4)        0.854   controller/imm_cmp_eq00001
    SLICE_X15Y12.Y       Tilo                  0.704   controller/mem_addr<3>1
                                                       controller/mem_addr<3>1_SW0
    SLICE_X15Y13.G3      net (fanout=4)        0.118   N247
    SLICE_X15Y13.Y       Tilo                  0.704   N287
                                                       controller/mem_addr<3>1
    SLICE_X13Y8.G4       net (fanout=40)       0.870   data_addr<3>
    SLICE_X13Y8.Y        Tilo                  0.704   N345
                                                       addr_decoder/btn2_sel_cmp_eq000011
    SLICE_X14Y15.F2      net (fanout=10)       0.926   addr_decoder/N18
    SLICE_X14Y15.X       Tilo                  0.759   addr_decoder/btn2_sel
                                                       addr_decoder/btn2_sel1
    SLICE_X16Y15.F4      net (fanout=1)        0.343   addr_decoder/btn2_sel
    SLICE_X16Y15.X       Tilo                  0.759   N114
                                                       controller/operand<0>103_SW0
    SLICE_X15Y15.G1      net (fanout=1)        0.519   N114
    SLICE_X15Y15.Y       Tilo                  0.704   controller/operand<0>149
                                                       controller/operand<0>103
    SLICE_X15Y15.F4      net (fanout=1)        0.023   controller/operand<0>103/O
    SLICE_X15Y15.X       Tilo                  0.704   controller/operand<0>149
                                                       controller/operand<0>149
    SLICE_X14Y14.F4      net (fanout=1)        0.023   controller/operand<0>149
    SLICE_X14Y14.X       Tilo                  0.759   controller/operand<0>
                                                       controller/operand<0>235
    SLICE_X14Y18.F3      net (fanout=4)        0.576   controller/operand<0>
    SLICE_X14Y18.COUT    Topcyf                1.162   controller/carry_res_n_1<0>
                                                       controller/Maddsub_carry_res_n_1_lut<0>
                                                       controller/Maddsub_carry_res_n_1_cy<0>
                                                       controller/Maddsub_carry_res_n_1_cy<1>
    SLICE_X14Y19.CIN     net (fanout=1)        0.000   controller/Maddsub_carry_res_n_1_cy<1>
    SLICE_X14Y19.COUT    Tbyp                  0.130   controller/carry_res_n_1<2>
                                                       controller/Maddsub_carry_res_n_1_cy<2>
                                                       controller/Maddsub_carry_res_n_1_cy<3>
    SLICE_X14Y20.CIN     net (fanout=1)        0.000   controller/Maddsub_carry_res_n_1_cy<3>
    SLICE_X14Y20.COUT    Tbyp                  0.130   controller/carry_res_n_1<4>
                                                       controller/Maddsub_carry_res_n_1_cy<4>
                                                       controller/Maddsub_carry_res_n_1_cy<5>
    SLICE_X14Y21.CIN     net (fanout=1)        0.000   controller/Maddsub_carry_res_n_1_cy<5>
    SLICE_X14Y21.COUT    Tbyp                  0.130   controller/carry_res_n_1<6>
                                                       controller/Maddsub_carry_res_n_1_cy<6>
                                                       controller/Maddsub_carry_res_n_1_cy<7>
    SLICE_X14Y22.CIN     net (fanout=1)        0.000   controller/Maddsub_carry_res_n_1_cy<7>
    SLICE_X14Y22.COUT    Tbyp                  0.130   controller/carry_res_n_1<8>
                                                       controller/Maddsub_carry_res_n_1_cy<8>
                                                       controller/Maddsub_carry_res_n_1_cy<9>
    SLICE_X14Y23.CIN     net (fanout=1)        0.000   controller/Maddsub_carry_res_n_1_cy<9>
    SLICE_X14Y23.COUT    Tbyp                  0.130   controller/carry_res_n_1<10>
                                                       controller/Maddsub_carry_res_n_1_cy<10>
                                                       controller/Maddsub_carry_res_n_1_cy<11>
    SLICE_X14Y24.CIN     net (fanout=1)        0.000   controller/Maddsub_carry_res_n_1_cy<11>
    SLICE_X14Y24.COUT    Tbyp                  0.130   controller/carry_res_n_1<12>
                                                       controller/Maddsub_carry_res_n_1_cy<12>
                                                       controller/Maddsub_carry_res_n_1_cy<13>
    SLICE_X14Y25.CIN     net (fanout=1)        0.000   controller/Maddsub_carry_res_n_1_cy<13>
    SLICE_X14Y25.COUT    Tbyp                  0.130   controller/carry_res_n_1<14>
                                                       controller/Maddsub_carry_res_n_1_cy<14>
                                                       controller/Maddsub_carry_res_n_1_cy<15>
    SLICE_X14Y26.CIN     net (fanout=1)        0.000   controller/Maddsub_carry_res_n_1_cy<15>
    SLICE_X14Y26.COUT    Tbyp                  0.130   controller/carry_res_n_1<16>
                                                       controller/Maddsub_carry_res_n_1_cy<16>
                                                       controller/Maddsub_carry_res_n_1_cy<17>
    SLICE_X14Y27.CIN     net (fanout=1)        0.000   controller/Maddsub_carry_res_n_1_cy<17>
    SLICE_X14Y27.Y       Tciny                 0.883   controller/carry_res_n_1<18>
                                                       controller/Maddsub_carry_res_n_1_cy<18>
                                                       controller/Maddsub_carry_res_n_1_xor<19>
    SLICE_X15Y28.G2      net (fanout=1)        0.322   controller/carry_res_n_1<19>
    SLICE_X15Y28.COUT    Topcyg                1.001   controller/adder_res<18>
                                                       controller/Maddsub_adder_res_lut<19>
                                                       controller/Maddsub_adder_res_cy<19>
    SLICE_X15Y29.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<19>
    SLICE_X15Y29.COUT    Tbyp                  0.118   controller/adder_res<20>
                                                       controller/Maddsub_adder_res_cy<20>
                                                       controller/Maddsub_adder_res_cy<21>
    SLICE_X15Y30.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<21>
    SLICE_X15Y30.COUT    Tbyp                  0.118   controller/adder_res<22>
                                                       controller/Maddsub_adder_res_cy<22>
                                                       controller/Maddsub_adder_res_cy<23>
    SLICE_X15Y31.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<23>
    SLICE_X15Y31.Y       Tciny                 0.869   controller/adder_res<24>
                                                       controller/Maddsub_adder_res_cy<24>
                                                       controller/Maddsub_adder_res_xor<25>
    SLICE_X12Y35.F4      net (fanout=1)        0.585   controller/adder_res<25>
    SLICE_X12Y35.CLK     Tfck                  0.892   controller/regA<25>
                                                       controller/Mmux_regA_mux000054146
                                                       controller/regA_25
    -------------------------------------------------  ---------------------------
    Total                                     22.290ns (15.451ns logic, 6.839ns route)
                                                       (69.3% logic, 30.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.266ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ram/Mram_mem.B (RAM)
  Destination:          controller/regA_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      22.266ns (Levels of Logic = 24)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ram/Mram_mem.B to controller/regA_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y1.DOB29    Tbcko                 2.812   ram/Mram_mem
                                                       ram/Mram_mem.B
    SLICE_X12Y19.G2      net (fanout=82)       1.680   instruction<29>
    SLICE_X12Y19.Y       Tilo                  0.759   N245
                                                       controller/imm_cmp_eq00001_1
    SLICE_X15Y12.G4      net (fanout=4)        0.854   controller/imm_cmp_eq00001
    SLICE_X15Y12.Y       Tilo                  0.704   controller/mem_addr<3>1
                                                       controller/mem_addr<3>1_SW0
    SLICE_X15Y13.G3      net (fanout=4)        0.118   N247
    SLICE_X15Y13.Y       Tilo                  0.704   N287
                                                       controller/mem_addr<3>1
    SLICE_X13Y8.G4       net (fanout=40)       0.870   data_addr<3>
    SLICE_X13Y8.Y        Tilo                  0.704   N345
                                                       addr_decoder/btn2_sel_cmp_eq000011
    SLICE_X14Y15.F2      net (fanout=10)       0.926   addr_decoder/N18
    SLICE_X14Y15.X       Tilo                  0.759   addr_decoder/btn2_sel
                                                       addr_decoder/btn2_sel1
    SLICE_X16Y15.F4      net (fanout=1)        0.343   addr_decoder/btn2_sel
    SLICE_X16Y15.X       Tilo                  0.759   N114
                                                       controller/operand<0>103_SW0
    SLICE_X15Y15.G1      net (fanout=1)        0.519   N114
    SLICE_X15Y15.Y       Tilo                  0.704   controller/operand<0>149
                                                       controller/operand<0>103
    SLICE_X15Y15.F4      net (fanout=1)        0.023   controller/operand<0>103/O
    SLICE_X15Y15.X       Tilo                  0.704   controller/operand<0>149
                                                       controller/operand<0>149
    SLICE_X14Y14.F4      net (fanout=1)        0.023   controller/operand<0>149
    SLICE_X14Y14.X       Tilo                  0.759   controller/operand<0>
                                                       controller/operand<0>235
    SLICE_X14Y18.F3      net (fanout=4)        0.576   controller/operand<0>
    SLICE_X14Y18.COUT    Topcyf                1.162   controller/carry_res_n_1<0>
                                                       controller/Maddsub_carry_res_n_1_lut<0>
                                                       controller/Maddsub_carry_res_n_1_cy<0>
                                                       controller/Maddsub_carry_res_n_1_cy<1>
    SLICE_X14Y19.CIN     net (fanout=1)        0.000   controller/Maddsub_carry_res_n_1_cy<1>
    SLICE_X14Y19.COUT    Tbyp                  0.130   controller/carry_res_n_1<2>
                                                       controller/Maddsub_carry_res_n_1_cy<2>
                                                       controller/Maddsub_carry_res_n_1_cy<3>
    SLICE_X14Y20.CIN     net (fanout=1)        0.000   controller/Maddsub_carry_res_n_1_cy<3>
    SLICE_X14Y20.COUT    Tbyp                  0.130   controller/carry_res_n_1<4>
                                                       controller/Maddsub_carry_res_n_1_cy<4>
                                                       controller/Maddsub_carry_res_n_1_cy<5>
    SLICE_X14Y21.CIN     net (fanout=1)        0.000   controller/Maddsub_carry_res_n_1_cy<5>
    SLICE_X14Y21.COUT    Tbyp                  0.130   controller/carry_res_n_1<6>
                                                       controller/Maddsub_carry_res_n_1_cy<6>
                                                       controller/Maddsub_carry_res_n_1_cy<7>
    SLICE_X14Y22.CIN     net (fanout=1)        0.000   controller/Maddsub_carry_res_n_1_cy<7>
    SLICE_X14Y22.COUT    Tbyp                  0.130   controller/carry_res_n_1<8>
                                                       controller/Maddsub_carry_res_n_1_cy<8>
                                                       controller/Maddsub_carry_res_n_1_cy<9>
    SLICE_X14Y23.CIN     net (fanout=1)        0.000   controller/Maddsub_carry_res_n_1_cy<9>
    SLICE_X14Y23.COUT    Tbyp                  0.130   controller/carry_res_n_1<10>
                                                       controller/Maddsub_carry_res_n_1_cy<10>
                                                       controller/Maddsub_carry_res_n_1_cy<11>
    SLICE_X14Y24.CIN     net (fanout=1)        0.000   controller/Maddsub_carry_res_n_1_cy<11>
    SLICE_X14Y24.COUT    Tbyp                  0.130   controller/carry_res_n_1<12>
                                                       controller/Maddsub_carry_res_n_1_cy<12>
                                                       controller/Maddsub_carry_res_n_1_cy<13>
    SLICE_X14Y25.CIN     net (fanout=1)        0.000   controller/Maddsub_carry_res_n_1_cy<13>
    SLICE_X14Y25.Y       Tciny                 0.883   controller/carry_res_n_1<14>
                                                       controller/Maddsub_carry_res_n_1_cy<14>
                                                       controller/Maddsub_carry_res_n_1_xor<15>
    SLICE_X15Y26.G2      net (fanout=1)        0.322   controller/carry_res_n_1<15>
    SLICE_X15Y26.COUT    Topcyg                1.001   controller/adder_res<14>
                                                       controller/Maddsub_adder_res_lut<15>
                                                       controller/Maddsub_adder_res_cy<15>
    SLICE_X15Y27.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<15>
    SLICE_X15Y27.COUT    Tbyp                  0.118   controller/adder_res<16>
                                                       controller/Maddsub_adder_res_cy<16>
                                                       controller/Maddsub_adder_res_cy<17>
    SLICE_X15Y28.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<17>
    SLICE_X15Y28.COUT    Tbyp                  0.118   controller/adder_res<18>
                                                       controller/Maddsub_adder_res_cy<18>
                                                       controller/Maddsub_adder_res_cy<19>
    SLICE_X15Y29.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<19>
    SLICE_X15Y29.COUT    Tbyp                  0.118   controller/adder_res<20>
                                                       controller/Maddsub_adder_res_cy<20>
                                                       controller/Maddsub_adder_res_cy<21>
    SLICE_X15Y30.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<21>
    SLICE_X15Y30.COUT    Tbyp                  0.118   controller/adder_res<22>
                                                       controller/Maddsub_adder_res_cy<22>
                                                       controller/Maddsub_adder_res_cy<23>
    SLICE_X15Y31.CIN     net (fanout=1)        0.000   controller/Maddsub_adder_res_cy<23>
    SLICE_X15Y31.Y       Tciny                 0.869   controller/adder_res<24>
                                                       controller/Maddsub_adder_res_cy<24>
                                                       controller/Maddsub_adder_res_xor<25>
    SLICE_X12Y35.F4      net (fanout=1)        0.585   controller/adder_res<25>
    SLICE_X12Y35.CLK     Tfck                  0.892   controller/regA<25>
                                                       controller/Mmux_regA_mux000054146
                                                       controller/regA_25
    -------------------------------------------------  ---------------------------
    Total                                     22.266ns (15.427ns logic, 6.839ns route)
                                                       (69.3% logic, 30.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clkin = PERIOD TIMEGRP "clk" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ram/Mram_mem.A (RAMB16_X0Y1.DIA3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.793ns (requirement - (clock path skew + uncertainty - data path))
  Source:               controller/regA_3 (FF)
  Destination:          ram/Mram_mem.A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.799ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.017 - 0.011)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: controller/regA_3 to ram/Mram_mem.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y15.XQ       Tcko                  0.473   controller/regA<3>
                                                       controller/regA_3
    RAMB16_X0Y1.DIA3     net (fanout=17)       0.452   controller/regA<3>
    RAMB16_X0Y1.CLKA     Tbckd       (-Th)     0.126   ram/Mram_mem
                                                       ram/Mram_mem.A
    -------------------------------------------------  ---------------------------
    Total                                      0.799ns (0.347ns logic, 0.452ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------

Paths for end point complement1/second_nr_1 (SLICE_X27Y27.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.919ns (requirement - (clock path skew + uncertainty - data path))
  Source:               complement1/complement_second_nr/sum_1 (FF)
  Destination:          complement1/second_nr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.918ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.004 - 0.005)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: complement1/complement_second_nr/sum_1 to complement1/second_nr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y24.YQ      Tcko                  0.470   complement1/complement_second_nr/sum<0>
                                                       complement1/complement_second_nr/sum_1
    SLICE_X27Y27.BX      net (fanout=1)        0.355   complement1/complement_second_nr/sum<1>
    SLICE_X27Y27.CLK     Tckdi       (-Th)    -0.093   complement1/second_nr<1>
                                                       complement1/second_nr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.918ns (0.563ns logic, 0.355ns route)
                                                       (61.3% logic, 38.7% route)

--------------------------------------------------------------------------------

Paths for end point real_alu/second_nr_reg_1 (SLICE_X27Y28.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.923ns (requirement - (clock path skew + uncertainty - data path))
  Source:               complement1/second_nr_1 (FF)
  Destination:          real_alu/second_nr_reg_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.921ns (Levels of Logic = 0)
  Clock Path Skew:      -0.002ns (0.002 - 0.004)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: complement1/second_nr_1 to real_alu/second_nr_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y27.XQ      Tcko                  0.473   complement1/second_nr<1>
                                                       complement1/second_nr_1
    SLICE_X27Y28.BX      net (fanout=1)        0.355   complement1/second_nr<1>
    SLICE_X27Y28.CLK     Tckdi       (-Th)    -0.093   real_alu/second_nr_reg<1>
                                                       real_alu/second_nr_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      0.921ns (0.566ns logic, 0.355ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clkin = PERIOD TIMEGRP "clk" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.808ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: controller/pc<0>/SR
  Logical resource: controller/pc_0/SR
  Location pin: SLICE_X7Y2.SR
  Clock network: rst_IBUF
--------------------------------------------------------------------------------
Slack: 16.808ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.596ns (Trpw)
  Physical resource: controller/pc<0>/SR
  Logical resource: controller/pc_0/SR
  Location pin: SLICE_X7Y2.SR
  Clock network: rst_IBUF
--------------------------------------------------------------------------------
Slack: 16.808ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: controller/pc<1>/SR
  Logical resource: controller/pc_1/SR
  Location pin: SLICE_X6Y1.SR
  Clock network: rst_IBUF
--------------------------------------------------------------------------------


1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   22.414|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 59  Score: 56818  (Setup/Max: 56818, Hold: 0)

Constraints cover 12945312 paths, 0 nets, and 4202 connections

Design statistics:
   Minimum period:  22.414ns{1}   (Maximum frequency:  44.615MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Jan 21 17:10:34 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 358 MB



