{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 16 00:35:28 2020 " "Info: Processing started: Tue Jun 16 00:35:28 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off project3_KSY -c project3_KSY --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off project3_KSY -c project3_KSY --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3_KSY.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file project3_KSY.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 project3_KSY " "Info: Found entity 1: project3_KSY" {  } { { "project3_KSY.bdf" "" { Schematic "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IFIDreg.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file IFIDreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 IFIDreg " "Info: Found entity 1: IFIDreg" {  } { { "IFIDreg.v" "" { Text "C:/altera/90sp2/quartus/2020_project_3 (2)/IFIDreg.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IDEXreg.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file IDEXreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 IDEXreg " "Info: Found entity 1: IDEXreg" {  } { { "IDEXreg.v" "" { Text "C:/altera/90sp2/quartus/2020_project_3 (2)/IDEXreg.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "EXMEMreg.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file EXMEMreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 EXMEMreg " "Info: Found entity 1: EXMEMreg" {  } { { "EXMEMreg.v" "" { Text "C:/altera/90sp2/quartus/2020_project_3 (2)/EXMEMreg.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MEMWBreg.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file MEMWBreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEMWBreg " "Info: Found entity 1: MEMWBreg" {  } { { "MEMWBreg.v" "" { Text "C:/altera/90sp2/quartus/2020_project_3 (2)/MEMWBreg.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ForwardingUnit.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ForwardingUnit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ForwardingUnit " "Info: Found entity 1: ForwardingUnit" {  } { { "ForwardingUnit.v" "" { Text "C:/altera/90sp2/quartus/2020_project_3 (2)/ForwardingUnit.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "control_pipeline.v(19) " "Warning (10268): Verilog HDL information at control_pipeline.v(19): always construct contains both blocking and non-blocking assignments" {  } { { "control_pipeline.v" "" { Text "C:/altera/90sp2/quartus/2020_project_3 (2)/control_pipeline.v" 19 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_pipeline.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file control_pipeline.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_pipeline " "Info: Found entity 1: control_pipeline" {  } { { "control_pipeline.v" "" { Text "C:/altera/90sp2/quartus/2020_project_3 (2)/control_pipeline.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PC.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file PC.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Info: Found entity 1: PC" {  } { { "PC.v" "" { Text "C:/altera/90sp2/quartus/2020_project_3 (2)/PC.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Info: Found entity 1: adder" {  } { { "adder.v" "" { Text "C:/altera/90sp2/quartus/2020_project_3 (2)/adder.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_ctl.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file alu_ctl.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_ctl " "Info: Found entity 1: alu_ctl" {  } { { "alu_ctl.v" "" { Text "C:/altera/90sp2/quartus/2020_project_3 (2)/alu_ctl.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Info: Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/2020_project_3 (2)/alu.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imm_gen.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file imm_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 imm_gen " "Info: Found entity 1: imm_gen" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/2020_project_3 (2)/imm_gen.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem32.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mem32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem32 " "Info: Found entity 1: mem32" {  } { { "mem32.v" "" { Text "C:/altera/90sp2/quartus/2020_project_3 (2)/mem32.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "reg_file.v(24) " "Warning (10268): Verilog HDL information at reg_file.v(24): always construct contains both blocking and non-blocking assignments" {  } { { "reg_file.v" "" { Text "C:/altera/90sp2/quartus/2020_project_3 (2)/reg_file.v" 24 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file reg_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Info: Found entity 1: reg_file" {  } { { "reg_file.v" "" { Text "C:/altera/90sp2/quartus/2020_project_3 (2)/reg_file.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftleft_1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file shiftleft_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 shiftleft_1 " "Info: Found entity 1: shiftleft_1" {  } { { "shiftleft_1.v" "" { Text "C:/altera/90sp2/quartus/2020_project_3 (2)/shiftleft_1.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ThreetoOneMUX.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ThreetoOneMUX.v" { { "Info" "ISGN_ENTITY_NAME" "1 ThreetoOneMUX " "Info: Found entity 1: ThreetoOneMUX" {  } { { "ThreetoOneMUX.v" "" { Text "C:/altera/90sp2/quartus/2020_project_3 (2)/ThreetoOneMUX.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "project3_KSY " "Info: Elaborating entity \"project3_KSY\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EXMEMreg EXMEMreg:inst " "Info: Elaborating entity \"EXMEMreg\" for hierarchy \"EXMEMreg:inst\"" {  } { { "project3_KSY.bdf" "inst" { Schematic "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.bdf" { { -568 1704 1968 -344 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IDEXreg IDEXreg:inst7 " "Info: Elaborating entity \"IDEXreg\" for hierarchy \"IDEXreg:inst7\"" {  } { { "project3_KSY.bdf" "inst7" { Schematic "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.bdf" { { -648 640 880 -328 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_pipeline control_pipeline:inst6 " "Info: Elaborating entity \"control_pipeline\" for hierarchy \"control_pipeline:inst6\"" {  } { { "project3_KSY.bdf" "inst6" { Schematic "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.bdf" { { -648 288 464 -488 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemtoReg control_pipeline.v(19) " "Warning (10240): Verilog HDL Always Construct warning at control_pipeline.v(19): inferring latch(es) for variable \"MemtoReg\", which holds its previous value in one or more paths through the always construct" {  } { { "control_pipeline.v" "" { Text "C:/altera/90sp2/quartus/2020_project_3 (2)/control_pipeline.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemtoReg control_pipeline.v(19) " "Info (10041): Inferred latch for \"MemtoReg\" at control_pipeline.v(19)" {  } { { "control_pipeline.v" "" { Text "C:/altera/90sp2/quartus/2020_project_3 (2)/control_pipeline.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IFIDreg IFIDreg:inst36 " "Info: Elaborating entity \"IFIDreg\" for hierarchy \"IFIDreg:inst36\"" {  } { { "project3_KSY.bdf" "inst36" { Schematic "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.bdf" { { -464 -56 128 -368 "inst36" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:inst5 " "Info: Elaborating entity \"PC\" for hierarchy \"PC:inst5\"" {  } { { "project3_KSY.bdf" "inst5" { Schematic "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.bdf" { { -704 -40 168 -608 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX BUSMUX:inst13 " "Info: Elaborating entity \"BUSMUX\" for hierarchy \"BUSMUX:inst13\"" {  } { { "project3_KSY.bdf" "inst13" { Schematic "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.bdf" { { -696 2104 2216 -608 "inst13" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "BUSMUX:inst13 " "Info: Elaborated megafunction instantiation \"BUSMUX:inst13\"" {  } { { "project3_KSY.bdf" "" { Schematic "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.bdf" { { -696 2104 2216 -608 "inst13" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BUSMUX:inst13 " "Info: Instantiated megafunction \"BUSMUX:inst13\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 64 " "Info: Parameter \"WIDTH\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "project3_KSY.bdf" "" { Schematic "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.bdf" { { -696 2104 2216 -608 "inst13" "" } } } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux BUSMUX:inst13\|lpm_mux:\$00000 " "Info: Elaborating entity \"lpm_mux\" for hierarchy \"BUSMUX:inst13\|lpm_mux:\$00000\"" {  } { { "BUSMUX.tdf" "\$00000" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/BUSMUX.tdf" 43 13 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "BUSMUX:inst13\|lpm_mux:\$00000 BUSMUX:inst13 " "Info: Elaborated megafunction instantiation \"BUSMUX:inst13\|lpm_mux:\$00000\", which is child of megafunction instantiation \"BUSMUX:inst13\"" {  } { { "BUSMUX.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/BUSMUX.tdf" 43 13 0 } } { "project3_KSY.bdf" "" { Schematic "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.bdf" { { -696 2104 2216 -608 "inst13" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_thc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_thc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_thc " "Info: Found entity 1: mux_thc" {  } { { "db/mux_thc.tdf" "" { Text "C:/altera/90sp2/quartus/2020_project_3 (2)/db/mux_thc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_thc BUSMUX:inst13\|lpm_mux:\$00000\|mux_thc:auto_generated " "Info: Elaborating entity \"mux_thc\" for hierarchy \"BUSMUX:inst13\|lpm_mux:\$00000\|mux_thc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder adder:inst1 " "Info: Elaborating entity \"adder\" for hierarchy \"adder:inst1\"" {  } { { "project3_KSY.bdf" "inst1" { Schematic "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.bdf" { { -832 -56 104 -736 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imm_gen imm_gen:inst15 " "Info: Elaborating entity \"imm_gen\" for hierarchy \"imm_gen:inst15\"" {  } { { "project3_KSY.bdf" "inst15" { Schematic "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.bdf" { { -88 280 488 8 "inst15" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file reg_file:inst18 " "Info: Elaborating entity \"reg_file\" for hierarchy \"reg_file:inst18\"" {  } { { "project3_KSY.bdf" "inst18" { Schematic "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.bdf" { { -336 320 480 -176 "inst18" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEMWBreg MEMWBreg:inst41 " "Info: Elaborating entity \"MEMWBreg\" for hierarchy \"MEMWBreg:inst41\"" {  } { { "project3_KSY.bdf" "inst41" { Schematic "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.bdf" { { -112 2320 2568 48 "inst41" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem32 mem32:inst40 " "Info: Elaborating entity \"mem32\" for hierarchy \"mem32:inst40\"" {  } { { "project3_KSY.bdf" "inst40" { Schematic "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.bdf" { { -16 2088 2288 112 "inst40" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "address mem32.v(21) " "Warning (10235): Verilog HDL Always Construct warning at mem32.v(21): variable \"address\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mem32.v" "" { Text "C:/altera/90sp2/quartus/2020_project_3 (2)/mem32.v" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "mem32.v(22) " "Warning (10175): Verilog HDL warning at mem32.v(22): ignoring unsupported system task" {  } { { "mem32.v" "" { Text "C:/altera/90sp2/quartus/2020_project_3 (2)/mem32.v" 22 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "mem32.v(24) " "Warning (10175): Verilog HDL warning at mem32.v(24): ignoring unsupported system task" {  } { { "mem32.v" "" { Text "C:/altera/90sp2/quartus/2020_project_3 (2)/mem32.v" 24 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "mem32.v(34) " "Warning (10175): Verilog HDL warning at mem32.v(34): ignoring unsupported system task" {  } { { "mem32.v" "" { Text "C:/altera/90sp2/quartus/2020_project_3 (2)/mem32.v" 34 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:inst25 " "Info: Elaborating entity \"alu\" for hierarchy \"alu:inst25\"" {  } { { "project3_KSY.bdf" "inst25" { Schematic "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.bdf" { { -344 1488 1648 -248 "inst25" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_ctl alu_ctl:inst26 " "Info: Elaborating entity \"alu_ctl\" for hierarchy \"alu_ctl:inst26\"" {  } { { "project3_KSY.bdf" "inst26" { Schematic "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.bdf" { { -8 1128 1336 88 "inst26" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 alu_ctl.v(27) " "Warning (10230): Verilog HDL assignment warning at alu_ctl.v(27): truncated value with size 32 to match size of target (4)" {  } { { "alu_ctl.v" "" { Text "C:/altera/90sp2/quartus/2020_project_3 (2)/alu_ctl.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ThreetoOneMUX ThreetoOneMUX:inst33 " "Info: Elaborating entity \"ThreetoOneMUX\" for hierarchy \"ThreetoOneMUX:inst33\"" {  } { { "project3_KSY.bdf" "inst33" { Schematic "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.bdf" { { -328 1144 1288 -200 "inst33" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ForwardingUnit ForwardingUnit:inst3 " "Info: Elaborating entity \"ForwardingUnit\" for hierarchy \"ForwardingUnit:inst3\"" {  } { { "project3_KSY.bdf" "inst3" { Schematic "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.bdf" { { 312 1264 1480 472 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftleft_1 shiftleft_1:inst29 " "Info: Elaborating entity \"shiftleft_1\" for hierarchy \"shiftleft_1:inst29\"" {  } { { "project3_KSY.bdf" "inst29" { Schematic "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.bdf" { { -608 1144 1312 -512 "inst29" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "mem32:inst40\|mem_array~0 " "Warning: Inferred RAM node \"mem32:inst40\|mem_array~0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } { { "mem32.v" "mem_array~0" { Text "C:/altera/90sp2/quartus/2020_project_3 (2)/mem32.v" 10 -1 0 } }  } 0 0 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "" 0 -1}
{ "Warning" "WOPT_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "reg_file:inst18\|ARRAY~0 " "Warning: Inferred RAM node \"reg_file:inst18\|ARRAY~0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } { { "reg_file.v" "ARRAY~0" { Text "C:/altera/90sp2/quartus/2020_project_3 (2)/reg_file.v" 10 -1 0 } }  } 0 0 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "" 0 -1}
{ "Warning" "WOPT_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "reg_file:inst18\|ARRAY~1 " "Warning: Inferred RAM node \"reg_file:inst18\|ARRAY~1\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } { { "reg_file.v" "ARRAY~1" { Text "C:/altera/90sp2/quartus/2020_project_3 (2)/reg_file.v" 10 -1 0 } }  } 0 0 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "mem32:inst40\|altsyncram:mem_array_rtl_0 " "Info: Elaborated megafunction instantiation \"mem32:inst40\|altsyncram:mem_array_rtl_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mem32:inst40\|altsyncram:mem_array_rtl_0 " "Info: Instantiated megafunction \"mem32:inst40\|altsyncram:mem_array_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Info: Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 64 " "Info: Parameter \"WIDTH_A\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Info: Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Info: Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 64 " "Info: Parameter \"WIDTH_B\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Info: Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Info: Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Info: Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Info: Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Info: Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Info: Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Info: Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Info: Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Info: Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Info: Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/project3_KSY.ram0_mem32_6a14b0cf.hdl.mif " "Info: Parameter \"INIT_FILE\" = \"db/project3_KSY.ram0_mem32_6a14b0cf.hdl.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_uti1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_uti1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_uti1 " "Info: Found entity 1: altsyncram_uti1" {  } { { "db/altsyncram_uti1.tdf" "" { Text "C:/altera/90sp2/quartus/2020_project_3 (2)/db/altsyncram_uti1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "project3_KSY.ram0_mem32_6a14b0cf.hdl.mif " "Warning: Memory Initialization File or Hexadecimal (Intel-Format) File \"project3_KSY.ram0_mem32_6a14b0cf.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "" 0 -1}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "project3_KSY.ram0_mem32_6a14b0cf.hdl.mif " "Warning: Memory Initialization File or Hexadecimal (Intel-Format) File \"project3_KSY.ram0_mem32_6a14b0cf.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "reg_file:inst18\|altsyncram:ARRAY_rtl_1 " "Info: Elaborated megafunction instantiation \"reg_file:inst18\|altsyncram:ARRAY_rtl_1\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "reg_file:inst18\|altsyncram:ARRAY_rtl_1 " "Info: Instantiated megafunction \"reg_file:inst18\|altsyncram:ARRAY_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Info: Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 64 " "Info: Parameter \"WIDTH_A\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Info: Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Info: Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 64 " "Info: Parameter \"WIDTH_B\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Info: Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Info: Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Info: Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Info: Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Info: Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Info: Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Info: Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Info: Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Info: Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Info: Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/project3_KSY.ram0_reg_file_c5668544.hdl.mif " "Info: Parameter \"INIT_FILE\" = \"db/project3_KSY.ram0_reg_file_c5668544.hdl.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_p6j1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_p6j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_p6j1 " "Info: Found entity 1: altsyncram_p6j1" {  } { { "db/altsyncram_p6j1.tdf" "" { Text "C:/altera/90sp2/quartus/2020_project_3 (2)/db/altsyncram_p6j1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "project3_KSY.ram0_reg_file_c5668544.hdl.mif " "Warning: Memory Initialization File or Hexadecimal (Intel-Format) File \"project3_KSY.ram0_reg_file_c5668544.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "" 0 -1}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "project3_KSY.ram0_reg_file_c5668544.hdl.mif " "Warning: Memory Initialization File or Hexadecimal (Intel-Format) File \"project3_KSY.ram0_reg_file_c5668544.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 13 s Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "260 " "Info: Peak virtual memory: 260 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 16 00:35:32 2020 " "Info: Processing ended: Tue Jun 16 00:35:32 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Simulator Quartus II " "Info: Running Quartus II Simulator" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 16 00:35:33 2020 " "Info: Processing started: Tue Jun 16 00:35:33 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sim --read_settings_files=on --write_settings_files=off project3_KSY -c project3_KSY " "Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off project3_KSY -c project3_KSY" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISDB_SOURCE_VECTOR_FILE_USED" "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf " "Info: Using vector source file \"C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf\"" {  } {  } 0 0 "Using vector source file \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "reg_file:inst18\|altsyncram:ARRAY_rtl_2\|altsyncram_p6j1:auto_generated\|ram_block1a0 " "Warning: Write to auto-size memory block \"reg_file:inst18\|altsyncram:ARRAY_rtl_2\|altsyncram_p6j1:auto_generated\|ram_block1a0\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "reg_file:inst18\|altsyncram:ARRAY_rtl_2\|altsyncram_p6j1:auto_generated\|ram_block1a1 " "Warning: Write to auto-size memory block \"reg_file:inst18\|altsyncram:ARRAY_rtl_2\|altsyncram_p6j1:auto_generated\|ram_block1a1\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "reg_file:inst18\|altsyncram:ARRAY_rtl_2\|altsyncram_p6j1:auto_generated\|ram_block1a2 " "Warning: Write to auto-size memory block \"reg_file:inst18\|altsyncram:ARRAY_rtl_2\|altsyncram_p6j1:auto_generated\|ram_block1a2\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "reg_file:inst18\|altsyncram:ARRAY_rtl_2\|altsyncram_p6j1:auto_generated\|ram_block1a3 " "Warning: Write to auto-size memory block \"reg_file:inst18\|altsyncram:ARRAY_rtl_2\|altsyncram_p6j1:auto_generated\|ram_block1a3\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "reg_file:inst18\|altsyncram:ARRAY_rtl_2\|altsyncram_p6j1:auto_generated\|ram_block1a4 " "Warning: Write to auto-size memory block \"reg_file:inst18\|altsyncram:ARRAY_rtl_2\|altsyncram_p6j1:auto_generated\|ram_block1a4\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "reg_file:inst18\|altsyncram:ARRAY_rtl_2\|altsyncram_p6j1:auto_generated\|ram_block1a5 " "Warning: Write to auto-size memory block \"reg_file:inst18\|altsyncram:ARRAY_rtl_2\|altsyncram_p6j1:auto_generated\|ram_block1a5\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "reg_file:inst18\|altsyncram:ARRAY_rtl_2\|altsyncram_p6j1:auto_generated\|ram_block1a6 " "Warning: Write to auto-size memory block \"reg_file:inst18\|altsyncram:ARRAY_rtl_2\|altsyncram_p6j1:auto_generated\|ram_block1a6\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "reg_file:inst18\|altsyncram:ARRAY_rtl_2\|altsyncram_p6j1:auto_generated\|ram_block1a7 " "Warning: Write to auto-size memory block \"reg_file:inst18\|altsyncram:ARRAY_rtl_2\|altsyncram_p6j1:auto_generated\|ram_block1a7\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "reg_file:inst18\|altsyncram:ARRAY_rtl_2\|altsyncram_p6j1:auto_generated\|ram_block1a8 " "Warning: Write to auto-size memory block \"reg_file:inst18\|altsyncram:ARRAY_rtl_2\|altsyncram_p6j1:auto_generated\|ram_block1a8\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "reg_file:inst18\|altsyncram:ARRAY_rtl_2\|altsyncram_p6j1:auto_generated\|ram_block1a9 " "Warning: Write to auto-size memory block \"reg_file:inst18\|altsyncram:ARRAY_rtl_2\|altsyncram_p6j1:auto_generated\|ram_block1a9\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "reg_file:inst18\|altsyncram:ARRAY_rtl_2\|altsyncram_p6j1:auto_generated\|ram_block1a10 " "Warning: Write to auto-size memory block \"reg_file:inst18\|altsyncram:ARRAY_rtl_2\|altsyncram_p6j1:auto_generated\|ram_block1a10\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "reg_file:inst18\|altsyncram:ARRAY_rtl_2\|altsyncram_p6j1:auto_generated\|ram_block1a11 " "Warning: Write to auto-size memory block \"reg_file:inst18\|altsyncram:ARRAY_rtl_2\|altsyncram_p6j1:auto_generated\|ram_block1a11\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "reg_file:inst18\|altsyncram:ARRAY_rtl_2\|altsyncram_p6j1:auto_generated\|ram_block1a12 " "Warning: Write to auto-size memory block \"reg_file:inst18\|altsyncram:ARRAY_rtl_2\|altsyncram_p6j1:auto_generated\|ram_block1a12\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "reg_file:inst18\|altsyncram:ARRAY_rtl_2\|altsyncram_p6j1:auto_generated\|ram_block1a13 " "Warning: Write to auto-size memory block \"reg_file:inst18\|altsyncram:ARRAY_rtl_2\|altsyncram_p6j1:auto_generated\|ram_block1a13\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "reg_file:inst18\|altsyncram:ARRAY_rtl_2\|altsyncram_p6j1:auto_generated\|ram_block1a14 " "Warning: Write to auto-size memory block \"reg_file:inst18\|altsyncram:ARRAY_rtl_2\|altsyncram_p6j1:auto_generated\|ram_block1a14\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "reg_file:inst18\|altsyncram:ARRAY_rtl_2\|altsyncram_p6j1:auto_generated\|ram_block1a15 " "Warning: Write to auto-size memory block \"reg_file:inst18\|altsyncram:ARRAY_rtl_2\|altsyncram_p6j1:auto_generated\|ram_block1a15\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "reg_file:inst18\|altsyncram:ARRAY_rtl_2\|altsyncram_p6j1:auto_generated\|ram_block1a16 " "Warning: Write to auto-size memory block \"reg_file:inst18\|altsyncram:ARRAY_rtl_2\|altsyncram_p6j1:auto_generated\|ram_block1a16\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "reg_file:inst18\|altsyncram:ARRAY_rtl_2\|altsyncram_p6j1:auto_generated\|ram_block1a17 " "Warning: Write to auto-size memory block \"reg_file:inst18\|altsyncram:ARRAY_rtl_2\|altsyncram_p6j1:auto_generated\|ram_block1a17\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "reg_file:inst18\|altsyncram:ARRAY_rtl_2\|altsyncram_p6j1:auto_generated\|ram_block1a18 " "Warning: Write to auto-size memory block \"reg_file:inst18\|altsyncram:ARRAY_rtl_2\|altsyncram_p6j1:auto_generated\|ram_block1a18\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "reg_file:inst18\|altsyncram:ARRAY_rtl_2\|altsyncram_p6j1:auto_generated\|ram_block1a19 " "Warning: Write to auto-size memory block \"reg_file:inst18\|altsyncram:ARRAY_rtl_2\|altsyncram_p6j1:auto_generated\|ram_block1a19\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "reg_file:inst18\|altsyncram:ARRAY_rtl_2\|altsyncram_p6j1:auto_generated\|ram_block1a20 " "Warning: Write to auto-size memory block \"reg_file:inst18\|altsyncram:ARRAY_rtl_2\|altsyncram_p6j1:auto_generated\|ram_block1a20\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "reg_file:inst18\|altsyncram:ARRAY_rtl_2\|altsyncram_p6j1:auto_generated\|ram_block1a21 " "Warning: Write to auto-size memory block \"reg_file:inst18\|altsyncram:ARRAY_rtl_2\|altsyncram_p6j1:auto_generated\|ram_block1a21\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "reg_file:inst18\|altsyncram:ARRAY_rtl_2\|altsyncram_p6j1:auto_generated\|ram_block1a22 " "Warning: Write to auto-size memory block \"reg_file:inst18\|altsyncram:ARRAY_rtl_2\|altsyncram_p6j1:auto_generated\|ram_block1a22\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "reg_file:inst18\|altsyncram:ARRAY_rtl_2\|altsyncram_p6j1:auto_generated\|ram_block1a23 " "Warning: Write to auto-size memory block \"reg_file:inst18\|altsyncram:ARRAY_rtl_2\|altsyncram_p6j1:auto_generated\|ram_block1a23\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "reg_file:inst18\|altsyncram:ARRAY_rtl_2\|altsyncram_p6j1:auto_generated\|ram_block1a24 " "Warning: Write to auto-size memory block \"reg_file:inst18\|altsyncram:ARRAY_rtl_2\|altsyncram_p6j1:auto_generated\|ram_block1a24\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "reg_file:inst18\|altsyncram:ARRAY_rtl_2\|altsyncram_p6j1:auto_generated\|ram_block1a25 " "Warning: Write to auto-size memory block \"reg_file:inst18\|altsyncram:ARRAY_rtl_2\|altsyncram_p6j1:auto_generated\|ram_block1a25\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "reg_file:inst18\|altsyncram:ARRAY_rtl_2\|altsyncram_p6j1:auto_generated\|ram_block1a26 " "Warning: Write to auto-size memory block \"reg_file:inst18\|altsyncram:ARRAY_rtl_2\|altsyncram_p6j1:auto_generated\|ram_block1a26\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "reg_file:inst18\|altsyncram:ARRAY_rtl_2\|altsyncram_p6j1:auto_generated\|ram_block1a27 " "Warning: Write to auto-size memory block \"reg_file:inst18\|altsyncram:ARRAY_rtl_2\|altsyncram_p6j1:auto_generated\|ram_block1a27\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "reg_file:inst18\|altsyncram:ARRAY_rtl_2\|altsyncram_p6j1:auto_generated\|ram_block1a28 " "Warning: Write to auto-size memory block \"reg_file:inst18\|altsyncram:ARRAY_rtl_2\|altsyncram_p6j1:auto_generated\|ram_block1a28\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "reg_file:inst18\|altsyncram:ARRAY_rtl_2\|altsyncram_p6j1:auto_generated\|ram_block1a29 " "Warning: Write to auto-size memory block \"reg_file:inst18\|altsyncram:ARRAY_rtl_2\|altsyncram_p6j1:auto_generated\|ram_block1a29\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "reg_file:inst18\|altsyncram:ARRAY_rtl_2\|altsyncram_p6j1:auto_generated\|ram_block1a30 " "Warning: Write to auto-size memory block \"reg_file:inst18\|altsyncram:ARRAY_rtl_2\|altsyncram_p6j1:auto_generated\|ram_block1a30\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "reg_file:inst18\|altsyncram:ARRAY_rtl_2\|altsyncram_p6j1:auto_generated\|ram_block1a31 " "Warning: Write to auto-size memory block \"reg_file:inst18\|altsyncram:ARRAY_rtl_2\|altsyncram_p6j1:auto_generated\|ram_block1a31\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "reg_file:inst18\|altsyncram:ARRAY_rtl_2\|altsyncram_p6j1:auto_generated\|ram_block1a32 " "Warning: Write to auto-size memory block \"reg_file:inst18\|altsyncram:ARRAY_rtl_2\|altsyncram_p6j1:auto_generated\|ram_block1a32\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "reg_file:inst18\|altsyncram:ARRAY_rtl_2\|altsyncram_p6j1:auto_generated\|ram_block1a33 " "Warning: Write to auto-size memory block \"reg_file:inst18\|altsyncram:ARRAY_rtl_2\|altsyncram_p6j1:auto_generated\|ram_block1a33\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "reg_file:inst18\|altsyncram:ARRAY_rtl_2\|altsyncram_p6j1:auto_generated\|ram_block1a34 " "Warning: Write to auto-size memory block \"reg_file:inst18\|altsyncram:ARRAY_rtl_2\|altsyncram_p6j1:auto_generated\|ram_block1a34\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "reg_file:inst18\|altsyncram:ARRAY_rtl_2\|altsyncram_p6j1:auto_generated\|ram_block1a35 " "Warning: Write to auto-size memory block \"reg_file:inst18\|altsyncram:ARRAY_rtl_2\|altsyncram_p6j1:auto_generated\|ram_block1a35\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "reg_file:inst18\|altsyncram:ARRAY_rtl_2\|altsyncram_p6j1:auto_generated\|ram_block1a36 " "Warning: Write to auto-size memory block \"reg_file:inst18\|altsyncram:ARRAY_rtl_2\|altsyncram_p6j1:auto_generated\|ram_block1a36\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "reg_file:inst18\|altsyncram:ARRAY_rtl_2\|altsyncram_p6j1:auto_generated\|ram_block1a37 " "Warning: Write to auto-size memory block \"reg_file:inst18\|altsyncram:ARRAY_rtl_2\|altsyncram_p6j1:auto_generated\|ram_block1a37\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "reg_file:inst18\|altsyncram:ARRAY_rtl_2\|altsyncram_p6j1:auto_generated\|ram_block1a38 " "Warning: Write to auto-size memory block \"reg_file:inst18\|altsyncram:ARRAY_rtl_2\|altsyncram_p6j1:auto_generated\|ram_block1a38\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "reg_file:inst18\|altsyncram:ARRAY_rtl_2\|altsyncram_p6j1:auto_generated\|ram_block1a39 " "Warning: Write to auto-size memory block \"reg_file:inst18\|altsyncram:ARRAY_rtl_2\|altsyncram_p6j1:auto_generated\|ram_block1a39\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "reg_file:inst18\|altsyncram:ARRAY_rtl_2\|altsyncram_p6j1:auto_generated\|ram_block1a40 " "Warning: Write to auto-size memory block \"reg_file:inst18\|altsyncram:ARRAY_rtl_2\|altsyncram_p6j1:auto_generated\|ram_block1a40\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "reg_file:inst18\|altsyncram:ARRAY_rtl_2\|altsyncram_p6j1:auto_generated\|ram_block1a41 " "Warning: Write to auto-size memory block \"reg_file:inst18\|altsyncram:ARRAY_rtl_2\|altsyncram_p6j1:auto_generated\|ram_block1a41\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "reg_file:inst18\|altsyncram:ARRAY_rtl_2\|altsyncram_p6j1:auto_generated\|ram_block1a42 " "Warning: Write to auto-size memory block \"reg_file:inst18\|altsyncram:ARRAY_rtl_2\|altsyncram_p6j1:auto_generated\|ram_block1a42\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "reg_file:inst18\|altsyncram:ARRAY_rtl_2\|altsyncram_p6j1:auto_generated\|ram_block1a43 " "Warning: Write to auto-size memory block \"reg_file:inst18\|altsyncram:ARRAY_rtl_2\|altsyncram_p6j1:auto_generated\|ram_block1a43\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "reg_file:inst18\|altsyncram:ARRAY_rtl_2\|altsyncram_p6j1:auto_generated\|ram_block1a44 " "Warning: Write to auto-size memory block \"reg_file:inst18\|altsyncram:ARRAY_rtl_2\|altsyncram_p6j1:auto_generated\|ram_block1a44\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "reg_file:inst18\|altsyncram:ARRAY_rtl_2\|altsyncram_p6j1:auto_generated\|ram_block1a45 " "Warning: Write to auto-size memory block \"reg_file:inst18\|altsyncram:ARRAY_rtl_2\|altsyncram_p6j1:auto_generated\|ram_block1a45\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "reg_file:inst18\|altsyncram:ARRAY_rtl_2\|altsyncram_p6j1:auto_generated\|ram_block1a46 " "Warning: Write to auto-size memory block \"reg_file:inst18\|altsyncram:ARRAY_rtl_2\|altsyncram_p6j1:auto_generated\|ram_block1a46\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "reg_file:inst18\|altsyncram:ARRAY_rtl_2\|altsyncram_p6j1:auto_generated\|ram_block1a47 " "Warning: Write to auto-size memory block \"reg_file:inst18\|altsyncram:ARRAY_rtl_2\|altsyncram_p6j1:auto_generated\|ram_block1a47\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "reg_file:inst18\|altsyncram:ARRAY_rtl_2\|altsyncram_p6j1:auto_generated\|ram_block1a48 " "Warning: Write to auto-size memory block \"reg_file:inst18\|altsyncram:ARRAY_rtl_2\|altsyncram_p6j1:auto_generated\|ram_block1a48\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "reg_file:inst18\|altsyncram:ARRAY_rtl_2\|altsyncram_p6j1:auto_generated\|ram_block1a49 " "Warning: Write to auto-size memory block \"reg_file:inst18\|altsyncram:ARRAY_rtl_2\|altsyncram_p6j1:auto_generated\|ram_block1a49\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "reg_file:inst18\|altsyncram:ARRAY_rtl_2\|altsyncram_p6j1:auto_generated\|ram_block1a50 " "Warning: Write to auto-size memory block \"reg_file:inst18\|altsyncram:ARRAY_rtl_2\|altsyncram_p6j1:auto_generated\|ram_block1a50\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "reg_file:inst18\|altsyncram:ARRAY_rtl_2\|altsyncram_p6j1:auto_generated\|ram_block1a51 " "Warning: Write to auto-size memory block \"reg_file:inst18\|altsyncram:ARRAY_rtl_2\|altsyncram_p6j1:auto_generated\|ram_block1a51\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "reg_file:inst18\|altsyncram:ARRAY_rtl_2\|altsyncram_p6j1:auto_generated\|ram_block1a52 " "Warning: Write to auto-size memory block \"reg_file:inst18\|altsyncram:ARRAY_rtl_2\|altsyncram_p6j1:auto_generated\|ram_block1a52\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "reg_file:inst18\|altsyncram:ARRAY_rtl_2\|altsyncram_p6j1:auto_generated\|ram_block1a53 " "Warning: Write to auto-size memory block \"reg_file:inst18\|altsyncram:ARRAY_rtl_2\|altsyncram_p6j1:auto_generated\|ram_block1a53\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "reg_file:inst18\|altsyncram:ARRAY_rtl_2\|altsyncram_p6j1:auto_generated\|ram_block1a54 " "Warning: Write to auto-size memory block \"reg_file:inst18\|altsyncram:ARRAY_rtl_2\|altsyncram_p6j1:auto_generated\|ram_block1a54\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "reg_file:inst18\|altsyncram:ARRAY_rtl_2\|altsyncram_p6j1:auto_generated\|ram_block1a55 " "Warning: Write to auto-size memory block \"reg_file:inst18\|altsyncram:ARRAY_rtl_2\|altsyncram_p6j1:auto_generated\|ram_block1a55\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "reg_file:inst18\|altsyncram:ARRAY_rtl_2\|altsyncram_p6j1:auto_generated\|ram_block1a56 " "Warning: Write to auto-size memory block \"reg_file:inst18\|altsyncram:ARRAY_rtl_2\|altsyncram_p6j1:auto_generated\|ram_block1a56\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "reg_file:inst18\|altsyncram:ARRAY_rtl_2\|altsyncram_p6j1:auto_generated\|ram_block1a57 " "Warning: Write to auto-size memory block \"reg_file:inst18\|altsyncram:ARRAY_rtl_2\|altsyncram_p6j1:auto_generated\|ram_block1a57\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "reg_file:inst18\|altsyncram:ARRAY_rtl_2\|altsyncram_p6j1:auto_generated\|ram_block1a58 " "Warning: Write to auto-size memory block \"reg_file:inst18\|altsyncram:ARRAY_rtl_2\|altsyncram_p6j1:auto_generated\|ram_block1a58\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "reg_file:inst18\|altsyncram:ARRAY_rtl_2\|altsyncram_p6j1:auto_generated\|ram_block1a59 " "Warning: Write to auto-size memory block \"reg_file:inst18\|altsyncram:ARRAY_rtl_2\|altsyncram_p6j1:auto_generated\|ram_block1a59\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "reg_file:inst18\|altsyncram:ARRAY_rtl_2\|altsyncram_p6j1:auto_generated\|ram_block1a60 " "Warning: Write to auto-size memory block \"reg_file:inst18\|altsyncram:ARRAY_rtl_2\|altsyncram_p6j1:auto_generated\|ram_block1a60\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "reg_file:inst18\|altsyncram:ARRAY_rtl_2\|altsyncram_p6j1:auto_generated\|ram_block1a61 " "Warning: Write to auto-size memory block \"reg_file:inst18\|altsyncram:ARRAY_rtl_2\|altsyncram_p6j1:auto_generated\|ram_block1a61\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "reg_file:inst18\|altsyncram:ARRAY_rtl_2\|altsyncram_p6j1:auto_generated\|ram_block1a62 " "Warning: Write to auto-size memory block \"reg_file:inst18\|altsyncram:ARRAY_rtl_2\|altsyncram_p6j1:auto_generated\|ram_block1a62\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "reg_file:inst18\|altsyncram:ARRAY_rtl_2\|altsyncram_p6j1:auto_generated\|ram_block1a63 " "Warning: Write to auto-size memory block \"reg_file:inst18\|altsyncram:ARRAY_rtl_2\|altsyncram_p6j1:auto_generated\|ram_block1a63\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "reg_file:inst18\|altsyncram:ARRAY_rtl_1\|altsyncram_p6j1:auto_generated\|ram_block1a0 " "Warning: Write to auto-size memory block \"reg_file:inst18\|altsyncram:ARRAY_rtl_1\|altsyncram_p6j1:auto_generated\|ram_block1a0\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "reg_file:inst18\|altsyncram:ARRAY_rtl_1\|altsyncram_p6j1:auto_generated\|ram_block1a1 " "Warning: Write to auto-size memory block \"reg_file:inst18\|altsyncram:ARRAY_rtl_1\|altsyncram_p6j1:auto_generated\|ram_block1a1\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "reg_file:inst18\|altsyncram:ARRAY_rtl_1\|altsyncram_p6j1:auto_generated\|ram_block1a2 " "Warning: Write to auto-size memory block \"reg_file:inst18\|altsyncram:ARRAY_rtl_1\|altsyncram_p6j1:auto_generated\|ram_block1a2\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "reg_file:inst18\|altsyncram:ARRAY_rtl_1\|altsyncram_p6j1:auto_generated\|ram_block1a3 " "Warning: Write to auto-size memory block \"reg_file:inst18\|altsyncram:ARRAY_rtl_1\|altsyncram_p6j1:auto_generated\|ram_block1a3\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "reg_file:inst18\|altsyncram:ARRAY_rtl_1\|altsyncram_p6j1:auto_generated\|ram_block1a4 " "Warning: Write to auto-size memory block \"reg_file:inst18\|altsyncram:ARRAY_rtl_1\|altsyncram_p6j1:auto_generated\|ram_block1a4\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "reg_file:inst18\|altsyncram:ARRAY_rtl_1\|altsyncram_p6j1:auto_generated\|ram_block1a5 " "Warning: Write to auto-size memory block \"reg_file:inst18\|altsyncram:ARRAY_rtl_1\|altsyncram_p6j1:auto_generated\|ram_block1a5\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "reg_file:inst18\|altsyncram:ARRAY_rtl_1\|altsyncram_p6j1:auto_generated\|ram_block1a6 " "Warning: Write to auto-size memory block \"reg_file:inst18\|altsyncram:ARRAY_rtl_1\|altsyncram_p6j1:auto_generated\|ram_block1a6\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "reg_file:inst18\|altsyncram:ARRAY_rtl_1\|altsyncram_p6j1:auto_generated\|ram_block1a7 " "Warning: Write to auto-size memory block \"reg_file:inst18\|altsyncram:ARRAY_rtl_1\|altsyncram_p6j1:auto_generated\|ram_block1a7\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "reg_file:inst18\|altsyncram:ARRAY_rtl_1\|altsyncram_p6j1:auto_generated\|ram_block1a8 " "Warning: Write to auto-size memory block \"reg_file:inst18\|altsyncram:ARRAY_rtl_1\|altsyncram_p6j1:auto_generated\|ram_block1a8\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "reg_file:inst18\|altsyncram:ARRAY_rtl_1\|altsyncram_p6j1:auto_generated\|ram_block1a9 " "Warning: Write to auto-size memory block \"reg_file:inst18\|altsyncram:ARRAY_rtl_1\|altsyncram_p6j1:auto_generated\|ram_block1a9\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "reg_file:inst18\|altsyncram:ARRAY_rtl_1\|altsyncram_p6j1:auto_generated\|ram_block1a10 " "Warning: Write to auto-size memory block \"reg_file:inst18\|altsyncram:ARRAY_rtl_1\|altsyncram_p6j1:auto_generated\|ram_block1a10\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "reg_file:inst18\|altsyncram:ARRAY_rtl_1\|altsyncram_p6j1:auto_generated\|ram_block1a11 " "Warning: Write to auto-size memory block \"reg_file:inst18\|altsyncram:ARRAY_rtl_1\|altsyncram_p6j1:auto_generated\|ram_block1a11\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "reg_file:inst18\|altsyncram:ARRAY_rtl_1\|altsyncram_p6j1:auto_generated\|ram_block1a12 " "Warning: Write to auto-size memory block \"reg_file:inst18\|altsyncram:ARRAY_rtl_1\|altsyncram_p6j1:auto_generated\|ram_block1a12\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "reg_file:inst18\|altsyncram:ARRAY_rtl_1\|altsyncram_p6j1:auto_generated\|ram_block1a13 " "Warning: Write to auto-size memory block \"reg_file:inst18\|altsyncram:ARRAY_rtl_1\|altsyncram_p6j1:auto_generated\|ram_block1a13\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "reg_file:inst18\|altsyncram:ARRAY_rtl_1\|altsyncram_p6j1:auto_generated\|ram_block1a14 " "Warning: Write to auto-size memory block \"reg_file:inst18\|altsyncram:ARRAY_rtl_1\|altsyncram_p6j1:auto_generated\|ram_block1a14\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "reg_file:inst18\|altsyncram:ARRAY_rtl_1\|altsyncram_p6j1:auto_generated\|ram_block1a15 " "Warning: Write to auto-size memory block \"reg_file:inst18\|altsyncram:ARRAY_rtl_1\|altsyncram_p6j1:auto_generated\|ram_block1a15\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "reg_file:inst18\|altsyncram:ARRAY_rtl_1\|altsyncram_p6j1:auto_generated\|ram_block1a16 " "Warning: Write to auto-size memory block \"reg_file:inst18\|altsyncram:ARRAY_rtl_1\|altsyncram_p6j1:auto_generated\|ram_block1a16\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "reg_file:inst18\|altsyncram:ARRAY_rtl_1\|altsyncram_p6j1:auto_generated\|ram_block1a17 " "Warning: Write to auto-size memory block \"reg_file:inst18\|altsyncram:ARRAY_rtl_1\|altsyncram_p6j1:auto_generated\|ram_block1a17\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "reg_file:inst18\|altsyncram:ARRAY_rtl_1\|altsyncram_p6j1:auto_generated\|ram_block1a18 " "Warning: Write to auto-size memory block \"reg_file:inst18\|altsyncram:ARRAY_rtl_1\|altsyncram_p6j1:auto_generated\|ram_block1a18\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "reg_file:inst18\|altsyncram:ARRAY_rtl_1\|altsyncram_p6j1:auto_generated\|ram_block1a19 " "Warning: Write to auto-size memory block \"reg_file:inst18\|altsyncram:ARRAY_rtl_1\|altsyncram_p6j1:auto_generated\|ram_block1a19\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "reg_file:inst18\|altsyncram:ARRAY_rtl_1\|altsyncram_p6j1:auto_generated\|ram_block1a20 " "Warning: Write to auto-size memory block \"reg_file:inst18\|altsyncram:ARRAY_rtl_1\|altsyncram_p6j1:auto_generated\|ram_block1a20\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "reg_file:inst18\|altsyncram:ARRAY_rtl_1\|altsyncram_p6j1:auto_generated\|ram_block1a21 " "Warning: Write to auto-size memory block \"reg_file:inst18\|altsyncram:ARRAY_rtl_1\|altsyncram_p6j1:auto_generated\|ram_block1a21\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "reg_file:inst18\|altsyncram:ARRAY_rtl_1\|altsyncram_p6j1:auto_generated\|ram_block1a22 " "Warning: Write to auto-size memory block \"reg_file:inst18\|altsyncram:ARRAY_rtl_1\|altsyncram_p6j1:auto_generated\|ram_block1a22\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "reg_file:inst18\|altsyncram:ARRAY_rtl_1\|altsyncram_p6j1:auto_generated\|ram_block1a23 " "Warning: Write to auto-size memory block \"reg_file:inst18\|altsyncram:ARRAY_rtl_1\|altsyncram_p6j1:auto_generated\|ram_block1a23\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "reg_file:inst18\|altsyncram:ARRAY_rtl_1\|altsyncram_p6j1:auto_generated\|ram_block1a24 " "Warning: Write to auto-size memory block \"reg_file:inst18\|altsyncram:ARRAY_rtl_1\|altsyncram_p6j1:auto_generated\|ram_block1a24\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "reg_file:inst18\|altsyncram:ARRAY_rtl_1\|altsyncram_p6j1:auto_generated\|ram_block1a25 " "Warning: Write to auto-size memory block \"reg_file:inst18\|altsyncram:ARRAY_rtl_1\|altsyncram_p6j1:auto_generated\|ram_block1a25\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "reg_file:inst18\|altsyncram:ARRAY_rtl_1\|altsyncram_p6j1:auto_generated\|ram_block1a26 " "Warning: Write to auto-size memory block \"reg_file:inst18\|altsyncram:ARRAY_rtl_1\|altsyncram_p6j1:auto_generated\|ram_block1a26\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "reg_file:inst18\|altsyncram:ARRAY_rtl_1\|altsyncram_p6j1:auto_generated\|ram_block1a27 " "Warning: Write to auto-size memory block \"reg_file:inst18\|altsyncram:ARRAY_rtl_1\|altsyncram_p6j1:auto_generated\|ram_block1a27\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "reg_file:inst18\|altsyncram:ARRAY_rtl_1\|altsyncram_p6j1:auto_generated\|ram_block1a28 " "Warning: Write to auto-size memory block \"reg_file:inst18\|altsyncram:ARRAY_rtl_1\|altsyncram_p6j1:auto_generated\|ram_block1a28\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "reg_file:inst18\|altsyncram:ARRAY_rtl_1\|altsyncram_p6j1:auto_generated\|ram_block1a29 " "Warning: Write to auto-size memory block \"reg_file:inst18\|altsyncram:ARRAY_rtl_1\|altsyncram_p6j1:auto_generated\|ram_block1a29\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "reg_file:inst18\|altsyncram:ARRAY_rtl_1\|altsyncram_p6j1:auto_generated\|ram_block1a30 " "Warning: Write to auto-size memory block \"reg_file:inst18\|altsyncram:ARRAY_rtl_1\|altsyncram_p6j1:auto_generated\|ram_block1a30\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "reg_file:inst18\|altsyncram:ARRAY_rtl_1\|altsyncram_p6j1:auto_generated\|ram_block1a31 " "Warning: Write to auto-size memory block \"reg_file:inst18\|altsyncram:ARRAY_rtl_1\|altsyncram_p6j1:auto_generated\|ram_block1a31\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "reg_file:inst18\|altsyncram:ARRAY_rtl_1\|altsyncram_p6j1:auto_generated\|ram_block1a32 " "Warning: Write to auto-size memory block \"reg_file:inst18\|altsyncram:ARRAY_rtl_1\|altsyncram_p6j1:auto_generated\|ram_block1a32\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "reg_file:inst18\|altsyncram:ARRAY_rtl_1\|altsyncram_p6j1:auto_generated\|ram_block1a33 " "Warning: Write to auto-size memory block \"reg_file:inst18\|altsyncram:ARRAY_rtl_1\|altsyncram_p6j1:auto_generated\|ram_block1a33\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "reg_file:inst18\|altsyncram:ARRAY_rtl_1\|altsyncram_p6j1:auto_generated\|ram_block1a34 " "Warning: Write to auto-size memory block \"reg_file:inst18\|altsyncram:ARRAY_rtl_1\|altsyncram_p6j1:auto_generated\|ram_block1a34\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "reg_file:inst18\|altsyncram:ARRAY_rtl_1\|altsyncram_p6j1:auto_generated\|ram_block1a35 " "Warning: Write to auto-size memory block \"reg_file:inst18\|altsyncram:ARRAY_rtl_1\|altsyncram_p6j1:auto_generated\|ram_block1a35\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "reg_file:inst18\|altsyncram:ARRAY_rtl_1\|altsyncram_p6j1:auto_generated\|ram_block1a36 " "Warning: Write to auto-size memory block \"reg_file:inst18\|altsyncram:ARRAY_rtl_1\|altsyncram_p6j1:auto_generated\|ram_block1a36\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "reg_file:inst18\|altsyncram:ARRAY_rtl_1\|altsyncram_p6j1:auto_generated\|ram_block1a37 " "Warning: Write to auto-size memory block \"reg_file:inst18\|altsyncram:ARRAY_rtl_1\|altsyncram_p6j1:auto_generated\|ram_block1a37\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "reg_file:inst18\|altsyncram:ARRAY_rtl_1\|altsyncram_p6j1:auto_generated\|ram_block1a38 " "Warning: Write to auto-size memory block \"reg_file:inst18\|altsyncram:ARRAY_rtl_1\|altsyncram_p6j1:auto_generated\|ram_block1a38\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "reg_file:inst18\|altsyncram:ARRAY_rtl_1\|altsyncram_p6j1:auto_generated\|ram_block1a39 " "Warning: Write to auto-size memory block \"reg_file:inst18\|altsyncram:ARRAY_rtl_1\|altsyncram_p6j1:auto_generated\|ram_block1a39\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "reg_file:inst18\|altsyncram:ARRAY_rtl_1\|altsyncram_p6j1:auto_generated\|ram_block1a40 " "Warning: Write to auto-size memory block \"reg_file:inst18\|altsyncram:ARRAY_rtl_1\|altsyncram_p6j1:auto_generated\|ram_block1a40\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "reg_file:inst18\|altsyncram:ARRAY_rtl_1\|altsyncram_p6j1:auto_generated\|ram_block1a41 " "Warning: Write to auto-size memory block \"reg_file:inst18\|altsyncram:ARRAY_rtl_1\|altsyncram_p6j1:auto_generated\|ram_block1a41\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "reg_file:inst18\|altsyncram:ARRAY_rtl_1\|altsyncram_p6j1:auto_generated\|ram_block1a42 " "Warning: Write to auto-size memory block \"reg_file:inst18\|altsyncram:ARRAY_rtl_1\|altsyncram_p6j1:auto_generated\|ram_block1a42\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "reg_file:inst18\|altsyncram:ARRAY_rtl_1\|altsyncram_p6j1:auto_generated\|ram_block1a43 " "Warning: Write to auto-size memory block \"reg_file:inst18\|altsyncram:ARRAY_rtl_1\|altsyncram_p6j1:auto_generated\|ram_block1a43\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "reg_file:inst18\|altsyncram:ARRAY_rtl_1\|altsyncram_p6j1:auto_generated\|ram_block1a44 " "Warning: Write to auto-size memory block \"reg_file:inst18\|altsyncram:ARRAY_rtl_1\|altsyncram_p6j1:auto_generated\|ram_block1a44\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "reg_file:inst18\|altsyncram:ARRAY_rtl_1\|altsyncram_p6j1:auto_generated\|ram_block1a45 " "Warning: Write to auto-size memory block \"reg_file:inst18\|altsyncram:ARRAY_rtl_1\|altsyncram_p6j1:auto_generated\|ram_block1a45\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "reg_file:inst18\|altsyncram:ARRAY_rtl_1\|altsyncram_p6j1:auto_generated\|ram_block1a46 " "Warning: Write to auto-size memory block \"reg_file:inst18\|altsyncram:ARRAY_rtl_1\|altsyncram_p6j1:auto_generated\|ram_block1a46\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "reg_file:inst18\|altsyncram:ARRAY_rtl_1\|altsyncram_p6j1:auto_generated\|ram_block1a47 " "Warning: Write to auto-size memory block \"reg_file:inst18\|altsyncram:ARRAY_rtl_1\|altsyncram_p6j1:auto_generated\|ram_block1a47\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "reg_file:inst18\|altsyncram:ARRAY_rtl_1\|altsyncram_p6j1:auto_generated\|ram_block1a48 " "Warning: Write to auto-size memory block \"reg_file:inst18\|altsyncram:ARRAY_rtl_1\|altsyncram_p6j1:auto_generated\|ram_block1a48\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "reg_file:inst18\|altsyncram:ARRAY_rtl_1\|altsyncram_p6j1:auto_generated\|ram_block1a49 " "Warning: Write to auto-size memory block \"reg_file:inst18\|altsyncram:ARRAY_rtl_1\|altsyncram_p6j1:auto_generated\|ram_block1a49\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "reg_file:inst18\|altsyncram:ARRAY_rtl_1\|altsyncram_p6j1:auto_generated\|ram_block1a50 " "Warning: Write to auto-size memory block \"reg_file:inst18\|altsyncram:ARRAY_rtl_1\|altsyncram_p6j1:auto_generated\|ram_block1a50\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "reg_file:inst18\|altsyncram:ARRAY_rtl_1\|altsyncram_p6j1:auto_generated\|ram_block1a51 " "Warning: Write to auto-size memory block \"reg_file:inst18\|altsyncram:ARRAY_rtl_1\|altsyncram_p6j1:auto_generated\|ram_block1a51\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "reg_file:inst18\|altsyncram:ARRAY_rtl_1\|altsyncram_p6j1:auto_generated\|ram_block1a52 " "Warning: Write to auto-size memory block \"reg_file:inst18\|altsyncram:ARRAY_rtl_1\|altsyncram_p6j1:auto_generated\|ram_block1a52\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "reg_file:inst18\|altsyncram:ARRAY_rtl_1\|altsyncram_p6j1:auto_generated\|ram_block1a53 " "Warning: Write to auto-size memory block \"reg_file:inst18\|altsyncram:ARRAY_rtl_1\|altsyncram_p6j1:auto_generated\|ram_block1a53\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "reg_file:inst18\|altsyncram:ARRAY_rtl_1\|altsyncram_p6j1:auto_generated\|ram_block1a54 " "Warning: Write to auto-size memory block \"reg_file:inst18\|altsyncram:ARRAY_rtl_1\|altsyncram_p6j1:auto_generated\|ram_block1a54\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "reg_file:inst18\|altsyncram:ARRAY_rtl_1\|altsyncram_p6j1:auto_generated\|ram_block1a55 " "Warning: Write to auto-size memory block \"reg_file:inst18\|altsyncram:ARRAY_rtl_1\|altsyncram_p6j1:auto_generated\|ram_block1a55\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "reg_file:inst18\|altsyncram:ARRAY_rtl_1\|altsyncram_p6j1:auto_generated\|ram_block1a56 " "Warning: Write to auto-size memory block \"reg_file:inst18\|altsyncram:ARRAY_rtl_1\|altsyncram_p6j1:auto_generated\|ram_block1a56\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "reg_file:inst18\|altsyncram:ARRAY_rtl_1\|altsyncram_p6j1:auto_generated\|ram_block1a57 " "Warning: Write to auto-size memory block \"reg_file:inst18\|altsyncram:ARRAY_rtl_1\|altsyncram_p6j1:auto_generated\|ram_block1a57\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "reg_file:inst18\|altsyncram:ARRAY_rtl_1\|altsyncram_p6j1:auto_generated\|ram_block1a58 " "Warning: Write to auto-size memory block \"reg_file:inst18\|altsyncram:ARRAY_rtl_1\|altsyncram_p6j1:auto_generated\|ram_block1a58\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "reg_file:inst18\|altsyncram:ARRAY_rtl_1\|altsyncram_p6j1:auto_generated\|ram_block1a59 " "Warning: Write to auto-size memory block \"reg_file:inst18\|altsyncram:ARRAY_rtl_1\|altsyncram_p6j1:auto_generated\|ram_block1a59\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "reg_file:inst18\|altsyncram:ARRAY_rtl_1\|altsyncram_p6j1:auto_generated\|ram_block1a60 " "Warning: Write to auto-size memory block \"reg_file:inst18\|altsyncram:ARRAY_rtl_1\|altsyncram_p6j1:auto_generated\|ram_block1a60\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "reg_file:inst18\|altsyncram:ARRAY_rtl_1\|altsyncram_p6j1:auto_generated\|ram_block1a61 " "Warning: Write to auto-size memory block \"reg_file:inst18\|altsyncram:ARRAY_rtl_1\|altsyncram_p6j1:auto_generated\|ram_block1a61\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "reg_file:inst18\|altsyncram:ARRAY_rtl_1\|altsyncram_p6j1:auto_generated\|ram_block1a62 " "Warning: Write to auto-size memory block \"reg_file:inst18\|altsyncram:ARRAY_rtl_1\|altsyncram_p6j1:auto_generated\|ram_block1a62\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "reg_file:inst18\|altsyncram:ARRAY_rtl_1\|altsyncram_p6j1:auto_generated\|ram_block1a63 " "Warning: Write to auto-size memory block \"reg_file:inst18\|altsyncram:ARRAY_rtl_1\|altsyncram_p6j1:auto_generated\|ram_block1a63\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "mem32:inst40\|altsyncram:mem_array_rtl_0\|altsyncram_uti1:auto_generated\|ram_block1a0 " "Warning: Write to auto-size memory block \"mem32:inst40\|altsyncram:mem_array_rtl_0\|altsyncram_uti1:auto_generated\|ram_block1a0\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "mem32:inst40\|altsyncram:mem_array_rtl_0\|altsyncram_uti1:auto_generated\|ram_block1a1 " "Warning: Write to auto-size memory block \"mem32:inst40\|altsyncram:mem_array_rtl_0\|altsyncram_uti1:auto_generated\|ram_block1a1\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "mem32:inst40\|altsyncram:mem_array_rtl_0\|altsyncram_uti1:auto_generated\|ram_block1a2 " "Warning: Write to auto-size memory block \"mem32:inst40\|altsyncram:mem_array_rtl_0\|altsyncram_uti1:auto_generated\|ram_block1a2\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "mem32:inst40\|altsyncram:mem_array_rtl_0\|altsyncram_uti1:auto_generated\|ram_block1a3 " "Warning: Write to auto-size memory block \"mem32:inst40\|altsyncram:mem_array_rtl_0\|altsyncram_uti1:auto_generated\|ram_block1a3\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "mem32:inst40\|altsyncram:mem_array_rtl_0\|altsyncram_uti1:auto_generated\|ram_block1a4 " "Warning: Write to auto-size memory block \"mem32:inst40\|altsyncram:mem_array_rtl_0\|altsyncram_uti1:auto_generated\|ram_block1a4\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "mem32:inst40\|altsyncram:mem_array_rtl_0\|altsyncram_uti1:auto_generated\|ram_block1a5 " "Warning: Write to auto-size memory block \"mem32:inst40\|altsyncram:mem_array_rtl_0\|altsyncram_uti1:auto_generated\|ram_block1a5\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "mem32:inst40\|altsyncram:mem_array_rtl_0\|altsyncram_uti1:auto_generated\|ram_block1a6 " "Warning: Write to auto-size memory block \"mem32:inst40\|altsyncram:mem_array_rtl_0\|altsyncram_uti1:auto_generated\|ram_block1a6\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "mem32:inst40\|altsyncram:mem_array_rtl_0\|altsyncram_uti1:auto_generated\|ram_block1a7 " "Warning: Write to auto-size memory block \"mem32:inst40\|altsyncram:mem_array_rtl_0\|altsyncram_uti1:auto_generated\|ram_block1a7\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "mem32:inst40\|altsyncram:mem_array_rtl_0\|altsyncram_uti1:auto_generated\|ram_block1a8 " "Warning: Write to auto-size memory block \"mem32:inst40\|altsyncram:mem_array_rtl_0\|altsyncram_uti1:auto_generated\|ram_block1a8\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "mem32:inst40\|altsyncram:mem_array_rtl_0\|altsyncram_uti1:auto_generated\|ram_block1a9 " "Warning: Write to auto-size memory block \"mem32:inst40\|altsyncram:mem_array_rtl_0\|altsyncram_uti1:auto_generated\|ram_block1a9\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "mem32:inst40\|altsyncram:mem_array_rtl_0\|altsyncram_uti1:auto_generated\|ram_block1a10 " "Warning: Write to auto-size memory block \"mem32:inst40\|altsyncram:mem_array_rtl_0\|altsyncram_uti1:auto_generated\|ram_block1a10\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "mem32:inst40\|altsyncram:mem_array_rtl_0\|altsyncram_uti1:auto_generated\|ram_block1a11 " "Warning: Write to auto-size memory block \"mem32:inst40\|altsyncram:mem_array_rtl_0\|altsyncram_uti1:auto_generated\|ram_block1a11\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "mem32:inst40\|altsyncram:mem_array_rtl_0\|altsyncram_uti1:auto_generated\|ram_block1a12 " "Warning: Write to auto-size memory block \"mem32:inst40\|altsyncram:mem_array_rtl_0\|altsyncram_uti1:auto_generated\|ram_block1a12\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "mem32:inst40\|altsyncram:mem_array_rtl_0\|altsyncram_uti1:auto_generated\|ram_block1a13 " "Warning: Write to auto-size memory block \"mem32:inst40\|altsyncram:mem_array_rtl_0\|altsyncram_uti1:auto_generated\|ram_block1a13\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "mem32:inst40\|altsyncram:mem_array_rtl_0\|altsyncram_uti1:auto_generated\|ram_block1a14 " "Warning: Write to auto-size memory block \"mem32:inst40\|altsyncram:mem_array_rtl_0\|altsyncram_uti1:auto_generated\|ram_block1a14\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "mem32:inst40\|altsyncram:mem_array_rtl_0\|altsyncram_uti1:auto_generated\|ram_block1a15 " "Warning: Write to auto-size memory block \"mem32:inst40\|altsyncram:mem_array_rtl_0\|altsyncram_uti1:auto_generated\|ram_block1a15\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "mem32:inst40\|altsyncram:mem_array_rtl_0\|altsyncram_uti1:auto_generated\|ram_block1a16 " "Warning: Write to auto-size memory block \"mem32:inst40\|altsyncram:mem_array_rtl_0\|altsyncram_uti1:auto_generated\|ram_block1a16\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "mem32:inst40\|altsyncram:mem_array_rtl_0\|altsyncram_uti1:auto_generated\|ram_block1a17 " "Warning: Write to auto-size memory block \"mem32:inst40\|altsyncram:mem_array_rtl_0\|altsyncram_uti1:auto_generated\|ram_block1a17\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "mem32:inst40\|altsyncram:mem_array_rtl_0\|altsyncram_uti1:auto_generated\|ram_block1a18 " "Warning: Write to auto-size memory block \"mem32:inst40\|altsyncram:mem_array_rtl_0\|altsyncram_uti1:auto_generated\|ram_block1a18\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "mem32:inst40\|altsyncram:mem_array_rtl_0\|altsyncram_uti1:auto_generated\|ram_block1a19 " "Warning: Write to auto-size memory block \"mem32:inst40\|altsyncram:mem_array_rtl_0\|altsyncram_uti1:auto_generated\|ram_block1a19\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "mem32:inst40\|altsyncram:mem_array_rtl_0\|altsyncram_uti1:auto_generated\|ram_block1a20 " "Warning: Write to auto-size memory block \"mem32:inst40\|altsyncram:mem_array_rtl_0\|altsyncram_uti1:auto_generated\|ram_block1a20\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "mem32:inst40\|altsyncram:mem_array_rtl_0\|altsyncram_uti1:auto_generated\|ram_block1a21 " "Warning: Write to auto-size memory block \"mem32:inst40\|altsyncram:mem_array_rtl_0\|altsyncram_uti1:auto_generated\|ram_block1a21\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "mem32:inst40\|altsyncram:mem_array_rtl_0\|altsyncram_uti1:auto_generated\|ram_block1a22 " "Warning: Write to auto-size memory block \"mem32:inst40\|altsyncram:mem_array_rtl_0\|altsyncram_uti1:auto_generated\|ram_block1a22\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "mem32:inst40\|altsyncram:mem_array_rtl_0\|altsyncram_uti1:auto_generated\|ram_block1a23 " "Warning: Write to auto-size memory block \"mem32:inst40\|altsyncram:mem_array_rtl_0\|altsyncram_uti1:auto_generated\|ram_block1a23\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "mem32:inst40\|altsyncram:mem_array_rtl_0\|altsyncram_uti1:auto_generated\|ram_block1a24 " "Warning: Write to auto-size memory block \"mem32:inst40\|altsyncram:mem_array_rtl_0\|altsyncram_uti1:auto_generated\|ram_block1a24\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "mem32:inst40\|altsyncram:mem_array_rtl_0\|altsyncram_uti1:auto_generated\|ram_block1a25 " "Warning: Write to auto-size memory block \"mem32:inst40\|altsyncram:mem_array_rtl_0\|altsyncram_uti1:auto_generated\|ram_block1a25\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "mem32:inst40\|altsyncram:mem_array_rtl_0\|altsyncram_uti1:auto_generated\|ram_block1a26 " "Warning: Write to auto-size memory block \"mem32:inst40\|altsyncram:mem_array_rtl_0\|altsyncram_uti1:auto_generated\|ram_block1a26\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "mem32:inst40\|altsyncram:mem_array_rtl_0\|altsyncram_uti1:auto_generated\|ram_block1a27 " "Warning: Write to auto-size memory block \"mem32:inst40\|altsyncram:mem_array_rtl_0\|altsyncram_uti1:auto_generated\|ram_block1a27\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "mem32:inst40\|altsyncram:mem_array_rtl_0\|altsyncram_uti1:auto_generated\|ram_block1a28 " "Warning: Write to auto-size memory block \"mem32:inst40\|altsyncram:mem_array_rtl_0\|altsyncram_uti1:auto_generated\|ram_block1a28\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "mem32:inst40\|altsyncram:mem_array_rtl_0\|altsyncram_uti1:auto_generated\|ram_block1a29 " "Warning: Write to auto-size memory block \"mem32:inst40\|altsyncram:mem_array_rtl_0\|altsyncram_uti1:auto_generated\|ram_block1a29\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "mem32:inst40\|altsyncram:mem_array_rtl_0\|altsyncram_uti1:auto_generated\|ram_block1a30 " "Warning: Write to auto-size memory block \"mem32:inst40\|altsyncram:mem_array_rtl_0\|altsyncram_uti1:auto_generated\|ram_block1a30\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "mem32:inst40\|altsyncram:mem_array_rtl_0\|altsyncram_uti1:auto_generated\|ram_block1a31 " "Warning: Write to auto-size memory block \"mem32:inst40\|altsyncram:mem_array_rtl_0\|altsyncram_uti1:auto_generated\|ram_block1a31\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "mem32:inst40\|altsyncram:mem_array_rtl_0\|altsyncram_uti1:auto_generated\|ram_block1a32 " "Warning: Write to auto-size memory block \"mem32:inst40\|altsyncram:mem_array_rtl_0\|altsyncram_uti1:auto_generated\|ram_block1a32\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "mem32:inst40\|altsyncram:mem_array_rtl_0\|altsyncram_uti1:auto_generated\|ram_block1a33 " "Warning: Write to auto-size memory block \"mem32:inst40\|altsyncram:mem_array_rtl_0\|altsyncram_uti1:auto_generated\|ram_block1a33\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "mem32:inst40\|altsyncram:mem_array_rtl_0\|altsyncram_uti1:auto_generated\|ram_block1a34 " "Warning: Write to auto-size memory block \"mem32:inst40\|altsyncram:mem_array_rtl_0\|altsyncram_uti1:auto_generated\|ram_block1a34\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "mem32:inst40\|altsyncram:mem_array_rtl_0\|altsyncram_uti1:auto_generated\|ram_block1a35 " "Warning: Write to auto-size memory block \"mem32:inst40\|altsyncram:mem_array_rtl_0\|altsyncram_uti1:auto_generated\|ram_block1a35\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "mem32:inst40\|altsyncram:mem_array_rtl_0\|altsyncram_uti1:auto_generated\|ram_block1a36 " "Warning: Write to auto-size memory block \"mem32:inst40\|altsyncram:mem_array_rtl_0\|altsyncram_uti1:auto_generated\|ram_block1a36\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "mem32:inst40\|altsyncram:mem_array_rtl_0\|altsyncram_uti1:auto_generated\|ram_block1a37 " "Warning: Write to auto-size memory block \"mem32:inst40\|altsyncram:mem_array_rtl_0\|altsyncram_uti1:auto_generated\|ram_block1a37\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "mem32:inst40\|altsyncram:mem_array_rtl_0\|altsyncram_uti1:auto_generated\|ram_block1a38 " "Warning: Write to auto-size memory block \"mem32:inst40\|altsyncram:mem_array_rtl_0\|altsyncram_uti1:auto_generated\|ram_block1a38\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "mem32:inst40\|altsyncram:mem_array_rtl_0\|altsyncram_uti1:auto_generated\|ram_block1a39 " "Warning: Write to auto-size memory block \"mem32:inst40\|altsyncram:mem_array_rtl_0\|altsyncram_uti1:auto_generated\|ram_block1a39\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "mem32:inst40\|altsyncram:mem_array_rtl_0\|altsyncram_uti1:auto_generated\|ram_block1a40 " "Warning: Write to auto-size memory block \"mem32:inst40\|altsyncram:mem_array_rtl_0\|altsyncram_uti1:auto_generated\|ram_block1a40\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "mem32:inst40\|altsyncram:mem_array_rtl_0\|altsyncram_uti1:auto_generated\|ram_block1a41 " "Warning: Write to auto-size memory block \"mem32:inst40\|altsyncram:mem_array_rtl_0\|altsyncram_uti1:auto_generated\|ram_block1a41\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "mem32:inst40\|altsyncram:mem_array_rtl_0\|altsyncram_uti1:auto_generated\|ram_block1a42 " "Warning: Write to auto-size memory block \"mem32:inst40\|altsyncram:mem_array_rtl_0\|altsyncram_uti1:auto_generated\|ram_block1a42\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "mem32:inst40\|altsyncram:mem_array_rtl_0\|altsyncram_uti1:auto_generated\|ram_block1a43 " "Warning: Write to auto-size memory block \"mem32:inst40\|altsyncram:mem_array_rtl_0\|altsyncram_uti1:auto_generated\|ram_block1a43\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "mem32:inst40\|altsyncram:mem_array_rtl_0\|altsyncram_uti1:auto_generated\|ram_block1a44 " "Warning: Write to auto-size memory block \"mem32:inst40\|altsyncram:mem_array_rtl_0\|altsyncram_uti1:auto_generated\|ram_block1a44\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "mem32:inst40\|altsyncram:mem_array_rtl_0\|altsyncram_uti1:auto_generated\|ram_block1a45 " "Warning: Write to auto-size memory block \"mem32:inst40\|altsyncram:mem_array_rtl_0\|altsyncram_uti1:auto_generated\|ram_block1a45\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "mem32:inst40\|altsyncram:mem_array_rtl_0\|altsyncram_uti1:auto_generated\|ram_block1a46 " "Warning: Write to auto-size memory block \"mem32:inst40\|altsyncram:mem_array_rtl_0\|altsyncram_uti1:auto_generated\|ram_block1a46\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "mem32:inst40\|altsyncram:mem_array_rtl_0\|altsyncram_uti1:auto_generated\|ram_block1a47 " "Warning: Write to auto-size memory block \"mem32:inst40\|altsyncram:mem_array_rtl_0\|altsyncram_uti1:auto_generated\|ram_block1a47\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "mem32:inst40\|altsyncram:mem_array_rtl_0\|altsyncram_uti1:auto_generated\|ram_block1a48 " "Warning: Write to auto-size memory block \"mem32:inst40\|altsyncram:mem_array_rtl_0\|altsyncram_uti1:auto_generated\|ram_block1a48\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "mem32:inst40\|altsyncram:mem_array_rtl_0\|altsyncram_uti1:auto_generated\|ram_block1a49 " "Warning: Write to auto-size memory block \"mem32:inst40\|altsyncram:mem_array_rtl_0\|altsyncram_uti1:auto_generated\|ram_block1a49\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "mem32:inst40\|altsyncram:mem_array_rtl_0\|altsyncram_uti1:auto_generated\|ram_block1a50 " "Warning: Write to auto-size memory block \"mem32:inst40\|altsyncram:mem_array_rtl_0\|altsyncram_uti1:auto_generated\|ram_block1a50\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "mem32:inst40\|altsyncram:mem_array_rtl_0\|altsyncram_uti1:auto_generated\|ram_block1a51 " "Warning: Write to auto-size memory block \"mem32:inst40\|altsyncram:mem_array_rtl_0\|altsyncram_uti1:auto_generated\|ram_block1a51\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "mem32:inst40\|altsyncram:mem_array_rtl_0\|altsyncram_uti1:auto_generated\|ram_block1a52 " "Warning: Write to auto-size memory block \"mem32:inst40\|altsyncram:mem_array_rtl_0\|altsyncram_uti1:auto_generated\|ram_block1a52\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "mem32:inst40\|altsyncram:mem_array_rtl_0\|altsyncram_uti1:auto_generated\|ram_block1a53 " "Warning: Write to auto-size memory block \"mem32:inst40\|altsyncram:mem_array_rtl_0\|altsyncram_uti1:auto_generated\|ram_block1a53\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "mem32:inst40\|altsyncram:mem_array_rtl_0\|altsyncram_uti1:auto_generated\|ram_block1a54 " "Warning: Write to auto-size memory block \"mem32:inst40\|altsyncram:mem_array_rtl_0\|altsyncram_uti1:auto_generated\|ram_block1a54\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "mem32:inst40\|altsyncram:mem_array_rtl_0\|altsyncram_uti1:auto_generated\|ram_block1a55 " "Warning: Write to auto-size memory block \"mem32:inst40\|altsyncram:mem_array_rtl_0\|altsyncram_uti1:auto_generated\|ram_block1a55\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "mem32:inst40\|altsyncram:mem_array_rtl_0\|altsyncram_uti1:auto_generated\|ram_block1a56 " "Warning: Write to auto-size memory block \"mem32:inst40\|altsyncram:mem_array_rtl_0\|altsyncram_uti1:auto_generated\|ram_block1a56\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "mem32:inst40\|altsyncram:mem_array_rtl_0\|altsyncram_uti1:auto_generated\|ram_block1a57 " "Warning: Write to auto-size memory block \"mem32:inst40\|altsyncram:mem_array_rtl_0\|altsyncram_uti1:auto_generated\|ram_block1a57\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "mem32:inst40\|altsyncram:mem_array_rtl_0\|altsyncram_uti1:auto_generated\|ram_block1a58 " "Warning: Write to auto-size memory block \"mem32:inst40\|altsyncram:mem_array_rtl_0\|altsyncram_uti1:auto_generated\|ram_block1a58\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "mem32:inst40\|altsyncram:mem_array_rtl_0\|altsyncram_uti1:auto_generated\|ram_block1a59 " "Warning: Write to auto-size memory block \"mem32:inst40\|altsyncram:mem_array_rtl_0\|altsyncram_uti1:auto_generated\|ram_block1a59\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "mem32:inst40\|altsyncram:mem_array_rtl_0\|altsyncram_uti1:auto_generated\|ram_block1a60 " "Warning: Write to auto-size memory block \"mem32:inst40\|altsyncram:mem_array_rtl_0\|altsyncram_uti1:auto_generated\|ram_block1a60\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "mem32:inst40\|altsyncram:mem_array_rtl_0\|altsyncram_uti1:auto_generated\|ram_block1a61 " "Warning: Write to auto-size memory block \"mem32:inst40\|altsyncram:mem_array_rtl_0\|altsyncram_uti1:auto_generated\|ram_block1a61\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "mem32:inst40\|altsyncram:mem_array_rtl_0\|altsyncram_uti1:auto_generated\|ram_block1a62 " "Warning: Write to auto-size memory block \"mem32:inst40\|altsyncram:mem_array_rtl_0\|altsyncram_uti1:auto_generated\|ram_block1a62\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSDB_ARM_YGR_AUTO_WRITE_ON_NEG_EDGE" "mem32:inst40\|altsyncram:mem_array_rtl_0\|altsyncram_uti1:auto_generated\|ram_block1a63 " "Warning: Write to auto-size memory block \"mem32:inst40\|altsyncram:mem_array_rtl_0\|altsyncram_uti1:auto_generated\|ram_block1a63\" assumed to occur on falling edge of input clock" {  } {  } 0 0 "Write to auto-size memory block \"%1!s!\" assumed to occur on falling edge of input clock" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Branchaddress\[63\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Branchaddress\[63\]\" in design." {  } { { "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "" { Waveform "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "Branchaddress\[63\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Branchaddress\[62\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Branchaddress\[62\]\" in design." {  } { { "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "" { Waveform "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "Branchaddress\[62\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Branchaddress\[61\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Branchaddress\[61\]\" in design." {  } { { "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "" { Waveform "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "Branchaddress\[61\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Branchaddress\[60\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Branchaddress\[60\]\" in design." {  } { { "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "" { Waveform "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "Branchaddress\[60\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Branchaddress\[59\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Branchaddress\[59\]\" in design." {  } { { "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "" { Waveform "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "Branchaddress\[59\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Branchaddress\[58\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Branchaddress\[58\]\" in design." {  } { { "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "" { Waveform "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "Branchaddress\[58\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Branchaddress\[57\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Branchaddress\[57\]\" in design." {  } { { "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "" { Waveform "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "Branchaddress\[57\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Branchaddress\[56\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Branchaddress\[56\]\" in design." {  } { { "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "" { Waveform "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "Branchaddress\[56\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Branchaddress\[55\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Branchaddress\[55\]\" in design." {  } { { "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "" { Waveform "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "Branchaddress\[55\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Branchaddress\[54\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Branchaddress\[54\]\" in design." {  } { { "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "" { Waveform "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "Branchaddress\[54\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Branchaddress\[53\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Branchaddress\[53\]\" in design." {  } { { "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "" { Waveform "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "Branchaddress\[53\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Branchaddress\[52\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Branchaddress\[52\]\" in design." {  } { { "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "" { Waveform "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "Branchaddress\[52\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Branchaddress\[51\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Branchaddress\[51\]\" in design." {  } { { "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "" { Waveform "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "Branchaddress\[51\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Branchaddress\[50\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Branchaddress\[50\]\" in design." {  } { { "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "" { Waveform "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "Branchaddress\[50\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Branchaddress\[49\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Branchaddress\[49\]\" in design." {  } { { "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "" { Waveform "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "Branchaddress\[49\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Branchaddress\[48\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Branchaddress\[48\]\" in design." {  } { { "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "" { Waveform "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "Branchaddress\[48\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Branchaddress\[47\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Branchaddress\[47\]\" in design." {  } { { "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "" { Waveform "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "Branchaddress\[47\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Branchaddress\[46\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Branchaddress\[46\]\" in design." {  } { { "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "" { Waveform "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "Branchaddress\[46\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Branchaddress\[45\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Branchaddress\[45\]\" in design." {  } { { "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "" { Waveform "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "Branchaddress\[45\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Branchaddress\[44\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Branchaddress\[44\]\" in design." {  } { { "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "" { Waveform "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "Branchaddress\[44\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Branchaddress\[43\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Branchaddress\[43\]\" in design." {  } { { "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "" { Waveform "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "Branchaddress\[43\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Branchaddress\[42\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Branchaddress\[42\]\" in design." {  } { { "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "" { Waveform "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "Branchaddress\[42\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Branchaddress\[41\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Branchaddress\[41\]\" in design." {  } { { "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "" { Waveform "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "Branchaddress\[41\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Branchaddress\[40\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Branchaddress\[40\]\" in design." {  } { { "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "" { Waveform "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "Branchaddress\[40\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Branchaddress\[39\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Branchaddress\[39\]\" in design." {  } { { "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "" { Waveform "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "Branchaddress\[39\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Branchaddress\[38\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Branchaddress\[38\]\" in design." {  } { { "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "" { Waveform "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "Branchaddress\[38\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Branchaddress\[37\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Branchaddress\[37\]\" in design." {  } { { "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "" { Waveform "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "Branchaddress\[37\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Branchaddress\[36\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Branchaddress\[36\]\" in design." {  } { { "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "" { Waveform "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "Branchaddress\[36\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Branchaddress\[35\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Branchaddress\[35\]\" in design." {  } { { "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "" { Waveform "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "Branchaddress\[35\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Branchaddress\[34\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Branchaddress\[34\]\" in design." {  } { { "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "" { Waveform "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "Branchaddress\[34\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Branchaddress\[33\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Branchaddress\[33\]\" in design." {  } { { "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "" { Waveform "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "Branchaddress\[33\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Branchaddress\[32\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Branchaddress\[32\]\" in design." {  } { { "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "" { Waveform "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "Branchaddress\[32\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Branchaddress\[31\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Branchaddress\[31\]\" in design." {  } { { "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "" { Waveform "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "Branchaddress\[31\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Branchaddress\[30\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Branchaddress\[30\]\" in design." {  } { { "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "" { Waveform "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "Branchaddress\[30\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Branchaddress\[29\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Branchaddress\[29\]\" in design." {  } { { "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "" { Waveform "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "Branchaddress\[29\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Branchaddress\[28\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Branchaddress\[28\]\" in design." {  } { { "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "" { Waveform "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "Branchaddress\[28\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Branchaddress\[27\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Branchaddress\[27\]\" in design." {  } { { "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "" { Waveform "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "Branchaddress\[27\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Branchaddress\[26\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Branchaddress\[26\]\" in design." {  } { { "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "" { Waveform "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "Branchaddress\[26\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Branchaddress\[25\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Branchaddress\[25\]\" in design." {  } { { "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "" { Waveform "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "Branchaddress\[25\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Branchaddress\[24\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Branchaddress\[24\]\" in design." {  } { { "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "" { Waveform "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "Branchaddress\[24\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Branchaddress\[23\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Branchaddress\[23\]\" in design." {  } { { "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "" { Waveform "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "Branchaddress\[23\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Branchaddress\[22\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Branchaddress\[22\]\" in design." {  } { { "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "" { Waveform "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "Branchaddress\[22\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Branchaddress\[21\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Branchaddress\[21\]\" in design." {  } { { "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "" { Waveform "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "Branchaddress\[21\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Branchaddress\[20\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Branchaddress\[20\]\" in design." {  } { { "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "" { Waveform "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "Branchaddress\[20\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Branchaddress\[19\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Branchaddress\[19\]\" in design." {  } { { "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "" { Waveform "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "Branchaddress\[19\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Branchaddress\[18\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Branchaddress\[18\]\" in design." {  } { { "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "" { Waveform "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "Branchaddress\[18\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Branchaddress\[17\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Branchaddress\[17\]\" in design." {  } { { "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "" { Waveform "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "Branchaddress\[17\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Branchaddress\[16\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Branchaddress\[16\]\" in design." {  } { { "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "" { Waveform "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "Branchaddress\[16\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Branchaddress\[15\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Branchaddress\[15\]\" in design." {  } { { "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "" { Waveform "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "Branchaddress\[15\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Branchaddress\[14\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Branchaddress\[14\]\" in design." {  } { { "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "" { Waveform "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "Branchaddress\[14\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Branchaddress\[13\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Branchaddress\[13\]\" in design." {  } { { "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "" { Waveform "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "Branchaddress\[13\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Branchaddress\[12\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Branchaddress\[12\]\" in design." {  } { { "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "" { Waveform "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "Branchaddress\[12\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Branchaddress\[11\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Branchaddress\[11\]\" in design." {  } { { "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "" { Waveform "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "Branchaddress\[11\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Branchaddress\[10\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Branchaddress\[10\]\" in design." {  } { { "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "" { Waveform "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "Branchaddress\[10\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Branchaddress\[9\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Branchaddress\[9\]\" in design." {  } { { "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "" { Waveform "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "Branchaddress\[9\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Branchaddress\[8\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Branchaddress\[8\]\" in design." {  } { { "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "" { Waveform "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "Branchaddress\[8\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Branchaddress\[7\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Branchaddress\[7\]\" in design." {  } { { "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "" { Waveform "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "Branchaddress\[7\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Branchaddress\[6\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Branchaddress\[6\]\" in design." {  } { { "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "" { Waveform "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "Branchaddress\[6\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Branchaddress\[5\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Branchaddress\[5\]\" in design." {  } { { "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "" { Waveform "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "Branchaddress\[5\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Branchaddress\[4\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Branchaddress\[4\]\" in design." {  } { { "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "" { Waveform "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "Branchaddress\[4\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Branchaddress\[3\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Branchaddress\[3\]\" in design." {  } { { "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "" { Waveform "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "Branchaddress\[3\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Branchaddress\[2\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Branchaddress\[2\]\" in design." {  } { { "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "" { Waveform "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "Branchaddress\[2\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Branchaddress\[1\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Branchaddress\[1\]\" in design." {  } { { "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "" { Waveform "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "Branchaddress\[1\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Branchaddress\[0\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Branchaddress\[0\]\" in design." {  } { { "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "" { Waveform "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "Branchaddress\[0\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "branchand " "Warning: Ignored node in vector source file. Can't find corresponding node name \"branchand\" in design." {  } { { "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "" { Waveform "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "branchand" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "EXMEMbranch " "Warning: Ignored node in vector source file. Can't find corresponding node name \"EXMEMbranch\" in design." {  } { { "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "" { Waveform "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "EXMEMbranch" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "EXMEMzero " "Warning: Ignored node in vector source file. Can't find corresponding node name \"EXMEMzero\" in design." {  } { { "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "" { Waveform "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "EXMEMzero" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "aluzero " "Warning: Ignored node in vector source file. Can't find corresponding node name \"aluzero\" in design." {  } { { "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "" { Waveform "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "aluzero" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "control_branch " "Warning: Ignored node in vector source file. Can't find corresponding node name \"control_branch\" in design." {  } { { "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "" { Waveform "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "control_branch" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "IDEXbranch " "Warning: Ignored node in vector source file. Can't find corresponding node name \"IDEXbranch\" in design." {  } { { "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "" { Waveform "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "IDEXbranch" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL_FUNC_SIM" "IDinstr\[6\] " "Warning: Can't find node \"IDinstr\[6\]\" for functional simulation. Ignored vector source file node." {  } { { "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "" { Waveform "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "IDinstr\[6\]" "0 ps" "0 ps" "" } }  } 0 0 "Can't find node \"%1!s!\" for functional simulation. Ignored vector source file node." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL_FUNC_SIM" "IDinstr\[5\] " "Warning: Can't find node \"IDinstr\[5\]\" for functional simulation. Ignored vector source file node." {  } { { "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "" { Waveform "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "IDinstr\[5\]" "0 ps" "0 ps" "" } }  } 0 0 "Can't find node \"%1!s!\" for functional simulation. Ignored vector source file node." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL_FUNC_SIM" "IDinstr\[4\] " "Warning: Can't find node \"IDinstr\[4\]\" for functional simulation. Ignored vector source file node." {  } { { "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "" { Waveform "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "IDinstr\[4\]" "0 ps" "0 ps" "" } }  } 0 0 "Can't find node \"%1!s!\" for functional simulation. Ignored vector source file node." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL_FUNC_SIM" "IDinstr\[3\] " "Warning: Can't find node \"IDinstr\[3\]\" for functional simulation. Ignored vector source file node." {  } { { "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "" { Waveform "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "IDinstr\[3\]" "0 ps" "0 ps" "" } }  } 0 0 "Can't find node \"%1!s!\" for functional simulation. Ignored vector source file node." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL_FUNC_SIM" "IDinstr\[2\] " "Warning: Can't find node \"IDinstr\[2\]\" for functional simulation. Ignored vector source file node." {  } { { "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "" { Waveform "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "IDinstr\[2\]" "0 ps" "0 ps" "" } }  } 0 0 "Can't find node \"%1!s!\" for functional simulation. Ignored vector source file node." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL_FUNC_SIM" "IDinstr\[1\] " "Warning: Can't find node \"IDinstr\[1\]\" for functional simulation. Ignored vector source file node." {  } { { "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "" { Waveform "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "IDinstr\[1\]" "0 ps" "0 ps" "" } }  } 0 0 "Can't find node \"%1!s!\" for functional simulation. Ignored vector source file node." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL_FUNC_SIM" "IDinstr\[0\] " "Warning: Can't find node \"IDinstr\[0\]\" for functional simulation. Ignored vector source file node." {  } { { "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "" { Waveform "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "IDinstr\[0\]" "0 ps" "0 ps" "" } }  } 0 0 "Can't find node \"%1!s!\" for functional simulation. Ignored vector source file node." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "and\[0\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"and\[0\]\" in design." {  } { { "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "" { Waveform "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "and\[0\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "PCvalue\[0\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"PCvalue\[0\]\" in design." {  } { { "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "" { Waveform "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "PCvalue\[0\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "PCvalue\[1\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"PCvalue\[1\]\" in design." {  } { { "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "" { Waveform "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "PCvalue\[1\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "PCvalue\[2\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"PCvalue\[2\]\" in design." {  } { { "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "" { Waveform "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "PCvalue\[2\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "PCvalue\[3\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"PCvalue\[3\]\" in design." {  } { { "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "" { Waveform "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "PCvalue\[3\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "PCvalue\[4\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"PCvalue\[4\]\" in design." {  } { { "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "" { Waveform "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "PCvalue\[4\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "PCvalue\[5\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"PCvalue\[5\]\" in design." {  } { { "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "" { Waveform "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "PCvalue\[5\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "PCvalue\[6\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"PCvalue\[6\]\" in design." {  } { { "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "" { Waveform "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "PCvalue\[6\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "PCvalue\[7\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"PCvalue\[7\]\" in design." {  } { { "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "" { Waveform "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "PCvalue\[7\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "PCvalue\[8\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"PCvalue\[8\]\" in design." {  } { { "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "" { Waveform "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "PCvalue\[8\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "PCvalue\[9\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"PCvalue\[9\]\" in design." {  } { { "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "" { Waveform "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "PCvalue\[9\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "PCvalue\[10\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"PCvalue\[10\]\" in design." {  } { { "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "" { Waveform "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "PCvalue\[10\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "PCvalue\[11\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"PCvalue\[11\]\" in design." {  } { { "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "" { Waveform "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "PCvalue\[11\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "PCvalue\[12\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"PCvalue\[12\]\" in design." {  } { { "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "" { Waveform "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "PCvalue\[12\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "PCvalue\[13\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"PCvalue\[13\]\" in design." {  } { { "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "" { Waveform "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "PCvalue\[13\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "PCvalue\[14\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"PCvalue\[14\]\" in design." {  } { { "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "" { Waveform "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "PCvalue\[14\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "PCvalue\[15\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"PCvalue\[15\]\" in design." {  } { { "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "" { Waveform "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "PCvalue\[15\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "PCvalue\[16\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"PCvalue\[16\]\" in design." {  } { { "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "" { Waveform "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "PCvalue\[16\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "PCvalue\[17\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"PCvalue\[17\]\" in design." {  } { { "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "" { Waveform "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "PCvalue\[17\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "PCvalue\[18\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"PCvalue\[18\]\" in design." {  } { { "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "" { Waveform "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "PCvalue\[18\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "PCvalue\[19\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"PCvalue\[19\]\" in design." {  } { { "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "" { Waveform "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "PCvalue\[19\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "PCvalue\[21\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"PCvalue\[21\]\" in design." {  } { { "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "" { Waveform "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "PCvalue\[21\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "PCvalue\[22\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"PCvalue\[22\]\" in design." {  } { { "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "" { Waveform "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "PCvalue\[22\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "PCvalue\[23\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"PCvalue\[23\]\" in design." {  } { { "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "" { Waveform "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "PCvalue\[23\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "PCvalue\[24\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"PCvalue\[24\]\" in design." {  } { { "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "" { Waveform "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "PCvalue\[24\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "PCvalue\[25\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"PCvalue\[25\]\" in design." {  } { { "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "" { Waveform "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "PCvalue\[25\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "PCvalue\[26\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"PCvalue\[26\]\" in design." {  } { { "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "" { Waveform "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "PCvalue\[26\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "PCvalue\[27\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"PCvalue\[27\]\" in design." {  } { { "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "" { Waveform "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "PCvalue\[27\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "PCvalue\[28\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"PCvalue\[28\]\" in design." {  } { { "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "" { Waveform "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "PCvalue\[28\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "PCvalue\[29\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"PCvalue\[29\]\" in design." {  } { { "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "" { Waveform "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "PCvalue\[29\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "PCvalue\[30\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"PCvalue\[30\]\" in design." {  } { { "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "" { Waveform "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "PCvalue\[30\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "PCvalue\[31\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"PCvalue\[31\]\" in design." {  } { { "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "" { Waveform "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "PCvalue\[31\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "PCvalue\[32\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"PCvalue\[32\]\" in design." {  } { { "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "" { Waveform "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "PCvalue\[32\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "PCvalue\[33\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"PCvalue\[33\]\" in design." {  } { { "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "" { Waveform "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "PCvalue\[33\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "PCvalue\[34\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"PCvalue\[34\]\" in design." {  } { { "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "" { Waveform "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "PCvalue\[34\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "PCvalue\[20\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"PCvalue\[20\]\" in design." {  } { { "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "" { Waveform "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "PCvalue\[20\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "PCvalue\[35\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"PCvalue\[35\]\" in design." {  } { { "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "" { Waveform "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "PCvalue\[35\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "PCvalue\[36\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"PCvalue\[36\]\" in design." {  } { { "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "" { Waveform "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "PCvalue\[36\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "PCvalue\[37\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"PCvalue\[37\]\" in design." {  } { { "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "" { Waveform "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "PCvalue\[37\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "PCvalue\[38\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"PCvalue\[38\]\" in design." {  } { { "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "" { Waveform "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "PCvalue\[38\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "PCvalue\[39\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"PCvalue\[39\]\" in design." {  } { { "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "" { Waveform "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "PCvalue\[39\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "PCvalue\[40\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"PCvalue\[40\]\" in design." {  } { { "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "" { Waveform "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "PCvalue\[40\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "PCvalue\[41\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"PCvalue\[41\]\" in design." {  } { { "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "" { Waveform "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "PCvalue\[41\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "PCvalue\[42\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"PCvalue\[42\]\" in design." {  } { { "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "" { Waveform "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "PCvalue\[42\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "PCvalue\[43\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"PCvalue\[43\]\" in design." {  } { { "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "" { Waveform "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "PCvalue\[43\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "PCvalue\[44\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"PCvalue\[44\]\" in design." {  } { { "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "" { Waveform "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "PCvalue\[44\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "PCvalue\[45\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"PCvalue\[45\]\" in design." {  } { { "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "" { Waveform "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "PCvalue\[45\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "PCvalue\[46\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"PCvalue\[46\]\" in design." {  } { { "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "" { Waveform "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "PCvalue\[46\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "PCvalue\[47\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"PCvalue\[47\]\" in design." {  } { { "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "" { Waveform "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "PCvalue\[47\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "PCvalue\[48\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"PCvalue\[48\]\" in design." {  } { { "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "" { Waveform "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "PCvalue\[48\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "PCvalue\[49\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"PCvalue\[49\]\" in design." {  } { { "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "" { Waveform "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "PCvalue\[49\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "PCvalue\[50\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"PCvalue\[50\]\" in design." {  } { { "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "" { Waveform "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "PCvalue\[50\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "PCvalue\[51\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"PCvalue\[51\]\" in design." {  } { { "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "" { Waveform "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "PCvalue\[51\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "PCvalue\[52\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"PCvalue\[52\]\" in design." {  } { { "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "" { Waveform "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "PCvalue\[52\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "PCvalue\[53\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"PCvalue\[53\]\" in design." {  } { { "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "" { Waveform "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "PCvalue\[53\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "PCvalue\[54\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"PCvalue\[54\]\" in design." {  } { { "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "" { Waveform "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "PCvalue\[54\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "PCvalue\[55\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"PCvalue\[55\]\" in design." {  } { { "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "" { Waveform "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "PCvalue\[55\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "PCvalue\[56\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"PCvalue\[56\]\" in design." {  } { { "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "" { Waveform "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "PCvalue\[56\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "PCvalue\[57\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"PCvalue\[57\]\" in design." {  } { { "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "" { Waveform "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "PCvalue\[57\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "PCvalue\[58\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"PCvalue\[58\]\" in design." {  } { { "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "" { Waveform "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "PCvalue\[58\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "PCvalue\[59\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"PCvalue\[59\]\" in design." {  } { { "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "" { Waveform "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "PCvalue\[59\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "PCvalue\[60\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"PCvalue\[60\]\" in design." {  } { { "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "" { Waveform "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "PCvalue\[60\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "PCvalue\[61\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"PCvalue\[61\]\" in design." {  } { { "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "" { Waveform "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "PCvalue\[61\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "PCvalue\[62\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"PCvalue\[62\]\" in design." {  } { { "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "" { Waveform "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "PCvalue\[62\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "PCvalue\[63\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"PCvalue\[63\]\" in design." {  } { { "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "" { Waveform "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "PCvalue\[63\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Forward\[1\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Forward\[1\]\" in design." {  } { { "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "" { Waveform "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "Forward\[1\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Forward\[0\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Forward\[0\]\" in design." {  } { { "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "" { Waveform "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "Forward\[0\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "haz\[4\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"haz\[4\]\" in design." {  } { { "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "" { Waveform "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "haz\[4\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "haz\[3\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"haz\[3\]\" in design." {  } { { "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "" { Waveform "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "haz\[3\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "haz\[2\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"haz\[2\]\" in design." {  } { { "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "" { Waveform "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "haz\[2\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "haz\[1\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"haz\[1\]\" in design." {  } { { "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "" { Waveform "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "haz\[1\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "haz\[0\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"haz\[0\]\" in design." {  } { { "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "" { Waveform "C:/altera/90sp2/quartus/2020_project_3 (2)/project3_KSY.vwf" "haz\[0\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Info" "IEDS_MAX_TRANSITION_COUNT" "" "Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled" { { "Info" "IEDS_MAX_TRANSITION_COUNT_EXP" "" "Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements." {  } {  } 0 0 "Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements." 0 0 "" 0 -1}  } {  } 0 0 "Option to preserve fewer signal transitions to reduce memory requirements is enabled" 0 0 "" 0 -1}
{ "Info" "IEDS_SUB_SIMULATION_COUNT" "1 " "Info: Simulation partitioned into 1 sub-simulations" {  } {  } 0 0 "Simulation partitioned into %1!d! sub-simulations" 0 0 "" 0 -1}
{ "Info" "ISIM_SIM_SIMULATION_COVERAGE" "     28.69 % " "Info: Simulation coverage is      28.69 %" {  } {  } 0 0 "Simulation coverage is %1!s!" 0 0 "" 0 -1}
{ "Info" "ISIM_SIM_NUMBER_OF_TRANSITION" "9297 " "Info: Number of transitions in simulation is 9297" {  } {  } 0 0 "Number of transitions in simulation is %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Simulator 0 s 341 s Quartus II " "Info: Quartus II Simulator was successful. 0 errors, 341 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "193 " "Info: Peak virtual memory: 193 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 16 00:35:35 2020 " "Info: Processing ended: Tue Jun 16 00:35:35 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Compile & Simulate 0 s 354 s " "Info: Quartus II Compile & Simulate was successful. 0 errors, 354 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
