<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4849" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4849{left:782px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_4849{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_4849{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4849{left:70px;bottom:169px;letter-spacing:-0.16px;word-spacing:-0.96px;}
#t5_4849{left:70px;bottom:153px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t6_4849{left:190px;bottom:998px;}
#t7_4849{left:540px;bottom:998px;letter-spacing:-0.15px;}
#t8_4849{left:540px;bottom:976px;letter-spacing:-0.11px;}
#t9_4849{left:540px;bottom:959px;letter-spacing:-0.11px;}
#ta_4849{left:190px;bottom:935px;}
#tb_4849{left:540px;bottom:935px;letter-spacing:-0.14px;}
#tc_4849{left:540px;bottom:914px;letter-spacing:-0.11px;}
#td_4849{left:540px;bottom:897px;letter-spacing:-0.11px;}
#te_4849{left:540px;bottom:880px;letter-spacing:-0.11px;}
#tf_4849{left:540px;bottom:863px;letter-spacing:-0.11px;}
#tg_4849{left:190px;bottom:839px;}
#th_4849{left:540px;bottom:839px;letter-spacing:-0.12px;}
#ti_4849{left:190px;bottom:814px;}
#tj_4849{left:540px;bottom:814px;letter-spacing:-0.14px;}
#tk_4849{left:540px;bottom:793px;letter-spacing:-0.11px;}
#tl_4849{left:540px;bottom:776px;letter-spacing:-0.12px;}
#tm_4849{left:190px;bottom:752px;letter-spacing:-0.14px;}
#tn_4849{left:540px;bottom:752px;letter-spacing:-0.12px;}
#to_4849{left:83px;bottom:727px;letter-spacing:-0.16px;}
#tp_4849{left:139px;bottom:727px;letter-spacing:-0.16px;}
#tq_4849{left:190px;bottom:727px;letter-spacing:-0.15px;}
#tr_4849{left:447px;bottom:727px;letter-spacing:-0.13px;}
#ts_4849{left:540px;bottom:727px;letter-spacing:-0.11px;}
#tt_4849{left:540px;bottom:706px;letter-spacing:-0.11px;}
#tu_4849{left:82px;bottom:681px;letter-spacing:-0.17px;}
#tv_4849{left:139px;bottom:681px;letter-spacing:-0.17px;}
#tw_4849{left:190px;bottom:681px;letter-spacing:-0.15px;}
#tx_4849{left:447px;bottom:681px;letter-spacing:-0.14px;}
#ty_4849{left:540px;bottom:681px;letter-spacing:-0.11px;}
#tz_4849{left:190px;bottom:657px;}
#t10_4849{left:540px;bottom:657px;letter-spacing:-0.14px;}
#t11_4849{left:540px;bottom:635px;letter-spacing:-0.12px;}
#t12_4849{left:540px;bottom:619px;letter-spacing:-0.11px;}
#t13_4849{left:540px;bottom:602px;letter-spacing:-0.11px;}
#t14_4849{left:540px;bottom:585px;letter-spacing:-0.12px;}
#t15_4849{left:190px;bottom:561px;letter-spacing:-0.14px;}
#t16_4849{left:540px;bottom:561px;letter-spacing:-0.14px;}
#t17_4849{left:82px;bottom:536px;letter-spacing:-0.17px;}
#t18_4849{left:139px;bottom:536px;letter-spacing:-0.16px;}
#t19_4849{left:190px;bottom:536px;letter-spacing:-0.14px;}
#t1a_4849{left:447px;bottom:536px;letter-spacing:-0.14px;}
#t1b_4849{left:540px;bottom:536px;letter-spacing:-0.12px;}
#t1c_4849{left:540px;bottom:515px;letter-spacing:-0.11px;}
#t1d_4849{left:82px;bottom:490px;letter-spacing:-0.19px;}
#t1e_4849{left:97px;bottom:474px;}
#t1f_4849{left:82px;bottom:457px;letter-spacing:-0.19px;}
#t1g_4849{left:139px;bottom:490px;letter-spacing:-0.15px;}
#t1h_4849{left:153px;bottom:474px;}
#t1i_4849{left:139px;bottom:457px;letter-spacing:-0.15px;}
#t1j_4849{left:190px;bottom:490px;letter-spacing:-0.14px;}
#t1k_4849{left:447px;bottom:490px;letter-spacing:-0.13px;}
#t1l_4849{left:540px;bottom:490px;letter-spacing:-0.14px;}
#t1m_4849{left:540px;bottom:469px;letter-spacing:-0.12px;word-spacing:-0.41px;}
#t1n_4849{left:824px;bottom:467px;}
#t1o_4849{left:837px;bottom:469px;letter-spacing:-0.07px;}
#t1p_4849{left:540px;bottom:448px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1q_4849{left:540px;bottom:431px;letter-spacing:-0.12px;}
#t1r_4849{left:540px;bottom:414px;letter-spacing:-0.11px;word-spacing:-0.38px;}
#t1s_4849{left:540px;bottom:397px;letter-spacing:-0.11px;}
#t1t_4849{left:190px;bottom:373px;letter-spacing:-0.14px;}
#t1u_4849{left:540px;bottom:373px;letter-spacing:-0.16px;}
#t1v_4849{left:540px;bottom:351px;letter-spacing:-0.11px;word-spacing:-0.48px;}
#t1w_4849{left:540px;bottom:334px;letter-spacing:-0.11px;}
#t1x_4849{left:540px;bottom:318px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1y_4849{left:540px;bottom:301px;letter-spacing:-0.11px;word-spacing:-0.73px;}
#t1z_4849{left:540px;bottom:284px;letter-spacing:-0.1px;}
#t20_4849{left:540px;bottom:263px;letter-spacing:-0.11px;}
#t21_4849{left:540px;bottom:246px;letter-spacing:-0.11px;}
#t22_4849{left:540px;bottom:229px;letter-spacing:-0.13px;}
#t23_4849{left:190px;bottom:205px;letter-spacing:-0.14px;}
#t24_4849{left:540px;bottom:205px;letter-spacing:-0.14px;}
#t25_4849{left:159px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#t26_4849{left:245px;bottom:1086px;letter-spacing:0.14px;word-spacing:-0.03px;}
#t27_4849{left:101px;bottom:1063px;letter-spacing:-0.12px;}
#t28_4849{left:102px;bottom:1046px;letter-spacing:-0.14px;}
#t29_4849{left:232px;bottom:1046px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t2a_4849{left:469px;bottom:1046px;letter-spacing:-0.15px;}
#t2b_4849{left:648px;bottom:1046px;letter-spacing:-0.13px;word-spacing:-0.03px;}
#t2c_4849{left:88px;bottom:1022px;letter-spacing:-0.17px;}
#t2d_4849{left:144px;bottom:1022px;letter-spacing:-0.16px;}

.s1_4849{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4849{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4849{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_4849{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s5_4849{font-size:18px;font-family:Symbol_b5z;color:#000;}
.s6_4849{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_4849{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4849" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Symbol_b5z;
	src: url("fonts/Symbol_b5z.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4849Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4849" style="-webkit-user-select: none;"><object width="935" height="1210" data="4849/4849.svg" type="image/svg+xml" id="pdf4849" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4849" class="t s1_4849">Vol. 4 </span><span id="t2_4849" class="t s1_4849">2-327 </span>
<span id="t3_4849" class="t s2_4849">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4849" class="t s3_4849">The MSRs listed in Table 2-48 are unique to the 12th and 13th generation Intel Core processor E-core. These MSRs </span>
<span id="t5_4849" class="t s3_4849">are not supported on the processor P-core. </span>
<span id="t6_4849" class="t s4_4849">2 </span><span id="t7_4849" class="t s4_4849">DCU_HARDWARE_PREFETCHER_DISABLE </span>
<span id="t8_4849" class="t s4_4849">If 1, disables the L1 data cache prefetcher, which </span>
<span id="t9_4849" class="t s4_4849">fetches the next cache line into L1 data cache. </span>
<span id="ta_4849" class="t s4_4849">3 </span><span id="tb_4849" class="t s4_4849">DCU_IP_PREFETCHER_DISABLE </span>
<span id="tc_4849" class="t s4_4849">If 1, disables the L1 data cache IP prefetcher, which </span>
<span id="td_4849" class="t s4_4849">uses sequential load history (based on instruction </span>
<span id="te_4849" class="t s4_4849">pointer of previous loads) to determine whether to </span>
<span id="tf_4849" class="t s4_4849">prefetch additional lines. </span>
<span id="tg_4849" class="t s4_4849">4 </span><span id="th_4849" class="t s4_4849">Reserved. </span>
<span id="ti_4849" class="t s4_4849">5 </span><span id="tj_4849" class="t s4_4849">AMP_PREFETCH_DISABLE </span>
<span id="tk_4849" class="t s4_4849">If 1, disables the L2 Adaptive Multipath Probability </span>
<span id="tl_4849" class="t s4_4849">(AMP) prefetcher. </span>
<span id="tm_4849" class="t s4_4849">63:6 </span><span id="tn_4849" class="t s4_4849">Reserved. </span>
<span id="to_4849" class="t s4_4849">3F7H </span><span id="tp_4849" class="t s4_4849">1015 </span><span id="tq_4849" class="t s4_4849">MSR_PEBS_FRONTEND </span><span id="tr_4849" class="t s4_4849">Thread </span><span id="ts_4849" class="t s4_4849">FrontEnd Precise Event Condition Select (R/W) </span>
<span id="tt_4849" class="t s4_4849">See Table 2-39. </span>
<span id="tu_4849" class="t s4_4849">540H </span><span id="tv_4849" class="t s4_4849">1344 </span><span id="tw_4849" class="t s4_4849">MSR_THREAD_UARCH_CTL </span><span id="tx_4849" class="t s4_4849">Thread </span><span id="ty_4849" class="t s4_4849">Thread Microarchitectural Control (R/W) </span>
<span id="tz_4849" class="t s4_4849">0 </span><span id="t10_4849" class="t s4_4849">WB_MEM_STRM_LD_DISABLE </span>
<span id="t11_4849" class="t s4_4849">Disable streaming behavior for MOVNTDQA loads to </span>
<span id="t12_4849" class="t s4_4849">WB memory type. If set, these accesses will be </span>
<span id="t13_4849" class="t s4_4849">treated like regular cacheable loads (Data will be </span>
<span id="t14_4849" class="t s4_4849">cached). </span>
<span id="t15_4849" class="t s4_4849">63:1 </span><span id="t16_4849" class="t s4_4849">Reserved </span>
<span id="t17_4849" class="t s4_4849">541H </span><span id="t18_4849" class="t s4_4849">1345 </span><span id="t19_4849" class="t s4_4849">MSR_CORE_UARCH_CTL </span><span id="t1a_4849" class="t s4_4849">Core </span><span id="t1b_4849" class="t s4_4849">Core Microarchitecture Control MSR (R/W) </span>
<span id="t1c_4849" class="t s4_4849">See Table 2-44. </span>
<span id="t1d_4849" class="t s4_4849">D10H </span>
<span id="t1e_4849" class="t s4_4849">- </span>
<span id="t1f_4849" class="t s4_4849">D17H </span>
<span id="t1g_4849" class="t s4_4849">3220 </span>
<span id="t1h_4849" class="t s4_4849">- </span>
<span id="t1i_4849" class="t s4_4849">3351 </span>
<span id="t1j_4849" class="t s4_4849">IA32_L2_QOS_MASK_[0-7] </span><span id="t1k_4849" class="t s4_4849">Core </span><span id="t1l_4849" class="t s4_4849">IA32_CR_L2_QOS_MASK_[0-7] </span>
<span id="t1m_4849" class="t s4_4849">If CPUID.(EAX=10H, ECX=1):EDX.COS_MAX[15:0] </span><span id="t1n_4849" class="t s5_4849">≥ </span><span id="t1o_4849" class="t s4_4849">0. </span>
<span id="t1p_4849" class="t s4_4849">Controls MLC (L2) Intel RDT allocation. For more </span>
<span id="t1q_4849" class="t s4_4849">details on CAT/RDT, see Chapter 18, “Debug, Branch </span>
<span id="t1r_4849" class="t s4_4849">Profile, TSC, and Intel® Resource Director Technology </span>
<span id="t1s_4849" class="t s4_4849">(Intel® RDT) Features.” </span>
<span id="t1t_4849" class="t s4_4849">19:0 </span><span id="t1u_4849" class="t s4_4849">WAYS_MASK </span>
<span id="t1v_4849" class="t s4_4849">Setting a 1 in this bit X allows threads with CLOS &lt;n&gt; </span>
<span id="t1w_4849" class="t s4_4849">(where N is [0-7]) to allocate to way X in the MLC. </span>
<span id="t1x_4849" class="t s4_4849">Ones are only allowed to be written to ways that </span>
<span id="t1y_4849" class="t s4_4849">physically exist in the MLC (CPUID.4.2:EBX[31:22] will </span>
<span id="t1z_4849" class="t s4_4849">indicate this). </span>
<span id="t20_4849" class="t s4_4849">Writing a 1 to a value beyond the highest way or a </span>
<span id="t21_4849" class="t s4_4849">non-contiguous set of 1s will cause a #GP on the </span>
<span id="t22_4849" class="t s4_4849">WRMSR to this MSR. </span>
<span id="t23_4849" class="t s4_4849">31:20 </span><span id="t24_4849" class="t s4_4849">Reserved </span>
<span id="t25_4849" class="t s6_4849">Table 2-47. </span><span id="t26_4849" class="t s6_4849">MSRs Supported by 12th and 13th Generation Intel® Core™ Processor P-core </span>
<span id="t27_4849" class="t s7_4849">Register </span>
<span id="t28_4849" class="t s7_4849">Address </span><span id="t29_4849" class="t s7_4849">Register Name / Bit Fields </span><span id="t2a_4849" class="t s7_4849">Scope </span><span id="t2b_4849" class="t s7_4849">Bit Description </span>
<span id="t2c_4849" class="t s7_4849">Hex </span><span id="t2d_4849" class="t s7_4849">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
