// Seed: 1217632203
module module_0 (
    output wand id_0,
    input tri0 id_1,
    output wor id_2,
    input wire id_3,
    output supply0 id_4,
    output tri0 id_5,
    output wire id_6,
    output supply1 id_7,
    input supply0 id_8,
    input supply1 id_9,
    output wor id_10,
    input tri id_11,
    input tri0 id_12
);
  assign id_10 = id_8;
  always_latch assign id_0 = 1;
  wire id_14;
endmodule
module module_1 (
    input tri0 id_0,
    input tri0 id_1,
    input supply0 id_2,
    input uwire id_3,
    input supply1 id_4,
    input tri id_5,
    output wand id_6,
    input supply1 id_7,
    output wor id_8,
    input tri0 id_9,
    input tri id_10,
    output supply1 id_11,
    output tri0 id_12,
    input wor id_13
);
  wire id_15;
  module_0(
      id_8, id_2, id_11, id_4, id_12, id_11, id_12, id_8, id_1, id_5, id_12, id_7, id_7
  );
  assign {1, 1} = id_2;
endmodule
