

================================================================
== Vitis HLS Report for 'hw_act_layer2'
================================================================
* Date:           Mon Nov 18 06:18:32 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        nn
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.271 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       37|       37|  0.370 us|  0.370 us|   37|   37|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop1   |       35|       35|         6|          2|          1|    16|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 2, D = 6, States = { 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 8 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 2 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 9 [1/1] (0.48ns)   --->   "%br_ln108 = br void" [nn.cpp:108]   --->   Operation 9 'br' 'br_ln108' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 1.35>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%i = phi i6 %add_ln108, void %.split_ifconv, i6 0, void" [nn.cpp:108]   --->   Operation 10 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 11 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_32 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %i, i32 5" [nn.cpp:108]   --->   Operation 12 'bitselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 13 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln108 = br i1 %tmp_32, void %.split_ifconv, void" [nn.cpp:108]   --->   Operation 14 'br' 'br_ln108' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%i_cast29 = zext i6 %i" [nn.cpp:108]   --->   Operation 15 'zext' 'i_cast29' <Predicate = (!tmp_32)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%empty_55 = trunc i6 %i" [nn.cpp:108]   --->   Operation 16 'trunc' 'empty_55' <Predicate = (!tmp_32)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%output_0_V_addr = getelementptr i32 %output_0_V, i64 0, i64 %i_cast29"   --->   Operation 17 'getelementptr' 'output_0_V_addr' <Predicate = (!tmp_32)> <Delay = 0.00>
ST_2 : Operation 18 [2/2] (1.35ns)   --->   "%p_Val2_s = load i5 %output_0_V_addr"   --->   Operation 18 'load' 'p_Val2_s' <Predicate = (!tmp_32)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%or_ln108 = or i5 %empty_55, i5 1" [nn.cpp:108]   --->   Operation 19 'or' 'or_ln108' <Predicate = (!tmp_32)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln885 = zext i5 %or_ln108"   --->   Operation 20 'zext' 'zext_ln885' <Predicate = (!tmp_32)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%output_0_V_addr_2 = getelementptr i32 %output_0_V, i64 0, i64 %zext_ln885"   --->   Operation 21 'getelementptr' 'output_0_V_addr_2' <Predicate = (!tmp_32)> <Delay = 0.00>
ST_2 : Operation 22 [2/2] (1.35ns)   --->   "%p_Val2_9 = load i5 %output_0_V_addr_2"   --->   Operation 22 'load' 'p_Val2_9' <Predicate = (!tmp_32)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 3 <SV = 2> <Delay = 7.27>
ST_3 : Operation 23 [1/1] (0.88ns)   --->   "%add_ln108 = add i6 %i, i6 2" [nn.cpp:108]   --->   Operation 23 'add' 'add_ln108' <Predicate = (!tmp_32)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/2] (1.35ns)   --->   "%p_Val2_s = load i5 %output_0_V_addr"   --->   Operation 24 'load' 'p_Val2_s' <Predicate = (!tmp_32)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%p_Result_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_s, i32 31"   --->   Operation 25 'bitselect' 'p_Result_23' <Predicate = (!tmp_32)> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (1.20ns)   --->   "%tmp_V = sub i32 0, i32 %p_Val2_s"   --->   Operation 26 'sub' 'tmp_V' <Predicate = (!tmp_32)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.52ns)   --->   "%tmp_V_9 = select i1 %p_Result_23, i32 %tmp_V, i32 %p_Val2_s"   --->   Operation 27 'select' 'tmp_V_9' <Predicate = (!tmp_32)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%p_Result_24 = partselect i32 @_ssdm_op_PartSelect.i32.i32.i32.i32, i32 %tmp_V_9, i32 31, i32 0"   --->   Operation 28 'partselect' 'p_Result_24' <Predicate = (!tmp_32)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%l = cttz i32 @llvm.cttz.i32, i32 %p_Result_24, i1 1"   --->   Operation 29 'cttz' 'l' <Predicate = (!tmp_32)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (1.20ns)   --->   "%sub_ln894 = sub i32 32, i32 %l"   --->   Operation 30 'sub' 'sub_ln894' <Predicate = (!tmp_32)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (1.20ns)   --->   "%lsb_index = add i32 %sub_ln894, i32 4294967243"   --->   Operation 31 'add' 'lsb_index' <Predicate = (!tmp_32)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_34 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index, i32 1, i32 31"   --->   Operation 32 'partselect' 'tmp_34' <Predicate = (!tmp_32)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (1.09ns)   --->   "%icmp_ln896 = icmp_sgt  i31 %tmp_34, i31 0"   --->   Operation 33 'icmp' 'icmp_ln896' <Predicate = (!tmp_32)> <Delay = 1.09> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln897 = trunc i32 %sub_ln894"   --->   Operation 34 'trunc' 'trunc_ln897' <Predicate = (!tmp_32)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.88ns)   --->   "%sub_ln897 = sub i6 22, i6 %trunc_ln897"   --->   Operation 35 'sub' 'sub_ln897' <Predicate = (!tmp_32)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln899)   --->   "%zext_ln897 = zext i6 %sub_ln897"   --->   Operation 36 'zext' 'zext_ln897' <Predicate = (!tmp_32)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln899)   --->   "%lshr_ln897 = lshr i32 4294967295, i32 %zext_ln897"   --->   Operation 37 'lshr' 'lshr_ln897' <Predicate = (!tmp_32)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln899)   --->   "%shl_ln899 = shl i32 1, i32 %lsb_index"   --->   Operation 38 'shl' 'shl_ln899' <Predicate = (!tmp_32)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln899)   --->   "%or_ln899_3 = or i32 %lshr_ln897, i32 %shl_ln899"   --->   Operation 39 'or' 'or_ln899_3' <Predicate = (!tmp_32)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln899)   --->   "%and_ln899 = and i32 %tmp_V_9, i32 %or_ln899_3"   --->   Operation 40 'and' 'and_ln899' <Predicate = (!tmp_32)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (1.45ns) (out node of the LUT)   --->   "%icmp_ln899 = icmp_ne  i32 %and_ln899, i32 0"   --->   Operation 41 'icmp' 'icmp_ln899' <Predicate = (!tmp_32)> <Delay = 1.45> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node select_ln908)   --->   "%tmp_35 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index, i32 31"   --->   Operation 42 'bitselect' 'tmp_35' <Predicate = (!tmp_32)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node select_ln908)   --->   "%xor_ln899 = xor i1 %tmp_35, i1 1"   --->   Operation 43 'xor' 'xor_ln899' <Predicate = (!tmp_32)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%p_Result_25 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %tmp_V_9, i32 %lsb_index"   --->   Operation 44 'bitselect' 'p_Result_25' <Predicate = (!tmp_32)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (1.11ns)   --->   "%icmp_ln908 = icmp_sgt  i32 %lsb_index, i32 0"   --->   Operation 45 'icmp' 'icmp_ln908' <Predicate = (!tmp_32)> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node select_ln908)   --->   "%select_ln896 = select i1 %icmp_ln896, i1 %icmp_ln899, i1 %p_Result_25"   --->   Operation 46 'select' 'select_ln896' <Predicate = (!tmp_32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (1.20ns)   --->   "%add_ln908 = add i32 %sub_ln894, i32 4294967242"   --->   Operation 47 'add' 'add_ln908' <Predicate = (!tmp_32)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node select_ln908)   --->   "%and_ln899_4 = and i1 %p_Result_25, i1 %xor_ln899"   --->   Operation 48 'and' 'and_ln899_4' <Predicate = (!tmp_32)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (1.20ns)   --->   "%sub_ln909 = sub i32 54, i32 %sub_ln894"   --->   Operation 49 'sub' 'sub_ln909' <Predicate = (!tmp_32)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln908 = select i1 %icmp_ln908, i1 %select_ln896, i1 %and_ln899_4"   --->   Operation 50 'select' 'select_ln908' <Predicate = (!tmp_32)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln893 = trunc i32 %l"   --->   Operation 51 'trunc' 'trunc_ln893' <Predicate = (!tmp_32)> <Delay = 0.00>
ST_3 : Operation 52 [1/2] (1.35ns)   --->   "%p_Val2_9 = load i5 %output_0_V_addr_2"   --->   Operation 52 'load' 'p_Val2_9' <Predicate = (!tmp_32)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%p_Result_27 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_9, i32 31"   --->   Operation 53 'bitselect' 'p_Result_27' <Predicate = (!tmp_32)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (1.20ns)   --->   "%tmp_V_7 = sub i32 0, i32 %p_Val2_9"   --->   Operation 54 'sub' 'tmp_V_7' <Predicate = (!tmp_32)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.52ns)   --->   "%tmp_V_10 = select i1 %p_Result_27, i32 %tmp_V_7, i32 %p_Val2_9"   --->   Operation 55 'select' 'tmp_V_10' <Predicate = (!tmp_32)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%p_Result_28 = partselect i32 @_ssdm_op_PartSelect.i32.i32.i32.i32, i32 %tmp_V_10, i32 31, i32 0"   --->   Operation 56 'partselect' 'p_Result_28' <Predicate = (!tmp_32)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%l_2 = cttz i32 @llvm.cttz.i32, i32 %p_Result_28, i1 1"   --->   Operation 57 'cttz' 'l_2' <Predicate = (!tmp_32)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (1.20ns)   --->   "%sub_ln894_2 = sub i32 32, i32 %l_2"   --->   Operation 58 'sub' 'sub_ln894_2' <Predicate = (!tmp_32)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (1.20ns)   --->   "%lsb_index_2 = add i32 %sub_ln894_2, i32 4294967243"   --->   Operation 59 'add' 'lsb_index_2' <Predicate = (!tmp_32)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_38 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index_2, i32 1, i32 31"   --->   Operation 60 'partselect' 'tmp_38' <Predicate = (!tmp_32)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (1.09ns)   --->   "%icmp_ln896_2 = icmp_sgt  i31 %tmp_38, i31 0"   --->   Operation 61 'icmp' 'icmp_ln896_2' <Predicate = (!tmp_32)> <Delay = 1.09> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln897_2 = trunc i32 %sub_ln894_2"   --->   Operation 62 'trunc' 'trunc_ln897_2' <Predicate = (!tmp_32)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.88ns)   --->   "%sub_ln897_2 = sub i6 22, i6 %trunc_ln897_2"   --->   Operation 63 'sub' 'sub_ln897_2' <Predicate = (!tmp_32)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln899_2)   --->   "%zext_ln897_2 = zext i6 %sub_ln897_2"   --->   Operation 64 'zext' 'zext_ln897_2' <Predicate = (!tmp_32)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln899_2)   --->   "%lshr_ln897_2 = lshr i32 4294967295, i32 %zext_ln897_2"   --->   Operation 65 'lshr' 'lshr_ln897_2' <Predicate = (!tmp_32)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln899_2)   --->   "%shl_ln899_2 = shl i32 1, i32 %lsb_index_2"   --->   Operation 66 'shl' 'shl_ln899_2' <Predicate = (!tmp_32)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln899_2)   --->   "%or_ln899 = or i32 %lshr_ln897_2, i32 %shl_ln899_2"   --->   Operation 67 'or' 'or_ln899' <Predicate = (!tmp_32)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln899_2)   --->   "%and_ln899_6 = and i32 %tmp_V_10, i32 %or_ln899"   --->   Operation 68 'and' 'and_ln899_6' <Predicate = (!tmp_32)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (1.45ns) (out node of the LUT)   --->   "%icmp_ln899_2 = icmp_ne  i32 %and_ln899_6, i32 0"   --->   Operation 69 'icmp' 'icmp_ln899_2' <Predicate = (!tmp_32)> <Delay = 1.45> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node select_ln908_5)   --->   "%tmp_39 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index_2, i32 31"   --->   Operation 70 'bitselect' 'tmp_39' <Predicate = (!tmp_32)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node select_ln908_5)   --->   "%xor_ln899_2 = xor i1 %tmp_39, i1 1"   --->   Operation 71 'xor' 'xor_ln899_2' <Predicate = (!tmp_32)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%p_Result_29 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %tmp_V_10, i32 %lsb_index_2"   --->   Operation 72 'bitselect' 'p_Result_29' <Predicate = (!tmp_32)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (1.11ns)   --->   "%icmp_ln908_2 = icmp_sgt  i32 %lsb_index_2, i32 0"   --->   Operation 73 'icmp' 'icmp_ln908_2' <Predicate = (!tmp_32)> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node select_ln908_5)   --->   "%select_ln896_2 = select i1 %icmp_ln896_2, i1 %icmp_ln899_2, i1 %p_Result_29"   --->   Operation 74 'select' 'select_ln896_2' <Predicate = (!tmp_32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node select_ln908_5)   --->   "%and_ln899_5 = and i1 %p_Result_29, i1 %xor_ln899_2"   --->   Operation 75 'and' 'and_ln899_5' <Predicate = (!tmp_32)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln908_5 = select i1 %icmp_ln908_2, i1 %select_ln896_2, i1 %and_ln899_5"   --->   Operation 76 'select' 'select_ln908_5' <Predicate = (!tmp_32)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln893_2 = trunc i32 %l_2"   --->   Operation 77 'trunc' 'trunc_ln893_2' <Predicate = (!tmp_32)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.60>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln907 = zext i32 %tmp_V_9"   --->   Operation 78 'zext' 'zext_ln907' <Predicate = (!tmp_32)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node m_11)   --->   "%zext_ln908 = zext i32 %add_ln908"   --->   Operation 79 'zext' 'zext_ln908' <Predicate = (!tmp_32 & icmp_ln908)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node m_11)   --->   "%lshr_ln908 = lshr i64 %zext_ln907, i64 %zext_ln908"   --->   Operation 80 'lshr' 'lshr_ln908' <Predicate = (!tmp_32 & icmp_ln908)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node m_11)   --->   "%zext_ln909 = zext i32 %sub_ln909"   --->   Operation 81 'zext' 'zext_ln909' <Predicate = (!tmp_32 & !icmp_ln908)> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node m_11)   --->   "%shl_ln909 = shl i64 %zext_ln907, i64 %zext_ln909"   --->   Operation 82 'shl' 'shl_ln909' <Predicate = (!tmp_32 & !icmp_ln908)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node m_11)   --->   "%m_10 = select i1 %icmp_ln908, i64 %lshr_ln908, i64 %shl_ln909"   --->   Operation 83 'select' 'm_10' <Predicate = (!tmp_32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node m_11)   --->   "%zext_ln911 = zext i1 %select_ln908"   --->   Operation 84 'zext' 'zext_ln911' <Predicate = (!tmp_32)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (1.47ns) (out node of the LUT)   --->   "%m_11 = add i64 %m_10, i64 %zext_ln911"   --->   Operation 85 'add' 'm_11' <Predicate = (!tmp_32)> <Delay = 1.47> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%m_16 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_11, i32 1, i32 63"   --->   Operation 86 'partselect' 'm_16' <Predicate = (!tmp_32)> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln912 = zext i63 %m_16"   --->   Operation 87 'zext' 'zext_ln912' <Predicate = (!tmp_32)> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_11, i32 54"   --->   Operation 88 'bitselect' 'p_Result_s' <Predicate = (!tmp_32)> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.45ns)   --->   "%select_ln893 = select i1 %p_Result_s, i11 1023, i11 1022"   --->   Operation 89 'select' 'select_ln893' <Predicate = (!tmp_32)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln915 = sub i11 24, i11 %trunc_ln893"   --->   Operation 90 'sub' 'sub_ln915' <Predicate = (!tmp_32)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 91 [1/1] (1.07ns) (root node of TernaryAdder)   --->   "%add_ln915 = add i11 %sub_ln915, i11 %select_ln893"   --->   Operation 91 'add' 'add_ln915' <Predicate = (!tmp_32)> <Delay = 1.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i1.i11, i1 %p_Result_23, i11 %add_ln915"   --->   Operation 92 'bitconcatenate' 'tmp' <Predicate = (!tmp_32)> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%p_Result_26 = partset i64 @_ssdm_op_PartSet.i64.i64.i12.i32.i32, i64 %zext_ln912, i12 %tmp, i32 52, i32 63"   --->   Operation 93 'partset' 'p_Result_26' <Predicate = (!tmp_32)> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%bitcast_ln734 = bitcast i64 %p_Result_26"   --->   Operation 94 'bitcast' 'bitcast_ln734' <Predicate = (!tmp_32)> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%trunc_ln7 = partselect i52 @_ssdm_op_PartSelect.i52.i64.i32.i32, i64 %m_11, i32 1, i32 52"   --->   Operation 95 'partselect' 'trunc_ln7' <Predicate = (!tmp_32)> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.85ns)   --->   "%icmp_ln1506 = icmp_ne  i11 %add_ln915, i11 2047"   --->   Operation 96 'icmp' 'icmp_ln1506' <Predicate = (!tmp_32)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (1.34ns)   --->   "%icmp_ln1506_4 = icmp_eq  i52 %trunc_ln7, i52 0"   --->   Operation 97 'icmp' 'icmp_ln1506_4' <Predicate = (!tmp_32)> <Delay = 1.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [2/2] (3.61ns)   --->   "%tmp_4 = fcmp_olt  i64 %bitcast_ln734, i64 0"   --->   Operation 98 'dcmp' 'tmp_4' <Predicate = (!tmp_32)> <Delay = 3.61> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln907_2 = zext i32 %tmp_V_10"   --->   Operation 99 'zext' 'zext_ln907_2' <Predicate = (!tmp_32)> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (1.20ns)   --->   "%add_ln908_2 = add i32 %sub_ln894_2, i32 4294967242"   --->   Operation 100 'add' 'add_ln908_2' <Predicate = (!tmp_32 & icmp_ln908_2)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node m_13)   --->   "%zext_ln908_2 = zext i32 %add_ln908_2"   --->   Operation 101 'zext' 'zext_ln908_2' <Predicate = (!tmp_32 & icmp_ln908_2)> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node m_13)   --->   "%lshr_ln908_2 = lshr i64 %zext_ln907_2, i64 %zext_ln908_2"   --->   Operation 102 'lshr' 'lshr_ln908_2' <Predicate = (!tmp_32 & icmp_ln908_2)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (1.20ns)   --->   "%sub_ln909_2 = sub i32 54, i32 %sub_ln894_2"   --->   Operation 103 'sub' 'sub_ln909_2' <Predicate = (!tmp_32 & !icmp_ln908_2)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node m_13)   --->   "%zext_ln909_2 = zext i32 %sub_ln909_2"   --->   Operation 104 'zext' 'zext_ln909_2' <Predicate = (!tmp_32 & !icmp_ln908_2)> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node m_13)   --->   "%shl_ln909_2 = shl i64 %zext_ln907_2, i64 %zext_ln909_2"   --->   Operation 105 'shl' 'shl_ln909_2' <Predicate = (!tmp_32 & !icmp_ln908_2)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node m_13)   --->   "%m_12 = select i1 %icmp_ln908_2, i64 %lshr_ln908_2, i64 %shl_ln909_2"   --->   Operation 106 'select' 'm_12' <Predicate = (!tmp_32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node m_13)   --->   "%zext_ln911_2 = zext i1 %select_ln908_5"   --->   Operation 107 'zext' 'zext_ln911_2' <Predicate = (!tmp_32)> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (1.47ns) (out node of the LUT)   --->   "%m_13 = add i64 %m_12, i64 %zext_ln911_2"   --->   Operation 108 'add' 'm_13' <Predicate = (!tmp_32)> <Delay = 1.47> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%m = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_13, i32 1, i32 63"   --->   Operation 109 'partselect' 'm' <Predicate = (!tmp_32)> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln912_2 = zext i63 %m"   --->   Operation 110 'zext' 'zext_ln912_2' <Predicate = (!tmp_32)> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%p_Result_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_13, i32 54"   --->   Operation 111 'bitselect' 'p_Result_21' <Predicate = (!tmp_32)> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (0.45ns)   --->   "%select_ln893_2 = select i1 %p_Result_21, i11 1023, i11 1022"   --->   Operation 112 'select' 'select_ln893_2' <Predicate = (!tmp_32)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 113 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln915_2 = sub i11 24, i11 %trunc_ln893_2"   --->   Operation 113 'sub' 'sub_ln915_2' <Predicate = (!tmp_32)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 114 [1/1] (1.07ns) (root node of TernaryAdder)   --->   "%add_ln915_2 = add i11 %sub_ln915_2, i11 %select_ln893_2"   --->   Operation 114 'add' 'add_ln915_2' <Predicate = (!tmp_32)> <Delay = 1.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i1.i11, i1 %p_Result_27, i11 %add_ln915_2"   --->   Operation 115 'bitconcatenate' 'tmp_2' <Predicate = (!tmp_32)> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%p_Result_30 = partset i64 @_ssdm_op_PartSet.i64.i64.i12.i32.i32, i64 %zext_ln912_2, i12 %tmp_2, i32 52, i32 63"   --->   Operation 116 'partset' 'p_Result_30' <Predicate = (!tmp_32)> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%trunc_ln1506_2 = partselect i52 @_ssdm_op_PartSelect.i52.i64.i32.i32, i64 %m_13, i32 1, i32 52"   --->   Operation 117 'partselect' 'trunc_ln1506_2' <Predicate = (!tmp_32)> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (0.85ns)   --->   "%icmp_ln1506_5 = icmp_ne  i11 %add_ln915_2, i11 2047"   --->   Operation 118 'icmp' 'icmp_ln1506_5' <Predicate = (!tmp_32)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 119 [1/1] (1.34ns)   --->   "%icmp_ln1506_6 = icmp_eq  i52 %trunc_ln1506_2, i52 0"   --->   Operation 119 'icmp' 'icmp_ln1506_6' <Predicate = (!tmp_32)> <Delay = 1.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.49>
ST_5 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node select_ln1506)   --->   "%or_ln1506 = or i1 %icmp_ln1506_4, i1 %icmp_ln1506"   --->   Operation 120 'or' 'or_ln1506' <Predicate = (!tmp_32)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 121 [1/2] (3.61ns)   --->   "%tmp_4 = fcmp_olt  i64 %bitcast_ln734, i64 0"   --->   Operation 121 'dcmp' 'tmp_4' <Predicate = (!tmp_32)> <Delay = 3.61> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node select_ln1506)   --->   "%and_ln1506 = and i1 %or_ln1506, i1 %tmp_4"   --->   Operation 122 'and' 'and_ln1506' <Predicate = (!tmp_32)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 123 [1/1] (1.11ns)   --->   "%icmp_ln885 = icmp_ne  i32 %p_Val2_s, i32 0"   --->   Operation 123 'icmp' 'icmp_ln885' <Predicate = (!tmp_32)> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node select_ln1506)   --->   "%and_ln1506_4 = and i1 %icmp_ln885, i1 %and_ln1506"   --->   Operation 124 'and' 'and_ln1506_4' <Predicate = (!tmp_32)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 125 [1/1] (0.52ns) (out node of the LUT)   --->   "%select_ln1506 = select i1 %and_ln1506_4, i32 0, i32 %p_Val2_s"   --->   Operation 125 'select' 'select_ln1506' <Predicate = (!tmp_32)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 126 [1/1] (1.35ns)   --->   "%store_ln111 = store i32 %select_ln1506, i5 %output_0_V_addr" [nn.cpp:111]   --->   Operation 126 'store' 'store_ln111' <Predicate = (!tmp_32)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "%bitcast_ln734_2 = bitcast i64 %p_Result_30"   --->   Operation 127 'bitcast' 'bitcast_ln734_2' <Predicate = (!tmp_32)> <Delay = 0.00>
ST_5 : Operation 128 [2/2] (3.61ns)   --->   "%tmp_5 = fcmp_olt  i64 %bitcast_ln734_2, i64 0"   --->   Operation 128 'dcmp' 'tmp_5' <Predicate = (!tmp_32)> <Delay = 3.61> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.13>
ST_6 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node select_ln1506_2)   --->   "%or_ln1506_2 = or i1 %icmp_ln1506_6, i1 %icmp_ln1506_5"   --->   Operation 129 'or' 'or_ln1506_2' <Predicate = (!tmp_32)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 130 [1/2] (3.61ns)   --->   "%tmp_5 = fcmp_olt  i64 %bitcast_ln734_2, i64 0"   --->   Operation 130 'dcmp' 'tmp_5' <Predicate = (!tmp_32)> <Delay = 3.61> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node select_ln1506_2)   --->   "%and_ln1506_5 = and i1 %or_ln1506_2, i1 %tmp_5"   --->   Operation 131 'and' 'and_ln1506_5' <Predicate = (!tmp_32)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 132 [1/1] (1.11ns)   --->   "%icmp_ln885_2 = icmp_ne  i32 %p_Val2_9, i32 0"   --->   Operation 132 'icmp' 'icmp_ln885_2' <Predicate = (!tmp_32)> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node select_ln1506_2)   --->   "%and_ln1506_6 = and i1 %icmp_ln885_2, i1 %and_ln1506_5"   --->   Operation 133 'and' 'and_ln1506_6' <Predicate = (!tmp_32)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 134 [1/1] (0.52ns) (out node of the LUT)   --->   "%select_ln1506_2 = select i1 %and_ln1506_6, i32 0, i32 %p_Val2_9"   --->   Operation 134 'select' 'select_ln1506_2' <Predicate = (!tmp_32)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.35>
ST_7 : Operation 135 [1/1] (0.00ns)   --->   "%specloopname_ln108 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [nn.cpp:108]   --->   Operation 135 'specloopname' 'specloopname_ln108' <Predicate = (!tmp_32)> <Delay = 0.00>
ST_7 : Operation 136 [1/1] (1.35ns)   --->   "%store_ln111 = store i32 %select_ln1506_2, i5 %output_0_V_addr_2" [nn.cpp:111]   --->   Operation 136 'store' 'store_ln111' <Predicate = (!tmp_32)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_7 : Operation 137 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 137 'br' 'br_ln0' <Predicate = (!tmp_32)> <Delay = 0.00>

State 8 <SV = 2> <Delay = 0.00>
ST_8 : Operation 138 [1/1] (0.00ns)   --->   "%ret_ln116 = ret" [nn.cpp:116]   --->   Operation 138 'ret' 'ret_ln116' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ output_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln108           (br               ) [ 011111110]
i                  (phi              ) [ 001100000]
specpipeline_ln0   (specpipeline     ) [ 000000000]
tmp_32             (bitselect        ) [ 001111110]
empty              (speclooptripcount) [ 000000000]
br_ln108           (br               ) [ 000000000]
i_cast29           (zext             ) [ 000000000]
empty_55           (trunc            ) [ 000000000]
output_0_V_addr    (getelementptr    ) [ 001111000]
or_ln108           (or               ) [ 000000000]
zext_ln885         (zext             ) [ 000000000]
output_0_V_addr_2  (getelementptr    ) [ 001111110]
add_ln108          (add              ) [ 011111110]
p_Val2_s           (load             ) [ 001111000]
p_Result_23        (bitselect        ) [ 001010000]
tmp_V              (sub              ) [ 000000000]
tmp_V_9            (select           ) [ 001010000]
p_Result_24        (partselect       ) [ 000000000]
l                  (cttz             ) [ 000000000]
sub_ln894          (sub              ) [ 000000000]
lsb_index          (add              ) [ 000000000]
tmp_34             (partselect       ) [ 000000000]
icmp_ln896         (icmp             ) [ 000000000]
trunc_ln897        (trunc            ) [ 000000000]
sub_ln897          (sub              ) [ 000000000]
zext_ln897         (zext             ) [ 000000000]
lshr_ln897         (lshr             ) [ 000000000]
shl_ln899          (shl              ) [ 000000000]
or_ln899_3         (or               ) [ 000000000]
and_ln899          (and              ) [ 000000000]
icmp_ln899         (icmp             ) [ 000000000]
tmp_35             (bitselect        ) [ 000000000]
xor_ln899          (xor              ) [ 000000000]
p_Result_25        (bitselect        ) [ 000000000]
icmp_ln908         (icmp             ) [ 001010000]
select_ln896       (select           ) [ 000000000]
add_ln908          (add              ) [ 001010000]
and_ln899_4        (and              ) [ 000000000]
sub_ln909          (sub              ) [ 001010000]
select_ln908       (select           ) [ 001010000]
trunc_ln893        (trunc            ) [ 001010000]
p_Val2_9           (load             ) [ 001111100]
p_Result_27        (bitselect        ) [ 001010000]
tmp_V_7            (sub              ) [ 000000000]
tmp_V_10           (select           ) [ 001010000]
p_Result_28        (partselect       ) [ 000000000]
l_2                (cttz             ) [ 000000000]
sub_ln894_2        (sub              ) [ 001010000]
lsb_index_2        (add              ) [ 000000000]
tmp_38             (partselect       ) [ 000000000]
icmp_ln896_2       (icmp             ) [ 000000000]
trunc_ln897_2      (trunc            ) [ 000000000]
sub_ln897_2        (sub              ) [ 000000000]
zext_ln897_2       (zext             ) [ 000000000]
lshr_ln897_2       (lshr             ) [ 000000000]
shl_ln899_2        (shl              ) [ 000000000]
or_ln899           (or               ) [ 000000000]
and_ln899_6        (and              ) [ 000000000]
icmp_ln899_2       (icmp             ) [ 000000000]
tmp_39             (bitselect        ) [ 000000000]
xor_ln899_2        (xor              ) [ 000000000]
p_Result_29        (bitselect        ) [ 000000000]
icmp_ln908_2       (icmp             ) [ 001010000]
select_ln896_2     (select           ) [ 000000000]
and_ln899_5        (and              ) [ 000000000]
select_ln908_5     (select           ) [ 001010000]
trunc_ln893_2      (trunc            ) [ 001010000]
zext_ln907         (zext             ) [ 000000000]
zext_ln908         (zext             ) [ 000000000]
lshr_ln908         (lshr             ) [ 000000000]
zext_ln909         (zext             ) [ 000000000]
shl_ln909          (shl              ) [ 000000000]
m_10               (select           ) [ 000000000]
zext_ln911         (zext             ) [ 000000000]
m_11               (add              ) [ 000000000]
m_16               (partselect       ) [ 000000000]
zext_ln912         (zext             ) [ 000000000]
p_Result_s         (bitselect        ) [ 000000000]
select_ln893       (select           ) [ 000000000]
sub_ln915          (sub              ) [ 000000000]
add_ln915          (add              ) [ 000000000]
tmp                (bitconcatenate   ) [ 000000000]
p_Result_26        (partset          ) [ 000000000]
bitcast_ln734      (bitcast          ) [ 000101000]
trunc_ln7          (partselect       ) [ 000000000]
icmp_ln1506        (icmp             ) [ 000101000]
icmp_ln1506_4      (icmp             ) [ 000101000]
zext_ln907_2       (zext             ) [ 000000000]
add_ln908_2        (add              ) [ 000000000]
zext_ln908_2       (zext             ) [ 000000000]
lshr_ln908_2       (lshr             ) [ 000000000]
sub_ln909_2        (sub              ) [ 000000000]
zext_ln909_2       (zext             ) [ 000000000]
shl_ln909_2        (shl              ) [ 000000000]
m_12               (select           ) [ 000000000]
zext_ln911_2       (zext             ) [ 000000000]
m_13               (add              ) [ 000000000]
m                  (partselect       ) [ 000000000]
zext_ln912_2       (zext             ) [ 000000000]
p_Result_21        (bitselect        ) [ 000000000]
select_ln893_2     (select           ) [ 000000000]
sub_ln915_2        (sub              ) [ 000000000]
add_ln915_2        (add              ) [ 000000000]
tmp_2              (bitconcatenate   ) [ 000000000]
p_Result_30        (partset          ) [ 000101000]
trunc_ln1506_2     (partselect       ) [ 000000000]
icmp_ln1506_5      (icmp             ) [ 001101100]
icmp_ln1506_6      (icmp             ) [ 001101100]
or_ln1506          (or               ) [ 000000000]
tmp_4              (dcmp             ) [ 000000000]
and_ln1506         (and              ) [ 000000000]
icmp_ln885         (icmp             ) [ 000000000]
and_ln1506_4       (and              ) [ 000000000]
select_ln1506      (select           ) [ 000000000]
store_ln111        (store            ) [ 000000000]
bitcast_ln734_2    (bitcast          ) [ 001000100]
or_ln1506_2        (or               ) [ 000000000]
tmp_5              (dcmp             ) [ 000000000]
and_ln1506_5       (and              ) [ 000000000]
icmp_ln885_2       (icmp             ) [ 000000000]
and_ln1506_6       (and              ) [ 000000000]
select_ln1506_2    (select           ) [ 000100010]
specloopname_ln108 (specloopname     ) [ 000000000]
store_ln111        (store            ) [ 000000000]
br_ln0             (br               ) [ 011111110]
ret_ln116          (ret              ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="output_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_0_V"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i6.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.cttz.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i1.i11"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i64.i64.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i52.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="82" class="1004" name="output_0_V_addr_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="6" slack="0"/>
<pin id="86" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_0_V_addr/2 "/>
</bind>
</comp>

<comp id="89" class="1004" name="grp_access_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="5" slack="0"/>
<pin id="91" dir="0" index="1" bw="32" slack="1"/>
<pin id="92" dir="0" index="2" bw="0" slack="0"/>
<pin id="94" dir="0" index="4" bw="5" slack="0"/>
<pin id="95" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="96" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="93" dir="1" index="3" bw="32" slack="0"/>
<pin id="97" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="p_Val2_s/2 p_Val2_9/2 store_ln111/5 store_ln111/7 "/>
</bind>
</comp>

<comp id="99" class="1004" name="output_0_V_addr_2_gep_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="32" slack="0"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="0" index="2" bw="5" slack="0"/>
<pin id="103" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_0_V_addr_2/2 "/>
</bind>
</comp>

<comp id="107" class="1005" name="i_reg_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="6" slack="1"/>
<pin id="109" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="111" class="1004" name="i_phi_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="6" slack="1"/>
<pin id="113" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="114" dir="0" index="2" bw="1" slack="1"/>
<pin id="115" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="116" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="119" class="1004" name="grp_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="64" slack="0"/>
<pin id="121" dir="0" index="1" bw="64" slack="0"/>
<pin id="122" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp_4/4 tmp_5/5 "/>
</bind>
</comp>

<comp id="124" class="1004" name="tmp_32_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="0" index="1" bw="6" slack="0"/>
<pin id="127" dir="0" index="2" bw="4" slack="0"/>
<pin id="128" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_32/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="i_cast29_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="6" slack="0"/>
<pin id="134" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast29/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="empty_55_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="6" slack="0"/>
<pin id="139" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_55/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="or_ln108_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="5" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln108/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="zext_ln885_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="5" slack="0"/>
<pin id="149" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln885/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="add_ln108_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="6" slack="1"/>
<pin id="154" dir="0" index="1" bw="3" slack="0"/>
<pin id="155" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln108/3 "/>
</bind>
</comp>

<comp id="158" class="1004" name="p_Result_23_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="0"/>
<pin id="161" dir="0" index="2" bw="6" slack="0"/>
<pin id="162" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_23/3 "/>
</bind>
</comp>

<comp id="166" class="1004" name="tmp_V_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="0"/>
<pin id="169" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_V/3 "/>
</bind>
</comp>

<comp id="172" class="1004" name="tmp_V_9_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="0"/>
<pin id="175" dir="0" index="2" bw="32" slack="0"/>
<pin id="176" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_V_9/3 "/>
</bind>
</comp>

<comp id="180" class="1004" name="p_Result_24_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="0" index="1" bw="32" slack="0"/>
<pin id="183" dir="0" index="2" bw="6" slack="0"/>
<pin id="184" dir="0" index="3" bw="1" slack="0"/>
<pin id="185" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_24/3 "/>
</bind>
</comp>

<comp id="190" class="1004" name="l_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="0"/>
<pin id="192" dir="0" index="1" bw="32" slack="0"/>
<pin id="193" dir="0" index="2" bw="1" slack="0"/>
<pin id="194" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="cttz(524) " fcode="cttz"/>
<opset="l/3 "/>
</bind>
</comp>

<comp id="198" class="1004" name="sub_ln894_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="7" slack="0"/>
<pin id="200" dir="0" index="1" bw="32" slack="0"/>
<pin id="201" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln894/3 "/>
</bind>
</comp>

<comp id="204" class="1004" name="lsb_index_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="0"/>
<pin id="206" dir="0" index="1" bw="7" slack="0"/>
<pin id="207" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="lsb_index/3 "/>
</bind>
</comp>

<comp id="210" class="1004" name="tmp_34_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="31" slack="0"/>
<pin id="212" dir="0" index="1" bw="32" slack="0"/>
<pin id="213" dir="0" index="2" bw="1" slack="0"/>
<pin id="214" dir="0" index="3" bw="6" slack="0"/>
<pin id="215" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_34/3 "/>
</bind>
</comp>

<comp id="220" class="1004" name="icmp_ln896_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="31" slack="0"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln896/3 "/>
</bind>
</comp>

<comp id="226" class="1004" name="trunc_ln897_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="0"/>
<pin id="228" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln897/3 "/>
</bind>
</comp>

<comp id="230" class="1004" name="sub_ln897_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="6" slack="0"/>
<pin id="232" dir="0" index="1" bw="6" slack="0"/>
<pin id="233" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln897/3 "/>
</bind>
</comp>

<comp id="236" class="1004" name="zext_ln897_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="6" slack="0"/>
<pin id="238" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln897/3 "/>
</bind>
</comp>

<comp id="240" class="1004" name="lshr_ln897_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="0" index="1" bw="6" slack="0"/>
<pin id="243" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln897/3 "/>
</bind>
</comp>

<comp id="246" class="1004" name="shl_ln899_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="0"/>
<pin id="248" dir="0" index="1" bw="32" slack="0"/>
<pin id="249" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln899/3 "/>
</bind>
</comp>

<comp id="252" class="1004" name="or_ln899_3_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="0"/>
<pin id="254" dir="0" index="1" bw="32" slack="0"/>
<pin id="255" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln899_3/3 "/>
</bind>
</comp>

<comp id="258" class="1004" name="and_ln899_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="0"/>
<pin id="260" dir="0" index="1" bw="32" slack="0"/>
<pin id="261" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln899/3 "/>
</bind>
</comp>

<comp id="264" class="1004" name="icmp_ln899_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="0"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln899/3 "/>
</bind>
</comp>

<comp id="270" class="1004" name="tmp_35_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="0"/>
<pin id="272" dir="0" index="1" bw="32" slack="0"/>
<pin id="273" dir="0" index="2" bw="6" slack="0"/>
<pin id="274" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_35/3 "/>
</bind>
</comp>

<comp id="278" class="1004" name="xor_ln899_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="0"/>
<pin id="280" dir="0" index="1" bw="1" slack="0"/>
<pin id="281" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln899/3 "/>
</bind>
</comp>

<comp id="284" class="1004" name="p_Result_25_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="0"/>
<pin id="286" dir="0" index="1" bw="32" slack="0"/>
<pin id="287" dir="0" index="2" bw="32" slack="0"/>
<pin id="288" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_25/3 "/>
</bind>
</comp>

<comp id="292" class="1004" name="icmp_ln908_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="0"/>
<pin id="294" dir="0" index="1" bw="1" slack="0"/>
<pin id="295" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln908/3 "/>
</bind>
</comp>

<comp id="298" class="1004" name="select_ln896_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="0"/>
<pin id="300" dir="0" index="1" bw="1" slack="0"/>
<pin id="301" dir="0" index="2" bw="1" slack="0"/>
<pin id="302" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln896/3 "/>
</bind>
</comp>

<comp id="306" class="1004" name="add_ln908_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="32" slack="0"/>
<pin id="308" dir="0" index="1" bw="7" slack="0"/>
<pin id="309" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln908/3 "/>
</bind>
</comp>

<comp id="312" class="1004" name="and_ln899_4_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="0"/>
<pin id="314" dir="0" index="1" bw="1" slack="0"/>
<pin id="315" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln899_4/3 "/>
</bind>
</comp>

<comp id="318" class="1004" name="sub_ln909_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="7" slack="0"/>
<pin id="320" dir="0" index="1" bw="32" slack="0"/>
<pin id="321" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln909/3 "/>
</bind>
</comp>

<comp id="324" class="1004" name="select_ln908_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="0"/>
<pin id="326" dir="0" index="1" bw="1" slack="0"/>
<pin id="327" dir="0" index="2" bw="1" slack="0"/>
<pin id="328" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln908/3 "/>
</bind>
</comp>

<comp id="332" class="1004" name="trunc_ln893_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="32" slack="0"/>
<pin id="334" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln893/3 "/>
</bind>
</comp>

<comp id="336" class="1004" name="p_Result_27_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="1" slack="0"/>
<pin id="338" dir="0" index="1" bw="32" slack="0"/>
<pin id="339" dir="0" index="2" bw="6" slack="0"/>
<pin id="340" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_27/3 "/>
</bind>
</comp>

<comp id="344" class="1004" name="tmp_V_7_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="0"/>
<pin id="346" dir="0" index="1" bw="32" slack="0"/>
<pin id="347" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_V_7/3 "/>
</bind>
</comp>

<comp id="350" class="1004" name="tmp_V_10_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="1" slack="0"/>
<pin id="352" dir="0" index="1" bw="32" slack="0"/>
<pin id="353" dir="0" index="2" bw="32" slack="0"/>
<pin id="354" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_V_10/3 "/>
</bind>
</comp>

<comp id="358" class="1004" name="p_Result_28_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="32" slack="0"/>
<pin id="360" dir="0" index="1" bw="32" slack="0"/>
<pin id="361" dir="0" index="2" bw="6" slack="0"/>
<pin id="362" dir="0" index="3" bw="1" slack="0"/>
<pin id="363" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_28/3 "/>
</bind>
</comp>

<comp id="368" class="1004" name="l_2_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="32" slack="0"/>
<pin id="370" dir="0" index="1" bw="32" slack="0"/>
<pin id="371" dir="0" index="2" bw="1" slack="0"/>
<pin id="372" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="cttz(524) " fcode="cttz"/>
<opset="l_2/3 "/>
</bind>
</comp>

<comp id="376" class="1004" name="sub_ln894_2_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="7" slack="0"/>
<pin id="378" dir="0" index="1" bw="32" slack="0"/>
<pin id="379" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln894_2/3 "/>
</bind>
</comp>

<comp id="382" class="1004" name="lsb_index_2_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="32" slack="0"/>
<pin id="384" dir="0" index="1" bw="7" slack="0"/>
<pin id="385" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="lsb_index_2/3 "/>
</bind>
</comp>

<comp id="388" class="1004" name="tmp_38_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="31" slack="0"/>
<pin id="390" dir="0" index="1" bw="32" slack="0"/>
<pin id="391" dir="0" index="2" bw="1" slack="0"/>
<pin id="392" dir="0" index="3" bw="6" slack="0"/>
<pin id="393" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_38/3 "/>
</bind>
</comp>

<comp id="398" class="1004" name="icmp_ln896_2_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="31" slack="0"/>
<pin id="400" dir="0" index="1" bw="1" slack="0"/>
<pin id="401" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln896_2/3 "/>
</bind>
</comp>

<comp id="404" class="1004" name="trunc_ln897_2_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="32" slack="0"/>
<pin id="406" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln897_2/3 "/>
</bind>
</comp>

<comp id="408" class="1004" name="sub_ln897_2_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="6" slack="0"/>
<pin id="410" dir="0" index="1" bw="6" slack="0"/>
<pin id="411" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln897_2/3 "/>
</bind>
</comp>

<comp id="414" class="1004" name="zext_ln897_2_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="6" slack="0"/>
<pin id="416" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln897_2/3 "/>
</bind>
</comp>

<comp id="418" class="1004" name="lshr_ln897_2_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="1" slack="0"/>
<pin id="420" dir="0" index="1" bw="6" slack="0"/>
<pin id="421" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln897_2/3 "/>
</bind>
</comp>

<comp id="424" class="1004" name="shl_ln899_2_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="1" slack="0"/>
<pin id="426" dir="0" index="1" bw="32" slack="0"/>
<pin id="427" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln899_2/3 "/>
</bind>
</comp>

<comp id="430" class="1004" name="or_ln899_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="32" slack="0"/>
<pin id="432" dir="0" index="1" bw="32" slack="0"/>
<pin id="433" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln899/3 "/>
</bind>
</comp>

<comp id="436" class="1004" name="and_ln899_6_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="32" slack="0"/>
<pin id="438" dir="0" index="1" bw="32" slack="0"/>
<pin id="439" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln899_6/3 "/>
</bind>
</comp>

<comp id="442" class="1004" name="icmp_ln899_2_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="32" slack="0"/>
<pin id="444" dir="0" index="1" bw="1" slack="0"/>
<pin id="445" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln899_2/3 "/>
</bind>
</comp>

<comp id="448" class="1004" name="tmp_39_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="1" slack="0"/>
<pin id="450" dir="0" index="1" bw="32" slack="0"/>
<pin id="451" dir="0" index="2" bw="6" slack="0"/>
<pin id="452" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_39/3 "/>
</bind>
</comp>

<comp id="456" class="1004" name="xor_ln899_2_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="1" slack="0"/>
<pin id="458" dir="0" index="1" bw="1" slack="0"/>
<pin id="459" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln899_2/3 "/>
</bind>
</comp>

<comp id="462" class="1004" name="p_Result_29_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="1" slack="0"/>
<pin id="464" dir="0" index="1" bw="32" slack="0"/>
<pin id="465" dir="0" index="2" bw="32" slack="0"/>
<pin id="466" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_29/3 "/>
</bind>
</comp>

<comp id="470" class="1004" name="icmp_ln908_2_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="32" slack="0"/>
<pin id="472" dir="0" index="1" bw="1" slack="0"/>
<pin id="473" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln908_2/3 "/>
</bind>
</comp>

<comp id="476" class="1004" name="select_ln896_2_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="1" slack="0"/>
<pin id="478" dir="0" index="1" bw="1" slack="0"/>
<pin id="479" dir="0" index="2" bw="1" slack="0"/>
<pin id="480" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln896_2/3 "/>
</bind>
</comp>

<comp id="484" class="1004" name="and_ln899_5_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="1" slack="0"/>
<pin id="486" dir="0" index="1" bw="1" slack="0"/>
<pin id="487" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln899_5/3 "/>
</bind>
</comp>

<comp id="490" class="1004" name="select_ln908_5_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="1" slack="0"/>
<pin id="492" dir="0" index="1" bw="1" slack="0"/>
<pin id="493" dir="0" index="2" bw="1" slack="0"/>
<pin id="494" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln908_5/3 "/>
</bind>
</comp>

<comp id="498" class="1004" name="trunc_ln893_2_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="32" slack="0"/>
<pin id="500" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln893_2/3 "/>
</bind>
</comp>

<comp id="502" class="1004" name="zext_ln907_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="32" slack="1"/>
<pin id="504" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln907/4 "/>
</bind>
</comp>

<comp id="505" class="1004" name="zext_ln908_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="32" slack="1"/>
<pin id="507" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln908/4 "/>
</bind>
</comp>

<comp id="508" class="1004" name="lshr_ln908_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="32" slack="0"/>
<pin id="510" dir="0" index="1" bw="32" slack="0"/>
<pin id="511" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln908/4 "/>
</bind>
</comp>

<comp id="514" class="1004" name="zext_ln909_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="32" slack="1"/>
<pin id="516" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln909/4 "/>
</bind>
</comp>

<comp id="517" class="1004" name="shl_ln909_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="32" slack="0"/>
<pin id="519" dir="0" index="1" bw="32" slack="0"/>
<pin id="520" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln909/4 "/>
</bind>
</comp>

<comp id="523" class="1004" name="m_10_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="1" slack="1"/>
<pin id="525" dir="0" index="1" bw="64" slack="0"/>
<pin id="526" dir="0" index="2" bw="64" slack="0"/>
<pin id="527" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m_10/4 "/>
</bind>
</comp>

<comp id="530" class="1004" name="zext_ln911_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="1" slack="1"/>
<pin id="532" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln911/4 "/>
</bind>
</comp>

<comp id="533" class="1004" name="m_11_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="64" slack="0"/>
<pin id="535" dir="0" index="1" bw="1" slack="0"/>
<pin id="536" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_11/4 "/>
</bind>
</comp>

<comp id="539" class="1004" name="m_16_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="63" slack="0"/>
<pin id="541" dir="0" index="1" bw="64" slack="0"/>
<pin id="542" dir="0" index="2" bw="1" slack="0"/>
<pin id="543" dir="0" index="3" bw="7" slack="0"/>
<pin id="544" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_16/4 "/>
</bind>
</comp>

<comp id="549" class="1004" name="zext_ln912_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="63" slack="0"/>
<pin id="551" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln912/4 "/>
</bind>
</comp>

<comp id="553" class="1004" name="p_Result_s_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="1" slack="0"/>
<pin id="555" dir="0" index="1" bw="64" slack="0"/>
<pin id="556" dir="0" index="2" bw="7" slack="0"/>
<pin id="557" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/4 "/>
</bind>
</comp>

<comp id="561" class="1004" name="select_ln893_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="1" slack="0"/>
<pin id="563" dir="0" index="1" bw="11" slack="0"/>
<pin id="564" dir="0" index="2" bw="11" slack="0"/>
<pin id="565" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln893/4 "/>
</bind>
</comp>

<comp id="569" class="1004" name="sub_ln915_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="6" slack="0"/>
<pin id="571" dir="0" index="1" bw="11" slack="1"/>
<pin id="572" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln915/4 "/>
</bind>
</comp>

<comp id="574" class="1004" name="add_ln915_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="11" slack="0"/>
<pin id="576" dir="0" index="1" bw="11" slack="0"/>
<pin id="577" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln915/4 "/>
</bind>
</comp>

<comp id="580" class="1004" name="tmp_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="12" slack="0"/>
<pin id="582" dir="0" index="1" bw="1" slack="1"/>
<pin id="583" dir="0" index="2" bw="11" slack="0"/>
<pin id="584" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="587" class="1004" name="p_Result_26_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="64" slack="0"/>
<pin id="589" dir="0" index="1" bw="63" slack="0"/>
<pin id="590" dir="0" index="2" bw="12" slack="0"/>
<pin id="591" dir="0" index="3" bw="7" slack="0"/>
<pin id="592" dir="0" index="4" bw="7" slack="0"/>
<pin id="593" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_26/4 "/>
</bind>
</comp>

<comp id="599" class="1004" name="bitcast_ln734_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="64" slack="0"/>
<pin id="601" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln734/4 "/>
</bind>
</comp>

<comp id="604" class="1004" name="trunc_ln7_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="52" slack="0"/>
<pin id="606" dir="0" index="1" bw="64" slack="0"/>
<pin id="607" dir="0" index="2" bw="1" slack="0"/>
<pin id="608" dir="0" index="3" bw="7" slack="0"/>
<pin id="609" dir="1" index="4" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln7/4 "/>
</bind>
</comp>

<comp id="614" class="1004" name="icmp_ln1506_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="11" slack="0"/>
<pin id="616" dir="0" index="1" bw="1" slack="0"/>
<pin id="617" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1506/4 "/>
</bind>
</comp>

<comp id="620" class="1004" name="icmp_ln1506_4_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="52" slack="0"/>
<pin id="622" dir="0" index="1" bw="1" slack="0"/>
<pin id="623" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1506_4/4 "/>
</bind>
</comp>

<comp id="626" class="1004" name="zext_ln907_2_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="32" slack="1"/>
<pin id="628" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln907_2/4 "/>
</bind>
</comp>

<comp id="629" class="1004" name="add_ln908_2_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="32" slack="1"/>
<pin id="631" dir="0" index="1" bw="7" slack="0"/>
<pin id="632" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln908_2/4 "/>
</bind>
</comp>

<comp id="634" class="1004" name="zext_ln908_2_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="32" slack="0"/>
<pin id="636" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln908_2/4 "/>
</bind>
</comp>

<comp id="638" class="1004" name="lshr_ln908_2_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="32" slack="0"/>
<pin id="640" dir="0" index="1" bw="32" slack="0"/>
<pin id="641" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln908_2/4 "/>
</bind>
</comp>

<comp id="644" class="1004" name="sub_ln909_2_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="7" slack="0"/>
<pin id="646" dir="0" index="1" bw="32" slack="1"/>
<pin id="647" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln909_2/4 "/>
</bind>
</comp>

<comp id="649" class="1004" name="zext_ln909_2_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="32" slack="0"/>
<pin id="651" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln909_2/4 "/>
</bind>
</comp>

<comp id="653" class="1004" name="shl_ln909_2_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="32" slack="0"/>
<pin id="655" dir="0" index="1" bw="32" slack="0"/>
<pin id="656" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln909_2/4 "/>
</bind>
</comp>

<comp id="659" class="1004" name="m_12_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="1" slack="1"/>
<pin id="661" dir="0" index="1" bw="64" slack="0"/>
<pin id="662" dir="0" index="2" bw="64" slack="0"/>
<pin id="663" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m_12/4 "/>
</bind>
</comp>

<comp id="666" class="1004" name="zext_ln911_2_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="1" slack="1"/>
<pin id="668" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln911_2/4 "/>
</bind>
</comp>

<comp id="669" class="1004" name="m_13_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="64" slack="0"/>
<pin id="671" dir="0" index="1" bw="1" slack="0"/>
<pin id="672" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_13/4 "/>
</bind>
</comp>

<comp id="675" class="1004" name="m_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="63" slack="0"/>
<pin id="677" dir="0" index="1" bw="64" slack="0"/>
<pin id="678" dir="0" index="2" bw="1" slack="0"/>
<pin id="679" dir="0" index="3" bw="7" slack="0"/>
<pin id="680" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m/4 "/>
</bind>
</comp>

<comp id="685" class="1004" name="zext_ln912_2_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="63" slack="0"/>
<pin id="687" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln912_2/4 "/>
</bind>
</comp>

<comp id="689" class="1004" name="p_Result_21_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="1" slack="0"/>
<pin id="691" dir="0" index="1" bw="64" slack="0"/>
<pin id="692" dir="0" index="2" bw="7" slack="0"/>
<pin id="693" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_21/4 "/>
</bind>
</comp>

<comp id="697" class="1004" name="select_ln893_2_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="1" slack="0"/>
<pin id="699" dir="0" index="1" bw="11" slack="0"/>
<pin id="700" dir="0" index="2" bw="11" slack="0"/>
<pin id="701" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln893_2/4 "/>
</bind>
</comp>

<comp id="705" class="1004" name="sub_ln915_2_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="6" slack="0"/>
<pin id="707" dir="0" index="1" bw="11" slack="1"/>
<pin id="708" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln915_2/4 "/>
</bind>
</comp>

<comp id="710" class="1004" name="add_ln915_2_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="11" slack="0"/>
<pin id="712" dir="0" index="1" bw="11" slack="0"/>
<pin id="713" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln915_2/4 "/>
</bind>
</comp>

<comp id="716" class="1004" name="tmp_2_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="12" slack="0"/>
<pin id="718" dir="0" index="1" bw="1" slack="1"/>
<pin id="719" dir="0" index="2" bw="11" slack="0"/>
<pin id="720" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/4 "/>
</bind>
</comp>

<comp id="723" class="1004" name="p_Result_30_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="64" slack="0"/>
<pin id="725" dir="0" index="1" bw="63" slack="0"/>
<pin id="726" dir="0" index="2" bw="12" slack="0"/>
<pin id="727" dir="0" index="3" bw="7" slack="0"/>
<pin id="728" dir="0" index="4" bw="7" slack="0"/>
<pin id="729" dir="1" index="5" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_30/4 "/>
</bind>
</comp>

<comp id="735" class="1004" name="trunc_ln1506_2_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="52" slack="0"/>
<pin id="737" dir="0" index="1" bw="64" slack="0"/>
<pin id="738" dir="0" index="2" bw="1" slack="0"/>
<pin id="739" dir="0" index="3" bw="7" slack="0"/>
<pin id="740" dir="1" index="4" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1506_2/4 "/>
</bind>
</comp>

<comp id="745" class="1004" name="icmp_ln1506_5_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="11" slack="0"/>
<pin id="747" dir="0" index="1" bw="1" slack="0"/>
<pin id="748" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1506_5/4 "/>
</bind>
</comp>

<comp id="751" class="1004" name="icmp_ln1506_6_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="52" slack="0"/>
<pin id="753" dir="0" index="1" bw="1" slack="0"/>
<pin id="754" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1506_6/4 "/>
</bind>
</comp>

<comp id="757" class="1004" name="or_ln1506_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="1" slack="1"/>
<pin id="759" dir="0" index="1" bw="1" slack="1"/>
<pin id="760" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1506/5 "/>
</bind>
</comp>

<comp id="761" class="1004" name="and_ln1506_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="1" slack="0"/>
<pin id="763" dir="0" index="1" bw="1" slack="0"/>
<pin id="764" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1506/5 "/>
</bind>
</comp>

<comp id="767" class="1004" name="icmp_ln885_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="32" slack="2"/>
<pin id="769" dir="0" index="1" bw="1" slack="0"/>
<pin id="770" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln885/5 "/>
</bind>
</comp>

<comp id="772" class="1004" name="and_ln1506_4_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="1" slack="0"/>
<pin id="774" dir="0" index="1" bw="1" slack="0"/>
<pin id="775" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1506_4/5 "/>
</bind>
</comp>

<comp id="778" class="1004" name="select_ln1506_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="1" slack="0"/>
<pin id="780" dir="0" index="1" bw="1" slack="0"/>
<pin id="781" dir="0" index="2" bw="32" slack="2"/>
<pin id="782" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1506/5 "/>
</bind>
</comp>

<comp id="786" class="1004" name="bitcast_ln734_2_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="64" slack="1"/>
<pin id="788" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln734_2/5 "/>
</bind>
</comp>

<comp id="790" class="1004" name="or_ln1506_2_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="1" slack="2"/>
<pin id="792" dir="0" index="1" bw="1" slack="2"/>
<pin id="793" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1506_2/6 "/>
</bind>
</comp>

<comp id="794" class="1004" name="and_ln1506_5_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="1" slack="0"/>
<pin id="796" dir="0" index="1" bw="1" slack="0"/>
<pin id="797" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1506_5/6 "/>
</bind>
</comp>

<comp id="800" class="1004" name="icmp_ln885_2_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="32" slack="3"/>
<pin id="802" dir="0" index="1" bw="1" slack="0"/>
<pin id="803" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln885_2/6 "/>
</bind>
</comp>

<comp id="805" class="1004" name="and_ln1506_6_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="1" slack="0"/>
<pin id="807" dir="0" index="1" bw="1" slack="0"/>
<pin id="808" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1506_6/6 "/>
</bind>
</comp>

<comp id="811" class="1004" name="select_ln1506_2_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="1" slack="0"/>
<pin id="813" dir="0" index="1" bw="1" slack="0"/>
<pin id="814" dir="0" index="2" bw="32" slack="3"/>
<pin id="815" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1506_2/6 "/>
</bind>
</comp>

<comp id="818" class="1005" name="tmp_32_reg_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="1" slack="1"/>
<pin id="820" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_32 "/>
</bind>
</comp>

<comp id="822" class="1005" name="output_0_V_addr_reg_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="5" slack="1"/>
<pin id="824" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="output_0_V_addr "/>
</bind>
</comp>

<comp id="827" class="1005" name="output_0_V_addr_2_reg_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="5" slack="1"/>
<pin id="829" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="output_0_V_addr_2 "/>
</bind>
</comp>

<comp id="832" class="1005" name="add_ln108_reg_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="6" slack="1"/>
<pin id="834" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add_ln108 "/>
</bind>
</comp>

<comp id="837" class="1005" name="p_Val2_s_reg_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="32" slack="2"/>
<pin id="839" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="843" class="1005" name="p_Result_23_reg_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="1" slack="1"/>
<pin id="845" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_23 "/>
</bind>
</comp>

<comp id="848" class="1005" name="tmp_V_9_reg_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="32" slack="1"/>
<pin id="850" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_9 "/>
</bind>
</comp>

<comp id="853" class="1005" name="icmp_ln908_reg_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="1" slack="1"/>
<pin id="855" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln908 "/>
</bind>
</comp>

<comp id="858" class="1005" name="add_ln908_reg_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="32" slack="1"/>
<pin id="860" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln908 "/>
</bind>
</comp>

<comp id="863" class="1005" name="sub_ln909_reg_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="32" slack="1"/>
<pin id="865" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln909 "/>
</bind>
</comp>

<comp id="868" class="1005" name="select_ln908_reg_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="1" slack="1"/>
<pin id="870" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="select_ln908 "/>
</bind>
</comp>

<comp id="873" class="1005" name="trunc_ln893_reg_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="11" slack="1"/>
<pin id="875" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln893 "/>
</bind>
</comp>

<comp id="878" class="1005" name="p_Val2_9_reg_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="32" slack="3"/>
<pin id="880" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="p_Val2_9 "/>
</bind>
</comp>

<comp id="884" class="1005" name="p_Result_27_reg_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="1" slack="1"/>
<pin id="886" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_27 "/>
</bind>
</comp>

<comp id="889" class="1005" name="tmp_V_10_reg_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="32" slack="1"/>
<pin id="891" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_10 "/>
</bind>
</comp>

<comp id="894" class="1005" name="sub_ln894_2_reg_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="32" slack="1"/>
<pin id="896" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln894_2 "/>
</bind>
</comp>

<comp id="900" class="1005" name="icmp_ln908_2_reg_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="1" slack="1"/>
<pin id="902" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln908_2 "/>
</bind>
</comp>

<comp id="905" class="1005" name="select_ln908_5_reg_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="1" slack="1"/>
<pin id="907" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="select_ln908_5 "/>
</bind>
</comp>

<comp id="910" class="1005" name="trunc_ln893_2_reg_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="11" slack="1"/>
<pin id="912" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln893_2 "/>
</bind>
</comp>

<comp id="915" class="1005" name="bitcast_ln734_reg_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="64" slack="1"/>
<pin id="917" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln734 "/>
</bind>
</comp>

<comp id="920" class="1005" name="icmp_ln1506_reg_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="1" slack="1"/>
<pin id="922" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1506 "/>
</bind>
</comp>

<comp id="925" class="1005" name="icmp_ln1506_4_reg_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="1" slack="1"/>
<pin id="927" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1506_4 "/>
</bind>
</comp>

<comp id="930" class="1005" name="p_Result_30_reg_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="64" slack="1"/>
<pin id="932" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_30 "/>
</bind>
</comp>

<comp id="935" class="1005" name="icmp_ln1506_5_reg_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="1" slack="2"/>
<pin id="937" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln1506_5 "/>
</bind>
</comp>

<comp id="940" class="1005" name="icmp_ln1506_6_reg_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="1" slack="2"/>
<pin id="942" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln1506_6 "/>
</bind>
</comp>

<comp id="945" class="1005" name="bitcast_ln734_2_reg_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="64" slack="1"/>
<pin id="947" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln734_2 "/>
</bind>
</comp>

<comp id="950" class="1005" name="select_ln1506_2_reg_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="32" slack="1"/>
<pin id="952" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln1506_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="87"><net_src comp="0" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="22" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="98"><net_src comp="82" pin="3"/><net_sink comp="89" pin=2"/></net>

<net id="104"><net_src comp="0" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="105"><net_src comp="22" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="106"><net_src comp="99" pin="3"/><net_sink comp="89" pin=0"/></net>

<net id="110"><net_src comp="2" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="117"><net_src comp="107" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="118"><net_src comp="111" pin="4"/><net_sink comp="107" pin=0"/></net>

<net id="123"><net_src comp="76" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="129"><net_src comp="14" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="111" pin="4"/><net_sink comp="124" pin=1"/></net>

<net id="131"><net_src comp="16" pin="0"/><net_sink comp="124" pin=2"/></net>

<net id="135"><net_src comp="111" pin="4"/><net_sink comp="132" pin=0"/></net>

<net id="136"><net_src comp="132" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="140"><net_src comp="111" pin="4"/><net_sink comp="137" pin=0"/></net>

<net id="145"><net_src comp="137" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="146"><net_src comp="24" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="150"><net_src comp="141" pin="2"/><net_sink comp="147" pin=0"/></net>

<net id="151"><net_src comp="147" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="156"><net_src comp="107" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="26" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="163"><net_src comp="28" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="89" pin="7"/><net_sink comp="158" pin=1"/></net>

<net id="165"><net_src comp="30" pin="0"/><net_sink comp="158" pin=2"/></net>

<net id="170"><net_src comp="8" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="89" pin="7"/><net_sink comp="166" pin=1"/></net>

<net id="177"><net_src comp="158" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="166" pin="2"/><net_sink comp="172" pin=1"/></net>

<net id="179"><net_src comp="89" pin="7"/><net_sink comp="172" pin=2"/></net>

<net id="186"><net_src comp="32" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="172" pin="3"/><net_sink comp="180" pin=1"/></net>

<net id="188"><net_src comp="30" pin="0"/><net_sink comp="180" pin=2"/></net>

<net id="189"><net_src comp="8" pin="0"/><net_sink comp="180" pin=3"/></net>

<net id="195"><net_src comp="34" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="180" pin="4"/><net_sink comp="190" pin=1"/></net>

<net id="197"><net_src comp="36" pin="0"/><net_sink comp="190" pin=2"/></net>

<net id="202"><net_src comp="38" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="190" pin="3"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="198" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="40" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="216"><net_src comp="42" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="204" pin="2"/><net_sink comp="210" pin=1"/></net>

<net id="218"><net_src comp="10" pin="0"/><net_sink comp="210" pin=2"/></net>

<net id="219"><net_src comp="30" pin="0"/><net_sink comp="210" pin=3"/></net>

<net id="224"><net_src comp="210" pin="4"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="44" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="229"><net_src comp="198" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="234"><net_src comp="46" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="226" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="239"><net_src comp="230" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="244"><net_src comp="6" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="236" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="10" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="204" pin="2"/><net_sink comp="246" pin=1"/></net>

<net id="256"><net_src comp="240" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="246" pin="2"/><net_sink comp="252" pin=1"/></net>

<net id="262"><net_src comp="172" pin="3"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="252" pin="2"/><net_sink comp="258" pin=1"/></net>

<net id="268"><net_src comp="258" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="8" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="275"><net_src comp="28" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="276"><net_src comp="204" pin="2"/><net_sink comp="270" pin=1"/></net>

<net id="277"><net_src comp="30" pin="0"/><net_sink comp="270" pin=2"/></net>

<net id="282"><net_src comp="270" pin="3"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="36" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="289"><net_src comp="28" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="290"><net_src comp="172" pin="3"/><net_sink comp="284" pin=1"/></net>

<net id="291"><net_src comp="204" pin="2"/><net_sink comp="284" pin=2"/></net>

<net id="296"><net_src comp="204" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="8" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="303"><net_src comp="220" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="304"><net_src comp="264" pin="2"/><net_sink comp="298" pin=1"/></net>

<net id="305"><net_src comp="284" pin="3"/><net_sink comp="298" pin=2"/></net>

<net id="310"><net_src comp="198" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="48" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="316"><net_src comp="284" pin="3"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="278" pin="2"/><net_sink comp="312" pin=1"/></net>

<net id="322"><net_src comp="50" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="198" pin="2"/><net_sink comp="318" pin=1"/></net>

<net id="329"><net_src comp="292" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="330"><net_src comp="298" pin="3"/><net_sink comp="324" pin=1"/></net>

<net id="331"><net_src comp="312" pin="2"/><net_sink comp="324" pin=2"/></net>

<net id="335"><net_src comp="190" pin="3"/><net_sink comp="332" pin=0"/></net>

<net id="341"><net_src comp="28" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="342"><net_src comp="89" pin="3"/><net_sink comp="336" pin=1"/></net>

<net id="343"><net_src comp="30" pin="0"/><net_sink comp="336" pin=2"/></net>

<net id="348"><net_src comp="8" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="89" pin="3"/><net_sink comp="344" pin=1"/></net>

<net id="355"><net_src comp="336" pin="3"/><net_sink comp="350" pin=0"/></net>

<net id="356"><net_src comp="344" pin="2"/><net_sink comp="350" pin=1"/></net>

<net id="357"><net_src comp="89" pin="3"/><net_sink comp="350" pin=2"/></net>

<net id="364"><net_src comp="32" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="365"><net_src comp="350" pin="3"/><net_sink comp="358" pin=1"/></net>

<net id="366"><net_src comp="30" pin="0"/><net_sink comp="358" pin=2"/></net>

<net id="367"><net_src comp="8" pin="0"/><net_sink comp="358" pin=3"/></net>

<net id="373"><net_src comp="34" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="374"><net_src comp="358" pin="4"/><net_sink comp="368" pin=1"/></net>

<net id="375"><net_src comp="36" pin="0"/><net_sink comp="368" pin=2"/></net>

<net id="380"><net_src comp="38" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="368" pin="3"/><net_sink comp="376" pin=1"/></net>

<net id="386"><net_src comp="376" pin="2"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="40" pin="0"/><net_sink comp="382" pin=1"/></net>

<net id="394"><net_src comp="42" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="395"><net_src comp="382" pin="2"/><net_sink comp="388" pin=1"/></net>

<net id="396"><net_src comp="10" pin="0"/><net_sink comp="388" pin=2"/></net>

<net id="397"><net_src comp="30" pin="0"/><net_sink comp="388" pin=3"/></net>

<net id="402"><net_src comp="388" pin="4"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="44" pin="0"/><net_sink comp="398" pin=1"/></net>

<net id="407"><net_src comp="376" pin="2"/><net_sink comp="404" pin=0"/></net>

<net id="412"><net_src comp="46" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="404" pin="1"/><net_sink comp="408" pin=1"/></net>

<net id="417"><net_src comp="408" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="422"><net_src comp="6" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="423"><net_src comp="414" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="428"><net_src comp="10" pin="0"/><net_sink comp="424" pin=0"/></net>

<net id="429"><net_src comp="382" pin="2"/><net_sink comp="424" pin=1"/></net>

<net id="434"><net_src comp="418" pin="2"/><net_sink comp="430" pin=0"/></net>

<net id="435"><net_src comp="424" pin="2"/><net_sink comp="430" pin=1"/></net>

<net id="440"><net_src comp="350" pin="3"/><net_sink comp="436" pin=0"/></net>

<net id="441"><net_src comp="430" pin="2"/><net_sink comp="436" pin=1"/></net>

<net id="446"><net_src comp="436" pin="2"/><net_sink comp="442" pin=0"/></net>

<net id="447"><net_src comp="8" pin="0"/><net_sink comp="442" pin=1"/></net>

<net id="453"><net_src comp="28" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="454"><net_src comp="382" pin="2"/><net_sink comp="448" pin=1"/></net>

<net id="455"><net_src comp="30" pin="0"/><net_sink comp="448" pin=2"/></net>

<net id="460"><net_src comp="448" pin="3"/><net_sink comp="456" pin=0"/></net>

<net id="461"><net_src comp="36" pin="0"/><net_sink comp="456" pin=1"/></net>

<net id="467"><net_src comp="28" pin="0"/><net_sink comp="462" pin=0"/></net>

<net id="468"><net_src comp="350" pin="3"/><net_sink comp="462" pin=1"/></net>

<net id="469"><net_src comp="382" pin="2"/><net_sink comp="462" pin=2"/></net>

<net id="474"><net_src comp="382" pin="2"/><net_sink comp="470" pin=0"/></net>

<net id="475"><net_src comp="8" pin="0"/><net_sink comp="470" pin=1"/></net>

<net id="481"><net_src comp="398" pin="2"/><net_sink comp="476" pin=0"/></net>

<net id="482"><net_src comp="442" pin="2"/><net_sink comp="476" pin=1"/></net>

<net id="483"><net_src comp="462" pin="3"/><net_sink comp="476" pin=2"/></net>

<net id="488"><net_src comp="462" pin="3"/><net_sink comp="484" pin=0"/></net>

<net id="489"><net_src comp="456" pin="2"/><net_sink comp="484" pin=1"/></net>

<net id="495"><net_src comp="470" pin="2"/><net_sink comp="490" pin=0"/></net>

<net id="496"><net_src comp="476" pin="3"/><net_sink comp="490" pin=1"/></net>

<net id="497"><net_src comp="484" pin="2"/><net_sink comp="490" pin=2"/></net>

<net id="501"><net_src comp="368" pin="3"/><net_sink comp="498" pin=0"/></net>

<net id="512"><net_src comp="502" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="513"><net_src comp="505" pin="1"/><net_sink comp="508" pin=1"/></net>

<net id="521"><net_src comp="502" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="522"><net_src comp="514" pin="1"/><net_sink comp="517" pin=1"/></net>

<net id="528"><net_src comp="508" pin="2"/><net_sink comp="523" pin=1"/></net>

<net id="529"><net_src comp="517" pin="2"/><net_sink comp="523" pin=2"/></net>

<net id="537"><net_src comp="523" pin="3"/><net_sink comp="533" pin=0"/></net>

<net id="538"><net_src comp="530" pin="1"/><net_sink comp="533" pin=1"/></net>

<net id="545"><net_src comp="52" pin="0"/><net_sink comp="539" pin=0"/></net>

<net id="546"><net_src comp="533" pin="2"/><net_sink comp="539" pin=1"/></net>

<net id="547"><net_src comp="10" pin="0"/><net_sink comp="539" pin=2"/></net>

<net id="548"><net_src comp="54" pin="0"/><net_sink comp="539" pin=3"/></net>

<net id="552"><net_src comp="539" pin="4"/><net_sink comp="549" pin=0"/></net>

<net id="558"><net_src comp="56" pin="0"/><net_sink comp="553" pin=0"/></net>

<net id="559"><net_src comp="533" pin="2"/><net_sink comp="553" pin=1"/></net>

<net id="560"><net_src comp="50" pin="0"/><net_sink comp="553" pin=2"/></net>

<net id="566"><net_src comp="553" pin="3"/><net_sink comp="561" pin=0"/></net>

<net id="567"><net_src comp="58" pin="0"/><net_sink comp="561" pin=1"/></net>

<net id="568"><net_src comp="60" pin="0"/><net_sink comp="561" pin=2"/></net>

<net id="573"><net_src comp="62" pin="0"/><net_sink comp="569" pin=0"/></net>

<net id="578"><net_src comp="569" pin="2"/><net_sink comp="574" pin=0"/></net>

<net id="579"><net_src comp="561" pin="3"/><net_sink comp="574" pin=1"/></net>

<net id="585"><net_src comp="64" pin="0"/><net_sink comp="580" pin=0"/></net>

<net id="586"><net_src comp="574" pin="2"/><net_sink comp="580" pin=2"/></net>

<net id="594"><net_src comp="66" pin="0"/><net_sink comp="587" pin=0"/></net>

<net id="595"><net_src comp="549" pin="1"/><net_sink comp="587" pin=1"/></net>

<net id="596"><net_src comp="580" pin="3"/><net_sink comp="587" pin=2"/></net>

<net id="597"><net_src comp="68" pin="0"/><net_sink comp="587" pin=3"/></net>

<net id="598"><net_src comp="54" pin="0"/><net_sink comp="587" pin=4"/></net>

<net id="602"><net_src comp="587" pin="5"/><net_sink comp="599" pin=0"/></net>

<net id="603"><net_src comp="599" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="610"><net_src comp="70" pin="0"/><net_sink comp="604" pin=0"/></net>

<net id="611"><net_src comp="533" pin="2"/><net_sink comp="604" pin=1"/></net>

<net id="612"><net_src comp="10" pin="0"/><net_sink comp="604" pin=2"/></net>

<net id="613"><net_src comp="68" pin="0"/><net_sink comp="604" pin=3"/></net>

<net id="618"><net_src comp="574" pin="2"/><net_sink comp="614" pin=0"/></net>

<net id="619"><net_src comp="72" pin="0"/><net_sink comp="614" pin=1"/></net>

<net id="624"><net_src comp="604" pin="4"/><net_sink comp="620" pin=0"/></net>

<net id="625"><net_src comp="74" pin="0"/><net_sink comp="620" pin=1"/></net>

<net id="633"><net_src comp="48" pin="0"/><net_sink comp="629" pin=1"/></net>

<net id="637"><net_src comp="629" pin="2"/><net_sink comp="634" pin=0"/></net>

<net id="642"><net_src comp="626" pin="1"/><net_sink comp="638" pin=0"/></net>

<net id="643"><net_src comp="634" pin="1"/><net_sink comp="638" pin=1"/></net>

<net id="648"><net_src comp="50" pin="0"/><net_sink comp="644" pin=0"/></net>

<net id="652"><net_src comp="644" pin="2"/><net_sink comp="649" pin=0"/></net>

<net id="657"><net_src comp="626" pin="1"/><net_sink comp="653" pin=0"/></net>

<net id="658"><net_src comp="649" pin="1"/><net_sink comp="653" pin=1"/></net>

<net id="664"><net_src comp="638" pin="2"/><net_sink comp="659" pin=1"/></net>

<net id="665"><net_src comp="653" pin="2"/><net_sink comp="659" pin=2"/></net>

<net id="673"><net_src comp="659" pin="3"/><net_sink comp="669" pin=0"/></net>

<net id="674"><net_src comp="666" pin="1"/><net_sink comp="669" pin=1"/></net>

<net id="681"><net_src comp="52" pin="0"/><net_sink comp="675" pin=0"/></net>

<net id="682"><net_src comp="669" pin="2"/><net_sink comp="675" pin=1"/></net>

<net id="683"><net_src comp="10" pin="0"/><net_sink comp="675" pin=2"/></net>

<net id="684"><net_src comp="54" pin="0"/><net_sink comp="675" pin=3"/></net>

<net id="688"><net_src comp="675" pin="4"/><net_sink comp="685" pin=0"/></net>

<net id="694"><net_src comp="56" pin="0"/><net_sink comp="689" pin=0"/></net>

<net id="695"><net_src comp="669" pin="2"/><net_sink comp="689" pin=1"/></net>

<net id="696"><net_src comp="50" pin="0"/><net_sink comp="689" pin=2"/></net>

<net id="702"><net_src comp="689" pin="3"/><net_sink comp="697" pin=0"/></net>

<net id="703"><net_src comp="58" pin="0"/><net_sink comp="697" pin=1"/></net>

<net id="704"><net_src comp="60" pin="0"/><net_sink comp="697" pin=2"/></net>

<net id="709"><net_src comp="62" pin="0"/><net_sink comp="705" pin=0"/></net>

<net id="714"><net_src comp="705" pin="2"/><net_sink comp="710" pin=0"/></net>

<net id="715"><net_src comp="697" pin="3"/><net_sink comp="710" pin=1"/></net>

<net id="721"><net_src comp="64" pin="0"/><net_sink comp="716" pin=0"/></net>

<net id="722"><net_src comp="710" pin="2"/><net_sink comp="716" pin=2"/></net>

<net id="730"><net_src comp="66" pin="0"/><net_sink comp="723" pin=0"/></net>

<net id="731"><net_src comp="685" pin="1"/><net_sink comp="723" pin=1"/></net>

<net id="732"><net_src comp="716" pin="3"/><net_sink comp="723" pin=2"/></net>

<net id="733"><net_src comp="68" pin="0"/><net_sink comp="723" pin=3"/></net>

<net id="734"><net_src comp="54" pin="0"/><net_sink comp="723" pin=4"/></net>

<net id="741"><net_src comp="70" pin="0"/><net_sink comp="735" pin=0"/></net>

<net id="742"><net_src comp="669" pin="2"/><net_sink comp="735" pin=1"/></net>

<net id="743"><net_src comp="10" pin="0"/><net_sink comp="735" pin=2"/></net>

<net id="744"><net_src comp="68" pin="0"/><net_sink comp="735" pin=3"/></net>

<net id="749"><net_src comp="710" pin="2"/><net_sink comp="745" pin=0"/></net>

<net id="750"><net_src comp="72" pin="0"/><net_sink comp="745" pin=1"/></net>

<net id="755"><net_src comp="735" pin="4"/><net_sink comp="751" pin=0"/></net>

<net id="756"><net_src comp="74" pin="0"/><net_sink comp="751" pin=1"/></net>

<net id="765"><net_src comp="757" pin="2"/><net_sink comp="761" pin=0"/></net>

<net id="766"><net_src comp="119" pin="2"/><net_sink comp="761" pin=1"/></net>

<net id="771"><net_src comp="8" pin="0"/><net_sink comp="767" pin=1"/></net>

<net id="776"><net_src comp="767" pin="2"/><net_sink comp="772" pin=0"/></net>

<net id="777"><net_src comp="761" pin="2"/><net_sink comp="772" pin=1"/></net>

<net id="783"><net_src comp="772" pin="2"/><net_sink comp="778" pin=0"/></net>

<net id="784"><net_src comp="8" pin="0"/><net_sink comp="778" pin=1"/></net>

<net id="785"><net_src comp="778" pin="3"/><net_sink comp="89" pin=4"/></net>

<net id="789"><net_src comp="786" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="798"><net_src comp="790" pin="2"/><net_sink comp="794" pin=0"/></net>

<net id="799"><net_src comp="119" pin="2"/><net_sink comp="794" pin=1"/></net>

<net id="804"><net_src comp="8" pin="0"/><net_sink comp="800" pin=1"/></net>

<net id="809"><net_src comp="800" pin="2"/><net_sink comp="805" pin=0"/></net>

<net id="810"><net_src comp="794" pin="2"/><net_sink comp="805" pin=1"/></net>

<net id="816"><net_src comp="805" pin="2"/><net_sink comp="811" pin=0"/></net>

<net id="817"><net_src comp="8" pin="0"/><net_sink comp="811" pin=1"/></net>

<net id="821"><net_src comp="124" pin="3"/><net_sink comp="818" pin=0"/></net>

<net id="825"><net_src comp="82" pin="3"/><net_sink comp="822" pin=0"/></net>

<net id="826"><net_src comp="822" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="830"><net_src comp="99" pin="3"/><net_sink comp="827" pin=0"/></net>

<net id="831"><net_src comp="827" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="835"><net_src comp="152" pin="2"/><net_sink comp="832" pin=0"/></net>

<net id="836"><net_src comp="832" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="840"><net_src comp="89" pin="7"/><net_sink comp="837" pin=0"/></net>

<net id="841"><net_src comp="837" pin="1"/><net_sink comp="767" pin=0"/></net>

<net id="842"><net_src comp="837" pin="1"/><net_sink comp="778" pin=2"/></net>

<net id="846"><net_src comp="158" pin="3"/><net_sink comp="843" pin=0"/></net>

<net id="847"><net_src comp="843" pin="1"/><net_sink comp="580" pin=1"/></net>

<net id="851"><net_src comp="172" pin="3"/><net_sink comp="848" pin=0"/></net>

<net id="852"><net_src comp="848" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="856"><net_src comp="292" pin="2"/><net_sink comp="853" pin=0"/></net>

<net id="857"><net_src comp="853" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="861"><net_src comp="306" pin="2"/><net_sink comp="858" pin=0"/></net>

<net id="862"><net_src comp="858" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="866"><net_src comp="318" pin="2"/><net_sink comp="863" pin=0"/></net>

<net id="867"><net_src comp="863" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="871"><net_src comp="324" pin="3"/><net_sink comp="868" pin=0"/></net>

<net id="872"><net_src comp="868" pin="1"/><net_sink comp="530" pin=0"/></net>

<net id="876"><net_src comp="332" pin="1"/><net_sink comp="873" pin=0"/></net>

<net id="877"><net_src comp="873" pin="1"/><net_sink comp="569" pin=1"/></net>

<net id="881"><net_src comp="89" pin="3"/><net_sink comp="878" pin=0"/></net>

<net id="882"><net_src comp="878" pin="1"/><net_sink comp="800" pin=0"/></net>

<net id="883"><net_src comp="878" pin="1"/><net_sink comp="811" pin=2"/></net>

<net id="887"><net_src comp="336" pin="3"/><net_sink comp="884" pin=0"/></net>

<net id="888"><net_src comp="884" pin="1"/><net_sink comp="716" pin=1"/></net>

<net id="892"><net_src comp="350" pin="3"/><net_sink comp="889" pin=0"/></net>

<net id="893"><net_src comp="889" pin="1"/><net_sink comp="626" pin=0"/></net>

<net id="897"><net_src comp="376" pin="2"/><net_sink comp="894" pin=0"/></net>

<net id="898"><net_src comp="894" pin="1"/><net_sink comp="629" pin=0"/></net>

<net id="899"><net_src comp="894" pin="1"/><net_sink comp="644" pin=1"/></net>

<net id="903"><net_src comp="470" pin="2"/><net_sink comp="900" pin=0"/></net>

<net id="904"><net_src comp="900" pin="1"/><net_sink comp="659" pin=0"/></net>

<net id="908"><net_src comp="490" pin="3"/><net_sink comp="905" pin=0"/></net>

<net id="909"><net_src comp="905" pin="1"/><net_sink comp="666" pin=0"/></net>

<net id="913"><net_src comp="498" pin="1"/><net_sink comp="910" pin=0"/></net>

<net id="914"><net_src comp="910" pin="1"/><net_sink comp="705" pin=1"/></net>

<net id="918"><net_src comp="599" pin="1"/><net_sink comp="915" pin=0"/></net>

<net id="919"><net_src comp="915" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="923"><net_src comp="614" pin="2"/><net_sink comp="920" pin=0"/></net>

<net id="924"><net_src comp="920" pin="1"/><net_sink comp="757" pin=1"/></net>

<net id="928"><net_src comp="620" pin="2"/><net_sink comp="925" pin=0"/></net>

<net id="929"><net_src comp="925" pin="1"/><net_sink comp="757" pin=0"/></net>

<net id="933"><net_src comp="723" pin="5"/><net_sink comp="930" pin=0"/></net>

<net id="934"><net_src comp="930" pin="1"/><net_sink comp="786" pin=0"/></net>

<net id="938"><net_src comp="745" pin="2"/><net_sink comp="935" pin=0"/></net>

<net id="939"><net_src comp="935" pin="1"/><net_sink comp="790" pin=1"/></net>

<net id="943"><net_src comp="751" pin="2"/><net_sink comp="940" pin=0"/></net>

<net id="944"><net_src comp="940" pin="1"/><net_sink comp="790" pin=0"/></net>

<net id="948"><net_src comp="786" pin="1"/><net_sink comp="945" pin=0"/></net>

<net id="949"><net_src comp="945" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="953"><net_src comp="811" pin="3"/><net_sink comp="950" pin=0"/></net>

<net id="954"><net_src comp="950" pin="1"/><net_sink comp="89" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_0_V | {5 7 }
 - Input state : 
	Port: hw_act_layer2 : output_0_V | {2 3 }
  - Chain level:
	State 1
	State 2
		tmp_32 : 1
		br_ln108 : 2
		i_cast29 : 1
		empty_55 : 1
		output_0_V_addr : 2
		p_Val2_s : 3
		or_ln108 : 2
		zext_ln885 : 2
		output_0_V_addr_2 : 3
		p_Val2_9 : 4
	State 3
		p_Result_23 : 1
		tmp_V : 1
		tmp_V_9 : 2
		p_Result_24 : 3
		l : 4
		sub_ln894 : 5
		lsb_index : 6
		tmp_34 : 7
		icmp_ln896 : 8
		trunc_ln897 : 6
		sub_ln897 : 7
		zext_ln897 : 8
		lshr_ln897 : 9
		shl_ln899 : 7
		or_ln899_3 : 10
		and_ln899 : 10
		icmp_ln899 : 10
		tmp_35 : 7
		xor_ln899 : 8
		p_Result_25 : 7
		icmp_ln908 : 7
		select_ln896 : 11
		add_ln908 : 6
		and_ln899_4 : 8
		sub_ln909 : 6
		select_ln908 : 12
		trunc_ln893 : 5
		p_Result_27 : 1
		tmp_V_7 : 1
		tmp_V_10 : 2
		p_Result_28 : 3
		l_2 : 4
		sub_ln894_2 : 5
		lsb_index_2 : 6
		tmp_38 : 7
		icmp_ln896_2 : 8
		trunc_ln897_2 : 6
		sub_ln897_2 : 7
		zext_ln897_2 : 8
		lshr_ln897_2 : 9
		shl_ln899_2 : 7
		or_ln899 : 10
		and_ln899_6 : 10
		icmp_ln899_2 : 10
		tmp_39 : 7
		xor_ln899_2 : 8
		p_Result_29 : 7
		icmp_ln908_2 : 7
		select_ln896_2 : 11
		and_ln899_5 : 8
		select_ln908_5 : 12
		trunc_ln893_2 : 5
	State 4
		lshr_ln908 : 1
		shl_ln909 : 1
		m_10 : 2
		m_11 : 3
		m_16 : 4
		zext_ln912 : 5
		p_Result_s : 4
		select_ln893 : 5
		add_ln915 : 6
		tmp : 7
		p_Result_26 : 8
		bitcast_ln734 : 9
		trunc_ln7 : 4
		icmp_ln1506 : 7
		icmp_ln1506_4 : 5
		tmp_4 : 10
		zext_ln908_2 : 1
		lshr_ln908_2 : 2
		zext_ln909_2 : 1
		shl_ln909_2 : 2
		m_12 : 3
		m_13 : 4
		m : 5
		zext_ln912_2 : 6
		p_Result_21 : 5
		select_ln893_2 : 6
		add_ln915_2 : 7
		tmp_2 : 8
		p_Result_30 : 9
		trunc_ln1506_2 : 5
		icmp_ln1506_5 : 8
		icmp_ln1506_6 : 6
	State 5
		and_ln1506 : 1
		and_ln1506_4 : 1
		select_ln1506 : 1
		store_ln111 : 2
		tmp_5 : 1
	State 6
		and_ln1506_5 : 1
		and_ln1506_6 : 1
		select_ln1506_2 : 1
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|          |    shl_ln899_fu_246    |    0    |   100   |
|    shl   |   shl_ln899_2_fu_424   |    0    |   100   |
|          |    shl_ln909_fu_517    |    0    |   100   |
|          |   shl_ln909_2_fu_653   |    0    |   100   |
|----------|------------------------|---------|---------|
|          |    add_ln108_fu_152    |    0    |    13   |
|          |    lsb_index_fu_204    |    0    |    39   |
|          |    add_ln908_fu_306    |    0    |    39   |
|          |   lsb_index_2_fu_382   |    0    |    39   |
|    add   |       m_11_fu_533      |    0    |    71   |
|          |    add_ln915_fu_574    |    0    |    17   |
|          |   add_ln908_2_fu_629   |    0    |    39   |
|          |       m_13_fu_669      |    0    |    71   |
|          |   add_ln915_2_fu_710   |    0    |    17   |
|----------|------------------------|---------|---------|
|          |      tmp_V_fu_166      |    0    |    39   |
|          |    sub_ln894_fu_198    |    0    |    39   |
|          |    sub_ln897_fu_230    |    0    |    13   |
|          |    sub_ln909_fu_318    |    0    |    39   |
|    sub   |     tmp_V_7_fu_344     |    0    |    39   |
|          |   sub_ln894_2_fu_376   |    0    |    39   |
|          |   sub_ln897_2_fu_408   |    0    |    13   |
|          |    sub_ln915_fu_569    |    0    |    17   |
|          |   sub_ln909_2_fu_644   |    0    |    39   |
|          |   sub_ln915_2_fu_705   |    0    |    17   |
|----------|------------------------|---------|---------|
|          |     tmp_V_9_fu_172     |    0    |    32   |
|          |   select_ln896_fu_298  |    0    |    2    |
|          |   select_ln908_fu_324  |    0    |    2    |
|          |     tmp_V_10_fu_350    |    0    |    32   |
|          |  select_ln896_2_fu_476 |    0    |    2    |
|  select  |  select_ln908_5_fu_490 |    0    |    2    |
|          |       m_10_fu_523      |    0    |    56   |
|          |   select_ln893_fu_561  |    0    |    10   |
|          |       m_12_fu_659      |    0    |    56   |
|          |  select_ln893_2_fu_697 |    0    |    10   |
|          |  select_ln1506_fu_778  |    0    |    32   |
|          | select_ln1506_2_fu_811 |    0    |    32   |
|----------|------------------------|---------|---------|
|          |    icmp_ln896_fu_220   |    0    |    19   |
|          |    icmp_ln899_fu_264   |    0    |    20   |
|          |    icmp_ln908_fu_292   |    0    |    20   |
|          |   icmp_ln896_2_fu_398  |    0    |    19   |
|          |   icmp_ln899_2_fu_442  |    0    |    20   |
|   icmp   |   icmp_ln908_2_fu_470  |    0    |    20   |
|          |   icmp_ln1506_fu_614   |    0    |    11   |
|          |  icmp_ln1506_4_fu_620  |    0    |    24   |
|          |  icmp_ln1506_5_fu_745  |    0    |    11   |
|          |  icmp_ln1506_6_fu_751  |    0    |    24   |
|          |    icmp_ln885_fu_767   |    0    |    20   |
|          |   icmp_ln885_2_fu_800  |    0    |    20   |
|----------|------------------------|---------|---------|
|          |    lshr_ln897_fu_240   |    0    |    13   |
|   lshr   |   lshr_ln897_2_fu_418  |    0    |    13   |
|          |    lshr_ln908_fu_508   |    0    |   100   |
|          |   lshr_ln908_2_fu_638  |    0    |   100   |
|----------|------------------------|---------|---------|
|          |    and_ln899_fu_258    |    0    |    32   |
|          |   and_ln899_4_fu_312   |    0    |    2    |
|          |   and_ln899_6_fu_436   |    0    |    32   |
|    and   |   and_ln899_5_fu_484   |    0    |    2    |
|          |    and_ln1506_fu_761   |    0    |    2    |
|          |   and_ln1506_4_fu_772  |    0    |    2    |
|          |   and_ln1506_5_fu_794  |    0    |    2    |
|          |   and_ln1506_6_fu_805  |    0    |    2    |
|----------|------------------------|---------|---------|
|          |     or_ln108_fu_141    |    0    |    0    |
|          |    or_ln899_3_fu_252   |    0    |    32   |
|    or    |     or_ln899_fu_430    |    0    |    32   |
|          |    or_ln1506_fu_757    |    0    |    2    |
|          |   or_ln1506_2_fu_790   |    0    |    2    |
|----------|------------------------|---------|---------|
|    xor   |    xor_ln899_fu_278    |    0    |    2    |
|          |   xor_ln899_2_fu_456   |    0    |    2    |
|----------|------------------------|---------|---------|
|   dcmp   |       grp_fu_119       |    0    |    0    |
|----------|------------------------|---------|---------|
|          |      tmp_32_fu_124     |    0    |    0    |
|          |   p_Result_23_fu_158   |    0    |    0    |
|          |      tmp_35_fu_270     |    0    |    0    |
|          |   p_Result_25_fu_284   |    0    |    0    |
| bitselect|   p_Result_27_fu_336   |    0    |    0    |
|          |      tmp_39_fu_448     |    0    |    0    |
|          |   p_Result_29_fu_462   |    0    |    0    |
|          |    p_Result_s_fu_553   |    0    |    0    |
|          |   p_Result_21_fu_689   |    0    |    0    |
|----------|------------------------|---------|---------|
|          |     i_cast29_fu_132    |    0    |    0    |
|          |    zext_ln885_fu_147   |    0    |    0    |
|          |    zext_ln897_fu_236   |    0    |    0    |
|          |   zext_ln897_2_fu_414  |    0    |    0    |
|          |    zext_ln907_fu_502   |    0    |    0    |
|          |    zext_ln908_fu_505   |    0    |    0    |
|   zext   |    zext_ln909_fu_514   |    0    |    0    |
|          |    zext_ln911_fu_530   |    0    |    0    |
|          |    zext_ln912_fu_549   |    0    |    0    |
|          |   zext_ln907_2_fu_626  |    0    |    0    |
|          |   zext_ln908_2_fu_634  |    0    |    0    |
|          |   zext_ln909_2_fu_649  |    0    |    0    |
|          |   zext_ln911_2_fu_666  |    0    |    0    |
|          |   zext_ln912_2_fu_685  |    0    |    0    |
|----------|------------------------|---------|---------|
|          |     empty_55_fu_137    |    0    |    0    |
|          |   trunc_ln897_fu_226   |    0    |    0    |
|   trunc  |   trunc_ln893_fu_332   |    0    |    0    |
|          |  trunc_ln897_2_fu_404  |    0    |    0    |
|          |  trunc_ln893_2_fu_498  |    0    |    0    |
|----------|------------------------|---------|---------|
|          |   p_Result_24_fu_180   |    0    |    0    |
|          |      tmp_34_fu_210     |    0    |    0    |
|          |   p_Result_28_fu_358   |    0    |    0    |
|partselect|      tmp_38_fu_388     |    0    |    0    |
|          |       m_16_fu_539      |    0    |    0    |
|          |    trunc_ln7_fu_604    |    0    |    0    |
|          |        m_fu_675        |    0    |    0    |
|          |  trunc_ln1506_2_fu_735 |    0    |    0    |
|----------|------------------------|---------|---------|
|   cttz   |        l_fu_190        |    0    |    0    |
|          |       l_2_fu_368       |    0    |    0    |
|----------|------------------------|---------|---------|
|bitconcatenate|       tmp_fu_580       |    0    |    0    |
|          |      tmp_2_fu_716      |    0    |    0    |
|----------|------------------------|---------|---------|
|  partset |   p_Result_26_fu_587   |    0    |    0    |
|          |   p_Result_30_fu_723   |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |   1909  |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|    add_ln108_reg_832    |    6   |
|    add_ln908_reg_858    |   32   |
| bitcast_ln734_2_reg_945 |   64   |
|  bitcast_ln734_reg_915  |   64   |
|        i_reg_107        |    6   |
|  icmp_ln1506_4_reg_925  |    1   |
|  icmp_ln1506_5_reg_935  |    1   |
|  icmp_ln1506_6_reg_940  |    1   |
|   icmp_ln1506_reg_920   |    1   |
|   icmp_ln908_2_reg_900  |    1   |
|    icmp_ln908_reg_853   |    1   |
|output_0_V_addr_2_reg_827|    5   |
| output_0_V_addr_reg_822 |    5   |
|   p_Result_23_reg_843   |    1   |
|   p_Result_27_reg_884   |    1   |
|   p_Result_30_reg_930   |   64   |
|     p_Val2_9_reg_878    |   32   |
|     p_Val2_s_reg_837    |   32   |
| select_ln1506_2_reg_950 |   32   |
|  select_ln908_5_reg_905 |    1   |
|   select_ln908_reg_868  |    1   |
|   sub_ln894_2_reg_894   |   32   |
|    sub_ln909_reg_863    |   32   |
|      tmp_32_reg_818     |    1   |
|     tmp_V_10_reg_889    |   32   |
|     tmp_V_9_reg_848     |   32   |
|  trunc_ln893_2_reg_910  |   11   |
|   trunc_ln893_reg_873   |   11   |
+-------------------------+--------+
|          Total          |   503  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_89 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_89 |  p2  |   2  |   0  |    0   ||    9    |
|     i_reg_107    |  p0  |   2  |   6  |   12   ||    9    |
|    grp_fu_119    |  p0  |   4  |  64  |   256  ||    20   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   278  ||  2.072  ||    47   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |  1909  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    2   |    -   |   47   |
|  Register |    -   |   503  |    -   |
+-----------+--------+--------+--------+
|   Total   |    2   |   503  |  1956  |
+-----------+--------+--------+--------+
