<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>STM32F4xx_HAL_Driver: Src/stm32f4xx_ll_fmc.c File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">STM32F4xx_HAL_Driver
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_413f4e031a85da0d68269c6fd2f76e1c.html">Src</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">stm32f4xx_ll_fmc.c File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>FMC Low Layer HAL module driver.  
<a href="#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga69f71e9189dab5f8b384065a9165b8bd"><td class="memItemLeft" align="right" valign="top">HAL_StatusTypeDef&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___f_m_c___l_l___n_o_r_s_r_a_m___private___functions___group1.html#ga69f71e9189dab5f8b384065a9165b8bd">FMC_NORSRAM_Init</a> (FMC_NORSRAM_TypeDef *Device, FMC_NORSRAM_InitTypeDef *Init)</td></tr>
<tr class="memdesc:ga69f71e9189dab5f8b384065a9165b8bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialize the FMC_NORSRAM device according to the specified control parameters in the FMC_NORSRAM_InitTypeDef.  <a href="group___f_m_c___l_l___n_o_r_s_r_a_m___private___functions___group1.html#ga69f71e9189dab5f8b384065a9165b8bd">More...</a><br /></td></tr>
<tr class="separator:ga69f71e9189dab5f8b384065a9165b8bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bdfef91b866a10a7c91385018db5618"><td class="memItemLeft" align="right" valign="top">HAL_StatusTypeDef&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___f_m_c___l_l___n_o_r_s_r_a_m___private___functions___group1.html#ga5bdfef91b866a10a7c91385018db5618">FMC_NORSRAM_DeInit</a> (FMC_NORSRAM_TypeDef *Device, FMC_NORSRAM_EXTENDED_TypeDef *ExDevice, uint32_t Bank)</td></tr>
<tr class="memdesc:ga5bdfef91b866a10a7c91385018db5618"><td class="mdescLeft">&#160;</td><td class="mdescRight">DeInitialize the FMC_NORSRAM peripheral.  <a href="group___f_m_c___l_l___n_o_r_s_r_a_m___private___functions___group1.html#ga5bdfef91b866a10a7c91385018db5618">More...</a><br /></td></tr>
<tr class="separator:ga5bdfef91b866a10a7c91385018db5618"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95dcf37fab03f8995bbacca99f7092ff"><td class="memItemLeft" align="right" valign="top">HAL_StatusTypeDef&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___f_m_c___l_l___n_o_r_s_r_a_m___private___functions___group1.html#ga95dcf37fab03f8995bbacca99f7092ff">FMC_NORSRAM_Timing_Init</a> (FMC_NORSRAM_TypeDef *Device, <a class="el" href="struct_f_m_c___n_o_r_s_r_a_m___timing_type_def.html">FMC_NORSRAM_TimingTypeDef</a> *Timing, uint32_t Bank)</td></tr>
<tr class="memdesc:ga95dcf37fab03f8995bbacca99f7092ff"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialize the FMC_NORSRAM Timing according to the specified parameters in the <a class="el" href="struct_f_m_c___n_o_r_s_r_a_m___timing_type_def.html" title="FMC NORSRAM Timing parameters structure definition.">FMC_NORSRAM_TimingTypeDef</a>.  <a href="group___f_m_c___l_l___n_o_r_s_r_a_m___private___functions___group1.html#ga95dcf37fab03f8995bbacca99f7092ff">More...</a><br /></td></tr>
<tr class="separator:ga95dcf37fab03f8995bbacca99f7092ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf59154ca6a3208092f248fe25cd421c5"><td class="memItemLeft" align="right" valign="top">HAL_StatusTypeDef&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___f_m_c___l_l___n_o_r_s_r_a_m___private___functions___group1.html#gaf59154ca6a3208092f248fe25cd421c5">FMC_NORSRAM_Extended_Timing_Init</a> (FMC_NORSRAM_EXTENDED_TypeDef *Device, <a class="el" href="struct_f_m_c___n_o_r_s_r_a_m___timing_type_def.html">FMC_NORSRAM_TimingTypeDef</a> *Timing, uint32_t Bank, uint32_t ExtendedMode)</td></tr>
<tr class="memdesc:gaf59154ca6a3208092f248fe25cd421c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialize the FMC_NORSRAM Extended mode Timing according to the specified parameters in the <a class="el" href="struct_f_m_c___n_o_r_s_r_a_m___timing_type_def.html" title="FMC NORSRAM Timing parameters structure definition.">FMC_NORSRAM_TimingTypeDef</a>.  <a href="group___f_m_c___l_l___n_o_r_s_r_a_m___private___functions___group1.html#gaf59154ca6a3208092f248fe25cd421c5">More...</a><br /></td></tr>
<tr class="separator:gaf59154ca6a3208092f248fe25cd421c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf65abd6e124e49bf83af3c80b27ad332"><td class="memItemLeft" align="right" valign="top">HAL_StatusTypeDef&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___f_m_c___l_l___n_o_r_s_r_a_m___private___functions___group2.html#gaf65abd6e124e49bf83af3c80b27ad332">FMC_NORSRAM_WriteOperation_Enable</a> (FMC_NORSRAM_TypeDef *Device, uint32_t Bank)</td></tr>
<tr class="memdesc:gaf65abd6e124e49bf83af3c80b27ad332"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables dynamically FMC_NORSRAM write operation.  <a href="group___f_m_c___l_l___n_o_r_s_r_a_m___private___functions___group2.html#gaf65abd6e124e49bf83af3c80b27ad332">More...</a><br /></td></tr>
<tr class="separator:gaf65abd6e124e49bf83af3c80b27ad332"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5db03521d17c15b98685cc34540d638d"><td class="memItemLeft" align="right" valign="top">HAL_StatusTypeDef&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___f_m_c___l_l___n_o_r_s_r_a_m___private___functions___group2.html#ga5db03521d17c15b98685cc34540d638d">FMC_NORSRAM_WriteOperation_Disable</a> (FMC_NORSRAM_TypeDef *Device, uint32_t Bank)</td></tr>
<tr class="memdesc:ga5db03521d17c15b98685cc34540d638d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables dynamically FMC_NORSRAM write operation.  <a href="group___f_m_c___l_l___n_o_r_s_r_a_m___private___functions___group2.html#ga5db03521d17c15b98685cc34540d638d">More...</a><br /></td></tr>
<tr class="separator:ga5db03521d17c15b98685cc34540d638d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga350a12b485a4873077c17ea33e8135e6"><td class="memItemLeft" align="right" valign="top">HAL_StatusTypeDef&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l___f_m_c___n_a_n_d___group1.html#ga350a12b485a4873077c17ea33e8135e6">FMC_NAND_Init</a> (FMC_NAND_TypeDef *Device, <a class="el" href="struct_f_m_c___n_a_n_d___init_type_def.html">FMC_NAND_InitTypeDef</a> *Init)</td></tr>
<tr class="memdesc:ga350a12b485a4873077c17ea33e8135e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initializes the FMC_NAND device according to the specified control parameters in the FMC_NAND_HandleTypeDef.  <a href="group___h_a_l___f_m_c___n_a_n_d___group1.html#ga350a12b485a4873077c17ea33e8135e6">More...</a><br /></td></tr>
<tr class="separator:ga350a12b485a4873077c17ea33e8135e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d4a635307ee611e2367ca2cba97d9d6"><td class="memItemLeft" align="right" valign="top">HAL_StatusTypeDef&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l___f_m_c___n_a_n_d___group1.html#ga1d4a635307ee611e2367ca2cba97d9d6">FMC_NAND_CommonSpace_Timing_Init</a> (FMC_NAND_TypeDef *Device, <a class="el" href="struct_f_m_c___n_a_n_d___p_c_c___timing_type_def.html">FMC_NAND_PCC_TimingTypeDef</a> *Timing, uint32_t Bank)</td></tr>
<tr class="memdesc:ga1d4a635307ee611e2367ca2cba97d9d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initializes the FMC_NAND Common space Timing according to the specified parameters in the <a class="el" href="struct_f_m_c___n_a_n_d___p_c_c___timing_type_def.html" title="FMC NAND/PCCARD Timing parameters structure definition.">FMC_NAND_PCC_TimingTypeDef</a>.  <a href="group___h_a_l___f_m_c___n_a_n_d___group1.html#ga1d4a635307ee611e2367ca2cba97d9d6">More...</a><br /></td></tr>
<tr class="separator:ga1d4a635307ee611e2367ca2cba97d9d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4466e188ee95374ab26afffaae8dd496"><td class="memItemLeft" align="right" valign="top">HAL_StatusTypeDef&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l___f_m_c___n_a_n_d___group1.html#ga4466e188ee95374ab26afffaae8dd496">FMC_NAND_AttributeSpace_Timing_Init</a> (FMC_NAND_TypeDef *Device, <a class="el" href="struct_f_m_c___n_a_n_d___p_c_c___timing_type_def.html">FMC_NAND_PCC_TimingTypeDef</a> *Timing, uint32_t Bank)</td></tr>
<tr class="memdesc:ga4466e188ee95374ab26afffaae8dd496"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initializes the FMC_NAND Attribute space Timing according to the specified parameters in the <a class="el" href="struct_f_m_c___n_a_n_d___p_c_c___timing_type_def.html" title="FMC NAND/PCCARD Timing parameters structure definition.">FMC_NAND_PCC_TimingTypeDef</a>.  <a href="group___h_a_l___f_m_c___n_a_n_d___group1.html#ga4466e188ee95374ab26afffaae8dd496">More...</a><br /></td></tr>
<tr class="separator:ga4466e188ee95374ab26afffaae8dd496"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa08341e94ce1b34d8008ca45b162c8b8"><td class="memItemLeft" align="right" valign="top">HAL_StatusTypeDef&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l___f_m_c___n_a_n_d___group1.html#gaa08341e94ce1b34d8008ca45b162c8b8">FMC_NAND_DeInit</a> (FMC_NAND_TypeDef *Device, uint32_t Bank)</td></tr>
<tr class="memdesc:gaa08341e94ce1b34d8008ca45b162c8b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">DeInitializes the FMC_NAND device.  <a href="group___h_a_l___f_m_c___n_a_n_d___group1.html#gaa08341e94ce1b34d8008ca45b162c8b8">More...</a><br /></td></tr>
<tr class="separator:gaa08341e94ce1b34d8008ca45b162c8b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f4f2bd5aac7047be227344b99b371a1"><td class="memItemLeft" align="right" valign="top">HAL_StatusTypeDef&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l___f_m_c___n_a_n_d___group2.html#ga9f4f2bd5aac7047be227344b99b371a1">FMC_NAND_ECC_Enable</a> (FMC_NAND_TypeDef *Device, uint32_t Bank)</td></tr>
<tr class="memdesc:ga9f4f2bd5aac7047be227344b99b371a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables dynamically FMC_NAND ECC feature.  <a href="group___h_a_l___f_m_c___n_a_n_d___group2.html#ga9f4f2bd5aac7047be227344b99b371a1">More...</a><br /></td></tr>
<tr class="separator:ga9f4f2bd5aac7047be227344b99b371a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga567e17faf0dd3db7148be9dd1dc1da4b"><td class="memItemLeft" align="right" valign="top">HAL_StatusTypeDef&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l___f_m_c___n_a_n_d___group2.html#ga567e17faf0dd3db7148be9dd1dc1da4b">FMC_NAND_ECC_Disable</a> (FMC_NAND_TypeDef *Device, uint32_t Bank)</td></tr>
<tr class="memdesc:ga567e17faf0dd3db7148be9dd1dc1da4b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables dynamically FMC_NAND ECC feature.  <a href="group___h_a_l___f_m_c___n_a_n_d___group2.html#ga567e17faf0dd3db7148be9dd1dc1da4b">More...</a><br /></td></tr>
<tr class="separator:ga567e17faf0dd3db7148be9dd1dc1da4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad992995f2c9337ca28d4fad0de69a8d3"><td class="memItemLeft" align="right" valign="top">HAL_StatusTypeDef&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l___f_m_c___n_a_n_d___group2.html#gad992995f2c9337ca28d4fad0de69a8d3">FMC_NAND_GetECC</a> (FMC_NAND_TypeDef *Device, uint32_t *ECCval, uint32_t Bank, uint32_t Timeout)</td></tr>
<tr class="memdesc:gad992995f2c9337ca28d4fad0de69a8d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables dynamically FMC_NAND ECC feature.  <a href="group___h_a_l___f_m_c___n_a_n_d___group2.html#gad992995f2c9337ca28d4fad0de69a8d3">More...</a><br /></td></tr>
<tr class="separator:gad992995f2c9337ca28d4fad0de69a8d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f4f2bd5aac7047be227344b99b371a1"><td class="memItemLeft" align="right" valign="top">HAL_StatusTypeDef&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___f_m_c___l_l___n_a_n_d___private___functions___group2.html#ga9f4f2bd5aac7047be227344b99b371a1">FMC_NAND_ECC_Enable</a> (FMC_NAND_TypeDef *Device, uint32_t Bank)</td></tr>
<tr class="memdesc:ga9f4f2bd5aac7047be227344b99b371a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables dynamically FMC_NAND ECC feature.  <a href="group___f_m_c___l_l___n_a_n_d___private___functions___group2.html#ga9f4f2bd5aac7047be227344b99b371a1">More...</a><br /></td></tr>
<tr class="separator:ga9f4f2bd5aac7047be227344b99b371a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga567e17faf0dd3db7148be9dd1dc1da4b"><td class="memItemLeft" align="right" valign="top">HAL_StatusTypeDef&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___f_m_c___l_l___n_a_n_d___private___functions___group2.html#ga567e17faf0dd3db7148be9dd1dc1da4b">FMC_NAND_ECC_Disable</a> (FMC_NAND_TypeDef *Device, uint32_t Bank)</td></tr>
<tr class="memdesc:ga567e17faf0dd3db7148be9dd1dc1da4b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables dynamically FMC_NAND ECC feature.  <a href="group___f_m_c___l_l___n_a_n_d___private___functions___group2.html#ga567e17faf0dd3db7148be9dd1dc1da4b">More...</a><br /></td></tr>
<tr class="separator:ga567e17faf0dd3db7148be9dd1dc1da4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad992995f2c9337ca28d4fad0de69a8d3"><td class="memItemLeft" align="right" valign="top">HAL_StatusTypeDef&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___f_m_c___l_l___n_a_n_d___private___functions___group2.html#gad992995f2c9337ca28d4fad0de69a8d3">FMC_NAND_GetECC</a> (FMC_NAND_TypeDef *Device, uint32_t *ECCval, uint32_t Bank, uint32_t Timeout)</td></tr>
<tr class="memdesc:gad992995f2c9337ca28d4fad0de69a8d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables dynamically FMC_NAND ECC feature.  <a href="group___f_m_c___l_l___n_a_n_d___private___functions___group2.html#gad992995f2c9337ca28d4fad0de69a8d3">More...</a><br /></td></tr>
<tr class="separator:gad992995f2c9337ca28d4fad0de69a8d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdd8175d388c6214b6412ee7d2e5ca38"><td class="memItemLeft" align="right" valign="top">HAL_StatusTypeDef&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___f_m_c___l_l___p_c_c_a_r_d___private___functions___group1.html#gafdd8175d388c6214b6412ee7d2e5ca38">FMC_PCCARD_Init</a> (FMC_PCCARD_TypeDef *Device, <a class="el" href="struct_f_m_c___p_c_c_a_r_d___init_type_def.html">FMC_PCCARD_InitTypeDef</a> *Init)</td></tr>
<tr class="memdesc:gafdd8175d388c6214b6412ee7d2e5ca38"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initializes the FMC_PCCARD device according to the specified control parameters in the FMC_PCCARD_HandleTypeDef.  <a href="group___f_m_c___l_l___p_c_c_a_r_d___private___functions___group1.html#gafdd8175d388c6214b6412ee7d2e5ca38">More...</a><br /></td></tr>
<tr class="separator:gafdd8175d388c6214b6412ee7d2e5ca38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga494dcd82d750f10c6b297a69eba300bd"><td class="memItemLeft" align="right" valign="top">HAL_StatusTypeDef&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___f_m_c___l_l___p_c_c_a_r_d___private___functions___group1.html#ga494dcd82d750f10c6b297a69eba300bd">FMC_PCCARD_CommonSpace_Timing_Init</a> (FMC_PCCARD_TypeDef *Device, <a class="el" href="struct_f_m_c___n_a_n_d___p_c_c___timing_type_def.html">FMC_NAND_PCC_TimingTypeDef</a> *Timing)</td></tr>
<tr class="memdesc:ga494dcd82d750f10c6b297a69eba300bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initializes the FMC_PCCARD Common space Timing according to the specified parameters in the <a class="el" href="struct_f_m_c___n_a_n_d___p_c_c___timing_type_def.html" title="FMC NAND/PCCARD Timing parameters structure definition.">FMC_NAND_PCC_TimingTypeDef</a>.  <a href="group___f_m_c___l_l___p_c_c_a_r_d___private___functions___group1.html#ga494dcd82d750f10c6b297a69eba300bd">More...</a><br /></td></tr>
<tr class="separator:ga494dcd82d750f10c6b297a69eba300bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7cc7e01f7007b9a3a5acd4de4354fec6"><td class="memItemLeft" align="right" valign="top">HAL_StatusTypeDef&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___f_m_c___l_l___p_c_c_a_r_d___private___functions___group1.html#ga7cc7e01f7007b9a3a5acd4de4354fec6">FMC_PCCARD_AttributeSpace_Timing_Init</a> (FMC_PCCARD_TypeDef *Device, <a class="el" href="struct_f_m_c___n_a_n_d___p_c_c___timing_type_def.html">FMC_NAND_PCC_TimingTypeDef</a> *Timing)</td></tr>
<tr class="memdesc:ga7cc7e01f7007b9a3a5acd4de4354fec6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initializes the FMC_PCCARD Attribute space Timing according to the specified parameters in the <a class="el" href="struct_f_m_c___n_a_n_d___p_c_c___timing_type_def.html" title="FMC NAND/PCCARD Timing parameters structure definition.">FMC_NAND_PCC_TimingTypeDef</a>.  <a href="group___f_m_c___l_l___p_c_c_a_r_d___private___functions___group1.html#ga7cc7e01f7007b9a3a5acd4de4354fec6">More...</a><br /></td></tr>
<tr class="separator:ga7cc7e01f7007b9a3a5acd4de4354fec6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff524eff07c8a8bca71ebf511dc4a2fd"><td class="memItemLeft" align="right" valign="top">HAL_StatusTypeDef&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___f_m_c___l_l___p_c_c_a_r_d___private___functions___group1.html#gaff524eff07c8a8bca71ebf511dc4a2fd">FMC_PCCARD_IOSpace_Timing_Init</a> (FMC_PCCARD_TypeDef *Device, <a class="el" href="struct_f_m_c___n_a_n_d___p_c_c___timing_type_def.html">FMC_NAND_PCC_TimingTypeDef</a> *Timing)</td></tr>
<tr class="memdesc:gaff524eff07c8a8bca71ebf511dc4a2fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initializes the FMC_PCCARD IO space Timing according to the specified parameters in the <a class="el" href="struct_f_m_c___n_a_n_d___p_c_c___timing_type_def.html" title="FMC NAND/PCCARD Timing parameters structure definition.">FMC_NAND_PCC_TimingTypeDef</a>.  <a href="group___f_m_c___l_l___p_c_c_a_r_d___private___functions___group1.html#gaff524eff07c8a8bca71ebf511dc4a2fd">More...</a><br /></td></tr>
<tr class="separator:gaff524eff07c8a8bca71ebf511dc4a2fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96a80c6de3b63fd1333407ba2ac5d1d6"><td class="memItemLeft" align="right" valign="top">HAL_StatusTypeDef&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___f_m_c___l_l___p_c_c_a_r_d___private___functions___group1.html#ga96a80c6de3b63fd1333407ba2ac5d1d6">FMC_PCCARD_DeInit</a> (FMC_PCCARD_TypeDef *Device)</td></tr>
<tr class="memdesc:ga96a80c6de3b63fd1333407ba2ac5d1d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">DeInitializes the FMC_PCCARD device.  <a href="group___f_m_c___l_l___p_c_c_a_r_d___private___functions___group1.html#ga96a80c6de3b63fd1333407ba2ac5d1d6">More...</a><br /></td></tr>
<tr class="separator:ga96a80c6de3b63fd1333407ba2ac5d1d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac31e934f1ffb131dccc62b6fe6844560"><td class="memItemLeft" align="right" valign="top">HAL_StatusTypeDef&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___f_m_c___l_l___s_d_r_a_m___private___functions___group1.html#gac31e934f1ffb131dccc62b6fe6844560">FMC_SDRAM_Init</a> (FMC_SDRAM_TypeDef *Device, <a class="el" href="struct_f_m_c___s_d_r_a_m___init_type_def.html">FMC_SDRAM_InitTypeDef</a> *Init)</td></tr>
<tr class="memdesc:gac31e934f1ffb131dccc62b6fe6844560"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initializes the FMC_SDRAM device according to the specified control parameters in the <a class="el" href="struct_f_m_c___s_d_r_a_m___init_type_def.html" title="FMC SDRAM Configuration Structure definition.">FMC_SDRAM_InitTypeDef</a>.  <a href="group___f_m_c___l_l___s_d_r_a_m___private___functions___group1.html#gac31e934f1ffb131dccc62b6fe6844560">More...</a><br /></td></tr>
<tr class="separator:gac31e934f1ffb131dccc62b6fe6844560"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c28889074955caf3b854e8c99dced73"><td class="memItemLeft" align="right" valign="top">HAL_StatusTypeDef&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___f_m_c___l_l___s_d_r_a_m___private___functions___group1.html#ga7c28889074955caf3b854e8c99dced73">FMC_SDRAM_Timing_Init</a> (FMC_SDRAM_TypeDef *Device, <a class="el" href="struct_f_m_c___s_d_r_a_m___timing_type_def.html">FMC_SDRAM_TimingTypeDef</a> *Timing, uint32_t Bank)</td></tr>
<tr class="memdesc:ga7c28889074955caf3b854e8c99dced73"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initializes the FMC_SDRAM device timing according to the specified parameters in the <a class="el" href="struct_f_m_c___s_d_r_a_m___timing_type_def.html" title="FMC SDRAM Timing parameters structure definition.">FMC_SDRAM_TimingTypeDef</a>.  <a href="group___f_m_c___l_l___s_d_r_a_m___private___functions___group1.html#ga7c28889074955caf3b854e8c99dced73">More...</a><br /></td></tr>
<tr class="separator:ga7c28889074955caf3b854e8c99dced73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga893cc61d8d10a5f828937665c32ae6a3"><td class="memItemLeft" align="right" valign="top">HAL_StatusTypeDef&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___f_m_c___l_l___s_d_r_a_m___private___functions___group1.html#ga893cc61d8d10a5f828937665c32ae6a3">FMC_SDRAM_DeInit</a> (FMC_SDRAM_TypeDef *Device, uint32_t Bank)</td></tr>
<tr class="memdesc:ga893cc61d8d10a5f828937665c32ae6a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">DeInitializes the FMC_SDRAM peripheral.  <a href="group___f_m_c___l_l___s_d_r_a_m___private___functions___group1.html#ga893cc61d8d10a5f828937665c32ae6a3">More...</a><br /></td></tr>
<tr class="separator:ga893cc61d8d10a5f828937665c32ae6a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae479dff64b562136b1630ece63af9e98"><td class="memItemLeft" align="right" valign="top">HAL_StatusTypeDef&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___f_m_c___l_l___s_d_r_a_m_private___functions___group2.html#gae479dff64b562136b1630ece63af9e98">FMC_SDRAM_WriteProtection_Enable</a> (FMC_SDRAM_TypeDef *Device, uint32_t Bank)</td></tr>
<tr class="memdesc:gae479dff64b562136b1630ece63af9e98"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables dynamically FMC_SDRAM write protection.  <a href="group___f_m_c___l_l___s_d_r_a_m_private___functions___group2.html#gae479dff64b562136b1630ece63af9e98">More...</a><br /></td></tr>
<tr class="separator:gae479dff64b562136b1630ece63af9e98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga277d3d1a938a9482d66a14cd45ed1305"><td class="memItemLeft" align="right" valign="top">HAL_StatusTypeDef&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___f_m_c___l_l___s_d_r_a_m_private___functions___group2.html#ga277d3d1a938a9482d66a14cd45ed1305">FMC_SDRAM_WriteProtection_Disable</a> (FMC_SDRAM_TypeDef *Device, uint32_t Bank)</td></tr>
<tr class="memdesc:ga277d3d1a938a9482d66a14cd45ed1305"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables dynamically FMC_SDRAM write protection.  <a href="group___f_m_c___l_l___s_d_r_a_m_private___functions___group2.html#ga277d3d1a938a9482d66a14cd45ed1305">More...</a><br /></td></tr>
<tr class="separator:ga277d3d1a938a9482d66a14cd45ed1305"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad35de253de4db9128388a51e4ba56e8f"><td class="memItemLeft" align="right" valign="top">HAL_StatusTypeDef&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___f_m_c___l_l___s_d_r_a_m_private___functions___group2.html#gad35de253de4db9128388a51e4ba56e8f">FMC_SDRAM_SendCommand</a> (FMC_SDRAM_TypeDef *Device, <a class="el" href="struct_f_m_c___s_d_r_a_m___command_type_def.html">FMC_SDRAM_CommandTypeDef</a> *Command, uint32_t Timeout)</td></tr>
<tr class="memdesc:gad35de253de4db9128388a51e4ba56e8f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Send Command to the FMC SDRAM bank.  <a href="group___f_m_c___l_l___s_d_r_a_m_private___functions___group2.html#gad35de253de4db9128388a51e4ba56e8f">More...</a><br /></td></tr>
<tr class="separator:gad35de253de4db9128388a51e4ba56e8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8704a78ec9ae7b0fa92dd5ae5df95e0"><td class="memItemLeft" align="right" valign="top">HAL_StatusTypeDef&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___f_m_c___l_l___s_d_r_a_m_private___functions___group2.html#gaf8704a78ec9ae7b0fa92dd5ae5df95e0">FMC_SDRAM_ProgramRefreshRate</a> (FMC_SDRAM_TypeDef *Device, uint32_t RefreshRate)</td></tr>
<tr class="memdesc:gaf8704a78ec9ae7b0fa92dd5ae5df95e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Program the SDRAM Memory Refresh rate.  <a href="group___f_m_c___l_l___s_d_r_a_m_private___functions___group2.html#gaf8704a78ec9ae7b0fa92dd5ae5df95e0">More...</a><br /></td></tr>
<tr class="separator:gaf8704a78ec9ae7b0fa92dd5ae5df95e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f18f59507119e129bfdea88f25ca896"><td class="memItemLeft" align="right" valign="top">HAL_StatusTypeDef&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___f_m_c___l_l___s_d_r_a_m_private___functions___group2.html#ga4f18f59507119e129bfdea88f25ca896">FMC_SDRAM_SetAutoRefreshNumber</a> (FMC_SDRAM_TypeDef *Device, uint32_t AutoRefreshNumber)</td></tr>
<tr class="memdesc:ga4f18f59507119e129bfdea88f25ca896"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the Number of consecutive SDRAM Memory auto Refresh commands.  <a href="group___f_m_c___l_l___s_d_r_a_m_private___functions___group2.html#ga4f18f59507119e129bfdea88f25ca896">More...</a><br /></td></tr>
<tr class="separator:ga4f18f59507119e129bfdea88f25ca896"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc01c14afaa0f4c1685a8ad52e0c9eeb"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___f_m_c___l_l___s_d_r_a_m_private___functions___group2.html#gacc01c14afaa0f4c1685a8ad52e0c9eeb">FMC_SDRAM_GetModeStatus</a> (FMC_SDRAM_TypeDef *Device, uint32_t Bank)</td></tr>
<tr class="memdesc:gacc01c14afaa0f4c1685a8ad52e0c9eeb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the indicated FMC SDRAM bank mode status.  <a href="group___f_m_c___l_l___s_d_r_a_m_private___functions___group2.html#gacc01c14afaa0f4c1685a8ad52e0c9eeb">More...</a><br /></td></tr>
<tr class="separator:gacc01c14afaa0f4c1685a8ad52e0c9eeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>FMC Low Layer HAL module driver. </p>
<dl class="section author"><dt>Author</dt><dd>MCD Application Team <pre class="fragment">     This file provides firmware functions to manage the following 
     functionalities of the Flexible Memory Controller (FMC) peripheral memories:
      + Initialization/de-initialization functions
      + Peripheral Control functions 
      + Peripheral State functions
</pre></dd></dl>
<pre class="fragment">==============================================================================
                      ##### FMC peripheral features #####
==============================================================================
[..] The Flexible memory controller (FMC) includes three memory controllers:
     (+) The NOR/PSRAM memory controller
     (+) The NAND/PC Card memory controller
     (+) The Synchronous DRAM (SDRAM) controller 
     
[..] The FMC functional block makes the interface with synchronous and asynchronous static
     memories, SDRAM memories, and 16-bit PC memory cards. Its main purposes are:
     (+) to translate AHB transactions into the appropriate external device protocol
     (+) to meet the access time requirements of the external memory devices
 
[..] All external memories share the addresses, data and control signals with the controller.
     Each external device is accessed by means of a unique Chip Select. The FMC performs
     only one access at a time to an external device.
     The main features of the FMC controller are the following:
      (+) Interface with static-memory mapped devices including:
         (++) Static random access memory (SRAM)
         (++) Read-only memory (ROM)
         (++) NOR Flash memory/OneNAND Flash memory
         (++) PSRAM (4 memory banks)
         (++) 16-bit PC Card compatible devices
         (++) Two banks of NAND Flash memory with ECC hardware to check up to 8 Kbytes of
              data
      (+) Interface with synchronous DRAM (SDRAM) memories
      (+) Independent Chip Select control for each memory bank
      (+) Independent configuration for each memory bank</pre><dl class="section attention"><dt>Attention</dt><dd></dd></dl>
<h2><center>&copy; COPYRIGHT(c) 2017 STMicroelectronics</center></h2>
<p>Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:</p><ol type="1">
<li>Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.</li>
<li>Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.</li>
<li>Neither the name of STMicroelectronics nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.</li>
</ol>
<p>THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. </p>
</div></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.15
</small></address>
</body>
</html>
