$date
	Wed Feb 09 22:03:24 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test_and_gate $end
$var wire 2 ! y [1:0] $end
$var reg 1 " a $end
$var reg 1 # b $end
$scope module iand_gate $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 2 $ y [1:0] $end
$var reg 2 % out [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 %
b0 $
0#
0"
b0 !
$end
#10
1#
#20
b1 !
b1 $
b1 %
1"
#30
b0 !
b0 $
b0 %
0#
#40
