/* Generated by Yosys 0.62+39 (git sha1 131911291-dirty, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC) */

(* src = "dut.sv:1.1-5.10" *)
module adder(a, b, y);
  (* src = "dut.sv:2.17-2.18" *)
  input [7:0] a;
  wire [7:0] a;
  (* src = "dut.sv:2.32-2.33" *)
  input [7:0] b;
  wire [7:0] b;
  (* src = "dut.sv:2.48-2.49" *)
  output [7:0] y;
  wire [7:0] y;
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  wire _13_;
  wire _14_;
  wire _15_;
  wire _16_;
  wire _17_;
  wire _18_;
  wire _19_;
  wire _20_;
  wire _21_;
  wire _22_;
  wire _23_;
  wire _24_;
  wire _25_;
  wire _26_;
  wire _27_;
  wire _28_;
  wire _29_;
  wire _30_;
  wire _31_;
  \$_XOR_  _32_ (
    .A(b[0]),
    .B(a[0]),
    .Y(y[0])
  );
  \$_XNOR_  _33_ (
    .A(b[7]),
    .B(a[7]),
    .Y(_00_)
  );
  \$_NAND_  _34_ (
    .A(b[6]),
    .B(a[6]),
    .Y(_01_)
  );
  \$_XNOR_  _35_ (
    .A(b[6]),
    .B(a[6]),
    .Y(_02_)
  );
  \$_NAND_  _36_ (
    .A(b[5]),
    .B(a[5]),
    .Y(_03_)
  );
  \$_XOR_  _37_ (
    .A(b[5]),
    .B(a[5]),
    .Y(_04_)
  );
  \$_NAND_  _38_ (
    .A(b[4]),
    .B(a[4]),
    .Y(_05_)
  );
  \$_ANDNOT_  _39_ (
    .A(_04_),
    .B(_05_),
    .Y(_06_)
  );
  \$_ANDNOT_  _40_ (
    .A(_03_),
    .B(_06_),
    .Y(_07_)
  );
  \$_XNOR_  _41_ (
    .A(b[4]),
    .B(a[4]),
    .Y(_08_)
  );
  \$_ANDNOT_  _42_ (
    .A(_04_),
    .B(_08_),
    .Y(_09_)
  );
  \$_NAND_  _43_ (
    .A(b[3]),
    .B(a[3]),
    .Y(_10_)
  );
  \$_XOR_  _44_ (
    .A(b[3]),
    .B(a[3]),
    .Y(_11_)
  );
  \$_NAND_  _45_ (
    .A(b[2]),
    .B(a[2]),
    .Y(_12_)
  );
  \$_ANDNOT_  _46_ (
    .A(_11_),
    .B(_12_),
    .Y(_13_)
  );
  \$_ANDNOT_  _47_ (
    .A(_10_),
    .B(_13_),
    .Y(_14_)
  );
  \$_XNOR_  _48_ (
    .A(b[2]),
    .B(a[2]),
    .Y(_15_)
  );
  \$_ANDNOT_  _49_ (
    .A(_11_),
    .B(_15_),
    .Y(_16_)
  );
  \$_NAND_  _50_ (
    .A(b[1]),
    .B(a[1]),
    .Y(_17_)
  );
  \$_XOR_  _51_ (
    .A(b[1]),
    .B(a[1]),
    .Y(_18_)
  );
  \$_NAND_  _52_ (
    .A(b[0]),
    .B(a[0]),
    .Y(_19_)
  );
  \$_ANDNOT_  _53_ (
    .A(_18_),
    .B(_19_),
    .Y(_20_)
  );
  \$_ANDNOT_  _54_ (
    .A(_17_),
    .B(_20_),
    .Y(_21_)
  );
  \$_ANDNOT_  _55_ (
    .A(_16_),
    .B(_21_),
    .Y(_22_)
  );
  \$_ANDNOT_  _56_ (
    .A(_14_),
    .B(_22_),
    .Y(_23_)
  );
  \$_ANDNOT_  _57_ (
    .A(_09_),
    .B(_23_),
    .Y(_24_)
  );
  \$_ANDNOT_  _58_ (
    .A(_07_),
    .B(_24_),
    .Y(_25_)
  );
  \$_NOR_  _59_ (
    .A(_25_),
    .B(_02_),
    .Y(_26_)
  );
  \$_ANDNOT_  _60_ (
    .A(_01_),
    .B(_26_),
    .Y(_27_)
  );
  \$_XOR_  _61_ (
    .A(_27_),
    .B(_00_),
    .Y(y[7])
  );
  \$_XOR_  _62_ (
    .A(_25_),
    .B(_02_),
    .Y(y[6])
  );
  \$_NOR_  _63_ (
    .A(_23_),
    .B(_08_),
    .Y(_28_)
  );
  \$_ORNOT_  _64_ (
    .A(_28_),
    .B(_05_),
    .Y(_29_)
  );
  \$_XOR_  _65_ (
    .A(_29_),
    .B(_04_),
    .Y(y[5])
  );
  \$_XOR_  _66_ (
    .A(_23_),
    .B(_08_),
    .Y(y[4])
  );
  \$_NOR_  _67_ (
    .A(_21_),
    .B(_15_),
    .Y(_30_)
  );
  \$_ORNOT_  _68_ (
    .A(_30_),
    .B(_12_),
    .Y(_31_)
  );
  \$_XOR_  _69_ (
    .A(_31_),
    .B(_11_),
    .Y(y[3])
  );
  \$_XOR_  _70_ (
    .A(_21_),
    .B(_15_),
    .Y(y[2])
  );
  \$_XNOR_  _71_ (
    .A(_19_),
    .B(_18_),
    .Y(y[1])
  );
endmodule

(* src = "dut.sv:27.1-61.10" *)
module alu(clk, A, B, operation, result, CF, ZF, SF);
  (* src = "dut.sv:28.8-28.11" *)
  input clk;
  wire clk;
  (* src = "dut.sv:29.14-29.15" *)
  input [7:0] A;
  wire [7:0] A;
  (* src = "dut.sv:30.14-30.15" *)
  input [7:0] B;
  wire [7:0] B;
  (* src = "dut.sv:31.14-31.23" *)
  input [3:0] operation;
  wire [3:0] operation;
  (* src = "dut.sv:32.19-32.25" *)
  output [7:0] result;
  wire [7:0] result;
  (* src = "dut.sv:33.13-33.15" *)
  output CF;
  wire CF;
  (* src = "dut.sv:34.13-34.15" *)
  output ZF;
  wire ZF;
  (* src = "dut.sv:35.13-35.15" *)
  output SF;
  wire SF;
  (* src = "dut.sv:46.2-60.5" *)
  wire _000_;
  wire _001_;
  wire _002_;
  wire _003_;
  wire _004_;
  wire _005_;
  wire _006_;
  wire _007_;
  wire _008_;
  wire _009_;
  wire _010_;
  wire _011_;
  wire _012_;
  wire _013_;
  wire _014_;
  wire _015_;
  wire _016_;
  wire _017_;
  wire _018_;
  wire _019_;
  wire _020_;
  wire _021_;
  wire _022_;
  wire _023_;
  wire _024_;
  wire _025_;
  wire _026_;
  wire _027_;
  wire _028_;
  wire _029_;
  wire _030_;
  wire _031_;
  wire _032_;
  wire _033_;
  wire _034_;
  wire _035_;
  wire _036_;
  wire _037_;
  wire _038_;
  wire _039_;
  wire _040_;
  wire _041_;
  wire _042_;
  wire _043_;
  wire _044_;
  wire _045_;
  wire _046_;
  wire _047_;
  wire _048_;
  wire _049_;
  wire _050_;
  wire _051_;
  wire _052_;
  wire _053_;
  wire _054_;
  wire _055_;
  wire _056_;
  wire _057_;
  wire _058_;
  wire _059_;
  wire _060_;
  wire _061_;
  wire _062_;
  wire _063_;
  wire _064_;
  wire _065_;
  wire _066_;
  wire _067_;
  wire _068_;
  wire _069_;
  wire _070_;
  wire _071_;
  wire _072_;
  wire _073_;
  wire _074_;
  wire _075_;
  wire _076_;
  wire _077_;
  wire _078_;
  wire _079_;
  wire _080_;
  wire _081_;
  wire _082_;
  wire _083_;
  wire _084_;
  wire _085_;
  wire _086_;
  wire _087_;
  wire _088_;
  wire _089_;
  wire _090_;
  wire _091_;
  (* force_downto = 32'd1 *)
  (* src = "dut.sv:50.17-50.17|dut.sv:48.3-53.10|/home/alain/uhdm2rtlil/out/current/bin/../share/yosys/techmap.v:583.21-583.22" *)
  wire [8:0] _092_;
  (* src = "dut.sv:42.12-42.17" *)
  wire [7:0] added;
  (* src = "dut.sv:41.12-41.15" *)
  wire [8:0] tmp;
  \$_NOT_  _093_ (
    .A(tmp[0]),
    .Y(_042_)
  );
  \$_ANDNOT_  _094_ (
    .A(operation[0]),
    .B(operation[1]),
    .Y(_043_)
  );
  \$_OR_  _095_ (
    .A(operation[3]),
    .B(operation[2]),
    .Y(_044_)
  );
  \$_ANDNOT_  _096_ (
    .A(_043_),
    .B(_044_),
    .Y(_045_)
  );
  \$_OR_  _097_ (
    .A(operation[1]),
    .B(operation[0]),
    .Y(_046_)
  );
  \$_OR_  _098_ (
    .A(_046_),
    .B(_044_),
    .Y(_047_)
  );
  \$_ANDNOT_  _099_ (
    .A(_047_),
    .B(_045_),
    .Y(_048_)
  );
  \$_XNOR_  _100_ (
    .A(A[0]),
    .B(B[0]),
    .Y(_049_)
  );
  \$_ANDNOT_  _101_ (
    .A(_045_),
    .B(_049_),
    .Y(_050_)
  );
  \$_ANDNOT_  _102_ (
    .A(added[0]),
    .B(_047_),
    .Y(_051_)
  );
  \$_NOR_  _103_ (
    .A(_051_),
    .B(_050_),
    .Y(_052_)
  );
  \$_MUX_  _104_ (
    .A(_052_),
    .B(_042_),
    .S(_048_),
    .Y(_053_)
  );
  \$_NOT_  _105_ (
    .A(_053_),
    .Y(_092_[0])
  );
  \$_XNOR_  _106_ (
    .A(A[1]),
    .B(B[1]),
    .Y(_054_)
  );
  \$_ANDNOT_  _107_ (
    .A(B[0]),
    .B(A[0]),
    .Y(_055_)
  );
  \$_XOR_  _108_ (
    .A(_055_),
    .B(_054_),
    .Y(_056_)
  );
  \$_ANDNOT_  _109_ (
    .A(_045_),
    .B(_056_),
    .Y(_057_)
  );
  \$_ANDNOT_  _110_ (
    .A(added[1]),
    .B(_047_),
    .Y(_058_)
  );
  \$_OR_  _111_ (
    .A(_058_),
    .B(_057_),
    .Y(_059_)
  );
  \$_MUX_  _112_ (
    .A(_059_),
    .B(tmp[1]),
    .S(_048_),
    .Y(_092_[1])
  );
  \$_ANDNOT_  _113_ (
    .A(A[7]),
    .B(B[7]),
    .Y(_060_)
  );
  \$_XNOR_  _114_ (
    .A(A[7]),
    .B(B[7]),
    .Y(_061_)
  );
  \$_ORNOT_  _115_ (
    .A(B[6]),
    .B(A[6]),
    .Y(_062_)
  );
  \$_ANDNOT_  _116_ (
    .A(_061_),
    .B(_062_),
    .Y(_063_)
  );
  \$_OR_  _117_ (
    .A(_063_),
    .B(_060_),
    .Y(_064_)
  );
  \$_XOR_  _118_ (
    .A(A[6]),
    .B(B[6]),
    .Y(_065_)
  );
  \$_ANDNOT_  _119_ (
    .A(_061_),
    .B(_065_),
    .Y(_066_)
  );
  \$_ORNOT_  _120_ (
    .A(B[5]),
    .B(A[5]),
    .Y(_067_)
  );
  \$_XNOR_  _121_ (
    .A(A[5]),
    .B(B[5]),
    .Y(_068_)
  );
  \$_ORNOT_  _122_ (
    .A(B[4]),
    .B(A[4]),
    .Y(_069_)
  );
  \$_ANDNOT_  _123_ (
    .A(_068_),
    .B(_069_),
    .Y(_070_)
  );
  \$_ANDNOT_  _124_ (
    .A(_067_),
    .B(_070_),
    .Y(_071_)
  );
  \$_ANDNOT_  _125_ (
    .A(_066_),
    .B(_071_),
    .Y(_072_)
  );
  \$_OR_  _126_ (
    .A(_072_),
    .B(_064_),
    .Y(_073_)
  );
  \$_XOR_  _127_ (
    .A(A[4]),
    .B(B[4]),
    .Y(_074_)
  );
  \$_ANDNOT_  _128_ (
    .A(_068_),
    .B(_074_),
    .Y(_075_)
  );
  \$_AND_  _129_ (
    .A(_075_),
    .B(_066_),
    .Y(_076_)
  );
  \$_ORNOT_  _130_ (
    .A(B[3]),
    .B(A[3]),
    .Y(_077_)
  );
  \$_XNOR_  _131_ (
    .A(A[3]),
    .B(B[3]),
    .Y(_078_)
  );
  \$_ORNOT_  _132_ (
    .A(B[2]),
    .B(A[2]),
    .Y(_079_)
  );
  \$_ANDNOT_  _133_ (
    .A(_078_),
    .B(_079_),
    .Y(_080_)
  );
  \$_ANDNOT_  _134_ (
    .A(_077_),
    .B(_080_),
    .Y(_081_)
  );
  \$_XOR_  _135_ (
    .A(A[2]),
    .B(B[2]),
    .Y(_082_)
  );
  \$_ANDNOT_  _136_ (
    .A(_078_),
    .B(_082_),
    .Y(_083_)
  );
  \$_ORNOT_  _137_ (
    .A(B[1]),
    .B(A[1]),
    .Y(_084_)
  );
  \$_ANDNOT_  _138_ (
    .A(_054_),
    .B(_055_),
    .Y(_085_)
  );
  \$_ANDNOT_  _139_ (
    .A(_084_),
    .B(_085_),
    .Y(_086_)
  );
  \$_ANDNOT_  _140_ (
    .A(_083_),
    .B(_086_),
    .Y(_087_)
  );
  \$_ANDNOT_  _141_ (
    .A(_081_),
    .B(_087_),
    .Y(_088_)
  );
  \$_ANDNOT_  _142_ (
    .A(_076_),
    .B(_088_),
    .Y(_089_)
  );
  \$_OR_  _143_ (
    .A(_089_),
    .B(_073_),
    .Y(_090_)
  );
  \$_ANDNOT_  _144_ (
    .A(_045_),
    .B(_090_),
    .Y(_091_)
  );
  \$_MUX_  _145_ (
    .A(_091_),
    .B(tmp[8]),
    .S(_048_),
    .Y(_092_[8])
  );
  \$_NOT_  _146_ (
    .A(_074_),
    .Y(_001_)
  );
  \$_XOR_  _147_ (
    .A(_088_),
    .B(_001_),
    .Y(_002_)
  );
  \$_ANDNOT_  _148_ (
    .A(_045_),
    .B(_002_),
    .Y(_003_)
  );
  \$_ANDNOT_  _149_ (
    .A(added[4]),
    .B(_047_),
    .Y(_004_)
  );
  \$_OR_  _150_ (
    .A(_004_),
    .B(_003_),
    .Y(_005_)
  );
  \$_MUX_  _151_ (
    .A(_005_),
    .B(tmp[4]),
    .S(_048_),
    .Y(_092_[4])
  );
  \$_NOT_  _152_ (
    .A(_082_),
    .Y(_006_)
  );
  \$_ANDNOT_  _153_ (
    .A(_006_),
    .B(_086_),
    .Y(_007_)
  );
  \$_ANDNOT_  _154_ (
    .A(_079_),
    .B(_007_),
    .Y(_008_)
  );
  \$_XOR_  _155_ (
    .A(_008_),
    .B(_078_),
    .Y(_009_)
  );
  \$_ANDNOT_  _156_ (
    .A(_045_),
    .B(_009_),
    .Y(_010_)
  );
  \$_ANDNOT_  _157_ (
    .A(added[3]),
    .B(_047_),
    .Y(_011_)
  );
  \$_OR_  _158_ (
    .A(_011_),
    .B(_010_),
    .Y(_012_)
  );
  \$_MUX_  _159_ (
    .A(_012_),
    .B(tmp[3]),
    .S(_048_),
    .Y(_092_[3])
  );
  \$_NOT_  _160_ (
    .A(_065_),
    .Y(_013_)
  );
  \$_ANDNOT_  _161_ (
    .A(_075_),
    .B(_088_),
    .Y(_014_)
  );
  \$_ANDNOT_  _162_ (
    .A(_071_),
    .B(_014_),
    .Y(_015_)
  );
  \$_XOR_  _163_ (
    .A(_015_),
    .B(_013_),
    .Y(_016_)
  );
  \$_ANDNOT_  _164_ (
    .A(_045_),
    .B(_016_),
    .Y(_017_)
  );
  \$_ANDNOT_  _165_ (
    .A(added[6]),
    .B(_047_),
    .Y(_018_)
  );
  \$_OR_  _166_ (
    .A(_018_),
    .B(_017_),
    .Y(_019_)
  );
  \$_MUX_  _167_ (
    .A(_019_),
    .B(tmp[6]),
    .S(_048_),
    .Y(_092_[6])
  );
  \$_ANDNOT_  _168_ (
    .A(_001_),
    .B(_088_),
    .Y(_020_)
  );
  \$_ANDNOT_  _169_ (
    .A(_069_),
    .B(_020_),
    .Y(_021_)
  );
  \$_XOR_  _170_ (
    .A(_021_),
    .B(_068_),
    .Y(_022_)
  );
  \$_ANDNOT_  _171_ (
    .A(_045_),
    .B(_022_),
    .Y(_023_)
  );
  \$_ANDNOT_  _172_ (
    .A(added[5]),
    .B(_047_),
    .Y(_024_)
  );
  \$_OR_  _173_ (
    .A(_024_),
    .B(_023_),
    .Y(_025_)
  );
  \$_MUX_  _174_ (
    .A(_025_),
    .B(tmp[5]),
    .S(_048_),
    .Y(_092_[5])
  );
  \$_ANDNOT_  _175_ (
    .A(_013_),
    .B(_015_),
    .Y(_026_)
  );
  \$_ANDNOT_  _176_ (
    .A(_062_),
    .B(_026_),
    .Y(_027_)
  );
  \$_XOR_  _177_ (
    .A(_027_),
    .B(_061_),
    .Y(_028_)
  );
  \$_ANDNOT_  _178_ (
    .A(_045_),
    .B(_028_),
    .Y(_029_)
  );
  \$_ANDNOT_  _179_ (
    .A(added[7]),
    .B(_047_),
    .Y(_030_)
  );
  \$_OR_  _180_ (
    .A(_030_),
    .B(_029_),
    .Y(_031_)
  );
  \$_MUX_  _181_ (
    .A(_031_),
    .B(tmp[7]),
    .S(_048_),
    .Y(_092_[7])
  );
  \$_XOR_  _182_ (
    .A(_086_),
    .B(_006_),
    .Y(_032_)
  );
  \$_ANDNOT_  _183_ (
    .A(_045_),
    .B(_032_),
    .Y(_033_)
  );
  \$_ANDNOT_  _184_ (
    .A(added[2]),
    .B(_047_),
    .Y(_034_)
  );
  \$_OR_  _185_ (
    .A(_034_),
    .B(_033_),
    .Y(_035_)
  );
  \$_MUX_  _186_ (
    .A(_035_),
    .B(tmp[2]),
    .S(_048_),
    .Y(_092_[2])
  );
  \$_ANDNOT_  _187_ (
    .A(_053_),
    .B(_092_[1]),
    .Y(_036_)
  );
  \$_OR_  _188_ (
    .A(_092_[2]),
    .B(_092_[3]),
    .Y(_037_)
  );
  \$_ANDNOT_  _189_ (
    .A(_036_),
    .B(_037_),
    .Y(_038_)
  );
  \$_OR_  _190_ (
    .A(_092_[5]),
    .B(_092_[4]),
    .Y(_039_)
  );
  \$_OR_  _191_ (
    .A(_092_[7]),
    .B(_092_[6]),
    .Y(_040_)
  );
  \$_OR_  _192_ (
    .A(_040_),
    .B(_039_),
    .Y(_041_)
  );
  \$_ANDNOT_  _193_ (
    .A(_038_),
    .B(_041_),
    .Y(_000_)
  );
  (* src = "dut.sv:46.2-60.5" *)
  \$_DFF_P_  ZF_reg /* _194_ */ (
    .C(clk),
    .D(_000_),
    .Q(ZF)
  );
  (* src = "dut.sv:46.2-60.5" *)
  \$_DFF_P_  \tmp_reg[0]  /* _195_ */ (
    .C(clk),
    .D(_092_[0]),
    .Q(tmp[0])
  );
  (* src = "dut.sv:46.2-60.5" *)
  \$_DFF_P_  \tmp_reg[1]  /* _196_ */ (
    .C(clk),
    .D(_092_[1]),
    .Q(tmp[1])
  );
  (* src = "dut.sv:46.2-60.5" *)
  \$_DFF_P_  \tmp_reg[2]  /* _197_ */ (
    .C(clk),
    .D(_092_[2]),
    .Q(tmp[2])
  );
  (* src = "dut.sv:46.2-60.5" *)
  \$_DFF_P_  \tmp_reg[3]  /* _198_ */ (
    .C(clk),
    .D(_092_[3]),
    .Q(tmp[3])
  );
  (* src = "dut.sv:46.2-60.5" *)
  \$_DFF_P_  \tmp_reg[4]  /* _199_ */ (
    .C(clk),
    .D(_092_[4]),
    .Q(tmp[4])
  );
  (* src = "dut.sv:46.2-60.5" *)
  \$_DFF_P_  \tmp_reg[5]  /* _200_ */ (
    .C(clk),
    .D(_092_[5]),
    .Q(tmp[5])
  );
  (* src = "dut.sv:46.2-60.5" *)
  \$_DFF_P_  \tmp_reg[6]  /* _201_ */ (
    .C(clk),
    .D(_092_[6]),
    .Q(tmp[6])
  );
  (* src = "dut.sv:46.2-60.5" *)
  \$_DFF_P_  \tmp_reg[7]  /* _202_ */ (
    .C(clk),
    .D(_092_[7]),
    .Q(tmp[7])
  );
  (* src = "dut.sv:46.2-60.5" *)
  \$_DFF_P_  \tmp_reg[8]  /* _203_ */ (
    .C(clk),
    .D(_092_[8]),
    .Q(tmp[8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "dut.sv:44.8-44.38" *)
  adder adder (
    .a(A),
    .b(B),
    .y(added)
  );
  assign SF = tmp[7];
  assign CF = tmp[8];
  assign result = tmp[7:0];
endmodule

(* top =  1  *)
(* src = "dut.sv:7.1-25.10" *)
module alu_sub(clk, A, B, op, result);
  (* src = "dut.sv:8.8-8.11" *)
  input clk;
  wire clk;
  (* src = "dut.sv:9.14-9.15" *)
  input [7:0] A;
  wire [7:0] A;
  (* src = "dut.sv:10.14-10.15" *)
  input [7:0] B;
  wire [7:0] B;
  (* src = "dut.sv:11.14-11.16" *)
  input [3:0] op;
  wire [3:0] op;
  (* src = "dut.sv:12.19-12.25" *)
  output [7:0] result;
  wire [7:0] result;
  (* src = "dut.sv:14.7-14.9" *)
  (* unused_bits = "0" *)
  wire CF;
  (* src = "dut.sv:14.15-14.17" *)
  (* unused_bits = "0" *)
  wire SF;
  (* src = "dut.sv:14.11-14.13" *)
  (* unused_bits = "0" *)
  wire ZF;
  (* module_not_derived = 32'd1 *)
  (* src = "dut.sv:15.6-24.3" *)
  alu alu (
    .A(A),
    .B(B),
    .CF(CF),
    .SF(SF),
    .ZF(ZF),
    .clk(clk),
    .operation(op),
    .result(result)
  );
endmodule
