#-----------------------------------------------------------
# Vivado v2024.2.1 (64-bit)
# SW Build 5266912 on Sun Dec 15 09:03:31 MST 2024
# IP Build 5264866 on Sun Dec 15 16:27:47 MST 2024
# SharedData Build 5264680 on Wed Dec 11 12:48:36 MST 2024
# Start of session at: Fri Jan 24 14:23:45 2025
# Process ID         : 31657
# Current directory  : /home/erreeves/Documents/school/cse293/final_project/ethernet-alexforencich/example/NexysVideo/fpga/fpga/fpga.runs/impl_1
# Command line       : vivado -log fpga.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source fpga.tcl -notrace
# Log file           : /home/erreeves/Documents/school/cse293/final_project/ethernet-alexforencich/example/NexysVideo/fpga/fpga/fpga.runs/impl_1/fpga.vdi
# Journal file       : /home/erreeves/Documents/school/cse293/final_project/ethernet-alexforencich/example/NexysVideo/fpga/fpga/fpga.runs/impl_1/vivado.jou
# Running On         : DESKTOP-U8LBIVB
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.1 LTS
# Processor Detail   : 11th Gen Intel(R) Core(TM) i7-1165G7 @ 2.80GHz
# CPU Frequency      : 2803.200 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 8
# Host memory        : 8170 MB
# Swap memory        : 2147 MB
# Total Virtual      : 10318 MB
# Available Virtual  : 6987 MB
#-----------------------------------------------------------
source fpga.tcl -notrace
Command: link_design -top fpga -part xc7a200tsbg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1458.602 ; gain = 0.000 ; free physical = 2430 ; free virtual = 6236
INFO: [Netlist 29-17] Analyzing 290 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/erreeves/Documents/school/cse293/final_project/ethernet-alexforencich/example/NexysVideo/fpga/fpga.xdc]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/erreeves/Documents/school/cse293/final_project/ethernet-alexforencich/example/NexysVideo/fpga/fpga.xdc:24]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/erreeves/Documents/school/cse293/final_project/ethernet-alexforencich/example/NexysVideo/fpga/fpga.xdc:30]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/erreeves/Documents/school/cse293/final_project/ethernet-alexforencich/example/NexysVideo/fpga/fpga.xdc:40]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/erreeves/Documents/school/cse293/final_project/ethernet-alexforencich/example/NexysVideo/fpga/fpga.xdc:53]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/erreeves/Documents/school/cse293/final_project/ethernet-alexforencich/example/NexysVideo/fpga/fpga.xdc:60]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/erreeves/Documents/school/cse293/final_project/ethernet-alexforencich/example/NexysVideo/fpga/fpga.xdc:62]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/erreeves/Documents/school/cse293/final_project/ethernet-alexforencich/example/NexysVideo/fpga/fpga.xdc:86]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/erreeves/Documents/school/cse293/final_project/ethernet-alexforencich/example/NexysVideo/fpga/fpga.xdc:88]
Finished Parsing XDC File [/home/erreeves/Documents/school/cse293/final_project/ethernet-alexforencich/example/NexysVideo/fpga/fpga.xdc]
Parsing XDC File [/home/erreeves/Documents/school/cse293/final_project/ethernet-alexforencich/example/NexysVideo/fpga/eth.xdc]
Finished Parsing XDC File [/home/erreeves/Documents/school/cse293/final_project/ethernet-alexforencich/example/NexysVideo/fpga/eth.xdc]
Sourcing Tcl File [/home/erreeves/Documents/school/cse293/final_project/ethernet-alexforencich/example/NexysVideo/fpga/lib/eth/syn/vivado/rgmii_phy_if.tcl]
Inserting timing constraints for rgmii_phy_if instance core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/erreeves/Documents/school/cse293/final_project/ethernet-alexforencich/example/NexysVideo/fpga/lib/eth/syn/vivado/rgmii_phy_if.tcl:23]
INFO: [Timing 38-2] Deriving generated clocks [/home/erreeves/Documents/school/cse293/final_project/ethernet-alexforencich/example/NexysVideo/fpga/lib/eth/syn/vivado/rgmii_phy_if.tcl:23]
get_clocks: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2235.090 ; gain = 550.930 ; free physical = 1836 ; free virtual = 5642
Finished Sourcing Tcl File [/home/erreeves/Documents/school/cse293/final_project/ethernet-alexforencich/example/NexysVideo/fpga/lib/eth/syn/vivado/rgmii_phy_if.tcl]
Sourcing Tcl File [/home/erreeves/Documents/school/cse293/final_project/ethernet-alexforencich/example/NexysVideo/fpga/lib/eth/syn/vivado/eth_mac_1g_rgmii.tcl]
Inserting timing constraints for eth_mac_1g_rgmii instance core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst
Finished Sourcing Tcl File [/home/erreeves/Documents/school/cse293/final_project/ethernet-alexforencich/example/NexysVideo/fpga/lib/eth/syn/vivado/eth_mac_1g_rgmii.tcl]
Sourcing Tcl File [/home/erreeves/Documents/school/cse293/final_project/ethernet-alexforencich/example/NexysVideo/fpga/lib/eth/syn/vivado/eth_mac_fifo.tcl]
Inserting timing constraints for ethernet MAC with FIFO instance core_inst/eth_mac_inst
WARNING: [Vivado 12-180] No cells matched '.*/rx_sync_reg_[1234]_reg\[\d+\]'. [/home/erreeves/Documents/school/cse293/final_project/ethernet-alexforencich/example/NexysVideo/fpga/lib/eth/syn/vivado/eth_mac_fifo.tcl:23]
WARNING: [Vivado 12-180] No cells matched '.*/tx_sync_reg_[1234]_reg\[\d+\]'. [/home/erreeves/Documents/school/cse293/final_project/ethernet-alexforencich/example/NexysVideo/fpga/lib/eth/syn/vivado/eth_mac_fifo.tcl:23]
Finished Sourcing Tcl File [/home/erreeves/Documents/school/cse293/final_project/ethernet-alexforencich/example/NexysVideo/fpga/lib/eth/syn/vivado/eth_mac_fifo.tcl]
Sourcing Tcl File [/home/erreeves/Documents/school/cse293/final_project/ethernet-alexforencich/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl]
Inserting timing constraints for axis_async_fifo instance core_inst/eth_mac_inst/rx_fifo/fifo_inst
Inserting timing constraints for axis_async_fifo instance core_inst/eth_mac_inst/tx_fifo/fifo_inst
Finished Sourcing Tcl File [/home/erreeves/Documents/school/cse293/final_project/ethernet-alexforencich/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl]
Sourcing Tcl File [/home/erreeves/Documents/school/cse293/final_project/ethernet-alexforencich/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/sync_reset.tcl]
Inserting timing constraints for sync_reset instance sync_reset_inst
Finished Sourcing Tcl File [/home/erreeves/Documents/school/cse293/final_project/ethernet-alexforencich/example/NexysVideo/fpga/lib/eth/lib/axis/syn/vivado/sync_reset.tcl]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2235.090 ; gain = 0.000 ; free physical = 1834 ; free virtual = 5640
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 23 instances were transformed.
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 4 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 19 instances

17 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2235.090 ; gain = 869.863 ; free physical = 1834 ; free virtual = 5640
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.71 . Memory (MB): peak = 2247.965 ; gain = 12.875 ; free physical = 1791 ; free virtual = 5597

Starting Cache Timing Information Task
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/erreeves/Documents/school/cse293/final_project/ethernet-alexforencich/example/NexysVideo/fpga/fpga.xdc:24]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/erreeves/Documents/school/cse293/final_project/ethernet-alexforencich/example/NexysVideo/fpga/fpga.xdc:30]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/erreeves/Documents/school/cse293/final_project/ethernet-alexforencich/example/NexysVideo/fpga/fpga.xdc:40]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/erreeves/Documents/school/cse293/final_project/ethernet-alexforencich/example/NexysVideo/fpga/fpga.xdc:53]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/erreeves/Documents/school/cse293/final_project/ethernet-alexforencich/example/NexysVideo/fpga/fpga.xdc:60]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/erreeves/Documents/school/cse293/final_project/ethernet-alexforencich/example/NexysVideo/fpga/fpga.xdc:62]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/erreeves/Documents/school/cse293/final_project/ethernet-alexforencich/example/NexysVideo/fpga/fpga.xdc:86]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/erreeves/Documents/school/cse293/final_project/ethernet-alexforencich/example/NexysVideo/fpga/fpga.xdc:88]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 25a0b806e

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2247.965 ; gain = 0.000 ; free physical = 1791 ; free virtual = 5597

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 25a0b806e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2555.863 ; gain = 0.000 ; free physical = 1477 ; free virtual = 5283

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 25a0b806e

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2555.863 ; gain = 0.000 ; free physical = 1477 ; free virtual = 5283
Phase 1 Initialization | Checksum: 25a0b806e

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2555.863 ; gain = 0.000 ; free physical = 1477 ; free virtual = 5283

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 25a0b806e

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2555.863 ; gain = 0.000 ; free physical = 1477 ; free virtual = 5283

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 25a0b806e

Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2555.863 ; gain = 0.000 ; free physical = 1476 ; free virtual = 5282
Phase 2 Timer Update And Timing Data Collection | Checksum: 25a0b806e

Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2555.863 ; gain = 0.000 ; free physical = 1476 ; free virtual = 5282

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 1 inverters resulting in an inversion of 4 pins
INFO: [Opt 31-138] Pushed 2 inverter(s) to 4 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 199df3724

Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.2 . Memory (MB): peak = 2555.863 ; gain = 0.000 ; free physical = 1476 ; free virtual = 5282
Retarget | Checksum: 199df3724
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 4 cells
INFO: [Opt 31-1021] In phase Retarget, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 162e38295

Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2555.863 ; gain = 0.000 ; free physical = 1476 ; free virtual = 5282
Constant propagation | Checksum: 162e38295
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2555.863 ; gain = 0.000 ; free physical = 1476 ; free virtual = 5282
Phase 5 Sweep | Checksum: 20dbd91fe

Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2555.863 ; gain = 0.000 ; free physical = 1476 ; free virtual = 5282
Sweep | Checksum: 20dbd91fe
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 20dbd91fe

Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2587.879 ; gain = 32.016 ; free physical = 1476 ; free virtual = 5282
BUFG optimization | Checksum: 20dbd91fe
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 20dbd91fe

Time (s): cpu = 00:00:00.8 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2587.879 ; gain = 32.016 ; free physical = 1476 ; free virtual = 5282
Shift Register Optimization | Checksum: 20dbd91fe
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 20dbd91fe

Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2587.879 ; gain = 32.016 ; free physical = 1476 ; free virtual = 5282
Post Processing Netlist | Checksum: 20dbd91fe
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 17de8f7b1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2587.879 ; gain = 32.016 ; free physical = 1476 ; free virtual = 5282

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2587.879 ; gain = 0.000 ; free physical = 1476 ; free virtual = 5282
Phase 9.2 Verifying Netlist Connectivity | Checksum: 17de8f7b1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2587.879 ; gain = 32.016 ; free physical = 1476 ; free virtual = 5282
Phase 9 Finalization | Checksum: 17de8f7b1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2587.879 ; gain = 32.016 ; free physical = 1476 ; free virtual = 5282
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               4  |                                              2  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 17de8f7b1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2587.879 ; gain = 32.016 ; free physical = 1476 ; free virtual = 5282

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/erreeves/Documents/school/cse293/final_project/ethernet-alexforencich/example/NexysVideo/fpga/fpga.xdc:24]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/erreeves/Documents/school/cse293/final_project/ethernet-alexforencich/example/NexysVideo/fpga/fpga.xdc:30]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/erreeves/Documents/school/cse293/final_project/ethernet-alexforencich/example/NexysVideo/fpga/fpga.xdc:40]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/erreeves/Documents/school/cse293/final_project/ethernet-alexforencich/example/NexysVideo/fpga/fpga.xdc:53]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/erreeves/Documents/school/cse293/final_project/ethernet-alexforencich/example/NexysVideo/fpga/fpga.xdc:60]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/erreeves/Documents/school/cse293/final_project/ethernet-alexforencich/example/NexysVideo/fpga/fpga.xdc:62]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/erreeves/Documents/school/cse293/final_project/ethernet-alexforencich/example/NexysVideo/fpga/fpga.xdc:86]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/erreeves/Documents/school/cse293/final_project/ethernet-alexforencich/example/NexysVideo/fpga/fpga.xdc:88]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 10 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 11 newly gated: 3 Total Ports: 20
Ending PowerOpt Patch Enables Task | Checksum: 20ffc97ce

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2977.234 ; gain = 0.000 ; free physical = 1257 ; free virtual = 5063
Ending Power Optimization Task | Checksum: 20ffc97ce

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2977.234 ; gain = 389.355 ; free physical = 1257 ; free virtual = 5063

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/erreeves/Documents/school/cse293/final_project/ethernet-alexforencich/example/NexysVideo/fpga/fpga.xdc:24]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/erreeves/Documents/school/cse293/final_project/ethernet-alexforencich/example/NexysVideo/fpga/fpga.xdc:30]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/erreeves/Documents/school/cse293/final_project/ethernet-alexforencich/example/NexysVideo/fpga/fpga.xdc:40]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/erreeves/Documents/school/cse293/final_project/ethernet-alexforencich/example/NexysVideo/fpga/fpga.xdc:53]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/erreeves/Documents/school/cse293/final_project/ethernet-alexforencich/example/NexysVideo/fpga/fpga.xdc:60]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/erreeves/Documents/school/cse293/final_project/ethernet-alexforencich/example/NexysVideo/fpga/fpga.xdc:62]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/erreeves/Documents/school/cse293/final_project/ethernet-alexforencich/example/NexysVideo/fpga/fpga.xdc:86]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/erreeves/Documents/school/cse293/final_project/ethernet-alexforencich/example/NexysVideo/fpga/fpga.xdc:88]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 1f35fed06

Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:00.3 . Memory (MB): peak = 2977.234 ; gain = 0.000 ; free physical = 1254 ; free virtual = 5060
Ending Final Cleanup Task | Checksum: 1f35fed06

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2977.234 ; gain = 0.000 ; free physical = 1254 ; free virtual = 5060

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2977.234 ; gain = 0.000 ; free physical = 1254 ; free virtual = 5060
Ending Netlist Obfuscation Task | Checksum: 1f35fed06

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2977.234 ; gain = 0.000 ; free physical = 1254 ; free virtual = 5060
INFO: [Common 17-83] Releasing license: Implementation
69 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2977.234 ; gain = 742.145 ; free physical = 1254 ; free virtual = 5060
INFO: [Vivado 12-24828] Executing command : report_drc -file fpga_drc_opted.rpt -pb fpga_drc_opted.pb -rpx fpga_drc_opted.rpx
Command: report_drc -file fpga_drc_opted.rpt -pb fpga_drc_opted.pb -rpx fpga_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/erreeves/development/utils/Vivado/2024.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/erreeves/Documents/school/cse293/final_project/ethernet-alexforencich/example/NexysVideo/fpga/fpga/fpga.runs/impl_1/fpga_drc_opted.rpt.
report_drc completed successfully
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/erreeves/Documents/school/cse293/final_project/ethernet-alexforencich/example/NexysVideo/fpga/fpga.xdc:24]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/erreeves/Documents/school/cse293/final_project/ethernet-alexforencich/example/NexysVideo/fpga/fpga.xdc:30]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/erreeves/Documents/school/cse293/final_project/ethernet-alexforencich/example/NexysVideo/fpga/fpga.xdc:40]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/erreeves/Documents/school/cse293/final_project/ethernet-alexforencich/example/NexysVideo/fpga/fpga.xdc:53]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/erreeves/Documents/school/cse293/final_project/ethernet-alexforencich/example/NexysVideo/fpga/fpga.xdc:60]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/erreeves/Documents/school/cse293/final_project/ethernet-alexforencich/example/NexysVideo/fpga/fpga.xdc:62]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/erreeves/Documents/school/cse293/final_project/ethernet-alexforencich/example/NexysVideo/fpga/fpga.xdc:86]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/erreeves/Documents/school/cse293/final_project/ethernet-alexforencich/example/NexysVideo/fpga/fpga.xdc:88]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2977.234 ; gain = 0.000 ; free physical = 1248 ; free virtual = 5054
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2977.234 ; gain = 0.000 ; free physical = 1248 ; free virtual = 5054
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2977.234 ; gain = 0.000 ; free physical = 1248 ; free virtual = 5054
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2977.234 ; gain = 0.000 ; free physical = 1248 ; free virtual = 5054
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2977.234 ; gain = 0.000 ; free physical = 1248 ; free virtual = 5054
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2977.234 ; gain = 0.000 ; free physical = 1247 ; free virtual = 5054
Write Physdb Complete: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2977.234 ; gain = 0.000 ; free physical = 1247 ; free virtual = 5054
INFO: [Common 17-1381] The checkpoint '/home/erreeves/Documents/school/cse293/final_project/ethernet-alexforencich/example/NexysVideo/fpga/fpga/fpga.runs/impl_1/fpga_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2977.234 ; gain = 0.000 ; free physical = 1189 ; free virtual = 4996
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1ea46e865

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2977.234 ; gain = 0.000 ; free physical = 1189 ; free virtual = 4996
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2977.234 ; gain = 0.000 ; free physical = 1189 ; free virtual = 4996

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 164251658

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2977.234 ; gain = 0.000 ; free physical = 1184 ; free virtual = 4992

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 25c83dfe9

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2977.234 ; gain = 0.000 ; free physical = 1183 ; free virtual = 4990

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 25c83dfe9

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2977.234 ; gain = 0.000 ; free physical = 1183 ; free virtual = 4990
Phase 1 Placer Initialization | Checksum: 25c83dfe9

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2977.234 ; gain = 0.000 ; free physical = 1183 ; free virtual = 4990

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 16acdeff1

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2977.234 ; gain = 0.000 ; free physical = 1183 ; free virtual = 4990

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1c4d6ce69

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2977.234 ; gain = 0.000 ; free physical = 1182 ; free virtual = 4989

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1c4d6ce69

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2977.234 ; gain = 0.000 ; free physical = 1182 ; free virtual = 4989

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 1ad0af60a

Time (s): cpu = 00:00:31 ; elapsed = 00:00:09 . Memory (MB): peak = 2977.234 ; gain = 0.000 ; free physical = 1181 ; free virtual = 4988

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 24015e904

Time (s): cpu = 00:00:32 ; elapsed = 00:00:10 . Memory (MB): peak = 2977.234 ; gain = 0.000 ; free physical = 1182 ; free virtual = 4989

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 117 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 49 nets or LUTs. Breaked 0 LUT, combined 49 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2977.234 ; gain = 0.000 ; free physical = 1182 ; free virtual = 4989

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             49  |                    49  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             49  |                    49  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 22aa97242

Time (s): cpu = 00:00:34 ; elapsed = 00:00:10 . Memory (MB): peak = 2977.234 ; gain = 0.000 ; free physical = 1182 ; free virtual = 4989
Phase 2.5 Global Place Phase2 | Checksum: 27523dd62

Time (s): cpu = 00:00:35 ; elapsed = 00:00:11 . Memory (MB): peak = 2977.234 ; gain = 0.000 ; free physical = 1183 ; free virtual = 4991
Phase 2 Global Placement | Checksum: 27523dd62

Time (s): cpu = 00:00:35 ; elapsed = 00:00:11 . Memory (MB): peak = 2977.234 ; gain = 0.000 ; free physical = 1183 ; free virtual = 4991

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 23539bd26

Time (s): cpu = 00:00:36 ; elapsed = 00:00:11 . Memory (MB): peak = 2977.234 ; gain = 0.000 ; free physical = 1184 ; free virtual = 4992

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2bb64c2d9

Time (s): cpu = 00:00:38 ; elapsed = 00:00:12 . Memory (MB): peak = 2977.234 ; gain = 0.000 ; free physical = 1185 ; free virtual = 4992

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 327116da0

Time (s): cpu = 00:00:38 ; elapsed = 00:00:12 . Memory (MB): peak = 2977.234 ; gain = 0.000 ; free physical = 1185 ; free virtual = 4992

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 299a5ba8f

Time (s): cpu = 00:00:38 ; elapsed = 00:00:12 . Memory (MB): peak = 2977.234 ; gain = 0.000 ; free physical = 1185 ; free virtual = 4992

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 2d457dd2e

Time (s): cpu = 00:00:40 ; elapsed = 00:00:13 . Memory (MB): peak = 2977.234 ; gain = 0.000 ; free physical = 1182 ; free virtual = 4989

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 2afc11bbf

Time (s): cpu = 00:00:42 ; elapsed = 00:00:14 . Memory (MB): peak = 2977.234 ; gain = 0.000 ; free physical = 1180 ; free virtual = 4987

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 20356cf3e

Time (s): cpu = 00:00:43 ; elapsed = 00:00:15 . Memory (MB): peak = 2977.234 ; gain = 0.000 ; free physical = 1180 ; free virtual = 4987

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 2d91bce07

Time (s): cpu = 00:00:43 ; elapsed = 00:00:15 . Memory (MB): peak = 2977.234 ; gain = 0.000 ; free physical = 1180 ; free virtual = 4987

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 257754f55

Time (s): cpu = 00:00:46 ; elapsed = 00:00:16 . Memory (MB): peak = 2977.234 ; gain = 0.000 ; free physical = 1178 ; free virtual = 4985
Phase 3 Detail Placement | Checksum: 257754f55

Time (s): cpu = 00:00:46 ; elapsed = 00:00:16 . Memory (MB): peak = 2977.234 ; gain = 0.000 ; free physical = 1178 ; free virtual = 4985

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/erreeves/Documents/school/cse293/final_project/ethernet-alexforencich/example/NexysVideo/fpga/fpga.xdc:24]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/erreeves/Documents/school/cse293/final_project/ethernet-alexforencich/example/NexysVideo/fpga/fpga.xdc:30]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/erreeves/Documents/school/cse293/final_project/ethernet-alexforencich/example/NexysVideo/fpga/fpga.xdc:40]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/erreeves/Documents/school/cse293/final_project/ethernet-alexforencich/example/NexysVideo/fpga/fpga.xdc:53]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/erreeves/Documents/school/cse293/final_project/ethernet-alexforencich/example/NexysVideo/fpga/fpga.xdc:60]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/erreeves/Documents/school/cse293/final_project/ethernet-alexforencich/example/NexysVideo/fpga/fpga.xdc:62]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/erreeves/Documents/school/cse293/final_project/ethernet-alexforencich/example/NexysVideo/fpga/fpga.xdc:86]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/erreeves/Documents/school/cse293/final_project/ethernet-alexforencich/example/NexysVideo/fpga/fpga.xdc:88]
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 155da4d20

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.371 | TNS=-0.730 |
Phase 1 Physical Synthesis Initialization | Checksum: 42e9d03f

Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2977.234 ; gain = 0.000 ; free physical = 1177 ; free virtual = 4984
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 15123ee7e

Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2977.234 ; gain = 0.000 ; free physical = 1177 ; free virtual = 4984
Phase 4.1.1.1 BUFG Insertion | Checksum: 155da4d20

Time (s): cpu = 00:00:49 ; elapsed = 00:00:17 . Memory (MB): peak = 2977.234 ; gain = 0.000 ; free physical = 1177 ; free virtual = 4984

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.434. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1b3d1f656

Time (s): cpu = 00:00:49 ; elapsed = 00:00:17 . Memory (MB): peak = 2977.234 ; gain = 0.000 ; free physical = 1177 ; free virtual = 4984

Time (s): cpu = 00:00:49 ; elapsed = 00:00:17 . Memory (MB): peak = 2977.234 ; gain = 0.000 ; free physical = 1177 ; free virtual = 4984
Phase 4.1 Post Commit Optimization | Checksum: 1b3d1f656

Time (s): cpu = 00:00:49 ; elapsed = 00:00:17 . Memory (MB): peak = 2977.234 ; gain = 0.000 ; free physical = 1176 ; free virtual = 4984

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1b3d1f656

Time (s): cpu = 00:00:50 ; elapsed = 00:00:18 . Memory (MB): peak = 2977.234 ; gain = 0.000 ; free physical = 1177 ; free virtual = 4984

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1b3d1f656

Time (s): cpu = 00:00:50 ; elapsed = 00:00:18 . Memory (MB): peak = 2977.234 ; gain = 0.000 ; free physical = 1177 ; free virtual = 4984
Phase 4.3 Placer Reporting | Checksum: 1b3d1f656

Time (s): cpu = 00:00:50 ; elapsed = 00:00:18 . Memory (MB): peak = 2977.234 ; gain = 0.000 ; free physical = 1177 ; free virtual = 4984

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2977.234 ; gain = 0.000 ; free physical = 1177 ; free virtual = 4984

Time (s): cpu = 00:00:50 ; elapsed = 00:00:18 . Memory (MB): peak = 2977.234 ; gain = 0.000 ; free physical = 1177 ; free virtual = 4984
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 24d35cfd5

Time (s): cpu = 00:00:50 ; elapsed = 00:00:18 . Memory (MB): peak = 2977.234 ; gain = 0.000 ; free physical = 1177 ; free virtual = 4984
Ending Placer Task | Checksum: 21e411d60

Time (s): cpu = 00:00:50 ; elapsed = 00:00:18 . Memory (MB): peak = 2977.234 ; gain = 0.000 ; free physical = 1177 ; free virtual = 4984
122 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:55 ; elapsed = 00:00:19 . Memory (MB): peak = 2977.234 ; gain = 0.000 ; free physical = 1177 ; free virtual = 4984
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file fpga_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2977.234 ; gain = 0.000 ; free physical = 1171 ; free virtual = 4978
INFO: [Vivado 12-24828] Executing command : report_utilization -file fpga_utilization_placed.rpt -pb fpga_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_io -file fpga_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2977.234 ; gain = 0.000 ; free physical = 1165 ; free virtual = 4972
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2977.234 ; gain = 0.000 ; free physical = 1166 ; free virtual = 4974
Wrote PlaceDB: Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2977.234 ; gain = 0.000 ; free physical = 1158 ; free virtual = 4971
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2977.234 ; gain = 0.000 ; free physical = 1158 ; free virtual = 4971
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2977.234 ; gain = 0.000 ; free physical = 1158 ; free virtual = 4971
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2977.234 ; gain = 0.000 ; free physical = 1158 ; free virtual = 4971
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2977.234 ; gain = 0.000 ; free physical = 1157 ; free virtual = 4971
Write Physdb Complete: Time (s): cpu = 00:00:00.77 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2977.234 ; gain = 0.000 ; free physical = 1157 ; free virtual = 4971
INFO: [Common 17-1381] The checkpoint '/home/erreeves/Documents/school/cse293/final_project/ethernet-alexforencich/example/NexysVideo/fpga/fpga/fpga.runs/impl_1/fpga_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.52 . Memory (MB): peak = 2977.234 ; gain = 0.000 ; free physical = 1156 ; free virtual = 4965
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 0.434 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
133 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2977.234 ; gain = 0.000 ; free physical = 1155 ; free virtual = 4965
Wrote PlaceDB: Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2977.234 ; gain = 0.000 ; free physical = 1150 ; free virtual = 4964
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2977.234 ; gain = 0.000 ; free physical = 1150 ; free virtual = 4964
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2977.234 ; gain = 0.000 ; free physical = 1148 ; free virtual = 4962
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2977.234 ; gain = 0.000 ; free physical = 1148 ; free virtual = 4963
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2977.234 ; gain = 0.000 ; free physical = 1148 ; free virtual = 4963
Write Physdb Complete: Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2977.234 ; gain = 0.000 ; free physical = 1148 ; free virtual = 4963
INFO: [Common 17-1381] The checkpoint '/home/erreeves/Documents/school/cse293/final_project/ethernet-alexforencich/example/NexysVideo/fpga/fpga/fpga.runs/impl_1/fpga_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: c0c0f022 ConstDB: 0 ShapeSum: c56541da RouteDB: 981aeb64
Post Restoration Checksum: NetGraph: e8423800 | NumContArr: da3ed212 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 347d2ff4c

Time (s): cpu = 00:00:53 ; elapsed = 00:00:46 . Memory (MB): peak = 2977.234 ; gain = 0.000 ; free physical = 1054 ; free virtual = 4865

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 347d2ff4c

Time (s): cpu = 00:00:53 ; elapsed = 00:00:46 . Memory (MB): peak = 2977.234 ; gain = 0.000 ; free physical = 1054 ; free virtual = 4865

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 347d2ff4c

Time (s): cpu = 00:00:53 ; elapsed = 00:00:46 . Memory (MB): peak = 2977.234 ; gain = 0.000 ; free physical = 1054 ; free virtual = 4865
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 2a35499dd

Time (s): cpu = 00:00:57 ; elapsed = 00:00:48 . Memory (MB): peak = 3017.922 ; gain = 40.688 ; free physical = 981 ; free virtual = 4792
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.336  | TNS=0.000  | WHS=-0.217 | THS=-82.226|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 2b6ab52a0

Time (s): cpu = 00:00:59 ; elapsed = 00:00:49 . Memory (MB): peak = 3017.922 ; gain = 40.688 ; free physical = 980 ; free virtual = 4790
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.336  | TNS=0.000  | WHS=-0.110 | THS=-0.303 |

Phase 2.4 Update Timing for Bus Skew | Checksum: 200a4e573

Time (s): cpu = 00:00:59 ; elapsed = 00:00:49 . Memory (MB): peak = 3017.922 ; gain = 40.688 ; free physical = 982 ; free virtual = 4793

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 4497
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 4496
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 26ea38e9c

Time (s): cpu = 00:01:00 ; elapsed = 00:00:49 . Memory (MB): peak = 3029.008 ; gain = 51.773 ; free physical = 969 ; free virtual = 4780

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 26ea38e9c

Time (s): cpu = 00:01:00 ; elapsed = 00:00:49 . Memory (MB): peak = 3029.008 ; gain = 51.773 ; free physical = 969 ; free virtual = 4780

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 25d209065

Time (s): cpu = 00:01:03 ; elapsed = 00:00:50 . Memory (MB): peak = 3029.008 ; gain = 51.773 ; free physical = 970 ; free virtual = 4780
Phase 4 Initial Routing | Checksum: 25d209065

Time (s): cpu = 00:01:03 ; elapsed = 00:00:50 . Memory (MB): peak = 3029.008 ; gain = 51.773 ; free physical = 970 ; free virtual = 4780

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 428
 Number of Nodes with overlaps = 62
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.174  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 27fde6e5c

Time (s): cpu = 00:01:07 ; elapsed = 00:00:52 . Memory (MB): peak = 3029.008 ; gain = 51.773 ; free physical = 967 ; free virtual = 4777
Phase 5 Rip-up And Reroute | Checksum: 27fde6e5c

Time (s): cpu = 00:01:07 ; elapsed = 00:00:52 . Memory (MB): peak = 3029.008 ; gain = 51.773 ; free physical = 967 ; free virtual = 4777

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2c4694c24

Time (s): cpu = 00:01:07 ; elapsed = 00:00:52 . Memory (MB): peak = 3029.008 ; gain = 51.773 ; free physical = 967 ; free virtual = 4777
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.254  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 6.1 Delay CleanUp | Checksum: 284a931cf

Time (s): cpu = 00:01:07 ; elapsed = 00:00:52 . Memory (MB): peak = 3029.008 ; gain = 51.773 ; free physical = 967 ; free virtual = 4777

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 284a931cf

Time (s): cpu = 00:01:07 ; elapsed = 00:00:52 . Memory (MB): peak = 3029.008 ; gain = 51.773 ; free physical = 967 ; free virtual = 4777
Phase 6 Delay and Skew Optimization | Checksum: 284a931cf

Time (s): cpu = 00:01:08 ; elapsed = 00:00:52 . Memory (MB): peak = 3029.008 ; gain = 51.773 ; free physical = 967 ; free virtual = 4777

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.254  | TNS=0.000  | WHS=0.037  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 206254a21

Time (s): cpu = 00:01:08 ; elapsed = 00:00:52 . Memory (MB): peak = 3029.008 ; gain = 51.773 ; free physical = 967 ; free virtual = 4777
Phase 7 Post Hold Fix | Checksum: 206254a21

Time (s): cpu = 00:01:08 ; elapsed = 00:00:52 . Memory (MB): peak = 3029.008 ; gain = 51.773 ; free physical = 967 ; free virtual = 4777

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.30825 %
  Global Horizontal Routing Utilization  = 0.368605 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 206254a21

Time (s): cpu = 00:01:08 ; elapsed = 00:00:53 . Memory (MB): peak = 3029.008 ; gain = 51.773 ; free physical = 967 ; free virtual = 4777

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 206254a21

Time (s): cpu = 00:01:08 ; elapsed = 00:00:53 . Memory (MB): peak = 3029.008 ; gain = 51.773 ; free physical = 966 ; free virtual = 4777

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 1db866b37

Time (s): cpu = 00:01:09 ; elapsed = 00:00:53 . Memory (MB): peak = 3029.008 ; gain = 51.773 ; free physical = 965 ; free virtual = 4776

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 1db866b37

Time (s): cpu = 00:01:09 ; elapsed = 00:00:53 . Memory (MB): peak = 3029.008 ; gain = 51.773 ; free physical = 965 ; free virtual = 4776

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.254  | TNS=0.000  | WHS=0.037  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 1db866b37

Time (s): cpu = 00:01:09 ; elapsed = 00:00:53 . Memory (MB): peak = 3029.008 ; gain = 51.773 ; free physical = 965 ; free virtual = 4776
Total Elapsed time in route_design: 52.85 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 21e749bf8

Time (s): cpu = 00:01:09 ; elapsed = 00:00:53 . Memory (MB): peak = 3029.008 ; gain = 51.773 ; free physical = 965 ; free virtual = 4776
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 21e749bf8

Time (s): cpu = 00:01:09 ; elapsed = 00:00:53 . Memory (MB): peak = 3029.008 ; gain = 51.773 ; free physical = 965 ; free virtual = 4776

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
146 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:09 ; elapsed = 00:00:53 . Memory (MB): peak = 3029.008 ; gain = 51.773 ; free physical = 965 ; free virtual = 4776
INFO: [Vivado 12-24828] Executing command : report_drc -file fpga_drc_routed.rpt -pb fpga_drc_routed.pb -rpx fpga_drc_routed.rpx
Command: report_drc -file fpga_drc_routed.rpt -pb fpga_drc_routed.pb -rpx fpga_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/erreeves/Documents/school/cse293/final_project/ethernet-alexforencich/example/NexysVideo/fpga/fpga/fpga.runs/impl_1/fpga_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file fpga_methodology_drc_routed.rpt -pb fpga_methodology_drc_routed.pb -rpx fpga_methodology_drc_routed.rpx
Command: report_methodology -file fpga_methodology_drc_routed.rpt -pb fpga_methodology_drc_routed.pb -rpx fpga_methodology_drc_routed.rpx
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/erreeves/Documents/school/cse293/final_project/ethernet-alexforencich/example/NexysVideo/fpga/fpga.xdc:24]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/erreeves/Documents/school/cse293/final_project/ethernet-alexforencich/example/NexysVideo/fpga/fpga.xdc:30]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/erreeves/Documents/school/cse293/final_project/ethernet-alexforencich/example/NexysVideo/fpga/fpga.xdc:40]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/erreeves/Documents/school/cse293/final_project/ethernet-alexforencich/example/NexysVideo/fpga/fpga.xdc:53]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/erreeves/Documents/school/cse293/final_project/ethernet-alexforencich/example/NexysVideo/fpga/fpga.xdc:60]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/erreeves/Documents/school/cse293/final_project/ethernet-alexforencich/example/NexysVideo/fpga/fpga.xdc:62]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/erreeves/Documents/school/cse293/final_project/ethernet-alexforencich/example/NexysVideo/fpga/fpga.xdc:86]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/erreeves/Documents/school/cse293/final_project/ethernet-alexforencich/example/NexysVideo/fpga/fpga.xdc:88]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/erreeves/Documents/school/cse293/final_project/ethernet-alexforencich/example/NexysVideo/fpga/fpga/fpga.runs/impl_1/fpga_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file fpga_timing_summary_routed.rpt -pb fpga_timing_summary_routed.pb -rpx fpga_timing_summary_routed.rpx -warn_on_violation 
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/erreeves/Documents/school/cse293/final_project/ethernet-alexforencich/example/NexysVideo/fpga/fpga.xdc:24]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/erreeves/Documents/school/cse293/final_project/ethernet-alexforencich/example/NexysVideo/fpga/fpga.xdc:30]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/erreeves/Documents/school/cse293/final_project/ethernet-alexforencich/example/NexysVideo/fpga/fpga.xdc:40]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/erreeves/Documents/school/cse293/final_project/ethernet-alexforencich/example/NexysVideo/fpga/fpga.xdc:53]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/erreeves/Documents/school/cse293/final_project/ethernet-alexforencich/example/NexysVideo/fpga/fpga.xdc:60]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/erreeves/Documents/school/cse293/final_project/ethernet-alexforencich/example/NexysVideo/fpga/fpga.xdc:62]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/erreeves/Documents/school/cse293/final_project/ethernet-alexforencich/example/NexysVideo/fpga/fpga.xdc:86]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/erreeves/Documents/school/cse293/final_project/ethernet-alexforencich/example/NexysVideo/fpga/fpga.xdc:88]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file fpga_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file fpga_route_status.rpt -pb fpga_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file fpga_bus_skew_routed.rpt -pb fpga_bus_skew_routed.pb -rpx fpga_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_power -file fpga_power_routed.rpt -pb fpga_power_summary_routed.pb -rpx fpga_power_routed.rpx
Command: report_power -file fpga_power_routed.rpt -pb fpga_power_summary_routed.pb -rpx fpga_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
182 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file fpga_clock_utilization_routed.rpt
generate_parallel_reports: Time (s): cpu = 00:00:28 ; elapsed = 00:00:08 . Memory (MB): peak = 3128.629 ; gain = 99.621 ; free physical = 896 ; free virtual = 4710
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3128.629 ; gain = 0.000 ; free physical = 900 ; free virtual = 4715
Wrote PlaceDB: Time (s): cpu = 00:00:00.7 ; elapsed = 00:00:00.29 . Memory (MB): peak = 3128.629 ; gain = 0.000 ; free physical = 895 ; free virtual = 4715
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3128.629 ; gain = 0.000 ; free physical = 895 ; free virtual = 4715
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3128.629 ; gain = 0.000 ; free physical = 895 ; free virtual = 4715
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3128.629 ; gain = 0.000 ; free physical = 894 ; free virtual = 4715
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3128.629 ; gain = 0.000 ; free physical = 894 ; free virtual = 4715
Write Physdb Complete: Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.4 . Memory (MB): peak = 3128.629 ; gain = 0.000 ; free physical = 894 ; free virtual = 4715
INFO: [Common 17-1381] The checkpoint '/home/erreeves/Documents/school/cse293/final_project/ethernet-alexforencich/example/NexysVideo/fpga/fpga/fpga.runs/impl_1/fpga_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Fri Jan 24 14:25:27 2025...
