\doxysection{TIM\+\_\+\+OC\+\_\+\+Init\+Type\+Def Struct Reference}
\hypertarget{struct_t_i_m___o_c___init_type_def}{}\label{struct_t_i_m___o_c___init_type_def}\index{TIM\_OC\_InitTypeDef@{TIM\_OC\_InitTypeDef}}


TIM Output Compare Configuration Structure definition ~\newline
  




{\ttfamily \#include $<$stm32f4xx\+\_\+hal\+\_\+tim.\+h$>$}

\doxysubsubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} \mbox{\hyperlink{struct_t_i_m___o_c___init_type_def_ae5faa1cba0b3f1ab6179cc54e1015ee8}{OCMode}}
\item 
\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} \mbox{\hyperlink{struct_t_i_m___o_c___init_type_def_a61fb5b9ef4154de67620ac81085a0e39}{Pulse}}
\item 
\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} \mbox{\hyperlink{struct_t_i_m___o_c___init_type_def_a556b7137d041aceed3e45c87cbfb39cd}{OCPolarity}}
\item 
\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} \mbox{\hyperlink{struct_t_i_m___o_c___init_type_def_a21922d8e2fee659d081c4be4c500d1d4}{OCNPolarity}}
\item 
\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} \mbox{\hyperlink{struct_t_i_m___o_c___init_type_def_a4c4203c5ed779ac86fb793bb9d628e55}{OCFast\+Mode}}
\item 
\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} \mbox{\hyperlink{struct_t_i_m___o_c___init_type_def_ace3e2b76ca2fca0f4961585ed9ebecf5}{OCIdle\+State}}
\item 
\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} \mbox{\hyperlink{struct_t_i_m___o_c___init_type_def_a0d70cc51990d7433fd76cc6ed1d06237}{OCNIdle\+State}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
TIM Output Compare Configuration Structure definition ~\newline
 

\doxysubsection{Member Data Documentation}
\Hypertarget{struct_t_i_m___o_c___init_type_def_a4c4203c5ed779ac86fb793bb9d628e55}\label{struct_t_i_m___o_c___init_type_def_a4c4203c5ed779ac86fb793bb9d628e55} 
\index{TIM\_OC\_InitTypeDef@{TIM\_OC\_InitTypeDef}!OCFastMode@{OCFastMode}}
\index{OCFastMode@{OCFastMode}!TIM\_OC\_InitTypeDef@{TIM\_OC\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{OCFastMode}{OCFastMode}}
{\footnotesize\ttfamily \mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} TIM\+\_\+\+OC\+\_\+\+Init\+Type\+Def\+::\+OCFast\+Mode}

Specifies the Fast mode state. This parameter can be a value of \doxylink{group___t_i_m___output___fast___state}{TIM\+\_\+\+Output\+\_\+\+Fast\+\_\+\+State} \begin{DoxyNote}{Note}
This parameter is valid only in PWM1 and PWM2 mode. 
\end{DoxyNote}
\Hypertarget{struct_t_i_m___o_c___init_type_def_ace3e2b76ca2fca0f4961585ed9ebecf5}\label{struct_t_i_m___o_c___init_type_def_ace3e2b76ca2fca0f4961585ed9ebecf5} 
\index{TIM\_OC\_InitTypeDef@{TIM\_OC\_InitTypeDef}!OCIdleState@{OCIdleState}}
\index{OCIdleState@{OCIdleState}!TIM\_OC\_InitTypeDef@{TIM\_OC\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{OCIdleState}{OCIdleState}}
{\footnotesize\ttfamily \mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} TIM\+\_\+\+OC\+\_\+\+Init\+Type\+Def\+::\+OCIdle\+State}

Specifies the TIM Output Compare pin state during Idle state. This parameter can be a value of \doxylink{group___t_i_m___output___compare___idle___state}{TIM\+\_\+\+Output\+\_\+\+Compare\+\_\+\+Idle\+\_\+\+State} \begin{DoxyNote}{Note}
This parameter is valid only for TIM1 and TIM8. 
\end{DoxyNote}
\Hypertarget{struct_t_i_m___o_c___init_type_def_ae5faa1cba0b3f1ab6179cc54e1015ee8}\label{struct_t_i_m___o_c___init_type_def_ae5faa1cba0b3f1ab6179cc54e1015ee8} 
\index{TIM\_OC\_InitTypeDef@{TIM\_OC\_InitTypeDef}!OCMode@{OCMode}}
\index{OCMode@{OCMode}!TIM\_OC\_InitTypeDef@{TIM\_OC\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{OCMode}{OCMode}}
{\footnotesize\ttfamily \mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} TIM\+\_\+\+OC\+\_\+\+Init\+Type\+Def\+::\+OCMode}

Specifies the TIM mode. This parameter can be a value of \doxylink{group___t_i_m___output___compare__and___p_w_m__modes}{TIM\+\_\+\+Output\+\_\+\+Compare\+\_\+and\+\_\+\+PWM\+\_\+modes} \Hypertarget{struct_t_i_m___o_c___init_type_def_a0d70cc51990d7433fd76cc6ed1d06237}\label{struct_t_i_m___o_c___init_type_def_a0d70cc51990d7433fd76cc6ed1d06237} 
\index{TIM\_OC\_InitTypeDef@{TIM\_OC\_InitTypeDef}!OCNIdleState@{OCNIdleState}}
\index{OCNIdleState@{OCNIdleState}!TIM\_OC\_InitTypeDef@{TIM\_OC\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{OCNIdleState}{OCNIdleState}}
{\footnotesize\ttfamily \mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} TIM\+\_\+\+OC\+\_\+\+Init\+Type\+Def\+::\+OCNIdle\+State}

Specifies the TIM Output Compare pin state during Idle state. This parameter can be a value of \doxylink{group___t_i_m___output___compare___n___idle___state}{TIM\+\_\+\+Output\+\_\+\+Compare\+\_\+\+N\+\_\+\+Idle\+\_\+\+State} \begin{DoxyNote}{Note}
This parameter is valid only for TIM1 and TIM8. 
\end{DoxyNote}
\Hypertarget{struct_t_i_m___o_c___init_type_def_a21922d8e2fee659d081c4be4c500d1d4}\label{struct_t_i_m___o_c___init_type_def_a21922d8e2fee659d081c4be4c500d1d4} 
\index{TIM\_OC\_InitTypeDef@{TIM\_OC\_InitTypeDef}!OCNPolarity@{OCNPolarity}}
\index{OCNPolarity@{OCNPolarity}!TIM\_OC\_InitTypeDef@{TIM\_OC\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{OCNPolarity}{OCNPolarity}}
{\footnotesize\ttfamily \mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} TIM\+\_\+\+OC\+\_\+\+Init\+Type\+Def\+::\+OCNPolarity}

Specifies the complementary output polarity. This parameter can be a value of \doxylink{group___t_i_m___output___compare___n___polarity}{TIM\+\_\+\+Output\+\_\+\+Compare\+\_\+\+N\+\_\+\+Polarity} \begin{DoxyNote}{Note}
This parameter is valid only for TIM1 and TIM8. 
\end{DoxyNote}
\Hypertarget{struct_t_i_m___o_c___init_type_def_a556b7137d041aceed3e45c87cbfb39cd}\label{struct_t_i_m___o_c___init_type_def_a556b7137d041aceed3e45c87cbfb39cd} 
\index{TIM\_OC\_InitTypeDef@{TIM\_OC\_InitTypeDef}!OCPolarity@{OCPolarity}}
\index{OCPolarity@{OCPolarity}!TIM\_OC\_InitTypeDef@{TIM\_OC\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{OCPolarity}{OCPolarity}}
{\footnotesize\ttfamily \mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} TIM\+\_\+\+OC\+\_\+\+Init\+Type\+Def\+::\+OCPolarity}

Specifies the output polarity. This parameter can be a value of \doxylink{group___t_i_m___output___compare___polarity}{TIM\+\_\+\+Output\+\_\+\+Compare\+\_\+\+Polarity} \Hypertarget{struct_t_i_m___o_c___init_type_def_a61fb5b9ef4154de67620ac81085a0e39}\label{struct_t_i_m___o_c___init_type_def_a61fb5b9ef4154de67620ac81085a0e39} 
\index{TIM\_OC\_InitTypeDef@{TIM\_OC\_InitTypeDef}!Pulse@{Pulse}}
\index{Pulse@{Pulse}!TIM\_OC\_InitTypeDef@{TIM\_OC\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{Pulse}{Pulse}}
{\footnotesize\ttfamily \mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} TIM\+\_\+\+OC\+\_\+\+Init\+Type\+Def\+::\+Pulse}

Specifies the pulse value to be loaded into the Capture Compare Register. This parameter can be a number between Min\+\_\+\+Data = 0x0000 and Max\+\_\+\+Data = 0x\+FFFF 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
mbed/\+TARGET\+\_\+\+NUCLEO\+\_\+\+F401\+RE/\mbox{\hyperlink{stm32f4xx__hal__tim_8h}{stm32f4xx\+\_\+hal\+\_\+tim.\+h}}\end{DoxyCompactItemize}
