

================================================================
== Vitis HLS Report for 'exp_generic_double_s'
================================================================
* Date:           Wed Jan  1 00:01:01 2020

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        MorrisLecar
* Solution:       MorrisLecar (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.080 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |       28|       28| 0.280 us | 0.280 us |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 29


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 29
* Pipeline : 1
  Pipeline-0 : II = 1, D = 29, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.21>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%x_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %x" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:185]   --->   Operation 30 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_Val2_s = bitcast i64 %x_read" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:482]   --->   Operation 31 'bitcast' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%bit = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %p_Val2_s, i32"   --->   Operation 32 'bitselect' 'bit' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%p_Result_57 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %p_Val2_s, i32, i32"   --->   Operation 33 'partselect' 'p_Result_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%p_Result_58 = trunc i64 %p_Val2_s"   --->   Operation 34 'trunc' 'p_Result_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.88ns)   --->   "%icmp_ln828 = icmp_eq  i11 %p_Result_57, i11"   --->   Operation 35 'icmp' 'icmp_ln828' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (2.89ns)   --->   "%icmp_ln832 = icmp_eq  i52 %p_Result_58, i52"   --->   Operation 36 'icmp' 'icmp_ln832' <Predicate = true> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln509 = zext i11 %p_Result_57" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:509]   --->   Operation 37 'zext' 'zext_ln509' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (1.63ns)   --->   "%m_exp = add i12, i12 %zext_ln509" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:509]   --->   Operation 38 'add' 'm_exp' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%p_Result_59 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i2.i52, i2, i52 %p_Result_58"   --->   Operation 39 'bitconcatenate' 'p_Result_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (3.26ns)   --->   "%e_frac_1 = sub i54, i54 %p_Result_59"   --->   Operation 40 'sub' 'e_frac_1' <Predicate = true> <Delay = 3.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.94ns)   --->   "%select_ln253 = select i1 %bit, i54 %e_frac_1, i54 %p_Result_59" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:253]   --->   Operation 41 'select' 'select_ln253' <Predicate = true> <Delay = 0.94> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %m_exp, i32"   --->   Operation 42 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (1.63ns)   --->   "%sub_ln1311 = sub i11, i11 %p_Result_57"   --->   Operation 43 'sub' 'sub_ln1311' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln1311 = sext i11 %sub_ln1311"   --->   Operation 44 'sext' 'sext_ln1311' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.69ns)   --->   "%ush = select i1 %isNeg, i12 %sext_ln1311, i12 %m_exp"   --->   Operation 45 'select' 'ush' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (1.99ns)   --->   "%icmp_ln338 = icmp_sgt  i12 %m_exp, i12" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:338]   --->   Operation 46 'icmp' 'icmp_ln338' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 5.65>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%m_frac_l = bitconcatenate i61 @_ssdm_op_BitConcatenate.i61.i54.i7, i54 %select_ln253, i7"   --->   Operation 47 'bitconcatenate' 'm_frac_l' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%sext_ln256 = sext i61 %m_frac_l" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:256]   --->   Operation 48 'sext' 'sext_ln256' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%sh_prom_i_i373_cast_cast_cast = sext i12 %ush"   --->   Operation 49 'sext' 'sh_prom_i_i373_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%sh_prom_i_i373_cast_cast_cast_cast = zext i32 %sh_prom_i_i373_cast_cast_cast"   --->   Operation 50 'zext' 'sh_prom_i_i373_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node m_fix)   --->   "%r_V = ashr i71 %sext_ln256, i71 %sh_prom_i_i373_cast_cast_cast_cast"   --->   Operation 51 'ashr' 'r_V' <Predicate = (isNeg)> <Delay = 0.00> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node m_fix)   --->   "%r_V_6 = shl i71 %sext_ln256, i71 %sh_prom_i_i373_cast_cast_cast_cast"   --->   Operation 52 'shl' 'r_V_6' <Predicate = (!isNeg)> <Delay = 0.00> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (4.60ns) (out node of the LUT)   --->   "%m_fix = select i1 %isNeg, i71 %r_V, i71 %r_V_6"   --->   Operation 53 'select' 'm_fix' <Predicate = true> <Delay = 4.60> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%m_fix_l_V = partselect i64 @_ssdm_op_PartSelect.i64.i71.i32.i32, i71 %m_fix, i32, i32"   --->   Operation 54 'partselect' 'm_fix_l_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%m_fix_hi_V = partselect i16 @_ssdm_op_PartSelect.i16.i71.i32.i32, i71 %m_fix, i32, i32"   --->   Operation 55 'partselect' 'm_fix_hi_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%p_Result_60 = bitselect i1 @_ssdm_op_BitSelect.i1.i71.i32, i71 %m_fix, i32"   --->   Operation 56 'bitselect' 'p_Result_60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln1070 = sext i16 %m_fix_hi_V"   --->   Operation 57 'sext' 'sext_ln1070' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [3/3] (1.05ns) (grouped into DSP with root node ret_V_8)   --->   "%r_V_14 = mul i31, i31 %sext_ln1070"   --->   Operation 58 'mul' 'r_V_14' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln657 = trunc i71 %m_fix"   --->   Operation 59 'trunc' 'trunc_ln657' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.59>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%sh_prom_i_i353_cast_cast_cast_cast = zext i32 %sh_prom_i_i373_cast_cast_cast"   --->   Operation 60 'zext' 'sh_prom_i_i353_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln338_1)   --->   "%r_V_7 = shl i64 %m_fix_l_V, i64 %sh_prom_i_i353_cast_cast_cast_cast"   --->   Operation 61 'shl' 'r_V_7' <Predicate = (isNeg)> <Delay = 0.00> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln338_1)   --->   "%r_V_8 = ashr i64 %m_fix_l_V, i64 %sh_prom_i_i353_cast_cast_cast_cast"   --->   Operation 62 'ashr' 'r_V_8' <Predicate = (!isNeg)> <Delay = 0.00> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [2/3] (1.05ns) (grouped into DSP with root node ret_V_8)   --->   "%r_V_14 = mul i31, i31 %sext_ln1070"   --->   Operation 63 'mul' 'r_V_14' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln338_1)   --->   "%select_ln1322 = select i1 %isNeg, i64 %r_V_7, i64 %r_V_8"   --->   Operation 64 'select' 'select_ln1322' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln338_1)   --->   "%shl_ln = bitconcatenate i71 @_ssdm_op_BitConcatenate.i71.i64.i7, i64 %select_ln1322, i7"   --->   Operation 65 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (4.59ns) (out node of the LUT)   --->   "%icmp_ln338_1 = icmp_ne  i71 %shl_ln, i71 %sext_ln256" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:338]   --->   Operation 66 'icmp' 'icmp_ln338_1' <Predicate = true> <Delay = 4.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.10>
ST_4 : Operation 67 [1/3] (0.00ns) (grouped into DSP with root node ret_V_8)   --->   "%r_V_14 = mul i31, i31 %sext_ln1070"   --->   Operation 67 'mul' 'r_V_14' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%rhs_V = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i1.i18, i1 %p_Result_60, i18"   --->   Operation 68 'bitconcatenate' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln1146 = sext i19 %rhs_V"   --->   Operation 69 'sext' 'sext_ln1146' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_8 = add i31 %r_V_14, i31 %sext_ln1146"   --->   Operation 70 'add' 'ret_V_8' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 5.23>
ST_5 : Operation 71 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_8 = add i31 %r_V_14, i31 %sext_ln1146"   --->   Operation 71 'add' 'ret_V_8' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%p_Result_cast = partselect i13 @_ssdm_op_PartSelect.i13.i31.i32.i32, i31 %ret_V_8, i32, i32"   --->   Operation 72 'partselect' 'p_Result_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node r_exp_V)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %ret_V_8, i32"   --->   Operation 73 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%trunc_ln805 = trunc i31 %ret_V_8"   --->   Operation 74 'trunc' 'trunc_ln805' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (2.43ns)   --->   "%icmp_ln805 = icmp_eq  i18 %trunc_ln805, i18"   --->   Operation 75 'icmp' 'icmp_ln805' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 76 [1/1] (1.67ns)   --->   "%add_ln649 = add i13, i13 %p_Result_cast"   --->   Operation 76 'add' 'add_ln649' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node r_exp_V)   --->   "%select_ln804 = select i1 %icmp_ln805, i13 %p_Result_cast, i13 %add_ln649"   --->   Operation 77 'select' 'select_ln804' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (0.69ns) (out node of the LUT)   --->   "%r_exp_V = select i1 %p_Result_s, i13 %select_ln804, i13 %p_Result_cast"   --->   Operation 78 'select' 'r_exp_V' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.97>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln1072 = sext i13 %r_exp_V"   --->   Operation 79 'sext' 'sext_ln1072' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [5/5] (6.97ns)   --->   "%r_V_10 = mul i71, i71 %sext_ln1072"   --->   Operation 80 'mul' 'r_V_10' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.97>
ST_7 : Operation 81 [4/5] (6.97ns)   --->   "%r_V_10 = mul i71, i71 %sext_ln1072"   --->   Operation 81 'mul' 'r_V_10' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.97>
ST_8 : Operation 82 [3/5] (6.97ns)   --->   "%r_V_10 = mul i71, i71 %sext_ln1072"   --->   Operation 82 'mul' 'r_V_10' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.97>
ST_9 : Operation 83 [2/5] (6.97ns)   --->   "%r_V_10 = mul i71, i71 %sext_ln1072"   --->   Operation 83 'mul' 'r_V_10' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.97>
ST_10 : Operation 84 [1/5] (6.97ns)   --->   "%r_V_10 = mul i71, i71 %sext_ln1072"   --->   Operation 84 'mul' 'r_V_10' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_s = partselect i58 @_ssdm_op_PartSelect.i58.i71.i32.i32, i71 %r_V_10, i32, i32"   --->   Operation 85 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 6.64>
ST_11 : Operation 86 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i59 @_ssdm_op_BitConcatenate.i59.i58.i1, i58 %tmp_s, i1"   --->   Operation 86 'bitconcatenate' 'and_ln' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 87 [1/1] (3.39ns)   --->   "%m_diff = sub i59 %trunc_ln657, i59 %and_ln"   --->   Operation 87 'sub' 'm_diff' <Predicate = true> <Delay = 3.39> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 88 [1/1] (0.00ns)   --->   "%m_diff_hi_V = partselect i8 @_ssdm_op_PartSelect.i8.i59.i32.i32, i59 %m_diff, i32, i32"   --->   Operation 88 'partselect' 'm_diff_hi_V' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 89 [1/1] (0.00ns)   --->   "%Z2 = partselect i8 @_ssdm_op_PartSelect.i8.i59.i32.i32, i59 %m_diff, i32, i32"   --->   Operation 89 'partselect' 'Z2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 90 [1/1] (0.00ns)   --->   "%Z3 = partselect i8 @_ssdm_op_PartSelect.i8.i59.i32.i32, i59 %m_diff, i32, i32"   --->   Operation 90 'partselect' 'Z3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 91 [1/1] (0.00ns)   --->   "%Z4 = trunc i59 %m_diff"   --->   Operation 91 'trunc' 'Z4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 92 [1/1] (0.00ns)   --->   "%Z4_ind_V = partselect i8 @_ssdm_op_PartSelect.i8.i59.i32.i32, i59 %m_diff, i32, i32"   --->   Operation 92 'partselect' 'Z4_ind_V' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln492_1 = zext i8 %Z4_ind_V"   --->   Operation 93 'zext' 'zext_ln492_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 94 [1/1] (0.00ns)   --->   "%table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr = getelementptr i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i64, i64 %zext_ln492_1" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:143->/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:322]   --->   Operation 94 'getelementptr' 'table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 95 [2/2] (3.25ns)   --->   "%table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load = load i8 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr"   --->   Operation 95 'load' 'table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 26> <Depth = 256> <ROM>
ST_11 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln492_2 = zext i8 %Z3"   --->   Operation 96 'zext' 'zext_ln492_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 97 [1/1] (0.00ns)   --->   "%table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_1 = getelementptr i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i64, i64 %zext_ln492_2" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:148->/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:322]   --->   Operation 97 'getelementptr' 'table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 98 [2/2] (3.25ns)   --->   "%f_Z3_V = load i8 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_1"   --->   Operation 98 'load' 'f_Z3_V' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 26> <Depth = 256> <ROM>

State 12 <SV = 11> <Delay = 5.92>
ST_12 : Operation 99 [1/2] (3.25ns)   --->   "%table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load = load i8 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr"   --->   Operation 99 'load' 'table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 26> <Depth = 256> <ROM>
ST_12 : Operation 100 [1/1] (0.00ns)   --->   "%f_Z4_V = partselect i10 @_ssdm_op_PartSelect.i10.i26.i32.i32, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load, i32, i32"   --->   Operation 100 'partselect' 'f_Z4_V' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln657 = zext i35 %Z4"   --->   Operation 101 'zext' 'zext_ln657' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln657_1 = zext i10 %f_Z4_V"   --->   Operation 102 'zext' 'zext_ln657_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 103 [1/1] (2.67ns)   --->   "%ret_V_9 = add i36 %zext_ln657_1, i36 %zext_ln657"   --->   Operation 103 'add' 'ret_V_9' <Predicate = true> <Delay = 2.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 104 [1/2] (3.25ns)   --->   "%f_Z3_V = load i8 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_1"   --->   Operation 104 'load' 'f_Z3_V' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 26> <Depth = 256> <ROM>

State 13 <SV = 12> <Delay = 7.08>
ST_13 : Operation 105 [1/1] (0.00ns)   --->   "%ret_V_10 = bitconcatenate i43 @_ssdm_op_BitConcatenate.i43.i8.i9.i26, i8 %Z3, i9, i26 %f_Z3_V"   --->   Operation 105 'bitconcatenate' 'ret_V_10' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln1072_1 = zext i43 %ret_V_10"   --->   Operation 106 'zext' 'zext_ln1072_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln1072_2 = zext i36 %ret_V_9"   --->   Operation 107 'zext' 'zext_ln1072_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 108 [3/3] (7.08ns)   --->   "%r_V_11 = mul i79 %zext_ln1072_2, i79 %zext_ln1072_1"   --->   Operation 108 'mul' 'r_V_11' <Predicate = true> <Delay = 7.08> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.08>
ST_14 : Operation 109 [2/3] (7.08ns)   --->   "%r_V_11 = mul i79 %zext_ln1072_2, i79 %zext_ln1072_1"   --->   Operation 109 'mul' 'r_V_11' <Predicate = true> <Delay = 7.08> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.08>
ST_15 : Operation 110 [1/3] (7.08ns)   --->   "%r_V_11 = mul i79 %zext_ln1072_2, i79 %zext_ln1072_1"   --->   Operation 110 'mul' 'r_V_11' <Predicate = true> <Delay = 7.08> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 111 [1/1] (0.00ns)   --->   "%trunc_ln657_4 = partselect i20 @_ssdm_op_PartSelect.i20.i79.i32.i32, i79 %r_V_11, i32, i32"   --->   Operation 111 'partselect' 'trunc_ln657_4' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln492_3 = zext i8 %Z2"   --->   Operation 112 'zext' 'zext_ln492_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 113 [1/1] (0.00ns)   --->   "%table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr = getelementptr i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i64, i64 %zext_ln492_3" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:167->/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:322]   --->   Operation 113 'getelementptr' 'table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 114 [2/2] (3.25ns)   --->   "%f_Z2_V = load i8 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr"   --->   Operation 114 'load' 'f_Z2_V' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>

State 16 <SV = 15> <Delay = 5.67>
ST_16 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln1146 = zext i43 %ret_V_10"   --->   Operation 115 'zext' 'zext_ln1146' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln657_2 = zext i20 %trunc_ln657_4"   --->   Operation 116 'zext' 'zext_ln657_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 117 [1/1] (2.71ns)   --->   "%add_ln657 = add i36 %zext_ln657_2, i36 %ret_V_9"   --->   Operation 117 'add' 'add_ln657' <Predicate = true> <Delay = 2.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln657_3 = zext i36 %add_ln657"   --->   Operation 118 'zext' 'zext_ln657_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 119 [1/1] (2.96ns)   --->   "%exp_Z2P_m_1_V = add i44 %zext_ln1146, i44 %zext_ln657_3"   --->   Operation 119 'add' 'exp_Z2P_m_1_V' <Predicate = true> <Delay = 2.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 120 [1/2] (3.25ns)   --->   "%f_Z2_V = load i8 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr"   --->   Operation 120 'load' 'f_Z2_V' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>
ST_16 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i40 @_ssdm_op_PartSelect.i40.i42.i32.i32, i42 %f_Z2_V, i32, i32"   --->   Operation 121 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>

State 17 <SV = 16> <Delay = 5.66>
ST_17 : Operation 122 [1/1] (0.00ns)   --->   "%exp_Z2_m_1_V = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i8.i1.i40, i8 %Z2, i1, i40 %tmp_4"   --->   Operation 122 'bitconcatenate' 'exp_Z2_m_1_V' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln1072_3 = zext i49 %exp_Z2_m_1_V"   --->   Operation 123 'zext' 'zext_ln1072_3' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln1072_4 = zext i44 %exp_Z2P_m_1_V"   --->   Operation 124 'zext' 'zext_ln1072_4' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 125 [5/5] (5.66ns)   --->   "%r_V_12 = mul i93 %zext_ln1072_4, i93 %zext_ln1072_3"   --->   Operation 125 'mul' 'r_V_12' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 5.66>
ST_18 : Operation 126 [4/5] (5.66ns)   --->   "%r_V_12 = mul i93 %zext_ln1072_4, i93 %zext_ln1072_3"   --->   Operation 126 'mul' 'r_V_12' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 5.66>
ST_19 : Operation 127 [3/5] (5.66ns)   --->   "%r_V_12 = mul i93 %zext_ln1072_4, i93 %zext_ln1072_3"   --->   Operation 127 'mul' 'r_V_12' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 5.66>
ST_20 : Operation 128 [2/5] (5.66ns)   --->   "%r_V_12 = mul i93 %zext_ln1072_4, i93 %zext_ln1072_3"   --->   Operation 128 'mul' 'r_V_12' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 5.66>
ST_21 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln492 = zext i8 %m_diff_hi_V"   --->   Operation 129 'zext' 'zext_ln492' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 130 [1/1] (0.00ns)   --->   "%table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr = getelementptr i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i64, i64 %zext_ln492" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:321]   --->   Operation 130 'getelementptr' 'table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 131 [2/2] (3.25ns)   --->   "%exp_Z1_V = load i8 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:321]   --->   Operation 131 'load' 'exp_Z1_V' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 58> <Depth = 256> <ROM>
ST_21 : Operation 132 [1/5] (5.66ns)   --->   "%r_V_12 = mul i93 %zext_ln1072_4, i93 %zext_ln1072_3"   --->   Operation 132 'mul' 'r_V_12' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 133 [1/1] (0.00ns)   --->   "%trunc_ln657_5 = partselect i36 @_ssdm_op_PartSelect.i36.i93.i32.i32, i93 %r_V_12, i32, i32"   --->   Operation 133 'partselect' 'trunc_ln657_5' <Predicate = true> <Delay = 0.00>

State 22 <SV = 21> <Delay = 6.17>
ST_22 : Operation 134 [1/2] (3.25ns)   --->   "%exp_Z1_V = load i8 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:321]   --->   Operation 134 'load' 'exp_Z1_V' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 58> <Depth = 256> <ROM>
ST_22 : Operation 135 [1/1] (0.00ns)   --->   "%lhs_V_2 = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i8.i1.i40.i2, i8 %Z2, i1, i40 %tmp_4, i2"   --->   Operation 135 'bitconcatenate' 'lhs_V_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln1146_1 = zext i51 %lhs_V_2"   --->   Operation 136 'zext' 'zext_ln1146_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln657_4 = zext i36 %trunc_ln657_5"   --->   Operation 137 'zext' 'zext_ln657_4' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 138 [1/1] (2.98ns)   --->   "%add_ln657_2 = add i44 %zext_ln657_4, i44 %exp_Z2P_m_1_V"   --->   Operation 138 'add' 'add_ln657_2' <Predicate = true> <Delay = 2.98> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln657_5 = zext i44 %add_ln657_2"   --->   Operation 139 'zext' 'zext_ln657_5' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 140 [1/1] (3.18ns)   --->   "%exp_Z1P_m_1_l_V = add i52 %zext_ln1146_1, i52 %zext_ln657_5"   --->   Operation 140 'add' 'exp_Z1P_m_1_l_V' <Predicate = true> <Delay = 3.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 141 [1/1] (0.00ns)   --->   "%exp_Z1P_m_1_V = partselect i50 @_ssdm_op_PartSelect.i50.i52.i32.i32, i52 %exp_Z1P_m_1_l_V, i32, i32"   --->   Operation 141 'partselect' 'exp_Z1P_m_1_V' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 142 [1/1] (0.00ns)   --->   "%exp_Z1_hi_V = partselect i50 @_ssdm_op_PartSelect.i50.i58.i32.i32, i58 %exp_Z1_V, i32, i32"   --->   Operation 142 'partselect' 'exp_Z1_hi_V' <Predicate = true> <Delay = 0.00>

State 23 <SV = 22> <Delay = 5.66>
ST_23 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln1070 = zext i50 %exp_Z1_hi_V"   --->   Operation 143 'zext' 'zext_ln1070' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln1072 = zext i50 %exp_Z1P_m_1_V"   --->   Operation 144 'zext' 'zext_ln1072' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 145 [5/5] (5.66ns)   --->   "%r_V_15 = mul i100 %zext_ln1072, i100 %zext_ln1070"   --->   Operation 145 'mul' 'r_V_15' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 5.66>
ST_24 : Operation 146 [4/5] (5.66ns)   --->   "%r_V_15 = mul i100 %zext_ln1072, i100 %zext_ln1070"   --->   Operation 146 'mul' 'r_V_15' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 5.66>
ST_25 : Operation 147 [3/5] (5.66ns)   --->   "%r_V_15 = mul i100 %zext_ln1072, i100 %zext_ln1070"   --->   Operation 147 'mul' 'r_V_15' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 5.66>
ST_26 : Operation 148 [2/5] (5.66ns)   --->   "%r_V_15 = mul i100 %zext_ln1072, i100 %zext_ln1070"   --->   Operation 148 'mul' 'r_V_15' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 5.66>
ST_27 : Operation 149 [1/1] (3.36ns)   --->   "%ret_V = add i58, i58 %exp_Z1_V"   --->   Operation 149 'add' 'ret_V' <Predicate = true> <Delay = 3.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 150 [1/5] (5.66ns)   --->   "%r_V_15 = mul i100 %zext_ln1072, i100 %zext_ln1070"   --->   Operation 150 'mul' 'r_V_15' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 151 [1/1] (0.00ns)   --->   "%trunc_ln1146 = trunc i58 %ret_V"   --->   Operation 151 'trunc' 'trunc_ln1146' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 152 [1/1] (0.00ns)   --->   "%trunc_ln1146_2 = trunc i58 %ret_V"   --->   Operation 152 'trunc' 'trunc_ln1146_2' <Predicate = true> <Delay = 0.00>

State 28 <SV = 27> <Delay = 6.58>
ST_28 : Operation 153 [1/1] (0.00ns)   --->   "%lhs_V_4 = bitconcatenate i107 @_ssdm_op_BitConcatenate.i107.i58.i49, i58 %ret_V, i49"   --->   Operation 153 'bitconcatenate' 'lhs_V_4' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln1146_2 = zext i100 %r_V_15"   --->   Operation 154 'zext' 'zext_ln1146_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln1146_3 = zext i100 %r_V_15"   --->   Operation 155 'zext' 'zext_ln1146_3' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 156 [1/1] (0.00ns)   --->   "%trunc_ln5 = bitconcatenate i106 @_ssdm_op_BitConcatenate.i106.i57.i49, i57 %trunc_ln1146, i49"   --->   Operation 156 'bitconcatenate' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln1146_4 = zext i100 %r_V_15"   --->   Operation 157 'zext' 'zext_ln1146_4' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 158 [1/1] (0.00ns)   --->   "%trunc_ln1146_1 = bitconcatenate i105 @_ssdm_op_BitConcatenate.i105.i56.i49, i56 %trunc_ln1146_2, i49"   --->   Operation 158 'bitconcatenate' 'trunc_ln1146_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 159 [1/1] (4.75ns)   --->   "%ret_V_7 = add i107 %zext_ln1146_2, i107 %lhs_V_4"   --->   Operation 159 'add' 'ret_V_7' <Predicate = true> <Delay = 4.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 160 [1/1] (4.69ns)   --->   "%add_ln1146_1 = add i105 %trunc_ln1146_1, i105 %zext_ln1146_4"   --->   Operation 160 'add' 'add_ln1146_1' <Predicate = true> <Delay = 4.69> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 161 [1/1] (4.72ns)   --->   "%add_ln1146_2 = add i106 %trunc_ln5, i106 %zext_ln1146_3"   --->   Operation 161 'add' 'add_ln1146_2' <Predicate = true> <Delay = 4.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 162 [1/1] (0.00ns)   --->   "%tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i107.i32, i107 %ret_V_7, i32"   --->   Operation 162 'bitselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 163 [1/1] (1.67ns)   --->   "%r_exp_V_1 = add i13, i13 %r_exp_V"   --->   Operation 163 'add' 'r_exp_V_1' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 164 [1/1] (0.69ns)   --->   "%select_ln332 = select i1 %tmp_23, i13 %r_exp_V, i13 %r_exp_V_1" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:332]   --->   Operation 164 'select' 'select_ln332' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 165 [1/1] (0.00ns)   --->   "%tmp_24 = partselect i3 @_ssdm_op_PartSelect.i3.i13.i32.i32, i13 %select_ln332, i32, i32"   --->   Operation 165 'partselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 166 [1/1] (1.13ns)   --->   "%icmp_ln844 = icmp_sgt  i3 %tmp_24, i3"   --->   Operation 166 'icmp' 'icmp_ln844' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 167 [1/1] (0.00ns)   --->   "%trunc_ln170 = trunc i13 %select_ln332"   --->   Operation 167 'trunc' 'trunc_ln170' <Predicate = true> <Delay = 0.00>

State 29 <SV = 28> <Delay = 5.53>
ST_29 : Operation 168 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_2"   --->   Operation 168 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node select_ln832)   --->   "%select_ln221 = select i1 %bit, i64, i64" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:221]   --->   Operation 169 'select' 'select_ln221' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 170 [1/1] (0.97ns)   --->   "%or_ln338 = or i1 %icmp_ln338_1, i1 %icmp_ln844" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:338]   --->   Operation 170 'or' 'or_ln338' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node UnifiedRetVal)   --->   "%tmp_25 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %select_ln253, i32"   --->   Operation 171 'bitselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node UnifiedRetVal)   --->   "%select_ln339 = select i1 %tmp_25, i64, i64" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:339]   --->   Operation 172 'select' 'select_ln339' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 173 [1/1] (2.09ns)   --->   "%icmp_ln848 = icmp_slt  i13 %select_ln332, i13"   --->   Operation 173 'icmp' 'icmp_ln848' <Predicate = true> <Delay = 2.09> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node select_ln832)   --->   "%tmp = partselect i52 @_ssdm_op_PartSelect.i52.i106.i32.i32, i106 %add_ln1146_2, i32, i32"   --->   Operation 174 'partselect' 'tmp' <Predicate = (tmp_23)> <Delay = 0.00>
ST_29 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node select_ln832)   --->   "%tmp_7 = partselect i52 @_ssdm_op_PartSelect.i52.i105.i32.i32, i105 %add_ln1146_1, i32, i32"   --->   Operation 175 'partselect' 'tmp_7' <Predicate = (!tmp_23)> <Delay = 0.00>
ST_29 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node select_ln832)   --->   "%tmp_V = select i1 %tmp_23, i52 %tmp, i52 %tmp_7" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:332]   --->   Operation 176 'select' 'tmp_V' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 177 [1/1] (1.63ns)   --->   "%p_Val2_34 = add i11, i11 %trunc_ln170"   --->   Operation 177 'add' 'p_Val2_34' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node select_ln832)   --->   "%p_Result_5 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i11.i52, i1, i11 %p_Val2_34, i52 %tmp_V"   --->   Operation 178 'bitconcatenate' 'p_Result_5' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node select_ln832)   --->   "%bitcast_ln520 = bitcast i64 %p_Result_5" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:520]   --->   Operation 179 'bitcast' 'bitcast_ln520' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node select_ln832)   --->   "%and_ln832 = and i1 %icmp_ln828, i1 %icmp_ln832"   --->   Operation 180 'and' 'and_ln832' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 181 [1/1] (1.48ns) (out node of the LUT)   --->   "%select_ln832 = select i1 %and_ln832, i64 %select_ln221, i64 %bitcast_ln520"   --->   Operation 181 'select' 'select_ln832' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node empty)   --->   "%xor_ln832 = xor i1 %icmp_ln832, i1"   --->   Operation 182 'xor' 'xor_ln832' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node empty)   --->   "%and_ln832_1 = and i1 %icmp_ln828, i1 %xor_ln832"   --->   Operation 183 'and' 'and_ln832_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 184 [1/1] (0.97ns)   --->   "%xor_ln828 = xor i1 %icmp_ln828, i1"   --->   Operation 184 'xor' 'xor_ln828' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp13)   --->   "%xor_ln338 = xor i1 %or_ln338, i1" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:338]   --->   Operation 185 'xor' 'xor_ln338' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp13)   --->   "%and_ln338 = and i1 %icmp_ln338, i1 %xor_ln338" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:338]   --->   Operation 186 'and' 'and_ln338' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp13)   --->   "%or_ln844 = or i1 %icmp_ln338, i1 %icmp_ln844"   --->   Operation 187 'or' 'or_ln844' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp13)   --->   "%xor_ln844 = xor i1 %or_ln844, i1"   --->   Operation 188 'xor' 'xor_ln844' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp13)   --->   "%or_ln844_1 = or i1 %and_ln338, i1 %xor_ln844"   --->   Operation 189 'or' 'or_ln844_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp13)   --->   "%tmp23 = and i1 %or_ln844_1, i1 %xor_ln828"   --->   Operation 190 'and' 'tmp23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 191 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp13 = and i1 %tmp23, i1 %icmp_ln848"   --->   Operation 191 'and' 'sel_tmp13' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node UnifiedRetVal)   --->   "%sel_tmp4 = select i1 %sel_tmp13, i64, i64"   --->   Operation 192 'select' 'sel_tmp4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 193 [1/1] (0.97ns) (out node of the LUT)   --->   "%empty = or i1 %sel_tmp13, i1 %and_ln832_1"   --->   Operation 193 'or' 'empty' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 194 [1/1] (0.00ns) (grouped into LUT with out node UnifiedRetVal)   --->   "%sel_tmp14 = select i1 %empty, i64 %sel_tmp4, i64 %select_ln832"   --->   Operation 194 'select' 'sel_tmp14' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp20)   --->   "%and_ln338_1 = and i1 %icmp_ln338, i1 %or_ln338" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:338]   --->   Operation 195 'and' 'and_ln338_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp20)   --->   "%xor_ln338_1 = xor i1 %icmp_ln338, i1" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:338]   --->   Operation 196 'xor' 'xor_ln338_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp20)   --->   "%and_ln844 = and i1 %icmp_ln844, i1 %xor_ln338_1"   --->   Operation 197 'and' 'and_ln844' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp20)   --->   "%or_ln844_2 = or i1 %and_ln338_1, i1 %and_ln844"   --->   Operation 198 'or' 'or_ln844_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 199 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp20 = and i1 %or_ln844_2, i1 %xor_ln828"   --->   Operation 199 'and' 'sel_tmp20' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 200 [1/1] (1.48ns) (out node of the LUT)   --->   "%UnifiedRetVal = select i1 %sel_tmp20, i64 %select_ln339, i64 %sel_tmp14"   --->   Operation 200 'select' 'UnifiedRetVal' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 201 [1/1] (0.00ns)   --->   "%ret_ln368 = ret i64 %UnifiedRetVal" [/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:368]   --->   Operation 201 'ret' 'ret_ln368' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 4.21ns
The critical path consists of the following:
	wire read on port 'x' (/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:185) [9]  (0 ns)
	'sub' operation ('e_frac') [19]  (3.26 ns)
	'select' operation ('select_ln253', /wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:253) [20]  (0.948 ns)

 <State 2>: 5.65ns
The critical path consists of the following:
	'ashr' operation ('r.V') [29]  (0 ns)
	'select' operation ('m_fix') [31]  (4.6 ns)
	'mul' operation of DSP[42] ('r.V') [39]  (1.05 ns)

 <State 3>: 4.59ns
The critical path consists of the following:
	'shl' operation ('r.V') [34]  (0 ns)
	'select' operation ('select_ln1322') [121]  (0 ns)
	'icmp' operation ('icmp_ln338_1', /wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:338) [123]  (4.59 ns)

 <State 4>: 2.1ns
The critical path consists of the following:
	'mul' operation of DSP[42] ('r.V') [39]  (0 ns)
	'add' operation of DSP[42] ('ret.V') [42]  (2.1 ns)

 <State 5>: 5.23ns
The critical path consists of the following:
	'add' operation of DSP[42] ('ret.V') [42]  (2.1 ns)
	'icmp' operation ('icmp_ln805') [47]  (2.43 ns)
	'select' operation ('select_ln804') [49]  (0 ns)
	'select' operation ('r_exp.V') [50]  (0.7 ns)

 <State 6>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r.V') [52]  (6.98 ns)

 <State 7>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r.V') [52]  (6.98 ns)

 <State 8>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r.V') [52]  (6.98 ns)

 <State 9>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r.V') [52]  (6.98 ns)

 <State 10>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r.V') [52]  (6.98 ns)

 <State 11>: 6.65ns
The critical path consists of the following:
	'sub' operation ('m_diff') [56]  (3.39 ns)
	'getelementptr' operation ('table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr', /wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:143->/wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:322) [66]  (0 ns)
	'load' operation ('table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load') on array 'table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V' [67]  (3.25 ns)

 <State 12>: 5.93ns
The critical path consists of the following:
	'load' operation ('table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load') on array 'table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V' [67]  (3.25 ns)
	'add' operation ('ret.V') [71]  (2.67 ns)

 <State 13>: 7.08ns
The critical path consists of the following:
	'mul' operation ('r.V') [79]  (7.08 ns)

 <State 14>: 7.08ns
The critical path consists of the following:
	'mul' operation ('r.V') [79]  (7.08 ns)

 <State 15>: 7.08ns
The critical path consists of the following:
	'mul' operation ('r.V') [79]  (7.08 ns)

 <State 16>: 5.68ns
The critical path consists of the following:
	'add' operation ('add_ln657') [82]  (2.71 ns)
	'add' operation ('exp_Z2P_m_1.V') [84]  (2.96 ns)

 <State 17>: 5.66ns
The critical path consists of the following:
	'mul' operation ('r.V') [92]  (5.66 ns)

 <State 18>: 5.66ns
The critical path consists of the following:
	'mul' operation ('r.V') [92]  (5.66 ns)

 <State 19>: 5.66ns
The critical path consists of the following:
	'mul' operation ('r.V') [92]  (5.66 ns)

 <State 20>: 5.66ns
The critical path consists of the following:
	'mul' operation ('r.V') [92]  (5.66 ns)

 <State 21>: 5.66ns
The critical path consists of the following:
	'mul' operation ('r.V') [92]  (5.66 ns)

 <State 22>: 6.17ns
The critical path consists of the following:
	'add' operation ('add_ln657_2') [97]  (2.99 ns)
	'add' operation ('exp_Z1P_m_1_l.V') [99]  (3.18 ns)

 <State 23>: 5.66ns
The critical path consists of the following:
	'mul' operation ('r.V') [105]  (5.66 ns)

 <State 24>: 5.66ns
The critical path consists of the following:
	'mul' operation ('r.V') [105]  (5.66 ns)

 <State 25>: 5.66ns
The critical path consists of the following:
	'mul' operation ('r.V') [105]  (5.66 ns)

 <State 26>: 5.66ns
The critical path consists of the following:
	'mul' operation ('r.V') [105]  (5.66 ns)

 <State 27>: 5.66ns
The critical path consists of the following:
	'mul' operation ('r.V') [105]  (5.66 ns)

 <State 28>: 6.58ns
The critical path consists of the following:
	'add' operation ('ret.V') [114]  (4.75 ns)
	'select' operation ('select_ln332', /wrk/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:332) [119]  (0.7 ns)
	'icmp' operation ('icmp_ln844') [125]  (1.13 ns)

 <State 29>: 5.54ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln848') [129]  (2.1 ns)
	'and' operation ('sel_tmp13') [148]  (0.978 ns)
	'or' operation ('empty') [150]  (0.978 ns)
	'select' operation ('sel_tmp14') [151]  (0 ns)
	'select' operation ('UnifiedRetVal') [157]  (1.48 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
