=====
SETUP
3.161
12.134
15.294
CLK_27MHZ_ibuf
0.000
2.088
RX/clock_counter_7_s0
5.329
5.561
RX/n300_s4
5.726
6.296
RX/n300_s3
6.468
7.017
RX/next_state_2_s13
7.020
7.537
RX/next_state_2_s12
7.969
8.422
RX/n81_s0
9.325
9.842
RX/n99_s3
10.744
11.261
RX/n97_s2
11.672
12.134
RX/clock_counter_3_s0
12.134
=====
SETUP
3.275
12.019
15.294
CLK_27MHZ_ibuf
0.000
2.088
RX/clock_counter_7_s0
5.329
5.561
RX/n300_s4
5.726
6.296
RX/n300_s3
6.468
7.017
RX/next_state_2_s13
7.020
7.537
RX/next_state_2_s12
7.969
8.422
RX/n81_s0
9.325
9.842
RX/n99_s3
10.744
11.293
RX/n94_s2
11.470
12.019
RX/clock_counter_6_s0
12.019
=====
SETUP
3.447
11.848
15.294
CLK_27MHZ_ibuf
0.000
2.088
RX/clock_counter_7_s0
5.329
5.561
RX/n300_s4
5.726
6.296
RX/n300_s3
6.468
7.017
RX/next_state_2_s13
7.020
7.537
RX/next_state_2_s12
7.969
8.422
RX/n81_s0
9.325
9.842
RX/n99_s3
10.744
11.293
RX/n93_s2
11.299
11.848
RX/clock_counter_7_s0
11.848
=====
SETUP
3.447
11.848
15.294
CLK_27MHZ_ibuf
0.000
2.088
RX/clock_counter_7_s0
5.329
5.561
RX/n300_s4
5.726
6.296
RX/n300_s3
6.468
7.017
RX/next_state_2_s13
7.020
7.537
RX/next_state_2_s12
7.969
8.422
RX/n81_s0
9.325
9.842
RX/n99_s3
10.744
11.293
RX/n98_s4
11.299
11.848
RX/clock_counter_2_s0
11.848
=====
SETUP
3.538
11.757
15.294
CLK_27MHZ_ibuf
0.000
2.088
RX/clock_counter_7_s0
5.329
5.561
RX/n300_s4
5.726
6.296
RX/n300_s3
6.468
7.017
RX/next_state_2_s13
7.020
7.537
RX/next_state_2_s12
7.969
8.422
RX/n81_s0
9.325
9.842
RX/n229_s2
10.487
10.858
RX/o_done_s4
11.286
11.613
RX/o_done_s1
11.757
=====
SETUP
3.638
11.657
15.294
CLK_27MHZ_ibuf
0.000
2.088
RX/clock_counter_7_s0
5.329
5.561
RX/n300_s4
5.726
6.296
RX/n300_s3
6.468
7.017
RX/next_state_2_s13
7.020
7.537
RX/next_state_2_s12
7.969
8.422
RX/n81_s0
9.325
9.842
RX/n229_s2
10.487
10.858
RX/o_done_s1
11.657
=====
SETUP
3.836
11.459
15.294
CLK_27MHZ_ibuf
0.000
2.088
tx_valid_s0
5.329
5.561
TX/next_state_0_s13
6.186
6.735
TX/next_state_0_s14
6.908
7.463
TX/next_state_0_s10
7.860
8.377
TX/n78_s0
8.794
9.364
TX/n79_s0
9.364
9.400
TX/n80_s0
9.400
9.435
TX/n104_s4
10.080
10.451
TX/n99_s2
10.889
11.459
TX/clock_counter_6_s0
11.459
=====
SETUP
3.851
11.443
15.294
CLK_27MHZ_ibuf
0.000
2.088
RX/clock_counter_7_s0
5.329
5.561
RX/n300_s4
5.726
6.296
RX/n300_s3
6.468
7.017
RX/next_state_2_s13
7.020
7.537
RX/next_state_2_s12
7.969
8.422
RX/n81_s0
9.325
9.842
RX/n95_s4
10.981
11.443
RX/clock_counter_5_s0
11.443
=====
SETUP
3.857
11.438
15.294
CLK_27MHZ_ibuf
0.000
2.088
tx_valid_s0
5.329
5.561
TX/next_state_0_s13
6.186
6.735
TX/next_state_0_s14
6.908
7.463
TX/next_state_0_s10
7.860
8.377
TX/n78_s0
8.794
9.364
TX/n79_s0
9.364
9.400
TX/n80_s0
9.400
9.435
TX/n104_s4
10.080
10.451
TX/n103_s4
10.889
11.438
TX/clock_counter_2_s0
11.438
=====
SETUP
3.857
11.438
15.294
CLK_27MHZ_ibuf
0.000
2.088
tx_valid_s0
5.329
5.561
TX/next_state_0_s13
6.186
6.735
TX/next_state_0_s14
6.908
7.463
TX/next_state_0_s10
7.860
8.377
TX/n78_s0
8.794
9.364
TX/n79_s0
9.364
9.400
TX/n80_s0
9.400
9.435
TX/n104_s4
10.080
10.451
TX/n98_s2
10.889
11.438
TX/clock_counter_7_s0
11.438
=====
SETUP
3.862
11.432
15.294
CLK_27MHZ_ibuf
0.000
2.088
tx_valid_s0
5.329
5.561
TX/next_state_0_s13
6.186
6.735
TX/next_state_0_s14
6.908
7.463
TX/next_state_0_s10
7.860
8.377
TX/n78_s0
8.794
9.364
TX/n79_s0
9.364
9.400
TX/n80_s0
9.400
9.435
TX/n104_s4
10.080
10.451
TX/n101_s2
10.883
11.432
TX/clock_counter_4_s0
11.432
=====
SETUP
3.955
11.339
15.294
CLK_27MHZ_ibuf
0.000
2.088
tx_valid_s0
5.329
5.561
TX/next_state_0_s13
6.186
6.735
TX/next_state_0_s14
6.908
7.463
TX/next_state_0_s10
7.860
8.377
TX/n78_s0
8.794
9.364
TX/n79_s0
9.364
9.400
TX/n80_s0
9.400
9.435
TX/n104_s4
10.080
10.451
TX/n102_s2
10.877
11.339
TX/clock_counter_3_s0
11.339
=====
SETUP
4.029
11.265
15.294
CLK_27MHZ_ibuf
0.000
2.088
RX/clock_counter_7_s0
5.329
5.561
RX/n300_s4
5.726
6.296
RX/n300_s3
6.468
7.017
RX/next_state_2_s13
7.020
7.537
RX/next_state_2_s12
7.969
8.422
RX/n81_s0
9.325
9.842
RX/n96_s5
10.894
11.265
RX/clock_counter_4_s0
11.265
=====
SETUP
4.046
11.248
15.294
CLK_27MHZ_ibuf
0.000
2.088
tx_valid_s0
5.329
5.561
TX/next_state_0_s13
6.186
6.735
TX/next_state_0_s14
6.908
7.463
TX/next_state_0_s10
7.860
8.377
TX/n78_s0
8.794
9.364
TX/n79_s0
9.364
9.400
TX/n80_s0
9.400
9.435
TX/n104_s4
10.080
10.451
TX/n100_s2
10.877
11.248
TX/clock_counter_5_s0
11.248
=====
SETUP
4.088
11.206
15.294
CLK_27MHZ_ibuf
0.000
2.088
RX/clock_counter_7_s0
5.329
5.561
RX/n300_s4
5.726
6.296
RX/n300_s3
6.468
7.017
RX/next_state_2_s13
7.020
7.537
RX/next_state_2_s12
7.969
8.422
RX/n81_s0
9.325
9.842
RX/n99_s4
10.744
11.206
RX/clock_counter_1_s0
11.206
=====
SETUP
4.088
11.206
15.294
CLK_27MHZ_ibuf
0.000
2.088
RX/clock_counter_7_s0
5.329
5.561
RX/n300_s4
5.726
6.296
RX/n300_s3
6.468
7.017
RX/next_state_2_s13
7.020
7.537
RX/next_state_2_s12
7.969
8.422
RX/n81_s0
9.325
9.842
RX/n100_s3
10.744
11.206
RX/clock_counter_0_s0
11.206
=====
SETUP
4.118
11.176
15.294
CLK_27MHZ_ibuf
0.000
2.088
RX/clock_counter_7_s0
5.329
5.561
RX/n300_s4
5.726
6.296
RX/n300_s3
6.468
7.017
RX/next_state_2_s13
7.020
7.537
RX/next_state_2_s12
7.969
8.422
RX/n81_s0
9.325
9.842
RX/n229_s2
10.487
10.814
RX/o_data_byte_5_s0
11.176
=====
SETUP
4.118
11.176
15.294
CLK_27MHZ_ibuf
0.000
2.088
RX/clock_counter_7_s0
5.329
5.561
RX/n300_s4
5.726
6.296
RX/n300_s3
6.468
7.017
RX/next_state_2_s13
7.020
7.537
RX/next_state_2_s12
7.969
8.422
RX/n81_s0
9.325
9.842
RX/n229_s2
10.487
10.814
RX/o_data_byte_1_s0
11.176
=====
SETUP
4.118
11.176
15.294
CLK_27MHZ_ibuf
0.000
2.088
RX/clock_counter_7_s0
5.329
5.561
RX/n300_s4
5.726
6.296
RX/n300_s3
6.468
7.017
RX/next_state_2_s13
7.020
7.537
RX/next_state_2_s12
7.969
8.422
RX/n81_s0
9.325
9.842
RX/n229_s2
10.487
10.814
RX/o_data_byte_0_s0
11.176
=====
SETUP
4.138
11.156
15.294
CLK_27MHZ_ibuf
0.000
2.088
RX/clock_counter_7_s0
5.329
5.561
RX/n300_s4
5.726
6.296
RX/n300_s3
6.468
7.017
RX/next_state_2_s13
7.020
7.537
RX/next_state_2_s12
7.969
8.422
RX/n81_s0
9.325
9.842
RX/n229_s2
10.487
10.814
RX/o_data_byte_7_s0
11.156
=====
SETUP
4.138
11.156
15.294
CLK_27MHZ_ibuf
0.000
2.088
RX/clock_counter_7_s0
5.329
5.561
RX/n300_s4
5.726
6.296
RX/n300_s3
6.468
7.017
RX/next_state_2_s13
7.020
7.537
RX/next_state_2_s12
7.969
8.422
RX/n81_s0
9.325
9.842
RX/n229_s2
10.487
10.814
RX/o_data_byte_6_s0
11.156
=====
SETUP
4.138
11.156
15.294
CLK_27MHZ_ibuf
0.000
2.088
RX/clock_counter_7_s0
5.329
5.561
RX/n300_s4
5.726
6.296
RX/n300_s3
6.468
7.017
RX/next_state_2_s13
7.020
7.537
RX/next_state_2_s12
7.969
8.422
RX/n81_s0
9.325
9.842
RX/n229_s2
10.487
10.814
RX/o_data_byte_4_s0
11.156
=====
SETUP
4.138
11.156
15.294
CLK_27MHZ_ibuf
0.000
2.088
RX/clock_counter_7_s0
5.329
5.561
RX/n300_s4
5.726
6.296
RX/n300_s3
6.468
7.017
RX/next_state_2_s13
7.020
7.537
RX/next_state_2_s12
7.969
8.422
RX/n81_s0
9.325
9.842
RX/n229_s2
10.487
10.814
RX/o_data_byte_3_s0
11.156
=====
SETUP
4.138
11.156
15.294
CLK_27MHZ_ibuf
0.000
2.088
RX/clock_counter_7_s0
5.329
5.561
RX/n300_s4
5.726
6.296
RX/n300_s3
6.468
7.017
RX/next_state_2_s13
7.020
7.537
RX/next_state_2_s12
7.969
8.422
RX/n81_s0
9.325
9.842
RX/n229_s2
10.487
10.814
RX/o_data_byte_2_s0
11.156
=====
SETUP
4.198
11.097
15.294
CLK_27MHZ_ibuf
0.000
2.088
tx_valid_s0
5.329
5.561
TX/next_state_0_s13
6.186
6.735
TX/next_state_0_s14
6.908
7.463
TX/next_state_0_s10
7.860
8.377
TX/n78_s0
8.794
9.364
TX/n79_s0
9.364
9.400
TX/n80_s0
9.400
9.435
TX/n104_s4
10.080
10.451
TX/n104_s2
10.635
11.097
TX/clock_counter_1_s0
11.097
=====
HOLD
0.425
4.019
3.594
CLK_27MHZ_ibuf
0.000
1.392
DEBOUNCE/counter_2_s0
3.583
3.785
DEBOUNCE/n40_s
3.787
4.019
DEBOUNCE/counter_2_s0
4.019
=====
HOLD
0.425
4.019
3.594
CLK_27MHZ_ibuf
0.000
1.392
DEBOUNCE/counter_6_s0
3.583
3.785
DEBOUNCE/n36_s
3.787
4.019
DEBOUNCE/counter_6_s0
4.019
=====
HOLD
0.425
4.019
3.594
CLK_27MHZ_ibuf
0.000
1.392
DEBOUNCE/counter_8_s0
3.583
3.785
DEBOUNCE/n34_s
3.787
4.019
DEBOUNCE/counter_8_s0
4.019
=====
HOLD
0.425
4.019
3.594
CLK_27MHZ_ibuf
0.000
1.392
DEBOUNCE/counter_12_s0
3.583
3.785
DEBOUNCE/n30_s
3.787
4.019
DEBOUNCE/counter_12_s0
4.019
=====
HOLD
0.425
4.019
3.594
CLK_27MHZ_ibuf
0.000
1.392
DEBOUNCE/counter_14_s0
3.583
3.785
DEBOUNCE/n28_s
3.787
4.019
DEBOUNCE/counter_14_s0
4.019
=====
HOLD
0.425
4.019
3.594
CLK_27MHZ_ibuf
0.000
1.392
TX/bit_index_2_s1
3.583
3.785
TX/n131_s2
3.787
4.019
TX/bit_index_2_s1
4.019
=====
HOLD
0.425
4.019
3.594
CLK_27MHZ_ibuf
0.000
1.392
RX/bit_index_2_s1
3.583
3.785
RX/n127_s2
3.787
4.019
RX/bit_index_2_s1
4.019
=====
HOLD
0.425
4.019
3.594
CLK_27MHZ_ibuf
0.000
1.392
RX/clock_counter_7_s0
3.583
3.785
RX/n93_s2
3.787
4.019
RX/clock_counter_7_s0
4.019
=====
HOLD
0.425
4.019
3.594
CLK_27MHZ_ibuf
0.000
1.392
LED3_s3
3.583
3.785
n148_s3
3.787
4.019
LED3_s3
4.019
=====
HOLD
0.425
4.019
3.594
CLK_27MHZ_ibuf
0.000
1.392
LED0_s3
3.583
3.785
n103_s2
3.787
4.019
LED0_s3
4.019
=====
HOLD
0.425
4.019
3.594
CLK_27MHZ_ibuf
0.000
1.392
heart_counter_2_s0
3.583
3.785
n100_s2
3.787
4.019
heart_counter_2_s0
4.019
=====
HOLD
0.425
4.019
3.594
CLK_27MHZ_ibuf
0.000
1.392
heart_counter_3_s0
3.583
3.785
n99_s2
3.787
4.019
heart_counter_3_s0
4.019
=====
HOLD
0.425
4.019
3.594
CLK_27MHZ_ibuf
0.000
1.392
heart_counter_16_s0
3.583
3.785
n86_s2
3.787
4.019
heart_counter_16_s0
4.019
=====
HOLD
0.425
4.019
3.594
CLK_27MHZ_ibuf
0.000
1.392
heart_counter_18_s0
3.583
3.785
n84_s2
3.787
4.019
heart_counter_18_s0
4.019
=====
HOLD
0.425
4.019
3.594
CLK_27MHZ_ibuf
0.000
1.392
heart_counter_24_s0
3.583
3.785
n78_s2
3.787
4.019
heart_counter_24_s0
4.019
=====
HOLD
0.427
4.021
3.594
CLK_27MHZ_ibuf
0.000
1.392
DEBOUNCE/counter_0_s0
3.583
3.785
DEBOUNCE/n42_s2
3.789
4.021
DEBOUNCE/counter_0_s0
4.021
=====
HOLD
0.427
4.021
3.594
CLK_27MHZ_ibuf
0.000
1.392
TX/clock_counter_0_s0
3.583
3.785
TX/n105_s3
3.789
4.021
TX/clock_counter_0_s0
4.021
=====
HOLD
0.427
4.021
3.594
CLK_27MHZ_ibuf
0.000
1.392
TX/clock_counter_2_s0
3.583
3.785
TX/n103_s4
3.789
4.021
TX/clock_counter_2_s0
4.021
=====
HOLD
0.427
4.021
3.594
CLK_27MHZ_ibuf
0.000
1.392
TX/clock_counter_3_s0
3.583
3.785
TX/n102_s2
3.789
4.021
TX/clock_counter_3_s0
4.021
=====
HOLD
0.427
4.021
3.594
CLK_27MHZ_ibuf
0.000
1.392
RX/clock_counter_2_s0
3.583
3.785
RX/n98_s4
3.789
4.021
RX/clock_counter_2_s0
4.021
=====
HOLD
0.427
4.021
3.594
CLK_27MHZ_ibuf
0.000
1.392
RX/clock_counter_3_s0
3.583
3.785
RX/n97_s2
3.789
4.021
RX/clock_counter_3_s0
4.021
=====
HOLD
0.427
4.021
3.594
CLK_27MHZ_ibuf
0.000
1.392
heart_counter_1_s0
3.583
3.785
n101_s2
3.789
4.021
heart_counter_1_s0
4.021
=====
HOLD
0.427
4.021
3.594
CLK_27MHZ_ibuf
0.000
1.392
heart_counter_9_s0
3.583
3.785
n93_s3
3.789
4.021
heart_counter_9_s0
4.021
=====
HOLD
0.427
4.021
3.594
CLK_27MHZ_ibuf
0.000
1.392
heart_counter_10_s0
3.583
3.785
n92_s2
3.789
4.021
heart_counter_10_s0
4.021
=====
HOLD
0.427
4.021
3.594
CLK_27MHZ_ibuf
0.000
1.392
heart_counter_17_s0
3.583
3.785
n85_s2
3.789
4.021
heart_counter_17_s0
4.021
