--- verilog_synth
+++ uhdm_synth
@@ -1,7 +1,7 @@
 /* Generated by Yosys 0.62+39 (git sha1 131911291-dirty, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC) */
 (* dynports =  1  *)
-(* top =  1  *)
 (* src = "dut.sv:2.1-27.10" *)
+(* top =  1  *)
 module counter(clk, rst_n, enable, count, overflow);
 (* src = "dut.sv:5.18-5.21" *)
 input clk;
@@ -142,76 +142,84 @@
 .B(_12_),
 .Y(overflow)
 );
+(* \"has_async_reset"  = 32'd1 *)
 (* \always_ff  = 32'd1 *)
 (* src = "dut.sv:14.5-20.8" *)
-\$_DFFE_PN0P_  \count_reg[4]  /* _35_ */ (
+\$_DFFE_PN0P_  \count_reg[2]  /* _35_ */ (
 .C(clk),
-.D(count_next[4]),
+.D(count_next[2]),
 .E(enable),
-.Q(count[4]),
+.Q(count[2]),
 .R(rst_n)
 );
+(* \"has_async_reset"  = 32'd1 *)
 (* \always_ff  = 32'd1 *)
 (* src = "dut.sv:14.5-20.8" *)
-\$_DFFE_PN0P_  \count_reg[5]  /* _36_ */ (
+\$_DFFE_PN0P_  \count_reg[3]  /* _36_ */ (
 .C(clk),
-.D(count_next[5]),
+.D(count_next[3]),
 .E(enable),
-.Q(count[5]),
+.Q(count[3]),
 .R(rst_n)
 );
+(* \"has_async_reset"  = 32'd1 *)
 (* \always_ff  = 32'd1 *)
 (* src = "dut.sv:14.5-20.8" *)
-\$_DFFE_PN0P_  \count_reg[6]  /* _37_ */ (
+\$_DFFE_PN0P_  \count_reg[4]  /* _37_ */ (
 .C(clk),
-.D(count_next[6]),
+.D(count_next[4]),
 .E(enable),
-.Q(count[6]),
+.Q(count[4]),
 .R(rst_n)
 );
+(* \"has_async_reset"  = 32'd1 *)
 (* \always_ff  = 32'd1 *)
 (* src = "dut.sv:14.5-20.8" *)
-\$_DFFE_PN0P_  \count_reg[7]  /* _38_ */ (
+\$_DFFE_PN0P_  \count_reg[5]  /* _38_ */ (
 .C(clk),
-.D(count_next[7]),
+.D(count_next[5]),
 .E(enable),
-.Q(count[7]),
+.Q(count[5]),
 .R(rst_n)
 );
+(* \"has_async_reset"  = 32'd1 *)
 (* \always_ff  = 32'd1 *)
 (* src = "dut.sv:14.5-20.8" *)
-\$_DFFE_PN0P_  \count_reg[0]  /* _39_ */ (
+\$_DFFE_PN0P_  \count_reg[6]  /* _39_ */ (
 .C(clk),
-.D(count_next[0]),
+.D(count_next[6]),
 .E(enable),
-.Q(count[0]),
+.Q(count[6]),
 .R(rst_n)
 );
+(* \"has_async_reset"  = 32'd1 *)
 (* \always_ff  = 32'd1 *)
 (* src = "dut.sv:14.5-20.8" *)
-\$_DFFE_PN0P_  \count_reg[1]  /* _40_ */ (
+\$_DFFE_PN0P_  \count_reg[7]  /* _40_ */ (
 .C(clk),
-.D(count_next[1]),
+.D(count_next[7]),
 .E(enable),
-.Q(count[1]),
+.Q(count[7]),
 .R(rst_n)
 );
+(* \"has_async_reset"  = 32'd1 *)
 (* \always_ff  = 32'd1 *)
 (* src = "dut.sv:14.5-20.8" *)
-\$_DFFE_PN0P_  \count_reg[2]  /* _41_ */ (
+\$_DFFE_PN0P_  \count_reg[0]  /* _41_ */ (
 .C(clk),
-.D(count_next[2]),
+.D(count_next[0]),
 .E(enable),
-.Q(count[2]),
+.Q(count[0]),
 .R(rst_n)
 );
+(* \"has_async_reset"  = 32'd1 *)
 (* \always_ff  = 32'd1 *)
 (* src = "dut.sv:14.5-20.8" *)
-\$_DFFE_PN0P_  \count_reg[3]  /* _42_ */ (
+\$_DFFE_PN0P_  \count_reg[1]  /* _42_ */ (
 .C(clk),
-.D(count_next[3]),
+.D(count_next[1]),
 .E(enable),
-.Q(count[3]),
+.Q(count[1]),
 .R(rst_n)
 );
 endmodule
