# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../lab2_combinatorial.srcs/sources_1/new/bcd_decoder.vhd" \
"../../../../lab2_combinatorial.srcs/sources_1/new/BCDto7Seg_tb.vhd" \

# Do not sort compile order
nosort
