{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 20 07:53:48 2016 " "Info: Processing started: Tue Dec 20 07:53:48 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Branch_prediction_A2_3_PC_GHR_mod2 -c Predictor --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Branch_prediction_A2_3_PC_GHR_mod2 -c Predictor --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "Predictor.bdf" "" { Schematic "C:/work/university/sifo/Curse/Ворошкевич/Курсовой СИФО В26 - Final/Branch_prediction_A2_3bit_PC_GHR_mod2/Predictor.bdf" { { 232 424 592 248 "clk" "" } { 312 680 744 328 "clk" "" } { 408 680 744 424 "clk" "" } { 504 680 744 520 "clk" "" } { 600 680 744 616 "clk" "" } { 232 680 744 248 "clk" "" } { 696 680 744 712 "clk" "" } { 792 680 744 808 "clk" "" } { 888 680 744 904 "clk" "" } { 312 952 1016 328 "clk" "" } { 408 952 1016 424 "clk" "" } { 504 952 1016 520 "clk" "" } { 600 952 1016 616 "clk" "" } { 696 952 1016 712 "clk" "" } { 792 952 1016 808 "clk" "" } { 888 952 1016 904 "clk" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk register register lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\] lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\] 500.0 MHz Internal " "Info: Clock \"clk\" Internal fmax is restricted to 500.0 MHz between source register \"lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\]\" and destination register \"lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.510 ns + Longest register register " "Info: + Longest register to register delay is 0.510 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\] 1 REG LCFF_X15_Y29_N17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y29_N17; Fanout = 2; REG Node = 'lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.201 ns) + CELL(0.309 ns) 0.510 ns lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\] 2 REG LCFF_X15_Y29_N19 1 " "Info: 2: + IC(0.201 ns) + CELL(0.309 ns) = 0.510 ns; Loc. = LCFF_X15_Y29_N19; Fanout = 1; REG Node = 'lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.510 ns" { lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.309 ns ( 60.59 % ) " "Info: Total cell delay = 0.309 ns ( 60.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.201 ns ( 39.41 % ) " "Info: Total interconnect delay = 0.201 ns ( 39.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.510 ns" { lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.510 ns" { lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] {} lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2] {} } { 0.000ns 0.201ns } { 0.000ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.631 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.631 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.874 ns) 0.874 ns clk 1 CLK PIN_U26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_U26; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Predictor.bdf" "" { Schematic "C:/work/university/sifo/Curse/Ворошкевич/Курсовой СИФО В26 - Final/Branch_prediction_A2_3bit_PC_GHR_mod2/Predictor.bdf" { { 232 424 592 248 "clk" "" } { 312 680 744 328 "clk" "" } { 408 680 744 424 "clk" "" } { 504 680 744 520 "clk" "" } { 600 680 744 616 "clk" "" } { 232 680 744 248 "clk" "" } { 696 680 744 712 "clk" "" } { 792 680 744 808 "clk" "" } { 888 680 744 904 "clk" "" } { 312 952 1016 328 "clk" "" } { 408 952 1016 424 "clk" "" } { 504 952 1016 520 "clk" "" } { 600 952 1016 616 "clk" "" } { 696 952 1016 712 "clk" "" } { 792 952 1016 808 "clk" "" } { 888 952 1016 904 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.217 ns clk~clkctrl 2 COMB CLKCTRL_G3 3 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.217 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Predictor.bdf" "" { Schematic "C:/work/university/sifo/Curse/Ворошкевич/Курсовой СИФО В26 - Final/Branch_prediction_A2_3bit_PC_GHR_mod2/Predictor.bdf" { { 232 424 592 248 "clk" "" } { 312 680 744 328 "clk" "" } { 408 680 744 424 "clk" "" } { 504 680 744 520 "clk" "" } { 600 680 744 616 "clk" "" } { 232 680 744 248 "clk" "" } { 696 680 744 712 "clk" "" } { 792 680 744 808 "clk" "" } { 888 680 744 904 "clk" "" } { 312 952 1016 328 "clk" "" } { 408 952 1016 424 "clk" "" } { 504 952 1016 520 "clk" "" } { 600 952 1016 616 "clk" "" } { 696 952 1016 712 "clk" "" } { 792 952 1016 808 "clk" "" } { 888 952 1016 904 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.796 ns) + CELL(0.618 ns) 2.631 ns lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\] 3 REG LCFF_X15_Y29_N19 1 " "Info: 3: + IC(0.796 ns) + CELL(0.618 ns) = 2.631 ns; Loc. = LCFF_X15_Y29_N19; Fanout = 1; REG Node = 'lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.414 ns" { clk~clkctrl lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.492 ns ( 56.71 % ) " "Info: Total cell delay = 1.492 ns ( 56.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.139 ns ( 43.29 % ) " "Info: Total interconnect delay = 1.139 ns ( 43.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.631 ns" { clk clk~clkctrl lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.631 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2] {} } { 0.000ns 0.000ns 0.343ns 0.796ns } { 0.000ns 0.874ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.631 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.631 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.874 ns) 0.874 ns clk 1 CLK PIN_U26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_U26; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Predictor.bdf" "" { Schematic "C:/work/university/sifo/Curse/Ворошкевич/Курсовой СИФО В26 - Final/Branch_prediction_A2_3bit_PC_GHR_mod2/Predictor.bdf" { { 232 424 592 248 "clk" "" } { 312 680 744 328 "clk" "" } { 408 680 744 424 "clk" "" } { 504 680 744 520 "clk" "" } { 600 680 744 616 "clk" "" } { 232 680 744 248 "clk" "" } { 696 680 744 712 "clk" "" } { 792 680 744 808 "clk" "" } { 888 680 744 904 "clk" "" } { 312 952 1016 328 "clk" "" } { 408 952 1016 424 "clk" "" } { 504 952 1016 520 "clk" "" } { 600 952 1016 616 "clk" "" } { 696 952 1016 712 "clk" "" } { 792 952 1016 808 "clk" "" } { 888 952 1016 904 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.217 ns clk~clkctrl 2 COMB CLKCTRL_G3 3 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.217 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Predictor.bdf" "" { Schematic "C:/work/university/sifo/Curse/Ворошкевич/Курсовой СИФО В26 - Final/Branch_prediction_A2_3bit_PC_GHR_mod2/Predictor.bdf" { { 232 424 592 248 "clk" "" } { 312 680 744 328 "clk" "" } { 408 680 744 424 "clk" "" } { 504 680 744 520 "clk" "" } { 600 680 744 616 "clk" "" } { 232 680 744 248 "clk" "" } { 696 680 744 712 "clk" "" } { 792 680 744 808 "clk" "" } { 888 680 744 904 "clk" "" } { 312 952 1016 328 "clk" "" } { 408 952 1016 424 "clk" "" } { 504 952 1016 520 "clk" "" } { 600 952 1016 616 "clk" "" } { 696 952 1016 712 "clk" "" } { 792 952 1016 808 "clk" "" } { 888 952 1016 904 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.796 ns) + CELL(0.618 ns) 2.631 ns lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\] 3 REG LCFF_X15_Y29_N17 2 " "Info: 3: + IC(0.796 ns) + CELL(0.618 ns) = 2.631 ns; Loc. = LCFF_X15_Y29_N17; Fanout = 2; REG Node = 'lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.414 ns" { clk~clkctrl lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.492 ns ( 56.71 % ) " "Info: Total cell delay = 1.492 ns ( 56.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.139 ns ( 43.29 % ) " "Info: Total interconnect delay = 1.139 ns ( 43.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.631 ns" { clk clk~clkctrl lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.631 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] {} } { 0.000ns 0.000ns 0.343ns 0.796ns } { 0.000ns 0.874ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.631 ns" { clk clk~clkctrl lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.631 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2] {} } { 0.000ns 0.000ns 0.343ns 0.796ns } { 0.000ns 0.874ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.631 ns" { clk clk~clkctrl lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.631 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] {} } { 0.000ns 0.000ns 0.343ns 0.796ns } { 0.000ns 0.874ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.510 ns" { lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.510 ns" { lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] {} lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2] {} } { 0.000ns 0.201ns } { 0.000ns 0.309ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.631 ns" { clk clk~clkctrl lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.631 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2] {} } { 0.000ns 0.000ns 0.343ns 0.796ns } { 0.000ns 0.874ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.631 ns" { clk clk~clkctrl lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.631 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] {} } { 0.000ns 0.000ns 0.343ns 0.796ns } { 0.000ns 0.874ns 0.000ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2] {} } {  } {  } "" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\] result clk 3.379 ns register " "Info: tsu for register \"lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\]\" (data pin = \"result\", clock pin = \"clk\") is 3.379 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.920 ns + Longest pin register " "Info: + Longest pin to register delay is 5.920 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns result 1 PIN PIN_AC19 1 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AC19; Fanout = 1; PIN Node = 'result'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { result } "NODE_NAME" } } { "Predictor.bdf" "" { Schematic "C:/work/university/sifo/Curse/Ворошкевич/Курсовой СИФО В26 - Final/Branch_prediction_A2_3bit_PC_GHR_mod2/Predictor.bdf" { { 248 424 592 264 "result" "" } { 344 680 744 360 "result" "" } { 440 680 744 456 "result" "" } { 536 680 744 552 "result" "" } { 632 680 744 648 "result" "" } { 248 680 744 264 "result" "" } { 728 680 744 744 "result" "" } { 824 680 744 840 "result" "" } { 920 680 744 936 "result" "" } { 344 952 1016 360 "result" "" } { 440 952 1016 456 "result" "" } { 536 952 1016 552 "result" "" } { 632 952 1016 648 "result" "" } { 728 952 1016 744 "result" "" } { 824 952 1016 840 "result" "" } { 920 952 1016 936 "result" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.754 ns) + CELL(0.309 ns) 5.920 ns lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\] 2 REG LCFF_X15_Y29_N21 2 " "Info: 2: + IC(4.754 ns) + CELL(0.309 ns) = 5.920 ns; Loc. = LCFF_X15_Y29_N21; Fanout = 2; REG Node = 'lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.063 ns" { result lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.166 ns ( 19.70 % ) " "Info: Total cell delay = 1.166 ns ( 19.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.754 ns ( 80.30 % ) " "Info: Total interconnect delay = 4.754 ns ( 80.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.920 ns" { result lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.920 ns" { result {} result~combout {} lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0] {} } { 0.000ns 0.000ns 4.754ns } { 0.000ns 0.857ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.631 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.631 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.874 ns) 0.874 ns clk 1 CLK PIN_U26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_U26; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Predictor.bdf" "" { Schematic "C:/work/university/sifo/Curse/Ворошкевич/Курсовой СИФО В26 - Final/Branch_prediction_A2_3bit_PC_GHR_mod2/Predictor.bdf" { { 232 424 592 248 "clk" "" } { 312 680 744 328 "clk" "" } { 408 680 744 424 "clk" "" } { 504 680 744 520 "clk" "" } { 600 680 744 616 "clk" "" } { 232 680 744 248 "clk" "" } { 696 680 744 712 "clk" "" } { 792 680 744 808 "clk" "" } { 888 680 744 904 "clk" "" } { 312 952 1016 328 "clk" "" } { 408 952 1016 424 "clk" "" } { 504 952 1016 520 "clk" "" } { 600 952 1016 616 "clk" "" } { 696 952 1016 712 "clk" "" } { 792 952 1016 808 "clk" "" } { 888 952 1016 904 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.217 ns clk~clkctrl 2 COMB CLKCTRL_G3 3 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.217 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Predictor.bdf" "" { Schematic "C:/work/university/sifo/Curse/Ворошкевич/Курсовой СИФО В26 - Final/Branch_prediction_A2_3bit_PC_GHR_mod2/Predictor.bdf" { { 232 424 592 248 "clk" "" } { 312 680 744 328 "clk" "" } { 408 680 744 424 "clk" "" } { 504 680 744 520 "clk" "" } { 600 680 744 616 "clk" "" } { 232 680 744 248 "clk" "" } { 696 680 744 712 "clk" "" } { 792 680 744 808 "clk" "" } { 888 680 744 904 "clk" "" } { 312 952 1016 328 "clk" "" } { 408 952 1016 424 "clk" "" } { 504 952 1016 520 "clk" "" } { 600 952 1016 616 "clk" "" } { 696 952 1016 712 "clk" "" } { 792 952 1016 808 "clk" "" } { 888 952 1016 904 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.796 ns) + CELL(0.618 ns) 2.631 ns lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\] 3 REG LCFF_X15_Y29_N21 2 " "Info: 3: + IC(0.796 ns) + CELL(0.618 ns) = 2.631 ns; Loc. = LCFF_X15_Y29_N21; Fanout = 2; REG Node = 'lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.414 ns" { clk~clkctrl lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.492 ns ( 56.71 % ) " "Info: Total cell delay = 1.492 ns ( 56.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.139 ns ( 43.29 % ) " "Info: Total interconnect delay = 1.139 ns ( 43.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.631 ns" { clk clk~clkctrl lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.631 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0] {} } { 0.000ns 0.000ns 0.343ns 0.796ns } { 0.000ns 0.874ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.920 ns" { result lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.920 ns" { result {} result~combout {} lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0] {} } { 0.000ns 0.000ns 4.754ns } { 0.000ns 0.857ns 0.309ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.631 ns" { clk clk~clkctrl lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.631 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0] {} } { 0.000ns 0.000ns 0.343ns 0.796ns } { 0.000ns 0.874ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk PHT_ADR\[0\] lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\] 7.454 ns register " "Info: tco from clock \"clk\" to destination pin \"PHT_ADR\[0\]\" through register \"lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\]\" is 7.454 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.631 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.631 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.874 ns) 0.874 ns clk 1 CLK PIN_U26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_U26; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Predictor.bdf" "" { Schematic "C:/work/university/sifo/Curse/Ворошкевич/Курсовой СИФО В26 - Final/Branch_prediction_A2_3bit_PC_GHR_mod2/Predictor.bdf" { { 232 424 592 248 "clk" "" } { 312 680 744 328 "clk" "" } { 408 680 744 424 "clk" "" } { 504 680 744 520 "clk" "" } { 600 680 744 616 "clk" "" } { 232 680 744 248 "clk" "" } { 696 680 744 712 "clk" "" } { 792 680 744 808 "clk" "" } { 888 680 744 904 "clk" "" } { 312 952 1016 328 "clk" "" } { 408 952 1016 424 "clk" "" } { 504 952 1016 520 "clk" "" } { 600 952 1016 616 "clk" "" } { 696 952 1016 712 "clk" "" } { 792 952 1016 808 "clk" "" } { 888 952 1016 904 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.217 ns clk~clkctrl 2 COMB CLKCTRL_G3 3 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.217 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Predictor.bdf" "" { Schematic "C:/work/university/sifo/Curse/Ворошкевич/Курсовой СИФО В26 - Final/Branch_prediction_A2_3bit_PC_GHR_mod2/Predictor.bdf" { { 232 424 592 248 "clk" "" } { 312 680 744 328 "clk" "" } { 408 680 744 424 "clk" "" } { 504 680 744 520 "clk" "" } { 600 680 744 616 "clk" "" } { 232 680 744 248 "clk" "" } { 696 680 744 712 "clk" "" } { 792 680 744 808 "clk" "" } { 888 680 744 904 "clk" "" } { 312 952 1016 328 "clk" "" } { 408 952 1016 424 "clk" "" } { 504 952 1016 520 "clk" "" } { 600 952 1016 616 "clk" "" } { 696 952 1016 712 "clk" "" } { 792 952 1016 808 "clk" "" } { 888 952 1016 904 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.796 ns) + CELL(0.618 ns) 2.631 ns lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\] 3 REG LCFF_X15_Y29_N21 2 " "Info: 3: + IC(0.796 ns) + CELL(0.618 ns) = 2.631 ns; Loc. = LCFF_X15_Y29_N21; Fanout = 2; REG Node = 'lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.414 ns" { clk~clkctrl lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.492 ns ( 56.71 % ) " "Info: Total cell delay = 1.492 ns ( 56.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.139 ns ( 43.29 % ) " "Info: Total interconnect delay = 1.139 ns ( 43.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.631 ns" { clk clk~clkctrl lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.631 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0] {} } { 0.000ns 0.000ns 0.343ns 0.796ns } { 0.000ns 0.874ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.729 ns + Longest register pin " "Info: + Longest register to pin delay is 4.729 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\] 1 REG LCFF_X15_Y29_N21 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y29_N21; Fanout = 2; REG Node = 'lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.241 ns) 0.241 ns lpm_xor0:inst7\|lpm_xor:lpm_xor_component\|xor_cascade\[0\]\[1\] 2 COMB LCCOMB_X15_Y29_N20 1 " "Info: 2: + IC(0.000 ns) + CELL(0.241 ns) = 0.241 ns; Loc. = LCCOMB_X15_Y29_N20; Fanout = 1; COMB Node = 'lpm_xor0:inst7\|lpm_xor:lpm_xor_component\|xor_cascade\[0\]\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.241 ns" { lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0] lpm_xor0:inst7|lpm_xor:lpm_xor_component|xor_cascade[0][1] } "NODE_NAME" } } { "lpm_xor.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_xor.tdf" 38 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.516 ns) + CELL(1.972 ns) 4.729 ns PHT_ADR\[0\] 3 PIN PIN_AC18 0 " "Info: 3: + IC(2.516 ns) + CELL(1.972 ns) = 4.729 ns; Loc. = PIN_AC18; Fanout = 0; PIN Node = 'PHT_ADR\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.488 ns" { lpm_xor0:inst7|lpm_xor:lpm_xor_component|xor_cascade[0][1] PHT_ADR[0] } "NODE_NAME" } } { "Predictor.bdf" "" { Schematic "C:/work/university/sifo/Curse/Ворошкевич/Курсовой СИФО В26 - Final/Branch_prediction_A2_3bit_PC_GHR_mod2/Predictor.bdf" { { 768 1432 1608 784 "PHT_ADR\[2..0\]" "" } { 256 1336 1412 272 "PHT_ADR\[2..0\]" "" } { 216 1136 1222 232 "PHT_ADR\[2..0\]" "" } { 424 368 464 440 "PHT_ADR\[2..0\]" "" } { 600 368 464 616 "PHT_ADR\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.213 ns ( 46.80 % ) " "Info: Total cell delay = 2.213 ns ( 46.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.516 ns ( 53.20 % ) " "Info: Total interconnect delay = 2.516 ns ( 53.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.729 ns" { lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0] lpm_xor0:inst7|lpm_xor:lpm_xor_component|xor_cascade[0][1] PHT_ADR[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.729 ns" { lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0] {} lpm_xor0:inst7|lpm_xor:lpm_xor_component|xor_cascade[0][1] {} PHT_ADR[0] {} } { 0.000ns 0.000ns 2.516ns } { 0.000ns 0.241ns 1.972ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.631 ns" { clk clk~clkctrl lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.631 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0] {} } { 0.000ns 0.000ns 0.343ns 0.796ns } { 0.000ns 0.874ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.729 ns" { lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0] lpm_xor0:inst7|lpm_xor:lpm_xor_component|xor_cascade[0][1] PHT_ADR[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.729 ns" { lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0] {} lpm_xor0:inst7|lpm_xor:lpm_xor_component|xor_cascade[0][1] {} PHT_ADR[0] {} } { 0.000ns 0.000ns 2.516ns } { 0.000ns 0.241ns 1.972ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "PC\[0\] PHT_ADR\[0\] 9.372 ns Longest " "Info: Longest tpd from source pin \"PC\[0\]\" to destination pin \"PHT_ADR\[0\]\" is 9.372 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.887 ns) 0.887 ns PC\[0\] 1 PIN PIN_A21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.887 ns) = 0.887 ns; Loc. = PIN_A21; Fanout = 1; PIN Node = 'PC\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[0] } "NODE_NAME" } } { "Predictor.bdf" "" { Schematic "C:/work/university/sifo/Curse/Ворошкевич/Курсовой СИФО В26 - Final/Branch_prediction_A2_3bit_PC_GHR_mod2/Predictor.bdf" { { 216 424 592 232 "PC\[2..0\]" "" } { 208 1008 1072 224 "PC\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.944 ns) + CELL(0.053 ns) 4.884 ns lpm_xor0:inst7\|lpm_xor:lpm_xor_component\|xor_cascade\[0\]\[1\] 2 COMB LCCOMB_X15_Y29_N20 1 " "Info: 2: + IC(3.944 ns) + CELL(0.053 ns) = 4.884 ns; Loc. = LCCOMB_X15_Y29_N20; Fanout = 1; COMB Node = 'lpm_xor0:inst7\|lpm_xor:lpm_xor_component\|xor_cascade\[0\]\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.997 ns" { PC[0] lpm_xor0:inst7|lpm_xor:lpm_xor_component|xor_cascade[0][1] } "NODE_NAME" } } { "lpm_xor.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_xor.tdf" 38 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.516 ns) + CELL(1.972 ns) 9.372 ns PHT_ADR\[0\] 3 PIN PIN_AC18 0 " "Info: 3: + IC(2.516 ns) + CELL(1.972 ns) = 9.372 ns; Loc. = PIN_AC18; Fanout = 0; PIN Node = 'PHT_ADR\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.488 ns" { lpm_xor0:inst7|lpm_xor:lpm_xor_component|xor_cascade[0][1] PHT_ADR[0] } "NODE_NAME" } } { "Predictor.bdf" "" { Schematic "C:/work/university/sifo/Curse/Ворошкевич/Курсовой СИФО В26 - Final/Branch_prediction_A2_3bit_PC_GHR_mod2/Predictor.bdf" { { 768 1432 1608 784 "PHT_ADR\[2..0\]" "" } { 256 1336 1412 272 "PHT_ADR\[2..0\]" "" } { 216 1136 1222 232 "PHT_ADR\[2..0\]" "" } { 424 368 464 440 "PHT_ADR\[2..0\]" "" } { 600 368 464 616 "PHT_ADR\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.912 ns ( 31.07 % ) " "Info: Total cell delay = 2.912 ns ( 31.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.460 ns ( 68.93 % ) " "Info: Total interconnect delay = 6.460 ns ( 68.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.372 ns" { PC[0] lpm_xor0:inst7|lpm_xor:lpm_xor_component|xor_cascade[0][1] PHT_ADR[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.372 ns" { PC[0] {} PC[0]~combout {} lpm_xor0:inst7|lpm_xor:lpm_xor_component|xor_cascade[0][1] {} PHT_ADR[0] {} } { 0.000ns 0.000ns 3.944ns 2.516ns } { 0.000ns 0.887ns 0.053ns 1.972ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\] result clk -3.140 ns register " "Info: th for register \"lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\]\" (data pin = \"result\", clock pin = \"clk\") is -3.140 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.631 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.631 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.874 ns) 0.874 ns clk 1 CLK PIN_U26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_U26; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Predictor.bdf" "" { Schematic "C:/work/university/sifo/Curse/Ворошкевич/Курсовой СИФО В26 - Final/Branch_prediction_A2_3bit_PC_GHR_mod2/Predictor.bdf" { { 232 424 592 248 "clk" "" } { 312 680 744 328 "clk" "" } { 408 680 744 424 "clk" "" } { 504 680 744 520 "clk" "" } { 600 680 744 616 "clk" "" } { 232 680 744 248 "clk" "" } { 696 680 744 712 "clk" "" } { 792 680 744 808 "clk" "" } { 888 680 744 904 "clk" "" } { 312 952 1016 328 "clk" "" } { 408 952 1016 424 "clk" "" } { 504 952 1016 520 "clk" "" } { 600 952 1016 616 "clk" "" } { 696 952 1016 712 "clk" "" } { 792 952 1016 808 "clk" "" } { 888 952 1016 904 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.217 ns clk~clkctrl 2 COMB CLKCTRL_G3 3 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.217 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Predictor.bdf" "" { Schematic "C:/work/university/sifo/Curse/Ворошкевич/Курсовой СИФО В26 - Final/Branch_prediction_A2_3bit_PC_GHR_mod2/Predictor.bdf" { { 232 424 592 248 "clk" "" } { 312 680 744 328 "clk" "" } { 408 680 744 424 "clk" "" } { 504 680 744 520 "clk" "" } { 600 680 744 616 "clk" "" } { 232 680 744 248 "clk" "" } { 696 680 744 712 "clk" "" } { 792 680 744 808 "clk" "" } { 888 680 744 904 "clk" "" } { 312 952 1016 328 "clk" "" } { 408 952 1016 424 "clk" "" } { 504 952 1016 520 "clk" "" } { 600 952 1016 616 "clk" "" } { 696 952 1016 712 "clk" "" } { 792 952 1016 808 "clk" "" } { 888 952 1016 904 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.796 ns) + CELL(0.618 ns) 2.631 ns lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\] 3 REG LCFF_X15_Y29_N21 2 " "Info: 3: + IC(0.796 ns) + CELL(0.618 ns) = 2.631 ns; Loc. = LCFF_X15_Y29_N21; Fanout = 2; REG Node = 'lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.414 ns" { clk~clkctrl lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.492 ns ( 56.71 % ) " "Info: Total cell delay = 1.492 ns ( 56.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.139 ns ( 43.29 % ) " "Info: Total interconnect delay = 1.139 ns ( 43.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.631 ns" { clk clk~clkctrl lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.631 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0] {} } { 0.000ns 0.000ns 0.343ns 0.796ns } { 0.000ns 0.874ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.920 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.920 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns result 1 PIN PIN_AC19 1 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AC19; Fanout = 1; PIN Node = 'result'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { result } "NODE_NAME" } } { "Predictor.bdf" "" { Schematic "C:/work/university/sifo/Curse/Ворошкевич/Курсовой СИФО В26 - Final/Branch_prediction_A2_3bit_PC_GHR_mod2/Predictor.bdf" { { 248 424 592 264 "result" "" } { 344 680 744 360 "result" "" } { 440 680 744 456 "result" "" } { 536 680 744 552 "result" "" } { 632 680 744 648 "result" "" } { 248 680 744 264 "result" "" } { 728 680 744 744 "result" "" } { 824 680 744 840 "result" "" } { 920 680 744 936 "result" "" } { 344 952 1016 360 "result" "" } { 440 952 1016 456 "result" "" } { 536 952 1016 552 "result" "" } { 632 952 1016 648 "result" "" } { 728 952 1016 744 "result" "" } { 824 952 1016 840 "result" "" } { 920 952 1016 936 "result" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.754 ns) + CELL(0.309 ns) 5.920 ns lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\] 2 REG LCFF_X15_Y29_N21 2 " "Info: 2: + IC(4.754 ns) + CELL(0.309 ns) = 5.920 ns; Loc. = LCFF_X15_Y29_N21; Fanout = 2; REG Node = 'lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.063 ns" { result lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.166 ns ( 19.70 % ) " "Info: Total cell delay = 1.166 ns ( 19.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.754 ns ( 80.30 % ) " "Info: Total interconnect delay = 4.754 ns ( 80.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.920 ns" { result lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.920 ns" { result {} result~combout {} lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0] {} } { 0.000ns 0.000ns 4.754ns } { 0.000ns 0.857ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.631 ns" { clk clk~clkctrl lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.631 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0] {} } { 0.000ns 0.000ns 0.343ns 0.796ns } { 0.000ns 0.874ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.920 ns" { result lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.920 ns" { result {} result~combout {} lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0] {} } { 0.000ns 0.000ns 4.754ns } { 0.000ns 0.857ns 0.309ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "192 " "Info: Peak virtual memory: 192 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 20 07:53:48 2016 " "Info: Processing ended: Tue Dec 20 07:53:48 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
