git clone --depth 1 --no-tags https://github.com/BriZoo25/RockPaperScissors.git f:/verilog_sva_gh_scraper/data/full_repos/575894730
git clone --depth 1 --no-tags https://github.com/gpchandere/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/571257443
git clone --depth 1 --no-tags https://github.com/lraiff/Logic_Design_Project.git f:/verilog_sva_gh_scraper/data/full_repos/571845147
git clone --depth 1 --no-tags https://github.com/Akilax0/RV32IM-pipeline-implementation.git f:/verilog_sva_gh_scraper/data/full_repos/572292049
git clone --depth 1 --no-tags https://github.com/lejlahusi/FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/572341522
git clone --depth 1 --no-tags https://github.com/saicharan48/Verilog-.git f:/verilog_sva_gh_scraper/data/full_repos/571652878
git clone --depth 1 --no-tags https://github.com/bitluni/tt02-option23ser.git f:/verilog_sva_gh_scraper/data/full_repos/573437223
git clone --depth 1 --no-tags https://github.com/Ameli98/2022fall_CA_Final_Project.git f:/verilog_sva_gh_scraper/data/full_repos/573331131
git clone --depth 1 --no-tags https://github.com/SiddhantNayak5/iiitb_vm_mpw8.git f:/verilog_sva_gh_scraper/data/full_repos/574903391
git clone --depth 1 --no-tags https://github.com/santosh2407/Implementation-of-Basic-Logic-Gates.git f:/verilog_sva_gh_scraper/data/full_repos/575076950
git clone --depth 1 --no-tags https://github.com/noemiabril/TSConf_MiSTer-DE1-SoC.git f:/verilog_sva_gh_scraper/data/full_repos/574147381
git clone --depth 1 --no-tags https://github.com/mukullokhande99/fp_alu.git f:/verilog_sva_gh_scraper/data/full_repos/575542104
git clone --depth 1 --no-tags https://github.com/Ahmed0100/text_screen_generator_vga_fpga.git f:/verilog_sva_gh_scraper/data/full_repos/577357826
git clone --depth 1 --no-tags https://github.com/alfredo-machiavelli/design_verification.git f:/verilog_sva_gh_scraper/data/full_repos/577564661
git clone --depth 1 --no-tags https://github.com/hmoyen/EstacionamentoGRP6.git f:/verilog_sva_gh_scraper/data/full_repos/571805602
git clone --depth 1 --no-tags https://github.com/hasanmutlu26/Hardware-Trojan-Detection-Using-Delay-Ratio-Method-on-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/571274614
git clone --depth 1 --no-tags https://github.com/malcolm-hayes/ece369-competiton.git f:/verilog_sva_gh_scraper/data/full_repos/571789965
git clone --depth 1 --no-tags https://github.com/Aph-CUG/lab.git f:/verilog_sva_gh_scraper/data/full_repos/575631733
git clone --depth 1 --no-tags https://github.com/z6zhai1012/SPI.git f:/verilog_sva_gh_scraper/data/full_repos/576058742
git clone --depth 1 --no-tags https://github.com/Eunbin1101/VLSI-DSP.git f:/verilog_sva_gh_scraper/data/full_repos/575947627
git clone --depth 1 --no-tags https://github.com/passant5/caravel_user_project-gf180mcu.git f:/verilog_sva_gh_scraper/data/full_repos/576889502
git clone --depth 1 --no-tags https://github.com/eleven5150/high-bit-search.git f:/verilog_sva_gh_scraper/data/full_repos/576958228
git clone --depth 1 --no-tags https://github.com/Ahmed0100/stack_leds_fpga.git f:/verilog_sva_gh_scraper/data/full_repos/577386774
git clone --depth 1 --no-tags https://github.com/DouglasWWolf/ecd_master2.git f:/verilog_sva_gh_scraper/data/full_repos/577506395
git clone --depth 1 --no-tags https://github.com/xiezhiyu01/riscv-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/571119619
git clone --depth 1 --no-tags https://github.com/791071565/far-infrared-interferometer.git f:/verilog_sva_gh_scraper/data/full_repos/570934546
git clone --depth 1 --no-tags https://github.com/johs2969/ECE_project.git f:/verilog_sva_gh_scraper/data/full_repos/570732572
git clone --depth 1 --no-tags https://github.com/Heiwuni/Verilog_advanced.git f:/verilog_sva_gh_scraper/data/full_repos/571451776
git clone --depth 1 --no-tags https://github.com/jerahmie/sensor_fusion_vslam.git f:/verilog_sva_gh_scraper/data/full_repos/570920063
git clone --depth 1 --no-tags https://github.com/r-lewellyn/hvcc-project1.git f:/verilog_sva_gh_scraper/data/full_repos/572535150
git clone --depth 1 --no-tags https://github.com/ayush2350/Verilog-Programs.git f:/verilog_sva_gh_scraper/data/full_repos/572548944
git clone --depth 1 --no-tags https://github.com/wokwi/gf180_spell.git f:/verilog_sva_gh_scraper/data/full_repos/572017284
git clone --depth 1 --no-tags https://github.com/havrepj/ECE287_Final_Project.git f:/verilog_sva_gh_scraper/data/full_repos/572168837
git clone --depth 1 --no-tags https://github.com/mfs19/Semaforo.git f:/verilog_sva_gh_scraper/data/full_repos/573247869
git clone --depth 1 --no-tags https://github.com/ZakWillCode/SinglePsychleCPU.git f:/verilog_sva_gh_scraper/data/full_repos/573050779
git clone --depth 1 --no-tags https://github.com/OrkunErdem/CS303.git f:/verilog_sva_gh_scraper/data/full_repos/573594437
git clone --depth 1 --no-tags https://github.com/gatecat/one-hot-fpga-gf180-3x3.git f:/verilog_sva_gh_scraper/data/full_repos/573332173
git clone --depth 1 --no-tags https://github.com/YY87927/caravel-walkthrough.git f:/verilog_sva_gh_scraper/data/full_repos/573663289
git clone --depth 1 --no-tags https://github.com/ruanrossato/sd-irrigacao.git f:/verilog_sva_gh_scraper/data/full_repos/572754495
git clone --depth 1 --no-tags https://github.com/noemiabril/zx48_MiSTer-DE10-Standard.git f:/verilog_sva_gh_scraper/data/full_repos/574202567
git clone --depth 1 --no-tags https://github.com/Achal-Kanojia/Digital-Watermarking.git f:/verilog_sva_gh_scraper/data/full_repos/574060064
git clone --depth 1 --no-tags https://github.com/Bohon2025/Breakout_Final.git f:/verilog_sva_gh_scraper/data/full_repos/575019092
git clone --depth 1 --no-tags https://github.com/stutz1405/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/574668211
git clone --depth 1 --no-tags https://github.com/Maestroarm/CS3650_Single_Cycle_MIPS32.git f:/verilog_sva_gh_scraper/data/full_repos/574708125
git clone --depth 1 --no-tags https://github.com/ishan-desai64/iiitb_cps_mpw8.git f:/verilog_sva_gh_scraper/data/full_repos/576234908
git clone --depth 1 --no-tags https://github.com/Ayyappa1911/caravel_sysarr.git f:/verilog_sva_gh_scraper/data/full_repos/576569802
git clone --depth 1 --no-tags https://github.com/Lyciih/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/576680559
git clone --depth 1 --no-tags https://github.com/daniel-marcu-upt/proiect_fic.git f:/verilog_sva_gh_scraper/data/full_repos/572157138
git clone --depth 1 --no-tags https://github.com/topcuburak/previousExperiences-Verilog-FPGA-SoCs.git f:/verilog_sva_gh_scraper/data/full_repos/570849855
git clone --depth 1 --no-tags https://github.com/srimanthtenneti/X1CPU.git f:/verilog_sva_gh_scraper/data/full_repos/571076187
git clone --depth 1 --no-tags https://github.com/davidsiaw/tt02-stack-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/571582611
git clone --depth 1 --no-tags https://github.com/chithambaramoorthii/RRAM_IMC_MPW7_V2.git f:/verilog_sva_gh_scraper/data/full_repos/573524817
git clone --depth 1 --no-tags https://github.com/vlfuentes417/chip_fab.git f:/verilog_sva_gh_scraper/data/full_repos/573530643
git clone --depth 1 --no-tags https://github.com/SarveshTuckley/RISC-V.git f:/verilog_sva_gh_scraper/data/full_repos/573584411
git clone --depth 1 --no-tags https://github.com/JasonCS-Chen/Revised_BSW.git f:/verilog_sva_gh_scraper/data/full_repos/573630338
git clone --depth 1 --no-tags https://github.com/htfab/unigate-sky.git f:/verilog_sva_gh_scraper/data/full_repos/573319627
git clone --depth 1 --no-tags https://github.com/shaos/tiny_silicon_1.git f:/verilog_sva_gh_scraper/data/full_repos/573288566
git clone --depth 1 --no-tags https://github.com/verifyww/temp.git f:/verilog_sva_gh_scraper/data/full_repos/573434377
git clone --depth 1 --no-tags https://github.com/xingzhejun/2021-Summer-Digital-and-Processor-course-project.git f:/verilog_sva_gh_scraper/data/full_repos/573359676
git clone --depth 1 --no-tags https://github.com/JakeCarter0/ECE-564-Final.git f:/verilog_sva_gh_scraper/data/full_repos/572319202
git clone --depth 1 --no-tags https://github.com/LiWeny16/caculator_verilogHDL.git f:/verilog_sva_gh_scraper/data/full_repos/572427750
git clone --depth 1 --no-tags https://github.com/Raks-hith/Numerical_method.git f:/verilog_sva_gh_scraper/data/full_repos/572437500
git clone --depth 1 --no-tags https://github.com/brouhaha/tt02-aeonic.git f:/verilog_sva_gh_scraper/data/full_repos/572819418
git clone --depth 1 --no-tags https://github.com/mkkassem/ParaRAM.git f:/verilog_sva_gh_scraper/data/full_repos/571260323
git clone --depth 1 --no-tags https://github.com/trexon/pov_disp.git f:/verilog_sva_gh_scraper/data/full_repos/574197764
git clone --depth 1 --no-tags https://github.com/anqingyuan1/project1.git f:/verilog_sva_gh_scraper/data/full_repos/574369576
git clone --depth 1 --no-tags https://github.com/StealthHydra179/caravel_user_project.git f:/verilog_sva_gh_scraper/data/full_repos/573904553
git clone --depth 1 --no-tags https://github.com/rs2xd/gfmpw_RC4.git f:/verilog_sva_gh_scraper/data/full_repos/573908466
git clone --depth 1 --no-tags https://github.com/SakisGerab7/MIPS-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/575098987
git clone --depth 1 --no-tags https://github.com/parishi-naik/RV32I-RISC-V-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/575320713
git clone --depth 1 --no-tags https://github.com/bimalka98/Digital-IC-Design.git f:/verilog_sva_gh_scraper/data/full_repos/575431978
git clone --depth 1 --no-tags https://github.com/Delta9799074/MyNotes.git f:/verilog_sva_gh_scraper/data/full_repos/575384360
git clone --depth 1 --no-tags https://github.com/Sritam519/caravel_iiitb_bcdc.git f:/verilog_sva_gh_scraper/data/full_repos/575404240
git clone --depth 1 --no-tags https://github.com/AbhirupB99/Fibonacci-series-generation-using-RISC-V-single-cycle.git f:/verilog_sva_gh_scraper/data/full_repos/575452980
git clone --depth 1 --no-tags https://github.com/KawSplice/Digital-Logic-II.git f:/verilog_sva_gh_scraper/data/full_repos/576441763
git clone --depth 1 --no-tags https://github.com/strongjg/FinalVeripong.git f:/verilog_sva_gh_scraper/data/full_repos/574313396
git clone --depth 1 --no-tags https://github.com/cloudxcc/ShapingTheWaves_8.git f:/verilog_sva_gh_scraper/data/full_repos/573858622
git clone --depth 1 --no-tags https://github.com/delvecja/audio_module.git f:/verilog_sva_gh_scraper/data/full_repos/574214993
git clone --depth 1 --no-tags https://github.com/cchan/gf180-fp8-fma.git f:/verilog_sva_gh_scraper/data/full_repos/574219687
git clone --depth 1 --no-tags https://github.com/AbdelrahmanAbdelkhalekA/MIPS-CPU-Pipelined.git f:/verilog_sva_gh_scraper/data/full_repos/574336543
git clone --depth 1 --no-tags https://github.com/ArshKedia/iiitb_3bit_rc_mpw8.git f:/verilog_sva_gh_scraper/data/full_repos/576268972
git clone --depth 1 --no-tags https://github.com/Zst0514/SM2_demo.git f:/verilog_sva_gh_scraper/data/full_repos/576202839
git clone --depth 1 --no-tags https://github.com/noemiabril/Amstrad-PCW_MiSTer-DE10-Standard.git f:/verilog_sva_gh_scraper/data/full_repos/577233876
git clone --depth 1 --no-tags https://github.com/engRana404/Computer-Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/577063608
git clone --depth 1 --no-tags https://github.com/ogoogo/jiyukadai.git f:/verilog_sva_gh_scraper/data/full_repos/577177646
git clone --depth 1 --no-tags https://github.com/Ahmed0100/uart_autobaud_fpga.git f:/verilog_sva_gh_scraper/data/full_repos/577370362
git clone --depth 1 --no-tags https://github.com/ftkovr9k/Bombs-and-Balloons.git f:/verilog_sva_gh_scraper/data/full_repos/574779167
git clone --depth 1 --no-tags https://github.com/nfjesifb/COGL_node.git f:/verilog_sva_gh_scraper/data/full_repos/574687083
git clone --depth 1 --no-tags https://github.com/Acecoder35/iiitb_gray_cntr.git f:/verilog_sva_gh_scraper/data/full_repos/575313279
git clone --depth 1 --no-tags https://github.com/180hushan/CPU_Design.git f:/verilog_sva_gh_scraper/data/full_repos/576685035
git clone --depth 1 --no-tags https://github.com/WeiCheng14159/systolic_array_hw.git f:/verilog_sva_gh_scraper/data/full_repos/577679956
git clone --depth 1 --no-tags https://github.com/xjq817/RISCV-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/577766746
git clone --depth 1 --no-tags https://github.com/CS3650-Lildongs/CS3650_P1.git f:/verilog_sva_gh_scraper/data/full_repos/571760761
git clone --depth 1 --no-tags https://github.com/rasuantaputra/Belajar_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/571839558
git clone --depth 1 --no-tags https://github.com/klaus1904/projects.git f:/verilog_sva_gh_scraper/data/full_repos/574267830
git clone --depth 1 --no-tags https://github.com/Kamagori/RISC-V-Datapath.git f:/verilog_sva_gh_scraper/data/full_repos/576078551
git clone --depth 1 --no-tags https://github.com/bitluni/tt02-option23.git f:/verilog_sva_gh_scraper/data/full_repos/573131102
git clone --depth 1 --no-tags https://github.com/jvbarea/UsinaNuclear.git f:/verilog_sva_gh_scraper/data/full_repos/571729087
git clone --depth 1 --no-tags https://github.com/ashwithkumar513/Lowpower8bitMultiplier.git f:/verilog_sva_gh_scraper/data/full_repos/571975692
git clone --depth 1 --no-tags https://github.com/Ahmed0100/uart_rotating_leds_fpga.git f:/verilog_sva_gh_scraper/data/full_repos/577369511
