// Seed: 1995091457
module module_0;
  logic id_0;
  wire  id_1;
  assign id_1[1] = id_1;
  defparam id_2.id_3 = id_3;
endmodule
