#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include <cydevice.h>
#include <cydevice_trm.h>

/* ultrasonic_uart_IntClock */
#define ultrasonic_uart_IntClock__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define ultrasonic_uart_IntClock__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define ultrasonic_uart_IntClock__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define ultrasonic_uart_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define ultrasonic_uart_IntClock__INDEX 0x01u
#define ultrasonic_uart_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define ultrasonic_uart_IntClock__PM_ACT_MSK 0x02u
#define ultrasonic_uart_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define ultrasonic_uart_IntClock__PM_STBY_MSK 0x02u

/* ultrasonic_voltage_pin_2 */
#define ultrasonic_voltage_pin_2__0__MASK 0x08u
#define ultrasonic_voltage_pin_2__0__PC CYREG_PRT0_PC3
#define ultrasonic_voltage_pin_2__0__PORT 0u
#define ultrasonic_voltage_pin_2__0__SHIFT 3
#define ultrasonic_voltage_pin_2__AG CYREG_PRT0_AG
#define ultrasonic_voltage_pin_2__AMUX CYREG_PRT0_AMUX
#define ultrasonic_voltage_pin_2__BIE CYREG_PRT0_BIE
#define ultrasonic_voltage_pin_2__BIT_MASK CYREG_PRT0_BIT_MASK
#define ultrasonic_voltage_pin_2__BYP CYREG_PRT0_BYP
#define ultrasonic_voltage_pin_2__CTL CYREG_PRT0_CTL
#define ultrasonic_voltage_pin_2__DM0 CYREG_PRT0_DM0
#define ultrasonic_voltage_pin_2__DM1 CYREG_PRT0_DM1
#define ultrasonic_voltage_pin_2__DM2 CYREG_PRT0_DM2
#define ultrasonic_voltage_pin_2__DR CYREG_PRT0_DR
#define ultrasonic_voltage_pin_2__INP_DIS CYREG_PRT0_INP_DIS
#define ultrasonic_voltage_pin_2__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define ultrasonic_voltage_pin_2__LCD_EN CYREG_PRT0_LCD_EN
#define ultrasonic_voltage_pin_2__MASK 0x08u
#define ultrasonic_voltage_pin_2__PORT 0u
#define ultrasonic_voltage_pin_2__PRT CYREG_PRT0_PRT
#define ultrasonic_voltage_pin_2__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define ultrasonic_voltage_pin_2__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define ultrasonic_voltage_pin_2__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define ultrasonic_voltage_pin_2__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define ultrasonic_voltage_pin_2__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define ultrasonic_voltage_pin_2__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define ultrasonic_voltage_pin_2__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define ultrasonic_voltage_pin_2__PS CYREG_PRT0_PS
#define ultrasonic_voltage_pin_2__SHIFT 3
#define ultrasonic_voltage_pin_2__SLW CYREG_PRT0_SLW

/* isr_byte_ultrasonic_rx */
#define isr_byte_ultrasonic_rx__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_byte_ultrasonic_rx__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_byte_ultrasonic_rx__INTC_MASK 0x04u
#define isr_byte_ultrasonic_rx__INTC_NUMBER 2u
#define isr_byte_ultrasonic_rx__INTC_PRIOR_NUM 7u
#define isr_byte_ultrasonic_rx__INTC_PRIOR_REG CYREG_NVIC_PRI_2
#define isr_byte_ultrasonic_rx__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_byte_ultrasonic_rx__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* ultrasonic_reading_pin */
#define ultrasonic_reading_pin__0__MASK 0x04u
#define ultrasonic_reading_pin__0__PC CYREG_PRT0_PC2
#define ultrasonic_reading_pin__0__PORT 0u
#define ultrasonic_reading_pin__0__SHIFT 2
#define ultrasonic_reading_pin__AG CYREG_PRT0_AG
#define ultrasonic_reading_pin__AMUX CYREG_PRT0_AMUX
#define ultrasonic_reading_pin__BIE CYREG_PRT0_BIE
#define ultrasonic_reading_pin__BIT_MASK CYREG_PRT0_BIT_MASK
#define ultrasonic_reading_pin__BYP CYREG_PRT0_BYP
#define ultrasonic_reading_pin__CTL CYREG_PRT0_CTL
#define ultrasonic_reading_pin__DM0 CYREG_PRT0_DM0
#define ultrasonic_reading_pin__DM1 CYREG_PRT0_DM1
#define ultrasonic_reading_pin__DM2 CYREG_PRT0_DM2
#define ultrasonic_reading_pin__DR CYREG_PRT0_DR
#define ultrasonic_reading_pin__INP_DIS CYREG_PRT0_INP_DIS
#define ultrasonic_reading_pin__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define ultrasonic_reading_pin__LCD_EN CYREG_PRT0_LCD_EN
#define ultrasonic_reading_pin__MASK 0x04u
#define ultrasonic_reading_pin__PORT 0u
#define ultrasonic_reading_pin__PRT CYREG_PRT0_PRT
#define ultrasonic_reading_pin__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define ultrasonic_reading_pin__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define ultrasonic_reading_pin__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define ultrasonic_reading_pin__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define ultrasonic_reading_pin__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define ultrasonic_reading_pin__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define ultrasonic_reading_pin__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define ultrasonic_reading_pin__PS CYREG_PRT0_PS
#define ultrasonic_reading_pin__SHIFT 2
#define ultrasonic_reading_pin__SLW CYREG_PRT0_SLW

/* ultrasonic_voltage_pin */
#define ultrasonic_voltage_pin__0__MASK 0x20u
#define ultrasonic_voltage_pin__0__PC CYREG_PRT6_PC5
#define ultrasonic_voltage_pin__0__PORT 6u
#define ultrasonic_voltage_pin__0__SHIFT 5
#define ultrasonic_voltage_pin__AG CYREG_PRT6_AG
#define ultrasonic_voltage_pin__AMUX CYREG_PRT6_AMUX
#define ultrasonic_voltage_pin__BIE CYREG_PRT6_BIE
#define ultrasonic_voltage_pin__BIT_MASK CYREG_PRT6_BIT_MASK
#define ultrasonic_voltage_pin__BYP CYREG_PRT6_BYP
#define ultrasonic_voltage_pin__CTL CYREG_PRT6_CTL
#define ultrasonic_voltage_pin__DM0 CYREG_PRT6_DM0
#define ultrasonic_voltage_pin__DM1 CYREG_PRT6_DM1
#define ultrasonic_voltage_pin__DM2 CYREG_PRT6_DM2
#define ultrasonic_voltage_pin__DR CYREG_PRT6_DR
#define ultrasonic_voltage_pin__INP_DIS CYREG_PRT6_INP_DIS
#define ultrasonic_voltage_pin__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define ultrasonic_voltage_pin__LCD_EN CYREG_PRT6_LCD_EN
#define ultrasonic_voltage_pin__MASK 0x20u
#define ultrasonic_voltage_pin__PORT 6u
#define ultrasonic_voltage_pin__PRT CYREG_PRT6_PRT
#define ultrasonic_voltage_pin__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define ultrasonic_voltage_pin__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define ultrasonic_voltage_pin__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define ultrasonic_voltage_pin__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define ultrasonic_voltage_pin__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define ultrasonic_voltage_pin__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define ultrasonic_voltage_pin__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define ultrasonic_voltage_pin__PS CYREG_PRT6_PS
#define ultrasonic_voltage_pin__SHIFT 5
#define ultrasonic_voltage_pin__SLW CYREG_PRT6_SLW

/* ultrasonic_uart_BUART */
#define ultrasonic_uart_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define ultrasonic_uart_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B1_UDB09_10_ST
#define ultrasonic_uart_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B1_UDB09_MSK
#define ultrasonic_uart_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define ultrasonic_uart_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define ultrasonic_uart_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define ultrasonic_uart_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B1_UDB09_ST_CTL
#define ultrasonic_uart_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B1_UDB09_ST_CTL
#define ultrasonic_uart_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B1_UDB09_ST
#define ultrasonic_uart_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define ultrasonic_uart_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB09_10_CTL
#define ultrasonic_uart_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB09_10_CTL
#define ultrasonic_uart_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB09_10_CTL
#define ultrasonic_uart_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B1_UDB09_10_CTL
#define ultrasonic_uart_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B1_UDB09_10_MSK
#define ultrasonic_uart_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B1_UDB09_10_MSK
#define ultrasonic_uart_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B1_UDB09_10_MSK
#define ultrasonic_uart_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB09_10_MSK
#define ultrasonic_uart_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define ultrasonic_uart_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B1_UDB09_CTL
#define ultrasonic_uart_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B1_UDB09_ST_CTL
#define ultrasonic_uart_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B1_UDB09_CTL
#define ultrasonic_uart_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B1_UDB09_ST_CTL
#define ultrasonic_uart_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define ultrasonic_uart_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B1_UDB09_MSK
#define ultrasonic_uart_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define ultrasonic_uart_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B0_UDB09_10_A0
#define ultrasonic_uart_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B0_UDB09_10_A1
#define ultrasonic_uart_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B0_UDB09_10_D0
#define ultrasonic_uart_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B0_UDB09_10_D1
#define ultrasonic_uart_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define ultrasonic_uart_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B0_UDB09_10_F0
#define ultrasonic_uart_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B0_UDB09_10_F1
#define ultrasonic_uart_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B0_UDB09_A0_A1
#define ultrasonic_uart_BUART_sRX_RxShifter_u0__A0_REG CYREG_B0_UDB09_A0
#define ultrasonic_uart_BUART_sRX_RxShifter_u0__A1_REG CYREG_B0_UDB09_A1
#define ultrasonic_uart_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B0_UDB09_D0_D1
#define ultrasonic_uart_BUART_sRX_RxShifter_u0__D0_REG CYREG_B0_UDB09_D0
#define ultrasonic_uart_BUART_sRX_RxShifter_u0__D1_REG CYREG_B0_UDB09_D1
#define ultrasonic_uart_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define ultrasonic_uart_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B0_UDB09_F0_F1
#define ultrasonic_uart_BUART_sRX_RxShifter_u0__F0_REG CYREG_B0_UDB09_F0
#define ultrasonic_uart_BUART_sRX_RxShifter_u0__F1_REG CYREG_B0_UDB09_F1
#define ultrasonic_uart_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define ultrasonic_uart_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B0_UDB08_09_ST
#define ultrasonic_uart_BUART_sRX_RxSts__3__MASK 0x08u
#define ultrasonic_uart_BUART_sRX_RxSts__3__POS 3
#define ultrasonic_uart_BUART_sRX_RxSts__4__MASK 0x10u
#define ultrasonic_uart_BUART_sRX_RxSts__4__POS 4
#define ultrasonic_uart_BUART_sRX_RxSts__5__MASK 0x20u
#define ultrasonic_uart_BUART_sRX_RxSts__5__POS 5
#define ultrasonic_uart_BUART_sRX_RxSts__MASK 0x38u
#define ultrasonic_uart_BUART_sRX_RxSts__MASK_REG CYREG_B0_UDB08_MSK
#define ultrasonic_uart_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define ultrasonic_uart_BUART_sRX_RxSts__STATUS_REG CYREG_B0_UDB08_ST
#define ultrasonic_uart_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B0_UDB11_12_A0
#define ultrasonic_uart_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B0_UDB11_12_A1
#define ultrasonic_uart_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B0_UDB11_12_D0
#define ultrasonic_uart_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B0_UDB11_12_D1
#define ultrasonic_uart_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define ultrasonic_uart_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B0_UDB11_12_F0
#define ultrasonic_uart_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B0_UDB11_12_F1
#define ultrasonic_uart_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B0_UDB11_A0_A1
#define ultrasonic_uart_BUART_sTX_TxShifter_u0__A0_REG CYREG_B0_UDB11_A0
#define ultrasonic_uart_BUART_sTX_TxShifter_u0__A1_REG CYREG_B0_UDB11_A1
#define ultrasonic_uart_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B0_UDB11_D0_D1
#define ultrasonic_uart_BUART_sTX_TxShifter_u0__D0_REG CYREG_B0_UDB11_D0
#define ultrasonic_uart_BUART_sTX_TxShifter_u0__D1_REG CYREG_B0_UDB11_D1
#define ultrasonic_uart_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define ultrasonic_uart_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B0_UDB11_F0_F1
#define ultrasonic_uart_BUART_sTX_TxShifter_u0__F0_REG CYREG_B0_UDB11_F0
#define ultrasonic_uart_BUART_sTX_TxShifter_u0__F1_REG CYREG_B0_UDB11_F1
#define ultrasonic_uart_BUART_sTX_TxSts__0__MASK 0x01u
#define ultrasonic_uart_BUART_sTX_TxSts__0__POS 0
#define ultrasonic_uart_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define ultrasonic_uart_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B0_UDB11_12_ST
#define ultrasonic_uart_BUART_sTX_TxSts__1__MASK 0x02u
#define ultrasonic_uart_BUART_sTX_TxSts__1__POS 1
#define ultrasonic_uart_BUART_sTX_TxSts__2__MASK 0x04u
#define ultrasonic_uart_BUART_sTX_TxSts__2__POS 2
#define ultrasonic_uart_BUART_sTX_TxSts__3__MASK 0x08u
#define ultrasonic_uart_BUART_sTX_TxSts__3__POS 3
#define ultrasonic_uart_BUART_sTX_TxSts__MASK 0x0Fu
#define ultrasonic_uart_BUART_sTX_TxSts__MASK_REG CYREG_B0_UDB11_MSK
#define ultrasonic_uart_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define ultrasonic_uart_BUART_sTX_TxSts__STATUS_REG CYREG_B0_UDB11_ST
#define ultrasonic_uart_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B0_UDB08_09_A0
#define ultrasonic_uart_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B0_UDB08_09_A1
#define ultrasonic_uart_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B0_UDB08_09_D0
#define ultrasonic_uart_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B0_UDB08_09_D1
#define ultrasonic_uart_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define ultrasonic_uart_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B0_UDB08_09_F0
#define ultrasonic_uart_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B0_UDB08_09_F1
#define ultrasonic_uart_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B0_UDB08_A0_A1
#define ultrasonic_uart_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B0_UDB08_A0
#define ultrasonic_uart_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B0_UDB08_A1
#define ultrasonic_uart_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B0_UDB08_D0_D1
#define ultrasonic_uart_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B0_UDB08_D0
#define ultrasonic_uart_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B0_UDB08_D1
#define ultrasonic_uart_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define ultrasonic_uart_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B0_UDB08_F0_F1
#define ultrasonic_uart_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B0_UDB08_F0
#define ultrasonic_uart_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B0_UDB08_F1

/* ultrasonic_uart_rx */
#define ultrasonic_uart_rx__0__MASK 0x08u
#define ultrasonic_uart_rx__0__PC CYREG_PRT6_PC3
#define ultrasonic_uart_rx__0__PORT 6u
#define ultrasonic_uart_rx__0__SHIFT 3
#define ultrasonic_uart_rx__AG CYREG_PRT6_AG
#define ultrasonic_uart_rx__AMUX CYREG_PRT6_AMUX
#define ultrasonic_uart_rx__BIE CYREG_PRT6_BIE
#define ultrasonic_uart_rx__BIT_MASK CYREG_PRT6_BIT_MASK
#define ultrasonic_uart_rx__BYP CYREG_PRT6_BYP
#define ultrasonic_uart_rx__CTL CYREG_PRT6_CTL
#define ultrasonic_uart_rx__DM0 CYREG_PRT6_DM0
#define ultrasonic_uart_rx__DM1 CYREG_PRT6_DM1
#define ultrasonic_uart_rx__DM2 CYREG_PRT6_DM2
#define ultrasonic_uart_rx__DR CYREG_PRT6_DR
#define ultrasonic_uart_rx__INP_DIS CYREG_PRT6_INP_DIS
#define ultrasonic_uart_rx__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define ultrasonic_uart_rx__LCD_EN CYREG_PRT6_LCD_EN
#define ultrasonic_uart_rx__MASK 0x08u
#define ultrasonic_uart_rx__PORT 6u
#define ultrasonic_uart_rx__PRT CYREG_PRT6_PRT
#define ultrasonic_uart_rx__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define ultrasonic_uart_rx__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define ultrasonic_uart_rx__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define ultrasonic_uart_rx__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define ultrasonic_uart_rx__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define ultrasonic_uart_rx__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define ultrasonic_uart_rx__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define ultrasonic_uart_rx__PS CYREG_PRT6_PS
#define ultrasonic_uart_rx__SHIFT 3
#define ultrasonic_uart_rx__SLW CYREG_PRT6_SLW

/* modem_voltage_pin */
#define modem_voltage_pin__0__MASK 0x08u
#define modem_voltage_pin__0__PC CYREG_PRT12_PC3
#define modem_voltage_pin__0__PORT 12u
#define modem_voltage_pin__0__SHIFT 3
#define modem_voltage_pin__AG CYREG_PRT12_AG
#define modem_voltage_pin__BIE CYREG_PRT12_BIE
#define modem_voltage_pin__BIT_MASK CYREG_PRT12_BIT_MASK
#define modem_voltage_pin__BYP CYREG_PRT12_BYP
#define modem_voltage_pin__DM0 CYREG_PRT12_DM0
#define modem_voltage_pin__DM1 CYREG_PRT12_DM1
#define modem_voltage_pin__DM2 CYREG_PRT12_DM2
#define modem_voltage_pin__DR CYREG_PRT12_DR
#define modem_voltage_pin__INP_DIS CYREG_PRT12_INP_DIS
#define modem_voltage_pin__MASK 0x08u
#define modem_voltage_pin__PORT 12u
#define modem_voltage_pin__PRT CYREG_PRT12_PRT
#define modem_voltage_pin__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define modem_voltage_pin__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define modem_voltage_pin__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define modem_voltage_pin__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define modem_voltage_pin__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define modem_voltage_pin__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define modem_voltage_pin__PS CYREG_PRT12_PS
#define modem_voltage_pin__SHIFT 3
#define modem_voltage_pin__SIO_CFG CYREG_PRT12_SIO_CFG
#define modem_voltage_pin__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define modem_voltage_pin__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define modem_voltage_pin__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define modem_voltage_pin__SLW CYREG_PRT12_SLW

/* modem_power_pin */
#define modem_power_pin__0__MASK 0x01u
#define modem_power_pin__0__PC CYREG_PRT4_PC0
#define modem_power_pin__0__PORT 4u
#define modem_power_pin__0__SHIFT 0
#define modem_power_pin__AG CYREG_PRT4_AG
#define modem_power_pin__AMUX CYREG_PRT4_AMUX
#define modem_power_pin__BIE CYREG_PRT4_BIE
#define modem_power_pin__BIT_MASK CYREG_PRT4_BIT_MASK
#define modem_power_pin__BYP CYREG_PRT4_BYP
#define modem_power_pin__CTL CYREG_PRT4_CTL
#define modem_power_pin__DM0 CYREG_PRT4_DM0
#define modem_power_pin__DM1 CYREG_PRT4_DM1
#define modem_power_pin__DM2 CYREG_PRT4_DM2
#define modem_power_pin__DR CYREG_PRT4_DR
#define modem_power_pin__INP_DIS CYREG_PRT4_INP_DIS
#define modem_power_pin__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define modem_power_pin__LCD_EN CYREG_PRT4_LCD_EN
#define modem_power_pin__MASK 0x01u
#define modem_power_pin__PORT 4u
#define modem_power_pin__PRT CYREG_PRT4_PRT
#define modem_power_pin__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define modem_power_pin__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define modem_power_pin__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define modem_power_pin__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define modem_power_pin__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define modem_power_pin__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define modem_power_pin__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define modem_power_pin__PS CYREG_PRT4_PS
#define modem_power_pin__SHIFT 0
#define modem_power_pin__SLW CYREG_PRT4_SLW

/* timer_TimerUDB */
#define timer_TimerUDB_nrstSts_stsreg__0__MASK 0x01u
#define timer_TimerUDB_nrstSts_stsreg__0__POS 0
#define timer_TimerUDB_nrstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define timer_TimerUDB_nrstSts_stsreg__16BIT_STATUS_REG CYREG_B1_UDB07_08_ST
#define timer_TimerUDB_nrstSts_stsreg__2__MASK 0x04u
#define timer_TimerUDB_nrstSts_stsreg__2__POS 2
#define timer_TimerUDB_nrstSts_stsreg__3__MASK 0x08u
#define timer_TimerUDB_nrstSts_stsreg__3__POS 3
#define timer_TimerUDB_nrstSts_stsreg__MASK 0x0Du
#define timer_TimerUDB_nrstSts_stsreg__MASK_REG CYREG_B1_UDB07_MSK
#define timer_TimerUDB_nrstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define timer_TimerUDB_nrstSts_stsreg__STATUS_REG CYREG_B1_UDB07_ST
#define timer_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define timer_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB04_05_CTL
#define timer_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB04_05_CTL
#define timer_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB04_05_CTL
#define timer_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB04_05_CTL
#define timer_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB04_05_MSK
#define timer_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB04_05_MSK
#define timer_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB04_05_MSK
#define timer_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB04_05_MSK
#define timer_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__7__MASK 0x80u
#define timer_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__7__POS 7
#define timer_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define timer_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_REG CYREG_B1_UDB04_CTL
#define timer_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB04_ST_CTL
#define timer_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__COUNT_REG CYREG_B1_UDB04_CTL
#define timer_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__COUNT_ST_REG CYREG_B1_UDB04_ST_CTL
#define timer_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__MASK 0x80u
#define timer_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define timer_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__PERIOD_REG CYREG_B1_UDB04_MSK
#define timer_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define timer_TimerUDB_sT32_timerdp_u0__16BIT_A0_REG CYREG_B1_UDB04_05_A0
#define timer_TimerUDB_sT32_timerdp_u0__16BIT_A1_REG CYREG_B1_UDB04_05_A1
#define timer_TimerUDB_sT32_timerdp_u0__16BIT_D0_REG CYREG_B1_UDB04_05_D0
#define timer_TimerUDB_sT32_timerdp_u0__16BIT_D1_REG CYREG_B1_UDB04_05_D1
#define timer_TimerUDB_sT32_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define timer_TimerUDB_sT32_timerdp_u0__16BIT_F0_REG CYREG_B1_UDB04_05_F0
#define timer_TimerUDB_sT32_timerdp_u0__16BIT_F1_REG CYREG_B1_UDB04_05_F1
#define timer_TimerUDB_sT32_timerdp_u0__A0_A1_REG CYREG_B1_UDB04_A0_A1
#define timer_TimerUDB_sT32_timerdp_u0__A0_REG CYREG_B1_UDB04_A0
#define timer_TimerUDB_sT32_timerdp_u0__A1_REG CYREG_B1_UDB04_A1
#define timer_TimerUDB_sT32_timerdp_u0__D0_D1_REG CYREG_B1_UDB04_D0_D1
#define timer_TimerUDB_sT32_timerdp_u0__D0_REG CYREG_B1_UDB04_D0
#define timer_TimerUDB_sT32_timerdp_u0__D1_REG CYREG_B1_UDB04_D1
#define timer_TimerUDB_sT32_timerdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define timer_TimerUDB_sT32_timerdp_u0__F0_F1_REG CYREG_B1_UDB04_F0_F1
#define timer_TimerUDB_sT32_timerdp_u0__F0_REG CYREG_B1_UDB04_F0
#define timer_TimerUDB_sT32_timerdp_u0__F1_REG CYREG_B1_UDB04_F1
#define timer_TimerUDB_sT32_timerdp_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define timer_TimerUDB_sT32_timerdp_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define timer_TimerUDB_sT32_timerdp_u1__16BIT_A0_REG CYREG_B1_UDB05_06_A0
#define timer_TimerUDB_sT32_timerdp_u1__16BIT_A1_REG CYREG_B1_UDB05_06_A1
#define timer_TimerUDB_sT32_timerdp_u1__16BIT_D0_REG CYREG_B1_UDB05_06_D0
#define timer_TimerUDB_sT32_timerdp_u1__16BIT_D1_REG CYREG_B1_UDB05_06_D1
#define timer_TimerUDB_sT32_timerdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define timer_TimerUDB_sT32_timerdp_u1__16BIT_F0_REG CYREG_B1_UDB05_06_F0
#define timer_TimerUDB_sT32_timerdp_u1__16BIT_F1_REG CYREG_B1_UDB05_06_F1
#define timer_TimerUDB_sT32_timerdp_u1__A0_A1_REG CYREG_B1_UDB05_A0_A1
#define timer_TimerUDB_sT32_timerdp_u1__A0_REG CYREG_B1_UDB05_A0
#define timer_TimerUDB_sT32_timerdp_u1__A1_REG CYREG_B1_UDB05_A1
#define timer_TimerUDB_sT32_timerdp_u1__D0_D1_REG CYREG_B1_UDB05_D0_D1
#define timer_TimerUDB_sT32_timerdp_u1__D0_REG CYREG_B1_UDB05_D0
#define timer_TimerUDB_sT32_timerdp_u1__D1_REG CYREG_B1_UDB05_D1
#define timer_TimerUDB_sT32_timerdp_u1__DP_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define timer_TimerUDB_sT32_timerdp_u1__F0_F1_REG CYREG_B1_UDB05_F0_F1
#define timer_TimerUDB_sT32_timerdp_u1__F0_REG CYREG_B1_UDB05_F0
#define timer_TimerUDB_sT32_timerdp_u1__F1_REG CYREG_B1_UDB05_F1
#define timer_TimerUDB_sT32_timerdp_u2__16BIT_A0_REG CYREG_B1_UDB06_07_A0
#define timer_TimerUDB_sT32_timerdp_u2__16BIT_A1_REG CYREG_B1_UDB06_07_A1
#define timer_TimerUDB_sT32_timerdp_u2__16BIT_D0_REG CYREG_B1_UDB06_07_D0
#define timer_TimerUDB_sT32_timerdp_u2__16BIT_D1_REG CYREG_B1_UDB06_07_D1
#define timer_TimerUDB_sT32_timerdp_u2__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define timer_TimerUDB_sT32_timerdp_u2__16BIT_F0_REG CYREG_B1_UDB06_07_F0
#define timer_TimerUDB_sT32_timerdp_u2__16BIT_F1_REG CYREG_B1_UDB06_07_F1
#define timer_TimerUDB_sT32_timerdp_u2__A0_A1_REG CYREG_B1_UDB06_A0_A1
#define timer_TimerUDB_sT32_timerdp_u2__A0_REG CYREG_B1_UDB06_A0
#define timer_TimerUDB_sT32_timerdp_u2__A1_REG CYREG_B1_UDB06_A1
#define timer_TimerUDB_sT32_timerdp_u2__D0_D1_REG CYREG_B1_UDB06_D0_D1
#define timer_TimerUDB_sT32_timerdp_u2__D0_REG CYREG_B1_UDB06_D0
#define timer_TimerUDB_sT32_timerdp_u2__D1_REG CYREG_B1_UDB06_D1
#define timer_TimerUDB_sT32_timerdp_u2__DP_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define timer_TimerUDB_sT32_timerdp_u2__F0_F1_REG CYREG_B1_UDB06_F0_F1
#define timer_TimerUDB_sT32_timerdp_u2__F0_REG CYREG_B1_UDB06_F0
#define timer_TimerUDB_sT32_timerdp_u2__F1_REG CYREG_B1_UDB06_F1
#define timer_TimerUDB_sT32_timerdp_u3__16BIT_A0_REG CYREG_B1_UDB07_08_A0
#define timer_TimerUDB_sT32_timerdp_u3__16BIT_A1_REG CYREG_B1_UDB07_08_A1
#define timer_TimerUDB_sT32_timerdp_u3__16BIT_D0_REG CYREG_B1_UDB07_08_D0
#define timer_TimerUDB_sT32_timerdp_u3__16BIT_D1_REG CYREG_B1_UDB07_08_D1
#define timer_TimerUDB_sT32_timerdp_u3__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define timer_TimerUDB_sT32_timerdp_u3__16BIT_F0_REG CYREG_B1_UDB07_08_F0
#define timer_TimerUDB_sT32_timerdp_u3__16BIT_F1_REG CYREG_B1_UDB07_08_F1
#define timer_TimerUDB_sT32_timerdp_u3__A0_A1_REG CYREG_B1_UDB07_A0_A1
#define timer_TimerUDB_sT32_timerdp_u3__A0_REG CYREG_B1_UDB07_A0
#define timer_TimerUDB_sT32_timerdp_u3__A1_REG CYREG_B1_UDB07_A1
#define timer_TimerUDB_sT32_timerdp_u3__D0_D1_REG CYREG_B1_UDB07_D0_D1
#define timer_TimerUDB_sT32_timerdp_u3__D0_REG CYREG_B1_UDB07_D0
#define timer_TimerUDB_sT32_timerdp_u3__D1_REG CYREG_B1_UDB07_D1
#define timer_TimerUDB_sT32_timerdp_u3__DP_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define timer_TimerUDB_sT32_timerdp_u3__F0_F1_REG CYREG_B1_UDB07_F0_F1
#define timer_TimerUDB_sT32_timerdp_u3__F0_REG CYREG_B1_UDB07_F0
#define timer_TimerUDB_sT32_timerdp_u3__F1_REG CYREG_B1_UDB07_F1

/* uart_IntClock */
#define uart_IntClock__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define uart_IntClock__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define uart_IntClock__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define uart_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define uart_IntClock__INDEX 0x00u
#define uart_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define uart_IntClock__PM_ACT_MSK 0x01u
#define uart_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define uart_IntClock__PM_STBY_MSK 0x01u

/* isr_byte_rx */
#define isr_byte_rx__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_byte_rx__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_byte_rx__INTC_MASK 0x02u
#define isr_byte_rx__INTC_NUMBER 1u
#define isr_byte_rx__INTC_PRIOR_NUM 7u
#define isr_byte_rx__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define isr_byte_rx__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_byte_rx__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* uart_BUART */
#define uart_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB14_15_ACTL
#define uart_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB14_15_ST
#define uart_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B0_UDB14_MSK
#define uart_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define uart_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define uart_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB14_ACTL
#define uart_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB14_ST_CTL
#define uart_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB14_ST_CTL
#define uart_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B0_UDB14_ST
#define uart_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB14_15_ACTL
#define uart_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB14_15_CTL
#define uart_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB14_15_CTL
#define uart_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB14_15_CTL
#define uart_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB14_15_CTL
#define uart_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB14_15_MSK
#define uart_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB14_15_MSK
#define uart_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB14_15_MSK
#define uart_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB14_15_MSK
#define uart_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB14_ACTL
#define uart_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B0_UDB14_CTL
#define uart_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B0_UDB14_ST_CTL
#define uart_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B0_UDB14_CTL
#define uart_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B0_UDB14_ST_CTL
#define uart_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define uart_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B0_UDB14_MSK
#define uart_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define uart_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B0_UDB13_14_A0
#define uart_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B0_UDB13_14_A1
#define uart_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B0_UDB13_14_D0
#define uart_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B0_UDB13_14_D1
#define uart_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define uart_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B0_UDB13_14_F0
#define uart_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B0_UDB13_14_F1
#define uart_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B0_UDB13_A0_A1
#define uart_BUART_sRX_RxShifter_u0__A0_REG CYREG_B0_UDB13_A0
#define uart_BUART_sRX_RxShifter_u0__A1_REG CYREG_B0_UDB13_A1
#define uart_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B0_UDB13_D0_D1
#define uart_BUART_sRX_RxShifter_u0__D0_REG CYREG_B0_UDB13_D0
#define uart_BUART_sRX_RxShifter_u0__D1_REG CYREG_B0_UDB13_D1
#define uart_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define uart_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B0_UDB13_F0_F1
#define uart_BUART_sRX_RxShifter_u0__F0_REG CYREG_B0_UDB13_F0
#define uart_BUART_sRX_RxShifter_u0__F1_REG CYREG_B0_UDB13_F1
#define uart_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define uart_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B0_UDB13_14_ST
#define uart_BUART_sRX_RxSts__3__MASK 0x08u
#define uart_BUART_sRX_RxSts__3__POS 3
#define uart_BUART_sRX_RxSts__4__MASK 0x10u
#define uart_BUART_sRX_RxSts__4__POS 4
#define uart_BUART_sRX_RxSts__5__MASK 0x20u
#define uart_BUART_sRX_RxSts__5__POS 5
#define uart_BUART_sRX_RxSts__MASK 0x38u
#define uart_BUART_sRX_RxSts__MASK_REG CYREG_B0_UDB13_MSK
#define uart_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define uart_BUART_sRX_RxSts__STATUS_REG CYREG_B0_UDB13_ST
#define uart_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B0_UDB12_13_A0
#define uart_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B0_UDB12_13_A1
#define uart_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B0_UDB12_13_D0
#define uart_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B0_UDB12_13_D1
#define uart_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define uart_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B0_UDB12_13_F0
#define uart_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B0_UDB12_13_F1
#define uart_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B0_UDB12_A0_A1
#define uart_BUART_sTX_TxShifter_u0__A0_REG CYREG_B0_UDB12_A0
#define uart_BUART_sTX_TxShifter_u0__A1_REG CYREG_B0_UDB12_A1
#define uart_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B0_UDB12_D0_D1
#define uart_BUART_sTX_TxShifter_u0__D0_REG CYREG_B0_UDB12_D0
#define uart_BUART_sTX_TxShifter_u0__D1_REG CYREG_B0_UDB12_D1
#define uart_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define uart_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B0_UDB12_F0_F1
#define uart_BUART_sTX_TxShifter_u0__F0_REG CYREG_B0_UDB12_F0
#define uart_BUART_sTX_TxShifter_u0__F1_REG CYREG_B0_UDB12_F1
#define uart_BUART_sTX_TxSts__0__MASK 0x01u
#define uart_BUART_sTX_TxSts__0__POS 0
#define uart_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define uart_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B0_UDB12_13_ST
#define uart_BUART_sTX_TxSts__1__MASK 0x02u
#define uart_BUART_sTX_TxSts__1__POS 1
#define uart_BUART_sTX_TxSts__2__MASK 0x04u
#define uart_BUART_sTX_TxSts__2__POS 2
#define uart_BUART_sTX_TxSts__3__MASK 0x08u
#define uart_BUART_sTX_TxSts__3__POS 3
#define uart_BUART_sTX_TxSts__MASK 0x0Fu
#define uart_BUART_sTX_TxSts__MASK_REG CYREG_B0_UDB12_MSK
#define uart_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define uart_BUART_sTX_TxSts__STATUS_REG CYREG_B0_UDB12_ST
#define uart_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B0_UDB10_11_A0
#define uart_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B0_UDB10_11_A1
#define uart_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B0_UDB10_11_D0
#define uart_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B0_UDB10_11_D1
#define uart_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define uart_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B0_UDB10_11_F0
#define uart_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B0_UDB10_11_F1
#define uart_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B0_UDB10_A0_A1
#define uart_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B0_UDB10_A0
#define uart_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B0_UDB10_A1
#define uart_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B0_UDB10_D0_D1
#define uart_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B0_UDB10_D0
#define uart_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B0_UDB10_D1
#define uart_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define uart_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B0_UDB10_F0_F1
#define uart_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B0_UDB10_F0
#define uart_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B0_UDB10_F1

/* isr_timer */
#define isr_timer__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_timer__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_timer__INTC_MASK 0x08u
#define isr_timer__INTC_NUMBER 3u
#define isr_timer__INTC_PRIOR_NUM 7u
#define isr_timer__INTC_PRIOR_REG CYREG_NVIC_PRI_3
#define isr_timer__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_timer__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* uart_rx */
#define uart_rx__0__MASK 0x02u
#define uart_rx__0__PC CYREG_PRT0_PC1
#define uart_rx__0__PORT 0u
#define uart_rx__0__SHIFT 1
#define uart_rx__AG CYREG_PRT0_AG
#define uart_rx__AMUX CYREG_PRT0_AMUX
#define uart_rx__BIE CYREG_PRT0_BIE
#define uart_rx__BIT_MASK CYREG_PRT0_BIT_MASK
#define uart_rx__BYP CYREG_PRT0_BYP
#define uart_rx__CTL CYREG_PRT0_CTL
#define uart_rx__DM0 CYREG_PRT0_DM0
#define uart_rx__DM1 CYREG_PRT0_DM1
#define uart_rx__DM2 CYREG_PRT0_DM2
#define uart_rx__DR CYREG_PRT0_DR
#define uart_rx__INP_DIS CYREG_PRT0_INP_DIS
#define uart_rx__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define uart_rx__LCD_EN CYREG_PRT0_LCD_EN
#define uart_rx__MASK 0x02u
#define uart_rx__PORT 0u
#define uart_rx__PRT CYREG_PRT0_PRT
#define uart_rx__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define uart_rx__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define uart_rx__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define uart_rx__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define uart_rx__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define uart_rx__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define uart_rx__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define uart_rx__PS CYREG_PRT0_PS
#define uart_rx__SHIFT 1
#define uart_rx__SLW CYREG_PRT0_SLW

/* isr_1 */
#define isr_1__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_1__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_1__INTC_MASK 0x01u
#define isr_1__INTC_NUMBER 0u
#define isr_1__INTC_PRIOR_NUM 7u
#define isr_1__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define isr_1__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_1__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Miscellaneous */
/* -- WARNING: define names containing LEOPARD or PANTHER are deprecated and will be removed in a future release */
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIG_FASTBOOT_ENABLED 0
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_DIE_PANTHER 3u
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_DIE_PANTHER
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 2u
#define CYDEV_CHIP_DIE_PSOC5LP 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x0E13C069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 2u
#define CYDEV_CHIP_MEMBER_5B 4u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5A
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5A_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REV_PANTHER_PRODUCTION
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PANTHER_ES0 0u
#define CYDEV_CHIP_REV_PANTHER_ES1 1u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_DATA_CACHE_ENABLED 0
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_REQXRES 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DEBUG_ENABLE_MASK 0x01u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DBG_DBE
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x1000
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x0000000Eu
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x4000
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5
#define CYDEV_VIO3_MV 5000
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
