<html><body><samp><pre>
<!@TC:1591333151>
#Build: Synplify Pro (R) P-2019.09G-Beta2, Build 208R, Jan  7 2020
#install: /home/vagrant/gowin/SynplifyPro
#OS: Linux 
#Hostname: vagrant

# Fri Jun  5 13:59:11 2020

#Implementation: rev_1


Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.09G-Beta2
Install: /home/vagrant/gowin/SynplifyPro
OS: Ubuntu 19.04
Hostname: vagrant
max virtual memory: unlimited (bytes)
max user processes: 3744
max stack size: 8388608 (bytes)


Implementation : rev_1
<a name=compilerReport1></a>Synopsys HDL Compiler, Version comp2019q3p1, Build 210R, Built Jan  7 2020 09:30:25</a>

@N: : <!@TM:1591333153> | Running in 64-bit mode 
###########################################################[

Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.09G-Beta2
Install: /home/vagrant/gowin/SynplifyPro
OS: Ubuntu 19.04
Hostname: vagrant
max virtual memory: unlimited (bytes)
max user processes: 3744
max stack size: 8388608 (bytes)


Implementation : rev_1
<a name=compilerReport2></a>Synopsys Verilog Compiler, Version comp2019q3p1, Build 210R, Built Jan  7 2020 09:30:25</a>

@N: : <!@TM:1591333153> | Running in 64-bit mode 
@N:<a href="@N:CG1349:@XP_HELP">CG1349</a> : <!@TM:1591333153> | Running Verilog Compiler in System Verilog mode 

@N:<a href="@N:CG1350:@XP_HELP">CG1350</a> : <!@TM:1591333153> | Running Verilog Compiler in Multiple File Compilation Unit mode 

@I::"/home/vagrant/gowin/SynplifyPro/lib/generic/gw1n.v" (library work)
@I::"/home/vagrant/gowin/SynplifyPro/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/vagrant/gowin/SynplifyPro/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/vagrant/gowin/SynplifyPro/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/vagrant/gowin/SynplifyPro/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/vagrant/workspace/verilogLeson/blink002/src/blink.v" (library work)
Verilog syntax check successful!
File /home/vagrant/workspace/verilogLeson/blink002/src/blink.v changed - recompiling
Selecting top level module SHIFT_RESISTER
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/vagrant/workspace/verilogLeson/blink002/src/blink.v:1:7:1:21:@N:CG364:@XP_MSG">blink.v(1)</a><!@TM:1591333153> | Synthesizing module SHIFT_RESISTER in library work.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="/home/vagrant/workspace/verilogLeson/blink002/src/blink.v:100:14:100:20:@N:CG179:@XP_MSG">blink.v(100)</a><!@TM:1591333153> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="/home/vagrant/workspace/verilogLeson/blink002/src/blink.v:101:14:101:20:@N:CG179:@XP_MSG">blink.v(101)</a><!@TM:1591333153> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="/home/vagrant/workspace/verilogLeson/blink002/src/blink.v:102:14:102:20:@N:CG179:@XP_MSG">blink.v(102)</a><!@TM:1591333153> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="/home/vagrant/workspace/verilogLeson/blink002/src/blink.v:103:14:103:20:@N:CG179:@XP_MSG">blink.v(103)</a><!@TM:1591333153> | Removing redundant assignment.
Running optimization stage 1 on SHIFT_RESISTER .......
Running optimization stage 2 on SHIFT_RESISTER .......
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/vagrant/workspace/verilogLeson/blink002/src/blink.v:35:2:35:8:@N:CL189:@XP_MSG">blink.v(35)</a><!@TM:1591333153> | Register bit counter[17] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/vagrant/workspace/verilogLeson/blink002/src/blink.v:35:2:35:8:@N:CL189:@XP_MSG">blink.v(35)</a><!@TM:1591333153> | Register bit counter[18] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/vagrant/workspace/verilogLeson/blink002/src/blink.v:35:2:35:8:@N:CL189:@XP_MSG">blink.v(35)</a><!@TM:1591333153> | Register bit counter[19] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/vagrant/workspace/verilogLeson/blink002/src/blink.v:35:2:35:8:@N:CL189:@XP_MSG">blink.v(35)</a><!@TM:1591333153> | Register bit counter[20] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/vagrant/workspace/verilogLeson/blink002/src/blink.v:35:2:35:8:@N:CL189:@XP_MSG">blink.v(35)</a><!@TM:1591333153> | Register bit counter[21] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/vagrant/workspace/verilogLeson/blink002/src/blink.v:35:2:35:8:@N:CL189:@XP_MSG">blink.v(35)</a><!@TM:1591333153> | Register bit counter[22] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/vagrant/workspace/verilogLeson/blink002/src/blink.v:35:2:35:8:@N:CL189:@XP_MSG">blink.v(35)</a><!@TM:1591333153> | Register bit counter[23] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/vagrant/workspace/verilogLeson/blink002/src/blink.v:42:2:42:8:@N:CL189:@XP_MSG">blink.v(42)</a><!@TM:1591333153> | Register bit counter2[5] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/vagrant/workspace/verilogLeson/blink002/src/blink.v:42:2:42:8:@N:CL189:@XP_MSG">blink.v(42)</a><!@TM:1591333153> | Register bit counter2[6] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/vagrant/workspace/verilogLeson/blink002/src/blink.v:42:2:42:8:@N:CL189:@XP_MSG">blink.v(42)</a><!@TM:1591333153> | Register bit counter2[7] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/vagrant/workspace/verilogLeson/blink002/src/blink.v:42:2:42:8:@N:CL189:@XP_MSG">blink.v(42)</a><!@TM:1591333153> | Register bit counter2[8] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/vagrant/workspace/verilogLeson/blink002/src/blink.v:42:2:42:8:@N:CL189:@XP_MSG">blink.v(42)</a><!@TM:1591333153> | Register bit counter2[9] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/vagrant/workspace/verilogLeson/blink002/src/blink.v:42:2:42:8:@N:CL189:@XP_MSG">blink.v(42)</a><!@TM:1591333153> | Register bit counter2[10] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/vagrant/workspace/verilogLeson/blink002/src/blink.v:42:2:42:8:@N:CL189:@XP_MSG">blink.v(42)</a><!@TM:1591333153> | Register bit counter2[11] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/vagrant/workspace/verilogLeson/blink002/src/blink.v:42:2:42:8:@N:CL189:@XP_MSG">blink.v(42)</a><!@TM:1591333153> | Register bit counter2[12] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/vagrant/workspace/verilogLeson/blink002/src/blink.v:42:2:42:8:@N:CL189:@XP_MSG">blink.v(42)</a><!@TM:1591333153> | Register bit counter2[13] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/vagrant/workspace/verilogLeson/blink002/src/blink.v:42:2:42:8:@N:CL189:@XP_MSG">blink.v(42)</a><!@TM:1591333153> | Register bit counter2[14] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/vagrant/workspace/verilogLeson/blink002/src/blink.v:42:2:42:8:@N:CL189:@XP_MSG">blink.v(42)</a><!@TM:1591333153> | Register bit counter2[15] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/vagrant/workspace/verilogLeson/blink002/src/blink.v:42:2:42:8:@N:CL189:@XP_MSG">blink.v(42)</a><!@TM:1591333153> | Register bit counter2[16] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/vagrant/workspace/verilogLeson/blink002/src/blink.v:42:2:42:8:@N:CL189:@XP_MSG">blink.v(42)</a><!@TM:1591333153> | Register bit counter2[17] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/vagrant/workspace/verilogLeson/blink002/src/blink.v:42:2:42:8:@N:CL189:@XP_MSG">blink.v(42)</a><!@TM:1591333153> | Register bit counter2[18] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/vagrant/workspace/verilogLeson/blink002/src/blink.v:42:2:42:8:@N:CL189:@XP_MSG">blink.v(42)</a><!@TM:1591333153> | Register bit counter2[19] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/vagrant/workspace/verilogLeson/blink002/src/blink.v:42:2:42:8:@N:CL189:@XP_MSG">blink.v(42)</a><!@TM:1591333153> | Register bit counter2[20] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/vagrant/workspace/verilogLeson/blink002/src/blink.v:42:2:42:8:@N:CL189:@XP_MSG">blink.v(42)</a><!@TM:1591333153> | Register bit counter2[21] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/vagrant/workspace/verilogLeson/blink002/src/blink.v:42:2:42:8:@N:CL189:@XP_MSG">blink.v(42)</a><!@TM:1591333153> | Register bit counter2[22] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/vagrant/workspace/verilogLeson/blink002/src/blink.v:42:2:42:8:@N:CL189:@XP_MSG">blink.v(42)</a><!@TM:1591333153> | Register bit counter2[23] is always 0.
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="/home/vagrant/workspace/verilogLeson/blink002/src/blink.v:42:2:42:8:@W:CL279:@XP_MSG">blink.v(42)</a><!@TM:1591333153> | Pruning register bits 23 to 5 of counter2[23:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="/home/vagrant/workspace/verilogLeson/blink002/src/blink.v:35:2:35:8:@W:CL279:@XP_MSG">blink.v(35)</a><!@TM:1591333153> | Pruning register bits 23 to 17 of counter[23:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
Linked File:  <a href="/home/vagrant/workspace/verilogLeson/blink002/impl/synthesize/rev_1/synwork/layer0.rt.csv:@XP_FILE">layer0.rt.csv</a>


At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 129MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jun  5 13:59:12 2020

###########################################################]
###########################################################[

Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.09G-Beta2
Install: /home/vagrant/gowin/SynplifyPro
OS: Ubuntu 19.04
Hostname: vagrant
max virtual memory: unlimited (bytes)
max user processes: 3744
max stack size: 8388608 (bytes)


Implementation : rev_1
<a name=compilerReport3></a>Synopsys Synopsys Netlist Linker, Version comp2019q3p1, Build 210R, Built Jan  7 2020 09:30:25</a>

@N: : <!@TM:1591333153> | Running in 64-bit mode 
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="/home/vagrant/workspace/verilogLeson/blink002/src/blink.v:1:7:1:21:@N:NF107:@XP_MSG">blink.v(1)</a><!@TM:1591333153> | Selected library: work cell: SHIFT_RESISTER view verilog as top level
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="/home/vagrant/workspace/verilogLeson/blink002/src/blink.v:1:7:1:21:@N:NF107:@XP_MSG">blink.v(1)</a><!@TM:1591333153> | Selected library: work cell: SHIFT_RESISTER view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 126MB peak: 126MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jun  5 13:59:13 2020

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
Linked File:  <a href="/home/vagrant/workspace/verilogLeson/blink002/impl/synthesize/rev_1/synwork/blink002_comp.rt.csv:@XP_FILE">blink002_comp.rt.csv</a>

@END

At c_hdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 35MB peak: 35MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jun  5 13:59:13 2020

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1591333151>
###########################################################[

Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.09G-Beta2
Install: /home/vagrant/gowin/SynplifyPro
OS: Ubuntu 19.04
Hostname: vagrant
max virtual memory: unlimited (bytes)
max user processes: 3744
max stack size: 8388608 (bytes)


Implementation : rev_1
<a name=compilerReport4></a>Synopsys Synopsys Netlist Linker, Version comp2019q3p1, Build 210R, Built Jan  7 2020 09:30:25</a>

@N: : <!@TM:1591333154> | Running in 64-bit mode 
File /home/vagrant/workspace/verilogLeson/blink002/impl/synthesize/rev_1/synwork/blink002_comp.srs changed - recompiling
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="/home/vagrant/workspace/verilogLeson/blink002/src/blink.v:1:7:1:21:@N:NF107:@XP_MSG">blink.v(1)</a><!@TM:1591333154> | Selected library: work cell: SHIFT_RESISTER view verilog as top level
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="/home/vagrant/workspace/verilogLeson/blink002/src/blink.v:1:7:1:21:@N:NF107:@XP_MSG">blink.v(1)</a><!@TM:1591333154> | Selected library: work cell: SHIFT_RESISTER view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 126MB peak: 126MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jun  5 13:59:14 2020

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1591333151>
# Fri Jun  5 13:59:14 2020


Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.09G-Beta2
Install: /home/vagrant/gowin/SynplifyPro
OS: Ubuntu 19.04
Hostname: vagrant
max virtual memory: unlimited (bytes)
max user processes: 3744
max stack size: 8388608 (bytes)


Implementation : rev_1
<a name=mapperReport5></a>Synopsys Generic Technology Pre-mapping, Version mapgw, Build 1525R, Built Jan 14 2020 02:13:27</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 205MB peak: 205MB)

@A:<a href="@A:MF827:@XP_HELP">MF827</a> : <!@TM:1591333158> | No constraint file specified. 
Linked File:  <a href="/home/vagrant/workspace/verilogLeson/blink002/impl/synthesize/rev_1/blink002_scck.rpt:@XP_FILE">blink002_scck.rpt</a>
See clock summary report "/home/vagrant/workspace/verilogLeson/blink002/impl/synthesize/rev_1/blink002_scck.rpt"
@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1591333158> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1591333158> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1591333158> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 221MB peak: 221MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 221MB peak: 221MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 221MB peak: 221MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 232MB peak: 232MB)


Starting clock optimization phase (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 314MB peak: 314MB)


Finished clock optimization phase (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 314MB peak: 314MB)


Starting clock optimization report phase (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 314MB peak: 314MB)


Finished clock optimization report phase (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 314MB peak: 314MB)


Finished netlist restructuring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 314MB peak: 314MB)



<a name=mapperReport6></a>Clock Summary</a>
******************

          Start                    Requested     Requested     Clock        Clock                     Clock
Level     Clock                    Frequency     Period        Type         Group                     Load 
-----------------------------------------------------------------------------------------------------------
0 -       SHIFT_RESISTER|clock     226.2 MHz     4.422         inferred     Autoconstr_clkgroup_0     66   
===========================================================================================================



Clock Load Summary
***********************

                         Clock     Source          Clock Pin         Non-clock Pin     Non-clock Pin
Clock                    Load      Pin             Seq Example       Seq Example       Comb Example 
----------------------------------------------------------------------------------------------------
SHIFT_RESISTER|clock     66        clock(port)     digit0[7:0].C     -                 -            
====================================================================================================

<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="/home/vagrant/workspace/verilogLeson/blink002/src/blink.v:42:2:42:8:@W:MT529:@XP_MSG">blink.v(42)</a><!@TM:1591333158> | Found inferred clock SHIFT_RESISTER|clock which controls 66 sequential elements including counter2[4:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>

ICG Latch Removal Summary:
Number of ICG latches removed: 0
Number of ICG latches not removed:	0


@S |Clock Optimization Summary



<a name=clockReport7></a>#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[</a>

1 non-gated/non-generated clock tree(s) driving 66 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
<a href="@|L:/home/vagrant/workspace/verilogLeson/blink002/impl/synthesize/rev_1/synwork/blink002_prem.srm@|S:clock@|E:counter2[4:0]@|F:@syn_dgcc_clockid0_0==1@|M:ClockId_0_0 @XP_NAMES_BY_PROP">ClockId_0_0</a>       clock               port                   66         counter2[4:0]  
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######

@N:<a href="@N:FX1143:@XP_HELP">FX1143</a> : <!@TM:1591333158> | Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized. 
Finished Pre Mapping Phase.
@N:<a href="@N:BN225:@XP_HELP">BN225</a> : <!@TM:1591333158> | Writing default property annotation file /home/vagrant/workspace/verilogLeson/blink002/impl/synthesize/rev_1/blink002.sap. 

Starting constraint checker (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 314MB peak: 314MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 314MB peak: 314MB)


Finished constraint checker (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 314MB peak: 314MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 314MB peak: 314MB)

Process took 0h:00m:03s realtime, 0h:00m:03s cputime
# Fri Jun  5 13:59:18 2020

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1591333151>
# Fri Jun  5 13:59:18 2020


Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.09G-Beta2
Install: /home/vagrant/gowin/SynplifyPro
OS: Ubuntu 19.04
Hostname: vagrant
max virtual memory: unlimited (bytes)
max user processes: 3744
max stack size: 8388608 (bytes)


Implementation : rev_1
<a name=mapperReport8></a>Synopsys Generic Technology Mapper, Version mapgw, Build 1525R, Built Jan 14 2020 02:13:27</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 205MB peak: 205MB)

@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1591333166> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1591333166> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1591333166> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 215MB peak: 215MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 215MB peak: 215MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 215MB peak: 215MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 232MB peak: 232MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 312MB peak: 312MB)


Available hyper_sources - for debug and ip models
	None Found

@N:<a href="@N:MT206:@XP_HELP">MT206</a> : <!@TM:1591333166> | Auto Constrain mode is enabled 

Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 312MB peak: 312MB)


Starting factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 312MB peak: 312MB)


Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 312MB peak: 312MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 312MB peak: 312MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 312MB peak: 312MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 312MB peak: 312MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 312MB peak: 312MB)


Finished preparing to map (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 312MB peak: 312MB)


Finished technology mapping (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 312MB peak: 312MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:02s		    -2.75ns		  90 /        66
   2		0h:00m:02s		    -2.75ns		 105 /        66
   3		0h:00m:02s		    -2.50ns		 105 /        66
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/vagrant/workspace/verilogLeson/blink002/src/blink.v:87:6:87:20:@N:FX271:@XP_MSG">blink.v(87)</a><!@TM:1591333166> | Replicating instance digit05 (in view: work.SHIFT_RESISTER(verilog)) with 32 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/vagrant/workspace/verilogLeson/blink002/src/blink.v:35:2:35:8:@N:FX271:@XP_MSG">blink.v(35)</a><!@TM:1591333166> | Replicating instance counter[13] (in view: work.SHIFT_RESISTER(verilog)) with 6 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/vagrant/workspace/verilogLeson/blink002/src/blink.v:35:2:35:8:@N:FX271:@XP_MSG">blink.v(35)</a><!@TM:1591333166> | Replicating instance counter[11] (in view: work.SHIFT_RESISTER(verilog)) with 6 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/vagrant/workspace/verilogLeson/blink002/src/blink.v:35:2:35:8:@N:FX271:@XP_MSG">blink.v(35)</a><!@TM:1591333166> | Replicating instance counter[8] (in view: work.SHIFT_RESISTER(verilog)) with 6 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/vagrant/workspace/verilogLeson/blink002/src/blink.v:35:2:35:8:@N:FX271:@XP_MSG">blink.v(35)</a><!@TM:1591333166> | Replicating instance counter[6] (in view: work.SHIFT_RESISTER(verilog)) with 6 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/vagrant/workspace/verilogLeson/blink002/src/blink.v:35:2:35:8:@N:FX271:@XP_MSG">blink.v(35)</a><!@TM:1591333166> | Replicating instance counter[12] (in view: work.SHIFT_RESISTER(verilog)) with 6 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/vagrant/workspace/verilogLeson/blink002/src/blink.v:35:2:35:8:@N:FX271:@XP_MSG">blink.v(35)</a><!@TM:1591333166> | Replicating instance counter[14] (in view: work.SHIFT_RESISTER(verilog)) with 6 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/vagrant/workspace/verilogLeson/blink002/src/blink.v:35:2:35:8:@N:FX271:@XP_MSG">blink.v(35)</a><!@TM:1591333166> | Replicating instance counter[1] (in view: work.SHIFT_RESISTER(verilog)) with 5 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/vagrant/workspace/verilogLeson/blink002/src/blink.v:35:2:35:8:@N:FX271:@XP_MSG">blink.v(35)</a><!@TM:1591333166> | Replicating instance counter[3] (in view: work.SHIFT_RESISTER(verilog)) with 5 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/vagrant/workspace/verilogLeson/blink002/src/blink.v:35:2:35:8:@N:FX271:@XP_MSG">blink.v(35)</a><!@TM:1591333166> | Replicating instance counter[5] (in view: work.SHIFT_RESISTER(verilog)) with 5 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/vagrant/workspace/verilogLeson/blink002/src/blink.v:35:2:35:8:@N:FX271:@XP_MSG">blink.v(35)</a><!@TM:1591333166> | Replicating instance counter[7] (in view: work.SHIFT_RESISTER(verilog)) with 5 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/vagrant/workspace/verilogLeson/blink002/src/blink.v:35:2:35:8:@N:FX271:@XP_MSG">blink.v(35)</a><!@TM:1591333166> | Replicating instance counter[4] (in view: work.SHIFT_RESISTER(verilog)) with 5 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/vagrant/workspace/verilogLeson/blink002/src/blink.v:35:2:35:8:@N:FX271:@XP_MSG">blink.v(35)</a><!@TM:1591333166> | Replicating instance counter[0] (in view: work.SHIFT_RESISTER(verilog)) with 5 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/vagrant/workspace/verilogLeson/blink002/src/blink.v:35:2:35:8:@N:FX271:@XP_MSG">blink.v(35)</a><!@TM:1591333166> | Replicating instance counter[9] (in view: work.SHIFT_RESISTER(verilog)) with 5 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/vagrant/workspace/verilogLeson/blink002/src/blink.v:35:2:35:8:@N:FX271:@XP_MSG">blink.v(35)</a><!@TM:1591333166> | Replicating instance counter[2] (in view: work.SHIFT_RESISTER(verilog)) with 5 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/vagrant/workspace/verilogLeson/blink002/src/blink.v:35:2:35:8:@N:FX271:@XP_MSG">blink.v(35)</a><!@TM:1591333166> | Replicating instance counter[10] (in view: work.SHIFT_RESISTER(verilog)) with 5 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/vagrant/workspace/verilogLeson/blink002/src/blink.v:35:2:35:8:@N:FX271:@XP_MSG">blink.v(35)</a><!@TM:1591333166> | Replicating instance counter[15] (in view: work.SHIFT_RESISTER(verilog)) with 4 loads 1 time to improve timing.
Timing driven replication report
Added 16 Registers via timing driven replication
Added 8 LUTs via timing driven replication

   4		0h:00m:02s		    -2.56ns		 114 /        82
   5		0h:00m:02s		    -2.56ns		 114 /        82
   6		0h:00m:02s		    -2.30ns		 115 /        82
   7		0h:00m:02s		    -2.50ns		 115 /        82
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/vagrant/workspace/verilogLeson/blink002/src/blink.v:35:2:35:8:@N:FX271:@XP_MSG">blink.v(35)</a><!@TM:1591333166> | Replicating instance counter[16] (in view: work.SHIFT_RESISTER(verilog)) with 8 loads 1 time to improve timing.
Timing driven replication report
Added 1 Registers via timing driven replication
Added 1 LUTs via timing driven replication


   8		0h:00m:02s		    -2.50ns		 118 /        83
   9		0h:00m:02s		    -2.24ns		 118 /        83

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 312MB peak: 312MB)

@N:<a href="@N:FX164:@XP_HELP">FX164</a> : <!@TM:1591333166> | The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.   

Finished restoring hierarchy (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 312MB peak: 312MB)


Start Writing Netlists (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 312MB peak: 312MB)

Writing Analyst data base /home/vagrant/workspace/verilogLeson/blink002/impl/synthesize/rev_1/synwork/blink002_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 312MB peak: 312MB)

Writing Verilog Simulation files

Writing scf file... (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 312MB peak: 312MB)

@N:<a href="@N:BW103:@XP_HELP">BW103</a> : <!@TM:1591333166> | The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns. 
@N:<a href="@N:BW107:@XP_HELP">BW107</a> : <!@TM:1591333166> | Synopsys Constraint File capacitance units using default value of 1pF  

Finished Writing Verilog Simulation files (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 312MB peak: 312MB)


Start final timing analysis (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 312MB peak: 312MB)

<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1591333166> | Found inferred clock SHIFT_RESISTER|clock with period 7.51ns. Please declare a user-defined clock on port clock.</font> 


<a name=timingReport9></a>##### START OF TIMING REPORT #####[</a>
# Timing report written on Fri Jun  5 13:59:26 2020
#


Top view:               SHIFT_RESISTER
Requested Frequency:    133.1 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1591333166> | This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1591333166> | Clock constraints include only register-to-register paths associated with each individual clock. 



<a name=performanceSummary10></a>Performance Summary</a>
*******************


Worst slack in design: -1.326

                         Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock           Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------------
SHIFT_RESISTER|clock     133.1 MHz     113.1 MHz     7.514         8.840         -1.326     inferred     Autoconstr_clkgroup_0
==============================================================================================================================





<a name=clockRelationships11></a>Clock Relationships</a>
*******************

Clocks                                      |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------
Starting              Ending                |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------
SHIFT_RESISTER|clock  SHIFT_RESISTER|clock  |  7.514       -1.326  |  No paths    -      |  No paths    -      |  No paths    -    
===================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo12></a>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport13></a>Detailed Report for Clock: SHIFT_RESISTER|clock</a>
====================================



<a name=startingSlack14></a>Starting Points with Worst Slack</a>
********************************

                     Starting                                                       Arrival           
Instance             Reference                Type     Pin     Net                  Time        Slack 
                     Clock                                                                            
------------------------------------------------------------------------------------------------------
counter_fast[6]      SHIFT_RESISTER|clock     DFF      Q       counter_fast[6]      0.367       -1.326
counter_fast[5]      SHIFT_RESISTER|clock     DFF      Q       counter_fast[5]      0.367       -1.259
counter[5]           SHIFT_RESISTER|clock     DFF      Q       counter[5]           0.367       -1.211
counter[1]           SHIFT_RESISTER|clock     DFF      Q       counter[1]           0.367       -1.144
counter[8]           SHIFT_RESISTER|clock     DFF      Q       counter[8]           0.367       -1.144
counter_fast[12]     SHIFT_RESISTER|clock     DFF      Q       counter_fast[12]     0.367       -1.138
counter_fast[11]     SHIFT_RESISTER|clock     DFF      Q       counter_fast[11]     0.367       -1.137
counter[6]           SHIFT_RESISTER|clock     DFF      Q       counter[6]           0.367       -1.077
counter_fast[7]      SHIFT_RESISTER|clock     DFF      Q       counter_fast[7]      0.367       -1.049
counter[2]           SHIFT_RESISTER|clock     DFF      Q       counter[2]           0.367       -0.934
======================================================================================================


<a name=endingSlack15></a>Ending Points with Worst Slack</a>
******************************

                         Starting                                                              Required           
Instance                 Reference                Type     Pin     Net                         Time         Slack 
                         Clock                                                                                    
------------------------------------------------------------------------------------------------------------------
segmentPinsOutput[0]     SHIFT_RESISTER|clock     DFFE     D       segmentPinsOutput_34[0]     7.381        -1.326
segmentPinsOutput[1]     SHIFT_RESISTER|clock     DFFE     D       segmentPinsOutput_34[1]     7.381        -1.326
segmentPinsOutput[2]     SHIFT_RESISTER|clock     DFFE     D       segmentPinsOutput_34[2]     7.381        -1.326
segmentPinsOutput[3]     SHIFT_RESISTER|clock     DFFE     D       segmentPinsOutput_34[3]     7.381        -1.326
segmentPinsOutput[4]     SHIFT_RESISTER|clock     DFFE     D       segmentPinsOutput_34[4]     7.381        -1.326
segmentPinsOutput[5]     SHIFT_RESISTER|clock     DFFE     D       segmentPinsOutput_34[5]     7.381        -1.326
segmentPinsOutput[6]     SHIFT_RESISTER|clock     DFFE     D       segmentPinsOutput_34[6]     7.381        -1.326
segmentPinsOutput[7]     SHIFT_RESISTER|clock     DFFE     D       segmentPinsOutput_34[7]     7.381        -1.326
digitPinOutput[0]        SHIFT_RESISTER|clock     DFFE     CE      un1_counter11_i             7.381        -0.561
digitPinOutput[1]        SHIFT_RESISTER|clock     DFFE     CE      un1_counter11_i             7.381        -0.561
==================================================================================================================



<a name=worstPaths16></a>Worst Path Information</a>
<a href="/home/vagrant/workspace/verilogLeson/blink002/impl/synthesize/rev_1/blink002.srr:srsf/home/vagrant/workspace/verilogLeson/blink002/impl/synthesize/rev_1/blink002.srs:fp:32426:33776:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      7.514
    - Setup time:                            0.133
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.381

    - Propagation time:                      8.707
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.326

    Number of logic level(s):                4
    Starting point:                          counter_fast[6] / Q
    Ending point:                            segmentPinsOutput[0] / D
    The start point is clocked by            SHIFT_RESISTER|clock [rising] on pin CLK
    The end   point is clocked by            SHIFT_RESISTER|clock [rising] on pin CLK

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                           Type     Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
counter_fast[6]                DFF      Q        Out     0.367     0.367       -         
counter_fast[6]                Net      -        -       1.021     -           2         
counter11lto14_c_1             LUT4     I1       In      -         1.388       -         
counter11lto14_c_1             LUT4     F        Out     1.099     2.487       -         
counter11lto14_c_1             Net      -        -       1.021     -           2         
counter11lto14_c               LUT4     I0       In      -         3.508       -         
counter11lto14_c               LUT4     F        Out     1.032     4.540       -         
counter11lto14_c               Net      -        -       1.082     -           18        
counter11lto14_3               LUT4     I0       In      -         5.622       -         
counter11lto14_3               LUT4     F        Out     1.032     6.654       -         
counter11                      Net      -        -       1.021     -           9         
segmentPinsOutput_34_iv[0]     LUT4     I0       In      -         7.675       -         
segmentPinsOutput_34_iv[0]     LUT4     F        Out     1.032     8.707       -         
segmentPinsOutput_34[0]        Net      -        -       0.000     -           1         
segmentPinsOutput[0]           DFFE     D        In      -         8.707       -         
=========================================================================================
Total path delay (propagation time + setup) of 8.840 is 4.695(53.1%) logic and 4.145(46.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.514
    - Setup time:                            0.133
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.381

    - Propagation time:                      8.707
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.326

    Number of logic level(s):                4
    Starting point:                          counter_fast[6] / Q
    Ending point:                            segmentPinsOutput[7] / D
    The start point is clocked by            SHIFT_RESISTER|clock [rising] on pin CLK
    The end   point is clocked by            SHIFT_RESISTER|clock [rising] on pin CLK

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                           Type     Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
counter_fast[6]                DFF      Q        Out     0.367     0.367       -         
counter_fast[6]                Net      -        -       1.021     -           2         
counter11lto14_c_1             LUT4     I1       In      -         1.388       -         
counter11lto14_c_1             LUT4     F        Out     1.099     2.487       -         
counter11lto14_c_1             Net      -        -       1.021     -           2         
counter11lto14_c               LUT4     I0       In      -         3.508       -         
counter11lto14_c               LUT4     F        Out     1.032     4.540       -         
counter11lto14_c               Net      -        -       1.082     -           18        
counter11lto14_3               LUT4     I0       In      -         5.622       -         
counter11lto14_3               LUT4     F        Out     1.032     6.654       -         
counter11                      Net      -        -       1.021     -           9         
segmentPinsOutput_34_iv[7]     LUT4     I0       In      -         7.675       -         
segmentPinsOutput_34_iv[7]     LUT4     F        Out     1.032     8.707       -         
segmentPinsOutput_34[7]        Net      -        -       0.000     -           1         
segmentPinsOutput[7]           DFFE     D        In      -         8.707       -         
=========================================================================================
Total path delay (propagation time + setup) of 8.840 is 4.695(53.1%) logic and 4.145(46.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.514
    - Setup time:                            0.133
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.381

    - Propagation time:                      8.707
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.326

    Number of logic level(s):                4
    Starting point:                          counter_fast[6] / Q
    Ending point:                            segmentPinsOutput[4] / D
    The start point is clocked by            SHIFT_RESISTER|clock [rising] on pin CLK
    The end   point is clocked by            SHIFT_RESISTER|clock [rising] on pin CLK

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                           Type     Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
counter_fast[6]                DFF      Q        Out     0.367     0.367       -         
counter_fast[6]                Net      -        -       1.021     -           2         
counter11lto14_c_1             LUT4     I1       In      -         1.388       -         
counter11lto14_c_1             LUT4     F        Out     1.099     2.487       -         
counter11lto14_c_1             Net      -        -       1.021     -           2         
counter11lto14_c               LUT4     I0       In      -         3.508       -         
counter11lto14_c               LUT4     F        Out     1.032     4.540       -         
counter11lto14_c               Net      -        -       1.082     -           18        
counter11lto14_3               LUT4     I0       In      -         5.622       -         
counter11lto14_3               LUT4     F        Out     1.032     6.654       -         
counter11                      Net      -        -       1.021     -           9         
segmentPinsOutput_34_iv[4]     LUT4     I0       In      -         7.675       -         
segmentPinsOutput_34_iv[4]     LUT4     F        Out     1.032     8.707       -         
segmentPinsOutput_34[4]        Net      -        -       0.000     -           1         
segmentPinsOutput[4]           DFFE     D        In      -         8.707       -         
=========================================================================================
Total path delay (propagation time + setup) of 8.840 is 4.695(53.1%) logic and 4.145(46.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.514
    - Setup time:                            0.133
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.381

    - Propagation time:                      8.707
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.326

    Number of logic level(s):                4
    Starting point:                          counter_fast[6] / Q
    Ending point:                            segmentPinsOutput[5] / D
    The start point is clocked by            SHIFT_RESISTER|clock [rising] on pin CLK
    The end   point is clocked by            SHIFT_RESISTER|clock [rising] on pin CLK

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                           Type     Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
counter_fast[6]                DFF      Q        Out     0.367     0.367       -         
counter_fast[6]                Net      -        -       1.021     -           2         
counter11lto14_c_1             LUT4     I1       In      -         1.388       -         
counter11lto14_c_1             LUT4     F        Out     1.099     2.487       -         
counter11lto14_c_1             Net      -        -       1.021     -           2         
counter11lto14_c               LUT4     I0       In      -         3.508       -         
counter11lto14_c               LUT4     F        Out     1.032     4.540       -         
counter11lto14_c               Net      -        -       1.082     -           18        
counter11lto14_3               LUT4     I0       In      -         5.622       -         
counter11lto14_3               LUT4     F        Out     1.032     6.654       -         
counter11                      Net      -        -       1.021     -           9         
segmentPinsOutput_34_iv[5]     LUT4     I0       In      -         7.675       -         
segmentPinsOutput_34_iv[5]     LUT4     F        Out     1.032     8.707       -         
segmentPinsOutput_34[5]        Net      -        -       0.000     -           1         
segmentPinsOutput[5]           DFFE     D        In      -         8.707       -         
=========================================================================================
Total path delay (propagation time + setup) of 8.840 is 4.695(53.1%) logic and 4.145(46.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.514
    - Setup time:                            0.133
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.381

    - Propagation time:                      8.707
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.326

    Number of logic level(s):                4
    Starting point:                          counter_fast[6] / Q
    Ending point:                            segmentPinsOutput[6] / D
    The start point is clocked by            SHIFT_RESISTER|clock [rising] on pin CLK
    The end   point is clocked by            SHIFT_RESISTER|clock [rising] on pin CLK

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                           Type     Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
counter_fast[6]                DFF      Q        Out     0.367     0.367       -         
counter_fast[6]                Net      -        -       1.021     -           2         
counter11lto14_c_1             LUT4     I1       In      -         1.388       -         
counter11lto14_c_1             LUT4     F        Out     1.099     2.487       -         
counter11lto14_c_1             Net      -        -       1.021     -           2         
counter11lto14_c               LUT4     I0       In      -         3.508       -         
counter11lto14_c               LUT4     F        Out     1.032     4.540       -         
counter11lto14_c               Net      -        -       1.082     -           18        
counter11lto14_3               LUT4     I0       In      -         5.622       -         
counter11lto14_3               LUT4     F        Out     1.032     6.654       -         
counter11                      Net      -        -       1.021     -           9         
segmentPinsOutput_34_iv[6]     LUT4     I0       In      -         7.675       -         
segmentPinsOutput_34_iv[6]     LUT4     F        Out     1.032     8.707       -         
segmentPinsOutput_34[6]        Net      -        -       0.000     -           1         
segmentPinsOutput[6]           DFFE     D        In      -         8.707       -         
=========================================================================================
Total path delay (propagation time + setup) of 8.840 is 4.695(53.1%) logic and 4.145(46.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied

Finished final timing analysis (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 312MB peak: 312MB)


Finished timing report (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 312MB peak: 312MB)

---------------------------------------
<a name=resourceUsage17></a>Resource Usage Report for SHIFT_RESISTER </a>

Mapping to part: gw1n_1qfn48-6
Cell usage:
ALU             17 uses
DFF             32 uses
DFFE            17 uses
DFFRE           16 uses
DFFS            2 uses
DFFSE           16 uses
GSR             1 use
MUX2_LUT5       3 uses
MUX2_LUT6       1 use
LUT2            14 uses
LUT3            4 uses
LUT4            69 uses

I/O ports: 13
I/O primitives: 13
IBUF           1 use
OBUF           12 uses

I/O Register bits:                  0
Register bits not including I/Os:   83 of 864 (9%)
Total load per clock:
   SHIFT_RESISTER|clock: 83

@S |Mapping Summary:
Total  LUTs: 87 (7%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:07s; Memory used current: 312MB peak: 312MB)

Process took 0h:00m:08s realtime, 0h:00m:07s cputime
# Fri Jun  5 13:59:26 2020

###########################################################]

</pre></samp></body></html>
