timestamp 1618413659
version 8.2
tech scmos
style TSMC0.18um(tsmc18)from:t11b
scale 1000 1 9
resistclasses 6700 7500 929000 929000 1 7700 7700 80 80 80 70 70 40
use nand_tr nand_tr_0 1 0 0 0 1 100
node "a_269_18#" 7 0 269 18 ndif 1480 154 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_154_18#" 7 0 154 18 ndif 1480 154 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "out" 24 299.286 269 106 pdif 760 118 1480 154 0 0 0 0 0 0 0 0 0 0 1092 326 0 0 0 0 0 0 0 0 0 0
node "a_154_106#" 582 886.281 154 106 pdif 760 118 1480 154 0 0 0 0 0 0 319 308 0 0 1449 428 0 0 0 0 0 0 0 0 0 0
node "a_69_67#" 835 750.35 69 67 p 0 0 0 0 0 0 0 0 0 0 434 438 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vdd" 236 1094.55 132 106 pdif 96 56 4680 714 0 0 0 0 0 0 0 0 0 0 3927 1188 0 0 0 0 0 0 0 0 0 0
equiv "vdd" "vdd"
node "a_154_188#" 951 1590.38 154 188 pdif 760 118 1480 154 0 0 0 0 0 0 511 500 0 0 1743 512 0 0 0 0 0 0 0 0 0 0
node "a_154_276#" 7 0 154 276 ndif 1480 154 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_109_86#" 1767 2100.58 109 86 pc 0 0 0 0 0 0 0 0 0 0 955 940 0 0 689 238 0 0 0 0 0 0 0 0 0 0
node "a_28_149#" 1359 1540.51 28 149 p 0 0 0 0 0 0 0 0 0 0 706 710 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "gnd" 166 3200.8 132 18 ndif 2400 360 144 84 0 0 0 0 0 0 0 0 0 0 5667 1958 0 0 0 0 0 0 0 0 0 0
equiv "gnd" "gnd"
equiv "gnd" "gnd"
node "w_239_99#" 1609 5455.9 239 99 nw 0 0 0 0 5432 306 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "w_124_99#" 1609 5455.9 124 99 nw 0 0 0 0 5432 306 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "w_124_179#" 1609 5455.9 124 179 nw 0 0 0 0 5432 306 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cap "w_124_99#" "a_109_86#" 70.58
cap "w_124_99#" "vdd" 89.9034
cap "w_239_99#" "a_154_188#" 101.28
cap "w_124_179#" "a_28_149#" 70.58
cap "w_239_99#" "vdd" 89.9034
cap "w_124_99#" "a_69_67#" 70.58
cap "w_124_179#" "a_154_188#" 29.5071
cap "w_124_179#" "a_109_86#" 101.28
cap "w_124_99#" "a_154_106#" 29.5071
cap "w_124_179#" "vdd" 89.9034
cap "a_109_86#" "a_154_188#" 115.911
cap "w_239_99#" "a_154_106#" 70.58
cap "a_154_188#" "vdd" 102.798
cap "w_239_99#" "out" 29.5071
cap "a_109_86#" "vdd" 231.822
cap "a_109_86#" "a_69_67#" 102.798
cap "a_109_86#" "a_154_106#" 335.847
cap "a_154_188#" "out" 115.911
fet nfet 306 18 307 19 80 84 "Gnd!" "a_154_188#" 4 0 "a_269_18#" 40 0 "out" 40 0
fet nfet 267 18 268 19 80 84 "Gnd!" "a_154_106#" 4 0 "gnd" 40 0 "a_269_18#" 40 0
fet nfet 191 18 192 19 80 84 "Gnd!" "a_109_86#" 4 0 "a_154_18#" 40 0 "a_154_106#" 40 0
fet nfet 152 18 153 19 80 84 "Gnd!" "a_69_67#" 4 0 "gnd" 40 0 "a_154_18#" 40 0
fet pfet 306 106 307 107 80 84 "w_239_99#" "a_154_188#" 4 0 "out" 40 0 "vdd" 40 0
fet pfet 267 106 268 107 80 84 "w_239_99#" "a_154_106#" 4 0 "vdd" 40 0 "out" 40 0
fet pfet 191 106 192 107 80 84 "w_124_99#" "a_109_86#" 4 0 "a_154_106#" 40 0 "vdd" 40 0
fet pfet 152 106 153 107 80 84 "w_124_99#" "a_69_67#" 4 0 "vdd" 40 0 "a_154_106#" 40 0
fet pfet 191 188 192 189 80 84 "w_124_179#" "a_109_86#" 4 0 "a_154_188#" 40 0 "vdd" 40 0
fet pfet 152 188 153 189 80 84 "w_124_179#" "a_28_149#" 4 0 "vdd" 40 0 "a_154_188#" 40 0
fet nfet 191 276 192 277 80 84 "Gnd!" "a_109_86#" 4 0 "a_154_276#" 40 0 "a_154_188#" 40 0
fet nfet 152 276 153 277 80 84 "Gnd!" "a_28_149#" 4 0 "gnd" 40 0 "a_154_276#" 40 0
subcap "a_69_67#" -312.09
cap "nand_tr_0/a_30_7#" "nand_tr_0/a_67_n84#" 115.911
subcap "a_154_106#" -764.072
subcap "vdd" -1110.03
subcap "a_109_86#" -1529.82
subcap "gnd" -2800.3
subcap "w_124_99#" -5455.9
subcap "a_28_149#" -1274.9
cap "nand_tr_0/vdd" "nand_tr_0/a_28_n84#" 102.798
cap "nand_tr_0/w_0_0#" "nand_tr_0/a_28_n84#" 30.7
subcap "a_154_106#" -886.281
subcap "vdd" -717.993
subcap "w_124_99#" -2137.36
subcap "w_124_179#" -5396.64
merge "nand_tr_0/a_28_n84#" "a_28_149#" -44.83 0 0 0 0 0 0 0 0 0 0 -2 -6 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "nand_tr_0/gnd" "gnd" -60.3075 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -45 -46 0 0 0 0 0 0 0 0 0 0
merge "nand_tr_0/a_67_n84#" "a_69_67#" -570.24 0 0 0 0 0 0 0 0 0 0 -358 -378 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "nand_tr_0/a_30_7#" "a_109_86#" -824.504 0 0 0 0 0 0 0 0 0 0 -240 -298 0 0 50 -14 0 0 0 0 0 0 0 0 0 0
merge "nand_tr_0/vdd" "vdd" -26.0421 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7 -16 0 0 0 0 0 0 0 0 0 0
