Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Tue Apr 23 18:17:02 2024
| Host         : Omen-17 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file uart_top_timing_summary_routed.rpt -pb uart_top_timing_summary_routed.pb -rpx uart_top_timing_summary_routed.rpx -warn_on_violation
| Design       : uart_top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.083        0.000                      0                 4780        0.106        0.000                      0                 4780        3.500        0.000                       0                  3207  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.083        0.000                      0                 4780        0.106        0.000                      0                 4780        3.500        0.000                       0                  3207  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.083ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.083ns  (required time - arrival time)
  Source:                 mp_adder_inst/FSM_sequential_rFSM_current_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mp_adder_inst/regResult_reg[508]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.847ns  (logic 1.814ns (31.022%)  route 4.033ns (68.978%))
  Logic Levels:           7  (LUT3=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.533ns = ( 13.533 - 8.000 ) 
    Source Clock Delay      (SCD):    6.039ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3206, routed)        1.965     6.039    mp_adder_inst/iClk_IBUF_BUFG
    SLICE_X104Y119       FDRE                                         r  mp_adder_inst/FSM_sequential_rFSM_current_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y119       FDRE (Prop_fdre_C_Q)         0.518     6.557 r  mp_adder_inst/FSM_sequential_rFSM_current_reg[1]_rep__0/Q
                         net (fo=97, routed)          1.053     7.610    mp_adder_inst/FSM_sequential_rFSM_current_reg[1]_rep__0_n_0
    SLICE_X98Y123        LUT6 (Prop_lut6_I0_O)        0.124     7.734 r  mp_adder_inst/regResult[498]_i_2/O
                         net (fo=4, routed)           0.489     8.222    mp_adder_inst/ripple_carry_inst/p_0_in
    SLICE_X98Y123        LUT6 (Prop_lut6_I5_O)        0.124     8.346 r  mp_adder_inst/regResult[507]_i_6/O
                         net (fo=1, routed)           0.692     9.039    mp_adder_inst/regResult[507]_i_6_n_0
    SLICE_X96Y124        LUT6 (Prop_lut6_I1_O)        0.124     9.163 r  mp_adder_inst/regResult[507]_i_4/O
                         net (fo=2, routed)           0.436     9.599    mp_adder_inst/ripple_carry_inst/wCarry_5
    SLICE_X96Y123        LUT5 (Prop_lut5_I0_O)        0.124     9.723 r  mp_adder_inst/regResult[507]_i_3/O
                         net (fo=1, routed)           0.500    10.223    mp_adder_inst/ripple_carry_inst/wCarry_7
    SLICE_X97Y123        LUT5 (Prop_lut5_I0_O)        0.153    10.376 r  mp_adder_inst/regResult[507]_i_2/O
                         net (fo=2, routed)           0.406    10.781    mp_adder_inst/ripple_carry_inst/wCarry_9
    SLICE_X97Y122        LUT5 (Prop_lut5_I0_O)        0.321    11.102 r  mp_adder_inst/regResult[509]_i_2/O
                         net (fo=2, routed)           0.458    11.560    mp_adder_inst/ripple_carry_inst/wCarry_11
    SLICE_X97Y122        LUT3 (Prop_lut3_I0_O)        0.326    11.886 r  mp_adder_inst/regResult[508]_i_1/O
                         net (fo=1, routed)           0.000    11.886    mp_adder_inst/result[12]
    SLICE_X97Y122        FDRE                                         r  mp_adder_inst/regResult_reg[508]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3206, routed)        1.768    13.533    mp_adder_inst/iClk_IBUF_BUFG
    SLICE_X97Y122        FDRE                                         r  mp_adder_inst/regResult_reg[508]/C
                         clock pessimism              0.441    13.974    
                         clock uncertainty           -0.035    13.938    
    SLICE_X97Y122        FDRE (Setup_fdre_C_D)        0.031    13.969    mp_adder_inst/regResult_reg[508]
  -------------------------------------------------------------------
                         required time                         13.969    
                         arrival time                         -11.886    
  -------------------------------------------------------------------
                         slack                                  2.083    

Slack (MET) :             2.132ns  (required time - arrival time)
  Source:                 mp_adder_inst/FSM_sequential_rFSM_current_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mp_adder_inst/regResult_reg[509]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.842ns  (logic 1.809ns (30.963%)  route 4.033ns (69.037%))
  Logic Levels:           7  (LUT5=4 LUT6=3)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.533ns = ( 13.533 - 8.000 ) 
    Source Clock Delay      (SCD):    6.039ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3206, routed)        1.965     6.039    mp_adder_inst/iClk_IBUF_BUFG
    SLICE_X104Y119       FDRE                                         r  mp_adder_inst/FSM_sequential_rFSM_current_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y119       FDRE (Prop_fdre_C_Q)         0.518     6.557 r  mp_adder_inst/FSM_sequential_rFSM_current_reg[1]_rep__0/Q
                         net (fo=97, routed)          1.053     7.610    mp_adder_inst/FSM_sequential_rFSM_current_reg[1]_rep__0_n_0
    SLICE_X98Y123        LUT6 (Prop_lut6_I0_O)        0.124     7.734 r  mp_adder_inst/regResult[498]_i_2/O
                         net (fo=4, routed)           0.489     8.222    mp_adder_inst/ripple_carry_inst/p_0_in
    SLICE_X98Y123        LUT6 (Prop_lut6_I5_O)        0.124     8.346 r  mp_adder_inst/regResult[507]_i_6/O
                         net (fo=1, routed)           0.692     9.039    mp_adder_inst/regResult[507]_i_6_n_0
    SLICE_X96Y124        LUT6 (Prop_lut6_I1_O)        0.124     9.163 r  mp_adder_inst/regResult[507]_i_4/O
                         net (fo=2, routed)           0.436     9.599    mp_adder_inst/ripple_carry_inst/wCarry_5
    SLICE_X96Y123        LUT5 (Prop_lut5_I0_O)        0.124     9.723 r  mp_adder_inst/regResult[507]_i_3/O
                         net (fo=1, routed)           0.500    10.223    mp_adder_inst/ripple_carry_inst/wCarry_7
    SLICE_X97Y123        LUT5 (Prop_lut5_I0_O)        0.153    10.376 r  mp_adder_inst/regResult[507]_i_2/O
                         net (fo=2, routed)           0.406    10.781    mp_adder_inst/ripple_carry_inst/wCarry_9
    SLICE_X97Y122        LUT5 (Prop_lut5_I0_O)        0.321    11.102 r  mp_adder_inst/regResult[509]_i_2/O
                         net (fo=2, routed)           0.458    11.560    mp_adder_inst/ripple_carry_inst/wCarry_11
    SLICE_X97Y122        LUT5 (Prop_lut5_I2_O)        0.321    11.881 r  mp_adder_inst/regResult[509]_i_1/O
                         net (fo=1, routed)           0.000    11.881    mp_adder_inst/result[13]
    SLICE_X97Y122        FDRE                                         r  mp_adder_inst/regResult_reg[509]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3206, routed)        1.768    13.533    mp_adder_inst/iClk_IBUF_BUFG
    SLICE_X97Y122        FDRE                                         r  mp_adder_inst/regResult_reg[509]/C
                         clock pessimism              0.441    13.974    
                         clock uncertainty           -0.035    13.938    
    SLICE_X97Y122        FDRE (Setup_fdre_C_D)        0.075    14.013    mp_adder_inst/regResult_reg[509]
  -------------------------------------------------------------------
                         required time                         14.013    
                         arrival time                         -11.881    
  -------------------------------------------------------------------
                         slack                                  2.132    

Slack (MET) :             2.147ns  (required time - arrival time)
  Source:                 mp_adder_inst/FSM_sequential_rFSM_current_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mp_adder_inst/regResult_reg[510]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.723ns  (logic 1.386ns (24.219%)  route 4.337ns (75.781%))
  Logic Levels:           7  (LUT5=2 LUT6=5)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.533ns = ( 13.533 - 8.000 ) 
    Source Clock Delay      (SCD):    6.039ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3206, routed)        1.965     6.039    mp_adder_inst/iClk_IBUF_BUFG
    SLICE_X104Y119       FDRE                                         r  mp_adder_inst/FSM_sequential_rFSM_current_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y119       FDRE (Prop_fdre_C_Q)         0.518     6.557 r  mp_adder_inst/FSM_sequential_rFSM_current_reg[1]_rep__0/Q
                         net (fo=97, routed)          1.053     7.610    mp_adder_inst/FSM_sequential_rFSM_current_reg[1]_rep__0_n_0
    SLICE_X98Y123        LUT6 (Prop_lut6_I0_O)        0.124     7.734 r  mp_adder_inst/regResult[498]_i_2/O
                         net (fo=4, routed)           0.489     8.222    mp_adder_inst/ripple_carry_inst/p_0_in
    SLICE_X98Y123        LUT6 (Prop_lut6_I5_O)        0.124     8.346 r  mp_adder_inst/regResult[507]_i_6/O
                         net (fo=1, routed)           0.692     9.039    mp_adder_inst/regResult[507]_i_6_n_0
    SLICE_X96Y124        LUT6 (Prop_lut6_I1_O)        0.124     9.163 r  mp_adder_inst/regResult[507]_i_4/O
                         net (fo=2, routed)           0.432     9.595    mp_adder_inst/ripple_carry_inst/wCarry_5
    SLICE_X96Y123        LUT6 (Prop_lut6_I5_O)        0.124     9.719 r  mp_adder_inst/regResult[511]_i_7/O
                         net (fo=1, routed)           0.343    10.062    mp_adder_inst/regResult[511]_i_7_n_0
    SLICE_X97Y123        LUT6 (Prop_lut6_I1_O)        0.124    10.186 r  mp_adder_inst/regResult[511]_i_5/O
                         net (fo=2, routed)           0.412    10.598    mp_adder_inst/ripple_carry_inst/wCarry_10
    SLICE_X97Y122        LUT5 (Prop_lut5_I0_O)        0.124    10.722 r  mp_adder_inst/regResult[510]_i_2/O
                         net (fo=1, routed)           0.537    11.259    mp_adder_inst/ripple_carry_inst/wCarry_12
    SLICE_X95Y122        LUT5 (Prop_lut5_I2_O)        0.124    11.383 r  mp_adder_inst/regResult[510]_i_1/O
                         net (fo=1, routed)           0.378    11.761    mp_adder_inst/result[14]
    SLICE_X94Y122        FDRE                                         r  mp_adder_inst/regResult_reg[510]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3206, routed)        1.768    13.533    mp_adder_inst/iClk_IBUF_BUFG
    SLICE_X94Y122        FDRE                                         r  mp_adder_inst/regResult_reg[510]/C
                         clock pessimism              0.441    13.974    
                         clock uncertainty           -0.035    13.938    
    SLICE_X94Y122        FDRE (Setup_fdre_C_D)       -0.030    13.908    mp_adder_inst/regResult_reg[510]
  -------------------------------------------------------------------
                         required time                         13.908    
                         arrival time                         -11.761    
  -------------------------------------------------------------------
                         slack                                  2.147    

Slack (MET) :             2.158ns  (required time - arrival time)
  Source:                 mp_adder_inst/FSM_sequential_rFSM_current_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mp_adder_inst/regResult_reg[507]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.709ns  (logic 1.494ns (26.170%)  route 4.215ns (73.830%))
  Logic Levels:           6  (LUT5=3 LUT6=3)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.530ns = ( 13.530 - 8.000 ) 
    Source Clock Delay      (SCD):    6.039ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3206, routed)        1.965     6.039    mp_adder_inst/iClk_IBUF_BUFG
    SLICE_X104Y119       FDRE                                         r  mp_adder_inst/FSM_sequential_rFSM_current_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y119       FDRE (Prop_fdre_C_Q)         0.518     6.557 r  mp_adder_inst/FSM_sequential_rFSM_current_reg[1]_rep__0/Q
                         net (fo=97, routed)          1.053     7.610    mp_adder_inst/FSM_sequential_rFSM_current_reg[1]_rep__0_n_0
    SLICE_X98Y123        LUT6 (Prop_lut6_I0_O)        0.124     7.734 r  mp_adder_inst/regResult[498]_i_2/O
                         net (fo=4, routed)           0.489     8.222    mp_adder_inst/ripple_carry_inst/p_0_in
    SLICE_X98Y123        LUT6 (Prop_lut6_I5_O)        0.124     8.346 r  mp_adder_inst/regResult[507]_i_6/O
                         net (fo=1, routed)           0.692     9.039    mp_adder_inst/regResult[507]_i_6_n_0
    SLICE_X96Y124        LUT6 (Prop_lut6_I1_O)        0.124     9.163 r  mp_adder_inst/regResult[507]_i_4/O
                         net (fo=2, routed)           0.436     9.599    mp_adder_inst/ripple_carry_inst/wCarry_5
    SLICE_X96Y123        LUT5 (Prop_lut5_I0_O)        0.124     9.723 r  mp_adder_inst/regResult[507]_i_3/O
                         net (fo=1, routed)           0.500    10.223    mp_adder_inst/ripple_carry_inst/wCarry_7
    SLICE_X97Y123        LUT5 (Prop_lut5_I0_O)        0.153    10.376 r  mp_adder_inst/regResult[507]_i_2/O
                         net (fo=2, routed)           0.406    10.781    mp_adder_inst/ripple_carry_inst/wCarry_9
    SLICE_X97Y122        LUT5 (Prop_lut5_I2_O)        0.327    11.108 r  mp_adder_inst/regResult[507]_i_1/O
                         net (fo=1, routed)           0.639    11.748    mp_adder_inst/result[11]
    SLICE_X96Y125        FDRE                                         r  mp_adder_inst/regResult_reg[507]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3206, routed)        1.765    13.530    mp_adder_inst/iClk_IBUF_BUFG
    SLICE_X96Y125        FDRE                                         r  mp_adder_inst/regResult_reg[507]/C
                         clock pessimism              0.441    13.971    
                         clock uncertainty           -0.035    13.935    
    SLICE_X96Y125        FDRE (Setup_fdre_C_D)       -0.030    13.905    mp_adder_inst/regResult_reg[507]
  -------------------------------------------------------------------
                         required time                         13.905    
                         arrival time                         -11.748    
  -------------------------------------------------------------------
                         slack                                  2.158    

Slack (MET) :             2.402ns  (required time - arrival time)
  Source:                 mp_adder_inst/FSM_sequential_rFSM_current_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mp_adder_inst/regResult_reg[505]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.528ns  (logic 1.915ns (34.643%)  route 3.613ns (65.357%))
  Logic Levels:           6  (LUT3=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.532ns = ( 13.532 - 8.000 ) 
    Source Clock Delay      (SCD):    6.039ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3206, routed)        1.965     6.039    mp_adder_inst/iClk_IBUF_BUFG
    SLICE_X104Y119       FDRE                                         r  mp_adder_inst/FSM_sequential_rFSM_current_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y119       FDRE (Prop_fdre_C_Q)         0.518     6.557 r  mp_adder_inst/FSM_sequential_rFSM_current_reg[1]_rep__0/Q
                         net (fo=97, routed)          1.053     7.610    mp_adder_inst/FSM_sequential_rFSM_current_reg[1]_rep__0_n_0
    SLICE_X98Y123        LUT6 (Prop_lut6_I0_O)        0.124     7.734 r  mp_adder_inst/regResult[498]_i_2/O
                         net (fo=4, routed)           0.458     8.192    mp_adder_inst/ripple_carry_inst/p_0_in
    SLICE_X98Y123        LUT5 (Prop_lut5_I0_O)        0.124     8.316 r  mp_adder_inst/regResult[500]_i_2/O
                         net (fo=3, routed)           0.664     8.980    mp_adder_inst/ripple_carry_inst/wCarry_2
    SLICE_X96Y124        LUT5 (Prop_lut5_I0_O)        0.117     9.097 r  mp_adder_inst/regResult[502]_i_2/O
                         net (fo=3, routed)           0.431     9.528    mp_adder_inst/ripple_carry_inst/wCarry_4
    SLICE_X95Y123        LUT5 (Prop_lut5_I0_O)        0.326     9.854 r  mp_adder_inst/regResult[504]_i_2/O
                         net (fo=3, routed)           0.595    10.449    mp_adder_inst/ripple_carry_inst/wCarry_6
    SLICE_X96Y123        LUT5 (Prop_lut5_I0_O)        0.358    10.807 r  mp_adder_inst/regResult[506]_i_2/O
                         net (fo=2, routed)           0.411    11.218    mp_adder_inst/ripple_carry_inst/wCarry_8
    SLICE_X97Y123        LUT3 (Prop_lut3_I0_O)        0.348    11.566 r  mp_adder_inst/regResult[505]_i_1/O
                         net (fo=1, routed)           0.000    11.566    mp_adder_inst/result[9]
    SLICE_X97Y123        FDRE                                         r  mp_adder_inst/regResult_reg[505]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3206, routed)        1.767    13.532    mp_adder_inst/iClk_IBUF_BUFG
    SLICE_X97Y123        FDRE                                         r  mp_adder_inst/regResult_reg[505]/C
                         clock pessimism              0.441    13.973    
                         clock uncertainty           -0.035    13.937    
    SLICE_X97Y123        FDRE (Setup_fdre_C_D)        0.031    13.968    mp_adder_inst/regResult_reg[505]
  -------------------------------------------------------------------
                         required time                         13.968    
                         arrival time                         -11.566    
  -------------------------------------------------------------------
                         slack                                  2.402    

Slack (MET) :             2.451ns  (required time - arrival time)
  Source:                 mp_adder_inst/FSM_sequential_rFSM_current_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mp_adder_inst/regResult_reg[506]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.523ns  (logic 1.910ns (34.584%)  route 3.613ns (65.416%))
  Logic Levels:           6  (LUT5=5 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.532ns = ( 13.532 - 8.000 ) 
    Source Clock Delay      (SCD):    6.039ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3206, routed)        1.965     6.039    mp_adder_inst/iClk_IBUF_BUFG
    SLICE_X104Y119       FDRE                                         r  mp_adder_inst/FSM_sequential_rFSM_current_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y119       FDRE (Prop_fdre_C_Q)         0.518     6.557 r  mp_adder_inst/FSM_sequential_rFSM_current_reg[1]_rep__0/Q
                         net (fo=97, routed)          1.053     7.610    mp_adder_inst/FSM_sequential_rFSM_current_reg[1]_rep__0_n_0
    SLICE_X98Y123        LUT6 (Prop_lut6_I0_O)        0.124     7.734 r  mp_adder_inst/regResult[498]_i_2/O
                         net (fo=4, routed)           0.458     8.192    mp_adder_inst/ripple_carry_inst/p_0_in
    SLICE_X98Y123        LUT5 (Prop_lut5_I0_O)        0.124     8.316 r  mp_adder_inst/regResult[500]_i_2/O
                         net (fo=3, routed)           0.664     8.980    mp_adder_inst/ripple_carry_inst/wCarry_2
    SLICE_X96Y124        LUT5 (Prop_lut5_I0_O)        0.117     9.097 r  mp_adder_inst/regResult[502]_i_2/O
                         net (fo=3, routed)           0.431     9.528    mp_adder_inst/ripple_carry_inst/wCarry_4
    SLICE_X95Y123        LUT5 (Prop_lut5_I0_O)        0.326     9.854 r  mp_adder_inst/regResult[504]_i_2/O
                         net (fo=3, routed)           0.595    10.449    mp_adder_inst/ripple_carry_inst/wCarry_6
    SLICE_X96Y123        LUT5 (Prop_lut5_I0_O)        0.358    10.807 r  mp_adder_inst/regResult[506]_i_2/O
                         net (fo=2, routed)           0.411    11.218    mp_adder_inst/ripple_carry_inst/wCarry_8
    SLICE_X97Y123        LUT5 (Prop_lut5_I2_O)        0.343    11.561 r  mp_adder_inst/regResult[506]_i_1/O
                         net (fo=1, routed)           0.000    11.561    mp_adder_inst/result[10]
    SLICE_X97Y123        FDRE                                         r  mp_adder_inst/regResult_reg[506]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3206, routed)        1.767    13.532    mp_adder_inst/iClk_IBUF_BUFG
    SLICE_X97Y123        FDRE                                         r  mp_adder_inst/regResult_reg[506]/C
                         clock pessimism              0.441    13.973    
                         clock uncertainty           -0.035    13.937    
    SLICE_X97Y123        FDRE (Setup_fdre_C_D)        0.075    14.012    mp_adder_inst/regResult_reg[506]
  -------------------------------------------------------------------
                         required time                         14.012    
                         arrival time                         -11.561    
  -------------------------------------------------------------------
                         slack                                  2.451    

Slack (MET) :             2.680ns  (required time - arrival time)
  Source:                 mp_adder_inst/FSM_sequential_rFSM_current_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mp_adder_inst/regCout_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.248ns  (logic 1.386ns (26.410%)  route 3.862ns (73.590%))
  Logic Levels:           7  (LUT6=7)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.532ns = ( 13.532 - 8.000 ) 
    Source Clock Delay      (SCD):    6.039ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3206, routed)        1.965     6.039    mp_adder_inst/iClk_IBUF_BUFG
    SLICE_X104Y119       FDRE                                         r  mp_adder_inst/FSM_sequential_rFSM_current_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y119       FDRE (Prop_fdre_C_Q)         0.518     6.557 r  mp_adder_inst/FSM_sequential_rFSM_current_reg[1]_rep__0/Q
                         net (fo=97, routed)          1.053     7.610    mp_adder_inst/FSM_sequential_rFSM_current_reg[1]_rep__0_n_0
    SLICE_X98Y123        LUT6 (Prop_lut6_I0_O)        0.124     7.734 r  mp_adder_inst/regResult[498]_i_2/O
                         net (fo=4, routed)           0.489     8.222    mp_adder_inst/ripple_carry_inst/p_0_in
    SLICE_X98Y123        LUT6 (Prop_lut6_I5_O)        0.124     8.346 r  mp_adder_inst/regResult[507]_i_6/O
                         net (fo=1, routed)           0.692     9.039    mp_adder_inst/regResult[507]_i_6_n_0
    SLICE_X96Y124        LUT6 (Prop_lut6_I1_O)        0.124     9.163 r  mp_adder_inst/regResult[507]_i_4/O
                         net (fo=2, routed)           0.432     9.595    mp_adder_inst/ripple_carry_inst/wCarry_5
    SLICE_X96Y123        LUT6 (Prop_lut6_I5_O)        0.124     9.719 r  mp_adder_inst/regResult[511]_i_7/O
                         net (fo=1, routed)           0.343    10.062    mp_adder_inst/regResult[511]_i_7_n_0
    SLICE_X97Y123        LUT6 (Prop_lut6_I1_O)        0.124    10.186 r  mp_adder_inst/regResult[511]_i_5/O
                         net (fo=2, routed)           0.413    10.599    mp_adder_inst/ripple_carry_inst/wCarry_10
    SLICE_X97Y122        LUT6 (Prop_lut6_I5_O)        0.124    10.723 r  mp_adder_inst/regResult[511]_i_2/O
                         net (fo=2, routed)           0.440    11.163    mp_adder_inst/regResult[511]_i_2_n_0
    SLICE_X95Y123        LUT6 (Prop_lut6_I1_O)        0.124    11.287 r  mp_adder_inst/regCout_i_1/O
                         net (fo=1, routed)           0.000    11.287    mp_adder_inst/carry_out
    SLICE_X95Y123        FDRE                                         r  mp_adder_inst/regCout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3206, routed)        1.767    13.532    mp_adder_inst/iClk_IBUF_BUFG
    SLICE_X95Y123        FDRE                                         r  mp_adder_inst/regCout_reg/C
                         clock pessimism              0.441    13.973    
                         clock uncertainty           -0.035    13.937    
    SLICE_X95Y123        FDRE (Setup_fdre_C_D)        0.029    13.966    mp_adder_inst/regCout_reg
  -------------------------------------------------------------------
                         required time                         13.966    
                         arrival time                         -11.287    
  -------------------------------------------------------------------
                         slack                                  2.680    

Slack (MET) :             2.687ns  (required time - arrival time)
  Source:                 mp_adder_inst/FSM_sequential_rFSM_current_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mp_adder_inst/regResult_reg[511]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.243ns  (logic 1.386ns (26.435%)  route 3.857ns (73.565%))
  Logic Levels:           7  (LUT6=7)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.532ns = ( 13.532 - 8.000 ) 
    Source Clock Delay      (SCD):    6.039ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3206, routed)        1.965     6.039    mp_adder_inst/iClk_IBUF_BUFG
    SLICE_X104Y119       FDRE                                         r  mp_adder_inst/FSM_sequential_rFSM_current_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y119       FDRE (Prop_fdre_C_Q)         0.518     6.557 r  mp_adder_inst/FSM_sequential_rFSM_current_reg[1]_rep__0/Q
                         net (fo=97, routed)          1.053     7.610    mp_adder_inst/FSM_sequential_rFSM_current_reg[1]_rep__0_n_0
    SLICE_X98Y123        LUT6 (Prop_lut6_I0_O)        0.124     7.734 r  mp_adder_inst/regResult[498]_i_2/O
                         net (fo=4, routed)           0.489     8.222    mp_adder_inst/ripple_carry_inst/p_0_in
    SLICE_X98Y123        LUT6 (Prop_lut6_I5_O)        0.124     8.346 r  mp_adder_inst/regResult[507]_i_6/O
                         net (fo=1, routed)           0.692     9.039    mp_adder_inst/regResult[507]_i_6_n_0
    SLICE_X96Y124        LUT6 (Prop_lut6_I1_O)        0.124     9.163 r  mp_adder_inst/regResult[507]_i_4/O
                         net (fo=2, routed)           0.432     9.595    mp_adder_inst/ripple_carry_inst/wCarry_5
    SLICE_X96Y123        LUT6 (Prop_lut6_I5_O)        0.124     9.719 r  mp_adder_inst/regResult[511]_i_7/O
                         net (fo=1, routed)           0.343    10.062    mp_adder_inst/regResult[511]_i_7_n_0
    SLICE_X97Y123        LUT6 (Prop_lut6_I1_O)        0.124    10.186 r  mp_adder_inst/regResult[511]_i_5/O
                         net (fo=2, routed)           0.413    10.599    mp_adder_inst/ripple_carry_inst/wCarry_10
    SLICE_X97Y122        LUT6 (Prop_lut6_I5_O)        0.124    10.723 r  mp_adder_inst/regResult[511]_i_2/O
                         net (fo=2, routed)           0.435    11.158    mp_adder_inst/regResult[511]_i_2_n_0
    SLICE_X95Y123        LUT6 (Prop_lut6_I2_O)        0.124    11.282 r  mp_adder_inst/regResult[511]_i_1/O
                         net (fo=1, routed)           0.000    11.282    mp_adder_inst/result[15]
    SLICE_X95Y123        FDRE                                         r  mp_adder_inst/regResult_reg[511]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3206, routed)        1.767    13.532    mp_adder_inst/iClk_IBUF_BUFG
    SLICE_X95Y123        FDRE                                         r  mp_adder_inst/regResult_reg[511]/C
                         clock pessimism              0.441    13.973    
                         clock uncertainty           -0.035    13.937    
    SLICE_X95Y123        FDRE (Setup_fdre_C_D)        0.031    13.968    mp_adder_inst/regResult_reg[511]
  -------------------------------------------------------------------
                         required time                         13.968    
                         arrival time                         -11.282    
  -------------------------------------------------------------------
                         slack                                  2.687    

Slack (MET) :             2.761ns  (required time - arrival time)
  Source:                 mp_adder_inst/FSM_sequential_rFSM_current_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mp_adder_inst/regResult_reg[504]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.122ns  (logic 1.541ns (30.088%)  route 3.581ns (69.912%))
  Logic Levels:           5  (LUT5=4 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.532ns = ( 13.532 - 8.000 ) 
    Source Clock Delay      (SCD):    6.039ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3206, routed)        1.965     6.039    mp_adder_inst/iClk_IBUF_BUFG
    SLICE_X104Y119       FDRE                                         r  mp_adder_inst/FSM_sequential_rFSM_current_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y119       FDRE (Prop_fdre_C_Q)         0.518     6.557 r  mp_adder_inst/FSM_sequential_rFSM_current_reg[1]_rep__0/Q
                         net (fo=97, routed)          1.053     7.610    mp_adder_inst/FSM_sequential_rFSM_current_reg[1]_rep__0_n_0
    SLICE_X98Y123        LUT6 (Prop_lut6_I0_O)        0.124     7.734 r  mp_adder_inst/regResult[498]_i_2/O
                         net (fo=4, routed)           0.458     8.192    mp_adder_inst/ripple_carry_inst/p_0_in
    SLICE_X98Y123        LUT5 (Prop_lut5_I0_O)        0.124     8.316 r  mp_adder_inst/regResult[500]_i_2/O
                         net (fo=3, routed)           0.664     8.980    mp_adder_inst/ripple_carry_inst/wCarry_2
    SLICE_X96Y124        LUT5 (Prop_lut5_I0_O)        0.117     9.097 r  mp_adder_inst/regResult[502]_i_2/O
                         net (fo=3, routed)           0.431     9.528    mp_adder_inst/ripple_carry_inst/wCarry_4
    SLICE_X95Y123        LUT5 (Prop_lut5_I0_O)        0.326     9.854 r  mp_adder_inst/regResult[504]_i_2/O
                         net (fo=3, routed)           0.595    10.449    mp_adder_inst/ripple_carry_inst/wCarry_6
    SLICE_X96Y123        LUT5 (Prop_lut5_I2_O)        0.332    10.781 r  mp_adder_inst/regResult[504]_i_1/O
                         net (fo=1, routed)           0.379    11.160    mp_adder_inst/result[8]
    SLICE_X96Y123        FDRE                                         r  mp_adder_inst/regResult_reg[504]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3206, routed)        1.767    13.532    mp_adder_inst/iClk_IBUF_BUFG
    SLICE_X96Y123        FDRE                                         r  mp_adder_inst/regResult_reg[504]/C
                         clock pessimism              0.441    13.973    
                         clock uncertainty           -0.035    13.937    
    SLICE_X96Y123        FDRE (Setup_fdre_C_D)       -0.016    13.921    mp_adder_inst/regResult_reg[504]
  -------------------------------------------------------------------
                         required time                         13.921    
                         arrival time                         -11.160    
  -------------------------------------------------------------------
                         slack                                  2.761    

Slack (MET) :             3.195ns  (required time - arrival time)
  Source:                 UART_TX_INST/rCnt_Current_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UART_TX_INST/rCnt_Current_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.846ns  (logic 1.145ns (23.627%)  route 3.701ns (76.373%))
  Logic Levels:           4  (LUT4=3 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.542ns = ( 13.542 - 8.000 ) 
    Source Clock Delay      (SCD):    6.045ns
    Clock Pessimism Removal (CPR):    0.503ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3206, routed)        1.971     6.045    UART_TX_INST/iClk_IBUF_BUFG
    SLICE_X90Y109        FDRE                                         r  UART_TX_INST/rCnt_Current_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y109        FDRE (Prop_fdre_C_Q)         0.478     6.523 f  UART_TX_INST/rCnt_Current_reg[3]/Q
                         net (fo=6, routed)           0.837     7.359    UART_TX_INST/rCnt_Current_reg_n_0_[3]
    SLICE_X90Y110        LUT4 (Prop_lut4_I2_O)        0.295     7.654 r  UART_TX_INST/FSM_onehot_rFSM_Current[4]_i_3/O
                         net (fo=1, routed)           0.453     8.107    UART_TX_INST/FSM_onehot_rFSM_Current[4]_i_3_n_0
    SLICE_X90Y112        LUT6 (Prop_lut6_I0_O)        0.124     8.231 r  UART_TX_INST/FSM_onehot_rFSM_Current[4]_i_2/O
                         net (fo=7, routed)           1.075     9.306    UART_TX_INST/FSM_onehot_rFSM_Current[4]_i_2_n_0
    SLICE_X89Y124        LUT4 (Prop_lut4_I3_O)        0.124     9.430 r  UART_TX_INST/rCnt_Current[10]_i_3/O
                         net (fo=11, routed)          1.337    10.767    UART_TX_INST/rCnt_Current[10]_i_3_n_0
    SLICE_X90Y109        LUT4 (Prop_lut4_I0_O)        0.124    10.891 r  UART_TX_INST/rCnt_Current[2]_i_1/O
                         net (fo=1, routed)           0.000    10.891    UART_TX_INST/rCnt_Current[2]_i_1_n_0
    SLICE_X90Y109        FDRE                                         r  UART_TX_INST/rCnt_Current_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3206, routed)        1.777    13.542    UART_TX_INST/iClk_IBUF_BUFG
    SLICE_X90Y109        FDRE                                         r  UART_TX_INST/rCnt_Current_reg[2]/C
                         clock pessimism              0.503    14.045    
                         clock uncertainty           -0.035    14.009    
    SLICE_X90Y109        FDRE (Setup_fdre_C_D)        0.077    14.086    UART_TX_INST/rCnt_Current_reg[2]
  -------------------------------------------------------------------
                         required time                         14.086    
                         arrival time                         -10.891    
  -------------------------------------------------------------------
                         slack                                  3.195    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 mp_adder_inst/regB_Q_reg[265]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mp_adder_inst/regB_Q_reg[249]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.301ns
    Source Clock Delay      (SCD):    1.773ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3206, routed)        0.686     1.773    mp_adder_inst/iClk_IBUF_BUFG
    SLICE_X105Y115       FDRE                                         r  mp_adder_inst/regB_Q_reg[265]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y115       FDRE (Prop_fdre_C_Q)         0.141     1.914 r  mp_adder_inst/regB_Q_reg[265]/Q
                         net (fo=1, routed)           0.054     1.968    mp_adder_inst/regB_Q__0[265]
    SLICE_X104Y115       LUT5 (Prop_lut5_I3_O)        0.045     2.013 r  mp_adder_inst/regB_Q[249]_i_1/O
                         net (fo=1, routed)           0.000     2.013    mp_adder_inst/muxB_Out[249]
    SLICE_X104Y115       FDRE                                         r  mp_adder_inst/regB_Q_reg[249]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3206, routed)        0.959     2.301    mp_adder_inst/iClk_IBUF_BUFG
    SLICE_X104Y115       FDRE                                         r  mp_adder_inst/regB_Q_reg[249]/C
                         clock pessimism             -0.516     1.786    
    SLICE_X104Y115       FDRE (Hold_fdre_C_D)         0.121     1.907    mp_adder_inst/regB_Q_reg[249]
  -------------------------------------------------------------------
                         required time                         -1.907    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 mp_adder_inst/regResult_reg[217]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mp_adder_inst/regResult_reg[201]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.701%)  route 0.064ns (31.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.302ns
    Source Clock Delay      (SCD):    1.773ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3206, routed)        0.686     1.773    mp_adder_inst/iClk_IBUF_BUFG
    SLICE_X105Y136       FDRE                                         r  mp_adder_inst/regResult_reg[217]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y136       FDRE (Prop_fdre_C_Q)         0.141     1.914 r  mp_adder_inst/regResult_reg[217]/Q
                         net (fo=2, routed)           0.064     1.978    mp_adder_inst/wRes[217]
    SLICE_X104Y136       FDRE                                         r  mp_adder_inst/regResult_reg[201]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3206, routed)        0.960     2.302    mp_adder_inst/iClk_IBUF_BUFG
    SLICE_X104Y136       FDRE                                         r  mp_adder_inst/regResult_reg[201]/C
                         clock pessimism             -0.517     1.786    
    SLICE_X104Y136       FDRE (Hold_fdre_C_D)         0.076     1.862    mp_adder_inst/regResult_reg[201]
  -------------------------------------------------------------------
                         required time                         -1.862    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 rA_reg[120]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mp_adder_inst/regA_Q_reg[120]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.103%)  route 0.065ns (25.897%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.290ns
    Source Clock Delay      (SCD):    1.764ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3206, routed)        0.677     1.764    iClk_IBUF_BUFG
    SLICE_X103Y125       FDRE                                         r  rA_reg[120]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y125       FDRE (Prop_fdre_C_Q)         0.141     1.905 r  rA_reg[120]/Q
                         net (fo=2, routed)           0.065     1.970    mp_adder_inst/Q[120]
    SLICE_X102Y125       LUT5 (Prop_lut5_I4_O)        0.045     2.015 r  mp_adder_inst/regA_Q[120]_i_1/O
                         net (fo=1, routed)           0.000     2.015    mp_adder_inst/muxA_Out[120]
    SLICE_X102Y125       FDRE                                         r  mp_adder_inst/regA_Q_reg[120]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3206, routed)        0.948     2.290    mp_adder_inst/iClk_IBUF_BUFG
    SLICE_X102Y125       FDRE                                         r  mp_adder_inst/regA_Q_reg[120]/C
                         clock pessimism             -0.514     1.777    
    SLICE_X102Y125       FDRE (Hold_fdre_C_D)         0.121     1.898    mp_adder_inst/regA_Q_reg[120]
  -------------------------------------------------------------------
                         required time                         -1.898    
                         arrival time                           2.015    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 rA_reg[121]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mp_adder_inst/regA_Q_reg[121]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.103%)  route 0.065ns (25.897%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.292ns
    Source Clock Delay      (SCD):    1.765ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3206, routed)        0.678     1.765    iClk_IBUF_BUFG
    SLICE_X105Y123       FDRE                                         r  rA_reg[121]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y123       FDRE (Prop_fdre_C_Q)         0.141     1.906 r  rA_reg[121]/Q
                         net (fo=2, routed)           0.065     1.971    mp_adder_inst/Q[121]
    SLICE_X104Y123       LUT5 (Prop_lut5_I4_O)        0.045     2.016 r  mp_adder_inst/regA_Q[121]_i_1/O
                         net (fo=1, routed)           0.000     2.016    mp_adder_inst/muxA_Out[121]
    SLICE_X104Y123       FDRE                                         r  mp_adder_inst/regA_Q_reg[121]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3206, routed)        0.950     2.292    mp_adder_inst/iClk_IBUF_BUFG
    SLICE_X104Y123       FDRE                                         r  mp_adder_inst/regA_Q_reg[121]/C
                         clock pessimism             -0.515     1.778    
    SLICE_X104Y123       FDRE (Hold_fdre_C_D)         0.121     1.899    mp_adder_inst/regA_Q_reg[121]
  -------------------------------------------------------------------
                         required time                         -1.899    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 rA_reg[363]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mp_adder_inst/regA_Q_reg[363]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.103%)  route 0.065ns (25.897%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.325ns
    Source Clock Delay      (SCD):    1.798ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3206, routed)        0.711     1.798    iClk_IBUF_BUFG
    SLICE_X109Y132       FDRE                                         r  rA_reg[363]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y132       FDRE (Prop_fdre_C_Q)         0.141     1.939 r  rA_reg[363]/Q
                         net (fo=2, routed)           0.065     2.004    mp_adder_inst/Q[363]
    SLICE_X108Y132       LUT5 (Prop_lut5_I4_O)        0.045     2.049 r  mp_adder_inst/regA_Q[363]_i_1/O
                         net (fo=1, routed)           0.000     2.049    mp_adder_inst/muxA_Out[363]
    SLICE_X108Y132       FDRE                                         r  mp_adder_inst/regA_Q_reg[363]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3206, routed)        0.983     2.325    mp_adder_inst/iClk_IBUF_BUFG
    SLICE_X108Y132       FDRE                                         r  mp_adder_inst/regA_Q_reg[363]/C
                         clock pessimism             -0.515     1.811    
    SLICE_X108Y132       FDRE (Hold_fdre_C_D)         0.121     1.932    mp_adder_inst/regA_Q_reg[363]
  -------------------------------------------------------------------
                         required time                         -1.932    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 rA_reg[389]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mp_adder_inst/regA_Q_reg[389]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.103%)  route 0.065ns (25.897%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.326ns
    Source Clock Delay      (SCD):    1.799ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3206, routed)        0.712     1.799    iClk_IBUF_BUFG
    SLICE_X109Y133       FDRE                                         r  rA_reg[389]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y133       FDRE (Prop_fdre_C_Q)         0.141     1.940 r  rA_reg[389]/Q
                         net (fo=2, routed)           0.065     2.005    mp_adder_inst/Q[389]
    SLICE_X108Y133       LUT5 (Prop_lut5_I4_O)        0.045     2.050 r  mp_adder_inst/regA_Q[389]_i_1/O
                         net (fo=1, routed)           0.000     2.050    mp_adder_inst/muxA_Out[389]
    SLICE_X108Y133       FDRE                                         r  mp_adder_inst/regA_Q_reg[389]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3206, routed)        0.984     2.326    mp_adder_inst/iClk_IBUF_BUFG
    SLICE_X108Y133       FDRE                                         r  mp_adder_inst/regA_Q_reg[389]/C
                         clock pessimism             -0.515     1.812    
    SLICE_X108Y133       FDRE (Hold_fdre_C_D)         0.121     1.933    mp_adder_inst/regA_Q_reg[389]
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           2.050    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 rA_reg[398]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mp_adder_inst/regA_Q_reg[398]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.103%)  route 0.065ns (25.897%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.329ns
    Source Clock Delay      (SCD):    1.800ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3206, routed)        0.713     1.800    iClk_IBUF_BUFG
    SLICE_X113Y133       FDRE                                         r  rA_reg[398]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y133       FDRE (Prop_fdre_C_Q)         0.141     1.941 r  rA_reg[398]/Q
                         net (fo=2, routed)           0.065     2.006    mp_adder_inst/Q[398]
    SLICE_X112Y133       LUT5 (Prop_lut5_I4_O)        0.045     2.051 r  mp_adder_inst/regA_Q[398]_i_1/O
                         net (fo=1, routed)           0.000     2.051    mp_adder_inst/muxA_Out[398]
    SLICE_X112Y133       FDRE                                         r  mp_adder_inst/regA_Q_reg[398]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3206, routed)        0.987     2.329    mp_adder_inst/iClk_IBUF_BUFG
    SLICE_X112Y133       FDRE                                         r  mp_adder_inst/regA_Q_reg[398]/C
                         clock pessimism             -0.517     1.813    
    SLICE_X112Y133       FDRE (Hold_fdre_C_D)         0.121     1.934    mp_adder_inst/regA_Q_reg[398]
  -------------------------------------------------------------------
                         required time                         -1.934    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 rA_reg[464]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mp_adder_inst/regA_Q_reg[464]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.103%)  route 0.065ns (25.897%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.298ns
    Source Clock Delay      (SCD):    1.771ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3206, routed)        0.684     1.771    iClk_IBUF_BUFG
    SLICE_X103Y132       FDRE                                         r  rA_reg[464]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y132       FDRE (Prop_fdre_C_Q)         0.141     1.912 r  rA_reg[464]/Q
                         net (fo=2, routed)           0.065     1.977    mp_adder_inst/Q[464]
    SLICE_X102Y132       LUT5 (Prop_lut5_I4_O)        0.045     2.022 r  mp_adder_inst/regA_Q[464]_i_1/O
                         net (fo=1, routed)           0.000     2.022    mp_adder_inst/muxA_Out[464]
    SLICE_X102Y132       FDRE                                         r  mp_adder_inst/regA_Q_reg[464]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3206, routed)        0.956     2.298    mp_adder_inst/iClk_IBUF_BUFG
    SLICE_X102Y132       FDRE                                         r  mp_adder_inst/regA_Q_reg[464]/C
                         clock pessimism             -0.515     1.784    
    SLICE_X102Y132       FDRE (Hold_fdre_C_D)         0.121     1.905    mp_adder_inst/regA_Q_reg[464]
  -------------------------------------------------------------------
                         required time                         -1.905    
                         arrival time                           2.022    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 rB_reg[464]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mp_adder_inst/regB_Q_reg[464]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.103%)  route 0.065ns (25.897%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.325ns
    Source Clock Delay      (SCD):    1.796ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3206, routed)        0.709     1.796    iClk_IBUF_BUFG
    SLICE_X113Y120       FDRE                                         r  rB_reg[464]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y120       FDRE (Prop_fdre_C_Q)         0.141     1.937 r  rB_reg[464]/Q
                         net (fo=2, routed)           0.065     2.002    mp_adder_inst/regB_Q_reg[511]_0[464]
    SLICE_X112Y120       LUT5 (Prop_lut5_I4_O)        0.045     2.047 r  mp_adder_inst/regB_Q[464]_i_1/O
                         net (fo=1, routed)           0.000     2.047    mp_adder_inst/muxB_Out[464]
    SLICE_X112Y120       FDRE                                         r  mp_adder_inst/regB_Q_reg[464]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3206, routed)        0.983     2.325    mp_adder_inst/iClk_IBUF_BUFG
    SLICE_X112Y120       FDRE                                         r  mp_adder_inst/regB_Q_reg[464]/C
                         clock pessimism             -0.517     1.809    
    SLICE_X112Y120       FDRE (Hold_fdre_C_D)         0.121     1.930    mp_adder_inst/regB_Q_reg[464]
  -------------------------------------------------------------------
                         required time                         -1.930    
                         arrival time                           2.047    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 mp_adder_inst/regResult_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rRes_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.103%)  route 0.065ns (25.897%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.305ns
    Source Clock Delay      (SCD):    1.776ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3206, routed)        0.689     1.776    mp_adder_inst/iClk_IBUF_BUFG
    SLICE_X101Y141       FDRE                                         r  mp_adder_inst/regResult_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y141       FDRE (Prop_fdre_C_Q)         0.141     1.917 r  mp_adder_inst/regResult_reg[28]/Q
                         net (fo=2, routed)           0.065     1.982    mp_adder_inst/wRes[28]
    SLICE_X100Y141       LUT5 (Prop_lut5_I2_O)        0.045     2.027 r  mp_adder_inst/rRes[28]_i_1/O
                         net (fo=1, routed)           0.000     2.027    mp_adder_inst_n_486
    SLICE_X100Y141       FDRE                                         r  rRes_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3206, routed)        0.963     2.305    iClk_IBUF_BUFG
    SLICE_X100Y141       FDRE                                         r  rRes_reg[28]/C
                         clock pessimism             -0.517     1.789    
    SLICE_X100Y141       FDRE (Hold_fdre_C_D)         0.121     1.910    rRes_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.117    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { iClk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  iClk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         8.000       7.000      SLICE_X92Y123   FSM_onehot_rFSM_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X93Y123   FSM_onehot_rFSM_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X94Y135   FSM_onehot_rFSM_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X92Y123   FSM_onehot_rFSM_reg[2]_rep/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X93Y128   FSM_onehot_rFSM_reg[2]_rep__0/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X93Y123   FSM_onehot_rFSM_reg[2]_rep__1/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X94Y123   FSM_onehot_rFSM_reg[2]_rep__2/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X91Y124   FSM_onehot_rFSM_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X91Y124   FSM_onehot_rFSM_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X106Y113  rB_reg[303]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X107Y112  rB_reg[307]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X106Y113  rB_reg[311]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X109Y112  rB_reg[315]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X106Y113  rB_reg[319]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X109Y111  rB_reg[323]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X106Y113  rB_reg[327]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X109Y111  rB_reg[331]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X106Y113  rB_reg[335]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X109Y111  rB_reg[339]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X92Y123   FSM_onehot_rFSM_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X93Y123   FSM_onehot_rFSM_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X94Y135   FSM_onehot_rFSM_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X92Y123   FSM_onehot_rFSM_reg[2]_rep/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X93Y128   FSM_onehot_rFSM_reg[2]_rep__0/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X93Y128   FSM_onehot_rFSM_reg[2]_rep__0/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X93Y123   FSM_onehot_rFSM_reg[2]_rep__1/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X94Y123   FSM_onehot_rFSM_reg[2]_rep__2/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X91Y124   FSM_onehot_rFSM_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X91Y124   FSM_onehot_rFSM_reg[4]/C



