{
    "wire/input_wire/no_arch": {
        "test_name": "wire/input_wire/no_arch",
        "verilog": "input_wire.v",
        "max_rss(MiB)": 11.4,
        "exec_time(ms)": 2.9,
        "synthesis_time(ms)": 1.4,
        "Pi": 5,
        "Po": 5,
        "Longest Path": 2,
        "Average Path": 2
    },
    "wire/wire_failure/no_arch": {
        "test_name": "wire/wire_failure/no_arch",
        "verilog": "wire_failure.v",
        "max_rss(MiB)": 11,
        "exec_time(ms)": 2.3,
        "synthesis_time(ms)": 0.9,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "wire/wire/no_arch": {
        "test_name": "wire/wire/no_arch",
        "verilog": "wire.v",
        "max_rss(MiB)": 10.8,
        "exec_time(ms)": 2.1,
        "synthesis_time(ms)": 0.7,
        "Pi": 1,
        "Po": 1,
        "Longest Path": 2,
        "Average Path": 2
    },
    "DEFAULT": {
        "test_name": "n/a",
        "architecture": "n/a",
        "verilog": "n/a",
        "exit": 0,
        "leaks": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 0,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 0,
        "Average Path": 0,
        "Estimated LUTs": 0,
        "Total Node": 0
    }
}
