# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Journal2.srcs/sources_1/imports/Journal2_sources/clk_divider.vhd" \
"../../../../Journal2.srcs/sources_1/imports/Journal2_sources/rx_mod_rtl.vhd" \
"../../../../Journal2.srcs/sources_1/imports/Journal2_sources/tx_mod_fsm.vhd" \
"../../../../Journal2.srcs/sources_1/imports/Journal2_sources/RAMController.vhd" \
"../../../../Journal2.ip_user_files/bd/design_1/ip/design_1_clk_divider_0_0/sim/design_1_clk_divider_0_0.vhd" \
"../../../../Journal2.ip_user_files/bd/design_1/ip/design_1_rx_mod_0_0/sim/design_1_rx_mod_0_0.vhd" \
"../../../../Journal2.ip_user_files/bd/design_1/ip/design_1_tx_mod_0_0/sim/design_1_tx_mod_0_0.vhd" \
"../../../../Journal2.ip_user_files/bd/design_1/sim/design_1.vhd" \
"../../../../Journal2.ip_user_files/bd/design_1/ip/design_1_RAMController_0_0/sim/design_1_RAMController_0_0.vhd" \
"../../../../Journal2.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd" \

# Do not sort compile order
nosort
