; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc -mtriple=riscv32 -mattr=+experimental-p -verify-machineinstrs < %s \
; RUN:   | FileCheck %s

define i32 @abs_i32(i32 %x) {
; CHECK-LABEL: abs_i32:
; CHECK:       # %bb.0:
; CHECK-NEXT:    abs a0, a0
; CHECK-NEXT:    ret
  %abs = tail call i32 @llvm.abs.i32(i32 %x, i1 true)
  ret i32 %abs
}

define i64 @abs_i64(i64 %x) {
; CHECK-LABEL: abs_i64:
; CHECK:       # %bb.0:
; CHECK-NEXT:    bgez a1, .LBB1_2
; CHECK-NEXT:  # %bb.1:
; CHECK-NEXT:    snez a2, a0
; CHECK-NEXT:    neg a0, a0
; CHECK-NEXT:    neg a1, a1
; CHECK-NEXT:    sub a1, a1, a2
; CHECK-NEXT:  .LBB1_2:
; CHECK-NEXT:    ret
  %abs = tail call i64 @llvm.abs.i64(i64 %x, i1 true)
  ret i64 %abs
}

; Make sure we prefer li over pli
define i32 @li_imm() {
; CHECK-LABEL: li_imm:
; CHECK:       # %bb.0:
; CHECK-NEXT:    li a0, -1
; CHECK-NEXT:    ret
  ret i32 -1
}

define i32 @pli_b_i32(ptr %p) {
; CHECK-LABEL: pli_b_i32:
; CHECK:       # %bb.0:
; CHECK-NEXT:    pli.b a0, 5
; CHECK-NEXT:    ret
  ret i32 u0x05050505
}

define i32 @pli_h_i32(ptr %p) {
; CHECK-LABEL: pli_h_i32:
; CHECK:       # %bb.0:
; CHECK-NEXT:    pli.h a0, -64
; CHECK-NEXT:    ret
  ret i32 u0xffc0ffc0
}

define void @pli_b_store_i32(ptr %p) {
; CHECK-LABEL: pli_b_store_i32:
; CHECK:       # %bb.0:
; CHECK-NEXT:    pli.b a1, 65
; CHECK-NEXT:    sw a1, 0(a0)
; CHECK-NEXT:    ret
  store i32 u0x41414141, ptr %p
  ret void
}

define i64 @slx_i64(i64 %x, i64 %y) {
; CHECK-LABEL: slx_i64:
; CHECK:       # %bb.0:
; CHECK-NEXT:    sll a3, a0, a2
; CHECK-NEXT:    slx a1, a0, a2
; CHECK-NEXT:    mv a0, a3
; CHECK-NEXT:    ret
  %a = and i64 %y, 31
  %b = shl i64 %x, %a
  ret i64 %b
}

define i64 @slxi_i64(i64 %x) {
; CHECK-LABEL: slxi_i64:
; CHECK:       # %bb.0:
; CHECK-NEXT:    li a2, 25
; CHECK-NEXT:    slx a1, a0, a2
; CHECK-NEXT:    slli a0, a0, 25
; CHECK-NEXT:    ret
  %a = shl i64 %x, 25
  ret i64 %a
}

define i64 @srx_i64(i64 %x, i64 %y) {
; CHECK-LABEL: srx_i64:
; CHECK:       # %bb.0:
; CHECK-NEXT:    srl a3, a1, a2
; CHECK-NEXT:    srx a0, a1, a2
; CHECK-NEXT:    mv a1, a3
; CHECK-NEXT:    ret
  %a = and i64 %y, 31
  %b = lshr i64 %x, %a
  ret i64 %b
}

; FIXME: Using srx instead of slx would avoid the mv.
define i64 @srxi_i64(i64 %x) {
; CHECK-LABEL: srxi_i64:
; CHECK:       # %bb.0:
; CHECK-NEXT:    mv a2, a1
; CHECK-NEXT:    li a3, 7
; CHECK-NEXT:    srli a1, a1, 25
; CHECK-NEXT:    slx a2, a0, a3
; CHECK-NEXT:    mv a0, a2
; CHECK-NEXT:    ret
  %a = lshr i64 %x, 25
  ret i64 %a
}
