// Seed: 3376250599
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  uwire id_8 = 1;
  assign {id_4, id_2, 1} = 1;
  id_9(
      id_9 >> -1, id_9
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_7;
  module_0 modCall_1 (
      id_7,
      id_6,
      id_7,
      id_3,
      id_6,
      id_1,
      id_2
  );
  assign modCall_1.type_10 = 0;
  assign id_5[1][1'b0] = -1;
  wire id_8;
endmodule
