ARM GAS  /tmp/cc7nmlpW.s 			page 1


   1              		.cpu cortex-m7
   2              		.arch armv7e-m
   3              		.fpu fpv5-d16
   4              		.eabi_attribute 28, 1
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 1
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.file	"def.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.file 1 "../../Middlewares/Third_Party/LwIP/src/core/def.c"
  19              		.section	.text.lwip_htons,"ax",%progbits
  20              		.align	1
  21              		.global	lwip_htons
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	lwip_htons:
  27              	.LVL0:
  28              	.LFB170:
   1:../../Middlewares/Third_Party/LwIP/src/core/def.c **** /**
   2:../../Middlewares/Third_Party/LwIP/src/core/def.c ****  * @file
   3:../../Middlewares/Third_Party/LwIP/src/core/def.c ****  * Common functions used throughout the stack.
   4:../../Middlewares/Third_Party/LwIP/src/core/def.c ****  *
   5:../../Middlewares/Third_Party/LwIP/src/core/def.c ****  * These are reference implementations of the byte swapping functions.
   6:../../Middlewares/Third_Party/LwIP/src/core/def.c ****  * Again with the aim of being simple, correct and fully portable.
   7:../../Middlewares/Third_Party/LwIP/src/core/def.c ****  * Byte swapping is the second thing you would want to optimize. You will
   8:../../Middlewares/Third_Party/LwIP/src/core/def.c ****  * need to port it to your architecture and in your cc.h:
   9:../../Middlewares/Third_Party/LwIP/src/core/def.c ****  *
  10:../../Middlewares/Third_Party/LwIP/src/core/def.c ****  * \#define lwip_htons(x) your_htons
  11:../../Middlewares/Third_Party/LwIP/src/core/def.c ****  * \#define lwip_htonl(x) your_htonl
  12:../../Middlewares/Third_Party/LwIP/src/core/def.c ****  *
  13:../../Middlewares/Third_Party/LwIP/src/core/def.c ****  * Note lwip_ntohs() and lwip_ntohl() are merely references to the htonx counterparts.
  14:../../Middlewares/Third_Party/LwIP/src/core/def.c ****  *
  15:../../Middlewares/Third_Party/LwIP/src/core/def.c ****  * If you \#define them to htons() and htonl(), you should
  16:../../Middlewares/Third_Party/LwIP/src/core/def.c ****  * \#define LWIP_DONT_PROVIDE_BYTEORDER_FUNCTIONS to prevent lwIP from
  17:../../Middlewares/Third_Party/LwIP/src/core/def.c ****  * defining htonx/ntohx compatibility macros.
  18:../../Middlewares/Third_Party/LwIP/src/core/def.c **** 
  19:../../Middlewares/Third_Party/LwIP/src/core/def.c ****  * @defgroup sys_nonstandard Non-standard functions
  20:../../Middlewares/Third_Party/LwIP/src/core/def.c ****  * @ingroup sys_layer
  21:../../Middlewares/Third_Party/LwIP/src/core/def.c ****  * lwIP provides default implementations for non-standard functions.
  22:../../Middlewares/Third_Party/LwIP/src/core/def.c ****  * These can be mapped to OS functions to reduce code footprint if desired.
  23:../../Middlewares/Third_Party/LwIP/src/core/def.c ****  * All defines related to this section must not be placed in lwipopts.h,
  24:../../Middlewares/Third_Party/LwIP/src/core/def.c ****  * but in arch/cc.h!
  25:../../Middlewares/Third_Party/LwIP/src/core/def.c ****  * These options cannot be \#defined in lwipopts.h since they are not options
  26:../../Middlewares/Third_Party/LwIP/src/core/def.c ****  * of lwIP itself, but options of the lwIP port to your system.
  27:../../Middlewares/Third_Party/LwIP/src/core/def.c ****  */
  28:../../Middlewares/Third_Party/LwIP/src/core/def.c **** 
  29:../../Middlewares/Third_Party/LwIP/src/core/def.c **** /*
  30:../../Middlewares/Third_Party/LwIP/src/core/def.c ****  * Copyright (c) 2001-2004 Swedish Institute of Computer Science.
ARM GAS  /tmp/cc7nmlpW.s 			page 2


  31:../../Middlewares/Third_Party/LwIP/src/core/def.c ****  * All rights reserved.
  32:../../Middlewares/Third_Party/LwIP/src/core/def.c ****  *
  33:../../Middlewares/Third_Party/LwIP/src/core/def.c ****  * Redistribution and use in source and binary forms, with or without modification,
  34:../../Middlewares/Third_Party/LwIP/src/core/def.c ****  * are permitted provided that the following conditions are met:
  35:../../Middlewares/Third_Party/LwIP/src/core/def.c ****  *
  36:../../Middlewares/Third_Party/LwIP/src/core/def.c ****  * 1. Redistributions of source code must retain the above copyright notice,
  37:../../Middlewares/Third_Party/LwIP/src/core/def.c ****  *    this list of conditions and the following disclaimer.
  38:../../Middlewares/Third_Party/LwIP/src/core/def.c ****  * 2. Redistributions in binary form must reproduce the above copyright notice,
  39:../../Middlewares/Third_Party/LwIP/src/core/def.c ****  *    this list of conditions and the following disclaimer in the documentation
  40:../../Middlewares/Third_Party/LwIP/src/core/def.c ****  *    and/or other materials provided with the distribution.
  41:../../Middlewares/Third_Party/LwIP/src/core/def.c ****  * 3. The name of the author may not be used to endorse or promote products
  42:../../Middlewares/Third_Party/LwIP/src/core/def.c ****  *    derived from this software without specific prior written permission.
  43:../../Middlewares/Third_Party/LwIP/src/core/def.c ****  *
  44:../../Middlewares/Third_Party/LwIP/src/core/def.c ****  * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR IMPLIED
  45:../../Middlewares/Third_Party/LwIP/src/core/def.c ****  * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
  46:../../Middlewares/Third_Party/LwIP/src/core/def.c ****  * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT
  47:../../Middlewares/Third_Party/LwIP/src/core/def.c ****  * SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
  48:../../Middlewares/Third_Party/LwIP/src/core/def.c ****  * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT
  49:../../Middlewares/Third_Party/LwIP/src/core/def.c ****  * OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  50:../../Middlewares/Third_Party/LwIP/src/core/def.c ****  * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  51:../../Middlewares/Third_Party/LwIP/src/core/def.c ****  * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING
  52:../../Middlewares/Third_Party/LwIP/src/core/def.c ****  * IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY
  53:../../Middlewares/Third_Party/LwIP/src/core/def.c ****  * OF SUCH DAMAGE.
  54:../../Middlewares/Third_Party/LwIP/src/core/def.c ****  *
  55:../../Middlewares/Third_Party/LwIP/src/core/def.c ****  * This file is part of the lwIP TCP/IP stack.
  56:../../Middlewares/Third_Party/LwIP/src/core/def.c ****  *
  57:../../Middlewares/Third_Party/LwIP/src/core/def.c ****  * Author: Simon Goldschmidt
  58:../../Middlewares/Third_Party/LwIP/src/core/def.c ****  *
  59:../../Middlewares/Third_Party/LwIP/src/core/def.c ****  */
  60:../../Middlewares/Third_Party/LwIP/src/core/def.c **** 
  61:../../Middlewares/Third_Party/LwIP/src/core/def.c **** #include "lwip/opt.h"
  62:../../Middlewares/Third_Party/LwIP/src/core/def.c **** #include "lwip/def.h"
  63:../../Middlewares/Third_Party/LwIP/src/core/def.c **** 
  64:../../Middlewares/Third_Party/LwIP/src/core/def.c **** #include <string.h>
  65:../../Middlewares/Third_Party/LwIP/src/core/def.c **** 
  66:../../Middlewares/Third_Party/LwIP/src/core/def.c **** #if BYTE_ORDER == LITTLE_ENDIAN
  67:../../Middlewares/Third_Party/LwIP/src/core/def.c **** 
  68:../../Middlewares/Third_Party/LwIP/src/core/def.c **** #if !defined(lwip_htons)
  69:../../Middlewares/Third_Party/LwIP/src/core/def.c **** /**
  70:../../Middlewares/Third_Party/LwIP/src/core/def.c ****  * Convert an u16_t from host- to network byte order.
  71:../../Middlewares/Third_Party/LwIP/src/core/def.c ****  *
  72:../../Middlewares/Third_Party/LwIP/src/core/def.c ****  * @param n u16_t in host byte order
  73:../../Middlewares/Third_Party/LwIP/src/core/def.c ****  * @return n in network byte order
  74:../../Middlewares/Third_Party/LwIP/src/core/def.c ****  */
  75:../../Middlewares/Third_Party/LwIP/src/core/def.c **** u16_t
  76:../../Middlewares/Third_Party/LwIP/src/core/def.c **** lwip_htons(u16_t n)
  77:../../Middlewares/Third_Party/LwIP/src/core/def.c **** {
  29              		.loc 1 77 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  78:../../Middlewares/Third_Party/LwIP/src/core/def.c ****   return PP_HTONS(n);
  34              		.loc 1 78 3 view .LVU1
  35              		.loc 1 78 10 is_stmt 0 view .LVU2
  36 0000 0302     		lsls	r3, r0, #8
  37 0002 43EA1020 		orr	r0, r3, r0, lsr #8
ARM GAS  /tmp/cc7nmlpW.s 			page 3


  38              	.LVL1:
  79:../../Middlewares/Third_Party/LwIP/src/core/def.c **** }
  39              		.loc 1 79 1 view .LVU3
  40 0006 80B2     		uxth	r0, r0
  41 0008 7047     		bx	lr
  42              		.cfi_endproc
  43              	.LFE170:
  45              		.section	.text.lwip_htonl,"ax",%progbits
  46              		.align	1
  47              		.global	lwip_htonl
  48              		.syntax unified
  49              		.thumb
  50              		.thumb_func
  52              	lwip_htonl:
  53              	.LVL2:
  54              	.LFB171:
  80:../../Middlewares/Third_Party/LwIP/src/core/def.c **** #endif /* lwip_htons */
  81:../../Middlewares/Third_Party/LwIP/src/core/def.c **** 
  82:../../Middlewares/Third_Party/LwIP/src/core/def.c **** #if !defined(lwip_htonl)
  83:../../Middlewares/Third_Party/LwIP/src/core/def.c **** /**
  84:../../Middlewares/Third_Party/LwIP/src/core/def.c ****  * Convert an u32_t from host- to network byte order.
  85:../../Middlewares/Third_Party/LwIP/src/core/def.c ****  *
  86:../../Middlewares/Third_Party/LwIP/src/core/def.c ****  * @param n u32_t in host byte order
  87:../../Middlewares/Third_Party/LwIP/src/core/def.c ****  * @return n in network byte order
  88:../../Middlewares/Third_Party/LwIP/src/core/def.c ****  */
  89:../../Middlewares/Third_Party/LwIP/src/core/def.c **** u32_t
  90:../../Middlewares/Third_Party/LwIP/src/core/def.c **** lwip_htonl(u32_t n)
  91:../../Middlewares/Third_Party/LwIP/src/core/def.c **** {
  55              		.loc 1 91 1 is_stmt 1 view -0
  56              		.cfi_startproc
  57              		@ args = 0, pretend = 0, frame = 0
  58              		@ frame_needed = 0, uses_anonymous_args = 0
  59              		@ link register save eliminated.
  92:../../Middlewares/Third_Party/LwIP/src/core/def.c ****   return PP_HTONL(n);
  60              		.loc 1 92 3 view .LVU5
  61              		.loc 1 92 10 is_stmt 0 view .LVU6
  62 0000 0302     		lsls	r3, r0, #8
  63 0002 03F47F03 		and	r3, r3, #16711680
  64 0006 43EA0063 		orr	r3, r3, r0, lsl #24
  65 000a 020A     		lsrs	r2, r0, #8
  66 000c 02F47F42 		and	r2, r2, #65280
  67 0010 1343     		orrs	r3, r3, r2
  93:../../Middlewares/Third_Party/LwIP/src/core/def.c **** }
  68              		.loc 1 93 1 view .LVU7
  69 0012 43EA1060 		orr	r0, r3, r0, lsr #24
  70              	.LVL3:
  71              		.loc 1 93 1 view .LVU8
  72 0016 7047     		bx	lr
  73              		.cfi_endproc
  74              	.LFE171:
  76              		.section	.text.lwip_strnstr,"ax",%progbits
  77              		.align	1
  78              		.global	lwip_strnstr
  79              		.syntax unified
  80              		.thumb
  81              		.thumb_func
  83              	lwip_strnstr:
ARM GAS  /tmp/cc7nmlpW.s 			page 4


  84              	.LVL4:
  85              	.LFB172:
  94:../../Middlewares/Third_Party/LwIP/src/core/def.c **** #endif /* lwip_htonl */
  95:../../Middlewares/Third_Party/LwIP/src/core/def.c **** 
  96:../../Middlewares/Third_Party/LwIP/src/core/def.c **** #endif /* BYTE_ORDER == LITTLE_ENDIAN */
  97:../../Middlewares/Third_Party/LwIP/src/core/def.c **** 
  98:../../Middlewares/Third_Party/LwIP/src/core/def.c **** #ifndef lwip_strnstr
  99:../../Middlewares/Third_Party/LwIP/src/core/def.c **** /**
 100:../../Middlewares/Third_Party/LwIP/src/core/def.c ****  * @ingroup sys_nonstandard
 101:../../Middlewares/Third_Party/LwIP/src/core/def.c ****  * lwIP default implementation for strnstr() non-standard function.
 102:../../Middlewares/Third_Party/LwIP/src/core/def.c ****  * This can be \#defined to strnstr() depending on your platform port.
 103:../../Middlewares/Third_Party/LwIP/src/core/def.c ****  */
 104:../../Middlewares/Third_Party/LwIP/src/core/def.c **** char *
 105:../../Middlewares/Third_Party/LwIP/src/core/def.c **** lwip_strnstr(const char *buffer, const char *token, size_t n)
 106:../../Middlewares/Third_Party/LwIP/src/core/def.c **** {
  86              		.loc 1 106 1 is_stmt 1 view -0
  87              		.cfi_startproc
  88              		@ args = 0, pretend = 0, frame = 0
  89              		@ frame_needed = 0, uses_anonymous_args = 0
  90              		.loc 1 106 1 is_stmt 0 view .LVU10
  91 0000 2DE9F843 		push	{r3, r4, r5, r6, r7, r8, r9, lr}
  92              	.LCFI0:
  93              		.cfi_def_cfa_offset 32
  94              		.cfi_offset 3, -32
  95              		.cfi_offset 4, -28
  96              		.cfi_offset 5, -24
  97              		.cfi_offset 6, -20
  98              		.cfi_offset 7, -16
  99              		.cfi_offset 8, -12
 100              		.cfi_offset 9, -8
 101              		.cfi_offset 14, -4
 102 0004 0746     		mov	r7, r0
 103 0006 0E46     		mov	r6, r1
 104 0008 9146     		mov	r9, r2
 107:../../Middlewares/Third_Party/LwIP/src/core/def.c ****   const char *p;
 105              		.loc 1 107 3 is_stmt 1 view .LVU11
 108:../../Middlewares/Third_Party/LwIP/src/core/def.c ****   size_t tokenlen = strlen(token);
 106              		.loc 1 108 3 view .LVU12
 107              		.loc 1 108 21 is_stmt 0 view .LVU13
 108 000a 0846     		mov	r0, r1
 109              	.LVL5:
 110              		.loc 1 108 21 view .LVU14
 111 000c FFF7FEFF 		bl	strlen
 112              	.LVL6:
 109:../../Middlewares/Third_Party/LwIP/src/core/def.c ****   if (tokenlen == 0) {
 113              		.loc 1 109 3 is_stmt 1 view .LVU15
 114              		.loc 1 109 6 is_stmt 0 view .LVU16
 115 0010 C0B1     		cbz	r0, .L8
 116 0012 8046     		mov	r8, r0
 110:../../Middlewares/Third_Party/LwIP/src/core/def.c ****     return LWIP_CONST_CAST(char *, buffer);
 111:../../Middlewares/Third_Party/LwIP/src/core/def.c ****   }
 112:../../Middlewares/Third_Party/LwIP/src/core/def.c ****   for (p = buffer; *p && (p + tokenlen <= buffer + n); p++) {
 117              		.loc 1 112 10 view .LVU17
 118 0014 3C46     		mov	r4, r7
 119 0016 00E0     		b	.L5
 120              	.LVL7:
 121              	.L6:
ARM GAS  /tmp/cc7nmlpW.s 			page 5


 122              		.loc 1 112 57 is_stmt 1 discriminator 2 view .LVU18
 123 0018 0134     		adds	r4, r4, #1
 124              	.LVL8:
 125              	.L5:
 126              		.loc 1 112 23 discriminator 1 view .LVU19
 127              		.loc 1 112 20 is_stmt 0 discriminator 1 view .LVU20
 128 001a 2578     		ldrb	r5, [r4]	@ zero_extendqisi2
 129              		.loc 1 112 23 discriminator 1 view .LVU21
 130 001c B5B1     		cbz	r5, .L9
 131              		.loc 1 112 29 discriminator 3 view .LVU22
 132 001e 04EB0803 		add	r3, r4, r8
 133              		.loc 1 112 50 discriminator 3 view .LVU23
 134 0022 07EB0902 		add	r2, r7, r9
 135              		.loc 1 112 23 discriminator 3 view .LVU24
 136 0026 9342     		cmp	r3, r2
 137 0028 0AD8     		bhi	.L11
 113:../../Middlewares/Third_Party/LwIP/src/core/def.c ****     if ((*p == *token) && (strncmp(p, token, tokenlen) == 0)) {
 138              		.loc 1 113 5 is_stmt 1 view .LVU25
 139              		.loc 1 113 16 is_stmt 0 view .LVU26
 140 002a 3378     		ldrb	r3, [r6]	@ zero_extendqisi2
 141              		.loc 1 113 8 view .LVU27
 142 002c AB42     		cmp	r3, r5
 143 002e F3D1     		bne	.L6
 144              		.loc 1 113 28 discriminator 1 view .LVU28
 145 0030 4246     		mov	r2, r8
 146 0032 3146     		mov	r1, r6
 147 0034 2046     		mov	r0, r4
 148 0036 FFF7FEFF 		bl	strncmp
 149              	.LVL9:
 150              		.loc 1 113 24 discriminator 1 view .LVU29
 151 003a 0028     		cmp	r0, #0
 152 003c ECD1     		bne	.L6
 153 003e 02E0     		b	.L3
 154              	.L11:
 114:../../Middlewares/Third_Party/LwIP/src/core/def.c ****       return LWIP_CONST_CAST(char *, p);
 115:../../Middlewares/Third_Party/LwIP/src/core/def.c ****     }
 116:../../Middlewares/Third_Party/LwIP/src/core/def.c ****   }
 117:../../Middlewares/Third_Party/LwIP/src/core/def.c ****   return NULL;
 155              		.loc 1 117 10 view .LVU30
 156 0040 0024     		movs	r4, #0
 157              	.LVL10:
 158              		.loc 1 117 10 view .LVU31
 159 0042 00E0     		b	.L3
 160              	.LVL11:
 161              	.L8:
 110:../../Middlewares/Third_Party/LwIP/src/core/def.c ****   }
 162              		.loc 1 110 12 view .LVU32
 163 0044 3C46     		mov	r4, r7
 164              	.LVL12:
 165              	.L3:
 118:../../Middlewares/Third_Party/LwIP/src/core/def.c **** }
 166              		.loc 1 118 1 view .LVU33
 167 0046 2046     		mov	r0, r4
 168 0048 BDE8F883 		pop	{r3, r4, r5, r6, r7, r8, r9, pc}
 169              	.LVL13:
 170              	.L9:
 117:../../Middlewares/Third_Party/LwIP/src/core/def.c **** }
ARM GAS  /tmp/cc7nmlpW.s 			page 6


 171              		.loc 1 117 10 view .LVU34
 172 004c 0024     		movs	r4, #0
 173              	.LVL14:
 117:../../Middlewares/Third_Party/LwIP/src/core/def.c **** }
 174              		.loc 1 117 10 view .LVU35
 175 004e FAE7     		b	.L3
 176              		.cfi_endproc
 177              	.LFE172:
 179              		.section	.text.lwip_stricmp,"ax",%progbits
 180              		.align	1
 181              		.global	lwip_stricmp
 182              		.syntax unified
 183              		.thumb
 184              		.thumb_func
 186              	lwip_stricmp:
 187              	.LFB173:
 119:../../Middlewares/Third_Party/LwIP/src/core/def.c **** #endif
 120:../../Middlewares/Third_Party/LwIP/src/core/def.c **** 
 121:../../Middlewares/Third_Party/LwIP/src/core/def.c **** #ifndef lwip_stricmp
 122:../../Middlewares/Third_Party/LwIP/src/core/def.c **** /**
 123:../../Middlewares/Third_Party/LwIP/src/core/def.c ****  * @ingroup sys_nonstandard
 124:../../Middlewares/Third_Party/LwIP/src/core/def.c ****  * lwIP default implementation for stricmp() non-standard function.
 125:../../Middlewares/Third_Party/LwIP/src/core/def.c ****  * This can be \#defined to stricmp() depending on your platform port.
 126:../../Middlewares/Third_Party/LwIP/src/core/def.c ****  */
 127:../../Middlewares/Third_Party/LwIP/src/core/def.c **** int
 128:../../Middlewares/Third_Party/LwIP/src/core/def.c **** lwip_stricmp(const char *str1, const char *str2)
 129:../../Middlewares/Third_Party/LwIP/src/core/def.c **** {
 188              		.loc 1 129 1 is_stmt 1 view -0
 189              		.cfi_startproc
 190              		@ args = 0, pretend = 0, frame = 0
 191              		@ frame_needed = 0, uses_anonymous_args = 0
 192              	.LVL15:
 193              		.loc 1 129 1 is_stmt 0 view .LVU37
 194 0000 00B5     		push	{lr}
 195              	.LCFI1:
 196              		.cfi_def_cfa_offset 4
 197              		.cfi_offset 14, -4
 198 0002 00E0     		b	.L15
 199              	.LVL16:
 200              	.L13:
 130:../../Middlewares/Third_Party/LwIP/src/core/def.c ****   char c1, c2;
 131:../../Middlewares/Third_Party/LwIP/src/core/def.c **** 
 132:../../Middlewares/Third_Party/LwIP/src/core/def.c ****   do {
 133:../../Middlewares/Third_Party/LwIP/src/core/def.c ****     c1 = *str1++;
 134:../../Middlewares/Third_Party/LwIP/src/core/def.c ****     c2 = *str2++;
 135:../../Middlewares/Third_Party/LwIP/src/core/def.c ****     if (c1 != c2) {
 136:../../Middlewares/Third_Party/LwIP/src/core/def.c ****       char c1_upc = c1 | 0x20;
 137:../../Middlewares/Third_Party/LwIP/src/core/def.c ****       if ((c1_upc >= 'a') && (c1_upc <= 'z')) {
 138:../../Middlewares/Third_Party/LwIP/src/core/def.c ****         /* characters are not equal an one is in the alphabet range:
 139:../../Middlewares/Third_Party/LwIP/src/core/def.c ****         downcase both chars and check again */
 140:../../Middlewares/Third_Party/LwIP/src/core/def.c ****         char c2_upc = c2 | 0x20;
 141:../../Middlewares/Third_Party/LwIP/src/core/def.c ****         if (c1_upc != c2_upc) {
 142:../../Middlewares/Third_Party/LwIP/src/core/def.c ****           /* still not equal */
 143:../../Middlewares/Third_Party/LwIP/src/core/def.c ****           /* don't care for < or > */
 144:../../Middlewares/Third_Party/LwIP/src/core/def.c ****           return 1;
 145:../../Middlewares/Third_Party/LwIP/src/core/def.c ****         }
 146:../../Middlewares/Third_Party/LwIP/src/core/def.c ****       } else {
ARM GAS  /tmp/cc7nmlpW.s 			page 7


 147:../../Middlewares/Third_Party/LwIP/src/core/def.c ****         /* characters are not equal but none is in the alphabet range */
 148:../../Middlewares/Third_Party/LwIP/src/core/def.c ****         return 1;
 149:../../Middlewares/Third_Party/LwIP/src/core/def.c ****       }
 150:../../Middlewares/Third_Party/LwIP/src/core/def.c ****     }
 151:../../Middlewares/Third_Party/LwIP/src/core/def.c ****   } while (c1 != 0);
 201              		.loc 1 151 15 is_stmt 1 view .LVU38
 202 0004 A2B1     		cbz	r2, .L19
 203              	.LVL17:
 204              	.L15:
 130:../../Middlewares/Third_Party/LwIP/src/core/def.c ****   char c1, c2;
 205              		.loc 1 130 3 view .LVU39
 132:../../Middlewares/Third_Party/LwIP/src/core/def.c ****     c1 = *str1++;
 206              		.loc 1 132 3 view .LVU40
 133:../../Middlewares/Third_Party/LwIP/src/core/def.c ****     c2 = *str2++;
 207              		.loc 1 133 5 view .LVU41
 133:../../Middlewares/Third_Party/LwIP/src/core/def.c ****     c2 = *str2++;
 208              		.loc 1 133 8 is_stmt 0 view .LVU42
 209 0006 0278     		ldrb	r2, [r0]	@ zero_extendqisi2
 210 0008 0130     		adds	r0, r0, #1
 211              	.LVL18:
 134:../../Middlewares/Third_Party/LwIP/src/core/def.c ****     if (c1 != c2) {
 212              		.loc 1 134 5 is_stmt 1 view .LVU43
 134:../../Middlewares/Third_Party/LwIP/src/core/def.c ****     if (c1 != c2) {
 213              		.loc 1 134 8 is_stmt 0 view .LVU44
 214 000a 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
 215 000c 0131     		adds	r1, r1, #1
 216              	.LVL19:
 135:../../Middlewares/Third_Party/LwIP/src/core/def.c ****       char c1_upc = c1 | 0x20;
 217              		.loc 1 135 5 is_stmt 1 view .LVU45
 135:../../Middlewares/Third_Party/LwIP/src/core/def.c ****       char c1_upc = c1 | 0x20;
 218              		.loc 1 135 8 is_stmt 0 view .LVU46
 219 000e 9A42     		cmp	r2, r3
 220 0010 F8D0     		beq	.L13
 221              	.LBB2:
 136:../../Middlewares/Third_Party/LwIP/src/core/def.c ****       if ((c1_upc >= 'a') && (c1_upc <= 'z')) {
 222              		.loc 1 136 7 is_stmt 1 view .LVU47
 136:../../Middlewares/Third_Party/LwIP/src/core/def.c ****       if ((c1_upc >= 'a') && (c1_upc <= 'z')) {
 223              		.loc 1 136 12 is_stmt 0 view .LVU48
 224 0012 42F0200E 		orr	lr, r2, #32
 225              	.LVL20:
 137:../../Middlewares/Third_Party/LwIP/src/core/def.c ****         /* characters are not equal an one is in the alphabet range:
 226              		.loc 1 137 7 is_stmt 1 view .LVU49
 137:../../Middlewares/Third_Party/LwIP/src/core/def.c ****         /* characters are not equal an one is in the alphabet range:
 227              		.loc 1 137 27 is_stmt 0 view .LVU50
 228 0016 AEF1610C 		sub	ip, lr, #97
 229 001a 5FFA8CFC 		uxtb	ip, ip
 137:../../Middlewares/Third_Party/LwIP/src/core/def.c ****         /* characters are not equal an one is in the alphabet range:
 230              		.loc 1 137 10 view .LVU51
 231 001e BCF1190F 		cmp	ip, #25
 232 0022 08D8     		bhi	.L16
 233              	.LBB3:
 140:../../Middlewares/Third_Party/LwIP/src/core/def.c ****         if (c1_upc != c2_upc) {
 234              		.loc 1 140 9 is_stmt 1 view .LVU52
 140:../../Middlewares/Third_Party/LwIP/src/core/def.c ****         if (c1_upc != c2_upc) {
 235              		.loc 1 140 14 is_stmt 0 view .LVU53
 236 0024 43F02003 		orr	r3, r3, #32
 237              	.LVL21:
ARM GAS  /tmp/cc7nmlpW.s 			page 8


 141:../../Middlewares/Third_Party/LwIP/src/core/def.c ****           /* still not equal */
 238              		.loc 1 141 9 is_stmt 1 view .LVU54
 141:../../Middlewares/Third_Party/LwIP/src/core/def.c ****           /* still not equal */
 239              		.loc 1 141 12 is_stmt 0 view .LVU55
 240 0028 9E45     		cmp	lr, r3
 241 002a EBD0     		beq	.L13
 144:../../Middlewares/Third_Party/LwIP/src/core/def.c ****         }
 242              		.loc 1 144 18 view .LVU56
 243 002c 0120     		movs	r0, #1
 244              	.LVL22:
 144:../../Middlewares/Third_Party/LwIP/src/core/def.c ****         }
 245              		.loc 1 144 18 view .LVU57
 246 002e 00E0     		b	.L12
 247              	.LVL23:
 248              	.L19:
 144:../../Middlewares/Third_Party/LwIP/src/core/def.c ****         }
 249              		.loc 1 144 18 view .LVU58
 250              	.LBE3:
 251              	.LBE2:
 152:../../Middlewares/Third_Party/LwIP/src/core/def.c ****   return 0;
 252              		.loc 1 152 10 view .LVU59
 253 0030 0020     		movs	r0, #0
 254              	.LVL24:
 255              	.L12:
 153:../../Middlewares/Third_Party/LwIP/src/core/def.c **** }
 256              		.loc 1 153 1 view .LVU60
 257 0032 5DF804FB 		ldr	pc, [sp], #4
 258              	.LVL25:
 259              	.L16:
 260              	.LBB4:
 148:../../Middlewares/Third_Party/LwIP/src/core/def.c ****       }
 261              		.loc 1 148 16 view .LVU61
 262 0036 0120     		movs	r0, #1
 263              	.LVL26:
 148:../../Middlewares/Third_Party/LwIP/src/core/def.c ****       }
 264              		.loc 1 148 16 view .LVU62
 265 0038 FBE7     		b	.L12
 266              	.LBE4:
 267              		.cfi_endproc
 268              	.LFE173:
 270              		.section	.text.lwip_strnicmp,"ax",%progbits
 271              		.align	1
 272              		.global	lwip_strnicmp
 273              		.syntax unified
 274              		.thumb
 275              		.thumb_func
 277              	lwip_strnicmp:
 278              	.LFB174:
 154:../../Middlewares/Third_Party/LwIP/src/core/def.c **** #endif
 155:../../Middlewares/Third_Party/LwIP/src/core/def.c **** 
 156:../../Middlewares/Third_Party/LwIP/src/core/def.c **** #ifndef lwip_strnicmp
 157:../../Middlewares/Third_Party/LwIP/src/core/def.c **** /**
 158:../../Middlewares/Third_Party/LwIP/src/core/def.c ****  * @ingroup sys_nonstandard
 159:../../Middlewares/Third_Party/LwIP/src/core/def.c ****  * lwIP default implementation for strnicmp() non-standard function.
 160:../../Middlewares/Third_Party/LwIP/src/core/def.c ****  * This can be \#defined to strnicmp() depending on your platform port.
 161:../../Middlewares/Third_Party/LwIP/src/core/def.c ****  */
 162:../../Middlewares/Third_Party/LwIP/src/core/def.c **** int
ARM GAS  /tmp/cc7nmlpW.s 			page 9


 163:../../Middlewares/Third_Party/LwIP/src/core/def.c **** lwip_strnicmp(const char *str1, const char *str2, size_t len)
 164:../../Middlewares/Third_Party/LwIP/src/core/def.c **** {
 279              		.loc 1 164 1 is_stmt 1 view -0
 280              		.cfi_startproc
 281              		@ args = 0, pretend = 0, frame = 0
 282              		@ frame_needed = 0, uses_anonymous_args = 0
 283              	.LVL27:
 284              		.loc 1 164 1 is_stmt 0 view .LVU64
 285 0000 10B5     		push	{r4, lr}
 286              	.LCFI2:
 287              		.cfi_def_cfa_offset 8
 288              		.cfi_offset 4, -8
 289              		.cfi_offset 14, -4
 290 0002 05E0     		b	.L23
 291              	.LVL28:
 292              	.L21:
 165:../../Middlewares/Third_Party/LwIP/src/core/def.c ****   char c1, c2;
 166:../../Middlewares/Third_Party/LwIP/src/core/def.c **** 
 167:../../Middlewares/Third_Party/LwIP/src/core/def.c ****   do {
 168:../../Middlewares/Third_Party/LwIP/src/core/def.c ****     c1 = *str1++;
 169:../../Middlewares/Third_Party/LwIP/src/core/def.c ****     c2 = *str2++;
 170:../../Middlewares/Third_Party/LwIP/src/core/def.c ****     if (c1 != c2) {
 171:../../Middlewares/Third_Party/LwIP/src/core/def.c ****       char c1_upc = c1 | 0x20;
 172:../../Middlewares/Third_Party/LwIP/src/core/def.c ****       if ((c1_upc >= 'a') && (c1_upc <= 'z')) {
 173:../../Middlewares/Third_Party/LwIP/src/core/def.c ****         /* characters are not equal an one is in the alphabet range:
 174:../../Middlewares/Third_Party/LwIP/src/core/def.c ****         downcase both chars and check again */
 175:../../Middlewares/Third_Party/LwIP/src/core/def.c ****         char c2_upc = c2 | 0x20;
 176:../../Middlewares/Third_Party/LwIP/src/core/def.c ****         if (c1_upc != c2_upc) {
 177:../../Middlewares/Third_Party/LwIP/src/core/def.c ****           /* still not equal */
 178:../../Middlewares/Third_Party/LwIP/src/core/def.c ****           /* don't care for < or > */
 179:../../Middlewares/Third_Party/LwIP/src/core/def.c ****           return 1;
 180:../../Middlewares/Third_Party/LwIP/src/core/def.c ****         }
 181:../../Middlewares/Third_Party/LwIP/src/core/def.c ****       } else {
 182:../../Middlewares/Third_Party/LwIP/src/core/def.c ****         /* characters are not equal but none is in the alphabet range */
 183:../../Middlewares/Third_Party/LwIP/src/core/def.c ****         return 1;
 184:../../Middlewares/Third_Party/LwIP/src/core/def.c ****       }
 185:../../Middlewares/Third_Party/LwIP/src/core/def.c ****     }
 186:../../Middlewares/Third_Party/LwIP/src/core/def.c ****     len--;
 293              		.loc 1 186 5 is_stmt 1 view .LVU65
 187:../../Middlewares/Third_Party/LwIP/src/core/def.c ****   } while ((len != 0) && (c1 != 0));
 294              		.loc 1 187 23 view .LVU66
 295              		.loc 1 187 30 is_stmt 0 view .LVU67
 296 0004 003B     		subs	r3, r3, #0
 297              		.loc 1 187 30 view .LVU68
 298 0006 18BF     		it	ne
 299 0008 0123     		movne	r3, #1
 300              	.LVL29:
 301              		.loc 1 187 23 view .LVU69
 302 000a 013A     		subs	r2, r2, #1
 303              	.LVL30:
 304              		.loc 1 187 23 view .LVU70
 305 000c 16D0     		beq	.L27
 306 000e ABB1     		cbz	r3, .L27
 307              	.LVL31:
 308              	.L23:
 165:../../Middlewares/Third_Party/LwIP/src/core/def.c ****   char c1, c2;
 309              		.loc 1 165 3 is_stmt 1 view .LVU71
ARM GAS  /tmp/cc7nmlpW.s 			page 10


 167:../../Middlewares/Third_Party/LwIP/src/core/def.c ****     c1 = *str1++;
 310              		.loc 1 167 3 view .LVU72
 168:../../Middlewares/Third_Party/LwIP/src/core/def.c ****     c2 = *str2++;
 311              		.loc 1 168 5 view .LVU73
 168:../../Middlewares/Third_Party/LwIP/src/core/def.c ****     c2 = *str2++;
 312              		.loc 1 168 8 is_stmt 0 view .LVU74
 313 0010 0378     		ldrb	r3, [r0]	@ zero_extendqisi2
 314 0012 0130     		adds	r0, r0, #1
 315              	.LVL32:
 169:../../Middlewares/Third_Party/LwIP/src/core/def.c ****     if (c1 != c2) {
 316              		.loc 1 169 5 is_stmt 1 view .LVU75
 169:../../Middlewares/Third_Party/LwIP/src/core/def.c ****     if (c1 != c2) {
 317              		.loc 1 169 8 is_stmt 0 view .LVU76
 318 0014 91F800C0 		ldrb	ip, [r1]	@ zero_extendqisi2
 319 0018 0131     		adds	r1, r1, #1
 320              	.LVL33:
 170:../../Middlewares/Third_Party/LwIP/src/core/def.c ****       char c1_upc = c1 | 0x20;
 321              		.loc 1 170 5 is_stmt 1 view .LVU77
 170:../../Middlewares/Third_Party/LwIP/src/core/def.c ****       char c1_upc = c1 | 0x20;
 322              		.loc 1 170 8 is_stmt 0 view .LVU78
 323 001a 6345     		cmp	r3, ip
 324 001c F2D0     		beq	.L21
 325              	.LBB5:
 171:../../Middlewares/Third_Party/LwIP/src/core/def.c ****       if ((c1_upc >= 'a') && (c1_upc <= 'z')) {
 326              		.loc 1 171 7 is_stmt 1 view .LVU79
 171:../../Middlewares/Third_Party/LwIP/src/core/def.c ****       if ((c1_upc >= 'a') && (c1_upc <= 'z')) {
 327              		.loc 1 171 12 is_stmt 0 view .LVU80
 328 001e 43F02004 		orr	r4, r3, #32
 329              	.LVL34:
 172:../../Middlewares/Third_Party/LwIP/src/core/def.c ****         /* characters are not equal an one is in the alphabet range:
 330              		.loc 1 172 7 is_stmt 1 view .LVU81
 172:../../Middlewares/Third_Party/LwIP/src/core/def.c ****         /* characters are not equal an one is in the alphabet range:
 331              		.loc 1 172 27 is_stmt 0 view .LVU82
 332 0022 A4F1610E 		sub	lr, r4, #97
 333 0026 5FFA8EFE 		uxtb	lr, lr
 172:../../Middlewares/Third_Party/LwIP/src/core/def.c ****         /* characters are not equal an one is in the alphabet range:
 334              		.loc 1 172 10 view .LVU83
 335 002a BEF1190F 		cmp	lr, #25
 336 002e 07D8     		bhi	.L25
 337              	.LBB6:
 175:../../Middlewares/Third_Party/LwIP/src/core/def.c ****         if (c1_upc != c2_upc) {
 338              		.loc 1 175 9 is_stmt 1 view .LVU84
 175:../../Middlewares/Third_Party/LwIP/src/core/def.c ****         if (c1_upc != c2_upc) {
 339              		.loc 1 175 14 is_stmt 0 view .LVU85
 340 0030 4CF0200C 		orr	ip, ip, #32
 341              	.LVL35:
 176:../../Middlewares/Third_Party/LwIP/src/core/def.c ****           /* still not equal */
 342              		.loc 1 176 9 is_stmt 1 view .LVU86
 176:../../Middlewares/Third_Party/LwIP/src/core/def.c ****           /* still not equal */
 343              		.loc 1 176 12 is_stmt 0 view .LVU87
 344 0034 6445     		cmp	r4, ip
 345 0036 E5D0     		beq	.L21
 179:../../Middlewares/Third_Party/LwIP/src/core/def.c ****         }
 346              		.loc 1 179 18 view .LVU88
 347 0038 0120     		movs	r0, #1
 348              	.LVL36:
 179:../../Middlewares/Third_Party/LwIP/src/core/def.c ****         }
ARM GAS  /tmp/cc7nmlpW.s 			page 11


 349              		.loc 1 179 18 view .LVU89
 350 003a 00E0     		b	.L20
 351              	.LVL37:
 352              	.L27:
 179:../../Middlewares/Third_Party/LwIP/src/core/def.c ****         }
 353              		.loc 1 179 18 view .LVU90
 354              	.LBE6:
 355              	.LBE5:
 188:../../Middlewares/Third_Party/LwIP/src/core/def.c ****   return 0;
 356              		.loc 1 188 10 view .LVU91
 357 003c 0020     		movs	r0, #0
 358              	.LVL38:
 359              	.L20:
 189:../../Middlewares/Third_Party/LwIP/src/core/def.c **** }
 360              		.loc 1 189 1 view .LVU92
 361 003e 10BD     		pop	{r4, pc}
 362              	.LVL39:
 363              	.L25:
 364              	.LBB7:
 183:../../Middlewares/Third_Party/LwIP/src/core/def.c ****       }
 365              		.loc 1 183 16 view .LVU93
 366 0040 0120     		movs	r0, #1
 367              	.LVL40:
 183:../../Middlewares/Third_Party/LwIP/src/core/def.c ****       }
 368              		.loc 1 183 16 view .LVU94
 369 0042 FCE7     		b	.L20
 370              	.LBE7:
 371              		.cfi_endproc
 372              	.LFE174:
 374              		.section	.text.lwip_itoa,"ax",%progbits
 375              		.align	1
 376              		.global	lwip_itoa
 377              		.syntax unified
 378              		.thumb
 379              		.thumb_func
 381              	lwip_itoa:
 382              	.LVL41:
 383              	.LFB175:
 190:../../Middlewares/Third_Party/LwIP/src/core/def.c **** #endif
 191:../../Middlewares/Third_Party/LwIP/src/core/def.c **** 
 192:../../Middlewares/Third_Party/LwIP/src/core/def.c **** #ifndef lwip_itoa
 193:../../Middlewares/Third_Party/LwIP/src/core/def.c **** /**
 194:../../Middlewares/Third_Party/LwIP/src/core/def.c ****  * @ingroup sys_nonstandard
 195:../../Middlewares/Third_Party/LwIP/src/core/def.c ****  * lwIP default implementation for itoa() non-standard function.
 196:../../Middlewares/Third_Party/LwIP/src/core/def.c ****  * This can be \#defined to itoa() or snprintf(result, bufsize, "%d", number) depending on your pla
 197:../../Middlewares/Third_Party/LwIP/src/core/def.c ****  */
 198:../../Middlewares/Third_Party/LwIP/src/core/def.c **** void
 199:../../Middlewares/Third_Party/LwIP/src/core/def.c **** lwip_itoa(char *result, size_t bufsize, int number)
 200:../../Middlewares/Third_Party/LwIP/src/core/def.c **** {
 384              		.loc 1 200 1 is_stmt 1 view -0
 385              		.cfi_startproc
 386              		@ args = 0, pretend = 0, frame = 0
 387              		@ frame_needed = 0, uses_anonymous_args = 0
 388              		.loc 1 200 1 is_stmt 0 view .LVU96
 389 0000 10B5     		push	{r4, lr}
 390              	.LCFI3:
 391              		.cfi_def_cfa_offset 8
ARM GAS  /tmp/cc7nmlpW.s 			page 12


 392              		.cfi_offset 4, -8
 393              		.cfi_offset 14, -4
 394 0002 8446     		mov	ip, r0
 395 0004 8E46     		mov	lr, r1
 201:../../Middlewares/Third_Party/LwIP/src/core/def.c ****   char *res = result;
 396              		.loc 1 201 3 is_stmt 1 view .LVU97
 397              	.LVL42:
 202:../../Middlewares/Third_Party/LwIP/src/core/def.c ****   char *tmp = result + bufsize - 1;
 398              		.loc 1 202 3 view .LVU98
 399              		.loc 1 202 32 is_stmt 0 view .LVU99
 400 0006 4B1E     		subs	r3, r1, #1
 401              		.loc 1 202 9 view .LVU100
 402 0008 C118     		adds	r1, r0, r3
 403              	.LVL43:
 203:../../Middlewares/Third_Party/LwIP/src/core/def.c ****   int n = (number >= 0) ? number : -number;
 404              		.loc 1 203 3 is_stmt 1 view .LVU101
 405              		.loc 1 203 7 is_stmt 0 view .LVU102
 406 000a 82EAE274 		eor	r4, r2, r2, asr #31
 407 000e A4EBE274 		sub	r4, r4, r2, asr #31
 408              	.LVL44:
 204:../../Middlewares/Third_Party/LwIP/src/core/def.c **** 
 205:../../Middlewares/Third_Party/LwIP/src/core/def.c ****   /* handle invalid bufsize */
 206:../../Middlewares/Third_Party/LwIP/src/core/def.c ****   if (bufsize < 2) {
 409              		.loc 1 206 3 is_stmt 1 view .LVU103
 410              		.loc 1 206 6 is_stmt 0 view .LVU104
 411 0012 BEF1010F 		cmp	lr, #1
 412 0016 05D9     		bls	.L42
 207:../../Middlewares/Third_Party/LwIP/src/core/def.c ****     if (bufsize == 1) {
 208:../../Middlewares/Third_Party/LwIP/src/core/def.c ****       *result = 0;
 209:../../Middlewares/Third_Party/LwIP/src/core/def.c ****     }
 210:../../Middlewares/Third_Party/LwIP/src/core/def.c ****     return;
 211:../../Middlewares/Third_Party/LwIP/src/core/def.c ****   }
 212:../../Middlewares/Third_Party/LwIP/src/core/def.c **** 
 213:../../Middlewares/Third_Party/LwIP/src/core/def.c ****   /* First, add sign */
 214:../../Middlewares/Third_Party/LwIP/src/core/def.c ****   if (number < 0) {
 413              		.loc 1 214 3 is_stmt 1 view .LVU105
 414              		.loc 1 214 6 is_stmt 0 view .LVU106
 415 0018 002A     		cmp	r2, #0
 416 001a 07DB     		blt	.L43
 417              	.LVL45:
 418              	.L33:
 215:../../Middlewares/Third_Party/LwIP/src/core/def.c ****     *res++ = '-';
 216:../../Middlewares/Third_Party/LwIP/src/core/def.c ****   }
 217:../../Middlewares/Third_Party/LwIP/src/core/def.c ****   /* Then create the string from the end and stop if buffer full,
 218:../../Middlewares/Third_Party/LwIP/src/core/def.c ****      and ensure output string is zero terminated */
 219:../../Middlewares/Third_Party/LwIP/src/core/def.c ****   *tmp = 0;
 419              		.loc 1 219 3 is_stmt 1 view .LVU107
 420              		.loc 1 219 8 is_stmt 0 view .LVU108
 421 001c 0022     		movs	r2, #0
 422 001e 0CF80320 		strb	r2, [ip, r3]
 220:../../Middlewares/Third_Party/LwIP/src/core/def.c ****   while ((n != 0) && (tmp > res)) {
 423              		.loc 1 220 3 is_stmt 1 view .LVU109
 424              		.loc 1 220 9 is_stmt 0 view .LVU110
 425 0022 17E0     		b	.L34
 426              	.LVL46:
 427              	.L42:
 207:../../Middlewares/Third_Party/LwIP/src/core/def.c ****     if (bufsize == 1) {
ARM GAS  /tmp/cc7nmlpW.s 			page 13


 428              		.loc 1 207 5 is_stmt 1 view .LVU111
 207:../../Middlewares/Third_Party/LwIP/src/core/def.c ****     if (bufsize == 1) {
 429              		.loc 1 207 8 is_stmt 0 view .LVU112
 430 0024 28D1     		bne	.L29
 208:../../Middlewares/Third_Party/LwIP/src/core/def.c ****     }
 431              		.loc 1 208 7 is_stmt 1 view .LVU113
 208:../../Middlewares/Third_Party/LwIP/src/core/def.c ****     }
 432              		.loc 1 208 15 is_stmt 0 view .LVU114
 433 0026 0023     		movs	r3, #0
 434 0028 0370     		strb	r3, [r0]
 210:../../Middlewares/Third_Party/LwIP/src/core/def.c ****   }
 435              		.loc 1 210 5 is_stmt 1 view .LVU115
 436 002a 25E0     		b	.L29
 437              	.L43:
 215:../../Middlewares/Third_Party/LwIP/src/core/def.c ****   }
 438              		.loc 1 215 5 view .LVU116
 439              	.LVL47:
 215:../../Middlewares/Third_Party/LwIP/src/core/def.c ****   }
 440              		.loc 1 215 12 is_stmt 0 view .LVU117
 441 002c 2D22     		movs	r2, #45
 442              	.LVL48:
 215:../../Middlewares/Third_Party/LwIP/src/core/def.c ****   }
 443              		.loc 1 215 12 view .LVU118
 444 002e 00F8012B 		strb	r2, [r0], #1
 445              	.LVL49:
 215:../../Middlewares/Third_Party/LwIP/src/core/def.c ****   }
 446              		.loc 1 215 12 view .LVU119
 447 0032 F3E7     		b	.L33
 448              	.L35:
 449              	.LBB8:
 221:../../Middlewares/Third_Party/LwIP/src/core/def.c ****     char val = (char)('0' + (n % 10));
 450              		.loc 1 221 5 is_stmt 1 view .LVU120
 451              		.loc 1 221 32 is_stmt 0 view .LVU121
 452 0034 144A     		ldr	r2, .L45
 453 0036 82FB0432 		smull	r3, r2, r2, r4
 454 003a E317     		asrs	r3, r4, #31
 455 003c C3EBA203 		rsb	r3, r3, r2, asr #2
 456 0040 1A46     		mov	r2, r3
 457 0042 03EB8303 		add	r3, r3, r3, lsl #2
 458 0046 A4EB4303 		sub	r3, r4, r3, lsl #1
 459              		.loc 1 221 16 view .LVU122
 460 004a DBB2     		uxtb	r3, r3
 461              		.loc 1 221 10 view .LVU123
 462 004c 3033     		adds	r3, r3, #48
 463              	.LVL50:
 222:../../Middlewares/Third_Party/LwIP/src/core/def.c ****     tmp--;
 464              		.loc 1 222 5 is_stmt 1 view .LVU124
 223:../../Middlewares/Third_Party/LwIP/src/core/def.c ****     *tmp = val;
 465              		.loc 1 223 5 view .LVU125
 466              		.loc 1 223 10 is_stmt 0 view .LVU126
 467 004e 01F8013D 		strb	r3, [r1, #-1]!
 468              	.LVL51:
 224:../../Middlewares/Third_Party/LwIP/src/core/def.c ****     n = n / 10;
 469              		.loc 1 224 5 is_stmt 1 view .LVU127
 470              		.loc 1 224 7 is_stmt 0 view .LVU128
 471 0052 1446     		mov	r4, r2
 472              	.LVL52:
ARM GAS  /tmp/cc7nmlpW.s 			page 14


 473              	.L34:
 474              		.loc 1 224 7 view .LVU129
 475              	.LBE8:
 220:../../Middlewares/Third_Party/LwIP/src/core/def.c ****     char val = (char)('0' + (n % 10));
 476              		.loc 1 220 19 is_stmt 1 view .LVU130
 220:../../Middlewares/Third_Party/LwIP/src/core/def.c ****     char val = (char)('0' + (n % 10));
 477              		.loc 1 220 27 is_stmt 0 view .LVU131
 478 0054 8842     		cmp	r0, r1
 479 0056 2CBF     		ite	cs
 480 0058 0023     		movcs	r3, #0
 481 005a 0123     		movcc	r3, #1
 220:../../Middlewares/Third_Party/LwIP/src/core/def.c ****     char val = (char)('0' + (n % 10));
 482              		.loc 1 220 19 view .LVU132
 483 005c 0CB1     		cbz	r4, .L40
 220:../../Middlewares/Third_Party/LwIP/src/core/def.c ****     char val = (char)('0' + (n % 10));
 484              		.loc 1 220 19 view .LVU133
 485 005e 002B     		cmp	r3, #0
 486 0060 E8D1     		bne	.L35
 487              	.L40:
 225:../../Middlewares/Third_Party/LwIP/src/core/def.c ****   }
 226:../../Middlewares/Third_Party/LwIP/src/core/def.c ****   if (n) {
 488              		.loc 1 226 3 is_stmt 1 view .LVU134
 489              		.loc 1 226 6 is_stmt 0 view .LVU135
 490 0062 34B9     		cbnz	r4, .L44
 227:../../Middlewares/Third_Party/LwIP/src/core/def.c ****     /* buffer is too small */
 228:../../Middlewares/Third_Party/LwIP/src/core/def.c ****     *result = 0;
 229:../../Middlewares/Third_Party/LwIP/src/core/def.c ****     return;
 230:../../Middlewares/Third_Party/LwIP/src/core/def.c ****   }
 231:../../Middlewares/Third_Party/LwIP/src/core/def.c ****   if (*tmp == 0) {
 491              		.loc 1 231 3 is_stmt 1 view .LVU136
 492              		.loc 1 231 7 is_stmt 0 view .LVU137
 493 0064 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
 494              		.loc 1 231 6 view .LVU138
 495 0066 43B9     		cbnz	r3, .L38
 232:../../Middlewares/Third_Party/LwIP/src/core/def.c ****     /* Nothing added? */
 233:../../Middlewares/Third_Party/LwIP/src/core/def.c ****     *res++ = '0';
 496              		.loc 1 233 5 is_stmt 1 view .LVU139
 497              	.LVL53:
 498              		.loc 1 233 12 is_stmt 0 view .LVU140
 499 0068 3023     		movs	r3, #48
 500 006a 0370     		strb	r3, [r0]
 234:../../Middlewares/Third_Party/LwIP/src/core/def.c ****     *res++ = 0;
 501              		.loc 1 234 5 is_stmt 1 view .LVU141
 502              	.LVL54:
 503              		.loc 1 234 12 is_stmt 0 view .LVU142
 504 006c 0023     		movs	r3, #0
 505 006e 4370     		strb	r3, [r0, #1]
 235:../../Middlewares/Third_Party/LwIP/src/core/def.c ****     return;
 506              		.loc 1 235 5 is_stmt 1 view .LVU143
 507 0070 02E0     		b	.L29
 508              	.LVL55:
 509              	.L44:
 228:../../Middlewares/Third_Party/LwIP/src/core/def.c ****     return;
 510              		.loc 1 228 5 view .LVU144
 228:../../Middlewares/Third_Party/LwIP/src/core/def.c ****     return;
 511              		.loc 1 228 13 is_stmt 0 view .LVU145
 512 0072 0023     		movs	r3, #0
ARM GAS  /tmp/cc7nmlpW.s 			page 15


 513 0074 8CF80030 		strb	r3, [ip]
 229:../../Middlewares/Third_Party/LwIP/src/core/def.c ****   }
 514              		.loc 1 229 5 is_stmt 1 view .LVU146
 515              	.LVL56:
 516              	.L29:
 236:../../Middlewares/Third_Party/LwIP/src/core/def.c ****   }
 237:../../Middlewares/Third_Party/LwIP/src/core/def.c ****   /* move from temporary buffer to output buffer (sign is not moved) */
 238:../../Middlewares/Third_Party/LwIP/src/core/def.c ****   memmove(res, tmp, (size_t)((result + bufsize) - tmp));
 239:../../Middlewares/Third_Party/LwIP/src/core/def.c **** }
 517              		.loc 1 239 1 is_stmt 0 view .LVU147
 518 0078 10BD     		pop	{r4, pc}
 519              	.LVL57:
 520              	.L38:
 238:../../Middlewares/Third_Party/LwIP/src/core/def.c **** }
 521              		.loc 1 238 3 is_stmt 1 view .LVU148
 238:../../Middlewares/Third_Party/LwIP/src/core/def.c **** }
 522              		.loc 1 238 38 is_stmt 0 view .LVU149
 523 007a 0CEB0E02 		add	r2, ip, lr
 238:../../Middlewares/Third_Party/LwIP/src/core/def.c **** }
 524              		.loc 1 238 3 view .LVU150
 525 007e 521A     		subs	r2, r2, r1
 526 0080 FFF7FEFF 		bl	memmove
 527              	.LVL58:
 238:../../Middlewares/Third_Party/LwIP/src/core/def.c **** }
 528              		.loc 1 238 3 view .LVU151
 529 0084 F8E7     		b	.L29
 530              	.L46:
 531 0086 00BF     		.align	2
 532              	.L45:
 533 0088 67666666 		.word	1717986919
 534              		.cfi_endproc
 535              	.LFE175:
 537              		.text
 538              	.Letext0:
 539              		.file 2 "/usr/arm-none-eabi/include/machine/_default_types.h"
 540              		.file 3 "/usr/arm-none-eabi/include/sys/_stdint.h"
 541              		.file 4 "/usr/lib/gcc/arm-none-eabi/14.1.0/include/stddef.h"
 542              		.file 5 "../../Middlewares/Third_Party/LwIP/src/include/lwip/arch.h"
 543              		.file 6 "/usr/arm-none-eabi/include/string.h"
ARM GAS  /tmp/cc7nmlpW.s 			page 16


DEFINED SYMBOLS
                            *ABS*:00000000 def.c
     /tmp/cc7nmlpW.s:20     .text.lwip_htons:00000000 $t
     /tmp/cc7nmlpW.s:26     .text.lwip_htons:00000000 lwip_htons
     /tmp/cc7nmlpW.s:46     .text.lwip_htonl:00000000 $t
     /tmp/cc7nmlpW.s:52     .text.lwip_htonl:00000000 lwip_htonl
     /tmp/cc7nmlpW.s:77     .text.lwip_strnstr:00000000 $t
     /tmp/cc7nmlpW.s:83     .text.lwip_strnstr:00000000 lwip_strnstr
     /tmp/cc7nmlpW.s:180    .text.lwip_stricmp:00000000 $t
     /tmp/cc7nmlpW.s:186    .text.lwip_stricmp:00000000 lwip_stricmp
     /tmp/cc7nmlpW.s:271    .text.lwip_strnicmp:00000000 $t
     /tmp/cc7nmlpW.s:277    .text.lwip_strnicmp:00000000 lwip_strnicmp
     /tmp/cc7nmlpW.s:375    .text.lwip_itoa:00000000 $t
     /tmp/cc7nmlpW.s:381    .text.lwip_itoa:00000000 lwip_itoa
     /tmp/cc7nmlpW.s:533    .text.lwip_itoa:00000088 $d

UNDEFINED SYMBOLS
strlen
strncmp
memmove
