{"vcs1":{"timestamp_begin":1736996134.852493629, "rt":0.37, "ut":0.23, "st":0.13}}
{"vcselab":{"timestamp_begin":1736996135.311826862, "rt":0.38, "ut":0.28, "st":0.09}}
{"link":{"timestamp_begin":1736996135.751813168, "rt":0.17, "ut":0.13, "st":0.04}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1736996134.349218017}
{"VCS_COMP_START_TIME": 1736996134.349218017}
{"VCS_COMP_END_TIME": 1736996136.005012757}
{"VCS_USER_OPTIONS": "-full64 -licqueue -timescale=1ns/1ns +vcs+flush+all +warn=all -sverilog design.sv testbench.sv"}
{"vcs1": {"peak_mem": 349396}}
{"vcselab": {"peak_mem": 233776}}
