===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 16.0540 seconds

  ----User Time----  ----Wall Time----  ----Name----
    4.0236 ( 19.8%)    4.0236 ( 25.1%)  FIR Parser
    9.1751 ( 45.1%)    6.2554 ( 39.0%)  'firrtl.circuit' Pipeline
    1.8349 (  9.0%)    0.9190 (  5.7%)    'firrtl.module' Pipeline
    1.6269 (  8.0%)    0.8135 (  5.1%)      CSE
    0.0010 (  0.0%)    0.0006 (  0.0%)        (A) DominanceInfo
    0.2035 (  1.0%)    0.1037 (  0.6%)      LowerCHIRRTL
    0.1234 (  0.6%)    0.1234 (  0.8%)    InferWidths
    0.6827 (  3.4%)    0.6827 (  4.3%)    InferResets
    0.0409 (  0.2%)    0.0409 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0806 (  0.4%)    0.0806 (  0.5%)    PrefixModules
    0.0399 (  0.2%)    0.0399 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.5760 (  2.8%)    0.5760 (  3.6%)    LowerFIRRTLTypes
    2.6807 ( 13.2%)    1.3437 (  8.4%)    'firrtl.module' Pipeline
    1.0179 (  5.0%)    0.5389 (  3.4%)      ExpandWhens
    1.6583 (  8.2%)    0.8559 (  5.3%)      Canonicalizer
    0.4301 (  2.1%)    0.4301 (  2.7%)    Inliner
    1.4303 (  7.0%)    1.4303 (  8.9%)    IMConstProp
    0.0401 (  0.2%)    0.0401 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0003 (  0.0%)    0.0003 (  0.0%)    BlackBoxReader
    1.3236 (  6.5%)    0.6637 (  4.1%)    'firrtl.module' Pipeline
    1.3212 (  6.5%)    0.6626 (  4.1%)      Canonicalizer
    0.9697 (  4.8%)    0.9697 (  6.0%)  LowerFIRRTLToHW
    0.2103 (  1.0%)    0.2103 (  1.3%)  HWMemSimImpl
    2.3337 ( 11.5%)    1.1672 (  7.3%)  'hw.module' Pipeline
    0.0553 (  0.3%)    0.0291 (  0.2%)    HWCleanup
    0.7556 (  3.7%)    0.3780 (  2.4%)    CSE
    0.0014 (  0.0%)    0.0007 (  0.0%)      (A) DominanceInfo
    1.5027 (  7.4%)    0.7529 (  4.7%)    Canonicalizer
    0.0104 (  0.1%)    0.0054 (  0.0%)    HWLegalizeModules
    0.3656 (  1.8%)    0.3656 (  2.3%)  HWLegalizeNames
    0.4073 (  2.0%)    0.2038 (  1.3%)  'hw.module' Pipeline
    0.4039 (  2.0%)    0.2022 (  1.3%)    PrettifyVerilog
    2.8494 ( 14.0%)    2.8494 ( 17.7%)  ExportVerilog emission
    0.0045 (  0.0%)    0.0045 (  0.0%)  Rest
   20.3436 (100.0%)   16.0540 (100.0%)  Total

{
  totalTime: 16.097,
  maxMemory: 913272832
}
