--------------------------------------------------------------------------------
Release 14.3 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.3/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml cpu.twx cpu.ncd -o cpu.twr cpu.pcf -ucf cpu.ucf

Design file:              cpu.ncd
Physical constraint file: cpu.pcf
Device,package,speed:     xa6slx9,ftg256,I,-3 (PRODUCTION 1.23 2012-10-12)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4385 paths analyzed, 496 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  14.842ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_9/XLXI_19/A (SLICE_X16Y8.DX), 53 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.579ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_9/XLXI_15/Q_5 (LATCH)
  Destination:          XLXI_9/XLXI_19/A (RAM)
  Requirement:          10.000ns
  Data Path Delay:      6.488ns (Levels of Logic = 3)
  Clock Path Skew:      -0.898ns (0.796 - 1.694)
  Source Clock:         ram_a_w falling at 10.000ns
  Destination Clock:    clkw rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_9/XLXI_15/Q_5 to XLXI_9/XLXI_19/A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y12.DQ       Tcklo                 0.442   XLXI_9/a_o_DUMMY<5>
                                                       XLXI_9/XLXI_15/Q_5
    SLICE_X16Y8.A6       net (fanout=32)       1.400   XLXI_9/a_o_DUMMY<5>
    SLICE_X16Y8.BMUX     Topab                 0.370   ram_o<3>
                                                       XLXI_9/XLXI_19/A
                                                       XLXI_9/XLXI_19/F7.A
                                                       XLXI_9/XLXI_19/F8
    SLICE_X12Y6.D5       net (fanout=1)        0.841   ram_o<3>
    SLICE_X12Y6.CMUX     Topdc                 0.368   XLXI_130/enc_o<0>
                                                       XLXI_130/XLXI_1/XLXI_17/Mmux_S3_D15_Mux_0_o_6
                                                       XLXI_130/XLXI_1/XLXI_17/Mmux_S3_D15_Mux_0_o_4_f7
    SLICE_X7Y6.D3        net (fanout=1)        1.090   XLXI_130/XLXI_1/XLXI_17/Mmux_S3_D15_Mux_0_o_4_f7
    SLICE_X7Y6.D         Tilo                  0.259   monitor_3_OBUF
                                                       XLXI_130/XLXI_1/XLXI_17/Mmux_O11
    SLICE_X16Y8.DX       net (fanout=19)       1.133   XLXI_130/XLXI_1/o3
    SLICE_X16Y8.CLK      Tds                   0.585   ram_o<3>
                                                       XLXI_9/XLXI_19/A
    -------------------------------------------------  ---------------------------
    Total                                      6.488ns (2.024ns logic, 4.464ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.588ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_9/XLXI_15/Q_5 (LATCH)
  Destination:          XLXI_9/XLXI_19/A (RAM)
  Requirement:          10.000ns
  Data Path Delay:      6.479ns (Levels of Logic = 3)
  Clock Path Skew:      -0.898ns (0.796 - 1.694)
  Source Clock:         ram_a_w falling at 10.000ns
  Destination Clock:    clkw rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_9/XLXI_15/Q_5 to XLXI_9/XLXI_19/A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y12.DQ       Tcklo                 0.442   XLXI_9/a_o_DUMMY<5>
                                                       XLXI_9/XLXI_15/Q_5
    SLICE_X16Y8.B6       net (fanout=32)       1.400   XLXI_9/a_o_DUMMY<5>
    SLICE_X16Y8.BMUX     Topbb                 0.361   ram_o<3>
                                                       XLXI_9/XLXI_19/B
                                                       XLXI_9/XLXI_19/F7.A
                                                       XLXI_9/XLXI_19/F8
    SLICE_X12Y6.D5       net (fanout=1)        0.841   ram_o<3>
    SLICE_X12Y6.CMUX     Topdc                 0.368   XLXI_130/enc_o<0>
                                                       XLXI_130/XLXI_1/XLXI_17/Mmux_S3_D15_Mux_0_o_6
                                                       XLXI_130/XLXI_1/XLXI_17/Mmux_S3_D15_Mux_0_o_4_f7
    SLICE_X7Y6.D3        net (fanout=1)        1.090   XLXI_130/XLXI_1/XLXI_17/Mmux_S3_D15_Mux_0_o_4_f7
    SLICE_X7Y6.D         Tilo                  0.259   monitor_3_OBUF
                                                       XLXI_130/XLXI_1/XLXI_17/Mmux_O11
    SLICE_X16Y8.DX       net (fanout=19)       1.133   XLXI_130/XLXI_1/o3
    SLICE_X16Y8.CLK      Tds                   0.585   ram_o<3>
                                                       XLXI_9/XLXI_19/A
    -------------------------------------------------  ---------------------------
    Total                                      6.479ns (2.015ns logic, 4.464ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.688ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_9/XLXI_15/Q_7 (LATCH)
  Destination:          XLXI_9/XLXI_19/A (RAM)
  Requirement:          10.000ns
  Data Path Delay:      6.379ns (Levels of Logic = 3)
  Clock Path Skew:      -0.898ns (0.796 - 1.694)
  Source Clock:         ram_a_w falling at 10.000ns
  Destination Clock:    clkw rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_9/XLXI_15/Q_7 to XLXI_9/XLXI_19/A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y12.CQ       Tcklo                 0.442   XLXI_9/a_o_DUMMY<5>
                                                       XLXI_9/XLXI_15/Q_7
    SLICE_X16Y8.BX       net (fanout=8)        1.504   XLXI_9/a_o_DUMMY<7>
    SLICE_X16Y8.BMUX     Tbxb                  0.157   ram_o<3>
                                                       XLXI_9/XLXI_19/F8
    SLICE_X12Y6.D5       net (fanout=1)        0.841   ram_o<3>
    SLICE_X12Y6.CMUX     Topdc                 0.368   XLXI_130/enc_o<0>
                                                       XLXI_130/XLXI_1/XLXI_17/Mmux_S3_D15_Mux_0_o_6
                                                       XLXI_130/XLXI_1/XLXI_17/Mmux_S3_D15_Mux_0_o_4_f7
    SLICE_X7Y6.D3        net (fanout=1)        1.090   XLXI_130/XLXI_1/XLXI_17/Mmux_S3_D15_Mux_0_o_4_f7
    SLICE_X7Y6.D         Tilo                  0.259   monitor_3_OBUF
                                                       XLXI_130/XLXI_1/XLXI_17/Mmux_O11
    SLICE_X16Y8.DX       net (fanout=19)       1.133   XLXI_130/XLXI_1/o3
    SLICE_X16Y8.CLK      Tds                   0.585   ram_o<3>
                                                       XLXI_9/XLXI_19/A
    -------------------------------------------------  ---------------------------
    Total                                      6.379ns (1.811ns logic, 4.568ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_9/XLXI_19/B (SLICE_X16Y8.DX), 53 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.856ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_9/XLXI_15/Q_5 (LATCH)
  Destination:          XLXI_9/XLXI_19/B (RAM)
  Requirement:          10.000ns
  Data Path Delay:      6.211ns (Levels of Logic = 3)
  Clock Path Skew:      -0.898ns (0.796 - 1.694)
  Source Clock:         ram_a_w falling at 10.000ns
  Destination Clock:    clkw rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_9/XLXI_15/Q_5 to XLXI_9/XLXI_19/B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y12.DQ       Tcklo                 0.442   XLXI_9/a_o_DUMMY<5>
                                                       XLXI_9/XLXI_15/Q_5
    SLICE_X16Y8.A6       net (fanout=32)       1.400   XLXI_9/a_o_DUMMY<5>
    SLICE_X16Y8.BMUX     Topab                 0.370   ram_o<3>
                                                       XLXI_9/XLXI_19/A
                                                       XLXI_9/XLXI_19/F7.A
                                                       XLXI_9/XLXI_19/F8
    SLICE_X12Y6.D5       net (fanout=1)        0.841   ram_o<3>
    SLICE_X12Y6.CMUX     Topdc                 0.368   XLXI_130/enc_o<0>
                                                       XLXI_130/XLXI_1/XLXI_17/Mmux_S3_D15_Mux_0_o_6
                                                       XLXI_130/XLXI_1/XLXI_17/Mmux_S3_D15_Mux_0_o_4_f7
    SLICE_X7Y6.D3        net (fanout=1)        1.090   XLXI_130/XLXI_1/XLXI_17/Mmux_S3_D15_Mux_0_o_4_f7
    SLICE_X7Y6.D         Tilo                  0.259   monitor_3_OBUF
                                                       XLXI_130/XLXI_1/XLXI_17/Mmux_O11
    SLICE_X16Y8.DX       net (fanout=19)       1.133   XLXI_130/XLXI_1/o3
    SLICE_X16Y8.CLK      Tds                   0.308   ram_o<3>
                                                       XLXI_9/XLXI_19/B
    -------------------------------------------------  ---------------------------
    Total                                      6.211ns (1.747ns logic, 4.464ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.865ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_9/XLXI_15/Q_5 (LATCH)
  Destination:          XLXI_9/XLXI_19/B (RAM)
  Requirement:          10.000ns
  Data Path Delay:      6.202ns (Levels of Logic = 3)
  Clock Path Skew:      -0.898ns (0.796 - 1.694)
  Source Clock:         ram_a_w falling at 10.000ns
  Destination Clock:    clkw rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_9/XLXI_15/Q_5 to XLXI_9/XLXI_19/B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y12.DQ       Tcklo                 0.442   XLXI_9/a_o_DUMMY<5>
                                                       XLXI_9/XLXI_15/Q_5
    SLICE_X16Y8.B6       net (fanout=32)       1.400   XLXI_9/a_o_DUMMY<5>
    SLICE_X16Y8.BMUX     Topbb                 0.361   ram_o<3>
                                                       XLXI_9/XLXI_19/B
                                                       XLXI_9/XLXI_19/F7.A
                                                       XLXI_9/XLXI_19/F8
    SLICE_X12Y6.D5       net (fanout=1)        0.841   ram_o<3>
    SLICE_X12Y6.CMUX     Topdc                 0.368   XLXI_130/enc_o<0>
                                                       XLXI_130/XLXI_1/XLXI_17/Mmux_S3_D15_Mux_0_o_6
                                                       XLXI_130/XLXI_1/XLXI_17/Mmux_S3_D15_Mux_0_o_4_f7
    SLICE_X7Y6.D3        net (fanout=1)        1.090   XLXI_130/XLXI_1/XLXI_17/Mmux_S3_D15_Mux_0_o_4_f7
    SLICE_X7Y6.D         Tilo                  0.259   monitor_3_OBUF
                                                       XLXI_130/XLXI_1/XLXI_17/Mmux_O11
    SLICE_X16Y8.DX       net (fanout=19)       1.133   XLXI_130/XLXI_1/o3
    SLICE_X16Y8.CLK      Tds                   0.308   ram_o<3>
                                                       XLXI_9/XLXI_19/B
    -------------------------------------------------  ---------------------------
    Total                                      6.202ns (1.738ns logic, 4.464ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.965ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_9/XLXI_15/Q_7 (LATCH)
  Destination:          XLXI_9/XLXI_19/B (RAM)
  Requirement:          10.000ns
  Data Path Delay:      6.102ns (Levels of Logic = 3)
  Clock Path Skew:      -0.898ns (0.796 - 1.694)
  Source Clock:         ram_a_w falling at 10.000ns
  Destination Clock:    clkw rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_9/XLXI_15/Q_7 to XLXI_9/XLXI_19/B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y12.CQ       Tcklo                 0.442   XLXI_9/a_o_DUMMY<5>
                                                       XLXI_9/XLXI_15/Q_7
    SLICE_X16Y8.BX       net (fanout=8)        1.504   XLXI_9/a_o_DUMMY<7>
    SLICE_X16Y8.BMUX     Tbxb                  0.157   ram_o<3>
                                                       XLXI_9/XLXI_19/F8
    SLICE_X12Y6.D5       net (fanout=1)        0.841   ram_o<3>
    SLICE_X12Y6.CMUX     Topdc                 0.368   XLXI_130/enc_o<0>
                                                       XLXI_130/XLXI_1/XLXI_17/Mmux_S3_D15_Mux_0_o_6
                                                       XLXI_130/XLXI_1/XLXI_17/Mmux_S3_D15_Mux_0_o_4_f7
    SLICE_X7Y6.D3        net (fanout=1)        1.090   XLXI_130/XLXI_1/XLXI_17/Mmux_S3_D15_Mux_0_o_4_f7
    SLICE_X7Y6.D         Tilo                  0.259   monitor_3_OBUF
                                                       XLXI_130/XLXI_1/XLXI_17/Mmux_O11
    SLICE_X16Y8.DX       net (fanout=19)       1.133   XLXI_130/XLXI_1/o3
    SLICE_X16Y8.CLK      Tds                   0.308   ram_o<3>
                                                       XLXI_9/XLXI_19/B
    -------------------------------------------------  ---------------------------
    Total                                      6.102ns (1.534ns logic, 4.568ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_9/XLXI_19/C (SLICE_X16Y8.DX), 53 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.893ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_9/XLXI_15/Q_5 (LATCH)
  Destination:          XLXI_9/XLXI_19/C (RAM)
  Requirement:          10.000ns
  Data Path Delay:      6.174ns (Levels of Logic = 3)
  Clock Path Skew:      -0.898ns (0.796 - 1.694)
  Source Clock:         ram_a_w falling at 10.000ns
  Destination Clock:    clkw rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_9/XLXI_15/Q_5 to XLXI_9/XLXI_19/C
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y12.DQ       Tcklo                 0.442   XLXI_9/a_o_DUMMY<5>
                                                       XLXI_9/XLXI_15/Q_5
    SLICE_X16Y8.A6       net (fanout=32)       1.400   XLXI_9/a_o_DUMMY<5>
    SLICE_X16Y8.BMUX     Topab                 0.370   ram_o<3>
                                                       XLXI_9/XLXI_19/A
                                                       XLXI_9/XLXI_19/F7.A
                                                       XLXI_9/XLXI_19/F8
    SLICE_X12Y6.D5       net (fanout=1)        0.841   ram_o<3>
    SLICE_X12Y6.CMUX     Topdc                 0.368   XLXI_130/enc_o<0>
                                                       XLXI_130/XLXI_1/XLXI_17/Mmux_S3_D15_Mux_0_o_6
                                                       XLXI_130/XLXI_1/XLXI_17/Mmux_S3_D15_Mux_0_o_4_f7
    SLICE_X7Y6.D3        net (fanout=1)        1.090   XLXI_130/XLXI_1/XLXI_17/Mmux_S3_D15_Mux_0_o_4_f7
    SLICE_X7Y6.D         Tilo                  0.259   monitor_3_OBUF
                                                       XLXI_130/XLXI_1/XLXI_17/Mmux_O11
    SLICE_X16Y8.DX       net (fanout=19)       1.133   XLXI_130/XLXI_1/o3
    SLICE_X16Y8.CLK      Tds                   0.271   ram_o<3>
                                                       XLXI_9/XLXI_19/C
    -------------------------------------------------  ---------------------------
    Total                                      6.174ns (1.710ns logic, 4.464ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.902ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_9/XLXI_15/Q_5 (LATCH)
  Destination:          XLXI_9/XLXI_19/C (RAM)
  Requirement:          10.000ns
  Data Path Delay:      6.165ns (Levels of Logic = 3)
  Clock Path Skew:      -0.898ns (0.796 - 1.694)
  Source Clock:         ram_a_w falling at 10.000ns
  Destination Clock:    clkw rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_9/XLXI_15/Q_5 to XLXI_9/XLXI_19/C
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y12.DQ       Tcklo                 0.442   XLXI_9/a_o_DUMMY<5>
                                                       XLXI_9/XLXI_15/Q_5
    SLICE_X16Y8.B6       net (fanout=32)       1.400   XLXI_9/a_o_DUMMY<5>
    SLICE_X16Y8.BMUX     Topbb                 0.361   ram_o<3>
                                                       XLXI_9/XLXI_19/B
                                                       XLXI_9/XLXI_19/F7.A
                                                       XLXI_9/XLXI_19/F8
    SLICE_X12Y6.D5       net (fanout=1)        0.841   ram_o<3>
    SLICE_X12Y6.CMUX     Topdc                 0.368   XLXI_130/enc_o<0>
                                                       XLXI_130/XLXI_1/XLXI_17/Mmux_S3_D15_Mux_0_o_6
                                                       XLXI_130/XLXI_1/XLXI_17/Mmux_S3_D15_Mux_0_o_4_f7
    SLICE_X7Y6.D3        net (fanout=1)        1.090   XLXI_130/XLXI_1/XLXI_17/Mmux_S3_D15_Mux_0_o_4_f7
    SLICE_X7Y6.D         Tilo                  0.259   monitor_3_OBUF
                                                       XLXI_130/XLXI_1/XLXI_17/Mmux_O11
    SLICE_X16Y8.DX       net (fanout=19)       1.133   XLXI_130/XLXI_1/o3
    SLICE_X16Y8.CLK      Tds                   0.271   ram_o<3>
                                                       XLXI_9/XLXI_19/C
    -------------------------------------------------  ---------------------------
    Total                                      6.165ns (1.701ns logic, 4.464ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.002ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_9/XLXI_15/Q_7 (LATCH)
  Destination:          XLXI_9/XLXI_19/C (RAM)
  Requirement:          10.000ns
  Data Path Delay:      6.065ns (Levels of Logic = 3)
  Clock Path Skew:      -0.898ns (0.796 - 1.694)
  Source Clock:         ram_a_w falling at 10.000ns
  Destination Clock:    clkw rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_9/XLXI_15/Q_7 to XLXI_9/XLXI_19/C
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y12.CQ       Tcklo                 0.442   XLXI_9/a_o_DUMMY<5>
                                                       XLXI_9/XLXI_15/Q_7
    SLICE_X16Y8.BX       net (fanout=8)        1.504   XLXI_9/a_o_DUMMY<7>
    SLICE_X16Y8.BMUX     Tbxb                  0.157   ram_o<3>
                                                       XLXI_9/XLXI_19/F8
    SLICE_X12Y6.D5       net (fanout=1)        0.841   ram_o<3>
    SLICE_X12Y6.CMUX     Topdc                 0.368   XLXI_130/enc_o<0>
                                                       XLXI_130/XLXI_1/XLXI_17/Mmux_S3_D15_Mux_0_o_6
                                                       XLXI_130/XLXI_1/XLXI_17/Mmux_S3_D15_Mux_0_o_4_f7
    SLICE_X7Y6.D3        net (fanout=1)        1.090   XLXI_130/XLXI_1/XLXI_17/Mmux_S3_D15_Mux_0_o_4_f7
    SLICE_X7Y6.D         Tilo                  0.259   monitor_3_OBUF
                                                       XLXI_130/XLXI_1/XLXI_17/Mmux_O11
    SLICE_X16Y8.DX       net (fanout=19)       1.133   XLXI_130/XLXI_1/o3
    SLICE_X16Y8.CLK      Tds                   0.271   ram_o<3>
                                                       XLXI_9/XLXI_19/C
    -------------------------------------------------  ---------------------------
    Total                                      6.065ns (1.497ns logic, 4.568ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_173/XLXI_1/XLXI_1/COUNT_15 (SLICE_X14Y31.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.463ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_173/XLXI_1/XLXI_1/COUNT_15 (FF)
  Destination:          XLXI_173/XLXI_1/XLXI_1/COUNT_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.463ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_IBUF_BUFG rising at 20.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_173/XLXI_1/XLXI_1/COUNT_15 to XLXI_173/XLXI_1/XLXI_1/COUNT_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y31.DQ      Tcko                  0.200   XLXI_173/XLXI_1/cnt_1<15>
                                                       XLXI_173/XLXI_1/XLXI_1/COUNT_15
    SLICE_X14Y31.D6      net (fanout=3)        0.026   XLXI_173/XLXI_1/cnt_1<15>
    SLICE_X14Y31.CLK     Tah         (-Th)    -0.237   XLXI_173/XLXI_1/cnt_1<15>
                                                       XLXI_173/XLXI_1/cnt_1<15>_rt
                                                       XLXI_173/XLXI_1/XLXI_1/Mcount_COUNT_xor<15>
                                                       XLXI_173/XLXI_1/XLXI_1/COUNT_15
    -------------------------------------------------  ---------------------------
    Total                                      0.463ns (0.437ns logic, 0.026ns route)
                                                       (94.4% logic, 5.6% route)

--------------------------------------------------------------------------------

Paths for end point clck_gen/XLXI_4/q_tmp (SLICE_X12Y9.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.499ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clck_gen/XLXI_4/q_tmp (FF)
  Destination:          clck_gen/XLXI_4/q_tmp (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.499ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         XLXI_173/XLXN_92 falling at 30.000ns
  Destination Clock:    XLXI_173/XLXN_92 falling at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clck_gen/XLXI_4/q_tmp to clck_gen/XLXI_4/q_tmp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y9.CQ       Tcko                  0.234   clkc
                                                       clck_gen/XLXI_4/q_tmp
    SLICE_X12Y9.C5       net (fanout=4)        0.068   clkc
    SLICE_X12Y9.CLK      Tah         (-Th)    -0.197   clkc
                                                       clck_gen/XLXI_4/Mmux_q_tmp_q_tmp_MUX_34_o11
                                                       clck_gen/XLXI_4/q_tmp
    -------------------------------------------------  ---------------------------
    Total                                      0.499ns (0.431ns logic, 0.068ns route)
                                                       (86.4% logic, 13.6% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_173/XLXI_1/XLXI_1/COUNT_13 (SLICE_X14Y31.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.513ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_173/XLXI_1/XLXI_1/COUNT_13 (FF)
  Destination:          XLXI_173/XLXI_1/XLXI_1/COUNT_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.513ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_IBUF_BUFG rising at 20.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_173/XLXI_1/XLXI_1/COUNT_13 to XLXI_173/XLXI_1/XLXI_1/COUNT_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y31.BQ      Tcko                  0.200   XLXI_173/XLXI_1/cnt_1<15>
                                                       XLXI_173/XLXI_1/XLXI_1/COUNT_13
    SLICE_X14Y31.B5      net (fanout=3)        0.079   XLXI_173/XLXI_1/cnt_1<13>
    SLICE_X14Y31.CLK     Tah         (-Th)    -0.234   XLXI_173/XLXI_1/cnt_1<15>
                                                       XLXI_173/XLXI_1/cnt_1<13>_rt
                                                       XLXI_173/XLXI_1/XLXI_1/Mcount_COUNT_xor<15>
                                                       XLXI_173/XLXI_1/XLXI_1/COUNT_13
    -------------------------------------------------  ---------------------------
    Total                                      0.513ns (0.434ns logic, 0.079ns route)
                                                       (84.6% logic, 15.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.270ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_IBUF_BUFG/I0
  Logical resource: clk_IBUF_BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_IBUF
--------------------------------------------------------------------------------
Slack: 18.962ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: ram_o<0>/CLK
  Logical resource: XLXI_9/XLXI_1/A/CLK
  Location pin: SLICE_X4Y8.CLK
  Clock network: clkw
--------------------------------------------------------------------------------
Slack: 18.962ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: ram_o<0>/CLK
  Logical resource: XLXI_9/XLXI_1/B/CLK
  Location pin: SLICE_X4Y8.CLK
  Clock network: clkw
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.880|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 4385 paths, 0 nets, and 498 connections

Design statistics:
   Minimum period:  14.842ns{1}   (Maximum frequency:  67.376MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Apr 16 02:53:38 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 381 MB



