$date
	Sun Feb 14 02:01:17 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module character_rom_test $end
$var wire 1 ! dot $end
$var reg 7 " character [6:0] $end
$var reg 1 # clock $end
$var reg 3 $ x [2:0] $end
$var reg 3 % y [2:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 %
b0 $
0#
b1000001 "
0!
$end
#10
1#
#20
b1 $
0#
#30
1#
#40
b10 $
0#
#50
1#
#60
1!
b11 $
0#
#70
1#
#80
0!
b100 $
0#
#90
1#
#100
b101 $
0#
#110
1#
#120
b110 $
0#
#130
1#
#140
b111 $
0#
#150
1#
#160
b1 %
b0 $
0#
#170
1#
#180
b1 $
0#
#190
1#
#200
1!
b10 $
0#
#210
1#
#220
0!
b11 $
0#
#230
1#
#240
1!
b100 $
0#
#250
1#
#260
0!
b101 $
0#
#270
1#
#280
b110 $
0#
#290
1#
#300
b111 $
0#
#310
1#
#320
b10 %
b0 $
0#
#330
1#
#340
b1 $
0#
#350
1#
#360
1!
b10 $
0#
#370
1#
#380
0!
b11 $
0#
#390
1#
#400
1!
b100 $
0#
#410
1#
#420
0!
b101 $
0#
#430
1#
#440
b110 $
0#
#450
1#
#460
b111 $
0#
#470
1#
#480
b11 %
b0 $
0#
#490
1#
#500
1!
b1 $
0#
#510
1#
#520
0!
b10 $
0#
#530
1#
#540
b11 $
0#
#550
1#
#560
b100 $
0#
#570
1#
#580
1!
b101 $
0#
#590
1#
#600
0!
b110 $
0#
#610
1#
#620
b111 $
0#
#630
1#
#640
b100 %
b0 $
0#
#650
1#
#660
1!
b1 $
0#
#670
1#
#680
b10 $
0#
#690
1#
#700
b11 $
0#
#710
1#
#720
b100 $
0#
#730
1#
#740
b101 $
0#
#750
1#
#760
0!
b110 $
0#
#770
1#
#780
b111 $
0#
#790
1#
#800
b101 %
b0 $
0#
#810
1!
1#
#820
0!
b1 $
0#
#830
1#
#840
b10 $
0#
#850
1#
#860
b11 $
0#
#870
1#
#880
b100 $
0#
#890
1#
#900
b101 $
0#
#910
1#
#920
1!
b110 $
0#
#930
1#
#940
0!
b111 $
0#
#950
1#
#960
b110 %
1!
b0 $
0#
#970
1#
#980
0!
b1 $
0#
#990
1#
#1000
b10 $
0#
#1010
1#
#1020
b11 $
0#
#1030
1#
#1040
b100 $
0#
#1050
1#
#1060
b101 $
0#
#1070
1#
#1080
1!
b110 $
0#
#1090
1#
#1100
0!
b111 $
0#
#1110
1#
#1120
b111 %
1!
b0 $
0#
#1130
0!
1#
#1140
b1 $
0#
#1150
1#
#1160
b10 $
0#
#1170
1#
#1180
b11 $
0#
#1190
1#
#1200
b100 $
0#
#1210
1#
#1220
b101 $
0#
#1230
1#
#1240
b110 $
0#
#1250
1#
#1260
b111 $
0#
#1270
1#
#1280
b0 %
b0 $
0#
#1290
