V 000042 55 3462 1580965286492 axi_sg_pkg
(_unit VHDL(axi_sg_pkg 0 110(axi_sg_pkg 0 184))
	(_version vde)
	(_time 1580965286495 2020.02.05 23:01:26)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_vdma_v6_3/hdl/axi_vdma_v6_3_rfs.vhd\))
	(_parameters tan)
	(_code a6a9f6f0a8f1fbb3f5f3b5fcf0a3f0a1a6a0f4a0a1)
	(_ent
		(_time 1580965286492)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~15 0 124(_array -3((_dto i 1 i 0)))))
		(_cnst(_int OKAY_RESP 0 0 124(_ent(_string \"00"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~152 0 125(_array -3((_dto i 1 i 0)))))
		(_cnst(_int EXOKAY_RESP 1 0 125(_ent(_string \"01"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~154 0 126(_array -3((_dto i 1 i 0)))))
		(_cnst(_int SLVERR_RESP 2 0 126(_ent(_string \"10"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~156 0 127(_array -3((_dto i 1 i 0)))))
		(_cnst(_int DECERR_RESP 3 0 127(_ent(_string \"11"\))))
		(_cnst(_int CMD_BASE_WIDTH -1 0 130(_ent((i 40)))))
		(_cnst(_int SG_BTT_WIDTH -1 0 131(_ent((i 7)))))
		(_cnst(_int SG_ADDR_LSB -1 0 132(_ent((i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~15 0 135(_array -3((_dto i 7 i 0)))))
		(_cnst(_int ZERO_THRESHOLD 4 0 135(_ent((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~158 0 136(_array -3((_dto i 7 i 0)))))
		(_cnst(_int ONE_THRESHOLD 5 0 136(_ent(_string \"00000001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1510 0 137(_array -3((_dto i 7 i 0)))))
		(_cnst(_int ZERO_DELAY 6 0 137(_ent((_others(i 2))))))
		(_cnst(_int DESC_STS_TYPE -3 0 140(_ent((i 3)))))
		(_cnst(_int DESC_DATA_TYPE -3 0 141(_ent((i 2)))))
		(_cnst(_int DATAMOVER_STS_CMDDONE_BIT -1 0 144(_ent((i 7)))))
		(_cnst(_int DATAMOVER_STS_SLVERR_BIT -1 0 145(_ent((i 6)))))
		(_cnst(_int DATAMOVER_STS_DECERR_BIT -1 0 146(_ent((i 5)))))
		(_cnst(_int DATAMOVER_STS_INTERR_BIT -1 0 147(_ent((i 4)))))
		(_cnst(_int DATAMOVER_STS_TAGMSB_BIT -1 0 148(_ent((i 3)))))
		(_cnst(_int DATAMOVER_STS_TAGLSB_BIT -1 0 149(_ent((i 0)))))
		(_cnst(_int DATAMOVER_CMD_BTTLSB_BIT -1 0 151(_ent((i 0)))))
		(_cnst(_int DATAMOVER_CMD_BTTMSB_BIT -1 0 152(_ent((i 22)))))
		(_cnst(_int DATAMOVER_CMD_TYPE_BIT -1 0 153(_ent((i 23)))))
		(_cnst(_int DATAMOVER_CMD_DSALSB_BIT -1 0 154(_ent((i 24)))))
		(_cnst(_int DATAMOVER_CMD_DSAMSB_BIT -1 0 155(_ent((i 29)))))
		(_cnst(_int DATAMOVER_CMD_EOF_BIT -1 0 156(_ent((i 30)))))
		(_cnst(_int DATAMOVER_CMD_DRR_BIT -1 0 157(_ent((i 31)))))
		(_cnst(_int DATAMOVER_CMD_ADDRLSB_BIT -1 0 158(_ent((i 32)))))
		(_cnst(_int DATAMOVER_CMD_ADDRMSB_BOFST -1 0 161(_ent((i 31)))))
		(_cnst(_int DATAMOVER_CMD_TAGLSB_BOFST -1 0 162(_ent((i 32)))))
		(_cnst(_int DATAMOVER_CMD_TAGMSB_BOFST -1 0 163(_ent((i 35)))))
		(_cnst(_int DATAMOVER_CMD_RSVLSB_BOFST -1 0 164(_ent((i 36)))))
		(_cnst(_int DATAMOVER_CMD_RSVMSB_BOFST -1 0 165(_ent((i 39)))))
		(_cnst(_int DESC_STS_INTERR_BIT -1 0 168(_ent((i 28)))))
		(_cnst(_int DESC_STS_SLVERR_BIT -1 0 169(_ent((i 29)))))
		(_cnst(_int DESC_STS_DECERR_BIT -1 0 170(_ent((i 30)))))
		(_cnst(_int DESC_STS_CMPLTD_BIT -1 0 171(_ent((i 31)))))
		(_cnst(_int DESC_IOC_TAG_BIT -1 0 176(_ent((i 32)))))
		(_subprogram
			(_int bo2int 0 0 188(_ent(_func -1)))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . axi_sg_pkg 1 -1)
)
V 000055 55 14164         1580965286791 implementation
(_unit VHDL(axi_sg_ftch_sm 0 332(implementation 0 439))
	(_version vde)
	(_time 1580965286792 2020.02.05 23:01:26)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_vdma_v6_3/hdl/axi_vdma_v6_3_rfs.vhd\))
	(_parameters tan)
	(_code cfc09c9b919892da99cbcb9cd896c8c9c9c8cbc9ccc9c7)
	(_ent
		(_time 1580965286788)
	)
	(_generate GEN_CH1_FETCH 0 677(_if 50)
		(_generate GEN_CH1_FETCH_PAUSE 0 733(_if 51)
			(_object
				(_prcs
					(REG_PAUSE_FETCH(_arch 6 0 735(_prcs(_trgt(52))(_sens(0)(1)(5))(_dssslsensitivity 1)(_read(49)(55)))))
				)
			)
		)
		(_generate GEN_CH1_NO_FETCH_PAUSE 0 750(_if 52)
			(_object
				(_prcs
					(line__804(_arch 7 0 804(_assignment(_alias((ch1_pause_fetch)(ch1_ftch_pause)))(_simpleassign BUF)(_trgt(52))(_sens(10)))))
				)
			)
		)
		(_generate GEN_CH1_STALE_CHECK 0 874(_if 53)
			(_object
				(_prcs
					(CH1_STALE_DESC(_arch 14 0 879(_prcs(_trgt(60))(_sens(0)(1))(_dssslsensitivity 1)(_read(55)(42)))))
				)
			)
		)
		(_generate GEN_CH1_NO_STALE_CHECK 0 894(_if 54)
			(_object
				(_prcs
					(line__896(_arch 15 0 896(_assignment(_alias((ch1_stale_descriptor)(_string \"0"\)))(_trgt(60)))))
				)
			)
		)
		(_object
			(_prcs
				(CH1_ACTIVE_PROCESS(_arch 4 0 685(_prcs(_trgt(55))(_sens(0)(48)(1))(_dssslsensitivity 1)(_read(47)))))
				(CH1_IDLE_PROCESS(_arch 5 0 700(_prcs(_simple)(_trgt(13))(_sens(0))(_read(50)(62)(1)(6)(9)(38)))))
				(line__812(_arch 8 0 812(_assignment(_trgt(56))(_sens(52)(60)(2)(3)(4)(6)(8)))))
				(INT_ERROR_PROCESS(_arch 9 0 826(_prcs(_trgt(62))(_sens(0)(1))(_dssslsensitivity 1)(_read(55)(60)(37)(38)(39)))))
				(line__840(_arch 10 0 840(_assignment(_alias((ch1_ftch_interr_set)(ch1_ftch_interr_set_i)))(_simpleassign BUF)(_trgt(14))(_sens(62)))))
				(SLV_ERROR_PROCESS(_arch 11 0 843(_prcs(_trgt(15))(_sens(0)(1))(_dssslsensitivity 1)(_read(55)(40)))))
				(DEC_ERROR_PROCESS(_arch 12 0 855(_prcs(_trgt(16))(_sens(0)(1))(_dssslsensitivity 1)(_read(55)(41)))))
				(line__870(_arch 13 0 870(_assignment(_trgt(17))(_sens(55)(43)))))
				(line__902(_arch 16 0 902(_assignment(_alias((ch1_ftch_stale_desc)(ch1_stale_descriptor)))(_simpleassign BUF)(_trgt(18))(_sens(60)))))
			)
		)
	)
	(_generate GEN_NO_CH1_FETCH 0 909(_if 55)
		(_object
			(_prcs
				(line__911(_arch 17 0 911(_assignment(_alias((service_ch1)(_string \"0"\)))(_trgt(56)))))
				(line__912(_arch 18 0 912(_assignment(_alias((ch1_active_i)(_string \"0"\)))(_trgt(55)))))
				(line__913(_arch 19 0 913(_assignment(_alias((ch1_ftch_idle)(_string \"0"\)))(_trgt(13)))))
				(line__914(_arch 20 0 914(_assignment(_alias((ch1_ftch_interr_set)(_string \"0"\)))(_trgt(14)))))
				(line__915(_arch 21 0 915(_assignment(_alias((ch1_ftch_slverr_set)(_string \"0"\)))(_trgt(15)))))
				(line__916(_arch 22 0 916(_assignment(_alias((ch1_ftch_decerr_set)(_string \"0"\)))(_trgt(16)))))
				(line__917(_arch 23 0 917(_assignment(_alias((ch1_ftch_err_early)(_string \"0"\)))(_trgt(17)))))
				(line__918(_arch 24 0 918(_assignment(_alias((ch1_ftch_stale_desc)(_string \"0"\)))(_trgt(18)))))
			)
		)
	)
	(_generate GEN_CH2_FETCH 0 925(_if 56)
		(_generate GEN_CH2_FETCH_PAUSE 0 980(_if 57)
			(_object
				(_prcs
					(REG_PAUSE_FETCH(_arch 27 0 982(_prcs(_trgt(53))(_sens(0)(1)(21))(_dssslsensitivity 1)(_read(49)(57)))))
				)
			)
		)
		(_generate GEN_CH2_NO_FETCH_PAUSE 0 997(_if 58)
			(_object
				(_prcs
					(line__1050(_arch 28 0 1050(_assignment(_alias((ch2_pause_fetch)(ch2_ftch_pause)))(_simpleassign BUF)(_trgt(53))(_sens(26)))))
				)
			)
		)
		(_generate GEN_CH2_STALE_CHECK 0 1115(_if 59)
			(_object
				(_prcs
					(CH2_STALE_DESC(_arch 35 0 1120(_prcs(_trgt(61))(_sens(0)(1))(_dssslsensitivity 1)(_read(57)(42)))))
				)
			)
		)
		(_generate GEN_CH2_NO_STALE_CHECK 0 1135(_if 60)
			(_object
				(_prcs
					(line__1137(_arch 36 0 1137(_assignment(_alias((ch2_stale_descriptor)(_string \"0"\)))(_trgt(61)))))
				)
			)
		)
		(_object
			(_prcs
				(CH2_ACTIVE_PROCESS(_arch 25 0 932(_prcs(_trgt(57))(_sens(0)(47)(1))(_dssslsensitivity 1)(_read(48)))))
				(CH2_IDLE_PROCESS(_arch 26 0 947(_prcs(_simple)(_trgt(29))(_sens(0))(_read(51)(63)(1)(22)(25)(38)))))
				(line__1056(_arch 29 0 1056(_assignment(_trgt(58))(_sens(53)(61)(2)(19)(20)(22)(24)))))
				(INT_ERROR_PROCESS(_arch 30 0 1068(_prcs(_trgt(63))(_sens(0)(1))(_dssslsensitivity 1)(_read(57)(61)(37)(38)(39)))))
				(line__1082(_arch 31 0 1082(_assignment(_alias((ch2_ftch_interr_set)(ch2_ftch_interr_set_i)))(_simpleassign BUF)(_trgt(30))(_sens(63)))))
				(SLV_ERROR_PROCESS(_arch 32 0 1084(_prcs(_trgt(31))(_sens(0)(1))(_dssslsensitivity 1)(_read(57)(40)))))
				(DEC_ERROR_PROCESS(_arch 33 0 1096(_prcs(_trgt(32))(_sens(0)(1))(_dssslsensitivity 1)(_read(57)(41)))))
				(line__1110(_arch 34 0 1110(_assignment(_trgt(33))(_sens(57)(43)))))
				(line__1142(_arch 37 0 1142(_assignment(_alias((ch2_ftch_stale_desc)(ch2_stale_descriptor)))(_simpleassign BUF)(_trgt(34))(_sens(61)))))
			)
		)
	)
	(_generate GEN_NO_CH2_FETCH 0 1149(_if 61)
		(_object
			(_prcs
				(line__1151(_arch 38 0 1151(_assignment(_alias((service_ch2)(_string \"0"\)))(_trgt(58)))))
				(line__1152(_arch 39 0 1152(_assignment(_alias((ch2_active_i)(_string \"0"\)))(_trgt(57)))))
				(line__1153(_arch 40 0 1153(_assignment(_alias((ch2_ftch_idle)(_string \"0"\)))(_trgt(29)))))
				(line__1154(_arch 41 0 1154(_assignment(_alias((ch2_ftch_interr_set)(_string \"0"\)))(_trgt(30)))))
				(line__1155(_arch 42 0 1155(_assignment(_alias((ch2_ftch_slverr_set)(_string \"0"\)))(_trgt(31)))))
				(line__1156(_arch 43 0 1156(_assignment(_alias((ch2_ftch_decerr_set)(_string \"0"\)))(_trgt(32)))))
				(line__1157(_arch 44 0 1157(_assignment(_alias((ch2_ftch_err_early)(_string \"0"\)))(_trgt(33)))))
				(line__1158(_arch 45 0 1158(_assignment(_alias((ch2_ftch_stale_desc)(_string \"0"\)))(_trgt(34)))))
			)
		)
	)
	(_object
		(_type(_int ~INTEGER~range~32~to~64~12 0 334(_scalar (_to i 32 i 64))))
		(_gen(_int C_M_AXI_SG_ADDR_WIDTH 0 0 334 \32\ (_ent gms((i 32)))))
		(_type(_int ~INTEGER~range~0~to~1~12 0 337(_scalar (_to i 0 i 1))))
		(_gen(_int C_INCLUDE_CH1 1 0 337 \1\ (_ent gms((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~121 0 342(_scalar (_to i 0 i 1))))
		(_gen(_int C_INCLUDE_CH2 2 0 342 \1\ (_ent gms((i 1)))))
		(_type(_int ~INTEGER~range~4~to~16~12 0 347(_scalar (_to i 4 i 16))))
		(_gen(_int C_SG_CH1_WORDS_TO_FETCH 3 0 347 \8\ (_ent((i 8)))))
		(_type(_int ~INTEGER~range~4~to~16~122 0 350(_scalar (_to i 4 i 16))))
		(_gen(_int C_SG_CH2_WORDS_TO_FETCH 4 0 350 \8\ (_ent((i 8)))))
		(_type(_int ~INTEGER~range~0~to~8~12 0 353(_scalar (_to i 0 i 8))))
		(_gen(_int C_SG_FTCH_DESC2QUEUE 5 0 353 \0\ (_ent gms((i 0)))))
		(_type(_int ~INTEGER~range~0~to~1~123 0 358(_scalar (_to i 0 i 1))))
		(_gen(_int C_SG_CH1_ENBL_STALE_ERROR 6 0 358 \1\ (_ent gms((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~124 0 363(_scalar (_to i 0 i 1))))
		(_gen(_int C_SG_CH2_ENBL_STALE_ERROR 7 0 363 \1\ (_ent gms((i 1)))))
		(_port(_int m_axi_sg_aclk -1 0 373(_ent(_in)(_event))))
		(_port(_int m_axi_sg_aresetn -1 0 374(_ent(_in))))
		(_port(_int updt_error -1 0 376(_ent(_in))))
		(_port(_int ch1_run_stop -1 0 379(_ent(_in))))
		(_port(_int ch1_desc_flush -1 0 380(_ent(_in))))
		(_port(_int ch1_updt_done -1 0 381(_ent(_in))))
		(_port(_int ch1_sg_idle -1 0 382(_ent(_in))))
		(_port(_int ch1_tailpntr_enabled -1 0 383(_ent(_in))))
		(_port(_int ch1_ftch_queue_full -1 0 384(_ent(_in))))
		(_port(_int ch1_ftch_queue_empty -1 0 385(_ent(_in))))
		(_port(_int ch1_ftch_pause -1 0 386(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_SG_ADDR_WIDTH-1~downto~0}~12 0 387(_array -1((_dto c 62 i 0)))))
		(_port(_int ch1_fetch_address 8 0 387(_ent(_in))))
		(_port(_int ch1_ftch_active -1 0 389(_ent(_out))))
		(_port(_int ch1_ftch_idle -1 0 390(_ent(_out))))
		(_port(_int ch1_ftch_interr_set -1 0 391(_ent(_out))))
		(_port(_int ch1_ftch_slverr_set -1 0 392(_ent(_out))))
		(_port(_int ch1_ftch_decerr_set -1 0 393(_ent(_out))))
		(_port(_int ch1_ftch_err_early -1 0 394(_ent(_out))))
		(_port(_int ch1_ftch_stale_desc -1 0 395(_ent(_out))))
		(_port(_int ch2_run_stop -1 0 398(_ent(_in))))
		(_port(_int ch2_desc_flush -1 0 399(_ent(_in))))
		(_port(_int ch2_updt_done -1 0 400(_ent(_in))))
		(_port(_int ch2_sg_idle -1 0 401(_ent(_in))))
		(_port(_int ch2_tailpntr_enabled -1 0 402(_ent(_in))))
		(_port(_int ch2_ftch_queue_full -1 0 403(_ent(_in))))
		(_port(_int ch2_ftch_queue_empty -1 0 404(_ent(_in))))
		(_port(_int ch2_ftch_pause -1 0 405(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_SG_ADDR_WIDTH-1~downto~0}~126 0 406(_array -1((_dto c 63 i 0)))))
		(_port(_int ch2_fetch_address 9 0 406(_ent(_in))))
		(_port(_int ch2_ftch_active -1 0 408(_ent(_out))))
		(_port(_int ch2_ftch_idle -1 0 409(_ent(_out))))
		(_port(_int ch2_ftch_interr_set -1 0 410(_ent(_out))))
		(_port(_int ch2_ftch_slverr_set -1 0 411(_ent(_out))))
		(_port(_int ch2_ftch_decerr_set -1 0 412(_ent(_out))))
		(_port(_int ch2_ftch_err_early -1 0 413(_ent(_out))))
		(_port(_int ch2_ftch_stale_desc -1 0 414(_ent(_out))))
		(_port(_int ftch_cmnd_wr -1 0 417(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_M_AXI_SG_ADDR_WIDTH+CMD_BASE_WIDTH}-1~downto~0}~12 0 418(_array -1((_dto c 64 i 0)))))
		(_port(_int ftch_cmnd_data 10 0 418(_ent(_out))))
		(_port(_int ftch_done -1 0 421(_ent(_in))))
		(_port(_int ftch_error -1 0 422(_ent(_in))))
		(_port(_int ftch_interr -1 0 423(_ent(_in))))
		(_port(_int ftch_slverr -1 0 424(_ent(_in))))
		(_port(_int ftch_decerr -1 0 425(_ent(_in))))
		(_port(_int ftch_stale_desc -1 0 426(_ent(_in))))
		(_port(_int ftch_error_early -1 0 427(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_SG_ADDR_WIDTH-1~downto~0}~128 0 428(_array -1((_dto c 65 i 0)))))
		(_port(_int ftch_error_addr 11 0 428(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 453(_array -1((_dto i 3 i 0)))))
		(_cnst(_int FETCH_CMD_TAG 12 0 453(_arch((_others(i 2))))))
		(_cnst(_int FETCH_CMD_TYPE -1 0 455(_arch((i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 457(_array -1((_dto i 7 i 0)))))
		(_cnst(_int FETCH_MSB_IGNORED 13 0 457(_arch((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 459(_array -1((_dto i 15 i 0)))))
		(_cnst(_int FETCH_LSB_IGNORED 14 0 459(_arch((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{SG_BTT_WIDTH-1~downto~0}~13 0 461(_array -1((_dto i 6 i 0)))))
		(_cnst(_int FETCH_CH1_CMD_BTT 15 0 461(_arch gms(_code 66))))
		(_type(_int ~STD_LOGIC_VECTOR{SG_BTT_WIDTH-1~downto~0}~132 0 465(_array -1((_dto i 6 i 0)))))
		(_cnst(_int FETCH_CH2_CMD_BTT 16 0 465(_arch gms(_code 67))))
		(_type(_int ~STD_LOGIC_VECTOR{DATAMOVER_CMD_RSVMSB_BOFST+C_M_AXI_SG_ADDR_WIDTH~downto~DATAMOVER_CMD_RSVLSB_BOFST+C_M_AXI_SG_ADDR_WIDTH}~13 0 469(_array -1((_range 68)))))
		(_cnst(_int FETCH_CMD_RSVD 17 0 469(_arch((_others(i 2))))))
		(_type(_int SG_FTCH_STATE_TYPE 0 487(_enum1 idle fetch_descriptor fetch_status fetch_error (_to i 0 i 3))))
		(_sig(_int ftch_cs 18 0 494(_arch(_uni))))
		(_sig(_int ftch_ns 18 0 495(_arch(_uni))))
		(_sig(_int ch1_active_set -1 0 499(_arch(_uni((i 2))))))
		(_sig(_int ch2_active_set -1 0 500(_arch(_uni((i 2))))))
		(_sig(_int write_cmnd_cmb -1 0 501(_arch(_uni((i 2))))))
		(_sig(_int ch1_ftch_sm_idle -1 0 502(_arch(_uni((i 2))))))
		(_sig(_int ch2_ftch_sm_idle -1 0 503(_arch(_uni((i 2))))))
		(_sig(_int ch1_pause_fetch -1 0 504(_arch(_uni((i 2))))))
		(_sig(_int ch2_pause_fetch -1 0 505(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_SG_ADDR_WIDTH-1~downto~0}~13 0 509(_array -1((_dto c 69 i 0)))))
		(_sig(_int fetch_cmd_addr 19 0 509(_arch(_uni((_others(i 2)))))))
		(_sig(_int ch1_active_i -1 0 511(_arch(_uni((i 2))))))
		(_sig(_int service_ch1 -1 0 512(_arch(_uni((i 2))))))
		(_sig(_int ch2_active_i -1 0 514(_arch(_uni((i 2))))))
		(_sig(_int service_ch2 -1 0 515(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{SG_BTT_WIDTH-1~downto~0}~134 0 517(_array -1((_dto i 6 i 0)))))
		(_sig(_int fetch_cmd_btt 20 0 517(_arch(_uni((_others(i 2)))))))
		(_sig(_int ch1_stale_descriptor -1 0 519(_arch(_uni((i 2))))))
		(_sig(_int ch2_stale_descriptor -1 0 520(_arch(_uni((i 2))))))
		(_sig(_int ch1_ftch_interr_set_i -1 0 522(_arch(_uni((i 2))))))
		(_sig(_int ch2_ftch_interr_set_i -1 0 523(_arch(_uni((i 2))))))
		(_prcs
			(line__537(_arch 0 0 537(_assignment(_alias((ch1_ftch_active)(ch1_active_i)))(_simpleassign BUF)(_trgt(12))(_sens(55)))))
			(line__538(_arch 1 0 538(_assignment(_alias((ch2_ftch_active)(ch2_active_i)))(_simpleassign BUF)(_trgt(28))(_sens(57)))))
			(SG_FTCH_MACHINE(_arch 2 0 544(_prcs(_simple)(_trgt(46)(47)(48)(49)(50)(51))(_sens(45)(55)(56)(57)(58)(37)(38)))))
			(REGISTER_STATE(_arch 3 0 662(_prcs(_trgt(45))(_sens(0)(46)(1))(_dssslsensitivity 1))))
			(line__1165(_arch 46 0 1165(_assignment(_trgt(54))(_sens(55)(11)(27)))))
			(line__1169(_arch 47 0 1169(_assignment(_trgt(59))(_sens(55)))))
			(GEN_DATAMOVER_CMND(_arch 48 0 1174(_prcs(_trgt(35)(36))(_sens(0)(49)(54)(59)(1))(_dssslsensitivity 1))))
			(LOG_ERROR_ADDR(_arch 49 0 1201(_prcs(_trgt(44))(_sens(0)(54)(1))(_dssslsensitivity 1)(_read(49)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_var(_ext axi_vdma_v6_3_8.axi_sg_pkg.CMD_BASE_WIDTH(2 CMD_BASE_WIDTH)))
		(_var(_ext axi_vdma_v6_3_8.axi_sg_pkg.SG_BTT_WIDTH(2 SG_BTT_WIDTH)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_var(_ext axi_vdma_v6_3_8.axi_sg_pkg.DATAMOVER_CMD_RSVMSB_BOFST(2 DATAMOVER_CMD_RSVMSB_BOFST)))
		(_var(_ext axi_vdma_v6_3_8.axi_sg_pkg.DATAMOVER_CMD_RSVLSB_BOFST(2 DATAMOVER_CMD_RSVLSB_BOFST)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(.(axi_sg_pkg))(ieee(NUMERIC_STD))(ieee(std_logic_misc))(unisim(VCOMPONENTS))(lib_pkg_v1_0_2(lib_pkg)))
	(_model . implementation 70 -1)
)
V 000055 55 5372          1580965286802 implementation
(_unit VHDL(axi_sg_ftch_pntr 0 1340(implementation 0 1419))
	(_version vde)
	(_time 1580965286803 2020.02.05 23:01:26)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_vdma_v6_3/hdl/axi_vdma_v6_3_rfs.vhd\))
	(_parameters tan)
	(_code dfd08c8c818882ca89d9df8dc886d8d9d9d8dbd9dcd9d7)
	(_ent
		(_time 1580965286800)
	)
	(_generate GEN_PNTR_FOR_CH1 0 1458(_if 16)
		(_object
			(_prcs
				(GEN_RUNSTOP_RE(_arch 0 0 1462(_prcs(_trgt(21))(_sens(0)(1)(3))(_dssslsensitivity 1))))
				(line__1473(_arch 1 0 1473(_assignment(_trgt(22))(_sens(21)(3)))))
				(GEN_INIT_PNTR(_arch 2 0 1480(_prcs(_trgt(23))(_sens(0)(1)(9))(_dssslsensitivity 1)(_read(22)))))
				(REG_FETCH_ADDRESS(_arch 3 0 1495(_prcs(_trgt(24))(_sens(0)(23)(1)(2)(5)(9))(_dssslsensitivity 1))))
				(line__1511(_arch 4 0 1511(_assignment(_trgt(10))(_sens(24)))))
				(COMPARE_ADDRESS(_arch 5 0 1519(_prcs(_trgt(11))(_sens(0)(24)(1)(3)(4)(6)(7)(8)(9))(_dssslsensitivity 1))))
			)
		)
	)
	(_generate GEN_NO_PNTR_FOR_CH1 0 1546(_if 17)
		(_object
			(_prcs
				(line__1548(_arch 6 0 1548(_assignment(_trgt(10)))))
				(line__1549(_arch 7 0 1549(_assignment(_alias((ch1_sg_idle)(_string \"0"\)))(_trgt(11)))))
			)
		)
	)
	(_generate GEN_PNTR_FOR_CH2 0 1553(_if 18)
		(_object
			(_prcs
				(GEN_RUNSTOP_RE(_arch 8 0 1559(_prcs(_trgt(25))(_sens(0)(1)(12))(_dssslsensitivity 1))))
				(line__1570(_arch 9 0 1570(_assignment(_trgt(26))(_sens(25)(12)))))
				(GEN_INIT_PNTR(_arch 10 0 1576(_prcs(_trgt(27))(_sens(0)(1)(18))(_dssslsensitivity 1)(_read(26)))))
				(REG_FETCH_ADDRESS(_arch 11 0 1591(_prcs(_trgt(28))(_sens(0)(27)(1)(2)(14)(18))(_dssslsensitivity 1))))
				(line__1607(_arch 12 0 1607(_assignment(_trgt(19))(_sens(28)))))
				(COMPARE_ADDRESS(_arch 13 0 1615(_prcs(_trgt(20))(_sens(0)(28)(1)(12)(13)(15)(16)(17)(18))(_dssslsensitivity 1))))
			)
		)
	)
	(_generate GEN_NO_PNTR_FOR_CH2 0 1642(_if 19)
		(_object
			(_prcs
				(line__1644(_arch 14 0 1644(_assignment(_trgt(19)))))
				(line__1645(_arch 15 0 1645(_assignment(_alias((ch2_sg_idle)(_string \"0"\)))(_trgt(20)))))
			)
		)
	)
	(_object
		(_type(_int ~INTEGER~range~32~to~64~12 0 1342(_scalar (_to i 32 i 64))))
		(_gen(_int C_M_AXI_SG_ADDR_WIDTH 0 0 1342 \32\ (_ent gms((i 32)))))
		(_type(_int ~INTEGER~range~0~to~1~12 0 1345(_scalar (_to i 0 i 1))))
		(_gen(_int C_INCLUDE_CH1 1 0 1345 \1\ (_ent gms((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~121 0 1350(_scalar (_to i 0 i 1))))
		(_gen(_int C_INCLUDE_CH2 2 0 1350 \1\ (_ent gms((i 1)))))
		(_port(_int m_axi_sg_aclk -1 0 1359(_ent(_in)(_event))))
		(_port(_int m_axi_sg_aresetn -1 0 1360(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_SG_ADDR_WIDTH-1~downto~0}~12 0 1362(_array -1((_dto c 20 i 0)))))
		(_port(_int nxtdesc 3 0 1362(_ent(_in))))
		(_port(_int ch1_run_stop -1 0 1368(_ent(_in))))
		(_port(_int ch1_desc_flush -1 0 1369(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_SG_ADDR_WIDTH-1~downto~0}~123 0 1372(_array -1((_dto c 21 i 0)))))
		(_port(_int ch1_curdesc 4 0 1372(_ent(_in))))
		(_port(_int ch1_tailpntr_enabled -1 0 1376(_ent(_in))))
		(_port(_int ch1_taildesc_wren -1 0 1377(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_SG_ADDR_WIDTH-1~downto~0}~125 0 1378(_array -1((_dto c 22 i 0)))))
		(_port(_int ch1_taildesc 5 0 1378(_ent(_in))))
		(_port(_int ch1_nxtdesc_wren -1 0 1382(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_SG_ADDR_WIDTH-1~downto~0}~127 0 1385(_array -1((_dto c 23 i 0)))))
		(_port(_int ch1_fetch_address 6 0 1385(_ent(_out))))
		(_port(_int ch1_sg_idle -1 0 1387(_ent(_out))))
		(_port(_int ch2_run_stop -1 0 1392(_ent(_in))))
		(_port(_int ch2_desc_flush -1 0 1393(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_SG_ADDR_WIDTH-1~downto~0}~129 0 1396(_array -1((_dto c 24 i 0)))))
		(_port(_int ch2_curdesc 7 0 1396(_ent(_in))))
		(_port(_int ch2_tailpntr_enabled -1 0 1400(_ent(_in))))
		(_port(_int ch2_taildesc_wren -1 0 1401(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_SG_ADDR_WIDTH-1~downto~0}~1211 0 1402(_array -1((_dto c 25 i 0)))))
		(_port(_int ch2_taildesc 8 0 1402(_ent(_in))))
		(_port(_int ch2_nxtdesc_wren -1 0 1406(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_SG_ADDR_WIDTH-1~downto~0}~1213 0 1409(_array -1((_dto c 26 i 0)))))
		(_port(_int ch2_fetch_address 9 0 1409(_ent(_out))))
		(_port(_int ch2_sg_idle -1 0 1411(_ent(_out))))
		(_sig(_int ch1_run_stop_d1 -1 0 1438(_arch(_uni((i 2))))))
		(_sig(_int ch1_run_stop_re -1 0 1439(_arch(_uni((i 2))))))
		(_sig(_int ch1_use_crntdesc -1 0 1440(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_SG_ADDR_WIDTH-1~downto~0}~13 0 1441(_array -1((_dto c 27 i 0)))))
		(_sig(_int ch1_fetch_address_i 10 0 1441(_arch(_uni((_others(i 2)))))))
		(_sig(_int ch2_run_stop_d1 -1 0 1445(_arch(_uni((i 2))))))
		(_sig(_int ch2_run_stop_re -1 0 1446(_arch(_uni((i 2))))))
		(_sig(_int ch2_use_crntdesc -1 0 1447(_arch(_uni((i 2))))))
		(_sig(_int ch2_fetch_address_i 10 0 1448(_arch(_uni((_others(i 2)))))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_misc))(unisim(VCOMPONENTS))(.(axi_sg_pkg)))
	(_model . implementation 28 -1)
)
V 000055 55 4783          1580965286811 implementation
(_unit VHDL(axi_sg_ftch_cmdsts_if 0 1768(implementation 0 1818))
	(_version vde)
	(_time 1580965286812 2020.02.05 23:01:26)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_vdma_v6_3/hdl/axi_vdma_v6_3_rfs.vhd\))
	(_parameters tan)
	(_code dfd08c8c818882caddd0cc8589da89d9d9d8dbd9dc)
	(_ent
		(_time 1580965286809)
	)
	(_object
		(_type(_int ~INTEGER~range~32~to~64~12 0 1770(_scalar (_to i 32 i 64))))
		(_gen(_int C_M_AXI_SG_ADDR_WIDTH 0 0 1770 \32\ (_ent gms((i 32)))))
		(_port(_int m_axi_sg_aclk -1 0 1778(_ent(_in)(_event))))
		(_port(_int m_axi_sg_aresetn -1 0 1779(_ent(_in))))
		(_port(_int ftch_cmnd_wr -1 0 1782(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_M_AXI_SG_ADDR_WIDTH+CMD_BASE_WIDTH}-1~downto~0}~12 0 1783(_array -1((_dto c 10 i 0)))))
		(_port(_int ftch_cmnd_data 1 0 1783(_ent(_in))))
		(_port(_int s_axis_ftch_cmd_tvalid -1 0 1787(_ent(_out))))
		(_port(_int s_axis_ftch_cmd_tready -1 0 1788(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_M_AXI_SG_ADDR_WIDTH+CMD_BASE_WIDTH}-1~downto~0}~122 0 1789(_array -1((_dto c 11 i 0)))))
		(_port(_int s_axis_ftch_cmd_tdata 2 0 1789(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 1793(_array -1((_dto i 1 i 0)))))
		(_port(_int m_axi_sg_rresp 3 0 1793(_ent(_in))))
		(_port(_int m_axi_sg_rvalid -1 0 1794(_ent(_in))))
		(_port(_int m_axis_ftch_sts_tvalid -1 0 1797(_ent(_in))))
		(_port(_int m_axis_ftch_sts_tready -1 0 1798(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 1799(_array -1((_dto i 7 i 0)))))
		(_port(_int m_axis_ftch_sts_tdata 4 0 1799(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~downto~0}~12 0 1800(_array -1((_dto i 0 i 0)))))
		(_port(_int m_axis_ftch_sts_tkeep 5 0 1800(_ent(_in))))
		(_port(_int mm2s_err -1 0 1803(_ent(_in))))
		(_port(_int ftch_done -1 0 1804(_ent(_out))))
		(_port(_int ftch_error -1 0 1805(_ent(_out))))
		(_port(_int ftch_interr -1 0 1806(_ent(_out))))
		(_port(_int ftch_slverr -1 0 1807(_ent(_out))))
		(_port(_int ftch_decerr -1 0 1808(_ent(_out))))
		(_port(_int ftch_error_early -1 0 1809(_ent(_out))))
		(_sig(_int ftch_slverr_i -1 0 1837(_arch(_uni((i 2))))))
		(_sig(_int ftch_decerr_i -1 0 1838(_arch(_uni((i 2))))))
		(_sig(_int ftch_interr_i -1 0 1839(_arch(_uni((i 2))))))
		(_sig(_int mm2s_error -1 0 1840(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 1842(_array -1((_dto i 1 i 0)))))
		(_sig(_int sg_rresp 6 0 1842(_arch(_uni((_others(i 2)))))))
		(_sig(_int sg_rvalid -1 0 1843(_arch(_uni((i 2))))))
		(_prcs
			(line__1850(_arch 0 0 1850(_assignment(_alias((ftch_slverr)(ftch_slverr_i)))(_simpleassign BUF)(_trgt(17))(_sens(20)))))
			(line__1851(_arch 1 0 1851(_assignment(_alias((ftch_decerr)(ftch_decerr_i)))(_simpleassign BUF)(_trgt(18))(_sens(21)))))
			(line__1852(_arch 2 0 1852(_assignment(_alias((ftch_interr)(ftch_interr_i)))(_simpleassign BUF)(_trgt(16))(_sens(22)))))
			(GEN_DATAMOVER_CMND(_arch 3 0 1863(_prcs(_trgt(4)(6))(_sens(0)(1)(2)(3)(5))(_dssslsensitivity 1))))
			(REG_STS_READY(_arch 4 0 1886(_prcs(_trgt(10))(_sens(0)(1))(_dssslsensitivity 1))))
			(DATAMOVER_STS(_arch 5 0 1900(_prcs(_trgt(20)(21)(22)(14))(_sens(0)(1)(9)(11(4))(11(5))(11(6))(11(7)))(_dssslsensitivity 1))))
			(REG_MM_RD_SIGNALS(_arch 6 0 1931(_prcs(_trgt(24)(25))(_sens(0)(1)(7)(8))(_dssslsensitivity 1))))
			(REG_ERLY_FTCH_ERROR(_arch 7 0 1945(_prcs(_trgt(19))(_sens(0)(1))(_dssslsensitivity 1)(_read(24)(25)))))
			(line__1961(_arch 8 0 1961(_assignment(_trgt(23))(_sens(20)(21)(22)))))
			(FETCH_ERROR_PROCESS(_arch 9 0 1964(_prcs(_trgt(15))(_sens(0)(1))(_dssslsensitivity 1)(_read(23)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_var(_ext axi_vdma_v6_3_8.axi_sg_pkg.CMD_BASE_WIDTH(2 CMD_BASE_WIDTH)))
		(_var(_ext axi_vdma_v6_3_8.axi_sg_pkg.DATAMOVER_STS_CMDDONE_BIT(2 DATAMOVER_STS_CMDDONE_BIT)))
		(_var(_ext axi_vdma_v6_3_8.axi_sg_pkg.DATAMOVER_STS_SLVERR_BIT(2 DATAMOVER_STS_SLVERR_BIT)))
		(_var(_ext axi_vdma_v6_3_8.axi_sg_pkg.DATAMOVER_STS_DECERR_BIT(2 DATAMOVER_STS_DECERR_BIT)))
		(_var(_ext axi_vdma_v6_3_8.axi_sg_pkg.DATAMOVER_STS_INTERR_BIT(2 DATAMOVER_STS_INTERR_BIT)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_sg_pkg.~STD_LOGIC_VECTOR{1~downto~0}~154(2 ~STD_LOGIC_VECTOR{1~downto~0}~154)))
		(_var(_ext axi_vdma_v6_3_8.axi_sg_pkg.SLVERR_RESP(2 SLVERR_RESP)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_sg_pkg.~STD_LOGIC_VECTOR{1~downto~0}~156(2 ~STD_LOGIC_VECTOR{1~downto~0}~156)))
		(_var(_ext axi_vdma_v6_3_8.axi_sg_pkg.DECERR_RESP(2 DECERR_RESP)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(.(axi_sg_pkg))(ieee(NUMERIC_STD))(ieee(std_logic_misc))(unisim(VCOMPONENTS)))
	(_static
		(514)
	)
	(_model . implementation 12 -1)
)
V 000055 55 11581         1580965286821 implementation
(_unit VHDL(axi_sg_ftch_mngr 0 2101(implementation 0 2227))
	(_version vde)
	(_time 1580965286822 2020.02.05 23:01:26)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_vdma_v6_3/hdl/axi_vdma_v6_3_rfs.vhd\))
	(_parameters tan)
	(_code efe0bcbdb1b8b2fab9e9ebe9f8b6e8e9e9e8ebe9ece9e7)
	(_ent
		(_time 1580965286818)
	)
	(_inst I_FTCH_SG 0 2279(_ent . axi_sg_ftch_sm)
		(_gen
			((C_M_AXI_SG_ADDR_WIDTH)(_code 3))
			((C_INCLUDE_CH1)(_code 4))
			((C_INCLUDE_CH2)(_code 5))
			((C_SG_CH1_WORDS_TO_FETCH)(_code 6))
			((C_SG_CH2_WORDS_TO_FETCH)(_code 7))
			((C_SG_FTCH_DESC2QUEUE)(_code 8))
			((C_SG_CH1_ENBL_STALE_ERROR)(_code 9))
			((C_SG_CH2_ENBL_STALE_ERROR)(_code 10))
		)
		(_port
			((m_axi_sg_aclk)(m_axi_sg_aclk))
			((m_axi_sg_aresetn)(m_axi_sg_aresetn))
			((updt_error)(updt_error))
			((ch1_run_stop)(ch1_run_stop))
			((ch1_desc_flush)(ch1_desc_flush))
			((ch1_updt_done)(ch1_updt_done))
			((ch1_sg_idle)(ch1_sg_idle))
			((ch1_tailpntr_enabled)(ch1_tailpntr_enabled))
			((ch1_ftch_queue_full)(ch1_ftch_queue_full))
			((ch1_ftch_queue_empty)(ch1_ftch_queue_empty))
			((ch1_ftch_pause)(ch1_ftch_pause))
			((ch1_fetch_address)(ch1_fetch_address))
			((ch1_ftch_active)(ch1_ftch_active))
			((ch1_ftch_idle)(ch1_ftch_idle))
			((ch1_ftch_interr_set)(ch1_ftch_interr_set))
			((ch1_ftch_slverr_set)(ch1_ftch_slverr_set))
			((ch1_ftch_decerr_set)(ch1_ftch_decerr_set))
			((ch1_ftch_err_early)(ch1_ftch_err_early))
			((ch1_ftch_stale_desc)(ch1_ftch_stale_desc))
			((ch2_run_stop)(ch2_run_stop))
			((ch2_desc_flush)(ch2_desc_flush))
			((ch2_updt_done)(ch2_updt_done))
			((ch2_sg_idle)(ch2_sg_idle))
			((ch2_tailpntr_enabled)(ch2_tailpntr_enabled))
			((ch2_ftch_queue_full)(ch2_ftch_queue_full))
			((ch2_ftch_queue_empty)(ch2_ftch_queue_empty))
			((ch2_ftch_pause)(ch2_ftch_pause))
			((ch2_fetch_address)(ch2_fetch_address))
			((ch2_ftch_active)(ch2_ftch_active))
			((ch2_ftch_idle)(ch2_ftch_idle))
			((ch2_ftch_interr_set)(ch2_ftch_interr_set))
			((ch2_ftch_slverr_set)(ch2_ftch_slverr_set))
			((ch2_ftch_decerr_set)(ch2_ftch_decerr_set))
			((ch2_ftch_err_early)(ch2_ftch_err_early))
			((ch2_ftch_stale_desc)(ch2_ftch_stale_desc))
			((ftch_cmnd_wr)(ftch_cmnd_wr_i))
			((ftch_cmnd_data)(ftch_cmnd_data_i))
			((ftch_done)(ftch_done))
			((ftch_error)(ftch_error_i))
			((ftch_interr)(ftch_interr))
			((ftch_slverr)(ftch_slverr))
			((ftch_decerr)(ftch_decerr))
			((ftch_stale_desc)(ftch_stale_desc))
			((ftch_error_early)(ftch_error_early))
			((ftch_error_addr)(ftch_error_addr))
		)
	)
	(_inst I_FTCH_PNTR_MNGR 0 2352(_ent . axi_sg_ftch_pntr)
		(_gen
			((C_M_AXI_SG_ADDR_WIDTH)(_code 11))
			((C_INCLUDE_CH1)(_code 12))
			((C_INCLUDE_CH2)(_code 13))
		)
		(_port
			((m_axi_sg_aclk)(m_axi_sg_aclk))
			((m_axi_sg_aresetn)(m_axi_sg_aresetn))
			((nxtdesc)(nxtdesc))
			((ch1_run_stop)(ch1_run_stop))
			((ch1_desc_flush)(ch1_desc_flush))
			((ch1_curdesc)(ch1_curdesc))
			((ch1_tailpntr_enabled)(ch1_tailpntr_enabled))
			((ch1_taildesc_wren)(ch1_taildesc_wren))
			((ch1_taildesc)(ch1_taildesc))
			((ch1_nxtdesc_wren)(ch1_nxtdesc_wren))
			((ch1_fetch_address)(ch1_fetch_address))
			((ch1_sg_idle)(ch1_sg_idle))
			((ch2_run_stop)(ch2_run_stop))
			((ch2_desc_flush)(ch2_desc_flush))
			((ch2_curdesc)(ch2_curdesc))
			((ch2_tailpntr_enabled)(ch2_tailpntr_enabled))
			((ch2_taildesc_wren)(ch2_taildesc_wren))
			((ch2_taildesc)(ch2_taildesc))
			((ch2_nxtdesc_wren)(ch2_nxtdesc_wren))
			((ch2_fetch_address)(ch2_fetch_address))
			((ch2_sg_idle)(ch2_sg_idle))
		)
	)
	(_inst I_FTCH_CMDSTS_IF 0 2414(_ent . axi_sg_ftch_cmdsts_if)
		(_gen
			((C_M_AXI_SG_ADDR_WIDTH)(_code 14))
		)
		(_port
			((m_axi_sg_aclk)(m_axi_sg_aclk))
			((m_axi_sg_aresetn)(m_axi_sg_aresetn))
			((ftch_cmnd_wr)(ftch_cmnd_wr_i))
			((ftch_cmnd_data)(ftch_cmnd_data_i))
			((s_axis_ftch_cmd_tvalid)(s_axis_ftch_cmd_tvalid))
			((s_axis_ftch_cmd_tready)(s_axis_ftch_cmd_tready))
			((s_axis_ftch_cmd_tdata)(s_axis_ftch_cmd_tdata))
			((m_axi_sg_rresp)(m_axi_sg_rresp))
			((m_axi_sg_rvalid)(m_axi_sg_rvalid))
			((m_axis_ftch_sts_tvalid)(m_axis_ftch_sts_tvalid))
			((m_axis_ftch_sts_tready)(m_axis_ftch_sts_tready))
			((m_axis_ftch_sts_tdata)(m_axis_ftch_sts_tdata))
			((m_axis_ftch_sts_tkeep)(m_axis_ftch_sts_tkeep))
			((mm2s_err)(mm2s_err))
			((ftch_done)(ftch_done))
			((ftch_error)(ftch_error_i))
			((ftch_interr)(ftch_interr))
			((ftch_slverr)(ftch_slverr))
			((ftch_decerr)(ftch_decerr))
			((ftch_error_early)(ftch_error_early))
		)
	)
	(_object
		(_type(_int ~INTEGER~range~32~to~64~12 0 2103(_scalar (_to i 32 i 64))))
		(_gen(_int C_M_AXI_SG_ADDR_WIDTH 0 0 2103 \32\ (_ent gms((i 32)))))
		(_type(_int ~INTEGER~range~0~to~1~12 0 2106(_scalar (_to i 0 i 1))))
		(_gen(_int C_INCLUDE_CH1 1 0 2106 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~121 0 2111(_scalar (_to i 0 i 1))))
		(_gen(_int C_INCLUDE_CH2 2 0 2111 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~4~to~16~12 0 2116(_scalar (_to i 4 i 16))))
		(_gen(_int C_SG_CH1_WORDS_TO_FETCH 3 0 2116 \8\ (_ent((i 8)))))
		(_type(_int ~INTEGER~range~4~to~16~122 0 2119(_scalar (_to i 4 i 16))))
		(_gen(_int C_SG_CH2_WORDS_TO_FETCH 4 0 2119 \8\ (_ent((i 8)))))
		(_type(_int ~INTEGER~range~0~to~8~12 0 2122(_scalar (_to i 0 i 8))))
		(_gen(_int C_SG_FTCH_DESC2QUEUE 5 0 2122 \0\ (_ent((i 0)))))
		(_type(_int ~INTEGER~range~0~to~1~123 0 2126(_scalar (_to i 0 i 1))))
		(_gen(_int C_SG_CH1_ENBL_STALE_ERROR 6 0 2126 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~124 0 2131(_scalar (_to i 0 i 1))))
		(_gen(_int C_SG_CH2_ENBL_STALE_ERROR 7 0 2131 \1\ (_ent((i 1)))))
		(_port(_int m_axi_sg_aclk -1 0 2143(_ent(_in))))
		(_port(_int m_axi_sg_aresetn -1 0 2144(_ent(_in))))
		(_port(_int ch1_run_stop -1 0 2147(_ent(_in))))
		(_port(_int ch1_desc_flush -1 0 2148(_ent(_in))))
		(_port(_int ch1_updt_done -1 0 2149(_ent(_in))))
		(_port(_int ch1_ftch_idle -1 0 2150(_ent(_out))))
		(_port(_int ch1_ftch_active -1 0 2151(_ent(_out))))
		(_port(_int ch1_ftch_interr_set -1 0 2152(_ent(_out))))
		(_port(_int ch1_ftch_slverr_set -1 0 2153(_ent(_out))))
		(_port(_int ch1_ftch_decerr_set -1 0 2154(_ent(_out))))
		(_port(_int ch1_ftch_err_early -1 0 2155(_ent(_out))))
		(_port(_int ch1_ftch_stale_desc -1 0 2156(_ent(_out))))
		(_port(_int ch1_tailpntr_enabled -1 0 2157(_ent(_in))))
		(_port(_int ch1_taildesc_wren -1 0 2158(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_SG_ADDR_WIDTH-1~downto~0}~12 0 2159(_array -1((_dto c 15 i 0)))))
		(_port(_int ch1_taildesc 8 0 2159(_ent(_in))))
		(_port(_int ch1_nxtdesc_wren -1 0 2161(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_SG_ADDR_WIDTH-1~downto~0}~126 0 2162(_array -1((_dto c 16 i 0)))))
		(_port(_int ch1_curdesc 9 0 2162(_ent(_in))))
		(_port(_int ch1_ftch_queue_empty -1 0 2164(_ent(_in))))
		(_port(_int ch1_ftch_queue_full -1 0 2165(_ent(_in))))
		(_port(_int ch1_ftch_pause -1 0 2166(_ent(_in))))
		(_port(_int ch2_run_stop -1 0 2169(_ent(_in))))
		(_port(_int ch2_updt_done -1 0 2170(_ent(_in))))
		(_port(_int ch2_desc_flush -1 0 2171(_ent(_in))))
		(_port(_int ch2_ftch_idle -1 0 2172(_ent(_out))))
		(_port(_int ch2_ftch_active -1 0 2173(_ent(_out))))
		(_port(_int ch2_ftch_interr_set -1 0 2174(_ent(_out))))
		(_port(_int ch2_ftch_slverr_set -1 0 2175(_ent(_out))))
		(_port(_int ch2_ftch_decerr_set -1 0 2176(_ent(_out))))
		(_port(_int ch2_ftch_err_early -1 0 2177(_ent(_out))))
		(_port(_int ch2_ftch_stale_desc -1 0 2178(_ent(_out))))
		(_port(_int ch2_tailpntr_enabled -1 0 2179(_ent(_in))))
		(_port(_int ch2_taildesc_wren -1 0 2180(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_SG_ADDR_WIDTH-1~downto~0}~128 0 2181(_array -1((_dto c 17 i 0)))))
		(_port(_int ch2_taildesc 10 0 2181(_ent(_in))))
		(_port(_int ch2_nxtdesc_wren -1 0 2183(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_SG_ADDR_WIDTH-1~downto~0}~1210 0 2184(_array -1((_dto c 18 i 0)))))
		(_port(_int ch2_curdesc 11 0 2184(_ent(_in))))
		(_port(_int ch2_ftch_queue_empty -1 0 2186(_ent(_in))))
		(_port(_int ch2_ftch_queue_full -1 0 2187(_ent(_in))))
		(_port(_int ch2_ftch_pause -1 0 2188(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_SG_ADDR_WIDTH-1~downto~0}~1212 0 2190(_array -1((_dto c 19 i 0)))))
		(_port(_int nxtdesc 12 0 2190(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 2194(_array -1((_dto i 1 i 0)))))
		(_port(_int m_axi_sg_rresp 13 0 2194(_ent(_in))))
		(_port(_int m_axi_sg_rvalid -1 0 2195(_ent(_in))))
		(_port(_int s_axis_ftch_cmd_tvalid -1 0 2198(_ent(_out))))
		(_port(_int s_axis_ftch_cmd_tready -1 0 2199(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_M_AXI_SG_ADDR_WIDTH+CMD_BASE_WIDTH}-1~downto~0}~12 0 2200(_array -1((_dto c 20 i 0)))))
		(_port(_int s_axis_ftch_cmd_tdata 14 0 2200(_ent(_out))))
		(_port(_int m_axis_ftch_sts_tvalid -1 0 2204(_ent(_in))))
		(_port(_int m_axis_ftch_sts_tready -1 0 2205(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 2206(_array -1((_dto i 7 i 0)))))
		(_port(_int m_axis_ftch_sts_tdata 15 0 2206(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~downto~0}~12 0 2207(_array -1((_dto i 0 i 0)))))
		(_port(_int m_axis_ftch_sts_tkeep 16 0 2207(_ent(_in))))
		(_port(_int mm2s_err -1 0 2208(_ent(_in))))
		(_port(_int ftch_cmnd_wr -1 0 2211(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_M_AXI_SG_ADDR_WIDTH+CMD_BASE_WIDTH}-1~downto~0}~1214 0 2212(_array -1((_dto c 21 i 0)))))
		(_port(_int ftch_cmnd_data 17 0 2212(_ent(_out))))
		(_port(_int ftch_stale_desc -1 0 2214(_ent(_in))))
		(_port(_int updt_error -1 0 2215(_ent(_in))))
		(_port(_int ftch_error -1 0 2216(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_SG_ADDR_WIDTH-1~downto~0}~1216 0 2217(_array -1((_dto c 22 i 0)))))
		(_port(_int ftch_error_addr 18 0 2217(_ent(_out))))
		(_sig(_int ftch_cmnd_wr_i -1 0 2246(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_M_AXI_SG_ADDR_WIDTH+CMD_BASE_WIDTH}-1~downto~0}~13 0 2247(_array -1((_dto c 23 i 0)))))
		(_sig(_int ftch_cmnd_data_i 19 0 2247(_arch(_uni((_others(i 2)))))))
		(_sig(_int ch1_sg_idle -1 0 2251(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_SG_ADDR_WIDTH-1~downto~0}~13 0 2252(_array -1((_dto c 24 i 0)))))
		(_sig(_int ch1_fetch_address 20 0 2252(_arch(_uni((_others(i 2)))))))
		(_sig(_int ch2_sg_idle -1 0 2256(_arch(_uni((i 2))))))
		(_sig(_int ch2_fetch_address 20 0 2257(_arch(_uni((_others(i 2)))))))
		(_sig(_int ftch_done -1 0 2261(_arch(_uni((i 2))))))
		(_sig(_int ftch_error_i -1 0 2262(_arch(_uni((i 2))))))
		(_sig(_int ftch_interr -1 0 2263(_arch(_uni((i 2))))))
		(_sig(_int ftch_slverr -1 0 2264(_arch(_uni((i 2))))))
		(_sig(_int ftch_decerr -1 0 2265(_arch(_uni((i 2))))))
		(_sig(_int ftch_error_early -1 0 2266(_arch(_uni((i 2))))))
		(_prcs
			(line__2272(_arch 0 0 2272(_assignment(_alias((ftch_cmnd_wr)(ftch_cmnd_wr_i)))(_simpleassign BUF)(_trgt(49))(_sens(55)))))
			(line__2273(_arch 1 0 2273(_assignment(_trgt(50))(_sens(56)))))
			(line__2274(_arch 2 0 2274(_assignment(_alias((ftch_error)(ftch_error_i)))(_simpleassign BUF)(_trgt(53))(_sens(62)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_var(_ext axi_vdma_v6_3_8.axi_sg_pkg.CMD_BASE_WIDTH(2 CMD_BASE_WIDTH)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(.(axi_sg_pkg))(ieee(NUMERIC_STD))(ieee(std_logic_misc))(unisim(VCOMPONENTS)))
	(_model . implementation 25 -1)
)
V 000044 55 7038          1580965286838 imp
(_unit VHDL(axi_sg_afifo_autord 0 2606(imp 0 2659))
	(_version vde)
	(_time 1580965286839 2020.02.05 23:01:26)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_vdma_v6_3/hdl/axi_vdma_v6_3_rfs.vhd\))
	(_parameters tan)
	(_code fef1adafa3a9a3eba8f8fface9a7f9f8fff8f8f8f7f8f8)
	(_ent
		(_time 1580965286832)
	)
	(_inst I_ASYNC_FIFOGEN_FIFO 0 2742(_ent lib_fifo_v1_0_14 async_fifo_fg)
		(_gen
			((C_ALLOW_2N_DEPTH)(_code 18))
			((C_FAMILY)(_code 19))
			((C_DATA_WIDTH)(_code 20))
			((C_ENABLE_RLOCS)(_code 21))
			((C_FIFO_DEPTH)(_code 22))
			((C_HAS_ALMOST_EMPTY)(_code 23))
			((C_HAS_ALMOST_FULL)(_code 24))
			((C_HAS_RD_ACK)(_code 25))
			((C_HAS_RD_COUNT)(_code 26))
			((C_HAS_RD_ERR)(_code 27))
			((C_HAS_WR_ACK)(_code 28))
			((C_HAS_WR_COUNT)(_code 29))
			((C_HAS_WR_ERR)(_code 30))
			((C_EN_SAFETY_CKT)(_code 31))
			((C_RD_ACK_LOW)(_code 32))
			((C_RD_COUNT_WIDTH)(_code 33))
			((C_RD_ERR_LOW)(_code 34))
			((C_USE_BLOCKMEM)(_code 35))
			((C_WR_ACK_LOW)(_code 36))
			((C_WR_COUNT_WIDTH)(_code 37))
			((C_WR_ERR_LOW)(_code 38))
			((C_SYNCHRONIZER_STAGE)(_code 39))
			((C_XPM_FIFO)(_code 40))
		)
		(_port
			((Din)(write_data_lil_end))
			((Wr_en)(AFIFO_Wr_en))
			((Wr_clk)(AFIFO_Wr_clk))
			((Rd_en)(fifo_read_enable))
			((Rd_clk)(AFIFO_Rd_clk))
			((Ainit)(AFIFO_Ainit))
			((Dout)(read_data_lil_end))
			((Full)(afifo_full_i))
			((Empty)(sig_afifo_empty))
			((Almost_full)(AFIFO_Almost_full))
			((Almost_empty)(sig_afifo_almost_empty))
			((Wr_count)(wr_count_lil_end))
			((Rd_count)(rd_count_lil_end))
			((Rd_ack)(sig_wrfifo_rdack))
			((Rd_err)(_open))
			((Wr_ack)(_open))
			((Wr_err)(_open))
		)
	)
	(_object
		(_gen(_int C_DWIDTH -1 0 2608 \32\ (_ent gms((i 32)))))
		(_gen(_int C_DEPTH -1 0 2611 \16\ (_ent((i 16)))))
		(_gen(_int C_CNT_WIDTH -1 0 2614 \5\ (_ent gms((i 5)))))
		(_gen(_int C_USE_BLKMEM -1 0 2617 \1\ (_ent((i 1)))))
		(_type(_int ~STRING~12 0 2622(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int C_FAMILY 0 0 2622(_ent(_string \"virtex6"\))))
		(_port(_int AFIFO_Ainit -3 0 2628(_ent(_in))))
		(_port(_int AFIFO_Wr_clk -3 0 2629(_ent(_in))))
		(_port(_int AFIFO_Wr_en -3 0 2630(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_DWIDTH-1~downto~0}~12 0 2631(_array -3((_dto c 41 i 0)))))
		(_port(_int AFIFO_Din 1 0 2631(_ent(_in))))
		(_port(_int AFIFO_Rd_clk -3 0 2632(_ent(_in)(_event))))
		(_port(_int AFIFO_Rd_en -3 0 2633(_ent(_in))))
		(_port(_int AFIFO_Clr_Rd_Data_Valid -3 0 2634(_ent(_in))))
		(_port(_int AFIFO_DValid -3 0 2638(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_DWIDTH-1~downto~0}~122 0 2639(_array -3((_dto c 42 i 0)))))
		(_port(_int AFIFO_Dout 2 0 2639(_ent(_out))))
		(_port(_int AFIFO_Full -3 0 2640(_ent(_out))))
		(_port(_int AFIFO_Empty -3 0 2641(_ent(_out))))
		(_port(_int AFIFO_Almost_full -3 0 2642(_ent(_out))))
		(_port(_int AFIFO_Almost_empty -3 0 2643(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_CNT_WIDTH-1~downto~0}~12 0 2644(_array -3((_dto c 43 i 0)))))
		(_port(_int AFIFO_Wr_count 3 0 2644(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_CNT_WIDTH-1~downto~0}~124 0 2645(_array -3((_dto c 44 i 0)))))
		(_port(_int AFIFO_Rd_count 4 0 2645(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_CNT_WIDTH~downto~0}~12 0 2646(_array -3((_dto c 45 i 0)))))
		(_port(_int AFIFO_Corr_Rd_count 5 0 2646(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_CNT_WIDTH~downto~0}~126 0 2647(_array -3((_dto c 46 i 0)))))
		(_port(_int AFIFO_Corr_Rd_count_minus1 6 0 2647(_ent(_out))))
		(_port(_int AFIFO_Rd_ack -3 0 2648(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_DWIDTH-1~downto~0}~13 0 2668(_array -3((_dto c 47 i 0)))))
		(_sig(_int write_data_lil_end 7 0 2668(_arch(_uni((_others(i 2)))))))
		(_sig(_int read_data_lil_end 7 0 2669(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_CNT_WIDTH-2~downto~0}~13 0 2673(_array -3((_dto c 48 i 0)))))
		(_sig(_int wr_count_lil_end 8 0 2673(_arch(_uni((_others(i 2)))))))
		(_sig(_int rd_count_lil_end 8 0 2674(_arch(_uni((_others(i 2)))))))
		(_sig(_int rd_count_int -4 0 2676(_arch(_uni((i 0))))))
		(_sig(_int rd_count_int_corr -4 0 2677(_arch(_uni((i 0))))))
		(_sig(_int rd_count_int_corr_minus1 -4 0 2678(_arch(_uni((i 0))))))
		(_sig(_int corrected_empty -3 0 2679(_arch(_uni((i 2))))))
		(_sig(_int corrected_almost_empty -3 0 2680(_arch(_uni((i 2))))))
		(_sig(_int sig_afifo_empty -3 0 2681(_arch(_uni((i 2))))))
		(_sig(_int sig_afifo_almost_empty -3 0 2682(_arch(_uni((i 2))))))
		(_sig(_int sig_rddata_valid -3 0 2685(_arch(_uni((i 2))))))
		(_sig(_int hold_ff_q -3 0 2686(_arch(_uni((i 2))))))
		(_sig(_int ored_ack_ff_reset -3 0 2687(_arch(_uni((i 2))))))
		(_sig(_int autoread -3 0 2688(_arch(_uni((i 2))))))
		(_sig(_int sig_wrfifo_rdack -3 0 2689(_arch(_uni((i 2))))))
		(_sig(_int fifo_read_enable -3 0 2690(_arch(_uni((i 2))))))
		(_sig(_int afifo_full_i -3 0 2692(_arch(_uni((i 2))))))
		(_prcs
			(line__2701(_arch 0 0 2701(_assignment(_trgt(18))(_sens(3)))))
			(line__2703(_arch 1 0 2703(_assignment(_alias((AFIFO_Rd_ack)(sig_wrfifo_rdack)))(_simpleassign BUF)(_trgt(17))(_sens(33)))))
			(line__2705(_arch 2 0 2705(_assignment(_trgt(8))(_sens(19)))))
			(line__2708(_arch 3 0 2708(_assignment(_alias((AFIFO_Almost_empty)(corrected_almost_empty)))(_simpleassign BUF)(_trgt(12))(_sens(26)))))
			(line__2710(_arch 4 0 2710(_assignment(_alias((AFIFO_Empty)(corrected_empty)))(_simpleassign BUF)(_trgt(10))(_sens(25)))))
			(line__2712(_arch 5 0 2712(_assignment(_alias((AFIFO_Full)(afifo_full_i)))(_simpleassign BUF)(_trgt(9))(_sens(35)))))
			(line__2715(_arch 6 0 2715(_assignment(_trgt(13))(_sens(20)(35)))))
			(line__2718(_arch 7 0 2718(_assignment(_trgt(14))(_sens(21)))))
			(line__2721(_arch 8 0 2721(_assignment(_trgt(15))(_sens(23)))))
			(line__2724(_arch 9 0 2724(_assignment(_trgt(16))(_sens(24)))))
			(line__2727(_arch 10 0 2727(_assignment(_alias((AFIFO_DValid)(sig_rddata_valid)))(_simpleassign BUF)(_trgt(7))(_sens(29)))))
			(line__2730(_arch 11 0 2730(_assignment(_trgt(34))(_sens(32)(5)))))
			(line__2807(_arch 12 0 2807(_assignment(_trgt(31))(_sens(34)(0)(6)))))
			(line__2811(_arch 13 0 2811(_assignment(_trgt(29))(_sens(30)(33)))))
			(IMP_ACK_HOLD_FLOP(_arch 14 0 2826(_prcs(_trgt(30))(_sens(4)(29)(31))(_dssslsensitivity 1))))
			(line__2841(_arch 15 0 2841(_assignment(_trgt(32))(_sens(27)(29)))))
			(line__2847(_arch 16 0 2847(_assignment(_trgt(22))(_sens(21))(_mon))))
			(CORRECT_RD_CNT(_arch 17 0 2860(_prcs(_simple)(_trgt(23)(24)(25)(26))(_sens(22)(27)(28)(29)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . imp 49 -1)
)
V 000055 55 10147         1580965286850 implementation
(_unit VHDL(axi_sg_ftch_queue 0 3040(implementation 0 3107))
	(_version vde)
	(_time 1580965286851 2020.02.05 23:01:26)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_vdma_v6_3/hdl/axi_vdma_v6_3_rfs.vhd\))
	(_parameters tan)
	(_code 0e015c095359531b5808055b1957090808090a080d0806)
	(_ent
		(_time 1580965286848)
	)
	(_generate GEN_FIFO_FOR_SYNC 0 3266(_if 18)
		(_inst I_CH1_FTCH_FIFO 0 3269(_ent lib_fifo_v1_0_14 sync_fifo_fg)
			(_gen
				((C_FAMILY)(_code 19))
				((C_DCOUNT_WIDTH)(_code 20))
				((C_HAS_DCOUNT)(_code 21))
				((C_HAS_RD_ACK)(_code 22))
				((C_HAS_RD_ERR)(_code 23))
				((C_HAS_WR_ACK)(_code 24))
				((C_HAS_WR_ERR)(_code 25))
				((C_HAS_ALMOST_FULL)(_code 26))
				((C_MEMORY_TYPE)(_code 27))
				((C_PORTS_DIFFER)(_code 28))
				((C_RD_ACK_LOW)(_code 29))
				((C_READ_DATA_WIDTH)(_code 30))
				((C_READ_DEPTH)(_code 31))
				((C_RD_ERR_LOW)(_code 32))
				((C_WR_ACK_LOW)(_code 33))
				((C_WR_ERR_LOW)(_code 34))
				((C_PRELOAD_REGS)(_code 35))
				((C_PRELOAD_LATENCY)(_code 36))
				((C_WRITE_DATA_WIDTH)(_code 37))
				((C_WRITE_DEPTH)(_code 38))
			)
			(_port
				((Clk)(m_axi_sg_aclk))
				((Sinit)(queue_sinit))
				((Din)(queue_din))
				((Wr_en)(queue_wren))
				((Rd_en)(queue_rden))
				((Dout)(queue_dout))
				((Almost_full)(_open))
				((Full)(queue_full))
				((Empty)(queue_empty))
				((Rd_ack)(_open))
				((Wr_ack)(_open))
				((Rd_err)(_open))
				((Wr_err)(_open))
				((Data_count)(queue_dcount))
			)
		)
	)
	(_generate GEN_FIFO_FOR_ASYNC 0 3329(_if 39)
		(_inst I_CH1_FTCH_FIFO 0 3332(_ent . axi_sg_afifo_autord)
			(_gen
				((C_DWIDTH)(_code 40))
				((C_DEPTH)(_code 41))
				((C_CNT_WIDTH)(_code 42))
				((C_USE_BLKMEM)(_code 43))
				((C_FAMILY)(_code 44))
			)
			(_port
				((AFIFO_Ainit)(queue_sinit))
				((AFIFO_Wr_clk)(m_axi_sg_aclk))
				((AFIFO_Wr_en)(queue_wren))
				((AFIFO_Din)(queue_din))
				((AFIFO_Rd_clk)(m_axis_ftch_aclk))
				((AFIFO_Rd_en)(queue_rden))
				((AFIFO_Clr_Rd_Data_Valid)(_code 45))
				((AFIFO_DValid)(_open))
				((AFIFO_Dout)(queue_dout))
				((AFIFO_Full)(queue_full))
				((AFIFO_Empty)(queue_empty))
				((AFIFO_Almost_full)(_open))
				((AFIFO_Almost_empty)(_open))
				((AFIFO_Wr_count)(queue_dcount))
				((AFIFO_Rd_count)(_open))
				((AFIFO_Corr_Rd_count)(_open))
				((AFIFO_Corr_Rd_count_minus1)(_open))
				((AFIFO_Rd_ack)(_open))
			)
		)
	)
	(_object
		(_type(_int ~INTEGER~range~32~to~64~12 0 3042(_scalar (_to i 32 i 64))))
		(_gen(_int C_M_AXI_SG_ADDR_WIDTH 0 0 3042 \32\ (_ent gms((i 32)))))
		(_type(_int ~INTEGER~range~32~to~32~12 0 3045(_scalar (_to i 32 i 32))))
		(_gen(_int C_M_AXIS_SG_TDATA_WIDTH 1 0 3045 \32\ (_ent gms((i 32)))))
		(_type(_int ~INTEGER~range~0~to~8~12 0 3048(_scalar (_to i 0 i 8))))
		(_gen(_int C_SG_FTCH_DESC2QUEUE 2 0 3048 \0\ (_ent gms((i 0)))))
		(_type(_int ~INTEGER~range~4~to~16~12 0 3052(_scalar (_to i 4 i 16))))
		(_gen(_int C_SG_WORDS_TO_FETCH 3 0 3052 \8\ (_ent gms((i 8)))))
		(_type(_int ~INTEGER~range~0~to~1~12 0 3055(_scalar (_to i 0 i 1))))
		(_gen(_int C_AXIS_IS_ASYNC 4 0 3055 \0\ (_ent gms((i 0)))))
		(_type(_int ~STRING~12 0 3060(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int C_FAMILY 5 0 3060(_ent(_string \"virtex6"\))))
		(_port(_int m_axi_sg_aclk -2 0 3067(_ent(_in)(_event))))
		(_port(_int m_axi_sg_aresetn -2 0 3068(_ent(_in))))
		(_port(_int desc_flush -2 0 3071(_ent(_in))))
		(_port(_int ftch_active -2 0 3072(_ent(_in))))
		(_port(_int ftch_queue_empty -2 0 3073(_ent(_out))))
		(_port(_int ftch_queue_full -2 0 3074(_ent(_out))))
		(_port(_int ftch_pause -2 0 3075(_ent(_out))))
		(_port(_int writing_nxtdesc_in -2 0 3077(_ent(_in))))
		(_port(_int writing_curdesc_out -2 0 3078(_ent(_out))))
		(_port(_int ftch_cmnd_wr -2 0 3081(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_M_AXI_SG_ADDR_WIDTH+CMD_BASE_WIDTH}-1~downto~0}~12 0 3082(_array -2((_dto c 46 i 0)))))
		(_port(_int ftch_cmnd_data 6 0 3082(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXIS_SG_TDATA_WIDTH-1~downto~0}~12 0 3086(_array -2((_dto c 47 i 0)))))
		(_port(_int m_axis_mm2s_tdata 7 0 3086(_ent(_in))))
		(_port(_int m_axis_mm2s_tlast -2 0 3088(_ent(_in))))
		(_port(_int m_axis_mm2s_tvalid -2 0 3089(_ent(_in))))
		(_port(_int m_axis_mm2s_tready -2 0 3090(_ent(_out))))
		(_port(_int m_axis_ftch_aclk -2 0 3094(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXIS_SG_TDATA_WIDTH-1~downto~0}~122 0 3095(_array -2((_dto c 48 i 0)))))
		(_port(_int m_axis_ftch_tdata 8 0 3095(_ent(_out))))
		(_port(_int m_axis_ftch_tvalid -2 0 3097(_ent(_out))))
		(_port(_int m_axis_ftch_tready -2 0 3098(_ent(_in))))
		(_port(_int m_axis_ftch_tlast -2 0 3099(_ent(_out))))
		(_cnst(_int FETCH_QUEUE_DEPTH -3 0 3125(_arch gms(_code 49))))
		(_cnst(_int FETCH_QUEUE_CNT_WIDTH -3 0 3129(_arch gms(_code 50))))
		(_cnst(_int MEMORY_TYPE -3 0 3132(_arch gms(_code 51))))
		(_cnst(_int DESC2QUEUE_VECT_WIDTH -3 0 3136(_arch((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{DESC2QUEUE_VECT_WIDTH-1~downto~0}~13 0 3139(_array -2((_dto i 3 i 0)))))
		(_cnst(_int SG_FTCH_DESC2QUEUE_VECT 9 0 3139(_arch gms(_code 52))))
		(_cnst(_int DCNT_LO_INDEX -3 0 3142(_arch gms(_code 53))))
		(_cnst(_int DCNT_HI_INDEX -3 0 3144(_arch gms(_code 54))))
		(_type(_int ~STD_LOGIC_VECTOR{FETCH_QUEUE_CNT_WIDTH-1~downto~0}~13 0 3147(_array -2((_dto c 55 i 0)))))
		(_cnst(_int ZERO_COUNT 10 0 3147(_arch((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXIS_SG_TDATA_WIDTH-1~downto~0}~13 0 3153(_array -2((_dto c 56 i 0)))))
		(_sig(_int curdesc_tdata 11 0 3153(_arch(_uni((_others(i 2)))))))
		(_sig(_int curdesc_tvalid -2 0 3155(_arch(_uni((i 2))))))
		(_sig(_int ftch_tvalid -2 0 3156(_arch(_uni((i 2))))))
		(_sig(_int ftch_tdata 11 0 3157(_arch(_uni((_others(i 2)))))))
		(_sig(_int ftch_tlast -2 0 3159(_arch(_uni((i 2))))))
		(_sig(_int ftch_tready -2 0 3160(_arch(_uni((i 2))))))
		(_sig(_int writing_curdesc -2 0 3163(_arch(_uni((i 2))))))
		(_sig(_int writing_nxtdesc -2 0 3164(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 3166(_array -2((_dto i 31 i 0)))))
		(_sig(_int msb_curdesc 12 0 3166(_arch(_uni((_others(i 2)))))))
		(_sig(_int writing_lsb -2 0 3167(_arch(_uni((i 2))))))
		(_sig(_int writing_msb -2 0 3168(_arch(_uni((i 2))))))
		(_sig(_int queue_rden -2 0 3171(_arch(_uni((i 2))))))
		(_sig(_int queue_wren -2 0 3172(_arch(_uni((i 2))))))
		(_sig(_int queue_empty -2 0 3173(_arch(_uni((i 2))))))
		(_sig(_int queue_full -2 0 3174(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXIS_SG_TDATA_WIDTH~downto~0}~13 0 3175(_array -2((_dto c 57 i 0)))))
		(_sig(_int queue_din 13 0 3175(_arch(_uni((_others(i 2)))))))
		(_sig(_int queue_dout 13 0 3177(_arch(_uni((_others(i 2)))))))
		(_sig(_int queue_sinit -2 0 3179(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{FETCH_QUEUE_CNT_WIDTH-1~downto~0}~132 0 3180(_array -2((_dto c 58 i 0)))))
		(_sig(_int q_vacancy 14 0 3180(_arch(_uni((_others(i 2)))))))
		(_sig(_int queue_dcount 14 0 3181(_arch(_uni((_others(i 2)))))))
		(_sig(_int ftch_no_room -2 0 3182(_arch(_uni))))
		(_prcs
			(WRITE_CURDESC_PROCESS(_arch 0 0 3193(_prcs(_simple)(_trgt(20)(21)(29)(30))(_sens(0))(_read(25)(28)(29)(30)(1)(3)(9)(10(d_63_32))))))
			(TVALID_TDATA_MUX(_arch 1 0 3233(_prcs(_simple)(_trgt(22)(23)(24))(_sens(20)(21)(26)(27)(3)(11)(12)(13)))))
			(line__3374(_arch 2 0 3374(_assignment(_trgt(37))(_sens(1)(2)))))
			(line__3377(_arch 3 0 3377(_assignment(_alias((ftch_tready)(queue_full)))(_simpleassign "not")(_trgt(25))(_sens(34)))))
			(line__3380(_arch 4 0 3380(_assignment(_alias((m_axis_mm2s_tready)(ftch_tready)))(_simpleassign BUF)(_trgt(14))(_sens(25)))))
			(line__3383(_arch 5 0 3383(_assignment(_trgt(35(_object 1)))(_sens(24)))))
			(line__3384(_arch 6 0 3384(_assignment(_trgt(35(_range 59)))(_sens(23)))))
			(line__3387(_arch 7 0 3387(_assignment(_trgt(32))(_sens(22)(34)))))
			(line__3392(_arch 8 0 3392(_assignment(_trgt(4))(_sens(32)(39)))))
			(line__3396(_arch 9 0 3396(_assignment(_alias((ftch_queue_full)(queue_full)))(_simpleassign BUF)(_trgt(5))(_sens(34)))))
			(line__3398(_arch 10 0 3398(_assignment(_trgt(6))(_sens(39(_range 60)))(_read(39(_range 61))))))
			(line__3406(_arch 11 0 3406(_assignment(_trgt(31))(_sens(33)(18)))))
			(line__3410(_arch 12 0 3410(_assignment(_alias((m_axis_ftch_tvalid)(queue_empty)))(_simpleassign "not")(_trgt(17))(_sens(33)))))
			(line__3413(_arch 13 0 3413(_assignment(_trgt(19))(_sens(33)(36(_object 1)))(_read(36(_object 1))))))
			(line__3414(_arch 14 0 3414(_assignment(_trgt(16))(_sens(36(_range 62)))(_read(36(_range 63))))))
			(line__3418(_arch 15 0 3418(_assignment(_alias((writing_curdesc)(curdesc_tvalid)))(_simpleassign BUF)(_trgt(26))(_sens(21)))))
			(line__3420(_arch 16 0 3420(_assignment(_alias((writing_curdesc_out)(writing_curdesc)))(_simpleassign BUF)(_trgt(8))(_sens(26)))))
			(line__3422(_arch 17 0 3422(_assignment(_alias((writing_nxtdesc)(writing_nxtdesc_in)))(_simpleassign BUF)(_trgt(27))(_sens(7)))))
		)
		(_subprogram
			(_ext pad_power2(3 4))
			(_ext max2(3 0))
			(_ext clog2(3 3))
			(_ext bo2int(2 0))
		)
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_var(_ext axi_vdma_v6_3_8.axi_sg_pkg.CMD_BASE_WIDTH(2 CMD_BASE_WIDTH)))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_var(_ext axi_vdma_v6_3_8.axi_sg_pkg.DATAMOVER_CMD_ADDRMSB_BOFST(2 DATAMOVER_CMD_ADDRMSB_BOFST)))
		(_var(_ext axi_vdma_v6_3_8.axi_sg_pkg.DATAMOVER_CMD_ADDRLSB_BIT(2 DATAMOVER_CMD_ADDRLSB_BIT)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(4 UNSIGNED)))
	)
	(_part (36(_object 1))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(axi_sg_pkg))(lib_pkg_v1_0_2(lib_pkg))(ieee(NUMERIC_STD))(ieee(std_logic_misc)))
	(_model . implementation 64 -1)
)
V 000055 55 4864          1580965286860 implementation
(_unit VHDL(axi_sg_ftch_noqueue 0 3533(implementation 0 3583))
	(_version vde)
	(_time 1580965286861 2020.02.05 23:01:26)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_vdma_v6_3/hdl/axi_vdma_v6_3_rfs.vhd\))
	(_parameters tan)
	(_code 0e015c095359531b0d091d54580b580808090a080d)
	(_ent
		(_time 1580965286858)
	)
	(_object
		(_type(_int ~INTEGER~range~32~to~64~12 0 3535(_scalar (_to i 32 i 64))))
		(_gen(_int C_M_AXI_SG_ADDR_WIDTH 0 0 3535 \32\ (_ent gms((i 32)))))
		(_type(_int ~INTEGER~range~32~to~32~12 0 3538(_scalar (_to i 32 i 32))))
		(_gen(_int C_M_AXIS_SG_TDATA_WIDTH 1 0 3538 \32\ (_ent gms((i 32)))))
		(_port(_int m_axi_sg_aclk -1 0 3546(_ent(_in)(_event))))
		(_port(_int m_axi_sg_aresetn -1 0 3547(_ent(_in))))
		(_port(_int desc_flush -1 0 3550(_ent(_in))))
		(_port(_int ftch_active -1 0 3551(_ent(_in))))
		(_port(_int ftch_queue_empty -1 0 3552(_ent(_out))))
		(_port(_int ftch_queue_full -1 0 3553(_ent(_out))))
		(_port(_int writing_nxtdesc_in -1 0 3555(_ent(_in))))
		(_port(_int writing_curdesc_out -1 0 3556(_ent(_out))))
		(_port(_int ftch_cmnd_wr -1 0 3559(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_M_AXI_SG_ADDR_WIDTH+CMD_BASE_WIDTH}-1~downto~0}~12 0 3560(_array -1((_dto c 12 i 0)))))
		(_port(_int ftch_cmnd_data 2 0 3560(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXIS_SG_TDATA_WIDTH-1~downto~0}~12 0 3564(_array -1((_dto c 13 i 0)))))
		(_port(_int m_axis_mm2s_tdata 3 0 3564(_ent(_in))))
		(_port(_int m_axis_mm2s_tlast -1 0 3566(_ent(_in))))
		(_port(_int m_axis_mm2s_tvalid -1 0 3567(_ent(_in))))
		(_port(_int m_axis_mm2s_tready -1 0 3568(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXIS_SG_TDATA_WIDTH-1~downto~0}~122 0 3571(_array -1((_dto c 14 i 0)))))
		(_port(_int m_axis_ftch_tdata 4 0 3571(_ent(_out))))
		(_port(_int m_axis_ftch_tvalid -1 0 3573(_ent(_out))))
		(_port(_int m_axis_ftch_tready -1 0 3574(_ent(_in))))
		(_port(_int m_axis_ftch_tlast -1 0 3575(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXIS_SG_TDATA_WIDTH-1~downto~0}~13 0 3603(_array -1((_dto c 15 i 0)))))
		(_sig(_int curdesc_tdata 5 0 3603(_arch(_uni((_others(i 2)))))))
		(_sig(_int curdesc_tvalid -1 0 3605(_arch(_uni((i 2))))))
		(_sig(_int ftch_tvalid -1 0 3606(_arch(_uni((i 2))))))
		(_sig(_int ftch_tdata 5 0 3607(_arch(_uni((_others(i 2)))))))
		(_sig(_int ftch_tlast -1 0 3609(_arch(_uni((i 2))))))
		(_sig(_int ftch_tready -1 0 3610(_arch(_uni((i 2))))))
		(_sig(_int writing_curdesc -1 0 3613(_arch(_uni((i 2))))))
		(_sig(_int writing_nxtdesc -1 0 3614(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 3615(_array -1((_dto i 31 i 0)))))
		(_sig(_int msb_curdesc 6 0 3615(_arch(_uni((_others(i 2)))))))
		(_sig(_int writing_lsb -1 0 3618(_arch(_uni((i 2))))))
		(_sig(_int writing_msb -1 0 3619(_arch(_uni((i 2))))))
		(_prcs
			(WRITE_CURDESC_PROCESS(_arch 0 0 3629(_prcs(_simple)(_trgt(18)(19)(27)(28))(_sens(0))(_read(23)(26)(27)(28)(1)(3)(8)(9(d_63_32))))))
			(TVALID_TDATA_MUX(_arch 1 0 3669(_prcs(_simple)(_trgt(20)(21)(22))(_sens(18)(19)(24)(25)(3)(10)(11)(12)))))
			(line__3703(_arch 2 0 3703(_assignment(_trgt(14))(_sens(21)))))
			(line__3704(_arch 3 0 3704(_assignment(_alias((m_axis_ftch_tlast)(ftch_tlast)))(_simpleassign BUF)(_trgt(17))(_sens(22)))))
			(line__3705(_arch 4 0 3705(_assignment(_alias((m_axis_ftch_tvalid)(ftch_tvalid)))(_simpleassign BUF)(_trgt(15))(_sens(20)))))
			(line__3706(_arch 5 0 3706(_assignment(_alias((ftch_tready)(m_axis_ftch_tready)))(_simpleassign BUF)(_trgt(23))(_sens(16)))))
			(line__3709(_arch 6 0 3709(_assignment(_alias((m_axis_mm2s_tready)(ftch_tready)))(_simpleassign BUF)(_trgt(13))(_sens(23)))))
			(Q_EMPTY_PROCESS(_arch 7 0 3714(_prcs(_trgt(4))(_sens(0)(22)(1)(2))(_dssslsensitivity 1)(_read(20)(16)))))
			(line__3736(_arch 8 0 3736(_assignment(_alias((ftch_queue_full)(_string \"0"\)))(_trgt(5)))))
			(line__3739(_arch 9 0 3739(_assignment(_alias((writing_curdesc)(curdesc_tvalid)))(_simpleassign BUF)(_trgt(24))(_sens(19)))))
			(line__3741(_arch 10 0 3741(_assignment(_alias((writing_curdesc_out)(writing_curdesc)))(_simpleassign BUF)(_trgt(7))(_sens(24)))))
			(line__3743(_arch 11 0 3743(_assignment(_alias((writing_nxtdesc)(writing_nxtdesc_in)))(_simpleassign BUF)(_trgt(25))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_var(_ext axi_vdma_v6_3_8.axi_sg_pkg.CMD_BASE_WIDTH(2 CMD_BASE_WIDTH)))
		(_var(_ext axi_vdma_v6_3_8.axi_sg_pkg.DATAMOVER_CMD_ADDRMSB_BOFST(2 DATAMOVER_CMD_ADDRMSB_BOFST)))
		(_var(_ext axi_vdma_v6_3_8.axi_sg_pkg.DATAMOVER_CMD_ADDRLSB_BIT(2 DATAMOVER_CMD_ADDRLSB_BIT)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(.(axi_sg_pkg))(ieee(NUMERIC_STD))(ieee(std_logic_misc))(lib_pkg_v1_0_2(lib_pkg)))
	(_model . implementation 16 -1)
)
V 000055 55 16330         1580965286870 implementation
(_unit VHDL(axi_sg_ftch_q_mngr 0 3877(implementation 0 3988))
	(_version vde)
	(_time 1580965286871 2020.02.05 23:01:26)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_vdma_v6_3/hdl/axi_vdma_v6_3_rfs.vhd\))
	(_parameters tan)
	(_code 1d124f1b414a40084b18171e0a441a1b1b1a191b1e1b15)
	(_ent
		(_time 1580965286867)
	)
	(_generate GEN_CURDESC_32 0 4051(_if 33)
		(_object
			(_prcs
				(line__4053(_arch 0 0 4053(_assignment(_trgt(38)))))
			)
		)
	)
	(_generate GEN_CURDESC_64 0 4059(_if 34)
		(_object
			(_prcs
				(CAPTURE_CURADDR(_arch 1 0 4061(_prcs(_trgt(38))(_sens(0)(1)(16(_range 35)))(_dssslsensitivity 1)(_read(15)(16(_range 36))))))
			)
		)
	)
	(_generate GEN_UPPER_MSB_NXTDESC 0 4120(_if 37)
		(_object
			(_prcs
				(REG_MSB_NXTPNTR(_arch 5 0 4125(_prcs(_trgt(4)(10)(14(d_63_32)))(_sens(0)(37)(1)(3)(9)(18)(21))(_dssslsensitivity 1))))
				(line__4146(_arch 6 0 4146(_assignment(_trgt(40))(_sens(37)(21)))))
			)
		)
	)
	(_generate GEN_NO_UPR_MSB_NXTDESC 0 4156(_if 38)
		(_object
			(_prcs
				(REG_MSB_NXTPNTR(_arch 7 0 4163(_prcs(_trgt(4)(10))(_sens(0)(37)(1)(3)(9)(21))(_dssslsensitivity 1))))
				(line__4182(_arch 8 0 4182(_assignment(_trgt(40))(_sens(37)(21)))))
			)
		)
	)
	(_generate GEN_STALE_DESC_CHECK 0 4193(_if 39)
		(_object
			(_prcs
				(CMPLTD_CHECK(_arch 10 0 4199(_prcs(_trgt(17))(_sens(0)(33)(37)(1)(18(31))(21))(_dssslsensitivity 1))))
			)
		)
	)
	(_generate GEN_NO_STALE_CHECK 0 4218(_if 40)
		(_object
			(_prcs
				(line__4220(_arch 11 0 4220(_assignment(_alias((ftch_stale_desc)(_string \"0"\)))(_trgt(17)))))
			)
		)
	)
	(_generate GEN_CH1_FTCH_Q_IF 0 4228(_if 41)
		(_generate GEN_CH1_QUEUE 0 4234(_if 42)
			(_inst FTCH_QUEUE_I 0 4237(_ent . axi_sg_ftch_queue)
				(_gen
					((C_M_AXI_SG_ADDR_WIDTH)(_code 43))
					((C_M_AXIS_SG_TDATA_WIDTH)(_code 44))
					((C_SG_FTCH_DESC2QUEUE)(_code 45))
					((C_SG_WORDS_TO_FETCH)(_code 46))
					((C_AXIS_IS_ASYNC)(_code 47))
					((C_FAMILY)(_code 48))
				)
				(_port
					((m_axi_sg_aclk)(m_axi_sg_aclk))
					((m_axi_sg_aresetn)(m_axi_sg_aresetn))
					((desc_flush)(ch1_desc_flush))
					((ftch_active)(ch1_ftch_active))
					((ftch_queue_empty)(ch1_ftch_queue_empty))
					((ftch_queue_full)(ch1_ftch_queue_full))
					((ftch_pause)(ch1_ftch_pause))
					((writing_nxtdesc_in)(nxtdesc_tready))
					((writing_curdesc_out)(ch1_writing_curdesc))
					((ftch_cmnd_wr)(ftch_cmnd_wr))
					((ftch_cmnd_data)(ftch_cmnd_data))
					((m_axis_mm2s_tdata)(m_axis_mm2s_tdata))
					((m_axis_mm2s_tlast)(m_axis_mm2s_tlast))
					((m_axis_mm2s_tvalid)(m_axis_mm2s_tvalid))
					((m_axis_mm2s_tready)(ch1_ftch_tready))
					((m_axis_ftch_aclk)(m_axis_ch1_ftch_aclk))
					((m_axis_ftch_tdata)(m_axis_ch1_ftch_tdata))
					((m_axis_ftch_tvalid)(m_axis_ch1_ftch_tvalid))
					((m_axis_ftch_tready)(m_axis_ch1_ftch_tready))
					((m_axis_ftch_tlast)(m_axis_ch1_ftch_tlast))
				)
			)
		)
		(_generate GEN_NO_CH1_QUEUE 0 4285(_if 49)
			(_inst NO_FTCH_QUEUE_I 0 4288(_ent . axi_sg_ftch_noqueue)
				(_gen
					((C_M_AXI_SG_ADDR_WIDTH)(_code 50))
					((C_M_AXIS_SG_TDATA_WIDTH)(_code 51))
				)
				(_port
					((m_axi_sg_aclk)(m_axi_sg_aclk))
					((m_axi_sg_aresetn)(m_axi_sg_aresetn))
					((desc_flush)(ch1_desc_flush))
					((ftch_active)(ch1_ftch_active))
					((ftch_queue_empty)(ch1_ftch_queue_empty))
					((ftch_queue_full)(ch1_ftch_queue_full))
					((writing_nxtdesc_in)(nxtdesc_tready))
					((writing_curdesc_out)(ch1_writing_curdesc))
					((ftch_cmnd_wr)(ftch_cmnd_wr))
					((ftch_cmnd_data)(ftch_cmnd_data))
					((m_axis_mm2s_tdata)(m_axis_mm2s_tdata))
					((m_axis_mm2s_tlast)(m_axis_mm2s_tlast))
					((m_axis_mm2s_tvalid)(m_axis_mm2s_tvalid))
					((m_axis_mm2s_tready)(ch1_ftch_tready))
					((m_axis_ftch_tdata)(m_axis_ch1_ftch_tdata))
					((m_axis_ftch_tvalid)(m_axis_ch1_ftch_tvalid))
					((m_axis_ftch_tready)(m_axis_ch1_ftch_tready))
					((m_axis_ftch_tlast)(m_axis_ch1_ftch_tlast))
				)
			)
			(_object
				(_prcs
					(line__4326(_arch 12 0 4326(_assignment(_alias((ch1_ftch_pause)(_string \"0"\)))(_trgt(7)))))
				)
			)
		)
	)
	(_generate GEN_NO_CH1_FTCH_Q_IF 0 4336(_if 52)
		(_object
			(_prcs
				(line__4338(_arch 13 0 4338(_assignment(_alias((ch1_ftch_queue_empty)(_string \"0"\)))(_trgt(5)))))
				(line__4339(_arch 14 0 4339(_assignment(_alias((ch1_ftch_queue_full)(_string \"0"\)))(_trgt(6)))))
				(line__4340(_arch 15 0 4340(_assignment(_alias((ch1_ftch_pause)(_string \"0"\)))(_trgt(7)))))
				(line__4341(_arch 16 0 4341(_assignment(_alias((ch1_writing_curdesc)(_string \"0"\)))(_trgt(42)))))
				(line__4342(_arch 17 0 4342(_assignment(_alias((ch1_ftch_tready)(_string \"0"\)))(_trgt(34)))))
				(line__4344(_arch 18 0 4344(_assignment(_trgt(24)))))
				(line__4345(_arch 19 0 4345(_assignment(_alias((m_axis_ch1_ftch_tlast)(_string \"0"\)))(_trgt(27)))))
				(line__4346(_arch 20 0 4346(_assignment(_alias((m_axis_ch1_ftch_tvalid)(_string \"0"\)))(_trgt(25)))))
			)
		)
	)
	(_generate GEN_CH2_FTCH_Q_IF 0 4355(_if 53)
		(_generate GEN_CH2_QUEUE 0 4361(_if 54)
			(_inst FTCH_QUEUE_I 0 4364(_ent . axi_sg_ftch_queue)
				(_gen
					((C_M_AXI_SG_ADDR_WIDTH)(_code 55))
					((C_M_AXIS_SG_TDATA_WIDTH)(_code 56))
					((C_SG_FTCH_DESC2QUEUE)(_code 57))
					((C_SG_WORDS_TO_FETCH)(_code 58))
					((C_AXIS_IS_ASYNC)(_code 59))
					((C_FAMILY)(_code 60))
				)
				(_port
					((m_axi_sg_aclk)(m_axi_sg_aclk))
					((m_axi_sg_aresetn)(m_axi_sg_aresetn))
					((desc_flush)(ch2_desc_flush))
					((ftch_active)(ch2_ftch_active))
					((ftch_queue_empty)(ch2_ftch_queue_empty))
					((ftch_queue_full)(ch2_ftch_queue_full))
					((ftch_pause)(ch2_ftch_pause))
					((writing_nxtdesc_in)(nxtdesc_tready))
					((writing_curdesc_out)(ch2_writing_curdesc))
					((ftch_cmnd_wr)(ftch_cmnd_wr))
					((ftch_cmnd_data)(ftch_cmnd_data))
					((m_axis_mm2s_tdata)(m_axis_mm2s_tdata))
					((m_axis_mm2s_tlast)(m_axis_mm2s_tlast))
					((m_axis_mm2s_tvalid)(m_axis_mm2s_tvalid))
					((m_axis_mm2s_tready)(ch2_ftch_tready))
					((m_axis_ftch_aclk)(m_axis_ch2_ftch_aclk))
					((m_axis_ftch_tdata)(m_axis_ch2_ftch_tdata))
					((m_axis_ftch_tvalid)(m_axis_ch2_ftch_tvalid))
					((m_axis_ftch_tready)(m_axis_ch2_ftch_tready))
					((m_axis_ftch_tlast)(m_axis_ch2_ftch_tlast))
				)
			)
		)
		(_generate GEN_NO_CH2_QUEUE 0 4412(_if 61)
			(_inst NO_FTCH_QUEUE_I 0 4415(_ent . axi_sg_ftch_noqueue)
				(_gen
					((C_M_AXI_SG_ADDR_WIDTH)(_code 62))
					((C_M_AXIS_SG_TDATA_WIDTH)(_code 63))
				)
				(_port
					((m_axi_sg_aclk)(m_axi_sg_aclk))
					((m_axi_sg_aresetn)(m_axi_sg_aresetn))
					((desc_flush)(ch2_desc_flush))
					((ftch_active)(ch2_ftch_active))
					((ftch_queue_empty)(ch2_ftch_queue_empty))
					((ftch_queue_full)(ch2_ftch_queue_full))
					((writing_nxtdesc_in)(nxtdesc_tready))
					((writing_curdesc_out)(ch2_writing_curdesc))
					((ftch_cmnd_wr)(ftch_cmnd_wr))
					((ftch_cmnd_data)(ftch_cmnd_data))
					((m_axis_mm2s_tdata)(m_axis_mm2s_tdata))
					((m_axis_mm2s_tlast)(m_axis_mm2s_tlast))
					((m_axis_mm2s_tvalid)(m_axis_mm2s_tvalid))
					((m_axis_mm2s_tready)(ch2_ftch_tready))
					((m_axis_ftch_tdata)(m_axis_ch2_ftch_tdata))
					((m_axis_ftch_tvalid)(m_axis_ch2_ftch_tvalid))
					((m_axis_ftch_tready)(m_axis_ch2_ftch_tready))
					((m_axis_ftch_tlast)(m_axis_ch2_ftch_tlast))
				)
			)
			(_object
				(_prcs
					(line__4453(_arch 21 0 4453(_assignment(_alias((ch2_ftch_pause)(_string \"0"\)))(_trgt(13)))))
				)
			)
		)
	)
	(_generate GEN_NO_CH2_FTCH_Q_IF 0 4463(_if 64)
		(_object
			(_prcs
				(line__4465(_arch 22 0 4465(_assignment(_alias((ch2_ftch_queue_empty)(_string \"0"\)))(_trgt(11)))))
				(line__4466(_arch 23 0 4466(_assignment(_alias((ch2_ftch_queue_full)(_string \"0"\)))(_trgt(12)))))
				(line__4467(_arch 24 0 4467(_assignment(_alias((ch2_ftch_pause)(_string \"0"\)))(_trgt(13)))))
				(line__4468(_arch 25 0 4468(_assignment(_alias((ch2_writing_curdesc)(_string \"0"\)))(_trgt(43)))))
				(line__4469(_arch 26 0 4469(_assignment(_alias((ch2_ftch_tready)(_string \"0"\)))(_trgt(35)))))
				(line__4471(_arch 27 0 4471(_assignment(_trgt(29)))))
				(line__4472(_arch 28 0 4472(_assignment(_alias((m_axis_ch2_ftch_tlast)(_string \"0"\)))(_trgt(32)))))
				(line__4473(_arch 29 0 4473(_assignment(_alias((m_axis_ch2_ftch_tvalid)(_string \"0"\)))(_trgt(30)))))
			)
		)
	)
	(_object
		(_type(_int ~INTEGER~range~32~to~64~12 0 3879(_scalar (_to i 32 i 64))))
		(_gen(_int C_M_AXI_SG_ADDR_WIDTH 0 0 3879 \32\ (_ent gms((i 32)))))
		(_type(_int ~INTEGER~range~32~to~32~12 0 3882(_scalar (_to i 32 i 32))))
		(_gen(_int C_M_AXIS_SG_TDATA_WIDTH 1 0 3882 \32\ (_ent gms((i 32)))))
		(_type(_int ~INTEGER~range~0~to~1~12 0 3885(_scalar (_to i 0 i 1))))
		(_gen(_int C_AXIS_IS_ASYNC 2 0 3885 \0\ (_ent((i 0)))))
		(_type(_int ~INTEGER~range~0~to~8~12 0 3890(_scalar (_to i 0 i 8))))
		(_gen(_int C_SG_FTCH_DESC2QUEUE 3 0 3890 \0\ (_ent gms((i 0)))))
		(_type(_int ~INTEGER~range~4~to~16~12 0 3894(_scalar (_to i 4 i 16))))
		(_gen(_int C_SG_CH1_WORDS_TO_FETCH 4 0 3894 \8\ (_ent((i 8)))))
		(_type(_int ~INTEGER~range~4~to~16~121 0 3897(_scalar (_to i 4 i 16))))
		(_gen(_int C_SG_CH2_WORDS_TO_FETCH 5 0 3897 \8\ (_ent((i 8)))))
		(_type(_int ~INTEGER~range~0~to~1~122 0 3900(_scalar (_to i 0 i 1))))
		(_gen(_int C_SG_CH1_ENBL_STALE_ERROR 6 0 3900 \1\ (_ent gms((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~123 0 3905(_scalar (_to i 0 i 1))))
		(_gen(_int C_SG_CH2_ENBL_STALE_ERROR 7 0 3905 \1\ (_ent gms((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~124 0 3910(_scalar (_to i 0 i 1))))
		(_gen(_int C_INCLUDE_CH1 8 0 3910 \1\ (_ent gms((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~125 0 3916(_scalar (_to i 0 i 1))))
		(_gen(_int C_INCLUDE_CH2 9 0 3916 \1\ (_ent gms((i 1)))))
		(_type(_int ~STRING~12 0 3921(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int C_FAMILY 10 0 3921(_ent(_string \"virtex6"\))))
		(_port(_int m_axi_sg_aclk -2 0 3928(_ent(_in)(_event))))
		(_port(_int m_axi_sg_aresetn -2 0 3929(_ent(_in))))
		(_port(_int ch1_desc_flush -2 0 3932(_ent(_in))))
		(_port(_int ch1_ftch_active -2 0 3933(_ent(_in))))
		(_port(_int ch1_nxtdesc_wren -2 0 3934(_ent(_out))))
		(_port(_int ch1_ftch_queue_empty -2 0 3935(_ent(_out))))
		(_port(_int ch1_ftch_queue_full -2 0 3936(_ent(_out))))
		(_port(_int ch1_ftch_pause -2 0 3937(_ent(_out))))
		(_port(_int ch2_desc_flush -2 0 3940(_ent(_in))))
		(_port(_int ch2_ftch_active -2 0 3941(_ent(_in))))
		(_port(_int ch2_nxtdesc_wren -2 0 3942(_ent(_out))))
		(_port(_int ch2_ftch_queue_empty -2 0 3943(_ent(_out))))
		(_port(_int ch2_ftch_queue_full -2 0 3944(_ent(_out))))
		(_port(_int ch2_ftch_pause -2 0 3945(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_SG_ADDR_WIDTH-1~downto~0}~12 0 3946(_array -2((_dto c 65 i 0)))))
		(_port(_int nxtdesc 11 0 3946(_ent(_out))))
		(_port(_int ftch_cmnd_wr -2 0 3949(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_M_AXI_SG_ADDR_WIDTH+CMD_BASE_WIDTH}-1~downto~0}~12 0 3950(_array -2((_dto c 66 i 0)))))
		(_port(_int ftch_cmnd_data 12 0 3950(_ent(_in))))
		(_port(_int ftch_stale_desc -2 0 3952(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXIS_SG_TDATA_WIDTH-1~downto~0}~12 0 3955(_array -2((_dto c 67 i 0)))))
		(_port(_int m_axis_mm2s_tdata 13 0 3955(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_M_AXIS_SG_TDATA_WIDTH/8}-1~downto~0}~12 0 3957(_array -2((_dto c 68 i 0)))))
		(_port(_int m_axis_mm2s_tkeep 14 0 3957(_ent(_in))))
		(_port(_int m_axis_mm2s_tlast -2 0 3959(_ent(_in))))
		(_port(_int m_axis_mm2s_tvalid -2 0 3960(_ent(_in))))
		(_port(_int m_axis_mm2s_tready -2 0 3961(_ent(_out))))
		(_port(_int m_axis_ch1_ftch_aclk -2 0 3965(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXIS_SG_TDATA_WIDTH-1~downto~0}~127 0 3966(_array -2((_dto c 69 i 0)))))
		(_port(_int m_axis_ch1_ftch_tdata 15 0 3966(_ent(_out))))
		(_port(_int m_axis_ch1_ftch_tvalid -2 0 3968(_ent(_out))))
		(_port(_int m_axis_ch1_ftch_tready -2 0 3969(_ent(_in))))
		(_port(_int m_axis_ch1_ftch_tlast -2 0 3970(_ent(_out))))
		(_port(_int m_axis_ch2_ftch_aclk -2 0 3974(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXIS_SG_TDATA_WIDTH-1~downto~0}~129 0 3975(_array -2((_dto c 70 i 0)))))
		(_port(_int m_axis_ch2_ftch_tdata 16 0 3975(_ent(_out))))
		(_port(_int m_axis_ch2_ftch_tvalid -2 0 3977(_ent(_out))))
		(_port(_int m_axis_ch2_ftch_tready -2 0 3978(_ent(_in))))
		(_port(_int m_axis_ch2_ftch_tlast -2 0 3979(_ent(_out))))
		(_cnst(_int FETCH_COUNT -3 0 4004(_arch gms(_code 71))))
		(_cnst(_int WORDS2FETCH_BITWIDTH -3 0 4007(_arch gms(_code 72))))
		(_type(_int ~STD_LOGIC_VECTOR{WORDS2FETCH_BITWIDTH-1~downto~0}~13 0 4009(_array -2((_dto c 73 i 0)))))
		(_cnst(_int WORD_ZERO 17 0 4009(_arch((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{WORDS2FETCH_BITWIDTH-1~downto~0}~132 0 4012(_array -2((_dto c 74 i 0)))))
		(_cnst(_int WORD_ONE 18 0 4012(_arch gms(_code 75))))
		(_type(_int ~STD_LOGIC_VECTOR{WORDS2FETCH_BITWIDTH-1~downto~0}~134 0 4015(_array -2((_dto c 76 i 0)))))
		(_cnst(_int WORD_SEVEN 19 0 4015(_arch gms(_code 77))))
		(_cnst(_int USE_LOGIC_FIFOS -3 0 4018(_arch((i 0)))))
		(_cnst(_int USE_BRAM_FIFOS -3 0 4019(_arch((i 1)))))
		(_sig(_int m_axis_mm2s_tready_i -2 0 4025(_arch(_uni((i 2))))))
		(_sig(_int ch1_ftch_tready -2 0 4026(_arch(_uni((i 2))))))
		(_sig(_int ch2_ftch_tready -2 0 4027(_arch(_uni((i 2))))))
		(_sig(_int writing_curdesc -2 0 4030(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{WORDS2FETCH_BITWIDTH-1~downto~0}~136 0 4031(_array -2((_dto c 78 i 0)))))
		(_sig(_int fetch_word_count 20 0 4031(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 4033(_array -2((_dto i 31 i 0)))))
		(_sig(_int msb_curdesc 21 0 4033(_arch(_uni((_others(i 2)))))))
		(_sig(_int lsbnxtdesc_tready -2 0 4035(_arch(_uni((i 2))))))
		(_sig(_int msbnxtdesc_tready -2 0 4036(_arch(_uni((i 2))))))
		(_sig(_int nxtdesc_tready -2 0 4037(_arch(_uni((i 2))))))
		(_sig(_int ch1_writing_curdesc -2 0 4039(_arch(_uni((i 2))))))
		(_sig(_int ch2_writing_curdesc -2 0 4040(_arch(_uni((i 2))))))
		(_prcs
			(REG_WORD_COUNTER(_arch 2 0 4081(_prcs(_simple)(_trgt(37))(_sens(0))(_read(33)(37(_range 79))(1)(15)(20)(21)))))
			(REG_LSB_NXTPNTR(_arch 3 0 4099(_prcs(_trgt(14(d_31_0)))(_sens(0)(1)(18))(_dssslsensitivity 1)(_read(37)(21)))))
			(line__4113(_arch 4 0 4113(_assignment(_trgt(39))(_sens(37)(21)))))
			(line__4190(_arch 9 0 4190(_assignment(_trgt(41))(_sens(39)(40)))))
			(line__4481(_arch 30 0 4481(_assignment(_trgt(36))(_sens(42)(43)(15)))))
			(TREADY_MUX(_arch 31 0 4484(_prcs(_simple)(_trgt(33))(_sens(34)(35)(36)(37)(41)(2)(3)(8)(9)))))
			(line__4521(_arch 32 0 4521(_assignment(_alias((m_axis_mm2s_tready)(m_axis_mm2s_tready_i)))(_simpleassign BUF)(_trgt(22))(_sens(33)))))
		)
		(_subprogram
			(_ext max2(4 0))
			(_ext clog2(4 3))
		)
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_var(_ext axi_vdma_v6_3_8.axi_sg_pkg.CMD_BASE_WIDTH(2 CMD_BASE_WIDTH)))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_var(_ext axi_vdma_v6_3_8.axi_sg_pkg.DATAMOVER_CMD_ADDRMSB_BOFST(2 DATAMOVER_CMD_ADDRMSB_BOFST)))
		(_var(_ext axi_vdma_v6_3_8.axi_sg_pkg.DATAMOVER_CMD_ADDRLSB_BIT(2 DATAMOVER_CMD_ADDRLSB_BIT)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
		(_var(_ext axi_vdma_v6_3_8.axi_sg_pkg.DESC_STS_CMPLTD_BIT(2 DESC_STS_CMPLTD_BIT)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(axi_sg_pkg))(ieee(NUMERIC_STD))(lib_pkg_v1_0_2(lib_pkg))(ieee(std_logic_misc)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . implementation 80 -1)
)
V 000055 55 3817          1580965286881 implementation
(_unit VHDL(axi_sg_updt_cmdsts_if 0 4647(implementation 0 4691))
	(_version vde)
	(_time 1580965286882 2020.02.05 23:01:26)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_vdma_v6_3/hdl/axi_vdma_v6_3_rfs.vhd\))
	(_parameters tan)
	(_code 2d227f28717a7038282b3e777b287b2a282a2d2b29)
	(_ent
		(_time 1580965286879)
	)
	(_object
		(_type(_int ~INTEGER~range~32~to~64~12 0 4649(_scalar (_to i 32 i 64))))
		(_gen(_int C_M_AXI_SG_ADDR_WIDTH 0 0 4649 \32\ (_ent gms((i 32)))))
		(_port(_int m_axi_sg_aclk -1 0 4657(_ent(_in)(_event))))
		(_port(_int m_axi_sg_aresetn -1 0 4658(_ent(_in))))
		(_port(_int updt_cmnd_wr -1 0 4661(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_M_AXI_SG_ADDR_WIDTH+CMD_BASE_WIDTH}-1~downto~0}~12 0 4662(_array -1((_dto c 9 i 0)))))
		(_port(_int updt_cmnd_data 1 0 4662(_ent(_in))))
		(_port(_int s_axis_updt_cmd_tvalid -1 0 4666(_ent(_out))))
		(_port(_int s_axis_updt_cmd_tready -1 0 4667(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_M_AXI_SG_ADDR_WIDTH+CMD_BASE_WIDTH}-1~downto~0}~122 0 4668(_array -1((_dto c 10 i 0)))))
		(_port(_int s_axis_updt_cmd_tdata 2 0 4668(_ent(_out))))
		(_port(_int m_axis_updt_sts_tvalid -1 0 4672(_ent(_in))))
		(_port(_int m_axis_updt_sts_tready -1 0 4673(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 4674(_array -1((_dto i 7 i 0)))))
		(_port(_int m_axis_updt_sts_tdata 3 0 4674(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~downto~0}~12 0 4675(_array -1((_dto i 0 i 0)))))
		(_port(_int m_axis_updt_sts_tkeep 4 0 4675(_ent(_in))))
		(_port(_int s2mm_err -1 0 4678(_ent(_in))))
		(_port(_int updt_done -1 0 4679(_ent(_out))))
		(_port(_int updt_error -1 0 4680(_ent(_out))))
		(_port(_int updt_interr -1 0 4681(_ent(_out))))
		(_port(_int updt_slverr -1 0 4682(_ent(_out))))
		(_port(_int updt_decerr -1 0 4683(_ent(_out))))
		(_sig(_int updt_slverr_i -1 0 4710(_arch(_uni((i 2))))))
		(_sig(_int updt_decerr_i -1 0 4711(_arch(_uni((i 2))))))
		(_sig(_int updt_interr_i -1 0 4712(_arch(_uni((i 2))))))
		(_sig(_int s2mm_error -1 0 4713(_arch(_uni((i 2))))))
		(_prcs
			(line__4720(_arch 0 0 4720(_assignment(_alias((updt_slverr)(updt_slverr_i)))(_simpleassign BUF)(_trgt(15))(_sens(17)))))
			(line__4721(_arch 1 0 4721(_assignment(_alias((updt_decerr)(updt_decerr_i)))(_simpleassign BUF)(_trgt(16))(_sens(18)))))
			(line__4722(_arch 2 0 4722(_assignment(_alias((updt_interr)(updt_interr_i)))(_simpleassign BUF)(_trgt(14))(_sens(19)))))
			(GEN_DATAMOVER_CMND(_arch 3 0 4734(_prcs(_trgt(4)(6))(_sens(0)(1)(2)(3)(5))(_dssslsensitivity 1))))
			(REG_STS_READY(_arch 4 0 4757(_prcs(_trgt(8))(_sens(0)(1))(_dssslsensitivity 1))))
			(DATAMOVER_STS(_arch 5 0 4771(_prcs(_trgt(17)(18)(19))(_sens(0)(1)(7)(9(4))(9(5))(9(6)))(_dssslsensitivity 1))))
			(XFER_DONE(_arch 6 0 4796(_prcs(_trgt(12))(_sens(0)(1)(7)(9(4))(9(5))(9(6))(9(7)))(_dssslsensitivity 1))))
			(line__4817(_arch 7 0 4817(_assignment(_trgt(20))(_sens(17)(18)(19)))))
			(UPDATE_ERROR_PROCESS(_arch 8 0 4820(_prcs(_trgt(13))(_sens(0)(1))(_dssslsensitivity 1)(_read(20)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_var(_ext axi_vdma_v6_3_8.axi_sg_pkg.CMD_BASE_WIDTH(2 CMD_BASE_WIDTH)))
		(_var(_ext axi_vdma_v6_3_8.axi_sg_pkg.DATAMOVER_STS_SLVERR_BIT(2 DATAMOVER_STS_SLVERR_BIT)))
		(_var(_ext axi_vdma_v6_3_8.axi_sg_pkg.DATAMOVER_STS_DECERR_BIT(2 DATAMOVER_STS_DECERR_BIT)))
		(_var(_ext axi_vdma_v6_3_8.axi_sg_pkg.DATAMOVER_STS_INTERR_BIT(2 DATAMOVER_STS_INTERR_BIT)))
		(_var(_ext axi_vdma_v6_3_8.axi_sg_pkg.DATAMOVER_STS_CMDDONE_BIT(2 DATAMOVER_STS_CMDDONE_BIT)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(.(axi_sg_pkg))(ieee(NUMERIC_STD))(ieee(std_logic_misc))(unisim(VCOMPONENTS)))
	(_model . implementation 11 -1)
)
V 000055 55 13325         1580965286889 implementation
(_unit VHDL(axi_sg_updt_sm 0 4951(implementation 0 5048))
	(_version vde)
	(_time 1580965286890 2020.02.05 23:01:26)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_vdma_v6_3/hdl/axi_vdma_v6_3_rfs.vhd\))
	(_parameters tan)
	(_code 2d227f28717a70387b292e7f3a742a2a282a2d2b292a29)
	(_ent
		(_time 1580965286887)
	)
	(_generate GEN_CH1_UPDATE 0 5264(_if 52)
		(_object
			(_prcs
				(CH1_ACTIVE_PROCESS(_arch 4 0 5271(_prcs(_trgt(52))(_sens(0)(47)(52)(1)(39))(_dssslsensitivity 1))))
				(line__5289(_arch 5 0 5289(_assignment(_trgt(53))(_sens(2)(3)))))
				(CH1_INTR_PROCESS(_arch 6 0 5297(_prcs(_trgt(18))(_sens(0)(1)(6)(39))(_dssslsensitivity 1))))
				(CH1_INTERR_PROCESS(_arch 7 0 5314(_prcs(_trgt(15))(_sens(0)(1))(_dssslsensitivity 1)(_read(7)(39)))))
				(CH1_SLVERR_PROCESS(_arch 8 0 5329(_prcs(_trgt(16))(_sens(0)(1))(_dssslsensitivity 1)(_read(8)(39)))))
				(CH1_DECERR_PROCESS(_arch 9 0 5344(_prcs(_trgt(17))(_sens(0)(1))(_dssslsensitivity 1)(_read(9)(39)))))
				(SLV_SET_PROCESS(_arch 10 0 5360(_prcs(_trgt(13))(_sens(0)(1))(_dssslsensitivity 1)(_read(52)(42)))))
				(INT_SET_PROCESS(_arch 11 0 5372(_prcs(_trgt(12))(_sens(0)(1))(_dssslsensitivity 1)(_read(52)(41)))))
				(DEC_SET_PROCESS(_arch 12 0 5384(_prcs(_trgt(14))(_sens(0)(1))(_dssslsensitivity 1)(_read(52)(43)))))
				(IDLE_PROCESS(_arch 13 0 5397(_prcs(_trgt(11))(_sens(0)(50)(53)(1)(2)(40))(_dssslsensitivity 1))))
				(REG_CH1_DONE(_arch 14 0 5423(_prcs(_trgt(19))(_sens(0)(52)(1)(39))(_dssslsensitivity 1))))
			)
		)
	)
	(_generate GEN_NO_CH1_UPDATE 0 5441(_if 53)
		(_object
			(_prcs
				(line__5443(_arch 15 0 5443(_assignment(_alias((service_ch1)(_string \"0"\)))(_trgt(53)))))
				(line__5444(_arch 16 0 5444(_assignment(_alias((ch1_active_i)(_string \"0"\)))(_trgt(52)))))
				(line__5445(_arch 17 0 5445(_assignment(_alias((ch1_updt_idle)(_string \"0"\)))(_trgt(11)))))
				(line__5446(_arch 18 0 5446(_assignment(_alias((ch1_updt_interr_set)(_string \"0"\)))(_trgt(12)))))
				(line__5447(_arch 19 0 5447(_assignment(_alias((ch1_updt_slverr_set)(_string \"0"\)))(_trgt(13)))))
				(line__5448(_arch 20 0 5448(_assignment(_alias((ch1_updt_decerr_set)(_string \"0"\)))(_trgt(14)))))
				(line__5449(_arch 21 0 5449(_assignment(_alias((ch1_dma_interr_set)(_string \"0"\)))(_trgt(15)))))
				(line__5450(_arch 22 0 5450(_assignment(_alias((ch1_dma_slverr_set)(_string \"0"\)))(_trgt(16)))))
				(line__5451(_arch 23 0 5451(_assignment(_alias((ch1_dma_decerr_set)(_string \"0"\)))(_trgt(17)))))
				(line__5452(_arch 24 0 5452(_assignment(_alias((ch1_updt_ioc_irq_set)(_string \"0"\)))(_trgt(18)))))
				(line__5453(_arch 25 0 5453(_assignment(_alias((ch1_updt_done)(_string \"0"\)))(_trgt(19)))))
			)
		)
	)
	(_generate GEN_CH2_UPDATE 0 5460(_if 54)
		(_object
			(_prcs
				(CH2_ACTIVE_PROCESS(_arch 26 0 5468(_prcs(_trgt(54))(_sens(0)(48)(54)(1)(39))(_dssslsensitivity 1))))
				(line__5484(_arch 27 0 5484(_assignment(_trgt(55))(_sens(2)(20)))))
				(CH2_INTR_PROCESS(_arch 28 0 5492(_prcs(_trgt(35))(_sens(0)(1)(23)(39))(_dssslsensitivity 1))))
				(CH2_INTERR_PROCESS(_arch 29 0 5509(_prcs(_trgt(32))(_sens(0)(1))(_dssslsensitivity 1)(_read(24)(39)))))
				(CH2_SLVERR_PROCESS(_arch 30 0 5524(_prcs(_trgt(33))(_sens(0)(1))(_dssslsensitivity 1)(_read(25)(39)))))
				(CH2_DECERR_PROCESS(_arch 31 0 5539(_prcs(_trgt(34))(_sens(0)(1))(_dssslsensitivity 1)(_read(26)(39)))))
				(SLV_SET_PROCESS(_arch 32 0 5555(_prcs(_trgt(30))(_sens(0)(1))(_dssslsensitivity 1)(_read(54)(42)))))
				(INT_SET_PROCESS(_arch 33 0 5567(_prcs(_trgt(29))(_sens(0)(1))(_dssslsensitivity 1)(_read(54)(41)))))
				(DEC_SET_PROCESS(_arch 34 0 5579(_prcs(_trgt(31))(_sens(0)(1))(_dssslsensitivity 1)(_read(54)(43)))))
				(IDLE_PROCESS(_arch 35 0 5591(_prcs(_trgt(28))(_sens(0)(51)(55)(1)(2)(40))(_dssslsensitivity 1))))
				(REG_CH2_DONE(_arch 36 0 5616(_prcs(_trgt(36))(_sens(0)(54)(1)(39))(_dssslsensitivity 1))))
			)
		)
	)
	(_generate GEN_NO_CH2_UPDATE 0 5635(_if 55)
		(_object
			(_prcs
				(line__5637(_arch 37 0 5637(_assignment(_alias((service_ch2)(_string \"0"\)))(_trgt(55)))))
				(line__5638(_arch 38 0 5638(_assignment(_alias((ch2_active_i)(_string \"0"\)))(_trgt(54)))))
				(line__5639(_arch 39 0 5639(_assignment(_alias((ch2_updt_idle)(_string \"0"\)))(_trgt(28)))))
				(line__5640(_arch 40 0 5640(_assignment(_alias((ch2_updt_interr_set)(_string \"0"\)))(_trgt(29)))))
				(line__5641(_arch 41 0 5641(_assignment(_alias((ch2_updt_slverr_set)(_string \"0"\)))(_trgt(30)))))
				(line__5642(_arch 42 0 5642(_assignment(_alias((ch2_updt_decerr_set)(_string \"0"\)))(_trgt(31)))))
				(line__5643(_arch 43 0 5643(_assignment(_alias((ch2_dma_interr_set)(_string \"0"\)))(_trgt(32)))))
				(line__5644(_arch 44 0 5644(_assignment(_alias((ch2_dma_slverr_set)(_string \"0"\)))(_trgt(33)))))
				(line__5645(_arch 45 0 5645(_assignment(_alias((ch2_dma_decerr_set)(_string \"0"\)))(_trgt(34)))))
				(line__5646(_arch 46 0 5646(_assignment(_alias((ch2_updt_ioc_irq_set)(_string \"0"\)))(_trgt(35)))))
				(line__5647(_arch 47 0 5647(_assignment(_alias((ch2_updt_done)(_string \"0"\)))(_trgt(36)))))
			)
		)
	)
	(_object
		(_type(_int ~INTEGER~range~32~to~64~12 0 4953(_scalar (_to i 32 i 64))))
		(_gen(_int C_M_AXI_SG_ADDR_WIDTH 0 0 4953 \32\ (_ent gms((i 32)))))
		(_type(_int ~INTEGER~range~0~to~1~12 0 4956(_scalar (_to i 0 i 1))))
		(_gen(_int C_INCLUDE_CH1 1 0 4956 \1\ (_ent gms((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~121 0 4961(_scalar (_to i 0 i 1))))
		(_gen(_int C_INCLUDE_CH2 2 0 4961 \1\ (_ent gms((i 1)))))
		(_type(_int ~INTEGER~range~1~to~16~12 0 4966(_scalar (_to i 1 i 16))))
		(_gen(_int C_SG_CH1_WORDS_TO_UPDATE 3 0 4966 \8\ (_ent gms((i 8)))))
		(_type(_int ~INTEGER~range~0~to~15~12 0 4969(_scalar (_to i 0 i 15))))
		(_gen(_int C_SG_CH1_FIRST_UPDATE_WORD 4 0 4969 \0\ (_ent((i 0)))))
		(_type(_int ~INTEGER~range~1~to~16~122 0 4972(_scalar (_to i 1 i 16))))
		(_gen(_int C_SG_CH2_WORDS_TO_UPDATE 5 0 4972 \8\ (_ent gms((i 8)))))
		(_type(_int ~INTEGER~range~0~to~15~123 0 4975(_scalar (_to i 0 i 15))))
		(_gen(_int C_SG_CH2_FIRST_UPDATE_WORD 6 0 4975 \0\ (_ent((i 0)))))
		(_port(_int m_axi_sg_aclk -1 0 4983(_ent(_in)(_event))))
		(_port(_int m_axi_sg_aresetn -1 0 4984(_ent(_in))))
		(_port(_int ftch_error -1 0 4986(_ent(_in))))
		(_port(_int ch1_updt_queue_empty -1 0 4989(_ent(_in))))
		(_port(_int ch1_updt_curdesc_wren -1 0 4990(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_SG_ADDR_WIDTH-1~downto~0}~12 0 4991(_array -1((_dto c 56 i 0)))))
		(_port(_int ch1_updt_curdesc 7 0 4991(_ent(_in))))
		(_port(_int ch1_updt_ioc -1 0 4993(_ent(_in))))
		(_port(_int ch1_dma_interr -1 0 4994(_ent(_in))))
		(_port(_int ch1_dma_slverr -1 0 4995(_ent(_in))))
		(_port(_int ch1_dma_decerr -1 0 4996(_ent(_in))))
		(_port(_int ch1_updt_active -1 0 4997(_ent(_out))))
		(_port(_int ch1_updt_idle -1 0 4998(_ent(_out))))
		(_port(_int ch1_updt_interr_set -1 0 4999(_ent(_out))))
		(_port(_int ch1_updt_slverr_set -1 0 5000(_ent(_out))))
		(_port(_int ch1_updt_decerr_set -1 0 5001(_ent(_out))))
		(_port(_int ch1_dma_interr_set -1 0 5002(_ent(_out))))
		(_port(_int ch1_dma_slverr_set -1 0 5003(_ent(_out))))
		(_port(_int ch1_dma_decerr_set -1 0 5004(_ent(_out))))
		(_port(_int ch1_updt_ioc_irq_set -1 0 5005(_ent(_out))))
		(_port(_int ch1_updt_done -1 0 5006(_ent(_out))))
		(_port(_int ch2_updt_queue_empty -1 0 5009(_ent(_in))))
		(_port(_int ch2_updt_curdesc_wren -1 0 5010(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_SG_ADDR_WIDTH-1~downto~0}~125 0 5011(_array -1((_dto c 57 i 0)))))
		(_port(_int ch2_updt_curdesc 8 0 5011(_ent(_in))))
		(_port(_int ch2_updt_ioc -1 0 5013(_ent(_in))))
		(_port(_int ch2_dma_interr -1 0 5014(_ent(_in))))
		(_port(_int ch2_dma_slverr -1 0 5015(_ent(_in))))
		(_port(_int ch2_dma_decerr -1 0 5016(_ent(_in))))
		(_port(_int ch2_updt_active -1 0 5017(_ent(_out))))
		(_port(_int ch2_updt_idle -1 0 5018(_ent(_out))))
		(_port(_int ch2_updt_interr_set -1 0 5019(_ent(_out))))
		(_port(_int ch2_updt_slverr_set -1 0 5020(_ent(_out))))
		(_port(_int ch2_updt_decerr_set -1 0 5021(_ent(_out))))
		(_port(_int ch2_dma_interr_set -1 0 5022(_ent(_out))))
		(_port(_int ch2_dma_slverr_set -1 0 5023(_ent(_out))))
		(_port(_int ch2_dma_decerr_set -1 0 5024(_ent(_out))))
		(_port(_int ch2_updt_ioc_irq_set -1 0 5025(_ent(_out))))
		(_port(_int ch2_updt_done -1 0 5026(_ent(_out))))
		(_port(_int updt_cmnd_wr -1 0 5029(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_M_AXI_SG_ADDR_WIDTH+CMD_BASE_WIDTH}-1~downto~0}~12 0 5030(_array -1((_dto c 58 i 0)))))
		(_port(_int updt_cmnd_data 9 0 5030(_ent(_out))))
		(_port(_int updt_done -1 0 5034(_ent(_in))))
		(_port(_int updt_error -1 0 5035(_ent(_in))))
		(_port(_int updt_interr -1 0 5036(_ent(_in))))
		(_port(_int updt_slverr -1 0 5037(_ent(_in))))
		(_port(_int updt_decerr -1 0 5038(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_SG_ADDR_WIDTH-1~downto~0}~127 0 5039(_array -1((_dto c 59 i 0)))))
		(_port(_int updt_error_addr 10 0 5039(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 5062(_array -1((_dto i 3 i 0)))))
		(_cnst(_int UPDATE_CMD_TAG 11 0 5062(_arch((_others(i 2))))))
		(_cnst(_int UPDATE_CMD_TYPE -1 0 5064(_arch((i 2)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 5066(_array -1((_dto i 7 i 0)))))
		(_cnst(_int UPDATE_MSB_IGNORED 12 0 5066(_arch((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 5068(_array -1((_dto i 15 i 0)))))
		(_cnst(_int UPDATE_LSB_IGNORED 13 0 5068(_arch((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{SG_BTT_WIDTH-1~downto~0}~13 0 5070(_array -1((_dto i 6 i 0)))))
		(_cnst(_int UPDATE_CH1_CMD_BTT 14 0 5070(_arch gms(_code 60))))
		(_type(_int ~STD_LOGIC_VECTOR{SG_BTT_WIDTH-1~downto~0}~132 0 5074(_array -1((_dto i 6 i 0)))))
		(_cnst(_int UPDATE_CH2_CMD_BTT 15 0 5074(_arch gms(_code 61))))
		(_type(_int ~STD_LOGIC_VECTOR{DATAMOVER_CMD_RSVMSB_BOFST+C_M_AXI_SG_ADDR_WIDTH~downto~DATAMOVER_CMD_RSVLSB_BOFST+C_M_AXI_SG_ADDR_WIDTH}~13 0 5078(_array -1((_range 62)))))
		(_cnst(_int UPDATE_CMD_RSVD 16 0 5078(_arch((_others(i 2))))))
		(_cnst(_int UPDATE_CH1_ADDR_OFFSET -2 0 5083(_arch gms(_code 63))))
		(_cnst(_int UPDATE_CH2_ADDR_OFFSET -2 0 5085(_arch gms(_code 64))))
		(_type(_int SG_UPDATE_STATE_TYPE 0 5091(_enum1 idle get_update_pntr update_descriptor update_status update_error (_to i 0 i 4))))
		(_sig(_int updt_cs 17 0 5099(_arch(_uni))))
		(_sig(_int updt_ns 17 0 5100(_arch(_uni))))
		(_sig(_int ch1_active_set -1 0 5104(_arch(_uni((i 2))))))
		(_sig(_int ch2_active_set -1 0 5105(_arch(_uni((i 2))))))
		(_sig(_int write_cmnd_cmb -1 0 5106(_arch(_uni((i 2))))))
		(_sig(_int ch1_updt_sm_idle -1 0 5107(_arch(_uni((i 2))))))
		(_sig(_int ch2_updt_sm_idle -1 0 5108(_arch(_uni((i 2))))))
		(_sig(_int ch1_active_i -1 0 5111(_arch(_uni((i 2))))))
		(_sig(_int service_ch1 -1 0 5112(_arch(_uni((i 2))))))
		(_sig(_int ch2_active_i -1 0 5114(_arch(_uni((i 2))))))
		(_sig(_int service_ch2 -1 0 5115(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_SG_ADDR_WIDTH-1~downto~0}~13 0 5117(_array -1((_dto c 65 i 0)))))
		(_sig(_int update_address 18 0 5117(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{SG_BTT_WIDTH-1~downto~0}~134 0 5119(_array -1((_dto i 6 i 0)))))
		(_sig(_int update_cmd_btt 19 0 5119(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__5127(_arch 0 0 5127(_assignment(_alias((ch1_updt_active)(ch1_active_i)))(_simpleassign BUF)(_trgt(10))(_sens(52)))))
			(line__5128(_arch 1 0 5128(_assignment(_alias((ch2_updt_active)(ch2_active_i)))(_simpleassign BUF)(_trgt(27))(_sens(54)))))
			(SG_UPDT_MACHINE(_arch 2 0 5133(_prcs(_simple)(_trgt(46)(47)(48)(49)(50)(51))(_sens(45)(52)(53)(54)(55)(4)(21)(39)(40)))))
			(REGISTER_STATE(_arch 3 0 5249(_prcs(_trgt(45))(_sens(0)(46)(1))(_dssslsensitivity 1))))
			(REG_UPDATE_ADDRESS(_arch 48 0 5655(_prcs(_trgt(56))(_sens(0)(1)(4)(5)(21)(22))(_dssslsensitivity 1))))
			(line__5674(_arch 49 0 5674(_assignment(_trgt(57))(_sens(52)))))
			(GEN_DATAMOVER_CMND(_arch 50 0 5681(_prcs(_trgt(37)(38))(_sens(0)(49)(56)(57)(1))(_dssslsensitivity 1))))
			(LOG_ERROR_ADDR(_arch 51 0 5709(_prcs(_trgt(44))(_sens(0)(56(_range 66))(1))(_dssslsensitivity 1)(_read(49)(56(_range 67))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_var(_ext axi_vdma_v6_3_8.axi_sg_pkg.CMD_BASE_WIDTH(2 CMD_BASE_WIDTH)))
		(_var(_ext axi_vdma_v6_3_8.axi_sg_pkg.SG_BTT_WIDTH(2 SG_BTT_WIDTH)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_var(_ext axi_vdma_v6_3_8.axi_sg_pkg.DATAMOVER_CMD_RSVMSB_BOFST(2 DATAMOVER_CMD_RSVMSB_BOFST)))
		(_var(_ext axi_vdma_v6_3_8.axi_sg_pkg.DATAMOVER_CMD_RSVLSB_BOFST(2 DATAMOVER_CMD_RSVLSB_BOFST)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
		(_var(_ext axi_vdma_v6_3_8.axi_sg_pkg.SG_ADDR_LSB(2 SG_ADDR_LSB)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(.(axi_sg_pkg))(ieee(NUMERIC_STD))(ieee(std_logic_misc))(unisim(VCOMPONENTS)))
	(_static
		(33686018 514)
	)
	(_model . implementation 68 -1)
)
V 000055 55 8720          1580965286901 implementation
(_unit VHDL(axi_sg_updt_mngr 0 5842(implementation 0 5944))
	(_version vde)
	(_time 1580965286902 2020.02.05 23:01:26)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_vdma_v6_3/hdl/axi_vdma_v6_3_rfs.vhd\))
	(_parameters tan)
	(_code 3d326f39616a60286b3b3e682a643a3a383a3d3b393a39)
	(_ent
		(_time 1580965286899)
	)
	(_inst I_UPDT_SG 0 5986(_ent . axi_sg_updt_sm)
		(_gen
			((C_M_AXI_SG_ADDR_WIDTH)(_code 1))
			((C_INCLUDE_CH1)(_code 2))
			((C_INCLUDE_CH2)(_code 3))
			((C_SG_CH1_WORDS_TO_UPDATE)(_code 4))
			((C_SG_CH1_FIRST_UPDATE_WORD)(_code 5))
			((C_SG_CH2_WORDS_TO_UPDATE)(_code 6))
			((C_SG_CH2_FIRST_UPDATE_WORD)(_code 7))
		)
		(_port
			((m_axi_sg_aclk)(m_axi_sg_aclk))
			((m_axi_sg_aresetn)(m_axi_sg_aresetn))
			((ftch_error)(ftch_error))
			((ch1_updt_queue_empty)(ch1_updt_queue_empty))
			((ch1_updt_curdesc_wren)(ch1_updt_curdesc_wren))
			((ch1_updt_curdesc)(ch1_updt_curdesc))
			((ch1_updt_ioc)(ch1_updt_ioc))
			((ch1_dma_interr)(ch1_dma_interr))
			((ch1_dma_slverr)(ch1_dma_slverr))
			((ch1_dma_decerr)(ch1_dma_decerr))
			((ch1_updt_active)(ch1_updt_active))
			((ch1_updt_idle)(ch1_updt_idle))
			((ch1_updt_interr_set)(ch1_updt_interr_set))
			((ch1_updt_slverr_set)(ch1_updt_slverr_set))
			((ch1_updt_decerr_set)(ch1_updt_decerr_set))
			((ch1_dma_interr_set)(ch1_dma_interr_set))
			((ch1_dma_slverr_set)(ch1_dma_slverr_set))
			((ch1_dma_decerr_set)(ch1_dma_decerr_set))
			((ch1_updt_ioc_irq_set)(ch1_updt_ioc_irq_set))
			((ch1_updt_done)(ch1_updt_done))
			((ch2_updt_queue_empty)(ch2_updt_queue_empty))
			((ch2_updt_curdesc_wren)(ch2_updt_curdesc_wren))
			((ch2_updt_curdesc)(ch2_updt_curdesc))
			((ch2_updt_ioc)(ch2_updt_ioc))
			((ch2_dma_interr)(ch2_dma_interr))
			((ch2_dma_slverr)(ch2_dma_slverr))
			((ch2_dma_decerr)(ch2_dma_decerr))
			((ch2_updt_active)(ch2_updt_active))
			((ch2_updt_idle)(ch2_updt_idle))
			((ch2_updt_interr_set)(ch2_updt_interr_set))
			((ch2_updt_slverr_set)(ch2_updt_slverr_set))
			((ch2_updt_decerr_set)(ch2_updt_decerr_set))
			((ch2_dma_interr_set)(ch2_dma_interr_set))
			((ch2_dma_slverr_set)(ch2_dma_slverr_set))
			((ch2_dma_decerr_set)(ch2_dma_decerr_set))
			((ch2_updt_ioc_irq_set)(ch2_updt_ioc_irq_set))
			((ch2_updt_done)(ch2_updt_done))
			((updt_cmnd_wr)(updt_cmnd_wr))
			((updt_cmnd_data)(updt_cmnd_data))
			((updt_done)(updt_done))
			((updt_error)(updt_error_i))
			((updt_interr)(updt_interr))
			((updt_slverr)(updt_slverr))
			((updt_decerr)(updt_decerr))
			((updt_error_addr)(updt_error_addr))
		)
	)
	(_inst I_UPDT_CMDSTS_IF 0 6061(_ent . axi_sg_updt_cmdsts_if)
		(_gen
			((C_M_AXI_SG_ADDR_WIDTH)(_code 8))
		)
		(_port
			((m_axi_sg_aclk)(m_axi_sg_aclk))
			((m_axi_sg_aresetn)(m_axi_sg_aresetn))
			((updt_cmnd_wr)(updt_cmnd_wr))
			((updt_cmnd_data)(updt_cmnd_data))
			((s_axis_updt_cmd_tvalid)(s_axis_updt_cmd_tvalid))
			((s_axis_updt_cmd_tready)(s_axis_updt_cmd_tready))
			((s_axis_updt_cmd_tdata)(s_axis_updt_cmd_tdata))
			((m_axis_updt_sts_tvalid)(m_axis_updt_sts_tvalid))
			((m_axis_updt_sts_tready)(m_axis_updt_sts_tready))
			((m_axis_updt_sts_tdata)(m_axis_updt_sts_tdata))
			((m_axis_updt_sts_tkeep)(m_axis_updt_sts_tkeep))
			((s2mm_err)(s2mm_err))
			((updt_done)(updt_done))
			((updt_error)(updt_error_i))
			((updt_interr)(updt_interr))
			((updt_slverr)(updt_slverr))
			((updt_decerr)(updt_decerr))
		)
	)
	(_object
		(_type(_int ~INTEGER~range~32~to~64~12 0 5844(_scalar (_to i 32 i 64))))
		(_gen(_int C_M_AXI_SG_ADDR_WIDTH 0 0 5844 \32\ (_ent gms((i 32)))))
		(_type(_int ~INTEGER~range~0~to~1~12 0 5847(_scalar (_to i 0 i 1))))
		(_gen(_int C_INCLUDE_CH1 1 0 5847 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~121 0 5852(_scalar (_to i 0 i 1))))
		(_gen(_int C_INCLUDE_CH2 2 0 5852 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~1~to~16~12 0 5857(_scalar (_to i 1 i 16))))
		(_gen(_int C_SG_CH1_WORDS_TO_UPDATE 3 0 5857 \8\ (_ent((i 8)))))
		(_type(_int ~INTEGER~range~0~to~15~12 0 5860(_scalar (_to i 0 i 15))))
		(_gen(_int C_SG_CH1_FIRST_UPDATE_WORD 4 0 5860 \0\ (_ent((i 0)))))
		(_type(_int ~INTEGER~range~1~to~16~122 0 5863(_scalar (_to i 1 i 16))))
		(_gen(_int C_SG_CH2_WORDS_TO_UPDATE 5 0 5863 \8\ (_ent((i 8)))))
		(_type(_int ~INTEGER~range~0~to~15~123 0 5866(_scalar (_to i 0 i 15))))
		(_gen(_int C_SG_CH2_FIRST_UPDATE_WORD 6 0 5866 \0\ (_ent((i 0)))))
		(_port(_int m_axi_sg_aclk -1 0 5875(_ent(_in))))
		(_port(_int m_axi_sg_aresetn -1 0 5876(_ent(_in))))
		(_port(_int ch1_updt_queue_empty -1 0 5880(_ent(_in))))
		(_port(_int ch1_updt_curdesc_wren -1 0 5881(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_SG_ADDR_WIDTH-1~downto~0}~12 0 5882(_array -1((_dto c 9 i 0)))))
		(_port(_int ch1_updt_curdesc 7 0 5882(_ent(_in))))
		(_port(_int ch1_updt_ioc -1 0 5884(_ent(_in))))
		(_port(_int ch1_updt_idle -1 0 5885(_ent(_out))))
		(_port(_int ch1_updt_active -1 0 5886(_ent(_out))))
		(_port(_int ch1_updt_ioc_irq_set -1 0 5887(_ent(_out))))
		(_port(_int ch1_updt_interr_set -1 0 5888(_ent(_out))))
		(_port(_int ch1_updt_slverr_set -1 0 5889(_ent(_out))))
		(_port(_int ch1_updt_decerr_set -1 0 5890(_ent(_out))))
		(_port(_int ch1_dma_interr -1 0 5891(_ent(_in))))
		(_port(_int ch1_dma_slverr -1 0 5892(_ent(_in))))
		(_port(_int ch1_dma_decerr -1 0 5893(_ent(_in))))
		(_port(_int ch1_dma_interr_set -1 0 5894(_ent(_out))))
		(_port(_int ch1_dma_slverr_set -1 0 5895(_ent(_out))))
		(_port(_int ch1_dma_decerr_set -1 0 5896(_ent(_out))))
		(_port(_int ch1_updt_done -1 0 5897(_ent(_out))))
		(_port(_int ch2_updt_queue_empty -1 0 5900(_ent(_in))))
		(_port(_int ch2_updt_curdesc_wren -1 0 5901(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_SG_ADDR_WIDTH-1~downto~0}~125 0 5902(_array -1((_dto c 10 i 0)))))
		(_port(_int ch2_updt_curdesc 8 0 5902(_ent(_in))))
		(_port(_int ch2_updt_ioc -1 0 5904(_ent(_in))))
		(_port(_int ch2_updt_idle -1 0 5905(_ent(_out))))
		(_port(_int ch2_updt_active -1 0 5906(_ent(_out))))
		(_port(_int ch2_updt_ioc_irq_set -1 0 5907(_ent(_out))))
		(_port(_int ch2_updt_interr_set -1 0 5908(_ent(_out))))
		(_port(_int ch2_updt_slverr_set -1 0 5909(_ent(_out))))
		(_port(_int ch2_updt_decerr_set -1 0 5910(_ent(_out))))
		(_port(_int ch2_dma_interr -1 0 5911(_ent(_in))))
		(_port(_int ch2_dma_slverr -1 0 5912(_ent(_in))))
		(_port(_int ch2_dma_decerr -1 0 5913(_ent(_in))))
		(_port(_int ch2_dma_interr_set -1 0 5914(_ent(_out))))
		(_port(_int ch2_dma_slverr_set -1 0 5915(_ent(_out))))
		(_port(_int ch2_dma_decerr_set -1 0 5916(_ent(_out))))
		(_port(_int ch2_updt_done -1 0 5917(_ent(_out))))
		(_port(_int s_axis_updt_cmd_tvalid -1 0 5920(_ent(_out))))
		(_port(_int s_axis_updt_cmd_tready -1 0 5921(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_M_AXI_SG_ADDR_WIDTH+CMD_BASE_WIDTH}-1~downto~0}~12 0 5922(_array -1((_dto c 11 i 0)))))
		(_port(_int s_axis_updt_cmd_tdata 9 0 5922(_ent(_out))))
		(_port(_int m_axis_updt_sts_tvalid -1 0 5926(_ent(_in))))
		(_port(_int m_axis_updt_sts_tready -1 0 5927(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 5928(_array -1((_dto i 7 i 0)))))
		(_port(_int m_axis_updt_sts_tdata 10 0 5928(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~downto~0}~12 0 5929(_array -1((_dto i 0 i 0)))))
		(_port(_int m_axis_updt_sts_tkeep 11 0 5929(_ent(_in))))
		(_port(_int s2mm_err -1 0 5930(_ent(_in))))
		(_port(_int ftch_error -1 0 5932(_ent(_in))))
		(_port(_int updt_error -1 0 5933(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_SG_ADDR_WIDTH-1~downto~0}~127 0 5934(_array -1((_dto c 12 i 0)))))
		(_port(_int updt_error_addr 12 0 5934(_ent(_out))))
		(_sig(_int updt_cmnd_wr -1 0 5963(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_M_AXI_SG_ADDR_WIDTH+CMD_BASE_WIDTH}-1~downto~0}~13 0 5964(_array -1((_dto c 13 i 0)))))
		(_sig(_int updt_cmnd_data 13 0 5964(_arch(_uni((_others(i 2)))))))
		(_sig(_int updt_done -1 0 5969(_arch(_uni((i 2))))))
		(_sig(_int updt_error_i -1 0 5970(_arch(_uni((i 2))))))
		(_sig(_int updt_interr -1 0 5971(_arch(_uni((i 2))))))
		(_sig(_int updt_slverr -1 0 5972(_arch(_uni((i 2))))))
		(_sig(_int updt_decerr -1 0 5973(_arch(_uni((i 2))))))
		(_prcs
			(line__5980(_arch 0 0 5980(_assignment(_alias((updt_error)(updt_error_i)))(_simpleassign BUF)(_trgt(45))(_sens(50)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_var(_ext axi_vdma_v6_3_8.axi_sg_pkg.CMD_BASE_WIDTH(2 CMD_BASE_WIDTH)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(.(axi_sg_pkg))(ieee(NUMERIC_STD))(ieee(std_logic_misc))(unisim(VCOMPONENTS)))
	(_model . implementation 14 -1)
)
V 000055 55 14390         1580965286910 implementation
(_unit VHDL(axi_sg_updt_queue 0 6227(implementation 0 6315))
	(_version vde)
	(_time 1580965286911 2020.02.05 23:01:26)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_vdma_v6_3/hdl/axi_vdma_v6_3_rfs.vhd\))
	(_parameters tan)
	(_code 4c431e4f171b11591a491b4a5b154b4b494b4c4a484b48)
	(_ent
		(_time 1580965286907)
	)
	(_generate GEN_Q_FOR_SYNC 0 6524(_if 29)
		(_inst I_UPDT_DATA_FIFO 0 6527(_ent lib_fifo_v1_0_14 sync_fifo_fg)
			(_gen
				((C_FAMILY)(_code 30))
				((C_DCOUNT_WIDTH)(_code 31))
				((C_HAS_DCOUNT)(_code 32))
				((C_HAS_RD_ACK)(_code 33))
				((C_HAS_RD_ERR)(_code 34))
				((C_HAS_WR_ACK)(_code 35))
				((C_HAS_WR_ERR)(_code 36))
				((C_HAS_ALMOST_FULL)(_code 37))
				((C_MEMORY_TYPE)(_code 38))
				((C_PORTS_DIFFER)(_code 39))
				((C_RD_ACK_LOW)(_code 40))
				((C_READ_DATA_WIDTH)(_code 41))
				((C_READ_DEPTH)(_code 42))
				((C_RD_ERR_LOW)(_code 43))
				((C_WR_ACK_LOW)(_code 44))
				((C_WR_ERR_LOW)(_code 45))
				((C_PRELOAD_REGS)(_code 46))
				((C_PRELOAD_LATENCY)(_code 47))
				((C_WRITE_DATA_WIDTH)(_code 48))
				((C_WRITE_DEPTH)(_code 49))
			)
			(_port
				((Clk)(m_axi_sg_aclk))
				((Sinit)(sinit))
				((Din)(ptr_queue_din))
				((Wr_en)(ptr_queue_wren))
				((Rd_en)(ptr_queue_rden))
				((Dout)(ptr_queue_dout))
				((Almost_full)(_open))
				((Full)(ptr_queue_full))
				((Empty)(ptr_queue_empty))
				((Rd_ack)(_open))
				((Wr_ack)(_open))
				((Rd_err)(_open))
				((Wr_err)(_open))
				((Data_count)(_open))
			)
		)
		(_inst I_UPDT_STS_FIFO 0 6570(_ent lib_fifo_v1_0_14 sync_fifo_fg)
			(_gen
				((C_FAMILY)(_code 50))
				((C_DCOUNT_WIDTH)(_code 51))
				((C_HAS_DCOUNT)(_code 52))
				((C_HAS_RD_ACK)(_code 53))
				((C_HAS_RD_ERR)(_code 54))
				((C_HAS_WR_ACK)(_code 55))
				((C_HAS_WR_ERR)(_code 56))
				((C_HAS_ALMOST_FULL)(_code 57))
				((C_MEMORY_TYPE)(_code 58))
				((C_PORTS_DIFFER)(_code 59))
				((C_RD_ACK_LOW)(_code 60))
				((C_READ_DATA_WIDTH)(_code 61))
				((C_READ_DEPTH)(_code 62))
				((C_RD_ERR_LOW)(_code 63))
				((C_WR_ACK_LOW)(_code 64))
				((C_WR_ERR_LOW)(_code 65))
				((C_PRELOAD_REGS)(_code 66))
				((C_PRELOAD_LATENCY)(_code 67))
				((C_WRITE_DATA_WIDTH)(_code 68))
				((C_WRITE_DEPTH)(_code 69))
			)
			(_port
				((Clk)(m_axi_sg_aclk))
				((Sinit)(sinit))
				((Din)(sts_queue_din))
				((Wr_en)(sts_queue_wren))
				((Rd_en)(sts_queue_rden))
				((Dout)(sts_queue_dout))
				((Almost_full)(_open))
				((Full)(sts_queue_full))
				((Empty)(sts_queue_empty))
				((Rd_ack)(_open))
				((Wr_ack)(_open))
				((Rd_err)(_open))
				((Wr_err)(_open))
				((Data_count)(_open))
			)
		)
	)
	(_generate GEN_Q_FOR_ASYNC 0 6615(_if 70)
		(_inst I_UPDT_DATA_FIFO 0 6620(_ent . axi_sg_afifo_autord)
			(_gen
				((C_DWIDTH)(_code 71))
				((C_DEPTH)(_code 72))
				((C_CNT_WIDTH)(_code 73))
				((C_USE_BLKMEM)(_code 74))
				((C_FAMILY)(_code 75))
			)
			(_port
				((AFIFO_Ainit)(sinit))
				((AFIFO_Wr_clk)(m_axi_sg_aclk))
				((AFIFO_Wr_en)(ptr_queue_wren))
				((AFIFO_Din)(ptr_queue_din))
				((AFIFO_Rd_clk)(s_axis_updt_aclk))
				((AFIFO_Rd_en)(ptr_queue_rden))
				((AFIFO_Clr_Rd_Data_Valid)(_code 76))
				((AFIFO_DValid)(_open))
				((AFIFO_Dout)(ptr_queue_dout))
				((AFIFO_Full)(ptr_queue_full))
				((AFIFO_Empty)(ptr_queue_empty))
				((AFIFO_Almost_full)(_open))
				((AFIFO_Almost_empty)(_open))
				((AFIFO_Wr_count)(_open))
				((AFIFO_Rd_count)(_open))
				((AFIFO_Corr_Rd_count)(_open))
				((AFIFO_Corr_Rd_count_minus1)(_open))
				((AFIFO_Rd_ack)(_open))
			)
		)
		(_inst I_UPDT_STS_FIFO 0 6654(_ent . axi_sg_afifo_autord)
			(_gen
				((C_DWIDTH)(_code 77))
				((C_DEPTH)(_code 78))
				((C_CNT_WIDTH)(_code 79))
				((C_USE_BLKMEM)(_code 80))
				((C_FAMILY)(_code 81))
			)
			(_port
				((AFIFO_Ainit)(sinit))
				((AFIFO_Wr_clk)(s_axis_updt_aclk))
				((AFIFO_Wr_en)(sts_queue_wren))
				((AFIFO_Din)(sts_queue_din))
				((AFIFO_Rd_clk)(m_axi_sg_aclk))
				((AFIFO_Rd_en)(sts_queue_rden))
				((AFIFO_Clr_Rd_Data_Valid)(_code 82))
				((AFIFO_DValid)(_open))
				((AFIFO_Dout)(sts_queue_dout))
				((AFIFO_Full)(sts_queue_full))
				((AFIFO_Empty)(sts_queue_empty))
				((AFIFO_Almost_full)(_open))
				((AFIFO_Almost_empty)(_open))
				((AFIFO_Wr_count)(_open))
				((AFIFO_Rd_count)(_open))
				((AFIFO_Corr_Rd_count)(_open))
				((AFIFO_Corr_Rd_count_minus1)(_open))
				((AFIFO_Rd_ack)(_open))
			)
		)
	)
	(_generate GEN_UPPER_MSB_CURDESC 0 6801(_if 83)
		(_object
			(_prcs
				(REG_MSB_CURPNTR(_arch 21 0 6806(_prcs(_trgt(3)(4(d_63_32)))(_sens(0)(28)(41(_range 84))(1))(_dssslsensitivity 1)(_read(41(_range 85))))))
			)
		)
	)
	(_generate GEN_NO_UPR_MSB_CURDESC 0 6829(_if 86)
		(_object
			(_prcs
				(REG_MSB_CURPNTR(_arch 22 0 6836(_prcs(_trgt(3))(_sens(0)(28)(1))(_dssslsensitivity 1))))
			)
		)
	)
	(_object
		(_type(_int ~INTEGER~range~32~to~64~12 0 6229(_scalar (_to i 32 i 64))))
		(_gen(_int C_M_AXI_SG_ADDR_WIDTH 0 0 6229 \32\ (_ent gms((i 32)))))
		(_type(_int ~INTEGER~range~32~to~32~12 0 6232(_scalar (_to i 32 i 32))))
		(_gen(_int C_M_AXIS_UPDT_DATA_WIDTH 1 0 6232 \32\ (_ent gms((i 32)))))
		(_type(_int ~INTEGER~range~32~to~32~121 0 6235(_scalar (_to i 32 i 32))))
		(_gen(_int C_S_AXIS_UPDPTR_TDATA_WIDTH 2 0 6235 \32\ (_ent gms((i 32)))))
		(_type(_int ~INTEGER~range~33~to~33~12 0 6238(_scalar (_to i 33 i 33))))
		(_gen(_int C_S_AXIS_UPDSTS_TDATA_WIDTH 3 0 6238 \33\ (_ent gms((i 33)))))
		(_type(_int ~INTEGER~range~0~to~8~12 0 6241(_scalar (_to i 0 i 8))))
		(_gen(_int C_SG_UPDT_DESC2QUEUE 4 0 6241 \0\ (_ent((i 0)))))
		(_type(_int ~INTEGER~range~1~to~16~12 0 6245(_scalar (_to i 1 i 16))))
		(_gen(_int C_SG_WORDS_TO_UPDATE 5 0 6245 \8\ (_ent((i 8)))))
		(_type(_int ~INTEGER~range~0~to~1~12 0 6248(_scalar (_to i 0 i 1))))
		(_gen(_int C_AXIS_IS_ASYNC 6 0 6248 \0\ (_ent gms((i 0)))))
		(_type(_int ~STRING~12 0 6253(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int C_FAMILY 7 0 6253(_ent(_string \"virtex6"\))))
		(_port(_int m_axi_sg_aclk -2 0 6260(_ent(_in)(_event))))
		(_port(_int m_axi_sg_aresetn -2 0 6261(_ent(_in))))
		(_port(_int s_axis_updt_aclk -2 0 6262(_ent(_in))))
		(_port(_int updt_curdesc_wren -2 0 6267(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_SG_ADDR_WIDTH-1~downto~0}~12 0 6268(_array -2((_dto c 87 i 0)))))
		(_port(_int updt_curdesc 8 0 6268(_ent(_out))))
		(_port(_int updt_active -2 0 6270(_ent(_in))))
		(_port(_int updt_queue_empty -2 0 6271(_ent(_out))))
		(_port(_int updt_ioc -2 0 6272(_ent(_out))))
		(_port(_int updt_ioc_irq_set -2 0 6273(_ent(_in))))
		(_port(_int dma_interr -2 0 6275(_ent(_out))))
		(_port(_int dma_slverr -2 0 6276(_ent(_out))))
		(_port(_int dma_decerr -2 0 6277(_ent(_out))))
		(_port(_int dma_interr_set -2 0 6278(_ent(_in))))
		(_port(_int dma_slverr_set -2 0 6279(_ent(_in))))
		(_port(_int dma_decerr_set -2 0 6280(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXIS_UPDPTR_TDATA_WIDTH-1~downto~0}~12 0 6286(_array -2((_dto c 88 i 0)))))
		(_port(_int s_axis_updtptr_tdata 9 0 6286(_ent(_in))))
		(_port(_int s_axis_updtptr_tvalid -2 0 6288(_ent(_in))))
		(_port(_int s_axis_updtptr_tready -2 0 6289(_ent(_out))))
		(_port(_int s_axis_updtptr_tlast -2 0 6290(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXIS_UPDSTS_TDATA_WIDTH-1~downto~0}~12 0 6293(_array -2((_dto c 89 i 0)))))
		(_port(_int s_axis_updtsts_tdata 10 0 6293(_ent(_in))))
		(_port(_int s_axis_updtsts_tvalid -2 0 6295(_ent(_in))))
		(_port(_int s_axis_updtsts_tready -2 0 6296(_ent(_out))))
		(_port(_int s_axis_updtsts_tlast -2 0 6297(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXIS_UPDT_DATA_WIDTH-1~downto~0}~12 0 6303(_array -2((_dto c 90 i 0)))))
		(_port(_int m_axis_updt_tdata 11 0 6303(_ent(_out))))
		(_port(_int m_axis_updt_tlast -2 0 6305(_ent(_out))))
		(_port(_int m_axis_updt_tvalid -2 0 6306(_ent(_out))))
		(_port(_int m_axis_updt_tready -2 0 6307(_ent(_in))))
		(_cnst(_int USE_LOGIC_FIFOS -3 0 6328(_arch((i 0)))))
		(_cnst(_int USE_BRAM_FIFOS -3 0 6329(_arch((i 1)))))
		(_cnst(_int UPDATE_QUEUE_DEPTH -3 0 6334(_arch gms(_code 91))))
		(_cnst(_int UPDATE_QUEUE_CNT_WIDTH -3 0 6339(_arch gms(_code 92))))
		(_cnst(_int UPD_Q_MEMORY_TYPE -3 0 6342(_arch gms(_code 93))))
		(_cnst(_int UPDATE_STS_QUEUE_DEPTH -3 0 6346(_arch gms(_code 94))))
		(_cnst(_int STS_Q_MEMORY_TYPE -3 0 6349(_arch gms(_code 95))))
		(_cnst(_int UPDATE_STS_QUEUE_CNT_WIDTH -3 0 6352(_arch gms(_code 96))))
		(_sig(_int write_curdesc_lsb -2 0 6358(_arch(_uni((i 2))))))
		(_sig(_int write_curdesc_msb -2 0 6359(_arch(_uni((i 2))))))
		(_sig(_int updt_active_d1 -2 0 6360(_arch(_uni((i 2))))))
		(_sig(_int updt_active_re -2 0 6361(_arch(_uni((i 2))))))
		(_type(_int PNTR_STATE_TYPE 0 6364(_enum1 idle read_curdesc_lsb read_curdesc_msb write_status (_to i 0 i 3))))
		(_sig(_int pntr_cs 12 0 6370(_arch(_uni))))
		(_sig(_int pntr_ns 12 0 6371(_arch(_uni))))
		(_sig(_int writing_status -2 0 6374(_arch(_uni((i 2))))))
		(_sig(_int dataq_rden -2 0 6375(_arch(_uni((i 2))))))
		(_sig(_int stsq_rden -2 0 6376(_arch(_uni((i 2))))))
		(_sig(_int ptr_queue_rden -2 0 6379(_arch(_uni((i 2))))))
		(_sig(_int ptr_queue_wren -2 0 6380(_arch(_uni((i 2))))))
		(_sig(_int ptr_queue_empty -2 0 6381(_arch(_uni((i 2))))))
		(_sig(_int ptr_queue_full -2 0 6382(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXIS_UPDPTR_TDATA_WIDTH-1~downto~0}~13 0 6383(_array -2((_dto c 97 i 0)))))
		(_sig(_int ptr_queue_din 13 0 6383(_arch(_uni((_others(i 2)))))))
		(_sig(_int ptr_queue_dout 13 0 6385(_arch(_uni((_others(i 2)))))))
		(_sig(_int sts_queue_wren -2 0 6389(_arch(_uni((i 2))))))
		(_sig(_int sts_queue_rden -2 0 6390(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXIS_UPDSTS_TDATA_WIDTH~downto~0}~13 0 6391(_array -2((_dto c 98 i 0)))))
		(_sig(_int sts_queue_din 14 0 6391(_arch(_uni((_others(i 2)))))))
		(_sig(_int sts_queue_dout 14 0 6393(_arch(_uni((_others(i 2)))))))
		(_sig(_int sts_queue_full -2 0 6395(_arch(_uni((i 2))))))
		(_sig(_int sts_queue_empty -2 0 6396(_arch(_uni((i 2))))))
		(_sig(_int writing_status_d1 -2 0 6399(_arch(_uni((i 2))))))
		(_sig(_int writing_status_re -2 0 6400(_arch(_uni((i 2))))))
		(_sig(_int sinit -2 0 6401(_arch(_uni((i 2))))))
		(_sig(_int updt_tvalid -2 0 6402(_arch(_uni((i 2))))))
		(_sig(_int updt_tlast -2 0 6403(_arch(_uni((i 2))))))
		(_prcs
			(REG_ACTIVE(_arch 0 0 6412(_prcs(_trgt(29))(_sens(0)(1)(5))(_dssslsensitivity 1))))
			(line__6423(_arch 1 0 6423(_assignment(_trgt(30))(_sens(29)(5)))))
			(CURDESC_PNTR_STATE(_arch 2 0 6429(_prcs(_simple)(_trgt(27)(28)(32)(33)(34)(35))(_sens(30)(31)(38)(51)(52)(26)))))
			(REG_PNTR_STATES(_arch 3 0 6513(_prcs(_trgt(31))(_sens(0)(32)(1))(_dssslsensitivity 1))))
			(line__6691(_arch 4 0 6691(_assignment(_alias((sinit)(m_axi_sg_aresetn)))(_simpleassign "not")(_trgt(50))(_sens(1)))))
			(line__6700(_arch 5 0 6700(_assignment(_trgt(40(_range 99)))(_sens(15(_range 100)))(_read(15(_range 101))))))
			(line__6705(_arch 6 0 6705(_assignment(_trgt(37))(_sens(39)(16)))))
			(line__6710(_arch 7 0 6710(_assignment(_alias((s_axis_updtptr_tready)(ptr_queue_full)))(_simpleassign "not")(_trgt(17))(_sens(39)))))
			(line__6719(_arch 8 0 6719(_assignment(_trgt(44(_object 3)))(_sens(22)))))
			(line__6720(_arch 9 0 6720(_assignment(_trgt(44(_range 102)))(_sens(19(_range 103)))(_read(19(_range 104))))))
			(line__6725(_arch 10 0 6725(_assignment(_trgt(42))(_sens(46)(20)))))
			(line__6729(_arch 11 0 6729(_assignment(_alias((s_axis_updtsts_tready)(sts_queue_full)))(_simpleassign "not")(_trgt(21))(_sens(46)))))
			(line__6736(_arch 12 0 6736(_assignment(_trgt(6))(_sens(38)(47)))))
			(line__6741(_arch 13 0 6741(_assignment(_trgt(36))(_sens(34)(38)))))
			(line__6746(_arch 14 0 6746(_assignment(_trgt(43))(_sens(35)(47)))))
			(line__6755(_arch 15 0 6755(_assignment(_trgt(51))(_sens(33)(47)))))
			(line__6763(_arch 16 0 6763(_assignment(_trgt(52))(_sens(33)(45(_object 3))(47))(_read(45(_object 3))))))
			(line__6770(_arch 17 0 6770(_assignment(_trgt(23))(_sens(45(_range 105)))(_read(45(_range 106))))))
			(line__6771(_arch 18 0 6771(_assignment(_alias((m_axis_updt_tvalid)(updt_tvalid)))(_simpleassign BUF)(_trgt(25))(_sens(51)))))
			(line__6772(_arch 19 0 6772(_assignment(_alias((m_axis_updt_tlast)(updt_tlast)))(_simpleassign BUF)(_trgt(24))(_sens(52)))))
			(REG_LSB_CURPNTR(_arch 20 0 6784(_prcs(_trgt(4(d_31_0)))(_sens(0)(41(_range 107))(1))(_dssslsensitivity 1)(_read(27)(41(_range 108))))))
			(REG_WRITE_STATUS(_arch 23 0 6867(_prcs(_trgt(48))(_sens(0)(33)(1))(_dssslsensitivity 1))))
			(line__6878(_arch 24 0 6878(_assignment(_trgt(49))(_sens(33)(48)))))
			(REG_IOC_PROCESS(_arch 25 0 6883(_prcs(_trgt(7))(_sens(0)(45(32))(1)(8))(_dssslsensitivity 1)(_read(49)))))
			(CAPTURE_DMAINT_ERROR(_arch 26 0 6897(_prcs(_trgt(9))(_sens(0)(45(28))(1)(12))(_dssslsensitivity 1)(_read(49)))))
			(CAPTURE_DMASLV_ERROR(_arch 27 0 6911(_prcs(_trgt(10))(_sens(0)(45(29))(1)(13))(_dssslsensitivity 1)(_read(49)))))
			(CAPTURE_DMADEC_ERROR(_arch 28 0 6925(_prcs(_trgt(11))(_sens(0)(45(30))(1)(14))(_dssslsensitivity 1)(_read(49)))))
		)
		(_subprogram
			(_ext pad_power2(3 4))
			(_ext max2(3 0))
			(_ext clog2(3 3))
			(_ext bo2int(2 0))
		)
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
		(_var(_ext axi_vdma_v6_3_8.axi_sg_pkg.DESC_IOC_TAG_BIT(2 DESC_IOC_TAG_BIT)))
		(_var(_ext axi_vdma_v6_3_8.axi_sg_pkg.DESC_STS_INTERR_BIT(2 DESC_STS_INTERR_BIT)))
		(_var(_ext axi_vdma_v6_3_8.axi_sg_pkg.DESC_STS_SLVERR_BIT(2 DESC_STS_SLVERR_BIT)))
		(_var(_ext axi_vdma_v6_3_8.axi_sg_pkg.DESC_STS_DECERR_BIT(2 DESC_STS_DECERR_BIT)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
	)
	(_part (45(_object 3))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(axi_sg_pkg))(lib_pkg_v1_0_2(lib_pkg))(ieee(NUMERIC_STD))(ieee(std_logic_misc)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . implementation 109 -1)
)
V 000055 55 6618          1580965286920 implementation
(_unit VHDL(axi_sg_updt_noqueue 0 7063(implementation 0 7134))
	(_version vde)
	(_time 1580965286921 2020.02.05 23:01:26)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_vdma_v6_3/hdl/axi_vdma_v6_3_rfs.vhd\))
	(_parameters tan)
	(_code 4c431e4f171b11591a4a46195b154b4b494b4c4a484b48)
	(_ent
		(_time 1580965286918)
	)
	(_generate GEN_UPPER_MSB_CURDESC 0 7330(_if 19)
		(_object
			(_prcs
				(REG_MSB_CURPNTR(_arch 11 0 7335(_prcs(_trgt(2)(3(d_63_32)))(_sens(0)(28)(1)(14(_range 20)))(_dssslsensitivity 1)(_read(14(_range 21))))))
			)
		)
	)
	(_generate GEN_NO_UPR_MSB_CURDESC 0 7358(_if 22)
		(_object
			(_prcs
				(REG_MSB_CURPNTR(_arch 12 0 7365(_prcs(_trgt(2))(_sens(0)(28)(1))(_dssslsensitivity 1))))
			)
		)
	)
	(_object
		(_type(_int ~INTEGER~range~32~to~64~12 0 7065(_scalar (_to i 32 i 64))))
		(_gen(_int C_M_AXI_SG_ADDR_WIDTH 0 0 7065 \32\ (_ent gms((i 32)))))
		(_type(_int ~INTEGER~range~32~to~32~12 0 7068(_scalar (_to i 32 i 32))))
		(_gen(_int C_M_AXIS_UPDT_DATA_WIDTH 1 0 7068 \32\ (_ent gms((i 32)))))
		(_type(_int ~INTEGER~range~32~to~32~121 0 7071(_scalar (_to i 32 i 32))))
		(_gen(_int C_S_AXIS_UPDPTR_TDATA_WIDTH 2 0 7071 \32\ (_ent gms((i 32)))))
		(_type(_int ~INTEGER~range~33~to~33~12 0 7074(_scalar (_to i 33 i 33))))
		(_gen(_int C_S_AXIS_UPDSTS_TDATA_WIDTH 3 0 7074 \33\ (_ent gms((i 33)))))
		(_port(_int m_axi_sg_aclk -1 0 7081(_ent(_in)(_event))))
		(_port(_int m_axi_sg_aresetn -1 0 7082(_ent(_in))))
		(_port(_int updt_curdesc_wren -1 0 7085(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_SG_ADDR_WIDTH-1~downto~0}~12 0 7086(_array -1((_dto c 23 i 0)))))
		(_port(_int updt_curdesc 4 0 7086(_ent(_out))))
		(_port(_int updt_active -1 0 7088(_ent(_in))))
		(_port(_int updt_queue_empty -1 0 7089(_ent(_out))))
		(_port(_int updt_ioc -1 0 7090(_ent(_out))))
		(_port(_int updt_ioc_irq_set -1 0 7091(_ent(_in))))
		(_port(_int dma_interr -1 0 7093(_ent(_out))))
		(_port(_int dma_slverr -1 0 7094(_ent(_out))))
		(_port(_int dma_decerr -1 0 7095(_ent(_out))))
		(_port(_int dma_interr_set -1 0 7096(_ent(_in))))
		(_port(_int dma_slverr_set -1 0 7097(_ent(_in))))
		(_port(_int dma_decerr_set -1 0 7098(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXIS_UPDPTR_TDATA_WIDTH-1~downto~0}~12 0 7104(_array -1((_dto c 24 i 0)))))
		(_port(_int s_axis_updtptr_tdata 5 0 7104(_ent(_in))))
		(_port(_int s_axis_updtptr_tvalid -1 0 7106(_ent(_in))))
		(_port(_int s_axis_updtptr_tready -1 0 7107(_ent(_out))))
		(_port(_int s_axis_updtptr_tlast -1 0 7108(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXIS_UPDSTS_TDATA_WIDTH-1~downto~0}~12 0 7111(_array -1((_dto c 25 i 0)))))
		(_port(_int s_axis_updtsts_tdata 6 0 7111(_ent(_in))))
		(_port(_int s_axis_updtsts_tvalid -1 0 7113(_ent(_in))))
		(_port(_int s_axis_updtsts_tready -1 0 7114(_ent(_out))))
		(_port(_int s_axis_updtsts_tlast -1 0 7115(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXIS_UPDT_DATA_WIDTH-1~downto~0}~12 0 7121(_array -1((_dto c 26 i 0)))))
		(_port(_int m_axis_updt_tdata 7 0 7121(_ent(_out))))
		(_port(_int m_axis_updt_tlast -1 0 7123(_ent(_out))))
		(_port(_int m_axis_updt_tvalid -1 0 7124(_ent(_out))))
		(_port(_int m_axis_updt_tready -1 0 7125(_ent(_in))))
		(_sig(_int writing_curdesc -1 0 7154(_arch(_uni((i 2))))))
		(_sig(_int write_curdesc_lsb -1 0 7157(_arch(_uni((i 2))))))
		(_sig(_int write_curdesc_msb -1 0 7158(_arch(_uni((i 2))))))
		(_sig(_int updt_active_d1 -1 0 7159(_arch(_uni((i 2))))))
		(_sig(_int updt_active_re -1 0 7160(_arch(_uni((i 2))))))
		(_type(_int PNTR_STATE_TYPE 0 7163(_enum1 idle read_curdesc_lsb read_curdesc_msb write_status (_to i 0 i 3))))
		(_sig(_int pntr_cs 8 0 7169(_arch(_uni))))
		(_sig(_int pntr_ns 8 0 7170(_arch(_uni))))
		(_sig(_int writing_status -1 0 7172(_arch(_uni((i 2))))))
		(_sig(_int curdesc_tready -1 0 7173(_arch(_uni((i 2))))))
		(_sig(_int writing_status_d1 -1 0 7174(_arch(_uni((i 2))))))
		(_sig(_int writing_status_re -1 0 7175(_arch(_uni((i 2))))))
		(_prcs
			(REG_ACTIVE(_arch 0 0 7186(_prcs(_trgt(29))(_sens(0)(1)(4))(_dssslsensitivity 1))))
			(line__7197(_arch 1 0 7197(_assignment(_trgt(30))(_sens(29)(4)))))
			(CURDESC_PNTR_STATE(_arch 2 0 7204(_prcs(_simple)(_trgt(26)(27)(28)(32)(33)(34))(_sens(31)(4)(15)(19)(21)(25)))))
			(REG_PNTR_STATES(_arch 3 0 7279(_prcs(_trgt(31))(_sens(0)(32)(1))(_dssslsensitivity 1))))
			(line__7291(_arch 4 0 7291(_assignment(_trgt(22))(_sens(18(_range 27)))(_read(18(_range 28))))))
			(line__7292(_arch 5 0 7292(_assignment(_trgt(24))(_sens(33)(19)))))
			(line__7293(_arch 6 0 7293(_assignment(_trgt(23))(_sens(33)(21)))))
			(line__7295(_arch 7 0 7295(_assignment(_trgt(20))(_sens(33)(25)))))
			(line__7298(_arch 8 0 7298(_assignment(_alias((s_axis_updtptr_tready)(curdesc_tready)))(_simpleassign BUF)(_trgt(16))(_sens(34)))))
			(line__7301(_arch 9 0 7301(_assignment(_alias((updt_queue_empty)(s_axis_updtsts_tvalid)))(_simpleassign "not")(_trgt(5))(_sens(19)))))
			(REG_LSB_CURPNTR(_arch 10 0 7313(_prcs(_trgt(3(d_31_0)))(_sens(0)(1)(14(_range 29)))(_dssslsensitivity 1)(_read(27)(14(_range 30))))))
			(REG_WRITE_STATUS(_arch 13 0 7395(_prcs(_trgt(35))(_sens(0)(33)(1))(_dssslsensitivity 1))))
			(line__7406(_arch 14 0 7406(_assignment(_trgt(36))(_sens(33)(35)))))
			(REG_IOC_PROCESS(_arch 15 0 7411(_prcs(_trgt(6))(_sens(0)(1)(7)(18(32)))(_dssslsensitivity 1)(_read(36)))))
			(CAPTURE_DMAINT_ERROR(_arch 16 0 7425(_prcs(_trgt(8))(_sens(0)(1)(11)(18(28)))(_dssslsensitivity 1)(_read(36)))))
			(CAPTURE_DMASLV_ERROR(_arch 17 0 7439(_prcs(_trgt(9))(_sens(0)(1)(12)(18(29)))(_dssslsensitivity 1)(_read(36)))))
			(CAPTURE_DMADEC_ERROR(_arch 18 0 7453(_prcs(_trgt(10))(_sens(0)(1)(13)(18(30)))(_dssslsensitivity 1)(_read(36)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_var(_ext axi_vdma_v6_3_8.axi_sg_pkg.DESC_IOC_TAG_BIT(2 DESC_IOC_TAG_BIT)))
		(_var(_ext axi_vdma_v6_3_8.axi_sg_pkg.DESC_STS_INTERR_BIT(2 DESC_STS_INTERR_BIT)))
		(_var(_ext axi_vdma_v6_3_8.axi_sg_pkg.DESC_STS_SLVERR_BIT(2 DESC_STS_SLVERR_BIT)))
		(_var(_ext axi_vdma_v6_3_8.axi_sg_pkg.DESC_STS_DECERR_BIT(2 DESC_STS_DECERR_BIT)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(.(axi_sg_pkg))(ieee(NUMERIC_STD))(ieee(std_logic_misc))(lib_pkg_v1_0_2(lib_pkg)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . implementation 31 -1)
)
V 000055 55 16366         1580965286930 implementation
(_unit VHDL(axi_sg_updt_q_mngr 0 7590(implementation 0 7729))
	(_version vde)
	(_time 1580965286931 2020.02.05 23:01:26)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_vdma_v6_3/hdl/axi_vdma_v6_3_rfs.vhd\))
	(_parameters tan)
	(_code 5c530e5e070b01490a595d524b055b5b595b5c5a585b58)
	(_ent
		(_time 1580965286928)
	)
	(_generate GEN_CH1_UPDATE_Q_IF 0 7768(_if 27)
		(_generate GEN_CH1_QUEUE 0 7775(_if 28)
			(_inst I_CH1_UPDT_DESC_QUEUE 0 7778(_ent . axi_sg_updt_queue)
				(_gen
					((C_M_AXI_SG_ADDR_WIDTH)(_code 29))
					((C_M_AXIS_UPDT_DATA_WIDTH)(_code 30))
					((C_S_AXIS_UPDPTR_TDATA_WIDTH)(_code 31))
					((C_S_AXIS_UPDSTS_TDATA_WIDTH)(_code 32))
					((C_SG_UPDT_DESC2QUEUE)(_code 33))
					((C_SG_WORDS_TO_UPDATE)(_code 34))
					((C_AXIS_IS_ASYNC)(_code 35))
					((C_FAMILY)(_code 36))
				)
				(_port
					((m_axi_sg_aclk)(m_axi_sg_aclk))
					((m_axi_sg_aresetn)(m_axi_sg_aresetn))
					((s_axis_updt_aclk)(s_axis_ch1_updt_aclk))
					((updt_curdesc_wren)(ch1_updt_curdesc_wren))
					((updt_curdesc)(ch1_updt_curdesc))
					((updt_active)(ch1_updt_active))
					((updt_queue_empty)(ch1_updt_queue_empty))
					((updt_ioc)(ch1_updt_ioc))
					((updt_ioc_irq_set)(ch1_updt_ioc_irq_set))
					((dma_interr)(ch1_dma_interr))
					((dma_slverr)(ch1_dma_slverr))
					((dma_decerr)(ch1_dma_decerr))
					((dma_interr_set)(ch1_dma_interr_set))
					((dma_slverr_set)(ch1_dma_slverr_set))
					((dma_decerr_set)(ch1_dma_decerr_set))
					((s_axis_updtptr_tdata)(s_axis_ch1_updtptr_tdata))
					((s_axis_updtptr_tvalid)(s_axis_ch1_updtptr_tvalid))
					((s_axis_updtptr_tready)(s_axis_ch1_updtptr_tready))
					((s_axis_updtptr_tlast)(s_axis_ch1_updtptr_tlast))
					((s_axis_updtsts_tdata)(s_axis_ch1_updtsts_tdata))
					((s_axis_updtsts_tvalid)(s_axis_ch1_updtsts_tvalid))
					((s_axis_updtsts_tready)(s_axis_ch1_updtsts_tready))
					((s_axis_updtsts_tlast)(s_axis_ch1_updtsts_tlast))
					((m_axis_updt_tdata)(m_axis_ch1_updt_tdata))
					((m_axis_updt_tlast)(m_axis_ch1_updt_tlast))
					((m_axis_updt_tvalid)(m_axis_ch1_updt_tvalid))
					((m_axis_updt_tready)(m_axis_ch1_updt_tready))
				)
			)
		)
		(_generate GEN_CH1_NO_QUEUE 0 7846(_if 37)
			(_inst I_NO_CH1_UPDT_DESC_QUEUE 0 7849(_ent . axi_sg_updt_noqueue)
				(_gen
					((C_M_AXI_SG_ADDR_WIDTH)(_code 38))
					((C_M_AXIS_UPDT_DATA_WIDTH)(_code 39))
					((C_S_AXIS_UPDPTR_TDATA_WIDTH)(_code 40))
					((C_S_AXIS_UPDSTS_TDATA_WIDTH)(_code 41))
				)
				(_port
					((m_axi_sg_aclk)(m_axi_sg_aclk))
					((m_axi_sg_aresetn)(m_axi_sg_aresetn))
					((updt_curdesc_wren)(ch1_updt_curdesc_wren))
					((updt_curdesc)(ch1_updt_curdesc))
					((updt_active)(ch1_updt_active))
					((updt_queue_empty)(ch1_updt_queue_empty))
					((updt_ioc)(ch1_updt_ioc))
					((updt_ioc_irq_set)(ch1_updt_ioc_irq_set))
					((dma_interr)(ch1_dma_interr))
					((dma_slverr)(ch1_dma_slverr))
					((dma_decerr)(ch1_dma_decerr))
					((dma_interr_set)(ch1_dma_interr_set))
					((dma_slverr_set)(ch1_dma_slverr_set))
					((dma_decerr_set)(ch1_dma_decerr_set))
					((s_axis_updtptr_tdata)(s_axis_ch1_updtptr_tdata))
					((s_axis_updtptr_tvalid)(s_axis_ch1_updtptr_tvalid))
					((s_axis_updtptr_tready)(s_axis_ch1_updtptr_tready))
					((s_axis_updtptr_tlast)(s_axis_ch1_updtptr_tlast))
					((s_axis_updtsts_tdata)(s_axis_ch1_updtsts_tdata))
					((s_axis_updtsts_tvalid)(s_axis_ch1_updtsts_tvalid))
					((s_axis_updtsts_tready)(s_axis_ch1_updtsts_tready))
					((s_axis_updtsts_tlast)(s_axis_ch1_updtsts_tlast))
					((m_axis_updt_tdata)(m_axis_ch1_updt_tdata))
					((m_axis_updt_tlast)(m_axis_ch1_updt_tlast))
					((m_axis_updt_tvalid)(m_axis_ch1_updt_tvalid))
					((m_axis_updt_tready)(m_axis_ch1_updt_tready))
				)
			)
		)
	)
	(_generate GEN_NO_CH1_UPDATE_Q_IF 0 7912(_if 42)
		(_object
			(_prcs
				(line__7914(_arch 0 0 7914(_assignment(_alias((ch1_updt_curdesc_wren)(_string \"0"\)))(_trgt(2)))))
				(line__7915(_arch 1 0 7915(_assignment(_trgt(3)))))
				(line__7916(_arch 2 0 7916(_assignment(_alias((ch1_updt_queue_empty)(_string \"1"\)))(_trgt(5)))))
				(line__7918(_arch 3 0 7918(_assignment(_alias((ch1_updt_ioc)(_string \"0"\)))(_trgt(6)))))
				(line__7919(_arch 4 0 7919(_assignment(_alias((ch1_dma_interr)(_string \"0"\)))(_trgt(8)))))
				(line__7920(_arch 5 0 7920(_assignment(_alias((ch1_dma_slverr)(_string \"0"\)))(_trgt(9)))))
				(line__7921(_arch 6 0 7921(_assignment(_alias((ch1_dma_decerr)(_string \"0"\)))(_trgt(10)))))
				(line__7923(_arch 7 0 7923(_assignment(_trgt(48)))))
				(line__7924(_arch 8 0 7924(_assignment(_alias((m_axis_ch1_updt_tlast)(_string \"0"\)))(_trgt(49)))))
				(line__7925(_arch 9 0 7925(_assignment(_alias((m_axis_ch1_updt_tvalid)(_string \"0"\)))(_trgt(50)))))
				(line__7927(_arch 10 0 7927(_assignment(_alias((s_axis_ch1_updtptr_tready)(_string \"0"\)))(_trgt(29)))))
				(line__7928(_arch 11 0 7928(_assignment(_alias((s_axis_ch1_updtsts_tready)(_string \"0"\)))(_trgt(33)))))
			)
		)
	)
	(_generate GEN_CH2_UPDATE_Q_IF 0 7938(_if 43)
		(_generate GEN_CH2_QUEUE 0 7946(_if 44)
			(_inst I_CH2_UPDT_DESC_QUEUE 0 7949(_ent . axi_sg_updt_queue)
				(_gen
					((C_M_AXI_SG_ADDR_WIDTH)(_code 45))
					((C_M_AXIS_UPDT_DATA_WIDTH)(_code 46))
					((C_S_AXIS_UPDPTR_TDATA_WIDTH)(_code 47))
					((C_S_AXIS_UPDSTS_TDATA_WIDTH)(_code 48))
					((C_SG_UPDT_DESC2QUEUE)(_code 49))
					((C_SG_WORDS_TO_UPDATE)(_code 50))
					((C_FAMILY)(_code 51))
				)
				(_port
					((m_axi_sg_aclk)(m_axi_sg_aclk))
					((m_axi_sg_aresetn)(m_axi_sg_aresetn))
					((s_axis_updt_aclk)(s_axis_ch2_updt_aclk))
					((updt_curdesc_wren)(ch2_updt_curdesc_wren))
					((updt_curdesc)(ch2_updt_curdesc))
					((updt_active)(ch2_updt_active))
					((updt_queue_empty)(ch2_updt_queue_empty))
					((updt_ioc)(ch2_updt_ioc))
					((updt_ioc_irq_set)(ch2_updt_ioc_irq_set))
					((dma_interr)(ch2_dma_interr))
					((dma_slverr)(ch2_dma_slverr))
					((dma_decerr)(ch2_dma_decerr))
					((dma_interr_set)(ch2_dma_interr_set))
					((dma_slverr_set)(ch2_dma_slverr_set))
					((dma_decerr_set)(ch2_dma_decerr_set))
					((s_axis_updtptr_tdata)(s_axis_ch2_updtptr_tdata))
					((s_axis_updtptr_tvalid)(s_axis_ch2_updtptr_tvalid))
					((s_axis_updtptr_tready)(s_axis_ch2_updtptr_tready))
					((s_axis_updtptr_tlast)(s_axis_ch2_updtptr_tlast))
					((s_axis_updtsts_tdata)(s_axis_ch2_updtsts_tdata))
					((s_axis_updtsts_tvalid)(s_axis_ch2_updtsts_tvalid))
					((s_axis_updtsts_tready)(s_axis_ch2_updtsts_tready))
					((s_axis_updtsts_tlast)(s_axis_ch2_updtsts_tlast))
					((m_axis_updt_tdata)(m_axis_ch2_updt_tdata))
					((m_axis_updt_tlast)(m_axis_ch2_updt_tlast))
					((m_axis_updt_tvalid)(m_axis_ch2_updt_tvalid))
					((m_axis_updt_tready)(m_axis_ch2_updt_tready))
				)
			)
		)
		(_generate GEN_CH2_NO_QUEUE 0 8018(_if 52)
			(_inst I_NO_CH2_UPDT_DESC_QUEUE 0 8019(_ent . axi_sg_updt_noqueue)
				(_gen
					((C_M_AXI_SG_ADDR_WIDTH)(_code 53))
					((C_M_AXIS_UPDT_DATA_WIDTH)(_code 54))
					((C_S_AXIS_UPDPTR_TDATA_WIDTH)(_code 55))
					((C_S_AXIS_UPDSTS_TDATA_WIDTH)(_code 56))
				)
				(_port
					((m_axi_sg_aclk)(m_axi_sg_aclk))
					((m_axi_sg_aresetn)(m_axi_sg_aresetn))
					((updt_curdesc_wren)(ch2_updt_curdesc_wren))
					((updt_curdesc)(ch2_updt_curdesc))
					((updt_active)(ch2_updt_active))
					((updt_queue_empty)(ch2_updt_queue_empty))
					((updt_ioc)(ch2_updt_ioc))
					((updt_ioc_irq_set)(ch2_updt_ioc_irq_set))
					((dma_interr)(ch2_dma_interr))
					((dma_slverr)(ch2_dma_slverr))
					((dma_decerr)(ch2_dma_decerr))
					((dma_interr_set)(ch2_dma_interr_set))
					((dma_slverr_set)(ch2_dma_slverr_set))
					((dma_decerr_set)(ch2_dma_decerr_set))
					((s_axis_updtptr_tdata)(s_axis_ch2_updtptr_tdata))
					((s_axis_updtptr_tvalid)(s_axis_ch2_updtptr_tvalid))
					((s_axis_updtptr_tready)(s_axis_ch2_updtptr_tready))
					((s_axis_updtptr_tlast)(s_axis_ch2_updtptr_tlast))
					((s_axis_updtsts_tdata)(s_axis_ch2_updtsts_tdata))
					((s_axis_updtsts_tvalid)(s_axis_ch2_updtsts_tvalid))
					((s_axis_updtsts_tready)(s_axis_ch2_updtsts_tready))
					((s_axis_updtsts_tlast)(s_axis_ch2_updtsts_tlast))
					((m_axis_updt_tdata)(m_axis_ch2_updt_tdata))
					((m_axis_updt_tlast)(m_axis_ch2_updt_tlast))
					((m_axis_updt_tvalid)(m_axis_ch2_updt_tvalid))
					((m_axis_updt_tready)(m_axis_ch2_updt_tready))
				)
			)
		)
	)
	(_generate GEN_NO_CH2_UPDATE_Q_IF 0 8080(_if 57)
		(_object
			(_prcs
				(line__8082(_arch 12 0 8082(_assignment(_alias((ch2_updt_curdesc_wren)(_string \"0"\)))(_trgt(15)))))
				(line__8083(_arch 13 0 8083(_assignment(_trgt(16)))))
				(line__8084(_arch 14 0 8084(_assignment(_alias((ch2_updt_queue_empty)(_string \"1"\)))(_trgt(17)))))
				(line__8086(_arch 15 0 8086(_assignment(_alias((ch2_updt_ioc)(_string \"0"\)))(_trgt(18)))))
				(line__8087(_arch 16 0 8087(_assignment(_alias((ch2_dma_interr)(_string \"0"\)))(_trgt(20)))))
				(line__8088(_arch 17 0 8088(_assignment(_alias((ch2_dma_slverr)(_string \"0"\)))(_trgt(21)))))
				(line__8089(_arch 18 0 8089(_assignment(_alias((ch2_dma_decerr)(_string \"0"\)))(_trgt(22)))))
				(line__8091(_arch 19 0 8091(_assignment(_trgt(52)))))
				(line__8092(_arch 20 0 8092(_assignment(_alias((m_axis_ch2_updt_tlast)(_string \"0"\)))(_trgt(53)))))
				(line__8093(_arch 21 0 8093(_assignment(_alias((m_axis_ch2_updt_tvalid)(_string \"0"\)))(_trgt(54)))))
				(line__8095(_arch 22 0 8095(_assignment(_alias((s_axis_ch2_updtptr_tready)(_string \"0"\)))(_trgt(38)))))
				(line__8096(_arch 23 0 8096(_assignment(_alias((s_axis_ch2_updtsts_tready)(_string \"0"\)))(_trgt(42)))))
			)
		)
	)
	(_object
		(_type(_int ~INTEGER~range~32~to~64~12 0 7592(_scalar (_to i 32 i 64))))
		(_gen(_int C_M_AXI_SG_ADDR_WIDTH 0 0 7592 \32\ (_ent gms((i 32)))))
		(_type(_int ~INTEGER~range~32~to~32~12 0 7595(_scalar (_to i 32 i 32))))
		(_gen(_int C_M_AXI_SG_DATA_WIDTH 1 0 7595 \32\ (_ent gms((i 32)))))
		(_type(_int ~INTEGER~range~32~to~32~121 0 7598(_scalar (_to i 32 i 32))))
		(_gen(_int C_S_AXIS_UPDPTR_TDATA_WIDTH 2 0 7598 \32\ (_ent gms((i 32)))))
		(_type(_int ~INTEGER~range~33~to~33~12 0 7601(_scalar (_to i 33 i 33))))
		(_gen(_int C_S_AXIS_UPDSTS_TDATA_WIDTH 3 0 7601 \33\ (_ent gms((i 33)))))
		(_type(_int ~INTEGER~range~0~to~8~12 0 7604(_scalar (_to i 0 i 8))))
		(_gen(_int C_SG_UPDT_DESC2QUEUE 4 0 7604 \0\ (_ent gms((i 0)))))
		(_type(_int ~INTEGER~range~1~to~16~12 0 7608(_scalar (_to i 1 i 16))))
		(_gen(_int C_SG_CH1_WORDS_TO_UPDATE 5 0 7608 \8\ (_ent((i 8)))))
		(_type(_int ~INTEGER~range~1~to~16~122 0 7611(_scalar (_to i 1 i 16))))
		(_gen(_int C_SG_CH2_WORDS_TO_UPDATE 6 0 7611 \8\ (_ent((i 8)))))
		(_type(_int ~INTEGER~range~0~to~1~12 0 7614(_scalar (_to i 0 i 1))))
		(_gen(_int C_INCLUDE_CH1 7 0 7614 \1\ (_ent gms((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~123 0 7619(_scalar (_to i 0 i 1))))
		(_gen(_int C_INCLUDE_CH2 8 0 7619 \1\ (_ent gms((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~124 0 7624(_scalar (_to i 0 i 1))))
		(_gen(_int C_AXIS_IS_ASYNC 9 0 7624 \0\ (_ent((i 0)))))
		(_type(_int ~STRING~12 0 7629(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int C_FAMILY 10 0 7629(_ent(_string \"virtex6"\))))
		(_port(_int m_axi_sg_aclk -2 0 7636(_ent(_in))))
		(_port(_int m_axi_sg_aresetn -2 0 7637(_ent(_in))))
		(_port(_int ch1_updt_curdesc_wren -2 0 7642(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_SG_ADDR_WIDTH-1~downto~0}~12 0 7643(_array -2((_dto c 58 i 0)))))
		(_port(_int ch1_updt_curdesc 11 0 7643(_ent(_out))))
		(_port(_int ch1_updt_active -2 0 7645(_ent(_in))))
		(_port(_int ch1_updt_queue_empty -2 0 7646(_ent(_out))))
		(_port(_int ch1_updt_ioc -2 0 7647(_ent(_out))))
		(_port(_int ch1_updt_ioc_irq_set -2 0 7648(_ent(_in))))
		(_port(_int ch1_dma_interr -2 0 7650(_ent(_out))))
		(_port(_int ch1_dma_slverr -2 0 7651(_ent(_out))))
		(_port(_int ch1_dma_decerr -2 0 7652(_ent(_out))))
		(_port(_int ch1_dma_interr_set -2 0 7653(_ent(_in))))
		(_port(_int ch1_dma_slverr_set -2 0 7654(_ent(_in))))
		(_port(_int ch1_dma_decerr_set -2 0 7655(_ent(_in))))
		(_port(_int ch2_updt_active -2 0 7660(_ent(_in))))
		(_port(_int ch2_updt_curdesc_wren -2 0 7661(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_SG_ADDR_WIDTH-1~downto~0}~126 0 7662(_array -2((_dto c 59 i 0)))))
		(_port(_int ch2_updt_curdesc 12 0 7662(_ent(_out))))
		(_port(_int ch2_updt_queue_empty -2 0 7664(_ent(_out))))
		(_port(_int ch2_updt_ioc -2 0 7665(_ent(_out))))
		(_port(_int ch2_updt_ioc_irq_set -2 0 7666(_ent(_in))))
		(_port(_int ch2_dma_interr -2 0 7668(_ent(_out))))
		(_port(_int ch2_dma_slverr -2 0 7669(_ent(_out))))
		(_port(_int ch2_dma_decerr -2 0 7670(_ent(_out))))
		(_port(_int ch2_dma_interr_set -2 0 7671(_ent(_in))))
		(_port(_int ch2_dma_slverr_set -2 0 7672(_ent(_in))))
		(_port(_int ch2_dma_decerr_set -2 0 7673(_ent(_in))))
		(_port(_int s_axis_ch1_updt_aclk -2 0 7678(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXIS_UPDPTR_TDATA_WIDTH-1~downto~0}~12 0 7680(_array -2((_dto c 60 i 0)))))
		(_port(_int s_axis_ch1_updtptr_tdata 13 0 7680(_ent(_in))))
		(_port(_int s_axis_ch1_updtptr_tvalid -2 0 7682(_ent(_in))))
		(_port(_int s_axis_ch1_updtptr_tready -2 0 7683(_ent(_out))))
		(_port(_int s_axis_ch1_updtptr_tlast -2 0 7684(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXIS_UPDSTS_TDATA_WIDTH-1~downto~0}~12 0 7687(_array -2((_dto c 61 i 0)))))
		(_port(_int s_axis_ch1_updtsts_tdata 14 0 7687(_ent(_in))))
		(_port(_int s_axis_ch1_updtsts_tvalid -2 0 7689(_ent(_in))))
		(_port(_int s_axis_ch1_updtsts_tready -2 0 7690(_ent(_out))))
		(_port(_int s_axis_ch1_updtsts_tlast -2 0 7691(_ent(_in))))
		(_port(_int s_axis_ch2_updt_aclk -2 0 7696(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXIS_UPDPTR_TDATA_WIDTH-1~downto~0}~128 0 7698(_array -2((_dto c 62 i 0)))))
		(_port(_int s_axis_ch2_updtptr_tdata 15 0 7698(_ent(_in))))
		(_port(_int s_axis_ch2_updtptr_tvalid -2 0 7700(_ent(_in))))
		(_port(_int s_axis_ch2_updtptr_tready -2 0 7701(_ent(_out))))
		(_port(_int s_axis_ch2_updtptr_tlast -2 0 7702(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXIS_UPDSTS_TDATA_WIDTH-1~downto~0}~1210 0 7705(_array -2((_dto c 63 i 0)))))
		(_port(_int s_axis_ch2_updtsts_tdata 16 0 7705(_ent(_in))))
		(_port(_int s_axis_ch2_updtsts_tvalid -2 0 7707(_ent(_in))))
		(_port(_int s_axis_ch2_updtsts_tready -2 0 7708(_ent(_out))))
		(_port(_int s_axis_ch2_updtsts_tlast -2 0 7709(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_SG_DATA_WIDTH-1~downto~0}~12 0 7715(_array -2((_dto c 64 i 0)))))
		(_port(_int s_axis_s2mm_tdata 17 0 7715(_ent(_out))))
		(_port(_int s_axis_s2mm_tlast -2 0 7717(_ent(_out))))
		(_port(_int s_axis_s2mm_tvalid -2 0 7718(_ent(_out))))
		(_port(_int s_axis_s2mm_tready -2 0 7719(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_SG_DATA_WIDTH-1~downto~0}~13 0 7746(_array -2((_dto c 65 i 0)))))
		(_sig(_int m_axis_ch1_updt_tdata 18 0 7746(_arch(_uni((_others(i 2)))))))
		(_sig(_int m_axis_ch1_updt_tlast -2 0 7747(_arch(_uni((i 2))))))
		(_sig(_int m_axis_ch1_updt_tvalid -2 0 7748(_arch(_uni((i 2))))))
		(_sig(_int m_axis_ch1_updt_tready -2 0 7749(_arch(_uni((i 2))))))
		(_sig(_int m_axis_ch2_updt_tdata 18 0 7751(_arch(_uni((_others(i 2)))))))
		(_sig(_int m_axis_ch2_updt_tlast -2 0 7752(_arch(_uni((i 2))))))
		(_sig(_int m_axis_ch2_updt_tvalid -2 0 7753(_arch(_uni((i 2))))))
		(_sig(_int m_axis_ch2_updt_tready -2 0 7754(_arch(_uni((i 2))))))
		(_prcs
			(TO_DATAMVR_MUX(_arch 24 0 8103(_prcs(_simple)(_trgt(44)(45)(46))(_sens(48)(49)(50)(52)(53)(54)(4)(14)))))
			(line__8127(_arch 25 0 8127(_assignment(_alias((m_axis_ch1_updt_tready)(s_axis_s2mm_tready)))(_simpleassign BUF)(_trgt(51))(_sens(47)))))
			(line__8128(_arch 26 0 8128(_assignment(_alias((m_axis_ch2_updt_tready)(s_axis_s2mm_tready)))(_simpleassign BUF)(_trgt(55))(_sens(47)))))
		)
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_misc))(.(axi_sg_pkg))(lib_pkg_v1_0_2(lib_pkg)))
	(_model . implementation 66 -1)
)
V 000055 55 10775         1580965286941 implementation
(_unit VHDL(axi_sg_intrpt 0 8279(implementation 0 8342))
	(_version vde)
	(_time 1580965286942 2020.02.05 23:01:26)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_vdma_v6_3/hdl/axi_vdma_v6_3_rfs.vhd\))
	(_parameters tan)
	(_code 6c633e6d373b31793a6a39627b356b6a656a396b686b6e)
	(_ent
		(_time 1580965286938)
	)
	(_generate GEN_INCLUDE_MM2S 0 8405(_if 38)
		(_generate GEN_CH1_DELAY_INTERRUPT 0 8447(_if 39)
			(_generate GEN_CH1_FAST_COUNTER 0 8449(_if 40)
				(_object
					(_prcs
						(REG_DLY_FAST_CNT(_arch 3 0 8454(_prcs(_trgt(33)(34))(_sens(0)(32)(33)(37)(1)(5)(9))(_dssslsensitivity 1))))
					)
				)
			)
			(_generate GEN_CH1_NO_FAST_COUNTER 0 8476(_if 41)
				(_object
					(_prcs
						(REG_DLY_FAST_CNT(_arch 4 0 8477(_prcs(_trgt(34))(_sens(0)(32)(37)(1)(5)(9))(_dssslsensitivity 1))))
					)
				)
			)
			(_object
				(_prcs
					(line__8495(_arch 5 0 8495(_assignment(_trgt(35))(_sens(6)))))
					(line__8499(_arch 6 0 8499(_assignment(_trgt(36))(_sens(31)(35)(6)(9)))))
					(line__8506(_arch 7 0 8506(_assignment(_trgt(37))(_sens(29)(35)(4)))))
					(REG_DELAY_COUNT(_arch 8 0 8514(_prcs(_trgt(29)(31))(_sens(0)(31)(32)(34)(36)(37)(1)(5)(9))(_dssslsensitivity 1))))
					(line__8539(_arch 9 0 8539(_assignment(_alias((ch1_irqdelay_status)(ch1_delay_count)))(_trgt(13))(_sens(31)))))
					(line__8540(_arch 10 0 8540(_assignment(_alias((ch1_dly_irq_set)(ch1_dly_irq_set_i)))(_simpleassign BUF)(_trgt(12))(_sens(29)))))
					(REG_DELAY_CNT_ENABLE(_arch 11 0 8543(_prcs(_trgt(32))(_sens(0)(32)(37)(1)(9)(10))(_dssslsensitivity 1))))
				)
			)
		)
		(_generate GEN_NO_CH1_DELAY_INTR 0 8567(_if 42)
			(_object
				(_prcs
					(line__8569(_arch 12 0 8569(_assignment(_alias((ch1_dly_irq_set)(_string \"0"\)))(_trgt(12)))))
					(line__8570(_arch 13 0 8570(_assignment(_alias((ch1_dly_irq_set_i)(_string \"0"\)))(_trgt(29)))))
					(line__8571(_arch 14 0 8571(_assignment(_trgt(13)))))
				)
			)
		)
		(_object
			(_prcs
				(REG_THRESH_COUNT(_arch 0 0 8407(_prcs(_trgt(28)(30))(_sens(0)(28)(29)(1)(2)(3)(7)(8))(_dssslsensitivity 1))))
				(line__8441(_arch 1 0 8441(_assignment(_alias((ch1_irqthresh_status)(ch1_thresh_count)))(_trgt(14))(_sens(28)))))
				(line__8442(_arch 2 0 8442(_assignment(_alias((ch1_ioc_irq_set)(ch1_ioc_irq_set_i)))(_simpleassign BUF)(_trgt(11))(_sens(30)))))
			)
		)
	)
	(_generate GEN_INCLUDE_S2MM 0 8577(_if 43)
		(_generate GEN_CH2_DELAY_INTERRUPT 0 8619(_if 44)
			(_generate GEN_CH2_FAST_COUNTER 0 8624(_if 45)
				(_object
					(_prcs
						(REG_DLY_FAST_CNT(_arch 18 0 8626(_prcs(_trgt(43)(44))(_sens(0)(42)(43)(47)(1)(18)(22))(_dssslsensitivity 1))))
					)
				)
			)
			(_generate GEN_CH2_NO_FAST_COUNTER 0 8648(_if 46)
				(_object
					(_prcs
						(REG_DLY_FAST_CNT(_arch 19 0 8649(_prcs(_trgt(44))(_sens(0)(42)(47)(1)(18)(22))(_dssslsensitivity 1))))
					)
				)
			)
			(_object
				(_prcs
					(line__8667(_arch 20 0 8667(_assignment(_trgt(45))(_sens(19)))))
					(line__8671(_arch 21 0 8671(_assignment(_trgt(46))(_sens(41)(45)(19)(22)))))
					(line__8678(_arch 22 0 8678(_assignment(_trgt(47))(_sens(39)(45)(17)))))
					(REG_DELAY_COUNT(_arch 23 0 8686(_prcs(_trgt(39)(41))(_sens(0)(41)(42)(44)(46)(47)(1)(18)(22))(_dssslsensitivity 1))))
					(line__8711(_arch 24 0 8711(_assignment(_alias((ch2_irqdelay_status)(ch2_delay_count)))(_trgt(26))(_sens(41)))))
					(line__8712(_arch 25 0 8712(_assignment(_alias((ch2_dly_irq_set)(ch2_dly_irq_set_i)))(_simpleassign BUF)(_trgt(25))(_sens(39)))))
					(REG_DELAY_CNT_ENABLE(_arch 26 0 8715(_prcs(_trgt(42))(_sens(0)(42)(47)(1)(22)(23))(_dssslsensitivity 1))))
				)
			)
		)
		(_generate GEN_NO_CH2_DELAY_INTR 0 8738(_if 47)
			(_object
				(_prcs
					(line__8740(_arch 27 0 8740(_assignment(_alias((ch2_dly_irq_set)(_string \"0"\)))(_trgt(25)))))
					(line__8741(_arch 28 0 8741(_assignment(_alias((ch2_dly_irq_set_i)(_string \"0"\)))(_trgt(39)))))
					(line__8742(_arch 29 0 8742(_assignment(_trgt(26)))))
				)
			)
		)
		(_object
			(_prcs
				(REG_THRESH_COUNT(_arch 15 0 8579(_prcs(_trgt(38)(40))(_sens(0)(38)(39)(1)(15)(16)(20)(21))(_dssslsensitivity 1))))
				(line__8613(_arch 16 0 8613(_assignment(_alias((ch2_irqthresh_status)(ch2_thresh_count)))(_trgt(27))(_sens(38)))))
				(line__8614(_arch 17 0 8614(_assignment(_alias((ch2_ioc_irq_set)(ch2_ioc_irq_set_i)))(_simpleassign BUF)(_trgt(24))(_sens(40)))))
			)
		)
	)
	(_generate GEN_EXCLUDE_MM2S 0 8751(_if 48)
		(_object
			(_prcs
				(line__8753(_arch 30 0 8753(_assignment(_alias((ch1_ioc_irq_set)(_string \"0"\)))(_trgt(11)))))
				(line__8754(_arch 31 0 8754(_assignment(_alias((ch1_dly_irq_set)(_string \"0"\)))(_trgt(12)))))
				(line__8755(_arch 32 0 8755(_assignment(_trgt(13)))))
				(line__8756(_arch 33 0 8756(_assignment(_trgt(14)))))
			)
		)
	)
	(_generate GEN_EXCLUDE_S2MM 0 8760(_if 49)
		(_object
			(_prcs
				(line__8762(_arch 34 0 8762(_assignment(_alias((ch2_ioc_irq_set)(_string \"0"\)))(_trgt(24)))))
				(line__8763(_arch 35 0 8763(_assignment(_alias((ch2_dly_irq_set)(_string \"0"\)))(_trgt(25)))))
				(line__8764(_arch 36 0 8764(_assignment(_trgt(26)))))
				(line__8765(_arch 37 0 8765(_assignment(_trgt(27)))))
			)
		)
	)
	(_object
		(_type(_int ~INTEGER~range~0~to~1~12 0 8282(_scalar (_to i 0 i 1))))
		(_gen(_int C_INCLUDE_CH1 0 0 8282 \1\ (_ent gms((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~121 0 8287(_scalar (_to i 0 i 1))))
		(_gen(_int C_INCLUDE_CH2 1 0 8287 \1\ (_ent gms((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~122 0 8292(_scalar (_to i 0 i 1))))
		(_gen(_int C_INCLUDE_DLYTMR 2 0 8292 \1\ (_ent gms((i 1)))))
		(_type(_int ~INTEGER~range~1~to~100000~12 0 8297(_scalar (_to i 1 i 100000))))
		(_gen(_int C_DLYTMR_RESOLUTION 3 0 8297 \125\ (_ent gms((i 125)))))
		(_port(_int m_axi_sg_aclk -1 0 8304(_ent(_in)(_event))))
		(_port(_int m_axi_sg_aresetn -1 0 8305(_ent(_in))))
		(_port(_int ch1_irqthresh_decr -1 0 8307(_ent(_in))))
		(_port(_int ch1_irqthresh_rstdsbl -1 0 8308(_ent(_in))))
		(_port(_int ch1_dlyirq_dsble -1 0 8309(_ent(_in))))
		(_port(_int ch1_irqdelay_wren -1 0 8310(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8311(_array -1((_dto i 7 i 0)))))
		(_port(_int ch1_irqdelay 4 0 8311(_ent(_in))))
		(_port(_int ch1_irqthresh_wren -1 0 8312(_ent(_in))))
		(_port(_int ch1_irqthresh 4 0 8313(_ent(_in))))
		(_port(_int ch1_packet_sof -1 0 8314(_ent(_in))))
		(_port(_int ch1_packet_eof -1 0 8315(_ent(_in))))
		(_port(_int ch1_ioc_irq_set -1 0 8316(_ent(_out))))
		(_port(_int ch1_dly_irq_set -1 0 8317(_ent(_out))))
		(_port(_int ch1_irqdelay_status 4 0 8318(_ent(_out))))
		(_port(_int ch1_irqthresh_status 4 0 8319(_ent(_out))))
		(_port(_int ch2_irqthresh_decr -1 0 8321(_ent(_in))))
		(_port(_int ch2_irqthresh_rstdsbl -1 0 8322(_ent(_in))))
		(_port(_int ch2_dlyirq_dsble -1 0 8323(_ent(_in))))
		(_port(_int ch2_irqdelay_wren -1 0 8324(_ent(_in))))
		(_port(_int ch2_irqdelay 4 0 8325(_ent(_in))))
		(_port(_int ch2_irqthresh_wren -1 0 8326(_ent(_in))))
		(_port(_int ch2_irqthresh 4 0 8327(_ent(_in))))
		(_port(_int ch2_packet_sof -1 0 8328(_ent(_in))))
		(_port(_int ch2_packet_eof -1 0 8329(_ent(_in))))
		(_port(_int ch2_ioc_irq_set -1 0 8330(_ent(_out))))
		(_port(_int ch2_dly_irq_set -1 0 8331(_ent(_out))))
		(_port(_int ch2_irqdelay_status 4 0 8332(_ent(_out))))
		(_port(_int ch2_irqthresh_status 4 0 8333(_ent(_out))))
		(_cnst(_int FAST_COUNT_WIDTH -2 0 8356(_arch gms(_code 50))))
		(_type(_int ~STD_LOGIC_VECTOR{FAST_COUNT_WIDTH-1~downto~0}~13 0 8358(_array -1((_dto c 51 i 0)))))
		(_cnst(_int FAST_COUNT_TC 5 0 8358(_arch gms(_code 52))))
		(_type(_int ~STD_LOGIC_VECTOR{FAST_COUNT_WIDTH-1~downto~0}~132 0 8366(_array -1((_dto c 53 i 0)))))
		(_cnst(_int ZERO_FAST_COUNT 6 0 8366(_arch((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 8369(_array -1((_dto i 7 i 0)))))
		(_cnst(_int ZERO_VALUE 7 0 8369(_arch((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 8374(_array -1((_dto i 7 i 0)))))
		(_sig(_int ch1_thresh_count 8 0 8374(_arch(_uni(_string \"00000001"\)))))
		(_sig(_int ch1_dly_irq_set_i -1 0 8375(_arch(_uni((i 2))))))
		(_sig(_int ch1_ioc_irq_set_i -1 0 8376(_arch(_uni((i 2))))))
		(_sig(_int ch1_delay_count 8 0 8378(_arch(_uni((_others(i 2)))))))
		(_sig(_int ch1_delay_cnt_en -1 0 8379(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{FAST_COUNT_WIDTH-1~downto~0}~136 0 8380(_array -1((_dto c 54 i 0)))))
		(_sig(_int ch1_dly_fast_cnt 9 0 8380(_arch(_uni((_others(i 2)))))))
		(_sig(_int ch1_dly_fast_incr -1 0 8381(_arch(_uni((i 2))))))
		(_sig(_int ch1_delay_zero -1 0 8382(_arch(_uni((i 2))))))
		(_sig(_int ch1_delay_tc -1 0 8383(_arch(_uni((i 2))))))
		(_sig(_int ch1_disable_delay -1 0 8384(_arch(_uni((i 2))))))
		(_sig(_int ch2_thresh_count 8 0 8386(_arch(_uni(_string \"00000001"\)))))
		(_sig(_int ch2_dly_irq_set_i -1 0 8387(_arch(_uni((i 2))))))
		(_sig(_int ch2_ioc_irq_set_i -1 0 8388(_arch(_uni((i 2))))))
		(_sig(_int ch2_delay_count 8 0 8390(_arch(_uni((_others(i 2)))))))
		(_sig(_int ch2_delay_cnt_en -1 0 8391(_arch(_uni((i 2))))))
		(_sig(_int ch2_dly_fast_cnt 9 0 8392(_arch(_uni((_others(i 2)))))))
		(_sig(_int ch2_dly_fast_incr -1 0 8393(_arch(_uni((i 2))))))
		(_sig(_int ch2_delay_zero -1 0 8394(_arch(_uni((i 2))))))
		(_sig(_int ch2_delay_tc -1 0 8395(_arch(_uni((i 2))))))
		(_sig(_int ch2_disable_delay -1 0 8396(_arch(_uni((i 2))))))
		(_subprogram
			(_ext clog2(4 3))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.POSITIVE(1 POSITIVE)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_sg_pkg.~STD_LOGIC_VECTOR{7~downto~0}~158(2 ~STD_LOGIC_VECTOR{7~downto~0}~158)))
		(_var(_ext axi_vdma_v6_3_8.axi_sg_pkg.ONE_THRESHOLD(2 ONE_THRESHOLD)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_sg_pkg.~STD_LOGIC_VECTOR{7~downto~0}~1510(2 ~STD_LOGIC_VECTOR{7~downto~0}~1510)))
		(_var(_ext axi_vdma_v6_3_8.axi_sg_pkg.ZERO_DELAY(2 ZERO_DELAY)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(.(axi_sg_pkg))(ieee(NUMERIC_STD))(lib_pkg_v1_0_2(lib_pkg))(ieee(std_logic_misc))(unisim(VCOMPONENTS)))
	(_static
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . implementation 55 -1)
)
V 000055 55 44029         1580965286956 implementation
(_unit VHDL(axi_sg 0 8927(implementation 0 9207))
	(_version vde)
	(_time 1580965286957 2020.02.05 23:01:26)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_vdma_v6_3/hdl/axi_vdma_v6_3_rfs.vhd\))
	(_parameters tan)
	(_code 7b74297b212c266e2d787a7a6c212b7c737d727e2d7c78)
	(_ent
		(_time 1580965286950)
	)
	(_inst I_SG_FETCH_MNGR 0 9366(_ent . axi_sg_ftch_mngr)
		(_gen
			((C_M_AXI_SG_ADDR_WIDTH)(_code 69))
			((C_INCLUDE_CH1)(_code 70))
			((C_INCLUDE_CH2)(_code 71))
			((C_SG_CH1_WORDS_TO_FETCH)(_code 72))
			((C_SG_CH2_WORDS_TO_FETCH)(_code 73))
			((C_SG_FTCH_DESC2QUEUE)(_code 74))
			((C_SG_CH1_ENBL_STALE_ERROR)(_code 75))
			((C_SG_CH2_ENBL_STALE_ERROR)(_code 76))
		)
		(_port
			((m_axi_sg_aclk)(m_axi_sg_aclk))
			((m_axi_sg_aresetn)(m_axi_sg_aresetn))
			((ch1_run_stop)(ch1_run_stop))
			((ch1_desc_flush)(ch1_desc_flush))
			((ch1_updt_done)(ch1_updt_done))
			((ch1_ftch_idle)(ch1_ftch_idle))
			((ch1_ftch_active)(ch1_ftch_active))
			((ch1_ftch_interr_set)(ch1_ftch_interr_set))
			((ch1_ftch_slverr_set)(ch1_ftch_slverr_set))
			((ch1_ftch_decerr_set)(ch1_ftch_decerr_set))
			((ch1_ftch_err_early)(ch1_ftch_err_early))
			((ch1_ftch_stale_desc)(ch1_ftch_stale_desc))
			((ch1_tailpntr_enabled)(ch1_tailpntr_enabled))
			((ch1_taildesc_wren)(ch1_taildesc_wren))
			((ch1_taildesc)(ch1_taildesc))
			((ch1_nxtdesc_wren)(ch1_nxtdesc_wren))
			((ch1_curdesc)(ch1_curdesc))
			((ch1_ftch_queue_empty)(ch1_ftch_queue_empty))
			((ch1_ftch_queue_full)(ch1_ftch_queue_full))
			((ch1_ftch_pause)(ch1_ftch_pause))
			((ch2_run_stop)(ch2_run_stop))
			((ch2_updt_done)(ch2_updt_done))
			((ch2_desc_flush)(ch2_desc_flush))
			((ch2_ftch_idle)(ch2_ftch_idle))
			((ch2_ftch_active)(ch2_ftch_active))
			((ch2_ftch_interr_set)(ch2_ftch_interr_set))
			((ch2_ftch_slverr_set)(ch2_ftch_slverr_set))
			((ch2_ftch_decerr_set)(ch2_ftch_decerr_set))
			((ch2_ftch_err_early)(ch2_ftch_err_early))
			((ch2_ftch_stale_desc)(ch2_ftch_stale_desc))
			((ch2_tailpntr_enabled)(ch2_tailpntr_enabled))
			((ch2_taildesc_wren)(ch2_taildesc_wren))
			((ch2_taildesc)(ch2_taildesc))
			((ch2_nxtdesc_wren)(ch2_nxtdesc_wren))
			((ch2_curdesc)(ch2_curdesc))
			((ch2_ftch_queue_empty)(ch2_ftch_queue_empty))
			((ch2_ftch_queue_full)(ch2_ftch_queue_full))
			((ch2_ftch_pause)(ch2_ftch_pause))
			((nxtdesc)(nxtdesc))
			((m_axi_sg_rresp)(m_axi_sg_rresp))
			((m_axi_sg_rvalid)(m_axi_sg_rvalid))
			((s_axis_ftch_cmd_tvalid)(s_axis_ftch_cmd_tvalid))
			((s_axis_ftch_cmd_tready)(s_axis_ftch_cmd_tready))
			((s_axis_ftch_cmd_tdata)(s_axis_ftch_cmd_tdata))
			((m_axis_ftch_sts_tvalid)(m_axis_ftch_sts_tvalid))
			((m_axis_ftch_sts_tready)(m_axis_ftch_sts_tready))
			((m_axis_ftch_sts_tdata)(m_axis_ftch_sts_tdata))
			((m_axis_ftch_sts_tkeep)(m_axis_ftch_sts_tkeep))
			((mm2s_err)(mm2s_err))
			((ftch_cmnd_wr)(ftch_cmnd_wr))
			((ftch_cmnd_data)(ftch_cmnd_data))
			((ftch_stale_desc)(ftch_stale_desc))
			((updt_error)(updt_error_i))
			((ftch_error)(ftch_error_i))
			((ftch_error_addr)(ftch_error_addr))
		)
	)
	(_inst I_SG_FETCH_QUEUE 0 9454(_ent . axi_sg_ftch_q_mngr)
		(_gen
			((C_M_AXI_SG_ADDR_WIDTH)(_code 77))
			((C_M_AXIS_SG_TDATA_WIDTH)(_code 78))
			((C_AXIS_IS_ASYNC)(_code 79))
			((C_SG_FTCH_DESC2QUEUE)(_code 80))
			((C_SG_CH1_WORDS_TO_FETCH)(_code 81))
			((C_SG_CH2_WORDS_TO_FETCH)(_code 82))
			((C_SG_CH1_ENBL_STALE_ERROR)(_code 83))
			((C_SG_CH2_ENBL_STALE_ERROR)(_code 84))
			((C_INCLUDE_CH1)(_code 85))
			((C_INCLUDE_CH2)(_code 86))
			((C_FAMILY)(_code 87))
		)
		(_port
			((m_axi_sg_aclk)(m_axi_sg_aclk))
			((m_axi_sg_aresetn)(m_axi_sg_aresetn))
			((ch1_desc_flush)(ch1_desc_flush))
			((ch1_ftch_active)(ch1_ftch_active))
			((ch1_nxtdesc_wren)(ch1_nxtdesc_wren))
			((ch1_ftch_queue_empty)(ch1_ftch_queue_empty))
			((ch1_ftch_queue_full)(ch1_ftch_queue_full))
			((ch1_ftch_pause)(ch1_ftch_pause))
			((ch2_desc_flush)(ch2_desc_flush))
			((ch2_ftch_active)(ch2_ftch_active))
			((ch2_nxtdesc_wren)(ch2_nxtdesc_wren))
			((ch2_ftch_queue_empty)(ch2_ftch_queue_empty))
			((ch2_ftch_queue_full)(ch2_ftch_queue_full))
			((ch2_ftch_pause)(ch2_ftch_pause))
			((nxtdesc)(nxtdesc))
			((ftch_cmnd_wr)(ftch_cmnd_wr))
			((ftch_cmnd_data)(ftch_cmnd_data))
			((ftch_stale_desc)(ftch_stale_desc))
			((m_axis_mm2s_tdata)(m_axis_mm2s_tdata))
			((m_axis_mm2s_tkeep)(m_axis_mm2s_tkeep))
			((m_axis_mm2s_tlast)(m_axis_mm2s_tlast))
			((m_axis_mm2s_tvalid)(m_axis_mm2s_tvalid))
			((m_axis_mm2s_tready)(m_axis_mm2s_tready))
			((m_axis_ch1_ftch_aclk)(m_axis_ch1_ftch_aclk))
			((m_axis_ch1_ftch_tdata)(m_axis_ch1_ftch_tdata))
			((m_axis_ch1_ftch_tvalid)(m_axis_ch1_ftch_tvalid))
			((m_axis_ch1_ftch_tready)(m_axis_ch1_ftch_tready))
			((m_axis_ch1_ftch_tlast)(m_axis_ch1_ftch_tlast))
			((m_axis_ch2_ftch_aclk)(m_axis_ch2_ftch_aclk))
			((m_axis_ch2_ftch_tdata)(m_axis_ch2_ftch_tdata))
			((m_axis_ch2_ftch_tvalid)(m_axis_ch2_ftch_tvalid))
			((m_axis_ch2_ftch_tready)(m_axis_ch2_ftch_tready))
			((m_axis_ch2_ftch_tlast)(m_axis_ch2_ftch_tlast))
		)
	)
	(_generate GEN_DESC_UPDATE 0 9521(_if 88)
		(_inst I_SG_UPDATE_MNGR 0 9537(_ent . axi_sg_updt_mngr)
			(_gen
				((C_M_AXI_SG_ADDR_WIDTH)(_code 89))
				((C_INCLUDE_CH1)(_code 90))
				((C_INCLUDE_CH2)(_code 91))
				((C_SG_CH1_WORDS_TO_UPDATE)(_code 92))
				((C_SG_CH1_FIRST_UPDATE_WORD)(_code 93))
				((C_SG_CH2_WORDS_TO_UPDATE)(_code 94))
				((C_SG_CH2_FIRST_UPDATE_WORD)(_code 95))
			)
			(_port
				((m_axi_sg_aclk)(m_axi_sg_aclk))
				((m_axi_sg_aresetn)(m_axi_sg_aresetn))
				((ch1_updt_queue_empty)(ch1_updt_queue_empty))
				((ch1_updt_curdesc_wren)(ch1_updt_curdesc_wren))
				((ch1_updt_curdesc)(ch1_updt_curdesc))
				((ch1_updt_ioc)(ch1_updt_ioc))
				((ch1_updt_idle)(ch1_updt_idle))
				((ch1_updt_active)(ch1_updt_active))
				((ch1_updt_ioc_irq_set)(ch1_updt_ioc_irq_set_i))
				((ch1_updt_interr_set)(ch1_updt_interr_set))
				((ch1_updt_slverr_set)(ch1_updt_slverr_set))
				((ch1_updt_decerr_set)(ch1_updt_decerr_set))
				((ch1_dma_interr)(ch1_dma_interr))
				((ch1_dma_slverr)(ch1_dma_slverr))
				((ch1_dma_decerr)(ch1_dma_decerr))
				((ch1_dma_interr_set)(ch1_dma_interr_set_i))
				((ch1_dma_slverr_set)(ch1_dma_slverr_set_i))
				((ch1_dma_decerr_set)(ch1_dma_decerr_set_i))
				((ch1_updt_done)(ch1_updt_done))
				((ch2_updt_queue_empty)(ch2_updt_queue_empty))
				((ch2_updt_curdesc_wren)(ch2_updt_curdesc_wren))
				((ch2_updt_curdesc)(ch2_updt_curdesc))
				((ch2_updt_ioc)(ch2_updt_ioc))
				((ch2_updt_idle)(ch2_updt_idle))
				((ch2_updt_active)(ch2_updt_active))
				((ch2_updt_ioc_irq_set)(ch2_updt_ioc_irq_set_i))
				((ch2_updt_interr_set)(ch2_updt_interr_set))
				((ch2_updt_slverr_set)(ch2_updt_slverr_set))
				((ch2_updt_decerr_set)(ch2_updt_decerr_set))
				((ch2_dma_interr)(ch2_dma_interr))
				((ch2_dma_slverr)(ch2_dma_slverr))
				((ch2_dma_decerr)(ch2_dma_decerr))
				((ch2_dma_interr_set)(ch2_dma_interr_set_i))
				((ch2_dma_slverr_set)(ch2_dma_slverr_set_i))
				((ch2_dma_decerr_set)(ch2_dma_decerr_set_i))
				((ch2_updt_done)(ch2_updt_done))
				((s_axis_updt_cmd_tvalid)(s_axis_updt_cmd_tvalid))
				((s_axis_updt_cmd_tready)(s_axis_updt_cmd_tready))
				((s_axis_updt_cmd_tdata)(s_axis_updt_cmd_tdata))
				((m_axis_updt_sts_tvalid)(m_axis_updt_sts_tvalid))
				((m_axis_updt_sts_tready)(m_axis_updt_sts_tready))
				((m_axis_updt_sts_tdata)(m_axis_updt_sts_tdata))
				((m_axis_updt_sts_tkeep)(m_axis_updt_sts_tkeep))
				((s2mm_err)(s2mm_err))
				((ftch_error)(ftch_error_i))
				((updt_error)(updt_error_i))
				((updt_error_addr)(updt_error_addr))
			)
		)
		(_inst I_SG_UPDATE_QUEUE 0 9610(_ent . axi_sg_updt_q_mngr)
			(_gen
				((C_M_AXI_SG_ADDR_WIDTH)(_code 96))
				((C_M_AXI_SG_DATA_WIDTH)(_code 97))
				((C_S_AXIS_UPDPTR_TDATA_WIDTH)(_code 98))
				((C_S_AXIS_UPDSTS_TDATA_WIDTH)(_code 99))
				((C_SG_UPDT_DESC2QUEUE)(_code 100))
				((C_SG_CH1_WORDS_TO_UPDATE)(_code 101))
				((C_SG_CH2_WORDS_TO_UPDATE)(_code 102))
				((C_INCLUDE_CH1)(_code 103))
				((C_INCLUDE_CH2)(_code 104))
				((C_AXIS_IS_ASYNC)(_code 105))
				((C_FAMILY)(_code 106))
			)
			(_port
				((m_axi_sg_aclk)(m_axi_sg_aclk))
				((m_axi_sg_aresetn)(m_axi_sg_aresetn))
				((ch1_updt_curdesc_wren)(ch1_updt_curdesc_wren))
				((ch1_updt_curdesc)(ch1_updt_curdesc))
				((ch1_updt_active)(ch1_updt_active))
				((ch1_updt_queue_empty)(ch1_updt_queue_empty))
				((ch1_updt_ioc)(ch1_updt_ioc))
				((ch1_updt_ioc_irq_set)(ch1_updt_ioc_irq_set_i))
				((ch1_dma_interr)(ch1_dma_interr))
				((ch1_dma_slverr)(ch1_dma_slverr))
				((ch1_dma_decerr)(ch1_dma_decerr))
				((ch1_dma_interr_set)(ch1_dma_interr_set_i))
				((ch1_dma_slverr_set)(ch1_dma_slverr_set_i))
				((ch1_dma_decerr_set)(ch1_dma_decerr_set_i))
				((ch2_updt_active)(ch2_updt_active))
				((ch2_updt_curdesc_wren)(ch2_updt_curdesc_wren))
				((ch2_updt_curdesc)(ch2_updt_curdesc))
				((ch2_updt_queue_empty)(ch2_updt_queue_empty))
				((ch2_updt_ioc)(ch2_updt_ioc))
				((ch2_updt_ioc_irq_set)(ch2_updt_ioc_irq_set_i))
				((ch2_dma_interr)(ch2_dma_interr))
				((ch2_dma_slverr)(ch2_dma_slverr))
				((ch2_dma_decerr)(ch2_dma_decerr))
				((ch2_dma_interr_set)(ch2_dma_interr_set_i))
				((ch2_dma_slverr_set)(ch2_dma_slverr_set_i))
				((ch2_dma_decerr_set)(ch2_dma_decerr_set_i))
				((s_axis_ch1_updt_aclk)(s_axis_ch1_updt_aclk))
				((s_axis_ch1_updtptr_tdata)(s_axis_ch1_updtptr_tdata))
				((s_axis_ch1_updtptr_tvalid)(s_axis_ch1_updtptr_tvalid))
				((s_axis_ch1_updtptr_tready)(s_axis_ch1_updtptr_tready))
				((s_axis_ch1_updtptr_tlast)(s_axis_ch1_updtptr_tlast))
				((s_axis_ch1_updtsts_tdata)(s_axis_ch1_updtsts_tdata))
				((s_axis_ch1_updtsts_tvalid)(s_axis_ch1_updtsts_tvalid))
				((s_axis_ch1_updtsts_tready)(s_axis_ch1_updtsts_tready))
				((s_axis_ch1_updtsts_tlast)(s_axis_ch1_updtsts_tlast))
				((s_axis_ch2_updt_aclk)(s_axis_ch2_updt_aclk))
				((s_axis_ch2_updtptr_tdata)(s_axis_ch2_updtptr_tdata))
				((s_axis_ch2_updtptr_tvalid)(s_axis_ch2_updtptr_tvalid))
				((s_axis_ch2_updtptr_tready)(s_axis_ch2_updtptr_tready))
				((s_axis_ch2_updtptr_tlast)(s_axis_ch2_updtptr_tlast))
				((s_axis_ch2_updtsts_tdata)(s_axis_ch2_updtsts_tdata))
				((s_axis_ch2_updtsts_tvalid)(s_axis_ch2_updtsts_tvalid))
				((s_axis_ch2_updtsts_tready)(s_axis_ch2_updtsts_tready))
				((s_axis_ch2_updtsts_tlast)(s_axis_ch2_updtsts_tlast))
				((s_axis_s2mm_tdata)(s_axis_s2mm_tdata))
				((s_axis_s2mm_tlast)(s_axis_s2mm_tlast))
				((s_axis_s2mm_tvalid)(s_axis_s2mm_tvalid))
				((s_axis_s2mm_tready)(s_axis_s2mm_tready))
			)
		)
		(_object
			(_prcs
				(line__9527(_arch 9 0 9527(_assignment(_alias((ch1_irqthresh_decr)(ch1_updt_ioc_irq_set_i)))(_simpleassign BUF)(_trgt(196))(_sens(163)))))
				(line__9528(_arch 10 0 9528(_assignment(_alias((ch2_irqthresh_decr)(ch2_updt_ioc_irq_set_i)))(_simpleassign BUF)(_trgt(197))(_sens(181)))))
				(line__9531(_arch 11 0 9531(_assignment(_alias((ch1_updt_ioc_irq_set)(ch1_updt_ioc_irq_set_i)))(_simpleassign BUF)(_trgt(45))(_sens(163)))))
				(line__9532(_arch 12 0 9532(_assignment(_alias((ch2_updt_ioc_irq_set)(ch2_updt_ioc_irq_set_i)))(_simpleassign BUF)(_trgt(91))(_sens(181)))))
			)
		)
	)
	(_generate GEN_NO_DESC_UPDATE 0 9697(_if 107)
		(_object
			(_prcs
				(line__9700(_arch 13 0 9700(_assignment(_alias((ch1_updt_idle)(_string \"1"\)))(_trgt(44)))))
				(line__9701(_arch 14 0 9701(_assignment(_alias((ch1_updt_active)(_string \"0"\)))(_trgt(158)))))
				(line__9703(_arch 15 0 9703(_assignment(_alias((ch1_updt_interr_set)(_string \"0"\)))(_trgt(46)))))
				(line__9704(_arch 16 0 9704(_assignment(_alias((ch1_updt_slverr_set)(_string \"0"\)))(_trgt(47)))))
				(line__9705(_arch 17 0 9705(_assignment(_alias((ch1_updt_decerr_set)(_string \"0"\)))(_trgt(48)))))
				(line__9706(_arch 18 0 9706(_assignment(_alias((ch1_dma_interr_set_i)(_string \"0"\)))(_trgt(167)))))
				(line__9707(_arch 19 0 9707(_assignment(_alias((ch1_dma_slverr_set_i)(_string \"0"\)))(_trgt(168)))))
				(line__9708(_arch 20 0 9708(_assignment(_alias((ch1_dma_decerr_set_i)(_string \"0"\)))(_trgt(169)))))
				(line__9709(_arch 21 0 9709(_assignment(_alias((ch1_updt_done)(_string \"1"\)))(_trgt(170)))))
				(line__9710(_arch 22 0 9710(_assignment(_alias((ch2_updt_idle)(_string \"1"\)))(_trgt(90)))))
				(line__9711(_arch 23 0 9711(_assignment(_alias((ch2_updt_active)(_string \"0"\)))(_trgt(176)))))
				(line__9713(_arch 24 0 9713(_assignment(_alias((ch2_updt_interr_set)(_string \"0"\)))(_trgt(92)))))
				(line__9714(_arch 25 0 9714(_assignment(_alias((ch2_updt_slverr_set)(_string \"0"\)))(_trgt(93)))))
				(line__9715(_arch 26 0 9715(_assignment(_alias((ch2_updt_decerr_set)(_string \"0"\)))(_trgt(94)))))
				(line__9716(_arch 27 0 9716(_assignment(_alias((ch2_dma_interr_set_i)(_string \"0"\)))(_trgt(185)))))
				(line__9717(_arch 28 0 9717(_assignment(_alias((ch2_dma_slverr_set_i)(_string \"0"\)))(_trgt(186)))))
				(line__9718(_arch 29 0 9718(_assignment(_alias((ch2_dma_decerr_set_i)(_string \"0"\)))(_trgt(187)))))
				(line__9719(_arch 30 0 9719(_assignment(_alias((ch2_updt_done)(_string \"1"\)))(_trgt(188)))))
				(line__9720(_arch 31 0 9720(_assignment(_alias((s_axis_updt_cmd_tvalid)(_string \"0"\)))(_trgt(141)))))
				(line__9721(_arch 32 0 9721(_assignment(_trgt(143)))))
				(line__9722(_arch 33 0 9722(_assignment(_alias((m_axis_updt_sts_tready)(_string \"0"\)))(_trgt(145)))))
				(line__9723(_arch 34 0 9723(_assignment(_alias((updt_error_i)(_string \"0"\)))(_trgt(195)))))
				(line__9724(_arch 35 0 9724(_assignment(_trgt(127)))))
				(line__9725(_arch 36 0 9725(_assignment(_alias((ch1_updt_curdesc_wren)(_string \"0"\)))(_trgt(160)))))
				(line__9726(_arch 37 0 9726(_assignment(_trgt(161)))))
				(line__9727(_arch 38 0 9727(_assignment(_alias((ch1_updt_queue_empty)(_string \"0"\)))(_trgt(159)))))
				(line__9728(_arch 39 0 9728(_assignment(_alias((ch1_updt_ioc)(_string \"0"\)))(_trgt(162)))))
				(line__9729(_arch 40 0 9729(_assignment(_alias((ch1_dma_interr)(_string \"0"\)))(_trgt(164)))))
				(line__9730(_arch 41 0 9730(_assignment(_alias((ch1_dma_slverr)(_string \"0"\)))(_trgt(165)))))
				(line__9731(_arch 42 0 9731(_assignment(_alias((ch1_dma_decerr)(_string \"0"\)))(_trgt(166)))))
				(line__9732(_arch 43 0 9732(_assignment(_alias((ch2_updt_curdesc_wren)(_string \"0"\)))(_trgt(178)))))
				(line__9733(_arch 44 0 9733(_assignment(_trgt(179)))))
				(line__9734(_arch 45 0 9734(_assignment(_alias((ch2_updt_queue_empty)(_string \"0"\)))(_trgt(177)))))
				(line__9735(_arch 46 0 9735(_assignment(_alias((ch2_updt_ioc)(_string \"0"\)))(_trgt(180)))))
				(line__9736(_arch 47 0 9736(_assignment(_alias((ch2_dma_interr)(_string \"0"\)))(_trgt(182)))))
				(line__9737(_arch 48 0 9737(_assignment(_alias((ch2_dma_slverr)(_string \"0"\)))(_trgt(183)))))
				(line__9738(_arch 49 0 9738(_assignment(_alias((ch2_dma_decerr)(_string \"0"\)))(_trgt(184)))))
				(line__9739(_arch 50 0 9739(_assignment(_trgt(149)))))
				(line__9740(_arch 51 0 9740(_assignment(_alias((s_axis_s2mm_tlast)(_string \"0"\)))(_trgt(151)))))
				(line__9741(_arch 52 0 9741(_assignment(_alias((s_axis_s2mm_tvalid)(_string \"0"\)))(_trgt(152)))))
				(line__9742(_arch 53 0 9742(_assignment(_alias((s_axis_ch1_updtptr_tready)(_string \"0"\)))(_trgt(72)))))
				(line__9743(_arch 54 0 9743(_assignment(_alias((s_axis_ch2_updtptr_tready)(_string \"0"\)))(_trgt(118)))))
				(line__9744(_arch 55 0 9744(_assignment(_alias((s_axis_ch1_updtsts_tready)(_string \"0"\)))(_trgt(76)))))
				(line__9745(_arch 56 0 9745(_assignment(_alias((s_axis_ch2_updtsts_tready)(_string \"0"\)))(_trgt(122)))))
				(line__9749(_arch 57 0 9749(_assignment(_alias((ch1_irqthresh_decr)(ch1_packet_eof)))(_simpleassign BUF)(_trgt(196))(_sens(59)))))
				(line__9750(_arch 58 0 9750(_assignment(_alias((ch2_irqthresh_decr)(ch2_packet_eof)))(_simpleassign BUF)(_trgt(197))(_sens(105)))))
				(line__9753(_arch 59 0 9753(_assignment(_alias((ch1_updt_ioc_irq_set)(ch1_packet_eof)))(_simpleassign BUF)(_trgt(45))(_sens(59)))))
				(line__9754(_arch 60 0 9754(_assignment(_alias((ch2_updt_ioc_irq_set)(ch2_packet_eof)))(_simpleassign BUF)(_trgt(91))(_sens(105)))))
			)
		)
	)
	(_generate GEN_INTERRUPT_LOGIC 0 9762(_if 108)
		(_inst I_AXI_SG_INTRPT 0 9764(_ent . axi_sg_intrpt)
			(_gen
				((C_INCLUDE_CH1)(_code 109))
				((C_INCLUDE_CH2)(_code 110))
				((C_INCLUDE_DLYTMR)(_code 111))
				((C_DLYTMR_RESOLUTION)(_code 112))
			)
			(_port
				((m_axi_sg_aclk)(m_axi_sg_aclk))
				((m_axi_sg_aresetn)(m_axi_sg_aresetn))
				((ch1_irqthresh_decr)(ch1_irqthresh_decr))
				((ch1_irqthresh_rstdsbl)(ch1_irqthresh_rstdsbl))
				((ch1_dlyirq_dsble)(ch1_dlyirq_dsble))
				((ch1_irqdelay_wren)(ch1_irqdelay_wren))
				((ch1_irqdelay)(ch1_irqdelay))
				((ch1_irqthresh_wren)(ch1_irqthresh_wren))
				((ch1_irqthresh)(ch1_irqthresh))
				((ch1_packet_sof)(ch1_packet_sof))
				((ch1_packet_eof)(ch1_packet_eof))
				((ch1_ioc_irq_set)(ch1_ioc_irq_set))
				((ch1_dly_irq_set)(ch1_dly_irq_set))
				((ch1_irqdelay_status)(ch1_irqdelay_status))
				((ch1_irqthresh_status)(ch1_irqthresh_status))
				((ch2_irqthresh_decr)(ch2_irqthresh_decr))
				((ch2_irqthresh_rstdsbl)(ch2_irqthresh_rstdsbl))
				((ch2_dlyirq_dsble)(ch2_dlyirq_dsble))
				((ch2_irqdelay_wren)(ch2_irqdelay_wren))
				((ch2_irqdelay)(ch2_irqdelay))
				((ch2_irqthresh_wren)(ch2_irqthresh_wren))
				((ch2_irqthresh)(ch2_irqthresh))
				((ch2_packet_sof)(ch2_packet_sof))
				((ch2_packet_eof)(ch2_packet_eof))
				((ch2_ioc_irq_set)(ch2_ioc_irq_set))
				((ch2_dly_irq_set)(ch2_dly_irq_set))
				((ch2_irqdelay_status)(ch2_irqdelay_status))
				((ch2_irqthresh_status)(ch2_irqthresh_status))
			)
		)
	)
	(_generate GEN_NO_INTRPT_LOGIC 0 9808(_if 113)
		(_object
			(_prcs
				(line__9810(_arch 61 0 9810(_assignment(_alias((ch1_ioc_irq_set)(_string \"0"\)))(_trgt(60)))))
				(line__9811(_arch 62 0 9811(_assignment(_alias((ch1_dly_irq_set)(_string \"0"\)))(_trgt(61)))))
				(line__9812(_arch 63 0 9812(_assignment(_trgt(62)))))
				(line__9813(_arch 64 0 9813(_assignment(_trgt(63)))))
				(line__9815(_arch 65 0 9815(_assignment(_alias((ch2_ioc_irq_set)(_string \"0"\)))(_trgt(106)))))
				(line__9816(_arch 66 0 9816(_assignment(_alias((ch2_dly_irq_set)(_string \"0"\)))(_trgt(107)))))
				(line__9817(_arch 67 0 9817(_assignment(_trgt(108)))))
				(line__9818(_arch 68 0 9818(_assignment(_trgt(109)))))
			)
		)
	)
	(_inst I_SG_AXI_DATAMOVER 0 9824(_ent axi_datamover_v5_1_22 axi_datamover)
		(_gen
			((C_INCLUDE_MM2S)(_code 114))
			((C_M_AXI_MM2S_ADDR_WIDTH)(_code 115))
			((C_M_AXI_MM2S_DATA_WIDTH)(_code 116))
			((C_M_AXIS_MM2S_TDATA_WIDTH)(_code 117))
			((C_INCLUDE_MM2S_STSFIFO)(_code 118))
			((C_MM2S_STSCMD_FIFO_DEPTH)(_code 119))
			((C_MM2S_STSCMD_IS_ASYNC)(_code 120))
			((C_INCLUDE_MM2S_DRE)(_code 121))
			((C_MM2S_BURST_SIZE)(_code 122))
			((C_MM2S_ADDR_PIPE_DEPTH)(_code 123))
			((C_MM2S_INCLUDE_SF)(_code 124))
			((C_INCLUDE_S2MM)(_code 125))
			((C_M_AXI_S2MM_ADDR_WIDTH)(_code 126))
			((C_M_AXI_S2MM_DATA_WIDTH)(_code 127))
			((C_S_AXIS_S2MM_TDATA_WIDTH)(_code 128))
			((C_INCLUDE_S2MM_STSFIFO)(_code 129))
			((C_S2MM_STSCMD_FIFO_DEPTH)(_code 130))
			((C_S2MM_STSCMD_IS_ASYNC)(_code 131))
			((C_INCLUDE_S2MM_DRE)(_code 132))
			((C_S2MM_BURST_SIZE)(_code 133))
			((C_S2MM_ADDR_PIPE_DEPTH)(_code 134))
			((C_S2MM_INCLUDE_SF)(_code 135))
			((C_FAMILY)(_code 136))
		)
		(_port
			((m_axi_mm2s_aclk)(m_axi_sg_aclk))
			((m_axi_mm2s_aresetn)(dm_resetn))
			((mm2s_halt)(_code 137))
			((mm2s_halt_cmplt)(_open))
			((mm2s_err)(mm2s_err))
			((m_axis_mm2s_cmdsts_aclk)(m_axi_sg_aclk))
			((m_axis_mm2s_cmdsts_aresetn)(dm_resetn))
			((s_axis_mm2s_cmd_tvalid)(s_axis_ftch_cmd_tvalid))
			((s_axis_mm2s_cmd_tready)(s_axis_ftch_cmd_tready))
			((s_axis_mm2s_cmd_tdata)(s_axis_ftch_cmd_tdata))
			((m_axis_mm2s_sts_tvalid)(m_axis_ftch_sts_tvalid))
			((m_axis_mm2s_sts_tready)(m_axis_ftch_sts_tready))
			((m_axis_mm2s_sts_tdata)(m_axis_ftch_sts_tdata))
			((m_axis_mm2s_sts_tkeep)(m_axis_ftch_sts_tkeep))
			((mm2s_allow_addr_req)(_code 138))
			((mm2s_addr_req_posted)(_open))
			((mm2s_rd_xfer_cmplt)(_open))
			((m_axi_mm2s_arid)(_open))
			((m_axi_mm2s_araddr)(m_axi_sg_araddr))
			((m_axi_mm2s_arlen)(m_axi_sg_arlen))
			((m_axi_mm2s_arsize)(m_axi_sg_arsize))
			((m_axi_mm2s_arburst)(m_axi_sg_arburst))
			((m_axi_mm2s_arprot)(m_axi_sg_arprot))
			((m_axi_mm2s_arcache)(m_axi_sg_arcache))
			((m_axi_mm2s_aruser)(_open))
			((m_axi_mm2s_arvalid)(m_axi_sg_arvalid))
			((m_axi_mm2s_arready)(m_axi_sg_arready))
			((m_axi_mm2s_rdata)(m_axi_sg_rdata))
			((m_axi_mm2s_rresp)(m_axi_sg_rresp))
			((m_axi_mm2s_rlast)(m_axi_sg_rlast))
			((m_axi_mm2s_rvalid)(m_axi_sg_rvalid))
			((m_axi_mm2s_rready)(m_axi_sg_rready))
			((m_axis_mm2s_tdata)(m_axis_mm2s_tdata))
			((m_axis_mm2s_tkeep)(m_axis_mm2s_tkeep))
			((m_axis_mm2s_tlast)(m_axis_mm2s_tlast))
			((m_axis_mm2s_tvalid)(m_axis_mm2s_tvalid))
			((m_axis_mm2s_tready)(m_axis_mm2s_tready))
			((mm2s_dbg_sel)(_code 139))
			((mm2s_dbg_data)(_open))
			((m_axi_s2mm_aclk)(m_axi_sg_aclk))
			((m_axi_s2mm_aresetn)(dm_resetn))
			((s2mm_halt)(_code 140))
			((s2mm_halt_cmplt)(_open))
			((s2mm_err)(s2mm_err))
			((m_axis_s2mm_cmdsts_awclk)(m_axi_sg_aclk))
			((m_axis_s2mm_cmdsts_aresetn)(dm_resetn))
			((s_axis_s2mm_cmd_tvalid)(s_axis_updt_cmd_tvalid))
			((s_axis_s2mm_cmd_tready)(s_axis_updt_cmd_tready))
			((s_axis_s2mm_cmd_tdata)(s_axis_updt_cmd_tdata))
			((m_axis_s2mm_sts_tvalid)(m_axis_updt_sts_tvalid))
			((m_axis_s2mm_sts_tready)(m_axis_updt_sts_tready))
			((m_axis_s2mm_sts_tdata)(m_axis_updt_sts_tdata))
			((m_axis_s2mm_sts_tkeep)(m_axis_updt_sts_tkeep))
			((s2mm_allow_addr_req)(_code 141))
			((s2mm_addr_req_posted)(_open))
			((s2mm_wr_xfer_cmplt)(_open))
			((s2mm_ld_nxt_len)(_open))
			((s2mm_wr_len)(_open))
			((m_axi_s2mm_awid)(_open))
			((m_axi_s2mm_awaddr)(m_axi_sg_awaddr))
			((m_axi_s2mm_awlen)(m_axi_sg_awlen))
			((m_axi_s2mm_awsize)(m_axi_sg_awsize))
			((m_axi_s2mm_awburst)(m_axi_sg_awburst))
			((m_axi_s2mm_awprot)(m_axi_sg_awprot))
			((m_axi_s2mm_awcache)(m_axi_sg_awcache))
			((m_axi_s2mm_awuser)(_open))
			((m_axi_s2mm_awvalid)(m_axi_sg_awvalid))
			((m_axi_s2mm_awready)(m_axi_sg_awready))
			((m_axi_s2mm_wdata)(m_axi_sg_wdata))
			((m_axi_s2mm_wstrb)(m_axi_sg_wstrb))
			((m_axi_s2mm_wlast)(m_axi_sg_wlast))
			((m_axi_s2mm_wvalid)(m_axi_sg_wvalid))
			((m_axi_s2mm_wready)(m_axi_sg_wready))
			((m_axi_s2mm_bresp)(m_axi_sg_bresp))
			((m_axi_s2mm_bvalid)(m_axi_sg_bvalid))
			((m_axi_s2mm_bready)(m_axi_sg_bready))
			((s_axis_s2mm_tdata)(s_axis_s2mm_tdata))
			((s_axis_s2mm_tkeep)(s_axis_s2mm_tkeep))
			((s_axis_s2mm_tlast)(s_axis_s2mm_tlast))
			((s_axis_s2mm_tvalid)(s_axis_s2mm_tvalid))
			((s_axis_s2mm_tready)(s_axis_s2mm_tready))
			((s2mm_dbg_sel)(_code 142))
			((s2mm_dbg_data)(_open))
		)
	)
	(_object
		(_type(_int ~INTEGER~range~32~to~32~12 0 8929(_scalar (_to i 32 i 32))))
		(_gen(_int C_M_AXI_SG_ADDR_WIDTH 0 0 8929 \32\ (_ent gms((i 32)))))
		(_type(_int ~INTEGER~range~32~to~32~121 0 8932(_scalar (_to i 32 i 32))))
		(_gen(_int C_M_AXI_SG_DATA_WIDTH 1 0 8932 \32\ (_ent gms((i 32)))))
		(_type(_int ~INTEGER~range~32~to~32~122 0 8935(_scalar (_to i 32 i 32))))
		(_gen(_int C_M_AXIS_SG_TDATA_WIDTH 2 0 8935 \32\ (_ent gms((i 32)))))
		(_type(_int ~INTEGER~range~32~to~32~123 0 8938(_scalar (_to i 32 i 32))))
		(_gen(_int C_S_AXIS_UPDPTR_TDATA_WIDTH 3 0 8938 \32\ (_ent gms((i 32)))))
		(_type(_int ~INTEGER~range~33~to~33~12 0 8941(_scalar (_to i 33 i 33))))
		(_gen(_int C_S_AXIS_UPDSTS_TDATA_WIDTH 4 0 8941 \33\ (_ent gms((i 33)))))
		(_type(_int ~INTEGER~range~0~to~8~12 0 8944(_scalar (_to i 0 i 8))))
		(_gen(_int C_SG_FTCH_DESC2QUEUE 5 0 8944 \0\ (_ent gms((i 0)))))
		(_type(_int ~INTEGER~range~0~to~8~124 0 8948(_scalar (_to i 0 i 8))))
		(_gen(_int C_SG_UPDT_DESC2QUEUE 6 0 8948 \0\ (_ent gms((i 0)))))
		(_type(_int ~INTEGER~range~4~to~16~12 0 8952(_scalar (_to i 4 i 16))))
		(_gen(_int C_SG_CH1_WORDS_TO_FETCH 7 0 8952 \8\ (_ent((i 8)))))
		(_type(_int ~INTEGER~range~1~to~16~12 0 8955(_scalar (_to i 1 i 16))))
		(_gen(_int C_SG_CH1_WORDS_TO_UPDATE 8 0 8955 \8\ (_ent((i 8)))))
		(_type(_int ~INTEGER~range~0~to~15~12 0 8958(_scalar (_to i 0 i 15))))
		(_gen(_int C_SG_CH1_FIRST_UPDATE_WORD 9 0 8958 \0\ (_ent((i 0)))))
		(_type(_int ~INTEGER~range~0~to~1~12 0 8961(_scalar (_to i 0 i 1))))
		(_gen(_int C_SG_CH1_ENBL_STALE_ERROR 10 0 8961 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~4~to~16~125 0 8966(_scalar (_to i 4 i 16))))
		(_gen(_int C_SG_CH2_WORDS_TO_FETCH 11 0 8966 \8\ (_ent((i 8)))))
		(_type(_int ~INTEGER~range~1~to~16~126 0 8969(_scalar (_to i 1 i 16))))
		(_gen(_int C_SG_CH2_WORDS_TO_UPDATE 12 0 8969 \8\ (_ent((i 8)))))
		(_type(_int ~INTEGER~range~0~to~15~127 0 8972(_scalar (_to i 0 i 15))))
		(_gen(_int C_SG_CH2_FIRST_UPDATE_WORD 13 0 8972 \0\ (_ent((i 0)))))
		(_type(_int ~INTEGER~range~0~to~1~128 0 8975(_scalar (_to i 0 i 1))))
		(_gen(_int C_SG_CH2_ENBL_STALE_ERROR 14 0 8975 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~129 0 8980(_scalar (_to i 0 i 1))))
		(_gen(_int C_INCLUDE_CH1 15 0 8980 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~1210 0 8985(_scalar (_to i 0 i 1))))
		(_gen(_int C_INCLUDE_CH2 16 0 8985 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~1211 0 8990(_scalar (_to i 0 i 1))))
		(_gen(_int C_AXIS_IS_ASYNC 17 0 8990 \0\ (_ent gms((i 0)))))
		(_type(_int ~INTEGER~range~0~to~1~1212 0 8995(_scalar (_to i 0 i 1))))
		(_gen(_int C_INCLUDE_DESC_UPDATE 18 0 8995 \1\ (_ent gms((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~1213 0 9000(_scalar (_to i 0 i 1))))
		(_gen(_int C_INCLUDE_INTRPT 19 0 9000 \1\ (_ent gms((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~1214 0 9005(_scalar (_to i 0 i 1))))
		(_gen(_int C_INCLUDE_DLYTMR 20 0 9005 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~1~to~100000~12 0 9010(_scalar (_to i 1 i 100000))))
		(_gen(_int C_DLYTMR_RESOLUTION 21 0 9010 \125\ (_ent((i 125)))))
		(_type(_int ~STRING~12 0 9013(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int C_FAMILY 22 0 9013(_ent(_string \"virtex6"\))))
		(_port(_int m_axi_sg_aclk -2 0 9020(_ent(_in))))
		(_port(_int m_axi_sg_aresetn -2 0 9021(_ent(_in))))
		(_port(_int dm_resetn -2 0 9023(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_SG_ADDR_WIDTH-1~downto~0}~12 0 9026(_array -2((_dto c 143 i 0)))))
		(_port(_int m_axi_sg_awaddr 23 0 9026(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9028(_array -2((_dto i 7 i 0)))))
		(_port(_int m_axi_sg_awlen 24 0 9028(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9029(_array -2((_dto i 2 i 0)))))
		(_port(_int m_axi_sg_awsize 25 0 9029(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9030(_array -2((_dto i 1 i 0)))))
		(_port(_int m_axi_sg_awburst 26 0 9030(_ent(_out))))
		(_port(_int m_axi_sg_awprot 25 0 9031(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9032(_array -2((_dto i 3 i 0)))))
		(_port(_int m_axi_sg_awcache 27 0 9032(_ent(_out))))
		(_port(_int m_axi_sg_awvalid -2 0 9033(_ent(_out))))
		(_port(_int m_axi_sg_awready -2 0 9034(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_SG_DATA_WIDTH-1~downto~0}~12 0 9037(_array -2((_dto c 144 i 0)))))
		(_port(_int m_axi_sg_wdata 28 0 9037(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_M_AXI_SG_DATA_WIDTH/8}-1~downto~0}~12 0 9039(_array -2((_dto c 145 i 0)))))
		(_port(_int m_axi_sg_wstrb 29 0 9039(_ent(_out))))
		(_port(_int m_axi_sg_wlast -2 0 9041(_ent(_out))))
		(_port(_int m_axi_sg_wvalid -2 0 9042(_ent(_out))))
		(_port(_int m_axi_sg_wready -2 0 9043(_ent(_in))))
		(_port(_int m_axi_sg_bresp 26 0 9046(_ent(_in))))
		(_port(_int m_axi_sg_bvalid -2 0 9047(_ent(_in))))
		(_port(_int m_axi_sg_bready -2 0 9048(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_SG_ADDR_WIDTH-1~downto~0}~1216 0 9051(_array -2((_dto c 146 i 0)))))
		(_port(_int m_axi_sg_araddr 30 0 9051(_ent(_out))))
		(_port(_int m_axi_sg_arlen 24 0 9053(_ent(_out))))
		(_port(_int m_axi_sg_arsize 25 0 9054(_ent(_out))))
		(_port(_int m_axi_sg_arburst 26 0 9055(_ent(_out))))
		(_port(_int m_axi_sg_arcache 27 0 9056(_ent(_out))))
		(_port(_int m_axi_sg_arprot 25 0 9057(_ent(_out))))
		(_port(_int m_axi_sg_arvalid -2 0 9058(_ent(_out))))
		(_port(_int m_axi_sg_arready -2 0 9059(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_SG_DATA_WIDTH-1~downto~0}~1218 0 9062(_array -2((_dto c 147 i 0)))))
		(_port(_int m_axi_sg_rdata 31 0 9062(_ent(_in))))
		(_port(_int m_axi_sg_rresp 26 0 9064(_ent(_in))))
		(_port(_int m_axi_sg_rlast -2 0 9065(_ent(_in))))
		(_port(_int m_axi_sg_rvalid -2 0 9066(_ent(_in))))
		(_port(_int m_axi_sg_rready -2 0 9067(_ent(_out))))
		(_port(_int ch1_run_stop -2 0 9070(_ent(_in))))
		(_port(_int ch1_desc_flush -2 0 9071(_ent(_in))))
		(_port(_int ch1_tailpntr_enabled -2 0 9072(_ent(_in))))
		(_port(_int ch1_taildesc_wren -2 0 9073(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_SG_ADDR_WIDTH-1~downto~0}~1220 0 9074(_array -2((_dto c 148 i 0)))))
		(_port(_int ch1_taildesc 32 0 9074(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_SG_ADDR_WIDTH-1~downto~0}~1222 0 9076(_array -2((_dto c 149 i 0)))))
		(_port(_int ch1_curdesc 33 0 9076(_ent(_in))))
		(_port(_int ch1_ftch_idle -2 0 9078(_ent(_out))))
		(_port(_int ch1_ftch_interr_set -2 0 9079(_ent(_out))))
		(_port(_int ch1_ftch_slverr_set -2 0 9080(_ent(_out))))
		(_port(_int ch1_ftch_decerr_set -2 0 9081(_ent(_out))))
		(_port(_int ch1_ftch_err_early -2 0 9082(_ent(_out))))
		(_port(_int ch1_ftch_stale_desc -2 0 9083(_ent(_out))))
		(_port(_int ch1_updt_idle -2 0 9084(_ent(_out))))
		(_port(_int ch1_updt_ioc_irq_set -2 0 9085(_ent(_out))))
		(_port(_int ch1_updt_interr_set -2 0 9086(_ent(_out))))
		(_port(_int ch1_updt_slverr_set -2 0 9087(_ent(_out))))
		(_port(_int ch1_updt_decerr_set -2 0 9088(_ent(_out))))
		(_port(_int ch1_dma_interr_set -2 0 9089(_ent(_out))))
		(_port(_int ch1_dma_slverr_set -2 0 9090(_ent(_out))))
		(_port(_int ch1_dma_decerr_set -2 0 9091(_ent(_out))))
		(_port(_int ch1_irqthresh_rstdsbl -2 0 9095(_ent(_in))))
		(_port(_int ch1_dlyirq_dsble -2 0 9096(_ent(_in))))
		(_port(_int ch1_irqdelay_wren -2 0 9097(_ent(_in))))
		(_port(_int ch1_irqdelay 24 0 9098(_ent(_in))))
		(_port(_int ch1_irqthresh_wren -2 0 9099(_ent(_in))))
		(_port(_int ch1_irqthresh 24 0 9100(_ent(_in))))
		(_port(_int ch1_packet_sof -2 0 9101(_ent(_in))))
		(_port(_int ch1_packet_eof -2 0 9102(_ent(_in))))
		(_port(_int ch1_ioc_irq_set -2 0 9103(_ent(_out))))
		(_port(_int ch1_dly_irq_set -2 0 9104(_ent(_out))))
		(_port(_int ch1_irqdelay_status 24 0 9105(_ent(_out))))
		(_port(_int ch1_irqthresh_status 24 0 9106(_ent(_out))))
		(_port(_int m_axis_ch1_ftch_aclk -2 0 9109(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXIS_SG_TDATA_WIDTH-1~downto~0}~12 0 9110(_array -2((_dto c 150 i 0)))))
		(_port(_int m_axis_ch1_ftch_tdata 34 0 9110(_ent(_out))))
		(_port(_int m_axis_ch1_ftch_tvalid -2 0 9112(_ent(_out))))
		(_port(_int m_axis_ch1_ftch_tready -2 0 9113(_ent(_in))))
		(_port(_int m_axis_ch1_ftch_tlast -2 0 9114(_ent(_out))))
		(_port(_int s_axis_ch1_updt_aclk -2 0 9118(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXIS_UPDPTR_TDATA_WIDTH-1~downto~0}~12 0 9119(_array -2((_dto c 151 i 0)))))
		(_port(_int s_axis_ch1_updtptr_tdata 35 0 9119(_ent(_in))))
		(_port(_int s_axis_ch1_updtptr_tvalid -2 0 9121(_ent(_in))))
		(_port(_int s_axis_ch1_updtptr_tready -2 0 9122(_ent(_out))))
		(_port(_int s_axis_ch1_updtptr_tlast -2 0 9123(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXIS_UPDSTS_TDATA_WIDTH-1~downto~0}~12 0 9125(_array -2((_dto c 152 i 0)))))
		(_port(_int s_axis_ch1_updtsts_tdata 36 0 9125(_ent(_in))))
		(_port(_int s_axis_ch1_updtsts_tvalid -2 0 9127(_ent(_in))))
		(_port(_int s_axis_ch1_updtsts_tready -2 0 9128(_ent(_out))))
		(_port(_int s_axis_ch1_updtsts_tlast -2 0 9129(_ent(_in))))
		(_port(_int ch2_run_stop -2 0 9132(_ent(_in))))
		(_port(_int ch2_desc_flush -2 0 9133(_ent(_in))))
		(_port(_int ch2_tailpntr_enabled -2 0 9134(_ent(_in))))
		(_port(_int ch2_taildesc_wren -2 0 9135(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_SG_ADDR_WIDTH-1~downto~0}~1224 0 9136(_array -2((_dto c 153 i 0)))))
		(_port(_int ch2_taildesc 37 0 9136(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_SG_ADDR_WIDTH-1~downto~0}~1226 0 9138(_array -2((_dto c 154 i 0)))))
		(_port(_int ch2_curdesc 38 0 9138(_ent(_in))))
		(_port(_int ch2_ftch_idle -2 0 9140(_ent(_out))))
		(_port(_int ch2_ftch_interr_set -2 0 9141(_ent(_out))))
		(_port(_int ch2_ftch_slverr_set -2 0 9142(_ent(_out))))
		(_port(_int ch2_ftch_decerr_set -2 0 9143(_ent(_out))))
		(_port(_int ch2_ftch_err_early -2 0 9144(_ent(_out))))
		(_port(_int ch2_ftch_stale_desc -2 0 9145(_ent(_out))))
		(_port(_int ch2_updt_idle -2 0 9146(_ent(_out))))
		(_port(_int ch2_updt_ioc_irq_set -2 0 9147(_ent(_out))))
		(_port(_int ch2_updt_interr_set -2 0 9148(_ent(_out))))
		(_port(_int ch2_updt_slverr_set -2 0 9149(_ent(_out))))
		(_port(_int ch2_updt_decerr_set -2 0 9150(_ent(_out))))
		(_port(_int ch2_dma_interr_set -2 0 9151(_ent(_out))))
		(_port(_int ch2_dma_slverr_set -2 0 9152(_ent(_out))))
		(_port(_int ch2_dma_decerr_set -2 0 9153(_ent(_out))))
		(_port(_int ch2_irqthresh_rstdsbl -2 0 9156(_ent(_in))))
		(_port(_int ch2_dlyirq_dsble -2 0 9157(_ent(_in))))
		(_port(_int ch2_irqdelay_wren -2 0 9158(_ent(_in))))
		(_port(_int ch2_irqdelay 24 0 9159(_ent(_in))))
		(_port(_int ch2_irqthresh_wren -2 0 9160(_ent(_in))))
		(_port(_int ch2_irqthresh 24 0 9161(_ent(_in))))
		(_port(_int ch2_packet_sof -2 0 9162(_ent(_in))))
		(_port(_int ch2_packet_eof -2 0 9163(_ent(_in))))
		(_port(_int ch2_ioc_irq_set -2 0 9164(_ent(_out))))
		(_port(_int ch2_dly_irq_set -2 0 9165(_ent(_out))))
		(_port(_int ch2_irqdelay_status 24 0 9166(_ent(_out))))
		(_port(_int ch2_irqthresh_status 24 0 9167(_ent(_out))))
		(_port(_int m_axis_ch2_ftch_aclk -2 0 9170(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXIS_SG_TDATA_WIDTH-1~downto~0}~1228 0 9171(_array -2((_dto c 155 i 0)))))
		(_port(_int m_axis_ch2_ftch_tdata 39 0 9171(_ent(_out))))
		(_port(_int m_axis_ch2_ftch_tvalid -2 0 9173(_ent(_out))))
		(_port(_int m_axis_ch2_ftch_tready -2 0 9174(_ent(_in))))
		(_port(_int m_axis_ch2_ftch_tlast -2 0 9175(_ent(_out))))
		(_port(_int s_axis_ch2_updt_aclk -2 0 9178(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXIS_UPDPTR_TDATA_WIDTH-1~downto~0}~1230 0 9179(_array -2((_dto c 156 i 0)))))
		(_port(_int s_axis_ch2_updtptr_tdata 40 0 9179(_ent(_in))))
		(_port(_int s_axis_ch2_updtptr_tvalid -2 0 9181(_ent(_in))))
		(_port(_int s_axis_ch2_updtptr_tready -2 0 9182(_ent(_out))))
		(_port(_int s_axis_ch2_updtptr_tlast -2 0 9183(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXIS_UPDSTS_TDATA_WIDTH-1~downto~0}~1232 0 9186(_array -2((_dto c 157 i 0)))))
		(_port(_int s_axis_ch2_updtsts_tdata 41 0 9186(_ent(_in))))
		(_port(_int s_axis_ch2_updtsts_tvalid -2 0 9188(_ent(_in))))
		(_port(_int s_axis_ch2_updtsts_tready -2 0 9189(_ent(_out))))
		(_port(_int s_axis_ch2_updtsts_tlast -2 0 9190(_ent(_in))))
		(_port(_int ftch_error -2 0 9194(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_SG_ADDR_WIDTH-1~downto~0}~1234 0 9195(_array -2((_dto c 158 i 0)))))
		(_port(_int ftch_error_addr 42 0 9195(_ent(_out))))
		(_port(_int updt_error -2 0 9197(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_SG_ADDR_WIDTH-1~downto~0}~1236 0 9198(_array -2((_dto c 159 i 0)))))
		(_port(_int updt_error_addr 43 0 9198(_ent(_out))))
		(_cnst(_int AXI_LITE_MODE -3 0 9220(_arch((i 2)))))
		(_cnst(_int EXCLUDE -3 0 9221(_arch((i 0)))))
		(_cnst(_int NEVER_HALT -2 0 9222(_arch((i 2)))))
		(_cnst(_int INCLUDE_DESC_FETCH -3 0 9225(_arch((i 2)))))
		(_cnst(_int INCLUDE_DESC_UPDATE -3 0 9227(_arch gms(_code 160))))
		(_cnst(_int ALWAYS_ALLOW -2 0 9230(_arch((i 3)))))
		(_cnst(_int SG_FTCH_DESC2QUEUE -3 0 9235(_arch gms(_code 161))))
		(_cnst(_int SG_UPDT_DESC2QUEUE -3 0 9236(_arch gms(_code 162))))
		(_sig(_int s_axis_ftch_cmd_tvalid -2 0 9244(_arch(_uni((i 2))))))
		(_sig(_int s_axis_ftch_cmd_tready -2 0 9245(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_M_AXI_SG_ADDR_WIDTH+CMD_BASE_WIDTH}-1~downto~0}~13 0 9246(_array -2((_dto c 163 i 0)))))
		(_sig(_int s_axis_ftch_cmd_tdata 44 0 9246(_arch(_uni((_others(i 2)))))))
		(_sig(_int m_axis_ftch_sts_tvalid -2 0 9249(_arch(_uni((i 2))))))
		(_sig(_int m_axis_ftch_sts_tready -2 0 9250(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 9251(_array -2((_dto i 7 i 0)))))
		(_sig(_int m_axis_ftch_sts_tdata 45 0 9251(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~downto~0}~13 0 9252(_array -2((_dto i 0 i 0)))))
		(_sig(_int m_axis_ftch_sts_tkeep 46 0 9252(_arch(_uni((_others(i 2)))))))
		(_sig(_int mm2s_err -2 0 9253(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXIS_SG_TDATA_WIDTH-1~downto~0}~13 0 9256(_array -2((_dto c 164 i 0)))))
		(_sig(_int m_axis_mm2s_tdata 47 0 9256(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_M_AXIS_SG_TDATA_WIDTH/8}-1~downto~0}~13 0 9258(_array -2((_dto c 165 i 0)))))
		(_sig(_int m_axis_mm2s_tkeep 48 0 9258(_arch(_uni((_others(i 2)))))))
		(_sig(_int m_axis_mm2s_tlast -2 0 9260(_arch(_uni((i 2))))))
		(_sig(_int m_axis_mm2s_tvalid -2 0 9261(_arch(_uni((i 2))))))
		(_sig(_int m_axis_mm2s_tready -2 0 9262(_arch(_uni((i 2))))))
		(_sig(_int s_axis_updt_cmd_tvalid -2 0 9265(_arch(_uni((i 2))))))
		(_sig(_int s_axis_updt_cmd_tready -2 0 9266(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_M_AXI_SG_ADDR_WIDTH+CMD_BASE_WIDTH}-1~downto~0}~132 0 9267(_array -2((_dto c 166 i 0)))))
		(_sig(_int s_axis_updt_cmd_tdata 49 0 9267(_arch(_uni((_others(i 2)))))))
		(_sig(_int m_axis_updt_sts_tvalid -2 0 9270(_arch(_uni((i 2))))))
		(_sig(_int m_axis_updt_sts_tready -2 0 9271(_arch(_uni((i 2))))))
		(_sig(_int m_axis_updt_sts_tdata 45 0 9272(_arch(_uni((_others(i 2)))))))
		(_sig(_int m_axis_updt_sts_tkeep 46 0 9273(_arch(_uni((_others(i 2)))))))
		(_sig(_int s2mm_err -2 0 9274(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_SG_DATA_WIDTH-1~downto~0}~13 0 9277(_array -2((_dto c 167 i 0)))))
		(_sig(_int s_axis_s2mm_tdata 50 0 9277(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_M_AXI_SG_DATA_WIDTH/8}-1~downto~0}~13 0 9279(_array -2((_dto c 168 i 0)))))
		(_sig(_int s_axis_s2mm_tkeep 51 0 9279(_arch(_uni((_others(i 3)))))))
		(_sig(_int s_axis_s2mm_tlast -2 0 9281(_arch(_uni((i 2))))))
		(_sig(_int s_axis_s2mm_tvalid -2 0 9282(_arch(_uni((i 2))))))
		(_sig(_int s_axis_s2mm_tready -2 0 9283(_arch(_uni((i 2))))))
		(_sig(_int ch1_ftch_active -2 0 9286(_arch(_uni((i 2))))))
		(_sig(_int ch1_ftch_queue_empty -2 0 9287(_arch(_uni((i 2))))))
		(_sig(_int ch1_ftch_queue_full -2 0 9288(_arch(_uni((i 2))))))
		(_sig(_int ch1_nxtdesc_wren -2 0 9289(_arch(_uni((i 2))))))
		(_sig(_int ch1_updt_active -2 0 9290(_arch(_uni((i 2))))))
		(_sig(_int ch1_updt_queue_empty -2 0 9291(_arch(_uni((i 2))))))
		(_sig(_int ch1_updt_curdesc_wren -2 0 9292(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_SG_ADDR_WIDTH-1~downto~0}~13 0 9293(_array -2((_dto c 169 i 0)))))
		(_sig(_int ch1_updt_curdesc 52 0 9293(_arch(_uni((_others(i 2)))))))
		(_sig(_int ch1_updt_ioc -2 0 9295(_arch(_uni((i 2))))))
		(_sig(_int ch1_updt_ioc_irq_set_i -2 0 9296(_arch(_uni((i 2))))))
		(_sig(_int ch1_dma_interr -2 0 9297(_arch(_uni((i 2))))))
		(_sig(_int ch1_dma_slverr -2 0 9298(_arch(_uni((i 2))))))
		(_sig(_int ch1_dma_decerr -2 0 9299(_arch(_uni((i 2))))))
		(_sig(_int ch1_dma_interr_set_i -2 0 9300(_arch(_uni((i 2))))))
		(_sig(_int ch1_dma_slverr_set_i -2 0 9301(_arch(_uni((i 2))))))
		(_sig(_int ch1_dma_decerr_set_i -2 0 9302(_arch(_uni((i 2))))))
		(_sig(_int ch1_updt_done -2 0 9303(_arch(_uni((i 2))))))
		(_sig(_int ch1_ftch_pause -2 0 9304(_arch(_uni((i 2))))))
		(_sig(_int ch2_ftch_active -2 0 9308(_arch(_uni((i 2))))))
		(_sig(_int ch2_ftch_queue_empty -2 0 9309(_arch(_uni((i 2))))))
		(_sig(_int ch2_ftch_queue_full -2 0 9310(_arch(_uni((i 2))))))
		(_sig(_int ch2_nxtdesc_wren -2 0 9311(_arch(_uni((i 2))))))
		(_sig(_int ch2_updt_active -2 0 9312(_arch(_uni((i 2))))))
		(_sig(_int ch2_updt_queue_empty -2 0 9313(_arch(_uni((i 2))))))
		(_sig(_int ch2_updt_curdesc_wren -2 0 9314(_arch(_uni((i 2))))))
		(_sig(_int ch2_updt_curdesc 52 0 9315(_arch(_uni((_others(i 2)))))))
		(_sig(_int ch2_updt_ioc -2 0 9317(_arch(_uni((i 2))))))
		(_sig(_int ch2_updt_ioc_irq_set_i -2 0 9318(_arch(_uni((i 2))))))
		(_sig(_int ch2_dma_interr -2 0 9319(_arch(_uni((i 2))))))
		(_sig(_int ch2_dma_slverr -2 0 9320(_arch(_uni((i 2))))))
		(_sig(_int ch2_dma_decerr -2 0 9321(_arch(_uni((i 2))))))
		(_sig(_int ch2_dma_interr_set_i -2 0 9322(_arch(_uni((i 2))))))
		(_sig(_int ch2_dma_slverr_set_i -2 0 9323(_arch(_uni((i 2))))))
		(_sig(_int ch2_dma_decerr_set_i -2 0 9324(_arch(_uni((i 2))))))
		(_sig(_int ch2_updt_done -2 0 9325(_arch(_uni((i 2))))))
		(_sig(_int ch2_ftch_pause -2 0 9326(_arch(_uni((i 2))))))
		(_sig(_int nxtdesc 52 0 9328(_arch(_uni((_others(i 2)))))))
		(_sig(_int ftch_cmnd_wr -2 0 9331(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_M_AXI_SG_ADDR_WIDTH+CMD_BASE_WIDTH}-1~downto~0}~134 0 9332(_array -2((_dto c 170 i 0)))))
		(_sig(_int ftch_cmnd_data 53 0 9332(_arch(_uni((_others(i 2)))))))
		(_sig(_int ftch_stale_desc -2 0 9334(_arch(_uni((i 2))))))
		(_sig(_int ftch_error_i -2 0 9335(_arch(_uni((i 2))))))
		(_sig(_int updt_error_i -2 0 9336(_arch(_uni((i 2))))))
		(_sig(_int ch1_irqthresh_decr -2 0 9338(_arch(_uni((i 2))))))
		(_sig(_int ch2_irqthresh_decr -2 0 9339(_arch(_uni((i 2))))))
		(_prcs
			(line__9345(_arch 0 0 9345(_assignment(_alias((updt_error)(updt_error_i)))(_simpleassign BUF)(_trgt(126))(_sens(195)))))
			(line__9346(_arch 1 0 9346(_assignment(_alias((ftch_error)(ftch_error_i)))(_simpleassign BUF)(_trgt(124))(_sens(194)))))
			(line__9349(_arch 2 0 9349(_assignment(_trgt(150)))))
			(line__9355(_arch 3 0 9355(_assignment(_alias((ch1_dma_interr_set)(ch1_dma_interr_set_i)))(_simpleassign BUF)(_trgt(49))(_sens(167)))))
			(line__9356(_arch 4 0 9356(_assignment(_alias((ch1_dma_slverr_set)(ch1_dma_slverr_set_i)))(_simpleassign BUF)(_trgt(50))(_sens(168)))))
			(line__9357(_arch 5 0 9357(_assignment(_alias((ch1_dma_decerr_set)(ch1_dma_decerr_set_i)))(_simpleassign BUF)(_trgt(51))(_sens(169)))))
			(line__9359(_arch 6 0 9359(_assignment(_alias((ch2_dma_interr_set)(ch2_dma_interr_set_i)))(_simpleassign BUF)(_trgt(95))(_sens(185)))))
			(line__9360(_arch 7 0 9360(_assignment(_alias((ch2_dma_slverr_set)(ch2_dma_slverr_set_i)))(_simpleassign BUF)(_trgt(96))(_sens(186)))))
			(line__9361(_arch 8 0 9361(_assignment(_alias((ch2_dma_decerr_set)(ch2_dma_decerr_set_i)))(_simpleassign BUF)(_trgt(97))(_sens(187)))))
		)
		(_subprogram
			(_ext max2(3 0))
		)
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_var(_ext axi_vdma_v6_3_8.axi_sg_pkg.CMD_BASE_WIDTH(2 CMD_BASE_WIDTH)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(axi_sg_pkg))(lib_pkg_v1_0_2(lib_pkg))(ieee(NUMERIC_STD))(ieee(std_logic_misc))(unisim(VCOMPONENTS)))
	(_static
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018)
	)
	(_model . implementation 171 -1)
)
V 000045 55 68473 1580965286969 axi_vdma_pkg
(_unit VHDL(axi_vdma_pkg 0 10116(axi_vdma_pkg 0 11003))
	(_version vde)
	(_time 1580965286981 2020.02.05 23:01:26)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_vdma_v6_3/hdl/axi_vdma_v6_3_rfs.vhd\))
	(_parameters tan)
	(_code 8b84d984d1dcd69edd8988899fd18e8d8a8edd8c8b8dd9)
	(_ent
		(_time 1580965286969)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~15 0 10230(_array -3((_dto i 1 i 0)))))
		(_cnst(_int OKAY_RESP 0 0 10230(_ent(_string \"00"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~152 0 10231(_array -3((_dto i 1 i 0)))))
		(_cnst(_int EXOKAY_RESP 1 0 10231(_ent(_string \"01"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~154 0 10232(_array -3((_dto i 1 i 0)))))
		(_cnst(_int SLVERR_RESP 2 0 10232(_ent(_string \"10"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~156 0 10233(_array -3((_dto i 1 i 0)))))
		(_cnst(_int DECERR_RESP 3 0 10233(_ent(_string \"11"\))))
		(_cnst(_int NUM_REG_TOTAL_SG -1 0 10239(_ent((i 62)))))
		(_cnst(_int NUM_REG_TOTAL_REGDIR -1 0 10240(_ent((i 62)))))
		(_cnst(_int NUM_REG_PER_CHANNEL -1 0 10251(_ent((i 8)))))
		(_cnst(_int NUM_DIRECT_REG_PER_CHANNEL -1 0 10252(_ent((i 19)))))
		(_cnst(_int CMD_BASE_WIDTH -1 0 10256(_ent((i 40)))))
		(_cnst(_int BUFFER_LENGTH_WIDTH -1 0 10257(_ent((i 23)))))
		(_cnst(_int DESC_STS_TYPE -3 0 10260(_ent((i 3)))))
		(_cnst(_int DESC_DATA_TYPE -3 0 10261(_ent((i 2)))))
		(_cnst(_int DESC_LAST -3 0 10262(_ent((i 3)))))
		(_cnst(_int DESC_NOT_LAST -3 0 10263(_ent((i 2)))))
		(_cnst(_int CDC_TYPE_PULSE_P_S -1 0 10266(_ent((i 0)))))
		(_cnst(_int CDC_TYPE_LEVEL_P_S -1 0 10267(_ent((i 1)))))
		(_cnst(_int CDC_TYPE_PULSE_S_P -1 0 10268(_ent((i 2)))))
		(_cnst(_int CDC_TYPE_LEVEL_S_P -1 0 10269(_ent((i 3)))))
		(_cnst(_int CDC_TYPE_VECTR_P_S -1 0 10270(_ent((i 4)))))
		(_cnst(_int CDC_TYPE_VECTR_S_P -1 0 10271(_ent((i 5)))))
		(_cnst(_int CDC_TYPE_PULSE_P_S_NO_RST -1 0 10273(_ent((i 6)))))
		(_cnst(_int CDC_TYPE_LEVEL_P_S_NO_RST -1 0 10274(_ent((i 7)))))
		(_cnst(_int CDC_TYPE_PULSE_S_P_NO_RST -1 0 10275(_ent((i 8)))))
		(_cnst(_int CDC_TYPE_LEVEL_S_P_NO_RST -1 0 10276(_ent((i 9)))))
		(_cnst(_int CDC_TYPE_PULSE_P_S_LL -1 0 10278(_ent((i 10)))))
		(_cnst(_int CDC_TYPE_PULSE_S_P_LL -1 0 10280(_ent((i 11)))))
		(_cnst(_int CDC_TYPE_PULSE_P_S_OPEN_ENDED -1 0 10281(_ent((i 12)))))
		(_cnst(_int CDC_TYPE_PULSE_S_P_OPEN_ENDED -1 0 10282(_ent((i 13)))))
		(_cnst(_int CDC_TYPE_PULSE_P_S_OPEN_ENDED_NO_RST -1 0 10283(_ent((i 14)))))
		(_cnst(_int CDC_TYPE_PULSE_S_P_OPEN_ENDED_NO_RST -1 0 10284(_ent((i 15)))))
		(_cnst(_int MTBF_STAGES -1 0 10286(_ent((i 4)))))
		(_cnst(_int MTBF_STAGES_LITE -1 0 10287(_ent((i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~15 0 10290(_array -3((_dto i 7 i 0)))))
		(_cnst(_int ZERO_THRESHOLD 4 0 10290(_ent((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~158 0 10291(_array -3((_dto i 7 i 0)))))
		(_cnst(_int ONE_THRESHOLD 5 0 10291(_ent(_string \"00000001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1510 0 10292(_array -3((_dto i 7 i 0)))))
		(_cnst(_int ZERO_DELAY 6 0 10292(_ent((_others(i 2))))))
		(_cnst(_int NUM_FRM_STORE_WIDTH -1 0 10295(_ent((i 6)))))
		(_cnst(_int FRAME_NUMBER_WIDTH -1 0 10296(_ent((i 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{NUM_FRM_STORE_WIDTH-1~downto~0}~15 0 10297(_array -3((_dto i 5 i 0)))))
		(_cnst(_int ZERO_FRAMESTORE 7 0 10297(_ent((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{NUM_FRM_STORE_WIDTH-1~downto~0}~1512 0 10298(_array -3((_dto i 5 i 0)))))
		(_cnst(_int ONE_FRAMESTORE 8 0 10298(_ent(_code 18))))
		(_cnst(_int MAX_FSTORES -1 0 10300(_ent((i 32)))))
		(_cnst(_int LINEBUFFER_THRESH_WIDTH -1 0 10303(_ent((i 17)))))
		(_cnst(_int VSIZE_DWIDTH -1 0 10307(_ent((i 13)))))
		(_cnst(_int HSIZE_DWIDTH -1 0 10308(_ent((i 16)))))
		(_cnst(_int STRIDE_DWIDTH -1 0 10309(_ent((i 16)))))
		(_cnst(_int FRMDLY_DWIDTH -1 0 10310(_ent((i 5)))))
		(_cnst(_int FRMDLY_MSB -1 0 10312(_ent((i 28)))))
		(_cnst(_int FRMDLY_LSB -1 0 10313(_ent((i 24)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~15 0 10315(_array -3((_dto i 2 i 0)))))
		(_cnst(_int RSVD_BITS_31TO29 9 0 10315(_ent((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1514 0 10316(_array -3((_dto i 7 i 0)))))
		(_cnst(_int RSVD_BITS_23TO16 10 0 10316(_ent((_others(i 2))))))
		(_cnst(_int MM2S_DMACR_INDEX -1 0 10321(_ent((i 0)))))
		(_cnst(_int MM2S_DMASR_INDEX -1 0 10322(_ent((i 1)))))
		(_cnst(_int MM2S_CURDESC_LSB_INDEX -1 0 10323(_ent((i 2)))))
		(_cnst(_int MM2S_CURDESC_MSB_INDEX -1 0 10324(_ent((i 3)))))
		(_cnst(_int MM2S_TAILDESC_LSB_INDEX -1 0 10325(_ent((i 4)))))
		(_cnst(_int MM2S_TAILDESC_MSB_INDEX -1 0 10326(_ent((i 5)))))
		(_cnst(_int MM2S_REG_IND -1 0 10327(_ent((i 5)))))
		(_cnst(_int MM2S_FRAME_STORE_INDEX -1 0 10328(_ent((i 6)))))
		(_cnst(_int MM2S_THRESHOLD_INDEX -1 0 10329(_ent((i 7)))))
		(_cnst(_int RESERVED_20_INDEX -1 0 10330(_ent((i 8)))))
		(_cnst(_int VDMA_GLPTR_INDEX -1 0 10331(_ent((i 9)))))
		(_cnst(_int VDMA_PARKPTR_INDEX -1 0 10332(_ent((i 10)))))
		(_cnst(_int VDMA_VERISON_INDEX -1 0 10333(_ent((i 11)))))
		(_cnst(_int S2MM_DMACR_INDEX -1 0 10334(_ent((i 12)))))
		(_cnst(_int S2MM_DMASR_INDEX -1 0 10335(_ent((i 13)))))
		(_cnst(_int S2MM_CURDESC_LSB_INDEX -1 0 10336(_ent((i 14)))))
		(_cnst(_int S2MM_CURDESC_MSB_INDEX -1 0 10337(_ent((i 15)))))
		(_cnst(_int S2MM_DMA_IRQ_MASK -1 0 10338(_ent((i 15)))))
		(_cnst(_int S2MM_TAILDESC_LSB_INDEX -1 0 10339(_ent((i 16)))))
		(_cnst(_int S2MM_TAILDESC_MSB_INDEX -1 0 10340(_ent((i 17)))))
		(_cnst(_int S2MM_REG_IND -1 0 10341(_ent((i 17)))))
		(_cnst(_int S2MM_FRAME_STORE_INDEX -1 0 10342(_ent((i 18)))))
		(_cnst(_int S2MM_THRESHOLD_INDEX -1 0 10343(_ent((i 19)))))
		(_cnst(_int VERTICAL_FLIP_INDEX -1 0 10344(_ent((i 59)))))
		(_cnst(_int MM2S_VSIZE_INDEX -1 0 10347(_ent((i 20)))))
		(_cnst(_int MM2S_HSIZE_INDEX -1 0 10348(_ent((i 21)))))
		(_cnst(_int MM2S_DLYSTRD_INDEX -1 0 10349(_ent((i 22)))))
		(_cnst(_int MM2S_STARTADDR1_INDEX -1 0 10351(_ent((i 23)))))
		(_cnst(_int MM2S_STARTADDR2_INDEX -1 0 10352(_ent((i 24)))))
		(_cnst(_int MM2S_STARTADDR3_INDEX -1 0 10353(_ent((i 25)))))
		(_cnst(_int MM2S_STARTADDR4_INDEX -1 0 10354(_ent((i 26)))))
		(_cnst(_int MM2S_STARTADDR5_INDEX -1 0 10355(_ent((i 27)))))
		(_cnst(_int MM2S_STARTADDR6_INDEX -1 0 10356(_ent((i 28)))))
		(_cnst(_int MM2S_STARTADDR7_INDEX -1 0 10357(_ent((i 29)))))
		(_cnst(_int MM2S_STARTADDR8_INDEX -1 0 10358(_ent((i 30)))))
		(_cnst(_int MM2S_STARTADDR9_INDEX -1 0 10359(_ent((i 31)))))
		(_cnst(_int MM2S_STARTADDR10_INDEX -1 0 10360(_ent((i 32)))))
		(_cnst(_int MM2S_STARTADDR11_INDEX -1 0 10361(_ent((i 33)))))
		(_cnst(_int MM2S_STARTADDR12_INDEX -1 0 10362(_ent((i 34)))))
		(_cnst(_int MM2S_STARTADDR13_INDEX -1 0 10363(_ent((i 35)))))
		(_cnst(_int MM2S_STARTADDR14_INDEX -1 0 10364(_ent((i 36)))))
		(_cnst(_int MM2S_STARTADDR15_INDEX -1 0 10365(_ent((i 37)))))
		(_cnst(_int MM2S_STARTADDR16_INDEX -1 0 10366(_ent((i 38)))))
		(_cnst(_int RESERVED_9C_INDEX -1 0 10367(_ent((i 39)))))
		(_cnst(_int S2MM_VSIZE_INDEX -1 0 10368(_ent((i 40)))))
		(_cnst(_int S2MM_HSIZE_INDEX -1 0 10369(_ent((i 41)))))
		(_cnst(_int S2MM_DLYSTRD_INDEX -1 0 10370(_ent((i 42)))))
		(_cnst(_int S2MM_STARTADDR1_INDEX -1 0 10371(_ent((i 43)))))
		(_cnst(_int S2MM_STARTADDR2_INDEX -1 0 10372(_ent((i 44)))))
		(_cnst(_int S2MM_STARTADDR3_INDEX -1 0 10373(_ent((i 45)))))
		(_cnst(_int S2MM_STARTADDR4_INDEX -1 0 10374(_ent((i 46)))))
		(_cnst(_int S2MM_STARTADDR5_INDEX -1 0 10375(_ent((i 47)))))
		(_cnst(_int S2MM_STARTADDR6_INDEX -1 0 10376(_ent((i 48)))))
		(_cnst(_int S2MM_STARTADDR7_INDEX -1 0 10377(_ent((i 49)))))
		(_cnst(_int S2MM_STARTADDR8_INDEX -1 0 10378(_ent((i 50)))))
		(_cnst(_int S2MM_STARTADDR9_INDEX -1 0 10379(_ent((i 51)))))
		(_cnst(_int S2MM_STARTADDR10_INDEX -1 0 10380(_ent((i 52)))))
		(_cnst(_int S2MM_STARTADDR11_INDEX -1 0 10381(_ent((i 53)))))
		(_cnst(_int S2MM_STARTADDR12_INDEX -1 0 10382(_ent((i 54)))))
		(_cnst(_int S2MM_STARTADDR13_INDEX -1 0 10383(_ent((i 55)))))
		(_cnst(_int S2MM_STARTADDR14_INDEX -1 0 10384(_ent((i 56)))))
		(_cnst(_int S2MM_STARTADDR15_INDEX -1 0 10385(_ent((i 57)))))
		(_cnst(_int S2MM_STARTADDR16_INDEX -1 0 10386(_ent((i 58)))))
		(_cnst(_int RESERVED_EC_INDEX -1 0 10388(_ent((i 59)))))
		(_cnst(_int HSIZE_AT_LLESS_ERR_F0_INDEX -1 0 10390(_ent((i 60)))))
		(_cnst(_int VSIZE_AT_FLESS_ERR_F4_INDEX -1 0 10392(_ent((i 61)))))
		(_cnst(_int RESERVED_F8_INDEX -1 0 10393(_ent((i 62)))))
		(_cnst(_int RESERVED_FC_INDEX -1 0 10394(_ent((i 63)))))
		(_cnst(_int RESERVED_100_INDEX -1 0 10395(_ent((i 64)))))
		(_cnst(_int RESERVED_104_INDEX -1 0 10396(_ent((i 65)))))
		(_cnst(_int RESERVED_108_INDEX -1 0 10397(_ent((i 66)))))
		(_cnst(_int RESERVED_10C_INDEX -1 0 10398(_ent((i 67)))))
		(_cnst(_int RESERVED_110_INDEX -1 0 10399(_ent((i 68)))))
		(_cnst(_int RESERVED_114_INDEX -1 0 10400(_ent((i 69)))))
		(_cnst(_int RESERVED_118_INDEX -1 0 10401(_ent((i 70)))))
		(_cnst(_int RESERVED_11C_INDEX -1 0 10402(_ent((i 71)))))
		(_cnst(_int RESERVED_120_INDEX -1 0 10403(_ent((i 72)))))
		(_cnst(_int RESERVED_124_INDEX -1 0 10404(_ent((i 73)))))
		(_cnst(_int RESERVED_128_INDEX -1 0 10405(_ent((i 74)))))
		(_cnst(_int RESERVED_12C_INDEX -1 0 10406(_ent((i 75)))))
		(_cnst(_int RESERVED_130_INDEX -1 0 10407(_ent((i 76)))))
		(_cnst(_int RESERVED_134_INDEX -1 0 10408(_ent((i 77)))))
		(_cnst(_int RESERVED_138_INDEX -1 0 10409(_ent((i 78)))))
		(_cnst(_int RESERVED_13C_INDEX -1 0 10410(_ent((i 79)))))
		(_cnst(_int RESERVED_140_INDEX -1 0 10411(_ent((i 80)))))
		(_cnst(_int RESERVED_144_INDEX -1 0 10412(_ent((i 81)))))
		(_cnst(_int RESERVED_148_INDEX -1 0 10413(_ent((i 82)))))
		(_cnst(_int RESERVED_14C_INDEX -1 0 10414(_ent((i 83)))))
		(_cnst(_int RESERVED_150_INDEX -1 0 10415(_ent((i 84)))))
		(_cnst(_int RESERVED_154_INDEX -1 0 10416(_ent((i 85)))))
		(_cnst(_int RESERVED_158_INDEX -1 0 10417(_ent((i 86)))))
		(_cnst(_int MM2S_STARTADDR17_INDEX -1 0 10420(_ent((i 87)))))
		(_cnst(_int MM2S_STARTADDR18_INDEX -1 0 10421(_ent((i 88)))))
		(_cnst(_int MM2S_STARTADDR19_INDEX -1 0 10422(_ent((i 89)))))
		(_cnst(_int MM2S_STARTADDR20_INDEX -1 0 10423(_ent((i 90)))))
		(_cnst(_int MM2S_STARTADDR21_INDEX -1 0 10424(_ent((i 91)))))
		(_cnst(_int MM2S_STARTADDR22_INDEX -1 0 10425(_ent((i 92)))))
		(_cnst(_int MM2S_STARTADDR23_INDEX -1 0 10426(_ent((i 93)))))
		(_cnst(_int MM2S_STARTADDR24_INDEX -1 0 10427(_ent((i 94)))))
		(_cnst(_int MM2S_STARTADDR25_INDEX -1 0 10428(_ent((i 95)))))
		(_cnst(_int MM2S_STARTADDR26_INDEX -1 0 10429(_ent((i 96)))))
		(_cnst(_int MM2S_STARTADDR27_INDEX -1 0 10430(_ent((i 97)))))
		(_cnst(_int MM2S_STARTADDR28_INDEX -1 0 10431(_ent((i 98)))))
		(_cnst(_int MM2S_STARTADDR29_INDEX -1 0 10432(_ent((i 99)))))
		(_cnst(_int MM2S_STARTADDR30_INDEX -1 0 10433(_ent((i 100)))))
		(_cnst(_int MM2S_STARTADDR31_INDEX -1 0 10434(_ent((i 101)))))
		(_cnst(_int MM2S_STARTADDR32_INDEX -1 0 10435(_ent((i 102)))))
		(_cnst(_int RESERVED_19C_INDEX -1 0 10438(_ent((i 103)))))
		(_cnst(_int RESERVED_1A0_INDEX -1 0 10439(_ent((i 104)))))
		(_cnst(_int RESERVED_1A4_INDEX -1 0 10440(_ent((i 105)))))
		(_cnst(_int RESERVED_1A8_INDEX -1 0 10441(_ent((i 106)))))
		(_cnst(_int S2MM_STARTADDR17_INDEX -1 0 10443(_ent((i 107)))))
		(_cnst(_int S2MM_STARTADDR18_INDEX -1 0 10444(_ent((i 108)))))
		(_cnst(_int S2MM_STARTADDR19_INDEX -1 0 10445(_ent((i 109)))))
		(_cnst(_int S2MM_STARTADDR20_INDEX -1 0 10446(_ent((i 110)))))
		(_cnst(_int S2MM_STARTADDR21_INDEX -1 0 10447(_ent((i 111)))))
		(_cnst(_int S2MM_STARTADDR22_INDEX -1 0 10448(_ent((i 112)))))
		(_cnst(_int S2MM_STARTADDR23_INDEX -1 0 10449(_ent((i 113)))))
		(_cnst(_int S2MM_STARTADDR24_INDEX -1 0 10450(_ent((i 114)))))
		(_cnst(_int S2MM_STARTADDR25_INDEX -1 0 10451(_ent((i 115)))))
		(_cnst(_int S2MM_STARTADDR26_INDEX -1 0 10452(_ent((i 116)))))
		(_cnst(_int S2MM_STARTADDR27_INDEX -1 0 10453(_ent((i 117)))))
		(_cnst(_int S2MM_STARTADDR28_INDEX -1 0 10454(_ent((i 118)))))
		(_cnst(_int S2MM_STARTADDR29_INDEX -1 0 10455(_ent((i 119)))))
		(_cnst(_int S2MM_STARTADDR30_INDEX -1 0 10456(_ent((i 120)))))
		(_cnst(_int S2MM_STARTADDR31_INDEX -1 0 10457(_ent((i 121)))))
		(_cnst(_int S2MM_STARTADDR32_INDEX -1 0 10458(_ent((i 122)))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~15 0 10464(_array -3((_dto i 8 i 0)))))
		(_cnst(_int MM2S_REG_INDEX_OFFSET_90 11 0 10464(_ent(_string \"000010100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~1516 0 10465(_array -3((_dto i 8 i 0)))))
		(_cnst(_int S2MM_REG_INDEX_OFFSET_90 12 0 10465(_ent(_string \"001000100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~1518 0 10466(_array -3((_dto i 8 i 0)))))
		(_cnst(_int MM2S_REG_INDEX_OFFSET_91 13 0 10466(_ent(_string \"100010100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~1520 0 10467(_array -3((_dto i 8 i 0)))))
		(_cnst(_int S2MM_REG_INDEX_OFFSET_91 14 0 10467(_ent(_string \"101000100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1522 0 10469(_array -3((_dto i 7 i 0)))))
		(_cnst(_int MM2S_REG_INDEX_OFFSET_8 15 0 10469(_ent(_string \"00010100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1524 0 10470(_array -3((_dto i 7 i 0)))))
		(_cnst(_int S2MM_REG_INDEX_OFFSET_8 16 0 10470(_ent(_string \"01000100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1526 0 10474(_array -3((_dto i 7 i 0)))))
		(_cnst(_int MM2S_DMACR_OFFSET_SG 17 0 10474(_ent(_string \"00000000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1528 0 10475(_array -3((_dto i 7 i 0)))))
		(_cnst(_int MM2S_DMASR_OFFSET_SG 18 0 10475(_ent(_string \"00000100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1530 0 10476(_array -3((_dto i 7 i 0)))))
		(_cnst(_int MM2S_CURDESC_LSB_OFFSET_SG 19 0 10476(_ent(_string \"00001000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1532 0 10477(_array -3((_dto i 7 i 0)))))
		(_cnst(_int MM2S_CURDESC_MSB_OFFSET_SG 20 0 10477(_ent(_string \"00001100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1534 0 10478(_array -3((_dto i 7 i 0)))))
		(_cnst(_int MM2S_TAILDESC_LSB_OFFSET_SG 21 0 10478(_ent(_string \"00010000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1536 0 10479(_array -3((_dto i 7 i 0)))))
		(_cnst(_int MM2S_TAILDESC_MSB_OFFSET_SG 22 0 10479(_ent(_string \"00010100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1538 0 10480(_array -3((_dto i 7 i 0)))))
		(_cnst(_int MM2S_FRAME_STORE_OFFSET_SG 23 0 10480(_ent(_string \"00011000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1540 0 10481(_array -3((_dto i 7 i 0)))))
		(_cnst(_int MM2S_THRESHOLD_OFFSET_SG 24 0 10481(_ent(_string \"00011100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1542 0 10482(_array -3((_dto i 7 i 0)))))
		(_cnst(_int RESERVED_20_OFFSET_SG 25 0 10482(_ent(_string \"00100000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1544 0 10483(_array -3((_dto i 7 i 0)))))
		(_cnst(_int RESERVED_24_OFFSET_SG 26 0 10483(_ent(_string \"00100100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1546 0 10484(_array -3((_dto i 7 i 0)))))
		(_cnst(_int VDMA_PARK_PTRREF_OFFSET 27 0 10484(_ent(_string \"00101000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1548 0 10485(_array -3((_dto i 7 i 0)))))
		(_cnst(_int VDMA_VERSION_OFFSET 28 0 10485(_ent(_string \"00101100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1550 0 10486(_array -3((_dto i 7 i 0)))))
		(_cnst(_int VDMA_PARK_PTRREF_OFFSET_SG 29 0 10486(_ent(_string \"00101000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1552 0 10487(_array -3((_dto i 7 i 0)))))
		(_cnst(_int VDMA_VERSION_OFFSET_SG 30 0 10487(_ent(_string \"00101100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1554 0 10488(_array -3((_dto i 7 i 0)))))
		(_cnst(_int S2MM_DMACR_OFFSET_SG 31 0 10488(_ent(_string \"00110000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1556 0 10489(_array -3((_dto i 7 i 0)))))
		(_cnst(_int S2MM_DMASR_OFFSET_SG 32 0 10489(_ent(_string \"00110100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1558 0 10490(_array -3((_dto i 7 i 0)))))
		(_cnst(_int S2MM_CURDESC_LSB_OFFSET_SG 33 0 10490(_ent(_string \"00111000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1560 0 10491(_array -3((_dto i 7 i 0)))))
		(_cnst(_int S2MM_CURDESC_MSB_OFFSET_SG 34 0 10491(_ent(_string \"00111100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1562 0 10492(_array -3((_dto i 7 i 0)))))
		(_cnst(_int S2MM_DMA_IRQ_MASK_SG 35 0 10492(_ent(_string \"00111100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1564 0 10493(_array -3((_dto i 7 i 0)))))
		(_cnst(_int S2MM_TAILDESC_LSB_OFFSET_SG 36 0 10493(_ent(_string \"01000000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1566 0 10494(_array -3((_dto i 7 i 0)))))
		(_cnst(_int S2MM_TAILDESC_MSB_OFFSET_SG 37 0 10494(_ent(_string \"01000100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1568 0 10495(_array -3((_dto i 7 i 0)))))
		(_cnst(_int S2MM_FRAME_STORE_OFFSET_SG 38 0 10495(_ent(_string \"01001000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1570 0 10496(_array -3((_dto i 7 i 0)))))
		(_cnst(_int S2MM_THRESHOLD_OFFSET_SG 39 0 10496(_ent(_string \"01001100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1572 0 10502(_array -3((_dto i 7 i 0)))))
		(_cnst(_int MM2S_DMACR_OFFSET_8 40 0 10502(_ent(_string \"00000000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1574 0 10503(_array -3((_dto i 7 i 0)))))
		(_cnst(_int MM2S_DMASR_OFFSET_8 41 0 10503(_ent(_string \"00000100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1576 0 10504(_array -3((_dto i 7 i 0)))))
		(_cnst(_int MM2S_CURDESC_LSB_OFFSET_8 42 0 10504(_ent(_string \"00001000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1578 0 10505(_array -3((_dto i 7 i 0)))))
		(_cnst(_int MM2S_CURDESC_MSB_OFFSET_8 43 0 10505(_ent(_string \"00001100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1580 0 10506(_array -3((_dto i 7 i 0)))))
		(_cnst(_int MM2S_TAILDESC_LSB_OFFSET_8 44 0 10506(_ent(_string \"00010000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1582 0 10507(_array -3((_dto i 7 i 0)))))
		(_cnst(_int MM2S_TAILDESC_MSB_OFFSET_8 45 0 10507(_ent(_string \"00010100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1584 0 10508(_array -3((_dto i 7 i 0)))))
		(_cnst(_int MM2S_FRAME_STORE_OFFSET_8 46 0 10508(_ent(_string \"00011000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1586 0 10509(_array -3((_dto i 7 i 0)))))
		(_cnst(_int MM2S_THRESHOLD_OFFSET_8 47 0 10509(_ent(_string \"00011100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1588 0 10510(_array -3((_dto i 7 i 0)))))
		(_cnst(_int RESERVED_20_OFFSET_8 48 0 10510(_ent(_string \"00100000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1590 0 10511(_array -3((_dto i 7 i 0)))))
		(_cnst(_int RESERVED_24_OFFSET_8 49 0 10511(_ent(_string \"00100100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1592 0 10512(_array -3((_dto i 7 i 0)))))
		(_cnst(_int VDMA_PARK_PTRREF_OFFSET_8 50 0 10512(_ent(_string \"00101000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1594 0 10513(_array -3((_dto i 7 i 0)))))
		(_cnst(_int VDMA_VERSION_OFFSET_8 51 0 10513(_ent(_string \"00101100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1596 0 10514(_array -3((_dto i 7 i 0)))))
		(_cnst(_int S2MM_DMACR_OFFSET_8 52 0 10514(_ent(_string \"00110000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1598 0 10515(_array -3((_dto i 7 i 0)))))
		(_cnst(_int S2MM_DMASR_OFFSET_8 53 0 10515(_ent(_string \"00110100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~15100 0 10516(_array -3((_dto i 7 i 0)))))
		(_cnst(_int S2MM_CURDESC_LSB_OFFSET_8 54 0 10516(_ent(_string \"00111000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~15102 0 10517(_array -3((_dto i 7 i 0)))))
		(_cnst(_int S2MM_CURDESC_MSB_OFFSET_8 55 0 10517(_ent(_string \"00111100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~15104 0 10518(_array -3((_dto i 7 i 0)))))
		(_cnst(_int S2MM_DMA_IRQ_MASK_8 56 0 10518(_ent(_string \"00111100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~15106 0 10519(_array -3((_dto i 7 i 0)))))
		(_cnst(_int S2MM_TAILDESC_LSB_OFFSET_8 57 0 10519(_ent(_string \"01000000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~15108 0 10520(_array -3((_dto i 7 i 0)))))
		(_cnst(_int S2MM_TAILDESC_MSB_OFFSET_8 58 0 10520(_ent(_string \"01000100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~15110 0 10521(_array -3((_dto i 7 i 0)))))
		(_cnst(_int S2MM_FRAME_STORE_OFFSET_8 59 0 10521(_ent(_string \"01001000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~15112 0 10522(_array -3((_dto i 7 i 0)))))
		(_cnst(_int S2MM_THRESHOLD_OFFSET_8 60 0 10522(_ent(_string \"01001100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~15114 0 10527(_array -3((_dto i 8 i 0)))))
		(_cnst(_int MM2S_DMACR_OFFSET_90 61 0 10527(_ent(_string \"000000000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~15116 0 10528(_array -3((_dto i 8 i 0)))))
		(_cnst(_int MM2S_DMASR_OFFSET_90 62 0 10528(_ent(_string \"000000100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~15118 0 10529(_array -3((_dto i 8 i 0)))))
		(_cnst(_int MM2S_CURDESC_LSB_OFFSET_90 63 0 10529(_ent(_string \"000001000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~15120 0 10530(_array -3((_dto i 8 i 0)))))
		(_cnst(_int MM2S_CURDESC_MSB_OFFSET_90 64 0 10530(_ent(_string \"000001100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~15122 0 10531(_array -3((_dto i 8 i 0)))))
		(_cnst(_int MM2S_TAILDESC_LSB_OFFSET_90 65 0 10531(_ent(_string \"000010000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~15124 0 10532(_array -3((_dto i 8 i 0)))))
		(_cnst(_int MM2S_TAILDESC_MSB_OFFSET_90 66 0 10532(_ent(_string \"000010100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~15126 0 10533(_array -3((_dto i 8 i 0)))))
		(_cnst(_int MM2S_FRAME_STORE_OFFSET_90 67 0 10533(_ent(_string \"000011000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~15128 0 10534(_array -3((_dto i 8 i 0)))))
		(_cnst(_int MM2S_THRESHOLD_OFFSET_90 68 0 10534(_ent(_string \"000011100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~15130 0 10535(_array -3((_dto i 8 i 0)))))
		(_cnst(_int RESERVED_20_OFFSET_90 69 0 10535(_ent(_string \"000100000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~15132 0 10536(_array -3((_dto i 8 i 0)))))
		(_cnst(_int RESERVED_24_OFFSET_90 70 0 10536(_ent(_string \"000100100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~15134 0 10537(_array -3((_dto i 8 i 0)))))
		(_cnst(_int VDMA_PARK_PTRREF_OFFSET_90 71 0 10537(_ent(_string \"000101000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~15136 0 10538(_array -3((_dto i 8 i 0)))))
		(_cnst(_int VDMA_VERSION_OFFSET_90 72 0 10538(_ent(_string \"000101100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~15138 0 10539(_array -3((_dto i 8 i 0)))))
		(_cnst(_int S2MM_DMACR_OFFSET_90 73 0 10539(_ent(_string \"000110000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~15140 0 10540(_array -3((_dto i 8 i 0)))))
		(_cnst(_int S2MM_DMASR_OFFSET_90 74 0 10540(_ent(_string \"000110100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~15142 0 10541(_array -3((_dto i 8 i 0)))))
		(_cnst(_int S2MM_CURDESC_LSB_OFFSET_90 75 0 10541(_ent(_string \"000111000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~15144 0 10542(_array -3((_dto i 8 i 0)))))
		(_cnst(_int S2MM_CURDESC_MSB_OFFSET_90 76 0 10542(_ent(_string \"000111100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~15146 0 10543(_array -3((_dto i 8 i 0)))))
		(_cnst(_int S2MM_DMA_IRQ_MASK_OFFSET_90 77 0 10543(_ent(_string \"000111100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~15148 0 10544(_array -3((_dto i 8 i 0)))))
		(_cnst(_int S2MM_TAILDESC_LSB_OFFSET_90 78 0 10544(_ent(_string \"001000000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~15150 0 10545(_array -3((_dto i 8 i 0)))))
		(_cnst(_int S2MM_TAILDESC_MSB_OFFSET_90 79 0 10545(_ent(_string \"001000100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~15152 0 10546(_array -3((_dto i 8 i 0)))))
		(_cnst(_int S2MM_FRAME_STORE_OFFSET_90 80 0 10546(_ent(_string \"001001000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~15154 0 10547(_array -3((_dto i 8 i 0)))))
		(_cnst(_int S2MM_THRESHOLD_OFFSET_90 81 0 10547(_ent(_string \"001001100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~15156 0 10551(_array -3((_dto i 8 i 0)))))
		(_cnst(_int MM2S_DMACR_OFFSET_91 82 0 10551(_ent(_string \"100000000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~15158 0 10552(_array -3((_dto i 8 i 0)))))
		(_cnst(_int MM2S_DMASR_OFFSET_91 83 0 10552(_ent(_string \"100000100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~15160 0 10553(_array -3((_dto i 8 i 0)))))
		(_cnst(_int MM2S_CURDESC_LSB_OFFSET_91 84 0 10553(_ent(_string \"100001000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~15162 0 10554(_array -3((_dto i 8 i 0)))))
		(_cnst(_int MM2S_CURDESC_MSB_OFFSET_91 85 0 10554(_ent(_string \"100001100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~15164 0 10555(_array -3((_dto i 8 i 0)))))
		(_cnst(_int MM2S_TAILDESC_LSB_OFFSET_91 86 0 10555(_ent(_string \"100010000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~15166 0 10556(_array -3((_dto i 8 i 0)))))
		(_cnst(_int MM2S_TAILDESC_MSB_OFFSET_91 87 0 10556(_ent(_string \"100010100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~15168 0 10557(_array -3((_dto i 8 i 0)))))
		(_cnst(_int MM2S_FRAME_STORE_OFFSET_91 88 0 10557(_ent(_string \"100011000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~15170 0 10558(_array -3((_dto i 8 i 0)))))
		(_cnst(_int MM2S_THRESHOLD_OFFSET_91 89 0 10558(_ent(_string \"100011100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~15172 0 10559(_array -3((_dto i 8 i 0)))))
		(_cnst(_int RESERVED_20_OFFSET_91 90 0 10559(_ent(_string \"100100000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~15174 0 10560(_array -3((_dto i 8 i 0)))))
		(_cnst(_int RESERVED_24_OFFSET_91 91 0 10560(_ent(_string \"100100100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~15176 0 10561(_array -3((_dto i 8 i 0)))))
		(_cnst(_int VDMA_PARK_PTRREF_OFFSET_91 92 0 10561(_ent(_string \"100101000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~15178 0 10562(_array -3((_dto i 8 i 0)))))
		(_cnst(_int VDMA_VERSION_OFFSET_91 93 0 10562(_ent(_string \"100101100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~15180 0 10563(_array -3((_dto i 8 i 0)))))
		(_cnst(_int S2MM_DMACR_OFFSET_91 94 0 10563(_ent(_string \"100110000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~15182 0 10564(_array -3((_dto i 8 i 0)))))
		(_cnst(_int S2MM_DMASR_OFFSET_91 95 0 10564(_ent(_string \"100110100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~15184 0 10565(_array -3((_dto i 8 i 0)))))
		(_cnst(_int S2MM_CURDESC_LSB_OFFSET_91 96 0 10565(_ent(_string \"100111000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~15186 0 10566(_array -3((_dto i 8 i 0)))))
		(_cnst(_int S2MM_CURDESC_MSB_OFFSET_91 97 0 10566(_ent(_string \"100111100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~15188 0 10567(_array -3((_dto i 8 i 0)))))
		(_cnst(_int S2MM_DMA_IRQ_MASK_OFFSET_91 98 0 10567(_ent(_string \"100111100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~15190 0 10568(_array -3((_dto i 8 i 0)))))
		(_cnst(_int S2MM_TAILDESC_LSB_OFFSET_91 99 0 10568(_ent(_string \"101000000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~15192 0 10569(_array -3((_dto i 8 i 0)))))
		(_cnst(_int S2MM_TAILDESC_MSB_OFFSET_91 100 0 10569(_ent(_string \"101000100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~15194 0 10570(_array -3((_dto i 8 i 0)))))
		(_cnst(_int S2MM_FRAME_STORE_OFFSET_91 101 0 10570(_ent(_string \"101001000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~15196 0 10571(_array -3((_dto i 8 i 0)))))
		(_cnst(_int S2MM_THRESHOLD_OFFSET_91 102 0 10571(_ent(_string \"101001100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~15198 0 10581(_array -3((_dto i 7 i 0)))))
		(_cnst(_int MM2S_VSIZE_OFFSET_8 103 0 10581(_ent(_string \"01010000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~15200 0 10582(_array -3((_dto i 7 i 0)))))
		(_cnst(_int MM2S_HSIZE_OFFSET_8 104 0 10582(_ent(_string \"01010100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~15202 0 10583(_array -3((_dto i 7 i 0)))))
		(_cnst(_int MM2S_DLYSTRD_OFFSET_8 105 0 10583(_ent(_string \"01011000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~15204 0 10585(_array -3((_dto i 8 i 0)))))
		(_cnst(_int MM2S_VSIZE_OFFSET_90 106 0 10585(_ent(_string \"001010000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~15206 0 10586(_array -3((_dto i 8 i 0)))))
		(_cnst(_int MM2S_HSIZE_OFFSET_90 107 0 10586(_ent(_string \"001010100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~15208 0 10587(_array -3((_dto i 8 i 0)))))
		(_cnst(_int MM2S_DLYSTRD_OFFSET_90 108 0 10587(_ent(_string \"001011000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~15210 0 10589(_array -3((_dto i 8 i 0)))))
		(_cnst(_int MM2S_VSIZE_OFFSET_91 109 0 10589(_ent(_string \"101010000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~15212 0 10590(_array -3((_dto i 8 i 0)))))
		(_cnst(_int MM2S_HSIZE_OFFSET_91 110 0 10590(_ent(_string \"101010100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~15214 0 10591(_array -3((_dto i 8 i 0)))))
		(_cnst(_int MM2S_DLYSTRD_OFFSET_91 111 0 10591(_ent(_string \"101011000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~15216 0 10596(_array -3((_dto i 7 i 0)))))
		(_cnst(_int MM2S_STARTADDR1_OFFSET_8 112 0 10596(_ent(_string \"01011100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~15218 0 10597(_array -3((_dto i 7 i 0)))))
		(_cnst(_int MM2S_STARTADDR2_OFFSET_8 113 0 10597(_ent(_string \"01100000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~15220 0 10598(_array -3((_dto i 7 i 0)))))
		(_cnst(_int MM2S_STARTADDR3_OFFSET_8 114 0 10598(_ent(_string \"01100100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~15222 0 10599(_array -3((_dto i 7 i 0)))))
		(_cnst(_int MM2S_STARTADDR4_OFFSET_8 115 0 10599(_ent(_string \"01101000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~15224 0 10600(_array -3((_dto i 7 i 0)))))
		(_cnst(_int MM2S_STARTADDR5_OFFSET_8 116 0 10600(_ent(_string \"01101100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~15226 0 10601(_array -3((_dto i 7 i 0)))))
		(_cnst(_int MM2S_STARTADDR6_OFFSET_8 117 0 10601(_ent(_string \"01110000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~15228 0 10602(_array -3((_dto i 7 i 0)))))
		(_cnst(_int MM2S_STARTADDR7_OFFSET_8 118 0 10602(_ent(_string \"01110100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~15230 0 10603(_array -3((_dto i 7 i 0)))))
		(_cnst(_int MM2S_STARTADDR8_OFFSET_8 119 0 10603(_ent(_string \"01111000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~15232 0 10604(_array -3((_dto i 7 i 0)))))
		(_cnst(_int MM2S_STARTADDR9_OFFSET_8 120 0 10604(_ent(_string \"01111100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~15234 0 10605(_array -3((_dto i 7 i 0)))))
		(_cnst(_int MM2S_STARTADDR10_OFFSET_8 121 0 10605(_ent(_string \"10000000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~15236 0 10606(_array -3((_dto i 7 i 0)))))
		(_cnst(_int MM2S_STARTADDR11_OFFSET_8 122 0 10606(_ent(_string \"10000100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~15238 0 10607(_array -3((_dto i 7 i 0)))))
		(_cnst(_int MM2S_STARTADDR12_OFFSET_8 123 0 10607(_ent(_string \"10001000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~15240 0 10608(_array -3((_dto i 7 i 0)))))
		(_cnst(_int MM2S_STARTADDR13_OFFSET_8 124 0 10608(_ent(_string \"10001100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~15242 0 10609(_array -3((_dto i 7 i 0)))))
		(_cnst(_int MM2S_STARTADDR14_OFFSET_8 125 0 10609(_ent(_string \"10010000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~15244 0 10610(_array -3((_dto i 7 i 0)))))
		(_cnst(_int MM2S_STARTADDR15_OFFSET_8 126 0 10610(_ent(_string \"10010100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~15246 0 10611(_array -3((_dto i 7 i 0)))))
		(_cnst(_int MM2S_STARTADDR16_OFFSET_8 127 0 10611(_ent(_string \"10011000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~15248 0 10614(_array -3((_dto i 8 i 0)))))
		(_cnst(_int MM2S_STARTADDR1_OFFSET_90 128 0 10614(_ent(_string \"001011100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~15250 0 10615(_array -3((_dto i 8 i 0)))))
		(_cnst(_int MM2S_STARTADDR2_OFFSET_90 129 0 10615(_ent(_string \"001100000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~15252 0 10616(_array -3((_dto i 8 i 0)))))
		(_cnst(_int MM2S_STARTADDR3_OFFSET_90 130 0 10616(_ent(_string \"001100100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~15254 0 10617(_array -3((_dto i 8 i 0)))))
		(_cnst(_int MM2S_STARTADDR4_OFFSET_90 131 0 10617(_ent(_string \"001101000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~15256 0 10618(_array -3((_dto i 8 i 0)))))
		(_cnst(_int MM2S_STARTADDR5_OFFSET_90 132 0 10618(_ent(_string \"001101100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~15258 0 10619(_array -3((_dto i 8 i 0)))))
		(_cnst(_int MM2S_STARTADDR6_OFFSET_90 133 0 10619(_ent(_string \"001110000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~15260 0 10620(_array -3((_dto i 8 i 0)))))
		(_cnst(_int MM2S_STARTADDR7_OFFSET_90 134 0 10620(_ent(_string \"001110100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~15262 0 10621(_array -3((_dto i 8 i 0)))))
		(_cnst(_int MM2S_STARTADDR8_OFFSET_90 135 0 10621(_ent(_string \"001111000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~15264 0 10622(_array -3((_dto i 8 i 0)))))
		(_cnst(_int MM2S_STARTADDR9_OFFSET_90 136 0 10622(_ent(_string \"001111100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~15266 0 10623(_array -3((_dto i 8 i 0)))))
		(_cnst(_int MM2S_STARTADDR10_OFFSET_90 137 0 10623(_ent(_string \"010000000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~15268 0 10624(_array -3((_dto i 8 i 0)))))
		(_cnst(_int MM2S_STARTADDR11_OFFSET_90 138 0 10624(_ent(_string \"010000100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~15270 0 10625(_array -3((_dto i 8 i 0)))))
		(_cnst(_int MM2S_STARTADDR12_OFFSET_90 139 0 10625(_ent(_string \"010001000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~15272 0 10626(_array -3((_dto i 8 i 0)))))
		(_cnst(_int MM2S_STARTADDR13_OFFSET_90 140 0 10626(_ent(_string \"010001100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~15274 0 10627(_array -3((_dto i 8 i 0)))))
		(_cnst(_int MM2S_STARTADDR14_OFFSET_90 141 0 10627(_ent(_string \"010010000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~15276 0 10628(_array -3((_dto i 8 i 0)))))
		(_cnst(_int MM2S_STARTADDR15_OFFSET_90 142 0 10628(_ent(_string \"010010100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~15278 0 10629(_array -3((_dto i 8 i 0)))))
		(_cnst(_int MM2S_STARTADDR16_OFFSET_90 143 0 10629(_ent(_string \"010011000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~15280 0 10632(_array -3((_dto i 8 i 0)))))
		(_cnst(_int MM2S_STARTADDR1_OFFSET_91 144 0 10632(_ent(_string \"101011100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~15282 0 10633(_array -3((_dto i 8 i 0)))))
		(_cnst(_int MM2S_STARTADDR2_OFFSET_91 145 0 10633(_ent(_string \"101100000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~15284 0 10634(_array -3((_dto i 8 i 0)))))
		(_cnst(_int MM2S_STARTADDR3_OFFSET_91 146 0 10634(_ent(_string \"101100100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~15286 0 10635(_array -3((_dto i 8 i 0)))))
		(_cnst(_int MM2S_STARTADDR4_OFFSET_91 147 0 10635(_ent(_string \"101101000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~15288 0 10636(_array -3((_dto i 8 i 0)))))
		(_cnst(_int MM2S_STARTADDR5_OFFSET_91 148 0 10636(_ent(_string \"101101100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~15290 0 10637(_array -3((_dto i 8 i 0)))))
		(_cnst(_int MM2S_STARTADDR6_OFFSET_91 149 0 10637(_ent(_string \"101110000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~15292 0 10638(_array -3((_dto i 8 i 0)))))
		(_cnst(_int MM2S_STARTADDR7_OFFSET_91 150 0 10638(_ent(_string \"101110100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~15294 0 10639(_array -3((_dto i 8 i 0)))))
		(_cnst(_int MM2S_STARTADDR8_OFFSET_91 151 0 10639(_ent(_string \"101111000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~15296 0 10640(_array -3((_dto i 8 i 0)))))
		(_cnst(_int MM2S_STARTADDR9_OFFSET_91 152 0 10640(_ent(_string \"101111100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~15298 0 10641(_array -3((_dto i 8 i 0)))))
		(_cnst(_int MM2S_STARTADDR10_OFFSET_91 153 0 10641(_ent(_string \"110000000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~15300 0 10642(_array -3((_dto i 8 i 0)))))
		(_cnst(_int MM2S_STARTADDR11_OFFSET_91 154 0 10642(_ent(_string \"110000100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~15302 0 10643(_array -3((_dto i 8 i 0)))))
		(_cnst(_int MM2S_STARTADDR12_OFFSET_91 155 0 10643(_ent(_string \"110001000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~15304 0 10644(_array -3((_dto i 8 i 0)))))
		(_cnst(_int MM2S_STARTADDR13_OFFSET_91 156 0 10644(_ent(_string \"110001100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~15306 0 10645(_array -3((_dto i 8 i 0)))))
		(_cnst(_int MM2S_STARTADDR14_OFFSET_91 157 0 10645(_ent(_string \"110010000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~15308 0 10646(_array -3((_dto i 8 i 0)))))
		(_cnst(_int MM2S_STARTADDR15_OFFSET_91 158 0 10646(_ent(_string \"110010100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~15310 0 10647(_array -3((_dto i 8 i 0)))))
		(_cnst(_int MM2S_STARTADDR16_OFFSET_91 159 0 10647(_ent(_string \"110011000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~15312 0 10651(_array -3((_dto i 8 i 0)))))
		(_cnst(_int RESERVED_9C_OFFSET_90 160 0 10651(_ent(_string \"010011100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~15314 0 10654(_array -3((_dto i 7 i 0)))))
		(_cnst(_int S2MM_VSIZE_OFFSET_8 161 0 10654(_ent(_string \"10100000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~15316 0 10655(_array -3((_dto i 7 i 0)))))
		(_cnst(_int S2MM_HSIZE_OFFSET_8 162 0 10655(_ent(_string \"10100100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~15318 0 10656(_array -3((_dto i 7 i 0)))))
		(_cnst(_int S2MM_DLYSTRD_OFFSET_8 163 0 10656(_ent(_string \"10101000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~15320 0 10657(_array -3((_dto i 7 i 0)))))
		(_cnst(_int VFLIP_OFFSET_8 164 0 10657(_ent(_string \"11101100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~15322 0 10659(_array -3((_dto i 8 i 0)))))
		(_cnst(_int S2MM_VSIZE_OFFSET_90 165 0 10659(_ent(_string \"010100000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~15324 0 10660(_array -3((_dto i 8 i 0)))))
		(_cnst(_int S2MM_HSIZE_OFFSET_90 166 0 10660(_ent(_string \"010100100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~15326 0 10661(_array -3((_dto i 8 i 0)))))
		(_cnst(_int S2MM_DLYSTRD_OFFSET_90 167 0 10661(_ent(_string \"010101000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~15328 0 10662(_array -3((_dto i 8 i 0)))))
		(_cnst(_int VFLIP_OFFSET_90 168 0 10662(_ent(_string \"011101100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~15330 0 10664(_array -3((_dto i 8 i 0)))))
		(_cnst(_int S2MM_VSIZE_OFFSET_91 169 0 10664(_ent(_string \"110100000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~15332 0 10665(_array -3((_dto i 8 i 0)))))
		(_cnst(_int S2MM_HSIZE_OFFSET_91 170 0 10665(_ent(_string \"110100100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~15334 0 10666(_array -3((_dto i 8 i 0)))))
		(_cnst(_int S2MM_DLYSTRD_OFFSET_91 171 0 10666(_ent(_string \"110101000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~15336 0 10667(_array -3((_dto i 8 i 0)))))
		(_cnst(_int VFLIP_OFFSET_91 172 0 10667(_ent(_string \"111101100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~15338 0 10672(_array -3((_dto i 7 i 0)))))
		(_cnst(_int S2MM_STARTADDR1_OFFSET_8 173 0 10672(_ent(_string \"10101100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~15340 0 10673(_array -3((_dto i 7 i 0)))))
		(_cnst(_int S2MM_STARTADDR2_OFFSET_8 174 0 10673(_ent(_string \"10110000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~15342 0 10674(_array -3((_dto i 7 i 0)))))
		(_cnst(_int S2MM_STARTADDR3_OFFSET_8 175 0 10674(_ent(_string \"10110100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~15344 0 10675(_array -3((_dto i 7 i 0)))))
		(_cnst(_int S2MM_STARTADDR4_OFFSET_8 176 0 10675(_ent(_string \"10111000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~15346 0 10676(_array -3((_dto i 7 i 0)))))
		(_cnst(_int S2MM_STARTADDR5_OFFSET_8 177 0 10676(_ent(_string \"10111100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~15348 0 10677(_array -3((_dto i 7 i 0)))))
		(_cnst(_int S2MM_STARTADDR6_OFFSET_8 178 0 10677(_ent(_string \"11000000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~15350 0 10678(_array -3((_dto i 7 i 0)))))
		(_cnst(_int S2MM_STARTADDR7_OFFSET_8 179 0 10678(_ent(_string \"11000100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~15352 0 10679(_array -3((_dto i 7 i 0)))))
		(_cnst(_int S2MM_STARTADDR8_OFFSET_8 180 0 10679(_ent(_string \"11001000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~15354 0 10680(_array -3((_dto i 7 i 0)))))
		(_cnst(_int S2MM_STARTADDR9_OFFSET_8 181 0 10680(_ent(_string \"11001100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~15356 0 10681(_array -3((_dto i 7 i 0)))))
		(_cnst(_int S2MM_STARTADDR10_OFFSET_8 182 0 10681(_ent(_string \"11010000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~15358 0 10682(_array -3((_dto i 7 i 0)))))
		(_cnst(_int S2MM_STARTADDR11_OFFSET_8 183 0 10682(_ent(_string \"11010100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~15360 0 10683(_array -3((_dto i 7 i 0)))))
		(_cnst(_int S2MM_STARTADDR12_OFFSET_8 184 0 10683(_ent(_string \"11011000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~15362 0 10684(_array -3((_dto i 7 i 0)))))
		(_cnst(_int S2MM_STARTADDR13_OFFSET_8 185 0 10684(_ent(_string \"11011100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~15364 0 10685(_array -3((_dto i 7 i 0)))))
		(_cnst(_int S2MM_STARTADDR14_OFFSET_8 186 0 10685(_ent(_string \"11100000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~15366 0 10686(_array -3((_dto i 7 i 0)))))
		(_cnst(_int S2MM_STARTADDR15_OFFSET_8 187 0 10686(_ent(_string \"11100100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~15368 0 10687(_array -3((_dto i 7 i 0)))))
		(_cnst(_int S2MM_STARTADDR16_OFFSET_8 188 0 10687(_ent(_string \"11101000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~15370 0 10690(_array -3((_dto i 8 i 0)))))
		(_cnst(_int S2MM_STARTADDR1_OFFSET_90 189 0 10690(_ent(_string \"010101100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~15372 0 10691(_array -3((_dto i 8 i 0)))))
		(_cnst(_int S2MM_STARTADDR2_OFFSET_90 190 0 10691(_ent(_string \"010110000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~15374 0 10692(_array -3((_dto i 8 i 0)))))
		(_cnst(_int S2MM_STARTADDR3_OFFSET_90 191 0 10692(_ent(_string \"010110100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~15376 0 10693(_array -3((_dto i 8 i 0)))))
		(_cnst(_int S2MM_STARTADDR4_OFFSET_90 192 0 10693(_ent(_string \"010111000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~15378 0 10694(_array -3((_dto i 8 i 0)))))
		(_cnst(_int S2MM_STARTADDR5_OFFSET_90 193 0 10694(_ent(_string \"010111100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~15380 0 10695(_array -3((_dto i 8 i 0)))))
		(_cnst(_int S2MM_STARTADDR6_OFFSET_90 194 0 10695(_ent(_string \"011000000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~15382 0 10696(_array -3((_dto i 8 i 0)))))
		(_cnst(_int S2MM_STARTADDR7_OFFSET_90 195 0 10696(_ent(_string \"011000100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~15384 0 10697(_array -3((_dto i 8 i 0)))))
		(_cnst(_int S2MM_STARTADDR8_OFFSET_90 196 0 10697(_ent(_string \"011001000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~15386 0 10698(_array -3((_dto i 8 i 0)))))
		(_cnst(_int S2MM_STARTADDR9_OFFSET_90 197 0 10698(_ent(_string \"011001100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~15388 0 10699(_array -3((_dto i 8 i 0)))))
		(_cnst(_int S2MM_STARTADDR10_OFFSET_90 198 0 10699(_ent(_string \"011010000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~15390 0 10700(_array -3((_dto i 8 i 0)))))
		(_cnst(_int S2MM_STARTADDR11_OFFSET_90 199 0 10700(_ent(_string \"011010100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~15392 0 10701(_array -3((_dto i 8 i 0)))))
		(_cnst(_int S2MM_STARTADDR12_OFFSET_90 200 0 10701(_ent(_string \"011011000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~15394 0 10702(_array -3((_dto i 8 i 0)))))
		(_cnst(_int S2MM_STARTADDR13_OFFSET_90 201 0 10702(_ent(_string \"011011100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~15396 0 10703(_array -3((_dto i 8 i 0)))))
		(_cnst(_int S2MM_STARTADDR14_OFFSET_90 202 0 10703(_ent(_string \"011100000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~15398 0 10704(_array -3((_dto i 8 i 0)))))
		(_cnst(_int S2MM_STARTADDR15_OFFSET_90 203 0 10704(_ent(_string \"011100100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~15400 0 10705(_array -3((_dto i 8 i 0)))))
		(_cnst(_int S2MM_STARTADDR16_OFFSET_90 204 0 10705(_ent(_string \"011101000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~15402 0 10709(_array -3((_dto i 8 i 0)))))
		(_cnst(_int RESERVED_F0_OFFSET 205 0 10709(_ent(_string \"011110000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~15404 0 10710(_array -3((_dto i 8 i 0)))))
		(_cnst(_int RESERVED_F4_OFFSET 206 0 10710(_ent(_string \"011110100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~15406 0 10711(_array -3((_dto i 8 i 0)))))
		(_cnst(_int RESERVED_F8_OFFSET 207 0 10711(_ent(_string \"011111000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~15408 0 10712(_array -3((_dto i 8 i 0)))))
		(_cnst(_int RESERVED_FC_OFFSET 208 0 10712(_ent(_string \"011111100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~15410 0 10713(_array -3((_dto i 8 i 0)))))
		(_cnst(_int RESERVED_100_OFFSET 209 0 10713(_ent(_string \"100000000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~15412 0 10714(_array -3((_dto i 8 i 0)))))
		(_cnst(_int RESERVED_104_OFFSET 210 0 10714(_ent(_string \"100000100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~15414 0 10715(_array -3((_dto i 8 i 0)))))
		(_cnst(_int RESERVED_108_OFFSET 211 0 10715(_ent(_string \"100001000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~15416 0 10716(_array -3((_dto i 8 i 0)))))
		(_cnst(_int RESERVED_10C_OFFSET 212 0 10716(_ent(_string \"100001100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~15418 0 10717(_array -3((_dto i 8 i 0)))))
		(_cnst(_int RESERVED_110_OFFSET 213 0 10717(_ent(_string \"100010000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~15420 0 10718(_array -3((_dto i 8 i 0)))))
		(_cnst(_int RESERVED_114_OFFSET 214 0 10718(_ent(_string \"100010100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~15422 0 10719(_array -3((_dto i 8 i 0)))))
		(_cnst(_int RESERVED_118_OFFSET 215 0 10719(_ent(_string \"100011000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~15424 0 10720(_array -3((_dto i 8 i 0)))))
		(_cnst(_int RESERVED_11C_OFFSET 216 0 10720(_ent(_string \"100011100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~15426 0 10721(_array -3((_dto i 8 i 0)))))
		(_cnst(_int RESERVED_120_OFFSET 217 0 10721(_ent(_string \"100100000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~15428 0 10722(_array -3((_dto i 8 i 0)))))
		(_cnst(_int RESERVED_124_OFFSET 218 0 10722(_ent(_string \"100100100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~15430 0 10723(_array -3((_dto i 8 i 0)))))
		(_cnst(_int RESERVED_128_OFFSET 219 0 10723(_ent(_string \"100101000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~15432 0 10724(_array -3((_dto i 8 i 0)))))
		(_cnst(_int RESERVED_12C_OFFSET 220 0 10724(_ent(_string \"100101100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~15434 0 10725(_array -3((_dto i 8 i 0)))))
		(_cnst(_int RESERVED_130_OFFSET 221 0 10725(_ent(_string \"100110000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~15436 0 10726(_array -3((_dto i 8 i 0)))))
		(_cnst(_int RESERVED_134_OFFSET 222 0 10726(_ent(_string \"100110100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~15438 0 10727(_array -3((_dto i 8 i 0)))))
		(_cnst(_int RESERVED_138_OFFSET 223 0 10727(_ent(_string \"100111000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~15440 0 10728(_array -3((_dto i 8 i 0)))))
		(_cnst(_int RESERVED_13C_OFFSET 224 0 10728(_ent(_string \"100111100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~15442 0 10729(_array -3((_dto i 8 i 0)))))
		(_cnst(_int RESERVED_140_OFFSET 225 0 10729(_ent(_string \"101000000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~15444 0 10730(_array -3((_dto i 8 i 0)))))
		(_cnst(_int RESERVED_144_OFFSET 226 0 10730(_ent(_string \"101000100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~15446 0 10731(_array -3((_dto i 8 i 0)))))
		(_cnst(_int RESERVED_148_OFFSET 227 0 10731(_ent(_string \"101001000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~15448 0 10732(_array -3((_dto i 8 i 0)))))
		(_cnst(_int RESERVED_14C_OFFSET 228 0 10732(_ent(_string \"101001100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~15450 0 10733(_array -3((_dto i 8 i 0)))))
		(_cnst(_int RESERVED_150_OFFSET 229 0 10733(_ent(_string \"101010000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~15452 0 10734(_array -3((_dto i 8 i 0)))))
		(_cnst(_int RESERVED_154_OFFSET 230 0 10734(_ent(_string \"101010100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~15454 0 10735(_array -3((_dto i 8 i 0)))))
		(_cnst(_int RESERVED_158_OFFSET 231 0 10735(_ent(_string \"101011000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~15456 0 10738(_array -3((_dto i 8 i 0)))))
		(_cnst(_int MM2S_STARTADDR17_OFFSET_91 232 0 10738(_ent(_string \"101011100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~15458 0 10739(_array -3((_dto i 8 i 0)))))
		(_cnst(_int MM2S_STARTADDR18_OFFSET_91 233 0 10739(_ent(_string \"101100000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~15460 0 10740(_array -3((_dto i 8 i 0)))))
		(_cnst(_int MM2S_STARTADDR19_OFFSET_91 234 0 10740(_ent(_string \"101100100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~15462 0 10741(_array -3((_dto i 8 i 0)))))
		(_cnst(_int MM2S_STARTADDR20_OFFSET_91 235 0 10741(_ent(_string \"101101000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~15464 0 10742(_array -3((_dto i 8 i 0)))))
		(_cnst(_int MM2S_STARTADDR21_OFFSET_91 236 0 10742(_ent(_string \"101101100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~15466 0 10743(_array -3((_dto i 8 i 0)))))
		(_cnst(_int MM2S_STARTADDR22_OFFSET_91 237 0 10743(_ent(_string \"101110000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~15468 0 10744(_array -3((_dto i 8 i 0)))))
		(_cnst(_int MM2S_STARTADDR23_OFFSET_91 238 0 10744(_ent(_string \"101110100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~15470 0 10745(_array -3((_dto i 8 i 0)))))
		(_cnst(_int MM2S_STARTADDR24_OFFSET_91 239 0 10745(_ent(_string \"101111000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~15472 0 10746(_array -3((_dto i 8 i 0)))))
		(_cnst(_int MM2S_STARTADDR25_OFFSET_91 240 0 10746(_ent(_string \"101111100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~15474 0 10747(_array -3((_dto i 8 i 0)))))
		(_cnst(_int MM2S_STARTADDR26_OFFSET_91 241 0 10747(_ent(_string \"110000000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~15476 0 10748(_array -3((_dto i 8 i 0)))))
		(_cnst(_int MM2S_STARTADDR27_OFFSET_91 242 0 10748(_ent(_string \"110000100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~15478 0 10749(_array -3((_dto i 8 i 0)))))
		(_cnst(_int MM2S_STARTADDR28_OFFSET_91 243 0 10749(_ent(_string \"110001000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~15480 0 10750(_array -3((_dto i 8 i 0)))))
		(_cnst(_int MM2S_STARTADDR29_OFFSET_91 244 0 10750(_ent(_string \"110001100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~15482 0 10751(_array -3((_dto i 8 i 0)))))
		(_cnst(_int MM2S_STARTADDR30_OFFSET_91 245 0 10751(_ent(_string \"110010000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~15484 0 10752(_array -3((_dto i 8 i 0)))))
		(_cnst(_int MM2S_STARTADDR31_OFFSET_91 246 0 10752(_ent(_string \"110010100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~15486 0 10753(_array -3((_dto i 8 i 0)))))
		(_cnst(_int MM2S_STARTADDR32_OFFSET_91 247 0 10753(_ent(_string \"110011000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~15488 0 10756(_array -3((_dto i 8 i 0)))))
		(_cnst(_int RESERVED_19C_OFFSET 248 0 10756(_ent(_string \"110011100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~15490 0 10757(_array -3((_dto i 8 i 0)))))
		(_cnst(_int RESERVED_1A0_OFFSET 249 0 10757(_ent(_string \"110100000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~15492 0 10758(_array -3((_dto i 8 i 0)))))
		(_cnst(_int RESERVED_1A4_OFFSET 250 0 10758(_ent(_string \"110100100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~15494 0 10759(_array -3((_dto i 8 i 0)))))
		(_cnst(_int RESERVED_1A8_OFFSET 251 0 10759(_ent(_string \"110101000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~15496 0 10763(_array -3((_dto i 8 i 0)))))
		(_cnst(_int S2MM_STARTADDR17_OFFSET_91 252 0 10763(_ent(_string \"110101100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~15498 0 10764(_array -3((_dto i 8 i 0)))))
		(_cnst(_int S2MM_STARTADDR18_OFFSET_91 253 0 10764(_ent(_string \"110110000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~15500 0 10765(_array -3((_dto i 8 i 0)))))
		(_cnst(_int S2MM_STARTADDR19_OFFSET_91 254 0 10765(_ent(_string \"110110100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~15502 0 10766(_array -3((_dto i 8 i 0)))))
		(_cnst(_int S2MM_STARTADDR20_OFFSET_91 255 0 10766(_ent(_string \"110111000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~15504 0 10767(_array -3((_dto i 8 i 0)))))
		(_cnst(_int S2MM_STARTADDR21_OFFSET_91 256 0 10767(_ent(_string \"110111100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~15506 0 10768(_array -3((_dto i 8 i 0)))))
		(_cnst(_int S2MM_STARTADDR22_OFFSET_91 257 0 10768(_ent(_string \"111000000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~15508 0 10769(_array -3((_dto i 8 i 0)))))
		(_cnst(_int S2MM_STARTADDR23_OFFSET_91 258 0 10769(_ent(_string \"111000100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~15510 0 10770(_array -3((_dto i 8 i 0)))))
		(_cnst(_int S2MM_STARTADDR24_OFFSET_91 259 0 10770(_ent(_string \"111001000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~15512 0 10771(_array -3((_dto i 8 i 0)))))
		(_cnst(_int S2MM_STARTADDR25_OFFSET_91 260 0 10771(_ent(_string \"111001100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~15514 0 10772(_array -3((_dto i 8 i 0)))))
		(_cnst(_int S2MM_STARTADDR26_OFFSET_91 261 0 10772(_ent(_string \"111010000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~15516 0 10773(_array -3((_dto i 8 i 0)))))
		(_cnst(_int S2MM_STARTADDR27_OFFSET_91 262 0 10773(_ent(_string \"111010100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~15518 0 10774(_array -3((_dto i 8 i 0)))))
		(_cnst(_int S2MM_STARTADDR28_OFFSET_91 263 0 10774(_ent(_string \"111011000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~15520 0 10775(_array -3((_dto i 8 i 0)))))
		(_cnst(_int S2MM_STARTADDR29_OFFSET_91 264 0 10775(_ent(_string \"111011100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~15522 0 10776(_array -3((_dto i 8 i 0)))))
		(_cnst(_int S2MM_STARTADDR30_OFFSET_91 265 0 10776(_ent(_string \"111100000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~15524 0 10777(_array -3((_dto i 8 i 0)))))
		(_cnst(_int S2MM_STARTADDR31_OFFSET_91 266 0 10777(_ent(_string \"111100100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~15526 0 10778(_array -3((_dto i 8 i 0)))))
		(_cnst(_int S2MM_STARTADDR32_OFFSET_91 267 0 10778(_ent(_string \"111101000"\))))
		(_cnst(_int DMACR_RS_BIT -1 0 10785(_ent((i 0)))))
		(_cnst(_int DMACR_CRCLPRK_BIT -1 0 10786(_ent((i 1)))))
		(_cnst(_int DMACR_RESET_BIT -1 0 10787(_ent((i 2)))))
		(_cnst(_int DMACR_SYNCEN_BIT -1 0 10788(_ent((i 3)))))
		(_cnst(_int DMACR_FRMCNTEN_BIT -1 0 10789(_ent((i 4)))))
		(_cnst(_int DMACR_FSYNCSEL_LSB -1 0 10790(_ent((i 5)))))
		(_cnst(_int DMACR_FSYNCSEL_MSB -1 0 10791(_ent((i 6)))))
		(_cnst(_int DMACR_GENLOCK_SEL_BIT -1 0 10792(_ent((i 7)))))
		(_cnst(_int DMACR_PNTR_NUM_LSB -1 0 10793(_ent((i 8)))))
		(_cnst(_int DMACR_PNTR_NUM_MSB -1 0 10794(_ent((i 11)))))
		(_cnst(_int DMACR_IOC_IRQEN_BIT -1 0 10795(_ent((i 12)))))
		(_cnst(_int DMACR_DLY_IRQEN_BIT -1 0 10796(_ent((i 13)))))
		(_cnst(_int DMACR_ERR_IRQEN_BIT -1 0 10797(_ent((i 14)))))
		(_cnst(_int DMACR_REPEAT_EN_BIT -1 0 10799(_ent((i 15)))))
		(_cnst(_int DMACR_IRQTHRESH_LSB_BIT -1 0 10800(_ent((i 16)))))
		(_cnst(_int DMACR_IRQTHRESH_MSB_BIT -1 0 10801(_ent((i 23)))))
		(_cnst(_int DMACR_IRQDELAY_LSB_BIT -1 0 10802(_ent((i 24)))))
		(_cnst(_int DMACR_IRQDELAY_MSB_BIT -1 0 10803(_ent((i 31)))))
		(_cnst(_int DMASR_HALTED_BIT -1 0 10806(_ent((i 0)))))
		(_cnst(_int DMASR_IDLE_BIT -1 0 10807(_ent((i 1)))))
		(_cnst(_int DMASR_RESERVED2_BIT -1 0 10808(_ent((i 2)))))
		(_cnst(_int DMASR_ERR_BIT -1 0 10809(_ent((i 3)))))
		(_cnst(_int DMASR_DMAINTERR_BIT -1 0 10810(_ent((i 4)))))
		(_cnst(_int DMASR_DMASLVERR_BIT -1 0 10811(_ent((i 5)))))
		(_cnst(_int DMASR_DMADECERR_BIT -1 0 10812(_ent((i 6)))))
		(_cnst(_int DMASR_FSIZEERR_BIT -1 0 10813(_ent((i 7)))))
		(_cnst(_int DMASR_LSIZEERR_BIT -1 0 10814(_ent((i 8)))))
		(_cnst(_int DMASR_SGSLVERR_BIT -1 0 10815(_ent((i 9)))))
		(_cnst(_int DMASR_SGDECERR_BIT -1 0 10816(_ent((i 10)))))
		(_cnst(_int DMASR_FSIZE_MORE_OR_SOF_LATE_ERR_BIT -1 0 10818(_ent((i 11)))))
		(_cnst(_int DMASR_IOCIRQ_BIT -1 0 10819(_ent((i 12)))))
		(_cnst(_int DMASR_DLYIRQ_BIT -1 0 10820(_ent((i 13)))))
		(_cnst(_int DMASR_ERRIRQ_BIT -1 0 10821(_ent((i 14)))))
		(_cnst(_int DMASR_LSIZE_MORE_ERR_BIT -1 0 10822(_ent((i 15)))))
		(_cnst(_int DMASR_IRQTHRESH_LSB_BIT -1 0 10823(_ent((i 16)))))
		(_cnst(_int DMASR_IRQTHRESH_MSB_BIT -1 0 10824(_ent((i 23)))))
		(_cnst(_int DMASR_IRQDELAY_LSB_BIT -1 0 10825(_ent((i 24)))))
		(_cnst(_int DMASR_IRQDELAY_MSB_BIT -1 0 10826(_ent((i 31)))))
		(_cnst(_int CURDESC_LOWER_MSB_BIT -1 0 10829(_ent((i 31)))))
		(_cnst(_int CURDESC_LOWER_LSB_BIT -1 0 10830(_ent((i 5)))))
		(_cnst(_int CURDESC_RESERVED_BIT4 -1 0 10831(_ent((i 4)))))
		(_cnst(_int TAILDESC_LOWER_MSB_BIT -1 0 10834(_ent((i 31)))))
		(_cnst(_int TAILDESC_LOWER_LSB_BIT -1 0 10835(_ent((i 5)))))
		(_cnst(_int TAILDESC_RESERVED_BIT4 -1 0 10836(_ent((i 4)))))
		(_cnst(_int TAILDESC_RESERVED_BIT3 -1 0 10837(_ent((i 3)))))
		(_cnst(_int TAILDESC_RESERVED_BIT2 -1 0 10838(_ent((i 2)))))
		(_cnst(_int TAILDESC_RESERVED_BIT1 -1 0 10839(_ent((i 1)))))
		(_cnst(_int TAILDESC_RESERVED_BIT0 -1 0 10840(_ent((i 0)))))
		(_cnst(_int PARKPTR_FRMSTR_RSVD_BIT31 -1 0 10843(_ent((i 31)))))
		(_cnst(_int PARKPTR_FRMSTR_S2MM_MSB_BIT -1 0 10844(_ent((i 28)))))
		(_cnst(_int PARKPTR_FRMSTR_S2MM_LSB_BIT -1 0 10845(_ent((i 24)))))
		(_cnst(_int PARKPTR_FRMSTR_MM2S_MSB_BIT -1 0 10846(_ent((i 20)))))
		(_cnst(_int PARKPTR_FRMSTR_MM2S_LSB_BIT -1 0 10847(_ent((i 16)))))
		(_cnst(_int PARKPTR_FRMSTR_RSVD_BIT15 -1 0 10848(_ent((i 15)))))
		(_cnst(_int PARKPTR_FRMPTR_S2MM_MSB_BIT -1 0 10849(_ent((i 12)))))
		(_cnst(_int PARKPTR_FRMPTR_S2MM_LSB_BIT -1 0 10850(_ent((i 8)))))
		(_cnst(_int PARKPTR_FRMPTR_MM2S_MSB_BIT -1 0 10851(_ent((i 4)))))
		(_cnst(_int PARKPTR_FRMPTR_MM2S_LSB_BIT -1 0 10852(_ent((i 0)))))
		(_cnst(_int FRMSTORE_LSB_BIT -1 0 10855(_ent((i 0)))))
		(_cnst(_int FRMSTORE_MSB_BIT -1 0 10856(_ent((i 5)))))
		(_cnst(_int THRESH_LSB_BIT -1 0 10859(_ent((i 0)))))
		(_cnst(_int THRESH_MSB_BIT -1 0 10860(_ent((i 16)))))
		(_cnst(_int DATAMOVER_CMDDONE_BIT -1 0 10863(_ent((i 7)))))
		(_cnst(_int DATAMOVER_SLVERR_BIT -1 0 10864(_ent((i 6)))))
		(_cnst(_int DATAMOVER_DECERR_BIT -1 0 10865(_ent((i 5)))))
		(_cnst(_int DATAMOVER_INTERR_BIT -1 0 10866(_ent((i 4)))))
		(_cnst(_int DATAMOVER_TAGMSB_BIT -1 0 10867(_ent((i 3)))))
		(_cnst(_int DATAMOVER_TAGLSB_BIT -1 0 10868(_ent((i 0)))))
		(_cnst(_int DESC_WRD4_VSIZE_LSB_BIT -1 0 10876(_ent((i 0)))))
		(_cnst(_int DESC_WRD4_VSIZE_MSB_BIT -1 0 10877(_ent((i 12)))))
		(_cnst(_int DESC_WRD5_HSIZE_LSB_BIT -1 0 10879(_ent((i 0)))))
		(_cnst(_int DESC_WRD5_HSIZE_MSB_BIT -1 0 10880(_ent((i 15)))))
		(_cnst(_int DESC_WRD6_STRIDE_LSB_BIT -1 0 10882(_ent((i 0)))))
		(_cnst(_int DESC_WRD6_STRIDE_MSB_BIT -1 0 10883(_ent((i 15)))))
		(_cnst(_int DESC_WRD6_FRMDLY_LSB_BIT -1 0 10884(_ent((i 24)))))
		(_cnst(_int DESC_WRD6_FRMDLY_MSB_BIT -1 0 10885(_ent((i 28)))))
		(_cnst(_int DATAMOVER_STS_CMDDONE_BIT -1 0 10891(_ent((i 7)))))
		(_cnst(_int DATAMOVER_STS_SLVERR_BIT -1 0 10892(_ent((i 6)))))
		(_cnst(_int DATAMOVER_STS_DECERR_BIT -1 0 10893(_ent((i 5)))))
		(_cnst(_int DATAMOVER_STS_INTERR_BIT -1 0 10894(_ent((i 4)))))
		(_cnst(_int DATAMOVER_STS_TAGMSB_BIT -1 0 10895(_ent((i 3)))))
		(_cnst(_int DATAMOVER_STS_TAGLSB_BIT -1 0 10896(_ent((i 0)))))
		(_cnst(_int DATAMOVER_STS_TAGEOF_BIT -1 0 10898(_ent((i 1)))))
		(_cnst(_int DATAMOVER_STS_TLAST_BIT -1 0 10899(_ent((i 31)))))
		(_cnst(_int DATAMOVER_CMD_BTTLSB_BIT -1 0 10901(_ent((i 0)))))
		(_cnst(_int DATAMOVER_CMD_BTTMSB_BIT -1 0 10902(_ent((i 22)))))
		(_cnst(_int DATAMOVER_CMD_TYPE_BIT -1 0 10903(_ent((i 23)))))
		(_cnst(_int DATAMOVER_CMD_DSALSB_BIT -1 0 10904(_ent((i 24)))))
		(_cnst(_int DATAMOVER_CMD_DSAMSB_BIT -1 0 10905(_ent((i 29)))))
		(_cnst(_int DATAMOVER_CMD_EOF_BIT -1 0 10906(_ent((i 30)))))
		(_cnst(_int DATAMOVER_CMD_DRR_BIT -1 0 10907(_ent((i 31)))))
		(_cnst(_int DATAMOVER_CMD_ADDRLSB_BIT -1 0 10908(_ent((i 32)))))
		(_cnst(_int DATAMOVER_CMD_ADDRMSB_BOFST -1 0 10911(_ent((i 31)))))
		(_cnst(_int DATAMOVER_CMD_TAGLSB_BOFST -1 0 10912(_ent((i 32)))))
		(_cnst(_int DATAMOVER_CMD_TAGMSB_BOFST -1 0 10913(_ent((i 35)))))
		(_cnst(_int DATAMOVER_CMD_RSVLSB_BOFST -1 0 10914(_ent((i 36)))))
		(_cnst(_int DATAMOVER_CMD_RSVMSB_BOFST -1 0 10915(_ent((i 39)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~15 0 10919(_array -3((_dto i 3 i 0)))))
		(_cnst(_int MSTR0 268 0 10919(_ent(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~15528 0 10920(_array -3((_dto i 3 i 0)))))
		(_cnst(_int MSTR1 269 0 10920(_ent(_string \"0001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~15530 0 10921(_array -3((_dto i 3 i 0)))))
		(_cnst(_int MSTR2 270 0 10921(_ent(_string \"0010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~15532 0 10922(_array -3((_dto i 3 i 0)))))
		(_cnst(_int MSTR3 271 0 10922(_ent(_string \"0011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~15534 0 10923(_array -3((_dto i 3 i 0)))))
		(_cnst(_int MSTR4 272 0 10923(_ent(_string \"0100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~15536 0 10924(_array -3((_dto i 3 i 0)))))
		(_cnst(_int MSTR5 273 0 10924(_ent(_string \"0101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~15538 0 10925(_array -3((_dto i 3 i 0)))))
		(_cnst(_int MSTR6 274 0 10925(_ent(_string \"0110"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~15540 0 10926(_array -3((_dto i 3 i 0)))))
		(_cnst(_int MSTR7 275 0 10926(_ent(_string \"0111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~15542 0 10927(_array -3((_dto i 3 i 0)))))
		(_cnst(_int MSTR8 276 0 10927(_ent(_string \"1000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~15544 0 10928(_array -3((_dto i 3 i 0)))))
		(_cnst(_int MSTR9 277 0 10928(_ent(_string \"1001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~15546 0 10929(_array -3((_dto i 3 i 0)))))
		(_cnst(_int MSTR10 278 0 10929(_ent(_string \"1010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~15548 0 10930(_array -3((_dto i 3 i 0)))))
		(_cnst(_int MSTR11 279 0 10930(_ent(_string \"1011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~15550 0 10931(_array -3((_dto i 3 i 0)))))
		(_cnst(_int MSTR12 280 0 10931(_ent(_string \"1100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~15552 0 10932(_array -3((_dto i 3 i 0)))))
		(_cnst(_int MSTR13 281 0 10932(_ent(_string \"1101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~15554 0 10933(_array -3((_dto i 3 i 0)))))
		(_cnst(_int MSTR14 282 0 10933(_ent(_string \"1110"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~15556 0 10934(_array -3((_dto i 3 i 0)))))
		(_cnst(_int MSTR15 283 0 10934(_ent(_string \"1111"\))))
		(_cnst(_int MSTR0_LO_INDEX -1 0 10936(_ent((i 0)))))
		(_cnst(_int MSTR0_HI_INDEX -1 0 10937(_ent((i 5)))))
		(_cnst(_int MSTR1_LO_INDEX -1 0 10939(_ent((i 6)))))
		(_cnst(_int MSTR1_HI_INDEX -1 0 10940(_ent((i 11)))))
		(_cnst(_int MSTR2_LO_INDEX -1 0 10942(_ent((i 12)))))
		(_cnst(_int MSTR2_HI_INDEX -1 0 10943(_ent((i 17)))))
		(_cnst(_int MSTR3_LO_INDEX -1 0 10945(_ent((i 18)))))
		(_cnst(_int MSTR3_HI_INDEX -1 0 10946(_ent((i 23)))))
		(_cnst(_int MSTR4_LO_INDEX -1 0 10948(_ent((i 24)))))
		(_cnst(_int MSTR4_HI_INDEX -1 0 10949(_ent((i 29)))))
		(_cnst(_int MSTR5_LO_INDEX -1 0 10951(_ent((i 30)))))
		(_cnst(_int MSTR5_HI_INDEX -1 0 10952(_ent((i 35)))))
		(_cnst(_int MSTR6_LO_INDEX -1 0 10954(_ent((i 36)))))
		(_cnst(_int MSTR6_HI_INDEX -1 0 10955(_ent((i 41)))))
		(_cnst(_int MSTR7_LO_INDEX -1 0 10957(_ent((i 42)))))
		(_cnst(_int MSTR7_HI_INDEX -1 0 10958(_ent((i 47)))))
		(_cnst(_int MSTR8_LO_INDEX -1 0 10960(_ent((i 48)))))
		(_cnst(_int MSTR8_HI_INDEX -1 0 10961(_ent((i 53)))))
		(_cnst(_int MSTR9_LO_INDEX -1 0 10963(_ent((i 54)))))
		(_cnst(_int MSTR9_HI_INDEX -1 0 10964(_ent((i 59)))))
		(_cnst(_int MSTR10_LO_INDEX -1 0 10966(_ent((i 60)))))
		(_cnst(_int MSTR10_HI_INDEX -1 0 10967(_ent((i 65)))))
		(_cnst(_int MSTR11_LO_INDEX -1 0 10969(_ent((i 66)))))
		(_cnst(_int MSTR11_HI_INDEX -1 0 10970(_ent((i 71)))))
		(_cnst(_int MSTR12_LO_INDEX -1 0 10972(_ent((i 72)))))
		(_cnst(_int MSTR12_HI_INDEX -1 0 10973(_ent((i 77)))))
		(_cnst(_int MSTR13_LO_INDEX -1 0 10975(_ent((i 78)))))
		(_cnst(_int MSTR13_HI_INDEX -1 0 10976(_ent((i 83)))))
		(_cnst(_int MSTR14_LO_INDEX -1 0 10978(_ent((i 84)))))
		(_cnst(_int MSTR14_HI_INDEX -1 0 10979(_ent((i 89)))))
		(_cnst(_int MSTR15_LO_INDEX -1 0 10981(_ent((i 90)))))
		(_cnst(_int MSTR15_HI_INDEX -1 0 10982(_ent((i 95)))))
		(_cnst(_int BITS_PER_REG -1 0 10989(_ent((i 32)))))
		(_cnst(_int BITS_PER_REG_64 -1 0 10990(_ent((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{BITS_PER_REG-1~downto~0}~15 0 10993(_array -3((_dto i 31 i 0)))))
		(_type(_int STARTADDR_ARRAY_TYPE 0 10992(_array 284((_uto i 0 i 2147483647)))))
		(_type(_int ~STD_LOGIC_VECTOR{BITS_PER_REG_64-1~downto~0}~15 0 10996(_array -3((_dto i 63 i 0)))))
		(_type(_int STARTADDR_ARRAY_TYPE_64 0 10995(_array 286((_uto i 0 i 2147483647)))))
		(_subprogram
			(_int enable_tkeep_connectivity 0 0 11329(_ent(_func)))
			(_int calculated_mm2s_tdata_width 1 0 11274(_ent(_func -1)))
			(_int calculated_s2mm_tdata_width 2 0 11301(_ent(_func -1)))
			(_int calculated_minimum_mm2s_linebuffer_thresh 3 0 11205(_ent(_func)))
			(_int calculated_minimum_s2mm_linebuffer_thresh 4 0 11237(_ent(_func)))
			(_int find_mm2s_fsync 5 0 11057(_ent(_func)))
			(_int find_s2mm_fsync 6 0 11099(_ent(_func)))
			(_int find_s2mm_fsync_01 7 0 11087(_ent(_func -1)))
			(_int find_mm2s_flush 8 0 11132(_ent(_func)))
			(_int find_s2mm_flush 9 0 11166(_ent(_func)))
			(_int required_btt_width 10 0 11011(_ent(_func)))
			(_int string2int 11 0 11029(_ent(_func -1(_range(_to 1 2147483647)))))
			(_int get_num_registers 12 0 11353(_ent(_func)))
			(_int hertz_prmtr_select 13 0 11371(_ent(_func)))
			(_int enable_snf 14 0 11390(_ent(_func)))
			(_int convert_base_index 15 0 11409(_ent(_func)))
			(_int convert_regdir_index 16 0 11425(_ent(_func)))
			(_int enable_internal_genloc 17 0 11443(_ent(_func)))
			(_ext clog2(2 3))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(lib_pkg_v1_0_2(lib_pkg))(ieee(NUMERIC_STD)))
	(_model . axi_vdma_pkg 19 -1)
)
V 000055 55 25062         1580965286995 implementation
(_unit VHDL(axi_vdma_cdc 0 11617(implementation 0 11679))
	(_version vde)
	(_time 1580965286996 2020.02.05 23:01:26)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_vdma_v6_3/hdl/axi_vdma_v6_3_rfs.vhd\))
	(_parameters tan)
	(_code 9a95c894c3cdc78fcc9895cd8ec09f9c9b9fcc9c999c9e)
	(_ent
		(_time 1580965286990)
	)
	(_generate GENERATE_PULSE_P_S_CDC_OPEN_ENDED 0 11700(_if 130)
		(_object
			(_sig(_int s_out_d1_cdc_to -2 0 11703(_arch(_uni((i 2))))))
			(_sig(_int s_out_d2 -2 0 11704(_arch(_uni((i 2))))))
			(_sig(_int s_out_d3 -2 0 11705(_arch(_uni((i 2))))))
			(_sig(_int s_out_d4 -2 0 11706(_arch(_uni((i 2))))))
			(_sig(_int s_out_re -2 0 11707(_arch(_uni((i 2))))))
			(_sig(_int prmry_in_xored -2 0 11708(_arch(_uni((i 2))))))
			(_sig(_int p_in_d1_cdc_from -2 0 11709(_arch(_uni((i 2))))))
			(_prcs
				(line__11730(_arch 0 0 11730(_assignment(_trgt(19))(_sens(20)(6)))))
				(REG_P_IN(_arch 1 0 11732(_prcs(_trgt(20))(_sens(0)(19)(1))(_dssslsensitivity 1))))
				(P_IN_CROSS2SCNDRY(_arch 2 0 11744(_prcs(_trgt(14)(15)(16)(17))(_sens(2)(14)(15)(16)(20)(3))(_dssslsensitivity 1))))
				(line__11762(_arch 3 0 11762(_assignment(_trgt(18))(_sens(16)(17)))))
				(line__11765(_arch 4 0 11765(_assignment(_alias((scndry_out)(s_out_re)))(_simpleassign BUF)(_trgt(7))(_sens(18)))))
				(line__11766(_arch 5 0 11766(_assignment(_alias((prmry_out)(_string \"0"\)))(_trgt(5)))))
				(line__11767(_arch 6 0 11767(_assignment(_trgt(13)))))
				(line__11768(_arch 7 0 11768(_assignment(_trgt(10)))))
			)
		)
	)
	(_generate GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST 0 11773(_if 131)
		(_object
			(_sig(_int s_out_d1_cdc_to -2 0 11776(_arch(_uni((i 2))))))
			(_sig(_int s_out_d2 -2 0 11777(_arch(_uni((i 2))))))
			(_sig(_int s_out_d3 -2 0 11778(_arch(_uni((i 2))))))
			(_sig(_int s_out_d4 -2 0 11779(_arch(_uni((i 2))))))
			(_sig(_int s_out_re -2 0 11780(_arch(_uni((i 2))))))
			(_sig(_int prmry_in_xored -2 0 11781(_arch(_uni((i 2))))))
			(_sig(_int p_in_d1_cdc_from -2 0 11782(_arch(_uni((i 2))))))
			(_prcs
				(line__11803(_arch 8 0 11803(_assignment(_trgt(26))(_sens(27)(6)))))
				(REG_P_IN(_arch 9 0 11805(_prcs(_trgt(27))(_sens(0)(26))(_dssslsensitivity 1))))
				(P_IN_CROSS2SCNDRY(_arch 10 0 11817(_prcs(_trgt(21)(22)(23)(24))(_sens(2)(21)(22)(23)(27))(_dssslsensitivity 1))))
				(line__11835(_arch 11 0 11835(_assignment(_trgt(25))(_sens(23)(24)))))
				(line__11838(_arch 12 0 11838(_assignment(_alias((scndry_out)(s_out_re)))(_simpleassign BUF)(_trgt(7))(_sens(25)))))
				(line__11839(_arch 13 0 11839(_assignment(_alias((prmry_out)(_string \"0"\)))(_trgt(5)))))
				(line__11840(_arch 14 0 11840(_assignment(_trgt(13)))))
				(line__11841(_arch 15 0 11841(_assignment(_trgt(10)))))
			)
		)
	)
	(_generate GENERATE_PULSE_S_P_CDC_OPEN_ENDED 0 11846(_if 132)
		(_object
			(_sig(_int p_out_d1_cdc_to -2 0 11849(_arch(_uni((i 2))))))
			(_sig(_int p_out_d2 -2 0 11850(_arch(_uni((i 2))))))
			(_sig(_int p_out_d3 -2 0 11851(_arch(_uni((i 2))))))
			(_sig(_int p_out_d4 -2 0 11852(_arch(_uni((i 2))))))
			(_sig(_int p_out_re -2 0 11853(_arch(_uni((i 2))))))
			(_sig(_int scndry_in_xored -2 0 11854(_arch(_uni((i 2))))))
			(_sig(_int s_in_d1_cdc_from -2 0 11855(_arch(_uni((i 2))))))
			(_prcs
				(line__11876(_arch 16 0 11876(_assignment(_trgt(33))(_sens(34)(4)))))
				(REG_S_IN(_arch 17 0 11878(_prcs(_trgt(34))(_sens(2)(33)(3))(_dssslsensitivity 1))))
				(S_IN_CROSS2PRMRY(_arch 18 0 11890(_prcs(_trgt(28)(29)(30)(31))(_sens(0)(28)(29)(30)(34)(1))(_dssslsensitivity 1))))
				(line__11908(_arch 19 0 11908(_assignment(_trgt(32))(_sens(30)(31)))))
				(line__11911(_arch 20 0 11911(_assignment(_alias((prmry_out)(p_out_re)))(_simpleassign BUF)(_trgt(5))(_sens(32)))))
				(line__11912(_arch 21 0 11912(_assignment(_alias((scndry_out)(_string \"0"\)))(_trgt(7)))))
				(line__11913(_arch 22 0 11913(_assignment(_trgt(13)))))
				(line__11914(_arch 23 0 11914(_assignment(_trgt(10)))))
			)
		)
	)
	(_generate GENERATE_PULSE_S_P_CDC_OPEN_ENDED_NO_RST 0 11919(_if 133)
		(_object
			(_sig(_int p_out_d1_cdc_to -2 0 11922(_arch(_uni((i 2))))))
			(_sig(_int p_out_d2 -2 0 11923(_arch(_uni((i 2))))))
			(_sig(_int p_out_d3 -2 0 11924(_arch(_uni((i 2))))))
			(_sig(_int p_out_d4 -2 0 11925(_arch(_uni((i 2))))))
			(_sig(_int p_out_re -2 0 11926(_arch(_uni((i 2))))))
			(_sig(_int scndry_in_xored -2 0 11927(_arch(_uni((i 2))))))
			(_sig(_int s_in_d1_cdc_from -2 0 11928(_arch(_uni((i 2))))))
			(_prcs
				(line__11949(_arch 24 0 11949(_assignment(_trgt(40))(_sens(41)(4)))))
				(REG_S_IN(_arch 25 0 11951(_prcs(_trgt(41))(_sens(2)(40))(_dssslsensitivity 1))))
				(S_IN_CROSS2PRMRY(_arch 26 0 11963(_prcs(_trgt(35)(36)(37)(38))(_sens(0)(35)(36)(37)(41))(_dssslsensitivity 1))))
				(line__11981(_arch 27 0 11981(_assignment(_trgt(39))(_sens(37)(38)))))
				(line__11984(_arch 28 0 11984(_assignment(_alias((prmry_out)(p_out_re)))(_simpleassign BUF)(_trgt(5))(_sens(39)))))
				(line__11985(_arch 29 0 11985(_assignment(_alias((scndry_out)(_string \"0"\)))(_trgt(7)))))
				(line__11986(_arch 30 0 11986(_assignment(_trgt(13)))))
				(line__11987(_arch 31 0 11987(_assignment(_trgt(10)))))
			)
		)
	)
	(_generate GENERATE_PULSE_P_S_CDC 0 11998(_if 134)
		(_object
			(_sig(_int p_pulse_in_s_h_cdc_from -2 0 12001(_arch(_uni((i 2))))))
			(_sig(_int p_pulse_in_s_h_clr -2 0 12002(_arch(_uni((i 2))))))
			(_sig(_int s_pulse_out_d1_cdc_to -2 0 12003(_arch(_uni((i 2))))))
			(_sig(_int s_pulse_out_d2 -2 0 12004(_arch(_uni((i 2))))))
			(_sig(_int s_pulse_out_d3 -2 0 12005(_arch(_uni((i 2))))))
			(_sig(_int s_pulse_out_re -2 0 12006(_arch(_uni((i 2))))))
			(_sig(_int s_pulse_out_s_h_cdc_from -2 0 12007(_arch(_uni((i 2))))))
			(_sig(_int p_pulse_out_s_h_d1_cdc_to -2 0 12008(_arch(_uni((i 2))))))
			(_sig(_int p_pulse_out_s_h_d2 -2 0 12009(_arch(_uni((i 2))))))
			(_sig(_int p_pulse_out_s_h_d3 -2 0 12010(_arch(_uni((i 2))))))
			(_prcs
				(PRMRY_IN_S_H_PULSE(_arch 32 0 12041(_prcs(_trgt(42))(_sens(0)(43)(1))(_dssslsensitivity 1)(_read(6)))))
				(P_IN_CROSS2SCNDRY(_arch 33 0 12053(_prcs(_trgt(44)(45)(46)(47))(_sens(2)(42)(44)(45)(46)(3))(_dssslsensitivity 1))))
				(SCNDRY_OUT_S_H_PULSE(_arch 34 0 12072(_prcs(_trgt(48))(_sens(2)(45)(3))(_dssslsensitivity 1)(_read(47)))))
				(S_OUT_CROSS2PRMRY(_arch 35 0 12084(_prcs(_trgt(49)(50)(51))(_sens(0)(48)(49)(50)(1))(_dssslsensitivity 1))))
				(line__12100(_arch 36 0 12100(_assignment(_trgt(43))(_sens(50)(51)))))
				(line__12103(_arch 37 0 12103(_assignment(_alias((scndry_out)(s_pulse_out_re)))(_simpleassign BUF)(_trgt(7))(_sens(47)))))
				(line__12104(_arch 38 0 12104(_assignment(_alias((prmry_out)(_string \"0"\)))(_trgt(5)))))
				(line__12105(_arch 39 0 12105(_assignment(_trgt(13)))))
				(line__12106(_arch 40 0 12106(_assignment(_trgt(10)))))
			)
		)
	)
	(_generate GENERATE_PULSE_P_S_CDC_LL 0 12111(_if 135)
		(_object
			(_sig(_int p_pulse_in_s_h_cdc_from -2 0 12114(_arch(_uni((i 2))))))
			(_sig(_int p_pulse_in_s_h_clr -2 0 12115(_arch(_uni((i 2))))))
			(_sig(_int s_pulse_out_d1_cdc_to -2 0 12116(_arch(_uni((i 2))))))
			(_sig(_int s_pulse_out_d2 -2 0 12117(_arch(_uni((i 2))))))
			(_sig(_int s_pulse_out_d3 -2 0 12118(_arch(_uni((i 2))))))
			(_sig(_int s_pulse_out_re -2 0 12119(_arch(_uni((i 2))))))
			(_sig(_int s_pulse_out_s_h_cdc_from -2 0 12120(_arch(_uni((i 2))))))
			(_sig(_int p_pulse_out_s_h_d1_cdc_to -2 0 12121(_arch(_uni((i 2))))))
			(_sig(_int p_pulse_out_s_h_d2 -2 0 12122(_arch(_uni((i 2))))))
			(_sig(_int p_pulse_out_s_h_d3 -2 0 12123(_arch(_uni((i 2))))))
			(_prcs
				(PRMRY_IN_S_H_PULSE(_arch 41 0 12154(_prcs(_trgt(52))(_sens(0)(53)(1))(_dssslsensitivity 1)(_read(6)))))
				(P_IN_CROSS2SCNDRY(_arch 42 0 12166(_prcs(_trgt(54)(55)(56))(_sens(2)(52)(54)(55)(3))(_dssslsensitivity 1))))
				(line__12183(_arch 43 0 12183(_assignment(_trgt(57))(_sens(55)(56)))))
				(SCNDRY_OUT_S_H_PULSE(_arch 44 0 12188(_prcs(_trgt(58))(_sens(2)(55)(3))(_dssslsensitivity 1)(_read(57)))))
				(S_OUT_CROSS2PRMRY(_arch 45 0 12200(_prcs(_trgt(59)(60)(61))(_sens(0)(58)(59)(60)(1))(_dssslsensitivity 1))))
				(line__12216(_arch 46 0 12216(_assignment(_trgt(53))(_sens(60)(61)))))
				(line__12219(_arch 47 0 12219(_assignment(_alias((scndry_out)(s_pulse_out_re)))(_simpleassign BUF)(_trgt(7))(_sens(57)))))
				(line__12220(_arch 48 0 12220(_assignment(_alias((prmry_out)(_string \"0"\)))(_trgt(5)))))
				(line__12221(_arch 49 0 12221(_assignment(_trgt(13)))))
				(line__12222(_arch 50 0 12222(_assignment(_trgt(10)))))
			)
		)
	)
	(_generate GENERATE_PULSE_P_S_CDC_NO_RST 0 12231(_if 136)
		(_object
			(_sig(_int p_pulse_in_s_h_cdc_from -2 0 12234(_arch(_uni((i 2))))))
			(_sig(_int p_pulse_in_s_h_clr -2 0 12235(_arch(_uni((i 2))))))
			(_sig(_int s_pulse_out_d1_cdc_to -2 0 12236(_arch(_uni((i 2))))))
			(_sig(_int s_pulse_out_d2 -2 0 12237(_arch(_uni((i 2))))))
			(_sig(_int s_pulse_out_d3 -2 0 12238(_arch(_uni((i 2))))))
			(_sig(_int s_pulse_out_re -2 0 12239(_arch(_uni((i 2))))))
			(_sig(_int s_pulse_out_s_h_cdc_from -2 0 12240(_arch(_uni((i 2))))))
			(_sig(_int p_pulse_out_s_h_d1_cdc_to -2 0 12241(_arch(_uni((i 2))))))
			(_sig(_int p_pulse_out_s_h_d2 -2 0 12242(_arch(_uni((i 2))))))
			(_sig(_int p_pulse_out_s_h_d3 -2 0 12243(_arch(_uni((i 2))))))
			(_prcs
				(PRMRY_IN_S_H_PULSE(_arch 51 0 12274(_prcs(_trgt(62))(_sens(0)(63))(_dssslsensitivity 1)(_read(6)))))
				(P_IN_CROSS2SCNDRY(_arch 52 0 12286(_prcs(_trgt(64)(65)(66)(67))(_sens(2)(62)(64)(65)(66))(_dssslsensitivity 1))))
				(SCNDRY_OUT_S_H_PULSE(_arch 53 0 12298(_prcs(_trgt(68))(_sens(2)(65))(_dssslsensitivity 1)(_read(67)))))
				(S_OUT_CROSS2PRMRY(_arch 54 0 12310(_prcs(_trgt(69)(70)(71))(_sens(0)(68)(69)(70))(_dssslsensitivity 1))))
				(line__12320(_arch 55 0 12320(_assignment(_trgt(63))(_sens(70)(71)))))
				(line__12323(_arch 56 0 12323(_assignment(_alias((scndry_out)(s_pulse_out_re)))(_simpleassign BUF)(_trgt(7))(_sens(67)))))
				(line__12324(_arch 57 0 12324(_assignment(_alias((prmry_out)(_string \"0"\)))(_trgt(5)))))
				(line__12325(_arch 58 0 12325(_assignment(_trgt(13)))))
				(line__12326(_arch 59 0 12326(_assignment(_trgt(10)))))
			)
		)
	)
	(_generate GENERATE_PULSE_CDC_S_P 0 12334(_if 137)
		(_object
			(_sig(_int s_pulse_in_s_h_cdc_from -2 0 12336(_arch(_uni((i 2))))))
			(_sig(_int s_pulse_in_s_h_clr -2 0 12337(_arch(_uni((i 2))))))
			(_sig(_int p_pulse_out_d1_cdc_to -2 0 12338(_arch(_uni((i 2))))))
			(_sig(_int p_pulse_out_d2 -2 0 12339(_arch(_uni((i 2))))))
			(_sig(_int p_pulse_out_d3 -2 0 12340(_arch(_uni((i 2))))))
			(_sig(_int p_pulse_out_re -2 0 12341(_arch(_uni((i 2))))))
			(_sig(_int p_pulse_out_s_h_cdc_from -2 0 12342(_arch(_uni((i 2))))))
			(_sig(_int s_pulse_out_s_h_d1_cdc_to -2 0 12343(_arch(_uni((i 2))))))
			(_sig(_int s_pulse_out_s_h_d2 -2 0 12344(_arch(_uni((i 2))))))
			(_sig(_int s_pulse_out_s_h_d3 -2 0 12345(_arch(_uni((i 2))))))
			(_prcs
				(SCNDRY_IN_S_H_PULSE(_arch 60 0 12376(_prcs(_trgt(72))(_sens(2)(73)(3))(_dssslsensitivity 1)(_read(4)))))
				(S_IN_CROSS2PRMRY(_arch 61 0 12388(_prcs(_trgt(74)(75)(76)(77))(_sens(0)(72)(74)(75)(76)(1))(_dssslsensitivity 1))))
				(PRMRY_OUT_S_H_PULSE(_arch 62 0 12407(_prcs(_trgt(78))(_sens(0)(75)(1))(_dssslsensitivity 1)(_read(77)))))
				(P_OUT_CROSS2SCDNRY(_arch 63 0 12419(_prcs(_trgt(79)(80)(81))(_sens(2)(78)(79)(80)(3))(_dssslsensitivity 1))))
				(line__12435(_arch 64 0 12435(_assignment(_trgt(73))(_sens(80)(81)))))
				(line__12438(_arch 65 0 12438(_assignment(_alias((prmry_out)(p_pulse_out_re)))(_simpleassign BUF)(_trgt(5))(_sens(77)))))
				(line__12439(_arch 66 0 12439(_assignment(_alias((scndry_out)(_string \"0"\)))(_trgt(7)))))
				(line__12440(_arch 67 0 12440(_assignment(_trgt(13)))))
				(line__12441(_arch 68 0 12441(_assignment(_trgt(10)))))
			)
		)
	)
	(_generate GENERATE_PULSE_CDC_S_P_LL 0 12445(_if 138)
		(_object
			(_sig(_int s_pulse_in_s_h_cdc_from -2 0 12447(_arch(_uni((i 2))))))
			(_sig(_int s_pulse_in_s_h_clr -2 0 12448(_arch(_uni((i 2))))))
			(_sig(_int p_pulse_out_d1_cdc_to -2 0 12449(_arch(_uni((i 2))))))
			(_sig(_int p_pulse_out_d2 -2 0 12450(_arch(_uni((i 2))))))
			(_sig(_int p_pulse_out_d3 -2 0 12451(_arch(_uni((i 2))))))
			(_sig(_int p_pulse_out_re -2 0 12452(_arch(_uni((i 2))))))
			(_sig(_int p_pulse_out_s_h_cdc_from -2 0 12453(_arch(_uni((i 2))))))
			(_sig(_int s_pulse_out_s_h_d1_cdc_to -2 0 12454(_arch(_uni((i 2))))))
			(_sig(_int s_pulse_out_s_h_d2 -2 0 12455(_arch(_uni((i 2))))))
			(_sig(_int s_pulse_out_s_h_d3 -2 0 12456(_arch(_uni((i 2))))))
			(_prcs
				(SCNDRY_IN_S_H_PULSE(_arch 69 0 12487(_prcs(_trgt(82))(_sens(2)(83)(3))(_dssslsensitivity 1)(_read(4)))))
				(S_IN_CROSS2PRMRY(_arch 70 0 12499(_prcs(_trgt(84)(85)(86))(_sens(0)(82)(84)(85)(1))(_dssslsensitivity 1))))
				(line__12516(_arch 71 0 12516(_assignment(_trgt(87))(_sens(85)(86)))))
				(PRMRY_OUT_S_H_PULSE(_arch 72 0 12519(_prcs(_trgt(88))(_sens(0)(85)(1))(_dssslsensitivity 1)(_read(87)))))
				(P_OUT_CROSS2SCDNRY(_arch 73 0 12531(_prcs(_trgt(89)(90)(91))(_sens(2)(88)(89)(90)(3))(_dssslsensitivity 1))))
				(line__12547(_arch 74 0 12547(_assignment(_trgt(83))(_sens(90)(91)))))
				(line__12550(_arch 75 0 12550(_assignment(_alias((prmry_out)(p_pulse_out_re)))(_simpleassign BUF)(_trgt(5))(_sens(87)))))
				(line__12551(_arch 76 0 12551(_assignment(_alias((scndry_out)(_string \"0"\)))(_trgt(7)))))
				(line__12552(_arch 77 0 12552(_assignment(_trgt(13)))))
				(line__12553(_arch 78 0 12553(_assignment(_trgt(10)))))
			)
		)
	)
	(_generate GENERATE_PULSE_CDC_S_P_NO_RST 0 12558(_if 139)
		(_object
			(_sig(_int s_pulse_in_s_h_cdc_from -2 0 12560(_arch(_uni((i 2))))))
			(_sig(_int s_pulse_in_s_h_clr -2 0 12561(_arch(_uni((i 2))))))
			(_sig(_int p_pulse_out_d1_cdc_to -2 0 12562(_arch(_uni((i 2))))))
			(_sig(_int p_pulse_out_d2 -2 0 12563(_arch(_uni((i 2))))))
			(_sig(_int p_pulse_out_d3 -2 0 12564(_arch(_uni((i 2))))))
			(_sig(_int p_pulse_out_re -2 0 12565(_arch(_uni((i 2))))))
			(_sig(_int p_pulse_out_s_h_cdc_from -2 0 12566(_arch(_uni((i 2))))))
			(_sig(_int s_pulse_out_s_h_d1_cdc_to -2 0 12567(_arch(_uni((i 2))))))
			(_sig(_int s_pulse_out_s_h_d2 -2 0 12568(_arch(_uni((i 2))))))
			(_sig(_int s_pulse_out_s_h_d3 -2 0 12569(_arch(_uni((i 2))))))
			(_prcs
				(SCNDRY_IN_S_H_PULSE(_arch 79 0 12600(_prcs(_trgt(92))(_sens(2)(93))(_dssslsensitivity 1)(_read(4)))))
				(S_IN_CROSS2PRMRY(_arch 80 0 12612(_prcs(_trgt(94)(95)(96)(97))(_sens(0)(92)(94)(95)(96))(_dssslsensitivity 1))))
				(PRMRY_OUT_S_H_PULSE(_arch 81 0 12624(_prcs(_trgt(98))(_sens(0)(95))(_dssslsensitivity 1)(_read(97)))))
				(P_OUT_CROSS2SCDNRY(_arch 82 0 12636(_prcs(_trgt(99)(100)(101))(_sens(2)(98)(99)(100))(_dssslsensitivity 1))))
				(line__12646(_arch 83 0 12646(_assignment(_trgt(93))(_sens(100)(101)))))
				(line__12649(_arch 84 0 12649(_assignment(_alias((prmry_out)(p_pulse_out_re)))(_simpleassign BUF)(_trgt(5))(_sens(97)))))
				(line__12650(_arch 85 0 12650(_assignment(_alias((scndry_out)(_string \"0"\)))(_trgt(7)))))
				(line__12651(_arch 86 0 12651(_assignment(_trgt(13)))))
				(line__12652(_arch 87 0 12652(_assignment(_trgt(10)))))
			)
		)
	)
	(_generate GENERATE_LEVEL_P_S_CDC 0 12662(_if 140)
		(_object
			(_sig(_int p_level_in_d1_cdc_from -2 0 12667(_arch(_uni((i 2))))))
			(_sig(_int s_level_out_d1_cdc_to -2 0 12668(_arch(_uni((i 2))))))
			(_sig(_int s_level_out_d2 -2 0 12669(_arch(_uni((i 2))))))
			(_prcs
				(REG_PLEVEL_IN(_arch 88 0 12687(_prcs(_trgt(102))(_sens(0)(1)(6))(_dssslsensitivity 1))))
				(CROSS_PLEVEL_IN2SCNDRY(_arch 89 0 12698(_prcs(_trgt(103)(104))(_sens(2)(102)(103)(3))(_dssslsensitivity 1))))
				(line__12711(_arch 90 0 12711(_assignment(_alias((scndry_out)(s_level_out_d2)))(_simpleassign BUF)(_trgt(7))(_sens(104)))))
				(line__12712(_arch 91 0 12712(_assignment(_alias((prmry_out)(_string \"0"\)))(_trgt(5)))))
				(line__12713(_arch 92 0 12713(_assignment(_trgt(13)))))
				(line__12714(_arch 93 0 12714(_assignment(_trgt(10)))))
			)
		)
	)
	(_generate GENERATE_LEVEL_P_S_CDC_NO_RST 0 12720(_if 141)
		(_object
			(_sig(_int p_level_in_d1_cdc_from -2 0 12725(_arch(_uni((i 2))))))
			(_sig(_int s_level_out_d1_cdc_to -2 0 12726(_arch(_uni((i 2))))))
			(_sig(_int s_level_out_d2 -2 0 12727(_arch(_uni((i 2))))))
			(_prcs
				(REG_PLEVEL_IN(_arch 94 0 12745(_prcs(_trgt(105))(_sens(0)(6))(_dssslsensitivity 1))))
				(CROSS_PLEVEL_IN2SCNDRY(_arch 95 0 12752(_prcs(_trgt(106)(107))(_sens(2)(105)(106))(_dssslsensitivity 1))))
				(line__12760(_arch 96 0 12760(_assignment(_alias((scndry_out)(s_level_out_d2)))(_simpleassign BUF)(_trgt(7))(_sens(107)))))
				(line__12761(_arch 97 0 12761(_assignment(_alias((prmry_out)(_string \"0"\)))(_trgt(5)))))
				(line__12762(_arch 98 0 12762(_assignment(_trgt(13)))))
				(line__12763(_arch 99 0 12763(_assignment(_trgt(10)))))
			)
		)
	)
	(_generate GENERATE_LEVEL_S_P_CDC 0 12772(_if 142)
		(_object
			(_sig(_int s_level_in_d1_cdc_from -2 0 12774(_arch(_uni((i 2))))))
			(_sig(_int p_level_out_d1_cdc_to -2 0 12775(_arch(_uni((i 2))))))
			(_sig(_int p_level_out_d2 -2 0 12776(_arch(_uni((i 2))))))
			(_prcs
				(REG_SLEVEL_IN(_arch 100 0 12796(_prcs(_trgt(108))(_sens(2)(3)(4))(_dssslsensitivity 1))))
				(CROSS_SLEVEL_IN2PRMRY(_arch 101 0 12807(_prcs(_trgt(109)(110))(_sens(0)(108)(109)(1))(_dssslsensitivity 1))))
				(line__12820(_arch 102 0 12820(_assignment(_alias((prmry_out)(p_level_out_d2)))(_simpleassign BUF)(_trgt(5))(_sens(110)))))
				(line__12821(_arch 103 0 12821(_assignment(_alias((scndry_out)(_string \"0"\)))(_trgt(7)))))
				(line__12822(_arch 104 0 12822(_assignment(_trgt(13)))))
				(line__12823(_arch 105 0 12823(_assignment(_trgt(10)))))
			)
		)
	)
	(_generate GENERATE_LEVEL_S_P_CDC_NO_RST 0 12828(_if 143)
		(_object
			(_sig(_int s_level_in_d1_cdc_from -2 0 12830(_arch(_uni((i 2))))))
			(_sig(_int p_level_out_d1_cdc_to -2 0 12831(_arch(_uni((i 2))))))
			(_sig(_int p_level_out_d2 -2 0 12832(_arch(_uni((i 2))))))
			(_prcs
				(REG_SLEVEL_IN(_arch 106 0 12852(_prcs(_trgt(111))(_sens(2)(4))(_dssslsensitivity 1))))
				(CROSS_SLEVEL_IN2PRMRY(_arch 107 0 12859(_prcs(_trgt(112)(113))(_sens(0)(111)(112))(_dssslsensitivity 1))))
				(line__12867(_arch 108 0 12867(_assignment(_alias((prmry_out)(p_level_out_d2)))(_simpleassign BUF)(_trgt(5))(_sens(113)))))
				(line__12868(_arch 109 0 12868(_assignment(_alias((scndry_out)(_string \"0"\)))(_trgt(7)))))
				(line__12869(_arch 110 0 12869(_assignment(_trgt(13)))))
				(line__12870(_arch 111 0 12870(_assignment(_trgt(10)))))
			)
		)
	)
	(_generate GENERATE_LEVEL_S_P_CDC2 0 12879(_if 144)
		(_object
			(_sig(_int s_level_in_d1_cdc_from -2 0 12881(_arch(_uni((i 2))))))
			(_sig(_int p_level_out_d1_cdc_to -2 0 12882(_arch(_uni((i 2))))))
			(_sig(_int p_level_out_d2 -2 0 12883(_arch(_uni((i 2))))))
			(_prcs
				(REG_SLEVEL_IN(_arch 112 0 12902(_prcs(_trgt(114))(_sens(2)(3)(4))(_dssslsensitivity 1))))
				(CROSS_SLEVEL_IN2PRMRY(_arch 113 0 12913(_prcs(_trgt(115)(116))(_sens(0)(114)(115)(1))(_dssslsensitivity 1))))
				(line__12926(_arch 114 0 12926(_assignment(_alias((prmry_out)(p_level_out_d2)))(_simpleassign BUF)(_trgt(5))(_sens(116)))))
				(line__12927(_arch 115 0 12927(_assignment(_alias((scndry_out)(_string \"0"\)))(_trgt(7)))))
				(line__12928(_arch 116 0 12928(_assignment(_trgt(13)))))
				(line__12929(_arch 117 0 12929(_assignment(_trgt(10)))))
			)
		)
	)
	(_generate GENERATE_VECT_P_S_CDC 0 12934(_if 145)
		(_object
			(_type(_int ~NATURAL~range~C_VECTOR_WIDTH-1~downto~0~13 0 12939(_scalar (_dto c 146 i 0))))
			(_type(_int ~STD_LOGIC_VECTOR{C_VECTOR_WIDTH-1~downto~0}~13 0 12939(_array -2((_dto c 147 i 0)))))
			(_sig(_int p_vect_in_d1_cdc_from 7 0 12939(_arch(_uni((_others(i 2)))))))
			(_sig(_int s_vect_out_d1_cdc_to 7 0 12940(_arch(_uni((_others(i 2)))))))
			(_sig(_int s_vect_out_d2 7 0 12941(_arch(_uni((_others(i 2)))))))
			(_prcs
				(P_REG_GREY_IN(_arch 118 0 12957(_prcs(_trgt(117))(_sens(0)(1)(12))(_dssslsensitivity 1)(_read(11)))))
				(S_REG_GREY_OUT(_arch 119 0 12969(_prcs(_trgt(118)(119))(_sens(2)(117)(118)(3))(_dssslsensitivity 1))))
				(line__12982(_arch 120 0 12982(_assignment(_trgt(13))(_sens(119)))))
				(line__12983(_arch 121 0 12983(_assignment(_trgt(10)))))
				(line__12984(_arch 122 0 12984(_assignment(_alias((scndry_out)(_string \"0"\)))(_trgt(7)))))
				(line__12985(_arch 123 0 12985(_assignment(_alias((prmry_out)(_string \"0"\)))(_trgt(5)))))
			)
		)
	)
	(_generate GENERATE_VECT_S_P_CDC 0 12994(_if 148)
		(_object
			(_type(_int ~NATURAL~range~C_VECTOR_WIDTH-1~downto~0~131 0 12996(_scalar (_dto c 149 i 0))))
			(_type(_int ~STD_LOGIC_VECTOR{C_VECTOR_WIDTH-1~downto~0}~132 0 12996(_array -2((_dto c 150 i 0)))))
			(_sig(_int s_vect_in_d1_cdc_from 9 0 12996(_arch(_uni((_others(i 2)))))))
			(_sig(_int p_vect_out_d1_cdc_to 9 0 12997(_arch(_uni((_others(i 2)))))))
			(_sig(_int p_vect_out_d2 9 0 12998(_arch(_uni((_others(i 2)))))))
			(_prcs
				(S_REG_GREY_IN(_arch 124 0 13009(_prcs(_trgt(120))(_sens(2)(3)(9))(_dssslsensitivity 1)(_read(8)))))
				(P_REG_GREY_OUT(_arch 125 0 13021(_prcs(_trgt(121)(122))(_sens(0)(120)(121)(1))(_dssslsensitivity 1))))
				(line__13034(_arch 126 0 13034(_assignment(_trgt(10))(_sens(122)))))
				(line__13035(_arch 127 0 13035(_assignment(_trgt(13)))))
				(line__13036(_arch 128 0 13036(_assignment(_alias((scndry_out)(_string \"0"\)))(_trgt(7)))))
				(line__13037(_arch 129 0 13037(_assignment(_alias((prmry_out)(_string \"0"\)))(_trgt(5)))))
			)
		)
	)
	(_object
		(_type(_int ~INTEGER~range~0~to~15~12 0 11619(_scalar (_to i 0 i 15))))
		(_gen(_int C_CDC_TYPE 0 0 11619 \0\ (_ent gms((i 0)))))
		(_type(_int ~INTEGER~range~0~to~1~12 0 11639(_scalar (_to i 0 i 1))))
		(_gen(_int C_RESET_STATE 1 0 11639 \0\ (_ent gms((i 0)))))
		(_gen(_int C_VECTOR_WIDTH -1 0 11641 \32\ (_ent gms((i 32)))))
		(_port(_int prmry_aclk -2 0 11646(_ent(_in)(_event))))
		(_port(_int prmry_resetn -2 0 11647(_ent(_in))))
		(_port(_int scndry_aclk -2 0 11649(_ent(_in)(_event))))
		(_port(_int scndry_resetn -2 0 11650(_ent(_in))))
		(_port(_int scndry_in -2 0 11653(_ent(_in))))
		(_port(_int prmry_out -2 0 11654(_ent(_out))))
		(_port(_int prmry_in -2 0 11657(_ent(_in))))
		(_port(_int scndry_out -2 0 11658(_ent(_out))))
		(_port(_int scndry_vect_s_h -2 0 11660(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_VECTOR_WIDTH-1~downto~0}~12 0 11661(_array -2((_dto c 151 i 0)))))
		(_port(_int scndry_vect_in 2 0 11661(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_VECTOR_WIDTH-1~downto~0}~122 0 11663(_array -2((_dto c 152 i 0)))))
		(_port(_int prmry_vect_out 3 0 11663(_ent(_out))))
		(_port(_int prmry_vect_s_h -2 0 11666(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_VECTOR_WIDTH-1~downto~0}~124 0 11667(_array -2((_dto c 153 i 0)))))
		(_port(_int prmry_vect_in 4 0 11667(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_VECTOR_WIDTH-1~downto~0}~126 0 11669(_array -2((_dto c 154 i 0)))))
		(_port(_int scndry_vect_out 5 0 11669(_ent(_out))))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.CDC_TYPE_PULSE_P_S_OPEN_ENDED(2 CDC_TYPE_PULSE_P_S_OPEN_ENDED)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.CDC_TYPE_PULSE_P_S_OPEN_ENDED_NO_RST(2 CDC_TYPE_PULSE_P_S_OPEN_ENDED_NO_RST)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.CDC_TYPE_PULSE_S_P_OPEN_ENDED(2 CDC_TYPE_PULSE_S_P_OPEN_ENDED)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.CDC_TYPE_PULSE_S_P_OPEN_ENDED_NO_RST(2 CDC_TYPE_PULSE_S_P_OPEN_ENDED_NO_RST)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.CDC_TYPE_PULSE_P_S(2 CDC_TYPE_PULSE_P_S)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.CDC_TYPE_PULSE_P_S_LL(2 CDC_TYPE_PULSE_P_S_LL)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.CDC_TYPE_PULSE_P_S_NO_RST(2 CDC_TYPE_PULSE_P_S_NO_RST)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.CDC_TYPE_PULSE_S_P(2 CDC_TYPE_PULSE_S_P)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.CDC_TYPE_PULSE_S_P_LL(2 CDC_TYPE_PULSE_S_P_LL)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.CDC_TYPE_PULSE_S_P_NO_RST(2 CDC_TYPE_PULSE_S_P_NO_RST)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.CDC_TYPE_LEVEL_P_S(2 CDC_TYPE_LEVEL_P_S)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.CDC_TYPE_LEVEL_P_S_NO_RST(2 CDC_TYPE_LEVEL_P_S_NO_RST)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.CDC_TYPE_LEVEL_S_P(2 CDC_TYPE_LEVEL_S_P)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.CDC_TYPE_LEVEL_S_P_NO_RST(2 CDC_TYPE_LEVEL_S_P_NO_RST)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.CDC_TYPE_VECTR_P_S(2 CDC_TYPE_VECTR_P_S)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.CDC_TYPE_VECTR_S_P(2 CDC_TYPE_VECTR_S_P)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(axi_vdma_pkg))(ieee(NUMERIC_STD))(ieee(std_logic_misc)))
	(_model . implementation 155 -1)
)
V 000055 55 10732         1580965287006 implementation
(_unit VHDL(axi_vdma_vid_cdc 0 13193(implementation 0 13254))
	(_version vde)
	(_time 1580965287007 2020.02.05 23:01:27)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_vdma_v6_3/hdl/axi_vdma_v6_3_rfs.vhd\))
	(_parameters tan)
	(_code aaa5f8fcf3fdf7bffcafa8afbef0afacabaffcadacaca3)
	(_ent
		(_time 1580965287004)
	)
	(_generate GEN_CDC_FOR_ASYNC 0 13322(_if 20)
		(_inst M_PTR_OUT_CDC_I 0 13356(_ent lib_cdc_v1_0_2 cdc_sync)
			(_gen
				((C_CDC_TYPE)(_code 21))
				((C_RESET_STATE)(_code 22))
				((C_SINGLE_BIT)(_code 23))
				((C_FLOP_INPUT)(_code 24))
				((C_VECTOR_WIDTH)(_code 25))
				((C_MTBF_STAGES)(_code 26))
			)
			(_port
				((prmry_aclk)(prmry_aclk))
				((prmry_resetn)(prmry_resetn))
				((prmry_in)(dmac2cdc_mstrfrm_tstsync))
				((prmry_vect_in)(_code 27))
				((prmry_ack)(_open))
				((scndry_aclk)(scndry_aclk))
				((scndry_resetn)(scndry_resetn))
				((scndry_out)(cdc2dmac_mstrfrm_tstsync))
				((scndry_vect_out)(_open))
			)
		)
		(_generate GEN_FOR_INTERNAL_GENLOCK 0 13426(_if 28)
			(_object
				(_prcs
					(CROSS_TO_OTHR_CHANNEL_1(_arch 7 0 13431(_prcs(_trgt(30)(31))(_sens(0)(30)(6))(_dssslsensitivity 1))))
					(CROSS_TO_OTHR_CHANNEL_2(_arch 8 0 13439(_prcs(_trgt(7))(_sens(0)(31)(1))(_dssslsensitivity 1))))
				)
			)
		)
		(_generate GEN_FOR_NO_INTERNAL_GENLOCK 0 13455(_if 29)
			(_object
				(_prcs
					(line__13457(_arch 9 0 13457(_assignment(_trgt(7)))))
				)
			)
		)
		(_inst OTHR_FSYNC_CDC_I 0 13484(_ent lib_cdc_v1_0_2 cdc_sync)
			(_gen
				((C_CDC_TYPE)(_code 30))
				((C_RESET_STATE)(_code 31))
				((C_SINGLE_BIT)(_code 32))
				((C_FLOP_INPUT)(_code 33))
				((C_VECTOR_WIDTH)(_code 34))
				((C_MTBF_STAGES)(_code 35))
			)
			(_port
				((prmry_aclk)(scndry_aclk))
				((prmry_resetn)(scndry_resetn))
				((prmry_in)(s_fsync_fe))
				((prmry_vect_in)(_code 36))
				((prmry_ack)(_open))
				((scndry_aclk)(othrchnl_aclk))
				((scndry_resetn)(othrchnl_resetn))
				((scndry_out)(cdc2othrchnl_fsync))
				((scndry_vect_out)(_open))
			)
		)
		(_inst SOF_CDC_I 0 13538(_ent lib_cdc_v1_0_2 cdc_sync)
			(_gen
				((C_CDC_TYPE)(_code 37))
				((C_RESET_STATE)(_code 38))
				((C_SINGLE_BIT)(_code 39))
				((C_FLOP_INPUT)(_code 40))
				((C_VECTOR_WIDTH)(_code 41))
				((C_MTBF_STAGES)(_code 42))
			)
			(_port
				((prmry_aclk)(scndry_aclk))
				((prmry_resetn)(scndry_resetn))
				((prmry_in)(vid2cdc_packet_sof))
				((prmry_vect_in)(_code 43))
				((prmry_ack)(_open))
				((scndry_aclk)(prmry_aclk))
				((scndry_resetn)(prmry_resetn))
				((scndry_out)(cdc2dmac_packet_sof))
				((scndry_vect_out)(_open))
			)
		)
		(_inst FSYNC_IN_CDC_I 0 13594(_ent lib_cdc_v1_0_2 cdc_sync)
			(_gen
				((C_CDC_TYPE)(_code 44))
				((C_RESET_STATE)(_code 45))
				((C_SINGLE_BIT)(_code 46))
				((C_FLOP_INPUT)(_code 47))
				((C_VECTOR_WIDTH)(_code 48))
				((C_MTBF_STAGES)(_code 49))
			)
			(_port
				((prmry_aclk)(scndry_aclk))
				((prmry_resetn)(scndry_resetn))
				((prmry_in)(s_fsync_fe))
				((prmry_vect_in)(_code 50))
				((prmry_ack)(_open))
				((scndry_aclk)(prmry_aclk))
				((scndry_resetn)(prmry_resetn))
				((scndry_out)(cdc2dmac_fsync_i))
				((scndry_vect_out)(_open))
			)
		)
		(_inst FSYNC_OUT_CDC_I 0 13648(_ent lib_cdc_v1_0_2 cdc_sync)
			(_gen
				((C_CDC_TYPE)(_code 51))
				((C_RESET_STATE)(_code 52))
				((C_SINGLE_BIT)(_code 53))
				((C_FLOP_INPUT)(_code 54))
				((C_VECTOR_WIDTH)(_code 55))
				((C_MTBF_STAGES)(_code 56))
			)
			(_port
				((prmry_aclk)(prmry_aclk))
				((prmry_resetn)(prmry_resetn))
				((prmry_in)(dmac2cdc_fsync_out))
				((prmry_vect_in)(_code 57))
				((prmry_ack)(_open))
				((scndry_aclk)(scndry_aclk))
				((scndry_resetn)(scndry_resetn))
				((scndry_out)(cdc2vid_fsync_out))
				((scndry_vect_out)(_open))
			)
		)
		(_inst PRMTR_UPDT_CDC_I 0 13701(_ent lib_cdc_v1_0_2 cdc_sync)
			(_gen
				((C_CDC_TYPE)(_code 58))
				((C_RESET_STATE)(_code 59))
				((C_SINGLE_BIT)(_code 60))
				((C_FLOP_INPUT)(_code 61))
				((C_VECTOR_WIDTH)(_code 62))
				((C_MTBF_STAGES)(_code 63))
			)
			(_port
				((prmry_aclk)(prmry_aclk))
				((prmry_resetn)(prmry_resetn))
				((prmry_in)(dmac2cdc_prmtr_update))
				((prmry_vect_in)(_code 64))
				((prmry_ack)(_open))
				((scndry_aclk)(scndry_aclk))
				((scndry_resetn)(scndry_resetn))
				((scndry_out)(cdc2vid_prmtr_update))
				((scndry_vect_out)(_open))
			)
		)
		(_object
			(_prcs
				(CROSS_FRMPTR_IN_1(_arch 3 0 13383(_prcs(_trgt(26)(27))(_sens(0)(26)(11))(_dssslsensitivity 1))))
				(CROSS_FRMPTR_IN_2(_arch 4 0 13391(_prcs(_trgt(12))(_sens(0)(27)(1))(_dssslsensitivity 1))))
				(CROSS_FRMPTR_OUT_1(_arch 5 0 13404(_prcs(_trgt(28)(29))(_sens(2)(28)(9))(_dssslsensitivity 1))))
				(CROSS_FRMPTR_OUT_2(_arch 6 0 13412(_prcs(_trgt(10))(_sens(2)(29)(3))(_dssslsensitivity 1))))
			)
		)
	)
	(_generate GEN_NO_CDC_FOR_SYNC 0 13732(_if 65)
		(_generate GEN_FOR_INTERNAL_GENLOCK 0 13744(_if 66)
			(_object
				(_prcs
					(line__13747(_arch 18 0 13747(_assignment(_trgt(7))(_sens(6)))))
				)
			)
		)
		(_generate GEN_FOR_NO_INTERNAL_GENLOCK 0 13751(_if 67)
			(_object
				(_prcs
					(line__13753(_arch 19 0 13753(_assignment(_trgt(7)))))
				)
			)
		)
		(_object
			(_prcs
				(line__13735(_arch 10 0 13735(_assignment(_trgt(10))(_sens(9)))))
				(line__13736(_arch 11 0 13736(_assignment(_trgt(12))(_sens(11)))))
				(line__13737(_arch 12 0 13737(_assignment(_alias((cdc2dmac_mstrfrm_tstsync)(dmac2cdc_mstrfrm_tstsync)))(_simpleassign BUF)(_trgt(14))(_sens(13)))))
				(line__13738(_arch 13 0 13738(_assignment(_alias((cdc2dmac_packet_sof)(vid2cdc_packet_sof)))(_simpleassign BUF)(_trgt(16))(_sens(15)))))
				(line__13739(_arch 14 0 13739(_assignment(_alias((cdc2dmac_fsync_i)(s_fsync_fe)))(_simpleassign BUF)(_trgt(32))(_sens(25)))))
				(line__13740(_arch 15 0 13740(_assignment(_alias((cdc2vid_fsync_out)(dmac2cdc_fsync_out)))(_simpleassign BUF)(_trgt(20))(_sens(19)))))
				(line__13741(_arch 16 0 13741(_assignment(_alias((cdc2vid_prmtr_update)(dmac2cdc_prmtr_update)))(_simpleassign BUF)(_trgt(22))(_sens(21)))))
				(line__13742(_arch 17 0 13742(_assignment(_alias((cdc2othrchnl_fsync)(s_fsync_fe)))(_simpleassign BUF)(_trgt(8))(_sens(25)))))
			)
		)
	)
	(_object
		(_type(_int ~INTEGER~range~0~to~1~12 0 13195(_scalar (_to i 0 i 1))))
		(_gen(_int C_PRMRY_IS_ACLK_ASYNC 0 0 13195 \0\ (_ent gms((i 0)))))
		(_gen(_int C_GENLOCK_MSTR_PTR_DWIDTH -1 0 13196 \32\ (_ent gms((i 32)))))
		(_gen(_int C_GENLOCK_SLVE_PTR_DWIDTH -1 0 13197 \32\ (_ent gms((i 32)))))
		(_type(_int ~INTEGER~range~0~to~1~121 0 13198(_scalar (_to i 0 i 1))))
		(_gen(_int C_INTERNAL_GENLOCK_ENABLE 1 0 13198 \0\ (_ent gms((i 0)))))
		(_port(_int prmry_aclk -2 0 13201(_ent(_in)(_event))))
		(_port(_int prmry_resetn -2 0 13202(_ent(_in))))
		(_port(_int scndry_aclk -2 0 13204(_ent(_in)(_event))))
		(_port(_int scndry_resetn -2 0 13205(_ent(_in))))
		(_port(_int othrchnl_aclk -2 0 13208(_ent(_in))))
		(_port(_int othrchnl_resetn -2 0 13209(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_GENLOCK_MSTR_PTR_DWIDTH-1~downto~0}~12 0 13210(_array -2((_dto c 68 i 0)))))
		(_port(_int othrchnl2cdc_frame_ptr_out 2 0 13210(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_GENLOCK_MSTR_PTR_DWIDTH-1~downto~0}~123 0 13212(_array -2((_dto c 69 i 0)))))
		(_port(_int cdc2othrchnl_frame_ptr_in 3 0 13212(_ent(_out))))
		(_port(_int cdc2othrchnl_fsync -2 0 13215(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_GENLOCK_MSTR_PTR_DWIDTH-1~downto~0}~125 0 13219(_array -2((_dto c 70 i 0)))))
		(_port(_int dmac2cdc_frame_ptr_out 4 0 13219(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_GENLOCK_MSTR_PTR_DWIDTH-1~downto~0}~127 0 13221(_array -2((_dto c 71 i 0)))))
		(_port(_int cdc2top_frame_ptr_out 5 0 13221(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_GENLOCK_SLVE_PTR_DWIDTH-1~downto~0}~12 0 13224(_array -2((_dto c 72 i 0)))))
		(_port(_int top2cdc_frame_ptr_in 6 0 13224(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_GENLOCK_SLVE_PTR_DWIDTH-1~downto~0}~129 0 13226(_array -2((_dto c 73 i 0)))))
		(_port(_int cdc2dmac_frame_ptr_in 7 0 13226(_ent(_out))))
		(_port(_int dmac2cdc_mstrfrm_tstsync -2 0 13229(_ent(_in))))
		(_port(_int cdc2dmac_mstrfrm_tstsync -2 0 13230(_ent(_out))))
		(_port(_int vid2cdc_packet_sof -2 0 13233(_ent(_in))))
		(_port(_int cdc2dmac_packet_sof -2 0 13234(_ent(_out))))
		(_port(_int vid2cdc_fsync -2 0 13237(_ent(_in))))
		(_port(_int cdc2dmac_fsync -2 0 13238(_ent(_out))))
		(_port(_int dmac2cdc_fsync_out -2 0 13240(_ent(_in))))
		(_port(_int cdc2vid_fsync_out -2 0 13241(_ent(_out))))
		(_port(_int dmac2cdc_prmtr_update -2 0 13243(_ent(_in))))
		(_port(_int cdc2vid_prmtr_update -2 0 13244(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{128~downto~0}~13 0 13267(_array -2((_dto i 128 i 0)))))
		(_cnst(_int ZERO_VALUE_VECT 8 0 13267(_arch((_others(i 2))))))
		(_sig(_int s_fsync_d1 -2 0 13273(_arch(_uni((i 2))))))
		(_sig(_int s_fsync_d2 -2 0 13274(_arch(_uni((i 2))))))
		(_sig(_int s_fsync_fe -2 0 13275(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_GENLOCK_SLVE_PTR_DWIDTH-1~downto~0}~13 0 13277(_array -2((_dto c 74 i 0)))))
		(_sig(_int frame_ptr_in_d1_cdc_tig 9 0 13277(_arch(_uni((_others(i 2)))))))
		(_sig(_int frame_ptr_in_d2 9 0 13278(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_GENLOCK_MSTR_PTR_DWIDTH-1~downto~0}~13 0 13279(_array -2((_dto c 75 i 0)))))
		(_sig(_int frame_ptr_out_d1_cdc_tig 10 0 13279(_arch(_uni((_others(i 2)))))))
		(_sig(_int frame_ptr_out_d2 10 0 13280(_arch(_uni((_others(i 2)))))))
		(_sig(_int othrchnl_frame_ptr_in_d1_cdc_tig 10 0 13282(_arch(_uni((_others(i 2)))))))
		(_sig(_int othrchnl_frame_ptr_in_d2 10 0 13283(_arch(_uni((_others(i 2)))))))
		(_sig(_int cdc2dmac_fsync_i -2 0 13284(_arch(_uni((i 2))))))
		(_prcs
			(line__13300(_arch 0 0 13300(_assignment(_alias((cdc2dmac_fsync)(cdc2dmac_fsync_i)))(_simpleassign BUF)(_trgt(18))(_sens(32)))))
			(REG_FSYNC_IN(_arch 1 0 13304(_prcs(_trgt(23)(24))(_sens(2)(23)(3)(17))(_dssslsensitivity 1))))
			(line__13318(_arch 2 0 13318(_assignment(_trgt(25))(_sens(23)(24)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_misc))(unisim(VCOMPONENTS))(.(axi_vdma_pkg)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . implementation 76 -1)
)
V 000055 55 12255         1580965287023 implementation
(_unit VHDL(axi_vdma_sg_cdc 0 13907(implementation 0 13969))
	(_version vde)
	(_time 1580965287024 2020.02.05 23:01:27)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_vdma_v6_3/hdl/axi_vdma_v6_3_rfs.vhd\))
	(_parameters tan)
	(_code bab5e8efe3ede7afecbebcbeaee0bfbcbbbfecbdb9bcbd)
	(_ent
		(_time 1580965287021)
	)
	(_generate GEN_CDC_FOR_ASYNC 0 14001(_if 14)
		(_inst CUR_DESC_CDC_I 0 14046(_ent lib_cdc_v1_0_2 cdc_sync)
			(_gen
				((C_CDC_TYPE)(_code 15))
				((C_RESET_STATE)(_code 16))
				((C_SINGLE_BIT)(_code 17))
				((C_FLOP_INPUT)(_code 18))
				((C_VECTOR_WIDTH)(_code 19))
				((C_MTBF_STAGES)(_code 20))
			)
			(_port
				((prmry_aclk)(prmry_aclk))
				((prmry_resetn)(prmry_resetn))
				((prmry_in)(_code 21))
				((prmry_vect_in)(reg2cdc_curdesc_i))
				((prmry_ack)(_open))
				((scndry_aclk)(scndry_aclk))
				((scndry_resetn)(scndry_resetn))
				((scndry_out)(_open))
				((scndry_vect_out)(cdc2sg_curdesc))
			)
		)
		(_inst TAIL_DESC_CDC_I 0 14104(_ent lib_cdc_v1_0_2 cdc_sync)
			(_gen
				((C_CDC_TYPE)(_code 22))
				((C_RESET_STATE)(_code 23))
				((C_SINGLE_BIT)(_code 24))
				((C_FLOP_INPUT)(_code 25))
				((C_VECTOR_WIDTH)(_code 26))
				((C_MTBF_STAGES)(_code 27))
			)
			(_port
				((prmry_aclk)(prmry_aclk))
				((prmry_resetn)(prmry_resetn))
				((prmry_in)(reg2cdc_taildesc_wren))
				((prmry_vect_in)(_code 28))
				((prmry_ack)(_open))
				((scndry_aclk)(scndry_aclk))
				((scndry_resetn)(scndry_resetn))
				((scndry_out)(cdc2sg_taildesc_wren))
				((scndry_vect_out)(_open))
			)
		)
		(_inst TAIL_DESC_VECT_CDC_I 0 14169(_ent lib_cdc_v1_0_2 cdc_sync)
			(_gen
				((C_CDC_TYPE)(_code 29))
				((C_RESET_STATE)(_code 30))
				((C_SINGLE_BIT)(_code 31))
				((C_FLOP_INPUT)(_code 32))
				((C_VECTOR_WIDTH)(_code 33))
				((C_MTBF_STAGES)(_code 34))
			)
			(_port
				((prmry_aclk)(prmry_aclk))
				((prmry_resetn)(prmry_resetn))
				((prmry_in)(_code 35))
				((prmry_vect_in)(reg2cdc_taildesc_i))
				((prmry_ack)(_open))
				((scndry_aclk)(scndry_aclk))
				((scndry_resetn)(scndry_resetn))
				((scndry_out)(_open))
				((scndry_vect_out)(cdc2sg_taildesc))
			)
		)
		(_inst RUNSTOP_CDC_I 0 14220(_ent lib_cdc_v1_0_2 cdc_sync)
			(_gen
				((C_CDC_TYPE)(_code 36))
				((C_RESET_STATE)(_code 37))
				((C_SINGLE_BIT)(_code 38))
				((C_FLOP_INPUT)(_code 39))
				((C_VECTOR_WIDTH)(_code 40))
				((C_MTBF_STAGES)(_code 41))
			)
			(_port
				((prmry_aclk)(prmry_aclk))
				((prmry_resetn)(prmry_resetn))
				((prmry_in)(reg2cdc_run_stop))
				((prmry_vect_in)(_code 42))
				((prmry_ack)(_open))
				((scndry_aclk)(scndry_aclk))
				((scndry_resetn)(scndry_resetn))
				((scndry_out)(cdc2sg_run_stop))
				((scndry_vect_out)(_open))
			)
		)
		(_inst STOP_CDC_I 0 14274(_ent lib_cdc_v1_0_2 cdc_sync)
			(_gen
				((C_CDC_TYPE)(_code 43))
				((C_RESET_STATE)(_code 44))
				((C_SINGLE_BIT)(_code 45))
				((C_FLOP_INPUT)(_code 46))
				((C_VECTOR_WIDTH)(_code 47))
				((C_MTBF_STAGES)(_code 48))
			)
			(_port
				((prmry_aclk)(prmry_aclk))
				((prmry_resetn)(prmry_resetn))
				((prmry_in)(reg2cdc_stop))
				((prmry_vect_in)(_code 49))
				((prmry_ack)(_open))
				((scndry_aclk)(scndry_aclk))
				((scndry_resetn)(scndry_resetn))
				((scndry_out)(cdc2sg_stop))
				((scndry_vect_out)(_open))
			)
		)
		(_inst FTCH_IDLE_CDC_I 0 14330(_ent lib_cdc_v1_0_2 cdc_sync)
			(_gen
				((C_CDC_TYPE)(_code 50))
				((C_RESET_STATE)(_code 51))
				((C_SINGLE_BIT)(_code 52))
				((C_FLOP_INPUT)(_code 53))
				((C_VECTOR_WIDTH)(_code 54))
				((C_MTBF_STAGES)(_code 55))
			)
			(_port
				((prmry_aclk)(scndry_aclk))
				((prmry_resetn)(scndry_resetn))
				((prmry_in)(sg2cdc_ftch_idle))
				((prmry_vect_in)(_code 56))
				((prmry_ack)(_open))
				((scndry_aclk)(prmry_aclk))
				((scndry_resetn)(prmry_resetn))
				((scndry_out)(cdc2dmac_ftch_idle))
				((scndry_vect_out)(_open))
			)
		)
		(_inst FTCH_INTERR_CDC_I 0 14384(_ent lib_cdc_v1_0_2 cdc_sync)
			(_gen
				((C_CDC_TYPE)(_code 57))
				((C_RESET_STATE)(_code 58))
				((C_SINGLE_BIT)(_code 59))
				((C_FLOP_INPUT)(_code 60))
				((C_VECTOR_WIDTH)(_code 61))
				((C_MTBF_STAGES)(_code 62))
			)
			(_port
				((prmry_aclk)(scndry_aclk))
				((prmry_resetn)(scndry_resetn))
				((prmry_in)(sg2cdc_ftch_interr_set))
				((prmry_vect_in)(_code 63))
				((prmry_ack)(_open))
				((scndry_aclk)(prmry_aclk))
				((scndry_resetn)(prmry_resetn))
				((scndry_out)(cdc2reg_ftch_interr_set))
				((scndry_vect_out)(_open))
			)
		)
		(_inst FTCH_SLVERR_CDC_I 0 14438(_ent lib_cdc_v1_0_2 cdc_sync)
			(_gen
				((C_CDC_TYPE)(_code 64))
				((C_RESET_STATE)(_code 65))
				((C_SINGLE_BIT)(_code 66))
				((C_FLOP_INPUT)(_code 67))
				((C_VECTOR_WIDTH)(_code 68))
				((C_MTBF_STAGES)(_code 69))
			)
			(_port
				((prmry_aclk)(scndry_aclk))
				((prmry_resetn)(scndry_resetn))
				((prmry_in)(sg2cdc_ftch_slverr_set))
				((prmry_vect_in)(_code 70))
				((prmry_ack)(_open))
				((scndry_aclk)(prmry_aclk))
				((scndry_resetn)(prmry_resetn))
				((scndry_out)(cdc2reg_ftch_slverr_set))
				((scndry_vect_out)(_open))
			)
		)
		(_inst FTCH_DECERR_CDC_I 0 14491(_ent lib_cdc_v1_0_2 cdc_sync)
			(_gen
				((C_CDC_TYPE)(_code 71))
				((C_RESET_STATE)(_code 72))
				((C_SINGLE_BIT)(_code 73))
				((C_FLOP_INPUT)(_code 74))
				((C_VECTOR_WIDTH)(_code 75))
				((C_MTBF_STAGES)(_code 76))
			)
			(_port
				((prmry_aclk)(scndry_aclk))
				((prmry_resetn)(scndry_resetn))
				((prmry_in)(sg2cdc_ftch_decerr_set))
				((prmry_vect_in)(_code 77))
				((prmry_ack)(_open))
				((scndry_aclk)(prmry_aclk))
				((scndry_resetn)(prmry_resetn))
				((scndry_out)(cdc2reg_ftch_decerr_set))
				((scndry_vect_out)(_open))
			)
		)
		(_inst ERR_CDC_I 0 14548(_ent lib_cdc_v1_0_2 cdc_sync)
			(_gen
				((C_CDC_TYPE)(_code 78))
				((C_RESET_STATE)(_code 79))
				((C_SINGLE_BIT)(_code 80))
				((C_FLOP_INPUT)(_code 81))
				((C_VECTOR_WIDTH)(_code 82))
				((C_MTBF_STAGES)(_code 83))
			)
			(_port
				((prmry_aclk)(scndry_aclk))
				((prmry_resetn)(scndry_resetn))
				((prmry_in)(sg2cdc_ftch_err))
				((prmry_vect_in)(_code 84))
				((prmry_ack)(_open))
				((scndry_aclk)(prmry_aclk))
				((scndry_resetn)(prmry_resetn))
				((scndry_out)(cdc2reg_ftch_err))
				((scndry_vect_out)(_open))
			)
		)
		(_inst ERR_VECT_CDC_I 0 14616(_ent lib_cdc_v1_0_2 cdc_sync)
			(_gen
				((C_CDC_TYPE)(_code 85))
				((C_RESET_STATE)(_code 86))
				((C_SINGLE_BIT)(_code 87))
				((C_FLOP_INPUT)(_code 88))
				((C_VECTOR_WIDTH)(_code 89))
				((C_MTBF_STAGES)(_code 90))
			)
			(_port
				((prmry_aclk)(scndry_aclk))
				((prmry_resetn)(scndry_resetn))
				((prmry_in)(_code 91))
				((prmry_vect_in)(sg2cdc_ftch_err_addr_i))
				((prmry_ack)(_open))
				((scndry_aclk)(prmry_aclk))
				((scndry_resetn)(prmry_resetn))
				((scndry_out)(_open))
				((scndry_vect_out)(cdc2reg_ftch_err_addr))
			)
		)
		(_object
			(_prcs
				(P_IN_CUR_DESC(_arch 0 0 14031(_prcs(_trgt(28))(_sens(0)(1)(8))(_dssslsensitivity 1))))
				(P_IN_TAIL_DESC(_arch 1 0 14156(_prcs(_trgt(26))(_sens(0)(1)(7))(_dssslsensitivity 1)(_read(6)))))
				(P_IN_ERR_VECT(_arch 2 0 14603(_prcs(_trgt(27))(_sens(2)(3)(18))(_dssslsensitivity 1)(_read(19)))))
			)
		)
	)
	(_generate GEN_NO_CDC_FOR_SYNC 0 14648(_if 92)
		(_object
			(_prcs
				(line__14651(_arch 3 0 14651(_assignment(_alias((cdc2sg_run_stop)(reg2cdc_run_stop)))(_simpleassign BUF)(_trgt(9))(_sens(4)))))
				(line__14652(_arch 4 0 14652(_assignment(_alias((cdc2sg_stop)(reg2cdc_stop)))(_simpleassign BUF)(_trgt(10))(_sens(5)))))
				(line__14653(_arch 5 0 14653(_assignment(_alias((cdc2sg_taildesc_wren)(reg2cdc_taildesc_wren)))(_simpleassign BUF)(_trgt(11))(_sens(6)))))
				(line__14654(_arch 6 0 14654(_assignment(_trgt(12))(_sens(7)))))
				(line__14655(_arch 7 0 14655(_assignment(_trgt(13))(_sens(8)))))
				(line__14656(_arch 8 0 14656(_assignment(_alias((cdc2dmac_ftch_idle)(sg2cdc_ftch_idle)))(_simpleassign BUF)(_trgt(20))(_sens(14)))))
				(line__14657(_arch 9 0 14657(_assignment(_alias((cdc2reg_ftch_interr_set)(sg2cdc_ftch_interr_set)))(_simpleassign BUF)(_trgt(21))(_sens(15)))))
				(line__14658(_arch 10 0 14658(_assignment(_alias((cdc2reg_ftch_slverr_set)(sg2cdc_ftch_slverr_set)))(_simpleassign BUF)(_trgt(22))(_sens(16)))))
				(line__14659(_arch 11 0 14659(_assignment(_alias((cdc2reg_ftch_decerr_set)(sg2cdc_ftch_decerr_set)))(_simpleassign BUF)(_trgt(23))(_sens(17)))))
				(line__14660(_arch 12 0 14660(_assignment(_alias((cdc2reg_ftch_err)(sg2cdc_ftch_err)))(_simpleassign BUF)(_trgt(25))(_sens(19)))))
				(line__14661(_arch 13 0 14661(_assignment(_trgt(24))(_sens(18)))))
			)
		)
	)
	(_object
		(_type(_int ~INTEGER~range~0~to~1~12 0 13909(_scalar (_to i 0 i 1))))
		(_gen(_int C_PRMRY_IS_ACLK_ASYNC 0 0 13909 \0\ (_ent gms((i 0)))))
		(_type(_int ~INTEGER~range~32~to~32~12 0 13910(_scalar (_to i 32 i 32))))
		(_gen(_int C_M_AXI_SG_ADDR_WIDTH 1 0 13910 \32\ (_ent gms((i 32)))))
		(_port(_int prmry_aclk -1 0 13913(_ent(_in)(_event))))
		(_port(_int prmry_resetn -1 0 13914(_ent(_in))))
		(_port(_int scndry_aclk -1 0 13916(_ent(_in)(_event))))
		(_port(_int scndry_resetn -1 0 13917(_ent(_in))))
		(_port(_int reg2cdc_run_stop -1 0 13920(_ent(_in))))
		(_port(_int reg2cdc_stop -1 0 13921(_ent(_in))))
		(_port(_int reg2cdc_taildesc_wren -1 0 13922(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_SG_ADDR_WIDTH-1~downto~0}~12 0 13923(_array -1((_dto c 93 i 0)))))
		(_port(_int reg2cdc_taildesc 2 0 13923(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_SG_ADDR_WIDTH-1~downto~0}~122 0 13926(_array -1((_dto c 94 i 0)))))
		(_port(_int reg2cdc_curdesc 3 0 13926(_ent(_in))))
		(_port(_int cdc2sg_run_stop -1 0 13930(_ent(_out))))
		(_port(_int cdc2sg_stop -1 0 13931(_ent(_out))))
		(_port(_int cdc2sg_taildesc_wren -1 0 13932(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_SG_ADDR_WIDTH-1~downto~0}~124 0 13933(_array -1((_dto c 95 i 0)))))
		(_port(_int cdc2sg_taildesc 4 0 13933(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_SG_ADDR_WIDTH-1~downto~0}~126 0 13935(_array -1((_dto c 96 i 0)))))
		(_port(_int cdc2sg_curdesc 5 0 13935(_ent(_out))))
		(_port(_int sg2cdc_ftch_idle -1 0 13939(_ent(_in))))
		(_port(_int sg2cdc_ftch_interr_set -1 0 13940(_ent(_in))))
		(_port(_int sg2cdc_ftch_slverr_set -1 0 13941(_ent(_in))))
		(_port(_int sg2cdc_ftch_decerr_set -1 0 13942(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_SG_ADDR_WIDTH-1~downto~0}~128 0 13943(_array -1((_dto c 97 i 0)))))
		(_port(_int sg2cdc_ftch_err_addr 6 0 13943(_ent(_in))))
		(_port(_int sg2cdc_ftch_err -1 0 13945(_ent(_in))))
		(_port(_int cdc2dmac_ftch_idle -1 0 13948(_ent(_out))))
		(_port(_int cdc2reg_ftch_interr_set -1 0 13951(_ent(_out))))
		(_port(_int cdc2reg_ftch_slverr_set -1 0 13952(_ent(_out))))
		(_port(_int cdc2reg_ftch_decerr_set -1 0 13953(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_SG_ADDR_WIDTH-1~downto~0}~1210 0 13954(_array -1((_dto c 98 i 0)))))
		(_port(_int cdc2reg_ftch_err_addr 7 0 13954(_ent(_out))))
		(_port(_int cdc2reg_ftch_err -1 0 13956(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{128~downto~0}~13 0 13982(_array -1((_dto i 128 i 0)))))
		(_cnst(_int ZERO_VALUE_VECT 8 0 13982(_arch((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_SG_ADDR_WIDTH-1~downto~0}~13 0 13988(_array -1((_dto c 99 i 0)))))
		(_sig(_int reg2cdc_taildesc_i 9 0 13988(_arch(_uni((_others(i 2)))))))
		(_sig(_int sg2cdc_ftch_err_addr_i 9 0 13990(_arch(_uni((_others(i 2)))))))
		(_sig(_int reg2cdc_curdesc_i 9 0 13992(_arch(_uni((_others(i 2)))))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_misc))(unisim(VCOMPONENTS))(.(axi_vdma_pkg)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . implementation 100 -1)
)
V 000055 55 20762         1580965287034 implementation
(_unit VHDL(axi_vdma_reset 0 14812(implementation 0 14867))
	(_version vde)
	(_time 1580965287035 2020.02.05 23:01:27)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_vdma_v6_3/hdl/axi_vdma_v6_3_rfs.vhd\))
	(_parameters tan)
	(_code c9c69b9dc89e94dc9fcbc8c9dd93cccfc8cc9fcecbcfcc)
	(_ent
		(_time 1580965287030)
	)
	(_generate GEN_MIN_FOR_ASYNC 0 15025(_if 40)
		(_inst LITE_RESET_CDC_I 0 15075(_ent lib_cdc_v1_0_2 cdc_sync)
			(_gen
				((C_CDC_TYPE)(_code 41))
				((C_RESET_STATE)(_code 42))
				((C_SINGLE_BIT)(_code 43))
				((C_FLOP_INPUT)(_code 44))
				((C_VECTOR_WIDTH)(_code 45))
				((C_MTBF_STAGES)(_code 46))
			)
			(_port
				((prmry_aclk)(prmry_axi_aclk))
				((prmry_resetn)(_code 47))
				((prmry_in)(s_soft_reset_i_re))
				((prmry_vect_in)(_code 48))
				((prmry_ack)(_open))
				((scndry_aclk)(s_axi_lite_aclk))
				((scndry_resetn)(_code 49))
				((scndry_out)(lite_soft_reset_re))
				((scndry_vect_out)(_open))
			)
		)
		(_inst LITE_IDLE_CDC_I 0 15126(_ent lib_cdc_v1_0_2 cdc_sync)
			(_gen
				((C_CDC_TYPE)(_code 50))
				((C_RESET_STATE)(_code 51))
				((C_SINGLE_BIT)(_code 52))
				((C_FLOP_INPUT)(_code 53))
				((C_VECTOR_WIDTH)(_code 54))
				((C_MTBF_STAGES)(_code 55))
			)
			(_port
				((prmry_aclk)(prmry_axi_aclk))
				((prmry_resetn)(_code 56))
				((prmry_in)(all_idle))
				((prmry_vect_in)(_code 57))
				((prmry_ack)(_open))
				((scndry_aclk)(s_axi_lite_aclk))
				((scndry_resetn)(_code 58))
				((scndry_out)(lite_all_idle))
				((scndry_vect_out)(_open))
			)
		)
		(_inst LITE_MIN_CDC_I 0 15201(_ent lib_cdc_v1_0_2 cdc_sync)
			(_gen
				((C_CDC_TYPE)(_code 59))
				((C_RESET_STATE)(_code 60))
				((C_SINGLE_BIT)(_code 61))
				((C_FLOP_INPUT)(_code 62))
				((C_VECTOR_WIDTH)(_code 63))
				((C_MTBF_STAGES)(_code 64))
			)
			(_port
				((prmry_aclk)(s_axi_lite_aclk))
				((prmry_resetn)(_code 65))
				((prmry_in)(lite_min_assert_sftrst))
				((prmry_vect_in)(_code 66))
				((prmry_ack)(_open))
				((scndry_aclk)(prmry_axi_aclk))
				((scndry_resetn)(_code 67))
				((scndry_out)(p_lite_min_assert_sftrst))
				((scndry_vect_out)(_open))
			)
		)
		(_inst LITE_CLR_CDC_I 0 15251(_ent lib_cdc_v1_0_2 cdc_sync)
			(_gen
				((C_CDC_TYPE)(_code 68))
				((C_RESET_STATE)(_code 69))
				((C_SINGLE_BIT)(_code 70))
				((C_FLOP_INPUT)(_code 71))
				((C_VECTOR_WIDTH)(_code 72))
				((C_MTBF_STAGES)(_code 73))
			)
			(_port
				((prmry_aclk)(prmry_axi_aclk))
				((prmry_resetn)(_code 74))
				((prmry_in)(clear_sft_rst_hold))
				((prmry_vect_in)(_code 75))
				((prmry_ack)(_open))
				((scndry_aclk)(s_axi_lite_aclk))
				((scndry_resetn)(_code 76))
				((scndry_out)(lite_clear_sft_rst_hold))
				((scndry_vect_out)(_open))
			)
		)
		(_inst AXIS_RESET_CDC_I 0 15306(_ent lib_cdc_v1_0_2 cdc_sync)
			(_gen
				((C_CDC_TYPE)(_code 77))
				((C_RESET_STATE)(_code 78))
				((C_SINGLE_BIT)(_code 79))
				((C_FLOP_INPUT)(_code 80))
				((C_VECTOR_WIDTH)(_code 81))
				((C_MTBF_STAGES)(_code 82))
			)
			(_port
				((prmry_aclk)(prmry_axi_aclk))
				((prmry_resetn)(_code 83))
				((prmry_in)(s_soft_reset_i_re))
				((prmry_vect_in)(_code 84))
				((prmry_ack)(_open))
				((scndry_aclk)(prmry_axis_aclk))
				((scndry_resetn)(_code 85))
				((scndry_out)(axis_soft_reset_re))
				((scndry_vect_out)(_open))
			)
		)
		(_inst AXIS_IDLE_CDC_I 0 15358(_ent lib_cdc_v1_0_2 cdc_sync)
			(_gen
				((C_CDC_TYPE)(_code 86))
				((C_RESET_STATE)(_code 87))
				((C_SINGLE_BIT)(_code 88))
				((C_FLOP_INPUT)(_code 89))
				((C_VECTOR_WIDTH)(_code 90))
				((C_MTBF_STAGES)(_code 91))
			)
			(_port
				((prmry_aclk)(prmry_axi_aclk))
				((prmry_resetn)(_code 92))
				((prmry_in)(all_idle))
				((prmry_vect_in)(_code 93))
				((prmry_ack)(_open))
				((scndry_aclk)(prmry_axis_aclk))
				((scndry_resetn)(_code 94))
				((scndry_out)(axis_all_idle))
				((scndry_vect_out)(_open))
			)
		)
		(_inst AXIS_MIN_CDC_I 0 15428(_ent lib_cdc_v1_0_2 cdc_sync)
			(_gen
				((C_CDC_TYPE)(_code 95))
				((C_RESET_STATE)(_code 96))
				((C_SINGLE_BIT)(_code 97))
				((C_FLOP_INPUT)(_code 98))
				((C_VECTOR_WIDTH)(_code 99))
				((C_MTBF_STAGES)(_code 100))
			)
			(_port
				((prmry_aclk)(prmry_axis_aclk))
				((prmry_resetn)(_code 101))
				((prmry_in)(axis_min_assert_sftrst))
				((prmry_vect_in)(_code 102))
				((prmry_ack)(_open))
				((scndry_aclk)(prmry_axi_aclk))
				((scndry_resetn)(_code 103))
				((scndry_out)(p_axis_min_assert_sftrst))
				((scndry_vect_out)(_open))
			)
		)
		(_inst AXIS_CLR_CDC_I 0 15479(_ent lib_cdc_v1_0_2 cdc_sync)
			(_gen
				((C_CDC_TYPE)(_code 104))
				((C_RESET_STATE)(_code 105))
				((C_SINGLE_BIT)(_code 106))
				((C_FLOP_INPUT)(_code 107))
				((C_VECTOR_WIDTH)(_code 108))
				((C_MTBF_STAGES)(_code 109))
			)
			(_port
				((prmry_aclk)(prmry_axi_aclk))
				((prmry_resetn)(_code 110))
				((prmry_in)(clear_sft_rst_hold))
				((prmry_vect_in)(_code 111))
				((prmry_ack)(_open))
				((scndry_aclk)(prmry_axis_aclk))
				((scndry_resetn)(_code 112))
				((scndry_out)(axis_clear_sft_rst_hold))
				((scndry_vect_out)(_open))
			)
		)
		(_generate GEN_FOR_SG 0 15508(_if 113)
			(_inst SG_RESET_CDC_I 0 15535(_ent lib_cdc_v1_0_2 cdc_sync)
				(_gen
					((C_CDC_TYPE)(_code 114))
					((C_RESET_STATE)(_code 115))
					((C_SINGLE_BIT)(_code 116))
					((C_FLOP_INPUT)(_code 117))
					((C_VECTOR_WIDTH)(_code 118))
					((C_MTBF_STAGES)(_code 119))
				)
				(_port
					((prmry_aclk)(prmry_axi_aclk))
					((prmry_resetn)(_code 120))
					((prmry_in)(s_soft_reset_i_re))
					((prmry_vect_in)(_code 121))
					((prmry_ack)(_open))
					((scndry_aclk)(m_axi_sg_aclk))
					((scndry_resetn)(_code 122))
					((scndry_out)(sg_soft_reset_re))
					((scndry_vect_out)(_open))
				)
			)
			(_inst SG_IDLE_CDC_I 0 15585(_ent lib_cdc_v1_0_2 cdc_sync)
				(_gen
					((C_CDC_TYPE)(_code 123))
					((C_RESET_STATE)(_code 124))
					((C_SINGLE_BIT)(_code 125))
					((C_FLOP_INPUT)(_code 126))
					((C_VECTOR_WIDTH)(_code 127))
					((C_MTBF_STAGES)(_code 128))
				)
				(_port
					((prmry_aclk)(prmry_axi_aclk))
					((prmry_resetn)(_code 129))
					((prmry_in)(all_idle))
					((prmry_vect_in)(_code 130))
					((prmry_ack)(_open))
					((scndry_aclk)(m_axi_sg_aclk))
					((scndry_resetn)(_code 131))
					((scndry_out)(sg_all_idle))
					((scndry_vect_out)(_open))
				)
			)
			(_inst SG_MIN_CDC_I 0 15658(_ent lib_cdc_v1_0_2 cdc_sync)
				(_gen
					((C_CDC_TYPE)(_code 132))
					((C_RESET_STATE)(_code 133))
					((C_SINGLE_BIT)(_code 134))
					((C_FLOP_INPUT)(_code 135))
					((C_VECTOR_WIDTH)(_code 136))
					((C_MTBF_STAGES)(_code 137))
				)
				(_port
					((prmry_aclk)(m_axi_sg_aclk))
					((prmry_resetn)(_code 138))
					((prmry_in)(sg_min_assert_sftrst))
					((prmry_vect_in)(_code 139))
					((prmry_ack)(_open))
					((scndry_aclk)(prmry_axi_aclk))
					((scndry_resetn)(_code 140))
					((scndry_out)(p_sg_min_assert_sftrst))
					((scndry_vect_out)(_open))
				)
			)
			(_inst SG_CLR_CDC_I 0 15709(_ent lib_cdc_v1_0_2 cdc_sync)
				(_gen
					((C_CDC_TYPE)(_code 141))
					((C_RESET_STATE)(_code 142))
					((C_SINGLE_BIT)(_code 143))
					((C_FLOP_INPUT)(_code 144))
					((C_VECTOR_WIDTH)(_code 145))
					((C_MTBF_STAGES)(_code 146))
				)
				(_port
					((prmry_aclk)(prmry_axi_aclk))
					((prmry_resetn)(_code 147))
					((prmry_in)(clear_sft_rst_hold))
					((prmry_vect_in)(_code 148))
					((prmry_ack)(_open))
					((scndry_aclk)(m_axi_sg_aclk))
					((scndry_resetn)(_code 149))
					((scndry_out)(sg_clear_sft_rst_hold))
					((scndry_vect_out)(_open))
				)
			)
			(_object
				(_prcs
					(SG_MIN_RESET_ASSERTION(_arch 11 0 15614(_prcs(_simple)(_trgt(51)(69))(_sens(1))(_read(51)(52)(53)(65)(69)))))
					(line__15735(_arch 12 0 15735(_assignment(_trgt(64))(_sens(60)(61)(62)(63)))))
					(REG_MIN_SFTRST(_arch 13 0 15741(_prcs(_trgt(24))(_sens(2)(22))(_dssslsensitivity 1)(_read(24)(60)(61)(62)(63)))))
				)
			)
		)
		(_generate GEN_FOR_NO_SG 0 15760(_if 150)
			(_object
				(_prcs
					(line__15762(_arch 14 0 15762(_assignment(_trgt(64))(_sens(60)(62)(63)))))
					(REG_MIN_SFTRST(_arch 15 0 15767(_prcs(_trgt(24))(_sens(2)(22))(_dssslsensitivity 1)(_read(24)(60)(62)(63)))))
				)
			)
		)
		(_object
			(_prcs
				(PRMRY_MIN_RESET_ASSERTION(_arch 8 0 15028(_prcs(_simple)(_trgt(60)(68))(_sens(2))(_read(22)(60)(64)(68)(8)))))
				(LITE_MIN_RESET_ASSERTION(_arch 9 0 15157(_prcs(_simple)(_trgt(54)(70))(_sens(0))(_read(54)(55)(56)(66)(70)))))
				(AXIS_MIN_RESET_ASSERTION(_arch 10 0 15384(_prcs(_simple)(_trgt(57)(71))(_sens(3))(_read(57)(58)(59)(67)(71)))))
			)
		)
	)
	(_generate GEN_MIN_FOR_SYNC 0 15788(_if 151)
		(_object
			(_prcs
				(MIN_PULSE_GEN(_arch 16 0 15794(_prcs(_trgt(25)(26)(27)(28)(29)(30)(31)(32)(33)(34)(35)(36)(37)(38)(39))(_sens(2)(22)(25)(26)(27)(28)(29)(30)(31)(32)(33)(34)(35)(36)(37)(38))(_dssslsensitivity 1)(_read(8)))))
				(PRMRY_MIN_RESET_ASSERTION(_arch 17 0 15834(_prcs(_trgt(24))(_sens(2)(22))(_dssslsensitivity 1)(_read(39)))))
			)
		)
	)
	(_generate GEN_RESET_FOR_ASYNC 0 15942(_if 152)
		(_inst HARD_RESET_CDC_I 0 15980(_ent lib_cdc_v1_0_2 cdc_sync)
			(_gen
				((C_CDC_TYPE)(_code 153))
				((C_RESET_STATE)(_code 154))
				((C_SINGLE_BIT)(_code 155))
				((C_FLOP_INPUT)(_code 156))
				((C_VECTOR_WIDTH)(_code 157))
				((C_MTBF_STAGES)(_code 158))
			)
			(_port
				((prmry_aclk)(s_axi_lite_aclk))
				((prmry_resetn)(_code 159))
				((prmry_in)(axi_resetn))
				((prmry_vect_in)(_code 160))
				((prmry_ack)(_open))
				((scndry_aclk)(prmry_axi_aclk))
				((scndry_resetn)(_code 161))
				((scndry_out)(hrd_axi_resetn_i))
				((scndry_vect_out)(_open))
			)
		)
		(_generate GEN_FOR_SG 0 16019(_if 162)
			(_inst AXI_SG_RESET_CDC_I 0 16054(_ent lib_cdc_v1_0_2 cdc_sync)
				(_gen
					((C_CDC_TYPE)(_code 163))
					((C_RESET_STATE)(_code 164))
					((C_SINGLE_BIT)(_code 165))
					((C_FLOP_INPUT)(_code 166))
					((C_VECTOR_WIDTH)(_code 167))
					((C_MTBF_STAGES)(_code 168))
				)
				(_port
					((prmry_aclk)(prmry_axi_aclk))
					((prmry_resetn)(_code 169))
					((prmry_in)(resetn_i))
					((prmry_vect_in)(_code 170))
					((prmry_ack)(_open))
					((scndry_aclk)(m_axi_sg_aclk))
					((scndry_resetn)(_code 171))
					((scndry_out)(axi_sg_resetn_i))
					((scndry_vect_out)(_open))
				)
			)
			(_object
				(_prcs
					(line__16086(_arch 25 0 16086(_assignment(_alias((axi_dm_sg_resetn)(axi_sg_resetn_i)))(_simpleassign BUF)(_trgt(19))(_sens(49)))))
					(line__16087(_arch 26 0 16087(_assignment(_alias((axi_sg_resetn)(axi_sg_resetn_i)))(_simpleassign BUF)(_trgt(18))(_sens(49)))))
				)
			)
		)
		(_generate GEN_FOR_NO_SG 0 16090(_if 172)
			(_object
				(_prcs
					(line__16091(_arch 27 0 16091(_assignment(_alias((axi_dm_sg_resetn)(_string \"1"\)))(_trgt(19)))))
					(line__16092(_arch 28 0 16092(_assignment(_alias((axi_sg_resetn)(_string \"1"\)))(_trgt(18)))))
				)
			)
		)
		(_inst AXIS_RESET_CDC_I 0 16128(_ent lib_cdc_v1_0_2 cdc_sync)
			(_gen
				((C_CDC_TYPE)(_code 173))
				((C_RESET_STATE)(_code 174))
				((C_SINGLE_BIT)(_code 175))
				((C_FLOP_INPUT)(_code 176))
				((C_VECTOR_WIDTH)(_code 177))
				((C_MTBF_STAGES)(_code 178))
			)
			(_port
				((prmry_aclk)(prmry_axi_aclk))
				((prmry_resetn)(_code 179))
				((prmry_in)(resetn_i))
				((prmry_vect_in)(_code 180))
				((prmry_ack)(_open))
				((scndry_aclk)(prmry_axis_aclk))
				((scndry_resetn)(_code 181))
				((scndry_out)(axis_resetn_i))
				((scndry_vect_out)(_open))
			)
		)
		(_object
			(_prcs
				(line__16015(_arch 23 0 16015(_assignment(_trgt(15))(_sens(42)(44)))))
				(line__16016(_arch 24 0 16016(_assignment(_alias((prmry_resetn)(prmry_resetn_i)))(_simpleassign BUF)(_trgt(14))(_sens(48)))))
				(line__16158(_arch 29 0 16158(_assignment(_alias((axis_resetn)(axis_resetn_i)))(_simpleassign BUF)(_trgt(16))(_sens(47)))))
				(line__16159(_arch 30 0 16159(_assignment(_alias((axis_reset_out_n)(axis_resetn_i)))(_simpleassign BUF)(_trgt(17))(_sens(47)))))
			)
		)
	)
	(_generate GEN_RESET_FOR_SYNC 0 16166(_if 182)
		(_generate GEN_FOR_SG 0 16177(_if 183)
			(_object
				(_prcs
					(line__16180(_arch 34 0 16180(_assignment(_alias((axi_sg_resetn)(prmry_resetn_i)))(_simpleassign BUF)(_trgt(18))(_sens(48)))))
					(line__16181(_arch 35 0 16181(_assignment(_alias((axi_dm_sg_resetn)(resetn_i)))(_simpleassign BUF)(_trgt(19))(_sens(42)))))
				)
			)
		)
		(_generate GEN_FOR_NO_SG 0 16184(_if 184)
			(_object
				(_prcs
					(line__16187(_arch 36 0 16187(_assignment(_alias((axi_sg_resetn)(_string \"1"\)))(_trgt(18)))))
					(line__16188(_arch 37 0 16188(_assignment(_alias((axi_dm_sg_resetn)(_string \"1"\)))(_trgt(19)))))
				)
			)
		)
		(_object
			(_prcs
				(line__16170(_arch 31 0 16170(_assignment(_alias((hrd_axi_resetn_i)(axi_resetn)))(_simpleassign BUF)(_trgt(50))(_sens(4)))))
				(line__16173(_arch 32 0 16173(_assignment(_alias((prmry_resetn)(prmry_resetn_i)))(_simpleassign BUF)(_trgt(14))(_sens(48)))))
				(line__16174(_arch 33 0 16174(_assignment(_trgt(15))(_sens(42)(44)))))
				(line__16193(_arch 38 0 16193(_assignment(_alias((axis_resetn)(prmry_resetn_i)))(_simpleassign BUF)(_trgt(16))(_sens(48)))))
				(line__16194(_arch 39 0 16194(_assignment(_alias((axis_reset_out_n)(prmry_resetn_i)))(_simpleassign BUF)(_trgt(17))(_sens(48)))))
			)
		)
	)
	(_object
		(_type(_int ~INTEGER~range~0~to~1~12 0 14814(_scalar (_to i 0 i 1))))
		(_gen(_int C_PRMRY_IS_ACLK_ASYNC 0 0 14814 \0\ (_ent gms((i 0)))))
		(_type(_int ~INTEGER~range~0~to~1~121 0 14820(_scalar (_to i 0 i 1))))
		(_gen(_int C_INCLUDE_SG 1 0 14820 \0\ (_ent gms((i 0)))))
		(_port(_int s_axi_lite_aclk -1 0 14827(_ent(_in)(_event))))
		(_port(_int m_axi_sg_aclk -1 0 14828(_ent(_in)(_event))))
		(_port(_int prmry_axi_aclk -1 0 14829(_ent(_in)(_event))))
		(_port(_int prmry_axis_aclk -1 0 14830(_ent(_in)(_event))))
		(_port(_int axi_resetn -1 0 14833(_ent(_in))))
		(_port(_int soft_reset -1 0 14836(_ent(_in))))
		(_port(_int soft_reset_clr -1 0 14837(_ent(_out((i 2))))))
		(_port(_int run_stop -1 0 14840(_ent(_in))))
		(_port(_int all_idle -1 0 14841(_ent(_in))))
		(_port(_int stop -1 0 14842(_ent(_in))))
		(_port(_int halt -1 0 14843(_ent(_out((i 2))))))
		(_port(_int halt_cmplt -1 0 14844(_ent(_in))))
		(_port(_int fsize_mismatch_err -1 0 14845(_ent(_in))))
		(_port(_int hrd_axi_resetn -1 0 14846(_ent(_out))))
		(_port(_int prmry_resetn -1 0 14849(_ent(_out((i 2))))))
		(_port(_int dm_prmry_resetn -1 0 14851(_ent(_out((i 3))))))
		(_port(_int axis_resetn -1 0 14853(_ent(_out((i 3))))))
		(_port(_int axis_reset_out_n -1 0 14855(_ent(_out))))
		(_port(_int axi_sg_resetn -1 0 14857(_ent(_out))))
		(_port(_int axi_dm_sg_resetn -1 0 14859(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{128~downto~0}~13 0 14881(_array -1((_dto i 128 i 0)))))
		(_cnst(_int ZERO_VALUE_VECT 2 0 14881(_arch((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14882(_array -1((_dto i 2 i 0)))))
		(_cnst(_int SEVEN_COUNT 3 0 14882(_arch((_others(i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14883(_array -1((_dto i 3 i 0)))))
		(_cnst(_int FIFTEEN_COUNT 4 0 14883(_arch((_others(i 3))))))
		(_sig(_int s_soft_reset_i -1 0 14889(_arch(_uni((i 2))))))
		(_sig(_int s_soft_reset_i_d1 -1 0 14890(_arch(_uni((i 2))))))
		(_sig(_int s_soft_reset_i_re -1 0 14891(_arch(_uni((i 2))))))
		(_sig(_int assert_sftrst_d1 -1 0 14892(_arch(_uni((i 2))))))
		(_sig(_int min_assert_sftrst -1 0 14893(_arch(_uni((i 2))))))
		(_sig(_int sft_rst_dly1 -1 0 14895(_arch(_uni((i 2))))))
		(_sig(_int sft_rst_dly2 -1 0 14896(_arch(_uni((i 2))))))
		(_sig(_int sft_rst_dly3 -1 0 14897(_arch(_uni((i 2))))))
		(_sig(_int sft_rst_dly4 -1 0 14898(_arch(_uni((i 2))))))
		(_sig(_int sft_rst_dly5 -1 0 14899(_arch(_uni((i 2))))))
		(_sig(_int sft_rst_dly6 -1 0 14900(_arch(_uni((i 2))))))
		(_sig(_int sft_rst_dly7 -1 0 14901(_arch(_uni((i 2))))))
		(_sig(_int sft_rst_dly8 -1 0 14902(_arch(_uni((i 2))))))
		(_sig(_int sft_rst_dly9 -1 0 14903(_arch(_uni((i 2))))))
		(_sig(_int sft_rst_dly10 -1 0 14904(_arch(_uni((i 2))))))
		(_sig(_int sft_rst_dly11 -1 0 14905(_arch(_uni((i 2))))))
		(_sig(_int sft_rst_dly12 -1 0 14906(_arch(_uni((i 2))))))
		(_sig(_int sft_rst_dly13 -1 0 14907(_arch(_uni((i 2))))))
		(_sig(_int sft_rst_dly14 -1 0 14908(_arch(_uni((i 2))))))
		(_sig(_int sft_rst_dly15 -1 0 14909(_arch(_uni((i 2))))))
		(_sig(_int soft_reset_d1 -1 0 14910(_arch(_uni((i 2))))))
		(_sig(_int soft_reset_re -1 0 14911(_arch(_uni((i 2))))))
		(_sig(_int resetn_i -1 0 14914(_arch(_uni((i 3))))))
		(_sig(_int halt_i -1 0 14917(_arch(_uni((i 2))))))
		(_sig(_int halt_reset -1 0 14918(_arch(_uni((i 2))))))
		(_sig(_int run_stop_d1 -1 0 14920(_arch(_uni((i 2))))))
		(_sig(_int run_stop_fe -1 0 14921(_arch(_uni((i 2))))))
		(_sig(_int axis_resetn_i -1 0 14924(_arch(_uni((i 3))))))
		(_sig(_int prmry_resetn_i -1 0 14925(_arch(_uni((i 3))))))
		(_sig(_int axi_sg_resetn_i -1 0 14926(_arch(_uni((i 3))))))
		(_sig(_int hrd_axi_resetn_i -1 0 14928(_arch(_uni((i 3))))))
		(_sig(_int sg_min_assert_sftrst -1 0 14929(_arch(_uni((i 2))))))
		(_sig(_int sg_soft_reset_re -1 0 14930(_arch(_uni((i 2))))))
		(_sig(_int sg_all_idle -1 0 14931(_arch(_uni((i 2))))))
		(_sig(_int lite_min_assert_sftrst -1 0 14932(_arch(_uni((i 2))))))
		(_sig(_int lite_soft_reset_re -1 0 14933(_arch(_uni((i 2))))))
		(_sig(_int lite_all_idle -1 0 14934(_arch(_uni((i 2))))))
		(_sig(_int axis_min_assert_sftrst -1 0 14935(_arch(_uni((i 2))))))
		(_sig(_int axis_soft_reset_re -1 0 14936(_arch(_uni((i 2))))))
		(_sig(_int axis_all_idle -1 0 14937(_arch(_uni((i 2))))))
		(_sig(_int prmry_min_assert_sftrst -1 0 14939(_arch(_uni((i 2))))))
		(_sig(_int p_sg_min_assert_sftrst -1 0 14940(_arch(_uni((i 2))))))
		(_sig(_int p_lite_min_assert_sftrst -1 0 14941(_arch(_uni((i 2))))))
		(_sig(_int p_axis_min_assert_sftrst -1 0 14942(_arch(_uni((i 2))))))
		(_sig(_int clear_sft_rst_hold -1 0 14943(_arch(_uni((i 2))))))
		(_sig(_int sg_clear_sft_rst_hold -1 0 14944(_arch(_uni((i 2))))))
		(_sig(_int lite_clear_sft_rst_hold -1 0 14945(_arch(_uni((i 2))))))
		(_sig(_int axis_clear_sft_rst_hold -1 0 14946(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 14947(_array -1((_dto i 3 i 0)))))
		(_sig(_int prmry_min_count 5 0 14947(_arch(_uni((_others(i 2)))))))
		(_sig(_int sg_min_count 5 0 14948(_arch(_uni((_others(i 2)))))))
		(_sig(_int lite_min_count 5 0 14949(_arch(_uni((_others(i 2)))))))
		(_sig(_int axis_min_count 5 0 14950(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__14957(_arch 0 0 14957(_assignment(_alias((hrd_axi_resetn)(hrd_axi_resetn_i)))(_simpleassign BUF)(_trgt(13))(_sens(50)))))
			(line__14962(_arch 1 0 14962(_assignment(_trgt(42))(_sens(20)(24)(50)))))
			(REG_SFTRST_FOR_RE(_arch 2 0 14972(_prcs(_trgt(21)(23)(40))(_sens(2)(20)(24)(5))(_dssslsensitivity 1))))
			(line__14986(_arch 3 0 14986(_assignment(_trgt(22))(_sens(20)(21)))))
			(line__14989(_arch 4 0 14989(_assignment(_trgt(41))(_sens(40)(5)))))
			(line__14993(_arch 5 0 14993(_assignment(_trgt(6))(_sens(23)(24)(50)))))
			(REG_RUN_STOP_FE(_arch 6 0 15003(_prcs(_trgt(45))(_sens(2)(42)(5)(7)(9))(_dssslsensitivity 1))))
			(line__15014(_arch 7 0 15014(_assignment(_trgt(46))(_sens(45)(7)))))
			(REG_SOFT_RESET(_arch 18 0 15856(_prcs(_trgt(20))(_sens(2)(44)(5)(8)(11))(_dssslsensitivity 1))))
			(REG_DM_HALT(_arch 19 0 15871(_prcs(_trgt(43))(_sens(2)(41)(42)(44)(46)(7)(9)(12))(_dssslsensitivity 1))))
			(line__15897(_arch 20 0 15897(_assignment(_alias((halt)(halt_i)))(_simpleassign BUF)(_trgt(10))(_sens(43)))))
			(REG_RESET_OUT(_arch 21 0 15908(_prcs(_trgt(48))(_sens(2)(42))(_dssslsensitivity 1))))
			(HRDRST_DM(_arch 22 0 15922(_prcs(_trgt(44))(_sens(2)(43)(5)(9)(11))(_dssslsensitivity 1)(_read(44)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.BOOLEAN(2 BOOLEAN)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(std_logic_misc))(.(axi_vdma_pkg)))
	(_static
		(33686018)
		(33686018)
		(33686018)
		(33686018)
		(33686018)
		(33686018)
		(33686018)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . implementation 185 -1)
)
V 000055 55 9683          1580965287046 implementation
(_unit VHDL(axi_vdma_rst_module 0 16350(implementation 0 16462))
	(_version vde)
	(_time 1580965287047 2020.02.05 23:01:27)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_vdma_v6_3/hdl/axi_vdma_v6_3_rfs.vhd\))
	(_parameters tan)
	(_code c9c69b9dc89e94dc9fcfc999dd93cccfc8cc9fcecbceca)
	(_ent
		(_time 1580965287044)
	)
	(_generate GEN_RESET_FOR_MM2S 0 16518(_if 27)
		(_inst RESET_I 0 16538(_ent . axi_vdma_reset)
			(_gen
				((C_PRMRY_IS_ACLK_ASYNC)(_code 28))
				((C_INCLUDE_SG)(_code 29))
			)
			(_port
				((s_axi_lite_aclk)(s_axi_lite_aclk))
				((m_axi_sg_aclk)(m_axi_sg_aclk))
				((prmry_axi_aclk)(m_axi_mm2s_aclk))
				((prmry_axis_aclk)(m_axis_mm2s_aclk))
				((axi_resetn)(hrd_resetn_i))
				((soft_reset)(mm2s_soft_reset))
				((soft_reset_clr)(mm2s_soft_reset_clr))
				((run_stop)(mm2s_run_stop))
				((all_idle)(mm2s_all_idle))
				((stop)(mm2s_stop))
				((halt)(mm2s_halt))
				((halt_cmplt)(mm2s_halt_cmplt))
				((fsize_mismatch_err)(mm2s_fsize_mismatch_err))
				((hrd_axi_resetn)(mm2s_hrd_resetn))
				((prmry_resetn)(sig_mm2s_prmry_resetn))
				((dm_prmry_resetn)(sig_mm2s_dm_prmry_resetn))
				((axis_resetn)(sig_mm2s_axis_resetn))
				((axis_reset_out_n)(mm2s_axis_reset_out_n))
				((axi_sg_resetn)(mm2s_axi_sg_resetn))
				((axi_dm_sg_resetn)(mm2s_dm_axi_sg_resetn))
			)
		)
		(_object
			(_sig(_int sig_mm2s_dm_prmry_resetn -1 0 16519(_arch(_uni((i 3))))))
			(_sig(_int sig_mm2s_axis_resetn -1 0 16520(_arch(_uni((i 3))))))
			(_sig(_int sig_mm2s_prmry_resetn -1 0 16522(_arch(_uni((i 3))))))
			(_prcs
				(line__16533(_arch 2 0 16533(_assignment(_alias((mm2s_prmry_resetn)(sig_mm2s_prmry_resetn)))(_simpleassign BUF)(_trgt(24))(_sens(44)))))
				(line__16534(_arch 3 0 16534(_assignment(_alias((mm2s_dm_prmry_resetn)(sig_mm2s_dm_prmry_resetn)))(_simpleassign BUF)(_trgt(25))(_sens(42)))))
				(line__16536(_arch 4 0 16536(_assignment(_alias((mm2s_axis_resetn)(sig_mm2s_axis_resetn)))(_simpleassign BUF)(_trgt(26))(_sens(43)))))
			)
		)
	)
	(_generate GEN_NO_RESET_FOR_MM2S 0 16585(_if 30)
		(_object
			(_prcs
				(line__16587(_arch 5 0 16587(_assignment(_alias((mm2s_prmry_resetn)(_string \"1"\)))(_trgt(24)))))
				(line__16588(_arch 6 0 16588(_assignment(_alias((mm2s_dm_prmry_resetn)(_string \"1"\)))(_trgt(25)))))
				(line__16589(_arch 7 0 16589(_assignment(_alias((mm2s_axis_resetn)(_string \"1"\)))(_trgt(26)))))
				(line__16590(_arch 8 0 16590(_assignment(_alias((mm2s_axis_reset_out_n)(_string \"1"\)))(_trgt(27)))))
				(line__16591(_arch 9 0 16591(_assignment(_alias((mm2s_axi_sg_resetn)(_string \"1"\)))(_trgt(38)))))
				(line__16592(_arch 10 0 16592(_assignment(_alias((mm2s_dm_axi_sg_resetn)(_string \"1"\)))(_trgt(39)))))
				(line__16593(_arch 11 0 16593(_assignment(_alias((mm2s_halt)(_string \"0"\)))(_trgt(12)))))
				(line__16594(_arch 12 0 16594(_assignment(_alias((mm2s_soft_reset_clr)(_string \"0"\)))(_trgt(8)))))
			)
		)
	)
	(_generate GEN_RESET_FOR_S2MM 0 16599(_if 31)
		(_inst RESET_I 0 16619(_ent . axi_vdma_reset)
			(_gen
				((C_PRMRY_IS_ACLK_ASYNC)(_code 32))
				((C_INCLUDE_SG)(_code 33))
			)
			(_port
				((s_axi_lite_aclk)(s_axi_lite_aclk))
				((m_axi_sg_aclk)(m_axi_sg_aclk))
				((prmry_axi_aclk)(m_axi_s2mm_aclk))
				((prmry_axis_aclk)(s_axis_s2mm_aclk))
				((axi_resetn)(hrd_resetn_i))
				((soft_reset)(s2mm_soft_reset))
				((soft_reset_clr)(s2mm_soft_reset_clr))
				((run_stop)(s2mm_run_stop))
				((all_idle)(s2mm_all_idle))
				((stop)(s2mm_stop))
				((halt)(s2mm_halt))
				((halt_cmplt)(s2mm_halt_cmplt))
				((fsize_mismatch_err)(s2mm_fsize_mismatch_err))
				((hrd_axi_resetn)(s2mm_hrd_resetn))
				((prmry_resetn)(sig_s2mm_prmry_resetn))
				((dm_prmry_resetn)(sig_s2mm_dm_prmry_resetn))
				((axis_resetn)(sig_s2mm_axis_resetn))
				((axis_reset_out_n)(s2mm_axis_reset_out_n))
				((axi_sg_resetn)(s2mm_axi_sg_resetn))
				((axi_dm_sg_resetn)(s2mm_dm_axi_sg_resetn))
			)
		)
		(_object
			(_sig(_int sig_s2mm_dm_prmry_resetn -1 0 16600(_arch(_uni((i 3))))))
			(_sig(_int sig_s2mm_axis_resetn -1 0 16601(_arch(_uni((i 3))))))
			(_sig(_int sig_s2mm_prmry_resetn -1 0 16603(_arch(_uni((i 3))))))
			(_prcs
				(line__16615(_arch 13 0 16615(_assignment(_alias((s2mm_prmry_resetn)(sig_s2mm_prmry_resetn)))(_simpleassign BUF)(_trgt(28))(_sens(47)))))
				(line__16616(_arch 14 0 16616(_assignment(_alias((s2mm_dm_prmry_resetn)(sig_s2mm_dm_prmry_resetn)))(_simpleassign BUF)(_trgt(29))(_sens(45)))))
				(line__16617(_arch 15 0 16617(_assignment(_alias((s2mm_axis_resetn)(sig_s2mm_axis_resetn)))(_simpleassign BUF)(_trgt(30))(_sens(46)))))
			)
		)
	)
	(_generate GEN_NO_RESET_FOR_S2MM 0 16663(_if 34)
		(_object
			(_prcs
				(line__16665(_arch 16 0 16665(_assignment(_alias((s2mm_prmry_resetn)(_string \"1"\)))(_trgt(28)))))
				(line__16666(_arch 17 0 16666(_assignment(_alias((s2mm_dm_prmry_resetn)(_string \"1"\)))(_trgt(29)))))
				(line__16667(_arch 18 0 16667(_assignment(_alias((s2mm_axis_resetn)(_string \"1"\)))(_trgt(30)))))
				(line__16668(_arch 19 0 16668(_assignment(_alias((s2mm_axis_reset_out_n)(_string \"1"\)))(_trgt(31)))))
				(line__16669(_arch 20 0 16669(_assignment(_alias((s2mm_axi_sg_resetn)(_string \"1"\)))(_trgt(40)))))
				(line__16670(_arch 21 0 16670(_assignment(_alias((s2mm_dm_axi_sg_resetn)(_string \"1"\)))(_trgt(41)))))
				(line__16671(_arch 22 0 16671(_assignment(_alias((s2mm_halt)(_string \"0"\)))(_trgt(20)))))
				(line__16672(_arch 23 0 16672(_assignment(_alias((s2mm_soft_reset_clr)(_string \"0"\)))(_trgt(16)))))
			)
		)
	)
	(_generate GEN_FOR_SG 0 16676(_if 35)
		(_object
			(_prcs
				(REG_SG_RESET_OUT(_arch 24 0 16678(_prcs(_trgt(32)(33))(_sens(1)(37)(38)(39)(40)(41)(23))(_dssslsensitivity 1))))
			)
		)
	)
	(_generate GEN_FOR_NO_SG 0 16697(_if 36)
		(_object
			(_prcs
				(line__16699(_arch 25 0 16699(_assignment(_alias((m_axi_sg_resetn)(_string \"1"\)))(_trgt(32)))))
				(line__16700(_arch 26 0 16700(_assignment(_alias((m_axi_dm_sg_resetn)(_string \"1"\)))(_trgt(33)))))
			)
		)
	)
	(_object
		(_type(_int ~INTEGER~range~0~to~1~12 0 16352(_scalar (_to i 0 i 1))))
		(_gen(_int C_INCLUDE_MM2S 0 0 16352 \1\ (_ent gms((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~121 0 16357(_scalar (_to i 0 i 1))))
		(_gen(_int C_INCLUDE_S2MM 1 0 16357 \1\ (_ent gms((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~122 0 16362(_scalar (_to i 0 i 1))))
		(_gen(_int C_INCLUDE_SG 2 0 16362 \1\ (_ent gms((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~123 0 16367(_scalar (_to i 0 i 1))))
		(_gen(_int C_PRMRY_IS_ACLK_ASYNC 3 0 16367 \0\ (_ent((i 0)))))
		(_port(_int s_axi_lite_aclk -1 0 16378(_ent(_in)(_event))))
		(_port(_int m_axi_sg_aclk -1 0 16379(_ent(_in)(_event))))
		(_port(_int m_axi_mm2s_aclk -1 0 16380(_ent(_in))))
		(_port(_int m_axis_mm2s_aclk -1 0 16381(_ent(_in))))
		(_port(_int m_axi_s2mm_aclk -1 0 16382(_ent(_in))))
		(_port(_int s_axis_s2mm_aclk -1 0 16383(_ent(_in))))
		(_port(_int axi_resetn -1 0 16388(_ent(_in))))
		(_port(_int mm2s_soft_reset -1 0 16393(_ent(_in))))
		(_port(_int mm2s_soft_reset_clr -1 0 16394(_ent(_out((i 2))))))
		(_port(_int mm2s_all_idle -1 0 16395(_ent(_in))))
		(_port(_int mm2s_fsize_mismatch_err -1 0 16396(_ent(_in))))
		(_port(_int mm2s_stop -1 0 16397(_ent(_in))))
		(_port(_int mm2s_halt -1 0 16398(_ent(_out((i 2))))))
		(_port(_int mm2s_halt_cmplt -1 0 16399(_ent(_in))))
		(_port(_int mm2s_run_stop -1 0 16400(_ent(_in))))
		(_port(_int s2mm_soft_reset -1 0 16405(_ent(_in))))
		(_port(_int s2mm_soft_reset_clr -1 0 16406(_ent(_out((i 2))))))
		(_port(_int s2mm_all_idle -1 0 16407(_ent(_in))))
		(_port(_int s2mm_fsize_mismatch_err -1 0 16408(_ent(_in))))
		(_port(_int s2mm_stop -1 0 16409(_ent(_in))))
		(_port(_int s2mm_halt -1 0 16410(_ent(_out((i 2))))))
		(_port(_int s2mm_halt_cmplt -1 0 16411(_ent(_in))))
		(_port(_int s2mm_run_stop -1 0 16412(_ent(_in))))
		(_port(_int ftch_err -1 0 16417(_ent(_in))))
		(_port(_int mm2s_prmry_resetn -1 0 16423(_ent(_out((i 3))))))
		(_port(_int mm2s_dm_prmry_resetn -1 0 16425(_ent(_out((i 3))))))
		(_port(_int mm2s_axis_resetn -1 0 16427(_ent(_out((i 3))))))
		(_port(_int mm2s_axis_reset_out_n -1 0 16429(_ent(_out((i 3))))))
		(_port(_int s2mm_prmry_resetn -1 0 16435(_ent(_out((i 3))))))
		(_port(_int s2mm_dm_prmry_resetn -1 0 16437(_ent(_out((i 3))))))
		(_port(_int s2mm_axis_resetn -1 0 16439(_ent(_out((i 3))))))
		(_port(_int s2mm_axis_reset_out_n -1 0 16441(_ent(_out((i 3))))))
		(_port(_int m_axi_sg_resetn -1 0 16446(_ent(_out((i 3))))))
		(_port(_int m_axi_dm_sg_resetn -1 0 16447(_ent(_out((i 3))))))
		(_port(_int s_axi_lite_resetn -1 0 16452(_ent(_out((i 3))))))
		(_port(_int mm2s_hrd_resetn -1 0 16453(_ent(_out((i 3))))))
		(_port(_int s2mm_hrd_resetn -1 0 16454(_ent(_out((i 3))))))
		(_sig(_int hrd_resetn_i -1 0 16483(_arch(_uni((i 3))))))
		(_sig(_int mm2s_axi_sg_resetn -1 0 16485(_arch(_uni((i 3))))))
		(_sig(_int mm2s_dm_axi_sg_resetn -1 0 16486(_arch(_uni((i 3))))))
		(_sig(_int s2mm_axi_sg_resetn -1 0 16487(_arch(_uni((i 3))))))
		(_sig(_int s2mm_dm_axi_sg_resetn -1 0 16488(_arch(_uni((i 3))))))
		(_prcs
			(REG_HRD_RST(_arch 0 0 16506(_prcs(_trgt(37))(_sens(0)(6))(_dssslsensitivity 1))))
			(line__16513(_arch 1 0 16513(_assignment(_alias((s_axi_lite_resetn)(hrd_resetn_i)))(_simpleassign BUF)(_trgt(34))(_sens(37)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_misc))(unisim(VCOMPONENTS))(.(axi_vdma_pkg)))
	(_model . implementation 37 -1)
)
V 000055 55 31457         1580965287064 implementation
(_unit VHDL(axi_vdma_lite_if 0 16855(implementation 0 16957))
	(_version vde)
	(_time 1580965287065 2020.02.05 23:01:27)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_vdma_v6_3/hdl/axi_vdma_v6_3_rfs.vhd\))
	(_parameters tan)
	(_code d9d68b8ad88e84cc8fd8dd8dcd83dcdfd8dc8fdf8adfd0)
	(_ent
		(_time 1580965287056)
	)
	(_generate GEN_LITE_IS_SYNC 0 17232(_if 135)
		(_generate AXI4_LITE_WRCE_GEN 0 17252(_for 25 )
			(_object
				(_cnst(_int j 25 0 17252(_arch)))
				(_type(_int ~NATURAL~range~CE_ADDR_SIZE-1~downto~0~13 0 17254(_scalar (_dto c 136 i 0))))
				(_type(_int ~STD_LOGIC_VECTOR{CE_ADDR_SIZE-1~downto~0}~13 0 17254(_array -2((_dto c 137 i 0)))))
				(_cnst(_int BAR 27 0 17254(_arch gms(_code 138))))
				(_prcs
					(line__17258(_arch 28 0 17258(_assignment(_trgt(46(_object 9)))(_sens(76(_range 139))(85)(86))(_read(76(_range 140))))))
				)
			)
		)
		(_object
			(_type(_int ~INTEGER~range~0~to~C_NUM_CE-1~13 0 17252(_scalar (_to i 0 c 141))))
			(_prcs
				(line__17234(_arch 26 0 17234(_assignment(_trgt(85))(_sens(83)(84)))))
				(GEN_WRCE_PULSE(_arch 27 0 17236(_prcs(_trgt(86))(_sens(0)(85)(1))(_dssslsensitivity 1))))
				(line__17267(_arch 29 0 17267(_assignment(_trgt(24))(_sens(46)))))
				(line__17268(_arch 30 0 17268(_assignment(_trgt(28))(_sens(46)))))
				(GEN_LITE_WREADY(_arch 31 0 17272(_prcs(_trgt(45))(_sens(0)(85)(86)(1))(_dssslsensitivity 1))))
				(line__17284(_arch 32 0 17284(_assignment(_alias((wready_out_to_bvalid)(wready_out_i)))(_simpleassign BUF)(_trgt(62))(_sens(45)))))
				(GEN_LITE_ARREADY_SYNC(_arch 33 0 17290(_prcs(_trgt(57))(_sens(0)(51)(1))(_dssslsensitivity 1))))
				(line__17303(_arch 34 0 17303(_assignment(_trgt(20))(_sens(70)))))
				(line__17305(_arch 35 0 17305(_prcs(_trgt(70))(_sens(0)(69))(_dssslsensitivity 1))))
				(line__17318(_arch 36 0 17318(_assignment(_trgt(69))(_sens(65)(67)(68)(25)(29)(33)))))
				(AXI4_LITE_RRESP_PROCESS(_arch 37 0 17322(_prcs(_trgt(61))(_sens(0)(57)(61)(1)(19))(_dssslsensitivity 1))))
				(line__17344(_arch 38 0 17344(_assignment(_trgt(23))(_sens(38)))))
				(line__17345(_arch 39 0 17345(_assignment(_trgt(27))(_sens(38)))))
				(line__17346(_arch 40 0 17346(_assignment(_alias((mm2s_axi2ip_rdaddr(d_7_2))(axi2ip_rdaddr_captured(d_7_2))))(_trgt(26(d_7_2)))(_sens(73(d_7_2))))))
				(line__17347(_arch 41 0 17347(_assignment(_alias((s2mm_axi2ip_rdaddr(d_7_2))(axi2ip_rdaddr_captured(d_7_2))))(_trgt(30(d_7_2)))(_sens(73(d_7_2))))))
			)
		)
	)
	(_generate GEN_S2MM_COM_REG2_READ 0 17477(_if 142)
		(_object
			(_prcs
				(line__17479(_arch 55 0 17479(_assignment(_alias((axi2ip_common_region_2_rden)(addr_region_2_common_rden_cmb)))(_simpleassign BUF)(_trgt(32))(_sens(68)))))
			)
		)
	)
	(_generate GEN_NO_S2MM_COM_REG2_READ 0 17483(_if 143)
		(_object
			(_prcs
				(line__17485(_arch 56 0 17485(_assignment(_alias((axi2ip_common_region_2_rden)(_string \"0"\)))(_trgt(32)))))
			)
		)
	)
	(_generate GEN_LITE_IS_ASYNC 0 17496(_if 144)
		(_generate GEN_ASYNC_LITE_ACCESS 0 17498(_if 145)
			(_inst LITE_WVALID_MM2S_CDC_I 0 17545(_ent lib_cdc_v1_0_2 cdc_sync)
				(_gen
					((C_CDC_TYPE)(_code 146))
					((C_RESET_STATE)(_code 147))
					((C_SINGLE_BIT)(_code 148))
					((C_FLOP_INPUT)(_code 149))
					((C_VECTOR_WIDTH)(_code 150))
					((C_MTBF_STAGES)(_code 151))
				)
				(_port
					((prmry_aclk)(s_axi_lite_aclk))
					((prmry_resetn)(s_axi_lite_aresetn))
					((prmry_in)(prepare_wrce_pulse_lite))
					((prmry_vect_in)(_code 152))
					((prmry_ack)(_open))
					((scndry_aclk)(m_axi_mm2s_aclk))
					((scndry_resetn)(mm2s_hrd_resetn))
					((scndry_out)(prepare_wrce_pulse_mm2s))
					((scndry_vect_out)(_open))
				)
			)
			(_generate AXI4_LITE_WRCE_MM2S_GEN 0 17574(_for 28 )
				(_object
					(_cnst(_int j 28 0 17574(_arch)))
					(_type(_int ~NATURAL~range~CE_ADDR_SIZE-1~downto~0~1315 0 17576(_scalar (_dto c 153 i 0))))
					(_type(_int ~STD_LOGIC_VECTOR{CE_ADDR_SIZE-1~downto~0}~1316 0 17576(_array -2((_dto c 154 i 0)))))
					(_cnst(_int BAR 31 0 17576(_arch gms(_code 155))))
					(_prcs
						(line__17580(_arch 60 0 17580(_assignment(_trgt(63(_object 11)))(_sens(77(_range 156))(94))(_read(77(_range 157))))))
					)
				)
			)
			(_inst LITE_WVALID_S2MM_CDC_I 0 17620(_ent lib_cdc_v1_0_2 cdc_sync)
				(_gen
					((C_CDC_TYPE)(_code 158))
					((C_RESET_STATE)(_code 159))
					((C_SINGLE_BIT)(_code 160))
					((C_FLOP_INPUT)(_code 161))
					((C_VECTOR_WIDTH)(_code 162))
					((C_MTBF_STAGES)(_code 163))
				)
				(_port
					((prmry_aclk)(s_axi_lite_aclk))
					((prmry_resetn)(s_axi_lite_aresetn))
					((prmry_in)(prepare_wrce_pulse_lite))
					((prmry_vect_in)(_code 164))
					((prmry_ack)(_open))
					((scndry_aclk)(m_axi_s2mm_aclk))
					((scndry_resetn)(s2mm_hrd_resetn))
					((scndry_out)(prepare_wrce_pulse_s2mm))
					((scndry_vect_out)(_open))
				)
			)
			(_generate AXI4_LITE_WRCE_S2MM_GEN 0 17651(_for 29 )
				(_object
					(_cnst(_int j 29 0 17651(_arch)))
					(_type(_int ~NATURAL~range~CE_ADDR_SIZE-1~downto~0~1321 0 17653(_scalar (_dto c 165 i 0))))
					(_type(_int ~STD_LOGIC_VECTOR{CE_ADDR_SIZE-1~downto~0}~1322 0 17653(_array -2((_dto c 166 i 0)))))
					(_cnst(_int BAR 33 0 17653(_arch gms(_code 167))))
					(_prcs
						(line__17657(_arch 62 0 17657(_assignment(_trgt(64(_object 13)))(_sens(78(_range 168))(95))(_read(78(_range 169))))))
					)
				)
			)
			(_object
				(_type(_int ~INTEGER~range~0~to~C_NUM_CE-1~1314 0 17574(_scalar (_to i 0 c 170))))
				(_type(_int ~INTEGER~range~0~to~C_NUM_CE-1~1320 0 17651(_scalar (_to i 0 c 171))))
				(_prcs
					(line__17501(_arch 57 0 17501(_assignment(_trgt(85))(_sens(83)(84)))))
					(GEN_WRCE_PULSE(_arch 58 0 17504(_prcs(_trgt(86))(_sens(0)(85)(1))(_dssslsensitivity 1))))
					(line__17516(_arch 59 0 17516(_assignment(_trgt(87))(_sens(85)(86)))))
					(line__17590(_arch 61 0 17590(_assignment(_trgt(24))(_sens(63)))))
					(line__17667(_arch 63 0 17667(_assignment(_trgt(28))(_sens(64)))))
					(GEN_LITE_WREADY_OUT_D(_arch 64 0 17671(_prcs(_trgt(88)(89)(90)(91)(92)(93))(_sens(0)(87)(88)(89)(90)(91)(92))(_dssslsensitivity 1))))
					(GEN_LITE_WREADY_OUT(_arch 65 0 17685(_prcs(_trgt(45))(_sens(0)(93)(1))(_dssslsensitivity 1))))
					(line__17699(_arch 66 0 17699(_assignment(_alias((wready_out_to_bvalid)(wready_out_i)))(_simpleassign BUF)(_trgt(62))(_sens(45)))))
					(GEN_LITE_ARREADY_ASYNC_D(_arch 67 0 17707(_prcs(_trgt(52)(53)(54))(_sens(0)(51)(52)(53))(_dssslsensitivity 1))))
					(GEN_LITE_ARREADY_ASYNC(_arch 68 0 17717(_prcs(_trgt(57))(_sens(0)(54)(1))(_dssslsensitivity 1))))
					(AXI4_LITE_RRESP_ASYNC_PROCESS(_arch 69 0 17731(_prcs(_trgt(61))(_sens(0)(57)(61)(1)(19))(_dssslsensitivity 1))))
					(line__17752(_arch 70 0 17752(_assignment(_trgt(20))(_sens(70)))))
					(line__17754(_arch 71 0 17754(_prcs(_trgt(70))(_sens(0)(69))(_dssslsensitivity 1))))
					(line__17765(_arch 72 0 17765(_assignment(_trgt(69))(_sens(65)(67)(68)(71)(72)(33)))))
					(line__17774(_arch 73 0 17774(_prcs(_trgt(40))(_sens(2)(25))(_dssslsensitivity 1))))
					(GEN_LITE_MM2S_RDATA_CROSSING(_arch 74 0 17784(_prcs(_trgt(71))(_sens(0)(40))(_dssslsensitivity 1))))
					(line__17796(_arch 75 0 17796(_prcs(_trgt(41))(_sens(4)(29))(_dssslsensitivity 1))))
					(GEN_LITE_S2MM_RDATA_CROSSING(_arch 76 0 17806(_prcs(_trgt(72))(_sens(0)(41))(_dssslsensitivity 1))))
					(GEN_LITE_MM2S_WDATA_CROSSING(_arch 77 0 17818(_prcs(_trgt(106))(_sens(2)(38))(_dssslsensitivity 1))))
					(GEN_LITE_S2MM_WDATA_CROSSING(_arch 78 0 17829(_prcs(_trgt(107))(_sens(4)(38))(_dssslsensitivity 1))))
					(line__17841(_arch 79 0 17841(_assignment(_trgt(23))(_sens(106)))))
					(line__17842(_arch 80 0 17842(_assignment(_trgt(27))(_sens(107)))))
					(GEN_LITE_MM2S_RDADDR_CROSSING(_arch 81 0 17846(_prcs(_trgt(74(d_7_2)))(_sens(2)(73(d_7_2)))(_dssslsensitivity 1))))
					(GEN_LITE_S2MM_RDADDR_CROSSING(_arch 82 0 17857(_prcs(_trgt(75(d_7_2)))(_sens(4)(73(d_7_2)))(_dssslsensitivity 1))))
					(line__17868(_arch 83 0 17868(_assignment(_alias((mm2s_axi2ip_rdaddr(d_7_2))(axi2ip_rdaddr_captured_mm2s_cdc_tig(d_7_2))))(_trgt(26(d_7_2)))(_sens(74(d_7_2))))))
					(line__17869(_arch 84 0 17869(_assignment(_alias((s2mm_axi2ip_rdaddr(d_7_2))(axi2ip_rdaddr_captured_s2mm_cdc_tig(d_7_2))))(_trgt(30(d_7_2)))(_sens(75(d_7_2))))))
					(GEN_LITE_MM2S_WRADDR_CROSSING(_arch 85 0 17872(_prcs(_trgt(77(d_7_2)))(_sens(2)(76(d_7_2)))(_dssslsensitivity 1))))
					(GEN_LITE_S2MM_WRADDR_CROSSING(_arch 86 0 17883(_prcs(_trgt(78(d_7_2)))(_sens(4)(76(d_7_2)))(_dssslsensitivity 1))))
				)
			)
		)
		(_generate GEN_S2MM_ONLY_ASYNC_LITE_ACCESS 0 17903(_if 172)
			(_inst LITE_WVALID_S2MM_CDC_I 0 17950(_ent lib_cdc_v1_0_2 cdc_sync)
				(_gen
					((C_CDC_TYPE)(_code 173))
					((C_RESET_STATE)(_code 174))
					((C_SINGLE_BIT)(_code 175))
					((C_FLOP_INPUT)(_code 176))
					((C_VECTOR_WIDTH)(_code 177))
					((C_MTBF_STAGES)(_code 178))
				)
				(_port
					((prmry_aclk)(s_axi_lite_aclk))
					((prmry_resetn)(s_axi_lite_aresetn))
					((prmry_in)(prepare_wrce_pulse_lite))
					((prmry_vect_in)(_code 179))
					((prmry_ack)(_open))
					((scndry_aclk)(m_axi_s2mm_aclk))
					((scndry_resetn)(s2mm_hrd_resetn))
					((scndry_out)(prepare_wrce_pulse_s2mm))
					((scndry_vect_out)(_open))
				)
			)
			(_generate AXI4_LITE_WRCE_S2MM_GEN 0 17979(_for 34 )
				(_object
					(_cnst(_int j 34 0 17979(_arch)))
					(_type(_int ~NATURAL~range~CE_ADDR_SIZE-1~downto~0~1339 0 17981(_scalar (_dto c 180 i 0))))
					(_type(_int ~STD_LOGIC_VECTOR{CE_ADDR_SIZE-1~downto~0}~1340 0 17981(_array -2((_dto c 181 i 0)))))
					(_cnst(_int BAR 36 0 17981(_arch gms(_code 182))))
					(_prcs
						(line__17985(_arch 90 0 17985(_assignment(_trgt(64(_object 15)))(_sens(78(_range 183))(95))(_read(78(_range 184))))))
					)
				)
			)
			(_object
				(_type(_int ~INTEGER~range~0~to~C_NUM_CE-1~1338 0 17979(_scalar (_to i 0 c 185))))
				(_prcs
					(line__17906(_arch 87 0 17906(_assignment(_trgt(85))(_sens(83)(84)))))
					(GEN_WRCE_PULSE(_arch 88 0 17909(_prcs(_trgt(86))(_sens(0)(85)(1))(_dssslsensitivity 1))))
					(line__17921(_arch 89 0 17921(_assignment(_trgt(87))(_sens(85)(86)))))
					(line__17995(_arch 91 0 17995(_assignment(_trgt(28))(_sens(64)))))
					(GEN_LITE_WREADY_OUT_D(_arch 92 0 17998(_prcs(_trgt(88)(89)(90)(91)(92)(93))(_sens(0)(87)(88)(89)(90)(91)(92))(_dssslsensitivity 1))))
					(GEN_LITE_WREADY_OUT(_arch 93 0 18012(_prcs(_trgt(45))(_sens(0)(93)(1))(_dssslsensitivity 1))))
					(line__18025(_arch 94 0 18025(_assignment(_alias((wready_out_to_bvalid)(wready_out_i)))(_simpleassign BUF)(_trgt(62))(_sens(45)))))
					(GEN_LITE_ARREADY_ASYNC_D(_arch 95 0 18031(_prcs(_trgt(52)(53)(54))(_sens(0)(51)(52)(53))(_dssslsensitivity 1))))
					(GEN_LITE_ARREADY_ASYNC(_arch 96 0 18041(_prcs(_trgt(57))(_sens(0)(54)(1))(_dssslsensitivity 1))))
					(AXI4_LITE_RRESP_ASYNC_PROCESS(_arch 97 0 18054(_prcs(_trgt(61))(_sens(0)(57)(61)(1)(19))(_dssslsensitivity 1))))
					(line__18074(_arch 98 0 18074(_assignment(_trgt(20))(_sens(70)))))
					(line__18076(_arch 99 0 18076(_prcs(_trgt(70))(_sens(0)(69))(_dssslsensitivity 1))))
					(line__18086(_arch 100 0 18086(_assignment(_trgt(69))(_sens(65)(67)(68)(72)(25)(33)))))
					(line__18091(_arch 101 0 18091(_prcs(_trgt(41))(_sens(4)(29))(_dssslsensitivity 1))))
					(GEN_LITE_S2MM_RDATA_CROSSING(_arch 102 0 18101(_prcs(_trgt(72))(_sens(0)(41))(_dssslsensitivity 1))))
					(line__18116(_arch 103 0 18116(_assignment(_trgt(23))(_sens(38)))))
					(GEN_LITE_S2MM_WDATA_CROSSING(_arch 104 0 18118(_prcs(_trgt(107))(_sens(4)(38))(_dssslsensitivity 1))))
					(line__18128(_arch 105 0 18128(_assignment(_trgt(27))(_sens(107)))))
					(GEN_LITE_S2MM_RDADDR_CROSSING(_arch 106 0 18134(_prcs(_trgt(75(d_7_2)))(_sens(4)(73(d_7_2)))(_dssslsensitivity 1))))
					(line__18145(_arch 107 0 18145(_assignment(_alias((mm2s_axi2ip_rdaddr(d_7_2))(axi2ip_rdaddr_captured(d_7_2))))(_trgt(26(d_7_2)))(_sens(73(d_7_2))))))
					(line__18146(_arch 108 0 18146(_assignment(_alias((s2mm_axi2ip_rdaddr(d_7_2))(axi2ip_rdaddr_captured_s2mm_cdc_tig(d_7_2))))(_trgt(30(d_7_2)))(_sens(75(d_7_2))))))
					(GEN_LITE_S2MM_WRADDR_CROSSING(_arch 109 0 18148(_prcs(_trgt(78(d_7_2)))(_sens(4)(76(d_7_2)))(_dssslsensitivity 1))))
					(line__18160(_arch 110 0 18160(_assignment(_trgt(24)))))
				)
			)
		)
		(_generate GEN_MM2S_ONLY_ASYNC_LITE_ACCESS 0 18168(_if 186)
			(_inst LITE_WVALID_MM2S_CDC_I 0 18214(_ent lib_cdc_v1_0_2 cdc_sync)
				(_gen
					((C_CDC_TYPE)(_code 187))
					((C_RESET_STATE)(_code 188))
					((C_SINGLE_BIT)(_code 189))
					((C_FLOP_INPUT)(_code 190))
					((C_VECTOR_WIDTH)(_code 191))
					((C_MTBF_STAGES)(_code 192))
				)
				(_port
					((prmry_aclk)(s_axi_lite_aclk))
					((prmry_resetn)(s_axi_lite_aresetn))
					((prmry_in)(prepare_wrce_pulse_lite))
					((prmry_vect_in)(_code 193))
					((prmry_ack)(_open))
					((scndry_aclk)(m_axi_mm2s_aclk))
					((scndry_resetn)(mm2s_hrd_resetn))
					((scndry_out)(prepare_wrce_pulse_mm2s))
					((scndry_vect_out)(_open))
				)
			)
			(_generate AXI4_LITE_WRCE_MM2S_GEN 0 18242(_for 37 )
				(_object
					(_cnst(_int j 37 0 18242(_arch)))
					(_type(_int ~NATURAL~range~CE_ADDR_SIZE-1~downto~0~1353 0 18244(_scalar (_dto c 194 i 0))))
					(_type(_int ~STD_LOGIC_VECTOR{CE_ADDR_SIZE-1~downto~0}~1354 0 18244(_array -2((_dto c 195 i 0)))))
					(_cnst(_int BAR 39 0 18244(_arch gms(_code 196))))
					(_prcs
						(line__18248(_arch 114 0 18248(_assignment(_trgt(63(_object 17)))(_sens(77(_range 197))(94))(_read(77(_range 198))))))
					)
				)
			)
			(_object
				(_type(_int ~INTEGER~range~0~to~C_NUM_CE-1~1352 0 18242(_scalar (_to i 0 c 199))))
				(_prcs
					(line__18171(_arch 111 0 18171(_assignment(_trgt(85))(_sens(83)(84)))))
					(GEN_WRCE_PULSE(_arch 112 0 18174(_prcs(_trgt(86))(_sens(0)(85)(1))(_dssslsensitivity 1))))
					(line__18186(_arch 113 0 18186(_assignment(_trgt(87))(_sens(85)(86)))))
					(line__18258(_arch 115 0 18258(_assignment(_trgt(24))(_sens(63)))))
					(GEN_LITE_WREADY_OUT_D(_arch 116 0 18260(_prcs(_trgt(88)(89)(90)(91)(92)(93))(_sens(0)(87)(88)(89)(90)(91)(92))(_dssslsensitivity 1))))
					(GEN_LITE_WREADY_OUT(_arch 117 0 18274(_prcs(_trgt(45))(_sens(0)(93)(1))(_dssslsensitivity 1))))
					(line__18286(_arch 118 0 18286(_assignment(_alias((wready_out_to_bvalid)(wready_out_i)))(_simpleassign BUF)(_trgt(62))(_sens(45)))))
					(GEN_LITE_ARREADY_ASYNC_D(_arch 119 0 18292(_prcs(_trgt(52)(53)(54))(_sens(0)(51)(52)(53))(_dssslsensitivity 1))))
					(GEN_LITE_ARREADY_ASYNC(_arch 120 0 18302(_prcs(_trgt(57))(_sens(0)(54)(1))(_dssslsensitivity 1))))
					(AXI4_LITE_RRESP_ASYNC_PROCESS(_arch 121 0 18314(_prcs(_trgt(61))(_sens(0)(57)(61)(1)(19))(_dssslsensitivity 1))))
					(line__18334(_arch 122 0 18334(_assignment(_trgt(20))(_sens(70)))))
					(line__18336(_arch 123 0 18336(_prcs(_trgt(70))(_sens(0)(69))(_dssslsensitivity 1))))
					(line__18346(_arch 124 0 18346(_assignment(_trgt(69))(_sens(65)(67)(68)(71)(29)(33)))))
					(line__18350(_arch 125 0 18350(_prcs(_trgt(40))(_sens(2)(25))(_dssslsensitivity 1))))
					(GEN_LITE_MM2S_RDATA_CROSSING(_arch 126 0 18360(_prcs(_trgt(71))(_sens(0)(40))(_dssslsensitivity 1))))
					(GEN_LITE_MM2S_WDATA_CROSSING(_arch 127 0 18372(_prcs(_trgt(106))(_sens(2)(38))(_dssslsensitivity 1))))
					(line__18383(_arch 128 0 18383(_assignment(_trgt(27))(_sens(38)))))
					(line__18385(_arch 129 0 18385(_assignment(_trgt(23))(_sens(106)))))
					(GEN_LITE_MM2S_RDADDR_CROSSING(_arch 130 0 18389(_prcs(_trgt(74(d_7_2)))(_sens(2)(73(d_7_2)))(_dssslsensitivity 1))))
					(line__18399(_arch 131 0 18399(_assignment(_alias((mm2s_axi2ip_rdaddr(d_7_2))(axi2ip_rdaddr_captured_mm2s_cdc_tig(d_7_2))))(_trgt(26(d_7_2)))(_sens(74(d_7_2))))))
					(line__18400(_arch 132 0 18400(_assignment(_alias((s2mm_axi2ip_rdaddr(d_7_2))(axi2ip_rdaddr_captured(d_7_2))))(_trgt(30(d_7_2)))(_sens(73(d_7_2))))))
					(GEN_LITE_MM2S_WRADDR_CROSSING(_arch 133 0 18403(_prcs(_trgt(77(d_7_2)))(_sens(2)(76(d_7_2)))(_dssslsensitivity 1))))
					(line__18413(_arch 134 0 18413(_assignment(_trgt(28)))))
				)
			)
		)
	)
	(_object
		(_type(_int ~INTEGER~range~0~to~1~12 0 16859(_scalar (_to i 0 i 1))))
		(_gen(_int C_MM2S_IS 0 0 16859 \1\ (_ent gms((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~121 0 16864(_scalar (_to i 0 i 1))))
		(_gen(_int C_S2MM_IS 1 0 16864 \1\ (_ent gms((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~122 0 16870(_scalar (_to i 0 i 1))))
		(_gen(_int C_PRMRY_IS_ACLK_ASYNC 2 0 16870 \1\ (_ent gms((i 1)))))
		(_gen(_int C_NUM_CE -1 0 16874 \8\ (_ent gms((i 8)))))
		(_type(_int ~INTEGER~range~9~to~9~12 0 16875(_scalar (_to i 9 i 9))))
		(_gen(_int C_S_AXI_LITE_ADDR_WIDTH 3 0 16875 \9\ (_ent gms((i 9)))))
		(_type(_int ~INTEGER~range~32~to~32~12 0 16876(_scalar (_to i 32 i 32))))
		(_gen(_int C_S_AXI_LITE_DATA_WIDTH 4 0 16876 \32\ (_ent gms((i 32)))))
		(_port(_int s_axi_lite_aclk -2 0 16882(_ent(_in)(_event))))
		(_port(_int s_axi_lite_aresetn -2 0 16883(_ent(_in))))
		(_port(_int m_axi_mm2s_aclk -2 0 16885(_ent(_in)(_event))))
		(_port(_int mm2s_hrd_resetn -2 0 16886(_ent(_in))))
		(_port(_int m_axi_s2mm_aclk -2 0 16889(_ent(_in)(_event))))
		(_port(_int s2mm_hrd_resetn -2 0 16890(_ent(_in))))
		(_port(_int s_axi_lite_awvalid -2 0 16894(_ent(_in))))
		(_port(_int s_axi_lite_awready -2 0 16895(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_LITE_ADDR_WIDTH-1~downto~0}~12 0 16896(_array -2((_dto c 200 i 0)))))
		(_port(_int s_axi_lite_awaddr 5 0 16896(_ent(_in))))
		(_port(_int s_axi_lite_wvalid -2 0 16900(_ent(_in))))
		(_port(_int s_axi_lite_wready -2 0 16901(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_LITE_DATA_WIDTH-1~downto~0}~12 0 16902(_array -2((_dto c 201 i 0)))))
		(_port(_int s_axi_lite_wdata 6 0 16902(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 16906(_array -2((_dto i 1 i 0)))))
		(_port(_int s_axi_lite_bresp 7 0 16906(_ent(_out))))
		(_port(_int s_axi_lite_bvalid -2 0 16907(_ent(_out))))
		(_port(_int s_axi_lite_bready -2 0 16908(_ent(_in))))
		(_port(_int s_axi_lite_arvalid -2 0 16911(_ent(_in))))
		(_port(_int s_axi_lite_arready -2 0 16912(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_LITE_ADDR_WIDTH-1~downto~0}~124 0 16913(_array -2((_dto c 202 i 0)))))
		(_port(_int s_axi_lite_araddr 8 0 16913(_ent(_in))))
		(_port(_int s_axi_lite_rvalid -2 0 16915(_ent(_out))))
		(_port(_int s_axi_lite_rready -2 0 16916(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_LITE_DATA_WIDTH-1~downto~0}~126 0 16917(_array -2((_dto c 203 i 0)))))
		(_port(_int s_axi_lite_rdata 9 0 16917(_ent(_out))))
		(_port(_int s_axi_lite_rresp 7 0 16919(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_LITE_ADDR_WIDTH-1~downto~0}~128 0 16921(_array -2((_dto c 204 i 0)))))
		(_port(_int axi2ip_lite_rdaddr 10 0 16921(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_LITE_DATA_WIDTH-1~downto~0}~1210 0 16924(_array -2((_dto c 205 i 0)))))
		(_port(_int mm2s_axi2ip_wrdata 11 0 16924(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_NUM_CE-1~downto~0}~12 0 16926(_array -2((_dto c 206 i 0)))))
		(_port(_int mm2s_axi2ip_wrce 12 0 16926(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_LITE_DATA_WIDTH-1~downto~0}~1212 0 16928(_array -2((_dto c 207 i 0)))))
		(_port(_int mm2s_ip2axi_rddata 13 0 16928(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_LITE_ADDR_WIDTH-1~downto~0}~1214 0 16930(_array -2((_dto c 208 i 0)))))
		(_port(_int mm2s_axi2ip_rdaddr 14 0 16930(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_LITE_DATA_WIDTH-1~downto~0}~1216 0 16934(_array -2((_dto c 209 i 0)))))
		(_port(_int s2mm_axi2ip_wrdata 15 0 16934(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_NUM_CE-1~downto~0}~1218 0 16936(_array -2((_dto c 210 i 0)))))
		(_port(_int s2mm_axi2ip_wrce 16 0 16936(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_LITE_DATA_WIDTH-1~downto~0}~1220 0 16938(_array -2((_dto c 211 i 0)))))
		(_port(_int s2mm_ip2axi_rddata 17 0 16938(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_LITE_ADDR_WIDTH-1~downto~0}~1222 0 16940(_array -2((_dto c 212 i 0)))))
		(_port(_int s2mm_axi2ip_rdaddr 18 0 16940(_ent(_out))))
		(_port(_int axi2ip_common_region_1_rden -2 0 16944(_ent(_out))))
		(_port(_int axi2ip_common_region_2_rden -2 0 16945(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_LITE_DATA_WIDTH-1~downto~0}~1224 0 16948(_array -2((_dto c 213 i 0)))))
		(_port(_int ip2axi_rddata_common_region 19 0 16948(_ent(_in))))
		(_cnst(_int ADDR_OFFSET -1 0 16971(_arch gms(_code 214))))
		(_cnst(_int CE_ADDR_SIZE -1 0 16973(_arch gms(_code 215))))
		(_type(_int ~STD_LOGIC_VECTOR{128~downto~0}~13 0 16975(_array -2((_dto i 128 i 0)))))
		(_cnst(_int ZERO_VALUE_VECT 20 0 16975(_arch((_others(i 2))))))
		(_sig(_int awvalid -2 0 16981(_arch(_uni((i 2))))))
		(_sig(_int wvalid -2 0 16982(_arch(_uni((i 2))))))
		(_sig(_int arvalid -2 0 16983(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_LITE_ADDR_WIDTH-1~downto~0}~13 0 16984(_array -2((_dto c 216 i 0)))))
		(_sig(_int awaddr 21 0 16984(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_LITE_DATA_WIDTH-1~downto~0}~13 0 16986(_array -2((_dto c 217 i 0)))))
		(_sig(_int wdata 22 0 16986(_arch(_uni((_others(i 2)))))))
		(_sig(_int araddr 21 0 16990(_arch(_uni((_others(i 2)))))))
		(_sig(_int mm2s_ip2axi_rddata_d1 22 0 16995(_arch(_uni((_others(i 2)))))))
		(_sig(_int s2mm_ip2axi_rddata_d1 22 0 16996(_arch(_uni((_others(i 2)))))))
		(_sig(_int write_response_accepted -2 0 16998(_arch(_uni((i 2))))))
		(_sig(_int write_has_started -2 0 16999(_arch(_uni((i 2))))))
		(_sig(_int awready_out_i -2 0 17002(_arch(_uni((i 2))))))
		(_sig(_int wready_out_i -2 0 17003(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_NUM_CE-1~downto~0}~13 0 17004(_array -2((_dto c 218 i 0)))))
		(_sig(_int wrce_gen 23 0 17004(_arch(_uni))))
		(_sig(_int bvalid_out_i -2 0 17005(_arch(_uni((i 2))))))
		(_sig(_int read_data_res_accepted -2 0 17009(_arch(_uni((i 2))))))
		(_sig(_int read_has_started_i -2 0 17010(_arch(_uni((i 2))))))
		(_sig(_int sig_arvalid_arrived -2 0 17011(_arch(_uni((i 2))))))
		(_sig(_int sig_arvalid_arrived_d1 -2 0 17012(_arch(_uni((i 2))))))
		(_sig(_int sig_arvalid_arrived_d2 -2 0 17013(_arch(_uni((i 2))))))
		(_sig(_int sig_arvalid_arrived_d3 -2 0 17014(_arch(_uni((i 2))))))
		(_sig(_int sig_arvalid_arrived_d4 -2 0 17015(_arch(_uni((i 2))))))
		(_sig(_int sig_arvalid_detected -2 0 17016(_arch(_uni((i 2))))))
		(_sig(_int arready_out_i_cmb -2 0 17019(_arch(_uni((i 2))))))
		(_sig(_int arready_out_i -2 0 17020(_arch(_uni((i 2))))))
		(_sig(_int arready_out_i_mm2s -2 0 17021(_arch(_uni((i 2))))))
		(_sig(_int arready_out_i_s2mm -2 0 17022(_arch(_uni((i 2))))))
		(_sig(_int arready_out_i_common -2 0 17023(_arch(_uni((i 2))))))
		(_sig(_int rvalid_out_i -2 0 17024(_arch(_uni((i 2))))))
		(_sig(_int wready_out_to_bvalid -2 0 17029(_arch(_uni((i 2))))))
		(_sig(_int mm2s_wrce_gen 23 0 17030(_arch(_uni))))
		(_sig(_int s2mm_wrce_gen 23 0 17031(_arch(_uni))))
		(_sig(_int addr_region_mm2s_rden_cmb -2 0 17034(_arch(_uni((i 2))))))
		(_sig(_int addr_region_s2mm_rden_cmb -2 0 17035(_arch(_uni((i 2))))))
		(_sig(_int addr_region_1_common_rden_cmb -2 0 17036(_arch(_uni((i 2))))))
		(_sig(_int addr_region_2_common_rden_cmb -2 0 17037(_arch(_uni((i 2))))))
		(_sig(_int ip2axi_rddata_captured 22 0 17039(_arch(_uni((_others(i 2)))))))
		(_sig(_int ip2axi_rddata_captured_d1 22 0 17040(_arch(_uni((_others(i 2)))))))
		(_sig(_int ip2axi_rddata_captured_mm2s_cdc_tig 22 0 17041(_arch(_uni((_others(i 2)))))))
		(_sig(_int ip2axi_rddata_captured_s2mm_cdc_tig 22 0 17042(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~2}~13 0 17043(_array -2((_dto i 7 i 2)))))
		(_sig(_int axi2ip_rdaddr_captured 24 0 17043(_arch(_uni((_others(i 2)))))))
		(_sig(_int axi2ip_rdaddr_captured_mm2s_cdc_tig 24 0 17046(_arch(_uni((_others(i 2)))))))
		(_sig(_int axi2ip_rdaddr_captured_s2mm_cdc_tig 24 0 17047(_arch(_uni((_others(i 2)))))))
		(_sig(_int axi2ip_wraddr_captured 24 0 17048(_arch(_uni((_others(i 2)))))))
		(_sig(_int axi2ip_wraddr_captured_mm2s_cdc_tig 24 0 17051(_arch(_uni((_others(i 2)))))))
		(_sig(_int axi2ip_wraddr_captured_s2mm_cdc_tig 24 0 17052(_arch(_uni((_others(i 2)))))))
		(_sig(_int arready_out_i_d1 -2 0 17053(_arch(_uni((i 2))))))
		(_sig(_int sig_awvalid_arrived_d1 -2 0 17056(_arch(_uni((i 2))))))
		(_sig(_int sig_awvalid_arrived -2 0 17057(_arch(_uni((i 2))))))
		(_sig(_int sig_awvalid_detected -2 0 17058(_arch(_uni((i 2))))))
		(_sig(_int sig_wvalid_arrived -2 0 17059(_arch(_uni((i 2))))))
		(_sig(_int lite_wr_addr_phase_finished_data_phase_started -2 0 17060(_arch(_uni((i 2))))))
		(_sig(_int prepare_wrce -2 0 17061(_arch(_uni((i 2))))))
		(_sig(_int prepare_wrce_d1 -2 0 17062(_arch(_uni((i 2))))))
		(_sig(_int prepare_wrce_pulse_lite -2 0 17064(_arch(_uni((i 2))))))
		(_sig(_int prepare_wrce_pulse_lite_d1 -2 0 17065(_arch(_uni((i 2))))))
		(_sig(_int prepare_wrce_pulse_lite_d2 -2 0 17066(_arch(_uni((i 2))))))
		(_sig(_int prepare_wrce_pulse_lite_d3 -2 0 17067(_arch(_uni((i 2))))))
		(_sig(_int prepare_wrce_pulse_lite_d4 -2 0 17068(_arch(_uni((i 2))))))
		(_sig(_int prepare_wrce_pulse_lite_d5 -2 0 17069(_arch(_uni((i 2))))))
		(_sig(_int prepare_wrce_pulse_lite_d6 -2 0 17070(_arch(_uni((i 2))))))
		(_sig(_int prepare_wrce_pulse_mm2s -2 0 17071(_arch(_uni((i 2))))))
		(_sig(_int prepare_wrce_pulse_s2mm -2 0 17072(_arch(_uni((i 2))))))
		(_sig(_int wready_mm2s -2 0 17073(_arch(_uni((i 2))))))
		(_sig(_int wready_s2mm -2 0 17074(_arch(_uni((i 2))))))
		(_sig(_int lite_mm2s_wr_done -2 0 17075(_arch(_uni((i 2))))))
		(_sig(_int lite_s2mm_wr_done -2 0 17076(_arch(_uni((i 2))))))
		(_sig(_int lite_wr_done -2 0 17077(_arch(_uni((i 2))))))
		(_sig(_int lite_wr_done_d1 -2 0 17078(_arch(_uni((i 2))))))
		(_sig(_int sig_arvalid_arrived_d1_mm2s_rd_lite_domain -2 0 17079(_arch(_uni((i 2))))))
		(_sig(_int sig_arvalid_arrived_d1_mm2s -2 0 17080(_arch(_uni((i 2))))))
		(_sig(_int sig_arvalid_arrived_d1_s2mm_rd_lite_domain -2 0 17081(_arch(_uni((i 2))))))
		(_sig(_int sig_arvalid_arrived_d1_s2mm -2 0 17082(_arch(_uni((i 2))))))
		(_sig(_int mm2s_axi2ip_wrdata_cdc_tig 22 0 17085(_arch(_uni((_others(i 2)))))))
		(_sig(_int s2mm_axi2ip_wrdata_cdc_tig 22 0 17086(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__17108(_arch 0 0 17108(_assignment(_alias((s_axi_lite_awready)(awready_out_i)))(_simpleassign BUF)(_trgt(7))(_sens(44)))))
			(line__17109(_arch 1 0 17109(_assignment(_alias((s_axi_lite_wready)(wready_out_i)))(_simpleassign BUF)(_trgt(10))(_sens(45)))))
			(line__17110(_arch 2 0 17110(_assignment(_alias((s_axi_lite_bvalid)(bvalid_out_i)))(_simpleassign BUF)(_trgt(13))(_sens(47)))))
			(line__17112(_arch 3 0 17112(_assignment(_alias((s_axi_lite_arready)(arready_out_i)))(_simpleassign BUF)(_trgt(16))(_sens(57)))))
			(line__17113(_arch 4 0 17113(_assignment(_alias((s_axi_lite_rvalid)(rvalid_out_i)))(_simpleassign BUF)(_trgt(18))(_sens(61)))))
			(line__17115(_arch 5 0 17115(_assignment(_trgt(22(8))))))
			(line__17116(_arch 6 0 17116(_assignment(_alias((axi2ip_lite_rdaddr(d_7_2))(axi2ip_rdaddr_captured(d_7_2))))(_trgt(22(d_7_2)))(_sens(73(d_7_2))))))
			(line__17117(_arch 7 0 17117(_assignment(_trgt(22(1))))))
			(line__17118(_arch 8 0 17118(_assignment(_trgt(22(0))))))
			(line__17121(_arch 9 0 17121(_assignment(_trgt(26(8))))))
			(line__17122(_arch 10 0 17122(_assignment(_trgt(26(1))))))
			(line__17123(_arch 11 0 17123(_assignment(_trgt(26(0))))))
			(line__17124(_arch 12 0 17124(_assignment(_trgt(30(8))))))
			(line__17125(_arch 13 0 17125(_assignment(_trgt(30(1))))))
			(line__17126(_arch 14 0 17126(_assignment(_trgt(30(0))))))
			(line__17127(_arch 15 0 17127(_assignment(_trgt(12)))))
			(line__17128(_arch 16 0 17128(_assignment(_trgt(21)))))
			(REG_INPUTS(_arch 17 0 17133(_prcs(_trgt(34)(35)(36)(37)(38)(39))(_sens(0)(1)(6)(8)(9)(11)(15)(17))(_dssslsensitivity 1))))
			(line__17162(_arch 18 0 17162(_assignment(_alias((sig_awvalid_arrived)(awvalid)))(_simpleassign BUF)(_trgt(81))(_sens(34)))))
			(line__17163(_arch 19 0 17163(_assignment(_alias((sig_wvalid_arrived)(wvalid)))(_simpleassign BUF)(_trgt(83))(_sens(35)))))
			(D1_LITE_WR_ADDR_PHASE_DETECT(_arch 20 0 17165(_prcs(_trgt(80))(_sens(0)(43)(81)(1))(_dssslsensitivity 1))))
			(AXI4_LITE_WR_STARTED(_arch 21 0 17176(_prcs(_trgt(43))(_sens(0)(42)(1))(_dssslsensitivity 1)(_read(82)))))
			(line__17188(_arch 22 0 17188(_assignment(_trgt(82))(_sens(43)(80)(81)))))
			(CAPTURE_AWADDR(_arch 23 0 17191(_prcs(_trgt(76(d_7_2)))(_sens(0)(37(d_7_2))(1))(_dssslsensitivity 1)(_read(82)))))
			(GEN_LITE_AWREADY(_arch 24 0 17206(_prcs(_trgt(44))(_sens(0)(82)(1))(_dssslsensitivity 1))))
			(GEN_WR_ADDR_PHASE_TO_DATA_PHASE(_arch 25 0 17217(_prcs(_trgt(84))(_sens(0)(45)(1))(_dssslsensitivity 1)(_read(44)))))
			(line__17358(_arch 42 0 17358(_assignment(_alias((sig_arvalid_arrived)(arvalid)))(_simpleassign BUF)(_trgt(50))(_sens(36)))))
			(D1_LITE_RD_DETECT(_arch 43 0 17360(_prcs(_trgt(51))(_sens(0)(49)(50)(1))(_dssslsensitivity 1))))
			(AXI4_LITE_RD_STARTED(_arch 44 0 17371(_prcs(_trgt(49))(_sens(0)(48)(1))(_dssslsensitivity 1)(_read(55)))))
			(line__17382(_arch 45 0 17382(_assignment(_trgt(55))(_sens(49)(50)(51)))))
			(line__17383(_arch 46 0 17383(_assignment(_trgt(48))(_sens(61)(19)))))
			(CAPTURE_ARADDR(_arch 47 0 17385(_prcs(_trgt(73(d_7_2)))(_sens(0)(39(d_7_2))(1))(_dssslsensitivity 1)(_read(55)))))
			(line__17410(_arch 48 0 17410(_assignment(_trgt(67))(_sens(73(4))(73(5))(73(6))(73(7))))))
			(line__17412(_arch 49 0 17412(_assignment(_trgt(68))(_sens(73(4))(73(5))(73(6))(73(7))))))
			(line__17417(_arch 50 0 17417(_assignment(_trgt(65))(_sens(73(4))(73(7))(73(5))(73(6))))))
			(line__17433(_arch 51 0 17433(_assignment(_trgt(66))(_sens(73(6))(73(4))(73(5))(73(7))))))
			(AXI4_LITE_WRESP_PROCESS(_arch 52 0 17452(_prcs(_trgt(47))(_sens(0)(47)(62)(1)(14))(_dssslsensitivity 1))))
			(line__17471(_arch 53 0 17471(_assignment(_trgt(42))(_sens(47)(14)))))
			(line__17475(_arch 54 0 17475(_assignment(_alias((axi2ip_common_region_1_rden)(addr_region_1_common_rden_cmb)))(_simpleassign BUF)(_trgt(31))(_sens(67)))))
		)
		(_subprogram
			(_ext clog2(4 3))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{1~downto~0}~15(2 ~STD_LOGIC_VECTOR{1~downto~0}~15)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.OKAY_RESP(2 OKAY_RESP)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
	)
	(_part (73(4))(73(5))(73(6))(73(7))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(axi_vdma_pkg))(ieee(NUMERIC_STD))(lib_pkg_v1_0_2(lib_pkg))(ieee(std_logic_misc))(unisim(VCOMPONENTS)))
	(_static
		(33686018 514)
		(33686018 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . implementation 219 -1)
)
V 000055 55 31301         1580965287086 implementation
(_unit VHDL(axi_vdma_register 0 18566(implementation 0 18718))
	(_version vde)
	(_time 1580965287087 2020.02.05 23:01:27)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_vdma_v6_3/hdl/axi_vdma_v6_3_rfs.vhd\))
	(_parameters tan)
	(_code f8f7aaa9f8afa5edaef9afabeca2fdfef9fdaefffafefd)
	(_ent
		(_time 1580965287076)
	)
	(_generate DISABLE_DMACR_DELAY_CNTR 0 18844(_if 99)
		(_object
			(_prcs
				(line__18847(_arch 12 0 18847(_assignment(_alias((irqdelay_wren)(_string \"0"\)))(_trgt(15)))))
				(line__18849(_arch 13 0 18849(_assignment(_trgt(51(d_31_24))))))
			)
		)
	)
	(_generate ENABLE_DMACR_DELAY_CNTR 0 18857(_if 100)
		(_object
			(_prcs
				(DMACR_DELAY(_arch 14 0 18860(_prcs(_trgt(51(d_31_24)))(_sens(0)(1)(3(d_31_24)))(_dssslsensitivity 1)(_read(2(0))))))
				(line__18875(_arch 15 0 18875(_assignment(_trgt(82))(_sens(51(d_31_24))(3(d_31_24))))))
				(NEW_DELAY_WRITE(_arch 16 0 18880(_prcs(_trgt(88))(_sens(0)(82)(1)(2(0)))(_dssslsensitivity 1))))
				(line__18896(_arch 17 0 18896(_assignment(_trgt(15))(_sens(87)(88)(11)))))
			)
		)
	)
	(_generate DISABLE_DMACR_FRM_CNTR 0 18907(_if 101)
		(_object
			(_prcs
				(line__18910(_arch 18 0 18910(_assignment(_alias((irqthresh_wren)(_string \"0"\)))(_trgt(16)))))
				(line__18912(_arch 19 0 18912(_assignment(_trgt(51(d_23_16))))))
			)
		)
	)
	(_generate ENABLE_DMACR_FRM_CNTR 0 18923(_if 102)
		(_object
			(_prcs
				(line__18927(_arch 20 0 18927(_assignment(_trgt(84))(_sens(3(d_23_16))))))
				(DMACR_THRESH(_arch 21 0 18931(_prcs(_trgt(51(d_23_16)))(_sens(0)(84)(1)(3(d_23_16)))(_dssslsensitivity 1)(_read(2(0))))))
				(line__18956(_arch 22 0 18956(_assignment(_trgt(83))(_sens(51(d_23_16))(3(d_23_16))))))
				(NEW_THRESH_WRITE(_arch 23 0 18961(_prcs(_trgt(89))(_sens(0)(83)(1)(2(0)))(_dssslsensitivity 1))))
				(line__18979(_arch 24 0 18979(_assignment(_trgt(16))(_sens(87)(89)))))
			)
		)
	)
	(_generate GEN_NO_INTERNAL_GENLOCK 0 19003(_if 103)
		(_generate DS_GEN_DMACR_REGISTER 0 19007(_if 104)
			(_object
				(_prcs
					(DS_DMACR_REGISTER(_arch 26 0 19009(_prcs(_trgt(51(d_14_4)))(_sens(0)(1)(3(4))(3(d_6_5))(3(d_11_8))(3(12))(3(13))(3(14)))(_dssslsensitivity 1)(_read(2(0))))))
				)
			)
		)
		(_generate DM_GEN_DMACR_REGISTER 0 19032(_if 105)
			(_object
				(_prcs
					(DM_DMACR_REGISTER(_arch 27 0 19034(_prcs(_trgt(51(d_14_4)))(_sens(0)(1)(3(4))(3(d_6_5))(3(d_11_8))(3(12))(3(13))(3(14)))(_dssslsensitivity 1)(_read(2(0))))))
				)
			)
		)
		(_generate S_GEN_DMACR_REGISTER 0 19058(_if 106)
			(_object
				(_prcs
					(S_DMACR_REGISTER(_arch 28 0 19060(_prcs(_trgt(51(d_14_4)))(_sens(0)(1)(3(4))(3(d_6_5))(3(d_11_8))(3(12))(3(13))(3(14)))(_dssslsensitivity 1)(_read(2(0))))))
				)
			)
		)
	)
	(_generate GEN_FOR_INTERNAL_GENLOCK 0 19093(_if 107)
		(_generate DS_GEN_DMACR_REGISTER 0 19096(_if 108)
			(_object
				(_prcs
					(DS_DMACR_REGISTER(_arch 29 0 19098(_prcs(_trgt(51(d_14_4))(51(d_6_4))(51(7))(51(d_14_8)))(_sens(0)(1)(3(4))(3(d_6_5))(3(7))(3(d_11_8))(3(12))(3(13))(3(14)))(_dssslsensitivity 1)(_read(2(0))))))
				)
			)
		)
		(_generate DM_GEN_DMACR_REGISTER 0 19124(_if 109)
			(_object
				(_prcs
					(DM_DMACR_REGISTER(_arch 30 0 19126(_prcs(_trgt(51(d_14_4))(51(d_6_4))(51(7))(51(d_14_8)))(_sens(0)(1)(3(4))(3(d_6_5))(3(7))(3(d_11_8))(3(12))(3(13))(3(14)))(_dssslsensitivity 1)(_read(2(0))))))
				)
			)
		)
		(_generate S_GEN_DMACR_REGISTER 0 19154(_if 110)
			(_object
				(_prcs
					(S_DMACR_REGISTER(_arch 31 0 19156(_prcs(_trgt(51(d_14_4))(51(d_6_4))(51(7))(51(d_14_8)))(_sens(0)(1)(3(4))(3(d_6_5))(3(7))(3(d_11_8))(3(12))(3(13))(3(14)))(_dssslsensitivity 1)(_read(2(0))))))
				)
			)
		)
	)
	(_generate M_GEN_DMACR_REGISTER 0 19212(_if 111)
		(_object
			(_prcs
				(M_DMACR_REGISTER(_arch 32 0 19214(_prcs(_trgt(51(d_14_4)))(_sens(0)(1)(3(4))(3(d_6_5))(3(12))(3(13))(3(14)))(_dssslsensitivity 1)(_read(2(0))))))
			)
		)
	)
	(_generate DS_GEN_SYNCEN_BIT 0 19245(_if 112)
		(_object
			(_prcs
				(DS_DMACR_SYNCEN(_arch 33 0 19247(_prcs(_trgt(51(15))(51(3)))(_sens(0)(1)(3(3)))(_dssslsensitivity 1)(_read(2(0))))))
			)
		)
	)
	(_generate DM_GEN_SYNCEN_BIT 0 19266(_if 113)
		(_object
			(_prcs
				(DM_DMACR_SYNCEN(_arch 34 0 19268(_prcs(_trgt(51(15))(51(3)))(_sens(0)(1)(3(15))(3(3)))(_dssslsensitivity 1)(_read(2(0))))))
			)
		)
	)
	(_generate GEN_SYNCEN_BIT 0 19294(_if 114)
		(_object
			(_prcs
				(DMACR_SYNCEN(_arch 35 0 19296(_prcs(_trgt(51(15))(51(3)))(_sens(0)(1)(3(3)))(_dssslsensitivity 1)(_read(2(0))))))
			)
		)
	)
	(_generate GEN_NOSYNCEN_BIT 0 19313(_if 115)
		(_object
			(_prcs
				(line__19315(_arch 36 0 19315(_assignment(_trgt(51(3))))))
				(M_DMACR_REPEAT_EN(_arch 37 0 19317(_prcs(_trgt(51(15)))(_sens(0)(1)(3(15)))(_dssslsensitivity 1)(_read(2(0))))))
			)
		)
	)
	(_generate GEN_FOR_SG 0 19420(_if 116)
		(_object
			(_prcs
				(DMASR_IDLE(_arch 44 0 19422(_prcs(_trgt(61))(_sens(0)(1)(6)(8))(_dssslsensitivity 1)(_read(7)))))
			)
		)
	)
	(_generate GEN_NO_SG 0 19437(_if 117)
		(_object
			(_prcs
				(line__19439(_arch 45 0 19439(_assignment(_alias((idle)(_string \"0"\)))(_trgt(61)))))
			)
		)
	)
	(_generate MM2S_ERR_FOR_IRQ 0 19447(_if 118)
		(_object
			(_prcs
				(line__19450(_arch 46 0 19450(_assignment(_trgt(62))(_sens(65)(66)(68)(70)(71)(72)(73)))))
				(FRMSTR_REGISTER(_arch 47 0 19459(_prcs(_trgt(91))(_sens(0)(34)(1))(_dssslsensitivity 1)(_read(62)))))
			)
		)
	)
	(_generate S2MM_ERR_FOR_IRQ 0 19478(_if 119)
		(_object
			(_prcs
				(line__19481(_arch 48 0 19481(_assignment(_trgt(63))(_sens(65)(66)(68)(70)(71)(72)(73)))))
				(line__19491(_arch 49 0 19491(_assignment(_trgt(62))(_sens(50(3))(50(2))(50(1))(50(0))(64)(65)(66)(67)(69)(70)(71)(72)(73)))))
				(FRMSTR_REGISTER(_arch 50 0 19501(_prcs(_trgt(91))(_sens(0)(34)(1))(_dssslsensitivity 1)(_read(63)))))
				(DMAINTERR_MINUS_FRAME_ERRORS(_arch 51 0 19515(_prcs(_trgt(69))(_sens(0)(69)(22)(1)(2(1))(3(4)))(_dssslsensitivity 1))))
			)
		)
	)
	(_generate GEN_FOR_NO_FLUSH 0 19544(_if 120)
		(_object
			(_prcs
				(line__19546(_arch 53 0 19546(_assignment(_alias((s2mm_fsize_more_or_sof_late_bit)(_string \"0"\)))(_trgt(67)))))
				(DMASR_FSIZEERR(_arch 54 0 19558(_prcs(_trgt(64))(_sens(0)(1))(_dssslsensitivity 1)(_read(18)))))
			)
		)
	)
	(_generate GEN_FOR_FLUSH 0 19595(_if 121)
		(_object
			(_prcs
				(DMASR_FSIZEERR(_arch 55 0 19617(_prcs(_trgt(64))(_sens(0)(64)(18)(1)(2(1))(3(7)))(_dssslsensitivity 1))))
				(DMASR_FSIZE_MORE_OR_SOF_LATE_ERR(_arch 56 0 19637(_prcs(_trgt(67))(_sens(0)(67)(21)(1)(2(1))(3(11)))(_dssslsensitivity 1))))
			)
		)
	)
	(_generate GEN_SCATTER_GATHER_MODE 0 19914(_if 122)
		(_generate GEN_SG_ADDR_EQL64 0 20016(_if 123)
			(_object
				(_prcs
					(CURDESC_MSB_REGISTER(_arch 75 0 20018(_prcs(_trgt(54))(_sens(0)(51(0))(52(0))(79)(28(_range 124))(31)(32(_range 125))(1)(2(3))(3))(_dssslsensitivity 1)(_read(80)(28(_range 126))(32(_range 127))))))
					(TAILDESC_MSB_REGISTER(_arch 76 0 20052(_prcs(_trgt(56))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(2(5))))))
				)
			)
		)
		(_generate GEN_SG_ADDR_EQL32 0 20066(_if 128)
			(_object
				(_prcs
					(line__20068(_arch 77 0 20068(_assignment(_trgt(54)))))
					(line__20069(_arch 78 0 20069(_assignment(_trgt(56)))))
				)
			)
		)
		(_generate GEN_TAILUPDATE_EQL32 0 20074(_if 129)
			(_object
				(_prcs
					(TAILPNTR_UPDT_PROCESS(_arch 79 0 20076(_prcs(_trgt(36))(_sens(0)(51(0))(1)(2(4)))(_dssslsensitivity 1))))
				)
			)
		)
		(_generate GEN_TAILUPDATE_EQL64 0 20093(_if 130)
			(_object
				(_prcs
					(TAILPNTR_UPDT_PROCESS(_arch 80 0 20095(_prcs(_trgt(36))(_sens(0)(51(0))(1)(2(5)))(_dssslsensitivity 1))))
				)
			)
		)
		(_object
			(_prcs
				(line__19916(_arch 70 0 19916(_assignment(_trgt(49)))))
				(DMASR_SGSLVERR(_arch 71 0 19922(_prcs(_trgt(72))(_sens(0)(1))(_dssslsensitivity 1)(_read(26)))))
				(DMASR_SGDECERR(_arch 72 0 19938(_prcs(_trgt(73))(_sens(0)(1))(_dssslsensitivity 1)(_read(27)))))
				(CURDESC_LSB_REGISTER(_arch 73 0 19954(_prcs(_trgt(53)(80))(_sens(0)(51(0))(52(0))(79)(80)(28(d_31_5))(31)(32(d_31_5))(1)(2(2))(3(d_31_5)))(_dssslsensitivity 1))))
				(TAILDESC_LSB_REGISTER(_arch 74 0 19999(_prcs(_trgt(55))(_sens(0)(1)(3(d_31_5)))(_dssslsensitivity 1)(_read(2(4))))))
			)
		)
	)
	(_generate GEN_NO_SCATTER_GATHER_MODE 0 20114(_if 131)
		(_generate GEN_NO_REG_INDEX_REG 0 20126(_if 132)
			(_object
				(_prcs
					(line__20128(_arch 88 0 20128(_assignment(_trgt(49)))))
				)
			)
		)
		(_generate GEN_REG_INDEX_REG 0 20133(_if 133)
			(_object
				(_prcs
					(reg_index(_arch 89 0 20138(_prcs(_trgt(49(0))(49))(_sens(0)(1)(3(0)))(_dssslsensitivity 1)(_read(2(5))))))
				)
			)
		)
		(_object
			(_prcs
				(line__20117(_arch 81 0 20117(_assignment(_alias((sg_decerr)(_string \"0"\)))(_trgt(73)))))
				(line__20118(_arch 82 0 20118(_assignment(_alias((sg_slverr)(_string \"0"\)))(_trgt(72)))))
				(line__20119(_arch 83 0 20119(_assignment(_trgt(53)))))
				(line__20120(_arch 84 0 20120(_assignment(_trgt(54)))))
				(line__20121(_arch 85 0 20121(_assignment(_trgt(55)))))
				(line__20122(_arch 86 0 20122(_assignment(_trgt(56)))))
				(line__20123(_arch 87 0 20123(_assignment(_alias((tailpntr_updated)(_string \"0"\)))(_trgt(36)))))
			)
		)
	)
	(_generate ENABLE_NUM_FRMSTR_REGISTER 0 20163(_if 134)
		(_object
			(_prcs
				(NUM_FRMSTR_REGISTER(_arch 90 0 20168(_prcs(_trgt(58))(_sens(0)(90)(1)(3(d_5_0)))(_dssslsensitivity 1)(_mon)(_read(2(6))))))
				(line__20186(_arch 91 0 20186(_assignment(_trgt(90))(_sens(3(d_5_0))))))
				(line__20190(_arch 92 0 20190(_assignment(_alias((num_frame_store_regmux_i)(num_frame_store_i)))(_trgt(57))(_sens(58)))))
			)
		)
	)
	(_generate DISABLE_NUM_FRMSTR_REGISTER 0 20195(_if 135)
		(_object
			(_prcs
				(line__20198(_arch 93 0 20198(_assignment(_trgt(58))(_mon))))
				(line__20200(_arch 94 0 20200(_assignment(_trgt(57)))))
			)
		)
	)
	(_generate ENABLE_LB_THRESH_REGISTER 0 20213(_if 136)
		(_object
			(_prcs
				(LB_THRESH_REGISTER(_arch 95 0 20216(_prcs(_trgt(59))(_sens(0)(1)(3(d_16_0)))(_dssslsensitivity 1)(_mon)(_read(2(7))))))
			)
		)
	)
	(_generate DISABLE_LB_THRESH_REGISTER 0 20231(_if 137)
		(_object
			(_prcs
				(line__20234(_arch 96 0 20234(_assignment(_trgt(59)))))
			)
		)
	)
	(_generate DMA_IRQ_MASK_GEN 0 20239(_if 138)
		(_object
			(_prcs
				(dma_irq_mask(_arch 97 0 20245(_prcs(_trgt(50(d_3_0))(50))(_sens(0)(1)(3(d_3_0)))(_dssslsensitivity 1)(_read(2(3))))))
			)
		)
	)
	(_generate NO_DMA_IRQ_MASK_GEN 0 20258(_if 139)
		(_object
			(_prcs
				(line__20261(_arch 98 0 20261(_assignment(_trgt(50)))))
			)
		)
	)
	(_object
		(_gen(_int C_NUM_REGISTERS -1 0 18568 \8\ (_ent gms((i 8)))))
		(_type(_int ~INTEGER~range~1~to~32~12 0 18569(_scalar (_to i 1 i 32))))
		(_gen(_int C_NUM_FSTORES 0 0 18569 \3\ (_ent gms((i 3)))))
		(_type(_int ~INTEGER~range~1~to~32~121 0 18570(_scalar (_to i 1 i 32))))
		(_gen(_int C_NUM_FSTORES_64 1 0 18570 \3\ (_ent gms((i 3)))))
		(_type(_int ~INTEGER~range~0~to~1~12 0 18571(_scalar (_to i 0 i 1))))
		(_gen(_int C_CHANNEL_IS_MM2S 2 0 18571 \1\ (_ent gms((i 1)))))
		(_type(_int ~INTEGER~range~1~to~65536~12 0 18573(_scalar (_to i 1 i 65536))))
		(_gen(_int C_LINEBUFFER_THRESH 3 0 18573 \1\ (_ent gms((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~122 0 18577(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_DEBUG_ALL 4 0 18577 \1\ (_ent gms((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~123 0 18579(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_DEBUG_INFO_0 5 0 18579 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~124 0 18581(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_DEBUG_INFO_1 6 0 18581 \1\ (_ent gms((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~125 0 18583(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_DEBUG_INFO_2 7 0 18583 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~126 0 18585(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_DEBUG_INFO_3 8 0 18585 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~127 0 18587(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_DEBUG_INFO_4 9 0 18587 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~128 0 18589(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_DEBUG_INFO_5 10 0 18589 \1\ (_ent gms((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~129 0 18591(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_DEBUG_INFO_6 11 0 18591 \1\ (_ent gms((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~1210 0 18593(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_DEBUG_INFO_7 12 0 18593 \1\ (_ent gms((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~1211 0 18595(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_DEBUG_INFO_8 13 0 18595 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~1212 0 18597(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_DEBUG_INFO_9 14 0 18597 \1\ (_ent gms((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~1213 0 18599(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_DEBUG_INFO_10 15 0 18599 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~1214 0 18601(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_DEBUG_INFO_11 16 0 18601 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~1215 0 18603(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_DEBUG_INFO_12 17 0 18603 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~1216 0 18605(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_DEBUG_INFO_13 18 0 18605 \1\ (_ent gms((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~1217 0 18607(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_DEBUG_INFO_14 19 0 18607 \1\ (_ent gms((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~1218 0 18609(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_DEBUG_INFO_15 20 0 18609 \1\ (_ent gms((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~1219 0 18616(_scalar (_to i 0 i 1))))
		(_gen(_int C_INTERNAL_GENLOCK_ENABLE 21 0 18616 \0\ (_ent gms((i 0)))))
		(_type(_int ~INTEGER~range~0~to~1~1220 0 18618(_scalar (_to i 0 i 1))))
		(_gen(_int C_INCLUDE_SG 22 0 18618 \1\ (_ent gms((i 1)))))
		(_type(_int ~INTEGER~range~0~to~3~12 0 18619(_scalar (_to i 0 i 3))))
		(_gen(_int C_GENLOCK_MODE 23 0 18619 \0\ (_ent gms((i 0)))))
		(_type(_int ~INTEGER~range~0~to~1~1221 0 18620(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_FLUSH_ON_FSYNC 24 0 18620 \0\ (_ent gms((i 0)))))
		(_type(_int ~INTEGER~range~32~to~32~12 0 18621(_scalar (_to i 32 i 32))))
		(_gen(_int C_S_AXI_LITE_DATA_WIDTH 25 0 18621 \32\ (_ent gms((i 32)))))
		(_type(_int ~INTEGER~range~32~to~64~12 0 18622(_scalar (_to i 32 i 64))))
		(_gen(_int C_M_AXI_SG_ADDR_WIDTH 26 0 18622 \32\ (_ent gms((i 32)))))
		(_port(_int prmry_aclk -2 0 18625(_ent(_in)(_event))))
		(_port(_int prmry_resetn -2 0 18626(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_NUM_REGISTERS-1~downto~0}~12 0 18629(_array -2((_dto c 140 i 0)))))
		(_port(_int axi2ip_wrce 27 0 18629(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_LITE_DATA_WIDTH-1~downto~0}~12 0 18631(_array -2((_dto c 141 i 0)))))
		(_port(_int axi2ip_wrdata 28 0 18631(_ent(_in))))
		(_port(_int stop_dma -2 0 18634(_ent(_in))))
		(_port(_int halted_clr -2 0 18635(_ent(_in))))
		(_port(_int halted_set -2 0 18636(_ent(_in))))
		(_port(_int idle_set -2 0 18637(_ent(_in))))
		(_port(_int idle_clr -2 0 18638(_ent(_in))))
		(_port(_int ioc_irq_set -2 0 18639(_ent(_in))))
		(_port(_int dly_irq_set -2 0 18640(_ent(_in))))
		(_port(_int frame_sync -2 0 18641(_ent(_in))))
		(_port(_int fsync_mask -2 0 18642(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 18643(_array -2((_dto i 7 i 0)))))
		(_port(_int irqdelay_status 29 0 18643(_ent(_in))))
		(_port(_int irqthresh_status 29 0 18644(_ent(_in))))
		(_port(_int irqdelay_wren -2 0 18645(_ent(_out))))
		(_port(_int irqthresh_wren -2 0 18646(_ent(_out))))
		(_port(_int dlyirq_dsble -2 0 18647(_ent(_out))))
		(_port(_int fsize_mismatch_err -2 0 18652(_ent(_in))))
		(_port(_int lsize_mismatch_err -2 0 18653(_ent(_in))))
		(_port(_int lsize_more_mismatch_err -2 0 18654(_ent(_in))))
		(_port(_int s2mm_fsize_more_or_sof_late -2 0 18655(_ent(_in))))
		(_port(_int dma_interr_set_minus_frame_errors -2 0 18658(_ent(_in))))
		(_port(_int dma_interr_set -2 0 18659(_ent(_in))))
		(_port(_int dma_slverr_set -2 0 18660(_ent(_in))))
		(_port(_int dma_decerr_set -2 0 18661(_ent(_in))))
		(_port(_int ftch_slverr_set -2 0 18662(_ent(_in))))
		(_port(_int ftch_decerr_set -2 0 18663(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_SG_ADDR_WIDTH-1~downto~0}~12 0 18664(_array -2((_dto c 142 i 0)))))
		(_port(_int ftch_err_addr 30 0 18664(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{FRAME_NUMBER_WIDTH-1~downto~0}~12 0 18666(_array -2((_dto i 4 i 0)))))
		(_port(_int frmstr_err_addr 31 0 18666(_ent(_in))))
		(_port(_int soft_reset_clr -2 0 18668(_ent(_in))))
		(_port(_int update_curdesc -2 0 18671(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_SG_ADDR_WIDTH-1~downto~0}~1223 0 18672(_array -2((_dto c 143 i 0)))))
		(_port(_int new_curdesc 32 0 18672(_ent(_in))))
		(_port(_int update_frmstore -2 0 18674(_ent(_in))))
		(_port(_int new_frmstr 31 0 18675(_ent(_in))))
		(_port(_int frm_store 31 0 18677(_ent(_out))))
		(_port(_int tailpntr_updated -2 0 18681(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_LITE_DATA_WIDTH-1~downto~0}~1225 0 18684(_array -2((_dto c 144 i 0)))))
		(_port(_int dma_irq_mask 33 0 18684(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_LITE_DATA_WIDTH-1~downto~0}~1227 0 18687(_array -2((_dto c 145 i 0)))))
		(_port(_int reg_index 34 0 18687(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_LITE_DATA_WIDTH-1~downto~0}~1229 0 18691(_array -2((_dto c 146 i 0)))))
		(_port(_int dmacr 35 0 18691(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_LITE_DATA_WIDTH-1~downto~0}~1231 0 18693(_array -2((_dto c 147 i 0)))))
		(_port(_int dmasr 36 0 18693(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_LITE_DATA_WIDTH-1~downto~0}~1233 0 18695(_array -2((_dto c 148 i 0)))))
		(_port(_int curdesc_lsb 37 0 18695(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_LITE_DATA_WIDTH-1~downto~0}~1235 0 18697(_array -2((_dto c 149 i 0)))))
		(_port(_int curdesc_msb 38 0 18697(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_LITE_DATA_WIDTH-1~downto~0}~1237 0 18699(_array -2((_dto c 150 i 0)))))
		(_port(_int taildesc_lsb 39 0 18699(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_LITE_DATA_WIDTH-1~downto~0}~1239 0 18701(_array -2((_dto c 151 i 0)))))
		(_port(_int taildesc_msb 40 0 18701(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{FRMSTORE_MSB_BIT~downto~0}~12 0 18703(_array -2((_dto i 5 i 0)))))
		(_port(_int num_frame_store_regmux 41 0 18703(_ent(_out))))
		(_port(_int num_frame_store 41 0 18705(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{THRESH_MSB_BIT~downto~0}~12 0 18707(_array -2((_dto i 16 i 0)))))
		(_port(_int linebuf_threshold 42 0 18707(_ent(_out))))
		(_port(_int introut -2 0 18710(_ent(_out))))
		(_cnst(_int DMACR_INDEX -1 0 18731(_arch((i 0)))))
		(_cnst(_int DMASR_INDEX -1 0 18732(_arch((i 1)))))
		(_cnst(_int CURDESC_LSB_INDEX -1 0 18733(_arch((i 2)))))
		(_cnst(_int CURDESC_MSB_INDEX -1 0 18734(_arch((i 3)))))
		(_cnst(_int TAILDESC_LSB_INDEX -1 0 18735(_arch((i 4)))))
		(_cnst(_int TAILDESC_MSB_INDEX -1 0 18736(_arch((i 5)))))
		(_cnst(_int FRAME_STORE_INDEX -1 0 18737(_arch((i 6)))))
		(_cnst(_int THRESHOLD_INDEX -1 0 18738(_arch((i 7)))))
		(_cnst(_int REG_IND -1 0 18739(_arch((i 5)))))
		(_cnst(_int DMA_IRQ_MASK_IND -1 0 18740(_arch((i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18744(_array -2((_dto i 31 i 0)))))
		(_cnst(_int ZERO_VALUE 43 0 18744(_arch((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_LITE_DATA_WIDTH-1~downto~0}~13 0 18749(_array -2((_dto c 152 i 0)))))
		(_sig(_int reg_index_i 44 0 18749(_arch(_uni((_others(i 2)))))))
		(_sig(_int dma_irq_mask_i 44 0 18752(_arch(_uni((_others(i 2)))))))
		(_sig(_int dmacr_i 44 0 18758(_arch(_uni((_others(i 2)))))))
		(_sig(_int dmasr_i 44 0 18760(_arch(_uni((_others(i 2)))))))
		(_sig(_int curdesc_lsb_i 44 0 18762(_arch(_uni((_others(i 2)))))))
		(_sig(_int curdesc_msb_i 44 0 18764(_arch(_uni((_others(i 2)))))))
		(_sig(_int taildesc_lsb_i 44 0 18766(_arch(_uni((_others(i 2)))))))
		(_sig(_int taildesc_msb_i 44 0 18768(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{FRMSTORE_MSB_BIT~downto~0}~13 0 18770(_array -2((_dto i 5 i 0)))))
		(_sig(_int num_frame_store_regmux_i 45 0 18770(_arch(_uni((_others(i 2)))))))
		(_sig(_int num_frame_store_i 45 0 18772(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{LINEBUFFER_THRESH_WIDTH-1~downto~0}~13 0 18774(_array -2((_dto i 16 i 0)))))
		(_sig(_int linebuf_threshold_i 46 0 18774(_arch(_uni((_others(i 2)))))))
		(_sig(_int halted -2 0 18778(_arch(_uni((i 2))))))
		(_sig(_int idle -2 0 18779(_arch(_uni((i 2))))))
		(_sig(_int err -2 0 18780(_arch(_uni((i 2))))))
		(_sig(_int err_p -2 0 18781(_arch(_uni((i 2))))))
		(_sig(_int fsize_err -2 0 18782(_arch(_uni((i 2))))))
		(_sig(_int lsize_err -2 0 18783(_arch(_uni((i 2))))))
		(_sig(_int lsize_more_err -2 0 18784(_arch(_uni((i 2))))))
		(_sig(_int s2mm_fsize_more_or_sof_late_bit -2 0 18785(_arch(_uni((i 2))))))
		(_sig(_int dma_interr -2 0 18786(_arch(_uni((i 2))))))
		(_sig(_int dma_interr_minus_frame_errors -2 0 18787(_arch(_uni((i 2))))))
		(_sig(_int dma_slverr -2 0 18788(_arch(_uni((i 2))))))
		(_sig(_int dma_decerr -2 0 18789(_arch(_uni((i 2))))))
		(_sig(_int sg_slverr -2 0 18790(_arch(_uni((i 2))))))
		(_sig(_int sg_decerr -2 0 18791(_arch(_uni((i 2))))))
		(_sig(_int ioc_irq -2 0 18792(_arch(_uni((i 2))))))
		(_sig(_int dly_irq -2 0 18793(_arch(_uni((i 2))))))
		(_sig(_int err_d1 -2 0 18794(_arch(_uni((i 2))))))
		(_sig(_int err_re -2 0 18795(_arch(_uni((i 2))))))
		(_sig(_int err_irq -2 0 18797(_arch(_uni((i 2))))))
		(_sig(_int sg_ftch_err -2 0 18799(_arch(_uni((i 2))))))
		(_sig(_int err_pointer_set -2 0 18800(_arch(_uni((i 2))))))
		(_sig(_int err_frmstore_set -2 0 18801(_arch(_uni((i 2))))))
		(_sig(_int different_delay -2 0 18804(_arch(_uni((i 2))))))
		(_sig(_int different_thresh -2 0 18805(_arch(_uni((i 2))))))
		(_sig(_int threshold_is_zero -2 0 18806(_arch(_uni((i 2))))))
		(_sig(_int soft_reset_i -2 0 18809(_arch(_uni((i 2))))))
		(_sig(_int run_stop_clr -2 0 18810(_arch(_uni((i 2))))))
		(_sig(_int reset_counts -2 0 18811(_arch(_uni((i 2))))))
		(_sig(_int irqdelay_wren_i -2 0 18812(_arch(_uni((i 2))))))
		(_sig(_int irqthresh_wren_i -2 0 18813(_arch(_uni((i 2))))))
		(_sig(_int frmstore_is_zero -2 0 18816(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{FRAME_NUMBER_WIDTH-1~downto~0}~13 0 18817(_array -2((_dto i 4 i 0)))))
		(_sig(_int frm_store_i 47 0 18817(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__18825(_arch 0 0 18825(_assignment(_alias((frm_store)(frm_store_i)))(_trgt(35))(_sens(91)))))
			(line__18826(_arch 1 0 18826(_assignment(_trgt(39))(_sens(51)))))
			(line__18827(_arch 2 0 18827(_assignment(_trgt(40))(_sens(52)))))
			(line__18828(_arch 3 0 18828(_assignment(_trgt(41))(_sens(53)))))
			(line__18829(_arch 4 0 18829(_assignment(_trgt(42))(_sens(54)))))
			(line__18830(_arch 5 0 18830(_assignment(_trgt(43))(_sens(55)))))
			(line__18831(_arch 6 0 18831(_assignment(_trgt(37))(_sens(50)))))
			(line__18832(_arch 7 0 18832(_assignment(_trgt(38))(_sens(49)))))
			(line__18833(_arch 8 0 18833(_assignment(_trgt(44))(_sens(56)))))
			(line__18834(_arch 9 0 18834(_assignment(_alias((num_frame_store)(num_frame_store_i)))(_trgt(46))(_sens(58)))))
			(line__18835(_arch 10 0 18835(_assignment(_alias((num_frame_store_regmux)(num_frame_store_regmux_i)))(_trgt(45))(_sens(57)))))
			(line__18836(_arch 11 0 18836(_assignment(_alias((linebuf_threshold)(linebuf_threshold_i)))(_trgt(47))(_sens(59)))))
			(REG_RESET_IRQ_COUNTS(_arch 25 0 18988(_prcs(_trgt(87))(_sens(0)(30))(_dssslsensitivity 1)(_read(51(2))(1)))))
			(DMACR_RESET(_arch 38 0 19341(_prcs(_trgt(51(2)))(_sens(0)(30)(3(2)))(_dssslsensitivity 1)(_read(85)(2(0))))))
			(line__19355(_arch 39 0 19355(_assignment(_alias((soft_reset_i)(dmacr_i(2))))(_simpleassign BUF)(_trgt(85))(_sens(51(2))))))
			(DMACR_TAILPTREN(_arch 40 0 19360(_prcs(_trgt(51(1)))(_sens(0)(1)(3(1)))(_dssslsensitivity 1)(_read(2(0))))))
			(line__19377(_arch 41 0 19377(_assignment(_trgt(86))(_sens(51(4))(85)(4)(9)))))
			(DMACR_RUNSTOP(_arch 42 0 19385(_prcs(_trgt(51(0)))(_sens(0)(86)(1)(2(0))(3(0)))(_dssslsensitivity 1))))
			(DMASR_HALTED(_arch 43 0 19403(_prcs(_trgt(60))(_sens(0)(1)(6))(_dssslsensitivity 1)(_read(5)))))
			(line__19538(_arch 52 0 19538(_assignment(_trgt(79))(_sens(26)(27)))))
			(DMASR_LSIZE_ERR(_arch 57 0 19659(_prcs(_trgt(65))(_sens(0)(65)(19)(1)(2(1))(3(8)))(_dssslsensitivity 1))))
			(DMASR_LSIZE_MORE_ERR(_arch 58 0 19678(_prcs(_trgt(66))(_sens(0)(66)(20)(1)(2(1))(3(15)))(_dssslsensitivity 1))))
			(DMASR_DMAINTERR(_arch 59 0 19697(_prcs(_trgt(68))(_sens(0)(68)(23)(1)(2(1))(3(4)))(_dssslsensitivity 1))))
			(DMASR_DMASLVERR(_arch 60 0 19721(_prcs(_trgt(70))(_sens(0)(1))(_dssslsensitivity 1)(_read(24)))))
			(DMASR_DMADECERR(_arch 61 0 19737(_prcs(_trgt(71))(_sens(0)(1))(_dssslsensitivity 1)(_read(25)))))
			(DMASR_IOCIRQ(_arch 62 0 19754(_prcs(_trgt(74))(_sens(0)(74)(1)(2(1))(3(12))(9))(_dssslsensitivity 1))))
			(DMASR_DLYIRQ(_arch 63 0 19777(_prcs(_trgt(75))(_sens(0)(75)(1)(2(1))(3(13))(10))(_dssslsensitivity 1))))
			(line__19798(_arch 64 0 19798(_assignment(_trgt(17))(_sens(52(13))(52(0))(12)))))
			(GEN_ERR_RE(_arch 65 0 19805(_prcs(_trgt(76))(_sens(0)(62)(1))(_dssslsensitivity 1))))
			(line__19817(_arch 66 0 19817(_assignment(_trgt(77))(_sens(62)(76)))))
			(DMASR_ERRIRQ(_arch 67 0 19820(_prcs(_trgt(78))(_sens(0)(77)(78)(1)(2(1))(3(14)))(_dssslsensitivity 1))))
			(REG_INTR(_arch 68 0 19843(_prcs(_trgt(48))(_sens(0)(51(14))(51(12))(51(13))(74)(75)(78)(85)(1))(_dssslsensitivity 1))))
			(line__19859(_arch 69 0 19859(_assignment(_trgt(52))(_sens(60)(61)(64)(65)(66)(67)(68)(70)(71)(72)(73)(74)(75)(78)(14)(13)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.FRAME_NUMBER_WIDTH(2 FRAME_NUMBER_WIDTH)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.FRMSTORE_MSB_BIT(2 FRMSTORE_MSB_BIT)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.THRESH_MSB_BIT(2 THRESH_MSB_BIT)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.LINEBUFFER_THRESH_WIDTH(2 LINEBUFFER_THRESH_WIDTH)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.DMACR_IRQDELAY_MSB_BIT(2 DMACR_IRQDELAY_MSB_BIT)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.DMACR_IRQDELAY_LSB_BIT(2 DMACR_IRQDELAY_LSB_BIT)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.DMACR_IRQTHRESH_MSB_BIT(2 DMACR_IRQTHRESH_MSB_BIT)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.DMACR_IRQTHRESH_LSB_BIT(2 DMACR_IRQTHRESH_LSB_BIT)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{7~downto~0}~158(2 ~STD_LOGIC_VECTOR{7~downto~0}~158)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.ONE_THRESHOLD(2 ONE_THRESHOLD)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{7~downto~0}~15(2 ~STD_LOGIC_VECTOR{7~downto~0}~15)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.ZERO_THRESHOLD(2 ZERO_THRESHOLD)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.DMACR_RESET_BIT(2 DMACR_RESET_BIT)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.DMACR_ERR_IRQEN_BIT(2 DMACR_ERR_IRQEN_BIT)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.DMACR_DLY_IRQEN_BIT(2 DMACR_DLY_IRQEN_BIT)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.DMACR_IOC_IRQEN_BIT(2 DMACR_IOC_IRQEN_BIT)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.DMACR_PNTR_NUM_MSB(2 DMACR_PNTR_NUM_MSB)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.DMACR_PNTR_NUM_LSB(2 DMACR_PNTR_NUM_LSB)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.DMACR_FSYNCSEL_MSB(2 DMACR_FSYNCSEL_MSB)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.DMACR_FSYNCSEL_LSB(2 DMACR_FSYNCSEL_LSB)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.DMACR_FRMCNTEN_BIT(2 DMACR_FRMCNTEN_BIT)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.DMACR_GENLOCK_SEL_BIT(2 DMACR_GENLOCK_SEL_BIT)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.DMACR_SYNCEN_BIT(2 DMACR_SYNCEN_BIT)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.DMACR_REPEAT_EN_BIT(2 DMACR_REPEAT_EN_BIT)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.DMACR_CRCLPRK_BIT(2 DMACR_CRCLPRK_BIT)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.DMACR_RS_BIT(2 DMACR_RS_BIT)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.DMASR_DMAINTERR_BIT(2 DMASR_DMAINTERR_BIT)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.DMASR_FSIZEERR_BIT(2 DMASR_FSIZEERR_BIT)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.DMASR_FSIZE_MORE_OR_SOF_LATE_ERR_BIT(2 DMASR_FSIZE_MORE_OR_SOF_LATE_ERR_BIT)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.DMASR_LSIZEERR_BIT(2 DMASR_LSIZEERR_BIT)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.DMASR_LSIZE_MORE_ERR_BIT(2 DMASR_LSIZE_MORE_ERR_BIT)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.DMASR_IOCIRQ_BIT(2 DMASR_IOCIRQ_BIT)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.DMASR_DLYIRQ_BIT(2 DMASR_DLYIRQ_BIT)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.DMASR_HALTED_BIT(2 DMASR_HALTED_BIT)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.DMASR_ERRIRQ_BIT(2 DMASR_ERRIRQ_BIT)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.CURDESC_LOWER_MSB_BIT(2 CURDESC_LOWER_MSB_BIT)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.CURDESC_LOWER_LSB_BIT(2 CURDESC_LOWER_LSB_BIT)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.TAILDESC_LOWER_MSB_BIT(2 TAILDESC_LOWER_MSB_BIT)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.TAILDESC_LOWER_LSB_BIT(2 TAILDESC_LOWER_LSB_BIT)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.FRMSTORE_LSB_BIT(2 FRMSTORE_LSB_BIT)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.NUM_FRM_STORE_WIDTH(2 NUM_FRM_STORE_WIDTH)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{NUM_FRM_STORE_WIDTH-1~downto~0}~1512(2 ~STD_LOGIC_VECTOR{NUM_FRM_STORE_WIDTH-1~downto~0}~1512)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.ONE_FRAMESTORE(2 ONE_FRAMESTORE)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{NUM_FRM_STORE_WIDTH-1~downto~0}~15(2 ~STD_LOGIC_VECTOR{NUM_FRM_STORE_WIDTH-1~downto~0}~15)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.ZERO_FRAMESTORE(2 ZERO_FRAMESTORE)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.THRESH_LSB_BIT(2 THRESH_LSB_BIT)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_part (51(2))(52(13))(52(0))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(axi_vdma_pkg))(ieee(NUMERIC_STD))(ieee(std_logic_misc))(unisim(VCOMPONENTS)))
	(_static
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018 131586)
		(33686018 33686018 131586)
		(33686018 33686018 131586)
		(33686018 131586)
		(131586)
		(33686018 131586)
		(131586)
		(33686018 131586)
		(131586)
		(33686018 33686018 131586)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(33686018 514)
		(33686018 33686018 33686018 33686018 2)
	)
	(_model . implementation 153 -1)
)
V 000055 55 174436        1580965287198 implementation
(_unit VHDL(axi_vdma_regdirect 0 20412(implementation 0 20534))
	(_version vde)
	(_time 1580965287199 2020.02.05 23:01:27)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_vdma_v6_3/hdl/axi_vdma_v6_3_rfs.vhd\))
	(_parameters tan)
	(_code 6669336768313b7332633235723c636067633061646063)
	(_ent
		(_time 1580965287100)
	)
	(_generate S_GEN_DLYSTRIDE_REGISTER 0 20694(_if 1465)
		(_object
			(_prcs
				(S_DLYSTRIDE_REGISTER(_arch 8 0 20696(_prcs(_trgt(12)(13))(_sens(0)(1)(3(d_15_0))(3(d_28_24)))(_dssslsensitivity 1)(_read(48)(2(2))))))
			)
		)
	)
	(_generate M_GEN_DLYSTRIDE_REGISTER 0 20712(_if 1466)
		(_object
			(_prcs
				(line__20714(_arch 9 0 20714(_assignment(_trgt(13)))))
				(M_DLYSTRIDE_REGISTER(_arch 10 0 20715(_prcs(_trgt(12))(_sens(0)(1)(3(d_15_0)))(_dssslsensitivity 1)(_read(48)(2(2))))))
			)
		)
	)
	(_generate DM_GEN_DLYSTRIDE_REGISTER 0 20729(_if 1467)
		(_object
			(_prcs
				(line__20731(_arch 11 0 20731(_assignment(_trgt(13)))))
				(DM_DLYSTRIDE_REGISTER(_arch 12 0 20732(_prcs(_trgt(12))(_sens(0)(1)(3(d_15_0)))(_dssslsensitivity 1)(_read(48)(2(2))))))
			)
		)
	)
	(_generate DS_GEN_DLYSTRIDE_REGISTER 0 20746(_if 1468)
		(_object
			(_prcs
				(line__20748(_arch 13 0 20748(_assignment(_trgt(13)))))
				(DS_DLYSTRIDE_REGISTER(_arch 14 0 20749(_prcs(_trgt(12))(_sens(0)(1)(3(d_15_0)))(_dssslsensitivity 1)(_read(48)(2(2))))))
			)
		)
	)
	(_generate GEN_REG_CONFIG_LOCK_BIT 0 20763(_if 1469)
		(_object
			(_prcs
				(REG_CONFIG_LOCKED(_arch 15 0 20766(_prcs(_trgt(48))(_sens(0)(1)(5))(_dssslsensitivity 1)(_read(2(0))))))
			)
		)
	)
	(_generate GEN_NO_REG_CONFIG_LOCK_BIT 0 20782(_if 1470)
		(_object
			(_prcs
				(line__20785(_arch 16 0 20785(_assignment(_alias((reg_config_locked_i)(_string \"0"\)))(_trgt(48)))))
			)
		)
	)
	(_generate GEN_NUM_FSTORES_1 0 20843(_if 1471)
		(_object
			(_prcs
				(START_ADDR1(_arch 17 0 20846(_prcs(_trgt(52))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(3))))))
				(line__20857(_arch 18 0 20857(_assignment(_trgt(53)))))
				(line__20858(_arch 19 0 20858(_assignment(_trgt(54)))))
				(line__20859(_arch 20 0 20859(_assignment(_trgt(55)))))
				(line__20860(_arch 21 0 20860(_assignment(_trgt(56)))))
				(line__20861(_arch 22 0 20861(_assignment(_trgt(57)))))
				(line__20862(_arch 23 0 20862(_assignment(_trgt(58)))))
				(line__20863(_arch 24 0 20863(_assignment(_trgt(59)))))
				(line__20864(_arch 25 0 20864(_assignment(_trgt(60)))))
				(line__20865(_arch 26 0 20865(_assignment(_trgt(61)))))
				(line__20866(_arch 27 0 20866(_assignment(_trgt(62)))))
				(line__20867(_arch 28 0 20867(_assignment(_trgt(63)))))
				(line__20868(_arch 29 0 20868(_assignment(_trgt(64)))))
				(line__20869(_arch 30 0 20869(_assignment(_trgt(65)))))
				(line__20870(_arch 31 0 20870(_assignment(_trgt(66)))))
				(line__20871(_arch 32 0 20871(_assignment(_trgt(67)))))
				(line__20872(_arch 33 0 20872(_assignment(_trgt(68)))))
				(line__20873(_arch 34 0 20873(_assignment(_trgt(69)))))
				(line__20874(_arch 35 0 20874(_assignment(_trgt(70)))))
				(line__20875(_arch 36 0 20875(_assignment(_trgt(71)))))
				(line__20876(_arch 37 0 20876(_assignment(_trgt(72)))))
				(line__20877(_arch 38 0 20877(_assignment(_trgt(73)))))
				(line__20878(_arch 39 0 20878(_assignment(_trgt(74)))))
				(line__20879(_arch 40 0 20879(_assignment(_trgt(75)))))
				(line__20880(_arch 41 0 20880(_assignment(_trgt(76)))))
				(line__20881(_arch 42 0 20881(_assignment(_trgt(77)))))
				(line__20882(_arch 43 0 20882(_assignment(_trgt(78)))))
				(line__20883(_arch 44 0 20883(_assignment(_trgt(79)))))
				(line__20884(_arch 45 0 20884(_assignment(_trgt(80)))))
				(line__20885(_arch 46 0 20885(_assignment(_trgt(81)))))
				(line__20886(_arch 47 0 20886(_assignment(_trgt(82)))))
				(line__20887(_arch 48 0 20887(_assignment(_trgt(83)))))
			)
		)
	)
	(_generate GEN_NUM_FSTORES_2 0 20892(_if 1472)
		(_object
			(_prcs
				(START_ADDR1(_arch 49 0 20895(_prcs(_trgt(52))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(3))))))
				(START_ADDR2(_arch 50 0 20907(_prcs(_trgt(53))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(4))))))
				(line__20918(_arch 51 0 20918(_assignment(_trgt(54)))))
				(line__20919(_arch 52 0 20919(_assignment(_trgt(55)))))
				(line__20920(_arch 53 0 20920(_assignment(_trgt(56)))))
				(line__20921(_arch 54 0 20921(_assignment(_trgt(57)))))
				(line__20922(_arch 55 0 20922(_assignment(_trgt(58)))))
				(line__20923(_arch 56 0 20923(_assignment(_trgt(59)))))
				(line__20924(_arch 57 0 20924(_assignment(_trgt(60)))))
				(line__20925(_arch 58 0 20925(_assignment(_trgt(61)))))
				(line__20926(_arch 59 0 20926(_assignment(_trgt(62)))))
				(line__20927(_arch 60 0 20927(_assignment(_trgt(63)))))
				(line__20928(_arch 61 0 20928(_assignment(_trgt(64)))))
				(line__20929(_arch 62 0 20929(_assignment(_trgt(65)))))
				(line__20930(_arch 63 0 20930(_assignment(_trgt(66)))))
				(line__20931(_arch 64 0 20931(_assignment(_trgt(67)))))
				(line__20932(_arch 65 0 20932(_assignment(_trgt(68)))))
				(line__20933(_arch 66 0 20933(_assignment(_trgt(69)))))
				(line__20934(_arch 67 0 20934(_assignment(_trgt(70)))))
				(line__20935(_arch 68 0 20935(_assignment(_trgt(71)))))
				(line__20936(_arch 69 0 20936(_assignment(_trgt(72)))))
				(line__20937(_arch 70 0 20937(_assignment(_trgt(73)))))
				(line__20938(_arch 71 0 20938(_assignment(_trgt(74)))))
				(line__20939(_arch 72 0 20939(_assignment(_trgt(75)))))
				(line__20940(_arch 73 0 20940(_assignment(_trgt(76)))))
				(line__20941(_arch 74 0 20941(_assignment(_trgt(77)))))
				(line__20942(_arch 75 0 20942(_assignment(_trgt(78)))))
				(line__20943(_arch 76 0 20943(_assignment(_trgt(79)))))
				(line__20944(_arch 77 0 20944(_assignment(_trgt(80)))))
				(line__20945(_arch 78 0 20945(_assignment(_trgt(81)))))
				(line__20946(_arch 79 0 20946(_assignment(_trgt(82)))))
				(line__20947(_arch 80 0 20947(_assignment(_trgt(83)))))
			)
		)
	)
	(_generate GEN_NUM_FSTORES_3 0 20953(_if 1473)
		(_object
			(_prcs
				(START_ADDR1(_arch 81 0 20956(_prcs(_trgt(52))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(3))))))
				(START_ADDR2(_arch 82 0 20968(_prcs(_trgt(53))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(4))))))
				(START_ADDR3(_arch 83 0 20980(_prcs(_trgt(54))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(5))))))
				(line__20992(_arch 84 0 20992(_assignment(_trgt(55)))))
				(line__20993(_arch 85 0 20993(_assignment(_trgt(56)))))
				(line__20994(_arch 86 0 20994(_assignment(_trgt(57)))))
				(line__20995(_arch 87 0 20995(_assignment(_trgt(58)))))
				(line__20996(_arch 88 0 20996(_assignment(_trgt(59)))))
				(line__20997(_arch 89 0 20997(_assignment(_trgt(60)))))
				(line__20998(_arch 90 0 20998(_assignment(_trgt(61)))))
				(line__20999(_arch 91 0 20999(_assignment(_trgt(62)))))
				(line__21000(_arch 92 0 21000(_assignment(_trgt(63)))))
				(line__21001(_arch 93 0 21001(_assignment(_trgt(64)))))
				(line__21002(_arch 94 0 21002(_assignment(_trgt(65)))))
				(line__21003(_arch 95 0 21003(_assignment(_trgt(66)))))
				(line__21004(_arch 96 0 21004(_assignment(_trgt(67)))))
				(line__21005(_arch 97 0 21005(_assignment(_trgt(68)))))
				(line__21006(_arch 98 0 21006(_assignment(_trgt(69)))))
				(line__21007(_arch 99 0 21007(_assignment(_trgt(70)))))
				(line__21008(_arch 100 0 21008(_assignment(_trgt(71)))))
				(line__21009(_arch 101 0 21009(_assignment(_trgt(72)))))
				(line__21010(_arch 102 0 21010(_assignment(_trgt(73)))))
				(line__21011(_arch 103 0 21011(_assignment(_trgt(74)))))
				(line__21012(_arch 104 0 21012(_assignment(_trgt(75)))))
				(line__21013(_arch 105 0 21013(_assignment(_trgt(76)))))
				(line__21014(_arch 106 0 21014(_assignment(_trgt(77)))))
				(line__21015(_arch 107 0 21015(_assignment(_trgt(78)))))
				(line__21016(_arch 108 0 21016(_assignment(_trgt(79)))))
				(line__21017(_arch 109 0 21017(_assignment(_trgt(80)))))
				(line__21018(_arch 110 0 21018(_assignment(_trgt(81)))))
				(line__21019(_arch 111 0 21019(_assignment(_trgt(82)))))
				(line__21020(_arch 112 0 21020(_assignment(_trgt(83)))))
			)
		)
	)
	(_generate GEN_NUM_FSTORES_4 0 21026(_if 1474)
		(_object
			(_prcs
				(START_ADDR1(_arch 113 0 21029(_prcs(_trgt(52))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(3))))))
				(START_ADDR2(_arch 114 0 21041(_prcs(_trgt(53))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(4))))))
				(START_ADDR3(_arch 115 0 21053(_prcs(_trgt(54))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(5))))))
				(START_ADDR4(_arch 116 0 21065(_prcs(_trgt(55))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(6))))))
				(line__21076(_arch 117 0 21076(_assignment(_trgt(56)))))
				(line__21077(_arch 118 0 21077(_assignment(_trgt(57)))))
				(line__21078(_arch 119 0 21078(_assignment(_trgt(58)))))
				(line__21079(_arch 120 0 21079(_assignment(_trgt(59)))))
				(line__21080(_arch 121 0 21080(_assignment(_trgt(60)))))
				(line__21081(_arch 122 0 21081(_assignment(_trgt(61)))))
				(line__21082(_arch 123 0 21082(_assignment(_trgt(62)))))
				(line__21083(_arch 124 0 21083(_assignment(_trgt(63)))))
				(line__21084(_arch 125 0 21084(_assignment(_trgt(64)))))
				(line__21085(_arch 126 0 21085(_assignment(_trgt(65)))))
				(line__21086(_arch 127 0 21086(_assignment(_trgt(66)))))
				(line__21087(_arch 128 0 21087(_assignment(_trgt(67)))))
				(line__21088(_arch 129 0 21088(_assignment(_trgt(68)))))
				(line__21089(_arch 130 0 21089(_assignment(_trgt(69)))))
				(line__21090(_arch 131 0 21090(_assignment(_trgt(70)))))
				(line__21091(_arch 132 0 21091(_assignment(_trgt(71)))))
				(line__21092(_arch 133 0 21092(_assignment(_trgt(72)))))
				(line__21093(_arch 134 0 21093(_assignment(_trgt(73)))))
				(line__21094(_arch 135 0 21094(_assignment(_trgt(74)))))
				(line__21095(_arch 136 0 21095(_assignment(_trgt(75)))))
				(line__21096(_arch 137 0 21096(_assignment(_trgt(76)))))
				(line__21097(_arch 138 0 21097(_assignment(_trgt(77)))))
				(line__21098(_arch 139 0 21098(_assignment(_trgt(78)))))
				(line__21099(_arch 140 0 21099(_assignment(_trgt(79)))))
				(line__21100(_arch 141 0 21100(_assignment(_trgt(80)))))
				(line__21101(_arch 142 0 21101(_assignment(_trgt(81)))))
				(line__21102(_arch 143 0 21102(_assignment(_trgt(82)))))
				(line__21103(_arch 144 0 21103(_assignment(_trgt(83)))))
			)
		)
	)
	(_generate GEN_NUM_FSTORES_5 0 21109(_if 1475)
		(_object
			(_prcs
				(START_ADDR1(_arch 145 0 21112(_prcs(_trgt(52))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(3))))))
				(START_ADDR2(_arch 146 0 21124(_prcs(_trgt(53))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(4))))))
				(START_ADDR3(_arch 147 0 21136(_prcs(_trgt(54))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(5))))))
				(START_ADDR4(_arch 148 0 21148(_prcs(_trgt(55))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(6))))))
				(START_ADDR5(_arch 149 0 21160(_prcs(_trgt(56))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(7))))))
				(line__21171(_arch 150 0 21171(_assignment(_trgt(57)))))
				(line__21172(_arch 151 0 21172(_assignment(_trgt(58)))))
				(line__21173(_arch 152 0 21173(_assignment(_trgt(59)))))
				(line__21174(_arch 153 0 21174(_assignment(_trgt(60)))))
				(line__21175(_arch 154 0 21175(_assignment(_trgt(61)))))
				(line__21176(_arch 155 0 21176(_assignment(_trgt(62)))))
				(line__21177(_arch 156 0 21177(_assignment(_trgt(63)))))
				(line__21178(_arch 157 0 21178(_assignment(_trgt(64)))))
				(line__21179(_arch 158 0 21179(_assignment(_trgt(65)))))
				(line__21180(_arch 159 0 21180(_assignment(_trgt(66)))))
				(line__21181(_arch 160 0 21181(_assignment(_trgt(67)))))
				(line__21182(_arch 161 0 21182(_assignment(_trgt(68)))))
				(line__21183(_arch 162 0 21183(_assignment(_trgt(69)))))
				(line__21184(_arch 163 0 21184(_assignment(_trgt(70)))))
				(line__21185(_arch 164 0 21185(_assignment(_trgt(71)))))
				(line__21186(_arch 165 0 21186(_assignment(_trgt(72)))))
				(line__21187(_arch 166 0 21187(_assignment(_trgt(73)))))
				(line__21188(_arch 167 0 21188(_assignment(_trgt(74)))))
				(line__21189(_arch 168 0 21189(_assignment(_trgt(75)))))
				(line__21190(_arch 169 0 21190(_assignment(_trgt(76)))))
				(line__21191(_arch 170 0 21191(_assignment(_trgt(77)))))
				(line__21192(_arch 171 0 21192(_assignment(_trgt(78)))))
				(line__21193(_arch 172 0 21193(_assignment(_trgt(79)))))
				(line__21194(_arch 173 0 21194(_assignment(_trgt(80)))))
				(line__21195(_arch 174 0 21195(_assignment(_trgt(81)))))
				(line__21196(_arch 175 0 21196(_assignment(_trgt(82)))))
				(line__21197(_arch 176 0 21197(_assignment(_trgt(83)))))
			)
		)
	)
	(_generate GEN_NUM_FSTORES_6 0 21202(_if 1476)
		(_object
			(_prcs
				(START_ADDR1(_arch 177 0 21205(_prcs(_trgt(52))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(3))))))
				(START_ADDR2(_arch 178 0 21217(_prcs(_trgt(53))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(4))))))
				(START_ADDR3(_arch 179 0 21229(_prcs(_trgt(54))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(5))))))
				(START_ADDR4(_arch 180 0 21241(_prcs(_trgt(55))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(6))))))
				(START_ADDR5(_arch 181 0 21253(_prcs(_trgt(56))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(7))))))
				(START_ADDR6(_arch 182 0 21265(_prcs(_trgt(57))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(8))))))
				(line__21276(_arch 183 0 21276(_assignment(_trgt(58)))))
				(line__21277(_arch 184 0 21277(_assignment(_trgt(59)))))
				(line__21278(_arch 185 0 21278(_assignment(_trgt(60)))))
				(line__21279(_arch 186 0 21279(_assignment(_trgt(61)))))
				(line__21280(_arch 187 0 21280(_assignment(_trgt(62)))))
				(line__21281(_arch 188 0 21281(_assignment(_trgt(63)))))
				(line__21282(_arch 189 0 21282(_assignment(_trgt(64)))))
				(line__21283(_arch 190 0 21283(_assignment(_trgt(65)))))
				(line__21284(_arch 191 0 21284(_assignment(_trgt(66)))))
				(line__21285(_arch 192 0 21285(_assignment(_trgt(67)))))
				(line__21286(_arch 193 0 21286(_assignment(_trgt(68)))))
				(line__21287(_arch 194 0 21287(_assignment(_trgt(69)))))
				(line__21288(_arch 195 0 21288(_assignment(_trgt(70)))))
				(line__21289(_arch 196 0 21289(_assignment(_trgt(71)))))
				(line__21290(_arch 197 0 21290(_assignment(_trgt(72)))))
				(line__21291(_arch 198 0 21291(_assignment(_trgt(73)))))
				(line__21292(_arch 199 0 21292(_assignment(_trgt(74)))))
				(line__21293(_arch 200 0 21293(_assignment(_trgt(75)))))
				(line__21294(_arch 201 0 21294(_assignment(_trgt(76)))))
				(line__21295(_arch 202 0 21295(_assignment(_trgt(77)))))
				(line__21296(_arch 203 0 21296(_assignment(_trgt(78)))))
				(line__21297(_arch 204 0 21297(_assignment(_trgt(79)))))
				(line__21298(_arch 205 0 21298(_assignment(_trgt(80)))))
				(line__21299(_arch 206 0 21299(_assignment(_trgt(81)))))
				(line__21300(_arch 207 0 21300(_assignment(_trgt(82)))))
				(line__21301(_arch 208 0 21301(_assignment(_trgt(83)))))
			)
		)
	)
	(_generate GEN_NUM_FSTORES_7 0 21306(_if 1477)
		(_object
			(_prcs
				(START_ADDR1(_arch 209 0 21309(_prcs(_trgt(52))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(3))))))
				(START_ADDR2(_arch 210 0 21321(_prcs(_trgt(53))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(4))))))
				(START_ADDR3(_arch 211 0 21333(_prcs(_trgt(54))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(5))))))
				(START_ADDR4(_arch 212 0 21345(_prcs(_trgt(55))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(6))))))
				(START_ADDR5(_arch 213 0 21357(_prcs(_trgt(56))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(7))))))
				(START_ADDR6(_arch 214 0 21369(_prcs(_trgt(57))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(8))))))
				(START_ADDR7(_arch 215 0 21381(_prcs(_trgt(58))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(9))))))
				(line__21392(_arch 216 0 21392(_assignment(_trgt(59)))))
				(line__21393(_arch 217 0 21393(_assignment(_trgt(60)))))
				(line__21394(_arch 218 0 21394(_assignment(_trgt(61)))))
				(line__21395(_arch 219 0 21395(_assignment(_trgt(62)))))
				(line__21396(_arch 220 0 21396(_assignment(_trgt(63)))))
				(line__21397(_arch 221 0 21397(_assignment(_trgt(64)))))
				(line__21398(_arch 222 0 21398(_assignment(_trgt(65)))))
				(line__21399(_arch 223 0 21399(_assignment(_trgt(66)))))
				(line__21400(_arch 224 0 21400(_assignment(_trgt(67)))))
				(line__21401(_arch 225 0 21401(_assignment(_trgt(68)))))
				(line__21402(_arch 226 0 21402(_assignment(_trgt(69)))))
				(line__21403(_arch 227 0 21403(_assignment(_trgt(70)))))
				(line__21404(_arch 228 0 21404(_assignment(_trgt(71)))))
				(line__21405(_arch 229 0 21405(_assignment(_trgt(72)))))
				(line__21406(_arch 230 0 21406(_assignment(_trgt(73)))))
				(line__21407(_arch 231 0 21407(_assignment(_trgt(74)))))
				(line__21408(_arch 232 0 21408(_assignment(_trgt(75)))))
				(line__21409(_arch 233 0 21409(_assignment(_trgt(76)))))
				(line__21410(_arch 234 0 21410(_assignment(_trgt(77)))))
				(line__21411(_arch 235 0 21411(_assignment(_trgt(78)))))
				(line__21412(_arch 236 0 21412(_assignment(_trgt(79)))))
				(line__21413(_arch 237 0 21413(_assignment(_trgt(80)))))
				(line__21414(_arch 238 0 21414(_assignment(_trgt(81)))))
				(line__21415(_arch 239 0 21415(_assignment(_trgt(82)))))
				(line__21416(_arch 240 0 21416(_assignment(_trgt(83)))))
			)
		)
	)
	(_generate GEN_NUM_FSTORES_8 0 21421(_if 1478)
		(_object
			(_prcs
				(START_ADDR1(_arch 241 0 21424(_prcs(_trgt(52))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(3))))))
				(START_ADDR2(_arch 242 0 21436(_prcs(_trgt(53))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(4))))))
				(START_ADDR3(_arch 243 0 21448(_prcs(_trgt(54))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(5))))))
				(START_ADDR4(_arch 244 0 21460(_prcs(_trgt(55))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(6))))))
				(START_ADDR5(_arch 245 0 21472(_prcs(_trgt(56))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(7))))))
				(START_ADDR6(_arch 246 0 21484(_prcs(_trgt(57))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(8))))))
				(START_ADDR7(_arch 247 0 21496(_prcs(_trgt(58))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(9))))))
				(START_ADDR8(_arch 248 0 21508(_prcs(_trgt(59))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(10))))))
				(line__21519(_arch 249 0 21519(_assignment(_trgt(60)))))
				(line__21520(_arch 250 0 21520(_assignment(_trgt(61)))))
				(line__21521(_arch 251 0 21521(_assignment(_trgt(62)))))
				(line__21522(_arch 252 0 21522(_assignment(_trgt(63)))))
				(line__21523(_arch 253 0 21523(_assignment(_trgt(64)))))
				(line__21524(_arch 254 0 21524(_assignment(_trgt(65)))))
				(line__21525(_arch 255 0 21525(_assignment(_trgt(66)))))
				(line__21526(_arch 256 0 21526(_assignment(_trgt(67)))))
				(line__21527(_arch 257 0 21527(_assignment(_trgt(68)))))
				(line__21528(_arch 258 0 21528(_assignment(_trgt(69)))))
				(line__21529(_arch 259 0 21529(_assignment(_trgt(70)))))
				(line__21530(_arch 260 0 21530(_assignment(_trgt(71)))))
				(line__21531(_arch 261 0 21531(_assignment(_trgt(72)))))
				(line__21532(_arch 262 0 21532(_assignment(_trgt(73)))))
				(line__21533(_arch 263 0 21533(_assignment(_trgt(74)))))
				(line__21534(_arch 264 0 21534(_assignment(_trgt(75)))))
				(line__21535(_arch 265 0 21535(_assignment(_trgt(76)))))
				(line__21536(_arch 266 0 21536(_assignment(_trgt(77)))))
				(line__21537(_arch 267 0 21537(_assignment(_trgt(78)))))
				(line__21538(_arch 268 0 21538(_assignment(_trgt(79)))))
				(line__21539(_arch 269 0 21539(_assignment(_trgt(80)))))
				(line__21540(_arch 270 0 21540(_assignment(_trgt(81)))))
				(line__21541(_arch 271 0 21541(_assignment(_trgt(82)))))
				(line__21542(_arch 272 0 21542(_assignment(_trgt(83)))))
			)
		)
	)
	(_generate GEN_NUM_FSTORES_9 0 21549(_if 1479)
		(_object
			(_prcs
				(START_ADDR1(_arch 273 0 21552(_prcs(_trgt(52))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(3))))))
				(START_ADDR2(_arch 274 0 21564(_prcs(_trgt(53))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(4))))))
				(START_ADDR3(_arch 275 0 21576(_prcs(_trgt(54))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(5))))))
				(START_ADDR4(_arch 276 0 21588(_prcs(_trgt(55))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(6))))))
				(START_ADDR5(_arch 277 0 21600(_prcs(_trgt(56))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(7))))))
				(START_ADDR6(_arch 278 0 21612(_prcs(_trgt(57))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(8))))))
				(START_ADDR7(_arch 279 0 21624(_prcs(_trgt(58))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(9))))))
				(START_ADDR8(_arch 280 0 21636(_prcs(_trgt(59))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(10))))))
				(START_ADDR9(_arch 281 0 21648(_prcs(_trgt(60))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(11))))))
				(line__21659(_arch 282 0 21659(_assignment(_trgt(61)))))
				(line__21660(_arch 283 0 21660(_assignment(_trgt(62)))))
				(line__21661(_arch 284 0 21661(_assignment(_trgt(63)))))
				(line__21662(_arch 285 0 21662(_assignment(_trgt(64)))))
				(line__21663(_arch 286 0 21663(_assignment(_trgt(65)))))
				(line__21664(_arch 287 0 21664(_assignment(_trgt(66)))))
				(line__21665(_arch 288 0 21665(_assignment(_trgt(67)))))
				(line__21666(_arch 289 0 21666(_assignment(_trgt(68)))))
				(line__21667(_arch 290 0 21667(_assignment(_trgt(69)))))
				(line__21668(_arch 291 0 21668(_assignment(_trgt(70)))))
				(line__21669(_arch 292 0 21669(_assignment(_trgt(71)))))
				(line__21670(_arch 293 0 21670(_assignment(_trgt(72)))))
				(line__21671(_arch 294 0 21671(_assignment(_trgt(73)))))
				(line__21672(_arch 295 0 21672(_assignment(_trgt(74)))))
				(line__21673(_arch 296 0 21673(_assignment(_trgt(75)))))
				(line__21674(_arch 297 0 21674(_assignment(_trgt(76)))))
				(line__21675(_arch 298 0 21675(_assignment(_trgt(77)))))
				(line__21676(_arch 299 0 21676(_assignment(_trgt(78)))))
				(line__21677(_arch 300 0 21677(_assignment(_trgt(79)))))
				(line__21678(_arch 301 0 21678(_assignment(_trgt(80)))))
				(line__21679(_arch 302 0 21679(_assignment(_trgt(81)))))
				(line__21680(_arch 303 0 21680(_assignment(_trgt(82)))))
				(line__21681(_arch 304 0 21681(_assignment(_trgt(83)))))
			)
		)
	)
	(_generate GEN_NUM_FSTORES_10 0 21686(_if 1480)
		(_object
			(_prcs
				(START_ADDR1(_arch 305 0 21689(_prcs(_trgt(52))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(3))))))
				(START_ADDR2(_arch 306 0 21701(_prcs(_trgt(53))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(4))))))
				(START_ADDR3(_arch 307 0 21713(_prcs(_trgt(54))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(5))))))
				(START_ADDR4(_arch 308 0 21725(_prcs(_trgt(55))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(6))))))
				(START_ADDR5(_arch 309 0 21737(_prcs(_trgt(56))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(7))))))
				(START_ADDR6(_arch 310 0 21749(_prcs(_trgt(57))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(8))))))
				(START_ADDR7(_arch 311 0 21761(_prcs(_trgt(58))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(9))))))
				(START_ADDR8(_arch 312 0 21773(_prcs(_trgt(59))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(10))))))
				(START_ADDR9(_arch 313 0 21785(_prcs(_trgt(60))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(11))))))
				(START_ADDR10(_arch 314 0 21797(_prcs(_trgt(61))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(12))))))
				(line__21808(_arch 315 0 21808(_assignment(_trgt(62)))))
				(line__21809(_arch 316 0 21809(_assignment(_trgt(63)))))
				(line__21810(_arch 317 0 21810(_assignment(_trgt(64)))))
				(line__21811(_arch 318 0 21811(_assignment(_trgt(65)))))
				(line__21812(_arch 319 0 21812(_assignment(_trgt(66)))))
				(line__21813(_arch 320 0 21813(_assignment(_trgt(67)))))
				(line__21814(_arch 321 0 21814(_assignment(_trgt(68)))))
				(line__21815(_arch 322 0 21815(_assignment(_trgt(69)))))
				(line__21816(_arch 323 0 21816(_assignment(_trgt(70)))))
				(line__21817(_arch 324 0 21817(_assignment(_trgt(71)))))
				(line__21818(_arch 325 0 21818(_assignment(_trgt(72)))))
				(line__21819(_arch 326 0 21819(_assignment(_trgt(73)))))
				(line__21820(_arch 327 0 21820(_assignment(_trgt(74)))))
				(line__21821(_arch 328 0 21821(_assignment(_trgt(75)))))
				(line__21822(_arch 329 0 21822(_assignment(_trgt(76)))))
				(line__21823(_arch 330 0 21823(_assignment(_trgt(77)))))
				(line__21824(_arch 331 0 21824(_assignment(_trgt(78)))))
				(line__21825(_arch 332 0 21825(_assignment(_trgt(79)))))
				(line__21826(_arch 333 0 21826(_assignment(_trgt(80)))))
				(line__21827(_arch 334 0 21827(_assignment(_trgt(81)))))
				(line__21828(_arch 335 0 21828(_assignment(_trgt(82)))))
				(line__21829(_arch 336 0 21829(_assignment(_trgt(83)))))
			)
		)
	)
	(_generate GEN_NUM_FSTORES_11 0 21834(_if 1481)
		(_object
			(_prcs
				(START_ADDR1(_arch 337 0 21837(_prcs(_trgt(52))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(3))))))
				(START_ADDR2(_arch 338 0 21849(_prcs(_trgt(53))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(4))))))
				(START_ADDR3(_arch 339 0 21861(_prcs(_trgt(54))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(5))))))
				(START_ADDR4(_arch 340 0 21873(_prcs(_trgt(55))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(6))))))
				(START_ADDR5(_arch 341 0 21885(_prcs(_trgt(56))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(7))))))
				(START_ADDR6(_arch 342 0 21897(_prcs(_trgt(57))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(8))))))
				(START_ADDR7(_arch 343 0 21909(_prcs(_trgt(58))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(9))))))
				(START_ADDR8(_arch 344 0 21921(_prcs(_trgt(59))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(10))))))
				(START_ADDR9(_arch 345 0 21933(_prcs(_trgt(60))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(11))))))
				(START_ADDR10(_arch 346 0 21945(_prcs(_trgt(61))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(12))))))
				(START_ADDR11(_arch 347 0 21957(_prcs(_trgt(62))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(13))))))
				(line__21968(_arch 348 0 21968(_assignment(_trgt(63)))))
				(line__21969(_arch 349 0 21969(_assignment(_trgt(64)))))
				(line__21970(_arch 350 0 21970(_assignment(_trgt(65)))))
				(line__21971(_arch 351 0 21971(_assignment(_trgt(66)))))
				(line__21972(_arch 352 0 21972(_assignment(_trgt(67)))))
				(line__21973(_arch 353 0 21973(_assignment(_trgt(68)))))
				(line__21974(_arch 354 0 21974(_assignment(_trgt(69)))))
				(line__21975(_arch 355 0 21975(_assignment(_trgt(70)))))
				(line__21976(_arch 356 0 21976(_assignment(_trgt(71)))))
				(line__21977(_arch 357 0 21977(_assignment(_trgt(72)))))
				(line__21978(_arch 358 0 21978(_assignment(_trgt(73)))))
				(line__21979(_arch 359 0 21979(_assignment(_trgt(74)))))
				(line__21980(_arch 360 0 21980(_assignment(_trgt(75)))))
				(line__21981(_arch 361 0 21981(_assignment(_trgt(76)))))
				(line__21982(_arch 362 0 21982(_assignment(_trgt(77)))))
				(line__21983(_arch 363 0 21983(_assignment(_trgt(78)))))
				(line__21984(_arch 364 0 21984(_assignment(_trgt(79)))))
				(line__21985(_arch 365 0 21985(_assignment(_trgt(80)))))
				(line__21986(_arch 366 0 21986(_assignment(_trgt(81)))))
				(line__21987(_arch 367 0 21987(_assignment(_trgt(82)))))
				(line__21988(_arch 368 0 21988(_assignment(_trgt(83)))))
			)
		)
	)
	(_generate GEN_NUM_FSTORES_12 0 21993(_if 1482)
		(_object
			(_prcs
				(START_ADDR1(_arch 369 0 21996(_prcs(_trgt(52))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(3))))))
				(START_ADDR2(_arch 370 0 22008(_prcs(_trgt(53))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(4))))))
				(START_ADDR3(_arch 371 0 22020(_prcs(_trgt(54))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(5))))))
				(START_ADDR4(_arch 372 0 22032(_prcs(_trgt(55))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(6))))))
				(START_ADDR5(_arch 373 0 22044(_prcs(_trgt(56))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(7))))))
				(START_ADDR6(_arch 374 0 22056(_prcs(_trgt(57))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(8))))))
				(START_ADDR7(_arch 375 0 22068(_prcs(_trgt(58))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(9))))))
				(START_ADDR8(_arch 376 0 22080(_prcs(_trgt(59))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(10))))))
				(START_ADDR9(_arch 377 0 22092(_prcs(_trgt(60))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(11))))))
				(START_ADDR10(_arch 378 0 22104(_prcs(_trgt(61))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(12))))))
				(START_ADDR11(_arch 379 0 22116(_prcs(_trgt(62))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(13))))))
				(START_ADDR12(_arch 380 0 22128(_prcs(_trgt(63))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(14))))))
				(line__22139(_arch 381 0 22139(_assignment(_trgt(64)))))
				(line__22140(_arch 382 0 22140(_assignment(_trgt(65)))))
				(line__22141(_arch 383 0 22141(_assignment(_trgt(66)))))
				(line__22142(_arch 384 0 22142(_assignment(_trgt(67)))))
				(line__22143(_arch 385 0 22143(_assignment(_trgt(68)))))
				(line__22144(_arch 386 0 22144(_assignment(_trgt(69)))))
				(line__22145(_arch 387 0 22145(_assignment(_trgt(70)))))
				(line__22146(_arch 388 0 22146(_assignment(_trgt(71)))))
				(line__22147(_arch 389 0 22147(_assignment(_trgt(72)))))
				(line__22148(_arch 390 0 22148(_assignment(_trgt(73)))))
				(line__22149(_arch 391 0 22149(_assignment(_trgt(74)))))
				(line__22150(_arch 392 0 22150(_assignment(_trgt(75)))))
				(line__22151(_arch 393 0 22151(_assignment(_trgt(76)))))
				(line__22152(_arch 394 0 22152(_assignment(_trgt(77)))))
				(line__22153(_arch 395 0 22153(_assignment(_trgt(78)))))
				(line__22154(_arch 396 0 22154(_assignment(_trgt(79)))))
				(line__22155(_arch 397 0 22155(_assignment(_trgt(80)))))
				(line__22156(_arch 398 0 22156(_assignment(_trgt(81)))))
				(line__22157(_arch 399 0 22157(_assignment(_trgt(82)))))
				(line__22158(_arch 400 0 22158(_assignment(_trgt(83)))))
			)
		)
	)
	(_generate GEN_NUM_FSTORES_13 0 22163(_if 1483)
		(_object
			(_prcs
				(START_ADDR1(_arch 401 0 22166(_prcs(_trgt(52))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(3))))))
				(START_ADDR2(_arch 402 0 22178(_prcs(_trgt(53))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(4))))))
				(START_ADDR3(_arch 403 0 22190(_prcs(_trgt(54))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(5))))))
				(START_ADDR4(_arch 404 0 22202(_prcs(_trgt(55))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(6))))))
				(START_ADDR5(_arch 405 0 22214(_prcs(_trgt(56))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(7))))))
				(START_ADDR6(_arch 406 0 22226(_prcs(_trgt(57))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(8))))))
				(START_ADDR7(_arch 407 0 22238(_prcs(_trgt(58))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(9))))))
				(START_ADDR8(_arch 408 0 22250(_prcs(_trgt(59))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(10))))))
				(START_ADDR9(_arch 409 0 22262(_prcs(_trgt(60))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(11))))))
				(START_ADDR10(_arch 410 0 22274(_prcs(_trgt(61))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(12))))))
				(START_ADDR11(_arch 411 0 22286(_prcs(_trgt(62))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(13))))))
				(START_ADDR12(_arch 412 0 22298(_prcs(_trgt(63))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(14))))))
				(START_ADDR13(_arch 413 0 22310(_prcs(_trgt(64))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(15))))))
				(line__22321(_arch 414 0 22321(_assignment(_trgt(65)))))
				(line__22322(_arch 415 0 22322(_assignment(_trgt(66)))))
				(line__22323(_arch 416 0 22323(_assignment(_trgt(67)))))
				(line__22324(_arch 417 0 22324(_assignment(_trgt(68)))))
				(line__22325(_arch 418 0 22325(_assignment(_trgt(69)))))
				(line__22326(_arch 419 0 22326(_assignment(_trgt(70)))))
				(line__22327(_arch 420 0 22327(_assignment(_trgt(71)))))
				(line__22328(_arch 421 0 22328(_assignment(_trgt(72)))))
				(line__22329(_arch 422 0 22329(_assignment(_trgt(73)))))
				(line__22330(_arch 423 0 22330(_assignment(_trgt(74)))))
				(line__22331(_arch 424 0 22331(_assignment(_trgt(75)))))
				(line__22332(_arch 425 0 22332(_assignment(_trgt(76)))))
				(line__22333(_arch 426 0 22333(_assignment(_trgt(77)))))
				(line__22334(_arch 427 0 22334(_assignment(_trgt(78)))))
				(line__22335(_arch 428 0 22335(_assignment(_trgt(79)))))
				(line__22336(_arch 429 0 22336(_assignment(_trgt(80)))))
				(line__22337(_arch 430 0 22337(_assignment(_trgt(81)))))
				(line__22338(_arch 431 0 22338(_assignment(_trgt(82)))))
				(line__22339(_arch 432 0 22339(_assignment(_trgt(83)))))
			)
		)
	)
	(_generate GEN_NUM_FSTORES_14 0 22344(_if 1484)
		(_object
			(_prcs
				(START_ADDR1(_arch 433 0 22347(_prcs(_trgt(52))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(3))))))
				(START_ADDR2(_arch 434 0 22359(_prcs(_trgt(53))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(4))))))
				(START_ADDR3(_arch 435 0 22371(_prcs(_trgt(54))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(5))))))
				(START_ADDR4(_arch 436 0 22383(_prcs(_trgt(55))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(6))))))
				(START_ADDR5(_arch 437 0 22395(_prcs(_trgt(56))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(7))))))
				(START_ADDR6(_arch 438 0 22407(_prcs(_trgt(57))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(8))))))
				(START_ADDR7(_arch 439 0 22419(_prcs(_trgt(58))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(9))))))
				(START_ADDR8(_arch 440 0 22431(_prcs(_trgt(59))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(10))))))
				(START_ADDR9(_arch 441 0 22443(_prcs(_trgt(60))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(11))))))
				(START_ADDR10(_arch 442 0 22455(_prcs(_trgt(61))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(12))))))
				(START_ADDR11(_arch 443 0 22467(_prcs(_trgt(62))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(13))))))
				(START_ADDR12(_arch 444 0 22479(_prcs(_trgt(63))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(14))))))
				(START_ADDR13(_arch 445 0 22491(_prcs(_trgt(64))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(15))))))
				(START_ADDR14(_arch 446 0 22503(_prcs(_trgt(65))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(16))))))
				(line__22514(_arch 447 0 22514(_assignment(_trgt(66)))))
				(line__22515(_arch 448 0 22515(_assignment(_trgt(67)))))
				(line__22516(_arch 449 0 22516(_assignment(_trgt(68)))))
				(line__22517(_arch 450 0 22517(_assignment(_trgt(69)))))
				(line__22518(_arch 451 0 22518(_assignment(_trgt(70)))))
				(line__22519(_arch 452 0 22519(_assignment(_trgt(71)))))
				(line__22520(_arch 453 0 22520(_assignment(_trgt(72)))))
				(line__22521(_arch 454 0 22521(_assignment(_trgt(73)))))
				(line__22522(_arch 455 0 22522(_assignment(_trgt(74)))))
				(line__22523(_arch 456 0 22523(_assignment(_trgt(75)))))
				(line__22524(_arch 457 0 22524(_assignment(_trgt(76)))))
				(line__22525(_arch 458 0 22525(_assignment(_trgt(77)))))
				(line__22526(_arch 459 0 22526(_assignment(_trgt(78)))))
				(line__22527(_arch 460 0 22527(_assignment(_trgt(79)))))
				(line__22528(_arch 461 0 22528(_assignment(_trgt(80)))))
				(line__22529(_arch 462 0 22529(_assignment(_trgt(81)))))
				(line__22530(_arch 463 0 22530(_assignment(_trgt(82)))))
				(line__22531(_arch 464 0 22531(_assignment(_trgt(83)))))
			)
		)
	)
	(_generate GEN_NUM_FSTORES_15 0 22536(_if 1485)
		(_object
			(_prcs
				(START_ADDR1(_arch 465 0 22539(_prcs(_trgt(52))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(3))))))
				(START_ADDR2(_arch 466 0 22551(_prcs(_trgt(53))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(4))))))
				(START_ADDR3(_arch 467 0 22563(_prcs(_trgt(54))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(5))))))
				(START_ADDR4(_arch 468 0 22575(_prcs(_trgt(55))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(6))))))
				(START_ADDR5(_arch 469 0 22587(_prcs(_trgt(56))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(7))))))
				(START_ADDR6(_arch 470 0 22599(_prcs(_trgt(57))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(8))))))
				(START_ADDR7(_arch 471 0 22611(_prcs(_trgt(58))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(9))))))
				(START_ADDR8(_arch 472 0 22623(_prcs(_trgt(59))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(10))))))
				(START_ADDR9(_arch 473 0 22635(_prcs(_trgt(60))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(11))))))
				(START_ADDR10(_arch 474 0 22647(_prcs(_trgt(61))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(12))))))
				(START_ADDR11(_arch 475 0 22659(_prcs(_trgt(62))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(13))))))
				(START_ADDR12(_arch 476 0 22671(_prcs(_trgt(63))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(14))))))
				(START_ADDR13(_arch 477 0 22683(_prcs(_trgt(64))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(15))))))
				(START_ADDR14(_arch 478 0 22695(_prcs(_trgt(65))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(16))))))
				(START_ADDR15(_arch 479 0 22707(_prcs(_trgt(66))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(17))))))
				(line__22718(_arch 480 0 22718(_assignment(_trgt(67)))))
				(line__22719(_arch 481 0 22719(_assignment(_trgt(68)))))
				(line__22720(_arch 482 0 22720(_assignment(_trgt(69)))))
				(line__22721(_arch 483 0 22721(_assignment(_trgt(70)))))
				(line__22722(_arch 484 0 22722(_assignment(_trgt(71)))))
				(line__22723(_arch 485 0 22723(_assignment(_trgt(72)))))
				(line__22724(_arch 486 0 22724(_assignment(_trgt(73)))))
				(line__22725(_arch 487 0 22725(_assignment(_trgt(74)))))
				(line__22726(_arch 488 0 22726(_assignment(_trgt(75)))))
				(line__22727(_arch 489 0 22727(_assignment(_trgt(76)))))
				(line__22728(_arch 490 0 22728(_assignment(_trgt(77)))))
				(line__22729(_arch 491 0 22729(_assignment(_trgt(78)))))
				(line__22730(_arch 492 0 22730(_assignment(_trgt(79)))))
				(line__22731(_arch 493 0 22731(_assignment(_trgt(80)))))
				(line__22732(_arch 494 0 22732(_assignment(_trgt(81)))))
				(line__22733(_arch 495 0 22733(_assignment(_trgt(82)))))
				(line__22734(_arch 496 0 22734(_assignment(_trgt(83)))))
			)
		)
	)
	(_generate GEN_NUM_FSTORES_16 0 22740(_if 1486)
		(_object
			(_prcs
				(START_ADDR1(_arch 497 0 22743(_prcs(_trgt(52))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(3))))))
				(START_ADDR2(_arch 498 0 22755(_prcs(_trgt(53))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(4))))))
				(START_ADDR3(_arch 499 0 22767(_prcs(_trgt(54))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(5))))))
				(START_ADDR4(_arch 500 0 22779(_prcs(_trgt(55))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(6))))))
				(START_ADDR5(_arch 501 0 22791(_prcs(_trgt(56))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(7))))))
				(START_ADDR6(_arch 502 0 22803(_prcs(_trgt(57))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(8))))))
				(START_ADDR7(_arch 503 0 22815(_prcs(_trgt(58))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(9))))))
				(START_ADDR8(_arch 504 0 22827(_prcs(_trgt(59))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(10))))))
				(START_ADDR9(_arch 505 0 22839(_prcs(_trgt(60))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(11))))))
				(START_ADDR10(_arch 506 0 22851(_prcs(_trgt(61))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(12))))))
				(START_ADDR11(_arch 507 0 22863(_prcs(_trgt(62))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(13))))))
				(START_ADDR12(_arch 508 0 22875(_prcs(_trgt(63))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(14))))))
				(START_ADDR13(_arch 509 0 22887(_prcs(_trgt(64))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(15))))))
				(START_ADDR14(_arch 510 0 22899(_prcs(_trgt(65))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(16))))))
				(START_ADDR15(_arch 511 0 22911(_prcs(_trgt(66))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(17))))))
				(START_ADDR16(_arch 512 0 22923(_prcs(_trgt(67))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(18))))))
				(line__22933(_arch 513 0 22933(_assignment(_trgt(68)))))
				(line__22934(_arch 514 0 22934(_assignment(_trgt(69)))))
				(line__22935(_arch 515 0 22935(_assignment(_trgt(70)))))
				(line__22936(_arch 516 0 22936(_assignment(_trgt(71)))))
				(line__22937(_arch 517 0 22937(_assignment(_trgt(72)))))
				(line__22938(_arch 518 0 22938(_assignment(_trgt(73)))))
				(line__22939(_arch 519 0 22939(_assignment(_trgt(74)))))
				(line__22940(_arch 520 0 22940(_assignment(_trgt(75)))))
				(line__22941(_arch 521 0 22941(_assignment(_trgt(76)))))
				(line__22942(_arch 522 0 22942(_assignment(_trgt(77)))))
				(line__22943(_arch 523 0 22943(_assignment(_trgt(78)))))
				(line__22944(_arch 524 0 22944(_assignment(_trgt(79)))))
				(line__22945(_arch 525 0 22945(_assignment(_trgt(80)))))
				(line__22946(_arch 526 0 22946(_assignment(_trgt(81)))))
				(line__22947(_arch 527 0 22947(_assignment(_trgt(82)))))
				(line__22948(_arch 528 0 22948(_assignment(_trgt(83)))))
			)
		)
	)
	(_generate GEN_NUM_FSTORES_17 0 22953(_if 1487)
		(_object
			(_prcs
				(START_ADDR2(_arch 529 0 22968(_prcs(_trgt(53))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(4))(7(0))))))
				(START_ADDR3(_arch 530 0 22980(_prcs(_trgt(54))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(5))(7(0))))))
				(START_ADDR4(_arch 531 0 22992(_prcs(_trgt(55))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(6))(7(0))))))
				(START_ADDR5(_arch 532 0 23004(_prcs(_trgt(56))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(7))(7(0))))))
				(START_ADDR6(_arch 533 0 23016(_prcs(_trgt(57))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(8))(7(0))))))
				(START_ADDR7(_arch 534 0 23028(_prcs(_trgt(58))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(9))(7(0))))))
				(START_ADDR8(_arch 535 0 23040(_prcs(_trgt(59))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(10))(7(0))))))
				(START_ADDR9(_arch 536 0 23052(_prcs(_trgt(60))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(11))(7(0))))))
				(START_ADDR10(_arch 537 0 23064(_prcs(_trgt(61))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(12))(7(0))))))
				(START_ADDR11(_arch 538 0 23076(_prcs(_trgt(62))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(13))(7(0))))))
				(START_ADDR12(_arch 539 0 23088(_prcs(_trgt(63))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(14))(7(0))))))
				(START_ADDR13(_arch 540 0 23100(_prcs(_trgt(64))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(15))(7(0))))))
				(START_ADDR14(_arch 541 0 23112(_prcs(_trgt(65))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(16))(7(0))))))
				(START_ADDR15(_arch 542 0 23124(_prcs(_trgt(66))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(17))(7(0))))))
				(START_ADDR16(_arch 543 0 23136(_prcs(_trgt(67))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(18))(7(0))))))
				(START_ADDR17(_arch 544 0 23148(_prcs(_trgt(52)(68))(_sens(0)(48)(1)(2(3))(3)(7(0)))(_dssslsensitivity 1))))
				(line__23162(_arch 545 0 23162(_assignment(_trgt(69)))))
				(line__23163(_arch 546 0 23163(_assignment(_trgt(70)))))
				(line__23164(_arch 547 0 23164(_assignment(_trgt(71)))))
				(line__23165(_arch 548 0 23165(_assignment(_trgt(72)))))
				(line__23166(_arch 549 0 23166(_assignment(_trgt(73)))))
				(line__23167(_arch 550 0 23167(_assignment(_trgt(74)))))
				(line__23168(_arch 551 0 23168(_assignment(_trgt(75)))))
				(line__23169(_arch 552 0 23169(_assignment(_trgt(76)))))
				(line__23170(_arch 553 0 23170(_assignment(_trgt(77)))))
				(line__23171(_arch 554 0 23171(_assignment(_trgt(78)))))
				(line__23172(_arch 555 0 23172(_assignment(_trgt(79)))))
				(line__23173(_arch 556 0 23173(_assignment(_trgt(80)))))
				(line__23174(_arch 557 0 23174(_assignment(_trgt(81)))))
				(line__23175(_arch 558 0 23175(_assignment(_trgt(82)))))
				(line__23176(_arch 559 0 23176(_assignment(_trgt(83)))))
			)
		)
	)
	(_generate GEN_NUM_FSTORES_18 0 23184(_if 1488)
		(_object
			(_prcs
				(START_ADDR3(_arch 560 0 23211(_prcs(_trgt(54))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(5))(7(0))))))
				(START_ADDR4(_arch 561 0 23223(_prcs(_trgt(55))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(6))(7(0))))))
				(START_ADDR5(_arch 562 0 23235(_prcs(_trgt(56))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(7))(7(0))))))
				(START_ADDR6(_arch 563 0 23247(_prcs(_trgt(57))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(8))(7(0))))))
				(START_ADDR7(_arch 564 0 23259(_prcs(_trgt(58))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(9))(7(0))))))
				(START_ADDR8(_arch 565 0 23271(_prcs(_trgt(59))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(10))(7(0))))))
				(START_ADDR9(_arch 566 0 23283(_prcs(_trgt(60))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(11))(7(0))))))
				(START_ADDR10(_arch 567 0 23295(_prcs(_trgt(61))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(12))(7(0))))))
				(START_ADDR11(_arch 568 0 23307(_prcs(_trgt(62))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(13))(7(0))))))
				(START_ADDR12(_arch 569 0 23319(_prcs(_trgt(63))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(14))(7(0))))))
				(START_ADDR13(_arch 570 0 23331(_prcs(_trgt(64))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(15))(7(0))))))
				(START_ADDR14(_arch 571 0 23343(_prcs(_trgt(65))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(16))(7(0))))))
				(START_ADDR15(_arch 572 0 23355(_prcs(_trgt(66))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(17))(7(0))))))
				(START_ADDR16(_arch 573 0 23367(_prcs(_trgt(67))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(18))(7(0))))))
				(START_ADDR17(_arch 574 0 23379(_prcs(_trgt(52)(68))(_sens(0)(48)(1)(2(3))(3)(7(0)))(_dssslsensitivity 1))))
				(START_ADDR18(_arch 575 0 23393(_prcs(_trgt(53)(69))(_sens(0)(48)(1)(2(4))(3)(7(0)))(_dssslsensitivity 1))))
				(line__23408(_arch 576 0 23408(_assignment(_trgt(70)))))
				(line__23409(_arch 577 0 23409(_assignment(_trgt(71)))))
				(line__23410(_arch 578 0 23410(_assignment(_trgt(72)))))
				(line__23411(_arch 579 0 23411(_assignment(_trgt(73)))))
				(line__23412(_arch 580 0 23412(_assignment(_trgt(74)))))
				(line__23413(_arch 581 0 23413(_assignment(_trgt(75)))))
				(line__23414(_arch 582 0 23414(_assignment(_trgt(76)))))
				(line__23415(_arch 583 0 23415(_assignment(_trgt(77)))))
				(line__23416(_arch 584 0 23416(_assignment(_trgt(78)))))
				(line__23417(_arch 585 0 23417(_assignment(_trgt(79)))))
				(line__23418(_arch 586 0 23418(_assignment(_trgt(80)))))
				(line__23419(_arch 587 0 23419(_assignment(_trgt(81)))))
				(line__23420(_arch 588 0 23420(_assignment(_trgt(82)))))
				(line__23421(_arch 589 0 23421(_assignment(_trgt(83)))))
			)
		)
	)
	(_generate GEN_NUM_FSTORES_19 0 23430(_if 1489)
		(_object
			(_prcs
				(START_ADDR4(_arch 590 0 23469(_prcs(_trgt(55))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(6))(7(0))))))
				(START_ADDR5(_arch 591 0 23481(_prcs(_trgt(56))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(7))(7(0))))))
				(START_ADDR6(_arch 592 0 23493(_prcs(_trgt(57))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(8))(7(0))))))
				(START_ADDR7(_arch 593 0 23505(_prcs(_trgt(58))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(9))(7(0))))))
				(START_ADDR8(_arch 594 0 23517(_prcs(_trgt(59))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(10))(7(0))))))
				(START_ADDR9(_arch 595 0 23529(_prcs(_trgt(60))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(11))(7(0))))))
				(START_ADDR10(_arch 596 0 23541(_prcs(_trgt(61))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(12))(7(0))))))
				(START_ADDR11(_arch 597 0 23553(_prcs(_trgt(62))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(13))(7(0))))))
				(START_ADDR12(_arch 598 0 23565(_prcs(_trgt(63))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(14))(7(0))))))
				(START_ADDR13(_arch 599 0 23577(_prcs(_trgt(64))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(15))(7(0))))))
				(START_ADDR14(_arch 600 0 23589(_prcs(_trgt(65))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(16))(7(0))))))
				(START_ADDR15(_arch 601 0 23601(_prcs(_trgt(66))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(17))(7(0))))))
				(START_ADDR16(_arch 602 0 23613(_prcs(_trgt(67))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(18))(7(0))))))
				(START_ADDR17(_arch 603 0 23625(_prcs(_trgt(52)(68))(_sens(0)(48)(1)(2(3))(3)(7(0)))(_dssslsensitivity 1))))
				(START_ADDR18(_arch 604 0 23639(_prcs(_trgt(53)(69))(_sens(0)(48)(1)(2(4))(3)(7(0)))(_dssslsensitivity 1))))
				(START_ADDR19(_arch 605 0 23653(_prcs(_trgt(54)(70))(_sens(0)(48)(1)(2(5))(3)(7(0)))(_dssslsensitivity 1))))
				(line__23668(_arch 606 0 23668(_assignment(_trgt(71)))))
				(line__23669(_arch 607 0 23669(_assignment(_trgt(72)))))
				(line__23670(_arch 608 0 23670(_assignment(_trgt(73)))))
				(line__23671(_arch 609 0 23671(_assignment(_trgt(74)))))
				(line__23672(_arch 610 0 23672(_assignment(_trgt(75)))))
				(line__23673(_arch 611 0 23673(_assignment(_trgt(76)))))
				(line__23674(_arch 612 0 23674(_assignment(_trgt(77)))))
				(line__23675(_arch 613 0 23675(_assignment(_trgt(78)))))
				(line__23676(_arch 614 0 23676(_assignment(_trgt(79)))))
				(line__23677(_arch 615 0 23677(_assignment(_trgt(80)))))
				(line__23678(_arch 616 0 23678(_assignment(_trgt(81)))))
				(line__23679(_arch 617 0 23679(_assignment(_trgt(82)))))
				(line__23680(_arch 618 0 23680(_assignment(_trgt(83)))))
			)
		)
	)
	(_generate GEN_NUM_FSTORES_20 0 23689(_if 1490)
		(_object
			(_prcs
				(START_ADDR5(_arch 619 0 23740(_prcs(_trgt(56))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(7))(7(0))))))
				(START_ADDR6(_arch 620 0 23752(_prcs(_trgt(57))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(8))(7(0))))))
				(START_ADDR7(_arch 621 0 23764(_prcs(_trgt(58))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(9))(7(0))))))
				(START_ADDR8(_arch 622 0 23776(_prcs(_trgt(59))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(10))(7(0))))))
				(START_ADDR9(_arch 623 0 23788(_prcs(_trgt(60))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(11))(7(0))))))
				(START_ADDR10(_arch 624 0 23800(_prcs(_trgt(61))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(12))(7(0))))))
				(START_ADDR11(_arch 625 0 23812(_prcs(_trgt(62))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(13))(7(0))))))
				(START_ADDR12(_arch 626 0 23824(_prcs(_trgt(63))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(14))(7(0))))))
				(START_ADDR13(_arch 627 0 23836(_prcs(_trgt(64))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(15))(7(0))))))
				(START_ADDR14(_arch 628 0 23848(_prcs(_trgt(65))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(16))(7(0))))))
				(START_ADDR15(_arch 629 0 23860(_prcs(_trgt(66))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(17))(7(0))))))
				(START_ADDR16(_arch 630 0 23872(_prcs(_trgt(67))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(18))(7(0))))))
				(START_ADDR17(_arch 631 0 23884(_prcs(_trgt(52)(68))(_sens(0)(48)(1)(2(3))(3)(7(0)))(_dssslsensitivity 1))))
				(START_ADDR18(_arch 632 0 23898(_prcs(_trgt(53)(69))(_sens(0)(48)(1)(2(4))(3)(7(0)))(_dssslsensitivity 1))))
				(START_ADDR19(_arch 633 0 23912(_prcs(_trgt(54)(70))(_sens(0)(48)(1)(2(5))(3)(7(0)))(_dssslsensitivity 1))))
				(START_ADDR20(_arch 634 0 23927(_prcs(_trgt(55)(71))(_sens(0)(48)(1)(2(6))(3)(7(0)))(_dssslsensitivity 1))))
				(line__23942(_arch 635 0 23942(_assignment(_trgt(72)))))
				(line__23943(_arch 636 0 23943(_assignment(_trgt(73)))))
				(line__23944(_arch 637 0 23944(_assignment(_trgt(74)))))
				(line__23945(_arch 638 0 23945(_assignment(_trgt(75)))))
				(line__23946(_arch 639 0 23946(_assignment(_trgt(76)))))
				(line__23947(_arch 640 0 23947(_assignment(_trgt(77)))))
				(line__23948(_arch 641 0 23948(_assignment(_trgt(78)))))
				(line__23949(_arch 642 0 23949(_assignment(_trgt(79)))))
				(line__23950(_arch 643 0 23950(_assignment(_trgt(80)))))
				(line__23951(_arch 644 0 23951(_assignment(_trgt(81)))))
				(line__23952(_arch 645 0 23952(_assignment(_trgt(82)))))
				(line__23953(_arch 646 0 23953(_assignment(_trgt(83)))))
			)
		)
	)
	(_generate GEN_NUM_FSTORES_21 0 23961(_if 1491)
		(_object
			(_prcs
				(START_ADDR6(_arch 647 0 24024(_prcs(_trgt(57))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(8))(7(0))))))
				(START_ADDR7(_arch 648 0 24036(_prcs(_trgt(58))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(9))(7(0))))))
				(START_ADDR8(_arch 649 0 24048(_prcs(_trgt(59))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(10))(7(0))))))
				(START_ADDR9(_arch 650 0 24060(_prcs(_trgt(60))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(11))(7(0))))))
				(START_ADDR10(_arch 651 0 24072(_prcs(_trgt(61))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(12))(7(0))))))
				(START_ADDR11(_arch 652 0 24084(_prcs(_trgt(62))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(13))(7(0))))))
				(START_ADDR12(_arch 653 0 24096(_prcs(_trgt(63))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(14))(7(0))))))
				(START_ADDR13(_arch 654 0 24108(_prcs(_trgt(64))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(15))(7(0))))))
				(START_ADDR14(_arch 655 0 24120(_prcs(_trgt(65))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(16))(7(0))))))
				(START_ADDR15(_arch 656 0 24132(_prcs(_trgt(66))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(17))(7(0))))))
				(START_ADDR16(_arch 657 0 24144(_prcs(_trgt(67))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(18))(7(0))))))
				(START_ADDR17(_arch 658 0 24156(_prcs(_trgt(52)(68))(_sens(0)(48)(1)(2(3))(3)(7(0)))(_dssslsensitivity 1))))
				(START_ADDR18(_arch 659 0 24170(_prcs(_trgt(53)(69))(_sens(0)(48)(1)(2(4))(3)(7(0)))(_dssslsensitivity 1))))
				(START_ADDR19(_arch 660 0 24184(_prcs(_trgt(54)(70))(_sens(0)(48)(1)(2(5))(3)(7(0)))(_dssslsensitivity 1))))
				(START_ADDR20(_arch 661 0 24199(_prcs(_trgt(55)(71))(_sens(0)(48)(1)(2(6))(3)(7(0)))(_dssslsensitivity 1))))
				(START_ADDR21(_arch 662 0 24214(_prcs(_trgt(56)(72))(_sens(0)(48)(1)(2(7))(3)(7(0)))(_dssslsensitivity 1))))
				(line__24230(_arch 663 0 24230(_assignment(_trgt(73)))))
				(line__24231(_arch 664 0 24231(_assignment(_trgt(74)))))
				(line__24232(_arch 665 0 24232(_assignment(_trgt(75)))))
				(line__24233(_arch 666 0 24233(_assignment(_trgt(76)))))
				(line__24234(_arch 667 0 24234(_assignment(_trgt(77)))))
				(line__24235(_arch 668 0 24235(_assignment(_trgt(78)))))
				(line__24236(_arch 669 0 24236(_assignment(_trgt(79)))))
				(line__24237(_arch 670 0 24237(_assignment(_trgt(80)))))
				(line__24238(_arch 671 0 24238(_assignment(_trgt(81)))))
				(line__24239(_arch 672 0 24239(_assignment(_trgt(82)))))
				(line__24240(_arch 673 0 24240(_assignment(_trgt(83)))))
			)
		)
	)
	(_generate GEN_NUM_FSTORES_22 0 24248(_if 1492)
		(_object
			(_prcs
				(START_ADDR7(_arch 674 0 24323(_prcs(_trgt(58))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(9))(7(0))))))
				(START_ADDR8(_arch 675 0 24335(_prcs(_trgt(59))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(10))(7(0))))))
				(START_ADDR9(_arch 676 0 24347(_prcs(_trgt(60))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(11))(7(0))))))
				(START_ADDR10(_arch 677 0 24359(_prcs(_trgt(61))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(12))(7(0))))))
				(START_ADDR11(_arch 678 0 24371(_prcs(_trgt(62))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(13))(7(0))))))
				(START_ADDR12(_arch 679 0 24383(_prcs(_trgt(63))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(14))(7(0))))))
				(START_ADDR13(_arch 680 0 24395(_prcs(_trgt(64))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(15))(7(0))))))
				(START_ADDR14(_arch 681 0 24407(_prcs(_trgt(65))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(16))(7(0))))))
				(START_ADDR15(_arch 682 0 24419(_prcs(_trgt(66))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(17))(7(0))))))
				(START_ADDR16(_arch 683 0 24431(_prcs(_trgt(67))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(18))(7(0))))))
				(START_ADDR17(_arch 684 0 24443(_prcs(_trgt(52)(68))(_sens(0)(48)(1)(2(3))(3)(7(0)))(_dssslsensitivity 1))))
				(START_ADDR18(_arch 685 0 24457(_prcs(_trgt(53)(69))(_sens(0)(48)(1)(2(4))(3)(7(0)))(_dssslsensitivity 1))))
				(START_ADDR19(_arch 686 0 24471(_prcs(_trgt(54)(70))(_sens(0)(48)(1)(2(5))(3)(7(0)))(_dssslsensitivity 1))))
				(START_ADDR20(_arch 687 0 24486(_prcs(_trgt(55)(71))(_sens(0)(48)(1)(2(6))(3)(7(0)))(_dssslsensitivity 1))))
				(START_ADDR21(_arch 688 0 24501(_prcs(_trgt(56)(72))(_sens(0)(48)(1)(2(7))(3)(7(0)))(_dssslsensitivity 1))))
				(START_ADDR22(_arch 689 0 24516(_prcs(_trgt(57)(73))(_sens(0)(48)(1)(2(8))(3)(7(0)))(_dssslsensitivity 1))))
				(line__24532(_arch 690 0 24532(_assignment(_trgt(74)))))
				(line__24533(_arch 691 0 24533(_assignment(_trgt(75)))))
				(line__24534(_arch 692 0 24534(_assignment(_trgt(76)))))
				(line__24535(_arch 693 0 24535(_assignment(_trgt(77)))))
				(line__24536(_arch 694 0 24536(_assignment(_trgt(78)))))
				(line__24537(_arch 695 0 24537(_assignment(_trgt(79)))))
				(line__24538(_arch 696 0 24538(_assignment(_trgt(80)))))
				(line__24539(_arch 697 0 24539(_assignment(_trgt(81)))))
				(line__24540(_arch 698 0 24540(_assignment(_trgt(82)))))
				(line__24541(_arch 699 0 24541(_assignment(_trgt(83)))))
			)
		)
	)
	(_generate GEN_NUM_FSTORES_23 0 24549(_if 1493)
		(_object
			(_prcs
				(START_ADDR8(_arch 700 0 24636(_prcs(_trgt(59))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(10))(7(0))))))
				(START_ADDR9(_arch 701 0 24648(_prcs(_trgt(60))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(11))(7(0))))))
				(START_ADDR10(_arch 702 0 24660(_prcs(_trgt(61))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(12))(7(0))))))
				(START_ADDR11(_arch 703 0 24672(_prcs(_trgt(62))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(13))(7(0))))))
				(START_ADDR12(_arch 704 0 24684(_prcs(_trgt(63))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(14))(7(0))))))
				(START_ADDR13(_arch 705 0 24696(_prcs(_trgt(64))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(15))(7(0))))))
				(START_ADDR14(_arch 706 0 24708(_prcs(_trgt(65))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(16))(7(0))))))
				(START_ADDR15(_arch 707 0 24720(_prcs(_trgt(66))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(17))(7(0))))))
				(START_ADDR16(_arch 708 0 24732(_prcs(_trgt(67))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(18))(7(0))))))
				(START_ADDR17(_arch 709 0 24744(_prcs(_trgt(52)(68))(_sens(0)(48)(1)(2(3))(3)(7(0)))(_dssslsensitivity 1))))
				(START_ADDR18(_arch 710 0 24758(_prcs(_trgt(53)(69))(_sens(0)(48)(1)(2(4))(3)(7(0)))(_dssslsensitivity 1))))
				(START_ADDR19(_arch 711 0 24772(_prcs(_trgt(54)(70))(_sens(0)(48)(1)(2(5))(3)(7(0)))(_dssslsensitivity 1))))
				(START_ADDR20(_arch 712 0 24787(_prcs(_trgt(55)(71))(_sens(0)(48)(1)(2(6))(3)(7(0)))(_dssslsensitivity 1))))
				(START_ADDR21(_arch 713 0 24802(_prcs(_trgt(56)(72))(_sens(0)(48)(1)(2(7))(3)(7(0)))(_dssslsensitivity 1))))
				(START_ADDR22(_arch 714 0 24817(_prcs(_trgt(57)(73))(_sens(0)(48)(1)(2(8))(3)(7(0)))(_dssslsensitivity 1))))
				(START_ADDR23(_arch 715 0 24833(_prcs(_trgt(58)(74))(_sens(0)(48)(1)(2(9))(3)(7(0)))(_dssslsensitivity 1))))
				(line__24849(_arch 716 0 24849(_assignment(_trgt(75)))))
				(line__24850(_arch 717 0 24850(_assignment(_trgt(76)))))
				(line__24851(_arch 718 0 24851(_assignment(_trgt(77)))))
				(line__24852(_arch 719 0 24852(_assignment(_trgt(78)))))
				(line__24853(_arch 720 0 24853(_assignment(_trgt(79)))))
				(line__24854(_arch 721 0 24854(_assignment(_trgt(80)))))
				(line__24855(_arch 722 0 24855(_assignment(_trgt(81)))))
				(line__24856(_arch 723 0 24856(_assignment(_trgt(82)))))
				(line__24857(_arch 724 0 24857(_assignment(_trgt(83)))))
			)
		)
	)
	(_generate GEN_NUM_FSTORES_24 0 24865(_if 1494)
		(_object
			(_prcs
				(START_ADDR9(_arch 725 0 24964(_prcs(_trgt(60))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(11))(7(0))))))
				(START_ADDR10(_arch 726 0 24976(_prcs(_trgt(61))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(12))(7(0))))))
				(START_ADDR11(_arch 727 0 24988(_prcs(_trgt(62))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(13))(7(0))))))
				(START_ADDR12(_arch 728 0 25000(_prcs(_trgt(63))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(14))(7(0))))))
				(START_ADDR13(_arch 729 0 25012(_prcs(_trgt(64))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(15))(7(0))))))
				(START_ADDR14(_arch 730 0 25024(_prcs(_trgt(65))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(16))(7(0))))))
				(START_ADDR15(_arch 731 0 25036(_prcs(_trgt(66))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(17))(7(0))))))
				(START_ADDR16(_arch 732 0 25048(_prcs(_trgt(67))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(18))(7(0))))))
				(START_ADDR17(_arch 733 0 25060(_prcs(_trgt(52)(68))(_sens(0)(48)(1)(2(3))(3)(7(0)))(_dssslsensitivity 1))))
				(START_ADDR18(_arch 734 0 25074(_prcs(_trgt(53)(69))(_sens(0)(48)(1)(2(4))(3)(7(0)))(_dssslsensitivity 1))))
				(START_ADDR19(_arch 735 0 25088(_prcs(_trgt(54)(70))(_sens(0)(48)(1)(2(5))(3)(7(0)))(_dssslsensitivity 1))))
				(START_ADDR20(_arch 736 0 25103(_prcs(_trgt(55)(71))(_sens(0)(48)(1)(2(6))(3)(7(0)))(_dssslsensitivity 1))))
				(START_ADDR21(_arch 737 0 25118(_prcs(_trgt(56)(72))(_sens(0)(48)(1)(2(7))(3)(7(0)))(_dssslsensitivity 1))))
				(START_ADDR22(_arch 738 0 25133(_prcs(_trgt(57)(73))(_sens(0)(48)(1)(2(8))(3)(7(0)))(_dssslsensitivity 1))))
				(START_ADDR23(_arch 739 0 25147(_prcs(_trgt(58)(74))(_sens(0)(48)(1)(2(9))(3)(7(0)))(_dssslsensitivity 1))))
				(START_ADDR24(_arch 740 0 25165(_prcs(_trgt(59)(75))(_sens(0)(48)(1)(2(10))(3)(7(0)))(_dssslsensitivity 1))))
				(line__25181(_arch 741 0 25181(_assignment(_trgt(76)))))
				(line__25182(_arch 742 0 25182(_assignment(_trgt(77)))))
				(line__25183(_arch 743 0 25183(_assignment(_trgt(78)))))
				(line__25184(_arch 744 0 25184(_assignment(_trgt(79)))))
				(line__25185(_arch 745 0 25185(_assignment(_trgt(80)))))
				(line__25186(_arch 746 0 25186(_assignment(_trgt(81)))))
				(line__25187(_arch 747 0 25187(_assignment(_trgt(82)))))
				(line__25188(_arch 748 0 25188(_assignment(_trgt(83)))))
			)
		)
	)
	(_generate GEN_NUM_FSTORES_25 0 25195(_if 1495)
		(_object
			(_prcs
				(START_ADDR10(_arch 749 0 25306(_prcs(_trgt(61))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(12))(7(0))))))
				(START_ADDR11(_arch 750 0 25318(_prcs(_trgt(62))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(13))(7(0))))))
				(START_ADDR12(_arch 751 0 25330(_prcs(_trgt(63))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(14))(7(0))))))
				(START_ADDR13(_arch 752 0 25342(_prcs(_trgt(64))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(15))(7(0))))))
				(START_ADDR14(_arch 753 0 25354(_prcs(_trgt(65))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(16))(7(0))))))
				(START_ADDR15(_arch 754 0 25366(_prcs(_trgt(66))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(17))(7(0))))))
				(START_ADDR16(_arch 755 0 25378(_prcs(_trgt(67))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(18))(7(0))))))
				(START_ADDR17(_arch 756 0 25390(_prcs(_trgt(52)(68))(_sens(0)(48)(1)(2(3))(3)(7(0)))(_dssslsensitivity 1))))
				(START_ADDR18(_arch 757 0 25404(_prcs(_trgt(53)(69))(_sens(0)(48)(1)(2(4))(3)(7(0)))(_dssslsensitivity 1))))
				(START_ADDR19(_arch 758 0 25418(_prcs(_trgt(54)(70))(_sens(0)(48)(1)(2(5))(3)(7(0)))(_dssslsensitivity 1))))
				(START_ADDR20(_arch 759 0 25433(_prcs(_trgt(55)(71))(_sens(0)(48)(1)(2(6))(3)(7(0)))(_dssslsensitivity 1))))
				(START_ADDR21(_arch 760 0 25448(_prcs(_trgt(56)(72))(_sens(0)(48)(1)(2(7))(3)(7(0)))(_dssslsensitivity 1))))
				(START_ADDR22(_arch 761 0 25463(_prcs(_trgt(57)(73))(_sens(0)(48)(1)(2(8))(3)(7(0)))(_dssslsensitivity 1))))
				(START_ADDR23(_arch 762 0 25477(_prcs(_trgt(58)(74))(_sens(0)(48)(1)(2(9))(3)(7(0)))(_dssslsensitivity 1))))
				(START_ADDR24(_arch 763 0 25495(_prcs(_trgt(59)(75))(_sens(0)(48)(1)(2(10))(3)(7(0)))(_dssslsensitivity 1))))
				(START_ADDR25(_arch 764 0 25511(_prcs(_trgt(60)(76))(_sens(0)(48)(1)(2(11))(3)(7(0)))(_dssslsensitivity 1))))
				(line__25527(_arch 765 0 25527(_assignment(_trgt(77)))))
				(line__25528(_arch 766 0 25528(_assignment(_trgt(78)))))
				(line__25529(_arch 767 0 25529(_assignment(_trgt(79)))))
				(line__25530(_arch 768 0 25530(_assignment(_trgt(80)))))
				(line__25531(_arch 769 0 25531(_assignment(_trgt(81)))))
				(line__25532(_arch 770 0 25532(_assignment(_trgt(82)))))
				(line__25533(_arch 771 0 25533(_assignment(_trgt(83)))))
			)
		)
	)
	(_generate GEN_NUM_FSTORES_26 0 25541(_if 1496)
		(_object
			(_prcs
				(START_ADDR11(_arch 772 0 25664(_prcs(_trgt(62))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(13))(7(0))))))
				(START_ADDR12(_arch 773 0 25676(_prcs(_trgt(63))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(14))(7(0))))))
				(START_ADDR13(_arch 774 0 25688(_prcs(_trgt(64))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(15))(7(0))))))
				(START_ADDR14(_arch 775 0 25700(_prcs(_trgt(65))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(16))(7(0))))))
				(START_ADDR15(_arch 776 0 25712(_prcs(_trgt(66))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(17))(7(0))))))
				(START_ADDR16(_arch 777 0 25724(_prcs(_trgt(67))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(18))(7(0))))))
				(START_ADDR17(_arch 778 0 25736(_prcs(_trgt(52)(68))(_sens(0)(48)(1)(2(3))(3)(7(0)))(_dssslsensitivity 1))))
				(START_ADDR18(_arch 779 0 25750(_prcs(_trgt(53)(69))(_sens(0)(48)(1)(2(4))(3)(7(0)))(_dssslsensitivity 1))))
				(START_ADDR19(_arch 780 0 25764(_prcs(_trgt(54)(70))(_sens(0)(48)(1)(2(5))(3)(7(0)))(_dssslsensitivity 1))))
				(START_ADDR20(_arch 781 0 25779(_prcs(_trgt(55)(71))(_sens(0)(48)(1)(2(6))(3)(7(0)))(_dssslsensitivity 1))))
				(START_ADDR21(_arch 782 0 25793(_prcs(_trgt(56)(72))(_sens(0)(48)(1)(2(7))(3)(7(0)))(_dssslsensitivity 1))))
				(START_ADDR22(_arch 783 0 25809(_prcs(_trgt(57)(73))(_sens(0)(48)(1)(2(8))(3)(7(0)))(_dssslsensitivity 1))))
				(START_ADDR23(_arch 784 0 25824(_prcs(_trgt(58)(74))(_sens(0)(48)(1)(2(9))(3)(7(0)))(_dssslsensitivity 1))))
				(START_ADDR24(_arch 785 0 25841(_prcs(_trgt(59)(75))(_sens(0)(48)(1)(2(10))(3)(7(0)))(_dssslsensitivity 1))))
				(START_ADDR25(_arch 786 0 25857(_prcs(_trgt(60)(76))(_sens(0)(48)(1)(2(11))(3)(7(0)))(_dssslsensitivity 1))))
				(START_ADDR26(_arch 787 0 25872(_prcs(_trgt(61)(77))(_sens(0)(48)(1)(2(12))(3)(7(0)))(_dssslsensitivity 1))))
				(line__25888(_arch 788 0 25888(_assignment(_trgt(78)))))
				(line__25889(_arch 789 0 25889(_assignment(_trgt(79)))))
				(line__25890(_arch 790 0 25890(_assignment(_trgt(80)))))
				(line__25891(_arch 791 0 25891(_assignment(_trgt(81)))))
				(line__25892(_arch 792 0 25892(_assignment(_trgt(82)))))
				(line__25893(_arch 793 0 25893(_assignment(_trgt(83)))))
			)
		)
	)
	(_generate GEN_NUM_FSTORES_27 0 25903(_if 1497)
		(_object
			(_prcs
				(START_ADDR12(_arch 794 0 26038(_prcs(_trgt(63))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(14))(7(0))))))
				(START_ADDR13(_arch 795 0 26050(_prcs(_trgt(64))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(15))(7(0))))))
				(START_ADDR14(_arch 796 0 26062(_prcs(_trgt(65))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(16))(7(0))))))
				(START_ADDR15(_arch 797 0 26074(_prcs(_trgt(66))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(17))(7(0))))))
				(START_ADDR16(_arch 798 0 26086(_prcs(_trgt(67))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(18))(7(0))))))
				(START_ADDR17(_arch 799 0 26098(_prcs(_trgt(52)(68))(_sens(0)(48)(1)(2(3))(3)(7(0)))(_dssslsensitivity 1))))
				(START_ADDR18(_arch 800 0 26112(_prcs(_trgt(53)(69))(_sens(0)(48)(1)(2(4))(3)(7(0)))(_dssslsensitivity 1))))
				(START_ADDR19(_arch 801 0 26126(_prcs(_trgt(54)(70))(_sens(0)(48)(1)(2(5))(3)(7(0)))(_dssslsensitivity 1))))
				(START_ADDR20(_arch 802 0 26141(_prcs(_trgt(55)(71))(_sens(0)(48)(1)(2(6))(3)(7(0)))(_dssslsensitivity 1))))
				(START_ADDR21(_arch 803 0 26155(_prcs(_trgt(56)(72))(_sens(0)(48)(1)(2(7))(3)(7(0)))(_dssslsensitivity 1))))
				(START_ADDR22(_arch 804 0 26171(_prcs(_trgt(57)(73))(_sens(0)(48)(1)(2(8))(3)(7(0)))(_dssslsensitivity 1))))
				(START_ADDR23(_arch 805 0 26186(_prcs(_trgt(58)(74))(_sens(0)(48)(1)(2(9))(3)(7(0)))(_dssslsensitivity 1))))
				(START_ADDR24(_arch 806 0 26203(_prcs(_trgt(59)(75))(_sens(0)(48)(1)(2(10))(3)(7(0)))(_dssslsensitivity 1))))
				(START_ADDR25(_arch 807 0 26219(_prcs(_trgt(60)(76))(_sens(0)(48)(1)(2(11))(3)(7(0)))(_dssslsensitivity 1))))
				(START_ADDR26(_arch 808 0 26234(_prcs(_trgt(61)(77))(_sens(0)(48)(1)(2(12))(3)(7(0)))(_dssslsensitivity 1))))
				(START_ADDR27(_arch 809 0 26249(_prcs(_trgt(62)(78))(_sens(0)(48)(1)(2(13))(3)(7(0)))(_dssslsensitivity 1))))
				(line__26265(_arch 810 0 26265(_assignment(_trgt(79)))))
				(line__26266(_arch 811 0 26266(_assignment(_trgt(80)))))
				(line__26267(_arch 812 0 26267(_assignment(_trgt(81)))))
				(line__26268(_arch 813 0 26268(_assignment(_trgt(82)))))
				(line__26269(_arch 814 0 26269(_assignment(_trgt(83)))))
			)
		)
	)
	(_generate GEN_NUM_FSTORES_28 0 26277(_if 1498)
		(_object
			(_prcs
				(START_ADDR13(_arch 815 0 26424(_prcs(_trgt(64))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(15))(7(0))))))
				(START_ADDR14(_arch 816 0 26436(_prcs(_trgt(65))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(16))(7(0))))))
				(START_ADDR15(_arch 817 0 26448(_prcs(_trgt(66))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(17))(7(0))))))
				(START_ADDR16(_arch 818 0 26460(_prcs(_trgt(67))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(18))(7(0))))))
				(START_ADDR17(_arch 819 0 26472(_prcs(_trgt(52)(68))(_sens(0)(48)(1)(2(3))(3)(7(0)))(_dssslsensitivity 1))))
				(START_ADDR18(_arch 820 0 26486(_prcs(_trgt(53)(69))(_sens(0)(48)(1)(2(4))(3)(7(0)))(_dssslsensitivity 1))))
				(START_ADDR19(_arch 821 0 26500(_prcs(_trgt(54)(70))(_sens(0)(48)(1)(2(5))(3)(7(0)))(_dssslsensitivity 1))))
				(START_ADDR20(_arch 822 0 26515(_prcs(_trgt(55)(71))(_sens(0)(48)(1)(2(6))(3)(7(0)))(_dssslsensitivity 1))))
				(START_ADDR21(_arch 823 0 26529(_prcs(_trgt(56)(72))(_sens(0)(48)(1)(2(7))(3)(7(0)))(_dssslsensitivity 1))))
				(START_ADDR22(_arch 824 0 26545(_prcs(_trgt(57)(73))(_sens(0)(48)(1)(2(8))(3)(7(0)))(_dssslsensitivity 1))))
				(START_ADDR23(_arch 825 0 26560(_prcs(_trgt(58)(74))(_sens(0)(48)(1)(2(9))(3)(7(0)))(_dssslsensitivity 1))))
				(START_ADDR24(_arch 826 0 26577(_prcs(_trgt(59)(75))(_sens(0)(48)(1)(2(10))(3)(7(0)))(_dssslsensitivity 1))))
				(START_ADDR25(_arch 827 0 26593(_prcs(_trgt(60)(76))(_sens(0)(48)(1)(2(11))(3)(7(0)))(_dssslsensitivity 1))))
				(START_ADDR26(_arch 828 0 26608(_prcs(_trgt(61)(77))(_sens(0)(48)(1)(2(12))(3)(7(0)))(_dssslsensitivity 1))))
				(START_ADDR27(_arch 829 0 26623(_prcs(_trgt(62)(78))(_sens(0)(48)(1)(2(13))(3)(7(0)))(_dssslsensitivity 1))))
				(START_ADDR28(_arch 830 0 26638(_prcs(_trgt(63)(79))(_sens(0)(48)(1)(2(14))(3)(7(0)))(_dssslsensitivity 1))))
				(line__26654(_arch 831 0 26654(_assignment(_trgt(80)))))
				(line__26655(_arch 832 0 26655(_assignment(_trgt(81)))))
				(line__26656(_arch 833 0 26656(_assignment(_trgt(82)))))
				(line__26657(_arch 834 0 26657(_assignment(_trgt(83)))))
			)
		)
	)
	(_generate GEN_NUM_FSTORES_29 0 26665(_if 1499)
		(_object
			(_prcs
				(START_ADDR14(_arch 835 0 26824(_prcs(_trgt(65))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(16))(7(0))))))
				(START_ADDR15(_arch 836 0 26836(_prcs(_trgt(66))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(17))(7(0))))))
				(START_ADDR16(_arch 837 0 26848(_prcs(_trgt(67))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(18))(7(0))))))
				(START_ADDR17(_arch 838 0 26860(_prcs(_trgt(52)(68))(_sens(0)(48)(1)(2(3))(3)(7(0)))(_dssslsensitivity 1))))
				(START_ADDR18(_arch 839 0 26874(_prcs(_trgt(53)(69))(_sens(0)(48)(1)(2(4))(3)(7(0)))(_dssslsensitivity 1))))
				(START_ADDR19(_arch 840 0 26888(_prcs(_trgt(54)(70))(_sens(0)(48)(1)(2(5))(3)(7(0)))(_dssslsensitivity 1))))
				(START_ADDR20(_arch 841 0 26903(_prcs(_trgt(55)(71))(_sens(0)(48)(1)(2(6))(3)(7(0)))(_dssslsensitivity 1))))
				(START_ADDR21(_arch 842 0 26917(_prcs(_trgt(56)(72))(_sens(0)(48)(1)(2(7))(3)(7(0)))(_dssslsensitivity 1))))
				(START_ADDR22(_arch 843 0 26933(_prcs(_trgt(57)(73))(_sens(0)(48)(1)(2(8))(3)(7(0)))(_dssslsensitivity 1))))
				(START_ADDR23(_arch 844 0 26948(_prcs(_trgt(58)(74))(_sens(0)(48)(1)(2(9))(3)(7(0)))(_dssslsensitivity 1))))
				(START_ADDR24(_arch 845 0 26965(_prcs(_trgt(59)(75))(_sens(0)(48)(1)(2(10))(3)(7(0)))(_dssslsensitivity 1))))
				(START_ADDR25(_arch 846 0 26981(_prcs(_trgt(60)(76))(_sens(0)(48)(1)(2(11))(3)(7(0)))(_dssslsensitivity 1))))
				(START_ADDR26(_arch 847 0 26996(_prcs(_trgt(61)(77))(_sens(0)(48)(1)(2(12))(3)(7(0)))(_dssslsensitivity 1))))
				(START_ADDR27(_arch 848 0 27011(_prcs(_trgt(62)(78))(_sens(0)(48)(1)(2(13))(3)(7(0)))(_dssslsensitivity 1))))
				(START_ADDR28(_arch 849 0 27026(_prcs(_trgt(63)(79))(_sens(0)(48)(1)(2(14))(3)(7(0)))(_dssslsensitivity 1))))
				(START_ADDR29(_arch 850 0 27041(_prcs(_trgt(64)(80))(_sens(0)(48)(1)(2(15))(3)(7(0)))(_dssslsensitivity 1))))
				(line__27057(_arch 851 0 27057(_assignment(_trgt(81)))))
				(line__27058(_arch 852 0 27058(_assignment(_trgt(82)))))
				(line__27059(_arch 853 0 27059(_assignment(_trgt(83)))))
			)
		)
	)
	(_generate GEN_NUM_FSTORES_30 0 27066(_if 1500)
		(_object
			(_prcs
				(START_ADDR15(_arch 854 0 27237(_prcs(_trgt(66))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(17))(7(0))))))
				(START_ADDR16(_arch 855 0 27249(_prcs(_trgt(67))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(18))(7(0))))))
				(START_ADDR17(_arch 856 0 27261(_prcs(_trgt(52)(68))(_sens(0)(48)(1)(2(3))(3)(7(0)))(_dssslsensitivity 1))))
				(START_ADDR18(_arch 857 0 27275(_prcs(_trgt(53)(69))(_sens(0)(48)(1)(2(4))(3)(7(0)))(_dssslsensitivity 1))))
				(START_ADDR19(_arch 858 0 27289(_prcs(_trgt(54)(70))(_sens(0)(48)(1)(2(5))(3)(7(0)))(_dssslsensitivity 1))))
				(START_ADDR20(_arch 859 0 27304(_prcs(_trgt(55)(71))(_sens(0)(48)(1)(2(6))(3)(7(0)))(_dssslsensitivity 1))))
				(START_ADDR21(_arch 860 0 27318(_prcs(_trgt(56)(72))(_sens(0)(48)(1)(2(7))(3)(7(0)))(_dssslsensitivity 1))))
				(START_ADDR22(_arch 861 0 27334(_prcs(_trgt(57)(73))(_sens(0)(48)(1)(2(8))(3)(7(0)))(_dssslsensitivity 1))))
				(START_ADDR23(_arch 862 0 27349(_prcs(_trgt(58)(74))(_sens(0)(48)(1)(2(9))(3)(7(0)))(_dssslsensitivity 1))))
				(START_ADDR24(_arch 863 0 27366(_prcs(_trgt(59)(75))(_sens(0)(48)(1)(2(10))(3)(7(0)))(_dssslsensitivity 1))))
				(START_ADDR25(_arch 864 0 27382(_prcs(_trgt(60)(76))(_sens(0)(48)(1)(2(11))(3)(7(0)))(_dssslsensitivity 1))))
				(START_ADDR26(_arch 865 0 27397(_prcs(_trgt(61)(77))(_sens(0)(48)(1)(2(12))(3)(7(0)))(_dssslsensitivity 1))))
				(START_ADDR27(_arch 866 0 27412(_prcs(_trgt(62)(78))(_sens(0)(48)(1)(2(13))(3)(7(0)))(_dssslsensitivity 1))))
				(START_ADDR28(_arch 867 0 27427(_prcs(_trgt(63)(79))(_sens(0)(48)(1)(2(14))(3)(7(0)))(_dssslsensitivity 1))))
				(START_ADDR29(_arch 868 0 27442(_prcs(_trgt(64)(80))(_sens(0)(48)(1)(2(15))(3)(7(0)))(_dssslsensitivity 1))))
				(START_ADDR30(_arch 869 0 27457(_prcs(_trgt(65)(81))(_sens(0)(48)(1)(2(16))(3)(7(0)))(_dssslsensitivity 1))))
				(line__27474(_arch 870 0 27474(_assignment(_trgt(82)))))
				(line__27475(_arch 871 0 27475(_assignment(_trgt(83)))))
			)
		)
	)
	(_generate GEN_NUM_FSTORES_31 0 27483(_if 1501)
		(_object
			(_prcs
				(START_ADDR16(_arch 872 0 27666(_prcs(_trgt(67))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(48)(2(18))(7(0))))))
				(START_ADDR17(_arch 873 0 27678(_prcs(_trgt(52)(68))(_sens(0)(48)(1)(2(3))(3)(7(0)))(_dssslsensitivity 1))))
				(START_ADDR18(_arch 874 0 27692(_prcs(_trgt(53)(69))(_sens(0)(48)(1)(2(4))(3)(7(0)))(_dssslsensitivity 1))))
				(START_ADDR19(_arch 875 0 27706(_prcs(_trgt(54)(70))(_sens(0)(48)(1)(2(5))(3)(7(0)))(_dssslsensitivity 1))))
				(START_ADDR20(_arch 876 0 27721(_prcs(_trgt(55)(71))(_sens(0)(48)(1)(2(6))(3)(7(0)))(_dssslsensitivity 1))))
				(START_ADDR21(_arch 877 0 27735(_prcs(_trgt(56)(72))(_sens(0)(48)(1)(2(7))(3)(7(0)))(_dssslsensitivity 1))))
				(START_ADDR22(_arch 878 0 27751(_prcs(_trgt(57)(73))(_sens(0)(48)(1)(2(8))(3)(7(0)))(_dssslsensitivity 1))))
				(START_ADDR23(_arch 879 0 27766(_prcs(_trgt(58)(74))(_sens(0)(48)(1)(2(9))(3)(7(0)))(_dssslsensitivity 1))))
				(START_ADDR24(_arch 880 0 27783(_prcs(_trgt(59)(75))(_sens(0)(48)(1)(2(10))(3)(7(0)))(_dssslsensitivity 1))))
				(START_ADDR25(_arch 881 0 27799(_prcs(_trgt(60)(76))(_sens(0)(48)(1)(2(11))(3)(7(0)))(_dssslsensitivity 1))))
				(START_ADDR26(_arch 882 0 27814(_prcs(_trgt(61)(77))(_sens(0)(48)(1)(2(12))(3)(7(0)))(_dssslsensitivity 1))))
				(START_ADDR27(_arch 883 0 27829(_prcs(_trgt(62)(78))(_sens(0)(48)(1)(2(13))(3)(7(0)))(_dssslsensitivity 1))))
				(START_ADDR28(_arch 884 0 27844(_prcs(_trgt(63)(79))(_sens(0)(48)(1)(2(14))(3)(7(0)))(_dssslsensitivity 1))))
				(START_ADDR29(_arch 885 0 27859(_prcs(_trgt(64)(80))(_sens(0)(48)(1)(2(15))(3)(7(0)))(_dssslsensitivity 1))))
				(START_ADDR30(_arch 886 0 27874(_prcs(_trgt(65)(81))(_sens(0)(48)(1)(2(16))(3)(7(0)))(_dssslsensitivity 1))))
				(START_ADDR31(_arch 887 0 27889(_prcs(_trgt(66)(82))(_sens(0)(48)(1)(2(17))(3)(7(0)))(_dssslsensitivity 1))))
				(line__27907(_arch 888 0 27907(_assignment(_trgt(83)))))
			)
		)
	)
	(_generate GEN_NUM_FSTORES_32 0 27915(_if 1502)
		(_object
			(_prcs
				(START_ADDR17(_arch 889 0 28110(_prcs(_trgt(52)(68))(_sens(0)(48)(1)(2(3))(3)(7(0)))(_dssslsensitivity 1))))
				(START_ADDR18(_arch 890 0 28124(_prcs(_trgt(53)(69))(_sens(0)(48)(1)(2(4))(3)(7(0)))(_dssslsensitivity 1))))
				(START_ADDR19(_arch 891 0 28138(_prcs(_trgt(54)(70))(_sens(0)(48)(1)(2(5))(3)(7(0)))(_dssslsensitivity 1))))
				(START_ADDR20(_arch 892 0 28153(_prcs(_trgt(55)(71))(_sens(0)(48)(1)(2(6))(3)(7(0)))(_dssslsensitivity 1))))
				(START_ADDR21(_arch 893 0 28167(_prcs(_trgt(56)(72))(_sens(0)(48)(1)(2(7))(3)(7(0)))(_dssslsensitivity 1))))
				(START_ADDR22(_arch 894 0 28183(_prcs(_trgt(57)(73))(_sens(0)(48)(1)(2(8))(3)(7(0)))(_dssslsensitivity 1))))
				(START_ADDR23(_arch 895 0 28198(_prcs(_trgt(58)(74))(_sens(0)(48)(1)(2(9))(3)(7(0)))(_dssslsensitivity 1))))
				(START_ADDR24(_arch 896 0 28215(_prcs(_trgt(59)(75))(_sens(0)(48)(1)(2(10))(3)(7(0)))(_dssslsensitivity 1))))
				(START_ADDR25(_arch 897 0 28231(_prcs(_trgt(60)(76))(_sens(0)(48)(1)(2(11))(3)(7(0)))(_dssslsensitivity 1))))
				(START_ADDR26(_arch 898 0 28246(_prcs(_trgt(61)(77))(_sens(0)(48)(1)(2(12))(3)(7(0)))(_dssslsensitivity 1))))
				(START_ADDR27(_arch 899 0 28261(_prcs(_trgt(62)(78))(_sens(0)(48)(1)(2(13))(3)(7(0)))(_dssslsensitivity 1))))
				(START_ADDR28(_arch 900 0 28276(_prcs(_trgt(63)(79))(_sens(0)(48)(1)(2(14))(3)(7(0)))(_dssslsensitivity 1))))
				(START_ADDR29(_arch 901 0 28291(_prcs(_trgt(64)(80))(_sens(0)(48)(1)(2(15))(3)(7(0)))(_dssslsensitivity 1))))
				(START_ADDR30(_arch 902 0 28306(_prcs(_trgt(65)(81))(_sens(0)(48)(1)(2(16))(3)(7(0)))(_dssslsensitivity 1))))
				(START_ADDR31(_arch 903 0 28321(_prcs(_trgt(66)(82))(_sens(0)(48)(1)(2(17))(3)(7(0)))(_dssslsensitivity 1))))
				(START_ADDR32(_arch 904 0 28337(_prcs(_trgt(67)(83))(_sens(0)(48)(1)(2(18))(3)(7(0)))(_dssslsensitivity 1))))
			)
		)
	)
	(_generate GEN_1 0 28362(_if 1503)
		(_object
			(_prcs
				(line__28364(_arch 905 0 28364(_assignment(_alias((reg_module_strt_addr(0))(reg_module_start_address1_i)))(_trgt(14(0)))(_sens(52)))))
			)
		)
	)
	(_generate GEN_2 0 28370(_if 1504)
		(_object
			(_prcs
				(line__28372(_arch 906 0 28372(_assignment(_alias((reg_module_strt_addr(0))(reg_module_start_address1_i)))(_trgt(14(0)))(_sens(52)))))
				(line__28373(_arch 907 0 28373(_assignment(_alias((reg_module_strt_addr(1))(reg_module_start_address2_i)))(_trgt(14(1)))(_sens(53)))))
			)
		)
	)
	(_generate GEN_3 0 28379(_if 1505)
		(_object
			(_prcs
				(line__28381(_arch 908 0 28381(_assignment(_alias((reg_module_strt_addr(0))(reg_module_start_address1_i)))(_trgt(14(0)))(_sens(52)))))
				(line__28382(_arch 909 0 28382(_assignment(_alias((reg_module_strt_addr(1))(reg_module_start_address2_i)))(_trgt(14(1)))(_sens(53)))))
				(line__28383(_arch 910 0 28383(_assignment(_alias((reg_module_strt_addr(2))(reg_module_start_address3_i)))(_trgt(14(2)))(_sens(54)))))
			)
		)
	)
	(_generate GEN_4 0 28389(_if 1506)
		(_object
			(_prcs
				(line__28391(_arch 911 0 28391(_assignment(_alias((reg_module_strt_addr(0))(reg_module_start_address1_i)))(_trgt(14(0)))(_sens(52)))))
				(line__28392(_arch 912 0 28392(_assignment(_alias((reg_module_strt_addr(1))(reg_module_start_address2_i)))(_trgt(14(1)))(_sens(53)))))
				(line__28393(_arch 913 0 28393(_assignment(_alias((reg_module_strt_addr(2))(reg_module_start_address3_i)))(_trgt(14(2)))(_sens(54)))))
				(line__28394(_arch 914 0 28394(_assignment(_alias((reg_module_strt_addr(3))(reg_module_start_address4_i)))(_trgt(14(3)))(_sens(55)))))
			)
		)
	)
	(_generate GEN_5 0 28399(_if 1507)
		(_object
			(_prcs
				(line__28401(_arch 915 0 28401(_assignment(_alias((reg_module_strt_addr(0))(reg_module_start_address1_i)))(_trgt(14(0)))(_sens(52)))))
				(line__28402(_arch 916 0 28402(_assignment(_alias((reg_module_strt_addr(1))(reg_module_start_address2_i)))(_trgt(14(1)))(_sens(53)))))
				(line__28403(_arch 917 0 28403(_assignment(_alias((reg_module_strt_addr(2))(reg_module_start_address3_i)))(_trgt(14(2)))(_sens(54)))))
				(line__28404(_arch 918 0 28404(_assignment(_alias((reg_module_strt_addr(3))(reg_module_start_address4_i)))(_trgt(14(3)))(_sens(55)))))
				(line__28405(_arch 919 0 28405(_assignment(_alias((reg_module_strt_addr(4))(reg_module_start_address5_i)))(_trgt(14(4)))(_sens(56)))))
			)
		)
	)
	(_generate GEN_6 0 28410(_if 1508)
		(_object
			(_prcs
				(line__28412(_arch 920 0 28412(_assignment(_alias((reg_module_strt_addr(0))(reg_module_start_address1_i)))(_trgt(14(0)))(_sens(52)))))
				(line__28413(_arch 921 0 28413(_assignment(_alias((reg_module_strt_addr(1))(reg_module_start_address2_i)))(_trgt(14(1)))(_sens(53)))))
				(line__28414(_arch 922 0 28414(_assignment(_alias((reg_module_strt_addr(2))(reg_module_start_address3_i)))(_trgt(14(2)))(_sens(54)))))
				(line__28415(_arch 923 0 28415(_assignment(_alias((reg_module_strt_addr(3))(reg_module_start_address4_i)))(_trgt(14(3)))(_sens(55)))))
				(line__28416(_arch 924 0 28416(_assignment(_alias((reg_module_strt_addr(4))(reg_module_start_address5_i)))(_trgt(14(4)))(_sens(56)))))
				(line__28417(_arch 925 0 28417(_assignment(_alias((reg_module_strt_addr(5))(reg_module_start_address6_i)))(_trgt(14(5)))(_sens(57)))))
			)
		)
	)
	(_generate GEN_7 0 28423(_if 1509)
		(_object
			(_prcs
				(line__28425(_arch 926 0 28425(_assignment(_alias((reg_module_strt_addr(0))(reg_module_start_address1_i)))(_trgt(14(0)))(_sens(52)))))
				(line__28426(_arch 927 0 28426(_assignment(_alias((reg_module_strt_addr(1))(reg_module_start_address2_i)))(_trgt(14(1)))(_sens(53)))))
				(line__28427(_arch 928 0 28427(_assignment(_alias((reg_module_strt_addr(2))(reg_module_start_address3_i)))(_trgt(14(2)))(_sens(54)))))
				(line__28428(_arch 929 0 28428(_assignment(_alias((reg_module_strt_addr(3))(reg_module_start_address4_i)))(_trgt(14(3)))(_sens(55)))))
				(line__28429(_arch 930 0 28429(_assignment(_alias((reg_module_strt_addr(4))(reg_module_start_address5_i)))(_trgt(14(4)))(_sens(56)))))
				(line__28430(_arch 931 0 28430(_assignment(_alias((reg_module_strt_addr(5))(reg_module_start_address6_i)))(_trgt(14(5)))(_sens(57)))))
				(line__28431(_arch 932 0 28431(_assignment(_alias((reg_module_strt_addr(6))(reg_module_start_address7_i)))(_trgt(14(6)))(_sens(58)))))
			)
		)
	)
	(_generate GEN_8 0 28437(_if 1510)
		(_object
			(_prcs
				(line__28439(_arch 933 0 28439(_assignment(_alias((reg_module_strt_addr(0))(reg_module_start_address1_i)))(_trgt(14(0)))(_sens(52)))))
				(line__28440(_arch 934 0 28440(_assignment(_alias((reg_module_strt_addr(1))(reg_module_start_address2_i)))(_trgt(14(1)))(_sens(53)))))
				(line__28441(_arch 935 0 28441(_assignment(_alias((reg_module_strt_addr(2))(reg_module_start_address3_i)))(_trgt(14(2)))(_sens(54)))))
				(line__28442(_arch 936 0 28442(_assignment(_alias((reg_module_strt_addr(3))(reg_module_start_address4_i)))(_trgt(14(3)))(_sens(55)))))
				(line__28443(_arch 937 0 28443(_assignment(_alias((reg_module_strt_addr(4))(reg_module_start_address5_i)))(_trgt(14(4)))(_sens(56)))))
				(line__28444(_arch 938 0 28444(_assignment(_alias((reg_module_strt_addr(5))(reg_module_start_address6_i)))(_trgt(14(5)))(_sens(57)))))
				(line__28445(_arch 939 0 28445(_assignment(_alias((reg_module_strt_addr(6))(reg_module_start_address7_i)))(_trgt(14(6)))(_sens(58)))))
				(line__28446(_arch 940 0 28446(_assignment(_alias((reg_module_strt_addr(7))(reg_module_start_address8_i)))(_trgt(14(7)))(_sens(59)))))
			)
		)
	)
	(_generate GEN_9 0 28453(_if 1511)
		(_object
			(_prcs
				(line__28455(_arch 941 0 28455(_assignment(_alias((reg_module_strt_addr(0))(reg_module_start_address1_i)))(_trgt(14(0)))(_sens(52)))))
				(line__28456(_arch 942 0 28456(_assignment(_alias((reg_module_strt_addr(1))(reg_module_start_address2_i)))(_trgt(14(1)))(_sens(53)))))
				(line__28457(_arch 943 0 28457(_assignment(_alias((reg_module_strt_addr(2))(reg_module_start_address3_i)))(_trgt(14(2)))(_sens(54)))))
				(line__28458(_arch 944 0 28458(_assignment(_alias((reg_module_strt_addr(3))(reg_module_start_address4_i)))(_trgt(14(3)))(_sens(55)))))
				(line__28459(_arch 945 0 28459(_assignment(_alias((reg_module_strt_addr(4))(reg_module_start_address5_i)))(_trgt(14(4)))(_sens(56)))))
				(line__28460(_arch 946 0 28460(_assignment(_alias((reg_module_strt_addr(5))(reg_module_start_address6_i)))(_trgt(14(5)))(_sens(57)))))
				(line__28461(_arch 947 0 28461(_assignment(_alias((reg_module_strt_addr(6))(reg_module_start_address7_i)))(_trgt(14(6)))(_sens(58)))))
				(line__28462(_arch 948 0 28462(_assignment(_alias((reg_module_strt_addr(7))(reg_module_start_address8_i)))(_trgt(14(7)))(_sens(59)))))
				(line__28463(_arch 949 0 28463(_assignment(_alias((reg_module_strt_addr(8))(reg_module_start_address9_i)))(_trgt(14(8)))(_sens(60)))))
			)
		)
	)
	(_generate GEN_10 0 28470(_if 1512)
		(_object
			(_prcs
				(line__28472(_arch 950 0 28472(_assignment(_alias((reg_module_strt_addr(0))(reg_module_start_address1_i)))(_trgt(14(0)))(_sens(52)))))
				(line__28473(_arch 951 0 28473(_assignment(_alias((reg_module_strt_addr(1))(reg_module_start_address2_i)))(_trgt(14(1)))(_sens(53)))))
				(line__28474(_arch 952 0 28474(_assignment(_alias((reg_module_strt_addr(2))(reg_module_start_address3_i)))(_trgt(14(2)))(_sens(54)))))
				(line__28475(_arch 953 0 28475(_assignment(_alias((reg_module_strt_addr(3))(reg_module_start_address4_i)))(_trgt(14(3)))(_sens(55)))))
				(line__28476(_arch 954 0 28476(_assignment(_alias((reg_module_strt_addr(4))(reg_module_start_address5_i)))(_trgt(14(4)))(_sens(56)))))
				(line__28477(_arch 955 0 28477(_assignment(_alias((reg_module_strt_addr(5))(reg_module_start_address6_i)))(_trgt(14(5)))(_sens(57)))))
				(line__28478(_arch 956 0 28478(_assignment(_alias((reg_module_strt_addr(6))(reg_module_start_address7_i)))(_trgt(14(6)))(_sens(58)))))
				(line__28479(_arch 957 0 28479(_assignment(_alias((reg_module_strt_addr(7))(reg_module_start_address8_i)))(_trgt(14(7)))(_sens(59)))))
				(line__28480(_arch 958 0 28480(_assignment(_alias((reg_module_strt_addr(8))(reg_module_start_address9_i)))(_trgt(14(8)))(_sens(60)))))
				(line__28481(_arch 959 0 28481(_assignment(_alias((reg_module_strt_addr(9))(reg_module_start_address10_i)))(_trgt(14(9)))(_sens(61)))))
			)
		)
	)
	(_generate GEN_11 0 28486(_if 1513)
		(_object
			(_prcs
				(line__28488(_arch 960 0 28488(_assignment(_alias((reg_module_strt_addr(0))(reg_module_start_address1_i)))(_trgt(14(0)))(_sens(52)))))
				(line__28489(_arch 961 0 28489(_assignment(_alias((reg_module_strt_addr(1))(reg_module_start_address2_i)))(_trgt(14(1)))(_sens(53)))))
				(line__28490(_arch 962 0 28490(_assignment(_alias((reg_module_strt_addr(2))(reg_module_start_address3_i)))(_trgt(14(2)))(_sens(54)))))
				(line__28491(_arch 963 0 28491(_assignment(_alias((reg_module_strt_addr(3))(reg_module_start_address4_i)))(_trgt(14(3)))(_sens(55)))))
				(line__28492(_arch 964 0 28492(_assignment(_alias((reg_module_strt_addr(4))(reg_module_start_address5_i)))(_trgt(14(4)))(_sens(56)))))
				(line__28493(_arch 965 0 28493(_assignment(_alias((reg_module_strt_addr(5))(reg_module_start_address6_i)))(_trgt(14(5)))(_sens(57)))))
				(line__28494(_arch 966 0 28494(_assignment(_alias((reg_module_strt_addr(6))(reg_module_start_address7_i)))(_trgt(14(6)))(_sens(58)))))
				(line__28495(_arch 967 0 28495(_assignment(_alias((reg_module_strt_addr(7))(reg_module_start_address8_i)))(_trgt(14(7)))(_sens(59)))))
				(line__28496(_arch 968 0 28496(_assignment(_alias((reg_module_strt_addr(8))(reg_module_start_address9_i)))(_trgt(14(8)))(_sens(60)))))
				(line__28497(_arch 969 0 28497(_assignment(_alias((reg_module_strt_addr(9))(reg_module_start_address10_i)))(_trgt(14(9)))(_sens(61)))))
				(line__28498(_arch 970 0 28498(_assignment(_alias((reg_module_strt_addr(10))(reg_module_start_address11_i)))(_trgt(14(10)))(_sens(62)))))
			)
		)
	)
	(_generate GEN_12 0 28504(_if 1514)
		(_object
			(_prcs
				(line__28506(_arch 971 0 28506(_assignment(_alias((reg_module_strt_addr(0))(reg_module_start_address1_i)))(_trgt(14(0)))(_sens(52)))))
				(line__28507(_arch 972 0 28507(_assignment(_alias((reg_module_strt_addr(1))(reg_module_start_address2_i)))(_trgt(14(1)))(_sens(53)))))
				(line__28508(_arch 973 0 28508(_assignment(_alias((reg_module_strt_addr(2))(reg_module_start_address3_i)))(_trgt(14(2)))(_sens(54)))))
				(line__28509(_arch 974 0 28509(_assignment(_alias((reg_module_strt_addr(3))(reg_module_start_address4_i)))(_trgt(14(3)))(_sens(55)))))
				(line__28510(_arch 975 0 28510(_assignment(_alias((reg_module_strt_addr(4))(reg_module_start_address5_i)))(_trgt(14(4)))(_sens(56)))))
				(line__28511(_arch 976 0 28511(_assignment(_alias((reg_module_strt_addr(5))(reg_module_start_address6_i)))(_trgt(14(5)))(_sens(57)))))
				(line__28512(_arch 977 0 28512(_assignment(_alias((reg_module_strt_addr(6))(reg_module_start_address7_i)))(_trgt(14(6)))(_sens(58)))))
				(line__28513(_arch 978 0 28513(_assignment(_alias((reg_module_strt_addr(7))(reg_module_start_address8_i)))(_trgt(14(7)))(_sens(59)))))
				(line__28514(_arch 979 0 28514(_assignment(_alias((reg_module_strt_addr(8))(reg_module_start_address9_i)))(_trgt(14(8)))(_sens(60)))))
				(line__28515(_arch 980 0 28515(_assignment(_alias((reg_module_strt_addr(9))(reg_module_start_address10_i)))(_trgt(14(9)))(_sens(61)))))
				(line__28516(_arch 981 0 28516(_assignment(_alias((reg_module_strt_addr(10))(reg_module_start_address11_i)))(_trgt(14(10)))(_sens(62)))))
				(line__28517(_arch 982 0 28517(_assignment(_alias((reg_module_strt_addr(11))(reg_module_start_address12_i)))(_trgt(14(11)))(_sens(63)))))
			)
		)
	)
	(_generate GEN_13 0 28523(_if 1515)
		(_object
			(_prcs
				(line__28525(_arch 983 0 28525(_assignment(_alias((reg_module_strt_addr(0))(reg_module_start_address1_i)))(_trgt(14(0)))(_sens(52)))))
				(line__28526(_arch 984 0 28526(_assignment(_alias((reg_module_strt_addr(1))(reg_module_start_address2_i)))(_trgt(14(1)))(_sens(53)))))
				(line__28527(_arch 985 0 28527(_assignment(_alias((reg_module_strt_addr(2))(reg_module_start_address3_i)))(_trgt(14(2)))(_sens(54)))))
				(line__28528(_arch 986 0 28528(_assignment(_alias((reg_module_strt_addr(3))(reg_module_start_address4_i)))(_trgt(14(3)))(_sens(55)))))
				(line__28529(_arch 987 0 28529(_assignment(_alias((reg_module_strt_addr(4))(reg_module_start_address5_i)))(_trgt(14(4)))(_sens(56)))))
				(line__28530(_arch 988 0 28530(_assignment(_alias((reg_module_strt_addr(5))(reg_module_start_address6_i)))(_trgt(14(5)))(_sens(57)))))
				(line__28531(_arch 989 0 28531(_assignment(_alias((reg_module_strt_addr(6))(reg_module_start_address7_i)))(_trgt(14(6)))(_sens(58)))))
				(line__28532(_arch 990 0 28532(_assignment(_alias((reg_module_strt_addr(7))(reg_module_start_address8_i)))(_trgt(14(7)))(_sens(59)))))
				(line__28533(_arch 991 0 28533(_assignment(_alias((reg_module_strt_addr(8))(reg_module_start_address9_i)))(_trgt(14(8)))(_sens(60)))))
				(line__28534(_arch 992 0 28534(_assignment(_alias((reg_module_strt_addr(9))(reg_module_start_address10_i)))(_trgt(14(9)))(_sens(61)))))
				(line__28535(_arch 993 0 28535(_assignment(_alias((reg_module_strt_addr(10))(reg_module_start_address11_i)))(_trgt(14(10)))(_sens(62)))))
				(line__28536(_arch 994 0 28536(_assignment(_alias((reg_module_strt_addr(11))(reg_module_start_address12_i)))(_trgt(14(11)))(_sens(63)))))
				(line__28537(_arch 995 0 28537(_assignment(_alias((reg_module_strt_addr(12))(reg_module_start_address13_i)))(_trgt(14(12)))(_sens(64)))))
			)
		)
	)
	(_generate GEN_14 0 28543(_if 1516)
		(_object
			(_prcs
				(line__28545(_arch 996 0 28545(_assignment(_alias((reg_module_strt_addr(0))(reg_module_start_address1_i)))(_trgt(14(0)))(_sens(52)))))
				(line__28546(_arch 997 0 28546(_assignment(_alias((reg_module_strt_addr(1))(reg_module_start_address2_i)))(_trgt(14(1)))(_sens(53)))))
				(line__28547(_arch 998 0 28547(_assignment(_alias((reg_module_strt_addr(2))(reg_module_start_address3_i)))(_trgt(14(2)))(_sens(54)))))
				(line__28548(_arch 999 0 28548(_assignment(_alias((reg_module_strt_addr(3))(reg_module_start_address4_i)))(_trgt(14(3)))(_sens(55)))))
				(line__28549(_arch 1000 0 28549(_assignment(_alias((reg_module_strt_addr(4))(reg_module_start_address5_i)))(_trgt(14(4)))(_sens(56)))))
				(line__28550(_arch 1001 0 28550(_assignment(_alias((reg_module_strt_addr(5))(reg_module_start_address6_i)))(_trgt(14(5)))(_sens(57)))))
				(line__28551(_arch 1002 0 28551(_assignment(_alias((reg_module_strt_addr(6))(reg_module_start_address7_i)))(_trgt(14(6)))(_sens(58)))))
				(line__28552(_arch 1003 0 28552(_assignment(_alias((reg_module_strt_addr(7))(reg_module_start_address8_i)))(_trgt(14(7)))(_sens(59)))))
				(line__28553(_arch 1004 0 28553(_assignment(_alias((reg_module_strt_addr(8))(reg_module_start_address9_i)))(_trgt(14(8)))(_sens(60)))))
				(line__28554(_arch 1005 0 28554(_assignment(_alias((reg_module_strt_addr(9))(reg_module_start_address10_i)))(_trgt(14(9)))(_sens(61)))))
				(line__28555(_arch 1006 0 28555(_assignment(_alias((reg_module_strt_addr(10))(reg_module_start_address11_i)))(_trgt(14(10)))(_sens(62)))))
				(line__28556(_arch 1007 0 28556(_assignment(_alias((reg_module_strt_addr(11))(reg_module_start_address12_i)))(_trgt(14(11)))(_sens(63)))))
				(line__28557(_arch 1008 0 28557(_assignment(_alias((reg_module_strt_addr(12))(reg_module_start_address13_i)))(_trgt(14(12)))(_sens(64)))))
				(line__28558(_arch 1009 0 28558(_assignment(_alias((reg_module_strt_addr(13))(reg_module_start_address14_i)))(_trgt(14(13)))(_sens(65)))))
			)
		)
	)
	(_generate GEN_15 0 28563(_if 1517)
		(_object
			(_prcs
				(line__28565(_arch 1010 0 28565(_assignment(_alias((reg_module_strt_addr(0))(reg_module_start_address1_i)))(_trgt(14(0)))(_sens(52)))))
				(line__28566(_arch 1011 0 28566(_assignment(_alias((reg_module_strt_addr(1))(reg_module_start_address2_i)))(_trgt(14(1)))(_sens(53)))))
				(line__28567(_arch 1012 0 28567(_assignment(_alias((reg_module_strt_addr(2))(reg_module_start_address3_i)))(_trgt(14(2)))(_sens(54)))))
				(line__28568(_arch 1013 0 28568(_assignment(_alias((reg_module_strt_addr(3))(reg_module_start_address4_i)))(_trgt(14(3)))(_sens(55)))))
				(line__28569(_arch 1014 0 28569(_assignment(_alias((reg_module_strt_addr(4))(reg_module_start_address5_i)))(_trgt(14(4)))(_sens(56)))))
				(line__28570(_arch 1015 0 28570(_assignment(_alias((reg_module_strt_addr(5))(reg_module_start_address6_i)))(_trgt(14(5)))(_sens(57)))))
				(line__28571(_arch 1016 0 28571(_assignment(_alias((reg_module_strt_addr(6))(reg_module_start_address7_i)))(_trgt(14(6)))(_sens(58)))))
				(line__28572(_arch 1017 0 28572(_assignment(_alias((reg_module_strt_addr(7))(reg_module_start_address8_i)))(_trgt(14(7)))(_sens(59)))))
				(line__28573(_arch 1018 0 28573(_assignment(_alias((reg_module_strt_addr(8))(reg_module_start_address9_i)))(_trgt(14(8)))(_sens(60)))))
				(line__28574(_arch 1019 0 28574(_assignment(_alias((reg_module_strt_addr(9))(reg_module_start_address10_i)))(_trgt(14(9)))(_sens(61)))))
				(line__28575(_arch 1020 0 28575(_assignment(_alias((reg_module_strt_addr(10))(reg_module_start_address11_i)))(_trgt(14(10)))(_sens(62)))))
				(line__28576(_arch 1021 0 28576(_assignment(_alias((reg_module_strt_addr(11))(reg_module_start_address12_i)))(_trgt(14(11)))(_sens(63)))))
				(line__28577(_arch 1022 0 28577(_assignment(_alias((reg_module_strt_addr(12))(reg_module_start_address13_i)))(_trgt(14(12)))(_sens(64)))))
				(line__28578(_arch 1023 0 28578(_assignment(_alias((reg_module_strt_addr(13))(reg_module_start_address14_i)))(_trgt(14(13)))(_sens(65)))))
				(line__28579(_arch 1024 0 28579(_assignment(_alias((reg_module_strt_addr(14))(reg_module_start_address15_i)))(_trgt(14(14)))(_sens(66)))))
			)
		)
	)
	(_generate GEN_16 0 28584(_if 1518)
		(_object
			(_prcs
				(line__28586(_arch 1025 0 28586(_assignment(_alias((reg_module_strt_addr(0))(reg_module_start_address1_i)))(_trgt(14(0)))(_sens(52)))))
				(line__28587(_arch 1026 0 28587(_assignment(_alias((reg_module_strt_addr(1))(reg_module_start_address2_i)))(_trgt(14(1)))(_sens(53)))))
				(line__28588(_arch 1027 0 28588(_assignment(_alias((reg_module_strt_addr(2))(reg_module_start_address3_i)))(_trgt(14(2)))(_sens(54)))))
				(line__28589(_arch 1028 0 28589(_assignment(_alias((reg_module_strt_addr(3))(reg_module_start_address4_i)))(_trgt(14(3)))(_sens(55)))))
				(line__28590(_arch 1029 0 28590(_assignment(_alias((reg_module_strt_addr(4))(reg_module_start_address5_i)))(_trgt(14(4)))(_sens(56)))))
				(line__28591(_arch 1030 0 28591(_assignment(_alias((reg_module_strt_addr(5))(reg_module_start_address6_i)))(_trgt(14(5)))(_sens(57)))))
				(line__28592(_arch 1031 0 28592(_assignment(_alias((reg_module_strt_addr(6))(reg_module_start_address7_i)))(_trgt(14(6)))(_sens(58)))))
				(line__28593(_arch 1032 0 28593(_assignment(_alias((reg_module_strt_addr(7))(reg_module_start_address8_i)))(_trgt(14(7)))(_sens(59)))))
				(line__28594(_arch 1033 0 28594(_assignment(_alias((reg_module_strt_addr(8))(reg_module_start_address9_i)))(_trgt(14(8)))(_sens(60)))))
				(line__28595(_arch 1034 0 28595(_assignment(_alias((reg_module_strt_addr(9))(reg_module_start_address10_i)))(_trgt(14(9)))(_sens(61)))))
				(line__28596(_arch 1035 0 28596(_assignment(_alias((reg_module_strt_addr(10))(reg_module_start_address11_i)))(_trgt(14(10)))(_sens(62)))))
				(line__28597(_arch 1036 0 28597(_assignment(_alias((reg_module_strt_addr(11))(reg_module_start_address12_i)))(_trgt(14(11)))(_sens(63)))))
				(line__28598(_arch 1037 0 28598(_assignment(_alias((reg_module_strt_addr(12))(reg_module_start_address13_i)))(_trgt(14(12)))(_sens(64)))))
				(line__28599(_arch 1038 0 28599(_assignment(_alias((reg_module_strt_addr(13))(reg_module_start_address14_i)))(_trgt(14(13)))(_sens(65)))))
				(line__28600(_arch 1039 0 28600(_assignment(_alias((reg_module_strt_addr(14))(reg_module_start_address15_i)))(_trgt(14(14)))(_sens(66)))))
				(line__28601(_arch 1040 0 28601(_assignment(_alias((reg_module_strt_addr(15))(reg_module_start_address16_i)))(_trgt(14(15)))(_sens(67)))))
			)
		)
	)
	(_generate GEN_17 0 28608(_if 1519)
		(_object
			(_prcs
				(line__28610(_arch 1041 0 28610(_assignment(_alias((reg_module_strt_addr(0))(reg_module_start_address1_i)))(_trgt(14(0)))(_sens(52)))))
				(line__28611(_arch 1042 0 28611(_assignment(_alias((reg_module_strt_addr(1))(reg_module_start_address2_i)))(_trgt(14(1)))(_sens(53)))))
				(line__28612(_arch 1043 0 28612(_assignment(_alias((reg_module_strt_addr(2))(reg_module_start_address3_i)))(_trgt(14(2)))(_sens(54)))))
				(line__28613(_arch 1044 0 28613(_assignment(_alias((reg_module_strt_addr(3))(reg_module_start_address4_i)))(_trgt(14(3)))(_sens(55)))))
				(line__28614(_arch 1045 0 28614(_assignment(_alias((reg_module_strt_addr(4))(reg_module_start_address5_i)))(_trgt(14(4)))(_sens(56)))))
				(line__28615(_arch 1046 0 28615(_assignment(_alias((reg_module_strt_addr(5))(reg_module_start_address6_i)))(_trgt(14(5)))(_sens(57)))))
				(line__28616(_arch 1047 0 28616(_assignment(_alias((reg_module_strt_addr(6))(reg_module_start_address7_i)))(_trgt(14(6)))(_sens(58)))))
				(line__28617(_arch 1048 0 28617(_assignment(_alias((reg_module_strt_addr(7))(reg_module_start_address8_i)))(_trgt(14(7)))(_sens(59)))))
				(line__28618(_arch 1049 0 28618(_assignment(_alias((reg_module_strt_addr(8))(reg_module_start_address9_i)))(_trgt(14(8)))(_sens(60)))))
				(line__28619(_arch 1050 0 28619(_assignment(_alias((reg_module_strt_addr(9))(reg_module_start_address10_i)))(_trgt(14(9)))(_sens(61)))))
				(line__28620(_arch 1051 0 28620(_assignment(_alias((reg_module_strt_addr(10))(reg_module_start_address11_i)))(_trgt(14(10)))(_sens(62)))))
				(line__28621(_arch 1052 0 28621(_assignment(_alias((reg_module_strt_addr(11))(reg_module_start_address12_i)))(_trgt(14(11)))(_sens(63)))))
				(line__28622(_arch 1053 0 28622(_assignment(_alias((reg_module_strt_addr(12))(reg_module_start_address13_i)))(_trgt(14(12)))(_sens(64)))))
				(line__28623(_arch 1054 0 28623(_assignment(_alias((reg_module_strt_addr(13))(reg_module_start_address14_i)))(_trgt(14(13)))(_sens(65)))))
				(line__28624(_arch 1055 0 28624(_assignment(_alias((reg_module_strt_addr(14))(reg_module_start_address15_i)))(_trgt(14(14)))(_sens(66)))))
				(line__28625(_arch 1056 0 28625(_assignment(_alias((reg_module_strt_addr(15))(reg_module_start_address16_i)))(_trgt(14(15)))(_sens(67)))))
				(line__28626(_arch 1057 0 28626(_assignment(_alias((reg_module_strt_addr(16))(reg_module_start_address17_i)))(_trgt(14(16)))(_sens(68)))))
			)
		)
	)
	(_generate GEN_18 0 28632(_if 1520)
		(_object
			(_prcs
				(line__28634(_arch 1058 0 28634(_assignment(_alias((reg_module_strt_addr(0))(reg_module_start_address1_i)))(_trgt(14(0)))(_sens(52)))))
				(line__28635(_arch 1059 0 28635(_assignment(_alias((reg_module_strt_addr(1))(reg_module_start_address2_i)))(_trgt(14(1)))(_sens(53)))))
				(line__28636(_arch 1060 0 28636(_assignment(_alias((reg_module_strt_addr(2))(reg_module_start_address3_i)))(_trgt(14(2)))(_sens(54)))))
				(line__28637(_arch 1061 0 28637(_assignment(_alias((reg_module_strt_addr(3))(reg_module_start_address4_i)))(_trgt(14(3)))(_sens(55)))))
				(line__28638(_arch 1062 0 28638(_assignment(_alias((reg_module_strt_addr(4))(reg_module_start_address5_i)))(_trgt(14(4)))(_sens(56)))))
				(line__28639(_arch 1063 0 28639(_assignment(_alias((reg_module_strt_addr(5))(reg_module_start_address6_i)))(_trgt(14(5)))(_sens(57)))))
				(line__28640(_arch 1064 0 28640(_assignment(_alias((reg_module_strt_addr(6))(reg_module_start_address7_i)))(_trgt(14(6)))(_sens(58)))))
				(line__28641(_arch 1065 0 28641(_assignment(_alias((reg_module_strt_addr(7))(reg_module_start_address8_i)))(_trgt(14(7)))(_sens(59)))))
				(line__28642(_arch 1066 0 28642(_assignment(_alias((reg_module_strt_addr(8))(reg_module_start_address9_i)))(_trgt(14(8)))(_sens(60)))))
				(line__28643(_arch 1067 0 28643(_assignment(_alias((reg_module_strt_addr(9))(reg_module_start_address10_i)))(_trgt(14(9)))(_sens(61)))))
				(line__28644(_arch 1068 0 28644(_assignment(_alias((reg_module_strt_addr(10))(reg_module_start_address11_i)))(_trgt(14(10)))(_sens(62)))))
				(line__28645(_arch 1069 0 28645(_assignment(_alias((reg_module_strt_addr(11))(reg_module_start_address12_i)))(_trgt(14(11)))(_sens(63)))))
				(line__28646(_arch 1070 0 28646(_assignment(_alias((reg_module_strt_addr(12))(reg_module_start_address13_i)))(_trgt(14(12)))(_sens(64)))))
				(line__28647(_arch 1071 0 28647(_assignment(_alias((reg_module_strt_addr(13))(reg_module_start_address14_i)))(_trgt(14(13)))(_sens(65)))))
				(line__28648(_arch 1072 0 28648(_assignment(_alias((reg_module_strt_addr(14))(reg_module_start_address15_i)))(_trgt(14(14)))(_sens(66)))))
				(line__28649(_arch 1073 0 28649(_assignment(_alias((reg_module_strt_addr(15))(reg_module_start_address16_i)))(_trgt(14(15)))(_sens(67)))))
				(line__28650(_arch 1074 0 28650(_assignment(_alias((reg_module_strt_addr(16))(reg_module_start_address17_i)))(_trgt(14(16)))(_sens(68)))))
				(line__28651(_arch 1075 0 28651(_assignment(_alias((reg_module_strt_addr(17))(reg_module_start_address18_i)))(_trgt(14(17)))(_sens(69)))))
			)
		)
	)
	(_generate GEN_19 0 28658(_if 1521)
		(_object
			(_prcs
				(line__28660(_arch 1076 0 28660(_assignment(_alias((reg_module_strt_addr(0))(reg_module_start_address1_i)))(_trgt(14(0)))(_sens(52)))))
				(line__28661(_arch 1077 0 28661(_assignment(_alias((reg_module_strt_addr(1))(reg_module_start_address2_i)))(_trgt(14(1)))(_sens(53)))))
				(line__28662(_arch 1078 0 28662(_assignment(_alias((reg_module_strt_addr(2))(reg_module_start_address3_i)))(_trgt(14(2)))(_sens(54)))))
				(line__28663(_arch 1079 0 28663(_assignment(_alias((reg_module_strt_addr(3))(reg_module_start_address4_i)))(_trgt(14(3)))(_sens(55)))))
				(line__28664(_arch 1080 0 28664(_assignment(_alias((reg_module_strt_addr(4))(reg_module_start_address5_i)))(_trgt(14(4)))(_sens(56)))))
				(line__28665(_arch 1081 0 28665(_assignment(_alias((reg_module_strt_addr(5))(reg_module_start_address6_i)))(_trgt(14(5)))(_sens(57)))))
				(line__28666(_arch 1082 0 28666(_assignment(_alias((reg_module_strt_addr(6))(reg_module_start_address7_i)))(_trgt(14(6)))(_sens(58)))))
				(line__28667(_arch 1083 0 28667(_assignment(_alias((reg_module_strt_addr(7))(reg_module_start_address8_i)))(_trgt(14(7)))(_sens(59)))))
				(line__28668(_arch 1084 0 28668(_assignment(_alias((reg_module_strt_addr(8))(reg_module_start_address9_i)))(_trgt(14(8)))(_sens(60)))))
				(line__28669(_arch 1085 0 28669(_assignment(_alias((reg_module_strt_addr(9))(reg_module_start_address10_i)))(_trgt(14(9)))(_sens(61)))))
				(line__28670(_arch 1086 0 28670(_assignment(_alias((reg_module_strt_addr(10))(reg_module_start_address11_i)))(_trgt(14(10)))(_sens(62)))))
				(line__28671(_arch 1087 0 28671(_assignment(_alias((reg_module_strt_addr(11))(reg_module_start_address12_i)))(_trgt(14(11)))(_sens(63)))))
				(line__28672(_arch 1088 0 28672(_assignment(_alias((reg_module_strt_addr(12))(reg_module_start_address13_i)))(_trgt(14(12)))(_sens(64)))))
				(line__28673(_arch 1089 0 28673(_assignment(_alias((reg_module_strt_addr(13))(reg_module_start_address14_i)))(_trgt(14(13)))(_sens(65)))))
				(line__28674(_arch 1090 0 28674(_assignment(_alias((reg_module_strt_addr(14))(reg_module_start_address15_i)))(_trgt(14(14)))(_sens(66)))))
				(line__28675(_arch 1091 0 28675(_assignment(_alias((reg_module_strt_addr(15))(reg_module_start_address16_i)))(_trgt(14(15)))(_sens(67)))))
				(line__28676(_arch 1092 0 28676(_assignment(_alias((reg_module_strt_addr(16))(reg_module_start_address17_i)))(_trgt(14(16)))(_sens(68)))))
				(line__28677(_arch 1093 0 28677(_assignment(_alias((reg_module_strt_addr(17))(reg_module_start_address18_i)))(_trgt(14(17)))(_sens(69)))))
				(line__28678(_arch 1094 0 28678(_assignment(_alias((reg_module_strt_addr(18))(reg_module_start_address19_i)))(_trgt(14(18)))(_sens(70)))))
			)
		)
	)
	(_generate GEN_20 0 28683(_if 1522)
		(_object
			(_prcs
				(line__28685(_arch 1095 0 28685(_assignment(_alias((reg_module_strt_addr(0))(reg_module_start_address1_i)))(_trgt(14(0)))(_sens(52)))))
				(line__28686(_arch 1096 0 28686(_assignment(_alias((reg_module_strt_addr(1))(reg_module_start_address2_i)))(_trgt(14(1)))(_sens(53)))))
				(line__28687(_arch 1097 0 28687(_assignment(_alias((reg_module_strt_addr(2))(reg_module_start_address3_i)))(_trgt(14(2)))(_sens(54)))))
				(line__28688(_arch 1098 0 28688(_assignment(_alias((reg_module_strt_addr(3))(reg_module_start_address4_i)))(_trgt(14(3)))(_sens(55)))))
				(line__28689(_arch 1099 0 28689(_assignment(_alias((reg_module_strt_addr(4))(reg_module_start_address5_i)))(_trgt(14(4)))(_sens(56)))))
				(line__28690(_arch 1100 0 28690(_assignment(_alias((reg_module_strt_addr(5))(reg_module_start_address6_i)))(_trgt(14(5)))(_sens(57)))))
				(line__28691(_arch 1101 0 28691(_assignment(_alias((reg_module_strt_addr(6))(reg_module_start_address7_i)))(_trgt(14(6)))(_sens(58)))))
				(line__28692(_arch 1102 0 28692(_assignment(_alias((reg_module_strt_addr(7))(reg_module_start_address8_i)))(_trgt(14(7)))(_sens(59)))))
				(line__28693(_arch 1103 0 28693(_assignment(_alias((reg_module_strt_addr(8))(reg_module_start_address9_i)))(_trgt(14(8)))(_sens(60)))))
				(line__28694(_arch 1104 0 28694(_assignment(_alias((reg_module_strt_addr(9))(reg_module_start_address10_i)))(_trgt(14(9)))(_sens(61)))))
				(line__28695(_arch 1105 0 28695(_assignment(_alias((reg_module_strt_addr(10))(reg_module_start_address11_i)))(_trgt(14(10)))(_sens(62)))))
				(line__28696(_arch 1106 0 28696(_assignment(_alias((reg_module_strt_addr(11))(reg_module_start_address12_i)))(_trgt(14(11)))(_sens(63)))))
				(line__28697(_arch 1107 0 28697(_assignment(_alias((reg_module_strt_addr(12))(reg_module_start_address13_i)))(_trgt(14(12)))(_sens(64)))))
				(line__28698(_arch 1108 0 28698(_assignment(_alias((reg_module_strt_addr(13))(reg_module_start_address14_i)))(_trgt(14(13)))(_sens(65)))))
				(line__28699(_arch 1109 0 28699(_assignment(_alias((reg_module_strt_addr(14))(reg_module_start_address15_i)))(_trgt(14(14)))(_sens(66)))))
				(line__28700(_arch 1110 0 28700(_assignment(_alias((reg_module_strt_addr(15))(reg_module_start_address16_i)))(_trgt(14(15)))(_sens(67)))))
				(line__28701(_arch 1111 0 28701(_assignment(_alias((reg_module_strt_addr(16))(reg_module_start_address17_i)))(_trgt(14(16)))(_sens(68)))))
				(line__28702(_arch 1112 0 28702(_assignment(_alias((reg_module_strt_addr(17))(reg_module_start_address18_i)))(_trgt(14(17)))(_sens(69)))))
				(line__28703(_arch 1113 0 28703(_assignment(_alias((reg_module_strt_addr(18))(reg_module_start_address19_i)))(_trgt(14(18)))(_sens(70)))))
				(line__28704(_arch 1114 0 28704(_assignment(_alias((reg_module_strt_addr(19))(reg_module_start_address20_i)))(_trgt(14(19)))(_sens(71)))))
			)
		)
	)
	(_generate GEN_21 0 28710(_if 1523)
		(_object
			(_prcs
				(line__28712(_arch 1115 0 28712(_assignment(_alias((reg_module_strt_addr(0))(reg_module_start_address1_i)))(_trgt(14(0)))(_sens(52)))))
				(line__28713(_arch 1116 0 28713(_assignment(_alias((reg_module_strt_addr(1))(reg_module_start_address2_i)))(_trgt(14(1)))(_sens(53)))))
				(line__28714(_arch 1117 0 28714(_assignment(_alias((reg_module_strt_addr(2))(reg_module_start_address3_i)))(_trgt(14(2)))(_sens(54)))))
				(line__28715(_arch 1118 0 28715(_assignment(_alias((reg_module_strt_addr(3))(reg_module_start_address4_i)))(_trgt(14(3)))(_sens(55)))))
				(line__28716(_arch 1119 0 28716(_assignment(_alias((reg_module_strt_addr(4))(reg_module_start_address5_i)))(_trgt(14(4)))(_sens(56)))))
				(line__28717(_arch 1120 0 28717(_assignment(_alias((reg_module_strt_addr(5))(reg_module_start_address6_i)))(_trgt(14(5)))(_sens(57)))))
				(line__28718(_arch 1121 0 28718(_assignment(_alias((reg_module_strt_addr(6))(reg_module_start_address7_i)))(_trgt(14(6)))(_sens(58)))))
				(line__28719(_arch 1122 0 28719(_assignment(_alias((reg_module_strt_addr(7))(reg_module_start_address8_i)))(_trgt(14(7)))(_sens(59)))))
				(line__28720(_arch 1123 0 28720(_assignment(_alias((reg_module_strt_addr(8))(reg_module_start_address9_i)))(_trgt(14(8)))(_sens(60)))))
				(line__28721(_arch 1124 0 28721(_assignment(_alias((reg_module_strt_addr(9))(reg_module_start_address10_i)))(_trgt(14(9)))(_sens(61)))))
				(line__28722(_arch 1125 0 28722(_assignment(_alias((reg_module_strt_addr(10))(reg_module_start_address11_i)))(_trgt(14(10)))(_sens(62)))))
				(line__28723(_arch 1126 0 28723(_assignment(_alias((reg_module_strt_addr(11))(reg_module_start_address12_i)))(_trgt(14(11)))(_sens(63)))))
				(line__28724(_arch 1127 0 28724(_assignment(_alias((reg_module_strt_addr(12))(reg_module_start_address13_i)))(_trgt(14(12)))(_sens(64)))))
				(line__28725(_arch 1128 0 28725(_assignment(_alias((reg_module_strt_addr(13))(reg_module_start_address14_i)))(_trgt(14(13)))(_sens(65)))))
				(line__28726(_arch 1129 0 28726(_assignment(_alias((reg_module_strt_addr(14))(reg_module_start_address15_i)))(_trgt(14(14)))(_sens(66)))))
				(line__28727(_arch 1130 0 28727(_assignment(_alias((reg_module_strt_addr(15))(reg_module_start_address16_i)))(_trgt(14(15)))(_sens(67)))))
				(line__28728(_arch 1131 0 28728(_assignment(_alias((reg_module_strt_addr(16))(reg_module_start_address17_i)))(_trgt(14(16)))(_sens(68)))))
				(line__28729(_arch 1132 0 28729(_assignment(_alias((reg_module_strt_addr(17))(reg_module_start_address18_i)))(_trgt(14(17)))(_sens(69)))))
				(line__28730(_arch 1133 0 28730(_assignment(_alias((reg_module_strt_addr(18))(reg_module_start_address19_i)))(_trgt(14(18)))(_sens(70)))))
				(line__28731(_arch 1134 0 28731(_assignment(_alias((reg_module_strt_addr(19))(reg_module_start_address20_i)))(_trgt(14(19)))(_sens(71)))))
				(line__28732(_arch 1135 0 28732(_assignment(_alias((reg_module_strt_addr(20))(reg_module_start_address21_i)))(_trgt(14(20)))(_sens(72)))))
			)
		)
	)
	(_generate GEN_22 0 28738(_if 1524)
		(_object
			(_prcs
				(line__28740(_arch 1136 0 28740(_assignment(_alias((reg_module_strt_addr(0))(reg_module_start_address1_i)))(_trgt(14(0)))(_sens(52)))))
				(line__28741(_arch 1137 0 28741(_assignment(_alias((reg_module_strt_addr(1))(reg_module_start_address2_i)))(_trgt(14(1)))(_sens(53)))))
				(line__28742(_arch 1138 0 28742(_assignment(_alias((reg_module_strt_addr(2))(reg_module_start_address3_i)))(_trgt(14(2)))(_sens(54)))))
				(line__28743(_arch 1139 0 28743(_assignment(_alias((reg_module_strt_addr(3))(reg_module_start_address4_i)))(_trgt(14(3)))(_sens(55)))))
				(line__28744(_arch 1140 0 28744(_assignment(_alias((reg_module_strt_addr(4))(reg_module_start_address5_i)))(_trgt(14(4)))(_sens(56)))))
				(line__28745(_arch 1141 0 28745(_assignment(_alias((reg_module_strt_addr(5))(reg_module_start_address6_i)))(_trgt(14(5)))(_sens(57)))))
				(line__28746(_arch 1142 0 28746(_assignment(_alias((reg_module_strt_addr(6))(reg_module_start_address7_i)))(_trgt(14(6)))(_sens(58)))))
				(line__28747(_arch 1143 0 28747(_assignment(_alias((reg_module_strt_addr(7))(reg_module_start_address8_i)))(_trgt(14(7)))(_sens(59)))))
				(line__28748(_arch 1144 0 28748(_assignment(_alias((reg_module_strt_addr(8))(reg_module_start_address9_i)))(_trgt(14(8)))(_sens(60)))))
				(line__28749(_arch 1145 0 28749(_assignment(_alias((reg_module_strt_addr(9))(reg_module_start_address10_i)))(_trgt(14(9)))(_sens(61)))))
				(line__28750(_arch 1146 0 28750(_assignment(_alias((reg_module_strt_addr(10))(reg_module_start_address11_i)))(_trgt(14(10)))(_sens(62)))))
				(line__28751(_arch 1147 0 28751(_assignment(_alias((reg_module_strt_addr(11))(reg_module_start_address12_i)))(_trgt(14(11)))(_sens(63)))))
				(line__28752(_arch 1148 0 28752(_assignment(_alias((reg_module_strt_addr(12))(reg_module_start_address13_i)))(_trgt(14(12)))(_sens(64)))))
				(line__28753(_arch 1149 0 28753(_assignment(_alias((reg_module_strt_addr(13))(reg_module_start_address14_i)))(_trgt(14(13)))(_sens(65)))))
				(line__28754(_arch 1150 0 28754(_assignment(_alias((reg_module_strt_addr(14))(reg_module_start_address15_i)))(_trgt(14(14)))(_sens(66)))))
				(line__28755(_arch 1151 0 28755(_assignment(_alias((reg_module_strt_addr(15))(reg_module_start_address16_i)))(_trgt(14(15)))(_sens(67)))))
				(line__28756(_arch 1152 0 28756(_assignment(_alias((reg_module_strt_addr(16))(reg_module_start_address17_i)))(_trgt(14(16)))(_sens(68)))))
				(line__28757(_arch 1153 0 28757(_assignment(_alias((reg_module_strt_addr(17))(reg_module_start_address18_i)))(_trgt(14(17)))(_sens(69)))))
				(line__28758(_arch 1154 0 28758(_assignment(_alias((reg_module_strt_addr(18))(reg_module_start_address19_i)))(_trgt(14(18)))(_sens(70)))))
				(line__28759(_arch 1155 0 28759(_assignment(_alias((reg_module_strt_addr(19))(reg_module_start_address20_i)))(_trgt(14(19)))(_sens(71)))))
				(line__28760(_arch 1156 0 28760(_assignment(_alias((reg_module_strt_addr(20))(reg_module_start_address21_i)))(_trgt(14(20)))(_sens(72)))))
				(line__28761(_arch 1157 0 28761(_assignment(_alias((reg_module_strt_addr(21))(reg_module_start_address22_i)))(_trgt(14(21)))(_sens(73)))))
			)
		)
	)
	(_generate GEN_23 0 28768(_if 1525)
		(_object
			(_prcs
				(line__28770(_arch 1158 0 28770(_assignment(_alias((reg_module_strt_addr(0))(reg_module_start_address1_i)))(_trgt(14(0)))(_sens(52)))))
				(line__28771(_arch 1159 0 28771(_assignment(_alias((reg_module_strt_addr(1))(reg_module_start_address2_i)))(_trgt(14(1)))(_sens(53)))))
				(line__28772(_arch 1160 0 28772(_assignment(_alias((reg_module_strt_addr(2))(reg_module_start_address3_i)))(_trgt(14(2)))(_sens(54)))))
				(line__28773(_arch 1161 0 28773(_assignment(_alias((reg_module_strt_addr(3))(reg_module_start_address4_i)))(_trgt(14(3)))(_sens(55)))))
				(line__28774(_arch 1162 0 28774(_assignment(_alias((reg_module_strt_addr(4))(reg_module_start_address5_i)))(_trgt(14(4)))(_sens(56)))))
				(line__28775(_arch 1163 0 28775(_assignment(_alias((reg_module_strt_addr(5))(reg_module_start_address6_i)))(_trgt(14(5)))(_sens(57)))))
				(line__28776(_arch 1164 0 28776(_assignment(_alias((reg_module_strt_addr(6))(reg_module_start_address7_i)))(_trgt(14(6)))(_sens(58)))))
				(line__28777(_arch 1165 0 28777(_assignment(_alias((reg_module_strt_addr(7))(reg_module_start_address8_i)))(_trgt(14(7)))(_sens(59)))))
				(line__28778(_arch 1166 0 28778(_assignment(_alias((reg_module_strt_addr(8))(reg_module_start_address9_i)))(_trgt(14(8)))(_sens(60)))))
				(line__28779(_arch 1167 0 28779(_assignment(_alias((reg_module_strt_addr(9))(reg_module_start_address10_i)))(_trgt(14(9)))(_sens(61)))))
				(line__28780(_arch 1168 0 28780(_assignment(_alias((reg_module_strt_addr(10))(reg_module_start_address11_i)))(_trgt(14(10)))(_sens(62)))))
				(line__28781(_arch 1169 0 28781(_assignment(_alias((reg_module_strt_addr(11))(reg_module_start_address12_i)))(_trgt(14(11)))(_sens(63)))))
				(line__28782(_arch 1170 0 28782(_assignment(_alias((reg_module_strt_addr(12))(reg_module_start_address13_i)))(_trgt(14(12)))(_sens(64)))))
				(line__28783(_arch 1171 0 28783(_assignment(_alias((reg_module_strt_addr(13))(reg_module_start_address14_i)))(_trgt(14(13)))(_sens(65)))))
				(line__28784(_arch 1172 0 28784(_assignment(_alias((reg_module_strt_addr(14))(reg_module_start_address15_i)))(_trgt(14(14)))(_sens(66)))))
				(line__28785(_arch 1173 0 28785(_assignment(_alias((reg_module_strt_addr(15))(reg_module_start_address16_i)))(_trgt(14(15)))(_sens(67)))))
				(line__28786(_arch 1174 0 28786(_assignment(_alias((reg_module_strt_addr(16))(reg_module_start_address17_i)))(_trgt(14(16)))(_sens(68)))))
				(line__28787(_arch 1175 0 28787(_assignment(_alias((reg_module_strt_addr(17))(reg_module_start_address18_i)))(_trgt(14(17)))(_sens(69)))))
				(line__28788(_arch 1176 0 28788(_assignment(_alias((reg_module_strt_addr(18))(reg_module_start_address19_i)))(_trgt(14(18)))(_sens(70)))))
				(line__28789(_arch 1177 0 28789(_assignment(_alias((reg_module_strt_addr(19))(reg_module_start_address20_i)))(_trgt(14(19)))(_sens(71)))))
				(line__28790(_arch 1178 0 28790(_assignment(_alias((reg_module_strt_addr(20))(reg_module_start_address21_i)))(_trgt(14(20)))(_sens(72)))))
				(line__28791(_arch 1179 0 28791(_assignment(_alias((reg_module_strt_addr(21))(reg_module_start_address22_i)))(_trgt(14(21)))(_sens(73)))))
				(line__28792(_arch 1180 0 28792(_assignment(_alias((reg_module_strt_addr(22))(reg_module_start_address23_i)))(_trgt(14(22)))(_sens(74)))))
			)
		)
	)
	(_generate GEN_24 0 28798(_if 1526)
		(_object
			(_prcs
				(line__28800(_arch 1181 0 28800(_assignment(_alias((reg_module_strt_addr(0))(reg_module_start_address1_i)))(_trgt(14(0)))(_sens(52)))))
				(line__28801(_arch 1182 0 28801(_assignment(_alias((reg_module_strt_addr(1))(reg_module_start_address2_i)))(_trgt(14(1)))(_sens(53)))))
				(line__28802(_arch 1183 0 28802(_assignment(_alias((reg_module_strt_addr(2))(reg_module_start_address3_i)))(_trgt(14(2)))(_sens(54)))))
				(line__28803(_arch 1184 0 28803(_assignment(_alias((reg_module_strt_addr(3))(reg_module_start_address4_i)))(_trgt(14(3)))(_sens(55)))))
				(line__28804(_arch 1185 0 28804(_assignment(_alias((reg_module_strt_addr(4))(reg_module_start_address5_i)))(_trgt(14(4)))(_sens(56)))))
				(line__28805(_arch 1186 0 28805(_assignment(_alias((reg_module_strt_addr(5))(reg_module_start_address6_i)))(_trgt(14(5)))(_sens(57)))))
				(line__28806(_arch 1187 0 28806(_assignment(_alias((reg_module_strt_addr(6))(reg_module_start_address7_i)))(_trgt(14(6)))(_sens(58)))))
				(line__28807(_arch 1188 0 28807(_assignment(_alias((reg_module_strt_addr(7))(reg_module_start_address8_i)))(_trgt(14(7)))(_sens(59)))))
				(line__28808(_arch 1189 0 28808(_assignment(_alias((reg_module_strt_addr(8))(reg_module_start_address9_i)))(_trgt(14(8)))(_sens(60)))))
				(line__28809(_arch 1190 0 28809(_assignment(_alias((reg_module_strt_addr(9))(reg_module_start_address10_i)))(_trgt(14(9)))(_sens(61)))))
				(line__28810(_arch 1191 0 28810(_assignment(_alias((reg_module_strt_addr(10))(reg_module_start_address11_i)))(_trgt(14(10)))(_sens(62)))))
				(line__28811(_arch 1192 0 28811(_assignment(_alias((reg_module_strt_addr(11))(reg_module_start_address12_i)))(_trgt(14(11)))(_sens(63)))))
				(line__28812(_arch 1193 0 28812(_assignment(_alias((reg_module_strt_addr(12))(reg_module_start_address13_i)))(_trgt(14(12)))(_sens(64)))))
				(line__28813(_arch 1194 0 28813(_assignment(_alias((reg_module_strt_addr(13))(reg_module_start_address14_i)))(_trgt(14(13)))(_sens(65)))))
				(line__28814(_arch 1195 0 28814(_assignment(_alias((reg_module_strt_addr(14))(reg_module_start_address15_i)))(_trgt(14(14)))(_sens(66)))))
				(line__28815(_arch 1196 0 28815(_assignment(_alias((reg_module_strt_addr(15))(reg_module_start_address16_i)))(_trgt(14(15)))(_sens(67)))))
				(line__28816(_arch 1197 0 28816(_assignment(_alias((reg_module_strt_addr(16))(reg_module_start_address17_i)))(_trgt(14(16)))(_sens(68)))))
				(line__28817(_arch 1198 0 28817(_assignment(_alias((reg_module_strt_addr(17))(reg_module_start_address18_i)))(_trgt(14(17)))(_sens(69)))))
				(line__28818(_arch 1199 0 28818(_assignment(_alias((reg_module_strt_addr(18))(reg_module_start_address19_i)))(_trgt(14(18)))(_sens(70)))))
				(line__28819(_arch 1200 0 28819(_assignment(_alias((reg_module_strt_addr(19))(reg_module_start_address20_i)))(_trgt(14(19)))(_sens(71)))))
				(line__28820(_arch 1201 0 28820(_assignment(_alias((reg_module_strt_addr(20))(reg_module_start_address21_i)))(_trgt(14(20)))(_sens(72)))))
				(line__28821(_arch 1202 0 28821(_assignment(_alias((reg_module_strt_addr(21))(reg_module_start_address22_i)))(_trgt(14(21)))(_sens(73)))))
				(line__28822(_arch 1203 0 28822(_assignment(_alias((reg_module_strt_addr(22))(reg_module_start_address23_i)))(_trgt(14(22)))(_sens(74)))))
				(line__28823(_arch 1204 0 28823(_assignment(_alias((reg_module_strt_addr(23))(reg_module_start_address24_i)))(_trgt(14(23)))(_sens(75)))))
			)
		)
	)
	(_generate GEN_25 0 28828(_if 1527)
		(_object
			(_prcs
				(line__28830(_arch 1205 0 28830(_assignment(_alias((reg_module_strt_addr(0))(reg_module_start_address1_i)))(_trgt(14(0)))(_sens(52)))))
				(line__28831(_arch 1206 0 28831(_assignment(_alias((reg_module_strt_addr(1))(reg_module_start_address2_i)))(_trgt(14(1)))(_sens(53)))))
				(line__28832(_arch 1207 0 28832(_assignment(_alias((reg_module_strt_addr(2))(reg_module_start_address3_i)))(_trgt(14(2)))(_sens(54)))))
				(line__28833(_arch 1208 0 28833(_assignment(_alias((reg_module_strt_addr(3))(reg_module_start_address4_i)))(_trgt(14(3)))(_sens(55)))))
				(line__28834(_arch 1209 0 28834(_assignment(_alias((reg_module_strt_addr(4))(reg_module_start_address5_i)))(_trgt(14(4)))(_sens(56)))))
				(line__28835(_arch 1210 0 28835(_assignment(_alias((reg_module_strt_addr(5))(reg_module_start_address6_i)))(_trgt(14(5)))(_sens(57)))))
				(line__28836(_arch 1211 0 28836(_assignment(_alias((reg_module_strt_addr(6))(reg_module_start_address7_i)))(_trgt(14(6)))(_sens(58)))))
				(line__28837(_arch 1212 0 28837(_assignment(_alias((reg_module_strt_addr(7))(reg_module_start_address8_i)))(_trgt(14(7)))(_sens(59)))))
				(line__28838(_arch 1213 0 28838(_assignment(_alias((reg_module_strt_addr(8))(reg_module_start_address9_i)))(_trgt(14(8)))(_sens(60)))))
				(line__28839(_arch 1214 0 28839(_assignment(_alias((reg_module_strt_addr(9))(reg_module_start_address10_i)))(_trgt(14(9)))(_sens(61)))))
				(line__28840(_arch 1215 0 28840(_assignment(_alias((reg_module_strt_addr(10))(reg_module_start_address11_i)))(_trgt(14(10)))(_sens(62)))))
				(line__28841(_arch 1216 0 28841(_assignment(_alias((reg_module_strt_addr(11))(reg_module_start_address12_i)))(_trgt(14(11)))(_sens(63)))))
				(line__28842(_arch 1217 0 28842(_assignment(_alias((reg_module_strt_addr(12))(reg_module_start_address13_i)))(_trgt(14(12)))(_sens(64)))))
				(line__28843(_arch 1218 0 28843(_assignment(_alias((reg_module_strt_addr(13))(reg_module_start_address14_i)))(_trgt(14(13)))(_sens(65)))))
				(line__28844(_arch 1219 0 28844(_assignment(_alias((reg_module_strt_addr(14))(reg_module_start_address15_i)))(_trgt(14(14)))(_sens(66)))))
				(line__28845(_arch 1220 0 28845(_assignment(_alias((reg_module_strt_addr(15))(reg_module_start_address16_i)))(_trgt(14(15)))(_sens(67)))))
				(line__28846(_arch 1221 0 28846(_assignment(_alias((reg_module_strt_addr(16))(reg_module_start_address17_i)))(_trgt(14(16)))(_sens(68)))))
				(line__28847(_arch 1222 0 28847(_assignment(_alias((reg_module_strt_addr(17))(reg_module_start_address18_i)))(_trgt(14(17)))(_sens(69)))))
				(line__28848(_arch 1223 0 28848(_assignment(_alias((reg_module_strt_addr(18))(reg_module_start_address19_i)))(_trgt(14(18)))(_sens(70)))))
				(line__28849(_arch 1224 0 28849(_assignment(_alias((reg_module_strt_addr(19))(reg_module_start_address20_i)))(_trgt(14(19)))(_sens(71)))))
				(line__28850(_arch 1225 0 28850(_assignment(_alias((reg_module_strt_addr(20))(reg_module_start_address21_i)))(_trgt(14(20)))(_sens(72)))))
				(line__28851(_arch 1226 0 28851(_assignment(_alias((reg_module_strt_addr(21))(reg_module_start_address22_i)))(_trgt(14(21)))(_sens(73)))))
				(line__28852(_arch 1227 0 28852(_assignment(_alias((reg_module_strt_addr(22))(reg_module_start_address23_i)))(_trgt(14(22)))(_sens(74)))))
				(line__28853(_arch 1228 0 28853(_assignment(_alias((reg_module_strt_addr(23))(reg_module_start_address24_i)))(_trgt(14(23)))(_sens(75)))))
				(line__28854(_arch 1229 0 28854(_assignment(_alias((reg_module_strt_addr(24))(reg_module_start_address25_i)))(_trgt(14(24)))(_sens(76)))))
			)
		)
	)
	(_generate GEN_26 0 28859(_if 1528)
		(_object
			(_prcs
				(line__28861(_arch 1230 0 28861(_assignment(_alias((reg_module_strt_addr(0))(reg_module_start_address1_i)))(_trgt(14(0)))(_sens(52)))))
				(line__28862(_arch 1231 0 28862(_assignment(_alias((reg_module_strt_addr(1))(reg_module_start_address2_i)))(_trgt(14(1)))(_sens(53)))))
				(line__28863(_arch 1232 0 28863(_assignment(_alias((reg_module_strt_addr(2))(reg_module_start_address3_i)))(_trgt(14(2)))(_sens(54)))))
				(line__28864(_arch 1233 0 28864(_assignment(_alias((reg_module_strt_addr(3))(reg_module_start_address4_i)))(_trgt(14(3)))(_sens(55)))))
				(line__28865(_arch 1234 0 28865(_assignment(_alias((reg_module_strt_addr(4))(reg_module_start_address5_i)))(_trgt(14(4)))(_sens(56)))))
				(line__28866(_arch 1235 0 28866(_assignment(_alias((reg_module_strt_addr(5))(reg_module_start_address6_i)))(_trgt(14(5)))(_sens(57)))))
				(line__28867(_arch 1236 0 28867(_assignment(_alias((reg_module_strt_addr(6))(reg_module_start_address7_i)))(_trgt(14(6)))(_sens(58)))))
				(line__28868(_arch 1237 0 28868(_assignment(_alias((reg_module_strt_addr(7))(reg_module_start_address8_i)))(_trgt(14(7)))(_sens(59)))))
				(line__28869(_arch 1238 0 28869(_assignment(_alias((reg_module_strt_addr(8))(reg_module_start_address9_i)))(_trgt(14(8)))(_sens(60)))))
				(line__28870(_arch 1239 0 28870(_assignment(_alias((reg_module_strt_addr(9))(reg_module_start_address10_i)))(_trgt(14(9)))(_sens(61)))))
				(line__28871(_arch 1240 0 28871(_assignment(_alias((reg_module_strt_addr(10))(reg_module_start_address11_i)))(_trgt(14(10)))(_sens(62)))))
				(line__28872(_arch 1241 0 28872(_assignment(_alias((reg_module_strt_addr(11))(reg_module_start_address12_i)))(_trgt(14(11)))(_sens(63)))))
				(line__28873(_arch 1242 0 28873(_assignment(_alias((reg_module_strt_addr(12))(reg_module_start_address13_i)))(_trgt(14(12)))(_sens(64)))))
				(line__28874(_arch 1243 0 28874(_assignment(_alias((reg_module_strt_addr(13))(reg_module_start_address14_i)))(_trgt(14(13)))(_sens(65)))))
				(line__28875(_arch 1244 0 28875(_assignment(_alias((reg_module_strt_addr(14))(reg_module_start_address15_i)))(_trgt(14(14)))(_sens(66)))))
				(line__28876(_arch 1245 0 28876(_assignment(_alias((reg_module_strt_addr(15))(reg_module_start_address16_i)))(_trgt(14(15)))(_sens(67)))))
				(line__28877(_arch 1246 0 28877(_assignment(_alias((reg_module_strt_addr(16))(reg_module_start_address17_i)))(_trgt(14(16)))(_sens(68)))))
				(line__28878(_arch 1247 0 28878(_assignment(_alias((reg_module_strt_addr(17))(reg_module_start_address18_i)))(_trgt(14(17)))(_sens(69)))))
				(line__28879(_arch 1248 0 28879(_assignment(_alias((reg_module_strt_addr(18))(reg_module_start_address19_i)))(_trgt(14(18)))(_sens(70)))))
				(line__28880(_arch 1249 0 28880(_assignment(_alias((reg_module_strt_addr(19))(reg_module_start_address20_i)))(_trgt(14(19)))(_sens(71)))))
				(line__28881(_arch 1250 0 28881(_assignment(_alias((reg_module_strt_addr(20))(reg_module_start_address21_i)))(_trgt(14(20)))(_sens(72)))))
				(line__28882(_arch 1251 0 28882(_assignment(_alias((reg_module_strt_addr(21))(reg_module_start_address22_i)))(_trgt(14(21)))(_sens(73)))))
				(line__28883(_arch 1252 0 28883(_assignment(_alias((reg_module_strt_addr(22))(reg_module_start_address23_i)))(_trgt(14(22)))(_sens(74)))))
				(line__28884(_arch 1253 0 28884(_assignment(_alias((reg_module_strt_addr(23))(reg_module_start_address24_i)))(_trgt(14(23)))(_sens(75)))))
				(line__28885(_arch 1254 0 28885(_assignment(_alias((reg_module_strt_addr(24))(reg_module_start_address25_i)))(_trgt(14(24)))(_sens(76)))))
				(line__28886(_arch 1255 0 28886(_assignment(_alias((reg_module_strt_addr(25))(reg_module_start_address26_i)))(_trgt(14(25)))(_sens(77)))))
			)
		)
	)
	(_generate GEN_27 0 28892(_if 1529)
		(_object
			(_prcs
				(line__28894(_arch 1256 0 28894(_assignment(_alias((reg_module_strt_addr(0))(reg_module_start_address1_i)))(_trgt(14(0)))(_sens(52)))))
				(line__28895(_arch 1257 0 28895(_assignment(_alias((reg_module_strt_addr(1))(reg_module_start_address2_i)))(_trgt(14(1)))(_sens(53)))))
				(line__28896(_arch 1258 0 28896(_assignment(_alias((reg_module_strt_addr(2))(reg_module_start_address3_i)))(_trgt(14(2)))(_sens(54)))))
				(line__28897(_arch 1259 0 28897(_assignment(_alias((reg_module_strt_addr(3))(reg_module_start_address4_i)))(_trgt(14(3)))(_sens(55)))))
				(line__28898(_arch 1260 0 28898(_assignment(_alias((reg_module_strt_addr(4))(reg_module_start_address5_i)))(_trgt(14(4)))(_sens(56)))))
				(line__28899(_arch 1261 0 28899(_assignment(_alias((reg_module_strt_addr(5))(reg_module_start_address6_i)))(_trgt(14(5)))(_sens(57)))))
				(line__28900(_arch 1262 0 28900(_assignment(_alias((reg_module_strt_addr(6))(reg_module_start_address7_i)))(_trgt(14(6)))(_sens(58)))))
				(line__28901(_arch 1263 0 28901(_assignment(_alias((reg_module_strt_addr(7))(reg_module_start_address8_i)))(_trgt(14(7)))(_sens(59)))))
				(line__28902(_arch 1264 0 28902(_assignment(_alias((reg_module_strt_addr(8))(reg_module_start_address9_i)))(_trgt(14(8)))(_sens(60)))))
				(line__28903(_arch 1265 0 28903(_assignment(_alias((reg_module_strt_addr(9))(reg_module_start_address10_i)))(_trgt(14(9)))(_sens(61)))))
				(line__28904(_arch 1266 0 28904(_assignment(_alias((reg_module_strt_addr(10))(reg_module_start_address11_i)))(_trgt(14(10)))(_sens(62)))))
				(line__28905(_arch 1267 0 28905(_assignment(_alias((reg_module_strt_addr(11))(reg_module_start_address12_i)))(_trgt(14(11)))(_sens(63)))))
				(line__28906(_arch 1268 0 28906(_assignment(_alias((reg_module_strt_addr(12))(reg_module_start_address13_i)))(_trgt(14(12)))(_sens(64)))))
				(line__28907(_arch 1269 0 28907(_assignment(_alias((reg_module_strt_addr(13))(reg_module_start_address14_i)))(_trgt(14(13)))(_sens(65)))))
				(line__28908(_arch 1270 0 28908(_assignment(_alias((reg_module_strt_addr(14))(reg_module_start_address15_i)))(_trgt(14(14)))(_sens(66)))))
				(line__28909(_arch 1271 0 28909(_assignment(_alias((reg_module_strt_addr(15))(reg_module_start_address16_i)))(_trgt(14(15)))(_sens(67)))))
				(line__28910(_arch 1272 0 28910(_assignment(_alias((reg_module_strt_addr(16))(reg_module_start_address17_i)))(_trgt(14(16)))(_sens(68)))))
				(line__28911(_arch 1273 0 28911(_assignment(_alias((reg_module_strt_addr(17))(reg_module_start_address18_i)))(_trgt(14(17)))(_sens(69)))))
				(line__28912(_arch 1274 0 28912(_assignment(_alias((reg_module_strt_addr(18))(reg_module_start_address19_i)))(_trgt(14(18)))(_sens(70)))))
				(line__28913(_arch 1275 0 28913(_assignment(_alias((reg_module_strt_addr(19))(reg_module_start_address20_i)))(_trgt(14(19)))(_sens(71)))))
				(line__28914(_arch 1276 0 28914(_assignment(_alias((reg_module_strt_addr(20))(reg_module_start_address21_i)))(_trgt(14(20)))(_sens(72)))))
				(line__28915(_arch 1277 0 28915(_assignment(_alias((reg_module_strt_addr(21))(reg_module_start_address22_i)))(_trgt(14(21)))(_sens(73)))))
				(line__28916(_arch 1278 0 28916(_assignment(_alias((reg_module_strt_addr(22))(reg_module_start_address23_i)))(_trgt(14(22)))(_sens(74)))))
				(line__28917(_arch 1279 0 28917(_assignment(_alias((reg_module_strt_addr(23))(reg_module_start_address24_i)))(_trgt(14(23)))(_sens(75)))))
				(line__28918(_arch 1280 0 28918(_assignment(_alias((reg_module_strt_addr(24))(reg_module_start_address25_i)))(_trgt(14(24)))(_sens(76)))))
				(line__28919(_arch 1281 0 28919(_assignment(_alias((reg_module_strt_addr(25))(reg_module_start_address26_i)))(_trgt(14(25)))(_sens(77)))))
				(line__28920(_arch 1282 0 28920(_assignment(_alias((reg_module_strt_addr(26))(reg_module_start_address27_i)))(_trgt(14(26)))(_sens(78)))))
			)
		)
	)
	(_generate GEN_28 0 28926(_if 1530)
		(_object
			(_prcs
				(line__28928(_arch 1283 0 28928(_assignment(_alias((reg_module_strt_addr(0))(reg_module_start_address1_i)))(_trgt(14(0)))(_sens(52)))))
				(line__28929(_arch 1284 0 28929(_assignment(_alias((reg_module_strt_addr(1))(reg_module_start_address2_i)))(_trgt(14(1)))(_sens(53)))))
				(line__28930(_arch 1285 0 28930(_assignment(_alias((reg_module_strt_addr(2))(reg_module_start_address3_i)))(_trgt(14(2)))(_sens(54)))))
				(line__28931(_arch 1286 0 28931(_assignment(_alias((reg_module_strt_addr(3))(reg_module_start_address4_i)))(_trgt(14(3)))(_sens(55)))))
				(line__28932(_arch 1287 0 28932(_assignment(_alias((reg_module_strt_addr(4))(reg_module_start_address5_i)))(_trgt(14(4)))(_sens(56)))))
				(line__28933(_arch 1288 0 28933(_assignment(_alias((reg_module_strt_addr(5))(reg_module_start_address6_i)))(_trgt(14(5)))(_sens(57)))))
				(line__28934(_arch 1289 0 28934(_assignment(_alias((reg_module_strt_addr(6))(reg_module_start_address7_i)))(_trgt(14(6)))(_sens(58)))))
				(line__28935(_arch 1290 0 28935(_assignment(_alias((reg_module_strt_addr(7))(reg_module_start_address8_i)))(_trgt(14(7)))(_sens(59)))))
				(line__28936(_arch 1291 0 28936(_assignment(_alias((reg_module_strt_addr(8))(reg_module_start_address9_i)))(_trgt(14(8)))(_sens(60)))))
				(line__28937(_arch 1292 0 28937(_assignment(_alias((reg_module_strt_addr(9))(reg_module_start_address10_i)))(_trgt(14(9)))(_sens(61)))))
				(line__28938(_arch 1293 0 28938(_assignment(_alias((reg_module_strt_addr(10))(reg_module_start_address11_i)))(_trgt(14(10)))(_sens(62)))))
				(line__28939(_arch 1294 0 28939(_assignment(_alias((reg_module_strt_addr(11))(reg_module_start_address12_i)))(_trgt(14(11)))(_sens(63)))))
				(line__28940(_arch 1295 0 28940(_assignment(_alias((reg_module_strt_addr(12))(reg_module_start_address13_i)))(_trgt(14(12)))(_sens(64)))))
				(line__28941(_arch 1296 0 28941(_assignment(_alias((reg_module_strt_addr(13))(reg_module_start_address14_i)))(_trgt(14(13)))(_sens(65)))))
				(line__28942(_arch 1297 0 28942(_assignment(_alias((reg_module_strt_addr(14))(reg_module_start_address15_i)))(_trgt(14(14)))(_sens(66)))))
				(line__28943(_arch 1298 0 28943(_assignment(_alias((reg_module_strt_addr(15))(reg_module_start_address16_i)))(_trgt(14(15)))(_sens(67)))))
				(line__28944(_arch 1299 0 28944(_assignment(_alias((reg_module_strt_addr(16))(reg_module_start_address17_i)))(_trgt(14(16)))(_sens(68)))))
				(line__28945(_arch 1300 0 28945(_assignment(_alias((reg_module_strt_addr(17))(reg_module_start_address18_i)))(_trgt(14(17)))(_sens(69)))))
				(line__28946(_arch 1301 0 28946(_assignment(_alias((reg_module_strt_addr(18))(reg_module_start_address19_i)))(_trgt(14(18)))(_sens(70)))))
				(line__28947(_arch 1302 0 28947(_assignment(_alias((reg_module_strt_addr(19))(reg_module_start_address20_i)))(_trgt(14(19)))(_sens(71)))))
				(line__28948(_arch 1303 0 28948(_assignment(_alias((reg_module_strt_addr(20))(reg_module_start_address21_i)))(_trgt(14(20)))(_sens(72)))))
				(line__28949(_arch 1304 0 28949(_assignment(_alias((reg_module_strt_addr(21))(reg_module_start_address22_i)))(_trgt(14(21)))(_sens(73)))))
				(line__28950(_arch 1305 0 28950(_assignment(_alias((reg_module_strt_addr(22))(reg_module_start_address23_i)))(_trgt(14(22)))(_sens(74)))))
				(line__28951(_arch 1306 0 28951(_assignment(_alias((reg_module_strt_addr(23))(reg_module_start_address24_i)))(_trgt(14(23)))(_sens(75)))))
				(line__28952(_arch 1307 0 28952(_assignment(_alias((reg_module_strt_addr(24))(reg_module_start_address25_i)))(_trgt(14(24)))(_sens(76)))))
				(line__28953(_arch 1308 0 28953(_assignment(_alias((reg_module_strt_addr(25))(reg_module_start_address26_i)))(_trgt(14(25)))(_sens(77)))))
				(line__28954(_arch 1309 0 28954(_assignment(_alias((reg_module_strt_addr(26))(reg_module_start_address27_i)))(_trgt(14(26)))(_sens(78)))))
				(line__28955(_arch 1310 0 28955(_assignment(_alias((reg_module_strt_addr(27))(reg_module_start_address28_i)))(_trgt(14(27)))(_sens(79)))))
			)
		)
	)
	(_generate GEN_29 0 28962(_if 1531)
		(_object
			(_prcs
				(line__28964(_arch 1311 0 28964(_assignment(_alias((reg_module_strt_addr(0))(reg_module_start_address1_i)))(_trgt(14(0)))(_sens(52)))))
				(line__28965(_arch 1312 0 28965(_assignment(_alias((reg_module_strt_addr(1))(reg_module_start_address2_i)))(_trgt(14(1)))(_sens(53)))))
				(line__28966(_arch 1313 0 28966(_assignment(_alias((reg_module_strt_addr(2))(reg_module_start_address3_i)))(_trgt(14(2)))(_sens(54)))))
				(line__28967(_arch 1314 0 28967(_assignment(_alias((reg_module_strt_addr(3))(reg_module_start_address4_i)))(_trgt(14(3)))(_sens(55)))))
				(line__28968(_arch 1315 0 28968(_assignment(_alias((reg_module_strt_addr(4))(reg_module_start_address5_i)))(_trgt(14(4)))(_sens(56)))))
				(line__28969(_arch 1316 0 28969(_assignment(_alias((reg_module_strt_addr(5))(reg_module_start_address6_i)))(_trgt(14(5)))(_sens(57)))))
				(line__28970(_arch 1317 0 28970(_assignment(_alias((reg_module_strt_addr(6))(reg_module_start_address7_i)))(_trgt(14(6)))(_sens(58)))))
				(line__28971(_arch 1318 0 28971(_assignment(_alias((reg_module_strt_addr(7))(reg_module_start_address8_i)))(_trgt(14(7)))(_sens(59)))))
				(line__28972(_arch 1319 0 28972(_assignment(_alias((reg_module_strt_addr(8))(reg_module_start_address9_i)))(_trgt(14(8)))(_sens(60)))))
				(line__28973(_arch 1320 0 28973(_assignment(_alias((reg_module_strt_addr(9))(reg_module_start_address10_i)))(_trgt(14(9)))(_sens(61)))))
				(line__28974(_arch 1321 0 28974(_assignment(_alias((reg_module_strt_addr(10))(reg_module_start_address11_i)))(_trgt(14(10)))(_sens(62)))))
				(line__28975(_arch 1322 0 28975(_assignment(_alias((reg_module_strt_addr(11))(reg_module_start_address12_i)))(_trgt(14(11)))(_sens(63)))))
				(line__28976(_arch 1323 0 28976(_assignment(_alias((reg_module_strt_addr(12))(reg_module_start_address13_i)))(_trgt(14(12)))(_sens(64)))))
				(line__28977(_arch 1324 0 28977(_assignment(_alias((reg_module_strt_addr(13))(reg_module_start_address14_i)))(_trgt(14(13)))(_sens(65)))))
				(line__28978(_arch 1325 0 28978(_assignment(_alias((reg_module_strt_addr(14))(reg_module_start_address15_i)))(_trgt(14(14)))(_sens(66)))))
				(line__28979(_arch 1326 0 28979(_assignment(_alias((reg_module_strt_addr(15))(reg_module_start_address16_i)))(_trgt(14(15)))(_sens(67)))))
				(line__28980(_arch 1327 0 28980(_assignment(_alias((reg_module_strt_addr(16))(reg_module_start_address17_i)))(_trgt(14(16)))(_sens(68)))))
				(line__28981(_arch 1328 0 28981(_assignment(_alias((reg_module_strt_addr(17))(reg_module_start_address18_i)))(_trgt(14(17)))(_sens(69)))))
				(line__28982(_arch 1329 0 28982(_assignment(_alias((reg_module_strt_addr(18))(reg_module_start_address19_i)))(_trgt(14(18)))(_sens(70)))))
				(line__28983(_arch 1330 0 28983(_assignment(_alias((reg_module_strt_addr(19))(reg_module_start_address20_i)))(_trgt(14(19)))(_sens(71)))))
				(line__28984(_arch 1331 0 28984(_assignment(_alias((reg_module_strt_addr(20))(reg_module_start_address21_i)))(_trgt(14(20)))(_sens(72)))))
				(line__28985(_arch 1332 0 28985(_assignment(_alias((reg_module_strt_addr(21))(reg_module_start_address22_i)))(_trgt(14(21)))(_sens(73)))))
				(line__28986(_arch 1333 0 28986(_assignment(_alias((reg_module_strt_addr(22))(reg_module_start_address23_i)))(_trgt(14(22)))(_sens(74)))))
				(line__28987(_arch 1334 0 28987(_assignment(_alias((reg_module_strt_addr(23))(reg_module_start_address24_i)))(_trgt(14(23)))(_sens(75)))))
				(line__28988(_arch 1335 0 28988(_assignment(_alias((reg_module_strt_addr(24))(reg_module_start_address25_i)))(_trgt(14(24)))(_sens(76)))))
				(line__28989(_arch 1336 0 28989(_assignment(_alias((reg_module_strt_addr(25))(reg_module_start_address26_i)))(_trgt(14(25)))(_sens(77)))))
				(line__28990(_arch 1337 0 28990(_assignment(_alias((reg_module_strt_addr(26))(reg_module_start_address27_i)))(_trgt(14(26)))(_sens(78)))))
				(line__28991(_arch 1338 0 28991(_assignment(_alias((reg_module_strt_addr(27))(reg_module_start_address28_i)))(_trgt(14(27)))(_sens(79)))))
				(line__28992(_arch 1339 0 28992(_assignment(_alias((reg_module_strt_addr(28))(reg_module_start_address29_i)))(_trgt(14(28)))(_sens(80)))))
			)
		)
	)
	(_generate GEN_30 0 28999(_if 1532)
		(_object
			(_prcs
				(line__29001(_arch 1340 0 29001(_assignment(_alias((reg_module_strt_addr(0))(reg_module_start_address1_i)))(_trgt(14(0)))(_sens(52)))))
				(line__29002(_arch 1341 0 29002(_assignment(_alias((reg_module_strt_addr(1))(reg_module_start_address2_i)))(_trgt(14(1)))(_sens(53)))))
				(line__29003(_arch 1342 0 29003(_assignment(_alias((reg_module_strt_addr(2))(reg_module_start_address3_i)))(_trgt(14(2)))(_sens(54)))))
				(line__29004(_arch 1343 0 29004(_assignment(_alias((reg_module_strt_addr(3))(reg_module_start_address4_i)))(_trgt(14(3)))(_sens(55)))))
				(line__29005(_arch 1344 0 29005(_assignment(_alias((reg_module_strt_addr(4))(reg_module_start_address5_i)))(_trgt(14(4)))(_sens(56)))))
				(line__29006(_arch 1345 0 29006(_assignment(_alias((reg_module_strt_addr(5))(reg_module_start_address6_i)))(_trgt(14(5)))(_sens(57)))))
				(line__29007(_arch 1346 0 29007(_assignment(_alias((reg_module_strt_addr(6))(reg_module_start_address7_i)))(_trgt(14(6)))(_sens(58)))))
				(line__29008(_arch 1347 0 29008(_assignment(_alias((reg_module_strt_addr(7))(reg_module_start_address8_i)))(_trgt(14(7)))(_sens(59)))))
				(line__29009(_arch 1348 0 29009(_assignment(_alias((reg_module_strt_addr(8))(reg_module_start_address9_i)))(_trgt(14(8)))(_sens(60)))))
				(line__29010(_arch 1349 0 29010(_assignment(_alias((reg_module_strt_addr(9))(reg_module_start_address10_i)))(_trgt(14(9)))(_sens(61)))))
				(line__29011(_arch 1350 0 29011(_assignment(_alias((reg_module_strt_addr(10))(reg_module_start_address11_i)))(_trgt(14(10)))(_sens(62)))))
				(line__29012(_arch 1351 0 29012(_assignment(_alias((reg_module_strt_addr(11))(reg_module_start_address12_i)))(_trgt(14(11)))(_sens(63)))))
				(line__29013(_arch 1352 0 29013(_assignment(_alias((reg_module_strt_addr(12))(reg_module_start_address13_i)))(_trgt(14(12)))(_sens(64)))))
				(line__29014(_arch 1353 0 29014(_assignment(_alias((reg_module_strt_addr(13))(reg_module_start_address14_i)))(_trgt(14(13)))(_sens(65)))))
				(line__29015(_arch 1354 0 29015(_assignment(_alias((reg_module_strt_addr(14))(reg_module_start_address15_i)))(_trgt(14(14)))(_sens(66)))))
				(line__29016(_arch 1355 0 29016(_assignment(_alias((reg_module_strt_addr(15))(reg_module_start_address16_i)))(_trgt(14(15)))(_sens(67)))))
				(line__29017(_arch 1356 0 29017(_assignment(_alias((reg_module_strt_addr(16))(reg_module_start_address17_i)))(_trgt(14(16)))(_sens(68)))))
				(line__29018(_arch 1357 0 29018(_assignment(_alias((reg_module_strt_addr(17))(reg_module_start_address18_i)))(_trgt(14(17)))(_sens(69)))))
				(line__29019(_arch 1358 0 29019(_assignment(_alias((reg_module_strt_addr(18))(reg_module_start_address19_i)))(_trgt(14(18)))(_sens(70)))))
				(line__29020(_arch 1359 0 29020(_assignment(_alias((reg_module_strt_addr(19))(reg_module_start_address20_i)))(_trgt(14(19)))(_sens(71)))))
				(line__29021(_arch 1360 0 29021(_assignment(_alias((reg_module_strt_addr(20))(reg_module_start_address21_i)))(_trgt(14(20)))(_sens(72)))))
				(line__29022(_arch 1361 0 29022(_assignment(_alias((reg_module_strt_addr(21))(reg_module_start_address22_i)))(_trgt(14(21)))(_sens(73)))))
				(line__29023(_arch 1362 0 29023(_assignment(_alias((reg_module_strt_addr(22))(reg_module_start_address23_i)))(_trgt(14(22)))(_sens(74)))))
				(line__29024(_arch 1363 0 29024(_assignment(_alias((reg_module_strt_addr(23))(reg_module_start_address24_i)))(_trgt(14(23)))(_sens(75)))))
				(line__29025(_arch 1364 0 29025(_assignment(_alias((reg_module_strt_addr(24))(reg_module_start_address25_i)))(_trgt(14(24)))(_sens(76)))))
				(line__29026(_arch 1365 0 29026(_assignment(_alias((reg_module_strt_addr(25))(reg_module_start_address26_i)))(_trgt(14(25)))(_sens(77)))))
				(line__29027(_arch 1366 0 29027(_assignment(_alias((reg_module_strt_addr(26))(reg_module_start_address27_i)))(_trgt(14(26)))(_sens(78)))))
				(line__29028(_arch 1367 0 29028(_assignment(_alias((reg_module_strt_addr(27))(reg_module_start_address28_i)))(_trgt(14(27)))(_sens(79)))))
				(line__29029(_arch 1368 0 29029(_assignment(_alias((reg_module_strt_addr(28))(reg_module_start_address29_i)))(_trgt(14(28)))(_sens(80)))))
				(line__29030(_arch 1369 0 29030(_assignment(_alias((reg_module_strt_addr(29))(reg_module_start_address30_i)))(_trgt(14(29)))(_sens(81)))))
			)
		)
	)
	(_generate GEN_31 0 29036(_if 1533)
		(_object
			(_prcs
				(line__29038(_arch 1370 0 29038(_assignment(_alias((reg_module_strt_addr(0))(reg_module_start_address1_i)))(_trgt(14(0)))(_sens(52)))))
				(line__29039(_arch 1371 0 29039(_assignment(_alias((reg_module_strt_addr(1))(reg_module_start_address2_i)))(_trgt(14(1)))(_sens(53)))))
				(line__29040(_arch 1372 0 29040(_assignment(_alias((reg_module_strt_addr(2))(reg_module_start_address3_i)))(_trgt(14(2)))(_sens(54)))))
				(line__29041(_arch 1373 0 29041(_assignment(_alias((reg_module_strt_addr(3))(reg_module_start_address4_i)))(_trgt(14(3)))(_sens(55)))))
				(line__29042(_arch 1374 0 29042(_assignment(_alias((reg_module_strt_addr(4))(reg_module_start_address5_i)))(_trgt(14(4)))(_sens(56)))))
				(line__29043(_arch 1375 0 29043(_assignment(_alias((reg_module_strt_addr(5))(reg_module_start_address6_i)))(_trgt(14(5)))(_sens(57)))))
				(line__29044(_arch 1376 0 29044(_assignment(_alias((reg_module_strt_addr(6))(reg_module_start_address7_i)))(_trgt(14(6)))(_sens(58)))))
				(line__29045(_arch 1377 0 29045(_assignment(_alias((reg_module_strt_addr(7))(reg_module_start_address8_i)))(_trgt(14(7)))(_sens(59)))))
				(line__29046(_arch 1378 0 29046(_assignment(_alias((reg_module_strt_addr(8))(reg_module_start_address9_i)))(_trgt(14(8)))(_sens(60)))))
				(line__29047(_arch 1379 0 29047(_assignment(_alias((reg_module_strt_addr(9))(reg_module_start_address10_i)))(_trgt(14(9)))(_sens(61)))))
				(line__29048(_arch 1380 0 29048(_assignment(_alias((reg_module_strt_addr(10))(reg_module_start_address11_i)))(_trgt(14(10)))(_sens(62)))))
				(line__29049(_arch 1381 0 29049(_assignment(_alias((reg_module_strt_addr(11))(reg_module_start_address12_i)))(_trgt(14(11)))(_sens(63)))))
				(line__29050(_arch 1382 0 29050(_assignment(_alias((reg_module_strt_addr(12))(reg_module_start_address13_i)))(_trgt(14(12)))(_sens(64)))))
				(line__29051(_arch 1383 0 29051(_assignment(_alias((reg_module_strt_addr(13))(reg_module_start_address14_i)))(_trgt(14(13)))(_sens(65)))))
				(line__29052(_arch 1384 0 29052(_assignment(_alias((reg_module_strt_addr(14))(reg_module_start_address15_i)))(_trgt(14(14)))(_sens(66)))))
				(line__29053(_arch 1385 0 29053(_assignment(_alias((reg_module_strt_addr(15))(reg_module_start_address16_i)))(_trgt(14(15)))(_sens(67)))))
				(line__29054(_arch 1386 0 29054(_assignment(_alias((reg_module_strt_addr(16))(reg_module_start_address17_i)))(_trgt(14(16)))(_sens(68)))))
				(line__29055(_arch 1387 0 29055(_assignment(_alias((reg_module_strt_addr(17))(reg_module_start_address18_i)))(_trgt(14(17)))(_sens(69)))))
				(line__29056(_arch 1388 0 29056(_assignment(_alias((reg_module_strt_addr(18))(reg_module_start_address19_i)))(_trgt(14(18)))(_sens(70)))))
				(line__29057(_arch 1389 0 29057(_assignment(_alias((reg_module_strt_addr(19))(reg_module_start_address20_i)))(_trgt(14(19)))(_sens(71)))))
				(line__29058(_arch 1390 0 29058(_assignment(_alias((reg_module_strt_addr(20))(reg_module_start_address21_i)))(_trgt(14(20)))(_sens(72)))))
				(line__29059(_arch 1391 0 29059(_assignment(_alias((reg_module_strt_addr(21))(reg_module_start_address22_i)))(_trgt(14(21)))(_sens(73)))))
				(line__29060(_arch 1392 0 29060(_assignment(_alias((reg_module_strt_addr(22))(reg_module_start_address23_i)))(_trgt(14(22)))(_sens(74)))))
				(line__29061(_arch 1393 0 29061(_assignment(_alias((reg_module_strt_addr(23))(reg_module_start_address24_i)))(_trgt(14(23)))(_sens(75)))))
				(line__29062(_arch 1394 0 29062(_assignment(_alias((reg_module_strt_addr(24))(reg_module_start_address25_i)))(_trgt(14(24)))(_sens(76)))))
				(line__29063(_arch 1395 0 29063(_assignment(_alias((reg_module_strt_addr(25))(reg_module_start_address26_i)))(_trgt(14(25)))(_sens(77)))))
				(line__29064(_arch 1396 0 29064(_assignment(_alias((reg_module_strt_addr(26))(reg_module_start_address27_i)))(_trgt(14(26)))(_sens(78)))))
				(line__29065(_arch 1397 0 29065(_assignment(_alias((reg_module_strt_addr(27))(reg_module_start_address28_i)))(_trgt(14(27)))(_sens(79)))))
				(line__29066(_arch 1398 0 29066(_assignment(_alias((reg_module_strt_addr(28))(reg_module_start_address29_i)))(_trgt(14(28)))(_sens(80)))))
				(line__29067(_arch 1399 0 29067(_assignment(_alias((reg_module_strt_addr(29))(reg_module_start_address30_i)))(_trgt(14(29)))(_sens(81)))))
				(line__29068(_arch 1400 0 29068(_assignment(_alias((reg_module_strt_addr(30))(reg_module_start_address31_i)))(_trgt(14(30)))(_sens(82)))))
			)
		)
	)
	(_generate GEN_32 0 29074(_if 1534)
		(_object
			(_prcs
				(line__29076(_arch 1401 0 29076(_assignment(_alias((reg_module_strt_addr(0))(reg_module_start_address1_i)))(_trgt(14(0)))(_sens(52)))))
				(line__29077(_arch 1402 0 29077(_assignment(_alias((reg_module_strt_addr(1))(reg_module_start_address2_i)))(_trgt(14(1)))(_sens(53)))))
				(line__29078(_arch 1403 0 29078(_assignment(_alias((reg_module_strt_addr(2))(reg_module_start_address3_i)))(_trgt(14(2)))(_sens(54)))))
				(line__29079(_arch 1404 0 29079(_assignment(_alias((reg_module_strt_addr(3))(reg_module_start_address4_i)))(_trgt(14(3)))(_sens(55)))))
				(line__29080(_arch 1405 0 29080(_assignment(_alias((reg_module_strt_addr(4))(reg_module_start_address5_i)))(_trgt(14(4)))(_sens(56)))))
				(line__29081(_arch 1406 0 29081(_assignment(_alias((reg_module_strt_addr(5))(reg_module_start_address6_i)))(_trgt(14(5)))(_sens(57)))))
				(line__29082(_arch 1407 0 29082(_assignment(_alias((reg_module_strt_addr(6))(reg_module_start_address7_i)))(_trgt(14(6)))(_sens(58)))))
				(line__29083(_arch 1408 0 29083(_assignment(_alias((reg_module_strt_addr(7))(reg_module_start_address8_i)))(_trgt(14(7)))(_sens(59)))))
				(line__29084(_arch 1409 0 29084(_assignment(_alias((reg_module_strt_addr(8))(reg_module_start_address9_i)))(_trgt(14(8)))(_sens(60)))))
				(line__29085(_arch 1410 0 29085(_assignment(_alias((reg_module_strt_addr(9))(reg_module_start_address10_i)))(_trgt(14(9)))(_sens(61)))))
				(line__29086(_arch 1411 0 29086(_assignment(_alias((reg_module_strt_addr(10))(reg_module_start_address11_i)))(_trgt(14(10)))(_sens(62)))))
				(line__29087(_arch 1412 0 29087(_assignment(_alias((reg_module_strt_addr(11))(reg_module_start_address12_i)))(_trgt(14(11)))(_sens(63)))))
				(line__29088(_arch 1413 0 29088(_assignment(_alias((reg_module_strt_addr(12))(reg_module_start_address13_i)))(_trgt(14(12)))(_sens(64)))))
				(line__29089(_arch 1414 0 29089(_assignment(_alias((reg_module_strt_addr(13))(reg_module_start_address14_i)))(_trgt(14(13)))(_sens(65)))))
				(line__29090(_arch 1415 0 29090(_assignment(_alias((reg_module_strt_addr(14))(reg_module_start_address15_i)))(_trgt(14(14)))(_sens(66)))))
				(line__29091(_arch 1416 0 29091(_assignment(_alias((reg_module_strt_addr(15))(reg_module_start_address16_i)))(_trgt(14(15)))(_sens(67)))))
				(line__29092(_arch 1417 0 29092(_assignment(_alias((reg_module_strt_addr(16))(reg_module_start_address17_i)))(_trgt(14(16)))(_sens(68)))))
				(line__29093(_arch 1418 0 29093(_assignment(_alias((reg_module_strt_addr(17))(reg_module_start_address18_i)))(_trgt(14(17)))(_sens(69)))))
				(line__29094(_arch 1419 0 29094(_assignment(_alias((reg_module_strt_addr(18))(reg_module_start_address19_i)))(_trgt(14(18)))(_sens(70)))))
				(line__29095(_arch 1420 0 29095(_assignment(_alias((reg_module_strt_addr(19))(reg_module_start_address20_i)))(_trgt(14(19)))(_sens(71)))))
				(line__29096(_arch 1421 0 29096(_assignment(_alias((reg_module_strt_addr(20))(reg_module_start_address21_i)))(_trgt(14(20)))(_sens(72)))))
				(line__29097(_arch 1422 0 29097(_assignment(_alias((reg_module_strt_addr(21))(reg_module_start_address22_i)))(_trgt(14(21)))(_sens(73)))))
				(line__29098(_arch 1423 0 29098(_assignment(_alias((reg_module_strt_addr(22))(reg_module_start_address23_i)))(_trgt(14(22)))(_sens(74)))))
				(line__29099(_arch 1424 0 29099(_assignment(_alias((reg_module_strt_addr(23))(reg_module_start_address24_i)))(_trgt(14(23)))(_sens(75)))))
				(line__29100(_arch 1425 0 29100(_assignment(_alias((reg_module_strt_addr(24))(reg_module_start_address25_i)))(_trgt(14(24)))(_sens(76)))))
				(line__29101(_arch 1426 0 29101(_assignment(_alias((reg_module_strt_addr(25))(reg_module_start_address26_i)))(_trgt(14(25)))(_sens(77)))))
				(line__29102(_arch 1427 0 29102(_assignment(_alias((reg_module_strt_addr(26))(reg_module_start_address27_i)))(_trgt(14(26)))(_sens(78)))))
				(line__29103(_arch 1428 0 29103(_assignment(_alias((reg_module_strt_addr(27))(reg_module_start_address28_i)))(_trgt(14(27)))(_sens(79)))))
				(line__29104(_arch 1429 0 29104(_assignment(_alias((reg_module_strt_addr(28))(reg_module_start_address29_i)))(_trgt(14(28)))(_sens(80)))))
				(line__29105(_arch 1430 0 29105(_assignment(_alias((reg_module_strt_addr(29))(reg_module_start_address30_i)))(_trgt(14(29)))(_sens(81)))))
				(line__29106(_arch 1431 0 29106(_assignment(_alias((reg_module_strt_addr(30))(reg_module_start_address31_i)))(_trgt(14(30)))(_sens(82)))))
				(line__29107(_arch 1432 0 29107(_assignment(_alias((reg_module_strt_addr(31))(reg_module_start_address32_i)))(_trgt(14(31)))(_sens(83)))))
			)
		)
	)
	(_object
		(_gen(_int C_NUM_REGISTERS -1 0 20414 \6\ (_ent gms((i 6)))))
		(_type(_int ~INTEGER~range~1~to~32~12 0 20415(_scalar (_to i 1 i 32))))
		(_gen(_int C_NUM_FSTORES 0 0 20415 \1\ (_ent gms((i 1)))))
		(_type(_int ~INTEGER~range~1~to~32~121 0 20416(_scalar (_to i 1 i 32))))
		(_gen(_int C_NUM_FSTORES_64 1 0 20416 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~3~12 0 20417(_scalar (_to i 0 i 3))))
		(_gen(_int C_GENLOCK_MODE 2 0 20417 \0\ (_ent gms((i 0)))))
		(_type(_int ~INTEGER~range~0~to~1~12 0 20420(_scalar (_to i 0 i 1))))
		(_gen(_int C_DYNAMIC_RESOLUTION 3 0 20420 \1\ (_ent gms((i 1)))))
		(_type(_int ~INTEGER~range~32~to~32~12 0 20427(_scalar (_to i 32 i 32))))
		(_gen(_int C_S_AXI_LITE_DATA_WIDTH 4 0 20427 \32\ (_ent gms((i 32)))))
		(_type(_int ~INTEGER~range~32~to~32~122 0 20428(_scalar (_to i 32 i 32))))
		(_gen(_int C_M_AXI_ADDR_WIDTH 5 0 20428 \32\ (_ent gms((i 32)))))
		(_port(_int prmry_aclk -2 0 20431(_ent(_in)(_event))))
		(_port(_int prmry_resetn -2 0 20432(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_NUM_REGISTERS-1~downto~0}~12 0 20435(_array -2((_dto c 1535 i 0)))))
		(_port(_int axi2ip_wrce 6 0 20435(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_LITE_DATA_WIDTH-1~downto~0}~12 0 20437(_array -2((_dto c 1536 i 0)))))
		(_port(_int axi2ip_wrdata 7 0 20437(_ent(_in))))
		(_port(_int run_stop -2 0 20440(_ent(_in))))
		(_port(_int dmasr_halt -2 0 20441(_ent(_in))))
		(_port(_int stop -2 0 20442(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_LITE_DATA_WIDTH-1~downto~0}~124 0 20445(_array -2((_dto c 1537 i 0)))))
		(_port(_int reg_index 8 0 20445(_ent(_in))))
		(_port(_int prmtr_updt_complete -2 0 20449(_ent(_out))))
		(_port(_int regdir_idle -2 0 20450(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{VSIZE_DWIDTH-1~downto~0}~12 0 20453(_array -2((_dto i 12 i 0)))))
		(_port(_int reg_module_vsize 9 0 20453(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{HSIZE_DWIDTH-1~downto~0}~12 0 20455(_array -2((_dto i 15 i 0)))))
		(_port(_int reg_module_hsize 10 0 20455(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{STRIDE_DWIDTH-1~downto~0}~12 0 20457(_array -2((_dto i 15 i 0)))))
		(_port(_int reg_module_strid 11 0 20457(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{FRMDLY_DWIDTH-1~downto~0}~12 0 20459(_array -2((_dto i 4 i 0)))))
		(_port(_int reg_module_frmdly 12 0 20459(_ent(_out))))
		(_type(_int ~STARTADDR_ARRAY_TYPE{0~to~C_NUM_FSTORES-1}~12 0 20461(_array -3((_to i 0 c 1538)))))
		(_port(_int reg_module_strt_addr 13 0 20461(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_ADDR_WIDTH-1~downto~0}~12 0 20463(_array -2((_dto c 1539 i 0)))))
		(_port(_int reg_module_start_address1 14 0 20463(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_ADDR_WIDTH-1~downto~0}~126 0 20465(_array -2((_dto c 1540 i 0)))))
		(_port(_int reg_module_start_address2 15 0 20465(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_ADDR_WIDTH-1~downto~0}~128 0 20467(_array -2((_dto c 1541 i 0)))))
		(_port(_int reg_module_start_address3 16 0 20467(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_ADDR_WIDTH-1~downto~0}~1210 0 20469(_array -2((_dto c 1542 i 0)))))
		(_port(_int reg_module_start_address4 17 0 20469(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_ADDR_WIDTH-1~downto~0}~1212 0 20471(_array -2((_dto c 1543 i 0)))))
		(_port(_int reg_module_start_address5 18 0 20471(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_ADDR_WIDTH-1~downto~0}~1214 0 20473(_array -2((_dto c 1544 i 0)))))
		(_port(_int reg_module_start_address6 19 0 20473(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_ADDR_WIDTH-1~downto~0}~1216 0 20475(_array -2((_dto c 1545 i 0)))))
		(_port(_int reg_module_start_address7 20 0 20475(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_ADDR_WIDTH-1~downto~0}~1218 0 20477(_array -2((_dto c 1546 i 0)))))
		(_port(_int reg_module_start_address8 21 0 20477(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_ADDR_WIDTH-1~downto~0}~1220 0 20479(_array -2((_dto c 1547 i 0)))))
		(_port(_int reg_module_start_address9 22 0 20479(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_ADDR_WIDTH-1~downto~0}~1222 0 20481(_array -2((_dto c 1548 i 0)))))
		(_port(_int reg_module_start_address10 23 0 20481(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_ADDR_WIDTH-1~downto~0}~1224 0 20483(_array -2((_dto c 1549 i 0)))))
		(_port(_int reg_module_start_address11 24 0 20483(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_ADDR_WIDTH-1~downto~0}~1226 0 20485(_array -2((_dto c 1550 i 0)))))
		(_port(_int reg_module_start_address12 25 0 20485(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_ADDR_WIDTH-1~downto~0}~1228 0 20487(_array -2((_dto c 1551 i 0)))))
		(_port(_int reg_module_start_address13 26 0 20487(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_ADDR_WIDTH-1~downto~0}~1230 0 20489(_array -2((_dto c 1552 i 0)))))
		(_port(_int reg_module_start_address14 27 0 20489(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_ADDR_WIDTH-1~downto~0}~1232 0 20491(_array -2((_dto c 1553 i 0)))))
		(_port(_int reg_module_start_address15 28 0 20491(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_ADDR_WIDTH-1~downto~0}~1234 0 20493(_array -2((_dto c 1554 i 0)))))
		(_port(_int reg_module_start_address16 29 0 20493(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_ADDR_WIDTH-1~downto~0}~1236 0 20495(_array -2((_dto c 1555 i 0)))))
		(_port(_int reg_module_start_address17 30 0 20495(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_ADDR_WIDTH-1~downto~0}~1238 0 20497(_array -2((_dto c 1556 i 0)))))
		(_port(_int reg_module_start_address18 31 0 20497(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_ADDR_WIDTH-1~downto~0}~1240 0 20499(_array -2((_dto c 1557 i 0)))))
		(_port(_int reg_module_start_address19 32 0 20499(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_ADDR_WIDTH-1~downto~0}~1242 0 20501(_array -2((_dto c 1558 i 0)))))
		(_port(_int reg_module_start_address20 33 0 20501(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_ADDR_WIDTH-1~downto~0}~1244 0 20503(_array -2((_dto c 1559 i 0)))))
		(_port(_int reg_module_start_address21 34 0 20503(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_ADDR_WIDTH-1~downto~0}~1246 0 20505(_array -2((_dto c 1560 i 0)))))
		(_port(_int reg_module_start_address22 35 0 20505(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_ADDR_WIDTH-1~downto~0}~1248 0 20507(_array -2((_dto c 1561 i 0)))))
		(_port(_int reg_module_start_address23 36 0 20507(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_ADDR_WIDTH-1~downto~0}~1250 0 20509(_array -2((_dto c 1562 i 0)))))
		(_port(_int reg_module_start_address24 37 0 20509(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_ADDR_WIDTH-1~downto~0}~1252 0 20511(_array -2((_dto c 1563 i 0)))))
		(_port(_int reg_module_start_address25 38 0 20511(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_ADDR_WIDTH-1~downto~0}~1254 0 20513(_array -2((_dto c 1564 i 0)))))
		(_port(_int reg_module_start_address26 39 0 20513(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_ADDR_WIDTH-1~downto~0}~1256 0 20515(_array -2((_dto c 1565 i 0)))))
		(_port(_int reg_module_start_address27 40 0 20515(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_ADDR_WIDTH-1~downto~0}~1258 0 20517(_array -2((_dto c 1566 i 0)))))
		(_port(_int reg_module_start_address28 41 0 20517(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_ADDR_WIDTH-1~downto~0}~1260 0 20519(_array -2((_dto c 1567 i 0)))))
		(_port(_int reg_module_start_address29 42 0 20519(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_ADDR_WIDTH-1~downto~0}~1262 0 20521(_array -2((_dto c 1568 i 0)))))
		(_port(_int reg_module_start_address30 43 0 20521(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_ADDR_WIDTH-1~downto~0}~1264 0 20523(_array -2((_dto c 1569 i 0)))))
		(_port(_int reg_module_start_address31 44 0 20523(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_ADDR_WIDTH-1~downto~0}~1266 0 20525(_array -2((_dto c 1570 i 0)))))
		(_port(_int reg_module_start_address32 45 0 20525(_ent(_out))))
		(_cnst(_int VSYNC_INDEX -1 0 20547(_arch((i 0)))))
		(_cnst(_int HSYNC_INDEX -1 0 20548(_arch((i 1)))))
		(_cnst(_int DLY_STRIDE_INDEX -1 0 20549(_arch((i 2)))))
		(_cnst(_int STARTADDR1_INDEX -1 0 20551(_arch((i 3)))))
		(_cnst(_int STARTADDR2_INDEX -1 0 20552(_arch((i 4)))))
		(_cnst(_int STARTADDR3_INDEX -1 0 20553(_arch((i 5)))))
		(_cnst(_int STARTADDR4_INDEX -1 0 20554(_arch((i 6)))))
		(_cnst(_int STARTADDR5_INDEX -1 0 20555(_arch((i 7)))))
		(_cnst(_int STARTADDR6_INDEX -1 0 20556(_arch((i 8)))))
		(_cnst(_int STARTADDR7_INDEX -1 0 20557(_arch((i 9)))))
		(_cnst(_int STARTADDR8_INDEX -1 0 20558(_arch((i 10)))))
		(_cnst(_int STARTADDR9_INDEX -1 0 20559(_arch((i 11)))))
		(_cnst(_int STARTADDR10_INDEX -1 0 20560(_arch((i 12)))))
		(_cnst(_int STARTADDR11_INDEX -1 0 20561(_arch((i 13)))))
		(_cnst(_int STARTADDR12_INDEX -1 0 20562(_arch((i 14)))))
		(_cnst(_int STARTADDR13_INDEX -1 0 20563(_arch((i 15)))))
		(_cnst(_int STARTADDR14_INDEX -1 0 20564(_arch((i 16)))))
		(_cnst(_int STARTADDR15_INDEX -1 0 20565(_arch((i 17)))))
		(_cnst(_int STARTADDR16_INDEX -1 0 20566(_arch((i 18)))))
		(_sig(_int prmtr_updt_complete_i -2 0 20572(_arch(_uni((i 2))))))
		(_sig(_int reg_config_locked_i -2 0 20573(_arch(_uni((i 2))))))
		(_sig(_int regdir_idle_i -2 0 20574(_arch(_uni((i 2))))))
		(_sig(_int run_stop_d1 -2 0 20575(_arch(_uni((i 2))))))
		(_sig(_int run_stop_re -2 0 20576(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_ADDR_WIDTH-1~downto~0}~13 0 20579(_array -2((_dto c 1571 i 0)))))
		(_sig(_int reg_module_start_address1_i 46 0 20579(_arch(_uni((_others(i 2)))))))
		(_sig(_int reg_module_start_address2_i 46 0 20580(_arch(_uni((_others(i 2)))))))
		(_sig(_int reg_module_start_address3_i 46 0 20581(_arch(_uni((_others(i 2)))))))
		(_sig(_int reg_module_start_address4_i 46 0 20582(_arch(_uni((_others(i 2)))))))
		(_sig(_int reg_module_start_address5_i 46 0 20583(_arch(_uni((_others(i 2)))))))
		(_sig(_int reg_module_start_address6_i 46 0 20584(_arch(_uni((_others(i 2)))))))
		(_sig(_int reg_module_start_address7_i 46 0 20585(_arch(_uni((_others(i 2)))))))
		(_sig(_int reg_module_start_address8_i 46 0 20586(_arch(_uni((_others(i 2)))))))
		(_sig(_int reg_module_start_address9_i 46 0 20587(_arch(_uni((_others(i 2)))))))
		(_sig(_int reg_module_start_address10_i 46 0 20588(_arch(_uni((_others(i 2)))))))
		(_sig(_int reg_module_start_address11_i 46 0 20589(_arch(_uni((_others(i 2)))))))
		(_sig(_int reg_module_start_address12_i 46 0 20590(_arch(_uni((_others(i 2)))))))
		(_sig(_int reg_module_start_address13_i 46 0 20591(_arch(_uni((_others(i 2)))))))
		(_sig(_int reg_module_start_address14_i 46 0 20592(_arch(_uni((_others(i 2)))))))
		(_sig(_int reg_module_start_address15_i 46 0 20593(_arch(_uni((_others(i 2)))))))
		(_sig(_int reg_module_start_address16_i 46 0 20594(_arch(_uni((_others(i 2)))))))
		(_sig(_int reg_module_start_address17_i 46 0 20595(_arch(_uni((_others(i 2)))))))
		(_sig(_int reg_module_start_address18_i 46 0 20596(_arch(_uni((_others(i 2)))))))
		(_sig(_int reg_module_start_address19_i 46 0 20597(_arch(_uni((_others(i 2)))))))
		(_sig(_int reg_module_start_address20_i 46 0 20598(_arch(_uni((_others(i 2)))))))
		(_sig(_int reg_module_start_address21_i 46 0 20599(_arch(_uni((_others(i 2)))))))
		(_sig(_int reg_module_start_address22_i 46 0 20600(_arch(_uni((_others(i 2)))))))
		(_sig(_int reg_module_start_address23_i 46 0 20601(_arch(_uni((_others(i 2)))))))
		(_sig(_int reg_module_start_address24_i 46 0 20602(_arch(_uni((_others(i 2)))))))
		(_sig(_int reg_module_start_address25_i 46 0 20603(_arch(_uni((_others(i 2)))))))
		(_sig(_int reg_module_start_address26_i 46 0 20604(_arch(_uni((_others(i 2)))))))
		(_sig(_int reg_module_start_address27_i 46 0 20605(_arch(_uni((_others(i 2)))))))
		(_sig(_int reg_module_start_address28_i 46 0 20606(_arch(_uni((_others(i 2)))))))
		(_sig(_int reg_module_start_address29_i 46 0 20607(_arch(_uni((_others(i 2)))))))
		(_sig(_int reg_module_start_address30_i 46 0 20608(_arch(_uni((_others(i 2)))))))
		(_sig(_int reg_module_start_address31_i 46 0 20609(_arch(_uni((_others(i 2)))))))
		(_sig(_int reg_module_start_address32_i 46 0 20610(_arch(_uni((_others(i 2)))))))
		(_prcs
			(REG_RUN_RE(_arch 0 0 20619(_prcs(_trgt(50))(_sens(0)(1)(4))(_dssslsensitivity 1))))
			(line__20630(_arch 1 0 20630(_assignment(_trgt(51))(_sens(50)(4)))))
			(REG_IDLE(_arch 2 0 20636(_prcs(_trgt(49))(_sens(0)(47)(51)(1)(6))(_dssslsensitivity 1))))
			(line__20651(_arch 3 0 20651(_assignment(_alias((regdir_idle)(regdir_idle_i)))(_simpleassign BUF)(_trgt(9))(_sens(49)))))
			(VSIZE_REGISTER(_arch 4 0 20654(_prcs(_trgt(10))(_sens(0)(1)(3(d_12_0)))(_dssslsensitivity 1)(_read(48)(2(0))))))
			(VIDEO_PRMTR_UPDATE(_arch 5 0 20665(_prcs(_trgt(47))(_sens(0)(48)(1)(2(0))(4))(_dssslsensitivity 1))))
			(line__20678(_arch 6 0 20678(_assignment(_alias((prmtr_updt_complete)(prmtr_updt_complete_i)))(_simpleassign BUF)(_trgt(8))(_sens(47)))))
			(HSIZE_REGISTER(_arch 7 0 20681(_prcs(_trgt(11))(_sens(0)(1)(3(d_15_0)))(_dssslsensitivity 1)(_read(48)(2(1))))))
			(line__29184(_arch 1433 0 29184(_assignment(_trgt(15))(_sens(52)))))
			(line__29185(_arch 1434 0 29185(_assignment(_trgt(16))(_sens(53)))))
			(line__29186(_arch 1435 0 29186(_assignment(_trgt(17))(_sens(54)))))
			(line__29187(_arch 1436 0 29187(_assignment(_trgt(18))(_sens(55)))))
			(line__29188(_arch 1437 0 29188(_assignment(_trgt(19))(_sens(56)))))
			(line__29189(_arch 1438 0 29189(_assignment(_trgt(20))(_sens(57)))))
			(line__29190(_arch 1439 0 29190(_assignment(_trgt(21))(_sens(58)))))
			(line__29191(_arch 1440 0 29191(_assignment(_trgt(22))(_sens(59)))))
			(line__29192(_arch 1441 0 29192(_assignment(_trgt(23))(_sens(60)))))
			(line__29193(_arch 1442 0 29193(_assignment(_trgt(24))(_sens(61)))))
			(line__29194(_arch 1443 0 29194(_assignment(_trgt(25))(_sens(62)))))
			(line__29195(_arch 1444 0 29195(_assignment(_trgt(26))(_sens(63)))))
			(line__29196(_arch 1445 0 29196(_assignment(_trgt(27))(_sens(64)))))
			(line__29197(_arch 1446 0 29197(_assignment(_trgt(28))(_sens(65)))))
			(line__29198(_arch 1447 0 29198(_assignment(_trgt(29))(_sens(66)))))
			(line__29199(_arch 1448 0 29199(_assignment(_trgt(30))(_sens(67)))))
			(line__29200(_arch 1449 0 29200(_assignment(_trgt(31))(_sens(68)))))
			(line__29201(_arch 1450 0 29201(_assignment(_trgt(32))(_sens(69)))))
			(line__29202(_arch 1451 0 29202(_assignment(_trgt(33))(_sens(70)))))
			(line__29203(_arch 1452 0 29203(_assignment(_trgt(34))(_sens(71)))))
			(line__29204(_arch 1453 0 29204(_assignment(_trgt(35))(_sens(72)))))
			(line__29205(_arch 1454 0 29205(_assignment(_trgt(36))(_sens(73)))))
			(line__29206(_arch 1455 0 29206(_assignment(_trgt(37))(_sens(74)))))
			(line__29207(_arch 1456 0 29207(_assignment(_trgt(38))(_sens(75)))))
			(line__29208(_arch 1457 0 29208(_assignment(_trgt(39))(_sens(76)))))
			(line__29209(_arch 1458 0 29209(_assignment(_trgt(40))(_sens(77)))))
			(line__29210(_arch 1459 0 29210(_assignment(_trgt(41))(_sens(78)))))
			(line__29211(_arch 1460 0 29211(_assignment(_trgt(42))(_sens(79)))))
			(line__29212(_arch 1461 0 29212(_assignment(_trgt(43))(_sens(80)))))
			(line__29213(_arch 1462 0 29213(_assignment(_trgt(44))(_sens(81)))))
			(line__29214(_arch 1463 0 29214(_assignment(_trgt(45))(_sens(82)))))
			(line__29215(_arch 1464 0 29215(_assignment(_trgt(46))(_sens(83)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.VSIZE_DWIDTH(2 VSIZE_DWIDTH)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.HSIZE_DWIDTH(2 HSIZE_DWIDTH)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.STRIDE_DWIDTH(2 STRIDE_DWIDTH)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.FRMDLY_DWIDTH(2 FRMDLY_DWIDTH)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{BITS_PER_REG-1~downto~0}~15(2 ~STD_LOGIC_VECTOR{BITS_PER_REG-1~downto~0}~15)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.FRMDLY_MSB(2 FRMDLY_MSB)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.FRMDLY_LSB(2 FRMDLY_LSB)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(axi_vdma_pkg))(ieee(NUMERIC_STD))(ieee(std_logic_misc))(unisim(VCOMPONENTS)))
	(_static
		(33686018 33686018 33686018 2)
		(33686018 33686018 33686018 33686018)
		(33686018 3)
		(33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 33686018 33686018 33686018)
	)
	(_model . implementation 1572 -1)
)
V 000055 55 70225         1580965287295 implementation
(_unit VHDL(axi_vdma_reg_mux 0 29443(implementation 0 29597))
	(_version vde)
	(_time 1580965287296 2020.02.05 23:01:27)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_vdma_v6_3/hdl/axi_vdma_v6_3_rfs.vhd\))
	(_parameters tan)
	(_code c3cc9697c8949ed697c0c1c7d799c6c5c2c695c4c1c5c6)
	(_ent
		(_time 1580965287231)
	)
	(_generate GEN_READ_MUX_FOR_MM2S 0 29649(_if 77)
		(_generate GEN_READ_MUX_SG 0 29652(_if 78)
			(_object
				(_prcs
					(line__29655(_arch 1 0 29655(_assignment(_alias((read_addr_sg_1)(axi2ip_rdaddr(d_7_0))))(_trgt(53))(_sens(0(d_7_0))))))
					(AXI_LITE_READ_MUX(_arch 2 0 29657(_prcs(_simple)(_trgt(54)(3))(_sens(53)(1)(5)(6)(8)(9)(10)(11)(12)(13)))))
				)
			)
		)
		(_generate GEN_READ_MUX_REG_DIRECT 0 29705(_if 79)
			(_generate GEN_FSTORES_1 0 29714(_if 80)
				(_object
					(_prcs
						(AXI_LITE_READ_MUX(_arch 5 0 29716(_prcs(_simple)(_trgt(54)(3))(_sens(52)(1)(5)(6)(12)(13)(15)(16)(17)(18)(19)))))
					)
				)
			)
			(_generate GEN_FSTORES_2 0 29766(_if 81)
				(_object
					(_prcs
						(AXI_LITE_READ_MUX(_arch 6 0 29768(_prcs(_simple)(_trgt(54)(3))(_sens(52)(1)(5)(6)(12)(13)(15)(16)(17)(18)(19)(20)))))
					)
				)
			)
			(_generate GEN_FSTORES_3 0 29822(_if 82)
				(_object
					(_prcs
						(AXI_LITE_READ_MUX(_arch 7 0 29824(_prcs(_simple)(_trgt(54)(3))(_sens(52)(1)(5)(6)(12)(13)(15)(16)(17)(18)(19)(20)(21)))))
					)
				)
			)
			(_generate GEN_FSTORES_4 0 29882(_if 83)
				(_object
					(_prcs
						(AXI_LITE_READ_MUX(_arch 8 0 29884(_prcs(_simple)(_trgt(54)(3))(_sens(52)(1)(5)(6)(12)(13)(15)(16)(17)(18)(19)(20)(21)(22)))))
					)
				)
			)
			(_generate GEN_FSTORES_5 0 29946(_if 84)
				(_object
					(_prcs
						(AXI_LITE_READ_MUX(_arch 9 0 29948(_prcs(_simple)(_trgt(54)(3))(_sens(52)(1)(5)(6)(12)(13)(15)(16)(17)(18)(19)(20)(21)(22)(23)))))
					)
				)
			)
			(_generate GEN_FSTORES_6 0 30014(_if 85)
				(_object
					(_prcs
						(AXI_LITE_READ_MUX(_arch 10 0 30016(_prcs(_simple)(_trgt(54)(3))(_sens(52)(1)(5)(6)(12)(13)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)))))
					)
				)
			)
			(_generate GEN_FSTORES_7 0 30086(_if 86)
				(_object
					(_prcs
						(AXI_LITE_READ_MUX(_arch 11 0 30088(_prcs(_simple)(_trgt(54)(3))(_sens(52)(1)(5)(6)(12)(13)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)))))
					)
				)
			)
			(_generate GEN_FSTORES_8 0 30162(_if 87)
				(_object
					(_prcs
						(AXI_LITE_READ_MUX(_arch 12 0 30164(_prcs(_simple)(_trgt(54)(3))(_sens(52)(1)(5)(6)(12)(13)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)))))
					)
				)
			)
			(_generate GEN_FSTORES_9 0 30242(_if 88)
				(_object
					(_prcs
						(AXI_LITE_READ_MUX(_arch 13 0 30244(_prcs(_simple)(_trgt(54)(3))(_sens(52)(1)(5)(6)(12)(13)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)))))
					)
				)
			)
			(_generate GEN_FSTORES_10 0 30326(_if 89)
				(_object
					(_prcs
						(AXI_LITE_READ_MUX(_arch 14 0 30328(_prcs(_simple)(_trgt(54)(3))(_sens(52)(1)(5)(6)(12)(13)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(28)))))
					)
				)
			)
			(_generate GEN_FSTORES_11 0 30414(_if 90)
				(_object
					(_prcs
						(AXI_LITE_READ_MUX(_arch 15 0 30416(_prcs(_simple)(_trgt(54)(3))(_sens(52)(1)(5)(6)(12)(13)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)))))
					)
				)
			)
			(_generate GEN_FSTORES_12 0 30506(_if 91)
				(_object
					(_prcs
						(AXI_LITE_READ_MUX(_arch 16 0 30508(_prcs(_simple)(_trgt(54)(3))(_sens(52)(1)(5)(6)(12)(13)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)(30)))))
					)
				)
			)
			(_generate GEN_FSTORES_13 0 30602(_if 92)
				(_object
					(_prcs
						(AXI_LITE_READ_MUX(_arch 17 0 30604(_prcs(_simple)(_trgt(54)(3))(_sens(52)(1)(5)(6)(12)(13)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31)))))
					)
				)
			)
			(_generate GEN_FSTORES_14 0 30702(_if 93)
				(_object
					(_prcs
						(AXI_LITE_READ_MUX(_arch 18 0 30704(_prcs(_simple)(_trgt(54)(3))(_sens(52)(1)(5)(6)(12)(13)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)))))
					)
				)
			)
			(_generate GEN_FSTORES_15 0 30806(_if 94)
				(_object
					(_prcs
						(AXI_LITE_READ_MUX(_arch 19 0 30808(_prcs(_simple)(_trgt(54)(3))(_sens(52)(1)(5)(6)(12)(13)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(33)))))
					)
				)
			)
			(_generate GEN_FSTORES_16 0 30914(_if 95)
				(_object
					(_prcs
						(AXI_LITE_READ_MUX(_arch 20 0 30916(_prcs(_simple)(_trgt(54)(3))(_sens(52)(1)(5)(6)(12)(13)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(33)(34)))))
					)
				)
			)
			(_generate GEN_FSTORES_17 0 31026(_if 96)
				(_object
					(_prcs
						(AXI_LITE_READ_MUX(_arch 21 0 31028(_prcs(_simple)(_trgt(54)(3))(_sens(51)(1)(4)(5)(6)(12)(13)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(33)(34)(35)))))
					)
				)
			)
			(_generate GEN_FSTORES_18 0 31175(_if 97)
				(_object
					(_prcs
						(AXI_LITE_READ_MUX(_arch 22 0 31177(_prcs(_simple)(_trgt(54)(3))(_sens(51)(1)(4)(5)(6)(12)(13)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(33)(34)(35)(36)))))
					)
				)
			)
			(_generate GEN_FSTORES_19 0 31328(_if 98)
				(_object
					(_prcs
						(AXI_LITE_READ_MUX(_arch 23 0 31330(_prcs(_simple)(_trgt(54)(3))(_sens(51)(1)(4)(5)(6)(12)(13)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(33)(34)(35)(36)(37)))))
					)
				)
			)
			(_generate GEN_FSTORES_20 0 31485(_if 99)
				(_object
					(_prcs
						(AXI_LITE_READ_MUX(_arch 24 0 31487(_prcs(_simple)(_trgt(54)(3))(_sens(51)(1)(4)(5)(6)(12)(13)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(33)(34)(35)(36)(37)(38)))))
					)
				)
			)
			(_generate GEN_FSTORES_21 0 31646(_if 100)
				(_object
					(_prcs
						(AXI_LITE_READ_MUX(_arch 25 0 31648(_prcs(_simple)(_trgt(54)(3))(_sens(51)(1)(4)(5)(6)(12)(13)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(33)(34)(35)(36)(37)(38)(39)))))
					)
				)
			)
			(_generate GEN_FSTORES_22 0 31811(_if 101)
				(_object
					(_prcs
						(AXI_LITE_READ_MUX(_arch 26 0 31813(_prcs(_simple)(_trgt(54)(3))(_sens(51)(1)(4)(5)(6)(12)(13)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(33)(34)(35)(36)(37)(38)(39)(40)))))
					)
				)
			)
			(_generate GEN_FSTORES_23 0 31980(_if 102)
				(_object
					(_prcs
						(AXI_LITE_READ_MUX(_arch 27 0 31982(_prcs(_simple)(_trgt(54)(3))(_sens(51)(1)(4)(5)(6)(12)(13)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(33)(34)(35)(36)(37)(38)(39)(40)(41)))))
					)
				)
			)
			(_generate GEN_FSTORES_24 0 32153(_if 103)
				(_object
					(_prcs
						(AXI_LITE_READ_MUX(_arch 28 0 32155(_prcs(_simple)(_trgt(54)(3))(_sens(51)(1)(4)(5)(6)(12)(13)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(33)(34)(35)(36)(37)(38)(39)(40)(41)(42)))))
					)
				)
			)
			(_generate GEN_FSTORES_25 0 32330(_if 104)
				(_object
					(_prcs
						(AXI_LITE_READ_MUX(_arch 29 0 32332(_prcs(_simple)(_trgt(54)(3))(_sens(51)(1)(4)(5)(6)(12)(13)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(33)(34)(35)(36)(37)(38)(39)(40)(41)(42)(43)))))
					)
				)
			)
			(_generate GEN_FSTORES_26 0 32511(_if 105)
				(_object
					(_prcs
						(AXI_LITE_READ_MUX(_arch 30 0 32513(_prcs(_simple)(_trgt(54)(3))(_sens(51)(1)(4)(5)(6)(12)(13)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(33)(34)(35)(36)(37)(38)(39)(40)(41)(42)(43)(44)))))
					)
				)
			)
			(_generate GEN_FSTORES_27 0 32696(_if 106)
				(_object
					(_prcs
						(AXI_LITE_READ_MUX(_arch 31 0 32698(_prcs(_simple)(_trgt(54)(3))(_sens(51)(1)(4)(5)(6)(12)(13)(15)(16)(17)(45)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(33)(34)(35)(36)(37)(38)(39)(40)(41)(42)(43)(44)))))
					)
				)
			)
			(_generate GEN_FSTORES_28 0 32885(_if 107)
				(_object
					(_prcs
						(AXI_LITE_READ_MUX(_arch 32 0 32887(_prcs(_simple)(_trgt(54)(3))(_sens(51)(1)(4)(5)(6)(12)(13)(15)(16)(17)(45)(46)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(33)(34)(35)(36)(37)(38)(39)(40)(41)(42)(43)(44)))))
					)
				)
			)
			(_generate GEN_FSTORES_29 0 33078(_if 108)
				(_object
					(_prcs
						(AXI_LITE_READ_MUX(_arch 33 0 33080(_prcs(_simple)(_trgt(54)(3))(_sens(51)(1)(4)(5)(6)(12)(13)(15)(16)(17)(45)(46)(47)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(33)(34)(35)(36)(37)(38)(39)(40)(41)(42)(43)(44)))))
					)
				)
			)
			(_generate GEN_FSTORES_30 0 33275(_if 109)
				(_object
					(_prcs
						(AXI_LITE_READ_MUX(_arch 34 0 33277(_prcs(_simple)(_trgt(54)(3))(_sens(51)(1)(4)(5)(6)(12)(13)(15)(16)(17)(45)(46)(47)(48)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(33)(34)(35)(36)(37)(38)(39)(40)(41)(42)(43)(44)))))
					)
				)
			)
			(_generate GEN_FSTORES_31 0 33476(_if 110)
				(_object
					(_prcs
						(AXI_LITE_READ_MUX(_arch 35 0 33478(_prcs(_simple)(_trgt(54)(3))(_sens(51)(1)(4)(5)(6)(12)(13)(15)(16)(17)(45)(46)(47)(48)(49)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(33)(34)(35)(36)(37)(38)(39)(40)(41)(42)(43)(44)))))
					)
				)
			)
			(_generate GEN_FSTORES_32 0 33681(_if 111)
				(_object
					(_prcs
						(AXI_LITE_READ_MUX(_arch 36 0 33683(_prcs(_simple)(_trgt(54)(3))(_sens(51)(1)(4)(5)(6)(12)(13)(15)(16)(17)(45)(46)(47)(48)(49)(50)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(33)(34)(35)(36)(37)(38)(39)(40)(41)(42)(43)(44)))))
					)
				)
			)
			(_object
				(_prcs
					(line__29708(_arch 3 0 29708(_assignment(_alias((read_addr)(axi2ip_rdaddr(d_7_0))))(_trgt(52))(_sens(0(d_7_0))))))
					(line__29709(_arch 4 0 29709(_assignment(_alias((read_addr_ri)(reg_index(0))(axi2ip_rdaddr(d_7_0))))(_trgt(51))(_sens(0(d_7_0))(4(0))))))
				)
			)
		)
		(_generate GEN_READ_MUX_LITE_REG_DIRECT 0 33894(_if 112)
			(_object
				(_prcs
					(line__33896(_arch 37 0 33896(_assignment(_alias((read_addr)(axi2ip_rdaddr(d_7_0))))(_trgt(52))(_sens(0(d_7_0))))))
					(AXI_LITE_READ_MUX(_arch 38 0 33898(_prcs(_simple)(_trgt(54)(3))(_sens(52)(1)(4)(5)(6)(12)(13)))))
				)
			)
		)
	)
	(_generate GEN_READ_MUX_FOR_S2MM 0 33936(_if 113)
		(_generate GEN_READ_MUX_SG 0 33939(_if 114)
			(_object
				(_prcs
					(line__33942(_arch 39 0 33942(_assignment(_alias((read_addr_sg_1)(axi2ip_rdaddr(d_7_0))))(_trgt(53))(_sens(0(d_7_0))))))
					(AXI_LITE_READ_MUX(_arch 40 0 33944(_prcs(_simple)(_trgt(54)(3))(_sens(53)(1)(5)(6)(7)(8)(10)(11)(12)(13)(14)))))
				)
			)
		)
		(_generate GEN_READ_MUX_REG_DIRECT 0 33997(_if 115)
			(_generate GEN_FSTORES_1 0 34006(_if 116)
				(_object
					(_prcs
						(AXI_LITE_READ_MUX(_arch 43 0 34008(_prcs(_simple)(_trgt(54)(3))(_sens(52)(1)(5)(6)(7)(12)(13)(14)(15)(16)(17)(18)(19)))))
					)
				)
			)
			(_generate GEN_FSTORES_2 0 34067(_if 117)
				(_object
					(_prcs
						(AXI_LITE_READ_MUX(_arch 44 0 34069(_prcs(_simple)(_trgt(54)(3))(_sens(52)(1)(5)(6)(7)(12)(13)(14)(15)(16)(17)(18)(19)(20)))))
					)
				)
			)
			(_generate GEN_FSTORES_3 0 34132(_if 118)
				(_object
					(_prcs
						(AXI_LITE_READ_MUX(_arch 45 0 34134(_prcs(_simple)(_trgt(54)(3))(_sens(52)(1)(5)(6)(7)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)))))
					)
				)
			)
			(_generate GEN_FSTORES_4 0 34201(_if 119)
				(_object
					(_prcs
						(AXI_LITE_READ_MUX(_arch 46 0 34203(_prcs(_simple)(_trgt(54)(3))(_sens(52)(1)(5)(6)(7)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)))))
					)
				)
			)
			(_generate GEN_FSTORES_5 0 34274(_if 120)
				(_object
					(_prcs
						(AXI_LITE_READ_MUX(_arch 47 0 34276(_prcs(_simple)(_trgt(54)(3))(_sens(52)(1)(5)(6)(7)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23)))))
					)
				)
			)
			(_generate GEN_FSTORES_6 0 34351(_if 121)
				(_object
					(_prcs
						(AXI_LITE_READ_MUX(_arch 48 0 34353(_prcs(_simple)(_trgt(54)(3))(_sens(52)(1)(5)(6)(7)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)))))
					)
				)
			)
			(_generate GEN_FSTORES_7 0 34432(_if 122)
				(_object
					(_prcs
						(AXI_LITE_READ_MUX(_arch 49 0 34434(_prcs(_simple)(_trgt(54)(3))(_sens(52)(1)(5)(6)(7)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)))))
					)
				)
			)
			(_generate GEN_FSTORES_8 0 34517(_if 123)
				(_object
					(_prcs
						(AXI_LITE_READ_MUX(_arch 50 0 34519(_prcs(_simple)(_trgt(54)(3))(_sens(52)(1)(5)(6)(7)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)))))
					)
				)
			)
			(_generate GEN_FSTORES_9 0 34606(_if 124)
				(_object
					(_prcs
						(AXI_LITE_READ_MUX(_arch 51 0 34608(_prcs(_simple)(_trgt(54)(3))(_sens(52)(1)(5)(6)(7)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)))))
					)
				)
			)
			(_generate GEN_FSTORES_10 0 34699(_if 125)
				(_object
					(_prcs
						(AXI_LITE_READ_MUX(_arch 52 0 34701(_prcs(_simple)(_trgt(54)(3))(_sens(52)(1)(5)(6)(7)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(28)))))
					)
				)
			)
			(_generate GEN_FSTORES_11 0 34796(_if 126)
				(_object
					(_prcs
						(AXI_LITE_READ_MUX(_arch 53 0 34798(_prcs(_simple)(_trgt(54)(3))(_sens(52)(1)(5)(6)(7)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)))))
					)
				)
			)
			(_generate GEN_FSTORES_12 0 34897(_if 127)
				(_object
					(_prcs
						(AXI_LITE_READ_MUX(_arch 54 0 34899(_prcs(_simple)(_trgt(54)(3))(_sens(52)(1)(5)(6)(7)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)(30)))))
					)
				)
			)
			(_generate GEN_FSTORES_13 0 35002(_if 128)
				(_object
					(_prcs
						(AXI_LITE_READ_MUX(_arch 55 0 35004(_prcs(_simple)(_trgt(54)(3))(_sens(52)(1)(5)(6)(7)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31)))))
					)
				)
			)
			(_generate GEN_FSTORES_14 0 35111(_if 129)
				(_object
					(_prcs
						(AXI_LITE_READ_MUX(_arch 56 0 35113(_prcs(_simple)(_trgt(54)(3))(_sens(52)(1)(5)(6)(7)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)))))
					)
				)
			)
			(_generate GEN_FSTORES_15 0 35224(_if 130)
				(_object
					(_prcs
						(AXI_LITE_READ_MUX(_arch 57 0 35226(_prcs(_simple)(_trgt(54)(3))(_sens(52)(1)(5)(6)(7)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(33)))))
					)
				)
			)
			(_generate GEN_FSTORES_16 0 35341(_if 131)
				(_object
					(_prcs
						(AXI_LITE_READ_MUX(_arch 58 0 35343(_prcs(_simple)(_trgt(54)(3))(_sens(52)(1)(5)(6)(7)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(33)(34)))))
					)
				)
			)
			(_generate GEN_FSTORES_17 0 35462(_if 132)
				(_object
					(_prcs
						(AXI_LITE_READ_MUX(_arch 59 0 35464(_prcs(_simple)(_trgt(54)(3))(_sens(51)(1)(4)(5)(6)(7)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(33)(34)(35)))))
					)
				)
			)
			(_generate GEN_FSTORES_18 0 35633(_if 133)
				(_object
					(_prcs
						(AXI_LITE_READ_MUX(_arch 60 0 35635(_prcs(_simple)(_trgt(54)(3))(_sens(51)(1)(4)(5)(6)(7)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(33)(34)(35)(36)))))
					)
				)
			)
			(_generate GEN_FSTORES_19 0 35807(_if 134)
				(_object
					(_prcs
						(AXI_LITE_READ_MUX(_arch 61 0 35809(_prcs(_simple)(_trgt(54)(3))(_sens(51)(1)(4)(5)(6)(7)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(33)(34)(35)(36)(37)))))
					)
				)
			)
			(_generate GEN_FSTORES_20 0 35985(_if 135)
				(_object
					(_prcs
						(AXI_LITE_READ_MUX(_arch 62 0 35987(_prcs(_simple)(_trgt(54)(3))(_sens(51)(1)(4)(5)(6)(7)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(33)(34)(35)(36)(37)(38)))))
					)
				)
			)
			(_generate GEN_FSTORES_21 0 36167(_if 136)
				(_object
					(_prcs
						(AXI_LITE_READ_MUX(_arch 63 0 36169(_prcs(_simple)(_trgt(54)(3))(_sens(51)(1)(4)(5)(6)(7)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(33)(34)(35)(36)(37)(38)(39)))))
					)
				)
			)
			(_generate GEN_FSTORES_22 0 36353(_if 137)
				(_object
					(_prcs
						(AXI_LITE_READ_MUX(_arch 64 0 36355(_prcs(_simple)(_trgt(54)(3))(_sens(51)(1)(4)(5)(6)(7)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(33)(34)(35)(36)(37)(38)(39)(40)))))
					)
				)
			)
			(_generate GEN_FSTORES_23 0 36543(_if 138)
				(_object
					(_prcs
						(AXI_LITE_READ_MUX(_arch 65 0 36545(_prcs(_simple)(_trgt(54)(3))(_sens(51)(1)(4)(5)(6)(7)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(33)(34)(35)(36)(37)(38)(39)(40)(41)))))
					)
				)
			)
			(_generate GEN_FSTORES_24 0 36737(_if 139)
				(_object
					(_prcs
						(AXI_LITE_READ_MUX(_arch 66 0 36739(_prcs(_simple)(_trgt(54)(3))(_sens(51)(1)(4)(5)(6)(7)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(33)(34)(35)(36)(37)(38)(39)(40)(41)(42)))))
					)
				)
			)
			(_generate GEN_FSTORES_25 0 36935(_if 140)
				(_object
					(_prcs
						(AXI_LITE_READ_MUX(_arch 67 0 36937(_prcs(_simple)(_trgt(54)(3))(_sens(51)(1)(4)(5)(6)(7)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(33)(34)(35)(36)(37)(38)(39)(40)(41)(42)(43)))))
					)
				)
			)
			(_generate GEN_FSTORES_26 0 37137(_if 141)
				(_object
					(_prcs
						(AXI_LITE_READ_MUX(_arch 68 0 37139(_prcs(_simple)(_trgt(54)(3))(_sens(51)(1)(4)(5)(6)(7)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(33)(34)(35)(36)(37)(38)(39)(40)(41)(42)(43)(44)))))
					)
				)
			)
			(_generate GEN_FSTORES_27 0 37343(_if 142)
				(_object
					(_prcs
						(AXI_LITE_READ_MUX(_arch 69 0 37345(_prcs(_simple)(_trgt(54)(3))(_sens(51)(1)(4)(5)(6)(7)(12)(13)(14)(15)(16)(17)(45)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(33)(34)(35)(36)(37)(38)(39)(40)(41)(42)(43)(44)))))
					)
				)
			)
			(_generate GEN_FSTORES_28 0 37553(_if 143)
				(_object
					(_prcs
						(AXI_LITE_READ_MUX(_arch 70 0 37555(_prcs(_simple)(_trgt(54)(3))(_sens(51)(1)(4)(5)(6)(7)(12)(13)(14)(15)(16)(17)(45)(46)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(33)(34)(35)(36)(37)(38)(39)(40)(41)(42)(43)(44)))))
					)
				)
			)
			(_generate GEN_FSTORES_29 0 37767(_if 144)
				(_object
					(_prcs
						(AXI_LITE_READ_MUX(_arch 71 0 37769(_prcs(_simple)(_trgt(54)(3))(_sens(51)(1)(4)(5)(6)(7)(12)(13)(14)(15)(16)(17)(45)(46)(47)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(33)(34)(35)(36)(37)(38)(39)(40)(41)(42)(43)(44)))))
					)
				)
			)
			(_generate GEN_FSTORES_30 0 37985(_if 145)
				(_object
					(_prcs
						(AXI_LITE_READ_MUX(_arch 72 0 37987(_prcs(_simple)(_trgt(54)(3))(_sens(51)(1)(4)(5)(6)(7)(12)(13)(14)(15)(16)(17)(45)(46)(47)(48)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(33)(34)(35)(36)(37)(38)(39)(40)(41)(42)(43)(44)))))
					)
				)
			)
			(_generate GEN_FSTORES_31 0 38207(_if 146)
				(_object
					(_prcs
						(AXI_LITE_READ_MUX(_arch 73 0 38209(_prcs(_simple)(_trgt(54)(3))(_sens(51)(1)(4)(5)(6)(7)(12)(13)(14)(15)(16)(17)(45)(46)(47)(48)(49)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(33)(34)(35)(36)(37)(38)(39)(40)(41)(42)(43)(44)))))
					)
				)
			)
			(_generate GEN_FSTORES_32 0 38433(_if 147)
				(_object
					(_prcs
						(AXI_LITE_READ_MUX(_arch 74 0 38435(_prcs(_simple)(_trgt(54)(3))(_sens(51)(1)(4)(5)(6)(7)(12)(13)(14)(15)(16)(17)(45)(46)(47)(48)(49)(50)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(33)(34)(35)(36)(37)(38)(39)(40)(41)(42)(43)(44)))))
					)
				)
			)
			(_object
				(_prcs
					(line__34000(_arch 41 0 34000(_assignment(_alias((read_addr)(axi2ip_rdaddr(d_7_0))))(_trgt(52))(_sens(0(d_7_0))))))
					(line__34001(_arch 42 0 34001(_assignment(_alias((read_addr_ri)(reg_index(0))(axi2ip_rdaddr(d_7_0))))(_trgt(51))(_sens(0(d_7_0))(4(0))))))
				)
			)
		)
		(_generate GEN_READ_MUX_LITE_REG_DIRECT 0 38668(_if 148)
			(_object
				(_prcs
					(line__38670(_arch 75 0 38670(_assignment(_alias((read_addr)(axi2ip_rdaddr(d_7_0))))(_trgt(52))(_sens(0(d_7_0))))))
					(AXI_LITE_READ_MUX(_arch 76 0 38672(_prcs(_simple)(_trgt(54)(3))(_sens(52)(1)(4)(5)(6)(7)(12)(13)(14)))))
				)
			)
		)
	)
	(_object
		(_gen(_int C_TOTAL_NUM_REGISTER -1 0 29445 \8\ (_ent((i 8)))))
		(_type(_int ~INTEGER~range~0~to~1~12 0 29449(_scalar (_to i 0 i 1))))
		(_gen(_int C_INCLUDE_SG 0 0 29449 \1\ (_ent gms((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~121 0 29454(_scalar (_to i 0 i 1))))
		(_gen(_int C_CHANNEL_IS_MM2S 1 0 29454 \1\ (_ent gms((i 1)))))
		(_type(_int ~INTEGER~range~1~to~32~12 0 29459(_scalar (_to i 1 i 32))))
		(_gen(_int C_NUM_FSTORES 2 0 29459 \3\ (_ent gms((i 3)))))
		(_type(_int ~INTEGER~range~1~to~32~122 0 29461(_scalar (_to i 1 i 32))))
		(_gen(_int C_NUM_FSTORES_64 3 0 29461 \3\ (_ent((i 3)))))
		(_type(_int ~INTEGER~range~0~to~1~123 0 29464(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_VIDPRMTR_READS 4 0 29464 \1\ (_ent gms((i 1)))))
		(_type(_int ~INTEGER~range~9~to~9~12 0 29470(_scalar (_to i 9 i 9))))
		(_gen(_int C_S_AXI_LITE_ADDR_WIDTH 5 0 29470 \9\ (_ent gms((i 9)))))
		(_type(_int ~INTEGER~range~32~to~32~12 0 29473(_scalar (_to i 32 i 32))))
		(_gen(_int C_S_AXI_LITE_DATA_WIDTH 6 0 29473 \32\ (_ent gms((i 32)))))
		(_type(_int ~INTEGER~range~32~to~64~12 0 29476(_scalar (_to i 32 i 64))))
		(_gen(_int C_M_AXI_SG_ADDR_WIDTH 7 0 29476 \32\ (_ent((i 32)))))
		(_type(_int ~INTEGER~range~32~to~32~124 0 29479(_scalar (_to i 32 i 32))))
		(_gen(_int C_M_AXI_ADDR_WIDTH 8 0 29479 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_LITE_ADDR_WIDTH-1~downto~0}~12 0 29486(_array -2((_dto c 149 i 0)))))
		(_port(_int axi2ip_rdaddr 9 0 29486(_ent(_in))))
		(_port(_int axi2ip_rden -2 0 29488(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_LITE_DATA_WIDTH-1~downto~0}~12 0 29489(_array -2((_dto c 150 i 0)))))
		(_port(_int ip2axi_rddata 10 0 29489(_ent(_out))))
		(_port(_int ip2axi_rddata_valid -2 0 29491(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_LITE_DATA_WIDTH-1~downto~0}~126 0 29494(_array -2((_dto c 151 i 0)))))
		(_port(_int reg_index 11 0 29494(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_LITE_DATA_WIDTH-1~downto~0}~128 0 29498(_array -2((_dto c 152 i 0)))))
		(_port(_int dmacr 12 0 29498(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_LITE_DATA_WIDTH-1~downto~0}~1210 0 29500(_array -2((_dto c 153 i 0)))))
		(_port(_int dmasr 13 0 29500(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_LITE_DATA_WIDTH-1~downto~0}~1212 0 29502(_array -2((_dto c 154 i 0)))))
		(_port(_int dma_irq_mask 14 0 29502(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_LITE_DATA_WIDTH-1~downto~0}~1214 0 29504(_array -2((_dto c 155 i 0)))))
		(_port(_int curdesc_lsb 15 0 29504(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_LITE_DATA_WIDTH-1~downto~0}~1216 0 29506(_array -2((_dto c 156 i 0)))))
		(_port(_int curdesc_msb 16 0 29506(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_LITE_DATA_WIDTH-1~downto~0}~1218 0 29508(_array -2((_dto c 157 i 0)))))
		(_port(_int taildesc_lsb 17 0 29508(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_LITE_DATA_WIDTH-1~downto~0}~1220 0 29510(_array -2((_dto c 158 i 0)))))
		(_port(_int taildesc_msb 18 0 29510(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NUM_FRM_STORE_WIDTH-1~downto~0}~12 0 29512(_array -2((_dto i 5 i 0)))))
		(_port(_int num_frame_store 19 0 29512(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{THRESH_MSB_BIT~downto~0}~12 0 29514(_array -2((_dto i 16 i 0)))))
		(_port(_int linebuf_threshold 20 0 29514(_ent(_in))))
		(_port(_int reg_vflip_regmux -2 0 29517(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{VSIZE_DWIDTH-1~downto~0}~12 0 29518(_array -2((_dto i 12 i 0)))))
		(_port(_int reg_module_vsize 21 0 29518(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{HSIZE_DWIDTH-1~downto~0}~12 0 29520(_array -2((_dto i 15 i 0)))))
		(_port(_int reg_module_hsize 22 0 29520(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{STRIDE_DWIDTH-1~downto~0}~12 0 29522(_array -2((_dto i 15 i 0)))))
		(_port(_int reg_module_stride 23 0 29522(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{FRMDLY_DWIDTH-1~downto~0}~12 0 29524(_array -2((_dto i 4 i 0)))))
		(_port(_int reg_module_frmdly 24 0 29524(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_ADDR_WIDTH-1~downto~0}~12 0 29526(_array -2((_dto c 159 i 0)))))
		(_port(_int reg_module_start_address1 25 0 29526(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_ADDR_WIDTH-1~downto~0}~1222 0 29528(_array -2((_dto c 160 i 0)))))
		(_port(_int reg_module_start_address2 26 0 29528(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_ADDR_WIDTH-1~downto~0}~1224 0 29530(_array -2((_dto c 161 i 0)))))
		(_port(_int reg_module_start_address3 27 0 29530(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_ADDR_WIDTH-1~downto~0}~1226 0 29532(_array -2((_dto c 162 i 0)))))
		(_port(_int reg_module_start_address4 28 0 29532(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_ADDR_WIDTH-1~downto~0}~1228 0 29534(_array -2((_dto c 163 i 0)))))
		(_port(_int reg_module_start_address5 29 0 29534(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_ADDR_WIDTH-1~downto~0}~1230 0 29536(_array -2((_dto c 164 i 0)))))
		(_port(_int reg_module_start_address6 30 0 29536(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_ADDR_WIDTH-1~downto~0}~1232 0 29538(_array -2((_dto c 165 i 0)))))
		(_port(_int reg_module_start_address7 31 0 29538(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_ADDR_WIDTH-1~downto~0}~1234 0 29540(_array -2((_dto c 166 i 0)))))
		(_port(_int reg_module_start_address8 32 0 29540(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_ADDR_WIDTH-1~downto~0}~1236 0 29542(_array -2((_dto c 167 i 0)))))
		(_port(_int reg_module_start_address9 33 0 29542(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_ADDR_WIDTH-1~downto~0}~1238 0 29544(_array -2((_dto c 168 i 0)))))
		(_port(_int reg_module_start_address10 34 0 29544(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_ADDR_WIDTH-1~downto~0}~1240 0 29546(_array -2((_dto c 169 i 0)))))
		(_port(_int reg_module_start_address11 35 0 29546(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_ADDR_WIDTH-1~downto~0}~1242 0 29548(_array -2((_dto c 170 i 0)))))
		(_port(_int reg_module_start_address12 36 0 29548(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_ADDR_WIDTH-1~downto~0}~1244 0 29550(_array -2((_dto c 171 i 0)))))
		(_port(_int reg_module_start_address13 37 0 29550(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_ADDR_WIDTH-1~downto~0}~1246 0 29552(_array -2((_dto c 172 i 0)))))
		(_port(_int reg_module_start_address14 38 0 29552(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_ADDR_WIDTH-1~downto~0}~1248 0 29554(_array -2((_dto c 173 i 0)))))
		(_port(_int reg_module_start_address15 39 0 29554(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_ADDR_WIDTH-1~downto~0}~1250 0 29556(_array -2((_dto c 174 i 0)))))
		(_port(_int reg_module_start_address16 40 0 29556(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_ADDR_WIDTH-1~downto~0}~1252 0 29558(_array -2((_dto c 175 i 0)))))
		(_port(_int reg_module_start_address17 41 0 29558(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_ADDR_WIDTH-1~downto~0}~1254 0 29560(_array -2((_dto c 176 i 0)))))
		(_port(_int reg_module_start_address18 42 0 29560(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_ADDR_WIDTH-1~downto~0}~1256 0 29562(_array -2((_dto c 177 i 0)))))
		(_port(_int reg_module_start_address19 43 0 29562(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_ADDR_WIDTH-1~downto~0}~1258 0 29564(_array -2((_dto c 178 i 0)))))
		(_port(_int reg_module_start_address20 44 0 29564(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_ADDR_WIDTH-1~downto~0}~1260 0 29566(_array -2((_dto c 179 i 0)))))
		(_port(_int reg_module_start_address21 45 0 29566(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_ADDR_WIDTH-1~downto~0}~1262 0 29568(_array -2((_dto c 180 i 0)))))
		(_port(_int reg_module_start_address22 46 0 29568(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_ADDR_WIDTH-1~downto~0}~1264 0 29570(_array -2((_dto c 181 i 0)))))
		(_port(_int reg_module_start_address23 47 0 29570(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_ADDR_WIDTH-1~downto~0}~1266 0 29572(_array -2((_dto c 182 i 0)))))
		(_port(_int reg_module_start_address24 48 0 29572(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_ADDR_WIDTH-1~downto~0}~1268 0 29574(_array -2((_dto c 183 i 0)))))
		(_port(_int reg_module_start_address25 49 0 29574(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_ADDR_WIDTH-1~downto~0}~1270 0 29576(_array -2((_dto c 184 i 0)))))
		(_port(_int reg_module_start_address26 50 0 29576(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_ADDR_WIDTH-1~downto~0}~1272 0 29578(_array -2((_dto c 185 i 0)))))
		(_port(_int reg_module_start_address27 51 0 29578(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_ADDR_WIDTH-1~downto~0}~1274 0 29580(_array -2((_dto c 186 i 0)))))
		(_port(_int reg_module_start_address28 52 0 29580(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_ADDR_WIDTH-1~downto~0}~1276 0 29582(_array -2((_dto c 187 i 0)))))
		(_port(_int reg_module_start_address29 53 0 29582(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_ADDR_WIDTH-1~downto~0}~1278 0 29584(_array -2((_dto c 188 i 0)))))
		(_port(_int reg_module_start_address30 54 0 29584(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_ADDR_WIDTH-1~downto~0}~1280 0 29586(_array -2((_dto c 189 i 0)))))
		(_port(_int reg_module_start_address31 55 0 29586(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_ADDR_WIDTH-1~downto~0}~1282 0 29588(_array -2((_dto c 190 i 0)))))
		(_port(_int reg_module_start_address32 56 0 29588(_ent(_in))))
		(_cnst(_int VSIZE_PAD_WIDTH -1 0 29613(_arch gms(_code 191))))
		(_type(_int ~STD_LOGIC_VECTOR{VSIZE_PAD_WIDTH-1~downto~0}~13 0 29614(_array -2((_dto c 192 i 0)))))
		(_cnst(_int VSIZE_PAD 57 0 29614(_arch((_others(i 2))))))
		(_cnst(_int HSIZE_PAD_WIDTH -1 0 29615(_arch gms(_code 193))))
		(_type(_int ~STD_LOGIC_VECTOR{HSIZE_PAD_WIDTH-1~downto~0}~13 0 29616(_array -2((_dto c 194 i 0)))))
		(_cnst(_int HSIZE_PAD 58 0 29616(_arch((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_LITE_DATA_WIDTH-1~downto~FRMSTORE_MSB_BIT+1}~13 0 29618(_array -2((_dto c 195 i 6)))))
		(_cnst(_int FRMSTORE_ZERO_PAD 59 0 29618(_arch((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_LITE_DATA_WIDTH-1~downto~THRESH_MSB_BIT+1}~13 0 29621(_array -2((_dto c 196 i 17)))))
		(_cnst(_int THRESH_ZERO_PAD 60 0 29621(_arch((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_LITE_DATA_WIDTH-2~downto~0}~13 0 29625(_array -2((_dto c 197 i 0)))))
		(_cnst(_int VFLIP_PAD 61 0 29625(_arch((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 29630(_array -2((_dto i 8 i 0)))))
		(_sig(_int read_addr_ri 62 0 29630(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 29631(_array -2((_dto i 7 i 0)))))
		(_sig(_int read_addr 63 0 29631(_arch(_uni((_others(i 2)))))))
		(_sig(_int read_addr_sg_1 63 0 29632(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_LITE_DATA_WIDTH-1~downto~0}~13 0 29633(_array -2((_dto c 198 i 0)))))
		(_sig(_int ip2axi_rddata_int 64 0 29633(_arch(_uni))))
		(_prcs
			(line__29643(_arch 0 0 29643(_assignment(_trgt(2))(_sens(54)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.NUM_FRM_STORE_WIDTH(2 NUM_FRM_STORE_WIDTH)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.THRESH_MSB_BIT(2 THRESH_MSB_BIT)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.VSIZE_DWIDTH(2 VSIZE_DWIDTH)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.HSIZE_DWIDTH(2 HSIZE_DWIDTH)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.STRIDE_DWIDTH(2 STRIDE_DWIDTH)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.FRMDLY_DWIDTH(2 FRMDLY_DWIDTH)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.FRMSTORE_MSB_BIT(2 FRMSTORE_MSB_BIT)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{7~downto~0}~1526(2 ~STD_LOGIC_VECTOR{7~downto~0}~1526)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.MM2S_DMACR_OFFSET_SG(2 MM2S_DMACR_OFFSET_SG)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{7~downto~0}~1528(2 ~STD_LOGIC_VECTOR{7~downto~0}~1528)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.MM2S_DMASR_OFFSET_SG(2 MM2S_DMASR_OFFSET_SG)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{7~downto~0}~1530(2 ~STD_LOGIC_VECTOR{7~downto~0}~1530)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.MM2S_CURDESC_LSB_OFFSET_SG(2 MM2S_CURDESC_LSB_OFFSET_SG)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{7~downto~0}~1532(2 ~STD_LOGIC_VECTOR{7~downto~0}~1532)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.MM2S_CURDESC_MSB_OFFSET_SG(2 MM2S_CURDESC_MSB_OFFSET_SG)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{7~downto~0}~1534(2 ~STD_LOGIC_VECTOR{7~downto~0}~1534)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.MM2S_TAILDESC_LSB_OFFSET_SG(2 MM2S_TAILDESC_LSB_OFFSET_SG)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{7~downto~0}~1536(2 ~STD_LOGIC_VECTOR{7~downto~0}~1536)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.MM2S_TAILDESC_MSB_OFFSET_SG(2 MM2S_TAILDESC_MSB_OFFSET_SG)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{7~downto~0}~1538(2 ~STD_LOGIC_VECTOR{7~downto~0}~1538)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.MM2S_FRAME_STORE_OFFSET_SG(2 MM2S_FRAME_STORE_OFFSET_SG)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{7~downto~0}~1540(2 ~STD_LOGIC_VECTOR{7~downto~0}~1540)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.MM2S_THRESHOLD_OFFSET_SG(2 MM2S_THRESHOLD_OFFSET_SG)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{7~downto~0}~1572(2 ~STD_LOGIC_VECTOR{7~downto~0}~1572)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.MM2S_DMACR_OFFSET_8(2 MM2S_DMACR_OFFSET_8)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{7~downto~0}~1574(2 ~STD_LOGIC_VECTOR{7~downto~0}~1574)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.MM2S_DMASR_OFFSET_8(2 MM2S_DMASR_OFFSET_8)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{7~downto~0}~1584(2 ~STD_LOGIC_VECTOR{7~downto~0}~1584)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.MM2S_FRAME_STORE_OFFSET_8(2 MM2S_FRAME_STORE_OFFSET_8)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{7~downto~0}~1586(2 ~STD_LOGIC_VECTOR{7~downto~0}~1586)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.MM2S_THRESHOLD_OFFSET_8(2 MM2S_THRESHOLD_OFFSET_8)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{7~downto~0}~15198(2 ~STD_LOGIC_VECTOR{7~downto~0}~15198)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.MM2S_VSIZE_OFFSET_8(2 MM2S_VSIZE_OFFSET_8)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{7~downto~0}~15200(2 ~STD_LOGIC_VECTOR{7~downto~0}~15200)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.MM2S_HSIZE_OFFSET_8(2 MM2S_HSIZE_OFFSET_8)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{7~downto~0}~15202(2 ~STD_LOGIC_VECTOR{7~downto~0}~15202)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.MM2S_DLYSTRD_OFFSET_8(2 MM2S_DLYSTRD_OFFSET_8)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{7~downto~0}~15216(2 ~STD_LOGIC_VECTOR{7~downto~0}~15216)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.MM2S_STARTADDR1_OFFSET_8(2 MM2S_STARTADDR1_OFFSET_8)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{2~downto~0}~15(2 ~STD_LOGIC_VECTOR{2~downto~0}~15)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.RSVD_BITS_31TO29(2 RSVD_BITS_31TO29)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{7~downto~0}~1514(2 ~STD_LOGIC_VECTOR{7~downto~0}~1514)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.RSVD_BITS_23TO16(2 RSVD_BITS_23TO16)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{7~downto~0}~15218(2 ~STD_LOGIC_VECTOR{7~downto~0}~15218)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.MM2S_STARTADDR2_OFFSET_8(2 MM2S_STARTADDR2_OFFSET_8)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{7~downto~0}~15220(2 ~STD_LOGIC_VECTOR{7~downto~0}~15220)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.MM2S_STARTADDR3_OFFSET_8(2 MM2S_STARTADDR3_OFFSET_8)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{7~downto~0}~15222(2 ~STD_LOGIC_VECTOR{7~downto~0}~15222)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.MM2S_STARTADDR4_OFFSET_8(2 MM2S_STARTADDR4_OFFSET_8)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{7~downto~0}~15224(2 ~STD_LOGIC_VECTOR{7~downto~0}~15224)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.MM2S_STARTADDR5_OFFSET_8(2 MM2S_STARTADDR5_OFFSET_8)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{7~downto~0}~15226(2 ~STD_LOGIC_VECTOR{7~downto~0}~15226)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.MM2S_STARTADDR6_OFFSET_8(2 MM2S_STARTADDR6_OFFSET_8)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{7~downto~0}~15228(2 ~STD_LOGIC_VECTOR{7~downto~0}~15228)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.MM2S_STARTADDR7_OFFSET_8(2 MM2S_STARTADDR7_OFFSET_8)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{7~downto~0}~15230(2 ~STD_LOGIC_VECTOR{7~downto~0}~15230)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.MM2S_STARTADDR8_OFFSET_8(2 MM2S_STARTADDR8_OFFSET_8)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{7~downto~0}~15232(2 ~STD_LOGIC_VECTOR{7~downto~0}~15232)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.MM2S_STARTADDR9_OFFSET_8(2 MM2S_STARTADDR9_OFFSET_8)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{7~downto~0}~15234(2 ~STD_LOGIC_VECTOR{7~downto~0}~15234)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.MM2S_STARTADDR10_OFFSET_8(2 MM2S_STARTADDR10_OFFSET_8)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{7~downto~0}~15236(2 ~STD_LOGIC_VECTOR{7~downto~0}~15236)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.MM2S_STARTADDR11_OFFSET_8(2 MM2S_STARTADDR11_OFFSET_8)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{7~downto~0}~15238(2 ~STD_LOGIC_VECTOR{7~downto~0}~15238)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.MM2S_STARTADDR12_OFFSET_8(2 MM2S_STARTADDR12_OFFSET_8)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{7~downto~0}~15240(2 ~STD_LOGIC_VECTOR{7~downto~0}~15240)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.MM2S_STARTADDR13_OFFSET_8(2 MM2S_STARTADDR13_OFFSET_8)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{7~downto~0}~15242(2 ~STD_LOGIC_VECTOR{7~downto~0}~15242)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.MM2S_STARTADDR14_OFFSET_8(2 MM2S_STARTADDR14_OFFSET_8)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{7~downto~0}~15244(2 ~STD_LOGIC_VECTOR{7~downto~0}~15244)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.MM2S_STARTADDR15_OFFSET_8(2 MM2S_STARTADDR15_OFFSET_8)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{7~downto~0}~15246(2 ~STD_LOGIC_VECTOR{7~downto~0}~15246)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.MM2S_STARTADDR16_OFFSET_8(2 MM2S_STARTADDR16_OFFSET_8)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{8~downto~0}~15114(2 ~STD_LOGIC_VECTOR{8~downto~0}~15114)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.MM2S_DMACR_OFFSET_90(2 MM2S_DMACR_OFFSET_90)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{8~downto~0}~15116(2 ~STD_LOGIC_VECTOR{8~downto~0}~15116)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.MM2S_DMASR_OFFSET_90(2 MM2S_DMASR_OFFSET_90)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{8~downto~0}~15(2 ~STD_LOGIC_VECTOR{8~downto~0}~15)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.MM2S_REG_INDEX_OFFSET_90(2 MM2S_REG_INDEX_OFFSET_90)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{8~downto~0}~15126(2 ~STD_LOGIC_VECTOR{8~downto~0}~15126)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.MM2S_FRAME_STORE_OFFSET_90(2 MM2S_FRAME_STORE_OFFSET_90)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{8~downto~0}~15128(2 ~STD_LOGIC_VECTOR{8~downto~0}~15128)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.MM2S_THRESHOLD_OFFSET_90(2 MM2S_THRESHOLD_OFFSET_90)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{8~downto~0}~15204(2 ~STD_LOGIC_VECTOR{8~downto~0}~15204)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.MM2S_VSIZE_OFFSET_90(2 MM2S_VSIZE_OFFSET_90)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{8~downto~0}~15206(2 ~STD_LOGIC_VECTOR{8~downto~0}~15206)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.MM2S_HSIZE_OFFSET_90(2 MM2S_HSIZE_OFFSET_90)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{8~downto~0}~15208(2 ~STD_LOGIC_VECTOR{8~downto~0}~15208)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.MM2S_DLYSTRD_OFFSET_90(2 MM2S_DLYSTRD_OFFSET_90)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{8~downto~0}~15156(2 ~STD_LOGIC_VECTOR{8~downto~0}~15156)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.MM2S_DMACR_OFFSET_91(2 MM2S_DMACR_OFFSET_91)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{8~downto~0}~15158(2 ~STD_LOGIC_VECTOR{8~downto~0}~15158)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.MM2S_DMASR_OFFSET_91(2 MM2S_DMASR_OFFSET_91)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{8~downto~0}~1518(2 ~STD_LOGIC_VECTOR{8~downto~0}~1518)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.MM2S_REG_INDEX_OFFSET_91(2 MM2S_REG_INDEX_OFFSET_91)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{8~downto~0}~15168(2 ~STD_LOGIC_VECTOR{8~downto~0}~15168)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.MM2S_FRAME_STORE_OFFSET_91(2 MM2S_FRAME_STORE_OFFSET_91)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{8~downto~0}~15170(2 ~STD_LOGIC_VECTOR{8~downto~0}~15170)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.MM2S_THRESHOLD_OFFSET_91(2 MM2S_THRESHOLD_OFFSET_91)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{8~downto~0}~15210(2 ~STD_LOGIC_VECTOR{8~downto~0}~15210)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.MM2S_VSIZE_OFFSET_91(2 MM2S_VSIZE_OFFSET_91)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{8~downto~0}~15212(2 ~STD_LOGIC_VECTOR{8~downto~0}~15212)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.MM2S_HSIZE_OFFSET_91(2 MM2S_HSIZE_OFFSET_91)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{8~downto~0}~15214(2 ~STD_LOGIC_VECTOR{8~downto~0}~15214)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.MM2S_DLYSTRD_OFFSET_91(2 MM2S_DLYSTRD_OFFSET_91)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{8~downto~0}~15248(2 ~STD_LOGIC_VECTOR{8~downto~0}~15248)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.MM2S_STARTADDR1_OFFSET_90(2 MM2S_STARTADDR1_OFFSET_90)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{8~downto~0}~15250(2 ~STD_LOGIC_VECTOR{8~downto~0}~15250)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.MM2S_STARTADDR2_OFFSET_90(2 MM2S_STARTADDR2_OFFSET_90)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{8~downto~0}~15252(2 ~STD_LOGIC_VECTOR{8~downto~0}~15252)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.MM2S_STARTADDR3_OFFSET_90(2 MM2S_STARTADDR3_OFFSET_90)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{8~downto~0}~15254(2 ~STD_LOGIC_VECTOR{8~downto~0}~15254)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.MM2S_STARTADDR4_OFFSET_90(2 MM2S_STARTADDR4_OFFSET_90)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{8~downto~0}~15256(2 ~STD_LOGIC_VECTOR{8~downto~0}~15256)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.MM2S_STARTADDR5_OFFSET_90(2 MM2S_STARTADDR5_OFFSET_90)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{8~downto~0}~15258(2 ~STD_LOGIC_VECTOR{8~downto~0}~15258)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.MM2S_STARTADDR6_OFFSET_90(2 MM2S_STARTADDR6_OFFSET_90)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{8~downto~0}~15260(2 ~STD_LOGIC_VECTOR{8~downto~0}~15260)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.MM2S_STARTADDR7_OFFSET_90(2 MM2S_STARTADDR7_OFFSET_90)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{8~downto~0}~15262(2 ~STD_LOGIC_VECTOR{8~downto~0}~15262)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.MM2S_STARTADDR8_OFFSET_90(2 MM2S_STARTADDR8_OFFSET_90)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{8~downto~0}~15264(2 ~STD_LOGIC_VECTOR{8~downto~0}~15264)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.MM2S_STARTADDR9_OFFSET_90(2 MM2S_STARTADDR9_OFFSET_90)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{8~downto~0}~15266(2 ~STD_LOGIC_VECTOR{8~downto~0}~15266)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.MM2S_STARTADDR10_OFFSET_90(2 MM2S_STARTADDR10_OFFSET_90)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{8~downto~0}~15268(2 ~STD_LOGIC_VECTOR{8~downto~0}~15268)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.MM2S_STARTADDR11_OFFSET_90(2 MM2S_STARTADDR11_OFFSET_90)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{8~downto~0}~15270(2 ~STD_LOGIC_VECTOR{8~downto~0}~15270)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.MM2S_STARTADDR12_OFFSET_90(2 MM2S_STARTADDR12_OFFSET_90)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{8~downto~0}~15272(2 ~STD_LOGIC_VECTOR{8~downto~0}~15272)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.MM2S_STARTADDR13_OFFSET_90(2 MM2S_STARTADDR13_OFFSET_90)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{8~downto~0}~15274(2 ~STD_LOGIC_VECTOR{8~downto~0}~15274)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.MM2S_STARTADDR14_OFFSET_90(2 MM2S_STARTADDR14_OFFSET_90)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{8~downto~0}~15276(2 ~STD_LOGIC_VECTOR{8~downto~0}~15276)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.MM2S_STARTADDR15_OFFSET_90(2 MM2S_STARTADDR15_OFFSET_90)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{8~downto~0}~15278(2 ~STD_LOGIC_VECTOR{8~downto~0}~15278)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.MM2S_STARTADDR16_OFFSET_90(2 MM2S_STARTADDR16_OFFSET_90)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{8~downto~0}~15456(2 ~STD_LOGIC_VECTOR{8~downto~0}~15456)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.MM2S_STARTADDR17_OFFSET_91(2 MM2S_STARTADDR17_OFFSET_91)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{8~downto~0}~15458(2 ~STD_LOGIC_VECTOR{8~downto~0}~15458)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.MM2S_STARTADDR18_OFFSET_91(2 MM2S_STARTADDR18_OFFSET_91)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{8~downto~0}~15460(2 ~STD_LOGIC_VECTOR{8~downto~0}~15460)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.MM2S_STARTADDR19_OFFSET_91(2 MM2S_STARTADDR19_OFFSET_91)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{8~downto~0}~15462(2 ~STD_LOGIC_VECTOR{8~downto~0}~15462)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.MM2S_STARTADDR20_OFFSET_91(2 MM2S_STARTADDR20_OFFSET_91)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{8~downto~0}~15464(2 ~STD_LOGIC_VECTOR{8~downto~0}~15464)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.MM2S_STARTADDR21_OFFSET_91(2 MM2S_STARTADDR21_OFFSET_91)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{8~downto~0}~15466(2 ~STD_LOGIC_VECTOR{8~downto~0}~15466)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.MM2S_STARTADDR22_OFFSET_91(2 MM2S_STARTADDR22_OFFSET_91)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{8~downto~0}~15468(2 ~STD_LOGIC_VECTOR{8~downto~0}~15468)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.MM2S_STARTADDR23_OFFSET_91(2 MM2S_STARTADDR23_OFFSET_91)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{8~downto~0}~15470(2 ~STD_LOGIC_VECTOR{8~downto~0}~15470)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.MM2S_STARTADDR24_OFFSET_91(2 MM2S_STARTADDR24_OFFSET_91)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{8~downto~0}~15472(2 ~STD_LOGIC_VECTOR{8~downto~0}~15472)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.MM2S_STARTADDR25_OFFSET_91(2 MM2S_STARTADDR25_OFFSET_91)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{8~downto~0}~15474(2 ~STD_LOGIC_VECTOR{8~downto~0}~15474)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.MM2S_STARTADDR26_OFFSET_91(2 MM2S_STARTADDR26_OFFSET_91)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{8~downto~0}~15476(2 ~STD_LOGIC_VECTOR{8~downto~0}~15476)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.MM2S_STARTADDR27_OFFSET_91(2 MM2S_STARTADDR27_OFFSET_91)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{8~downto~0}~15478(2 ~STD_LOGIC_VECTOR{8~downto~0}~15478)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.MM2S_STARTADDR28_OFFSET_91(2 MM2S_STARTADDR28_OFFSET_91)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{8~downto~0}~15480(2 ~STD_LOGIC_VECTOR{8~downto~0}~15480)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.MM2S_STARTADDR29_OFFSET_91(2 MM2S_STARTADDR29_OFFSET_91)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{8~downto~0}~15482(2 ~STD_LOGIC_VECTOR{8~downto~0}~15482)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.MM2S_STARTADDR30_OFFSET_91(2 MM2S_STARTADDR30_OFFSET_91)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{8~downto~0}~15484(2 ~STD_LOGIC_VECTOR{8~downto~0}~15484)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.MM2S_STARTADDR31_OFFSET_91(2 MM2S_STARTADDR31_OFFSET_91)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{8~downto~0}~15486(2 ~STD_LOGIC_VECTOR{8~downto~0}~15486)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.MM2S_STARTADDR32_OFFSET_91(2 MM2S_STARTADDR32_OFFSET_91)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{7~downto~0}~1522(2 ~STD_LOGIC_VECTOR{7~downto~0}~1522)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.MM2S_REG_INDEX_OFFSET_8(2 MM2S_REG_INDEX_OFFSET_8)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{7~downto~0}~1554(2 ~STD_LOGIC_VECTOR{7~downto~0}~1554)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.S2MM_DMACR_OFFSET_SG(2 S2MM_DMACR_OFFSET_SG)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{7~downto~0}~1556(2 ~STD_LOGIC_VECTOR{7~downto~0}~1556)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.S2MM_DMASR_OFFSET_SG(2 S2MM_DMASR_OFFSET_SG)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{7~downto~0}~1558(2 ~STD_LOGIC_VECTOR{7~downto~0}~1558)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.S2MM_CURDESC_LSB_OFFSET_SG(2 S2MM_CURDESC_LSB_OFFSET_SG)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{7~downto~0}~1562(2 ~STD_LOGIC_VECTOR{7~downto~0}~1562)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.S2MM_DMA_IRQ_MASK_SG(2 S2MM_DMA_IRQ_MASK_SG)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{7~downto~0}~1564(2 ~STD_LOGIC_VECTOR{7~downto~0}~1564)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.S2MM_TAILDESC_LSB_OFFSET_SG(2 S2MM_TAILDESC_LSB_OFFSET_SG)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{7~downto~0}~1566(2 ~STD_LOGIC_VECTOR{7~downto~0}~1566)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.S2MM_TAILDESC_MSB_OFFSET_SG(2 S2MM_TAILDESC_MSB_OFFSET_SG)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{7~downto~0}~1568(2 ~STD_LOGIC_VECTOR{7~downto~0}~1568)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.S2MM_FRAME_STORE_OFFSET_SG(2 S2MM_FRAME_STORE_OFFSET_SG)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{7~downto~0}~1570(2 ~STD_LOGIC_VECTOR{7~downto~0}~1570)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.S2MM_THRESHOLD_OFFSET_SG(2 S2MM_THRESHOLD_OFFSET_SG)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{7~downto~0}~15320(2 ~STD_LOGIC_VECTOR{7~downto~0}~15320)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.VFLIP_OFFSET_8(2 VFLIP_OFFSET_8)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{7~downto~0}~1596(2 ~STD_LOGIC_VECTOR{7~downto~0}~1596)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.S2MM_DMACR_OFFSET_8(2 S2MM_DMACR_OFFSET_8)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{7~downto~0}~1598(2 ~STD_LOGIC_VECTOR{7~downto~0}~1598)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.S2MM_DMASR_OFFSET_8(2 S2MM_DMASR_OFFSET_8)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{7~downto~0}~15104(2 ~STD_LOGIC_VECTOR{7~downto~0}~15104)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.S2MM_DMA_IRQ_MASK_8(2 S2MM_DMA_IRQ_MASK_8)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{7~downto~0}~15110(2 ~STD_LOGIC_VECTOR{7~downto~0}~15110)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.S2MM_FRAME_STORE_OFFSET_8(2 S2MM_FRAME_STORE_OFFSET_8)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{7~downto~0}~15112(2 ~STD_LOGIC_VECTOR{7~downto~0}~15112)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.S2MM_THRESHOLD_OFFSET_8(2 S2MM_THRESHOLD_OFFSET_8)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{7~downto~0}~15314(2 ~STD_LOGIC_VECTOR{7~downto~0}~15314)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.S2MM_VSIZE_OFFSET_8(2 S2MM_VSIZE_OFFSET_8)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{7~downto~0}~15316(2 ~STD_LOGIC_VECTOR{7~downto~0}~15316)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.S2MM_HSIZE_OFFSET_8(2 S2MM_HSIZE_OFFSET_8)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{7~downto~0}~15318(2 ~STD_LOGIC_VECTOR{7~downto~0}~15318)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.S2MM_DLYSTRD_OFFSET_8(2 S2MM_DLYSTRD_OFFSET_8)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{7~downto~0}~15338(2 ~STD_LOGIC_VECTOR{7~downto~0}~15338)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.S2MM_STARTADDR1_OFFSET_8(2 S2MM_STARTADDR1_OFFSET_8)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{7~downto~0}~15340(2 ~STD_LOGIC_VECTOR{7~downto~0}~15340)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.S2MM_STARTADDR2_OFFSET_8(2 S2MM_STARTADDR2_OFFSET_8)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{7~downto~0}~15342(2 ~STD_LOGIC_VECTOR{7~downto~0}~15342)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.S2MM_STARTADDR3_OFFSET_8(2 S2MM_STARTADDR3_OFFSET_8)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{7~downto~0}~15344(2 ~STD_LOGIC_VECTOR{7~downto~0}~15344)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.S2MM_STARTADDR4_OFFSET_8(2 S2MM_STARTADDR4_OFFSET_8)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{7~downto~0}~15346(2 ~STD_LOGIC_VECTOR{7~downto~0}~15346)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.S2MM_STARTADDR5_OFFSET_8(2 S2MM_STARTADDR5_OFFSET_8)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{7~downto~0}~15348(2 ~STD_LOGIC_VECTOR{7~downto~0}~15348)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.S2MM_STARTADDR6_OFFSET_8(2 S2MM_STARTADDR6_OFFSET_8)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{7~downto~0}~15350(2 ~STD_LOGIC_VECTOR{7~downto~0}~15350)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.S2MM_STARTADDR7_OFFSET_8(2 S2MM_STARTADDR7_OFFSET_8)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{7~downto~0}~15352(2 ~STD_LOGIC_VECTOR{7~downto~0}~15352)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.S2MM_STARTADDR8_OFFSET_8(2 S2MM_STARTADDR8_OFFSET_8)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{7~downto~0}~15354(2 ~STD_LOGIC_VECTOR{7~downto~0}~15354)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.S2MM_STARTADDR9_OFFSET_8(2 S2MM_STARTADDR9_OFFSET_8)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{7~downto~0}~15356(2 ~STD_LOGIC_VECTOR{7~downto~0}~15356)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.S2MM_STARTADDR10_OFFSET_8(2 S2MM_STARTADDR10_OFFSET_8)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{7~downto~0}~15358(2 ~STD_LOGIC_VECTOR{7~downto~0}~15358)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.S2MM_STARTADDR11_OFFSET_8(2 S2MM_STARTADDR11_OFFSET_8)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{7~downto~0}~15360(2 ~STD_LOGIC_VECTOR{7~downto~0}~15360)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.S2MM_STARTADDR12_OFFSET_8(2 S2MM_STARTADDR12_OFFSET_8)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{7~downto~0}~15362(2 ~STD_LOGIC_VECTOR{7~downto~0}~15362)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.S2MM_STARTADDR13_OFFSET_8(2 S2MM_STARTADDR13_OFFSET_8)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{7~downto~0}~15364(2 ~STD_LOGIC_VECTOR{7~downto~0}~15364)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.S2MM_STARTADDR14_OFFSET_8(2 S2MM_STARTADDR14_OFFSET_8)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{7~downto~0}~15366(2 ~STD_LOGIC_VECTOR{7~downto~0}~15366)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.S2MM_STARTADDR15_OFFSET_8(2 S2MM_STARTADDR15_OFFSET_8)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{7~downto~0}~15368(2 ~STD_LOGIC_VECTOR{7~downto~0}~15368)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.S2MM_STARTADDR16_OFFSET_8(2 S2MM_STARTADDR16_OFFSET_8)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{8~downto~0}~15138(2 ~STD_LOGIC_VECTOR{8~downto~0}~15138)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.S2MM_DMACR_OFFSET_90(2 S2MM_DMACR_OFFSET_90)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{8~downto~0}~15140(2 ~STD_LOGIC_VECTOR{8~downto~0}~15140)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.S2MM_DMASR_OFFSET_90(2 S2MM_DMASR_OFFSET_90)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{8~downto~0}~15146(2 ~STD_LOGIC_VECTOR{8~downto~0}~15146)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.S2MM_DMA_IRQ_MASK_OFFSET_90(2 S2MM_DMA_IRQ_MASK_OFFSET_90)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{8~downto~0}~1516(2 ~STD_LOGIC_VECTOR{8~downto~0}~1516)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.S2MM_REG_INDEX_OFFSET_90(2 S2MM_REG_INDEX_OFFSET_90)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{8~downto~0}~15152(2 ~STD_LOGIC_VECTOR{8~downto~0}~15152)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.S2MM_FRAME_STORE_OFFSET_90(2 S2MM_FRAME_STORE_OFFSET_90)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{8~downto~0}~15154(2 ~STD_LOGIC_VECTOR{8~downto~0}~15154)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.S2MM_THRESHOLD_OFFSET_90(2 S2MM_THRESHOLD_OFFSET_90)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{8~downto~0}~15322(2 ~STD_LOGIC_VECTOR{8~downto~0}~15322)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.S2MM_VSIZE_OFFSET_90(2 S2MM_VSIZE_OFFSET_90)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{8~downto~0}~15324(2 ~STD_LOGIC_VECTOR{8~downto~0}~15324)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.S2MM_HSIZE_OFFSET_90(2 S2MM_HSIZE_OFFSET_90)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{8~downto~0}~15328(2 ~STD_LOGIC_VECTOR{8~downto~0}~15328)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.VFLIP_OFFSET_90(2 VFLIP_OFFSET_90)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{8~downto~0}~15326(2 ~STD_LOGIC_VECTOR{8~downto~0}~15326)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.S2MM_DLYSTRD_OFFSET_90(2 S2MM_DLYSTRD_OFFSET_90)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{8~downto~0}~15180(2 ~STD_LOGIC_VECTOR{8~downto~0}~15180)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.S2MM_DMACR_OFFSET_91(2 S2MM_DMACR_OFFSET_91)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{8~downto~0}~15182(2 ~STD_LOGIC_VECTOR{8~downto~0}~15182)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.S2MM_DMASR_OFFSET_91(2 S2MM_DMASR_OFFSET_91)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{8~downto~0}~15188(2 ~STD_LOGIC_VECTOR{8~downto~0}~15188)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.S2MM_DMA_IRQ_MASK_OFFSET_91(2 S2MM_DMA_IRQ_MASK_OFFSET_91)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{8~downto~0}~1520(2 ~STD_LOGIC_VECTOR{8~downto~0}~1520)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.S2MM_REG_INDEX_OFFSET_91(2 S2MM_REG_INDEX_OFFSET_91)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{8~downto~0}~15194(2 ~STD_LOGIC_VECTOR{8~downto~0}~15194)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.S2MM_FRAME_STORE_OFFSET_91(2 S2MM_FRAME_STORE_OFFSET_91)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{8~downto~0}~15196(2 ~STD_LOGIC_VECTOR{8~downto~0}~15196)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.S2MM_THRESHOLD_OFFSET_91(2 S2MM_THRESHOLD_OFFSET_91)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{8~downto~0}~15330(2 ~STD_LOGIC_VECTOR{8~downto~0}~15330)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.S2MM_VSIZE_OFFSET_91(2 S2MM_VSIZE_OFFSET_91)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{8~downto~0}~15332(2 ~STD_LOGIC_VECTOR{8~downto~0}~15332)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.S2MM_HSIZE_OFFSET_91(2 S2MM_HSIZE_OFFSET_91)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{8~downto~0}~15336(2 ~STD_LOGIC_VECTOR{8~downto~0}~15336)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.VFLIP_OFFSET_91(2 VFLIP_OFFSET_91)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{8~downto~0}~15334(2 ~STD_LOGIC_VECTOR{8~downto~0}~15334)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.S2MM_DLYSTRD_OFFSET_91(2 S2MM_DLYSTRD_OFFSET_91)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{8~downto~0}~15370(2 ~STD_LOGIC_VECTOR{8~downto~0}~15370)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.S2MM_STARTADDR1_OFFSET_90(2 S2MM_STARTADDR1_OFFSET_90)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{8~downto~0}~15372(2 ~STD_LOGIC_VECTOR{8~downto~0}~15372)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.S2MM_STARTADDR2_OFFSET_90(2 S2MM_STARTADDR2_OFFSET_90)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{8~downto~0}~15374(2 ~STD_LOGIC_VECTOR{8~downto~0}~15374)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.S2MM_STARTADDR3_OFFSET_90(2 S2MM_STARTADDR3_OFFSET_90)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{8~downto~0}~15376(2 ~STD_LOGIC_VECTOR{8~downto~0}~15376)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.S2MM_STARTADDR4_OFFSET_90(2 S2MM_STARTADDR4_OFFSET_90)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{8~downto~0}~15378(2 ~STD_LOGIC_VECTOR{8~downto~0}~15378)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.S2MM_STARTADDR5_OFFSET_90(2 S2MM_STARTADDR5_OFFSET_90)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{8~downto~0}~15380(2 ~STD_LOGIC_VECTOR{8~downto~0}~15380)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.S2MM_STARTADDR6_OFFSET_90(2 S2MM_STARTADDR6_OFFSET_90)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{8~downto~0}~15382(2 ~STD_LOGIC_VECTOR{8~downto~0}~15382)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.S2MM_STARTADDR7_OFFSET_90(2 S2MM_STARTADDR7_OFFSET_90)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{8~downto~0}~15384(2 ~STD_LOGIC_VECTOR{8~downto~0}~15384)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.S2MM_STARTADDR8_OFFSET_90(2 S2MM_STARTADDR8_OFFSET_90)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{8~downto~0}~15386(2 ~STD_LOGIC_VECTOR{8~downto~0}~15386)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.S2MM_STARTADDR9_OFFSET_90(2 S2MM_STARTADDR9_OFFSET_90)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{8~downto~0}~15388(2 ~STD_LOGIC_VECTOR{8~downto~0}~15388)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.S2MM_STARTADDR10_OFFSET_90(2 S2MM_STARTADDR10_OFFSET_90)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{8~downto~0}~15390(2 ~STD_LOGIC_VECTOR{8~downto~0}~15390)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.S2MM_STARTADDR11_OFFSET_90(2 S2MM_STARTADDR11_OFFSET_90)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{8~downto~0}~15392(2 ~STD_LOGIC_VECTOR{8~downto~0}~15392)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.S2MM_STARTADDR12_OFFSET_90(2 S2MM_STARTADDR12_OFFSET_90)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{8~downto~0}~15394(2 ~STD_LOGIC_VECTOR{8~downto~0}~15394)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.S2MM_STARTADDR13_OFFSET_90(2 S2MM_STARTADDR13_OFFSET_90)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{8~downto~0}~15396(2 ~STD_LOGIC_VECTOR{8~downto~0}~15396)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.S2MM_STARTADDR14_OFFSET_90(2 S2MM_STARTADDR14_OFFSET_90)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{8~downto~0}~15398(2 ~STD_LOGIC_VECTOR{8~downto~0}~15398)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.S2MM_STARTADDR15_OFFSET_90(2 S2MM_STARTADDR15_OFFSET_90)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{8~downto~0}~15400(2 ~STD_LOGIC_VECTOR{8~downto~0}~15400)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.S2MM_STARTADDR16_OFFSET_90(2 S2MM_STARTADDR16_OFFSET_90)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{8~downto~0}~15496(2 ~STD_LOGIC_VECTOR{8~downto~0}~15496)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.S2MM_STARTADDR17_OFFSET_91(2 S2MM_STARTADDR17_OFFSET_91)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{8~downto~0}~15498(2 ~STD_LOGIC_VECTOR{8~downto~0}~15498)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.S2MM_STARTADDR18_OFFSET_91(2 S2MM_STARTADDR18_OFFSET_91)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{8~downto~0}~15500(2 ~STD_LOGIC_VECTOR{8~downto~0}~15500)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.S2MM_STARTADDR19_OFFSET_91(2 S2MM_STARTADDR19_OFFSET_91)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{8~downto~0}~15502(2 ~STD_LOGIC_VECTOR{8~downto~0}~15502)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.S2MM_STARTADDR20_OFFSET_91(2 S2MM_STARTADDR20_OFFSET_91)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{8~downto~0}~15504(2 ~STD_LOGIC_VECTOR{8~downto~0}~15504)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.S2MM_STARTADDR21_OFFSET_91(2 S2MM_STARTADDR21_OFFSET_91)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{8~downto~0}~15506(2 ~STD_LOGIC_VECTOR{8~downto~0}~15506)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.S2MM_STARTADDR22_OFFSET_91(2 S2MM_STARTADDR22_OFFSET_91)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{8~downto~0}~15508(2 ~STD_LOGIC_VECTOR{8~downto~0}~15508)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.S2MM_STARTADDR23_OFFSET_91(2 S2MM_STARTADDR23_OFFSET_91)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{8~downto~0}~15510(2 ~STD_LOGIC_VECTOR{8~downto~0}~15510)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.S2MM_STARTADDR24_OFFSET_91(2 S2MM_STARTADDR24_OFFSET_91)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{8~downto~0}~15512(2 ~STD_LOGIC_VECTOR{8~downto~0}~15512)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.S2MM_STARTADDR25_OFFSET_91(2 S2MM_STARTADDR25_OFFSET_91)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{8~downto~0}~15514(2 ~STD_LOGIC_VECTOR{8~downto~0}~15514)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.S2MM_STARTADDR26_OFFSET_91(2 S2MM_STARTADDR26_OFFSET_91)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{8~downto~0}~15516(2 ~STD_LOGIC_VECTOR{8~downto~0}~15516)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.S2MM_STARTADDR27_OFFSET_91(2 S2MM_STARTADDR27_OFFSET_91)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{8~downto~0}~15518(2 ~STD_LOGIC_VECTOR{8~downto~0}~15518)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.S2MM_STARTADDR28_OFFSET_91(2 S2MM_STARTADDR28_OFFSET_91)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{8~downto~0}~15520(2 ~STD_LOGIC_VECTOR{8~downto~0}~15520)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.S2MM_STARTADDR29_OFFSET_91(2 S2MM_STARTADDR29_OFFSET_91)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{8~downto~0}~15522(2 ~STD_LOGIC_VECTOR{8~downto~0}~15522)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.S2MM_STARTADDR30_OFFSET_91(2 S2MM_STARTADDR30_OFFSET_91)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{8~downto~0}~15524(2 ~STD_LOGIC_VECTOR{8~downto~0}~15524)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.S2MM_STARTADDR31_OFFSET_91(2 S2MM_STARTADDR31_OFFSET_91)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{8~downto~0}~15526(2 ~STD_LOGIC_VECTOR{8~downto~0}~15526)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.S2MM_STARTADDR32_OFFSET_91(2 S2MM_STARTADDR32_OFFSET_91)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{7~downto~0}~1524(2 ~STD_LOGIC_VECTOR{7~downto~0}~1524)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.S2MM_REG_INDEX_OFFSET_8(2 S2MM_REG_INDEX_OFFSET_8)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(axi_vdma_pkg))(ieee(NUMERIC_STD))(ieee(std_logic_misc))(unisim(VCOMPONENTS)))
	(_model . implementation 199 -1)
)
V 000055 55 34122         1580965287321 implementation
(_unit VHDL(axi_vdma_reg_module 0 38860(implementation 0 39072))
	(_version vde)
	(_time 1580965287322 2020.02.05 23:01:27)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_vdma_v6_3/hdl/axi_vdma_v6_3_rfs.vhd\))
	(_parameters tan)
	(_code e3ecb6b1e8b4bef6b5e6b0e5f7b9e6e5e2e6b5e4e1e5e6)
	(_ent
		(_time 1580965287315)
	)
	(_generate GEN_DESC_ADDR_EQL32 0 39196(_if 62)
		(_object
			(_prcs
				(line__39198(_arch 8 0 39198(_assignment(_trgt(48))(_sens(65)))))
				(line__39199(_arch 9 0 39199(_assignment(_trgt(49))(_sens(67)))))
			)
		)
	)
	(_generate GEN_DESC_ADDR_EQL64 0 39203(_if 63)
		(_object
			(_prcs
				(line__39205(_arch 10 0 39205(_assignment(_trgt(48))(_sens(65)(66)))))
				(line__39206(_arch 11 0 39206(_assignment(_trgt(49))(_sens(67)(69)))))
			)
		)
	)
	(_inst I_DMA_REGISTER 0 39217(_ent . axi_vdma_register)
		(_gen
			((C_NUM_REGISTERS)(_code 64))
			((C_NUM_FSTORES)(_code 65))
			((C_NUM_FSTORES_64)(_code 66))
			((C_CHANNEL_IS_MM2S)(_code 67))
			((C_LINEBUFFER_THRESH)(_code 68))
			((C_ENABLE_DEBUG_ALL)(_code 69))
			((C_ENABLE_DEBUG_INFO_0)(_code 70))
			((C_ENABLE_DEBUG_INFO_1)(_code 71))
			((C_ENABLE_DEBUG_INFO_2)(_code 72))
			((C_ENABLE_DEBUG_INFO_3)(_code 73))
			((C_ENABLE_DEBUG_INFO_4)(_code 74))
			((C_ENABLE_DEBUG_INFO_5)(_code 75))
			((C_ENABLE_DEBUG_INFO_6)(_code 76))
			((C_ENABLE_DEBUG_INFO_7)(_code 77))
			((C_ENABLE_DEBUG_INFO_8)(_code 78))
			((C_ENABLE_DEBUG_INFO_9)(_code 79))
			((C_ENABLE_DEBUG_INFO_10)(_code 80))
			((C_ENABLE_DEBUG_INFO_11)(_code 81))
			((C_ENABLE_DEBUG_INFO_12)(_code 82))
			((C_ENABLE_DEBUG_INFO_13)(_code 83))
			((C_ENABLE_DEBUG_INFO_14)(_code 84))
			((C_ENABLE_DEBUG_INFO_15)(_code 85))
			((C_INTERNAL_GENLOCK_ENABLE)(_code 86))
			((C_INCLUDE_SG)(_code 87))
			((C_GENLOCK_MODE)(_code 88))
			((C_ENABLE_FLUSH_ON_FSYNC)(_code 89))
			((C_S_AXI_LITE_DATA_WIDTH)(_code 90))
			((C_M_AXI_SG_ADDR_WIDTH)(_code 91))
		)
		(_port
			((prmry_aclk)(prmry_aclk))
			((prmry_resetn)(prmry_resetn))
			((axi2ip_wrce)(axi2ip_wrce(_range 92)))
			((axi2ip_wrdata)(axi2ip_wrdata))
			((stop_dma)(stop))
			((halted_clr)(halted_clr))
			((halted_set)(halted_set))
			((idle_set)(idle_set))
			((idle_clr)(idle_clr))
			((ioc_irq_set)(ioc_irq_set))
			((dly_irq_set)(dly_irq_set))
			((frame_sync)(frame_sync))
			((fsync_mask)(fsync_mask))
			((irqdelay_status)(irqdelay_status))
			((irqthresh_status)(irqthresh_status))
			((irqdelay_wren)(irqdelay_wren))
			((irqthresh_wren)(irqthresh_wren_i))
			((dlyirq_dsble)(dlyirq_dsble))
			((fsize_mismatch_err)(fsize_mismatch_err))
			((lsize_mismatch_err)(lsize_mismatch_err))
			((lsize_more_mismatch_err)(lsize_more_mismatch_err))
			((s2mm_fsize_more_or_sof_late)(s2mm_fsize_more_or_sof_late))
			((dma_interr_set_minus_frame_errors)(dma_interr_set_minus_frame_errors))
			((dma_interr_set)(dma_interr_set))
			((dma_slverr_set)(dma_slverr_set))
			((dma_decerr_set)(dma_decerr_set))
			((ftch_slverr_set)(ftch_slverr_set))
			((ftch_decerr_set)(ftch_decerr_set))
			((ftch_err_addr)(ftch_err_addr))
			((frmstr_err_addr)(frmstr_err_addr))
			((soft_reset_clr)(soft_reset_clr))
			((update_curdesc)(new_curdesc_wren))
			((new_curdesc)(new_curdesc))
			((update_frmstore)(update_frmstore))
			((new_frmstr)(new_frmstr))
			((frm_store)(frm_store))
			((tailpntr_updated)(tailpntr_updated))
			((dma_irq_mask)(dma_irq_mask_i))
			((reg_index)(reg_index_i))
			((dmacr)(dmacr_i))
			((dmasr)(dmasr_i))
			((curdesc_lsb)(curdesc_lsb_i))
			((curdesc_msb)(curdesc_msb_i))
			((taildesc_lsb)(taildesc_lsb_i))
			((taildesc_msb)(taildesc_msb_i))
			((num_frame_store_regmux)(num_frame_store_regmux_i))
			((num_frame_store)(num_frame_store_i))
			((linebuf_threshold)(linebuf_threshold_i))
			((introut)(ip2axi_introut))
		)
	)
	(_generate VFLIP_FOR_S2MM 0 39354(_if 93)
		(_object
			(_prcs
				(VER_FLIP_REG(_arch 21 0 39358(_prcs(_trgt(77))(_sens(0)(77)(1)(2(59))(3(0)))(_dssslsensitivity 1))))
			)
		)
	)
	(_generate GEN_SG_MODE 0 39382(_if 94)
		(_generate GEN_ZERO_STRT 0 39391(_for 66 )
			(_object
				(_cnst(_int i 66 0 39391(_arch)))
				(_prcs
					(line__39393(_arch 26 0 39393(_assignment(_trgt(114(_object 45))))))
				)
			)
		)
		(_object
			(_type(_int ~INTEGER~range~0~to~C_NUM_FSTORES-1~13 0 39391(_scalar (_to i 0 c 95))))
			(_prcs
				(line__39384(_arch 22 0 39384(_assignment(_trgt(78)))))
				(line__39385(_arch 23 0 39385(_assignment(_trgt(79)))))
				(line__39386(_arch 24 0 39386(_assignment(_trgt(80)))))
				(line__39387(_arch 25 0 39387(_assignment(_trgt(81)))))
				(line__39397(_arch 27 0 39397(_assignment(_trgt(82)))))
				(line__39398(_arch 28 0 39398(_assignment(_trgt(83)))))
				(line__39399(_arch 29 0 39399(_assignment(_trgt(84)))))
				(line__39400(_arch 30 0 39400(_assignment(_trgt(85)))))
				(line__39401(_arch 31 0 39401(_assignment(_trgt(86)))))
				(line__39402(_arch 32 0 39402(_assignment(_trgt(87)))))
				(line__39403(_arch 33 0 39403(_assignment(_trgt(88)))))
				(line__39404(_arch 34 0 39404(_assignment(_trgt(89)))))
				(line__39405(_arch 35 0 39405(_assignment(_trgt(90)))))
				(line__39406(_arch 36 0 39406(_assignment(_trgt(91)))))
				(line__39407(_arch 37 0 39407(_assignment(_trgt(92)))))
				(line__39408(_arch 38 0 39408(_assignment(_trgt(93)))))
				(line__39409(_arch 39 0 39409(_assignment(_trgt(94)))))
				(line__39410(_arch 40 0 39410(_assignment(_trgt(95)))))
				(line__39411(_arch 41 0 39411(_assignment(_trgt(96)))))
				(line__39412(_arch 42 0 39412(_assignment(_trgt(97)))))
				(line__39413(_arch 43 0 39413(_assignment(_trgt(98)))))
				(line__39414(_arch 44 0 39414(_assignment(_trgt(99)))))
				(line__39415(_arch 45 0 39415(_assignment(_trgt(100)))))
				(line__39416(_arch 46 0 39416(_assignment(_trgt(101)))))
				(line__39417(_arch 47 0 39417(_assignment(_trgt(102)))))
				(line__39418(_arch 48 0 39418(_assignment(_trgt(103)))))
				(line__39419(_arch 49 0 39419(_assignment(_trgt(104)))))
				(line__39420(_arch 50 0 39420(_assignment(_trgt(105)))))
				(line__39421(_arch 51 0 39421(_assignment(_trgt(106)))))
				(line__39422(_arch 52 0 39422(_assignment(_trgt(107)))))
				(line__39423(_arch 53 0 39423(_assignment(_trgt(108)))))
				(line__39424(_arch 54 0 39424(_assignment(_trgt(109)))))
				(line__39425(_arch 55 0 39425(_assignment(_trgt(110)))))
				(line__39426(_arch 56 0 39426(_assignment(_trgt(111)))))
				(line__39427(_arch 57 0 39427(_assignment(_trgt(112)))))
				(line__39428(_arch 58 0 39428(_assignment(_trgt(113)))))
				(line__39429(_arch 59 0 39429(_assignment(_alias((regdir_idle)(_string \"1"\)))(_trgt(52)))))
				(line__39430(_arch 60 0 39430(_assignment(_alias((regdir_wrack)(_string \"0"\)))(_trgt(76)))))
				(line__39431(_arch 61 0 39431(_assignment(_alias((prmtr_updt_complete)(_string \"0"\)))(_trgt(53)))))
			)
		)
	)
	(_generate GEN_REG_DIRECT_MODE 0 39436(_if 96)
		(_inst REGDIRECT_I 0 39438(_ent . axi_vdma_regdirect)
			(_gen
				((C_NUM_REGISTERS)(_code 97))
				((C_NUM_FSTORES)(_code 98))
				((C_NUM_FSTORES_64)(_code 99))
				((C_GENLOCK_MODE)(_code 100))
				((C_DYNAMIC_RESOLUTION)(_code 101))
				((C_S_AXI_LITE_DATA_WIDTH)(_code 102))
				((C_M_AXI_ADDR_WIDTH)(_code 103))
			)
			(_port
				((prmry_aclk)(prmry_aclk))
				((prmry_resetn)(prmry_resetn))
				((axi2ip_wrce)(axi2ip_wrce(_range 104)))
				((axi2ip_wrdata)(axi2ip_wrdata))
				((run_stop)(dmacr_i(0)))
				((dmasr_halt)(dmasr_i(0)))
				((stop)(stop))
				((reg_index)(reg_index_i))
				((prmtr_updt_complete)(prmtr_updt_complete))
				((regdir_idle)(regdir_idle))
				((reg_module_vsize)(reg_module_vsize_i))
				((reg_module_hsize)(reg_module_hsize_i))
				((reg_module_strid)(reg_module_stride_i))
				((reg_module_frmdly)(reg_module_frmdly_i))
				((reg_module_strt_addr)(reg_module_strt_addr_i))
				((reg_module_start_address1)(reg_module_start_address1_i))
				((reg_module_start_address2)(reg_module_start_address2_i))
				((reg_module_start_address3)(reg_module_start_address3_i))
				((reg_module_start_address4)(reg_module_start_address4_i))
				((reg_module_start_address5)(reg_module_start_address5_i))
				((reg_module_start_address6)(reg_module_start_address6_i))
				((reg_module_start_address7)(reg_module_start_address7_i))
				((reg_module_start_address8)(reg_module_start_address8_i))
				((reg_module_start_address9)(reg_module_start_address9_i))
				((reg_module_start_address10)(reg_module_start_address10_i))
				((reg_module_start_address11)(reg_module_start_address11_i))
				((reg_module_start_address12)(reg_module_start_address12_i))
				((reg_module_start_address13)(reg_module_start_address13_i))
				((reg_module_start_address14)(reg_module_start_address14_i))
				((reg_module_start_address15)(reg_module_start_address15_i))
				((reg_module_start_address16)(reg_module_start_address16_i))
				((reg_module_start_address17)(reg_module_start_address17_i))
				((reg_module_start_address18)(reg_module_start_address18_i))
				((reg_module_start_address19)(reg_module_start_address19_i))
				((reg_module_start_address20)(reg_module_start_address20_i))
				((reg_module_start_address21)(reg_module_start_address21_i))
				((reg_module_start_address22)(reg_module_start_address22_i))
				((reg_module_start_address23)(reg_module_start_address23_i))
				((reg_module_start_address24)(reg_module_start_address24_i))
				((reg_module_start_address25)(reg_module_start_address25_i))
				((reg_module_start_address26)(reg_module_start_address26_i))
				((reg_module_start_address27)(reg_module_start_address27_i))
				((reg_module_start_address28)(reg_module_start_address28_i))
				((reg_module_start_address29)(reg_module_start_address29_i))
				((reg_module_start_address30)(reg_module_start_address30_i))
				((reg_module_start_address31)(reg_module_start_address31_i))
				((reg_module_start_address32)(reg_module_start_address32_i))
			)
		)
	)
	(_inst LITE_READ_MUX_I 0 39514(_ent . axi_vdma_reg_mux)
		(_gen
			((C_TOTAL_NUM_REGISTER)(_code 105))
			((C_INCLUDE_SG)(_code 106))
			((C_CHANNEL_IS_MM2S)(_code 107))
			((C_NUM_FSTORES)(_code 108))
			((C_NUM_FSTORES_64)(_code 109))
			((C_ENABLE_VIDPRMTR_READS)(_code 110))
			((C_S_AXI_LITE_ADDR_WIDTH)(_code 111))
			((C_S_AXI_LITE_DATA_WIDTH)(_code 112))
			((C_M_AXI_SG_ADDR_WIDTH)(_code 113))
			((C_M_AXI_ADDR_WIDTH)(_code 114))
		)
		(_port
			((axi2ip_rdaddr)(axi2ip_rdaddr))
			((axi2ip_rden)(axi2ip_rden))
			((ip2axi_rddata)(ip2axi_rddata))
			((ip2axi_rddata_valid)(ip2axi_rddata_valid))
			((reg_index)(reg_index_i))
			((dmacr)(dmacr_i))
			((dmasr)(dmasr_i))
			((dma_irq_mask)(dma_irq_mask_i))
			((curdesc_lsb)(curdesc_lsb_i))
			((curdesc_msb)(curdesc_msb_i))
			((taildesc_lsb)(taildesc_lsb_i))
			((taildesc_msb)(taildesc_msb_i))
			((num_frame_store)(num_frame_store_regmux_i))
			((linebuf_threshold)(linebuf_threshold_i))
			((reg_vflip_regmux)(vflip_i))
			((reg_module_vsize)(reg_module_vsize_i))
			((reg_module_hsize)(reg_module_hsize_i))
			((reg_module_stride)(reg_module_stride_i))
			((reg_module_frmdly)(reg_module_frmdly_i))
			((reg_module_start_address1)(reg_module_start_address1_i))
			((reg_module_start_address2)(reg_module_start_address2_i))
			((reg_module_start_address3)(reg_module_start_address3_i))
			((reg_module_start_address4)(reg_module_start_address4_i))
			((reg_module_start_address5)(reg_module_start_address5_i))
			((reg_module_start_address6)(reg_module_start_address6_i))
			((reg_module_start_address7)(reg_module_start_address7_i))
			((reg_module_start_address8)(reg_module_start_address8_i))
			((reg_module_start_address9)(reg_module_start_address9_i))
			((reg_module_start_address10)(reg_module_start_address10_i))
			((reg_module_start_address11)(reg_module_start_address11_i))
			((reg_module_start_address12)(reg_module_start_address12_i))
			((reg_module_start_address13)(reg_module_start_address13_i))
			((reg_module_start_address14)(reg_module_start_address14_i))
			((reg_module_start_address15)(reg_module_start_address15_i))
			((reg_module_start_address16)(reg_module_start_address16_i))
			((reg_module_start_address17)(reg_module_start_address17_i))
			((reg_module_start_address18)(reg_module_start_address18_i))
			((reg_module_start_address19)(reg_module_start_address19_i))
			((reg_module_start_address20)(reg_module_start_address20_i))
			((reg_module_start_address21)(reg_module_start_address21_i))
			((reg_module_start_address22)(reg_module_start_address22_i))
			((reg_module_start_address23)(reg_module_start_address23_i))
			((reg_module_start_address24)(reg_module_start_address24_i))
			((reg_module_start_address25)(reg_module_start_address25_i))
			((reg_module_start_address26)(reg_module_start_address26_i))
			((reg_module_start_address27)(reg_module_start_address27_i))
			((reg_module_start_address28)(reg_module_start_address28_i))
			((reg_module_start_address29)(reg_module_start_address29_i))
			((reg_module_start_address30)(reg_module_start_address30_i))
			((reg_module_start_address31)(reg_module_start_address31_i))
			((reg_module_start_address32)(reg_module_start_address32_i))
		)
	)
	(_object
		(_gen(_int C_TOTAL_NUM_REGISTER -1 0 38862 \8\ (_ent gms((i 8)))))
		(_type(_int ~INTEGER~range~0~to~1~12 0 38866(_scalar (_to i 0 i 1))))
		(_gen(_int C_INCLUDE_SG 0 0 38866 \1\ (_ent gms((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~121 0 38871(_scalar (_to i 0 i 1))))
		(_gen(_int C_CHANNEL_IS_MM2S 1 0 38871 \1\ (_ent gms((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~122 0 38876(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_FLUSH_ON_FSYNC 2 0 38876 \0\ (_ent((i 0)))))
		(_type(_int ~INTEGER~range~0~to~1~123 0 38881(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_VIDPRMTR_READS 3 0 38881 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~124 0 38887(_scalar (_to i 0 i 1))))
		(_gen(_int C_INTERNAL_GENLOCK_ENABLE 4 0 38887 \0\ (_ent((i 0)))))
		(_type(_int ~INTEGER~range~0~to~1~125 0 38890(_scalar (_to i 0 i 1))))
		(_gen(_int C_DYNAMIC_RESOLUTION 5 0 38890 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~126 0 38899(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_DEBUG_ALL 6 0 38899 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~127 0 38901(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_DEBUG_INFO_0 7 0 38901 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~128 0 38903(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_DEBUG_INFO_1 8 0 38903 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~129 0 38905(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_DEBUG_INFO_2 9 0 38905 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~1210 0 38907(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_DEBUG_INFO_3 10 0 38907 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~1211 0 38909(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_DEBUG_INFO_4 11 0 38909 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~1212 0 38911(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_DEBUG_INFO_5 12 0 38911 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~1213 0 38913(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_DEBUG_INFO_6 13 0 38913 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~1214 0 38915(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_DEBUG_INFO_7 14 0 38915 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~1215 0 38917(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_DEBUG_INFO_8 15 0 38917 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~1216 0 38919(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_DEBUG_INFO_9 16 0 38919 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~1217 0 38921(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_DEBUG_INFO_10 17 0 38921 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~1218 0 38923(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_DEBUG_INFO_11 18 0 38923 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~1219 0 38925(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_DEBUG_INFO_12 19 0 38925 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~1220 0 38927(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_DEBUG_INFO_13 20 0 38927 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~1221 0 38929(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_DEBUG_INFO_14 21 0 38929 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~1222 0 38931(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_DEBUG_INFO_15 22 0 38931 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~1223 0 38934(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_VERT_FLIP 23 0 38934 \0\ (_ent((i 0)))))
		(_type(_int ~INTEGER~range~1~to~32~12 0 38936(_scalar (_to i 1 i 32))))
		(_gen(_int C_NUM_FSTORES 24 0 38936 \3\ (_ent gms((i 3)))))
		(_type(_int ~INTEGER~range~1~to~32~1224 0 38938(_scalar (_to i 1 i 32))))
		(_gen(_int C_NUM_FSTORES_64 25 0 38938 \3\ (_ent((i 3)))))
		(_type(_int ~INTEGER~range~1~to~65536~12 0 38941(_scalar (_to i 1 i 65536))))
		(_gen(_int C_LINEBUFFER_THRESH 26 0 38941 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~3~12 0 38944(_scalar (_to i 0 i 3))))
		(_gen(_int C_GENLOCK_MODE 27 0 38944 \0\ (_ent((i 0)))))
		(_type(_int ~INTEGER~range~9~to~9~12 0 38949(_scalar (_to i 9 i 9))))
		(_gen(_int C_S_AXI_LITE_ADDR_WIDTH 28 0 38949 \9\ (_ent gms((i 9)))))
		(_type(_int ~INTEGER~range~32~to~32~12 0 38952(_scalar (_to i 32 i 32))))
		(_gen(_int C_S_AXI_LITE_DATA_WIDTH 29 0 38952 \32\ (_ent gms((i 32)))))
		(_type(_int ~INTEGER~range~32~to~64~12 0 38955(_scalar (_to i 32 i 64))))
		(_gen(_int C_M_AXI_SG_ADDR_WIDTH 30 0 38955 \32\ (_ent gms((i 32)))))
		(_type(_int ~INTEGER~range~32~to~32~1225 0 38958(_scalar (_to i 32 i 32))))
		(_gen(_int C_M_AXI_ADDR_WIDTH 31 0 38958 \32\ (_ent gms((i 32)))))
		(_port(_int prmry_aclk -2 0 38965(_ent(_in)(_event))))
		(_port(_int prmry_resetn -2 0 38966(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_TOTAL_NUM_REGISTER-1~downto~0}~12 0 38969(_array -2((_dto c 115 i 0)))))
		(_port(_int axi2ip_wrce 32 0 38969(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_LITE_DATA_WIDTH-1~downto~0}~12 0 38971(_array -2((_dto c 116 i 0)))))
		(_port(_int axi2ip_wrdata 33 0 38971(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_LITE_ADDR_WIDTH-1~downto~0}~12 0 38973(_array -2((_dto c 117 i 0)))))
		(_port(_int axi2ip_rdaddr 34 0 38973(_ent(_in))))
		(_port(_int axi2ip_rden -2 0 38975(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_LITE_DATA_WIDTH-1~downto~0}~1227 0 38976(_array -2((_dto c 118 i 0)))))
		(_port(_int ip2axi_rddata 35 0 38976(_ent(_out))))
		(_port(_int ip2axi_rddata_valid -2 0 38978(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{FRAME_NUMBER_WIDTH-1~downto~0}~12 0 38979(_array -2((_dto i 4 i 0)))))
		(_port(_int ip2axi_frame_ptr_ref 36 0 38979(_ent(_out))))
		(_port(_int ip2axi_frame_store 36 0 38981(_ent(_out))))
		(_port(_int ip2axi_introut -2 0 38983(_ent(_out))))
		(_port(_int soft_reset -2 0 38986(_ent(_out))))
		(_port(_int soft_reset_clr -2 0 38987(_ent(_in))))
		(_port(_int stop -2 0 38990(_ent(_in))))
		(_port(_int halted_clr -2 0 38991(_ent(_in))))
		(_port(_int halted_set -2 0 38992(_ent(_in))))
		(_port(_int idle_set -2 0 38993(_ent(_in))))
		(_port(_int idle_clr -2 0 38994(_ent(_in))))
		(_port(_int dma_interr_set -2 0 38995(_ent(_in))))
		(_port(_int dma_interr_set_minus_frame_errors -2 0 38996(_ent(_in))))
		(_port(_int dma_slverr_set -2 0 38997(_ent(_in))))
		(_port(_int dma_decerr_set -2 0 38998(_ent(_in))))
		(_port(_int fsize_mismatch_err -2 0 39000(_ent(_in))))
		(_port(_int lsize_mismatch_err -2 0 39001(_ent(_in))))
		(_port(_int lsize_more_mismatch_err -2 0 39002(_ent(_in))))
		(_port(_int s2mm_fsize_more_or_sof_late -2 0 39003(_ent(_in))))
		(_port(_int ioc_irq_set -2 0 39005(_ent(_in))))
		(_port(_int dly_irq_set -2 0 39006(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 39007(_array -2((_dto i 7 i 0)))))
		(_port(_int irqdelay_status 37 0 39007(_ent(_in))))
		(_port(_int irqthresh_status 37 0 39008(_ent(_in))))
		(_port(_int frame_sync -2 0 39009(_ent(_in))))
		(_port(_int fsync_mask -2 0 39010(_ent(_in))))
		(_port(_int ftch_slverr_set -2 0 39012(_ent(_in))))
		(_port(_int ftch_decerr_set -2 0 39013(_ent(_in))))
		(_port(_int new_curdesc_wren -2 0 39014(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_SG_ADDR_WIDTH-1~downto~0}~12 0 39015(_array -2((_dto c 119 i 0)))))
		(_port(_int new_curdesc 38 0 39015(_ent(_in))))
		(_port(_int update_frmstore -2 0 39017(_ent(_in))))
		(_port(_int new_frmstr 36 0 39018(_ent(_in))))
		(_port(_int tstvect_fsync -2 0 39020(_ent(_in))))
		(_port(_int valid_frame_sync -2 0 39021(_ent(_in))))
		(_port(_int irqthresh_rstdsbl -2 0 39022(_ent(_out))))
		(_port(_int dlyirq_dsble -2 0 39023(_ent(_out))))
		(_port(_int irqthresh_wren -2 0 39024(_ent(_out))))
		(_port(_int irqdelay_wren -2 0 39025(_ent(_out))))
		(_port(_int tailpntr_updated -2 0 39026(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_LITE_DATA_WIDTH-1~downto~0}~1229 0 39028(_array -2((_dto c 120 i 0)))))
		(_port(_int reg_index 39 0 39028(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_LITE_DATA_WIDTH-1~downto~0}~1231 0 39032(_array -2((_dto c 121 i 0)))))
		(_port(_int dmacr 40 0 39032(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_LITE_DATA_WIDTH-1~downto~0}~1233 0 39034(_array -2((_dto c 122 i 0)))))
		(_port(_int dmasr 41 0 39034(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_SG_ADDR_WIDTH-1~downto~0}~1235 0 39036(_array -2((_dto c 123 i 0)))))
		(_port(_int curdesc 42 0 39036(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_SG_ADDR_WIDTH-1~downto~0}~1237 0 39038(_array -2((_dto c 124 i 0)))))
		(_port(_int taildesc 43 0 39038(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NUM_FRM_STORE_WIDTH-1~downto~0}~12 0 39040(_array -2((_dto i 5 i 0)))))
		(_port(_int num_frame_store 44 0 39040(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{THRESH_MSB_BIT~downto~0}~12 0 39042(_array -2((_dto i 16 i 0)))))
		(_port(_int linebuf_threshold 45 0 39042(_ent(_out))))
		(_port(_int regdir_idle -2 0 39045(_ent(_out))))
		(_port(_int prmtr_updt_complete -2 0 39046(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{VSIZE_DWIDTH-1~downto~0}~12 0 39047(_array -2((_dto i 12 i 0)))))
		(_port(_int reg_module_vsize 46 0 39047(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{HSIZE_DWIDTH-1~downto~0}~12 0 39049(_array -2((_dto i 15 i 0)))))
		(_port(_int reg_module_hsize 47 0 39049(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{STRIDE_DWIDTH-1~downto~0}~12 0 39051(_array -2((_dto i 15 i 0)))))
		(_port(_int reg_module_stride 48 0 39051(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{FRMDLY_DWIDTH-1~downto~0}~12 0 39053(_array -2((_dto i 4 i 0)))))
		(_port(_int reg_module_frmdly 49 0 39053(_ent(_out))))
		(_type(_int ~STARTADDR_ARRAY_TYPE{0~to~C_NUM_FSTORES-1}~12 0 39055(_array -3((_to i 0 c 125)))))
		(_port(_int reg_module_strt_addr 50 0 39055(_ent(_out))))
		(_port(_int vflip -2 0 39057(_ent(_out))))
		(_port(_int frmstr_err_addr 36 0 39060(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_SG_ADDR_WIDTH-1~downto~0}~1239 0 39062(_array -2((_dto c 126 i 0)))))
		(_port(_int ftch_err_addr 51 0 39062(_ent(_in))))
		(_cnst(_int VSIZE_PAD_WIDTH -1 0 39086(_arch gms(_code 127))))
		(_type(_int ~STD_LOGIC_VECTOR{VSIZE_PAD_WIDTH-1~downto~0}~13 0 39087(_array -2((_dto c 128 i 0)))))
		(_cnst(_int VSIZE_PAD 52 0 39087(_arch((_others(i 2))))))
		(_cnst(_int HSIZE_PAD_WIDTH -1 0 39088(_arch gms(_code 129))))
		(_type(_int ~STD_LOGIC_VECTOR{HSIZE_PAD_WIDTH-1~downto~0}~13 0 39089(_array -2((_dto c 130 i 0)))))
		(_cnst(_int HSIZE_PAD 53 0 39089(_arch((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_LITE_DATA_WIDTH-1~downto~FRMSTORE_MSB_BIT+1}~13 0 39091(_array -2((_dto c 131 i 6)))))
		(_cnst(_int FRMSTORE_ZERO_PAD 54 0 39091(_arch((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_LITE_DATA_WIDTH-1~downto~THRESH_MSB_BIT+1}~13 0 39094(_array -2((_dto c 132 i 17)))))
		(_cnst(_int THRESH_ZERO_PAD 55 0 39094(_arch((_others(i 2))))))
		(_cnst(_int DMACR_INDEX -1 0 39099(_arch gms(_code 133))))
		(_cnst(_int THRESHOLD_INDEX -1 0 39100(_arch gms(_code 134))))
		(_cnst(_int STARTADDR16_INDEX -1 0 39101(_arch gms(_code 135))))
		(_cnst(_int VSIZE_INDEX -1 0 39103(_arch gms(_code 136))))
		(_cnst(_int PARKPTR_FRMPTR_MSB_BIT -1 0 39106(_arch gms(_code 137))))
		(_cnst(_int PARKPTR_FRMPTR_LSB_BIT -1 0 39107(_arch gms(_code 138))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_LITE_DATA_WIDTH-1~downto~0}~13 0 39115(_array -2((_dto c 139 i 0)))))
		(_sig(_int dmacr_i 56 0 39115(_arch(_uni((_others(i 2)))))))
		(_sig(_int dmasr_i 56 0 39116(_arch(_uni((_others(i 2)))))))
		(_sig(_int dma_irq_mask_i 56 0 39117(_arch(_uni((_others(i 2)))))))
		(_sig(_int curdesc_lsb_i 56 0 39118(_arch(_uni((_others(i 2)))))))
		(_sig(_int curdesc_msb_i 56 0 39119(_arch(_uni((_others(i 2)))))))
		(_sig(_int taildesc_lsb_i 56 0 39120(_arch(_uni((_others(i 2)))))))
		(_sig(_int reg_index_i 56 0 39121(_arch(_uni((_others(i 2)))))))
		(_sig(_int taildesc_msb_i 56 0 39122(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{FRMSTORE_MSB_BIT~downto~0}~13 0 39123(_array -2((_dto i 5 i 0)))))
		(_sig(_int num_frame_store_i 57 0 39123(_arch(_uni((_others(i 2)))))))
		(_sig(_int num_frame_store_regmux_i 57 0 39124(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{THRESH_MSB_BIT~downto~0}~13 0 39125(_array -2((_dto i 16 i 0)))))
		(_sig(_int linebuf_threshold_i 58 0 39125(_arch(_uni((_others(i 2)))))))
		(_sig(_int irqthresh_wren_i -2 0 39126(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{FRAME_NUMBER_WIDTH-1~downto~0}~13 0 39127(_array -2((_dto i 4 i 0)))))
		(_sig(_int frm_store 59 0 39127(_arch(_uni((_others(i 2)))))))
		(_sig(_int ptr_ref_i 59 0 39128(_arch(_uni((_others(i 2)))))))
		(_sig(_int regdir_wrack -2 0 39130(_arch(_uni((i 2))))))
		(_sig(_int vflip_i -2 0 39131(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{VSIZE_DWIDTH-1~downto~0}~13 0 39136(_array -2((_dto i 12 i 0)))))
		(_sig(_int reg_module_vsize_i 60 0 39136(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{HSIZE_DWIDTH-1~downto~0}~13 0 39137(_array -2((_dto i 15 i 0)))))
		(_sig(_int reg_module_hsize_i 61 0 39137(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{STRIDE_DWIDTH-1~downto~0}~13 0 39138(_array -2((_dto i 15 i 0)))))
		(_sig(_int reg_module_stride_i 62 0 39138(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{FRMDLY_DWIDTH-1~downto~0}~13 0 39139(_array -2((_dto i 4 i 0)))))
		(_sig(_int reg_module_frmdly_i 63 0 39139(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_ADDR_WIDTH-1~downto~0}~13 0 39140(_array -2((_dto c 140 i 0)))))
		(_sig(_int reg_module_start_address1_i 64 0 39140(_arch(_uni((_others(i 2)))))))
		(_sig(_int reg_module_start_address2_i 64 0 39141(_arch(_uni((_others(i 2)))))))
		(_sig(_int reg_module_start_address3_i 64 0 39142(_arch(_uni((_others(i 2)))))))
		(_sig(_int reg_module_start_address4_i 64 0 39143(_arch(_uni((_others(i 2)))))))
		(_sig(_int reg_module_start_address5_i 64 0 39144(_arch(_uni((_others(i 2)))))))
		(_sig(_int reg_module_start_address6_i 64 0 39145(_arch(_uni((_others(i 2)))))))
		(_sig(_int reg_module_start_address7_i 64 0 39146(_arch(_uni((_others(i 2)))))))
		(_sig(_int reg_module_start_address8_i 64 0 39147(_arch(_uni((_others(i 2)))))))
		(_sig(_int reg_module_start_address9_i 64 0 39148(_arch(_uni((_others(i 2)))))))
		(_sig(_int reg_module_start_address10_i 64 0 39149(_arch(_uni((_others(i 2)))))))
		(_sig(_int reg_module_start_address11_i 64 0 39150(_arch(_uni((_others(i 2)))))))
		(_sig(_int reg_module_start_address12_i 64 0 39151(_arch(_uni((_others(i 2)))))))
		(_sig(_int reg_module_start_address13_i 64 0 39152(_arch(_uni((_others(i 2)))))))
		(_sig(_int reg_module_start_address14_i 64 0 39153(_arch(_uni((_others(i 2)))))))
		(_sig(_int reg_module_start_address15_i 64 0 39154(_arch(_uni((_others(i 2)))))))
		(_sig(_int reg_module_start_address16_i 64 0 39155(_arch(_uni((_others(i 2)))))))
		(_sig(_int reg_module_start_address17_i 64 0 39156(_arch(_uni((_others(i 2)))))))
		(_sig(_int reg_module_start_address18_i 64 0 39157(_arch(_uni((_others(i 2)))))))
		(_sig(_int reg_module_start_address19_i 64 0 39158(_arch(_uni((_others(i 2)))))))
		(_sig(_int reg_module_start_address20_i 64 0 39159(_arch(_uni((_others(i 2)))))))
		(_sig(_int reg_module_start_address21_i 64 0 39160(_arch(_uni((_others(i 2)))))))
		(_sig(_int reg_module_start_address22_i 64 0 39161(_arch(_uni((_others(i 2)))))))
		(_sig(_int reg_module_start_address23_i 64 0 39162(_arch(_uni((_others(i 2)))))))
		(_sig(_int reg_module_start_address24_i 64 0 39163(_arch(_uni((_others(i 2)))))))
		(_sig(_int reg_module_start_address25_i 64 0 39164(_arch(_uni((_others(i 2)))))))
		(_sig(_int reg_module_start_address26_i 64 0 39165(_arch(_uni((_others(i 2)))))))
		(_sig(_int reg_module_start_address27_i 64 0 39166(_arch(_uni((_others(i 2)))))))
		(_sig(_int reg_module_start_address28_i 64 0 39167(_arch(_uni((_others(i 2)))))))
		(_sig(_int reg_module_start_address29_i 64 0 39168(_arch(_uni((_others(i 2)))))))
		(_sig(_int reg_module_start_address30_i 64 0 39169(_arch(_uni((_others(i 2)))))))
		(_sig(_int reg_module_start_address31_i 64 0 39170(_arch(_uni((_others(i 2)))))))
		(_sig(_int reg_module_start_address32_i 64 0 39171(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STARTADDR_ARRAY_TYPE{0~to~C_NUM_FSTORES-1}~13 0 39173(_array -3((_to i 0 c 141)))))
		(_sig(_int reg_module_strt_addr_i 65 0 39173(_arch(_uni))))
		(_prcs
			(line__39185(_arch 0 0 39185(_assignment(_trgt(45))(_sens(68)))))
			(line__39186(_arch 1 0 39186(_assignment(_trgt(46))(_sens(62)))))
			(line__39187(_arch 2 0 39187(_assignment(_trgt(47))(_sens(63)))))
			(line__39188(_arch 3 0 39188(_assignment(_alias((num_frame_store)(num_frame_store_i)))(_trgt(50))(_sens(70)))))
			(line__39189(_arch 4 0 39189(_assignment(_alias((linebuf_threshold)(linebuf_threshold_i)))(_trgt(51))(_sens(72)))))
			(line__39190(_arch 5 0 39190(_assignment(_alias((ip2axi_frame_ptr_ref)(ptr_ref_i)))(_trgt(8))(_sens(75)))))
			(line__39191(_arch 6 0 39191(_assignment(_alias((ip2axi_frame_store)(frm_store)))(_trgt(9))(_sens(74)))))
			(line__39192(_arch 7 0 39192(_assignment(_alias((vflip)(vflip_i)))(_simpleassign BUF)(_trgt(59))(_sens(77)))))
			(line__39210(_arch 12 0 39210(_assignment(_alias((reg_module_vsize)(reg_module_vsize_i)))(_trgt(54))(_sens(78)))))
			(line__39211(_arch 13 0 39211(_assignment(_alias((reg_module_hsize)(reg_module_hsize_i)))(_trgt(55))(_sens(79)))))
			(line__39212(_arch 14 0 39212(_assignment(_alias((reg_module_stride)(reg_module_stride_i)))(_trgt(56))(_sens(80)))))
			(line__39213(_arch 15 0 39213(_assignment(_alias((reg_module_frmdly)(reg_module_frmdly_i)))(_trgt(57))(_sens(81)))))
			(line__39214(_arch 16 0 39214(_assignment(_trgt(58))(_sens(114)))))
			(line__39324(_arch 17 0 39324(_assignment(_trgt(42))(_sens(73)(38)(39)))))
			(line__39327(_arch 18 0 39327(_assignment(_alias((irqthresh_rstdsbl)(dmacr_i(13))))(_simpleassign "not")(_trgt(40))(_sens(62(13))))))
			(line__39330(_arch 19 0 39330(_assignment(_alias((soft_reset)(dmacr_i(2))))(_simpleassign BUF)(_trgt(11))(_sens(62(2))))))
			(PARK_REF_REG(_arch 20 0 39334(_prcs(_trgt(75))(_sens(0)(75)(1)(2(10))(3(_range 142)))(_dssslsensitivity 1)(_read(3(_range 143))))))
		)
		(_subprogram
			(_ext convert_base_index(2 15))
			(_ext convert_regdir_index(2 16))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.FRAME_NUMBER_WIDTH(2 FRAME_NUMBER_WIDTH)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.NUM_FRM_STORE_WIDTH(2 NUM_FRM_STORE_WIDTH)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.THRESH_MSB_BIT(2 THRESH_MSB_BIT)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.VSIZE_DWIDTH(2 VSIZE_DWIDTH)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.HSIZE_DWIDTH(2 HSIZE_DWIDTH)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.STRIDE_DWIDTH(2 STRIDE_DWIDTH)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.FRMDLY_DWIDTH(2 FRMDLY_DWIDTH)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{BITS_PER_REG-1~downto~0}~15(2 ~STD_LOGIC_VECTOR{BITS_PER_REG-1~downto~0}~15)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.FRMSTORE_MSB_BIT(2 FRMSTORE_MSB_BIT)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.MM2S_DMACR_INDEX(2 MM2S_DMACR_INDEX)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.MM2S_THRESHOLD_INDEX(2 MM2S_THRESHOLD_INDEX)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.MM2S_STARTADDR16_INDEX(2 MM2S_STARTADDR16_INDEX)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.MM2S_VSIZE_INDEX(2 MM2S_VSIZE_INDEX)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.PARKPTR_FRMPTR_S2MM_MSB_BIT(2 PARKPTR_FRMPTR_S2MM_MSB_BIT)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.PARKPTR_FRMPTR_S2MM_LSB_BIT(2 PARKPTR_FRMPTR_S2MM_LSB_BIT)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.DMACR_DLY_IRQEN_BIT(2 DMACR_DLY_IRQEN_BIT)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.DMACR_RESET_BIT(2 DMACR_RESET_BIT)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.VDMA_PARKPTR_INDEX(2 VDMA_PARKPTR_INDEX)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.VERTICAL_FLIP_INDEX(2 VERTICAL_FLIP_INDEX)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.BITS_PER_REG(2 BITS_PER_REG)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_part (62(13))(62(2))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(axi_vdma_pkg))(ieee(NUMERIC_STD))(ieee(std_logic_misc))(unisim(VCOMPONENTS)))
	(_static
		(33686018 2)
		(33686018 33686018 33686018 2)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . implementation 144 -1)
)
V 000055 55 24350         1580965287335 implementation
(_unit VHDL(axi_vdma_reg_if 0 39729(implementation 0 39918))
	(_version vde)
	(_time 1580965287336 2020.02.05 23:01:27)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_vdma_v6_3/hdl/axi_vdma_v6_3_rfs.vhd\))
	(_parameters tan)
	(_code f2fda7a3f8a5afe7a4f7fdfce6a8f7f4f3f7a4f5f0f4f7)
	(_ent
		(_time 1580965287332)
	)
	(_generate GEN_AXI_LITE_IF 0 40016(_if 62)
		(_inst AXI_LITE_IF_I 0 40018(_ent . axi_vdma_lite_if)
			(_gen
				((C_MM2S_IS)(_code 63))
				((C_S2MM_IS)(_code 64))
				((C_PRMRY_IS_ACLK_ASYNC)(_code 65))
				((C_NUM_CE)(_code 66))
				((C_S_AXI_LITE_ADDR_WIDTH)(_code 67))
				((C_S_AXI_LITE_DATA_WIDTH)(_code 68))
			)
			(_port
				((s_axi_lite_aclk)(s_axi_lite_aclk))
				((s_axi_lite_aresetn)(s_axi_lite_reset_n))
				((m_axi_mm2s_aclk)(m_axi_mm2s_aclk))
				((mm2s_hrd_resetn)(mm2s_hrd_resetn))
				((m_axi_s2mm_aclk)(m_axi_s2mm_aclk))
				((s2mm_hrd_resetn)(s2mm_hrd_resetn))
				((s_axi_lite_awvalid)(s_axi_lite_awvalid))
				((s_axi_lite_awready)(s_axi_lite_awready))
				((s_axi_lite_awaddr)(s_axi_lite_awaddr))
				((s_axi_lite_wvalid)(s_axi_lite_wvalid))
				((s_axi_lite_wready)(s_axi_lite_wready))
				((s_axi_lite_wdata)(s_axi_lite_wdata))
				((s_axi_lite_bresp)(s_axi_lite_bresp))
				((s_axi_lite_bvalid)(s_axi_lite_bvalid))
				((s_axi_lite_bready)(s_axi_lite_bready))
				((s_axi_lite_arvalid)(s_axi_lite_arvalid))
				((s_axi_lite_arready)(s_axi_lite_arready))
				((s_axi_lite_araddr)(s_axi_lite_araddr))
				((s_axi_lite_rvalid)(s_axi_lite_rvalid))
				((s_axi_lite_rready)(s_axi_lite_rready))
				((s_axi_lite_rdata)(s_axi_lite_rdata))
				((s_axi_lite_rresp)(s_axi_lite_rresp))
				((axi2ip_lite_rdaddr)(sig_axi2ip_lite_rdaddr))
				((mm2s_axi2ip_wrdata)(mm2s_axi2ip_wrdata))
				((mm2s_axi2ip_wrce)(mm2s_axi2ip_wrce))
				((mm2s_ip2axi_rddata)(mm2s_ip2axi_rddata))
				((mm2s_axi2ip_rdaddr)(mm2s_axi2ip_rdaddr))
				((s2mm_axi2ip_wrdata)(s2mm_axi2ip_wrdata))
				((s2mm_axi2ip_wrce)(s2mm_axi2ip_wrce))
				((s2mm_ip2axi_rddata)(s2mm_ip2axi_rddata))
				((s2mm_axi2ip_rdaddr)(s2mm_axi2ip_rdaddr))
				((axi2ip_common_region_1_rden)(sig_axi2ip_common_region_1_rden))
				((axi2ip_common_region_2_rden)(sig_axi2ip_common_region_2_rden))
				((ip2axi_rddata_common_region)(ip2axi_rddata_common_region))
			)
		)
	)
	(_generate GEN_NO_AXI_LITE_IF 0 40081(_if 69)
		(_object
			(_prcs
				(line__40083(_arch 3 0 40083(_assignment(_alias((s_axi_lite_awready)(_string \"0"\)))(_trgt(3)))))
				(line__40084(_arch 4 0 40084(_assignment(_alias((s_axi_lite_wready)(_string \"0"\)))(_trgt(6)))))
				(line__40085(_arch 5 0 40085(_assignment(_trgt(8)))))
				(line__40086(_arch 6 0 40086(_assignment(_alias((s_axi_lite_bvalid)(_string \"0"\)))(_trgt(9)))))
				(line__40087(_arch 7 0 40087(_assignment(_alias((s_axi_lite_arready)(_string \"0"\)))(_trgt(12)))))
				(line__40088(_arch 8 0 40088(_assignment(_alias((s_axi_lite_rvalid)(_string \"0"\)))(_trgt(14)))))
				(line__40089(_arch 9 0 40089(_assignment(_trgt(16)))))
				(line__40090(_arch 10 0 40090(_assignment(_trgt(17)))))
			)
		)
	)
	(_generate GEN_MM2S_LITE_CROSSINGS 0 40097(_if 70)
		(_generate GEN_MM2S_CROSSINGS_SYNC 0 40100(_if 71)
			(_object
				(_prcs
					(line__40103(_arch 11 0 40103(_assignment(_alias((mm2s_frame_ptr_ref)(mm2s_ip2axi_frame_ptr_ref)))(_trgt(51))(_sens(24)))))
					(line__40104(_arch 12 0 40104(_assignment(_alias((mm2s_frame_store)(mm2s_ip2axi_frame_store)))(_trgt(52))(_sens(25)))))
					(line__40105(_arch 13 0 40105(_assignment(_alias((mm2s_chnl_current_frame_i)(mm2s_chnl_current_frame)))(_trgt(53))(_sens(38)))))
					(line__40106(_arch 14 0 40106(_assignment(_alias((mm2s_genlock_pair_frame_i)(mm2s_genlock_pair_frame)))(_trgt(54))(_sens(39)))))
					(line__40107(_arch 15 0 40107(_assignment(_alias((mm2s_introut)(mm2s_ip2axi_introut)))(_simpleassign BUF)(_trgt(42))(_sens(26)))))
				)
			)
		)
		(_generate GEN_MM2S_CROSSINGS_ASYNC 0 40112(_if 72)
			(_inst MM2S_INTRPT_CROSSING_I 0 40136(_ent lib_cdc_v1_0_2 cdc_sync)
				(_gen
					((C_CDC_TYPE)(_code 73))
					((C_RESET_STATE)(_code 74))
					((C_SINGLE_BIT)(_code 75))
					((C_FLOP_INPUT)(_code 76))
					((C_VECTOR_WIDTH)(_code 77))
					((C_MTBF_STAGES)(_code 78))
				)
				(_port
					((prmry_aclk)(m_axi_mm2s_aclk))
					((prmry_resetn)(mm2s_hrd_resetn))
					((prmry_in)(mm2s_ip2axi_introut))
					((prmry_vect_in)(_code 79))
					((prmry_ack)(_open))
					((scndry_aclk)(s_axi_lite_aclk))
					((scndry_resetn)(s_axi_lite_reset_n))
					((scndry_out)(mm2s_introut))
					((scndry_vect_out)(_open))
				)
			)
			(_object
				(_prcs
					(line__40115(_arch 16 0 40115(_assignment(_alias((mm2s_frame_ptr_ref)(mm2s_ip2axi_frame_ptr_ref_cdc_tig)))(_trgt(51))(_sens(63)))))
					(line__40116(_arch 17 0 40116(_assignment(_alias((mm2s_frame_store)(mm2s_ip2axi_frame_store_cdc_tig)))(_trgt(52))(_sens(64)))))
					(line__40117(_arch 18 0 40117(_assignment(_alias((mm2s_chnl_current_frame_i)(mm2s_chnl_current_frame_cdc_tig)))(_trgt(53))(_sens(65)))))
					(line__40118(_arch 19 0 40118(_assignment(_alias((mm2s_genlock_pair_frame_i)(mm2s_genlock_pair_frame_cdc_tig)))(_trgt(54))(_sens(66)))))
					(GEN_LITE_MM2S_MISC_CROSSING(_arch 20 0 40121(_prcs(_trgt(63)(64)(65)(66))(_sens(0)(24)(25)(38)(39))(_dssslsensitivity 1))))
				)
			)
		)
	)
	(_generate GEN_NO_MM2S_CROSSINGS 0 40171(_if 80)
		(_object
			(_prcs
				(line__40173(_arch 21 0 40173(_assignment(_alias((mm2s_introut)(_string \"0"\)))(_trgt(42)))))
				(line__40174(_arch 22 0 40174(_assignment(_trgt(51)))))
				(line__40175(_arch 23 0 40175(_assignment(_trgt(52)))))
				(line__40176(_arch 24 0 40176(_assignment(_trgt(53)))))
				(line__40177(_arch 25 0 40177(_assignment(_trgt(54)))))
			)
		)
	)
	(_generate GEN_S2MM_LITE_CROSSINGS 0 40185(_if 81)
		(_generate GEN_S2MM_CROSSINGS_SYNC 0 40188(_if 82)
			(_object
				(_prcs
					(line__40190(_arch 26 0 40190(_assignment(_alias((s2mm_frame_ptr_ref)(s2mm_ip2axi_frame_ptr_ref)))(_trgt(55))(_sens(33)))))
					(line__40191(_arch 27 0 40191(_assignment(_alias((s2mm_frame_store)(s2mm_ip2axi_frame_store)))(_trgt(56))(_sens(34)))))
					(line__40192(_arch 28 0 40192(_assignment(_alias((s2mm_chnl_current_frame_i)(s2mm_chnl_current_frame)))(_trgt(57))(_sens(40)))))
					(line__40193(_arch 29 0 40193(_assignment(_alias((s2mm_genlock_pair_frame_i)(s2mm_genlock_pair_frame)))(_trgt(58))(_sens(41)))))
					(line__40194(_arch 30 0 40194(_assignment(_alias((s2mm_introut)(s2mm_ip2axi_introut)))(_simpleassign BUF)(_trgt(43))(_sens(35)))))
					(line__40195(_arch 31 0 40195(_assignment(_alias((s2mm_hsize_at_lsize_less_err(d_15_0))(s2mm_capture_hsize_at_uf_err(d_15_0))))(_trgt(49(d_15_0)))(_sens(37(d_15_0))))))
					(line__40196(_arch 32 0 40196(_assignment(_alias((s2mm_vsize_at_fsize_less_err(d_12_0))(s2mm_capture_dm_done_vsize_counter(d_12_0))))(_trgt(50(d_12_0)))(_sens(36(d_12_0))))))
				)
			)
		)
		(_generate GEN_S2MM_CROSSINGS_ASYNC 0 40200(_if 83)
			(_inst S2MM_INTRPT_CROSSING_I 0 40229(_ent lib_cdc_v1_0_2 cdc_sync)
				(_gen
					((C_CDC_TYPE)(_code 84))
					((C_RESET_STATE)(_code 85))
					((C_SINGLE_BIT)(_code 86))
					((C_FLOP_INPUT)(_code 87))
					((C_VECTOR_WIDTH)(_code 88))
					((C_MTBF_STAGES)(_code 89))
				)
				(_port
					((prmry_aclk)(m_axi_s2mm_aclk))
					((prmry_resetn)(s2mm_hrd_resetn))
					((prmry_in)(s2mm_ip2axi_introut))
					((prmry_vect_in)(_code 90))
					((prmry_ack)(_open))
					((scndry_aclk)(s_axi_lite_aclk))
					((scndry_resetn)(s_axi_lite_reset_n))
					((scndry_out)(s2mm_introut))
					((scndry_vect_out)(_open))
				)
			)
			(_object
				(_prcs
					(line__40202(_arch 33 0 40202(_assignment(_alias((s2mm_frame_ptr_ref)(s2mm_ip2axi_frame_ptr_ref_cdc_tig)))(_trgt(55))(_sens(67)))))
					(line__40203(_arch 34 0 40203(_assignment(_alias((s2mm_frame_store)(s2mm_ip2axi_frame_store_cdc_tig)))(_trgt(56))(_sens(68)))))
					(line__40204(_arch 35 0 40204(_assignment(_alias((s2mm_chnl_current_frame_i)(s2mm_chnl_current_frame_cdc_tig)))(_trgt(57))(_sens(69)))))
					(line__40205(_arch 36 0 40205(_assignment(_alias((s2mm_genlock_pair_frame_i)(s2mm_genlock_pair_frame_cdc_tig)))(_trgt(58))(_sens(70)))))
					(line__40206(_arch 37 0 40206(_assignment(_alias((s2mm_hsize_at_lsize_less_err(d_15_0))(s2mm_capture_hsize_at_uf_err_cdc_tig(d_15_0))))(_trgt(49(d_15_0)))(_sens(71(d_15_0))))))
					(line__40207(_arch 38 0 40207(_assignment(_alias((s2mm_vsize_at_fsize_less_err(d_12_0))(s2mm_capture_dm_done_vsize_counter_cdc_tig(d_12_0))))(_trgt(50(d_12_0)))(_sens(72(d_12_0))))))
					(GEN_LITE_S2MM_MISC_CROSSING(_arch 39 0 40210(_prcs(_trgt(67)(68)(69)(70)(71(d_15_0))(72(d_12_0)))(_sens(0)(33)(34)(36(d_12_0))(37(d_15_0))(40)(41))(_dssslsensitivity 1))))
				)
			)
		)
	)
	(_generate GEN_NO_S2MM_CROSSINGS 0 40263(_if 91)
		(_object
			(_prcs
				(line__40266(_arch 40 0 40266(_assignment(_alias((s2mm_introut)(_string \"0"\)))(_trgt(43)))))
				(line__40267(_arch 41 0 40267(_assignment(_trgt(55)))))
				(line__40268(_arch 42 0 40268(_assignment(_trgt(56)))))
				(line__40269(_arch 43 0 40269(_assignment(_trgt(57)))))
				(line__40270(_arch 44 0 40270(_assignment(_trgt(58)))))
				(line__40271(_arch 45 0 40271(_assignment(_trgt(49(d_15_0))))))
				(line__40272(_arch 46 0 40272(_assignment(_trgt(50(d_12_0))))))
			)
		)
	)
	(_generate GEN_COMMON_REGION_READ_MUX_STS_REG 0 40321(_if 92)
		(_object
			(_prcs
				(COMMON_REGION_READ_MUX(_arch 60 0 40326(_prcs(_simple)(_trgt(44))(_sens(46)(47)(48)(49)(50)(61)))))
			)
		)
	)
	(_generate GEN_COMMON_REGION_READ_MUX_NO_STS_REG 0 40351(_if 93)
		(_object
			(_prcs
				(COMMON_REGION_READ_MUX(_arch 61 0 40356(_prcs(_simple)(_trgt(44))(_sens(46)(47)(61)))))
			)
		)
	)
	(_object
		(_type(_int ~INTEGER~range~0~to~1~12 0 39731(_scalar (_to i 0 i 1))))
		(_gen(_int C_INCLUDE_MM2S 0 0 39731 \1\ (_ent gms((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~121 0 39736(_scalar (_to i 0 i 1))))
		(_gen(_int C_INCLUDE_S2MM 1 0 39736 \1\ (_ent gms((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~122 0 39740(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_DEBUG_ALL 2 0 39740 \1\ (_ent gms((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~123 0 39742(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_DEBUG_INFO_0 3 0 39742 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~124 0 39744(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_DEBUG_INFO_1 4 0 39744 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~125 0 39746(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_DEBUG_INFO_2 5 0 39746 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~126 0 39748(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_DEBUG_INFO_3 6 0 39748 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~127 0 39750(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_DEBUG_INFO_4 7 0 39750 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~128 0 39752(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_DEBUG_INFO_5 8 0 39752 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~129 0 39754(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_DEBUG_INFO_6 9 0 39754 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~1210 0 39756(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_DEBUG_INFO_7 10 0 39756 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~1211 0 39758(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_DEBUG_INFO_8 11 0 39758 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~1212 0 39760(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_DEBUG_INFO_9 12 0 39760 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~1213 0 39762(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_DEBUG_INFO_10 13 0 39762 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~1214 0 39764(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_DEBUG_INFO_11 14 0 39764 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~1215 0 39766(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_DEBUG_INFO_12 15 0 39766 \1\ (_ent gms((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~1216 0 39768(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_DEBUG_INFO_13 16 0 39768 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~1217 0 39770(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_DEBUG_INFO_14 17 0 39770 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~1218 0 39772(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_DEBUG_INFO_15 18 0 39772 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~1219 0 39780(_scalar (_to i 0 i 1))))
		(_gen(_int C_INCLUDE_SG 19 0 39780 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~1220 0 39785(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_VIDPRMTR_READS 20 0 39785 \1\ (_ent((i 1)))))
		(_gen(_int C_TOTAL_NUM_REGISTER -1 0 39791 \8\ (_ent gms((i 8)))))
		(_type(_int ~INTEGER~range~0~to~1~1221 0 39794(_scalar (_to i 0 i 1))))
		(_gen(_int C_PRMRY_IS_ACLK_ASYNC 21 0 39794 \0\ (_ent gms((i 0)))))
		(_type(_int ~INTEGER~range~9~to~9~12 0 39799(_scalar (_to i 9 i 9))))
		(_gen(_int C_S_AXI_LITE_ADDR_WIDTH 22 0 39799 \9\ (_ent gms((i 9)))))
		(_type(_int ~INTEGER~range~32~to~32~12 0 39802(_scalar (_to i 32 i 32))))
		(_gen(_int C_S_AXI_LITE_DATA_WIDTH 23 0 39802 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 39805(_array -2((_dto i 3 i 0)))))
		(_gen(_int C_VERSION_MAJOR 24 0 39805(_ent(_string \"0001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 39808(_array -2((_dto i 7 i 0)))))
		(_gen(_int C_VERSION_MINOR 25 0 39808(_ent(_string \"00000000"\))))
		(_gen(_int C_VERSION_REVISION 24 0 39811(_ent(_string \"1010"\))))
		(_type(_int ~STRING~12 0 39814(_array -3((_uto i 1 i 2147483647)))))
		(_gen(_int C_REVISION_NUMBER 26 0 39814(_ent(_string \"Build Number: 0000"\))))
		(_port(_int s_axi_lite_aclk -2 0 39821(_ent(_in)(_event))))
		(_port(_int s_axi_lite_reset_n -2 0 39822(_ent(_in))))
		(_port(_int s_axi_lite_awvalid -2 0 39825(_ent(_in))))
		(_port(_int s_axi_lite_awready -2 0 39826(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_LITE_ADDR_WIDTH-1~downto~0}~12 0 39827(_array -2((_dto c 94 i 0)))))
		(_port(_int s_axi_lite_awaddr 27 0 39827(_ent(_in))))
		(_port(_int s_axi_lite_wvalid -2 0 39831(_ent(_in))))
		(_port(_int s_axi_lite_wready -2 0 39832(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_LITE_DATA_WIDTH-1~downto~0}~12 0 39833(_array -2((_dto c 95 i 0)))))
		(_port(_int s_axi_lite_wdata 28 0 39833(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 39837(_array -2((_dto i 1 i 0)))))
		(_port(_int s_axi_lite_bresp 29 0 39837(_ent(_out))))
		(_port(_int s_axi_lite_bvalid -2 0 39838(_ent(_out))))
		(_port(_int s_axi_lite_bready -2 0 39839(_ent(_in))))
		(_port(_int s_axi_lite_arvalid -2 0 39842(_ent(_in))))
		(_port(_int s_axi_lite_arready -2 0 39843(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_LITE_ADDR_WIDTH-1~downto~0}~1223 0 39844(_array -2((_dto c 96 i 0)))))
		(_port(_int s_axi_lite_araddr 30 0 39844(_ent(_in))))
		(_port(_int s_axi_lite_rvalid -2 0 39846(_ent(_out))))
		(_port(_int s_axi_lite_rready -2 0 39847(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_LITE_DATA_WIDTH-1~downto~0}~1225 0 39848(_array -2((_dto c 97 i 0)))))
		(_port(_int s_axi_lite_rdata 31 0 39848(_ent(_out))))
		(_port(_int s_axi_lite_rresp 29 0 39850(_ent(_out))))
		(_port(_int m_axi_mm2s_aclk -2 0 39854(_ent(_in))))
		(_port(_int mm2s_hrd_resetn -2 0 39855(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_TOTAL_NUM_REGISTER-1~downto~0}~12 0 39856(_array -2((_dto c 98 i 0)))))
		(_port(_int mm2s_axi2ip_wrce 32 0 39856(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_LITE_DATA_WIDTH-1~downto~0}~1227 0 39858(_array -2((_dto c 99 i 0)))))
		(_port(_int mm2s_axi2ip_wrdata 33 0 39858(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_LITE_ADDR_WIDTH-1~downto~0}~1229 0 39860(_array -2((_dto c 100 i 0)))))
		(_port(_int mm2s_axi2ip_rdaddr 34 0 39860(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_LITE_DATA_WIDTH-1~downto~0}~1231 0 39862(_array -2((_dto c 101 i 0)))))
		(_port(_int mm2s_ip2axi_rddata 35 0 39862(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{FRAME_NUMBER_WIDTH-1~downto~0}~12 0 39864(_array -2((_dto i 4 i 0)))))
		(_port(_int mm2s_ip2axi_frame_ptr_ref 36 0 39864(_ent(_in))))
		(_port(_int mm2s_ip2axi_frame_store 36 0 39866(_ent(_in))))
		(_port(_int mm2s_ip2axi_introut -2 0 39868(_ent(_in))))
		(_port(_int m_axi_s2mm_aclk -2 0 39873(_ent(_in))))
		(_port(_int s2mm_hrd_resetn -2 0 39874(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_TOTAL_NUM_REGISTER-1~downto~0}~1233 0 39878(_array -2((_dto c 102 i 0)))))
		(_port(_int s2mm_axi2ip_wrce 37 0 39878(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_LITE_DATA_WIDTH-1~downto~0}~1235 0 39880(_array -2((_dto c 103 i 0)))))
		(_port(_int s2mm_axi2ip_wrdata 38 0 39880(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_LITE_DATA_WIDTH-1~downto~0}~1237 0 39883(_array -2((_dto c 104 i 0)))))
		(_port(_int s2mm_ip2axi_rddata 39 0 39883(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_LITE_ADDR_WIDTH-1~downto~0}~1239 0 39885(_array -2((_dto c 105 i 0)))))
		(_port(_int s2mm_axi2ip_rdaddr 40 0 39885(_ent(_out))))
		(_port(_int s2mm_ip2axi_frame_ptr_ref 36 0 39887(_ent(_in))))
		(_port(_int s2mm_ip2axi_frame_store 36 0 39889(_ent(_in))))
		(_port(_int s2mm_ip2axi_introut -2 0 39891(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{12~downto~0}~12 0 39894(_array -2((_dto i 12 i 0)))))
		(_port(_int s2mm_capture_dm_done_vsize_counter 41 0 39894(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 39895(_array -2((_dto i 15 i 0)))))
		(_port(_int s2mm_capture_hsize_at_uf_err 42 0 39895(_ent(_in))))
		(_port(_int mm2s_chnl_current_frame 36 0 39897(_ent(_in))))
		(_port(_int mm2s_genlock_pair_frame 36 0 39899(_ent(_in))))
		(_port(_int s2mm_chnl_current_frame 36 0 39902(_ent(_in))))
		(_port(_int s2mm_genlock_pair_frame 36 0 39904(_ent(_in))))
		(_port(_int mm2s_introut -2 0 39908(_ent(_out))))
		(_port(_int s2mm_introut -2 0 39909(_ent(_out))))
		(_cnst(_int AXI_LITE_SYNC -1 0 39931(_arch((i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{128~downto~0}~13 0 39933(_array -2((_dto i 128 i 0)))))
		(_cnst(_int ZERO_VALUE_VECT 43 0 39933(_arch((_others(i 2))))))
		(_cnst(_int PARK_PAD_WIDTH -1 0 39936(_arch gms(_code 106))))
		(_type(_int ~STD_LOGIC_VECTOR{PARK_PAD_WIDTH-1~downto~0}~13 0 39937(_array -2((_dto c 107 i 0)))))
		(_cnst(_int PARK_REG_PAD 44 0 39937(_arch((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_LITE_DATA_WIDTH-1~downto~0}~13 0 39946(_array -2((_dto c 108 i 0)))))
		(_sig(_int ip2axi_rddata_common_region 45 0 39946(_arch(_uni((_others(i 2)))))))
		(_sig(_int rev_num -1 0 39949(_arch(_uni(_code 109)))))
		(_sig(_int vdma_version_i 45 0 39950(_arch(_uni((_others(i 2)))))))
		(_sig(_int park_ptr_ref_i 45 0 39951(_arch(_uni((_others(i 2)))))))
		(_sig(_int genlock_frm_ptr_i 45 0 39952(_arch(_uni((_others(i 2)))))))
		(_sig(_int s2mm_hsize_at_lsize_less_err 45 0 39953(_arch(_uni((_others(i 2)))))))
		(_sig(_int s2mm_vsize_at_fsize_less_err 45 0 39954(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{FRAME_NUMBER_WIDTH-1~downto~0}~13 0 39956(_array -2((_dto i 4 i 0)))))
		(_sig(_int mm2s_frame_ptr_ref 46 0 39956(_arch(_uni((_others(i 2)))))))
		(_sig(_int mm2s_frame_store 46 0 39957(_arch(_uni((_others(i 2)))))))
		(_sig(_int mm2s_chnl_current_frame_i 46 0 39958(_arch(_uni((_others(i 2)))))))
		(_sig(_int mm2s_genlock_pair_frame_i 46 0 39959(_arch(_uni((_others(i 2)))))))
		(_sig(_int s2mm_frame_ptr_ref 46 0 39961(_arch(_uni((_others(i 2)))))))
		(_sig(_int s2mm_frame_store 46 0 39962(_arch(_uni((_others(i 2)))))))
		(_sig(_int s2mm_chnl_current_frame_i 46 0 39963(_arch(_uni((_others(i 2)))))))
		(_sig(_int s2mm_genlock_pair_frame_i 46 0 39964(_arch(_uni((_others(i 2)))))))
		(_sig(_int sig_axi2ip_common_region_1_rden -2 0 39966(_arch(_uni((i 2))))))
		(_sig(_int sig_axi2ip_common_region_2_rden -2 0 39967(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 39968(_array -2((_dto i 3 i 0)))))
		(_sig(_int read_region_mux_select 47 0 39968(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_LITE_ADDR_WIDTH-1~downto~0}~13 0 39969(_array -2((_dto c 110 i 0)))))
		(_sig(_int sig_axi2ip_lite_rdaddr 48 0 39969(_arch(_uni((_others(i 2)))))))
		(_sig(_int mm2s_ip2axi_frame_ptr_ref_cdc_tig 46 0 39972(_arch(_uni((_others(i 2)))))))
		(_sig(_int mm2s_ip2axi_frame_store_cdc_tig 46 0 39973(_arch(_uni((_others(i 2)))))))
		(_sig(_int mm2s_chnl_current_frame_cdc_tig 46 0 39974(_arch(_uni((_others(i 2)))))))
		(_sig(_int mm2s_genlock_pair_frame_cdc_tig 46 0 39975(_arch(_uni((_others(i 2)))))))
		(_sig(_int s2mm_ip2axi_frame_ptr_ref_cdc_tig 46 0 39976(_arch(_uni((_others(i 2)))))))
		(_sig(_int s2mm_ip2axi_frame_store_cdc_tig 46 0 39977(_arch(_uni((_others(i 2)))))))
		(_sig(_int s2mm_chnl_current_frame_cdc_tig 46 0 39978(_arch(_uni((_others(i 2)))))))
		(_sig(_int s2mm_genlock_pair_frame_cdc_tig 46 0 39979(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39980(_array -2((_dto i 15 i 0)))))
		(_sig(_int s2mm_capture_hsize_at_uf_err_cdc_tig 49 0 39980(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{12~downto~0}~13 0 39981(_array -2((_dto i 12 i 0)))))
		(_sig(_int s2mm_capture_dm_done_vsize_counter_cdc_tig 50 0 39981(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__40005(_arch 0 0 40005(_assignment(_alias((read_region_mux_select(3))(sig_axi2ip_common_region_2_rden)))(_trgt(61(3)))(_sens(60)))))
			(line__40006(_arch 1 0 40006(_assignment(_alias((read_region_mux_select(2))(sig_axi2ip_common_region_1_rden)))(_trgt(61(2)))(_sens(59)))))
			(line__40007(_arch 2 0 40007(_assignment(_alias((read_region_mux_select(d_1_0))(sig_axi2ip_lite_rdaddr(d_3_2))))(_trgt(61(d_1_0)))(_sens(62(d_3_2))))))
			(line__40278(_arch 47 0 40278(_assignment(_trgt(49(d_31_16))))))
			(line__40279(_arch 48 0 40279(_assignment(_trgt(50(d_31_13))))))
			(line__40287(_arch 49 0 40287(_assignment(_trgt(48(d_31_29))))))
			(line__40288(_arch 50 0 40288(_assignment(_alias((genlock_frm_ptr_i(d_28_24))(s2mm_genlock_pair_frame_i)))(_trgt(48(d_28_24)))(_sens(58)))))
			(line__40289(_arch 51 0 40289(_assignment(_trgt(48(d_23_21))))))
			(line__40290(_arch 52 0 40290(_assignment(_alias((genlock_frm_ptr_i(d_20_16))(s2mm_chnl_current_frame_i)))(_trgt(48(d_20_16)))(_sens(57)))))
			(line__40291(_arch 53 0 40291(_assignment(_trgt(48(d_15_13))))))
			(line__40292(_arch 54 0 40292(_assignment(_alias((genlock_frm_ptr_i(d_12_8))(mm2s_genlock_pair_frame_i)))(_trgt(48(d_12_8)))(_sens(54)))))
			(line__40293(_arch 55 0 40293(_assignment(_trgt(48(d_7_5))))))
			(line__40294(_arch 56 0 40294(_assignment(_alias((genlock_frm_ptr_i(d_4_0))(mm2s_chnl_current_frame_i)))(_trgt(48(d_4_0)))(_sens(53)))))
			(line__40300(_arch 57 0 40300(_assignment(_trgt(47))(_sens(51)(52)(55)(56)))))
			(line__40313(_arch 58 0 40313(_assignment(_trgt(46(d_31_16))))))
			(line__40314(_arch 59 0 40314(_assignment(_trgt(46(d_15_0)))(_sens(45))(_mon))))
		)
		(_subprogram
			(_ext string2int(2 11))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.FRAME_NUMBER_WIDTH(2 FRAME_NUMBER_WIDTH)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(axi_vdma_pkg))(ieee(NUMERIC_STD))(ieee(std_logic_misc)))
	(_static
		(514)
		(514)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 2)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 131586)
		(131586)
		(131586)
		(131586)
		(131586)
		(33751810)
		(50529026)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . implementation 111 -1)
)
V 000055 55 13842         1580965287353 implementation
(_unit VHDL(axi_vdma_intrpt 0 40534(implementation 0 40644))
	(_version vde)
	(_time 1580965287354 2020.02.05 23:01:27)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_vdma_v6_3/hdl/axi_vdma_v6_3_rfs.vhd\))
	(_parameters tan)
	(_code 020d560508555f175407075716580704030754040b0457)
	(_ent
		(_time 1580965287345)
	)
	(_generate GEN_INCLUDE_MM2S 0 40709(_if 36)
		(_generate GEN_CH1_FRM_CNTR 0 40713(_if 37)
			(_object
				(_prcs
					(REG_THRESH_COUNT(_arch 0 0 40715(_prcs(_trgt(34)(36))(_sens(0)(34)(35)(54)(1)(4)(6)(10)(11))(_dssslsensitivity 1))))
					(CH1_FRMCNT_MASK(_arch 1 0 40747(_prcs(_trgt(54))(_sens(0)(1)(4)(5))(_dssslsensitivity 1))))
					(line__40764(_arch 2 0 40764(_assignment(_alias((ch1_irqthresh_status)(ch1_thresh_count)))(_trgt(18))(_sens(34)))))
					(line__40765(_arch 3 0 40765(_assignment(_alias((ch1_ioc_irq_set)(ch1_ioc_irq_set_i)))(_simpleassign BUF)(_trgt(15))(_sens(36)))))
				)
			)
		)
		(_generate GEN_CH1_DELAY_INTERRUPT 0 40771(_if 38)
			(_generate GEN_CH1_FAST_COUNTER 0 40773(_if 39)
				(_object
					(_prcs
						(REG_DLY_FAST_CNT(_arch 4 0 40778(_prcs(_trgt(39)(40))(_sens(0)(38)(39)(43)(1)(8)(12))(_dssslsensitivity 1))))
					)
				)
			)
			(_generate GEN_CH1_NO_FAST_COUNTER 0 40796(_if 40)
				(_object
					(_prcs
						(REG_DLY_FAST_CNT(_arch 5 0 40797(_prcs(_trgt(40))(_sens(0)(38)(43)(1)(8)(12))(_dssslsensitivity 1))))
					)
				)
			)
			(_object
				(_prcs
					(line__40811(_arch 6 0 40811(_assignment(_trgt(41))(_sens(9)))))
					(line__40815(_arch 7 0 40815(_assignment(_trgt(42))(_sens(37)(41)(9)(12)))))
					(line__40822(_arch 8 0 40822(_assignment(_trgt(43))(_sens(35)(41)(7)))))
					(REG_DELAY_COUNT(_arch 9 0 40830(_prcs(_trgt(35)(37))(_sens(0)(37)(38)(40)(42)(43)(1)(8)(12))(_dssslsensitivity 1))))
					(line__40851(_arch 10 0 40851(_assignment(_alias((ch1_irqdelay_status)(ch1_delay_count)))(_trgt(17))(_sens(37)))))
					(line__40852(_arch 11 0 40852(_assignment(_alias((ch1_dly_irq_set)(ch1_dly_irq_set_i)))(_simpleassign BUF)(_trgt(16))(_sens(35)))))
					(REG_DELAY_CNT_ENABLE(_arch 12 0 40855(_prcs(_trgt(38))(_sens(0)(38)(43)(1)(12)(13)(14))(_dssslsensitivity 1))))
				)
			)
		)
	)
	(_generate GEN_INCLUDE_S2MM 0 40876(_if 41)
		(_generate GEN_CH2_FRM_CNTR 0 40879(_if 42)
			(_object
				(_prcs
					(REG_THRESH_COUNT(_arch 13 0 40883(_prcs(_trgt(44)(46))(_sens(2)(44)(45)(55)(3)(19)(21)(25)(26))(_dssslsensitivity 1))))
					(CH2_FRMCNT_MASK(_arch 14 0 40915(_prcs(_trgt(55))(_sens(2)(3)(19)(20))(_dssslsensitivity 1))))
					(line__40935(_arch 15 0 40935(_assignment(_alias((ch2_irqthresh_status)(ch2_thresh_count)))(_trgt(33))(_sens(44)))))
					(line__40936(_arch 16 0 40936(_assignment(_alias((ch2_ioc_irq_set)(ch2_ioc_irq_set_i)))(_simpleassign BUF)(_trgt(30))(_sens(46)))))
				)
			)
		)
		(_generate GEN_CH2_DELAY_INTERRUPT 0 40942(_if 43)
			(_generate GEN_CH2_FAST_COUNTER 0 40947(_if 44)
				(_object
					(_prcs
						(REG_DLY_FAST_CNT(_arch 17 0 40949(_prcs(_trgt(49)(50))(_sens(2)(48)(49)(53)(3)(23)(27))(_dssslsensitivity 1))))
					)
				)
			)
			(_generate GEN_CH2_NO_FAST_COUNTER 0 40967(_if 45)
				(_object
					(_prcs
						(REG_DLY_FAST_CNT(_arch 18 0 40968(_prcs(_trgt(50))(_sens(2)(48)(53)(3)(23)(27))(_dssslsensitivity 1))))
					)
				)
			)
			(_object
				(_prcs
					(line__40982(_arch 19 0 40982(_assignment(_trgt(51))(_sens(24)))))
					(line__40986(_arch 20 0 40986(_assignment(_trgt(52))(_sens(47)(51)(24)(27)))))
					(line__40993(_arch 21 0 40993(_assignment(_trgt(53))(_sens(45)(51)(22)))))
					(REG_DELAY_COUNT(_arch 22 0 41001(_prcs(_trgt(45)(47))(_sens(2)(47)(48)(50)(52)(53)(3)(23)(27))(_dssslsensitivity 1))))
					(line__41022(_arch 23 0 41022(_assignment(_alias((ch2_irqdelay_status)(ch2_delay_count)))(_trgt(32))(_sens(47)))))
					(line__41023(_arch 24 0 41023(_assignment(_alias((ch2_dly_irq_set)(ch2_dly_irq_set_i)))(_simpleassign BUF)(_trgt(31))(_sens(45)))))
					(REG_DELAY_CNT_ENABLE(_arch 25 0 41026(_prcs(_trgt(48))(_sens(2)(48)(53)(3)(27)(28)(29))(_dssslsensitivity 1))))
				)
			)
		)
	)
	(_generate GEN_NO_CH1_FRM_CNTR 0 41050(_if 46)
		(_object
			(_prcs
				(line__41052(_arch 26 0 41052(_assignment(_alias((ch1_ioc_irq_set)(_string \"0"\)))(_trgt(15)))))
				(line__41053(_arch 27 0 41053(_assignment(_trgt(18)))))
			)
		)
	)
	(_generate GEN_NO_CH1_DELAY_INTR 0 41060(_if 47)
		(_object
			(_prcs
				(line__41062(_arch 28 0 41062(_assignment(_alias((ch1_dly_irq_set)(_string \"0"\)))(_trgt(16)))))
				(line__41063(_arch 29 0 41063(_assignment(_alias((ch1_dly_irq_set_i)(_string \"0"\)))(_trgt(35)))))
				(line__41064(_arch 30 0 41064(_assignment(_trgt(17)))))
			)
		)
	)
	(_generate GEN_NO_CH2_FRM_CNTR 0 41074(_if 48)
		(_object
			(_prcs
				(line__41076(_arch 31 0 41076(_assignment(_alias((ch2_ioc_irq_set)(_string \"0"\)))(_trgt(30)))))
				(line__41077(_arch 32 0 41077(_assignment(_trgt(33)))))
			)
		)
	)
	(_generate GEN_NO_CH2_DELAY_INTR 0 41084(_if 49)
		(_object
			(_prcs
				(line__41086(_arch 33 0 41086(_assignment(_alias((ch2_dly_irq_set)(_string \"0"\)))(_trgt(31)))))
				(line__41087(_arch 34 0 41087(_assignment(_alias((ch2_dly_irq_set_i)(_string \"0"\)))(_trgt(45)))))
				(line__41088(_arch 35 0 41088(_assignment(_trgt(32)))))
			)
		)
	)
	(_object
		(_type(_int ~INTEGER~range~0~to~1~12 0 40537(_scalar (_to i 0 i 1))))
		(_gen(_int C_INCLUDE_CH1 0 0 40537 \1\ (_ent gms((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~121 0 40543(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_DEBUG_ALL 1 0 40543 \1\ (_ent gms((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~122 0 40545(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_DEBUG_INFO_0 2 0 40545 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~123 0 40547(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_DEBUG_INFO_1 3 0 40547 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~124 0 40549(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_DEBUG_INFO_2 4 0 40549 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~125 0 40551(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_DEBUG_INFO_3 5 0 40551 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~126 0 40553(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_DEBUG_INFO_4 6 0 40553 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~127 0 40555(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_DEBUG_INFO_5 7 0 40555 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~128 0 40557(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_DEBUG_INFO_6 8 0 40557 \1\ (_ent gms((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~129 0 40559(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_DEBUG_INFO_7 9 0 40559 \1\ (_ent gms((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~1210 0 40561(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_DEBUG_INFO_8 10 0 40561 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~1211 0 40563(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_DEBUG_INFO_9 11 0 40563 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~1212 0 40565(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_DEBUG_INFO_10 12 0 40565 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~1213 0 40567(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_DEBUG_INFO_11 13 0 40567 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~1214 0 40569(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_DEBUG_INFO_12 14 0 40569 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~1215 0 40571(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_DEBUG_INFO_13 15 0 40571 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~1216 0 40573(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_DEBUG_INFO_14 16 0 40573 \1\ (_ent gms((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~1217 0 40575(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_DEBUG_INFO_15 17 0 40575 \1\ (_ent gms((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~1218 0 40582(_scalar (_to i 0 i 1))))
		(_gen(_int C_INCLUDE_CH2 18 0 40582 \1\ (_ent gms((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~1219 0 40587(_scalar (_to i 0 i 1))))
		(_gen(_int C_INCLUDE_DLYTMR 19 0 40587 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~1~to~100000~12 0 40592(_scalar (_to i 1 i 100000))))
		(_gen(_int C_DLYTMR_RESOLUTION 20 0 40592 \125\ (_ent gms((i 125)))))
		(_port(_int m_axi_ch1_aclk -1 0 40599(_ent(_in)(_event))))
		(_port(_int m_axi_ch1_aresetn -1 0 40600(_ent(_in))))
		(_port(_int m_axi_ch2_aclk -1 0 40602(_ent(_in)(_event))))
		(_port(_int m_axi_ch2_aresetn -1 0 40603(_ent(_in))))
		(_port(_int ch1_irqthresh_decr -1 0 40605(_ent(_in))))
		(_port(_int ch1_irqthresh_decr_mask -1 0 40606(_ent(_in))))
		(_port(_int ch1_irqthresh_rstdsbl -1 0 40607(_ent(_in))))
		(_port(_int ch1_dlyirq_dsble -1 0 40608(_ent(_in))))
		(_port(_int ch1_irqdelay_wren -1 0 40609(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 40610(_array -1((_dto i 7 i 0)))))
		(_port(_int ch1_irqdelay 21 0 40610(_ent(_in))))
		(_port(_int ch1_irqthresh_wren -1 0 40611(_ent(_in))))
		(_port(_int ch1_irqthresh 21 0 40612(_ent(_in))))
		(_port(_int ch1_packet_sof -1 0 40613(_ent(_in))))
		(_port(_int ch1_packet_eof -1 0 40614(_ent(_in))))
		(_port(_int ch1_packet_eof_mask -1 0 40615(_ent(_in))))
		(_port(_int ch1_ioc_irq_set -1 0 40616(_ent(_out))))
		(_port(_int ch1_dly_irq_set -1 0 40617(_ent(_out))))
		(_port(_int ch1_irqdelay_status 21 0 40618(_ent(_out))))
		(_port(_int ch1_irqthresh_status 21 0 40619(_ent(_out))))
		(_port(_int ch2_irqthresh_decr -1 0 40621(_ent(_in))))
		(_port(_int ch2_irqthresh_decr_mask -1 0 40622(_ent(_in))))
		(_port(_int ch2_irqthresh_rstdsbl -1 0 40623(_ent(_in))))
		(_port(_int ch2_dlyirq_dsble -1 0 40624(_ent(_in))))
		(_port(_int ch2_irqdelay_wren -1 0 40625(_ent(_in))))
		(_port(_int ch2_irqdelay 21 0 40626(_ent(_in))))
		(_port(_int ch2_irqthresh_wren -1 0 40627(_ent(_in))))
		(_port(_int ch2_irqthresh 21 0 40628(_ent(_in))))
		(_port(_int ch2_packet_sof -1 0 40629(_ent(_in))))
		(_port(_int ch2_packet_eof -1 0 40630(_ent(_in))))
		(_port(_int ch2_packet_eof_mask -1 0 40631(_ent(_in))))
		(_port(_int ch2_ioc_irq_set -1 0 40632(_ent(_out))))
		(_port(_int ch2_dly_irq_set -1 0 40633(_ent(_out))))
		(_port(_int ch2_irqdelay_status 21 0 40634(_ent(_out))))
		(_port(_int ch2_irqthresh_status 21 0 40635(_ent(_out))))
		(_cnst(_int FAST_COUNT_WIDTH -2 0 40658(_arch gms(_code 50))))
		(_type(_int ~STD_LOGIC_VECTOR{FAST_COUNT_WIDTH-1~downto~0}~13 0 40660(_array -1((_dto c 51 i 0)))))
		(_cnst(_int FAST_COUNT_TC 22 0 40660(_arch gms(_code 52))))
		(_type(_int ~STD_LOGIC_VECTOR{FAST_COUNT_WIDTH-1~downto~0}~132 0 40668(_array -1((_dto c 53 i 0)))))
		(_cnst(_int ZERO_FAST_COUNT 23 0 40668(_arch((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 40671(_array -1((_dto i 7 i 0)))))
		(_cnst(_int ZERO_VALUE 24 0 40671(_arch((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 40676(_array -1((_dto i 7 i 0)))))
		(_sig(_int ch1_thresh_count 25 0 40676(_arch(_uni(_string \"00000001"\)))))
		(_sig(_int ch1_dly_irq_set_i -1 0 40677(_arch(_uni((i 2))))))
		(_sig(_int ch1_ioc_irq_set_i -1 0 40678(_arch(_uni((i 2))))))
		(_sig(_int ch1_delay_count 25 0 40680(_arch(_uni((_others(i 2)))))))
		(_sig(_int ch1_delay_cnt_en -1 0 40681(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{FAST_COUNT_WIDTH-1~downto~0}~136 0 40682(_array -1((_dto c 54 i 0)))))
		(_sig(_int ch1_dly_fast_cnt 26 0 40682(_arch(_uni((_others(i 2)))))))
		(_sig(_int ch1_dly_fast_incr -1 0 40683(_arch(_uni((i 2))))))
		(_sig(_int ch1_delay_zero -1 0 40684(_arch(_uni((i 2))))))
		(_sig(_int ch1_delay_tc -1 0 40685(_arch(_uni((i 2))))))
		(_sig(_int ch1_disable_delay -1 0 40686(_arch(_uni((i 2))))))
		(_sig(_int ch2_thresh_count 25 0 40688(_arch(_uni(_string \"00000001"\)))))
		(_sig(_int ch2_dly_irq_set_i -1 0 40689(_arch(_uni((i 2))))))
		(_sig(_int ch2_ioc_irq_set_i -1 0 40690(_arch(_uni((i 2))))))
		(_sig(_int ch2_delay_count 25 0 40692(_arch(_uni((_others(i 2)))))))
		(_sig(_int ch2_delay_cnt_en -1 0 40693(_arch(_uni((i 2))))))
		(_sig(_int ch2_dly_fast_cnt 26 0 40694(_arch(_uni((_others(i 2)))))))
		(_sig(_int ch2_dly_fast_incr -1 0 40695(_arch(_uni((i 2))))))
		(_sig(_int ch2_delay_zero -1 0 40696(_arch(_uni((i 2))))))
		(_sig(_int ch2_delay_tc -1 0 40697(_arch(_uni((i 2))))))
		(_sig(_int ch2_disable_delay -1 0 40698(_arch(_uni((i 2))))))
		(_sig(_int ch1_irqthresh_decr_mask_sig -1 0 40699(_arch(_uni((i 2))))))
		(_sig(_int ch2_irqthresh_decr_mask_sig -1 0 40700(_arch(_uni((i 2))))))
		(_subprogram
			(_ext clog2(4 3))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.POSITIVE(1 POSITIVE)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{7~downto~0}~158(2 ~STD_LOGIC_VECTOR{7~downto~0}~158)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.ONE_THRESHOLD(2 ONE_THRESHOLD)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{7~downto~0}~1510(2 ~STD_LOGIC_VECTOR{7~downto~0}~1510)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.ZERO_DELAY(2 ZERO_DELAY)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(.(axi_vdma_pkg))(ieee(NUMERIC_STD))(lib_pkg_v1_0_2(lib_pkg))(ieee(std_logic_misc))(unisim(VCOMPONENTS)))
	(_static
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . implementation 55 -1)
)
V 000055 55 1478          1580965287365 implementation
(_unit VHDL(axi_vdma_sof_gen 0 41232(implementation 0 41254))
	(_version vde)
	(_time 1580965287366 2020.02.05 23:01:27)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_vdma_v6_3/hdl/axi_vdma_v6_3_rfs.vhd\))
	(_parameters tan)
	(_code 111e451718464c044240074b441745171014471612)
	(_ent
		(_time 1580965287363)
	)
	(_object
		(_port(_int scndry_aclk -1 0 41237(_ent(_in)(_event))))
		(_port(_int scndry_resetn -1 0 41238(_ent(_in))))
		(_port(_int axis_tready -1 0 41241(_ent(_in))))
		(_port(_int axis_tvalid -1 0 41242(_ent(_in))))
		(_port(_int fsync -1 0 41244(_ent(_in))))
		(_port(_int packet_sof -1 0 41246(_ent(_out))))
		(_sig(_int s_valid -1 0 41273(_arch(_uni((i 2))))))
		(_sig(_int s_valid_d1 -1 0 41274(_arch(_uni((i 2))))))
		(_sig(_int packet_sof_i -1 0 41276(_arch(_uni((i 2))))))
		(_sig(_int hold_sof -1 0 41277(_arch(_uni((i 2))))))
		(_prcs
			(line__41288(_arch 0 0 41288(_assignment(_alias((packet_sof)(packet_sof_i)))(_simpleassign BUF)(_trgt(5))(_sens(8)))))
			(REG_FOR_RE(_arch 1 0 41292(_prcs(_trgt(6)(7))(_sens(0)(6)(1)(2)(3))(_dssslsensitivity 1))))
			(line__41307(_arch 2 0 41307(_assignment(_trgt(8))(_sens(6)(7)(9)))))
			(SOF_HOLD_REG(_arch 3 0 41312(_prcs(_trgt(9))(_sens(0)(1)(4))(_dssslsensitivity 1)(_read(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_misc)))
	(_model . implementation 4 -1)
)
V 000055 55 7927          1580965287373 implementation
(_unit VHDL(axi_vdma_skid_buf 0 41467(implementation 0 41501))
	(_version vde)
	(_time 1580965287374 2020.02.05 23:01:27)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_vdma_v6_3/hdl/axi_vdma_v6_3_rfs.vhd\))
	(_parameters tan)
	(_code 111e451718464c0447174314054b141710144716121743)
	(_ent
		(_time 1580965287371)
	)
	(_object
		(_type(_int ~INTEGER~range~8~to~1024~12 0 41469(_scalar (_to i 8 i 1024))))
		(_gen(_int C_WDATA_WIDTH 0 0 41469 \32\ (_ent gms((i 32)))))
		(_type(_int ~INTEGER~range~1~to~128~12 0 41471(_scalar (_to i 1 i 128))))
		(_gen(_int C_TUSER_WIDTH 1 0 41471 \1\ (_ent gms((i 1)))))
		(_port(_int ACLK -1 0 41477(_ent(_in)(_event))))
		(_port(_int ARST -1 0 41478(_ent(_in))))
		(_port(_int skid_stop -1 0 41481(_ent(_in))))
		(_port(_int S_VALID -1 0 41483(_ent(_in))))
		(_port(_int S_READY -1 0 41484(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WDATA_WIDTH-1~downto~0}~12 0 41485(_array -1((_dto c 30 i 0)))))
		(_port(_int S_Data 2 0 41485(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_WDATA_WIDTH/8}-1~downto~0}~12 0 41486(_array -1((_dto c 31 i 0)))))
		(_port(_int S_STRB 3 0 41486(_ent(_in))))
		(_port(_int S_Last -1 0 41487(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_TUSER_WIDTH-1~downto~0}~12 0 41488(_array -1((_dto c 32 i 0)))))
		(_port(_int S_User 4 0 41488(_ent(_in))))
		(_port(_int M_VALID -1 0 41490(_ent(_out))))
		(_port(_int M_READY -1 0 41491(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WDATA_WIDTH-1~downto~0}~122 0 41492(_array -1((_dto c 33 i 0)))))
		(_port(_int M_Data 5 0 41492(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_WDATA_WIDTH/8}-1~downto~0}~124 0 41493(_array -1((_dto c 34 i 0)))))
		(_port(_int M_STRB 6 0 41493(_ent(_out))))
		(_port(_int M_Last -1 0 41494(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_TUSER_WIDTH-1~downto~0}~126 0 41495(_array -1((_dto c 35 i 0)))))
		(_port(_int M_User 7 0 41495(_ent(_out))))
		(_sig(_int sig_reset_reg -1 0 41508(_arch(_uni((i 2))))))
		(_sig(_int sig_spcl_s_ready_set -1 0 41509(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_WDATA_WIDTH-1~downto~0}~13 0 41511(_array -1((_dto c 36 i 0)))))
		(_sig(_int sig_data_skid_reg 8 0 41511(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_WDATA_WIDTH/8}-1~downto~0}~13 0 41512(_array -1((_dto c 37 i 0)))))
		(_sig(_int sig_strb_skid_reg 9 0 41512(_arch(_uni((_others(i 2)))))))
		(_sig(_int sig_last_skid_reg -1 0 41513(_arch(_uni((i 2))))))
		(_sig(_int sig_skid_reg_en -1 0 41514(_arch(_uni((i 2))))))
		(_sig(_int sig_data_skid_mux_out 8 0 41516(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_WDATA_WIDTH/8}-1~downto~0}~132 0 41517(_array -1((_dto c 38 i 0)))))
		(_sig(_int sig_strb_skid_mux_out 10 0 41517(_arch(_uni((_others(i 2)))))))
		(_sig(_int sig_last_skid_mux_out -1 0 41518(_arch(_uni((i 2))))))
		(_sig(_int sig_skid_mux_sel -1 0 41519(_arch(_uni((i 2))))))
		(_sig(_int sig_data_reg_out 8 0 41521(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_WDATA_WIDTH/8}-1~downto~0}~134 0 41522(_array -1((_dto c 39 i 0)))))
		(_sig(_int sig_strb_reg_out 11 0 41522(_arch(_uni((_others(i 2)))))))
		(_sig(_int sig_last_reg_out -1 0 41523(_arch(_uni((i 2))))))
		(_sig(_int sig_data_reg_out_en -1 0 41524(_arch(_uni((i 2))))))
		(_sig(_int sig_m_valid_out -1 0 41526(_arch(_uni((i 2))))))
		(_sig(_int sig_m_valid_dup -1 0 41527(_arch(_uni((i 2))))))
		(_sig(_int sig_m_valid_comb -1 0 41528(_arch(_uni((i 2))))))
		(_sig(_int sig_s_ready_out -1 0 41530(_arch(_uni((i 2))))))
		(_sig(_int sig_s_ready_dup -1 0 41531(_arch(_uni((i 2))))))
		(_sig(_int sig_s_ready_comb -1 0 41532(_arch(_uni((i 2))))))
		(_sig(_int sig_stop_request -1 0 41534(_arch(_uni((i 2))))))
		(_sig(_int sig_sready_stop -1 0 41536(_arch(_uni((i 2))))))
		(_sig(_int sig_sready_stop_reg -1 0 41537(_arch(_uni((i 2))))))
		(_sig(_int sig_s_last_xfered -1 0 41538(_arch(_uni((i 2))))))
		(_sig(_int sig_m_last_xfered -1 0 41540(_arch(_uni((i 2))))))
		(_sig(_int sig_mvalid_stop_reg -1 0 41541(_arch(_uni((i 2))))))
		(_sig(_int sig_mvalid_stop -1 0 41542(_arch(_uni((i 2))))))
		(_sig(_int sig_slast_with_stop -1 0 41544(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_WDATA_WIDTH/8}-1~downto~0}~136 0 41545(_array -1((_dto c 40 i 0)))))
		(_sig(_int sig_sstrb_stop_mask 12 0 41545(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_WDATA_WIDTH/8}-1~downto~0}~138 0 41546(_array -1((_dto c 41 i 0)))))
		(_sig(_int sig_sstrb_with_stop 13 0 41546(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_TUSER_WIDTH-1~downto~0}~13 0 41549(_array -1((_dto c 42 i 0)))))
		(_sig(_int sig_user_skid_mux_out 14 0 41549(_arch(_uni((_others(i 2)))))))
		(_sig(_int sig_user_skid_reg 14 0 41550(_arch(_uni((_others(i 2)))))))
		(_sig(_int sig_user_reg_out 14 0 41551(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__41573(_arch 0 0 41573(_assignment(_alias((M_VALID)(sig_m_valid_out)))(_simpleassign BUF)(_trgt(9))(_sens(29)))))
			(line__41574(_arch 1 0 41574(_assignment(_alias((S_READY)(sig_s_ready_out)))(_simpleassign BUF)(_trgt(4))(_sens(32)))))
			(line__41576(_arch 2 0 41576(_assignment(_trgt(12))(_sens(26)))))
			(line__41577(_arch 3 0 41577(_assignment(_alias((M_Last)(sig_last_reg_out)))(_simpleassign BUF)(_trgt(13))(_sens(27)))))
			(line__41578(_arch 4 0 41578(_assignment(_trgt(11))(_sens(25)))))
			(line__41579(_arch 5 0 41579(_assignment(_trgt(14))(_sens(47)))))
			(line__41583(_arch 6 0 41583(_assignment(_trgt(42))(_sens(35)(7)))))
			(line__41584(_arch 7 0 41584(_assignment(_trgt(44))(_sens(43)(6)))))
			(line__41586(_arch 8 0 41586(_assignment(_alias((sig_spcl_s_ready_set)(sig_reset_reg)))(_simpleassign BUF)(_trgt(16))(_sens(15)))))
			(line__41590(_arch 9 0 41590(_assignment(_trgt(28))(_sens(30)(10)))))
			(line__41593(_arch 10 0 41593(_assignment(_alias((sig_skid_reg_en)(sig_s_ready_dup)))(_simpleassign BUF)(_trgt(20))(_sens(33)))))
			(line__41596(_arch 11 0 41596(_assignment(_trgt(24))(_sens(33)))))
			(line__41600(_arch 12 0 41600(_assignment(_trgt(21))(_sens(17)(24)(5)))))
			(line__41604(_arch 13 0 41604(_assignment(_trgt(45))(_sens(24)(46)(8)))))
			(line__41609(_arch 14 0 41609(_assignment(_trgt(22))(_sens(18)(24)(44)))))
			(line__41613(_arch 15 0 41613(_assignment(_trgt(23))(_sens(19)(24)(42)))))
			(line__41619(_arch 16 0 41619(_assignment(_trgt(31))(_sens(30)(33)(3)(10)))))
			(line__41627(_arch 17 0 41627(_assignment(_trgt(34))(_sens(30)(33)(3)(10)))))
			(REG_THE_RST(_arch 18 0 41643(_prcs(_trgt(15))(_sens(0)(1))(_dssslsensitivity 1))))
			(S_READY_FLOP(_arch 19 0 41665(_prcs(_trgt(32)(33))(_sens(0)(16)(34)(36)(1))(_dssslsensitivity 1))))
			(M_VALID_FLOP(_arch 20 0 41703(_prcs(_trgt(29)(30))(_sens(0)(16)(31)(41)(1))(_dssslsensitivity 1))))
			(SKID_REG(_arch 21 0 41736(_prcs(_trgt(17)(18)(19)(46))(_sens(0)(20)(42)(44)(1)(5)(8))(_dssslsensitivity 1))))
			(OUTPUT_REG(_arch 22 0 41772(_prcs(_trgt(25)(26)(27)(47))(_sens(0)(21)(22)(23)(28)(40)(45)(1))(_dssslsensitivity 1))))
			(line__41802(_arch 23 0 41802(_assignment(_trgt(38))(_sens(33)(42)(3)))))
			(line__41807(_arch 24 0 41807(_assignment(_trgt(36))(_sens(35)(37)(38)))))
			(line__41816(_arch 25 0 41816(_assignment(_trgt(39))(_sens(27)(30)(10)))))
			(line__41821(_arch 26 0 41821(_assignment(_trgt(41))(_sens(35)(39)(40)))))
			(IMP_STOP_REQ_FLOP(_arch 27 0 41838(_prcs(_trgt(35)(43))(_sens(0)(1)(2))(_dssslsensitivity 1))))
			(IMP_CLR_SREADY_FLOP(_arch 28 0 41875(_prcs(_trgt(37))(_sens(0)(35)(38)(1))(_dssslsensitivity 1))))
			(IMP_CLR_MVALID_FLOP(_arch 29 0 41907(_prcs(_trgt(40))(_sens(0)(35)(39)(1))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . implementation 43 -1)
)
V 000047 55 11097         1580965287383 xilinx
(_unit VHDL(axi_vdma_sfifo 0 42022(xilinx 0 42058))
	(_version vde)
	(_time 1580965287384 2020.02.05 23:01:27)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_vdma_v6_3/hdl/axi_vdma_v6_3_rfs.vhd\(\C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_VCOMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 212e752428767c3477252027357b242720247726222727)
	(_ent
		(_time 1580965287381)
	)
	(_comp
		(.xpm.VCOMPONENTS.xpm_fifo_sync
			(_object
				(_type(_int ~STRING~15121 1 598(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int FIFO_MEMORY_TYPE 10 1 598(_ent(_string \"auto"\))))
				(_gen(_int FIFO_WRITE_DEPTH -2 1 599(_ent((i 2048)))))
				(_gen(_int CASCADE_HEIGHT -2 1 600(_ent((i 0)))))
				(_gen(_int WRITE_DATA_WIDTH -2 1 601(_ent((i 32)))))
				(_type(_int ~STRING~15122 1 602(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int READ_MODE 11 1 602(_ent(_string \"std"\))))
				(_gen(_int FIFO_READ_LATENCY -2 1 603(_ent((i 1)))))
				(_gen(_int FULL_RESET_VALUE -2 1 604(_ent((i 0)))))
				(_type(_int ~STRING~15123 1 605(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int USE_ADV_FEATURES 12 1 605(_ent(_string \"0707"\))))
				(_gen(_int READ_DATA_WIDTH -2 1 606(_ent((i 32)))))
				(_gen(_int WR_DATA_COUNT_WIDTH -2 1 607(_ent((i 1)))))
				(_gen(_int PROG_FULL_THRESH -2 1 608(_ent((i 10)))))
				(_gen(_int RD_DATA_COUNT_WIDTH -2 1 609(_ent((i 1)))))
				(_gen(_int PROG_EMPTY_THRESH -2 1 610(_ent((i 10)))))
				(_type(_int ~STRING~15124 1 611(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int DOUT_RESET_VALUE 13 1 611(_ent(_string \"0"\))))
				(_type(_int ~STRING~15125 1 612(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int ECC_MODE 14 1 612(_ent(_string \"no_ecc"\))))
				(_gen(_int SIM_ASSERT_CHK -2 1 613(_ent((i 0)))))
				(_gen(_int WAKEUP_TIME -2 1 614(_ent((i 0)))))
				(_port(_int sleep -3 1 618(_ent (_in))))
				(_port(_int rst -3 1 619(_ent (_in))))
				(_port(_int wr_clk -3 1 620(_ent (_in))))
				(_port(_int wr_en -3 1 621(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WRITE_DATA_WIDTH-1~downto~0}~15127 1 622(_array -3((_dto c 7 i 0)))))
				(_port(_int din 15 1 622(_ent (_in))))
				(_port(_int full -3 1 623(_ent (_out))))
				(_port(_int prog_full -3 1 624(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{WR_DATA_COUNT_WIDTH-1~downto~0}~15129 1 625(_array -3((_dto c 8 i 0)))))
				(_port(_int wr_data_count 16 1 625(_ent (_out))))
				(_port(_int overflow -3 1 626(_ent (_out))))
				(_port(_int wr_rst_busy -3 1 627(_ent (_out))))
				(_port(_int almost_full -3 1 628(_ent (_out))))
				(_port(_int wr_ack -3 1 629(_ent (_out))))
				(_port(_int rd_en -3 1 630(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{READ_DATA_WIDTH-1~downto~0}~15131 1 631(_array -3((_dto c 9 i 0)))))
				(_port(_int dout 17 1 631(_ent (_out))))
				(_port(_int empty -3 1 632(_ent (_out))))
				(_port(_int prog_empty -3 1 633(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{RD_DATA_COUNT_WIDTH-1~downto~0}~15133 1 634(_array -3((_dto c 10 i 0)))))
				(_port(_int rd_data_count 18 1 634(_ent (_out))))
				(_port(_int underflow -3 1 635(_ent (_out))))
				(_port(_int rd_rst_busy -3 1 636(_ent (_out))))
				(_port(_int almost_empty -3 1 637(_ent (_out))))
				(_port(_int data_valid -3 1 638(_ent (_out))))
				(_port(_int injectsbiterr -3 1 639(_ent (_in))))
				(_port(_int injectdbiterr -3 1 640(_ent (_in))))
				(_port(_int sbiterr -3 1 641(_ent (_out))))
				(_port(_int dbiterr -3 1 642(_ent (_out))))
			)
		)
	)
	(_generate FAMILY_NOT_7 0 42239(_if 11)
		(_object
			(_prcs
				(line__42243(_arch 0 0 42243(_assignment(_alias((wr_rst_busy)(wr_rst_busy_sig)))(_simpleassign BUF)(_trgt(2))(_sens(31)))))
				(line__42244(_arch 1 0 42244(_assignment(_alias((rd_rst_busy)(rd_rst_busy_sig)))(_simpleassign BUF)(_trgt(3))(_sens(32)))))
			)
		)
	)
	(_generate FAMILY_7 0 42249(_if 12)
		(_object
			(_prcs
				(line__42253(_arch 2 0 42253(_assignment(_alias((wr_rst_busy)(_string \"0"\)))(_trgt(2)))))
				(line__42254(_arch 3 0 42254(_assignment(_alias((rd_rst_busy)(_string \"0"\)))(_trgt(3)))))
			)
		)
	)
	(_inst xpm_fifo_sync_inst 0 42265(_comp .xpm.VCOMPONENTS.xpm_fifo_sync)
		(_gen
			((FIFO_MEMORY_TYPE)(_string \"auto"\))
			((FIFO_WRITE_DEPTH)(_code 13))
			((WRITE_DATA_WIDTH)(_code 14))
			((READ_MODE)(_string \"fwft"\))
			((FIFO_READ_LATENCY)((i 0)))
			((FULL_RESET_VALUE)((i 0)))
			((USE_ADV_FEATURES)(_string \"1717"\))
			((READ_DATA_WIDTH)(_code 15))
			((WR_DATA_COUNT_WIDTH)(_code 16))
			((PROG_FULL_THRESH)((i 10)))
			((RD_DATA_COUNT_WIDTH)(_code 17))
			((PROG_EMPTY_THRESH)((i 10)))
			((DOUT_RESET_VALUE)(_string \"0"\))
			((ECC_MODE)(_string \"no_ecc"\))
			((WAKEUP_TIME)((i 0)))
		)
		(_port
			((sleep)(sleep))
			((rst)(rst))
			((wr_clk)(clk))
			((wr_en)(wr_en))
			((din)(din))
			((full)(full))
			((prog_full)(PROG_FULL))
			((wr_data_count)(sig_data_count))
			((overflow)(OVERFLOW))
			((wr_rst_busy)(wr_rst_busy_sig))
			((almost_full)(ALMOST_FULL))
			((wr_ack)(WR_ACK))
			((rd_en)(rd_en))
			((dout)(dout))
			((empty)(empty))
			((prog_empty)(PROG_EMPTY))
			((rd_data_count)(WR_DATA_COUNT))
			((underflow)(UNDERFLOW))
			((rd_rst_busy)(rd_rst_busy_sig))
			((almost_empty)(ALMOST_EMPTY))
			((data_valid)(VALID))
			((injectsbiterr)(GND))
			((injectdbiterr)(GND))
			((sbiterr)(SBITERR))
			((dbiterr)(DBITERR))
		)
		(_use(_ent xpm xpm_fifo_sync)
			(_gen
				((FIFO_MEMORY_TYPE)(_string \"auto"\))
				((ECC_MODE)(_string \"no_ecc"\))
				((SIM_ASSERT_CHK)((i 0)))
				((CASCADE_HEIGHT)((i 0)))
				((FIFO_WRITE_DEPTH)(_code 18))
				((WRITE_DATA_WIDTH)(_code 19))
				((WR_DATA_COUNT_WIDTH)(_code 20))
				((PROG_FULL_THRESH)((i 10)))
				((FULL_RESET_VALUE)((i 0)))
				((USE_ADV_FEATURES)(_string \"1717"\))
				((READ_MODE)(_string \"fwft"\))
				((FIFO_READ_LATENCY)((i 0)))
				((READ_DATA_WIDTH)(_code 21))
				((RD_DATA_COUNT_WIDTH)(_code 22))
				((PROG_EMPTY_THRESH)((i 10)))
				((DOUT_RESET_VALUE)(_string \"0"\))
				((WAKEUP_TIME)((i 0)))
			)
			(_port
				((sleep)(sleep))
				((rst)(rst))
				((wr_clk)(wr_clk))
				((wr_en)(wr_en))
				((din)(din))
				((full)(full))
				((prog_full)(prog_full))
				((wr_data_count)(wr_data_count))
				((overflow)(overflow))
				((wr_rst_busy)(wr_rst_busy))
				((almost_full)(almost_full))
				((wr_ack)(wr_ack))
				((rd_en)(rd_en))
				((dout)(dout))
				((empty)(empty))
				((prog_empty)(prog_empty))
				((rd_data_count)(rd_data_count))
				((underflow)(underflow))
				((rd_rst_busy)(rd_rst_busy))
				((almost_empty)(almost_empty))
				((data_valid)(data_valid))
				((injectsbiterr)(injectsbiterr))
				((injectdbiterr)(injectdbiterr))
				((sbiterr)(sbiterr))
				((dbiterr)(dbiterr))
			)
		)
	)
	(_object
		(_type(_int ~STRING~12 0 42027(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int C_FAMILY 0 0 42027(_ent gms(_string \"virtex7"\))))
		(_gen(_int C_FULL_FLAGS_RST_VAL -2 0 42028 \1\ (_ent((i 1)))))
		(_gen(_int UW_DATA_WIDTH -2 0 42029 \16\ (_ent gms((i 16)))))
		(_gen(_int UW_FIFO_DEPTH -2 0 42030 \1024\ (_ent gms((i 1024)))))
		(_port(_int rst -3 0 42035(_ent(_in((i 2))))))
		(_port(_int sleep -3 0 42037(_ent(_in((i 2))))))
		(_port(_int wr_rst_busy -3 0 42038(_ent(_out((i 2))))))
		(_port(_int rd_rst_busy -3 0 42039(_ent(_out((i 2))))))
		(_port(_int clk -3 0 42041(_ent(_in((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{UW_DATA_WIDTH-1~downto~0}~12 0 42042(_array -3((_dto c 23 i 0)))))
		(_port(_int din 1 0 42042(_ent(_in((_others(i 2)))))))
		(_port(_int wr_en -3 0 42043(_ent(_in((i 2))))))
		(_port(_int full -3 0 42044(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{clog2{uw_fifo_depth}-1~downto~0}~12 0 42045(_array -3((_dto c 24 i 0)))))
		(_port(_int data_count 2 0 42045(_ent(_out((_others(i 2)))))))
		(_port(_int rd_en -3 0 42048(_ent(_in((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{UW_DATA_WIDTH-1~downto~0}~122 0 42049(_array -3((_dto c 25 i 0)))))
		(_port(_int dout 3 0 42049(_ent(_out((_others(i 2)))))))
		(_port(_int empty -3 0 42050(_ent(_out((i 3))))))
		(_cnst(_int VCC -3 0 42063(_arch((i 3)))))
		(_cnst(_int clog2_uw_fifo_depth -2 0 42064(_arch gms(_code 26))))
		(_cnst(_int clog2_uw_fifo_depth_plus_1 -2 0 42065(_arch gms(_code 27))))
		(_type(_int ~STD_LOGIC_VECTOR{clog2_uw_fifo_depth-1~downto~0}~13 0 42067(_array -3((_dto c 28 i 0)))))
		(_sig(_int ZERO_pntr 4 0 42067(_arch(_uni((_others(i 2)))))))
		(_sig(_int GND -3 0 42068(_arch(_uni((i 2))))))
		(_sig(_int ALMOST_FULL -3 0 42069(_arch(_uni))))
		(_sig(_int WR_ACK -3 0 42070(_arch(_uni))))
		(_sig(_int OVERFLOW -3 0 42071(_arch(_uni))))
		(_sig(_int ALMOST_EMPTY -3 0 42072(_arch(_uni))))
		(_sig(_int VALID -3 0 42073(_arch(_uni))))
		(_sig(_int UNDERFLOW -3 0 42074(_arch(_uni))))
		(_sig(_int PROG_FULL -3 0 42075(_arch(_uni))))
		(_sig(_int PROG_EMPTY -3 0 42076(_arch(_uni))))
		(_sig(_int SBITERR -3 0 42077(_arch(_uni))))
		(_sig(_int DBITERR -3 0 42078(_arch(_uni))))
		(_sig(_int S_AXI_AWREADY -3 0 42079(_arch(_uni))))
		(_sig(_int S_AXI_WREADY -3 0 42080(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42081(_array -3((_dto i 3 i 0)))))
		(_sig(_int S_AXI_BID 5 0 42081(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2-1~downto~0}~13 0 42082(_array -3((_dto i 1 i 0)))))
		(_sig(_int S_AXI_BRESP 6 0 42082(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~downto~0}~13 0 42083(_array -3((_dto i 0 i 0)))))
		(_sig(_int S_AXI_BUSER 7 0 42083(_arch(_uni))))
		(_sig(_int S_AXI_BVALID -3 0 42084(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{clog2_uw_fifo_depth~downto~0}~13 0 42212(_array -3((_dto c 29 i 0)))))
		(_sig(_int WR_DATA_COUNT 8 0 42212(_arch(_uni))))
		(_sig(_int wr_rst_busy_sig -3 0 42215(_arch(_uni((i 2))))))
		(_sig(_int rd_rst_busy_sig -3 0 42216(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{clog2{uw_fifo_depth}~downto~0}~13 0 42219(_array -3((_dto c 30 i 0)))))
		(_sig(_int sig_data_count 9 0 42219(_arch(_uni((_others(i 2)))))))
		(_cnst(_int \clog2{uw_fifo_depth}\ -5 0 0(_int gms(_code 31))))
		(_prcs
			(line__42261(_arch 4 0 42261(_assignment(_trgt(8))(_sens(33(_range 32)))(_read(33(_range 33))))))
			(line__42262(_arch 5 0 42262(_assignment(_trgt(12)))))
			(line__42263(_arch 6 0 42263(_assignment(_alias((GND)(_string \"0"\)))(_trgt(13)))))
		)
		(_subprogram
			(_ext clog2(2 3))
		)
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(lib_pkg_v1_0_2(lib_pkg))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(.(axi_vdma_pkg))(xpm(VCOMPONENTS)))
	(_static
		(1953393003 3635301)
		(1953655158 3635301)
		(1769239137 14200)
		(1903065466)
		(1918988403 929980788)
	)
	(_model . xilinx 34 -1)
)
V 000044 55 7962          1580965287391 imp
(_unit VHDL(axi_vdma_sfifo_autord 0 43033(imp 0 43090))
	(_version vde)
	(_time 1580965287392 2020.02.05 23:01:27)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_vdma_v6_3/hdl/axi_vdma_v6_3_rfs.vhd\))
	(_parameters tan)
	(_code 212e752428767c347727742f357b242720247726222727)
	(_ent
		(_time 1580965287389)
	)
	(_inst I_SYNC_FIFOGEN_FIFO 0 43168(_ent lib_fifo_v1_0_14 sync_fifo_fg)
		(_gen
			((C_FAMILY)(_code 23))
			((C_DCOUNT_WIDTH)(_code 24))
			((C_ENABLE_RLOCS)(_code 25))
			((C_HAS_DCOUNT)(_code 26))
			((C_HAS_RD_ACK)(_code 27))
			((C_HAS_RD_ERR)(_code 28))
			((C_HAS_WR_ACK)(_code 29))
			((C_HAS_WR_ERR)(_code 30))
			((C_MEMORY_TYPE)(_code 31))
			((C_PORTS_DIFFER)(_code 32))
			((C_RD_ACK_LOW)(_code 33))
			((C_READ_DATA_WIDTH)(_code 34))
			((C_READ_DEPTH)(_code 35))
			((C_RD_ERR_LOW)(_code 36))
			((C_WR_ACK_LOW)(_code 37))
			((C_WR_ERR_LOW)(_code 38))
			((C_WRITE_DATA_WIDTH)(_code 39))
			((C_WRITE_DEPTH)(_code 40))
			((C_SYNCHRONIZER_STAGE)(_code 41))
			((C_XPM_FIFO)(_code 42))
		)
		(_port
			((Clk)(SFIFO_Clk))
			((Sinit)(SFIFO_Sinit))
			((Din)(write_data_lil_end))
			((Wr_en)(SFIFO_Wr_en))
			((Rd_en)(fifo_read_enable))
			((Dout)(read_data_lil_end))
			((Full)(SFIFO_Full))
			((Empty)(sig_SFIFO_empty))
			((Rd_ack)(sig_sfifo_rdack))
			((Wr_ack)(_open))
			((Rd_err)(_open))
			((Wr_err)(_open))
			((Data_count)(raw_data_cnt_lil_end))
		)
	)
	(_generate INCLUDE_ALMOST_EMPTY 0 43286(_if 43)
		(_object
			(_sig(_int raw_data_count_int_corr -1 0 43290(_arch(_uni((i 0))))))
			(_sig(_int raw_data_count_int_corr_minus1 -1 0 43291(_arch(_uni((i 0))))))
			(_prcs
				(CORRECT_RD_CNT_IAE(_arch 15 0 43307(_prcs(_simple)(_trgt(22)(23)(31)(32))(_sens(19)(24)(25)))))
				(line__43346(_arch 16 0 43346(_assignment(_trgt(20))(_sens(31)))))
				(line__43349(_arch 17 0 43349(_assignment(_trgt(21))(_sens(32)))))
			)
		)
	)
	(_generate OMIT_ALMOST_EMPTY 0 43367(_if 44)
		(_object
			(_sig(_int raw_data_count_int_corr -1 0 43371(_arch(_uni((i 0))))))
			(_prcs
				(line__43375(_arch 18 0 43375(_assignment(_alias((corrected_almost_empty)(_string \"0"\)))(_trgt(23)))))
				(CORRECT_RD_CNT(_arch 19 0 43389(_prcs(_simple)(_trgt(22)(33))(_sens(19)(24)(25)))))
				(line__43420(_arch 20 0 43420(_assignment(_trgt(20))(_sens(33)))))
			)
		)
	)
	(_generate INCLUDE_ALMOST_FULL 0 43440(_if 45)
		(_object
			(_cnst(_int ALMOST_FULL_VALUE -1 0 43444(_arch gms(_code 46))))
			(_prcs
				(line__43448(_arch 21 0 43448(_assignment(_trgt(10))(_sens(19)))))
			)
		)
	)
	(_generate OMIT_ALMOST_FULL 0 43468(_if 47)
		(_object
			(_prcs
				(line__43472(_arch 22 0 43472(_assignment(_alias((SFIFO_Almost_full)(_string \"0"\)))(_trgt(10)))))
			)
		)
	)
	(_object
		(_gen(_int C_DWIDTH -1 0 43035 \32\ (_ent gms((i 32)))))
		(_gen(_int C_DEPTH -1 0 43038 \128\ (_ent((i 128)))))
		(_gen(_int C_DATA_CNT_WIDTH -1 0 43041 \8\ (_ent gms((i 8)))))
		(_type(_int ~INTEGER~range~0~to~1~12 0 43044(_scalar (_to i 0 i 1))))
		(_gen(_int C_NEED_ALMOST_EMPTY 0 0 43044 \0\ (_ent gms((i 0)))))
		(_type(_int ~INTEGER~range~0~to~1~121 0 43047(_scalar (_to i 0 i 1))))
		(_gen(_int C_NEED_ALMOST_FULL 1 0 43047 \0\ (_ent gms((i 0)))))
		(_type(_int ~INTEGER~range~0~to~1~122 0 43050(_scalar (_to i 0 i 1))))
		(_gen(_int C_USE_BLKMEM 2 0 43050 \1\ (_ent((i 1)))))
		(_type(_int ~STRING~12 0 43055(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int C_FAMILY 3 0 43055(_ent(_string \"virtex7"\))))
		(_port(_int SFIFO_Sinit -3 0 43062(_ent(_in))))
		(_port(_int SFIFO_Clk -3 0 43063(_ent(_in)(_event))))
		(_port(_int SFIFO_Wr_en -3 0 43064(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_DWIDTH-1~downto~0}~12 0 43065(_array -3((_dto c 48 i 0)))))
		(_port(_int SFIFO_Din 4 0 43065(_ent(_in))))
		(_port(_int SFIFO_Rd_en -3 0 43066(_ent(_in))))
		(_port(_int SFIFO_Clr_Rd_Data_Valid -3 0 43067(_ent(_in))))
		(_port(_int SFIFO_DValid -3 0 43071(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_DWIDTH-1~downto~0}~124 0 43072(_array -3((_dto c 49 i 0)))))
		(_port(_int SFIFO_Dout 5 0 43072(_ent(_out))))
		(_port(_int SFIFO_Full -3 0 43073(_ent(_out))))
		(_port(_int SFIFO_Empty -3 0 43074(_ent(_out))))
		(_port(_int SFIFO_Almost_full -3 0 43075(_ent(_out))))
		(_port(_int SFIFO_Almost_empty -3 0 43076(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_DATA_CNT_WIDTH-1~downto~0}~12 0 43077(_array -3((_dto c 50 i 0)))))
		(_port(_int SFIFO_Rd_count 6 0 43077(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_DATA_CNT_WIDTH-1~downto~0}~126 0 43078(_array -3((_dto c 51 i 0)))))
		(_port(_int SFIFO_Rd_count_minus1 7 0 43078(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_DATA_CNT_WIDTH-1~downto~0}~128 0 43079(_array -3((_dto c 52 i 0)))))
		(_port(_int SFIFO_Wr_count 8 0 43079(_ent(_out))))
		(_port(_int SFIFO_Rd_ack -3 0 43080(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_DWIDTH-1~downto~0}~13 0 43101(_array -3((_dto c 53 i 0)))))
		(_sig(_int write_data_lil_end 9 0 43101(_arch(_uni((_others(i 2)))))))
		(_sig(_int read_data_lil_end 9 0 43102(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_DATA_CNT_WIDTH-1~downto~0}~13 0 43103(_array -3((_dto c 54 i 0)))))
		(_sig(_int raw_data_cnt_lil_end 10 0 43103(_arch(_uni((_others(i 2)))))))
		(_sig(_int raw_data_count_int -4 0 43104(_arch(_uni((i 0))))))
		(_sig(_int raw_data_count_corr 10 0 43105(_arch(_uni((_others(i 2)))))))
		(_sig(_int raw_data_count_corr_minus1 10 0 43106(_arch(_uni((_others(i 2)))))))
		(_sig(_int corrected_empty -3 0 43107(_arch(_uni((i 2))))))
		(_sig(_int corrected_almost_empty -3 0 43108(_arch(_uni((i 2))))))
		(_sig(_int sig_SFIFO_empty -3 0 43109(_arch(_uni((i 2))))))
		(_sig(_int sig_rddata_valid -3 0 43112(_arch(_uni((i 2))))))
		(_sig(_int hold_ff_q -3 0 43113(_arch(_uni((i 2))))))
		(_sig(_int ored_ack_ff_reset -3 0 43114(_arch(_uni((i 2))))))
		(_sig(_int autoread -3 0 43115(_arch(_uni((i 2))))))
		(_sig(_int sig_sfifo_rdack -3 0 43116(_arch(_uni((i 2))))))
		(_sig(_int fifo_read_enable -3 0 43117(_arch(_uni((i 2))))))
		(_prcs
			(line__43125(_arch 0 0 43125(_assignment(_trgt(16))(_sens(3)))))
			(line__43128(_arch 1 0 43128(_assignment(_trgt(7))(_sens(17)))))
			(line__43133(_arch 2 0 43133(_assignment(_alias((SFIFO_Rd_ack)(sig_sfifo_rdack)))(_simpleassign BUF)(_trgt(15))(_sens(29)))))
			(line__43135(_arch 3 0 43135(_assignment(_alias((SFIFO_Almost_empty)(corrected_almost_empty)))(_simpleassign BUF)(_trgt(11))(_sens(23)))))
			(line__43137(_arch 4 0 43137(_assignment(_alias((SFIFO_Empty)(corrected_empty)))(_simpleassign BUF)(_trgt(9))(_sens(22)))))
			(line__43139(_arch 5 0 43139(_assignment(_trgt(14))(_sens(18)))))
			(line__43142(_arch 6 0 43142(_assignment(_trgt(12))(_sens(20)))))
			(line__43145(_arch 7 0 43145(_assignment(_trgt(13))(_sens(21)))))
			(line__43149(_arch 8 0 43149(_assignment(_alias((SFIFO_DValid)(sig_rddata_valid)))(_simpleassign BUF)(_trgt(6))(_sens(25)))))
			(line__43152(_arch 9 0 43152(_assignment(_trgt(30))(_sens(28)(4)))))
			(line__43230(_arch 10 0 43230(_assignment(_trgt(27))(_sens(30)(0)(5)))))
			(line__43234(_arch 11 0 43234(_assignment(_trgt(25))(_sens(26)(29)))))
			(IMP_ACK_HOLD_FLOP(_arch 12 0 43249(_prcs(_trgt(26))(_sens(1)(25)(27))(_dssslsensitivity 1))))
			(line__43264(_arch 13 0 43264(_assignment(_trgt(28))(_sens(24)(25)))))
			(line__43270(_arch 14 0 43270(_assignment(_trgt(19))(_sens(18))(_mon))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(.(axi_vdma_pkg)))
	(_model . imp 55 -1)
)
V 000047 55 29852         1580965287404 xilinx
(_unit VHDL(axi_vdma_afifo_builtin 0 43560(xilinx 0 43596))
	(_version vde)
	(_time 1580965287405 2020.02.05 23:01:27)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_vdma_v6_3/hdl/axi_vdma_v6_3_rfs.vhd\))
	(_parameters tan)
	(_code 313e653538666c2467323162256b343730346737303737)
	(_ent
		(_time 1580965287399)
	)
	(_generate FAMILY_NOT_7 0 44135(_if 16)
		(_object
			(_prcs
				(line__44138(_arch 0 0 44138(_assignment(_alias((wr_rst_busy)(wr_rst_busy_sig)))(_simpleassign BUF)(_trgt(2))(_sens(135)))))
				(line__44139(_arch 1 0 44139(_assignment(_alias((rd_rst_busy)(rd_rst_busy_sig)))(_simpleassign BUF)(_trgt(3))(_sens(136)))))
				(line__44141(_arch 2 0 44141(_assignment(_alias((srst_i)(rst)))(_simpleassign BUF)(_trgt(138))(_sens(0)))))
				(line__44142(_arch 3 0 44142(_assignment(_alias((rst_i)(_string \"0"\)))(_trgt(137)))))
			)
		)
	)
	(_generate FAMILY_7 0 44146(_if 17)
		(_object
			(_prcs
				(line__44149(_arch 4 0 44149(_assignment(_alias((wr_rst_busy)(_string \"0"\)))(_trgt(2)))))
				(line__44150(_arch 5 0 44150(_assignment(_alias((rd_rst_busy)(_string \"0"\)))(_trgt(3)))))
				(line__44152(_arch 6 0 44152(_assignment(_alias((srst_i)(_string \"0"\)))(_trgt(138)))))
				(line__44153(_arch 7 0 44153(_assignment(_alias((rst_i)(rst)))(_simpleassign BUF)(_trgt(137))(_sens(0)))))
			)
		)
	)
	(_inst fg_builtin_fifo_inst 0 44164(_ent fifo_generator_v13_2_5 protected_b739615d3c41fd280daa5881fcb9783e580b19fb1ad444ceaad4686fab969164)
		(_gen
			((C_COMMON_CLOCK)(_code 18))
			((C_EN_SAFETY_CKT)(_code 19))
			((C_DATA_COUNT_WIDTH)(_code 20))
			((C_DIN_WIDTH)(_code 21))
			((C_DOUT_WIDTH)(_code 22))
			((C_FAMILY)(_code 23))
			((C_FULL_FLAGS_RST_VAL)(_code 24))
			((C_HAS_RST)(_code 25))
			((C_HAS_SRST)(_code 26))
			((C_IMPLEMENTATION_TYPE)(_code 27))
			((C_MEMORY_TYPE)(_code 28))
			((C_PRELOAD_LATENCY)(_code 29))
			((C_PRELOAD_REGS)(_code 30))
			((C_PRIM_FIFO_TYPE)(_code 31))
			((C_PROG_EMPTY_THRESH_ASSERT_VAL)(_code 32))
			((C_PROG_EMPTY_THRESH_NEGATE_VAL)(_code 33))
			((C_PROG_EMPTY_TYPE)(_code 34))
			((C_PROG_FULL_THRESH_ASSERT_VAL)(_code 35))
			((C_PROG_FULL_THRESH_NEGATE_VAL)(_code 36))
			((C_PROG_FULL_TYPE)(_code 37))
			((C_RD_DATA_COUNT_WIDTH)(_code 38))
			((C_RD_DEPTH)(_code 39))
			((C_RD_FREQ)(_code 40))
			((C_RD_PNTR_WIDTH)(_code 41))
			((C_WR_DATA_COUNT_WIDTH)(_code 42))
			((C_WR_DEPTH)(_code 43))
			((C_WR_FREQ)(_code 44))
			((C_WR_PNTR_WIDTH)(_code 45))
			((C_SYNCHRONIZER_STAGE)(_code 46))
			((C_INTERFACE_TYPE)(_code 47))
			((C_AXI_TYPE)(_code 48))
			((C_HAS_AXI_WR_CHANNEL)(_code 49))
			((C_HAS_AXI_RD_CHANNEL)(_code 50))
			((C_HAS_SLAVE_CE)(_code 51))
			((C_HAS_MASTER_CE)(_code 52))
			((C_ADD_NGC_CONSTRAINT)(_code 53))
			((C_USE_COMMON_OVERFLOW)(_code 54))
			((C_USE_COMMON_UNDERFLOW)(_code 55))
			((C_USE_DEFAULT_SETTINGS)(_code 56))
			((C_AXI_ID_WIDTH)(_code 57))
			((C_AXI_ADDR_WIDTH)(_code 58))
			((C_AXI_DATA_WIDTH)(_code 59))
			((C_AXI_LEN_WIDTH)(_code 60))
			((C_AXI_LOCK_WIDTH)(_code 61))
			((C_HAS_AXI_ID)(_code 62))
			((C_HAS_AXI_AWUSER)(_code 63))
			((C_HAS_AXI_WUSER)(_code 64))
			((C_HAS_AXI_BUSER)(_code 65))
			((C_HAS_AXI_ARUSER)(_code 66))
			((C_HAS_AXI_RUSER)(_code 67))
			((C_AXI_ARUSER_WIDTH)(_code 68))
			((C_AXI_AWUSER_WIDTH)(_code 69))
			((C_AXI_WUSER_WIDTH)(_code 70))
			((C_AXI_BUSER_WIDTH)(_code 71))
			((C_AXI_RUSER_WIDTH)(_code 72))
			((C_HAS_AXIS_TDATA)(_code 73))
			((C_HAS_AXIS_TID)(_code 74))
			((C_HAS_AXIS_TDEST)(_code 75))
			((C_HAS_AXIS_TUSER)(_code 76))
			((C_HAS_AXIS_TREADY)(_code 77))
			((C_HAS_AXIS_TLAST)(_code 78))
			((C_HAS_AXIS_TSTRB)(_code 79))
			((C_HAS_AXIS_TKEEP)(_code 80))
			((C_AXIS_TDATA_WIDTH)(_code 81))
			((C_AXIS_TID_WIDTH)(_code 82))
			((C_AXIS_TDEST_WIDTH)(_code 83))
			((C_AXIS_TUSER_WIDTH)(_code 84))
			((C_AXIS_TSTRB_WIDTH)(_code 85))
			((C_AXIS_TKEEP_WIDTH)(_code 86))
			((C_WACH_TYPE)(_code 87))
			((C_WDCH_TYPE)(_code 88))
			((C_WRCH_TYPE)(_code 89))
			((C_RACH_TYPE)(_code 90))
			((C_RDCH_TYPE)(_code 91))
			((C_AXIS_TYPE)(_code 92))
			((C_IMPLEMENTATION_TYPE_WACH)(_code 93))
			((C_IMPLEMENTATION_TYPE_WDCH)(_code 94))
			((C_IMPLEMENTATION_TYPE_WRCH)(_code 95))
			((C_IMPLEMENTATION_TYPE_RACH)(_code 96))
			((C_IMPLEMENTATION_TYPE_RDCH)(_code 97))
			((C_IMPLEMENTATION_TYPE_AXIS)(_code 98))
			((C_APPLICATION_TYPE_WACH)(_code 99))
			((C_APPLICATION_TYPE_WDCH)(_code 100))
			((C_APPLICATION_TYPE_WRCH)(_code 101))
			((C_APPLICATION_TYPE_RACH)(_code 102))
			((C_APPLICATION_TYPE_RDCH)(_code 103))
			((C_APPLICATION_TYPE_AXIS)(_code 104))
			((C_USE_ECC_WACH)(_code 105))
			((C_USE_ECC_WDCH)(_code 106))
			((C_USE_ECC_WRCH)(_code 107))
			((C_USE_ECC_RACH)(_code 108))
			((C_USE_ECC_RDCH)(_code 109))
			((C_USE_ECC_AXIS)(_code 110))
			((C_ERROR_INJECTION_TYPE_WACH)(_code 111))
			((C_ERROR_INJECTION_TYPE_WDCH)(_code 112))
			((C_ERROR_INJECTION_TYPE_WRCH)(_code 113))
			((C_ERROR_INJECTION_TYPE_RACH)(_code 114))
			((C_ERROR_INJECTION_TYPE_RDCH)(_code 115))
			((C_ERROR_INJECTION_TYPE_AXIS)(_code 116))
			((C_DIN_WIDTH_WACH)(_code 117))
			((C_DIN_WIDTH_WDCH)(_code 118))
			((C_DIN_WIDTH_WRCH)(_code 119))
			((C_DIN_WIDTH_RACH)(_code 120))
			((C_DIN_WIDTH_RDCH)(_code 121))
			((C_DIN_WIDTH_AXIS)(_code 122))
			((C_WR_DEPTH_WACH)(_code 123))
			((C_WR_DEPTH_WDCH)(_code 124))
			((C_WR_DEPTH_WRCH)(_code 125))
			((C_WR_DEPTH_RACH)(_code 126))
			((C_WR_DEPTH_RDCH)(_code 127))
			((C_WR_DEPTH_AXIS)(_code 128))
			((C_WR_PNTR_WIDTH_WACH)(_code 129))
			((C_WR_PNTR_WIDTH_WDCH)(_code 130))
			((C_WR_PNTR_WIDTH_WRCH)(_code 131))
			((C_WR_PNTR_WIDTH_RACH)(_code 132))
			((C_WR_PNTR_WIDTH_RDCH)(_code 133))
			((C_WR_PNTR_WIDTH_AXIS)(_code 134))
			((C_HAS_DATA_COUNTS_WACH)(_code 135))
			((C_HAS_DATA_COUNTS_WDCH)(_code 136))
			((C_HAS_DATA_COUNTS_WRCH)(_code 137))
			((C_HAS_DATA_COUNTS_RACH)(_code 138))
			((C_HAS_DATA_COUNTS_RDCH)(_code 139))
			((C_HAS_DATA_COUNTS_AXIS)(_code 140))
			((C_HAS_PROG_FLAGS_WACH)(_code 141))
			((C_HAS_PROG_FLAGS_WDCH)(_code 142))
			((C_HAS_PROG_FLAGS_WRCH)(_code 143))
			((C_HAS_PROG_FLAGS_RACH)(_code 144))
			((C_HAS_PROG_FLAGS_RDCH)(_code 145))
			((C_HAS_PROG_FLAGS_AXIS)(_code 146))
			((C_PROG_FULL_TYPE_WACH)(_code 147))
			((C_PROG_FULL_TYPE_WDCH)(_code 148))
			((C_PROG_FULL_TYPE_WRCH)(_code 149))
			((C_PROG_FULL_TYPE_RACH)(_code 150))
			((C_PROG_FULL_TYPE_RDCH)(_code 151))
			((C_PROG_FULL_TYPE_AXIS)(_code 152))
			((C_PROG_FULL_THRESH_ASSERT_VAL_WACH)(_code 153))
			((C_PROG_FULL_THRESH_ASSERT_VAL_WDCH)(_code 154))
			((C_PROG_FULL_THRESH_ASSERT_VAL_WRCH)(_code 155))
			((C_PROG_FULL_THRESH_ASSERT_VAL_RACH)(_code 156))
			((C_PROG_FULL_THRESH_ASSERT_VAL_RDCH)(_code 157))
			((C_PROG_FULL_THRESH_ASSERT_VAL_AXIS)(_code 158))
			((C_PROG_EMPTY_TYPE_WACH)(_code 159))
			((C_PROG_EMPTY_TYPE_WDCH)(_code 160))
			((C_PROG_EMPTY_TYPE_WRCH)(_code 161))
			((C_PROG_EMPTY_TYPE_RACH)(_code 162))
			((C_PROG_EMPTY_TYPE_RDCH)(_code 163))
			((C_PROG_EMPTY_TYPE_AXIS)(_code 164))
			((C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH)(_code 165))
			((C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH)(_code 166))
			((C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH)(_code 167))
			((C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH)(_code 168))
			((C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH)(_code 169))
			((C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS)(_code 170))
			((C_REG_SLICE_MODE_WACH)(_code 171))
			((C_REG_SLICE_MODE_WDCH)(_code 172))
			((C_REG_SLICE_MODE_WRCH)(_code 173))
			((C_REG_SLICE_MODE_RACH)(_code 174))
			((C_REG_SLICE_MODE_RDCH)(_code 175))
			((C_REG_SLICE_MODE_AXIS)(_code 176))
		)
		(_port
			((backup)(GND))
			((backup_marker)(GND))
			((clk)(GND))
			((rst)(rst_i))
			((srst)(srst_i))
			((wr_clk)(wr_clk))
			((wr_rst)(GND))
			((rd_clk)(rd_clk))
			((rd_rst)(GND))
			((wr_en)(wr_en))
			((rd_en)(rd_en))
			((din)(din))
			((prog_empty_thresh)(ZERO_pntr))
			((prog_empty_thresh_assert)(ZERO_pntr))
			((prog_empty_thresh_negate)(ZERO_pntr))
			((prog_full_thresh)(ZERO_pntr))
			((prog_full_thresh_assert)(ZERO_pntr))
			((prog_full_thresh_negate)(ZERO_pntr))
			((int_clk)(GND))
			((injectdbiterr)(GND))
			((injectsbiterr)(GND))
			((sleep)(sleep))
			((full)(full))
			((almost_full)(ALMOST_FULL))
			((wr_ack)(WR_ACK))
			((overflow)(OVERFLOW))
			((empty)(empty))
			((almost_empty)(ALMOST_EMPTY))
			((valid)(VALID))
			((underflow)(UNDERFLOW))
			((dout)(dout))
			((data_count)(DATA_COUNT))
			((rd_data_count)(RD_DATA_COUNT))
			((wr_data_count)(WR_DATA_COUNT))
			((prog_full)(PROG_FULL))
			((prog_empty)(PROG_EMPTY))
			((sbiterr)(SBITERR))
			((dbiterr)(DBITERR))
			((wr_rst_busy)(wr_rst_busy_sig))
			((rd_rst_busy)(rd_rst_busy_sig))
			((m_aclk)(_code 177))
			((s_aclk)(_code 178))
			((m_aclk_en)(_code 179))
			((s_aclk_en)(_code 180))
			((s_aresetn)(_code 181))
			((s_axi_awid)(_code 182))
			((s_axi_awaddr)(_code 183))
			((s_axi_awlen)(_code 184))
			((s_axi_awsize)(_code 185))
			((s_axi_awburst)(_code 186))
			((s_axi_awlock)(_code 187))
			((s_axi_awcache)(_code 188))
			((s_axi_awprot)(_code 189))
			((s_axi_awqos)(_code 190))
			((s_axi_awregion)(_code 191))
			((s_axi_awuser)(_code 192))
			((s_axi_awvalid)(_code 193))
			((s_axi_awready)(S_AXI_AWREADY))
			((s_axi_wid)(_code 194))
			((s_axi_wdata)(_code 195))
			((s_axi_wstrb)(_code 196))
			((s_axi_wuser)(_code 197))
			((s_axi_wlast)(_code 198))
			((s_axi_wvalid)(_code 199))
			((s_axi_bready)(_code 200))
			((s_axi_wready)(S_AXI_WREADY))
			((s_axi_bvalid)(S_AXI_BVALID))
			((s_axi_bid)(S_AXI_BID))
			((s_axi_bresp)(S_AXI_BRESP))
			((s_axi_buser)(S_AXI_BUSER))
			((m_axi_awid)(M_AXI_AWID))
			((m_axi_awaddr)(M_AXI_AWADDR))
			((m_axi_awlen)(M_AXI_AWLEN))
			((m_axi_awsize)(M_AXI_AWSIZE))
			((m_axi_awburst)(M_AXI_AWBURST))
			((m_axi_awlock)(M_AXI_AWLOCK))
			((m_axi_awcache)(M_AXI_AWCACHE))
			((m_axi_awprot)(M_AXI_AWPROT))
			((m_axi_awqos)(M_AXI_AWQOS))
			((m_axi_awregion)(M_AXI_AWREGION))
			((m_axi_awuser)(M_AXI_AWUSER))
			((m_axi_awvalid)(M_AXI_AWVALID))
			((m_axi_awready)(_code 201))
			((m_axi_wid)(M_AXI_WID))
			((m_axi_wdata)(M_AXI_WDATA))
			((m_axi_wstrb)(M_AXI_WSTRB))
			((m_axi_wlast)(M_AXI_WLAST))
			((m_axi_wuser)(M_AXI_WUSER))
			((m_axi_wvalid)(M_AXI_WVALID))
			((m_axi_wready)(_code 202))
			((m_axi_bid)(_code 203))
			((m_axi_bresp)(_code 204))
			((m_axi_buser)(_code 205))
			((m_axi_bvalid)(_code 206))
			((m_axi_bready)(M_AXI_BREADY))
			((s_axi_arid)(_code 207))
			((s_axi_araddr)(_code 208))
			((s_axi_arlen)(_code 209))
			((s_axi_arsize)(_code 210))
			((s_axi_arburst)(_code 211))
			((s_axi_arlock)(_code 212))
			((s_axi_arcache)(_code 213))
			((s_axi_arprot)(_code 214))
			((s_axi_arqos)(_code 215))
			((s_axi_arregion)(_code 216))
			((s_axi_aruser)(_code 217))
			((s_axi_arvalid)(_code 218))
			((s_axi_arready)(S_AXI_ARREADY))
			((s_axi_rid)(S_AXI_RID))
			((s_axi_rdata)(S_AXI_RDATA))
			((s_axi_rresp)(S_AXI_RRESP))
			((s_axi_rlast)(S_AXI_RLAST))
			((s_axi_ruser)(S_AXI_RUSER))
			((s_axi_rvalid)(S_AXI_RVALID))
			((s_axi_rready)(_code 219))
			((m_axi_arid)(M_AXI_ARID))
			((m_axi_araddr)(M_AXI_ARADDR))
			((m_axi_arlen)(M_AXI_ARLEN))
			((m_axi_arsize)(M_AXI_ARSIZE))
			((m_axi_arburst)(M_AXI_ARBURST))
			((m_axi_arlock)(M_AXI_ARLOCK))
			((m_axi_arcache)(M_AXI_ARCACHE))
			((m_axi_arprot)(M_AXI_ARPROT))
			((m_axi_arqos)(M_AXI_ARQOS))
			((m_axi_arregion)(M_AXI_ARREGION))
			((m_axi_aruser)(M_AXI_ARUSER))
			((m_axi_arvalid)(M_AXI_ARVALID))
			((m_axi_arready)(_code 220))
			((m_axi_rid)(_code 221))
			((m_axi_rdata)(_code 222))
			((m_axi_rresp)(_code 223))
			((m_axi_rlast)(_code 224))
			((m_axi_ruser)(_code 225))
			((m_axi_rvalid)(_code 226))
			((m_axi_rready)(M_AXI_RREADY))
			((s_axis_tvalid)(_code 227))
			((s_axis_tready)(S_AXIS_TREADY))
			((s_axis_tdata)(_code 228))
			((s_axis_tstrb)(_code 229))
			((s_axis_tkeep)(_code 230))
			((s_axis_tlast)(_code 231))
			((s_axis_tid)(_code 232))
			((s_axis_tdest)(_code 233))
			((s_axis_tuser)(_code 234))
			((m_axis_tvalid)(M_AXIS_TVALID))
			((m_axis_tready)(_code 235))
			((m_axis_tdata)(M_AXIS_TDATA))
			((m_axis_tstrb)(M_AXIS_TSTRB))
			((m_axis_tkeep)(M_AXIS_TKEEP))
			((m_axis_tlast)(M_AXIS_TLAST))
			((m_axis_tid)(M_AXIS_TID))
			((m_axis_tdest)(M_AXIS_TDEST))
			((m_axis_tuser)(M_AXIS_TUSER))
			((axi_aw_injectsbiterr)(_code 236))
			((axi_aw_injectdbiterr)(_code 237))
			((axi_aw_prog_full_thresh)(_code 238))
			((axi_aw_prog_empty_thresh)(_code 239))
			((axi_aw_data_count)(AXI_AW_DATA_COUNT))
			((axi_aw_wr_data_count)(AXI_AW_WR_DATA_COUNT))
			((axi_aw_rd_data_count)(AXI_AW_RD_DATA_COUNT))
			((axi_aw_sbiterr)(AXI_AW_SBITERR))
			((axi_aw_dbiterr)(AXI_AW_DBITERR))
			((axi_aw_overflow)(AXI_AW_OVERFLOW))
			((axi_aw_underflow)(AXI_AW_UNDERFLOW))
			((axi_aw_prog_full)(AXI_AW_PROG_FULL))
			((axi_aw_prog_empty)(AXI_AW_PROG_EMPTY))
			((axi_w_injectsbiterr)(_code 240))
			((axi_w_injectdbiterr)(_code 241))
			((axi_w_prog_full_thresh)(_code 242))
			((axi_w_prog_empty_thresh)(_code 243))
			((axi_w_data_count)(AXI_W_DATA_COUNT))
			((axi_w_wr_data_count)(AXI_W_WR_DATA_COUNT))
			((axi_w_rd_data_count)(AXI_W_RD_DATA_COUNT))
			((axi_w_sbiterr)(AXI_W_SBITERR))
			((axi_w_dbiterr)(AXI_W_DBITERR))
			((axi_w_overflow)(AXI_W_OVERFLOW))
			((axi_w_underflow)(AXI_W_UNDERFLOW))
			((axi_w_prog_full)(AXI_W_PROG_FULL))
			((axi_w_prog_empty)(AXI_W_PROG_EMPTY))
			((axi_b_injectsbiterr)(_code 244))
			((axi_b_injectdbiterr)(_code 245))
			((axi_b_prog_full_thresh)(_code 246))
			((axi_b_prog_empty_thresh)(_code 247))
			((axi_b_data_count)(AXI_B_DATA_COUNT))
			((axi_b_wr_data_count)(AXI_B_WR_DATA_COUNT))
			((axi_b_rd_data_count)(AXI_B_RD_DATA_COUNT))
			((axi_b_sbiterr)(AXI_B_SBITERR))
			((axi_b_dbiterr)(AXI_B_DBITERR))
			((axi_b_overflow)(AXI_B_OVERFLOW))
			((axi_b_underflow)(AXI_B_UNDERFLOW))
			((axi_b_prog_full)(AXI_B_PROG_FULL))
			((axi_b_prog_empty)(AXI_B_PROG_EMPTY))
			((axi_ar_injectsbiterr)(_code 248))
			((axi_ar_injectdbiterr)(_code 249))
			((axi_ar_prog_full_thresh)(_code 250))
			((axi_ar_prog_empty_thresh)(_code 251))
			((axi_ar_data_count)(AXI_AR_DATA_COUNT))
			((axi_ar_wr_data_count)(AXI_AR_WR_DATA_COUNT))
			((axi_ar_rd_data_count)(AXI_AR_RD_DATA_COUNT))
			((axi_ar_sbiterr)(AXI_AR_SBITERR))
			((axi_ar_dbiterr)(AXI_AR_DBITERR))
			((axi_ar_overflow)(AXI_AR_OVERFLOW))
			((axi_ar_underflow)(AXI_AR_UNDERFLOW))
			((axi_ar_prog_full)(AXI_AR_PROG_FULL))
			((axi_ar_prog_empty)(AXI_AR_PROG_EMPTY))
			((axi_r_injectsbiterr)(_code 252))
			((axi_r_injectdbiterr)(_code 253))
			((axi_r_prog_full_thresh)(_code 254))
			((axi_r_prog_empty_thresh)(_code 255))
			((axi_r_data_count)(AXI_R_DATA_COUNT))
			((axi_r_wr_data_count)(AXI_R_WR_DATA_COUNT))
			((axi_r_rd_data_count)(AXI_R_RD_DATA_COUNT))
			((axi_r_sbiterr)(AXI_R_SBITERR))
			((axi_r_dbiterr)(AXI_R_DBITERR))
			((axi_r_overflow)(AXI_R_OVERFLOW))
			((axi_r_underflow)(AXI_R_UNDERFLOW))
			((axi_r_prog_full)(AXI_R_PROG_FULL))
			((axi_r_prog_empty)(AXI_R_PROG_EMPTY))
			((axis_injectsbiterr)(_code 256))
			((axis_injectdbiterr)(_code 257))
			((axis_prog_full_thresh)(_code 258))
			((axis_prog_empty_thresh)(_code 259))
			((axis_data_count)(AXIS_DATA_COUNT))
			((axis_wr_data_count)(AXIS_WR_DATA_COUNT))
			((axis_rd_data_count)(AXIS_RD_DATA_COUNT))
			((axis_sbiterr)(AXIS_SBITERR))
			((axis_dbiterr)(AXIS_DBITERR))
			((axis_overflow)(AXIS_OVERFLOW))
			((axis_underflow)(AXIS_UNDERFLOW))
			((axis_prog_full)(AXIS_PROG_FULL))
			((axis_prog_empty)(AXIS_PROG_EMPTY))
		)
	)
	(_object
		(_type(_int ~STRING~12 0 43565(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int PL_FIFO_TYPE 0 0 43565(_ent gms(_string \"BLOCK_RAM"\))))
		(_type(_int ~STRING~121 0 43566(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int PL_READ_MODE 1 0 43566(_ent gms(_string \"STANDARD"\))))
		(_type(_int ~STRING~122 0 43567(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int PL_FASTER_CLOCK 2 0 43567(_ent gms(_string \"WR_CLK"\))))
		(_gen(_int PL_FULL_FLAGS_RST_VAL -2 0 43568 \1\ (_ent((i 1)))))
		(_gen(_int PL_DATA_WIDTH -2 0 43569 \16\ (_ent gms((i 16)))))
		(_type(_int ~STRING~123 0 43570(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int C_FAMILY 3 0 43570(_ent gms(_string \"virtex7"\))))
		(_gen(_int PL_FIFO_DEPTH -2 0 43571 \1024\ (_ent gms((i 1024)))))
		(_port(_int rst -3 0 43576(_ent(_in((i 2))))))
		(_port(_int sleep -3 0 43578(_ent(_in((i 2))))))
		(_port(_int wr_rst_busy -3 0 43579(_ent(_out((i 2))))))
		(_port(_int rd_rst_busy -3 0 43580(_ent(_out((i 2))))))
		(_port(_int wr_clk -3 0 43582(_ent(_in((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{PL_DATA_WIDTH-1~downto~0}~12 0 43583(_array -3((_dto c 260 i 0)))))
		(_port(_int din 4 0 43583(_ent(_in((_others(i 2)))))))
		(_port(_int wr_en -3 0 43584(_ent(_in((i 2))))))
		(_port(_int full -3 0 43585(_ent(_out((i 2))))))
		(_port(_int rd_clk -3 0 43588(_ent(_in((i 2))))))
		(_port(_int rd_en -3 0 43589(_ent(_in((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{PL_DATA_WIDTH-1~downto~0}~125 0 43590(_array -3((_dto c 261 i 0)))))
		(_port(_int dout 5 0 43590(_ent(_out((_others(i 2)))))))
		(_port(_int empty -3 0 43591(_ent(_out((i 3))))))
		(_cnst(_int lower_limit -2 0 43610(_int((i 1)))))
		(_cnst(_int upper_limit -2 0 43611(_int((i 8)))))
		(_type(_int ~STRING{1~to~6}~13 0 43762(_array -1((_to i 1 i 6)))))
		(_cnst(_int VCC -3 0 43892(_arch((i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~downto~0}~13 0 43894(_array -3((_dto i 0 i 0)))))
		(_cnst(_int ZERO1 7 0 43894(_arch((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 43895(_array -3((_dto i 1 i 0)))))
		(_cnst(_int ZERO2 8 0 43895(_arch((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 43896(_array -3((_dto i 2 i 0)))))
		(_cnst(_int ZERO3 9 0 43896(_arch((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 43897(_array -3((_dto i 3 i 0)))))
		(_cnst(_int ZERO4 10 0 43897(_arch((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43898(_array -3((_dto i 7 i 0)))))
		(_cnst(_int ZERO8 11 0 43898(_arch((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 43899(_array -3((_dto i 15 i 0)))))
		(_cnst(_int ZERO16 12 0 43899(_arch((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43900(_array -3((_dto i 31 i 0)))))
		(_cnst(_int ZERO32 13 0 43900(_arch((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 43901(_array -3((_dto i 63 i 0)))))
		(_cnst(_int ZERO64 14 0 43901(_arch((_others(i 2))))))
		(_cnst(_int C_PRELOAD_LATENCY -2 0 43904(_arch gms(_code 262))))
		(_cnst(_int C_PRELOAD_REGS -2 0 43905(_arch gms(_code 263))))
		(_cnst(_int C_WR_FREQ -2 0 43906(_arch gms(_code 264))))
		(_cnst(_int C_RD_FREQ -2 0 43907(_arch gms(_code 265))))
		(_cnst(_int C_MEMORY_TYPE -2 0 43909(_arch gms(_code 266))))
		(_cnst(_int C_IMPLEMENTATION_TYPE -2 0 43913(_arch gms(_code 267))))
		(_type(_int ~STRING~13 0 43917(_array -1((_uto i 1 i 2147483647)))))
		(_cnst(_int PRIM_FIFO_TYPE 15 0 43917(_arch gms(_code 268))))
		(_type(_int ~STRING~131 0 43918(_array -1((_uto i 1 i 2147483647)))))
		(_cnst(_int C_PRIM_FIFO_TYPE 16 0 43918(_arch gms(_code 269))))
		(_cnst(_int IS_FIFO_TYPE_VLD -2 0 43928(_arch gms(_code 270))))
		(_cnst(_int IS_READ_MODE_VLD -2 0 43931(_arch gms(_code 271))))
		(_cnst(_int IS_DATA_WIDTH_VLD -2 0 43933(_arch gms(_code 272))))
		(_cnst(_int IS_FIFO_DEPTH_VLD -2 0 43934(_arch gms(_code 273))))
		(_cnst(_int VLD_BI_DEPTH -2 0 43939(_arch gms(_code 274))))
		(_cnst(_int IS_BI_DEPTH_VLD -2 0 43943(_arch gms(_code 275))))
		(_cnst(_int log2roundup_pl_fifo_depth -2 0 43944(_arch gms(_code 276))))
		(_cnst(_int PROG_FULL_THRESH_ASSERT_VAL_1 -2 0 43945(_arch gms(_code 277))))
		(_cnst(_int PROG_FULL_THRESH_NEGATE_VAL_1 -2 0 43946(_arch gms(_code 278))))
		(_cnst(_int SYNC_RST_PORT -2 0 43951(_arch gms(_code 279))))
		(_cnst(_int ASYNC_RST_PORT -2 0 43952(_arch gms(_code 280))))
		(_type(_int ~STD_LOGIC_VECTOR{log2roundup_pl_fifo_depth-1~downto~0}~13 0 43954(_array -3((_dto c 281 i 0)))))
		(_sig(_int ZERO_pntr 17 0 43954(_arch(_uni((_others(i 2)))))))
		(_sig(_int GND -3 0 43955(_arch(_uni((i 2))))))
		(_sig(_int ALMOST_FULL -3 0 43956(_arch(_uni))))
		(_sig(_int WR_ACK -3 0 43957(_arch(_uni))))
		(_sig(_int OVERFLOW -3 0 43958(_arch(_uni))))
		(_sig(_int ALMOST_EMPTY -3 0 43959(_arch(_uni))))
		(_sig(_int VALID -3 0 43960(_arch(_uni))))
		(_sig(_int UNDERFLOW -3 0 43961(_arch(_uni))))
		(_sig(_int PROG_FULL -3 0 43962(_arch(_uni))))
		(_sig(_int PROG_EMPTY -3 0 43963(_arch(_uni))))
		(_sig(_int SBITERR -3 0 43964(_arch(_uni))))
		(_sig(_int DBITERR -3 0 43965(_arch(_uni))))
		(_sig(_int S_AXI_AWREADY -3 0 43966(_arch(_uni))))
		(_sig(_int S_AXI_WREADY -3 0 43967(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~133 0 43968(_array -3((_dto i 3 i 0)))))
		(_sig(_int S_AXI_BID 18 0 43968(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2-1~downto~0}~13 0 43969(_array -3((_dto i 1 i 0)))))
		(_sig(_int S_AXI_BRESP 19 0 43969(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~downto~0}~135 0 43970(_array -3((_dto i 0 i 0)))))
		(_sig(_int S_AXI_BUSER 20 0 43970(_arch(_uni))))
		(_sig(_int S_AXI_BVALID -3 0 43971(_arch(_uni))))
		(_sig(_int M_AXI_AWID 18 0 43974(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~137 0 43975(_array -3((_dto i 31 i 0)))))
		(_sig(_int M_AXI_AWADDR 21 0 43975(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{8-1~downto~0}~13 0 43976(_array -3((_dto i 7 i 0)))))
		(_sig(_int M_AXI_AWLEN 22 0 43976(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3-1~downto~0}~13 0 43977(_array -3((_dto i 2 i 0)))))
		(_sig(_int M_AXI_AWSIZE 23 0 43977(_arch(_uni))))
		(_sig(_int M_AXI_AWBURST 19 0 43978(_arch(_uni))))
		(_sig(_int M_AXI_AWLOCK 19 0 43979(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4-1~downto~0}~13 0 43980(_array -3((_dto i 3 i 0)))))
		(_sig(_int M_AXI_AWCACHE 24 0 43980(_arch(_uni))))
		(_sig(_int M_AXI_AWPROT 23 0 43981(_arch(_uni))))
		(_sig(_int M_AXI_AWQOS 24 0 43982(_arch(_uni))))
		(_sig(_int M_AXI_AWREGION 24 0 43983(_arch(_uni))))
		(_sig(_int M_AXI_AWUSER 20 0 43984(_arch(_uni))))
		(_sig(_int M_AXI_AWVALID -3 0 43985(_arch(_uni))))
		(_sig(_int M_AXI_WID 18 0 43986(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~139 0 43987(_array -3((_dto i 63 i 0)))))
		(_sig(_int M_AXI_WDATA 25 0 43987(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1311 0 43988(_array -3((_dto i 7 i 0)))))
		(_sig(_int M_AXI_WSTRB 26 0 43988(_arch(_uni))))
		(_sig(_int M_AXI_WLAST -3 0 43989(_arch(_uni))))
		(_sig(_int M_AXI_WUSER 20 0 43990(_arch(_uni))))
		(_sig(_int M_AXI_WVALID -3 0 43991(_arch(_uni))))
		(_sig(_int M_AXI_BREADY -3 0 43992(_arch(_uni))))
		(_sig(_int S_AXI_ARREADY -3 0 43995(_arch(_uni))))
		(_sig(_int S_AXI_RID 18 0 43996(_arch(_uni))))
		(_sig(_int S_AXI_RDATA 25 0 43997(_arch(_uni))))
		(_sig(_int S_AXI_RRESP 19 0 43998(_arch(_uni))))
		(_sig(_int S_AXI_RLAST -3 0 43999(_arch(_uni))))
		(_sig(_int S_AXI_RUSER 20 0 44000(_arch(_uni))))
		(_sig(_int S_AXI_RVALID -3 0 44001(_arch(_uni))))
		(_sig(_int M_AXI_ARID 18 0 44004(_arch(_uni))))
		(_sig(_int M_AXI_ARADDR 21 0 44005(_arch(_uni))))
		(_sig(_int M_AXI_ARLEN 22 0 44006(_arch(_uni))))
		(_sig(_int M_AXI_ARSIZE 23 0 44007(_arch(_uni))))
		(_sig(_int M_AXI_ARBURST 19 0 44008(_arch(_uni))))
		(_sig(_int M_AXI_ARLOCK 19 0 44009(_arch(_uni))))
		(_sig(_int M_AXI_ARCACHE 24 0 44010(_arch(_uni))))
		(_sig(_int M_AXI_ARPROT 23 0 44011(_arch(_uni))))
		(_sig(_int M_AXI_ARQOS 24 0 44012(_arch(_uni))))
		(_sig(_int M_AXI_ARREGION 24 0 44013(_arch(_uni))))
		(_sig(_int M_AXI_ARUSER 20 0 44014(_arch(_uni))))
		(_sig(_int M_AXI_ARVALID -3 0 44015(_arch(_uni))))
		(_sig(_int M_AXI_RREADY -3 0 44016(_arch(_uni))))
		(_sig(_int S_AXIS_TREADY -3 0 44019(_arch(_uni))))
		(_sig(_int M_AXIS_TVALID -3 0 44022(_arch(_uni))))
		(_sig(_int M_AXIS_TDATA 25 0 44023(_arch(_uni))))
		(_sig(_int M_AXIS_TSTRB 18 0 44024(_arch(_uni))))
		(_sig(_int M_AXIS_TKEEP 18 0 44025(_arch(_uni))))
		(_sig(_int M_AXIS_TLAST -3 0 44026(_arch(_uni))))
		(_sig(_int M_AXIS_TID 26 0 44027(_arch(_uni))))
		(_sig(_int M_AXIS_TDEST 18 0 44028(_arch(_uni))))
		(_sig(_int M_AXIS_TUSER 18 0 44029(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 44032(_array -3((_dto i 4 i 0)))))
		(_sig(_int AXI_AW_DATA_COUNT 27 0 44032(_arch(_uni))))
		(_sig(_int AXI_AW_WR_DATA_COUNT 27 0 44033(_arch(_uni))))
		(_sig(_int AXI_AW_RD_DATA_COUNT 27 0 44034(_arch(_uni))))
		(_sig(_int AXI_AW_SBITERR -3 0 44035(_arch(_uni))))
		(_sig(_int AXI_AW_DBITERR -3 0 44036(_arch(_uni))))
		(_sig(_int AXI_AW_OVERFLOW -3 0 44037(_arch(_uni))))
		(_sig(_int AXI_AW_UNDERFLOW -3 0 44038(_arch(_uni))))
		(_sig(_int AXI_AW_PROG_FULL -3 0 44039(_arch(_uni))))
		(_sig(_int AXI_AW_PROG_EMPTY -3 0 44040(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 44044(_array -3((_dto i 10 i 0)))))
		(_sig(_int AXI_W_DATA_COUNT 28 0 44044(_arch(_uni))))
		(_sig(_int AXI_W_WR_DATA_COUNT 28 0 44045(_arch(_uni))))
		(_sig(_int AXI_W_RD_DATA_COUNT 28 0 44046(_arch(_uni))))
		(_sig(_int AXI_W_SBITERR -3 0 44047(_arch(_uni))))
		(_sig(_int AXI_W_DBITERR -3 0 44048(_arch(_uni))))
		(_sig(_int AXI_W_OVERFLOW -3 0 44049(_arch(_uni))))
		(_sig(_int AXI_W_UNDERFLOW -3 0 44050(_arch(_uni))))
		(_sig(_int AXI_W_PROG_FULL -3 0 44051(_arch(_uni))))
		(_sig(_int AXI_W_PROG_EMPTY -3 0 44052(_arch(_uni))))
		(_sig(_int AXI_B_DATA_COUNT 27 0 44055(_arch(_uni))))
		(_sig(_int AXI_B_WR_DATA_COUNT 27 0 44056(_arch(_uni))))
		(_sig(_int AXI_B_RD_DATA_COUNT 27 0 44057(_arch(_uni))))
		(_sig(_int AXI_B_SBITERR -3 0 44058(_arch(_uni))))
		(_sig(_int AXI_B_DBITERR -3 0 44059(_arch(_uni))))
		(_sig(_int AXI_B_OVERFLOW -3 0 44060(_arch(_uni))))
		(_sig(_int AXI_B_UNDERFLOW -3 0 44061(_arch(_uni))))
		(_sig(_int AXI_B_PROG_FULL -3 0 44062(_arch(_uni))))
		(_sig(_int AXI_B_PROG_EMPTY -3 0 44063(_arch(_uni))))
		(_sig(_int AXI_AR_DATA_COUNT 27 0 44066(_arch(_uni))))
		(_sig(_int AXI_AR_WR_DATA_COUNT 27 0 44067(_arch(_uni))))
		(_sig(_int AXI_AR_RD_DATA_COUNT 27 0 44068(_arch(_uni))))
		(_sig(_int AXI_AR_SBITERR -3 0 44069(_arch(_uni))))
		(_sig(_int AXI_AR_DBITERR -3 0 44070(_arch(_uni))))
		(_sig(_int AXI_AR_OVERFLOW -3 0 44071(_arch(_uni))))
		(_sig(_int AXI_AR_UNDERFLOW -3 0 44072(_arch(_uni))))
		(_sig(_int AXI_AR_PROG_FULL -3 0 44073(_arch(_uni))))
		(_sig(_int AXI_AR_PROG_EMPTY -3 0 44074(_arch(_uni))))
		(_sig(_int AXI_R_DATA_COUNT 28 0 44077(_arch(_uni))))
		(_sig(_int AXI_R_WR_DATA_COUNT 28 0 44078(_arch(_uni))))
		(_sig(_int AXI_R_RD_DATA_COUNT 28 0 44079(_arch(_uni))))
		(_sig(_int AXI_R_SBITERR -3 0 44080(_arch(_uni))))
		(_sig(_int AXI_R_DBITERR -3 0 44081(_arch(_uni))))
		(_sig(_int AXI_R_OVERFLOW -3 0 44082(_arch(_uni))))
		(_sig(_int AXI_R_UNDERFLOW -3 0 44083(_arch(_uni))))
		(_sig(_int AXI_R_PROG_FULL -3 0 44084(_arch(_uni))))
		(_sig(_int AXI_R_PROG_EMPTY -3 0 44085(_arch(_uni))))
		(_sig(_int AXIS_DATA_COUNT 28 0 44088(_arch(_uni))))
		(_sig(_int AXIS_WR_DATA_COUNT 28 0 44089(_arch(_uni))))
		(_sig(_int AXIS_RD_DATA_COUNT 28 0 44090(_arch(_uni))))
		(_sig(_int AXIS_SBITERR -3 0 44091(_arch(_uni))))
		(_sig(_int AXIS_DBITERR -3 0 44092(_arch(_uni))))
		(_sig(_int AXIS_OVERFLOW -3 0 44093(_arch(_uni))))
		(_sig(_int AXIS_UNDERFLOW -3 0 44094(_arch(_uni))))
		(_sig(_int AXIS_PROG_FULL -3 0 44095(_arch(_uni))))
		(_sig(_int AXIS_PROG_EMPTY -3 0 44096(_arch(_uni))))
		(_sig(_int DATA_COUNT 17 0 44098(_arch(_uni))))
		(_sig(_int RD_DATA_COUNT 17 0 44099(_arch(_uni))))
		(_sig(_int WR_DATA_COUNT 17 0 44100(_arch(_uni))))
		(_sig(_int wr_rst_busy_sig -3 0 44102(_arch(_uni((i 2))))))
		(_sig(_int rd_rst_busy_sig -3 0 44103(_arch(_uni((i 2))))))
		(_sig(_int rst_i -3 0 44104(_arch(_uni((i 2))))))
		(_sig(_int srst_i -3 0 44105(_arch(_uni((i 2))))))
		(_prcs
			(line__44161(_arch 8 0 44161(_assignment(_trgt(12)))))
			(line__44162(_arch 9 0 44162(_assignment(_alias((GND)(_string \"0"\)))(_trgt(13)))))
		)
		(_subprogram
			(_int log2roundup 10 0 43604(_arch(_func -2)))
			(_int if_then_else 11 0 43630(_arch(_func)))
			(_int if_then_else 12 0 43649(_arch(_func)))
			(_int to_lower_case_char 13 0 43667(_arch(_func -1)))
			(_int equal_ignore_case 14 0 43716(_arch(_func)))
			(_int get_Prim_Fifo_Type 15 0 43745(_arch(_func)))
		)
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(lib_pkg_v1_0_2(lib_pkg))(.(axi_vdma_pkg)))
	(_static
		(880306996 8224)
		(2016555317 12855)
		(2016555317 13875)
		(829975345 8248)
		(863529777 8246)
		(964193074 8224)
		(829975346 8248)
		(880307000 8224)
		(964193076 8224)
		(1953393003 3635301)
		(1953655158 3635301)
		(1769239137 14200)
		(1903065466)
		(1918988403 929980788)
		(0)
		(0 0 0 0 0 0 0 0)
		(0 0)
		(0)
		(0)
		(0)
		(0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
		(0 0 0)
		(1413896006)
		(1130320471 19276)
		(1130316882 19276)
		(1129270338 1095917387 77)
		(1381258572 19777)
		(1279874370 1313431380)
		(880307000)
		(964193076)
		(880306996)
		(829975346 56)
		(964193074)
		(863529777 54)
		(829975345 56)
		(())
		(1312904275 1146241348)
	)
	(_model . xilinx 282 -1)
)
V 000047 55 10759         1580965287416 xilinx
(_unit VHDL(axi_vdma_afifo 0 44758(xilinx 0 44793))
	(_version vde)
	(_time 1580965287417 2020.02.05 23:01:27)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_vdma_v6_3/hdl/axi_vdma_v6_3_rfs.vhd\(\C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_VCOMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 404f144348171d5516444341541a454641451646414646)
	(_ent
		(_time 1580965287414)
	)
	(_comp
		(.xpm.VCOMPONENTS.xpm_fifo_async
			(_object
				(_type(_int ~STRING~15116 1 541(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int FIFO_MEMORY_TYPE 7 1 541(_ent(_string \"auto"\))))
				(_gen(_int FIFO_WRITE_DEPTH -2 1 542(_ent((i 2048)))))
				(_gen(_int CASCADE_HEIGHT -2 1 543(_ent((i 0)))))
				(_gen(_int RELATED_CLOCKS -2 1 544(_ent((i 0)))))
				(_gen(_int WRITE_DATA_WIDTH -2 1 545(_ent((i 32)))))
				(_type(_int ~STRING~15117 1 546(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int READ_MODE 8 1 546(_ent(_string \"std"\))))
				(_gen(_int FIFO_READ_LATENCY -2 1 547(_ent((i 1)))))
				(_gen(_int FULL_RESET_VALUE -2 1 548(_ent((i 0)))))
				(_type(_int ~STRING~15118 1 549(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int USE_ADV_FEATURES 9 1 549(_ent(_string \"0707"\))))
				(_gen(_int READ_DATA_WIDTH -2 1 550(_ent((i 32)))))
				(_gen(_int CDC_SYNC_STAGES -2 1 551(_ent((i 2)))))
				(_gen(_int WR_DATA_COUNT_WIDTH -2 1 552(_ent((i 1)))))
				(_gen(_int PROG_FULL_THRESH -2 1 553(_ent((i 10)))))
				(_gen(_int RD_DATA_COUNT_WIDTH -2 1 554(_ent((i 1)))))
				(_gen(_int PROG_EMPTY_THRESH -2 1 555(_ent((i 10)))))
				(_type(_int ~STRING~15119 1 556(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int DOUT_RESET_VALUE 10 1 556(_ent(_string \"0"\))))
				(_type(_int ~STRING~15120 1 557(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int ECC_MODE 11 1 557(_ent(_string \"no_ecc"\))))
				(_gen(_int SIM_ASSERT_CHK -2 1 558(_ent((i 0)))))
				(_gen(_int WAKEUP_TIME -2 1 559(_ent((i 0)))))
				(_port(_int sleep -3 1 563(_ent (_in))))
				(_port(_int rst -3 1 564(_ent (_in))))
				(_port(_int wr_clk -3 1 565(_ent (_in))))
				(_port(_int wr_en -3 1 566(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{WRITE_DATA_WIDTH-1~downto~0}~15 1 567(_array -3((_dto c 7 i 0)))))
				(_port(_int din 12 1 567(_ent (_in))))
				(_port(_int full -3 1 568(_ent (_out))))
				(_port(_int prog_full -3 1 569(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{WR_DATA_COUNT_WIDTH-1~downto~0}~15 1 570(_array -3((_dto c 8 i 0)))))
				(_port(_int wr_data_count 13 1 570(_ent (_out))))
				(_port(_int overflow -3 1 571(_ent (_out))))
				(_port(_int wr_rst_busy -3 1 572(_ent (_out))))
				(_port(_int almost_full -3 1 573(_ent (_out))))
				(_port(_int wr_ack -3 1 574(_ent (_out))))
				(_port(_int rd_clk -3 1 575(_ent (_in))))
				(_port(_int rd_en -3 1 576(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{READ_DATA_WIDTH-1~downto~0}~15 1 577(_array -3((_dto c 9 i 0)))))
				(_port(_int dout 14 1 577(_ent (_out))))
				(_port(_int empty -3 1 578(_ent (_out))))
				(_port(_int prog_empty -3 1 579(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{RD_DATA_COUNT_WIDTH-1~downto~0}~15 1 580(_array -3((_dto c 10 i 0)))))
				(_port(_int rd_data_count 15 1 580(_ent (_out))))
				(_port(_int underflow -3 1 581(_ent (_out))))
				(_port(_int rd_rst_busy -3 1 582(_ent (_out))))
				(_port(_int almost_empty -3 1 583(_ent (_out))))
				(_port(_int data_valid -3 1 584(_ent (_out))))
				(_port(_int injectsbiterr -3 1 585(_ent (_in))))
				(_port(_int injectdbiterr -3 1 586(_ent (_in))))
				(_port(_int sbiterr -3 1 587(_ent (_out))))
				(_port(_int dbiterr -3 1 588(_ent (_out))))
			)
		)
	)
	(_inst xpm_fifo_async_inst 0 44965(_comp .xpm.VCOMPONENTS.xpm_fifo_async)
		(_gen
			((FIFO_MEMORY_TYPE)(_string \"auto"\))
			((FIFO_WRITE_DEPTH)(_code 11))
			((RELATED_CLOCKS)((i 0)))
			((WRITE_DATA_WIDTH)(_code 12))
			((READ_MODE)(_string \"fwft"\))
			((FIFO_READ_LATENCY)((i 0)))
			((FULL_RESET_VALUE)((i 0)))
			((USE_ADV_FEATURES)(_string \"1717"\))
			((READ_DATA_WIDTH)(_code 13))
			((CDC_SYNC_STAGES)((i 2)))
			((WR_DATA_COUNT_WIDTH)(_code 14))
			((PROG_FULL_THRESH)((i 10)))
			((RD_DATA_COUNT_WIDTH)(_code 15))
			((PROG_EMPTY_THRESH)((i 10)))
			((DOUT_RESET_VALUE)(_string \"0"\))
			((ECC_MODE)(_string \"no_ecc"\))
			((WAKEUP_TIME)((i 0)))
		)
		(_port
			((sleep)(sleep))
			((rst)(rst))
			((wr_clk)(wr_clk))
			((wr_en)(wr_en))
			((din)(din))
			((full)(full))
			((prog_full)(PROG_FULL))
			((wr_data_count)(sig_data_count_wr))
			((overflow)(OVERFLOW))
			((wr_rst_busy)(wr_rst_busy))
			((almost_full)(ALMOST_FULL))
			((wr_ack)(WR_ACK))
			((rd_clk)(rd_clk))
			((rd_en)(rd_en))
			((dout)(dout))
			((empty)(empty))
			((prog_empty)(PROG_EMPTY))
			((rd_data_count)(sig_data_count_rd))
			((underflow)(UNDERFLOW))
			((rd_rst_busy)(rd_rst_busy))
			((almost_empty)(ALMOST_EMPTY))
			((data_valid)(VALID))
			((injectsbiterr)(GND))
			((injectdbiterr)(GND))
			((sbiterr)(SBITERR))
			((dbiterr)(DBITERR))
		)
		(_use(_ent xpm xpm_fifo_async)
			(_gen
				((FIFO_MEMORY_TYPE)(_string \"auto"\))
				((ECC_MODE)(_string \"no_ecc"\))
				((RELATED_CLOCKS)((i 0)))
				((SIM_ASSERT_CHK)((i 0)))
				((CASCADE_HEIGHT)((i 0)))
				((FIFO_WRITE_DEPTH)(_code 16))
				((WRITE_DATA_WIDTH)(_code 17))
				((WR_DATA_COUNT_WIDTH)(_code 18))
				((PROG_FULL_THRESH)((i 10)))
				((FULL_RESET_VALUE)((i 0)))
				((USE_ADV_FEATURES)(_string \"1717"\))
				((READ_MODE)(_string \"fwft"\))
				((FIFO_READ_LATENCY)((i 0)))
				((READ_DATA_WIDTH)(_code 19))
				((RD_DATA_COUNT_WIDTH)(_code 20))
				((PROG_EMPTY_THRESH)((i 10)))
				((DOUT_RESET_VALUE)(_string \"0"\))
				((CDC_SYNC_STAGES)((i 2)))
				((WAKEUP_TIME)((i 0)))
			)
			(_port
				((sleep)(sleep))
				((rst)(rst))
				((wr_clk)(wr_clk))
				((wr_en)(wr_en))
				((din)(din))
				((full)(full))
				((prog_full)(prog_full))
				((wr_data_count)(wr_data_count))
				((overflow)(overflow))
				((wr_rst_busy)(wr_rst_busy))
				((almost_full)(almost_full))
				((wr_ack)(wr_ack))
				((rd_clk)(rd_clk))
				((rd_en)(rd_en))
				((dout)(dout))
				((empty)(empty))
				((prog_empty)(prog_empty))
				((rd_data_count)(rd_data_count))
				((underflow)(underflow))
				((rd_rst_busy)(rd_rst_busy))
				((almost_empty)(almost_empty))
				((data_valid)(data_valid))
				((injectsbiterr)(injectsbiterr))
				((injectdbiterr)(injectdbiterr))
				((sbiterr)(sbiterr))
				((dbiterr)(dbiterr))
			)
		)
	)
	(_object
		(_type(_int ~STRING~12 0 44763(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int C_FAMILY 0 0 44763(_ent(_string \"virtex7"\))))
		(_gen(_int C_FULL_FLAGS_RST_VAL -2 0 44764 \1\ (_ent((i 1)))))
		(_gen(_int UW_DATA_WIDTH -2 0 44765 \16\ (_ent gms((i 16)))))
		(_gen(_int UW_FIFO_DEPTH -2 0 44766 \1024\ (_ent gms((i 1024)))))
		(_port(_int rst -3 0 44771(_ent(_in((i 2))))))
		(_port(_int sleep -3 0 44773(_ent(_in((i 2))))))
		(_port(_int wr_rst_busy -3 0 44774(_ent(_out((i 2))))))
		(_port(_int rd_rst_busy -3 0 44775(_ent(_out((i 2))))))
		(_port(_int wr_clk -3 0 44777(_ent(_in((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{UW_DATA_WIDTH-1~downto~0}~12 0 44778(_array -3((_dto c 21 i 0)))))
		(_port(_int din 1 0 44778(_ent(_in((_others(i 2)))))))
		(_port(_int wr_en -3 0 44779(_ent(_in((i 2))))))
		(_port(_int full -3 0 44780(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{clog2{uw_fifo_depth}-1~downto~0}~12 0 44781(_array -3((_dto c 22 i 0)))))
		(_port(_int wr_data_count 2 0 44781(_ent(_out((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{clog2{uw_fifo_depth}-1~downto~0}~122 0 44784(_array -3((_dto c 23 i 0)))))
		(_port(_int rd_data_count 3 0 44784(_ent(_out((_others(i 2)))))))
		(_port(_int rd_clk -3 0 44785(_ent(_in((i 2))))))
		(_port(_int rd_en -3 0 44786(_ent(_in((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{UW_DATA_WIDTH-1~downto~0}~124 0 44787(_array -3((_dto c 24 i 0)))))
		(_port(_int dout 4 0 44787(_ent(_out((_others(i 2)))))))
		(_port(_int empty -3 0 44788(_ent(_out((i 3))))))
		(_cnst(_int VCC -3 0 44798(_arch((i 3)))))
		(_cnst(_int clog2_uw_fifo_depth -2 0 44800(_arch gms(_code 25))))
		(_cnst(_int clog2_uw_fifo_depth_plus_1 -2 0 44801(_arch gms(_code 26))))
		(_type(_int ~STD_LOGIC_VECTOR{clog2_uw_fifo_depth-1~downto~0}~13 0 44803(_array -3((_dto c 27 i 0)))))
		(_sig(_int ZERO_pntr 5 0 44803(_arch(_uni((_others(i 2)))))))
		(_sig(_int GND -3 0 44804(_arch(_uni((i 2))))))
		(_sig(_int ALMOST_FULL -3 0 44805(_arch(_uni))))
		(_sig(_int WR_ACK -3 0 44806(_arch(_uni))))
		(_sig(_int OVERFLOW -3 0 44807(_arch(_uni))))
		(_sig(_int ALMOST_EMPTY -3 0 44808(_arch(_uni))))
		(_sig(_int VALID -3 0 44809(_arch(_uni))))
		(_sig(_int UNDERFLOW -3 0 44810(_arch(_uni))))
		(_sig(_int PROG_FULL -3 0 44811(_arch(_uni))))
		(_sig(_int PROG_EMPTY -3 0 44812(_arch(_uni))))
		(_sig(_int SBITERR -3 0 44813(_arch(_uni))))
		(_sig(_int DBITERR -3 0 44814(_arch(_uni))))
		(_sig(_int DATA_COUNT 5 0 44947(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{clog2_uw_fifo_depth~downto~0}~13 0 44949(_array -3((_dto c 28 i 0)))))
		(_sig(_int sig_data_count_rd 6 0 44949(_arch(_uni((_others(i 2)))))))
		(_sig(_int sig_data_count_wr 6 0 44950(_arch(_uni((_others(i 2)))))))
		(_sig(_int sig_data_count_rd_minus1 6 0 44951(_arch(_uni((_others(i 2)))))))
		(_sig(_int sig_data_count_wr_minus1 6 0 44952(_arch(_uni((_others(i 2)))))))
		(_sig(_int data_1 6 0 44953(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__44956(_arch 0 0 44956(_assignment(_trgt(14)))))
			(line__44957(_arch 1 0 44957(_assignment(_trgt(31))(_sens(14)))))
			(line__44958(_arch 2 0 44958(_assignment(_alias((GND)(_string \"0"\)))(_trgt(15)))))
			(line__44960(_arch 3 0 44960(_assignment(_trgt(29))(_sens(27)(31)))))
			(line__44961(_arch 4 0 44961(_assignment(_trgt(30))(_sens(28)(31)))))
			(line__44962(_arch 5 0 44962(_assignment(_trgt(9))(_sens(27)(29(_range 29)))(_mon)(_read(29(_range 30))))))
			(line__44963(_arch 6 0 44963(_assignment(_trgt(8))(_sens(28)(30(_range 31)))(_mon)(_read(30(_range 32))))))
		)
		(_subprogram
			(_ext clog2(3 3))
		)
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(lib_pkg_v1_0_2(lib_pkg))(ieee(std_logic_misc))(.(axi_vdma_pkg))(xpm(VCOMPONENTS)))
	(_model . xilinx 33 -1)
)
V 000044 55 8024          1580965287429 imp
(_unit VHDL(axi_vdma_afifo_autord 0 45742(imp 0 45795))
	(_version vde)
	(_time 1580965287430 2020.02.05 23:01:27)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_vdma_v6_3/hdl/axi_vdma_v6_3_rfs.vhd\))
	(_parameters tan)
	(_code 505f045258070d4506565107440a555651550656515656)
	(_ent
		(_time 1580965287427)
	)
	(_inst I_ASYNC_FIFOGEN_FIFO 0 45880(_ent lib_fifo_v1_0_14 async_fifo_fg)
		(_gen
			((C_ALLOW_2N_DEPTH)(_code 18))
			((C_FAMILY)(_code 19))
			((C_DATA_WIDTH)(_code 20))
			((C_ENABLE_RLOCS)(_code 21))
			((C_FIFO_DEPTH)(_code 22))
			((C_HAS_ALMOST_EMPTY)(_code 23))
			((C_HAS_ALMOST_FULL)(_code 24))
			((C_HAS_RD_ACK)(_code 25))
			((C_HAS_RD_COUNT)(_code 26))
			((C_HAS_RD_ERR)(_code 27))
			((C_HAS_WR_ACK)(_code 28))
			((C_HAS_WR_COUNT)(_code 29))
			((C_HAS_WR_ERR)(_code 30))
			((C_EN_SAFETY_CKT)(_code 31))
			((C_RD_ACK_LOW)(_code 32))
			((C_RD_COUNT_WIDTH)(_code 33))
			((C_RD_ERR_LOW)(_code 34))
			((C_USE_BLOCKMEM)(_code 35))
			((C_WR_ACK_LOW)(_code 36))
			((C_WR_COUNT_WIDTH)(_code 37))
			((C_WR_ERR_LOW)(_code 38))
			((C_SYNCHRONIZER_STAGE)(_code 39))
			((C_XPM_FIFO)(_code 40))
		)
		(_port
			((Din)(write_data_lil_end))
			((Wr_en)(AFIFO_Wr_en))
			((Wr_clk)(AFIFO_Wr_clk))
			((Rd_en)(fifo_read_enable))
			((Rd_clk)(AFIFO_Rd_clk))
			((Ainit)(AFIFO_Ainit))
			((Dout)(read_data_lil_end))
			((Full)(afifo_full_i))
			((Empty)(sig_afifo_empty))
			((Almost_full)(AFIFO_Almost_full))
			((Almost_empty)(sig_afifo_almost_empty))
			((Wr_count)(wr_count_lil_end))
			((Rd_count)(rd_count_lil_end))
			((Rd_ack)(sig_wrfifo_rdack))
			((Rd_err)(_open))
			((Wr_ack)(_open))
			((Wr_err)(_open))
		)
	)
	(_inst AFIFO_Ainit_RESET_CDC_I 0 45987(_ent lib_cdc_v1_0_2 cdc_sync)
		(_gen
			((C_CDC_TYPE)(_code 41))
			((C_RESET_STATE)(_code 42))
			((C_SINGLE_BIT)(_code 43))
			((C_FLOP_INPUT)(_code 44))
			((C_VECTOR_WIDTH)(_code 45))
			((C_MTBF_STAGES)(_code 46))
		)
		(_port
			((prmry_aclk)(AFIFO_Wr_clk))
			((prmry_resetn)(_code 47))
			((prmry_in)(AFIFO_Ainit))
			((prmry_vect_in)(_code 48))
			((prmry_ack)(_open))
			((scndry_aclk)(AFIFO_Rd_clk))
			((scndry_resetn)(_code 49))
			((scndry_out)(AFIFO_Ainit_reg))
			((scndry_vect_out)(_open))
		)
	)
	(_object
		(_gen(_int C_DWIDTH -1 0 45744 \32\ (_ent gms((i 32)))))
		(_gen(_int C_DEPTH -1 0 45747 \16\ (_ent((i 16)))))
		(_gen(_int C_CNT_WIDTH -1 0 45750 \5\ (_ent gms((i 5)))))
		(_gen(_int C_USE_BLKMEM -1 0 45753 \1\ (_ent((i 1)))))
		(_type(_int ~STRING~12 0 45758(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int C_FAMILY 0 0 45758(_ent(_string \"virtex7"\))))
		(_port(_int AFIFO_Ainit -3 0 45764(_ent(_in))))
		(_port(_int AFIFO_Wr_clk -3 0 45765(_ent(_in))))
		(_port(_int AFIFO_Wr_en -3 0 45766(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_DWIDTH-1~downto~0}~12 0 45767(_array -3((_dto c 50 i 0)))))
		(_port(_int AFIFO_Din 1 0 45767(_ent(_in))))
		(_port(_int AFIFO_Rd_clk -3 0 45768(_ent(_in)(_event))))
		(_port(_int AFIFO_Rd_en -3 0 45769(_ent(_in))))
		(_port(_int AFIFO_Clr_Rd_Data_Valid -3 0 45770(_ent(_in))))
		(_port(_int AFIFO_DValid -3 0 45774(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_DWIDTH-1~downto~0}~122 0 45775(_array -3((_dto c 51 i 0)))))
		(_port(_int AFIFO_Dout 2 0 45775(_ent(_out))))
		(_port(_int AFIFO_Full -3 0 45776(_ent(_out))))
		(_port(_int AFIFO_Empty -3 0 45777(_ent(_out))))
		(_port(_int AFIFO_Almost_full -3 0 45778(_ent(_out))))
		(_port(_int AFIFO_Almost_empty -3 0 45779(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_CNT_WIDTH-1~downto~0}~12 0 45780(_array -3((_dto c 52 i 0)))))
		(_port(_int AFIFO_Wr_count 3 0 45780(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_CNT_WIDTH-1~downto~0}~124 0 45781(_array -3((_dto c 53 i 0)))))
		(_port(_int AFIFO_Rd_count 4 0 45781(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_CNT_WIDTH~downto~0}~12 0 45782(_array -3((_dto c 54 i 0)))))
		(_port(_int AFIFO_Corr_Rd_count 5 0 45782(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_CNT_WIDTH~downto~0}~126 0 45783(_array -3((_dto c 55 i 0)))))
		(_port(_int AFIFO_Corr_Rd_count_minus1 6 0 45783(_ent(_out))))
		(_port(_int AFIFO_Rd_ack -3 0 45784(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{128~downto~0}~13 0 45802(_array -3((_dto i 128 i 0)))))
		(_cnst(_int ZERO_VALUE_VECT 7 0 45802(_arch((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_DWIDTH-1~downto~0}~13 0 45806(_array -3((_dto c 56 i 0)))))
		(_sig(_int write_data_lil_end 8 0 45806(_arch(_uni((_others(i 2)))))))
		(_sig(_int read_data_lil_end 8 0 45807(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_CNT_WIDTH-2~downto~0}~13 0 45811(_array -3((_dto c 57 i 0)))))
		(_sig(_int wr_count_lil_end 9 0 45811(_arch(_uni((_others(i 2)))))))
		(_sig(_int rd_count_lil_end 9 0 45812(_arch(_uni((_others(i 2)))))))
		(_sig(_int rd_count_int -4 0 45814(_arch(_uni((i 0))))))
		(_sig(_int rd_count_int_corr -4 0 45815(_arch(_uni((i 0))))))
		(_sig(_int rd_count_int_corr_minus1 -4 0 45816(_arch(_uni((i 0))))))
		(_sig(_int corrected_empty -3 0 45817(_arch(_uni((i 2))))))
		(_sig(_int corrected_almost_empty -3 0 45818(_arch(_uni((i 2))))))
		(_sig(_int sig_afifo_empty -3 0 45819(_arch(_uni((i 2))))))
		(_sig(_int sig_afifo_almost_empty -3 0 45820(_arch(_uni((i 2))))))
		(_sig(_int sig_rddata_valid -3 0 45823(_arch(_uni((i 2))))))
		(_sig(_int hold_ff_q -3 0 45824(_arch(_uni((i 2))))))
		(_sig(_int ored_ack_ff_reset -3 0 45825(_arch(_uni((i 2))))))
		(_sig(_int autoread -3 0 45826(_arch(_uni((i 2))))))
		(_sig(_int sig_wrfifo_rdack -3 0 45827(_arch(_uni((i 2))))))
		(_sig(_int fifo_read_enable -3 0 45828(_arch(_uni((i 2))))))
		(_sig(_int afifo_full_i -3 0 45830(_arch(_uni((i 2))))))
		(_sig(_int AFIFO_Ainit_reg -3 0 45831(_arch(_uni))))
		(_prcs
			(line__45839(_arch 0 0 45839(_assignment(_trgt(18))(_sens(3)))))
			(line__45841(_arch 1 0 45841(_assignment(_alias((AFIFO_Rd_ack)(sig_wrfifo_rdack)))(_simpleassign BUF)(_trgt(17))(_sens(33)))))
			(line__45843(_arch 2 0 45843(_assignment(_trgt(8))(_sens(19)))))
			(line__45846(_arch 3 0 45846(_assignment(_alias((AFIFO_Almost_empty)(corrected_almost_empty)))(_simpleassign BUF)(_trgt(12))(_sens(26)))))
			(line__45848(_arch 4 0 45848(_assignment(_alias((AFIFO_Empty)(corrected_empty)))(_simpleassign BUF)(_trgt(10))(_sens(25)))))
			(line__45850(_arch 5 0 45850(_assignment(_alias((AFIFO_Full)(afifo_full_i)))(_simpleassign BUF)(_trgt(9))(_sens(35)))))
			(line__45853(_arch 6 0 45853(_assignment(_trgt(13))(_sens(20)(35)))))
			(line__45856(_arch 7 0 45856(_assignment(_trgt(14))(_sens(21)))))
			(line__45859(_arch 8 0 45859(_assignment(_trgt(15))(_sens(23)))))
			(line__45862(_arch 9 0 45862(_assignment(_trgt(16))(_sens(24)))))
			(line__45865(_arch 10 0 45865(_assignment(_alias((AFIFO_DValid)(sig_rddata_valid)))(_simpleassign BUF)(_trgt(7))(_sens(29)))))
			(line__45868(_arch 11 0 45868(_assignment(_trgt(34))(_sens(32)(5)))))
			(line__46015(_arch 12 0 46015(_assignment(_trgt(31))(_sens(34)(36)(6)))))
			(line__46019(_arch 13 0 46019(_assignment(_trgt(29))(_sens(30)(33)))))
			(IMP_ACK_HOLD_FLOP(_arch 14 0 46034(_prcs(_trgt(30))(_sens(4)(29)(31))(_dssslsensitivity 1))))
			(line__46049(_arch 15 0 46049(_assignment(_trgt(32))(_sens(27)(29)))))
			(line__46055(_arch 16 0 46055(_assignment(_trgt(22))(_sens(21))(_mon))))
			(CORRECT_RD_CNT(_arch 17 0 46068(_prcs(_simple)(_trgt(23)(24)(25)(26))(_sens(22)(27)(28)(29)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(.(axi_vdma_pkg)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . imp 58 -1)
)
V 000055 55 61637         1580965287453 implementation
(_unit VHDL(axi_vdma_mm2s_linebuf 0 46254(implementation 0 46415))
	(_version vde)
	(_time 1580965287454 2020.02.05 23:01:27)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_vdma_v6_3/hdl/axi_vdma_v6_3_rfs.vhd\))
	(_parameters tan)
	(_code 606f346168373d753635646f743a656661653666346634)
	(_ent
		(_time 1580965287439)
	)
	(_generate GEN_MM2S_DRE_ON 0 46570(_if 235)
		(_object
			(_prcs
				(line__46573(_arch 4 0 46573(_assignment(_trgt(34))(_sens(61)))))
				(line__46574(_arch 5 0 46574(_assignment(_trgt(62))(_sens(29)))))
			)
		)
	)
	(_generate GEN_MM2S_DRE_OFF 0 46578(_if 236)
		(_object
			(_prcs
				(line__46581(_arch 6 0 46581(_assignment(_trgt(34)))))
				(line__46582(_arch 7 0 46582(_assignment(_trgt(62)))))
			)
		)
	)
	(_generate GEN_LINEBUF_NO_SOF 0 46586(_if 237)
		(_generate GEN_LINEBUFFER 0 46598(_if 238)
			(_generate GEN_SYNC_FIFO 0 46607(_if 239)
				(_inst I_LINEBUFFER_FIFO 0 46611(_ent . axi_vdma_sfifo)
					(_gen
						((C_FAMILY)(_code 240))
						((C_FULL_FLAGS_RST_VAL)(_code 241))
						((UW_DATA_WIDTH)(_code 242))
						((UW_FIFO_DEPTH)(_code 243))
					)
					(_port
						((rst)(s_axis_fifo_ainit_nosync))
						((sleep)(_code 244))
						((wr_rst_busy)(wr_rst_busy_sig))
						((rd_rst_busy)(rd_rst_busy_sig))
						((clk)(s_axis_aclk))
						((din)(fifo_din))
						((wr_en)(fifo_wren))
						((full)(fifo_full_i))
						((data_count)(fifo_rdcount))
						((rd_en)(fifo_rden))
						((dout)(fifo_dout))
						((empty)(fifo_empty_i))
					)
				)
			)
			(_generate GEN_ASYNC_FIFO 0 46642(_if 245)
				(_generate LB_BRAM 0 46644(_if 246)
					(_inst I_LINEBUFFER_FIFO 0 46648(_ent . axi_vdma_afifo)
						(_gen
							((C_FAMILY)(_code 247))
							((C_FULL_FLAGS_RST_VAL)(_code 248))
							((UW_DATA_WIDTH)(_code 249))
							((UW_FIFO_DEPTH)(_code 250))
						)
						(_port
							((rst)(s_axis_fifo_ainit_nosync_reg))
							((sleep)(_code 251))
							((wr_rst_busy)(_open))
							((rd_rst_busy)(_open))
							((wr_clk)(s_axis_aclk))
							((din)(fifo_din))
							((wr_en)(fifo_wren))
							((full)(fifo_full_i))
							((wr_data_count)(_open))
							((rd_data_count)(fifo_rdcount))
							((rd_clk)(m_axis_aclk))
							((rd_en)(fifo_rden))
							((dout)(fifo_dout))
							((empty)(fifo_empty_i))
						)
					)
					(_object
						(_prcs
							(line__46675(_arch 12 0 46675(_assignment(_alias((wr_rst_busy_sig)(_string \"0"\)))(_trgt(110)))))
							(line__46676(_arch 13 0 46676(_assignment(_alias((rd_rst_busy_sig)(_string \"0"\)))(_trgt(111)))))
						)
					)
				)
				(_generate LB_BUILT_IN 0 46682(_if 252)
					(_inst I_LINEBUFFER_FIFO 0 46686(_ent . axi_vdma_afifo_builtin)
						(_gen
							((PL_FIFO_TYPE)(_code 253))
							((PL_READ_MODE)(_code 254))
							((PL_FASTER_CLOCK)(_code 255))
							((PL_FULL_FLAGS_RST_VAL)(_code 256))
							((PL_DATA_WIDTH)(_code 257))
							((C_FAMILY)(_code 258))
							((PL_FIFO_DEPTH)(_code 259))
						)
						(_port
							((rst)(s_axis_fifo_ainit_nosync_reg))
							((sleep)(_code 260))
							((wr_rst_busy)(wr_rst_busy_sig))
							((rd_rst_busy)(rd_rst_busy_sig))
							((wr_clk)(s_axis_aclk))
							((din)(fifo_din))
							((wr_en)(fifo_wren))
							((full)(fifo_full_i))
							((rd_clk)(m_axis_aclk))
							((rd_en)(fifo_rden))
							((dout)(fifo_dout))
							((empty)(fifo_empty_i))
						)
					)
				)
			)
			(_generate GEN_SOF 0 46725(_if 261)
				(_generate GEN_MM2S_DRE_ENABLED_TKEEP 0 46745(_if 262)
					(_object
						(_prcs
							(line__46749(_arch 16 0 46749(_assignment(_trgt(47))(_sens(62)(103)(28)(30)))))
							(line__46750(_arch 17 0 46750(_assignment(_trgt(49))(_sens(55)(31)))))
							(line__46751(_arch 18 0 46751(_assignment(_trgt(55))(_sens(52)(94)(110)))))
							(line__46752(_arch 19 0 46752(_assignment(_alias((s_axis_tready)(s_axis_tready_i)))(_simpleassign BUF)(_trgt(32))(_sens(55)))))
							(line__46755(_arch 20 0 46755(_assignment(_trgt(50))(_sens(56)(57)))))
							(line__46756(_arch 21 0 46756(_assignment(_trgt(57))(_sens(51)(90)(111)))))
							(line__46757(_arch 22 0 46757(_assignment(_trgt(59))(_sens(48(_range 263)))(_read(48(_range 264))))))
							(line__46758(_arch 23 0 46758(_assignment(_trgt(60))(_sens(48(_range 265)))(_read(48(_range 266))))))
							(line__46759(_arch 24 0 46759(_assignment(_trgt(58))(_sens(48(_index 267)))(_read(48(_index 268))))))
							(line__46760(_arch 25 0 46760(_assignment(_trgt(63(0)))(_sens(48(_index 269)))(_read(48(_index 270))))))
						)
					)
					(_part (48(_index 271))(48(_index 272))
					)
				)
				(_generate GEN_NO_MM2S_DRE_DISABLE_TKEEP 0 46764(_if 273)
					(_object
						(_prcs
							(line__46768(_arch 26 0 46768(_assignment(_trgt(47))(_sens(103)(28)(30)))))
							(line__46769(_arch 27 0 46769(_assignment(_trgt(49))(_sens(55)(31)))))
							(line__46770(_arch 28 0 46770(_assignment(_trgt(55))(_sens(52)(94)(110)))))
							(line__46771(_arch 29 0 46771(_assignment(_alias((s_axis_tready)(s_axis_tready_i)))(_simpleassign BUF)(_trgt(32))(_sens(55)))))
							(line__46774(_arch 30 0 46774(_assignment(_trgt(50))(_sens(56)(57)))))
							(line__46775(_arch 31 0 46775(_assignment(_trgt(57))(_sens(51)(90)(111)))))
							(line__46776(_arch 32 0 46776(_assignment(_trgt(59))(_sens(48(_range 274)))(_read(48(_range 275))))))
							(line__46777(_arch 33 0 46777(_assignment(_trgt(60)))))
							(line__46778(_arch 34 0 46778(_assignment(_trgt(58))(_sens(48(_index 276)))(_read(48(_index 277))))))
							(line__46779(_arch 35 0 46779(_assignment(_trgt(63(0)))(_sens(48(_index 278)))(_read(48(_index 279))))))
						)
					)
					(_part (48(_index 280))(48(_index 281))
					)
				)
				(_object
					(_prcs
						(line__46728(_arch 14 0 46728(_assignment(_trgt(109))(_sens(16)(1)))))
						(SOF_FLAG_PROCESS(_arch 15 0 46734(_prcs(_trgt(103))(_sens(0)(49)(109))(_dssslsensitivity 1)(_read(24)))))
					)
				)
			)
			(_generate GEN_NO_SOF 0 46788(_if 282)
				(_generate GEN_MM2S_DRE_ENABLED_TKEEP 0 46790(_if 283)
					(_object
						(_prcs
							(line__46794(_arch 36 0 46794(_assignment(_alias((sof_flag)(_string \"0"\)))(_trgt(103)))))
							(line__46797(_arch 37 0 46797(_assignment(_trgt(47))(_sens(62)(28)(30)))))
							(line__46798(_arch 38 0 46798(_assignment(_trgt(49))(_sens(55)(31)))))
							(line__46799(_arch 39 0 46799(_assignment(_trgt(55))(_sens(52)(94)(110)))))
							(line__46800(_arch 40 0 46800(_assignment(_alias((s_axis_tready)(s_axis_tready_i)))(_simpleassign BUF)(_trgt(32))(_sens(55)))))
							(line__46803(_arch 41 0 46803(_assignment(_trgt(50))(_sens(56)(57)))))
							(line__46804(_arch 42 0 46804(_assignment(_trgt(57))(_sens(51)(90)(111)))))
							(line__46805(_arch 43 0 46805(_assignment(_trgt(59))(_sens(48(_range 284)))(_read(48(_range 285))))))
							(line__46806(_arch 44 0 46806(_assignment(_trgt(60))(_sens(48(_range 286)))(_read(48(_range 287))))))
							(line__46807(_arch 45 0 46807(_assignment(_trgt(58))(_sens(48(_index 288)))(_read(48(_index 289))))))
							(line__46808(_arch 46 0 46808(_assignment(_trgt(63)))))
						)
					)
					(_part (48(_index 290))
					)
				)
				(_generate GEN_NO_MM2S_DRE_DISABLE_TKEEP 0 46812(_if 291)
					(_object
						(_prcs
							(line__46815(_arch 47 0 46815(_assignment(_alias((sof_flag)(_string \"0"\)))(_trgt(103)))))
							(line__46818(_arch 48 0 46818(_assignment(_trgt(47))(_sens(28)(30)))))
							(line__46819(_arch 49 0 46819(_assignment(_trgt(49))(_sens(55)(31)))))
							(line__46820(_arch 50 0 46820(_assignment(_trgt(55))(_sens(52)(94)(110)))))
							(line__46821(_arch 51 0 46821(_assignment(_alias((s_axis_tready)(s_axis_tready_i)))(_simpleassign BUF)(_trgt(32))(_sens(55)))))
							(line__46824(_arch 52 0 46824(_assignment(_trgt(50))(_sens(56)(57)))))
							(line__46825(_arch 53 0 46825(_assignment(_trgt(57))(_sens(51)(90)(111)))))
							(line__46826(_arch 54 0 46826(_assignment(_trgt(59))(_sens(48(_range 292)))(_read(48(_range 293))))))
							(line__46827(_arch 55 0 46827(_assignment(_trgt(60)))))
							(line__46828(_arch 56 0 46828(_assignment(_trgt(58))(_sens(48(_index 294)))(_read(48(_index 295))))))
							(line__46829(_arch 57 0 46829(_assignment(_trgt(63)))))
						)
					)
					(_part (48(_index 296))
					)
				)
			)
			(_generate GEN_THRESHOLD_ENABLED 0 46839(_if 297)
				(_object
					(_prcs
						(REG_ALMST_EMPTY(_arch 58 0 46845(_prcs(_trgt(85))(_sens(2)(51)(54(_range 298))(89)(95)(111))(_dssslsensitivity 1)(_read(54(_range 299))))))
						(line__46863(_arch 59 0 46863(_assignment(_trgt(43))(_sens(75)(85)(90)))))
						(line__46867(_arch 60 0 46867(_assignment(_alias((mm2s_fifo_empty)(m_axis_tvalid_out)))(_simpleassign "not")(_trgt(42))(_sens(75)))))
					)
				)
			)
			(_generate GEN_THRESHOLD_DISABLED 0 46872(_if 300)
				(_object
					(_prcs
						(line__46874(_arch 61 0 46874(_assignment(_alias((mm2s_fifo_empty)(_string \"0"\)))(_trgt(42)))))
						(line__46875(_arch 62 0 46875(_assignment(_alias((mm2s_fifo_almost_empty)(_string \"0"\)))(_trgt(43)))))
						(line__46876(_arch 63 0 46876(_assignment(_alias((fifo_almost_empty_reg)(_string \"0"\)))(_trgt(85)))))
					)
				)
			)
			(_generate GEN_THRESH_MET_FOR_SNF 0 46900(_if 301)
				(_object
					(_prcs
						(REG_ALMST_EMPTY_FE(_arch 64 0 46904(_prcs(_trgt(83))(_sens(2)(85)(95))(_dssslsensitivity 1))))
						(line__46916(_arch 65 0 46916(_assignment(_trgt(84))(_sens(83)(85)))))
						(THRESH_MET(_arch 66 0 46919(_prcs(_trgt(90))(_sens(2)(84)(95)(102)(21))(_dssslsensitivity 1))))
					)
				)
			)
			(_generate GEN_NO_THRESH_MET_FOR_SNF 0 46937(_if 302)
				(_object
					(_prcs
						(line__46939(_arch 67 0 46939(_assignment(_alias((sf_threshold_met)(_string \"1"\)))(_trgt(90)))))
					)
				)
			)
			(_inst I_MSTR_SKID 0 46946(_ent . axi_vdma_skid_buf)
				(_gen
					((C_WDATA_WIDTH)(_code 303))
					((C_TUSER_WIDTH)(_code 304))
				)
				(_port
					((ACLK)(m_axis_aclk))
					((ARST)(m_axis_fifo_ainit_nosync))
					((skid_stop)(_code 305))
					((S_VALID)(m_axis_tvalid_i))
					((S_READY)(m_axis_tready_i))
					((S_Data)(m_axis_tdata_i))
					((S_STRB)(m_axis_tkeep_i))
					((S_Last)(m_axis_tlast_i))
					((S_User)(m_axis_tuser_i))
					((M_VALID)(m_axis_tvalid_out))
					((M_READY)(m_axis_tready))
					((M_Data)(m_axis_tdata))
					((M_STRB)(m_axis_tkeep_signal))
					((M_Last)(m_axis_tlast_out))
					((M_User)(m_axis_tuser))
				)
			)
			(_object
				(_prcs
					(line__46603(_arch 11 0 46603(_assignment(_trgt(88))(_sens(27(_range 306)))(_read(27(_range 307))))))
					(line__46977(_arch 68 0 46977(_assignment(_alias((m_axis_tvalid)(m_axis_tvalid_out)))(_simpleassign BUF)(_trgt(36))(_sens(75)))))
					(line__46978(_arch 69 0 46978(_assignment(_alias((m_axis_tlast)(m_axis_tlast_out)))(_simpleassign BUF)(_trgt(35))(_sens(76)))))
					(REG_STRM_SIGS(_arch 70 0 46982(_prcs(_trgt(64)(65)(66))(_sens(2)(75)(76)(95)(37))(_dssslsensitivity 1))))
				)
			)
		)
		(_generate GEN_NO_LINEBUFFER 0 47005(_if 308)
			(_generate GEN_SOF 0 47022(_if 309)
				(_object
					(_prcs
						(SOF_FLAG_PROCESS(_arch 78 0 47026(_prcs(_trgt(103))(_sens(0)(94)(31)(37))(_dssslsensitivity 1)(_read(24)))))
						(line__47037(_arch 79 0 47037(_assignment(_alias((m_axis_tuser(0))(sof_flag)))(_trgt(38(0)))(_sens(103)))))
					)
				)
			)
			(_generate GEN_NO_SOF 0 47042(_if 310)
				(_object
					(_prcs
						(line__47044(_arch 80 0 47044(_assignment(_alias((sof_flag)(_string \"0"\)))(_trgt(103)))))
						(line__47045(_arch 81 0 47045(_assignment(_trgt(38)))))
					)
				)
			)
			(_object
				(_prcs
					(line__47009(_arch 71 0 47009(_assignment(_trgt(33))(_sens(28)))))
					(line__47010(_arch 72 0 47010(_assignment(_trgt(61))(_sens(62)))))
					(line__47011(_arch 73 0 47011(_assignment(_alias((m_axis_tvalid)(s_axis_tvalid)))(_simpleassign BUF)(_trgt(36))(_sens(31)))))
					(line__47012(_arch 74 0 47012(_assignment(_alias((m_axis_tlast)(s_axis_tlast)))(_simpleassign BUF)(_trgt(35))(_sens(30)))))
					(line__47014(_arch 75 0 47014(_assignment(_alias((s_axis_tready)(m_axis_tready)))(_simpleassign BUF)(_trgt(32))(_sens(37)))))
					(line__47017(_arch 76 0 47017(_assignment(_alias((mm2s_fifo_empty)(_string \"0"\)))(_trgt(42)))))
					(line__47018(_arch 77 0 47018(_assignment(_alias((mm2s_fifo_almost_empty)(_string \"0"\)))(_trgt(43)))))
					(REG_STRM_SIGS(_arch 82 0 47053(_prcs(_trgt(64)(65)(66))(_sens(0)(16)(30)(31)(37)(1))(_dssslsensitivity 1))))
					(REG_PIPE_EMPTY(_arch 83 0 47074(_prcs(_trgt(79))(_sens(0)(81)(92)(16)(18)(1))(_dssslsensitivity 1))))
					(REG_IDLE_FE(_arch 84 0 47092(_prcs(_trgt(91))(_sens(0)(16)(18)(1))(_dssslsensitivity 1))))
					(line__47104(_arch 85 0 47104(_assignment(_trgt(92))(_sens(91)(18)))))
					(POTENTIAL_EMPTY_PROCESS(_arch 86 0 47107(_prcs(_trgt(81))(_sens(0)(64)(65)(66)(16)(1))(_dssslsensitivity 1))))
				)
			)
		)
		(_generate GEN_FOR_ASYNC 0 47127(_if 311)
			(_inst SHUTDOWN_RST_CDC_I 0 47155(_ent lib_cdc_v1_0_2 cdc_sync)
				(_gen
					((C_CDC_TYPE)(_code 312))
					((C_RESET_STATE)(_code 313))
					((C_SINGLE_BIT)(_code 314))
					((C_FLOP_INPUT)(_code 315))
					((C_VECTOR_WIDTH)(_code 316))
					((C_MTBF_STAGES)(_code 317))
				)
				(_port
					((prmry_aclk)(m_axis_aclk))
					((prmry_resetn)(m_axis_resetn))
					((prmry_in)(fifo_pipe_empty))
					((prmry_vect_in)(_code 318))
					((prmry_ack)(_open))
					((scndry_aclk)(s_axis_aclk))
					((scndry_resetn)(s_axis_resetn))
					((scndry_out)(mm2s_fifo_pipe_empty_i))
					((scndry_vect_out)(_open))
				)
			)
			(_inst ALL_LINES_XFRED_P_S_CDC_I 0 47209(_ent lib_cdc_v1_0_2 cdc_sync)
				(_gen
					((C_CDC_TYPE)(_code 319))
					((C_RESET_STATE)(_code 320))
					((C_SINGLE_BIT)(_code 321))
					((C_FLOP_INPUT)(_code 322))
					((C_VECTOR_WIDTH)(_code 323))
					((C_MTBF_STAGES)(_code 324))
				)
				(_port
					((prmry_aclk)(m_axis_aclk))
					((prmry_resetn)(m_axis_resetn))
					((prmry_in)(all_lines_xfred))
					((prmry_vect_in)(_code 325))
					((prmry_ack)(_open))
					((scndry_aclk)(s_axis_aclk))
					((scndry_resetn)(s_axis_resetn))
					((scndry_out)(mm2s_all_lines_xfred))
					((scndry_vect_out)(_open))
				)
			)
			(_inst ALL_LINES_XFRED_S_P_CDC_I 0 47262(_ent lib_cdc_v1_0_2 cdc_sync)
				(_gen
					((C_CDC_TYPE)(_code 326))
					((C_RESET_STATE)(_code 327))
					((C_SINGLE_BIT)(_code 328))
					((C_FLOP_INPUT)(_code 329))
					((C_VECTOR_WIDTH)(_code 330))
					((C_MTBF_STAGES)(_code 331))
				)
				(_port
					((prmry_aclk)(s_axis_aclk))
					((prmry_resetn)(s_axis_resetn))
					((prmry_in)(dm_xfred_all_lines))
					((prmry_vect_in)(_code 332))
					((prmry_ack)(_open))
					((scndry_aclk)(m_axis_aclk))
					((scndry_resetn)(m_axis_resetn))
					((scndry_out)(dm_xfred_all_lines_reg))
					((scndry_vect_out)(_open))
				)
			)
			(_inst STOP_CDC_I 0 47326(_ent lib_cdc_v1_0_2 cdc_sync)
				(_gen
					((C_CDC_TYPE)(_code 333))
					((C_RESET_STATE)(_code 334))
					((C_SINGLE_BIT)(_code 335))
					((C_FLOP_INPUT)(_code 336))
					((C_VECTOR_WIDTH)(_code 337))
					((C_MTBF_STAGES)(_code 338))
				)
				(_port
					((prmry_aclk)(s_axis_aclk))
					((prmry_resetn)(s_axis_resetn))
					((prmry_in)(stop))
					((prmry_vect_in)(_code 339))
					((prmry_ack)(_open))
					((scndry_aclk)(m_axis_aclk))
					((scndry_resetn)(m_axis_resetn))
					((scndry_out)(stop_reg))
					((scndry_vect_out)(_open))
				)
			)
			(_inst HALT_CDC_I 0 47374(_ent lib_cdc_v1_0_2 cdc_sync)
				(_gen
					((C_CDC_TYPE)(_code 340))
					((C_RESET_STATE)(_code 341))
					((C_SINGLE_BIT)(_code 342))
					((C_FLOP_INPUT)(_code 343))
					((C_VECTOR_WIDTH)(_code 344))
					((C_MTBF_STAGES)(_code 345))
				)
				(_port
					((prmry_aclk)(s_axis_aclk))
					((prmry_resetn)(s_axis_resetn))
					((prmry_in)(dm_halt))
					((prmry_vect_in)(_code 346))
					((prmry_ack)(_open))
					((scndry_aclk)(m_axis_aclk))
					((scndry_resetn)(m_axis_resetn))
					((scndry_out)(dm_halt_reg))
					((scndry_vect_out)(_open))
				)
			)
			(_object
				(_prcs
					(VSIZE_CNT_CROSSING(_arch 87 0 47287(_prcs(_trgt(67)(68))(_sens(2)(67)(25))(_dssslsensitivity 1))))
					(line__47298(_arch 88 0 47298(_assignment(_alias((crnt_vsize_d2)(crnt_vsize_d1)))(_trgt(69))(_sens(68)))))
					(THRESH_CNT_CROSSING(_arch 89 0 47401(_prcs(_trgt(86)(87))(_sens(2)(86)(88))(_dssslsensitivity 1))))
					(line__47412(_arch 90 0 47412(_assignment(_trgt(89))(_sens(87)))))
				)
			)
		)
		(_generate GEN_FOR_SYNC 0 47425(_if 347)
			(_object
				(_prcs
					(line__47427(_arch 91 0 47427(_assignment(_alias((mm2s_fifo_pipe_empty_i)(fifo_pipe_empty)))(_simpleassign BUF)(_trgt(104))(_sens(79)))))
					(line__47428(_arch 92 0 47428(_assignment(_alias((crnt_vsize_d2)(crnt_vsize)))(_trgt(69))(_sens(25)))))
					(line__47429(_arch 93 0 47429(_assignment(_alias((mm2s_all_lines_xfred)(all_lines_xfred)))(_simpleassign BUF)(_trgt(46))(_sens(72)))))
					(line__47430(_arch 94 0 47430(_assignment(_alias((dm_xfred_all_lines_reg)(dm_xfred_all_lines)))(_simpleassign BUF)(_trgt(102))(_sens(100)))))
					(line__47431(_arch 95 0 47431(_assignment(_alias((stop_reg)(stop)))(_simpleassign BUF)(_trgt(93))(_sens(19)))))
					(line__47432(_arch 96 0 47432(_assignment(_alias((dm_halt_reg)(dm_halt)))(_simpleassign BUF)(_trgt(107))(_sens(16)))))
					(line__47433(_arch 97 0 47433(_assignment(_trgt(89))(_sens(88)))))
				)
			)
		)
		(_generate GEN_VCOUNT_FOR_SNF 0 47473(_if 348)
			(_object
				(_prcs
					(line__47475(_arch 100 0 47475(_assignment(_trgt(99))(_sens(55)(30)(31)))))
					(REG_FSYNC_TO_ALIGN(_arch 101 0 47481(_prcs(_trgt(105))(_sens(0)(94)(24))(_dssslsensitivity 1))))
					(DM_DONE(_arch 102 0 47494(_prcs(_simple)(_trgt(100)(101))(_sens(0))(_read(94)(99)(101)(105)(25)))))
				)
			)
		)
		(_generate GEN_NO_VCOUNT_FOR_SNF 0 47519(_if 349)
			(_object
				(_prcs
					(line__47521(_arch 103 0 47521(_assignment(_trgt(101)))))
					(line__47522(_arch 104 0 47522(_assignment(_alias((dm_xfred_all_lines)(_string \"0"\)))(_trgt(100)))))
					(line__47523(_arch 105 0 47523(_assignment(_alias((dm_decr_vcount)(_string \"0"\)))(_trgt(99)))))
				)
			)
		)
		(_generate MM2S_DWIDTH_CONV_IS 0 47602(_if 350)
			(_object
				(_prcs
					(line__47606(_arch 114 0 47606(_assignment(_alias((fifo_pipe_empty)(dwidth_fifo_pipe_empty)))(_simpleassign BUF)(_trgt(79))(_sens(39)))))
					(line__47607(_arch 115 0 47607(_assignment(_alias((dwidth_fifo_pipe_empty_m)(mm2s_fifo_pipe_empty_i)))(_simpleassign BUF)(_trgt(40))(_sens(104)))))
				)
			)
		)
		(_generate MM2S_DWIDTH_CONV_IS_NOT 0 47612(_if 351)
			(_object
				(_prcs
					(line__47617(_arch 116 0 47617(_assignment(_trgt(79))(_sens(72)(75)(90)(93)))))
					(line__47623(_arch 117 0 47623(_assignment(_alias((dwidth_fifo_pipe_empty_m)(_string \"1"\)))(_trgt(40)))))
				)
			)
		)
		(_object
			(_prcs
				(line__46589(_arch 8 0 46589(_assignment(_alias((mm2s_fsync_core)(mm2s_fsync)))(_simpleassign BUF)(_trgt(9))(_sens(7)))))
				(line__46590(_arch 9 0 46590(_assignment(_alias((MM2S_DROP_RESIDUAL_OF_FSIZE_ERR_FRAME_S)(_string \"0"\)))(_trgt(13)))))
				(line__46591(_arch 10 0 46591(_assignment(_alias((mm2s_fsize_mismatch_err_s)(_string \"0"\)))(_trgt(10)))))
				(line__47443(_arch 98 0 47443(_assignment(_trgt(71))(_sens(64)(65)(66)))))
				(VERT_COUNTER(_arch 99 0 47451(_prcs(_simple)(_trgt(70)(72))(_sens(2))(_read(69)(70)(71)(95)(21)))))
				(REG_SKID_RESET(_arch 106 0 47535(_prcs(_trgt(106))(_sens(2)(79)(107)(21)(3))(_dssslsensitivity 1))))
				(line__47555(_arch 107 0 47555(_assignment(_trgt(94))(_sens(16)(24)(1)))))
				(line__47561(_arch 108 0 47561(_assignment(_trgt(95))(_sens(107)(21)(3)))))
				(line__47571(_arch 109 0 47571(_assignment(_trgt(96))(_sens(16)(1)))))
				(line__47576(_arch 110 0 47576(_prcs(_trgt(97))(_sens(0)(96))(_dssslsensitivity 1))))
				(line__47587(_arch 111 0 47587(_assignment(_trgt(98))(_sens(107)(3)))))
				(line__47597(_arch 112 0 47597(_assignment(_alias((mm2s_axis_linebuf_reset_out_inv)(m_axis_fifo_ainit_nosync)))(_simpleassign BUF)(_trgt(108))(_sens(98)))))
				(line__47598(_arch 113 0 47598(_assignment(_trgt(4))(_sens(108)))))
				(line__47628(_arch 118 0 47628(_assignment(_alias((mm2s_all_lines_xfred_s)(_string \"0"\)))(_trgt(45)))))
				(line__47629(_arch 119 0 47629(_assignment(_alias((fsync_out_m)(_string \"0"\)))(_trgt(22)))))
				(line__47630(_arch 120 0 47630(_assignment(_alias((mm2s_vsize_cntr_clr_flag)(_string \"0"\)))(_trgt(12)))))
				(line__47631(_arch 121 0 47631(_assignment(_alias((mm2s_fsize_mismatch_err_m)(_string \"0"\)))(_trgt(11)))))
			)
		)
	)
	(_generate GEN_LINEBUF_FLUSH_SOF 0 47636(_if 352)
		(_generate GEN_LINEBUFFER 0 47672(_if 353)
			(_generate GEN_SYNC_FIFO 0 47682(_if 354)
				(_inst I_LINEBUFFER_FIFO 0 47686(_ent . axi_vdma_sfifo)
					(_gen
						((C_FAMILY)(_code 355))
						((C_FULL_FLAGS_RST_VAL)(_code 356))
						((UW_DATA_WIDTH)(_code 357))
						((UW_FIFO_DEPTH)(_code 358))
					)
					(_port
						((rst)(s_axis_fifo_ainit_nosync))
						((sleep)(_code 359))
						((wr_rst_busy)(wr_rst_busy_sig))
						((rd_rst_busy)(rd_rst_busy_sig))
						((clk)(s_axis_aclk))
						((din)(fifo_din))
						((wr_en)(fifo_wren))
						((full)(fifo_full_i))
						((data_count)(fifo_rdcount))
						((rd_en)(fifo_rden))
						((dout)(fifo_dout))
						((empty)(fifo_empty_i))
					)
				)
			)
			(_generate GEN_ASYNC_FIFO 0 47717(_if 360)
				(_generate LB_BRAM 0 47721(_if 361)
					(_inst I_LINEBUFFER_FIFO 0 47725(_ent . axi_vdma_afifo)
						(_gen
							((C_FAMILY)(_code 362))
							((C_FULL_FLAGS_RST_VAL)(_code 363))
							((UW_DATA_WIDTH)(_code 364))
							((UW_FIFO_DEPTH)(_code 365))
						)
						(_port
							((rst)(s_axis_fifo_ainit_nosync_reg))
							((sleep)(_code 366))
							((wr_rst_busy)(_open))
							((rd_rst_busy)(_open))
							((wr_clk)(s_axis_aclk))
							((din)(fifo_din))
							((wr_en)(fifo_wren))
							((full)(fifo_full_i))
							((wr_data_count)(_open))
							((rd_data_count)(fifo_rdcount))
							((rd_clk)(m_axis_aclk))
							((rd_en)(fifo_rden))
							((dout)(fifo_dout))
							((empty)(fifo_empty_i))
						)
					)
					(_object
						(_prcs
							(line__47752(_arch 123 0 47752(_assignment(_alias((wr_rst_busy_sig)(_string \"0"\)))(_trgt(110)))))
							(line__47753(_arch 124 0 47753(_assignment(_alias((rd_rst_busy_sig)(_string \"0"\)))(_trgt(111)))))
						)
					)
				)
				(_generate LB_BUILT_IN 0 47759(_if 367)
					(_inst I_LINEBUFFER_FIFO 0 47763(_ent . axi_vdma_afifo_builtin)
						(_gen
							((PL_FIFO_TYPE)(_code 368))
							((PL_READ_MODE)(_code 369))
							((PL_FASTER_CLOCK)(_code 370))
							((PL_FULL_FLAGS_RST_VAL)(_code 371))
							((PL_DATA_WIDTH)(_code 372))
							((C_FAMILY)(_code 373))
							((PL_FIFO_DEPTH)(_code 374))
						)
						(_port
							((rst)(s_axis_fifo_ainit_nosync_reg))
							((sleep)(_code 375))
							((wr_rst_busy)(wr_rst_busy_sig))
							((rd_rst_busy)(rd_rst_busy_sig))
							((wr_clk)(s_axis_aclk))
							((din)(fifo_din))
							((wr_en)(fifo_wren))
							((full)(fifo_full_i))
							((rd_clk)(m_axis_aclk))
							((rd_en)(fifo_rden))
							((dout)(fifo_dout))
							((empty)(fifo_empty_i))
						)
					)
				)
			)
			(_generate GEN_MM2S_DRE_ENABLED_TKEEP 0 47821(_if 376)
				(_object
					(_prcs
						(line__47824(_arch 127 0 47824(_assignment(_trgt(47))(_sens(62)(103)(28)(30)))))
						(line__47825(_arch 128 0 47825(_assignment(_trgt(49))(_sens(55)(31)))))
						(line__47826(_arch 129 0 47826(_assignment(_trgt(55))(_sens(52)(94)(110)))))
						(line__47827(_arch 130 0 47827(_assignment(_alias((s_axis_tready)(s_axis_tready_i)))(_simpleassign BUF)(_trgt(32))(_sens(55)))))
						(line__47830(_arch 131 0 47830(_assignment(_trgt(50))(_sens(56)(57)))))
						(line__47831(_arch 132 0 47831(_assignment(_trgt(57))(_sens(51)(90)(111)))))
						(line__47832(_arch 133 0 47832(_assignment(_trgt(59))(_sens(48(_range 377)))(_read(48(_range 378))))))
						(line__47833(_arch 134 0 47833(_assignment(_trgt(60))(_sens(48(_range 379)))(_read(48(_range 380))))))
						(line__47834(_arch 135 0 47834(_assignment(_trgt(58))(_sens(48(_index 381)))(_read(48(_index 382))))))
						(line__47835(_arch 136 0 47835(_assignment(_trgt(63(0)))(_sens(48(_index 383)))(_read(48(_index 384))))))
					)
				)
				(_part (48(_index 385))(48(_index 386))
				)
			)
			(_generate GEN_NO_MM2S_DRE_DISABLE_TKEEP 0 47839(_if 387)
				(_object
					(_prcs
						(line__47842(_arch 137 0 47842(_assignment(_trgt(47))(_sens(103)(28)(30)))))
						(line__47843(_arch 138 0 47843(_assignment(_trgt(49))(_sens(55)(31)))))
						(line__47844(_arch 139 0 47844(_assignment(_trgt(55))(_sens(52)(94)(110)))))
						(line__47845(_arch 140 0 47845(_assignment(_alias((s_axis_tready)(s_axis_tready_i)))(_simpleassign BUF)(_trgt(32))(_sens(55)))))
						(line__47848(_arch 141 0 47848(_assignment(_trgt(50))(_sens(56)(57)))))
						(line__47849(_arch 142 0 47849(_assignment(_trgt(57))(_sens(51)(90)(111)))))
						(line__47850(_arch 143 0 47850(_assignment(_trgt(59))(_sens(48(_range 388)))(_read(48(_range 389))))))
						(line__47851(_arch 144 0 47851(_assignment(_trgt(60)))))
						(line__47852(_arch 145 0 47852(_assignment(_trgt(58))(_sens(48(_index 390)))(_read(48(_index 391))))))
						(line__47853(_arch 146 0 47853(_assignment(_trgt(63(0)))(_sens(48(_index 392)))(_read(48(_index 393))))))
					)
				)
				(_part (48(_index 394))(48(_index 395))
				)
			)
			(_generate GEN_THRESHOLD_ENABLED 0 47884(_if 396)
				(_object
					(_prcs
						(REG_ALMST_EMPTY(_arch 147 0 47891(_prcs(_trgt(85))(_sens(2)(51)(54(_range 397))(89)(95)(111))(_dssslsensitivity 1)(_read(54(_range 398))))))
						(line__47909(_arch 148 0 47909(_assignment(_trgt(43))(_sens(75)(85)(90)))))
						(line__47913(_arch 149 0 47913(_assignment(_alias((mm2s_fifo_empty)(m_axis_tvalid_out)))(_simpleassign "not")(_trgt(42))(_sens(75)))))
					)
				)
			)
			(_generate GEN_THRESHOLD_DISABLED 0 47918(_if 399)
				(_object
					(_prcs
						(line__47920(_arch 150 0 47920(_assignment(_alias((mm2s_fifo_empty)(_string \"0"\)))(_trgt(42)))))
						(line__47921(_arch 151 0 47921(_assignment(_alias((mm2s_fifo_almost_empty)(_string \"0"\)))(_trgt(43)))))
						(line__47922(_arch 152 0 47922(_assignment(_alias((fifo_almost_empty_reg)(_string \"0"\)))(_trgt(85)))))
					)
				)
			)
			(_generate GEN_THRESH_MET_FOR_SNF 0 47946(_if 400)
				(_object
					(_prcs
						(REG_ALMST_EMPTY_FE(_arch 153 0 47950(_prcs(_trgt(83))(_sens(2)(85)(95))(_dssslsensitivity 1))))
						(line__47962(_arch 154 0 47962(_assignment(_trgt(84))(_sens(83)(85)))))
						(THRESH_MET(_arch 155 0 47965(_prcs(_trgt(90))(_sens(2)(84)(95)(102)(21))(_dssslsensitivity 1))))
					)
				)
			)
			(_generate GEN_NO_THRESH_MET_FOR_SNF 0 47983(_if 401)
				(_object
					(_prcs
						(line__47985(_arch 156 0 47985(_assignment(_alias((sf_threshold_met)(_string \"1"\)))(_trgt(90)))))
					)
				)
			)
			(_inst I_MSTR_SKID 0 47992(_ent . axi_vdma_skid_buf)
				(_gen
					((C_WDATA_WIDTH)(_code 402))
					((C_TUSER_WIDTH)(_code 403))
				)
				(_port
					((ACLK)(m_axis_aclk))
					((ARST)(m_axis_fifo_ainit_nosync))
					((skid_stop)(_code 404))
					((S_VALID)(m_axis_tvalid_i))
					((S_READY)(m_axis_tready_i))
					((S_Data)(m_axis_tdata_i))
					((S_STRB)(m_axis_tkeep_i))
					((S_Last)(m_axis_tlast_i))
					((S_User)(m_axis_tuser_i))
					((M_VALID)(m_axis_tvalid_out))
					((M_READY)(m_axis_tready))
					((M_Data)(m_axis_tdata))
					((M_STRB)(m_axis_tkeep_signal))
					((M_Last)(m_axis_tlast_out))
					((M_User)(m_axis_tuser))
				)
			)
			(_object
				(_prcs
					(line__47677(_arch 122 0 47677(_assignment(_trgt(88))(_sens(27(_range 405)))(_read(27(_range 406))))))
					(line__47804(_arch 125 0 47804(_assignment(_trgt(109))(_sens(16)(1)))))
					(SOF_FLAG_PROCESS(_arch 126 0 47810(_prcs(_trgt(103))(_sens(0)(49)(109))(_dssslsensitivity 1)(_read(24)))))
					(line__48023(_arch 157 0 48023(_assignment(_alias((m_axis_tvalid)(m_axis_tvalid_out)))(_simpleassign BUF)(_trgt(36))(_sens(75)))))
					(line__48024(_arch 158 0 48024(_assignment(_alias((m_axis_tlast)(m_axis_tlast_out)))(_simpleassign BUF)(_trgt(35))(_sens(76)))))
					(REG_STRM_SIGS(_arch 159 0 48028(_prcs(_trgt(64)(65)(66))(_sens(2)(75)(76)(95)(37))(_dssslsensitivity 1))))
				)
			)
		)
		(_generate GEN_NO_LINEBUFFER 0 48051(_if 407)
			(_object
				(_prcs
					(line__48055(_arch 160 0 48055(_assignment(_trgt(33))(_sens(28)))))
					(line__48056(_arch 161 0 48056(_assignment(_trgt(61))(_sens(62)))))
					(line__48057(_arch 162 0 48057(_assignment(_alias((m_axis_tvalid)(s_axis_tvalid)))(_simpleassign BUF)(_trgt(36))(_sens(31)))))
					(line__48058(_arch 163 0 48058(_assignment(_alias((m_axis_tlast)(s_axis_tlast)))(_simpleassign BUF)(_trgt(35))(_sens(30)))))
					(line__48060(_arch 164 0 48060(_assignment(_alias((s_axis_tready)(m_axis_tready)))(_simpleassign BUF)(_trgt(32))(_sens(37)))))
					(line__48063(_arch 165 0 48063(_assignment(_alias((mm2s_fifo_empty)(_string \"0"\)))(_trgt(42)))))
					(line__48064(_arch 166 0 48064(_assignment(_alias((mm2s_fifo_almost_empty)(_string \"0"\)))(_trgt(43)))))
					(SOF_FLAG_PROCESS(_arch 167 0 48072(_prcs(_trgt(103))(_sens(0)(94)(31)(37))(_dssslsensitivity 1)(_read(24)))))
					(line__48083(_arch 168 0 48083(_assignment(_alias((m_axis_tuser(0))(sof_flag)))(_trgt(38(0)))(_sens(103)))))
					(REG_STRM_SIGS(_arch 169 0 48099(_prcs(_trgt(64)(65)(66))(_sens(0)(16)(30)(31)(37)(1))(_dssslsensitivity 1))))
					(REG_PIPE_EMPTY(_arch 170 0 48120(_prcs(_trgt(79))(_sens(0)(81)(92)(16)(18)(1))(_dssslsensitivity 1))))
					(REG_IDLE_FE(_arch 171 0 48138(_prcs(_trgt(91))(_sens(0)(16)(18)(1))(_dssslsensitivity 1))))
					(line__48150(_arch 172 0 48150(_assignment(_trgt(92))(_sens(91)(18)))))
					(POTENTIAL_EMPTY_PROCESS(_arch 173 0 48153(_prcs(_trgt(81))(_sens(0)(64)(65)(66)(16)(1))(_dssslsensitivity 1))))
				)
			)
		)
		(_generate GEN_FOR_ASYNC 0 48173(_if 408)
			(_inst SHUTDOWN_RST_CDC_I 0 48201(_ent lib_cdc_v1_0_2 cdc_sync)
				(_gen
					((C_CDC_TYPE)(_code 409))
					((C_RESET_STATE)(_code 410))
					((C_SINGLE_BIT)(_code 411))
					((C_FLOP_INPUT)(_code 412))
					((C_VECTOR_WIDTH)(_code 413))
					((C_MTBF_STAGES)(_code 414))
				)
				(_port
					((prmry_aclk)(m_axis_aclk))
					((prmry_resetn)(m_axis_resetn))
					((prmry_in)(fifo_pipe_empty))
					((prmry_vect_in)(_code 415))
					((prmry_ack)(_open))
					((scndry_aclk)(s_axis_aclk))
					((scndry_resetn)(s_axis_resetn))
					((scndry_out)(mm2s_fifo_pipe_empty_i))
					((scndry_vect_out)(_open))
				)
			)
			(_inst ALL_LINES_XFRED_P_S_CDC_I 0 48253(_ent lib_cdc_v1_0_2 cdc_sync)
				(_gen
					((C_CDC_TYPE)(_code 416))
					((C_RESET_STATE)(_code 417))
					((C_SINGLE_BIT)(_code 418))
					((C_FLOP_INPUT)(_code 419))
					((C_VECTOR_WIDTH)(_code 420))
					((C_MTBF_STAGES)(_code 421))
				)
				(_port
					((prmry_aclk)(m_axis_aclk))
					((prmry_resetn)(m_axis_resetn))
					((prmry_in)(all_lines_xfred))
					((prmry_vect_in)(_code 422))
					((prmry_ack)(_open))
					((scndry_aclk)(s_axis_aclk))
					((scndry_resetn)(s_axis_resetn))
					((scndry_out)(mm2s_all_lines_xfred))
					((scndry_vect_out)(_open))
				)
			)
			(_inst ALL_LINES_XFRED_S_P_CDC_I 0 48306(_ent lib_cdc_v1_0_2 cdc_sync)
				(_gen
					((C_CDC_TYPE)(_code 423))
					((C_RESET_STATE)(_code 424))
					((C_SINGLE_BIT)(_code 425))
					((C_FLOP_INPUT)(_code 426))
					((C_VECTOR_WIDTH)(_code 427))
					((C_MTBF_STAGES)(_code 428))
				)
				(_port
					((prmry_aclk)(s_axis_aclk))
					((prmry_resetn)(s_axis_resetn))
					((prmry_in)(dm_xfred_all_lines))
					((prmry_vect_in)(_code 429))
					((prmry_ack)(_open))
					((scndry_aclk)(m_axis_aclk))
					((scndry_resetn)(m_axis_resetn))
					((scndry_out)(dm_xfred_all_lines_reg))
					((scndry_vect_out)(_open))
				)
			)
			(_inst STOP_CDC_I 0 48376(_ent lib_cdc_v1_0_2 cdc_sync)
				(_gen
					((C_CDC_TYPE)(_code 430))
					((C_RESET_STATE)(_code 431))
					((C_SINGLE_BIT)(_code 432))
					((C_FLOP_INPUT)(_code 433))
					((C_VECTOR_WIDTH)(_code 434))
					((C_MTBF_STAGES)(_code 435))
				)
				(_port
					((prmry_aclk)(s_axis_aclk))
					((prmry_resetn)(s_axis_resetn))
					((prmry_in)(stop))
					((prmry_vect_in)(_code 436))
					((prmry_ack)(_open))
					((scndry_aclk)(m_axis_aclk))
					((scndry_resetn)(m_axis_resetn))
					((scndry_out)(stop_reg))
					((scndry_vect_out)(_open))
				)
			)
			(_inst MM2S_RUN_STOP_CDC_I 0 48426(_ent lib_cdc_v1_0_2 cdc_sync)
				(_gen
					((C_CDC_TYPE)(_code 437))
					((C_RESET_STATE)(_code 438))
					((C_SINGLE_BIT)(_code 439))
					((C_FLOP_INPUT)(_code 440))
					((C_VECTOR_WIDTH)(_code 441))
					((C_MTBF_STAGES)(_code 442))
				)
				(_port
					((prmry_aclk)(s_axis_aclk))
					((prmry_resetn)(s_axis_resetn))
					((prmry_in)(run_stop))
					((prmry_vect_in)(_code 443))
					((prmry_ack)(_open))
					((scndry_aclk)(m_axis_aclk))
					((scndry_resetn)(m_axis_resetn))
					((scndry_out)(run_stop_reg))
					((scndry_vect_out)(_open))
				)
			)
			(_inst MM2S_FSIZE_ERR_CDC_I 0 48481(_ent lib_cdc_v1_0_2 cdc_sync)
				(_gen
					((C_CDC_TYPE)(_code 444))
					((C_RESET_STATE)(_code 445))
					((C_SINGLE_BIT)(_code 446))
					((C_FLOP_INPUT)(_code 447))
					((C_VECTOR_WIDTH)(_code 448))
					((C_MTBF_STAGES)(_code 449))
				)
				(_port
					((prmry_aclk)(m_axis_aclk))
					((prmry_resetn)(m_axis_resetn))
					((prmry_in)(fsize_mismatch_err_int_s))
					((prmry_vect_in)(_code 450))
					((prmry_ack)(_open))
					((scndry_aclk)(s_axis_aclk))
					((scndry_resetn)(s_axis_resetn))
					((scndry_out)(fsize_mismatch_err_int_m))
					((scndry_vect_out)(_open))
				)
			)
			(_inst MM2S_FSYNC_OUT_CDC_I_FLUSH_SOF 0 48532(_ent lib_cdc_v1_0_2 cdc_sync)
				(_gen
					((C_CDC_TYPE)(_code 451))
					((C_RESET_STATE)(_code 452))
					((C_SINGLE_BIT)(_code 453))
					((C_FLOP_INPUT)(_code 454))
					((C_VECTOR_WIDTH)(_code 455))
					((C_MTBF_STAGES)(_code 456))
				)
				(_port
					((prmry_aclk)(m_axis_aclk))
					((prmry_resetn)(m_axis_resetn))
					((prmry_in)(fsync_out))
					((prmry_vect_in)(_code 457))
					((prmry_ack)(_open))
					((scndry_aclk)(s_axis_aclk))
					((scndry_resetn)(s_axis_resetn))
					((scndry_out)(fsync_out_m))
					((scndry_vect_out)(_open))
				)
			)
			(_inst HALT_CDC_I 0 48598(_ent lib_cdc_v1_0_2 cdc_sync)
				(_gen
					((C_CDC_TYPE)(_code 458))
					((C_RESET_STATE)(_code 459))
					((C_SINGLE_BIT)(_code 460))
					((C_FLOP_INPUT)(_code 461))
					((C_VECTOR_WIDTH)(_code 462))
					((C_MTBF_STAGES)(_code 463))
				)
				(_port
					((prmry_aclk)(s_axis_aclk))
					((prmry_resetn)(s_axis_resetn))
					((prmry_in)(dm_halt))
					((prmry_vect_in)(_code 464))
					((prmry_ack)(_open))
					((scndry_aclk)(m_axis_aclk))
					((scndry_resetn)(m_axis_resetn))
					((scndry_out)(dm_halt_reg))
					((scndry_vect_out)(_open))
				)
			)
			(_generate GEN_ASYNC_CROSS_FSYNC 0 48643(_if 465)
				(_inst CROSS_FSYNC_CDC_I_FLUSH_MM2S_SOF 0 48672(_ent lib_cdc_v1_0_2 cdc_sync)
					(_gen
						((C_CDC_TYPE)(_code 466))
						((C_RESET_STATE)(_code 467))
						((C_SINGLE_BIT)(_code 468))
						((C_FLOP_INPUT)(_code 469))
						((C_VECTOR_WIDTH)(_code 470))
						((C_MTBF_STAGES)(_code 471))
					)
					(_port
						((prmry_aclk)(s_axis_s2mm_aclk))
						((prmry_resetn)(s2mm_axis_resetn))
						((prmry_in)(s2mm_fsync))
						((prmry_vect_in)(_code 472))
						((prmry_ack)(_open))
						((scndry_aclk)(m_axis_aclk))
						((scndry_resetn)(m_axis_resetn))
						((scndry_out)(s2mm_fsync_mm2s_s))
						((scndry_vect_out)(_open))
					)
				)
			)
			(_generate GEN_ASYNC_NO_CROSS_FSYNC 0 48702(_if 473)
				(_object
					(_prcs
						(line__48705(_arch 180 0 48705(_assignment(_alias((s2mm_fsync_mm2s_s)(_string \"0"\)))(_trgt(112)))))
					)
				)
			)
			(_object
				(_prcs
					(VSIZE_CNT_CROSSING(_arch 174 0 48332(_prcs(_trgt(67)(68))(_sens(2)(67)(25))(_dssslsensitivity 1))))
					(line__48343(_arch 175 0 48343(_assignment(_alias((crnt_vsize_d2)(crnt_vsize_d1)))(_trgt(69))(_sens(68)))))
					(GEN_FSYNC_SEL_CROSSING(_arch 176 0 48558(_prcs(_trgt(121)(122))(_sens(2)(121)(14))(_dssslsensitivity 1))))
					(line__48569(_arch 177 0 48569(_assignment(_alias((fsync_src_select_s_int)(fsync_src_select_d1)))(_trgt(123))(_sens(122)))))
					(THRESH_CNT_CROSSING(_arch 178 0 48625(_prcs(_trgt(86)(87))(_sens(2)(86)(88))(_dssslsensitivity 1))))
					(line__48636(_arch 179 0 48636(_assignment(_trgt(89))(_sens(87)))))
				)
			)
		)
		(_generate GEN_FOR_SYNC 0 48718(_if 474)
			(_generate GEN_SYNC_CROSS_FSYNC 0 48733(_if 475)
				(_object
					(_prcs
						(line__48736(_arch 192 0 48736(_assignment(_alias((s2mm_fsync_mm2s_s)(s2mm_fsync)))(_simpleassign BUF)(_trgt(112))(_sens(8)))))
					)
				)
			)
			(_generate GEN_SYNC_NO_CROSS_FSYNC 0 48740(_if 476)
				(_object
					(_prcs
						(line__48743(_arch 193 0 48743(_assignment(_alias((s2mm_fsync_mm2s_s)(_string \"0"\)))(_trgt(112)))))
					)
				)
			)
			(_object
				(_prcs
					(line__48720(_arch 181 0 48720(_assignment(_alias((mm2s_fifo_pipe_empty_i)(fifo_pipe_empty)))(_simpleassign BUF)(_trgt(104))(_sens(79)))))
					(line__48721(_arch 182 0 48721(_assignment(_alias((crnt_vsize_d2)(crnt_vsize)))(_trgt(69))(_sens(25)))))
					(line__48722(_arch 183 0 48722(_assignment(_alias((mm2s_all_lines_xfred)(all_lines_xfred)))(_simpleassign BUF)(_trgt(46))(_sens(72)))))
					(line__48723(_arch 184 0 48723(_assignment(_alias((dm_xfred_all_lines_reg)(dm_xfred_all_lines)))(_simpleassign BUF)(_trgt(102))(_sens(100)))))
					(line__48724(_arch 185 0 48724(_assignment(_alias((stop_reg)(stop)))(_simpleassign BUF)(_trgt(93))(_sens(19)))))
					(line__48725(_arch 186 0 48725(_assignment(_alias((run_stop_reg)(run_stop)))(_simpleassign BUF)(_trgt(113))(_sens(15)))))
					(line__48726(_arch 187 0 48726(_assignment(_alias((fsync_out_m)(fsync_out)))(_simpleassign BUF)(_trgt(22))(_sens(21)))))
					(line__48727(_arch 188 0 48727(_assignment(_alias((dm_halt_reg)(dm_halt)))(_simpleassign BUF)(_trgt(107))(_sens(16)))))
					(line__48728(_arch 189 0 48728(_assignment(_trgt(89))(_sens(88)))))
					(line__48729(_arch 190 0 48729(_assignment(_alias((fsync_src_select_s_int)(fsync_src_select)))(_trgt(123))(_sens(14)))))
					(line__48730(_arch 191 0 48730(_assignment(_alias((fsize_mismatch_err_int_m)(fsize_mismatch_err_int_s)))(_simpleassign BUF)(_trgt(117))(_sens(116)))))
				)
			)
		)
		(_generate NO_DWIDTH_VERT_COUNTER 0 48750(_if 477)
			(_object
				(_prcs
					(line__48759(_arch 194 0 48759(_assignment(_trgt(71))(_sens(64)(65)(66)))))
					(VERT_COUNTER(_arch 195 0 48767(_prcs(_simple)(_trgt(70)(73))(_sens(2))(_read(69)(70)(71)(95)(119)(21)))))
				)
			)
		)
		(_generate GEN_VCOUNT_FOR_SNF 0 48797(_if 478)
			(_object
				(_prcs
					(line__48799(_arch 196 0 48799(_assignment(_trgt(99))(_sens(55)(30)(31)))))
					(REG_FSYNC_TO_ALIGN(_arch 197 0 48805(_prcs(_trgt(105))(_sens(0)(94)(24))(_dssslsensitivity 1))))
					(DM_DONE(_arch 198 0 48818(_prcs(_simple)(_trgt(100)(101))(_sens(0))(_read(94)(99)(101)(105)(25)))))
				)
			)
		)
		(_generate GEN_NO_VCOUNT_FOR_SNF 0 48843(_if 479)
			(_object
				(_prcs
					(line__48845(_arch 199 0 48845(_assignment(_trgt(101)))))
					(line__48846(_arch 200 0 48846(_assignment(_alias((dm_xfred_all_lines)(_string \"0"\)))(_trgt(100)))))
					(line__48847(_arch 201 0 48847(_assignment(_alias((dm_decr_vcount)(_string \"0"\)))(_trgt(99)))))
				)
			)
		)
		(_generate MM2S_DWIDTH_CONV_IS 0 48928(_if 480)
			(_object
				(_prcs
					(line__48932(_arch 212 0 48932(_assignment(_alias((mm2s_all_lines_xfred_s_sig)(mm2s_all_lines_xfred_s_dwidth)))(_simpleassign BUF)(_trgt(74))(_sens(44)))))
					(line__48933(_arch 213 0 48933(_assignment(_alias((fifo_pipe_empty)(dwidth_fifo_pipe_empty)))(_simpleassign BUF)(_trgt(79))(_sens(39)))))
					(line__48934(_arch 214 0 48934(_assignment(_alias((dwidth_fifo_pipe_empty_m)(mm2s_fifo_pipe_empty_i)))(_simpleassign BUF)(_trgt(40))(_sens(104)))))
				)
			)
		)
		(_generate MM2S_DWIDTH_CONV_IS_NOT 0 48939(_if 481)
			(_object
				(_prcs
					(line__48943(_arch 215 0 48943(_assignment(_alias((mm2s_all_lines_xfred_s_sig)(all_lines_xfred_no_dwidth)))(_simpleassign BUF)(_trgt(74))(_sens(73)))))
					(line__48945(_arch 216 0 48945(_assignment(_trgt(79))(_sens(72)(75)(90)(93)))))
					(line__48951(_arch 217 0 48951(_assignment(_alias((dwidth_fifo_pipe_empty_m)(_string \"1"\)))(_trgt(40)))))
				)
			)
		)
		(_object
			(_sig(_int s2mm_fsync_mm2s_s -2 0 47638(_arch(_uni((i 2))))))
			(_sig(_int run_stop_reg -2 0 47639(_arch(_uni((i 2))))))
			(_sig(_int fsync_out_d1 -2 0 47640(_arch(_uni((i 2))))))
			(_sig(_int mm2s_fsync_int -2 0 47641(_arch(_uni((i 2))))))
			(_sig(_int fsize_mismatch_err_int_s -2 0 47642(_arch(_uni((i 2))))))
			(_sig(_int fsize_mismatch_err_int_m -2 0 47643(_arch(_uni((i 2))))))
			(_sig(_int fsize_mismatch_err_flag_s -2 0 47644(_arch(_uni((i 2))))))
			(_sig(_int fsize_mismatch_err_flag_vsize_cntr_clr -2 0 47645(_arch(_uni((i 2))))))
			(_sig(_int fsize_mismatch_err_flag_cmb_s -2 0 47646(_arch(_uni((i 2))))))
			(_type(_int ~NATURAL~range~1~downto~0~13 0 47647(_scalar (_dto i 1 i 0))))
			(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 47647(_array -2((_dto i 1 i 0)))))
			(_sig(_int fsync_src_select_cdc_tig 52 0 47647(_arch(_uni((_others(i 2)))))))
			(_sig(_int fsync_src_select_d1 52 0 47648(_arch(_uni((_others(i 2)))))))
			(_sig(_int fsync_src_select_s_int 52 0 47649(_arch(_uni((_others(i 2)))))))
			(_sig(_int fsize_err_to_dm_halt_flag -2 0 47650(_arch(_uni((i 2))))))
			(_sig(_int fsize_err_to_dm_halt_flag_ored -2 0 47651(_arch(_uni((i 2))))))
			(_sig(_int delay_fsync_fsize_err_till_dm_halt_cmplt_pulse_s -2 0 47652(_arch(_uni((i 2))))))
			(_sig(_int delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s -2 0 47653(_arch(_uni((i 2))))))
			(_sig(_int delay_fsync_fsize_err_till_dm_halt_cmplt_s_d1 -2 0 47654(_arch(_uni((i 2))))))
			(_sig(_int d_fsync_halt_cmplt_s -2 0 47655(_arch(_uni((i 2))))))
			(_prcs
				(REG_SKID_RESET(_arch 202 0 48859(_prcs(_trgt(106))(_sens(2)(79)(107)(21)(3))(_dssslsensitivity 1))))
				(line__48879(_arch 203 0 48879(_assignment(_trgt(94))(_sens(16)(24)(1)))))
				(line__48885(_arch 204 0 48885(_assignment(_trgt(95))(_sens(107)(21)(3)))))
				(line__48894(_arch 205 0 48894(_assignment(_trgt(96))(_sens(16)(1)))))
				(line__48898(_arch 206 0 48898(_prcs(_trgt(97))(_sens(0)(96))(_dssslsensitivity 1))))
				(line__48909(_arch 207 0 48909(_assignment(_trgt(98))(_sens(107)(3)))))
				(line__48919(_arch 208 0 48919(_assignment(_alias((mm2s_axis_linebuf_reset_out_inv)(m_axis_fifo_ainit_nosync)))(_simpleassign BUF)(_trgt(108))(_sens(98)))))
				(line__48920(_arch 209 0 48920(_assignment(_trgt(4))(_sens(108)))))
				(line__48922(_arch 210 0 48922(_assignment(_alias((all_lines_xfred)(mm2s_all_lines_xfred_s_sig)))(_simpleassign BUF)(_trgt(72))(_sens(74)))))
				(line__48923(_arch 211 0 48923(_assignment(_alias((mm2s_all_lines_xfred_s)(mm2s_all_lines_xfred_s_sig)))(_simpleassign BUF)(_trgt(45))(_sens(74)))))
				(line__48956(_arch 218 0 48956(_assignment(_trgt(115))(_sens(113)(7)))))
				(FSIZE_MISMATCH_MM2S_FLUSH_SOF_s(_arch 219 0 48976(_prcs(_trgt(116))(_sens(2)(74)(115)(3))(_dssslsensitivity 1))))
				(FSIZE_MISMATCH_FLAG_MM2S_FLUSH_SOF_s(_arch 220 0 48991(_prcs(_trgt(118))(_sens(2)(115)(3))(_dssslsensitivity 1)(_read(116)))))
				(line__49003(_arch 221 0 49003(_assignment(_trgt(120))(_sens(116)(118)))))
				(line__49005(_arch 222 0 49005(_assignment(_alias((MM2S_DROP_RESIDUAL_OF_FSIZE_ERR_FRAME_S)(fsize_mismatch_err_flag_cmb_s)))(_simpleassign BUF)(_trgt(13))(_sens(120)))))
				(line__49007(_arch 223 0 49007(_assignment(_alias((mm2s_fsize_mismatch_err_s)(fsize_mismatch_err_int_s)))(_simpleassign BUF)(_trgt(10))(_sens(116)))))
				(line__49008(_arch 224 0 49008(_assignment(_alias((mm2s_fsize_mismatch_err_m)(fsize_mismatch_err_int_m)))(_simpleassign BUF)(_trgt(11))(_sens(117)))))
				(line__49010(_arch 225 0 49010(_assignment(_trgt(12))(_sens(116)(119)))))
				(D1_FSYNC_OUT(_arch 226 0 49013(_prcs(_trgt(114))(_sens(2)(21)(3))(_dssslsensitivity 1))))
				(FLAG_VSIZE_CNTR_CLR(_arch 227 0 49027(_prcs(_trgt(119))(_sens(2)(114)(3))(_dssslsensitivity 1)(_read(116)))))
				(MM2S_FSIZE_ERR_TO_DM_HALT_FLAG(_arch 228 0 49040(_prcs(_trgt(124))(_sens(2)(107)(3))(_dssslsensitivity 1)(_read(116)))))
				(line__49053(_arch 229 0 49053(_assignment(_trgt(125))(_sens(107)(116)(124)))))
				(line__49056(_arch 230 0 49056(_assignment(_trgt(126))(_sens(115)(125)))))
				(MM2S_FSIZE_LESS_DM_HALT_CMPLT_FLAG(_arch 231 0 49060(_prcs(_trgt(127))(_sens(2)(125)(3))(_dssslsensitivity 1)(_read(126)))))
				(MM2S_REG_D_FSYNC(_arch 232 0 49071(_prcs(_trgt(128))(_sens(2)(127)(3))(_dssslsensitivity 1))))
				(line__49083(_arch 233 0 49083(_assignment(_trgt(129))(_sens(127)(128)))))
				(line__49085(_arch 234 0 49085(_assignment(_trgt(9))(_sens(115)(126)(129)))))
			)
		)
	)
	(_object
		(_type(_int ~INTEGER~range~8~to~1024~12 0 46256(_scalar (_to i 8 i 1024))))
		(_gen(_int C_DATA_WIDTH 0 0 46256 \32\ (_ent gms((i 32)))))
		(_type(_int ~INTEGER~range~8~to~1024~121 0 46257(_scalar (_to i 8 i 1024))))
		(_gen(_int C_M_AXIS_MM2S_TDATA_WIDTH 1 0 46257 \32\ (_ent gms((i 32)))))
		(_type(_int ~INTEGER~range~0~to~1~12 0 46260(_scalar (_to i 0 i 1))))
		(_gen(_int C_INCLUDE_S2MM 2 0 46260 \0\ (_ent gms((i 0)))))
		(_type(_int ~INTEGER~range~0~to~1~122 0 46261(_scalar (_to i 0 i 1))))
		(_gen(_int C_INCLUDE_MM2S_SF 3 0 46261 \0\ (_ent gms((i 0)))))
		(_type(_int ~INTEGER~range~0~to~1~123 0 46265(_scalar (_to i 0 i 1))))
		(_gen(_int C_INCLUDE_MM2S_DRE 4 0 46265 \0\ (_ent gms((i 0)))))
		(_type(_int ~INTEGER~range~0~to~1~124 0 46267(_scalar (_to i 0 i 1))))
		(_gen(_int C_MM2S_SOF_ENABLE 5 0 46267 \0\ (_ent gms((i 0)))))
		(_type(_int ~INTEGER~range~1~to~1~12 0 46273(_scalar (_to i 1 i 1))))
		(_gen(_int C_M_AXIS_MM2S_TUSER_BITS 6 0 46273 \1\ (_ent gms((i 1)))))
		(_type(_int ~INTEGER~range~0~to~65536~12 0 46276(_scalar (_to i 0 i 65536))))
		(_gen(_int C_TOPLVL_LINEBUFFER_DEPTH 7 0 46276 \512\ (_ent gms((i 512)))))
		(_type(_int ~INTEGER~range~0~to~65536~125 0 46279(_scalar (_to i 0 i 65536))))
		(_gen(_int C_LINEBUFFER_DEPTH 8 0 46279 \512\ (_ent gms((i 512)))))
		(_type(_int ~INTEGER~range~1~to~65536~12 0 46282(_scalar (_to i 1 i 65536))))
		(_gen(_int C_LINEBUFFER_AE_THRESH 9 0 46282 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~126 0 46285(_scalar (_to i 0 i 1))))
		(_gen(_int C_PRMRY_IS_ACLK_ASYNC 10 0 46285 \0\ (_ent gms((i 0)))))
		(_type(_int ~INTEGER~range~0~to~1~127 0 46293(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_DEBUG_ALL 11 0 46293 \1\ (_ent gms((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~128 0 46295(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_DEBUG_INFO_0 12 0 46295 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~129 0 46297(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_DEBUG_INFO_1 13 0 46297 \1\ (_ent gms((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~1210 0 46299(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_DEBUG_INFO_2 14 0 46299 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~1211 0 46301(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_DEBUG_INFO_3 15 0 46301 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~1212 0 46303(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_DEBUG_INFO_4 16 0 46303 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~1213 0 46305(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_DEBUG_INFO_5 17 0 46305 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~1214 0 46307(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_DEBUG_INFO_6 18 0 46307 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~1215 0 46309(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_DEBUG_INFO_7 19 0 46309 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~1216 0 46311(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_DEBUG_INFO_8 20 0 46311 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~1217 0 46313(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_DEBUG_INFO_9 21 0 46313 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~1218 0 46315(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_DEBUG_INFO_10 22 0 46315 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~1219 0 46317(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_DEBUG_INFO_11 23 0 46317 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~1220 0 46319(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_DEBUG_INFO_12 24 0 46319 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~1221 0 46321(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_DEBUG_INFO_13 25 0 46321 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~1222 0 46323(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_DEBUG_INFO_14 26 0 46323 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~1223 0 46325(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_DEBUG_INFO_15 27 0 46325 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~1224 0 46328(_scalar (_to i 0 i 1))))
		(_gen(_int ENABLE_FLUSH_ON_FSYNC 28 0 46328 \0\ (_ent gms((i 0)))))
		(_type(_int ~STRING~12 0 46330(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int C_FAMILY 29 0 46330(_ent(_string \"virtex7"\))))
		(_port(_int s_axis_aclk -2 0 46335(_ent(_in)(_event))))
		(_port(_int s_axis_resetn -2 0 46336(_ent(_in))))
		(_port(_int m_axis_aclk -2 0 46339(_ent(_in)(_event))))
		(_port(_int m_axis_resetn -2 0 46340(_ent(_in))))
		(_port(_int mm2s_axis_linebuf_reset_out -2 0 46341(_ent(_out))))
		(_port(_int s2mm_axis_resetn -2 0 46343(_ent(_in((i 3))))))
		(_port(_int s_axis_s2mm_aclk -2 0 46344(_ent(_in((i 2))))))
		(_port(_int mm2s_fsync -2 0 46346(_ent(_in))))
		(_port(_int s2mm_fsync -2 0 46347(_ent(_in))))
		(_port(_int mm2s_fsync_core -2 0 46348(_ent(_out))))
		(_port(_int mm2s_fsize_mismatch_err_s -2 0 46349(_ent(_out))))
		(_port(_int mm2s_fsize_mismatch_err_m -2 0 46350(_ent(_out))))
		(_port(_int mm2s_vsize_cntr_clr_flag -2 0 46351(_ent(_out))))
		(_port(_int MM2S_DROP_RESIDUAL_OF_FSIZE_ERR_FRAME_S -2 0 46352(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 46354(_array -2((_dto i 1 i 0)))))
		(_port(_int fsync_src_select 30 0 46354(_ent(_in))))
		(_port(_int run_stop -2 0 46357(_ent(_in))))
		(_port(_int dm_halt -2 0 46359(_ent(_in))))
		(_port(_int dm_halt_reg_out -2 0 46360(_ent(_out))))
		(_port(_int cmdsts_idle -2 0 46361(_ent(_in))))
		(_port(_int stop -2 0 46362(_ent(_in))))
		(_port(_int stop_reg_out -2 0 46363(_ent(_out))))
		(_port(_int fsync_out -2 0 46366(_ent(_in))))
		(_port(_int fsync_out_m -2 0 46367(_ent(_out))))
		(_port(_int mm2s_fsize_mismatch_err_flag -2 0 46368(_ent(_in))))
		(_port(_int frame_sync -2 0 46369(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{VSIZE_DWIDTH-1~downto~0}~12 0 46370(_array -2((_dto i 12 i 0)))))
		(_port(_int crnt_vsize 31 0 46370(_ent(_in))))
		(_port(_int crnt_vsize_d2_out 31 0 46372(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{LINEBUFFER_THRESH_WIDTH-1~downto~0}~12 0 46375(_array -2((_dto i 16 i 0)))))
		(_port(_int linebuf_threshold 32 0 46375(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_DATA_WIDTH-1~downto~0}~12 0 46379(_array -2((_dto c 482 i 0)))))
		(_port(_int s_axis_tdata 33 0 46379(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_DATA_WIDTH/8}-1~downto~0}~12 0 46381(_array -2((_dto c 483 i 0)))))
		(_port(_int s_axis_tkeep 34 0 46381(_ent(_in))))
		(_port(_int s_axis_tlast -2 0 46383(_ent(_in))))
		(_port(_int s_axis_tvalid -2 0 46384(_ent(_in))))
		(_port(_int s_axis_tready -2 0 46385(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_DATA_WIDTH-1~downto~0}~1226 0 46389(_array -2((_dto c 484 i 0)))))
		(_port(_int m_axis_tdata 35 0 46389(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_DATA_WIDTH/8}-1~downto~0}~1228 0 46391(_array -2((_dto c 485 i 0)))))
		(_port(_int m_axis_tkeep 36 0 46391(_ent(_out))))
		(_port(_int m_axis_tlast -2 0 46393(_ent(_out))))
		(_port(_int m_axis_tvalid -2 0 46394(_ent(_out))))
		(_port(_int m_axis_tready -2 0 46395(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXIS_MM2S_TUSER_BITS-1~downto~0}~12 0 46396(_array -2((_dto c 486 i 0)))))
		(_port(_int m_axis_tuser 37 0 46396(_ent(_out))))
		(_port(_int dwidth_fifo_pipe_empty -2 0 46400(_ent(_in))))
		(_port(_int dwidth_fifo_pipe_empty_m -2 0 46401(_ent(_out))))
		(_port(_int mm2s_fifo_pipe_empty -2 0 46402(_ent(_out))))
		(_port(_int mm2s_fifo_empty -2 0 46403(_ent(_out))))
		(_port(_int mm2s_fifo_almost_empty -2 0 46404(_ent(_out))))
		(_port(_int mm2s_all_lines_xfred_s_dwidth -2 0 46405(_ent(_in))))
		(_port(_int mm2s_all_lines_xfred_s -2 0 46406(_ent(_out))))
		(_port(_int mm2s_all_lines_xfred -2 0 46407(_ent(_out))))
		(_cnst(_int BUFFER_DEPTH -3 0 46430(_arch gms(_code 487))))
		(_cnst(_int BUFFER_WIDTH -3 0 46435(_arch gms(_code 488))))
		(_cnst(_int DATACOUNT_WIDTH -3 0 46447(_arch gms(_code 489))))
		(_type(_int ~STD_LOGIC_VECTOR{DATACOUNT_WIDTH-1~downto~0}~13 0 46450(_array -2((_dto c 490 i 0)))))
		(_cnst(_int DATA_COUNT_ZERO 38 0 46450(_arch((_others(i 2))))))
		(_cnst(_int USE_BRAM_FIFOS -3 0 46453(_arch((i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{255~downto~0}~13 0 46456(_array -2((_dto i 255 i 0)))))
		(_cnst(_int ZERO_VALUE_VECT 39 0 46456(_arch((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{VSIZE_DWIDTH-1~downto~0}~13 0 46459(_array -2((_dto i 12 i 0)))))
		(_cnst(_int VSIZE_ONE_VALUE 40 0 46459(_arch gms(_code 491))))
		(_type(_int ~STD_LOGIC_VECTOR{VSIZE_DWIDTH-1~downto~0}~132 0 46462(_array -2((_dto i 12 i 0)))))
		(_cnst(_int VSIZE_ZERO_VALUE 41 0 46462(_arch((_others(i 2))))))
		(_cnst(_int THRESHOLD_LSB_INDEX -3 0 46466(_arch gms(_code 492))))
		(_type(_int ~STD_LOGIC_VECTOR{THRESHOLD_LSB_INDEX-1~downto~0}~13 0 46467(_array -2((_dto c 493 i 0)))))
		(_cnst(_int THRESHOLD_PAD 42 0 46467(_arch((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{BUFFER_WIDTH-1~downto~0}~13 0 46473(_array -2((_dto c 494 i 0)))))
		(_sig(_int fifo_din 43 0 46473(_arch(_uni((_others(i 2)))))))
		(_sig(_int fifo_dout 43 0 46474(_arch(_uni((_others(i 2)))))))
		(_sig(_int fifo_wren -2 0 46475(_arch(_uni((i 2))))))
		(_sig(_int fifo_rden -2 0 46476(_arch(_uni((i 2))))))
		(_sig(_int fifo_empty_i -2 0 46477(_arch(_uni((i 2))))))
		(_sig(_int fifo_full_i -2 0 46478(_arch(_uni((i 2))))))
		(_sig(_int fifo_ainit -2 0 46479(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{DATACOUNT_WIDTH-1~downto~0}~134 0 46480(_array -2((_dto c 495 i 0)))))
		(_sig(_int fifo_rdcount 44 0 46480(_arch(_uni((_others(i 2)))))))
		(_sig(_int s_axis_tready_i -2 0 46482(_arch(_uni((i 2))))))
		(_sig(_int m_axis_tready_i -2 0 46483(_arch(_uni((i 2))))))
		(_sig(_int m_axis_tvalid_i -2 0 46484(_arch(_uni((i 2))))))
		(_sig(_int m_axis_tlast_i -2 0 46485(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_DATA_WIDTH-1~downto~0}~13 0 46486(_array -2((_dto c 496 i 0)))))
		(_sig(_int m_axis_tdata_i 45 0 46486(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_DATA_WIDTH/8}-1~downto~0}~13 0 46487(_array -2((_dto c 497 i 0)))))
		(_sig(_int m_axis_tkeep_i 46 0 46487(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_DATA_WIDTH/8}-1~downto~0}~136 0 46488(_array -2((_dto c 498 i 0)))))
		(_sig(_int m_axis_tkeep_signal 47 0 46488(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_DATA_WIDTH/8}-1~downto~0}~138 0 46489(_array -2((_dto c 499 i 0)))))
		(_sig(_int s_axis_tkeep_signal 48 0 46489(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXIS_MM2S_TUSER_BITS-1~downto~0}~13 0 46490(_array -2((_dto c 500 i 0)))))
		(_sig(_int m_axis_tuser_i 49 0 46490(_arch(_uni((_others(i 2)))))))
		(_sig(_int m_axis_tready_d1 -2 0 46492(_arch(_uni((i 2))))))
		(_sig(_int m_axis_tlast_d1 -2 0 46493(_arch(_uni((i 2))))))
		(_sig(_int m_axis_tvalid_d1 -2 0 46494(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{VSIZE_DWIDTH-1~downto~0}~1310 0 46496(_array -2((_dto i 12 i 0)))))
		(_sig(_int crnt_vsize_cdc_tig 50 0 46496(_arch(_uni((_others(i 2)))))))
		(_sig(_int crnt_vsize_d1 50 0 46497(_arch(_uni((_others(i 2)))))))
		(_sig(_int crnt_vsize_d2 50 0 46498(_arch(_uni((_others(i 2)))))))
		(_sig(_int vsize_counter 50 0 46499(_arch(_uni((_others(i 2)))))))
		(_sig(_int decr_vcount -2 0 46500(_arch(_uni((i 2))))))
		(_sig(_int all_lines_xfred -2 0 46501(_arch(_uni((i 2))))))
		(_sig(_int all_lines_xfred_no_dwidth -2 0 46502(_arch(_uni((i 2))))))
		(_sig(_int mm2s_all_lines_xfred_s_sig -2 0 46503(_arch(_uni((i 2))))))
		(_sig(_int m_axis_tvalid_out -2 0 46505(_arch(_uni((i 2))))))
		(_sig(_int m_axis_tlast_out -2 0 46506(_arch(_uni((i 2))))))
		(_sig(_int slv2skid_s_axis_tvalid -2 0 46507(_arch(_uni((i 2))))))
		(_sig(_int fifo_empty_d1 -2 0 46508(_arch(_uni((i 2))))))
		(_sig(_int fifo_pipe_empty -2 0 46511(_arch(_uni((i 2))))))
		(_sig(_int fifo_wren_d1 -2 0 46512(_arch(_uni((i 2))))))
		(_sig(_int pot_empty -2 0 46513(_arch(_uni((i 2))))))
		(_sig(_int fifo_almost_empty_i -2 0 46515(_arch(_uni((i 3))))))
		(_sig(_int fifo_almost_empty_d1 -2 0 46516(_arch(_uni((i 3))))))
		(_sig(_int fifo_almost_empty_fe -2 0 46517(_arch(_uni((i 2))))))
		(_sig(_int fifo_almost_empty_reg -2 0 46519(_arch(_uni((i 3))))))
		(_sig(_int data_count_ae_threshold_cdc_tig 44 0 46520(_arch(_uni((_others(i 2)))))))
		(_sig(_int data_count_ae_threshold_d1 44 0 46521(_arch(_uni((_others(i 2)))))))
		(_sig(_int data_count_ae_threshold 44 0 46522(_arch(_uni((_others(i 2)))))))
		(_sig(_int m_data_count_ae_thresh 44 0 46523(_arch(_uni((_others(i 2)))))))
		(_sig(_int sf_threshold_met -2 0 46524(_arch(_uni((i 2))))))
		(_sig(_int cmdsts_idle_d1 -2 0 46526(_arch(_uni((i 2))))))
		(_sig(_int cmdsts_idle_fe -2 0 46527(_arch(_uni((i 2))))))
		(_sig(_int stop_reg -2 0 46528(_arch(_uni((i 2))))))
		(_sig(_int s_axis_fifo_ainit -2 0 46530(_arch(_uni((i 2))))))
		(_sig(_int m_axis_fifo_ainit -2 0 46531(_arch(_uni((i 2))))))
		(_sig(_int s_axis_fifo_ainit_nosync -2 0 46532(_arch(_uni((i 2))))))
		(_sig(_int s_axis_fifo_ainit_nosync_reg -2 0 46533(_arch(_uni((i 2))))))
		(_sig(_int m_axis_fifo_ainit_nosync -2 0 46534(_arch(_uni((i 2))))))
		(_sig(_int dm_decr_vcount -2 0 46535(_arch(_uni((i 2))))))
		(_sig(_int dm_xfred_all_lines -2 0 46536(_arch(_uni((i 2))))))
		(_sig(_int dm_vsize_counter 50 0 46537(_arch(_uni((_others(i 2)))))))
		(_sig(_int dm_xfred_all_lines_reg -2 0 46538(_arch(_uni((i 2))))))
		(_sig(_int sof_flag -2 0 46540(_arch(_uni((i 2))))))
		(_sig(_int mm2s_fifo_pipe_empty_i -2 0 46541(_arch(_uni((i 2))))))
		(_sig(_int frame_sync_d1 -2 0 46542(_arch(_uni((i 2))))))
		(_sig(_int m_skid_reset -2 0 46544(_arch(_uni((i 2))))))
		(_sig(_int dm_halt_reg -2 0 46545(_arch(_uni((i 2))))))
		(_sig(_int mm2s_axis_linebuf_reset_out_inv -2 0 46546(_arch(_uni((i 2))))))
		(_sig(_int sof_reset -2 0 46547(_arch(_uni((i 2))))))
		(_sig(_int wr_rst_busy_sig -2 0 46549(_arch(_uni((i 2))))))
		(_sig(_int rd_rst_busy_sig -2 0 46550(_arch(_uni((i 2))))))
		(_prcs
			(line__46565(_arch 0 0 46565(_assignment(_alias((mm2s_fifo_pipe_empty)(mm2s_fifo_pipe_empty_i)))(_simpleassign BUF)(_trgt(41))(_sens(104)))))
			(line__46566(_arch 1 0 46566(_assignment(_alias((dm_halt_reg_out)(dm_halt_reg)))(_simpleassign BUF)(_trgt(17))(_sens(107)))))
			(line__46567(_arch 2 0 46567(_assignment(_alias((stop_reg_out)(stop_reg)))(_simpleassign BUF)(_trgt(20))(_sens(93)))))
			(line__46568(_arch 3 0 46568(_assignment(_alias((crnt_vsize_d2_out)(crnt_vsize_d2)))(_trgt(26))(_sens(69)))))
		)
		(_subprogram
			(_ext clog2(4 3))
		)
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.VSIZE_DWIDTH(2 VSIZE_DWIDTH)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.LINEBUFFER_THRESH_WIDTH(2 LINEBUFFER_THRESH_WIDTH)))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(axi_vdma_pkg))(ieee(NUMERIC_STD))(lib_pkg_v1_0_2(lib_pkg))(ieee(std_logic_misc)))
	(_static
		(33686018 33686018 33686018 2)
		(33686018 33686018 33686018 2)
		(33686018 33686018 33686018 2)
		(33686018 33686018 33686018 2)
		(33686018 33686018 33686018 2)
		(33686018 33686018 33686018 2)
		(33686018 33686018 33686018 2)
		(33686018 33686018 33686018 2)
		(33686018 33686018 33686018 2)
		(33686018 33686018 33686018 2)
		(1279874370 1313431380)
		(1413896006)
		(1130320471 19276)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . implementation 501 -1)
)
V 000055 55 67167         1580965287485 implementation
(_unit VHDL(axi_vdma_s2mm_linebuf 0 49245(implementation 0 49403))
	(_version vde)
	(_time 1580965287486 2020.02.05 23:01:27)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_vdma_v6_3/hdl/axi_vdma_v6_3_rfs.vhd\))
	(_parameters tan)
	(_code 7f702b7f2128226a292b2c7c6b257a797e7a29787c7c7d)
	(_ent
		(_time 1580965287468)
	)
	(_generate GEN_VSIZE_SNAPSHOT_LOGIC 0 49566(_if 264)
		(_object
			(_prcs
				(S2MM_DMASR_BIT7_D1(_arch 10 0 49570(_prcs(_trgt(95))(_sens(2)(3)(25))(_dssslsensitivity 1))))
				(line__49582(_arch 11 0 49582(_assignment(_trgt(96))(_sens(95)(25)))))
				(DM_VSIZE_AT_FSIZE_LESS_ERR(_arch 12 0 49585(_prcs(_trgt(38))(_sens(2)(84)(96)(3))(_dssslsensitivity 1)(_read(10)(25)))))
			)
		)
	)
	(_generate GEN_NO_VSIZE_SNAPSHOT_LOGIC 0 49604(_if 265)
		(_object
			(_prcs
				(line__49608(_arch 13 0 49608(_assignment(_trgt(38)))))
			)
		)
	)
	(_generate GEN_S2MM_DRE_ON 0 49614(_if 266)
		(_object
			(_prcs
				(line__49617(_arch 14 0 49617(_assignment(_trgt(40))(_sens(64)))))
				(line__49618(_arch 15 0 49618(_assignment(_trgt(63))(_sens(33)))))
			)
		)
	)
	(_generate GEN_S2MM_DRE_OFF 0 49622(_if 267)
		(_object
			(_prcs
				(line__49625(_arch 16 0 49625(_assignment(_trgt(40)))))
				(line__49626(_arch 17 0 49626(_assignment(_trgt(63)))))
			)
		)
	)
	(_generate GEN_FSYNC_LOGIC 0 49637(_if 268)
		(_generate GEN_LINEBUFFER 0 49681(_if 269)
			(_generate GEN_SYNC_FIFO 0 49692(_if 270)
				(_inst I_LINEBUFFER_FIFO 0 49697(_ent . axi_vdma_sfifo)
					(_gen
						((C_FAMILY)(_code 271))
						((C_FULL_FLAGS_RST_VAL)(_code 272))
						((UW_DATA_WIDTH)(_code 273))
						((UW_FIFO_DEPTH)(_code 274))
					)
					(_port
						((rst)(s_axis_fifo_ainit_nosync))
						((sleep)(_code 275))
						((wr_rst_busy)(wr_rst_busy_sig))
						((rd_rst_busy)(rd_rst_busy_sig))
						((clk)(s_axis_aclk))
						((din)(fifo_din))
						((wr_en)(fifo_wren))
						((full)(fifo_full_i))
						((data_count)(fifo_wrcount))
						((rd_en)(fifo_rden))
						((dout)(fifo_dout))
						((empty)(fifo_empty_i))
					)
				)
			)
			(_generate GEN_ASYNC_FIFO 0 49731(_if 276)
				(_generate LB_BRAM 0 49735(_if 277)
					(_inst I_LINEBUFFER_FIFO 0 49740(_ent . axi_vdma_afifo)
						(_gen
							((C_FAMILY)(_code 278))
							((C_FULL_FLAGS_RST_VAL)(_code 279))
							((UW_DATA_WIDTH)(_code 280))
							((UW_FIFO_DEPTH)(_code 281))
						)
						(_port
							((rst)(s_axis_fifo_ainit_nosync_reg))
							((sleep)(_code 282))
							((wr_rst_busy)(_open))
							((rd_rst_busy)(_open))
							((wr_clk)(s_axis_aclk))
							((din)(fifo_din))
							((wr_en)(fifo_wren))
							((full)(fifo_full_i))
							((wr_data_count)(fifo_wrcount))
							((rd_data_count)(_open))
							((rd_clk)(m_axis_aclk))
							((rd_en)(fifo_rden))
							((dout)(fifo_dout))
							((empty)(fifo_empty_i))
						)
					)
					(_object
						(_prcs
							(line__49766(_arch 20 0 49766(_assignment(_alias((wr_rst_busy_sig)(_string \"0"\)))(_trgt(97)))))
							(line__49767(_arch 21 0 49767(_assignment(_alias((rd_rst_busy_sig)(_string \"0"\)))(_trgt(98)))))
						)
					)
				)
				(_generate LB_BUILT_IN 0 49771(_if 283)
					(_inst I_LINEBUFFER_FIFO 0 49776(_ent . axi_vdma_afifo_builtin)
						(_gen
							((PL_FIFO_TYPE)(_code 284))
							((PL_READ_MODE)(_code 285))
							((PL_FASTER_CLOCK)(_code 286))
							((PL_FULL_FLAGS_RST_VAL)(_code 287))
							((PL_DATA_WIDTH)(_code 288))
							((C_FAMILY)(_code 289))
							((PL_FIFO_DEPTH)(_code 290))
						)
						(_port
							((rst)(s_axis_fifo_ainit_nosync_reg))
							((sleep)(_code 291))
							((wr_rst_busy)(wr_rst_busy_sig))
							((rd_rst_busy)(rd_rst_busy_sig))
							((wr_clk)(s_axis_aclk))
							((din)(fifo_din))
							((wr_en)(fifo_wren))
							((full)(fifo_full_i))
							((rd_clk)(m_axis_aclk))
							((rd_en)(fifo_rden))
							((dout)(fifo_dout))
							((empty)(fifo_empty_i))
						)
					)
				)
			)
			(_generate GEN_S2MM_DRE_ENABLED_TKEEP 0 49814(_if 292)
				(_object
					(_prcs
						(line__49819(_arch 22 0 49819(_assignment(_trgt(49))(_sens(60)(61)(62)))))
						(line__49820(_arch 23 0 49820(_assignment(_trgt(51))(_sens(58)(59)))))
						(line__49823(_arch 24 0 49823(_assignment(_trgt(58))(_sens(54)(80)(97)))))
						(line__49827(_arch 25 0 49827(_assignment(_trgt(52))(_sens(86)(43)))))
						(line__49828(_arch 26 0 49828(_assignment(_trgt(86))(_sens(53)(98)))))
						(line__49829(_arch 27 0 49829(_assignment(_trgt(39))(_sens(50(_range 293)))(_read(50(_range 294))))))
						(line__49830(_arch 28 0 49830(_assignment(_trgt(64))(_sens(50(_range 295)))(_read(50(_range 296))))))
						(line__49831(_arch 29 0 49831(_assignment(_trgt(85))(_sens(50(_index 297)))(_read(50(_index 298))))))
						(line__49834(_arch 30 0 49834(_assignment(_alias((m_axis_tlast)(m_axis_tlast_i)))(_simpleassign BUF)(_trgt(41))(_sens(85)))))
						(line__49835(_arch 31 0 49835(_assignment(_alias((m_axis_tvalid)(m_axis_tvalid_i)))(_simpleassign BUF)(_trgt(42))(_sens(86)))))
					)
				)
				(_part (50(_index 299))
				)
			)
			(_generate GEN_NO_S2MM_DRE_DISABLE_TKEEP 0 49839(_if 300)
				(_object
					(_prcs
						(line__49844(_arch 32 0 49844(_assignment(_trgt(49))(_sens(60)(61)))))
						(line__49845(_arch 33 0 49845(_assignment(_trgt(51))(_sens(58)(59)))))
						(line__49848(_arch 34 0 49848(_assignment(_trgt(58))(_sens(54)(80)(97)))))
						(line__49852(_arch 35 0 49852(_assignment(_trgt(52))(_sens(86)(43)))))
						(line__49853(_arch 36 0 49853(_assignment(_trgt(86))(_sens(53)(98)))))
						(line__49854(_arch 37 0 49854(_assignment(_trgt(39))(_sens(50(_range 301)))(_read(50(_range 302))))))
						(line__49855(_arch 38 0 49855(_assignment(_trgt(64)))))
						(line__49856(_arch 39 0 49856(_assignment(_trgt(85))(_sens(50(_index 303)))(_read(50(_index 304))))))
						(line__49859(_arch 40 0 49859(_assignment(_alias((m_axis_tlast)(m_axis_tlast_i)))(_simpleassign BUF)(_trgt(41))(_sens(85)))))
						(line__49860(_arch 41 0 49860(_assignment(_alias((m_axis_tvalid)(m_axis_tvalid_i)))(_simpleassign BUF)(_trgt(42))(_sens(86)))))
					)
				)
				(_part (50(_index 305))
				)
			)
			(_generate GEN_THRESHOLD_ENABLED 0 49872(_if 306)
				(_object
					(_prcs
						(REG_ALMST_FULL(_arch 42 0 49885(_prcs(_trgt(57))(_sens(0)(54)(56)(77)(80)(97))(_dssslsensitivity 1))))
						(line__49903(_arch 43 0 49903(_assignment(_trgt(45))(_sens(54)(57)(97)))))
						(line__49904(_arch 44 0 49904(_assignment(_trgt(44))(_sens(54)(97)))))
					)
				)
			)
			(_generate GEN_THRESHOLD_DISABLED 0 49925(_if 307)
				(_object
					(_prcs
						(line__49927(_arch 45 0 49927(_assignment(_alias((fifo_almost_full_i)(_string \"0"\)))(_trgt(57)))))
						(line__49928(_arch 46 0 49928(_assignment(_alias((s2mm_fifo_almost_full)(_string \"0"\)))(_trgt(45)))))
						(line__49929(_arch 47 0 49929(_assignment(_alias((s2mm_fifo_full)(_string \"0"\)))(_trgt(44)))))
					)
				)
			)
			(_object
				(_prcs
					(line__49686(_arch 19 0 49686(_assignment(_trgt(76))(_sens(31(_range 308)))(_read(31(_range 309))))))
					(line__49977(_arch 48 0 49977(_assignment(_alias((s_axis_tvalid_i)(slv2skid_s_axis_tvalid)))(_simpleassign BUF)(_trgt(59))(_sens(73)))))
					(line__49978(_arch 49 0 49978(_assignment(_trgt(61))(_sens(32)))))
					(line__49979(_arch 50 0 49979(_assignment(_trgt(62))(_sens(63)))))
					(line__49980(_arch 51 0 49980(_assignment(_alias((s_axis_tlast_i)(s_axis_tlast)))(_simpleassign BUF)(_trgt(60))(_sens(34)))))
					(line__49981(_arch 52 0 49981(_assignment(_trgt(65))(_sens(37)))))
					(line__49983(_arch 53 0 49983(_assignment(_alias((s_axis_tready_out)(s_axis_tready_i)))(_simpleassign BUF)(_trgt(72))(_sens(58)))))
					(line__49996(_arch 54 0 49996(_assignment(_trgt(36))(_sens(71)(72)(112)))))
					(line__50001(_arch 55 0 50001(_assignment(_trgt(73))(_sens(71)(112)(35)))))
					(line__50026(_arch 56 0 50026(_assignment(_alias((tuser_fsync)(_string \"0"\)))(_trgt(82)))))
				)
			)
		)
		(_generate GEN_NO_LINEBUFFER 0 50036(_if 310)
			(_object
				(_prcs
					(line__50039(_arch 57 0 50039(_assignment(_trgt(39))(_sens(32)))))
					(line__50040(_arch 58 0 50040(_assignment(_trgt(40))(_sens(63)))))
					(line__50041(_arch 59 0 50041(_assignment(_trgt(86))(_sens(71)(112)(35)))))
					(line__50043(_arch 60 0 50043(_assignment(_alias((m_axis_tlast_i)(s_axis_tlast)))(_simpleassign BUF)(_trgt(85))(_sens(34)))))
					(line__50046(_arch 61 0 50046(_assignment(_alias((m_axis_tvalid)(m_axis_tvalid_i)))(_simpleassign BUF)(_trgt(42))(_sens(86)))))
					(line__50047(_arch 62 0 50047(_assignment(_alias((m_axis_tlast)(m_axis_tlast_i)))(_simpleassign BUF)(_trgt(41))(_sens(85)))))
					(line__50050(_arch 63 0 50050(_assignment(_trgt(58))(_sens(71)(112)(43)))))
					(line__50052(_arch 64 0 50052(_assignment(_trgt(72))(_sens(71)(112)(43)))))
					(line__50054(_arch 65 0 50054(_assignment(_alias((s_axis_tready)(s_axis_tready_i)))(_simpleassign BUF)(_trgt(36))(_sens(58)))))
					(line__50057(_arch 66 0 50057(_assignment(_alias((s2mm_fifo_full)(_string \"0"\)))(_trgt(44)))))
					(line__50058(_arch 67 0 50058(_assignment(_alias((s2mm_fifo_almost_full)(_string \"0"\)))(_trgt(45)))))
					(line__50082(_arch 68 0 50082(_assignment(_alias((tuser_fsync)(_string \"0"\)))(_trgt(82)))))
				)
			)
		)
		(_generate GEN_FOR_ASYNC 0 50091(_if 311)
			(_inst STRM_WR_HALT_CDC_I 0 50140(_ent lib_cdc_v1_0_2 cdc_sync)
				(_gen
					((C_CDC_TYPE)(_code 312))
					((C_RESET_STATE)(_code 313))
					((C_SINGLE_BIT)(_code 314))
					((C_FLOP_INPUT)(_code 315))
					((C_VECTOR_WIDTH)(_code 316))
					((C_MTBF_STAGES)(_code 317))
				)
				(_port
					((prmry_aclk)(m_axis_aclk))
					((prmry_resetn)(m_axis_resetn))
					((prmry_in)(dm_halt))
					((prmry_vect_in)(_code 318))
					((prmry_ack)(_open))
					((scndry_aclk)(s_axis_aclk))
					((scndry_resetn)(s_axis_resetn))
					((scndry_out)(dm_halt_reg))
					((scndry_vect_out)(_open))
				)
			)
			(_inst RUNSTOP_AXIS_1_CDC_I 0 50212(_ent lib_cdc_v1_0_2 cdc_sync)
				(_gen
					((C_CDC_TYPE)(_code 319))
					((C_RESET_STATE)(_code 320))
					((C_SINGLE_BIT)(_code 321))
					((C_FLOP_INPUT)(_code 322))
					((C_VECTOR_WIDTH)(_code 323))
					((C_MTBF_STAGES)(_code 324))
				)
				(_port
					((prmry_aclk)(m_axis_aclk))
					((prmry_resetn)(m_axis_resetn))
					((prmry_in)(run_stop))
					((prmry_vect_in)(_code 325))
					((prmry_ack)(_open))
					((scndry_aclk)(s_axis_aclk))
					((scndry_resetn)(s_axis_resetn))
					((scndry_out)(run_stop_reg))
					((scndry_vect_out)(_open))
				)
			)
			(_inst FSYNC_OUT_CDC_I 0 50267(_ent lib_cdc_v1_0_2 cdc_sync)
				(_gen
					((C_CDC_TYPE)(_code 326))
					((C_RESET_STATE)(_code 327))
					((C_SINGLE_BIT)(_code 328))
					((C_FLOP_INPUT)(_code 329))
					((C_VECTOR_WIDTH)(_code 330))
					((C_MTBF_STAGES)(_code 331))
				)
				(_port
					((prmry_aclk)(s_axis_aclk))
					((prmry_resetn)(s_axis_resetn))
					((prmry_in)(fsync_out))
					((prmry_vect_in)(_code 332))
					((prmry_ack)(_open))
					((scndry_aclk)(m_axis_aclk))
					((scndry_resetn)(m_axis_resetn))
					((scndry_out)(p_fsync_out))
					((scndry_vect_out)(_open))
				)
			)
			(_inst TUSER_CDC_I 0 50322(_ent lib_cdc_v1_0_2 cdc_sync)
				(_gen
					((C_CDC_TYPE)(_code 333))
					((C_RESET_STATE)(_code 334))
					((C_SINGLE_BIT)(_code 335))
					((C_FLOP_INPUT)(_code 336))
					((C_VECTOR_WIDTH)(_code 337))
					((C_MTBF_STAGES)(_code 338))
				)
				(_port
					((prmry_aclk)(s_axis_aclk))
					((prmry_resetn)(s_axis_resetn))
					((prmry_in)(tuser_fsync))
					((prmry_vect_in)(_code 339))
					((prmry_ack)(_open))
					((scndry_aclk)(m_axis_aclk))
					((scndry_resetn)(m_axis_resetn))
					((scndry_out)(s2mm_tuser_fsync_sig))
					((scndry_vect_out)(_open))
				)
			)
			(_inst WR_PENDING_P_S_CDC_I 0 50374(_ent lib_cdc_v1_0_2 cdc_sync)
				(_gen
					((C_CDC_TYPE)(_code 340))
					((C_RESET_STATE)(_code 341))
					((C_SINGLE_BIT)(_code 342))
					((C_FLOP_INPUT)(_code 343))
					((C_VECTOR_WIDTH)(_code 344))
					((C_MTBF_STAGES)(_code 345))
				)
				(_port
					((prmry_aclk)(m_axis_aclk))
					((prmry_resetn)(m_axis_resetn))
					((prmry_in)(stop_tready))
					((prmry_vect_in)(_code 346))
					((prmry_ack)(_open))
					((scndry_aclk)(s_axis_aclk))
					((scndry_resetn)(s_axis_resetn))
					((scndry_out)(stop_tready_s_axi))
					((scndry_vect_out)(_open))
				)
			)
			(_inst WR_PENDING_S_P_CDC_I 0 50425(_ent lib_cdc_v1_0_2 cdc_sync)
				(_gen
					((C_CDC_TYPE)(_code 347))
					((C_RESET_STATE)(_code 348))
					((C_SINGLE_BIT)(_code 349))
					((C_FLOP_INPUT)(_code 350))
					((C_VECTOR_WIDTH)(_code 351))
					((C_MTBF_STAGES)(_code 352))
				)
				(_port
					((prmry_aclk)(s_axis_aclk))
					((prmry_resetn)(s_axis_resetn))
					((prmry_in)(strm_write_pending))
					((prmry_vect_in)(_code 353))
					((prmry_ack)(_open))
					((scndry_aclk)(m_axis_aclk))
					((scndry_resetn)(m_axis_resetn))
					((scndry_out)(strm_write_pending_m_axi))
					((scndry_vect_out)(_open))
				)
			)
			(_object
				(_prcs
					(VSIZE_CNT_CROSSING(_arch 69 0 50096(_prcs(_trgt(66)(67))(_sens(0)(66)(11))(_dssslsensitivity 1))))
					(line__50107(_arch 70 0 50107(_assignment(_alias((crnt_vsize_d2)(crnt_vsize_d1)))(_trgt(68))(_sens(67)))))
					(THRESH_CNT_CROSSING(_arch 71 0 50170(_prcs(_trgt(74)(75))(_sens(0)(74)(76))(_dssslsensitivity 1))))
					(line__50181(_arch 72 0 50181(_assignment(_trgt(77))(_sens(75)))))
					(FIFO_SIDE_DM_HALT_REG(_arch 73 0 50458(_prcs(_trgt(113))(_sens(2)(88)(3)(7))(_dssslsensitivity 1))))
				)
			)
		)
		(_generate GEN_FOR_SYNC 0 50478(_if 354)
			(_object
				(_prcs
					(line__50480(_arch 74 0 50480(_assignment(_alias((crnt_vsize_d2)(crnt_vsize)))(_trgt(68))(_sens(11)))))
					(line__50481(_arch 75 0 50481(_assignment(_alias((dm_halt_reg)(dm_halt)))(_simpleassign BUF)(_trgt(78))(_sens(7)))))
					(line__50482(_arch 76 0 50482(_assignment(_alias((run_stop_reg)(run_stop)))(_simpleassign BUF)(_trgt(79))(_sens(6)))))
					(line__50483(_arch 77 0 50483(_assignment(_alias((dm_halt_frame)(dm_halt)))(_simpleassign BUF)(_trgt(113))(_sens(7)))))
					(line__50484(_arch 78 0 50484(_assignment(_alias((s2mm_tuser_fsync_sig)(tuser_fsync)))(_simpleassign BUF)(_trgt(94))(_sens(82)))))
					(line__50485(_arch 79 0 50485(_assignment(_alias((p_fsync_out)(fsync_out)))(_simpleassign BUF)(_trgt(88))(_sens(29)))))
					(line__50487(_arch 80 0 50487(_assignment(_trgt(77))(_sens(76)))))
					(line__50488(_arch 81 0 50488(_assignment(_alias((strm_write_pending_m_axi)(strm_write_pending)))(_simpleassign BUF)(_trgt(111))(_sens(106)))))
					(line__50489(_arch 82 0 50489(_assignment(_alias((stop_tready_s_axi)(stop_tready)))(_simpleassign BUF)(_trgt(112))(_sens(110)))))
				)
			)
		)
		(_object
			(_type(_int STRM_WR_SM_TYPE 0 49640(_enum1 strm_wr_idle strm_wr_start strm_wr_running strm_wr_last (_to i 0 i 3))))
			(_sig(_int strm_write_ns 51 0 49647(_arch(_uni))))
			(_sig(_int strm_write_cs 51 0 49648(_arch(_uni))))
			(_type(_int FIFO_RD_SM_TYPE 0 49650(_enum1 fifo_rd_idle fifo_rd_running fifo_rd_fsync fifo_rd_fsync_last fifo_rd_last (_to i 0 i 4))))
			(_sig(_int fifo_read_ns 52 0 49657(_arch(_uni))))
			(_sig(_int fifo_read_cs 52 0 49658(_arch(_uni))))
			(_sig(_int load_counter -2 0 49660(_arch(_uni((i 2))))))
			(_sig(_int load_counter_sm -2 0 49661(_arch(_uni((i 2))))))
			(_sig(_int strm_write_pending_sm -2 0 49662(_arch(_uni((i 2))))))
			(_sig(_int strm_write_pending -2 0 49663(_arch(_uni((i 2))))))
			(_sig(_int fifo_rd_pending_sm -2 0 49664(_arch(_uni((i 2))))))
			(_sig(_int fifo_rd_pending -2 0 49665(_arch(_uni((i 2))))))
			(_sig(_int stop_tready_sm -2 0 49666(_arch(_uni((i 2))))))
			(_sig(_int stop_tready -2 0 49667(_arch(_uni((i 2))))))
			(_sig(_int strm_write_pending_m_axi -2 0 49668(_arch(_uni((i 2))))))
			(_sig(_int stop_tready_s_axi -2 0 49669(_arch(_uni((i 2))))))
			(_sig(_int dm_halt_frame -2 0 49670(_arch(_uni((i 2))))))
			(_prcs
				(line__49674(_arch 18 0 49674(_assignment(_alias((s2mm_all_lines_xfred)(s2mm_all_lines_xfred_i)))(_simpleassign BUF)(_trgt(46))(_sens(89)))))
				(line__50497(_arch 83 0 50497(_assignment(_trgt(70))(_sens(72)(34)(35)))))
				(STRM_SIDE_SM(_arch 84 0 50506(_prcs(_simple)(_trgt(99)(105))(_sens(69)(70)(100)(29)))))
				(STRM_SIDE_SM_REG(_arch 85 0 50550(_prcs(_trgt(100)(106))(_sens(0)(90)(99)(105)(29))(_dssslsensitivity 1))))
				(VERT_COUNTER(_arch 86 0 50565(_prcs(_simple)(_trgt(69)(71))(_sens(0))(_read(68)(69)(70)(80)(29)))))
				(line__50585(_arch 87 0 50585(_assignment(_trgt(87))(_sens(85)(86)(43)))))
				(DONE_VERT_COUNTER(_arch 88 0 50591(_prcs(_simple)(_trgt(84))(_sens(2))(_read(84)(87)(88)(92)(103)(11)))))
				(FIFO_SIDE_SM(_arch 89 0 50606(_prcs(_simple)(_trgt(101)(104)(107)(109))(_sens(84)(87)(88)(102)(111)(11)))))
				(FIFO_SIDE_SM_REG(_arch 90 0 50697(_prcs(_trgt(102)(103)(108)(110))(_sens(2)(88)(92)(101)(104)(107)(109)(113))(_dssslsensitivity 1))))
				(DONE_XFER_SIG(_arch 91 0 50716(_prcs(_simple)(_trgt(89))(_sens(2))(_read(84)(87)(88)(92)(103)))))
				(line__50736(_arch 92 0 50736(_assignment(_alias((all_lasts_rcvd)(strm_write_pending_m_axi)))(_simpleassign "not")(_trgt(47))(_sens(111)))))
				(line__50737(_arch 93 0 50737(_assignment(_alias((s2mm_fsync_core)(s2mm_fsync)))(_simpleassign BUF)(_trgt(14))(_sens(15)))))
				(line__50738(_arch 94 0 50738(_assignment(_trgt(21)))))
				(line__50739(_arch 95 0 50739(_assignment(_alias((drop_fsync_d_pulse_gen_fsize_less_err)(_string \"0"\)))(_trgt(22)))))
				(line__50740(_arch 96 0 50740(_assignment(_alias((hold_dummy_tready_low)(_string \"0"\)))(_trgt(23)))))
				(line__50741(_arch 97 0 50741(_assignment(_alias((hold_dummy_tready_low2)(_string \"0"\)))(_trgt(24)))))
			)
		)
	)
	(_generate GEN_NO_FSYNC_LOGIC 0 50749(_if 355)
		(_generate GEN_LINEBUFFER 0 50758(_if 356)
			(_generate GEN_SYNC_FIFO 0 50768(_if 357)
				(_inst I_LINEBUFFER_FIFO 0 50777(_ent . axi_vdma_sfifo)
					(_gen
						((C_FAMILY)(_code 358))
						((C_FULL_FLAGS_RST_VAL)(_code 359))
						((UW_DATA_WIDTH)(_code 360))
						((UW_FIFO_DEPTH)(_code 361))
					)
					(_port
						((rst)(s_axis_fifo_ainit_nosync))
						((sleep)(_code 362))
						((wr_rst_busy)(wr_rst_busy_sig))
						((rd_rst_busy)(rd_rst_busy_sig))
						((clk)(s_axis_aclk))
						((din)(fifo_din))
						((wr_en)(fifo_wren))
						((full)(fifo_full_i))
						((data_count)(fifo_wrcount))
						((rd_en)(fifo_rden))
						((dout)(fifo_dout))
						((empty)(fifo_empty_i))
					)
				)
			)
			(_generate GEN_ASYNC_FIFO 0 50815(_if 363)
				(_generate LB_BRAM 0 50826(_if 364)
					(_inst I_LINEBUFFER_FIFO 0 50831(_ent . axi_vdma_afifo)
						(_gen
							((C_FAMILY)(_code 365))
							((C_FULL_FLAGS_RST_VAL)(_code 366))
							((UW_DATA_WIDTH)(_code 367))
							((UW_FIFO_DEPTH)(_code 368))
						)
						(_port
							((rst)(s_axis_fifo_ainit_nosync_reg))
							((sleep)(_code 369))
							((wr_rst_busy)(_open))
							((rd_rst_busy)(_open))
							((wr_clk)(s_axis_aclk))
							((din)(fifo_din))
							((wr_en)(fifo_wren))
							((full)(fifo_full_i))
							((wr_data_count)(fifo_wrcount))
							((rd_data_count)(_open))
							((rd_clk)(m_axis_aclk))
							((rd_en)(fifo_rden))
							((dout)(fifo_dout))
							((empty)(fifo_empty_i))
						)
					)
					(_object
						(_prcs
							(line__50857(_arch 99 0 50857(_assignment(_alias((wr_rst_busy_sig)(_string \"0"\)))(_trgt(97)))))
							(line__50858(_arch 100 0 50858(_assignment(_alias((rd_rst_busy_sig)(_string \"0"\)))(_trgt(98)))))
						)
					)
				)
				(_generate LB_BUILT_IN 0 50862(_if 370)
					(_inst I_LINEBUFFER_FIFO 0 50867(_ent . axi_vdma_afifo_builtin)
						(_gen
							((PL_FIFO_TYPE)(_code 371))
							((PL_READ_MODE)(_code 372))
							((PL_FASTER_CLOCK)(_code 373))
							((PL_FULL_FLAGS_RST_VAL)(_code 374))
							((PL_DATA_WIDTH)(_code 375))
							((C_FAMILY)(_code 376))
							((PL_FIFO_DEPTH)(_code 377))
						)
						(_port
							((rst)(s_axis_fifo_ainit_nosync_reg))
							((sleep)(_code 378))
							((wr_rst_busy)(wr_rst_busy_sig))
							((rd_rst_busy)(rd_rst_busy_sig))
							((wr_clk)(s_axis_aclk))
							((din)(fifo_din))
							((wr_en)(fifo_wren))
							((full)(fifo_full_i))
							((rd_clk)(m_axis_aclk))
							((rd_en)(fifo_rden))
							((dout)(fifo_dout))
							((empty)(fifo_empty_i))
						)
					)
				)
			)
			(_generate GEN_S2MM_DRE_ENABLED_TKEEP 0 50913(_if 379)
				(_object
					(_prcs
						(line__50918(_arch 101 0 50918(_assignment(_trgt(49))(_sens(60)(61)(62)))))
						(line__50919(_arch 102 0 50919(_assignment(_trgt(51))(_sens(58)(59)))))
						(line__50922(_arch 103 0 50922(_assignment(_trgt(58))(_sens(54)(80)(97)))))
						(line__50926(_arch 104 0 50926(_assignment(_trgt(52))(_sens(86)(43)))))
						(line__50927(_arch 105 0 50927(_assignment(_trgt(86))(_sens(53)(98)))))
						(line__50928(_arch 106 0 50928(_assignment(_trgt(39))(_sens(50(_range 380)))(_read(50(_range 381))))))
						(line__50929(_arch 107 0 50929(_assignment(_trgt(64))(_sens(50(_range 382)))(_read(50(_range 383))))))
						(line__50930(_arch 108 0 50930(_assignment(_trgt(85))(_sens(50(_index 384)))(_read(50(_index 385))))))
						(line__50933(_arch 109 0 50933(_assignment(_alias((m_axis_tlast)(m_axis_tlast_i)))(_simpleassign BUF)(_trgt(41))(_sens(85)))))
						(line__50934(_arch 110 0 50934(_assignment(_alias((m_axis_tvalid)(m_axis_tvalid_i)))(_simpleassign BUF)(_trgt(42))(_sens(86)))))
					)
				)
				(_part (50(_index 386))
				)
			)
			(_generate GEN_NO_S2MM_DRE_DISABLE_TKEEP 0 50938(_if 387)
				(_object
					(_prcs
						(line__50943(_arch 111 0 50943(_assignment(_trgt(49))(_sens(60)(61)))))
						(line__50944(_arch 112 0 50944(_assignment(_trgt(51))(_sens(58)(59)))))
						(line__50947(_arch 113 0 50947(_assignment(_trgt(58))(_sens(54)(80)(97)))))
						(line__50951(_arch 114 0 50951(_assignment(_trgt(52))(_sens(86)(43)))))
						(line__50952(_arch 115 0 50952(_assignment(_trgt(86))(_sens(53)(98)))))
						(line__50953(_arch 116 0 50953(_assignment(_trgt(39))(_sens(50(_range 388)))(_read(50(_range 389))))))
						(line__50954(_arch 117 0 50954(_assignment(_trgt(64)))))
						(line__50955(_arch 118 0 50955(_assignment(_trgt(85))(_sens(50(_index 390)))(_read(50(_index 391))))))
						(line__50958(_arch 119 0 50958(_assignment(_alias((m_axis_tlast)(m_axis_tlast_i)))(_simpleassign BUF)(_trgt(41))(_sens(85)))))
						(line__50959(_arch 120 0 50959(_assignment(_alias((m_axis_tvalid)(m_axis_tvalid_i)))(_simpleassign BUF)(_trgt(42))(_sens(86)))))
					)
				)
				(_part (50(_index 392))
				)
			)
			(_generate GEN_SOF_FSYNC 0 50967(_if 393)
				(_object
					(_prcs
						(TUSER_RE_PROCESS(_arch 121 0 50970(_prcs(_trgt(81))(_sens(0)(59)(65(0))(90))(_dssslsensitivity 1))))
						(line__50981(_arch 122 0 50981(_assignment(_trgt(82))(_sens(59)(65(0))(81)))))
					)
				)
				(_part (65(0))
				)
			)
			(_generate GEN_NO_SOF_FSYNC 0 50986(_if 394)
				(_object
					(_prcs
						(line__50988(_arch 123 0 50988(_assignment(_alias((tuser_fsync)(_string \"0"\)))(_trgt(82)))))
					)
				)
			)
			(_generate GEN_THRESHOLD_ENABLED 0 50993(_if 395)
				(_object
					(_prcs
						(REG_ALMST_FULL(_arch 124 0 51008(_prcs(_trgt(57))(_sens(0)(54)(56)(77)(80)(97))(_dssslsensitivity 1))))
						(line__51027(_arch 125 0 51027(_assignment(_trgt(45))(_sens(54)(57)(97)))))
						(line__51028(_arch 126 0 51028(_assignment(_trgt(44))(_sens(54)(97)))))
					)
				)
			)
			(_generate GEN_THRESHOLD_DISABLED 0 51042(_if 396)
				(_object
					(_prcs
						(line__51044(_arch 127 0 51044(_assignment(_alias((fifo_almost_full_i)(_string \"0"\)))(_trgt(57)))))
						(line__51045(_arch 128 0 51045(_assignment(_alias((s2mm_fifo_almost_full)(_string \"0"\)))(_trgt(45)))))
						(line__51046(_arch 129 0 51046(_assignment(_alias((s2mm_fifo_full)(_string \"0"\)))(_trgt(44)))))
					)
				)
			)
			(_object
				(_prcs
					(line__50763(_arch 98 0 50763(_assignment(_trgt(76))(_sens(31(_range 397)))(_read(31(_range 398))))))
					(line__51091(_arch 130 0 51091(_assignment(_alias((s_axis_tvalid_i)(slv2skid_s_axis_tvalid)))(_simpleassign BUF)(_trgt(59))(_sens(73)))))
					(line__51092(_arch 131 0 51092(_assignment(_trgt(61))(_sens(32)))))
					(line__51093(_arch 132 0 51093(_assignment(_trgt(62))(_sens(63)))))
					(line__51094(_arch 133 0 51094(_assignment(_alias((s_axis_tlast_i)(s_axis_tlast)))(_simpleassign BUF)(_trgt(60))(_sens(34)))))
					(line__51095(_arch 134 0 51095(_assignment(_trgt(65))(_sens(37)))))
					(line__51097(_arch 135 0 51097(_assignment(_alias((s_axis_tready_out)(s_axis_tready_i)))(_simpleassign BUF)(_trgt(72))(_sens(58)))))
					(line__51106(_arch 136 0 51106(_assignment(_trgt(36))(_sens(71)(72)))))
					(line__51111(_arch 137 0 51111(_assignment(_trgt(73))(_sens(71)(35)))))
				)
			)
		)
		(_generate GEN_NO_LINEBUFFER 0 51119(_if 399)
			(_generate GEN_SOF_FSYNC 0 51142(_if 400)
				(_object
					(_prcs
						(TUSER_RE_PROCESS(_arch 149 0 51145(_prcs(_trgt(81))(_sens(0)(59)(65(0))(90))(_dssslsensitivity 1))))
						(line__51156(_arch 150 0 51156(_assignment(_trgt(82))(_sens(59)(65(0))(81)))))
					)
				)
				(_part (65(0))
				)
			)
			(_generate GEN_NO_SOF_FSYNC 0 51161(_if 401)
				(_object
					(_prcs
						(line__51163(_arch 151 0 51163(_assignment(_alias((tuser_fsync)(_string \"0"\)))(_trgt(82)))))
					)
				)
			)
			(_object
				(_prcs
					(line__51122(_arch 138 0 51122(_assignment(_trgt(39))(_sens(32)))))
					(line__51123(_arch 139 0 51123(_assignment(_trgt(40))(_sens(63)))))
					(line__51124(_arch 140 0 51124(_assignment(_trgt(86))(_sens(71)(35)))))
					(line__51125(_arch 141 0 51125(_assignment(_alias((m_axis_tlast_i)(s_axis_tlast)))(_simpleassign BUF)(_trgt(85))(_sens(34)))))
					(line__51128(_arch 142 0 51128(_assignment(_alias((m_axis_tvalid)(m_axis_tvalid_i)))(_simpleassign BUF)(_trgt(42))(_sens(86)))))
					(line__51129(_arch 143 0 51129(_assignment(_alias((m_axis_tlast)(m_axis_tlast_i)))(_simpleassign BUF)(_trgt(41))(_sens(85)))))
					(line__51132(_arch 144 0 51132(_assignment(_trgt(58))(_sens(71)(43)))))
					(line__51133(_arch 145 0 51133(_assignment(_trgt(72))(_sens(71)(43)))))
					(line__51134(_arch 146 0 51134(_assignment(_alias((s_axis_tready)(s_axis_tready_i)))(_simpleassign BUF)(_trgt(36))(_sens(58)))))
					(line__51137(_arch 147 0 51137(_assignment(_alias((s2mm_fifo_full)(_string \"0"\)))(_trgt(44)))))
					(line__51138(_arch 148 0 51138(_assignment(_alias((s2mm_fifo_almost_full)(_string \"0"\)))(_trgt(45)))))
				)
			)
		)
		(_generate GEN_FOR_ASYNC 0 51171(_if 402)
			(_inst STRM_WR_HALT_CDC_I 0 51214(_ent lib_cdc_v1_0_2 cdc_sync)
				(_gen
					((C_CDC_TYPE)(_code 403))
					((C_RESET_STATE)(_code 404))
					((C_SINGLE_BIT)(_code 405))
					((C_FLOP_INPUT)(_code 406))
					((C_VECTOR_WIDTH)(_code 407))
					((C_MTBF_STAGES)(_code 408))
				)
				(_port
					((prmry_aclk)(m_axis_aclk))
					((prmry_resetn)(m_axis_resetn))
					((prmry_in)(dm_halt))
					((prmry_vect_in)(_code 409))
					((prmry_ack)(_open))
					((scndry_aclk)(s_axis_aclk))
					((scndry_resetn)(s_axis_resetn))
					((scndry_out)(dm_halt_reg))
					((scndry_vect_out)(_open))
				)
			)
			(_inst RUNSTOP_AXIS_0_CDC_I 0 51285(_ent lib_cdc_v1_0_2 cdc_sync)
				(_gen
					((C_CDC_TYPE)(_code 410))
					((C_RESET_STATE)(_code 411))
					((C_SINGLE_BIT)(_code 412))
					((C_FLOP_INPUT)(_code 413))
					((C_VECTOR_WIDTH)(_code 414))
					((C_MTBF_STAGES)(_code 415))
				)
				(_port
					((prmry_aclk)(m_axis_aclk))
					((prmry_resetn)(m_axis_resetn))
					((prmry_in)(run_stop))
					((prmry_vect_in)(_code 416))
					((prmry_ack)(_open))
					((scndry_aclk)(s_axis_aclk))
					((scndry_resetn)(s_axis_resetn))
					((scndry_out)(run_stop_reg))
					((scndry_vect_out)(_open))
				)
			)
			(_inst FSYNC_OUT_CDC_I 0 51337(_ent lib_cdc_v1_0_2 cdc_sync)
				(_gen
					((C_CDC_TYPE)(_code 417))
					((C_RESET_STATE)(_code 418))
					((C_SINGLE_BIT)(_code 419))
					((C_FLOP_INPUT)(_code 420))
					((C_VECTOR_WIDTH)(_code 421))
					((C_MTBF_STAGES)(_code 422))
				)
				(_port
					((prmry_aclk)(s_axis_aclk))
					((prmry_resetn)(s_axis_resetn))
					((prmry_in)(fsync_out))
					((prmry_vect_in)(_code 423))
					((prmry_ack)(_open))
					((scndry_aclk)(m_axis_aclk))
					((scndry_resetn)(m_axis_resetn))
					((scndry_out)(p_fsync_out))
					((scndry_vect_out)(_open))
				)
			)
			(_inst TUSER_CDC_I 0 51388(_ent lib_cdc_v1_0_2 cdc_sync)
				(_gen
					((C_CDC_TYPE)(_code 424))
					((C_RESET_STATE)(_code 425))
					((C_SINGLE_BIT)(_code 426))
					((C_FLOP_INPUT)(_code 427))
					((C_VECTOR_WIDTH)(_code 428))
					((C_MTBF_STAGES)(_code 429))
				)
				(_port
					((prmry_aclk)(s_axis_aclk))
					((prmry_resetn)(s_axis_resetn))
					((prmry_in)(tuser_fsync))
					((prmry_vect_in)(_code 430))
					((prmry_ack)(_open))
					((scndry_aclk)(m_axis_aclk))
					((scndry_resetn)(m_axis_resetn))
					((scndry_out)(s2mm_tuser_fsync_sig))
					((scndry_vect_out)(_open))
				)
			)
			(_object
				(_prcs
					(VSIZE_CNT_CROSSING(_arch 152 0 51176(_prcs(_trgt(66)(67))(_sens(0)(66)(11))(_dssslsensitivity 1))))
					(line__51187(_arch 153 0 51187(_assignment(_alias((crnt_vsize_d2)(crnt_vsize_d1)))(_trgt(68))(_sens(67)))))
					(THRESH_CNT_CROSSING(_arch 154 0 51239(_prcs(_trgt(74)(75))(_sens(0)(74)(76))(_dssslsensitivity 1))))
					(line__51250(_arch 155 0 51250(_assignment(_trgt(77))(_sens(75)))))
				)
			)
		)
		(_generate GEN_FOR_SYNC 0 51418(_if 431)
			(_object
				(_prcs
					(line__51420(_arch 156 0 51420(_assignment(_alias((crnt_vsize_d2)(crnt_vsize)))(_trgt(68))(_sens(11)))))
					(line__51421(_arch 157 0 51421(_assignment(_alias((dm_halt_reg)(dm_halt)))(_simpleassign BUF)(_trgt(78))(_sens(7)))))
					(line__51422(_arch 158 0 51422(_assignment(_alias((run_stop_reg)(run_stop)))(_simpleassign BUF)(_trgt(79))(_sens(6)))))
					(line__51423(_arch 159 0 51423(_assignment(_alias((p_fsync_out)(fsync_out)))(_simpleassign BUF)(_trgt(88))(_sens(29)))))
					(line__51424(_arch 160 0 51424(_assignment(_alias((s2mm_tuser_fsync_sig)(tuser_fsync)))(_simpleassign BUF)(_trgt(94))(_sens(82)))))
					(line__51425(_arch 161 0 51425(_assignment(_trgt(77))(_sens(76)))))
				)
			)
		)
		(_generate GEN_NO_SOF_VCOUNT 0 51434(_if 432)
			(_object
				(_prcs
					(line__51438(_arch 162 0 51438(_assignment(_trgt(70))(_sens(72)(34)(35)))))
					(VERT_COUNTER(_arch 163 0 51445(_prcs(_simple)(_trgt(69)(71))(_sens(0))(_read(68)(69)(70)(80)(29)))))
					(line__51465(_arch 164 0 51465(_assignment(_trgt(87))(_sens(85)(86)(43)))))
					(DONE_VERT_COUNTER(_arch 165 0 51472(_prcs(_simple)(_trgt(84)(89))(_sens(2))(_read(83)(84)(87)(88)(11)))))
				)
			)
		)
		(_generate GEN_SOF_VCOUNT 0 51501(_if 433)
			(_object
				(_prcs
					(line__51504(_arch 166 0 51504(_assignment(_alias((chnl_ready)(run_stop_reg)))(_simpleassign BUF)(_trgt(71))(_sens(79)))))
					(line__51507(_arch 167 0 51507(_assignment(_trgt(87))(_sens(85)(86)(43)))))
					(DONE_VERT_COUNTER(_arch 168 0 51514(_prcs(_simple)(_trgt(84)(89))(_sens(2))(_read(83)(84)(87)(88)(11)))))
				)
			)
		)
		(_object
			(_prcs
				(line__51541(_arch 169 0 51541(_assignment(_alias((s2mm_all_lines_xfred)(s2mm_all_lines_xfred_i)))(_simpleassign BUF)(_trgt(46))(_sens(89)))))
				(line__51542(_arch 170 0 51542(_assignment(_alias((all_lasts_rcvd)(s2mm_all_lines_xfred_i)))(_simpleassign BUF)(_trgt(47))(_sens(89)))))
				(line__51543(_arch 171 0 51543(_assignment(_alias((s2mm_fsync_core)(s2mm_fsync)))(_simpleassign BUF)(_trgt(14))(_sens(15)))))
				(line__51544(_arch 172 0 51544(_assignment(_trgt(21)))))
				(line__51545(_arch 173 0 51545(_assignment(_alias((drop_fsync_d_pulse_gen_fsize_less_err)(_string \"0"\)))(_trgt(22)))))
				(line__51546(_arch 174 0 51546(_assignment(_alias((hold_dummy_tready_low)(_string \"0"\)))(_trgt(23)))))
				(line__51547(_arch 175 0 51547(_assignment(_alias((hold_dummy_tready_low2)(_string \"0"\)))(_trgt(24)))))
			)
		)
	)
	(_generate GEN_S2MM_FLUSH_SOF_LOGIC 0 51561(_if 434)
		(_generate GEN_LINEBUFFER_FLUSH_SOF 0 51600(_if 435)
			(_generate GEN_SYNC_FIFO_FLUSH_SOF 0 51610(_if 436)
				(_inst I_LINEBUFFER_FIFO 0 51615(_ent . axi_vdma_sfifo)
					(_gen
						((C_FAMILY)(_code 437))
						((C_FULL_FLAGS_RST_VAL)(_code 438))
						((UW_DATA_WIDTH)(_code 439))
						((UW_FIFO_DEPTH)(_code 440))
					)
					(_port
						((rst)(s_axis_fifo_ainit_nosync))
						((sleep)(_code 441))
						((wr_rst_busy)(wr_rst_busy_sig))
						((rd_rst_busy)(rd_rst_busy_sig))
						((clk)(s_axis_aclk))
						((din)(fifo_din))
						((wr_en)(fifo_wren))
						((full)(fifo_full_i))
						((data_count)(fifo_wrcount))
						((rd_en)(fifo_rden))
						((dout)(fifo_dout))
						((empty)(fifo_empty_i))
					)
				)
			)
			(_generate GEN_ASYNC_FIFO_FLUSH_SOF 0 51649(_if 442)
				(_generate LB_BRAM 0 51654(_if 443)
					(_inst I_LINEBUFFER_FIFO 0 51659(_ent . axi_vdma_afifo)
						(_gen
							((C_FAMILY)(_code 444))
							((C_FULL_FLAGS_RST_VAL)(_code 445))
							((UW_DATA_WIDTH)(_code 446))
							((UW_FIFO_DEPTH)(_code 447))
						)
						(_port
							((rst)(s_axis_fifo_ainit_nosync_reg))
							((sleep)(_code 448))
							((wr_rst_busy)(_open))
							((rd_rst_busy)(_open))
							((wr_clk)(s_axis_aclk))
							((din)(fifo_din))
							((wr_en)(fifo_wren))
							((full)(fifo_full_i))
							((wr_data_count)(fifo_wrcount))
							((rd_data_count)(_open))
							((rd_clk)(m_axis_aclk))
							((rd_en)(fifo_rden))
							((dout)(fifo_dout))
							((empty)(fifo_empty_i))
						)
					)
					(_object
						(_prcs
							(line__51685(_arch 177 0 51685(_assignment(_alias((wr_rst_busy_sig)(_string \"0"\)))(_trgt(97)))))
							(line__51686(_arch 178 0 51686(_assignment(_alias((rd_rst_busy_sig)(_string \"0"\)))(_trgt(98)))))
						)
					)
				)
				(_generate LB_BUILT_IN 0 51690(_if 449)
					(_inst I_LINEBUFFER_FIFO 0 51695(_ent . axi_vdma_afifo_builtin)
						(_gen
							((PL_FIFO_TYPE)(_code 450))
							((PL_READ_MODE)(_code 451))
							((PL_FASTER_CLOCK)(_code 452))
							((PL_FULL_FLAGS_RST_VAL)(_code 453))
							((PL_DATA_WIDTH)(_code 454))
							((C_FAMILY)(_code 455))
							((PL_FIFO_DEPTH)(_code 456))
						)
						(_port
							((rst)(s_axis_fifo_ainit_nosync_reg))
							((sleep)(_code 457))
							((wr_rst_busy)(wr_rst_busy_sig))
							((rd_rst_busy)(rd_rst_busy_sig))
							((wr_clk)(s_axis_aclk))
							((din)(fifo_din))
							((wr_en)(fifo_wren))
							((full)(fifo_full_i))
							((rd_clk)(m_axis_aclk))
							((rd_en)(fifo_rden))
							((dout)(fifo_dout))
							((empty)(fifo_empty_i))
						)
					)
				)
			)
			(_generate GEN_S2MM_DRE_ENABLED_TKEEP 0 51729(_if 458)
				(_object
					(_prcs
						(line__51734(_arch 179 0 51734(_assignment(_trgt(49))(_sens(60)(61)(62)))))
						(line__51735(_arch 180 0 51735(_assignment(_trgt(51))(_sens(58)(59)))))
						(line__51738(_arch 181 0 51738(_assignment(_trgt(58))(_sens(54)(80)(97)))))
						(line__51742(_arch 182 0 51742(_assignment(_trgt(52))(_sens(86)(43)))))
						(line__51743(_arch 183 0 51743(_assignment(_trgt(86))(_sens(53)(98)))))
						(line__51744(_arch 184 0 51744(_assignment(_trgt(39))(_sens(50(_range 459)))(_read(50(_range 460))))))
						(line__51745(_arch 185 0 51745(_assignment(_trgt(64))(_sens(50(_range 461)))(_read(50(_range 462))))))
						(line__51746(_arch 186 0 51746(_assignment(_trgt(85))(_sens(50(_index 463)))(_read(50(_index 464))))))
						(line__51749(_arch 187 0 51749(_assignment(_alias((m_axis_tlast)(m_axis_tlast_i)))(_simpleassign BUF)(_trgt(41))(_sens(85)))))
						(line__51750(_arch 188 0 51750(_assignment(_alias((m_axis_tvalid)(m_axis_tvalid_i)))(_simpleassign BUF)(_trgt(42))(_sens(86)))))
					)
				)
				(_part (50(_index 465))
				)
			)
			(_generate GEN_NO_S2MM_DRE_DISABLE_TKEEP 0 51754(_if 466)
				(_object
					(_prcs
						(line__51759(_arch 189 0 51759(_assignment(_trgt(49))(_sens(60)(61)))))
						(line__51760(_arch 190 0 51760(_assignment(_trgt(51))(_sens(58)(59)))))
						(line__51763(_arch 191 0 51763(_assignment(_trgt(58))(_sens(54)(80)(97)))))
						(line__51767(_arch 192 0 51767(_assignment(_trgt(52))(_sens(86)(43)))))
						(line__51768(_arch 193 0 51768(_assignment(_trgt(86))(_sens(53)(98)))))
						(line__51769(_arch 194 0 51769(_assignment(_trgt(39))(_sens(50(_range 467)))(_read(50(_range 468))))))
						(line__51770(_arch 195 0 51770(_assignment(_trgt(64)))))
						(line__51771(_arch 196 0 51771(_assignment(_trgt(85))(_sens(50(_index 469)))(_read(50(_index 470))))))
						(line__51774(_arch 197 0 51774(_assignment(_alias((m_axis_tlast)(m_axis_tlast_i)))(_simpleassign BUF)(_trgt(41))(_sens(85)))))
						(line__51775(_arch 198 0 51775(_assignment(_alias((m_axis_tvalid)(m_axis_tvalid_i)))(_simpleassign BUF)(_trgt(42))(_sens(86)))))
					)
				)
				(_part (50(_index 471))
				)
			)
			(_generate GEN_THRESHOLD_ENABLED_FLUSH_SOF 0 51784(_if 472)
				(_object
					(_prcs
						(REG_ALMST_FULL(_arch 199 0 51795(_prcs(_trgt(57))(_sens(0)(54)(56)(77)(80)(97))(_dssslsensitivity 1))))
						(line__51814(_arch 200 0 51814(_assignment(_trgt(45))(_sens(54)(57)(97)))))
						(line__51815(_arch 201 0 51815(_assignment(_trgt(44))(_sens(54)(97)))))
					)
				)
			)
			(_generate GEN_THRESHOLD_DISABLED_FLUSH_SOF 0 51821(_if 473)
				(_object
					(_prcs
						(line__51823(_arch 202 0 51823(_assignment(_alias((fifo_almost_full_i)(_string \"0"\)))(_trgt(57)))))
						(line__51824(_arch 203 0 51824(_assignment(_alias((s2mm_fifo_almost_full)(_string \"0"\)))(_trgt(45)))))
						(line__51825(_arch 204 0 51825(_assignment(_alias((s2mm_fifo_full)(_string \"0"\)))(_trgt(44)))))
					)
				)
			)
			(_object
				(_prcs
					(line__51605(_arch 176 0 51605(_assignment(_trgt(76))(_sens(31(_range 474)))(_read(31(_range 475))))))
					(line__51864(_arch 205 0 51864(_assignment(_alias((s_axis_tvalid_i)(slv2skid_s_axis_tvalid)))(_simpleassign BUF)(_trgt(59))(_sens(73)))))
					(line__51865(_arch 206 0 51865(_assignment(_trgt(61))(_sens(32)))))
					(line__51866(_arch 207 0 51866(_assignment(_trgt(62))(_sens(63)))))
					(line__51867(_arch 208 0 51867(_assignment(_alias((s_axis_tlast_i)(s_axis_tlast)))(_simpleassign BUF)(_trgt(60))(_sens(34)))))
					(line__51868(_arch 209 0 51868(_assignment(_trgt(65))(_sens(37)))))
					(line__51870(_arch 210 0 51870(_assignment(_alias((s_axis_tready_out)(s_axis_tready_i)))(_simpleassign BUF)(_trgt(72))(_sens(58)))))
					(line__51877(_arch 211 0 51877(_assignment(_alias((s_axis_tready)(s_axis_tready_out)))(_simpleassign BUF)(_trgt(36))(_sens(72)))))
					(line__51883(_arch 212 0 51883(_assignment(_alias((slv2skid_s_axis_tvalid)(s_axis_tvalid)))(_simpleassign BUF)(_trgt(73))(_sens(35)))))
				)
			)
		)
		(_generate GEN_NO_LINEBUFFER_FLUSH_SOF 0 51891(_if 476)
			(_object
				(_prcs
					(line__51894(_arch 213 0 51894(_assignment(_trgt(39))(_sens(32)))))
					(line__51895(_arch 214 0 51895(_assignment(_trgt(40))(_sens(63)))))
					(line__51896(_arch 215 0 51896(_assignment(_alias((m_axis_tvalid_i)(s_axis_tvalid)))(_simpleassign BUF)(_trgt(86))(_sens(35)))))
					(line__51898(_arch 216 0 51898(_assignment(_alias((m_axis_tlast_i)(s_axis_tlast)))(_simpleassign BUF)(_trgt(85))(_sens(34)))))
					(line__51901(_arch 217 0 51901(_assignment(_alias((m_axis_tvalid)(m_axis_tvalid_i)))(_simpleassign BUF)(_trgt(42))(_sens(86)))))
					(line__51902(_arch 218 0 51902(_assignment(_alias((m_axis_tlast)(m_axis_tlast_i)))(_simpleassign BUF)(_trgt(41))(_sens(85)))))
					(line__51906(_arch 219 0 51906(_assignment(_alias((s_axis_tready_i)(m_axis_tready)))(_simpleassign BUF)(_trgt(58))(_sens(43)))))
					(line__51908(_arch 220 0 51908(_assignment(_alias((s_axis_tready_out)(m_axis_tready)))(_simpleassign BUF)(_trgt(72))(_sens(43)))))
					(line__51909(_arch 221 0 51909(_assignment(_alias((s_axis_tready)(s_axis_tready_i)))(_simpleassign BUF)(_trgt(36))(_sens(58)))))
					(line__51912(_arch 222 0 51912(_assignment(_alias((s2mm_fifo_full)(_string \"0"\)))(_trgt(44)))))
					(line__51913(_arch 223 0 51913(_assignment(_alias((s2mm_fifo_almost_full)(_string \"0"\)))(_trgt(45)))))
				)
			)
		)
		(_generate GEN_FOR_ASYNC_FLUSH_SOF 0 51946(_if 477)
			(_inst STRM_WR_HALT_CDC_I 0 51989(_ent lib_cdc_v1_0_2 cdc_sync)
				(_gen
					((C_CDC_TYPE)(_code 478))
					((C_RESET_STATE)(_code 479))
					((C_SINGLE_BIT)(_code 480))
					((C_FLOP_INPUT)(_code 481))
					((C_VECTOR_WIDTH)(_code 482))
					((C_MTBF_STAGES)(_code 483))
				)
				(_port
					((prmry_aclk)(m_axis_aclk))
					((prmry_resetn)(m_axis_resetn))
					((prmry_in)(dm_halt))
					((prmry_vect_in)(_code 484))
					((prmry_ack)(_open))
					((scndry_aclk)(s_axis_aclk))
					((scndry_resetn)(s_axis_resetn))
					((scndry_out)(dm_halt_reg))
					((scndry_vect_out)(_open))
				)
			)
			(_inst RUNSTOP_AXIS_0_CDC_I_FLUSH_SOF 0 52059(_ent lib_cdc_v1_0_2 cdc_sync)
				(_gen
					((C_CDC_TYPE)(_code 485))
					((C_RESET_STATE)(_code 486))
					((C_SINGLE_BIT)(_code 487))
					((C_FLOP_INPUT)(_code 488))
					((C_VECTOR_WIDTH)(_code 489))
					((C_MTBF_STAGES)(_code 490))
				)
				(_port
					((prmry_aclk)(m_axis_aclk))
					((prmry_resetn)(m_axis_resetn))
					((prmry_in)(run_stop))
					((prmry_vect_in)(_code 491))
					((prmry_ack)(_open))
					((scndry_aclk)(s_axis_aclk))
					((scndry_resetn)(s_axis_resetn))
					((scndry_out)(run_stop_reg))
					((scndry_vect_out)(_open))
				)
			)
			(_inst FSYNC_OUT_CDC_I_FLUSH_SOF 0 52109(_ent lib_cdc_v1_0_2 cdc_sync)
				(_gen
					((C_CDC_TYPE)(_code 492))
					((C_RESET_STATE)(_code 493))
					((C_SINGLE_BIT)(_code 494))
					((C_FLOP_INPUT)(_code 495))
					((C_VECTOR_WIDTH)(_code 496))
					((C_MTBF_STAGES)(_code 497))
				)
				(_port
					((prmry_aclk)(s_axis_aclk))
					((prmry_resetn)(s_axis_resetn))
					((prmry_in)(fsync_out))
					((prmry_vect_in)(_code 498))
					((prmry_ack)(_open))
					((scndry_aclk)(m_axis_aclk))
					((scndry_resetn)(m_axis_resetn))
					((scndry_out)(p_fsync_out))
					((scndry_vect_out)(_open))
				)
			)
			(_inst TUSER_CDC_I_FLUSH_SOF 0 52160(_ent lib_cdc_v1_0_2 cdc_sync)
				(_gen
					((C_CDC_TYPE)(_code 499))
					((C_RESET_STATE)(_code 500))
					((C_SINGLE_BIT)(_code 501))
					((C_FLOP_INPUT)(_code 502))
					((C_VECTOR_WIDTH)(_code 503))
					((C_MTBF_STAGES)(_code 504))
				)
				(_port
					((prmry_aclk)(s_axis_aclk))
					((prmry_resetn)(s_axis_resetn))
					((prmry_in)(tuser_fsync))
					((prmry_vect_in)(_code 505))
					((prmry_ack)(_open))
					((scndry_aclk)(m_axis_aclk))
					((scndry_resetn)(m_axis_resetn))
					((scndry_out)(s2mm_tuser_fsync_sig))
					((scndry_vect_out)(_open))
				)
			)
			(_inst MMAP_NOT_FINISHED_CDC_I_FLUSH_SOF 0 52210(_ent lib_cdc_v1_0_2 cdc_sync)
				(_gen
					((C_CDC_TYPE)(_code 506))
					((C_RESET_STATE)(_code 507))
					((C_SINGLE_BIT)(_code 508))
					((C_FLOP_INPUT)(_code 509))
					((C_VECTOR_WIDTH)(_code 510))
					((C_MTBF_STAGES)(_code 511))
				)
				(_port
					((prmry_aclk)(m_axis_aclk))
					((prmry_resetn)(m_axis_resetn))
					((prmry_in)(mmap_not_finished))
					((prmry_vect_in)(_code 512))
					((prmry_ack)(_open))
					((scndry_aclk)(s_axis_aclk))
					((scndry_resetn)(s_axis_resetn))
					((scndry_out)(mmap_not_finished_s))
					((scndry_vect_out)(_open))
				)
			)
			(_generate GEN_FOR_ASYNC_CROSS_FSYNC 0 52249(_if 513)
				(_inst CROSS_FSYNC_CDC_I_FLUSH_SOF 0 52277(_ent lib_cdc_v1_0_2 cdc_sync)
					(_gen
						((C_CDC_TYPE)(_code 514))
						((C_RESET_STATE)(_code 515))
						((C_SINGLE_BIT)(_code 516))
						((C_FLOP_INPUT)(_code 517))
						((C_VECTOR_WIDTH)(_code 518))
						((C_MTBF_STAGES)(_code 519))
					)
					(_port
						((prmry_aclk)(m_axis_mm2s_aclk))
						((prmry_resetn)(mm2s_axis_resetn))
						((prmry_in)(mm2s_fsync))
						((prmry_vect_in)(_code 520))
						((prmry_ack)(_open))
						((scndry_aclk)(s_axis_aclk))
						((scndry_resetn)(s_axis_resetn))
						((scndry_out)(mm2s_fsync_s2mm_s))
						((scndry_vect_out)(_open))
					)
				)
			)
			(_generate GEN_FOR_ASYNC_NO_CROSS_FSYNC 0 52304(_if 521)
				(_object
					(_prcs
						(line__52307(_arch 230 0 52307(_assignment(_alias((mm2s_fsync_s2mm_s)(_string \"0"\)))(_trgt(119)))))
					)
				)
			)
			(_object
				(_prcs
					(VSIZE_CNT_CROSSING(_arch 224 0 51951(_prcs(_trgt(66)(67))(_sens(0)(66)(11))(_dssslsensitivity 1))))
					(line__51962(_arch 225 0 51962(_assignment(_alias((crnt_vsize_d2)(crnt_vsize_d1)))(_trgt(68))(_sens(67)))))
					(THRESH_CNT_CROSSING(_arch 226 0 52014(_prcs(_trgt(74)(75))(_sens(0)(74)(76))(_dssslsensitivity 1))))
					(line__52025(_arch 227 0 52025(_assignment(_trgt(77))(_sens(75)))))
					(GEN_FSYNC_SEL_CROSSING(_arch 228 0 52236(_prcs(_trgt(115)(116))(_sens(0)(115)(20))(_dssslsensitivity 1))))
					(line__52245(_arch 229 0 52245(_assignment(_alias((fsync_src_select_s_int)(fsync_src_select_d1)))(_trgt(114))(_sens(116)))))
				)
			)
		)
		(_generate GEN_FOR_SYNC_FLUSH_SOF 0 52317(_if 522)
			(_generate GEN_FOR_SYNC_CROSS_FSYNC 0 52330(_if 523)
				(_object
					(_prcs
						(line__52333(_arch 239 0 52333(_assignment(_alias((mm2s_fsync_s2mm_s)(mm2s_fsync)))(_simpleassign BUF)(_trgt(119))(_sens(19)))))
					)
				)
			)
			(_generate GEN_FOR_SYNC_NO_CROSS_FSYNC 0 52337(_if 524)
				(_object
					(_prcs
						(line__52340(_arch 240 0 52340(_assignment(_alias((mm2s_fsync_s2mm_s)(_string \"0"\)))(_trgt(119)))))
					)
				)
			)
			(_object
				(_prcs
					(line__52319(_arch 231 0 52319(_assignment(_alias((crnt_vsize_d2)(crnt_vsize)))(_trgt(68))(_sens(11)))))
					(line__52320(_arch 232 0 52320(_assignment(_alias((mmap_not_finished_s)(mmap_not_finished)))(_simpleassign BUF)(_trgt(118))(_sens(117)))))
					(line__52321(_arch 233 0 52321(_assignment(_alias((fsync_src_select_s_int)(fsync_src_select)))(_trgt(114))(_sens(20)))))
					(line__52322(_arch 234 0 52322(_assignment(_alias((dm_halt_reg)(dm_halt)))(_simpleassign BUF)(_trgt(78))(_sens(7)))))
					(line__52324(_arch 235 0 52324(_assignment(_alias((run_stop_reg)(run_stop)))(_simpleassign BUF)(_trgt(79))(_sens(6)))))
					(line__52325(_arch 236 0 52325(_assignment(_alias((p_fsync_out)(fsync_out)))(_simpleassign BUF)(_trgt(88))(_sens(29)))))
					(line__52326(_arch 237 0 52326(_assignment(_alias((s2mm_tuser_fsync_sig)(tuser_fsync)))(_simpleassign BUF)(_trgt(94))(_sens(82)))))
					(line__52327(_arch 238 0 52327(_assignment(_trgt(77))(_sens(76)))))
				)
			)
		)
		(_generate GEN_FOR_C_USE_S2MM_FSYNC_1 0 52434(_if 525)
			(_object
				(_prcs
					(line__52436(_arch 250 0 52436(_assignment(_trgt(120))(_sens(79)(15)(26)))))
				)
			)
		)
		(_generate GEN_FOR_C_USE_S2MM_FSYNC_2 0 52441(_if 526)
			(_object
				(_prcs
					(line__52443(_arch 251 0 52443(_assignment(_trgt(120))(_sens(79)(16)))))
				)
			)
		)
		(_object
			(_type(_int ~NATURAL~range~1~downto~0~13 0 51567(_scalar (_dto i 1 i 0))))
			(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 51567(_array -2((_dto i 1 i 0)))))
			(_sig(_int fsync_src_select_s_int 54 0 51567(_arch(_uni((_others(i 2)))))))
			(_sig(_int fsync_src_select_cdc_tig 54 0 51568(_arch(_uni((_others(i 2)))))))
			(_sig(_int fsync_src_select_d1 54 0 51569(_arch(_uni((_others(i 2)))))))
			(_sig(_int mmap_not_finished -2 0 51570(_arch(_uni((i 2))))))
			(_sig(_int mmap_not_finished_s -2 0 51571(_arch(_uni((i 2))))))
			(_sig(_int mm2s_fsync_s2mm_s -2 0 51572(_arch(_uni((i 2))))))
			(_sig(_int s2mm_fsync_int -2 0 51573(_arch(_uni((i 2))))))
			(_sig(_int s2mm_fsync_d_pulse -2 0 51574(_arch(_uni((i 2))))))
			(_sig(_int delay_s2mm_fsync_core_till_mmap_done -2 0 51575(_arch(_uni((i 2))))))
			(_sig(_int delay_s2mm_fsync_core_till_mmap_done_flag -2 0 51576(_arch(_uni((i 2))))))
			(_sig(_int delay_s2mm_fsync_core_till_mmap_done_flag_d1 -2 0 51577(_arch(_uni((i 2))))))
			(_sig(_int sig_drop_fsync_d_pulse_gen_fsize_less_err -2 0 51578(_arch(_uni((i 2))))))
			(_sig(_int delay_fsync_fsize_err_till_dm_halt_cmplt_s -2 0 51579(_arch(_uni((i 2))))))
			(_sig(_int delay_fsync_fsize_err_till_dm_halt_cmplt_pulse_s -2 0 51580(_arch(_uni((i 2))))))
			(_sig(_int dm_halt_cmplt_flag_s -2 0 51581(_arch(_uni((i 2))))))
			(_sig(_int delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s -2 0 51582(_arch(_uni((i 2))))))
			(_sig(_int delay_fsync_fsize_err_till_dm_halt_cmplt_s_d1 -2 0 51583(_arch(_uni((i 2))))))
			(_sig(_int d_fsync_halt_cmplt_s -2 0 51584(_arch(_uni((i 2))))))
			(_sig(_int fsize_err_to_dm_halt_flag -2 0 51585(_arch(_uni((i 2))))))
			(_sig(_int fsize_err_to_dm_halt_flag_ored -2 0 51586(_arch(_uni((i 2))))))
			(_prcs
				(line__52358(_arch 241 0 52358(_assignment(_trgt(87))(_sens(85)(86)(43)))))
				(DONE_VERT_COUNTER_FLUSH_SOF(_arch 242 0 52365(_prcs(_simple)(_trgt(84)(117))(_sens(2))(_read(83)(84)(87)(88)(11)(27)))))
				(line__52388(_arch 243 0 52388(_assignment(_trgt(122))(_sens(118)(120)(123)(5)))))
				(line__52392(_arch 244 0 52392(_assignment(_trgt(23))(_sens(122)(123)))))
				(HOLD_DELAY_FSYNC_IN_FLAG(_arch 245 0 52394(_prcs(_trgt(123))(_sens(0)(118)(125)(1))(_dssslsensitivity 1)(_read(122)))))
				(D1_HOLD_DELAY_FSYNC_IN_FLAG(_arch 246 0 52407(_prcs(_trgt(124))(_sens(0)(123)(125)(1))(_dssslsensitivity 1))))
				(line__52419(_arch 247 0 52419(_assignment(_trgt(121))(_sens(123)(124)))))
				(line__52425(_arch 248 0 52425(_assignment(_trgt(14))(_sens(120)(121)(122)(127)(131)))))
				(line__52428(_arch 249 0 52428(_assignment(_trgt(125))(_sens(120)(123)))))
				(S2MM_FSIZE_ERR_TO_DM_HALT_FLAG(_arch 252 0 52474(_prcs(_trgt(132))(_sens(0)(78)(1))(_dssslsensitivity 1)(_read(9)))))
				(line__52487(_arch 253 0 52487(_assignment(_trgt(133))(_sens(78)(132)(9)))))
				(line__52491(_arch 254 0 52491(_assignment(_trgt(127))(_sens(120)(133)))))
				(FSIZE_LESS_DM_HALT_CMPLT_FLAG(_arch 255 0 52495(_prcs(_trgt(129))(_sens(0)(133)(1))(_dssslsensitivity 1)(_read(127)))))
				(REG_D_FSYNC(_arch 256 0 52506(_prcs(_trgt(130))(_sens(0)(129)(1))(_dssslsensitivity 1))))
				(line__52518(_arch 257 0 52518(_assignment(_trgt(131))(_sens(129)(130)))))
				(line__52521(_arch 258 0 52521(_assignment(_trgt(24))(_sens(127)(129)))))
				(line__52524(_arch 259 0 52524(_assignment(_alias((s2mm_all_lines_xfred)(_string \"0"\)))(_trgt(46)))))
				(line__52525(_arch 260 0 52525(_assignment(_alias((all_lasts_rcvd)(_string \"0"\)))(_trgt(47)))))
				(line__52526(_arch 261 0 52526(_assignment(_alias((tuser_fsync)(_string \"0"\)))(_trgt(82)))))
				(line__52527(_arch 262 0 52527(_assignment(_alias((fsync_src_select_s)(fsync_src_select_s_int)))(_trgt(21))(_sens(114)))))
				(line__52528(_arch 263 0 52528(_assignment(_alias((drop_fsync_d_pulse_gen_fsize_less_err)(sig_drop_fsync_d_pulse_gen_fsize_less_err)))(_simpleassign BUF)(_trgt(22))(_sens(125)))))
			)
		)
	)
	(_object
		(_type(_int ~INTEGER~range~8~to~1024~12 0 49247(_scalar (_to i 8 i 1024))))
		(_gen(_int C_DATA_WIDTH 0 0 49247 \32\ (_ent gms((i 32)))))
		(_type(_int ~INTEGER~range~0~to~1~12 0 49249(_scalar (_to i 0 i 1))))
		(_gen(_int C_INCLUDE_S2MM_DRE 1 0 49249 \0\ (_ent gms((i 0)))))
		(_type(_int ~INTEGER~range~0~to~1~121 0 49252(_scalar (_to i 0 i 1))))
		(_gen(_int C_S2MM_SOF_ENABLE 2 0 49252 \0\ (_ent gms((i 0)))))
		(_type(_int ~INTEGER~range~1~to~1~12 0 49258(_scalar (_to i 1 i 1))))
		(_gen(_int C_S_AXIS_S2MM_TUSER_BITS 3 0 49258 \1\ (_ent gms((i 1)))))
		(_type(_int ~INTEGER~range~0~to~65536~12 0 49261(_scalar (_to i 0 i 65536))))
		(_gen(_int C_TOPLVL_LINEBUFFER_DEPTH 4 0 49261 \512\ (_ent gms((i 512)))))
		(_type(_int ~INTEGER~range~0~to~65536~122 0 49264(_scalar (_to i 0 i 65536))))
		(_gen(_int C_LINEBUFFER_DEPTH 5 0 49264 \512\ (_ent gms((i 512)))))
		(_type(_int ~INTEGER~range~1~to~65536~12 0 49267(_scalar (_to i 1 i 65536))))
		(_gen(_int C_LINEBUFFER_AF_THRESH 6 0 49267 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~123 0 49270(_scalar (_to i 0 i 1))))
		(_gen(_int C_PRMRY_IS_ACLK_ASYNC 7 0 49270 \0\ (_ent gms((i 0)))))
		(_type(_int ~INTEGER~range~0~to~1~124 0 49276(_scalar (_to i 0 i 1))))
		(_gen(_int ENABLE_FLUSH_ON_FSYNC 8 0 49276 \0\ (_ent gms((i 0)))))
		(_type(_int ~INTEGER~range~0~to~2~12 0 49277(_scalar (_to i 0 i 2))))
		(_gen(_int C_USE_S2MM_FSYNC 9 0 49277 \2\ (_ent gms((i 2)))))
		(_type(_int ~INTEGER~range~0~to~1~125 0 49278(_scalar (_to i 0 i 1))))
		(_gen(_int C_USE_FSYNC 10 0 49278 \0\ (_ent gms((i 0)))))
		(_type(_int ~INTEGER~range~0~to~1~126 0 49279(_scalar (_to i 0 i 1))))
		(_gen(_int C_INCLUDE_MM2S 11 0 49279 \0\ (_ent gms((i 0)))))
		(_type(_int ~INTEGER~range~0~to~1~127 0 49280(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_DEBUG_ALL 12 0 49280 \1\ (_ent gms((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~128 0 49285(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_DEBUG_INFO_0 13 0 49285 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~129 0 49287(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_DEBUG_INFO_1 14 0 49287 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~1210 0 49289(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_DEBUG_INFO_2 15 0 49289 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~1211 0 49291(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_DEBUG_INFO_3 16 0 49291 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~1212 0 49293(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_DEBUG_INFO_4 17 0 49293 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~1213 0 49295(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_DEBUG_INFO_5 18 0 49295 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~1214 0 49297(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_DEBUG_INFO_6 19 0 49297 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~1215 0 49299(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_DEBUG_INFO_7 20 0 49299 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~1216 0 49301(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_DEBUG_INFO_8 21 0 49301 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~1217 0 49303(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_DEBUG_INFO_9 22 0 49303 \1\ (_ent gms((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~1218 0 49305(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_DEBUG_INFO_10 23 0 49305 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~1219 0 49307(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_DEBUG_INFO_11 24 0 49307 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~1220 0 49309(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_DEBUG_INFO_12 25 0 49309 \1\ (_ent gms((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~1221 0 49311(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_DEBUG_INFO_13 26 0 49311 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~1222 0 49313(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_DEBUG_INFO_14 27 0 49313 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~1223 0 49315(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_DEBUG_INFO_15 28 0 49315 \1\ (_ent((i 1)))))
		(_type(_int ~STRING~12 0 49319(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int C_FAMILY 29 0 49319(_ent(_string \"virtex7"\))))
		(_port(_int s_axis_aclk -2 0 49323(_ent(_in)(_event))))
		(_port(_int s_axis_resetn -2 0 49324(_ent(_in))))
		(_port(_int m_axis_aclk -2 0 49326(_ent(_in)(_event))))
		(_port(_int m_axis_resetn -2 0 49327(_ent(_in))))
		(_port(_int s2mm_axis_linebuf_reset_out -2 0 49329(_ent(_out))))
		(_port(_int strm_not_finished -2 0 49331(_ent(_in))))
		(_port(_int run_stop -2 0 49333(_ent(_in))))
		(_port(_int dm_halt -2 0 49334(_ent(_in))))
		(_port(_int dm_halt_cmplt -2 0 49335(_ent(_in))))
		(_port(_int s2mm_fsize_mismatch_err_s -2 0 49336(_ent(_in))))
		(_port(_int s2mm_fsize_mismatch_err -2 0 49337(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{VSIZE_DWIDTH-1~downto~0}~12 0 49340(_array -2((_dto i 12 i 0)))))
		(_port(_int crnt_vsize 30 0 49340(_ent(_in))))
		(_port(_int crnt_vsize_d2_s 30 0 49342(_ent(_out))))
		(_port(_int chnl_ready_external -2 0 49344(_ent(_in))))
		(_port(_int s2mm_fsync_core -2 0 49345(_ent(_out))))
		(_port(_int s2mm_fsync -2 0 49346(_ent(_in))))
		(_port(_int s2mm_tuser_fsync_top -2 0 49347(_ent(_in))))
		(_port(_int mm2s_axis_resetn -2 0 49349(_ent(_in((i 3))))))
		(_port(_int m_axis_mm2s_aclk -2 0 49350(_ent(_in((i 2))))))
		(_port(_int mm2s_fsync -2 0 49351(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 49352(_array -2((_dto i 1 i 0)))))
		(_port(_int fsync_src_select 31 0 49352(_ent(_in))))
		(_port(_int fsync_src_select_s 31 0 49353(_ent(_out))))
		(_port(_int drop_fsync_d_pulse_gen_fsize_less_err -2 0 49354(_ent(_out))))
		(_port(_int hold_dummy_tready_low -2 0 49355(_ent(_out))))
		(_port(_int hold_dummy_tready_low2 -2 0 49356(_ent(_out))))
		(_port(_int s2mm_dmasr_fsize_less_err -2 0 49359(_ent(_in))))
		(_port(_int no_fsync_before_vsize_sel_00_01 -2 0 49361(_ent(_in))))
		(_port(_int s2mm_fsize_mismatch_err_flag -2 0 49362(_ent(_in))))
		(_port(_int fsync_out_m -2 0 49363(_ent(_out))))
		(_port(_int fsync_out -2 0 49364(_ent(_in))))
		(_port(_int frame_sync -2 0 49365(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{LINEBUFFER_THRESH_WIDTH-1~downto~0}~12 0 49368(_array -2((_dto i 16 i 0)))))
		(_port(_int linebuf_threshold 32 0 49368(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_DATA_WIDTH-1~downto~0}~12 0 49371(_array -2((_dto c 527 i 0)))))
		(_port(_int s_axis_tdata 33 0 49371(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_DATA_WIDTH/8}-1~downto~0}~12 0 49373(_array -2((_dto c 528 i 0)))))
		(_port(_int s_axis_tkeep 34 0 49373(_ent(_in))))
		(_port(_int s_axis_tlast -2 0 49375(_ent(_in))))
		(_port(_int s_axis_tvalid -2 0 49376(_ent(_in))))
		(_port(_int s_axis_tready -2 0 49377(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXIS_S2MM_TUSER_BITS-1~downto~0}~12 0 49378(_array -2((_dto c 529 i 0)))))
		(_port(_int s_axis_tuser 35 0 49378(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{12~downto~0}~12 0 49380(_array -2((_dto i 12 i 0)))))
		(_port(_int capture_dm_done_vsize_counter 36 0 49380(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_DATA_WIDTH-1~downto~0}~1225 0 49382(_array -2((_dto c 530 i 0)))))
		(_port(_int m_axis_tdata 37 0 49382(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_DATA_WIDTH/8}-1~downto~0}~1227 0 49384(_array -2((_dto c 531 i 0)))))
		(_port(_int m_axis_tkeep 38 0 49384(_ent(_out))))
		(_port(_int m_axis_tlast -2 0 49386(_ent(_out))))
		(_port(_int m_axis_tvalid -2 0 49387(_ent(_out))))
		(_port(_int m_axis_tready -2 0 49388(_ent(_in))))
		(_port(_int s2mm_fifo_full -2 0 49391(_ent(_out))))
		(_port(_int s2mm_fifo_almost_full -2 0 49392(_ent(_out))))
		(_port(_int s2mm_all_lines_xfred -2 0 49393(_ent(_out))))
		(_port(_int all_lasts_rcvd -2 0 49394(_ent(_out))))
		(_port(_int s2mm_tuser_fsync -2 0 49395(_ent(_out))))
		(_cnst(_int BUFFER_DEPTH -3 0 49418(_arch gms(_code 532))))
		(_cnst(_int BUFFER_WIDTH -3 0 49421(_arch gms(_code 533))))
		(_cnst(_int DATACOUNT_WIDTH -3 0 49427(_arch gms(_code 534))))
		(_cnst(_int USE_BRAM_FIFOS -3 0 49429(_arch((i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{VSIZE_DWIDTH-1~downto~0}~13 0 49432(_array -2((_dto i 12 i 0)))))
		(_cnst(_int VSIZE_ONE_VALUE 39 0 49432(_arch gms(_code 535))))
		(_type(_int ~STD_LOGIC_VECTOR{VSIZE_DWIDTH-1~downto~0}~132 0 49434(_array -2((_dto i 12 i 0)))))
		(_cnst(_int VSIZE_TWO_VALUE 40 0 49434(_arch gms(_code 536))))
		(_type(_int ~STD_LOGIC_VECTOR{VSIZE_DWIDTH-1~downto~0}~134 0 49438(_array -2((_dto i 12 i 0)))))
		(_cnst(_int VSIZE_ZERO_VALUE 41 0 49438(_arch((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{255~downto~0}~13 0 49441(_array -2((_dto i 255 i 0)))))
		(_cnst(_int ZERO_VALUE_VECT 42 0 49441(_arch((_others(i 2))))))
		(_cnst(_int THRESHOLD_LSB_INDEX -3 0 49445(_arch gms(_code 537))))
		(_type(_int ~STD_LOGIC_VECTOR{BUFFER_WIDTH-1~downto~0}~13 0 49450(_array -2((_dto c 538 i 0)))))
		(_sig(_int fifo_din 43 0 49450(_arch(_uni((_others(i 2)))))))
		(_sig(_int fifo_dout 43 0 49451(_arch(_uni((_others(i 2)))))))
		(_sig(_int fifo_wren -2 0 49452(_arch(_uni((i 2))))))
		(_sig(_int fifo_rden -2 0 49453(_arch(_uni((i 2))))))
		(_sig(_int fifo_empty_i -2 0 49454(_arch(_uni((i 2))))))
		(_sig(_int fifo_full_i -2 0 49455(_arch(_uni((i 2))))))
		(_sig(_int fifo_ainit -2 0 49456(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{DATACOUNT_WIDTH-1~downto~0}~13 0 49457(_array -2((_dto c 539 i 0)))))
		(_sig(_int fifo_wrcount 44 0 49457(_arch(_uni))))
		(_sig(_int fifo_almost_full_i -2 0 49458(_arch(_uni((i 2))))))
		(_sig(_int s_axis_tready_i -2 0 49460(_arch(_uni((i 2))))))
		(_sig(_int s_axis_tvalid_i -2 0 49461(_arch(_uni((i 2))))))
		(_sig(_int s_axis_tlast_i -2 0 49462(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_DATA_WIDTH-1~downto~0}~13 0 49463(_array -2((_dto c 540 i 0)))))
		(_sig(_int s_axis_tdata_i 45 0 49463(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_DATA_WIDTH/8}-1~downto~0}~13 0 49464(_array -2((_dto c 541 i 0)))))
		(_sig(_int s_axis_tkeep_i 46 0 49464(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_DATA_WIDTH/8}-1~downto~0}~136 0 49465(_array -2((_dto c 542 i 0)))))
		(_sig(_int s_axis_tkeep_signal 47 0 49465(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_DATA_WIDTH/8}-1~downto~0}~138 0 49466(_array -2((_dto c 543 i 0)))))
		(_sig(_int m_axis_tkeep_signal 48 0 49466(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXIS_S2MM_TUSER_BITS-1~downto~0}~13 0 49467(_array -2((_dto c 544 i 0)))))
		(_sig(_int s_axis_tuser_i 49 0 49467(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{VSIZE_DWIDTH-1~downto~0}~1310 0 49469(_array -2((_dto i 12 i 0)))))
		(_sig(_int crnt_vsize_cdc_tig 50 0 49469(_arch(_uni((_others(i 2)))))))
		(_sig(_int crnt_vsize_d1 50 0 49470(_arch(_uni((_others(i 2)))))))
		(_sig(_int crnt_vsize_d2 50 0 49471(_arch(_uni((_others(i 2)))))))
		(_sig(_int vsize_counter 50 0 49472(_arch(_uni((_others(i 2)))))))
		(_sig(_int decr_vcount -2 0 49473(_arch(_uni((i 2))))))
		(_sig(_int chnl_ready -2 0 49474(_arch(_uni((i 2))))))
		(_sig(_int s_axis_tready_out -2 0 49475(_arch(_uni((i 2))))))
		(_sig(_int slv2skid_s_axis_tvalid -2 0 49476(_arch(_uni((i 2))))))
		(_sig(_int data_count_af_threshold_cdc_tig 44 0 49477(_arch(_uni((_others(i 2)))))))
		(_sig(_int data_count_af_threshold_d1 44 0 49478(_arch(_uni((_others(i 2)))))))
		(_sig(_int data_count_af_threshold 44 0 49479(_arch(_uni((_others(i 2)))))))
		(_sig(_int s_data_count_af_thresh 44 0 49480(_arch(_uni((_others(i 2)))))))
		(_sig(_int dm_halt_reg -2 0 49481(_arch(_uni((i 2))))))
		(_sig(_int run_stop_reg -2 0 49482(_arch(_uni((i 2))))))
		(_sig(_int s_axis_fifo_ainit -2 0 49484(_arch(_uni((i 2))))))
		(_sig(_int s_axis_tuser_d1 -2 0 49485(_arch(_uni((i 2))))))
		(_sig(_int tuser_fsync -2 0 49486(_arch(_uni((i 2))))))
		(_sig(_int m_axis_fifo_ainit -2 0 49488(_arch(_uni((i 2))))))
		(_sig(_int done_vsize_counter 50 0 49489(_arch(_uni((_others(i 2)))))))
		(_sig(_int m_axis_tlast_i -2 0 49490(_arch(_uni((i 2))))))
		(_sig(_int m_axis_tvalid_i -2 0 49491(_arch(_uni((i 2))))))
		(_sig(_int done_decr_vcount -2 0 49492(_arch(_uni((i 2))))))
		(_sig(_int p_fsync_out -2 0 49493(_arch(_uni((i 2))))))
		(_sig(_int s2mm_all_lines_xfred_i -2 0 49495(_arch(_uni((i 2))))))
		(_sig(_int s_axis_fifo_ainit_nosync -2 0 49496(_arch(_uni((i 2))))))
		(_sig(_int s_axis_fifo_ainit_nosync_reg -2 0 49497(_arch(_uni((i 2))))))
		(_sig(_int m_axis_fifo_ainit_nosync -2 0 49498(_arch(_uni((i 2))))))
		(_sig(_int s2mm_axis_linebuf_reset_out_inv -2 0 49499(_arch(_uni((i 2))))))
		(_sig(_int s2mm_tuser_fsync_sig -2 0 49500(_arch(_uni((i 2))))))
		(_sig(_int s2mm_dmasr_fsize_less_err_d1 -2 0 49502(_arch(_uni((i 2))))))
		(_sig(_int s2mm_dmasr_fsize_less_err_fe -2 0 49503(_arch(_uni((i 2))))))
		(_sig(_int wr_rst_busy_sig -2 0 49505(_arch(_uni((i 2))))))
		(_sig(_int rd_rst_busy_sig -2 0 49506(_arch(_uni((i 2))))))
		(_prcs
			(line__49522(_arch 0 0 49522(_assignment(_alias((fsync_out_m)(p_fsync_out)))(_simpleassign BUF)(_trgt(28))(_sens(88)))))
			(line__49523(_arch 1 0 49523(_assignment(_alias((s2mm_axis_linebuf_reset_out_inv)(s_axis_fifo_ainit_nosync)))(_simpleassign BUF)(_trgt(93))(_sens(90)))))
			(line__49526(_arch 2 0 49526(_assignment(_alias((s2mm_tuser_fsync)(s2mm_tuser_fsync_sig)))(_simpleassign BUF)(_trgt(48))(_sens(94)))))
			(line__49527(_arch 3 0 49527(_assignment(_alias((crnt_vsize_d2_s)(crnt_vsize_d2)))(_trgt(12))(_sens(68)))))
			(line__49530(_arch 4 0 49530(_assignment(_trgt(4))(_sens(93)))))
			(line__49532(_arch 5 0 49532(_assignment(_trgt(90))(_sens(78)(1)))))
			(line__49537(_arch 6 0 49537(_prcs(_trgt(91))(_sens(0)(90))(_dssslsensitivity 1))))
			(line__49547(_arch 7 0 49547(_assignment(_trgt(92))(_sens(3)(7)))))
			(line__49554(_arch 8 0 49554(_assignment(_trgt(80))(_sens(78)(1)(29)))))
			(line__49559(_arch 9 0 49559(_assignment(_trgt(83))(_sens(3)(7)(30)))))
		)
		(_subprogram
			(_ext clog2(4 3))
		)
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.VSIZE_DWIDTH(2 VSIZE_DWIDTH)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.LINEBUFFER_THRESH_WIDTH(2 LINEBUFFER_THRESH_WIDTH)))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(axi_vdma_pkg))(ieee(NUMERIC_STD))(lib_pkg_v1_0_2(lib_pkg))(ieee(std_logic_misc)))
	(_static
		(33686018 33686018 33686018 2)
		(33686018 33686018 33686018 2)
		(33686018 33686018 33686018 2)
		(33686018 33686018 33686018 2)
		(33686018 33686018 33686018 2)
		(33686018 33686018 33686018 2)
		(514)
		(33686018 33686018 33686018 2)
		(33686018 33686018 33686018 2)
		(33686018 33686018 33686018 2)
		(33686018 33686018 33686018 2)
		(33686018 33686018 33686018 2)
		(33686018 33686018 33686018 2)
		(514)
		(33686018 33686018 33686018 2)
		(33686018 33686018 33686018 2)
		(1279874370 1313431380)
		(1413896006)
		(1130316882 19276)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . implementation 545 -1)
)
V 000055 55 13435         1580965287503 implementation
(_unit VHDL(axi_vdma_blkmem 0 52681(implementation 0 52708))
	(_version vde)
	(_time 1580965287504 2020.02.05 23:01:27)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_vdma_v6_3/hdl/axi_vdma_v6_3_rfs.vhd\))
	(_parameters tan)
	(_code 9e91ca90c3c9c38bc8989dca8ac49b989f9bc8989c98cd)
	(_ent
		(_time 1580965287500)
	)
	(_comp
		(xpm_memory_tdpram
			(_object
				(_gen(_int MEMORY_SIZE -1 0 52716(_ent((i 4096)))))
				(_type(_int ~STRING~13 0 52717(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int MEMORY_PRIMITIVE 15 0 52717(_ent(_string \"blockram"\))))
				(_type(_int ~STRING~131 0 52718(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int CLOCKING_MODE 16 0 52718(_ent(_string \"common_clock"\))))
				(_type(_int ~STRING~132 0 52719(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int ECC_MODE 17 0 52719(_ent(_string \"no_ecc"\))))
				(_type(_int ~STRING~133 0 52720(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int MEMORY_INIT_FILE 18 0 52720(_ent(_string \"none"\))))
				(_type(_int ~STRING~134 0 52721(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int WAKEUP_TIME 19 0 52721(_ent(_string \"disable_sleep"\))))
				(_gen(_int MESSAGE_CONTROL -1 0 52722(_ent((i 0)))))
				(_gen(_int WRITE_DATA_WIDTH_A -1 0 52724(_ent((i 32)))))
				(_gen(_int READ_DATA_WIDTH_A -1 0 52725(_ent((i 32)))))
				(_gen(_int BYTE_WRITE_WIDTH_A -1 0 52726(_ent((i 32)))))
				(_gen(_int ADDR_WIDTH_A -1 0 52727(_ent((i 12)))))
				(_type(_int ~STRING~135 0 52728(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int READ_RESET_VALUE_A 20 0 52728(_ent(_string \"0"\))))
				(_gen(_int READ_LATENCY_A -1 0 52729(_ent((i 1)))))
				(_type(_int ~STRING~136 0 52730(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int WRITE_MODE_A 21 0 52730(_ent(_string \"write_first"\))))
				(_gen(_int WRITE_DATA_WIDTH_B -1 0 52732(_ent((i 32)))))
				(_gen(_int READ_DATA_WIDTH_B -1 0 52733(_ent((i 32)))))
				(_gen(_int BYTE_WRITE_WIDTH_B -1 0 52734(_ent((i 32)))))
				(_gen(_int ADDR_WIDTH_B -1 0 52735(_ent((i 12)))))
				(_type(_int ~STRING~137 0 52736(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int READ_RESET_VALUE_B 22 0 52736(_ent(_string \"0"\))))
				(_gen(_int READ_LATENCY_B -1 0 52737(_ent((i 1)))))
				(_type(_int ~STRING~138 0 52738(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int WRITE_MODE_B 23 0 52738(_ent(_string \"write_first"\))))
				(_port(_int sleep -3 0 52744(_ent (_in))))
				(_port(_int clka -3 0 52747(_ent (_in))))
				(_port(_int rsta -3 0 52748(_ent (_in))))
				(_port(_int ena -3 0 52749(_ent (_in))))
				(_port(_int regcea -3 0 52750(_ent (_in))))
				(_port(_int wea 5 0 52751(_ent (_in))))
				(_port(_int addra 6 0 52752(_ent (_in))))
				(_port(_int dina 7 0 52753(_ent (_in))))
				(_port(_int injectsbiterra -3 0 52754(_ent (_in))))
				(_port(_int injectdbiterra -3 0 52755(_ent (_in))))
				(_port(_int douta 8 0 52756(_ent (_out))))
				(_port(_int sbiterra -3 0 52757(_ent (_out))))
				(_port(_int dbiterra -3 0 52758(_ent (_out))))
				(_port(_int clkb -3 0 52761(_ent (_in))))
				(_port(_int rstb -3 0 52762(_ent (_in))))
				(_port(_int enb -3 0 52763(_ent (_in))))
				(_port(_int regceb -3 0 52764(_ent (_in))))
				(_port(_int web 5 0 52765(_ent (_in))))
				(_port(_int addrb 9 0 52766(_ent (_in))))
				(_port(_int dinb 10 0 52767(_ent (_in))))
				(_port(_int injectsbiterrb -3 0 52768(_ent (_in))))
				(_port(_int injectdbiterrb -3 0 52769(_ent (_in))))
				(_port(_int doutb 11 0 52770(_ent (_out))))
				(_port(_int sbiterrb -3 0 52771(_ent (_out))))
				(_port(_int dbiterrb -3 0 52772(_ent (_out))))
			)
		)
	)
	(_generate xpm_mem_gen 0 52877(_if 8)
		(_inst xpm_memory_inst 0 52878(_comp xpm_memory_tdpram)
			(_gen
				((MEMORY_SIZE)(_code 9))
				((MEMORY_PRIMITIVE)(_string \"blockram"\))
				((CLOCKING_MODE)(_string \"common_clock"\))
				((ECC_MODE)(_string \"no_ecc"\))
				((MEMORY_INIT_FILE)(_string \"none"\))
				((WAKEUP_TIME)(_string \"disable_sleep"\))
				((MESSAGE_CONTROL)((i 1)))
				((WRITE_DATA_WIDTH_A)(_code 10))
				((READ_DATA_WIDTH_A)(_code 11))
				((BYTE_WRITE_WIDTH_A)(_code 12))
				((ADDR_WIDTH_A)(_code 13))
				((READ_RESET_VALUE_A)(_string \"0"\))
				((READ_LATENCY_A)((i 1)))
				((WRITE_MODE_A)(_string \"write_first"\))
				((WRITE_DATA_WIDTH_B)(_code 14))
				((READ_DATA_WIDTH_B)(_code 15))
				((BYTE_WRITE_WIDTH_B)(_code 16))
				((ADDR_WIDTH_B)(_code 17))
				((READ_RESET_VALUE_B)(_string \"0"\))
				((READ_LATENCY_B)((i 1)))
				((WRITE_MODE_B)(_string \"write_first"\))
			)
			(_port
				((sleep)((i 2)))
				((clka)(Clk))
				((rsta)(Rst))
				((ena)(port_a_enable))
				((regcea)((i 2)))
				((wea)(port_a_wr_enable))
				((addra)(port_a_addr))
				((dina)(port_a_data_in))
				((injectsbiterra)((i 2)))
				((injectdbiterra)((i 2)))
				((douta)(_open))
				((sbiterra)(_open))
				((dbiterra)(_open))
				((clkb)(Clk))
				((rstb)(Rst))
				((enb)(port_b_enable))
				((regceb)((i 2)))
				((web)(port_b_wr_enable))
				((addrb)(port_b_addr))
				((dinb)(port_b_data_in))
				((injectsbiterrb)((i 2)))
				((injectdbiterrb)((i 2)))
				((doutb)(port_b_data_out))
				((sbiterrb)(_open))
				((dbiterrb)(_open))
			)
			(_use(_ent xpm xpm_memory_tdpram)
				(_gen
					((MEMORY_SIZE)(_code 18))
					((MEMORY_PRIMITIVE)(_string \"blockram"\))
					((CLOCKING_MODE)(_string \"common_clock"\))
					((ECC_MODE)(_string \"no_ecc"\))
					((MEMORY_INIT_FILE)(_string \"none"\))
					((WAKEUP_TIME)(_string \"disable_sleep"\))
					((MESSAGE_CONTROL)((i 1)))
					((WRITE_DATA_WIDTH_A)(_code 19))
					((READ_DATA_WIDTH_A)(_code 20))
					((BYTE_WRITE_WIDTH_A)(_code 21))
					((ADDR_WIDTH_A)(_code 22))
					((READ_RESET_VALUE_A)(_string \"0"\))
					((READ_LATENCY_A)((i 1)))
					((WRITE_MODE_A)(_string \"write_first"\))
					((WRITE_DATA_WIDTH_B)(_code 23))
					((READ_DATA_WIDTH_B)(_code 24))
					((BYTE_WRITE_WIDTH_B)(_code 25))
					((ADDR_WIDTH_B)(_code 26))
					((READ_RESET_VALUE_B)(_string \"0"\))
					((READ_LATENCY_B)((i 1)))
					((WRITE_MODE_B)(_string \"write_first"\))
				)
				(_port
					((sleep)(sleep))
					((clka)(clka))
					((rsta)(rsta))
					((ena)(ena))
					((regcea)(regcea))
					((wea)(wea))
					((addra)(addra))
					((dina)(dina))
					((injectsbiterra)(injectsbiterra))
					((injectdbiterra)(injectdbiterra))
					((douta)(_open))
					((sbiterra)(_open))
					((dbiterra)(_open))
					((clkb)(clkb))
					((rstb)(rstb))
					((enb)(enb))
					((regceb)(regceb))
					((web)(web))
					((addrb)(addrb))
					((dinb)(dinb))
					((injectsbiterrb)(injectsbiterrb))
					((injectdbiterrb)(injectdbiterrb))
					((doutb)(doutb))
					((sbiterrb)(_open))
					((dbiterrb)(_open))
				)
			)
		)
	)
	(_generate blk_mem_gen 0 52939(_if 27)
		(_inst I_BLK_MEM 0 52942(_ent lib_bmg_v1_0_13 blk_mem_gen_wrapper)
			(_gen
				((c_family)(_code 28))
				((c_xdevicefamily)(_code 29))
				((c_mem_type)(_code 30))
				((c_algorithm)(_code 31))
				((c_prim_type)(_code 32))
				((c_byte_size)(_code 33))
				((c_sim_collision_check)(_code 34))
				((c_common_clk)(_code 35))
				((c_disable_warn_bhv_coll)(_code 36))
				((c_disable_warn_bhv_range)(_code 37))
				((c_load_init_file)(_code 38))
				((c_init_file_name)(_code 39))
				((c_use_default_data)(_code 40))
				((c_default_data)(_code 41))
				((c_has_mem_output_regs_a)(_code 42))
				((c_has_mux_output_regs_a)(_code 43))
				((c_write_width_a)(_code 44))
				((c_read_width_a)(_code 45))
				((c_write_depth_a)(_code 46))
				((c_read_depth_a)(_code 47))
				((c_addra_width)(_code 48))
				((c_write_mode_a)(_code 49))
				((c_has_ena)(_code 50))
				((c_has_regcea)(_code 51))
				((c_has_ssra)(_code 52))
				((c_sinita_val)(_code 53))
				((c_use_byte_wea)(_code 54))
				((c_wea_width)(_code 55))
				((c_has_mem_output_regs_b)(_code 56))
				((c_has_mux_output_regs_b)(_code 57))
				((c_write_width_b)(_code 58))
				((c_read_width_b)(_code 59))
				((c_write_depth_b)(_code 60))
				((c_read_depth_b)(_code 61))
				((c_addrb_width)(_code 62))
				((c_write_mode_b)(_code 63))
				((c_has_enb)(_code 64))
				((c_has_regceb)(_code 65))
				((c_has_ssrb)(_code 66))
				((c_sinitb_val)(_code 67))
				((c_use_byte_web)(_code 68))
				((c_web_width)(_code 69))
				((c_mux_pipeline_stages)(_code 70))
				((c_use_ecc)(_code 71))
				((c_use_ramb16bwer_rst_bhv)(_code 72))
			)
			(_port
				((clka)(Clk))
				((ssra)(Rst))
				((dina)(port_a_data_in))
				((addra)(port_a_addr))
				((ena)(port_a_enable))
				((regcea)(_code 73))
				((wea)(port_a_wr_enable))
				((douta)(_open))
				((clkb)(Clk))
				((ssrb)(Rst))
				((dinb)(port_b_data_in))
				((addrb)(port_b_addr))
				((enb)(port_b_enable))
				((regceb)(_code 74))
				((web)(port_b_wr_enable))
				((doutb)(port_b_data_out))
				((dbiterr)(_open))
				((sbiterr)(_open))
			)
		)
	)
	(_object
		(_gen(_int C_DATA_WIDTH -1 0 52683 \32\ (_ent gms((i 32)))))
		(_gen(_int C_ADDR_WIDTH -1 0 52684 \9\ (_ent gms((i 9)))))
		(_gen(_int C_SELECT_XPM -1 0 52685 \1\ (_ent gms((i 1)))))
		(_type(_int ~STRING~12 0 52686(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int C_FAMILY 0 0 52686(_ent(_string \"virtex7"\))))
		(_port(_int Clk -3 0 52689(_ent(_in))))
		(_port(_int Rst -3 0 52690(_ent(_in))))
		(_port(_int Wr_Enable -3 0 52694(_ent(_in))))
		(_port(_int Wr_Req -3 0 52695(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_ADDR_WIDTH-1}~12 0 52696(_array -3((_to i 0 c 75)))))
		(_port(_int Wr_Address 1 0 52696(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_DATA_WIDTH-1}~12 0 52697(_array -3((_to i 0 c 76)))))
		(_port(_int Wr_Data 2 0 52697(_ent(_in))))
		(_port(_int Rd_Enable -3 0 52700(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_ADDR_WIDTH-1}~122 0 52701(_array -3((_to i 0 c 77)))))
		(_port(_int Rd_Address 3 0 52701(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_DATA_WIDTH-1}~124 0 52702(_array -3((_to i 0 c 78)))))
		(_port(_int Rd_Data 4 0 52702(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~downto~0}~13 0 52751(_array -3((_dto i 0 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_ADDR_WIDTH-1}~13 0 52752(_array -3((_to i 0 c 79)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_DATA_WIDTH-1}~13 0 52753(_array -3((_to i 0 c 80)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_DATA_WIDTH-1}~1310 0 52756(_array -3((_to i 0 c 81)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_ADDR_WIDTH-1}~1312 0 52766(_array -3((_to i 0 c 82)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_DATA_WIDTH-1}~1314 0 52767(_array -3((_to i 0 c 83)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_DATA_WIDTH-1}~1316 0 52770(_array -3((_to i 0 c 84)))))
		(_cnst(_int prim_type_1bit -1 0 52782(_int((i 0)))))
		(_cnst(_int prim_type_2bit -1 0 52783(_int((i 1)))))
		(_cnst(_int prim_type_4bit -1 0 52784(_int((i 2)))))
		(_cnst(_int prim_type_9bit -1 0 52785(_int((i 3)))))
		(_cnst(_int prim_type_18bit -1 0 52786(_int((i 4)))))
		(_cnst(_int prim_type_36bit -1 0 52787(_int((i 5)))))
		(_cnst(_int prim_type_72bit -1 0 52788(_int((i 6)))))
		(_cnst(_int PRIM_TYPE -1 0 52816(_arch gms(_code 85))))
		(_cnst(_int MEM_TYPE -1 0 52817(_arch((i 2)))))
		(_cnst(_int FIFO_DEPTH -1 0 52820(_arch gms(_code 86))))
		(_type(_int ~STD_LOGIC_VECTOR{C_ADDR_WIDTH-1~downto~0}~13 0 52825(_array -3((_dto c 87 i 0)))))
		(_sig(_int port_a_addr 12 0 52825(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{C_DATA_WIDTH-1~downto~0}~13 0 52826(_array -3((_dto c 88 i 0)))))
		(_sig(_int port_a_data_in 13 0 52826(_arch(_uni))))
		(_sig(_int port_a_enable -3 0 52827(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~downto~0}~1318 0 52828(_array -3((_dto i 0 i 0)))))
		(_sig(_int port_a_wr_enable 14 0 52828(_arch(_uni))))
		(_sig(_int port_b_addr 12 0 52830(_arch(_uni))))
		(_sig(_int port_b_data_in 13 0 52831(_arch(_uni))))
		(_sig(_int port_b_data_out 13 0 52832(_arch(_uni))))
		(_sig(_int port_b_enable -3 0 52833(_arch(_uni))))
		(_sig(_int port_b_wr_enable 14 0 52834(_arch(_uni))))
		(_prcs
			(TRANSLATE_DATA(_arch 0 0 52844(_prcs(_simple)(_trgt(10)(8))(_sens(15)(5))(_read(10)))))
			(TRANSLATE_ADDRESS(_arch 1 0 52858(_prcs(_simple)(_trgt(9)(13))(_sens(4)(7))(_read(9)(13)))))
			(line__52870(_arch 2 0 52870(_assignment(_alias((port_a_enable)(Wr_Enable)))(_simpleassign BUF)(_trgt(11))(_sens(2)))))
			(line__52871(_arch 3 0 52871(_assignment(_alias((port_a_wr_enable(0))(Wr_Req)))(_trgt(12(0)))(_sens(3)))))
			(line__52873(_arch 4 0 52873(_assignment(_alias((port_b_enable)(Rd_Enable)))(_simpleassign BUF)(_trgt(16))(_sens(6)))))
			(line__52874(_arch 5 0 52874(_assignment(_trgt(14)))))
			(line__52875(_arch 6 0 52875(_assignment(_trgt(17)))))
		)
		(_subprogram
			(_int get_bram_primitive 7 0 52779(_arch(_func -1)))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
	)
	(_split (8)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(2)
		(7105601)
		(1667198830 1717527919 1600482409 1684107116 25701)
		(48)
		(1414091351 1229348677 5526354)
	)
	(_model . implementation 89 -1)
)
V 000055 55 9610          1580965287515 implementation
(_unit VHDL(axi_vdma_fsync_gen 0 53165(implementation 0 53221))
	(_version vde)
	(_time 1580965287516 2020.02.05 23:01:27)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_vdma_v6_3/hdl/axi_vdma_v6_3_rfs.vhd\))
	(_parameters tan)
	(_code 9e91ca90c3c9c38bc89bcd908ac49b989f9bc89898999d)
	(_ent
		(_time 1580965287513)
	)
	(_generate GEN_FREE_RUN_MODE 0 53251(_if 45)
		(_object
			(_sig(_int all_idle_d1 -1 0 53253(_arch(_uni((i 2))))))
			(_sig(_int all_idle_d2 -1 0 53254(_arch(_uni((i 2))))))
			(_sig(_int all_idle_re -1 0 53255(_arch(_uni((i 2))))))
			(_sig(_int frame_sync_aligned -1 0 53258(_arch(_uni((i 2))))))
			(_sig(_int frame_sync_i -1 0 53259(_arch(_uni((i 2))))))
			(_sig(_int mask_fsync_out_i -1 0 53260(_arch(_uni((i 2))))))
			(_prcs
				(REG_IDLE(_arch 0 0 53264(_prcs(_trgt(18)(19))(_sens(0)(1)(9)(18))(_dssslsensitivity 1))))
				(line__53279(_arch 1 0 53279(_assignment(_trgt(20))(_sens(18)(19)))))
				(REG_FSYNC_PROCESS(_arch 2 0 53285(_prcs(_trgt(22))(_sens(0)(1)(8)(20))(_dssslsensitivity 1))))
				(line__53297(_arch 3 0 53297(_assignment(_alias((frame_sync)(frame_sync_i)))(_simpleassign BUF)(_trgt(15))(_sens(22)))))
				(FRAME_SYNC_MASK(_arch 4 0 53300(_prcs(_trgt(23))(_sens(0)(1)(3)(4)(5)(6)(23))(_dssslsensitivity 1))))
				(line__53319(_arch 5 0 53319(_assignment(_trgt(7))(_sens(2)(23)))))
				(REG_DELAY_FSYNC(_arch 6 0 53327(_prcs(_trgt(21))(_sens(0)(1)(22))(_dssslsensitivity 1))))
				(REG_FSYNC_OUT(_arch 7 0 53340(_prcs(_trgt(16))(_sens(0)(1)(2)(21)(23))(_dssslsensitivity 1))))
				(REG_PRMTRUPDT_OUT(_arch 8 0 53355(_prcs(_trgt(17))(_sens(0)(1)(10)(23))(_dssslsensitivity 1))))
			)
		)
	)
	(_generate GEN_FSYNC_MODE_MM2S_NO_SOF 0 53375(_if 46)
		(_object
			(_sig(_int frame_sync_i -1 0 53377(_arch(_uni((i 2))))))
			(_sig(_int frame_sync_aligned -1 0 53378(_arch(_uni((i 2))))))
			(_sig(_int mask_fsync_out_i -1 0 53379(_arch(_uni((i 2))))))
			(_prcs
				(FSYNC_CROSSBAR(_arch 9 0 53384(_prcs(_simple)(_trgt(24))(_sens(8)(11)(13)(14)))))
				(line__53404(_arch 10 0 53404(_assignment(_alias((frame_sync)(frame_sync_i)))(_simpleassign BUF)(_trgt(15))(_sens(24)))))
				(FRAME_SYNC_MASK(_arch 11 0 53407(_prcs(_trgt(26))(_sens(0)(1)(3)(4)(5)(6)(26))(_dssslsensitivity 1))))
				(line__53426(_arch 12 0 53426(_assignment(_trgt(7))(_sens(2)(26)))))
				(REG_DELAY_FSYNC(_arch 13 0 53434(_prcs(_trgt(25))(_sens(0)(1)(24))(_dssslsensitivity 1))))
				(REG_FSYNC_OUT(_arch 14 0 53447(_prcs(_trgt(16))(_sens(0)(1)(2)(25)(26))(_dssslsensitivity 1))))
				(REG_PRMTRUPDT_OUT(_arch 15 0 53462(_prcs(_trgt(17))(_sens(0)(1)(10)(26))(_dssslsensitivity 1))))
			)
		)
	)
	(_generate GEN_FSYNC_MODE_MM2S_SOF 0 53475(_if 47)
		(_object
			(_sig(_int frame_sync_i -1 0 53477(_arch(_uni((i 2))))))
			(_sig(_int frame_sync_aligned -1 0 53478(_arch(_uni((i 2))))))
			(_sig(_int mask_fsync_out_i -1 0 53479(_arch(_uni((i 2))))))
			(_prcs
				(line__53484(_arch 16 0 53484(_assignment(_alias((frame_sync_i)(fsync)))(_simpleassign BUF)(_trgt(27))(_sens(11)))))
				(line__53486(_arch 17 0 53486(_assignment(_alias((frame_sync)(frame_sync_i)))(_simpleassign BUF)(_trgt(15))(_sens(27)))))
				(FRAME_SYNC_MASK(_arch 18 0 53489(_prcs(_trgt(29))(_sens(0)(1)(3)(4)(5)(6)(29))(_dssslsensitivity 1))))
				(line__53508(_arch 19 0 53508(_assignment(_trgt(7))(_sens(2)(29)))))
				(REG_DELAY_FSYNC(_arch 20 0 53516(_prcs(_trgt(28))(_sens(0)(1)(27))(_dssslsensitivity 1))))
				(REG_FSYNC_OUT(_arch 21 0 53529(_prcs(_trgt(16))(_sens(0)(1)(2)(28)(29))(_dssslsensitivity 1))))
				(REG_PRMTRUPDT_OUT(_arch 22 0 53544(_prcs(_trgt(17))(_sens(0)(1)(10)(29))(_dssslsensitivity 1))))
			)
		)
	)
	(_generate GEN_FSYNC_MODE_S2MM_NON_FLUSH 0 53565(_if 48)
		(_generate GEN_FSYNC_FOR_SOF 0 53574(_if 49)
			(_object
				(_prcs
					(FSYNC_CROSSBAR(_arch 23 0 53580(_prcs(_simple)(_trgt(30))(_sens(8)(11)(12)(13)(14)))))
				)
			)
		)
		(_generate GEN_FSYNC_NO_SOF 0 53602(_if 50)
			(_object
				(_prcs
					(FSYNC_CROSSBAR(_arch 24 0 53609(_prcs(_simple)(_trgt(30))(_sens(8)(11)(13)(14)))))
				)
			)
		)
		(_object
			(_sig(_int frame_sync_i -1 0 53567(_arch(_uni((i 2))))))
			(_sig(_int frame_sync_aligned -1 0 53568(_arch(_uni((i 2))))))
			(_sig(_int mask_fsync_out_i -1 0 53569(_arch(_uni((i 2))))))
			(_prcs
				(line__53629(_arch 25 0 53629(_assignment(_alias((frame_sync)(frame_sync_i)))(_simpleassign BUF)(_trgt(15))(_sens(30)))))
				(FRAME_SYNC_MASK(_arch 26 0 53632(_prcs(_trgt(32))(_sens(0)(1)(3)(4)(5)(6)(32))(_dssslsensitivity 1))))
				(line__53651(_arch 27 0 53651(_assignment(_trgt(7))(_sens(2)(32)))))
				(REG_DELAY_FSYNC(_arch 28 0 53659(_prcs(_trgt(31))(_sens(0)(1)(30))(_dssslsensitivity 1))))
				(REG_FSYNC_OUT(_arch 29 0 53672(_prcs(_trgt(16))(_sens(0)(1)(2)(31)(32))(_dssslsensitivity 1))))
				(REG_PRMTRUPDT_OUT(_arch 30 0 53687(_prcs(_trgt(17))(_sens(0)(1)(10)(32))(_dssslsensitivity 1))))
			)
		)
	)
	(_generate GEN_FSYNC_MODE_S2MM_FLUSH_NON_SOF 0 53706(_if 51)
		(_object
			(_sig(_int frame_sync_i -1 0 53708(_arch(_uni((i 2))))))
			(_sig(_int frame_sync_aligned -1 0 53709(_arch(_uni((i 2))))))
			(_sig(_int mask_fsync_out_i -1 0 53710(_arch(_uni((i 2))))))
			(_prcs
				(FSYNC_CROSSBAR(_arch 31 0 53716(_prcs(_simple)(_trgt(33))(_sens(8)(11)(13)(14)))))
				(line__53735(_arch 32 0 53735(_assignment(_alias((frame_sync)(frame_sync_i)))(_simpleassign BUF)(_trgt(15))(_sens(33)))))
				(FRAME_SYNC_MASK(_arch 33 0 53738(_prcs(_trgt(35))(_sens(0)(1)(3)(4)(5)(6)(35))(_dssslsensitivity 1))))
				(line__53757(_arch 34 0 53757(_assignment(_trgt(7))(_sens(2)(35)))))
				(REG_DELAY_FSYNC(_arch 35 0 53765(_prcs(_trgt(34))(_sens(0)(1)(33))(_dssslsensitivity 1))))
				(REG_FSYNC_OUT(_arch 36 0 53778(_prcs(_trgt(16))(_sens(0)(1)(2)(34)(35))(_dssslsensitivity 1))))
				(REG_PRMTRUPDT_OUT(_arch 37 0 53793(_prcs(_trgt(17))(_sens(0)(1)(10)(35))(_dssslsensitivity 1))))
			)
		)
	)
	(_generate GEN_FSYNC_MODE_S2MM_FLUSH_SOF 0 53812(_if 52)
		(_object
			(_sig(_int frame_sync_i -1 0 53814(_arch(_uni((i 2))))))
			(_sig(_int frame_sync_aligned -1 0 53815(_arch(_uni((i 2))))))
			(_sig(_int mask_fsync_out_i -1 0 53816(_arch(_uni((i 2))))))
			(_prcs
				(line__53822(_arch 38 0 53822(_assignment(_alias((frame_sync_i)(fsync)))(_simpleassign BUF)(_trgt(36))(_sens(11)))))
				(line__53824(_arch 39 0 53824(_assignment(_alias((frame_sync)(frame_sync_i)))(_simpleassign BUF)(_trgt(15))(_sens(36)))))
				(FRAME_SYNC_MASK(_arch 40 0 53827(_prcs(_trgt(38))(_sens(0)(1)(3)(4)(5)(6)(38))(_dssslsensitivity 1))))
				(line__53846(_arch 41 0 53846(_assignment(_trgt(7))(_sens(2)(38)))))
				(REG_DELAY_FSYNC(_arch 42 0 53854(_prcs(_trgt(37))(_sens(0)(1)(36))(_dssslsensitivity 1))))
				(REG_FSYNC_OUT(_arch 43 0 53867(_prcs(_trgt(16))(_sens(0)(1)(2)(37)(38))(_dssslsensitivity 1))))
				(REG_PRMTRUPDT_OUT(_arch 44 0 53882(_prcs(_trgt(17))(_sens(0)(1)(10)(38))(_dssslsensitivity 1))))
			)
		)
	)
	(_object
		(_type(_int ~INTEGER~range~0~to~1~12 0 53167(_scalar (_to i 0 i 1))))
		(_gen(_int C_USE_FSYNC 0 0 53167 \0\ (_ent gms((i 0)))))
		(_type(_int ~INTEGER~range~0~to~1~121 0 53172(_scalar (_to i 0 i 1))))
		(_gen(_int ENABLE_FLUSH_ON_MM2S_FSYNC 1 0 53172 \0\ (_ent gms((i 0)))))
		(_type(_int ~INTEGER~range~0~to~1~122 0 53173(_scalar (_to i 0 i 1))))
		(_gen(_int ENABLE_FLUSH_ON_S2MM_FSYNC 2 0 53173 \0\ (_ent gms((i 0)))))
		(_type(_int ~INTEGER~range~0~to~1~123 0 53174(_scalar (_to i 0 i 1))))
		(_gen(_int C_INCLUDE_S2MM 3 0 53174 \0\ (_ent gms((i 0)))))
		(_type(_int ~INTEGER~range~0~to~1~124 0 53175(_scalar (_to i 0 i 1))))
		(_gen(_int C_INCLUDE_MM2S 4 0 53175 \0\ (_ent gms((i 0)))))
		(_type(_int ~INTEGER~range~0~to~1~125 0 53177(_scalar (_to i 0 i 1))))
		(_gen(_int C_SOF_ENABLE 5 0 53177 \0\ (_ent gms((i 0)))))
		(_port(_int prmry_aclk -1 0 53184(_ent(_in)(_event))))
		(_port(_int prmry_resetn -1 0 53185(_ent(_in))))
		(_port(_int valid_video_prmtrs -1 0 53188(_ent(_in))))
		(_port(_int valid_frame_sync_cmb -1 0 53189(_ent(_in))))
		(_port(_int frmcnt_ioc -1 0 53190(_ent(_in))))
		(_port(_int dmacr_frmcnt_enbl -1 0 53191(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 53192(_array -1((_dto i 7 i 0)))))
		(_port(_int dmasr_frmcnt_status 6 0 53192(_ent(_in))))
		(_port(_int mask_fsync_out -1 0 53193(_ent(_out))))
		(_port(_int run_stop -1 0 53196(_ent(_in))))
		(_port(_int all_idle -1 0 53197(_ent(_in))))
		(_port(_int parameter_update -1 0 53198(_ent(_in))))
		(_port(_int fsync -1 0 53201(_ent(_in))))
		(_port(_int tuser_fsync -1 0 53202(_ent(_in))))
		(_port(_int othrchnl_fsync -1 0 53203(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 53204(_array -1((_dto i 1 i 0)))))
		(_port(_int fsync_src_select 7 0 53204(_ent(_in))))
		(_port(_int frame_sync -1 0 53207(_ent(_out))))
		(_port(_int frame_sync_out -1 0 53210(_ent(_out))))
		(_port(_int prmtr_update -1 0 53211(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 53235(_array -1((_dto i 7 i 0)))))
		(_cnst(_int FRAME_COUNT_ONE 8 0 53235(_arch gms(_code 53))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_misc))(unisim(VCOMPONENTS))(.(axi_vdma_pkg)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . implementation 54 -1)
)
V 000055 55 3730          1580965287526 implementation
(_unit VHDL(axi_vdma_vregister 0 54047(implementation 0 54092))
	(_version vde)
	(_time 1580965287527 2020.02.05 23:01:27)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_vdma_v6_3/hdl/axi_vdma_v6_3_rfs.vhd\))
	(_parameters tan)
	(_code aea1faf8f3f9f3bbf1f8b8f4fba8faa8afabf8a9a8)
	(_ent
		(_time 1580965287524)
	)
	(_generate GEN_START_ADDR_REG 0 54174(_for 8 )
		(_object
			(_cnst(_int i 8 0 54174(_arch)))
			(_prcs
				(REG_START_ADDR(_arch 4 0 54177(_prcs(_trgt(13(_object 2))(13(_object 2)))(_sens(0)(1)(8(_object 2)))(_dssslsensitivity 1)(_read(2)(8(_object 2))))))
			)
		)
	)
	(_object
		(_type(_int ~INTEGER~range~1~to~32~12 0 54049(_scalar (_to i 1 i 32))))
		(_gen(_int C_NUM_FSTORES 0 0 54049 \1\ (_ent gms((i 1)))))
		(_type(_int ~INTEGER~range~32~to~32~12 0 54052(_scalar (_to i 32 i 32))))
		(_gen(_int C_ADDR_WIDTH 1 0 54052 \32\ (_ent((i 32)))))
		(_port(_int prmry_aclk -1 0 54056(_ent(_in)(_event))))
		(_port(_int prmry_resetn -1 0 54057(_ent(_in))))
		(_port(_int video_reg_update -1 0 54060(_ent(_in))))
		(_port(_int dmasr_halt -1 0 54062(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{VSIZE_DWIDTH-1~downto~0}~12 0 54064(_array -1((_dto i 12 i 0)))))
		(_port(_int vsize_sg 2 0 54064(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{HSIZE_DWIDTH-1~downto~0}~12 0 54066(_array -1((_dto i 15 i 0)))))
		(_port(_int hsize_sg 3 0 54066(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{STRIDE_DWIDTH-1~downto~0}~12 0 54068(_array -1((_dto i 15 i 0)))))
		(_port(_int stride_sg 4 0 54068(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{FRMDLY_DWIDTH-1~downto~0}~12 0 54070(_array -1((_dto i 4 i 0)))))
		(_port(_int frmdly_sg 5 0 54070(_ent(_in))))
		(_type(_int ~STARTADDR_ARRAY_TYPE{0~to~C_NUM_FSTORES-1}~12 0 54072(_array -3((_to i 0 c 5)))))
		(_port(_int start_address_sg 6 0 54072(_ent(_in))))
		(_port(_int vsize_vid 2 0 54075(_ent(_out))))
		(_port(_int hsize_vid 3 0 54077(_ent(_out))))
		(_port(_int stride_vid 4 0 54079(_ent(_out))))
		(_port(_int frmdly_vid 5 0 54081(_ent(_out))))
		(_type(_int ~STARTADDR_ARRAY_TYPE{0~to~C_NUM_FSTORES-1}~122 0 54083(_array -3((_to i 0 c 6)))))
		(_port(_int start_address_vid 7 0 54083(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~C_NUM_FSTORES-1~13 0 54174(_scalar (_to i 0 c 7))))
		(_prcs
			(REG_VSIZE(_arch 0 0 54121(_prcs(_trgt(9))(_sens(0)(1)(4))(_dssslsensitivity 1)(_read(2)))))
			(REG_HSIZE(_arch 1 0 54134(_prcs(_trgt(10))(_sens(0)(1)(5))(_dssslsensitivity 1)(_read(2)))))
			(REG_STRIDE(_arch 2 0 54147(_prcs(_trgt(11))(_sens(0)(1)(6))(_dssslsensitivity 1)(_read(2)))))
			(REG_FRMDLY(_arch 3 0 54160(_prcs(_trgt(12))(_sens(0)(1)(3)(7))(_dssslsensitivity 1)(_read(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.VSIZE_DWIDTH(2 VSIZE_DWIDTH)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.HSIZE_DWIDTH(2 HSIZE_DWIDTH)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.STRIDE_DWIDTH(2 STRIDE_DWIDTH)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.FRMDLY_DWIDTH(2 FRMDLY_DWIDTH)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{BITS_PER_REG-1~downto~0}~15(2 ~STD_LOGIC_VECTOR{BITS_PER_REG-1~downto~0}~15)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.BITS_PER_REG(2 BITS_PER_REG)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(.(axi_vdma_pkg))(ieee(NUMERIC_STD))(ieee(std_logic_misc))(lib_pkg_v1_0_2(lib_pkg)))
	(_static
		(33686018 33686018 33686018 2)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . implementation 8 -1)
)
V 000055 55 3823          1580965287534 implementation
(_unit VHDL(axi_vdma_vregister_64 0 54338(implementation 0 54383))
	(_version vde)
	(_time 1580965287535 2020.02.05 23:01:27)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_vdma_v6_3/hdl/axi_vdma_v6_3_rfs.vhd\))
	(_parameters tan)
	(_code aea1faf8f3f9f3bbf1f8b8f4fba8faa8afabf8a9a8)
	(_ent
		(_time 1580965287532)
	)
	(_generate GEN_START_ADDR_REG 0 54465(_for 8 )
		(_object
			(_cnst(_int i 8 0 54465(_arch)))
			(_prcs
				(REG_START_ADDR(_arch 4 0 54468(_prcs(_trgt(13(_object 2))(13(_object 2)))(_sens(0)(1)(8(_object 2)))(_dssslsensitivity 1)(_read(2)(8(_object 2))))))
			)
		)
	)
	(_object
		(_type(_int ~INTEGER~range~1~to~32~12 0 54340(_scalar (_to i 1 i 32))))
		(_gen(_int C_NUM_FSTORES 0 0 54340 \1\ (_ent gms((i 1)))))
		(_type(_int ~INTEGER~range~32~to~64~12 0 54343(_scalar (_to i 32 i 64))))
		(_gen(_int C_ADDR_WIDTH 1 0 54343 \32\ (_ent((i 32)))))
		(_port(_int prmry_aclk -1 0 54347(_ent(_in)(_event))))
		(_port(_int prmry_resetn -1 0 54348(_ent(_in))))
		(_port(_int video_reg_update -1 0 54351(_ent(_in))))
		(_port(_int dmasr_halt -1 0 54353(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{VSIZE_DWIDTH-1~downto~0}~12 0 54355(_array -1((_dto i 12 i 0)))))
		(_port(_int vsize_sg 2 0 54355(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{HSIZE_DWIDTH-1~downto~0}~12 0 54357(_array -1((_dto i 15 i 0)))))
		(_port(_int hsize_sg 3 0 54357(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{STRIDE_DWIDTH-1~downto~0}~12 0 54359(_array -1((_dto i 15 i 0)))))
		(_port(_int stride_sg 4 0 54359(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{FRMDLY_DWIDTH-1~downto~0}~12 0 54361(_array -1((_dto i 4 i 0)))))
		(_port(_int frmdly_sg 5 0 54361(_ent(_in))))
		(_type(_int ~STARTADDR_ARRAY_TYPE_64{0~to~C_NUM_FSTORES-1}~12 0 54363(_array -3((_to i 0 c 5)))))
		(_port(_int start_address_sg 6 0 54363(_ent(_in))))
		(_port(_int vsize_vid 2 0 54366(_ent(_out))))
		(_port(_int hsize_vid 3 0 54368(_ent(_out))))
		(_port(_int stride_vid 4 0 54370(_ent(_out))))
		(_port(_int frmdly_vid 5 0 54372(_ent(_out))))
		(_type(_int ~STARTADDR_ARRAY_TYPE_64{0~to~C_NUM_FSTORES-1}~122 0 54374(_array -3((_to i 0 c 6)))))
		(_port(_int start_address_vid 7 0 54374(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~C_NUM_FSTORES-1~13 0 54465(_scalar (_to i 0 c 7))))
		(_prcs
			(REG_VSIZE(_arch 0 0 54412(_prcs(_trgt(9))(_sens(0)(1)(4))(_dssslsensitivity 1)(_read(2)))))
			(REG_HSIZE(_arch 1 0 54425(_prcs(_trgt(10))(_sens(0)(1)(5))(_dssslsensitivity 1)(_read(2)))))
			(REG_STRIDE(_arch 2 0 54438(_prcs(_trgt(11))(_sens(0)(1)(6))(_dssslsensitivity 1)(_read(2)))))
			(REG_FRMDLY(_arch 3 0 54451(_prcs(_trgt(12))(_sens(0)(1)(3)(7))(_dssslsensitivity 1)(_read(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.VSIZE_DWIDTH(2 VSIZE_DWIDTH)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.HSIZE_DWIDTH(2 HSIZE_DWIDTH)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.STRIDE_DWIDTH(2 STRIDE_DWIDTH)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.FRMDLY_DWIDTH(2 FRMDLY_DWIDTH)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{BITS_PER_REG_64-1~downto~0}~15(2 ~STD_LOGIC_VECTOR{BITS_PER_REG_64-1~downto~0}~15)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.BITS_PER_REG_64(2 BITS_PER_REG_64)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(.(axi_vdma_pkg))(ieee(NUMERIC_STD))(ieee(std_logic_misc))(lib_pkg_v1_0_2(lib_pkg)))
	(_static
		(33686018 33686018 33686018 2)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . implementation 8 -1)
)
V 000055 55 19307         1580965287552 implementation
(_unit VHDL(axi_vdma_sgregister 0 54633(implementation 0 54691))
	(_version vde)
	(_time 1580965287553 2020.02.05 23:01:27)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_vdma_v6_3/hdl/axi_vdma_v6_3_rfs.vhd\(\C:/Xilinx/Vivado/2019.2/data/vhdl/src/unisims/unisim_retarget_VCOMP.vhdp\ VHDL i)))
	(_parameters tan)
	(_code cdc29999919a90d89bc9cccdd997c8cbccc89bcacecbca)
	(_ent
		(_time 1580965287541)
	)
	(_comp
		(.unisim.VCOMPONENTS.RAM16X1S
			(_object
				(_gen(_int INIT -9 1 66343(_ent(_string \"0000000000000000"\))))
				(_gen(_int IS_WCLK_INVERTED -10 1 66343(_ent((i 0)))))
				(_port(_int O -11 1 66343(_ent (_out))))
				(_port(_int A0 -11 1 66343(_ent (_in))))
				(_port(_int A1 -11 1 66343(_ent (_in))))
				(_port(_int A2 -11 1 66343(_ent (_in))))
				(_port(_int A3 -11 1 66343(_ent (_in))))
				(_port(_int D -11 1 66343(_ent (_in))))
				(_port(_int WCLK -11 1 66343(_ent (_in))))
				(_port(_int WE -11 1 66343(_ent (_in))))
			)
		)
	)
	(_generate GEN_STRTADDR_CNTR 0 54818(_if 46)
		(_object
			(_prcs
				(REG_DESC_CNTR(_arch 4 0 54820(_prcs(_trgt(23))(_sens(0)(23)(1)(6)(7)(12(_range 47)))(_dssslsensitivity 1)(_read(12(_range 48))))))
			)
		)
	)
	(_generate GEN_NO_STRTADDR_CNTR 0 54844(_if 49)
		(_object
			(_prcs
				(line__54846(_arch 5 0 54846(_assignment(_trgt(23)))))
			)
		)
	)
	(_generate GEN_NO_RAM 0 54855(_if 50)
		(_generate GEN_FSTORE1 0 54858(_if 51)
			(_object
				(_prcs
					(REG_START_ADDR1_SG(_arch 6 0 54864(_prcs(_trgt(30))(_sens(0)(1)(17))(_dssslsensitivity 1)(_read(7)))))
					(REG_START_ADDR1(_arch 7 0 54879(_prcs(_trgt(28))(_sens(0)(30)(1))(_dssslsensitivity 1)(_read(4)))))
				)
			)
		)
		(_generate GEN_FSTORE2 0 54893(_if 52)
			(_object
				(_prcs
					(REG_START_ADDR1_SG(_arch 8 0 54899(_prcs(_trgt(30))(_sens(0)(1)(17))(_dssslsensitivity 1)(_read(23)(7)))))
					(REG_START_ADDR2_SG(_arch 9 0 54911(_prcs(_trgt(31))(_sens(0)(1)(17))(_dssslsensitivity 1)(_read(23)(7)))))
					(REG_START_ADDR1(_arch 10 0 54926(_prcs(_trgt(33))(_sens(0)(30)(1))(_dssslsensitivity 1)(_read(4)))))
					(REG_START_ADDR2(_arch 11 0 54938(_prcs(_trgt(34))(_sens(0)(31)(1))(_dssslsensitivity 1)(_read(4)))))
					(START_ADDRESS_MUX(_arch 12 0 54949(_prcs(_simple)(_trgt(28))(_sens(33)(34)(8)))))
				)
			)
		)
		(_generate GEN_FSTORE3 0 54964(_if 53)
			(_object
				(_prcs
					(REG_START_ADDR1_SG(_arch 13 0 54970(_prcs(_trgt(30))(_sens(0)(1)(17))(_dssslsensitivity 1)(_read(23)(7)))))
					(REG_START_ADDR2_SG(_arch 14 0 54982(_prcs(_trgt(31))(_sens(0)(1)(17))(_dssslsensitivity 1)(_read(23)(7)))))
					(REG_START_ADDR3_SG(_arch 15 0 54994(_prcs(_trgt(32))(_sens(0)(1)(17))(_dssslsensitivity 1)(_read(23)(7)))))
					(REG_START_ADDR1(_arch 16 0 55009(_prcs(_trgt(33))(_sens(0)(30)(1))(_dssslsensitivity 1)(_read(4)))))
					(REG_START_ADDR2(_arch 17 0 55021(_prcs(_trgt(34))(_sens(0)(31)(1))(_dssslsensitivity 1)(_read(4)))))
					(REG_START_ADDR3(_arch 18 0 55033(_prcs(_trgt(35))(_sens(0)(32)(1))(_dssslsensitivity 1)(_read(4)))))
					(START_ADDRESS_MUX(_arch 19 0 55044(_prcs(_simple)(_trgt(28))(_sens(33)(34)(35)(8)))))
				)
			)
		)
		(_object
			(_prcs
				(line__55061(_arch 20 0 55061(_assignment(_alias((update_complete)(ftch_complete)))(_simpleassign BUF)(_trgt(11))(_sens(9)))))
				(line__55062(_arch 21 0 55062(_assignment(_trgt(29))(_sens(28)))))
			)
		)
	)
	(_generate GEN_LUTRAM 0 55074(_if 54)
		(_generate GEN_ADDR_WIDTH_LESS_4 0 55092(_if 55)
			(_object
				(_cnst(_int ADDR_PAD_WIDTH -1 0 55093(_arch gms(_code 56))))
				(_type(_int ~NATURAL~range~ADDR_PAD_WIDTH-1~downto~0~13 0 55095(_scalar (_dto c 57 i 0))))
				(_type(_int ~STD_LOGIC_VECTOR{ADDR_PAD_WIDTH-1~downto~0}~13 0 55094(_array -3((_dto c 58 i 0)))))
				(_cnst(_int ADDRESS_PAD 27 0 55094(_arch((_others(i 2))))))
				(_prcs
					(line__55098(_arch 22 0 55098(_assignment(_trgt(40))(_sens(23)(41)(42)))))
				)
			)
		)
		(_generate GEN_ADDR_WIDTH_EQL_4 0 55104(_if 59)
			(_object
				(_prcs
					(line__55106(_arch 23 0 55106(_assignment(_trgt(40))(_sens(23)(41)(42)))))
				)
			)
		)
		(_generate GEN_BUFFER1 0 55112(_for 23 )
			(_inst LUT_RAM 0 55113(_comp .unisim.VCOMPONENTS.RAM16X1S)
				(_gen
					((INIT)(_string \"0000000000000000"\))
				)
				(_port
					((O)(start_address_sg(_object 13)))
					((A0)(addr(0)))
					((A1)(addr(1)))
					((A2)(addr(2)))
					((A3)(addr(3)))
					((D)(desc_strtaddress(_object 13)))
					((WCLK)(prmry_aclk))
					((WE)(desc_data_wren))
				)
				(_use(_ent unisim RAM16X1S)
					(_gen
						((INIT)(_string \"0000000000000000"\))
					)
				)
			)
			(_object
				(_cnst(_int i 23 0 55112(_arch)))
			)
		)
		(_generate GEN_BUFFER_PING 0 55198(_for 24 )
			(_inst LUT_RAM 0 55199(_comp .unisim.VCOMPONENTS.RAM16X1S)
				(_gen
					((INIT)(_string \"0000000000000000"\))
				)
				(_port
					((O)(start_address_ping(_object 14)))
					((A0)(copyram_addr_ping(0)))
					((A1)(copyram_addr_ping(1)))
					((A2)(copyram_addr_ping(2)))
					((A3)(copyram_addr_ping(3)))
					((D)(start_address_sg(_object 14)))
					((WCLK)(prmry_aclk))
					((WE)(copy_wren_ping))
				)
				(_use(_ent unisim RAM16X1S)
					(_gen
						((INIT)(_string \"0000000000000000"\))
					)
				)
			)
			(_object
				(_cnst(_int i 24 0 55198(_arch)))
			)
		)
		(_generate GEN_BUFFER_PONG 0 55219(_for 25 )
			(_inst LUT_RAM 0 55220(_comp .unisim.VCOMPONENTS.RAM16X1S)
				(_gen
					((INIT)(_string \"0000000000000000"\))
				)
				(_port
					((O)(start_address_pong(_object 15)))
					((A0)(copyram_addr_pong(0)))
					((A1)(copyram_addr_pong(1)))
					((A2)(copyram_addr_pong(2)))
					((A3)(copyram_addr_pong(3)))
					((D)(start_address_sg(_object 15)))
					((WCLK)(prmry_aclk))
					((WE)(copy_wren_pong))
				)
				(_use(_ent unisim RAM16X1S)
					(_gen
						((INIT)(_string \"0000000000000000"\))
					)
				)
			)
			(_object
				(_cnst(_int i 25 0 55219(_arch)))
			)
		)
		(_object
			(_type(_int ~NATURAL~range~3~downto~0~13 0 55075(_scalar (_dto i 3 i 0))))
			(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 55075(_array -3((_dto i 3 i 0)))))
			(_cnst(_int ZERO_ADDR 20 0 55075(_arch((_others(i 2))))))
			(_type(_int ~NATURAL~range~3~downto~0~138 0 55077(_scalar (_dto i 3 i 0))))
			(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~139 0 55077(_array -3((_dto i 3 i 0)))))
			(_sig(_int addr 22 0 55077(_arch(_uni((_others(i 2)))))))
			(_sig(_int copy_addr 22 0 55078(_arch(_uni((_others(i 2)))))))
			(_sig(_int copy_wren -3 0 55079(_arch(_uni((i 2))))))
			(_sig(_int copy_wren_ping -3 0 55082(_arch(_uni((i 2))))))
			(_sig(_int copy_wren_pong -3 0 55083(_arch(_uni((i 2))))))
			(_sig(_int copyram_addr_ping 22 0 55085(_arch(_uni((_others(i 2)))))))
			(_sig(_int copyram_addr_pong 22 0 55086(_arch(_uni((_others(i 2)))))))
			(_type(_int ~INTEGER~range~C_ADDR_WIDTH-1~downto~0~13 0 55112(_scalar (_dto c 60 i 0))))
			(_type(_int ~INTEGER~range~C_ADDR_WIDTH-1~downto~0~1312 0 55198(_scalar (_dto c 61 i 0))))
			(_type(_int ~INTEGER~range~C_ADDR_WIDTH-1~downto~0~1313 0 55219(_scalar (_dto c 62 i 0))))
			(_prcs
				(COPY_COUNTER(_arch 24 0 55136(_prcs(_simple)(_trgt(36)(41)(42))(_sens(0))(_read(41)(42)(1)(5)(9)(10)))))
				(line__55165(_arch 25 0 55165(_assignment(_alias((update_complete)(update_complete_i)))(_simpleassign BUF)(_trgt(11))(_sens(36)))))
				(line__55168(_arch 26 0 55168(_assignment(_trgt(43))(_sens(36)(37)(42)(3)))))
				(line__55172(_arch 27 0 55172(_assignment(_trgt(45))(_sens(36)(37)(41)(3)(8(d_3_0))))))
				(line__55176(_arch 28 0 55176(_assignment(_trgt(44))(_sens(36)(37)(42)(3)))))
				(line__55180(_arch 29 0 55180(_assignment(_trgt(46))(_sens(36)(37)(41)(3)(8(d_3_0))))))
				(PING_PONG_PROCESS(_arch 30 0 55186(_prcs(_simple)(_trgt(37))(_sens(0))(_read(36)(37)(1)(3)(4)(5)))))
				(line__55240(_arch 31 0 55240(_assignment(_trgt(29))(_sens(37)(38)(39)))))
			)
		)
	)
	(_generate GEN_BRAM 0 55251(_if 63)
		(_inst GEN_BUFFER1 0 55275(_ent . axi_vdma_blkmem)
			(_gen
				((C_DATA_WIDTH)(_code 64))
				((C_ADDR_WIDTH)(_code 65))
				((C_SELECT_XPM)(_code 66))
				((C_FAMILY)(_code 67))
			)
			(_port
				((Clk)(prmry_aclk))
				((Rst)(prmry_resetn))
				((Wr_Enable)(desc_data_wren))
				((Wr_Req)(desc_data_wren))
				((Wr_Address)(strt_addr_count))
				((Wr_Data)(desc_strtaddress))
				((Rd_Enable)(_code 68))
				((Rd_Address)(copy_addr))
				((Rd_Data)(start_address_sg))
			)
		)
		(_inst GEN_BUFFER_PING 0 55384(_ent . axi_vdma_blkmem)
			(_gen
				((C_DATA_WIDTH)(_code 69))
				((C_ADDR_WIDTH)(_code 70))
				((C_SELECT_XPM)(_code 71))
				((C_FAMILY)(_code 72))
			)
			(_port
				((Clk)(prmry_aclk))
				((Rst)(prmry_resetn))
				((Wr_Enable)(copy_wren_ping))
				((Wr_Req)(copy_wren_ping))
				((Wr_Address)(copyram_addr_ping))
				((Wr_Data)(start_address_sg))
				((Rd_Enable)(_code 73))
				((Rd_Address)(frame_number(_range 74)))
				((Rd_Data)(start_address_ping))
			)
		)
		(_inst GEN_BUFFER_PONG 0 55407(_ent . axi_vdma_blkmem)
			(_gen
				((C_DATA_WIDTH)(_code 75))
				((C_ADDR_WIDTH)(_code 76))
				((C_SELECT_XPM)(_code 77))
				((C_FAMILY)(_code 78))
			)
			(_port
				((Clk)(prmry_aclk))
				((Rst)(prmry_resetn))
				((Wr_Enable)(copy_wren_pong))
				((Wr_Req)(copy_wren_pong))
				((Wr_Address)(copyram_addr_pong))
				((Wr_Data)(start_address_sg))
				((Rd_Enable)(_code 79))
				((Rd_Address)(frame_number(_range 80)))
				((Rd_Data)(start_address_pong))
			)
		)
		(_object
			(_cnst(_int READ_ENABLED -3 0 55252(_arch((i 3)))))
			(_type(_int ~NATURAL~range~STRT_ADDR_CNT_WIDTH-1~downto~0~1314 0 55253(_scalar (_dto c 81 i 0))))
			(_type(_int ~STD_LOGIC_VECTOR{STRT_ADDR_CNT_WIDTH-1~downto~0}~1315 0 55253(_array -3((_dto c 82 i 0)))))
			(_cnst(_int ZERO_ADDR 29 0 55253(_arch((_others(i 2))))))
			(_type(_int ~NATURAL~range~STRT_ADDR_CNT_WIDTH-1~downto~0~1316 0 55256(_scalar (_dto c 83 i 0))))
			(_type(_int ~STD_LOGIC_VECTOR{STRT_ADDR_CNT_WIDTH-1~downto~0}~1317 0 55256(_array -3((_dto c 84 i 0)))))
			(_sig(_int copy_addr 31 0 55256(_arch(_uni((_others(i 3)))))))
			(_sig(_int copy_wren -3 0 55257(_arch(_uni((i 2))))))
			(_sig(_int copy_wren_ping -3 0 55260(_arch(_uni((i 2))))))
			(_sig(_int copy_wren_pong -3 0 55261(_arch(_uni((i 2))))))
			(_sig(_int copyram_addr_ping 31 0 55263(_arch(_uni((_others(i 2)))))))
			(_sig(_int copyram_addr_pong 31 0 55264(_arch(_uni((_others(i 2)))))))
			(_sig(_int copy_wren_ping_p -3 0 55267(_arch(_uni((i 2))))))
			(_sig(_int copy_wren_pong_p -3 0 55268(_arch(_uni((i 2))))))
			(_sig(_int copyram_addr_ping_p 31 0 55270(_arch(_uni((_others(i 2)))))))
			(_sig(_int copyram_addr_pong_p 31 0 55271(_arch(_uni((_others(i 2)))))))
			(_prcs
				(COPY_COUNTER(_arch 32 0 55303(_prcs(_simple)(_trgt(36)(47)(48))(_sens(0))(_read(47)(48)(1)(5)(9)(10)))))
				(line__55332(_arch 33 0 55332(_assignment(_alias((update_complete)(update_complete_i)))(_simpleassign BUF)(_trgt(11))(_sens(36)))))
				(line__55335(_arch 34 0 55335(_assignment(_trgt(53))(_sens(36)(37)(48)(3)))))
				(line__55339(_arch 35 0 55339(_assignment(_trgt(55))(_sens(36)(37)(47)(3)(8(_range 85)))(_read(8(_range 86))))))
				(line__55343(_arch 36 0 55343(_assignment(_trgt(54))(_sens(36)(37)(48)(3)))))
				(line__55347(_arch 37 0 55347(_assignment(_trgt(56))(_sens(36)(37)(47)(3)(8(_range 87)))(_read(8(_range 88))))))
				(DELAY_PING_PONG(_arch 38 0 55354(_prcs(_trgt(49)(50)(51)(52))(_sens(0)(53)(54)(55)(56)(1))(_dssslsensitivity 1))))
				(PING_PONG_PROCESS(_arch 39 0 55373(_prcs(_simple)(_trgt(37))(_sens(0))(_read(36)(37)(1)(3)(4)(5)))))
				(line__55432(_arch 40 0 55432(_assignment(_trgt(29))(_sens(37)(38)(39)))))
			)
		)
	)
	(_object
		(_type(_int ~INTEGER~range~1~to~32~12 0 54635(_scalar (_to i 1 i 32))))
		(_gen(_int C_NUM_FSTORES 0 0 54635 \1\ (_ent gms((i 1)))))
		(_type(_int ~INTEGER~range~32~to~32~12 0 54638(_scalar (_to i 32 i 32))))
		(_gen(_int C_ADDR_WIDTH 1 0 54638 \32\ (_ent gms((i 32)))))
		(_gen(_int C_SELECT_XPM -1 0 54640 \1\ (_ent((i 1)))))
		(_type(_int ~STRING~12 0 54641(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int C_FAMILY 2 0 54641(_ent(_string \"virtex7"\))))
		(_port(_int prmry_aclk -3 0 54644(_ent(_in)(_event))))
		(_port(_int prmry_resetn -3 0 54645(_ent(_in))))
		(_port(_int video_parameter_updt -3 0 54648(_ent(_in))))
		(_port(_int video_parameter_valid -3 0 54649(_ent(_in))))
		(_port(_int video_reg_update -3 0 54650(_ent(_in))))
		(_port(_int dmasr_halt -3 0 54651(_ent(_in))))
		(_port(_int strt_addr_clr -3 0 54652(_ent(_in))))
		(_port(_int desc_data_wren -3 0 54653(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{FRAME_NUMBER_WIDTH-1~downto~0}~12 0 54654(_array -3((_dto i 4 i 0)))))
		(_port(_int frame_number 3 0 54654(_ent(_in))))
		(_port(_int ftch_complete -3 0 54656(_ent(_in))))
		(_port(_int ftch_complete_clr -3 0 54657(_ent(_in))))
		(_port(_int update_complete -3 0 54658(_ent(_out))))
		(_port(_int num_fstore_minus1 3 0 54659(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{VSIZE_DWIDTH-1~downto~0}~12 0 54663(_array -3((_dto i 12 i 0)))))
		(_port(_int desc_vsize 4 0 54663(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{HSIZE_DWIDTH-1~downto~0}~12 0 54665(_array -3((_dto i 15 i 0)))))
		(_port(_int desc_hsize 5 0 54665(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{STRIDE_DWIDTH-1~downto~0}~12 0 54667(_array -3((_dto i 15 i 0)))))
		(_port(_int desc_stride 6 0 54667(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{FRMDLY_DWIDTH-1~downto~0}~12 0 54669(_array -3((_dto i 4 i 0)))))
		(_port(_int desc_frmdly 7 0 54669(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_ADDR_WIDTH-1~downto~0}~12 0 54671(_array -3((_dto c 89 i 0)))))
		(_port(_int desc_strtaddress 8 0 54671(_ent(_in))))
		(_port(_int crnt_vsize 4 0 54675(_ent(_out))))
		(_port(_int crnt_hsize 5 0 54677(_ent(_out))))
		(_port(_int crnt_stride 6 0 54679(_ent(_out))))
		(_port(_int crnt_frmdly 7 0 54681(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_ADDR_WIDTH-1~downto~0}~122 0 54683(_array -3((_dto c 90 i 0)))))
		(_port(_int crnt_start_address 9 0 54683(_ent(_out))))
		(_cnst(_int STRT_ADDR_CNT_WIDTH -1 0 54704(_arch gms(_code 91))))
		(_cnst(_int USE_LUTRAM -5 0 54710(_arch((i 0)))))
		(_cnst(_int USE_BRAM -5 0 54711(_arch((i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{STRT_ADDR_CNT_WIDTH-1~downto~0}~13 0 54713(_array -3((_dto c 92 i 0)))))
		(_cnst(_int ADDRESS_1 10 0 54713(_arch((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{STRT_ADDR_CNT_WIDTH-1~downto~0}~132 0 54715(_array -3((_dto c 93 i 0)))))
		(_cnst(_int ADDRESS_2 11 0 54715(_arch gms(_code 94))))
		(_type(_int ~STD_LOGIC_VECTOR{STRT_ADDR_CNT_WIDTH-1~downto~0}~134 0 54717(_array -3((_dto c 95 i 0)))))
		(_cnst(_int ADDRESS_3 12 0 54717(_arch gms(_code 96))))
		(_type(_int ~STD_LOGIC_VECTOR{STRT_ADDR_CNT_WIDTH-1~downto~0}~136 0 54724(_array -3((_dto c 97 i 0)))))
		(_sig(_int strt_addr_count 13 0 54724(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{VSIZE_DWIDTH-1~downto~0}~13 0 54729(_array -3((_dto i 12 i 0)))))
		(_sig(_int vsize_sg 14 0 54729(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{HSIZE_DWIDTH-1~downto~0}~13 0 54730(_array -3((_dto i 15 i 0)))))
		(_sig(_int hsize_sg 15 0 54730(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{STRIDE_DWIDTH-1~downto~0}~13 0 54731(_array -3((_dto i 15 i 0)))))
		(_sig(_int stride_sg 16 0 54731(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{FRMDLY_DWIDTH-1~downto~0}~13 0 54732(_array -3((_dto i 4 i 0)))))
		(_sig(_int frmdly_sg 17 0 54732(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_ADDR_WIDTH-1~downto~0}~13 0 54733(_array -3((_dto c 98 i 0)))))
		(_sig(_int start_address_sg 18 0 54733(_arch(_uni((_others(i 2)))))))
		(_sig(_int start_address_out 18 0 54734(_arch(_uni((_others(i 2)))))))
		(_sig(_int start_address1_sg 18 0 54736(_arch(_uni((_others(i 2)))))))
		(_sig(_int start_address2_sg 18 0 54737(_arch(_uni((_others(i 2)))))))
		(_sig(_int start_address3_sg 18 0 54738(_arch(_uni((_others(i 2)))))))
		(_sig(_int start_address_addr1 18 0 54740(_arch(_uni((_others(i 2)))))))
		(_sig(_int start_address_addr2 18 0 54741(_arch(_uni((_others(i 2)))))))
		(_sig(_int start_address_addr3 18 0 54742(_arch(_uni((_others(i 2)))))))
		(_sig(_int update_complete_i -3 0 54745(_arch(_uni((i 2))))))
		(_sig(_int ping_pong -3 0 54746(_arch(_uni((i 2))))))
		(_sig(_int start_address_pong 18 0 54747(_arch(_uni((_others(i 2)))))))
		(_sig(_int start_address_ping 18 0 54748(_arch(_uni((_others(i 2)))))))
		(_prcs
			(REG_VSIZE(_arch 0 0 54760(_prcs(_trgt(24))(_sens(0)(1)(13))(_dssslsensitivity 1)(_read(2)(7)))))
			(REG_HSIZE(_arch 1 0 54773(_prcs(_trgt(25))(_sens(0)(1)(14))(_dssslsensitivity 1)(_read(2)(7)))))
			(REG_STRIDE(_arch 2 0 54786(_prcs(_trgt(26))(_sens(0)(1)(15))(_dssslsensitivity 1)(_read(2)(7)))))
			(REG_FRMDLY(_arch 3 0 54799(_prcs(_trgt(27))(_sens(0)(1)(5)(16))(_dssslsensitivity 1)(_read(2)(7)))))
			(REG_VSIZE_OUT(_arch 41 0 55443(_prcs(_trgt(18))(_sens(0)(24)(1))(_dssslsensitivity 1)(_read(4)))))
			(REG_HSIZE_OUT(_arch 42 0 55456(_prcs(_trgt(19))(_sens(0)(25)(1))(_dssslsensitivity 1)(_read(4)))))
			(REG_STRIDE_OUT(_arch 43 0 55469(_prcs(_trgt(20))(_sens(0)(26)(1))(_dssslsensitivity 1)(_read(4)))))
			(REG_FRMDLY_OUT(_arch 44 0 55482(_prcs(_trgt(21))(_sens(0)(27)(1)(5))(_dssslsensitivity 1)(_read(4)))))
			(REG_ADDR_OUT(_arch 45 0 55495(_prcs(_trgt(22))(_sens(0)(29)(1))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_ext clog2(5 3))
			(_ext max2(5 0))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.FRAME_NUMBER_WIDTH(2 FRAME_NUMBER_WIDTH)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.VSIZE_DWIDTH(2 VSIZE_DWIDTH)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.HSIZE_DWIDTH(2 HSIZE_DWIDTH)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.STRIDE_DWIDTH(2 STRIDE_DWIDTH)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.FRMDLY_DWIDTH(2 FRMDLY_DWIDTH)))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
		(_type(_ext ~extunisim.VCOMPONENTS.~BIT_VECTOR{15~downto~0}~157262(4 ~BIT_VECTOR{15~downto~0}~157262)))
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(axi_vdma_pkg))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS))(lib_pkg_v1_0_2(lib_pkg))(ieee(std_logic_misc)))
	(_static
		(33686018 33686018 33686018 2)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 3)
		(50529027)
		(33686018)
		(50529027)
		(33686018 33686018 33686018 2)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . implementation 99 -1)
)
V 000055 55 2228          1580965287919 implementation
(_unit VHDL(axi_vdma_vaddrreg_mux 0 55652(implementation 0 55683))
	(_version vde)
	(_time 1580965287920 2020.02.05 23:01:27)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_vdma_v6_3/hdl/axi_vdma_v6_3_rfs.vhd\))
	(_parameters tan)
	(_code 34633530386369216761226e613260323531623332)
	(_ent
		(_time 1580965287917)
	)
	(_object
		(_type(_int ~INTEGER~range~1~to~32~12 0 55654(_scalar (_to i 1 i 32))))
		(_gen(_int C_NUM_FSTORES 0 0 55654 \1\ (_ent gms((i 1)))))
		(_type(_int ~INTEGER~range~32~to~32~12 0 55657(_scalar (_to i 32 i 32))))
		(_gen(_int C_ADDR_WIDTH 1 0 55657 \32\ (_ent gms((i 32)))))
		(_port(_int prmry_aclk -1 0 55662(_ent(_in))))
		(_port(_int prmry_resetn -1 0 55663(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{FRAME_NUMBER_WIDTH-1~downto~0}~12 0 55667(_array -1((_dto i 4 i 0)))))
		(_port(_int frame_number 2 0 55667(_ent(_in))))
		(_type(_int ~STARTADDR_ARRAY_TYPE{0~to~C_NUM_FSTORES-1}~12 0 55671(_array -3((_to i 0 c 3)))))
		(_port(_int start_address_vid 3 0 55671(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_ADDR_WIDTH-1~downto~0}~12 0 55674(_array -1((_dto c 4 i 0)))))
		(_port(_int crnt_start_address 4 0 55674(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_ADDR_WIDTH-1~downto~0}~13 0 55702(_array -1((_dto c 5 i 0)))))
		(_sig(_int crnt_start_address_i 5 0 55702(_arch(_uni((_others(i 2)))))))
		(_sig(_int frame_number_index -2 0 55706(_arch(_uni((i 0))))))
		(_prcs
			(line__55712(_arch 0 0 55712(_assignment(_trgt(6))(_sens(2))(_mon))))
			(line__55714(_arch 1 0 55714(_assignment(_trgt(5))(_sens(6)(3)))))
			(line__55732(_arch 2 0 55732(_assignment(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.FRAME_NUMBER_WIDTH(2 FRAME_NUMBER_WIDTH)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{BITS_PER_REG-1~downto~0}~15(2 ~STD_LOGIC_VECTOR{BITS_PER_REG-1~downto~0}~15)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(.(axi_vdma_pkg))(ieee(NUMERIC_STD))(ieee(std_logic_misc))(unisim(VCOMPONENTS)))
	(_model . implementation 6 -1)
)
V 000055 55 2240          1580965287928 implementation
(_unit VHDL(axi_vdma_vaddrreg_mux_64 0 55881(implementation 0 55912))
	(_version vde)
	(_time 1580965287929 2020.02.05 23:01:27)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_vdma_v6_3/hdl/axi_vdma_v6_3_rfs.vhd\))
	(_parameters tan)
	(_code 44134547481319511711521e114210424541124342)
	(_ent
		(_time 1580965287926)
	)
	(_object
		(_type(_int ~INTEGER~range~1~to~32~12 0 55883(_scalar (_to i 1 i 32))))
		(_gen(_int C_NUM_FSTORES 0 0 55883 \1\ (_ent gms((i 1)))))
		(_type(_int ~INTEGER~range~32~to~64~12 0 55886(_scalar (_to i 32 i 64))))
		(_gen(_int C_ADDR_WIDTH 1 0 55886 \32\ (_ent gms((i 32)))))
		(_port(_int prmry_aclk -1 0 55891(_ent(_in))))
		(_port(_int prmry_resetn -1 0 55892(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{FRAME_NUMBER_WIDTH-1~downto~0}~12 0 55896(_array -1((_dto i 4 i 0)))))
		(_port(_int frame_number 2 0 55896(_ent(_in))))
		(_type(_int ~STARTADDR_ARRAY_TYPE_64{0~to~C_NUM_FSTORES-1}~12 0 55900(_array -3((_to i 0 c 3)))))
		(_port(_int start_address_vid 3 0 55900(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_ADDR_WIDTH-1~downto~0}~12 0 55903(_array -1((_dto c 4 i 0)))))
		(_port(_int crnt_start_address 4 0 55903(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_ADDR_WIDTH-1~downto~0}~13 0 55931(_array -1((_dto c 5 i 0)))))
		(_sig(_int crnt_start_address_i 5 0 55931(_arch(_uni((_others(i 2)))))))
		(_sig(_int frame_number_index -2 0 55935(_arch(_uni((i 0))))))
		(_prcs
			(line__55941(_arch 0 0 55941(_assignment(_trgt(6))(_sens(2))(_mon))))
			(line__55943(_arch 1 0 55943(_assignment(_trgt(5))(_sens(6)(3)))))
			(line__55961(_arch 2 0 55961(_assignment(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.FRAME_NUMBER_WIDTH(2 FRAME_NUMBER_WIDTH)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{BITS_PER_REG_64-1~downto~0}~15(2 ~STD_LOGIC_VECTOR{BITS_PER_REG_64-1~downto~0}~15)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(.(axi_vdma_pkg))(ieee(NUMERIC_STD))(ieee(std_logic_misc))(unisim(VCOMPONENTS)))
	(_model . implementation 6 -1)
)
V 000055 55 11141         1580965287937 implementation
(_unit VHDL(axi_vdma_vidreg_module 0 56111(implementation 0 56206))
	(_version vde)
	(_time 1580965287938 2020.02.05 23:01:27)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_vdma_v6_3/hdl/axi_vdma_v6_3_rfs.vhd\))
	(_parameters tan)
	(_code 441345474813195112414347501e41424541124342424d)
	(_ent
		(_time 1580965287934)
	)
	(_generate GEN_SG_REGISTER 0 56252(_if 25)
		(_inst SG_ADDREG_I 0 56291(_ent . axi_vdma_sgregister)
			(_gen
				((C_NUM_FSTORES)(_code 26))
				((C_ADDR_WIDTH)(_code 27))
				((C_SELECT_XPM)(_code 28))
				((C_FAMILY)(_code 29))
			)
			(_port
				((prmry_aclk)(prmry_aclk))
				((prmry_resetn)(prmry_resetn))
				((video_parameter_updt)(video_parameter_updt))
				((video_parameter_valid)(video_prmtrs_valid_i))
				((video_reg_update)(video_reg_update))
				((dmasr_halt)(dmasr_halt))
				((strt_addr_clr)(run_stop_re))
				((desc_data_wren)(desc_data_wren))
				((frame_number)(frame_number))
				((ftch_complete)(ftch_complete))
				((ftch_complete_clr)(ftch_complete_clr_i))
				((update_complete)(update_complete))
				((num_fstore_minus1)(num_fstore_minus1))
				((desc_vsize)(desc_vsize))
				((desc_hsize)(desc_hsize))
				((desc_stride)(desc_stride))
				((desc_frmdly)(desc_frmdly))
				((desc_strtaddress)(desc_strtaddress))
				((crnt_vsize)(crnt_vsize))
				((crnt_hsize)(crnt_hsize))
				((crnt_stride)(crnt_stride))
				((crnt_frmdly)(crnt_frmdly))
				((crnt_start_address)(crnt_start_address))
			)
		)
		(_object
			(_prcs
				(REG_UPDATE_VIDEO_PRMTRS(_arch 0 0 56258(_prcs(_trgt(30))(_sens(0)(33)(1)(3)(4)(5)(19))(_dssslsensitivity 1))))
				(REG_RUN_STOP(_arch 1 0 56277(_prcs(_trgt(34))(_sens(0)(1)(2))(_dssslsensitivity 1))))
				(line__56288(_arch 2 0 56288(_assignment(_trgt(33))(_sens(34)(2)))))
				(line__56335(_arch 3 0 56335(_assignment(_trgt(36))(_sens(31)(37)(8)))))
				(line__56342(_arch 4 0 56342(_assignment(_alias((prmtr_update_complete)(update_complete)))(_simpleassign BUF)(_trgt(13))(_sens(37)))))
				(REG_VIDPRMTR_VALID(_arch 5 0 56345(_prcs(_trgt(31)(32))(_sens(0)(31)(37)(1)(3)(8))(_dssslsensitivity 1))))
				(line__56367(_arch 6 0 56367(_assignment(_alias((parameter_update)(ftch_complete_clr_i)))(_simpleassign BUF)(_trgt(11))(_sens(32)))))
				(line__56370(_arch 7 0 56370(_assignment(_alias((ftch_complete_clr)(ftch_complete_clr_i)))(_simpleassign BUF)(_trgt(10))(_sens(32)))))
				(line__56374(_arch 8 0 56374(_assignment(_alias((video_prmtrs_valid)(video_prmtrs_valid_i)))(_simpleassign BUF)(_trgt(12))(_sens(31)))))
			)
		)
	)
	(_generate GEN_REGISTER_DIRECT 0 56380(_if 30)
		(_generate GEN_REGDIRECT_DRES 0 56383(_if 31)
			(_inst VIDREGISTER_I 0 56479(_ent . axi_vdma_vregister)
				(_gen
					((C_NUM_FSTORES)(_code 32))
					((C_ADDR_WIDTH)(_code 33))
				)
				(_port
					((prmry_aclk)(prmry_aclk))
					((prmry_resetn)(prmry_resetn))
					((video_reg_update)(video_reg_update))
					((dmasr_halt)(dmasr_halt))
					((vsize_sg)(reg_module_vsize))
					((hsize_sg)(reg_module_hsize))
					((stride_sg)(reg_module_stride))
					((frmdly_sg)(reg_module_frmdly))
					((start_address_sg)(reg_module_strt_addr))
					((vsize_vid)(crnt_vsize))
					((hsize_vid)(crnt_hsize))
					((stride_vid)(crnt_stride))
					((frmdly_vid)(crnt_frmdly))
					((start_address_vid)(start_address_vid))
				)
			)
			(_inst VIDADDR_MUX_I 0 56520(_ent . axi_vdma_vaddrreg_mux)
				(_gen
					((C_NUM_FSTORES)(_code 34))
					((C_ADDR_WIDTH)(_code 35))
				)
				(_port
					((prmry_aclk)(prmry_aclk))
					((prmry_resetn)(prmry_resetn))
					((frame_number)(frame_number))
					((start_address_vid)(start_address_vid))
					((crnt_start_address)(crnt_start_address))
				)
			)
			(_object
				(_prcs
					(line__56387(_arch 9 0 56387(_assignment(_alias((ftch_complete_clr)(_string \"0"\)))(_trgt(10)))))
					(REG_PRE_VIDREG_UPDT(_arch 10 0 56422(_prcs(_trgt(35))(_sens(0)(35)(1)(3)(8)(9))(_dssslsensitivity 1))))
					(line__56442(_arch 11 0 56442(_assignment(_trgt(36))(_sens(31)(35)(8)))))
					(line__56449(_arch 12 0 56449(_assignment(_alias((prmtr_update_complete)(video_reg_updated)))(_simpleassign BUF)(_trgt(13))(_sens(35)))))
					(REG_VIDPRMTR_VALID(_arch 13 0 56452(_prcs(_trgt(31)(11))(_sens(0)(31)(35)(1)(3)(8))(_dssslsensitivity 1))))
					(line__56475(_arch 14 0 56475(_assignment(_alias((video_prmtrs_valid)(video_prmtrs_valid_i)))(_simpleassign BUF)(_trgt(12))(_sens(31)))))
				)
			)
		)
		(_generate GEN_REGDIRECT_NO_DRES 0 56538(_if 36)
			(_generate GEN_START_ADDR_REG 0 56603(_for 14 )
				(_object
					(_cnst(_int i 14 0 56603(_arch)))
					(_prcs
						(line__56606(_arch 24 0 56606(_assignment(_trgt(38(_object 6)))(_sens(18(_object 6)))(_read(18(_object 6))))))
					)
				)
			)
			(_inst VIDADDR_MUX_I 0 56611(_ent . axi_vdma_vaddrreg_mux)
				(_gen
					((C_NUM_FSTORES)(_code 37))
					((C_ADDR_WIDTH)(_code 38))
				)
				(_port
					((prmry_aclk)(prmry_aclk))
					((prmry_resetn)(prmry_resetn))
					((frame_number)(frame_number))
					((start_address_vid)(start_address_vid))
					((crnt_start_address)(crnt_start_address))
				)
			)
			(_object
				(_type(_int ~INTEGER~range~0~to~C_NUM_FSTORES-1~13 0 56603(_scalar (_to i 0 c 39))))
				(_prcs
					(line__56542(_arch 15 0 56542(_assignment(_alias((ftch_complete_clr)(_string \"0"\)))(_trgt(10)))))
					(REG_PRE_VIDREG_UPDT(_arch 16 0 56546(_prcs(_trgt(35))(_sens(0)(35)(1)(3)(8)(9))(_dssslsensitivity 1))))
					(line__56567(_arch 17 0 56567(_assignment(_alias((prmtr_update_complete)(video_reg_updated)))(_simpleassign BUF)(_trgt(13))(_sens(35)))))
					(REG_VIDPRMTR_VALID(_arch 18 0 56570(_prcs(_trgt(31)(11))(_sens(0)(31)(35)(1)(3)(8))(_dssslsensitivity 1))))
					(line__56593(_arch 19 0 56593(_assignment(_alias((video_prmtrs_valid)(video_prmtrs_valid_i)))(_simpleassign BUF)(_trgt(12))(_sens(31)))))
					(line__56597(_arch 20 0 56597(_assignment(_alias((crnt_vsize)(reg_module_vsize)))(_trgt(25))(_sens(14)))))
					(line__56598(_arch 21 0 56598(_assignment(_alias((crnt_hsize)(reg_module_hsize)))(_trgt(26))(_sens(15)))))
					(line__56599(_arch 22 0 56599(_assignment(_alias((crnt_stride)(reg_module_stride)))(_trgt(27))(_sens(16)))))
					(line__56600(_arch 23 0 56600(_assignment(_alias((crnt_frmdly)(reg_module_frmdly)))(_trgt(28))(_sens(17)))))
				)
			)
		)
	)
	(_object
		(_type(_int ~INTEGER~range~0~to~1~12 0 56113(_scalar (_to i 0 i 1))))
		(_gen(_int C_INCLUDE_SG 0 0 56113 \1\ (_ent gms((i 1)))))
		(_type(_int ~INTEGER~range~1~to~32~12 0 56118(_scalar (_to i 1 i 32))))
		(_gen(_int C_NUM_FSTORES 1 0 56118 \1\ (_ent gms((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~121 0 56122(_scalar (_to i 0 i 1))))
		(_gen(_int C_DYNAMIC_RESOLUTION 2 0 56122 \1\ (_ent gms((i 1)))))
		(_type(_int ~INTEGER~range~32~to~32~12 0 56131(_scalar (_to i 32 i 32))))
		(_gen(_int C_ADDR_WIDTH 3 0 56131 \32\ (_ent gms((i 32)))))
		(_gen(_int C_SELECT_XPM -1 0 56134 \1\ (_ent((i 1)))))
		(_type(_int ~STRING~12 0 56135(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int C_FAMILY 4 0 56135(_ent(_string \"virtex7"\))))
		(_port(_int prmry_aclk -3 0 56141(_ent(_in)(_event))))
		(_port(_int prmry_resetn -3 0 56142(_ent(_in))))
		(_port(_int run_stop -3 0 56146(_ent(_in))))
		(_port(_int dmasr_halt -3 0 56147(_ent(_in))))
		(_port(_int ftch_idle -3 0 56148(_ent(_in))))
		(_port(_int tailpntr_updated -3 0 56149(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{FRAME_NUMBER_WIDTH-1~downto~0}~12 0 56150(_array -3((_dto i 4 i 0)))))
		(_port(_int frame_number 5 0 56150(_ent(_in))))
		(_port(_int num_fstore_minus1 5 0 56152(_ent(_in))))
		(_port(_int frame_sync -3 0 56156(_ent(_in))))
		(_port(_int ftch_complete -3 0 56157(_ent(_in))))
		(_port(_int ftch_complete_clr -3 0 56158(_ent(_out))))
		(_port(_int parameter_update -3 0 56159(_ent(_out))))
		(_port(_int video_prmtrs_valid -3 0 56160(_ent(_out))))
		(_port(_int prmtr_update_complete -3 0 56161(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{VSIZE_DWIDTH-1~downto~0}~12 0 56164(_array -3((_dto i 12 i 0)))))
		(_port(_int reg_module_vsize 6 0 56164(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{HSIZE_DWIDTH-1~downto~0}~12 0 56166(_array -3((_dto i 15 i 0)))))
		(_port(_int reg_module_hsize 7 0 56166(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{STRIDE_DWIDTH-1~downto~0}~12 0 56168(_array -3((_dto i 15 i 0)))))
		(_port(_int reg_module_stride 8 0 56168(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{FRMDLY_DWIDTH-1~downto~0}~12 0 56170(_array -3((_dto i 4 i 0)))))
		(_port(_int reg_module_frmdly 9 0 56170(_ent(_in))))
		(_type(_int ~STARTADDR_ARRAY_TYPE{0~to~C_NUM_FSTORES-1}~12 0 56172(_array -4((_to i 0 c 40)))))
		(_port(_int reg_module_strt_addr 10 0 56172(_ent(_in))))
		(_port(_int desc_data_wren -3 0 56176(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_ADDR_WIDTH-1~downto~0}~12 0 56178(_array -3((_dto c 41 i 0)))))
		(_port(_int desc_strtaddress 11 0 56178(_ent(_in))))
		(_port(_int desc_vsize 6 0 56180(_ent(_in))))
		(_port(_int desc_hsize 7 0 56182(_ent(_in))))
		(_port(_int desc_stride 8 0 56184(_ent(_in))))
		(_port(_int desc_frmdly 9 0 56186(_ent(_in))))
		(_port(_int crnt_vsize 6 0 56190(_ent(_out))))
		(_port(_int crnt_hsize 7 0 56192(_ent(_out))))
		(_port(_int crnt_stride 8 0 56194(_ent(_out))))
		(_port(_int crnt_frmdly 9 0 56196(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_ADDR_WIDTH-1~downto~0}~123 0 56198(_array -3((_dto c 42 i 0)))))
		(_port(_int crnt_start_address 12 0 56198(_ent(_out))))
		(_sig(_int video_parameter_updt -3 0 56226(_arch(_uni((i 2))))))
		(_sig(_int video_prmtrs_valid_i -3 0 56227(_arch(_uni((i 2))))))
		(_sig(_int ftch_complete_clr_i -3 0 56228(_arch(_uni((i 2))))))
		(_sig(_int run_stop_re -3 0 56229(_arch(_uni((i 2))))))
		(_sig(_int run_stop_d1 -3 0 56230(_arch(_uni((i 2))))))
		(_sig(_int video_reg_updated -3 0 56231(_arch(_uni((i 2))))))
		(_sig(_int video_reg_update -3 0 56232(_arch(_uni((i 2))))))
		(_sig(_int update_complete -3 0 56233(_arch(_uni((i 2))))))
		(_type(_int ~STARTADDR_ARRAY_TYPE{0~to~C_NUM_FSTORES-1}~13 0 56240(_array -4((_to i 0 c 43)))))
		(_sig(_int start_address_vid 13 0 56240(_arch(_uni))))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.FRAME_NUMBER_WIDTH(2 FRAME_NUMBER_WIDTH)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.VSIZE_DWIDTH(2 VSIZE_DWIDTH)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.HSIZE_DWIDTH(2 HSIZE_DWIDTH)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.STRIDE_DWIDTH(2 STRIDE_DWIDTH)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.FRMDLY_DWIDTH(2 FRMDLY_DWIDTH)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{BITS_PER_REG-1~downto~0}~15(2 ~STD_LOGIC_VECTOR{BITS_PER_REG-1~downto~0}~15)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(axi_vdma_pkg))(ieee(NUMERIC_STD))(ieee(std_logic_misc))(unisim(VCOMPONENTS)))
	(_model . implementation 44 -1)
)
V 000055 55 11165         1580965287947 implementation
(_unit VHDL(axi_vdma_vidreg_module_64 0 56783(implementation 0 56878))
	(_version vde)
	(_time 1580965287948 2020.02.05 23:01:27)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_vdma_v6_3/hdl/axi_vdma_v6_3_rfs.vhd\))
	(_parameters tan)
	(_code 540355565803094102515357400e51525551025352525d)
	(_ent
		(_time 1580965287945)
	)
	(_generate GEN_SG_REGISTER 0 56924(_if 25)
		(_inst SG_ADDREG_I 0 56963(_ent . axi_vdma_sgregister)
			(_gen
				((C_NUM_FSTORES)(_code 26))
				((C_ADDR_WIDTH)(_code 27))
				((C_SELECT_XPM)(_code 28))
				((C_FAMILY)(_code 29))
			)
			(_port
				((prmry_aclk)(prmry_aclk))
				((prmry_resetn)(prmry_resetn))
				((video_parameter_updt)(video_parameter_updt))
				((video_parameter_valid)(video_prmtrs_valid_i))
				((video_reg_update)(video_reg_update))
				((dmasr_halt)(dmasr_halt))
				((strt_addr_clr)(run_stop_re))
				((desc_data_wren)(desc_data_wren))
				((frame_number)(frame_number))
				((ftch_complete)(ftch_complete))
				((ftch_complete_clr)(ftch_complete_clr_i))
				((update_complete)(update_complete))
				((num_fstore_minus1)(num_fstore_minus1))
				((desc_vsize)(desc_vsize))
				((desc_hsize)(desc_hsize))
				((desc_stride)(desc_stride))
				((desc_frmdly)(desc_frmdly))
				((desc_strtaddress)(desc_strtaddress))
				((crnt_vsize)(crnt_vsize))
				((crnt_hsize)(crnt_hsize))
				((crnt_stride)(crnt_stride))
				((crnt_frmdly)(crnt_frmdly))
				((crnt_start_address)(crnt_start_address))
			)
		)
		(_object
			(_prcs
				(REG_UPDATE_VIDEO_PRMTRS(_arch 0 0 56930(_prcs(_trgt(30))(_sens(0)(33)(1)(3)(4)(5)(19))(_dssslsensitivity 1))))
				(REG_RUN_STOP(_arch 1 0 56949(_prcs(_trgt(34))(_sens(0)(1)(2))(_dssslsensitivity 1))))
				(line__56960(_arch 2 0 56960(_assignment(_trgt(33))(_sens(34)(2)))))
				(line__57007(_arch 3 0 57007(_assignment(_trgt(36))(_sens(31)(37)(8)))))
				(line__57014(_arch 4 0 57014(_assignment(_alias((prmtr_update_complete)(update_complete)))(_simpleassign BUF)(_trgt(13))(_sens(37)))))
				(REG_VIDPRMTR_VALID(_arch 5 0 57017(_prcs(_trgt(31)(32))(_sens(0)(31)(37)(1)(3)(8))(_dssslsensitivity 1))))
				(line__57039(_arch 6 0 57039(_assignment(_alias((parameter_update)(ftch_complete_clr_i)))(_simpleassign BUF)(_trgt(11))(_sens(32)))))
				(line__57042(_arch 7 0 57042(_assignment(_alias((ftch_complete_clr)(ftch_complete_clr_i)))(_simpleassign BUF)(_trgt(10))(_sens(32)))))
				(line__57046(_arch 8 0 57046(_assignment(_alias((video_prmtrs_valid)(video_prmtrs_valid_i)))(_simpleassign BUF)(_trgt(12))(_sens(31)))))
			)
		)
	)
	(_generate GEN_REGISTER_DIRECT 0 57052(_if 30)
		(_generate GEN_REGDIRECT_DRES 0 57055(_if 31)
			(_inst VIDREGISTER_I 0 57151(_ent . axi_vdma_vregister_64)
				(_gen
					((C_NUM_FSTORES)(_code 32))
					((C_ADDR_WIDTH)(_code 33))
				)
				(_port
					((prmry_aclk)(prmry_aclk))
					((prmry_resetn)(prmry_resetn))
					((video_reg_update)(video_reg_update))
					((dmasr_halt)(dmasr_halt))
					((vsize_sg)(reg_module_vsize))
					((hsize_sg)(reg_module_hsize))
					((stride_sg)(reg_module_stride))
					((frmdly_sg)(reg_module_frmdly))
					((start_address_sg)(reg_module_strt_addr))
					((vsize_vid)(crnt_vsize))
					((hsize_vid)(crnt_hsize))
					((stride_vid)(crnt_stride))
					((frmdly_vid)(crnt_frmdly))
					((start_address_vid)(start_address_vid))
				)
			)
			(_inst VIDADDR_MUX_I 0 57192(_ent . axi_vdma_vaddrreg_mux_64)
				(_gen
					((C_NUM_FSTORES)(_code 34))
					((C_ADDR_WIDTH)(_code 35))
				)
				(_port
					((prmry_aclk)(prmry_aclk))
					((prmry_resetn)(prmry_resetn))
					((frame_number)(frame_number))
					((start_address_vid)(start_address_vid))
					((crnt_start_address)(crnt_start_address))
				)
			)
			(_object
				(_prcs
					(line__57059(_arch 9 0 57059(_assignment(_alias((ftch_complete_clr)(_string \"0"\)))(_trgt(10)))))
					(REG_PRE_VIDREG_UPDT(_arch 10 0 57094(_prcs(_trgt(35))(_sens(0)(35)(1)(3)(8)(9))(_dssslsensitivity 1))))
					(line__57114(_arch 11 0 57114(_assignment(_trgt(36))(_sens(31)(35)(8)))))
					(line__57121(_arch 12 0 57121(_assignment(_alias((prmtr_update_complete)(video_reg_updated)))(_simpleassign BUF)(_trgt(13))(_sens(35)))))
					(REG_VIDPRMTR_VALID(_arch 13 0 57124(_prcs(_trgt(31)(11))(_sens(0)(31)(35)(1)(3)(8))(_dssslsensitivity 1))))
					(line__57147(_arch 14 0 57147(_assignment(_alias((video_prmtrs_valid)(video_prmtrs_valid_i)))(_simpleassign BUF)(_trgt(12))(_sens(31)))))
				)
			)
		)
		(_generate GEN_REGDIRECT_NO_DRES 0 57210(_if 36)
			(_generate GEN_START_ADDR_REG 0 57275(_for 14 )
				(_object
					(_cnst(_int i 14 0 57275(_arch)))
					(_prcs
						(line__57278(_arch 24 0 57278(_assignment(_trgt(38(_object 6)))(_sens(18(_object 6)))(_read(18(_object 6))))))
					)
				)
			)
			(_inst VIDADDR_MUX_I 0 57283(_ent . axi_vdma_vaddrreg_mux_64)
				(_gen
					((C_NUM_FSTORES)(_code 37))
					((C_ADDR_WIDTH)(_code 38))
				)
				(_port
					((prmry_aclk)(prmry_aclk))
					((prmry_resetn)(prmry_resetn))
					((frame_number)(frame_number))
					((start_address_vid)(start_address_vid))
					((crnt_start_address)(crnt_start_address))
				)
			)
			(_object
				(_type(_int ~INTEGER~range~0~to~C_NUM_FSTORES-1~13 0 57275(_scalar (_to i 0 c 39))))
				(_prcs
					(line__57214(_arch 15 0 57214(_assignment(_alias((ftch_complete_clr)(_string \"0"\)))(_trgt(10)))))
					(REG_PRE_VIDREG_UPDT(_arch 16 0 57218(_prcs(_trgt(35))(_sens(0)(35)(1)(3)(8)(9))(_dssslsensitivity 1))))
					(line__57239(_arch 17 0 57239(_assignment(_alias((prmtr_update_complete)(video_reg_updated)))(_simpleassign BUF)(_trgt(13))(_sens(35)))))
					(REG_VIDPRMTR_VALID(_arch 18 0 57242(_prcs(_trgt(31)(11))(_sens(0)(31)(35)(1)(3)(8))(_dssslsensitivity 1))))
					(line__57265(_arch 19 0 57265(_assignment(_alias((video_prmtrs_valid)(video_prmtrs_valid_i)))(_simpleassign BUF)(_trgt(12))(_sens(31)))))
					(line__57269(_arch 20 0 57269(_assignment(_alias((crnt_vsize)(reg_module_vsize)))(_trgt(25))(_sens(14)))))
					(line__57270(_arch 21 0 57270(_assignment(_alias((crnt_hsize)(reg_module_hsize)))(_trgt(26))(_sens(15)))))
					(line__57271(_arch 22 0 57271(_assignment(_alias((crnt_stride)(reg_module_stride)))(_trgt(27))(_sens(16)))))
					(line__57272(_arch 23 0 57272(_assignment(_alias((crnt_frmdly)(reg_module_frmdly)))(_trgt(28))(_sens(17)))))
				)
			)
		)
	)
	(_object
		(_type(_int ~INTEGER~range~0~to~1~12 0 56785(_scalar (_to i 0 i 1))))
		(_gen(_int C_INCLUDE_SG 0 0 56785 \1\ (_ent gms((i 1)))))
		(_type(_int ~INTEGER~range~1~to~32~12 0 56790(_scalar (_to i 1 i 32))))
		(_gen(_int C_NUM_FSTORES 1 0 56790 \1\ (_ent gms((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~121 0 56794(_scalar (_to i 0 i 1))))
		(_gen(_int C_DYNAMIC_RESOLUTION 2 0 56794 \1\ (_ent gms((i 1)))))
		(_type(_int ~INTEGER~range~32~to~64~12 0 56803(_scalar (_to i 32 i 64))))
		(_gen(_int C_ADDR_WIDTH 3 0 56803 \32\ (_ent gms((i 32)))))
		(_gen(_int C_SELECT_XPM -1 0 56806 \1\ (_ent((i 1)))))
		(_type(_int ~STRING~12 0 56807(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int C_FAMILY 4 0 56807(_ent(_string \"virtex7"\))))
		(_port(_int prmry_aclk -3 0 56813(_ent(_in)(_event))))
		(_port(_int prmry_resetn -3 0 56814(_ent(_in))))
		(_port(_int run_stop -3 0 56818(_ent(_in))))
		(_port(_int dmasr_halt -3 0 56819(_ent(_in))))
		(_port(_int ftch_idle -3 0 56820(_ent(_in))))
		(_port(_int tailpntr_updated -3 0 56821(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{FRAME_NUMBER_WIDTH-1~downto~0}~12 0 56822(_array -3((_dto i 4 i 0)))))
		(_port(_int frame_number 5 0 56822(_ent(_in))))
		(_port(_int num_fstore_minus1 5 0 56824(_ent(_in))))
		(_port(_int frame_sync -3 0 56828(_ent(_in))))
		(_port(_int ftch_complete -3 0 56829(_ent(_in))))
		(_port(_int ftch_complete_clr -3 0 56830(_ent(_out))))
		(_port(_int parameter_update -3 0 56831(_ent(_out))))
		(_port(_int video_prmtrs_valid -3 0 56832(_ent(_out))))
		(_port(_int prmtr_update_complete -3 0 56833(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{VSIZE_DWIDTH-1~downto~0}~12 0 56836(_array -3((_dto i 12 i 0)))))
		(_port(_int reg_module_vsize 6 0 56836(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{HSIZE_DWIDTH-1~downto~0}~12 0 56838(_array -3((_dto i 15 i 0)))))
		(_port(_int reg_module_hsize 7 0 56838(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{STRIDE_DWIDTH-1~downto~0}~12 0 56840(_array -3((_dto i 15 i 0)))))
		(_port(_int reg_module_stride 8 0 56840(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{FRMDLY_DWIDTH-1~downto~0}~12 0 56842(_array -3((_dto i 4 i 0)))))
		(_port(_int reg_module_frmdly 9 0 56842(_ent(_in))))
		(_type(_int ~STARTADDR_ARRAY_TYPE_64{0~to~C_NUM_FSTORES-1}~12 0 56844(_array -4((_to i 0 c 40)))))
		(_port(_int reg_module_strt_addr 10 0 56844(_ent(_in))))
		(_port(_int desc_data_wren -3 0 56848(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_ADDR_WIDTH-1~downto~0}~12 0 56850(_array -3((_dto c 41 i 0)))))
		(_port(_int desc_strtaddress 11 0 56850(_ent(_in))))
		(_port(_int desc_vsize 6 0 56852(_ent(_in))))
		(_port(_int desc_hsize 7 0 56854(_ent(_in))))
		(_port(_int desc_stride 8 0 56856(_ent(_in))))
		(_port(_int desc_frmdly 9 0 56858(_ent(_in))))
		(_port(_int crnt_vsize 6 0 56862(_ent(_out))))
		(_port(_int crnt_hsize 7 0 56864(_ent(_out))))
		(_port(_int crnt_stride 8 0 56866(_ent(_out))))
		(_port(_int crnt_frmdly 9 0 56868(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_ADDR_WIDTH-1~downto~0}~123 0 56870(_array -3((_dto c 42 i 0)))))
		(_port(_int crnt_start_address 12 0 56870(_ent(_out))))
		(_sig(_int video_parameter_updt -3 0 56898(_arch(_uni((i 2))))))
		(_sig(_int video_prmtrs_valid_i -3 0 56899(_arch(_uni((i 2))))))
		(_sig(_int ftch_complete_clr_i -3 0 56900(_arch(_uni((i 2))))))
		(_sig(_int run_stop_re -3 0 56901(_arch(_uni((i 2))))))
		(_sig(_int run_stop_d1 -3 0 56902(_arch(_uni((i 2))))))
		(_sig(_int video_reg_updated -3 0 56903(_arch(_uni((i 2))))))
		(_sig(_int video_reg_update -3 0 56904(_arch(_uni((i 2))))))
		(_sig(_int update_complete -3 0 56905(_arch(_uni((i 2))))))
		(_type(_int ~STARTADDR_ARRAY_TYPE_64{0~to~C_NUM_FSTORES-1}~13 0 56912(_array -4((_to i 0 c 43)))))
		(_sig(_int start_address_vid 13 0 56912(_arch(_uni))))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.FRAME_NUMBER_WIDTH(2 FRAME_NUMBER_WIDTH)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.VSIZE_DWIDTH(2 VSIZE_DWIDTH)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.HSIZE_DWIDTH(2 HSIZE_DWIDTH)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.STRIDE_DWIDTH(2 STRIDE_DWIDTH)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.FRMDLY_DWIDTH(2 FRMDLY_DWIDTH)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{BITS_PER_REG_64-1~downto~0}~15(2 ~STD_LOGIC_VECTOR{BITS_PER_REG_64-1~downto~0}~15)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(axi_vdma_pkg))(ieee(NUMERIC_STD))(ieee(std_logic_misc))(unisim(VCOMPONENTS)))
	(_model . implementation 44 -1)
)
V 000055 55 11077         1580965287959 implementation
(_unit VHDL(axi_vdma_genlock_mux 0 57455(implementation 0 57487))
	(_version vde)
	(_time 1580965287960 2020.02.05 23:01:27)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_vdma_v6_3/hdl/axi_vdma_v6_3_rfs.vhd\))
	(_parameters tan)
	(_code 6334626268343e76356760617739666562663565646566)
	(_ent
		(_time 1580965287955)
	)
	(_generate GEN_16_MASTERS 0 57534(_if 19)
		(_object
			(_prcs
				(MASTER_CONTROL_MUX(_arch 2 0 57536(_prcs(_simple)(_trgt(7))(_sens(8)(3)(4)(5)))))
			)
		)
	)
	(_generate GEN_15_MASTERS 0 57604(_if 20)
		(_object
			(_prcs
				(MASTER_CONTROL_MUX(_arch 3 0 57606(_prcs(_simple)(_trgt(7))(_sens(8)(3)(4)(5)))))
			)
		)
	)
	(_generate GEN_14_MASTERS 0 57671(_if 21)
		(_object
			(_prcs
				(MASTER_CONTROL_MUX(_arch 4 0 57673(_prcs(_simple)(_trgt(7))(_sens(8)(3)(4)(5)))))
			)
		)
	)
	(_generate GEN_13_MASTERS 0 57735(_if 22)
		(_object
			(_prcs
				(MASTER_CONTROL_MUX(_arch 5 0 57737(_prcs(_simple)(_trgt(7))(_sens(8)(3)(4)(5)))))
			)
		)
	)
	(_generate GEN_12_MASTERS 0 57797(_if 23)
		(_object
			(_prcs
				(MASTER_CONTROL_MUX(_arch 6 0 57799(_prcs(_simple)(_trgt(7))(_sens(8)(3)(4)(5)))))
			)
		)
	)
	(_generate GEN_11_MASTERS 0 57855(_if 24)
		(_object
			(_prcs
				(MASTER_CONTROL_MUX(_arch 7 0 57857(_prcs(_simple)(_trgt(7))(_sens(8)(3)(4)(5)))))
			)
		)
	)
	(_generate GEN_10_MASTERS 0 57910(_if 25)
		(_object
			(_prcs
				(MASTER_CONTROL_MUX(_arch 8 0 57912(_prcs(_simple)(_trgt(7))(_sens(8)(3)(4)(5)))))
			)
		)
	)
	(_generate GEN_9_MASTERS 0 57962(_if 26)
		(_object
			(_prcs
				(MASTER_CONTROL_MUX(_arch 9 0 57964(_prcs(_simple)(_trgt(7))(_sens(8)(3)(4)(5)))))
			)
		)
	)
	(_generate GEN_8_MASTERS 0 58011(_if 27)
		(_object
			(_prcs
				(MASTER_CONTROL_MUX(_arch 10 0 58013(_prcs(_simple)(_trgt(7))(_sens(8)(3)(4)(5)))))
			)
		)
	)
	(_generate GEN_7_MASTERS 0 58057(_if 28)
		(_object
			(_prcs
				(MASTER_CONTROL_MUX(_arch 11 0 58059(_prcs(_simple)(_trgt(7))(_sens(8)(3)(4)(5)))))
			)
		)
	)
	(_generate GEN_6_MASTERS 0 58100(_if 29)
		(_object
			(_prcs
				(MASTER_CONTROL_MUX(_arch 12 0 58102(_prcs(_simple)(_trgt(7))(_sens(8)(3)(4)(5)))))
			)
		)
	)
	(_generate GEN_5_MASTERS 0 58140(_if 30)
		(_object
			(_prcs
				(MASTER_CONTROL_MUX(_arch 13 0 58142(_prcs(_simple)(_trgt(7))(_sens(8)(3)(4)(5)))))
			)
		)
	)
	(_generate GEN_4_MASTERS 0 58177(_if 31)
		(_object
			(_prcs
				(MASTER_CONTROL_MUX(_arch 14 0 58179(_prcs(_simple)(_trgt(7))(_sens(8)(3)(4)(5)))))
			)
		)
	)
	(_generate GEN_3_MASTERS 0 58210(_if 32)
		(_object
			(_prcs
				(MASTER_CONTROL_MUX(_arch 15 0 58212(_prcs(_simple)(_trgt(7))(_sens(8)(3)(4)(5)))))
			)
		)
	)
	(_generate GEN_2_MASTERS 0 58240(_if 33)
		(_object
			(_prcs
				(MASTER_CONTROL_MUX(_arch 16 0 58242(_prcs(_simple)(_trgt(7))(_sens(8)(3)(4)(5)))))
			)
		)
	)
	(_generate GEN_1_MASTERS 0 58267(_if 34)
		(_generate GEN_MUX_FOR_INTERNAL 0 58285(_if 35)
			(_object
				(_prcs
					(line__58287(_arch 17 0 58287(_assignment(_alias((frame_ptr2use)(internal_frame_ptr_in)))(_trgt(7))(_sens(4)))))
				)
			)
		)
		(_generate GEN_MUX_FOR_NO_INTERNAL 0 58291(_if 36)
			(_object
				(_prcs
					(line__58293(_arch 18 0 58293(_assignment(_alias((frame_ptr2use)(frame_ptr_in)))(_trgt(7))(_sens(5)))))
				)
			)
		)
	)
	(_object
		(_type(_int ~INTEGER~range~1~to~16~12 0 57457(_scalar (_to i 1 i 16))))
		(_gen(_int C_GENLOCK_NUM_MASTERS 0 0 57457 \1\ (_ent gms((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~12 0 57460(_scalar (_to i 0 i 1))))
		(_gen(_int C_INTERNAL_GENLOCK_ENABLE 1 0 57460 \0\ (_ent gms((i 0)))))
		(_port(_int prmry_aclk -1 0 57467(_ent(_in)(_event))))
		(_port(_int prmry_resetn -1 0 57468(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 57470(_array -1((_dto i 3 i 0)))))
		(_port(_int mstr_in_control 2 0 57470(_ent(_in))))
		(_port(_int genlock_select -1 0 57471(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NUM_FRM_STORE_WIDTH-1~downto~0}~12 0 57473(_array -1((_dto i 5 i 0)))))
		(_port(_int internal_frame_ptr_in 3 0 57473(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_GENLOCK_NUM_MASTERS*NUM_FRM_STORE_WIDTH}-1~downto~0}~12 0 57475(_array -1((_dto c 37 i 0)))))
		(_port(_int frame_ptr_in 4 0 57475(_ent(_in))))
		(_port(_int frame_ptr_out 3 0 57479(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NUM_FRM_STORE_WIDTH-1~downto~0}~13 0 57506(_array -1((_dto i 5 i 0)))))
		(_sig(_int frame_ptr2use 5 0 57506(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 57507(_array -1((_dto i 3 i 0)))))
		(_sig(_int mstr_selected 6 0 57507(_arch(_uni((_others(i 2)))))))
		(_prcs
			(REG_POINTER_OUT(_arch 0 0 57515(_prcs(_trgt(6))(_sens(0)(7)(1))(_dssslsensitivity 1))))
			(line__57529(_arch 1 0 57529(_assignment(_trgt(8))(_sens(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.NUM_FRM_STORE_WIDTH(2 NUM_FRM_STORE_WIDTH)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{3~downto~0}~15(2 ~STD_LOGIC_VECTOR{3~downto~0}~15)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.MSTR0(2 MSTR0)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{3~downto~0}~15528(2 ~STD_LOGIC_VECTOR{3~downto~0}~15528)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.MSTR1(2 MSTR1)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{3~downto~0}~15530(2 ~STD_LOGIC_VECTOR{3~downto~0}~15530)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.MSTR2(2 MSTR2)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{3~downto~0}~15532(2 ~STD_LOGIC_VECTOR{3~downto~0}~15532)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.MSTR3(2 MSTR3)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{3~downto~0}~15534(2 ~STD_LOGIC_VECTOR{3~downto~0}~15534)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.MSTR4(2 MSTR4)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{3~downto~0}~15536(2 ~STD_LOGIC_VECTOR{3~downto~0}~15536)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.MSTR5(2 MSTR5)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{3~downto~0}~15538(2 ~STD_LOGIC_VECTOR{3~downto~0}~15538)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.MSTR6(2 MSTR6)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{3~downto~0}~15540(2 ~STD_LOGIC_VECTOR{3~downto~0}~15540)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.MSTR7(2 MSTR7)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{3~downto~0}~15542(2 ~STD_LOGIC_VECTOR{3~downto~0}~15542)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.MSTR8(2 MSTR8)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{3~downto~0}~15544(2 ~STD_LOGIC_VECTOR{3~downto~0}~15544)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.MSTR9(2 MSTR9)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{3~downto~0}~15546(2 ~STD_LOGIC_VECTOR{3~downto~0}~15546)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.MSTR10(2 MSTR10)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{3~downto~0}~15548(2 ~STD_LOGIC_VECTOR{3~downto~0}~15548)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.MSTR11(2 MSTR11)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{3~downto~0}~15550(2 ~STD_LOGIC_VECTOR{3~downto~0}~15550)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.MSTR12(2 MSTR12)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{3~downto~0}~15552(2 ~STD_LOGIC_VECTOR{3~downto~0}~15552)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.MSTR13(2 MSTR13)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{3~downto~0}~15554(2 ~STD_LOGIC_VECTOR{3~downto~0}~15554)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.MSTR14(2 MSTR14)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{3~downto~0}~15556(2 ~STD_LOGIC_VECTOR{3~downto~0}~15556)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.MSTR15(2 MSTR15)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.MSTR0_HI_INDEX(2 MSTR0_HI_INDEX)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.MSTR0_LO_INDEX(2 MSTR0_LO_INDEX)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.MSTR1_HI_INDEX(2 MSTR1_HI_INDEX)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.MSTR1_LO_INDEX(2 MSTR1_LO_INDEX)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.MSTR2_HI_INDEX(2 MSTR2_HI_INDEX)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.MSTR2_LO_INDEX(2 MSTR2_LO_INDEX)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.MSTR3_HI_INDEX(2 MSTR3_HI_INDEX)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.MSTR3_LO_INDEX(2 MSTR3_LO_INDEX)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.MSTR4_HI_INDEX(2 MSTR4_HI_INDEX)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.MSTR4_LO_INDEX(2 MSTR4_LO_INDEX)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.MSTR5_HI_INDEX(2 MSTR5_HI_INDEX)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.MSTR5_LO_INDEX(2 MSTR5_LO_INDEX)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.MSTR6_HI_INDEX(2 MSTR6_HI_INDEX)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.MSTR6_LO_INDEX(2 MSTR6_LO_INDEX)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.MSTR7_HI_INDEX(2 MSTR7_HI_INDEX)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.MSTR7_LO_INDEX(2 MSTR7_LO_INDEX)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.MSTR8_HI_INDEX(2 MSTR8_HI_INDEX)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.MSTR8_LO_INDEX(2 MSTR8_LO_INDEX)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.MSTR9_HI_INDEX(2 MSTR9_HI_INDEX)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.MSTR9_LO_INDEX(2 MSTR9_LO_INDEX)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.MSTR10_HI_INDEX(2 MSTR10_HI_INDEX)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.MSTR10_LO_INDEX(2 MSTR10_LO_INDEX)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.MSTR11_HI_INDEX(2 MSTR11_HI_INDEX)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.MSTR11_LO_INDEX(2 MSTR11_LO_INDEX)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.MSTR12_HI_INDEX(2 MSTR12_HI_INDEX)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.MSTR12_LO_INDEX(2 MSTR12_LO_INDEX)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.MSTR13_HI_INDEX(2 MSTR13_HI_INDEX)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.MSTR13_LO_INDEX(2 MSTR13_LO_INDEX)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.MSTR14_HI_INDEX(2 MSTR14_HI_INDEX)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.MSTR14_LO_INDEX(2 MSTR14_LO_INDEX)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.MSTR15_HI_INDEX(2 MSTR15_HI_INDEX)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.MSTR15_LO_INDEX(2 MSTR15_LO_INDEX)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(.(axi_vdma_pkg))(ieee(NUMERIC_STD))(ieee(std_logic_misc))(unisim(VCOMPONENTS)))
	(_static
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
	)
	(_model . implementation 38 -1)
)
V 000055 55 1912          1580965287970 implementation
(_unit VHDL(axi_vdma_greycoder 0 58444(implementation 0 58462))
	(_version vde)
	(_time 1580965287971 2020.02.05 23:01:27)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_vdma_v6_3/hdl/axi_vdma_v6_3_rfs.vhd\))
	(_parameters tan)
	(_code 6334626268343e7633317539366537656266356564)
	(_ent
		(_time 1580965287968)
	)
	(_object
		(_type(_int ~INTEGER~range~1~to~16~12 0 58446(_scalar (_to i 1 i 16))))
		(_gen(_int C_DWIDTH 0 0 58446 \1\ (_ent gms((i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{C_DWIDTH-1~downto~0}~12 0 58450(_array -1((_dto c 3 i 0)))))
		(_port(_int binary_in 1 0 58450(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_DWIDTH-1~downto~0}~122 0 58451(_array -1((_dto c 4 i 0)))))
		(_port(_int grey_out 2 0 58451(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_DWIDTH-1~downto~0}~124 0 58454(_array -1((_dto c 5 i 0)))))
		(_port(_int grey_in 3 0 58454(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_DWIDTH-1~downto~0}~126 0 58455(_array -1((_dto c 6 i 0)))))
		(_port(_int binary_out 4 0 58455(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_DWIDTH-1~downto~0}~13 0 58482(_array -1((_dto c 7 i 0)))))
		(_sig(_int binary_out_i 5 0 58482(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_DWIDTH-1~downto~0}~132 0 58517(_array -1((_dto c 8 i 0)))))
		(_var(_int binary_acc 6 0 58517(_prcs 1((_others(i 2))))))
		(_prcs
			(GREY_ENCODE(_arch 0 0 58497(_prcs(_simple)(_trgt(1)(1(_index 9)))(_sens(0)))))
			(GREY_DECODE(_arch 1 0 58516(_prcs(_simple)(_trgt(4))(_sens(2))(_read(4)))))
			(line__58543(_arch 2 0 58543(_assignment(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_split (1)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_misc))(unisim(VCOMPONENTS))(.(axi_vdma_pkg)))
	(_model . implementation 10 -1)
)
V 000055 55 24132         1580965287996 implementation
(_unit VHDL(axi_vdma_genlock_mngr 0 58692(implementation 0 58749))
	(_version vde)
	(_time 1580965287997 2020.02.05 23:01:27)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_vdma_v6_3/hdl/axi_vdma_v6_3_rfs.vhd\))
	(_parameters tan)
	(_code 82d5838d88d5df97d4d48cd096d887848387d484858487)
	(_ent
		(_time 1580965287982)
	)
	(_generate GENLOCK_FOR_SLAVE 0 58824(_if 98)
		(_generate GEN_FSTORES_GRTR_ONE 0 58868(_if 99)
			(_inst GREY_CODER_I 0 58975(_ent . axi_vdma_greycoder)
				(_gen
					((C_DWIDTH)(_code 100))
				)
				(_port
					((binary_in)(binary_frame_ptr))
					((grey_out)(grey_frame_ptr_out))
					((grey_in)(_code 101))
					((binary_out)(_open))
				)
			)
			(_generate GEN_EQL_5_BITS 0 59000(_if 102)
				(_object
					(_prcs
						(S_FRM_PTR_OUT_PROCESS(_arch 8 0 59004(_prcs(_simple)(_trgt(32(5))(32(4))(32(3))(32(2))(32(1))(32(0)))(_sens(2)(31)(42)))))
					)
				)
			)
			(_generate GEN_EQL_4_BITS 0 59070(_if 103)
				(_object
					(_prcs
						(S_FRM_PTR_OUT_PROCESS(_arch 9 0 59074(_prcs(_simple)(_trgt(32(5))(32(4))(32(3))(32(2))(32(1))(32(0)))(_sens(2)(31)(42)))))
					)
				)
			)
			(_generate GEN_EQL_3_BITS 0 59120(_if 104)
				(_object
					(_prcs
						(S_FRM_PTR_OUT_PROCESS(_arch 10 0 59122(_prcs(_simple)(_trgt(32(5))(32(4))(32(3))(32(2))(32(1))(32(0)))(_sens(2)(31)(42)))))
					)
				)
			)
			(_generate GEN_EQL_2_BITS 0 59159(_if 105)
				(_object
					(_prcs
						(S_FRM_PTR_OUT_PROCESS(_arch 11 0 59161(_prcs(_simple)(_trgt(32(5))(32(4))(32(3))(32(2))(32(1))(32(0)))(_sens(2)(31)(42)))))
					)
				)
			)
			(_generate GEN_EQL_1_BITS 0 59191(_if 106)
				(_object
					(_prcs
						(S_FRM_PTR_OUT_PROCESS(_arch 12 0 59193(_prcs(_simple)(_trgt(32(5))(32(4))(32(3))(32(2))(32(1))(32(0)))(_sens(2)(31)(42)))))
					)
				)
			)
			(_object
				(_prcs
					(line__58877(_arch 3 0 58877(_assignment(_trgt(25))(_sens(3)(13)))))
					(FRAME_CONVERT_P1(_arch 4 0 58879(_prcs(_simple)(_trgt(24))(_sens(13)(25)(33)(40)))))
					(REG_P1(_arch 5 0 58889(_prcs(_trgt(30))(_sens(0)(1)(24))(_dssslsensitivity 1))))
					(PARTIAL_NOT_P2(_arch 6 0 58911(_prcs(_simple)(_trgt(29(4))(29(3))(29(2))(29(1))(29(0)))(_sens(2)(30)))))
					(REG_P2(_arch 7 0 58959(_prcs(_trgt(23))(_sens(0)(1)(29))(_dssslsensitivity 1))))
				)
			)
		)
		(_generate GEN_FSTORES_EQL_ONE 0 59221(_if 107)
			(_object
				(_prcs
					(line__59224(_arch 13 0 59224(_assignment(_trgt(32))(_sens(42)))))
				)
			)
		)
		(_inst GENLOCK_MUX_I 0 59252(_ent . axi_vdma_genlock_mux)
			(_gen
				((C_GENLOCK_NUM_MASTERS)(_code 108))
				((C_INTERNAL_GENLOCK_ENABLE)(_code 109))
			)
			(_port
				((prmry_aclk)(prmry_aclk))
				((prmry_resetn)(prmry_resetn))
				((mstr_in_control)(mstr_in_control))
				((genlock_select)(genlock_select))
				((internal_frame_ptr_in)(internal_frame_ptr_in))
				((frame_ptr_in)(frame_ptr_in))
				((frame_ptr_out)(grey_frame_ptr))
			)
		)
		(_inst S_GREY_CODER_I 0 59325(_ent . axi_vdma_greycoder)
			(_gen
				((C_DWIDTH)(_code 110))
			)
			(_port
				((binary_in)(_code 111))
				((grey_out)(_open))
				((grey_in)(grey_frmstr_adjusted(_range 112)))
				((binary_out)(partial_frame_ptr))
			)
		)
		(_generate GEN_FSTORES_12 0 59345(_if 113)
			(_object
				(_prcs
					(line__59347(_arch 16 0 59347(_assignment(_trgt(19))(_sens(18)))))
				)
			)
		)
		(_generate GEN_FSTORES_34 0 59351(_if 114)
			(_object
				(_prcs
					(line__59353(_arch 17 0 59353(_assignment(_trgt(19))(_sens(18)))))
				)
			)
		)
		(_generate GEN_FSTORES_5678 0 59357(_if 115)
			(_object
				(_prcs
					(line__59359(_arch 18 0 59359(_assignment(_trgt(19))(_sens(18)))))
				)
			)
		)
		(_generate GEN_FSTORES_9TO16 0 59363(_if 116)
			(_object
				(_prcs
					(line__59365(_arch 19 0 59365(_assignment(_trgt(19))(_sens(18)))))
				)
			)
		)
		(_generate GEN_FSTORES_17NUP 0 59369(_if 117)
			(_object
				(_prcs
					(line__59371(_arch 20 0 59371(_assignment(_alias((padded_partial_frame_ptr)(partial_frame_ptr)))(_trgt(19))(_sens(18)))))
				)
			)
		)
		(_object
			(_prcs
				(RVRS_ORDER_FLAG(_arch 1 0 58834(_prcs(_simple)(_trgt(40))(_sens(0))(_read(1)(3)(9)(10)(11)(12)(13)(40)))))
				(REG_DELAY_FLAG(_arch 2 0 58853(_prcs(_trgt(41)(42))(_sens(0)(1)(40)(41))(_dssslsensitivity 1))))
				(REG_FRAME_PTR_OUT(_arch 14 0 59230(_prcs(_trgt(15))(_sens(0)(1)(32))(_dssslsensitivity 1))))
				(ADJUST_4_FRM_STRS(_arch 15 0 59273(_prcs(_simple)(_trgt(17(5))(17(4))(17(3))(17(2))(17(1))(17(0)))(_sens(2)(16)))))
				(S_PARTIAL_NOT_P2(_arch 21 0 59376(_prcs(_simple)(_trgt(27(4))(27(3))(27(2))(27(1))(27(0)))(_sens(2)(19)))))
				(S_REG_P2(_arch 22 0 59422(_prcs(_trgt(20))(_sens(0)(1)(27))(_dssslsensitivity 1))))
				(REVERSE_INDICATOR(_arch 23 0 59441(_prcs(_simple)(_trgt(36))(_sens(2)(16)))))
				(S_REG_DELAY_FLAG(_arch 24 0 59473(_prcs(_trgt(38))(_sens(0)(1)(36))(_dssslsensitivity 1))))
				(FRAME_CONVERT_P3(_arch 25 0 59484(_prcs(_trgt(8))(_sens(0)(1)(3)(20)(33)(38))(_dssslsensitivity 1))))
				(line__59506(_arch 26 0 59506(_assignment(_alias((mstrfrm_tstsync_out)(_string \"0"\)))(_trgt(14)))))
			)
		)
	)
	(_generate GENLOCK_FOR_MASTER 0 59514(_if 118)
		(_generate GEN_FSTORES_GRTR_ONE 0 59556(_if 119)
			(_inst GREY_CODER_I 0 59663(_ent . axi_vdma_greycoder)
				(_gen
					((C_DWIDTH)(_code 120))
				)
				(_port
					((binary_in)(binary_frame_ptr))
					((grey_out)(grey_frame_ptr_out))
					((grey_in)(_code 121))
					((binary_out)(_open))
				)
			)
			(_generate GEN_EQL_5_BITS 0 59687(_if 122)
				(_object
					(_prcs
						(S_FRM_PTR_OUT_PROCESS(_arch 35 0 59691(_prcs(_simple)(_trgt(32(5))(32(4))(32(3))(32(2))(32(1))(32(0)))(_sens(2)(31)(42)))))
					)
				)
			)
			(_generate GEN_EQL_4_BITS 0 59757(_if 123)
				(_object
					(_prcs
						(S_FRM_PTR_OUT_PROCESS(_arch 36 0 59761(_prcs(_simple)(_trgt(32(5))(32(4))(32(3))(32(2))(32(1))(32(0)))(_sens(2)(31)(42)))))
					)
				)
			)
			(_generate GEN_EQL_3_BITS 0 59807(_if 124)
				(_object
					(_prcs
						(S_FRM_PTR_OUT_PROCESS(_arch 37 0 59809(_prcs(_simple)(_trgt(32(5))(32(4))(32(3))(32(2))(32(1))(32(0)))(_sens(2)(31)(42)))))
					)
				)
			)
			(_generate GEN_EQL_2_BITS 0 59846(_if 125)
				(_object
					(_prcs
						(S_FRM_PTR_OUT_PROCESS(_arch 38 0 59848(_prcs(_simple)(_trgt(32(5))(32(4))(32(3))(32(2))(32(1))(32(0)))(_sens(2)(31)(42)))))
					)
				)
			)
			(_generate GEN_EQL_1_BITS 0 59878(_if 126)
				(_object
					(_prcs
						(S_FRM_PTR_OUT_PROCESS(_arch 39 0 59880(_prcs(_simple)(_trgt(32(5))(32(4))(32(3))(32(2))(32(1))(32(0)))(_sens(2)(31)(42)))))
					)
				)
			)
			(_object
				(_prcs
					(line__59565(_arch 30 0 59565(_assignment(_trgt(25))(_sens(3)(13)))))
					(FRAME_CONVERT_P1(_arch 31 0 59567(_prcs(_simple)(_trgt(24))(_sens(13)(25)(33)(40)))))
					(REG_P1(_arch 32 0 59577(_prcs(_trgt(30))(_sens(0)(1)(24))(_dssslsensitivity 1))))
					(PARTIAL_NOT_P2(_arch 33 0 59599(_prcs(_simple)(_trgt(29(4))(29(3))(29(2))(29(1))(29(0)))(_sens(2)(30)))))
					(REG_P2(_arch 34 0 59647(_prcs(_trgt(23))(_sens(0)(1)(29))(_dssslsensitivity 1))))
				)
			)
		)
		(_generate GEN_FSTORES_EQL_ONE 0 59908(_if 127)
			(_object
				(_prcs
					(line__59911(_arch 40 0 59911(_assignment(_trgt(32))(_sens(42)))))
				)
			)
		)
		(_object
			(_prcs
				(line__59518(_arch 27 0 59518(_assignment(_trgt(8)))))
				(RVRS_ORDER_FLAG(_arch 28 0 59522(_prcs(_simple)(_trgt(40))(_sens(0))(_read(1)(3)(9)(10)(11)(12)(13)(40)))))
				(REG_DELAY_FLAG(_arch 29 0 59541(_prcs(_trgt(41)(42))(_sens(0)(1)(40)(41))(_dssslsensitivity 1))))
				(REG_FRAME_PTR_OUT(_arch 41 0 59917(_prcs(_trgt(15))(_sens(0)(1)(32))(_dssslsensitivity 1))))
				(REG_SCNDRY_TSTSYNC_OUT(_arch 42 0 59933(_prcs(_trgt(43)(44)(45)(46))(_sens(0)(1)(12)(43)(44)(45))(_dssslsensitivity 1))))
				(line__59950(_arch 43 0 59950(_assignment(_alias((mstrfrm_tstsync_out)(mstrfrm_tstsync_d4)))(_simpleassign BUF)(_trgt(14))(_sens(46)))))
			)
		)
	)
	(_generate DYNAMIC_GENLOCK_FOR_MASTER 0 59961(_if 128)
		(_inst GENLOCK_MUX_I 0 59971(_ent . axi_vdma_genlock_mux)
			(_gen
				((C_GENLOCK_NUM_MASTERS)(_code 129))
				((C_INTERNAL_GENLOCK_ENABLE)(_code 130))
			)
			(_port
				((prmry_aclk)(prmry_aclk))
				((prmry_resetn)(prmry_resetn))
				((mstr_in_control)(mstr_in_control))
				((genlock_select)(genlock_select))
				((internal_frame_ptr_in)(internal_frame_ptr_in))
				((frame_ptr_in)(frame_ptr_in))
				((frame_ptr_out)(grey_frame_ptr))
			)
		)
		(_inst GREY_CODER_I 0 60044(_ent . axi_vdma_greycoder)
			(_gen
				((C_DWIDTH)(_code 131))
			)
			(_port
				((binary_in)(_code 132))
				((grey_out)(_open))
				((grey_in)(grey_frmstr_adjusted(_range 133)))
				((binary_out)(partial_frame_ptr))
			)
		)
		(_generate GEN_FSTORES_12 0 60064(_if 134)
			(_object
				(_prcs
					(line__60066(_arch 45 0 60066(_assignment(_trgt(19))(_sens(18)))))
				)
			)
		)
		(_generate GEN_FSTORES_34 0 60070(_if 135)
			(_object
				(_prcs
					(line__60072(_arch 46 0 60072(_assignment(_trgt(19))(_sens(18)))))
				)
			)
		)
		(_generate GEN_FSTORES_5678 0 60076(_if 136)
			(_object
				(_prcs
					(line__60078(_arch 47 0 60078(_assignment(_trgt(19))(_sens(18)))))
				)
			)
		)
		(_generate GEN_FSTORES_9TO16 0 60082(_if 137)
			(_object
				(_prcs
					(line__60084(_arch 48 0 60084(_assignment(_trgt(19))(_sens(18)))))
				)
			)
		)
		(_generate GEN_FSTORES_17NUP 0 60088(_if 138)
			(_object
				(_prcs
					(line__60090(_arch 49 0 60090(_assignment(_alias((padded_partial_frame_ptr)(partial_frame_ptr)))(_trgt(19))(_sens(18)))))
				)
			)
		)
		(_generate GEN_FSTORES_GRTR_ONE 0 60263(_if 139)
			(_inst GREY_CODER_I 0 60370(_ent . axi_vdma_greycoder)
				(_gen
					((C_DWIDTH)(_code 140))
				)
				(_port
					((binary_in)(binary_frame_ptr))
					((grey_out)(grey_frame_ptr_out))
					((grey_in)(_code 141))
					((binary_out)(_open))
				)
			)
			(_generate GEN_EQL_5_BITS 0 60394(_if 142)
				(_object
					(_prcs
						(S_FRM_PTR_OUT_PROCESS(_arch 62 0 60398(_prcs(_simple)(_trgt(32(5))(32(4))(32(3))(32(2))(32(1))(32(0)))(_sens(2)(31)(42)))))
					)
				)
			)
			(_generate GEN_EQL_4_BITS 0 60464(_if 143)
				(_object
					(_prcs
						(S_FRM_PTR_OUT_PROCESS(_arch 63 0 60468(_prcs(_simple)(_trgt(32(5))(32(4))(32(3))(32(2))(32(1))(32(0)))(_sens(2)(31)(42)))))
					)
				)
			)
			(_generate GEN_EQL_3_BITS 0 60514(_if 144)
				(_object
					(_prcs
						(S_FRM_PTR_OUT_PROCESS(_arch 64 0 60516(_prcs(_simple)(_trgt(32(5))(32(4))(32(3))(32(2))(32(1))(32(0)))(_sens(2)(31)(42)))))
					)
				)
			)
			(_generate GEN_EQL_2_BITS 0 60553(_if 145)
				(_object
					(_prcs
						(S_FRM_PTR_OUT_PROCESS(_arch 65 0 60555(_prcs(_simple)(_trgt(32(5))(32(4))(32(3))(32(2))(32(1))(32(0)))(_sens(2)(31)(42)))))
					)
				)
			)
			(_generate GEN_EQL_1_BITS 0 60585(_if 146)
				(_object
					(_prcs
						(S_FRM_PTR_OUT_PROCESS(_arch 66 0 60587(_prcs(_simple)(_trgt(32(5))(32(4))(32(3))(32(2))(32(1))(32(0)))(_sens(2)(31)(42)))))
					)
				)
			)
			(_object
				(_prcs
					(line__60272(_arch 57 0 60272(_assignment(_trgt(25))(_sens(3)(13)))))
					(FRAME_CONVERT_P1(_arch 58 0 60274(_prcs(_simple)(_trgt(24))(_sens(13)(25)(33)(40)))))
					(REG_P1(_arch 59 0 60284(_prcs(_trgt(30))(_sens(0)(1)(24))(_dssslsensitivity 1))))
					(PARTIAL_NOT_P2(_arch 60 0 60306(_prcs(_simple)(_trgt(29(4))(29(3))(29(2))(29(1))(29(0)))(_sens(2)(30)))))
					(REG_P2(_arch 61 0 60354(_prcs(_trgt(23))(_sens(0)(1)(29))(_dssslsensitivity 1))))
				)
			)
		)
		(_generate GEN_FSTORES_EQL_ONE 0 60615(_if 147)
			(_object
				(_prcs
					(line__60618(_arch 67 0 60618(_assignment(_trgt(32))(_sens(42)))))
				)
			)
		)
		(_object
			(_prcs
				(ADJUST_4_FRM_STRS(_arch 44 0 59992(_prcs(_simple)(_trgt(17(5))(17(4))(17(3))(17(2))(17(1))(17(0)))(_sens(2)(16)))))
				(DM_PARTIAL_NOT_P2(_arch 50 0 60095(_prcs(_simple)(_trgt(26(4))(26(3))(26(2))(26(1))(26(0)))(_sens(2)(19)))))
				(DM_REG_P2(_arch 51 0 60141(_prcs(_trgt(22))(_sens(0)(1)(26))(_dssslsensitivity 1))))
				(DM_REVERSE_INDICATOR(_arch 52 0 60160(_prcs(_simple)(_trgt(34))(_sens(2)(16)))))
				(DM_REG_DELAY_FLAG(_arch 53 0 60192(_prcs(_trgt(35))(_sens(0)(1)(34))(_dssslsensitivity 1))))
				(DM_FRAME_CONVERT_P3(_arch 54 0 60203(_prcs(_trgt(8))(_sens(0)(1)(3)(22)(33)(35))(_dssslsensitivity 1))))
				(RVRS_ORDER_FLAG(_arch 55 0 60229(_prcs(_simple)(_trgt(40))(_sens(0))(_read(1)(3)(9)(10)(11)(12)(13)(40)))))
				(REG_DELAY_FLAG(_arch 56 0 60248(_prcs(_trgt(41)(42))(_sens(0)(1)(40)(41))(_dssslsensitivity 1))))
				(REG_FRAME_PTR_OUT(_arch 68 0 60624(_prcs(_trgt(15))(_sens(0)(1)(32))(_dssslsensitivity 1))))
				(REG_SCNDRY_TSTSYNC_OUT(_arch 69 0 60640(_prcs(_trgt(43)(44)(45)(46))(_sens(0)(1)(12)(43)(44)(45))(_dssslsensitivity 1))))
				(line__60657(_arch 70 0 60657(_assignment(_alias((mstrfrm_tstsync_out)(mstrfrm_tstsync_d4)))(_simpleassign BUF)(_trgt(14))(_sens(46)))))
			)
		)
	)
	(_generate DYNAMIC_GENLOCK_FOR_SLAVE 0 60671(_if 148)
		(_inst GENLOCK_MUX_I 0 60676(_ent . axi_vdma_genlock_mux)
			(_gen
				((C_GENLOCK_NUM_MASTERS)(_code 149))
				((C_INTERNAL_GENLOCK_ENABLE)(_code 150))
			)
			(_port
				((prmry_aclk)(prmry_aclk))
				((prmry_resetn)(prmry_resetn))
				((mstr_in_control)(mstr_in_control))
				((genlock_select)(genlock_select))
				((internal_frame_ptr_in)(internal_frame_ptr_in))
				((frame_ptr_in)(frame_ptr_in))
				((frame_ptr_out)(grey_frame_ptr))
			)
		)
		(_inst GREY_CODER_I 0 60749(_ent . axi_vdma_greycoder)
			(_gen
				((C_DWIDTH)(_code 151))
			)
			(_port
				((binary_in)(_code 152))
				((grey_out)(_open))
				((grey_in)(grey_frmstr_adjusted(_range 153)))
				((binary_out)(partial_frame_ptr))
			)
		)
		(_generate GEN_FSTORES_12 0 60769(_if 154)
			(_object
				(_prcs
					(line__60771(_arch 72 0 60771(_assignment(_trgt(19))(_sens(18)))))
				)
			)
		)
		(_generate GEN_FSTORES_34 0 60775(_if 155)
			(_object
				(_prcs
					(line__60777(_arch 73 0 60777(_assignment(_trgt(19))(_sens(18)))))
				)
			)
		)
		(_generate GEN_FSTORES_5678 0 60781(_if 156)
			(_object
				(_prcs
					(line__60783(_arch 74 0 60783(_assignment(_trgt(19))(_sens(18)))))
				)
			)
		)
		(_generate GEN_FSTORES_9TO16 0 60787(_if 157)
			(_object
				(_prcs
					(line__60789(_arch 75 0 60789(_assignment(_trgt(19))(_sens(18)))))
				)
			)
		)
		(_generate GEN_FSTORES_17NUP 0 60793(_if 158)
			(_object
				(_prcs
					(line__60795(_arch 76 0 60795(_assignment(_alias((padded_partial_frame_ptr)(partial_frame_ptr)))(_trgt(19))(_sens(18)))))
				)
			)
		)
		(_generate GEN_FSTORES_GRTR_ONE 0 60977(_if 159)
			(_inst GREY_CODER_I 0 61084(_ent . axi_vdma_greycoder)
				(_gen
					((C_DWIDTH)(_code 160))
				)
				(_port
					((binary_in)(binary_frame_ptr))
					((grey_out)(grey_frame_ptr_out))
					((grey_in)(_code 161))
					((binary_out)(_open))
				)
			)
			(_generate GEN_EQL_5_BITS 0 61109(_if 162)
				(_object
					(_prcs
						(S_FRM_PTR_OUT_PROCESS(_arch 89 0 61113(_prcs(_simple)(_trgt(32(5))(32(4))(32(3))(32(2))(32(1))(32(0)))(_sens(2)(31)(42)))))
					)
				)
			)
			(_generate GEN_EQL_4_BITS 0 61179(_if 163)
				(_object
					(_prcs
						(S_FRM_PTR_OUT_PROCESS(_arch 90 0 61183(_prcs(_simple)(_trgt(32(5))(32(4))(32(3))(32(2))(32(1))(32(0)))(_sens(2)(31)(42)))))
					)
				)
			)
			(_generate GEN_EQL_3_BITS 0 61229(_if 164)
				(_object
					(_prcs
						(S_FRM_PTR_OUT_PROCESS(_arch 91 0 61231(_prcs(_simple)(_trgt(32(5))(32(4))(32(3))(32(2))(32(1))(32(0)))(_sens(2)(31)(42)))))
					)
				)
			)
			(_generate GEN_EQL_2_BITS 0 61268(_if 165)
				(_object
					(_prcs
						(S_FRM_PTR_OUT_PROCESS(_arch 92 0 61270(_prcs(_simple)(_trgt(32(5))(32(4))(32(3))(32(2))(32(1))(32(0)))(_sens(2)(31)(42)))))
					)
				)
			)
			(_generate GEN_EQL_1_BITS 0 61300(_if 166)
				(_object
					(_prcs
						(S_FRM_PTR_OUT_PROCESS(_arch 93 0 61302(_prcs(_simple)(_trgt(32(5))(32(4))(32(3))(32(2))(32(1))(32(0)))(_sens(2)(31)(42)))))
					)
				)
			)
			(_object
				(_prcs
					(line__60986(_arch 84 0 60986(_assignment(_trgt(25))(_sens(3)(13)))))
					(FRAME_CONVERT_P1(_arch 85 0 60988(_prcs(_simple)(_trgt(24))(_sens(13)(25)(33)(40)))))
					(REG_P1(_arch 86 0 60998(_prcs(_trgt(30))(_sens(0)(1)(24))(_dssslsensitivity 1))))
					(PARTIAL_NOT_P2(_arch 87 0 61020(_prcs(_simple)(_trgt(29(4))(29(3))(29(2))(29(1))(29(0)))(_sens(2)(30)))))
					(REG_P2(_arch 88 0 61068(_prcs(_trgt(23))(_sens(0)(1)(29))(_dssslsensitivity 1))))
				)
			)
		)
		(_generate GEN_FSTORES_EQL_ONE 0 61330(_if 167)
			(_object
				(_prcs
					(line__61333(_arch 94 0 61333(_assignment(_trgt(32))(_sens(42)))))
				)
			)
		)
		(_object
			(_prcs
				(ADJUST_4_FRM_STRS(_arch 71 0 60697(_prcs(_simple)(_trgt(17(5))(17(4))(17(3))(17(2))(17(1))(17(0)))(_sens(2)(16)))))
				(DS_PARTIAL_NOT_P2(_arch 77 0 60800(_prcs(_simple)(_trgt(28(4))(28(3))(28(2))(28(1))(28(0)))(_sens(2)(19)))))
				(DS_REG_P2(_arch 78 0 60846(_prcs(_trgt(21))(_sens(0)(1)(28))(_dssslsensitivity 1))))
				(DS_REVERSE_INDICATOR(_arch 79 0 60865(_prcs(_simple)(_trgt(37))(_sens(2)(16)))))
				(DS_REG_DELAY_FLAG(_arch 80 0 60897(_prcs(_trgt(39))(_sens(0)(1)(37))(_dssslsensitivity 1))))
				(DS_FRAME_CONVERT_P3(_arch 81 0 60908(_prcs(_trgt(8))(_sens(0)(1)(3)(21)(33)(39))(_dssslsensitivity 1))))
				(RVRS_ORDER_FLAG(_arch 82 0 60943(_prcs(_simple)(_trgt(40))(_sens(0))(_read(1)(3)(9)(10)(11)(12)(13)(40)))))
				(DS2_REG_DELAY_FLAG(_arch 83 0 60962(_prcs(_trgt(41)(42))(_sens(0)(1)(40)(41))(_dssslsensitivity 1))))
				(REG_FRAME_PTR_OUT(_arch 95 0 61339(_prcs(_trgt(15))(_sens(0)(1)(32))(_dssslsensitivity 1))))
				(REG_SCNDRY_TSTSYNC_OUT(_arch 96 0 61355(_prcs(_trgt(43)(44)(45)(46))(_sens(0)(1)(12)(43)(44)(45))(_dssslsensitivity 1))))
				(line__61372(_arch 97 0 61372(_assignment(_alias((mstrfrm_tstsync_out)(mstrfrm_tstsync_d4)))(_simpleassign BUF)(_trgt(14))(_sens(46)))))
			)
		)
	)
	(_object
		(_type(_int ~INTEGER~range~0~to~3~12 0 58694(_scalar (_to i 0 i 3))))
		(_gen(_int C_GENLOCK_MODE 0 0 58694 \0\ (_ent gms((i 0)))))
		(_type(_int ~INTEGER~range~1~to~16~12 0 58699(_scalar (_to i 1 i 16))))
		(_gen(_int C_GENLOCK_NUM_MASTERS 1 0 58699 \1\ (_ent gms((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~12 0 58702(_scalar (_to i 0 i 1))))
		(_gen(_int C_INTERNAL_GENLOCK_ENABLE 2 0 58702 \0\ (_ent((i 0)))))
		(_type(_int ~INTEGER~range~1~to~32~12 0 58707(_scalar (_to i 1 i 32))))
		(_gen(_int C_NUM_FSTORES 3 0 58707 \5\ (_ent gms((i 5)))))
		(_port(_int prmry_aclk -1 0 58713(_ent(_in)(_event))))
		(_port(_int prmry_resetn -1 0 58714(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NUM_FRM_STORE_WIDTH-1~downto~0}~12 0 58717(_array -1((_dto i 5 i 0)))))
		(_port(_int num_frame_store 4 0 58717(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{FRAME_NUMBER_WIDTH-1~downto~0}~12 0 58719(_array -1((_dto i 4 i 0)))))
		(_port(_int num_fstore_minus1 5 0 58719(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 58723(_array -1((_dto i 3 i 0)))))
		(_port(_int mstr_in_control 6 0 58723(_ent(_in))))
		(_port(_int genlock_select -1 0 58724(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_GENLOCK_NUM_MASTERS*NUM_FRM_STORE_WIDTH}-1~downto~0}~12 0 58725(_array -1((_dto c 168 i 0)))))
		(_port(_int frame_ptr_in 7 0 58725(_ent(_in))))
		(_port(_int internal_frame_ptr_in 4 0 58728(_ent(_in))))
		(_port(_int slv_frame_ref_out 5 0 58730(_ent(_out))))
		(_port(_int fsize_mismatch_err_flag -1 0 58732(_ent(_in))))
		(_port(_int dmasr_halt -1 0 58735(_ent(_in))))
		(_port(_int circular_prk_mode -1 0 58736(_ent(_in))))
		(_port(_int mstr_frame_update -1 0 58737(_ent(_in))))
		(_port(_int mstr_frame_ref_in 5 0 58738(_ent(_in))))
		(_port(_int mstrfrm_tstsync_out -1 0 58740(_ent(_out))))
		(_port(_int frame_ptr_out 4 0 58741(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NUM_FRM_STORE_WIDTH-1~downto~0}~13 0 58763(_array -1((_dto i 5 i 0)))))
		(_cnst(_int ZERO_VALUE 8 0 58763(_arch((_others(i 2))))))
		(_cnst(_int GREY_NUM_BITS -2 0 58766(_arch gms(_code 169))))
		(_type(_int ~STD_LOGIC_VECTOR{NUM_FRM_STORE_WIDTH-1~downto~0}~132 0 58773(_array -1((_dto i 5 i 0)))))
		(_sig(_int grey_frame_ptr 9 0 58773(_arch(_uni((_others(i 2)))))))
		(_sig(_int grey_frmstr_adjusted 9 0 58774(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{GREY_NUM_BITS-1~downto~0}~13 0 58775(_array -1((_dto c 170 i 0)))))
		(_sig(_int partial_frame_ptr 10 0 58775(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{FRAME_NUMBER_WIDTH-1~downto~0}~13 0 58776(_array -1((_dto i 4 i 0)))))
		(_sig(_int padded_partial_frame_ptr 11 0 58776(_arch(_uni((_others(i 2)))))))
		(_sig(_int s_binary_frame_ptr 11 0 58779(_arch(_uni((_others(i 2)))))))
		(_sig(_int ds_binary_frame_ptr 11 0 58780(_arch(_uni((_others(i 2)))))))
		(_sig(_int dm_binary_frame_ptr 11 0 58781(_arch(_uni((_others(i 2)))))))
		(_sig(_int binary_frame_ptr 11 0 58782(_arch(_uni((_others(i 2)))))))
		(_sig(_int raw_frame_ptr 11 0 58783(_arch(_uni((_others(i 2)))))))
		(_sig(_int rvc_frame_ref_in 11 0 58784(_arch(_uni((_others(i 2)))))))
		(_sig(_int dm_inv_raw_frame_ptr 11 0 58785(_arch(_uni((_others(i 2)))))))
		(_sig(_int s_inv_raw_frame_ptr 11 0 58786(_arch(_uni((_others(i 2)))))))
		(_sig(_int ds_inv_raw_frame_ptr 11 0 58787(_arch(_uni((_others(i 2)))))))
		(_sig(_int inv_raw_frame_ptr 11 0 58788(_arch(_uni((_others(i 2)))))))
		(_sig(_int reg_raw_frame_ptr 11 0 58789(_arch(_uni((_others(i 2)))))))
		(_sig(_int grey_frame_ptr_out 11 0 58790(_arch(_uni((_others(i 2)))))))
		(_sig(_int s_frame_ptr_out 9 0 58791(_arch(_uni((_others(i 2)))))))
		(_sig(_int num_fstore_equal_one -1 0 58792(_arch(_uni((i 2))))))
		(_sig(_int dm_mstr_reverse_order -1 0 58794(_arch(_uni((i 2))))))
		(_sig(_int dm_mstr_reverse_order_d1 -1 0 58795(_arch(_uni((i 2))))))
		(_sig(_int s_mstr_reverse_order -1 0 58796(_arch(_uni((i 2))))))
		(_sig(_int ds_mstr_reverse_order -1 0 58797(_arch(_uni((i 2))))))
		(_sig(_int s_mstr_reverse_order_d1 -1 0 58798(_arch(_uni((i 2))))))
		(_sig(_int ds_mstr_reverse_order_d1 -1 0 58799(_arch(_uni((i 2))))))
		(_sig(_int mstr_reverse_order -1 0 58800(_arch(_uni((i 2))))))
		(_sig(_int mstr_reverse_order_d1 -1 0 58801(_arch(_uni((i 2))))))
		(_sig(_int mstr_reverse_order_d2 -1 0 58802(_arch(_uni((i 2))))))
		(_sig(_int mstrfrm_tstsync_d1 -1 0 58805(_arch(_uni((i 2))))))
		(_sig(_int mstrfrm_tstsync_d2 -1 0 58806(_arch(_uni((i 2))))))
		(_sig(_int mstrfrm_tstsync_d3 -1 0 58807(_arch(_uni((i 2))))))
		(_sig(_int mstrfrm_tstsync_d4 -1 0 58808(_arch(_uni((i 2))))))
		(_prcs
			(line__58816(_arch 0 0 58816(_assignment(_trgt(33))(_sens(3)))))
		)
		(_subprogram
			(_ext clog2(4 3))
			(_ext max2(4 0))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.NUM_FRM_STORE_WIDTH(2 NUM_FRM_STORE_WIDTH)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.FRAME_NUMBER_WIDTH(2 FRAME_NUMBER_WIDTH)))
		(_type(_ext ~extstd.standard.POSITIVE(1 POSITIVE)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(.(axi_vdma_pkg))(ieee(NUMERIC_STD))(lib_pkg_v1_0_2(lib_pkg))(ieee(std_logic_misc)))
	(_static
		(33686018 2)
		(33686018 2)
		(33686018 770)
		(33686018 515)
		(33686018 771)
		(50463234 514)
		(33686018 2)
		(33686018 514)
		(33686018)
		(131586)
		(514)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(33686018 514)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(33686018 514)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(33686018 514)
	)
	(_model . implementation 171 -1)
)
V 000055 55 7766          1580965288010 implementation
(_unit VHDL(axi_vdma_sg_if 0 61530(implementation 0 61588))
	(_version vde)
	(_time 1580965288011 2020.02.05 23:01:28)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_vdma_v6_3/hdl/axi_vdma_v6_3_rfs.vhd\))
	(_parameters tan)
	(_code 92c5939c98c5cf8792c484c8c794c6949397c49591)
	(_ent
		(_time 1580965288008)
	)
	(_generate GEN_NEW_64BIT_BUFADDR 0 61730(_if 23)
		(_object
			(_prcs
				(line__61731(_arch 17 0 61731(_assignment(_trgt(13))(_sens(30)(31)))))
			)
		)
	)
	(_generate GEN_NEW_32BIT_BUFADDR 0 61735(_if 24)
		(_object
			(_prcs
				(line__61736(_arch 18 0 61736(_assignment(_trgt(13))(_sens(30)))))
			)
		)
	)
	(_generate GEN_NEW_64BIT_CURDESC 0 61743(_if 25)
		(_object
			(_prcs
				(line__61744(_arch 19 0 61744(_assignment(_trgt(10))(_sens(28)(29)))))
			)
		)
	)
	(_generate GEN_NEW_32BIT_CURDESC 0 61748(_if 26)
		(_object
			(_prcs
				(line__61749(_arch 20 0 61749(_assignment(_trgt(10))(_sens(28)))))
			)
		)
	)
	(_object
		(_type(_int ~INTEGER~range~32~to~32~12 0 61537(_scalar (_to i 32 i 32))))
		(_gen(_int C_M_AXIS_SG_TDATA_WIDTH 0 0 61537 \32\ (_ent gms((i 32)))))
		(_type(_int ~INTEGER~range~32~to~64~12 0 61540(_scalar (_to i 32 i 64))))
		(_gen(_int C_M_AXI_SG_ADDR_WIDTH 1 0 61540 \32\ (_ent gms((i 32)))))
		(_type(_int ~INTEGER~range~32~to~64~121 0 61543(_scalar (_to i 32 i 64))))
		(_gen(_int C_M_AXI_ADDR_WIDTH 2 0 61543 \32\ (_ent gms((i 32)))))
		(_port(_int prmry_aclk -1 0 61548(_ent(_in)(_event))))
		(_port(_int prmry_resetn -1 0 61549(_ent(_in))))
		(_port(_int dmasr_halt -1 0 61551(_ent(_in))))
		(_port(_int ftch_idle -1 0 61552(_ent(_in))))
		(_port(_int ftch_complete_clr -1 0 61553(_ent(_in))))
		(_port(_int ftch_complete -1 0 61554(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXIS_SG_TDATA_WIDTH-1~downto~0}~12 0 61557(_array -1((_dto c 27 i 0)))))
		(_port(_int m_axis_ftch_tdata 3 0 61557(_ent(_in))))
		(_port(_int m_axis_ftch_tvalid -1 0 61559(_ent(_in))))
		(_port(_int m_axis_ftch_tready -1 0 61560(_ent(_out))))
		(_port(_int m_axis_ftch_tlast -1 0 61561(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_SG_ADDR_WIDTH-1~downto~0}~12 0 61564(_array -1((_dto c 28 i 0)))))
		(_port(_int new_curdesc 4 0 61564(_ent(_out))))
		(_port(_int new_curdesc_wren -1 0 61566(_ent(_out))))
		(_port(_int desc_data_wren -1 0 61569(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_ADDR_WIDTH-1~downto~0}~12 0 61571(_array -1((_dto c 29 i 0)))))
		(_port(_int desc_strtaddress 5 0 61571(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{VSIZE_DWIDTH-1~downto~0}~12 0 61573(_array -1((_dto i 12 i 0)))))
		(_port(_int desc_vsize 6 0 61573(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{HSIZE_DWIDTH-1~downto~0}~12 0 61575(_array -1((_dto i 15 i 0)))))
		(_port(_int desc_hsize 7 0 61575(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{STRIDE_DWIDTH-1~downto~0}~12 0 61577(_array -1((_dto i 15 i 0)))))
		(_port(_int desc_stride 8 0 61577(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{FRMDLY_DWIDTH-1~downto~0}~12 0 61579(_array -1((_dto i 4 i 0)))))
		(_port(_int desc_frmdly 9 0 61579(_ent(_out))))
		(_sig(_int ftch_shftenbl -1 0 61607(_arch(_uni((i 2))))))
		(_sig(_int ftch_tready -1 0 61608(_int(_uni((i 2))))))
		(_sig(_int desc_fetch_done_i -1 0 61609(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXIS_SG_TDATA_WIDTH-1~downto~0}~13 0 61611(_array -1((_dto c 30 i 0)))))
		(_sig(_int desc_reg6 10 0 61611(_arch(_uni((_others(i 2)))))))
		(_sig(_int desc_reg5 10 0 61612(_arch(_uni((_others(i 2)))))))
		(_sig(_int desc_reg4 10 0 61613(_arch(_uni((_others(i 2)))))))
		(_sig(_int desc_reg3 10 0 61614(_arch(_uni((_others(i 2)))))))
		(_sig(_int desc_reg2 10 0 61615(_arch(_uni((_others(i 2)))))))
		(_sig(_int desc_reg1 10 0 61616(_arch(_uni((_others(i 2)))))))
		(_sig(_int desc_reg0 10 0 61617(_arch(_uni((_others(i 2)))))))
		(_sig(_int desc_curdesc_lsb 10 0 61619(_arch(_uni((_others(i 2)))))))
		(_sig(_int desc_curdesc_msb 10 0 61620(_arch(_uni((_others(i 2)))))))
		(_sig(_int desc_strtaddr_lsb 10 0 61621(_arch(_uni((_others(i 2)))))))
		(_sig(_int desc_strtaddr_msb 10 0 61622(_arch(_uni((_others(i 2)))))))
		(_sig(_int desc_data_wren_i -1 0 61624(_arch(_uni((i 2))))))
		(_sig(_int ftch_idle_d1 -1 0 61626(_arch(_uni((i 2))))))
		(_sig(_int ftch_idle_re -1 0 61627(_arch(_uni((i 2))))))
		(_sig(_int ftch_complete_i -1 0 61628(_arch(_uni((i 2))))))
		(_prcs
			(REG_FETCH_IDLE(_arch 0 0 61636(_prcs(_trgt(33))(_sens(0)(1)(3))(_dssslsensitivity 1))))
			(line__61647(_arch 1 0 61647(_assignment(_trgt(34))(_sens(33)(3)))))
			(DESC_FTCH_CMPLT(_arch 2 0 61650(_prcs(_trgt(35))(_sens(0)(34)(1)(2)(4))(_dssslsensitivity 1))))
			(line__61667(_arch 3 0 61667(_assignment(_alias((ftch_complete)(ftch_complete_i)))(_simpleassign BUF)(_trgt(5))(_sens(35)))))
			(line__61670(_arch 4 0 61670(_assignment(_trgt(20))(_sens(32)(35)(7)(9)))))
			(line__61675(_arch 5 0 61675(_assignment(_trgt(18))(_sens(32)(35)(7)))))
			(line__61680(_arch 6 0 61680(_assignment(_alias((new_curdesc_wren)(desc_data_wren_i)))(_simpleassign BUF)(_trgt(11))(_sens(32)))))
			(line__61687(_arch 7 0 61687(_assignment(_trgt(8))(_sens(32)(35)))))
			(DESC_WRD_PROCESS(_arch 8 0 61692(_prcs(_trgt(21)(22)(23)(24)(25)(26)(27))(_sens(0)(21)(22)(23)(24)(25)(26)(1)(6))(_dssslsensitivity 1)(_read(18)))))
			(line__61716(_arch 9 0 61716(_assignment(_trgt(28))(_sens(27)))))
			(line__61717(_arch 10 0 61717(_assignment(_trgt(29))(_sens(26)))))
			(line__61718(_arch 11 0 61718(_assignment(_trgt(30))(_sens(25)))))
			(line__61719(_arch 12 0 61719(_assignment(_trgt(31))(_sens(24)))))
			(line__61721(_arch 13 0 61721(_assignment(_alias((desc_vsize)(desc_reg4(d_12_0))))(_trgt(14))(_sens(23(d_12_0))))))
			(line__61722(_arch 14 0 61722(_assignment(_alias((desc_hsize)(desc_reg5(d_15_0))))(_trgt(15))(_sens(22(d_15_0))))))
			(line__61723(_arch 15 0 61723(_assignment(_alias((desc_stride)(desc_reg6(d_15_0))))(_trgt(16))(_sens(21(d_15_0))))))
			(line__61724(_arch 16 0 61724(_assignment(_alias((desc_frmdly)(desc_reg6(d_28_24))))(_trgt(17))(_sens(21(d_28_24))))))
			(REG_DESCDATA_WREN(_arch 21 0 61753(_prcs(_trgt(32))(_sens(0)(20)(1))(_dssslsensitivity 1))))
			(line__61767(_arch 22 0 61767(_assignment(_alias((desc_data_wren)(desc_data_wren_i)))(_simpleassign BUF)(_trgt(12))(_sens(32)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.VSIZE_DWIDTH(2 VSIZE_DWIDTH)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.HSIZE_DWIDTH(2 HSIZE_DWIDTH)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.STRIDE_DWIDTH(2 STRIDE_DWIDTH)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.FRMDLY_DWIDTH(2 FRMDLY_DWIDTH)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.DESC_WRD4_VSIZE_MSB_BIT(2 DESC_WRD4_VSIZE_MSB_BIT)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.DESC_WRD4_VSIZE_LSB_BIT(2 DESC_WRD4_VSIZE_LSB_BIT)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.DESC_WRD5_HSIZE_MSB_BIT(2 DESC_WRD5_HSIZE_MSB_BIT)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.DESC_WRD5_HSIZE_LSB_BIT(2 DESC_WRD5_HSIZE_LSB_BIT)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.DESC_WRD6_STRIDE_MSB_BIT(2 DESC_WRD6_STRIDE_MSB_BIT)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.DESC_WRD6_STRIDE_LSB_BIT(2 DESC_WRD6_STRIDE_LSB_BIT)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.DESC_WRD6_FRMDLY_MSB_BIT(2 DESC_WRD6_FRMDLY_MSB_BIT)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.DESC_WRD6_FRMDLY_LSB_BIT(2 DESC_WRD6_FRMDLY_LSB_BIT)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(.(axi_vdma_pkg))(ieee(NUMERIC_STD))(ieee(std_logic_misc))(unisim(VCOMPONENTS)))
	(_model . implementation 31 -1)
)
V 000055 55 19113         1580965288028 implementation
(_unit VHDL(axi_vdma_sm 0 61921(implementation 0 62028))
	(_version vde)
	(_time 1580965288029 2020.02.05 23:01:28)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_vdma_v6_3/hdl/axi_vdma_v6_3_rfs.vhd\))
	(_parameters tan)
	(_code a2f5a3f4a8f5ffb7f4a1a7a6b6f8a7a4a3a7f4a5a1a4f6)
	(_ent
		(_time 1580965288018)
	)
	(_generate GEN_NO_STORE_AND_FORWARD 0 62167(_if 58)
		(_object
			(_prcs
				(STM_DATA_PROCESS(_arch 3 0 62169(_prcs(_simple)(_trgt(52))(_sens(0))(_read(40)(1)(4)(6)(7)))))
			)
		)
	)
	(_generate GEN_STORE_AND_FORWARD 0 62192(_if 59)
		(_object
			(_prcs
				(line__62194(_arch 4 0 62194(_assignment(_alias((axis_data_available)(_string \"1"\)))(_trgt(52)))))
			)
		)
	)
	(_generate VFLIP_EN 0 62344(_if 60)
		(_generate VFLIP_MM2S 0 62349(_if 61)
			(_object
				(_prcs
					(ADDRESS_CALC(_arch 8 0 62353(_prcs(_trgt(42))(_sens(0)(36)(37)(41)(42)(1)(30))(_dssslsensitivity 1))))
				)
			)
		)
		(_generate VFLIP_S2MM 0 62372(_if 62)
			(_object
				(_prcs
					(line__62374(_arch 9 0 62374(_assignment(_trgt(64))(_sens(41)(30)(31)))))
					(line__62377(_arch 10 0 62377(_assignment(_trgt(65))(_sens(64)(29)(30)))))
					(ADDRESS_CALC(_arch 11 0 62382(_prcs(_simple)(_trgt(42))(_sens(0))(_read(36)(37)(41)(42)(65)(1)(29)))))
				)
			)
		)
	)
	(_generate VFLIP_DISABLE 0 62407(_if 63)
		(_object
			(_prcs
				(ADDRESS_CALC(_arch 12 0 62414(_prcs(_trgt(42))(_sens(0)(36)(37)(41)(42)(1)(30))(_dssslsensitivity 1))))
			)
		)
	)
	(_generate GEN_NORMAL_DM_COMMAND 0 62505(_if 64)
		(_object
			(_prcs
				(GEN_DATAMOVER_CMND(_arch 18 0 62511(_prcs(_trgt(39)(26))(_sens(0)(38)(42)(44)(1))(_dssslsensitivity 1))))
			)
		)
	)
	(_generate GEN_EXTENDED_DM_COMMAND 0 62554(_if 65)
		(_object
			(_prcs
				(GEN_DATAMOVER_CMND(_arch 19 0 62560(_prcs(_trgt(39)(26))(_sens(0)(38)(42)(44)(1))(_dssslsensitivity 1))))
			)
		)
	)
	(_generate GEN_DONE_FOR_SNF 0 62633(_if 66)
		(_generate GEN_FOR_FREE_RUN 0 62638(_if 67)
			(_object
				(_prcs
					(REG_ALLL_XFRED(_arch 24 0 62640(_prcs(_trgt(56))(_sens(0)(1)(18))(_dssslsensitivity 1))))
					(line__62651(_arch 25 0 62651(_assignment(_trgt(57))(_sens(56)(18)))))
					(REG_XFRED_STARTED(_arch 26 0 62654(_prcs(_trgt(58))(_sens(0)(57)(1)(4)(7))(_dssslsensitivity 1))))
				)
			)
		)
		(_generate GEN_FOR_XTERN_FSYNC 0 62675(_if 68)
			(_object
				(_prcs
					(line__62677(_arch 27 0 62677(_assignment(_alias((xfred_started)(_string \"1"\)))(_trgt(58)))))
				)
			)
		)
		(_object
			(_prcs
				(line__62681(_arch 28 0 62681(_assignment(_trgt(55))(_sens(58)(7)(8)(9)(18)))))
			)
		)
	)
	(_generate GEN_DONE_NO_SNF 0 62690(_if 69)
		(_object
			(_prcs
				(line__62692(_arch 29 0 62692(_assignment(_alias((xfers_done)(_string \"1"\)))(_trgt(55)))))
			)
		)
	)
	(_generate GEN_FSIZE_MISMATCH 0 62701(_if 70)
		(_generate GEN_S2MM_MISMATCH_NON_FLUSH 0 62704(_if 71)
			(_object
				(_prcs
					(FSIZE_MISMATCH(_arch 30 0 62709(_prcs(_trgt(60))(_sens(0)(1)(4)(19))(_dssslsensitivity 1))))
					(line__62724(_arch 31 0 62724(_assignment(_alias((fsize_mismatch_err_flag_int_d2)(_string \"0"\)))(_trgt(63)))))
					(line__62725(_arch 32 0 62725(_assignment(_alias((s2mm_fsize_mismatch_err_s)(_string \"0"\)))(_trgt(15)))))
				)
			)
		)
		(_generate GEN_S2MM_MISMATCH_FLUSH_NON_SOF 0 62730(_if 72)
			(_object
				(_prcs
					(FSIZE_MISMATCH(_arch 33 0 62735(_prcs(_trgt(60))(_sens(0)(1)(4)(19))(_dssslsensitivity 1))))
					(line__62750(_arch 34 0 62750(_assignment(_alias((fsize_mismatch_err_flag_int_d2)(_string \"0"\)))(_trgt(63)))))
					(line__62751(_arch 35 0 62751(_assignment(_alias((s2mm_fsize_mismatch_err_s)(_string \"0"\)))(_trgt(15)))))
				)
			)
		)
		(_generate GEN_S2MM_MISMATCH_FLUSH_SOF 0 62755(_if 73)
			(_generate GEN_FOR_ASYNC 0 62807(_if 74)
				(_inst FSIZE_MISMATCH_CDC_I_FLUSH_SOF 0 62834(_ent lib_cdc_v1_0_2 cdc_sync)
					(_gen
						((C_CDC_TYPE)(_code 75))
						((C_RESET_STATE)(_code 76))
						((C_SINGLE_BIT)(_code 77))
						((C_FLOP_INPUT)(_code 78))
						((C_VECTOR_WIDTH)(_code 79))
						((C_MTBF_STAGES)(_code 80))
					)
					(_port
						((prmry_aclk)(scndry_aclk))
						((prmry_resetn)(scndry_resetn))
						((prmry_in)(fsize_mismatch_err_s))
						((prmry_vect_in)(_code 81))
						((prmry_ack)(_open))
						((scndry_aclk)(prmry_aclk))
						((scndry_resetn)(prmry_resetn))
						((scndry_out)(fsize_mismatch_err_int))
						((scndry_vect_out)(_open))
					)
				)
			)
			(_generate GEN_FOR_SYNC 0 62859(_if 82)
				(_object
					(_prcs
						(line__62861(_arch 40 0 62861(_assignment(_alias((fsize_mismatch_err_int)(fsize_mismatch_err_s)))(_simpleassign BUF)(_trgt(60))(_sens(68)))))
					)
				)
			)
			(_object
				(_type(_int ~NATURAL~range~255~downto~0~13 0 62758(_scalar (_dto i 255 i 0))))
				(_type(_int ~STD_LOGIC_VECTOR{255~downto~0}~13 0 62758(_array -1((_dto i 255 i 0)))))
				(_cnst(_int ZERO_VALUE_VECT 32 0 62758(_arch((_others(i 2))))))
				(_sig(_int s2mm_fsync_out_m_d1 -1 0 62761(_arch(_uni((i 2))))))
				(_sig(_int fsize_mismatch_err_s1 -1 0 62762(_arch(_uni((i 2))))))
				(_sig(_int fsize_mismatch_err_s -1 0 62763(_arch(_uni((i 2))))))
				(_sig(_int drop_fsync_d_pulse_gen_fsize_less_err_d1 -1 0 62764(_arch(_uni((i 2))))))
				(_prcs
					(FSIZE_MISMATCH_STRM_FLUSH_SOF(_arch 36 0 62770(_prcs(_trgt(67))(_sens(2)(3)(20)(22))(_dssslsensitivity 1))))
					(D1_DROP_DELAY_FSYNC(_arch 37 0 62787(_prcs(_trgt(69))(_sens(2)(3)(21))(_dssslsensitivity 1))))
					(line__62800(_arch 38 0 62800(_assignment(_trgt(68))(_sens(67)(69)))))
					(line__62804(_arch 39 0 62804(_assignment(_alias((s2mm_fsize_mismatch_err_s)(fsize_mismatch_err_s)))(_simpleassign BUF)(_trgt(15))(_sens(68)))))
					(D1_S2MM_FSYNC_OUT_M(_arch 41 0 62866(_prcs(_trgt(66))(_sens(0)(1)(23))(_dssslsensitivity 1))))
					(FSIZE_LESS_ERR_FLAG(_arch 42 0 62878(_prcs(_trgt(61))(_sens(0)(66)(1))(_dssslsensitivity 1)(_read(60)))))
					(line__62892(_arch 43 0 62892(_assignment(_trgt(63))(_sens(60)(61)))))
				)
			)
		)
		(_generate GEN_MM2S_MISMATCH_NO_FLUSH_SOF 0 62900(_if 83)
			(_object
				(_prcs
					(FSIZE_MISMATCH(_arch 44 0 62906(_prcs(_trgt(59))(_sens(0)(1)(4)(18))(_dssslsensitivity 1))))
					(line__62921(_arch 45 0 62921(_assignment(_alias((s2mm_fsize_mismatch_err_s)(_string \"0"\)))(_trgt(15)))))
					(line__62922(_arch 46 0 62922(_assignment(_alias((fsize_mismatch_err_flag_int_d2)(_string \"0"\)))(_trgt(63)))))
					(line__62923(_arch 47 0 62923(_assignment(_alias((fsize_mismatch_err_int)(mm2s_fsize_mismatch_err_int)))(_simpleassign BUF)(_trgt(60))(_sens(59)))))
				)
			)
		)
		(_generate GEN_MM2S_MISMATCH_FLUSH_SOF 0 62928(_if 84)
			(_object
				(_sig(_int mm2s_fsync_out_m_d1 -1 0 62930(_arch(_uni((i 2))))))
				(_prcs
					(line__62934(_arch 48 0 62934(_assignment(_alias((fsize_mismatch_err_int)(mm2s_fsize_mismatch_err_m)))(_simpleassign BUF)(_trgt(60))(_sens(17)))))
					(D1_MM2S_FSYNC_OUT_M(_arch 49 0 62940(_prcs(_trgt(70))(_sens(0)(1)(24))(_dssslsensitivity 1))))
					(MM2S_FSIZE_LESS_ERR_FLAG(_arch 50 0 62952(_prcs(_trgt(62))(_sens(0)(70)(1))(_dssslsensitivity 1)(_read(17)))))
					(line__62963(_arch 51 0 62963(_assignment(_trgt(63))(_sens(62)(17)))))
					(line__62964(_arch 52 0 62964(_assignment(_alias((s2mm_fsize_mismatch_err_s)(_string \"0"\)))(_trgt(15)))))
				)
			)
		)
	)
	(_generate GEN_NO_FSIZE_MISMATCH 0 62972(_if 85)
		(_object
			(_prcs
				(line__62974(_arch 53 0 62974(_assignment(_alias((fsize_mismatch_err_int)(_string \"0"\)))(_trgt(60)))))
				(line__62975(_arch 54 0 62975(_assignment(_alias((fsize_mismatch_err_flag_int_d2)(_string \"0"\)))(_trgt(63)))))
				(line__62976(_arch 55 0 62976(_assignment(_alias((s2mm_fsize_mismatch_err_s)(_string \"0"\)))(_trgt(15)))))
			)
		)
	)
	(_object
		(_type(_int ~INTEGER~range~0~to~1~12 0 61923(_scalar (_to i 0 i 1))))
		(_gen(_int C_INCLUDE_SF 0 0 61923 \0\ (_ent gms((i 0)))))
		(_type(_int ~INTEGER~range~0~to~1~121 0 61928(_scalar (_to i 0 i 1))))
		(_gen(_int C_USE_FSYNC 1 0 61928 \0\ (_ent gms((i 0)))))
		(_type(_int ~INTEGER~range~0~to~1~122 0 61933(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_FLUSH_ON_FSYNC 2 0 61933 \0\ (_ent gms((i 0)))))
		(_type(_int ~INTEGER~range~32~to~64~12 0 61938(_scalar (_to i 32 i 64))))
		(_gen(_int C_M_AXI_ADDR_WIDTH 3 0 61938 \32\ (_ent gms((i 32)))))
		(_type(_int ~INTEGER~range~0~to~1~123 0 61941(_scalar (_to i 0 i 1))))
		(_gen(_int C_EXTEND_DM_COMMAND 4 0 61941 \0\ (_ent gms((i 0)))))
		(_type(_int ~INTEGER~range~1~to~16~12 0 61945(_scalar (_to i 1 i 16))))
		(_gen(_int C_PRMY_CMDFIFO_DEPTH 5 0 61945 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~124 0 61948(_scalar (_to i 0 i 1))))
		(_gen(_int C_PRMRY_IS_ACLK_ASYNC 6 0 61948 \0\ (_ent gms((i 0)))))
		(_type(_int ~INTEGER~range~0~to~1~125 0 61950(_scalar (_to i 0 i 1))))
		(_gen(_int C_S2MM_SOF_ENABLE 7 0 61950 \0\ (_ent gms((i 0)))))
		(_type(_int ~INTEGER~range~0~to~1~126 0 61951(_scalar (_to i 0 i 1))))
		(_gen(_int C_MM2S_SOF_ENABLE 8 0 61951 \0\ (_ent gms((i 0)))))
		(_type(_int ~INTEGER~range~0~to~1~127 0 61952(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_VERT_FLIP 9 0 61952 \0\ (_ent gms((i 0)))))
		(_type(_int ~INTEGER~range~0~to~1~128 0 61955(_scalar (_to i 0 i 1))))
		(_gen(_int C_INCLUDE_MM2S 10 0 61955 \1\ (_ent gms((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~129 0 61960(_scalar (_to i 0 i 1))))
		(_gen(_int C_INCLUDE_S2MM 11 0 61960 \1\ (_ent gms((i 1)))))
		(_port(_int prmry_aclk -1 0 61967(_ent(_in)(_event))))
		(_port(_int prmry_resetn -1 0 61968(_ent(_in))))
		(_port(_int scndry_aclk -1 0 61970(_ent(_in)(_event))))
		(_port(_int scndry_resetn -1 0 61971(_ent(_in))))
		(_port(_int frame_sync -1 0 61974(_ent(_in))))
		(_port(_int video_prmtrs_valid -1 0 61975(_ent(_in))))
		(_port(_int packet_sof -1 0 61976(_ent(_in))))
		(_port(_int run_stop -1 0 61977(_ent(_in))))
		(_port(_int stop -1 0 61978(_ent(_in))))
		(_port(_int halt -1 0 61979(_ent(_in))))
		(_port(_int cmnd_idle -1 0 61982(_ent(_out))))
		(_port(_int sts_idle -1 0 61983(_ent(_out))))
		(_port(_int zero_size_err -1 0 61984(_ent(_out))))
		(_port(_int fsize_mismatch_err_flag -1 0 61985(_ent(_out))))
		(_port(_int fsize_mismatch_err -1 0 61986(_ent(_out))))
		(_port(_int s2mm_fsize_mismatch_err_s -1 0 61987(_ent(_out))))
		(_port(_int mm2s_fsize_mismatch_err_s -1 0 61989(_ent(_in))))
		(_port(_int mm2s_fsize_mismatch_err_m -1 0 61990(_ent(_in))))
		(_port(_int all_lines_xfred -1 0 61991(_ent(_in))))
		(_port(_int all_lasts_rcvd -1 0 61992(_ent(_in))))
		(_port(_int s2mm_strm_all_lines_rcvd -1 0 61993(_ent(_in))))
		(_port(_int drop_fsync_d_pulse_gen_fsize_less_err -1 0 61994(_ent(_in))))
		(_port(_int s2mm_fsync_core -1 0 61997(_ent(_in))))
		(_port(_int s2mm_fsync_out_m -1 0 61998(_ent(_in))))
		(_port(_int mm2s_fsync_out_m -1 0 61999(_ent(_in))))
		(_port(_int cmnd_wr -1 0 62004(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_M_AXI_ADDR_WIDTH+CMD_BASE_WIDTH}-1~downto~0}~12 0 62005(_array -1((_dto c 86 i 0)))))
		(_port(_int cmnd_data 12 0 62005(_ent(_out))))
		(_port(_int cmnd_pending -1 0 62007(_ent(_in))))
		(_port(_int sts_received -1 0 62008(_ent(_in))))
		(_port(_int vflip_sm -1 0 62010(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_ADDR_WIDTH-1~downto~0}~12 0 62013(_array -1((_dto c 87 i 0)))))
		(_port(_int crnt_start_address 13 0 62013(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{VSIZE_DWIDTH-1~downto~0}~12 0 62015(_array -1((_dto i 12 i 0)))))
		(_port(_int crnt_vsize 14 0 62015(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{HSIZE_DWIDTH-1~downto~0}~12 0 62017(_array -1((_dto i 15 i 0)))))
		(_port(_int crnt_hsize 15 0 62017(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{STRIDE_DWIDTH-1~downto~0}~12 0 62019(_array -1((_dto i 15 i 0)))))
		(_port(_int crnt_stride 16 0 62019(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 62042(_array -1((_dto i 5 i 0)))))
		(_cnst(_int CMD_DSA 17 0 62042(_arch((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{DATAMOVER_CMD_RSVMSB_BOFST+C_M_AXI_ADDR_WIDTH~downto~DATAMOVER_CMD_RSVLSB_BOFST+C_M_AXI_ADDR_WIDTH}~13 0 62044(_array -1((_range 88)))))
		(_cnst(_int CMD_RSVD 18 0 62044(_arch((_others(i 2))))))
		(_cnst(_int COUNTER_WIDTH -2 0 62050(_arch((i 8)))))
		(_type(_int ~STD_LOGIC_VECTOR{COUNTER_WIDTH-1~downto~0}~13 0 62052(_array -1((_dto i 7 i 0)))))
		(_cnst(_int ZERO_COUNT 19 0 62052(_arch((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{22-HSIZE_DWIDTH~downto~0}~13 0 62055(_array -1((_dto i 6 i 0)))))
		(_cnst(_int PAD_VALUE 20 0 62055(_arch((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{22-HSIZE_DWIDTH~downto~0}~132 0 62058(_array -1((_dto i 6 i 0)))))
		(_cnst(_int ONES_PAD_VALUE 21 0 62058(_arch((_others(i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{VSIZE_DWIDTH-1~downto~0}~13 0 62061(_array -1((_dto i 12 i 0)))))
		(_cnst(_int ZERO_VCOUNT 22 0 62061(_arch((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_M_AXI_ADDR_WIDTH-STRIDE_DWIDTH}-1~downto~0}~13 0 62064(_array -1((_dto c 89 i 0)))))
		(_cnst(_int EXTND_STRIDE_PAD 23 0 62064(_arch((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{HSIZE_DWIDTH-1~downto~0}~13 0 62068(_array -1((_dto i 15 i 0)))))
		(_cnst(_int ZERO_HSIZE 24 0 62068(_arch((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{VSIZE_DWIDTH-1~downto~0}~134 0 62070(_array -1((_dto i 12 i 0)))))
		(_cnst(_int ZERO_VSIZE 25 0 62070(_arch((_others(i 2))))))
		(_type(_int SG_STATE_TYPE 0 62075(_enum1 idle wait_pipe1 wait_pipe2 calc_cmd_addr execute_xfer check_done (_to i 0 i 5))))
		(_sig(_int dmacntrl_cs 26 0 62084(_arch(_uni))))
		(_sig(_int dmacntrl_ns 26 0 62085(_arch(_uni))))
		(_sig(_int calc_new_addr -1 0 62088(_arch(_uni((i 2))))))
		(_sig(_int load_new_addr -1 0 62089(_arch(_uni((i 2))))))
		(_sig(_int write_cmnd_cmb -1 0 62090(_arch(_uni((i 2))))))
		(_sig(_int cmnd_wr_i -1 0 62091(_arch(_uni((i 2))))))
		(_sig(_int cmnd_idle_i -1 0 62092(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_ADDR_WIDTH-1~downto~0}~13 0 62095(_array -1((_dto c 90 i 0)))))
		(_sig(_int extend_crnt_stride 27 0 62095(_arch(_uni((_others(i 2)))))))
		(_sig(_int dm_address 27 0 62097(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{VSIZE_DWIDTH-1~downto~0}~136 0 62099(_array -1((_dto i 12 i 0)))))
		(_sig(_int vert_count 28 0 62099(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{HSIZE_DWIDTH-1~downto~0}~138 0 62101(_array -1((_dto i 15 i 0)))))
		(_sig(_int horz_count 29 0 62101(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{COUNTER_WIDTH-1~downto~0}~1310 0 62104(_array -1((_dto i 7 i 0)))))
		(_sig(_int cmnds_queued 30 0 62104(_arch(_uni((_others(i 2)))))))
		(_sig(_int count_incr -1 0 62105(_arch(_uni((i 2))))))
		(_sig(_int count_decr -1 0 62106(_arch(_uni((i 2))))))
		(_sig(_int frame_sync_d1 -1 0 62108(_arch(_uni((i 2))))))
		(_sig(_int frame_sync_d2 -1 0 62109(_arch(_uni((i 2))))))
		(_sig(_int frame_sync_d3 -1 0 62110(_arch(_uni((i 2))))))
		(_sig(_int frame_sync_reg -1 0 62111(_arch(_uni((i 2))))))
		(_sig(_int axis_data_available -1 0 62113(_arch(_uni((i 2))))))
		(_sig(_int zero_vsize_err -1 0 62114(_arch(_uni((i 2))))))
		(_sig(_int zero_hsize_err -1 0 62115(_arch(_uni((i 2))))))
		(_sig(_int xfers_done -1 0 62116(_arch(_uni((i 2))))))
		(_sig(_int all_lines_xfred_d1 -1 0 62118(_arch(_uni((i 2))))))
		(_sig(_int all_lines_xfred_fe -1 0 62119(_arch(_uni((i 2))))))
		(_sig(_int xfred_started -1 0 62120(_arch(_uni((i 2))))))
		(_sig(_int mm2s_fsize_mismatch_err_int -1 0 62121(_arch(_uni((i 2))))))
		(_sig(_int fsize_mismatch_err_int -1 0 62122(_arch(_uni((i 2))))))
		(_sig(_int fsize_mismatch_err_flag_int -1 0 62123(_arch(_uni((i 2))))))
		(_sig(_int fsize_mismatch_err_flag_int_d1 -1 0 62124(_arch(_uni((i 2))))))
		(_sig(_int fsize_mismatch_err_flag_int_d2 -1 0 62125(_arch(_uni((i 2))))))
		(_sig(_int vflip_address 27 0 62127(_arch(_uni((_others(i 2)))))))
		(_sig(_int init_address 27 0 62129(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__62139(_arch 0 0 62139(_assignment(_alias((cmnd_wr)(cmnd_wr_i)))(_simpleassign BUF)(_trgt(25))(_sens(39)))))
			(line__62140(_arch 1 0 62140(_assignment(_alias((cmnd_idle)(cmnd_idle_i)))(_simpleassign BUF)(_trgt(10))(_sens(40)))))
			(REG_FRAME_SYCN(_arch 2 0 62144(_prcs(_trgt(48)(49)(50)(51))(_sens(0)(48)(49)(50)(1)(4))(_dssslsensitivity 1))))
			(DMA_CNTRL_MACHINE(_arch 5 0 62200(_prcs(_simple)(_trgt(35)(36)(37)(38)(40))(_sens(34)(43)(51)(52)(63)(5)(7)(8)(9)(27)))))
			(REGISTER_STATE(_arch 6 0 62314(_prcs(_trgt(34))(_sens(0)(35)(1))(_dssslsensitivity 1))))
			(line__62341(_arch 7 0 62341(_assignment(_trgt(41))(_sens(33)))))
			(VERT_COUNTER(_arch 13 0 62434(_prcs(_trgt(43))(_sens(0)(37)(38)(43)(1)(31))(_dssslsensitivity 1))))
			(line__62461(_arch 14 0 62461(_assignment(_alias((horz_count)(crnt_hsize)))(_trgt(44))(_sens(32)))))
			(CHECK_ZERO_HSIZE(_arch 15 0 62468(_prcs(_trgt(54))(_sens(0)(37)(1)(32))(_dssslsensitivity 1))))
			(CHECK_ZERO_VSIZE(_arch 16 0 62486(_prcs(_trgt(53))(_sens(0)(37)(1)(31))(_dssslsensitivity 1))))
			(line__62500(_arch 17 0 62500(_assignment(_trgt(12))(_sens(53)(54)))))
			(line__62604(_arch 20 0 62604(_assignment(_trgt(46))(_sens(39)(28)))))
			(line__62608(_arch 21 0 62608(_assignment(_trgt(47))(_sens(39)(28)))))
			(CMD2STS_COUNTER(_arch 22 0 62613(_prcs(_trgt(45))(_sens(0)(45(d_7_0))(46)(47)(1)(8)(9))(_dssslsensitivity 1))))
			(line__62627(_arch 23 0 62627(_assignment(_trgt(11))(_sens(45)(55)))))
			(line__62978(_arch 56 0 62978(_assignment(_alias((fsize_mismatch_err_flag)(fsize_mismatch_err_flag_int_d2)))(_simpleassign BUF)(_trgt(13))(_sens(63)))))
			(line__62979(_arch 57 0 62979(_assignment(_alias((fsize_mismatch_err)(fsize_mismatch_err_int)))(_simpleassign BUF)(_trgt(14))(_sens(60)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.CMD_BASE_WIDTH(2 CMD_BASE_WIDTH)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.VSIZE_DWIDTH(2 VSIZE_DWIDTH)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.HSIZE_DWIDTH(2 HSIZE_DWIDTH)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.STRIDE_DWIDTH(2 STRIDE_DWIDTH)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.DATAMOVER_CMD_RSVMSB_BOFST(2 DATAMOVER_CMD_RSVMSB_BOFST)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.DATAMOVER_CMD_RSVLSB_BOFST(2 DATAMOVER_CMD_RSVLSB_BOFST)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(.(axi_vdma_pkg))(ieee(NUMERIC_STD))(ieee(std_logic_misc))(unisim(VCOMPONENTS))(lib_pkg_v1_0_2(lib_pkg)))
	(_static
		(33686018 33686018 33686018 2)
		(33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . implementation 91 -1)
)
V 000055 55 12161         1580965288040 implementation
(_unit VHDL(axi_vdma_cmdsts_if 0 63125(implementation 0 63244))
	(_version vde)
	(_time 1580965288041 2020.02.05 23:01:28)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_vdma_v6_3/hdl/axi_vdma_v6_3_rfs.vhd\))
	(_parameters tan)
	(_code b1e6b0e4b8e6eca4e7b7e4b2a5ebb4b7b0b4e7b7b2b7e5)
	(_ent
		(_time 1580965288038)
	)
	(_generate GEN_STS_EQL_TO_8 0 63385(_if 31)
		(_object
			(_prcs
				(line__63387(_arch 9 0 63387(_assignment(_alias((of_err)(_string \"0"\)))(_trgt(39)))))
				(line__63388(_arch 10 0 63388(_assignment(_alias((uf_err)(_string \"0"\)))(_trgt(38)))))
				(line__63389(_arch 11 0 63389(_assignment(_alias((undrflo_err)(_string \"0"\)))(_trgt(40)))))
				(line__63390(_arch 12 0 63390(_assignment(_alias((ovrflo_err)(_string \"0"\)))(_trgt(41)))))
				(line__63392(_arch 13 0 63392(_assignment(_alias((lsize_mismatch_err)(_string \"0"\)))(_trgt(21)))))
				(line__63393(_arch 14 0 63393(_assignment(_alias((lsize_more_mismatch_err)(_string \"0"\)))(_trgt(22)))))
				(line__63395(_arch 15 0 63395(_assignment(_trgt(23)))))
			)
		)
	)
	(_generate GEN_STS_GRTR_THAN_8 0 63402(_if 32)
		(_generate GEN_CAPTURE_HSIZE_AT_LSIZE_LESS_ERR 0 63422(_if 33)
			(_object
				(_prcs
					(S2MM_DMASR_BIT8_D1(_arch 19 0 63427(_prcs(_trgt(43))(_sens(0)(1)(18))(_dssslsensitivity 1))))
					(line__63439(_arch 20 0 63439(_assignment(_trgt(44))(_sens(43)(18)))))
					(REG_HSIZE_AT_LSIZE_LESS_ERR(_arch 21 0 63442(_prcs(_trgt(23))(_sens(0)(44)(1)(15(d_23_8)))(_dssslsensitivity 1)(_read(42)(13)(15(_range 34))(18)))))
				)
			)
		)
		(_generate GEN_NO_CAPTURE_HSIZE_AT_LSIZE_LESS_ERR 0 63460(_if 35)
			(_object
				(_prcs
					(line__63463(_arch 22 0 63463(_assignment(_trgt(23)))))
				)
			)
		)
		(_object
			(_prcs
				(line__63406(_arch 16 0 63406(_assignment(_trgt(42))(_sens(8)))))
				(line__63409(_arch 17 0 63409(_assignment(_trgt(38))(_sens(42)(13)(15(_range 36)))(_read(15(_range 37))))))
				(line__63414(_arch 18 0 63414(_assignment(_trgt(39))(_sens(42)(13)(15(31))(15(_range 38)))(_read(15(_range 39))))))
				(REG_UF_ERR(_arch 23 0 63474(_prcs(_trgt(40))(_sens(0)(36)(38)(1)(6)(7))(_dssslsensitivity 1))))
				(REG_OF_ERR(_arch 24 0 63492(_prcs(_trgt(41))(_sens(0)(36)(39)(1)(6)(7))(_dssslsensitivity 1))))
				(line__63517(_arch 25 0 63517(_assignment(_alias((lsize_mismatch_err)(undrflo_err)))(_simpleassign BUF)(_trgt(21))(_sens(40)))))
				(line__63518(_arch 26 0 63518(_assignment(_alias((lsize_more_mismatch_err)(ovrflo_err)))(_simpleassign BUF)(_trgt(22))(_sens(41)))))
			)
		)
	)
	(_generate GEN_ERR_FOR_NO_FLUSH 0 63529(_if 40)
		(_object
			(_prcs
				(line__63531(_arch 27 0 63531(_assignment(_trgt(37))(_sens(33)(34)(35)(19)(20)))))
			)
		)
	)
	(_generate GEN_ERR_FOR_FLUSH 0 63544(_if 41)
		(_object
			(_prcs
				(line__63546(_arch 28 0 63546(_assignment(_trgt(37))(_sens(33)(34)(35)(19)))))
			)
		)
	)
	(_object
		(_type(_int ~INTEGER~range~32~to~64~12 0 63127(_scalar (_to i 32 i 64))))
		(_gen(_int C_M_AXI_ADDR_WIDTH 0 0 63127 \32\ (_ent gms((i 32)))))
		(_gen(_int C_DM_STATUS_WIDTH -1 0 63130 \8\ (_ent gms((i 8)))))
		(_type(_int ~INTEGER~range~0~to~1~12 0 63134(_scalar (_to i 0 i 1))))
		(_gen(_int C_INCLUDE_MM2S 1 0 63134 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~121 0 63137(_scalar (_to i 0 i 1))))
		(_gen(_int C_INCLUDE_S2MM 2 0 63137 \1\ (_ent gms((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~122 0 63140(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_DEBUG_ALL 3 0 63140 \1\ (_ent gms((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~123 0 63143(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_DEBUG_INFO_0 4 0 63143 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~124 0 63145(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_DEBUG_INFO_1 5 0 63145 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~125 0 63147(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_DEBUG_INFO_2 6 0 63147 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~126 0 63149(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_DEBUG_INFO_3 7 0 63149 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~127 0 63151(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_DEBUG_INFO_4 8 0 63151 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~128 0 63153(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_DEBUG_INFO_5 9 0 63153 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~129 0 63155(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_DEBUG_INFO_6 10 0 63155 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~1210 0 63157(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_DEBUG_INFO_7 11 0 63157 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~1211 0 63159(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_DEBUG_INFO_8 12 0 63159 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~1212 0 63161(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_DEBUG_INFO_9 13 0 63161 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~1213 0 63163(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_DEBUG_INFO_10 14 0 63163 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~1214 0 63165(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_DEBUG_INFO_11 15 0 63165 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~1215 0 63167(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_DEBUG_INFO_12 16 0 63167 \1\ (_ent gms((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~1216 0 63169(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_DEBUG_INFO_13 17 0 63169 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~1217 0 63171(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_DEBUG_INFO_14 18 0 63171 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~1218 0 63173(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_DEBUG_INFO_15 19 0 63173 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~1219 0 63176(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_FLUSH_ON_FSYNC 20 0 63176 \0\ (_ent gms((i 0)))))
		(_port(_int prmry_aclk -2 0 63186(_ent(_in)(_event))))
		(_port(_int prmry_resetn -2 0 63187(_ent(_in))))
		(_port(_int cmnd_wr -2 0 63190(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_M_AXI_ADDR_WIDTH+CMD_BASE_WIDTH}-1~downto~0}~12 0 63191(_array -2((_dto c 42 i 0)))))
		(_port(_int cmnd_data 21 0 63191(_ent(_in))))
		(_port(_int cmnd_pending -2 0 63193(_ent(_out))))
		(_port(_int sts_received -2 0 63194(_ent(_out))))
		(_port(_int halt -2 0 63195(_ent(_in))))
		(_port(_int stop -2 0 63196(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{HSIZE_DWIDTH-1~downto~0}~12 0 63197(_array -2((_dto i 15 i 0)))))
		(_port(_int crnt_hsize 22 0 63197(_ent(_in))))
		(_port(_int dmasr_halt -2 0 63199(_ent(_in))))
		(_port(_int s_axis_cmd_tvalid -2 0 63202(_ent(_out))))
		(_port(_int s_axis_cmd_tready -2 0 63203(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_M_AXI_ADDR_WIDTH+CMD_BASE_WIDTH}-1~downto~0}~1221 0 63204(_array -2((_dto c 43 i 0)))))
		(_port(_int s_axis_cmd_tdata 23 0 63204(_ent(_out))))
		(_port(_int m_axis_sts_tvalid -2 0 63208(_ent(_in))))
		(_port(_int m_axis_sts_tready -2 0 63209(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_DM_STATUS_WIDTH-1~downto~0}~12 0 63210(_array -2((_dto c 44 i 0)))))
		(_port(_int m_axis_sts_tdata 24 0 63210(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_DM_STATUS_WIDTH/8}-1~downto~0}~12 0 63212(_array -2((_dto c 45 i 0)))))
		(_port(_int m_axis_sts_tkeep 25 0 63212(_ent(_in))))
		(_port(_int s2mm_fsize_more_or_sof_late -2 0 63215(_ent(_in))))
		(_port(_int s2mm_dmasr_lsize_less_err -2 0 63216(_ent(_in))))
		(_port(_int zero_size_err -2 0 63219(_ent(_in))))
		(_port(_int fsize_mismatch_err -2 0 63221(_ent(_in))))
		(_port(_int lsize_mismatch_err -2 0 63222(_ent(_out))))
		(_port(_int lsize_more_mismatch_err -2 0 63223(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 63225(_array -2((_dto i 15 i 0)))))
		(_port(_int capture_hsize_at_uf_err 26 0 63225(_ent(_out))))
		(_port(_int err -2 0 63228(_ent(_in))))
		(_port(_int done -2 0 63229(_ent(_out))))
		(_port(_int err_o -2 0 63230(_ent(_out))))
		(_port(_int interr_minus_frame_errors -2 0 63231(_ent(_out))))
		(_port(_int interr -2 0 63232(_ent(_out))))
		(_port(_int slverr -2 0 63233(_ent(_out))))
		(_port(_int decerr -2 0 63234(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 63235(_array -2((_dto i 3 i 0)))))
		(_port(_int tag 27 0 63235(_ent(_out))))
		(_cnst(_int BRCVD_MSB_BIT -1 0 63259(_arch gms(_code 46))))
		(_cnst(_int BRCVD_LSB_BIT -1 0 63261(_arch gms(_code 47))))
		(_type(_int ~STD_LOGIC_VECTOR{22-HSIZE_DWIDTH~downto~0}~13 0 63263(_array -2((_dto i 6 i 0)))))
		(_cnst(_int PAD_HSIZE 28 0 63263(_arch((_others(i 2))))))
		(_sig(_int sts_tready -2 0 63268(_arch(_uni((i 2))))))
		(_sig(_int slverr_i -2 0 63269(_arch(_uni((i 2))))))
		(_sig(_int decerr_i -2 0 63270(_arch(_uni((i 2))))))
		(_sig(_int interr_i -2 0 63271(_arch(_uni((i 2))))))
		(_sig(_int err_i -2 0 63272(_arch(_uni((i 2))))))
		(_sig(_int err_or -2 0 63273(_arch(_uni((i 2))))))
		(_sig(_int uf_err -2 0 63274(_arch(_uni((i 2))))))
		(_sig(_int of_err -2 0 63275(_arch(_uni((i 2))))))
		(_sig(_int undrflo_err -2 0 63276(_arch(_uni((i 2))))))
		(_sig(_int ovrflo_err -2 0 63277(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{22~downto~0}~13 0 63278(_array -2((_dto i 22 i 0)))))
		(_sig(_int ext_crnt_hsize 29 0 63278(_arch(_uni((_others(i 2)))))))
		(_sig(_int s2mm_dmasr_lsize_less_err_d1 -2 0 63279(_arch(_uni((i 2))))))
		(_sig(_int s2mm_dmasr_lsize_less_err_fe -2 0 63280(_arch(_uni((i 2))))))
		(_prcs
			(line__63288(_arch 0 0 63288(_assignment(_alias((slverr)(slverr_i)))(_simpleassign BUF)(_trgt(29))(_sens(33)))))
			(line__63289(_arch 1 0 63289(_assignment(_alias((decerr)(decerr_i)))(_simpleassign BUF)(_trgt(30))(_sens(34)))))
			(line__63291(_arch 2 0 63291(_assignment(_trgt(27))(_sens(35)(19)))))
			(line__63293(_arch 3 0 63293(_assignment(_trgt(28))(_sens(35)(17)(19)(20)))))
			(line__63299(_arch 4 0 63299(_assignment(_trgt(5))(_sens(32)(13)))))
			(GEN_DATAMOVER_CMND(_arch 5 0 63310(_prcs(_trgt(4)(10)(12))(_sens(0)(1)(2)(3)(6)(9)(11))(_dssslsensitivity 1))))
			(REG_STS_READY(_arch 6 0 63336(_prcs(_trgt(32))(_sens(0)(1))(_dssslsensitivity 1))))
			(line__63348(_arch 7 0 63348(_assignment(_alias((m_axis_sts_tready)(sts_tready)))(_simpleassign BUF)(_trgt(14))(_sens(32)))))
			(DATAMOVER_STS(_arch 8 0 63353(_prcs(_trgt(33)(34)(35)(25)(31))(_sens(0)(1)(13)(15(d_3_0))(15(4))(15(5))(15(6))(15(7)))(_dssslsensitivity 1))))
			(ERR_PROCESS(_arch 29 0 63554(_prcs(_trgt(36))(_sens(0)(1))(_dssslsensitivity 1)(_read(37)))))
			(line__63567(_arch 30 0 63567(_assignment(_alias((err_o)(err_i)))(_simpleassign BUF)(_trgt(26))(_sens(36)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.CMD_BASE_WIDTH(2 CMD_BASE_WIDTH)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.HSIZE_DWIDTH(2 HSIZE_DWIDTH)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.BUFFER_LENGTH_WIDTH(2 BUFFER_LENGTH_WIDTH)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.DATAMOVER_STS_CMDDONE_BIT(2 DATAMOVER_STS_CMDDONE_BIT)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.DATAMOVER_STS_SLVERR_BIT(2 DATAMOVER_STS_SLVERR_BIT)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.DATAMOVER_STS_DECERR_BIT(2 DATAMOVER_STS_DECERR_BIT)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.DATAMOVER_STS_INTERR_BIT(2 DATAMOVER_STS_INTERR_BIT)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.DATAMOVER_STS_TAGMSB_BIT(2 DATAMOVER_STS_TAGMSB_BIT)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.DATAMOVER_STS_TAGLSB_BIT(2 DATAMOVER_STS_TAGLSB_BIT)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.DATAMOVER_STS_TLAST_BIT(2 DATAMOVER_STS_TLAST_BIT)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(axi_vdma_pkg))(ieee(NUMERIC_STD))(ieee(std_logic_misc))(unisim(VCOMPONENTS)))
	(_static
		(33686018)
		(33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . implementation 48 -1)
)
V 000055 55 3052          1580965288050 implementation
(_unit VHDL(axi_vdma_sts_mngr 0 63713(implementation 0 63751))
	(_version vde)
	(_time 1580965288051 2020.02.05 23:01:28)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_vdma_v6_3/hdl/axi_vdma_v6_3_rfs.vhd\))
	(_parameters tan)
	(_code b1e6b0e4b8e6eca4b2b7a7ebe4b7e5b7b0b4e7b6b2)
	(_ent
		(_time 1580965288048)
	)
	(_object
		(_port(_int prmry_aclk -1 0 63716(_ent(_in)(_event))))
		(_port(_int prmry_resetn -1 0 63717(_ent(_in))))
		(_port(_int run_stop -1 0 63720(_ent(_in))))
		(_port(_int regdir_idle -1 0 63721(_ent(_in))))
		(_port(_int ftch_idle -1 0 63722(_ent(_in))))
		(_port(_int cmnd_idle -1 0 63723(_ent(_in))))
		(_port(_int sts_idle -1 0 63724(_ent(_in))))
		(_port(_int line_buffer_empty -1 0 63725(_ent(_in))))
		(_port(_int dwidth_fifo_pipe_empty -1 0 63726(_ent(_in))))
		(_port(_int video_prmtrs_valid -1 0 63727(_ent(_in))))
		(_port(_int prmtr_update_complete -1 0 63728(_ent(_in))))
		(_port(_int stop -1 0 63731(_ent(_in))))
		(_port(_int halt -1 0 63732(_ent(_in))))
		(_port(_int halt_cmplt -1 0 63733(_ent(_in))))
		(_port(_int all_idle -1 0 63736(_ent(_out))))
		(_port(_int ftchcmdsts_idle -1 0 63737(_ent(_out))))
		(_port(_int cmdsts_idle -1 0 63738(_ent(_out))))
		(_port(_int halted_clr -1 0 63739(_ent(_out))))
		(_port(_int halted_set -1 0 63740(_ent(_out))))
		(_port(_int idle_set -1 0 63741(_ent(_out))))
		(_port(_int idle_clr -1 0 63742(_ent(_out))))
		(_sig(_int all_is_idle -1 0 63770(_arch(_uni((i 2))))))
		(_sig(_int ftch_idle_d1 -1 0 63771(_arch(_uni((i 2))))))
		(_sig(_int ftch_idle_re -1 0 63772(_int(_uni((i 2))))))
		(_sig(_int ftch_idle_fe -1 0 63773(_int(_uni((i 2))))))
		(_sig(_int datamover_idle -1 0 63774(_arch(_uni((i 2))))))
		(_sig(_int halted_set_i -1 0 63776(_arch(_uni((i 2))))))
		(_prcs
			(ALL_IDLE_PROCESS(_arch 0 0 63788(_prcs(_trgt(14))(_sens(0)(1)(3)(4)(5)(6)(7)(8)(9)(10))(_dssslsensitivity 1))))
			(line__63820(_arch 1 0 63820(_assignment(_trgt(15))(_sens(4)(5)(6)))))
			(line__63825(_arch 2 0 63825(_assignment(_trgt(16))(_sens(5)(6)))))
			(DATAMOVER_IDLE_PROCESS(_arch 3 0 63844(_prcs(_trgt(25))(_sens(0)(1)(2)(12)(13))(_dssslsensitivity 1))))
			(line__63868(_arch 4 0 63868(_assignment(_trgt(21))(_sens(4)(5)(6)(7)(8)))))
			(HALT_PROCESS(_arch 5 0 63874(_prcs(_trgt(26))(_sens(0)(21)(25)(1)(2))(_dssslsensitivity 1))))
			(line__63889(_arch 6 0 63889(_assignment(_alias((halted_set)(halted_set_i)))(_simpleassign BUF)(_trgt(18))(_sens(26)))))
			(NOT_HALTED_PROCESS(_arch 7 0 63894(_prcs(_trgt(17))(_sens(0)(1)(2))(_dssslsensitivity 1))))
			(IDLE_REG_PROCESS(_arch 8 0 63910(_prcs(_trgt(22))(_sens(0)(1)(4))(_dssslsensitivity 1))))
			(line__63925(_arch 9 0 63925(_assignment(_trgt(19))(_sens(22)(2)(4)))))
			(line__63926(_arch 10 0 63926(_assignment(_trgt(20))(_sens(22)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_misc))(unisim(VCOMPONENTS))(.(axi_vdma_pkg)))
	(_model . implementation 11 -1)
)
V 000055 55 42072         1580965288071 implementation
(_unit VHDL(axi_vdma_mngr 0 64074(implementation 0 64367))
	(_version vde)
	(_time 1580965288072 2020.02.05 23:01:28)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_vdma_v6_3/hdl/axi_vdma_v6_3_rfs.vhd\))
	(_parameters tan)
	(_code d186d082d8868cc487ded086c58bd4d7d0d487d785d784)
	(_ent
		(_time 1580965288057)
	)
	(_generate GEN_FRMSTORE_EXTFSYNC 0 64546(_if 100)
		(_object
			(_prcs
				(REG_IDLE_RE(_arch 15 0 64549(_prcs(_trgt(137))(_sens(0)(139)(1))(_dssslsensitivity 1))))
				(line__64560(_arch 16 0 64560(_assignment(_trgt(138))(_sens(137)(139)))))
				(LATE_IDLE_CASE(_arch 17 0 64565(_prcs(_trgt(140))(_sens(0)(112)(138)(1))(_dssslsensitivity 1)(_read(139)(53)))))
				(S_H_FRAME(_arch 18 0 64579(_prcs(_trgt(135))(_sens(0)(125)(1))(_dssslsensitivity 1)(_read(53)))))
				(line__64638(_arch 19 0 64638(_assignment(_alias((frmstr_err_addr)(frame_number_i)))(_trgt(47))(_sens(125)))))
				(line__64639(_arch 20 0 64639(_assignment(_alias((update_frmstore)(_string \"1"\)))(_trgt(46)))))
			)
		)
	)
	(_generate GEN_FRMSTORE_INTFSYNC 0 64644(_if 101)
		(_object
			(_prcs
				(line__64646(_arch 21 0 64646(_assignment(_alias((frmstr_err_addr)(frame_number_i)))(_trgt(47))(_sens(125)))))
				(line__64647(_arch 22 0 64647(_assignment(_alias((update_frmstore)(_string \"1"\)))(_trgt(46)))))
				(line__64648(_arch 23 0 64648(_assignment(_trgt(135)))))
			)
		)
	)
	(_generate DYNAMIC_SLAVE_MODE_FRAME_CNT 0 64677(_if 102)
		(_generate DS_GEN_FSTORE_GRTR_ONE 0 64755(_if 103)
			(_object
				(_prcs
					(DS_REG_EXT_FRM_NUMBER(_arch 30 0 64759(_prcs(_trgt(149))(_sens(0)(127)(1))(_dssslsensitivity 1))))
				)
			)
		)
		(_generate DS_GEN_FSTORE_EQL_ONE 0 64772(_if 104)
			(_object
				(_prcs
					(line__64774(_arch 31 0 64774(_assignment(_alias((reg_frame_number_ds)(slv_frame_ref_out)))(_trgt(149))(_sens(127)))))
				)
			)
		)
		(_object
			(_type(_int ~NATURAL~range~FRAME_NUMBER_WIDTH-1~downto~0~135 0 64678(_scalar (_dto i 4 i 0))))
			(_type(_int ~STD_LOGIC_VECTOR{FRAME_NUMBER_WIDTH-1~downto~0}~136 0 64678(_array -3((_dto i 4 i 0)))))
			(_sig(_int reg_frame_number_ds 64 0 64678(_arch(_uni((_others(i 2)))))))
			(_sig(_int rst_to_frame_zero -3 0 64679(_arch(_uni((i 2))))))
			(_sig(_int valid_frame_sync_d1 -3 0 64680(_arch(_uni((i 2))))))
			(_prcs
				(line__64684(_arch 26 0 64684(_assignment(_alias((flag_to_repeat_after_fsize_less_err)(_string \"0"\)))(_trgt(148)))))
				(DS_REG_VALID_FSYNC_OUT(_arch 27 0 64688(_prcs(_trgt(129)(151)(48))(_sens(0)(128)(129)(151)(1))(_dssslsensitivity 1))))
				(DS_PROCESS_TSTVECTOR_REG(_arch 28 0 64714(_prcs(_trgt(131)(132)(70))(_sens(0)(112)(131)(132)(1)(53))(_dssslsensitivity 1))))
				(DS_TSTVECT_FRM_OUT(_arch 29 0 64738(_prcs(_trgt(71))(_sens(0)(125)(1))(_dssslsensitivity 1)(_read(7)))))
				(DS_TSTVECT_FTPTR_OUT(_arch 32 0 64783(_prcs(_trgt(72))(_sens(0)(149(d_4_0))(1))(_dssslsensitivity 1)(_read(7)))))
				(line__64805(_arch 33 0 64805(_assignment(_trgt(150))(_sens(130)(7)(9)(54)))))
				(DS_REG_DELAY_FSYNC(_arch 34 0 64812(_prcs(_trgt(141)(142))(_sens(0)(141)(1)(53))(_dssslsensitivity 1))))
				(DS_REG_FRAME_COUNT(_arch 35 0 64826(_prcs(_simple)(_trgt(125))(_sens(0))(_read(125)(129)(145)(148)(149(d_4_0))(150)(1)(9)(42)(54)))))
				(line__64871(_arch 36 0 64871(_assignment(_alias((frame_number)(frame_number_i)))(_trgt(20))(_sens(125)))))
				(line__64876(_arch 37 0 64876(_assignment(_alias((mstr_frame_ref_in)(frame_number_i)))(_trgt(126))(_sens(125)))))
				(REG_CURR_FRM_NUMBER(_arch 38 0 64879(_prcs(_trgt(18))(_sens(0)(125)(1))(_dssslsensitivity 1))))
				(REG_PAIR_FRM_NUMBER(_arch 39 0 64893(_prcs(_trgt(19))(_sens(0)(127)(1))(_dssslsensitivity 1))))
			)
		)
	)
	(_generate SLAVE_MODE_FRAME_CNT 0 64915(_if 105)
		(_generate GEN_FSTORE_GRTR_ONE 0 64998(_if 106)
			(_object
				(_prcs
					(line__65004(_arch 44 0 65004(_assignment(_trgt(156))(_sens(127)))))
					(line__65005(_arch 45 0 65005(_assignment(_trgt(157))(_sens(123)))))
					(line__65006(_arch 46 0 65006(_assignment(_trgt(158))(_sens(58)))))
					(line__65011(_arch 47 0 65011(_assignment(_trgt(153))(_sens(156)(157)))))
					(line__65019(_arch 48 0 65019(_assignment(_trgt(152))(_sens(156)(157)(158)))))
					(REG_EXT_FRM_NUMBER(_arch 49 0 65024(_prcs(_trgt(154)(155))(_sens(0)(152)(153)(156)(1)(58))(_dssslsensitivity 1))))
				)
			)
		)
		(_generate GEN_FSTORE_EQL_ONE 0 65047(_if 107)
			(_object
				(_prcs
					(line__65049(_arch 50 0 65049(_assignment(_alias((reg_frame_number_grtr)(ext_slv_frmref)))(_trgt(154))(_sens(156)))))
					(line__65050(_arch 51 0 65050(_assignment(_alias((reg_frame_number_lesr)(ext_slv_frmref)))(_trgt(155))(_sens(156)))))
				)
			)
		)
		(_object
			(_type(_int ~NATURAL~range~NUM_FRM_STORE_WIDTH-1~downto~0~139 0 64916(_scalar (_dto i 5 i 0))))
			(_type(_int ~STD_LOGIC_VECTOR{NUM_FRM_STORE_WIDTH-1~downto~0}~1310 0 64916(_array -3((_dto i 5 i 0)))))
			(_cnst(_int ONE_FSTORE 66 0 64916(_arch gms(_code 108))))
			(_type(_int ~NATURAL~range~NUM_FRM_STORE_WIDTH~downto~0~13 0 64918(_scalar (_dto i 6 i 0))))
			(_type(_int ~STD_LOGIC_VECTOR{NUM_FRM_STORE_WIDTH~downto~0}~13 0 64918(_array -3((_dto i 6 i 0)))))
			(_sig(_int ext_frame_number_grtr 68 0 64918(_arch(_uni((_others(i 2)))))))
			(_sig(_int ext_frame_number_lesr 68 0 64919(_arch(_uni((_others(i 2)))))))
			(_sig(_int reg_frame_number_grtr 68 0 64920(_arch(_uni((_others(i 2)))))))
			(_sig(_int reg_frame_number_lesr 68 0 64921(_arch(_uni((_others(i 2)))))))
			(_sig(_int ext_slv_frmref 68 0 64922(_arch(_uni((_others(i 2)))))))
			(_sig(_int ext_crnt_frmdly 68 0 64923(_arch(_uni((_others(i 2)))))))
			(_sig(_int ext_num_fstore 68 0 64924(_arch(_uni((_others(i 2)))))))
			(_sig(_int rst_to_frame_zero -3 0 64925(_arch(_uni((i 2))))))
			(_sig(_int valid_frame_sync_d1 -3 0 64926(_arch(_uni((i 2))))))
			(_prcs
				(line__64929(_arch 40 0 64929(_assignment(_alias((flag_to_repeat_after_fsize_less_err)(_string \"0"\)))(_trgt(148)))))
				(S_REG_VALID_FSYNC_OUT(_arch 41 0 64934(_prcs(_trgt(129)(160)(48))(_sens(0)(128)(129)(160)(1))(_dssslsensitivity 1))))
				(S_PROCESS_TSTVECTOR_REG(_arch 42 0 64959(_prcs(_trgt(131)(132)(70))(_sens(0)(112)(131)(132)(1)(53))(_dssslsensitivity 1))))
				(S_TSTVECT_FRM_OUT(_arch 43 0 64980(_prcs(_trgt(71))(_sens(0)(125)(1))(_dssslsensitivity 1)(_read(7)))))
				(S_TSTVECT_FTPTR_OUT(_arch 52 0 65071(_prcs(_trgt(72))(_sens(0)(123)(127)(154(d_4_0))(155(d_4_0))(1))(_dssslsensitivity 1)(_read(7)))))
				(line__65099(_arch 53 0 65099(_assignment(_trgt(159))(_sens(130)(7)(9)(54)))))
				(REG_DELAY_FSYNC(_arch 54 0 65106(_prcs(_trgt(141)(142))(_sens(0)(141)(1)(53))(_dssslsensitivity 1))))
				(REG_FRAME_COUNT(_arch 55 0 65120(_prcs(_simple)(_trgt(125))(_sens(0))(_read(123)(125)(127)(129)(142)(145)(148)(154(d_4_0))(155(d_4_0))(159)(1)(9)(42)(54)))))
				(line__65167(_arch 56 0 65167(_assignment(_alias((frame_number)(frame_number_i)))(_trgt(20))(_sens(125)))))
				(line__65173(_arch 57 0 65173(_assignment(_alias((mstr_frame_ref_in)(frame_number_i)))(_trgt(126))(_sens(125)))))
				(REG_CURR_FRM_NUMBER(_arch 58 0 65179(_prcs(_trgt(18))(_sens(0)(125)(1))(_dssslsensitivity 1))))
				(REG_PAIR_FRM_NUMBER(_arch 59 0 65193(_prcs(_trgt(19))(_sens(0)(127)(1))(_dssslsensitivity 1))))
			)
		)
	)
	(_generate DYNAMIC_MASTER_MODE_FRAME_CNT 0 65212(_if 109)
		(_generate DM_GEN_FSTORE_GRTR_TWO 0 65300(_if 110)
			(_object
				(_prcs
					(DM_REG_FRAME_COUNT(_arch 63 0 65306(_prcs(_simple)(_trgt(125))(_sens(0))(_read(125)(127)(129)(130)(133)(134)(145)(146)(148)(1)(7)(8)(9)(42)(54)))))
				)
			)
		)
		(_generate DM_GEN_FSTORES_EQL_TWO 0 65363(_if 111)
			(_object
				(_prcs
					(DM_REG_FRAME_COUNT(_arch 64 0 65369(_prcs(_simple)(_trgt(125))(_sens(0))(_read(125)(127)(129)(130)(133)(134)(146)(148)(1)(7)(8)(9)(42)(54)))))
				)
			)
		)
		(_generate DM_GEN_FSTORES_EQL_ONE 0 65428(_if 112)
			(_object
				(_prcs
					(line__65431(_arch 65 0 65431(_assignment(_trgt(125)))))
				)
			)
		)
		(_generate DM_GEN_REPEAT_FRM_FSIZE_LESS_ERR_SOF 0 65436(_if 113)
			(_object
				(_prcs
					(DM_REPEAT_EN_FSIZE_LESS_ERR_FLAG(_arch 66 0 65439(_prcs(_trgt(148))(_sens(0)(129)(1))(_dssslsensitivity 1)(_read(105)))))
				)
			)
		)
		(_generate DM_GEN_REPEAT_FRM_FSIZE_LESS_ERR_NO_SOF 0 65451(_if 114)
			(_object
				(_prcs
					(line__65454(_arch 67 0 65454(_assignment(_alias((flag_to_repeat_after_fsize_less_err)(_string \"0"\)))(_trgt(148)))))
				)
			)
		)
		(_object
			(_sig(_int valid_frame_sync_d1 -3 0 65213(_arch(_uni((i 2))))))
			(_prcs
				(DM_REG_VALID_FSYNC_OUT(_arch 60 0 65222(_prcs(_trgt(129)(161)(48))(_sens(0)(128)(129)(161)(1))(_dssslsensitivity 1))))
				(DM_PROCESS_TSTVECTOR_REG(_arch 61 0 65255(_prcs(_trgt(131)(132)(70))(_sens(0)(112)(131)(132)(1)(53))(_dssslsensitivity 1))))
				(DM_TSTVECT_FRM_OUT(_arch 62 0 65271(_prcs(_trgt(71))(_sens(0)(125)(1))(_dssslsensitivity 1)(_read(7)))))
				(DM_REPEAT_FRAME_PROCESS(_arch 68 0 65467(_prcs(_trgt(133)(134))(_sens(0)(105)(106)(107)(125)(129)(135)(148)(1))(_dssslsensitivity 1))))
				(line__65504(_arch 69 0 65504(_assignment(_alias((mstr_frame_ref_in)(dm_prev_frame_number)))(_trgt(126))(_sens(136)))))
				(line__65507(_arch 70 0 65507(_assignment(_alias((frame_number)(frame_number_i)))(_trgt(20))(_sens(125)))))
				(DM_TSTVECT_FTPTR_OUT(_arch 71 0 65516(_prcs(_trgt(72))(_sens(0)(127)(1))(_dssslsensitivity 1)(_read(7)))))
				(DM_PREV_FRAME(_arch 72 0 65533(_prcs(_trgt(136))(_sens(0)(125)(1))(_dssslsensitivity 1)(_read(129)(133)(148)(8)))))
				(REG_CURR_FRM_NUMBER(_arch 73 0 65549(_prcs(_trgt(18))(_sens(0)(125)(1))(_dssslsensitivity 1))))
				(REG_PAIR_FRM_NUMBER(_arch 74 0 65563(_prcs(_trgt(19))(_sens(0)(127)(1))(_dssslsensitivity 1))))
			)
		)
	)
	(_generate MASTER_MODE_FRAME_CNT 0 65582(_if 115)
		(_generate GEN_REPEAT_FRM_FSIZE_LESS_ERR_SOF 0 65730(_if 116)
			(_object
				(_prcs
					(REPEAT_EN_FSIZE_LESS_ERR_FLAG(_arch 79 0 65733(_prcs(_trgt(148))(_sens(0)(129)(1))(_dssslsensitivity 1)(_read(105)))))
				)
			)
		)
		(_generate GEN_REPEAT_FRM_FSIZE_LESS_ERR_NO_SOF 0 65745(_if 117)
			(_object
				(_prcs
					(line__65748(_arch 80 0 65748(_assignment(_alias((flag_to_repeat_after_fsize_less_err)(_string \"0"\)))(_trgt(148)))))
				)
			)
		)
		(_object
			(_sig(_int valid_frame_sync_d1 -3 0 65583(_arch(_uni((i 2))))))
			(_prcs
				(M_REG_VALID_FSYNC_OUT(_arch 75 0 65593(_prcs(_trgt(129)(162)(48))(_sens(0)(128)(129)(162)(1))(_dssslsensitivity 1))))
				(M_TSTVECT_FRM_OUT(_arch 76 0 65638(_prcs(_trgt(71))(_sens(0)(125)(1))(_dssslsensitivity 1)(_read(7)))))
				(M_PROCESS_TSTVECTOR_REG(_arch 77 0 65652(_prcs(_trgt(131)(132)(70))(_sens(0)(112)(131)(132)(1)(53))(_dssslsensitivity 1))))
				(REG_FRAME_COUNT(_arch 78 0 65688(_prcs(_simple)(_trgt(125))(_sens(0))(_read(112)(125)(129)(130)(133)(134)(145)(148)(1)(7)(8)(42)(54)))))
				(REPEAT_FRAME_PROCESS(_arch 81 0 65764(_prcs(_trgt(133)(134))(_sens(0)(105)(106)(107)(125)(129)(135)(148)(1))(_dssslsensitivity 1))))
				(line__65802(_arch 82 0 65802(_assignment(_alias((mstr_frame_ref_in)(frame_number_i)))(_trgt(126))(_sens(125)))))
				(line__65805(_arch 83 0 65805(_assignment(_alias((frame_number)(frame_number_i)))(_trgt(20))(_sens(125)))))
				(line__65808(_arch 84 0 65808(_assignment(_trgt(72)))))
				(REG_CURR_FRM_NUMBER(_arch 85 0 65815(_prcs(_trgt(18))(_sens(0)(125)(1))(_dssslsensitivity 1))))
				(line__65828(_arch 86 0 65828(_assignment(_trgt(19)))))
			)
		)
	)
	(_inst I_SM 0 65894(_ent . axi_vdma_sm)
		(_gen
			((C_INCLUDE_SF)(_code 118))
			((C_USE_FSYNC)(_code 119))
			((C_ENABLE_FLUSH_ON_FSYNC)(_code 120))
			((C_M_AXI_ADDR_WIDTH)(_code 121))
			((C_EXTEND_DM_COMMAND)(_code 122))
			((C_PRMY_CMDFIFO_DEPTH)(_code 123))
			((C_PRMRY_IS_ACLK_ASYNC)(_code 124))
			((C_S2MM_SOF_ENABLE)(_code 125))
			((C_MM2S_SOF_ENABLE)(_code 126))
			((C_ENABLE_VERT_FLIP)(_code 127))
			((C_INCLUDE_MM2S)(_code 128))
			((C_INCLUDE_S2MM)(_code 129))
		)
		(_port
			((prmry_aclk)(prmry_aclk))
			((prmry_resetn)(prmry_resetn))
			((scndry_aclk)(scndry_aclk))
			((scndry_resetn)(scndry_resetn))
			((frame_sync)(frame_sync))
			((video_prmtrs_valid)(video_prmtrs_valid))
			((packet_sof)(packet_sof))
			((run_stop)(run_stop))
			((stop)(stop_i))
			((halt)(halt))
			((cmnd_idle)(cmnd_idle))
			((sts_idle)(sts_idle))
			((zero_size_err)(zero_size_err))
			((fsize_mismatch_err_flag)(fsize_mismatch_err_flag_i))
			((fsize_mismatch_err)(fsize_mismatch_err_i))
			((s2mm_fsize_mismatch_err_s)(s2mm_fsize_mismatch_err_s))
			((mm2s_fsize_mismatch_err_s)(mm2s_fsize_mismatch_err_s))
			((mm2s_fsize_mismatch_err_m)(mm2s_fsize_mismatch_err_m))
			((all_lines_xfred)(all_lines_xfred))
			((all_lasts_rcvd)(all_lasts_rcvd))
			((s2mm_strm_all_lines_rcvd)(s2mm_strm_all_lines_rcvd))
			((drop_fsync_d_pulse_gen_fsize_less_err)(drop_fsync_d_pulse_gen_fsize_less_err))
			((s2mm_fsync_core)(s2mm_fsync_core))
			((s2mm_fsync_out_m)(s2mm_fsync_out_m))
			((mm2s_fsync_out_m)(mm2s_fsync_out_m))
			((cmnd_wr)(cmnd_wr))
			((cmnd_data)(cmnd_data))
			((cmnd_pending)(cmnd_pending))
			((sts_received)(sts_received))
			((vflip_sm)(vflip_mngr))
			((crnt_start_address)(crnt_start_address))
			((crnt_vsize)(crnt_vsize_i))
			((crnt_hsize)(crnt_hsize))
			((crnt_stride)(crnt_stride))
		)
	)
	(_generate GEN_SG_INTERFACE 0 65965(_if 130)
		(_inst I_SG_IF 0 65970(_ent . axi_vdma_sg_if)
			(_gen
				((C_M_AXIS_SG_TDATA_WIDTH)(_code 131))
				((C_M_AXI_SG_ADDR_WIDTH)(_code 132))
				((C_M_AXI_ADDR_WIDTH)(_code 133))
			)
			(_port
				((prmry_aclk)(prmry_aclk))
				((prmry_resetn)(prmry_resetn))
				((dmasr_halt)(dmasr_halt))
				((ftch_idle)(ftch_idle))
				((ftch_complete_clr)(ftch_complete_clr))
				((ftch_complete)(ftch_complete))
				((m_axis_ftch_tdata)(m_axis_ftch_tdata))
				((m_axis_ftch_tvalid)(m_axis_ftch_tvalid))
				((m_axis_ftch_tready)(m_axis_ftch_tready))
				((m_axis_ftch_tlast)(m_axis_ftch_tlast))
				((new_curdesc)(new_curdesc))
				((new_curdesc_wren)(new_curdesc_wren))
				((desc_data_wren)(desc_data_wren))
				((desc_strtaddress)(desc_strtaddress))
				((desc_vsize)(desc_vsize))
				((desc_hsize)(desc_hsize))
				((desc_stride)(desc_stride))
				((desc_frmdly)(desc_frmdly))
			)
		)
	)
	(_generate GEN_NO_SG_INTERFACE 0 66011(_if 134)
		(_object
			(_prcs
				(line__66015(_arch 90 0 66015(_assignment(_alias((ftch_complete)(prmtr_updt_complete)))(_simpleassign BUF)(_trgt(110))(_sens(34)))))
				(line__66018(_arch 91 0 66018(_assignment(_alias((m_axis_ftch_tready)(_string \"0"\)))(_trgt(81)))))
				(line__66019(_arch 92 0 66019(_assignment(_trgt(21)))))
				(line__66020(_arch 93 0 66020(_assignment(_alias((new_curdesc_wren)(_string \"0"\)))(_trgt(22)))))
				(line__66021(_arch 94 0 66021(_assignment(_alias((desc_data_wren)(_string \"0"\)))(_trgt(114)))))
				(line__66022(_arch 95 0 66022(_assignment(_trgt(115)))))
				(line__66023(_arch 96 0 66023(_assignment(_trgt(116)))))
				(line__66024(_arch 97 0 66024(_assignment(_trgt(117)))))
				(line__66025(_arch 98 0 66025(_assignment(_trgt(118)))))
				(line__66026(_arch 99 0 66026(_assignment(_trgt(119)))))
			)
		)
	)
	(_inst I_CMDSTS 0 66033(_ent . axi_vdma_cmdsts_if)
		(_gen
			((C_M_AXI_ADDR_WIDTH)(_code 135))
			((C_DM_STATUS_WIDTH)(_code 136))
			((C_INCLUDE_MM2S)(_code 137))
			((C_INCLUDE_S2MM)(_code 138))
			((C_ENABLE_DEBUG_ALL)(_code 139))
			((C_ENABLE_DEBUG_INFO_0)(_code 140))
			((C_ENABLE_DEBUG_INFO_1)(_code 141))
			((C_ENABLE_DEBUG_INFO_2)(_code 142))
			((C_ENABLE_DEBUG_INFO_3)(_code 143))
			((C_ENABLE_DEBUG_INFO_4)(_code 144))
			((C_ENABLE_DEBUG_INFO_5)(_code 145))
			((C_ENABLE_DEBUG_INFO_6)(_code 146))
			((C_ENABLE_DEBUG_INFO_7)(_code 147))
			((C_ENABLE_DEBUG_INFO_8)(_code 148))
			((C_ENABLE_DEBUG_INFO_9)(_code 149))
			((C_ENABLE_DEBUG_INFO_10)(_code 150))
			((C_ENABLE_DEBUG_INFO_11)(_code 151))
			((C_ENABLE_DEBUG_INFO_12)(_code 152))
			((C_ENABLE_DEBUG_INFO_13)(_code 153))
			((C_ENABLE_DEBUG_INFO_14)(_code 154))
			((C_ENABLE_DEBUG_INFO_15)(_code 155))
			((C_ENABLE_FLUSH_ON_FSYNC)(_code 156))
		)
		(_port
			((prmry_aclk)(prmry_aclk))
			((prmry_resetn)(prmry_resetn))
			((cmnd_wr)(cmnd_wr))
			((cmnd_data)(cmnd_data))
			((cmnd_pending)(cmnd_pending))
			((sts_received)(sts_received))
			((halt)(halt))
			((stop)(stop_i))
			((crnt_hsize)(crnt_hsize))
			((dmasr_halt)(dmasr_halt))
			((s_axis_cmd_tvalid)(s_axis_cmd_tvalid))
			((s_axis_cmd_tready)(s_axis_cmd_tready))
			((s_axis_cmd_tdata)(s_axis_cmd_tdata))
			((m_axis_sts_tvalid)(m_axis_sts_tvalid))
			((m_axis_sts_tready)(m_axis_sts_tready))
			((m_axis_sts_tdata)(m_axis_sts_tdata))
			((m_axis_sts_tkeep)(m_axis_sts_tkeep))
			((s2mm_fsize_more_or_sof_late)(s2mm_fsize_more_or_sof_late))
			((s2mm_dmasr_lsize_less_err)(s2mm_dmasr_lsize_less_err))
			((zero_size_err)(zero_size_err))
			((fsize_mismatch_err)(fsize_mismatch_err_i))
			((lsize_mismatch_err)(lsize_mismatch_err_i))
			((lsize_more_mismatch_err)(lsize_more_mismatch_err_i))
			((capture_hsize_at_uf_err)(capture_hsize_at_uf_err))
			((err)(err))
			((done)(done))
			((err_o)(dma_err))
			((interr_minus_frame_errors)(interr_minus_frame_errors))
			((interr)(interr))
			((slverr)(slverr))
			((decerr)(decerr))
			((tag)(tag))
		)
	)
	(_inst I_STS_MNGR 0 66110(_ent . axi_vdma_sts_mngr)
		(_port
			((prmry_aclk)(prmry_aclk))
			((prmry_resetn)(prmry_resetn))
			((run_stop)(run_stop))
			((regdir_idle)(regdir_idle))
			((ftch_idle)(ftch_idle))
			((cmnd_idle)(cmnd_idle))
			((sts_idle)(sts_idle))
			((line_buffer_empty)(line_buffer_empty))
			((dwidth_fifo_pipe_empty)(dwidth_fifo_pipe_empty))
			((video_prmtrs_valid)(video_prmtrs_valid))
			((prmtr_update_complete)(prmtr_update_complete))
			((stop)(stop_i))
			((halt)(halt))
			((halt_cmplt)(halt_cmplt))
			((all_idle)(all_idle_i))
			((ftchcmdsts_idle)(ftchcmdsts_idle))
			((cmdsts_idle)(cmdsts_idle))
			((halted_clr)(halted_clr))
			((halted_set)(halted_set))
			((idle_set)(idle_set))
			((idle_clr)(idle_clr))
		)
	)
	(_inst VIDEO_REG_I 0 66144(_ent . axi_vdma_vidreg_module)
		(_gen
			((C_INCLUDE_SG)(_code 157))
			((C_NUM_FSTORES)(_code 158))
			((C_DYNAMIC_RESOLUTION)(_code 159))
			((C_ADDR_WIDTH)(_code 160))
			((C_SELECT_XPM)(_code 161))
			((C_FAMILY)(_code 162))
		)
		(_port
			((prmry_aclk)(prmry_aclk))
			((prmry_resetn)(prmry_resetn))
			((run_stop)(run_stop))
			((dmasr_halt)(dmasr_halt))
			((ftch_idle)(ftch_idle))
			((tailpntr_updated)(tailpntr_updated))
			((frame_number)(frame_number_i))
			((num_fstore_minus1)(num_fstore_minus1))
			((frame_sync)(frame_sync))
			((ftch_complete)(ftch_complete))
			((ftch_complete_clr)(ftch_complete_clr))
			((parameter_update)(parameter_update))
			((video_prmtrs_valid)(video_prmtrs_valid))
			((prmtr_update_complete)(prmtr_update_complete))
			((reg_module_vsize)(reg_module_vsize))
			((reg_module_hsize)(reg_module_hsize))
			((reg_module_stride)(reg_module_stride))
			((reg_module_frmdly)(reg_module_frmdly))
			((reg_module_strt_addr)(reg_module_strt_addr))
			((desc_data_wren)(desc_data_wren))
			((desc_strtaddress)(desc_strtaddress))
			((desc_vsize)(desc_vsize))
			((desc_hsize)(desc_hsize))
			((desc_stride)(desc_stride))
			((desc_frmdly)(desc_frmdly))
			((crnt_vsize)(crnt_vsize_i))
			((crnt_hsize)(crnt_hsize))
			((crnt_stride)(crnt_stride))
			((crnt_frmdly)(crnt_frmdly))
			((crnt_start_address)(crnt_start_address))
		)
	)
	(_inst VIDEO_GENLOCK_I 0 66200(_ent . axi_vdma_genlock_mngr)
		(_gen
			((C_GENLOCK_MODE)(_code 163))
			((C_GENLOCK_NUM_MASTERS)(_code 164))
			((C_INTERNAL_GENLOCK_ENABLE)(_code 165))
			((C_NUM_FSTORES)(_code 166))
		)
		(_port
			((prmry_aclk)(prmry_aclk))
			((prmry_resetn)(prmry_resetn))
			((num_frame_store)(num_frame_store))
			((num_fstore_minus1)(num_fstore_minus1))
			((mstr_in_control)(mstr_pntr_ref))
			((genlock_select)(genlock_select))
			((frame_ptr_in)(frame_ptr_in))
			((internal_frame_ptr_in)(internal_frame_ptr_in))
			((slv_frame_ref_out)(slv_frame_ref_out))
			((fsize_mismatch_err_flag)(fsize_mismatch_err_flag_i))
			((dmasr_halt)(dmasr_halt))
			((circular_prk_mode)(circular_prk_mode))
			((mstr_frame_update)(valid_frame_sync_d2))
			((mstr_frame_ref_in)(mstr_frame_ref_in))
			((mstrfrm_tstsync_out)(mstrfrm_tstsync_out))
			((frame_ptr_out)(frame_ptr_out))
		)
	)
	(_object
		(_type(_int ~INTEGER~range~0~to~1~12 0 64076(_scalar (_to i 0 i 1))))
		(_gen(_int C_PRMRY_IS_ACLK_ASYNC 0 0 64076 \0\ (_ent((i 0)))))
		(_type(_int ~INTEGER~range~1~to~16~12 0 64083(_scalar (_to i 1 i 16))))
		(_gen(_int C_PRMY_CMDFIFO_DEPTH 1 0 64083 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~121 0 64086(_scalar (_to i 0 i 1))))
		(_gen(_int C_INCLUDE_SF 2 0 64086 \0\ (_ent((i 0)))))
		(_type(_int ~INTEGER~range~0~to~1~122 0 64091(_scalar (_to i 0 i 1))))
		(_gen(_int C_USE_FSYNC 3 0 64091 \0\ (_ent gms((i 0)))))
		(_type(_int ~INTEGER~range~0~to~1~123 0 64098(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_DEBUG_ALL 4 0 64098 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~124 0 64100(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_DEBUG_INFO_0 5 0 64100 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~125 0 64102(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_DEBUG_INFO_1 6 0 64102 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~126 0 64104(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_DEBUG_INFO_2 7 0 64104 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~127 0 64106(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_DEBUG_INFO_3 8 0 64106 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~128 0 64108(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_DEBUG_INFO_4 9 0 64108 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~129 0 64110(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_DEBUG_INFO_5 10 0 64110 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~1210 0 64112(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_DEBUG_INFO_6 11 0 64112 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~1211 0 64114(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_DEBUG_INFO_7 12 0 64114 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~1212 0 64116(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_DEBUG_INFO_8 13 0 64116 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~1213 0 64118(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_DEBUG_INFO_9 14 0 64118 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~1214 0 64120(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_DEBUG_INFO_10 15 0 64120 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~1215 0 64122(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_DEBUG_INFO_11 16 0 64122 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~1216 0 64124(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_DEBUG_INFO_12 17 0 64124 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~1217 0 64126(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_DEBUG_INFO_13 18 0 64126 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~1218 0 64128(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_DEBUG_INFO_14 19 0 64128 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~1219 0 64130(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_DEBUG_INFO_15 20 0 64130 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~1220 0 64134(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_VERT_FLIP 21 0 64134 \0\ (_ent((i 0)))))
		(_type(_int ~INTEGER~range~0~to~1~1221 0 64137(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_FLUSH_ON_FSYNC 22 0 64137 \0\ (_ent((i 0)))))
		(_type(_int ~INTEGER~range~1~to~32~12 0 64142(_scalar (_to i 1 i 32))))
		(_gen(_int C_NUM_FSTORES 23 0 64142 \1\ (_ent gms((i 1)))))
		(_type(_int ~INTEGER~range~0~to~3~12 0 64145(_scalar (_to i 0 i 3))))
		(_gen(_int C_GENLOCK_MODE 24 0 64145 \0\ (_ent gms((i 0)))))
		(_type(_int ~INTEGER~range~1~to~16~1222 0 64150(_scalar (_to i 1 i 16))))
		(_gen(_int C_GENLOCK_NUM_MASTERS 25 0 64150 \1\ (_ent gms((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~1223 0 64160(_scalar (_to i 0 i 1))))
		(_gen(_int C_DYNAMIC_RESOLUTION 26 0 64160 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~1224 0 64166(_scalar (_to i 0 i 1))))
		(_gen(_int C_INTERNAL_GENLOCK_ENABLE 27 0 64166 \0\ (_ent((i 0)))))
		(_type(_int ~INTEGER~range~0~to~1~1225 0 64171(_scalar (_to i 0 i 1))))
		(_gen(_int C_EXTEND_DM_COMMAND 28 0 64171 \0\ (_ent((i 0)))))
		(_type(_int ~INTEGER~range~0~to~1~1226 0 64178(_scalar (_to i 0 i 1))))
		(_gen(_int C_INCLUDE_SG 29 0 64178 \1\ (_ent gms((i 1)))))
		(_type(_int ~INTEGER~range~32~to~64~12 0 64183(_scalar (_to i 32 i 64))))
		(_gen(_int C_M_AXI_SG_ADDR_WIDTH 30 0 64183 \32\ (_ent gms((i 32)))))
		(_type(_int ~INTEGER~range~32~to~32~12 0 64186(_scalar (_to i 32 i 32))))
		(_gen(_int C_M_AXIS_SG_TDATA_WIDTH 31 0 64186 \32\ (_ent gms((i 32)))))
		(_type(_int ~INTEGER~range~32~to~64~1227 0 64192(_scalar (_to i 32 i 64))))
		(_gen(_int C_M_AXI_ADDR_WIDTH 32 0 64192 \32\ (_ent gms((i 32)))))
		(_gen(_int C_DM_STATUS_WIDTH -1 0 64195 \8\ (_ent gms((i 8)))))
		(_type(_int ~INTEGER~range~0~to~1~1228 0 64199(_scalar (_to i 0 i 1))))
		(_gen(_int C_S2MM_SOF_ENABLE 33 0 64199 \0\ (_ent gms((i 0)))))
		(_type(_int ~INTEGER~range~0~to~1~1229 0 64200(_scalar (_to i 0 i 1))))
		(_gen(_int C_MM2S_SOF_ENABLE 34 0 64200 \0\ (_ent gms((i 0)))))
		(_type(_int ~INTEGER~range~0~to~1~1230 0 64202(_scalar (_to i 0 i 1))))
		(_gen(_int C_INCLUDE_MM2S 35 0 64202 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~1231 0 64207(_scalar (_to i 0 i 1))))
		(_gen(_int C_INCLUDE_S2MM 36 0 64207 \1\ (_ent((i 1)))))
		(_gen(_int C_SELECT_XPM -1 0 64211 \1\ (_ent((i 1)))))
		(_type(_int ~STRING~12 0 64212(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int C_FAMILY 37 0 64212(_ent(_string \"virtex7"\))))
		(_port(_int prmry_aclk -3 0 64218(_ent(_in)(_event))))
		(_port(_int prmry_resetn -3 0 64219(_ent(_in))))
		(_port(_int soft_reset -3 0 64220(_ent(_in))))
		(_port(_int scndry_aclk -3 0 64223(_ent(_in))))
		(_port(_int scndry_resetn -3 0 64224(_ent(_in))))
		(_port(_int vflip_mngr -3 0 64225(_ent(_in))))
		(_port(_int run_stop -3 0 64229(_ent(_in))))
		(_port(_int dmasr_halt -3 0 64230(_ent(_in))))
		(_port(_int dmacr_repeat_en -3 0 64231(_ent(_in))))
		(_port(_int sync_enable -3 0 64232(_ent(_in))))
		(_port(_int regdir_idle -3 0 64233(_ent(_in))))
		(_port(_int ftch_idle -3 0 64234(_ent(_in))))
		(_port(_int halt -3 0 64235(_ent(_in))))
		(_port(_int halt_cmplt -3 0 64236(_ent(_in))))
		(_port(_int halted_clr -3 0 64237(_ent(_out))))
		(_port(_int halted_set -3 0 64238(_ent(_out))))
		(_port(_int idle_set -3 0 64239(_ent(_out))))
		(_port(_int idle_clr -3 0 64240(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{FRAME_NUMBER_WIDTH-1~downto~0}~12 0 64241(_array -3((_dto i 4 i 0)))))
		(_port(_int chnl_current_frame 38 0 64241(_ent(_out))))
		(_port(_int genlock_pair_frame 38 0 64243(_ent(_out))))
		(_port(_int frame_number 38 0 64247(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_SG_ADDR_WIDTH-1~downto~0}~12 0 64249(_array -3((_dto c 167 i 0)))))
		(_port(_int new_curdesc 39 0 64249(_ent(_out))))
		(_port(_int new_curdesc_wren -3 0 64251(_ent(_out))))
		(_port(_int stop -3 0 64252(_ent(_out))))
		(_port(_int all_idle -3 0 64253(_ent(_out))))
		(_port(_int cmdsts_idle -3 0 64254(_ent(_out))))
		(_port(_int ftchcmdsts_idle -3 0 64255(_ent(_out))))
		(_port(_int fsize_mismatch_err_flag -3 0 64256(_ent(_out))))
		(_port(_int fsize_mismatch_err -3 0 64257(_ent(_out))))
		(_port(_int lsize_mismatch_err -3 0 64258(_ent(_out))))
		(_port(_int lsize_more_mismatch_err -3 0 64259(_ent(_out))))
		(_port(_int s2mm_fsize_mismatch_err_s -3 0 64260(_ent(_out))))
		(_port(_int mm2s_fsize_mismatch_err_s -3 0 64262(_ent(_in))))
		(_port(_int mm2s_fsize_mismatch_err_m -3 0 64263(_ent(_in))))
		(_port(_int prmtr_updt_complete -3 0 64266(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{VSIZE_DWIDTH-1~downto~0}~12 0 64267(_array -3((_dto i 12 i 0)))))
		(_port(_int reg_module_vsize 40 0 64267(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{HSIZE_DWIDTH-1~downto~0}~12 0 64269(_array -3((_dto i 15 i 0)))))
		(_port(_int reg_module_hsize 41 0 64269(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{STRIDE_DWIDTH-1~downto~0}~12 0 64271(_array -3((_dto i 15 i 0)))))
		(_port(_int reg_module_stride 42 0 64271(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{FRMDLY_DWIDTH-1~downto~0}~12 0 64273(_array -3((_dto i 4 i 0)))))
		(_port(_int reg_module_frmdly 43 0 64273(_ent(_in))))
		(_type(_int ~STARTADDR_ARRAY_TYPE{0~to~C_NUM_FSTORES-1}~12 0 64275(_array -4((_to i 0 c 168)))))
		(_port(_int reg_module_strt_addr 44 0 64275(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 64277(_array -3((_dto i 3 i 0)))))
		(_port(_int mstr_pntr_ref 45 0 64277(_ent(_in))))
		(_port(_int genlock_select -3 0 64278(_ent(_in))))
		(_port(_int frame_ptr_ref 38 0 64279(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_GENLOCK_NUM_MASTERS*NUM_FRM_STORE_WIDTH}-1~downto~0}~12 0 64281(_array -3((_dto c 169 i 0)))))
		(_port(_int frame_ptr_in 46 0 64281(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NUM_FRM_STORE_WIDTH-1~downto~0}~12 0 64284(_array -3((_dto i 5 i 0)))))
		(_port(_int frame_ptr_out 47 0 64284(_ent(_out))))
		(_port(_int internal_frame_ptr_in 47 0 64286(_ent(_in))))
		(_port(_int update_frmstore -3 0 64289(_ent(_out))))
		(_port(_int frmstr_err_addr 38 0 64290(_ent(_out))))
		(_port(_int valid_frame_sync -3 0 64292(_ent(_out))))
		(_port(_int valid_frame_sync_cmb -3 0 64293(_ent(_out))))
		(_port(_int valid_video_prmtrs -3 0 64294(_ent(_out))))
		(_port(_int parameter_update -3 0 64295(_ent(_out))))
		(_port(_int tailpntr_updated -3 0 64296(_ent(_in))))
		(_port(_int frame_sync -3 0 64297(_ent(_in))))
		(_port(_int circular_prk_mode -3 0 64298(_ent(_in))))
		(_port(_int line_buffer_empty -3 0 64299(_ent(_in))))
		(_port(_int dwidth_fifo_pipe_empty -3 0 64300(_ent(_in))))
		(_port(_int crnt_vsize 40 0 64301(_ent(_out))))
		(_port(_int num_frame_store 47 0 64303(_ent(_in))))
		(_port(_int all_lines_xfred -3 0 64305(_ent(_in))))
		(_port(_int all_lasts_rcvd -3 0 64306(_ent(_in))))
		(_port(_int s2mm_strm_all_lines_rcvd -3 0 64307(_ent(_in))))
		(_port(_int drop_fsync_d_pulse_gen_fsize_less_err -3 0 64308(_ent(_in))))
		(_port(_int s2mm_fsize_more_or_sof_late -3 0 64309(_ent(_in))))
		(_port(_int s2mm_dmasr_lsize_less_err -3 0 64311(_ent(_in))))
		(_port(_int s2mm_fsync_core -3 0 64313(_ent(_in))))
		(_port(_int s2mm_fsync_out_m -3 0 64314(_ent(_in))))
		(_port(_int mm2s_fsync_out_m -3 0 64315(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 64317(_array -3((_dto i 15 i 0)))))
		(_port(_int capture_hsize_at_uf_err 48 0 64317(_ent(_out))))
		(_port(_int tstvect_err -3 0 64320(_ent(_out))))
		(_port(_int tstvect_fsync -3 0 64321(_ent(_out))))
		(_port(_int tstvect_frame 38 0 64322(_ent(_out))))
		(_port(_int tstvect_frm_ptr_out 38 0 64324(_ent(_out))))
		(_port(_int mstrfrm_tstsync_out -3 0 64326(_ent(_out))))
		(_port(_int packet_sof -3 0 64329(_ent(_in))))
		(_port(_int dma_interr_set_minus_frame_errors -3 0 64332(_ent(_out))))
		(_port(_int dma_interr_set -3 0 64333(_ent(_out))))
		(_port(_int dma_slverr_set -3 0 64334(_ent(_out))))
		(_port(_int dma_decerr_set -3 0 64335(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXIS_SG_TDATA_WIDTH-1~downto~0}~12 0 64338(_array -3((_dto c 170 i 0)))))
		(_port(_int m_axis_ftch_tdata 49 0 64338(_ent(_in))))
		(_port(_int m_axis_ftch_tvalid -3 0 64340(_ent(_in))))
		(_port(_int m_axis_ftch_tready -3 0 64341(_ent(_out))))
		(_port(_int m_axis_ftch_tlast -3 0 64342(_ent(_in))))
		(_port(_int s_axis_cmd_tvalid -3 0 64345(_ent(_out))))
		(_port(_int s_axis_cmd_tready -3 0 64346(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_M_AXI_ADDR_WIDTH+CMD_BASE_WIDTH}-1~downto~0}~12 0 64347(_array -3((_dto c 171 i 0)))))
		(_port(_int s_axis_cmd_tdata 50 0 64347(_ent(_out))))
		(_port(_int m_axis_sts_tvalid -3 0 64351(_ent(_in))))
		(_port(_int m_axis_sts_tready -3 0 64352(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_DM_STATUS_WIDTH-1~downto~0}~12 0 64353(_array -3((_dto c 172 i 0)))))
		(_port(_int m_axis_sts_tdata 51 0 64353(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_DM_STATUS_WIDTH/8}-1~downto~0}~12 0 64355(_array -3((_dto c 173 i 0)))))
		(_port(_int m_axis_sts_tkeep 52 0 64355(_ent(_in))))
		(_port(_int err -3 0 64357(_ent(_in))))
		(_port(_int ftch_err -3 0 64359(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NUM_FRM_STORE_WIDTH-1~downto~0}~13 0 64382(_array -3((_dto i 5 i 0)))))
		(_cnst(_int ZERO_VALUE 53 0 64382(_arch((_others(i 2))))))
		(_sig(_int cmnd_wr -3 0 64389(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_M_AXI_ADDR_WIDTH+CMD_BASE_WIDTH}-1~downto~0}~13 0 64390(_array -3((_dto c 174 i 0)))))
		(_sig(_int cmnd_data 54 0 64390(_arch(_uni((_others(i 2)))))))
		(_sig(_int cmnd_pending -3 0 64392(_arch(_uni((i 2))))))
		(_sig(_int sts_received -3 0 64393(_arch(_uni((i 2))))))
		(_sig(_int done -3 0 64396(_arch(_uni((i 2))))))
		(_sig(_int stop_i -3 0 64397(_arch(_uni((i 2))))))
		(_sig(_int interr -3 0 64398(_arch(_uni((i 2))))))
		(_sig(_int interr_minus_frame_errors -3 0 64399(_arch(_uni((i 2))))))
		(_sig(_int slverr -3 0 64400(_arch(_uni((i 2))))))
		(_sig(_int decerr -3 0 64401(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64402(_array -3((_dto i 3 i 0)))))
		(_sig(_int tag 55 0 64402(_arch(_uni((_others(i 2)))))))
		(_sig(_int dma_err -3 0 64403(_arch(_uni((i 2))))))
		(_sig(_int zero_size_err -3 0 64405(_arch(_uni((i 2))))))
		(_sig(_int fsize_mismatch_err_i -3 0 64406(_arch(_uni((i 2))))))
		(_sig(_int lsize_mismatch_err_i -3 0 64407(_arch(_uni((i 2))))))
		(_sig(_int lsize_more_mismatch_err_i -3 0 64408(_arch(_uni((i 2))))))
		(_sig(_int cmnd_idle -3 0 64409(_arch(_uni((i 2))))))
		(_sig(_int sts_idle -3 0 64410(_arch(_uni((i 2))))))
		(_sig(_int ftch_complete -3 0 64411(_arch(_uni((i 2))))))
		(_sig(_int ftch_complete_clr -3 0 64412(_arch(_uni((i 2))))))
		(_sig(_int video_prmtrs_valid -3 0 64413(_arch(_uni((i 2))))))
		(_sig(_int prmtr_update_complete -3 0 64414(_arch(_uni((i 2))))))
		(_sig(_int desc_data_wren -3 0 64417(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_ADDR_WIDTH-1~downto~0}~13 0 64418(_array -3((_dto c 175 i 0)))))
		(_sig(_int desc_strtaddress 56 0 64418(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{VSIZE_DWIDTH-1~downto~0}~13 0 64419(_array -3((_dto i 12 i 0)))))
		(_sig(_int desc_vsize 57 0 64419(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{HSIZE_DWIDTH-1~downto~0}~13 0 64420(_array -3((_dto i 15 i 0)))))
		(_sig(_int desc_hsize 58 0 64420(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{STRIDE_DWIDTH-1~downto~0}~13 0 64421(_array -3((_dto i 15 i 0)))))
		(_sig(_int desc_stride 59 0 64421(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{FRMDLY_DWIDTH-1~downto~0}~13 0 64422(_array -3((_dto i 4 i 0)))))
		(_sig(_int desc_frmdly 60 0 64422(_arch(_uni((_others(i 2)))))))
		(_sig(_int crnt_vsize_i 57 0 64426(_arch(_uni((_others(i 2)))))))
		(_sig(_int crnt_hsize 58 0 64427(_arch(_uni((_others(i 2)))))))
		(_sig(_int crnt_stride 59 0 64428(_arch(_uni((_others(i 2)))))))
		(_sig(_int crnt_frmdly 60 0 64429(_arch(_uni((_others(i 2)))))))
		(_sig(_int crnt_start_address 56 0 64430(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{FRAME_NUMBER_WIDTH-1~downto~0}~13 0 64433(_array -3((_dto i 4 i 0)))))
		(_sig(_int frame_number_i 61 0 64433(_arch(_uni((_others(i 2)))))))
		(_sig(_int mstr_frame_ref_in 61 0 64434(_arch(_uni((_others(i 2)))))))
		(_sig(_int slv_frame_ref_out 61 0 64435(_arch(_uni((_others(i 2)))))))
		(_sig(_int valid_frame_sync_i -3 0 64436(_arch(_uni((i 2))))))
		(_sig(_int valid_frame_sync_d2 -3 0 64437(_arch(_uni((i 2))))))
		(_sig(_int initial_frame -3 0 64438(_arch(_uni((i 2))))))
		(_sig(_int tstvect_fsync_d1 -3 0 64439(_arch(_uni((i 2))))))
		(_sig(_int tstvect_fsync_d2 -3 0 64440(_arch(_uni((i 2))))))
		(_sig(_int repeat_frame -3 0 64441(_arch(_uni((i 2))))))
		(_sig(_int repeat_frame_nmbr 61 0 64442(_arch(_uni((_others(i 2)))))))
		(_sig(_int s_h_frame_number 61 0 64443(_arch(_uni((_others(i 2)))))))
		(_sig(_int dm_prev_frame_number 61 0 64444(_arch(_uni((_others(i 2)))))))
		(_sig(_int all_idle_d1 -3 0 64445(_arch(_uni((i 2))))))
		(_sig(_int all_idle_re -3 0 64446(_arch(_uni((i 2))))))
		(_sig(_int all_idle_i -3 0 64447(_arch(_uni((i 2))))))
		(_sig(_int late_idle -3 0 64448(_arch(_uni((i 2))))))
		(_sig(_int frame_sync_d1 -3 0 64450(_arch(_uni((i 2))))))
		(_sig(_int frame_sync_d2 -3 0 64451(_arch(_uni((i 2))))))
		(_sig(_int err_d1 -3 0 64453(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{NUM_FRM_STORE_WIDTH-1~downto~0}~132 0 64458(_array -3((_dto i 5 i 0)))))
		(_sig(_int num_fstore_minus1_cmb 62 0 64458(_arch(_uni((_others(i 2)))))))
		(_sig(_int num_fstore_minus1 61 0 64459(_arch(_uni((_others(i 2)))))))
		(_sig(_int num_fstore_equal_one -3 0 64460(_arch(_uni((i 2))))))
		(_sig(_int fsize_mismatch_err_flag_i -3 0 64461(_arch(_uni((i 2))))))
		(_sig(_int flag_to_repeat_after_fsize_less_err -3 0 64462(_arch(_uni((i 2))))))
		(_prcs
			(line__64469(_arch 0 0 64469(_assignment(_alias((fsize_mismatch_err_flag)(fsize_mismatch_err_flag_i)))(_simpleassign BUF)(_trgt(27))(_sens(147)))))
			(line__64475(_arch 1 0 64475(_assignment(_trgt(146))(_sens(145)))))
			(line__64481(_arch 2 0 64481(_assignment(_alias((dma_interr_set)(interr)))(_simpleassign BUF)(_trgt(76))(_sens(98)))))
			(line__64482(_arch 3 0 64482(_assignment(_alias((dma_interr_set_minus_frame_errors)(interr_minus_frame_errors)))(_simpleassign BUF)(_trgt(75))(_sens(99)))))
			(line__64483(_arch 4 0 64483(_assignment(_alias((dma_slverr_set)(slverr)))(_simpleassign BUF)(_trgt(77))(_sens(100)))))
			(line__64484(_arch 5 0 64484(_assignment(_alias((dma_decerr_set)(decerr)))(_simpleassign BUF)(_trgt(78))(_sens(101)))))
			(line__64487(_arch 6 0 64487(_assignment(_alias((fsize_mismatch_err)(fsize_mismatch_err_i)))(_simpleassign BUF)(_trgt(28))(_sens(105)))))
			(line__64488(_arch 7 0 64488(_assignment(_alias((lsize_mismatch_err)(lsize_mismatch_err_i)))(_simpleassign BUF)(_trgt(29))(_sens(106)))))
			(line__64489(_arch 8 0 64489(_assignment(_alias((lsize_more_mismatch_err)(lsize_more_mismatch_err_i)))(_simpleassign BUF)(_trgt(30))(_sens(107)))))
			(line__64492(_arch 9 0 64492(_assignment(_alias((crnt_vsize)(crnt_vsize_i)))(_trgt(57))(_sens(120)))))
			(line__64495(_arch 10 0 64495(_assignment(_alias((valid_video_prmtrs)(video_prmtrs_valid)))(_simpleassign BUF)(_trgt(50))(_sens(112)))))
			(line__64497(_arch 11 0 64497(_assignment(_alias((all_idle)(all_idle_i)))(_simpleassign BUF)(_trgt(24))(_sens(139)))))
			(line__64507(_arch 12 0 64507(_assignment(_trgt(128))(_sens(112)(53)))))
			(line__64514(_arch 13 0 64514(_assignment(_alias((valid_frame_sync_cmb)(valid_frame_sync_i)))(_simpleassign BUF)(_trgt(49))(_sens(128)))))
			(REG_INITIAL_FRAME_FLAG(_arch 14 0 64525(_prcs(_trgt(130))(_sens(0)(1)(7))(_dssslsensitivity 1)(_read(53)))))
			(line__64657(_arch 24 0 64657(_assignment(_trgt(144))(_sens(58)))))
			(REG_NUM_FSTR_MINUS1(_arch 25 0 64659(_prcs(_trgt(145))(_sens(0)(144(d_4_0))(1))(_dssslsensitivity 1))))
			(line__65845(_arch 87 0 65845(_assignment(_trgt(97))(_sens(103)(91)(2)))))
			(REG_STOP_OUT(_arch 88 0 65850(_prcs(_trgt(23))(_sens(0)(97)(1))(_dssslsensitivity 1))))
			(REG_DELAY_ERR(_arch 89 0 65866(_prcs(_trgt(143)(69))(_sens(0)(98)(100)(101)(106)(107)(143)(91)(1))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.FRAME_NUMBER_WIDTH(2 FRAME_NUMBER_WIDTH)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.VSIZE_DWIDTH(2 VSIZE_DWIDTH)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.HSIZE_DWIDTH(2 HSIZE_DWIDTH)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.STRIDE_DWIDTH(2 STRIDE_DWIDTH)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.FRMDLY_DWIDTH(2 FRMDLY_DWIDTH)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{BITS_PER_REG-1~downto~0}~15(2 ~STD_LOGIC_VECTOR{BITS_PER_REG-1~downto~0}~15)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.NUM_FRM_STORE_WIDTH(2 NUM_FRM_STORE_WIDTH)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.CMD_BASE_WIDTH(2 CMD_BASE_WIDTH)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(axi_vdma_pkg))(ieee(NUMERIC_STD))(ieee(std_logic_misc))(unisim(VCOMPONENTS)))
	(_static
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(514)
		(33686018 131586)
		(33686018 131586)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(33686018 3)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(33686018 33686018 33686018 2)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . implementation 176 -1)
)
V 000055 55 41758         1580965288095 implementation
(_unit VHDL(axi_vdma_mngr_64 0 66380(implementation 0 66672))
	(_version vde)
	(_time 1580965288096 2020.02.05 23:01:28)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_vdma_v6_3/hdl/axi_vdma_v6_3_rfs.vhd\))
	(_parameters tan)
	(_code e0b7e1b2e8b7bdf5b6efe1e3f4bae5e6e1e5b6e6b4e6b5)
	(_ent
		(_time 1580965288082)
	)
	(_generate GEN_FRMSTORE_EXTFSYNC 0 66851(_if 97)
		(_object
			(_prcs
				(REG_IDLE_RE(_arch 15 0 66854(_prcs(_trgt(137))(_sens(0)(1)(139))(_dssslsensitivity 1))))
				(line__66865(_arch 16 0 66865(_assignment(_trgt(138))(_sens(137)(139)))))
				(LATE_IDLE_CASE(_arch 17 0 66870(_prcs(_trgt(140))(_sens(0)(1)(112)(138))(_dssslsensitivity 1)(_read(53)(139)))))
				(S_H_FRAME(_arch 18 0 66884(_prcs(_trgt(135))(_sens(0)(1)(125))(_dssslsensitivity 1)(_read(53)))))
				(line__66943(_arch 19 0 66943(_assignment(_alias((frmstr_err_addr)(frame_number_i)))(_trgt(47))(_sens(125)))))
				(line__66944(_arch 20 0 66944(_assignment(_alias((update_frmstore)(_string \"1"\)))(_trgt(46)))))
			)
		)
	)
	(_generate GEN_FRMSTORE_INTFSYNC 0 66949(_if 98)
		(_object
			(_prcs
				(line__66951(_arch 21 0 66951(_assignment(_alias((frmstr_err_addr)(frame_number_i)))(_trgt(47))(_sens(125)))))
				(line__66952(_arch 22 0 66952(_assignment(_alias((update_frmstore)(_string \"1"\)))(_trgt(46)))))
			)
		)
	)
	(_generate DYNAMIC_SLAVE_MODE_FRAME_CNT 0 66981(_if 99)
		(_generate DS_GEN_FSTORE_GRTR_ONE 0 67058(_if 100)
			(_object
				(_prcs
					(DS_REG_EXT_FRM_NUMBER(_arch 28 0 67062(_prcs(_trgt(149))(_sens(0)(1)(127))(_dssslsensitivity 1))))
				)
			)
		)
		(_generate DS_GEN_FSTORE_EQL_ONE 0 67075(_if 101)
			(_object
				(_prcs
					(line__67077(_arch 29 0 67077(_assignment(_alias((reg_frame_number_ds)(slv_frame_ref_out)))(_trgt(149))(_sens(127)))))
				)
			)
		)
		(_object
			(_type(_int ~NATURAL~range~FRAME_NUMBER_WIDTH-1~downto~0~135 0 66982(_scalar (_dto i 4 i 0))))
			(_type(_int ~STD_LOGIC_VECTOR{FRAME_NUMBER_WIDTH-1~downto~0}~136 0 66982(_array -3((_dto i 4 i 0)))))
			(_sig(_int reg_frame_number_ds 64 0 66982(_arch(_uni((_others(i 2)))))))
			(_sig(_int rst_to_frame_zero -3 0 66983(_arch(_uni((i 2))))))
			(_sig(_int valid_frame_sync_d1 -3 0 66984(_arch(_uni((i 2))))))
			(_prcs
				(DS_REG_VALID_FSYNC_OUT(_arch 25 0 66991(_prcs(_trgt(48)(129)(151))(_sens(0)(1)(128)(129)(151))(_dssslsensitivity 1))))
				(DS_PROCESS_TSTVECTOR_REG(_arch 26 0 67017(_prcs(_trgt(70)(131)(132))(_sens(0)(1)(53)(112)(131)(132))(_dssslsensitivity 1))))
				(DS_TSTVECT_FRM_OUT(_arch 27 0 67041(_prcs(_trgt(71))(_sens(0)(1)(125))(_dssslsensitivity 1)(_read(7)))))
				(DS_TSTVECT_FTPTR_OUT(_arch 30 0 67086(_prcs(_trgt(72))(_sens(0)(1)(149(d_4_0)))(_dssslsensitivity 1)(_read(7)))))
				(line__67108(_arch 31 0 67108(_assignment(_trgt(150))(_sens(7)(9)(54)(130)))))
				(DS_REG_DELAY_FSYNC(_arch 32 0 67115(_prcs(_trgt(141)(142))(_sens(0)(1)(53)(141))(_dssslsensitivity 1))))
				(DS_REG_FRAME_COUNT(_arch 33 0 67129(_prcs(_simple)(_trgt(125))(_sens(0))(_read(1)(9)(42)(54)(125)(129)(145)(148)(149(d_4_0))(150)))))
				(line__67174(_arch 34 0 67174(_assignment(_alias((frame_number)(frame_number_i)))(_trgt(20))(_sens(125)))))
				(line__67179(_arch 35 0 67179(_assignment(_alias((mstr_frame_ref_in)(frame_number_i)))(_trgt(126))(_sens(125)))))
				(REG_CURR_FRM_NUMBER(_arch 36 0 67182(_prcs(_trgt(18))(_sens(0)(1)(125))(_dssslsensitivity 1))))
				(REG_PAIR_FRM_NUMBER(_arch 37 0 67196(_prcs(_trgt(19))(_sens(0)(1)(127))(_dssslsensitivity 1))))
			)
		)
	)
	(_generate SLAVE_MODE_FRAME_CNT 0 67218(_if 102)
		(_generate GEN_FSTORE_GRTR_ONE 0 67300(_if 103)
			(_object
				(_prcs
					(line__67306(_arch 41 0 67306(_assignment(_trgt(156))(_sens(127)))))
					(line__67307(_arch 42 0 67307(_assignment(_trgt(157))(_sens(123)))))
					(line__67308(_arch 43 0 67308(_assignment(_trgt(158))(_sens(58)))))
					(line__67313(_arch 44 0 67313(_assignment(_trgt(153))(_sens(156)(157)))))
					(line__67321(_arch 45 0 67321(_assignment(_trgt(152))(_sens(156)(157)(158)))))
					(REG_EXT_FRM_NUMBER(_arch 46 0 67326(_prcs(_trgt(154)(155))(_sens(0)(1)(58)(152)(153)(156))(_dssslsensitivity 1))))
				)
			)
		)
		(_generate GEN_FSTORE_EQL_ONE 0 67349(_if 104)
			(_object
				(_prcs
					(line__67351(_arch 47 0 67351(_assignment(_alias((reg_frame_number_grtr)(ext_slv_frmref)))(_trgt(154))(_sens(156)))))
					(line__67352(_arch 48 0 67352(_assignment(_alias((reg_frame_number_lesr)(ext_slv_frmref)))(_trgt(155))(_sens(156)))))
				)
			)
		)
		(_object
			(_type(_int ~NATURAL~range~NUM_FRM_STORE_WIDTH-1~downto~0~139 0 67219(_scalar (_dto i 5 i 0))))
			(_type(_int ~STD_LOGIC_VECTOR{NUM_FRM_STORE_WIDTH-1~downto~0}~1310 0 67219(_array -3((_dto i 5 i 0)))))
			(_cnst(_int ONE_FSTORE 66 0 67219(_arch gms(_code 105))))
			(_type(_int ~NATURAL~range~NUM_FRM_STORE_WIDTH~downto~0~13 0 67221(_scalar (_dto i 6 i 0))))
			(_type(_int ~STD_LOGIC_VECTOR{NUM_FRM_STORE_WIDTH~downto~0}~13 0 67221(_array -3((_dto i 6 i 0)))))
			(_sig(_int ext_frame_number_grtr 68 0 67221(_arch(_uni((_others(i 2)))))))
			(_sig(_int ext_frame_number_lesr 68 0 67222(_arch(_uni((_others(i 2)))))))
			(_sig(_int reg_frame_number_grtr 68 0 67223(_arch(_uni((_others(i 2)))))))
			(_sig(_int reg_frame_number_lesr 68 0 67224(_arch(_uni((_others(i 2)))))))
			(_sig(_int ext_slv_frmref 68 0 67225(_arch(_uni((_others(i 2)))))))
			(_sig(_int ext_crnt_frmdly 68 0 67226(_arch(_uni((_others(i 2)))))))
			(_sig(_int ext_num_fstore 68 0 67227(_arch(_uni((_others(i 2)))))))
			(_sig(_int rst_to_frame_zero -3 0 67228(_arch(_uni((i 2))))))
			(_sig(_int valid_frame_sync_d1 -3 0 67229(_arch(_uni((i 2))))))
			(_prcs
				(S_REG_VALID_FSYNC_OUT(_arch 38 0 67236(_prcs(_trgt(48)(129)(160))(_sens(0)(1)(128)(129)(160))(_dssslsensitivity 1))))
				(S_PROCESS_TSTVECTOR_REG(_arch 39 0 67261(_prcs(_trgt(70)(131)(132))(_sens(0)(1)(53)(112)(131)(132))(_dssslsensitivity 1))))
				(S_TSTVECT_FRM_OUT(_arch 40 0 67282(_prcs(_trgt(71))(_sens(0)(1)(125))(_dssslsensitivity 1)(_read(7)))))
				(S_TSTVECT_FTPTR_OUT(_arch 49 0 67373(_prcs(_trgt(72))(_sens(0)(1)(123)(127)(154(d_4_0))(155(d_4_0)))(_dssslsensitivity 1)(_read(7)))))
				(line__67401(_arch 50 0 67401(_assignment(_trgt(159))(_sens(7)(9)(54)(130)))))
				(REG_DELAY_FSYNC(_arch 51 0 67408(_prcs(_trgt(141)(142))(_sens(0)(1)(53)(141))(_dssslsensitivity 1))))
				(REG_FRAME_COUNT(_arch 52 0 67422(_prcs(_simple)(_trgt(125))(_sens(0))(_read(1)(9)(42)(54)(123)(125)(127)(129)(142)(145)(148)(154(d_4_0))(155(d_4_0))(159)))))
				(line__67469(_arch 53 0 67469(_assignment(_alias((frame_number)(frame_number_i)))(_trgt(20))(_sens(125)))))
				(line__67475(_arch 54 0 67475(_assignment(_alias((mstr_frame_ref_in)(frame_number_i)))(_trgt(126))(_sens(125)))))
				(REG_CURR_FRM_NUMBER(_arch 55 0 67481(_prcs(_trgt(18))(_sens(0)(1)(125))(_dssslsensitivity 1))))
				(REG_PAIR_FRM_NUMBER(_arch 56 0 67495(_prcs(_trgt(19))(_sens(0)(1)(127))(_dssslsensitivity 1))))
			)
		)
	)
	(_generate DYNAMIC_MASTER_MODE_FRAME_CNT 0 67514(_if 106)
		(_generate DM_GEN_FSTORE_GRTR_TWO 0 67602(_if 107)
			(_object
				(_prcs
					(DM_REG_FRAME_COUNT(_arch 60 0 67608(_prcs(_simple)(_trgt(125))(_sens(0))(_read(1)(7)(8)(9)(42)(54)(125)(127)(129)(130)(133)(134)(145)(146)(148)))))
				)
			)
		)
		(_generate DM_GEN_FSTORES_EQL_TWO 0 67665(_if 108)
			(_object
				(_prcs
					(DM_REG_FRAME_COUNT(_arch 61 0 67671(_prcs(_simple)(_trgt(125))(_sens(0))(_read(1)(7)(8)(9)(42)(54)(125)(127)(129)(130)(133)(134)(146)(148)))))
				)
			)
		)
		(_generate DM_GEN_FSTORES_EQL_ONE 0 67730(_if 109)
			(_object
				(_prcs
					(line__67733(_arch 62 0 67733(_assignment(_trgt(125)))))
				)
			)
		)
		(_generate DM_GEN_REPEAT_FRM_FSIZE_LESS_ERR_SOF 0 67738(_if 110)
			(_object
				(_prcs
					(DM_REPEAT_EN_FSIZE_LESS_ERR_FLAG(_arch 63 0 67741(_prcs(_trgt(148))(_sens(0)(1)(129))(_dssslsensitivity 1)(_read(105)))))
				)
			)
		)
		(_generate DM_GEN_REPEAT_FRM_FSIZE_LESS_ERR_NO_SOF 0 67753(_if 111)
			(_object
				(_prcs
					(line__67756(_arch 64 0 67756(_assignment(_alias((flag_to_repeat_after_fsize_less_err)(_string \"0"\)))(_trgt(148)))))
				)
			)
		)
		(_object
			(_sig(_int valid_frame_sync_d1 -3 0 67515(_arch(_uni((i 2))))))
			(_prcs
				(DM_REG_VALID_FSYNC_OUT(_arch 57 0 67524(_prcs(_trgt(48)(129)(161))(_sens(0)(1)(128)(129)(161))(_dssslsensitivity 1))))
				(DM_PROCESS_TSTVECTOR_REG(_arch 58 0 67557(_prcs(_trgt(70)(131)(132))(_sens(0)(1)(53)(112)(131)(132))(_dssslsensitivity 1))))
				(DM_TSTVECT_FRM_OUT(_arch 59 0 67573(_prcs(_trgt(71))(_sens(0)(1)(125))(_dssslsensitivity 1)(_read(7)))))
				(DM_REPEAT_FRAME_PROCESS(_arch 65 0 67769(_prcs(_trgt(133)(134))(_sens(0)(1)(105)(106)(107)(125)(129)(135)(148))(_dssslsensitivity 1))))
				(line__67806(_arch 66 0 67806(_assignment(_alias((mstr_frame_ref_in)(dm_prev_frame_number)))(_trgt(126))(_sens(136)))))
				(line__67809(_arch 67 0 67809(_assignment(_alias((frame_number)(frame_number_i)))(_trgt(20))(_sens(125)))))
				(DM_TSTVECT_FTPTR_OUT(_arch 68 0 67818(_prcs(_trgt(72))(_sens(0)(1)(127))(_dssslsensitivity 1)(_read(7)))))
				(DM_PREV_FRAME(_arch 69 0 67835(_prcs(_trgt(136))(_sens(0)(1)(125))(_dssslsensitivity 1)(_read(8)(129)(133)(148)))))
				(REG_CURR_FRM_NUMBER(_arch 70 0 67851(_prcs(_trgt(18))(_sens(0)(1)(125))(_dssslsensitivity 1))))
				(REG_PAIR_FRM_NUMBER(_arch 71 0 67865(_prcs(_trgt(19))(_sens(0)(1)(127))(_dssslsensitivity 1))))
			)
		)
	)
	(_generate MASTER_MODE_FRAME_CNT 0 67884(_if 112)
		(_generate GEN_REPEAT_FRM_FSIZE_LESS_ERR_SOF 0 68032(_if 113)
			(_object
				(_prcs
					(REPEAT_EN_FSIZE_LESS_ERR_FLAG(_arch 76 0 68035(_prcs(_trgt(148))(_sens(0)(1)(129))(_dssslsensitivity 1)(_read(105)))))
				)
			)
		)
		(_generate GEN_REPEAT_FRM_FSIZE_LESS_ERR_NO_SOF 0 68047(_if 114)
			(_object
				(_prcs
					(line__68050(_arch 77 0 68050(_assignment(_alias((flag_to_repeat_after_fsize_less_err)(_string \"0"\)))(_trgt(148)))))
				)
			)
		)
		(_object
			(_sig(_int valid_frame_sync_d1 -3 0 67885(_arch(_uni((i 2))))))
			(_prcs
				(M_REG_VALID_FSYNC_OUT(_arch 72 0 67895(_prcs(_trgt(48)(129)(162))(_sens(0)(1)(128)(129)(162))(_dssslsensitivity 1))))
				(M_TSTVECT_FRM_OUT(_arch 73 0 67940(_prcs(_trgt(71))(_sens(0)(1)(125))(_dssslsensitivity 1)(_read(7)))))
				(M_PROCESS_TSTVECTOR_REG(_arch 74 0 67954(_prcs(_trgt(70)(131)(132))(_sens(0)(1)(53)(112)(131)(132))(_dssslsensitivity 1))))
				(REG_FRAME_COUNT(_arch 75 0 67990(_prcs(_simple)(_trgt(125))(_sens(0))(_read(1)(7)(8)(42)(54)(112)(125)(129)(130)(133)(134)(145)(148)))))
				(REPEAT_FRAME_PROCESS(_arch 78 0 68066(_prcs(_trgt(133)(134))(_sens(0)(1)(105)(106)(107)(125)(129)(135)(148))(_dssslsensitivity 1))))
				(line__68104(_arch 79 0 68104(_assignment(_alias((mstr_frame_ref_in)(frame_number_i)))(_trgt(126))(_sens(125)))))
				(line__68107(_arch 80 0 68107(_assignment(_alias((frame_number)(frame_number_i)))(_trgt(20))(_sens(125)))))
				(line__68110(_arch 81 0 68110(_assignment(_trgt(72)))))
				(REG_CURR_FRM_NUMBER(_arch 82 0 68117(_prcs(_trgt(18))(_sens(0)(1)(125))(_dssslsensitivity 1))))
				(line__68130(_arch 83 0 68130(_assignment(_trgt(19)))))
			)
		)
	)
	(_inst I_SM 0 68196(_ent . axi_vdma_sm)
		(_gen
			((C_INCLUDE_SF)(_code 115))
			((C_USE_FSYNC)(_code 116))
			((C_ENABLE_FLUSH_ON_FSYNC)(_code 117))
			((C_M_AXI_ADDR_WIDTH)(_code 118))
			((C_EXTEND_DM_COMMAND)(_code 119))
			((C_PRMY_CMDFIFO_DEPTH)(_code 120))
			((C_PRMRY_IS_ACLK_ASYNC)(_code 121))
			((C_S2MM_SOF_ENABLE)(_code 122))
			((C_MM2S_SOF_ENABLE)(_code 123))
			((C_ENABLE_VERT_FLIP)(_code 124))
			((C_INCLUDE_MM2S)(_code 125))
			((C_INCLUDE_S2MM)(_code 126))
		)
		(_port
			((prmry_aclk)(prmry_aclk))
			((prmry_resetn)(prmry_resetn))
			((scndry_aclk)(scndry_aclk))
			((scndry_resetn)(scndry_resetn))
			((frame_sync)(frame_sync))
			((video_prmtrs_valid)(video_prmtrs_valid))
			((packet_sof)(packet_sof))
			((run_stop)(run_stop))
			((stop)(stop_i))
			((halt)(halt))
			((cmnd_idle)(cmnd_idle))
			((sts_idle)(sts_idle))
			((zero_size_err)(zero_size_err))
			((fsize_mismatch_err_flag)(fsize_mismatch_err_flag_i))
			((fsize_mismatch_err)(fsize_mismatch_err_i))
			((s2mm_fsize_mismatch_err_s)(s2mm_fsize_mismatch_err_s))
			((mm2s_fsize_mismatch_err_s)(mm2s_fsize_mismatch_err_s))
			((mm2s_fsize_mismatch_err_m)(mm2s_fsize_mismatch_err_m))
			((all_lines_xfred)(all_lines_xfred))
			((all_lasts_rcvd)(all_lasts_rcvd))
			((s2mm_strm_all_lines_rcvd)(s2mm_strm_all_lines_rcvd))
			((drop_fsync_d_pulse_gen_fsize_less_err)(drop_fsync_d_pulse_gen_fsize_less_err))
			((s2mm_fsync_core)(s2mm_fsync_core))
			((s2mm_fsync_out_m)(s2mm_fsync_out_m))
			((mm2s_fsync_out_m)(mm2s_fsync_out_m))
			((cmnd_wr)(cmnd_wr))
			((cmnd_data)(cmnd_data))
			((cmnd_pending)(cmnd_pending))
			((sts_received)(sts_received))
			((vflip_sm)(vflip_mngr))
			((crnt_start_address)(crnt_start_address))
			((crnt_vsize)(crnt_vsize_i))
			((crnt_hsize)(crnt_hsize))
			((crnt_stride)(crnt_stride))
		)
	)
	(_generate GEN_SG_INTERFACE 0 68266(_if 127)
		(_inst I_SG_IF 0 68271(_ent . axi_vdma_sg_if)
			(_gen
				((C_M_AXIS_SG_TDATA_WIDTH)(_code 128))
				((C_M_AXI_SG_ADDR_WIDTH)(_code 129))
				((C_M_AXI_ADDR_WIDTH)(_code 130))
			)
			(_port
				((prmry_aclk)(prmry_aclk))
				((prmry_resetn)(prmry_resetn))
				((dmasr_halt)(dmasr_halt))
				((ftch_idle)(ftch_idle))
				((ftch_complete_clr)(ftch_complete_clr))
				((ftch_complete)(ftch_complete))
				((m_axis_ftch_tdata)(m_axis_ftch_tdata))
				((m_axis_ftch_tvalid)(m_axis_ftch_tvalid))
				((m_axis_ftch_tready)(m_axis_ftch_tready))
				((m_axis_ftch_tlast)(m_axis_ftch_tlast))
				((new_curdesc)(new_curdesc))
				((new_curdesc_wren)(new_curdesc_wren))
				((desc_data_wren)(desc_data_wren))
				((desc_strtaddress)(desc_strtaddress))
				((desc_vsize)(desc_vsize))
				((desc_hsize)(desc_hsize))
				((desc_stride)(desc_stride))
				((desc_frmdly)(desc_frmdly))
			)
		)
	)
	(_generate GEN_NO_SG_INTERFACE 0 68312(_if 131)
		(_object
			(_prcs
				(line__68316(_arch 87 0 68316(_assignment(_alias((ftch_complete)(prmtr_updt_complete)))(_simpleassign BUF)(_trgt(110))(_sens(34)))))
				(line__68319(_arch 88 0 68319(_assignment(_alias((m_axis_ftch_tready)(_string \"0"\)))(_trgt(81)))))
				(line__68320(_arch 89 0 68320(_assignment(_trgt(21)))))
				(line__68321(_arch 90 0 68321(_assignment(_alias((new_curdesc_wren)(_string \"0"\)))(_trgt(22)))))
				(line__68322(_arch 91 0 68322(_assignment(_alias((desc_data_wren)(_string \"0"\)))(_trgt(114)))))
				(line__68323(_arch 92 0 68323(_assignment(_trgt(115)))))
				(line__68324(_arch 93 0 68324(_assignment(_trgt(116)))))
				(line__68325(_arch 94 0 68325(_assignment(_trgt(117)))))
				(line__68326(_arch 95 0 68326(_assignment(_trgt(118)))))
				(line__68327(_arch 96 0 68327(_assignment(_trgt(119)))))
			)
		)
	)
	(_inst I_CMDSTS 0 68334(_ent . axi_vdma_cmdsts_if)
		(_gen
			((C_M_AXI_ADDR_WIDTH)(_code 132))
			((C_DM_STATUS_WIDTH)(_code 133))
			((C_INCLUDE_MM2S)(_code 134))
			((C_INCLUDE_S2MM)(_code 135))
			((C_ENABLE_DEBUG_ALL)(_code 136))
			((C_ENABLE_DEBUG_INFO_0)(_code 137))
			((C_ENABLE_DEBUG_INFO_1)(_code 138))
			((C_ENABLE_DEBUG_INFO_2)(_code 139))
			((C_ENABLE_DEBUG_INFO_3)(_code 140))
			((C_ENABLE_DEBUG_INFO_4)(_code 141))
			((C_ENABLE_DEBUG_INFO_5)(_code 142))
			((C_ENABLE_DEBUG_INFO_6)(_code 143))
			((C_ENABLE_DEBUG_INFO_7)(_code 144))
			((C_ENABLE_DEBUG_INFO_8)(_code 145))
			((C_ENABLE_DEBUG_INFO_9)(_code 146))
			((C_ENABLE_DEBUG_INFO_10)(_code 147))
			((C_ENABLE_DEBUG_INFO_11)(_code 148))
			((C_ENABLE_DEBUG_INFO_12)(_code 149))
			((C_ENABLE_DEBUG_INFO_13)(_code 150))
			((C_ENABLE_DEBUG_INFO_14)(_code 151))
			((C_ENABLE_DEBUG_INFO_15)(_code 152))
			((C_ENABLE_FLUSH_ON_FSYNC)(_code 153))
		)
		(_port
			((prmry_aclk)(prmry_aclk))
			((prmry_resetn)(prmry_resetn))
			((cmnd_wr)(cmnd_wr))
			((cmnd_data)(cmnd_data))
			((cmnd_pending)(cmnd_pending))
			((sts_received)(sts_received))
			((halt)(halt))
			((stop)(stop_i))
			((crnt_hsize)(crnt_hsize))
			((dmasr_halt)(dmasr_halt))
			((s_axis_cmd_tvalid)(s_axis_cmd_tvalid))
			((s_axis_cmd_tready)(s_axis_cmd_tready))
			((s_axis_cmd_tdata)(s_axis_cmd_tdata))
			((m_axis_sts_tvalid)(m_axis_sts_tvalid))
			((m_axis_sts_tready)(m_axis_sts_tready))
			((m_axis_sts_tdata)(m_axis_sts_tdata))
			((m_axis_sts_tkeep)(m_axis_sts_tkeep))
			((s2mm_fsize_more_or_sof_late)(s2mm_fsize_more_or_sof_late))
			((s2mm_dmasr_lsize_less_err)(s2mm_dmasr_lsize_less_err))
			((zero_size_err)(zero_size_err))
			((fsize_mismatch_err)(fsize_mismatch_err_i))
			((lsize_mismatch_err)(lsize_mismatch_err_i))
			((lsize_more_mismatch_err)(lsize_more_mismatch_err_i))
			((capture_hsize_at_uf_err)(capture_hsize_at_uf_err))
			((err)(err))
			((done)(done))
			((err_o)(dma_err))
			((interr_minus_frame_errors)(interr_minus_frame_errors))
			((interr)(interr))
			((slverr)(slverr))
			((decerr)(decerr))
			((tag)(tag))
		)
	)
	(_inst I_STS_MNGR 0 68411(_ent . axi_vdma_sts_mngr)
		(_port
			((prmry_aclk)(prmry_aclk))
			((prmry_resetn)(prmry_resetn))
			((run_stop)(run_stop))
			((regdir_idle)(regdir_idle))
			((ftch_idle)(ftch_idle))
			((cmnd_idle)(cmnd_idle))
			((sts_idle)(sts_idle))
			((line_buffer_empty)(line_buffer_empty))
			((dwidth_fifo_pipe_empty)(dwidth_fifo_pipe_empty))
			((video_prmtrs_valid)(video_prmtrs_valid))
			((prmtr_update_complete)(prmtr_update_complete))
			((stop)(stop_i))
			((halt)(halt))
			((halt_cmplt)(halt_cmplt))
			((all_idle)(all_idle_i))
			((ftchcmdsts_idle)(ftchcmdsts_idle))
			((cmdsts_idle)(cmdsts_idle))
			((halted_clr)(halted_clr))
			((halted_set)(halted_set))
			((idle_set)(idle_set))
			((idle_clr)(idle_clr))
		)
	)
	(_inst VIDEO_REG_I 0 68445(_ent . axi_vdma_vidreg_module_64)
		(_gen
			((C_INCLUDE_SG)(_code 154))
			((C_NUM_FSTORES)(_code 155))
			((C_DYNAMIC_RESOLUTION)(_code 156))
			((C_ADDR_WIDTH)(_code 157))
			((C_SELECT_XPM)(_code 158))
			((C_FAMILY)(_code 159))
		)
		(_port
			((prmry_aclk)(prmry_aclk))
			((prmry_resetn)(prmry_resetn))
			((run_stop)(run_stop))
			((dmasr_halt)(dmasr_halt))
			((ftch_idle)(ftch_idle))
			((tailpntr_updated)(tailpntr_updated))
			((frame_number)(frame_number_i))
			((num_fstore_minus1)(num_fstore_minus1))
			((frame_sync)(frame_sync))
			((ftch_complete)(ftch_complete))
			((ftch_complete_clr)(ftch_complete_clr))
			((parameter_update)(parameter_update))
			((video_prmtrs_valid)(video_prmtrs_valid))
			((prmtr_update_complete)(prmtr_update_complete))
			((reg_module_vsize)(reg_module_vsize))
			((reg_module_hsize)(reg_module_hsize))
			((reg_module_stride)(reg_module_stride))
			((reg_module_frmdly)(reg_module_frmdly))
			((reg_module_strt_addr)(reg_module_strt_addr))
			((desc_data_wren)(desc_data_wren))
			((desc_strtaddress)(desc_strtaddress))
			((desc_vsize)(desc_vsize))
			((desc_hsize)(desc_hsize))
			((desc_stride)(desc_stride))
			((desc_frmdly)(desc_frmdly))
			((crnt_vsize)(crnt_vsize_i))
			((crnt_hsize)(crnt_hsize))
			((crnt_stride)(crnt_stride))
			((crnt_frmdly)(crnt_frmdly))
			((crnt_start_address)(crnt_start_address))
		)
	)
	(_inst VIDEO_GENLOCK_I 0 68501(_ent . axi_vdma_genlock_mngr)
		(_gen
			((C_GENLOCK_MODE)(_code 160))
			((C_GENLOCK_NUM_MASTERS)(_code 161))
			((C_INTERNAL_GENLOCK_ENABLE)(_code 162))
			((C_NUM_FSTORES)(_code 163))
		)
		(_port
			((prmry_aclk)(prmry_aclk))
			((prmry_resetn)(prmry_resetn))
			((num_frame_store)(num_frame_store))
			((num_fstore_minus1)(num_fstore_minus1))
			((mstr_in_control)(mstr_pntr_ref))
			((genlock_select)(genlock_select))
			((frame_ptr_in)(frame_ptr_in))
			((internal_frame_ptr_in)(internal_frame_ptr_in))
			((slv_frame_ref_out)(slv_frame_ref_out))
			((fsize_mismatch_err_flag)(fsize_mismatch_err_flag_i))
			((dmasr_halt)(dmasr_halt))
			((circular_prk_mode)(circular_prk_mode))
			((mstr_frame_update)(valid_frame_sync_d2))
			((mstr_frame_ref_in)(mstr_frame_ref_in))
			((mstrfrm_tstsync_out)(mstrfrm_tstsync_out))
			((frame_ptr_out)(frame_ptr_out))
		)
	)
	(_object
		(_type(_int ~INTEGER~range~0~to~1~12 0 66382(_scalar (_to i 0 i 1))))
		(_gen(_int C_PRMRY_IS_ACLK_ASYNC 0 0 66382 \0\ (_ent((i 0)))))
		(_type(_int ~INTEGER~range~1~to~16~12 0 66389(_scalar (_to i 1 i 16))))
		(_gen(_int C_PRMY_CMDFIFO_DEPTH 1 0 66389 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~121 0 66392(_scalar (_to i 0 i 1))))
		(_gen(_int C_INCLUDE_SF 2 0 66392 \0\ (_ent((i 0)))))
		(_type(_int ~INTEGER~range~0~to~1~122 0 66397(_scalar (_to i 0 i 1))))
		(_gen(_int C_USE_FSYNC 3 0 66397 \0\ (_ent gms((i 0)))))
		(_type(_int ~INTEGER~range~0~to~1~123 0 66404(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_DEBUG_ALL 4 0 66404 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~124 0 66406(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_DEBUG_INFO_0 5 0 66406 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~125 0 66408(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_DEBUG_INFO_1 6 0 66408 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~126 0 66410(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_DEBUG_INFO_2 7 0 66410 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~127 0 66412(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_DEBUG_INFO_3 8 0 66412 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~128 0 66414(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_DEBUG_INFO_4 9 0 66414 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~129 0 66416(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_DEBUG_INFO_5 10 0 66416 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~1210 0 66418(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_DEBUG_INFO_6 11 0 66418 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~1211 0 66420(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_DEBUG_INFO_7 12 0 66420 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~1212 0 66422(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_DEBUG_INFO_8 13 0 66422 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~1213 0 66424(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_DEBUG_INFO_9 14 0 66424 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~1214 0 66426(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_DEBUG_INFO_10 15 0 66426 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~1215 0 66428(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_DEBUG_INFO_11 16 0 66428 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~1216 0 66430(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_DEBUG_INFO_12 17 0 66430 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~1217 0 66432(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_DEBUG_INFO_13 18 0 66432 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~1218 0 66434(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_DEBUG_INFO_14 19 0 66434 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~1219 0 66436(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_DEBUG_INFO_15 20 0 66436 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~1220 0 66439(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_VERT_FLIP 21 0 66439 \0\ (_ent((i 0)))))
		(_type(_int ~INTEGER~range~0~to~1~1221 0 66441(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_FLUSH_ON_FSYNC 22 0 66441 \0\ (_ent((i 0)))))
		(_type(_int ~INTEGER~range~1~to~32~12 0 66446(_scalar (_to i 1 i 32))))
		(_gen(_int C_NUM_FSTORES 23 0 66446 \1\ (_ent gms((i 1)))))
		(_type(_int ~INTEGER~range~0~to~3~12 0 66449(_scalar (_to i 0 i 3))))
		(_gen(_int C_GENLOCK_MODE 24 0 66449 \0\ (_ent gms((i 0)))))
		(_type(_int ~INTEGER~range~1~to~16~1222 0 66454(_scalar (_to i 1 i 16))))
		(_gen(_int C_GENLOCK_NUM_MASTERS 25 0 66454 \1\ (_ent gms((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~1223 0 66464(_scalar (_to i 0 i 1))))
		(_gen(_int C_DYNAMIC_RESOLUTION 26 0 66464 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~1224 0 66470(_scalar (_to i 0 i 1))))
		(_gen(_int C_INTERNAL_GENLOCK_ENABLE 27 0 66470 \0\ (_ent((i 0)))))
		(_type(_int ~INTEGER~range~0~to~1~1225 0 66475(_scalar (_to i 0 i 1))))
		(_gen(_int C_EXTEND_DM_COMMAND 28 0 66475 \0\ (_ent((i 0)))))
		(_type(_int ~INTEGER~range~0~to~1~1226 0 66482(_scalar (_to i 0 i 1))))
		(_gen(_int C_INCLUDE_SG 29 0 66482 \1\ (_ent gms((i 1)))))
		(_type(_int ~INTEGER~range~32~to~64~12 0 66487(_scalar (_to i 32 i 64))))
		(_gen(_int C_M_AXI_SG_ADDR_WIDTH 30 0 66487 \32\ (_ent gms((i 32)))))
		(_type(_int ~INTEGER~range~32~to~32~12 0 66490(_scalar (_to i 32 i 32))))
		(_gen(_int C_M_AXIS_SG_TDATA_WIDTH 31 0 66490 \32\ (_ent gms((i 32)))))
		(_type(_int ~INTEGER~range~32~to~64~1227 0 66496(_scalar (_to i 32 i 64))))
		(_gen(_int C_M_AXI_ADDR_WIDTH 32 0 66496 \32\ (_ent gms((i 32)))))
		(_gen(_int C_DM_STATUS_WIDTH -1 0 66499 \8\ (_ent gms((i 8)))))
		(_type(_int ~INTEGER~range~0~to~1~1228 0 66503(_scalar (_to i 0 i 1))))
		(_gen(_int C_S2MM_SOF_ENABLE 33 0 66503 \0\ (_ent gms((i 0)))))
		(_type(_int ~INTEGER~range~0~to~1~1229 0 66504(_scalar (_to i 0 i 1))))
		(_gen(_int C_MM2S_SOF_ENABLE 34 0 66504 \0\ (_ent gms((i 0)))))
		(_type(_int ~INTEGER~range~0~to~1~1230 0 66506(_scalar (_to i 0 i 1))))
		(_gen(_int C_INCLUDE_MM2S 35 0 66506 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~1231 0 66511(_scalar (_to i 0 i 1))))
		(_gen(_int C_INCLUDE_S2MM 36 0 66511 \1\ (_ent((i 1)))))
		(_gen(_int C_SELECT_XPM -1 0 66516 \1\ (_ent((i 1)))))
		(_type(_int ~STRING~12 0 66517(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int C_FAMILY 37 0 66517(_ent(_string \"virtex7"\))))
		(_port(_int prmry_aclk -3 0 66523(_ent(_in)(_event))))
		(_port(_int prmry_resetn -3 0 66524(_ent(_in))))
		(_port(_int soft_reset -3 0 66525(_ent(_in))))
		(_port(_int scndry_aclk -3 0 66528(_ent(_in))))
		(_port(_int scndry_resetn -3 0 66529(_ent(_in))))
		(_port(_int vflip_mngr -3 0 66530(_ent(_in))))
		(_port(_int run_stop -3 0 66534(_ent(_in))))
		(_port(_int dmasr_halt -3 0 66535(_ent(_in))))
		(_port(_int dmacr_repeat_en -3 0 66536(_ent(_in))))
		(_port(_int sync_enable -3 0 66537(_ent(_in))))
		(_port(_int regdir_idle -3 0 66538(_ent(_in))))
		(_port(_int ftch_idle -3 0 66539(_ent(_in))))
		(_port(_int halt -3 0 66540(_ent(_in))))
		(_port(_int halt_cmplt -3 0 66541(_ent(_in))))
		(_port(_int halted_clr -3 0 66542(_ent(_out))))
		(_port(_int halted_set -3 0 66543(_ent(_out))))
		(_port(_int idle_set -3 0 66544(_ent(_out))))
		(_port(_int idle_clr -3 0 66545(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{FRAME_NUMBER_WIDTH-1~downto~0}~12 0 66546(_array -3((_dto i 4 i 0)))))
		(_port(_int chnl_current_frame 38 0 66546(_ent(_out))))
		(_port(_int genlock_pair_frame 38 0 66548(_ent(_out))))
		(_port(_int frame_number 38 0 66552(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_SG_ADDR_WIDTH-1~downto~0}~12 0 66554(_array -3((_dto c 164 i 0)))))
		(_port(_int new_curdesc 39 0 66554(_ent(_out))))
		(_port(_int new_curdesc_wren -3 0 66556(_ent(_out))))
		(_port(_int stop -3 0 66557(_ent(_out))))
		(_port(_int all_idle -3 0 66558(_ent(_out))))
		(_port(_int cmdsts_idle -3 0 66559(_ent(_out))))
		(_port(_int ftchcmdsts_idle -3 0 66560(_ent(_out))))
		(_port(_int fsize_mismatch_err_flag -3 0 66561(_ent(_out))))
		(_port(_int fsize_mismatch_err -3 0 66562(_ent(_out))))
		(_port(_int lsize_mismatch_err -3 0 66563(_ent(_out))))
		(_port(_int lsize_more_mismatch_err -3 0 66564(_ent(_out))))
		(_port(_int s2mm_fsize_mismatch_err_s -3 0 66565(_ent(_out))))
		(_port(_int mm2s_fsize_mismatch_err_s -3 0 66567(_ent(_in))))
		(_port(_int mm2s_fsize_mismatch_err_m -3 0 66568(_ent(_in))))
		(_port(_int prmtr_updt_complete -3 0 66571(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{VSIZE_DWIDTH-1~downto~0}~12 0 66572(_array -3((_dto i 12 i 0)))))
		(_port(_int reg_module_vsize 40 0 66572(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{HSIZE_DWIDTH-1~downto~0}~12 0 66574(_array -3((_dto i 15 i 0)))))
		(_port(_int reg_module_hsize 41 0 66574(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{STRIDE_DWIDTH-1~downto~0}~12 0 66576(_array -3((_dto i 15 i 0)))))
		(_port(_int reg_module_stride 42 0 66576(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{FRMDLY_DWIDTH-1~downto~0}~12 0 66578(_array -3((_dto i 4 i 0)))))
		(_port(_int reg_module_frmdly 43 0 66578(_ent(_in))))
		(_type(_int ~STARTADDR_ARRAY_TYPE_64{0~to~C_NUM_FSTORES-1}~12 0 66580(_array -4((_to i 0 c 165)))))
		(_port(_int reg_module_strt_addr 44 0 66580(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 66582(_array -3((_dto i 3 i 0)))))
		(_port(_int mstr_pntr_ref 45 0 66582(_ent(_in))))
		(_port(_int genlock_select -3 0 66583(_ent(_in))))
		(_port(_int frame_ptr_ref 38 0 66584(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_GENLOCK_NUM_MASTERS*NUM_FRM_STORE_WIDTH}-1~downto~0}~12 0 66586(_array -3((_dto c 166 i 0)))))
		(_port(_int frame_ptr_in 46 0 66586(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NUM_FRM_STORE_WIDTH-1~downto~0}~12 0 66589(_array -3((_dto i 5 i 0)))))
		(_port(_int frame_ptr_out 47 0 66589(_ent(_out))))
		(_port(_int internal_frame_ptr_in 47 0 66591(_ent(_in))))
		(_port(_int update_frmstore -3 0 66594(_ent(_out))))
		(_port(_int frmstr_err_addr 38 0 66595(_ent(_out))))
		(_port(_int valid_frame_sync -3 0 66597(_ent(_out))))
		(_port(_int valid_frame_sync_cmb -3 0 66598(_ent(_out))))
		(_port(_int valid_video_prmtrs -3 0 66599(_ent(_out))))
		(_port(_int parameter_update -3 0 66600(_ent(_out))))
		(_port(_int tailpntr_updated -3 0 66601(_ent(_in))))
		(_port(_int frame_sync -3 0 66602(_ent(_in))))
		(_port(_int circular_prk_mode -3 0 66603(_ent(_in))))
		(_port(_int line_buffer_empty -3 0 66604(_ent(_in))))
		(_port(_int dwidth_fifo_pipe_empty -3 0 66605(_ent(_in))))
		(_port(_int crnt_vsize 40 0 66606(_ent(_out))))
		(_port(_int num_frame_store 47 0 66608(_ent(_in))))
		(_port(_int all_lines_xfred -3 0 66610(_ent(_in))))
		(_port(_int all_lasts_rcvd -3 0 66611(_ent(_in))))
		(_port(_int s2mm_strm_all_lines_rcvd -3 0 66612(_ent(_in))))
		(_port(_int drop_fsync_d_pulse_gen_fsize_less_err -3 0 66613(_ent(_in))))
		(_port(_int s2mm_fsize_more_or_sof_late -3 0 66614(_ent(_in))))
		(_port(_int s2mm_dmasr_lsize_less_err -3 0 66616(_ent(_in))))
		(_port(_int s2mm_fsync_core -3 0 66618(_ent(_in))))
		(_port(_int s2mm_fsync_out_m -3 0 66619(_ent(_in))))
		(_port(_int mm2s_fsync_out_m -3 0 66620(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 66622(_array -3((_dto i 15 i 0)))))
		(_port(_int capture_hsize_at_uf_err 48 0 66622(_ent(_out))))
		(_port(_int tstvect_err -3 0 66625(_ent(_out))))
		(_port(_int tstvect_fsync -3 0 66626(_ent(_out))))
		(_port(_int tstvect_frame 38 0 66627(_ent(_out))))
		(_port(_int tstvect_frm_ptr_out 38 0 66629(_ent(_out))))
		(_port(_int mstrfrm_tstsync_out -3 0 66631(_ent(_out))))
		(_port(_int packet_sof -3 0 66634(_ent(_in))))
		(_port(_int dma_interr_set_minus_frame_errors -3 0 66637(_ent(_out))))
		(_port(_int dma_interr_set -3 0 66638(_ent(_out))))
		(_port(_int dma_slverr_set -3 0 66639(_ent(_out))))
		(_port(_int dma_decerr_set -3 0 66640(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXIS_SG_TDATA_WIDTH-1~downto~0}~12 0 66643(_array -3((_dto c 167 i 0)))))
		(_port(_int m_axis_ftch_tdata 49 0 66643(_ent(_in))))
		(_port(_int m_axis_ftch_tvalid -3 0 66645(_ent(_in))))
		(_port(_int m_axis_ftch_tready -3 0 66646(_ent(_out))))
		(_port(_int m_axis_ftch_tlast -3 0 66647(_ent(_in))))
		(_port(_int s_axis_cmd_tvalid -3 0 66650(_ent(_out))))
		(_port(_int s_axis_cmd_tready -3 0 66651(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_M_AXI_ADDR_WIDTH+CMD_BASE_WIDTH}-1~downto~0}~12 0 66652(_array -3((_dto c 168 i 0)))))
		(_port(_int s_axis_cmd_tdata 50 0 66652(_ent(_out))))
		(_port(_int m_axis_sts_tvalid -3 0 66656(_ent(_in))))
		(_port(_int m_axis_sts_tready -3 0 66657(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_DM_STATUS_WIDTH-1~downto~0}~12 0 66658(_array -3((_dto c 169 i 0)))))
		(_port(_int m_axis_sts_tdata 51 0 66658(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_DM_STATUS_WIDTH/8}-1~downto~0}~12 0 66660(_array -3((_dto c 170 i 0)))))
		(_port(_int m_axis_sts_tkeep 52 0 66660(_ent(_in))))
		(_port(_int err -3 0 66662(_ent(_in))))
		(_port(_int ftch_err -3 0 66664(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NUM_FRM_STORE_WIDTH-1~downto~0}~13 0 66687(_array -3((_dto i 5 i 0)))))
		(_cnst(_int ZERO_VALUE 53 0 66687(_arch((_others(i 2))))))
		(_sig(_int cmnd_wr -3 0 66694(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_M_AXI_ADDR_WIDTH+CMD_BASE_WIDTH}-1~downto~0}~13 0 66695(_array -3((_dto c 171 i 0)))))
		(_sig(_int cmnd_data 54 0 66695(_arch(_uni((_others(i 2)))))))
		(_sig(_int cmnd_pending -3 0 66697(_arch(_uni((i 2))))))
		(_sig(_int sts_received -3 0 66698(_arch(_uni((i 2))))))
		(_sig(_int done -3 0 66701(_arch(_uni((i 2))))))
		(_sig(_int stop_i -3 0 66702(_arch(_uni((i 2))))))
		(_sig(_int interr -3 0 66703(_arch(_uni((i 2))))))
		(_sig(_int interr_minus_frame_errors -3 0 66704(_arch(_uni((i 2))))))
		(_sig(_int slverr -3 0 66705(_arch(_uni((i 2))))))
		(_sig(_int decerr -3 0 66706(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 66707(_array -3((_dto i 3 i 0)))))
		(_sig(_int tag 55 0 66707(_arch(_uni((_others(i 2)))))))
		(_sig(_int dma_err -3 0 66708(_arch(_uni((i 2))))))
		(_sig(_int zero_size_err -3 0 66710(_arch(_uni((i 2))))))
		(_sig(_int fsize_mismatch_err_i -3 0 66711(_arch(_uni((i 2))))))
		(_sig(_int lsize_mismatch_err_i -3 0 66712(_arch(_uni((i 2))))))
		(_sig(_int lsize_more_mismatch_err_i -3 0 66713(_arch(_uni((i 2))))))
		(_sig(_int cmnd_idle -3 0 66714(_arch(_uni((i 2))))))
		(_sig(_int sts_idle -3 0 66715(_arch(_uni((i 2))))))
		(_sig(_int ftch_complete -3 0 66716(_arch(_uni((i 2))))))
		(_sig(_int ftch_complete_clr -3 0 66717(_arch(_uni((i 2))))))
		(_sig(_int video_prmtrs_valid -3 0 66718(_arch(_uni((i 2))))))
		(_sig(_int prmtr_update_complete -3 0 66719(_arch(_uni((i 2))))))
		(_sig(_int desc_data_wren -3 0 66722(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_ADDR_WIDTH-1~downto~0}~13 0 66723(_array -3((_dto c 172 i 0)))))
		(_sig(_int desc_strtaddress 56 0 66723(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{VSIZE_DWIDTH-1~downto~0}~13 0 66724(_array -3((_dto i 12 i 0)))))
		(_sig(_int desc_vsize 57 0 66724(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{HSIZE_DWIDTH-1~downto~0}~13 0 66725(_array -3((_dto i 15 i 0)))))
		(_sig(_int desc_hsize 58 0 66725(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{STRIDE_DWIDTH-1~downto~0}~13 0 66726(_array -3((_dto i 15 i 0)))))
		(_sig(_int desc_stride 59 0 66726(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{FRMDLY_DWIDTH-1~downto~0}~13 0 66727(_array -3((_dto i 4 i 0)))))
		(_sig(_int desc_frmdly 60 0 66727(_arch(_uni((_others(i 2)))))))
		(_sig(_int crnt_vsize_i 57 0 66731(_arch(_uni((_others(i 2)))))))
		(_sig(_int crnt_hsize 58 0 66732(_arch(_uni((_others(i 2)))))))
		(_sig(_int crnt_stride 59 0 66733(_arch(_uni((_others(i 2)))))))
		(_sig(_int crnt_frmdly 60 0 66734(_arch(_uni((_others(i 2)))))))
		(_sig(_int crnt_start_address 56 0 66735(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{FRAME_NUMBER_WIDTH-1~downto~0}~13 0 66738(_array -3((_dto i 4 i 0)))))
		(_sig(_int frame_number_i 61 0 66738(_arch(_uni((_others(i 2)))))))
		(_sig(_int mstr_frame_ref_in 61 0 66739(_arch(_uni((_others(i 2)))))))
		(_sig(_int slv_frame_ref_out 61 0 66740(_arch(_uni((_others(i 2)))))))
		(_sig(_int valid_frame_sync_i -3 0 66741(_arch(_uni((i 2))))))
		(_sig(_int valid_frame_sync_d2 -3 0 66742(_arch(_uni((i 2))))))
		(_sig(_int initial_frame -3 0 66743(_arch(_uni((i 2))))))
		(_sig(_int tstvect_fsync_d1 -3 0 66744(_arch(_uni((i 2))))))
		(_sig(_int tstvect_fsync_d2 -3 0 66745(_arch(_uni((i 2))))))
		(_sig(_int repeat_frame -3 0 66746(_arch(_uni((i 2))))))
		(_sig(_int repeat_frame_nmbr 61 0 66747(_arch(_uni((_others(i 2)))))))
		(_sig(_int s_h_frame_number 61 0 66748(_arch(_uni((_others(i 2)))))))
		(_sig(_int dm_prev_frame_number 61 0 66749(_arch(_uni((_others(i 2)))))))
		(_sig(_int all_idle_d1 -3 0 66750(_arch(_uni((i 2))))))
		(_sig(_int all_idle_re -3 0 66751(_arch(_uni((i 2))))))
		(_sig(_int all_idle_i -3 0 66752(_arch(_uni((i 2))))))
		(_sig(_int late_idle -3 0 66753(_arch(_uni((i 2))))))
		(_sig(_int frame_sync_d1 -3 0 66755(_arch(_uni((i 2))))))
		(_sig(_int frame_sync_d2 -3 0 66756(_arch(_uni((i 2))))))
		(_sig(_int err_d1 -3 0 66758(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{NUM_FRM_STORE_WIDTH-1~downto~0}~132 0 66763(_array -3((_dto i 5 i 0)))))
		(_sig(_int num_fstore_minus1_cmb 62 0 66763(_arch(_uni((_others(i 2)))))))
		(_sig(_int num_fstore_minus1 61 0 66764(_arch(_uni((_others(i 2)))))))
		(_sig(_int num_fstore_equal_one -3 0 66765(_arch(_uni((i 2))))))
		(_sig(_int fsize_mismatch_err_flag_i -3 0 66766(_arch(_uni((i 2))))))
		(_sig(_int flag_to_repeat_after_fsize_less_err -3 0 66767(_arch(_uni((i 2))))))
		(_prcs
			(line__66774(_arch 0 0 66774(_assignment(_alias((fsize_mismatch_err_flag)(fsize_mismatch_err_flag_i)))(_simpleassign BUF)(_trgt(27))(_sens(147)))))
			(line__66780(_arch 1 0 66780(_assignment(_trgt(146))(_sens(145)))))
			(line__66786(_arch 2 0 66786(_assignment(_alias((dma_interr_set)(interr)))(_simpleassign BUF)(_trgt(76))(_sens(98)))))
			(line__66787(_arch 3 0 66787(_assignment(_alias((dma_interr_set_minus_frame_errors)(interr_minus_frame_errors)))(_simpleassign BUF)(_trgt(75))(_sens(99)))))
			(line__66788(_arch 4 0 66788(_assignment(_alias((dma_slverr_set)(slverr)))(_simpleassign BUF)(_trgt(77))(_sens(100)))))
			(line__66789(_arch 5 0 66789(_assignment(_alias((dma_decerr_set)(decerr)))(_simpleassign BUF)(_trgt(78))(_sens(101)))))
			(line__66792(_arch 6 0 66792(_assignment(_alias((fsize_mismatch_err)(fsize_mismatch_err_i)))(_simpleassign BUF)(_trgt(28))(_sens(105)))))
			(line__66793(_arch 7 0 66793(_assignment(_alias((lsize_mismatch_err)(lsize_mismatch_err_i)))(_simpleassign BUF)(_trgt(29))(_sens(106)))))
			(line__66794(_arch 8 0 66794(_assignment(_alias((lsize_more_mismatch_err)(lsize_more_mismatch_err_i)))(_simpleassign BUF)(_trgt(30))(_sens(107)))))
			(line__66797(_arch 9 0 66797(_assignment(_alias((crnt_vsize)(crnt_vsize_i)))(_trgt(57))(_sens(120)))))
			(line__66800(_arch 10 0 66800(_assignment(_alias((valid_video_prmtrs)(video_prmtrs_valid)))(_simpleassign BUF)(_trgt(50))(_sens(112)))))
			(line__66802(_arch 11 0 66802(_assignment(_alias((all_idle)(all_idle_i)))(_simpleassign BUF)(_trgt(24))(_sens(139)))))
			(line__66812(_arch 12 0 66812(_assignment(_trgt(128))(_sens(53)(112)))))
			(line__66819(_arch 13 0 66819(_assignment(_alias((valid_frame_sync_cmb)(valid_frame_sync_i)))(_simpleassign BUF)(_trgt(49))(_sens(128)))))
			(REG_INITIAL_FRAME_FLAG(_arch 14 0 66830(_prcs(_trgt(130))(_sens(0)(1)(7))(_dssslsensitivity 1)(_read(53)))))
			(line__66961(_arch 23 0 66961(_assignment(_trgt(144))(_sens(58)))))
			(REG_NUM_FSTR_MINUS1(_arch 24 0 66963(_prcs(_trgt(145))(_sens(0)(1)(144(d_4_0)))(_dssslsensitivity 1))))
			(line__68147(_arch 84 0 68147(_assignment(_trgt(97))(_sens(2)(91)(103)))))
			(REG_STOP_OUT(_arch 85 0 68152(_prcs(_trgt(23))(_sens(0)(1)(97))(_dssslsensitivity 1))))
			(REG_DELAY_ERR(_arch 86 0 68168(_prcs(_trgt(69)(143))(_sens(0)(1)(91)(98)(100)(101)(106)(107)(143))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.FRAME_NUMBER_WIDTH(2 FRAME_NUMBER_WIDTH)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.VSIZE_DWIDTH(2 VSIZE_DWIDTH)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.HSIZE_DWIDTH(2 HSIZE_DWIDTH)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.STRIDE_DWIDTH(2 STRIDE_DWIDTH)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.FRMDLY_DWIDTH(2 FRMDLY_DWIDTH)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{BITS_PER_REG_64-1~downto~0}~15(2 ~STD_LOGIC_VECTOR{BITS_PER_REG_64-1~downto~0}~15)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.NUM_FRM_STORE_WIDTH(2 NUM_FRM_STORE_WIDTH)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.CMD_BASE_WIDTH(2 CMD_BASE_WIDTH)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(axi_vdma_pkg))(ieee(NUMERIC_STD))(ieee(std_logic_misc))(unisim(VCOMPONENTS)))
	(_static
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(514)
		(33686018 131586)
		(33686018 131586)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(33686018 3)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(33686018 33686018 33686018 2)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . implementation 173 -1)
)
V 000055 55 15733         1580965288145 implementation
(_unit VHDL(axi_vdma_mm2s_axis_dwidth_converter 0 68681(implementation 0 68735))
	(_version vde)
	(_time 1580965288146 2020.02.05 23:01:28)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_vdma_v6_3/hdl/axi_vdma_v6_3_rfs.vhd\))
	(_parameters tan)
	(_code 1f481f194148420a49191c4c0b451a191e1a49194b194b)
	(_ent
		(_time 1580965288141)
	)
	(_comp
		(axi_vdma_v6_3_8_axis_dwidth_converter_v1_0_axis_dwidth_converter
			(_object
				(_gen(_int C_S_AXIS_TDATA_WIDTH -1 0 68764(_ent((i 32)))))
				(_gen(_int C_M_AXIS_TDATA_WIDTH -1 0 68765(_ent((i 32)))))
				(_gen(_int C_AXIS_TID_WIDTH -1 0 68766(_ent((i 1)))))
				(_gen(_int C_AXIS_TDEST_WIDTH -1 0 68767(_ent((i 1)))))
				(_gen(_int C_S_AXIS_TUSER_WIDTH -1 0 68768(_ent((i 4)))))
				(_gen(_int C_M_AXIS_TUSER_WIDTH -1 0 68769(_ent((i 4)))))
				(_type(_int ~STRING~13 0 68771(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int C_FAMILY 28 0 68771(_ent(_string \"virtex7"\))))
				(_port(_int ACLK -3 0 68773(_ent (_in))))
				(_port(_int ARESETN -3 0 68774(_ent (_in))))
				(_port(_int ACLKEN -3 0 68775(_ent (_in))))
				(_port(_int S_AXIS_TVALID -3 0 68776(_ent (_in))))
				(_port(_int S_AXIS_TREADY -3 0 68777(_ent (_out))))
				(_port(_int S_AXIS_TDATA 19 0 68778(_ent (_in))))
				(_port(_int S_AXIS_TSTRB 20 0 68779(_ent (_in))))
				(_port(_int S_AXIS_TKEEP 21 0 68780(_ent (_in))))
				(_port(_int S_AXIS_TLAST -3 0 68781(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{C_AXIS_TID_WIDTH-1~downto~0}~13 0 68782(_array -3((_dto c 14 i 0)))))
				(_port(_int S_AXIS_TID 29 0 68782(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{C_AXIS_TDEST_WIDTH-1~downto~0}~13 0 68783(_array -3((_dto c 15 i 0)))))
				(_port(_int S_AXIS_TDEST 30 0 68783(_ent (_in))))
				(_port(_int S_AXIS_TUSER 22 0 68784(_ent (_in))))
				(_port(_int M_AXIS_TVALID -3 0 68785(_ent (_out))))
				(_port(_int M_AXIS_TREADY -3 0 68786(_ent (_in))))
				(_port(_int M_AXIS_TDATA 23 0 68787(_ent (_out))))
				(_port(_int M_AXIS_TSTRB 24 0 68788(_ent (_out))))
				(_port(_int M_AXIS_TKEEP 25 0 68789(_ent (_out))))
				(_port(_int M_AXIS_TLAST -3 0 68790(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{C_AXIS_TID_WIDTH-1~downto~0}~138 0 68791(_array -3((_dto c 16 i 0)))))
				(_port(_int M_AXIS_TID 31 0 68791(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{C_AXIS_TDEST_WIDTH-1~downto~0}~1310 0 68792(_array -3((_dto c 17 i 0)))))
				(_port(_int M_AXIS_TDEST 32 0 68792(_ent (_out))))
				(_port(_int M_AXIS_TUSER 26 0 68793(_ent (_out))))
			)
		)
	)
	(_generate GEN_DWIDTH_NO_SOF 0 68818(_if 18)
		(_inst MM2S_AXIS_DWIDTH_CONVERTER_I 0 68826(_comp axi_vdma_v6_3_8_axis_dwidth_converter_v1_0_axis_dwidth_converter)
			(_gen
				((C_S_AXIS_TDATA_WIDTH)(_code 19))
				((C_M_AXIS_TDATA_WIDTH)(_code 20))
				((C_AXIS_TID_WIDTH)(_code 21))
				((C_AXIS_TDEST_WIDTH)(_code 22))
				((C_S_AXIS_TUSER_WIDTH)(_code 23))
				((C_M_AXIS_TUSER_WIDTH)(_code 24))
				((C_FAMILY)(_code 25))
			)
			(_port
				((ACLK)(ACLK))
				((ARESETN)(ARESETN))
				((ACLKEN)(ACLKEN))
				((S_AXIS_TVALID)(S_AXIS_TVALID))
				((S_AXIS_TREADY)(S_AXIS_TREADY))
				((S_AXIS_TDATA)(S_AXIS_TDATA(_range 26)))
				((S_AXIS_TSTRB)(S_AXIS_TSTRB(_range 27)))
				((S_AXIS_TKEEP)(S_AXIS_TKEEP(_range 28)))
				((S_AXIS_TLAST)(S_AXIS_TLAST))
				((S_AXIS_TID)(S_AXIS_TID(_range 29)))
				((S_AXIS_TDEST)(S_AXIS_TDEST(_range 30)))
				((S_AXIS_TUSER)(S_AXIS_TUSER(_range 31)))
				((M_AXIS_TVALID)(M_AXIS_TVALID_OUT))
				((M_AXIS_TREADY)(M_AXIS_TREADY))
				((M_AXIS_TDATA)(M_AXIS_TDATA(_range 32)))
				((M_AXIS_TSTRB)(M_AXIS_TSTRB(_range 33)))
				((M_AXIS_TKEEP)(M_AXIS_TKEEP(_range 34)))
				((M_AXIS_TLAST)(M_AXIS_TLAST_OUT))
				((M_AXIS_TID)(M_AXIS_TID(_range 35)))
				((M_AXIS_TDEST)(M_AXIS_TDEST(_range 36)))
				((M_AXIS_TUSER)(M_AXIS_TUSER(_range 37)))
			)
			(_use(_implicit)
				(_gen
					((C_S_AXIS_TDATA_WIDTH)(_code 38))
					((C_M_AXIS_TDATA_WIDTH)(_code 39))
					((C_AXIS_TID_WIDTH)(_code 40))
					((C_AXIS_TDEST_WIDTH)(_code 41))
					((C_S_AXIS_TUSER_WIDTH)(_code 42))
					((C_M_AXIS_TUSER_WIDTH)(_code 43))
					((C_FAMILY)(_code 44))
				)
				(_port
					((ACLK)(ACLK))
					((ARESETN)(ARESETN))
					((ACLKEN)(ACLKEN))
					((S_AXIS_TVALID)(S_AXIS_TVALID))
					((S_AXIS_TREADY)(S_AXIS_TREADY))
					((S_AXIS_TDATA)(S_AXIS_TDATA))
					((S_AXIS_TSTRB)(S_AXIS_TSTRB))
					((S_AXIS_TKEEP)(S_AXIS_TKEEP))
					((S_AXIS_TLAST)(S_AXIS_TLAST))
					((S_AXIS_TID)(S_AXIS_TID))
					((S_AXIS_TDEST)(S_AXIS_TDEST))
					((S_AXIS_TUSER)(S_AXIS_TUSER))
					((M_AXIS_TVALID)(M_AXIS_TVALID))
					((M_AXIS_TREADY)(M_AXIS_TREADY))
					((M_AXIS_TDATA)(M_AXIS_TDATA))
					((M_AXIS_TSTRB)(M_AXIS_TSTRB))
					((M_AXIS_TKEEP)(M_AXIS_TKEEP))
					((M_AXIS_TLAST)(M_AXIS_TLAST))
					((M_AXIS_TID)(M_AXIS_TID))
					((M_AXIS_TDEST)(M_AXIS_TDEST))
					((M_AXIS_TUSER)(M_AXIS_TUSER))
				)
			)
		)
		(_object
			(_prcs
				(line__68821(_arch 0 0 68821(_assignment(_alias((all_lines_xfred_s_dwidth)(all_lines_xfred)))(_simpleassign BUF)(_trgt(6))(_sens(34)))))
				(line__68823(_arch 1 0 68823(_assignment(_alias((M_AXIS_TVALID)(M_AXIS_TVALID_OUT)))(_simpleassign BUF)(_trgt(19))(_sens(31)))))
				(line__68824(_arch 2 0 68824(_assignment(_alias((M_AXIS_TLAST)(M_AXIS_TLAST_OUT)))(_simpleassign BUF)(_trgt(24))(_sens(32)))))
				(DWIDTH_REG_STRM_SIGS(_arch 3 0 68862(_prcs(_trgt(28)(29)(30))(_sens(0)(31)(32)(1)(20))(_dssslsensitivity 1))))
				(line__68882(_arch 4 0 68882(_assignment(_trgt(35))(_sens(28)(29)(30)))))
				(DWIDTH_VERT_COUNTER(_arch 5 0 68890(_prcs(_simple)(_trgt(33)(34))(_sens(0))(_read(33)(35)(1)(4)(9)))))
				(line__68911(_arch 6 0 68911(_assignment(_trgt(5))(_sens(31)(34)(8)))))
			)
		)
	)
	(_generate GEN_DWIDTH_SOF 0 68922(_if 45)
		(_inst MM2S_AXIS_DWIDTH_CONVERTER_I 0 68932(_comp axi_vdma_v6_3_8_axis_dwidth_converter_v1_0_axis_dwidth_converter)
			(_gen
				((C_S_AXIS_TDATA_WIDTH)(_code 46))
				((C_M_AXIS_TDATA_WIDTH)(_code 47))
				((C_AXIS_TID_WIDTH)(_code 48))
				((C_AXIS_TDEST_WIDTH)(_code 49))
				((C_S_AXIS_TUSER_WIDTH)(_code 50))
				((C_M_AXIS_TUSER_WIDTH)(_code 51))
				((C_FAMILY)(_code 52))
			)
			(_port
				((ACLK)(ACLK))
				((ARESETN)(ARESETN))
				((ACLKEN)(ACLKEN))
				((S_AXIS_TVALID)(S_AXIS_TVALID))
				((S_AXIS_TREADY)(S_AXIS_TREADY))
				((S_AXIS_TDATA)(S_AXIS_TDATA(_range 53)))
				((S_AXIS_TSTRB)(S_AXIS_TSTRB(_range 54)))
				((S_AXIS_TKEEP)(S_AXIS_TKEEP(_range 55)))
				((S_AXIS_TLAST)(S_AXIS_TLAST))
				((S_AXIS_TID)(S_AXIS_TID(_range 56)))
				((S_AXIS_TDEST)(S_AXIS_TDEST(_range 57)))
				((S_AXIS_TUSER)(S_AXIS_TUSER(_range 58)))
				((M_AXIS_TVALID)(M_AXIS_TVALID_OUT))
				((M_AXIS_TREADY)(M_AXIS_TREADY))
				((M_AXIS_TDATA)(M_AXIS_TDATA(_range 59)))
				((M_AXIS_TSTRB)(M_AXIS_TSTRB(_range 60)))
				((M_AXIS_TKEEP)(M_AXIS_TKEEP(_range 61)))
				((M_AXIS_TLAST)(M_AXIS_TLAST_OUT))
				((M_AXIS_TID)(M_AXIS_TID(_range 62)))
				((M_AXIS_TDEST)(M_AXIS_TDEST(_range 63)))
				((M_AXIS_TUSER)(M_AXIS_TUSER(_range 64)))
			)
			(_use(_implicit)
				(_gen
					((C_S_AXIS_TDATA_WIDTH)(_code 65))
					((C_M_AXIS_TDATA_WIDTH)(_code 66))
					((C_AXIS_TID_WIDTH)(_code 67))
					((C_AXIS_TDEST_WIDTH)(_code 68))
					((C_S_AXIS_TUSER_WIDTH)(_code 69))
					((C_M_AXIS_TUSER_WIDTH)(_code 70))
					((C_FAMILY)(_code 71))
				)
				(_port
					((ACLK)(ACLK))
					((ARESETN)(ARESETN))
					((ACLKEN)(ACLKEN))
					((S_AXIS_TVALID)(S_AXIS_TVALID))
					((S_AXIS_TREADY)(S_AXIS_TREADY))
					((S_AXIS_TDATA)(S_AXIS_TDATA))
					((S_AXIS_TSTRB)(S_AXIS_TSTRB))
					((S_AXIS_TKEEP)(S_AXIS_TKEEP))
					((S_AXIS_TLAST)(S_AXIS_TLAST))
					((S_AXIS_TID)(S_AXIS_TID))
					((S_AXIS_TDEST)(S_AXIS_TDEST))
					((S_AXIS_TUSER)(S_AXIS_TUSER))
					((M_AXIS_TVALID)(M_AXIS_TVALID))
					((M_AXIS_TREADY)(M_AXIS_TREADY))
					((M_AXIS_TDATA)(M_AXIS_TDATA))
					((M_AXIS_TSTRB)(M_AXIS_TSTRB))
					((M_AXIS_TKEEP)(M_AXIS_TKEEP))
					((M_AXIS_TLAST)(M_AXIS_TLAST))
					((M_AXIS_TID)(M_AXIS_TID))
					((M_AXIS_TDEST)(M_AXIS_TDEST))
					((M_AXIS_TUSER)(M_AXIS_TUSER))
				)
			)
		)
		(_object
			(_prcs
				(line__68928(_arch 7 0 68928(_assignment(_alias((M_AXIS_TVALID)(M_AXIS_TVALID_OUT)))(_simpleassign BUF)(_trgt(19))(_sens(31)))))
				(line__68929(_arch 8 0 68929(_assignment(_alias((M_AXIS_TLAST)(M_AXIS_TLAST_OUT)))(_simpleassign BUF)(_trgt(24))(_sens(32)))))
				(line__68930(_arch 9 0 68930(_assignment(_alias((all_lines_xfred_s_dwidth)(all_lines_xfred)))(_simpleassign BUF)(_trgt(6))(_sens(34)))))
				(DWIDTH_REG_STRM_SIGS(_arch 10 0 68968(_prcs(_trgt(28)(29)(30))(_sens(0)(31)(32)(1)(20))(_dssslsensitivity 1))))
				(line__68988(_arch 11 0 68988(_assignment(_trgt(35))(_sens(28)(29)(30)))))
				(DWIDTH_VERT_COUNTER(_arch 12 0 68996(_prcs(_simple)(_trgt(33)(34))(_sens(0))(_read(33)(35)(1)(3)(4)(9)))))
				(line__69017(_arch 13 0 69017(_assignment(_trgt(5))(_sens(31)(34)(8)))))
			)
		)
	)
	(_object
		(_gen(_int C_M_AXIS_MM2S_TDATA_WIDTH_CALCULATED -1 0 68682 \32\ (_ent gms((i 32)))))
		(_gen(_int C_M_AXIS_MM2S_TDATA_WIDTH -1 0 68683 \32\ (_ent gms((i 32)))))
		(_gen(_int C_M_AXIS_MM2S_TDATA_WIDTH_div_by_8 -1 0 68684 \4\ (_ent gms((i 4)))))
		(_type(_int ~INTEGER~range~0~to~1~12 0 68685(_scalar (_to i 0 i 1))))
		(_gen(_int C_MM2S_SOF_ENABLE 0 0 68685 \0\ (_ent gms((i 0)))))
		(_type(_int ~INTEGER~range~0~to~1~121 0 68686(_scalar (_to i 0 i 1))))
		(_gen(_int ENABLE_FLUSH_ON_FSYNC 1 0 68686 \0\ (_ent gms((i 0)))))
		(_gen(_int C_M_AXIS_MM2S_TDATA_WIDTH_CALCULATED_div_by_8 -1 0 68687 \4\ (_ent gms((i 4)))))
		(_gen(_int C_AXIS_TID_WIDTH -1 0 68689 \1\ (_ent gms((i 1)))))
		(_gen(_int C_AXIS_TDEST_WIDTH -1 0 68690 \1\ (_ent gms((i 1)))))
		(_type(_int ~STRING~12 0 68691(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int C_FAMILY 2 0 68691(_ent(_string \"virtex7"\))))
		(_port(_int ACLK -3 0 68693(_ent(_in)(_event))))
		(_port(_int ARESETN -3 0 68694(_ent(_in))))
		(_port(_int ACLKEN -3 0 68695(_ent(_in))))
		(_port(_int mm2s_vsize_cntr_clr_flag -3 0 68697(_ent(_in))))
		(_port(_int fsync_out -3 0 68698(_ent(_in))))
		(_port(_int dwidth_fifo_pipe_empty -3 0 68699(_ent(_out))))
		(_port(_int all_lines_xfred_s_dwidth -3 0 68700(_ent(_out))))
		(_port(_int stop_reg -3 0 68701(_ent(_in))))
		(_port(_int dm_halt_reg -3 0 68702(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{VSIZE_DWIDTH-1~downto~0}~12 0 68703(_array -3((_dto i 12 i 0)))))
		(_port(_int crnt_vsize_d2 3 0 68703(_ent(_in))))
		(_port(_int S_AXIS_TVALID -3 0 68705(_ent(_in))))
		(_port(_int S_AXIS_TREADY -3 0 68706(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXIS_MM2S_TDATA_WIDTH_CALCULATED-1~downto~0}~12 0 68707(_array -3((_dto c 72 i 0)))))
		(_port(_int S_AXIS_TDATA 4 0 68707(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXIS_MM2S_TDATA_WIDTH_CALCULATED/8-1~downto~0}~12 0 68708(_array -3((_dto c 73 i 0)))))
		(_port(_int S_AXIS_TSTRB 5 0 68708(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXIS_MM2S_TDATA_WIDTH_CALCULATED/8-1~downto~0}~123 0 68709(_array -3((_dto c 74 i 0)))))
		(_port(_int S_AXIS_TKEEP 6 0 68709(_ent(_in))))
		(_port(_int S_AXIS_TLAST -3 0 68710(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_AXIS_TID_WIDTH-1~downto~0}~12 0 68711(_array -3((_dto c 75 i 0)))))
		(_port(_int S_AXIS_TID 7 0 68711(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_AXIS_TDEST_WIDTH-1~downto~0}~12 0 68712(_array -3((_dto c 76 i 0)))))
		(_port(_int S_AXIS_TDEST 8 0 68712(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXIS_MM2S_TDATA_WIDTH_CALCULATED_div_by_8-1~downto~0}~12 0 68713(_array -3((_dto c 77 i 0)))))
		(_port(_int S_AXIS_TUSER 9 0 68713(_ent(_in))))
		(_port(_int M_AXIS_TVALID -3 0 68714(_ent(_out))))
		(_port(_int M_AXIS_TREADY -3 0 68715(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXIS_MM2S_TDATA_WIDTH-1~downto~0}~12 0 68716(_array -3((_dto c 78 i 0)))))
		(_port(_int M_AXIS_TDATA 10 0 68716(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXIS_MM2S_TDATA_WIDTH/8-1~downto~0}~12 0 68717(_array -3((_dto c 79 i 0)))))
		(_port(_int M_AXIS_TSTRB 11 0 68717(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXIS_MM2S_TDATA_WIDTH/8-1~downto~0}~125 0 68718(_array -3((_dto c 80 i 0)))))
		(_port(_int M_AXIS_TKEEP 12 0 68718(_ent(_out))))
		(_port(_int M_AXIS_TLAST -3 0 68719(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_AXIS_TID_WIDTH-1~downto~0}~127 0 68720(_array -3((_dto c 81 i 0)))))
		(_port(_int M_AXIS_TID 13 0 68720(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_AXIS_TDEST_WIDTH-1~downto~0}~129 0 68721(_array -3((_dto c 82 i 0)))))
		(_port(_int M_AXIS_TDEST 14 0 68721(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXIS_MM2S_TDATA_WIDTH_div_by_8-1~downto~0}~12 0 68722(_array -3((_dto c 83 i 0)))))
		(_port(_int M_AXIS_TUSER 15 0 68722(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{255~downto~0}~13 0 68749(_array -3((_dto i 255 i 0)))))
		(_cnst(_int ZERO_VALUE 16 0 68749(_arch((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{VSIZE_DWIDTH-1~downto~0}~13 0 68752(_array -3((_dto i 12 i 0)))))
		(_cnst(_int VSIZE_ONE_VALUE 17 0 68752(_arch gms(_code 84))))
		(_type(_int ~STD_LOGIC_VECTOR{VSIZE_DWIDTH-1~downto~0}~132 0 68755(_array -3((_dto i 12 i 0)))))
		(_cnst(_int VSIZE_ZERO_VALUE 18 0 68755(_arch((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXIS_MM2S_TDATA_WIDTH_CALCULATED-1~downto~0}~13 0 68778(_array -3((_dto c 85 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXIS_MM2S_TDATA_WIDTH_CALCULATED/8-1~downto~0}~13 0 68779(_array -3((_dto c 86 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXIS_MM2S_TDATA_WIDTH_CALCULATED/8-1~downto~0}~134 0 68780(_array -3((_dto c 87 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXIS_MM2S_TDATA_WIDTH_CALCULATED_div_by_8-1~downto~0}~13 0 68784(_array -3((_dto c 88 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXIS_MM2S_TDATA_WIDTH-1~downto~0}~13 0 68787(_array -3((_dto c 89 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXIS_MM2S_TDATA_WIDTH/8-1~downto~0}~13 0 68788(_array -3((_dto c 90 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXIS_MM2S_TDATA_WIDTH/8-1~downto~0}~136 0 68789(_array -3((_dto c 91 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXIS_MM2S_TDATA_WIDTH_div_by_8-1~downto~0}~13 0 68793(_array -3((_dto c 92 i 0)))))
		(_sig(_int M_AXIS_TREADY_D1 -3 0 68800(_arch(_uni((i 2))))))
		(_sig(_int M_AXIS_TLAST_D1 -3 0 68801(_arch(_uni((i 2))))))
		(_sig(_int M_AXIS_TVALID_D1 -3 0 68802(_arch(_uni((i 2))))))
		(_sig(_int M_AXIS_TVALID_OUT -3 0 68803(_arch(_uni((i 2))))))
		(_sig(_int M_AXIS_TLAST_OUT -3 0 68804(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{VSIZE_DWIDTH-1~downto~0}~1312 0 68805(_array -3((_dto i 12 i 0)))))
		(_sig(_int vsize_counter 27 0 68805(_arch(_uni((_others(i 2)))))))
		(_sig(_int all_lines_xfred -3 0 68806(_arch(_uni((i 2))))))
		(_sig(_int decr_vcount -3 0 68808(_arch(_uni((i 2))))))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.VSIZE_DWIDTH(2 VSIZE_DWIDTH)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(axi_vdma_pkg))(ieee(NUMERIC_STD))(ieee(std_logic_misc))(unisim(VCOMPONENTS)))
	(_static
		(33686018 33686018 33686018 2)
		(33686018 33686018 33686018 2)
		(33686018 33686018 33686018 2)
		(33686018 33686018 33686018 2)
	)
	(_model . implementation 93 -1)
)
V 000055 55 14579         1580965288155 implementation
(_unit VHDL(axi_vdma_s2mm_axis_dwidth_converter 0 69171(implementation 0 69229))
	(_version vde)
	(_time 1580965288156 2020.02.05 23:01:28)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_vdma_v6_3/hdl/axi_vdma_v6_3_rfs.vhd\))
	(_parameters tan)
	(_code 1f481f194148420a4919184d0b451a191e1a49181c1c1d)
	(_ent
		(_time 1580965288153)
	)
	(_comp
		(axi_vdma_v6_3_8_axis_dwidth_converter_v1_0_axis_dwidth_converter
			(_object
				(_gen(_int C_S_AXIS_TDATA_WIDTH -1 0 69257(_ent((i 32)))))
				(_gen(_int C_M_AXIS_TDATA_WIDTH -1 0 69258(_ent((i 32)))))
				(_gen(_int C_AXIS_TID_WIDTH -1 0 69259(_ent((i 1)))))
				(_gen(_int C_AXIS_TDEST_WIDTH -1 0 69260(_ent((i 1)))))
				(_gen(_int C_S_AXIS_TUSER_WIDTH -1 0 69261(_ent((i 4)))))
				(_gen(_int C_M_AXIS_TUSER_WIDTH -1 0 69262(_ent((i 4)))))
				(_type(_int ~STRING~13 0 69264(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int C_FAMILY 28 0 69264(_ent(_string \"virtex7"\))))
				(_port(_int ACLK -3 0 69266(_ent (_in))))
				(_port(_int ARESETN -3 0 69267(_ent (_in))))
				(_port(_int ACLKEN -3 0 69268(_ent (_in))))
				(_port(_int S_AXIS_TVALID -3 0 69271(_ent (_in))))
				(_port(_int S_AXIS_TREADY -3 0 69272(_ent (_out))))
				(_port(_int S_AXIS_TDATA 19 0 69273(_ent (_in))))
				(_port(_int S_AXIS_TSTRB 20 0 69274(_ent (_in))))
				(_port(_int S_AXIS_TKEEP 21 0 69275(_ent (_in))))
				(_port(_int S_AXIS_TLAST -3 0 69276(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{C_AXIS_TID_WIDTH-1~downto~0}~13 0 69277(_array -3((_dto c 7 i 0)))))
				(_port(_int S_AXIS_TID 29 0 69277(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{C_AXIS_TDEST_WIDTH-1~downto~0}~13 0 69278(_array -3((_dto c 8 i 0)))))
				(_port(_int S_AXIS_TDEST 30 0 69278(_ent (_in))))
				(_port(_int S_AXIS_TUSER 22 0 69279(_ent (_in))))
				(_port(_int M_AXIS_TVALID -3 0 69281(_ent (_out))))
				(_port(_int M_AXIS_TREADY -3 0 69282(_ent (_in))))
				(_port(_int M_AXIS_TDATA 23 0 69283(_ent (_out))))
				(_port(_int M_AXIS_TSTRB 24 0 69284(_ent (_out))))
				(_port(_int M_AXIS_TKEEP 25 0 69285(_ent (_out))))
				(_port(_int M_AXIS_TLAST -3 0 69286(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{C_AXIS_TID_WIDTH-1~downto~0}~138 0 69287(_array -3((_dto c 9 i 0)))))
				(_port(_int M_AXIS_TID 31 0 69287(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{C_AXIS_TDEST_WIDTH-1~downto~0}~1310 0 69288(_array -3((_dto c 10 i 0)))))
				(_port(_int M_AXIS_TDEST 32 0 69288(_ent (_out))))
				(_port(_int M_AXIS_TUSER 26 0 69289(_ent (_out))))
			)
		)
	)
	(_generate GEN_DWIDTH_NO_FLUSH_SOF 0 69307(_if 11)
		(_inst S2MM_AXIS_DWIDTH_CONVERTER_I 0 69317(_comp axi_vdma_v6_3_8_axis_dwidth_converter_v1_0_axis_dwidth_converter)
			(_gen
				((C_S_AXIS_TDATA_WIDTH)(_code 12))
				((C_M_AXIS_TDATA_WIDTH)(_code 13))
				((C_AXIS_TID_WIDTH)(_code 14))
				((C_AXIS_TDEST_WIDTH)(_code 15))
				((C_S_AXIS_TUSER_WIDTH)(_code 16))
				((C_M_AXIS_TUSER_WIDTH)(_code 17))
				((C_FAMILY)(_code 18))
			)
			(_port
				((ACLK)(ACLK))
				((ARESETN)(ARESETN))
				((ACLKEN)(ACLKEN))
				((S_AXIS_TVALID)(S_AXIS_TVALID))
				((S_AXIS_TREADY)(S_AXIS_TREADY))
				((S_AXIS_TDATA)(S_AXIS_TDATA(_range 19)))
				((S_AXIS_TSTRB)(S_AXIS_TSTRB(_range 20)))
				((S_AXIS_TKEEP)(S_AXIS_TKEEP(_range 21)))
				((S_AXIS_TLAST)(S_AXIS_TLAST))
				((S_AXIS_TID)(S_AXIS_TID(_range 22)))
				((S_AXIS_TDEST)(S_AXIS_TDEST(_range 23)))
				((S_AXIS_TUSER)(S_AXIS_TUSER(_range 24)))
				((M_AXIS_TVALID)(M_AXIS_TVALID))
				((M_AXIS_TREADY)(M_AXIS_TREADY))
				((M_AXIS_TDATA)(M_AXIS_TDATA(_range 25)))
				((M_AXIS_TSTRB)(M_AXIS_TSTRB(_range 26)))
				((M_AXIS_TKEEP)(M_AXIS_TKEEP(_range 27)))
				((M_AXIS_TLAST)(M_AXIS_TLAST))
				((M_AXIS_TID)(M_AXIS_TID(_range 28)))
				((M_AXIS_TDEST)(M_AXIS_TDEST(_range 29)))
				((M_AXIS_TUSER)(M_AXIS_TUSER(_range 30)))
			)
			(_use(_implicit)
				(_gen
					((C_S_AXIS_TDATA_WIDTH)(_code 31))
					((C_M_AXIS_TDATA_WIDTH)(_code 32))
					((C_AXIS_TID_WIDTH)(_code 33))
					((C_AXIS_TDEST_WIDTH)(_code 34))
					((C_S_AXIS_TUSER_WIDTH)(_code 35))
					((C_M_AXIS_TUSER_WIDTH)(_code 36))
					((C_FAMILY)(_code 37))
				)
				(_port
					((ACLK)(ACLK))
					((ARESETN)(ARESETN))
					((ACLKEN)(ACLKEN))
					((S_AXIS_TVALID)(S_AXIS_TVALID))
					((S_AXIS_TREADY)(S_AXIS_TREADY))
					((S_AXIS_TDATA)(S_AXIS_TDATA))
					((S_AXIS_TSTRB)(S_AXIS_TSTRB))
					((S_AXIS_TKEEP)(S_AXIS_TKEEP))
					((S_AXIS_TLAST)(S_AXIS_TLAST))
					((S_AXIS_TID)(S_AXIS_TID))
					((S_AXIS_TDEST)(S_AXIS_TDEST))
					((S_AXIS_TUSER)(S_AXIS_TUSER))
					((M_AXIS_TVALID)(M_AXIS_TVALID))
					((M_AXIS_TREADY)(M_AXIS_TREADY))
					((M_AXIS_TDATA)(M_AXIS_TDATA))
					((M_AXIS_TSTRB)(M_AXIS_TSTRB))
					((M_AXIS_TKEEP)(M_AXIS_TKEEP))
					((M_AXIS_TLAST)(M_AXIS_TLAST))
					((M_AXIS_TID)(M_AXIS_TID))
					((M_AXIS_TDEST)(M_AXIS_TDEST))
					((M_AXIS_TUSER)(M_AXIS_TUSER))
				)
			)
		)
		(_object
			(_prcs
				(line__69310(_arch 0 0 69310(_assignment(_alias((chnl_ready_dwidth)(_string \"0"\)))(_trgt(6)))))
				(line__69311(_arch 1 0 69311(_assignment(_alias((strm_not_finished_dwidth)(_string \"0"\)))(_trgt(7)))))
				(line__69312(_arch 2 0 69312(_assignment(_alias((strm_all_lines_rcvd_dwidth)(_string \"0"\)))(_trgt(8)))))
				(line__69313(_arch 3 0 69313(_assignment(_alias((all_vount_rcvd_dwidth)(_string \"0"\)))(_trgt(9)))))
			)
		)
	)
	(_generate GEN_DWIDTH_FLUSH_SOF 0 69355(_if 38)
		(_inst S2MM_AXIS_DWIDTH_CONVERTER_I 0 69360(_comp axi_vdma_v6_3_8_axis_dwidth_converter_v1_0_axis_dwidth_converter)
			(_gen
				((C_S_AXIS_TDATA_WIDTH)(_code 39))
				((C_M_AXIS_TDATA_WIDTH)(_code 40))
				((C_AXIS_TID_WIDTH)(_code 41))
				((C_AXIS_TDEST_WIDTH)(_code 42))
				((C_S_AXIS_TUSER_WIDTH)(_code 43))
				((C_M_AXIS_TUSER_WIDTH)(_code 44))
				((C_FAMILY)(_code 45))
			)
			(_port
				((ACLK)(ACLK))
				((ARESETN)(ARESETN))
				((ACLKEN)(ACLKEN))
				((S_AXIS_TVALID)(S_AXIS_TVALID))
				((S_AXIS_TREADY)(S_AXIS_TREADY_OUT))
				((S_AXIS_TDATA)(S_AXIS_TDATA(_range 46)))
				((S_AXIS_TSTRB)(S_AXIS_TSTRB(_range 47)))
				((S_AXIS_TKEEP)(S_AXIS_TKEEP(_range 48)))
				((S_AXIS_TLAST)(S_AXIS_TLAST))
				((S_AXIS_TID)(S_AXIS_TID(_range 49)))
				((S_AXIS_TDEST)(S_AXIS_TDEST(_range 50)))
				((S_AXIS_TUSER)(S_AXIS_TUSER(_range 51)))
				((M_AXIS_TVALID)(M_AXIS_TVALID))
				((M_AXIS_TREADY)(M_AXIS_TREADY))
				((M_AXIS_TDATA)(M_AXIS_TDATA(_range 52)))
				((M_AXIS_TSTRB)(M_AXIS_TSTRB(_range 53)))
				((M_AXIS_TKEEP)(M_AXIS_TKEEP(_range 54)))
				((M_AXIS_TLAST)(M_AXIS_TLAST))
				((M_AXIS_TID)(M_AXIS_TID(_range 55)))
				((M_AXIS_TDEST)(M_AXIS_TDEST(_range 56)))
				((M_AXIS_TUSER)(M_AXIS_TUSER(_range 57)))
			)
			(_use(_implicit)
				(_gen
					((C_S_AXIS_TDATA_WIDTH)(_code 58))
					((C_M_AXIS_TDATA_WIDTH)(_code 59))
					((C_AXIS_TID_WIDTH)(_code 60))
					((C_AXIS_TDEST_WIDTH)(_code 61))
					((C_S_AXIS_TUSER_WIDTH)(_code 62))
					((C_M_AXIS_TUSER_WIDTH)(_code 63))
					((C_FAMILY)(_code 64))
				)
				(_port
					((ACLK)(ACLK))
					((ARESETN)(ARESETN))
					((ACLKEN)(ACLKEN))
					((S_AXIS_TVALID)(S_AXIS_TVALID))
					((S_AXIS_TREADY)(S_AXIS_TREADY))
					((S_AXIS_TDATA)(S_AXIS_TDATA))
					((S_AXIS_TSTRB)(S_AXIS_TSTRB))
					((S_AXIS_TKEEP)(S_AXIS_TKEEP))
					((S_AXIS_TLAST)(S_AXIS_TLAST))
					((S_AXIS_TID)(S_AXIS_TID))
					((S_AXIS_TDEST)(S_AXIS_TDEST))
					((S_AXIS_TUSER)(S_AXIS_TUSER))
					((M_AXIS_TVALID)(M_AXIS_TVALID))
					((M_AXIS_TREADY)(M_AXIS_TREADY))
					((M_AXIS_TDATA)(M_AXIS_TDATA))
					((M_AXIS_TSTRB)(M_AXIS_TSTRB))
					((M_AXIS_TKEEP)(M_AXIS_TKEEP))
					((M_AXIS_TLAST)(M_AXIS_TLAST))
					((M_AXIS_TID)(M_AXIS_TID))
					((M_AXIS_TDEST)(M_AXIS_TDEST))
					((M_AXIS_TUSER)(M_AXIS_TUSER))
				)
			)
		)
		(_object
			(_prcs
				(line__69398(_arch 4 0 69398(_assignment(_alias((S_AXIS_TREADY)(S_AXIS_TREADY_OUT)))(_simpleassign BUF)(_trgt(11))(_sens(29)))))
				(line__69401(_arch 5 0 69401(_assignment(_trgt(28))(_sens(29)(10)(15)))))
				(VERT_COUNTER_DWIDTH(_arch 6 0 69408(_prcs(_simple)(_trgt(30)(6)(7)(8)(9))(_sens(0))(_read(28)(30)(1)(3)(4)(5)))))
			)
		)
	)
	(_object
		(_gen(_int C_S_AXIS_S2MM_TDATA_WIDTH_CALCULATED -1 0 69172 \32\ (_ent gms((i 32)))))
		(_gen(_int C_S_AXIS_S2MM_TDATA_WIDTH -1 0 69173 \32\ (_ent gms((i 32)))))
		(_gen(_int C_S_AXIS_S2MM_TDATA_WIDTH_div_by_8 -1 0 69174 \4\ (_ent gms((i 4)))))
		(_gen(_int C_S_AXIS_S2MM_TDATA_WIDTH_CALCULATED_div_by_8 -1 0 69175 \4\ (_ent gms((i 4)))))
		(_type(_int ~INTEGER~range~0~to~1~12 0 69176(_scalar (_to i 0 i 1))))
		(_gen(_int C_S2MM_SOF_ENABLE 0 0 69176 \0\ (_ent gms((i 0)))))
		(_type(_int ~INTEGER~range~0~to~1~121 0 69177(_scalar (_to i 0 i 1))))
		(_gen(_int ENABLE_FLUSH_ON_FSYNC 1 0 69177 \0\ (_ent gms((i 0)))))
		(_gen(_int C_AXIS_TID_WIDTH -1 0 69178 \1\ (_ent gms((i 1)))))
		(_gen(_int C_AXIS_TDEST_WIDTH -1 0 69179 \1\ (_ent gms((i 1)))))
		(_type(_int ~STRING~12 0 69181(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int C_FAMILY 2 0 69181(_ent(_string \"virtex7"\))))
		(_port(_int ACLK -3 0 69183(_ent(_in)(_event))))
		(_port(_int ARESETN -3 0 69184(_ent(_in))))
		(_port(_int ACLKEN -3 0 69185(_ent(_in))))
		(_port(_int s2mm_fsize_less_err_internal_tvalid_gating -3 0 69187(_ent(_in))))
		(_port(_int fsync_out -3 0 69188(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{VSIZE_DWIDTH-1~downto~0}~12 0 69189(_array -3((_dto i 12 i 0)))))
		(_port(_int crnt_vsize_d2 3 0 69189(_ent(_in))))
		(_port(_int chnl_ready_dwidth -3 0 69190(_ent(_out))))
		(_port(_int strm_not_finished_dwidth -3 0 69191(_ent(_out))))
		(_port(_int strm_all_lines_rcvd_dwidth -3 0 69192(_ent(_out))))
		(_port(_int all_vount_rcvd_dwidth -3 0 69193(_ent(_out))))
		(_port(_int S_AXIS_TVALID -3 0 69197(_ent(_in))))
		(_port(_int S_AXIS_TREADY -3 0 69198(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXIS_S2MM_TDATA_WIDTH-1~downto~0}~12 0 69199(_array -3((_dto c 65 i 0)))))
		(_port(_int S_AXIS_TDATA 4 0 69199(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXIS_S2MM_TDATA_WIDTH/8-1~downto~0}~12 0 69200(_array -3((_dto c 66 i 0)))))
		(_port(_int S_AXIS_TSTRB 5 0 69200(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXIS_S2MM_TDATA_WIDTH/8-1~downto~0}~123 0 69201(_array -3((_dto c 67 i 0)))))
		(_port(_int S_AXIS_TKEEP 6 0 69201(_ent(_in))))
		(_port(_int S_AXIS_TLAST -3 0 69202(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_AXIS_TID_WIDTH-1~downto~0}~12 0 69203(_array -3((_dto c 68 i 0)))))
		(_port(_int S_AXIS_TID 7 0 69203(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_AXIS_TDEST_WIDTH-1~downto~0}~12 0 69204(_array -3((_dto c 69 i 0)))))
		(_port(_int S_AXIS_TDEST 8 0 69204(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXIS_S2MM_TDATA_WIDTH_div_by_8-1~downto~0}~12 0 69205(_array -3((_dto c 70 i 0)))))
		(_port(_int S_AXIS_TUSER 9 0 69205(_ent(_in))))
		(_port(_int M_AXIS_TVALID -3 0 69208(_ent(_out))))
		(_port(_int M_AXIS_TREADY -3 0 69209(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXIS_S2MM_TDATA_WIDTH_CALCULATED-1~downto~0}~12 0 69210(_array -3((_dto c 71 i 0)))))
		(_port(_int M_AXIS_TDATA 10 0 69210(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXIS_S2MM_TDATA_WIDTH_CALCULATED/8-1~downto~0}~12 0 69211(_array -3((_dto c 72 i 0)))))
		(_port(_int M_AXIS_TSTRB 11 0 69211(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXIS_S2MM_TDATA_WIDTH_CALCULATED/8-1~downto~0}~125 0 69212(_array -3((_dto c 73 i 0)))))
		(_port(_int M_AXIS_TKEEP 12 0 69212(_ent(_out))))
		(_port(_int M_AXIS_TLAST -3 0 69213(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_AXIS_TID_WIDTH-1~downto~0}~127 0 69214(_array -3((_dto c 74 i 0)))))
		(_port(_int M_AXIS_TID 13 0 69214(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_AXIS_TDEST_WIDTH-1~downto~0}~129 0 69215(_array -3((_dto c 75 i 0)))))
		(_port(_int M_AXIS_TDEST 14 0 69215(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXIS_S2MM_TDATA_WIDTH_CALCULATED_div_by_8-1~downto~0}~12 0 69216(_array -3((_dto c 76 i 0)))))
		(_port(_int M_AXIS_TUSER 15 0 69216(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{255~downto~0}~13 0 69243(_array -3((_dto i 255 i 0)))))
		(_cnst(_int ZERO_VALUE 16 0 69243(_arch((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{VSIZE_DWIDTH-1~downto~0}~13 0 69246(_array -3((_dto i 12 i 0)))))
		(_cnst(_int VSIZE_ONE_VALUE 17 0 69246(_arch gms(_code 77))))
		(_type(_int ~STD_LOGIC_VECTOR{VSIZE_DWIDTH-1~downto~0}~132 0 69249(_array -3((_dto i 12 i 0)))))
		(_cnst(_int VSIZE_ZERO_VALUE 18 0 69249(_arch((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXIS_S2MM_TDATA_WIDTH-1~downto~0}~13 0 69273(_array -3((_dto c 78 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXIS_S2MM_TDATA_WIDTH/8-1~downto~0}~13 0 69274(_array -3((_dto c 79 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXIS_S2MM_TDATA_WIDTH/8-1~downto~0}~134 0 69275(_array -3((_dto c 80 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXIS_S2MM_TDATA_WIDTH_div_by_8-1~downto~0}~13 0 69279(_array -3((_dto c 81 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXIS_S2MM_TDATA_WIDTH_CALCULATED-1~downto~0}~13 0 69283(_array -3((_dto c 82 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXIS_S2MM_TDATA_WIDTH_CALCULATED/8-1~downto~0}~13 0 69284(_array -3((_dto c 83 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXIS_S2MM_TDATA_WIDTH_CALCULATED/8-1~downto~0}~136 0 69285(_array -3((_dto c 84 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXIS_S2MM_TDATA_WIDTH_CALCULATED_div_by_8-1~downto~0}~13 0 69289(_array -3((_dto c 85 i 0)))))
		(_sig(_int decr_vcount_dwidth -3 0 69296(_arch(_uni((i 2))))))
		(_sig(_int S_AXIS_TREADY_OUT -3 0 69297(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{VSIZE_DWIDTH-1~downto~0}~1312 0 69298(_array -3((_dto i 12 i 0)))))
		(_sig(_int vsize_counter_dwidth 27 0 69298(_arch(_uni((_others(i 2)))))))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.VSIZE_DWIDTH(2 VSIZE_DWIDTH)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(axi_vdma_pkg))(ieee(NUMERIC_STD))(ieee(std_logic_misc))(unisim(VCOMPONENTS)))
	(_static
		(33686018 33686018 33686018 2)
		(33686018 33686018 33686018 2)
	)
	(_model . implementation 86 -1)
)
V 000055 55 178144        1580965288189 implementation
(_unit VHDL(axi_vdma 0 69607(implementation 0 70046))
	(_version vde)
	(_time 1580965288190 2020.02.05 23:01:28)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_vdma_v6_3/hdl/axi_vdma_v6_3_rfs.vhd\))
	(_parameters tan)
	(_code 3e693e3a6369632b693a3b6b2a643b383f383f39363837)
	(_ent
		(_time 1580965288165)
	)
	(_generate ENABLE_MM2S_PRMRY_RESET_OUT_N 0 70829(_if 346)
		(_object
			(_prcs
				(line__70831(_arch 0 0 70831(_assignment(_alias((mm2s_prmry_reset_out_n)(mm2s_prmry_reset_out_n_i)))(_simpleassign BUF)(_trgt(63))(_sens(417)))))
			)
		)
	)
	(_generate DISABLE_MM2S_PRMRY_RESET_OUT_N 0 70836(_if 347)
		(_object
			(_prcs
				(line__70838(_arch 1 0 70838(_assignment(_alias((mm2s_prmry_reset_out_n)(_string \"1"\)))(_trgt(63)))))
			)
		)
	)
	(_generate ENABLE_MM2S_BUFFER_EMPTY 0 70844(_if 348)
		(_object
			(_prcs
				(line__70846(_arch 2 0 70846(_assignment(_alias((mm2s_buffer_empty)(mm2s_buffer_empty_i)))(_simpleassign BUF)(_trgt(29))(_sens(408)))))
				(line__70847(_arch 3 0 70847(_assignment(_alias((mm2s_buffer_almost_empty)(mm2s_buffer_almost_empty_i)))(_simpleassign BUF)(_trgt(30))(_sens(410)))))
			)
		)
	)
	(_generate DISABLE_MM2S_BUFFER_EMPTY 0 70852(_if 349)
		(_object
			(_prcs
				(line__70854(_arch 4 0 70854(_assignment(_alias((mm2s_buffer_empty)(_string \"0"\)))(_trgt(29)))))
				(line__70855(_arch 5 0 70855(_assignment(_alias((mm2s_buffer_almost_empty)(_string \"0"\)))(_trgt(30)))))
			)
		)
	)
	(_generate ENABLE_MM2S_PRMTR_UPDATE 0 70861(_if 350)
		(_object
			(_prcs
				(line__70863(_arch 6 0 70863(_assignment(_alias((mm2s_prmtr_update)(mm2s_prmtr_update_i)))(_simpleassign BUF)(_trgt(35))(_sens(412)))))
			)
		)
	)
	(_generate DISABLE_MM2S_PRMTR_UPDATE 0 70868(_if 351)
		(_object
			(_prcs
				(line__70870(_arch 7 0 70870(_assignment(_alias((mm2s_prmtr_update)(_string \"0"\)))(_trgt(35)))))
			)
		)
	)
	(_generate ENABLE_MM2S_FSYNC_OUT 0 70875(_if 352)
		(_object
			(_prcs
				(line__70877(_arch 8 0 70877(_assignment(_alias((mm2s_fsync_out)(mm2s_fsync_out_sig)))(_simpleassign BUF)(_trgt(33))(_sens(414)))))
			)
		)
	)
	(_generate DISABLE_MM2S_FSYNC_OUT 0 70882(_if 353)
		(_object
			(_prcs
				(line__70884(_arch 9 0 70884(_assignment(_alias((mm2s_fsync_out)(_string \"0"\)))(_trgt(33)))))
			)
		)
	)
	(_generate ENABLE_AXI_VDMA_TSTVEC 0 70889(_if 354)
		(_object
			(_prcs
				(line__70891(_arch 10 0 70891(_assignment(_alias((axi_vdma_tstvec)(axi_vdma_tstvec_i)))(_trgt(95))(_sens(416)))))
			)
		)
	)
	(_generate DISABLE_AXI_VDMA_TSTVEC 0 70896(_if 355)
		(_object
			(_prcs
				(line__70898(_arch 11 0 70898(_assignment(_trgt(95)))))
			)
		)
	)
	(_generate ENABLE_S2MM_PRMRY_RESET_OUT_N 0 70904(_if 356)
		(_object
			(_prcs
				(line__70906(_arch 12 0 70906(_assignment(_alias((s2mm_prmry_reset_out_n)(s2mm_prmry_reset_out_n_i)))(_simpleassign BUF)(_trgt(86))(_sens(418)))))
			)
		)
	)
	(_generate DISABLE_S2MM_PRMRY_RESET_OUT_N 0 70911(_if 357)
		(_object
			(_prcs
				(line__70913(_arch 13 0 70913(_assignment(_alias((s2mm_prmry_reset_out_n)(_string \"1"\)))(_trgt(86)))))
			)
		)
	)
	(_generate ENABLE_S2MM_BUFFER_FULL 0 70919(_if 358)
		(_object
			(_prcs
				(line__70921(_arch 14 0 70921(_assignment(_alias((s2mm_buffer_full)(s2mm_buffer_full_i)))(_simpleassign BUF)(_trgt(31))(_sens(409)))))
				(line__70922(_arch 15 0 70922(_assignment(_alias((s2mm_buffer_almost_full)(s2mm_buffer_almost_full_i)))(_simpleassign BUF)(_trgt(32))(_sens(411)))))
			)
		)
	)
	(_generate DISABLE_S2MM_BUFFER_FULL 0 70927(_if 359)
		(_object
			(_prcs
				(line__70929(_arch 16 0 70929(_assignment(_alias((s2mm_buffer_full)(_string \"0"\)))(_trgt(31)))))
				(line__70930(_arch 17 0 70930(_assignment(_alias((s2mm_buffer_almost_full)(_string \"0"\)))(_trgt(32)))))
			)
		)
	)
	(_generate ENABLE_S2MM_PRMTR_UPDATE 0 70936(_if 360)
		(_object
			(_prcs
				(line__70938(_arch 18 0 70938(_assignment(_alias((s2mm_prmtr_update)(s2mm_prmtr_update_i)))(_simpleassign BUF)(_trgt(36))(_sens(413)))))
			)
		)
	)
	(_generate DISABLE_S2MM_PRMTR_UPDATE 0 70943(_if 361)
		(_object
			(_prcs
				(line__70945(_arch 19 0 70945(_assignment(_alias((s2mm_prmtr_update)(_string \"0"\)))(_trgt(36)))))
			)
		)
	)
	(_generate ENABLE_S2MM_FSYNC_OUT 0 70951(_if 362)
		(_object
			(_prcs
				(line__70953(_arch 20 0 70953(_assignment(_alias((s2mm_fsync_out)(s2mm_fsync_out_sig)))(_simpleassign BUF)(_trgt(34))(_sens(415)))))
			)
		)
	)
	(_generate DISABLE_S2MM_FSYNC_OUT 0 70958(_if 363)
		(_object
			(_prcs
				(line__70960(_arch 21 0 70960(_assignment(_alias((s2mm_fsync_out)(_string \"0"\)))(_trgt(34)))))
			)
		)
	)
	(_generate GEN_MM2S_ENABLE 0 71003(_if 364)
		(_object
			(_prcs
				(GEN_MM2S_D1_REG(_arch 48 0 71005(_prcs(_trgt(402)(403))(_sens(3)(402)(23))(_dssslsensitivity 1))))
				(line__71018(_arch 49 0 71018(_assignment(_trgt(404))(_sens(402)(403)))))
			)
		)
	)
	(_generate GEN_NO_MM2S_ENABLE 0 71020(_if 365)
		(_object
			(_prcs
				(line__71022(_arch 50 0 71022(_assignment(_alias((mm2s_fsync_fe)(_string \"0"\)))(_trgt(404)))))
			)
		)
	)
	(_generate GEN_S2MM_ENABLE 0 71025(_if 366)
		(_object
			(_prcs
				(GEN_S2MM_D1_REG(_arch 51 0 71027(_prcs(_trgt(405)(406))(_sens(5)(405)(26))(_dssslsensitivity 1))))
				(line__71037(_arch 52 0 71037(_assignment(_trgt(407))(_sens(405)(406)))))
			)
		)
	)
	(_generate GEN_NO_S2MM_ENABLE 0 71040(_if 367)
		(_object
			(_prcs
				(line__71042(_arch 53 0 71042(_assignment(_alias((s2mm_fsync_fe)(_string \"0"\)))(_trgt(407)))))
			)
		)
	)
	(_inst I_RST_MODULE 0 71065(_ent . axi_vdma_rst_module)
		(_gen
			((C_INCLUDE_MM2S)(_code 368))
			((C_INCLUDE_S2MM)(_code 369))
			((C_INCLUDE_SG)(_code 370))
			((C_PRMRY_IS_ACLK_ASYNC)(_code 371))
		)
		(_port
			((s_axi_lite_aclk)(s_axi_lite_aclk))
			((m_axi_sg_aclk)(m_axi_sg_aclk))
			((m_axi_mm2s_aclk)(m_axi_mm2s_aclk))
			((m_axis_mm2s_aclk)(m_axis_mm2s_aclk))
			((m_axi_s2mm_aclk)(m_axi_s2mm_aclk))
			((s_axis_s2mm_aclk)(s_axis_s2mm_aclk))
			((axi_resetn)(axi_resetn))
			((mm2s_soft_reset)(mm2s_soft_reset))
			((mm2s_soft_reset_clr)(mm2s_soft_reset_clr))
			((mm2s_all_idle)(mm2s_ftchcmdsts_idle))
			((mm2s_fsize_mismatch_err)(mm2s_fsize_mismatch_err))
			((mm2s_stop)(mm2s_stop))
			((mm2s_halt)(mm2s_halt))
			((mm2s_halt_cmplt)(mm2s_halt_cmplt))
			((mm2s_run_stop)(mm2s_dmacr(0)))
			((s2mm_soft_reset)(s2mm_soft_reset))
			((s2mm_soft_reset_clr)(s2mm_soft_reset_clr))
			((s2mm_all_idle)(s2mm_ftchcmdsts_idle))
			((s2mm_fsize_mismatch_err)(s2mm_fsize_mismatch_err))
			((s2mm_stop)(s2mm_stop))
			((s2mm_halt)(s2mm_halt))
			((s2mm_halt_cmplt)(s2mm_halt_cmplt))
			((s2mm_run_stop)(s2mm_dmacr(0)))
			((ftch_err)(sg2cdc_ftch_err))
			((mm2s_prmry_resetn)(mm2s_prmry_resetn))
			((mm2s_dm_prmry_resetn)(mm2s_dm_prmry_resetn))
			((mm2s_axis_resetn)(mm2s_axis_resetn))
			((mm2s_axis_reset_out_n)(mm2s_prmry_reset_out_n_i))
			((s2mm_prmry_resetn)(s2mm_prmry_resetn))
			((s2mm_dm_prmry_resetn)(s2mm_dm_prmry_resetn))
			((s2mm_axis_resetn)(s2mm_axis_resetn))
			((s2mm_axis_reset_out_n)(s2mm_prmry_reset_out_n_i))
			((m_axi_sg_resetn)(m_axi_sg_resetn))
			((m_axi_dm_sg_resetn)(m_axi_dm_sg_resetn))
			((s_axi_lite_resetn)(s_axi_lite_resetn))
			((mm2s_hrd_resetn)(mm2s_hrd_resetn))
			((s2mm_hrd_resetn)(s2mm_hrd_resetn))
		)
	)
	(_inst AXI_LITE_REG_INTERFACE_I 0 71162(_ent . axi_vdma_reg_if)
		(_gen
			((C_INCLUDE_MM2S)(_code 372))
			((C_INCLUDE_S2MM)(_code 373))
			((C_ENABLE_DEBUG_ALL)(_code 374))
			((C_ENABLE_DEBUG_INFO_0)(_code 375))
			((C_ENABLE_DEBUG_INFO_1)(_code 376))
			((C_ENABLE_DEBUG_INFO_2)(_code 377))
			((C_ENABLE_DEBUG_INFO_3)(_code 378))
			((C_ENABLE_DEBUG_INFO_4)(_code 379))
			((C_ENABLE_DEBUG_INFO_5)(_code 380))
			((C_ENABLE_DEBUG_INFO_6)(_code 381))
			((C_ENABLE_DEBUG_INFO_7)(_code 382))
			((C_ENABLE_DEBUG_INFO_8)(_code 383))
			((C_ENABLE_DEBUG_INFO_9)(_code 384))
			((C_ENABLE_DEBUG_INFO_10)(_code 385))
			((C_ENABLE_DEBUG_INFO_11)(_code 386))
			((C_ENABLE_DEBUG_INFO_12)(_code 387))
			((C_ENABLE_DEBUG_INFO_13)(_code 388))
			((C_ENABLE_DEBUG_INFO_14)(_code 389))
			((C_ENABLE_DEBUG_INFO_15)(_code 390))
			((C_INCLUDE_SG)(_code 391))
			((C_ENABLE_VIDPRMTR_READS)(_code 392))
			((C_TOTAL_NUM_REGISTER)(_code 393))
			((C_PRMRY_IS_ACLK_ASYNC)(_code 394))
			((C_S_AXI_LITE_ADDR_WIDTH)(_code 395))
			((C_S_AXI_LITE_DATA_WIDTH)(_code 396))
			((C_VERSION_MAJOR)(_code 397))
			((C_VERSION_MINOR)(_code 398))
			((C_VERSION_REVISION)(_code 399))
			((C_REVISION_NUMBER)(_code 400))
		)
		(_port
			((s_axi_lite_aclk)(s_axi_lite_aclk))
			((s_axi_lite_reset_n)(s_axi_lite_resetn))
			((s_axi_lite_awvalid)(s_axi_lite_awvalid))
			((s_axi_lite_awready)(s_axi_lite_awready))
			((s_axi_lite_awaddr)(s_axi_lite_awaddr))
			((s_axi_lite_wvalid)(s_axi_lite_wvalid))
			((s_axi_lite_wready)(s_axi_lite_wready))
			((s_axi_lite_wdata)(s_axi_lite_wdata))
			((s_axi_lite_bresp)(s_axi_lite_bresp))
			((s_axi_lite_bvalid)(s_axi_lite_bvalid))
			((s_axi_lite_bready)(s_axi_lite_bready))
			((s_axi_lite_arvalid)(s_axi_lite_arvalid))
			((s_axi_lite_arready)(s_axi_lite_arready))
			((s_axi_lite_araddr)(s_axi_lite_araddr))
			((s_axi_lite_rvalid)(s_axi_lite_rvalid))
			((s_axi_lite_rready)(s_axi_lite_rready))
			((s_axi_lite_rdata)(s_axi_lite_rdata))
			((s_axi_lite_rresp)(s_axi_lite_rresp))
			((m_axi_mm2s_aclk)(m_axi_mm2s_aclk))
			((mm2s_hrd_resetn)(mm2s_hrd_resetn))
			((mm2s_axi2ip_wrce)(mm2s_axi2ip_wrce))
			((mm2s_axi2ip_wrdata)(mm2s_axi2ip_wrdata))
			((mm2s_axi2ip_rdaddr)(mm2s_axi2ip_rdaddr))
			((mm2s_ip2axi_rddata)(mm2s_ip2axi_rddata))
			((mm2s_ip2axi_frame_ptr_ref)(mm2s_ip2axi_frame_ptr_ref))
			((mm2s_ip2axi_frame_store)(mm2s_ip2axi_frame_store))
			((mm2s_ip2axi_introut)(mm2s_ip2axi_introut))
			((m_axi_s2mm_aclk)(m_axi_s2mm_aclk))
			((s2mm_hrd_resetn)(s2mm_hrd_resetn))
			((s2mm_axi2ip_wrce)(s2mm_axi2ip_wrce))
			((s2mm_axi2ip_wrdata)(s2mm_axi2ip_wrdata))
			((s2mm_ip2axi_rddata)(s2mm_ip2axi_rddata))
			((s2mm_axi2ip_rdaddr)(s2mm_axi2ip_rdaddr))
			((s2mm_ip2axi_frame_ptr_ref)(s2mm_ip2axi_frame_ptr_ref))
			((s2mm_ip2axi_frame_store)(s2mm_ip2axi_frame_store))
			((s2mm_ip2axi_introut)(s2mm_ip2axi_introut))
			((s2mm_capture_dm_done_vsize_counter)(s2mm_capture_dm_done_vsize_counter_sig))
			((s2mm_capture_hsize_at_uf_err)(s2mm_capture_hsize_at_uf_err_sig))
			((mm2s_chnl_current_frame)(mm2s_chnl_current_frame))
			((mm2s_genlock_pair_frame)(mm2s_genlock_pair_frame))
			((s2mm_chnl_current_frame)(s2mm_chnl_current_frame))
			((s2mm_genlock_pair_frame)(s2mm_genlock_pair_frame))
			((mm2s_introut)(mm2s_introut))
			((s2mm_introut)(s2mm_introut))
		)
	)
	(_inst I_AXI_DMA_INTRPT 0 71255(_ent . axi_vdma_intrpt)
		(_gen
			((C_INCLUDE_CH1)(_code 401))
			((C_ENABLE_DEBUG_ALL)(_code 402))
			((C_ENABLE_DEBUG_INFO_0)(_code 403))
			((C_ENABLE_DEBUG_INFO_1)(_code 404))
			((C_ENABLE_DEBUG_INFO_2)(_code 405))
			((C_ENABLE_DEBUG_INFO_3)(_code 406))
			((C_ENABLE_DEBUG_INFO_4)(_code 407))
			((C_ENABLE_DEBUG_INFO_5)(_code 408))
			((C_ENABLE_DEBUG_INFO_6)(_code 409))
			((C_ENABLE_DEBUG_INFO_7)(_code 410))
			((C_ENABLE_DEBUG_INFO_8)(_code 411))
			((C_ENABLE_DEBUG_INFO_9)(_code 412))
			((C_ENABLE_DEBUG_INFO_10)(_code 413))
			((C_ENABLE_DEBUG_INFO_11)(_code 414))
			((C_ENABLE_DEBUG_INFO_12)(_code 415))
			((C_ENABLE_DEBUG_INFO_13)(_code 416))
			((C_ENABLE_DEBUG_INFO_14)(_code 417))
			((C_ENABLE_DEBUG_INFO_15)(_code 418))
			((C_INCLUDE_CH2)(_code 419))
			((C_INCLUDE_DLYTMR)(_code 420))
			((C_DLYTMR_RESOLUTION)(_code 421))
		)
		(_port
			((m_axi_ch1_aclk)(m_axi_mm2s_aclk))
			((m_axi_ch1_aresetn)(mm2s_prmry_resetn))
			((m_axi_ch2_aclk)(m_axi_s2mm_aclk))
			((m_axi_ch2_aresetn)(s2mm_prmry_resetn))
			((ch1_irqthresh_decr)(mm2s_tstvect_fsync))
			((ch1_irqthresh_decr_mask)(mm2s_fsize_mismatch_err_flag))
			((ch1_irqthresh_rstdsbl)(mm2s_irqthresh_rstdsbl))
			((ch1_dlyirq_dsble)(mm2s_dlyirq_dsble))
			((ch1_irqdelay_wren)(mm2s_irqdelay_wren))
			((ch1_irqdelay)(mm2s_dmacr(d_31_24)))
			((ch1_irqthresh_wren)(mm2s_irqthresh_wren))
			((ch1_irqthresh)(mm2s_dmacr(d_23_16)))
			((ch1_packet_sof)(mm2s_packet_sof))
			((ch1_packet_eof)(mm2s_tstvect_fsync))
			((ch1_packet_eof_mask)(mm2s_fsize_mismatch_err_flag))
			((ch1_ioc_irq_set)(mm2s_ioc_irq_set))
			((ch1_dly_irq_set)(mm2s_dly_irq_set))
			((ch1_irqdelay_status)(mm2s_irqdelay_status))
			((ch1_irqthresh_status)(mm2s_irqthresh_status))
			((ch2_irqthresh_decr)(s2mm_tstvect_fsync))
			((ch2_irqthresh_decr_mask)(s2mm_fsize_mismatch_err_flag))
			((ch2_irqthresh_rstdsbl)(s2mm_irqthresh_rstdsbl))
			((ch2_dlyirq_dsble)(s2mm_dlyirq_dsble))
			((ch2_irqdelay_wren)(s2mm_irqdelay_wren))
			((ch2_irqdelay)(s2mm_dmacr(d_31_24)))
			((ch2_irqthresh_wren)(s2mm_irqthresh_wren))
			((ch2_irqthresh)(s2mm_dmacr(d_23_16)))
			((ch2_packet_sof)(s2mm_packet_sof))
			((ch2_packet_eof)(s2mm_tstvect_fsync))
			((ch2_packet_eof_mask)(s2mm_fsize_mismatch_err_flag))
			((ch2_ioc_irq_set)(s2mm_ioc_irq_set))
			((ch2_dly_irq_set)(s2mm_dly_irq_set))
			((ch2_irqdelay_status)(s2mm_irqdelay_status))
			((ch2_irqthresh_status)(s2mm_irqthresh_status))
		)
	)
	(_generate GEN_SG_ENGINE 0 71330(_if 422)
		(_inst I_SG_ENGINE 0 71334(_ent . axi_sg)
			(_gen
				((C_M_AXI_SG_ADDR_WIDTH)(_code 423))
				((C_M_AXI_SG_DATA_WIDTH)(_code 424))
				((C_M_AXIS_SG_TDATA_WIDTH)(_code 425))
				((C_S_AXIS_UPDPTR_TDATA_WIDTH)(_code 426))
				((C_S_AXIS_UPDSTS_TDATA_WIDTH)(_code 427))
				((C_SG_FTCH_DESC2QUEUE)(_code 428))
				((C_SG_UPDT_DESC2QUEUE)(_code 429))
				((C_SG_CH1_WORDS_TO_FETCH)(_code 430))
				((C_SG_CH1_WORDS_TO_UPDATE)(_code 431))
				((C_SG_CH1_FIRST_UPDATE_WORD)(_code 432))
				((C_SG_CH1_ENBL_STALE_ERROR)(_code 433))
				((C_SG_CH2_WORDS_TO_FETCH)(_code 434))
				((C_SG_CH2_WORDS_TO_UPDATE)(_code 435))
				((C_SG_CH2_FIRST_UPDATE_WORD)(_code 436))
				((C_SG_CH2_ENBL_STALE_ERROR)(_code 437))
				((C_INCLUDE_CH1)(_code 438))
				((C_INCLUDE_CH2)(_code 439))
				((C_AXIS_IS_ASYNC)(_code 440))
				((C_INCLUDE_DESC_UPDATE)(_code 441))
				((C_INCLUDE_INTRPT)(_code 442))
				((C_INCLUDE_DLYTMR)(_code 443))
				((C_DLYTMR_RESOLUTION)(_code 444))
				((C_FAMILY)(_code 445))
			)
			(_port
				((m_axi_sg_aclk)(m_axi_sg_aclk))
				((m_axi_sg_aresetn)(m_axi_sg_resetn))
				((dm_resetn)(m_axi_dm_sg_resetn))
				((m_axi_sg_awaddr)(_open))
				((m_axi_sg_awlen)(_open))
				((m_axi_sg_awsize)(_open))
				((m_axi_sg_awburst)(_open))
				((m_axi_sg_awprot)(_open))
				((m_axi_sg_awcache)(_open))
				((m_axi_sg_awvalid)(_open))
				((m_axi_sg_awready)(_code 446))
				((m_axi_sg_wdata)(_open))
				((m_axi_sg_wstrb)(_open))
				((m_axi_sg_wlast)(_open))
				((m_axi_sg_wvalid)(_open))
				((m_axi_sg_wready)(_code 447))
				((m_axi_sg_bresp)(_code 448))
				((m_axi_sg_bvalid)(_code 449))
				((m_axi_sg_bready)(_open))
				((m_axi_sg_araddr)(m_axi_sg_araddr))
				((m_axi_sg_arlen)(m_axi_sg_arlen))
				((m_axi_sg_arsize)(m_axi_sg_arsize))
				((m_axi_sg_arburst)(m_axi_sg_arburst))
				((m_axi_sg_arcache)(m_axi_sg_arcache))
				((m_axi_sg_arprot)(m_axi_sg_arprot))
				((m_axi_sg_arvalid)(m_axi_sg_arvalid))
				((m_axi_sg_arready)(m_axi_sg_arready))
				((m_axi_sg_rdata)(m_axi_sg_rdata))
				((m_axi_sg_rresp)(m_axi_sg_rresp))
				((m_axi_sg_rlast)(m_axi_sg_rlast))
				((m_axi_sg_rvalid)(m_axi_sg_rvalid))
				((m_axi_sg_rready)(m_axi_sg_rready))
				((ch1_run_stop)(mm2s_cdc2sg_run_stop))
				((ch1_desc_flush)(mm2s_cdc2sg_stop))
				((ch1_tailpntr_enabled)(_code 450))
				((ch1_taildesc_wren)(mm2s_cdc2sg_taildesc_wren))
				((ch1_taildesc)(mm2s_cdc2sg_taildesc))
				((ch1_curdesc)(mm2s_cdc2sg_curdesc))
				((ch1_ftch_idle)(mm2s_sg2cdc_ftch_idle))
				((ch1_ftch_interr_set)(mm2s_sg2cdc_ftch_interr_set))
				((ch1_ftch_slverr_set)(mm2s_sg2cdc_ftch_slverr_set))
				((ch1_ftch_decerr_set)(mm2s_sg2cdc_ftch_decerr_set))
				((ch1_ftch_err_early)(_open))
				((ch1_ftch_stale_desc)(_open))
				((ch1_updt_idle)(_open))
				((ch1_updt_ioc_irq_set)(_open))
				((ch1_updt_interr_set)(_open))
				((ch1_updt_slverr_set)(_open))
				((ch1_updt_decerr_set)(_open))
				((ch1_dma_interr_set)(_open))
				((ch1_dma_slverr_set)(_open))
				((ch1_dma_decerr_set)(_open))
				((ch1_irqthresh_rstdsbl)(_code 451))
				((ch1_dlyirq_dsble)(_code 452))
				((ch1_irqdelay_wren)(_code 453))
				((ch1_irqdelay)(_code 454))
				((ch1_irqthresh_wren)(_code 455))
				((ch1_irqthresh)(_code 456))
				((ch1_packet_sof)(_code 457))
				((ch1_packet_eof)(_code 458))
				((ch1_ioc_irq_set)(_open))
				((ch1_dly_irq_set)(_open))
				((ch1_irqdelay_status)(_open))
				((ch1_irqthresh_status)(_open))
				((m_axis_ch1_ftch_aclk)(m_axi_mm2s_aclk))
				((m_axis_ch1_ftch_tdata)(m_axis_mm2s_ftch_tdata))
				((m_axis_ch1_ftch_tvalid)(m_axis_mm2s_ftch_tvalid))
				((m_axis_ch1_ftch_tready)(m_axis_mm2s_ftch_tready))
				((m_axis_ch1_ftch_tlast)(m_axis_mm2s_ftch_tlast))
				((s_axis_ch1_updt_aclk)(_code 459))
				((s_axis_ch1_updtptr_tdata)(_code 460))
				((s_axis_ch1_updtptr_tvalid)(_code 461))
				((s_axis_ch1_updtptr_tready)(_open))
				((s_axis_ch1_updtptr_tlast)(_code 462))
				((s_axis_ch1_updtsts_tdata)(_code 463))
				((s_axis_ch1_updtsts_tvalid)(_code 464))
				((s_axis_ch1_updtsts_tready)(_open))
				((s_axis_ch1_updtsts_tlast)(_code 465))
				((ch2_run_stop)(s2mm_cdc2sg_run_stop))
				((ch2_desc_flush)(s2mm_cdc2sg_stop))
				((ch2_tailpntr_enabled)(_code 466))
				((ch2_taildesc_wren)(s2mm_cdc2sg_taildesc_wren))
				((ch2_taildesc)(s2mm_cdc2sg_taildesc))
				((ch2_curdesc)(s2mm_cdc2sg_curdesc))
				((ch2_ftch_idle)(s2mm_sg2cdc_ftch_idle))
				((ch2_ftch_interr_set)(s2mm_sg2cdc_ftch_interr_set))
				((ch2_ftch_slverr_set)(s2mm_sg2cdc_ftch_slverr_set))
				((ch2_ftch_decerr_set)(s2mm_sg2cdc_ftch_decerr_set))
				((ch2_ftch_err_early)(_open))
				((ch2_ftch_stale_desc)(_open))
				((ch2_updt_idle)(_open))
				((ch2_updt_ioc_irq_set)(_open))
				((ch2_updt_interr_set)(_open))
				((ch2_updt_slverr_set)(_open))
				((ch2_updt_decerr_set)(_open))
				((ch2_dma_interr_set)(_open))
				((ch2_dma_slverr_set)(_open))
				((ch2_dma_decerr_set)(_open))
				((ch2_irqthresh_rstdsbl)(_code 467))
				((ch2_dlyirq_dsble)(_code 468))
				((ch2_irqdelay_wren)(_code 469))
				((ch2_irqdelay)(_code 470))
				((ch2_irqthresh_wren)(_code 471))
				((ch2_irqthresh)(_code 472))
				((ch2_packet_sof)(_code 473))
				((ch2_packet_eof)(_code 474))
				((ch2_ioc_irq_set)(_open))
				((ch2_dly_irq_set)(_open))
				((ch2_irqdelay_status)(_open))
				((ch2_irqthresh_status)(_open))
				((m_axis_ch2_ftch_aclk)(m_axi_s2mm_aclk))
				((m_axis_ch2_ftch_tdata)(m_axis_s2mm_ftch_tdata))
				((m_axis_ch2_ftch_tvalid)(m_axis_s2mm_ftch_tvalid))
				((m_axis_ch2_ftch_tready)(m_axis_s2mm_ftch_tready))
				((m_axis_ch2_ftch_tlast)(m_axis_s2mm_ftch_tlast))
				((s_axis_ch2_updt_aclk)(_code 475))
				((s_axis_ch2_updtptr_tdata)(_code 476))
				((s_axis_ch2_updtptr_tvalid)(_code 477))
				((s_axis_ch2_updtptr_tready)(_open))
				((s_axis_ch2_updtptr_tlast)(_code 478))
				((s_axis_ch2_updtsts_tdata)(_code 479))
				((s_axis_ch2_updtsts_tvalid)(_code 480))
				((s_axis_ch2_updtsts_tready)(_open))
				((s_axis_ch2_updtsts_tlast)(_code 481))
				((ftch_error)(sg2cdc_ftch_err))
				((ftch_error_addr)(sg2cdc_ftch_err_addr))
				((updt_error)(_open))
				((updt_error_addr)(_open))
			)
		)
		(_inst MM2S_SG_CDC_I 0 71527(_ent . axi_vdma_sg_cdc)
			(_gen
				((C_PRMRY_IS_ACLK_ASYNC)(_code 482))
				((C_M_AXI_SG_ADDR_WIDTH)(_code 483))
			)
			(_port
				((prmry_aclk)(m_axi_mm2s_aclk))
				((prmry_resetn)(mm2s_prmry_resetn))
				((scndry_aclk)(m_axi_sg_aclk))
				((scndry_resetn)(m_axi_sg_resetn))
				((reg2cdc_run_stop)(mm2s_dmacr(0)))
				((reg2cdc_stop)(mm2s_stop))
				((reg2cdc_taildesc_wren)(mm2s_tailpntr_updated))
				((reg2cdc_taildesc)(mm2s_taildesc))
				((reg2cdc_curdesc)(mm2s_curdesc))
				((cdc2sg_run_stop)(mm2s_cdc2sg_run_stop))
				((cdc2sg_stop)(mm2s_cdc2sg_stop))
				((cdc2sg_taildesc_wren)(mm2s_cdc2sg_taildesc_wren))
				((cdc2sg_taildesc)(mm2s_cdc2sg_taildesc))
				((cdc2sg_curdesc)(mm2s_cdc2sg_curdesc))
				((sg2cdc_ftch_idle)(mm2s_sg2cdc_ftch_idle))
				((sg2cdc_ftch_interr_set)(mm2s_sg2cdc_ftch_interr_set))
				((sg2cdc_ftch_slverr_set)(mm2s_sg2cdc_ftch_slverr_set))
				((sg2cdc_ftch_decerr_set)(mm2s_sg2cdc_ftch_decerr_set))
				((sg2cdc_ftch_err_addr)(sg2cdc_ftch_err_addr))
				((sg2cdc_ftch_err)(sg2cdc_ftch_err))
				((cdc2dmac_ftch_idle)(mm2s_ftch_idle))
				((cdc2reg_ftch_interr_set)(mm2s_ftch_interr_set))
				((cdc2reg_ftch_slverr_set)(mm2s_ftch_slverr_set))
				((cdc2reg_ftch_decerr_set)(mm2s_ftch_decerr_set))
				((cdc2reg_ftch_err_addr)(mm2s_ftch_err_addr))
				((cdc2reg_ftch_err)(mm2s_ftch_err))
			)
		)
		(_inst S2MM_SG_CDC_I 0 71575(_ent . axi_vdma_sg_cdc)
			(_gen
				((C_PRMRY_IS_ACLK_ASYNC)(_code 484))
				((C_M_AXI_SG_ADDR_WIDTH)(_code 485))
			)
			(_port
				((prmry_aclk)(m_axi_s2mm_aclk))
				((prmry_resetn)(s2mm_prmry_resetn))
				((scndry_aclk)(m_axi_sg_aclk))
				((scndry_resetn)(m_axi_sg_resetn))
				((reg2cdc_run_stop)(s2mm_dmacr(0)))
				((reg2cdc_stop)(s2mm_stop))
				((reg2cdc_taildesc_wren)(s2mm_tailpntr_updated))
				((reg2cdc_taildesc)(s2mm_taildesc))
				((reg2cdc_curdesc)(s2mm_curdesc))
				((cdc2sg_run_stop)(s2mm_cdc2sg_run_stop))
				((cdc2sg_stop)(s2mm_cdc2sg_stop))
				((cdc2sg_taildesc_wren)(s2mm_cdc2sg_taildesc_wren))
				((cdc2sg_taildesc)(s2mm_cdc2sg_taildesc))
				((cdc2sg_curdesc)(s2mm_cdc2sg_curdesc))
				((sg2cdc_ftch_idle)(s2mm_sg2cdc_ftch_idle))
				((sg2cdc_ftch_interr_set)(s2mm_sg2cdc_ftch_interr_set))
				((sg2cdc_ftch_slverr_set)(s2mm_sg2cdc_ftch_slverr_set))
				((sg2cdc_ftch_decerr_set)(s2mm_sg2cdc_ftch_decerr_set))
				((sg2cdc_ftch_err_addr)(sg2cdc_ftch_err_addr))
				((sg2cdc_ftch_err)(sg2cdc_ftch_err))
				((cdc2dmac_ftch_idle)(s2mm_ftch_idle))
				((cdc2reg_ftch_interr_set)(s2mm_ftch_interr_set))
				((cdc2reg_ftch_slverr_set)(s2mm_ftch_slverr_set))
				((cdc2reg_ftch_decerr_set)(s2mm_ftch_decerr_set))
				((cdc2reg_ftch_err_addr)(s2mm_ftch_err_addr))
				((cdc2reg_ftch_err)(s2mm_ftch_err))
			)
		)
	)
	(_generate GEN_NO_SG_ENGINE 0 71623(_if 486)
		(_object
			(_prcs
				(line__71625(_arch 59 0 71625(_assignment(_trgt(37)))))
				(line__71626(_arch 60 0 71626(_assignment(_trgt(38)))))
				(line__71627(_arch 61 0 71627(_assignment(_trgt(39)))))
				(line__71628(_arch 62 0 71628(_assignment(_trgt(40)))))
				(line__71629(_arch 63 0 71629(_assignment(_trgt(42)))))
				(line__71630(_arch 64 0 71630(_assignment(_trgt(41)))))
				(line__71631(_arch 65 0 71631(_assignment(_alias((m_axi_sg_arvalid)(_string \"0"\)))(_trgt(43)))))
				(line__71632(_arch 66 0 71632(_assignment(_alias((m_axi_sg_rready)(_string \"0"\)))(_trgt(49)))))
				(line__71633(_arch 67 0 71633(_assignment(_alias((mm2s_ftch_idle)(_string \"1"\)))(_trgt(176)))))
				(line__71634(_arch 68 0 71634(_assignment(_alias((mm2s_ftch_interr_set)(_string \"0"\)))(_trgt(201)))))
				(line__71635(_arch 69 0 71635(_assignment(_alias((mm2s_ftch_slverr_set)(_string \"0"\)))(_trgt(202)))))
				(line__71636(_arch 70 0 71636(_assignment(_alias((mm2s_ftch_decerr_set)(_string \"0"\)))(_trgt(203)))))
				(line__71637(_arch 71 0 71637(_assignment(_trgt(181)))))
				(line__71638(_arch 72 0 71638(_assignment(_alias((m_axis_mm2s_ftch_tvalid)(_string \"0"\)))(_trgt(182)))))
				(line__71639(_arch 73 0 71639(_assignment(_alias((m_axis_mm2s_ftch_tlast)(_string \"0"\)))(_trgt(184)))))
				(line__71640(_arch 74 0 71640(_assignment(_alias((s2mm_ftch_idle)(_string \"1"\)))(_trgt(290)))))
				(line__71641(_arch 75 0 71641(_assignment(_alias((s2mm_ftch_interr_set)(_string \"0"\)))(_trgt(313)))))
				(line__71642(_arch 76 0 71642(_assignment(_alias((s2mm_ftch_slverr_set)(_string \"0"\)))(_trgt(314)))))
				(line__71643(_arch 77 0 71643(_assignment(_alias((s2mm_ftch_decerr_set)(_string \"0"\)))(_trgt(315)))))
				(line__71644(_arch 78 0 71644(_assignment(_trgt(294)))))
				(line__71645(_arch 79 0 71645(_assignment(_alias((m_axis_s2mm_ftch_tvalid)(_string \"0"\)))(_trgt(295)))))
				(line__71646(_arch 80 0 71646(_assignment(_alias((m_axis_s2mm_ftch_tlast)(_string \"0"\)))(_trgt(297)))))
				(line__71647(_arch 81 0 71647(_assignment(_trgt(363)))))
				(line__71648(_arch 82 0 71648(_assignment(_alias((mm2s_ftch_err)(_string \"0"\)))(_trgt(364)))))
				(line__71649(_arch 83 0 71649(_assignment(_trgt(365)))))
				(line__71650(_arch 84 0 71650(_assignment(_alias((s2mm_ftch_err)(_string \"0"\)))(_trgt(366)))))
				(line__71652(_arch 85 0 71652(_assignment(_alias((sg2cdc_ftch_err)(_string \"0"\)))(_trgt(362)))))
			)
		)
	)
	(_generate GEN_SPRT_FOR_MM2S 0 71661(_if 487)
		(_generate GEN_FLUSH_SOF_MM2S 0 71666(_if 488)
			(_object
				(_prcs
					(line__71676(_arch 86 0 71676(_assignment(_trgt(398))(_sens(207)(393)(396)))))
					(line__71678(_arch 87 0 71678(_assignment(_trgt(397))(_sens(396)(68)))))
				)
			)
		)
		(_generate GEN_NO_FLUSH_SOF_MM2S 0 71684(_if 489)
			(_object
				(_prcs
					(line__71689(_arch 88 0 71689(_assignment(_alias((m_axis_mm2s_tvalid_i2)(m_axis_mm2s_tvalid_i_axis_dw_conv)))(_simpleassign BUF)(_trgt(398))(_sens(207)))))
					(line__71690(_arch 89 0 71690(_assignment(_alias((m_axis_mm2s_tready_i2)(m_axis_mm2s_tready)))(_simpleassign BUF)(_trgt(397))(_sens(68)))))
				)
			)
		)
		(_generate GEN_AXIS_MM2S_DWIDTH_CONV 0 71700(_if 490)
			(_generate MM2S_TUSER_CNCT 0 71722(_for 139 )
				(_object
					(_cnst(_int i 139 0 71722(_arch)))
					(_prcs
						(line__71725(_arch 91 0 71725(_assignment(_trgt(421(_object 142))))))
					)
				)
			)
			(_inst AXIS_MM2S_DWIDTH_CONVERTER_I 0 71735(_ent . axi_vdma_mm2s_axis_dwidth_converter)
				(_gen
					((C_M_AXIS_MM2S_TDATA_WIDTH_CALCULATED)(_code 491))
					((C_M_AXIS_MM2S_TDATA_WIDTH)(_code 492))
					((C_M_AXIS_MM2S_TDATA_WIDTH_div_by_8)(_code 493))
					((C_MM2S_SOF_ENABLE)(_code 494))
					((ENABLE_FLUSH_ON_FSYNC)(_code 495))
					((C_M_AXIS_MM2S_TDATA_WIDTH_CALCULATED_div_by_8)(_code 496))
					((C_AXIS_TID_WIDTH)(_code 497))
					((C_AXIS_TDEST_WIDTH)(_code 498))
					((C_FAMILY)(_code 499))
				)
				(_port
					((ACLK)(m_axis_mm2s_aclk))
					((ARESETN)(mm2s_axis_linebuf_reset_out))
					((ACLKEN)(_code 500))
					((mm2s_vsize_cntr_clr_flag)(mm2s_vsize_cntr_clr_flag))
					((fsync_out)(mm2s_fsync_out_i))
					((dwidth_fifo_pipe_empty)(mm2s_dwidth_fifo_pipe_empty))
					((all_lines_xfred_s_dwidth)(mm2s_all_lines_xfred_s_dwidth))
					((stop_reg)(mm2s_stop_reg))
					((dm_halt_reg)(mm2s_halt_reg))
					((crnt_vsize_d2)(mm2s_crnt_vsize_d2))
					((S_AXIS_TVALID)(m_axis_mm2s_tvalid_i))
					((S_AXIS_TREADY)(m_axis_mm2s_tready_i))
					((S_AXIS_TDATA)(m_axis_mm2s_tdata_i(_range 501)))
					((S_AXIS_TSTRB)(m_axis_mm2s_tkeep_i(_range 502)))
					((S_AXIS_TKEEP)(m_axis_mm2s_tkeep_i(_range 503)))
					((S_AXIS_TLAST)(m_axis_mm2s_tlast_i))
					((S_AXIS_TID)(_code 504))
					((S_AXIS_TDEST)(_code 505))
					((S_AXIS_TUSER)(m_axis_mm2s_dwidth_tuser_i(_range 506)))
					((M_AXIS_TVALID)(m_axis_mm2s_tvalid_i_axis_dw_conv))
					((M_AXIS_TREADY)(m_axis_mm2s_tready_i2))
					((M_AXIS_TDATA)(m_axis_mm2s_tdata(_range 507)))
					((M_AXIS_TSTRB)(_open))
					((M_AXIS_TKEEP)(m_axis_mm2s_tkeep(_range 508)))
					((M_AXIS_TLAST)(m_axis_mm2s_tlast_i_axis_dw_conv))
					((M_AXIS_TID)(_open))
					((M_AXIS_TDEST)(_open))
					((M_AXIS_TUSER)(m_axis_mm2s_dwidth_tuser(_range 509)))
				)
			)
			(_object
				(_cnst(_int C_M_AXIS_MM2S_TDATA_WIDTH_CALCULATED_div_by_8 -2 0 71704(_arch gms(_code 510))))
				(_cnst(_int C_M_AXIS_MM2S_TDATA_WIDTH_div_by_8 -2 0 71705(_arch gms(_code 511))))
				(_type(_int ~NATURAL~range~C_M_AXIS_MM2S_TDATA_WIDTH_CALCULATED_div_by_8-1~downto~0~13 0 71708(_scalar (_dto c 512 i 0))))
				(_type(_int ~STD_LOGIC_VECTOR{C_M_AXIS_MM2S_TDATA_WIDTH_CALCULATED_div_by_8-1~downto~0}~13 0 71707(_array -3((_dto c 513 i 0)))))
				(_sig(_int m_axis_mm2s_dwidth_tuser_i 136 0 71707(_arch(_uni((_others(i 2)))))))
				(_type(_int ~NATURAL~range~C_M_AXIS_MM2S_TDATA_WIDTH_div_by_8-1~downto~0~13 0 71711(_scalar (_dto c 514 i 0))))
				(_type(_int ~STD_LOGIC_VECTOR{C_M_AXIS_MM2S_TDATA_WIDTH_div_by_8-1~downto~0}~13 0 71710(_array -3((_dto c 515 i 0)))))
				(_sig(_int m_axis_mm2s_dwidth_tuser 138 0 71710(_arch(_uni((_others(i 2)))))))
				(_type(_int ~INTEGER~range~1~to~C_M_AXIS_MM2S_TDATA_WIDTH_CALCULATED_div_by_8-1~13 0 71722(_scalar (_to i 1 c 516))))
				(_prcs
					(line__71720(_arch 90 0 71720(_assignment(_alias((m_axis_mm2s_dwidth_tuser_i(0))(m_axis_mm2s_tuser_i(0))))(_trgt(421(0)))(_sens(218(0))))))
					(line__71731(_arch 92 0 71731(_assignment(_trgt(66(_range 517)))(_sens(422(_range 518)))(_read(422(_range 519))))))
				)
			)
			(_part (218(0))
			)
		)
		(_generate GEN_NO_AXIS_MM2S_DWIDTH_CONV 0 71787(_if 520)
			(_object
				(_prcs
					(line__71791(_arch 93 0 71791(_assignment(_alias((m_axis_mm2s_tvalid_i_axis_dw_conv)(m_axis_mm2s_tvalid_i)))(_simpleassign BUF)(_trgt(207))(_sens(206)))))
					(line__71792(_arch 94 0 71792(_assignment(_trgt(64))(_sens(216)))))
					(line__71793(_arch 95 0 71793(_assignment(_trgt(65))(_sens(217)))))
					(line__71794(_arch 96 0 71794(_assignment(_alias((m_axis_mm2s_tlast_i_axis_dw_conv)(m_axis_mm2s_tlast_i)))(_simpleassign BUF)(_trgt(209))(_sens(208)))))
					(line__71795(_arch 97 0 71795(_assignment(_trgt(66))(_sens(218)))))
					(line__71796(_arch 98 0 71796(_assignment(_alias((m_axis_mm2s_tready_i)(m_axis_mm2s_tready_i2)))(_simpleassign BUF)(_trgt(219))(_sens(397)))))
					(line__71797(_arch 99 0 71797(_assignment(_alias((mm2s_dwidth_fifo_pipe_empty)(_string \"1"\)))(_trgt(326)))))
					(line__71798(_arch 100 0 71798(_assignment(_alias((mm2s_all_lines_xfred_s_dwidth)(_string \"0"\)))(_trgt(146)))))
				)
			)
		)
		(_inst MM2S_REGISTER_MODULE_I 0 71814(_ent . axi_vdma_reg_module)
			(_gen
				((C_TOTAL_NUM_REGISTER)(_code 521))
				((C_INCLUDE_SG)(_code 522))
				((C_CHANNEL_IS_MM2S)(_code 523))
				((C_ENABLE_FLUSH_ON_FSYNC)(_code 524))
				((C_ENABLE_VIDPRMTR_READS)(_code 525))
				((C_INTERNAL_GENLOCK_ENABLE)(_code 526))
				((C_DYNAMIC_RESOLUTION)(_code 527))
				((C_ENABLE_DEBUG_ALL)(_code 528))
				((C_ENABLE_DEBUG_INFO_0)(_code 529))
				((C_ENABLE_DEBUG_INFO_1)(_code 530))
				((C_ENABLE_DEBUG_INFO_2)(_code 531))
				((C_ENABLE_DEBUG_INFO_3)(_code 532))
				((C_ENABLE_DEBUG_INFO_4)(_code 533))
				((C_ENABLE_DEBUG_INFO_5)(_code 534))
				((C_ENABLE_DEBUG_INFO_6)(_code 535))
				((C_ENABLE_DEBUG_INFO_7)(_code 536))
				((C_ENABLE_DEBUG_INFO_8)(_code 537))
				((C_ENABLE_DEBUG_INFO_9)(_code 538))
				((C_ENABLE_DEBUG_INFO_10)(_code 539))
				((C_ENABLE_DEBUG_INFO_11)(_code 540))
				((C_ENABLE_DEBUG_INFO_12)(_code 541))
				((C_ENABLE_DEBUG_INFO_13)(_code 542))
				((C_ENABLE_DEBUG_INFO_14)(_code 543))
				((C_ENABLE_DEBUG_INFO_15)(_code 544))
				((C_NUM_FSTORES)(_code 545))
				((C_NUM_FSTORES_64)(_code 546))
				((C_LINEBUFFER_THRESH)(_code 547))
				((C_GENLOCK_MODE)(_code 548))
				((C_S_AXI_LITE_ADDR_WIDTH)(_code 549))
				((C_S_AXI_LITE_DATA_WIDTH)(_code 550))
				((C_M_AXI_SG_ADDR_WIDTH)(_code 551))
				((C_M_AXI_ADDR_WIDTH)(_code 552))
			)
			(_port
				((prmry_aclk)(m_axi_mm2s_aclk))
				((prmry_resetn)(mm2s_prmry_resetn))
				((axi2ip_wrce)(mm2s_axi2ip_wrce))
				((axi2ip_wrdata)(mm2s_axi2ip_wrdata))
				((axi2ip_rdaddr)(mm2s_axi2ip_rdaddr))
				((axi2ip_rden)(_code 553))
				((ip2axi_rddata)(mm2s_ip2axi_rddata))
				((ip2axi_rddata_valid)(_open))
				((ip2axi_frame_ptr_ref)(mm2s_ip2axi_frame_ptr_ref))
				((ip2axi_frame_store)(mm2s_ip2axi_frame_store))
				((ip2axi_introut)(mm2s_ip2axi_introut))
				((soft_reset)(mm2s_soft_reset))
				((soft_reset_clr)(mm2s_soft_reset_clr))
				((stop)(mm2s_stop))
				((halted_clr)(mm2s_halted_clr))
				((halted_set)(mm2s_halted_set))
				((idle_set)(mm2s_idle_set))
				((idle_clr)(mm2s_idle_clr))
				((dma_interr_set)(mm2s_dma_interr_set))
				((dma_interr_set_minus_frame_errors)(mm2s_dma_interr_set_minus_frame_errors))
				((dma_slverr_set)(mm2s_dma_slverr_set))
				((dma_decerr_set)(mm2s_dma_decerr_set))
				((fsize_mismatch_err)(mm2s_fsize_mismatch_err))
				((lsize_mismatch_err)(mm2s_lsize_mismatch_err))
				((lsize_more_mismatch_err)(mm2s_lsize_more_mismatch_err))
				((s2mm_fsize_more_or_sof_late)(_code 554))
				((ioc_irq_set)(mm2s_ioc_irq_set))
				((dly_irq_set)(mm2s_dly_irq_set))
				((irqdelay_status)(mm2s_irqdelay_status))
				((irqthresh_status)(mm2s_irqthresh_status))
				((frame_sync)(mm2s_frame_sync))
				((fsync_mask)(mm2s_mask_fsync_out))
				((ftch_slverr_set)(mm2s_ftch_slverr_set))
				((ftch_decerr_set)(mm2s_ftch_decerr_set))
				((new_curdesc_wren)(mm2s_new_curdesc_wren))
				((new_curdesc)(mm2s_new_curdesc))
				((update_frmstore)(_code 555))
				((new_frmstr)(mm2s_frame_number))
				((tstvect_fsync)(mm2s_tstvect_fsync))
				((valid_frame_sync)(mm2s_valid_frame_sync))
				((irqthresh_rstdsbl)(mm2s_irqthresh_rstdsbl))
				((dlyirq_dsble)(mm2s_dlyirq_dsble))
				((irqthresh_wren)(mm2s_irqthresh_wren))
				((irqdelay_wren)(mm2s_irqdelay_wren))
				((tailpntr_updated)(mm2s_tailpntr_updated))
				((reg_index)(mm2s_reg_index))
				((dmacr)(mm2s_dmacr))
				((dmasr)(mm2s_dmasr))
				((curdesc)(mm2s_curdesc))
				((taildesc)(mm2s_taildesc))
				((num_frame_store)(mm2s_num_frame_store))
				((linebuf_threshold)(mm2s_linebuf_threshold))
				((regdir_idle)(mm2s_regdir_idle))
				((prmtr_updt_complete)(mm2s_prmtr_updt_complete))
				((reg_module_vsize)(mm2s_reg_module_vsize))
				((reg_module_hsize)(mm2s_reg_module_hsize))
				((reg_module_stride)(mm2s_reg_module_stride))
				((reg_module_frmdly)(mm2s_reg_module_frmdly))
				((reg_module_strt_addr)(mm2s_reg_module_strt_addr))
				((vflip)(_open))
				((frmstr_err_addr)(mm2s_frame_number))
				((ftch_err_addr)(mm2s_ftch_err_addr))
			)
		)
		(_generate ADDR32 0 71934(_if 556)
			(_inst I_MM2S_DMA_MNGR 0 71940(_ent . axi_vdma_mngr)
				(_gen
					((C_PRMRY_IS_ACLK_ASYNC)(_code 557))
					((C_PRMY_CMDFIFO_DEPTH)(_code 558))
					((C_INCLUDE_SF)(_code 559))
					((C_USE_FSYNC)(_code 560))
					((C_ENABLE_DEBUG_ALL)(_code 561))
					((C_ENABLE_DEBUG_INFO_0)(_code 562))
					((C_ENABLE_DEBUG_INFO_1)(_code 563))
					((C_ENABLE_DEBUG_INFO_2)(_code 564))
					((C_ENABLE_DEBUG_INFO_3)(_code 565))
					((C_ENABLE_DEBUG_INFO_4)(_code 566))
					((C_ENABLE_DEBUG_INFO_5)(_code 567))
					((C_ENABLE_DEBUG_INFO_6)(_code 568))
					((C_ENABLE_DEBUG_INFO_7)(_code 569))
					((C_ENABLE_DEBUG_INFO_8)(_code 570))
					((C_ENABLE_DEBUG_INFO_9)(_code 571))
					((C_ENABLE_DEBUG_INFO_10)(_code 572))
					((C_ENABLE_DEBUG_INFO_11)(_code 573))
					((C_ENABLE_DEBUG_INFO_12)(_code 574))
					((C_ENABLE_DEBUG_INFO_13)(_code 575))
					((C_ENABLE_DEBUG_INFO_14)(_code 576))
					((C_ENABLE_DEBUG_INFO_15)(_code 577))
					((C_ENABLE_VERT_FLIP)(_code 578))
					((C_ENABLE_FLUSH_ON_FSYNC)(_code 579))
					((C_NUM_FSTORES)(_code 580))
					((C_GENLOCK_MODE)(_code 581))
					((C_GENLOCK_NUM_MASTERS)(_code 582))
					((C_DYNAMIC_RESOLUTION)(_code 583))
					((C_INTERNAL_GENLOCK_ENABLE)(_code 584))
					((C_EXTEND_DM_COMMAND)(_code 585))
					((C_INCLUDE_SG)(_code 586))
					((C_M_AXI_SG_ADDR_WIDTH)(_code 587))
					((C_M_AXIS_SG_TDATA_WIDTH)(_code 588))
					((C_M_AXI_ADDR_WIDTH)(_code 589))
					((C_DM_STATUS_WIDTH)(_code 590))
					((C_S2MM_SOF_ENABLE)(_code 591))
					((C_MM2S_SOF_ENABLE)(_code 592))
					((C_INCLUDE_MM2S)(_code 593))
					((C_INCLUDE_S2MM)(_code 594))
					((C_SELECT_XPM)(_code 595))
					((C_FAMILY)(_code 596))
				)
				(_port
					((prmry_aclk)(m_axi_mm2s_aclk))
					((prmry_resetn)(mm2s_prmry_resetn))
					((soft_reset)(mm2s_soft_reset))
					((scndry_aclk)(_code 597))
					((scndry_resetn)(_code 598))
					((vflip_mngr)(_code 599))
					((run_stop)(mm2s_dmacr(0)))
					((dmasr_halt)(mm2s_dmasr(0)))
					((dmacr_repeat_en)(mm2s_dmacr(15)))
					((sync_enable)(mm2s_dmacr(3)))
					((regdir_idle)(mm2s_regdir_idle))
					((ftch_idle)(mm2s_ftch_idle))
					((halt)(mm2s_halt))
					((halt_cmplt)(mm2s_halt_cmplt))
					((halted_clr)(mm2s_halted_clr))
					((halted_set)(mm2s_halted_set))
					((idle_set)(mm2s_idle_set))
					((idle_clr)(mm2s_idle_clr))
					((chnl_current_frame)(mm2s_chnl_current_frame))
					((genlock_pair_frame)(mm2s_genlock_pair_frame))
					((frame_number)(mm2s_frame_number))
					((new_curdesc)(mm2s_new_curdesc))
					((new_curdesc_wren)(mm2s_new_curdesc_wren))
					((stop)(mm2s_stop))
					((all_idle)(mm2s_all_idle))
					((cmdsts_idle)(mm2s_cmdsts_idle))
					((ftchcmdsts_idle)(mm2s_ftchcmdsts_idle))
					((fsize_mismatch_err_flag)(mm2s_fsize_mismatch_err_flag))
					((fsize_mismatch_err)(mm2s_fsize_mismatch_err))
					((lsize_mismatch_err)(mm2s_lsize_mismatch_err))
					((lsize_more_mismatch_err)(mm2s_lsize_more_mismatch_err))
					((s2mm_fsize_mismatch_err_s)(_open))
					((mm2s_fsize_mismatch_err_s)(mm2s_fsize_mismatch_err_s))
					((mm2s_fsize_mismatch_err_m)(mm2s_fsize_mismatch_err_m))
					((prmtr_updt_complete)(mm2s_prmtr_updt_complete))
					((reg_module_vsize)(mm2s_reg_module_vsize))
					((reg_module_hsize)(mm2s_reg_module_hsize))
					((reg_module_stride)(mm2s_reg_module_stride))
					((reg_module_frmdly)(mm2s_reg_module_frmdly))
					((reg_module_strt_addr)(mm2s_reg_module_strt_addr))
					((mstr_pntr_ref)(mm2s_dmacr(d_11_8)))
					((genlock_select)(mm2s_dmacr(7)))
					((frame_ptr_ref)(mm2s_ip2axi_frame_ptr_ref))
					((frame_ptr_in)(mm2s_s_frame_ptr_in))
					((frame_ptr_out)(mm2s_m_frame_ptr_out))
					((internal_frame_ptr_in)(s2mm_to_mm2s_frame_ptr_in))
					((update_frmstore)(_open))
					((frmstr_err_addr)(_open))
					((valid_frame_sync)(mm2s_valid_frame_sync))
					((valid_frame_sync_cmb)(mm2s_valid_frame_sync_cmb))
					((valid_video_prmtrs)(mm2s_valid_video_prmtrs))
					((parameter_update)(mm2s_parameter_update))
					((tailpntr_updated)(mm2s_tailpntr_updated))
					((frame_sync)(mm2s_frame_sync))
					((circular_prk_mode)(mm2s_dmacr(1)))
					((line_buffer_empty)(mm2s_allbuffer_empty))
					((dwidth_fifo_pipe_empty)(mm2s_dwidth_fifo_pipe_empty_m))
					((crnt_vsize)(mm2s_crnt_vsize))
					((num_frame_store)(mm2s_num_frame_store))
					((all_lines_xfred)(mm2s_all_lines_xfred))
					((all_lasts_rcvd)(all_lasts_rcvd))
					((s2mm_strm_all_lines_rcvd)(_code 600))
					((drop_fsync_d_pulse_gen_fsize_less_err)(_code 601))
					((s2mm_fsize_more_or_sof_late)(_code 602))
					((s2mm_dmasr_lsize_less_err)(_code 603))
					((s2mm_fsync_core)(_code 604))
					((s2mm_fsync_out_m)(_code 605))
					((mm2s_fsync_out_m)(mm2s_fsync_out_m))
					((capture_hsize_at_uf_err)(_open))
					((tstvect_err)(mm2s_tstvect_err))
					((tstvect_fsync)(mm2s_tstvect_fsync))
					((tstvect_frame)(mm2s_tstvect_frame))
					((tstvect_frm_ptr_out)(mm2s_tstvect_frm_ptr_out))
					((mstrfrm_tstsync_out)(mm2s_mstrfrm_tstsync))
					((packet_sof)(_code 606))
					((dma_interr_set_minus_frame_errors)(mm2s_dma_interr_set_minus_frame_errors))
					((dma_interr_set)(mm2s_dma_interr_set))
					((dma_slverr_set)(mm2s_dma_slverr_set))
					((dma_decerr_set)(mm2s_dma_decerr_set))
					((m_axis_ftch_tdata)(m_axis_mm2s_ftch_tdata))
					((m_axis_ftch_tvalid)(m_axis_mm2s_ftch_tvalid))
					((m_axis_ftch_tready)(m_axis_mm2s_ftch_tready))
					((m_axis_ftch_tlast)(m_axis_mm2s_ftch_tlast))
					((s_axis_cmd_tvalid)(s_axis_mm2s_cmd_tvalid))
					((s_axis_cmd_tready)(s_axis_mm2s_cmd_tready))
					((s_axis_cmd_tdata)(s_axis_mm2s_cmd_tdata))
					((m_axis_sts_tvalid)(m_axis_mm2s_sts_tvalid))
					((m_axis_sts_tready)(m_axis_mm2s_sts_tready))
					((m_axis_sts_tdata)(m_axis_mm2s_sts_tdata))
					((m_axis_sts_tkeep)(m_axis_mm2s_sts_tkeep))
					((err)(mm2s_err))
					((ftch_err)(mm2s_ftch_err))
				)
			)
		)
		(_generate ADDR64 0 72109(_if 607)
			(_generate FSTORES64 0 72112(_for 140 )
				(_object
					(_cnst(_int i 140 0 72112(_arch)))
					(_prcs
						(line__72115(_arch 101 0 72115(_assignment(_trgt(159(_object 143)))(_sens(158(_index 608))(158(_index 609)))(_read(158(_index 610))(158(_index 611))))))
					)
				)
			)
			(_inst I_MM2S_DMA_MNGR 0 72123(_ent . axi_vdma_mngr_64)
				(_gen
					((C_PRMRY_IS_ACLK_ASYNC)(_code 612))
					((C_PRMY_CMDFIFO_DEPTH)(_code 613))
					((C_INCLUDE_SF)(_code 614))
					((C_USE_FSYNC)(_code 615))
					((C_ENABLE_DEBUG_ALL)(_code 616))
					((C_ENABLE_DEBUG_INFO_0)(_code 617))
					((C_ENABLE_DEBUG_INFO_1)(_code 618))
					((C_ENABLE_DEBUG_INFO_2)(_code 619))
					((C_ENABLE_DEBUG_INFO_3)(_code 620))
					((C_ENABLE_DEBUG_INFO_4)(_code 621))
					((C_ENABLE_DEBUG_INFO_5)(_code 622))
					((C_ENABLE_DEBUG_INFO_6)(_code 623))
					((C_ENABLE_DEBUG_INFO_7)(_code 624))
					((C_ENABLE_DEBUG_INFO_8)(_code 625))
					((C_ENABLE_DEBUG_INFO_9)(_code 626))
					((C_ENABLE_DEBUG_INFO_10)(_code 627))
					((C_ENABLE_DEBUG_INFO_11)(_code 628))
					((C_ENABLE_DEBUG_INFO_12)(_code 629))
					((C_ENABLE_DEBUG_INFO_13)(_code 630))
					((C_ENABLE_DEBUG_INFO_14)(_code 631))
					((C_ENABLE_DEBUG_INFO_15)(_code 632))
					((C_ENABLE_VERT_FLIP)(_code 633))
					((C_ENABLE_FLUSH_ON_FSYNC)(_code 634))
					((C_NUM_FSTORES)(_code 635))
					((C_GENLOCK_MODE)(_code 636))
					((C_GENLOCK_NUM_MASTERS)(_code 637))
					((C_DYNAMIC_RESOLUTION)(_code 638))
					((C_INTERNAL_GENLOCK_ENABLE)(_code 639))
					((C_EXTEND_DM_COMMAND)(_code 640))
					((C_INCLUDE_SG)(_code 641))
					((C_M_AXI_SG_ADDR_WIDTH)(_code 642))
					((C_M_AXIS_SG_TDATA_WIDTH)(_code 643))
					((C_M_AXI_ADDR_WIDTH)(_code 644))
					((C_DM_STATUS_WIDTH)(_code 645))
					((C_S2MM_SOF_ENABLE)(_code 646))
					((C_MM2S_SOF_ENABLE)(_code 647))
					((C_INCLUDE_MM2S)(_code 648))
					((C_INCLUDE_S2MM)(_code 649))
					((C_SELECT_XPM)(_code 650))
					((C_FAMILY)(_code 651))
				)
				(_port
					((prmry_aclk)(m_axi_mm2s_aclk))
					((prmry_resetn)(mm2s_prmry_resetn))
					((soft_reset)(mm2s_soft_reset))
					((scndry_aclk)(_code 652))
					((scndry_resetn)(_code 653))
					((vflip_mngr)(_code 654))
					((run_stop)(mm2s_dmacr(0)))
					((dmasr_halt)(mm2s_dmasr(0)))
					((dmacr_repeat_en)(mm2s_dmacr(15)))
					((sync_enable)(mm2s_dmacr(3)))
					((regdir_idle)(mm2s_regdir_idle))
					((ftch_idle)(mm2s_ftch_idle))
					((halt)(mm2s_halt))
					((halt_cmplt)(mm2s_halt_cmplt))
					((halted_clr)(mm2s_halted_clr))
					((halted_set)(mm2s_halted_set))
					((idle_set)(mm2s_idle_set))
					((idle_clr)(mm2s_idle_clr))
					((chnl_current_frame)(mm2s_chnl_current_frame))
					((genlock_pair_frame)(mm2s_genlock_pair_frame))
					((frame_number)(mm2s_frame_number))
					((new_curdesc)(mm2s_new_curdesc))
					((new_curdesc_wren)(mm2s_new_curdesc_wren))
					((stop)(mm2s_stop))
					((all_idle)(mm2s_all_idle))
					((cmdsts_idle)(mm2s_cmdsts_idle))
					((ftchcmdsts_idle)(mm2s_ftchcmdsts_idle))
					((fsize_mismatch_err_flag)(mm2s_fsize_mismatch_err_flag))
					((fsize_mismatch_err)(mm2s_fsize_mismatch_err))
					((lsize_mismatch_err)(mm2s_lsize_mismatch_err))
					((lsize_more_mismatch_err)(mm2s_lsize_more_mismatch_err))
					((s2mm_fsize_mismatch_err_s)(_open))
					((mm2s_fsize_mismatch_err_s)(mm2s_fsize_mismatch_err_s))
					((mm2s_fsize_mismatch_err_m)(mm2s_fsize_mismatch_err_m))
					((prmtr_updt_complete)(mm2s_prmtr_updt_complete))
					((reg_module_vsize)(mm2s_reg_module_vsize))
					((reg_module_hsize)(mm2s_reg_module_hsize))
					((reg_module_stride)(mm2s_reg_module_stride))
					((reg_module_frmdly)(mm2s_reg_module_frmdly))
					((reg_module_strt_addr)(mm2s_reg_module_strt_addr_64))
					((mstr_pntr_ref)(mm2s_dmacr(d_11_8)))
					((genlock_select)(mm2s_dmacr(7)))
					((frame_ptr_ref)(mm2s_ip2axi_frame_ptr_ref))
					((frame_ptr_in)(mm2s_s_frame_ptr_in))
					((frame_ptr_out)(mm2s_m_frame_ptr_out))
					((internal_frame_ptr_in)(s2mm_to_mm2s_frame_ptr_in))
					((update_frmstore)(_open))
					((frmstr_err_addr)(_open))
					((valid_frame_sync)(mm2s_valid_frame_sync))
					((valid_frame_sync_cmb)(mm2s_valid_frame_sync_cmb))
					((valid_video_prmtrs)(mm2s_valid_video_prmtrs))
					((parameter_update)(mm2s_parameter_update))
					((tailpntr_updated)(mm2s_tailpntr_updated))
					((frame_sync)(mm2s_frame_sync))
					((circular_prk_mode)(mm2s_dmacr(1)))
					((line_buffer_empty)(mm2s_allbuffer_empty))
					((dwidth_fifo_pipe_empty)(mm2s_dwidth_fifo_pipe_empty_m))
					((crnt_vsize)(mm2s_crnt_vsize))
					((num_frame_store)(mm2s_num_frame_store))
					((all_lines_xfred)(mm2s_all_lines_xfred))
					((all_lasts_rcvd)(all_lasts_rcvd))
					((s2mm_strm_all_lines_rcvd)(_code 655))
					((drop_fsync_d_pulse_gen_fsize_less_err)(_code 656))
					((s2mm_fsize_more_or_sof_late)(_code 657))
					((s2mm_dmasr_lsize_less_err)(_code 658))
					((s2mm_fsync_core)(_code 659))
					((s2mm_fsync_out_m)(_code 660))
					((mm2s_fsync_out_m)(mm2s_fsync_out_m))
					((capture_hsize_at_uf_err)(_open))
					((tstvect_err)(mm2s_tstvect_err))
					((tstvect_fsync)(mm2s_tstvect_fsync))
					((tstvect_frame)(mm2s_tstvect_frame))
					((tstvect_frm_ptr_out)(mm2s_tstvect_frm_ptr_out))
					((mstrfrm_tstsync_out)(mm2s_mstrfrm_tstsync))
					((packet_sof)(_code 661))
					((dma_interr_set_minus_frame_errors)(mm2s_dma_interr_set_minus_frame_errors))
					((dma_interr_set)(mm2s_dma_interr_set))
					((dma_slverr_set)(mm2s_dma_slverr_set))
					((dma_decerr_set)(mm2s_dma_decerr_set))
					((m_axis_ftch_tdata)(m_axis_mm2s_ftch_tdata))
					((m_axis_ftch_tvalid)(m_axis_mm2s_ftch_tvalid))
					((m_axis_ftch_tready)(m_axis_mm2s_ftch_tready))
					((m_axis_ftch_tlast)(m_axis_mm2s_ftch_tlast))
					((s_axis_cmd_tvalid)(s_axis_mm2s_cmd_tvalid))
					((s_axis_cmd_tready)(s_axis_mm2s_cmd_tready))
					((s_axis_cmd_tdata)(s_axis_mm2s_cmd_tdata))
					((m_axis_sts_tvalid)(m_axis_mm2s_sts_tvalid))
					((m_axis_sts_tready)(m_axis_mm2s_sts_tready))
					((m_axis_sts_tdata)(m_axis_mm2s_sts_tdata))
					((m_axis_sts_tkeep)(m_axis_mm2s_sts_tkeep))
					((err)(mm2s_err))
					((ftch_err)(mm2s_ftch_err))
				)
			)
			(_object
				(_type(_int ~INTEGER~range~0~to~C_NUM_FSTORES_64-1~13 0 72112(_scalar (_to i 0 c 662))))
			)
		)
		(_inst MM2S_FSYNC_I 0 72295(_ent . axi_vdma_fsync_gen)
			(_gen
				((C_USE_FSYNC)(_code 663))
				((ENABLE_FLUSH_ON_MM2S_FSYNC)(_code 664))
				((ENABLE_FLUSH_ON_S2MM_FSYNC)(_code 665))
				((C_INCLUDE_S2MM)(_code 666))
				((C_INCLUDE_MM2S)(_code 667))
				((C_SOF_ENABLE)(_code 668))
			)
			(_port
				((prmry_aclk)(m_axi_mm2s_aclk))
				((prmry_resetn)(mm2s_prmry_resetn))
				((valid_video_prmtrs)(mm2s_valid_video_prmtrs))
				((valid_frame_sync_cmb)(mm2s_valid_frame_sync_cmb))
				((frmcnt_ioc)(mm2s_ioc_irq_set))
				((dmacr_frmcnt_enbl)(mm2s_dmacr(4)))
				((dmasr_frmcnt_status)(mm2s_irqthresh_status))
				((mask_fsync_out)(mm2s_mask_fsync_out))
				((run_stop)(mm2s_dmacr(0)))
				((all_idle)(mm2s_all_idle))
				((parameter_update)(mm2s_parameter_update))
				((fsync)(mm2s_cdc2dmac_fsync))
				((tuser_fsync)(_code 669))
				((othrchnl_fsync)(s2mm_to_mm2s_fsync))
				((fsync_src_select)(mm2s_dmacr(d_6_5)))
				((frame_sync)(mm2s_frame_sync))
				((frame_sync_out)(mm2s_dmac2cdc_fsync_out))
				((prmtr_update)(mm2s_dmac2cdc_prmtr_update))
			)
		)
		(_inst MM2S_VID_CDC_I 0 72338(_ent . axi_vdma_vid_cdc)
			(_gen
				((C_PRMRY_IS_ACLK_ASYNC)(_code 670))
				((C_GENLOCK_MSTR_PTR_DWIDTH)(_code 671))
				((C_GENLOCK_SLVE_PTR_DWIDTH)(_code 672))
				((C_INTERNAL_GENLOCK_ENABLE)(_code 673))
			)
			(_port
				((prmry_aclk)(m_axi_mm2s_aclk))
				((prmry_resetn)(mm2s_prmry_resetn))
				((scndry_aclk)(m_axis_mm2s_aclk))
				((scndry_resetn)(mm2s_axis_resetn))
				((othrchnl_aclk)(m_axi_s2mm_aclk))
				((othrchnl_resetn)(s2mm_prmry_resetn))
				((othrchnl2cdc_frame_ptr_out)(s2mm_frame_ptr_out_i))
				((cdc2othrchnl_frame_ptr_in)(s2mm_to_mm2s_frame_ptr_in))
				((cdc2othrchnl_fsync)(mm2s_to_s2mm_fsync))
				((dmac2cdc_frame_ptr_out)(mm2s_m_frame_ptr_out))
				((cdc2top_frame_ptr_out)(mm2s_frame_ptr_out_i))
				((top2cdc_frame_ptr_in)(mm2s_frame_ptr_in))
				((cdc2dmac_frame_ptr_in)(mm2s_s_frame_ptr_in))
				((dmac2cdc_mstrfrm_tstsync)(mm2s_mstrfrm_tstsync))
				((cdc2dmac_mstrfrm_tstsync)(mm2s_mstrfrm_tstsync_out))
				((vid2cdc_packet_sof)(mm2s_vid2cdc_packet_sof))
				((cdc2dmac_packet_sof)(mm2s_packet_sof))
				((vid2cdc_fsync)(mm2s_fsync_core))
				((cdc2dmac_fsync)(mm2s_cdc2dmac_fsync))
				((dmac2cdc_fsync_out)(mm2s_dmac2cdc_fsync_out))
				((cdc2vid_fsync_out)(mm2s_fsync_out_i))
				((dmac2cdc_prmtr_update)(mm2s_dmac2cdc_prmtr_update))
				((cdc2vid_prmtr_update)(mm2s_prmtr_update_i))
			)
		)
		(_inst MM2S_SOF_I 0 72386(_ent . axi_vdma_sof_gen)
			(_port
				((scndry_aclk)(m_axis_mm2s_aclk))
				((scndry_resetn)(mm2s_axis_resetn))
				((axis_tready)(m_axis_mm2s_tready_i2))
				((axis_tvalid)(m_axis_mm2s_tvalid_i2))
				((fsync)(mm2s_fsync_out_i))
				((packet_sof)(mm2s_vid2cdc_packet_sof))
			)
		)
		(_inst MM2S_LINEBUFFER_I 0 72403(_ent . axi_vdma_mm2s_linebuf)
			(_gen
				((C_DATA_WIDTH)(_code 674))
				((C_M_AXIS_MM2S_TDATA_WIDTH)(_code 675))
				((C_INCLUDE_MM2S_SF)(_code 676))
				((C_INCLUDE_MM2S_DRE)(_code 677))
				((C_MM2S_SOF_ENABLE)(_code 678))
				((C_M_AXIS_MM2S_TUSER_BITS)(_code 679))
				((C_TOPLVL_LINEBUFFER_DEPTH)(_code 680))
				((C_LINEBUFFER_DEPTH)(_code 681))
				((C_LINEBUFFER_AE_THRESH)(_code 682))
				((C_PRMRY_IS_ACLK_ASYNC)(_code 683))
				((C_ENABLE_DEBUG_ALL)(_code 684))
				((C_ENABLE_DEBUG_INFO_0)(_code 685))
				((C_ENABLE_DEBUG_INFO_1)(_code 686))
				((C_ENABLE_DEBUG_INFO_2)(_code 687))
				((C_ENABLE_DEBUG_INFO_3)(_code 688))
				((C_ENABLE_DEBUG_INFO_4)(_code 689))
				((C_ENABLE_DEBUG_INFO_5)(_code 690))
				((C_ENABLE_DEBUG_INFO_6)(_code 691))
				((C_ENABLE_DEBUG_INFO_7)(_code 692))
				((C_ENABLE_DEBUG_INFO_8)(_code 693))
				((C_ENABLE_DEBUG_INFO_9)(_code 694))
				((C_ENABLE_DEBUG_INFO_10)(_code 695))
				((C_ENABLE_DEBUG_INFO_11)(_code 696))
				((C_ENABLE_DEBUG_INFO_12)(_code 697))
				((C_ENABLE_DEBUG_INFO_13)(_code 698))
				((C_ENABLE_DEBUG_INFO_14)(_code 699))
				((C_ENABLE_DEBUG_INFO_15)(_code 700))
				((ENABLE_FLUSH_ON_FSYNC)(_code 701))
				((C_FAMILY)(_code 702))
			)
			(_port
				((s_axis_aclk)(m_axi_mm2s_aclk))
				((s_axis_resetn)(mm2s_prmry_resetn))
				((m_axis_aclk)(m_axis_mm2s_aclk))
				((m_axis_resetn)(mm2s_axis_resetn))
				((mm2s_axis_linebuf_reset_out)(mm2s_axis_linebuf_reset_out))
				((s2mm_axis_resetn)(s2mm_axis_resetn))
				((s_axis_s2mm_aclk)(s_axis_s2mm_aclk))
				((mm2s_fsync)(mm2s_fsync_fe))
				((s2mm_fsync)(s2mm_fsync_fe))
				((mm2s_fsync_core)(mm2s_fsync_core))
				((mm2s_fsize_mismatch_err_s)(mm2s_fsize_mismatch_err_s))
				((mm2s_fsize_mismatch_err_m)(mm2s_fsize_mismatch_err_m))
				((mm2s_vsize_cntr_clr_flag)(mm2s_vsize_cntr_clr_flag))
				((MM2S_DROP_RESIDUAL_OF_FSIZE_ERR_FRAME_S)(MM2S_DROP_RESIDUAL_OF_FSIZE_ERR_FRAME_S))
				((fsync_src_select)(mm2s_dmacr(d_6_5)))
				((run_stop)(mm2s_dmacr(0)))
				((dm_halt)(mm2s_halt))
				((dm_halt_reg_out)(mm2s_halt_reg))
				((cmdsts_idle)(mm2s_cmdsts_idle))
				((stop)(mm2s_stop))
				((stop_reg_out)(mm2s_stop_reg))
				((fsync_out)(mm2s_fsync_out_i))
				((fsync_out_m)(mm2s_fsync_out_m))
				((mm2s_fsize_mismatch_err_flag)(mm2s_fsize_mismatch_err_flag))
				((frame_sync)(mm2s_frame_sync))
				((crnt_vsize)(mm2s_crnt_vsize))
				((crnt_vsize_d2_out)(mm2s_crnt_vsize_d2))
				((linebuf_threshold)(mm2s_linebuf_threshold))
				((s_axis_tdata)(dm2linebuf_mm2s_tdata))
				((s_axis_tkeep)(dm2linebuf_mm2s_tkeep))
				((s_axis_tlast)(dm2linebuf_mm2s_tlast))
				((s_axis_tvalid)(dm2linebuf_mm2s_tvalid))
				((s_axis_tready)(linebuf2dm_mm2s_tready))
				((m_axis_tdata)(m_axis_mm2s_tdata_i))
				((m_axis_tkeep)(m_axis_mm2s_tkeep_i))
				((m_axis_tlast)(m_axis_mm2s_tlast_i))
				((m_axis_tvalid)(m_axis_mm2s_tvalid_i))
				((m_axis_tready)(m_axis_mm2s_tready_i))
				((m_axis_tuser)(m_axis_mm2s_tuser_i))
				((dwidth_fifo_pipe_empty)(mm2s_dwidth_fifo_pipe_empty))
				((dwidth_fifo_pipe_empty_m)(mm2s_dwidth_fifo_pipe_empty_m))
				((mm2s_fifo_pipe_empty)(mm2s_allbuffer_empty))
				((mm2s_fifo_empty)(mm2s_buffer_empty_i))
				((mm2s_fifo_almost_empty)(mm2s_buffer_almost_empty_i))
				((mm2s_all_lines_xfred_s_dwidth)(mm2s_all_lines_xfred_s_dwidth))
				((mm2s_all_lines_xfred_s)(mm2s_all_lines_xfred_s))
				((mm2s_all_lines_xfred)(mm2s_all_lines_xfred))
			)
		)
		(_object
			(_prcs
				(line__72383(_arch 102 0 72383(_assignment(_alias((mm2s_fsync_out_sig)(mm2s_fsync_out_i)))(_simpleassign BUF)(_trgt(414))(_sens(348)))))
			)
		)
	)
	(_generate GEN_NO_SPRT_FOR_MM2S 0 72514(_if 703)
		(_generate GEN_MM2S_ZERO_STRT 0 72545(_for 141 )
			(_object
				(_cnst(_int i 141 0 72545(_arch)))
				(_prcs
					(line__72547(_arch 125 0 72547(_assignment(_trgt(158(_object 144))))))
				)
			)
		)
		(_object
			(_type(_int ~INTEGER~range~0~to~C_NUM_FSTORES-1~13 0 72545(_scalar (_to i 0 c 704))))
			(_prcs
				(line__72517(_arch 103 0 72517(_assignment(_trgt(163)))))
				(line__72519(_arch 104 0 72519(_assignment(_trgt(164)))))
				(line__72520(_arch 105 0 72520(_assignment(_trgt(165)))))
				(line__72521(_arch 106 0 72521(_assignment(_alias((mm2s_ip2axi_introut)(_string \"0"\)))(_trgt(166)))))
				(line__72522(_arch 107 0 72522(_assignment(_alias((mm2s_soft_reset)(_string \"0"\)))(_trgt(204)))))
				(line__72523(_arch 108 0 72523(_assignment(_alias((mm2s_irqthresh_rstdsbl)(_string \"0"\)))(_trgt(142)))))
				(line__72524(_arch 109 0 72524(_assignment(_alias((mm2s_dlyirq_dsble)(_string \"0"\)))(_trgt(141)))))
				(line__72525(_arch 110 0 72525(_assignment(_alias((mm2s_irqthresh_wren)(_string \"0"\)))(_trgt(178)))))
				(line__72526(_arch 111 0 72526(_assignment(_alias((mm2s_irqdelay_wren)(_string \"0"\)))(_trgt(179)))))
				(line__72527(_arch 112 0 72527(_assignment(_alias((mm2s_tailpntr_updated)(_string \"0"\)))(_trgt(126)))))
				(line__72528(_arch 113 0 72528(_assignment(_trgt(127)))))
				(line__72529(_arch 114 0 72529(_assignment(_trgt(128)))))
				(line__72530(_arch 115 0 72530(_assignment(_trgt(129)))))
				(line__72531(_arch 116 0 72531(_assignment(_trgt(130)))))
				(line__72534(_arch 117 0 72534(_assignment(_trgt(131)))))
				(line__72535(_arch 118 0 72535(_assignment(_trgt(132)))))
				(line__72536(_arch 119 0 72536(_assignment(_alias((mm2s_regdir_idle)(_string \"0"\)))(_trgt(152)))))
				(line__72537(_arch 120 0 72537(_assignment(_alias((mm2s_prmtr_updt_complete)(_string \"0"\)))(_trgt(153)))))
				(line__72538(_arch 121 0 72538(_assignment(_trgt(154)))))
				(line__72539(_arch 122 0 72539(_assignment(_trgt(155)))))
				(line__72540(_arch 123 0 72540(_assignment(_trgt(156)))))
				(line__72541(_arch 124 0 72541(_assignment(_trgt(157)))))
				(line__72551(_arch 126 0 72551(_assignment(_alias((linebuf2dm_mm2s_tready)(_string \"0"\)))(_trgt(200)))))
				(line__72552(_arch 127 0 72552(_assignment(_trgt(64)))))
				(line__72553(_arch 128 0 72553(_assignment(_trgt(216)))))
				(line__72554(_arch 129 0 72554(_assignment(_trgt(65)))))
				(line__72555(_arch 130 0 72555(_assignment(_trgt(217)))))
				(line__72556(_arch 131 0 72556(_assignment(_alias((m_axis_mm2s_tlast_i)(_string \"0"\)))(_trgt(208)))))
				(line__72557(_arch 132 0 72557(_assignment(_alias((m_axis_mm2s_tlast_i_axis_dw_conv)(_string \"0"\)))(_trgt(209)))))
				(line__72558(_arch 133 0 72558(_assignment(_trgt(66)))))
				(line__72559(_arch 134 0 72559(_assignment(_trgt(218)))))
				(line__72560(_arch 135 0 72560(_assignment(_alias((m_axis_mm2s_tvalid_i)(_string \"0"\)))(_trgt(206)))))
				(line__72561(_arch 136 0 72561(_assignment(_alias((m_axis_mm2s_tvalid_i2)(_string \"0"\)))(_trgt(398)))))
				(line__72562(_arch 137 0 72562(_assignment(_alias((m_axis_mm2s_tvalid_i_axis_dw_conv)(_string \"0"\)))(_trgt(207)))))
				(line__72563(_arch 138 0 72563(_assignment(_alias((mm2s_allbuffer_empty)(_string \"0"\)))(_trgt(325)))))
				(line__72564(_arch 139 0 72564(_assignment(_alias((mm2s_dwidth_fifo_pipe_empty)(_string \"0"\)))(_trgt(326)))))
				(line__72565(_arch 140 0 72565(_assignment(_alias((mm2s_buffer_empty_i)(_string \"0"\)))(_trgt(408)))))
				(line__72566(_arch 141 0 72566(_assignment(_alias((mm2s_buffer_almost_empty_i)(_string \"0"\)))(_trgt(410)))))
				(line__72567(_arch 142 0 72567(_assignment(_alias((mm2s_all_lines_xfred)(_string \"0"\)))(_trgt(144)))))
				(line__72570(_arch 143 0 72570(_assignment(_alias((mm2s_packet_sof)(_string \"0"\)))(_trgt(133)))))
				(line__72573(_arch 144 0 72573(_assignment(_alias((mm2s_halted_clr)(_string \"0"\)))(_trgt(112)))))
				(line__72574(_arch 145 0 72574(_assignment(_alias((mm2s_halted_set)(_string \"0"\)))(_trgt(113)))))
				(line__72575(_arch 146 0 72575(_assignment(_alias((mm2s_idle_set)(_string \"0"\)))(_trgt(114)))))
				(line__72576(_arch 147 0 72576(_assignment(_alias((mm2s_idle_clr)(_string \"0"\)))(_trgt(115)))))
				(line__72577(_arch 148 0 72577(_assignment(_trgt(136)))))
				(line__72578(_arch 149 0 72578(_assignment(_trgt(137)))))
				(line__72579(_arch 150 0 72579(_assignment(_trgt(138)))))
				(line__72580(_arch 151 0 72580(_assignment(_trgt(125)))))
				(line__72581(_arch 152 0 72581(_assignment(_alias((mm2s_new_curdesc_wren)(_string \"0"\)))(_trgt(124)))))
				(line__72582(_arch 153 0 72582(_assignment(_alias((mm2s_stop)(_string \"0"\)))(_trgt(110)))))
				(line__72583(_arch 154 0 72583(_assignment(_alias((mm2s_stop_reg)(_string \"0"\)))(_trgt(111)))))
				(line__72584(_arch 155 0 72584(_assignment(_alias((mm2s_all_idle)(_string \"1"\)))(_trgt(134)))))
				(line__72585(_arch 156 0 72585(_assignment(_alias((mm2s_cmdsts_idle)(_string \"1"\)))(_trgt(135)))))
				(line__72586(_arch 157 0 72586(_assignment(_alias((mm2s_ftchcmdsts_idle)(_string \"1"\)))(_trgt(180)))))
				(line__72587(_arch 158 0 72587(_assignment(_alias((m_axis_mm2s_ftch_tready)(_string \"0"\)))(_trgt(183)))))
				(line__72588(_arch 159 0 72588(_assignment(_alias((s_axis_mm2s_cmd_tvalid)(_string \"0"\)))(_trgt(185)))))
				(line__72589(_arch 160 0 72589(_assignment(_trgt(187)))))
				(line__72590(_arch 161 0 72590(_assignment(_alias((m_axis_mm2s_sts_tready)(_string \"0"\)))(_trgt(189)))))
				(line__72591(_arch 162 0 72591(_assignment(_trgt(355)))))
				(line__72592(_arch 163 0 72592(_assignment(_trgt(150)))))
				(line__72593(_arch 164 0 72593(_assignment(_trgt(367)))))
				(line__72594(_arch 165 0 72594(_assignment(_alias((mm2s_valid_frame_sync)(_string \"0"\)))(_trgt(336)))))
				(line__72595(_arch 166 0 72595(_assignment(_alias((mm2s_valid_frame_sync_cmb)(_string \"0"\)))(_trgt(338)))))
				(line__72596(_arch 167 0 72596(_assignment(_alias((mm2s_valid_video_prmtrs)(_string \"0"\)))(_trgt(143)))))
				(line__72597(_arch 168 0 72597(_assignment(_alias((mm2s_parameter_update)(_string \"0"\)))(_trgt(323)))))
				(line__72598(_arch 169 0 72598(_assignment(_alias((mm2s_tstvect_err)(_string \"0"\)))(_trgt(341)))))
				(line__72599(_arch 170 0 72599(_assignment(_alias((mm2s_tstvect_fsync)(_string \"0"\)))(_trgt(343)))))
				(line__72600(_arch 171 0 72600(_assignment(_trgt(345)))))
				(line__72601(_arch 172 0 72601(_assignment(_alias((mm2s_dma_interr_set)(_string \"0"\)))(_trgt(116)))))
				(line__72602(_arch 173 0 72602(_assignment(_alias((mm2s_dma_interr_set_minus_frame_errors)(_string \"0"\)))(_trgt(117)))))
				(line__72603(_arch 174 0 72603(_assignment(_alias((mm2s_dma_slverr_set)(_string \"0"\)))(_trgt(118)))))
				(line__72604(_arch 175 0 72604(_assignment(_alias((mm2s_dma_decerr_set)(_string \"0"\)))(_trgt(119)))))
				(line__72605(_arch 176 0 72605(_assignment(_trgt(139)))))
				(line__72606(_arch 177 0 72606(_assignment(_trgt(140)))))
				(line__72607(_arch 178 0 72607(_assignment(_alias((mm2s_fsize_mismatch_err)(_string \"0"\)))(_trgt(147)))))
				(line__72608(_arch 179 0 72608(_assignment(_alias((mm2s_lsize_mismatch_err)(_string \"0"\)))(_trgt(148)))))
				(line__72609(_arch 180 0 72609(_assignment(_alias((mm2s_lsize_more_mismatch_err)(_string \"0"\)))(_trgt(149)))))
				(line__72612(_arch 181 0 72612(_assignment(_alias((mm2s_frame_sync)(_string \"0"\)))(_trgt(322)))))
				(line__72613(_arch 182 0 72613(_assignment(_alias((mm2s_fsync_out_sig)(_string \"0"\)))(_trgt(414)))))
				(line__72614(_arch 183 0 72614(_assignment(_alias((mm2s_prmtr_update_i)(_string \"0"\)))(_trgt(412)))))
				(line__72615(_arch 184 0 72615(_assignment(_alias((mm2s_mask_fsync_out)(_string \"0"\)))(_trgt(349)))))
				(line__72616(_arch 185 0 72616(_assignment(_alias((mm2s_mstrfrm_tstsync)(_string \"0"\)))(_trgt(353)))))
				(line__72617(_arch 186 0 72617(_assignment(_alias((mm2s_mstrfrm_tstsync_out)(_string \"0"\)))(_trgt(351)))))
				(line__72618(_arch 187 0 72618(_assignment(_trgt(359)))))
				(line__72619(_arch 188 0 72619(_assignment(_alias((mm2s_to_s2mm_fsync)(_string \"0"\)))(_trgt(151)))))
			)
		)
	)
	(_generate GEN_SPRT_FOR_S2MM 0 72629(_if 705)
		(_generate GEN_S2MM_DRE_ON_SKID 0 72638(_if 706)
			(_inst I_S2MM_SKID_FLUSH_SOF 0 72645(_ent . axi_vdma_skid_buf)
				(_gen
					((C_WDATA_WIDTH)(_code 707))
					((C_TUSER_WIDTH)(_code 708))
				)
				(_port
					((ACLK)(s_axis_s2mm_aclk))
					((ARST)(s2mm_axis_linebuf_reset_out_inv))
					((skid_stop)(_code 709))
					((S_VALID)(s_axis_s2mm_tvalid))
					((S_READY)(s_axis_s2mm_tready))
					((S_Data)(s_axis_s2mm_tdata))
					((S_STRB)(s_axis_s2mm_tkeep))
					((S_Last)(s_axis_s2mm_tlast))
					((S_User)(s_axis_s2mm_tuser))
					((M_VALID)(s_axis_s2mm_tvalid_signal))
					((M_READY)(s_axis_s2mm_tready_signal))
					((M_Data)(s_axis_s2mm_tdata_signal))
					((M_STRB)(s_axis_s2mm_tkeep_signal))
					((M_Last)(s_axis_s2mm_tlast_signal))
					((M_User)(s_axis_s2mm_tuser_signal))
				)
			)
		)
		(_generate GEN_S2MM_DRE_OFF_SKID 0 72678(_if 710)
			(_inst I_S2MM_SKID_FLUSH_SOF 0 72686(_ent . axi_vdma_skid_buf)
				(_gen
					((C_WDATA_WIDTH)(_code 711))
					((C_TUSER_WIDTH)(_code 712))
				)
				(_port
					((ACLK)(s_axis_s2mm_aclk))
					((ARST)(s2mm_axis_linebuf_reset_out_inv))
					((skid_stop)(_code 713))
					((S_VALID)(s_axis_s2mm_tvalid))
					((S_READY)(s_axis_s2mm_tready))
					((S_Data)(s_axis_s2mm_tdata))
					((S_STRB)(_code 714))
					((S_Last)(s_axis_s2mm_tlast))
					((S_User)(s_axis_s2mm_tuser))
					((M_VALID)(s_axis_s2mm_tvalid_signal))
					((M_READY)(s_axis_s2mm_tready_signal))
					((M_Data)(s_axis_s2mm_tdata_signal))
					((M_STRB)(s_axis_s2mm_tkeep_signal))
					((M_Last)(s_axis_s2mm_tlast_signal))
					((M_User)(s_axis_s2mm_tuser_signal))
				)
			)
		)
		(_generate GEN_FLUSH_SOF_TREADY 0 72726(_if 715)
			(_generate GEN_C_USE_S2MM_FSYNC_0 0 72791(_if 716)
				(_object
					(_prcs
						(line__72793(_arch 193 0 72793(_assignment(_alias((s2mm_fsize_less_err_internal_tvalid_gating)(_string \"0"\)))(_trgt(383)))))
					)
				)
			)
			(_generate GEN_C_USE_S2MM_FSYNC_1 0 72797(_if 717)
				(_object
					(_prcs
						(line__72799(_arch 194 0 72799(_assignment(_alias((s2mm_dummy_tready)(s2mm_dummy_tready_fsync_src_sel_00_or_01)))(_simpleassign BUF)(_trgt(384))(_sens(444)))))
						(line__72800(_arch 195 0 72800(_assignment(_alias((s2mm_fsize_less_err_internal_tvalid_gating)(s2mm_fsize_less_err_internal_tvalid_gating_00_01)))(_simpleassign BUF)(_trgt(383))(_sens(456)))))
					)
				)
			)
			(_generate GEN_C_USE_S2MM_FSYNC_2 0 72805(_if 718)
				(_object
					(_prcs
						(line__72807(_arch 196 0 72807(_assignment(_alias((s2mm_dummy_tready)(s2mm_dummy_tready_fsync_src_sel_10)))(_simpleassign BUF)(_trgt(384))(_sens(445)))))
						(line__72808(_arch 197 0 72808(_assignment(_alias((s2mm_fsize_less_err_internal_tvalid_gating)(s2mm_fsize_less_err_internal_tvalid_gating_10)))(_simpleassign BUF)(_trgt(383))(_sens(455)))))
					)
				)
			)
			(_generate SG_INCLUDED 0 73077(_if 719)
				(_object
					(_prcs
						(line__73079(_arch 221 0 73079(_assignment(_alias((s2mm_prmtr_or_tail_ptr_updt_complete)(s2mm_tailpntr_updated)))(_simpleassign BUF)(_trgt(431))(_sens(235)))))
					)
				)
			)
			(_generate SG_NOT_INCLUDED 0 73083(_if 720)
				(_object
					(_prcs
						(line__73085(_arch 222 0 73085(_assignment(_alias((s2mm_prmtr_or_tail_ptr_updt_complete)(s2mm_prmtr_updt_complete)))(_simpleassign BUF)(_trgt(431))(_sens(266)))))
					)
				)
			)
			(_generate GEN_FOR_ASYNC_FLUSH_SOF 0 73091(_if 721)
				(_inst S2MM_PRM_UPDT_CDC_I 0 73119(_ent lib_cdc_v1_0_2 cdc_sync)
					(_gen
						((C_CDC_TYPE)(_code 722))
						((C_RESET_STATE)(_code 723))
						((C_SINGLE_BIT)(_code 724))
						((C_FLOP_INPUT)(_code 725))
						((C_VECTOR_WIDTH)(_code 726))
						((C_MTBF_STAGES)(_code 727))
					)
					(_port
						((prmry_aclk)(m_axi_s2mm_aclk))
						((prmry_resetn)(s2mm_prmry_resetn))
						((prmry_in)(s2mm_prmtr_or_tail_ptr_updt_complete))
						((prmry_vect_in)(_code 728))
						((prmry_ack)(_open))
						((scndry_aclk)(s_axis_s2mm_aclk))
						((scndry_resetn)(s2mm_axis_resetn))
						((scndry_out)(s2mm_prmtr_updt_complete_s))
						((scndry_vect_out)(_open))
					)
				)
				(_inst S2MM_HALTED_CDC_I 0 73172(_ent lib_cdc_v1_0_2 cdc_sync)
					(_gen
						((C_CDC_TYPE)(_code 729))
						((C_RESET_STATE)(_code 730))
						((C_SINGLE_BIT)(_code 731))
						((C_FLOP_INPUT)(_code 732))
						((C_VECTOR_WIDTH)(_code 733))
						((C_MTBF_STAGES)(_code 734))
					)
					(_port
						((prmry_aclk)(m_axi_s2mm_aclk))
						((prmry_resetn)(s2mm_prmry_resetn))
						((prmry_in)(s2mm_dmasr(0)))
						((prmry_vect_in)(_code 735))
						((prmry_ack)(_open))
						((scndry_aclk)(s_axis_s2mm_aclk))
						((scndry_resetn)(s2mm_axis_resetn))
						((scndry_out)(s2mm_dmasr_halted_s))
						((scndry_vect_out)(_open))
					)
				)
				(_inst SOF_LATE_CDC_I 0 73225(_ent lib_cdc_v1_0_2 cdc_sync)
					(_gen
						((C_CDC_TYPE)(_code 736))
						((C_RESET_STATE)(_code 737))
						((C_SINGLE_BIT)(_code 738))
						((C_FLOP_INPUT)(_code 739))
						((C_VECTOR_WIDTH)(_code 740))
						((C_MTBF_STAGES)(_code 741))
					)
					(_port
						((prmry_aclk)(s_axis_s2mm_aclk))
						((prmry_resetn)(s2mm_axis_resetn))
						((prmry_in)(s2mm_fsize_more_or_sof_late_s))
						((prmry_vect_in)(_code 742))
						((prmry_ack)(_open))
						((scndry_aclk)(m_axi_s2mm_aclk))
						((scndry_resetn)(s2mm_prmry_resetn))
						((scndry_out)(s2mm_fsize_more_or_sof_late))
						((scndry_vect_out)(_open))
					)
				)
			)
			(_generate GEN_FOR_SYNC_FLUSH_SOF 0 73253(_if 743)
				(_object
					(_prcs
						(line__73255(_arch 223 0 73255(_assignment(_alias((s2mm_dmasr_halted_s)(s2mm_dmasr(0))))(_simpleassign BUF)(_trgt(433))(_sens(237(0))))))
						(line__73256(_arch 224 0 73256(_assignment(_alias((s2mm_prmtr_updt_complete_s)(s2mm_prmtr_or_tail_ptr_updt_complete)))(_simpleassign BUF)(_trgt(432))(_sens(431)))))
						(line__73257(_arch 225 0 73257(_assignment(_alias((s2mm_fsize_more_or_sof_late)(s2mm_fsize_more_or_sof_late_s)))(_simpleassign BUF)(_trgt(386))(_sens(385)))))
					)
				)
				(_part (237(0))
				)
			)
			(_object
				(_sig(_int s2mm_fsize_less_err_flag_10 -3 0 72729(_arch(_uni((i 2))))))
				(_sig(_int s2mm_fsize_less_err_flag_00_01 -3 0 72730(_arch(_uni((i 2))))))
				(_sig(_int s_axis_s2mm_tuser_d1 -3 0 72731(_arch(_uni((i 2))))))
				(_sig(_int s2mm_tuser_to_fsync_out -3 0 72732(_arch(_uni((i 2))))))
				(_sig(_int d_tready_sof_late -3 0 72733(_arch(_uni((i 2))))))
				(_sig(_int d_tready_sof_late_cmb -3 0 72734(_arch(_uni((i 2))))))
				(_sig(_int s2mm_sof_late_err -3 0 72735(_arch(_uni((i 2))))))
				(_sig(_int s2mm_prmtr_or_tail_ptr_updt_complete -3 0 72737(_arch(_uni((i 2))))))
				(_sig(_int s2mm_prmtr_updt_complete_s -3 0 72738(_arch(_uni((i 2))))))
				(_sig(_int s2mm_dmasr_halted_s -3 0 72739(_arch(_uni((i 2))))))
				(_sig(_int d_tready_before_fsync_clr_flag1 -3 0 72740(_arch(_uni((i 2))))))
				(_sig(_int d_tready_before_fsync -3 0 72741(_arch(_uni((i 2))))))
				(_sig(_int d_tready_before_fsync_cmb -3 0 72742(_arch(_uni((i 2))))))
				(_sig(_int d_tready_after_prmtr_updt -3 0 72744(_arch(_uni((i 2))))))
				(_sig(_int d_tready_after_prmtr_updt_clrd_till_reset -3 0 72745(_arch(_uni((i 2))))))
				(_sig(_int d_tready_after_prmtr_updt_clrd -3 0 72746(_arch(_uni((i 2))))))
				(_sig(_int d_tready_sof_late_prmtr_updt -3 0 72747(_arch(_uni((i 2))))))
				(_sig(_int d_tready_after_prmtr_updt_clrd_cmb -3 0 72748(_arch(_uni((i 2))))))
				(_sig(_int s2mm_sof_late_err_prmtr_updt -3 0 72749(_arch(_uni((i 2))))))
				(_type(_int ~NATURAL~range~1~downto~0~1333 0 72751(_scalar (_dto i 1 i 0))))
				(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1334 0 72751(_array -3((_dto i 1 i 0)))))
				(_sig(_int s2mm_fsync_src_select_s_d1 143 0 72751(_arch(_uni((_others(i 2)))))))
				(_sig(_int s2mm_dummy_tready_fsync_src_sel_00_or_01 -3 0 72754(_arch(_uni((i 2))))))
				(_sig(_int s2mm_dummy_tready_fsync_src_sel_10 -3 0 72755(_arch(_uni((i 2))))))
				(_sig(_int d_tready_before_fsync_clr_flag1_sel_00_01 -3 0 72758(_arch(_uni((i 2))))))
				(_sig(_int d_tready_before_fsync_clrd_sel_00_01 -3 0 72759(_arch(_uni((i 2))))))
				(_sig(_int d_tready_before_fsync_clr_sel_00_01 -3 0 72760(_arch(_uni((i 2))))))
				(_sig(_int d_tready_before_fsync_sel_00_01 -3 0 72761(_arch(_uni((i 2))))))
				(_sig(_int d_tready_before_fsync_cmb_sel_00_01 -3 0 72762(_arch(_uni((i 2))))))
				(_sig(_int d_tready_after_vcount_sel_00_01 -3 0 72763(_arch(_uni((i 2))))))
				(_sig(_int after_vcount_flag_sel_00_01 -3 0 72764(_arch(_uni((i 2))))))
				(_sig(_int d_tready_after_fsize_less_err_flag_00_01 -3 0 72765(_arch(_uni((i 2))))))
				(_sig(_int d_tready_after_fsize_less_err_00_01 -3 0 72766(_arch(_uni((i 2))))))
				(_sig(_int s2mm_fsize_less_err_internal_tvalid_gating_10 -3 0 72767(_arch(_uni((i 2))))))
				(_sig(_int s2mm_fsize_less_err_internal_tvalid_gating_00_01 -3 0 72768(_arch(_uni((i 2))))))
				(_prcs
					(line__72773(_arch 190 0 72773(_assignment(_alias((no_fsync_before_vsize_sel_00_01)(d_tready_before_fsync_clr_flag1_sel_00_01)))(_simpleassign BUF)(_trgt(423))(_sens(446)))))
					(line__72785(_arch 191 0 72785(_assignment(_trgt(214))(_sens(378)(390)))))
					(line__72786(_arch 192 0 72786(_assignment(_trgt(391))(_sens(319)(378)(384)))))
					(line__72859(_arch 198 0 72859(_assignment(_trgt(445))(_sens(429)(436)))))
					(line__72862(_arch 199 0 72862(_assignment(_trgt(429))(_sens(376)(378)(427)(428)))))
					(TUSER_TO_FSYNC_OUT_FLAG(_arch 200 0 72864(_prcs(_trgt(427))(_sens(5)(104)(346))(_dssslsensitivity 1)(_read(376)(434)))))
					(line__72875(_arch 201 0 72875(_assignment(_trgt(455))(_sens(376)(424)))))
					(FSIZE_LESS_ERR_FLAG_10(_arch 202 0 72879(_prcs(_trgt(424))(_sens(5)(104)(376))(_dssslsensitivity 1)(_read(382)))))
					(TOP_TUSER_RE_PROCESS(_arch 203 0 72891(_prcs(_trgt(426))(_sens(5)(104)(389(0))(390))(_dssslsensitivity 1))))
					(line__72902(_arch 204 0 72902(_assignment(_trgt(376))(_sens(389(0))(390)(426)))))
					(SOF_LATE_ERR_PULSE_PROCESS(_arch 205 0 72905(_prcs(_trgt(428)(430))(_sens(5)(104)(378)(430)(434))(_dssslsensitivity 1)(_read(389(0))(390)(455)))))
					(line__72925(_arch 206 0 72925(_assignment(_trgt(436))(_sens(434)(435)))))
					(GEN_D_TREADY_BEFORE_FSYNC(_arch 207 0 72931(_prcs(_trgt(435))(_sens(5)(434))(_dssslsensitivity 1)(_read(104)(433)))))
					(VALID_PRM_UPDT_FLAG_10(_arch 208 0 72947(_prcs(_trgt(434))(_sens(5)(104)(433))(_dssslsensitivity 1)(_read(432)))))
					(line__72965(_arch 209 0 72965(_assignment(_trgt(444))(_sens(450)(451)(454)))))
					(line__72970(_arch 210 0 72970(_assignment(_trgt(454))(_sens(374)(377)(453)))))
					(TREADY_AFTER_FSIZE_LESS_ERR_FLAG_00_01(_arch 211 0 72975(_prcs(_trgt(453))(_sens(5)(104)(374)(377))(_dssslsensitivity 1)(_read(382)))))
					(line__72990(_arch 212 0 72990(_assignment(_trgt(451))(_sens(373)(377)(452)))))
					(REG_S2MM_FSYNC_TO_FSYNC_OUT_FLAG_00_01(_arch 213 0 72993(_prcs(_trgt(452))(_sens(5)(104)(373)(377))(_dssslsensitivity 1)(_read(381)))))
					(line__73009(_arch 214 0 73009(_assignment(_trgt(450))(_sens(448)(449)))))
					(GEN_D_TREADY_BEFORE_FSYNC_00_01(_arch 215 0 73015(_prcs(_trgt(449))(_sens(5)(377)(446))(_dssslsensitivity 1)(_read(104)))))
					(line__73029(_arch 216 0 73029(_assignment(_trgt(448))(_sens(377)(446)(447)))))
					(REG_INITIAL_FRM_FLAG_00_01(_arch 217 0 73034(_prcs(_trgt(447))(_sens(5)(104)(433))(_dssslsensitivity 1)(_read(377)(446)))))
					(VALID_PRM_UPDT_FLAG_00_01(_arch 218 0 73046(_prcs(_trgt(446))(_sens(5)(104)(433))(_dssslsensitivity 1)(_read(432)))))
					(line__73060(_arch 219 0 73060(_assignment(_trgt(456))(_sens(377)(425)))))
					(FSIZE_LESS_ERR_FLAG_00_01(_arch 220 0 73063(_prcs(_trgt(425))(_sens(5)(104)(377))(_dssslsensitivity 1)(_read(382)))))
				)
			)
			(_part (389(0))
			)
		)
		(_generate GEN_FLUSH_NO_SOF_TREADY 0 73278(_if 744)
			(_object
				(_prcs
					(line__73290(_arch 226 0 73290(_assignment(_alias((s_axis_s2mm_tvalid_int)(s_axis_s2mm_tvalid_signal)))(_simpleassign BUF)(_trgt(214))(_sens(390)))))
					(line__73291(_arch 227 0 73291(_assignment(_alias((s_axis_s2mm_tready_signal)(s_axis_s2mm_tready_i_axis_dw_conv)))(_simpleassign BUF)(_trgt(391))(_sens(319)))))
					(line__73292(_arch 228 0 73292(_assignment(_alias((s2mm_dummy_tready)(_string \"0"\)))(_trgt(384)))))
					(line__73293(_arch 229 0 73293(_assignment(_alias((s2mm_fsize_less_err_internal_tvalid_gating)(_string \"0"\)))(_trgt(383)))))
				)
			)
		)
		(_generate GEN_NO_FLUSH_TREADY 0 73297(_if 745)
			(_object
				(_prcs
					(line__73308(_arch 230 0 73308(_assignment(_alias((s2mm_fsize_less_err_internal_tvalid_gating)(_string \"0"\)))(_trgt(383)))))
					(line__73310(_arch 231 0 73310(_assignment(_alias((s_axis_s2mm_tvalid_int)(s_axis_s2mm_tvalid_signal)))(_simpleassign BUF)(_trgt(214))(_sens(390)))))
					(line__73311(_arch 232 0 73311(_assignment(_alias((s_axis_s2mm_tready_signal)(s_axis_s2mm_tready_i_axis_dw_conv)))(_simpleassign BUF)(_trgt(391))(_sens(319)))))
					(line__73312(_arch 233 0 73312(_assignment(_alias((s2mm_dummy_tready)(_string \"0"\)))(_trgt(384)))))
				)
			)
		)
		(_generate GEN_AXIS_S2MM_DWIDTH_CONV 0 73322(_if 746)
			(_generate S2MM_TUSER_CNCT 0 73337(_for 148 )
				(_object
					(_cnst(_int i 148 0 73337(_arch)))
					(_prcs
						(line__73340(_arch 234 0 73340(_assignment(_trgt(458(_object 147)))(_sens(389(0))))))
					)
				)
				(_part (389(0))
				)
			)
			(_inst AXIS_S2MM_DWIDTH_CONVERTER_I 0 73350(_ent . axi_vdma_s2mm_axis_dwidth_converter)
				(_gen
					((C_S_AXIS_S2MM_TDATA_WIDTH_CALCULATED)(_code 747))
					((C_S_AXIS_S2MM_TDATA_WIDTH)(_code 748))
					((C_S_AXIS_S2MM_TDATA_WIDTH_div_by_8)(_code 749))
					((C_S_AXIS_S2MM_TDATA_WIDTH_CALCULATED_div_by_8)(_code 750))
					((C_S2MM_SOF_ENABLE)(_code 751))
					((ENABLE_FLUSH_ON_FSYNC)(_code 752))
					((C_AXIS_TID_WIDTH)(_code 753))
					((C_AXIS_TDEST_WIDTH)(_code 754))
					((C_FAMILY)(_code 755))
				)
				(_port
					((ACLK)(s_axis_s2mm_aclk))
					((ARESETN)(s2mm_axis_linebuf_reset_out))
					((ACLKEN)(_code 756))
					((s2mm_fsize_less_err_internal_tvalid_gating)(s2mm_fsize_less_err_internal_tvalid_gating))
					((fsync_out)(s2mm_fsync_out_i))
					((crnt_vsize_d2)(s2mm_crnt_vsize_d2))
					((chnl_ready_dwidth)(s2mm_chnl_ready))
					((strm_not_finished_dwidth)(s2mm_strm_not_finished))
					((strm_all_lines_rcvd_dwidth)(s2mm_strm_all_lines_rcvd))
					((all_vount_rcvd_dwidth)(s2mm_all_vount_rcvd))
					((S_AXIS_TVALID)(s_axis_s2mm_tvalid_int))
					((S_AXIS_TREADY)(s_axis_s2mm_tready_i_axis_dw_conv))
					((S_AXIS_TDATA)(s_axis_s2mm_tdata_signal(_range 757)))
					((S_AXIS_TSTRB)(s_axis_s2mm_tkeep_signal(_range 758)))
					((S_AXIS_TKEEP)(s_axis_s2mm_tkeep_signal(_range 759)))
					((S_AXIS_TLAST)(s_axis_s2mm_tlast_signal))
					((S_AXIS_TID)(_code 760))
					((S_AXIS_TDEST)(_code 761))
					((S_AXIS_TUSER)(s_axis_s2mm_dwidth_tuser(_range 762)))
					((M_AXIS_TVALID)(s_axis_s2mm_tvalid_i))
					((M_AXIS_TREADY)(s_axis_s2mm_tready_i))
					((M_AXIS_TDATA)(s_axis_s2mm_tdata_i(_range 763)))
					((M_AXIS_TSTRB)(_open))
					((M_AXIS_TKEEP)(s_axis_s2mm_tkeep_i(_range 764)))
					((M_AXIS_TLAST)(s_axis_s2mm_tlast_i))
					((M_AXIS_TID)(_open))
					((M_AXIS_TDEST)(_open))
					((M_AXIS_TUSER)(s_axis_s2mm_dwidth_tuser_i(_range 765)))
				)
			)
			(_object
				(_cnst(_int C_S_AXIS_S2MM_TDATA_WIDTH_CALCULATED_div_by_8 -2 0 73324(_arch gms(_code 766))))
				(_cnst(_int C_S_AXIS_S2MM_TDATA_WIDTH_div_by_8 -2 0 73325(_arch gms(_code 767))))
				(_type(_int ~NATURAL~range~C_S_AXIS_S2MM_TDATA_WIDTH_CALCULATED_div_by_8-1~downto~0~13 0 73328(_scalar (_dto c 768 i 0))))
				(_type(_int ~STD_LOGIC_VECTOR{C_S_AXIS_S2MM_TDATA_WIDTH_CALCULATED_div_by_8-1~downto~0}~13 0 73327(_array -3((_dto c 769 i 0)))))
				(_sig(_int s_axis_s2mm_dwidth_tuser_i 145 0 73327(_arch(_uni((_others(i 2)))))))
				(_type(_int ~NATURAL~range~C_S_AXIS_S2MM_TDATA_WIDTH_div_by_8-1~downto~0~13 0 73331(_scalar (_dto c 770 i 0))))
				(_type(_int ~STD_LOGIC_VECTOR{C_S_AXIS_S2MM_TDATA_WIDTH_div_by_8-1~downto~0}~13 0 73330(_array -3((_dto c 771 i 0)))))
				(_sig(_int s_axis_s2mm_dwidth_tuser 147 0 73330(_arch(_uni((_others(i 2)))))))
				(_type(_int ~INTEGER~range~0~to~C_S_AXIS_S2MM_TDATA_WIDTH_div_by_8-1~13 0 73337(_scalar (_to i 0 c 772))))
				(_prcs
					(line__73348(_arch 235 0 73348(_assignment(_trgt(212(_range 773)))(_sens(457(_range 774)))(_read(457(_range 775))))))
				)
			)
		)
		(_generate GEN_NO_AXIS_S2MM_DWIDTH_CONV_NO_FLUSH_SOF 0 73406(_if 776)
			(_object
				(_prcs
					(line__73410(_arch 236 0 73410(_assignment(_alias((s_axis_s2mm_tvalid_i)(s_axis_s2mm_tvalid_int)))(_simpleassign BUF)(_trgt(213))(_sens(214)))))
					(line__73411(_arch 237 0 73411(_assignment(_trgt(210))(_sens(387)))))
					(line__73412(_arch 238 0 73412(_assignment(_trgt(211))(_sens(388)))))
					(line__73413(_arch 239 0 73413(_assignment(_alias((s_axis_s2mm_tlast_i)(s_axis_s2mm_tlast_signal)))(_simpleassign BUF)(_trgt(215))(_sens(392)))))
					(line__73414(_arch 240 0 73414(_assignment(_trgt(212))(_sens(389)))))
					(line__73415(_arch 241 0 73415(_assignment(_alias((s_axis_s2mm_tready_i_axis_dw_conv)(s_axis_s2mm_tready_i)))(_simpleassign BUF)(_trgt(319))(_sens(318)))))
					(line__73418(_arch 242 0 73418(_assignment(_alias((s2mm_chnl_ready)(_string \"0"\)))(_trgt(378)))))
					(line__73419(_arch 243 0 73419(_assignment(_alias((s2mm_strm_not_finished)(_string \"0"\)))(_trgt(379)))))
					(line__73420(_arch 244 0 73420(_assignment(_alias((s2mm_strm_all_lines_rcvd)(_string \"0"\)))(_trgt(380)))))
					(line__73421(_arch 245 0 73421(_assignment(_alias((s2mm_all_vount_rcvd)(_string \"0"\)))(_trgt(381)))))
				)
			)
		)
		(_generate GEN_NO_AXIS_S2MM_DWIDTH_CONV 0 73431(_if 777)
			(_object
				(_type(_int ~NATURAL~range~255~downto~0~13 0 73433(_scalar (_dto i 255 i 0))))
				(_type(_int ~STD_LOGIC_VECTOR{255~downto~0}~13 0 73433(_array -3((_dto i 255 i 0)))))
				(_cnst(_int ZERO_VALUE 150 0 73433(_arch((_others(i 2))))))
				(_type(_int ~NATURAL~range~VSIZE_DWIDTH-1~downto~0~1346 0 73436(_scalar (_dto i 12 i 0))))
				(_type(_int ~STD_LOGIC_VECTOR{VSIZE_DWIDTH-1~downto~0}~1347 0 73436(_array -3((_dto i 12 i 0)))))
				(_cnst(_int VSIZE_ONE_VALUE 152 0 73436(_arch gms(_code 778))))
				(_type(_int ~NATURAL~range~VSIZE_DWIDTH-1~downto~0~1348 0 73439(_scalar (_dto i 12 i 0))))
				(_type(_int ~STD_LOGIC_VECTOR{VSIZE_DWIDTH-1~downto~0}~1349 0 73439(_array -3((_dto i 12 i 0)))))
				(_cnst(_int VSIZE_ZERO_VALUE 154 0 73439(_arch((_others(i 2))))))
				(_sig(_int chnl_ready_no_dwidth -3 0 73443(_arch(_uni((i 2))))))
				(_sig(_int strm_not_finished_no_dwidth -3 0 73444(_arch(_uni((i 2))))))
				(_sig(_int strm_all_lines_rcvd_no_dwidth -3 0 73445(_arch(_uni((i 2))))))
				(_sig(_int decr_vcount_no_dwidth -3 0 73446(_arch(_uni((i 2))))))
				(_type(_int ~NATURAL~range~VSIZE_DWIDTH-1~downto~0~1350 0 73447(_scalar (_dto i 12 i 0))))
				(_type(_int ~STD_LOGIC_VECTOR{VSIZE_DWIDTH-1~downto~0}~1351 0 73447(_array -3((_dto i 12 i 0)))))
				(_sig(_int vsize_counter_no_dwidth 156 0 73447(_arch(_uni((_others(i 2)))))))
				(_sig(_int all_vount_rcvd_no_dwidth -3 0 73449(_arch(_uni((i 2))))))
				(_prcs
					(line__73456(_arch 246 0 73456(_assignment(_alias((s_axis_s2mm_tvalid_i)(s_axis_s2mm_tvalid_int)))(_simpleassign BUF)(_trgt(213))(_sens(214)))))
					(line__73457(_arch 247 0 73457(_assignment(_trgt(210))(_sens(387)))))
					(line__73458(_arch 248 0 73458(_assignment(_trgt(211))(_sens(388)))))
					(line__73459(_arch 249 0 73459(_assignment(_alias((s_axis_s2mm_tlast_i)(s_axis_s2mm_tlast_signal)))(_simpleassign BUF)(_trgt(215))(_sens(392)))))
					(line__73460(_arch 250 0 73460(_assignment(_trgt(212))(_sens(389)))))
					(line__73461(_arch 251 0 73461(_assignment(_alias((s_axis_s2mm_tready_i_axis_dw_conv)(s_axis_s2mm_tready_i)))(_simpleassign BUF)(_trgt(319))(_sens(318)))))
					(line__73465(_arch 252 0 73465(_assignment(_trgt(462))(_sens(214)(319)(392)))))
					(NO_DWIDTH_VERT_COUNTER(_arch 253 0 73472(_prcs(_simple)(_trgt(459)(460)(461)(463)(464))(_sens(5))(_read(100)(346)(371)(383)(462)(463)))))
					(line__73515(_arch 254 0 73515(_assignment(_alias((s2mm_chnl_ready)(chnl_ready_no_dwidth)))(_simpleassign BUF)(_trgt(378))(_sens(459)))))
					(line__73516(_arch 255 0 73516(_assignment(_alias((s2mm_strm_not_finished)(strm_not_finished_no_dwidth)))(_simpleassign BUF)(_trgt(379))(_sens(460)))))
					(line__73517(_arch 256 0 73517(_assignment(_alias((s2mm_strm_all_lines_rcvd)(strm_all_lines_rcvd_no_dwidth)))(_simpleassign BUF)(_trgt(380))(_sens(461)))))
					(line__73519(_arch 257 0 73519(_assignment(_alias((s2mm_all_vount_rcvd)(all_vount_rcvd_no_dwidth)))(_simpleassign BUF)(_trgt(381))(_sens(464)))))
				)
			)
		)
		(_inst S2MM_REGISTER_MODULE_I 0 73531(_ent . axi_vdma_reg_module)
			(_gen
				((C_TOTAL_NUM_REGISTER)(_code 779))
				((C_INCLUDE_SG)(_code 780))
				((C_CHANNEL_IS_MM2S)(_code 781))
				((C_ENABLE_FLUSH_ON_FSYNC)(_code 782))
				((C_ENABLE_VIDPRMTR_READS)(_code 783))
				((C_INTERNAL_GENLOCK_ENABLE)(_code 784))
				((C_DYNAMIC_RESOLUTION)(_code 785))
				((C_ENABLE_DEBUG_ALL)(_code 786))
				((C_ENABLE_DEBUG_INFO_0)(_code 787))
				((C_ENABLE_DEBUG_INFO_1)(_code 788))
				((C_ENABLE_DEBUG_INFO_2)(_code 789))
				((C_ENABLE_DEBUG_INFO_3)(_code 790))
				((C_ENABLE_DEBUG_INFO_4)(_code 791))
				((C_ENABLE_DEBUG_INFO_5)(_code 792))
				((C_ENABLE_DEBUG_INFO_6)(_code 793))
				((C_ENABLE_DEBUG_INFO_7)(_code 794))
				((C_ENABLE_DEBUG_INFO_8)(_code 795))
				((C_ENABLE_DEBUG_INFO_9)(_code 796))
				((C_ENABLE_DEBUG_INFO_10)(_code 797))
				((C_ENABLE_DEBUG_INFO_11)(_code 798))
				((C_ENABLE_DEBUG_INFO_12)(_code 799))
				((C_ENABLE_DEBUG_INFO_13)(_code 800))
				((C_ENABLE_DEBUG_INFO_14)(_code 801))
				((C_ENABLE_DEBUG_INFO_15)(_code 802))
				((C_ENABLE_VERT_FLIP)(_code 803))
				((C_NUM_FSTORES)(_code 804))
				((C_NUM_FSTORES_64)(_code 805))
				((C_LINEBUFFER_THRESH)(_code 806))
				((C_GENLOCK_MODE)(_code 807))
				((C_S_AXI_LITE_ADDR_WIDTH)(_code 808))
				((C_S_AXI_LITE_DATA_WIDTH)(_code 809))
				((C_M_AXI_SG_ADDR_WIDTH)(_code 810))
				((C_M_AXI_ADDR_WIDTH)(_code 811))
			)
			(_port
				((prmry_aclk)(m_axi_s2mm_aclk))
				((prmry_resetn)(s2mm_prmry_resetn))
				((axi2ip_wrce)(s2mm_axi2ip_wrce))
				((axi2ip_wrdata)(s2mm_axi2ip_wrdata))
				((axi2ip_rdaddr)(s2mm_axi2ip_rdaddr))
				((axi2ip_rden)(_code 812))
				((ip2axi_rddata)(s2mm_ip2axi_rddata))
				((ip2axi_rddata_valid)(_open))
				((ip2axi_frame_ptr_ref)(s2mm_ip2axi_frame_ptr_ref))
				((ip2axi_frame_store)(s2mm_ip2axi_frame_store))
				((ip2axi_introut)(s2mm_ip2axi_introut))
				((soft_reset)(s2mm_soft_reset))
				((soft_reset_clr)(s2mm_soft_reset_clr))
				((stop)(s2mm_stop))
				((halted_clr)(s2mm_halted_clr))
				((halted_set)(s2mm_halted_set))
				((idle_set)(s2mm_idle_set))
				((idle_clr)(s2mm_idle_clr))
				((dma_interr_set)(s2mm_dma_interr_set))
				((dma_interr_set_minus_frame_errors)(s2mm_dma_interr_set_minus_frame_errors))
				((dma_slverr_set)(s2mm_dma_slverr_set))
				((dma_decerr_set)(s2mm_dma_decerr_set))
				((fsize_mismatch_err)(s2mm_fsize_mismatch_err))
				((lsize_mismatch_err)(s2mm_lsize_mismatch_err))
				((lsize_more_mismatch_err)(s2mm_lsize_more_mismatch_err))
				((s2mm_fsize_more_or_sof_late)(s2mm_fsize_more_or_sof_late))
				((ioc_irq_set)(s2mm_ioc_irq_set))
				((dly_irq_set)(s2mm_dly_irq_set))
				((irqdelay_status)(s2mm_irqdelay_status))
				((irqthresh_status)(s2mm_irqthresh_status))
				((frame_sync)(s2mm_frame_sync))
				((fsync_mask)(s2mm_mask_fsync_out))
				((ftch_slverr_set)(s2mm_ftch_slverr_set))
				((ftch_decerr_set)(s2mm_ftch_decerr_set))
				((new_curdesc_wren)(s2mm_new_curdesc_wren))
				((new_curdesc)(s2mm_new_curdesc))
				((update_frmstore)(s2mm_update_frmstore))
				((new_frmstr)(s2mm_frame_number))
				((tstvect_fsync)(s2mm_tstvect_fsync))
				((valid_frame_sync)(s2mm_valid_frame_sync))
				((irqthresh_rstdsbl)(s2mm_irqthresh_rstdsbl))
				((dlyirq_dsble)(s2mm_dlyirq_dsble))
				((irqthresh_wren)(s2mm_irqthresh_wren))
				((irqdelay_wren)(s2mm_irqdelay_wren))
				((tailpntr_updated)(s2mm_tailpntr_updated))
				((reg_index)(s2mm_reg_index))
				((dmacr)(s2mm_dmacr))
				((dmasr)(s2mm_dmasr))
				((curdesc)(s2mm_curdesc))
				((taildesc)(s2mm_taildesc))
				((num_frame_store)(s2mm_num_frame_store))
				((linebuf_threshold)(s2mm_linebuf_threshold))
				((regdir_idle)(s2mm_regdir_idle))
				((prmtr_updt_complete)(s2mm_prmtr_updt_complete))
				((reg_module_vsize)(s2mm_reg_module_vsize))
				((reg_module_hsize)(s2mm_reg_module_hsize))
				((reg_module_stride)(s2mm_reg_module_stride))
				((reg_module_frmdly)(s2mm_reg_module_frmdly))
				((reg_module_strt_addr)(s2mm_reg_module_strt_addr))
				((vflip)(s2mm_vflip))
				((frmstr_err_addr)(s2mm_frmstr_err_addr))
				((ftch_err_addr)(s2mm_ftch_err_addr))
			)
		)
		(_generate S2MMADDR32 0 73652(_if 813)
			(_inst I_S2MM_DMA_MNGR 0 73658(_ent . axi_vdma_mngr)
				(_gen
					((C_PRMRY_IS_ACLK_ASYNC)(_code 814))
					((C_PRMY_CMDFIFO_DEPTH)(_code 815))
					((C_INCLUDE_SF)(_code 816))
					((C_USE_FSYNC)(_code 817))
					((C_ENABLE_DEBUG_ALL)(_code 818))
					((C_ENABLE_DEBUG_INFO_0)(_code 819))
					((C_ENABLE_DEBUG_INFO_1)(_code 820))
					((C_ENABLE_DEBUG_INFO_2)(_code 821))
					((C_ENABLE_DEBUG_INFO_3)(_code 822))
					((C_ENABLE_DEBUG_INFO_4)(_code 823))
					((C_ENABLE_DEBUG_INFO_5)(_code 824))
					((C_ENABLE_DEBUG_INFO_6)(_code 825))
					((C_ENABLE_DEBUG_INFO_7)(_code 826))
					((C_ENABLE_DEBUG_INFO_8)(_code 827))
					((C_ENABLE_DEBUG_INFO_9)(_code 828))
					((C_ENABLE_DEBUG_INFO_10)(_code 829))
					((C_ENABLE_DEBUG_INFO_11)(_code 830))
					((C_ENABLE_DEBUG_INFO_12)(_code 831))
					((C_ENABLE_DEBUG_INFO_13)(_code 832))
					((C_ENABLE_DEBUG_INFO_14)(_code 833))
					((C_ENABLE_DEBUG_INFO_15)(_code 834))
					((C_ENABLE_VERT_FLIP)(_code 835))
					((C_ENABLE_FLUSH_ON_FSYNC)(_code 836))
					((C_NUM_FSTORES)(_code 837))
					((C_GENLOCK_MODE)(_code 838))
					((C_GENLOCK_NUM_MASTERS)(_code 839))
					((C_DYNAMIC_RESOLUTION)(_code 840))
					((C_INTERNAL_GENLOCK_ENABLE)(_code 841))
					((C_EXTEND_DM_COMMAND)(_code 842))
					((C_INCLUDE_SG)(_code 843))
					((C_M_AXI_SG_ADDR_WIDTH)(_code 844))
					((C_M_AXIS_SG_TDATA_WIDTH)(_code 845))
					((C_M_AXI_ADDR_WIDTH)(_code 846))
					((C_DM_STATUS_WIDTH)(_code 847))
					((C_S2MM_SOF_ENABLE)(_code 848))
					((C_MM2S_SOF_ENABLE)(_code 849))
					((C_INCLUDE_MM2S)(_code 850))
					((C_INCLUDE_S2MM)(_code 851))
					((C_SELECT_XPM)(_code 852))
					((C_FAMILY)(_code 853))
				)
				(_port
					((prmry_aclk)(m_axi_s2mm_aclk))
					((prmry_resetn)(s2mm_prmry_resetn))
					((soft_reset)(s2mm_soft_reset))
					((scndry_aclk)(s_axis_s2mm_aclk))
					((scndry_resetn)(s2mm_axis_resetn))
					((vflip_mngr)(s2mm_vflip))
					((run_stop)(s2mm_dmacr(0)))
					((dmasr_halt)(s2mm_dmasr(0)))
					((dmacr_repeat_en)(s2mm_dmacr(15)))
					((sync_enable)(s2mm_dmacr(3)))
					((regdir_idle)(s2mm_regdir_idle))
					((ftch_idle)(s2mm_ftch_idle))
					((halt)(s2mm_halt))
					((halt_cmplt)(s2mm_halt_cmplt))
					((halted_clr)(s2mm_halted_clr))
					((halted_set)(s2mm_halted_set))
					((idle_set)(s2mm_idle_set))
					((idle_clr)(s2mm_idle_clr))
					((chnl_current_frame)(s2mm_chnl_current_frame))
					((genlock_pair_frame)(s2mm_genlock_pair_frame))
					((frame_number)(s2mm_frame_number))
					((new_curdesc)(s2mm_new_curdesc))
					((new_curdesc_wren)(s2mm_new_curdesc_wren))
					((stop)(s2mm_stop))
					((all_idle)(s2mm_all_idle))
					((cmdsts_idle)(s2mm_cmdsts_idle))
					((ftchcmdsts_idle)(s2mm_ftchcmdsts_idle))
					((fsize_mismatch_err_flag)(s2mm_fsize_mismatch_err_flag))
					((fsize_mismatch_err)(s2mm_fsize_mismatch_err))
					((lsize_mismatch_err)(s2mm_lsize_mismatch_err))
					((lsize_more_mismatch_err)(s2mm_lsize_more_mismatch_err))
					((s2mm_fsize_mismatch_err_s)(s2mm_fsize_mismatch_err_s))
					((mm2s_fsize_mismatch_err_s)(_code 854))
					((mm2s_fsize_mismatch_err_m)(_code 855))
					((prmtr_updt_complete)(s2mm_prmtr_updt_complete))
					((reg_module_vsize)(s2mm_reg_module_vsize))
					((reg_module_hsize)(s2mm_reg_module_hsize))
					((reg_module_stride)(s2mm_reg_module_stride))
					((reg_module_frmdly)(s2mm_reg_module_frmdly))
					((reg_module_strt_addr)(s2mm_reg_module_strt_addr))
					((mstr_pntr_ref)(s2mm_dmacr(d_11_8)))
					((genlock_select)(s2mm_dmacr(7)))
					((frame_ptr_ref)(s2mm_ip2axi_frame_ptr_ref))
					((frame_ptr_in)(s2mm_s_frame_ptr_in))
					((frame_ptr_out)(s2mm_m_frame_ptr_out))
					((internal_frame_ptr_in)(mm2s_to_s2mm_frame_ptr_in))
					((update_frmstore)(s2mm_update_frmstore))
					((frmstr_err_addr)(s2mm_frmstr_err_addr))
					((valid_frame_sync)(s2mm_valid_frame_sync))
					((valid_frame_sync_cmb)(s2mm_valid_frame_sync_cmb))
					((valid_video_prmtrs)(s2mm_valid_video_prmtrs))
					((parameter_update)(s2mm_parameter_update))
					((tailpntr_updated)(s2mm_tailpntr_updated))
					((frame_sync)(s2mm_frame_sync))
					((circular_prk_mode)(s2mm_dmacr(1)))
					((line_buffer_empty)(_code 856))
					((dwidth_fifo_pipe_empty)(_code 857))
					((crnt_vsize)(s2mm_crnt_vsize))
					((num_frame_store)(s2mm_num_frame_store))
					((all_lines_xfred)(s2mm_all_lines_xfred))
					((all_lasts_rcvd)(all_lasts_rcvd))
					((s2mm_strm_all_lines_rcvd)(s2mm_strm_all_lines_rcvd))
					((drop_fsync_d_pulse_gen_fsize_less_err)(drop_fsync_d_pulse_gen_fsize_less_err))
					((s2mm_fsize_more_or_sof_late)(s2mm_fsize_more_or_sof_late))
					((s2mm_dmasr_lsize_less_err)(s2mm_dmasr(8)))
					((s2mm_fsync_core)(s2mm_fsync_core))
					((s2mm_fsync_out_m)(s2mm_fsync_out_m_i))
					((mm2s_fsync_out_m)(_code 858))
					((capture_hsize_at_uf_err)(s2mm_capture_hsize_at_uf_err_sig))
					((tstvect_err)(s2mm_tstvect_err))
					((tstvect_fsync)(s2mm_tstvect_fsync))
					((tstvect_frame)(s2mm_tstvect_frame))
					((tstvect_frm_ptr_out)(s2mm_tstvect_frm_ptr_out))
					((mstrfrm_tstsync_out)(s2mm_mstrfrm_tstsync))
					((packet_sof)(s2mm_packet_sof))
					((dma_interr_set_minus_frame_errors)(s2mm_dma_interr_set_minus_frame_errors))
					((dma_interr_set)(s2mm_dma_interr_set))
					((dma_slverr_set)(s2mm_dma_slverr_set))
					((dma_decerr_set)(s2mm_dma_decerr_set))
					((m_axis_ftch_tdata)(m_axis_s2mm_ftch_tdata))
					((m_axis_ftch_tvalid)(m_axis_s2mm_ftch_tvalid))
					((m_axis_ftch_tready)(m_axis_s2mm_ftch_tready))
					((m_axis_ftch_tlast)(m_axis_s2mm_ftch_tlast))
					((s_axis_cmd_tvalid)(s_axis_s2mm_cmd_tvalid))
					((s_axis_cmd_tready)(s_axis_s2mm_cmd_tready))
					((s_axis_cmd_tdata)(s_axis_s2mm_cmd_tdata))
					((m_axis_sts_tvalid)(m_axis_s2mm_sts_tvalid))
					((m_axis_sts_tready)(m_axis_s2mm_sts_tready))
					((m_axis_sts_tdata)(m_axis_s2mm_sts_tdata))
					((m_axis_sts_tkeep)(m_axis_s2mm_sts_tkeep))
					((err)(s2mm_err))
					((ftch_err)(s2mm_ftch_err))
				)
			)
		)
		(_generate S2MMADDR64 0 73829(_if 859)
			(_generate S2MM_FSTORES64 0 73832(_for 157 )
				(_object
					(_cnst(_int i 157 0 73832(_arch)))
					(_prcs
						(line__73835(_arch 258 0 73835(_assignment(_trgt(272(_object 151)))(_sens(271(_index 860))(271(_index 861)))(_read(271(_index 862))(271(_index 863))))))
					)
				)
			)
			(_inst I_S2MM_DMA_MNGR 0 73842(_ent . axi_vdma_mngr_64)
				(_gen
					((C_PRMRY_IS_ACLK_ASYNC)(_code 864))
					((C_PRMY_CMDFIFO_DEPTH)(_code 865))
					((C_INCLUDE_SF)(_code 866))
					((C_USE_FSYNC)(_code 867))
					((C_ENABLE_DEBUG_ALL)(_code 868))
					((C_ENABLE_DEBUG_INFO_0)(_code 869))
					((C_ENABLE_DEBUG_INFO_1)(_code 870))
					((C_ENABLE_DEBUG_INFO_2)(_code 871))
					((C_ENABLE_DEBUG_INFO_3)(_code 872))
					((C_ENABLE_DEBUG_INFO_4)(_code 873))
					((C_ENABLE_DEBUG_INFO_5)(_code 874))
					((C_ENABLE_DEBUG_INFO_6)(_code 875))
					((C_ENABLE_DEBUG_INFO_7)(_code 876))
					((C_ENABLE_DEBUG_INFO_8)(_code 877))
					((C_ENABLE_DEBUG_INFO_9)(_code 878))
					((C_ENABLE_DEBUG_INFO_10)(_code 879))
					((C_ENABLE_DEBUG_INFO_11)(_code 880))
					((C_ENABLE_DEBUG_INFO_12)(_code 881))
					((C_ENABLE_DEBUG_INFO_13)(_code 882))
					((C_ENABLE_DEBUG_INFO_14)(_code 883))
					((C_ENABLE_DEBUG_INFO_15)(_code 884))
					((C_ENABLE_VERT_FLIP)(_code 885))
					((C_ENABLE_FLUSH_ON_FSYNC)(_code 886))
					((C_NUM_FSTORES)(_code 887))
					((C_GENLOCK_MODE)(_code 888))
					((C_GENLOCK_NUM_MASTERS)(_code 889))
					((C_DYNAMIC_RESOLUTION)(_code 890))
					((C_INTERNAL_GENLOCK_ENABLE)(_code 891))
					((C_EXTEND_DM_COMMAND)(_code 892))
					((C_INCLUDE_SG)(_code 893))
					((C_M_AXI_SG_ADDR_WIDTH)(_code 894))
					((C_M_AXIS_SG_TDATA_WIDTH)(_code 895))
					((C_M_AXI_ADDR_WIDTH)(_code 896))
					((C_DM_STATUS_WIDTH)(_code 897))
					((C_S2MM_SOF_ENABLE)(_code 898))
					((C_MM2S_SOF_ENABLE)(_code 899))
					((C_INCLUDE_MM2S)(_code 900))
					((C_INCLUDE_S2MM)(_code 901))
					((C_SELECT_XPM)(_code 902))
					((C_FAMILY)(_code 903))
				)
				(_port
					((prmry_aclk)(m_axi_s2mm_aclk))
					((prmry_resetn)(s2mm_prmry_resetn))
					((soft_reset)(s2mm_soft_reset))
					((scndry_aclk)(s_axis_s2mm_aclk))
					((scndry_resetn)(s2mm_axis_resetn))
					((vflip_mngr)(s2mm_vflip))
					((run_stop)(s2mm_dmacr(0)))
					((dmasr_halt)(s2mm_dmasr(0)))
					((dmacr_repeat_en)(s2mm_dmacr(15)))
					((sync_enable)(s2mm_dmacr(3)))
					((regdir_idle)(s2mm_regdir_idle))
					((ftch_idle)(s2mm_ftch_idle))
					((halt)(s2mm_halt))
					((halt_cmplt)(s2mm_halt_cmplt))
					((halted_clr)(s2mm_halted_clr))
					((halted_set)(s2mm_halted_set))
					((idle_set)(s2mm_idle_set))
					((idle_clr)(s2mm_idle_clr))
					((chnl_current_frame)(s2mm_chnl_current_frame))
					((genlock_pair_frame)(s2mm_genlock_pair_frame))
					((frame_number)(s2mm_frame_number))
					((new_curdesc)(s2mm_new_curdesc))
					((new_curdesc_wren)(s2mm_new_curdesc_wren))
					((stop)(s2mm_stop))
					((all_idle)(s2mm_all_idle))
					((cmdsts_idle)(s2mm_cmdsts_idle))
					((ftchcmdsts_idle)(s2mm_ftchcmdsts_idle))
					((fsize_mismatch_err_flag)(s2mm_fsize_mismatch_err_flag))
					((fsize_mismatch_err)(s2mm_fsize_mismatch_err))
					((lsize_mismatch_err)(s2mm_lsize_mismatch_err))
					((lsize_more_mismatch_err)(s2mm_lsize_more_mismatch_err))
					((s2mm_fsize_mismatch_err_s)(s2mm_fsize_mismatch_err_s))
					((mm2s_fsize_mismatch_err_s)(_code 904))
					((mm2s_fsize_mismatch_err_m)(_code 905))
					((prmtr_updt_complete)(s2mm_prmtr_updt_complete))
					((reg_module_vsize)(s2mm_reg_module_vsize))
					((reg_module_hsize)(s2mm_reg_module_hsize))
					((reg_module_stride)(s2mm_reg_module_stride))
					((reg_module_frmdly)(s2mm_reg_module_frmdly))
					((reg_module_strt_addr)(s2mm_reg_module_strt_addr_64))
					((mstr_pntr_ref)(s2mm_dmacr(d_11_8)))
					((genlock_select)(s2mm_dmacr(7)))
					((frame_ptr_ref)(s2mm_ip2axi_frame_ptr_ref))
					((frame_ptr_in)(s2mm_s_frame_ptr_in))
					((frame_ptr_out)(s2mm_m_frame_ptr_out))
					((internal_frame_ptr_in)(mm2s_to_s2mm_frame_ptr_in))
					((update_frmstore)(s2mm_update_frmstore))
					((frmstr_err_addr)(s2mm_frmstr_err_addr))
					((valid_frame_sync)(s2mm_valid_frame_sync))
					((valid_frame_sync_cmb)(s2mm_valid_frame_sync_cmb))
					((valid_video_prmtrs)(s2mm_valid_video_prmtrs))
					((parameter_update)(s2mm_parameter_update))
					((tailpntr_updated)(s2mm_tailpntr_updated))
					((frame_sync)(s2mm_frame_sync))
					((circular_prk_mode)(s2mm_dmacr(1)))
					((line_buffer_empty)(_code 906))
					((dwidth_fifo_pipe_empty)(_code 907))
					((crnt_vsize)(s2mm_crnt_vsize))
					((num_frame_store)(s2mm_num_frame_store))
					((all_lines_xfred)(s2mm_all_lines_xfred))
					((all_lasts_rcvd)(all_lasts_rcvd))
					((s2mm_strm_all_lines_rcvd)(s2mm_strm_all_lines_rcvd))
					((drop_fsync_d_pulse_gen_fsize_less_err)(drop_fsync_d_pulse_gen_fsize_less_err))
					((s2mm_fsize_more_or_sof_late)(s2mm_fsize_more_or_sof_late))
					((s2mm_dmasr_lsize_less_err)(s2mm_dmasr(8)))
					((s2mm_fsync_core)(s2mm_fsync_core))
					((s2mm_fsync_out_m)(s2mm_fsync_out_m_i))
					((mm2s_fsync_out_m)(_code 908))
					((capture_hsize_at_uf_err)(s2mm_capture_hsize_at_uf_err_sig))
					((tstvect_err)(s2mm_tstvect_err))
					((tstvect_fsync)(s2mm_tstvect_fsync))
					((tstvect_frame)(s2mm_tstvect_frame))
					((tstvect_frm_ptr_out)(s2mm_tstvect_frm_ptr_out))
					((mstrfrm_tstsync_out)(s2mm_mstrfrm_tstsync))
					((packet_sof)(s2mm_packet_sof))
					((dma_interr_set_minus_frame_errors)(s2mm_dma_interr_set_minus_frame_errors))
					((dma_interr_set)(s2mm_dma_interr_set))
					((dma_slverr_set)(s2mm_dma_slverr_set))
					((dma_decerr_set)(s2mm_dma_decerr_set))
					((m_axis_ftch_tdata)(m_axis_s2mm_ftch_tdata))
					((m_axis_ftch_tvalid)(m_axis_s2mm_ftch_tvalid))
					((m_axis_ftch_tready)(m_axis_s2mm_ftch_tready))
					((m_axis_ftch_tlast)(m_axis_s2mm_ftch_tlast))
					((s_axis_cmd_tvalid)(s_axis_s2mm_cmd_tvalid))
					((s_axis_cmd_tready)(s_axis_s2mm_cmd_tready))
					((s_axis_cmd_tdata)(s_axis_s2mm_cmd_tdata))
					((m_axis_sts_tvalid)(m_axis_s2mm_sts_tvalid))
					((m_axis_sts_tready)(m_axis_s2mm_sts_tready))
					((m_axis_sts_tdata)(m_axis_s2mm_sts_tdata))
					((m_axis_sts_tkeep)(m_axis_s2mm_sts_tkeep))
					((err)(s2mm_err))
					((ftch_err)(s2mm_ftch_err))
				)
			)
			(_object
				(_type(_int ~INTEGER~range~0~to~C_NUM_FSTORES_64-1~1353 0 73832(_scalar (_to i 0 c 909))))
			)
		)
		(_inst S2MM_FSYNC_I 0 74014(_ent . axi_vdma_fsync_gen)
			(_gen
				((C_USE_FSYNC)(_code 910))
				((ENABLE_FLUSH_ON_MM2S_FSYNC)(_code 911))
				((ENABLE_FLUSH_ON_S2MM_FSYNC)(_code 912))
				((C_INCLUDE_S2MM)(_code 913))
				((C_INCLUDE_MM2S)(_code 914))
				((C_SOF_ENABLE)(_code 915))
			)
			(_port
				((prmry_aclk)(m_axi_s2mm_aclk))
				((prmry_resetn)(s2mm_prmry_resetn))
				((valid_video_prmtrs)(s2mm_valid_video_prmtrs))
				((valid_frame_sync_cmb)(s2mm_valid_frame_sync_cmb))
				((frmcnt_ioc)(s2mm_ioc_irq_set))
				((dmacr_frmcnt_enbl)(s2mm_dmacr(4)))
				((dmasr_frmcnt_status)(s2mm_irqthresh_status))
				((mask_fsync_out)(s2mm_mask_fsync_out))
				((run_stop)(s2mm_dmacr(0)))
				((all_idle)(s2mm_all_idle))
				((parameter_update)(s2mm_parameter_update))
				((fsync)(s2mm_cdc2dmac_fsync))
				((tuser_fsync)(s2mm_tuser_fsync))
				((othrchnl_fsync)(mm2s_to_s2mm_fsync))
				((fsync_src_select)(s2mm_dmacr(d_6_5)))
				((frame_sync)(s2mm_frame_sync))
				((frame_sync_out)(s2mm_dmac2cdc_fsync_out))
				((prmtr_update)(s2mm_dmac2cdc_prmtr_update))
			)
		)
		(_inst S2MM_VID_CDC_I 0 74057(_ent . axi_vdma_vid_cdc)
			(_gen
				((C_PRMRY_IS_ACLK_ASYNC)(_code 916))
				((C_GENLOCK_MSTR_PTR_DWIDTH)(_code 917))
				((C_GENLOCK_SLVE_PTR_DWIDTH)(_code 918))
				((C_INTERNAL_GENLOCK_ENABLE)(_code 919))
			)
			(_port
				((prmry_aclk)(m_axi_s2mm_aclk))
				((prmry_resetn)(s2mm_prmry_resetn))
				((scndry_aclk)(s_axis_s2mm_aclk))
				((scndry_resetn)(s2mm_axis_resetn))
				((othrchnl_aclk)(m_axi_mm2s_aclk))
				((othrchnl_resetn)(mm2s_prmry_resetn))
				((othrchnl2cdc_frame_ptr_out)(mm2s_frame_ptr_out_i))
				((cdc2othrchnl_frame_ptr_in)(mm2s_to_s2mm_frame_ptr_in))
				((cdc2othrchnl_fsync)(s2mm_to_mm2s_fsync))
				((dmac2cdc_frame_ptr_out)(s2mm_m_frame_ptr_out))
				((cdc2top_frame_ptr_out)(s2mm_frame_ptr_out_i))
				((top2cdc_frame_ptr_in)(s2mm_frame_ptr_in))
				((cdc2dmac_frame_ptr_in)(s2mm_s_frame_ptr_in))
				((dmac2cdc_mstrfrm_tstsync)(s2mm_mstrfrm_tstsync))
				((cdc2dmac_mstrfrm_tstsync)(s2mm_mstrfrm_tstsync_out))
				((vid2cdc_packet_sof)(s2mm_vid2cdc_packet_sof))
				((cdc2dmac_packet_sof)(s2mm_packet_sof))
				((vid2cdc_fsync)(s2mm_fsync_core))
				((cdc2dmac_fsync)(s2mm_cdc2dmac_fsync))
				((dmac2cdc_fsync_out)(s2mm_dmac2cdc_fsync_out))
				((cdc2vid_fsync_out)(s2mm_fsync_out_i))
				((dmac2cdc_prmtr_update)(s2mm_dmac2cdc_prmtr_update))
				((cdc2vid_prmtr_update)(s2mm_prmtr_update_i))
			)
		)
		(_inst S2MM_SOF_I 0 74104(_ent . axi_vdma_sof_gen)
			(_port
				((scndry_aclk)(s_axis_s2mm_aclk))
				((scndry_resetn)(s2mm_axis_resetn))
				((axis_tready)(s_axis_s2mm_tready_i))
				((axis_tvalid)(s_axis_s2mm_tvalid_i))
				((fsync)(s2mm_fsync_out_i))
				((packet_sof)(s2mm_vid2cdc_packet_sof))
			)
		)
		(_inst S2MM_LINEBUFFER_I 0 74120(_ent . axi_vdma_s2mm_linebuf)
			(_gen
				((C_DATA_WIDTH)(_code 920))
				((C_INCLUDE_S2MM_DRE)(_code 921))
				((C_S2MM_SOF_ENABLE)(_code 922))
				((C_S_AXIS_S2MM_TUSER_BITS)(_code 923))
				((C_TOPLVL_LINEBUFFER_DEPTH)(_code 924))
				((C_LINEBUFFER_DEPTH)(_code 925))
				((C_LINEBUFFER_AF_THRESH)(_code 926))
				((C_PRMRY_IS_ACLK_ASYNC)(_code 927))
				((ENABLE_FLUSH_ON_FSYNC)(_code 928))
				((C_USE_S2MM_FSYNC)(_code 929))
				((C_USE_FSYNC)(_code 930))
				((C_INCLUDE_MM2S)(_code 931))
				((C_ENABLE_DEBUG_ALL)(_code 932))
				((C_ENABLE_DEBUG_INFO_0)(_code 933))
				((C_ENABLE_DEBUG_INFO_1)(_code 934))
				((C_ENABLE_DEBUG_INFO_2)(_code 935))
				((C_ENABLE_DEBUG_INFO_3)(_code 936))
				((C_ENABLE_DEBUG_INFO_4)(_code 937))
				((C_ENABLE_DEBUG_INFO_5)(_code 938))
				((C_ENABLE_DEBUG_INFO_6)(_code 939))
				((C_ENABLE_DEBUG_INFO_7)(_code 940))
				((C_ENABLE_DEBUG_INFO_8)(_code 941))
				((C_ENABLE_DEBUG_INFO_9)(_code 942))
				((C_ENABLE_DEBUG_INFO_10)(_code 943))
				((C_ENABLE_DEBUG_INFO_11)(_code 944))
				((C_ENABLE_DEBUG_INFO_12)(_code 945))
				((C_ENABLE_DEBUG_INFO_13)(_code 946))
				((C_ENABLE_DEBUG_INFO_14)(_code 947))
				((C_ENABLE_DEBUG_INFO_15)(_code 948))
				((C_FAMILY)(_code 949))
			)
			(_port
				((s_axis_aclk)(s_axis_s2mm_aclk))
				((s_axis_resetn)(s2mm_axis_resetn))
				((m_axis_aclk)(m_axi_s2mm_aclk))
				((m_axis_resetn)(s2mm_prmry_resetn))
				((s2mm_axis_linebuf_reset_out)(s2mm_axis_linebuf_reset_out))
				((strm_not_finished)(s2mm_strm_not_finished))
				((run_stop)(s2mm_dmacr(0)))
				((dm_halt)(s2mm_halt))
				((dm_halt_cmplt)(s2mm_halt_cmplt))
				((s2mm_fsize_mismatch_err_s)(s2mm_fsize_mismatch_err_s))
				((s2mm_fsize_mismatch_err)(s2mm_fsize_mismatch_err))
				((crnt_vsize)(s2mm_crnt_vsize))
				((crnt_vsize_d2_s)(s2mm_crnt_vsize_d2))
				((chnl_ready_external)(s2mm_chnl_ready))
				((s2mm_fsync_core)(s2mm_fsync_core))
				((s2mm_fsync)(s2mm_fsync_fe))
				((s2mm_tuser_fsync_top)(s2mm_tuser_fsync_top))
				((mm2s_axis_resetn)(mm2s_axis_resetn))
				((m_axis_mm2s_aclk)(m_axis_mm2s_aclk))
				((mm2s_fsync)(mm2s_fsync_fe))
				((fsync_src_select)(s2mm_dmacr(d_6_5)))
				((fsync_src_select_s)(s2mm_fsync_src_select_s))
				((drop_fsync_d_pulse_gen_fsize_less_err)(drop_fsync_d_pulse_gen_fsize_less_err))
				((hold_dummy_tready_low)(hold_dummy_tready_low))
				((hold_dummy_tready_low2)(hold_dummy_tready_low2))
				((s2mm_dmasr_fsize_less_err)(s2mm_dmasr(7)))
				((no_fsync_before_vsize_sel_00_01)(no_fsync_before_vsize_sel_00_01))
				((s2mm_fsize_mismatch_err_flag)(s2mm_fsize_mismatch_err_flag))
				((fsync_out_m)(s2mm_fsync_out_m_i))
				((fsync_out)(s2mm_fsync_out_i))
				((frame_sync)(s2mm_frame_sync))
				((linebuf_threshold)(s2mm_linebuf_threshold))
				((s_axis_tdata)(s_axis_s2mm_tdata_i))
				((s_axis_tkeep)(s_axis_s2mm_tkeep_i))
				((s_axis_tlast)(s_axis_s2mm_tlast_i))
				((s_axis_tvalid)(s_axis_s2mm_tvalid_i))
				((s_axis_tready)(s_axis_s2mm_tready_i))
				((s_axis_tuser)(s_axis_s2mm_tuser_i))
				((capture_dm_done_vsize_counter)(s2mm_capture_dm_done_vsize_counter_sig))
				((m_axis_tdata)(linebuf2dm_s2mm_tdata))
				((m_axis_tkeep)(linebuf2dm_s2mm_tkeep))
				((m_axis_tlast)(linebuf2dm_s2mm_tlast))
				((m_axis_tvalid)(linebuf2dm_s2mm_tvalid))
				((m_axis_tready)(dm2linebuf_s2mm_tready))
				((s2mm_fifo_full)(s2mm_buffer_full_i))
				((s2mm_fifo_almost_full)(s2mm_buffer_almost_full_i))
				((s2mm_all_lines_xfred)(s2mm_all_lines_xfred))
				((all_lasts_rcvd)(all_lasts_rcvd))
				((s2mm_tuser_fsync)(s2mm_tuser_fsync))
			)
		)
		(_object
			(_sig(_int no_fsync_before_vsize_sel_00_01 -3 0 72631(_arch(_uni((i 2))))))
			(_prcs
				(line__72636(_arch 189 0 72636(_assignment(_alias((s2mm_axis_linebuf_reset_out_inv)(s2mm_axis_linebuf_reset_out)))(_simpleassign "not")(_trgt(101))(_sens(100)))))
				(line__74101(_arch 259 0 74101(_assignment(_alias((s2mm_fsync_out_sig)(s2mm_fsync_out_i)))(_simpleassign BUF)(_trgt(415))(_sens(346)))))
			)
		)
	)
	(_generate GEN_NO_SPRT_FOR_S2MM 0 74231(_if 950)
		(_generate GEN_S2MM_ZERO_STRT 0 74264(_for 158 )
			(_object
				(_cnst(_int i 158 0 74264(_arch)))
				(_prcs
					(line__74266(_arch 284 0 74266(_assignment(_trgt(271(_object 152))))))
				)
			)
		)
		(_object
			(_type(_int ~INTEGER~range~0~to~C_NUM_FSTORES-1~1357 0 74264(_scalar (_to i 0 c 951))))
			(_prcs
				(line__74235(_arch 260 0 74235(_assignment(_trgt(276)))))
				(line__74237(_arch 261 0 74237(_assignment(_trgt(277)))))
				(line__74238(_arch 262 0 74238(_assignment(_trgt(278)))))
				(line__74239(_arch 263 0 74239(_assignment(_alias((s2mm_ip2axi_introut)(_string \"0"\)))(_trgt(279)))))
				(line__74240(_arch 264 0 74240(_assignment(_alias((s2mm_soft_reset)(_string \"0"\)))(_trgt(316)))))
				(line__74241(_arch 265 0 74241(_assignment(_alias((s2mm_irqthresh_rstdsbl)(_string \"0"\)))(_trgt(249)))))
				(line__74242(_arch 266 0 74242(_assignment(_alias((s2mm_dlyirq_dsble)(_string \"0"\)))(_trgt(248)))))
				(line__74243(_arch 267 0 74243(_assignment(_alias((s2mm_irqthresh_wren)(_string \"0"\)))(_trgt(291)))))
				(line__74244(_arch 268 0 74244(_assignment(_alias((s2mm_irqdelay_wren)(_string \"0"\)))(_trgt(292)))))
				(line__74245(_arch 269 0 74245(_assignment(_alias((s2mm_tailpntr_updated)(_string \"0"\)))(_trgt(235)))))
				(line__74246(_arch 270 0 74246(_assignment(_trgt(236)))))
				(line__74247(_arch 271 0 74247(_assignment(_trgt(237)))))
				(line__74248(_arch 272 0 74248(_assignment(_trgt(238)))))
				(line__74249(_arch 273 0 74249(_assignment(_trgt(239)))))
				(line__74250(_arch 274 0 74250(_assignment(_trgt(240)))))
				(line__74251(_arch 275 0 74251(_assignment(_trgt(241)))))
				(line__74252(_arch 276 0 74252(_assignment(_alias((s2mm_regdir_idle)(_string \"0"\)))(_trgt(265)))))
				(line__74253(_arch 277 0 74253(_assignment(_alias((s2mm_prmtr_updt_complete)(_string \"0"\)))(_trgt(266)))))
				(line__74254(_arch 278 0 74254(_assignment(_trgt(267)))))
				(line__74255(_arch 279 0 74255(_assignment(_trgt(268)))))
				(line__74256(_arch 280 0 74256(_assignment(_trgt(269)))))
				(line__74257(_arch 281 0 74257(_assignment(_trgt(270)))))
				(line__74259(_arch 282 0 74259(_assignment(_alias((s2mm_dummy_tready)(_string \"0"\)))(_trgt(384)))))
				(line__74260(_arch 283 0 74260(_assignment(_alias((s2mm_fsize_less_err_internal_tvalid_gating)(_string \"0"\)))(_trgt(383)))))
				(line__74270(_arch 285 0 74270(_assignment(_alias((s_axis_s2mm_tready_i_axis_dw_conv)(_string \"0"\)))(_trgt(319)))))
				(line__74271(_arch 286 0 74271(_assignment(_alias((s_axis_s2mm_tready_i)(_string \"0"\)))(_trgt(318)))))
				(line__74272(_arch 287 0 74272(_assignment(_alias((s_axis_s2mm_tready)(_string \"0"\)))(_trgt(91)))))
				(line__74273(_arch 288 0 74273(_assignment(_trgt(257)))))
				(line__74274(_arch 289 0 74274(_assignment(_trgt(256)))))
				(line__74275(_arch 290 0 74275(_assignment(_trgt(308)))))
				(line__74276(_arch 291 0 74276(_assignment(_trgt(309)))))
				(line__74277(_arch 292 0 74277(_assignment(_alias((linebuf2dm_s2mm_tlast)(_string \"0"\)))(_trgt(310)))))
				(line__74278(_arch 293 0 74278(_assignment(_alias((linebuf2dm_s2mm_tvalid)(_string \"0"\)))(_trgt(311)))))
				(line__74279(_arch 294 0 74279(_assignment(_alias((s2mm_buffer_full_i)(_string \"0"\)))(_trgt(409)))))
				(line__74280(_arch 295 0 74280(_assignment(_alias((s2mm_buffer_almost_full_i)(_string \"0"\)))(_trgt(411)))))
				(line__74281(_arch 296 0 74281(_assignment(_alias((s2mm_all_lines_xfred)(_string \"0"\)))(_trgt(254)))))
				(line__74282(_arch 297 0 74282(_assignment(_alias((s2mm_tuser_fsync)(_string \"0"\)))(_trgt(262)))))
				(line__74285(_arch 298 0 74285(_assignment(_alias((s2mm_frame_sync)(_string \"0"\)))(_trgt(321)))))
				(line__74287(_arch 299 0 74287(_assignment(_alias((s2mm_packet_sof)(_string \"0"\)))(_trgt(242)))))
				(line__74289(_arch 300 0 74289(_assignment(_alias((s2mm_halted_clr)(_string \"0"\)))(_trgt(221)))))
				(line__74290(_arch 301 0 74290(_assignment(_alias((s2mm_halted_set)(_string \"1"\)))(_trgt(222)))))
				(line__74291(_arch 302 0 74291(_assignment(_alias((s2mm_idle_set)(_string \"0"\)))(_trgt(223)))))
				(line__74292(_arch 303 0 74292(_assignment(_alias((s2mm_idle_clr)(_string \"0"\)))(_trgt(224)))))
				(line__74293(_arch 304 0 74293(_assignment(_trgt(245)))))
				(line__74294(_arch 305 0 74294(_assignment(_trgt(246)))))
				(line__74295(_arch 306 0 74295(_assignment(_trgt(247)))))
				(line__74296(_arch 307 0 74296(_assignment(_alias((s2mm_new_curdesc_wren)(_string \"0"\)))(_trgt(233)))))
				(line__74297(_arch 308 0 74297(_assignment(_trgt(234)))))
				(line__74298(_arch 309 0 74298(_assignment(_alias((s2mm_stop)(_string \"0"\)))(_trgt(220)))))
				(line__74299(_arch 310 0 74299(_assignment(_alias((s2mm_all_idle)(_string \"1"\)))(_trgt(243)))))
				(line__74300(_arch 311 0 74300(_assignment(_alias((s2mm_cmdsts_idle)(_string \"1"\)))(_trgt(244)))))
				(line__74301(_arch 312 0 74301(_assignment(_alias((s2mm_ftchcmdsts_idle)(_string \"1"\)))(_trgt(293)))))
				(line__74302(_arch 313 0 74302(_assignment(_alias((m_axis_s2mm_ftch_tready)(_string \"0"\)))(_trgt(296)))))
				(line__74303(_arch 314 0 74303(_assignment(_alias((s_axis_s2mm_cmd_tvalid)(_string \"0"\)))(_trgt(298)))))
				(line__74304(_arch 315 0 74304(_assignment(_trgt(300)))))
				(line__74305(_arch 316 0 74305(_assignment(_alias((m_axis_s2mm_sts_tready)(_string \"0"\)))(_trgt(302)))))
				(line__74306(_arch 317 0 74306(_assignment(_trgt(263)))))
				(line__74307(_arch 318 0 74307(_assignment(_trgt(358)))))
				(line__74308(_arch 319 0 74308(_assignment(_trgt(368)))))
				(line__74309(_arch 320 0 74309(_assignment(_alias((s2mm_valid_frame_sync)(_string \"0"\)))(_trgt(337)))))
				(line__74310(_arch 321 0 74310(_assignment(_alias((s2mm_valid_frame_sync_cmb)(_string \"0"\)))(_trgt(339)))))
				(line__74311(_arch 322 0 74311(_assignment(_alias((s2mm_valid_video_prmtrs)(_string \"0"\)))(_trgt(250)))))
				(line__74312(_arch 323 0 74312(_assignment(_alias((s2mm_parameter_update)(_string \"0"\)))(_trgt(324)))))
				(line__74313(_arch 324 0 74313(_assignment(_alias((s2mm_tstvect_err)(_string \"0"\)))(_trgt(340)))))
				(line__74314(_arch 325 0 74314(_assignment(_alias((s2mm_tstvect_fsync)(_string \"0"\)))(_trgt(342)))))
				(line__74315(_arch 326 0 74315(_assignment(_trgt(344)))))
				(line__74316(_arch 327 0 74316(_assignment(_alias((s2mm_dma_interr_set)(_string \"0"\)))(_trgt(225)))))
				(line__74317(_arch 328 0 74317(_assignment(_alias((s2mm_dma_interr_set_minus_frame_errors)(_string \"0"\)))(_trgt(226)))))
				(line__74318(_arch 329 0 74318(_assignment(_alias((s2mm_dma_slverr_set)(_string \"0"\)))(_trgt(227)))))
				(line__74319(_arch 330 0 74319(_assignment(_alias((s2mm_dma_decerr_set)(_string \"0"\)))(_trgt(228)))))
				(line__74320(_arch 331 0 74320(_assignment(_alias((s2mm_fsize_mismatch_err)(_string \"0"\)))(_trgt(259)))))
				(line__74321(_arch 332 0 74321(_assignment(_alias((s2mm_lsize_mismatch_err)(_string \"0"\)))(_trgt(260)))))
				(line__74322(_arch 333 0 74322(_assignment(_alias((s2mm_lsize_more_mismatch_err)(_string \"0"\)))(_trgt(261)))))
				(line__74325(_arch 334 0 74325(_assignment(_alias((s2mm_fsync_out_sig)(_string \"0"\)))(_trgt(415)))))
				(line__74326(_arch 335 0 74326(_assignment(_alias((s2mm_prmtr_update_i)(_string \"0"\)))(_trgt(413)))))
				(line__74327(_arch 336 0 74327(_assignment(_trgt(251)))))
				(line__74328(_arch 337 0 74328(_assignment(_alias((s2mm_mask_fsync_out)(_string \"0"\)))(_trgt(350)))))
				(line__74329(_arch 338 0 74329(_assignment(_alias((s2mm_mstrfrm_tstsync)(_string \"0"\)))(_trgt(356)))))
				(line__74330(_arch 339 0 74330(_assignment(_alias((s2mm_mstrfrm_tstsync_out)(_string \"0"\)))(_trgt(352)))))
				(line__74331(_arch 340 0 74331(_assignment(_trgt(360)))))
				(line__74332(_arch 341 0 74332(_assignment(_trgt(253)))))
				(line__74333(_arch 342 0 74333(_assignment(_alias((s2mm_to_mm2s_fsync)(_string \"0"\)))(_trgt(264)))))
			)
		)
	)
	(_inst I_PRMRY_DATAMOVER 0 74341(_ent axi_datamover_v5_1_22 axi_datamover)
		(_gen
			((C_INCLUDE_MM2S)(_code 952))
			((C_M_AXI_MM2S_ADDR_WIDTH)(_code 953))
			((C_M_AXI_MM2S_DATA_WIDTH)(_code 954))
			((C_M_AXIS_MM2S_TDATA_WIDTH)(_code 955))
			((C_INCLUDE_MM2S_STSFIFO)(_code 956))
			((C_MM2S_STSCMD_FIFO_DEPTH)(_code 957))
			((C_MM2S_STSCMD_IS_ASYNC)(_code 958))
			((C_INCLUDE_MM2S_DRE)(_code 959))
			((C_MM2S_BURST_SIZE)(_code 960))
			((C_MM2S_BTT_USED)(_code 961))
			((C_MM2S_ADDR_PIPE_DEPTH)(_code 962))
			((C_MM2S_INCLUDE_SF)(_code 963))
			((C_INCLUDE_S2MM)(_code 964))
			((C_M_AXI_S2MM_ADDR_WIDTH)(_code 965))
			((C_M_AXI_S2MM_DATA_WIDTH)(_code 966))
			((C_S_AXIS_S2MM_TDATA_WIDTH)(_code 967))
			((C_INCLUDE_S2MM_STSFIFO)(_code 968))
			((C_S2MM_STSCMD_FIFO_DEPTH)(_code 969))
			((C_S2MM_STSCMD_IS_ASYNC)(_code 970))
			((C_INCLUDE_S2MM_DRE)(_code 971))
			((C_S2MM_BURST_SIZE)(_code 972))
			((C_S2MM_BTT_USED)(_code 973))
			((C_S2MM_SUPPORT_INDET_BTT)(_code 974))
			((C_S2MM_ADDR_PIPE_DEPTH)(_code 975))
			((C_S2MM_INCLUDE_SF)(_code 976))
			((C_ENABLE_SKID_BUF)(_code 977))
			((C_ENABLE_MM2S_TKEEP)(_code 978))
			((C_ENABLE_S2MM_TKEEP)(_code 979))
			((C_CMD_WIDTH)(_code 980))
			((C_FAMILY)(_code 981))
		)
		(_port
			((m_axi_mm2s_aclk)(m_axi_mm2s_aclk))
			((m_axi_mm2s_aresetn)(mm2s_dm_prmry_resetn))
			((mm2s_halt)(mm2s_halt))
			((mm2s_halt_cmplt)(mm2s_halt_cmplt))
			((mm2s_err)(mm2s_err))
			((m_axis_mm2s_cmdsts_aclk)(m_axi_mm2s_aclk))
			((m_axis_mm2s_cmdsts_aresetn)(mm2s_dm_prmry_resetn))
			((s_axis_mm2s_cmd_tvalid)(s_axis_mm2s_cmd_tvalid))
			((s_axis_mm2s_cmd_tready)(s_axis_mm2s_cmd_tready))
			((s_axis_mm2s_cmd_tdata)(s_axis_mm2s_cmd_tdata))
			((m_axis_mm2s_sts_tvalid)(m_axis_mm2s_sts_tvalid))
			((m_axis_mm2s_sts_tready)(m_axis_mm2s_sts_tready))
			((m_axis_mm2s_sts_tdata)(m_axis_mm2s_sts_tdata))
			((m_axis_mm2s_sts_tkeep)(m_axis_mm2s_sts_tkeep))
			((m_axis_mm2s_sts_tlast)(_open))
			((mm2s_allow_addr_req)(_code 982))
			((mm2s_addr_req_posted)(_open))
			((mm2s_rd_xfer_cmplt)(_open))
			((m_axi_mm2s_arid)(_open))
			((m_axi_mm2s_araddr)(m_axi_mm2s_araddr_int))
			((m_axi_mm2s_arlen)(m_axi_mm2s_arlen))
			((m_axi_mm2s_arsize)(m_axi_mm2s_arsize))
			((m_axi_mm2s_arburst)(m_axi_mm2s_arburst))
			((m_axi_mm2s_arprot)(m_axi_mm2s_arprot))
			((m_axi_mm2s_arcache)(m_axi_mm2s_arcache))
			((m_axi_mm2s_aruser)(_open))
			((m_axi_mm2s_arvalid)(m_axi_mm2s_arvalid))
			((m_axi_mm2s_arready)(m_axi_mm2s_arready))
			((m_axi_mm2s_rdata)(m_axi_mm2s_rdata))
			((m_axi_mm2s_rresp)(m_axi_mm2s_rresp))
			((m_axi_mm2s_rlast)(m_axi_mm2s_rlast))
			((m_axi_mm2s_rvalid)(m_axi_mm2s_rvalid))
			((m_axi_mm2s_rready)(m_axi_mm2s_rready))
			((m_axis_mm2s_tdata)(dm2linebuf_mm2s_tdata))
			((m_axis_mm2s_tkeep)(dm2linebuf_mm2s_tkeep))
			((m_axis_mm2s_tlast)(dm2linebuf_mm2s_tlast))
			((m_axis_mm2s_tvalid)(dm2linebuf_mm2s_tvalid))
			((m_axis_mm2s_tready)(linebuf2dm_mm2s_tready))
			((mm2s_dbg_sel)(_code 983))
			((mm2s_dbg_data)(_open))
			((m_axi_s2mm_aclk)(m_axi_s2mm_aclk))
			((m_axi_s2mm_aresetn)(s2mm_dm_prmry_resetn))
			((s2mm_halt)(s2mm_halt))
			((s2mm_halt_cmplt)(s2mm_halt_cmplt))
			((s2mm_err)(s2mm_err))
			((m_axis_s2mm_cmdsts_awclk)(m_axi_s2mm_aclk))
			((m_axis_s2mm_cmdsts_aresetn)(s2mm_dm_prmry_resetn))
			((s_axis_s2mm_cmd_tvalid)(s_axis_s2mm_cmd_tvalid))
			((s_axis_s2mm_cmd_tready)(s_axis_s2mm_cmd_tready))
			((s_axis_s2mm_cmd_tdata)(s_axis_s2mm_cmd_tdata))
			((m_axis_s2mm_sts_tvalid)(m_axis_s2mm_sts_tvalid))
			((m_axis_s2mm_sts_tready)(m_axis_s2mm_sts_tready))
			((m_axis_s2mm_sts_tdata)(m_axis_s2mm_sts_tdata))
			((m_axis_s2mm_sts_tkeep)(m_axis_s2mm_sts_tkeep))
			((m_axis_s2mm_sts_tlast)(_open))
			((s2mm_allow_addr_req)(_code 984))
			((s2mm_addr_req_posted)(_open))
			((s2mm_wr_xfer_cmplt)(_open))
			((s2mm_ld_nxt_len)(_open))
			((s2mm_wr_len)(_open))
			((m_axi_s2mm_awid)(_open))
			((m_axi_s2mm_awaddr)(m_axi_s2mm_awaddr_int))
			((m_axi_s2mm_awlen)(m_axi_s2mm_awlen))
			((m_axi_s2mm_awsize)(m_axi_s2mm_awsize))
			((m_axi_s2mm_awburst)(m_axi_s2mm_awburst))
			((m_axi_s2mm_awprot)(m_axi_s2mm_awprot))
			((m_axi_s2mm_awcache)(m_axi_s2mm_awcache))
			((m_axi_s2mm_awuser)(_open))
			((m_axi_s2mm_awvalid)(m_axi_s2mm_awvalid))
			((m_axi_s2mm_awready)(m_axi_s2mm_awready))
			((m_axi_s2mm_wdata)(m_axi_s2mm_wdata))
			((m_axi_s2mm_wstrb)(m_axi_s2mm_wstrb))
			((m_axi_s2mm_wlast)(m_axi_s2mm_wlast))
			((m_axi_s2mm_wvalid)(m_axi_s2mm_wvalid))
			((m_axi_s2mm_wready)(m_axi_s2mm_wready))
			((m_axi_s2mm_bresp)(m_axi_s2mm_bresp))
			((m_axi_s2mm_bvalid)(m_axi_s2mm_bvalid))
			((m_axi_s2mm_bready)(m_axi_s2mm_bready))
			((s_axis_s2mm_tdata)(linebuf2dm_s2mm_tdata))
			((s_axis_s2mm_tkeep)(linebuf2dm_s2mm_tkeep))
			((s_axis_s2mm_tlast)(linebuf2dm_s2mm_tlast))
			((s_axis_s2mm_tvalid)(linebuf2dm_s2mm_tvalid))
			((s_axis_s2mm_tready)(dm2linebuf_s2mm_tready))
			((s2mm_dbg_sel)(_code 985))
			((s2mm_dbg_data)(_open))
		)
	)
	(_object
		(_type(_int ~INTEGER~range~9~to~9~12 0 69609(_scalar (_to i 9 i 9))))
		(_gen(_int C_S_AXI_LITE_ADDR_WIDTH 0 0 69609 \9\ (_ent gms((i 9)))))
		(_type(_int ~INTEGER~range~32~to~32~12 0 69612(_scalar (_to i 32 i 32))))
		(_gen(_int C_S_AXI_LITE_DATA_WIDTH 1 0 69612 \32\ (_ent gms((i 32)))))
		(_type(_int ~INTEGER~range~1~to~100000~12 0 69615(_scalar (_to i 1 i 100000))))
		(_gen(_int C_DLYTMR_RESOLUTION 2 0 69615 \125\ (_ent((i 125)))))
		(_type(_int ~INTEGER~range~0~to~1~12 0 69618(_scalar (_to i 0 i 1))))
		(_gen(_int C_PRMRY_IS_ACLK_ASYNC 3 0 69618 \1\ (_ent gms((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~121 0 69625(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_VIDPRMTR_READS 4 0 69625 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~122 0 69632(_scalar (_to i 0 i 1))))
		(_gen(_int C_DYNAMIC_RESOLUTION 5 0 69632 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~1~to~32~12 0 69638(_scalar (_to i 1 i 32))))
		(_gen(_int C_NUM_FSTORES 6 0 69638 \3\ (_ent gms((i 3)))))
		(_type(_int ~INTEGER~range~0~to~3~12 0 69641(_scalar (_to i 0 i 3))))
		(_gen(_int C_USE_FSYNC 7 0 69641 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~123 0 69644(_scalar (_to i 0 i 1))))
		(_gen(_int C_USE_MM2S_FSYNC 8 0 69644 \0\ (_ent gms((i 0)))))
		(_type(_int ~INTEGER~range~0~to~2~12 0 69649(_scalar (_to i 0 i 2))))
		(_gen(_int C_USE_S2MM_FSYNC 9 0 69649 \2\ (_ent gms((i 2)))))
		(_type(_int ~INTEGER~range~0~to~3~124 0 69657(_scalar (_to i 0 i 3))))
		(_gen(_int C_FLUSH_ON_FSYNC 10 0 69657 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~125 0 69664(_scalar (_to i 0 i 1))))
		(_gen(_int C_INCLUDE_INTERNAL_GENLOCK 11 0 69664 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~126 0 69672(_scalar (_to i 0 i 1))))
		(_gen(_int C_INCLUDE_SG 12 0 69672 \0\ (_ent gms((i 0)))))
		(_type(_int ~INTEGER~range~32~to~64~12 0 69677(_scalar (_to i 32 i 64))))
		(_gen(_int C_M_AXI_SG_ADDR_WIDTH 13 0 69677 \32\ (_ent gms((i 32)))))
		(_type(_int ~INTEGER~range~32~to~32~127 0 69680(_scalar (_to i 32 i 32))))
		(_gen(_int C_M_AXI_SG_DATA_WIDTH 14 0 69680 \32\ (_ent gms((i 32)))))
		(_type(_int ~INTEGER~range~0~to~1~128 0 69686(_scalar (_to i 0 i 1))))
		(_gen(_int C_INCLUDE_MM2S 15 0 69686 \1\ (_ent gms((i 1)))))
		(_type(_int ~INTEGER~range~0~to~3~129 0 69691(_scalar (_to i 0 i 3))))
		(_gen(_int C_MM2S_GENLOCK_MODE 16 0 69691 \3\ (_ent gms((i 3)))))
		(_type(_int ~INTEGER~range~1~to~16~12 0 69696(_scalar (_to i 1 i 16))))
		(_gen(_int C_MM2S_GENLOCK_NUM_MASTERS 17 0 69696 \1\ (_ent gms((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~1210 0 69700(_scalar (_to i 0 i 1))))
		(_gen(_int C_MM2S_GENLOCK_REPEAT_EN 18 0 69700 \0\ (_ent((i 0)))))
		(_type(_int ~INTEGER~range~0~to~1~1211 0 69706(_scalar (_to i 0 i 1))))
		(_gen(_int C_MM2S_SOF_ENABLE 19 0 69706 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~1212 0 69711(_scalar (_to i 0 i 1))))
		(_gen(_int C_INCLUDE_MM2S_DRE 20 0 69711 \0\ (_ent gms((i 0)))))
		(_type(_int ~INTEGER~range~0~to~1~1213 0 69716(_scalar (_to i 0 i 1))))
		(_gen(_int C_INCLUDE_MM2S_SF 21 0 69716 \0\ (_ent((i 0)))))
		(_type(_int ~INTEGER~range~0~to~65536~12 0 69721(_scalar (_to i 0 i 65536))))
		(_gen(_int C_MM2S_LINEBUFFER_DEPTH 22 0 69721 \512\ (_ent gms((i 512)))))
		(_type(_int ~INTEGER~range~1~to~65536~12 0 69724(_scalar (_to i 1 i 65536))))
		(_gen(_int C_MM2S_LINEBUFFER_THRESH 23 0 69724 \4\ (_ent((i 4)))))
		(_type(_int ~INTEGER~range~2~to~256~12 0 69731(_scalar (_to i 2 i 256))))
		(_gen(_int C_MM2S_MAX_BURST_LENGTH 24 0 69731 \8\ (_ent gms((i 8)))))
		(_type(_int ~INTEGER~range~32~to~64~1214 0 69734(_scalar (_to i 32 i 64))))
		(_gen(_int C_M_AXI_MM2S_ADDR_WIDTH 25 0 69734 \32\ (_ent gms((i 32)))))
		(_type(_int ~INTEGER~range~32~to~1024~12 0 69737(_scalar (_to i 32 i 1024))))
		(_gen(_int C_M_AXI_MM2S_DATA_WIDTH 26 0 69737 \64\ (_ent gms((i 64)))))
		(_type(_int ~INTEGER~range~8~to~1024~12 0 69740(_scalar (_to i 8 i 1024))))
		(_gen(_int C_M_AXIS_MM2S_TDATA_WIDTH 27 0 69740 \32\ (_ent gms((i 32)))))
		(_type(_int ~INTEGER~range~1~to~1~12 0 69743(_scalar (_to i 1 i 1))))
		(_gen(_int C_M_AXIS_MM2S_TUSER_BITS 28 0 69743 \1\ (_ent gms((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~1215 0 69749(_scalar (_to i 0 i 1))))
		(_gen(_int C_INCLUDE_S2MM 29 0 69749 \1\ (_ent gms((i 1)))))
		(_type(_int ~INTEGER~range~0~to~3~1216 0 69754(_scalar (_to i 0 i 3))))
		(_gen(_int C_S2MM_GENLOCK_MODE 30 0 69754 \2\ (_ent gms((i 2)))))
		(_type(_int ~INTEGER~range~1~to~16~1217 0 69759(_scalar (_to i 1 i 16))))
		(_gen(_int C_S2MM_GENLOCK_NUM_MASTERS 31 0 69759 \1\ (_ent gms((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~1218 0 69763(_scalar (_to i 0 i 1))))
		(_gen(_int C_S2MM_GENLOCK_REPEAT_EN 32 0 69763 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~1219 0 69769(_scalar (_to i 0 i 1))))
		(_gen(_int C_S2MM_SOF_ENABLE 33 0 69769 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~1220 0 69774(_scalar (_to i 0 i 1))))
		(_gen(_int C_INCLUDE_S2MM_DRE 34 0 69774 \0\ (_ent gms((i 0)))))
		(_type(_int ~INTEGER~range~0~to~1~1221 0 69779(_scalar (_to i 0 i 1))))
		(_gen(_int C_INCLUDE_S2MM_SF 35 0 69779 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~65536~1222 0 69784(_scalar (_to i 0 i 65536))))
		(_gen(_int C_S2MM_LINEBUFFER_DEPTH 36 0 69784 \512\ (_ent gms((i 512)))))
		(_type(_int ~INTEGER~range~1~to~65536~1223 0 69787(_scalar (_to i 1 i 65536))))
		(_gen(_int C_S2MM_LINEBUFFER_THRESH 37 0 69787 \4\ (_ent((i 4)))))
		(_type(_int ~INTEGER~range~2~to~256~1224 0 69794(_scalar (_to i 2 i 256))))
		(_gen(_int C_S2MM_MAX_BURST_LENGTH 38 0 69794 \8\ (_ent gms((i 8)))))
		(_type(_int ~INTEGER~range~32~to~64~1225 0 69797(_scalar (_to i 32 i 64))))
		(_gen(_int C_M_AXI_S2MM_ADDR_WIDTH 39 0 69797 \32\ (_ent gms((i 32)))))
		(_type(_int ~INTEGER~range~32~to~1024~1226 0 69800(_scalar (_to i 32 i 1024))))
		(_gen(_int C_M_AXI_S2MM_DATA_WIDTH 40 0 69800 \64\ (_ent gms((i 64)))))
		(_type(_int ~INTEGER~range~8~to~1024~1227 0 69803(_scalar (_to i 8 i 1024))))
		(_gen(_int C_S_AXIS_S2MM_TDATA_WIDTH 41 0 69803 \32\ (_ent gms((i 32)))))
		(_type(_int ~INTEGER~range~1~to~1~1228 0 69806(_scalar (_to i 1 i 1))))
		(_gen(_int C_S_AXIS_S2MM_TUSER_BITS 42 0 69806 \1\ (_ent gms((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~1229 0 69814(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_DEBUG_ALL 43 0 69814 \0\ (_ent gms((i 0)))))
		(_type(_int ~INTEGER~range~0~to~1~1230 0 69817(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_DEBUG_INFO_0 44 0 69817 \0\ (_ent gms((i 0)))))
		(_type(_int ~INTEGER~range~0~to~1~1231 0 69819(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_DEBUG_INFO_1 45 0 69819 \0\ (_ent gms((i 0)))))
		(_type(_int ~INTEGER~range~0~to~1~1232 0 69821(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_DEBUG_INFO_2 46 0 69821 \0\ (_ent gms((i 0)))))
		(_type(_int ~INTEGER~range~0~to~1~1233 0 69823(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_DEBUG_INFO_3 47 0 69823 \0\ (_ent gms((i 0)))))
		(_type(_int ~INTEGER~range~0~to~1~1234 0 69825(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_DEBUG_INFO_4 48 0 69825 \0\ (_ent gms((i 0)))))
		(_type(_int ~INTEGER~range~0~to~1~1235 0 69827(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_DEBUG_INFO_5 49 0 69827 \0\ (_ent((i 0)))))
		(_type(_int ~INTEGER~range~0~to~1~1236 0 69829(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_DEBUG_INFO_6 50 0 69829 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~1237 0 69831(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_DEBUG_INFO_7 51 0 69831 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~1238 0 69833(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_DEBUG_INFO_8 52 0 69833 \0\ (_ent gms((i 0)))))
		(_type(_int ~INTEGER~range~0~to~1~1239 0 69835(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_DEBUG_INFO_9 53 0 69835 \0\ (_ent gms((i 0)))))
		(_type(_int ~INTEGER~range~0~to~1~1240 0 69837(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_DEBUG_INFO_10 54 0 69837 \0\ (_ent gms((i 0)))))
		(_type(_int ~INTEGER~range~0~to~1~1241 0 69839(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_DEBUG_INFO_11 55 0 69839 \0\ (_ent gms((i 0)))))
		(_type(_int ~INTEGER~range~0~to~1~1242 0 69841(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_DEBUG_INFO_12 56 0 69841 \0\ (_ent((i 0)))))
		(_type(_int ~INTEGER~range~0~to~1~1243 0 69843(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_DEBUG_INFO_13 57 0 69843 \0\ (_ent((i 0)))))
		(_type(_int ~INTEGER~range~0~to~1~1244 0 69845(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_DEBUG_INFO_14 58 0 69845 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~1245 0 69847(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_DEBUG_INFO_15 59 0 69847 \1\ (_ent((i 1)))))
		(_type(_int ~STRING~12 0 69850(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int C_INSTANCE 60 0 69850(_ent(_string \"axi_vdma"\))))
		(_gen(_int C_SELECT_XPM -2 0 69851 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~1246 0 69852(_scalar (_to i 0 i 1))))
		(_gen(_int C_ENABLE_VERT_FLIP 61 0 69852 \0\ (_ent((i 0)))))
		(_type(_int ~STRING~1247 0 69853(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int C_FAMILY 62 0 69853(_ent(_string \"virtex7"\))))
		(_port(_int s_axi_lite_aclk -3 0 69858(_ent(_in((i 2))))))
		(_port(_int m_axi_sg_aclk -3 0 69859(_ent(_in((i 2))))))
		(_port(_int m_axi_mm2s_aclk -3 0 69862(_ent(_in((i 2))))))
		(_port(_int m_axis_mm2s_aclk -3 0 69863(_ent(_in((i 2)))(_event))))
		(_port(_int m_axi_s2mm_aclk -3 0 69866(_ent(_in((i 2))))))
		(_port(_int s_axis_s2mm_aclk -3 0 69867(_ent(_in((i 2)))(_event))))
		(_port(_int axi_resetn -3 0 69869(_ent(_in((i 2))))))
		(_port(_int s_axi_lite_awvalid -3 0 69875(_ent(_in((i 2))))))
		(_port(_int s_axi_lite_awready -3 0 69876(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_LITE_ADDR_WIDTH-1~downto~0}~12 0 69877(_array -3((_dto c 986 i 0)))))
		(_port(_int s_axi_lite_awaddr 63 0 69877(_ent(_in((_others(i 2)))))))
		(_port(_int s_axi_lite_wvalid -3 0 69881(_ent(_in((i 2))))))
		(_port(_int s_axi_lite_wready -3 0 69882(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_LITE_DATA_WIDTH-1~downto~0}~12 0 69883(_array -3((_dto c 987 i 0)))))
		(_port(_int s_axi_lite_wdata 64 0 69883(_ent(_in((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 69887(_array -3((_dto i 1 i 0)))))
		(_port(_int s_axi_lite_bresp 65 0 69887(_ent(_out))))
		(_port(_int s_axi_lite_bvalid -3 0 69888(_ent(_out))))
		(_port(_int s_axi_lite_bready -3 0 69889(_ent(_in((i 2))))))
		(_port(_int s_axi_lite_arvalid -3 0 69892(_ent(_in((i 2))))))
		(_port(_int s_axi_lite_arready -3 0 69893(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_LITE_ADDR_WIDTH-1~downto~0}~1249 0 69894(_array -3((_dto c 988 i 0)))))
		(_port(_int s_axi_lite_araddr 66 0 69894(_ent(_in((_others(i 2)))))))
		(_port(_int s_axi_lite_rvalid -3 0 69896(_ent(_out))))
		(_port(_int s_axi_lite_rready -3 0 69897(_ent(_in((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_LITE_DATA_WIDTH-1~downto~0}~1251 0 69898(_array -3((_dto c 989 i 0)))))
		(_port(_int s_axi_lite_rdata 67 0 69898(_ent(_out))))
		(_port(_int s_axi_lite_rresp 65 0 69900(_ent(_out))))
		(_port(_int mm2s_fsync -3 0 69905(_ent(_in((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_MM2S_GENLOCK_NUM_MASTERS*6}-1~downto~0}~12 0 69906(_array -3((_dto c 990 i 0)))))
		(_port(_int mm2s_frame_ptr_in 68 0 69906(_ent(_in((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 69908(_array -3((_dto i 5 i 0)))))
		(_port(_int mm2s_frame_ptr_out 69 0 69908(_ent(_out))))
		(_port(_int s2mm_fsync -3 0 69909(_ent(_in((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_S2MM_GENLOCK_NUM_MASTERS*6}-1~downto~0}~12 0 69910(_array -3((_dto c 991 i 0)))))
		(_port(_int s2mm_frame_ptr_in 70 0 69910(_ent(_in((_others(i 2)))))))
		(_port(_int s2mm_frame_ptr_out 69 0 69912(_ent(_out))))
		(_port(_int mm2s_buffer_empty -3 0 69913(_ent(_out))))
		(_port(_int mm2s_buffer_almost_empty -3 0 69914(_ent(_out))))
		(_port(_int s2mm_buffer_full -3 0 69915(_ent(_out))))
		(_port(_int s2mm_buffer_almost_full -3 0 69916(_ent(_out))))
		(_port(_int mm2s_fsync_out -3 0 69918(_ent(_out))))
		(_port(_int s2mm_fsync_out -3 0 69919(_ent(_out))))
		(_port(_int mm2s_prmtr_update -3 0 69920(_ent(_out))))
		(_port(_int s2mm_prmtr_update -3 0 69921(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_SG_ADDR_WIDTH-1~downto~0}~12 0 69927(_array -3((_dto c 992 i 0)))))
		(_port(_int m_axi_sg_araddr 71 0 69927(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 69929(_array -3((_dto i 7 i 0)))))
		(_port(_int m_axi_sg_arlen 72 0 69929(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 69930(_array -3((_dto i 2 i 0)))))
		(_port(_int m_axi_sg_arsize 73 0 69930(_ent(_out))))
		(_port(_int m_axi_sg_arburst 65 0 69931(_ent(_out))))
		(_port(_int m_axi_sg_arprot 73 0 69932(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 69933(_array -3((_dto i 3 i 0)))))
		(_port(_int m_axi_sg_arcache 74 0 69933(_ent(_out))))
		(_port(_int m_axi_sg_arvalid -3 0 69934(_ent(_out))))
		(_port(_int m_axi_sg_arready -3 0 69935(_ent(_in((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_SG_DATA_WIDTH-1~downto~0}~12 0 69938(_array -3((_dto c 993 i 0)))))
		(_port(_int m_axi_sg_rdata 75 0 69938(_ent(_in((_others(i 2)))))))
		(_port(_int m_axi_sg_rresp 65 0 69940(_ent(_in((_others(i 2)))))))
		(_port(_int m_axi_sg_rlast -3 0 69941(_ent(_in((i 2))))))
		(_port(_int m_axi_sg_rvalid -3 0 69942(_ent(_in((i 2))))))
		(_port(_int m_axi_sg_rready -3 0 69943(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_MM2S_ADDR_WIDTH-1~downto~0}~12 0 69949(_array -3((_dto c 994 i 0)))))
		(_port(_int m_axi_mm2s_araddr 76 0 69949(_ent(_out))))
		(_port(_int m_axi_mm2s_arlen 72 0 69951(_ent(_out))))
		(_port(_int m_axi_mm2s_arsize 73 0 69952(_ent(_out))))
		(_port(_int m_axi_mm2s_arburst 65 0 69953(_ent(_out))))
		(_port(_int m_axi_mm2s_arprot 73 0 69954(_ent(_out))))
		(_port(_int m_axi_mm2s_arcache 74 0 69955(_ent(_out))))
		(_port(_int m_axi_mm2s_arvalid -3 0 69956(_ent(_out))))
		(_port(_int m_axi_mm2s_arready -3 0 69957(_ent(_in((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_MM2S_DATA_WIDTH-1~downto~0}~12 0 69960(_array -3((_dto c 995 i 0)))))
		(_port(_int m_axi_mm2s_rdata 77 0 69960(_ent(_in((_others(i 2)))))))
		(_port(_int m_axi_mm2s_rresp 65 0 69962(_ent(_in((_others(i 2)))))))
		(_port(_int m_axi_mm2s_rlast -3 0 69963(_ent(_in((i 2))))))
		(_port(_int m_axi_mm2s_rvalid -3 0 69964(_ent(_in((i 2))))))
		(_port(_int m_axi_mm2s_rready -3 0 69965(_ent(_out))))
		(_port(_int mm2s_prmry_reset_out_n -3 0 69968(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXIS_MM2S_TDATA_WIDTH-1~downto~0}~12 0 69969(_array -3((_dto c 996 i 0)))))
		(_port(_int m_axis_mm2s_tdata 78 0 69969(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_M_AXIS_MM2S_TDATA_WIDTH/8}-1~downto~0}~12 0 69971(_array -3((_dto c 997 i 0)))))
		(_port(_int m_axis_mm2s_tkeep 79 0 69971(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXIS_MM2S_TUSER_BITS-1~downto~0}~12 0 69973(_array -3((_dto c 998 i 0)))))
		(_port(_int m_axis_mm2s_tuser 80 0 69973(_ent(_out))))
		(_port(_int m_axis_mm2s_tvalid -3 0 69975(_ent(_out))))
		(_port(_int m_axis_mm2s_tready -3 0 69976(_ent(_in((i 2))))))
		(_port(_int m_axis_mm2s_tlast -3 0 69977(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_S2MM_ADDR_WIDTH-1~downto~0}~12 0 69983(_array -3((_dto c 999 i 0)))))
		(_port(_int m_axi_s2mm_awaddr 81 0 69983(_ent(_out))))
		(_port(_int m_axi_s2mm_awlen 72 0 69985(_ent(_out))))
		(_port(_int m_axi_s2mm_awsize 73 0 69986(_ent(_out))))
		(_port(_int m_axi_s2mm_awburst 65 0 69987(_ent(_out))))
		(_port(_int m_axi_s2mm_awprot 73 0 69988(_ent(_out))))
		(_port(_int m_axi_s2mm_awcache 74 0 69989(_ent(_out))))
		(_port(_int m_axi_s2mm_awvalid -3 0 69990(_ent(_out))))
		(_port(_int m_axi_s2mm_awready -3 0 69991(_ent(_in((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_S2MM_DATA_WIDTH-1~downto~0}~12 0 69994(_array -3((_dto c 1000 i 0)))))
		(_port(_int m_axi_s2mm_wdata 82 0 69994(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_M_AXI_S2MM_DATA_WIDTH/8}-1~downto~0}~12 0 69996(_array -3((_dto c 1001 i 0)))))
		(_port(_int m_axi_s2mm_wstrb 83 0 69996(_ent(_out))))
		(_port(_int m_axi_s2mm_wlast -3 0 69998(_ent(_out))))
		(_port(_int m_axi_s2mm_wvalid -3 0 69999(_ent(_out))))
		(_port(_int m_axi_s2mm_wready -3 0 70000(_ent(_in((i 2))))))
		(_port(_int m_axi_s2mm_bresp 65 0 70003(_ent(_in((_others(i 2)))))))
		(_port(_int m_axi_s2mm_bvalid -3 0 70004(_ent(_in((i 2))))))
		(_port(_int m_axi_s2mm_bready -3 0 70005(_ent(_out))))
		(_port(_int s2mm_prmry_reset_out_n -3 0 70008(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXIS_S2MM_TDATA_WIDTH-1~downto~0}~12 0 70009(_array -3((_dto c 1002 i 0)))))
		(_port(_int s_axis_s2mm_tdata 84 0 70009(_ent(_in((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_S_AXIS_S2MM_TDATA_WIDTH/8}-1~downto~0}~12 0 70011(_array -3((_dto c 1003 i 0)))))
		(_port(_int s_axis_s2mm_tkeep 85 0 70011(_ent(_in((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXIS_S2MM_TUSER_BITS-1~downto~0}~12 0 70013(_array -3((_dto c 1004 i 0)))))
		(_port(_int s_axis_s2mm_tuser 86 0 70013(_ent(_in((_others(i 2)))))))
		(_port(_int s_axis_s2mm_tvalid -3 0 70015(_ent(_in((i 2))))))
		(_port(_int s_axis_s2mm_tready -3 0 70016(_ent(_out))))
		(_port(_int s_axis_s2mm_tlast -3 0 70017(_ent(_in((i 2))))))
		(_port(_int mm2s_introut -3 0 70021(_ent(_out))))
		(_port(_int s2mm_introut -3 0 70022(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 70023(_array -3((_dto i 63 i 0)))))
		(_port(_int axi_vdma_tstvec 87 0 70023(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 70106(_array -3((_dto i 3 i 0)))))
		(_cnst(_int VERSION_MAJOR 88 0 70106(_arch(_string \"0110"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 70108(_array -3((_dto i 7 i 0)))))
		(_cnst(_int VERSION_MINOR 89 0 70108(_arch(_string \"00100000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 70110(_array -3((_dto i 3 i 0)))))
		(_cnst(_int VERSION_REVISION 90 0 70110(_arch(_string \"0000"\))))
		(_type(_int ~STRING~13 0 70112(_array -1((_to i 1 i 17)))))
		(_cnst(_int REVISION_NUMBER 91 0 70112(_arch(_string \"Build Number: P80"\))))
		(_cnst(_int C_M_AXI_MM2S_ADDR_WIDTH_NEW -2 0 70115(_arch gms(_code 1005))))
		(_cnst(_int C_M_AXI_S2MM_ADDR_WIDTH_NEW -2 0 70116(_arch gms(_code 1006))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 70122(_scalar (_to i 0 i 1))))
		(_cnst(_int SG_INCLUDE_DESC_QUEUE 92 0 70122(_arch((i 0)))))
		(_cnst(_int SG_FTCH_DESC2QUEUE -2 0 70127(_arch((i 0)))))
		(_cnst(_int SG_UPDT_DESC2QUEUE -2 0 70129(_arch((i 0)))))
		(_cnst(_int SG_CH1_WORDS_TO_FETCH -2 0 70131(_arch((i 7)))))
		(_cnst(_int SG_CH2_WORDS_TO_FETCH -2 0 70133(_arch((i 7)))))
		(_cnst(_int SG_CH1_WORDS_TO_UPDATE -2 0 70135(_arch((i 1)))))
		(_cnst(_int SG_CH2_WORDS_TO_UPDATE -2 0 70137(_arch((i 1)))))
		(_cnst(_int SG_CH1_FIRST_UPDATE_WORD -2 0 70139(_arch((i 0)))))
		(_cnst(_int SG_CH2_FIRST_UPDATE_WORD -2 0 70141(_arch((i 0)))))
		(_cnst(_int SG_CH1_ENBL_STALE_ERR -2 0 70143(_arch((i 0)))))
		(_cnst(_int SG_CH2_ENBL_STALE_ERR -2 0 70145(_arch((i 0)))))
		(_cnst(_int M_AXIS_SG_TDATA_WIDTH -2 0 70147(_arch((i 32)))))
		(_cnst(_int S_AXIS_UPDPTR_TDATA_WIDTH -2 0 70149(_arch((i 32)))))
		(_cnst(_int S_AXIS_UPDSTS_TDATA_WIDTH -2 0 70151(_arch((i 33)))))
		(_cnst(_int EXCLUDE_DESC_UPDATE -2 0 70153(_arch((i 0)))))
		(_cnst(_int EXCLUDE_INTRPT -2 0 70155(_arch((i 0)))))
		(_cnst(_int INCLUDE_DLYTMR -2 0 70157(_arch((i 1)))))
		(_cnst(_int EXCLUDE_DLYTMR -2 0 70158(_arch((i 0)))))
		(_cnst(_int C_USE_S2MM_FSYNC_01 -2 0 70168(_arch gms(_code 1007))))
		(_cnst(_int ENABLE_FLUSH_ON_MM2S_FSYNC -2 0 70181(_arch gms(_code 1008))))
		(_cnst(_int ENABLE_FLUSH_ON_S2MM_FSYNC -2 0 70182(_arch gms(_code 1009))))
		(_cnst(_int TOTAL_NUM_REGISTER -2 0 70190(_arch gms(_code 1010))))
		(_cnst(_int C_M_AXIS_MM2S_TDATA_WIDTH_CALCULATED -2 0 70199(_arch gms(_code 1011))))
		(_cnst(_int C_S_AXIS_S2MM_TDATA_WIDTH_CALCULATED -2 0 70200(_arch gms(_code 1012))))
		(_cnst(_int C_MM2S_ENABLE_TKEEP -2 0 70204(_arch gms(_code 1013))))
		(_cnst(_int C_S2MM_ENABLE_TKEEP -2 0 70205(_arch gms(_code 1014))))
		(_cnst(_int CHANNEL_IS_MM2S -2 0 70208(_arch((i 1)))))
		(_cnst(_int CHANNEL_IS_S2MM -2 0 70209(_arch((i 0)))))
		(_cnst(_int DM_CMDSTS_FIFO_DEPTH -2 0 70218(_arch((i 4)))))
		(_cnst(_int DM_INCLUDE_STS_FIFO -2 0 70221(_arch((i 1)))))
		(_cnst(_int DM_ADDR_PIPE_DEPTH -2 0 70224(_arch((i 4)))))
		(_cnst(_int BASE_STATUS_WIDTH -2 0 70227(_arch((i 8)))))
		(_cnst(_int AXI_FULL_MODE -2 0 70230(_arch((i 1)))))
		(_cnst(_int DM_CLOCK_SYNC -2 0 70233(_arch((i 0)))))
		(_cnst(_int ALWAYS_ALLOW -3 0 70236(_arch((i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{1023~downto~0}~13 0 70238(_array -3((_dto i 1023 i 0)))))
		(_cnst(_int ZERO_VALUE 93 0 70238(_arch((_others(i 2))))))
		(_cnst(_int S2MM_AXI_FULL_MODE -2 0 70244(_arch gms(_code 1015))))
		(_cnst(_int DM_SUPPORT_INDET_BTT -2 0 70254(_arch((i 1)))))
		(_cnst(_int INDETBTT_ADDED_STS_WIDTH -2 0 70258(_arch((i 24)))))
		(_cnst(_int S2MM_DM_STATUS_WIDTH -2 0 70261(_arch((i 32)))))
		(_cnst(_int S2MM_DM_CMD_EXTENDED -2 0 70264(_arch((i 0)))))
		(_cnst(_int S2MM_DM_BTT_LENGTH_WIDTH -2 0 70269(_arch gms(_code 1016))))
		(_cnst(_int C_INCLUDE_S2MM_SF_INT -2 0 70272(_arch((i 1)))))
		(_cnst(_int DM_S2MM_INCLUDE_SF -2 0 70276(_arch gms(_code 1017))))
		(_cnst(_int MM2S_AXI_FULL_MODE -2 0 70284(_arch gms(_code 1018))))
		(_cnst(_int MM2S_DM_CMD_NOT_EXTENDED -2 0 70287(_arch((i 0)))))
		(_cnst(_int MM2S_DM_STATUS_WIDTH -2 0 70290(_arch((i 8)))))
		(_cnst(_int MM2S_DM_BTT_LENGTH_WIDTH -2 0 70295(_arch gms(_code 1019))))
		(_cnst(_int DM_MM2S_INCLUDE_SF -2 0 70308(_arch gms(_code 1020))))
		(_cnst(_int TRACK_NO_LINES -2 0 70324(_arch((i 0)))))
		(_cnst(_int TRACK_LINES -2 0 70325(_arch((i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{VSIZE_DWIDTH-1~downto~0}~13 0 70327(_array -3((_dto i 12 i 0)))))
		(_cnst(_int VSIZE_ZERO 94 0 70327(_arch((_others(i 2))))))
		(_cnst(_int LINEBUFFER_AE_THRESH -2 0 70331(_arch((i 1)))))
		(_cnst(_int LINEBUFFER_AF_THRESH -2 0 70332(_arch gms(_code 1021))))
		(_cnst(_int INCLUDE_MSTR_SKID_BUFFER -2 0 70335(_arch((i 1)))))
		(_cnst(_int EXCLUDE_MSTR_SKID_BUFFER -2 0 70336(_arch((i 0)))))
		(_cnst(_int INCLUDE_SLV_SKID_BUFFER -2 0 70337(_arch((i 1)))))
		(_cnst(_int EXCLUDE_SLV_SKID_BUFFER -2 0 70338(_arch((i 0)))))
		(_cnst(_int MM2S_LINEBUFFER_DEPTH -2 0 70359(_arch gms(_code 1022))))
		(_cnst(_int S2MM_LINEBUFFER_DEPTH -2 0 70362(_arch gms(_code 1023))))
		(_cnst(_int MM2S_SOF_ENABLE -2 0 70368(_arch((i 1)))))
		(_cnst(_int S2MM_SOF_ENABLE -2 0 70371(_arch gms(_code 1024))))
		(_cnst(_int MM2S_GENLOCK_SLVE_PTR_DWIDTH -2 0 70378(_arch gms(_code 1025))))
		(_cnst(_int S2MM_GENLOCK_SLVE_PTR_DWIDTH -2 0 70379(_arch gms(_code 1026))))
		(_cnst(_int INTERNAL_GENLOCK_ENABLE -2 0 70386(_arch gms(_code 1027))))
		(_cnst(_int C_MM2S_LINEBUFFER_THRESH_INT -2 0 70391(_arch gms(_code 1028))))
		(_cnst(_int C_S2MM_LINEBUFFER_THRESH_INT -2 0 70392(_arch gms(_code 1029))))
		(_type(_int ~STRING~133 0 70394(_array -1((_uto i 1 i 2147483647)))))
		(_cnst(_int C_ROOT_FAMILY 95 0 70394(_arch gms(_code 1030))))
		(_cnst(_int C_NUM_FSTORES_64 -2 0 70396(_arch gms(_code 1031))))
		(_cnst(_int CMD_WIDTH -2 0 70398(_arch gms(_code 1032))))
		(_sig(_int mm2s_prmry_resetn -3 0 70408(_arch(_uni((i 3))))))
		(_sig(_int mm2s_dm_prmry_resetn -3 0 70409(_arch(_uni((i 3))))))
		(_sig(_int mm2s_axis_resetn -3 0 70410(_arch(_uni((i 3))))))
		(_sig(_int mm2s_axis_linebuf_reset_out -3 0 70411(_arch(_uni((i 3))))))
		(_sig(_int s2mm_axis_linebuf_reset_out -3 0 70412(_arch(_uni((i 3))))))
		(_sig(_int s2mm_axis_linebuf_reset_out_inv -3 0 70413(_arch(_uni((i 3))))))
		(_sig(_int s2mm_prmry_resetn -3 0 70414(_arch(_uni((i 3))))))
		(_sig(_int s2mm_dm_prmry_resetn -3 0 70415(_arch(_uni((i 3))))))
		(_sig(_int s2mm_axis_resetn -3 0 70416(_arch(_uni((i 3))))))
		(_sig(_int s_axi_lite_resetn -3 0 70417(_arch(_uni((i 3))))))
		(_sig(_int m_axi_sg_resetn -3 0 70418(_arch(_uni((i 3))))))
		(_sig(_int m_axi_dm_sg_resetn -3 0 70419(_arch(_uni((i 3))))))
		(_sig(_int mm2s_hrd_resetn -3 0 70420(_arch(_uni((i 3))))))
		(_sig(_int s2mm_hrd_resetn -3 0 70421(_arch(_uni((i 3))))))
		(_sig(_int mm2s_stop -3 0 70425(_arch(_uni((i 2))))))
		(_sig(_int mm2s_stop_reg -3 0 70426(_arch(_uni((i 2))))))
		(_sig(_int mm2s_halted_clr -3 0 70427(_arch(_uni((i 2))))))
		(_sig(_int mm2s_halted_set -3 0 70428(_arch(_uni((i 2))))))
		(_sig(_int mm2s_idle_set -3 0 70429(_arch(_uni((i 2))))))
		(_sig(_int mm2s_idle_clr -3 0 70430(_arch(_uni((i 2))))))
		(_sig(_int mm2s_dma_interr_set -3 0 70431(_arch(_uni((i 2))))))
		(_sig(_int mm2s_dma_interr_set_minus_frame_errors -3 0 70432(_arch(_uni((i 2))))))
		(_sig(_int mm2s_dma_slverr_set -3 0 70433(_arch(_uni((i 2))))))
		(_sig(_int mm2s_dma_decerr_set -3 0 70434(_arch(_uni((i 2))))))
		(_sig(_int mm2s_ioc_irq_set -3 0 70435(_arch(_uni((i 2))))))
		(_sig(_int mm2s_dly_irq_set -3 0 70436(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~135 0 70437(_array -3((_dto i 7 i 0)))))
		(_sig(_int mm2s_irqdelay_status 96 0 70437(_arch(_uni((_others(i 2)))))))
		(_sig(_int mm2s_irqthresh_status 96 0 70438(_arch(_uni((_others(i 2)))))))
		(_sig(_int mm2s_new_curdesc_wren -3 0 70439(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_SG_ADDR_WIDTH-1~downto~0}~13 0 70440(_array -3((_dto c 1033 i 0)))))
		(_sig(_int mm2s_new_curdesc 97 0 70440(_arch(_uni((_others(i 2)))))))
		(_sig(_int mm2s_tailpntr_updated -3 0 70441(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_LITE_DATA_WIDTH-1~downto~0}~13 0 70442(_array -3((_dto c 1034 i 0)))))
		(_sig(_int mm2s_dmacr 98 0 70442(_arch(_uni((_others(i 2)))))))
		(_sig(_int mm2s_dmasr 98 0 70443(_arch(_uni((_others(i 2)))))))
		(_sig(_int mm2s_curdesc 97 0 70444(_arch(_uni((_others(i 2)))))))
		(_sig(_int mm2s_taildesc 97 0 70445(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{NUM_FRM_STORE_WIDTH-1~downto~0}~13 0 70446(_array -3((_dto i 5 i 0)))))
		(_sig(_int mm2s_num_frame_store 99 0 70446(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{THRESH_MSB_BIT~downto~0}~13 0 70447(_array -3((_dto i 16 i 0)))))
		(_sig(_int mm2s_linebuf_threshold 100 0 70447(_arch(_uni((_others(i 2)))))))
		(_sig(_int mm2s_packet_sof -3 0 70448(_arch(_uni((i 2))))))
		(_sig(_int mm2s_all_idle -3 0 70449(_arch(_uni((i 2))))))
		(_sig(_int mm2s_cmdsts_idle -3 0 70450(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{FRAME_NUMBER_WIDTH-1~downto~0}~13 0 70451(_array -3((_dto i 4 i 0)))))
		(_sig(_int mm2s_frame_number 101 0 70451(_arch(_uni((_others(i 2)))))))
		(_sig(_int mm2s_chnl_current_frame 101 0 70452(_arch(_uni((_others(i 2)))))))
		(_sig(_int mm2s_genlock_pair_frame 101 0 70453(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{VSIZE_DWIDTH-1~downto~0}~137 0 70454(_array -3((_dto i 12 i 0)))))
		(_sig(_int mm2s_crnt_vsize 102 0 70454(_arch(_uni((_others(i 2)))))))
		(_sig(_int mm2s_crnt_vsize_d2 102 0 70455(_arch(_uni((_others(i 2)))))))
		(_sig(_int mm2s_dlyirq_dsble -3 0 70456(_arch(_uni((i 2))))))
		(_sig(_int mm2s_irqthresh_rstdsbl -3 0 70457(_arch(_uni((i 2))))))
		(_sig(_int mm2s_valid_video_prmtrs -3 0 70458(_arch(_uni((i 2))))))
		(_sig(_int mm2s_all_lines_xfred -3 0 70459(_arch(_uni((i 2))))))
		(_sig(_int mm2s_all_lines_xfred_s -3 0 70460(_arch(_uni((i 2))))))
		(_sig(_int mm2s_all_lines_xfred_s_dwidth -3 0 70461(_arch(_uni((i 2))))))
		(_sig(_int mm2s_fsize_mismatch_err -3 0 70462(_arch(_uni((i 2))))))
		(_sig(_int mm2s_lsize_mismatch_err -3 0 70463(_arch(_uni((i 2))))))
		(_sig(_int mm2s_lsize_more_mismatch_err -3 0 70464(_arch(_uni((i 2))))))
		(_sig(_int mm2s_frame_ptr_out_i 99 0 70465(_arch(_uni((_others(i 2)))))))
		(_sig(_int mm2s_to_s2mm_fsync -3 0 70466(_arch(_uni((i 2))))))
		(_sig(_int mm2s_regdir_idle -3 0 70469(_arch(_uni((i 2))))))
		(_sig(_int mm2s_prmtr_updt_complete -3 0 70470(_arch(_uni((i 2))))))
		(_sig(_int mm2s_reg_module_vsize 102 0 70471(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{HSIZE_DWIDTH-1~downto~0}~13 0 70472(_array -3((_dto i 15 i 0)))))
		(_sig(_int mm2s_reg_module_hsize 103 0 70472(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{STRIDE_DWIDTH-1~downto~0}~13 0 70473(_array -3((_dto i 15 i 0)))))
		(_sig(_int mm2s_reg_module_stride 104 0 70473(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{FRMDLY_DWIDTH-1~downto~0}~13 0 70474(_array -3((_dto i 4 i 0)))))
		(_sig(_int mm2s_reg_module_frmdly 105 0 70474(_arch(_uni))))
		(_type(_int ~STARTADDR_ARRAY_TYPE{0~to~C_NUM_FSTORES-1}~13 0 70475(_array -4((_to i 0 c 1035)))))
		(_sig(_int mm2s_reg_module_strt_addr 106 0 70475(_arch(_uni))))
		(_type(_int ~STARTADDR_ARRAY_TYPE_64{0~to~C_NUM_FSTORES_64-1}~13 0 70476(_array -5((_to i 0 c 1036)))))
		(_sig(_int mm2s_reg_module_strt_addr_64 107 0 70476(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{TOTAL_NUM_REGISTER-1~downto~0}~13 0 70479(_array -3((_dto c 1037 i 0)))))
		(_sig(_int mm2s_axi2ip_wrce 108 0 70479(_arch(_uni((_others(i 2)))))))
		(_sig(_int mm2s_axi2ip_wrdata 98 0 70480(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_LITE_ADDR_WIDTH-1~downto~0}~13 0 70481(_array -3((_dto c 1038 i 0)))))
		(_sig(_int mm2s_axi2ip_rdaddr 109 0 70481(_arch(_uni((_others(i 2)))))))
		(_sig(_int mm2s_ip2axi_rddata 98 0 70483(_arch(_uni((_others(i 2)))))))
		(_sig(_int mm2s_ip2axi_frame_ptr_ref 101 0 70485(_arch(_uni((_others(i 2)))))))
		(_sig(_int mm2s_ip2axi_frame_store 101 0 70486(_arch(_uni((_others(i 2)))))))
		(_sig(_int mm2s_ip2axi_introut -3 0 70487(_arch(_uni((i 2))))))
		(_sig(_int mm2s_cdc2sg_run_stop -3 0 70490(_arch(_uni((i 2))))))
		(_sig(_int mm2s_cdc2sg_stop -3 0 70491(_arch(_uni((i 2))))))
		(_sig(_int mm2s_cdc2sg_taildesc_wren -3 0 70492(_arch(_uni((i 2))))))
		(_sig(_int mm2s_cdc2sg_taildesc 97 0 70493(_arch(_uni((_others(i 2)))))))
		(_sig(_int mm2s_cdc2sg_curdesc 97 0 70494(_arch(_uni((_others(i 2)))))))
		(_sig(_int mm2s_sg2cdc_ftch_idle -3 0 70495(_arch(_uni((i 2))))))
		(_sig(_int mm2s_sg2cdc_ftch_interr_set -3 0 70496(_arch(_uni((i 2))))))
		(_sig(_int mm2s_sg2cdc_ftch_slverr_set -3 0 70497(_arch(_uni((i 2))))))
		(_sig(_int mm2s_sg2cdc_ftch_decerr_set -3 0 70498(_arch(_uni((i 2))))))
		(_sig(_int mm2s_ftch_idle -3 0 70501(_arch(_uni((i 2))))))
		(_sig(_int mm2s_updt_ioc_irq_set -3 0 70502(_arch(_uni((i 2))))))
		(_sig(_int mm2s_irqthresh_wren -3 0 70503(_arch(_uni((i 2))))))
		(_sig(_int mm2s_irqdelay_wren -3 0 70504(_arch(_uni((i 2))))))
		(_sig(_int mm2s_ftchcmdsts_idle -3 0 70505(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{M_AXIS_SG_TDATA_WIDTH-1~downto~0}~13 0 70508(_array -3((_dto i 31 i 0)))))
		(_sig(_int m_axis_mm2s_ftch_tdata 110 0 70508(_arch(_uni((_others(i 2)))))))
		(_sig(_int m_axis_mm2s_ftch_tvalid -3 0 70509(_arch(_uni((i 2))))))
		(_sig(_int m_axis_mm2s_ftch_tready -3 0 70510(_arch(_uni((i 2))))))
		(_sig(_int m_axis_mm2s_ftch_tlast -3 0 70511(_arch(_uni((i 2))))))
		(_sig(_int s_axis_mm2s_cmd_tvalid -3 0 70514(_arch(_uni((i 2))))))
		(_sig(_int s_axis_mm2s_cmd_tready -3 0 70515(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_M_AXI_MM2S_ADDR_WIDTH_NEW+CMD_BASE_WIDTH}-1~downto~0}~13 0 70516(_array -3((_dto c 1039 i 0)))))
		(_sig(_int s_axis_mm2s_cmd_tdata 111 0 70516(_arch(_uni((_others(i 2)))))))
		(_sig(_int m_axis_mm2s_sts_tvalid -3 0 70519(_arch(_uni((i 2))))))
		(_sig(_int m_axis_mm2s_sts_tready -3 0 70520(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{MM2S_DM_STATUS_WIDTH-1~downto~0}~13 0 70521(_array -3((_dto i 7 i 0)))))
		(_sig(_int m_axis_mm2s_sts_tdata 112 0 70521(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{{MM2S_DM_STATUS_WIDTH/8}-1~downto~0}~13 0 70522(_array -3((_dto i 0 i 0)))))
		(_sig(_int m_axis_mm2s_sts_tkeep 113 0 70522(_arch(_uni((_others(i 2)))))))
		(_sig(_int mm2s_err -3 0 70523(_arch(_uni((i 2))))))
		(_sig(_int mm2s_halt -3 0 70524(_arch(_uni((i 2))))))
		(_sig(_int mm2s_halt_reg -3 0 70525(_arch(_uni((i 2))))))
		(_sig(_int mm2s_halt_cmplt -3 0 70526(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXIS_MM2S_TDATA_WIDTH_CALCULATED-1~downto~0}~13 0 70529(_array -3((_dto c 1040 i 0)))))
		(_sig(_int dm2linebuf_mm2s_tdata 114 0 70529(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_M_AXIS_MM2S_TDATA_WIDTH_CALCULATED/8}-1~downto~0}~13 0 70530(_array -3((_dto c 1041 i 0)))))
		(_sig(_int dm2linebuf_mm2s_tkeep 115 0 70530(_arch(_uni))))
		(_sig(_int dm2linebuf_mm2s_tlast -3 0 70531(_arch(_uni((i 2))))))
		(_sig(_int dm2linebuf_mm2s_tvalid -3 0 70532(_arch(_uni((i 2))))))
		(_sig(_int linebuf2dm_mm2s_tready -3 0 70533(_arch(_uni((i 2))))))
		(_sig(_int mm2s_ftch_interr_set -3 0 70536(_arch(_uni((i 2))))))
		(_sig(_int mm2s_ftch_slverr_set -3 0 70537(_arch(_uni((i 2))))))
		(_sig(_int mm2s_ftch_decerr_set -3 0 70538(_arch(_uni((i 2))))))
		(_sig(_int mm2s_soft_reset -3 0 70541(_arch(_uni((i 2))))))
		(_sig(_int mm2s_soft_reset_clr -3 0 70542(_arch(_uni((i 2))))))
		(_sig(_int m_axis_mm2s_tvalid_i -3 0 70545(_arch(_uni((i 2))))))
		(_sig(_int m_axis_mm2s_tvalid_i_axis_dw_conv -3 0 70546(_arch(_uni((i 2))))))
		(_sig(_int m_axis_mm2s_tlast_i -3 0 70547(_arch(_uni((i 2))))))
		(_sig(_int m_axis_mm2s_tlast_i_axis_dw_conv -3 0 70548(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXIS_S2MM_TDATA_WIDTH_CALCULATED-1~downto~0}~13 0 70550(_array -3((_dto c 1042 i 0)))))
		(_sig(_int s_axis_s2mm_tdata_i 116 0 70550(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_S_AXIS_S2MM_TDATA_WIDTH_CALCULATED/8}-1~downto~0}~13 0 70552(_array -3((_dto c 1043 i 0)))))
		(_sig(_int s_axis_s2mm_tkeep_i 117 0 70552(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXIS_S2MM_TUSER_BITS-1~downto~0}~13 0 70554(_array -3((_dto c 1044 i 0)))))
		(_sig(_int s_axis_s2mm_tuser_i 118 0 70554(_arch(_uni((_others(i 2)))))))
		(_sig(_int s_axis_s2mm_tvalid_i -3 0 70556(_arch(_uni))))
		(_sig(_int s_axis_s2mm_tvalid_int -3 0 70557(_arch(_uni))))
		(_sig(_int s_axis_s2mm_tlast_i -3 0 70558(_arch(_uni))))
		(_sig(_int m_axis_mm2s_tdata_i 114 0 70561(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_M_AXIS_MM2S_TDATA_WIDTH_CALCULATED/8}-1~downto~0}~139 0 70563(_array -3((_dto c 1045 i 0)))))
		(_sig(_int m_axis_mm2s_tkeep_i 119 0 70563(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXIS_MM2S_TUSER_BITS-1~downto~0}~13 0 70565(_array -3((_dto c 1046 i 0)))))
		(_sig(_int m_axis_mm2s_tuser_i 120 0 70565(_arch(_uni((_others(i 2)))))))
		(_sig(_int m_axis_mm2s_tready_i -3 0 70567(_arch(_uni))))
		(_sig(_int s2mm_stop -3 0 70569(_arch(_uni((i 2))))))
		(_sig(_int s2mm_halted_clr -3 0 70570(_arch(_uni((i 2))))))
		(_sig(_int s2mm_halted_set -3 0 70571(_arch(_uni((i 2))))))
		(_sig(_int s2mm_idle_set -3 0 70572(_arch(_uni((i 2))))))
		(_sig(_int s2mm_idle_clr -3 0 70573(_arch(_uni((i 2))))))
		(_sig(_int s2mm_dma_interr_set -3 0 70574(_arch(_uni((i 2))))))
		(_sig(_int s2mm_dma_interr_set_minus_frame_errors -3 0 70575(_arch(_uni((i 2))))))
		(_sig(_int s2mm_dma_slverr_set -3 0 70576(_arch(_uni((i 2))))))
		(_sig(_int s2mm_dma_decerr_set -3 0 70577(_arch(_uni((i 2))))))
		(_sig(_int s2mm_ioc_irq_set -3 0 70578(_arch(_uni((i 2))))))
		(_sig(_int s2mm_dly_irq_set -3 0 70579(_arch(_uni((i 2))))))
		(_sig(_int s2mm_irqdelay_status 96 0 70580(_arch(_uni((_others(i 2)))))))
		(_sig(_int s2mm_irqthresh_status 96 0 70581(_arch(_uni((_others(i 2)))))))
		(_sig(_int s2mm_new_curdesc_wren -3 0 70582(_arch(_uni((i 2))))))
		(_sig(_int s2mm_new_curdesc 97 0 70583(_arch(_uni((_others(i 2)))))))
		(_sig(_int s2mm_tailpntr_updated -3 0 70584(_arch(_uni((i 2))))))
		(_sig(_int s2mm_dmacr 98 0 70585(_arch(_uni((_others(i 2)))))))
		(_sig(_int s2mm_dmasr 98 0 70586(_arch(_uni((_others(i 2)))))))
		(_sig(_int s2mm_curdesc 97 0 70587(_arch(_uni((_others(i 2)))))))
		(_sig(_int s2mm_taildesc 97 0 70588(_arch(_uni((_others(i 2)))))))
		(_sig(_int s2mm_num_frame_store 99 0 70589(_arch(_uni((_others(i 2)))))))
		(_sig(_int s2mm_linebuf_threshold 100 0 70590(_arch(_uni((_others(i 2)))))))
		(_sig(_int s2mm_packet_sof -3 0 70591(_arch(_uni((i 2))))))
		(_sig(_int s2mm_all_idle -3 0 70592(_arch(_uni((i 2))))))
		(_sig(_int s2mm_cmdsts_idle -3 0 70593(_arch(_uni((i 2))))))
		(_sig(_int s2mm_frame_number 101 0 70594(_arch(_uni((_others(i 2)))))))
		(_sig(_int s2mm_chnl_current_frame 101 0 70595(_arch(_uni((_others(i 2)))))))
		(_sig(_int s2mm_genlock_pair_frame 101 0 70596(_arch(_uni((_others(i 2)))))))
		(_sig(_int s2mm_dlyirq_dsble -3 0 70597(_arch(_uni((i 2))))))
		(_sig(_int s2mm_irqthresh_rstdsbl -3 0 70598(_arch(_uni((i 2))))))
		(_sig(_int s2mm_valid_video_prmtrs -3 0 70599(_arch(_uni((i 2))))))
		(_sig(_int s2mm_crnt_vsize 102 0 70600(_arch(_uni((_others(i 2)))))))
		(_sig(_int s2mm_update_frmstore -3 0 70601(_arch(_uni((i 2))))))
		(_sig(_int s2mm_frmstr_err_addr 101 0 70602(_arch(_uni((_others(i 2)))))))
		(_sig(_int s2mm_all_lines_xfred -3 0 70603(_arch(_uni((i 2))))))
		(_sig(_int all_lasts_rcvd -3 0 70604(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 70605(_array -3((_dto i 15 i 0)))))
		(_sig(_int s2mm_capture_hsize_at_uf_err_sig 121 0 70605(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{12~downto~0}~13 0 70606(_array -3((_dto i 12 i 0)))))
		(_sig(_int s2mm_capture_dm_done_vsize_counter_sig 122 0 70606(_arch(_uni))))
		(_sig(_int s2mm_fsize_mismatch_err_flag -3 0 70609(_arch(_uni((i 2))))))
		(_sig(_int s2mm_fsize_mismatch_err -3 0 70610(_arch(_uni((i 2))))))
		(_sig(_int s2mm_lsize_mismatch_err -3 0 70611(_arch(_uni((i 2))))))
		(_sig(_int s2mm_lsize_more_mismatch_err -3 0 70612(_arch(_uni((i 2))))))
		(_sig(_int s2mm_tuser_fsync -3 0 70613(_arch(_uni((i 2))))))
		(_sig(_int s2mm_frame_ptr_out_i 99 0 70614(_arch(_uni((_others(i 2)))))))
		(_sig(_int s2mm_to_mm2s_fsync -3 0 70615(_arch(_uni((i 2))))))
		(_sig(_int s2mm_regdir_idle -3 0 70618(_arch(_uni((i 2))))))
		(_sig(_int s2mm_prmtr_updt_complete -3 0 70619(_arch(_uni((i 2))))))
		(_sig(_int s2mm_reg_module_vsize 102 0 70620(_arch(_uni))))
		(_sig(_int s2mm_reg_module_hsize 103 0 70621(_arch(_uni))))
		(_sig(_int s2mm_reg_module_stride 104 0 70622(_arch(_uni))))
		(_sig(_int s2mm_reg_module_frmdly 105 0 70623(_arch(_uni))))
		(_sig(_int s2mm_reg_module_strt_addr 106 0 70624(_arch(_uni))))
		(_sig(_int s2mm_reg_module_strt_addr_64 107 0 70625(_arch(_uni))))
		(_sig(_int s2mm_axi2ip_wrce 108 0 70628(_arch(_uni((_others(i 2)))))))
		(_sig(_int s2mm_axi2ip_wrdata 98 0 70629(_arch(_uni((_others(i 2)))))))
		(_sig(_int s2mm_axi2ip_rdaddr 109 0 70630(_arch(_uni((_others(i 2)))))))
		(_sig(_int s2mm_ip2axi_rddata 98 0 70632(_arch(_uni((_others(i 2)))))))
		(_sig(_int s2mm_ip2axi_frame_ptr_ref 101 0 70634(_arch(_uni((_others(i 2)))))))
		(_sig(_int s2mm_ip2axi_frame_store 101 0 70635(_arch(_uni((_others(i 2)))))))
		(_sig(_int s2mm_ip2axi_introut -3 0 70636(_arch(_uni((i 2))))))
		(_sig(_int s2mm_cdc2sg_run_stop -3 0 70639(_arch(_uni((i 2))))))
		(_sig(_int s2mm_cdc2sg_stop -3 0 70640(_arch(_uni((i 2))))))
		(_sig(_int s2mm_cdc2sg_taildesc_wren -3 0 70641(_arch(_uni((i 2))))))
		(_sig(_int s2mm_cdc2sg_taildesc 97 0 70642(_arch(_uni((_others(i 2)))))))
		(_sig(_int s2mm_cdc2sg_curdesc 97 0 70643(_arch(_uni((_others(i 2)))))))
		(_sig(_int s2mm_sg2cdc_ftch_idle -3 0 70644(_arch(_uni((i 2))))))
		(_sig(_int s2mm_sg2cdc_ftch_interr_set -3 0 70645(_arch(_uni((i 2))))))
		(_sig(_int s2mm_sg2cdc_ftch_slverr_set -3 0 70646(_arch(_uni((i 2))))))
		(_sig(_int s2mm_sg2cdc_ftch_decerr_set -3 0 70647(_arch(_uni((i 2))))))
		(_sig(_int s2mm_desc_flush -3 0 70650(_arch(_uni((i 2))))))
		(_sig(_int s2mm_ftch_idle -3 0 70651(_arch(_uni((i 2))))))
		(_sig(_int s2mm_irqthresh_wren -3 0 70652(_arch(_uni((i 2))))))
		(_sig(_int s2mm_irqdelay_wren -3 0 70653(_arch(_uni((i 2))))))
		(_sig(_int s2mm_ftchcmdsts_idle -3 0 70654(_arch(_uni((i 2))))))
		(_sig(_int m_axis_s2mm_ftch_tdata 110 0 70657(_arch(_uni((_others(i 2)))))))
		(_sig(_int m_axis_s2mm_ftch_tvalid -3 0 70658(_arch(_uni((i 2))))))
		(_sig(_int m_axis_s2mm_ftch_tready -3 0 70659(_arch(_uni((i 2))))))
		(_sig(_int m_axis_s2mm_ftch_tlast -3 0 70660(_arch(_uni((i 2))))))
		(_sig(_int s_axis_s2mm_cmd_tvalid -3 0 70663(_arch(_uni((i 2))))))
		(_sig(_int s_axis_s2mm_cmd_tready -3 0 70664(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_M_AXI_S2MM_ADDR_WIDTH_NEW+CMD_BASE_WIDTH}-1~downto~0}~13 0 70665(_array -3((_dto c 1047 i 0)))))
		(_sig(_int s_axis_s2mm_cmd_tdata 123 0 70665(_arch(_uni((_others(i 2)))))))
		(_sig(_int m_axis_s2mm_sts_tvalid -3 0 70668(_arch(_uni((i 2))))))
		(_sig(_int m_axis_s2mm_sts_tready -3 0 70669(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{S2MM_DM_STATUS_WIDTH-1~downto~0}~13 0 70670(_array -3((_dto i 31 i 0)))))
		(_sig(_int m_axis_s2mm_sts_tdata 124 0 70670(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{{S2MM_DM_STATUS_WIDTH/8}-1~downto~0}~13 0 70671(_array -3((_dto i 3 i 0)))))
		(_sig(_int m_axis_s2mm_sts_tkeep 125 0 70671(_arch(_uni((_others(i 2)))))))
		(_sig(_int s2mm_err -3 0 70672(_arch(_uni((i 2))))))
		(_sig(_int s2mm_halt -3 0 70673(_arch(_uni((i 2))))))
		(_sig(_int s2mm_halt_cmplt -3 0 70674(_arch(_uni((i 2))))))
		(_sig(_int linebuf2dm_s2mm_tdata 116 0 70677(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_S_AXIS_S2MM_TDATA_WIDTH_CALCULATED/8}-1~downto~0}~1311 0 70678(_array -3((_dto c 1048 i 0)))))
		(_sig(_int linebuf2dm_s2mm_tkeep 126 0 70678(_arch(_uni))))
		(_sig(_int linebuf2dm_s2mm_tlast -3 0 70679(_arch(_uni((i 2))))))
		(_sig(_int linebuf2dm_s2mm_tvalid -3 0 70680(_arch(_uni((i 2))))))
		(_sig(_int dm2linebuf_s2mm_tready -3 0 70681(_arch(_uni((i 2))))))
		(_sig(_int s2mm_ftch_interr_set -3 0 70684(_arch(_uni((i 2))))))
		(_sig(_int s2mm_ftch_slverr_set -3 0 70685(_arch(_uni((i 2))))))
		(_sig(_int s2mm_ftch_decerr_set -3 0 70686(_arch(_uni((i 2))))))
		(_sig(_int s2mm_soft_reset -3 0 70689(_arch(_uni((i 2))))))
		(_sig(_int s2mm_soft_reset_clr -3 0 70690(_arch(_uni((i 2))))))
		(_sig(_int s_axis_s2mm_tready_i -3 0 70693(_arch(_uni((i 2))))))
		(_sig(_int s_axis_s2mm_tready_i_axis_dw_conv -3 0 70694(_arch(_uni((i 2))))))
		(_sig(_int s2mm_vflip -3 0 70698(_arch(_uni((i 3))))))
		(_sig(_int s2mm_frame_sync -3 0 70702(_arch(_uni((i 2))))))
		(_sig(_int mm2s_frame_sync -3 0 70703(_arch(_uni((i 2))))))
		(_sig(_int mm2s_parameter_update -3 0 70704(_arch(_uni((i 2))))))
		(_sig(_int s2mm_parameter_update -3 0 70705(_arch(_uni((i 2))))))
		(_sig(_int mm2s_allbuffer_empty -3 0 70708(_arch(_uni((i 2))))))
		(_sig(_int mm2s_dwidth_fifo_pipe_empty -3 0 70709(_arch(_uni((i 2))))))
		(_sig(_int mm2s_dwidth_fifo_pipe_empty_m -3 0 70710(_arch(_uni((i 2))))))
		(_sig(_int mm2s_cdc2dmac_fsync -3 0 70713(_arch(_uni((i 2))))))
		(_sig(_int mm2s_dmac2cdc_fsync_out -3 0 70714(_arch(_uni((i 2))))))
		(_sig(_int mm2s_dmac2cdc_prmtr_update -3 0 70715(_arch(_uni((i 2))))))
		(_sig(_int mm2s_vid2cdc_packet_sof -3 0 70716(_arch(_uni((i 2))))))
		(_sig(_int s2mm_cdc2dmac_fsync -3 0 70718(_arch(_uni((i 2))))))
		(_sig(_int s2mm_dmac2cdc_fsync_out -3 0 70719(_arch(_uni((i 2))))))
		(_sig(_int s2mm_dmac2cdc_prmtr_update -3 0 70720(_arch(_uni((i 2))))))
		(_sig(_int s2mm_vid2cdc_packet_sof -3 0 70721(_arch(_uni((i 2))))))
		(_sig(_int mm2s_valid_frame_sync -3 0 70725(_arch(_uni((i 2))))))
		(_sig(_int s2mm_valid_frame_sync -3 0 70726(_arch(_uni((i 2))))))
		(_sig(_int mm2s_valid_frame_sync_cmb -3 0 70727(_arch(_uni((i 2))))))
		(_sig(_int s2mm_valid_frame_sync_cmb -3 0 70728(_arch(_uni((i 2))))))
		(_sig(_int s2mm_tstvect_err -3 0 70731(_arch(_uni((i 2))))))
		(_sig(_int mm2s_tstvect_err -3 0 70732(_arch(_uni((i 2))))))
		(_sig(_int s2mm_tstvect_fsync -3 0 70733(_arch(_uni((i 2))))))
		(_sig(_int mm2s_tstvect_fsync -3 0 70734(_arch(_uni((i 2))))))
		(_sig(_int s2mm_tstvect_frame 101 0 70735(_arch(_uni((_others(i 2)))))))
		(_sig(_int mm2s_tstvect_frame 101 0 70736(_arch(_uni((_others(i 2)))))))
		(_sig(_int s2mm_fsync_out_i -3 0 70737(_arch(_uni((i 2))))))
		(_sig(_int s2mm_fsync_out_m_i -3 0 70738(_arch(_uni((i 2))))))
		(_sig(_int mm2s_fsync_out_i -3 0 70739(_arch(_uni((i 2))))))
		(_sig(_int mm2s_mask_fsync_out -3 0 70740(_arch(_uni((i 2))))))
		(_sig(_int s2mm_mask_fsync_out -3 0 70741(_arch(_uni((i 2))))))
		(_sig(_int mm2s_mstrfrm_tstsync_out -3 0 70743(_arch(_uni((i 2))))))
		(_sig(_int s2mm_mstrfrm_tstsync_out -3 0 70744(_arch(_uni((i 2))))))
		(_sig(_int mm2s_mstrfrm_tstsync -3 0 70747(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{MM2S_GENLOCK_SLVE_PTR_DWIDTH-1~downto~0}~13 0 70748(_array -3((_dto c 1049 i 0)))))
		(_sig(_int mm2s_s_frame_ptr_in 127 0 70748(_arch(_uni((_others(i 2)))))))
		(_sig(_int mm2s_m_frame_ptr_out 99 0 70749(_arch(_uni((_others(i 2)))))))
		(_sig(_int s2mm_mstrfrm_tstsync -3 0 70751(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{S2MM_GENLOCK_SLVE_PTR_DWIDTH-1~downto~0}~13 0 70752(_array -3((_dto c 1050 i 0)))))
		(_sig(_int s2mm_s_frame_ptr_in 128 0 70752(_arch(_uni((_others(i 2)))))))
		(_sig(_int s2mm_m_frame_ptr_out 99 0 70753(_arch(_uni((_others(i 2)))))))
		(_sig(_int mm2s_tstvect_frm_ptr_out 101 0 70754(_arch(_uni((_others(i 2)))))))
		(_sig(_int s2mm_tstvect_frm_ptr_out 101 0 70755(_arch(_uni((_others(i 2)))))))
		(_sig(_int sg2cdc_ftch_err_addr 97 0 70756(_arch(_uni((_others(i 2)))))))
		(_sig(_int sg2cdc_ftch_err -3 0 70757(_arch(_uni((i 2))))))
		(_sig(_int mm2s_ftch_err_addr 97 0 70758(_arch(_uni((_others(i 2)))))))
		(_sig(_int mm2s_ftch_err -3 0 70759(_arch(_uni((i 2))))))
		(_sig(_int s2mm_ftch_err_addr 97 0 70760(_arch(_uni((_others(i 2)))))))
		(_sig(_int s2mm_ftch_err -3 0 70761(_arch(_uni((i 2))))))
		(_sig(_int s2mm_to_mm2s_frame_ptr_in 99 0 70763(_arch(_uni((_others(i 2)))))))
		(_sig(_int mm2s_to_s2mm_frame_ptr_in 99 0 70764(_arch(_uni((_others(i 2)))))))
		(_sig(_int mm2s_reg_index 98 0 70765(_arch(_uni((_others(i 2)))))))
		(_sig(_int s2mm_reg_index 98 0 70766(_arch(_uni((_others(i 2)))))))
		(_sig(_int s2mm_crnt_vsize_d2 102 0 70767(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 70768(_array -3((_dto i 1 i 0)))))
		(_sig(_int s2mm_fsync_src_select_s 129 0 70768(_arch(_uni((_others(i 2)))))))
		(_sig(_int hold_dummy_tready_low -3 0 70769(_arch(_uni((i 2))))))
		(_sig(_int hold_dummy_tready_low2 -3 0 70770(_arch(_uni((i 2))))))
		(_sig(_int drop_fsync_d_pulse_gen_fsize_less_err -3 0 70771(_arch(_uni((i 2))))))
		(_sig(_int s2mm_tuser_fsync_top -3 0 70772(_arch(_uni((i 2))))))
		(_sig(_int s2mm_fsync_core -3 0 70773(_arch(_uni((i 2))))))
		(_sig(_int s2mm_chnl_ready -3 0 70774(_arch(_uni((i 2))))))
		(_sig(_int s2mm_strm_not_finished -3 0 70775(_arch(_uni((i 2))))))
		(_sig(_int s2mm_strm_all_lines_rcvd -3 0 70776(_arch(_uni((i 2))))))
		(_sig(_int s2mm_all_vount_rcvd -3 0 70777(_arch(_uni((i 2))))))
		(_sig(_int s2mm_fsize_mismatch_err_s -3 0 70778(_arch(_uni((i 2))))))
		(_sig(_int s2mm_fsize_less_err_internal_tvalid_gating -3 0 70779(_arch(_uni((i 2))))))
		(_sig(_int s2mm_dummy_tready -3 0 70780(_arch(_uni((i 2))))))
		(_sig(_int s2mm_fsize_more_or_sof_late_s -3 0 70781(_arch(_uni((i 2))))))
		(_sig(_int s2mm_fsize_more_or_sof_late -3 0 70782(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXIS_S2MM_TDATA_WIDTH-1~downto~0}~13 0 70783(_array -3((_dto c 1051 i 0)))))
		(_sig(_int s_axis_s2mm_tdata_signal 130 0 70783(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_S_AXIS_S2MM_TDATA_WIDTH/8}-1~downto~0}~13 0 70785(_array -3((_dto c 1052 i 0)))))
		(_sig(_int s_axis_s2mm_tkeep_signal 131 0 70785(_arch(_uni((_others(i 2)))))))
		(_sig(_int s_axis_s2mm_tuser_signal 118 0 70787(_arch(_uni((_others(i 2)))))))
		(_sig(_int s_axis_s2mm_tvalid_signal -3 0 70789(_arch(_uni((i 2))))))
		(_sig(_int s_axis_s2mm_tready_signal -3 0 70790(_arch(_uni((i 2))))))
		(_sig(_int s_axis_s2mm_tlast_signal -3 0 70791(_arch(_uni((i 2))))))
		(_sig(_int mm2s_fsync_core -3 0 70794(_arch(_uni((i 2))))))
		(_sig(_int mm2s_fsize_mismatch_err_s -3 0 70795(_arch(_uni((i 2))))))
		(_sig(_int mm2s_fsize_mismatch_err_m -3 0 70796(_arch(_uni((i 2))))))
		(_sig(_int MM2S_DROP_RESIDUAL_OF_FSIZE_ERR_FRAME_S -3 0 70797(_arch(_uni((i 2))))))
		(_sig(_int m_axis_mm2s_tready_i2 -3 0 70798(_arch(_uni))))
		(_sig(_int m_axis_mm2s_tvalid_i2 -3 0 70799(_arch(_uni))))
		(_sig(_int mm2s_fsync_out_m -3 0 70800(_arch(_uni((i 2))))))
		(_sig(_int mm2s_fsize_mismatch_err_flag -3 0 70801(_arch(_uni((i 2))))))
		(_sig(_int mm2s_vsize_cntr_clr_flag -3 0 70802(_arch(_uni((i 2))))))
		(_sig(_int mm2s_fsync_d1 -3 0 70803(_arch(_uni((i 2))))))
		(_sig(_int mm2s_fsync_d2 -3 0 70804(_arch(_uni((i 2))))))
		(_sig(_int mm2s_fsync_fe -3 0 70805(_arch(_uni((i 2))))))
		(_sig(_int s2mm_fsync_d1 -3 0 70806(_arch(_uni((i 2))))))
		(_sig(_int s2mm_fsync_d2 -3 0 70807(_arch(_uni((i 2))))))
		(_sig(_int s2mm_fsync_fe -3 0 70808(_arch(_uni((i 2))))))
		(_sig(_int mm2s_buffer_empty_i -3 0 70809(_arch(_uni((i 2))))))
		(_sig(_int s2mm_buffer_full_i -3 0 70810(_arch(_uni((i 2))))))
		(_sig(_int mm2s_buffer_almost_empty_i -3 0 70811(_arch(_uni((i 2))))))
		(_sig(_int s2mm_buffer_almost_full_i -3 0 70812(_arch(_uni((i 2))))))
		(_sig(_int mm2s_prmtr_update_i -3 0 70813(_arch(_uni((i 2))))))
		(_sig(_int s2mm_prmtr_update_i -3 0 70814(_arch(_uni((i 2))))))
		(_sig(_int mm2s_fsync_out_sig -3 0 70815(_arch(_uni((i 2))))))
		(_sig(_int s2mm_fsync_out_sig -3 0 70816(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 70817(_array -3((_dto i 63 i 0)))))
		(_sig(_int axi_vdma_tstvec_i 132 0 70817(_arch(_uni((_others(i 2)))))))
		(_sig(_int mm2s_prmry_reset_out_n_i -3 0 70818(_arch(_uni((i 3))))))
		(_sig(_int s2mm_prmry_reset_out_n_i -3 0 70819(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_MM2S_ADDR_WIDTH_NEW-1~downto~0}~13 0 70820(_array -3((_dto c 1053 i 0)))))
		(_sig(_int m_axi_mm2s_araddr_int 133 0 70820(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{C_M_AXI_S2MM_ADDR_WIDTH_NEW-1~downto~0}~13 0 70821(_array -3((_dto c 1054 i 0)))))
		(_sig(_int m_axi_s2mm_awaddr_int 134 0 70821(_arch(_uni))))
		(_prcs
			(line__70972(_arch 22 0 70972(_assignment(_alias((axi_vdma_tstvec_i(d_63_59))(s2mm_tstvect_frm_ptr_out)))(_trgt(416(d_63_59)))(_sens(360)))))
			(line__70973(_arch 23 0 70973(_assignment(_alias((axi_vdma_tstvec_i(d_58_54))(mm2s_tstvect_frm_ptr_out)))(_trgt(416(d_58_54)))(_sens(359)))))
			(line__70974(_arch 24 0 70974(_assignment(_alias((axi_vdma_tstvec_i(d_53_49))(s2mm_tstvect_frame)))(_trgt(416(d_53_49)))(_sens(344)))))
			(line__70975(_arch 25 0 70975(_assignment(_alias((axi_vdma_tstvec_i(d_48_44))(mm2s_tstvect_frame)))(_trgt(416(d_48_44)))(_sens(345)))))
			(line__70976(_arch 26 0 70976(_assignment(_trgt(416(d_43_33))))))
			(line__70977(_arch 27 0 70977(_assignment(_alias((axi_vdma_tstvec_i(32))(s2mm_strm_all_lines_rcvd)))(_trgt(416(32)))(_sens(380)))))
			(line__70978(_arch 28 0 70978(_assignment(_alias((axi_vdma_tstvec_i(31))(s2mm_halt)))(_trgt(416(31)))(_sens(306)))))
			(line__70979(_arch 29 0 70979(_assignment(_alias((axi_vdma_tstvec_i(30))(mm2s_halt)))(_trgt(416(30)))(_sens(193)))))
			(line__70980(_arch 30 0 70980(_assignment(_alias((axi_vdma_tstvec_i(29))(s2mm_tstvect_err)))(_trgt(416(29)))(_sens(340)))))
			(line__70981(_arch 31 0 70981(_assignment(_alias((axi_vdma_tstvec_i(28))(mm2s_tstvect_err)))(_trgt(416(28)))(_sens(341)))))
			(line__70982(_arch 32 0 70982(_assignment(_alias((axi_vdma_tstvec_i(d_27_24))(s2mm_tstvect_frm_ptr_out(d_3_0))))(_trgt(416(d_27_24)))(_sens(360(d_3_0))))))
			(line__70983(_arch 33 0 70983(_assignment(_alias((axi_vdma_tstvec_i(d_23_20))(mm2s_tstvect_frm_ptr_out(d_3_0))))(_trgt(416(d_23_20)))(_sens(359(d_3_0))))))
			(line__70984(_arch 34 0 70984(_assignment(_alias((axi_vdma_tstvec_i(19))(s2mm_mstrfrm_tstsync_out)))(_trgt(416(19)))(_sens(352)))))
			(line__70985(_arch 35 0 70985(_assignment(_alias((axi_vdma_tstvec_i(18))(mm2s_mstrfrm_tstsync_out)))(_trgt(416(18)))(_sens(351)))))
			(line__70986(_arch 36 0 70986(_assignment(_alias((axi_vdma_tstvec_i(17))(s2mm_dmasr(0))))(_trgt(416(17)))(_sens(237(0))))))
			(line__70987(_arch 37 0 70987(_assignment(_alias((axi_vdma_tstvec_i(16))(mm2s_dmasr(0))))(_trgt(416(16)))(_sens(128(0))))))
			(line__70988(_arch 38 0 70988(_assignment(_alias((axi_vdma_tstvec_i(d_15_12))(s2mm_tstvect_frame(d_3_0))))(_trgt(416(d_15_12)))(_sens(344(d_3_0))))))
			(line__70989(_arch 39 0 70989(_assignment(_alias((axi_vdma_tstvec_i(d_11_8))(mm2s_tstvect_frame(d_3_0))))(_trgt(416(d_11_8)))(_sens(345(d_3_0))))))
			(line__70990(_arch 40 0 70990(_assignment(_trgt(416(7)))(_sens(342)(350)))))
			(line__70992(_arch 41 0 70992(_assignment(_trgt(416(6)))(_sens(343)(349)))))
			(line__70994(_arch 42 0 70994(_assignment(_alias((axi_vdma_tstvec_i(5))(s2mm_tstvect_fsync)))(_trgt(416(5)))(_sens(342)))))
			(line__70995(_arch 43 0 70995(_assignment(_alias((axi_vdma_tstvec_i(4))(mm2s_tstvect_fsync)))(_trgt(416(4)))(_sens(343)))))
			(line__70996(_arch 44 0 70996(_assignment(_trgt(416(3)))(_sens(384)(390)))))
			(line__70997(_arch 45 0 70997(_assignment(_alias((axi_vdma_tstvec_i(2))(s2mm_packet_sof)))(_trgt(416(2)))(_sens(242)))))
			(line__70998(_arch 46 0 70998(_assignment(_alias((axi_vdma_tstvec_i(1))(mm2s_all_lines_xfred)))(_trgt(416(1)))(_sens(144)))))
			(line__70999(_arch 47 0 70999(_assignment(_alias((axi_vdma_tstvec_i(0))(mm2s_packet_sof)))(_trgt(416(0)))(_sens(133)))))
			(line__71045(_arch 54 0 71045(_assignment(_trgt(385))(_sens(383)(384)(390)))))
			(line__71054(_arch 55 0 71054(_assignment(_alias((m_axis_mm2s_tvalid)(m_axis_mm2s_tvalid_i2)))(_simpleassign BUF)(_trgt(67))(_sens(398)))))
			(line__71055(_arch 56 0 71055(_assignment(_alias((m_axis_mm2s_tlast)(m_axis_mm2s_tlast_i_axis_dw_conv)))(_simpleassign BUF)(_trgt(69))(_sens(209)))))
			(line__71058(_arch 57 0 71058(_assignment(_alias((mm2s_frame_ptr_out)(mm2s_frame_ptr_out_i)))(_trgt(25))(_sens(150)))))
			(line__71059(_arch 58 0 71059(_assignment(_alias((s2mm_frame_ptr_out)(s2mm_frame_ptr_out_i)))(_trgt(28))(_sens(263)))))
			(line__74506(_arch 343 0 74506(_assignment(_trgt(50))(_sens(419(_range 1055)))(_read(419(_range 1056))))))
			(line__74507(_arch 344 0 74507(_assignment(_trgt(70))(_sens(420(_range 1057)))(_read(420(_range 1058))))))
		)
		(_subprogram
			(_int width_calc 345 0 70084(_arch(_func -2)))
			(_ext find_s2mm_fsync_01(2 7))
			(_ext get_num_registers(2 12))
			(_ext calculated_mm2s_tdata_width(2 1))
			(_ext calculated_s2mm_tdata_width(2 2))
			(_ext enable_tkeep_connectivity(2 0))
			(_ext required_btt_width(2 10))
			(_ext enable_snf(2 14))
			(_ext max2(4 0))
			(_ext enable_internal_genloc(2 17))
			(_ext calculated_minimum_mm2s_linebuffer_thresh(2 3))
			(_ext calculated_minimum_s2mm_linebuffer_thresh(2 4))
		)
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.NUM_REG_TOTAL_SG(2 NUM_REG_TOTAL_SG)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.NUM_REG_TOTAL_REGDIR(2 NUM_REG_TOTAL_REGDIR)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.HSIZE_DWIDTH(2 HSIZE_DWIDTH)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.VSIZE_DWIDTH(2 VSIZE_DWIDTH)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.NUM_FRM_STORE_WIDTH(2 NUM_FRM_STORE_WIDTH)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.CMD_BASE_WIDTH(2 CMD_BASE_WIDTH)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.THRESH_MSB_BIT(2 THRESH_MSB_BIT)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.FRAME_NUMBER_WIDTH(2 FRAME_NUMBER_WIDTH)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.STRIDE_DWIDTH(2 STRIDE_DWIDTH)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.FRMDLY_DWIDTH(2 FRMDLY_DWIDTH)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{BITS_PER_REG-1~downto~0}~15(2 ~STD_LOGIC_VECTOR{BITS_PER_REG-1~downto~0}~15)))
		(_type(_ext ~extaxi_vdma_v6_3_8.axi_vdma_pkg.~STD_LOGIC_VECTOR{BITS_PER_REG_64-1~downto~0}~15(2 ~STD_LOGIC_VECTOR{BITS_PER_REG_64-1~downto~0}~15)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.DMASR_HALTED_BIT(2 DMASR_HALTED_BIT)))
		(_var(_ext axi_vdma_v6_3_8.axi_vdma_pkg.BITS_PER_REG(2 BITS_PER_REG)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
	)
	(_part (237(0))(128(0))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(axi_vdma_pkg))(ieee(NUMERIC_STD))(lib_pkg_v1_0_2(lib_pkg))(ieee(std_logic_misc))(unisim(VCOMPONENTS)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 131586)
		(33686018 33686018)
		(131586)
		(514)
		(33686018)
		(131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 514)
		(33686018 33686018 33686018 33686018 2)
		(33686018 33686018 33686018 2)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 2)
		(33686018 33686018 33686018 2)
		(33686018 33686018 33686018 2)
		(33686018 2)
		(33686018 33686018 33686018 2)
		(33686018 33686018 33686018 2)
		(33686018 2)
		(33686018 2)
		(33686018 514)
		(33686018 33686018 33686018 33686018 2)
		(33686018 33686018 33686018 2)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 2)
		(33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 2)
		(33686018 33686018 33686018 2)
		(33686018 2)
		(33686018 2)
		(514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(808530225 48)
		(33686018)
	)
	(_model . implementation 1059 -1)
)
V 000062 55 328           1580965290589 $root 0000000000557 3
U    U    0  -  Mq~w[&'G^wCl m.SGYa)u3	OMFDgoUKGz64>@NCY!wlRT3>Qn|P9y L_nu	8k23HE-P7.54D OTaLRq]Z,T,BHb%]p%1?{}> spt\	p\#;b1w[\F50
 !@@UUV 000098 55 23162         1580965290591 axi_vdma_v6_3_8_axis_infrastructure_v1_0_util_axis2vector
(_unit VERILOG 6.3579.6.768 (axi_vdma_v6_3_8_axis_infrastructure_v1_0_util_axis2vector 0 63(axi_vdma_v6_3_8_axis_infrastructure_v1_0_util_axis2vector 0 63))
	(_version vde)
	(_time 1580965290206 2020.02.05 23:01:30)
	(_source (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_vdma_v6_3/hdl/axi_vdma_v6_3_rfs.v\ VERILOG (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_vdma_v6_3/hdl/axi_vdma_v6_3_8.vh\ VERILOG i (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_vdma_v6_3/hdl/axi_vdma_v6_3_rfs.v\ VERILOG))))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 61))
	(_code 2d7a2528717a70387b2b792e3977282b2c287b2a2b2e2b)
	(_ent
		(_time 1580965290206)
	)
	(_timescale 1ps 1ps)
	(_parameters         accs         init_sub )
	(_default_nettype none )
	(_object
		(_type (_int ~vector~0 0 68 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int C_TDATA_WIDTH ~vector~0 0 68 \32\ (_ent -1 (_cnst \32\))))
		(_type (_int ~vector~1 0 69 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int C_TID_WIDTH ~vector~1 0 69 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~2 0 70 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int C_TDEST_WIDTH ~vector~2 0 70 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~3 0 71 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int C_TUSER_WIDTH ~vector~3 0 71 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~4 0 72 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int C_TPAYLOAD_WIDTH ~vector~4 0 72 \44\ (_ent -1 (_cnst \44\))))
		(_type (_int ~vector~5 0 83 (_array ~reg ((_dto i 31 i 0)))))
		(_gen (_int C_SIGNAL_SET ~vector~5 0 83 \32'hFF\ (_ent -1 (_cnst \32'hFF\))))
		(_type (_int ~vector~6 1 73 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int G_INDX_SS_TREADY ~vector~6 1 73 \0\ (_ent -1 (_cnst \0\)))(_cnst l))
		(_type (_int ~vector~7 1 74 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int G_INDX_SS_TDATA ~vector~7 1 74 \1\ (_ent -1 (_cnst \1\)))(_cnst l))
		(_type (_int ~vector~8 1 75 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int G_INDX_SS_TSTRB ~vector~8 1 75 \2\ (_ent -1 (_cnst \2\)))(_cnst l))
		(_type (_int ~vector~9 1 76 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int G_INDX_SS_TKEEP ~vector~9 1 76 \3\ (_ent -1 (_cnst \3\)))(_cnst l))
		(_type (_int ~vector~10 1 77 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int G_INDX_SS_TLAST ~vector~10 1 77 \4\ (_ent -1 (_cnst \4\)))(_cnst l))
		(_type (_int ~vector~11 1 78 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int G_INDX_SS_TID ~vector~11 1 78 \5\ (_ent -1 (_cnst \5\)))(_cnst l))
		(_type (_int ~vector~12 1 79 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int G_INDX_SS_TDEST ~vector~12 1 79 \6\ (_ent -1 (_cnst \6\)))(_cnst l))
		(_type (_int ~vector~13 1 80 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int G_INDX_SS_TUSER ~vector~13 1 80 \7\ (_ent -1 (_cnst \7\)))(_cnst l))
		(_type (_int ~vector~14 1 81 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int G_MASK_SS_TREADY ~vector~14 1 81 \32'h1<<G_INDX_SS_TREADY\ (_ent -1 (_code 75)))(_cnst l))
		(_type (_int ~vector~15 1 82 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int G_MASK_SS_TDATA ~vector~15 1 82 \32'h1<<G_INDX_SS_TDATA\ (_ent -1 (_code 76)))(_cnst l))
		(_type (_int ~vector~16 1 83 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int G_MASK_SS_TSTRB ~vector~16 1 83 \32'h1<<G_INDX_SS_TSTRB\ (_ent -1 (_code 77)))(_cnst l))
		(_type (_int ~vector~17 1 84 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int G_MASK_SS_TKEEP ~vector~17 1 84 \32'h1<<G_INDX_SS_TKEEP\ (_ent -1 (_code 78)))(_cnst l))
		(_type (_int ~vector~18 1 85 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int G_MASK_SS_TLAST ~vector~18 1 85 \32'h1<<G_INDX_SS_TLAST\ (_ent -1 (_code 79)))(_cnst l))
		(_type (_int ~vector~19 1 86 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int G_MASK_SS_TID ~vector~19 1 86 \32'h1<<G_INDX_SS_TID\ (_ent -1 (_code 80)))(_cnst l))
		(_type (_int ~vector~20 1 87 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int G_MASK_SS_TDEST ~vector~20 1 87 \32'h1<<G_INDX_SS_TDEST\ (_ent -1 (_code 81)))(_cnst l))
		(_type (_int ~vector~21 1 88 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int G_MASK_SS_TUSER ~vector~21 1 88 \32'h1<<G_INDX_SS_TUSER\ (_ent -1 (_code 82)))(_cnst l))
		(_type (_int ~vector~22 1 91 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int G_TASK_SEVERITY_ERROR ~vector~22 1 91 \2\ (_ent -1 (_cnst \2\)))(_cnst l))
		(_type (_int ~vector~23 1 92 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int G_TASK_SEVERITY_WARNING ~vector~23 1 92 \1\ (_ent -1 (_cnst \1\)))(_cnst l))
		(_type (_int ~vector~24 1 93 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int G_TASK_SEVERITY_INFO ~vector~24 1 93 \0\ (_ent -1 (_cnst \0\)))(_cnst l))
		(_type (_int ~integer~S 0 0 (_array ~reg ((_dto i 31 i 0)))(_attribute signed integer)))
		(_type (_int ~[31:0]reg~ 0 0 (_array ~reg ((_dto i 31 i 0)))))
		(_type (_int ~vector~25 0 112 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int P_TDATA_INDX ~vector~25 0 112 \f_get_tdata_indx(C_TDATA_WIDTH,C_TID_WIDTH,C_TDEST_WIDTH,C_TUSER_WIDTH,C_SIGNAL_SET)\ (_ent -1 (_code 83)))(_cnst l))
		(_type (_int ~vector~26 0 115 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int P_TSTRB_INDX ~vector~26 0 115 \f_get_tstrb_indx(C_TDATA_WIDTH,C_TID_WIDTH,C_TDEST_WIDTH,C_TUSER_WIDTH,C_SIGNAL_SET)\ (_ent -1 (_code 84)))(_cnst l))
		(_type (_int ~vector~27 0 118 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int P_TKEEP_INDX ~vector~27 0 118 \f_get_tkeep_indx(C_TDATA_WIDTH,C_TID_WIDTH,C_TDEST_WIDTH,C_TUSER_WIDTH,C_SIGNAL_SET)\ (_ent -1 (_code 85)))(_cnst l))
		(_type (_int ~vector~28 0 121 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int P_TLAST_INDX ~vector~28 0 121 \f_get_tlast_indx(C_TDATA_WIDTH,C_TID_WIDTH,C_TDEST_WIDTH,C_TUSER_WIDTH,C_SIGNAL_SET)\ (_ent -1 (_code 86)))(_cnst l))
		(_type (_int ~vector~29 0 124 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int P_TID_INDX ~vector~29 0 124 \f_get_tid_indx(C_TDATA_WIDTH,C_TID_WIDTH,C_TDEST_WIDTH,C_TUSER_WIDTH,C_SIGNAL_SET)\ (_ent -1 (_code 87)))(_cnst l))
		(_type (_int ~vector~30 0 127 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int P_TDEST_INDX ~vector~30 0 127 \f_get_tdest_indx(C_TDATA_WIDTH,C_TID_WIDTH,C_TDEST_WIDTH,C_TUSER_WIDTH,C_SIGNAL_SET)\ (_ent -1 (_code 88)))(_cnst l))
		(_type (_int ~vector~31 0 130 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int P_TUSER_INDX ~vector~31 0 130 \f_get_tuser_indx(C_TDATA_WIDTH,C_TID_WIDTH,C_TDEST_WIDTH,C_TUSER_WIDTH,C_SIGNAL_SET)\ (_ent -1 (_code 89)))(_cnst l))
		(_type (_int ~[C_TDATA_WIDTH-1:0]wire~ 0 89 (_array ~wire ((_range  90)))))
		(_port (_int TDATA ~[C_TDATA_WIDTH-1:0]wire~ 0 89 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[C_TDATA_WIDTH/8-1:0]wire~ 0 90 (_array ~wire ((_range  91)))))
		(_port (_int TSTRB ~[C_TDATA_WIDTH/8-1:0]wire~ 0 90 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int TKEEP ~[C_TDATA_WIDTH/8-1:0]wire~ 0 91 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int TLAST ~wire 0 92 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[C_TID_WIDTH-1:0]wire~ 0 93 (_array ~wire ((_range  92)))))
		(_port (_int TID ~[C_TID_WIDTH-1:0]wire~ 0 93 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[C_TDEST_WIDTH-1:0]wire~ 0 94 (_array ~wire ((_range  93)))))
		(_port (_int TDEST ~[C_TDEST_WIDTH-1:0]wire~ 0 94 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[C_TUSER_WIDTH-1:0]wire~ 0 95 (_array ~wire ((_range  94)))))
		(_port (_int TUSER ~[C_TUSER_WIDTH-1:0]wire~ 0 95 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[C_TPAYLOAD_WIDTH-1:0]wire~ 0 98 (_array ~wire ((_range  95)))))
		(_port (_int TPAYLOAD ~[C_TPAYLOAD_WIDTH-1:0]wire~ 0 98 (_arch (_out)))(_net scalared)(_flags2))
		(_sig (_int f_clogb2.size ~integer~S 1 99 (_subprogram f_clogb2 (_in)))(_reg integer)(_flags2))
		(_sig (_int f_clogb2.f_clogb2 ~integer~S 1 99 (_subprogram f_clogb2 (_out)))(_reg integer)(_flags2))
		(_sig (_int f_clogb2.s ~integer~S 1 100 (_subprogram f_clogb2 (_uni)))(_reg integer)(_flags2))
		(_sig (_int f_gcd.a ~integer~S 1 112 (_subprogram f_gcd (_in)))(_reg integer)(_flags2))
		(_sig (_int f_gcd.b ~integer~S 1 113 (_subprogram f_gcd (_in)))(_reg integer)(_flags2))
		(_sig (_int f_gcd.f_gcd ~integer~S 1 111 (_subprogram f_gcd (_out)))(_reg integer)(_flags2))
		(_sig (_int f_lcm.a ~integer~S 1 130 (_subprogram f_lcm (_in)))(_reg integer)(_flags2))
		(_sig (_int f_lcm.b ~integer~S 1 131 (_subprogram f_lcm (_in)))(_reg integer)(_flags2))
		(_sig (_int f_lcm.f_lcm ~integer~S 1 129 (_subprogram f_lcm (_out)))(_reg integer)(_flags2))
		(_sig (_int f_get_tdata_indx.DAW ~integer~S 1 141 (_subprogram f_get_tdata_indx (_in)))(_reg integer)(_flags2))
		(_sig (_int f_get_tdata_indx.IDW ~integer~S 1 142 (_subprogram f_get_tdata_indx (_in)))(_reg integer)(_flags2))
		(_sig (_int f_get_tdata_indx.DEW ~integer~S 1 143 (_subprogram f_get_tdata_indx (_in)))(_reg integer)(_flags2))
		(_sig (_int f_get_tdata_indx.USW ~integer~S 1 144 (_subprogram f_get_tdata_indx (_in)))(_reg integer)(_flags2))
		(_sig (_int f_get_tdata_indx.SST ~[31:0]reg~ 1 145 (_subprogram f_get_tdata_indx (_in)))(_reg)(_flags2))
		(_sig (_int f_get_tdata_indx.f_get_tdata_indx ~integer~S 1 140 (_subprogram f_get_tdata_indx (_out)))(_reg integer)(_flags2))
		(_sig (_int f_get_tstrb_indx.DAW ~integer~S 1 155 (_subprogram f_get_tstrb_indx (_in)))(_reg integer)(_flags2))
		(_sig (_int f_get_tstrb_indx.IDW ~integer~S 1 156 (_subprogram f_get_tstrb_indx (_in)))(_reg integer)(_flags2))
		(_sig (_int f_get_tstrb_indx.DEW ~integer~S 1 157 (_subprogram f_get_tstrb_indx (_in)))(_reg integer)(_flags2))
		(_sig (_int f_get_tstrb_indx.USW ~integer~S 1 158 (_subprogram f_get_tstrb_indx (_in)))(_reg integer)(_flags2))
		(_sig (_int f_get_tstrb_indx.SST ~[31:0]reg~ 1 159 (_subprogram f_get_tstrb_indx (_in)))(_reg)(_flags2))
		(_sig (_int f_get_tstrb_indx.f_get_tstrb_indx ~integer~S 1 154 (_subprogram f_get_tstrb_indx (_out)))(_reg integer)(_flags2))
		(_sig (_int f_get_tstrb_indx.main.cur_indx ~integer~S 1 162 (_subprogram f_get_tstrb_indx (_uni)))(_reg integer)(_flags2))
		(_sig (_int f_get_tkeep_indx.DAW ~integer~S 1 172 (_subprogram f_get_tkeep_indx (_in)))(_reg integer)(_flags2))
		(_sig (_int f_get_tkeep_indx.IDW ~integer~S 1 173 (_subprogram f_get_tkeep_indx (_in)))(_reg integer)(_flags2))
		(_sig (_int f_get_tkeep_indx.DEW ~integer~S 1 174 (_subprogram f_get_tkeep_indx (_in)))(_reg integer)(_flags2))
		(_sig (_int f_get_tkeep_indx.USW ~integer~S 1 175 (_subprogram f_get_tkeep_indx (_in)))(_reg integer)(_flags2))
		(_sig (_int f_get_tkeep_indx.SST ~[31:0]reg~ 1 176 (_subprogram f_get_tkeep_indx (_in)))(_reg)(_flags2))
		(_sig (_int f_get_tkeep_indx.f_get_tkeep_indx ~integer~S 1 171 (_subprogram f_get_tkeep_indx (_out)))(_reg integer)(_flags2))
		(_sig (_int f_get_tkeep_indx.main.cur_indx ~integer~S 1 179 (_subprogram f_get_tkeep_indx (_uni)))(_reg integer)(_flags2))
		(_sig (_int f_get_tlast_indx.DAW ~integer~S 1 188 (_subprogram f_get_tlast_indx (_in)))(_reg integer)(_flags2))
		(_sig (_int f_get_tlast_indx.IDW ~integer~S 1 189 (_subprogram f_get_tlast_indx (_in)))(_reg integer)(_flags2))
		(_sig (_int f_get_tlast_indx.DEW ~integer~S 1 190 (_subprogram f_get_tlast_indx (_in)))(_reg integer)(_flags2))
		(_sig (_int f_get_tlast_indx.USW ~integer~S 1 191 (_subprogram f_get_tlast_indx (_in)))(_reg integer)(_flags2))
		(_sig (_int f_get_tlast_indx.SST ~[31:0]reg~ 1 192 (_subprogram f_get_tlast_indx (_in)))(_reg)(_flags2))
		(_sig (_int f_get_tlast_indx.f_get_tlast_indx ~integer~S 1 187 (_subprogram f_get_tlast_indx (_out)))(_reg integer)(_flags2))
		(_sig (_int f_get_tlast_indx.main.cur_indx ~integer~S 1 195 (_subprogram f_get_tlast_indx (_uni)))(_reg integer)(_flags2))
		(_sig (_int f_get_tid_indx.DAW ~integer~S 1 204 (_subprogram f_get_tid_indx (_in)))(_reg integer)(_flags2))
		(_sig (_int f_get_tid_indx.IDW ~integer~S 1 205 (_subprogram f_get_tid_indx (_in)))(_reg integer)(_flags2))
		(_sig (_int f_get_tid_indx.DEW ~integer~S 1 206 (_subprogram f_get_tid_indx (_in)))(_reg integer)(_flags2))
		(_sig (_int f_get_tid_indx.USW ~integer~S 1 207 (_subprogram f_get_tid_indx (_in)))(_reg integer)(_flags2))
		(_sig (_int f_get_tid_indx.SST ~[31:0]reg~ 1 208 (_subprogram f_get_tid_indx (_in)))(_reg)(_flags2))
		(_sig (_int f_get_tid_indx.f_get_tid_indx ~integer~S 1 203 (_subprogram f_get_tid_indx (_out)))(_reg integer)(_flags2))
		(_sig (_int f_get_tid_indx.main.cur_indx ~integer~S 1 211 (_subprogram f_get_tid_indx (_uni)))(_reg integer)(_flags2))
		(_sig (_int f_get_tdest_indx.DAW ~integer~S 1 220 (_subprogram f_get_tdest_indx (_in)))(_reg integer)(_flags2))
		(_sig (_int f_get_tdest_indx.IDW ~integer~S 1 221 (_subprogram f_get_tdest_indx (_in)))(_reg integer)(_flags2))
		(_sig (_int f_get_tdest_indx.DEW ~integer~S 1 222 (_subprogram f_get_tdest_indx (_in)))(_reg integer)(_flags2))
		(_sig (_int f_get_tdest_indx.USW ~integer~S 1 223 (_subprogram f_get_tdest_indx (_in)))(_reg integer)(_flags2))
		(_sig (_int f_get_tdest_indx.SST ~[31:0]reg~ 1 224 (_subprogram f_get_tdest_indx (_in)))(_reg)(_flags2))
		(_sig (_int f_get_tdest_indx.f_get_tdest_indx ~integer~S 1 219 (_subprogram f_get_tdest_indx (_out)))(_reg integer)(_flags2))
		(_sig (_int f_get_tdest_indx.main.cur_indx ~integer~S 1 227 (_subprogram f_get_tdest_indx (_uni)))(_reg integer)(_flags2))
		(_sig (_int f_get_tuser_indx.DAW ~integer~S 1 236 (_subprogram f_get_tuser_indx (_in)))(_reg integer)(_flags2))
		(_sig (_int f_get_tuser_indx.IDW ~integer~S 1 237 (_subprogram f_get_tuser_indx (_in)))(_reg integer)(_flags2))
		(_sig (_int f_get_tuser_indx.DEW ~integer~S 1 238 (_subprogram f_get_tuser_indx (_in)))(_reg integer)(_flags2))
		(_sig (_int f_get_tuser_indx.USW ~integer~S 1 239 (_subprogram f_get_tuser_indx (_in)))(_reg integer)(_flags2))
		(_sig (_int f_get_tuser_indx.SST ~[31:0]reg~ 1 240 (_subprogram f_get_tuser_indx (_in)))(_reg)(_flags2))
		(_sig (_int f_get_tuser_indx.f_get_tuser_indx ~integer~S 1 235 (_subprogram f_get_tuser_indx (_out)))(_reg integer)(_flags2))
		(_sig (_int f_get_tuser_indx.main.cur_indx ~integer~S 1 243 (_subprogram f_get_tuser_indx (_uni)))(_reg integer)(_flags2))
		(_sig (_int f_payload_width.DAW ~integer~S 1 252 (_subprogram f_payload_width (_in)))(_reg integer)(_flags2))
		(_sig (_int f_payload_width.IDW ~integer~S 1 253 (_subprogram f_payload_width (_in)))(_reg integer)(_flags2))
		(_sig (_int f_payload_width.DEW ~integer~S 1 254 (_subprogram f_payload_width (_in)))(_reg integer)(_flags2))
		(_sig (_int f_payload_width.USW ~integer~S 1 255 (_subprogram f_payload_width (_in)))(_reg integer)(_flags2))
		(_sig (_int f_payload_width.SST ~[31:0]reg~ 1 256 (_subprogram f_payload_width (_in)))(_reg)(_flags2))
		(_sig (_int f_payload_width.f_payload_width ~integer~S 1 251 (_subprogram f_payload_width (_out)))(_reg integer)(_flags2))
		(_sig (_int f_payload_width.main.cur_indx ~integer~S 1 259 (_subprogram f_payload_width (_uni)))(_reg integer)(_flags2))
		(_sig (_int t_check_tdata_width.data_width ~integer~S 1 268 (_subprogram t_check_tdata_width (_in)))(_reg integer)(_flags2))
		(_type (_int ~[639:0]reg~ 1 269 (_array ~reg ((_dto i 639 i 0)))))
		(_sig (_int t_check_tdata_width.var_name ~[639:0]reg~ 1 269 (_subprogram t_check_tdata_width (_in)))(_reg)(_flags2))
		(_sig (_int t_check_tdata_width.inst_name ~[639:0]reg~ 1 270 (_subprogram t_check_tdata_width (_in)))(_reg)(_flags2))
		(_sig (_int t_check_tdata_width.severity ~integer~S 1 271 (_subprogram t_check_tdata_width (_in)))(_reg integer)(_flags2))
		(_sig (_int t_check_tdata_width.ret_val ~integer~S 1 272 (_subprogram t_check_tdata_width (_out)))(_reg integer)(_flags2))
		(_sig (_int t_check_tuser_width.tuser_width ~integer~S 1 301 (_subprogram t_check_tuser_width (_in)))(_reg integer)(_flags2))
		(_sig (_int t_check_tuser_width.tuser_name ~[639:0]reg~ 1 302 (_subprogram t_check_tuser_width (_in)))(_reg)(_flags2))
		(_sig (_int t_check_tuser_width.tdata_width ~integer~S 1 303 (_subprogram t_check_tuser_width (_in)))(_reg integer)(_flags2))
		(_sig (_int t_check_tuser_width.tdata_name ~[639:0]reg~ 1 304 (_subprogram t_check_tuser_width (_in)))(_reg)(_flags2))
		(_sig (_int t_check_tuser_width.inst_name ~[639:0]reg~ 1 305 (_subprogram t_check_tuser_width (_in)))(_reg)(_flags2))
		(_sig (_int t_check_tuser_width.severity ~integer~S 1 306 (_subprogram t_check_tuser_width (_in)))(_reg integer)(_flags2))
		(_sig (_int t_check_tuser_width.ret_val ~integer~S 1 307 (_subprogram t_check_tuser_width (_out)))(_reg integer)(_flags2))
		(_sig (_int t_check_tuser_width.t_check_tuser_width.tdata_bytes ~integer~S 1 314 (_subprogram t_check_tuser_width (_uni)))(_reg integer)(_flags2))
		(_subprogram
			(_int f_clogb2 0 1 99 (_arch (_func)(_trgt(10)(9))(_read(8)(10)(9))))
			(_int ^f_clogb2^^ 1 1 107 (_int (_func)))
			(_int ^f_clogb2^^^OUT 2 1 107 (_int (_func)))
			(_int f_gcd 3 1 111 (_arch (_func)(_trgt(13))(_read(11)(12))(_call(3))))
			(_int ^f_gcd^^ 4 1 126 (_int (_func)))
			(_int ^f_gcd^^^OUT 5 1 126 (_int (_func)))
			(_int f_lcm 6 1 129 (_arch (_func)(_trgt(16))(_read(14)(15))(_call(3))))
			(_int ^f_lcm^^ 7 1 136 (_int (_func)))
			(_int ^f_lcm^^^OUT 8 1 136 (_int (_func)))
			(_int f_get_tdata_indx 9 1 140 (_arch (_func)(_trgt(22))))
			(_int ^f_get_tdata_indx^^ 10 1 150 (_int (_func)))
			(_int ^f_get_tdata_indx^^^OUT 11 1 150 (_int (_func)))
			(_int f_get_tstrb_indx 12 1 154 (_arch (_func)(_trgt(29)(28))(_read(23)(24)(25)(26)(27)(27(_index 96))(29))(_call(9))))
			(_int ^f_get_tstrb_indx^^ 13 1 167 (_int (_func)))
			(_int ^f_get_tstrb_indx^^^OUT 14 1 167 (_int (_func)))
			(_int f_get_tkeep_indx 15 1 171 (_arch (_func)(_trgt(36)(35))(_read(30)(31)(32)(33)(34)(34(_index 97))(36))(_call(12))))
			(_int ^f_get_tkeep_indx^^ 16 1 183 (_int (_func)))
			(_int ^f_get_tkeep_indx^^^OUT 17 1 183 (_int (_func)))
			(_int f_get_tlast_indx 18 1 187 (_arch (_func)(_trgt(43)(42))(_read(37)(38)(39)(40)(41)(41(_index 98))(43))(_call(15))))
			(_int ^f_get_tlast_indx^^ 19 1 199 (_int (_func)))
			(_int ^f_get_tlast_indx^^^OUT 20 1 199 (_int (_func)))
			(_int f_get_tid_indx 21 1 203 (_arch (_func)(_trgt(50)(49))(_read(44)(45)(46)(47)(48)(48(_index 99))(50))(_call(18))))
			(_int ^f_get_tid_indx^^ 22 1 215 (_int (_func)))
			(_int ^f_get_tid_indx^^^OUT 23 1 215 (_int (_func)))
			(_int f_get_tdest_indx 24 1 219 (_arch (_func)(_trgt(57)(56))(_read(51)(52)(53)(54)(55)(55(_index 100))(57))(_call(21))))
			(_int ^f_get_tdest_indx^^ 25 1 231 (_int (_func)))
			(_int ^f_get_tdest_indx^^^OUT 26 1 231 (_int (_func)))
			(_int f_get_tuser_indx 27 1 235 (_arch (_func)(_trgt(64)(63))(_read(58)(59)(60)(61)(62)(62(_index 101))(64))(_call(24))))
			(_int ^f_get_tuser_indx^^ 28 1 247 (_int (_func)))
			(_int ^f_get_tuser_indx^^^OUT 29 1 247 (_int (_func)))
			(_int f_payload_width 30 1 251 (_arch (_func)(_trgt(71)(70))(_read(65)(66)(67)(68)(69)(69(_index 102))(71)(70))(_call(27))))
			(_int ^f_payload_width^^ 31 1 265 (_int (_func)))
			(_int ^f_payload_width^^^OUT 32 1 265 (_int (_func)))
			(_int t_check_tdata_width 33 1 267 (_arch (_proc)(_trgt(76))(_read(72)(75)(74)(73))(_mon(74)(73)(72))))
			(_int ^t_check_tdata_width^^ 34 1 300 (_int (_func)))
			(_int ^t_check_tdata_width^^^OUT 35 1 300 (_int (_func)))
			(_int t_check_tuser_width 36 1 300 (_arch (_proc)(_trgt(84)(83))(_read(79)(77)(84)(82)(81)(78)(80))(_mon(81)(78)(77)(80)(79))))
			(_int ^t_check_tuser_width^^ 37 0 110 (_int (_func)))
			(_int ^t_check_tuser_width^^^OUT 38 0 110 (_int (_func)))
			(_int \<\\f_get_tdata_indx \ 39 1 140 (_int (_func)))
			(_int \<\\f_get_tstrb_indx \ 40 1 154 (_int (_func)))
			(_int \<\\f_get_tkeep_indx \ 41 1 171 (_int (_func)))
			(_int \<\\f_get_tlast_indx \ 42 1 187 (_int (_func)))
			(_int \<\\f_get_tid_indx \ 43 1 203 (_int (_func)))
			(_int \<\\f_get_tdest_indx \ 44 1 219 (_int (_func)))
			(_int \<\\f_get_tuser_indx \ 45 1 235 (_int (_func)))

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@INTERNAL#0_46@ (_int 46 0 0 0 (_prcs 0 (_virtual))))
		)
	)
	
	
	(_scope
		(_unit f_clogb2 function 1 99)
		(_unit f_gcd function 1 111
			(_scope
				(_unit main begin 1 115)
			)
		)
		(_unit f_lcm function 1 129
			(_scope
				(_unit main begin 1 133)
			)
		)
		(_unit f_get_tdata_indx function 1 140
			(_scope
				(_unit main begin 1 147)
			)
		)
		(_unit f_get_tstrb_indx function 1 154
			(_scope
				(_unit main begin 1 161)
			)
		)
		(_unit f_get_tkeep_indx function 1 171
			(_scope
				(_unit main begin 1 178)
			)
		)
		(_unit f_get_tlast_indx function 1 187
			(_scope
				(_unit main begin 1 194)
			)
		)
		(_unit f_get_tid_indx function 1 203
			(_scope
				(_unit main begin 1 210)
			)
		)
		(_unit f_get_tdest_indx function 1 219
			(_scope
				(_unit main begin 1 226)
			)
		)
		(_unit f_get_tuser_indx function 1 235
			(_scope
				(_unit main begin 1 242)
			)
		)
		(_unit f_payload_width function 1 251
			(_scope
				(_unit main begin 1 258)
			)
		)
		(_unit t_check_tdata_width task 1 267
			(_scope
				(_unit t_check_tdata_width begin 1 278)
			)
		)
		(_unit t_check_tuser_width task 1 300
			(_scope
				(_unit t_check_tuser_width begin 1 313)
			)
		)
	)
	(_generate gen_tdata 0 139 (_vif  (_code 68))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#140_47@ (_arch 47 0 140 (_prcs 0(_ass)(_simple)(_trgt(7(_range 61)))(_sens(0))
	  		)))
	  		(@INTERNAL#0_48@ (_int 48 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate gen_tstrb 0 142 (_vif  (_code 69))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#143_49@ (_arch 49 0 143 (_prcs 0(_ass)(_simple)(_trgt(7(_range 62)))(_sens(1))
	  		)))
	  		(@INTERNAL#0_50@ (_int 50 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate gen_tkeep 0 145 (_vif  (_code 70))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#146_51@ (_arch 51 0 146 (_prcs 0(_ass)(_simple)(_trgt(7(_range 63)))(_sens(2))
	  		)))
	  		(@INTERNAL#0_52@ (_int 52 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate gen_tlast 0 148 (_vif  (_code 71))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#149_53@ (_arch 53 0 149 (_prcs 0(_ass)(_simple)(_trgt(7(_index 64)))(_sens(3))
	  		)))
	  		(@INTERNAL#0_54@ (_int 54 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate gen_tid 0 151 (_vif  (_code 72))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#152_55@ (_arch 55 0 152 (_prcs 0(_ass)(_simple)(_trgt(7(_range 65)))(_sens(4))
	  		)))
	  		(@INTERNAL#0_56@ (_int 56 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate gen_tdest 0 154 (_vif  (_code 73))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#155_57@ (_arch 57 0 155 (_prcs 0(_ass)(_simple)(_trgt(7(_range 66)))(_sens(5))
	  		)))
	  		(@INTERNAL#0_58@ (_int 58 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate gen_tuser 0 157 (_vif  (_code 74))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#158_59@ (_arch 59 0 158 (_prcs 0(_ass)(_simple)(_trgt(7(_range 67)))(_sens(6))
	  		)))
	  		(@INTERNAL#0_60@ (_int 60 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_model . axi_vdma_v6_3_8_axis_infrastructure_v1_0_util_axis2vector 105 -1)

)
V 000098 55 23196         1580965290593 axi_vdma_v6_3_8_axis_infrastructure_v1_0_util_vector2axis
(_unit VERILOG 6.3579.6.768 (axi_vdma_v6_3_8_axis_infrastructure_v1_0_util_vector2axis 0 228(axi_vdma_v6_3_8_axis_infrastructure_v1_0_util_vector2axis 0 228))
	(_version vde)
	(_time 1580965290206 2020.02.05 23:01:30)
	(_source (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_vdma_v6_3/hdl/axi_vdma_v6_3_rfs.v\ VERILOG (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_vdma_v6_3/hdl/axi_vdma_v6_3_8.vh\ VERILOG i (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_vdma_v6_3/hdl/axi_vdma_v6_3_rfs.v\ VERILOG))))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 61))
	(_code 2d7a2528717a70387b2b792e3977282b2c287b2a2b2e2b)
	(_ent
		(_time 1580965290206)
	)
	(_timescale 1ps 1ps)
	(_parameters         accs         init_sub )
	(_default_nettype none )
	(_object
		(_type (_int ~vector~0 0 233 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int C_TDATA_WIDTH ~vector~0 0 233 \32\ (_ent -1 (_cnst \32\))))
		(_type (_int ~vector~1 0 234 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int C_TID_WIDTH ~vector~1 0 234 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~2 0 235 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int C_TDEST_WIDTH ~vector~2 0 235 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~3 0 236 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int C_TUSER_WIDTH ~vector~3 0 236 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~4 0 237 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int C_TPAYLOAD_WIDTH ~vector~4 0 237 \44\ (_ent -1 (_cnst \44\))))
		(_type (_int ~vector~5 0 248 (_array ~reg ((_dto i 31 i 0)))))
		(_gen (_int C_SIGNAL_SET ~vector~5 0 248 \32'hFF\ (_ent -1 (_cnst \32'hFF\))))
		(_type (_int ~vector~6 1 73 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int G_INDX_SS_TREADY ~vector~6 1 73 \0\ (_ent -1 (_cnst \0\)))(_cnst l))
		(_type (_int ~vector~7 1 74 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int G_INDX_SS_TDATA ~vector~7 1 74 \1\ (_ent -1 (_cnst \1\)))(_cnst l))
		(_type (_int ~vector~8 1 75 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int G_INDX_SS_TSTRB ~vector~8 1 75 \2\ (_ent -1 (_cnst \2\)))(_cnst l))
		(_type (_int ~vector~9 1 76 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int G_INDX_SS_TKEEP ~vector~9 1 76 \3\ (_ent -1 (_cnst \3\)))(_cnst l))
		(_type (_int ~vector~10 1 77 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int G_INDX_SS_TLAST ~vector~10 1 77 \4\ (_ent -1 (_cnst \4\)))(_cnst l))
		(_type (_int ~vector~11 1 78 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int G_INDX_SS_TID ~vector~11 1 78 \5\ (_ent -1 (_cnst \5\)))(_cnst l))
		(_type (_int ~vector~12 1 79 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int G_INDX_SS_TDEST ~vector~12 1 79 \6\ (_ent -1 (_cnst \6\)))(_cnst l))
		(_type (_int ~vector~13 1 80 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int G_INDX_SS_TUSER ~vector~13 1 80 \7\ (_ent -1 (_cnst \7\)))(_cnst l))
		(_type (_int ~vector~14 1 81 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int G_MASK_SS_TREADY ~vector~14 1 81 \32'h1<<G_INDX_SS_TREADY\ (_ent -1 (_code 75)))(_cnst l))
		(_type (_int ~vector~15 1 82 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int G_MASK_SS_TDATA ~vector~15 1 82 \32'h1<<G_INDX_SS_TDATA\ (_ent -1 (_code 76)))(_cnst l))
		(_type (_int ~vector~16 1 83 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int G_MASK_SS_TSTRB ~vector~16 1 83 \32'h1<<G_INDX_SS_TSTRB\ (_ent -1 (_code 77)))(_cnst l))
		(_type (_int ~vector~17 1 84 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int G_MASK_SS_TKEEP ~vector~17 1 84 \32'h1<<G_INDX_SS_TKEEP\ (_ent -1 (_code 78)))(_cnst l))
		(_type (_int ~vector~18 1 85 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int G_MASK_SS_TLAST ~vector~18 1 85 \32'h1<<G_INDX_SS_TLAST\ (_ent -1 (_code 79)))(_cnst l))
		(_type (_int ~vector~19 1 86 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int G_MASK_SS_TID ~vector~19 1 86 \32'h1<<G_INDX_SS_TID\ (_ent -1 (_code 80)))(_cnst l))
		(_type (_int ~vector~20 1 87 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int G_MASK_SS_TDEST ~vector~20 1 87 \32'h1<<G_INDX_SS_TDEST\ (_ent -1 (_code 81)))(_cnst l))
		(_type (_int ~vector~21 1 88 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int G_MASK_SS_TUSER ~vector~21 1 88 \32'h1<<G_INDX_SS_TUSER\ (_ent -1 (_code 82)))(_cnst l))
		(_type (_int ~vector~22 1 91 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int G_TASK_SEVERITY_ERROR ~vector~22 1 91 \2\ (_ent -1 (_cnst \2\)))(_cnst l))
		(_type (_int ~vector~23 1 92 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int G_TASK_SEVERITY_WARNING ~vector~23 1 92 \1\ (_ent -1 (_cnst \1\)))(_cnst l))
		(_type (_int ~vector~24 1 93 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int G_TASK_SEVERITY_INFO ~vector~24 1 93 \0\ (_ent -1 (_cnst \0\)))(_cnst l))
		(_type (_int ~integer~S 0 0 (_array ~reg ((_dto i 31 i 0)))(_attribute signed integer)))
		(_type (_int ~[31:0]reg~ 0 0 (_array ~reg ((_dto i 31 i 0)))))
		(_type (_int ~vector~25 0 277 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int P_TDATA_INDX ~vector~25 0 277 \f_get_tdata_indx(C_TDATA_WIDTH,C_TID_WIDTH,C_TDEST_WIDTH,C_TUSER_WIDTH,C_SIGNAL_SET)\ (_ent -1 (_code 83)))(_cnst l))
		(_type (_int ~vector~26 0 280 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int P_TSTRB_INDX ~vector~26 0 280 \f_get_tstrb_indx(C_TDATA_WIDTH,C_TID_WIDTH,C_TDEST_WIDTH,C_TUSER_WIDTH,C_SIGNAL_SET)\ (_ent -1 (_code 84)))(_cnst l))
		(_type (_int ~vector~27 0 283 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int P_TKEEP_INDX ~vector~27 0 283 \f_get_tkeep_indx(C_TDATA_WIDTH,C_TID_WIDTH,C_TDEST_WIDTH,C_TUSER_WIDTH,C_SIGNAL_SET)\ (_ent -1 (_code 85)))(_cnst l))
		(_type (_int ~vector~28 0 286 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int P_TLAST_INDX ~vector~28 0 286 \f_get_tlast_indx(C_TDATA_WIDTH,C_TID_WIDTH,C_TDEST_WIDTH,C_TUSER_WIDTH,C_SIGNAL_SET)\ (_ent -1 (_code 86)))(_cnst l))
		(_type (_int ~vector~29 0 289 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int P_TID_INDX ~vector~29 0 289 \f_get_tid_indx(C_TDATA_WIDTH,C_TID_WIDTH,C_TDEST_WIDTH,C_TUSER_WIDTH,C_SIGNAL_SET)\ (_ent -1 (_code 87)))(_cnst l))
		(_type (_int ~vector~30 0 292 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int P_TDEST_INDX ~vector~30 0 292 \f_get_tdest_indx(C_TDATA_WIDTH,C_TID_WIDTH,C_TDEST_WIDTH,C_TUSER_WIDTH,C_SIGNAL_SET)\ (_ent -1 (_code 88)))(_cnst l))
		(_type (_int ~vector~31 0 295 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int P_TUSER_INDX ~vector~31 0 295 \f_get_tuser_indx(C_TDATA_WIDTH,C_TID_WIDTH,C_TDEST_WIDTH,C_TUSER_WIDTH,C_SIGNAL_SET)\ (_ent -1 (_code 89)))(_cnst l))
		(_type (_int ~[C_TPAYLOAD_WIDTH-1:0]wire~ 0 254 (_array ~wire ((_range  90)))))
		(_port (_int TPAYLOAD ~[C_TPAYLOAD_WIDTH-1:0]wire~ 0 254 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[C_TDATA_WIDTH-1:0]wire~ 0 257 (_array ~wire ((_range  91)))))
		(_port (_int TDATA ~[C_TDATA_WIDTH-1:0]wire~ 0 257 (_arch (_out)))(_net scalared)(_flags2))
		(_type (_int ~[C_TDATA_WIDTH/8-1:0]wire~ 0 258 (_array ~wire ((_range  92)))))
		(_port (_int TSTRB ~[C_TDATA_WIDTH/8-1:0]wire~ 0 258 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int TKEEP ~[C_TDATA_WIDTH/8-1:0]wire~ 0 259 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int TLAST ~wire 0 260 (_arch (_out)))(_net scalared)(_flags2))
		(_type (_int ~[C_TID_WIDTH-1:0]wire~ 0 261 (_array ~wire ((_range  93)))))
		(_port (_int TID ~[C_TID_WIDTH-1:0]wire~ 0 261 (_arch (_out)))(_net scalared)(_flags2))
		(_type (_int ~[C_TDEST_WIDTH-1:0]wire~ 0 262 (_array ~wire ((_range  94)))))
		(_port (_int TDEST ~[C_TDEST_WIDTH-1:0]wire~ 0 262 (_arch (_out)))(_net scalared)(_flags2))
		(_type (_int ~[C_TUSER_WIDTH-1:0]wire~ 0 263 (_array ~wire ((_range  95)))))
		(_port (_int TUSER ~[C_TUSER_WIDTH-1:0]wire~ 0 263 (_arch (_out)))(_net scalared)(_flags2))
		(_sig (_int f_clogb2.size ~integer~S 1 99 (_subprogram f_clogb2 (_in)))(_reg integer)(_flags2))
		(_sig (_int f_clogb2.f_clogb2 ~integer~S 1 99 (_subprogram f_clogb2 (_out)))(_reg integer)(_flags2))
		(_sig (_int f_clogb2.s ~integer~S 1 100 (_subprogram f_clogb2 (_uni)))(_reg integer)(_flags2))
		(_sig (_int f_gcd.a ~integer~S 1 112 (_subprogram f_gcd (_in)))(_reg integer)(_flags2))
		(_sig (_int f_gcd.b ~integer~S 1 113 (_subprogram f_gcd (_in)))(_reg integer)(_flags2))
		(_sig (_int f_gcd.f_gcd ~integer~S 1 111 (_subprogram f_gcd (_out)))(_reg integer)(_flags2))
		(_sig (_int f_lcm.a ~integer~S 1 130 (_subprogram f_lcm (_in)))(_reg integer)(_flags2))
		(_sig (_int f_lcm.b ~integer~S 1 131 (_subprogram f_lcm (_in)))(_reg integer)(_flags2))
		(_sig (_int f_lcm.f_lcm ~integer~S 1 129 (_subprogram f_lcm (_out)))(_reg integer)(_flags2))
		(_sig (_int f_get_tdata_indx.DAW ~integer~S 1 141 (_subprogram f_get_tdata_indx (_in)))(_reg integer)(_flags2))
		(_sig (_int f_get_tdata_indx.IDW ~integer~S 1 142 (_subprogram f_get_tdata_indx (_in)))(_reg integer)(_flags2))
		(_sig (_int f_get_tdata_indx.DEW ~integer~S 1 143 (_subprogram f_get_tdata_indx (_in)))(_reg integer)(_flags2))
		(_sig (_int f_get_tdata_indx.USW ~integer~S 1 144 (_subprogram f_get_tdata_indx (_in)))(_reg integer)(_flags2))
		(_sig (_int f_get_tdata_indx.SST ~[31:0]reg~ 1 145 (_subprogram f_get_tdata_indx (_in)))(_reg)(_flags2))
		(_sig (_int f_get_tdata_indx.f_get_tdata_indx ~integer~S 1 140 (_subprogram f_get_tdata_indx (_out)))(_reg integer)(_flags2))
		(_sig (_int f_get_tstrb_indx.DAW ~integer~S 1 155 (_subprogram f_get_tstrb_indx (_in)))(_reg integer)(_flags2))
		(_sig (_int f_get_tstrb_indx.IDW ~integer~S 1 156 (_subprogram f_get_tstrb_indx (_in)))(_reg integer)(_flags2))
		(_sig (_int f_get_tstrb_indx.DEW ~integer~S 1 157 (_subprogram f_get_tstrb_indx (_in)))(_reg integer)(_flags2))
		(_sig (_int f_get_tstrb_indx.USW ~integer~S 1 158 (_subprogram f_get_tstrb_indx (_in)))(_reg integer)(_flags2))
		(_sig (_int f_get_tstrb_indx.SST ~[31:0]reg~ 1 159 (_subprogram f_get_tstrb_indx (_in)))(_reg)(_flags2))
		(_sig (_int f_get_tstrb_indx.f_get_tstrb_indx ~integer~S 1 154 (_subprogram f_get_tstrb_indx (_out)))(_reg integer)(_flags2))
		(_sig (_int f_get_tstrb_indx.main.cur_indx ~integer~S 1 162 (_subprogram f_get_tstrb_indx (_uni)))(_reg integer)(_flags2))
		(_sig (_int f_get_tkeep_indx.DAW ~integer~S 1 172 (_subprogram f_get_tkeep_indx (_in)))(_reg integer)(_flags2))
		(_sig (_int f_get_tkeep_indx.IDW ~integer~S 1 173 (_subprogram f_get_tkeep_indx (_in)))(_reg integer)(_flags2))
		(_sig (_int f_get_tkeep_indx.DEW ~integer~S 1 174 (_subprogram f_get_tkeep_indx (_in)))(_reg integer)(_flags2))
		(_sig (_int f_get_tkeep_indx.USW ~integer~S 1 175 (_subprogram f_get_tkeep_indx (_in)))(_reg integer)(_flags2))
		(_sig (_int f_get_tkeep_indx.SST ~[31:0]reg~ 1 176 (_subprogram f_get_tkeep_indx (_in)))(_reg)(_flags2))
		(_sig (_int f_get_tkeep_indx.f_get_tkeep_indx ~integer~S 1 171 (_subprogram f_get_tkeep_indx (_out)))(_reg integer)(_flags2))
		(_sig (_int f_get_tkeep_indx.main.cur_indx ~integer~S 1 179 (_subprogram f_get_tkeep_indx (_uni)))(_reg integer)(_flags2))
		(_sig (_int f_get_tlast_indx.DAW ~integer~S 1 188 (_subprogram f_get_tlast_indx (_in)))(_reg integer)(_flags2))
		(_sig (_int f_get_tlast_indx.IDW ~integer~S 1 189 (_subprogram f_get_tlast_indx (_in)))(_reg integer)(_flags2))
		(_sig (_int f_get_tlast_indx.DEW ~integer~S 1 190 (_subprogram f_get_tlast_indx (_in)))(_reg integer)(_flags2))
		(_sig (_int f_get_tlast_indx.USW ~integer~S 1 191 (_subprogram f_get_tlast_indx (_in)))(_reg integer)(_flags2))
		(_sig (_int f_get_tlast_indx.SST ~[31:0]reg~ 1 192 (_subprogram f_get_tlast_indx (_in)))(_reg)(_flags2))
		(_sig (_int f_get_tlast_indx.f_get_tlast_indx ~integer~S 1 187 (_subprogram f_get_tlast_indx (_out)))(_reg integer)(_flags2))
		(_sig (_int f_get_tlast_indx.main.cur_indx ~integer~S 1 195 (_subprogram f_get_tlast_indx (_uni)))(_reg integer)(_flags2))
		(_sig (_int f_get_tid_indx.DAW ~integer~S 1 204 (_subprogram f_get_tid_indx (_in)))(_reg integer)(_flags2))
		(_sig (_int f_get_tid_indx.IDW ~integer~S 1 205 (_subprogram f_get_tid_indx (_in)))(_reg integer)(_flags2))
		(_sig (_int f_get_tid_indx.DEW ~integer~S 1 206 (_subprogram f_get_tid_indx (_in)))(_reg integer)(_flags2))
		(_sig (_int f_get_tid_indx.USW ~integer~S 1 207 (_subprogram f_get_tid_indx (_in)))(_reg integer)(_flags2))
		(_sig (_int f_get_tid_indx.SST ~[31:0]reg~ 1 208 (_subprogram f_get_tid_indx (_in)))(_reg)(_flags2))
		(_sig (_int f_get_tid_indx.f_get_tid_indx ~integer~S 1 203 (_subprogram f_get_tid_indx (_out)))(_reg integer)(_flags2))
		(_sig (_int f_get_tid_indx.main.cur_indx ~integer~S 1 211 (_subprogram f_get_tid_indx (_uni)))(_reg integer)(_flags2))
		(_sig (_int f_get_tdest_indx.DAW ~integer~S 1 220 (_subprogram f_get_tdest_indx (_in)))(_reg integer)(_flags2))
		(_sig (_int f_get_tdest_indx.IDW ~integer~S 1 221 (_subprogram f_get_tdest_indx (_in)))(_reg integer)(_flags2))
		(_sig (_int f_get_tdest_indx.DEW ~integer~S 1 222 (_subprogram f_get_tdest_indx (_in)))(_reg integer)(_flags2))
		(_sig (_int f_get_tdest_indx.USW ~integer~S 1 223 (_subprogram f_get_tdest_indx (_in)))(_reg integer)(_flags2))
		(_sig (_int f_get_tdest_indx.SST ~[31:0]reg~ 1 224 (_subprogram f_get_tdest_indx (_in)))(_reg)(_flags2))
		(_sig (_int f_get_tdest_indx.f_get_tdest_indx ~integer~S 1 219 (_subprogram f_get_tdest_indx (_out)))(_reg integer)(_flags2))
		(_sig (_int f_get_tdest_indx.main.cur_indx ~integer~S 1 227 (_subprogram f_get_tdest_indx (_uni)))(_reg integer)(_flags2))
		(_sig (_int f_get_tuser_indx.DAW ~integer~S 1 236 (_subprogram f_get_tuser_indx (_in)))(_reg integer)(_flags2))
		(_sig (_int f_get_tuser_indx.IDW ~integer~S 1 237 (_subprogram f_get_tuser_indx (_in)))(_reg integer)(_flags2))
		(_sig (_int f_get_tuser_indx.DEW ~integer~S 1 238 (_subprogram f_get_tuser_indx (_in)))(_reg integer)(_flags2))
		(_sig (_int f_get_tuser_indx.USW ~integer~S 1 239 (_subprogram f_get_tuser_indx (_in)))(_reg integer)(_flags2))
		(_sig (_int f_get_tuser_indx.SST ~[31:0]reg~ 1 240 (_subprogram f_get_tuser_indx (_in)))(_reg)(_flags2))
		(_sig (_int f_get_tuser_indx.f_get_tuser_indx ~integer~S 1 235 (_subprogram f_get_tuser_indx (_out)))(_reg integer)(_flags2))
		(_sig (_int f_get_tuser_indx.main.cur_indx ~integer~S 1 243 (_subprogram f_get_tuser_indx (_uni)))(_reg integer)(_flags2))
		(_sig (_int f_payload_width.DAW ~integer~S 1 252 (_subprogram f_payload_width (_in)))(_reg integer)(_flags2))
		(_sig (_int f_payload_width.IDW ~integer~S 1 253 (_subprogram f_payload_width (_in)))(_reg integer)(_flags2))
		(_sig (_int f_payload_width.DEW ~integer~S 1 254 (_subprogram f_payload_width (_in)))(_reg integer)(_flags2))
		(_sig (_int f_payload_width.USW ~integer~S 1 255 (_subprogram f_payload_width (_in)))(_reg integer)(_flags2))
		(_sig (_int f_payload_width.SST ~[31:0]reg~ 1 256 (_subprogram f_payload_width (_in)))(_reg)(_flags2))
		(_sig (_int f_payload_width.f_payload_width ~integer~S 1 251 (_subprogram f_payload_width (_out)))(_reg integer)(_flags2))
		(_sig (_int f_payload_width.main.cur_indx ~integer~S 1 259 (_subprogram f_payload_width (_uni)))(_reg integer)(_flags2))
		(_sig (_int t_check_tdata_width.data_width ~integer~S 1 268 (_subprogram t_check_tdata_width (_in)))(_reg integer)(_flags2))
		(_type (_int ~[639:0]reg~ 1 269 (_array ~reg ((_dto i 639 i 0)))))
		(_sig (_int t_check_tdata_width.var_name ~[639:0]reg~ 1 269 (_subprogram t_check_tdata_width (_in)))(_reg)(_flags2))
		(_sig (_int t_check_tdata_width.inst_name ~[639:0]reg~ 1 270 (_subprogram t_check_tdata_width (_in)))(_reg)(_flags2))
		(_sig (_int t_check_tdata_width.severity ~integer~S 1 271 (_subprogram t_check_tdata_width (_in)))(_reg integer)(_flags2))
		(_sig (_int t_check_tdata_width.ret_val ~integer~S 1 272 (_subprogram t_check_tdata_width (_out)))(_reg integer)(_flags2))
		(_sig (_int t_check_tuser_width.tuser_width ~integer~S 1 301 (_subprogram t_check_tuser_width (_in)))(_reg integer)(_flags2))
		(_sig (_int t_check_tuser_width.tuser_name ~[639:0]reg~ 1 302 (_subprogram t_check_tuser_width (_in)))(_reg)(_flags2))
		(_sig (_int t_check_tuser_width.tdata_width ~integer~S 1 303 (_subprogram t_check_tuser_width (_in)))(_reg integer)(_flags2))
		(_sig (_int t_check_tuser_width.tdata_name ~[639:0]reg~ 1 304 (_subprogram t_check_tuser_width (_in)))(_reg)(_flags2))
		(_sig (_int t_check_tuser_width.inst_name ~[639:0]reg~ 1 305 (_subprogram t_check_tuser_width (_in)))(_reg)(_flags2))
		(_sig (_int t_check_tuser_width.severity ~integer~S 1 306 (_subprogram t_check_tuser_width (_in)))(_reg integer)(_flags2))
		(_sig (_int t_check_tuser_width.ret_val ~integer~S 1 307 (_subprogram t_check_tuser_width (_out)))(_reg integer)(_flags2))
		(_sig (_int t_check_tuser_width.t_check_tuser_width.tdata_bytes ~integer~S 1 314 (_subprogram t_check_tuser_width (_uni)))(_reg integer)(_flags2))
		(_subprogram
			(_int f_clogb2 0 1 99 (_arch (_func)(_trgt(10)(9))(_read(8)(10)(9))))
			(_int ^f_clogb2^^ 1 1 107 (_int (_func)))
			(_int ^f_clogb2^^^OUT 2 1 107 (_int (_func)))
			(_int f_gcd 3 1 111 (_arch (_func)(_trgt(13))(_read(11)(12))(_call(3))))
			(_int ^f_gcd^^ 4 1 126 (_int (_func)))
			(_int ^f_gcd^^^OUT 5 1 126 (_int (_func)))
			(_int f_lcm 6 1 129 (_arch (_func)(_trgt(16))(_read(14)(15))(_call(3))))
			(_int ^f_lcm^^ 7 1 136 (_int (_func)))
			(_int ^f_lcm^^^OUT 8 1 136 (_int (_func)))
			(_int f_get_tdata_indx 9 1 140 (_arch (_func)(_trgt(22))))
			(_int ^f_get_tdata_indx^^ 10 1 150 (_int (_func)))
			(_int ^f_get_tdata_indx^^^OUT 11 1 150 (_int (_func)))
			(_int f_get_tstrb_indx 12 1 154 (_arch (_func)(_trgt(29)(28))(_read(23)(24)(25)(26)(27)(27(_index 96))(29))(_call(9))))
			(_int ^f_get_tstrb_indx^^ 13 1 167 (_int (_func)))
			(_int ^f_get_tstrb_indx^^^OUT 14 1 167 (_int (_func)))
			(_int f_get_tkeep_indx 15 1 171 (_arch (_func)(_trgt(36)(35))(_read(30)(31)(32)(33)(34)(34(_index 97))(36))(_call(12))))
			(_int ^f_get_tkeep_indx^^ 16 1 183 (_int (_func)))
			(_int ^f_get_tkeep_indx^^^OUT 17 1 183 (_int (_func)))
			(_int f_get_tlast_indx 18 1 187 (_arch (_func)(_trgt(43)(42))(_read(37)(38)(39)(40)(41)(41(_index 98))(43))(_call(15))))
			(_int ^f_get_tlast_indx^^ 19 1 199 (_int (_func)))
			(_int ^f_get_tlast_indx^^^OUT 20 1 199 (_int (_func)))
			(_int f_get_tid_indx 21 1 203 (_arch (_func)(_trgt(50)(49))(_read(44)(45)(46)(47)(48)(48(_index 99))(50))(_call(18))))
			(_int ^f_get_tid_indx^^ 22 1 215 (_int (_func)))
			(_int ^f_get_tid_indx^^^OUT 23 1 215 (_int (_func)))
			(_int f_get_tdest_indx 24 1 219 (_arch (_func)(_trgt(57)(56))(_read(51)(52)(53)(54)(55)(55(_index 100))(57))(_call(21))))
			(_int ^f_get_tdest_indx^^ 25 1 231 (_int (_func)))
			(_int ^f_get_tdest_indx^^^OUT 26 1 231 (_int (_func)))
			(_int f_get_tuser_indx 27 1 235 (_arch (_func)(_trgt(64)(63))(_read(58)(59)(60)(61)(62)(62(_index 101))(64))(_call(24))))
			(_int ^f_get_tuser_indx^^ 28 1 247 (_int (_func)))
			(_int ^f_get_tuser_indx^^^OUT 29 1 247 (_int (_func)))
			(_int f_payload_width 30 1 251 (_arch (_func)(_trgt(71)(70))(_read(65)(66)(67)(68)(69)(69(_index 102))(71)(70))(_call(27))))
			(_int ^f_payload_width^^ 31 1 265 (_int (_func)))
			(_int ^f_payload_width^^^OUT 32 1 265 (_int (_func)))
			(_int t_check_tdata_width 33 1 267 (_arch (_proc)(_trgt(76))(_read(72)(75)(74)(73))(_mon(74)(73)(72))))
			(_int ^t_check_tdata_width^^ 34 1 300 (_int (_func)))
			(_int ^t_check_tdata_width^^^OUT 35 1 300 (_int (_func)))
			(_int t_check_tuser_width 36 1 300 (_arch (_proc)(_trgt(84)(83))(_read(79)(77)(84)(82)(81)(78)(80))(_mon(81)(78)(77)(80)(79))))
			(_int ^t_check_tuser_width^^ 37 0 275 (_int (_func)))
			(_int ^t_check_tuser_width^^^OUT 38 0 275 (_int (_func)))
			(_int \<\\f_get_tdata_indx \ 39 1 140 (_int (_func)))
			(_int \<\\f_get_tstrb_indx \ 40 1 154 (_int (_func)))
			(_int \<\\f_get_tkeep_indx \ 41 1 171 (_int (_func)))
			(_int \<\\f_get_tlast_indx \ 42 1 187 (_int (_func)))
			(_int \<\\f_get_tid_indx \ 43 1 203 (_int (_func)))
			(_int \<\\f_get_tdest_indx \ 44 1 219 (_int (_func)))
			(_int \<\\f_get_tuser_indx \ 45 1 235 (_int (_func)))

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@INTERNAL#0_46@ (_int 46 0 0 0 (_prcs 0 (_virtual))))
		)
	)
	
	
	(_scope
		(_unit f_clogb2 function 1 99)
		(_unit f_gcd function 1 111
			(_scope
				(_unit main begin 1 115)
			)
		)
		(_unit f_lcm function 1 129
			(_scope
				(_unit main begin 1 133)
			)
		)
		(_unit f_get_tdata_indx function 1 140
			(_scope
				(_unit main begin 1 147)
			)
		)
		(_unit f_get_tstrb_indx function 1 154
			(_scope
				(_unit main begin 1 161)
			)
		)
		(_unit f_get_tkeep_indx function 1 171
			(_scope
				(_unit main begin 1 178)
			)
		)
		(_unit f_get_tlast_indx function 1 187
			(_scope
				(_unit main begin 1 194)
			)
		)
		(_unit f_get_tid_indx function 1 203
			(_scope
				(_unit main begin 1 210)
			)
		)
		(_unit f_get_tdest_indx function 1 219
			(_scope
				(_unit main begin 1 226)
			)
		)
		(_unit f_get_tuser_indx function 1 235
			(_scope
				(_unit main begin 1 242)
			)
		)
		(_unit f_payload_width function 1 251
			(_scope
				(_unit main begin 1 258)
			)
		)
		(_unit t_check_tdata_width task 1 267
			(_scope
				(_unit t_check_tdata_width begin 1 278)
			)
		)
		(_unit t_check_tuser_width task 1 300
			(_scope
				(_unit t_check_tuser_width begin 1 313)
			)
		)
	)
	(_generate gen_tdata 0 304 (_vif  (_code 68))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#305_47@ (_arch 47 0 305 (_prcs 0(_ass)(_simple)(_trgt(1))(_sens(0(_range 61)))
	  		)))
	  		(@INTERNAL#0_48@ (_int 48 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate gen_tstrb 0 307 (_vif  (_code 69))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#308_49@ (_arch 49 0 308 (_prcs 0(_ass)(_simple)(_trgt(2))(_sens(0(_range 62)))
	  		)))
	  		(@INTERNAL#0_50@ (_int 50 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate gen_tkeep 0 310 (_vif  (_code 70))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#311_51@ (_arch 51 0 311 (_prcs 0(_ass)(_simple)(_trgt(3))(_sens(0(_range 63)))
	  		)))
	  		(@INTERNAL#0_52@ (_int 52 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate gen_tlast 0 313 (_vif  (_code 71))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#314_53@ (_arch 53 0 314 (_prcs 0(_ass)(_simple)(_trgt(4))(_sens(0(_index 64)))
	  		)))
	  		(@INTERNAL#0_54@ (_int 54 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate gen_tid 0 316 (_vif  (_code 72))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#317_55@ (_arch 55 0 317 (_prcs 0(_ass)(_simple)(_trgt(5))(_sens(0(_range 65)))
	  		)))
	  		(@INTERNAL#0_56@ (_int 56 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate gen_tdest 0 319 (_vif  (_code 73))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#320_57@ (_arch 57 0 320 (_prcs 0(_ass)(_simple)(_trgt(6))(_sens(0(_range 66)))
	  		)))
	  		(@INTERNAL#0_58@ (_int 58 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate gen_tuser 0 322 (_vif  (_code 74))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#323_59@ (_arch 59 0 323 (_prcs 0(_ass)(_simple)(_trgt(7))(_sens(0(_range 67)))
	  		)))
	  		(@INTERNAL#0_60@ (_int 60 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_model . axi_vdma_v6_3_8_axis_infrastructure_v1_0_util_vector2axis 105 -1)

)
V 000102 55 13376         1580965290595 axi_vdma_v6_3_8_axis_register_slice_v1_0_axisc_register_slice
(_unit VERILOG 6.3579.6.768 (axi_vdma_v6_3_8_axis_register_slice_v1_0_axisc_register_slice 0 391(axi_vdma_v6_3_8_axis_register_slice_v1_0_axisc_register_slice 0 391))
	(_version vde)
	(_time 1580965290206 2020.02.05 23:01:30)
	(_source (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_vdma_v6_3/hdl/axi_vdma_v6_3_rfs.v\ VERILOG (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_vdma_v6_3/hdl/axi_vdma_v6_3_rfs.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 47))
	(_code 3d6a3539616a60286b383b6a2967383b3c386b3a3b3e3b)
	(_ent
		(_time 1580965290206)
	)
	(_timescale 1ps 1ps)
	(_parameters         accs          )
	(_attribute nb_assign )
	(_object
		(_type (_int ~vector~0 0 393 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_FAMILY ~vector~0 0 393 \"virtex7"\ (_ent -1 (_string \V"virtex7"\))))
		(_type (_int ~vector~1 0 394 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_DATA_WIDTH ~vector~1 0 394 \32\ (_ent -1 (_cnst \32\))))
		(_type (_int ~vector~2 0 405 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_REG_CONFIG ~vector~2 0 405 \32'h00000000\ (_ent -1 (_cnst \32'h0\))))
		(_port (_int ACLK ~wire 0 408 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int ARESET ~wire 0 409 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int ACLKEN ~wire 0 410 (_arch (_in)))(_net scalared)(_flags2))
		(_type (_int ~[C_DATA_WIDTH-1:0]wire~ 0 413 (_array ~wire ((_range  60)))))
		(_port (_int S_PAYLOAD_DATA ~[C_DATA_WIDTH-1:0]wire~ 0 413 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int S_VALID ~wire 0 414 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int S_READY ~wire 0 415 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int M_PAYLOAD_DATA ~[C_DATA_WIDTH-1:0]wire~ 0 418 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int M_VALID ~wire 0 419 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int M_READY ~wire 0 420 (_arch (_in)))(_net scalared)(_flags1))
		(_subprogram

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@INTERNAL#0_0@ (_int 0 0 0 0 (_prcs 0 (_virtual))))
		)
	)
	
	
	(_scope
	)
	(_generate genblk1 0 433 (_vif  (_code 47))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#434_1@ (_arch 1 0 434 (_prcs 0(_ass)(_simple)(_trgt(6))(_sens(3))
	  		)))
	  		(@ASSIGN#435_2@ (_arch 2 0 435 (_prcs 1(_ass)(_simple)(_trgt(7))(_sens(4))
	  		)))
	  		(@ASSIGN#436_3@ (_arch 3 0 436 (_prcs 2(_ass)(_simple)(_trgt(5))(_sens(8))
	  		)))
	  		(@INTERNAL#0_4@ (_int 4 0 0 0 (_prcs 3 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate \*5addcondBlock \ 0 445 (_vif  (_code 48) (_addcondblock))
	  (_block genblk1 0 445
	    (_object
	      (_type (_int ~vector~0 0 448 (_array ~reg ((_dto i 1 i 0)))))
	      (_gen (_int ZERO ~vector~0 0 448 \2'b10\ (_ent -1 (_cnst \2'b10\)))(_cnst l))
	      (_type (_int ~vector~1 0 449 (_array ~reg ((_dto i 1 i 0)))))
	      (_gen (_int ONE ~vector~1 0 449 \2'b11\ (_ent -1 (_cnst \2'b11\)))(_cnst l))
	      (_type (_int ~vector~2 0 450 (_array ~reg ((_dto i 1 i 0)))))
	      (_gen (_int TWO ~vector~2 0 450 \2'b01\ (_ent -1 (_cnst \2'b01\)))(_cnst l))
	      (_type (_int ~[1:0]reg~ 0 446 (_array ~reg ((_dto i 1 i 0)))))
	      (_sig (_int state ~[1:0]reg~ 0 446 (_arch (_uni)))(_reg)(_flags1))
	      (_type (_int ~[C_DATA_WIDTH-1:0]reg~ 0 452 (_array ~reg ((_range  49)))))
	      (_sig (_int storage_data1 ~[C_DATA_WIDTH-1:0]reg~ 0 452 (_arch (_uni)))(_reg)(_flags1))
	      (_sig (_int storage_data2 ~[C_DATA_WIDTH-1:0]reg~ 0 453 (_arch (_uni)))(_reg)(_flags2))
	      (_sig (_int load_s1 ~reg 0 454 (_arch (_uni)))(_reg)(_flags2))
	      (_sig (_int load_s2 ~wire 0 455 (_arch (_uni)))(_net)(_flags2))
	      (_sig (_int load_s1_from_s2 ~wire 0 456 (_arch (_uni)))(_net)(_flags2))
	      (_sig (_int s_ready_i ~reg 0 457 (_arch (_uni)))(_reg)(_flags1))
	      (_sig (_int m_valid_i ~wire 0 458 (_arch (_uni)))(_net)(_flags1))
	      (_sig (_int areset_d ~[1:0]reg~ 0 464 (_arch (_uni)))(_reg)(_flags2))
	      (_subprogram

	      )
	      (_prcs
	      	(@ASSIGN#461_5@ (_arch 5 0 461 (_prcs 0(_ass)(_simple)(_trgt(5))(_sens(15))
	      	)))
	      	(@ASSIGN#462_6@ (_arch 6 0 462 (_prcs 1(_ass)(_simple)(_trgt(7))(_sens(16))
	      	)))
	      	(@ALWAYS#465,472,482,510_7@ (_arch 7 0 465 (_prcs 2(_trgt(17)(10)(11)(15)(9))(_read(0)(2)(17(0))(1)(12)(10)(14)(11)(3)(13)(17)(9)(4)(8))
				(_need_init)
	      	)))
	      	(@ASSIGN#489_8@ (_arch 8 0 489 (_prcs 5(_ass)(_simple)(_trgt(6))(_sens(10))
	      	)))
	      	(@ASSIGN#492_9@ (_arch 9 0 492 (_prcs 6(_ass)(_simple)(_trgt(13))(_sens(4)(15))
	      	)))
	      	(@ALWAYS#495_10@ (_arch 10 0 495 (_prcs 7(_trgt(12))(_read)(_sens(9)(4)(8))
				(_need_init)
	      	)))
	      	(@ASSIGN#507_11@ (_arch 11 0 507 (_prcs 8(_ass)(_simple)(_trgt(14))(_sens(9))
	      	)))
	      	(@ASSIGN#540_12@ (_arch 12 0 540 (_prcs 10(_ass)(_simple)(_trgt(16))(_sens(9(0)))
	      	)))
	      	(@INTERNAL#0_13@ (_int 13 0 0 0 (_prcs 11 (_virtual))))
	      )
	    )
	
	
	    (_defparam
	    )
	  )
	  (_object
	  	(_subprogram

	  	)
	  )
	
	
	  (_defparam
	  )

	  	(_scope
	  	)
	  	)
	(_generate \*8addcondBlock \ 0 551 (_vif  (_code 50) (_addcondblock))
	  (_block genblk1 0 551
	    (_object
	      (_type (_int ~[C_DATA_WIDTH-1:0]reg~ 0 552 (_array ~reg ((_range  51)))))
	      (_sig (_int storage_data ~[C_DATA_WIDTH-1:0]reg~ 0 552 (_arch (_uni)))(_reg)(_flags1))
	      (_sig (_int s_ready_i ~wire 0 553 (_arch (_uni)))(_net)(_flags1))
	      (_sig (_int m_valid_i ~reg 0 554 (_arch (_uni)))(_reg)(_flags1))
	      (_type (_int ~[1:0]reg~ 0 560 (_array ~reg ((_dto i 1 i 0)))))
	      (_sig (_int areset_d ~[1:0]reg~ 0 560 (_arch (_uni)))(_reg)(_flags1))
	      (_subprogram

	      )
	      (_prcs
	      	(@ASSIGN#557_14@ (_arch 14 0 557 (_prcs 0(_ass)(_simple)(_trgt(5))(_sens(19))
	      	)))
	      	(@ASSIGN#558_15@ (_arch 15 0 558 (_prcs 1(_ass)(_simple)(_trgt(7))(_sens(20))
	      	)))
	      	(@ALWAYS#561,568,578_16@ (_arch 16 0 561 (_prcs 2(_trgt(21)(18)(20))(_read(0)(2)(21(0))(1)(4)(19)(3)(18)(21)(8)(20))
				(_need_init)
	      	)))
	      	(@ASSIGN#574_17@ (_arch 17 0 574 (_prcs 4(_ass)(_simple)(_trgt(6))(_sens(18))
	      	)))
	      	(@ASSIGN#590_18@ (_arch 18 0 590 (_prcs 6(_ass)(_simple)(_trgt(19))(_sens(8)(20)(21))
	      	)))
	      	(@INTERNAL#0_19@ (_int 19 0 0 0 (_prcs 7 (_virtual))))
	      )
	    )
	
	
	    (_defparam
	    )
	  )
	  (_object
	  	(_subprogram

	  	)
	  )
	
	
	  (_defparam
	  )

	  	(_scope
	  	)
	  	)
	(_generate \*11addcondBlock \ 0 600 (_vif  (_code 52) (_addcondblock))
	  (_block genblk1 0 600
	    (_object
	      (_type (_int ~[C_DATA_WIDTH-1:0]reg~ 0 601 (_array ~reg ((_range  53)))))
	      (_sig (_int storage_data ~[C_DATA_WIDTH-1:0]reg~ 0 601 (_arch (_uni)))(_reg)(_flags1))
	      (_sig (_int s_ready_i ~reg 0 602 (_arch (_uni)))(_reg)(_flags1))
	      (_sig (_int has_valid_storage_i ~reg 0 603 (_arch (_uni)))(_reg)(_flags2))
	      (_sig (_int has_valid_storage ~reg 0 604 (_arch (_uni)))(_reg)(_flags1))
	      (_sig (_int areset_d ~reg 0 606 (_arch (_uni)))(_reg)(_flags1))
	      (_subprogram

	      )
	      (_prcs
	      	(@ALWAYS#607,614,638,649_20@ (_arch 20 0 607 (_prcs 0(_trgt(26)(22)(25)(23))(_read(0)(2)(1)(4)(23)(3)(22)(24)(8))
				(_need_init)
	      	)))
	      	(@ASSIGN#620_21@ (_arch 21 0 620 (_prcs 2(_ass)(_simple)(_trgt(6))(_sens(25)(22)(3))
	      	)))
	      	(@ALWAYS#624_22@ (_arch 22 0 624 (_prcs 3(_trgt(24))(_read)(_sens(25)(8)(4)(23))
				(_need_init)
	      	)))
	      	(@ASSIGN#659_23@ (_arch 23 0 659 (_prcs 6(_ass)(_simple)(_trgt(5))(_sens(23))
	      	)))
	      	(@ASSIGN#662_24@ (_arch 24 0 662 (_prcs 7(_ass)(_simple)(_trgt(7))(_sens(4)(25)(26))
	      	)))
	      	(@INTERNAL#0_25@ (_int 25 0 0 0 (_prcs 8 (_virtual))))
	      )
	    )
	
	
	    (_defparam
	    )
	  )
	  (_object
	  	(_subprogram

	  	)
	  )
	
	
	  (_defparam
	  )

	  	(_scope
	  	)
	  	)
	(_generate \*14addcondBlock \ 0 672 (_vif  (_code 54) (_addcondblock))
	  (_block genblk1 0 672
	    (_object
	      (_subprogram

	      )
	      (_prcs
	      	(@INITIAL#674_26@ (_arch 26 0 674 (_prcs 0(_mon)
	      	)))
	      	(@ASSIGN#678,679,680_27@ (_arch 27 0 678 (_prcs 1(_ass)(_simple)(_trgt(6)(7)(5))
	      	)))
	      	(@INTERNAL#0_28@ (_int 28 0 0 0 (_prcs 4 (_virtual))))
	      )
	    )
	
	
	    (_defparam
	    )
	  )
	  (_object
	  	(_subprogram

	  	)
	  )
	
	
	  (_defparam
	  )

	  	(_scope
	  	)
	  	)
	(_generate \*17addcondBlock \ 0 690 (_vif  (_code 55) (_addcondblock))
	  (_block genblk1 0 690
	    (_object
	      (_type (_int ~vector~3 0 694 (_array ~reg ((_dto i 1 i 0)))))
	      (_gen (_int ZERO ~vector~3 0 694 \2'b00\ (_ent -1 (_cnst \2'b0\)))(_cnst l))
	      (_type (_int ~vector~4 0 695 (_array ~reg ((_dto i 1 i 0)))))
	      (_gen (_int ONE ~vector~4 0 695 \2'b01\ (_ent -1 (_cnst \2'b01\)))(_cnst l))
	      (_type (_int ~vector~5 0 696 (_array ~reg ((_dto i 1 i 0)))))
	      (_gen (_int TWO ~vector~5 0 696 \2'b11\ (_ent -1 (_cnst \2'b11\)))(_cnst l))
	      (_type (_int ~[1:0]reg~ 0 691 (_array ~reg ((_dto i 1 i 0)))))
	      (_sig (_int state ~[1:0]reg~ 0 691 (_arch (_uni)))(_reg)(_flags1))
	      (_sig (_int next_state ~[1:0]reg~ 0 692 (_arch (_uni)))(_reg)(_flags2))
	      (_type (_int ~[C_DATA_WIDTH-1:0]reg~ 0 698 (_array ~reg ((_range  56)))))
	      (_sig (_int storage_data1 ~[C_DATA_WIDTH-1:0]reg~ 0 698 (_arch (_uni)))(_reg)(_flags1))
	      (_sig (_int storage_data2 ~[C_DATA_WIDTH-1:0]reg~ 0 699 (_arch (_uni)))(_reg)(_flags1))
	      (_sig (_int s_valid_d ~reg 0 700 (_arch (_uni)))(_reg)(_flags1))
	      (_sig (_int s_ready_d ~reg 0 701 (_arch (_uni)))(_reg)(_flags1))
	      (_sig (_int m_ready_d ~reg 0 702 (_arch (_uni)))(_reg)(_flags1))
	      (_sig (_int m_valid_d ~reg 0 703 (_arch (_uni)))(_reg)(_flags1))
	      (_sig (_int load_s2 ~reg 0 704 (_arch (_uni)))(_reg)(_flags2))
	      (_sig (_int sel_s2 ~reg 0 705 (_arch (_uni)))(_reg)(_flags1))
	      (_sig (_int new_access ~wire 0 706 (_arch (_uni)))(_net)(_flags1))
	      (_sig (_int access_done ~wire 0 707 (_arch (_uni)))(_net)(_flags1))
	      (_sig (_int s_ready_i ~wire 0 708 (_arch (_uni)))(_net)(_flags1))
	      (_sig (_int s_ready_ii ~reg 0 709 (_arch (_uni)))(_reg)(_flags1))
	      (_sig (_int m_valid_i ~reg 0 710 (_arch (_uni)))(_reg)(_flags1))
	      (_sig (_int areset_d ~reg 0 712 (_arch (_uni)))(_reg)(_flags1))
	      (_subprogram

	      )
	      (_prcs
	      	(@ALWAYS#713,725,739,746,752,843_29@ (_arch 29 0 713 (_prcs 0(_trgt(42)(31)(32)(33)(29)(30)(34)(27))(_read(0)(2)(1)(4)(39)(8)(3)(29)(35)(30)(41)(28))
				(_need_init)
	      	)))
	      	(@ASSIGN#720_30@ (_arch 30 0 720 (_prcs 1(_ass)(_simple)(_trgt(5))(_sens(39))
	      	)))
	      	(@ASSIGN#721_31@ (_arch 31 0 721 (_prcs 2(_ass)(_simple)(_trgt(7))(_sens(41))
	      	)))
	      	(@ASSIGN#722_32@ (_arch 32 0 722 (_prcs 3(_ass)(_simple)(_trgt(39))(_sens(40)(42))
	      	)))
	      	(@ASSIGN#761_33@ (_arch 33 0 761 (_prcs 8(_ass)(_simple)(_trgt(37))(_sens(32)(31))
	      	)))
	      	(@ASSIGN#762_34@ (_arch 34 0 762 (_prcs 9(_ass)(_simple)(_trgt(38))(_sens(33)(34))
	      	)))
	      	(@ALWAYS#766_35@ (_arch 35 0 766 (_prcs 10(_trgt(28)(35)(36)(41)(40))(_read)(_sens(38)(27)(37))
				(_need_init)
	      	)))
	      	(@ASSIGN#852_36@ (_arch 36 0 852 (_prcs 12(_ass)(_simple)(_trgt(6))(_sens(36)(30)(29))
	      	)))
	      	(@INTERNAL#0_37@ (_int 37 0 0 0 (_prcs 13 (_virtual))))
	      )
	    )
	
	
	    (_defparam
	    )
	  )
	  (_object
	  	(_subprogram

	  	)
	  )
	
	
	  (_defparam
	  )

	  	(_scope
	  	)
	  	)
	(_generate \*20addcondBlock \ 0 864 (_vif  (_code 57) (_addcondblock))
	  (_block genblk1 0 864
	    (_object
	      (_type (_int ~[C_DATA_WIDTH-1:0]reg~ 0 865 (_array ~reg ((_range  58)))))
	      (_sig (_int storage_data1 ~[C_DATA_WIDTH-1:0]reg~ 0 865 (_arch (_uni)))(_reg)(_flags1))
	      (_sig (_int s_ready_i ~reg 0 866 (_arch (_uni)))(_reg)(_flags1))
	      (_sig (_int m_valid_i ~reg 0 867 (_arch (_uni)))(_reg)(_flags1))
	      (_type (_int ~[1:0]reg~ 0 873 (_array ~reg ((_dto i 1 i 0)))))
	      (_sig (_int areset_d ~[1:0]reg~ 0 873 (_arch (_uni)))(_reg)(_flags2))
	      (_subprogram

	      )
	      (_prcs
	      	(@ASSIGN#870_38@ (_arch 38 0 870 (_prcs 0(_ass)(_simple)(_trgt(5))(_sens(44))
	      	)))
	      	(@ASSIGN#871_39@ (_arch 39 0 871 (_prcs 1(_ass)(_simple)(_trgt(7))(_sens(45))
	      	)))
	      	(@ALWAYS#874,881_40@ (_arch 40 0 874 (_prcs 2(_trgt(46)(44)(45)(43))(_read(0)(2)(46(0))(1)(46)(45)(8)(4)(44)(3))
				(_need_init)
	      	)))
	      	(@ASSIGN#901_41@ (_arch 41 0 901 (_prcs 4(_ass)(_simple)(_trgt(6))(_sens(43))
	      	)))
	      	(@INTERNAL#0_42@ (_int 42 0 0 0 (_prcs 5 (_virtual))))
	      )
	    )
	
	
	    (_defparam
	    )
	  )
	  (_object
	  	(_subprogram

	  	)
	  )
	
	
	  (_defparam
	  )

	  	(_scope
	  	)
	  	)
	(_generate default_case 0 904 (_vif  (_code 59))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#906_43@ (_arch 43 0 906 (_prcs 0(_ass)(_simple)(_trgt(6))(_sens(3))
	  		)))
	  		(@ASSIGN#907_44@ (_arch 44 0 907 (_prcs 1(_ass)(_simple)(_trgt(7))(_sens(4))
	  		)))
	  		(@ASSIGN#908_45@ (_arch 45 0 908 (_prcs 2(_ass)(_simple)(_trgt(5))(_sens(8))
	  		)))
	  		(@INTERNAL#0_46@ (_int 46 0 0 0 (_prcs 3 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_model . axi_vdma_v6_3_8_axis_register_slice_v1_0_axisc_register_slice 61 -1)

)
V 000101 55 23666         1580965290597 axi_vdma_v6_3_8_axis_register_slice_v1_0_axis_register_slice
(_unit VERILOG 6.3579.6.768 (axi_vdma_v6_3_8_axis_register_slice_v1_0_axis_register_slice 0 979(axi_vdma_v6_3_8_axis_register_slice_v1_0_axis_register_slice 0 979))
	(_version vde)
	(_time 1580965290206 2020.02.05 23:01:30)
	(_source (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_vdma_v6_3/hdl/axi_vdma_v6_3_rfs.v\ VERILOG (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_vdma_v6_3/hdl/axi_vdma_v6_3_8.vh\ VERILOG i (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_vdma_v6_3/hdl/axi_vdma_v6_3_rfs.v\ VERILOG))))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 50))
	(_code 3d6a3539616a60286b3b6e3d2967383b3c386b3a3b3e3b)
	(_ent
		(_time 1580965290206)
	)
	(_timescale 1ps 1ps)
	(_parameters         accs         init_sub )
	(_attribute nb_assign )
	(_default_nettype none )
	(_object
		(_type (_int ~vector~0 0 984 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_FAMILY ~vector~0 0 984 \"virtex7"\ (_ent -1 (_string \V"virtex7"\))))
		(_type (_int ~vector~1 0 985 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int C_AXIS_TDATA_WIDTH ~vector~1 0 985 \32\ (_ent -1 (_cnst \32\))))
		(_type (_int ~vector~2 0 986 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int C_AXIS_TID_WIDTH ~vector~2 0 986 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~3 0 987 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int C_AXIS_TDEST_WIDTH ~vector~3 0 987 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~4 0 988 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int C_AXIS_TUSER_WIDTH ~vector~4 0 988 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~5 0 989 (_array ~reg ((_dto i 31 i 0)))))
		(_gen (_int C_AXIS_SIGNAL_SET ~vector~5 0 989 \32'hFF\ (_ent -1 (_cnst \32'hFF\))))
		(_type (_int ~vector~6 0 1009 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int C_REG_CONFIG ~vector~6 0 1009 \0\ (_ent -1 (_cnst \0\))))
		(_type (_int ~vector~7 1 73 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int G_INDX_SS_TREADY ~vector~7 1 73 \0\ (_ent -1 (_cnst \0\)))(_cnst l))
		(_type (_int ~vector~8 1 74 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int G_INDX_SS_TDATA ~vector~8 1 74 \1\ (_ent -1 (_cnst \1\)))(_cnst l))
		(_type (_int ~vector~9 1 75 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int G_INDX_SS_TSTRB ~vector~9 1 75 \2\ (_ent -1 (_cnst \2\)))(_cnst l))
		(_type (_int ~vector~10 1 76 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int G_INDX_SS_TKEEP ~vector~10 1 76 \3\ (_ent -1 (_cnst \3\)))(_cnst l))
		(_type (_int ~vector~11 1 77 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int G_INDX_SS_TLAST ~vector~11 1 77 \4\ (_ent -1 (_cnst \4\)))(_cnst l))
		(_type (_int ~vector~12 1 78 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int G_INDX_SS_TID ~vector~12 1 78 \5\ (_ent -1 (_cnst \5\)))(_cnst l))
		(_type (_int ~vector~13 1 79 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int G_INDX_SS_TDEST ~vector~13 1 79 \6\ (_ent -1 (_cnst \6\)))(_cnst l))
		(_type (_int ~vector~14 1 80 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int G_INDX_SS_TUSER ~vector~14 1 80 \7\ (_ent -1 (_cnst \7\)))(_cnst l))
		(_type (_int ~vector~15 1 81 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int G_MASK_SS_TREADY ~vector~15 1 81 \32'h1<<G_INDX_SS_TREADY\ (_ent -1 (_code 50)))(_cnst l))
		(_type (_int ~vector~16 1 82 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int G_MASK_SS_TDATA ~vector~16 1 82 \32'h1<<G_INDX_SS_TDATA\ (_ent -1 (_code 51)))(_cnst l))
		(_type (_int ~vector~17 1 83 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int G_MASK_SS_TSTRB ~vector~17 1 83 \32'h1<<G_INDX_SS_TSTRB\ (_ent -1 (_code 52)))(_cnst l))
		(_type (_int ~vector~18 1 84 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int G_MASK_SS_TKEEP ~vector~18 1 84 \32'h1<<G_INDX_SS_TKEEP\ (_ent -1 (_code 53)))(_cnst l))
		(_type (_int ~vector~19 1 85 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int G_MASK_SS_TLAST ~vector~19 1 85 \32'h1<<G_INDX_SS_TLAST\ (_ent -1 (_code 54)))(_cnst l))
		(_type (_int ~vector~20 1 86 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int G_MASK_SS_TID ~vector~20 1 86 \32'h1<<G_INDX_SS_TID\ (_ent -1 (_code 55)))(_cnst l))
		(_type (_int ~vector~21 1 87 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int G_MASK_SS_TDEST ~vector~21 1 87 \32'h1<<G_INDX_SS_TDEST\ (_ent -1 (_code 56)))(_cnst l))
		(_type (_int ~vector~22 1 88 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int G_MASK_SS_TUSER ~vector~22 1 88 \32'h1<<G_INDX_SS_TUSER\ (_ent -1 (_code 57)))(_cnst l))
		(_type (_int ~vector~23 1 91 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int G_TASK_SEVERITY_ERROR ~vector~23 1 91 \2\ (_ent -1 (_cnst \2\)))(_cnst l))
		(_type (_int ~vector~24 1 92 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int G_TASK_SEVERITY_WARNING ~vector~24 1 92 \1\ (_ent -1 (_cnst \1\)))(_cnst l))
		(_type (_int ~vector~25 1 93 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int G_TASK_SEVERITY_INFO ~vector~25 1 93 \0\ (_ent -1 (_cnst \0\)))(_cnst l))
		(_type (_int ~integer~S 0 0 (_array ~reg ((_dto i 31 i 0)))(_attribute signed integer)))
		(_type (_int ~[31:0]reg~ 0 0 (_array ~reg ((_dto i 31 i 0)))))
		(_type (_int ~vector~26 0 1053 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int P_TPAYLOAD_WIDTH ~vector~26 0 1053 \f_payload_width(C_AXIS_TDATA_WIDTH,C_AXIS_TID_WIDTH,C_AXIS_TDEST_WIDTH,C_AXIS_TUSER_WIDTH,C_AXIS_SIGNAL_SET)\ (_ent -1 (_code 58)))(_cnst l))
		(_port (_int ACLK ~wire 0 1015 (_arch (_in))(_event))(_net scalared)(_nonbaction)(_nodynamic)(_nodynauto)(_noforceassign))
		(_port (_int ARESETN ~wire 0 1016 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int ACLKEN ~wire 0 1017 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int S_AXIS_TVALID ~wire 0 1020 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int S_AXIS_TREADY ~wire 0 1021 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[C_AXIS_TDATA_WIDTH-1:0]wire~ 0 1022 (_array ~wire ((_range  59)))))
		(_port (_int S_AXIS_TDATA ~[C_AXIS_TDATA_WIDTH-1:0]wire~ 0 1022 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[C_AXIS_TDATA_WIDTH/8-1:0]wire~ 0 1023 (_array ~wire ((_range  60)))))
		(_port (_int S_AXIS_TSTRB ~[C_AXIS_TDATA_WIDTH/8-1:0]wire~ 0 1023 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int S_AXIS_TKEEP ~[C_AXIS_TDATA_WIDTH/8-1:0]wire~ 0 1024 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int S_AXIS_TLAST ~wire 0 1025 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[C_AXIS_TID_WIDTH-1:0]wire~ 0 1026 (_array ~wire ((_range  61)))))
		(_port (_int S_AXIS_TID ~[C_AXIS_TID_WIDTH-1:0]wire~ 0 1026 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[C_AXIS_TDEST_WIDTH-1:0]wire~ 0 1027 (_array ~wire ((_range  62)))))
		(_port (_int S_AXIS_TDEST ~[C_AXIS_TDEST_WIDTH-1:0]wire~ 0 1027 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[C_AXIS_TUSER_WIDTH-1:0]wire~ 0 1028 (_array ~wire ((_range  63)))))
		(_port (_int S_AXIS_TUSER ~[C_AXIS_TUSER_WIDTH-1:0]wire~ 0 1028 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int M_AXIS_TVALID ~wire 0 1031 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int M_AXIS_TREADY ~wire 0 1032 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int M_AXIS_TDATA ~[C_AXIS_TDATA_WIDTH-1:0]wire~ 0 1033 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int M_AXIS_TSTRB ~[C_AXIS_TDATA_WIDTH/8-1:0]wire~ 0 1034 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int M_AXIS_TKEEP ~[C_AXIS_TDATA_WIDTH/8-1:0]wire~ 0 1035 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int M_AXIS_TLAST ~wire 0 1036 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int M_AXIS_TID ~[C_AXIS_TID_WIDTH-1:0]wire~ 0 1037 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int M_AXIS_TDEST ~[C_AXIS_TDEST_WIDTH-1:0]wire~ 0 1038 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int M_AXIS_TUSER ~[C_AXIS_TUSER_WIDTH-1:0]wire~ 0 1039 (_arch (_out)))(_net scalared)(_flags1))
		(_sig (_int f_clogb2.size ~integer~S 1 99 (_subprogram f_clogb2 (_in)))(_reg integer)(_flags2))
		(_sig (_int f_clogb2.f_clogb2 ~integer~S 1 99 (_subprogram f_clogb2 (_out)))(_reg integer)(_flags2))
		(_sig (_int f_clogb2.s ~integer~S 1 100 (_subprogram f_clogb2 (_uni)))(_reg integer)(_flags2))
		(_sig (_int f_gcd.a ~integer~S 1 112 (_subprogram f_gcd (_in)))(_reg integer)(_flags2))
		(_sig (_int f_gcd.b ~integer~S 1 113 (_subprogram f_gcd (_in)))(_reg integer)(_flags2))
		(_sig (_int f_gcd.f_gcd ~integer~S 1 111 (_subprogram f_gcd (_out)))(_reg integer)(_flags2))
		(_sig (_int f_lcm.a ~integer~S 1 130 (_subprogram f_lcm (_in)))(_reg integer)(_flags2))
		(_sig (_int f_lcm.b ~integer~S 1 131 (_subprogram f_lcm (_in)))(_reg integer)(_flags2))
		(_sig (_int f_lcm.f_lcm ~integer~S 1 129 (_subprogram f_lcm (_out)))(_reg integer)(_flags2))
		(_sig (_int f_get_tdata_indx.DAW ~integer~S 1 141 (_subprogram f_get_tdata_indx (_in)))(_reg integer)(_flags2))
		(_sig (_int f_get_tdata_indx.IDW ~integer~S 1 142 (_subprogram f_get_tdata_indx (_in)))(_reg integer)(_flags2))
		(_sig (_int f_get_tdata_indx.DEW ~integer~S 1 143 (_subprogram f_get_tdata_indx (_in)))(_reg integer)(_flags2))
		(_sig (_int f_get_tdata_indx.USW ~integer~S 1 144 (_subprogram f_get_tdata_indx (_in)))(_reg integer)(_flags2))
		(_sig (_int f_get_tdata_indx.SST ~[31:0]reg~ 1 145 (_subprogram f_get_tdata_indx (_in)))(_reg)(_flags2))
		(_sig (_int f_get_tdata_indx.f_get_tdata_indx ~integer~S 1 140 (_subprogram f_get_tdata_indx (_out)))(_reg integer)(_flags2))
		(_sig (_int f_get_tstrb_indx.DAW ~integer~S 1 155 (_subprogram f_get_tstrb_indx (_in)))(_reg integer)(_flags2))
		(_sig (_int f_get_tstrb_indx.IDW ~integer~S 1 156 (_subprogram f_get_tstrb_indx (_in)))(_reg integer)(_flags2))
		(_sig (_int f_get_tstrb_indx.DEW ~integer~S 1 157 (_subprogram f_get_tstrb_indx (_in)))(_reg integer)(_flags2))
		(_sig (_int f_get_tstrb_indx.USW ~integer~S 1 158 (_subprogram f_get_tstrb_indx (_in)))(_reg integer)(_flags2))
		(_sig (_int f_get_tstrb_indx.SST ~[31:0]reg~ 1 159 (_subprogram f_get_tstrb_indx (_in)))(_reg)(_flags2))
		(_sig (_int f_get_tstrb_indx.f_get_tstrb_indx ~integer~S 1 154 (_subprogram f_get_tstrb_indx (_out)))(_reg integer)(_flags2))
		(_sig (_int f_get_tstrb_indx.main.cur_indx ~integer~S 1 162 (_subprogram f_get_tstrb_indx (_uni)))(_reg integer)(_flags2))
		(_sig (_int f_get_tkeep_indx.DAW ~integer~S 1 172 (_subprogram f_get_tkeep_indx (_in)))(_reg integer)(_flags2))
		(_sig (_int f_get_tkeep_indx.IDW ~integer~S 1 173 (_subprogram f_get_tkeep_indx (_in)))(_reg integer)(_flags2))
		(_sig (_int f_get_tkeep_indx.DEW ~integer~S 1 174 (_subprogram f_get_tkeep_indx (_in)))(_reg integer)(_flags2))
		(_sig (_int f_get_tkeep_indx.USW ~integer~S 1 175 (_subprogram f_get_tkeep_indx (_in)))(_reg integer)(_flags2))
		(_sig (_int f_get_tkeep_indx.SST ~[31:0]reg~ 1 176 (_subprogram f_get_tkeep_indx (_in)))(_reg)(_flags2))
		(_sig (_int f_get_tkeep_indx.f_get_tkeep_indx ~integer~S 1 171 (_subprogram f_get_tkeep_indx (_out)))(_reg integer)(_flags2))
		(_sig (_int f_get_tkeep_indx.main.cur_indx ~integer~S 1 179 (_subprogram f_get_tkeep_indx (_uni)))(_reg integer)(_flags2))
		(_sig (_int f_get_tlast_indx.DAW ~integer~S 1 188 (_subprogram f_get_tlast_indx (_in)))(_reg integer)(_flags2))
		(_sig (_int f_get_tlast_indx.IDW ~integer~S 1 189 (_subprogram f_get_tlast_indx (_in)))(_reg integer)(_flags2))
		(_sig (_int f_get_tlast_indx.DEW ~integer~S 1 190 (_subprogram f_get_tlast_indx (_in)))(_reg integer)(_flags2))
		(_sig (_int f_get_tlast_indx.USW ~integer~S 1 191 (_subprogram f_get_tlast_indx (_in)))(_reg integer)(_flags2))
		(_sig (_int f_get_tlast_indx.SST ~[31:0]reg~ 1 192 (_subprogram f_get_tlast_indx (_in)))(_reg)(_flags2))
		(_sig (_int f_get_tlast_indx.f_get_tlast_indx ~integer~S 1 187 (_subprogram f_get_tlast_indx (_out)))(_reg integer)(_flags2))
		(_sig (_int f_get_tlast_indx.main.cur_indx ~integer~S 1 195 (_subprogram f_get_tlast_indx (_uni)))(_reg integer)(_flags2))
		(_sig (_int f_get_tid_indx.DAW ~integer~S 1 204 (_subprogram f_get_tid_indx (_in)))(_reg integer)(_flags2))
		(_sig (_int f_get_tid_indx.IDW ~integer~S 1 205 (_subprogram f_get_tid_indx (_in)))(_reg integer)(_flags2))
		(_sig (_int f_get_tid_indx.DEW ~integer~S 1 206 (_subprogram f_get_tid_indx (_in)))(_reg integer)(_flags2))
		(_sig (_int f_get_tid_indx.USW ~integer~S 1 207 (_subprogram f_get_tid_indx (_in)))(_reg integer)(_flags2))
		(_sig (_int f_get_tid_indx.SST ~[31:0]reg~ 1 208 (_subprogram f_get_tid_indx (_in)))(_reg)(_flags2))
		(_sig (_int f_get_tid_indx.f_get_tid_indx ~integer~S 1 203 (_subprogram f_get_tid_indx (_out)))(_reg integer)(_flags2))
		(_sig (_int f_get_tid_indx.main.cur_indx ~integer~S 1 211 (_subprogram f_get_tid_indx (_uni)))(_reg integer)(_flags2))
		(_sig (_int f_get_tdest_indx.DAW ~integer~S 1 220 (_subprogram f_get_tdest_indx (_in)))(_reg integer)(_flags2))
		(_sig (_int f_get_tdest_indx.IDW ~integer~S 1 221 (_subprogram f_get_tdest_indx (_in)))(_reg integer)(_flags2))
		(_sig (_int f_get_tdest_indx.DEW ~integer~S 1 222 (_subprogram f_get_tdest_indx (_in)))(_reg integer)(_flags2))
		(_sig (_int f_get_tdest_indx.USW ~integer~S 1 223 (_subprogram f_get_tdest_indx (_in)))(_reg integer)(_flags2))
		(_sig (_int f_get_tdest_indx.SST ~[31:0]reg~ 1 224 (_subprogram f_get_tdest_indx (_in)))(_reg)(_flags2))
		(_sig (_int f_get_tdest_indx.f_get_tdest_indx ~integer~S 1 219 (_subprogram f_get_tdest_indx (_out)))(_reg integer)(_flags2))
		(_sig (_int f_get_tdest_indx.main.cur_indx ~integer~S 1 227 (_subprogram f_get_tdest_indx (_uni)))(_reg integer)(_flags2))
		(_sig (_int f_get_tuser_indx.DAW ~integer~S 1 236 (_subprogram f_get_tuser_indx (_in)))(_reg integer)(_flags2))
		(_sig (_int f_get_tuser_indx.IDW ~integer~S 1 237 (_subprogram f_get_tuser_indx (_in)))(_reg integer)(_flags2))
		(_sig (_int f_get_tuser_indx.DEW ~integer~S 1 238 (_subprogram f_get_tuser_indx (_in)))(_reg integer)(_flags2))
		(_sig (_int f_get_tuser_indx.USW ~integer~S 1 239 (_subprogram f_get_tuser_indx (_in)))(_reg integer)(_flags2))
		(_sig (_int f_get_tuser_indx.SST ~[31:0]reg~ 1 240 (_subprogram f_get_tuser_indx (_in)))(_reg)(_flags2))
		(_sig (_int f_get_tuser_indx.f_get_tuser_indx ~integer~S 1 235 (_subprogram f_get_tuser_indx (_out)))(_reg integer)(_flags2))
		(_sig (_int f_get_tuser_indx.main.cur_indx ~integer~S 1 243 (_subprogram f_get_tuser_indx (_uni)))(_reg integer)(_flags2))
		(_sig (_int f_payload_width.DAW ~integer~S 1 252 (_subprogram f_payload_width (_in)))(_reg integer)(_flags2))
		(_sig (_int f_payload_width.IDW ~integer~S 1 253 (_subprogram f_payload_width (_in)))(_reg integer)(_flags2))
		(_sig (_int f_payload_width.DEW ~integer~S 1 254 (_subprogram f_payload_width (_in)))(_reg integer)(_flags2))
		(_sig (_int f_payload_width.USW ~integer~S 1 255 (_subprogram f_payload_width (_in)))(_reg integer)(_flags2))
		(_sig (_int f_payload_width.SST ~[31:0]reg~ 1 256 (_subprogram f_payload_width (_in)))(_reg)(_flags2))
		(_sig (_int f_payload_width.f_payload_width ~integer~S 1 251 (_subprogram f_payload_width (_out)))(_reg integer)(_flags2))
		(_sig (_int f_payload_width.main.cur_indx ~integer~S 1 259 (_subprogram f_payload_width (_uni)))(_reg integer)(_flags2))
		(_sig (_int t_check_tdata_width.data_width ~integer~S 1 268 (_subprogram t_check_tdata_width (_in)))(_reg integer)(_flags2))
		(_type (_int ~[639:0]reg~ 1 269 (_array ~reg ((_dto i 639 i 0)))))
		(_sig (_int t_check_tdata_width.var_name ~[639:0]reg~ 1 269 (_subprogram t_check_tdata_width (_in)))(_reg)(_flags2))
		(_sig (_int t_check_tdata_width.inst_name ~[639:0]reg~ 1 270 (_subprogram t_check_tdata_width (_in)))(_reg)(_flags2))
		(_sig (_int t_check_tdata_width.severity ~integer~S 1 271 (_subprogram t_check_tdata_width (_in)))(_reg integer)(_flags2))
		(_sig (_int t_check_tdata_width.ret_val ~integer~S 1 272 (_subprogram t_check_tdata_width (_out)))(_reg integer)(_flags2))
		(_sig (_int t_check_tuser_width.tuser_width ~integer~S 1 301 (_subprogram t_check_tuser_width (_in)))(_reg integer)(_flags2))
		(_sig (_int t_check_tuser_width.tuser_name ~[639:0]reg~ 1 302 (_subprogram t_check_tuser_width (_in)))(_reg)(_flags2))
		(_sig (_int t_check_tuser_width.tdata_width ~integer~S 1 303 (_subprogram t_check_tuser_width (_in)))(_reg integer)(_flags2))
		(_sig (_int t_check_tuser_width.tdata_name ~[639:0]reg~ 1 304 (_subprogram t_check_tuser_width (_in)))(_reg)(_flags2))
		(_sig (_int t_check_tuser_width.inst_name ~[639:0]reg~ 1 305 (_subprogram t_check_tuser_width (_in)))(_reg)(_flags2))
		(_sig (_int t_check_tuser_width.severity ~integer~S 1 306 (_subprogram t_check_tuser_width (_in)))(_reg integer)(_flags2))
		(_sig (_int t_check_tuser_width.ret_val ~integer~S 1 307 (_subprogram t_check_tuser_width (_out)))(_reg integer)(_flags2))
		(_sig (_int t_check_tuser_width.t_check_tuser_width.tdata_bytes ~integer~S 1 314 (_subprogram t_check_tuser_width (_uni)))(_reg integer)(_flags2))
		(_sig (_int areset_r ~reg 0 1058 (_arch (_uni)))(_reg)(_flags1))
		(_type (_int ~[P_TPAYLOAD_WIDTH-1:0]wire~ 0 1059 (_array ~wire ((_range  64)))))
		(_sig (_int S_AXIS_TPAYLOAD ~[P_TPAYLOAD_WIDTH-1:0]wire~ 0 1059 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int M_AXIS_TPAYLOAD ~[P_TPAYLOAD_WIDTH-1:0]wire~ 0 1060 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int \1 \ ~wire -1 1102 (_int (_uni)))(_net)(_flags2))
		(_subprogram
			(_int f_clogb2 2 1 99 (_arch (_func)(_trgt(23)(22))(_read(21)(23)(22))))
			(_int ^f_clogb2^^ 3 1 107 (_int (_func)))
			(_int ^f_clogb2^^^OUT 4 1 107 (_int (_func)))
			(_int f_gcd 5 1 111 (_arch (_func)(_trgt(26))(_read(24)(25))(_call(3))))
			(_int ^f_gcd^^ 6 1 126 (_int (_func)))
			(_int ^f_gcd^^^OUT 7 1 126 (_int (_func)))
			(_int f_lcm 8 1 129 (_arch (_func)(_trgt(29))(_read(27)(28))(_call(3))))
			(_int ^f_lcm^^ 9 1 136 (_int (_func)))
			(_int ^f_lcm^^^OUT 10 1 136 (_int (_func)))
			(_int f_get_tdata_indx 11 1 140 (_arch (_func)(_trgt(35))))
			(_int ^f_get_tdata_indx^^ 12 1 150 (_int (_func)))
			(_int ^f_get_tdata_indx^^^OUT 13 1 150 (_int (_func)))
			(_int f_get_tstrb_indx 14 1 154 (_arch (_func)(_trgt(42)(41))(_read(36)(37)(38)(39)(40)(40(_index 65))(42))(_call(9))))
			(_int ^f_get_tstrb_indx^^ 15 1 167 (_int (_func)))
			(_int ^f_get_tstrb_indx^^^OUT 16 1 167 (_int (_func)))
			(_int f_get_tkeep_indx 17 1 171 (_arch (_func)(_trgt(49)(48))(_read(43)(44)(45)(46)(47)(47(_index 66))(49))(_call(12))))
			(_int ^f_get_tkeep_indx^^ 18 1 183 (_int (_func)))
			(_int ^f_get_tkeep_indx^^^OUT 19 1 183 (_int (_func)))
			(_int f_get_tlast_indx 20 1 187 (_arch (_func)(_trgt(56)(55))(_read(50)(51)(52)(53)(54)(54(_index 67))(56))(_call(15))))
			(_int ^f_get_tlast_indx^^ 21 1 199 (_int (_func)))
			(_int ^f_get_tlast_indx^^^OUT 22 1 199 (_int (_func)))
			(_int f_get_tid_indx 23 1 203 (_arch (_func)(_trgt(63)(62))(_read(57)(58)(59)(60)(61)(61(_index 68))(63))(_call(18))))
			(_int ^f_get_tid_indx^^ 24 1 215 (_int (_func)))
			(_int ^f_get_tid_indx^^^OUT 25 1 215 (_int (_func)))
			(_int f_get_tdest_indx 26 1 219 (_arch (_func)(_trgt(70)(69))(_read(64)(65)(66)(67)(68)(68(_index 69))(70))(_call(21))))
			(_int ^f_get_tdest_indx^^ 27 1 231 (_int (_func)))
			(_int ^f_get_tdest_indx^^^OUT 28 1 231 (_int (_func)))
			(_int f_get_tuser_indx 29 1 235 (_arch (_func)(_trgt(77)(76))(_read(71)(72)(73)(74)(75)(75(_index 70))(77))(_call(24))))
			(_int ^f_get_tuser_indx^^ 30 1 247 (_int (_func)))
			(_int ^f_get_tuser_indx^^^OUT 31 1 247 (_int (_func)))
			(_int f_payload_width 32 1 251 (_arch (_func)(_trgt(84)(83))(_read(78)(79)(80)(81)(82)(82(_index 71))(84)(83))(_call(27))))
			(_int ^f_payload_width^^ 33 1 265 (_int (_func)))
			(_int ^f_payload_width^^^OUT 34 1 265 (_int (_func)))
			(_int t_check_tdata_width 35 1 267 (_arch (_proc)(_trgt(89))(_read(85)(88)(87)(86))(_mon(87)(86)(85))))
			(_int ^t_check_tdata_width^^ 36 1 300 (_int (_func)))
			(_int ^t_check_tdata_width^^^OUT 37 1 300 (_int (_func)))
			(_int t_check_tuser_width 38 1 300 (_arch (_proc)(_trgt(97)(96))(_read(92)(90)(97)(95)(94)(91)(93))(_mon(94)(91)(90)(93)(92))))
			(_int ^t_check_tuser_width^^ 39 0 1051 (_int (_func)))
			(_int ^t_check_tuser_width^^^OUT 40 0 1051 (_int (_func)))
			(_int \<\\f_payload_width \ 41 1 251 (_int (_func)))
			(_int \<\\f_get_tuser_indx \ 42 1 235 (_int (_func)))
			(_int \<\\f_get_tdest_indx \ 43 1 219 (_int (_func)))
			(_int \<\\f_get_tid_indx \ 44 1 203 (_int (_func)))
			(_int \<\\f_get_tlast_indx \ 45 1 187 (_int (_func)))
			(_int \<\\f_get_tkeep_indx \ 46 1 171 (_int (_func)))
			(_int \<\\f_get_tstrb_indx \ 47 1 154 (_int (_func)))
			(_int \<\\f_get_tdata_indx \ 48 1 140 (_int (_func)))

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@INTERNAL#1102_0@ (_int 0 0 1102 (_prcs 0(_ass)(_simple)(_trgt(101))(_sens(13))
			)))
			(@ALWAYS#1065_1@ (_arch 1 0 1065 (_prcs 1(_trgt(98))(_read(1))(_sens(0))(_dssslclk(0))(_edge 35)
				(_need_init)
			)))
			(@INTERNAL#0_49@ (_int 49 0 0 0 (_prcs 2 (_virtual))))
		)
	)
	
	
	(_scope
		(_unit f_clogb2 function 1 99)
		(_unit f_gcd function 1 111
			(_scope
				(_unit main begin 1 115)
			)
		)
		(_unit f_lcm function 1 129
			(_scope
				(_unit main begin 1 133)
			)
		)
		(_unit f_get_tdata_indx function 1 140
			(_scope
				(_unit main begin 1 147)
			)
		)
		(_unit f_get_tstrb_indx function 1 154
			(_scope
				(_unit main begin 1 161)
			)
		)
		(_unit f_get_tkeep_indx function 1 171
			(_scope
				(_unit main begin 1 178)
			)
		)
		(_unit f_get_tlast_indx function 1 187
			(_scope
				(_unit main begin 1 194)
			)
		)
		(_unit f_get_tid_indx function 1 203
			(_scope
				(_unit main begin 1 210)
			)
		)
		(_unit f_get_tdest_indx function 1 219
			(_scope
				(_unit main begin 1 226)
			)
		)
		(_unit f_get_tuser_indx function 1 235
			(_scope
				(_unit main begin 1 242)
			)
		)
		(_unit f_payload_width function 1 251
			(_scope
				(_unit main begin 1 258)
			)
		)
		(_unit t_check_tdata_width task 1 267
			(_scope
				(_unit t_check_tdata_width begin 1 278)
			)
		)
		(_unit t_check_tuser_width task 1 300
			(_scope
				(_unit t_check_tuser_width begin 1 313)
			)
		)
	)
	(_inst util_axis2vector_0 0 1069 (_ent . axi_vdma_v6_3_8_axis_infrastructure_v1_0_util_axis2vector)
		(_gen
			((C_TDATA_WIDTH) (C_AXIS_TDATA_WIDTH))
			((C_TID_WIDTH) (C_AXIS_TID_WIDTH))
			((C_TDEST_WIDTH) (C_AXIS_TDEST_WIDTH))
			((C_TUSER_WIDTH) (C_AXIS_TUSER_WIDTH))
			((C_TPAYLOAD_WIDTH) (P_TPAYLOAD_WIDTH))
			((C_SIGNAL_SET) (C_AXIS_SIGNAL_SET))
		)
		(_port
			((TDATA) (S_AXIS_TDATA))
			((TSTRB) (S_AXIS_TSTRB))
			((TKEEP) (S_AXIS_TKEEP))
			((TLAST) (S_AXIS_TLAST))
			((TID) (S_AXIS_TID))
			((TDEST) (S_AXIS_TDEST))
			((TUSER) (S_AXIS_TUSER))
			((TPAYLOAD) (S_AXIS_TPAYLOAD))
		)
	)
	(_inst axisc_register_slice_0 0 1088 (_ent . axi_vdma_v6_3_8_axis_register_slice_v1_0_axisc_register_slice)
		(_gen
			((C_FAMILY) (C_FAMILY))
			((C_DATA_WIDTH) (P_TPAYLOAD_WIDTH))
			((C_REG_CONFIG) (C_REG_CONFIG))
		)
		(_port
			((ACLK) (ACLK))
			((ARESET) (areset_r))
			((ACLKEN) (ACLKEN))
			((S_VALID) (S_AXIS_TVALID))
			((S_READY) (S_AXIS_TREADY))
			((S_PAYLOAD_DATA) (S_AXIS_TPAYLOAD))
			((M_VALID) (M_AXIS_TVALID))
			((M_READY) (\1 \))
			((M_PAYLOAD_DATA) (M_AXIS_TPAYLOAD))
		)
	)
	(_inst util_vector2axis_0 0 1106 (_ent . axi_vdma_v6_3_8_axis_infrastructure_v1_0_util_vector2axis)
		(_gen
			((C_TDATA_WIDTH) (C_AXIS_TDATA_WIDTH))
			((C_TID_WIDTH) (C_AXIS_TID_WIDTH))
			((C_TDEST_WIDTH) (C_AXIS_TDEST_WIDTH))
			((C_TUSER_WIDTH) (C_AXIS_TUSER_WIDTH))
			((C_TPAYLOAD_WIDTH) (P_TPAYLOAD_WIDTH))
			((C_SIGNAL_SET) (C_AXIS_SIGNAL_SET))
		)
		(_port
			((TPAYLOAD) (M_AXIS_TPAYLOAD))
			((TDATA) (M_AXIS_TDATA))
			((TSTRB) (M_AXIS_TSTRB))
			((TKEEP) (M_AXIS_TKEEP))
			((TLAST) (M_AXIS_TLAST))
			((TID) (M_AXIS_TID))
			((TDEST) (M_AXIS_TDEST))
			((TUSER) (M_AXIS_TUSER))
		)
	)
	(_model . axi_vdma_v6_3_8_axis_register_slice_v1_0_axis_register_slice 73 -1)

)
V 000097 55 28937         1580965290599 axi_vdma_v6_3_8_axis_dwidth_converter_v1_0_axisc_upsizer
(_unit VERILOG 6.3579.6.768 (axi_vdma_v6_3_8_axis_dwidth_converter_v1_0_axisc_upsizer 0 1191(axi_vdma_v6_3_8_axis_dwidth_converter_v1_0_axisc_upsizer 0 1191))
	(_version vde)
	(_time 1580965290206 2020.02.05 23:01:30)
	(_source (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_vdma_v6_3/hdl/axi_vdma_v6_3_rfs.v\ VERILOG (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_vdma_v6_3/hdl/axi_vdma_v6_3_8.vh\ VERILOG i (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_vdma_v6_3/hdl/axi_vdma_v6_3_rfs.v\ VERILOG))))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 57))
	(_code 3d6a3539616a60286b38333a2967383b3c386b3a3b3e3b)
	(_ent
		(_time 1580965290206)
	)
	(_timescale 1ps 1ps)
	(_parameters         accs          )
	(_attribute nb_assign )
	(_default_nettype none )
	(_object
		(_type (_int ~vector~0 0 1196 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_FAMILY ~vector~0 0 1196 \"virtex7"\ (_ent -1 (_string \V"virtex7"\))))
		(_type (_int ~vector~1 0 1197 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int C_S_AXIS_TDATA_WIDTH ~vector~1 0 1197 \32\ (_ent -1 (_cnst \32\))))
		(_type (_int ~vector~2 0 1198 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int C_M_AXIS_TDATA_WIDTH ~vector~2 0 1198 \96\ (_ent -1 (_cnst \96\))))
		(_type (_int ~vector~3 0 1199 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int C_AXIS_TID_WIDTH ~vector~3 0 1199 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~4 0 1200 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int C_AXIS_TDEST_WIDTH ~vector~4 0 1200 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~5 0 1201 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int C_S_AXIS_TUSER_WIDTH ~vector~5 0 1201 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~6 0 1202 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int C_M_AXIS_TUSER_WIDTH ~vector~6 0 1202 \3\ (_ent -1 (_cnst \3\))))
		(_type (_int ~vector~7 0 1203 (_array ~reg ((_dto i 31 i 0)))))
		(_gen (_int C_AXIS_SIGNAL_SET ~vector~7 0 1203 \32'hFF\ (_ent -1 (_cnst \32'hFF\))))
		(_type (_int ~vector~8 0 1214 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int C_RATIO ~vector~8 0 1214 \3\ (_ent -1 (_cnst \3\))))
		(_type (_int ~vector~9 1 73 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int G_INDX_SS_TREADY ~vector~9 1 73 \0\ (_ent -1 (_cnst \0\)))(_cnst l))
		(_type (_int ~vector~10 1 74 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int G_INDX_SS_TDATA ~vector~10 1 74 \1\ (_ent -1 (_cnst \1\)))(_cnst l))
		(_type (_int ~vector~11 1 75 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int G_INDX_SS_TSTRB ~vector~11 1 75 \2\ (_ent -1 (_cnst \2\)))(_cnst l))
		(_type (_int ~vector~12 1 76 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int G_INDX_SS_TKEEP ~vector~12 1 76 \3\ (_ent -1 (_cnst \3\)))(_cnst l))
		(_type (_int ~vector~13 1 77 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int G_INDX_SS_TLAST ~vector~13 1 77 \4\ (_ent -1 (_cnst \4\)))(_cnst l))
		(_type (_int ~vector~14 1 78 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int G_INDX_SS_TID ~vector~14 1 78 \5\ (_ent -1 (_cnst \5\)))(_cnst l))
		(_type (_int ~vector~15 1 79 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int G_INDX_SS_TDEST ~vector~15 1 79 \6\ (_ent -1 (_cnst \6\)))(_cnst l))
		(_type (_int ~vector~16 1 80 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int G_INDX_SS_TUSER ~vector~16 1 80 \7\ (_ent -1 (_cnst \7\)))(_cnst l))
		(_type (_int ~vector~17 1 81 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int G_MASK_SS_TREADY ~vector~17 1 81 \32'h1<<G_INDX_SS_TREADY\ (_ent -1 (_code 69)))(_cnst l))
		(_type (_int ~vector~18 1 82 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int G_MASK_SS_TDATA ~vector~18 1 82 \32'h1<<G_INDX_SS_TDATA\ (_ent -1 (_code 70)))(_cnst l))
		(_type (_int ~vector~19 1 83 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int G_MASK_SS_TSTRB ~vector~19 1 83 \32'h1<<G_INDX_SS_TSTRB\ (_ent -1 (_code 71)))(_cnst l))
		(_type (_int ~vector~20 1 84 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int G_MASK_SS_TKEEP ~vector~20 1 84 \32'h1<<G_INDX_SS_TKEEP\ (_ent -1 (_code 72)))(_cnst l))
		(_type (_int ~vector~21 1 85 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int G_MASK_SS_TLAST ~vector~21 1 85 \32'h1<<G_INDX_SS_TLAST\ (_ent -1 (_code 73)))(_cnst l))
		(_type (_int ~vector~22 1 86 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int G_MASK_SS_TID ~vector~22 1 86 \32'h1<<G_INDX_SS_TID\ (_ent -1 (_code 74)))(_cnst l))
		(_type (_int ~vector~23 1 87 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int G_MASK_SS_TDEST ~vector~23 1 87 \32'h1<<G_INDX_SS_TDEST\ (_ent -1 (_code 75)))(_cnst l))
		(_type (_int ~vector~24 1 88 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int G_MASK_SS_TUSER ~vector~24 1 88 \32'h1<<G_INDX_SS_TUSER\ (_ent -1 (_code 76)))(_cnst l))
		(_type (_int ~vector~25 1 91 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int G_TASK_SEVERITY_ERROR ~vector~25 1 91 \2\ (_ent -1 (_cnst \2\)))(_cnst l))
		(_type (_int ~vector~26 1 92 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int G_TASK_SEVERITY_WARNING ~vector~26 1 92 \1\ (_ent -1 (_cnst \1\)))(_cnst l))
		(_type (_int ~vector~27 1 93 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int G_TASK_SEVERITY_INFO ~vector~27 1 93 \0\ (_ent -1 (_cnst \0\)))(_cnst l))
		(_type (_int ~vector~28 0 1256 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int P_READY_EXIST ~vector~28 0 1256 \C_AXIS_SIGNAL_SET[0]\ (_ent -1 (_code 77)))(_cnst l))
		(_type (_int ~vector~29 0 1257 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int P_DATA_EXIST ~vector~29 0 1257 \C_AXIS_SIGNAL_SET[1]\ (_ent -1 (_code 78)))(_cnst l))
		(_type (_int ~vector~30 0 1258 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int P_STRB_EXIST ~vector~30 0 1258 \C_AXIS_SIGNAL_SET[2]\ (_ent -1 (_code 79)))(_cnst l))
		(_type (_int ~vector~31 0 1259 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int P_KEEP_EXIST ~vector~31 0 1259 \C_AXIS_SIGNAL_SET[3]\ (_ent -1 (_code 80)))(_cnst l))
		(_type (_int ~vector~32 0 1260 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int P_LAST_EXIST ~vector~32 0 1260 \C_AXIS_SIGNAL_SET[4]\ (_ent -1 (_code 81)))(_cnst l))
		(_type (_int ~vector~33 0 1261 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int P_ID_EXIST ~vector~33 0 1261 \C_AXIS_SIGNAL_SET[5]\ (_ent -1 (_code 82)))(_cnst l))
		(_type (_int ~vector~34 0 1262 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int P_DEST_EXIST ~vector~34 0 1262 \C_AXIS_SIGNAL_SET[6]\ (_ent -1 (_code 83)))(_cnst l))
		(_type (_int ~vector~35 0 1263 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int P_USER_EXIST ~vector~35 0 1263 \C_AXIS_SIGNAL_SET[7]\ (_ent -1 (_code 84)))(_cnst l))
		(_type (_int ~vector~36 0 1264 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int P_S_AXIS_TSTRB_WIDTH ~vector~36 0 1264 \C_S_AXIS_TDATA_WIDTH/8\ (_ent -1 (_code 85)))(_cnst l))
		(_type (_int ~vector~37 0 1265 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int P_M_AXIS_TSTRB_WIDTH ~vector~37 0 1265 \C_M_AXIS_TDATA_WIDTH/8\ (_ent -1 (_code 86)))(_cnst l))
		(_type (_int ~vector~38 0 1270 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int SM_RESET ~vector~38 0 1270 \3'b000\ (_ent -1 (_cnst \3'b0\)))(_cnst l))
		(_type (_int ~vector~39 0 1271 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int SM_IDLE ~vector~39 0 1271 \3'b001\ (_ent -1 (_cnst \3'b01\)))(_cnst l))
		(_type (_int ~vector~40 0 1272 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int SM_ACTIVE ~vector~40 0 1272 \3'b101\ (_ent -1 (_cnst \3'b101\)))(_cnst l))
		(_type (_int ~vector~41 0 1273 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int SM_END ~vector~41 0 1273 \3'b011\ (_ent -1 (_cnst \3'b011\)))(_cnst l))
		(_type (_int ~vector~42 0 1274 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int SM_END_TO_ACTIVE ~vector~42 0 1274 \3'b010\ (_ent -1 (_cnst \3'b010\)))(_cnst l))
		(_port (_int ACLK ~wire 0 1220 (_arch (_in)))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int ARESET ~wire 0 1221 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int ACLKEN ~wire 0 1222 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int S_AXIS_TVALID ~wire 0 1225 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int S_AXIS_TREADY ~wire 0 1226 (_arch (_out)))(_net scalared)(_flags2))
		(_type (_int ~[C_S_AXIS_TDATA_WIDTH-1:0]wire~ 0 1227 (_array ~wire ((_range  87)))))
		(_port (_int S_AXIS_TDATA ~[C_S_AXIS_TDATA_WIDTH-1:0]wire~ 0 1227 (_arch (_in)))(_net scalared)(_flags2))
		(_type (_int ~[C_S_AXIS_TDATA_WIDTH/8-1:0]wire~ 0 1228 (_array ~wire ((_range  88)))))
		(_port (_int S_AXIS_TSTRB ~[C_S_AXIS_TDATA_WIDTH/8-1:0]wire~ 0 1228 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int S_AXIS_TKEEP ~[C_S_AXIS_TDATA_WIDTH/8-1:0]wire~ 0 1229 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int S_AXIS_TLAST ~wire 0 1230 (_arch (_in)))(_net scalared)(_flags2))
		(_type (_int ~[C_AXIS_TID_WIDTH-1:0]wire~ 0 1231 (_array ~wire ((_range  89)))))
		(_port (_int S_AXIS_TID ~[C_AXIS_TID_WIDTH-1:0]wire~ 0 1231 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[C_AXIS_TDEST_WIDTH-1:0]wire~ 0 1232 (_array ~wire ((_range  90)))))
		(_port (_int S_AXIS_TDEST ~[C_AXIS_TDEST_WIDTH-1:0]wire~ 0 1232 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[C_S_AXIS_TUSER_WIDTH-1:0]wire~ 0 1233 (_array ~wire ((_range  91)))))
		(_port (_int S_AXIS_TUSER ~[C_S_AXIS_TUSER_WIDTH-1:0]wire~ 0 1233 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int M_AXIS_TVALID ~wire 0 1236 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int M_AXIS_TREADY ~wire 0 1237 (_arch (_in)))(_net scalared)(_flags2))
		(_type (_int ~[C_M_AXIS_TDATA_WIDTH-1:0]wire~ 0 1238 (_array ~wire ((_range  92)))))
		(_port (_int M_AXIS_TDATA ~[C_M_AXIS_TDATA_WIDTH-1:0]wire~ 0 1238 (_arch (_out)))(_net scalared)(_flags2))
		(_type (_int ~[C_M_AXIS_TDATA_WIDTH/8-1:0]wire~ 0 1239 (_array ~wire ((_range  93)))))
		(_port (_int M_AXIS_TSTRB ~[C_M_AXIS_TDATA_WIDTH/8-1:0]wire~ 0 1239 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int M_AXIS_TKEEP ~[C_M_AXIS_TDATA_WIDTH/8-1:0]wire~ 0 1240 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int M_AXIS_TLAST ~wire 0 1241 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int M_AXIS_TID ~[C_AXIS_TID_WIDTH-1:0]wire~ 0 1242 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int M_AXIS_TDEST ~[C_AXIS_TDEST_WIDTH-1:0]wire~ 0 1243 (_arch (_out)))(_net scalared)(_flags2))
		(_type (_int ~[C_M_AXIS_TUSER_WIDTH-1:0]wire~ 0 1244 (_array ~wire ((_range  94)))))
		(_port (_int M_AXIS_TUSER ~[C_M_AXIS_TUSER_WIDTH-1:0]wire~ 0 1244 (_arch (_out)))(_net scalared)(_flags2))
		(_type (_int ~integer~S 1 99 (_array ~reg ((_dto i 31 i 0)))(_attribute signed integer)))
		(_sig (_int f_clogb2.size ~integer~S 1 99 (_subprogram f_clogb2 (_in)))(_reg integer)(_flags2))
		(_sig (_int f_clogb2.f_clogb2 ~integer~S 1 99 (_subprogram f_clogb2 (_out)))(_reg integer)(_flags2))
		(_sig (_int f_clogb2.s ~integer~S 1 100 (_subprogram f_clogb2 (_uni)))(_reg integer)(_flags2))
		(_sig (_int f_gcd.a ~integer~S 1 112 (_subprogram f_gcd (_in)))(_reg integer)(_flags2))
		(_sig (_int f_gcd.b ~integer~S 1 113 (_subprogram f_gcd (_in)))(_reg integer)(_flags2))
		(_sig (_int f_gcd.f_gcd ~integer~S 1 111 (_subprogram f_gcd (_out)))(_reg integer)(_flags2))
		(_sig (_int f_lcm.a ~integer~S 1 130 (_subprogram f_lcm (_in)))(_reg integer)(_flags2))
		(_sig (_int f_lcm.b ~integer~S 1 131 (_subprogram f_lcm (_in)))(_reg integer)(_flags2))
		(_sig (_int f_lcm.f_lcm ~integer~S 1 129 (_subprogram f_lcm (_out)))(_reg integer)(_flags2))
		(_sig (_int f_get_tdata_indx.DAW ~integer~S 1 141 (_subprogram f_get_tdata_indx (_in)))(_reg integer)(_flags2))
		(_sig (_int f_get_tdata_indx.IDW ~integer~S 1 142 (_subprogram f_get_tdata_indx (_in)))(_reg integer)(_flags2))
		(_sig (_int f_get_tdata_indx.DEW ~integer~S 1 143 (_subprogram f_get_tdata_indx (_in)))(_reg integer)(_flags2))
		(_sig (_int f_get_tdata_indx.USW ~integer~S 1 144 (_subprogram f_get_tdata_indx (_in)))(_reg integer)(_flags2))
		(_type (_int ~[31:0]reg~ 1 145 (_array ~reg ((_dto i 31 i 0)))))
		(_sig (_int f_get_tdata_indx.SST ~[31:0]reg~ 1 145 (_subprogram f_get_tdata_indx (_in)))(_reg)(_flags2))
		(_sig (_int f_get_tdata_indx.f_get_tdata_indx ~integer~S 1 140 (_subprogram f_get_tdata_indx (_out)))(_reg integer)(_flags2))
		(_sig (_int f_get_tstrb_indx.DAW ~integer~S 1 155 (_subprogram f_get_tstrb_indx (_in)))(_reg integer)(_flags2))
		(_sig (_int f_get_tstrb_indx.IDW ~integer~S 1 156 (_subprogram f_get_tstrb_indx (_in)))(_reg integer)(_flags2))
		(_sig (_int f_get_tstrb_indx.DEW ~integer~S 1 157 (_subprogram f_get_tstrb_indx (_in)))(_reg integer)(_flags2))
		(_sig (_int f_get_tstrb_indx.USW ~integer~S 1 158 (_subprogram f_get_tstrb_indx (_in)))(_reg integer)(_flags2))
		(_sig (_int f_get_tstrb_indx.SST ~[31:0]reg~ 1 159 (_subprogram f_get_tstrb_indx (_in)))(_reg)(_flags2))
		(_sig (_int f_get_tstrb_indx.f_get_tstrb_indx ~integer~S 1 154 (_subprogram f_get_tstrb_indx (_out)))(_reg integer)(_flags2))
		(_sig (_int f_get_tstrb_indx.main.cur_indx ~integer~S 1 162 (_subprogram f_get_tstrb_indx (_uni)))(_reg integer)(_flags2))
		(_sig (_int f_get_tkeep_indx.DAW ~integer~S 1 172 (_subprogram f_get_tkeep_indx (_in)))(_reg integer)(_flags2))
		(_sig (_int f_get_tkeep_indx.IDW ~integer~S 1 173 (_subprogram f_get_tkeep_indx (_in)))(_reg integer)(_flags2))
		(_sig (_int f_get_tkeep_indx.DEW ~integer~S 1 174 (_subprogram f_get_tkeep_indx (_in)))(_reg integer)(_flags2))
		(_sig (_int f_get_tkeep_indx.USW ~integer~S 1 175 (_subprogram f_get_tkeep_indx (_in)))(_reg integer)(_flags2))
		(_sig (_int f_get_tkeep_indx.SST ~[31:0]reg~ 1 176 (_subprogram f_get_tkeep_indx (_in)))(_reg)(_flags2))
		(_sig (_int f_get_tkeep_indx.f_get_tkeep_indx ~integer~S 1 171 (_subprogram f_get_tkeep_indx (_out)))(_reg integer)(_flags2))
		(_sig (_int f_get_tkeep_indx.main.cur_indx ~integer~S 1 179 (_subprogram f_get_tkeep_indx (_uni)))(_reg integer)(_flags2))
		(_sig (_int f_get_tlast_indx.DAW ~integer~S 1 188 (_subprogram f_get_tlast_indx (_in)))(_reg integer)(_flags2))
		(_sig (_int f_get_tlast_indx.IDW ~integer~S 1 189 (_subprogram f_get_tlast_indx (_in)))(_reg integer)(_flags2))
		(_sig (_int f_get_tlast_indx.DEW ~integer~S 1 190 (_subprogram f_get_tlast_indx (_in)))(_reg integer)(_flags2))
		(_sig (_int f_get_tlast_indx.USW ~integer~S 1 191 (_subprogram f_get_tlast_indx (_in)))(_reg integer)(_flags2))
		(_sig (_int f_get_tlast_indx.SST ~[31:0]reg~ 1 192 (_subprogram f_get_tlast_indx (_in)))(_reg)(_flags2))
		(_sig (_int f_get_tlast_indx.f_get_tlast_indx ~integer~S 1 187 (_subprogram f_get_tlast_indx (_out)))(_reg integer)(_flags2))
		(_sig (_int f_get_tlast_indx.main.cur_indx ~integer~S 1 195 (_subprogram f_get_tlast_indx (_uni)))(_reg integer)(_flags2))
		(_sig (_int f_get_tid_indx.DAW ~integer~S 1 204 (_subprogram f_get_tid_indx (_in)))(_reg integer)(_flags2))
		(_sig (_int f_get_tid_indx.IDW ~integer~S 1 205 (_subprogram f_get_tid_indx (_in)))(_reg integer)(_flags2))
		(_sig (_int f_get_tid_indx.DEW ~integer~S 1 206 (_subprogram f_get_tid_indx (_in)))(_reg integer)(_flags2))
		(_sig (_int f_get_tid_indx.USW ~integer~S 1 207 (_subprogram f_get_tid_indx (_in)))(_reg integer)(_flags2))
		(_sig (_int f_get_tid_indx.SST ~[31:0]reg~ 1 208 (_subprogram f_get_tid_indx (_in)))(_reg)(_flags2))
		(_sig (_int f_get_tid_indx.f_get_tid_indx ~integer~S 1 203 (_subprogram f_get_tid_indx (_out)))(_reg integer)(_flags2))
		(_sig (_int f_get_tid_indx.main.cur_indx ~integer~S 1 211 (_subprogram f_get_tid_indx (_uni)))(_reg integer)(_flags2))
		(_sig (_int f_get_tdest_indx.DAW ~integer~S 1 220 (_subprogram f_get_tdest_indx (_in)))(_reg integer)(_flags2))
		(_sig (_int f_get_tdest_indx.IDW ~integer~S 1 221 (_subprogram f_get_tdest_indx (_in)))(_reg integer)(_flags2))
		(_sig (_int f_get_tdest_indx.DEW ~integer~S 1 222 (_subprogram f_get_tdest_indx (_in)))(_reg integer)(_flags2))
		(_sig (_int f_get_tdest_indx.USW ~integer~S 1 223 (_subprogram f_get_tdest_indx (_in)))(_reg integer)(_flags2))
		(_sig (_int f_get_tdest_indx.SST ~[31:0]reg~ 1 224 (_subprogram f_get_tdest_indx (_in)))(_reg)(_flags2))
		(_sig (_int f_get_tdest_indx.f_get_tdest_indx ~integer~S 1 219 (_subprogram f_get_tdest_indx (_out)))(_reg integer)(_flags2))
		(_sig (_int f_get_tdest_indx.main.cur_indx ~integer~S 1 227 (_subprogram f_get_tdest_indx (_uni)))(_reg integer)(_flags2))
		(_sig (_int f_get_tuser_indx.DAW ~integer~S 1 236 (_subprogram f_get_tuser_indx (_in)))(_reg integer)(_flags2))
		(_sig (_int f_get_tuser_indx.IDW ~integer~S 1 237 (_subprogram f_get_tuser_indx (_in)))(_reg integer)(_flags2))
		(_sig (_int f_get_tuser_indx.DEW ~integer~S 1 238 (_subprogram f_get_tuser_indx (_in)))(_reg integer)(_flags2))
		(_sig (_int f_get_tuser_indx.USW ~integer~S 1 239 (_subprogram f_get_tuser_indx (_in)))(_reg integer)(_flags2))
		(_sig (_int f_get_tuser_indx.SST ~[31:0]reg~ 1 240 (_subprogram f_get_tuser_indx (_in)))(_reg)(_flags2))
		(_sig (_int f_get_tuser_indx.f_get_tuser_indx ~integer~S 1 235 (_subprogram f_get_tuser_indx (_out)))(_reg integer)(_flags2))
		(_sig (_int f_get_tuser_indx.main.cur_indx ~integer~S 1 243 (_subprogram f_get_tuser_indx (_uni)))(_reg integer)(_flags2))
		(_sig (_int f_payload_width.DAW ~integer~S 1 252 (_subprogram f_payload_width (_in)))(_reg integer)(_flags2))
		(_sig (_int f_payload_width.IDW ~integer~S 1 253 (_subprogram f_payload_width (_in)))(_reg integer)(_flags2))
		(_sig (_int f_payload_width.DEW ~integer~S 1 254 (_subprogram f_payload_width (_in)))(_reg integer)(_flags2))
		(_sig (_int f_payload_width.USW ~integer~S 1 255 (_subprogram f_payload_width (_in)))(_reg integer)(_flags2))
		(_sig (_int f_payload_width.SST ~[31:0]reg~ 1 256 (_subprogram f_payload_width (_in)))(_reg)(_flags2))
		(_sig (_int f_payload_width.f_payload_width ~integer~S 1 251 (_subprogram f_payload_width (_out)))(_reg integer)(_flags2))
		(_sig (_int f_payload_width.main.cur_indx ~integer~S 1 259 (_subprogram f_payload_width (_uni)))(_reg integer)(_flags2))
		(_sig (_int t_check_tdata_width.data_width ~integer~S 1 268 (_subprogram t_check_tdata_width (_in)))(_reg integer)(_flags2))
		(_type (_int ~[639:0]reg~ 1 269 (_array ~reg ((_dto i 639 i 0)))))
		(_sig (_int t_check_tdata_width.var_name ~[639:0]reg~ 1 269 (_subprogram t_check_tdata_width (_in)))(_reg)(_flags2))
		(_sig (_int t_check_tdata_width.inst_name ~[639:0]reg~ 1 270 (_subprogram t_check_tdata_width (_in)))(_reg)(_flags2))
		(_sig (_int t_check_tdata_width.severity ~integer~S 1 271 (_subprogram t_check_tdata_width (_in)))(_reg integer)(_flags2))
		(_sig (_int t_check_tdata_width.ret_val ~integer~S 1 272 (_subprogram t_check_tdata_width (_out)))(_reg integer)(_flags2))
		(_sig (_int t_check_tuser_width.tuser_width ~integer~S 1 301 (_subprogram t_check_tuser_width (_in)))(_reg integer)(_flags2))
		(_sig (_int t_check_tuser_width.tuser_name ~[639:0]reg~ 1 302 (_subprogram t_check_tuser_width (_in)))(_reg)(_flags2))
		(_sig (_int t_check_tuser_width.tdata_width ~integer~S 1 303 (_subprogram t_check_tuser_width (_in)))(_reg integer)(_flags2))
		(_sig (_int t_check_tuser_width.tdata_name ~[639:0]reg~ 1 304 (_subprogram t_check_tuser_width (_in)))(_reg)(_flags2))
		(_sig (_int t_check_tuser_width.inst_name ~[639:0]reg~ 1 305 (_subprogram t_check_tuser_width (_in)))(_reg)(_flags2))
		(_sig (_int t_check_tuser_width.severity ~integer~S 1 306 (_subprogram t_check_tuser_width (_in)))(_reg integer)(_flags2))
		(_sig (_int t_check_tuser_width.ret_val ~integer~S 1 307 (_subprogram t_check_tuser_width (_out)))(_reg integer)(_flags2))
		(_sig (_int t_check_tuser_width.t_check_tuser_width.tdata_bytes ~integer~S 1 314 (_subprogram t_check_tuser_width (_uni)))(_reg integer)(_flags2))
		(_type (_int ~[2:0]reg~ 0 1279 (_array ~reg ((_dto i 2 i 0)))))
		(_sig (_int state ~[2:0]reg~ 0 1279 (_arch (_uni)))(_reg)(_flags1))
		(_type (_int ~[C_M_AXIS_TDATA_WIDTH-1:0]reg~ 0 1281 (_array ~reg ((_range  95)))))
		(_sig (_int acc_data ~[C_M_AXIS_TDATA_WIDTH-1:0]reg~ 0 1281 (_arch (_uni)))(_reg)(_flags1))
		(_type (_int ~[P_M_AXIS_TSTRB_WIDTH-1:0]reg~ 0 1282 (_array ~reg ((_range  96)))))
		(_sig (_int acc_strb ~[P_M_AXIS_TSTRB_WIDTH-1:0]reg~ 0 1282 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int acc_keep ~[P_M_AXIS_TSTRB_WIDTH-1:0]reg~ 0 1283 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int acc_last ~reg 0 1284 (_arch (_uni)))(_reg)(_flags1))
		(_type (_int ~[C_AXIS_TID_WIDTH-1:0]reg~ 0 1285 (_array ~reg ((_range  97)))))
		(_sig (_int acc_id ~[C_AXIS_TID_WIDTH-1:0]reg~ 0 1285 (_arch (_uni)))(_reg)(_flags1))
		(_type (_int ~[C_AXIS_TDEST_WIDTH-1:0]reg~ 0 1286 (_array ~reg ((_range  98)))))
		(_sig (_int acc_dest ~[C_AXIS_TDEST_WIDTH-1:0]reg~ 0 1286 (_arch (_uni)))(_reg)(_flags1))
		(_type (_int ~[C_M_AXIS_TUSER_WIDTH-1:0]reg~ 0 1287 (_array ~reg ((_range  99)))))
		(_sig (_int acc_user ~[C_M_AXIS_TUSER_WIDTH-1:0]reg~ 0 1287 (_arch (_uni)))(_reg)(_flags1))
		(_type (_int ~[C_RATIO-1:0]wire~ 0 1289 (_array ~wire ((_range  100)))))
		(_sig (_int acc_reg_en ~[C_RATIO-1:0]wire~ 0 1289 (_arch (_uni)))(_net)(_flags2))
		(_type (_int ~[C_RATIO-1:0]reg~ 0 1290 (_array ~reg ((_range  101)))))
		(_sig (_int r0_reg_sel ~[C_RATIO-1:0]reg~ 0 1290 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int next_xfer_is_end ~wire 0 1291 (_arch (_uni)))(_net)(_flags2))
		(_type (_int ~[C_S_AXIS_TDATA_WIDTH-1:0]reg~ 0 1293 (_array ~reg ((_range  102)))))
		(_sig (_int r0_data ~[C_S_AXIS_TDATA_WIDTH-1:0]reg~ 0 1293 (_arch (_uni)))(_reg)(_flags2))
		(_type (_int ~[P_S_AXIS_TSTRB_WIDTH-1:0]reg~ 0 1294 (_array ~reg ((_range  103)))))
		(_sig (_int r0_strb ~[P_S_AXIS_TSTRB_WIDTH-1:0]reg~ 0 1294 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int r0_keep ~[P_S_AXIS_TSTRB_WIDTH-1:0]reg~ 0 1295 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int r0_last ~reg 0 1296 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int r0_id ~[C_AXIS_TID_WIDTH-1:0]reg~ 0 1297 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int r0_dest ~[C_AXIS_TDEST_WIDTH-1:0]reg~ 0 1298 (_arch (_uni)))(_reg)(_flags1))
		(_type (_int ~[C_S_AXIS_TUSER_WIDTH-1:0]reg~ 0 1299 (_array ~reg ((_range  104)))))
		(_sig (_int r0_user ~[C_S_AXIS_TUSER_WIDTH-1:0]reg~ 0 1299 (_arch (_uni)))(_reg)(_flags2))
		(_sig (_int id_match ~wire 0 1301 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int dest_match ~wire 0 1302 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int id_dest_mismatch ~wire 0 1303 (_arch (_uni)))(_net)(_flags2))
		(_subprogram
			(_int f_clogb2 15 1 99 (_arch (_func)(_trgt(23)(22))(_read(21)(23)(22))))
			(_int ^f_clogb2^^ 16 1 107 (_int (_func)))
			(_int ^f_clogb2^^^OUT 17 1 107 (_int (_func)))
			(_int f_gcd 18 1 111 (_arch (_func)(_trgt(26))(_read(24)(25))(_call(3))))
			(_int ^f_gcd^^ 19 1 126 (_int (_func)))
			(_int ^f_gcd^^^OUT 20 1 126 (_int (_func)))
			(_int f_lcm 21 1 129 (_arch (_func)(_trgt(29))(_read(27)(28))(_call(3))))
			(_int ^f_lcm^^ 22 1 136 (_int (_func)))
			(_int ^f_lcm^^^OUT 23 1 136 (_int (_func)))
			(_int f_get_tdata_indx 24 1 140 (_arch (_func)(_trgt(35))))
			(_int ^f_get_tdata_indx^^ 25 1 150 (_int (_func)))
			(_int ^f_get_tdata_indx^^^OUT 26 1 150 (_int (_func)))
			(_int f_get_tstrb_indx 27 1 154 (_arch (_func)(_trgt(42)(41))(_read(36)(37)(38)(39)(40)(40(_index 126))(42))(_call(9))))
			(_int ^f_get_tstrb_indx^^ 28 1 167 (_int (_func)))
			(_int ^f_get_tstrb_indx^^^OUT 29 1 167 (_int (_func)))
			(_int f_get_tkeep_indx 30 1 171 (_arch (_func)(_trgt(49)(48))(_read(43)(44)(45)(46)(47)(47(_index 127))(49))(_call(12))))
			(_int ^f_get_tkeep_indx^^ 31 1 183 (_int (_func)))
			(_int ^f_get_tkeep_indx^^^OUT 32 1 183 (_int (_func)))
			(_int f_get_tlast_indx 33 1 187 (_arch (_func)(_trgt(56)(55))(_read(50)(51)(52)(53)(54)(54(_index 128))(56))(_call(15))))
			(_int ^f_get_tlast_indx^^ 34 1 199 (_int (_func)))
			(_int ^f_get_tlast_indx^^^OUT 35 1 199 (_int (_func)))
			(_int f_get_tid_indx 36 1 203 (_arch (_func)(_trgt(63)(62))(_read(57)(58)(59)(60)(61)(61(_index 129))(63))(_call(18))))
			(_int ^f_get_tid_indx^^ 37 1 215 (_int (_func)))
			(_int ^f_get_tid_indx^^^OUT 38 1 215 (_int (_func)))
			(_int f_get_tdest_indx 39 1 219 (_arch (_func)(_trgt(70)(69))(_read(64)(65)(66)(67)(68)(68(_index 130))(70))(_call(21))))
			(_int ^f_get_tdest_indx^^ 40 1 231 (_int (_func)))
			(_int ^f_get_tdest_indx^^^OUT 41 1 231 (_int (_func)))
			(_int f_get_tuser_indx 42 1 235 (_arch (_func)(_trgt(77)(76))(_read(71)(72)(73)(74)(75)(75(_index 131))(77))(_call(24))))
			(_int ^f_get_tuser_indx^^ 43 1 247 (_int (_func)))
			(_int ^f_get_tuser_indx^^^OUT 44 1 247 (_int (_func)))
			(_int f_payload_width 45 1 251 (_arch (_func)(_trgt(84)(83))(_read(78)(79)(80)(81)(82)(82(_index 132))(84)(83))(_call(27))))
			(_int ^f_payload_width^^ 46 1 265 (_int (_func)))
			(_int ^f_payload_width^^^OUT 47 1 265 (_int (_func)))
			(_int t_check_tdata_width 48 1 267 (_arch (_proc)(_trgt(89))(_read(85)(88)(87)(86))(_mon(87)(86)(85))))
			(_int ^t_check_tdata_width^^ 49 1 300 (_int (_func)))
			(_int ^t_check_tdata_width^^^OUT 50 1 300 (_int (_func)))
			(_int t_check_tuser_width 51 1 300 (_arch (_proc)(_trgt(97)(96))(_read(92)(90)(97)(95)(94)(91)(93))(_mon(94)(91)(90)(93)(92))))
			(_int ^t_check_tuser_width^^ 52 0 1256 (_int (_func)))
			(_int ^t_check_tuser_width^^^OUT 53 0 1256 (_int (_func)))

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ASSIGN#1310_0@ (_arch 0 0 1310 (_prcs 0(_ass)(_simple)(_trgt(4))(_sens(98(0)))
			)))
			(@ASSIGN#1311_1@ (_arch 1 0 1311 (_prcs 1(_ass)(_simple)(_trgt(12))(_sens(98(1)))
			)))
			(@ALWAYS#1314,1394,1420,1440,1454,1468,1481_2@ (_arch 2 0 1314 (_prcs 2(_trgt(98)(99(_range 105))(105(_range 107))(100(_range 109))(101(_range 111))(99(_range 113))(105(_range 115))(100(_range 117))(101(_range 119))(107(0))(107(_range 121))(109)(110)(111)(112)(113)(114)(115)(102)(103)(104))(_read(0)(1)(2)(98)(3)(118)(107(0))(108)(112)(13)(106(0))(109)(99(_range 106))(115)(105(_range 108))(110)(100(_range 110))(111)(101(_range 112))(5)(99(_range 114))(11)(105(_range 116))(6)(100(_range 118))(7)(101(_range 120))(12)(107(_range 122))(107(_range 123))(4)(8)(9)(113)(10)(114)(102)(103)(104))
				(_need_init)
			)))
			(@ASSIGN#1386_3@ (_arch 3 0 1386 (_prcs 3(_ass)(_simple)(_trgt(14))(_sens(99))
			)))
			(@ASSIGN#1387_4@ (_arch 4 0 1387 (_prcs 4(_ass)(_simple)(_trgt(15))(_sens(100))
			)))
			(@ASSIGN#1388_5@ (_arch 5 0 1388 (_prcs 5(_ass)(_simple)(_trgt(16))(_sens(101))
			)))
			(@ASSIGN#1389_6@ (_arch 6 0 1389 (_prcs 6(_ass)(_simple)(_trgt(20))(_sens(105))
			)))
			(@ASSIGN#1437_7@ (_arch 7 0 1437 (_prcs 9(_ass)(_simple)(_trgt(106))(_sens(98)(107))
			)))
			(@ASSIGN#1452_8@ (_arch 8 0 1452 (_prcs 11(_ass)(_simple)(_trgt(108))(_sens(107(_index 124))(98)(107(_index 125)))
			)))
			(@ASSIGN#1466_9@ (_arch 9 0 1466 (_prcs 13(_ass)(_simple)(_trgt(17))(_sens(102))
			)))
			(@ASSIGN#1478_10@ (_arch 10 0 1478 (_prcs 15(_ass)(_simple)(_trgt(18))(_sens(103))
			)))
			(@ASSIGN#1479_11@ (_arch 11 0 1479 (_prcs 16(_ass)(_simple)(_trgt(19))(_sens(104))
			)))
			(@ASSIGN#1488_12@ (_arch 12 0 1488 (_prcs 18(_ass)(_simple)(_trgt(116))(_sens(9)(113))
			)))
			(@ASSIGN#1489_13@ (_arch 13 0 1489 (_prcs 19(_ass)(_simple)(_trgt(117))(_sens(10)(114))
			)))
			(@ASSIGN#1491_14@ (_arch 14 0 1491 (_prcs 20(_ass)(_simple)(_trgt(118))(_sens(116)(117))
			)))
			(@INTERNAL#0_54@ (_int 54 0 0 0 (_prcs 21 (_virtual))))
		)
	)
	
	
	(_scope
		(_unit f_clogb2 function 1 99)
		(_unit f_gcd function 1 111
			(_scope
				(_unit main begin 1 115)
			)
		)
		(_unit f_lcm function 1 129
			(_scope
				(_unit main begin 1 133)
			)
		)
		(_unit f_get_tdata_indx function 1 140
			(_scope
				(_unit main begin 1 147)
			)
		)
		(_unit f_get_tstrb_indx function 1 154
			(_scope
				(_unit main begin 1 161)
			)
		)
		(_unit f_get_tkeep_indx function 1 171
			(_scope
				(_unit main begin 1 178)
			)
		)
		(_unit f_get_tlast_indx function 1 187
			(_scope
				(_unit main begin 1 194)
			)
		)
		(_unit f_get_tid_indx function 1 203
			(_scope
				(_unit main begin 1 210)
			)
		)
		(_unit f_get_tdest_indx function 1 219
			(_scope
				(_unit main begin 1 226)
			)
		)
		(_unit f_get_tuser_indx function 1 235
			(_scope
				(_unit main begin 1 242)
			)
		)
		(_unit f_payload_width function 1 251
			(_scope
				(_unit main begin 1 258)
			)
		)
		(_unit t_check_tdata_width task 1 267
			(_scope
				(_unit t_check_tdata_width begin 1 278)
			)
		)
		(_unit t_check_tuser_width task 1 300
			(_scope
				(_unit t_check_tuser_width begin 1 313)
			)
		)
	)
	(_generate gen_data_accumulator 0 1406 (_vfor  (_code 66) (_code 67) (_code 68))
	  (_object
	  	(_type (_int ~vector~0 0 1392 (_array ~reg ((_uto i 0 i 0)))(_attribute signed)))
	  	(_gen (_int i ~vector~0 0 1392  \0\ (_ent -1 (_cnst \0\)))(_cnst))
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ALWAYS#1407_55@ (_arch 55 0 1407 (_prcs 0(_trgt(99(_range 57))(105(_range 60))(100(_range 62))(101(_range 64)))(_read(0)(2)(106(_index 58))(109)(99(_range 59))(115)(105(_range 61))(106(0))(110)(100(_range 63))(111)(101(_range 65)))
				(_need_init)
	  		)))
	  		(@INTERNAL#0_56@ (_int 56 0 0 0 (_prcs 1 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_model . axi_vdma_v6_3_8_axis_dwidth_converter_v1_0_axisc_upsizer 147 -1)

)
V 000099 55 30891         1580965290601 axi_vdma_v6_3_8_axis_dwidth_converter_v1_0_axisc_downsizer
(_unit VERILOG 6.3579.6.768 (axi_vdma_v6_3_8_axis_dwidth_converter_v1_0_axisc_downsizer 0 1558(axi_vdma_v6_3_8_axis_dwidth_converter_v1_0_axisc_downsizer 0 1558))
	(_version vde)
	(_time 1580965290206 2020.02.05 23:01:30)
	(_source (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_vdma_v6_3/hdl/axi_vdma_v6_3_rfs.v\ VERILOG (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_vdma_v6_3/hdl/axi_vdma_v6_3_8.vh\ VERILOG i (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_vdma_v6_3/hdl/axi_vdma_v6_3_rfs.v\ VERILOG))))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 74))
	(_code 4c1b444f171b11591a4942435816494a4d491a4b4a4f4a)
	(_ent
		(_time 1580965290206)
	)
	(_timescale 1ps 1ps)
	(_parameters         accs         init_sub )
	(_attribute nb_assign )
	(_default_nettype none )
	(_object
		(_type (_int ~vector~0 0 1563 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_FAMILY ~vector~0 0 1563 \"virtex7"\ (_ent -1 (_string \V"virtex7"\))))
		(_type (_int ~vector~1 0 1564 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int C_S_AXIS_TDATA_WIDTH ~vector~1 0 1564 \96\ (_ent -1 (_cnst \96\))))
		(_type (_int ~vector~2 0 1565 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int C_M_AXIS_TDATA_WIDTH ~vector~2 0 1565 \32\ (_ent -1 (_cnst \32\))))
		(_type (_int ~vector~3 0 1566 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int C_AXIS_TID_WIDTH ~vector~3 0 1566 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~4 0 1567 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int C_AXIS_TDEST_WIDTH ~vector~4 0 1567 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~5 0 1568 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int C_S_AXIS_TUSER_WIDTH ~vector~5 0 1568 \3\ (_ent -1 (_cnst \3\))))
		(_type (_int ~vector~6 0 1569 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int C_M_AXIS_TUSER_WIDTH ~vector~6 0 1569 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~7 0 1570 (_array ~reg ((_dto i 31 i 0)))))
		(_gen (_int C_AXIS_SIGNAL_SET ~vector~7 0 1570 \32'hFF\ (_ent -1 (_cnst \32'hFF\))))
		(_type (_int ~vector~8 0 1581 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int C_RATIO ~vector~8 0 1581 \3\ (_ent -1 (_cnst \3\))))
		(_type (_int ~vector~9 1 73 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int G_INDX_SS_TREADY ~vector~9 1 73 \0\ (_ent -1 (_cnst \0\)))(_cnst l))
		(_type (_int ~vector~10 1 74 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int G_INDX_SS_TDATA ~vector~10 1 74 \1\ (_ent -1 (_cnst \1\)))(_cnst l))
		(_type (_int ~vector~11 1 75 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int G_INDX_SS_TSTRB ~vector~11 1 75 \2\ (_ent -1 (_cnst \2\)))(_cnst l))
		(_type (_int ~vector~12 1 76 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int G_INDX_SS_TKEEP ~vector~12 1 76 \3\ (_ent -1 (_cnst \3\)))(_cnst l))
		(_type (_int ~vector~13 1 77 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int G_INDX_SS_TLAST ~vector~13 1 77 \4\ (_ent -1 (_cnst \4\)))(_cnst l))
		(_type (_int ~vector~14 1 78 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int G_INDX_SS_TID ~vector~14 1 78 \5\ (_ent -1 (_cnst \5\)))(_cnst l))
		(_type (_int ~vector~15 1 79 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int G_INDX_SS_TDEST ~vector~15 1 79 \6\ (_ent -1 (_cnst \6\)))(_cnst l))
		(_type (_int ~vector~16 1 80 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int G_INDX_SS_TUSER ~vector~16 1 80 \7\ (_ent -1 (_cnst \7\)))(_cnst l))
		(_type (_int ~vector~17 1 81 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int G_MASK_SS_TREADY ~vector~17 1 81 \32'h1<<G_INDX_SS_TREADY\ (_ent -1 (_code 86)))(_cnst l))
		(_type (_int ~vector~18 1 82 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int G_MASK_SS_TDATA ~vector~18 1 82 \32'h1<<G_INDX_SS_TDATA\ (_ent -1 (_code 87)))(_cnst l))
		(_type (_int ~vector~19 1 83 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int G_MASK_SS_TSTRB ~vector~19 1 83 \32'h1<<G_INDX_SS_TSTRB\ (_ent -1 (_code 88)))(_cnst l))
		(_type (_int ~vector~20 1 84 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int G_MASK_SS_TKEEP ~vector~20 1 84 \32'h1<<G_INDX_SS_TKEEP\ (_ent -1 (_code 89)))(_cnst l))
		(_type (_int ~vector~21 1 85 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int G_MASK_SS_TLAST ~vector~21 1 85 \32'h1<<G_INDX_SS_TLAST\ (_ent -1 (_code 90)))(_cnst l))
		(_type (_int ~vector~22 1 86 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int G_MASK_SS_TID ~vector~22 1 86 \32'h1<<G_INDX_SS_TID\ (_ent -1 (_code 91)))(_cnst l))
		(_type (_int ~vector~23 1 87 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int G_MASK_SS_TDEST ~vector~23 1 87 \32'h1<<G_INDX_SS_TDEST\ (_ent -1 (_code 92)))(_cnst l))
		(_type (_int ~vector~24 1 88 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int G_MASK_SS_TUSER ~vector~24 1 88 \32'h1<<G_INDX_SS_TUSER\ (_ent -1 (_code 93)))(_cnst l))
		(_type (_int ~vector~25 1 91 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int G_TASK_SEVERITY_ERROR ~vector~25 1 91 \2\ (_ent -1 (_cnst \2\)))(_cnst l))
		(_type (_int ~vector~26 1 92 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int G_TASK_SEVERITY_WARNING ~vector~26 1 92 \1\ (_ent -1 (_cnst \1\)))(_cnst l))
		(_type (_int ~vector~27 1 93 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int G_TASK_SEVERITY_INFO ~vector~27 1 93 \0\ (_ent -1 (_cnst \0\)))(_cnst l))
		(_type (_int ~vector~28 0 1623 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int P_S_AXIS_TSTRB_WIDTH ~vector~28 0 1623 \C_S_AXIS_TDATA_WIDTH/8\ (_ent -1 (_code 94)))(_cnst l))
		(_type (_int ~vector~29 0 1624 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int P_M_AXIS_TSTRB_WIDTH ~vector~29 0 1624 \C_M_AXIS_TDATA_WIDTH/8\ (_ent -1 (_code 95)))(_cnst l))
		(_type (_int ~integer~S 0 0 (_array ~reg ((_dto i 31 i 0)))(_attribute signed integer)))
		(_type (_int ~vector~30 0 1625 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int P_RATIO_WIDTH ~vector~30 0 1625 \f_clogb2(C_RATIO)\ (_ent -1 (_code 96)))(_cnst l))
		(_type (_int ~vector~31 0 1627 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int SM_RESET ~vector~31 0 1627 \3'b000\ (_ent -1 (_cnst \3'b0\)))(_cnst l))
		(_type (_int ~vector~32 0 1628 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int SM_IDLE ~vector~32 0 1628 \3'b001\ (_ent -1 (_cnst \3'b01\)))(_cnst l))
		(_type (_int ~vector~33 0 1629 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int SM_ACTIVE ~vector~33 0 1629 \3'b010\ (_ent -1 (_cnst \3'b010\)))(_cnst l))
		(_type (_int ~vector~34 0 1630 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int SM_END ~vector~34 0 1630 \3'b011\ (_ent -1 (_cnst \3'b011\)))(_cnst l))
		(_type (_int ~vector~35 0 1631 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int SM_END_TO_ACTIVE ~vector~35 0 1631 \3'b110\ (_ent -1 (_cnst \3'b110\)))(_cnst l))
		(_port (_int ACLK ~wire 0 1587 (_arch (_in))(_event))(_net scalared)(_nonbaction)(_noforceassign))
		(_port (_int ARESET ~wire 0 1588 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int ACLKEN ~wire 0 1589 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int S_AXIS_TVALID ~wire 0 1592 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int S_AXIS_TREADY ~wire 0 1593 (_arch (_out)))(_net scalared)(_flags2))
		(_type (_int ~[C_S_AXIS_TDATA_WIDTH-1:0]wire~ 0 1594 (_array ~wire ((_range  97)))))
		(_port (_int S_AXIS_TDATA ~[C_S_AXIS_TDATA_WIDTH-1:0]wire~ 0 1594 (_arch (_in)))(_net scalared)(_flags2))
		(_type (_int ~[C_S_AXIS_TDATA_WIDTH/8-1:0]wire~ 0 1595 (_array ~wire ((_range  98)))))
		(_port (_int S_AXIS_TSTRB ~[C_S_AXIS_TDATA_WIDTH/8-1:0]wire~ 0 1595 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int S_AXIS_TKEEP ~[C_S_AXIS_TDATA_WIDTH/8-1:0]wire~ 0 1596 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int S_AXIS_TLAST ~wire 0 1597 (_arch (_in)))(_net scalared)(_flags2))
		(_type (_int ~[C_AXIS_TID_WIDTH-1:0]wire~ 0 1598 (_array ~wire ((_range  99)))))
		(_port (_int S_AXIS_TID ~[C_AXIS_TID_WIDTH-1:0]wire~ 0 1598 (_arch (_in)))(_net scalared)(_flags2))
		(_type (_int ~[C_AXIS_TDEST_WIDTH-1:0]wire~ 0 1599 (_array ~wire ((_range  100)))))
		(_port (_int S_AXIS_TDEST ~[C_AXIS_TDEST_WIDTH-1:0]wire~ 0 1599 (_arch (_in)))(_net scalared)(_flags2))
		(_type (_int ~[C_S_AXIS_TUSER_WIDTH-1:0]wire~ 0 1600 (_array ~wire ((_range  101)))))
		(_port (_int S_AXIS_TUSER ~[C_S_AXIS_TUSER_WIDTH-1:0]wire~ 0 1600 (_arch (_in)))(_net scalared)(_flags2))
		(_port (_int M_AXIS_TVALID ~wire 0 1603 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int M_AXIS_TREADY ~wire 0 1604 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[C_M_AXIS_TDATA_WIDTH-1:0]wire~ 0 1605 (_array ~wire ((_range  102)))))
		(_port (_int M_AXIS_TDATA ~[C_M_AXIS_TDATA_WIDTH-1:0]wire~ 0 1605 (_arch (_out)))(_net scalared)(_flags2))
		(_type (_int ~[C_M_AXIS_TDATA_WIDTH/8-1:0]wire~ 0 1606 (_array ~wire ((_range  103)))))
		(_port (_int M_AXIS_TSTRB ~[C_M_AXIS_TDATA_WIDTH/8-1:0]wire~ 0 1606 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int M_AXIS_TKEEP ~[C_M_AXIS_TDATA_WIDTH/8-1:0]wire~ 0 1607 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int M_AXIS_TLAST ~wire 0 1608 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int M_AXIS_TID ~[C_AXIS_TID_WIDTH-1:0]wire~ 0 1609 (_arch (_out)))(_net scalared)(_flags2))
		(_port (_int M_AXIS_TDEST ~[C_AXIS_TDEST_WIDTH-1:0]wire~ 0 1610 (_arch (_out)))(_net scalared)(_flags2))
		(_type (_int ~[C_M_AXIS_TUSER_WIDTH-1:0]wire~ 0 1611 (_array ~wire ((_range  104)))))
		(_port (_int M_AXIS_TUSER ~[C_M_AXIS_TUSER_WIDTH-1:0]wire~ 0 1611 (_arch (_out)))(_net scalared)(_flags2))
		(_sig (_int f_clogb2.size ~integer~S 1 99 (_subprogram f_clogb2 (_in)))(_reg integer)(_flags2))
		(_sig (_int f_clogb2.f_clogb2 ~integer~S 1 99 (_subprogram f_clogb2 (_out)))(_reg integer)(_flags2))
		(_sig (_int f_clogb2.s ~integer~S 1 100 (_subprogram f_clogb2 (_uni)))(_reg integer)(_flags2))
		(_sig (_int f_gcd.a ~integer~S 1 112 (_subprogram f_gcd (_in)))(_reg integer)(_flags2))
		(_sig (_int f_gcd.b ~integer~S 1 113 (_subprogram f_gcd (_in)))(_reg integer)(_flags2))
		(_sig (_int f_gcd.f_gcd ~integer~S 1 111 (_subprogram f_gcd (_out)))(_reg integer)(_flags2))
		(_sig (_int f_lcm.a ~integer~S 1 130 (_subprogram f_lcm (_in)))(_reg integer)(_flags2))
		(_sig (_int f_lcm.b ~integer~S 1 131 (_subprogram f_lcm (_in)))(_reg integer)(_flags2))
		(_sig (_int f_lcm.f_lcm ~integer~S 1 129 (_subprogram f_lcm (_out)))(_reg integer)(_flags2))
		(_sig (_int f_get_tdata_indx.DAW ~integer~S 1 141 (_subprogram f_get_tdata_indx (_in)))(_reg integer)(_flags2))
		(_sig (_int f_get_tdata_indx.IDW ~integer~S 1 142 (_subprogram f_get_tdata_indx (_in)))(_reg integer)(_flags2))
		(_sig (_int f_get_tdata_indx.DEW ~integer~S 1 143 (_subprogram f_get_tdata_indx (_in)))(_reg integer)(_flags2))
		(_sig (_int f_get_tdata_indx.USW ~integer~S 1 144 (_subprogram f_get_tdata_indx (_in)))(_reg integer)(_flags2))
		(_type (_int ~[31:0]reg~ 1 145 (_array ~reg ((_dto i 31 i 0)))))
		(_sig (_int f_get_tdata_indx.SST ~[31:0]reg~ 1 145 (_subprogram f_get_tdata_indx (_in)))(_reg)(_flags2))
		(_sig (_int f_get_tdata_indx.f_get_tdata_indx ~integer~S 1 140 (_subprogram f_get_tdata_indx (_out)))(_reg integer)(_flags2))
		(_sig (_int f_get_tstrb_indx.DAW ~integer~S 1 155 (_subprogram f_get_tstrb_indx (_in)))(_reg integer)(_flags2))
		(_sig (_int f_get_tstrb_indx.IDW ~integer~S 1 156 (_subprogram f_get_tstrb_indx (_in)))(_reg integer)(_flags2))
		(_sig (_int f_get_tstrb_indx.DEW ~integer~S 1 157 (_subprogram f_get_tstrb_indx (_in)))(_reg integer)(_flags2))
		(_sig (_int f_get_tstrb_indx.USW ~integer~S 1 158 (_subprogram f_get_tstrb_indx (_in)))(_reg integer)(_flags2))
		(_sig (_int f_get_tstrb_indx.SST ~[31:0]reg~ 1 159 (_subprogram f_get_tstrb_indx (_in)))(_reg)(_flags2))
		(_sig (_int f_get_tstrb_indx.f_get_tstrb_indx ~integer~S 1 154 (_subprogram f_get_tstrb_indx (_out)))(_reg integer)(_flags2))
		(_sig (_int f_get_tstrb_indx.main.cur_indx ~integer~S 1 162 (_subprogram f_get_tstrb_indx (_uni)))(_reg integer)(_flags2))
		(_sig (_int f_get_tkeep_indx.DAW ~integer~S 1 172 (_subprogram f_get_tkeep_indx (_in)))(_reg integer)(_flags2))
		(_sig (_int f_get_tkeep_indx.IDW ~integer~S 1 173 (_subprogram f_get_tkeep_indx (_in)))(_reg integer)(_flags2))
		(_sig (_int f_get_tkeep_indx.DEW ~integer~S 1 174 (_subprogram f_get_tkeep_indx (_in)))(_reg integer)(_flags2))
		(_sig (_int f_get_tkeep_indx.USW ~integer~S 1 175 (_subprogram f_get_tkeep_indx (_in)))(_reg integer)(_flags2))
		(_sig (_int f_get_tkeep_indx.SST ~[31:0]reg~ 1 176 (_subprogram f_get_tkeep_indx (_in)))(_reg)(_flags2))
		(_sig (_int f_get_tkeep_indx.f_get_tkeep_indx ~integer~S 1 171 (_subprogram f_get_tkeep_indx (_out)))(_reg integer)(_flags2))
		(_sig (_int f_get_tkeep_indx.main.cur_indx ~integer~S 1 179 (_subprogram f_get_tkeep_indx (_uni)))(_reg integer)(_flags2))
		(_sig (_int f_get_tlast_indx.DAW ~integer~S 1 188 (_subprogram f_get_tlast_indx (_in)))(_reg integer)(_flags2))
		(_sig (_int f_get_tlast_indx.IDW ~integer~S 1 189 (_subprogram f_get_tlast_indx (_in)))(_reg integer)(_flags2))
		(_sig (_int f_get_tlast_indx.DEW ~integer~S 1 190 (_subprogram f_get_tlast_indx (_in)))(_reg integer)(_flags2))
		(_sig (_int f_get_tlast_indx.USW ~integer~S 1 191 (_subprogram f_get_tlast_indx (_in)))(_reg integer)(_flags2))
		(_sig (_int f_get_tlast_indx.SST ~[31:0]reg~ 1 192 (_subprogram f_get_tlast_indx (_in)))(_reg)(_flags2))
		(_sig (_int f_get_tlast_indx.f_get_tlast_indx ~integer~S 1 187 (_subprogram f_get_tlast_indx (_out)))(_reg integer)(_flags2))
		(_sig (_int f_get_tlast_indx.main.cur_indx ~integer~S 1 195 (_subprogram f_get_tlast_indx (_uni)))(_reg integer)(_flags2))
		(_sig (_int f_get_tid_indx.DAW ~integer~S 1 204 (_subprogram f_get_tid_indx (_in)))(_reg integer)(_flags2))
		(_sig (_int f_get_tid_indx.IDW ~integer~S 1 205 (_subprogram f_get_tid_indx (_in)))(_reg integer)(_flags2))
		(_sig (_int f_get_tid_indx.DEW ~integer~S 1 206 (_subprogram f_get_tid_indx (_in)))(_reg integer)(_flags2))
		(_sig (_int f_get_tid_indx.USW ~integer~S 1 207 (_subprogram f_get_tid_indx (_in)))(_reg integer)(_flags2))
		(_sig (_int f_get_tid_indx.SST ~[31:0]reg~ 1 208 (_subprogram f_get_tid_indx (_in)))(_reg)(_flags2))
		(_sig (_int f_get_tid_indx.f_get_tid_indx ~integer~S 1 203 (_subprogram f_get_tid_indx (_out)))(_reg integer)(_flags2))
		(_sig (_int f_get_tid_indx.main.cur_indx ~integer~S 1 211 (_subprogram f_get_tid_indx (_uni)))(_reg integer)(_flags2))
		(_sig (_int f_get_tdest_indx.DAW ~integer~S 1 220 (_subprogram f_get_tdest_indx (_in)))(_reg integer)(_flags2))
		(_sig (_int f_get_tdest_indx.IDW ~integer~S 1 221 (_subprogram f_get_tdest_indx (_in)))(_reg integer)(_flags2))
		(_sig (_int f_get_tdest_indx.DEW ~integer~S 1 222 (_subprogram f_get_tdest_indx (_in)))(_reg integer)(_flags2))
		(_sig (_int f_get_tdest_indx.USW ~integer~S 1 223 (_subprogram f_get_tdest_indx (_in)))(_reg integer)(_flags2))
		(_sig (_int f_get_tdest_indx.SST ~[31:0]reg~ 1 224 (_subprogram f_get_tdest_indx (_in)))(_reg)(_flags2))
		(_sig (_int f_get_tdest_indx.f_get_tdest_indx ~integer~S 1 219 (_subprogram f_get_tdest_indx (_out)))(_reg integer)(_flags2))
		(_sig (_int f_get_tdest_indx.main.cur_indx ~integer~S 1 227 (_subprogram f_get_tdest_indx (_uni)))(_reg integer)(_flags2))
		(_sig (_int f_get_tuser_indx.DAW ~integer~S 1 236 (_subprogram f_get_tuser_indx (_in)))(_reg integer)(_flags2))
		(_sig (_int f_get_tuser_indx.IDW ~integer~S 1 237 (_subprogram f_get_tuser_indx (_in)))(_reg integer)(_flags2))
		(_sig (_int f_get_tuser_indx.DEW ~integer~S 1 238 (_subprogram f_get_tuser_indx (_in)))(_reg integer)(_flags2))
		(_sig (_int f_get_tuser_indx.USW ~integer~S 1 239 (_subprogram f_get_tuser_indx (_in)))(_reg integer)(_flags2))
		(_sig (_int f_get_tuser_indx.SST ~[31:0]reg~ 1 240 (_subprogram f_get_tuser_indx (_in)))(_reg)(_flags2))
		(_sig (_int f_get_tuser_indx.f_get_tuser_indx ~integer~S 1 235 (_subprogram f_get_tuser_indx (_out)))(_reg integer)(_flags2))
		(_sig (_int f_get_tuser_indx.main.cur_indx ~integer~S 1 243 (_subprogram f_get_tuser_indx (_uni)))(_reg integer)(_flags2))
		(_sig (_int f_payload_width.DAW ~integer~S 1 252 (_subprogram f_payload_width (_in)))(_reg integer)(_flags2))
		(_sig (_int f_payload_width.IDW ~integer~S 1 253 (_subprogram f_payload_width (_in)))(_reg integer)(_flags2))
		(_sig (_int f_payload_width.DEW ~integer~S 1 254 (_subprogram f_payload_width (_in)))(_reg integer)(_flags2))
		(_sig (_int f_payload_width.USW ~integer~S 1 255 (_subprogram f_payload_width (_in)))(_reg integer)(_flags2))
		(_sig (_int f_payload_width.SST ~[31:0]reg~ 1 256 (_subprogram f_payload_width (_in)))(_reg)(_flags2))
		(_sig (_int f_payload_width.f_payload_width ~integer~S 1 251 (_subprogram f_payload_width (_out)))(_reg integer)(_flags2))
		(_sig (_int f_payload_width.main.cur_indx ~integer~S 1 259 (_subprogram f_payload_width (_uni)))(_reg integer)(_flags2))
		(_sig (_int t_check_tdata_width.data_width ~integer~S 1 268 (_subprogram t_check_tdata_width (_in)))(_reg integer)(_flags2))
		(_type (_int ~[639:0]reg~ 1 269 (_array ~reg ((_dto i 639 i 0)))))
		(_sig (_int t_check_tdata_width.var_name ~[639:0]reg~ 1 269 (_subprogram t_check_tdata_width (_in)))(_reg)(_flags2))
		(_sig (_int t_check_tdata_width.inst_name ~[639:0]reg~ 1 270 (_subprogram t_check_tdata_width (_in)))(_reg)(_flags2))
		(_sig (_int t_check_tdata_width.severity ~integer~S 1 271 (_subprogram t_check_tdata_width (_in)))(_reg integer)(_flags2))
		(_sig (_int t_check_tdata_width.ret_val ~integer~S 1 272 (_subprogram t_check_tdata_width (_out)))(_reg integer)(_flags2))
		(_sig (_int t_check_tuser_width.tuser_width ~integer~S 1 301 (_subprogram t_check_tuser_width (_in)))(_reg integer)(_flags2))
		(_sig (_int t_check_tuser_width.tuser_name ~[639:0]reg~ 1 302 (_subprogram t_check_tuser_width (_in)))(_reg)(_flags2))
		(_sig (_int t_check_tuser_width.tdata_width ~integer~S 1 303 (_subprogram t_check_tuser_width (_in)))(_reg integer)(_flags2))
		(_sig (_int t_check_tuser_width.tdata_name ~[639:0]reg~ 1 304 (_subprogram t_check_tuser_width (_in)))(_reg)(_flags2))
		(_sig (_int t_check_tuser_width.inst_name ~[639:0]reg~ 1 305 (_subprogram t_check_tuser_width (_in)))(_reg)(_flags2))
		(_sig (_int t_check_tuser_width.severity ~integer~S 1 306 (_subprogram t_check_tuser_width (_in)))(_reg integer)(_flags2))
		(_sig (_int t_check_tuser_width.ret_val ~integer~S 1 307 (_subprogram t_check_tuser_width (_out)))(_reg integer)(_flags2))
		(_sig (_int t_check_tuser_width.t_check_tuser_width.tdata_bytes ~integer~S 1 314 (_subprogram t_check_tuser_width (_uni)))(_reg integer)(_flags2))
		(_type (_int ~[2:0]reg~ 0 1636 (_array ~reg ((_dto i 2 i 0)))))
		(_sig (_int state ~[2:0]reg~ 0 1636 (_arch (_uni)))(_reg)(_flags1))
		(_type (_int ~[C_RATIO-1:0]wire~ 0 1638 (_array ~wire ((_range  105)))))
		(_sig (_int is_null ~[C_RATIO-1:0]wire~ 0 1638 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int r0_is_end ~[C_RATIO-1:0]wire~ 0 1639 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int data_out ~[C_M_AXIS_TDATA_WIDTH-1:0]wire~ 0 1641 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[P_M_AXIS_TSTRB_WIDTH-1:0]wire~ 0 1642 (_array ~wire ((_range  106)))))
		(_sig (_int strb_out ~[P_M_AXIS_TSTRB_WIDTH-1:0]wire~ 0 1642 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int keep_out ~[P_M_AXIS_TSTRB_WIDTH-1:0]wire~ 0 1643 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int last_out ~wire 0 1644 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int id_out ~[C_AXIS_TID_WIDTH-1:0]wire~ 0 1645 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int dest_out ~[C_AXIS_TDEST_WIDTH-1:0]wire~ 0 1646 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int user_out ~[C_M_AXIS_TUSER_WIDTH-1:0]wire~ 0 1647 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[C_S_AXIS_TDATA_WIDTH-1:0]reg~ 0 1649 (_array ~reg ((_range  107)))))
		(_sig (_int r0_data ~[C_S_AXIS_TDATA_WIDTH-1:0]reg~ 0 1649 (_arch (_uni)))(_reg)(_flags1))
		(_type (_int ~[P_S_AXIS_TSTRB_WIDTH-1:0]reg~ 0 1650 (_array ~reg ((_range  108)))))
		(_sig (_int r0_strb ~[P_S_AXIS_TSTRB_WIDTH-1:0]reg~ 0 1650 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int r0_keep ~[P_S_AXIS_TSTRB_WIDTH-1:0]reg~ 0 1651 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int r0_last ~reg 0 1652 (_arch (_uni)))(_reg)(_flags1))
		(_type (_int ~[C_AXIS_TID_WIDTH-1:0]reg~ 0 1653 (_array ~reg ((_range  109)))))
		(_sig (_int r0_id ~[C_AXIS_TID_WIDTH-1:0]reg~ 0 1653 (_arch (_uni)))(_reg)(_flags1))
		(_type (_int ~[C_AXIS_TDEST_WIDTH-1:0]reg~ 0 1654 (_array ~reg ((_range  110)))))
		(_sig (_int r0_dest ~[C_AXIS_TDEST_WIDTH-1:0]reg~ 0 1654 (_arch (_uni)))(_reg)(_flags1))
		(_type (_int ~[C_S_AXIS_TUSER_WIDTH-1:0]reg~ 0 1655 (_array ~reg ((_range  111)))))
		(_sig (_int r0_user ~[C_S_AXIS_TUSER_WIDTH-1:0]reg~ 0 1655 (_arch (_uni)))(_reg)(_flags1))
		(_type (_int ~[C_RATIO-1:0]reg~ 0 1656 (_array ~reg ((_range  112)))))
		(_sig (_int r0_is_null_r ~[C_RATIO-1:0]reg~ 0 1656 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int r0_load ~wire 0 1658 (_arch (_uni)))(_net)(_flags2))
		(_type (_int ~[C_M_AXIS_TDATA_WIDTH-1:0]reg~ 0 1660 (_array ~reg ((_range  113)))))
		(_sig (_int r1_data ~[C_M_AXIS_TDATA_WIDTH-1:0]reg~ 0 1660 (_arch (_uni)))(_reg)(_flags1))
		(_type (_int ~[P_M_AXIS_TSTRB_WIDTH-1:0]reg~ 0 1661 (_array ~reg ((_range  114)))))
		(_sig (_int r1_strb ~[P_M_AXIS_TSTRB_WIDTH-1:0]reg~ 0 1661 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int r1_keep ~[P_M_AXIS_TSTRB_WIDTH-1:0]reg~ 0 1662 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int r1_last ~reg 0 1663 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int r1_id ~[C_AXIS_TID_WIDTH-1:0]reg~ 0 1664 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int r1_dest ~[C_AXIS_TDEST_WIDTH-1:0]reg~ 0 1665 (_arch (_uni)))(_reg)(_flags1))
		(_type (_int ~[C_M_AXIS_TUSER_WIDTH-1:0]reg~ 0 1666 (_array ~reg ((_range  115)))))
		(_sig (_int r1_user ~[C_M_AXIS_TUSER_WIDTH-1:0]reg~ 0 1666 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int r1_load ~wire 0 1668 (_arch (_uni)))(_net)(_flags2))
		(_type (_int ~[P_RATIO_WIDTH-1:0]reg~ 0 1670 (_array ~reg ((_range  116)))))
		(_sig (_int r0_out_sel_r ~[P_RATIO_WIDTH-1:0]reg~ 0 1670 (_arch (_uni)))(_reg)(_flags1))
		(_type (_int ~[P_RATIO_WIDTH-1:0]wire~ 0 1671 (_array ~wire ((_range  117)))))
		(_sig (_int r0_out_sel_ns ~[P_RATIO_WIDTH-1:0]wire~ 0 1671 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int sel_adv ~wire 0 1672 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int r0_out_sel_next_r ~[P_RATIO_WIDTH-1:0]reg~ 0 1673 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int r0_out_sel_next_ns ~[P_RATIO_WIDTH-1:0]wire~ 0 1674 (_arch (_uni)))(_net)(_flags2))
		(_sig (_int xfer_is_end ~reg 0 1675 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int next_xfer_is_end ~reg 0 1676 (_arch (_uni)))(_reg)(_flags1))
		(_subprogram
			(_int f_clogb2 25 1 99 (_arch (_func)(_trgt(23)(22))(_read(21)(23)(22))))
			(_int ^f_clogb2^^ 26 1 107 (_int (_func)))
			(_int ^f_clogb2^^^OUT 27 1 107 (_int (_func)))
			(_int f_gcd 28 1 111 (_arch (_func)(_trgt(26))(_read(24)(25))(_call(3))))
			(_int ^f_gcd^^ 29 1 126 (_int (_func)))
			(_int ^f_gcd^^^OUT 30 1 126 (_int (_func)))
			(_int f_lcm 31 1 129 (_arch (_func)(_trgt(29))(_read(27)(28))(_call(3))))
			(_int ^f_lcm^^ 32 1 136 (_int (_func)))
			(_int ^f_lcm^^^OUT 33 1 136 (_int (_func)))
			(_int f_get_tdata_indx 34 1 140 (_arch (_func)(_trgt(35))))
			(_int ^f_get_tdata_indx^^ 35 1 150 (_int (_func)))
			(_int ^f_get_tdata_indx^^^OUT 36 1 150 (_int (_func)))
			(_int f_get_tstrb_indx 37 1 154 (_arch (_func)(_trgt(42)(41))(_read(36)(37)(38)(39)(40)(40(_index 128))(42))(_call(9))))
			(_int ^f_get_tstrb_indx^^ 38 1 167 (_int (_func)))
			(_int ^f_get_tstrb_indx^^^OUT 39 1 167 (_int (_func)))
			(_int f_get_tkeep_indx 40 1 171 (_arch (_func)(_trgt(49)(48))(_read(43)(44)(45)(46)(47)(47(_index 129))(49))(_call(12))))
			(_int ^f_get_tkeep_indx^^ 41 1 183 (_int (_func)))
			(_int ^f_get_tkeep_indx^^^OUT 42 1 183 (_int (_func)))
			(_int f_get_tlast_indx 43 1 187 (_arch (_func)(_trgt(56)(55))(_read(50)(51)(52)(53)(54)(54(_index 130))(56))(_call(15))))
			(_int ^f_get_tlast_indx^^ 44 1 199 (_int (_func)))
			(_int ^f_get_tlast_indx^^^OUT 45 1 199 (_int (_func)))
			(_int f_get_tid_indx 46 1 203 (_arch (_func)(_trgt(63)(62))(_read(57)(58)(59)(60)(61)(61(_index 131))(63))(_call(18))))
			(_int ^f_get_tid_indx^^ 47 1 215 (_int (_func)))
			(_int ^f_get_tid_indx^^^OUT 48 1 215 (_int (_func)))
			(_int f_get_tdest_indx 49 1 219 (_arch (_func)(_trgt(70)(69))(_read(64)(65)(66)(67)(68)(68(_index 132))(70))(_call(21))))
			(_int ^f_get_tdest_indx^^ 50 1 231 (_int (_func)))
			(_int ^f_get_tdest_indx^^^OUT 51 1 231 (_int (_func)))
			(_int f_get_tuser_indx 52 1 235 (_arch (_func)(_trgt(77)(76))(_read(71)(72)(73)(74)(75)(75(_index 133))(77))(_call(24))))
			(_int ^f_get_tuser_indx^^ 53 1 247 (_int (_func)))
			(_int ^f_get_tuser_indx^^^OUT 54 1 247 (_int (_func)))
			(_int f_payload_width 55 1 251 (_arch (_func)(_trgt(84)(83))(_read(78)(79)(80)(81)(82)(82(_index 134))(84)(83))(_call(27))))
			(_int ^f_payload_width^^ 56 1 265 (_int (_func)))
			(_int ^f_payload_width^^^OUT 57 1 265 (_int (_func)))
			(_int t_check_tdata_width 58 1 267 (_arch (_proc)(_trgt(89))(_read(85)(88)(87)(86))(_mon(87)(86)(85))))
			(_int ^t_check_tdata_width^^ 59 1 300 (_int (_func)))
			(_int ^t_check_tdata_width^^^OUT 60 1 300 (_int (_func)))
			(_int t_check_tuser_width 61 1 300 (_arch (_proc)(_trgt(97)(96))(_read(92)(90)(97)(95)(94)(91)(93))(_mon(94)(91)(90)(93)(92))))
			(_int ^t_check_tuser_width^^ 62 0 1623 (_int (_func)))
			(_int ^t_check_tuser_width^^^OUT 63 0 1623 (_int (_func)))
			(_int \<\\f_clogb2 \ 64 1 99 (_int (_func)))

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@ASSIGN#1682_0@ (_arch 0 0 1682 (_prcs 0(_ass)(_simple)(_trgt(4))(_sens(98(0)))
			)))
			(@ASSIGN#1683_1@ (_arch 1 0 1683 (_prcs 1(_ass)(_simple)(_trgt(12))(_sens(98(1)))
			)))
			(@ALWAYS#1686,1793,1806,1817_2@ (_arch 2 0 1686 (_prcs 2(_trgt(98)(108)(109)(110)(111)(112)(113)(114)(115)(117)(118)(119)(120)(121)(122)(123))(_read(0)(1)(2)(98)(3)(13)(100(0))(131)(116)(5)(108)(6)(109)(7)(110)(8)(111)(9)(112)(10)(113)(11)(114)(99)(115)(124)(128)(117)(118)(119)(120)(121)(122)(123))
				(_need_init)
			)))
			(@ASSIGN#1775_3@ (_arch 3 0 1775 (_prcs 3(_ass)(_simple)(_trgt(14))(_sens(101(_range 118)))
			)))
			(@ASSIGN#1776_4@ (_arch 4 0 1776 (_prcs 4(_ass)(_simple)(_trgt(15))(_sens(102(_range 119)))
			)))
			(@ASSIGN#1777_5@ (_arch 5 0 1777 (_prcs 5(_ass)(_simple)(_trgt(16))(_sens(103(_range 120)))
			)))
			(@ASSIGN#1778_6@ (_arch 6 0 1778 (_prcs 6(_ass)(_simple)(_trgt(17))(_sens(104))
			)))
			(@ASSIGN#1779_7@ (_arch 7 0 1779 (_prcs 7(_ass)(_simple)(_trgt(18))(_sens(105(_range 121)))
			)))
			(@ASSIGN#1780_8@ (_arch 8 0 1780 (_prcs 8(_ass)(_simple)(_trgt(19))(_sens(106(_range 122)))
			)))
			(@ASSIGN#1781_9@ (_arch 9 0 1781 (_prcs 9(_ass)(_simple)(_trgt(20))(_sens(107(_range 123)))
			)))
			(@ASSIGN#1784_10@ (_arch 10 0 1784 (_prcs 10(_ass)(_simple)(_trgt(101))(_sens(117)(108(_range 124))(125))
			)))
			(@ASSIGN#1785_11@ (_arch 11 0 1785 (_prcs 11(_ass)(_simple)(_trgt(102))(_sens(118)(109(_range 125))(125))
			)))
			(@ASSIGN#1786_12@ (_arch 12 0 1786 (_prcs 12(_ass)(_simple)(_trgt(103))(_sens(119)(110(_range 126))(125))
			)))
			(@ASSIGN#1787_13@ (_arch 13 0 1787 (_prcs 13(_ass)(_simple)(_trgt(104))(_sens(98)(120)(111)(100(0)))
			)))
			(@ASSIGN#1788_14@ (_arch 14 0 1788 (_prcs 14(_ass)(_simple)(_trgt(105))(_sens(98)(121)(112))
			)))
			(@ASSIGN#1789_15@ (_arch 15 0 1789 (_prcs 15(_ass)(_simple)(_trgt(106))(_sens(98)(122)(113))
			)))
			(@ASSIGN#1790_16@ (_arch 16 0 1790 (_prcs 16(_ass)(_simple)(_trgt(107))(_sens(123)(114(_range 127))(125))
			)))
			(@ASSIGN#1815,1829_17@ (_arch 17 0 1815 (_prcs 19(_ass)(_simple)(_trgt(116)(124))(_sens(98))
			)))
			(@ALWAYS#1832_18@ (_arch 18 0 1832 (_prcs 22(_trgt(125))(_read(1)(2)(126))(_sens(0))(_dssslclk(0))(_edge 35)
			)))
			(@ASSIGN#1842_19@ (_arch 19 0 1842 (_prcs 23(_ass)(_simple)(_trgt(126))(_sens(130)(127)(98)(131)(128)(125))
			)))
			(@ASSIGN#1844_20@ (_arch 20 0 1844 (_prcs 24(_ass)(_simple)(_trgt(127))(_sens(13))
			)))
			(@ALWAYS#1848_21@ (_arch 21 0 1848 (_prcs 25(_trgt(128))(_read(1)(2)(129))(_sens(0))(_dssslclk(0))(_edge 35)
			)))
			(@ASSIGN#1858_22@ (_arch 22 0 1858 (_prcs 26(_ass)(_simple)(_trgt(129))(_sens(130)(127)(98)(131)(128))
			)))
			(@ALWAYS#1860_23@ (_arch 23 0 1860 (_prcs 27(_trgt(130))(_read)(_sens(100)(125))
				(_need_init)
			)))
			(@ALWAYS#1864_24@ (_arch 24 0 1864 (_prcs 28(_trgt(131))(_read)(_sens(100)(128))
				(_need_init)
			)))
			(@INTERNAL#0_65@ (_int 65 0 0 0 (_prcs 29 (_virtual))))
		)
	)
	
	
	(_scope
		(_unit f_clogb2 function 1 99)
		(_unit f_gcd function 1 111
			(_scope
				(_unit main begin 1 115)
			)
		)
		(_unit f_lcm function 1 129
			(_scope
				(_unit main begin 1 133)
			)
		)
		(_unit f_get_tdata_indx function 1 140
			(_scope
				(_unit main begin 1 147)
			)
		)
		(_unit f_get_tstrb_indx function 1 154
			(_scope
				(_unit main begin 1 161)
			)
		)
		(_unit f_get_tkeep_indx function 1 171
			(_scope
				(_unit main begin 1 178)
			)
		)
		(_unit f_get_tlast_indx function 1 187
			(_scope
				(_unit main begin 1 194)
			)
		)
		(_unit f_get_tid_indx function 1 203
			(_scope
				(_unit main begin 1 210)
			)
		)
		(_unit f_get_tdest_indx function 1 219
			(_scope
				(_unit main begin 1 226)
			)
		)
		(_unit f_get_tuser_indx function 1 235
			(_scope
				(_unit main begin 1 242)
			)
		)
		(_unit f_payload_width function 1 251
			(_scope
				(_unit main begin 1 258)
			)
		)
		(_unit t_check_tdata_width task 1 267
			(_scope
				(_unit t_check_tdata_width begin 1 278)
			)
		)
		(_unit t_check_tuser_width task 1 300
			(_scope
				(_unit t_check_tuser_width begin 1 313)
			)
		)
	)
	(_generate gen_tkeep_is_enabled 0 1759 (_vif  (_code 81))
	  (_generate gen_is_null 0 1760 (_vfor  (_code 82) (_code 83) (_code 84))
	    (_object
	    	(_type (_int ~vector~0 0 1757 (_array ~reg ((_uto i 0 i 0)))(_attribute signed)))
	    	(_gen (_int i ~vector~0 0 1757  \0\ (_ent -1 (_cnst \0\)))(_cnst))
	    	(_subprogram

	    	)
	    	(_prcs
	    		(@ASSIGN#1762_69@ (_arch 69 0 1762 (_prcs 0(_ass)(_simple)(_trgt(99(_index 74)))(_sens(7(_range 75)))
	    		)))
	    		(@ASSIGN#1764_70@ (_arch 70 0 1764 (_prcs 1(_ass)(_simple)(_trgt(100(_index 76)))(_sens(115(_range 77)))
	    		)))
	    		(@INTERNAL#0_71@ (_int 71 0 0 0 (_prcs 2 (_virtual))))
	    	)
	    )
	
	
	    (_defparam
	    )
	  )
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#1766_66@ (_arch 66 0 1766 (_prcs 0(_ass)(_simple)(_trgt(99(_index 78)))(_sens(7(_range 79)))
	  		)))
	  		(@ASSIGN#1767_67@ (_arch 67 0 1767 (_prcs 1(_ass)(_simple)(_trgt(100(_index 80)))
	  		)))
	  		(@INTERNAL#0_68@ (_int 68 0 0 0 (_prcs 2 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )

	  	(_scope
	  	)
	  	)
	(_generate gen_tkeep_is_disabled 0 1769 (_vif  (_code 85))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#1770,1771_72@ (_arch 72 0 1770 (_prcs 0(_ass)(_simple)(_trgt(99)(100))
	  		)))
	  		(@INTERNAL#0_73@ (_int 73 0 0 0 (_prcs 2 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_model . axi_vdma_v6_3_8_axis_dwidth_converter_v1_0_axisc_downsizer 145 -1)

)
V 000105 55 34292         1580965290603 axi_vdma_v6_3_8_axis_dwidth_converter_v1_0_axis_dwidth_converter
(_unit VERILOG 6.3579.6.768 (axi_vdma_v6_3_8_axis_dwidth_converter_v1_0_axis_dwidth_converter 0 1938(axi_vdma_v6_3_8_axis_dwidth_converter_v1_0_axis_dwidth_converter 0 1938))
	(_version vde)
	(_time 1580965290206 2020.02.05 23:01:30)
	(_source (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_vdma_v6_3/hdl/axi_vdma_v6_3_rfs.v\ VERILOG (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_vdma_v6_3/hdl/axi_vdma_v6_3_8.vh\ VERILOG i (\./../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xilinx/axi_vdma_v6_3/hdl/axi_vdma_v6_3_rfs.v\ VERILOG))))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 69))
	(_code 5c0b545e070b01490a590b5d4806595a5d590a5b5a5f5a)
	(_ent
		(_time 1580965290206)
	)
	(_timescale 1ps 1ps)
	(_parameters         accs         init_sub )
	(_attribute nb_assign )
	(_default_nettype none )
	(_object
		(_type (_int ~vector~0 0 1943 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int C_FAMILY ~vector~0 0 1943 \"virtex7"\ (_ent -1 (_string \V"virtex7"\))))
		(_type (_int ~vector~1 0 1944 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int C_S_AXIS_TDATA_WIDTH ~vector~1 0 1944 \32\ (_ent -1 (_cnst \32\))))
		(_type (_int ~vector~2 0 1945 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int C_M_AXIS_TDATA_WIDTH ~vector~2 0 1945 \32\ (_ent -1 (_cnst \32\))))
		(_type (_int ~vector~3 0 1946 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int C_AXIS_TID_WIDTH ~vector~3 0 1946 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~4 0 1947 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int C_AXIS_TDEST_WIDTH ~vector~4 0 1947 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~5 0 1949 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int C_S_AXIS_TUSER_WIDTH ~vector~5 0 1949 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~6 0 1950 (_array ~reg ((_dto i 31 i 0)))(_attribute signed)))
		(_gen (_int C_M_AXIS_TUSER_WIDTH ~vector~6 0 1950 \1\ (_ent -1 (_cnst \1\))))
		(_type (_int ~vector~7 0 1962 (_array ~reg ((_dto i 31 i 0)))))
		(_gen (_int C_AXIS_SIGNAL_SET ~vector~7 0 1962 \32'hFF\ (_ent -1 (_cnst \32'hFF\))))
		(_type (_int ~vector~8 1 73 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int G_INDX_SS_TREADY ~vector~8 1 73 \0\ (_ent -1 (_cnst \0\)))(_cnst l))
		(_type (_int ~vector~9 1 74 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int G_INDX_SS_TDATA ~vector~9 1 74 \1\ (_ent -1 (_cnst \1\)))(_cnst l))
		(_type (_int ~vector~10 1 75 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int G_INDX_SS_TSTRB ~vector~10 1 75 \2\ (_ent -1 (_cnst \2\)))(_cnst l))
		(_type (_int ~vector~11 1 76 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int G_INDX_SS_TKEEP ~vector~11 1 76 \3\ (_ent -1 (_cnst \3\)))(_cnst l))
		(_type (_int ~vector~12 1 77 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int G_INDX_SS_TLAST ~vector~12 1 77 \4\ (_ent -1 (_cnst \4\)))(_cnst l))
		(_type (_int ~vector~13 1 78 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int G_INDX_SS_TID ~vector~13 1 78 \5\ (_ent -1 (_cnst \5\)))(_cnst l))
		(_type (_int ~vector~14 1 79 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int G_INDX_SS_TDEST ~vector~14 1 79 \6\ (_ent -1 (_cnst \6\)))(_cnst l))
		(_type (_int ~vector~15 1 80 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int G_INDX_SS_TUSER ~vector~15 1 80 \7\ (_ent -1 (_cnst \7\)))(_cnst l))
		(_type (_int ~vector~16 1 81 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int G_MASK_SS_TREADY ~vector~16 1 81 \32'h1<<G_INDX_SS_TREADY\ (_ent -1 (_code 73)))(_cnst l))
		(_type (_int ~vector~17 1 82 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int G_MASK_SS_TDATA ~vector~17 1 82 \32'h1<<G_INDX_SS_TDATA\ (_ent -1 (_code 74)))(_cnst l))
		(_type (_int ~vector~18 1 83 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int G_MASK_SS_TSTRB ~vector~18 1 83 \32'h1<<G_INDX_SS_TSTRB\ (_ent -1 (_code 75)))(_cnst l))
		(_type (_int ~vector~19 1 84 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int G_MASK_SS_TKEEP ~vector~19 1 84 \32'h1<<G_INDX_SS_TKEEP\ (_ent -1 (_code 76)))(_cnst l))
		(_type (_int ~vector~20 1 85 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int G_MASK_SS_TLAST ~vector~20 1 85 \32'h1<<G_INDX_SS_TLAST\ (_ent -1 (_code 77)))(_cnst l))
		(_type (_int ~vector~21 1 86 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int G_MASK_SS_TID ~vector~21 1 86 \32'h1<<G_INDX_SS_TID\ (_ent -1 (_code 78)))(_cnst l))
		(_type (_int ~vector~22 1 87 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int G_MASK_SS_TDEST ~vector~22 1 87 \32'h1<<G_INDX_SS_TDEST\ (_ent -1 (_code 79)))(_cnst l))
		(_type (_int ~vector~23 1 88 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int G_MASK_SS_TUSER ~vector~23 1 88 \32'h1<<G_INDX_SS_TUSER\ (_ent -1 (_code 80)))(_cnst l))
		(_type (_int ~vector~24 1 91 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int G_TASK_SEVERITY_ERROR ~vector~24 1 91 \2\ (_ent -1 (_cnst \2\)))(_cnst l))
		(_type (_int ~vector~25 1 92 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int G_TASK_SEVERITY_WARNING ~vector~25 1 92 \1\ (_ent -1 (_cnst \1\)))(_cnst l))
		(_type (_int ~vector~26 1 93 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int G_TASK_SEVERITY_INFO ~vector~26 1 93 \0\ (_ent -1 (_cnst \0\)))(_cnst l))
		(_type (_int ~vector~27 0 2006 (_array ~reg ((_dto i 31 i 0)))))
		(_gen (_int P_SS_TKEEP_REQUIRED ~vector~27 0 2006 \C_AXIS_SIGNAL_SET&(G_MASK_SS_TID|G_MASK_SS_TDEST|G_MASK_SS_TLAST)?G_MASK_SS_TKEEP:32'h00000000\ (_ent -1 (_code 81)))(_cnst l))
		(_type (_int ~vector~28 0 2008 (_array ~reg ((_dto i 31 i 0)))))
		(_gen (_int P_AXIS_SIGNAL_SET ~vector~28 0 2008 \C_AXIS_SIGNAL_SET|G_MASK_SS_TREADY|G_MASK_SS_TDATA|P_SS_TKEEP_REQUIRED\ (_ent -1 (_code 82)))(_cnst l))
		(_type (_int ~integer~S 0 0 (_array ~reg ((_dto i 31 i 0)))(_attribute signed integer)))
		(_type (_int ~vector~29 0 2009 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int P_S_RATIO ~vector~29 0 2009 \f_lcm(C_S_AXIS_TDATA_WIDTH,C_M_AXIS_TDATA_WIDTH)/C_S_AXIS_TDATA_WIDTH\ (_ent -1 (_code 83)))(_cnst l))
		(_type (_int ~vector~30 0 2010 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int P_M_RATIO ~vector~30 0 2010 \f_lcm(C_S_AXIS_TDATA_WIDTH,C_M_AXIS_TDATA_WIDTH)/C_M_AXIS_TDATA_WIDTH\ (_ent -1 (_code 84)))(_cnst l))
		(_type (_int ~vector~31 0 2011 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int P_D2_TDATA_WIDTH ~vector~31 0 2011 \C_S_AXIS_TDATA_WIDTH*P_S_RATIO\ (_ent -1 (_code 85)))(_cnst l))
		(_type (_int ~vector~32 0 2014 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int P_D1_TUSER_WIDTH ~vector~32 0 2014 \C_AXIS_SIGNAL_SET[G_INDX_SS_TUSER]?C_S_AXIS_TUSER_WIDTH:C_S_AXIS_TDATA_WIDTH/8\ (_ent -1 (_code 86)))(_cnst l))
		(_type (_int ~vector~33 0 2015 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int P_D2_TUSER_WIDTH ~vector~33 0 2015 \P_D1_TUSER_WIDTH*P_S_RATIO\ (_ent -1 (_code 87)))(_cnst l))
		(_type (_int ~vector~34 0 2016 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int P_D3_TUSER_WIDTH ~vector~34 0 2016 \P_D2_TUSER_WIDTH/P_M_RATIO\ (_ent -1 (_code 88)))(_cnst l))
		(_type (_int ~vector~35 0 2018 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int P_D1_REG_CONFIG ~vector~35 0 2018 \0\ (_ent -1 (_cnst \0\)))(_cnst l))
		(_type (_int ~vector~36 0 2019 (_array ~reg ((_uto i 0 i 0)))))
		(_gen (_int P_D3_REG_CONFIG ~vector~36 0 2019 \0\ (_ent -1 (_cnst \0\)))(_cnst l))
		(_port (_int ACLK ~wire 0 1968 (_arch (_in))(_event))(_net scalared)(_nonbaction)(_nodynamic)(_nodynauto)(_noforceassign))
		(_port (_int ARESETN ~wire 0 1969 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int ACLKEN ~wire 0 1970 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int S_AXIS_TVALID ~wire 0 1973 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int S_AXIS_TREADY ~wire 0 1974 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[C_S_AXIS_TDATA_WIDTH-1:0]wire~ 0 1975 (_array ~wire ((_range  89)))))
		(_port (_int S_AXIS_TDATA ~[C_S_AXIS_TDATA_WIDTH-1:0]wire~ 0 1975 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[C_S_AXIS_TDATA_WIDTH/8-1:0]wire~ 0 1976 (_array ~wire ((_range  90)))))
		(_port (_int S_AXIS_TSTRB ~[C_S_AXIS_TDATA_WIDTH/8-1:0]wire~ 0 1976 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int S_AXIS_TKEEP ~[C_S_AXIS_TDATA_WIDTH/8-1:0]wire~ 0 1977 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int S_AXIS_TLAST ~wire 0 1978 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[C_AXIS_TID_WIDTH-1:0]wire~ 0 1979 (_array ~wire ((_range  91)))))
		(_port (_int S_AXIS_TID ~[C_AXIS_TID_WIDTH-1:0]wire~ 0 1979 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[C_AXIS_TDEST_WIDTH-1:0]wire~ 0 1980 (_array ~wire ((_range  92)))))
		(_port (_int S_AXIS_TDEST ~[C_AXIS_TDEST_WIDTH-1:0]wire~ 0 1980 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[C_S_AXIS_TUSER_WIDTH-1:0]wire~ 0 1981 (_array ~wire ((_range  93)))))
		(_port (_int S_AXIS_TUSER ~[C_S_AXIS_TUSER_WIDTH-1:0]wire~ 0 1981 (_arch (_in)))(_net scalared)(_flags1))
		(_port (_int M_AXIS_TVALID ~wire 0 1984 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int M_AXIS_TREADY ~wire 0 1985 (_arch (_in)))(_net scalared)(_flags1))
		(_type (_int ~[C_M_AXIS_TDATA_WIDTH-1:0]wire~ 0 1986 (_array ~wire ((_range  94)))))
		(_port (_int M_AXIS_TDATA ~[C_M_AXIS_TDATA_WIDTH-1:0]wire~ 0 1986 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[C_M_AXIS_TDATA_WIDTH/8-1:0]wire~ 0 1987 (_array ~wire ((_range  95)))))
		(_port (_int M_AXIS_TSTRB ~[C_M_AXIS_TDATA_WIDTH/8-1:0]wire~ 0 1987 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int M_AXIS_TKEEP ~[C_M_AXIS_TDATA_WIDTH/8-1:0]wire~ 0 1988 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int M_AXIS_TLAST ~wire 0 1989 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int M_AXIS_TID ~[C_AXIS_TID_WIDTH-1:0]wire~ 0 1990 (_arch (_out)))(_net scalared)(_flags1))
		(_port (_int M_AXIS_TDEST ~[C_AXIS_TDEST_WIDTH-1:0]wire~ 0 1991 (_arch (_out)))(_net scalared)(_flags1))
		(_type (_int ~[C_M_AXIS_TUSER_WIDTH-1:0]wire~ 0 1992 (_array ~wire ((_range  96)))))
		(_port (_int M_AXIS_TUSER ~[C_M_AXIS_TUSER_WIDTH-1:0]wire~ 0 1992 (_arch (_out)))(_net scalared)(_flags2))
		(_sig (_int f_clogb2.size ~integer~S 1 99 (_subprogram f_clogb2 (_in)))(_reg integer)(_flags2))
		(_sig (_int f_clogb2.f_clogb2 ~integer~S 1 99 (_subprogram f_clogb2 (_out)))(_reg integer)(_flags2))
		(_sig (_int f_clogb2.s ~integer~S 1 100 (_subprogram f_clogb2 (_uni)))(_reg integer)(_flags2))
		(_sig (_int f_gcd.a ~integer~S 1 112 (_subprogram f_gcd (_in)))(_reg integer)(_flags2))
		(_sig (_int f_gcd.b ~integer~S 1 113 (_subprogram f_gcd (_in)))(_reg integer)(_flags2))
		(_sig (_int f_gcd.f_gcd ~integer~S 1 111 (_subprogram f_gcd (_out)))(_reg integer)(_flags2))
		(_sig (_int f_lcm.a ~integer~S 1 130 (_subprogram f_lcm (_in)))(_reg integer)(_flags2))
		(_sig (_int f_lcm.b ~integer~S 1 131 (_subprogram f_lcm (_in)))(_reg integer)(_flags2))
		(_sig (_int f_lcm.f_lcm ~integer~S 1 129 (_subprogram f_lcm (_out)))(_reg integer)(_flags2))
		(_sig (_int f_get_tdata_indx.DAW ~integer~S 1 141 (_subprogram f_get_tdata_indx (_in)))(_reg integer)(_flags2))
		(_sig (_int f_get_tdata_indx.IDW ~integer~S 1 142 (_subprogram f_get_tdata_indx (_in)))(_reg integer)(_flags2))
		(_sig (_int f_get_tdata_indx.DEW ~integer~S 1 143 (_subprogram f_get_tdata_indx (_in)))(_reg integer)(_flags2))
		(_sig (_int f_get_tdata_indx.USW ~integer~S 1 144 (_subprogram f_get_tdata_indx (_in)))(_reg integer)(_flags2))
		(_type (_int ~[31:0]reg~ 1 145 (_array ~reg ((_dto i 31 i 0)))))
		(_sig (_int f_get_tdata_indx.SST ~[31:0]reg~ 1 145 (_subprogram f_get_tdata_indx (_in)))(_reg)(_flags2))
		(_sig (_int f_get_tdata_indx.f_get_tdata_indx ~integer~S 1 140 (_subprogram f_get_tdata_indx (_out)))(_reg integer)(_flags2))
		(_sig (_int f_get_tstrb_indx.DAW ~integer~S 1 155 (_subprogram f_get_tstrb_indx (_in)))(_reg integer)(_flags2))
		(_sig (_int f_get_tstrb_indx.IDW ~integer~S 1 156 (_subprogram f_get_tstrb_indx (_in)))(_reg integer)(_flags2))
		(_sig (_int f_get_tstrb_indx.DEW ~integer~S 1 157 (_subprogram f_get_tstrb_indx (_in)))(_reg integer)(_flags2))
		(_sig (_int f_get_tstrb_indx.USW ~integer~S 1 158 (_subprogram f_get_tstrb_indx (_in)))(_reg integer)(_flags2))
		(_sig (_int f_get_tstrb_indx.SST ~[31:0]reg~ 1 159 (_subprogram f_get_tstrb_indx (_in)))(_reg)(_flags2))
		(_sig (_int f_get_tstrb_indx.f_get_tstrb_indx ~integer~S 1 154 (_subprogram f_get_tstrb_indx (_out)))(_reg integer)(_flags2))
		(_sig (_int f_get_tstrb_indx.main.cur_indx ~integer~S 1 162 (_subprogram f_get_tstrb_indx (_uni)))(_reg integer)(_flags2))
		(_sig (_int f_get_tkeep_indx.DAW ~integer~S 1 172 (_subprogram f_get_tkeep_indx (_in)))(_reg integer)(_flags2))
		(_sig (_int f_get_tkeep_indx.IDW ~integer~S 1 173 (_subprogram f_get_tkeep_indx (_in)))(_reg integer)(_flags2))
		(_sig (_int f_get_tkeep_indx.DEW ~integer~S 1 174 (_subprogram f_get_tkeep_indx (_in)))(_reg integer)(_flags2))
		(_sig (_int f_get_tkeep_indx.USW ~integer~S 1 175 (_subprogram f_get_tkeep_indx (_in)))(_reg integer)(_flags2))
		(_sig (_int f_get_tkeep_indx.SST ~[31:0]reg~ 1 176 (_subprogram f_get_tkeep_indx (_in)))(_reg)(_flags2))
		(_sig (_int f_get_tkeep_indx.f_get_tkeep_indx ~integer~S 1 171 (_subprogram f_get_tkeep_indx (_out)))(_reg integer)(_flags2))
		(_sig (_int f_get_tkeep_indx.main.cur_indx ~integer~S 1 179 (_subprogram f_get_tkeep_indx (_uni)))(_reg integer)(_flags2))
		(_sig (_int f_get_tlast_indx.DAW ~integer~S 1 188 (_subprogram f_get_tlast_indx (_in)))(_reg integer)(_flags2))
		(_sig (_int f_get_tlast_indx.IDW ~integer~S 1 189 (_subprogram f_get_tlast_indx (_in)))(_reg integer)(_flags2))
		(_sig (_int f_get_tlast_indx.DEW ~integer~S 1 190 (_subprogram f_get_tlast_indx (_in)))(_reg integer)(_flags2))
		(_sig (_int f_get_tlast_indx.USW ~integer~S 1 191 (_subprogram f_get_tlast_indx (_in)))(_reg integer)(_flags2))
		(_sig (_int f_get_tlast_indx.SST ~[31:0]reg~ 1 192 (_subprogram f_get_tlast_indx (_in)))(_reg)(_flags2))
		(_sig (_int f_get_tlast_indx.f_get_tlast_indx ~integer~S 1 187 (_subprogram f_get_tlast_indx (_out)))(_reg integer)(_flags2))
		(_sig (_int f_get_tlast_indx.main.cur_indx ~integer~S 1 195 (_subprogram f_get_tlast_indx (_uni)))(_reg integer)(_flags2))
		(_sig (_int f_get_tid_indx.DAW ~integer~S 1 204 (_subprogram f_get_tid_indx (_in)))(_reg integer)(_flags2))
		(_sig (_int f_get_tid_indx.IDW ~integer~S 1 205 (_subprogram f_get_tid_indx (_in)))(_reg integer)(_flags2))
		(_sig (_int f_get_tid_indx.DEW ~integer~S 1 206 (_subprogram f_get_tid_indx (_in)))(_reg integer)(_flags2))
		(_sig (_int f_get_tid_indx.USW ~integer~S 1 207 (_subprogram f_get_tid_indx (_in)))(_reg integer)(_flags2))
		(_sig (_int f_get_tid_indx.SST ~[31:0]reg~ 1 208 (_subprogram f_get_tid_indx (_in)))(_reg)(_flags2))
		(_sig (_int f_get_tid_indx.f_get_tid_indx ~integer~S 1 203 (_subprogram f_get_tid_indx (_out)))(_reg integer)(_flags2))
		(_sig (_int f_get_tid_indx.main.cur_indx ~integer~S 1 211 (_subprogram f_get_tid_indx (_uni)))(_reg integer)(_flags2))
		(_sig (_int f_get_tdest_indx.DAW ~integer~S 1 220 (_subprogram f_get_tdest_indx (_in)))(_reg integer)(_flags2))
		(_sig (_int f_get_tdest_indx.IDW ~integer~S 1 221 (_subprogram f_get_tdest_indx (_in)))(_reg integer)(_flags2))
		(_sig (_int f_get_tdest_indx.DEW ~integer~S 1 222 (_subprogram f_get_tdest_indx (_in)))(_reg integer)(_flags2))
		(_sig (_int f_get_tdest_indx.USW ~integer~S 1 223 (_subprogram f_get_tdest_indx (_in)))(_reg integer)(_flags2))
		(_sig (_int f_get_tdest_indx.SST ~[31:0]reg~ 1 224 (_subprogram f_get_tdest_indx (_in)))(_reg)(_flags2))
		(_sig (_int f_get_tdest_indx.f_get_tdest_indx ~integer~S 1 219 (_subprogram f_get_tdest_indx (_out)))(_reg integer)(_flags2))
		(_sig (_int f_get_tdest_indx.main.cur_indx ~integer~S 1 227 (_subprogram f_get_tdest_indx (_uni)))(_reg integer)(_flags2))
		(_sig (_int f_get_tuser_indx.DAW ~integer~S 1 236 (_subprogram f_get_tuser_indx (_in)))(_reg integer)(_flags2))
		(_sig (_int f_get_tuser_indx.IDW ~integer~S 1 237 (_subprogram f_get_tuser_indx (_in)))(_reg integer)(_flags2))
		(_sig (_int f_get_tuser_indx.DEW ~integer~S 1 238 (_subprogram f_get_tuser_indx (_in)))(_reg integer)(_flags2))
		(_sig (_int f_get_tuser_indx.USW ~integer~S 1 239 (_subprogram f_get_tuser_indx (_in)))(_reg integer)(_flags2))
		(_sig (_int f_get_tuser_indx.SST ~[31:0]reg~ 1 240 (_subprogram f_get_tuser_indx (_in)))(_reg)(_flags2))
		(_sig (_int f_get_tuser_indx.f_get_tuser_indx ~integer~S 1 235 (_subprogram f_get_tuser_indx (_out)))(_reg integer)(_flags2))
		(_sig (_int f_get_tuser_indx.main.cur_indx ~integer~S 1 243 (_subprogram f_get_tuser_indx (_uni)))(_reg integer)(_flags2))
		(_sig (_int f_payload_width.DAW ~integer~S 1 252 (_subprogram f_payload_width (_in)))(_reg integer)(_flags2))
		(_sig (_int f_payload_width.IDW ~integer~S 1 253 (_subprogram f_payload_width (_in)))(_reg integer)(_flags2))
		(_sig (_int f_payload_width.DEW ~integer~S 1 254 (_subprogram f_payload_width (_in)))(_reg integer)(_flags2))
		(_sig (_int f_payload_width.USW ~integer~S 1 255 (_subprogram f_payload_width (_in)))(_reg integer)(_flags2))
		(_sig (_int f_payload_width.SST ~[31:0]reg~ 1 256 (_subprogram f_payload_width (_in)))(_reg)(_flags2))
		(_sig (_int f_payload_width.f_payload_width ~integer~S 1 251 (_subprogram f_payload_width (_out)))(_reg integer)(_flags2))
		(_sig (_int f_payload_width.main.cur_indx ~integer~S 1 259 (_subprogram f_payload_width (_uni)))(_reg integer)(_flags2))
		(_sig (_int t_check_tdata_width.data_width ~integer~S 1 268 (_subprogram t_check_tdata_width (_in)))(_reg integer)(_flags2))
		(_type (_int ~[639:0]reg~ 1 269 (_array ~reg ((_dto i 639 i 0)))))
		(_sig (_int t_check_tdata_width.var_name ~[639:0]reg~ 1 269 (_subprogram t_check_tdata_width (_in)))(_reg)(_flags2))
		(_sig (_int t_check_tdata_width.inst_name ~[639:0]reg~ 1 270 (_subprogram t_check_tdata_width (_in)))(_reg)(_flags2))
		(_sig (_int t_check_tdata_width.severity ~integer~S 1 271 (_subprogram t_check_tdata_width (_in)))(_reg integer)(_flags2))
		(_sig (_int t_check_tdata_width.ret_val ~integer~S 1 272 (_subprogram t_check_tdata_width (_out)))(_reg integer)(_flags2))
		(_sig (_int t_check_tuser_width.tuser_width ~integer~S 1 301 (_subprogram t_check_tuser_width (_in)))(_reg integer)(_flags2))
		(_sig (_int t_check_tuser_width.tuser_name ~[639:0]reg~ 1 302 (_subprogram t_check_tuser_width (_in)))(_reg)(_flags2))
		(_sig (_int t_check_tuser_width.tdata_width ~integer~S 1 303 (_subprogram t_check_tuser_width (_in)))(_reg integer)(_flags2))
		(_sig (_int t_check_tuser_width.tdata_name ~[639:0]reg~ 1 304 (_subprogram t_check_tuser_width (_in)))(_reg)(_flags2))
		(_sig (_int t_check_tuser_width.inst_name ~[639:0]reg~ 1 305 (_subprogram t_check_tuser_width (_in)))(_reg)(_flags2))
		(_sig (_int t_check_tuser_width.severity ~integer~S 1 306 (_subprogram t_check_tuser_width (_in)))(_reg integer)(_flags2))
		(_sig (_int t_check_tuser_width.ret_val ~integer~S 1 307 (_subprogram t_check_tuser_width (_out)))(_reg integer)(_flags2))
		(_sig (_int t_check_tuser_width.t_check_tuser_width.tdata_bytes ~integer~S 1 314 (_subprogram t_check_tuser_width (_uni)))(_reg integer)(_flags2))
		(_sig (_int retval ~integer~S 0 2025 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int retval_all ~integer~S 0 2026 (_arch (_uni)))(_reg integer)(_flags2))
		(_sig (_int areset_r ~reg 0 2051 (_arch (_uni)))(_reg)(_flags1))
		(_sig (_int tready_in ~wire 0 2054 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int tdata_in ~[C_S_AXIS_TDATA_WIDTH-1:0]wire~ 0 2055 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int tkeep_in ~[C_S_AXIS_TDATA_WIDTH/8-1:0]wire~ 0 2056 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[P_D1_TUSER_WIDTH-1:0]wire~ 0 2057 (_array ~wire ((_range  97)))))
		(_sig (_int tuser_in ~[P_D1_TUSER_WIDTH-1:0]wire~ 0 2057 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int d1_valid ~wire 0 2060 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int d1_ready ~wire 0 2061 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int d1_data ~[C_S_AXIS_TDATA_WIDTH-1:0]wire~ 0 2062 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int d1_strb ~[C_S_AXIS_TDATA_WIDTH/8-1:0]wire~ 0 2063 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int d1_keep ~[C_S_AXIS_TDATA_WIDTH/8-1:0]wire~ 0 2064 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int d1_last ~wire 0 2065 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int d1_id ~[C_AXIS_TID_WIDTH-1:0]wire~ 0 2066 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int d1_dest ~[C_AXIS_TDEST_WIDTH-1:0]wire~ 0 2067 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int d1_user ~[P_D1_TUSER_WIDTH-1:0]wire~ 0 2068 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int d2_valid ~wire 0 2071 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int d2_ready ~wire 0 2072 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[P_D2_TDATA_WIDTH-1:0]wire~ 0 2073 (_array ~wire ((_range  98)))))
		(_sig (_int d2_data ~[P_D2_TDATA_WIDTH-1:0]wire~ 0 2073 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[P_D2_TDATA_WIDTH/8-1:0]wire~ 0 2074 (_array ~wire ((_range  99)))))
		(_sig (_int d2_strb ~[P_D2_TDATA_WIDTH/8-1:0]wire~ 0 2074 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int d2_keep ~[P_D2_TDATA_WIDTH/8-1:0]wire~ 0 2075 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int d2_last ~wire 0 2076 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int d2_id ~[C_AXIS_TID_WIDTH-1:0]wire~ 0 2077 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int d2_dest ~[C_AXIS_TDEST_WIDTH-1:0]wire~ 0 2078 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[P_D2_TUSER_WIDTH-1:0]wire~ 0 2079 (_array ~wire ((_range  100)))))
		(_sig (_int d2_user ~[P_D2_TUSER_WIDTH-1:0]wire~ 0 2079 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int d3_valid ~wire 0 2082 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int d3_ready ~wire 0 2083 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int d3_data ~[C_M_AXIS_TDATA_WIDTH-1:0]wire~ 0 2084 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int d3_strb ~[C_M_AXIS_TDATA_WIDTH/8-1:0]wire~ 0 2085 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int d3_keep ~[C_M_AXIS_TDATA_WIDTH/8-1:0]wire~ 0 2086 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int d3_last ~wire 0 2087 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int d3_id ~[C_AXIS_TID_WIDTH-1:0]wire~ 0 2088 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int d3_dest ~[C_AXIS_TDEST_WIDTH-1:0]wire~ 0 2089 (_arch (_uni)))(_net)(_flags1))
		(_type (_int ~[P_D3_TUSER_WIDTH-1:0]wire~ 0 2090 (_array ~wire ((_range  101)))))
		(_sig (_int d3_user ~[P_D3_TUSER_WIDTH-1:0]wire~ 0 2090 (_arch (_uni)))(_net)(_flags1))
		(_sig (_int m_axis_tuser_out ~[P_D3_TUSER_WIDTH-1:0]wire~ 0 2091 (_arch (_uni)))(_net)(_flags1))
		(_subprogram
			(_int f_clogb2 7 1 99 (_arch (_func)(_trgt(23)(22))(_read(21)(23)(22))))
			(_int ^f_clogb2^^ 8 1 107 (_int (_func)))
			(_int ^f_clogb2^^^OUT 9 1 107 (_int (_func)))
			(_int f_gcd 10 1 111 (_arch (_func)(_trgt(26))(_read(24)(25))(_call(3))))
			(_int ^f_gcd^^ 11 1 126 (_int (_func)))
			(_int ^f_gcd^^^OUT 12 1 126 (_int (_func)))
			(_int f_lcm 13 1 129 (_arch (_func)(_trgt(29))(_read(27)(28))(_call(3))))
			(_int ^f_lcm^^ 14 1 136 (_int (_func)))
			(_int ^f_lcm^^^OUT 15 1 136 (_int (_func)))
			(_int f_get_tdata_indx 16 1 140 (_arch (_func)(_trgt(35))))
			(_int ^f_get_tdata_indx^^ 17 1 150 (_int (_func)))
			(_int ^f_get_tdata_indx^^^OUT 18 1 150 (_int (_func)))
			(_int f_get_tstrb_indx 19 1 154 (_arch (_func)(_trgt(42)(41))(_read(36)(37)(38)(39)(40)(40(_index 103))(42))(_call(9))))
			(_int ^f_get_tstrb_indx^^ 20 1 167 (_int (_func)))
			(_int ^f_get_tstrb_indx^^^OUT 21 1 167 (_int (_func)))
			(_int f_get_tkeep_indx 22 1 171 (_arch (_func)(_trgt(49)(48))(_read(43)(44)(45)(46)(47)(47(_index 104))(49))(_call(12))))
			(_int ^f_get_tkeep_indx^^ 23 1 183 (_int (_func)))
			(_int ^f_get_tkeep_indx^^^OUT 24 1 183 (_int (_func)))
			(_int f_get_tlast_indx 25 1 187 (_arch (_func)(_trgt(56)(55))(_read(50)(51)(52)(53)(54)(54(_index 105))(56))(_call(15))))
			(_int ^f_get_tlast_indx^^ 26 1 199 (_int (_func)))
			(_int ^f_get_tlast_indx^^^OUT 27 1 199 (_int (_func)))
			(_int f_get_tid_indx 28 1 203 (_arch (_func)(_trgt(63)(62))(_read(57)(58)(59)(60)(61)(61(_index 106))(63))(_call(18))))
			(_int ^f_get_tid_indx^^ 29 1 215 (_int (_func)))
			(_int ^f_get_tid_indx^^^OUT 30 1 215 (_int (_func)))
			(_int f_get_tdest_indx 31 1 219 (_arch (_func)(_trgt(70)(69))(_read(64)(65)(66)(67)(68)(68(_index 107))(70))(_call(21))))
			(_int ^f_get_tdest_indx^^ 32 1 231 (_int (_func)))
			(_int ^f_get_tdest_indx^^^OUT 33 1 231 (_int (_func)))
			(_int f_get_tuser_indx 34 1 235 (_arch (_func)(_trgt(77)(76))(_read(71)(72)(73)(74)(75)(75(_index 108))(77))(_call(24))))
			(_int ^f_get_tuser_indx^^ 35 1 247 (_int (_func)))
			(_int ^f_get_tuser_indx^^^OUT 36 1 247 (_int (_func)))
			(_int f_payload_width 37 1 251 (_arch (_func)(_trgt(84)(83))(_read(78)(79)(80)(81)(82)(82(_index 109))(84)(83))(_call(27))))
			(_int ^f_payload_width^^ 38 1 265 (_int (_func)))
			(_int ^f_payload_width^^^OUT 39 1 265 (_int (_func)))
			(_int t_check_tdata_width 40 1 267 (_arch (_proc)(_trgt(89))(_read(85)(88)(87)(86))(_mon(87)(86)(85))))
			(_int ^t_check_tdata_width^^ 41 1 300 (_int (_func)))
			(_int ^t_check_tdata_width^^^OUT 42 1 300 (_int (_func)))
			(_int t_check_tuser_width 43 1 300 (_arch (_proc)(_trgt(97)(96))(_read(92)(90)(97)(95)(94)(91)(93))(_mon(94)(91)(90)(93)(92))))
			(_int ^t_check_tuser_width^^ 44 0 2005 (_int (_func)))
			(_int ^t_check_tuser_width^^^OUT 45 0 2005 (_int (_func)))
			(_int \<\\f_lcm \ 46 1 129 (_int (_func)))
			(_int \<\\f_gcd \ 47 1 111 (_int (_func)))

		)
		(_type (_ext ~wire (1 wire)))
		(_type (_ext ~reg (1 reg)))
		(_prcs
			(@INITIAL#DRC@ (_arch 0 0 2027 (_prcs 0(_trgt(99)(85)(86)(87)(88)(98)(90)(91)(92)(93)(94)(95))(_read(89)(99)(98)(96))(_mon)(_call(33)(36))
			)))
			(@ALWAYS#2099_1@ (_arch 1 0 2099 (_prcs 1(_trgt(100))(_read(1))(_sens(0))(_dssslclk(0))(_edge 35)
				(_need_init)
			)))
			(@ASSIGN#2104_2@ (_arch 2 0 2104 (_prcs 2(_ass)(_simple)(_trgt(101))(_sens(13))
			)))
			(@ASSIGN#2105_3@ (_arch 3 0 2105 (_prcs 3(_ass)(_simple)(_trgt(102))(_sens(5))
			)))
			(@ASSIGN#2106_4@ (_arch 4 0 2106 (_prcs 4(_ass)(_simple)(_trgt(103))(_sens(7))
			)))
			(@ASSIGN#2107_5@ (_arch 5 0 2107 (_prcs 5(_ass)(_simple)(_trgt(104))(_sens(11))
			)))
			(@ASSIGN#2276_6@ (_arch 6 0 2276 (_prcs 6(_ass)(_simple)(_trgt(20))(_sens(132(_range 102)))
			)))
			(@INTERNAL#0_48@ (_int 48 0 0 0 (_prcs 7 (_virtual))))
		)
	)
	
	
	(_scope
		(_unit f_clogb2 function 1 99)
		(_unit f_gcd function 1 111
			(_scope
				(_unit main begin 1 115)
			)
		)
		(_unit f_lcm function 1 129
			(_scope
				(_unit main begin 1 133)
			)
		)
		(_unit f_get_tdata_indx function 1 140
			(_scope
				(_unit main begin 1 147)
			)
		)
		(_unit f_get_tstrb_indx function 1 154
			(_scope
				(_unit main begin 1 161)
			)
		)
		(_unit f_get_tkeep_indx function 1 171
			(_scope
				(_unit main begin 1 178)
			)
		)
		(_unit f_get_tlast_indx function 1 187
			(_scope
				(_unit main begin 1 194)
			)
		)
		(_unit f_get_tid_indx function 1 203
			(_scope
				(_unit main begin 1 210)
			)
		)
		(_unit f_get_tdest_indx function 1 219
			(_scope
				(_unit main begin 1 226)
			)
		)
		(_unit f_get_tuser_indx function 1 235
			(_scope
				(_unit main begin 1 242)
			)
		)
		(_unit f_payload_width function 1 251
			(_scope
				(_unit main begin 1 258)
			)
		)
		(_unit t_check_tdata_width task 1 267
			(_scope
				(_unit t_check_tdata_width begin 1 278)
			)
		)
		(_unit t_check_tuser_width task 1 300
			(_scope
				(_unit t_check_tuser_width begin 1 313)
			)
		)
		(_unit DRC begin 0 2028)
	)
	(_inst axis_register_slice_0 0 2109 (_ent . axi_vdma_v6_3_8_axis_register_slice_v1_0_axis_register_slice)
		(_gen
			((C_FAMILY) (C_FAMILY))
			((C_AXIS_TDATA_WIDTH) (C_S_AXIS_TDATA_WIDTH))
			((C_AXIS_TID_WIDTH) (C_AXIS_TID_WIDTH))
			((C_AXIS_TDEST_WIDTH) (C_AXIS_TDEST_WIDTH))
			((C_AXIS_TUSER_WIDTH) (P_D1_TUSER_WIDTH))
			((C_AXIS_SIGNAL_SET) (P_AXIS_SIGNAL_SET))
			((C_REG_CONFIG) (P_D1_REG_CONFIG))
		)
		(_port
			((ACLK) (ACLK))
			((ACLKEN) (ACLKEN))
			((ARESETN) (ARESETN))
			((S_AXIS_TVALID) (S_AXIS_TVALID))
			((S_AXIS_TREADY) (S_AXIS_TREADY))
			((S_AXIS_TDATA) (tdata_in))
			((S_AXIS_TSTRB) (S_AXIS_TSTRB))
			((S_AXIS_TKEEP) (tkeep_in))
			((S_AXIS_TLAST) (S_AXIS_TLAST))
			((S_AXIS_TID) (S_AXIS_TID))
			((S_AXIS_TDEST) (S_AXIS_TDEST))
			((S_AXIS_TUSER) (tuser_in))
			((M_AXIS_TVALID) (d1_valid))
			((M_AXIS_TREADY) (d1_ready))
			((M_AXIS_TDATA) (d1_data))
			((M_AXIS_TSTRB) (d1_strb))
			((M_AXIS_TKEEP) (d1_keep))
			((M_AXIS_TLAST) (d1_last))
			((M_AXIS_TID) (d1_id))
			((M_AXIS_TDEST) (d1_dest))
			((M_AXIS_TUSER) (d1_user))
		)
	)
	(_generate gen_upsizer_conversion 0 2145 (_vif  (_code 69))
	  (_object
	  	(_subprogram

	  	)
	  )
	
	
	  (_defparam
	  )

	  	(_scope
	  	)
	  	  (_inst axisc_upsizer_0 0 2146 (_ent . axi_vdma_v6_3_8_axis_dwidth_converter_v1_0_axisc_upsizer)
	  	(_gen
	  		((C_FAMILY) (C_FAMILY))
	  		((C_S_AXIS_TDATA_WIDTH) (C_S_AXIS_TDATA_WIDTH))
	  		((C_M_AXIS_TDATA_WIDTH) (P_D2_TDATA_WIDTH))
	  		((C_AXIS_TID_WIDTH) (C_AXIS_TID_WIDTH))
	  		((C_AXIS_TDEST_WIDTH) (C_AXIS_TDEST_WIDTH))
	  		((C_S_AXIS_TUSER_WIDTH) (P_D1_TUSER_WIDTH))
	  		((C_M_AXIS_TUSER_WIDTH) (P_D2_TUSER_WIDTH))
	  		((C_AXIS_SIGNAL_SET) (P_AXIS_SIGNAL_SET))
	  		((C_RATIO) (P_S_RATIO))
	  	)
	  	(_port
	  		((ACLK) (ACLK))
	  		((ARESET) (areset_r))
	  		((ACLKEN) (ACLKEN))
	  		((S_AXIS_TVALID) (d1_valid))
	  		((S_AXIS_TREADY) (d1_ready))
	  		((S_AXIS_TDATA) (d1_data))
	  		((S_AXIS_TSTRB) (d1_strb))
	  		((S_AXIS_TKEEP) (d1_keep))
	  		((S_AXIS_TLAST) (d1_last))
	  		((S_AXIS_TID) (d1_id))
	  		((S_AXIS_TDEST) (d1_dest))
	  		((S_AXIS_TUSER) (d1_user))
	  		((M_AXIS_TVALID) (d2_valid))
	  		((M_AXIS_TREADY) (d2_ready))
	  		((M_AXIS_TDATA) (d2_data))
	  		((M_AXIS_TSTRB) (d2_strb))
	  		((M_AXIS_TKEEP) (d2_keep))
	  		((M_AXIS_TLAST) (d2_last))
	  		((M_AXIS_TID) (d2_id))
	  		((M_AXIS_TDEST) (d2_dest))
	  		((M_AXIS_TUSER) (d2_user))
	  	)
	  )
	)
	(_generate gen_no_upsizer_passthru 0 2181 (_vif  (_code 70))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#2182_49@ (_arch 49 0 2182 (_prcs 0(_ass)(_simple)(_trgt(114))(_sens(105))
	  		)))
	  		(@ASSIGN#2183_50@ (_arch 50 0 2183 (_prcs 1(_ass)(_simple)(_trgt(106))(_sens(115))
	  		)))
	  		(@ASSIGN#2184_51@ (_arch 51 0 2184 (_prcs 2(_ass)(_simple)(_trgt(116))(_sens(107))
	  		)))
	  		(@ASSIGN#2185_52@ (_arch 52 0 2185 (_prcs 3(_ass)(_simple)(_trgt(117))(_sens(108))
	  		)))
	  		(@ASSIGN#2186_53@ (_arch 53 0 2186 (_prcs 4(_ass)(_simple)(_trgt(118))(_sens(109))
	  		)))
	  		(@ASSIGN#2187_54@ (_arch 54 0 2187 (_prcs 5(_ass)(_simple)(_trgt(119))(_sens(110))
	  		)))
	  		(@ASSIGN#2188_55@ (_arch 55 0 2188 (_prcs 6(_ass)(_simple)(_trgt(120))(_sens(111))
	  		)))
	  		(@ASSIGN#2189_56@ (_arch 56 0 2189 (_prcs 7(_ass)(_simple)(_trgt(121))(_sens(112))
	  		)))
	  		(@ASSIGN#2190_57@ (_arch 57 0 2190 (_prcs 8(_ass)(_simple)(_trgt(122))(_sens(113))
	  		)))
	  		(@INTERNAL#0_58@ (_int 58 0 0 0 (_prcs 9 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_generate gen_downsizer_conversion 0 2192 (_vif  (_code 71))
	  (_object
	  	(_subprogram

	  	)
	  )
	
	
	  (_defparam
	  )

	  	(_scope
	  	)
	  	  (_inst axisc_downsizer_0 0 2193 (_ent . axi_vdma_v6_3_8_axis_dwidth_converter_v1_0_axisc_downsizer)
	  	(_gen
	  		((C_FAMILY) (C_FAMILY))
	  		((C_S_AXIS_TDATA_WIDTH) (P_D2_TDATA_WIDTH))
	  		((C_M_AXIS_TDATA_WIDTH) (C_M_AXIS_TDATA_WIDTH))
	  		((C_AXIS_TID_WIDTH) (C_AXIS_TID_WIDTH))
	  		((C_AXIS_TDEST_WIDTH) (C_AXIS_TDEST_WIDTH))
	  		((C_S_AXIS_TUSER_WIDTH) (P_D2_TUSER_WIDTH))
	  		((C_M_AXIS_TUSER_WIDTH) (P_D3_TUSER_WIDTH))
	  		((C_AXIS_SIGNAL_SET) (P_AXIS_SIGNAL_SET))
	  		((C_RATIO) (P_M_RATIO))
	  	)
	  	(_port
	  		((ACLK) (ACLK))
	  		((ARESET) (areset_r))
	  		((ACLKEN) (ACLKEN))
	  		((S_AXIS_TVALID) (d2_valid))
	  		((S_AXIS_TREADY) (d2_ready))
	  		((S_AXIS_TDATA) (d2_data))
	  		((S_AXIS_TSTRB) (d2_strb))
	  		((S_AXIS_TKEEP) (d2_keep))
	  		((S_AXIS_TLAST) (d2_last))
	  		((S_AXIS_TID) (d2_id))
	  		((S_AXIS_TDEST) (d2_dest))
	  		((S_AXIS_TUSER) (d2_user))
	  		((M_AXIS_TVALID) (d3_valid))
	  		((M_AXIS_TREADY) (d3_ready))
	  		((M_AXIS_TDATA) (d3_data))
	  		((M_AXIS_TSTRB) (d3_strb))
	  		((M_AXIS_TKEEP) (d3_keep))
	  		((M_AXIS_TLAST) (d3_last))
	  		((M_AXIS_TID) (d3_id))
	  		((M_AXIS_TDEST) (d3_dest))
	  		((M_AXIS_TUSER) (d3_user))
	  	)
	  )
	)
	(_generate gen_no_downsizer_passthru 0 2228 (_vif  (_code 72))
	  (_object
	  	(_subprogram

	  	)
	  	(_prcs
	  		(@ASSIGN#2229_59@ (_arch 59 0 2229 (_prcs 0(_ass)(_simple)(_trgt(123))(_sens(114))
	  		)))
	  		(@ASSIGN#2230_60@ (_arch 60 0 2230 (_prcs 1(_ass)(_simple)(_trgt(115))(_sens(124))
	  		)))
	  		(@ASSIGN#2231_61@ (_arch 61 0 2231 (_prcs 2(_ass)(_simple)(_trgt(125))(_sens(116))
	  		)))
	  		(@ASSIGN#2232_62@ (_arch 62 0 2232 (_prcs 3(_ass)(_simple)(_trgt(126))(_sens(117))
	  		)))
	  		(@ASSIGN#2233_63@ (_arch 63 0 2233 (_prcs 4(_ass)(_simple)(_trgt(127))(_sens(118))
	  		)))
	  		(@ASSIGN#2234_64@ (_arch 64 0 2234 (_prcs 5(_ass)(_simple)(_trgt(128))(_sens(119))
	  		)))
	  		(@ASSIGN#2235_65@ (_arch 65 0 2235 (_prcs 6(_ass)(_simple)(_trgt(129))(_sens(120))
	  		)))
	  		(@ASSIGN#2236_66@ (_arch 66 0 2236 (_prcs 7(_ass)(_simple)(_trgt(130))(_sens(121))
	  		)))
	  		(@ASSIGN#2237_67@ (_arch 67 0 2237 (_prcs 8(_ass)(_simple)(_trgt(131))(_sens(122))
	  		)))
	  		(@INTERNAL#0_68@ (_int 68 0 0 0 (_prcs 9 (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	)
	(_inst axis_register_slice_1 0 2241 (_ent . axi_vdma_v6_3_8_axis_register_slice_v1_0_axis_register_slice)
		(_gen
			((C_FAMILY) (C_FAMILY))
			((C_AXIS_TDATA_WIDTH) (C_M_AXIS_TDATA_WIDTH))
			((C_AXIS_TID_WIDTH) (C_AXIS_TID_WIDTH))
			((C_AXIS_TDEST_WIDTH) (C_AXIS_TDEST_WIDTH))
			((C_AXIS_TUSER_WIDTH) (P_D3_TUSER_WIDTH))
			((C_AXIS_SIGNAL_SET) (P_AXIS_SIGNAL_SET))
			((C_REG_CONFIG) (P_D3_REG_CONFIG))
		)
		(_port
			((ACLK) (ACLK))
			((ACLKEN) (ACLKEN))
			((ARESETN) (ARESETN))
			((S_AXIS_TVALID) (d3_valid))
			((S_AXIS_TREADY) (d3_ready))
			((S_AXIS_TDATA) (d3_data))
			((S_AXIS_TSTRB) (d3_strb))
			((S_AXIS_TKEEP) (d3_keep))
			((S_AXIS_TLAST) (d3_last))
			((S_AXIS_TID) (d3_id))
			((S_AXIS_TDEST) (d3_dest))
			((S_AXIS_TUSER) (d3_user))
			((M_AXIS_TVALID) (M_AXIS_TVALID))
			((M_AXIS_TREADY) (tready_in))
			((M_AXIS_TDATA) (M_AXIS_TDATA))
			((M_AXIS_TSTRB) (M_AXIS_TSTRB))
			((M_AXIS_TKEEP) (M_AXIS_TKEEP))
			((M_AXIS_TLAST) (M_AXIS_TLAST))
			((M_AXIS_TID) (M_AXIS_TID))
			((M_AXIS_TDEST) (M_AXIS_TDEST))
			((M_AXIS_TUSER) (m_axis_tuser_out))
		)
	)
	(_model . axi_vdma_v6_3_8_axis_dwidth_converter_v1_0_axis_dwidth_converter 116 -1)

)
