# VP - Value Prediction Abstract

## Value Prediction in a Nutshell

> Value Prediction (VP) is a microarchitectural technique that speculatively breaks true data dependency to increase instruction level parallelism in out-of-order processor cores.[^1]

- branch prediction but for values

MICRO Test of Time Award[^2] æ˜¯ä¸€ä¸ªååˆ†å…·æœ‰åˆ†é‡çš„å¥–é¡¹ï¼Œæ”¶å½•äº†å¾®ä½“ç³»ç»“æ„ä¸­ç»å…¸çš„å…·æœ‰å½±å“åŠ›çš„è®ºæ–‡ï¼Œå…³äº VP çš„è®ºæ–‡ <[ Exceeding the Dataflow Limit Via Value Prediction](http://dl.acm.org/citation.cfm?id=243889)>[^3] å°±æ˜¯ 2017 å¹´è¢«è¯¥å¥–é¡¹æ”¶å½•ã€‚

## MICRO 29

### Abstract

æœ¬ç« èŠ‚ä¸»è¦ç ”ç©¶ *Exceeding the dataflow limit via value prediction* è¿™ç¯‡æ–‡ç« ï¼Œè¿™ç¯‡æ–‡ç« ä½œä¸ºç»å…¸çš„ VP çš„é¡¶å°–è‘—ä½œä¹‹ä¸€ï¼Œå…·æœ‰å¾ˆé«˜çš„ç ”ç©¶ä»·å€¼ã€‚

### Taxonomy of Speculative Execution

æŠ•æœºæ‰§è¡Œçš„åˆ†ç±»ï¼š

```mermaid
flowchart TD
	0(Speculative Execution)
	1(Control Speculation)
	2(Data Speculation)
	0 --- 1 & 2
	1.1(Branch Direction \n binary)
	1.2(Branch Target \n mutil-valued)
	1 --- 1.1 & 1.2
	2.1(Data Location)
	2.2(Data Value \n mutil-valued)
	2 --- 2.1 & 2.2
	2.1.1(Aliased \n binary)
	2.1.2(Address \n mutil-valued)
	2.1 --- 2.1.1 & 2.1.2
```

- å¯¹äº Data Speculation è€Œè¨€ï¼Œæˆ‘ä»¬åˆ†ç±»ï¼šé¢„æµ‹æ˜¯å¦ä¸æ•°æ®çš„**ä½ç½®**æˆ–è€…**å€¼**æœ‰å…³ã€‚

- å¯¹äº binary vs multi-valued è€Œè¨€ï¼Œbinary è¡¨ç¤ºçš„æ˜¯é¢„æµ‹çš„ä¸¤ç§ç»“æœï¼Œ0-1 æˆ–è€… token vs not-token(branch ä¸­è¡¨ç¤º branch çš„æ–¹å‘)ï¼Œmutil-valued è¡¨ç¤ºçš„æ˜¯ brach çš„ç›®æ ‡ï¼Œè¿™ä¸ªç›®æ ‡å¯èƒ½æ˜¯å­˜åœ¨äºç¨‹åºåœ°å€çš„ä»»ä½•ç©ºé—´ä¸­çš„ã€‚

### Data Speculation

å¯ä»¥åˆ†ä¸ºä¸¤ç±»ï¼š

1. those that speculate on the storage location of the data: å­˜å‚¨ä½ç½®
2. those that speculate on the actual value of the data: å®é™…çš„å€¼

å¯¹äºæ¨æµ‹å­˜å‚¨ä½ç½®å­˜åœ¨ä¸¤ç§ flavor:

1. those that speculate on a specific attribute of the storage locationï¼šæ ¹æ®å­˜å‚¨ä½ç½®çš„ç‰¹å®šå±æ€§è¿›è¡Œæ¨æµ‹
2. those that speculate on the address of the storage locationï¼šæ ¹æ®å­˜å‚¨ä½ç½®çš„åœ°å€è¿›è¡Œæ¨æµ‹

### Value Locality

> previously-seen value recurring repeatedly within a storage location.

ä»¥å‰çœ‹åˆ°çš„å€¼åœ¨å­˜å‚¨ä½ç½®ä¸­é‡å¤å‡ºç°ã€‚

> Although the concept is general and can be applied to any storage location within a computer system, we have limited our current study to examine only the value locality of general-purpose or floating point registers immediately following instructions that write to those registers.

ç›®å‰é™åˆ¶äº†è¿™ä¸ª Value Locality çš„èŒƒå›´åœ¨é€šç”¨å¯„å­˜å™¨æˆ–è€…æµ®ç‚¹å¯„å­˜å™¨çš„å€¼å±€éƒ¨æ€§ï¼Œè¿™äº›å¯„å­˜å™¨ç´§è·Ÿåœ¨å†™å…¥æŒ‡ä»¤ä¹‹åã€‚

ä¸è¿‡å“ªæ€•æ˜¯å¯„å­˜å™¨ï¼Œä»¥ 32-bit ä¸¾ä¾‹ï¼Œä¹Ÿå¯èƒ½ä¼šå­˜åœ¨è¶…è¿‡ 2^32 çš„å€¼ï¼Œæˆ‘ä»¬è¦æ€ä¹ˆæ‰èƒ½åšåˆ°é¢„æµ‹ä¸‹ä¸€ä¸ªå¯èƒ½å‡ºç°çš„å€¼å‘¢ï¼Ÿ

> As it turns out, if we narrow the scope of our prediction mechanism by considering each **static instruction** individually, the task becomes much easier and we are able to accurately predict a significant fraction of register values being written by machine instructions.

è¿™ç¯‡æ–‡ç« ä½¿ç”¨äº† 20 ä¸ª benchmark æ€»ç»“å‡ºæ¥äº†å¯„å­˜å™¨çš„ value locality,  ç‰¹åˆ«æ˜¯ signal cycle çš„æŒ‡å®šæ“ä½œå¯„å­˜å™¨çš„ value locality æ›´åŠ æ˜æ˜¾ã€‚

### Exploiting Value Locality

```mermaid
flowchart LR
	0(Exploiting Value Locality)
	1(Value Prediction Unit)
	2(Verifying Predictions)
	0 --- 1 & 2
```

### Value Prediction Unit

æ–‡ç« æå‡ºäº† VP å•å…ƒçš„ä¸¤çº§é¢„æµ‹ç»“æ„ï¼š

```mermaid
flowchart TD
	PC(PC of pred. instr.)
	PC --> CT & VPT
	3[\Predicted Value/]
	subgraph CT [Classification Table  CT]
	direction LR
	1.1(valid)
	1.2(pred history)
	1.1 -.- 1.2
	end
	subgraph VPT [Value Prediction Table VPT]
	direction LR
	2.1(valid)
	2.2(value history)
	2.1 -.- 2.2
	end
	CT --> 3
	VPT --> 3
	
	4([Prediction Result]) --> CT
	5([Updated Value]) --> VPT
```

æˆ‘ä»¬å¯¹è¿™å¼ å›¾ç‰‡è¿›è¡Œåˆ†æï¼š

> the Classification Table (CT) and the Value Prediction Table (VPT), both of which are direct-mapped and indexed by the instruction address (PC) of the instruction being predicted.

> The PC of the instruction being predicted is used to index into the VPT to find a value to predict.

PC ä¸­çš„æŒ‡ä»¤ç”¨äº index è¿›å» VPT, æ‰¾åˆ°éœ€è¦é¢„æµ‹çš„å€¼ã€‚ä¸æ­¤åŒæ—¶ï¼ŒCT ä¹Ÿè¢« Index ç”¨äºç”¨äºå†³å®šæ˜¯å¦è¿›è¡Œé¢„æµ‹ã€‚å½“æŒ‡ä»¤å®Œæˆçš„æ—¶å€™ï¼Œ*pred histstory* å’Œ *value history* ä¸¤ä¸ªå­—æ®µéƒ½è¢«æ›´æ–°äº†ã€‚



#### CT

- valid

> The valid field, which consists of either a single bit that indicates a valid entry or a partial or complete tag field that is matched against the upper bits of the PC to indicate a valid field.

è¿™å¥è¯ä¸»è¦çš„æ„æ€æ˜¯ï¼šç”±å•ä¸ª bit ä½ç»„æˆï¼Œè¡¨ç¤ºä¸€ä¸ªæœ‰æ•ˆçš„ entry æˆ–è€…ä¸€éƒ¨åˆ†æˆ–å®Œæ•´çš„ tag å­—æ®µï¼Œä¸ PC çš„é«˜æ¯”ç‰¹ä½åŒ¹é…ï¼Œè¡¨ç¤ºæœ‰æ•ˆçš„ field.

- prediction history

â€‹		1 bit æˆ–è€…æ›´å¤šä½çš„ saturating counter(é¥±å’Œè®¡æ•°å™¨)ï¼Œ æŸä¸ªé¢„æµ‹æ­£ç¡®æˆ–è€…é”™è¯¯çš„æ—¶å€™ï¼Œè¿™ä¸€ä½çš„å­—æ®µå¢åŠ æˆ–è€…å‡å°‘ã€‚

â€‹		é™¤æ­¤ä¹‹å¤–ï¼Œè¿˜å¯ä»¥å°†æŒ‡å®šåˆ†ç±»ä¸ºå¯é¢„æµ‹å’Œä¸å¯é¢„æµ‹ï¼›è¿™ç§é¢„æµ‹ç”¨äºå†³å®šæ˜¯å¦é¢„æµ‹ç‰¹å®šæŒ‡ä»¤çš„ç»“æœã€‚æ¢è¨€ä¹‹ï¼ŒCT å°†æŒ‡ä»¤åˆ†ä¸ºäº†ä¸¤ç±»ï¼šé€šè¿‡ VPT é¢„æµ‹å’ŒæŒ‡ä»¤å’Œä¸é€šè¿‡ VPT é¢„æµ‹çš„æŒ‡ä»¤ã€‚

> Increasing the number of bits in the saturating counter adds hysteresis to the classification process and *can help avoid erroneous classifications by ignoring anomalous values and/or destructive interference.*

â€‹	éœ€è¦æ³¨æ„ï¼Œå¢åŠ é¥±å’Œè®¡æ•°å™¨çš„ bit ä½å¯èƒ½ä¼šå¢åŠ åˆ†ç±»è¿‡ç¨‹ä¸­çš„ hystersis(è¿Ÿæ»)ï¼›è¿™ä¸ªè¿Ÿæ»å¯èƒ½çš„æ„æ€æ˜¯è¯´ï¼Œå¢åŠ  bit ä½å¯¼è‡´çš„é¢„æµ‹ç»“æœé›†åç§»ï¼Œè¿™ç§è¿Ÿæ»ï¼Œå¦‚ä»¥å‰ 2-bit, 2 and 3 æ˜¯é¢„æµ‹ï¼Œ3-bit è€Œè¨€ å¯èƒ½éœ€è¦ 4 ä»¥åæ‰å¯ä»¥é¢„æµ‹ï¼Œè¿™å°±æ˜¯è¿Ÿæ»ã€‚

å¯¹äº CT å’Œ VPT çš„ç›¸äº’å…³ç³»ï¼š

> The VPT replacement policy is also governed by the CT prediction history to introduce  hysteresis and avoid replacing useful values with less useful ones.

VPT çš„æ›¿æ¢ç­–ç•¥å—åˆ° CT é¢„æµ‹å†å²çš„å½±å“ï¼Œè¿™æ˜¯ä¸ºäº†é¿å…å¼•å…¥ä¸å¿…è¦çš„é”™è¯¯å€¼ã€‚

æ€»ç»“ï¼š

1. ç”¨äºåœ¨é¢„æµ‹æ­£ç¡®æˆ–è€…é”™è¯¯çš„æ—¶å€™é¥±å’Œè®¡æ•°å™¨è‡ªå¢æˆ–è€…è‡ªå‡
2. ç”¨äºå¯¹æŸä¸ªæŒ‡ä»¤åˆ†ç±»ï¼Œè¯¥æŒ‡ä»¤æ˜¯å¦å¯é¢„æµ‹

#### VPT

VPT çš„è¿™ä¸¤ä¸ªå­—æ®µçš„å«ä¹‰è¯´æ˜å¦‚ä¸‹ï¼š

- tag

  åŒ CTï¼Œç”±å•ä¸ª bit æœ‰æ•ˆä½æˆ–è€…å®Œæ•´æˆ–è€…éƒ¨åˆ†æ ‡è®°ã€‚

- value history

  åŒ…æ‹¬ 32-bit æˆ–è€… 64 bit çš„å€¼ï¼Œè¿™äº›å€¼ç”± LRU ç­–ç•¥ç»´æŠ¤ï¼ˆthat are maintained with an LRU policyï¼‰ï¼›å½“ç¬¬ä¸€æ¬¡äº§ç”ŸæŒ‡ä»¤ç»“æœæˆ–è€…é¢„æµ‹ä¸æ­£ç¡®çš„æ—¶å€™ï¼Œè¿™ä¸ªå­—æ®µè¢«æ›¿æ¢æ‰ã€‚

  éœ€è¦æ³¨æ„çš„æ˜¯ï¼ŒVPT çš„æ›¿æ¢ç­–ç•¥å—åˆ° CT é¢„æµ‹å†å²çš„å½±å“ï¼Œä»¥å…ç”¨äº†ä¸é‚£ä¹ˆæœ‰ç”¨çš„å€¼æ›¿æ¢æ‰æœ‰ç”¨çš„å€¼ã€‚

### Verifying Predictions

ç”±äºå€¼é¢„æµ‹æœ¬æ¥å°±æ˜¯æŠ•æœºæ€§çš„ï¼Œæ‰€ä»¥éœ€è¦ä¸€ç§æœºåˆ¶æ¥éªŒè¯é¢„æµ‹çš„æ­£ç¡®æ€§ï¼Œå¹¶ä¸”ä»é”™è¯¯é¢„æµ‹ä¸­æ¢å¤è¿‡æ¥ã€‚



## HPCA 19

### Abstract

æœ¬ç« ä¸»è¦ç ”ç©¶ HPCA 19 çš„ *Efficient Load Value Prediction using Multiple Predictors and Filters[^4]*.

é¦–å…ˆé˜è¿° VP çš„é‡å¤§æ„ä¹‰ï¼š

> Value prediction has the potential to break through the performance limitations imposed by true data dependencies.

ç„¶åæå‡ºäº†ä»…é¢„æµ‹ load value æ˜¯æœ€é«˜æ•ˆçš„æ–¹å¼ï¼Œç‰¹åˆ«æ˜¯åœ¨ç¡¬ä»¶é¢„ç®—ä¸é«˜çš„æƒ…å†µä¸‹ï¼ˆè™½ç„¶è¯´é¢„æµ‹æ‰€æœ‰æŒ‡ä»¤ç±»å‹çš„å€¼æ˜¯å¯ä»¥åšåˆ°çš„ï¼‰ã€‚

ğŸ“ŒğŸ“ŒğŸ“Œ todoï¼Œéœ€è¦ç ”ç©¶ä¸€ä¸‹åŸæ–‡çš„ 3 å’Œ 4 å¼•ç”¨ï¼Œææ¸…æ¥š load value å…·ä½“çš„æ„ä¹‰ã€‚

ç›®å‰è‡ªå·±ç†è§£çš„ load value çš„å«ä¹‰ä¸ºï¼šload æŒ‡ä»¤å–å€¼ï¼Œè¿™ä¸ªå€¼æ¥è‡ªäºå†…å­˜ä¸­ã€‚

åœ¨æ­¤å…ˆå¼•ç”¨ä¸€ä¸‹ä¸€ç¯‡è®ºæ–‡ä¸­çš„è§£é‡Š[^6]ï¼Œä½†æ˜¯ä¸ä¸€å®šæ˜¯å‡†ç¡®çš„ï¼š

> The LVPT is used to predict the value being loaded from memory by associating the load instruction with the value previously loaded by that instruction.

ğŸ¤”ğŸ¤”ğŸ¤” è¿™å¥è¯é˜è¿°äº†ä¸€ä¸ªè§‚ç‚¹ï¼šload value æŒ‡çš„æ˜¯æŒ‡ä»¤ä»å†…å­˜ä¸­åŠ è½½å‡ºæ¥çš„å€¼ï¼Œload æŒ‡ä»¤ä¸­æœ‰è®¿å­˜çš„æ“ä½œï¼Œè¿™æ—¶å€™å°±æ˜¯ä»å†…å­˜ä¸­å–å‡ºæ¥è¦ä½¿ç”¨çš„å€¼ã€‚



> While predicting values of all instruction types is possible, prior work has shown that predicting just load values is most effective with a modest hardware budget.

ç„¶åæ¦‚è¿°ä½¿ç”¨äº†æ¯”è¾ƒå¤šçš„ç¯‡å¹…æ¥è¯´æ˜æå‡ VP çš„é¢„æµ‹ç²¾åº¦éœ€è¦ç¡¬ä»¶å¸®åŠ©ï¼Œå› æ­¤æœ¬æ–‡æå‡ºäº†ä¸€ç§ï¼š

>  In this paper, we **analyzed four state-of-the-art load value predictors**, and found that they complement each other.

åŸºäºä¸Šè¿°çš„ load value, ä½œè€…æå‡ºäº†ä¸€ä¸ªæ–°çš„å¤åˆé¢„æµ‹å™¨ã€‚

> Based on that finding, we evaluated a **new composite predictor** that combines all four component predictors. 

### Summary

è¿™å—åšä¸€ä¸ªç®€å•çš„æ€»ç»“ï¼Œä»æ€»ä½“ä¸Šå¯¹è¿™ç¯‡æ–‡ç« æœ‰ä¸€ä¸ªäº†è§£ã€‚

1. æœ¬æ–‡ä½¿ç”¨äº† 4 ä¸ªå…ˆè¿›çš„é¢„æµ‹å™¨ï¼Œå¹¶ä¸”æå‡ºäº†ä¸€ç§ Smart Training çš„æ–¹æ³•å¯¹è¿™å››ç§é¢„æµ‹å™¨è¿›è¡Œæœ‰æœºçš„ç»“åˆï¼ˆåæ–‡ Smart Training ä¸­è¿›è¡Œè¯¦ç»†çš„ç ”ç©¶ï¼‰
2. å¢åŠ  AM(Accuracy Monitor) æŠ€æœ¯ï¼Œè¿™ä¸ªæŠ€æœ¯é€šè¿‡å±è”½ produce mis-prediction çš„é¢„æµ‹å™¨ï¼Œæ¥å‡å°‘é”™è¯¯é¢„æµ‹å¸¦æ¥çš„æŸå¤±ã€‚AM å¯ä»¥åˆ†ä¸ºä¸¤ç§ï¼šM-AM å’Œ PC-AM
3. ä½¿ç”¨ Heterogeneous Predictor Tables æŠ€æœ¯ï¼Œä¹Ÿå¯ä»¥ç§°ä½œåŠ¨æ€èåˆé¢„æµ‹å™¨è¡¨ï¼Œå°†èµ„æºä»æ€§èƒ½ä¸ä½³çš„é¢„æµ‹å™¨é‡æ–°åˆ†é…åˆ°æ€§èƒ½æ›´å¥½çš„é¢„æµ‹å™¨
4. æ·±å…¥åˆ†ææ¯”è¾ƒäº†è¿™ç§èåˆçš„æ–¹å¼å¯¹äºé¢„æµ‹å‡†ç¡®åº¦çš„æå‡ï¼Œå¹¶å’Œæœ€å…ˆè¿›çš„æ¨¡å‹è¿›è¡Œäº†å¯¹æ¯”

### Introduction

more ILP, true data limit.

ILP æŒ‡çš„æ˜¯ Instruction Level Parallelism, æŒ‡ä»¤çº§å¹¶è¡Œã€‚

> In the case of load instructions, it is also possible to predict a load memory address, followed by a data cache access, to generate a speculative value that does not necessarily exhibit value locality.

è¿™ä¸ªæŠ€æœ¯å¯ä»¥å†ç ”ç©¶ä¸€ä¸‹ã€‚

### 4 Predictors

æœ¬æ–‡ä½¿ç”¨äº† 4 ä¸ªå…ˆè¿›çš„é¢„æµ‹å™¨ï¼Œå¹¶å¯¹ä»–ä»¬è¿›è¡Œäº†èåˆï¼Œèåˆè¿‡åçš„ç»„åˆé¢„æµ‹å™¨æ€§èƒ½å¾—åˆ°äº†å¾ˆå¤§çš„æå‡ï¼Œè¿™ 4 ä¸ªé¢„æµ‹å™¨å¦‚ä¸‹è¡¨æ‰€ç¤ºï¼š

|                  | Predicts                       | Predicts                         |
| ---------------- | ------------------------------ | -------------------------------- |
|                  | Load values                    | Load addresses                   |
| Context agnostic | Last Value Prediction (LVP)    | Stride Address Prediction (SAP)  |
| Context aware    | Context Value Prediction (CVP) | Context Address Prediction (CAP) |

ä»è¡¨ä¸­æˆ‘ä»¬å¯ä»¥çœ‹å‡ºï¼Œæœ¬æ–‡ä¸€å…±ä½¿ç”¨çš„å››ä¸ªé¢„æµ‹å™¨ï¼Œå¹¶ä¸”å¯ä»¥åˆ†ç±»ä¸ºåŸºäºåœ°å€çš„ã€åŸºäº value çš„ã€ä¸Šä¸‹æ–‡æ˜¯å¦æ„ŸçŸ¥çš„ï¼Œæœ¬æ–‡å¯¹è¿™äº›é¢„æµ‹å™¨è¿›è¡Œäº†ä¸€ä¸ªæ’åºï¼ˆä½¿ç”¨é¡ºåºï¼Œåœ¨é¢„æµ‹çš„æ—¶å€™å…ˆä½¿ç”¨å“ªä¸ªï¼Œåä½¿ç”¨å“ªä¸ªï¼‰ï¼Œæˆ‘ä»¬æ ¹æ®è¿™ä¸ªæ’åºå¯¹è¿™ 4 ä¸ªé¢„æµ‹å™¨è¿›è¡Œç®€å•çš„ä»‹ç»ï¼š

1. LVP[^5]
2. CVP
3. SAP
4. CAP

> All four components train inparallel.

æ³¨æ„åˆ°å…¶å¹¶è¡Œæ€§ã€‚

#### LVP

LVP[^5]è¿™ä¸ªé¢„æµ‹å™¨çš„åŸç†åœ¨äºï¼š*that consecutive dynamic instances of a static load will often produce the same value*, ç¿»è¯‘è¿‡æ¥å°±æ˜¯è¯´é™æ€ load çš„è¿ç»­åŠ¨æ€å®ä¾‹é€šå¸¸ä¼šäº§ç”Ÿç›¸åŒçš„å€¼ã€‚

è¿™ä¸ªé¢„æµ‹å™¨æ˜¯å¯¹ä¸Šä¸‹æ–‡ä¸æ„ŸçŸ¥çš„ã€‚

è¿™è¾¹ä¸¾äº†ä¸¤ä¸ªä¾‹å­ï¼Œè¿˜éœ€è¦å†æ·±å…¥ç†è§£ä¸€ä¸‹ï¼Œæˆ–è€…å»é˜…è¯»ä¸€ä¸‹åŸæ–‡ã€‚

ç¬¬ä¸€ä¸ªä¾‹å­ï¼ˆæ¥ä¸Šé¢çš„è‹±æ–‡åŸæ–‡ï¼‰ï¼š

> This commonly occurs, for example, with PC-based loads that read large constants.

ç¬¬äºŒä¸ªä¾‹å­ï¼š

> The pattern can also occur when dynamic instances of a static load produce different addresses, such as when sequencing through an array just initialized with memset.

ä¸Šè¿°ä¸¤ä¸ªä¾‹å­éƒ½æ˜¯ä¸¾ä¾‹è¯´æ˜äº† LVP çš„ä¸€äº›åœºæ™¯ã€‚

LVP uses a PC-indexed, tagged prediction table. å…¶ç»“æ„å¦‚ä¸‹ï¼š

| 14-bit | 64-bit | 3-bit                         |      | 81 bits(total) |
| ------ | ------ | ----------------------------- | ---- | -------------- |
| tag    | value  | saturating confidence counter |      | a entry        |

> LVP is trained when a load executes by hashing the PC bits of a load to access an entry and then updating the entryâ€™s tag and value.

âŒâŒâŒ load PC çš„å…³ç³»ä¸æ˜ç¡®ï¼Œå¯¼è‡´è¿™æ®µè¯ä¸èƒ½ç†è§£ã€‚

ç›®å‰å¯ä»¥çœ‹å‡ºæ¥çš„æ˜¯ï¼ŒPC ä¸­çš„ä¸€äº›æ¯”ç‰¹ä½é€šè¿‡ hash çš„æ–¹å¼ç´¢å¼•åˆ° LVP è¡¨ä¸­çš„ entry,  ä¸€èˆ¬è€Œè¨€ï¼Œæ˜¯å¯¹æ¯” tag, ç„¶åçœ‹å…¶å¯¹åº”çš„ç½®ä¿¡å€¼æ˜¯å¦å¤§äºé˜ˆå€¼ã€‚

è¿™ä¸ªé¢„æµ‹å™¨å¦‚æœé‡åˆ°äº† tag/value åŒ¹é…çš„è¯ï¼Œæˆ‘ä»¬å°±å¢åŠ ç½®ä¿¡å€¼ï¼Œå¦åˆ™ä¸åŒ¹é…çš„è¯ï¼Œç½®ä¿¡å€¼å½’é›¶ã€‚

#### CVP

**77bits: tag(14-bit) + virtual address(49-bit) + saturating confidence counter(2-bit)**
saturating confidence counter: é¥±å’Œç½®ä¿¡è®¡æ•°å™¨ã€‚

#### CVP

**81bits: tag(14-bit) + value(64 bit) + counter(3-bit)**

> CVP is inspired by branch prediction, which has long observed that branch behavior is correlated with the path history leading to the branch.

å…¶çµæ„Ÿæ¥æºäºåˆ†æ”¯é¢„æµ‹ï¼Œåˆ†æ”¯çš„è¡Œä¸ºå¾€å¾€ä¸å¯¼è‡´åˆ†æ”¯è¡Œä¸ºçš„è·¯å¾„å†å²æœ‰å…³ï¼Œå¯¹äº VP, è¿™ä¸ªç»“è®ºä¹ŸåŒæ ·é€‚ç”¨ã€‚

å½“ load æ‰§è¡Œçš„æ—¶å€™ï¼ŒCVP é€‚ç”¨è¡¨ä¸­æœ€é•¿å†å²ã€æœ€é«˜ç½®ä¿¡çš„å­—æ®µã€‚

#### CAP

**67bits:tag(14-bit) + virtual address(49-bit) + confidence(2-bit) + load size(2-bit)**

CAP é¢„æµ‹å™¨åœ¨ 4 ä¸ªé¢„æµ‹å™¨ä¸­æ‹¥æœ‰æœ€å°çš„ç½®ä¿¡é˜ˆå€¼ã€‚

CAP é¢„æµ‹å™¨çš„å·¥ä½œæ–¹å¼å¦‚ä¸‹ï¼š

1. load å®Œæˆçš„æ—¶å€™ï¼Œæ›´æ–° table
2. æ–°çš„ tag, value å’Œ size å’Œå·²çŸ¥çš„ entry åŒ¹é…ï¼Œåˆ™å¢åŠ ç½®ä¿¡å€¼
3. å…¶ä»–æƒ…å†µï¼Œç½®ä¿¡å€¼ç½® 0

### Value Prediction

#### FPC Strategies

ä½¿ç”¨ä¸€ä¸ª forward probabilistic counter(FPC) å¯ä»¥å‡å°‘æ•°å­—çš„æ¯”ç‰¹ï¼Œè¿™ä¸ªåœ¨å…¶ä»–è®ºæ–‡ä¸­æåˆ°äº†ã€‚

ç›®å‰çš„ç†è§£ï¼šä½¿ç”¨æ ‡é‡æ„å»ºç½®ä¿¡åº¦ï¼Œç„¶åå†è®¡ç®—å‡ºå¯¹åº”çš„ FPC çŸ¢é‡ã€‚

### Smart Training

ä½¿ç”¨ Smart Training  çš„æ—¶å€™ï¼Œæˆ‘ä»¬åœ¨è®­ç»ƒå’Œé¢„æµ‹æ—¶å€™ä½¿ç”¨çš„é¢„æµ‹å™¨çš„æ•°é‡æ˜¯å‡å°‘çš„ï¼Œfigure 7 é˜è¿°äº†è¿™ä¸ªç»“è®ºã€‚

Smart Training ç›®çš„åœ¨äºåˆç†åœ°å¯¹ 4 ä¸­é¢„æµ‹å™¨è¿›è¡Œç»„åˆï¼Œå…¶å·¥ä½œæ–¹å¼å¦‚ä¸‹ï¼š

1. å¦‚æœæ²¡æœ‰é¢„æµ‹å‘ç”Ÿï¼Œæ‰€æœ‰çš„é¢„æµ‹å™¨éƒ½ç”¨åšæœ€å°åŒ–è·å¾—ç½®ä¿¡é¢„æµ‹çš„æœ€å°æ—¶é—´ï¼›
2. å¦‚æœä¸€ä¸ªæˆ–è€…å¤šä¸ªé¢„æµ‹å‘ç”Ÿäº†ï¼Œé‚£ä¹ˆæˆ‘ä»¬åªè®­ç»ƒä»¥ä¸‹çš„é¢„æµ‹å™¨ï¼š
   1. mispredicted
   2. å‚è€ƒ heuristic ä¸­æ‹¥æœ‰æœ€å°ä»£ä»·çš„ï¼Œç®€è€Œè¨€ä¹‹ï¼Œå°±æ˜¯æŒ‰ç…§é¡ºåºå¯¹é¢„æµ‹å™¨è¿›è¡Œè®­ç»ƒã€‚

ğŸ“ŒğŸ“ŒğŸ“Œ todoï¼šæ·±å…¥ç ”ç©¶è¿™ä¸ªç­–ç•¥ï¼Œå…¶å‰ç½®æ¡ä»¶æ˜¯ä»€ä¹ˆï¼Œç­–ç•¥æ˜¯ä»€ä¹ˆï¼Œä»€ä¹ˆæ¡ä»¶ä¸‹å¯¹åº”ä½¿ç”¨ä»€ä¹ˆç­–ç•¥ã€‚

### Accuracy Monitor(AM)

#### AM

å¯ä»¥åˆ†ä¸ºä¸¤ç§ï¼š

1. M-AM
2. PC-AM

AM çš„æ¦‚å¿µä»‹ç»å¦‚ä¸‹ï¼š

> In a composite predictor, we can also throttle an entire component predictor when it is producing a high misprediction rate overall. We studied two different throttling mechanisms, which we call Accuracy Monitors (AM).

AM æ˜¯ä¸€ç§æœºåˆ¶ï¼Œå…¶ä¿è¯äº†å½“æ•´ä¸ªç»„åˆé¢„æµ‹å™¨äº§ç”Ÿäº†è¾ƒé«˜çš„æ€»ä½“è¯¯é¢„æµ‹ç‡æ—¶ï¼Œæˆ‘ä»¬å¯ä»¥å¯¹å…¶è¿›è¡Œé™åˆ¶ã€‚å¯ä»¥ç¿»è¯‘ä¸ºä¸€ç§â€œèŠ‚æµæœºåˆ¶â€ã€‚

#### AM Q&A

Qï¼šAM ä½¿èƒ½çš„æ—¶é—´èŠ‚ç‚¹æ˜¯å“ªä¸ªï¼Ÿ

Aï¼šåœ¨ fetch é˜¶æ®µï¼ŒåŸæ–‡æ˜¯ At prediction time (Fetch)ï¼Œåœ¨è¿™ä¸ªé˜¶æ®µ AM ä¸é¢„æµ‹å™¨åŒæ—¶æŸ¥æ‰¾ã€‚

Q: AM é€šè¿‡ä»€ä¹ˆæ ·çš„æ–¹å¼ä½¿èƒ½çš„ï¼Ÿ

Aï¼šAM ä¼šäº§ç”Ÿä¸€ä¸ªé¢„æµ‹å€¼ï¼Œå¹¶ä¸” AM æ˜¯ä¸é¢„æµ‹å™¨å…³è”çš„ï¼ŒAM å¯ä»¥æŒ‡ç¤ºè¯¥é¢„æµ‹å™¨çš„é¢„æµ‹ä¸å¯é ï¼Œä¾æ®è¿™ä¸ªæˆ‘ä»¬å¯ä»¥å¯¹é¢„æµ‹å™¨çš„é¢„æµ‹ç»“æœè¿›è¡Œå‹ç¼©(squash).

Q: M-AM å’Œ PC-AM æœ‰ä½•ä¸åŒï¼Ÿ

A: å…ˆè¯´ç›¸åŒç‚¹ï¼Œä¸¤è€…éƒ½æ˜¯è¡¡é‡çš„å¯ä¿¡æŒ‡æ ‡ï¼›M-AM æ˜¯ epoch ç»´åº¦ï¼Œè€Œ PC-AM æ˜¯æŒ‡ä»¤ç»´åº¦ã€‚

#### M-AM

M-AM è·Ÿè¸ªæ¯ä¸ªç»„ä»¶æ‰§è¡ŒæœŸé—´çš„é”™è¯¯é¢„æµ‹ç‡ï¼Œè¿™ä¸ªé¢„æµ‹é”™è¯¯ç‡æœ‰ä¸€ä¸ªè®¡ç®—çš„æ–¹æ³•ï¼Œä»¥æ¯ä¸€ä¸ª epoch ä¸ºå•ä½ï¼Œå¤§æ¦‚ 100W ä¸ªæŒ‡ä»¤ã€‚

#### PC-AM

ä¸åŒäº M-AMï¼ŒPC-AM è·Ÿè¸ªæ¯ä¸€ä¸ª PC çš„é¢„æµ‹é”™è¯¯ç‡ï¼Œç²¾åº¦æ›´é«˜ã€‚

PC-AM åŒ…æ‹¬å‡ ä¸ªå­—æ®µï¼štag + counters.

PC-AM ä¸­çš„ narrow counter çš„å¢åŠ ç­–ç•¥æ˜¯ï¼Œæ¯ä¸€æ¬¡è§¦å‘äº†æµæ°´çº¿çš„ flush, PC-AM çš„ counter å°±å¢åŠ ã€‚

PC-AM è¿½è¸ªæ¯ä¸€ä¸ª PC ä»¥ä¾¿äºå®æ–½æ›´æœ‰é’ˆå¯¹æ€§çš„æ²‰é»˜ã€‚

#### Heterogeneous Predictor Tables



### Discuss

Qï¼šè¿™ä¸ªæœºåˆ¶æœ€ç»ˆè¿˜æ˜¯æ²¡æœ‰ä¿è¯ commit æ­¥éª¤ï¼Œå‰é¢çš„å‡†ç¡®ç‡æ˜¯å¦‚ä½•ä¿è¯çš„ï¼Ÿ

Aï¼šğŸ“ŒğŸ“Œ 

Qï¼šå€¼é¢„æµ‹å™¨çš„åŸç†æ˜¯ä»€ä¹ˆï¼Œç®€è¦è¯´æ˜ã€‚

Aï¼š



## ASPLOS 96(LVP)

### Abstract

æœ¬éƒ¨åˆ†ä¸»è¦ç ”ç©¶æ–‡ç«  *Value locality and load value prediction*[^6] ,  ä¸»è¦æ˜¯æ¶‰åŠåˆ°è¿™ç¯‡æ–‡ç« ä¸­çš„ LVP é¢„æµ‹å™¨ã€‚

> Our work extends this to predict entire 32- and 64-bit register values based on previously-seen values. We find that, just as condition bits are fairly predictable on a per-static-branch basis, **full register values being loaded from memory are frequently predictable as well.**

è¿™ç¯‡æ–‡ç« çš„ä¸»è¦å·¥ä½œå°±æ˜¯é¢„æµ‹ 32 æˆ–è€… 64 ä½å¯„å­˜å™¨çš„å€¼ã€‚

> In this paper, we introduce value locality, a concept related to redundant computation, and demonstrate a technique--Load Value Prediction, or LVP--for predicting the results of load instructions at dispatch by exploiting the affinity between load instruction addresses and the values the loads produce.

ä¸Šè¿°ä»‹ç»äº† LVPï¼Œ é€šè¿‡ load æŒ‡ä»¤åœ°å€å’Œ load äº§ç”Ÿçš„å€¼ä¹‹é—´çš„äº²å’Œæ€§æ¥é¢„æµ‹ load æŒ‡ä»¤çš„ç»“æœã€‚ 

ä½œè€…é˜è¿°äº† LVP å…·æœ‰ä¸¤ä¸ªä¼˜ç‚¹ï¼š

1. indexed by instruction address. è¿™ä¸ªä¼˜ç‚¹å¯¼è‡´çš„ç»“æœæ˜¯ï¼Œæˆ‘ä»¬å¯ä»¥åœ¨æµæ°´çº¿å¾ˆæ—©æœŸçš„æ—¶å€™ï¼Œå¯¹å€¼è¿›è¡ŒæŸ¥æ‰¾(value lookups can occur very early in the pipeline)

2. å…·æœ‰æŠ•æœºæ€§è´¨ï¼Œä¾èµ– verification çš„æœºåˆ¶æ¥ä¿è¯æ­£ç¡®æ€§ã€‚

   âŒâŒ å¹¶æ²¡æœ‰çœ‹æ‡‚è¿™ä¸ªæ˜¯ä½•ç§ä¼˜ç‚¹ï¼Ÿä½œè€…å¯¹æ¯”äº†å…¶ä»–äººçš„ç ”ç©¶ç»“æœï¼Œ é‚£äº›äººçš„ç ”ç©¶æ˜¯åœ¨ pipline çš„åæ®µæ‰ä½¿ç”¨ table indece, å¹¶ä¸”è¦æ±‚è¿™ä¸ªé¢„æµ‹æ˜¯æ­£ç¡®çš„ã€‚

   æ€»ä½“æ¥çœ‹è¿™ç¯‡æ–‡ç« ï¼Œä½œè€…ç¡®å®ä½¿ç”¨äº†é¢„æµ‹+éªŒè¯çš„æœºåˆ¶ï¼Œå¹¶ä¸”æ˜¯å°†å€¼è¿›è¡Œäº†åˆ†ç±»ã€‚load æ‰§è¡Œå®Œæˆä»¥åï¼Œæˆ‘ä»¬å¯¹é¢„æµ‹çš„å€¼è¿›è¡ŒéªŒè¯ï¼ŒéªŒè¯è¿‡åæ›´æ–° LVPT å’Œ LCT, å¹¶ä¸”åœ¨éœ€è¦çš„æ—¶å€™ reissue æŒ‡ä»¤ã€‚

### Value Locality

è¿™ç¯‡æ–‡ç« ä¹Ÿé˜è¿°äº†å€¼å±€éƒ¨æ€§çš„åŸç†ï¼Œä¸ºäº†åŠ æ·±ç†è§£ï¼Œæˆ‘ä»¬å¯¹æ­¤ä¹Ÿè¿›è¡Œç ”ç©¶ã€‚

> In this paper, we introduce the concept of value locality, which we define as the likelihood of a previously-seen value recurring repeatedly within a storage location.

ä½œè€…å°†å€¼å±€éƒ¨æ€§å®šä¹‰ä¸ºäº†ä»¥å‰åœ¨æŸä¸ªå­˜å‚¨ä½ç½®å‡ºç°è¿‡çš„å€¼è¿˜æœ‰å¯èƒ½å†æ¬¡é‡å¤å‡ºç°ã€‚

> we have limited our current study to examine only the value locality of general-purpose or floating-point registers **immediately following memory loads that target those registers.**

ä½œè€…å¯¹é¢„æµ‹çš„èŒƒå›´ä¹Ÿè¿›è¡Œäº†ä¸€ä¸ªé™åˆ¶ï¼šä»…ä»…é¢„æµ‹é€šç”¨çš„æˆ–æµ®ç‚¹æ•°å¯„å­˜å™¨ã€‚

ğŸ“ŒğŸ“Œ æ·±å…¥æ€è€ƒï¼Œä¸ºä»€ä¹ˆè¦åšè¿™ä¸ªé™åˆ¶ï¼Ÿ



> As it turns out, if we narrow the scope of our prediction mechanism by considering each static load individually, the task becomes much easier, and we are able to accurately predict a significant fraction of register values being loaded from memory.

ä¸ºä»€ä¹ˆå€¼å±€éƒ¨æ€§å¯ä»¥è¢«æˆ‘ä»¬æ‰€åˆ©ç”¨ï¼Ÿä½œè€…ç¼©å°äº†é¢„æµ‹çš„èŒƒå›´ã€‚



æ¥ä¸‹æ¥ï¼Œä½œè€…ä»å‡ ä¸ªæ–¹é¢æ¥è®ºè¯ï¼Œå€¼å±€éƒ¨æ€§å­˜åœ¨çš„ä¸€äº›åŸå› ï¼š

1. data redundancy, å€¼å†—ä½™ã€‚ä½“ç°åœ¨ä¸€äº›ä¾‹å­æ¯”å¦‚ç¨€ç–çŸ©é˜µã€å¸¦ç©ºç™½çš„æ–‡æœ¬æ–‡ä»¶å’Œç”µå­è¡¨æ ¼ä¸­çš„ç©ºç™½å•å…ƒï¼›
2. Error-checking, é”™è¯¯æ£€æŸ¥ï¼Œæ£€æŸ¥ä¸é•¿å‘ç”Ÿçš„æ¡ä»¶ç»å¸¸ä¼šç¼–è¯‘åˆ° load çš„å¸¸é‡ï¼›Checks for infrequently-occurring conditions often compile into loads of what are effectively run-time constants.
3. Program constants, è¿™ä¸ªæ¯”è¾ƒå¥½ç†è§£ï¼Œ ä½†æ˜¯æˆ‘ç†è§£ä¸äº†ã€‚âŒâŒâŒ
4. Computed branches, 
5. Virtual function calls, 
6. Glue code, 
7. Addressability
8. Call-subgraph identities
9. Memory alias resolution
10. Register spill code



### LVPT

ä½œè€…é€šè¿‡å¯¹ loads value è¿›è¡Œåˆ†ç±»è¾¾åˆ°å‡å°‘é¢„æµ‹é”™è¯¯ç‡çš„ç›®çš„ï¼Œæ€»å…±å¯ä»¥åˆ†ä¸ºä¸‰ç±»ï¼š

1. LVPT æ— æ³•é¢„æµ‹
2. LVPT å¯ä»¥é¢„æµ‹
3. LVPT å‡ ä¹å¯ä»¥é¢„æµ‹ï¼ˆæ‰§è¡Œåº¦é«˜çš„è¯å°±è¿›è¡Œé¢„æµ‹ï¼‰

æ ¹æ®ä»¥ä¸Šä¸‰ç±»ï¼Œå°† loads æŒ‡ä»¤åˆ†ä¸ºäº†ä¸‰ç±»ï¼šunpredictable, predictable, and constant loads.

å¯¹åº”çš„å¯èƒ½çš„ 2-bit è®¡æ•°å™¨å¯ä»¥è¿™ä¹ˆåˆ†ç±»ï¼š*no prediction, incorrect prediction, correct prediction, or constant load.*



> The LVPT is indexed by the load instruction address and is not tagged, so both constructive and destructive interference can occur between loads that map to the same entry (the LVPT is direct-mapped).

ä¸Šé¢è¿™æ®µè¯è¯´æ˜äº†ï¼ŒLVPT æ˜¯ç›´æ¥æ˜ å°„çš„ï¼Œå¹¶ä¸”æ²¡æœ‰ tag, æ‰€ä»¥å¯¼è‡´çš„ç»“æœæ˜¯ both constructive and destructive interference éƒ½å¯èƒ½æ˜ å°„åˆ°åŒä¸€ä¸ª entry.



æˆ‘ä»¬æ¥ä¸‹æ¥ç ”ç©¶ä¸€ä¸‹ï¼Œé¢„æµ‹ä¹‹ä¸­çš„ä¸€äº›ç»†èŠ‚ï¼š

é¦–å…ˆæ˜¯ LVPT, LCT, CVU ä¹‹é—´çš„ä½¿ç”¨ï¼Œæ–‡ç« ä¸­ä½¿ç”¨ CVU(constant verification unit) æ¥å­˜å‚¨ constant.

### LCT & CVU

å°½ç®¡è¯´ LVPT å°† loads åˆ†ä¸ºäº†ä¸‰ç±»ï¼Œä½†æ˜¯è¿˜æ˜¯ç¼ºå°‘ä¸€ä¸ªéªŒè¯çš„æœºåˆ¶ï¼Œæ‰€ä»¥è¯´åœ¨ LCT é˜¶æ®µï¼Œæˆ‘ä»¬è¿˜æ˜¯éœ€è¦æ ¹æ®åˆ†ç±»è¿›è¡Œä¸åŒçš„å†³ç­–ï¼š

1. predictable: å°†é¢„æµ‹çš„å€¼å’Œä»å†…å­˜ä¸­æ£€ç´¢å‡ºæ¥çš„å€¼è¿›è¡Œæ¯”è¾ƒã€‚

2. highly-predictable or constant loads: ä½¿ç”¨ CVU å•å…ƒï¼ŒCVU å•å…ƒå¯ä»¥é¿å…è®¿å­˜æ“ä½œï¼Œå…·ä½“çš„åšæ³•æ˜¯å¼ºåˆ¶å°† LVPT ä¸­çš„ entry ä¸ä¸»å­˜ä¿æŒä¸€è‡´æ€§æ¥å®ç°ã€‚

   > we use the constant verification unit, or CVU, which allows us to avoid accessing the conventional memory system completely by forcing the LVPT entries that correspond to constant loads to remain coherent with main memory.

   å¯¹äºè¢« LCT å½’ç±»äº constants çš„ entry æ¥è¯´ï¼Œæ•°æ®çš„åœ°å€å’Œ LVPT çš„ç´¢å¼•è¢«æ”¾åœ¨ CVU å†…éƒ¨ï¼Œä½†æ˜¯è¿™ä¸¤ä¸ªå­—æ®µæ˜¯åˆ†å¼€çš„ï¼ˆç‹¬ç«‹çš„ï¼‰ã€å­˜äºå…¨ç›¸è”çš„ table ä¸­ã€‚è¿™ä¸ª table ä¸ä¸»å­˜ä¿æŒä¸€è‡´æ€§ï¼Œç­–ç•¥æ˜¯ï¼š

   > This table is kept coherent with main memory by invalidating any entries where the data address matches a subsequent store instruction.

â€‹		ä¸Šè¿°è¯è¯´æ˜äº†ä¿æŒä¸€è‡´çš„ç­–ç•¥ï¼Œç›®å‰æˆ‘çš„ç†è§£æ˜¯ï¼Œtable ä½¿å…¶ä¸­çš„æŸä¸ªå­—æ®µéæ³•åŒ–ï¼Œä¹Ÿå°±æ˜¯è¯´ï¼Œstore æŒ‡ä»¤ï¼ˆğŸ’›ğŸ’› ç‰¹åˆ«æ³¨æ„è¿™ä¸ªç»†èŠ‚ï¼Œæ˜¯ store æŒ‡ä»¤ï¼‰çš„æ‰§è¡Œå¯ä»¥ä½¿ CVU ä¸­çš„å­—æ®µéæ³•åŒ–ï¼Œå› ä¸ºè®¿å­˜ä¼šæ”¹å˜è¿™ä¸ªåœ°å€å¯¹åº”æ•°æ®çš„å€¼ã€‚ä½†æ˜¯å¦‚æœæ²¡æœ‰æ€¼è¿™ä¸ªåœ°å€å‘ç”Ÿè¿‡ load æŒ‡ä»¤çš„è¯ï¼Œè¿™ä¸ªåœ°å€å­—æ®µå°±æ˜¯ä¸€ç›´æœ‰æ•ˆçš„ï¼Œæˆ‘ä»¬åœ¨é¢„æµ‹çš„æ—¶å€™(constant load) ç›´æ¥ä»è¿™ä¸ª CVU ä¸­å–å€¼ï¼Œè¿™é‡Œé¢çš„å€¼æ˜¯å’Œä¸»å­˜ä¸­çš„å€¼ä¿æŒä¸€è‡´çš„ã€‚

è¿™ä¸ª CVU é‡Œé¢çš„å€¼æ˜¯ä»€ä¹ˆæ—¶å€™å†™è¿›å»çš„å‘¢ï¼Œæˆ‘ä»¬åœ¨æåˆ°ä¸Šæ–‡çš„ CVU çš„ç»„æˆæ—¶è¯´åˆ°äº†ï¼Œå…¶å­—æ®µçš„ä¸€éƒ¨åˆ†æ˜¯ä¸ LVPT æƒ³å…³è”çš„ï¼Œæ‰€ä»¥å½“ load æ‰§è¡Œå®Œæˆï¼ŒéªŒè¯åˆ°æŸä¸ªæ¡ç›®çš„é¢„æµ‹æ˜¯æ­£ç¡®çš„æ—¶å€™ï¼Œæˆ‘ä»¬å°±æŠŠè¿™ä¸ªæ¡ç›®åˆ·æ–°åˆ° CVU ä¸­ã€‚

è¿™ç§æªæ–½çš„å¥½å¤„å°±æ˜¯å¯ä»¥é™ä½å†…å­˜å¸¦å®½çš„éœ€æ±‚ã€‚

### The Load Value Prediction Unit

LVPT, LCT, CVU ä¹‹é—´æ˜¯æ€ä¹ˆåˆä½œçš„å‘¢ï¼Ÿ

load æŒ‡ä»¤ fetch çš„æ—¶å€™ï¼ŒLVPT, LCT è¡¨è¢«åŒæ—¶ç´¢å¼•äº†ï¼Œä¸€ä¸ªè´Ÿè´£åˆ†ç±»ï¼Œä¸€ä¸ªè´Ÿè´£å…·ä½“çš„é¢„æµ‹ï¼›ä¸€æ—¦é¢„æµ‹çš„åœ°å€æœ‰äº†ï¼ŒEX1, cache çš„è®¿é—®å’Œ CVU çš„è®¿é—®åŒæ—¶è¿›è¡Œã€‚å½“çœŸå®çš„ value ä» L1 cache ä¸­è¿”å›çš„æ—¶å€™ï¼Œå°†å…¶ä¸é¢„æµ‹çš„å€¼è¿›è¡Œæ¯”è¾ƒï¼Œæ­¤æ—¶ï¼Œç›¸å…³çš„æ¨æµ‹æŒ‡ä»¤ï¼ˆspeculative instructionsï¼‰æœ‰ä¸¤ä¸ªé€‰æ‹©ï¼š

- write back â€“ æˆåŠŸ
- reissue â€“ å¤±è´¥

ç”±äºæ— æ³•åŠæ—¶åœ¨ CVU ä¸Šé¢æ‰§è¡Œæœç´¢ä»¥é¿å…å†…å­˜è®¿é—®ï¼Œå› æ­¤ CVU å”¯ä¸€å¯ä»¥é˜»æ­¢å†…å­˜è®¿é—®çš„æ—¶å€™æ˜¯åœ¨ cache miss æˆ–è€… bank conflict çš„æ—¶å€™ã€‚

### Conclusion 

> we demonstrate that load instructions, when examined on a per-instruction-address basis, exhibit significant amounts of value locality.

âŒâŒâŒ å¦‚ä½•ç†è§£ per-instruction-address basis?



> we describe load value prediction, a microarchitectural technique for capturing and exploiting load value locality to reduce effective memory latency as well as bandwidth requirements.

ä¸Šé¢è¿™æ®µè¯è®²è¿°äº† **load value prediction** çš„é‡è¦æ„ä¹‰ï¼Œç‰¹åˆ«æ˜¯åœ¨å­¦æœ¯ä¸Šçš„å®šä¹‰ã€‚

## Words

| Words              | å«ä¹‰               |      | Words         | å«ä¹‰             |
| ------------------ | ------------------ | ---- | ------------- | ---------------- |
| impose             | å¼ºåˆ¶å®è¡Œã€å¼ºåˆ¶æ¨è¡Œ |      | Speculation   | æ¨æµ‹ã€çŒœæµ‹       |
| narrow             | æœ‰é™çš„ã€å°çš„       |      | saturating    | é¥±å’Œ             |
| hysteresis         | å›å·®ã€æ»å         |      | speculative   | æŠ•æœºæ€§çš„         |
| saturating counter | é¥±å’Œè®¡æ•°å™¨         |      | govern        | ç»Ÿæ²»ã€ç®¡ç†       |
| composite          | ç»„åˆã€å¤åˆ         |      | probed        | æ¢æµ‹             |
| mitigate           | ä½¿ç¼“å’Œã€ä½¿å‡è½»     |      | redundancy    | å†—ä½™             |
| heterogeneous      | å¼‚æ„               |      | contemporary  | å½“ä»£çš„ã€åŒæ—¶æœŸçš„ |
| seamlessly         | å®Œç¾æ— ç¼º           |      | complementary | äº’è¡¥çš„           |

é¥±å’Œè®¡æ•°å™¨ç†è§£ï¼šå¯¹äº 2-bit è®¡æ•°å™¨æ¥è¯´ï¼Œ0 or 3 å°±æ˜¯åˆ°äº†é¥±å’Œçš„çŠ¶æ€ï¼Œæ­¤æ—¶è‡ªå¢æˆ–è€…è‡ªå‡éƒ½æ˜¯ä¸ä¼šæ”¹å˜å€¼çš„ï¼Œæ‰€ä»¥å°±é¥±å’Œäº†ã€‚



## Reference

[^1]: [Championship Value Prediction (CVP)](https://www.microarch.org/cvp1/index.html)
[^2]: [MICRO Test of Time Award](https://www.microarch.org/tot/index.html#winners)
[^3]: M. H. Lipasti and J. P. Shen, "Exceeding the dataflow limit via value prediction," Proceedings of the 29th Annual IEEE/ACM International Symposium on Microarchitecture. MICRO 29, 1996, pp. 226-237, doi: 10.1109/MICRO.1996.566464.
[^4]: R. Sheikh and D. Hower, "Efficient Load Value Prediction Using Multiple Predictors and Filters," 2019 IEEE International Symposium on High Performance Computer Architecture (HPCA), 2019, pp. 454-465, doi: 10.1109/HPCA.2019.00057.
[^5]: Mikko H. Lipasti, Christopher B. Wilkerson, and John Paul Shen. 1996. Value locality and load value prediction. In Proceedings of the seventh international conference on Architectural support for programming languages and operating systems (ASPLOS VII). Association for Computing Machinery, New York, NY, USA, 138â€“147. https://doi.org/10.1145/237090.237173
[^6]: [Value Locality and Load Value Prediction](https://course.ece.cmu.edu/~ece740/f10/lib/exe/fetch.php?media=valuelocalityandloadvalueprediction.pdf), *Mikko H. Lipasti, Christopher B. Wilkerson, and John Paul Shen. 1996. Value locality and load value prediction. SIGPLAN Not. 31, 9 (Sept. 1996), 138â€“147. https://doi.org/10.1145/248209.237173*
