$date
	Wed Oct 13 17:13:44 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module halfadd_tb $end
$var wire 1 ! ss $end
$var wire 1 " cy $end
$var reg 1 # aa $end
$var reg 1 $ bb $end
$scope module add1 $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 ! sum $end
$var wire 1 " cout $end
$scope module a0 $end
$var wire 1 # i0 $end
$var wire 1 $ i1 $end
$var wire 1 " o2 $end
$upscope $end
$scope module x0 $end
$var wire 1 # i0 $end
$var wire 1 $ i1 $end
$var wire 1 ! o4 $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
0!
$end
#5
1!
1$
#10
0$
1#
#15
1"
0!
1$
