// Seed: 1671566506
`timescale 1ps / 1 ps
module module_0 (
    output logic id_0,
    input id_1,
    input id_2,
    input id_3,
    output id_4
);
  logic id_5;
endmodule
