#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Apr  7 12:55:50 2020
# Process ID: 6555
# Current directory: /home/gennart/Documents/MAI/Thesis/spn_sw/build
# Command line: vivado
# Log file: /home/gennart/Documents/MAI/Thesis/spn_sw/build/vivado.log
# Journal file: /home/gennart/Documents/MAI/Thesis/spn_sw/build/vivado.jou
#-----------------------------------------------------------
start_gui
Warning: X locale modifiers not supported, using default
xterm: Failed to open input method
open_project /home/gennart/Documents/MAI/Thesis/posit_spn/spn_thesis/spn_thesis.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory '/home/gennart/Documents/MAI/Thesis/posit_spn/ip_repo/My_SPN_Core_AXI_1.0'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/gennart/Documents/MAI/Thesis/posit_spn/ip_repo/SPN_Mnist_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/gennart/Documents/MAI/Thesis/posit_spn/ip_repo/my_spn_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/gennart/Documents/MAI/Thesis/posit_spn/ip_repo/myip_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/gennart/Documents/MAI/Thesis/posit_spn/ip_repo/SPN_IP_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-2207] Repository '/home/gennart/Documents/MAI/Thesis/posit_spn/ip_repo/myip_1.0' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/gennart/Documents/MAI/Thesis/posit_spn/ip_repo/myip_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/gennart/Documents/MAI/Thesis/posit_spn/ip_repo/My_SPN_Core_AXI_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/gennart/Documents/MAI/Thesis/posit_spn'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/home/gennart/Documents/MAI/Thesis/posit_spn' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/home/gennart/Documents/MAI/Thesis/posit_spn/spn_thesis'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/media/gennart/Files/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 6606.172 ; gain = 189.820 ; free physical = 2649 ; free virtual = 20686
update_compile_order -fileset sources_1
open_bd_design {/home/gennart/Documents/MAI/Thesis/posit_spn/spn_thesis/spn_thesis.srcs/sources_1/bd/design_SPN/design_SPN.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- user.org:user:my_spn:1.0 - my_spn_0
Successfully read diagram <design_SPN> from BD file </home/gennart/Documents/MAI/Thesis/posit_spn/spn_thesis/spn_thesis.srcs/sources_1/bd/design_SPN/design_SPN.bd>
open_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 6923.258 ; gain = 0.000 ; free physical = 2472 ; free virtual = 20581
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_fifo_mm_s:4.2 axi_fifo_mm_s_0
endgroup
delete_bd_objs [get_bd_cells axi_fifo_mm_s_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo:2.0 axis_data_fifo_0
endgroup
set_property location {1 71 -314} [get_bd_cells axis_data_fifo_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_data_fifo:2.1 axi_data_fifo_0
endgroup
set_property location {1 32 -448} [get_bd_cells axi_data_fifo_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:fifo_generator:13.2 fifo_generator_0
INFO: [xilinx.com:ip:fifo_generator:13.2-5968] /fifo_generator_0Executing the post_config_ip from bd
endgroup
delete_bd_objs [get_bd_cells fifo_generator_0]
delete_bd_objs [get_bd_cells axi_data_fifo_0]
delete_bd_objs [get_bd_cells axis_data_fifo_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_vfifo_ctrl:2.0 axi_vfifo_ctrl_0
endgroup
set_property location {1 98 -552} [get_bd_cells axi_vfifo_ctrl_0]
delete_bd_objs [get_bd_cells axi_vfifo_ctrl_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_fifo_mm_s:4.2 axi_fifo_mm_s_0
endgroup
delete_bd_objs [get_bd_cells axi_fifo_mm_s_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_data_fifo:2.1 axi_data_fifo_0
endgroup
set_property location {3 758 -394} [get_bd_cells axi_data_fifo_0]
regenerate_bd_layout
delete_bd_objs [get_bd_cells axi_data_fifo_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:fifo_generator:13.2 fifo_generator_0
INFO: [xilinx.com:ip:fifo_generator:13.2-5968] /fifo_generator_0Executing the post_config_ip from bd
endgroup
set_property -dict [list CONFIG.INTERFACE_TYPE {AXI_STREAM} CONFIG.Reset_Type {Asynchronous_Reset} CONFIG.Full_Flags_Reset_Value {1} CONFIG.PROTOCOL {AXI4} CONFIG.Clock_Type_AXI {Common_Clock} CONFIG.FIFO_Implementation_wach {Common_Clock_Distributed_RAM} CONFIG.Full_Threshold_Assert_Value_wach {15} CONFIG.Empty_Threshold_Assert_Value_wach {14} CONFIG.FIFO_Implementation_wdch {Common_Clock_Block_RAM} CONFIG.Empty_Threshold_Assert_Value_wdch {1022} CONFIG.FIFO_Implementation_wrch {Common_Clock_Distributed_RAM} CONFIG.Full_Threshold_Assert_Value_wrch {15} CONFIG.Empty_Threshold_Assert_Value_wrch {14} CONFIG.FIFO_Implementation_rach {Common_Clock_Distributed_RAM} CONFIG.Full_Threshold_Assert_Value_rach {15} CONFIG.Empty_Threshold_Assert_Value_rach {14} CONFIG.FIFO_Implementation_rdch {Common_Clock_Block_RAM} CONFIG.Empty_Threshold_Assert_Value_rdch {1022} CONFIG.FIFO_Implementation_axis {Common_Clock_Block_RAM} CONFIG.Empty_Threshold_Assert_Value_axis {1022} CONFIG.Enable_Safety_Circuit {true}] [get_bd_cells fifo_generator_0]
INFO: [xilinx.com:ip:fifo_generator:13.2-5968] /fifo_generator_0Executing the post_config_ip from bd
set_property location {2.5 899 199} [get_bd_cells fifo_generator_0]
set_property location {2.5 1165 202} [get_bd_cells my_spn_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4_s2mm -config {Dest_Intf "/my_spn_0/S00_AXI" Bridge_IP "New AXI DMA (High/Medium frequency transfer)" Conn_S_AXIS "1" Clk_Stream "Auto" Clk_MM "Auto" }  [get_bd_intf_pins fifo_generator_0/M_AXIS]
No interface associated with "/axi_dma/M_AXI_S2MM" found
ERROR: [BD 41-2168] Errors found in procedure apply_rule:


INFO: [BD 5-145] Automation rule xilinx.com:bd_rule:axi4 was not applied to object S00_AXI
ERROR: [Common 17-39] 'apply_bd_automation' failed due to earlier errors.
ERROR: [BD 41-1273] Error running apply_rule TCL procedure: No interface associated with "/axi_dma/M_AXI_S2MM" found
    connect_dma_mm_write_intfs Line 20
INFO: [BD 5-145] Automation rule xilinx.com:bd_rule:axi4_s2mm was not applied to object M_AXIS
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:axi4_s2mm -config {Dest_Intf "/my_spn_0/S00_AXI" Bridge_IP "New AXI DMA (High/Medium frequency transfer)" Conn_S_AXIS "1" Clk_Stream "Auto" Clk_MM "Auto" }  [get_bd_intf_pins fifo_generator_0/M_AXIS]'
apply_bd_automation -rule xilinx.com:bd_rule:axi4_s2mm -config {Dest_Intf "/my_spn_0/S00_AXI" Bridge_IP "New AXI DMA (High/Medium frequency transfer)" Conn_S_AXIS "1" Clk_Stream "Auto" Clk_MM "Auto" }  [get_bd_intf_pins fifo_generator_0/M_AXIS]
No interface associated with "/axi_dma/M_AXI_S2MM" found
ERROR: [BD 41-2168] Errors found in procedure apply_rule:


INFO: [BD 5-145] Automation rule xilinx.com:bd_rule:axi4 was not applied to object S00_AXI
ERROR: [Common 17-39] 'apply_bd_automation' failed due to earlier errors.
ERROR: [BD 41-1273] Error running apply_rule TCL procedure: No interface associated with "/axi_dma/M_AXI_S2MM" found
    connect_dma_mm_write_intfs Line 20
INFO: [BD 5-145] Automation rule xilinx.com:bd_rule:axi4_s2mm was not applied to object M_AXIS
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:axi4_s2mm -config {Dest_Intf "/my_spn_0/S00_AXI" Bridge_IP "New AXI DMA (High/Medium frequency transfer)" Conn_S_AXIS "1" Clk_Stream "Auto" Clk_MM "Auto" }  [get_bd_intf_pins fifo_generator_0/M_AXIS]'
apply_bd_automation -rule xilinx.com:bd_rule:axi4_s2mm -config {Dest_Intf "/processing_system7_0/M_AXI_GP0" Bridge_IP "New AXI-Stream FIFO (Medium/Low frequency transfer)" Conn_M_AXIS "1" Clk_Stream "Auto" Clk_MM "Auto" }  [get_bd_intf_pins fifo_generator_0/S_AXIS]
ERROR: [IP_Flow 19-3478] Validation failed for parameter 'Master Interface TDATA Width (bytes)(M_TDATA_NUM_BYTES)' with value '1' for BD Cell 'axis_dwidth_converter'. M_TDATA_NUM_BYTES must not have the same value as S_TDATA_NUM_BYTES
INFO: [IP_Flow 19-3438] Customization errors found on 'axis_dwidth_converter'. Restoring to previous valid configuration.
ERROR: [BD 41-245] set_property error - Validation failed for parameter 'Master Interface TDATA Width (bytes)(M_TDATA_NUM_BYTES)' with value '1' for BD Cell 'axis_dwidth_converter'. M_TDATA_NUM_BYTES must not have the same value as S_TDATA_NUM_BYTES
Customization errors found on 'axis_dwidth_converter'. Restoring to previous valid configuration.

ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
ERROR: [BD 41-1273] Error running apply_rule TCL procedure: ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
    insert_axis_dw_conv Line 13
INFO: [BD 5-145] Automation rule xilinx.com:bd_rule:axi4_s2mm was not applied to object S_AXIS
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:axi4_s2mm -config {Dest_Intf "/processing_system7_0/M_AXI_GP0" Bridge_IP "New AXI-Stream FIFO (Medium/Low frequency transfer)" Conn_M_AXIS "1" Clk_Stream "Auto" Clk_MM "Auto" }  [get_bd_intf_pins fifo_generator_0/S_AXIS]'
ERROR: [Common 17-39] 'apply_bd_automation' failed due to earlier errors.
set_property -dict [list CONFIG.INTERFACE_TYPE {AXI_MEMORY_MAPPED}] [get_bd_cells fifo_generator_0]
INFO: [xilinx.com:ip:fifo_generator:13.2-5968] /fifo_generator_0Executing the post_config_ip from bd
connect_bd_intf_net [get_bd_intf_pins fifo_generator_0/S_AXI] [get_bd_intf_pins processing_system7_0/M_AXI_GP0]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
create_peripheral user.org user myip 1.0 -dir /home/gennart/Documents/MAI/Thesis/posit_spn/ip_repo
add_peripheral_interface S00_AXIS -interface_mode slave -axi_type stream [ipx::find_open_core user.org:user:myip:1.0]
generate_peripheral -force [ipx::find_open_core user.org:user:myip:1.0]
write_peripheral [ipx::find_open_core user.org:user:myip:1.0]
set_property  ip_repo_paths  {/home/gennart/Documents/MAI/Thesis/posit_spn/ip_repo/myip_1.0 /home/gennart/Documents/MAI/Thesis/posit_spn/ip_repo/SPN_Mnist_1.0 /home/gennart/Documents/MAI/Thesis/posit_spn/ip_repo/my_spn_1.0 /home/gennart/Documents/MAI/Thesis/posit_spn/ip_repo/myip_1.0 /home/gennart/Documents/MAI/Thesis/posit_spn/ip_repo/SPN_IP_1.0 /home/gennart/Documents/MAI/Thesis/posit_spn/ip_repo/myip_1.0 /home/gennart/Documents/MAI/Thesis/posit_spn/ip_repo/My_SPN_Core_AXI_1.0 /home/gennart/Documents/MAI/Thesis/posit_spn} [current_project]
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/gennart/Documents/MAI/Thesis/posit_spn/ip_repo/myip_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/gennart/Documents/MAI/Thesis/posit_spn/ip_repo/SPN_Mnist_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/gennart/Documents/MAI/Thesis/posit_spn/ip_repo/my_spn_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-2207] Repository '/home/gennart/Documents/MAI/Thesis/posit_spn/ip_repo/myip_1.0' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/gennart/Documents/MAI/Thesis/posit_spn/ip_repo/myip_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/gennart/Documents/MAI/Thesis/posit_spn/ip_repo/SPN_IP_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-2207] Repository '/home/gennart/Documents/MAI/Thesis/posit_spn/ip_repo/myip_1.0' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/gennart/Documents/MAI/Thesis/posit_spn/ip_repo/myip_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/gennart/Documents/MAI/Thesis/posit_spn/ip_repo/My_SPN_Core_AXI_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/gennart/Documents/MAI/Thesis/posit_spn'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/home/gennart/Documents/MAI/Thesis/posit_spn' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/home/gennart/Documents/MAI/Thesis/posit_spn/spn_thesis'.)
startgroup
create_bd_cell -type ip -vlnv user.org:user:myip:1.0 myip_0
endgroup
set_property location {3 882 -19} [get_bd_cells my_spn_0]
set_property location {3 838 191} [get_bd_cells myip_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4_s2mm -config {Dest_Intf "/myip_0/S00_AXIS" Bridge_IP "New AXI-Stream FIFO (Medium/Low frequency transfer)" Clk_Stream "Auto" Clk_MM "Auto" }  [get_bd_intf_pins fifo_generator_0/M_AXI]
ERROR: [Common 17-69] Command failed: Cannot find cell named '/axi_fifo_mm_s/S_AXI'
ERROR: [Ip 78-87] Error found in procedure get_rule_options.
 
ERROR: [Ip 78-92] Failed to extract configurable options 
No interface associated with "/fifo_generator_0/M_AXI" found
ERROR: [BD 41-2168] Errors found in procedure apply_rule:


INFO: [BD 5-145] Automation rule xilinx.com:bd_rule:axi4 was not applied to object S_AXI
ERROR: [Common 17-39] 'apply_bd_automation' failed due to earlier errors.
ERROR: [BD 41-1273] Error running apply_rule TCL procedure: No interface associated with "/fifo_generator_0/M_AXI" found
    connect_fifo_mm_intf Line 15
INFO: [BD 5-145] Automation rule xilinx.com:bd_rule:axi4_s2mm was not applied to object M_AXI
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:axi4_s2mm -config {Dest_Intf "/myip_0/S00_AXIS" Bridge_IP "New AXI-Stream FIFO (Medium/Low frequency transfer)" Clk_Stream "Auto" Clk_MM "Auto" }  [get_bd_intf_pins fifo_generator_0/M_AXI]'
startgroup
set_property -dict [list CONFIG.INTERFACE_TYPE {AXI_STREAM}] [get_bd_cells fifo_generator_0]
INFO: [xilinx.com:ip:fifo_generator:13.2-5968] /fifo_generator_0Executing the post_config_ip from bd
delete_bd_objs [get_bd_intf_nets processing_system7_0_M_AXI_GP0]
endgroup
connect_bd_intf_net [get_bd_intf_pins fifo_generator_0/M_AXIS] [get_bd_intf_pins myip_0/S00_AXIS]
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_USE_M_AXI_GP0 {0} CONFIG.PCW_USE_S_AXI_GP0 {1}] [get_bd_cells processing_system7_0]
endgroup
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_USE_S_AXI_GP0 {0}] [get_bd_cells processing_system7_0]
endgroup
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_USE_S_AXI_GP1 {1}] [get_bd_cells processing_system7_0]
endgroup
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
delete_bd_objs [get_bd_intf_nets processing_system7_0_DDR] [get_bd_intf_nets processing_system7_0_FIXED_IO] [get_bd_cells processing_system7_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
set_property location {1 193 207} [get_bd_cells processing_system7_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/axi_dma/M_AXI_S2MM} Slave {/my_spn_0/S00_AXI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins my_spn_0/S00_AXI]
No interface associated with "/axi_dma/M_AXI_S2MM" found
ERROR: [BD 41-2168] Errors found in procedure apply_rule:


INFO: [BD 5-145] Automation rule xilinx.com:bd_rule:axi4 was not applied to object S00_AXI
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/axi_dma/M_AXI_S2MM} Slave {/my_spn_0/S00_AXI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins my_spn_0/S00_AXI]'
ERROR: [Common 17-39] 'apply_bd_automation' failed due to earlier errors.
apply_bd_automation -rule xilinx.com:bd_rule:axi4_s2mm -config {Dest_Intf "/fifo_generator_0/S_AXIS" Bridge_IP "New AXI-Stream FIFO (Medium/Low frequency transfer)" Clk_Stream "Auto" Clk_MM "Auto" }  [get_bd_intf_pins processing_system7_0/M_AXI_GP0]
ERROR: [IP_Flow 19-3478] Validation failed for parameter 'Master Interface TDATA Width (bytes)(M_TDATA_NUM_BYTES)' with value '1' for BD Cell 'axis_dwidth_converter'. M_TDATA_NUM_BYTES must not have the same value as S_TDATA_NUM_BYTES
INFO: [IP_Flow 19-3438] Customization errors found on 'axis_dwidth_converter'. Restoring to previous valid configuration.
ERROR: [BD 41-245] set_property error - Validation failed for parameter 'Master Interface TDATA Width (bytes)(M_TDATA_NUM_BYTES)' with value '1' for BD Cell 'axis_dwidth_converter'. M_TDATA_NUM_BYTES must not have the same value as S_TDATA_NUM_BYTES
Customization errors found on 'axis_dwidth_converter'. Restoring to previous valid configuration.

ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
ERROR: [BD 41-1273] Error running apply_rule TCL procedure: ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
    insert_axis_dw_conv Line 13
INFO: [BD 5-145] Automation rule xilinx.com:bd_rule:axi4_s2mm was not applied to object M_AXI_GP0
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:axi4_s2mm -config {Dest_Intf "/fifo_generator_0/S_AXIS" Bridge_IP "New AXI-Stream FIFO (Medium/Low frequency transfer)" Clk_Stream "Auto" Clk_MM "Auto" }  [get_bd_intf_pins processing_system7_0/M_AXI_GP0]'
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.TDATA_NUM_BYTES {4} CONFIG.TSTRB_WIDTH {4} CONFIG.TKEEP_WIDTH {4}] [get_bd_cells fifo_generator_0]
INFO: [xilinx.com:ip:fifo_generator:13.2-5968] /fifo_generator_0Executing the post_config_ip from bd
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4_s2mm -config {Dest_Intf "/fifo_generator_0/S_AXIS" Bridge_IP "New AXI-Stream FIFO (Medium/Low frequency transfer)" Clk_Stream "Auto" Clk_MM "Auto" }  [get_bd_intf_pins processing_system7_0/M_AXI_GP0]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
Slave segment </axi_fifo_mm_s/S_AXI/Mem0> is being mapped into address space </processing_system7_0/Data> at <0x43C0_0000 [ 64K ]>
regenerate_bd_layout
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
delete_bd_objs [get_bd_intf_ports DDR] [get_bd_intf_ports FIXED_IO]
ipx::edit_ip_in_project -upgrade true -name my_spn_v1_0_project -directory /home/gennart/Documents/MAI/Thesis/posit_spn/spn_thesis/spn_thesis.tmp/my_spn_v1_0_project /home/gennart/Documents/MAI/Thesis/posit_spn/ip_repo/my_spn_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/media/gennart/Files/Xilinx/Vivado/2019.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/gennart/Documents/MAI/Thesis/posit_spn/ip_repo/myip_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/gennart/Documents/MAI/Thesis/posit_spn/ip_repo/SPN_Mnist_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/gennart/Documents/MAI/Thesis/posit_spn/ip_repo/my_spn_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-2207] Repository '/home/gennart/Documents/MAI/Thesis/posit_spn/ip_repo/myip_1.0' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/gennart/Documents/MAI/Thesis/posit_spn/ip_repo/myip_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/gennart/Documents/MAI/Thesis/posit_spn/ip_repo/SPN_IP_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-2207] Repository '/home/gennart/Documents/MAI/Thesis/posit_spn/ip_repo/myip_1.0' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/gennart/Documents/MAI/Thesis/posit_spn/ip_repo/myip_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/gennart/Documents/MAI/Thesis/posit_spn/ip_repo/My_SPN_Core_AXI_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/gennart/Documents/MAI/Thesis/posit_spn'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/home/gennart/Documents/MAI/Thesis/posit_spn' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/home/gennart/Documents/MAI/Thesis/posit_spn/spn_thesis/spn_thesis.tmp/my_spn_v1_0_project'.)
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/gennart/Documents/MAI/Thesis/posit_spn/ip_repo/my_spn_1.0/hdl/my_spn_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/gennart/Documents/MAI/Thesis/posit_spn/ip_repo/my_spn_1.0/hdl/my_spn_v1_0.v:]
ipx::edit_ip_in_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 8734.941 ; gain = 24.984 ; free physical = 377 ; free virtual = 18880
update_compile_order -fileset sources_1
create_ip -name axis_data_fifo -vendor xilinx.com -library ip -version 2.0 -module_name axis_data_fifo_0 -dir /home/gennart/Documents/MAI/Thesis/posit_spn/ip_repo/my_spn_1.0/src
generate_target {instantiation_template} [get_files /home/gennart/Documents/MAI/Thesis/posit_spn/ip_repo/my_spn_1.0/src/axis_data_fifo_0/axis_data_fifo_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'axis_data_fifo_0'...
update_compile_order -fileset sources_1
create_ip -name axis_data_fifo -vendor xilinx.com -library ip -version 2.0 -module_name axis_data_fifo_1 -dir /home/gennart/Documents/MAI/Thesis/posit_spn/ip_repo/my_spn_1.0/src
set_property -dict [list CONFIG.TDATA_NUM_BYTES {4}] [get_ips axis_data_fifo_1]
generate_target {instantiation_template} [get_files /home/gennart/Documents/MAI/Thesis/posit_spn/ip_repo/my_spn_1.0/src/axis_data_fifo_1/axis_data_fifo_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'axis_data_fifo_1'...
update_compile_order -fileset sources_1
generate_target all [get_files  /home/gennart/Documents/MAI/Thesis/posit_spn/ip_repo/my_spn_1.0/src/axis_data_fifo_1/axis_data_fifo_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'axis_data_fifo_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'axis_data_fifo_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'axis_data_fifo_1'...
catch { config_ip_cache -export [get_ips -all axis_data_fifo_1] }
export_ip_user_files -of_objects [get_files /home/gennart/Documents/MAI/Thesis/posit_spn/ip_repo/my_spn_1.0/src/axis_data_fifo_1/axis_data_fifo_1.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/gennart/Documents/MAI/Thesis/posit_spn/ip_repo/my_spn_1.0/src/axis_data_fifo_1/axis_data_fifo_1.xci]
launch_runs -jobs 8 axis_data_fifo_1_synth_1
[Tue Apr  7 14:09:23 2020] Launched axis_data_fifo_1_synth_1...
Run output will be captured here: /home/gennart/Documents/MAI/Thesis/posit_spn/spn_thesis/spn_thesis.tmp/my_spn_v1_0_project/my_spn_v1_0_project.runs/axis_data_fifo_1_synth_1/runme.log
export_simulation -of_objects [get_files /home/gennart/Documents/MAI/Thesis/posit_spn/ip_repo/my_spn_1.0/src/axis_data_fifo_1/axis_data_fifo_1.xci] -directory /home/gennart/Documents/MAI/Thesis/posit_spn/spn_thesis/spn_thesis.tmp/my_spn_v1_0_project/my_spn_v1_0_project.ip_user_files/sim_scripts -ip_user_files_dir /home/gennart/Documents/MAI/Thesis/posit_spn/spn_thesis/spn_thesis.tmp/my_spn_v1_0_project/my_spn_v1_0_project.ip_user_files -ipstatic_source_dir /home/gennart/Documents/MAI/Thesis/posit_spn/spn_thesis/spn_thesis.tmp/my_spn_v1_0_project/my_spn_v1_0_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/gennart/Documents/MAI/Thesis/posit_spn/spn_thesis/spn_thesis.tmp/my_spn_v1_0_project/my_spn_v1_0_project.cache/compile_simlib/modelsim} {questa=/home/gennart/Documents/MAI/Thesis/posit_spn/spn_thesis/spn_thesis.tmp/my_spn_v1_0_project/my_spn_v1_0_project.cache/compile_simlib/questa} {ies=/home/gennart/Documents/MAI/Thesis/posit_spn/spn_thesis/spn_thesis.tmp/my_spn_v1_0_project/my_spn_v1_0_project.cache/compile_simlib/ies} {xcelium=/home/gennart/Documents/MAI/Thesis/posit_spn/spn_thesis/spn_thesis.tmp/my_spn_v1_0_project/my_spn_v1_0_project.cache/compile_simlib/xcelium} {vcs=/home/gennart/Documents/MAI/Thesis/posit_spn/spn_thesis/spn_thesis.tmp/my_spn_v1_0_project/my_spn_v1_0_project.cache/compile_simlib/vcs} {riviera=/home/gennart/Documents/MAI/Thesis/posit_spn/spn_thesis/spn_thesis.tmp/my_spn_v1_0_project/my_spn_v1_0_project.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
export_ip_user_files -of_objects  [get_files /home/gennart/Documents/MAI/Thesis/posit_spn/ip_repo/my_spn_1.0/src/axis_data_fifo_0/axis_data_fifo_0.xci] -no_script -reset -force -quiet
remove_files  /home/gennart/Documents/MAI/Thesis/posit_spn/ip_repo/my_spn_1.0/src/axis_data_fifo_0/axis_data_fifo_0.xci
export_ip_user_files -of_objects  [get_files /home/gennart/Documents/MAI/Thesis/posit_spn/ip_repo/my_spn_1.0/src/axis_data_fifo_1/axis_data_fifo_1.xci] -no_script -reset -force -quiet
remove_files  -fileset axis_data_fifo_1 /home/gennart/Documents/MAI/Thesis/posit_spn/ip_repo/my_spn_1.0/src/axis_data_fifo_1/axis_data_fifo_1.xci
INFO: [Project 1-386] Moving file '/home/gennart/Documents/MAI/Thesis/posit_spn/ip_repo/my_spn_1.0/src/axis_data_fifo_1/axis_data_fifo_1.xci' from fileset 'axis_data_fifo_1' to fileset 'sources_1'.
create_ip -name axis_data_fifo -vendor xilinx.com -library ip -version 2.0 -module_name axis_data_fifo_0 -dir /home/gennart/Documents/MAI/Thesis/posit_spn/ip_repo/my_spn_1.0/src
set_property -dict [list CONFIG.TDATA_NUM_BYTES {4}] [get_ips axis_data_fifo_0]
generate_target {instantiation_template} [get_files /home/gennart/Documents/MAI/Thesis/posit_spn/ip_repo/my_spn_1.0/src/axis_data_fifo_0_1/axis_data_fifo_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'axis_data_fifo_0'...
update_compile_order -fileset sources_1
generate_target all [get_files  /home/gennart/Documents/MAI/Thesis/posit_spn/ip_repo/my_spn_1.0/src/axis_data_fifo_0_1/axis_data_fifo_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'axis_data_fifo_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'axis_data_fifo_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'axis_data_fifo_0'...
catch { config_ip_cache -export [get_ips -all axis_data_fifo_0] }
export_ip_user_files -of_objects [get_files /home/gennart/Documents/MAI/Thesis/posit_spn/ip_repo/my_spn_1.0/src/axis_data_fifo_0_1/axis_data_fifo_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/gennart/Documents/MAI/Thesis/posit_spn/ip_repo/my_spn_1.0/src/axis_data_fifo_0_1/axis_data_fifo_0.xci]
launch_runs -jobs 8 axis_data_fifo_0_synth_1
[Tue Apr  7 14:10:20 2020] Launched axis_data_fifo_0_synth_1...
Run output will be captured here: /home/gennart/Documents/MAI/Thesis/posit_spn/spn_thesis/spn_thesis.tmp/my_spn_v1_0_project/my_spn_v1_0_project.runs/axis_data_fifo_0_synth_1/runme.log
export_simulation -of_objects [get_files /home/gennart/Documents/MAI/Thesis/posit_spn/ip_repo/my_spn_1.0/src/axis_data_fifo_0_1/axis_data_fifo_0.xci] -directory /home/gennart/Documents/MAI/Thesis/posit_spn/spn_thesis/spn_thesis.tmp/my_spn_v1_0_project/my_spn_v1_0_project.ip_user_files/sim_scripts -ip_user_files_dir /home/gennart/Documents/MAI/Thesis/posit_spn/spn_thesis/spn_thesis.tmp/my_spn_v1_0_project/my_spn_v1_0_project.ip_user_files -ipstatic_source_dir /home/gennart/Documents/MAI/Thesis/posit_spn/spn_thesis/spn_thesis.tmp/my_spn_v1_0_project/my_spn_v1_0_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/gennart/Documents/MAI/Thesis/posit_spn/spn_thesis/spn_thesis.tmp/my_spn_v1_0_project/my_spn_v1_0_project.cache/compile_simlib/modelsim} {questa=/home/gennart/Documents/MAI/Thesis/posit_spn/spn_thesis/spn_thesis.tmp/my_spn_v1_0_project/my_spn_v1_0_project.cache/compile_simlib/questa} {ies=/home/gennart/Documents/MAI/Thesis/posit_spn/spn_thesis/spn_thesis.tmp/my_spn_v1_0_project/my_spn_v1_0_project.cache/compile_simlib/ies} {xcelium=/home/gennart/Documents/MAI/Thesis/posit_spn/spn_thesis/spn_thesis.tmp/my_spn_v1_0_project/my_spn_v1_0_project.cache/compile_simlib/xcelium} {vcs=/home/gennart/Documents/MAI/Thesis/posit_spn/spn_thesis/spn_thesis.tmp/my_spn_v1_0_project/my_spn_v1_0_project.cache/compile_simlib/vcs} {riviera=/home/gennart/Documents/MAI/Thesis/posit_spn/spn_thesis/spn_thesis.tmp/my_spn_v1_0_project/my_spn_v1_0_project.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
