
# Messages from "go new"


# Messages from "go analyze"

# Info: Completed transformation 'analyze' on solution 'solution.v1': elapsed time 7.15 seconds, memory usage 1642456kB, peak memory usage 1642968kB (SOL-9)
# Warning: incompatible redefinition of macro "VECTOR_WIDTH" (declared at line 7) (CRD-47)
# Warning: last line of file ends without a newline (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
Pragma 'hls_design<top>' detected on routine 'peaceNTT' (CIN-6)
# Warning:           detected during compilation of secondary translation unit "/home/ls5382/project/forPython/ctype/pythonSelfUseCtype/peaseNTT/include/config.h" (CRD-47)
# Warning:           detected during compilation of secondary translation unit "/home/ls5382/project/forPython/ctype/pythonSelfUseCtype/peaseNTT/include/config.h" (CRD-1)
Front End called with arguments: -- /home/ls5382/project/NTT_Xilinx/Catapult/peaseNTT/src/ntt.cpp /home/ls5382/project/forPython/ctype/pythonSelfUseCtype/peaseNTT/include/config.h (CIN-69)
# Info: Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)
Source file analysis completed (CIN-68)
# Warning: last line of file ends without a newline (CRD-1)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
solution file add ../../../../NTT_Xilinx/Catapult/peaseNTT_md/directives.tcl -exclude true
# Info: Branching solution 'solution.v1' at state 'new' (PRJ-2)
go libraries
/INPUTFILES/8
# Info: Completed transformation 'analyze' on solution 'solution.v1': elapsed time 6.92 seconds, memory usage 1576920kB, peak memory usage 1576920kB (SOL-9)
# Warning:           detected during compilation of secondary translation unit "/home/ls5382/project/forPython/ctype/pythonSelfUseCtype/peaseNTT/include/config.h" (CRD-47)
/INPUTFILES/3
Pragma 'hls_design<top>' detected on routine 'peaceNTT' (CIN-6)
/INPUTFILES/4
# Warning:           detected during compilation of secondary translation unit "/home/ls5382/project/forPython/ctype/pythonSelfUseCtype/peaseNTT/include/config.h" (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
option set Input/TargetPlatform x86_64
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
/INPUTFILES/7
# Warning: incompatible redefinition of macro "VECTOR_WIDTH" (declared at line 7) (CRD-47)
c++11
# Warning: last line of file ends without a newline (CRD-1)
option set Input/CppStandard c++11
/INPUTFILES/6
solution file add ../../../../NTT_Xilinx/Catapult/peaseNTT_md/directives.tcl -exclude true
Source file analysis completed (CIN-68)
Moving session transcript to file "/home/ls5382/project/forPython/ctype/pythonSelfUseCtype/peaseNTT/catapult.log"
# Info: Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)
go analyze
/INPUTFILES/2
solution file add ./include/config.h
solution file add ./include/ntt.h -exclude true
Front End called with arguments: -- /home/ls5382/project/NTT_Xilinx/Catapult/peaseNTT/src/ntt.cpp /home/ls5382/project/forPython/ctype/pythonSelfUseCtype/peaseNTT/include/config.h (CIN-69)
solution file add ./include/utils.h -exclude true
/INPUTFILES/1
solution file add ../../../../NTT_Xilinx/Catapult/peaseNTT/src/utils.cpp -exclude true
solution file add ../../../../NTT_Xilinx/Catapult/peaseNTT/src/main.cpp -exclude true
/INPUTFILES/5
# Warning: last line of file ends without a newline (CRD-1)
solution file add ../../../../NTT_Xilinx/Catapult/peaseNTT/src/ntt.cpp

# Messages from "go compile"

# Info: Completed transformation 'compile' on solution 'peaceNTT.v3': elapsed time 3.27 seconds, memory usage 1642456kB, peak memory usage 1642968kB (SOL-9)
# Info: Design complexity at end of 'compile': Total ops = 92, Real ops = 36, Vars = 23 (SOL-21)
Loop '/peaceNTT/core/COPY_LOOP' iterated at most 1024 times. (LOOP-2)
Loop '/peaceNTT/core/COPY_LOOP#1' iterated at most 1024 times. (LOOP-2)
Loop '/peaceNTT/core/COMP_LOOP' iterated at most 512 times. (LOOP-2)
Loop '/peaceNTT/core/STAGE_LOOP' iterated at most 10 times. (LOOP-2)
# Info: CDesignChecker Shell script written to '/home/ls5382/project/forPython/ctype/pythonSelfUseCtype/peaseNTT/Catapult_3/peaceNTT.v3/CDesignChecker/design_checker.sh'
Design 'peaceNTT' was read (SOL-1)
Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
Synthesizing routine 'peaceNTT' (CIN-13)
Found top design routine 'peaceNTT' specified by directive (CIN-52)
Inlining routine 'cpyVec_dev' (CIN-14)
Inlining routine 'peaceNTT' (CIN-14)
Generating synthesis internal form... (CIN-3)
# Info: Starting transformation 'compile' on solution 'peaceNTT.v3' (SOL-8)
Optimizing block '/peaceNTT' ... (CIN-4)
Inlining routine 'cpyVec_dev' (CIN-14)
INOUT port 'twiddle' is only used as an input. (OPT-10)
INOUT port 'vec' is only used as an input. (OPT-10)
Inlining routine 'operator>=<64, true>' (CIN-14)
Inlining routine 'modulo_dev' (CIN-14)
Inlining routine 'operator>=<64, true>' (CIN-14)
Inlining routine 'modulo_dev' (CIN-14)

# Messages from "go libraries"

# Info: Design complexity at end of 'libraries': Total ops = 92, Real ops = 36, Vars = 23 (SOL-21)
# Info: Completed transformation 'libraries' on solution 'peaceNTT.v3': elapsed time 0.29 seconds, memory usage 1642456kB, peak memory usage 1642968kB (SOL-9)
# Info: Starting transformation 'libraries' on solution 'peaceNTT.v3' (SOL-8)
# Info: Please set ComponentLibs/TechLibSearchPath to enable flows that use downstream synthesis tools (LIB-220)

# Messages from "go assembly"

# Info: Completed transformation 'assembly' on solution 'peaceNTT.v5': elapsed time 0.09 seconds, memory usage 1707992kB, peak memory usage 1707992kB (SOL-9)
# Info: Design complexity at end of 'assembly': Total ops = 92, Real ops = 36, Vars = 23 (SOL-21)
CU_DESIGN sid5 ADD {} {VERSION v5 SID sid5 BRANCH_SID sid4 BRANCH_STATE libraries INCREMENTAL 0 STATE libraries TRANSFORMING 0 SOLUTION_DIR {} CAT_DIR /home/ls5382/project/forPython/ctype/pythonSelfUseCtype/peaseNTT/Catapult_3/ SYNTHESIS_FLOWPKG Vivado UNITS {} STATES {} INPUTFILES {} OUTPUTFILES {} TECHCONFIG {/CONFIG/PARAMETERS/Vivado/PARAMETERS/Xilinx/PARAMETERS/VIRTEX-7/PARAMETERS/-2/PARAMETERS/xc7vx690tffg1761-2/PARAMETERS/mgc_Xilinx-VIRTEX-7-2_beh/168 /CONFIG/PARAMETERS/Vivado/PARAMETERS/Xilinx/PARAMETERS/VIRTEX-7/PARAMETERS/Xilinx_RAMS/209} SOURCEHIER {} HIERCONFIG {} TECHLIBS {} FLOWPKGS {} DATUM {} MESSAGES {} TOP {} SIF_DESIGN_HIER {} ALLOCS {} DIRAPPLIES {} SID_DATA {} SCOPED_C_INTERFACE {} PROPERTIES {} OPT_INFOS {} name peaceNTT}: Race condition
# Info: Starting transformation 'assembly' on solution 'peaceNTT.v5' (SOL-8)
# Info: Branching solution 'peaceNTT.v5' at state 'libraries' (PRJ-2)
go extract
/CLOCKS {clk {-CLOCK_PERIOD 5 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 2.5 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/ls5382/project/forPython/ctype/pythonSelfUseCtype/peaseNTT/Catapult_3/peaceNTT.v5/CDesignChecker/design_checker.sh'
# Info: Design complexity at end of 'assembly': Total ops = 92, Real ops = 36, Vars = 23 (SOL-21)
# Info: Completed transformation 'assembly' on solution 'peaceNTT.v3': elapsed time 0.09 seconds, memory usage 1642456kB, peak memory usage 1642968kB (SOL-9)
# Info: Starting transformation 'assembly' on solution 'peaceNTT.v3' (SOL-8)
go assembly

# Messages from "go architect"

# Info: Design complexity at end of 'loops': Total ops = 102, Real ops = 36, Vars = 28 (SOL-21)
# Info: Completed transformation 'loops' on solution 'peaceNTT.v5': elapsed time 0.03 seconds, memory usage 1707992kB, peak memory usage 1707992kB (SOL-9)
# Info: Starting transformation 'loops' on solution 'peaceNTT.v5' (SOL-8)
Loop '/peaceNTT/core/COPY_LOOP#1' is left rolled. (LOOP-4)
Loop '/peaceNTT/core/COMP_LOOP' is left rolled. (LOOP-4)
Loop '/peaceNTT/core/main' is left rolled. (LOOP-4)
Loop '/peaceNTT/core/STAGE_LOOP' is left rolled. (LOOP-4)
Loop '/peaceNTT/core/COPY_LOOP' is left rolled. (LOOP-4)
# Info: Design complexity at end of 'memories': Total ops = 104, Real ops = 36, Vars = 28 (SOL-21)
# Info: Completed transformation 'memories' on solution 'peaceNTT.v5': elapsed time 0.28 seconds, memory usage 1707992kB, peak memory usage 1707992kB (SOL-9)
Memory Resource '/peaceNTT/twiddle:rsc' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 1024 x 64). (MEM-4)
Memory Resource '/peaceNTT/core/xt:rsc' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 1024 x 64). (MEM-4)
# Info: Starting transformation 'memories' on solution 'peaceNTT.v5' (SOL-8)
I/O-Port Resource '/peaceNTT/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
Memory Resource '/peaceNTT/vec:rsc' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 1024 x 64). (MEM-4)
Memory Resource '/peaceNTT/result:rsc' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 1024 x 64). (MEM-4)
I/O-Port Resource '/peaceNTT/g:rsc' (from var: g) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# Info: Design complexity at end of 'cluster': Total ops = 104, Real ops = 36, Vars = 28 (SOL-21)
# Info: Completed transformation 'cluster' on solution 'peaceNTT.v5': elapsed time 0.03 seconds, memory usage 1707992kB, peak memory usage 1707992kB (SOL-9)
# Info: Starting transformation 'cluster' on solution 'peaceNTT.v5' (SOL-8)
# Info: Design complexity at end of 'architect': Total ops = 137, Real ops = 39, Vars = 34 (SOL-21)
# Info: Completed transformation 'architect' on solution 'peaceNTT.v5': elapsed time 0.17 seconds, memory usage 1707992kB, peak memory usage 1707992kB (SOL-9)
Design 'peaceNTT' contains '39' real operations. (SOL-11)
# Info: Starting transformation 'architect' on solution 'peaceNTT.v5' (SOL-8)

# Messages from "go allocate"

# Info: Design complexity at end of 'allocate': Total ops = 137, Real ops = 39, Vars = 34 (SOL-21)
# Info: Completed transformation 'allocate' on solution 'peaceNTT.v5': elapsed time 0.30 seconds, memory usage 1707992kB, peak memory usage 1707992kB (SOL-9)
Netlist written to file 'schedule.gnt' (NET-4)
Prescheduled LOOP '/peaceNTT/core/core:rlp' (0 c-steps) (SCHD-7)
Prescheduled LOOP '/peaceNTT/core/main' (2 c-steps) (SCHD-7)
# Info: Initial schedule of SEQUENTIAL '/peaceNTT/core': Latency = 750609, Area (Datapath, Register, Total) = 43105.64, 0.00, 43105.64 (CRAAS-11)
# Info: Final schedule of SEQUENTIAL '/peaceNTT/core': Latency = 986129, Area (Datapath, Register, Total) = 34746.39, 0.00, 34746.39 (CRAAS-12)
Prescheduled SEQUENTIAL '/peaceNTT/core' (total length 745494 c-steps) (SCHD-8)
At least one feasible schedule exists. (CRAAS-9)
Prescheduled LOOP '/peaceNTT/core/COMP_LOOP' (139 c-steps) (SCHD-7)
Prescheduled LOOP '/peaceNTT/core/COPY_LOOP#1' (3 c-steps) (SCHD-7)
Resource allocation and scheduling done. (CRAAS-2)
Prescheduled LOOP '/peaceNTT/core/COPY_LOOP' (3 c-steps) (SCHD-7)
Prescheduled LOOP '/peaceNTT/core/STAGE_LOOP' (2 c-steps) (SCHD-7)
Performing concurrent resource allocation and scheduling on '/peaceNTT/core' (CRAAS-1)
# Info: Starting transformation 'allocate' on solution 'peaceNTT.v5' (SOL-8)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# Info: Select qualified components for data operations ... (CRAAS-3)

# Messages from "go schedule"

# Info: Design complexity at end of 'schedule': Total ops = 6756, Real ops = 39, Vars = 137 (SOL-21)
# Info: Completed transformation 'schedule' on solution 'peaceNTT.v5': elapsed time 5.64 seconds, memory usage 1707992kB, peak memory usage 1707992kB (SOL-9)
Global signal 'result:rsc.wadr' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
Global signal 'result:rsc.d' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
Global signal 'p:rsc.dat' added to design 'peaceNTT' for component 'p:rsci' (LIB-3)
Global signal 'vec:rsc.radr' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
Global signal 'result:rsc.q' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
Report written to file 'cycle.rpt'
Global signal 'g:rsc.dat' added to design 'peaceNTT' for component 'g:rsci' (LIB-3)
# Warning: Input port 'g:rsc.dat' is never used. (OPT-4)
Global signal 'xt:rsc.we' added to design 'peaceNTT' for component 'xt:rsci' (LIB-3)
Global signal 'xt:rsc.radr' added to design 'peaceNTT' for component 'xt:rsci' (LIB-3)
Global signal 'xt:rsc.wadr' added to design 'peaceNTT' for component 'xt:rsci' (LIB-3)
Global signal 'xt:rsc.d' added to design 'peaceNTT' for component 'xt:rsci' (LIB-3)
Global signal 'twiddle:rsc.radr' added to design 'peaceNTT' for component 'twiddle:rsci' (LIB-3)
Global signal 'twiddle:rsc.q' added to design 'peaceNTT' for component 'twiddle:rsci' (LIB-3)
Global signal 'xt:rsc.q' added to design 'peaceNTT' for component 'xt:rsci' (LIB-3)
Global signal 'xt:rsc.clken' added to design 'peaceNTT' for component 'xt:rsci' (LIB-3)
Global signal 'twiddle:rsc.triosy.lz' added to design 'peaceNTT' for component 'twiddle:rsc.triosy:obj' (LIB-3)
Global signal 'p:rsc.triosy.lz' added to design 'peaceNTT' for component 'p:rsc.triosy:obj' (LIB-3)
Global signal 'vec:rsc.triosy.lz' added to design 'peaceNTT' for component 'vec:rsc.triosy:obj' (LIB-3)
Global signal 'result:rsc.triosy.lz' added to design 'peaceNTT' for component 'result:rsc.triosy:obj' (LIB-3)
Global signal 'g:rsc.triosy.lz' added to design 'peaceNTT' for component 'g:rsc.triosy:obj' (LIB-3)
# Info: Starting transformation 'schedule' on solution 'peaceNTT.v5' (SOL-8)
Global signal 'vec:rsc.q' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
Performing concurrent resource allocation and scheduling on '/peaceNTT/core' (CRAAS-1)
Global signal 'result:rsc.we' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
Global signal 'result:rsc.radr' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)

# Messages from "go dpfsm"

# Info: Design complexity at end of 'dpfsm': Total ops = 914, Real ops = 289, Vars = 174 (SOL-21)
# Info: Completed transformation 'dpfsm' on solution 'peaceNTT.v5': elapsed time 2.51 seconds, memory usage 1707992kB, peak memory usage 1707992kB (SOL-9)
Performing FSM extraction... (FSM-1)
Creating shared register 'COPY_LOOP#1:i(10:0).sva(9:0)' for variables 'COPY_LOOP#1:i(10:0).sva(9:0), COPY_LOOP:i(10:0).sva(9:0), COMP_LOOP:r(9:0).sva#1' (2 registers deleted). (FSM-3)
# Info: Starting transformation 'dpfsm' on solution 'peaceNTT.v5' (SOL-8)

# Messages from "go extract"

# Info: Design complexity at end of 'instance': Total ops = 914, Real ops = 263, Vars = 631 (SOL-21)
# Info: Completed transformation 'instance' on solution 'peaceNTT.v5': elapsed time 1.01 seconds, memory usage 1707992kB, peak memory usage 1707992kB (SOL-9)
Netlist written to file 'schematic.nlv' (NET-4)
# Info: Starting transformation 'instance' on solution 'peaceNTT.v5' (SOL-8)
# Info: Design complexity at end of 'extract': Total ops = 902, Real ops = 265, Vars = 166 (SOL-21)
# Info: Completed transformation 'extract' on solution 'peaceNTT.v5': elapsed time 7.32 seconds, memory usage 1707992kB, peak memory usage 1707992kB (SOL-9)
order file name is: rtl.v_order.txt
generate concat
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.v
Netlist written to file 'rtl.v' (NET-4)
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
Generating scverify_top.cpp ()
Finished writing concatenated file: /home/ls5382/project/forPython/ctype/pythonSelfUseCtype/peaseNTT/Catapult_3/peaceNTT.v5/concat_rtl.v
Add dependent file: ./rtl.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
Netlist written to file 'rtl.vhdl' (NET-4)
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_mul_pipe_beh.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_mul_pipe_beh.v
Add dependent file: ./rtl.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.vhd
order file name is: rtl.v_order_sim.txt
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.v
generate concat
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc. Defaulting to 'clk'
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
order file name is: rtl.vhdl_order.txt
Finished writing concatenated file: /home/ls5382/project/forPython/ctype/pythonSelfUseCtype/peaseNTT/Catapult_3/peaceNTT.v5/concat_rtl.vhdl
# Info: Xilinx Vivado synthesis script written to 'vivado_v/rtl.v.xv'
Add dependent file: ./rtl.vhdl
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
Finished writing concatenated simulation file: /home/ls5382/project/forPython/ctype/pythonSelfUseCtype/peaseNTT/Catapult_3/peaceNTT.v5/concat_sim_rtl.v
order file name is: rtl.vhdl_order_sim.txt
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_mul_pipe_beh.vhd
Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_mul_pipe_beh.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.vhd
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_v/concat_rtl.v.xv'
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc. Defaulting to 'clk'
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
Report written to file 'rtl.rpt'
# Info: Starting transformation 'extract' on solution 'peaceNTT.v5' (SOL-8)
Finished writing concatenated simulation file: /home/ls5382/project/forPython/ctype/pythonSelfUseCtype/peaseNTT/Catapult_3/peaceNTT.v5/concat_sim_rtl.vhdl
Add dependent file: ./rtl.vhdl
Generating SCVerify testbench files
# Info: Xilinx Vivado synthesis script written to 'vivado_vhdl/rtl.vhdl.xv'
Makefile for RTL VHDL output 'rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_rtl_vhdl_msim.mk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc. Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_vhdl/concat_rtl.vhdl.xv'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc. Defaulting to 'clk'
Makefile for Concat RTL VHDL output 'concat_sim_rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_vhdl_msim.mk'
