
Car_Motion.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00013640  080001e8  080001e8  000011e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000688  08013828  08013828  00014828  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08013eb0  08013eb0  00014eb0  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .ARM          00000008  08013eb0  08013eb0  00014eb0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08013eb8  08013eb8  000151e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08013eb8  08013eb8  00014eb8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08013ebc  08013ebc  00014ebc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001e4  20000000  08013ec0  00015000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000065c  200001e8  080140a4  000151e8  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20000844  080140a4  00015844  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000151e4  2**0
                  CONTENTS, READONLY
 12 .debug_info   000196c9  00000000  00000000  0001520d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004895  00000000  00000000  0002e8d6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001470  00000000  00000000  00033170  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000f67  00000000  00000000  000345e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001dfe8  00000000  00000000  00035547  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002218d  00000000  00000000  0005352f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009e3e2  00000000  00000000  000756bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00113a9e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004eb4  00000000  00000000  00113ae4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_loclists 0000c006  00000000  00000000  00118998  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000004c  00000000  00000000  0012499e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e8 <__do_global_dtors_aux>:
 80001e8:	b510      	push	{r4, lr}
 80001ea:	4c05      	ldr	r4, [pc, #20]	@ (8000200 <__do_global_dtors_aux+0x18>)
 80001ec:	7823      	ldrb	r3, [r4, #0]
 80001ee:	b933      	cbnz	r3, 80001fe <__do_global_dtors_aux+0x16>
 80001f0:	4b04      	ldr	r3, [pc, #16]	@ (8000204 <__do_global_dtors_aux+0x1c>)
 80001f2:	b113      	cbz	r3, 80001fa <__do_global_dtors_aux+0x12>
 80001f4:	4804      	ldr	r0, [pc, #16]	@ (8000208 <__do_global_dtors_aux+0x20>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	2301      	movs	r3, #1
 80001fc:	7023      	strb	r3, [r4, #0]
 80001fe:	bd10      	pop	{r4, pc}
 8000200:	200001e8 	.word	0x200001e8
 8000204:	00000000 	.word	0x00000000
 8000208:	080137e4 	.word	0x080137e4

0800020c <frame_dummy>:
 800020c:	b508      	push	{r3, lr}
 800020e:	4b03      	ldr	r3, [pc, #12]	@ (800021c <frame_dummy+0x10>)
 8000210:	b11b      	cbz	r3, 800021a <frame_dummy+0xe>
 8000212:	4903      	ldr	r1, [pc, #12]	@ (8000220 <frame_dummy+0x14>)
 8000214:	4803      	ldr	r0, [pc, #12]	@ (8000224 <frame_dummy+0x18>)
 8000216:	f3af 8000 	nop.w
 800021a:	bd08      	pop	{r3, pc}
 800021c:	00000000 	.word	0x00000000
 8000220:	200001ec 	.word	0x200001ec
 8000224:	080137e4 	.word	0x080137e4

08000228 <_stack_init>:
 8000228:	f5a3 3a80 	sub.w	sl, r3, #65536	@ 0x10000
 800022c:	4770      	bx	lr
 800022e:	bf00      	nop

08000230 <_mainCRTStartup>:
 8000230:	4b17      	ldr	r3, [pc, #92]	@ (8000290 <_mainCRTStartup+0x60>)
 8000232:	2b00      	cmp	r3, #0
 8000234:	bf08      	it	eq
 8000236:	4b13      	ldreq	r3, [pc, #76]	@ (8000284 <_mainCRTStartup+0x54>)
 8000238:	469d      	mov	sp, r3
 800023a:	f7ff fff5 	bl	8000228 <_stack_init>
 800023e:	2100      	movs	r1, #0
 8000240:	468b      	mov	fp, r1
 8000242:	460f      	mov	r7, r1
 8000244:	4813      	ldr	r0, [pc, #76]	@ (8000294 <_mainCRTStartup+0x64>)
 8000246:	4a14      	ldr	r2, [pc, #80]	@ (8000298 <_mainCRTStartup+0x68>)
 8000248:	1a12      	subs	r2, r2, r0
 800024a:	f00f fe39 	bl	800fec0 <memset>
 800024e:	4b0e      	ldr	r3, [pc, #56]	@ (8000288 <_mainCRTStartup+0x58>)
 8000250:	2b00      	cmp	r3, #0
 8000252:	d000      	beq.n	8000256 <_mainCRTStartup+0x26>
 8000254:	4798      	blx	r3
 8000256:	4b0d      	ldr	r3, [pc, #52]	@ (800028c <_mainCRTStartup+0x5c>)
 8000258:	2b00      	cmp	r3, #0
 800025a:	d000      	beq.n	800025e <_mainCRTStartup+0x2e>
 800025c:	4798      	blx	r3
 800025e:	2000      	movs	r0, #0
 8000260:	2100      	movs	r1, #0
 8000262:	0004      	movs	r4, r0
 8000264:	000d      	movs	r5, r1
 8000266:	480d      	ldr	r0, [pc, #52]	@ (800029c <_mainCRTStartup+0x6c>)
 8000268:	2800      	cmp	r0, #0
 800026a:	d002      	beq.n	8000272 <_mainCRTStartup+0x42>
 800026c:	480c      	ldr	r0, [pc, #48]	@ (80002a0 <_mainCRTStartup+0x70>)
 800026e:	f3af 8000 	nop.w
 8000272:	f00f ff1f 	bl	80100b4 <__libc_init_array>
 8000276:	0020      	movs	r0, r4
 8000278:	0029      	movs	r1, r5
 800027a:	f002 fc25 	bl	8002ac8 <main>
 800027e:	f00d feff 	bl	800e080 <exit>
 8000282:	bf00      	nop
 8000284:	00080000 	.word	0x00080000
	...
 8000294:	200001e8 	.word	0x200001e8
 8000298:	20000844 	.word	0x20000844
	...
 80002a4:	08013ec0 	.word	0x08013ec0
 80002a8:	20000000 	.word	0x20000000
 80002ac:	200001e4 	.word	0x200001e4
 80002b0:	200001e8 	.word	0x200001e8
 80002b4:	20000844 	.word	0x20000844

080002b8 <strcmp>:
 80002b8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80002bc:	f811 3b01 	ldrb.w	r3, [r1], #1
 80002c0:	2a01      	cmp	r2, #1
 80002c2:	bf28      	it	cs
 80002c4:	429a      	cmpcs	r2, r3
 80002c6:	d0f7      	beq.n	80002b8 <strcmp>
 80002c8:	1ad0      	subs	r0, r2, r3
 80002ca:	4770      	bx	lr

080002cc <strlen>:
 80002cc:	4603      	mov	r3, r0
 80002ce:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002d2:	2a00      	cmp	r2, #0
 80002d4:	d1fb      	bne.n	80002ce <strlen+0x2>
 80002d6:	1a18      	subs	r0, r3, r0
 80002d8:	3801      	subs	r0, #1
 80002da:	4770      	bx	lr
 80002dc:	b570      	push	{r4, r5, r6, lr}
 80002de:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80002e2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80002e6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80002ea:	bf1d      	ittte	ne
 80002ec:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80002f0:	ea94 0f0c 	teqne	r4, ip
 80002f4:	ea95 0f0c 	teqne	r5, ip
 80002f8:	f000 f8de 	bleq	80004b8 <strlen+0x1ec>
 80002fc:	442c      	add	r4, r5
 80002fe:	ea81 0603 	eor.w	r6, r1, r3
 8000302:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000306:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800030a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800030e:	bf18      	it	ne
 8000310:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000314:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000318:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800031c:	d038      	beq.n	8000390 <strlen+0xc4>
 800031e:	fba0 ce02 	umull	ip, lr, r0, r2
 8000322:	f04f 0500 	mov.w	r5, #0
 8000326:	fbe1 e502 	umlal	lr, r5, r1, r2
 800032a:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800032e:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000332:	f04f 0600 	mov.w	r6, #0
 8000336:	fbe1 5603 	umlal	r5, r6, r1, r3
 800033a:	f09c 0f00 	teq	ip, #0
 800033e:	bf18      	it	ne
 8000340:	f04e 0e01 	orrne.w	lr, lr, #1
 8000344:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000348:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 800034c:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000350:	d204      	bcs.n	800035c <strlen+0x90>
 8000352:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000356:	416d      	adcs	r5, r5
 8000358:	eb46 0606 	adc.w	r6, r6, r6
 800035c:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000360:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000364:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000368:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 800036c:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000370:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000374:	bf88      	it	hi
 8000376:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800037a:	d81e      	bhi.n	80003ba <strlen+0xee>
 800037c:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000380:	bf08      	it	eq
 8000382:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000386:	f150 0000 	adcs.w	r0, r0, #0
 800038a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800038e:	bd70      	pop	{r4, r5, r6, pc}
 8000390:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000394:	ea46 0101 	orr.w	r1, r6, r1
 8000398:	ea40 0002 	orr.w	r0, r0, r2
 800039c:	ea81 0103 	eor.w	r1, r1, r3
 80003a0:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80003a4:	bfc2      	ittt	gt
 80003a6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80003aa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80003ae:	bd70      	popgt	{r4, r5, r6, pc}
 80003b0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80003b4:	f04f 0e00 	mov.w	lr, #0
 80003b8:	3c01      	subs	r4, #1
 80003ba:	f300 80ab 	bgt.w	8000514 <strlen+0x248>
 80003be:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80003c2:	bfde      	ittt	le
 80003c4:	2000      	movle	r0, #0
 80003c6:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80003ca:	bd70      	pople	{r4, r5, r6, pc}
 80003cc:	f1c4 0400 	rsb	r4, r4, #0
 80003d0:	3c20      	subs	r4, #32
 80003d2:	da35      	bge.n	8000440 <strlen+0x174>
 80003d4:	340c      	adds	r4, #12
 80003d6:	dc1b      	bgt.n	8000410 <strlen+0x144>
 80003d8:	f104 0414 	add.w	r4, r4, #20
 80003dc:	f1c4 0520 	rsb	r5, r4, #32
 80003e0:	fa00 f305 	lsl.w	r3, r0, r5
 80003e4:	fa20 f004 	lsr.w	r0, r0, r4
 80003e8:	fa01 f205 	lsl.w	r2, r1, r5
 80003ec:	ea40 0002 	orr.w	r0, r0, r2
 80003f0:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80003f4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80003f8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80003fc:	fa21 f604 	lsr.w	r6, r1, r4
 8000400:	eb42 0106 	adc.w	r1, r2, r6
 8000404:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000408:	bf08      	it	eq
 800040a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800040e:	bd70      	pop	{r4, r5, r6, pc}
 8000410:	f1c4 040c 	rsb	r4, r4, #12
 8000414:	f1c4 0520 	rsb	r5, r4, #32
 8000418:	fa00 f304 	lsl.w	r3, r0, r4
 800041c:	fa20 f005 	lsr.w	r0, r0, r5
 8000420:	fa01 f204 	lsl.w	r2, r1, r4
 8000424:	ea40 0002 	orr.w	r0, r0, r2
 8000428:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800042c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000430:	f141 0100 	adc.w	r1, r1, #0
 8000434:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000438:	bf08      	it	eq
 800043a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800043e:	bd70      	pop	{r4, r5, r6, pc}
 8000440:	f1c4 0520 	rsb	r5, r4, #32
 8000444:	fa00 f205 	lsl.w	r2, r0, r5
 8000448:	ea4e 0e02 	orr.w	lr, lr, r2
 800044c:	fa20 f304 	lsr.w	r3, r0, r4
 8000450:	fa01 f205 	lsl.w	r2, r1, r5
 8000454:	ea43 0302 	orr.w	r3, r3, r2
 8000458:	fa21 f004 	lsr.w	r0, r1, r4
 800045c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000460:	fa21 f204 	lsr.w	r2, r1, r4
 8000464:	ea20 0002 	bic.w	r0, r0, r2
 8000468:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 800046c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000470:	bf08      	it	eq
 8000472:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000476:	bd70      	pop	{r4, r5, r6, pc}
 8000478:	f094 0f00 	teq	r4, #0
 800047c:	d10f      	bne.n	800049e <strlen+0x1d2>
 800047e:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000482:	0040      	lsls	r0, r0, #1
 8000484:	eb41 0101 	adc.w	r1, r1, r1
 8000488:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 800048c:	bf08      	it	eq
 800048e:	3c01      	subeq	r4, #1
 8000490:	d0f7      	beq.n	8000482 <strlen+0x1b6>
 8000492:	ea41 0106 	orr.w	r1, r1, r6
 8000496:	f095 0f00 	teq	r5, #0
 800049a:	bf18      	it	ne
 800049c:	4770      	bxne	lr
 800049e:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80004a2:	0052      	lsls	r2, r2, #1
 80004a4:	eb43 0303 	adc.w	r3, r3, r3
 80004a8:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80004ac:	bf08      	it	eq
 80004ae:	3d01      	subeq	r5, #1
 80004b0:	d0f7      	beq.n	80004a2 <strlen+0x1d6>
 80004b2:	ea43 0306 	orr.w	r3, r3, r6
 80004b6:	4770      	bx	lr
 80004b8:	ea94 0f0c 	teq	r4, ip
 80004bc:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80004c0:	bf18      	it	ne
 80004c2:	ea95 0f0c 	teqne	r5, ip
 80004c6:	d00c      	beq.n	80004e2 <strlen+0x216>
 80004c8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80004cc:	bf18      	it	ne
 80004ce:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80004d2:	d1d1      	bne.n	8000478 <strlen+0x1ac>
 80004d4:	ea81 0103 	eor.w	r1, r1, r3
 80004d8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80004dc:	f04f 0000 	mov.w	r0, #0
 80004e0:	bd70      	pop	{r4, r5, r6, pc}
 80004e2:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80004e6:	bf06      	itte	eq
 80004e8:	4610      	moveq	r0, r2
 80004ea:	4619      	moveq	r1, r3
 80004ec:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80004f0:	d019      	beq.n	8000526 <strlen+0x25a>
 80004f2:	ea94 0f0c 	teq	r4, ip
 80004f6:	d102      	bne.n	80004fe <strlen+0x232>
 80004f8:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80004fc:	d113      	bne.n	8000526 <strlen+0x25a>
 80004fe:	ea95 0f0c 	teq	r5, ip
 8000502:	d105      	bne.n	8000510 <strlen+0x244>
 8000504:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000508:	bf1c      	itt	ne
 800050a:	4610      	movne	r0, r2
 800050c:	4619      	movne	r1, r3
 800050e:	d10a      	bne.n	8000526 <strlen+0x25a>
 8000510:	ea81 0103 	eor.w	r1, r1, r3
 8000514:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000518:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800051c:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000520:	f04f 0000 	mov.w	r0, #0
 8000524:	bd70      	pop	{r4, r5, r6, pc}
 8000526:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800052a:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800052e:	bd70      	pop	{r4, r5, r6, pc}
 8000530:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000534:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000538:	bf1e      	ittt	ne
 800053a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 800053e:	ea92 0f0c 	teqne	r2, ip
 8000542:	ea93 0f0c 	teqne	r3, ip
 8000546:	d06f      	beq.n	8000628 <strlen+0x35c>
 8000548:	441a      	add	r2, r3
 800054a:	ea80 0c01 	eor.w	ip, r0, r1
 800054e:	0240      	lsls	r0, r0, #9
 8000550:	bf18      	it	ne
 8000552:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000556:	d01e      	beq.n	8000596 <strlen+0x2ca>
 8000558:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800055c:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000560:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000564:	fba0 3101 	umull	r3, r1, r0, r1
 8000568:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 800056c:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000570:	bf3e      	ittt	cc
 8000572:	0049      	lslcc	r1, r1, #1
 8000574:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000578:	005b      	lslcc	r3, r3, #1
 800057a:	ea40 0001 	orr.w	r0, r0, r1
 800057e:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000582:	2afd      	cmp	r2, #253	@ 0xfd
 8000584:	d81d      	bhi.n	80005c2 <strlen+0x2f6>
 8000586:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800058a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 800058e:	bf08      	it	eq
 8000590:	f020 0001 	biceq.w	r0, r0, #1
 8000594:	4770      	bx	lr
 8000596:	f090 0f00 	teq	r0, #0
 800059a:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 800059e:	bf08      	it	eq
 80005a0:	0249      	lsleq	r1, r1, #9
 80005a2:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80005a6:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80005aa:	3a7f      	subs	r2, #127	@ 0x7f
 80005ac:	bfc2      	ittt	gt
 80005ae:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 80005b2:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80005b6:	4770      	bxgt	lr
 80005b8:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80005bc:	f04f 0300 	mov.w	r3, #0
 80005c0:	3a01      	subs	r2, #1
 80005c2:	dc5d      	bgt.n	8000680 <strlen+0x3b4>
 80005c4:	f112 0f19 	cmn.w	r2, #25
 80005c8:	bfdc      	itt	le
 80005ca:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 80005ce:	4770      	bxle	lr
 80005d0:	f1c2 0200 	rsb	r2, r2, #0
 80005d4:	0041      	lsls	r1, r0, #1
 80005d6:	fa21 f102 	lsr.w	r1, r1, r2
 80005da:	f1c2 0220 	rsb	r2, r2, #32
 80005de:	fa00 fc02 	lsl.w	ip, r0, r2
 80005e2:	ea5f 0031 	movs.w	r0, r1, rrx
 80005e6:	f140 0000 	adc.w	r0, r0, #0
 80005ea:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 80005ee:	bf08      	it	eq
 80005f0:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 80005f4:	4770      	bx	lr
 80005f6:	f092 0f00 	teq	r2, #0
 80005fa:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 80005fe:	bf02      	ittt	eq
 8000600:	0040      	lsleq	r0, r0, #1
 8000602:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000606:	3a01      	subeq	r2, #1
 8000608:	d0f9      	beq.n	80005fe <strlen+0x332>
 800060a:	ea40 000c 	orr.w	r0, r0, ip
 800060e:	f093 0f00 	teq	r3, #0
 8000612:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000616:	bf02      	ittt	eq
 8000618:	0049      	lsleq	r1, r1, #1
 800061a:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 800061e:	3b01      	subeq	r3, #1
 8000620:	d0f9      	beq.n	8000616 <strlen+0x34a>
 8000622:	ea41 010c 	orr.w	r1, r1, ip
 8000626:	e78f      	b.n	8000548 <strlen+0x27c>
 8000628:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 800062c:	ea92 0f0c 	teq	r2, ip
 8000630:	bf18      	it	ne
 8000632:	ea93 0f0c 	teqne	r3, ip
 8000636:	d00a      	beq.n	800064e <strlen+0x382>
 8000638:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 800063c:	bf18      	it	ne
 800063e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000642:	d1d8      	bne.n	80005f6 <strlen+0x32a>
 8000644:	ea80 0001 	eor.w	r0, r0, r1
 8000648:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 800064c:	4770      	bx	lr
 800064e:	f090 0f00 	teq	r0, #0
 8000652:	bf17      	itett	ne
 8000654:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000658:	4608      	moveq	r0, r1
 800065a:	f091 0f00 	teqne	r1, #0
 800065e:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000662:	d014      	beq.n	800068e <strlen+0x3c2>
 8000664:	ea92 0f0c 	teq	r2, ip
 8000668:	d101      	bne.n	800066e <strlen+0x3a2>
 800066a:	0242      	lsls	r2, r0, #9
 800066c:	d10f      	bne.n	800068e <strlen+0x3c2>
 800066e:	ea93 0f0c 	teq	r3, ip
 8000672:	d103      	bne.n	800067c <strlen+0x3b0>
 8000674:	024b      	lsls	r3, r1, #9
 8000676:	bf18      	it	ne
 8000678:	4608      	movne	r0, r1
 800067a:	d108      	bne.n	800068e <strlen+0x3c2>
 800067c:	ea80 0001 	eor.w	r0, r0, r1
 8000680:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000684:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000688:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 800068c:	4770      	bx	lr
 800068e:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000692:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000696:	4770      	bx	lr

08000698 <__aeabi_drsub>:
 8000698:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 800069c:	e002      	b.n	80006a4 <__adddf3>
 800069e:	bf00      	nop

080006a0 <__aeabi_dsub>:
 80006a0:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080006a4 <__adddf3>:
 80006a4:	b530      	push	{r4, r5, lr}
 80006a6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80006aa:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80006ae:	ea94 0f05 	teq	r4, r5
 80006b2:	bf08      	it	eq
 80006b4:	ea90 0f02 	teqeq	r0, r2
 80006b8:	bf1f      	itttt	ne
 80006ba:	ea54 0c00 	orrsne.w	ip, r4, r0
 80006be:	ea55 0c02 	orrsne.w	ip, r5, r2
 80006c2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80006c6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80006ca:	f000 80e2 	beq.w	8000892 <__adddf3+0x1ee>
 80006ce:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80006d2:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80006d6:	bfb8      	it	lt
 80006d8:	426d      	neglt	r5, r5
 80006da:	dd0c      	ble.n	80006f6 <__adddf3+0x52>
 80006dc:	442c      	add	r4, r5
 80006de:	ea80 0202 	eor.w	r2, r0, r2
 80006e2:	ea81 0303 	eor.w	r3, r1, r3
 80006e6:	ea82 0000 	eor.w	r0, r2, r0
 80006ea:	ea83 0101 	eor.w	r1, r3, r1
 80006ee:	ea80 0202 	eor.w	r2, r0, r2
 80006f2:	ea81 0303 	eor.w	r3, r1, r3
 80006f6:	2d36      	cmp	r5, #54	@ 0x36
 80006f8:	bf88      	it	hi
 80006fa:	bd30      	pophi	{r4, r5, pc}
 80006fc:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000700:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000704:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000708:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800070c:	d002      	beq.n	8000714 <__adddf3+0x70>
 800070e:	4240      	negs	r0, r0
 8000710:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000714:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000718:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800071c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000720:	d002      	beq.n	8000728 <__adddf3+0x84>
 8000722:	4252      	negs	r2, r2
 8000724:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000728:	ea94 0f05 	teq	r4, r5
 800072c:	f000 80a7 	beq.w	800087e <__adddf3+0x1da>
 8000730:	f1a4 0401 	sub.w	r4, r4, #1
 8000734:	f1d5 0e20 	rsbs	lr, r5, #32
 8000738:	db0d      	blt.n	8000756 <__adddf3+0xb2>
 800073a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800073e:	fa22 f205 	lsr.w	r2, r2, r5
 8000742:	1880      	adds	r0, r0, r2
 8000744:	f141 0100 	adc.w	r1, r1, #0
 8000748:	fa03 f20e 	lsl.w	r2, r3, lr
 800074c:	1880      	adds	r0, r0, r2
 800074e:	fa43 f305 	asr.w	r3, r3, r5
 8000752:	4159      	adcs	r1, r3
 8000754:	e00e      	b.n	8000774 <__adddf3+0xd0>
 8000756:	f1a5 0520 	sub.w	r5, r5, #32
 800075a:	f10e 0e20 	add.w	lr, lr, #32
 800075e:	2a01      	cmp	r2, #1
 8000760:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000764:	bf28      	it	cs
 8000766:	f04c 0c02 	orrcs.w	ip, ip, #2
 800076a:	fa43 f305 	asr.w	r3, r3, r5
 800076e:	18c0      	adds	r0, r0, r3
 8000770:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000774:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000778:	d507      	bpl.n	800078a <__adddf3+0xe6>
 800077a:	f04f 0e00 	mov.w	lr, #0
 800077e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000782:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000786:	eb6e 0101 	sbc.w	r1, lr, r1
 800078a:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800078e:	d31b      	bcc.n	80007c8 <__adddf3+0x124>
 8000790:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000794:	d30c      	bcc.n	80007b0 <__adddf3+0x10c>
 8000796:	0849      	lsrs	r1, r1, #1
 8000798:	ea5f 0030 	movs.w	r0, r0, rrx
 800079c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80007a0:	f104 0401 	add.w	r4, r4, #1
 80007a4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80007a8:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80007ac:	f080 809a 	bcs.w	80008e4 <__adddf3+0x240>
 80007b0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80007b4:	bf08      	it	eq
 80007b6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80007ba:	f150 0000 	adcs.w	r0, r0, #0
 80007be:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80007c2:	ea41 0105 	orr.w	r1, r1, r5
 80007c6:	bd30      	pop	{r4, r5, pc}
 80007c8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80007cc:	4140      	adcs	r0, r0
 80007ce:	eb41 0101 	adc.w	r1, r1, r1
 80007d2:	3c01      	subs	r4, #1
 80007d4:	bf28      	it	cs
 80007d6:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80007da:	d2e9      	bcs.n	80007b0 <__adddf3+0x10c>
 80007dc:	f091 0f00 	teq	r1, #0
 80007e0:	bf04      	itt	eq
 80007e2:	4601      	moveq	r1, r0
 80007e4:	2000      	moveq	r0, #0
 80007e6:	fab1 f381 	clz	r3, r1
 80007ea:	bf08      	it	eq
 80007ec:	3320      	addeq	r3, #32
 80007ee:	f1a3 030b 	sub.w	r3, r3, #11
 80007f2:	f1b3 0220 	subs.w	r2, r3, #32
 80007f6:	da0c      	bge.n	8000812 <__adddf3+0x16e>
 80007f8:	320c      	adds	r2, #12
 80007fa:	dd08      	ble.n	800080e <__adddf3+0x16a>
 80007fc:	f102 0c14 	add.w	ip, r2, #20
 8000800:	f1c2 020c 	rsb	r2, r2, #12
 8000804:	fa01 f00c 	lsl.w	r0, r1, ip
 8000808:	fa21 f102 	lsr.w	r1, r1, r2
 800080c:	e00c      	b.n	8000828 <__adddf3+0x184>
 800080e:	f102 0214 	add.w	r2, r2, #20
 8000812:	bfd8      	it	le
 8000814:	f1c2 0c20 	rsble	ip, r2, #32
 8000818:	fa01 f102 	lsl.w	r1, r1, r2
 800081c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000820:	bfdc      	itt	le
 8000822:	ea41 010c 	orrle.w	r1, r1, ip
 8000826:	4090      	lslle	r0, r2
 8000828:	1ae4      	subs	r4, r4, r3
 800082a:	bfa2      	ittt	ge
 800082c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000830:	4329      	orrge	r1, r5
 8000832:	bd30      	popge	{r4, r5, pc}
 8000834:	ea6f 0404 	mvn.w	r4, r4
 8000838:	3c1f      	subs	r4, #31
 800083a:	da1c      	bge.n	8000876 <__adddf3+0x1d2>
 800083c:	340c      	adds	r4, #12
 800083e:	dc0e      	bgt.n	800085e <__adddf3+0x1ba>
 8000840:	f104 0414 	add.w	r4, r4, #20
 8000844:	f1c4 0220 	rsb	r2, r4, #32
 8000848:	fa20 f004 	lsr.w	r0, r0, r4
 800084c:	fa01 f302 	lsl.w	r3, r1, r2
 8000850:	ea40 0003 	orr.w	r0, r0, r3
 8000854:	fa21 f304 	lsr.w	r3, r1, r4
 8000858:	ea45 0103 	orr.w	r1, r5, r3
 800085c:	bd30      	pop	{r4, r5, pc}
 800085e:	f1c4 040c 	rsb	r4, r4, #12
 8000862:	f1c4 0220 	rsb	r2, r4, #32
 8000866:	fa20 f002 	lsr.w	r0, r0, r2
 800086a:	fa01 f304 	lsl.w	r3, r1, r4
 800086e:	ea40 0003 	orr.w	r0, r0, r3
 8000872:	4629      	mov	r1, r5
 8000874:	bd30      	pop	{r4, r5, pc}
 8000876:	fa21 f004 	lsr.w	r0, r1, r4
 800087a:	4629      	mov	r1, r5
 800087c:	bd30      	pop	{r4, r5, pc}
 800087e:	f094 0f00 	teq	r4, #0
 8000882:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000886:	bf06      	itte	eq
 8000888:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 800088c:	3401      	addeq	r4, #1
 800088e:	3d01      	subne	r5, #1
 8000890:	e74e      	b.n	8000730 <__adddf3+0x8c>
 8000892:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000896:	bf18      	it	ne
 8000898:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800089c:	d029      	beq.n	80008f2 <__adddf3+0x24e>
 800089e:	ea94 0f05 	teq	r4, r5
 80008a2:	bf08      	it	eq
 80008a4:	ea90 0f02 	teqeq	r0, r2
 80008a8:	d005      	beq.n	80008b6 <__adddf3+0x212>
 80008aa:	ea54 0c00 	orrs.w	ip, r4, r0
 80008ae:	bf04      	itt	eq
 80008b0:	4619      	moveq	r1, r3
 80008b2:	4610      	moveq	r0, r2
 80008b4:	bd30      	pop	{r4, r5, pc}
 80008b6:	ea91 0f03 	teq	r1, r3
 80008ba:	bf1e      	ittt	ne
 80008bc:	2100      	movne	r1, #0
 80008be:	2000      	movne	r0, #0
 80008c0:	bd30      	popne	{r4, r5, pc}
 80008c2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80008c6:	d105      	bne.n	80008d4 <__adddf3+0x230>
 80008c8:	0040      	lsls	r0, r0, #1
 80008ca:	4149      	adcs	r1, r1
 80008cc:	bf28      	it	cs
 80008ce:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80008d2:	bd30      	pop	{r4, r5, pc}
 80008d4:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80008d8:	bf3c      	itt	cc
 80008da:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80008de:	bd30      	popcc	{r4, r5, pc}
 80008e0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80008e4:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80008e8:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80008ec:	f04f 0000 	mov.w	r0, #0
 80008f0:	bd30      	pop	{r4, r5, pc}
 80008f2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80008f6:	bf1a      	itte	ne
 80008f8:	4619      	movne	r1, r3
 80008fa:	4610      	movne	r0, r2
 80008fc:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000900:	bf1c      	itt	ne
 8000902:	460b      	movne	r3, r1
 8000904:	4602      	movne	r2, r0
 8000906:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800090a:	bf06      	itte	eq
 800090c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000910:	ea91 0f03 	teqeq	r1, r3
 8000914:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000918:	bd30      	pop	{r4, r5, pc}
 800091a:	bf00      	nop

0800091c <__aeabi_ui2d>:
 800091c:	f090 0f00 	teq	r0, #0
 8000920:	bf04      	itt	eq
 8000922:	2100      	moveq	r1, #0
 8000924:	4770      	bxeq	lr
 8000926:	b530      	push	{r4, r5, lr}
 8000928:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800092c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000930:	f04f 0500 	mov.w	r5, #0
 8000934:	f04f 0100 	mov.w	r1, #0
 8000938:	e750      	b.n	80007dc <__adddf3+0x138>
 800093a:	bf00      	nop

0800093c <__aeabi_i2d>:
 800093c:	f090 0f00 	teq	r0, #0
 8000940:	bf04      	itt	eq
 8000942:	2100      	moveq	r1, #0
 8000944:	4770      	bxeq	lr
 8000946:	b530      	push	{r4, r5, lr}
 8000948:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800094c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000950:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000954:	bf48      	it	mi
 8000956:	4240      	negmi	r0, r0
 8000958:	f04f 0100 	mov.w	r1, #0
 800095c:	e73e      	b.n	80007dc <__adddf3+0x138>
 800095e:	bf00      	nop

08000960 <__aeabi_f2d>:
 8000960:	0042      	lsls	r2, r0, #1
 8000962:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000966:	ea4f 0131 	mov.w	r1, r1, rrx
 800096a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800096e:	bf1f      	itttt	ne
 8000970:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000974:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000978:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 800097c:	4770      	bxne	lr
 800097e:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000982:	bf08      	it	eq
 8000984:	4770      	bxeq	lr
 8000986:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800098a:	bf04      	itt	eq
 800098c:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000990:	4770      	bxeq	lr
 8000992:	b530      	push	{r4, r5, lr}
 8000994:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000998:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800099c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80009a0:	e71c      	b.n	80007dc <__adddf3+0x138>
 80009a2:	bf00      	nop

080009a4 <__aeabi_ul2d>:
 80009a4:	ea50 0201 	orrs.w	r2, r0, r1
 80009a8:	bf08      	it	eq
 80009aa:	4770      	bxeq	lr
 80009ac:	b530      	push	{r4, r5, lr}
 80009ae:	f04f 0500 	mov.w	r5, #0
 80009b2:	e00a      	b.n	80009ca <__aeabi_l2d+0x16>

080009b4 <__aeabi_l2d>:
 80009b4:	ea50 0201 	orrs.w	r2, r0, r1
 80009b8:	bf08      	it	eq
 80009ba:	4770      	bxeq	lr
 80009bc:	b530      	push	{r4, r5, lr}
 80009be:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80009c2:	d502      	bpl.n	80009ca <__aeabi_l2d+0x16>
 80009c4:	4240      	negs	r0, r0
 80009c6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80009ca:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80009ce:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80009d2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80009d6:	f43f aed8 	beq.w	800078a <__adddf3+0xe6>
 80009da:	f04f 0203 	mov.w	r2, #3
 80009de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80009e2:	bf18      	it	ne
 80009e4:	3203      	addne	r2, #3
 80009e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80009ea:	bf18      	it	ne
 80009ec:	3203      	addne	r2, #3
 80009ee:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80009f2:	f1c2 0320 	rsb	r3, r2, #32
 80009f6:	fa00 fc03 	lsl.w	ip, r0, r3
 80009fa:	fa20 f002 	lsr.w	r0, r0, r2
 80009fe:	fa01 fe03 	lsl.w	lr, r1, r3
 8000a02:	ea40 000e 	orr.w	r0, r0, lr
 8000a06:	fa21 f102 	lsr.w	r1, r1, r2
 8000a0a:	4414      	add	r4, r2
 8000a0c:	e6bd      	b.n	800078a <__adddf3+0xe6>
 8000a0e:	bf00      	nop

08000a10 <__aeabi_dmul>:
 8000a10:	b570      	push	{r4, r5, r6, lr}
 8000a12:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000a16:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000a1a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000a1e:	bf1d      	ittte	ne
 8000a20:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000a24:	ea94 0f0c 	teqne	r4, ip
 8000a28:	ea95 0f0c 	teqne	r5, ip
 8000a2c:	f000 f8de 	bleq	8000bec <__aeabi_dmul+0x1dc>
 8000a30:	442c      	add	r4, r5
 8000a32:	ea81 0603 	eor.w	r6, r1, r3
 8000a36:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000a3a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000a3e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000a42:	bf18      	it	ne
 8000a44:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000a48:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000a4c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000a50:	d038      	beq.n	8000ac4 <__aeabi_dmul+0xb4>
 8000a52:	fba0 ce02 	umull	ip, lr, r0, r2
 8000a56:	f04f 0500 	mov.w	r5, #0
 8000a5a:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000a5e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000a62:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000a66:	f04f 0600 	mov.w	r6, #0
 8000a6a:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000a6e:	f09c 0f00 	teq	ip, #0
 8000a72:	bf18      	it	ne
 8000a74:	f04e 0e01 	orrne.w	lr, lr, #1
 8000a78:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000a7c:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000a80:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000a84:	d204      	bcs.n	8000a90 <__aeabi_dmul+0x80>
 8000a86:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000a8a:	416d      	adcs	r5, r5
 8000a8c:	eb46 0606 	adc.w	r6, r6, r6
 8000a90:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000a94:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000a98:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000a9c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000aa0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000aa4:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000aa8:	bf88      	it	hi
 8000aaa:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000aae:	d81e      	bhi.n	8000aee <__aeabi_dmul+0xde>
 8000ab0:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000ab4:	bf08      	it	eq
 8000ab6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000aba:	f150 0000 	adcs.w	r0, r0, #0
 8000abe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000ac2:	bd70      	pop	{r4, r5, r6, pc}
 8000ac4:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000ac8:	ea46 0101 	orr.w	r1, r6, r1
 8000acc:	ea40 0002 	orr.w	r0, r0, r2
 8000ad0:	ea81 0103 	eor.w	r1, r1, r3
 8000ad4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000ad8:	bfc2      	ittt	gt
 8000ada:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000ade:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000ae2:	bd70      	popgt	{r4, r5, r6, pc}
 8000ae4:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000ae8:	f04f 0e00 	mov.w	lr, #0
 8000aec:	3c01      	subs	r4, #1
 8000aee:	f300 80ab 	bgt.w	8000c48 <__aeabi_dmul+0x238>
 8000af2:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000af6:	bfde      	ittt	le
 8000af8:	2000      	movle	r0, #0
 8000afa:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000afe:	bd70      	pople	{r4, r5, r6, pc}
 8000b00:	f1c4 0400 	rsb	r4, r4, #0
 8000b04:	3c20      	subs	r4, #32
 8000b06:	da35      	bge.n	8000b74 <__aeabi_dmul+0x164>
 8000b08:	340c      	adds	r4, #12
 8000b0a:	dc1b      	bgt.n	8000b44 <__aeabi_dmul+0x134>
 8000b0c:	f104 0414 	add.w	r4, r4, #20
 8000b10:	f1c4 0520 	rsb	r5, r4, #32
 8000b14:	fa00 f305 	lsl.w	r3, r0, r5
 8000b18:	fa20 f004 	lsr.w	r0, r0, r4
 8000b1c:	fa01 f205 	lsl.w	r2, r1, r5
 8000b20:	ea40 0002 	orr.w	r0, r0, r2
 8000b24:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000b28:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000b2c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000b30:	fa21 f604 	lsr.w	r6, r1, r4
 8000b34:	eb42 0106 	adc.w	r1, r2, r6
 8000b38:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000b3c:	bf08      	it	eq
 8000b3e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000b42:	bd70      	pop	{r4, r5, r6, pc}
 8000b44:	f1c4 040c 	rsb	r4, r4, #12
 8000b48:	f1c4 0520 	rsb	r5, r4, #32
 8000b4c:	fa00 f304 	lsl.w	r3, r0, r4
 8000b50:	fa20 f005 	lsr.w	r0, r0, r5
 8000b54:	fa01 f204 	lsl.w	r2, r1, r4
 8000b58:	ea40 0002 	orr.w	r0, r0, r2
 8000b5c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000b60:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000b64:	f141 0100 	adc.w	r1, r1, #0
 8000b68:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000b6c:	bf08      	it	eq
 8000b6e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000b72:	bd70      	pop	{r4, r5, r6, pc}
 8000b74:	f1c4 0520 	rsb	r5, r4, #32
 8000b78:	fa00 f205 	lsl.w	r2, r0, r5
 8000b7c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000b80:	fa20 f304 	lsr.w	r3, r0, r4
 8000b84:	fa01 f205 	lsl.w	r2, r1, r5
 8000b88:	ea43 0302 	orr.w	r3, r3, r2
 8000b8c:	fa21 f004 	lsr.w	r0, r1, r4
 8000b90:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000b94:	fa21 f204 	lsr.w	r2, r1, r4
 8000b98:	ea20 0002 	bic.w	r0, r0, r2
 8000b9c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000ba0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000ba4:	bf08      	it	eq
 8000ba6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000baa:	bd70      	pop	{r4, r5, r6, pc}
 8000bac:	f094 0f00 	teq	r4, #0
 8000bb0:	d10f      	bne.n	8000bd2 <__aeabi_dmul+0x1c2>
 8000bb2:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000bb6:	0040      	lsls	r0, r0, #1
 8000bb8:	eb41 0101 	adc.w	r1, r1, r1
 8000bbc:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000bc0:	bf08      	it	eq
 8000bc2:	3c01      	subeq	r4, #1
 8000bc4:	d0f7      	beq.n	8000bb6 <__aeabi_dmul+0x1a6>
 8000bc6:	ea41 0106 	orr.w	r1, r1, r6
 8000bca:	f095 0f00 	teq	r5, #0
 8000bce:	bf18      	it	ne
 8000bd0:	4770      	bxne	lr
 8000bd2:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000bd6:	0052      	lsls	r2, r2, #1
 8000bd8:	eb43 0303 	adc.w	r3, r3, r3
 8000bdc:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000be0:	bf08      	it	eq
 8000be2:	3d01      	subeq	r5, #1
 8000be4:	d0f7      	beq.n	8000bd6 <__aeabi_dmul+0x1c6>
 8000be6:	ea43 0306 	orr.w	r3, r3, r6
 8000bea:	4770      	bx	lr
 8000bec:	ea94 0f0c 	teq	r4, ip
 8000bf0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000bf4:	bf18      	it	ne
 8000bf6:	ea95 0f0c 	teqne	r5, ip
 8000bfa:	d00c      	beq.n	8000c16 <__aeabi_dmul+0x206>
 8000bfc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000c00:	bf18      	it	ne
 8000c02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000c06:	d1d1      	bne.n	8000bac <__aeabi_dmul+0x19c>
 8000c08:	ea81 0103 	eor.w	r1, r1, r3
 8000c0c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	bd70      	pop	{r4, r5, r6, pc}
 8000c16:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000c1a:	bf06      	itte	eq
 8000c1c:	4610      	moveq	r0, r2
 8000c1e:	4619      	moveq	r1, r3
 8000c20:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000c24:	d019      	beq.n	8000c5a <__aeabi_dmul+0x24a>
 8000c26:	ea94 0f0c 	teq	r4, ip
 8000c2a:	d102      	bne.n	8000c32 <__aeabi_dmul+0x222>
 8000c2c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000c30:	d113      	bne.n	8000c5a <__aeabi_dmul+0x24a>
 8000c32:	ea95 0f0c 	teq	r5, ip
 8000c36:	d105      	bne.n	8000c44 <__aeabi_dmul+0x234>
 8000c38:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000c3c:	bf1c      	itt	ne
 8000c3e:	4610      	movne	r0, r2
 8000c40:	4619      	movne	r1, r3
 8000c42:	d10a      	bne.n	8000c5a <__aeabi_dmul+0x24a>
 8000c44:	ea81 0103 	eor.w	r1, r1, r3
 8000c48:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000c4c:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000c50:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000c54:	f04f 0000 	mov.w	r0, #0
 8000c58:	bd70      	pop	{r4, r5, r6, pc}
 8000c5a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000c5e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000c62:	bd70      	pop	{r4, r5, r6, pc}

08000c64 <__aeabi_ddiv>:
 8000c64:	b570      	push	{r4, r5, r6, lr}
 8000c66:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000c6a:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000c6e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000c72:	bf1d      	ittte	ne
 8000c74:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000c78:	ea94 0f0c 	teqne	r4, ip
 8000c7c:	ea95 0f0c 	teqne	r5, ip
 8000c80:	f000 f8a7 	bleq	8000dd2 <__aeabi_ddiv+0x16e>
 8000c84:	eba4 0405 	sub.w	r4, r4, r5
 8000c88:	ea81 0e03 	eor.w	lr, r1, r3
 8000c8c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000c90:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000c94:	f000 8088 	beq.w	8000da8 <__aeabi_ddiv+0x144>
 8000c98:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000c9c:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000ca0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000ca4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000ca8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000cac:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000cb0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000cb4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000cb8:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000cbc:	429d      	cmp	r5, r3
 8000cbe:	bf08      	it	eq
 8000cc0:	4296      	cmpeq	r6, r2
 8000cc2:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 8000cc6:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000cca:	d202      	bcs.n	8000cd2 <__aeabi_ddiv+0x6e>
 8000ccc:	085b      	lsrs	r3, r3, #1
 8000cce:	ea4f 0232 	mov.w	r2, r2, rrx
 8000cd2:	1ab6      	subs	r6, r6, r2
 8000cd4:	eb65 0503 	sbc.w	r5, r5, r3
 8000cd8:	085b      	lsrs	r3, r3, #1
 8000cda:	ea4f 0232 	mov.w	r2, r2, rrx
 8000cde:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000ce2:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000ce6:	ebb6 0e02 	subs.w	lr, r6, r2
 8000cea:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000cee:	bf22      	ittt	cs
 8000cf0:	1ab6      	subcs	r6, r6, r2
 8000cf2:	4675      	movcs	r5, lr
 8000cf4:	ea40 000c 	orrcs.w	r0, r0, ip
 8000cf8:	085b      	lsrs	r3, r3, #1
 8000cfa:	ea4f 0232 	mov.w	r2, r2, rrx
 8000cfe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000d02:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000d06:	bf22      	ittt	cs
 8000d08:	1ab6      	subcs	r6, r6, r2
 8000d0a:	4675      	movcs	r5, lr
 8000d0c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000d10:	085b      	lsrs	r3, r3, #1
 8000d12:	ea4f 0232 	mov.w	r2, r2, rrx
 8000d16:	ebb6 0e02 	subs.w	lr, r6, r2
 8000d1a:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000d1e:	bf22      	ittt	cs
 8000d20:	1ab6      	subcs	r6, r6, r2
 8000d22:	4675      	movcs	r5, lr
 8000d24:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000d28:	085b      	lsrs	r3, r3, #1
 8000d2a:	ea4f 0232 	mov.w	r2, r2, rrx
 8000d2e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000d32:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000d36:	bf22      	ittt	cs
 8000d38:	1ab6      	subcs	r6, r6, r2
 8000d3a:	4675      	movcs	r5, lr
 8000d3c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000d40:	ea55 0e06 	orrs.w	lr, r5, r6
 8000d44:	d018      	beq.n	8000d78 <__aeabi_ddiv+0x114>
 8000d46:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000d4a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000d4e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000d52:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000d56:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000d5a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000d5e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000d62:	d1c0      	bne.n	8000ce6 <__aeabi_ddiv+0x82>
 8000d64:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000d68:	d10b      	bne.n	8000d82 <__aeabi_ddiv+0x11e>
 8000d6a:	ea41 0100 	orr.w	r1, r1, r0
 8000d6e:	f04f 0000 	mov.w	r0, #0
 8000d72:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8000d76:	e7b6      	b.n	8000ce6 <__aeabi_ddiv+0x82>
 8000d78:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000d7c:	bf04      	itt	eq
 8000d7e:	4301      	orreq	r1, r0
 8000d80:	2000      	moveq	r0, #0
 8000d82:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000d86:	bf88      	it	hi
 8000d88:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000d8c:	f63f aeaf 	bhi.w	8000aee <__aeabi_dmul+0xde>
 8000d90:	ebb5 0c03 	subs.w	ip, r5, r3
 8000d94:	bf04      	itt	eq
 8000d96:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000d9a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000d9e:	f150 0000 	adcs.w	r0, r0, #0
 8000da2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000da6:	bd70      	pop	{r4, r5, r6, pc}
 8000da8:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000dac:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000db0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000db4:	bfc2      	ittt	gt
 8000db6:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000dba:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000dbe:	bd70      	popgt	{r4, r5, r6, pc}
 8000dc0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000dc4:	f04f 0e00 	mov.w	lr, #0
 8000dc8:	3c01      	subs	r4, #1
 8000dca:	e690      	b.n	8000aee <__aeabi_dmul+0xde>
 8000dcc:	ea45 0e06 	orr.w	lr, r5, r6
 8000dd0:	e68d      	b.n	8000aee <__aeabi_dmul+0xde>
 8000dd2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000dd6:	ea94 0f0c 	teq	r4, ip
 8000dda:	bf08      	it	eq
 8000ddc:	ea95 0f0c 	teqeq	r5, ip
 8000de0:	f43f af3b 	beq.w	8000c5a <__aeabi_dmul+0x24a>
 8000de4:	ea94 0f0c 	teq	r4, ip
 8000de8:	d10a      	bne.n	8000e00 <__aeabi_ddiv+0x19c>
 8000dea:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000dee:	f47f af34 	bne.w	8000c5a <__aeabi_dmul+0x24a>
 8000df2:	ea95 0f0c 	teq	r5, ip
 8000df6:	f47f af25 	bne.w	8000c44 <__aeabi_dmul+0x234>
 8000dfa:	4610      	mov	r0, r2
 8000dfc:	4619      	mov	r1, r3
 8000dfe:	e72c      	b.n	8000c5a <__aeabi_dmul+0x24a>
 8000e00:	ea95 0f0c 	teq	r5, ip
 8000e04:	d106      	bne.n	8000e14 <__aeabi_ddiv+0x1b0>
 8000e06:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000e0a:	f43f aefd 	beq.w	8000c08 <__aeabi_dmul+0x1f8>
 8000e0e:	4610      	mov	r0, r2
 8000e10:	4619      	mov	r1, r3
 8000e12:	e722      	b.n	8000c5a <__aeabi_dmul+0x24a>
 8000e14:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000e18:	bf18      	it	ne
 8000e1a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000e1e:	f47f aec5 	bne.w	8000bac <__aeabi_dmul+0x19c>
 8000e22:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000e26:	f47f af0d 	bne.w	8000c44 <__aeabi_dmul+0x234>
 8000e2a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000e2e:	f47f aeeb 	bne.w	8000c08 <__aeabi_dmul+0x1f8>
 8000e32:	e712      	b.n	8000c5a <__aeabi_dmul+0x24a>

08000e34 <__gedf2>:
 8000e34:	f04f 3cff 	mov.w	ip, #4294967295
 8000e38:	e006      	b.n	8000e48 <__cmpdf2+0x4>
 8000e3a:	bf00      	nop

08000e3c <__ledf2>:
 8000e3c:	f04f 0c01 	mov.w	ip, #1
 8000e40:	e002      	b.n	8000e48 <__cmpdf2+0x4>
 8000e42:	bf00      	nop

08000e44 <__cmpdf2>:
 8000e44:	f04f 0c01 	mov.w	ip, #1
 8000e48:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000e4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000e50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000e54:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000e58:	bf18      	it	ne
 8000e5a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000e5e:	d01b      	beq.n	8000e98 <__cmpdf2+0x54>
 8000e60:	b001      	add	sp, #4
 8000e62:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000e66:	bf0c      	ite	eq
 8000e68:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000e6c:	ea91 0f03 	teqne	r1, r3
 8000e70:	bf02      	ittt	eq
 8000e72:	ea90 0f02 	teqeq	r0, r2
 8000e76:	2000      	moveq	r0, #0
 8000e78:	4770      	bxeq	lr
 8000e7a:	f110 0f00 	cmn.w	r0, #0
 8000e7e:	ea91 0f03 	teq	r1, r3
 8000e82:	bf58      	it	pl
 8000e84:	4299      	cmppl	r1, r3
 8000e86:	bf08      	it	eq
 8000e88:	4290      	cmpeq	r0, r2
 8000e8a:	bf2c      	ite	cs
 8000e8c:	17d8      	asrcs	r0, r3, #31
 8000e8e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000e92:	f040 0001 	orr.w	r0, r0, #1
 8000e96:	4770      	bx	lr
 8000e98:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000e9c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ea0:	d102      	bne.n	8000ea8 <__cmpdf2+0x64>
 8000ea2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ea6:	d107      	bne.n	8000eb8 <__cmpdf2+0x74>
 8000ea8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000eac:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000eb0:	d1d6      	bne.n	8000e60 <__cmpdf2+0x1c>
 8000eb2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000eb6:	d0d3      	beq.n	8000e60 <__cmpdf2+0x1c>
 8000eb8:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ebc:	4770      	bx	lr
 8000ebe:	bf00      	nop

08000ec0 <__aeabi_cdrcmple>:
 8000ec0:	4684      	mov	ip, r0
 8000ec2:	4610      	mov	r0, r2
 8000ec4:	4662      	mov	r2, ip
 8000ec6:	468c      	mov	ip, r1
 8000ec8:	4619      	mov	r1, r3
 8000eca:	4663      	mov	r3, ip
 8000ecc:	e000      	b.n	8000ed0 <__aeabi_cdcmpeq>
 8000ece:	bf00      	nop

08000ed0 <__aeabi_cdcmpeq>:
 8000ed0:	b501      	push	{r0, lr}
 8000ed2:	f7ff ffb7 	bl	8000e44 <__cmpdf2>
 8000ed6:	2800      	cmp	r0, #0
 8000ed8:	bf48      	it	mi
 8000eda:	f110 0f00 	cmnmi.w	r0, #0
 8000ede:	bd01      	pop	{r0, pc}

08000ee0 <__aeabi_dcmpeq>:
 8000ee0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ee4:	f7ff fff4 	bl	8000ed0 <__aeabi_cdcmpeq>
 8000ee8:	bf0c      	ite	eq
 8000eea:	2001      	moveq	r0, #1
 8000eec:	2000      	movne	r0, #0
 8000eee:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ef2:	bf00      	nop

08000ef4 <__aeabi_dcmplt>:
 8000ef4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ef8:	f7ff ffea 	bl	8000ed0 <__aeabi_cdcmpeq>
 8000efc:	bf34      	ite	cc
 8000efe:	2001      	movcc	r0, #1
 8000f00:	2000      	movcs	r0, #0
 8000f02:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f06:	bf00      	nop

08000f08 <__aeabi_dcmple>:
 8000f08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f0c:	f7ff ffe0 	bl	8000ed0 <__aeabi_cdcmpeq>
 8000f10:	bf94      	ite	ls
 8000f12:	2001      	movls	r0, #1
 8000f14:	2000      	movhi	r0, #0
 8000f16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f1a:	bf00      	nop

08000f1c <__aeabi_dcmpge>:
 8000f1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f20:	f7ff ffce 	bl	8000ec0 <__aeabi_cdrcmple>
 8000f24:	bf94      	ite	ls
 8000f26:	2001      	movls	r0, #1
 8000f28:	2000      	movhi	r0, #0
 8000f2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f2e:	bf00      	nop

08000f30 <__aeabi_dcmpgt>:
 8000f30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f34:	f7ff ffc4 	bl	8000ec0 <__aeabi_cdrcmple>
 8000f38:	bf34      	ite	cc
 8000f3a:	2001      	movcc	r0, #1
 8000f3c:	2000      	movcs	r0, #0
 8000f3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f42:	bf00      	nop

08000f44 <__aeabi_dcmpun>:
 8000f44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000f48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000f4c:	d102      	bne.n	8000f54 <__aeabi_dcmpun+0x10>
 8000f4e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000f52:	d10a      	bne.n	8000f6a <__aeabi_dcmpun+0x26>
 8000f54:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000f58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000f5c:	d102      	bne.n	8000f64 <__aeabi_dcmpun+0x20>
 8000f5e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000f62:	d102      	bne.n	8000f6a <__aeabi_dcmpun+0x26>
 8000f64:	f04f 0000 	mov.w	r0, #0
 8000f68:	4770      	bx	lr
 8000f6a:	f04f 0001 	mov.w	r0, #1
 8000f6e:	4770      	bx	lr

08000f70 <__aeabi_d2iz>:
 8000f70:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000f74:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000f78:	d215      	bcs.n	8000fa6 <__aeabi_d2iz+0x36>
 8000f7a:	d511      	bpl.n	8000fa0 <__aeabi_d2iz+0x30>
 8000f7c:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000f80:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000f84:	d912      	bls.n	8000fac <__aeabi_d2iz+0x3c>
 8000f86:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000f8a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000f8e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000f92:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000f96:	fa23 f002 	lsr.w	r0, r3, r2
 8000f9a:	bf18      	it	ne
 8000f9c:	4240      	negne	r0, r0
 8000f9e:	4770      	bx	lr
 8000fa0:	f04f 0000 	mov.w	r0, #0
 8000fa4:	4770      	bx	lr
 8000fa6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000faa:	d105      	bne.n	8000fb8 <__aeabi_d2iz+0x48>
 8000fac:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000fb0:	bf08      	it	eq
 8000fb2:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000fb6:	4770      	bx	lr
 8000fb8:	f04f 0000 	mov.w	r0, #0
 8000fbc:	4770      	bx	lr
 8000fbe:	bf00      	nop

08000fc0 <__aeabi_d2uiz>:
 8000fc0:	004a      	lsls	r2, r1, #1
 8000fc2:	d211      	bcs.n	8000fe8 <__aeabi_d2uiz+0x28>
 8000fc4:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000fc8:	d211      	bcs.n	8000fee <__aeabi_d2uiz+0x2e>
 8000fca:	d50d      	bpl.n	8000fe8 <__aeabi_d2uiz+0x28>
 8000fcc:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000fd0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000fd4:	d40e      	bmi.n	8000ff4 <__aeabi_d2uiz+0x34>
 8000fd6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000fda:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000fde:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000fe2:	fa23 f002 	lsr.w	r0, r3, r2
 8000fe6:	4770      	bx	lr
 8000fe8:	f04f 0000 	mov.w	r0, #0
 8000fec:	4770      	bx	lr
 8000fee:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ff2:	d102      	bne.n	8000ffa <__aeabi_d2uiz+0x3a>
 8000ff4:	f04f 30ff 	mov.w	r0, #4294967295
 8000ff8:	4770      	bx	lr
 8000ffa:	f04f 0000 	mov.w	r0, #0
 8000ffe:	4770      	bx	lr

08001000 <__aeabi_d2f>:
 8001000:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8001004:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8001008:	bf24      	itt	cs
 800100a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 800100e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8001012:	d90d      	bls.n	8001030 <__aeabi_d2f+0x30>
 8001014:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8001018:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 800101c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8001020:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8001024:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8001028:	bf08      	it	eq
 800102a:	f020 0001 	biceq.w	r0, r0, #1
 800102e:	4770      	bx	lr
 8001030:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8001034:	d121      	bne.n	800107a <__aeabi_d2f+0x7a>
 8001036:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 800103a:	bfbc      	itt	lt
 800103c:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8001040:	4770      	bxlt	lr
 8001042:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8001046:	ea4f 5252 	mov.w	r2, r2, lsr #21
 800104a:	f1c2 0218 	rsb	r2, r2, #24
 800104e:	f1c2 0c20 	rsb	ip, r2, #32
 8001052:	fa10 f30c 	lsls.w	r3, r0, ip
 8001056:	fa20 f002 	lsr.w	r0, r0, r2
 800105a:	bf18      	it	ne
 800105c:	f040 0001 	orrne.w	r0, r0, #1
 8001060:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8001064:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8001068:	fa03 fc0c 	lsl.w	ip, r3, ip
 800106c:	ea40 000c 	orr.w	r0, r0, ip
 8001070:	fa23 f302 	lsr.w	r3, r3, r2
 8001074:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8001078:	e7cc      	b.n	8001014 <__aeabi_d2f+0x14>
 800107a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 800107e:	d107      	bne.n	8001090 <__aeabi_d2f+0x90>
 8001080:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8001084:	bf1e      	ittt	ne
 8001086:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 800108a:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 800108e:	4770      	bxne	lr
 8001090:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8001094:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8001098:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 800109c:	4770      	bx	lr
 800109e:	bf00      	nop

080010a0 <__aeabi_frsub>:
 80010a0:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 80010a4:	e002      	b.n	80010ac <__addsf3>
 80010a6:	bf00      	nop

080010a8 <__aeabi_fsub>:
 80010a8:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

080010ac <__addsf3>:
 80010ac:	0042      	lsls	r2, r0, #1
 80010ae:	bf1f      	itttt	ne
 80010b0:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 80010b4:	ea92 0f03 	teqne	r2, r3
 80010b8:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 80010bc:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80010c0:	d06a      	beq.n	8001198 <__addsf3+0xec>
 80010c2:	ea4f 6212 	mov.w	r2, r2, lsr #24
 80010c6:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 80010ca:	bfc1      	itttt	gt
 80010cc:	18d2      	addgt	r2, r2, r3
 80010ce:	4041      	eorgt	r1, r0
 80010d0:	4048      	eorgt	r0, r1
 80010d2:	4041      	eorgt	r1, r0
 80010d4:	bfb8      	it	lt
 80010d6:	425b      	neglt	r3, r3
 80010d8:	2b19      	cmp	r3, #25
 80010da:	bf88      	it	hi
 80010dc:	4770      	bxhi	lr
 80010de:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 80010e2:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80010e6:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 80010ea:	bf18      	it	ne
 80010ec:	4240      	negne	r0, r0
 80010ee:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80010f2:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 80010f6:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 80010fa:	bf18      	it	ne
 80010fc:	4249      	negne	r1, r1
 80010fe:	ea92 0f03 	teq	r2, r3
 8001102:	d03f      	beq.n	8001184 <__addsf3+0xd8>
 8001104:	f1a2 0201 	sub.w	r2, r2, #1
 8001108:	fa41 fc03 	asr.w	ip, r1, r3
 800110c:	eb10 000c 	adds.w	r0, r0, ip
 8001110:	f1c3 0320 	rsb	r3, r3, #32
 8001114:	fa01 f103 	lsl.w	r1, r1, r3
 8001118:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 800111c:	d502      	bpl.n	8001124 <__addsf3+0x78>
 800111e:	4249      	negs	r1, r1
 8001120:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8001124:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8001128:	d313      	bcc.n	8001152 <__addsf3+0xa6>
 800112a:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 800112e:	d306      	bcc.n	800113e <__addsf3+0x92>
 8001130:	0840      	lsrs	r0, r0, #1
 8001132:	ea4f 0131 	mov.w	r1, r1, rrx
 8001136:	f102 0201 	add.w	r2, r2, #1
 800113a:	2afe      	cmp	r2, #254	@ 0xfe
 800113c:	d251      	bcs.n	80011e2 <__addsf3+0x136>
 800113e:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8001142:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8001146:	bf08      	it	eq
 8001148:	f020 0001 	biceq.w	r0, r0, #1
 800114c:	ea40 0003 	orr.w	r0, r0, r3
 8001150:	4770      	bx	lr
 8001152:	0049      	lsls	r1, r1, #1
 8001154:	eb40 0000 	adc.w	r0, r0, r0
 8001158:	3a01      	subs	r2, #1
 800115a:	bf28      	it	cs
 800115c:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8001160:	d2ed      	bcs.n	800113e <__addsf3+0x92>
 8001162:	fab0 fc80 	clz	ip, r0
 8001166:	f1ac 0c08 	sub.w	ip, ip, #8
 800116a:	ebb2 020c 	subs.w	r2, r2, ip
 800116e:	fa00 f00c 	lsl.w	r0, r0, ip
 8001172:	bfaa      	itet	ge
 8001174:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8001178:	4252      	neglt	r2, r2
 800117a:	4318      	orrge	r0, r3
 800117c:	bfbc      	itt	lt
 800117e:	40d0      	lsrlt	r0, r2
 8001180:	4318      	orrlt	r0, r3
 8001182:	4770      	bx	lr
 8001184:	f092 0f00 	teq	r2, #0
 8001188:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 800118c:	bf06      	itte	eq
 800118e:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8001192:	3201      	addeq	r2, #1
 8001194:	3b01      	subne	r3, #1
 8001196:	e7b5      	b.n	8001104 <__addsf3+0x58>
 8001198:	ea4f 0341 	mov.w	r3, r1, lsl #1
 800119c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 80011a0:	bf18      	it	ne
 80011a2:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80011a6:	d021      	beq.n	80011ec <__addsf3+0x140>
 80011a8:	ea92 0f03 	teq	r2, r3
 80011ac:	d004      	beq.n	80011b8 <__addsf3+0x10c>
 80011ae:	f092 0f00 	teq	r2, #0
 80011b2:	bf08      	it	eq
 80011b4:	4608      	moveq	r0, r1
 80011b6:	4770      	bx	lr
 80011b8:	ea90 0f01 	teq	r0, r1
 80011bc:	bf1c      	itt	ne
 80011be:	2000      	movne	r0, #0
 80011c0:	4770      	bxne	lr
 80011c2:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 80011c6:	d104      	bne.n	80011d2 <__addsf3+0x126>
 80011c8:	0040      	lsls	r0, r0, #1
 80011ca:	bf28      	it	cs
 80011cc:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 80011d0:	4770      	bx	lr
 80011d2:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 80011d6:	bf3c      	itt	cc
 80011d8:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 80011dc:	4770      	bxcc	lr
 80011de:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 80011e2:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 80011e6:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80011ea:	4770      	bx	lr
 80011ec:	ea7f 6222 	mvns.w	r2, r2, asr #24
 80011f0:	bf16      	itet	ne
 80011f2:	4608      	movne	r0, r1
 80011f4:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 80011f8:	4601      	movne	r1, r0
 80011fa:	0242      	lsls	r2, r0, #9
 80011fc:	bf06      	itte	eq
 80011fe:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8001202:	ea90 0f01 	teqeq	r0, r1
 8001206:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 800120a:	4770      	bx	lr

0800120c <__aeabi_ui2f>:
 800120c:	f04f 0300 	mov.w	r3, #0
 8001210:	e004      	b.n	800121c <__aeabi_i2f+0x8>
 8001212:	bf00      	nop

08001214 <__aeabi_i2f>:
 8001214:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8001218:	bf48      	it	mi
 800121a:	4240      	negmi	r0, r0
 800121c:	ea5f 0c00 	movs.w	ip, r0
 8001220:	bf08      	it	eq
 8001222:	4770      	bxeq	lr
 8001224:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8001228:	4601      	mov	r1, r0
 800122a:	f04f 0000 	mov.w	r0, #0
 800122e:	e01c      	b.n	800126a <__aeabi_l2f+0x2a>

08001230 <__aeabi_ul2f>:
 8001230:	ea50 0201 	orrs.w	r2, r0, r1
 8001234:	bf08      	it	eq
 8001236:	4770      	bxeq	lr
 8001238:	f04f 0300 	mov.w	r3, #0
 800123c:	e00a      	b.n	8001254 <__aeabi_l2f+0x14>
 800123e:	bf00      	nop

08001240 <__aeabi_l2f>:
 8001240:	ea50 0201 	orrs.w	r2, r0, r1
 8001244:	bf08      	it	eq
 8001246:	4770      	bxeq	lr
 8001248:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 800124c:	d502      	bpl.n	8001254 <__aeabi_l2f+0x14>
 800124e:	4240      	negs	r0, r0
 8001250:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8001254:	ea5f 0c01 	movs.w	ip, r1
 8001258:	bf02      	ittt	eq
 800125a:	4684      	moveq	ip, r0
 800125c:	4601      	moveq	r1, r0
 800125e:	2000      	moveq	r0, #0
 8001260:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8001264:	bf08      	it	eq
 8001266:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 800126a:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 800126e:	fabc f28c 	clz	r2, ip
 8001272:	3a08      	subs	r2, #8
 8001274:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8001278:	db10      	blt.n	800129c <__aeabi_l2f+0x5c>
 800127a:	fa01 fc02 	lsl.w	ip, r1, r2
 800127e:	4463      	add	r3, ip
 8001280:	fa00 fc02 	lsl.w	ip, r0, r2
 8001284:	f1c2 0220 	rsb	r2, r2, #32
 8001288:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800128c:	fa20 f202 	lsr.w	r2, r0, r2
 8001290:	eb43 0002 	adc.w	r0, r3, r2
 8001294:	bf08      	it	eq
 8001296:	f020 0001 	biceq.w	r0, r0, #1
 800129a:	4770      	bx	lr
 800129c:	f102 0220 	add.w	r2, r2, #32
 80012a0:	fa01 fc02 	lsl.w	ip, r1, r2
 80012a4:	f1c2 0220 	rsb	r2, r2, #32
 80012a8:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 80012ac:	fa21 f202 	lsr.w	r2, r1, r2
 80012b0:	eb43 0002 	adc.w	r0, r3, r2
 80012b4:	bf08      	it	eq
 80012b6:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 80012ba:	4770      	bx	lr

080012bc <__aeabi_fmul>:
 80012bc:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80012c0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80012c4:	bf1e      	ittt	ne
 80012c6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 80012ca:	ea92 0f0c 	teqne	r2, ip
 80012ce:	ea93 0f0c 	teqne	r3, ip
 80012d2:	d06f      	beq.n	80013b4 <__aeabi_fmul+0xf8>
 80012d4:	441a      	add	r2, r3
 80012d6:	ea80 0c01 	eor.w	ip, r0, r1
 80012da:	0240      	lsls	r0, r0, #9
 80012dc:	bf18      	it	ne
 80012de:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 80012e2:	d01e      	beq.n	8001322 <__aeabi_fmul+0x66>
 80012e4:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80012e8:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 80012ec:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 80012f0:	fba0 3101 	umull	r3, r1, r0, r1
 80012f4:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 80012f8:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 80012fc:	bf3e      	ittt	cc
 80012fe:	0049      	lslcc	r1, r1, #1
 8001300:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8001304:	005b      	lslcc	r3, r3, #1
 8001306:	ea40 0001 	orr.w	r0, r0, r1
 800130a:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 800130e:	2afd      	cmp	r2, #253	@ 0xfd
 8001310:	d81d      	bhi.n	800134e <__aeabi_fmul+0x92>
 8001312:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8001316:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 800131a:	bf08      	it	eq
 800131c:	f020 0001 	biceq.w	r0, r0, #1
 8001320:	4770      	bx	lr
 8001322:	f090 0f00 	teq	r0, #0
 8001326:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 800132a:	bf08      	it	eq
 800132c:	0249      	lsleq	r1, r1, #9
 800132e:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8001332:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8001336:	3a7f      	subs	r2, #127	@ 0x7f
 8001338:	bfc2      	ittt	gt
 800133a:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 800133e:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8001342:	4770      	bxgt	lr
 8001344:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8001348:	f04f 0300 	mov.w	r3, #0
 800134c:	3a01      	subs	r2, #1
 800134e:	dc5d      	bgt.n	800140c <__aeabi_fmul+0x150>
 8001350:	f112 0f19 	cmn.w	r2, #25
 8001354:	bfdc      	itt	le
 8001356:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 800135a:	4770      	bxle	lr
 800135c:	f1c2 0200 	rsb	r2, r2, #0
 8001360:	0041      	lsls	r1, r0, #1
 8001362:	fa21 f102 	lsr.w	r1, r1, r2
 8001366:	f1c2 0220 	rsb	r2, r2, #32
 800136a:	fa00 fc02 	lsl.w	ip, r0, r2
 800136e:	ea5f 0031 	movs.w	r0, r1, rrx
 8001372:	f140 0000 	adc.w	r0, r0, #0
 8001376:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 800137a:	bf08      	it	eq
 800137c:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8001380:	4770      	bx	lr
 8001382:	f092 0f00 	teq	r2, #0
 8001386:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 800138a:	bf02      	ittt	eq
 800138c:	0040      	lsleq	r0, r0, #1
 800138e:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8001392:	3a01      	subeq	r2, #1
 8001394:	d0f9      	beq.n	800138a <__aeabi_fmul+0xce>
 8001396:	ea40 000c 	orr.w	r0, r0, ip
 800139a:	f093 0f00 	teq	r3, #0
 800139e:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 80013a2:	bf02      	ittt	eq
 80013a4:	0049      	lsleq	r1, r1, #1
 80013a6:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 80013aa:	3b01      	subeq	r3, #1
 80013ac:	d0f9      	beq.n	80013a2 <__aeabi_fmul+0xe6>
 80013ae:	ea41 010c 	orr.w	r1, r1, ip
 80013b2:	e78f      	b.n	80012d4 <__aeabi_fmul+0x18>
 80013b4:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80013b8:	ea92 0f0c 	teq	r2, ip
 80013bc:	bf18      	it	ne
 80013be:	ea93 0f0c 	teqne	r3, ip
 80013c2:	d00a      	beq.n	80013da <__aeabi_fmul+0x11e>
 80013c4:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 80013c8:	bf18      	it	ne
 80013ca:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 80013ce:	d1d8      	bne.n	8001382 <__aeabi_fmul+0xc6>
 80013d0:	ea80 0001 	eor.w	r0, r0, r1
 80013d4:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 80013d8:	4770      	bx	lr
 80013da:	f090 0f00 	teq	r0, #0
 80013de:	bf17      	itett	ne
 80013e0:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 80013e4:	4608      	moveq	r0, r1
 80013e6:	f091 0f00 	teqne	r1, #0
 80013ea:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 80013ee:	d014      	beq.n	800141a <__aeabi_fmul+0x15e>
 80013f0:	ea92 0f0c 	teq	r2, ip
 80013f4:	d101      	bne.n	80013fa <__aeabi_fmul+0x13e>
 80013f6:	0242      	lsls	r2, r0, #9
 80013f8:	d10f      	bne.n	800141a <__aeabi_fmul+0x15e>
 80013fa:	ea93 0f0c 	teq	r3, ip
 80013fe:	d103      	bne.n	8001408 <__aeabi_fmul+0x14c>
 8001400:	024b      	lsls	r3, r1, #9
 8001402:	bf18      	it	ne
 8001404:	4608      	movne	r0, r1
 8001406:	d108      	bne.n	800141a <__aeabi_fmul+0x15e>
 8001408:	ea80 0001 	eor.w	r0, r0, r1
 800140c:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8001410:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8001414:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8001418:	4770      	bx	lr
 800141a:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 800141e:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8001422:	4770      	bx	lr

08001424 <__aeabi_fdiv>:
 8001424:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8001428:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 800142c:	bf1e      	ittt	ne
 800142e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8001432:	ea92 0f0c 	teqne	r2, ip
 8001436:	ea93 0f0c 	teqne	r3, ip
 800143a:	d069      	beq.n	8001510 <__aeabi_fdiv+0xec>
 800143c:	eba2 0203 	sub.w	r2, r2, r3
 8001440:	ea80 0c01 	eor.w	ip, r0, r1
 8001444:	0249      	lsls	r1, r1, #9
 8001446:	ea4f 2040 	mov.w	r0, r0, lsl #9
 800144a:	d037      	beq.n	80014bc <__aeabi_fdiv+0x98>
 800144c:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8001450:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8001454:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8001458:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 800145c:	428b      	cmp	r3, r1
 800145e:	bf38      	it	cc
 8001460:	005b      	lslcc	r3, r3, #1
 8001462:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8001466:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 800146a:	428b      	cmp	r3, r1
 800146c:	bf24      	itt	cs
 800146e:	1a5b      	subcs	r3, r3, r1
 8001470:	ea40 000c 	orrcs.w	r0, r0, ip
 8001474:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8001478:	bf24      	itt	cs
 800147a:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 800147e:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8001482:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8001486:	bf24      	itt	cs
 8001488:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 800148c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8001490:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8001494:	bf24      	itt	cs
 8001496:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 800149a:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800149e:	011b      	lsls	r3, r3, #4
 80014a0:	bf18      	it	ne
 80014a2:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 80014a6:	d1e0      	bne.n	800146a <__aeabi_fdiv+0x46>
 80014a8:	2afd      	cmp	r2, #253	@ 0xfd
 80014aa:	f63f af50 	bhi.w	800134e <__aeabi_fmul+0x92>
 80014ae:	428b      	cmp	r3, r1
 80014b0:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80014b4:	bf08      	it	eq
 80014b6:	f020 0001 	biceq.w	r0, r0, #1
 80014ba:	4770      	bx	lr
 80014bc:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 80014c0:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80014c4:	327f      	adds	r2, #127	@ 0x7f
 80014c6:	bfc2      	ittt	gt
 80014c8:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 80014cc:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80014d0:	4770      	bxgt	lr
 80014d2:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80014d6:	f04f 0300 	mov.w	r3, #0
 80014da:	3a01      	subs	r2, #1
 80014dc:	e737      	b.n	800134e <__aeabi_fmul+0x92>
 80014de:	f092 0f00 	teq	r2, #0
 80014e2:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 80014e6:	bf02      	ittt	eq
 80014e8:	0040      	lsleq	r0, r0, #1
 80014ea:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 80014ee:	3a01      	subeq	r2, #1
 80014f0:	d0f9      	beq.n	80014e6 <__aeabi_fdiv+0xc2>
 80014f2:	ea40 000c 	orr.w	r0, r0, ip
 80014f6:	f093 0f00 	teq	r3, #0
 80014fa:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 80014fe:	bf02      	ittt	eq
 8001500:	0049      	lsleq	r1, r1, #1
 8001502:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8001506:	3b01      	subeq	r3, #1
 8001508:	d0f9      	beq.n	80014fe <__aeabi_fdiv+0xda>
 800150a:	ea41 010c 	orr.w	r1, r1, ip
 800150e:	e795      	b.n	800143c <__aeabi_fdiv+0x18>
 8001510:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8001514:	ea92 0f0c 	teq	r2, ip
 8001518:	d108      	bne.n	800152c <__aeabi_fdiv+0x108>
 800151a:	0242      	lsls	r2, r0, #9
 800151c:	f47f af7d 	bne.w	800141a <__aeabi_fmul+0x15e>
 8001520:	ea93 0f0c 	teq	r3, ip
 8001524:	f47f af70 	bne.w	8001408 <__aeabi_fmul+0x14c>
 8001528:	4608      	mov	r0, r1
 800152a:	e776      	b.n	800141a <__aeabi_fmul+0x15e>
 800152c:	ea93 0f0c 	teq	r3, ip
 8001530:	d104      	bne.n	800153c <__aeabi_fdiv+0x118>
 8001532:	024b      	lsls	r3, r1, #9
 8001534:	f43f af4c 	beq.w	80013d0 <__aeabi_fmul+0x114>
 8001538:	4608      	mov	r0, r1
 800153a:	e76e      	b.n	800141a <__aeabi_fmul+0x15e>
 800153c:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8001540:	bf18      	it	ne
 8001542:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8001546:	d1ca      	bne.n	80014de <__aeabi_fdiv+0xba>
 8001548:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 800154c:	f47f af5c 	bne.w	8001408 <__aeabi_fmul+0x14c>
 8001550:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8001554:	f47f af3c 	bne.w	80013d0 <__aeabi_fmul+0x114>
 8001558:	e75f      	b.n	800141a <__aeabi_fmul+0x15e>
 800155a:	bf00      	nop

0800155c <__gesf2>:
 800155c:	f04f 3cff 	mov.w	ip, #4294967295
 8001560:	e006      	b.n	8001570 <__cmpsf2+0x4>
 8001562:	bf00      	nop

08001564 <__lesf2>:
 8001564:	f04f 0c01 	mov.w	ip, #1
 8001568:	e002      	b.n	8001570 <__cmpsf2+0x4>
 800156a:	bf00      	nop

0800156c <__cmpsf2>:
 800156c:	f04f 0c01 	mov.w	ip, #1
 8001570:	f84d cd04 	str.w	ip, [sp, #-4]!
 8001574:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001578:	ea4f 0341 	mov.w	r3, r1, lsl #1
 800157c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001580:	bf18      	it	ne
 8001582:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8001586:	d011      	beq.n	80015ac <__cmpsf2+0x40>
 8001588:	b001      	add	sp, #4
 800158a:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 800158e:	bf18      	it	ne
 8001590:	ea90 0f01 	teqne	r0, r1
 8001594:	bf58      	it	pl
 8001596:	ebb2 0003 	subspl.w	r0, r2, r3
 800159a:	bf88      	it	hi
 800159c:	17c8      	asrhi	r0, r1, #31
 800159e:	bf38      	it	cc
 80015a0:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 80015a4:	bf18      	it	ne
 80015a6:	f040 0001 	orrne.w	r0, r0, #1
 80015aa:	4770      	bx	lr
 80015ac:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 80015b0:	d102      	bne.n	80015b8 <__cmpsf2+0x4c>
 80015b2:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 80015b6:	d105      	bne.n	80015c4 <__cmpsf2+0x58>
 80015b8:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 80015bc:	d1e4      	bne.n	8001588 <__cmpsf2+0x1c>
 80015be:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 80015c2:	d0e1      	beq.n	8001588 <__cmpsf2+0x1c>
 80015c4:	f85d 0b04 	ldr.w	r0, [sp], #4
 80015c8:	4770      	bx	lr
 80015ca:	bf00      	nop

080015cc <__aeabi_cfrcmple>:
 80015cc:	4684      	mov	ip, r0
 80015ce:	4608      	mov	r0, r1
 80015d0:	4661      	mov	r1, ip
 80015d2:	e7ff      	b.n	80015d4 <__aeabi_cfcmpeq>

080015d4 <__aeabi_cfcmpeq>:
 80015d4:	b50f      	push	{r0, r1, r2, r3, lr}
 80015d6:	f7ff ffc9 	bl	800156c <__cmpsf2>
 80015da:	2800      	cmp	r0, #0
 80015dc:	bf48      	it	mi
 80015de:	f110 0f00 	cmnmi.w	r0, #0
 80015e2:	bd0f      	pop	{r0, r1, r2, r3, pc}

080015e4 <__aeabi_fcmpeq>:
 80015e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80015e8:	f7ff fff4 	bl	80015d4 <__aeabi_cfcmpeq>
 80015ec:	bf0c      	ite	eq
 80015ee:	2001      	moveq	r0, #1
 80015f0:	2000      	movne	r0, #0
 80015f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80015f6:	bf00      	nop

080015f8 <__aeabi_fcmplt>:
 80015f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80015fc:	f7ff ffea 	bl	80015d4 <__aeabi_cfcmpeq>
 8001600:	bf34      	ite	cc
 8001602:	2001      	movcc	r0, #1
 8001604:	2000      	movcs	r0, #0
 8001606:	f85d fb08 	ldr.w	pc, [sp], #8
 800160a:	bf00      	nop

0800160c <__aeabi_fcmple>:
 800160c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001610:	f7ff ffe0 	bl	80015d4 <__aeabi_cfcmpeq>
 8001614:	bf94      	ite	ls
 8001616:	2001      	movls	r0, #1
 8001618:	2000      	movhi	r0, #0
 800161a:	f85d fb08 	ldr.w	pc, [sp], #8
 800161e:	bf00      	nop

08001620 <__aeabi_fcmpge>:
 8001620:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001624:	f7ff ffd2 	bl	80015cc <__aeabi_cfrcmple>
 8001628:	bf94      	ite	ls
 800162a:	2001      	movls	r0, #1
 800162c:	2000      	movhi	r0, #0
 800162e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001632:	bf00      	nop

08001634 <__aeabi_fcmpgt>:
 8001634:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001638:	f7ff ffc8 	bl	80015cc <__aeabi_cfrcmple>
 800163c:	bf34      	ite	cc
 800163e:	2001      	movcc	r0, #1
 8001640:	2000      	movcs	r0, #0
 8001642:	f85d fb08 	ldr.w	pc, [sp], #8
 8001646:	bf00      	nop

08001648 <__aeabi_fcmpun>:
 8001648:	ea4f 0240 	mov.w	r2, r0, lsl #1
 800164c:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001650:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001654:	d102      	bne.n	800165c <__aeabi_fcmpun+0x14>
 8001656:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800165a:	d108      	bne.n	800166e <__aeabi_fcmpun+0x26>
 800165c:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001660:	d102      	bne.n	8001668 <__aeabi_fcmpun+0x20>
 8001662:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8001666:	d102      	bne.n	800166e <__aeabi_fcmpun+0x26>
 8001668:	f04f 0000 	mov.w	r0, #0
 800166c:	4770      	bx	lr
 800166e:	f04f 0001 	mov.w	r0, #1
 8001672:	4770      	bx	lr

08001674 <__aeabi_f2iz>:
 8001674:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001678:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 800167c:	d30f      	bcc.n	800169e <__aeabi_f2iz+0x2a>
 800167e:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8001682:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8001686:	d90d      	bls.n	80016a4 <__aeabi_f2iz+0x30>
 8001688:	ea4f 2300 	mov.w	r3, r0, lsl #8
 800168c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8001690:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8001694:	fa23 f002 	lsr.w	r0, r3, r2
 8001698:	bf18      	it	ne
 800169a:	4240      	negne	r0, r0
 800169c:	4770      	bx	lr
 800169e:	f04f 0000 	mov.w	r0, #0
 80016a2:	4770      	bx	lr
 80016a4:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 80016a8:	d101      	bne.n	80016ae <__aeabi_f2iz+0x3a>
 80016aa:	0242      	lsls	r2, r0, #9
 80016ac:	d105      	bne.n	80016ba <__aeabi_f2iz+0x46>
 80016ae:	f010 4000 	ands.w	r0, r0, #2147483648	@ 0x80000000
 80016b2:	bf08      	it	eq
 80016b4:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 80016b8:	4770      	bx	lr
 80016ba:	f04f 0000 	mov.w	r0, #0
 80016be:	4770      	bx	lr

080016c0 <__aeabi_d2lz>:
 80016c0:	b538      	push	{r3, r4, r5, lr}
 80016c2:	2200      	movs	r2, #0
 80016c4:	2300      	movs	r3, #0
 80016c6:	4604      	mov	r4, r0
 80016c8:	460d      	mov	r5, r1
 80016ca:	f7ff fc13 	bl	8000ef4 <__aeabi_dcmplt>
 80016ce:	b928      	cbnz	r0, 80016dc <__aeabi_d2lz+0x1c>
 80016d0:	4620      	mov	r0, r4
 80016d2:	4629      	mov	r1, r5
 80016d4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80016d8:	f000 b80a 	b.w	80016f0 <__aeabi_d2ulz>
 80016dc:	4620      	mov	r0, r4
 80016de:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 80016e2:	f000 f805 	bl	80016f0 <__aeabi_d2ulz>
 80016e6:	4240      	negs	r0, r0
 80016e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80016ec:	bd38      	pop	{r3, r4, r5, pc}
 80016ee:	bf00      	nop

080016f0 <__aeabi_d2ulz>:
 80016f0:	b5d0      	push	{r4, r6, r7, lr}
 80016f2:	2200      	movs	r2, #0
 80016f4:	4b0b      	ldr	r3, [pc, #44]	@ (8001724 <__aeabi_d2ulz+0x34>)
 80016f6:	4606      	mov	r6, r0
 80016f8:	460f      	mov	r7, r1
 80016fa:	f7ff f989 	bl	8000a10 <__aeabi_dmul>
 80016fe:	f7ff fc5f 	bl	8000fc0 <__aeabi_d2uiz>
 8001702:	4604      	mov	r4, r0
 8001704:	f7ff f90a 	bl	800091c <__aeabi_ui2d>
 8001708:	2200      	movs	r2, #0
 800170a:	4b07      	ldr	r3, [pc, #28]	@ (8001728 <__aeabi_d2ulz+0x38>)
 800170c:	f7ff f980 	bl	8000a10 <__aeabi_dmul>
 8001710:	4602      	mov	r2, r0
 8001712:	460b      	mov	r3, r1
 8001714:	4630      	mov	r0, r6
 8001716:	4639      	mov	r1, r7
 8001718:	f7fe ffc2 	bl	80006a0 <__aeabi_dsub>
 800171c:	f7ff fc50 	bl	8000fc0 <__aeabi_d2uiz>
 8001720:	4621      	mov	r1, r4
 8001722:	bdd0      	pop	{r4, r6, r7, pc}
 8001724:	3df00000 	.word	0x3df00000
 8001728:	41f00000 	.word	0x41f00000

0800172c <Bsp_Led_Show_State_Handle>:
#include <string.h>
#include "bsp_rgb.h"

// The LED heartbeat for the board
static void Bsp_Led_Show_State_Handle(void)
{
 800172c:	b508      	push	{r3, lr}
    static uint8_t led_count = 0;
    led_count++;
 800172e:	4a08      	ldr	r2, [pc, #32]	@ (8001750 <Bsp_Led_Show_State_Handle+0x24>)
 8001730:	7813      	ldrb	r3, [r2, #0]
 8001732:	3301      	adds	r3, #1
 8001734:	b2db      	uxtb	r3, r3
 8001736:	7013      	strb	r3, [r2, #0]
    if (led_count > 20)
 8001738:	2b14      	cmp	r3, #20
 800173a:	d800      	bhi.n	800173e <Bsp_Led_Show_State_Handle+0x12>
    {
        led_count = 0;
        LED_TOGGLE();
    }
}
 800173c:	bd08      	pop	{r3, pc}
        led_count = 0;
 800173e:	4613      	mov	r3, r2
 8001740:	2200      	movs	r2, #0
 8001742:	701a      	strb	r2, [r3, #0]
        LED_TOGGLE();
 8001744:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001748:	4802      	ldr	r0, [pc, #8]	@ (8001754 <Bsp_Led_Show_State_Handle+0x28>)
 800174a:	f003 ffde 	bl	800570a <HAL_GPIO_TogglePin>
}
 800174e:	e7f5      	b.n	800173c <Bsp_Led_Show_State_Handle+0x10>
 8001750:	20000204 	.word	0x20000204
 8001754:	40011000 	.word	0x40011000

08001758 <Bsp_Init>:

void Bsp_Init(void)
{
 8001758:	b508      	push	{r3, lr}
    USART1_Init();
 800175a:	f000 ff99 	bl	8002690 <USART1_Init>
    HAL_Delay(1000);
 800175e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001762:	f002 f84b 	bl	80037fc <HAL_Delay>

    RGB_Init();
 8001766:	f000 ff67 	bl	8002638 <RGB_Init>
    RGB_Clear();
 800176a:	f000 ff89 	bl	8002680 <RGB_Clear>

    ICM20948_init();
 800176e:	f000 fa4f 	bl	8001c10 <ICM20948_init>
    AK09916_init();
 8001772:	f000 fa7d 	bl	8001c70 <AK09916_init>
    ICM20948_gyro_calibration();
 8001776:	f000 fb93 	bl	8001ea0 <ICM20948_gyro_calibration>

    Motor_Init();
 800177a:	f000 fd5f 	bl	800223c <Motor_Init>
    Encoder_Init();
 800177e:	f000 f987 	bl	8001a90 <Encoder_Init>
    PID_Param_Init(); // <--- ADD THIS LINE TO LOAD PID GAINS
 8001782:	f000 fe1b 	bl	80023bc <PID_Param_Init>

    printf("IMU initialization complete...\r\n");
 8001786:	4805      	ldr	r0, [pc, #20]	@ (800179c <Bsp_Init+0x44>)
 8001788:	f00e f9f2 	bl	800fb70 <puts>
    printf("Mecca Robot initialization complete...\r\n");
 800178c:	4804      	ldr	r0, [pc, #16]	@ (80017a0 <Bsp_Init+0x48>)
 800178e:	f00e f9ef 	bl	800fb70 <puts>
    Beep_On_Time(50);
 8001792:	2032      	movs	r0, #50	@ 0x32
 8001794:	f000 f850 	bl	8001838 <Beep_On_Time>
}
 8001798:	bd08      	pop	{r3, pc}
 800179a:	bf00      	nop
 800179c:	0801387c 	.word	0x0801387c
 80017a0:	0801389c 	.word	0x0801389c

080017a4 <Bsp_Loop>:

void Bsp_Loop(void)
{
 80017a4:	b508      	push	{r3, lr}
    static uint32_t last_rgb_tick = 0;

    // 1. Time-Critical Locomotion & Housekeeping
    Bsp_Led_Show_State_Handle();
 80017a6:	f7ff ffc1 	bl	800172c <Bsp_Led_Show_State_Handle>
    Beep_Timeout_Close_Handle();
 80017aa:	f000 f885 	bl	80018b8 <Beep_Timeout_Close_Handle>
    Backup_Beep_Handle();
 80017ae:	f000 f89f 	bl	80018f0 <Backup_Beep_Handle>
    Encoder_Update_Count();
 80017b2:	f000 f8f5 	bl	80019a0 <Encoder_Update_Count>
    Motion_Handle();
 80017b6:	f000 fcb5 	bl	8002124 <Motion_Handle>
    ICM20948_Read_Data_Handle();
 80017ba:	f000 fae3 	bl	8001d84 <ICM20948_Read_Data_Handle>

    // 2. RGB Heartbeat Test (Every 1 second)
    if (HAL_GetTick() - last_rgb_tick > 1000) {
 80017be:	f001 fff5 	bl	80037ac <HAL_GetTick>
 80017c2:	4b0f      	ldr	r3, [pc, #60]	@ (8001800 <Bsp_Loop+0x5c>)
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	1ac0      	subs	r0, r0, r3
 80017c8:	f5b0 7f7a 	cmp.w	r0, #1000	@ 0x3e8
 80017cc:	d911      	bls.n	80017f2 <Bsp_Loop+0x4e>
        static uint8_t toggle = 0;
        if (toggle) {
 80017ce:	4b0d      	ldr	r3, [pc, #52]	@ (8001804 <Bsp_Loop+0x60>)
 80017d0:	781b      	ldrb	r3, [r3, #0]
 80017d2:	b193      	cbz	r3, 80017fa <Bsp_Loop+0x56>
            RGB_Set_All(20, 0, 0); // Dim Red
 80017d4:	2200      	movs	r2, #0
 80017d6:	4611      	mov	r1, r2
 80017d8:	2014      	movs	r0, #20
 80017da:	f000 ff3f 	bl	800265c <RGB_Set_All>
        } else {
            RGB_Clear();
        }
        toggle = !toggle;
 80017de:	4a09      	ldr	r2, [pc, #36]	@ (8001804 <Bsp_Loop+0x60>)
 80017e0:	7813      	ldrb	r3, [r2, #0]
 80017e2:	fab3 f383 	clz	r3, r3
 80017e6:	095b      	lsrs	r3, r3, #5
 80017e8:	7013      	strb	r3, [r2, #0]
        last_rgb_tick = HAL_GetTick();
 80017ea:	f001 ffdf 	bl	80037ac <HAL_GetTick>
 80017ee:	4b04      	ldr	r3, [pc, #16]	@ (8001800 <Bsp_Loop+0x5c>)
 80017f0:	6018      	str	r0, [r3, #0]
    }

    HAL_Delay(10); // Maintains the 10ms base loop frequency
 80017f2:	200a      	movs	r0, #10
 80017f4:	f002 f802 	bl	80037fc <HAL_Delay>
}
 80017f8:	bd08      	pop	{r3, pc}
            RGB_Clear();
 80017fa:	f000 ff41 	bl	8002680 <RGB_Clear>
 80017fe:	e7ee      	b.n	80017de <Bsp_Loop+0x3a>
 8001800:	20000208 	.word	0x20000208
 8001804:	20000205 	.word	0x20000205

08001808 <Beep_Set_Time>:


// Refreshes the buzzer time
static void Beep_Set_Time(uint16_t time)
{
	beep_on_time = time;
 8001808:	4b01      	ldr	r3, [pc, #4]	@ (8001810 <Beep_Set_Time+0x8>)
 800180a:	8018      	strh	r0, [r3, #0]
}
 800180c:	4770      	bx	lr
 800180e:	bf00      	nop
 8001810:	20000216 	.word	0x20000216

08001814 <Beep_Get_Time>:

// Gets the remaining time of the current buzzer on
static uint16_t Beep_Get_Time(void)
{
	return beep_on_time;
}
 8001814:	4b01      	ldr	r3, [pc, #4]	@ (800181c <Beep_Get_Time+0x8>)
 8001816:	8818      	ldrh	r0, [r3, #0]
 8001818:	4770      	bx	lr
 800181a:	bf00      	nop
 800181c:	20000216 	.word	0x20000216

08001820 <Beep_Set_State>:


// Refreshes the buzzer status
static void Beep_Set_State(uint8_t state)
{
	beep_state = state;
 8001820:	4b01      	ldr	r3, [pc, #4]	@ (8001828 <Beep_Set_State+0x8>)
 8001822:	7018      	strb	r0, [r3, #0]
}
 8001824:	4770      	bx	lr
 8001826:	bf00      	nop
 8001828:	20000214 	.word	0x20000214

0800182c <Beep_Get_State>:

// Gets the status of the buzzer
static uint8_t Beep_Get_State(void)
{
	return beep_state;
}
 800182c:	4b01      	ldr	r3, [pc, #4]	@ (8001834 <Beep_Get_State+0x8>)
 800182e:	7818      	ldrb	r0, [r3, #0]
 8001830:	4770      	bx	lr
 8001832:	bf00      	nop
 8001834:	20000214 	.word	0x20000214

08001838 <Beep_On_Time>:


// Set the buzzer start time. The buzzer is disabled when time is 0
// Keeps ringing when time is 1, and automatically shuts down after time>=10
void Beep_On_Time(uint16_t time)
{
 8001838:	b510      	push	{r4, lr}
	if (time == BEEP_STATE_ON_ALWAYS)
 800183a:	2801      	cmp	r0, #1
 800183c:	d004      	beq.n	8001848 <Beep_On_Time+0x10>
 800183e:	4604      	mov	r4, r0
	{
		Beep_Set_State(BEEP_STATE_ON_ALWAYS);
		Beep_Set_Time(0);
		BEEP_ON();
	}
	else if (time == BEEP_STATE_OFF)
 8001840:	b170      	cbz	r0, 8001860 <Beep_On_Time+0x28>
		Beep_Set_Time(0);
		BEEP_OFF();
	}
	else
	{
		if (time >= 10)
 8001842:	2809      	cmp	r0, #9
 8001844:	d818      	bhi.n	8001878 <Beep_On_Time+0x40>
			Beep_Set_State(BEEP_STATE_ON_DELAY);
			Beep_Set_Time(time / 10);
			BEEP_ON();
		}
	}
}
 8001846:	bd10      	pop	{r4, pc}
		Beep_Set_State(BEEP_STATE_ON_ALWAYS);
 8001848:	2001      	movs	r0, #1
 800184a:	f7ff ffe9 	bl	8001820 <Beep_Set_State>
		Beep_Set_Time(0);
 800184e:	2000      	movs	r0, #0
 8001850:	f7ff ffda 	bl	8001808 <Beep_Set_Time>
		BEEP_ON();
 8001854:	2201      	movs	r2, #1
 8001856:	2120      	movs	r1, #32
 8001858:	480f      	ldr	r0, [pc, #60]	@ (8001898 <Beep_On_Time+0x60>)
 800185a:	f003 ff50 	bl	80056fe <HAL_GPIO_WritePin>
 800185e:	e7f2      	b.n	8001846 <Beep_On_Time+0xe>
		Beep_Set_State(BEEP_STATE_OFF);
 8001860:	2000      	movs	r0, #0
 8001862:	f7ff ffdd 	bl	8001820 <Beep_Set_State>
		Beep_Set_Time(0);
 8001866:	2000      	movs	r0, #0
 8001868:	f7ff ffce 	bl	8001808 <Beep_Set_Time>
		BEEP_OFF();
 800186c:	2200      	movs	r2, #0
 800186e:	2120      	movs	r1, #32
 8001870:	4809      	ldr	r0, [pc, #36]	@ (8001898 <Beep_On_Time+0x60>)
 8001872:	f003 ff44 	bl	80056fe <HAL_GPIO_WritePin>
 8001876:	e7e6      	b.n	8001846 <Beep_On_Time+0xe>
			Beep_Set_State(BEEP_STATE_ON_DELAY);
 8001878:	2002      	movs	r0, #2
 800187a:	f7ff ffd1 	bl	8001820 <Beep_Set_State>
			Beep_Set_Time(time / 10);
 800187e:	4b07      	ldr	r3, [pc, #28]	@ (800189c <Beep_On_Time+0x64>)
 8001880:	fba3 3004 	umull	r3, r0, r3, r4
 8001884:	08c0      	lsrs	r0, r0, #3
 8001886:	f7ff ffbf 	bl	8001808 <Beep_Set_Time>
			BEEP_ON();
 800188a:	2201      	movs	r2, #1
 800188c:	2120      	movs	r1, #32
 800188e:	4802      	ldr	r0, [pc, #8]	@ (8001898 <Beep_On_Time+0x60>)
 8001890:	f003 ff35 	bl	80056fe <HAL_GPIO_WritePin>
}
 8001894:	e7d7      	b.n	8001846 <Beep_On_Time+0xe>
 8001896:	bf00      	nop
 8001898:	40011000 	.word	0x40011000
 800189c:	cccccccd 	.word	0xcccccccd

080018a0 <Beep_Off>:

void Beep_Off()
{
 80018a0:	b508      	push	{r3, lr}
    BEEP_OFF();  // Calls the macro to turn the buzzer off
 80018a2:	2200      	movs	r2, #0
 80018a4:	2120      	movs	r1, #32
 80018a6:	4803      	ldr	r0, [pc, #12]	@ (80018b4 <Beep_Off+0x14>)
 80018a8:	f003 ff29 	bl	80056fe <HAL_GPIO_WritePin>
    Beep_Set_State(BEEP_STATE_OFF);  // Ensure the state is properly updated
 80018ac:	2000      	movs	r0, #0
 80018ae:	f7ff ffb7 	bl	8001820 <Beep_Set_State>
}
 80018b2:	bd08      	pop	{r3, pc}
 80018b4:	40011000 	.word	0x40011000

080018b8 <Beep_Timeout_Close_Handle>:


// Buzzer timeout automatically shut down the program, 10 milliseconds to call once
void Beep_Timeout_Close_Handle(void)
{
 80018b8:	b508      	push	{r3, lr}
	if (Beep_Get_State() == BEEP_STATE_ON_DELAY)
 80018ba:	f7ff ffb7 	bl	800182c <Beep_Get_State>
 80018be:	2802      	cmp	r0, #2
 80018c0:	d000      	beq.n	80018c4 <Beep_Timeout_Close_Handle+0xc>
		{
			BEEP_OFF();
			Beep_Set_State(BEEP_STATE_OFF);
		}
	}
}
 80018c2:	bd08      	pop	{r3, pc}
		if (Beep_Get_Time())
 80018c4:	f7ff ffa6 	bl	8001814 <Beep_Get_Time>
 80018c8:	b120      	cbz	r0, 80018d4 <Beep_Timeout_Close_Handle+0x1c>
			beep_on_time--;
 80018ca:	4a07      	ldr	r2, [pc, #28]	@ (80018e8 <Beep_Timeout_Close_Handle+0x30>)
 80018cc:	8813      	ldrh	r3, [r2, #0]
 80018ce:	3b01      	subs	r3, #1
 80018d0:	8013      	strh	r3, [r2, #0]
 80018d2:	e7f6      	b.n	80018c2 <Beep_Timeout_Close_Handle+0xa>
			BEEP_OFF();
 80018d4:	2200      	movs	r2, #0
 80018d6:	2120      	movs	r1, #32
 80018d8:	4804      	ldr	r0, [pc, #16]	@ (80018ec <Beep_Timeout_Close_Handle+0x34>)
 80018da:	f003 ff10 	bl	80056fe <HAL_GPIO_WritePin>
			Beep_Set_State(BEEP_STATE_OFF);
 80018de:	2000      	movs	r0, #0
 80018e0:	f7ff ff9e 	bl	8001820 <Beep_Set_State>
}
 80018e4:	e7ed      	b.n	80018c2 <Beep_Timeout_Close_Handle+0xa>
 80018e6:	bf00      	nop
 80018e8:	20000216 	.word	0x20000216
 80018ec:	40011000 	.word	0x40011000

080018f0 <Backup_Beep_Handle>:

// Handle Backup Beep (Reverse Warning)
void Backup_Beep_Handle(void)
{
 80018f0:	b510      	push	{r4, lr}
    static uint32_t last_beep_time = 0;
    static uint8_t beep_is_active = 0;
    int vx = GetLatestVelocityX();
 80018f2:	f000 fc55 	bl	80021a0 <GetLatestVelocityX>

    // Check if reversing (vx is negative)
    // Using a small threshold to avoid noise
    if (vx < -50)
 80018f6:	f110 0f32 	cmn.w	r0, #50	@ 0x32
 80018fa:	db03      	blt.n	8001904 <Backup_Beep_Handle+0x14>
        }
    }
    else
    {
        // Not reversing, ensure beep is off if it was active
        if (beep_is_active)
 80018fc:	4b12      	ldr	r3, [pc, #72]	@ (8001948 <Backup_Beep_Handle+0x58>)
 80018fe:	781b      	ldrb	r3, [r3, #0]
 8001900:	b9db      	cbnz	r3, 800193a <Backup_Beep_Handle+0x4a>
        {
            Beep_Off();
            beep_is_active = 0;
        }
    }
}
 8001902:	bd10      	pop	{r4, pc}
        uint32_t current_time = HAL_GetTick();
 8001904:	f001 ff52 	bl	80037ac <HAL_GetTick>
 8001908:	4604      	mov	r4, r0
        if (current_time - last_beep_time >= 500)
 800190a:	4b10      	ldr	r3, [pc, #64]	@ (800194c <Backup_Beep_Handle+0x5c>)
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	1ac3      	subs	r3, r0, r3
 8001910:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8001914:	d3f5      	bcc.n	8001902 <Backup_Beep_Handle+0x12>
            if (beep_is_active == 0)
 8001916:	4b0c      	ldr	r3, [pc, #48]	@ (8001948 <Backup_Beep_Handle+0x58>)
 8001918:	781b      	ldrb	r3, [r3, #0]
 800191a:	b943      	cbnz	r3, 800192e <Backup_Beep_Handle+0x3e>
                Beep_On_Time(BEEP_STATE_ON_ALWAYS);
 800191c:	2001      	movs	r0, #1
 800191e:	f7ff ff8b 	bl	8001838 <Beep_On_Time>
                beep_is_active = 1;
 8001922:	4b09      	ldr	r3, [pc, #36]	@ (8001948 <Backup_Beep_Handle+0x58>)
 8001924:	2201      	movs	r2, #1
 8001926:	701a      	strb	r2, [r3, #0]
            last_beep_time = current_time;
 8001928:	4b08      	ldr	r3, [pc, #32]	@ (800194c <Backup_Beep_Handle+0x5c>)
 800192a:	601c      	str	r4, [r3, #0]
 800192c:	e7e9      	b.n	8001902 <Backup_Beep_Handle+0x12>
                Beep_Off();
 800192e:	f7ff ffb7 	bl	80018a0 <Beep_Off>
                beep_is_active = 0;
 8001932:	4b05      	ldr	r3, [pc, #20]	@ (8001948 <Backup_Beep_Handle+0x58>)
 8001934:	2200      	movs	r2, #0
 8001936:	701a      	strb	r2, [r3, #0]
 8001938:	e7f6      	b.n	8001928 <Backup_Beep_Handle+0x38>
            Beep_Off();
 800193a:	f7ff ffb1 	bl	80018a0 <Beep_Off>
            beep_is_active = 0;
 800193e:	4b02      	ldr	r3, [pc, #8]	@ (8001948 <Backup_Beep_Handle+0x58>)
 8001940:	2200      	movs	r2, #0
 8001942:	701a      	strb	r2, [r3, #0]
}
 8001944:	e7dd      	b.n	8001902 <Backup_Beep_Handle+0x12>
 8001946:	bf00      	nop
 8001948:	2000020c 	.word	0x2000020c
 800194c:	20000210 	.word	0x20000210

08001950 <Encoder_Read_CNT>:
 * @brief Read raw timer count and reset it
 */
static int16_t Encoder_Read_CNT(uint8_t Motor_id)
{
    int16_t Encoder_TIM = 0;
    switch(Motor_id)
 8001950:	2803      	cmp	r0, #3
 8001952:	d81c      	bhi.n	800198e <Encoder_Read_CNT+0x3e>
 8001954:	e8df f000 	tbb	[pc, r0]
 8001958:	150f0902 	.word	0x150f0902
    {
        case MOTOR_ID_M1:  Encoder_TIM = (short)TIM2 -> CNT; TIM2 -> CNT = 0; break;
 800195c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001960:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 8001962:	b200      	sxth	r0, r0
 8001964:	2200      	movs	r2, #0
 8001966:	625a      	str	r2, [r3, #36]	@ 0x24
 8001968:	4770      	bx	lr
        case MOTOR_ID_M2:  Encoder_TIM = (short)TIM4 -> CNT; TIM4 -> CNT = 0; break;
 800196a:	4b0a      	ldr	r3, [pc, #40]	@ (8001994 <Encoder_Read_CNT+0x44>)
 800196c:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 800196e:	b200      	sxth	r0, r0
 8001970:	2200      	movs	r2, #0
 8001972:	625a      	str	r2, [r3, #36]	@ 0x24
 8001974:	4770      	bx	lr
        case MOTOR_ID_M3:  Encoder_TIM = (short)TIM5 -> CNT; TIM5 -> CNT = 0; break;
 8001976:	4b08      	ldr	r3, [pc, #32]	@ (8001998 <Encoder_Read_CNT+0x48>)
 8001978:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 800197a:	b200      	sxth	r0, r0
 800197c:	2200      	movs	r2, #0
 800197e:	625a      	str	r2, [r3, #36]	@ 0x24
 8001980:	4770      	bx	lr
        case MOTOR_ID_M4:  Encoder_TIM = (short)TIM3 -> CNT; TIM3 -> CNT = 0; break;
 8001982:	4b06      	ldr	r3, [pc, #24]	@ (800199c <Encoder_Read_CNT+0x4c>)
 8001984:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 8001986:	b200      	sxth	r0, r0
 8001988:	2200      	movs	r2, #0
 800198a:	625a      	str	r2, [r3, #36]	@ 0x24
 800198c:	4770      	bx	lr
    switch(Motor_id)
 800198e:	2000      	movs	r0, #0
        default:  break;
    }
    return Encoder_TIM;
}
 8001990:	4770      	bx	lr
 8001992:	bf00      	nop
 8001994:	40000800 	.word	0x40000800
 8001998:	40000c00 	.word	0x40000c00
 800199c:	40000400 	.word	0x40000400

080019a0 <Encoder_Update_Count>:
  * @brief  Updates global encoder counts.
  * @note   Signs flipped to ensure Forward Motion = Positive Count.
  * Based on manual test where forward push reported negative values.
  */
void Encoder_Update_Count(void)
{
 80019a0:	b538      	push	{r3, r4, r5, lr}
    // Polarity adjusted so forward rotation increments the count
    g_Encoder_M1_Now -= Encoder_Read_CNT(MOTOR_ID_M1);
 80019a2:	2000      	movs	r0, #0
 80019a4:	f7ff ffd4 	bl	8001950 <Encoder_Read_CNT>
 80019a8:	4a1e      	ldr	r2, [pc, #120]	@ (8001a24 <Encoder_Update_Count+0x84>)
 80019aa:	6813      	ldr	r3, [r2, #0]
 80019ac:	1a1b      	subs	r3, r3, r0
 80019ae:	6013      	str	r3, [r2, #0]
    g_Encoder_M2_Now += Encoder_Read_CNT(MOTOR_ID_M2);
 80019b0:	2001      	movs	r0, #1
 80019b2:	f7ff ffcd 	bl	8001950 <Encoder_Read_CNT>
 80019b6:	4a1c      	ldr	r2, [pc, #112]	@ (8001a28 <Encoder_Update_Count+0x88>)
 80019b8:	6813      	ldr	r3, [r2, #0]
 80019ba:	4403      	add	r3, r0
 80019bc:	6013      	str	r3, [r2, #0]
    g_Encoder_M3_Now += Encoder_Read_CNT(MOTOR_ID_M3);
 80019be:	2002      	movs	r0, #2
 80019c0:	f7ff ffc6 	bl	8001950 <Encoder_Read_CNT>
 80019c4:	4a19      	ldr	r2, [pc, #100]	@ (8001a2c <Encoder_Update_Count+0x8c>)
 80019c6:	6813      	ldr	r3, [r2, #0]
 80019c8:	4403      	add	r3, r0
 80019ca:	6013      	str	r3, [r2, #0]
    g_Encoder_M4_Now -= Encoder_Read_CNT(MOTOR_ID_M4);
 80019cc:	2003      	movs	r0, #3
 80019ce:	f7ff ffbf 	bl	8001950 <Encoder_Read_CNT>
 80019d2:	4b17      	ldr	r3, [pc, #92]	@ (8001a30 <Encoder_Update_Count+0x90>)
 80019d4:	681a      	ldr	r2, [r3, #0]
 80019d6:	1a10      	subs	r0, r2, r0
 80019d8:	6018      	str	r0, [r3, #0]

    static uint32_t reset_counter = 0;
    if (++reset_counter >= 10000)
 80019da:	4a16      	ldr	r2, [pc, #88]	@ (8001a34 <Encoder_Update_Count+0x94>)
 80019dc:	6813      	ldr	r3, [r2, #0]
 80019de:	3301      	adds	r3, #1
 80019e0:	6013      	str	r3, [r2, #0]
 80019e2:	f242 720f 	movw	r2, #9999	@ 0x270f
 80019e6:	4293      	cmp	r3, r2
 80019e8:	d91b      	bls.n	8001a22 <Encoder_Update_Count+0x82>
    {
        encoder_offset[0] += g_Encoder_M1_Now;
 80019ea:	4b13      	ldr	r3, [pc, #76]	@ (8001a38 <Encoder_Update_Count+0x98>)
 80019ec:	681c      	ldr	r4, [r3, #0]
 80019ee:	490d      	ldr	r1, [pc, #52]	@ (8001a24 <Encoder_Update_Count+0x84>)
 80019f0:	680a      	ldr	r2, [r1, #0]
 80019f2:	4422      	add	r2, r4
 80019f4:	601a      	str	r2, [r3, #0]
        encoder_offset[1] += g_Encoder_M2_Now;
 80019f6:	685d      	ldr	r5, [r3, #4]
 80019f8:	4c0b      	ldr	r4, [pc, #44]	@ (8001a28 <Encoder_Update_Count+0x88>)
 80019fa:	6822      	ldr	r2, [r4, #0]
 80019fc:	442a      	add	r2, r5
 80019fe:	605a      	str	r2, [r3, #4]
        encoder_offset[2] += g_Encoder_M3_Now;
 8001a00:	4d0a      	ldr	r5, [pc, #40]	@ (8001a2c <Encoder_Update_Count+0x8c>)
 8001a02:	682a      	ldr	r2, [r5, #0]
 8001a04:	f8d3 c008 	ldr.w	ip, [r3, #8]
 8001a08:	4462      	add	r2, ip
 8001a0a:	609a      	str	r2, [r3, #8]
        encoder_offset[3] += g_Encoder_M4_Now;
 8001a0c:	68da      	ldr	r2, [r3, #12]
 8001a0e:	4410      	add	r0, r2
 8001a10:	60d8      	str	r0, [r3, #12]
        g_Encoder_M1_Now = g_Encoder_M2_Now = g_Encoder_M3_Now = g_Encoder_M4_Now = 0;
 8001a12:	2300      	movs	r3, #0
 8001a14:	4a06      	ldr	r2, [pc, #24]	@ (8001a30 <Encoder_Update_Count+0x90>)
 8001a16:	6013      	str	r3, [r2, #0]
 8001a18:	602b      	str	r3, [r5, #0]
 8001a1a:	6023      	str	r3, [r4, #0]
 8001a1c:	600b      	str	r3, [r1, #0]
        reset_counter = 0;
 8001a1e:	4a05      	ldr	r2, [pc, #20]	@ (8001a34 <Encoder_Update_Count+0x94>)
 8001a20:	6013      	str	r3, [r2, #0]
    }
}
 8001a22:	bd38      	pop	{r3, r4, r5, pc}
 8001a24:	20000238 	.word	0x20000238
 8001a28:	20000234 	.word	0x20000234
 8001a2c:	20000230 	.word	0x20000230
 8001a30:	2000022c 	.word	0x2000022c
 8001a34:	20000218 	.word	0x20000218
 8001a38:	2000021c 	.word	0x2000021c

08001a3c <Encoder_Get_Total_Count>:
/**
 * @brief Returns persistent total count for a motor
 */
int32_t Encoder_Get_Total_Count(uint8_t Motor_id)
{
    if (Motor_id == MOTOR_ID_M1) return encoder_offset[0] + g_Encoder_M1_Now;
 8001a3c:	2803      	cmp	r0, #3
 8001a3e:	d81b      	bhi.n	8001a78 <Encoder_Get_Total_Count+0x3c>
 8001a40:	e8df f000 	tbb	[pc, r0]
 8001a44:	140e0802 	.word	0x140e0802
 8001a48:	4b0c      	ldr	r3, [pc, #48]	@ (8001a7c <Encoder_Get_Total_Count+0x40>)
 8001a4a:	6818      	ldr	r0, [r3, #0]
 8001a4c:	4b0c      	ldr	r3, [pc, #48]	@ (8001a80 <Encoder_Get_Total_Count+0x44>)
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	4418      	add	r0, r3
 8001a52:	4770      	bx	lr
    if (Motor_id == MOTOR_ID_M2) return encoder_offset[1] + g_Encoder_M2_Now;
 8001a54:	4b09      	ldr	r3, [pc, #36]	@ (8001a7c <Encoder_Get_Total_Count+0x40>)
 8001a56:	6858      	ldr	r0, [r3, #4]
 8001a58:	4b0a      	ldr	r3, [pc, #40]	@ (8001a84 <Encoder_Get_Total_Count+0x48>)
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	4418      	add	r0, r3
 8001a5e:	4770      	bx	lr
    if (Motor_id == MOTOR_ID_M3) return encoder_offset[2] + g_Encoder_M3_Now;
 8001a60:	4b06      	ldr	r3, [pc, #24]	@ (8001a7c <Encoder_Get_Total_Count+0x40>)
 8001a62:	6898      	ldr	r0, [r3, #8]
 8001a64:	4b08      	ldr	r3, [pc, #32]	@ (8001a88 <Encoder_Get_Total_Count+0x4c>)
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	4418      	add	r0, r3
 8001a6a:	4770      	bx	lr
    if (Motor_id == MOTOR_ID_M4) return encoder_offset[3] + g_Encoder_M4_Now;
 8001a6c:	4b03      	ldr	r3, [pc, #12]	@ (8001a7c <Encoder_Get_Total_Count+0x40>)
 8001a6e:	68d8      	ldr	r0, [r3, #12]
 8001a70:	4b06      	ldr	r3, [pc, #24]	@ (8001a8c <Encoder_Get_Total_Count+0x50>)
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	4418      	add	r0, r3
 8001a76:	4770      	bx	lr
{
 8001a78:	2000      	movs	r0, #0
    return 0;
}
 8001a7a:	4770      	bx	lr
 8001a7c:	2000021c 	.word	0x2000021c
 8001a80:	20000238 	.word	0x20000238
 8001a84:	20000234 	.word	0x20000234
 8001a88:	20000230 	.word	0x20000230
 8001a8c:	2000022c 	.word	0x2000022c

08001a90 <Encoder_Init>:

/**
 * @brief Start timer encoder modes
 */
void Encoder_Init(void)
{
 8001a90:	b508      	push	{r3, lr}
    HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_1 | TIM_CHANNEL_2);
 8001a92:	2104      	movs	r1, #4
 8001a94:	4807      	ldr	r0, [pc, #28]	@ (8001ab4 <Encoder_Init+0x24>)
 8001a96:	f009 f9b5 	bl	800ae04 <HAL_TIM_Encoder_Start>
    HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_1 | TIM_CHANNEL_2);
 8001a9a:	2104      	movs	r1, #4
 8001a9c:	4806      	ldr	r0, [pc, #24]	@ (8001ab8 <Encoder_Init+0x28>)
 8001a9e:	f009 f9b1 	bl	800ae04 <HAL_TIM_Encoder_Start>
    HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_1 | TIM_CHANNEL_2);
 8001aa2:	2104      	movs	r1, #4
 8001aa4:	4805      	ldr	r0, [pc, #20]	@ (8001abc <Encoder_Init+0x2c>)
 8001aa6:	f009 f9ad 	bl	800ae04 <HAL_TIM_Encoder_Start>
    HAL_TIM_Encoder_Start(&htim5, TIM_CHANNEL_1 | TIM_CHANNEL_2);
 8001aaa:	2104      	movs	r1, #4
 8001aac:	4804      	ldr	r0, [pc, #16]	@ (8001ac0 <Encoder_Init+0x30>)
 8001aae:	f009 f9a9 	bl	800ae04 <HAL_TIM_Encoder_Start>
}
 8001ab2:	bd08      	pop	{r3, pc}
 8001ab4:	2000056c 	.word	0x2000056c
 8001ab8:	20000524 	.word	0x20000524
 8001abc:	200004dc 	.word	0x200004dc
 8001ac0:	20000494 	.word	0x20000494

08001ac4 <ICM_Active>:
float gyro_offset_x = 0, gyro_offset_y = 0, gyro_offset_z = 0;
float g_current_yaw = 0.0f;
float g_last_loop_time = 0.0f;

/* --- SPI Helpers --- */
static void ICM_Active()   { HAL_GPIO_WritePin(ICM20948_CS_GPIO_Port, ICM20948_CS_Pin, GPIO_PIN_RESET); }
 8001ac4:	b508      	push	{r3, lr}
 8001ac6:	2200      	movs	r2, #0
 8001ac8:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001acc:	4801      	ldr	r0, [pc, #4]	@ (8001ad4 <ICM_Active+0x10>)
 8001ace:	f003 fe16 	bl	80056fe <HAL_GPIO_WritePin>
 8001ad2:	bd08      	pop	{r3, pc}
 8001ad4:	40010c00 	.word	0x40010c00

08001ad8 <ICM_NoActive>:
static void ICM_NoActive() { HAL_GPIO_WritePin(ICM20948_CS_GPIO_Port, ICM20948_CS_Pin, GPIO_PIN_SET); }
 8001ad8:	b508      	push	{r3, lr}
 8001ada:	2201      	movs	r2, #1
 8001adc:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001ae0:	4801      	ldr	r0, [pc, #4]	@ (8001ae8 <ICM_NoActive+0x10>)
 8001ae2:	f003 fe0c 	bl	80056fe <HAL_GPIO_WritePin>
 8001ae6:	bd08      	pop	{r3, pc}
 8001ae8:	40010c00 	.word	0x40010c00

08001aec <select_user_bank>:

static void select_user_bank(userbank_t ub) {
 8001aec:	b500      	push	{lr}
 8001aee:	b083      	sub	sp, #12
    uint8_t write_reg[2] = {REG_BANK_SEL | WRITE, (uint8_t)ub << 4};
 8001af0:	237f      	movs	r3, #127	@ 0x7f
 8001af2:	f88d 3004 	strb.w	r3, [sp, #4]
 8001af6:	0100      	lsls	r0, r0, #4
 8001af8:	f88d 0005 	strb.w	r0, [sp, #5]
    ICM_Active();
 8001afc:	f7ff ffe2 	bl	8001ac4 <ICM_Active>
    HAL_SPI_Transmit(ICM20948_SPI, write_reg, 2, 10);
 8001b00:	230a      	movs	r3, #10
 8001b02:	2202      	movs	r2, #2
 8001b04:	a901      	add	r1, sp, #4
 8001b06:	4804      	ldr	r0, [pc, #16]	@ (8001b18 <select_user_bank+0x2c>)
 8001b08:	f004 fe35 	bl	8006776 <HAL_SPI_Transmit>
    ICM_NoActive();
 8001b0c:	f7ff ffe4 	bl	8001ad8 <ICM_NoActive>
}
 8001b10:	b003      	add	sp, #12
 8001b12:	f85d fb04 	ldr.w	pc, [sp], #4
 8001b16:	bf00      	nop
 8001b18:	200003ec 	.word	0x200003ec

08001b1c <read_single_reg>:
    ICM_Active();
    HAL_SPI_Transmit(ICM20948_SPI, write_reg, 2, 10);
    ICM_NoActive();
}

static uint8_t read_single_reg(userbank_t ub, uint8_t reg) {
 8001b1c:	b510      	push	{r4, lr}
 8001b1e:	b082      	sub	sp, #8
    uint8_t read_reg = READ | reg, val;
 8001b20:	f061 017f 	orn	r1, r1, #127	@ 0x7f
 8001b24:	f88d 1007 	strb.w	r1, [sp, #7]
    select_user_bank(ub);
 8001b28:	f7ff ffe0 	bl	8001aec <select_user_bank>
    ICM_Active();
 8001b2c:	f7ff ffca 	bl	8001ac4 <ICM_Active>
    HAL_SPI_Transmit(ICM20948_SPI, &read_reg, 1, 10);
 8001b30:	4c0a      	ldr	r4, [pc, #40]	@ (8001b5c <read_single_reg+0x40>)
 8001b32:	230a      	movs	r3, #10
 8001b34:	2201      	movs	r2, #1
 8001b36:	f10d 0107 	add.w	r1, sp, #7
 8001b3a:	4620      	mov	r0, r4
 8001b3c:	f004 fe1b 	bl	8006776 <HAL_SPI_Transmit>
    HAL_SPI_Receive(ICM20948_SPI, &val, 1, 10);
 8001b40:	230a      	movs	r3, #10
 8001b42:	2201      	movs	r2, #1
 8001b44:	f10d 0106 	add.w	r1, sp, #6
 8001b48:	4620      	mov	r0, r4
 8001b4a:	f005 f820 	bl	8006b8e <HAL_SPI_Receive>
    ICM_NoActive();
 8001b4e:	f7ff ffc3 	bl	8001ad8 <ICM_NoActive>
    return val;
}
 8001b52:	f89d 0006 	ldrb.w	r0, [sp, #6]
 8001b56:	b002      	add	sp, #8
 8001b58:	bd10      	pop	{r4, pc}
 8001b5a:	bf00      	nop
 8001b5c:	200003ec 	.word	0x200003ec

08001b60 <write_single_reg>:
static void write_single_reg(userbank_t ub, uint8_t reg, uint8_t val) {
 8001b60:	b500      	push	{lr}
 8001b62:	b083      	sub	sp, #12
    uint8_t write_reg[2] = {WRITE | reg, val};
 8001b64:	f88d 1004 	strb.w	r1, [sp, #4]
 8001b68:	f88d 2005 	strb.w	r2, [sp, #5]
    select_user_bank(ub);
 8001b6c:	f7ff ffbe 	bl	8001aec <select_user_bank>
    ICM_Active();
 8001b70:	f7ff ffa8 	bl	8001ac4 <ICM_Active>
    HAL_SPI_Transmit(ICM20948_SPI, write_reg, 2, 10);
 8001b74:	230a      	movs	r3, #10
 8001b76:	2202      	movs	r2, #2
 8001b78:	a901      	add	r1, sp, #4
 8001b7a:	4804      	ldr	r0, [pc, #16]	@ (8001b8c <write_single_reg+0x2c>)
 8001b7c:	f004 fdfb 	bl	8006776 <HAL_SPI_Transmit>
    ICM_NoActive();
 8001b80:	f7ff ffaa 	bl	8001ad8 <ICM_NoActive>
}
 8001b84:	b003      	add	sp, #12
 8001b86:	f85d fb04 	ldr.w	pc, [sp], #4
 8001b8a:	bf00      	nop
 8001b8c:	200003ec 	.word	0x200003ec

08001b90 <write_mag_reg>:
    ICM_NoActive();
    return reg_val;
}

/* --- Magnetometer Proxy Helpers --- */
static void write_mag_reg(uint8_t reg, uint8_t val) {
 8001b90:	b538      	push	{r3, r4, r5, lr}
 8001b92:	4605      	mov	r5, r0
 8001b94:	460c      	mov	r4, r1
    write_single_reg(ub_3, B3_I2C_SLV4_ADDR, MAG_I2C_ADDR);
 8001b96:	220c      	movs	r2, #12
 8001b98:	2113      	movs	r1, #19
 8001b9a:	2003      	movs	r0, #3
 8001b9c:	f7ff ffe0 	bl	8001b60 <write_single_reg>
    write_single_reg(ub_3, B3_I2C_SLV4_REG, reg);
 8001ba0:	462a      	mov	r2, r5
 8001ba2:	2114      	movs	r1, #20
 8001ba4:	2003      	movs	r0, #3
 8001ba6:	f7ff ffdb 	bl	8001b60 <write_single_reg>
    write_single_reg(ub_3, B3_I2C_SLV4_DO, val);
 8001baa:	4622      	mov	r2, r4
 8001bac:	2116      	movs	r1, #22
 8001bae:	2003      	movs	r0, #3
 8001bb0:	f7ff ffd6 	bl	8001b60 <write_single_reg>
    write_single_reg(ub_3, B3_I2C_SLV4_CTRL, 0x80); // Enable Slave 4 write
 8001bb4:	2280      	movs	r2, #128	@ 0x80
 8001bb6:	2115      	movs	r1, #21
 8001bb8:	2003      	movs	r0, #3
 8001bba:	f7ff ffd1 	bl	8001b60 <write_single_reg>
    HAL_Delay(10);
 8001bbe:	200a      	movs	r0, #10
 8001bc0:	f001 fe1c 	bl	80037fc <HAL_Delay>
}
 8001bc4:	bd38      	pop	{r3, r4, r5, pc}
	...

08001bc8 <read_multiple_reg>:
static uint8_t* read_multiple_reg(userbank_t ub, uint8_t reg, uint8_t len) {
 8001bc8:	b570      	push	{r4, r5, r6, lr}
 8001bca:	b082      	sub	sp, #8
 8001bcc:	4614      	mov	r4, r2
    uint8_t read_reg = READ | reg;
 8001bce:	f061 017f 	orn	r1, r1, #127	@ 0x7f
 8001bd2:	f88d 1007 	strb.w	r1, [sp, #7]
    select_user_bank(ub);
 8001bd6:	f7ff ff89 	bl	8001aec <select_user_bank>
    ICM_Active();
 8001bda:	f7ff ff73 	bl	8001ac4 <ICM_Active>
    HAL_SPI_Transmit(ICM20948_SPI, &read_reg, 1, 10);
 8001bde:	4e0a      	ldr	r6, [pc, #40]	@ (8001c08 <read_multiple_reg+0x40>)
 8001be0:	230a      	movs	r3, #10
 8001be2:	2201      	movs	r2, #1
 8001be4:	f10d 0107 	add.w	r1, sp, #7
 8001be8:	4630      	mov	r0, r6
 8001bea:	f004 fdc4 	bl	8006776 <HAL_SPI_Transmit>
    HAL_SPI_Receive(ICM20948_SPI, reg_val, len, 10);
 8001bee:	4d07      	ldr	r5, [pc, #28]	@ (8001c0c <read_multiple_reg+0x44>)
 8001bf0:	230a      	movs	r3, #10
 8001bf2:	4622      	mov	r2, r4
 8001bf4:	4629      	mov	r1, r5
 8001bf6:	4630      	mov	r0, r6
 8001bf8:	f004 ffc9 	bl	8006b8e <HAL_SPI_Receive>
    ICM_NoActive();
 8001bfc:	f7ff ff6c 	bl	8001ad8 <ICM_NoActive>
}
 8001c00:	4628      	mov	r0, r5
 8001c02:	b002      	add	sp, #8
 8001c04:	bd70      	pop	{r4, r5, r6, pc}
 8001c06:	bf00      	nop
 8001c08:	200003ec 	.word	0x200003ec
 8001c0c:	2000023c 	.word	0x2000023c

08001c10 <ICM20948_init>:

/* --- Initialization --- */
void ICM20948_init() {
 8001c10:	b508      	push	{r3, lr}
    while(read_single_reg(ub_0, B0_WHO_AM_I) != 0xEA) { HAL_Delay(100); }
 8001c12:	e002      	b.n	8001c1a <ICM20948_init+0xa>
 8001c14:	2064      	movs	r0, #100	@ 0x64
 8001c16:	f001 fdf1 	bl	80037fc <HAL_Delay>
 8001c1a:	2100      	movs	r1, #0
 8001c1c:	4608      	mov	r0, r1
 8001c1e:	f7ff ff7d 	bl	8001b1c <read_single_reg>
 8001c22:	28ea      	cmp	r0, #234	@ 0xea
 8001c24:	d1f6      	bne.n	8001c14 <ICM20948_init+0x4>
    write_single_reg(ub_0, B0_PWR_MGMT_1, 0x80); // Reset
 8001c26:	2280      	movs	r2, #128	@ 0x80
 8001c28:	2106      	movs	r1, #6
 8001c2a:	2000      	movs	r0, #0
 8001c2c:	f7ff ff98 	bl	8001b60 <write_single_reg>
    HAL_Delay(100);
 8001c30:	2064      	movs	r0, #100	@ 0x64
 8001c32:	f001 fde3 	bl	80037fc <HAL_Delay>
    write_single_reg(ub_0, B0_PWR_MGMT_1, 0x01); // Wake
 8001c36:	2201      	movs	r2, #1
 8001c38:	2106      	movs	r1, #6
 8001c3a:	2000      	movs	r0, #0
 8001c3c:	f7ff ff90 	bl	8001b60 <write_single_reg>
    HAL_Delay(50);
 8001c40:	2032      	movs	r0, #50	@ 0x32
 8001c42:	f001 fddb 	bl	80037fc <HAL_Delay>
    write_single_reg(ub_0, B0_USER_CTRL, 0x30);   // Enable I2C Master
 8001c46:	2230      	movs	r2, #48	@ 0x30
 8001c48:	2103      	movs	r1, #3
 8001c4a:	2000      	movs	r0, #0
 8001c4c:	f7ff ff88 	bl	8001b60 <write_single_reg>
    write_single_reg(ub_3, B3_I2C_MST_CTRL, 0x07); // Set Clock ~345kHz
 8001c50:	2207      	movs	r2, #7
 8001c52:	2101      	movs	r1, #1
 8001c54:	2003      	movs	r0, #3
 8001c56:	f7ff ff83 	bl	8001b60 <write_single_reg>

    write_single_reg(ub_2, B2_GYRO_CONFIG_1, (3 << 1) | 0x01); // 2000dps
 8001c5a:	2207      	movs	r2, #7
 8001c5c:	2101      	movs	r1, #1
 8001c5e:	2002      	movs	r0, #2
 8001c60:	f7ff ff7e 	bl	8001b60 <write_single_reg>
    write_single_reg(ub_2, B2_ACCEL_CONFIG, (0 << 1) | 0x01);  // 2g
 8001c64:	2201      	movs	r2, #1
 8001c66:	2114      	movs	r1, #20
 8001c68:	2002      	movs	r0, #2
 8001c6a:	f7ff ff79 	bl	8001b60 <write_single_reg>
}
 8001c6e:	bd08      	pop	{r3, pc}

08001c70 <AK09916_init>:

void AK09916_init() {
 8001c70:	b508      	push	{r3, lr}
    write_mag_reg(0x32, 0x01); // Software Reset
 8001c72:	2101      	movs	r1, #1
 8001c74:	2032      	movs	r0, #50	@ 0x32
 8001c76:	f7ff ff8b 	bl	8001b90 <write_mag_reg>
    HAL_Delay(50);
 8001c7a:	2032      	movs	r0, #50	@ 0x32
 8001c7c:	f001 fdbe 	bl	80037fc <HAL_Delay>
    write_mag_reg(MAG_CNTL2, 0x08); // Continuous Mode 100Hz
 8001c80:	2108      	movs	r1, #8
 8001c82:	2031      	movs	r0, #49	@ 0x31
 8001c84:	f7ff ff84 	bl	8001b90 <write_mag_reg>

    write_single_reg(ub_3, B3_I2C_SLV0_ADDR, MAG_I2C_ADDR | READ);
 8001c88:	228c      	movs	r2, #140	@ 0x8c
 8001c8a:	2103      	movs	r1, #3
 8001c8c:	4608      	mov	r0, r1
 8001c8e:	f7ff ff67 	bl	8001b60 <write_single_reg>
    write_single_reg(ub_3, B3_I2C_SLV0_REG, MAG_ST1);
 8001c92:	2210      	movs	r2, #16
 8001c94:	2104      	movs	r1, #4
 8001c96:	2003      	movs	r0, #3
 8001c98:	f7ff ff62 	bl	8001b60 <write_single_reg>
    write_single_reg(ub_3, B3_I2C_SLV0_CTRL, 0x89); // Auto-read 9 bytes
 8001c9c:	2289      	movs	r2, #137	@ 0x89
 8001c9e:	2105      	movs	r1, #5
 8001ca0:	2003      	movs	r0, #3
 8001ca2:	f7ff ff5d 	bl	8001b60 <write_single_reg>
}
 8001ca6:	bd08      	pop	{r3, pc}

08001ca8 <ICM20948_accel_read_g>:
    g_current_yaw -= g_imu_gyro.z * dt;
    if (g_current_yaw >= 360.0f) g_current_yaw -= 360.0f;
    if (g_current_yaw < 0.0f) g_current_yaw += 360.0f;
}

void ICM20948_accel_read_g(axises_t* data) {
 8001ca8:	b570      	push	{r4, r5, r6, lr}
 8001caa:	4605      	mov	r5, r0
    uint8_t* t = read_multiple_reg(ub_0, B0_ACCEL_XOUT_H, 6);
 8001cac:	2206      	movs	r2, #6
 8001cae:	212d      	movs	r1, #45	@ 0x2d
 8001cb0:	2000      	movs	r0, #0
 8001cb2:	f7ff ff89 	bl	8001bc8 <read_multiple_reg>
 8001cb6:	4604      	mov	r4, r0
    data->x = (float)((int16_t)(t[0] << 8 | t[1])) / g_scale_accel;
 8001cb8:	7803      	ldrb	r3, [r0, #0]
 8001cba:	7840      	ldrb	r0, [r0, #1]
 8001cbc:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
 8001cc0:	b200      	sxth	r0, r0
 8001cc2:	f7ff faa7 	bl	8001214 <__aeabi_i2f>
 8001cc6:	4e0e      	ldr	r6, [pc, #56]	@ (8001d00 <ICM20948_accel_read_g+0x58>)
 8001cc8:	6831      	ldr	r1, [r6, #0]
 8001cca:	f7ff fbab 	bl	8001424 <__aeabi_fdiv>
 8001cce:	6028      	str	r0, [r5, #0]
    data->y = (float)((int16_t)(t[2] << 8 | t[3])) / g_scale_accel;
 8001cd0:	78a3      	ldrb	r3, [r4, #2]
 8001cd2:	78e0      	ldrb	r0, [r4, #3]
 8001cd4:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
 8001cd8:	b200      	sxth	r0, r0
 8001cda:	f7ff fa9b 	bl	8001214 <__aeabi_i2f>
 8001cde:	6836      	ldr	r6, [r6, #0]
 8001ce0:	4631      	mov	r1, r6
 8001ce2:	f7ff fb9f 	bl	8001424 <__aeabi_fdiv>
 8001ce6:	6068      	str	r0, [r5, #4]
    data->z = (float)((int16_t)(t[4] << 8 | t[5])) / g_scale_accel;
 8001ce8:	7923      	ldrb	r3, [r4, #4]
 8001cea:	7960      	ldrb	r0, [r4, #5]
 8001cec:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
 8001cf0:	b200      	sxth	r0, r0
 8001cf2:	f7ff fa8f 	bl	8001214 <__aeabi_i2f>
 8001cf6:	4631      	mov	r1, r6
 8001cf8:	f7ff fb94 	bl	8001424 <__aeabi_fdiv>
 8001cfc:	60a8      	str	r0, [r5, #8]
}
 8001cfe:	bd70      	pop	{r4, r5, r6, pc}
 8001d00:	20000008 	.word	0x20000008

08001d04 <ICM20948_gyro_read_dps>:

void ICM20948_gyro_read_dps(axises_t* data) {
 8001d04:	b570      	push	{r4, r5, r6, lr}
 8001d06:	4605      	mov	r5, r0
    uint8_t* t = read_multiple_reg(ub_0, B0_GYRO_XOUT_H, 6);
 8001d08:	2206      	movs	r2, #6
 8001d0a:	2133      	movs	r1, #51	@ 0x33
 8001d0c:	2000      	movs	r0, #0
 8001d0e:	f7ff ff5b 	bl	8001bc8 <read_multiple_reg>
 8001d12:	4604      	mov	r4, r0
    data->x = (float)((int16_t)(t[0] << 8 | t[1]) - gyro_offset_x) / g_scale_gyro;
 8001d14:	7803      	ldrb	r3, [r0, #0]
 8001d16:	7840      	ldrb	r0, [r0, #1]
 8001d18:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
 8001d1c:	b200      	sxth	r0, r0
 8001d1e:	f7ff fa79 	bl	8001214 <__aeabi_i2f>
 8001d22:	4b14      	ldr	r3, [pc, #80]	@ (8001d74 <ICM20948_gyro_read_dps+0x70>)
 8001d24:	6819      	ldr	r1, [r3, #0]
 8001d26:	f7ff f9bf 	bl	80010a8 <__aeabi_fsub>
 8001d2a:	4e13      	ldr	r6, [pc, #76]	@ (8001d78 <ICM20948_gyro_read_dps+0x74>)
 8001d2c:	6831      	ldr	r1, [r6, #0]
 8001d2e:	f7ff fb79 	bl	8001424 <__aeabi_fdiv>
 8001d32:	6028      	str	r0, [r5, #0]
    data->y = (float)((int16_t)(t[2] << 8 | t[3]) - gyro_offset_y) / g_scale_gyro;
 8001d34:	78a3      	ldrb	r3, [r4, #2]
 8001d36:	78e0      	ldrb	r0, [r4, #3]
 8001d38:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
 8001d3c:	b200      	sxth	r0, r0
 8001d3e:	f7ff fa69 	bl	8001214 <__aeabi_i2f>
 8001d42:	4b0e      	ldr	r3, [pc, #56]	@ (8001d7c <ICM20948_gyro_read_dps+0x78>)
 8001d44:	6819      	ldr	r1, [r3, #0]
 8001d46:	f7ff f9af 	bl	80010a8 <__aeabi_fsub>
 8001d4a:	6836      	ldr	r6, [r6, #0]
 8001d4c:	4631      	mov	r1, r6
 8001d4e:	f7ff fb69 	bl	8001424 <__aeabi_fdiv>
 8001d52:	6068      	str	r0, [r5, #4]
    data->z = (float)((int16_t)(t[4] << 8 | t[5]) - gyro_offset_z) / g_scale_gyro;
 8001d54:	7923      	ldrb	r3, [r4, #4]
 8001d56:	7960      	ldrb	r0, [r4, #5]
 8001d58:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
 8001d5c:	b200      	sxth	r0, r0
 8001d5e:	f7ff fa59 	bl	8001214 <__aeabi_i2f>
 8001d62:	4b07      	ldr	r3, [pc, #28]	@ (8001d80 <ICM20948_gyro_read_dps+0x7c>)
 8001d64:	6819      	ldr	r1, [r3, #0]
 8001d66:	f7ff f99f 	bl	80010a8 <__aeabi_fsub>
 8001d6a:	4631      	mov	r1, r6
 8001d6c:	f7ff fb5a 	bl	8001424 <__aeabi_fdiv>
 8001d70:	60a8      	str	r0, [r5, #8]
}
 8001d72:	bd70      	pop	{r4, r5, r6, pc}
 8001d74:	2000025c 	.word	0x2000025c
 8001d78:	20000004 	.word	0x20000004
 8001d7c:	20000258 	.word	0x20000258
 8001d80:	20000254 	.word	0x20000254

08001d84 <ICM20948_Read_Data_Handle>:
void ICM20948_Read_Data_Handle(void) {
 8001d84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    uint32_t current_tick = HAL_GetTick();
 8001d86:	f001 fd11 	bl	80037ac <HAL_GetTick>
 8001d8a:	4604      	mov	r4, r0
    if (last_tick == 0) { last_tick = current_tick; return; }
 8001d8c:	4b38      	ldr	r3, [pc, #224]	@ (8001e70 <ICM20948_Read_Data_Handle+0xec>)
 8001d8e:	6818      	ldr	r0, [r3, #0]
 8001d90:	2800      	cmp	r0, #0
 8001d92:	d064      	beq.n	8001e5e <ICM20948_Read_Data_Handle+0xda>
    g_last_loop_time = (float)delta;
 8001d94:	1a20      	subs	r0, r4, r0
 8001d96:	f7ff fa39 	bl	800120c <__aeabi_ui2f>
 8001d9a:	4b36      	ldr	r3, [pc, #216]	@ (8001e74 <ICM20948_Read_Data_Handle+0xf0>)
 8001d9c:	6018      	str	r0, [r3, #0]
    float dt = (float)delta / 1000.0f;
 8001d9e:	4936      	ldr	r1, [pc, #216]	@ (8001e78 <ICM20948_Read_Data_Handle+0xf4>)
 8001da0:	f7ff fb40 	bl	8001424 <__aeabi_fdiv>
 8001da4:	4605      	mov	r5, r0
    last_tick = current_tick;
 8001da6:	4b32      	ldr	r3, [pc, #200]	@ (8001e70 <ICM20948_Read_Data_Handle+0xec>)
 8001da8:	601c      	str	r4, [r3, #0]
    if (dt > 0.1f) dt = 0.011f; // Target 11ms based on your hardware tests
 8001daa:	4934      	ldr	r1, [pc, #208]	@ (8001e7c <ICM20948_Read_Data_Handle+0xf8>)
 8001dac:	f7ff fc42 	bl	8001634 <__aeabi_fcmpgt>
 8001db0:	b100      	cbz	r0, 8001db4 <ICM20948_Read_Data_Handle+0x30>
 8001db2:	4d33      	ldr	r5, [pc, #204]	@ (8001e80 <ICM20948_Read_Data_Handle+0xfc>)
    ICM20948_accel_read_g(&g_imu_accel);
 8001db4:	4833      	ldr	r0, [pc, #204]	@ (8001e84 <ICM20948_Read_Data_Handle+0x100>)
 8001db6:	f7ff ff77 	bl	8001ca8 <ICM20948_accel_read_g>
    ICM20948_gyro_read_dps(&g_imu_gyro);
 8001dba:	4833      	ldr	r0, [pc, #204]	@ (8001e88 <ICM20948_Read_Data_Handle+0x104>)
 8001dbc:	f7ff ffa2 	bl	8001d04 <ICM20948_gyro_read_dps>
    uint8_t* m = read_multiple_reg(ub_0, B0_EXT_SENS_DATA, 9);
 8001dc0:	2209      	movs	r2, #9
 8001dc2:	213b      	movs	r1, #59	@ 0x3b
 8001dc4:	2000      	movs	r0, #0
 8001dc6:	f7ff feff 	bl	8001bc8 <read_multiple_reg>
 8001dca:	4603      	mov	r3, r0
    if (m[0] & 0x01) { // ST1 DRDY check
 8001dcc:	7802      	ldrb	r2, [r0, #0]
 8001dce:	f012 0f01 	tst.w	r2, #1
 8001dd2:	d027      	beq.n	8001e24 <ICM20948_Read_Data_Handle+0xa0>
        g_raw_mag.x = (int16_t)(m[2] << 8 | m[1]);
 8001dd4:	7882      	ldrb	r2, [r0, #2]
 8001dd6:	7840      	ldrb	r0, [r0, #1]
 8001dd8:	ea40 2002 	orr.w	r0, r0, r2, lsl #8
 8001ddc:	b200      	sxth	r0, r0
 8001dde:	4a2b      	ldr	r2, [pc, #172]	@ (8001e8c <ICM20948_Read_Data_Handle+0x108>)
 8001de0:	8010      	strh	r0, [r2, #0]
        g_raw_mag.y = (int16_t)(m[4] << 8 | m[3]);
 8001de2:	7919      	ldrb	r1, [r3, #4]
 8001de4:	78de      	ldrb	r6, [r3, #3]
 8001de6:	ea46 2601 	orr.w	r6, r6, r1, lsl #8
 8001dea:	b236      	sxth	r6, r6
 8001dec:	8056      	strh	r6, [r2, #2]
        g_raw_mag.z = (int16_t)(m[6] << 8 | m[5]);
 8001dee:	7999      	ldrb	r1, [r3, #6]
 8001df0:	795c      	ldrb	r4, [r3, #5]
 8001df2:	ea44 2401 	orr.w	r4, r4, r1, lsl #8
 8001df6:	b224      	sxth	r4, r4
 8001df8:	8094      	strh	r4, [r2, #4]
        g_imu_mag.x = (float)g_raw_mag.x * 0.15f;
 8001dfa:	f7ff fa0b 	bl	8001214 <__aeabi_i2f>
 8001dfe:	4924      	ldr	r1, [pc, #144]	@ (8001e90 <ICM20948_Read_Data_Handle+0x10c>)
 8001e00:	f7ff fa5c 	bl	80012bc <__aeabi_fmul>
 8001e04:	4f23      	ldr	r7, [pc, #140]	@ (8001e94 <ICM20948_Read_Data_Handle+0x110>)
 8001e06:	6038      	str	r0, [r7, #0]
        g_imu_mag.y = (float)g_raw_mag.y * 0.15f;
 8001e08:	4630      	mov	r0, r6
 8001e0a:	f7ff fa03 	bl	8001214 <__aeabi_i2f>
 8001e0e:	4920      	ldr	r1, [pc, #128]	@ (8001e90 <ICM20948_Read_Data_Handle+0x10c>)
 8001e10:	f7ff fa54 	bl	80012bc <__aeabi_fmul>
 8001e14:	6078      	str	r0, [r7, #4]
        g_imu_mag.z = (float)g_raw_mag.z * 0.15f;
 8001e16:	4620      	mov	r0, r4
 8001e18:	f7ff f9fc 	bl	8001214 <__aeabi_i2f>
 8001e1c:	491c      	ldr	r1, [pc, #112]	@ (8001e90 <ICM20948_Read_Data_Handle+0x10c>)
 8001e1e:	f7ff fa4d 	bl	80012bc <__aeabi_fmul>
 8001e22:	60b8      	str	r0, [r7, #8]
    g_current_yaw -= g_imu_gyro.z * dt;
 8001e24:	4629      	mov	r1, r5
 8001e26:	4b18      	ldr	r3, [pc, #96]	@ (8001e88 <ICM20948_Read_Data_Handle+0x104>)
 8001e28:	6898      	ldr	r0, [r3, #8]
 8001e2a:	f7ff fa47 	bl	80012bc <__aeabi_fmul>
 8001e2e:	4601      	mov	r1, r0
 8001e30:	4d19      	ldr	r5, [pc, #100]	@ (8001e98 <ICM20948_Read_Data_Handle+0x114>)
 8001e32:	6828      	ldr	r0, [r5, #0]
 8001e34:	f7ff f938 	bl	80010a8 <__aeabi_fsub>
 8001e38:	4604      	mov	r4, r0
 8001e3a:	6028      	str	r0, [r5, #0]
    if (g_current_yaw >= 360.0f) g_current_yaw -= 360.0f;
 8001e3c:	4917      	ldr	r1, [pc, #92]	@ (8001e9c <ICM20948_Read_Data_Handle+0x118>)
 8001e3e:	f7ff fbef 	bl	8001620 <__aeabi_fcmpge>
 8001e42:	b120      	cbz	r0, 8001e4e <ICM20948_Read_Data_Handle+0xca>
 8001e44:	4915      	ldr	r1, [pc, #84]	@ (8001e9c <ICM20948_Read_Data_Handle+0x118>)
 8001e46:	4620      	mov	r0, r4
 8001e48:	f7ff f92e 	bl	80010a8 <__aeabi_fsub>
 8001e4c:	6028      	str	r0, [r5, #0]
    if (g_current_yaw < 0.0f) g_current_yaw += 360.0f;
 8001e4e:	4b12      	ldr	r3, [pc, #72]	@ (8001e98 <ICM20948_Read_Data_Handle+0x114>)
 8001e50:	681c      	ldr	r4, [r3, #0]
 8001e52:	2100      	movs	r1, #0
 8001e54:	4620      	mov	r0, r4
 8001e56:	f7ff fbcf 	bl	80015f8 <__aeabi_fcmplt>
 8001e5a:	b910      	cbnz	r0, 8001e62 <ICM20948_Read_Data_Handle+0xde>
}
 8001e5c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if (last_tick == 0) { last_tick = current_tick; return; }
 8001e5e:	601c      	str	r4, [r3, #0]
 8001e60:	e7fc      	b.n	8001e5c <ICM20948_Read_Data_Handle+0xd8>
    if (g_current_yaw < 0.0f) g_current_yaw += 360.0f;
 8001e62:	490e      	ldr	r1, [pc, #56]	@ (8001e9c <ICM20948_Read_Data_Handle+0x118>)
 8001e64:	4620      	mov	r0, r4
 8001e66:	f7ff f921 	bl	80010ac <__addsf3>
 8001e6a:	4b0b      	ldr	r3, [pc, #44]	@ (8001e98 <ICM20948_Read_Data_Handle+0x114>)
 8001e6c:	6018      	str	r0, [r3, #0]
 8001e6e:	e7f5      	b.n	8001e5c <ICM20948_Read_Data_Handle+0xd8>
 8001e70:	20000248 	.word	0x20000248
 8001e74:	2000024c 	.word	0x2000024c
 8001e78:	447a0000 	.word	0x447a0000
 8001e7c:	3dcccccd 	.word	0x3dcccccd
 8001e80:	3c343958 	.word	0x3c343958
 8001e84:	20000278 	.word	0x20000278
 8001e88:	2000026c 	.word	0x2000026c
 8001e8c:	20000284 	.word	0x20000284
 8001e90:	3e19999a 	.word	0x3e19999a
 8001e94:	20000260 	.word	0x20000260
 8001e98:	20000250 	.word	0x20000250
 8001e9c:	43b40000 	.word	0x43b40000

08001ea0 <ICM20948_gyro_calibration>:

void ICM20948_gyro_calibration(void) {
 8001ea0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    long sx = 0, sy = 0, sz = 0;
    //  Warning Fix: Variable 'd' removed
    for(int i=0; i<500; i++) {
 8001ea2:	2400      	movs	r4, #0
    long sx = 0, sy = 0, sz = 0;
 8001ea4:	4625      	mov	r5, r4
 8001ea6:	4626      	mov	r6, r4
 8001ea8:	4627      	mov	r7, r4
    for(int i=0; i<500; i++) {
 8001eaa:	e01a      	b.n	8001ee2 <ICM20948_gyro_calibration+0x42>
        uint8_t* t = read_multiple_reg(ub_0, B0_GYRO_XOUT_H, 6);
 8001eac:	2206      	movs	r2, #6
 8001eae:	2133      	movs	r1, #51	@ 0x33
 8001eb0:	2000      	movs	r0, #0
 8001eb2:	f7ff fe89 	bl	8001bc8 <read_multiple_reg>
        sx += (int16_t)(t[0] << 8 | t[1]);
 8001eb6:	7802      	ldrb	r2, [r0, #0]
 8001eb8:	7843      	ldrb	r3, [r0, #1]
 8001eba:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8001ebe:	b21b      	sxth	r3, r3
 8001ec0:	441f      	add	r7, r3
        sy += (int16_t)(t[2] << 8 | t[3]);
 8001ec2:	7882      	ldrb	r2, [r0, #2]
 8001ec4:	78c3      	ldrb	r3, [r0, #3]
 8001ec6:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8001eca:	b21b      	sxth	r3, r3
 8001ecc:	441e      	add	r6, r3
        sz += (int16_t)(t[4] << 8 | t[5]);
 8001ece:	7902      	ldrb	r2, [r0, #4]
 8001ed0:	7943      	ldrb	r3, [r0, #5]
 8001ed2:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8001ed6:	b21b      	sxth	r3, r3
 8001ed8:	441d      	add	r5, r3
        HAL_Delay(5);
 8001eda:	2005      	movs	r0, #5
 8001edc:	f001 fc8e 	bl	80037fc <HAL_Delay>
    for(int i=0; i<500; i++) {
 8001ee0:	3401      	adds	r4, #1
 8001ee2:	f5b4 7ffa 	cmp.w	r4, #500	@ 0x1f4
 8001ee6:	dbe1      	blt.n	8001eac <ICM20948_gyro_calibration+0xc>
    }
    gyro_offset_x = (float)sx/500; gyro_offset_y = (float)sy/500; gyro_offset_z = (float)sz/500;
 8001ee8:	4638      	mov	r0, r7
 8001eea:	f7ff f993 	bl	8001214 <__aeabi_i2f>
 8001eee:	490b      	ldr	r1, [pc, #44]	@ (8001f1c <ICM20948_gyro_calibration+0x7c>)
 8001ef0:	f7ff fa98 	bl	8001424 <__aeabi_fdiv>
 8001ef4:	4b0a      	ldr	r3, [pc, #40]	@ (8001f20 <ICM20948_gyro_calibration+0x80>)
 8001ef6:	6018      	str	r0, [r3, #0]
 8001ef8:	4630      	mov	r0, r6
 8001efa:	f7ff f98b 	bl	8001214 <__aeabi_i2f>
 8001efe:	4907      	ldr	r1, [pc, #28]	@ (8001f1c <ICM20948_gyro_calibration+0x7c>)
 8001f00:	f7ff fa90 	bl	8001424 <__aeabi_fdiv>
 8001f04:	4b07      	ldr	r3, [pc, #28]	@ (8001f24 <ICM20948_gyro_calibration+0x84>)
 8001f06:	6018      	str	r0, [r3, #0]
 8001f08:	4628      	mov	r0, r5
 8001f0a:	f7ff f983 	bl	8001214 <__aeabi_i2f>
 8001f0e:	4903      	ldr	r1, [pc, #12]	@ (8001f1c <ICM20948_gyro_calibration+0x7c>)
 8001f10:	f7ff fa88 	bl	8001424 <__aeabi_fdiv>
 8001f14:	4b04      	ldr	r3, [pc, #16]	@ (8001f28 <ICM20948_gyro_calibration+0x88>)
 8001f16:	6018      	str	r0, [r3, #0]
}
 8001f18:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001f1a:	bf00      	nop
 8001f1c:	43fa0000 	.word	0x43fa0000
 8001f20:	2000025c 	.word	0x2000025c
 8001f24:	20000258 	.word	0x20000258
 8001f28:	20000254 	.word	0x20000254

08001f2c <Key1_is_Press>:
#include "bsp.h"


// Determine if the key is pressed, press to return KEY_PRESS, release to return KEY_RELEASE  
static uint8_t Key1_is_Press(void)
{
 8001f2c:	b508      	push	{r3, lr}
	if (!HAL_GPIO_ReadPin(KEY1_GPIO_Port, KEY1_Pin))
 8001f2e:	2104      	movs	r1, #4
 8001f30:	4803      	ldr	r0, [pc, #12]	@ (8001f40 <Key1_is_Press+0x14>)
 8001f32:	f003 fbdd 	bl	80056f0 <HAL_GPIO_ReadPin>
 8001f36:	b108      	cbz	r0, 8001f3c <Key1_is_Press+0x10>
	{
		return KEY_PRESS; // KEY_PRESS
	}
	return KEY_RELEASE;   // KEY_RELEASE
 8001f38:	2000      	movs	r0, #0
}
 8001f3a:	bd08      	pop	{r3, pc}
		return KEY_PRESS; // KEY_PRESS
 8001f3c:	2001      	movs	r0, #1
 8001f3e:	e7fc      	b.n	8001f3a <Key1_is_Press+0xe>
 8001f40:	40011400 	.word	0x40011400

08001f44 <Key1_State>:


// Read the state of key K1, press down to return KEY_PRESS, release to return key_release. 
// mode: setting mode, 0: press down to return KEY_PRESS;  1: KEY_PRESS is returned only once  
uint8_t Key1_State(uint8_t mode)
{
 8001f44:	b510      	push	{r4, lr}
 8001f46:	4604      	mov	r4, r0
	static uint16_t key1_state = 0;

	if (Key1_is_Press() == KEY_PRESS)
 8001f48:	f7ff fff0 	bl	8001f2c <Key1_is_Press>
 8001f4c:	2801      	cmp	r0, #1
 8001f4e:	d008      	beq.n	8001f62 <Key1_State+0x1e>
			key1_state++;
		}
	}
	else
	{
		key1_state = 0;
 8001f50:	4b0a      	ldr	r3, [pc, #40]	@ (8001f7c <Key1_State+0x38>)
 8001f52:	2200      	movs	r2, #0
 8001f54:	801a      	strh	r2, [r3, #0]
	}
	if (key1_state == 2)
 8001f56:	4b09      	ldr	r3, [pc, #36]	@ (8001f7c <Key1_State+0x38>)
 8001f58:	881b      	ldrh	r3, [r3, #0]
 8001f5a:	2b02      	cmp	r3, #2
 8001f5c:	d00b      	beq.n	8001f76 <Key1_State+0x32>
	{
		return KEY_PRESS;
	}
	return KEY_RELEASE;
 8001f5e:	2000      	movs	r0, #0
}
 8001f60:	bd10      	pop	{r4, pc}
		if (key1_state < (mode + 1) * 2)
 8001f62:	4b06      	ldr	r3, [pc, #24]	@ (8001f7c <Key1_State+0x38>)
 8001f64:	881b      	ldrh	r3, [r3, #0]
 8001f66:	1c60      	adds	r0, r4, #1
 8001f68:	ebb3 0f40 	cmp.w	r3, r0, lsl #1
 8001f6c:	daf3      	bge.n	8001f56 <Key1_State+0x12>
			key1_state++;
 8001f6e:	3301      	adds	r3, #1
 8001f70:	4a02      	ldr	r2, [pc, #8]	@ (8001f7c <Key1_State+0x38>)
 8001f72:	8013      	strh	r3, [r2, #0]
 8001f74:	e7ef      	b.n	8001f56 <Key1_State+0x12>
		return KEY_PRESS;
 8001f76:	2001      	movs	r0, #1
 8001f78:	e7f2      	b.n	8001f60 <Key1_State+0x1c>
 8001f7a:	bf00      	nop
 8001f7c:	2000029a 	.word	0x2000029a

08001f80 <Motion_Set_Pwm>:
static int32_t g_Encoder_Last_Stored[MAX_MOTOR] = {0};

/* --- Motor and Motion Control --- */

void Motion_Set_Pwm(int16_t Motor_1, int16_t Motor_2, int16_t Motor_3, int16_t Motor_4)
{
 8001f80:	b570      	push	{r4, r5, r6, lr}
 8001f82:	460e      	mov	r6, r1
 8001f84:	4615      	mov	r5, r2
 8001f86:	461c      	mov	r4, r3
    Motor_Set_Pwm(MOTOR_ID_M1, Motor_1);
 8001f88:	4601      	mov	r1, r0
 8001f8a:	2000      	movs	r0, #0
 8001f8c:	f000 f99e 	bl	80022cc <Motor_Set_Pwm>
    Motor_Set_Pwm(MOTOR_ID_M2, Motor_2);
 8001f90:	4631      	mov	r1, r6
 8001f92:	2001      	movs	r0, #1
 8001f94:	f000 f99a 	bl	80022cc <Motor_Set_Pwm>
    Motor_Set_Pwm(MOTOR_ID_M3, Motor_3);
 8001f98:	4629      	mov	r1, r5
 8001f9a:	2002      	movs	r0, #2
 8001f9c:	f000 f996 	bl	80022cc <Motor_Set_Pwm>
    Motor_Set_Pwm(MOTOR_ID_M4, Motor_4);
 8001fa0:	4621      	mov	r1, r4
 8001fa2:	2003      	movs	r0, #3
 8001fa4:	f000 f992 	bl	80022cc <Motor_Set_Pwm>
}
 8001fa8:	bd70      	pop	{r4, r5, r6, pc}
	...

08001fac <Motion_Stop>:

void Motion_Stop(uint8_t brake)
{
 8001fac:	b510      	push	{r4, lr}
 8001fae:	4604      	mov	r4, r0
    PID_Clear_Motor(MAX_MOTOR);
 8001fb0:	2004      	movs	r0, #4
 8001fb2:	f000 facd 	bl	8002550 <PID_Clear_Motor>
    Motor_Stop(brake);
 8001fb6:	4620      	mov	r0, r4
 8001fb8:	f000 f972 	bl	80022a0 <Motor_Stop>
    g_start_ctrl = 0;
 8001fbc:	2300      	movs	r3, #0
 8001fbe:	4a02      	ldr	r2, [pc, #8]	@ (8001fc8 <Motion_Stop+0x1c>)
 8001fc0:	7013      	strb	r3, [r2, #0]
    move_dist.active = 0;
 8001fc2:	4a02      	ldr	r2, [pc, #8]	@ (8001fcc <Motion_Stop+0x20>)
 8001fc4:	7013      	strb	r3, [r2, #0]
}
 8001fc6:	bd10      	pop	{r4, pc}
 8001fc8:	200002c8 	.word	0x200002c8
 8001fcc:	200002ac 	.word	0x200002ac

08001fd0 <Motion_Set_Speed>:

void Motion_Set_Speed(int16_t speed_m1, int16_t speed_m2, int16_t speed_m3, int16_t speed_m4)
{
 8001fd0:	b510      	push	{r4, lr}
    g_start_ctrl = 1;
 8001fd2:	4c0e      	ldr	r4, [pc, #56]	@ (800200c <Motion_Set_Speed+0x3c>)
 8001fd4:	f04f 0c01 	mov.w	ip, #1
 8001fd8:	f884 c000 	strb.w	ip, [r4]
    motor_data.speed_set[0] = speed_m1;
 8001fdc:	4c0c      	ldr	r4, [pc, #48]	@ (8002010 <Motion_Set_Speed+0x40>)
 8001fde:	8420      	strh	r0, [r4, #32]
    motor_data.speed_set[1] = speed_m2;
 8001fe0:	8461      	strh	r1, [r4, #34]	@ 0x22
    motor_data.speed_set[2] = speed_m3;
 8001fe2:	84a2      	strh	r2, [r4, #36]	@ 0x24
    motor_data.speed_set[3] = speed_m4;
 8001fe4:	84e3      	strh	r3, [r4, #38]	@ 0x26

    for (uint8_t i = 0; i < MAX_MOTOR; i++)
 8001fe6:	2400      	movs	r4, #0
 8001fe8:	e00c      	b.n	8002004 <Motion_Set_Speed+0x34>
    {
        PID_Set_Motor_Target(i, (float)motor_data.speed_set[i]);
 8001fea:	f104 0210 	add.w	r2, r4, #16
 8001fee:	4b08      	ldr	r3, [pc, #32]	@ (8002010 <Motion_Set_Speed+0x40>)
 8001ff0:	f933 0012 	ldrsh.w	r0, [r3, r2, lsl #1]
 8001ff4:	f7ff f90e 	bl	8001214 <__aeabi_i2f>
 8001ff8:	4601      	mov	r1, r0
 8001ffa:	4620      	mov	r0, r4
 8001ffc:	f000 fa96 	bl	800252c <PID_Set_Motor_Target>
    for (uint8_t i = 0; i < MAX_MOTOR; i++)
 8002000:	3401      	adds	r4, #1
 8002002:	b2e4      	uxtb	r4, r4
 8002004:	2c03      	cmp	r4, #3
 8002006:	d9f0      	bls.n	8001fea <Motion_Set_Speed+0x1a>
    }
}
 8002008:	bd10      	pop	{r4, pc}
 800200a:	bf00      	nop
 800200c:	200002c8 	.word	0x200002c8
 8002010:	20000380 	.word	0x20000380

08002014 <Motion_Ctrl>:
 * @brief  Updates motor targets based on kinematic mix.
 * @note   V_x is inverted locally for motor targets so that V 100
 * results in physical forward motion while keeping Vx positive for beeper.
 */
void Motion_Ctrl(int16_t V_x, int16_t V_y, int16_t V_z)
{
 8002014:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002016:	4604      	mov	r4, r0
 8002018:	460d      	mov	r5, r1
 800201a:	4617      	mov	r7, r2
    g_last_cmd_tick = HAL_GetTick();
 800201c:	f001 fbc6 	bl	80037ac <HAL_GetTick>
 8002020:	4b10      	ldr	r3, [pc, #64]	@ (8002064 <Motion_Ctrl+0x50>)
 8002022:	6018      	str	r0, [r3, #0]
    
    // Command remains positive (forward), so beep logic is unaffected
    car_data.Vx = V_x;
 8002024:	4b10      	ldr	r3, [pc, #64]	@ (8002068 <Motion_Ctrl+0x54>)
 8002026:	801c      	strh	r4, [r3, #0]
    car_data.Vy = V_y;
 8002028:	805d      	strh	r5, [r3, #2]
    car_data.Vz = V_z;
 800202a:	809f      	strh	r7, [r3, #4]

    float robot_APB = 1200.0f;
    int16_t local_vx = -V_x; // Flip coordinate system for motors only
 800202c:	4264      	negs	r4, r4
 800202e:	b224      	sxth	r4, r4

    int speed_L1 = local_vx - V_y - (int16_t)(V_z * robot_APB / 1000.0f);
 8002030:	1b66      	subs	r6, r4, r5
 8002032:	4638      	mov	r0, r7
 8002034:	f7ff f8ee 	bl	8001214 <__aeabi_i2f>
 8002038:	490c      	ldr	r1, [pc, #48]	@ (800206c <Motion_Ctrl+0x58>)
 800203a:	f7ff f93f 	bl	80012bc <__aeabi_fmul>
 800203e:	490c      	ldr	r1, [pc, #48]	@ (8002070 <Motion_Ctrl+0x5c>)
 8002040:	f7ff f9f0 	bl	8001424 <__aeabi_fdiv>
 8002044:	f7ff fb16 	bl	8001674 <__aeabi_f2iz>
 8002048:	b203      	sxth	r3, r0
 800204a:	1af0      	subs	r0, r6, r3
    int speed_L2 = local_vx + V_y - (int16_t)(V_z * robot_APB / 1000.0f);
 800204c:	442c      	add	r4, r5
 800204e:	1ae1      	subs	r1, r4, r3
    int speed_R1 = local_vx + V_y + (int16_t)(V_z * robot_APB / 1000.0f);
 8002050:	441c      	add	r4, r3
    int speed_R2 = local_vx - V_y + (int16_t)(V_z * robot_APB / 1000.0f);
 8002052:	4433      	add	r3, r6

    Motion_Set_Speed(speed_L1, speed_L2, speed_R1, speed_R2);
 8002054:	b21b      	sxth	r3, r3
 8002056:	b222      	sxth	r2, r4
 8002058:	b209      	sxth	r1, r1
 800205a:	b200      	sxth	r0, r0
 800205c:	f7ff ffb8 	bl	8001fd0 <Motion_Set_Speed>
}
 8002060:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002062:	bf00      	nop
 8002064:	200002c4 	.word	0x200002c4
 8002068:	200002bc 	.word	0x200002bc
 800206c:	44960000 	.word	0x44960000
 8002070:	447a0000 	.word	0x447a0000

08002074 <Motion_Get_Circle_MM>:
/* --- Data Accessors and Linker Fixes --- */

float Motion_Get_Circle_MM(void)
{
    return MECANUM_MINI_CIRCLE_MM;
}
 8002074:	4800      	ldr	r0, [pc, #0]	@ (8002078 <Motion_Get_Circle_MM+0x4>)
 8002076:	4770      	bx	lr
 8002078:	4396cccd 	.word	0x4396cccd

0800207c <Motion_Get_Encoder>:
{
 800207c:	b530      	push	{r4, r5, lr}
 800207e:	b085      	sub	sp, #20
    current_totals[0] = Encoder_Get_Total_Count(MOTOR_ID_M1);
 8002080:	2000      	movs	r0, #0
 8002082:	f7ff fcdb 	bl	8001a3c <Encoder_Get_Total_Count>
 8002086:	9000      	str	r0, [sp, #0]
    current_totals[1] = Encoder_Get_Total_Count(MOTOR_ID_M2);
 8002088:	2001      	movs	r0, #1
 800208a:	f7ff fcd7 	bl	8001a3c <Encoder_Get_Total_Count>
 800208e:	9001      	str	r0, [sp, #4]
    current_totals[2] = Encoder_Get_Total_Count(MOTOR_ID_M3);
 8002090:	2002      	movs	r0, #2
 8002092:	f7ff fcd3 	bl	8001a3c <Encoder_Get_Total_Count>
 8002096:	9002      	str	r0, [sp, #8]
    current_totals[3] = Encoder_Get_Total_Count(MOTOR_ID_M4);
 8002098:	2003      	movs	r0, #3
 800209a:	f7ff fccf 	bl	8001a3c <Encoder_Get_Total_Count>
 800209e:	9003      	str	r0, [sp, #12]
    float circle_mm = Motion_Get_Circle_MM(); 
 80020a0:	f7ff ffe8 	bl	8002074 <Motion_Get_Circle_MM>
 80020a4:	4605      	mov	r5, r0
    for(uint8_t i = 0; i < MAX_MOTOR; i++)
 80020a6:	2400      	movs	r4, #0
 80020a8:	e01d      	b.n	80020e6 <Motion_Get_Encoder+0x6a>
        g_Encoder_All_Offset[i] = current_totals[i] - g_Encoder_Last_Stored[i];
 80020aa:	ab04      	add	r3, sp, #16
 80020ac:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 80020b0:	f853 2c10 	ldr.w	r2, [r3, #-16]
 80020b4:	4b0e      	ldr	r3, [pc, #56]	@ (80020f0 <Motion_Get_Encoder+0x74>)
 80020b6:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 80020ba:	1a10      	subs	r0, r2, r0
 80020bc:	490d      	ldr	r1, [pc, #52]	@ (80020f4 <Motion_Get_Encoder+0x78>)
 80020be:	f841 0024 	str.w	r0, [r1, r4, lsl #2]
        g_Encoder_Last_Stored[i] = current_totals[i];
 80020c2:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
        motor_data.speed_mm_s[i] = (float)g_Encoder_All_Offset[i] * 100.0f * circle_mm / (float)ENCODER_CIRCLE;
 80020c6:	f7ff f8a5 	bl	8001214 <__aeabi_i2f>
 80020ca:	490b      	ldr	r1, [pc, #44]	@ (80020f8 <Motion_Get_Encoder+0x7c>)
 80020cc:	f7ff f8f6 	bl	80012bc <__aeabi_fmul>
 80020d0:	4629      	mov	r1, r5
 80020d2:	f7ff f8f3 	bl	80012bc <__aeabi_fmul>
 80020d6:	4909      	ldr	r1, [pc, #36]	@ (80020fc <Motion_Get_Encoder+0x80>)
 80020d8:	f7ff f9a4 	bl	8001424 <__aeabi_fdiv>
 80020dc:	4b08      	ldr	r3, [pc, #32]	@ (8002100 <Motion_Get_Encoder+0x84>)
 80020de:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
    for(uint8_t i = 0; i < MAX_MOTOR; i++)
 80020e2:	3401      	adds	r4, #1
 80020e4:	b2e4      	uxtb	r4, r4
 80020e6:	2c03      	cmp	r4, #3
 80020e8:	d9df      	bls.n	80020aa <Motion_Get_Encoder+0x2e>
}
 80020ea:	b005      	add	sp, #20
 80020ec:	bd30      	pop	{r4, r5, pc}
 80020ee:	bf00      	nop
 80020f0:	2000029c 	.word	0x2000029c
 80020f4:	200002cc 	.word	0x200002cc
 80020f8:	42c80000 	.word	0x42c80000
 80020fc:	45174000 	.word	0x45174000
 8002100:	20000380 	.word	0x20000380

08002104 <Motion_Get_Speed>:
{
 8002104:	b508      	push	{r3, lr}
    Motion_Get_Encoder();
 8002106:	f7ff ffb9 	bl	800207c <Motion_Get_Encoder>
    if (g_start_ctrl) { PID_Calc_Motor(&motor_data); }
 800210a:	4b04      	ldr	r3, [pc, #16]	@ (800211c <Motion_Get_Speed+0x18>)
 800210c:	781b      	ldrb	r3, [r3, #0]
 800210e:	b903      	cbnz	r3, 8002112 <Motion_Get_Speed+0xe>
}
 8002110:	bd08      	pop	{r3, pc}
    if (g_start_ctrl) { PID_Calc_Motor(&motor_data); }
 8002112:	4803      	ldr	r0, [pc, #12]	@ (8002120 <Motion_Get_Speed+0x1c>)
 8002114:	f000 f9bc 	bl	8002490 <PID_Calc_Motor>
}
 8002118:	e7fa      	b.n	8002110 <Motion_Get_Speed+0xc>
 800211a:	bf00      	nop
 800211c:	200002c8 	.word	0x200002c8
 8002120:	20000380 	.word	0x20000380

08002124 <Motion_Handle>:
{
 8002124:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    Motion_Get_Speed(&car_data);
 8002126:	4819      	ldr	r0, [pc, #100]	@ (800218c <Motion_Handle+0x68>)
 8002128:	f7ff ffec 	bl	8002104 <Motion_Get_Speed>
    if (g_start_ctrl && !move_dist.active)
 800212c:	4b18      	ldr	r3, [pc, #96]	@ (8002190 <Motion_Handle+0x6c>)
 800212e:	781b      	ldrb	r3, [r3, #0]
 8002130:	b113      	cbz	r3, 8002138 <Motion_Handle+0x14>
 8002132:	4b18      	ldr	r3, [pc, #96]	@ (8002194 <Motion_Handle+0x70>)
 8002134:	781b      	ldrb	r3, [r3, #0]
 8002136:	b11b      	cbz	r3, 8002140 <Motion_Handle+0x1c>
    if (g_start_ctrl)
 8002138:	4b15      	ldr	r3, [pc, #84]	@ (8002190 <Motion_Handle+0x6c>)
 800213a:	781b      	ldrb	r3, [r3, #0]
 800213c:	b963      	cbnz	r3, 8002158 <Motion_Handle+0x34>
}
 800213e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        if (HAL_GetTick() - g_last_cmd_tick > 2000)
 8002140:	f001 fb34 	bl	80037ac <HAL_GetTick>
 8002144:	4b14      	ldr	r3, [pc, #80]	@ (8002198 <Motion_Handle+0x74>)
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	1ac0      	subs	r0, r0, r3
 800214a:	f5b0 6ffa 	cmp.w	r0, #2000	@ 0x7d0
 800214e:	d9f3      	bls.n	8002138 <Motion_Handle+0x14>
            Motion_Stop(STOP_BRAKE);
 8002150:	2001      	movs	r0, #1
 8002152:	f7ff ff2b 	bl	8001fac <Motion_Stop>
 8002156:	e7ef      	b.n	8002138 <Motion_Handle+0x14>
        Motion_Set_Pwm(motor_data.speed_pwm[0], motor_data.speed_pwm[1],
 8002158:	4b10      	ldr	r3, [pc, #64]	@ (800219c <Motion_Handle+0x78>)
 800215a:	691f      	ldr	r7, [r3, #16]
 800215c:	695c      	ldr	r4, [r3, #20]
                       motor_data.speed_pwm[2], motor_data.speed_pwm[3]);
 800215e:	699d      	ldr	r5, [r3, #24]
        Motion_Set_Pwm(motor_data.speed_pwm[0], motor_data.speed_pwm[1],
 8002160:	69d8      	ldr	r0, [r3, #28]
 8002162:	f7ff fa87 	bl	8001674 <__aeabi_f2iz>
 8002166:	b206      	sxth	r6, r0
 8002168:	4628      	mov	r0, r5
 800216a:	f7ff fa83 	bl	8001674 <__aeabi_f2iz>
 800216e:	b205      	sxth	r5, r0
 8002170:	4620      	mov	r0, r4
 8002172:	f7ff fa7f 	bl	8001674 <__aeabi_f2iz>
 8002176:	b204      	sxth	r4, r0
 8002178:	4638      	mov	r0, r7
 800217a:	f7ff fa7b 	bl	8001674 <__aeabi_f2iz>
 800217e:	4633      	mov	r3, r6
 8002180:	462a      	mov	r2, r5
 8002182:	4621      	mov	r1, r4
 8002184:	b200      	sxth	r0, r0
 8002186:	f7ff fefb 	bl	8001f80 <Motion_Set_Pwm>
}
 800218a:	e7d8      	b.n	800213e <Motion_Handle+0x1a>
 800218c:	200002bc 	.word	0x200002bc
 8002190:	200002c8 	.word	0x200002c8
 8002194:	200002ac 	.word	0x200002ac
 8002198:	200002c4 	.word	0x200002c4
 800219c:	20000380 	.word	0x20000380

080021a0 <GetLatestVelocityX>:

int16_t GetLatestVelocityX(void)
{
    return car_data.Vx;
}
 80021a0:	4b01      	ldr	r3, [pc, #4]	@ (80021a8 <GetLatestVelocityX+0x8>)
 80021a2:	f9b3 0000 	ldrsh.w	r0, [r3]
 80021a6:	4770      	bx	lr
 80021a8:	200002bc 	.word	0x200002bc

080021ac <Handle_Info_Encoders>:

void Handle_Info_Encoders(void)
{
 80021ac:	b570      	push	{r4, r5, r6, lr}
 80021ae:	b082      	sub	sp, #8
    printf("I ENC %ld %ld %ld %ld\r\n", 
 80021b0:	2000      	movs	r0, #0
 80021b2:	f7ff fc43 	bl	8001a3c <Encoder_Get_Total_Count>
 80021b6:	4604      	mov	r4, r0
 80021b8:	2001      	movs	r0, #1
 80021ba:	f7ff fc3f 	bl	8001a3c <Encoder_Get_Total_Count>
 80021be:	4605      	mov	r5, r0
 80021c0:	2002      	movs	r0, #2
 80021c2:	f7ff fc3b 	bl	8001a3c <Encoder_Get_Total_Count>
 80021c6:	4606      	mov	r6, r0
 80021c8:	2003      	movs	r0, #3
 80021ca:	f7ff fc37 	bl	8001a3c <Encoder_Get_Total_Count>
 80021ce:	9000      	str	r0, [sp, #0]
 80021d0:	4633      	mov	r3, r6
 80021d2:	462a      	mov	r2, r5
 80021d4:	4621      	mov	r1, r4
 80021d6:	4802      	ldr	r0, [pc, #8]	@ (80021e0 <Handle_Info_Encoders+0x34>)
 80021d8:	f00d fc62 	bl	800faa0 <iprintf>
            Encoder_Get_Total_Count(MOTOR_ID_M1), 
            Encoder_Get_Total_Count(MOTOR_ID_M2), 
            Encoder_Get_Total_Count(MOTOR_ID_M3), 
            Encoder_Get_Total_Count(MOTOR_ID_M4));
}
 80021dc:	b002      	add	sp, #8
 80021de:	bd70      	pop	{r4, r5, r6, pc}
 80021e0:	080138c4 	.word	0x080138c4

080021e4 <Handle_Info_ResetEncoders>:
 */
void Handle_Info_ResetEncoders(void)
{
    // Note: To be fully effective, you would also call a reset in bsp_encoder.c
    // if it were available. Currently, we reset the motion layer's persistent memory.
    for(int i = 0; i < MAX_MOTOR; i++) {
 80021e4:	2300      	movs	r3, #0
 80021e6:	e00d      	b.n	8002204 <Handle_Info_ResetEncoders+0x20>
        g_Encoder_All_Now[i] = 0;
 80021e8:	2200      	movs	r2, #0
 80021ea:	4908      	ldr	r1, [pc, #32]	@ (800220c <Handle_Info_ResetEncoders+0x28>)
 80021ec:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        g_Encoder_All_Last[i] = 0;
 80021f0:	4907      	ldr	r1, [pc, #28]	@ (8002210 <Handle_Info_ResetEncoders+0x2c>)
 80021f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        g_Encoder_All_Offset[i] = 0;
 80021f6:	4907      	ldr	r1, [pc, #28]	@ (8002214 <Handle_Info_ResetEncoders+0x30>)
 80021f8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        g_Encoder_Last_Stored[i] = 0;
 80021fc:	4906      	ldr	r1, [pc, #24]	@ (8002218 <Handle_Info_ResetEncoders+0x34>)
 80021fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    for(int i = 0; i < MAX_MOTOR; i++) {
 8002202:	3301      	adds	r3, #1
 8002204:	2b03      	cmp	r3, #3
 8002206:	ddef      	ble.n	80021e8 <Handle_Info_ResetEncoders+0x4>
    }
}
 8002208:	4770      	bx	lr
 800220a:	bf00      	nop
 800220c:	200002ec 	.word	0x200002ec
 8002210:	200002dc 	.word	0x200002dc
 8002214:	200002cc 	.word	0x200002cc
 8002218:	2000029c 	.word	0x2000029c

0800221c <Motor_Ignore_Dead_Zone>:
  */
int16_t Motor_Ignore_Dead_Zone(int16_t pulse)
{
    // Only jump the gap if the PID request is significant
    // This stops the "shuddering" when the robot is near its target speed.
    if (pulse > 5)  return pulse + MOTOR_IGNORE_PULSE;
 800221c:	2805      	cmp	r0, #5
 800221e:	dc04      	bgt.n	800222a <Motor_Ignore_Dead_Zone+0xe>
    if (pulse < -5) return pulse - MOTOR_IGNORE_PULSE;
 8002220:	f110 0f05 	cmn.w	r0, #5
 8002224:	db05      	blt.n	8002232 <Motor_Ignore_Dead_Zone+0x16>
    return 0;
 8002226:	2000      	movs	r0, #0
}
 8002228:	4770      	bx	lr
    if (pulse > 5)  return pulse + MOTOR_IGNORE_PULSE;
 800222a:	f200 703a 	addw	r0, r0, #1850	@ 0x73a
 800222e:	b200      	sxth	r0, r0
 8002230:	4770      	bx	lr
    if (pulse < -5) return pulse - MOTOR_IGNORE_PULSE;
 8002232:	f2a0 703a 	subw	r0, r0, #1850	@ 0x73a
 8002236:	b200      	sxth	r0, r0
 8002238:	4770      	bx	lr
	...

0800223c <Motor_Init>:

void Motor_Init(void)
{
 800223c:	b538      	push	{r3, r4, r5, lr}
    HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 800223e:	4d16      	ldr	r5, [pc, #88]	@ (8002298 <Motor_Init+0x5c>)
 8002240:	2100      	movs	r1, #0
 8002242:	4628      	mov	r0, r5
 8002244:	f007 fdae 	bl	8009da4 <HAL_TIM_PWM_Start>
    HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_2);
 8002248:	2104      	movs	r1, #4
 800224a:	4628      	mov	r0, r5
 800224c:	f009 fe7e 	bl	800bf4c <HAL_TIMEx_PWMN_Start>
    HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_3);
 8002250:	2108      	movs	r1, #8
 8002252:	4628      	mov	r0, r5
 8002254:	f009 fe7a 	bl	800bf4c <HAL_TIMEx_PWMN_Start>
    HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 8002258:	210c      	movs	r1, #12
 800225a:	4628      	mov	r0, r5
 800225c:	f007 fda2 	bl	8009da4 <HAL_TIM_PWM_Start>
    
    HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_1);
 8002260:	4c0e      	ldr	r4, [pc, #56]	@ (800229c <Motor_Init+0x60>)
 8002262:	2100      	movs	r1, #0
 8002264:	4620      	mov	r0, r4
 8002266:	f007 fd9d 	bl	8009da4 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_2);
 800226a:	2104      	movs	r1, #4
 800226c:	4620      	mov	r0, r4
 800226e:	f007 fd99 	bl	8009da4 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_3);
 8002272:	2108      	movs	r1, #8
 8002274:	4620      	mov	r0, r4
 8002276:	f007 fd95 	bl	8009da4 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_4);
 800227a:	210c      	movs	r1, #12
 800227c:	4620      	mov	r0, r4
 800227e:	f007 fd91 	bl	8009da4 <HAL_TIM_PWM_Start>

    // Advanced Timers (TIM1/TIM8) require Main Output Enable
    __HAL_TIM_MOE_ENABLE(&htim1);
 8002282:	682a      	ldr	r2, [r5, #0]
 8002284:	6c53      	ldr	r3, [r2, #68]	@ 0x44
 8002286:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800228a:	6453      	str	r3, [r2, #68]	@ 0x44
    __HAL_TIM_MOE_ENABLE(&htim8);
 800228c:	6822      	ldr	r2, [r4, #0]
 800228e:	6c53      	ldr	r3, [r2, #68]	@ 0x44
 8002290:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002294:	6453      	str	r3, [r2, #68]	@ 0x44
}
 8002296:	bd38      	pop	{r3, r4, r5, pc}
 8002298:	200005b4 	.word	0x200005b4
 800229c:	2000044c 	.word	0x2000044c

080022a0 <Motor_Stop>:

void Motor_Stop(uint8_t brake)
{
    if (brake != 0) brake = 1;
 80022a0:	4603      	mov	r3, r0
 80022a2:	b100      	cbz	r0, 80022a6 <Motor_Stop+0x6>
 80022a4:	2301      	movs	r3, #1
    uint32_t val = brake * MOTOR_MAX_PULSE;
 80022a6:	f44f 6248 	mov.w	r2, #3200	@ 0xc80
 80022aa:	fb02 f303 	mul.w	r3, r2, r3

    PWM_M1_A = PWM_M1_B = val;
 80022ae:	4a06      	ldr	r2, [pc, #24]	@ (80022c8 <Motor_Stop+0x28>)
 80022b0:	6393      	str	r3, [r2, #56]	@ 0x38
 80022b2:	6353      	str	r3, [r2, #52]	@ 0x34
    PWM_M2_A = PWM_M2_B = val;
 80022b4:	6413      	str	r3, [r2, #64]	@ 0x40
 80022b6:	63d3      	str	r3, [r2, #60]	@ 0x3c
    PWM_M3_A = PWM_M3_B = val;
 80022b8:	f5a2 6200 	sub.w	r2, r2, #2048	@ 0x800
 80022bc:	6353      	str	r3, [r2, #52]	@ 0x34
 80022be:	6413      	str	r3, [r2, #64]	@ 0x40
    PWM_M4_A = PWM_M4_B = val;
 80022c0:	63d3      	str	r3, [r2, #60]	@ 0x3c
 80022c2:	6393      	str	r3, [r2, #56]	@ 0x38
}
 80022c4:	4770      	bx	lr
 80022c6:	bf00      	nop
 80022c8:	40013400 	.word	0x40013400

080022cc <Motor_Set_Pwm>:
{
    // Note: Dead zone is now applied in PID_Calc_Motor for closed-loop control.
    // We keep it here as a safety for any direct PWM calls.
    int16_t pulse = speed;

    if (pulse >= MOTOR_MAX_PULSE)  pulse = MOTOR_MAX_PULSE;
 80022cc:	f5b1 6f48 	cmp.w	r1, #3200	@ 0xc80
 80022d0:	da04      	bge.n	80022dc <Motor_Set_Pwm+0x10>
    if (pulse <= -MOTOR_MAX_PULSE) pulse = -MOTOR_MAX_PULSE;
 80022d2:	f511 6f48 	cmn.w	r1, #3200	@ 0xc80
 80022d6:	dc03      	bgt.n	80022e0 <Motor_Set_Pwm+0x14>
 80022d8:	4920      	ldr	r1, [pc, #128]	@ (800235c <Motor_Set_Pwm+0x90>)
 80022da:	e001      	b.n	80022e0 <Motor_Set_Pwm+0x14>
    if (pulse >= MOTOR_MAX_PULSE)  pulse = MOTOR_MAX_PULSE;
 80022dc:	f44f 6148 	mov.w	r1, #3200	@ 0xc80

    switch (id)
 80022e0:	2803      	cmp	r0, #3
 80022e2:	d83a      	bhi.n	800235a <Motor_Set_Pwm+0x8e>
 80022e4:	e8df f000 	tbb	[pc, r0]
 80022e8:	2d201102 	.word	0x2d201102
    {
        case MOTOR_ID_M1:
            pulse = -pulse;
 80022ec:	4249      	negs	r1, r1
 80022ee:	b209      	sxth	r1, r1
            if (pulse >= 0) { PWM_M1_A = pulse; PWM_M1_B = 0; }
 80022f0:	2900      	cmp	r1, #0
 80022f2:	db04      	blt.n	80022fe <Motor_Set_Pwm+0x32>
 80022f4:	4b1a      	ldr	r3, [pc, #104]	@ (8002360 <Motor_Set_Pwm+0x94>)
 80022f6:	6359      	str	r1, [r3, #52]	@ 0x34
 80022f8:	2200      	movs	r2, #0
 80022fa:	639a      	str	r2, [r3, #56]	@ 0x38
 80022fc:	4770      	bx	lr
            else { PWM_M1_A = 0; PWM_M1_B = -pulse; }
 80022fe:	4b18      	ldr	r3, [pc, #96]	@ (8002360 <Motor_Set_Pwm+0x94>)
 8002300:	2200      	movs	r2, #0
 8002302:	635a      	str	r2, [r3, #52]	@ 0x34
 8002304:	4249      	negs	r1, r1
 8002306:	6399      	str	r1, [r3, #56]	@ 0x38
 8002308:	4770      	bx	lr
            break;
        case MOTOR_ID_M2:
            pulse = -pulse;
 800230a:	4249      	negs	r1, r1
 800230c:	b209      	sxth	r1, r1
            if (pulse >= 0) { PWM_M2_A = pulse; PWM_M2_B = 0; }
 800230e:	2900      	cmp	r1, #0
 8002310:	db04      	blt.n	800231c <Motor_Set_Pwm+0x50>
 8002312:	4b13      	ldr	r3, [pc, #76]	@ (8002360 <Motor_Set_Pwm+0x94>)
 8002314:	63d9      	str	r1, [r3, #60]	@ 0x3c
 8002316:	2200      	movs	r2, #0
 8002318:	641a      	str	r2, [r3, #64]	@ 0x40
 800231a:	4770      	bx	lr
            else { PWM_M2_A = 0; PWM_M2_B = -pulse; }
 800231c:	4b10      	ldr	r3, [pc, #64]	@ (8002360 <Motor_Set_Pwm+0x94>)
 800231e:	2200      	movs	r2, #0
 8002320:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002322:	4249      	negs	r1, r1
 8002324:	6419      	str	r1, [r3, #64]	@ 0x40
 8002326:	4770      	bx	lr
            break;
        case MOTOR_ID_M3:
            if (pulse >= 0) { PWM_M3_A = pulse; PWM_M3_B = 0; }
 8002328:	2900      	cmp	r1, #0
 800232a:	db04      	blt.n	8002336 <Motor_Set_Pwm+0x6a>
 800232c:	4b0d      	ldr	r3, [pc, #52]	@ (8002364 <Motor_Set_Pwm+0x98>)
 800232e:	6419      	str	r1, [r3, #64]	@ 0x40
 8002330:	2200      	movs	r2, #0
 8002332:	635a      	str	r2, [r3, #52]	@ 0x34
 8002334:	4770      	bx	lr
            else { PWM_M3_A = 0; PWM_M3_B = -pulse; }
 8002336:	4b0b      	ldr	r3, [pc, #44]	@ (8002364 <Motor_Set_Pwm+0x98>)
 8002338:	2200      	movs	r2, #0
 800233a:	641a      	str	r2, [r3, #64]	@ 0x40
 800233c:	4249      	negs	r1, r1
 800233e:	6359      	str	r1, [r3, #52]	@ 0x34
 8002340:	4770      	bx	lr
            break;
        case MOTOR_ID_M4:
            if (pulse >= 0) { PWM_M4_A = pulse; PWM_M4_B = 0; }
 8002342:	2900      	cmp	r1, #0
 8002344:	db04      	blt.n	8002350 <Motor_Set_Pwm+0x84>
 8002346:	4b07      	ldr	r3, [pc, #28]	@ (8002364 <Motor_Set_Pwm+0x98>)
 8002348:	6399      	str	r1, [r3, #56]	@ 0x38
 800234a:	2200      	movs	r2, #0
 800234c:	63da      	str	r2, [r3, #60]	@ 0x3c
 800234e:	4770      	bx	lr
            else { PWM_M4_A = 0; PWM_M4_B = -pulse; }
 8002350:	4b04      	ldr	r3, [pc, #16]	@ (8002364 <Motor_Set_Pwm+0x98>)
 8002352:	2200      	movs	r2, #0
 8002354:	639a      	str	r2, [r3, #56]	@ 0x38
 8002356:	4249      	negs	r1, r1
 8002358:	63d9      	str	r1, [r3, #60]	@ 0x3c
            break;
        default: break;
    }
}
 800235a:	4770      	bx	lr
 800235c:	fffff380 	.word	0xfffff380
 8002360:	40013400 	.word	0x40013400
 8002364:	40012c00 	.word	0x40012c00

08002368 <Motor_Hard_Brake>:

void Motor_Hard_Brake(void)
{
 8002368:	b510      	push	{r4, lr}
    PWM_M1_A = PWM_M1_B = PWM_M2_A = PWM_M2_B = 0;
 800236a:	4a12      	ldr	r2, [pc, #72]	@ (80023b4 <Motor_Hard_Brake+0x4c>)
 800236c:	2300      	movs	r3, #0
 800236e:	6413      	str	r3, [r2, #64]	@ 0x40
 8002370:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8002372:	6393      	str	r3, [r2, #56]	@ 0x38
 8002374:	6353      	str	r3, [r2, #52]	@ 0x34
    PWM_M3_A = PWM_M3_B = PWM_M4_A = PWM_M4_B = 0;
 8002376:	f5a2 6200 	sub.w	r2, r2, #2048	@ 0x800
 800237a:	63d3      	str	r3, [r2, #60]	@ 0x3c
 800237c:	6393      	str	r3, [r2, #56]	@ 0x38
 800237e:	6353      	str	r3, [r2, #52]	@ 0x34
 8002380:	6413      	str	r3, [r2, #64]	@ 0x40

    HAL_GPIO_WritePin(MOTOR_IN1_GPIO_Port, MOTOR_IN1_Pin, GPIO_PIN_SET);
 8002382:	4c0d      	ldr	r4, [pc, #52]	@ (80023b8 <Motor_Hard_Brake+0x50>)
 8002384:	2201      	movs	r2, #1
 8002386:	2140      	movs	r1, #64	@ 0x40
 8002388:	4620      	mov	r0, r4
 800238a:	f003 f9b8 	bl	80056fe <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(MOTOR_IN2_GPIO_Port, MOTOR_IN2_Pin, GPIO_PIN_SET);
 800238e:	2201      	movs	r2, #1
 8002390:	2180      	movs	r1, #128	@ 0x80
 8002392:	4620      	mov	r0, r4
 8002394:	f003 f9b3 	bl	80056fe <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(MOTOR_IN3_GPIO_Port, MOTOR_IN3_Pin, GPIO_PIN_SET);
 8002398:	2201      	movs	r2, #1
 800239a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800239e:	4620      	mov	r0, r4
 80023a0:	f003 f9ad 	bl	80056fe <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(MOTOR_IN4_GPIO_Port, MOTOR_IN4_Pin, GPIO_PIN_SET);
 80023a4:	2201      	movs	r2, #1
 80023a6:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80023aa:	4620      	mov	r0, r4
 80023ac:	f003 f9a7 	bl	80056fe <HAL_GPIO_WritePin>
}
 80023b0:	bd10      	pop	{r4, pc}
 80023b2:	bf00      	nop
 80023b4:	40013400 	.word	0x40013400
 80023b8:	40011000 	.word	0x40011000

080023bc <PID_Param_Init>:
/**
  * @brief  Initializes PID parameters for all motors using constants from bsp_pid.h
  */
void PID_Param_Init(void)
{
    for (int i = 0; i < MAX_MOTOR; i++)
 80023bc:	2200      	movs	r2, #0
 80023be:	e010      	b.n	80023e2 <PID_Param_Init+0x26>
    {
        pid_motor[i].Kp = PID_KP;
 80023c0:	4809      	ldr	r0, [pc, #36]	@ (80023e8 <PID_Param_Init+0x2c>)
 80023c2:	ea4f 1c42 	mov.w	ip, r2, lsl #5
 80023c6:	eb00 1342 	add.w	r3, r0, r2, lsl #5
 80023ca:	4908      	ldr	r1, [pc, #32]	@ (80023ec <PID_Param_Init+0x30>)
 80023cc:	6099      	str	r1, [r3, #8]
        pid_motor[i].Ki = PID_KI;
 80023ce:	4908      	ldr	r1, [pc, #32]	@ (80023f0 <PID_Param_Init+0x34>)
 80023d0:	60d9      	str	r1, [r3, #12]
        pid_motor[i].Kd = PID_KD;
 80023d2:	4908      	ldr	r1, [pc, #32]	@ (80023f4 <PID_Param_Init+0x38>)
 80023d4:	6119      	str	r1, [r3, #16]
        pid_motor[i].integral = 0.0f;
 80023d6:	2100      	movs	r1, #0
 80023d8:	61d9      	str	r1, [r3, #28]
        pid_motor[i].err_last = 0.0f;
 80023da:	6199      	str	r1, [r3, #24]
        pid_motor[i].target_val = 0.0f;
 80023dc:	f840 100c 	str.w	r1, [r0, ip]
    for (int i = 0; i < MAX_MOTOR; i++)
 80023e0:	3201      	adds	r2, #1
 80023e2:	2a03      	cmp	r2, #3
 80023e4:	ddec      	ble.n	80023c0 <PID_Param_Init+0x4>
    }
}
 80023e6:	4770      	bx	lr
 80023e8:	20000300 	.word	0x20000300
 80023ec:	3ecccccd 	.word	0x3ecccccd
 80023f0:	3e19999a 	.word	0x3e19999a
 80023f4:	3dcccccd 	.word	0x3dcccccd

080023f8 <PID_Positional_Calc>:
  * @param  pid: Pointer to the motor's PID structure
  * @param  actual_val: Current speed (A) from encoders
  * @retval Calculated PWM adjustment
  */
float PID_Positional_Calc(motor_pid_t *pid, float actual_val)
{
 80023f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80023fa:	4604      	mov	r4, r0
    // Calculate current error
    pid->err = pid->target_val - actual_val;
 80023fc:	6800      	ldr	r0, [r0, #0]
 80023fe:	f7fe fe53 	bl	80010a8 <__aeabi_fsub>
 8002402:	4605      	mov	r5, r0
 8002404:	6160      	str	r0, [r4, #20]

    // Accumulate integral (I)
    pid->integral += pid->err;
 8002406:	69e1      	ldr	r1, [r4, #28]
 8002408:	f7fe fe50 	bl	80010ac <__addsf3>
 800240c:	61e0      	str	r0, [r4, #28]

    // Anti-Windup: Prevent the integral from growing infinitely if the robot is stuck
    if (pid->integral > 1500.0f) pid->integral = 1500.0f;
 800240e:	491c      	ldr	r1, [pc, #112]	@ (8002480 <PID_Positional_Calc+0x88>)
 8002410:	f7ff f910 	bl	8001634 <__aeabi_fcmpgt>
 8002414:	b108      	cbz	r0, 800241a <PID_Positional_Calc+0x22>
 8002416:	4b1a      	ldr	r3, [pc, #104]	@ (8002480 <PID_Positional_Calc+0x88>)
 8002418:	61e3      	str	r3, [r4, #28]
    if (pid->integral < -1500.0f) pid->integral = -1500.0f;
 800241a:	491a      	ldr	r1, [pc, #104]	@ (8002484 <PID_Positional_Calc+0x8c>)
 800241c:	69e0      	ldr	r0, [r4, #28]
 800241e:	f7ff f8eb 	bl	80015f8 <__aeabi_fcmplt>
 8002422:	b108      	cbz	r0, 8002428 <PID_Positional_Calc+0x30>
 8002424:	4b17      	ldr	r3, [pc, #92]	@ (8002484 <PID_Positional_Calc+0x8c>)
 8002426:	61e3      	str	r3, [r4, #28]

    // Calculate derivative (D)
    float derivative = pid->err - pid->err_last;
 8002428:	69a1      	ldr	r1, [r4, #24]
 800242a:	4628      	mov	r0, r5
 800242c:	f7fe fe3c 	bl	80010a8 <__aeabi_fsub>
 8002430:	4607      	mov	r7, r0

    // Sum the terms
    pid->pwm_output = (pid->Kp * pid->err) + (pid->Ki * pid->integral) + (pid->Kd * derivative);
 8002432:	68a1      	ldr	r1, [r4, #8]
 8002434:	4628      	mov	r0, r5
 8002436:	f7fe ff41 	bl	80012bc <__aeabi_fmul>
 800243a:	4606      	mov	r6, r0
 800243c:	69e1      	ldr	r1, [r4, #28]
 800243e:	68e0      	ldr	r0, [r4, #12]
 8002440:	f7fe ff3c 	bl	80012bc <__aeabi_fmul>
 8002444:	4601      	mov	r1, r0
 8002446:	4630      	mov	r0, r6
 8002448:	f7fe fe30 	bl	80010ac <__addsf3>
 800244c:	4606      	mov	r6, r0
 800244e:	4639      	mov	r1, r7
 8002450:	6920      	ldr	r0, [r4, #16]
 8002452:	f7fe ff33 	bl	80012bc <__aeabi_fmul>
 8002456:	4601      	mov	r1, r0
 8002458:	4630      	mov	r0, r6
 800245a:	f7fe fe27 	bl	80010ac <__addsf3>
 800245e:	6060      	str	r0, [r4, #4]

    // Save error for next cycle
    pid->err_last = pid->err;
 8002460:	61a5      	str	r5, [r4, #24]

    // Hard safety clamp to your defined MOTOR_MAX_PULSE (e.g., 2200)
    if (pid->pwm_output > MOTOR_MAX_PULSE)  pid->pwm_output = (float)MOTOR_MAX_PULSE;
 8002462:	4909      	ldr	r1, [pc, #36]	@ (8002488 <PID_Positional_Calc+0x90>)
 8002464:	f7ff f8e6 	bl	8001634 <__aeabi_fcmpgt>
 8002468:	b108      	cbz	r0, 800246e <PID_Positional_Calc+0x76>
 800246a:	4b07      	ldr	r3, [pc, #28]	@ (8002488 <PID_Positional_Calc+0x90>)
 800246c:	6063      	str	r3, [r4, #4]
    if (pid->pwm_output < -MOTOR_MAX_PULSE) pid->pwm_output = (float)-MOTOR_MAX_PULSE;
 800246e:	4907      	ldr	r1, [pc, #28]	@ (800248c <PID_Positional_Calc+0x94>)
 8002470:	6860      	ldr	r0, [r4, #4]
 8002472:	f7ff f8c1 	bl	80015f8 <__aeabi_fcmplt>
 8002476:	b108      	cbz	r0, 800247c <PID_Positional_Calc+0x84>
 8002478:	4b04      	ldr	r3, [pc, #16]	@ (800248c <PID_Positional_Calc+0x94>)
 800247a:	6063      	str	r3, [r4, #4]

    return pid->pwm_output;
}
 800247c:	6860      	ldr	r0, [r4, #4]
 800247e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002480:	44bb8000 	.word	0x44bb8000
 8002484:	c4bb8000 	.word	0xc4bb8000
 8002488:	45480000 	.word	0x45480000
 800248c:	c5480000 	.word	0xc5480000

08002490 <PID_Calc_Motor>:
/**
  * @brief  Calculates PID for all motors and applies Dead Zone compensation
  * @param  motor: Pointer to the shared motor data structure
  */
void PID_Calc_Motor(motor_data_t* motor)
{
 8002490:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002492:	b09b      	sub	sp, #108	@ 0x6c
 8002494:	4606      	mov	r6, r0
    static uint32_t log_counter = 0;
    log_counter++;
 8002496:	4a22      	ldr	r2, [pc, #136]	@ (8002520 <PID_Calc_Motor+0x90>)
 8002498:	6813      	ldr	r3, [r2, #0]
 800249a:	3301      	adds	r3, #1
 800249c:	6013      	str	r3, [r2, #0]

    for (int i = 0; i < MAX_MOTOR; i++)
 800249e:	2400      	movs	r4, #0
 80024a0:	e000      	b.n	80024a4 <PID_Calc_Motor+0x14>
 80024a2:	3401      	adds	r4, #1
 80024a4:	2c03      	cmp	r4, #3
 80024a6:	dc32      	bgt.n	800250e <PID_Calc_Motor+0x7e>
    {
        // Calculate raw PID adjustment
        float raw_pwm = PID_Positional_Calc(&pid_motor[i], motor->speed_mm_s[i]);
 80024a8:	f856 1024 	ldr.w	r1, [r6, r4, lsl #2]
 80024ac:	481d      	ldr	r0, [pc, #116]	@ (8002524 <PID_Calc_Motor+0x94>)
 80024ae:	eb00 1044 	add.w	r0, r0, r4, lsl #5
 80024b2:	f7ff ffa1 	bl	80023f8 <PID_Positional_Calc>

        // APPLY THE FLOOR: This jumps the 1450 PWM gap to overcome physical friction
        int16_t final_pwm = Motor_Ignore_Dead_Zone((int16_t)raw_pwm);
 80024b6:	f7ff f8dd 	bl	8001674 <__aeabi_f2iz>
 80024ba:	b200      	sxth	r0, r0
 80024bc:	f7ff feae 	bl	800221c <Motor_Ignore_Dead_Zone>
 80024c0:	4605      	mov	r5, r0
        motor->speed_pwm[i] = (float)final_pwm;
 80024c2:	f7fe fea7 	bl	8001214 <__aeabi_i2f>
 80024c6:	1d23      	adds	r3, r4, #4
 80024c8:	f846 0023 	str.w	r0, [r6, r3, lsl #2]
        
        // Log output every 50 cycles (~500ms) for serial debugging
        if (log_counter >= 50)
 80024cc:	4b14      	ldr	r3, [pc, #80]	@ (8002520 <PID_Calc_Motor+0x90>)
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	2b31      	cmp	r3, #49	@ 0x31
 80024d2:	d9e6      	bls.n	80024a2 <PID_Calc_Motor+0x12>
        {
            char msg[80];
            snprintf(msg, sizeof(msg), "M%d: T:%.1f A:%.1f OUT:%d\r\n",
                     i, pid_motor[i].target_val, motor->speed_mm_s[i], final_pwm);
 80024d4:	0163      	lsls	r3, r4, #5
 80024d6:	4a13      	ldr	r2, [pc, #76]	@ (8002524 <PID_Calc_Motor+0x94>)
 80024d8:	58d7      	ldr	r7, [r2, r3]
            snprintf(msg, sizeof(msg), "M%d: T:%.1f A:%.1f OUT:%d\r\n",
 80024da:	9504      	str	r5, [sp, #16]
 80024dc:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 80024e0:	f7fe fa3e 	bl	8000960 <__aeabi_f2d>
 80024e4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80024e8:	4638      	mov	r0, r7
 80024ea:	f7fe fa39 	bl	8000960 <__aeabi_f2d>
 80024ee:	e9cd 0100 	strd	r0, r1, [sp]
 80024f2:	4623      	mov	r3, r4
 80024f4:	4a0c      	ldr	r2, [pc, #48]	@ (8002528 <PID_Calc_Motor+0x98>)
 80024f6:	2150      	movs	r1, #80	@ 0x50
 80024f8:	a806      	add	r0, sp, #24
 80024fa:	f00d fb73 	bl	800fbe4 <sniprintf>
            USART1_Send_ArrayU8((uint8_t *)msg, strlen(msg));
 80024fe:	a806      	add	r0, sp, #24
 8002500:	f7fd fee4 	bl	80002cc <strlen>
 8002504:	b281      	uxth	r1, r0
 8002506:	a806      	add	r0, sp, #24
 8002508:	f000 fa16 	bl	8002938 <USART1_Send_ArrayU8>
 800250c:	e7c9      	b.n	80024a2 <PID_Calc_Motor+0x12>
        }
    }
    if (log_counter >= 50) log_counter = 0;
 800250e:	4b04      	ldr	r3, [pc, #16]	@ (8002520 <PID_Calc_Motor+0x90>)
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	2b31      	cmp	r3, #49	@ 0x31
 8002514:	d902      	bls.n	800251c <PID_Calc_Motor+0x8c>
 8002516:	4b02      	ldr	r3, [pc, #8]	@ (8002520 <PID_Calc_Motor+0x90>)
 8002518:	2200      	movs	r2, #0
 800251a:	601a      	str	r2, [r3, #0]
}
 800251c:	b01b      	add	sp, #108	@ 0x6c
 800251e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002520:	200002fc 	.word	0x200002fc
 8002524:	20000300 	.word	0x20000300
 8002528:	080138dc 	.word	0x080138dc

0800252c <PID_Set_Motor_Target>:
/**
  * @brief  Sets target speed for a specific motor or all motors
  */
void PID_Set_Motor_Target(uint8_t motor_id, float target)
{
    if (motor_id >= MAX_MOTOR)
 800252c:	2803      	cmp	r0, #3
 800252e:	d80a      	bhi.n	8002546 <PID_Set_Motor_Target+0x1a>
    {
        for (int i = 0; i < MAX_MOTOR; i++) pid_motor[i].target_val = target;
    }
    else
    {
        pid_motor[motor_id].target_val = target;
 8002530:	0140      	lsls	r0, r0, #5
 8002532:	4b06      	ldr	r3, [pc, #24]	@ (800254c <PID_Set_Motor_Target+0x20>)
 8002534:	5019      	str	r1, [r3, r0]
    }
}
 8002536:	4770      	bx	lr
        for (int i = 0; i < MAX_MOTOR; i++) pid_motor[i].target_val = target;
 8002538:	015a      	lsls	r2, r3, #5
 800253a:	4804      	ldr	r0, [pc, #16]	@ (800254c <PID_Set_Motor_Target+0x20>)
 800253c:	5081      	str	r1, [r0, r2]
 800253e:	3301      	adds	r3, #1
 8002540:	2b03      	cmp	r3, #3
 8002542:	ddf9      	ble.n	8002538 <PID_Set_Motor_Target+0xc>
 8002544:	4770      	bx	lr
 8002546:	2300      	movs	r3, #0
 8002548:	e7fa      	b.n	8002540 <PID_Set_Motor_Target+0x14>
 800254a:	bf00      	nop
 800254c:	20000300 	.word	0x20000300

08002550 <PID_Clear_Motor>:
/**
  * @brief  Resets PID variables to zero to prevent jumps when restarting movement
  */
void PID_Clear_Motor(uint8_t motor_id)
{
    if (motor_id >= MAX_MOTOR)
 8002550:	2803      	cmp	r0, #3
 8002552:	d81a      	bhi.n	800258a <PID_Clear_Motor+0x3a>
            pid_motor[i].target_val = 0.0f;
        }
    }
    else
    {
        pid_motor[motor_id].pwm_output = 0.0f;
 8002554:	4a0e      	ldr	r2, [pc, #56]	@ (8002590 <PID_Clear_Motor+0x40>)
 8002556:	0141      	lsls	r1, r0, #5
 8002558:	eb02 1040 	add.w	r0, r2, r0, lsl #5
 800255c:	2300      	movs	r3, #0
 800255e:	6043      	str	r3, [r0, #4]
        pid_motor[motor_id].err = 0.0f;
 8002560:	6143      	str	r3, [r0, #20]
        pid_motor[motor_id].err_last = 0.0f;
 8002562:	6183      	str	r3, [r0, #24]
        pid_motor[motor_id].integral = 0.0f;
 8002564:	61c3      	str	r3, [r0, #28]
        pid_motor[motor_id].target_val = 0.0f;
 8002566:	5053      	str	r3, [r2, r1]
    }
}
 8002568:	4770      	bx	lr
            pid_motor[i].pwm_output = 0.0f;
 800256a:	4809      	ldr	r0, [pc, #36]	@ (8002590 <PID_Clear_Motor+0x40>)
 800256c:	ea4f 1c42 	mov.w	ip, r2, lsl #5
 8002570:	eb00 1142 	add.w	r1, r0, r2, lsl #5
 8002574:	2300      	movs	r3, #0
 8002576:	604b      	str	r3, [r1, #4]
            pid_motor[i].err = 0.0f;
 8002578:	614b      	str	r3, [r1, #20]
            pid_motor[i].err_last = 0.0f;
 800257a:	618b      	str	r3, [r1, #24]
            pid_motor[i].integral = 0.0f;
 800257c:	61cb      	str	r3, [r1, #28]
            pid_motor[i].target_val = 0.0f;
 800257e:	f840 300c 	str.w	r3, [r0, ip]
        for (int i = 0; i < MAX_MOTOR; i++)
 8002582:	3201      	adds	r2, #1
 8002584:	2a03      	cmp	r2, #3
 8002586:	ddf0      	ble.n	800256a <PID_Clear_Motor+0x1a>
 8002588:	4770      	bx	lr
 800258a:	2200      	movs	r2, #0
 800258c:	e7fa      	b.n	8002584 <PID_Clear_Motor+0x34>
 800258e:	bf00      	nop
 8002590:	20000300 	.word	0x20000300

08002594 <PID_Set_Motor_Parm>:
/**
  * @brief  Dynamically update PID gains (Useful for ROS2 teleop tuning)
  */
void PID_Set_Motor_Parm(uint8_t motor_id, float Kp, float Ki, float Kd)
{
    if (motor_id < MAX_MOTOR)
 8002594:	2803      	cmp	r0, #3
 8002596:	d808      	bhi.n	80025aa <PID_Set_Motor_Parm+0x16>
{
 8002598:	b410      	push	{r4}
    {
        pid_motor[motor_id].Kp = Kp;
 800259a:	4c04      	ldr	r4, [pc, #16]	@ (80025ac <PID_Set_Motor_Parm+0x18>)
 800259c:	eb04 1040 	add.w	r0, r4, r0, lsl #5
 80025a0:	6081      	str	r1, [r0, #8]
        pid_motor[motor_id].Ki = Ki;
 80025a2:	60c2      	str	r2, [r0, #12]
        pid_motor[motor_id].Kd = Kd;
 80025a4:	6103      	str	r3, [r0, #16]
    }
}
 80025a6:	bc10      	pop	{r4}
 80025a8:	4770      	bx	lr
 80025aa:	4770      	bx	lr
 80025ac:	20000300 	.word	0x20000300

080025b0 <send_bit>:
    uint32_t start = DWT_CYCCNT;
    while ((DWT_CYCCNT - start) < cycles);
}

static void send_bit(uint8_t bit) {
    if (bit) {
 80025b0:	b1a8      	cbz	r0, 80025de <send_bit+0x2e>
        // T1H: 0.7us (50 cycles @ 72MHz), T1L: 0.6us (43 cycles)
        GPIOB->BSRR = GPIO_PIN_5;
 80025b2:	4b16      	ldr	r3, [pc, #88]	@ (800260c <send_bit+0x5c>)
 80025b4:	2220      	movs	r2, #32
 80025b6:	611a      	str	r2, [r3, #16]
    uint32_t start = DWT_CYCCNT;
 80025b8:	4b15      	ldr	r3, [pc, #84]	@ (8002610 <send_bit+0x60>)
 80025ba:	685a      	ldr	r2, [r3, #4]
    while ((DWT_CYCCNT - start) < cycles);
 80025bc:	4b14      	ldr	r3, [pc, #80]	@ (8002610 <send_bit+0x60>)
 80025be:	685b      	ldr	r3, [r3, #4]
 80025c0:	1a9b      	subs	r3, r3, r2
 80025c2:	2b31      	cmp	r3, #49	@ 0x31
 80025c4:	d9fa      	bls.n	80025bc <send_bit+0xc>
        delay_cycles(50);
        GPIOB->BSRR = (uint32_t)GPIO_PIN_5 << 16;
 80025c6:	4b11      	ldr	r3, [pc, #68]	@ (800260c <send_bit+0x5c>)
 80025c8:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 80025cc:	611a      	str	r2, [r3, #16]
    uint32_t start = DWT_CYCCNT;
 80025ce:	4b10      	ldr	r3, [pc, #64]	@ (8002610 <send_bit+0x60>)
 80025d0:	685a      	ldr	r2, [r3, #4]
    while ((DWT_CYCCNT - start) < cycles);
 80025d2:	4b0f      	ldr	r3, [pc, #60]	@ (8002610 <send_bit+0x60>)
 80025d4:	685b      	ldr	r3, [r3, #4]
 80025d6:	1a9b      	subs	r3, r3, r2
 80025d8:	2b2a      	cmp	r3, #42	@ 0x2a
 80025da:	d9fa      	bls.n	80025d2 <send_bit+0x22>
 80025dc:	4770      	bx	lr
        delay_cycles(43);
    } else {
        // T0H: 0.35us (25 cycles @ 72MHz), T0L: 0.8us (57 cycles)
        GPIOB->BSRR = GPIO_PIN_5;
 80025de:	4b0b      	ldr	r3, [pc, #44]	@ (800260c <send_bit+0x5c>)
 80025e0:	2220      	movs	r2, #32
 80025e2:	611a      	str	r2, [r3, #16]
    uint32_t start = DWT_CYCCNT;
 80025e4:	4b0a      	ldr	r3, [pc, #40]	@ (8002610 <send_bit+0x60>)
 80025e6:	685a      	ldr	r2, [r3, #4]
    while ((DWT_CYCCNT - start) < cycles);
 80025e8:	4b09      	ldr	r3, [pc, #36]	@ (8002610 <send_bit+0x60>)
 80025ea:	685b      	ldr	r3, [r3, #4]
 80025ec:	1a9b      	subs	r3, r3, r2
 80025ee:	2b18      	cmp	r3, #24
 80025f0:	d9fa      	bls.n	80025e8 <send_bit+0x38>
        delay_cycles(25);
        GPIOB->BSRR = (uint32_t)GPIO_PIN_5 << 16;
 80025f2:	4b06      	ldr	r3, [pc, #24]	@ (800260c <send_bit+0x5c>)
 80025f4:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 80025f8:	611a      	str	r2, [r3, #16]
    uint32_t start = DWT_CYCCNT;
 80025fa:	4b05      	ldr	r3, [pc, #20]	@ (8002610 <send_bit+0x60>)
 80025fc:	685a      	ldr	r2, [r3, #4]
    while ((DWT_CYCCNT - start) < cycles);
 80025fe:	4b04      	ldr	r3, [pc, #16]	@ (8002610 <send_bit+0x60>)
 8002600:	685b      	ldr	r3, [r3, #4]
 8002602:	1a9b      	subs	r3, r3, r2
 8002604:	2b38      	cmp	r3, #56	@ 0x38
 8002606:	d9fa      	bls.n	80025fe <send_bit+0x4e>
        delay_cycles(57);
    }
}
 8002608:	4770      	bx	lr
 800260a:	bf00      	nop
 800260c:	40010c00 	.word	0x40010c00
 8002610:	e0001000 	.word	0xe0001000

08002614 <RGB_Send_Color>:
static void RGB_Send_Color(uint8_t r, uint8_t g, uint8_t b) {
 8002614:	b538      	push	{r3, r4, r5, lr}
    // WS2812 is GRB order
    uint32_t color = (g << 16) | (r << 8) | b;
 8002616:	0200      	lsls	r0, r0, #8
 8002618:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800261c:	ea42 0500 	orr.w	r5, r2, r0
    for (int i = 23; i >= 0; i--) {
 8002620:	2417      	movs	r4, #23
 8002622:	e006      	b.n	8002632 <RGB_Send_Color+0x1e>
        send_bit((color >> i) & 0x01);
 8002624:	fa25 f004 	lsr.w	r0, r5, r4
 8002628:	f000 0001 	and.w	r0, r0, #1
 800262c:	f7ff ffc0 	bl	80025b0 <send_bit>
    for (int i = 23; i >= 0; i--) {
 8002630:	3c01      	subs	r4, #1
 8002632:	2c00      	cmp	r4, #0
 8002634:	daf6      	bge.n	8002624 <RGB_Send_Color+0x10>
    }
}
 8002636:	bd38      	pop	{r3, r4, r5, pc}

08002638 <RGB_Init>:
    DEM_CR |= (1 << 24);
 8002638:	f04f 22e0 	mov.w	r2, #3758153728	@ 0xe000e000
 800263c:	f8d2 3dfc 	ldr.w	r3, [r2, #3580]	@ 0xdfc
 8002640:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002644:	f8c2 3dfc 	str.w	r3, [r2, #3580]	@ 0xdfc
    DWT_CYCCNT = 0;
 8002648:	4b03      	ldr	r3, [pc, #12]	@ (8002658 <RGB_Init+0x20>)
 800264a:	2200      	movs	r2, #0
 800264c:	605a      	str	r2, [r3, #4]
    DWT_CONTROL |= 1;
 800264e:	681a      	ldr	r2, [r3, #0]
 8002650:	f042 0201 	orr.w	r2, r2, #1
 8002654:	601a      	str	r2, [r3, #0]
}
 8002656:	4770      	bx	lr
 8002658:	e0001000 	.word	0xe0001000

0800265c <RGB_Set_All>:

void RGB_Set_All(uint8_t r, uint8_t g, uint8_t b) {
 800265c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800265e:	4607      	mov	r7, r0
 8002660:	460e      	mov	r6, r1
 8002662:	4615      	mov	r5, r2
    for (int i = 0; i < LED_COUNT; i++) {
 8002664:	2400      	movs	r4, #0
 8002666:	e005      	b.n	8002674 <RGB_Set_All+0x18>
        RGB_Send_Color(r, g, b);
 8002668:	462a      	mov	r2, r5
 800266a:	4631      	mov	r1, r6
 800266c:	4638      	mov	r0, r7
 800266e:	f7ff ffd1 	bl	8002614 <RGB_Send_Color>
    for (int i = 0; i < LED_COUNT; i++) {
 8002672:	3401      	adds	r4, #1
 8002674:	2c06      	cmp	r4, #6
 8002676:	ddf7      	ble.n	8002668 <RGB_Set_All+0xc>
    }
    // WS2812 Reset pulse: holding low for >50us
    HAL_Delay(1);
 8002678:	2001      	movs	r0, #1
 800267a:	f001 f8bf 	bl	80037fc <HAL_Delay>
}
 800267e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08002680 <RGB_Clear>:

void RGB_Clear(void) {
 8002680:	b508      	push	{r3, lr}
    RGB_Set_All(0, 0, 0);
 8002682:	2200      	movs	r2, #0
 8002684:	4611      	mov	r1, r2
 8002686:	4610      	mov	r0, r2
 8002688:	f7ff ffe8 	bl	800265c <RGB_Set_All>
}
 800268c:	bd08      	pop	{r3, pc}
	...

08002690 <USART1_Init>:
uint8_t cmd_index = 0;
uint8_t RxTemp = 0;

/* --- INITIALIZATION --- */
void USART1_Init(void)
{
 8002690:	b508      	push	{r3, lr}
    HAL_UART_Receive_IT(&huart1, (uint8_t *)&RxTemp, 1);
 8002692:	2201      	movs	r2, #1
 8002694:	4902      	ldr	r1, [pc, #8]	@ (80026a0 <USART1_Init+0x10>)
 8002696:	4803      	ldr	r0, [pc, #12]	@ (80026a4 <USART1_Init+0x14>)
 8002698:	f00b fc09 	bl	800deae <HAL_UART_Receive_IT>
}
 800269c:	bd08      	pop	{r3, pc}
 800269e:	bf00      	nop
 80026a0:	200003a8 	.word	0x200003a8
 80026a4:	20000684 	.word	0x20000684

080026a8 <ProcessCommandLine>:
    }
}

/* --- COMMAND PROCESSOR --- */
void ProcessCommandLine(char *cmd)
{
 80026a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80026ac:	b094      	sub	sp, #80	@ 0x50
    char token1[8], token2[8], token3[8], token4[8];
    int count = sscanf(cmd, "%7s %7s %7s %7s", token1, token2, token3, token4);
 80026ae:	ab0c      	add	r3, sp, #48	@ 0x30
 80026b0:	9301      	str	r3, [sp, #4]
 80026b2:	ab0e      	add	r3, sp, #56	@ 0x38
 80026b4:	9300      	str	r3, [sp, #0]
 80026b6:	ab10      	add	r3, sp, #64	@ 0x40
 80026b8:	aa12      	add	r2, sp, #72	@ 0x48
 80026ba:	496a      	ldr	r1, [pc, #424]	@ (8002864 <ProcessCommandLine+0x1bc>)
 80026bc:	f00d fac8 	bl	800fc50 <siscanf>
    if (count < 1) return;
 80026c0:	1e04      	subs	r4, r0, #0
 80026c2:	f340 8098 	ble.w	80027f6 <ProcessCommandLine+0x14e>

    // Handle Speed Commands (e.g., V 100 0 0)
    if (strcmp(token1, "V") == 0 && count >= 4)
 80026c6:	4968      	ldr	r1, [pc, #416]	@ (8002868 <ProcessCommandLine+0x1c0>)
 80026c8:	a812      	add	r0, sp, #72	@ 0x48
 80026ca:	f7fd fdf5 	bl	80002b8 <strcmp>
 80026ce:	b908      	cbnz	r0, 80026d4 <ProcessCommandLine+0x2c>
 80026d0:	2c03      	cmp	r4, #3
 80026d2:	dc3a      	bgt.n	800274a <ProcessCommandLine+0xa2>
    {
        Motion_Ctrl(atoi(token2), atoi(token3), atoi(token4));
    }
    // Handle Information and Test Commands
    else if (strcmp(token1, "I") == 0 && count >= 2)
 80026d4:	4965      	ldr	r1, [pc, #404]	@ (800286c <ProcessCommandLine+0x1c4>)
 80026d6:	a812      	add	r0, sp, #72	@ 0x48
 80026d8:	f7fd fdee 	bl	80002b8 <strcmp>
 80026dc:	2800      	cmp	r0, #0
 80026de:	f040 8082 	bne.w	80027e6 <ProcessCommandLine+0x13e>
 80026e2:	2c01      	cmp	r4, #1
 80026e4:	dd7f      	ble.n	80027e6 <ProcessCommandLine+0x13e>
    {
        if (strcmp(token2, "ENC") == 0)
 80026e6:	4962      	ldr	r1, [pc, #392]	@ (8002870 <ProcessCommandLine+0x1c8>)
 80026e8:	a810      	add	r0, sp, #64	@ 0x40
 80026ea:	f7fd fde5 	bl	80002b8 <strcmp>
 80026ee:	2800      	cmp	r0, #0
 80026f0:	d03c      	beq.n	800276c <ProcessCommandLine+0xc4>
        {
            Handle_Info_Encoders();
        }
        else if (strcmp(token2, "RESET") == 0)
 80026f2:	4960      	ldr	r1, [pc, #384]	@ (8002874 <ProcessCommandLine+0x1cc>)
 80026f4:	a810      	add	r0, sp, #64	@ 0x40
 80026f6:	f7fd fddf 	bl	80002b8 <strcmp>
 80026fa:	2800      	cmp	r0, #0
 80026fc:	d039      	beq.n	8002772 <ProcessCommandLine+0xca>
        {
            Handle_Info_ResetEncoders();
            printf("ACK: Encoders Reset to Zero\r\n");
        }
        else if (strcmp(token2, "IMU") == 0)
 80026fe:	495e      	ldr	r1, [pc, #376]	@ (8002878 <ProcessCommandLine+0x1d0>)
 8002700:	a810      	add	r0, sp, #64	@ 0x40
 8002702:	f7fd fdd9 	bl	80002b8 <strcmp>
 8002706:	2800      	cmp	r0, #0
 8002708:	d039      	beq.n	800277e <ProcessCommandLine+0xd6>
            printf("IMU: A(%.2f, %.2f, %.2f) G(%.2f, %.2f, %.2f) Yaw: %.2f\r\n",
                   g_imu_accel.x, g_imu_accel.y, g_imu_accel.z,
                   g_imu_gyro.x, g_imu_gyro.y, g_imu_gyro.z,
                   g_current_yaw);
        }
        else if (strcmp(token2, "TEST") == 0)
 800270a:	495c      	ldr	r1, [pc, #368]	@ (800287c <ProcessCommandLine+0x1d4>)
 800270c:	a810      	add	r0, sp, #64	@ 0x40
 800270e:	f7fd fdd3 	bl	80002b8 <strcmp>
 8002712:	2800      	cmp	r0, #0
 8002714:	d16f      	bne.n	80027f6 <ProcessCommandLine+0x14e>
        {
            printf("DEBUG: PID Kp is %.2f (Should be 1.80)\r\n", pid_motor[0].Kp);
 8002716:	4b5a      	ldr	r3, [pc, #360]	@ (8002880 <ProcessCommandLine+0x1d8>)
 8002718:	6898      	ldr	r0, [r3, #8]
 800271a:	f7fe f921 	bl	8000960 <__aeabi_f2d>
 800271e:	4602      	mov	r2, r0
 8002720:	460b      	mov	r3, r1
 8002722:	4858      	ldr	r0, [pc, #352]	@ (8002884 <ProcessCommandLine+0x1dc>)
 8002724:	f00d f9bc 	bl	800faa0 <iprintf>
            printf("NON-BLOCKING TEST START: 500 mm/s\r\n");
 8002728:	4857      	ldr	r0, [pc, #348]	@ (8002888 <ProcessCommandLine+0x1e0>)
 800272a:	f00d fa21 	bl	800fb70 <puts>

            g_start_ctrl = 1;
 800272e:	4b57      	ldr	r3, [pc, #348]	@ (800288c <ProcessCommandLine+0x1e4>)
 8002730:	2201      	movs	r2, #1
 8002732:	701a      	strb	r2, [r3, #0]
            g_last_cmd_tick = HAL_GetTick();
 8002734:	f001 f83a 	bl	80037ac <HAL_GetTick>
 8002738:	4b55      	ldr	r3, [pc, #340]	@ (8002890 <ProcessCommandLine+0x1e8>)
 800273a:	6018      	str	r0, [r3, #0]

            Motion_Ctrl(500, 0, 0);
 800273c:	2200      	movs	r2, #0
 800273e:	4611      	mov	r1, r2
 8002740:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8002744:	f7ff fc66 	bl	8002014 <Motion_Ctrl>
 8002748:	e055      	b.n	80027f6 <ProcessCommandLine+0x14e>
        Motion_Ctrl(atoi(token2), atoi(token3), atoi(token4));
 800274a:	a810      	add	r0, sp, #64	@ 0x40
 800274c:	f00b fc8f 	bl	800e06e <atoi>
 8002750:	4604      	mov	r4, r0
 8002752:	a80e      	add	r0, sp, #56	@ 0x38
 8002754:	f00b fc8b 	bl	800e06e <atoi>
 8002758:	4605      	mov	r5, r0
 800275a:	a80c      	add	r0, sp, #48	@ 0x30
 800275c:	f00b fc87 	bl	800e06e <atoi>
 8002760:	b202      	sxth	r2, r0
 8002762:	b229      	sxth	r1, r5
 8002764:	b220      	sxth	r0, r4
 8002766:	f7ff fc55 	bl	8002014 <Motion_Ctrl>
 800276a:	e044      	b.n	80027f6 <ProcessCommandLine+0x14e>
            Handle_Info_Encoders();
 800276c:	f7ff fd1e 	bl	80021ac <Handle_Info_Encoders>
 8002770:	e041      	b.n	80027f6 <ProcessCommandLine+0x14e>
            Handle_Info_ResetEncoders();
 8002772:	f7ff fd37 	bl	80021e4 <Handle_Info_ResetEncoders>
            printf("ACK: Encoders Reset to Zero\r\n");
 8002776:	4847      	ldr	r0, [pc, #284]	@ (8002894 <ProcessCommandLine+0x1ec>)
 8002778:	f00d f9fa 	bl	800fb70 <puts>
 800277c:	e03b      	b.n	80027f6 <ProcessCommandLine+0x14e>
                   g_imu_accel.x, g_imu_accel.y, g_imu_accel.z,
 800277e:	4b46      	ldr	r3, [pc, #280]	@ (8002898 <ProcessCommandLine+0x1f0>)
 8002780:	685e      	ldr	r6, [r3, #4]
 8002782:	689f      	ldr	r7, [r3, #8]
                   g_imu_gyro.x, g_imu_gyro.y, g_imu_gyro.z,
 8002784:	4a45      	ldr	r2, [pc, #276]	@ (800289c <ProcessCommandLine+0x1f4>)
 8002786:	f8d2 8000 	ldr.w	r8, [r2]
 800278a:	f8d2 9004 	ldr.w	r9, [r2, #4]
 800278e:	f8d2 a008 	ldr.w	sl, [r2, #8]
            printf("IMU: A(%.2f, %.2f, %.2f) G(%.2f, %.2f, %.2f) Yaw: %.2f\r\n",
 8002792:	6818      	ldr	r0, [r3, #0]
 8002794:	f7fe f8e4 	bl	8000960 <__aeabi_f2d>
 8002798:	4604      	mov	r4, r0
 800279a:	460d      	mov	r5, r1
 800279c:	4b40      	ldr	r3, [pc, #256]	@ (80028a0 <ProcessCommandLine+0x1f8>)
 800279e:	6818      	ldr	r0, [r3, #0]
 80027a0:	f7fe f8de 	bl	8000960 <__aeabi_f2d>
 80027a4:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 80027a8:	4650      	mov	r0, sl
 80027aa:	f7fe f8d9 	bl	8000960 <__aeabi_f2d>
 80027ae:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80027b2:	4648      	mov	r0, r9
 80027b4:	f7fe f8d4 	bl	8000960 <__aeabi_f2d>
 80027b8:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80027bc:	4640      	mov	r0, r8
 80027be:	f7fe f8cf 	bl	8000960 <__aeabi_f2d>
 80027c2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80027c6:	4638      	mov	r0, r7
 80027c8:	f7fe f8ca 	bl	8000960 <__aeabi_f2d>
 80027cc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80027d0:	4630      	mov	r0, r6
 80027d2:	f7fe f8c5 	bl	8000960 <__aeabi_f2d>
 80027d6:	e9cd 0100 	strd	r0, r1, [sp]
 80027da:	4622      	mov	r2, r4
 80027dc:	462b      	mov	r3, r5
 80027de:	4831      	ldr	r0, [pc, #196]	@ (80028a4 <ProcessCommandLine+0x1fc>)
 80027e0:	f00d f95e 	bl	800faa0 <iprintf>
 80027e4:	e007      	b.n	80027f6 <ProcessCommandLine+0x14e>
        }
    }
    // Handle Live PID Tuning Commands (e.g., P 1.5 0.5 0.05)
    else if (strcmp(token1, "P") == 0 && count >= 4)
 80027e6:	4930      	ldr	r1, [pc, #192]	@ (80028a8 <ProcessCommandLine+0x200>)
 80027e8:	a812      	add	r0, sp, #72	@ 0x48
 80027ea:	f7fd fd65 	bl	80002b8 <strcmp>
 80027ee:	4605      	mov	r5, r0
 80027f0:	b908      	cbnz	r0, 80027f6 <ProcessCommandLine+0x14e>
 80027f2:	2c03      	cmp	r4, #3
 80027f4:	dc02      	bgt.n	80027fc <ProcessCommandLine+0x154>
            pid_motor[i].Kd = new_kd;
            pid_motor[i].integral = 0.0f;
        }
        printf("ACK: PID updated - KP:%.2f KI:%.2f KD:%.2f\r\n", new_kp, new_ki, new_kd);
    }
}
 80027f6:	b014      	add	sp, #80	@ 0x50
 80027f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
        float new_kp = (float)atof(token2);
 80027fc:	a810      	add	r0, sp, #64	@ 0x40
 80027fe:	f00b fc33 	bl	800e068 <atof>
 8002802:	f7fe fbfd 	bl	8001000 <__aeabi_d2f>
 8002806:	4607      	mov	r7, r0
        float new_ki = (float)atof(token3);
 8002808:	a80e      	add	r0, sp, #56	@ 0x38
 800280a:	f00b fc2d 	bl	800e068 <atof>
 800280e:	f7fe fbf7 	bl	8001000 <__aeabi_d2f>
 8002812:	4604      	mov	r4, r0
        float new_kd = (float)atof(token4);
 8002814:	a80c      	add	r0, sp, #48	@ 0x30
 8002816:	f00b fc27 	bl	800e068 <atof>
 800281a:	f7fe fbf1 	bl	8001000 <__aeabi_d2f>
 800281e:	4606      	mov	r6, r0
        for(int i = 0; i < MAX_MOTOR; i++)
 8002820:	e008      	b.n	8002834 <ProcessCommandLine+0x18c>
            pid_motor[i].Kp = new_kp;
 8002822:	4b17      	ldr	r3, [pc, #92]	@ (8002880 <ProcessCommandLine+0x1d8>)
 8002824:	eb03 1345 	add.w	r3, r3, r5, lsl #5
 8002828:	609f      	str	r7, [r3, #8]
            pid_motor[i].Ki = new_ki;
 800282a:	60dc      	str	r4, [r3, #12]
            pid_motor[i].Kd = new_kd;
 800282c:	611e      	str	r6, [r3, #16]
            pid_motor[i].integral = 0.0f;
 800282e:	2200      	movs	r2, #0
 8002830:	61da      	str	r2, [r3, #28]
        for(int i = 0; i < MAX_MOTOR; i++)
 8002832:	3501      	adds	r5, #1
 8002834:	2d03      	cmp	r5, #3
 8002836:	ddf4      	ble.n	8002822 <ProcessCommandLine+0x17a>
        printf("ACK: PID updated - KP:%.2f KI:%.2f KD:%.2f\r\n", new_kp, new_ki, new_kd);
 8002838:	4638      	mov	r0, r7
 800283a:	f7fe f891 	bl	8000960 <__aeabi_f2d>
 800283e:	4680      	mov	r8, r0
 8002840:	4689      	mov	r9, r1
 8002842:	4630      	mov	r0, r6
 8002844:	f7fe f88c 	bl	8000960 <__aeabi_f2d>
 8002848:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800284c:	4620      	mov	r0, r4
 800284e:	f7fe f887 	bl	8000960 <__aeabi_f2d>
 8002852:	e9cd 0100 	strd	r0, r1, [sp]
 8002856:	4642      	mov	r2, r8
 8002858:	464b      	mov	r3, r9
 800285a:	4814      	ldr	r0, [pc, #80]	@ (80028ac <ProcessCommandLine+0x204>)
 800285c:	f00d f920 	bl	800faa0 <iprintf>
 8002860:	e7c9      	b.n	80027f6 <ProcessCommandLine+0x14e>
 8002862:	bf00      	nop
 8002864:	080138f8 	.word	0x080138f8
 8002868:	08013908 	.word	0x08013908
 800286c:	0801390c 	.word	0x0801390c
 8002870:	08013910 	.word	0x08013910
 8002874:	08013914 	.word	0x08013914
 8002878:	0801393c 	.word	0x0801393c
 800287c:	0801397c 	.word	0x0801397c
 8002880:	20000300 	.word	0x20000300
 8002884:	08013984 	.word	0x08013984
 8002888:	080139b0 	.word	0x080139b0
 800288c:	200002c8 	.word	0x200002c8
 8002890:	200002c4 	.word	0x200002c4
 8002894:	0801391c 	.word	0x0801391c
 8002898:	20000278 	.word	0x20000278
 800289c:	2000026c 	.word	0x2000026c
 80028a0:	20000250 	.word	0x20000250
 80028a4:	08013940 	.word	0x08013940
 80028a8:	080139d4 	.word	0x080139d4
 80028ac:	080139d8 	.word	0x080139d8

080028b0 <HAL_UART_RxCpltCallback>:
    if (huart->Instance == USART1)
 80028b0:	6802      	ldr	r2, [r0, #0]
 80028b2:	4b14      	ldr	r3, [pc, #80]	@ (8002904 <HAL_UART_RxCpltCallback+0x54>)
 80028b4:	429a      	cmp	r2, r3
 80028b6:	d000      	beq.n	80028ba <HAL_UART_RxCpltCallback+0xa>
 80028b8:	4770      	bx	lr
{
 80028ba:	b510      	push	{r4, lr}
        if (RxTemp == '\r' || RxTemp == '\n')
 80028bc:	4b12      	ldr	r3, [pc, #72]	@ (8002908 <HAL_UART_RxCpltCallback+0x58>)
 80028be:	781b      	ldrb	r3, [r3, #0]
 80028c0:	2b0d      	cmp	r3, #13
 80028c2:	d00b      	beq.n	80028dc <HAL_UART_RxCpltCallback+0x2c>
 80028c4:	2b0a      	cmp	r3, #10
 80028c6:	d009      	beq.n	80028dc <HAL_UART_RxCpltCallback+0x2c>
            if (cmd_index < sizeof(cmd_buffer) - 1)
 80028c8:	4a10      	ldr	r2, [pc, #64]	@ (800290c <HAL_UART_RxCpltCallback+0x5c>)
 80028ca:	7812      	ldrb	r2, [r2, #0]
 80028cc:	2a3e      	cmp	r2, #62	@ 0x3e
 80028ce:	d808      	bhi.n	80028e2 <HAL_UART_RxCpltCallback+0x32>
                cmd_buffer[cmd_index++] = RxTemp;
 80028d0:	1c50      	adds	r0, r2, #1
 80028d2:	490e      	ldr	r1, [pc, #56]	@ (800290c <HAL_UART_RxCpltCallback+0x5c>)
 80028d4:	7008      	strb	r0, [r1, #0]
 80028d6:	490e      	ldr	r1, [pc, #56]	@ (8002910 <HAL_UART_RxCpltCallback+0x60>)
 80028d8:	548b      	strb	r3, [r1, r2]
 80028da:	e002      	b.n	80028e2 <HAL_UART_RxCpltCallback+0x32>
            if (cmd_index > 0) 
 80028dc:	4b0b      	ldr	r3, [pc, #44]	@ (800290c <HAL_UART_RxCpltCallback+0x5c>)
 80028de:	781b      	ldrb	r3, [r3, #0]
 80028e0:	b93b      	cbnz	r3, 80028f2 <HAL_UART_RxCpltCallback+0x42>
        RxTemp = 0;
 80028e2:	4909      	ldr	r1, [pc, #36]	@ (8002908 <HAL_UART_RxCpltCallback+0x58>)
 80028e4:	2300      	movs	r3, #0
 80028e6:	700b      	strb	r3, [r1, #0]
        HAL_UART_Receive_IT(&huart1, (uint8_t *)&RxTemp, 1);
 80028e8:	2201      	movs	r2, #1
 80028ea:	480a      	ldr	r0, [pc, #40]	@ (8002914 <HAL_UART_RxCpltCallback+0x64>)
 80028ec:	f00b fadf 	bl	800deae <HAL_UART_Receive_IT>
}
 80028f0:	bd10      	pop	{r4, pc}
                cmd_buffer[cmd_index] = '\0';
 80028f2:	4807      	ldr	r0, [pc, #28]	@ (8002910 <HAL_UART_RxCpltCallback+0x60>)
 80028f4:	2400      	movs	r4, #0
 80028f6:	54c4      	strb	r4, [r0, r3]
                ProcessCommandLine(cmd_buffer);
 80028f8:	f7ff fed6 	bl	80026a8 <ProcessCommandLine>
                cmd_index = 0; 
 80028fc:	4b03      	ldr	r3, [pc, #12]	@ (800290c <HAL_UART_RxCpltCallback+0x5c>)
 80028fe:	701c      	strb	r4, [r3, #0]
 8002900:	e7ef      	b.n	80028e2 <HAL_UART_RxCpltCallback+0x32>
 8002902:	bf00      	nop
 8002904:	40013800 	.word	0x40013800
 8002908:	200003a8 	.word	0x200003a8
 800290c:	200003a9 	.word	0x200003a9
 8002910:	200003ac 	.word	0x200003ac
 8002914:	20000684 	.word	0x20000684

08002918 <__io_putchar>:
#define PUTCHAR_PROTOTYPE int __io_putchar(int ch)
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif 
PUTCHAR_PROTOTYPE
{
 8002918:	b500      	push	{lr}
 800291a:	b083      	sub	sp, #12
 800291c:	9001      	str	r0, [sp, #4]
    HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, 0xFFFF);
 800291e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002922:	2201      	movs	r2, #1
 8002924:	a901      	add	r1, sp, #4
 8002926:	4803      	ldr	r0, [pc, #12]	@ (8002934 <__io_putchar+0x1c>)
 8002928:	f00a fa72 	bl	800ce10 <HAL_UART_Transmit>
    return ch;
}
 800292c:	9801      	ldr	r0, [sp, #4]
 800292e:	b003      	add	sp, #12
 8002930:	f85d fb04 	ldr.w	pc, [sp], #4
 8002934:	20000684 	.word	0x20000684

08002938 <USART1_Send_ArrayU8>:

void USART1_Send_ArrayU8(uint8_t *BufferPtr, uint16_t Length)
{
    if (Length > 0)
 8002938:	b901      	cbnz	r1, 800293c <USART1_Send_ArrayU8+0x4>
 800293a:	4770      	bx	lr
{
 800293c:	b508      	push	{r3, lr}
 800293e:	460a      	mov	r2, r1
    {
        HAL_UART_Transmit(&huart1, BufferPtr, Length, 1000);
 8002940:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002944:	4601      	mov	r1, r0
 8002946:	4802      	ldr	r0, [pc, #8]	@ (8002950 <USART1_Send_ArrayU8+0x18>)
 8002948:	f00a fa62 	bl	800ce10 <HAL_UART_Transmit>
    }
}
 800294c:	bd08      	pop	{r3, pc}
 800294e:	bf00      	nop
 8002950:	20000684 	.word	0x20000684

08002954 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8002954:	b500      	push	{lr}
 8002956:	b083      	sub	sp, #12

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002958:	4b0e      	ldr	r3, [pc, #56]	@ (8002994 <MX_DMA_Init+0x40>)
 800295a:	695a      	ldr	r2, [r3, #20]
 800295c:	f042 0201 	orr.w	r2, r2, #1
 8002960:	615a      	str	r2, [r3, #20]
 8002962:	695b      	ldr	r3, [r3, #20]
 8002964:	f003 0301 	and.w	r3, r3, #1
 8002968:	9301      	str	r3, [sp, #4]
 800296a:	9b01      	ldr	r3, [sp, #4]

  /* DMA interrupt init */
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 800296c:	2200      	movs	r2, #0
 800296e:	4611      	mov	r1, r2
 8002970:	200e      	movs	r0, #14
 8002972:	f001 f853 	bl	8003a1c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8002976:	200e      	movs	r0, #14
 8002978:	f001 f860 	bl	8003a3c <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 800297c:	2200      	movs	r2, #0
 800297e:	4611      	mov	r1, r2
 8002980:	200f      	movs	r0, #15
 8002982:	f001 f84b 	bl	8003a1c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8002986:	200f      	movs	r0, #15
 8002988:	f001 f858 	bl	8003a3c <HAL_NVIC_EnableIRQ>

}
 800298c:	b003      	add	sp, #12
 800298e:	f85d fb04 	ldr.w	pc, [sp], #4
 8002992:	bf00      	nop
 8002994:	40021000 	.word	0x40021000

08002998 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8002998:	b5f0      	push	{r4, r5, r6, r7, lr}
 800299a:	b089      	sub	sp, #36	@ 0x24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800299c:	2400      	movs	r4, #0
 800299e:	9404      	str	r4, [sp, #16]
 80029a0:	9405      	str	r4, [sp, #20]
 80029a2:	9406      	str	r4, [sp, #24]
 80029a4:	9407      	str	r4, [sp, #28]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80029a6:	4b2a      	ldr	r3, [pc, #168]	@ (8002a50 <MX_GPIO_Init+0xb8>)
 80029a8:	699a      	ldr	r2, [r3, #24]
 80029aa:	f042 0210 	orr.w	r2, r2, #16
 80029ae:	619a      	str	r2, [r3, #24]
 80029b0:	699a      	ldr	r2, [r3, #24]
 80029b2:	f002 0210 	and.w	r2, r2, #16
 80029b6:	9200      	str	r2, [sp, #0]
 80029b8:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80029ba:	699a      	ldr	r2, [r3, #24]
 80029bc:	f042 0220 	orr.w	r2, r2, #32
 80029c0:	619a      	str	r2, [r3, #24]
 80029c2:	699a      	ldr	r2, [r3, #24]
 80029c4:	f002 0220 	and.w	r2, r2, #32
 80029c8:	9201      	str	r2, [sp, #4]
 80029ca:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80029cc:	699a      	ldr	r2, [r3, #24]
 80029ce:	f042 0204 	orr.w	r2, r2, #4
 80029d2:	619a      	str	r2, [r3, #24]
 80029d4:	699a      	ldr	r2, [r3, #24]
 80029d6:	f002 0204 	and.w	r2, r2, #4
 80029da:	9202      	str	r2, [sp, #8]
 80029dc:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80029de:	699a      	ldr	r2, [r3, #24]
 80029e0:	f042 0208 	orr.w	r2, r2, #8
 80029e4:	619a      	str	r2, [r3, #24]
 80029e6:	699b      	ldr	r3, [r3, #24]
 80029e8:	f003 0308 	and.w	r3, r3, #8
 80029ec:	9303      	str	r3, [sp, #12]
 80029ee:	9b03      	ldr	r3, [sp, #12]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED_Pin|BEEP_Pin, GPIO_PIN_RESET);
 80029f0:	4f18      	ldr	r7, [pc, #96]	@ (8002a54 <MX_GPIO_Init+0xbc>)
 80029f2:	4622      	mov	r2, r4
 80029f4:	f242 0120 	movw	r1, #8224	@ 0x2020
 80029f8:	4638      	mov	r0, r7
 80029fa:	f002 fe80 	bl	80056fe <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ICM20948_CS_GPIO_Port, ICM20948_CS_Pin, GPIO_PIN_SET);
 80029fe:	4e16      	ldr	r6, [pc, #88]	@ (8002a58 <MX_GPIO_Init+0xc0>)
 8002a00:	2201      	movs	r2, #1
 8002a02:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8002a06:	4630      	mov	r0, r6
 8002a08:	f002 fe79 	bl	80056fe <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LED_Pin BEEP_Pin */
  GPIO_InitStruct.Pin = LED_Pin|BEEP_Pin;
 8002a0c:	f242 0320 	movw	r3, #8224	@ 0x2020
 8002a10:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002a12:	2501      	movs	r5, #1
 8002a14:	9505      	str	r5, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a16:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a18:	2302      	movs	r3, #2
 8002a1a:	9307      	str	r3, [sp, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002a1c:	a904      	add	r1, sp, #16
 8002a1e:	4638      	mov	r0, r7
 8002a20:	f002 fcb8 	bl	8005394 <HAL_GPIO_Init>

  /*Configure GPIO pin : ICM20948_CS_Pin */
  GPIO_InitStruct.Pin = ICM20948_CS_Pin;
 8002a24:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002a28:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002a2a:	9505      	str	r5, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a2c:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002a2e:	2303      	movs	r3, #3
 8002a30:	9307      	str	r3, [sp, #28]
  HAL_GPIO_Init(ICM20948_CS_GPIO_Port, &GPIO_InitStruct);
 8002a32:	a904      	add	r1, sp, #16
 8002a34:	4630      	mov	r0, r6
 8002a36:	f002 fcad 	bl	8005394 <HAL_GPIO_Init>

  /*Configure GPIO pin : KEY1_Pin */
  GPIO_InitStruct.Pin = KEY1_Pin;
 8002a3a:	2304      	movs	r3, #4
 8002a3c:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002a3e:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002a40:	9506      	str	r5, [sp, #24]
  HAL_GPIO_Init(KEY1_GPIO_Port, &GPIO_InitStruct);
 8002a42:	a904      	add	r1, sp, #16
 8002a44:	4805      	ldr	r0, [pc, #20]	@ (8002a5c <MX_GPIO_Init+0xc4>)
 8002a46:	f002 fca5 	bl	8005394 <HAL_GPIO_Init>

}
 8002a4a:	b009      	add	sp, #36	@ 0x24
 8002a4c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002a4e:	bf00      	nop
 8002a50:	40021000 	.word	0x40021000
 8002a54:	40011000 	.word	0x40011000
 8002a58:	40010c00 	.word	0x40010c00
 8002a5c:	40011400 	.word	0x40011400

08002a60 <Error_Handler>:
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002a60:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002a62:	e7fe      	b.n	8002a62 <Error_Handler+0x2>

08002a64 <SystemClock_Config>:
{
 8002a64:	b500      	push	{lr}
 8002a66:	b091      	sub	sp, #68	@ 0x44
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002a68:	2228      	movs	r2, #40	@ 0x28
 8002a6a:	2100      	movs	r1, #0
 8002a6c:	a806      	add	r0, sp, #24
 8002a6e:	f00d fa27 	bl	800fec0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002a72:	2300      	movs	r3, #0
 8002a74:	9301      	str	r3, [sp, #4]
 8002a76:	9302      	str	r3, [sp, #8]
 8002a78:	9303      	str	r3, [sp, #12]
 8002a7a:	9304      	str	r3, [sp, #16]
 8002a7c:	9305      	str	r3, [sp, #20]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002a7e:	2201      	movs	r2, #1
 8002a80:	9206      	str	r2, [sp, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002a82:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002a86:	9307      	str	r3, [sp, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002a88:	920a      	str	r2, [sp, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002a8a:	2202      	movs	r2, #2
 8002a8c:	920d      	str	r2, [sp, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002a8e:	930e      	str	r3, [sp, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8002a90:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8002a94:	930f      	str	r3, [sp, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002a96:	a806      	add	r0, sp, #24
 8002a98:	f003 f808 	bl	8005aac <HAL_RCC_OscConfig>
 8002a9c:	b980      	cbnz	r0, 8002ac0 <SystemClock_Config+0x5c>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002a9e:	230f      	movs	r3, #15
 8002aa0:	9301      	str	r3, [sp, #4]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002aa2:	2102      	movs	r1, #2
 8002aa4:	9102      	str	r1, [sp, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002aa6:	2300      	movs	r3, #0
 8002aa8:	9303      	str	r3, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002aaa:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002aae:	9204      	str	r2, [sp, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002ab0:	9305      	str	r3, [sp, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002ab2:	a801      	add	r0, sp, #4
 8002ab4:	f003 fa60 	bl	8005f78 <HAL_RCC_ClockConfig>
 8002ab8:	b920      	cbnz	r0, 8002ac4 <SystemClock_Config+0x60>
}
 8002aba:	b011      	add	sp, #68	@ 0x44
 8002abc:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8002ac0:	f7ff ffce 	bl	8002a60 <Error_Handler>
    Error_Handler();
 8002ac4:	f7ff ffcc 	bl	8002a60 <Error_Handler>

08002ac8 <main>:
{
 8002ac8:	b508      	push	{r3, lr}
  HAL_Init();
 8002aca:	f000 fe51 	bl	8003770 <HAL_Init>
  SystemClock_Config();
 8002ace:	f7ff ffc9 	bl	8002a64 <SystemClock_Config>
  MX_GPIO_Init();
 8002ad2:	f7ff ff61 	bl	8002998 <MX_GPIO_Init>
  MX_DMA_Init();
 8002ad6:	f7ff ff3d 	bl	8002954 <MX_DMA_Init>
  MX_TIM2_Init();
 8002ada:	f000 f9ad 	bl	8002e38 <MX_TIM2_Init>
  MX_TIM3_Init();
 8002ade:	f000 f9dd 	bl	8002e9c <MX_TIM3_Init>
  MX_TIM4_Init();
 8002ae2:	f000 fa0d 	bl	8002f00 <MX_TIM4_Init>
  MX_TIM5_Init();
 8002ae6:	f000 fa3d 	bl	8002f64 <MX_TIM5_Init>
  MX_TIM1_Init();
 8002aea:	f000 fba5 	bl	8003238 <MX_TIM1_Init>
  MX_TIM8_Init();
 8002aee:	f000 fc33 	bl	8003358 <MX_TIM8_Init>
  MX_USART1_UART_Init();
 8002af2:	f000 fd27 	bl	8003544 <MX_USART1_UART_Init>
  MX_SPI2_Init();
 8002af6:	f000 f805 	bl	8002b04 <MX_SPI2_Init>
  Bsp_Init();
 8002afa:	f7fe fe2d 	bl	8001758 <Bsp_Init>
    Bsp_Loop();
 8002afe:	f7fe fe51 	bl	80017a4 <Bsp_Loop>
  while (1)
 8002b02:	e7fc      	b.n	8002afe <main+0x36>

08002b04 <MX_SPI2_Init>:

SPI_HandleTypeDef hspi2;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8002b04:	b508      	push	{r3, lr}
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8002b06:	480d      	ldr	r0, [pc, #52]	@ (8002b3c <MX_SPI2_Init+0x38>)
 8002b08:	4b0d      	ldr	r3, [pc, #52]	@ (8002b40 <MX_SPI2_Init+0x3c>)
 8002b0a:	6003      	str	r3, [r0, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8002b0c:	f44f 7382 	mov.w	r3, #260	@ 0x104
 8002b10:	6043      	str	r3, [r0, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8002b12:	2300      	movs	r3, #0
 8002b14:	6083      	str	r3, [r0, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8002b16:	60c3      	str	r3, [r0, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002b18:	6103      	str	r3, [r0, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002b1a:	6143      	str	r3, [r0, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8002b1c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002b20:	6182      	str	r2, [r0, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002b22:	61c3      	str	r3, [r0, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002b24:	6203      	str	r3, [r0, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8002b26:	6243      	str	r3, [r0, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002b28:	6283      	str	r3, [r0, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 8002b2a:	230a      	movs	r3, #10
 8002b2c:	62c3      	str	r3, [r0, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8002b2e:	f003 fdb0 	bl	8006692 <HAL_SPI_Init>
 8002b32:	b900      	cbnz	r0, 8002b36 <MX_SPI2_Init+0x32>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8002b34:	bd08      	pop	{r3, pc}
    Error_Handler();
 8002b36:	f7ff ff93 	bl	8002a60 <Error_Handler>
}
 8002b3a:	e7fb      	b.n	8002b34 <MX_SPI2_Init+0x30>
 8002b3c:	200003ec 	.word	0x200003ec
 8002b40:	40003800 	.word	0x40003800

08002b44 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002b44:	b510      	push	{r4, lr}
 8002b46:	b086      	sub	sp, #24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b48:	2300      	movs	r3, #0
 8002b4a:	9302      	str	r3, [sp, #8]
 8002b4c:	9303      	str	r3, [sp, #12]
 8002b4e:	9304      	str	r3, [sp, #16]
 8002b50:	9305      	str	r3, [sp, #20]
  if(spiHandle->Instance==SPI2)
 8002b52:	6802      	ldr	r2, [r0, #0]
 8002b54:	4b17      	ldr	r3, [pc, #92]	@ (8002bb4 <HAL_SPI_MspInit+0x70>)
 8002b56:	429a      	cmp	r2, r3
 8002b58:	d001      	beq.n	8002b5e <HAL_SPI_MspInit+0x1a>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8002b5a:	b006      	add	sp, #24
 8002b5c:	bd10      	pop	{r4, pc}
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002b5e:	f503 33ec 	add.w	r3, r3, #120832	@ 0x1d800
 8002b62:	69da      	ldr	r2, [r3, #28]
 8002b64:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002b68:	61da      	str	r2, [r3, #28]
 8002b6a:	69da      	ldr	r2, [r3, #28]
 8002b6c:	f402 4280 	and.w	r2, r2, #16384	@ 0x4000
 8002b70:	9200      	str	r2, [sp, #0]
 8002b72:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b74:	699a      	ldr	r2, [r3, #24]
 8002b76:	f042 0208 	orr.w	r2, r2, #8
 8002b7a:	619a      	str	r2, [r3, #24]
 8002b7c:	699b      	ldr	r3, [r3, #24]
 8002b7e:	f003 0308 	and.w	r3, r3, #8
 8002b82:	9301      	str	r3, [sp, #4]
 8002b84:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 8002b86:	f44f 4320 	mov.w	r3, #40960	@ 0xa000
 8002b8a:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b8c:	2302      	movs	r3, #2
 8002b8e:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002b90:	2303      	movs	r3, #3
 8002b92:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002b94:	4c08      	ldr	r4, [pc, #32]	@ (8002bb8 <HAL_SPI_MspInit+0x74>)
 8002b96:	a902      	add	r1, sp, #8
 8002b98:	4620      	mov	r0, r4
 8002b9a:	f002 fbfb 	bl	8005394 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 8002b9e:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002ba2:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002ba4:	2300      	movs	r3, #0
 8002ba6:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ba8:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002baa:	a902      	add	r1, sp, #8
 8002bac:	4620      	mov	r0, r4
 8002bae:	f002 fbf1 	bl	8005394 <HAL_GPIO_Init>
}
 8002bb2:	e7d2      	b.n	8002b5a <HAL_SPI_MspInit+0x16>
 8002bb4:	40003800 	.word	0x40003800
 8002bb8:	40010c00 	.word	0x40010c00

08002bbc <HAL_SPI_MspDeInit>:

void HAL_SPI_MspDeInit(SPI_HandleTypeDef* spiHandle)
{
 8002bbc:	b508      	push	{r3, lr}

  if(spiHandle->Instance==SPI2)
 8002bbe:	6802      	ldr	r2, [r0, #0]
 8002bc0:	4b07      	ldr	r3, [pc, #28]	@ (8002be0 <HAL_SPI_MspDeInit+0x24>)
 8002bc2:	429a      	cmp	r2, r3
 8002bc4:	d000      	beq.n	8002bc8 <HAL_SPI_MspDeInit+0xc>

  /* USER CODE BEGIN SPI2_MspDeInit 1 */

  /* USER CODE END SPI2_MspDeInit 1 */
  }
}
 8002bc6:	bd08      	pop	{r3, pc}
    __HAL_RCC_SPI2_CLK_DISABLE();
 8002bc8:	4a06      	ldr	r2, [pc, #24]	@ (8002be4 <HAL_SPI_MspDeInit+0x28>)
 8002bca:	69d3      	ldr	r3, [r2, #28]
 8002bcc:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002bd0:	61d3      	str	r3, [r2, #28]
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15);
 8002bd2:	f44f 4160 	mov.w	r1, #57344	@ 0xe000
 8002bd6:	4804      	ldr	r0, [pc, #16]	@ (8002be8 <HAL_SPI_MspDeInit+0x2c>)
 8002bd8:	f002 fcf8 	bl	80055cc <HAL_GPIO_DeInit>
}
 8002bdc:	e7f3      	b.n	8002bc6 <HAL_SPI_MspDeInit+0xa>
 8002bde:	bf00      	nop
 8002be0:	40003800 	.word	0x40003800
 8002be4:	40021000 	.word	0x40021000
 8002be8:	40010c00 	.word	0x40010c00

08002bec <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002bec:	b082      	sub	sp, #8

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8002bee:	4b0e      	ldr	r3, [pc, #56]	@ (8002c28 <HAL_MspInit+0x3c>)
 8002bf0:	699a      	ldr	r2, [r3, #24]
 8002bf2:	f042 0201 	orr.w	r2, r2, #1
 8002bf6:	619a      	str	r2, [r3, #24]
 8002bf8:	699a      	ldr	r2, [r3, #24]
 8002bfa:	f002 0201 	and.w	r2, r2, #1
 8002bfe:	9200      	str	r2, [sp, #0]
 8002c00:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002c02:	69da      	ldr	r2, [r3, #28]
 8002c04:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8002c08:	61da      	str	r2, [r3, #28]
 8002c0a:	69db      	ldr	r3, [r3, #28]
 8002c0c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002c10:	9301      	str	r3, [sp, #4]
 8002c12:	9b01      	ldr	r3, [sp, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8002c14:	4a05      	ldr	r2, [pc, #20]	@ (8002c2c <HAL_MspInit+0x40>)
 8002c16:	6853      	ldr	r3, [r2, #4]
 8002c18:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8002c1c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002c20:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002c22:	b002      	add	sp, #8
 8002c24:	4770      	bx	lr
 8002c26:	bf00      	nop
 8002c28:	40021000 	.word	0x40021000
 8002c2c:	40010000 	.word	0x40010000

08002c30 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002c30:	e7fe      	b.n	8002c30 <NMI_Handler>

08002c32 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002c32:	e7fe      	b.n	8002c32 <HardFault_Handler>

08002c34 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002c34:	e7fe      	b.n	8002c34 <MemManage_Handler>

08002c36 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002c36:	e7fe      	b.n	8002c36 <BusFault_Handler>

08002c38 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002c38:	e7fe      	b.n	8002c38 <UsageFault_Handler>

08002c3a <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002c3a:	4770      	bx	lr

08002c3c <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002c3c:	4770      	bx	lr

08002c3e <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002c3e:	4770      	bx	lr

08002c40 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002c40:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002c42:	f000 fda7 	bl	8003794 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002c46:	bd08      	pop	{r3, pc}

08002c48 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 8002c48:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8002c4a:	4802      	ldr	r0, [pc, #8]	@ (8002c54 <DMA1_Channel4_IRQHandler+0xc>)
 8002c4c:	f001 fc16 	bl	800447c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 8002c50:	bd08      	pop	{r3, pc}
 8002c52:	bf00      	nop
 8002c54:	20000640 	.word	0x20000640

08002c58 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8002c58:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8002c5a:	4802      	ldr	r0, [pc, #8]	@ (8002c64 <DMA1_Channel5_IRQHandler+0xc>)
 8002c5c:	f001 fc0e 	bl	800447c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 8002c60:	bd08      	pop	{r3, pc}
 8002c62:	bf00      	nop
 8002c64:	200005fc 	.word	0x200005fc

08002c68 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002c68:	b508      	push	{r3, lr}
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002c6a:	4802      	ldr	r0, [pc, #8]	@ (8002c74 <USART1_IRQHandler+0xc>)
 8002c6c:	f00a fec6 	bl	800d9fc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002c70:	bd08      	pop	{r3, pc}
 8002c72:	bf00      	nop
 8002c74:	20000684 	.word	0x20000684

08002c78 <initialise_monitor_handles>:


/* Functions */
void initialise_monitor_handles()
{
}
 8002c78:	4770      	bx	lr

08002c7a <_getpid>:

int _getpid(void)
{
  return 1;
}
 8002c7a:	2001      	movs	r0, #1
 8002c7c:	4770      	bx	lr

08002c7e <_kill>:

int _kill(int pid, int sig)
{
 8002c7e:	b508      	push	{r3, lr}
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002c80:	f00d fa12 	bl	80100a8 <__errno>
 8002c84:	2316      	movs	r3, #22
 8002c86:	6003      	str	r3, [r0, #0]
  return -1;
}
 8002c88:	f04f 30ff 	mov.w	r0, #4294967295
 8002c8c:	bd08      	pop	{r3, pc}

08002c8e <_exit>:

void _exit (int status)
{
 8002c8e:	b508      	push	{r3, lr}
  _kill(status, -1);
 8002c90:	f04f 31ff 	mov.w	r1, #4294967295
 8002c94:	f7ff fff3 	bl	8002c7e <_kill>
  while (1) {}    /* Make sure we hang here */
 8002c98:	e7fe      	b.n	8002c98 <_exit+0xa>

08002c9a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002c9a:	b570      	push	{r4, r5, r6, lr}
 8002c9c:	460c      	mov	r4, r1
 8002c9e:	4616      	mov	r6, r2
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002ca0:	2500      	movs	r5, #0
 8002ca2:	e006      	b.n	8002cb2 <_read+0x18>
  {
    *ptr++ = __io_getchar();
 8002ca4:	f3af 8000 	nop.w
 8002ca8:	4621      	mov	r1, r4
 8002caa:	f801 0b01 	strb.w	r0, [r1], #1
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002cae:	3501      	adds	r5, #1
    *ptr++ = __io_getchar();
 8002cb0:	460c      	mov	r4, r1
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002cb2:	42b5      	cmp	r5, r6
 8002cb4:	dbf6      	blt.n	8002ca4 <_read+0xa>
  }

  return len;
}
 8002cb6:	4630      	mov	r0, r6
 8002cb8:	bd70      	pop	{r4, r5, r6, pc}

08002cba <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002cba:	b570      	push	{r4, r5, r6, lr}
 8002cbc:	460c      	mov	r4, r1
 8002cbe:	4616      	mov	r6, r2
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002cc0:	2500      	movs	r5, #0
 8002cc2:	e004      	b.n	8002cce <_write+0x14>
  {
    __io_putchar(*ptr++);
 8002cc4:	f814 0b01 	ldrb.w	r0, [r4], #1
 8002cc8:	f7ff fe26 	bl	8002918 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002ccc:	3501      	adds	r5, #1
 8002cce:	42b5      	cmp	r5, r6
 8002cd0:	dbf8      	blt.n	8002cc4 <_write+0xa>
  }
  return len;
}
 8002cd2:	4630      	mov	r0, r6
 8002cd4:	bd70      	pop	{r4, r5, r6, pc}

08002cd6 <_close>:

int _close(int file)
{
  (void)file;
  return -1;
}
 8002cd6:	f04f 30ff 	mov.w	r0, #4294967295
 8002cda:	4770      	bx	lr

08002cdc <_fstat>:


int _fstat(int file, struct stat *st)
{
  (void)file;
  st->st_mode = S_IFCHR;
 8002cdc:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002ce0:	604b      	str	r3, [r1, #4]
  return 0;
}
 8002ce2:	2000      	movs	r0, #0
 8002ce4:	4770      	bx	lr

08002ce6 <_isatty>:

int _isatty(int file)
{
  (void)file;
  return 1;
}
 8002ce6:	2001      	movs	r0, #1
 8002ce8:	4770      	bx	lr

08002cea <_lseek>:
{
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
}
 8002cea:	2000      	movs	r0, #0
 8002cec:	4770      	bx	lr

08002cee <_open>:

int _open(char *path, int flags, ...)
{
 8002cee:	b40e      	push	{r1, r2, r3}
  (void)path;
  (void)flags;
  /* Pretend like we always fail */
  return -1;
}
 8002cf0:	f04f 30ff 	mov.w	r0, #4294967295
 8002cf4:	b003      	add	sp, #12
 8002cf6:	4770      	bx	lr

08002cf8 <_wait>:

int _wait(int *status)
{
 8002cf8:	b508      	push	{r3, lr}
  (void)status;
  errno = ECHILD;
 8002cfa:	f00d f9d5 	bl	80100a8 <__errno>
 8002cfe:	230a      	movs	r3, #10
 8002d00:	6003      	str	r3, [r0, #0]
  return -1;
}
 8002d02:	f04f 30ff 	mov.w	r0, #4294967295
 8002d06:	bd08      	pop	{r3, pc}

08002d08 <_unlink>:

int _unlink(char *name)
{
 8002d08:	b508      	push	{r3, lr}
  (void)name;
  errno = ENOENT;
 8002d0a:	f00d f9cd 	bl	80100a8 <__errno>
 8002d0e:	2302      	movs	r3, #2
 8002d10:	6003      	str	r3, [r0, #0]
  return -1;
}
 8002d12:	f04f 30ff 	mov.w	r0, #4294967295
 8002d16:	bd08      	pop	{r3, pc}

08002d18 <_times>:

int _times(struct tms *buf)
{
  (void)buf;
  return -1;
}
 8002d18:	f04f 30ff 	mov.w	r0, #4294967295
 8002d1c:	4770      	bx	lr

08002d1e <_stat>:

int _stat(char *file, struct stat *st)
{
  (void)file;
  st->st_mode = S_IFCHR;
 8002d1e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002d22:	604b      	str	r3, [r1, #4]
  return 0;
}
 8002d24:	2000      	movs	r0, #0
 8002d26:	4770      	bx	lr

08002d28 <_link>:

int _link(char *old, char *new)
{
 8002d28:	b508      	push	{r3, lr}
  (void)old;
  (void)new;
  errno = EMLINK;
 8002d2a:	f00d f9bd 	bl	80100a8 <__errno>
 8002d2e:	231f      	movs	r3, #31
 8002d30:	6003      	str	r3, [r0, #0]
  return -1;
}
 8002d32:	f04f 30ff 	mov.w	r0, #4294967295
 8002d36:	bd08      	pop	{r3, pc}

08002d38 <_fork>:

int _fork(void)
{
 8002d38:	b508      	push	{r3, lr}
  errno = EAGAIN;
 8002d3a:	f00d f9b5 	bl	80100a8 <__errno>
 8002d3e:	230b      	movs	r3, #11
 8002d40:	6003      	str	r3, [r0, #0]
  return -1;
}
 8002d42:	f04f 30ff 	mov.w	r0, #4294967295
 8002d46:	bd08      	pop	{r3, pc}

08002d48 <_execve>:

int _execve(char *name, char **argv, char **env)
{
 8002d48:	b508      	push	{r3, lr}
  (void)name;
  (void)argv;
  (void)env;
  errno = ENOMEM;
 8002d4a:	f00d f9ad 	bl	80100a8 <__errno>
 8002d4e:	230c      	movs	r3, #12
 8002d50:	6003      	str	r3, [r0, #0]
  return -1;
}
 8002d52:	f04f 30ff 	mov.w	r0, #4294967295
 8002d56:	bd08      	pop	{r3, pc}

08002d58 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002d58:	b510      	push	{r4, lr}
 8002d5a:	4603      	mov	r3, r0
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002d5c:	4a0c      	ldr	r2, [pc, #48]	@ (8002d90 <_sbrk+0x38>)
 8002d5e:	490d      	ldr	r1, [pc, #52]	@ (8002d94 <_sbrk+0x3c>)
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002d60:	480d      	ldr	r0, [pc, #52]	@ (8002d98 <_sbrk+0x40>)
 8002d62:	6800      	ldr	r0, [r0, #0]
 8002d64:	b140      	cbz	r0, 8002d78 <_sbrk+0x20>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002d66:	480c      	ldr	r0, [pc, #48]	@ (8002d98 <_sbrk+0x40>)
 8002d68:	6800      	ldr	r0, [r0, #0]
 8002d6a:	4403      	add	r3, r0
 8002d6c:	1a52      	subs	r2, r2, r1
 8002d6e:	4293      	cmp	r3, r2
 8002d70:	d806      	bhi.n	8002d80 <_sbrk+0x28>
    errno = ENOMEM;
    return (void *)-1;
  }

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;
 8002d72:	4a09      	ldr	r2, [pc, #36]	@ (8002d98 <_sbrk+0x40>)
 8002d74:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
}
 8002d76:	bd10      	pop	{r4, pc}
    __sbrk_heap_end = &_end;
 8002d78:	4807      	ldr	r0, [pc, #28]	@ (8002d98 <_sbrk+0x40>)
 8002d7a:	4c08      	ldr	r4, [pc, #32]	@ (8002d9c <_sbrk+0x44>)
 8002d7c:	6004      	str	r4, [r0, #0]
 8002d7e:	e7f2      	b.n	8002d66 <_sbrk+0xe>
    errno = ENOMEM;
 8002d80:	f00d f992 	bl	80100a8 <__errno>
 8002d84:	230c      	movs	r3, #12
 8002d86:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 8002d88:	f04f 30ff 	mov.w	r0, #4294967295
 8002d8c:	e7f3      	b.n	8002d76 <_sbrk+0x1e>
 8002d8e:	bf00      	nop
 8002d90:	2000c000 	.word	0x2000c000
 8002d94:	00000400 	.word	0x00000400
 8002d98:	20000448 	.word	0x20000448
 8002d9c:	20000848 	.word	0x20000848

08002da0 <SystemInit>:

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002da0:	4770      	bx	lr
	...

08002da4 <SystemCoreClockUpdate>:
#if defined(STM32F100xB) || defined(STM32F100xE)
  uint32_t prediv1factor = 0U;
#endif /* STM32F100xB or STM32F100xE */
    
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8002da4:	4b1f      	ldr	r3, [pc, #124]	@ (8002e24 <SystemCoreClockUpdate+0x80>)
 8002da6:	685b      	ldr	r3, [r3, #4]
 8002da8:	f003 030c 	and.w	r3, r3, #12
  
  switch (tmp)
 8002dac:	2b04      	cmp	r3, #4
 8002dae:	d011      	beq.n	8002dd4 <SystemCoreClockUpdate+0x30>
 8002db0:	2b08      	cmp	r3, #8
 8002db2:	d013      	beq.n	8002ddc <SystemCoreClockUpdate+0x38>
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	d131      	bne.n	8002e1c <SystemCoreClockUpdate+0x78>
  {
    case 0x00U:  /* HSI used as system clock */
      SystemCoreClock = HSI_VALUE;
 8002db8:	4b1b      	ldr	r3, [pc, #108]	@ (8002e28 <SystemCoreClockUpdate+0x84>)
 8002dba:	4a1c      	ldr	r2, [pc, #112]	@ (8002e2c <SystemCoreClockUpdate+0x88>)
 8002dbc:	601a      	str	r2, [r3, #0]
      break;
  }
  
  /* Compute HCLK clock frequency ----------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4U)];
 8002dbe:	4b19      	ldr	r3, [pc, #100]	@ (8002e24 <SystemCoreClockUpdate+0x80>)
 8002dc0:	685b      	ldr	r3, [r3, #4]
 8002dc2:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8002dc6:	4a1a      	ldr	r2, [pc, #104]	@ (8002e30 <SystemCoreClockUpdate+0x8c>)
 8002dc8:	5cd1      	ldrb	r1, [r2, r3]
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;  
 8002dca:	4a17      	ldr	r2, [pc, #92]	@ (8002e28 <SystemCoreClockUpdate+0x84>)
 8002dcc:	6813      	ldr	r3, [r2, #0]
 8002dce:	40cb      	lsrs	r3, r1
 8002dd0:	6013      	str	r3, [r2, #0]
}
 8002dd2:	4770      	bx	lr
      SystemCoreClock = HSE_VALUE;
 8002dd4:	4b14      	ldr	r3, [pc, #80]	@ (8002e28 <SystemCoreClockUpdate+0x84>)
 8002dd6:	4a15      	ldr	r2, [pc, #84]	@ (8002e2c <SystemCoreClockUpdate+0x88>)
 8002dd8:	601a      	str	r2, [r3, #0]
      break;
 8002dda:	e7f0      	b.n	8002dbe <SystemCoreClockUpdate+0x1a>
      pllmull = RCC->CFGR & RCC_CFGR_PLLMULL;
 8002ddc:	4a11      	ldr	r2, [pc, #68]	@ (8002e24 <SystemCoreClockUpdate+0x80>)
 8002dde:	6853      	ldr	r3, [r2, #4]
      pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 8002de0:	6852      	ldr	r2, [r2, #4]
      pllmull = ( pllmull >> 18U) + 2U;
 8002de2:	f3c3 4383 	ubfx	r3, r3, #18, #4
 8002de6:	3302      	adds	r3, #2
      if (pllsource == 0x00U)
 8002de8:	f412 3f80 	tst.w	r2, #65536	@ 0x10000
 8002dec:	d105      	bne.n	8002dfa <SystemCoreClockUpdate+0x56>
        SystemCoreClock = (HSI_VALUE >> 1U) * pllmull;
 8002dee:	4a11      	ldr	r2, [pc, #68]	@ (8002e34 <SystemCoreClockUpdate+0x90>)
 8002df0:	fb02 f303 	mul.w	r3, r2, r3
 8002df4:	4a0c      	ldr	r2, [pc, #48]	@ (8002e28 <SystemCoreClockUpdate+0x84>)
 8002df6:	6013      	str	r3, [r2, #0]
 8002df8:	e7e1      	b.n	8002dbe <SystemCoreClockUpdate+0x1a>
        if ((RCC->CFGR & RCC_CFGR_PLLXTPRE) != (uint32_t)RESET)
 8002dfa:	4a0a      	ldr	r2, [pc, #40]	@ (8002e24 <SystemCoreClockUpdate+0x80>)
 8002dfc:	6852      	ldr	r2, [r2, #4]
 8002dfe:	f412 3f00 	tst.w	r2, #131072	@ 0x20000
 8002e02:	d005      	beq.n	8002e10 <SystemCoreClockUpdate+0x6c>
          SystemCoreClock = (HSE_VALUE >> 1U) * pllmull;
 8002e04:	4a0b      	ldr	r2, [pc, #44]	@ (8002e34 <SystemCoreClockUpdate+0x90>)
 8002e06:	fb02 f303 	mul.w	r3, r2, r3
 8002e0a:	4a07      	ldr	r2, [pc, #28]	@ (8002e28 <SystemCoreClockUpdate+0x84>)
 8002e0c:	6013      	str	r3, [r2, #0]
 8002e0e:	e7d6      	b.n	8002dbe <SystemCoreClockUpdate+0x1a>
          SystemCoreClock = HSE_VALUE * pllmull;
 8002e10:	4a06      	ldr	r2, [pc, #24]	@ (8002e2c <SystemCoreClockUpdate+0x88>)
 8002e12:	fb02 f303 	mul.w	r3, r2, r3
 8002e16:	4a04      	ldr	r2, [pc, #16]	@ (8002e28 <SystemCoreClockUpdate+0x84>)
 8002e18:	6013      	str	r3, [r2, #0]
 8002e1a:	e7d0      	b.n	8002dbe <SystemCoreClockUpdate+0x1a>
      SystemCoreClock = HSI_VALUE;
 8002e1c:	4b02      	ldr	r3, [pc, #8]	@ (8002e28 <SystemCoreClockUpdate+0x84>)
 8002e1e:	4a03      	ldr	r2, [pc, #12]	@ (8002e2c <SystemCoreClockUpdate+0x88>)
 8002e20:	601a      	str	r2, [r3, #0]
      break;
 8002e22:	e7cc      	b.n	8002dbe <SystemCoreClockUpdate+0x1a>
 8002e24:	40021000 	.word	0x40021000
 8002e28:	20000010 	.word	0x20000010
 8002e2c:	007a1200 	.word	0x007a1200
 8002e30:	08013a10 	.word	0x08013a10
 8002e34:	003d0900 	.word	0x003d0900

08002e38 <MX_TIM2_Init>:
  HAL_TIM_MspPostInit(&htim1);

}
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8002e38:	b500      	push	{lr}
 8002e3a:	b08d      	sub	sp, #52	@ 0x34

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8002e3c:	2224      	movs	r2, #36	@ 0x24
 8002e3e:	2100      	movs	r1, #0
 8002e40:	a803      	add	r0, sp, #12
 8002e42:	f00d f83d 	bl	800fec0 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002e46:	2300      	movs	r3, #0
 8002e48:	9301      	str	r3, [sp, #4]
 8002e4a:	9302      	str	r3, [sp, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002e4c:	4812      	ldr	r0, [pc, #72]	@ (8002e98 <MX_TIM2_Init+0x60>)
 8002e4e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002e52:	6002      	str	r2, [r0, #0]
  htim2.Init.Prescaler = 0;
 8002e54:	6043      	str	r3, [r0, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002e56:	6083      	str	r3, [r0, #8]
  htim2.Init.Period = 65535;
 8002e58:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002e5c:	60c2      	str	r2, [r0, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002e5e:	6103      	str	r3, [r0, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002e60:	6183      	str	r3, [r0, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8002e62:	2303      	movs	r3, #3
 8002e64:	9303      	str	r3, [sp, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002e66:	2301      	movs	r3, #1
 8002e68:	9305      	str	r3, [sp, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
  sConfig.IC1Filter = 0;
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002e6a:	9309      	str	r3, [sp, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
  sConfig.IC2Filter = 0;
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8002e6c:	a903      	add	r1, sp, #12
 8002e6e:	f005 ffeb 	bl	8008e48 <HAL_TIM_Encoder_Init>
 8002e72:	b950      	cbnz	r0, 8002e8a <MX_TIM2_Init+0x52>
  {
    Error_Handler();
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002e74:	2300      	movs	r3, #0
 8002e76:	9301      	str	r3, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002e78:	9302      	str	r3, [sp, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002e7a:	a901      	add	r1, sp, #4
 8002e7c:	4806      	ldr	r0, [pc, #24]	@ (8002e98 <MX_TIM2_Init+0x60>)
 8002e7e:	f009 fd2f 	bl	800c8e0 <HAL_TIMEx_MasterConfigSynchronization>
 8002e82:	b928      	cbnz	r0, 8002e90 <MX_TIM2_Init+0x58>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002e84:	b00d      	add	sp, #52	@ 0x34
 8002e86:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8002e8a:	f7ff fde9 	bl	8002a60 <Error_Handler>
 8002e8e:	e7f1      	b.n	8002e74 <MX_TIM2_Init+0x3c>
    Error_Handler();
 8002e90:	f7ff fde6 	bl	8002a60 <Error_Handler>
}
 8002e94:	e7f6      	b.n	8002e84 <MX_TIM2_Init+0x4c>
 8002e96:	bf00      	nop
 8002e98:	2000056c 	.word	0x2000056c

08002e9c <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8002e9c:	b500      	push	{lr}
 8002e9e:	b08d      	sub	sp, #52	@ 0x34

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8002ea0:	2224      	movs	r2, #36	@ 0x24
 8002ea2:	2100      	movs	r1, #0
 8002ea4:	a803      	add	r0, sp, #12
 8002ea6:	f00d f80b 	bl	800fec0 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002eaa:	2300      	movs	r3, #0
 8002eac:	9301      	str	r3, [sp, #4]
 8002eae:	9302      	str	r3, [sp, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002eb0:	4811      	ldr	r0, [pc, #68]	@ (8002ef8 <MX_TIM3_Init+0x5c>)
 8002eb2:	4a12      	ldr	r2, [pc, #72]	@ (8002efc <MX_TIM3_Init+0x60>)
 8002eb4:	6002      	str	r2, [r0, #0]
  htim3.Init.Prescaler = 0;
 8002eb6:	6043      	str	r3, [r0, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002eb8:	6083      	str	r3, [r0, #8]
  htim3.Init.Period = 65535;
 8002eba:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002ebe:	60c2      	str	r2, [r0, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002ec0:	6103      	str	r3, [r0, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002ec2:	6183      	str	r3, [r0, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8002ec4:	2303      	movs	r3, #3
 8002ec6:	9303      	str	r3, [sp, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002ec8:	2301      	movs	r3, #1
 8002eca:	9305      	str	r3, [sp, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
  sConfig.IC1Filter = 0;
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002ecc:	9309      	str	r3, [sp, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
  sConfig.IC2Filter = 0;
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8002ece:	a903      	add	r1, sp, #12
 8002ed0:	f005 ffba 	bl	8008e48 <HAL_TIM_Encoder_Init>
 8002ed4:	b950      	cbnz	r0, 8002eec <MX_TIM3_Init+0x50>
  {
    Error_Handler();
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002ed6:	2300      	movs	r3, #0
 8002ed8:	9301      	str	r3, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002eda:	9302      	str	r3, [sp, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002edc:	a901      	add	r1, sp, #4
 8002ede:	4806      	ldr	r0, [pc, #24]	@ (8002ef8 <MX_TIM3_Init+0x5c>)
 8002ee0:	f009 fcfe 	bl	800c8e0 <HAL_TIMEx_MasterConfigSynchronization>
 8002ee4:	b928      	cbnz	r0, 8002ef2 <MX_TIM3_Init+0x56>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8002ee6:	b00d      	add	sp, #52	@ 0x34
 8002ee8:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8002eec:	f7ff fdb8 	bl	8002a60 <Error_Handler>
 8002ef0:	e7f1      	b.n	8002ed6 <MX_TIM3_Init+0x3a>
    Error_Handler();
 8002ef2:	f7ff fdb5 	bl	8002a60 <Error_Handler>
}
 8002ef6:	e7f6      	b.n	8002ee6 <MX_TIM3_Init+0x4a>
 8002ef8:	20000524 	.word	0x20000524
 8002efc:	40000400 	.word	0x40000400

08002f00 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8002f00:	b500      	push	{lr}
 8002f02:	b08d      	sub	sp, #52	@ 0x34

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8002f04:	2224      	movs	r2, #36	@ 0x24
 8002f06:	2100      	movs	r1, #0
 8002f08:	a803      	add	r0, sp, #12
 8002f0a:	f00c ffd9 	bl	800fec0 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002f0e:	2300      	movs	r3, #0
 8002f10:	9301      	str	r3, [sp, #4]
 8002f12:	9302      	str	r3, [sp, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8002f14:	4811      	ldr	r0, [pc, #68]	@ (8002f5c <MX_TIM4_Init+0x5c>)
 8002f16:	4a12      	ldr	r2, [pc, #72]	@ (8002f60 <MX_TIM4_Init+0x60>)
 8002f18:	6002      	str	r2, [r0, #0]
  htim4.Init.Prescaler = 0;
 8002f1a:	6043      	str	r3, [r0, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002f1c:	6083      	str	r3, [r0, #8]
  htim4.Init.Period = 65535;
 8002f1e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002f22:	60c2      	str	r2, [r0, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002f24:	6103      	str	r3, [r0, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002f26:	6183      	str	r3, [r0, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8002f28:	2303      	movs	r3, #3
 8002f2a:	9303      	str	r3, [sp, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002f2c:	2301      	movs	r3, #1
 8002f2e:	9305      	str	r3, [sp, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
  sConfig.IC1Filter = 0;
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002f30:	9309      	str	r3, [sp, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
  sConfig.IC2Filter = 0;
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8002f32:	a903      	add	r1, sp, #12
 8002f34:	f005 ff88 	bl	8008e48 <HAL_TIM_Encoder_Init>
 8002f38:	b950      	cbnz	r0, 8002f50 <MX_TIM4_Init+0x50>
  {
    Error_Handler();
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002f3a:	2300      	movs	r3, #0
 8002f3c:	9301      	str	r3, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002f3e:	9302      	str	r3, [sp, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002f40:	a901      	add	r1, sp, #4
 8002f42:	4806      	ldr	r0, [pc, #24]	@ (8002f5c <MX_TIM4_Init+0x5c>)
 8002f44:	f009 fccc 	bl	800c8e0 <HAL_TIMEx_MasterConfigSynchronization>
 8002f48:	b928      	cbnz	r0, 8002f56 <MX_TIM4_Init+0x56>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8002f4a:	b00d      	add	sp, #52	@ 0x34
 8002f4c:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8002f50:	f7ff fd86 	bl	8002a60 <Error_Handler>
 8002f54:	e7f1      	b.n	8002f3a <MX_TIM4_Init+0x3a>
    Error_Handler();
 8002f56:	f7ff fd83 	bl	8002a60 <Error_Handler>
}
 8002f5a:	e7f6      	b.n	8002f4a <MX_TIM4_Init+0x4a>
 8002f5c:	200004dc 	.word	0x200004dc
 8002f60:	40000800 	.word	0x40000800

08002f64 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8002f64:	b500      	push	{lr}
 8002f66:	b08d      	sub	sp, #52	@ 0x34

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8002f68:	2224      	movs	r2, #36	@ 0x24
 8002f6a:	2100      	movs	r1, #0
 8002f6c:	a803      	add	r0, sp, #12
 8002f6e:	f00c ffa7 	bl	800fec0 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002f72:	2300      	movs	r3, #0
 8002f74:	9301      	str	r3, [sp, #4]
 8002f76:	9302      	str	r3, [sp, #8]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8002f78:	4811      	ldr	r0, [pc, #68]	@ (8002fc0 <MX_TIM5_Init+0x5c>)
 8002f7a:	4a12      	ldr	r2, [pc, #72]	@ (8002fc4 <MX_TIM5_Init+0x60>)
 8002f7c:	6002      	str	r2, [r0, #0]
  htim5.Init.Prescaler = 0;
 8002f7e:	6043      	str	r3, [r0, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002f80:	6083      	str	r3, [r0, #8]
  htim5.Init.Period = 65535;
 8002f82:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002f86:	60c2      	str	r2, [r0, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002f88:	6103      	str	r3, [r0, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002f8a:	6183      	str	r3, [r0, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8002f8c:	2303      	movs	r3, #3
 8002f8e:	9303      	str	r3, [sp, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002f90:	2301      	movs	r3, #1
 8002f92:	9305      	str	r3, [sp, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
  sConfig.IC1Filter = 0;
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002f94:	9309      	str	r3, [sp, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
  sConfig.IC2Filter = 0;
  if (HAL_TIM_Encoder_Init(&htim5, &sConfig) != HAL_OK)
 8002f96:	a903      	add	r1, sp, #12
 8002f98:	f005 ff56 	bl	8008e48 <HAL_TIM_Encoder_Init>
 8002f9c:	b950      	cbnz	r0, 8002fb4 <MX_TIM5_Init+0x50>
  {
    Error_Handler();
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002f9e:	2300      	movs	r3, #0
 8002fa0:	9301      	str	r3, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002fa2:	9302      	str	r3, [sp, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8002fa4:	a901      	add	r1, sp, #4
 8002fa6:	4806      	ldr	r0, [pc, #24]	@ (8002fc0 <MX_TIM5_Init+0x5c>)
 8002fa8:	f009 fc9a 	bl	800c8e0 <HAL_TIMEx_MasterConfigSynchronization>
 8002fac:	b928      	cbnz	r0, 8002fba <MX_TIM5_Init+0x56>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8002fae:	b00d      	add	sp, #52	@ 0x34
 8002fb0:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8002fb4:	f7ff fd54 	bl	8002a60 <Error_Handler>
 8002fb8:	e7f1      	b.n	8002f9e <MX_TIM5_Init+0x3a>
    Error_Handler();
 8002fba:	f7ff fd51 	bl	8002a60 <Error_Handler>
}
 8002fbe:	e7f6      	b.n	8002fae <MX_TIM5_Init+0x4a>
 8002fc0:	20000494 	.word	0x20000494
 8002fc4:	40000c00 	.word	0x40000c00

08002fc8 <HAL_TIM_Base_MspInit>:
  HAL_TIM_MspPostInit(&htim8);

}

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002fc8:	b082      	sub	sp, #8

  if(tim_baseHandle->Instance==TIM1)
 8002fca:	6803      	ldr	r3, [r0, #0]
 8002fcc:	4a0e      	ldr	r2, [pc, #56]	@ (8003008 <HAL_TIM_Base_MspInit+0x40>)
 8002fce:	4293      	cmp	r3, r2
 8002fd0:	d004      	beq.n	8002fdc <HAL_TIM_Base_MspInit+0x14>
    __HAL_RCC_TIM1_CLK_ENABLE();
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
  else if(tim_baseHandle->Instance==TIM8)
 8002fd2:	4a0e      	ldr	r2, [pc, #56]	@ (800300c <HAL_TIM_Base_MspInit+0x44>)
 8002fd4:	4293      	cmp	r3, r2
 8002fd6:	d00c      	beq.n	8002ff2 <HAL_TIM_Base_MspInit+0x2a>
    __HAL_RCC_TIM8_CLK_ENABLE();
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }
}
 8002fd8:	b002      	add	sp, #8
 8002fda:	4770      	bx	lr
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002fdc:	4b0c      	ldr	r3, [pc, #48]	@ (8003010 <HAL_TIM_Base_MspInit+0x48>)
 8002fde:	699a      	ldr	r2, [r3, #24]
 8002fe0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002fe4:	619a      	str	r2, [r3, #24]
 8002fe6:	699b      	ldr	r3, [r3, #24]
 8002fe8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002fec:	9300      	str	r3, [sp, #0]
 8002fee:	9b00      	ldr	r3, [sp, #0]
 8002ff0:	e7f2      	b.n	8002fd8 <HAL_TIM_Base_MspInit+0x10>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8002ff2:	4b07      	ldr	r3, [pc, #28]	@ (8003010 <HAL_TIM_Base_MspInit+0x48>)
 8002ff4:	699a      	ldr	r2, [r3, #24]
 8002ff6:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002ffa:	619a      	str	r2, [r3, #24]
 8002ffc:	699b      	ldr	r3, [r3, #24]
 8002ffe:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003002:	9301      	str	r3, [sp, #4]
 8003004:	9b01      	ldr	r3, [sp, #4]
}
 8003006:	e7e7      	b.n	8002fd8 <HAL_TIM_Base_MspInit+0x10>
 8003008:	40012c00 	.word	0x40012c00
 800300c:	40013400 	.word	0x40013400
 8003010:	40021000 	.word	0x40021000

08003014 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8003014:	b500      	push	{lr}
 8003016:	b08f      	sub	sp, #60	@ 0x3c

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003018:	2300      	movs	r3, #0
 800301a:	930a      	str	r3, [sp, #40]	@ 0x28
 800301c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800301e:	930c      	str	r3, [sp, #48]	@ 0x30
 8003020:	930d      	str	r3, [sp, #52]	@ 0x34
  if(tim_encoderHandle->Instance==TIM2)
 8003022:	6803      	ldr	r3, [r0, #0]
 8003024:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003028:	d00b      	beq.n	8003042 <HAL_TIM_Encoder_MspInit+0x2e>

  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
  else if(tim_encoderHandle->Instance==TIM3)
 800302a:	4a4b      	ldr	r2, [pc, #300]	@ (8003158 <HAL_TIM_Encoder_MspInit+0x144>)
 800302c:	4293      	cmp	r3, r2
 800302e:	d03f      	beq.n	80030b0 <HAL_TIM_Encoder_MspInit+0x9c>

  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
  else if(tim_encoderHandle->Instance==TIM4)
 8003030:	4a4a      	ldr	r2, [pc, #296]	@ (800315c <HAL_TIM_Encoder_MspInit+0x148>)
 8003032:	4293      	cmp	r3, r2
 8003034:	d058      	beq.n	80030e8 <HAL_TIM_Encoder_MspInit+0xd4>

  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
  else if(tim_encoderHandle->Instance==TIM5)
 8003036:	4a4a      	ldr	r2, [pc, #296]	@ (8003160 <HAL_TIM_Encoder_MspInit+0x14c>)
 8003038:	4293      	cmp	r3, r2
 800303a:	d071      	beq.n	8003120 <HAL_TIM_Encoder_MspInit+0x10c>

  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }
}
 800303c:	b00f      	add	sp, #60	@ 0x3c
 800303e:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003042:	f503 3304 	add.w	r3, r3, #135168	@ 0x21000
 8003046:	69da      	ldr	r2, [r3, #28]
 8003048:	f042 0201 	orr.w	r2, r2, #1
 800304c:	61da      	str	r2, [r3, #28]
 800304e:	69da      	ldr	r2, [r3, #28]
 8003050:	f002 0201 	and.w	r2, r2, #1
 8003054:	9201      	str	r2, [sp, #4]
 8003056:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003058:	699a      	ldr	r2, [r3, #24]
 800305a:	f042 0204 	orr.w	r2, r2, #4
 800305e:	619a      	str	r2, [r3, #24]
 8003060:	699a      	ldr	r2, [r3, #24]
 8003062:	f002 0204 	and.w	r2, r2, #4
 8003066:	9202      	str	r2, [sp, #8]
 8003068:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800306a:	699a      	ldr	r2, [r3, #24]
 800306c:	f042 0208 	orr.w	r2, r2, #8
 8003070:	619a      	str	r2, [r3, #24]
 8003072:	699b      	ldr	r3, [r3, #24]
 8003074:	f003 0308 	and.w	r3, r3, #8
 8003078:	9303      	str	r3, [sp, #12]
 800307a:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 800307c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003080:	930a      	str	r3, [sp, #40]	@ 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003082:	a90a      	add	r1, sp, #40	@ 0x28
 8003084:	4837      	ldr	r0, [pc, #220]	@ (8003164 <HAL_TIM_Encoder_MspInit+0x150>)
 8003086:	f002 f985 	bl	8005394 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800308a:	2308      	movs	r3, #8
 800308c:	930a      	str	r3, [sp, #40]	@ 0x28
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800308e:	2300      	movs	r3, #0
 8003090:	930b      	str	r3, [sp, #44]	@ 0x2c
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003092:	930c      	str	r3, [sp, #48]	@ 0x30
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003094:	a90a      	add	r1, sp, #40	@ 0x28
 8003096:	4834      	ldr	r0, [pc, #208]	@ (8003168 <HAL_TIM_Encoder_MspInit+0x154>)
 8003098:	f002 f97c 	bl	8005394 <HAL_GPIO_Init>
    __HAL_AFIO_REMAP_TIM2_PARTIAL_1();
 800309c:	4a33      	ldr	r2, [pc, #204]	@ (800316c <HAL_TIM_Encoder_MspInit+0x158>)
 800309e:	6853      	ldr	r3, [r2, #4]
 80030a0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80030a4:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 80030a8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80030ac:	6053      	str	r3, [r2, #4]
 80030ae:	e7c5      	b.n	800303c <HAL_TIM_Encoder_MspInit+0x28>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80030b0:	4b2f      	ldr	r3, [pc, #188]	@ (8003170 <HAL_TIM_Encoder_MspInit+0x15c>)
 80030b2:	69da      	ldr	r2, [r3, #28]
 80030b4:	f042 0202 	orr.w	r2, r2, #2
 80030b8:	61da      	str	r2, [r3, #28]
 80030ba:	69da      	ldr	r2, [r3, #28]
 80030bc:	f002 0202 	and.w	r2, r2, #2
 80030c0:	9204      	str	r2, [sp, #16]
 80030c2:	9a04      	ldr	r2, [sp, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80030c4:	699a      	ldr	r2, [r3, #24]
 80030c6:	f042 0204 	orr.w	r2, r2, #4
 80030ca:	619a      	str	r2, [r3, #24]
 80030cc:	699b      	ldr	r3, [r3, #24]
 80030ce:	f003 0304 	and.w	r3, r3, #4
 80030d2:	9305      	str	r3, [sp, #20]
 80030d4:	9b05      	ldr	r3, [sp, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80030d6:	23c0      	movs	r3, #192	@ 0xc0
 80030d8:	930a      	str	r3, [sp, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80030da:	2301      	movs	r3, #1
 80030dc:	930c      	str	r3, [sp, #48]	@ 0x30
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80030de:	a90a      	add	r1, sp, #40	@ 0x28
 80030e0:	4820      	ldr	r0, [pc, #128]	@ (8003164 <HAL_TIM_Encoder_MspInit+0x150>)
 80030e2:	f002 f957 	bl	8005394 <HAL_GPIO_Init>
 80030e6:	e7a9      	b.n	800303c <HAL_TIM_Encoder_MspInit+0x28>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80030e8:	4b21      	ldr	r3, [pc, #132]	@ (8003170 <HAL_TIM_Encoder_MspInit+0x15c>)
 80030ea:	69da      	ldr	r2, [r3, #28]
 80030ec:	f042 0204 	orr.w	r2, r2, #4
 80030f0:	61da      	str	r2, [r3, #28]
 80030f2:	69da      	ldr	r2, [r3, #28]
 80030f4:	f002 0204 	and.w	r2, r2, #4
 80030f8:	9206      	str	r2, [sp, #24]
 80030fa:	9a06      	ldr	r2, [sp, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80030fc:	699a      	ldr	r2, [r3, #24]
 80030fe:	f042 0208 	orr.w	r2, r2, #8
 8003102:	619a      	str	r2, [r3, #24]
 8003104:	699b      	ldr	r3, [r3, #24]
 8003106:	f003 0308 	and.w	r3, r3, #8
 800310a:	9307      	str	r3, [sp, #28]
 800310c:	9b07      	ldr	r3, [sp, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800310e:	23c0      	movs	r3, #192	@ 0xc0
 8003110:	930a      	str	r3, [sp, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003112:	2301      	movs	r3, #1
 8003114:	930c      	str	r3, [sp, #48]	@ 0x30
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003116:	a90a      	add	r1, sp, #40	@ 0x28
 8003118:	4813      	ldr	r0, [pc, #76]	@ (8003168 <HAL_TIM_Encoder_MspInit+0x154>)
 800311a:	f002 f93b 	bl	8005394 <HAL_GPIO_Init>
 800311e:	e78d      	b.n	800303c <HAL_TIM_Encoder_MspInit+0x28>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8003120:	4b13      	ldr	r3, [pc, #76]	@ (8003170 <HAL_TIM_Encoder_MspInit+0x15c>)
 8003122:	69da      	ldr	r2, [r3, #28]
 8003124:	f042 0208 	orr.w	r2, r2, #8
 8003128:	61da      	str	r2, [r3, #28]
 800312a:	69da      	ldr	r2, [r3, #28]
 800312c:	f002 0208 	and.w	r2, r2, #8
 8003130:	9208      	str	r2, [sp, #32]
 8003132:	9a08      	ldr	r2, [sp, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003134:	699a      	ldr	r2, [r3, #24]
 8003136:	f042 0204 	orr.w	r2, r2, #4
 800313a:	619a      	str	r2, [r3, #24]
 800313c:	699b      	ldr	r3, [r3, #24]
 800313e:	f003 0304 	and.w	r3, r3, #4
 8003142:	9309      	str	r3, [sp, #36]	@ 0x24
 8003144:	9b09      	ldr	r3, [sp, #36]	@ 0x24
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8003146:	2303      	movs	r3, #3
 8003148:	930a      	str	r3, [sp, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800314a:	2301      	movs	r3, #1
 800314c:	930c      	str	r3, [sp, #48]	@ 0x30
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800314e:	a90a      	add	r1, sp, #40	@ 0x28
 8003150:	4804      	ldr	r0, [pc, #16]	@ (8003164 <HAL_TIM_Encoder_MspInit+0x150>)
 8003152:	f002 f91f 	bl	8005394 <HAL_GPIO_Init>
}
 8003156:	e771      	b.n	800303c <HAL_TIM_Encoder_MspInit+0x28>
 8003158:	40000400 	.word	0x40000400
 800315c:	40000800 	.word	0x40000800
 8003160:	40000c00 	.word	0x40000c00
 8003164:	40010800 	.word	0x40010800
 8003168:	40010c00 	.word	0x40010c00
 800316c:	40010000 	.word	0x40010000
 8003170:	40021000 	.word	0x40021000

08003174 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8003174:	b510      	push	{r4, lr}
 8003176:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003178:	2300      	movs	r3, #0
 800317a:	9304      	str	r3, [sp, #16]
 800317c:	9305      	str	r3, [sp, #20]
 800317e:	9306      	str	r3, [sp, #24]
 8003180:	9307      	str	r3, [sp, #28]
  if(timHandle->Instance==TIM1)
 8003182:	6803      	ldr	r3, [r0, #0]
 8003184:	4a25      	ldr	r2, [pc, #148]	@ (800321c <HAL_TIM_MspPostInit+0xa8>)
 8003186:	4293      	cmp	r3, r2
 8003188:	d004      	beq.n	8003194 <HAL_TIM_MspPostInit+0x20>

  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }
  else if(timHandle->Instance==TIM8)
 800318a:	4a25      	ldr	r2, [pc, #148]	@ (8003220 <HAL_TIM_MspPostInit+0xac>)
 800318c:	4293      	cmp	r3, r2
 800318e:	d030      	beq.n	80031f2 <HAL_TIM_MspPostInit+0x7e>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 8003190:	b008      	add	sp, #32
 8003192:	bd10      	pop	{r4, pc}
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003194:	4b23      	ldr	r3, [pc, #140]	@ (8003224 <HAL_TIM_MspPostInit+0xb0>)
 8003196:	699a      	ldr	r2, [r3, #24]
 8003198:	f042 0208 	orr.w	r2, r2, #8
 800319c:	619a      	str	r2, [r3, #24]
 800319e:	699a      	ldr	r2, [r3, #24]
 80031a0:	f002 0208 	and.w	r2, r2, #8
 80031a4:	9201      	str	r2, [sp, #4]
 80031a6:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80031a8:	699a      	ldr	r2, [r3, #24]
 80031aa:	f042 0204 	orr.w	r2, r2, #4
 80031ae:	619a      	str	r2, [r3, #24]
 80031b0:	699b      	ldr	r3, [r3, #24]
 80031b2:	f003 0304 	and.w	r3, r3, #4
 80031b6:	9302      	str	r3, [sp, #8]
 80031b8:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80031ba:	2303      	movs	r3, #3
 80031bc:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80031be:	2402      	movs	r4, #2
 80031c0:	9405      	str	r4, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80031c2:	9407      	str	r4, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80031c4:	a904      	add	r1, sp, #16
 80031c6:	4818      	ldr	r0, [pc, #96]	@ (8003228 <HAL_TIM_MspPostInit+0xb4>)
 80031c8:	f002 f8e4 	bl	8005394 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_11;
 80031cc:	f44f 6310 	mov.w	r3, #2304	@ 0x900
 80031d0:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80031d2:	9405      	str	r4, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80031d4:	9407      	str	r4, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80031d6:	a904      	add	r1, sp, #16
 80031d8:	4814      	ldr	r0, [pc, #80]	@ (800322c <HAL_TIM_MspPostInit+0xb8>)
 80031da:	f002 f8db 	bl	8005394 <HAL_GPIO_Init>
    __HAL_AFIO_REMAP_TIM1_PARTIAL();
 80031de:	4a14      	ldr	r2, [pc, #80]	@ (8003230 <HAL_TIM_MspPostInit+0xbc>)
 80031e0:	6853      	ldr	r3, [r2, #4]
 80031e2:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80031e6:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 80031ea:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80031ee:	6053      	str	r3, [r2, #4]
 80031f0:	e7ce      	b.n	8003190 <HAL_TIM_MspPostInit+0x1c>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80031f2:	4b0c      	ldr	r3, [pc, #48]	@ (8003224 <HAL_TIM_MspPostInit+0xb0>)
 80031f4:	699a      	ldr	r2, [r3, #24]
 80031f6:	f042 0210 	orr.w	r2, r2, #16
 80031fa:	619a      	str	r2, [r3, #24]
 80031fc:	699b      	ldr	r3, [r3, #24]
 80031fe:	f003 0310 	and.w	r3, r3, #16
 8003202:	9303      	str	r3, [sp, #12]
 8003204:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 8003206:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 800320a:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800320c:	2302      	movs	r3, #2
 800320e:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003210:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003212:	a904      	add	r1, sp, #16
 8003214:	4807      	ldr	r0, [pc, #28]	@ (8003234 <HAL_TIM_MspPostInit+0xc0>)
 8003216:	f002 f8bd 	bl	8005394 <HAL_GPIO_Init>
}
 800321a:	e7b9      	b.n	8003190 <HAL_TIM_MspPostInit+0x1c>
 800321c:	40012c00 	.word	0x40012c00
 8003220:	40013400 	.word	0x40013400
 8003224:	40021000 	.word	0x40021000
 8003228:	40010c00 	.word	0x40010c00
 800322c:	40010800 	.word	0x40010800
 8003230:	40010000 	.word	0x40010000
 8003234:	40011000 	.word	0x40011000

08003238 <MX_TIM1_Init>:
{
 8003238:	b510      	push	{r4, lr}
 800323a:	b096      	sub	sp, #88	@ 0x58
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800323c:	2400      	movs	r4, #0
 800323e:	9412      	str	r4, [sp, #72]	@ 0x48
 8003240:	9413      	str	r4, [sp, #76]	@ 0x4c
 8003242:	9414      	str	r4, [sp, #80]	@ 0x50
 8003244:	9415      	str	r4, [sp, #84]	@ 0x54
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003246:	9410      	str	r4, [sp, #64]	@ 0x40
 8003248:	9411      	str	r4, [sp, #68]	@ 0x44
  TIM_OC_InitTypeDef sConfigOC = {0};
 800324a:	9409      	str	r4, [sp, #36]	@ 0x24
 800324c:	940a      	str	r4, [sp, #40]	@ 0x28
 800324e:	940b      	str	r4, [sp, #44]	@ 0x2c
 8003250:	940c      	str	r4, [sp, #48]	@ 0x30
 8003252:	940d      	str	r4, [sp, #52]	@ 0x34
 8003254:	940e      	str	r4, [sp, #56]	@ 0x38
 8003256:	940f      	str	r4, [sp, #60]	@ 0x3c
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8003258:	2220      	movs	r2, #32
 800325a:	4621      	mov	r1, r4
 800325c:	a801      	add	r0, sp, #4
 800325e:	f00c fe2f 	bl	800fec0 <memset>
  htim1.Instance = TIM1;
 8003262:	483b      	ldr	r0, [pc, #236]	@ (8003350 <MX_TIM1_Init+0x118>)
 8003264:	4b3b      	ldr	r3, [pc, #236]	@ (8003354 <MX_TIM1_Init+0x11c>)
 8003266:	6003      	str	r3, [r0, #0]
  htim1.Init.Prescaler = 0;
 8003268:	6044      	str	r4, [r0, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800326a:	6084      	str	r4, [r0, #8]
  htim1.Init.Period = 3600-1;
 800326c:	f640 630f 	movw	r3, #3599	@ 0xe0f
 8003270:	60c3      	str	r3, [r0, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003272:	6104      	str	r4, [r0, #16]
  htim1.Init.RepetitionCounter = 0;
 8003274:	6144      	str	r4, [r0, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8003276:	2380      	movs	r3, #128	@ 0x80
 8003278:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800327a:	f005 fd07 	bl	8008c8c <HAL_TIM_Base_Init>
 800327e:	2800      	cmp	r0, #0
 8003280:	d14b      	bne.n	800331a <MX_TIM1_Init+0xe2>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003282:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003286:	9312      	str	r3, [sp, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8003288:	a912      	add	r1, sp, #72	@ 0x48
 800328a:	4831      	ldr	r0, [pc, #196]	@ (8003350 <MX_TIM1_Init+0x118>)
 800328c:	f006 f8b0 	bl	80093f0 <HAL_TIM_ConfigClockSource>
 8003290:	2800      	cmp	r0, #0
 8003292:	d145      	bne.n	8003320 <MX_TIM1_Init+0xe8>
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8003294:	482e      	ldr	r0, [pc, #184]	@ (8003350 <MX_TIM1_Init+0x118>)
 8003296:	f005 fd51 	bl	8008d3c <HAL_TIM_PWM_Init>
 800329a:	2800      	cmp	r0, #0
 800329c:	d143      	bne.n	8003326 <MX_TIM1_Init+0xee>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800329e:	2300      	movs	r3, #0
 80032a0:	9310      	str	r3, [sp, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80032a2:	9311      	str	r3, [sp, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80032a4:	a910      	add	r1, sp, #64	@ 0x40
 80032a6:	482a      	ldr	r0, [pc, #168]	@ (8003350 <MX_TIM1_Init+0x118>)
 80032a8:	f009 fb1a 	bl	800c8e0 <HAL_TIMEx_MasterConfigSynchronization>
 80032ac:	2800      	cmp	r0, #0
 80032ae:	d13d      	bne.n	800332c <MX_TIM1_Init+0xf4>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80032b0:	2360      	movs	r3, #96	@ 0x60
 80032b2:	9309      	str	r3, [sp, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 80032b4:	2200      	movs	r2, #0
 80032b6:	920a      	str	r2, [sp, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80032b8:	920b      	str	r2, [sp, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80032ba:	920c      	str	r2, [sp, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80032bc:	920d      	str	r2, [sp, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80032be:	920e      	str	r2, [sp, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80032c0:	920f      	str	r2, [sp, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80032c2:	a909      	add	r1, sp, #36	@ 0x24
 80032c4:	4822      	ldr	r0, [pc, #136]	@ (8003350 <MX_TIM1_Init+0x118>)
 80032c6:	f005 fe82 	bl	8008fce <HAL_TIM_PWM_ConfigChannel>
 80032ca:	2800      	cmp	r0, #0
 80032cc:	d131      	bne.n	8003332 <MX_TIM1_Init+0xfa>
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80032ce:	2204      	movs	r2, #4
 80032d0:	a909      	add	r1, sp, #36	@ 0x24
 80032d2:	481f      	ldr	r0, [pc, #124]	@ (8003350 <MX_TIM1_Init+0x118>)
 80032d4:	f005 fe7b 	bl	8008fce <HAL_TIM_PWM_ConfigChannel>
 80032d8:	bb70      	cbnz	r0, 8003338 <MX_TIM1_Init+0x100>
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80032da:	2208      	movs	r2, #8
 80032dc:	a909      	add	r1, sp, #36	@ 0x24
 80032de:	481c      	ldr	r0, [pc, #112]	@ (8003350 <MX_TIM1_Init+0x118>)
 80032e0:	f005 fe75 	bl	8008fce <HAL_TIM_PWM_ConfigChannel>
 80032e4:	bb58      	cbnz	r0, 800333e <MX_TIM1_Init+0x106>
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80032e6:	220c      	movs	r2, #12
 80032e8:	a909      	add	r1, sp, #36	@ 0x24
 80032ea:	4819      	ldr	r0, [pc, #100]	@ (8003350 <MX_TIM1_Init+0x118>)
 80032ec:	f005 fe6f 	bl	8008fce <HAL_TIM_PWM_ConfigChannel>
 80032f0:	bb40      	cbnz	r0, 8003344 <MX_TIM1_Init+0x10c>
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80032f2:	2300      	movs	r3, #0
 80032f4:	9301      	str	r3, [sp, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80032f6:	9302      	str	r3, [sp, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80032f8:	9303      	str	r3, [sp, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80032fa:	9304      	str	r3, [sp, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80032fc:	9305      	str	r3, [sp, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80032fe:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003302:	9206      	str	r2, [sp, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8003304:	9308      	str	r3, [sp, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8003306:	a901      	add	r1, sp, #4
 8003308:	4811      	ldr	r0, [pc, #68]	@ (8003350 <MX_TIM1_Init+0x118>)
 800330a:	f009 fb27 	bl	800c95c <HAL_TIMEx_ConfigBreakDeadTime>
 800330e:	b9e0      	cbnz	r0, 800334a <MX_TIM1_Init+0x112>
  HAL_TIM_MspPostInit(&htim1);
 8003310:	480f      	ldr	r0, [pc, #60]	@ (8003350 <MX_TIM1_Init+0x118>)
 8003312:	f7ff ff2f 	bl	8003174 <HAL_TIM_MspPostInit>
}
 8003316:	b016      	add	sp, #88	@ 0x58
 8003318:	bd10      	pop	{r4, pc}
    Error_Handler();
 800331a:	f7ff fba1 	bl	8002a60 <Error_Handler>
 800331e:	e7b0      	b.n	8003282 <MX_TIM1_Init+0x4a>
    Error_Handler();
 8003320:	f7ff fb9e 	bl	8002a60 <Error_Handler>
 8003324:	e7b6      	b.n	8003294 <MX_TIM1_Init+0x5c>
    Error_Handler();
 8003326:	f7ff fb9b 	bl	8002a60 <Error_Handler>
 800332a:	e7b8      	b.n	800329e <MX_TIM1_Init+0x66>
    Error_Handler();
 800332c:	f7ff fb98 	bl	8002a60 <Error_Handler>
 8003330:	e7be      	b.n	80032b0 <MX_TIM1_Init+0x78>
    Error_Handler();
 8003332:	f7ff fb95 	bl	8002a60 <Error_Handler>
 8003336:	e7ca      	b.n	80032ce <MX_TIM1_Init+0x96>
    Error_Handler();
 8003338:	f7ff fb92 	bl	8002a60 <Error_Handler>
 800333c:	e7cd      	b.n	80032da <MX_TIM1_Init+0xa2>
    Error_Handler();
 800333e:	f7ff fb8f 	bl	8002a60 <Error_Handler>
 8003342:	e7d0      	b.n	80032e6 <MX_TIM1_Init+0xae>
    Error_Handler();
 8003344:	f7ff fb8c 	bl	8002a60 <Error_Handler>
 8003348:	e7d3      	b.n	80032f2 <MX_TIM1_Init+0xba>
    Error_Handler();
 800334a:	f7ff fb89 	bl	8002a60 <Error_Handler>
 800334e:	e7df      	b.n	8003310 <MX_TIM1_Init+0xd8>
 8003350:	200005b4 	.word	0x200005b4
 8003354:	40012c00 	.word	0x40012c00

08003358 <MX_TIM8_Init>:
{
 8003358:	b510      	push	{r4, lr}
 800335a:	b096      	sub	sp, #88	@ 0x58
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800335c:	2400      	movs	r4, #0
 800335e:	9412      	str	r4, [sp, #72]	@ 0x48
 8003360:	9413      	str	r4, [sp, #76]	@ 0x4c
 8003362:	9414      	str	r4, [sp, #80]	@ 0x50
 8003364:	9415      	str	r4, [sp, #84]	@ 0x54
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003366:	9410      	str	r4, [sp, #64]	@ 0x40
 8003368:	9411      	str	r4, [sp, #68]	@ 0x44
  TIM_OC_InitTypeDef sConfigOC = {0};
 800336a:	9409      	str	r4, [sp, #36]	@ 0x24
 800336c:	940a      	str	r4, [sp, #40]	@ 0x28
 800336e:	940b      	str	r4, [sp, #44]	@ 0x2c
 8003370:	940c      	str	r4, [sp, #48]	@ 0x30
 8003372:	940d      	str	r4, [sp, #52]	@ 0x34
 8003374:	940e      	str	r4, [sp, #56]	@ 0x38
 8003376:	940f      	str	r4, [sp, #60]	@ 0x3c
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8003378:	2220      	movs	r2, #32
 800337a:	4621      	mov	r1, r4
 800337c:	a801      	add	r0, sp, #4
 800337e:	f00c fd9f 	bl	800fec0 <memset>
  htim8.Instance = TIM8;
 8003382:	483b      	ldr	r0, [pc, #236]	@ (8003470 <MX_TIM8_Init+0x118>)
 8003384:	4b3b      	ldr	r3, [pc, #236]	@ (8003474 <MX_TIM8_Init+0x11c>)
 8003386:	6003      	str	r3, [r0, #0]
  htim8.Init.Prescaler = 0;
 8003388:	6044      	str	r4, [r0, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 800338a:	6084      	str	r4, [r0, #8]
  htim8.Init.Period = 3600-1;
 800338c:	f640 630f 	movw	r3, #3599	@ 0xe0f
 8003390:	60c3      	str	r3, [r0, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003392:	6104      	str	r4, [r0, #16]
  htim8.Init.RepetitionCounter = 0;
 8003394:	6144      	str	r4, [r0, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8003396:	2380      	movs	r3, #128	@ 0x80
 8003398:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 800339a:	f005 fc77 	bl	8008c8c <HAL_TIM_Base_Init>
 800339e:	2800      	cmp	r0, #0
 80033a0:	d14b      	bne.n	800343a <MX_TIM8_Init+0xe2>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80033a2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80033a6:	9312      	str	r3, [sp, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 80033a8:	a912      	add	r1, sp, #72	@ 0x48
 80033aa:	4831      	ldr	r0, [pc, #196]	@ (8003470 <MX_TIM8_Init+0x118>)
 80033ac:	f006 f820 	bl	80093f0 <HAL_TIM_ConfigClockSource>
 80033b0:	2800      	cmp	r0, #0
 80033b2:	d145      	bne.n	8003440 <MX_TIM8_Init+0xe8>
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 80033b4:	482e      	ldr	r0, [pc, #184]	@ (8003470 <MX_TIM8_Init+0x118>)
 80033b6:	f005 fcc1 	bl	8008d3c <HAL_TIM_PWM_Init>
 80033ba:	2800      	cmp	r0, #0
 80033bc:	d143      	bne.n	8003446 <MX_TIM8_Init+0xee>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80033be:	2300      	movs	r3, #0
 80033c0:	9310      	str	r3, [sp, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80033c2:	9311      	str	r3, [sp, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 80033c4:	a910      	add	r1, sp, #64	@ 0x40
 80033c6:	482a      	ldr	r0, [pc, #168]	@ (8003470 <MX_TIM8_Init+0x118>)
 80033c8:	f009 fa8a 	bl	800c8e0 <HAL_TIMEx_MasterConfigSynchronization>
 80033cc:	2800      	cmp	r0, #0
 80033ce:	d13d      	bne.n	800344c <MX_TIM8_Init+0xf4>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80033d0:	2360      	movs	r3, #96	@ 0x60
 80033d2:	9309      	str	r3, [sp, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 80033d4:	2200      	movs	r2, #0
 80033d6:	920a      	str	r2, [sp, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80033d8:	920b      	str	r2, [sp, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80033da:	920c      	str	r2, [sp, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80033dc:	920d      	str	r2, [sp, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80033de:	920e      	str	r2, [sp, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80033e0:	920f      	str	r2, [sp, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80033e2:	a909      	add	r1, sp, #36	@ 0x24
 80033e4:	4822      	ldr	r0, [pc, #136]	@ (8003470 <MX_TIM8_Init+0x118>)
 80033e6:	f005 fdf2 	bl	8008fce <HAL_TIM_PWM_ConfigChannel>
 80033ea:	2800      	cmp	r0, #0
 80033ec:	d131      	bne.n	8003452 <MX_TIM8_Init+0xfa>
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80033ee:	2204      	movs	r2, #4
 80033f0:	a909      	add	r1, sp, #36	@ 0x24
 80033f2:	481f      	ldr	r0, [pc, #124]	@ (8003470 <MX_TIM8_Init+0x118>)
 80033f4:	f005 fdeb 	bl	8008fce <HAL_TIM_PWM_ConfigChannel>
 80033f8:	bb70      	cbnz	r0, 8003458 <MX_TIM8_Init+0x100>
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80033fa:	2208      	movs	r2, #8
 80033fc:	a909      	add	r1, sp, #36	@ 0x24
 80033fe:	481c      	ldr	r0, [pc, #112]	@ (8003470 <MX_TIM8_Init+0x118>)
 8003400:	f005 fde5 	bl	8008fce <HAL_TIM_PWM_ConfigChannel>
 8003404:	bb58      	cbnz	r0, 800345e <MX_TIM8_Init+0x106>
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8003406:	220c      	movs	r2, #12
 8003408:	a909      	add	r1, sp, #36	@ 0x24
 800340a:	4819      	ldr	r0, [pc, #100]	@ (8003470 <MX_TIM8_Init+0x118>)
 800340c:	f005 fddf 	bl	8008fce <HAL_TIM_PWM_ConfigChannel>
 8003410:	bb40      	cbnz	r0, 8003464 <MX_TIM8_Init+0x10c>
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8003412:	2300      	movs	r3, #0
 8003414:	9301      	str	r3, [sp, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8003416:	9302      	str	r3, [sp, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8003418:	9303      	str	r3, [sp, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800341a:	9304      	str	r3, [sp, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800341c:	9305      	str	r3, [sp, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800341e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003422:	9206      	str	r2, [sp, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8003424:	9308      	str	r3, [sp, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8003426:	a901      	add	r1, sp, #4
 8003428:	4811      	ldr	r0, [pc, #68]	@ (8003470 <MX_TIM8_Init+0x118>)
 800342a:	f009 fa97 	bl	800c95c <HAL_TIMEx_ConfigBreakDeadTime>
 800342e:	b9e0      	cbnz	r0, 800346a <MX_TIM8_Init+0x112>
  HAL_TIM_MspPostInit(&htim8);
 8003430:	480f      	ldr	r0, [pc, #60]	@ (8003470 <MX_TIM8_Init+0x118>)
 8003432:	f7ff fe9f 	bl	8003174 <HAL_TIM_MspPostInit>
}
 8003436:	b016      	add	sp, #88	@ 0x58
 8003438:	bd10      	pop	{r4, pc}
    Error_Handler();
 800343a:	f7ff fb11 	bl	8002a60 <Error_Handler>
 800343e:	e7b0      	b.n	80033a2 <MX_TIM8_Init+0x4a>
    Error_Handler();
 8003440:	f7ff fb0e 	bl	8002a60 <Error_Handler>
 8003444:	e7b6      	b.n	80033b4 <MX_TIM8_Init+0x5c>
    Error_Handler();
 8003446:	f7ff fb0b 	bl	8002a60 <Error_Handler>
 800344a:	e7b8      	b.n	80033be <MX_TIM8_Init+0x66>
    Error_Handler();
 800344c:	f7ff fb08 	bl	8002a60 <Error_Handler>
 8003450:	e7be      	b.n	80033d0 <MX_TIM8_Init+0x78>
    Error_Handler();
 8003452:	f7ff fb05 	bl	8002a60 <Error_Handler>
 8003456:	e7ca      	b.n	80033ee <MX_TIM8_Init+0x96>
    Error_Handler();
 8003458:	f7ff fb02 	bl	8002a60 <Error_Handler>
 800345c:	e7cd      	b.n	80033fa <MX_TIM8_Init+0xa2>
    Error_Handler();
 800345e:	f7ff faff 	bl	8002a60 <Error_Handler>
 8003462:	e7d0      	b.n	8003406 <MX_TIM8_Init+0xae>
    Error_Handler();
 8003464:	f7ff fafc 	bl	8002a60 <Error_Handler>
 8003468:	e7d3      	b.n	8003412 <MX_TIM8_Init+0xba>
    Error_Handler();
 800346a:	f7ff faf9 	bl	8002a60 <Error_Handler>
 800346e:	e7df      	b.n	8003430 <MX_TIM8_Init+0xd8>
 8003470:	2000044c 	.word	0x2000044c
 8003474:	40013400 	.word	0x40013400

08003478 <HAL_TIM_Base_MspDeInit>:

void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* tim_baseHandle)
{

  if(tim_baseHandle->Instance==TIM1)
 8003478:	6803      	ldr	r3, [r0, #0]
 800347a:	4a0a      	ldr	r2, [pc, #40]	@ (80034a4 <HAL_TIM_Base_MspDeInit+0x2c>)
 800347c:	4293      	cmp	r3, r2
 800347e:	d003      	beq.n	8003488 <HAL_TIM_Base_MspDeInit+0x10>
    __HAL_RCC_TIM1_CLK_DISABLE();
  /* USER CODE BEGIN TIM1_MspDeInit 1 */

  /* USER CODE END TIM1_MspDeInit 1 */
  }
  else if(tim_baseHandle->Instance==TIM8)
 8003480:	4a09      	ldr	r2, [pc, #36]	@ (80034a8 <HAL_TIM_Base_MspDeInit+0x30>)
 8003482:	4293      	cmp	r3, r2
 8003484:	d007      	beq.n	8003496 <HAL_TIM_Base_MspDeInit+0x1e>
    __HAL_RCC_TIM8_CLK_DISABLE();
  /* USER CODE BEGIN TIM8_MspDeInit 1 */

  /* USER CODE END TIM8_MspDeInit 1 */
  }
}
 8003486:	4770      	bx	lr
    __HAL_RCC_TIM1_CLK_DISABLE();
 8003488:	f502 4264 	add.w	r2, r2, #58368	@ 0xe400
 800348c:	6993      	ldr	r3, [r2, #24]
 800348e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003492:	6193      	str	r3, [r2, #24]
 8003494:	4770      	bx	lr
    __HAL_RCC_TIM8_CLK_DISABLE();
 8003496:	f502 425c 	add.w	r2, r2, #56320	@ 0xdc00
 800349a:	6993      	ldr	r3, [r2, #24]
 800349c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80034a0:	6193      	str	r3, [r2, #24]
}
 80034a2:	e7f0      	b.n	8003486 <HAL_TIM_Base_MspDeInit+0xe>
 80034a4:	40012c00 	.word	0x40012c00
 80034a8:	40013400 	.word	0x40013400

080034ac <HAL_TIM_Encoder_MspDeInit>:

void HAL_TIM_Encoder_MspDeInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 80034ac:	b508      	push	{r3, lr}

  if(tim_encoderHandle->Instance==TIM2)
 80034ae:	6803      	ldr	r3, [r0, #0]
 80034b0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80034b4:	d009      	beq.n	80034ca <HAL_TIM_Encoder_MspDeInit+0x1e>

  /* USER CODE BEGIN TIM2_MspDeInit 1 */

  /* USER CODE END TIM2_MspDeInit 1 */
  }
  else if(tim_encoderHandle->Instance==TIM3)
 80034b6:	4a1d      	ldr	r2, [pc, #116]	@ (800352c <HAL_TIM_Encoder_MspDeInit+0x80>)
 80034b8:	4293      	cmp	r3, r2
 80034ba:	d015      	beq.n	80034e8 <HAL_TIM_Encoder_MspDeInit+0x3c>

  /* USER CODE BEGIN TIM3_MspDeInit 1 */

  /* USER CODE END TIM3_MspDeInit 1 */
  }
  else if(tim_encoderHandle->Instance==TIM4)
 80034bc:	4a1c      	ldr	r2, [pc, #112]	@ (8003530 <HAL_TIM_Encoder_MspDeInit+0x84>)
 80034be:	4293      	cmp	r3, r2
 80034c0:	d01d      	beq.n	80034fe <HAL_TIM_Encoder_MspDeInit+0x52>

  /* USER CODE BEGIN TIM4_MspDeInit 1 */

  /* USER CODE END TIM4_MspDeInit 1 */
  }
  else if(tim_encoderHandle->Instance==TIM5)
 80034c2:	4a1c      	ldr	r2, [pc, #112]	@ (8003534 <HAL_TIM_Encoder_MspDeInit+0x88>)
 80034c4:	4293      	cmp	r3, r2
 80034c6:	d025      	beq.n	8003514 <HAL_TIM_Encoder_MspDeInit+0x68>

  /* USER CODE BEGIN TIM5_MspDeInit 1 */

  /* USER CODE END TIM5_MspDeInit 1 */
  }
}
 80034c8:	bd08      	pop	{r3, pc}
    __HAL_RCC_TIM2_CLK_DISABLE();
 80034ca:	4a1b      	ldr	r2, [pc, #108]	@ (8003538 <HAL_TIM_Encoder_MspDeInit+0x8c>)
 80034cc:	69d3      	ldr	r3, [r2, #28]
 80034ce:	f023 0301 	bic.w	r3, r3, #1
 80034d2:	61d3      	str	r3, [r2, #28]
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_15);
 80034d4:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80034d8:	4818      	ldr	r0, [pc, #96]	@ (800353c <HAL_TIM_Encoder_MspDeInit+0x90>)
 80034da:	f002 f877 	bl	80055cc <HAL_GPIO_DeInit>
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_3);
 80034de:	2108      	movs	r1, #8
 80034e0:	4817      	ldr	r0, [pc, #92]	@ (8003540 <HAL_TIM_Encoder_MspDeInit+0x94>)
 80034e2:	f002 f873 	bl	80055cc <HAL_GPIO_DeInit>
 80034e6:	e7ef      	b.n	80034c8 <HAL_TIM_Encoder_MspDeInit+0x1c>
    __HAL_RCC_TIM3_CLK_DISABLE();
 80034e8:	f502 3203 	add.w	r2, r2, #134144	@ 0x20c00
 80034ec:	69d3      	ldr	r3, [r2, #28]
 80034ee:	f023 0302 	bic.w	r3, r3, #2
 80034f2:	61d3      	str	r3, [r2, #28]
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_6|GPIO_PIN_7);
 80034f4:	21c0      	movs	r1, #192	@ 0xc0
 80034f6:	4811      	ldr	r0, [pc, #68]	@ (800353c <HAL_TIM_Encoder_MspDeInit+0x90>)
 80034f8:	f002 f868 	bl	80055cc <HAL_GPIO_DeInit>
 80034fc:	e7e4      	b.n	80034c8 <HAL_TIM_Encoder_MspDeInit+0x1c>
    __HAL_RCC_TIM4_CLK_DISABLE();
 80034fe:	f502 3202 	add.w	r2, r2, #133120	@ 0x20800
 8003502:	69d3      	ldr	r3, [r2, #28]
 8003504:	f023 0304 	bic.w	r3, r3, #4
 8003508:	61d3      	str	r3, [r2, #28]
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_6|GPIO_PIN_7);
 800350a:	21c0      	movs	r1, #192	@ 0xc0
 800350c:	480c      	ldr	r0, [pc, #48]	@ (8003540 <HAL_TIM_Encoder_MspDeInit+0x94>)
 800350e:	f002 f85d 	bl	80055cc <HAL_GPIO_DeInit>
 8003512:	e7d9      	b.n	80034c8 <HAL_TIM_Encoder_MspDeInit+0x1c>
    __HAL_RCC_TIM5_CLK_DISABLE();
 8003514:	f502 3201 	add.w	r2, r2, #132096	@ 0x20400
 8003518:	69d3      	ldr	r3, [r2, #28]
 800351a:	f023 0308 	bic.w	r3, r3, #8
 800351e:	61d3      	str	r3, [r2, #28]
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0|GPIO_PIN_1);
 8003520:	2103      	movs	r1, #3
 8003522:	4806      	ldr	r0, [pc, #24]	@ (800353c <HAL_TIM_Encoder_MspDeInit+0x90>)
 8003524:	f002 f852 	bl	80055cc <HAL_GPIO_DeInit>
}
 8003528:	e7ce      	b.n	80034c8 <HAL_TIM_Encoder_MspDeInit+0x1c>
 800352a:	bf00      	nop
 800352c:	40000400 	.word	0x40000400
 8003530:	40000800 	.word	0x40000800
 8003534:	40000c00 	.word	0x40000c00
 8003538:	40021000 	.word	0x40021000
 800353c:	40010800 	.word	0x40010800
 8003540:	40010c00 	.word	0x40010c00

08003544 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart1_rx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8003544:	b508      	push	{r3, lr}
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8003546:	480a      	ldr	r0, [pc, #40]	@ (8003570 <MX_USART1_UART_Init+0x2c>)
 8003548:	4b0a      	ldr	r3, [pc, #40]	@ (8003574 <MX_USART1_UART_Init+0x30>)
 800354a:	6003      	str	r3, [r0, #0]
  huart1.Init.BaudRate = 115200;
 800354c:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 8003550:	6043      	str	r3, [r0, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8003552:	2300      	movs	r3, #0
 8003554:	6083      	str	r3, [r0, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8003556:	60c3      	str	r3, [r0, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8003558:	6103      	str	r3, [r0, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800355a:	220c      	movs	r2, #12
 800355c:	6142      	str	r2, [r0, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800355e:	6183      	str	r3, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003560:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8003562:	f009 fb4d 	bl	800cc00 <HAL_UART_Init>
 8003566:	b900      	cbnz	r0, 800356a <MX_USART1_UART_Init+0x26>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8003568:	bd08      	pop	{r3, pc}
    Error_Handler();
 800356a:	f7ff fa79 	bl	8002a60 <Error_Handler>
}
 800356e:	e7fb      	b.n	8003568 <MX_USART1_UART_Init+0x24>
 8003570:	20000684 	.word	0x20000684
 8003574:	40013800 	.word	0x40013800

08003578 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8003578:	b570      	push	{r4, r5, r6, lr}
 800357a:	b086      	sub	sp, #24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800357c:	2300      	movs	r3, #0
 800357e:	9302      	str	r3, [sp, #8]
 8003580:	9303      	str	r3, [sp, #12]
 8003582:	9304      	str	r3, [sp, #16]
 8003584:	9305      	str	r3, [sp, #20]
  if(uartHandle->Instance==USART1)
 8003586:	6802      	ldr	r2, [r0, #0]
 8003588:	4b33      	ldr	r3, [pc, #204]	@ (8003658 <HAL_UART_MspInit+0xe0>)
 800358a:	429a      	cmp	r2, r3
 800358c:	d001      	beq.n	8003592 <HAL_UART_MspInit+0x1a>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 800358e:	b006      	add	sp, #24
 8003590:	bd70      	pop	{r4, r5, r6, pc}
 8003592:	4604      	mov	r4, r0
    __HAL_RCC_USART1_CLK_ENABLE();
 8003594:	f503 4358 	add.w	r3, r3, #55296	@ 0xd800
 8003598:	699a      	ldr	r2, [r3, #24]
 800359a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800359e:	619a      	str	r2, [r3, #24]
 80035a0:	699a      	ldr	r2, [r3, #24]
 80035a2:	f402 4280 	and.w	r2, r2, #16384	@ 0x4000
 80035a6:	9200      	str	r2, [sp, #0]
 80035a8:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80035aa:	699a      	ldr	r2, [r3, #24]
 80035ac:	f042 0204 	orr.w	r2, r2, #4
 80035b0:	619a      	str	r2, [r3, #24]
 80035b2:	699b      	ldr	r3, [r3, #24]
 80035b4:	f003 0304 	and.w	r3, r3, #4
 80035b8:	9301      	str	r3, [sp, #4]
 80035ba:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80035bc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80035c0:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80035c2:	2302      	movs	r3, #2
 80035c4:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80035c6:	2303      	movs	r3, #3
 80035c8:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80035ca:	4e24      	ldr	r6, [pc, #144]	@ (800365c <HAL_UART_MspInit+0xe4>)
 80035cc:	a902      	add	r1, sp, #8
 80035ce:	4630      	mov	r0, r6
 80035d0:	f001 fee0 	bl	8005394 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80035d4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80035d8:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80035da:	2500      	movs	r5, #0
 80035dc:	9503      	str	r5, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80035de:	9504      	str	r5, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80035e0:	a902      	add	r1, sp, #8
 80035e2:	4630      	mov	r0, r6
 80035e4:	f001 fed6 	bl	8005394 <HAL_GPIO_Init>
    hdma_usart1_tx.Instance = DMA1_Channel4;
 80035e8:	481d      	ldr	r0, [pc, #116]	@ (8003660 <HAL_UART_MspInit+0xe8>)
 80035ea:	4b1e      	ldr	r3, [pc, #120]	@ (8003664 <HAL_UART_MspInit+0xec>)
 80035ec:	6003      	str	r3, [r0, #0]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80035ee:	2310      	movs	r3, #16
 80035f0:	6043      	str	r3, [r0, #4]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80035f2:	6085      	str	r5, [r0, #8]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80035f4:	2380      	movs	r3, #128	@ 0x80
 80035f6:	60c3      	str	r3, [r0, #12]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80035f8:	6105      	str	r5, [r0, #16]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80035fa:	6145      	str	r5, [r0, #20]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 80035fc:	6185      	str	r5, [r0, #24]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_HIGH;
 80035fe:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003602:	61c3      	str	r3, [r0, #28]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8003604:	f000 fac4 	bl	8003b90 <HAL_DMA_Init>
 8003608:	b9f8      	cbnz	r0, 800364a <HAL_UART_MspInit+0xd2>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 800360a:	4b15      	ldr	r3, [pc, #84]	@ (8003660 <HAL_UART_MspInit+0xe8>)
 800360c:	63a3      	str	r3, [r4, #56]	@ 0x38
 800360e:	625c      	str	r4, [r3, #36]	@ 0x24
    hdma_usart1_rx.Instance = DMA1_Channel5;
 8003610:	4815      	ldr	r0, [pc, #84]	@ (8003668 <HAL_UART_MspInit+0xf0>)
 8003612:	4b16      	ldr	r3, [pc, #88]	@ (800366c <HAL_UART_MspInit+0xf4>)
 8003614:	6003      	str	r3, [r0, #0]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003616:	2300      	movs	r3, #0
 8003618:	6043      	str	r3, [r0, #4]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800361a:	6083      	str	r3, [r0, #8]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 800361c:	2280      	movs	r2, #128	@ 0x80
 800361e:	60c2      	str	r2, [r0, #12]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003620:	6103      	str	r3, [r0, #16]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003622:	6143      	str	r3, [r0, #20]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8003624:	6183      	str	r3, [r0, #24]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8003626:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800362a:	61c3      	str	r3, [r0, #28]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 800362c:	f000 fab0 	bl	8003b90 <HAL_DMA_Init>
 8003630:	b970      	cbnz	r0, 8003650 <HAL_UART_MspInit+0xd8>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 8003632:	4b0d      	ldr	r3, [pc, #52]	@ (8003668 <HAL_UART_MspInit+0xf0>)
 8003634:	63e3      	str	r3, [r4, #60]	@ 0x3c
 8003636:	625c      	str	r4, [r3, #36]	@ 0x24
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8003638:	2200      	movs	r2, #0
 800363a:	4611      	mov	r1, r2
 800363c:	2025      	movs	r0, #37	@ 0x25
 800363e:	f000 f9ed 	bl	8003a1c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8003642:	2025      	movs	r0, #37	@ 0x25
 8003644:	f000 f9fa 	bl	8003a3c <HAL_NVIC_EnableIRQ>
}
 8003648:	e7a1      	b.n	800358e <HAL_UART_MspInit+0x16>
      Error_Handler();
 800364a:	f7ff fa09 	bl	8002a60 <Error_Handler>
 800364e:	e7dc      	b.n	800360a <HAL_UART_MspInit+0x92>
      Error_Handler();
 8003650:	f7ff fa06 	bl	8002a60 <Error_Handler>
 8003654:	e7ed      	b.n	8003632 <HAL_UART_MspInit+0xba>
 8003656:	bf00      	nop
 8003658:	40013800 	.word	0x40013800
 800365c:	40010800 	.word	0x40010800
 8003660:	20000640 	.word	0x20000640
 8003664:	40020044 	.word	0x40020044
 8003668:	200005fc 	.word	0x200005fc
 800366c:	40020058 	.word	0x40020058

08003670 <HAL_UART_MspDeInit>:

void HAL_UART_MspDeInit(UART_HandleTypeDef* uartHandle)
{

  if(uartHandle->Instance==USART1)
 8003670:	6802      	ldr	r2, [r0, #0]
 8003672:	4b0d      	ldr	r3, [pc, #52]	@ (80036a8 <HAL_UART_MspDeInit+0x38>)
 8003674:	429a      	cmp	r2, r3
 8003676:	d000      	beq.n	800367a <HAL_UART_MspDeInit+0xa>
 8003678:	4770      	bx	lr
{
 800367a:	b510      	push	{r4, lr}
 800367c:	4604      	mov	r4, r0
  {
  /* USER CODE BEGIN USART1_MspDeInit 0 */

  /* USER CODE END USART1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART1_CLK_DISABLE();
 800367e:	4a0b      	ldr	r2, [pc, #44]	@ (80036ac <HAL_UART_MspDeInit+0x3c>)
 8003680:	6993      	ldr	r3, [r2, #24]
 8003682:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003686:	6193      	str	r3, [r2, #24]

    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9|GPIO_PIN_10);
 8003688:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800368c:	4808      	ldr	r0, [pc, #32]	@ (80036b0 <HAL_UART_MspDeInit+0x40>)
 800368e:	f001 ff9d 	bl	80055cc <HAL_GPIO_DeInit>

    /* USART1 DMA DeInit */
    HAL_DMA_DeInit(uartHandle->hdmatx);
 8003692:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8003694:	f000 fac6 	bl	8003c24 <HAL_DMA_DeInit>
    HAL_DMA_DeInit(uartHandle->hdmarx);
 8003698:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 800369a:	f000 fac3 	bl	8003c24 <HAL_DMA_DeInit>

    /* USART1 interrupt Deinit */
    HAL_NVIC_DisableIRQ(USART1_IRQn);
 800369e:	2025      	movs	r0, #37	@ 0x25
 80036a0:	f000 f9da 	bl	8003a58 <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN USART1_MspDeInit 1 */

  /* USER CODE END USART1_MspDeInit 1 */
  }
}
 80036a4:	bd10      	pop	{r4, pc}
 80036a6:	bf00      	nop
 80036a8:	40013800 	.word	0x40013800
 80036ac:	40021000 	.word	0x40021000
 80036b0:	40010800 	.word	0x40010800

080036b4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80036b4:	f7ff fb74 	bl	8002da0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80036b8:	480b      	ldr	r0, [pc, #44]	@ (80036e8 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80036ba:	490c      	ldr	r1, [pc, #48]	@ (80036ec <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80036bc:	4a0c      	ldr	r2, [pc, #48]	@ (80036f0 <LoopFillZerobss+0x16>)
  movs r3, #0
 80036be:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80036c0:	e002      	b.n	80036c8 <LoopCopyDataInit>

080036c2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80036c2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80036c4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80036c6:	3304      	adds	r3, #4

080036c8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80036c8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80036ca:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80036cc:	d3f9      	bcc.n	80036c2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80036ce:	4a09      	ldr	r2, [pc, #36]	@ (80036f4 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80036d0:	4c09      	ldr	r4, [pc, #36]	@ (80036f8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80036d2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80036d4:	e001      	b.n	80036da <LoopFillZerobss>

080036d6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80036d6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80036d8:	3204      	adds	r2, #4

080036da <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80036da:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80036dc:	d3fb      	bcc.n	80036d6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80036de:	f00c fce9 	bl	80100b4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80036e2:	f7ff f9f1 	bl	8002ac8 <main>
  bx lr
 80036e6:	4770      	bx	lr
  ldr r0, =_sdata
 80036e8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80036ec:	200001e4 	.word	0x200001e4
  ldr r2, =_sidata
 80036f0:	08013ec0 	.word	0x08013ec0
  ldr r2, =_sbss
 80036f4:	200001e8 	.word	0x200001e8
  ldr r4, =_ebss
 80036f8:	20000844 	.word	0x20000844

080036fc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80036fc:	e7fe      	b.n	80036fc <ADC1_2_IRQHandler>
__weak void HAL_MspInit(void)
{
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_MspInit could be implemented in the user file
   */
}
 80036fe:	4770      	bx	lr

08003700 <HAL_MspDeInit>:
__weak void HAL_MspDeInit(void)
{
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_MspDeInit could be implemented in the user file
   */
}
 8003700:	4770      	bx	lr
	...

08003704 <HAL_DeInit>:
{
 8003704:	b510      	push	{r4, lr}
  __HAL_RCC_APB1_FORCE_RESET();
 8003706:	4b06      	ldr	r3, [pc, #24]	@ (8003720 <HAL_DeInit+0x1c>)
 8003708:	f04f 32ff 	mov.w	r2, #4294967295
 800370c:	611a      	str	r2, [r3, #16]
  __HAL_RCC_APB1_RELEASE_RESET();
 800370e:	2400      	movs	r4, #0
 8003710:	611c      	str	r4, [r3, #16]
  __HAL_RCC_APB2_FORCE_RESET();
 8003712:	60da      	str	r2, [r3, #12]
  __HAL_RCC_APB2_RELEASE_RESET();
 8003714:	60dc      	str	r4, [r3, #12]
  HAL_MspDeInit();
 8003716:	f7ff fff3 	bl	8003700 <HAL_MspDeInit>
}
 800371a:	4620      	mov	r0, r4
 800371c:	bd10      	pop	{r4, pc}
 800371e:	bf00      	nop
 8003720:	40021000 	.word	0x40021000

08003724 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003724:	b510      	push	{r4, lr}
 8003726:	4604      	mov	r4, r0
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003728:	4b0e      	ldr	r3, [pc, #56]	@ (8003764 <HAL_InitTick+0x40>)
 800372a:	781a      	ldrb	r2, [r3, #0]
 800372c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003730:	fbb3 f3f2 	udiv	r3, r3, r2
 8003734:	4a0c      	ldr	r2, [pc, #48]	@ (8003768 <HAL_InitTick+0x44>)
 8003736:	6810      	ldr	r0, [r2, #0]
 8003738:	fbb0 f0f3 	udiv	r0, r0, r3
 800373c:	f000 f994 	bl	8003a68 <HAL_SYSTICK_Config>
 8003740:	b968      	cbnz	r0, 800375e <HAL_InitTick+0x3a>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003742:	2c0f      	cmp	r4, #15
 8003744:	d901      	bls.n	800374a <HAL_InitTick+0x26>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
    uwTickPrio = TickPriority;
  }
  else
  {
    return HAL_ERROR;
 8003746:	2001      	movs	r0, #1
 8003748:	e00a      	b.n	8003760 <HAL_InitTick+0x3c>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800374a:	2200      	movs	r2, #0
 800374c:	4621      	mov	r1, r4
 800374e:	f04f 30ff 	mov.w	r0, #4294967295
 8003752:	f000 f963 	bl	8003a1c <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003756:	4b05      	ldr	r3, [pc, #20]	@ (800376c <HAL_InitTick+0x48>)
 8003758:	601c      	str	r4, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800375a:	2000      	movs	r0, #0
 800375c:	e000      	b.n	8003760 <HAL_InitTick+0x3c>
    return HAL_ERROR;
 800375e:	2001      	movs	r0, #1
}
 8003760:	bd10      	pop	{r4, pc}
 8003762:	bf00      	nop
 8003764:	20000014 	.word	0x20000014
 8003768:	20000010 	.word	0x20000010
 800376c:	20000018 	.word	0x20000018

08003770 <HAL_Init>:
{
 8003770:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003772:	4a07      	ldr	r2, [pc, #28]	@ (8003790 <HAL_Init+0x20>)
 8003774:	6813      	ldr	r3, [r2, #0]
 8003776:	f043 0310 	orr.w	r3, r3, #16
 800377a:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800377c:	2003      	movs	r0, #3
 800377e:	f000 f93b 	bl	80039f8 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8003782:	200f      	movs	r0, #15
 8003784:	f7ff ffce 	bl	8003724 <HAL_InitTick>
  HAL_MspInit();
 8003788:	f7ff fa30 	bl	8002bec <HAL_MspInit>
}
 800378c:	2000      	movs	r0, #0
 800378e:	bd08      	pop	{r3, pc}
 8003790:	40022000 	.word	0x40022000

08003794 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8003794:	4a03      	ldr	r2, [pc, #12]	@ (80037a4 <HAL_IncTick+0x10>)
 8003796:	6811      	ldr	r1, [r2, #0]
 8003798:	4b03      	ldr	r3, [pc, #12]	@ (80037a8 <HAL_IncTick+0x14>)
 800379a:	781b      	ldrb	r3, [r3, #0]
 800379c:	440b      	add	r3, r1
 800379e:	6013      	str	r3, [r2, #0]
}
 80037a0:	4770      	bx	lr
 80037a2:	bf00      	nop
 80037a4:	200006cc 	.word	0x200006cc
 80037a8:	20000014 	.word	0x20000014

080037ac <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80037ac:	4b01      	ldr	r3, [pc, #4]	@ (80037b4 <HAL_GetTick+0x8>)
 80037ae:	6818      	ldr	r0, [r3, #0]
}
 80037b0:	4770      	bx	lr
 80037b2:	bf00      	nop
 80037b4:	200006cc 	.word	0x200006cc

080037b8 <HAL_GetTickPrio>:
  * @retval tick priority
  */
uint32_t HAL_GetTickPrio(void)
{
  return uwTickPrio;
}
 80037b8:	4b01      	ldr	r3, [pc, #4]	@ (80037c0 <HAL_GetTickPrio+0x8>)
 80037ba:	6818      	ldr	r0, [r3, #0]
 80037bc:	4770      	bx	lr
 80037be:	bf00      	nop
 80037c0:	20000018 	.word	0x20000018

080037c4 <HAL_SetTickFreq>:
/**
  * @brief Set new tick Freq.
  * @retval status
  */
HAL_StatusTypeDef HAL_SetTickFreq(HAL_TickFreqTypeDef Freq)
{
 80037c4:	b510      	push	{r4, lr}
  HAL_StatusTypeDef status  = HAL_OK;
  HAL_TickFreqTypeDef prevTickFreq;

  assert_param(IS_TICKFREQ(Freq));

  if (uwTickFreq != Freq)
 80037c6:	4b08      	ldr	r3, [pc, #32]	@ (80037e8 <HAL_SetTickFreq+0x24>)
 80037c8:	781c      	ldrb	r4, [r3, #0]
 80037ca:	4284      	cmp	r4, r0
 80037cc:	d101      	bne.n	80037d2 <HAL_SetTickFreq+0xe>
  HAL_StatusTypeDef status  = HAL_OK;
 80037ce:	2000      	movs	r0, #0
      uwTickFreq = prevTickFreq;
    }
  }

  return status;
}
 80037d0:	bd10      	pop	{r4, pc}
    uwTickFreq = Freq;
 80037d2:	7018      	strb	r0, [r3, #0]
    status = HAL_InitTick(uwTickPrio);
 80037d4:	4b05      	ldr	r3, [pc, #20]	@ (80037ec <HAL_SetTickFreq+0x28>)
 80037d6:	6818      	ldr	r0, [r3, #0]
 80037d8:	f7ff ffa4 	bl	8003724 <HAL_InitTick>
    if (status != HAL_OK)
 80037dc:	2800      	cmp	r0, #0
 80037de:	d0f7      	beq.n	80037d0 <HAL_SetTickFreq+0xc>
      uwTickFreq = prevTickFreq;
 80037e0:	4b01      	ldr	r3, [pc, #4]	@ (80037e8 <HAL_SetTickFreq+0x24>)
 80037e2:	701c      	strb	r4, [r3, #0]
 80037e4:	e7f4      	b.n	80037d0 <HAL_SetTickFreq+0xc>
 80037e6:	bf00      	nop
 80037e8:	20000014 	.word	0x20000014
 80037ec:	20000018 	.word	0x20000018

080037f0 <HAL_GetTickFreq>:
  *         Value of @ref HAL_TickFreqTypeDef.
  */
HAL_TickFreqTypeDef HAL_GetTickFreq(void)
{
  return uwTickFreq;
}
 80037f0:	4b01      	ldr	r3, [pc, #4]	@ (80037f8 <HAL_GetTickFreq+0x8>)
 80037f2:	7818      	ldrb	r0, [r3, #0]
 80037f4:	4770      	bx	lr
 80037f6:	bf00      	nop
 80037f8:	20000014 	.word	0x20000014

080037fc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80037fc:	b538      	push	{r3, r4, r5, lr}
 80037fe:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8003800:	f7ff ffd4 	bl	80037ac <HAL_GetTick>
 8003804:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003806:	f1b4 3fff 	cmp.w	r4, #4294967295
 800380a:	d002      	beq.n	8003812 <HAL_Delay+0x16>
  {
    wait += (uint32_t)(uwTickFreq);
 800380c:	4b04      	ldr	r3, [pc, #16]	@ (8003820 <HAL_Delay+0x24>)
 800380e:	781b      	ldrb	r3, [r3, #0]
 8003810:	441c      	add	r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003812:	f7ff ffcb 	bl	80037ac <HAL_GetTick>
 8003816:	1b40      	subs	r0, r0, r5
 8003818:	42a0      	cmp	r0, r4
 800381a:	d3fa      	bcc.n	8003812 <HAL_Delay+0x16>
  {
  }
}
 800381c:	bd38      	pop	{r3, r4, r5, pc}
 800381e:	bf00      	nop
 8003820:	20000014 	.word	0x20000014

08003824 <HAL_SuspendTick>:
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
  /* Disable SysTick Interrupt */
  CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 8003824:	f04f 22e0 	mov.w	r2, #3758153728	@ 0xe000e000
 8003828:	6913      	ldr	r3, [r2, #16]
 800382a:	f023 0302 	bic.w	r3, r3, #2
 800382e:	6113      	str	r3, [r2, #16]
}
 8003830:	4770      	bx	lr

08003832 <HAL_ResumeTick>:
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
  /* Enable SysTick Interrupt */
  SET_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 8003832:	f04f 22e0 	mov.w	r2, #3758153728	@ 0xe000e000
 8003836:	6913      	ldr	r3, [r2, #16]
 8003838:	f043 0302 	orr.w	r3, r3, #2
 800383c:	6113      	str	r3, [r2, #16]
}
 800383e:	4770      	bx	lr

08003840 <HAL_GetHalVersion>:
  * @retval version 0xXYZR (8bits for each decimal, R for RC)
  */
uint32_t HAL_GetHalVersion(void)
{
  return __STM32F1xx_HAL_VERSION;
}
 8003840:	4800      	ldr	r0, [pc, #0]	@ (8003844 <HAL_GetHalVersion+0x4>)
 8003842:	4770      	bx	lr
 8003844:	01010a00 	.word	0x01010a00

08003848 <HAL_GetREVID>:
  *       Refer to errata sheet of these devices for more details.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
  return ((DBGMCU->IDCODE) >> DBGMCU_IDCODE_REV_ID_Pos);
 8003848:	4b01      	ldr	r3, [pc, #4]	@ (8003850 <HAL_GetREVID+0x8>)
 800384a:	6818      	ldr	r0, [r3, #0]
}
 800384c:	0c00      	lsrs	r0, r0, #16
 800384e:	4770      	bx	lr
 8003850:	e0042000 	.word	0xe0042000

08003854 <HAL_GetDEVID>:
  *       Refer to errata sheet of these devices for more details.
  * @retval Device identifier
  */
uint32_t HAL_GetDEVID(void)
{
  return ((DBGMCU->IDCODE) & IDCODE_DEVID_MASK);
 8003854:	4b02      	ldr	r3, [pc, #8]	@ (8003860 <HAL_GetDEVID+0xc>)
 8003856:	6818      	ldr	r0, [r3, #0]
}
 8003858:	f3c0 000b 	ubfx	r0, r0, #0, #12
 800385c:	4770      	bx	lr
 800385e:	bf00      	nop
 8003860:	e0042000 	.word	0xe0042000

08003864 <HAL_GetUIDw0>:
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw0(void)
{
   return(READ_REG(*((uint32_t *)UID_BASE)));
}
 8003864:	4b01      	ldr	r3, [pc, #4]	@ (800386c <HAL_GetUIDw0+0x8>)
 8003866:	f8d3 07e8 	ldr.w	r0, [r3, #2024]	@ 0x7e8
 800386a:	4770      	bx	lr
 800386c:	1ffff000 	.word	0x1ffff000

08003870 <HAL_GetUIDw1>:
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw1(void)
{
   return(READ_REG(*((uint32_t *)(UID_BASE + 4U))));
}
 8003870:	4b01      	ldr	r3, [pc, #4]	@ (8003878 <HAL_GetUIDw1+0x8>)
 8003872:	f8d3 07ec 	ldr.w	r0, [r3, #2028]	@ 0x7ec
 8003876:	4770      	bx	lr
 8003878:	1ffff000 	.word	0x1ffff000

0800387c <HAL_GetUIDw2>:
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw2(void)
{
   return(READ_REG(*((uint32_t *)(UID_BASE + 8U))));
}
 800387c:	4b01      	ldr	r3, [pc, #4]	@ (8003884 <HAL_GetUIDw2+0x8>)
 800387e:	f8d3 07f0 	ldr.w	r0, [r3, #2032]	@ 0x7f0
 8003882:	4770      	bx	lr
 8003884:	1ffff000 	.word	0x1ffff000

08003888 <HAL_DBGMCU_EnableDBGSleepMode>:
  * @brief  Enable the Debug Module during SLEEP mode
  * @retval None
  */
void HAL_DBGMCU_EnableDBGSleepMode(void)
{
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEP);
 8003888:	4a02      	ldr	r2, [pc, #8]	@ (8003894 <HAL_DBGMCU_EnableDBGSleepMode+0xc>)
 800388a:	6853      	ldr	r3, [r2, #4]
 800388c:	f043 0301 	orr.w	r3, r3, #1
 8003890:	6053      	str	r3, [r2, #4]
}
 8003892:	4770      	bx	lr
 8003894:	e0042000 	.word	0xe0042000

08003898 <HAL_DBGMCU_DisableDBGSleepMode>:
  *       Refer to errata sheet of these devices for more details.
  * @retval None
  */
void HAL_DBGMCU_DisableDBGSleepMode(void)
{
  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEP);
 8003898:	4a02      	ldr	r2, [pc, #8]	@ (80038a4 <HAL_DBGMCU_DisableDBGSleepMode+0xc>)
 800389a:	6853      	ldr	r3, [r2, #4]
 800389c:	f023 0301 	bic.w	r3, r3, #1
 80038a0:	6053      	str	r3, [r2, #4]
}
 80038a2:	4770      	bx	lr
 80038a4:	e0042000 	.word	0xe0042000

080038a8 <HAL_DBGMCU_EnableDBGStopMode>:
  *       Refer to errata sheet of these devices for more details.
  * @retval None
  */
void HAL_DBGMCU_EnableDBGStopMode(void)
{
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
 80038a8:	4a02      	ldr	r2, [pc, #8]	@ (80038b4 <HAL_DBGMCU_EnableDBGStopMode+0xc>)
 80038aa:	6853      	ldr	r3, [r2, #4]
 80038ac:	f043 0302 	orr.w	r3, r3, #2
 80038b0:	6053      	str	r3, [r2, #4]
}
 80038b2:	4770      	bx	lr
 80038b4:	e0042000 	.word	0xe0042000

080038b8 <HAL_DBGMCU_DisableDBGStopMode>:
  *       Refer to errata sheet of these devices for more details.
  * @retval None
  */
void HAL_DBGMCU_DisableDBGStopMode(void)
{
  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
 80038b8:	4a02      	ldr	r2, [pc, #8]	@ (80038c4 <HAL_DBGMCU_DisableDBGStopMode+0xc>)
 80038ba:	6853      	ldr	r3, [r2, #4]
 80038bc:	f023 0302 	bic.w	r3, r3, #2
 80038c0:	6053      	str	r3, [r2, #4]
}
 80038c2:	4770      	bx	lr
 80038c4:	e0042000 	.word	0xe0042000

080038c8 <HAL_DBGMCU_EnableDBGStandbyMode>:
  *       Refer to errata sheet of these devices for more details.
  * @retval None
  */
void HAL_DBGMCU_EnableDBGStandbyMode(void)
{
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBY);
 80038c8:	4a02      	ldr	r2, [pc, #8]	@ (80038d4 <HAL_DBGMCU_EnableDBGStandbyMode+0xc>)
 80038ca:	6853      	ldr	r3, [r2, #4]
 80038cc:	f043 0304 	orr.w	r3, r3, #4
 80038d0:	6053      	str	r3, [r2, #4]
}
 80038d2:	4770      	bx	lr
 80038d4:	e0042000 	.word	0xe0042000

080038d8 <HAL_DBGMCU_DisableDBGStandbyMode>:
  *       Refer to errata sheet of these devices for more details.
  * @retval None
  */
void HAL_DBGMCU_DisableDBGStandbyMode(void)
{
  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBY);
 80038d8:	4a02      	ldr	r2, [pc, #8]	@ (80038e4 <HAL_DBGMCU_DisableDBGStandbyMode+0xc>)
 80038da:	6853      	ldr	r3, [r2, #4]
 80038dc:	f023 0304 	bic.w	r3, r3, #4
 80038e0:	6053      	str	r3, [r2, #4]
}
 80038e2:	4770      	bx	lr
 80038e4:	e0042000 	.word	0xe0042000

080038e8 <__NVIC_DisableIRQ>:
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
 80038e8:	2800      	cmp	r0, #0
 80038ea:	db0c      	blt.n	8003906 <__NVIC_DisableIRQ+0x1e>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80038ec:	f000 021f 	and.w	r2, r0, #31
 80038f0:	0940      	lsrs	r0, r0, #5
 80038f2:	2301      	movs	r3, #1
 80038f4:	4093      	lsls	r3, r2
 80038f6:	3020      	adds	r0, #32
 80038f8:	4a03      	ldr	r2, [pc, #12]	@ (8003908 <__NVIC_DisableIRQ+0x20>)
 80038fa:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80038fe:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8003902:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
  }
}
 8003906:	4770      	bx	lr
 8003908:	e000e100 	.word	0xe000e100

0800390c <__NVIC_SetPriority>:
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
 800390c:	2800      	cmp	r0, #0
 800390e:	db08      	blt.n	8003922 <__NVIC_SetPriority+0x16>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003910:	0109      	lsls	r1, r1, #4
 8003912:	b2c9      	uxtb	r1, r1
 8003914:	f100 4060 	add.w	r0, r0, #3758096384	@ 0xe0000000
 8003918:	f500 4061 	add.w	r0, r0, #57600	@ 0xe100
 800391c:	f880 1300 	strb.w	r1, [r0, #768]	@ 0x300
 8003920:	4770      	bx	lr
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003922:	f000 000f 	and.w	r0, r0, #15
 8003926:	0109      	lsls	r1, r1, #4
 8003928:	b2c9      	uxtb	r1, r1
 800392a:	4b01      	ldr	r3, [pc, #4]	@ (8003930 <__NVIC_SetPriority+0x24>)
 800392c:	5419      	strb	r1, [r3, r0]
  }
}
 800392e:	4770      	bx	lr
 8003930:	e000ed14 	.word	0xe000ed14

08003934 <__NVIC_GetPriority>:
                      Value is aligned automatically to the implemented priority bits of the microcontroller.
 */
__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
{

  if ((int32_t)(IRQn) >= 0)
 8003934:	2800      	cmp	r0, #0
 8003936:	db07      	blt.n	8003948 <__NVIC_GetPriority+0x14>
  {
    return(((uint32_t)NVIC->IP[((uint32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS)));
 8003938:	f100 4060 	add.w	r0, r0, #3758096384	@ 0xe0000000
 800393c:	f500 4061 	add.w	r0, r0, #57600	@ 0xe100
 8003940:	f890 0300 	ldrb.w	r0, [r0, #768]	@ 0x300
 8003944:	0900      	lsrs	r0, r0, #4
 8003946:	4770      	bx	lr
  }
  else
  {
    return(((uint32_t)SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));
 8003948:	f000 000f 	and.w	r0, r0, #15
 800394c:	4b01      	ldr	r3, [pc, #4]	@ (8003954 <__NVIC_GetPriority+0x20>)
 800394e:	5c18      	ldrb	r0, [r3, r0]
 8003950:	0900      	lsrs	r0, r0, #4
  }
}
 8003952:	4770      	bx	lr
 8003954:	e000ed14 	.word	0xe000ed14

08003958 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003958:	b500      	push	{lr}
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800395a:	f000 0007 	and.w	r0, r0, #7
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800395e:	f1c0 0c07 	rsb	ip, r0, #7
 8003962:	f1bc 0f04 	cmp.w	ip, #4
 8003966:	bf28      	it	cs
 8003968:	f04f 0c04 	movcs.w	ip, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800396c:	1d03      	adds	r3, r0, #4
 800396e:	2b06      	cmp	r3, #6
 8003970:	d90f      	bls.n	8003992 <NVIC_EncodePriority+0x3a>
 8003972:	1ec3      	subs	r3, r0, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003974:	f04f 3eff 	mov.w	lr, #4294967295
 8003978:	fa0e f00c 	lsl.w	r0, lr, ip
 800397c:	ea21 0100 	bic.w	r1, r1, r0
 8003980:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003982:	fa0e fe03 	lsl.w	lr, lr, r3
 8003986:	ea22 020e 	bic.w	r2, r2, lr
         );
}
 800398a:	ea41 0002 	orr.w	r0, r1, r2
 800398e:	f85d fb04 	ldr.w	pc, [sp], #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003992:	2300      	movs	r3, #0
 8003994:	e7ee      	b.n	8003974 <NVIC_EncodePriority+0x1c>

08003996 <NVIC_DecodePriority>:
  \param [in]     PriorityGroup  Used priority group.
  \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
  \param [out]     pSubPriority  Subpriority value (starting from 0).
 */
__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* const pPreemptPriority, uint32_t* const pSubPriority)
{
 8003996:	b510      	push	{r4, lr}
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003998:	f001 0107 	and.w	r1, r1, #7
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800399c:	f1c1 0c07 	rsb	ip, r1, #7
 80039a0:	f1bc 0f04 	cmp.w	ip, #4
 80039a4:	bf28      	it	cs
 80039a6:	f04f 0c04 	movcs.w	ip, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80039aa:	1d0c      	adds	r4, r1, #4
 80039ac:	2c06      	cmp	r4, #6
 80039ae:	d90f      	bls.n	80039d0 <NVIC_DecodePriority+0x3a>
 80039b0:	3903      	subs	r1, #3

  *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL);
 80039b2:	fa20 f401 	lsr.w	r4, r0, r1
 80039b6:	f04f 3eff 	mov.w	lr, #4294967295
 80039ba:	fa0e fc0c 	lsl.w	ip, lr, ip
 80039be:	ea24 040c 	bic.w	r4, r4, ip
 80039c2:	6014      	str	r4, [r2, #0]
  *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL);
 80039c4:	fa0e fe01 	lsl.w	lr, lr, r1
 80039c8:	ea20 000e 	bic.w	r0, r0, lr
 80039cc:	6018      	str	r0, [r3, #0]
}
 80039ce:	bd10      	pop	{r4, pc}
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80039d0:	2100      	movs	r1, #0
 80039d2:	e7ee      	b.n	80039b2 <NVIC_DecodePriority+0x1c>

080039d4 <__NVIC_SystemReset>:
  __ASM volatile ("dsb 0xF":::"memory");
 80039d4:	f3bf 8f4f 	dsb	sy
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 80039d8:	4905      	ldr	r1, [pc, #20]	@ (80039f0 <__NVIC_SystemReset+0x1c>)
 80039da:	68ca      	ldr	r2, [r1, #12]
 80039dc:	f402 62e0 	and.w	r2, r2, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 80039e0:	4b04      	ldr	r3, [pc, #16]	@ (80039f4 <__NVIC_SystemReset+0x20>)
 80039e2:	4313      	orrs	r3, r2
 80039e4:	60cb      	str	r3, [r1, #12]
 80039e6:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 80039ea:	bf00      	nop
  for(;;)                                                           /* wait until reset */
 80039ec:	e7fd      	b.n	80039ea <__NVIC_SystemReset+0x16>
 80039ee:	bf00      	nop
 80039f0:	e000ed00 	.word	0xe000ed00
 80039f4:	05fa0004 	.word	0x05fa0004

080039f8 <HAL_NVIC_SetPriorityGrouping>:
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80039f8:	4a07      	ldr	r2, [pc, #28]	@ (8003a18 <HAL_NVIC_SetPriorityGrouping+0x20>)
 80039fa:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80039fc:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8003a00:	041b      	lsls	r3, r3, #16
 8003a02:	0c1b      	lsrs	r3, r3, #16
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8003a04:	0200      	lsls	r0, r0, #8
 8003a06:	f400 60e0 	and.w	r0, r0, #1792	@ 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003a0a:	4303      	orrs	r3, r0
  reg_value  =  (reg_value                                   |
 8003a0c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003a10:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
  SCB->AIRCR =  reg_value;
 8003a14:	60d3      	str	r3, [r2, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8003a16:	4770      	bx	lr
 8003a18:	e000ed00 	.word	0xe000ed00

08003a1c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003a1c:	b510      	push	{r4, lr}
 8003a1e:	4604      	mov	r4, r0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003a20:	4b05      	ldr	r3, [pc, #20]	@ (8003a38 <HAL_NVIC_SetPriority+0x1c>)
 8003a22:	68d8      	ldr	r0, [r3, #12]
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003a24:	f3c0 2002 	ubfx	r0, r0, #8, #3
 8003a28:	f7ff ff96 	bl	8003958 <NVIC_EncodePriority>
 8003a2c:	4601      	mov	r1, r0
 8003a2e:	4620      	mov	r0, r4
 8003a30:	f7ff ff6c 	bl	800390c <__NVIC_SetPriority>
}
 8003a34:	bd10      	pop	{r4, pc}
 8003a36:	bf00      	nop
 8003a38:	e000ed00 	.word	0xe000ed00

08003a3c <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8003a3c:	2800      	cmp	r0, #0
 8003a3e:	db07      	blt.n	8003a50 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003a40:	f000 021f 	and.w	r2, r0, #31
 8003a44:	0940      	lsrs	r0, r0, #5
 8003a46:	2301      	movs	r3, #1
 8003a48:	4093      	lsls	r3, r2
 8003a4a:	4a02      	ldr	r2, [pc, #8]	@ (8003a54 <HAL_NVIC_EnableIRQ+0x18>)
 8003a4c:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8003a50:	4770      	bx	lr
 8003a52:	bf00      	nop
 8003a54:	e000e100 	.word	0xe000e100

08003a58 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))  
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8003a58:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8003a5a:	f7ff ff45 	bl	80038e8 <__NVIC_DisableIRQ>
}
 8003a5e:	bd08      	pop	{r3, pc}

08003a60 <HAL_NVIC_SystemReset>:
/**
  * @brief  Initiates a system reset request to reset the MCU.
  * @retval None
  */
void HAL_NVIC_SystemReset(void)
{
 8003a60:	b508      	push	{r3, lr}
  /* System Reset */
  NVIC_SystemReset();
 8003a62:	f7ff ffb7 	bl	80039d4 <__NVIC_SystemReset>
	...

08003a68 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003a68:	3801      	subs	r0, #1
 8003a6a:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8003a6e:	d20b      	bcs.n	8003a88 <HAL_SYSTICK_Config+0x20>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003a70:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8003a74:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003a76:	4a05      	ldr	r2, [pc, #20]	@ (8003a8c <HAL_SYSTICK_Config+0x24>)
 8003a78:	21f0      	movs	r1, #240	@ 0xf0
 8003a7a:	f882 1023 	strb.w	r1, [r2, #35]	@ 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003a7e:	2000      	movs	r0, #0
 8003a80:	6198      	str	r0, [r3, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003a82:	2207      	movs	r2, #7
 8003a84:	611a      	str	r2, [r3, #16]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003a86:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8003a88:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8003a8a:	4770      	bx	lr
 8003a8c:	e000ed00 	.word	0xe000ed00

08003a90 <HAL_NVIC_GetPriorityGrouping>:
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003a90:	4b02      	ldr	r3, [pc, #8]	@ (8003a9c <HAL_NVIC_GetPriorityGrouping+0xc>)
 8003a92:	68d8      	ldr	r0, [r3, #12]
  */
uint32_t HAL_NVIC_GetPriorityGrouping(void)
{
  /* Get the PRIGROUP[10:8] field value */
  return NVIC_GetPriorityGrouping();
}
 8003a94:	f3c0 2002 	ubfx	r0, r0, #8, #3
 8003a98:	4770      	bx	lr
 8003a9a:	bf00      	nop
 8003a9c:	e000ed00 	.word	0xe000ed00

08003aa0 <HAL_NVIC_GetPriority>:
  * @param  pPreemptPriority: Pointer on the Preemptive priority value (starting from 0).
  * @param  pSubPriority: Pointer on the Subpriority value (starting from 0).
  * @retval None
  */
void HAL_NVIC_GetPriority(IRQn_Type IRQn, uint32_t PriorityGroup, uint32_t *pPreemptPriority, uint32_t *pSubPriority)
{
 8003aa0:	b570      	push	{r4, r5, r6, lr}
 8003aa2:	460c      	mov	r4, r1
 8003aa4:	4615      	mov	r5, r2
 8003aa6:	461e      	mov	r6, r3
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 /* Get priority for Cortex-M system or device specific interrupts */
  NVIC_DecodePriority(NVIC_GetPriority(IRQn), PriorityGroup, pPreemptPriority, pSubPriority);
 8003aa8:	f7ff ff44 	bl	8003934 <__NVIC_GetPriority>
 8003aac:	4633      	mov	r3, r6
 8003aae:	462a      	mov	r2, r5
 8003ab0:	4621      	mov	r1, r4
 8003ab2:	f7ff ff70 	bl	8003996 <NVIC_DecodePriority>
}
 8003ab6:	bd70      	pop	{r4, r5, r6, pc}

08003ab8 <HAL_NVIC_SetPendingIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8003ab8:	2800      	cmp	r0, #0
 8003aba:	db08      	blt.n	8003ace <HAL_NVIC_SetPendingIRQ+0x16>
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003abc:	f000 021f 	and.w	r2, r0, #31
 8003ac0:	0940      	lsrs	r0, r0, #5
 8003ac2:	2301      	movs	r3, #1
 8003ac4:	4093      	lsls	r3, r2
 8003ac6:	3040      	adds	r0, #64	@ 0x40
 8003ac8:	4a01      	ldr	r2, [pc, #4]	@ (8003ad0 <HAL_NVIC_SetPendingIRQ+0x18>)
 8003aca:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Set interrupt pending */
  NVIC_SetPendingIRQ(IRQn);
}
 8003ace:	4770      	bx	lr
 8003ad0:	e000e100 	.word	0xe000e100

08003ad4 <HAL_NVIC_GetPendingIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8003ad4:	2800      	cmp	r0, #0
 8003ad6:	db0b      	blt.n	8003af0 <HAL_NVIC_GetPendingIRQ+0x1c>
    return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
 8003ad8:	0943      	lsrs	r3, r0, #5
 8003ada:	3340      	adds	r3, #64	@ 0x40
 8003adc:	4a05      	ldr	r2, [pc, #20]	@ (8003af4 <HAL_NVIC_GetPendingIRQ+0x20>)
 8003ade:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003ae2:	f000 001f 	and.w	r0, r0, #31
 8003ae6:	fa23 f000 	lsr.w	r0, r3, r0
 8003aea:	f000 0001 	and.w	r0, r0, #1
 8003aee:	4770      	bx	lr
    return(0U);
 8003af0:	2000      	movs	r0, #0
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Return 1 if pending else 0 */
  return NVIC_GetPendingIRQ(IRQn);
}
 8003af2:	4770      	bx	lr
 8003af4:	e000e100 	.word	0xe000e100

08003af8 <HAL_NVIC_ClearPendingIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8003af8:	2800      	cmp	r0, #0
 8003afa:	db08      	blt.n	8003b0e <HAL_NVIC_ClearPendingIRQ+0x16>
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003afc:	f000 021f 	and.w	r2, r0, #31
 8003b00:	0940      	lsrs	r0, r0, #5
 8003b02:	2301      	movs	r3, #1
 8003b04:	4093      	lsls	r3, r2
 8003b06:	3060      	adds	r0, #96	@ 0x60
 8003b08:	4a01      	ldr	r2, [pc, #4]	@ (8003b10 <HAL_NVIC_ClearPendingIRQ+0x18>)
 8003b0a:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Clear pending interrupt */
  NVIC_ClearPendingIRQ(IRQn);
}
 8003b0e:	4770      	bx	lr
 8003b10:	e000e100 	.word	0xe000e100

08003b14 <HAL_NVIC_GetActive>:
  if ((int32_t)(IRQn) >= 0)
 8003b14:	2800      	cmp	r0, #0
 8003b16:	db0b      	blt.n	8003b30 <HAL_NVIC_GetActive+0x1c>
    return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
 8003b18:	0943      	lsrs	r3, r0, #5
 8003b1a:	3380      	adds	r3, #128	@ 0x80
 8003b1c:	4a05      	ldr	r2, [pc, #20]	@ (8003b34 <HAL_NVIC_GetActive+0x20>)
 8003b1e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003b22:	f000 001f 	and.w	r0, r0, #31
 8003b26:	fa23 f000 	lsr.w	r0, r3, r0
 8003b2a:	f000 0001 	and.w	r0, r0, #1
 8003b2e:	4770      	bx	lr
    return(0U);
 8003b30:	2000      	movs	r0, #0
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Return 1 if active else 0 */
  return NVIC_GetActive(IRQn);
}
 8003b32:	4770      	bx	lr
 8003b34:	e000e100 	.word	0xe000e100

08003b38 <HAL_SYSTICK_CLKSourceConfig>:
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8003b38:	2804      	cmp	r0, #4
 8003b3a:	d006      	beq.n	8003b4a <HAL_SYSTICK_CLKSourceConfig+0x12>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8003b3c:	f04f 22e0 	mov.w	r2, #3758153728	@ 0xe000e000
 8003b40:	6913      	ldr	r3, [r2, #16]
 8003b42:	f023 0304 	bic.w	r3, r3, #4
 8003b46:	6113      	str	r3, [r2, #16]
  }
}
 8003b48:	4770      	bx	lr
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8003b4a:	f04f 22e0 	mov.w	r2, #3758153728	@ 0xe000e000
 8003b4e:	6913      	ldr	r3, [r2, #16]
 8003b50:	f043 0304 	orr.w	r3, r3, #4
 8003b54:	6113      	str	r3, [r2, #16]
 8003b56:	4770      	bx	lr

08003b58 <HAL_SYSTICK_Callback>:
__weak void HAL_SYSTICK_Callback(void)
{
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 8003b58:	4770      	bx	lr

08003b5a <HAL_SYSTICK_IRQHandler>:
{
 8003b5a:	b508      	push	{r3, lr}
  HAL_SYSTICK_Callback();
 8003b5c:	f7ff fffc 	bl	8003b58 <HAL_SYSTICK_Callback>
}
 8003b60:	bd08      	pop	{r3, pc}

08003b62 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003b62:	b430      	push	{r4, r5}
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003b64:	2401      	movs	r4, #1
 8003b66:	6c05      	ldr	r5, [r0, #64]	@ 0x40
 8003b68:	40ac      	lsls	r4, r5
 8003b6a:	6bc5      	ldr	r5, [r0, #60]	@ 0x3c
 8003b6c:	606c      	str	r4, [r5, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003b6e:	6804      	ldr	r4, [r0, #0]
 8003b70:	6063      	str	r3, [r4, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003b72:	6843      	ldr	r3, [r0, #4]
 8003b74:	2b10      	cmp	r3, #16
 8003b76:	d005      	beq.n	8003b84 <DMA_SetConfig+0x22>
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Channel source address */
    hdma->Instance->CPAR = SrcAddress;
 8003b78:	6803      	ldr	r3, [r0, #0]
 8003b7a:	6099      	str	r1, [r3, #8]

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
 8003b7c:	6803      	ldr	r3, [r0, #0]
 8003b7e:	60da      	str	r2, [r3, #12]
  }
}
 8003b80:	bc30      	pop	{r4, r5}
 8003b82:	4770      	bx	lr
    hdma->Instance->CPAR = DstAddress;
 8003b84:	6803      	ldr	r3, [r0, #0]
 8003b86:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = SrcAddress;
 8003b88:	6803      	ldr	r3, [r0, #0]
 8003b8a:	60d9      	str	r1, [r3, #12]
 8003b8c:	e7f8      	b.n	8003b80 <DMA_SetConfig+0x1e>
	...

08003b90 <HAL_DMA_Init>:
  if(hdma == NULL)
 8003b90:	2800      	cmp	r0, #0
 8003b92:	d038      	beq.n	8003c06 <HAL_DMA_Init+0x76>
{
 8003b94:	b410      	push	{r4}
 8003b96:	4602      	mov	r2, r0
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8003b98:	6801      	ldr	r1, [r0, #0]
 8003b9a:	4b1c      	ldr	r3, [pc, #112]	@ (8003c0c <HAL_DMA_Init+0x7c>)
 8003b9c:	4299      	cmp	r1, r3
 8003b9e:	d827      	bhi.n	8003bf0 <HAL_DMA_Init+0x60>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8003ba0:	4b1b      	ldr	r3, [pc, #108]	@ (8003c10 <HAL_DMA_Init+0x80>)
 8003ba2:	440b      	add	r3, r1
 8003ba4:	481b      	ldr	r0, [pc, #108]	@ (8003c14 <HAL_DMA_Init+0x84>)
 8003ba6:	fba0 0303 	umull	r0, r3, r0, r3
 8003baa:	091b      	lsrs	r3, r3, #4
 8003bac:	009b      	lsls	r3, r3, #2
 8003bae:	6413      	str	r3, [r2, #64]	@ 0x40
    hdma->DmaBaseAddress = DMA1;
 8003bb0:	4b19      	ldr	r3, [pc, #100]	@ (8003c18 <HAL_DMA_Init+0x88>)
 8003bb2:	63d3      	str	r3, [r2, #60]	@ 0x3c
  hdma->State = HAL_DMA_STATE_BUSY;
 8003bb4:	2302      	movs	r3, #2
 8003bb6:	f882 3021 	strb.w	r3, [r2, #33]	@ 0x21
  tmp = hdma->Instance->CCR;
 8003bba:	6808      	ldr	r0, [r1, #0]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8003bbc:	f36f 100d 	bfc	r0, #4, #10
  tmp |=  hdma->Init.Direction        |
 8003bc0:	6853      	ldr	r3, [r2, #4]
 8003bc2:	6894      	ldr	r4, [r2, #8]
 8003bc4:	4323      	orrs	r3, r4
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003bc6:	68d4      	ldr	r4, [r2, #12]
 8003bc8:	4323      	orrs	r3, r4
 8003bca:	6914      	ldr	r4, [r2, #16]
 8003bcc:	4323      	orrs	r3, r4
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003bce:	6954      	ldr	r4, [r2, #20]
 8003bd0:	4323      	orrs	r3, r4
 8003bd2:	6994      	ldr	r4, [r2, #24]
 8003bd4:	4323      	orrs	r3, r4
          hdma->Init.Mode                | hdma->Init.Priority;
 8003bd6:	69d4      	ldr	r4, [r2, #28]
 8003bd8:	4323      	orrs	r3, r4
  tmp |=  hdma->Init.Direction        |
 8003bda:	4303      	orrs	r3, r0
  hdma->Instance->CCR = tmp;
 8003bdc:	600b      	str	r3, [r1, #0]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003bde:	2000      	movs	r0, #0
 8003be0:	6390      	str	r0, [r2, #56]	@ 0x38
  hdma->State = HAL_DMA_STATE_READY;
 8003be2:	2301      	movs	r3, #1
 8003be4:	f882 3021 	strb.w	r3, [r2, #33]	@ 0x21
  hdma->Lock = HAL_UNLOCKED;
 8003be8:	f882 0020 	strb.w	r0, [r2, #32]
}
 8003bec:	bc10      	pop	{r4}
 8003bee:	4770      	bx	lr
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8003bf0:	4b0a      	ldr	r3, [pc, #40]	@ (8003c1c <HAL_DMA_Init+0x8c>)
 8003bf2:	440b      	add	r3, r1
 8003bf4:	4807      	ldr	r0, [pc, #28]	@ (8003c14 <HAL_DMA_Init+0x84>)
 8003bf6:	fba0 0303 	umull	r0, r3, r0, r3
 8003bfa:	091b      	lsrs	r3, r3, #4
 8003bfc:	009b      	lsls	r3, r3, #2
 8003bfe:	6413      	str	r3, [r2, #64]	@ 0x40
    hdma->DmaBaseAddress = DMA2;
 8003c00:	4b07      	ldr	r3, [pc, #28]	@ (8003c20 <HAL_DMA_Init+0x90>)
 8003c02:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8003c04:	e7d6      	b.n	8003bb4 <HAL_DMA_Init+0x24>
    return HAL_ERROR;
 8003c06:	2001      	movs	r0, #1
}
 8003c08:	4770      	bx	lr
 8003c0a:	bf00      	nop
 8003c0c:	40020407 	.word	0x40020407
 8003c10:	bffdfff8 	.word	0xbffdfff8
 8003c14:	cccccccd 	.word	0xcccccccd
 8003c18:	40020000 	.word	0x40020000
 8003c1c:	bffdfbf8 	.word	0xbffdfbf8
 8003c20:	40020400 	.word	0x40020400

08003c24 <HAL_DMA_DeInit>:
  if(hdma == NULL)
 8003c24:	4603      	mov	r3, r0
 8003c26:	2800      	cmp	r0, #0
 8003c28:	d036      	beq.n	8003c98 <HAL_DMA_DeInit+0x74>
  __HAL_DMA_DISABLE(hdma);
 8003c2a:	6801      	ldr	r1, [r0, #0]
 8003c2c:	680a      	ldr	r2, [r1, #0]
 8003c2e:	f022 0201 	bic.w	r2, r2, #1
 8003c32:	600a      	str	r2, [r1, #0]
  hdma->Instance->CCR  = 0U;
 8003c34:	6801      	ldr	r1, [r0, #0]
 8003c36:	2200      	movs	r2, #0
 8003c38:	600a      	str	r2, [r1, #0]
  hdma->Instance->CNDTR = 0U;
 8003c3a:	6801      	ldr	r1, [r0, #0]
 8003c3c:	604a      	str	r2, [r1, #4]
  hdma->Instance->CPAR  = 0U;
 8003c3e:	6801      	ldr	r1, [r0, #0]
 8003c40:	608a      	str	r2, [r1, #8]
  hdma->Instance->CMAR = 0U;
 8003c42:	6801      	ldr	r1, [r0, #0]
 8003c44:	60ca      	str	r2, [r1, #12]
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8003c46:	6801      	ldr	r1, [r0, #0]
 8003c48:	4a14      	ldr	r2, [pc, #80]	@ (8003c9c <HAL_DMA_DeInit+0x78>)
 8003c4a:	4291      	cmp	r1, r2
 8003c4c:	d819      	bhi.n	8003c82 <HAL_DMA_DeInit+0x5e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8003c4e:	4a14      	ldr	r2, [pc, #80]	@ (8003ca0 <HAL_DMA_DeInit+0x7c>)
 8003c50:	440a      	add	r2, r1
 8003c52:	4914      	ldr	r1, [pc, #80]	@ (8003ca4 <HAL_DMA_DeInit+0x80>)
 8003c54:	fba1 1202 	umull	r1, r2, r1, r2
 8003c58:	0912      	lsrs	r2, r2, #4
 8003c5a:	0092      	lsls	r2, r2, #2
 8003c5c:	6402      	str	r2, [r0, #64]	@ 0x40
    hdma->DmaBaseAddress = DMA1;
 8003c5e:	4a12      	ldr	r2, [pc, #72]	@ (8003ca8 <HAL_DMA_DeInit+0x84>)
 8003c60:	63c2      	str	r2, [r0, #60]	@ 0x3c
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex));
 8003c62:	6c18      	ldr	r0, [r3, #64]	@ 0x40
 8003c64:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 8003c66:	2201      	movs	r2, #1
 8003c68:	4082      	lsls	r2, r0
 8003c6a:	604a      	str	r2, [r1, #4]
  hdma->XferCpltCallback = NULL;
 8003c6c:	2000      	movs	r0, #0
 8003c6e:	6298      	str	r0, [r3, #40]	@ 0x28
  hdma->XferHalfCpltCallback = NULL;
 8003c70:	62d8      	str	r0, [r3, #44]	@ 0x2c
  hdma->XferErrorCallback = NULL;
 8003c72:	6318      	str	r0, [r3, #48]	@ 0x30
  hdma->XferAbortCallback = NULL;
 8003c74:	6358      	str	r0, [r3, #52]	@ 0x34
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003c76:	6398      	str	r0, [r3, #56]	@ 0x38
  hdma->State = HAL_DMA_STATE_RESET;
 8003c78:	f883 0021 	strb.w	r0, [r3, #33]	@ 0x21
  __HAL_UNLOCK(hdma);
 8003c7c:	f883 0020 	strb.w	r0, [r3, #32]
  return HAL_OK;
 8003c80:	4770      	bx	lr
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8003c82:	4a0a      	ldr	r2, [pc, #40]	@ (8003cac <HAL_DMA_DeInit+0x88>)
 8003c84:	440a      	add	r2, r1
 8003c86:	4907      	ldr	r1, [pc, #28]	@ (8003ca4 <HAL_DMA_DeInit+0x80>)
 8003c88:	fba1 1202 	umull	r1, r2, r1, r2
 8003c8c:	0912      	lsrs	r2, r2, #4
 8003c8e:	0092      	lsls	r2, r2, #2
 8003c90:	6402      	str	r2, [r0, #64]	@ 0x40
    hdma->DmaBaseAddress = DMA2;
 8003c92:	4a07      	ldr	r2, [pc, #28]	@ (8003cb0 <HAL_DMA_DeInit+0x8c>)
 8003c94:	63c2      	str	r2, [r0, #60]	@ 0x3c
 8003c96:	e7e4      	b.n	8003c62 <HAL_DMA_DeInit+0x3e>
    return HAL_ERROR;
 8003c98:	2001      	movs	r0, #1
}
 8003c9a:	4770      	bx	lr
 8003c9c:	40020407 	.word	0x40020407
 8003ca0:	bffdfff8 	.word	0xbffdfff8
 8003ca4:	cccccccd 	.word	0xcccccccd
 8003ca8:	40020000 	.word	0x40020000
 8003cac:	bffdfbf8 	.word	0xbffdfbf8
 8003cb0:	40020400 	.word	0x40020400

08003cb4 <HAL_DMA_Start>:
{
 8003cb4:	b570      	push	{r4, r5, r6, lr}
 8003cb6:	4604      	mov	r4, r0
  __HAL_LOCK(hdma);
 8003cb8:	f890 0020 	ldrb.w	r0, [r0, #32]
 8003cbc:	2801      	cmp	r0, #1
 8003cbe:	d020      	beq.n	8003d02 <HAL_DMA_Start+0x4e>
 8003cc0:	2001      	movs	r0, #1
 8003cc2:	f884 0020 	strb.w	r0, [r4, #32]
  if(HAL_DMA_STATE_READY == hdma->State)
 8003cc6:	f894 0021 	ldrb.w	r0, [r4, #33]	@ 0x21
 8003cca:	b2c0      	uxtb	r0, r0
 8003ccc:	2801      	cmp	r0, #1
 8003cce:	d004      	beq.n	8003cda <HAL_DMA_Start+0x26>
   __HAL_UNLOCK(hdma);  
 8003cd0:	2300      	movs	r3, #0
 8003cd2:	f884 3020 	strb.w	r3, [r4, #32]
   status = HAL_BUSY;
 8003cd6:	2002      	movs	r0, #2
}
 8003cd8:	bd70      	pop	{r4, r5, r6, pc}
    hdma->State = HAL_DMA_STATE_BUSY;
 8003cda:	2002      	movs	r0, #2
 8003cdc:	f884 0021 	strb.w	r0, [r4, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003ce0:	2500      	movs	r5, #0
 8003ce2:	63a5      	str	r5, [r4, #56]	@ 0x38
    __HAL_DMA_DISABLE(hdma);
 8003ce4:	6826      	ldr	r6, [r4, #0]
 8003ce6:	6830      	ldr	r0, [r6, #0]
 8003ce8:	f020 0001 	bic.w	r0, r0, #1
 8003cec:	6030      	str	r0, [r6, #0]
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003cee:	4620      	mov	r0, r4
 8003cf0:	f7ff ff37 	bl	8003b62 <DMA_SetConfig>
    __HAL_DMA_ENABLE(hdma);
 8003cf4:	6822      	ldr	r2, [r4, #0]
 8003cf6:	6813      	ldr	r3, [r2, #0]
 8003cf8:	f043 0301 	orr.w	r3, r3, #1
 8003cfc:	6013      	str	r3, [r2, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003cfe:	4628      	mov	r0, r5
 8003d00:	e7ea      	b.n	8003cd8 <HAL_DMA_Start+0x24>
  __HAL_LOCK(hdma);
 8003d02:	2002      	movs	r0, #2
 8003d04:	e7e8      	b.n	8003cd8 <HAL_DMA_Start+0x24>

08003d06 <HAL_DMA_Start_IT>:
{
 8003d06:	b538      	push	{r3, r4, r5, lr}
 8003d08:	4604      	mov	r4, r0
  __HAL_LOCK(hdma);
 8003d0a:	f890 0020 	ldrb.w	r0, [r0, #32]
 8003d0e:	2801      	cmp	r0, #1
 8003d10:	d032      	beq.n	8003d78 <HAL_DMA_Start_IT+0x72>
 8003d12:	2001      	movs	r0, #1
 8003d14:	f884 0020 	strb.w	r0, [r4, #32]
  if(HAL_DMA_STATE_READY == hdma->State)
 8003d18:	f894 0021 	ldrb.w	r0, [r4, #33]	@ 0x21
 8003d1c:	b2c0      	uxtb	r0, r0
 8003d1e:	2801      	cmp	r0, #1
 8003d20:	d004      	beq.n	8003d2c <HAL_DMA_Start_IT+0x26>
    __HAL_UNLOCK(hdma); 
 8003d22:	2300      	movs	r3, #0
 8003d24:	f884 3020 	strb.w	r3, [r4, #32]
    status = HAL_BUSY;
 8003d28:	2002      	movs	r0, #2
}
 8003d2a:	bd38      	pop	{r3, r4, r5, pc}
    hdma->State = HAL_DMA_STATE_BUSY;
 8003d2c:	2002      	movs	r0, #2
 8003d2e:	f884 0021 	strb.w	r0, [r4, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003d32:	2000      	movs	r0, #0
 8003d34:	63a0      	str	r0, [r4, #56]	@ 0x38
    __HAL_DMA_DISABLE(hdma);
 8003d36:	6825      	ldr	r5, [r4, #0]
 8003d38:	6828      	ldr	r0, [r5, #0]
 8003d3a:	f020 0001 	bic.w	r0, r0, #1
 8003d3e:	6028      	str	r0, [r5, #0]
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003d40:	4620      	mov	r0, r4
 8003d42:	f7ff ff0e 	bl	8003b62 <DMA_SetConfig>
    if(NULL != hdma->XferHalfCpltCallback)
 8003d46:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8003d48:	b15b      	cbz	r3, 8003d62 <HAL_DMA_Start_IT+0x5c>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003d4a:	6822      	ldr	r2, [r4, #0]
 8003d4c:	6813      	ldr	r3, [r2, #0]
 8003d4e:	f043 030e 	orr.w	r3, r3, #14
 8003d52:	6013      	str	r3, [r2, #0]
    __HAL_DMA_ENABLE(hdma);
 8003d54:	6822      	ldr	r2, [r4, #0]
 8003d56:	6813      	ldr	r3, [r2, #0]
 8003d58:	f043 0301 	orr.w	r3, r3, #1
 8003d5c:	6013      	str	r3, [r2, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003d5e:	2000      	movs	r0, #0
 8003d60:	e7e3      	b.n	8003d2a <HAL_DMA_Start_IT+0x24>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003d62:	6822      	ldr	r2, [r4, #0]
 8003d64:	6813      	ldr	r3, [r2, #0]
 8003d66:	f023 0304 	bic.w	r3, r3, #4
 8003d6a:	6013      	str	r3, [r2, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003d6c:	6822      	ldr	r2, [r4, #0]
 8003d6e:	6813      	ldr	r3, [r2, #0]
 8003d70:	f043 030a 	orr.w	r3, r3, #10
 8003d74:	6013      	str	r3, [r2, #0]
 8003d76:	e7ed      	b.n	8003d54 <HAL_DMA_Start_IT+0x4e>
  __HAL_LOCK(hdma);
 8003d78:	2002      	movs	r0, #2
 8003d7a:	e7d6      	b.n	8003d2a <HAL_DMA_Start_IT+0x24>

08003d7c <HAL_DMA_Abort>:
{
 8003d7c:	4603      	mov	r3, r0
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003d7e:	f890 2021 	ldrb.w	r2, [r0, #33]	@ 0x21
 8003d82:	b2d2      	uxtb	r2, r2
 8003d84:	2a02      	cmp	r2, #2
 8003d86:	d006      	beq.n	8003d96 <HAL_DMA_Abort+0x1a>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003d88:	2204      	movs	r2, #4
 8003d8a:	6382      	str	r2, [r0, #56]	@ 0x38
    __HAL_UNLOCK(hdma);
 8003d8c:	2200      	movs	r2, #0
 8003d8e:	f880 2020 	strb.w	r2, [r0, #32]
    return HAL_ERROR;
 8003d92:	2001      	movs	r0, #1
 8003d94:	4770      	bx	lr
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003d96:	6801      	ldr	r1, [r0, #0]
 8003d98:	680a      	ldr	r2, [r1, #0]
 8003d9a:	f022 020e 	bic.w	r2, r2, #14
 8003d9e:	600a      	str	r2, [r1, #0]
    __HAL_DMA_DISABLE(hdma);
 8003da0:	6801      	ldr	r1, [r0, #0]
 8003da2:	680a      	ldr	r2, [r1, #0]
 8003da4:	f022 0201 	bic.w	r2, r2, #1
 8003da8:	600a      	str	r2, [r1, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003daa:	6c02      	ldr	r2, [r0, #64]	@ 0x40
 8003dac:	6bc0      	ldr	r0, [r0, #60]	@ 0x3c
 8003dae:	2101      	movs	r1, #1
 8003db0:	fa01 f202 	lsl.w	r2, r1, r2
 8003db4:	6042      	str	r2, [r0, #4]
  hdma->State = HAL_DMA_STATE_READY;
 8003db6:	f883 1021 	strb.w	r1, [r3, #33]	@ 0x21
  __HAL_UNLOCK(hdma);      
 8003dba:	2000      	movs	r0, #0
 8003dbc:	f883 0020 	strb.w	r0, [r3, #32]
}
 8003dc0:	4770      	bx	lr
	...

08003dc4 <HAL_DMA_Abort_IT>:
{  
 8003dc4:	b508      	push	{r3, lr}
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8003dc6:	f890 3021 	ldrb.w	r3, [r0, #33]	@ 0x21
 8003dca:	b2db      	uxtb	r3, r3
 8003dcc:	2b02      	cmp	r3, #2
 8003dce:	d003      	beq.n	8003dd8 <HAL_DMA_Abort_IT+0x14>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003dd0:	2304      	movs	r3, #4
 8003dd2:	6383      	str	r3, [r0, #56]	@ 0x38
    status = HAL_ERROR;
 8003dd4:	2001      	movs	r0, #1
}
 8003dd6:	bd08      	pop	{r3, pc}
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003dd8:	6802      	ldr	r2, [r0, #0]
 8003dda:	6813      	ldr	r3, [r2, #0]
 8003ddc:	f023 030e 	bic.w	r3, r3, #14
 8003de0:	6013      	str	r3, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 8003de2:	6802      	ldr	r2, [r0, #0]
 8003de4:	6813      	ldr	r3, [r2, #0]
 8003de6:	f023 0301 	bic.w	r3, r3, #1
 8003dea:	6013      	str	r3, [r2, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8003dec:	6803      	ldr	r3, [r0, #0]
 8003dee:	4a4c      	ldr	r2, [pc, #304]	@ (8003f20 <HAL_DMA_Abort_IT+0x15c>)
 8003df0:	4293      	cmp	r3, r2
 8003df2:	d94e      	bls.n	8003e92 <HAL_DMA_Abort_IT+0xce>
 8003df4:	3a78      	subs	r2, #120	@ 0x78
 8003df6:	4293      	cmp	r3, r2
 8003df8:	d024      	beq.n	8003e44 <HAL_DMA_Abort_IT+0x80>
 8003dfa:	3214      	adds	r2, #20
 8003dfc:	4293      	cmp	r3, r2
 8003dfe:	d030      	beq.n	8003e62 <HAL_DMA_Abort_IT+0x9e>
 8003e00:	3214      	adds	r2, #20
 8003e02:	4293      	cmp	r3, r2
 8003e04:	d02f      	beq.n	8003e66 <HAL_DMA_Abort_IT+0xa2>
 8003e06:	3214      	adds	r2, #20
 8003e08:	4293      	cmp	r3, r2
 8003e0a:	d02f      	beq.n	8003e6c <HAL_DMA_Abort_IT+0xa8>
 8003e0c:	3214      	adds	r2, #20
 8003e0e:	4293      	cmp	r3, r2
 8003e10:	d02f      	beq.n	8003e72 <HAL_DMA_Abort_IT+0xae>
 8003e12:	3214      	adds	r2, #20
 8003e14:	4293      	cmp	r3, r2
 8003e16:	d02f      	beq.n	8003e78 <HAL_DMA_Abort_IT+0xb4>
 8003e18:	3214      	adds	r2, #20
 8003e1a:	4293      	cmp	r3, r2
 8003e1c:	d02f      	beq.n	8003e7e <HAL_DMA_Abort_IT+0xba>
 8003e1e:	f502 7262 	add.w	r2, r2, #904	@ 0x388
 8003e22:	4293      	cmp	r3, r2
 8003e24:	d02e      	beq.n	8003e84 <HAL_DMA_Abort_IT+0xc0>
 8003e26:	3214      	adds	r2, #20
 8003e28:	4293      	cmp	r3, r2
 8003e2a:	d02d      	beq.n	8003e88 <HAL_DMA_Abort_IT+0xc4>
 8003e2c:	3214      	adds	r2, #20
 8003e2e:	4293      	cmp	r3, r2
 8003e30:	d02c      	beq.n	8003e8c <HAL_DMA_Abort_IT+0xc8>
 8003e32:	3214      	adds	r2, #20
 8003e34:	4293      	cmp	r3, r2
 8003e36:	d002      	beq.n	8003e3e <HAL_DMA_Abort_IT+0x7a>
 8003e38:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8003e3c:	e003      	b.n	8003e46 <HAL_DMA_Abort_IT+0x82>
 8003e3e:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8003e42:	e000      	b.n	8003e46 <HAL_DMA_Abort_IT+0x82>
 8003e44:	2201      	movs	r2, #1
 8003e46:	4b37      	ldr	r3, [pc, #220]	@ (8003f24 <HAL_DMA_Abort_IT+0x160>)
 8003e48:	605a      	str	r2, [r3, #4]
    hdma->State = HAL_DMA_STATE_READY;
 8003e4a:	2301      	movs	r3, #1
 8003e4c:	f880 3021 	strb.w	r3, [r0, #33]	@ 0x21
    __HAL_UNLOCK(hdma);
 8003e50:	2300      	movs	r3, #0
 8003e52:	f880 3020 	strb.w	r3, [r0, #32]
    if(hdma->XferAbortCallback != NULL)
 8003e56:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	d05e      	beq.n	8003f1a <HAL_DMA_Abort_IT+0x156>
      hdma->XferAbortCallback(hdma);
 8003e5c:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 8003e5e:	2000      	movs	r0, #0
 8003e60:	e7b9      	b.n	8003dd6 <HAL_DMA_Abort_IT+0x12>
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8003e62:	2210      	movs	r2, #16
 8003e64:	e7ef      	b.n	8003e46 <HAL_DMA_Abort_IT+0x82>
 8003e66:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003e6a:	e7ec      	b.n	8003e46 <HAL_DMA_Abort_IT+0x82>
 8003e6c:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8003e70:	e7e9      	b.n	8003e46 <HAL_DMA_Abort_IT+0x82>
 8003e72:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8003e76:	e7e6      	b.n	8003e46 <HAL_DMA_Abort_IT+0x82>
 8003e78:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8003e7c:	e7e3      	b.n	8003e46 <HAL_DMA_Abort_IT+0x82>
 8003e7e:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8003e82:	e7e0      	b.n	8003e46 <HAL_DMA_Abort_IT+0x82>
 8003e84:	2201      	movs	r2, #1
 8003e86:	e7de      	b.n	8003e46 <HAL_DMA_Abort_IT+0x82>
 8003e88:	2210      	movs	r2, #16
 8003e8a:	e7dc      	b.n	8003e46 <HAL_DMA_Abort_IT+0x82>
 8003e8c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003e90:	e7d9      	b.n	8003e46 <HAL_DMA_Abort_IT+0x82>
 8003e92:	4a25      	ldr	r2, [pc, #148]	@ (8003f28 <HAL_DMA_Abort_IT+0x164>)
 8003e94:	4293      	cmp	r3, r2
 8003e96:	d024      	beq.n	8003ee2 <HAL_DMA_Abort_IT+0x11e>
 8003e98:	3214      	adds	r2, #20
 8003e9a:	4293      	cmp	r3, r2
 8003e9c:	d025      	beq.n	8003eea <HAL_DMA_Abort_IT+0x126>
 8003e9e:	3214      	adds	r2, #20
 8003ea0:	4293      	cmp	r3, r2
 8003ea2:	d024      	beq.n	8003eee <HAL_DMA_Abort_IT+0x12a>
 8003ea4:	3214      	adds	r2, #20
 8003ea6:	4293      	cmp	r3, r2
 8003ea8:	d024      	beq.n	8003ef4 <HAL_DMA_Abort_IT+0x130>
 8003eaa:	3214      	adds	r2, #20
 8003eac:	4293      	cmp	r3, r2
 8003eae:	d024      	beq.n	8003efa <HAL_DMA_Abort_IT+0x136>
 8003eb0:	3214      	adds	r2, #20
 8003eb2:	4293      	cmp	r3, r2
 8003eb4:	d024      	beq.n	8003f00 <HAL_DMA_Abort_IT+0x13c>
 8003eb6:	3214      	adds	r2, #20
 8003eb8:	4293      	cmp	r3, r2
 8003eba:	d024      	beq.n	8003f06 <HAL_DMA_Abort_IT+0x142>
 8003ebc:	f502 7262 	add.w	r2, r2, #904	@ 0x388
 8003ec0:	4293      	cmp	r3, r2
 8003ec2:	d023      	beq.n	8003f0c <HAL_DMA_Abort_IT+0x148>
 8003ec4:	3214      	adds	r2, #20
 8003ec6:	4293      	cmp	r3, r2
 8003ec8:	d022      	beq.n	8003f10 <HAL_DMA_Abort_IT+0x14c>
 8003eca:	3214      	adds	r2, #20
 8003ecc:	4293      	cmp	r3, r2
 8003ece:	d021      	beq.n	8003f14 <HAL_DMA_Abort_IT+0x150>
 8003ed0:	3214      	adds	r2, #20
 8003ed2:	4293      	cmp	r3, r2
 8003ed4:	d002      	beq.n	8003edc <HAL_DMA_Abort_IT+0x118>
 8003ed6:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8003eda:	e003      	b.n	8003ee4 <HAL_DMA_Abort_IT+0x120>
 8003edc:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8003ee0:	e000      	b.n	8003ee4 <HAL_DMA_Abort_IT+0x120>
 8003ee2:	2201      	movs	r2, #1
 8003ee4:	4b11      	ldr	r3, [pc, #68]	@ (8003f2c <HAL_DMA_Abort_IT+0x168>)
 8003ee6:	605a      	str	r2, [r3, #4]
 8003ee8:	e7af      	b.n	8003e4a <HAL_DMA_Abort_IT+0x86>
 8003eea:	2210      	movs	r2, #16
 8003eec:	e7fa      	b.n	8003ee4 <HAL_DMA_Abort_IT+0x120>
 8003eee:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003ef2:	e7f7      	b.n	8003ee4 <HAL_DMA_Abort_IT+0x120>
 8003ef4:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8003ef8:	e7f4      	b.n	8003ee4 <HAL_DMA_Abort_IT+0x120>
 8003efa:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8003efe:	e7f1      	b.n	8003ee4 <HAL_DMA_Abort_IT+0x120>
 8003f00:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8003f04:	e7ee      	b.n	8003ee4 <HAL_DMA_Abort_IT+0x120>
 8003f06:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8003f0a:	e7eb      	b.n	8003ee4 <HAL_DMA_Abort_IT+0x120>
 8003f0c:	2201      	movs	r2, #1
 8003f0e:	e7e9      	b.n	8003ee4 <HAL_DMA_Abort_IT+0x120>
 8003f10:	2210      	movs	r2, #16
 8003f12:	e7e7      	b.n	8003ee4 <HAL_DMA_Abort_IT+0x120>
 8003f14:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003f18:	e7e4      	b.n	8003ee4 <HAL_DMA_Abort_IT+0x120>
  HAL_StatusTypeDef status = HAL_OK;
 8003f1a:	2000      	movs	r0, #0
 8003f1c:	e75b      	b.n	8003dd6 <HAL_DMA_Abort_IT+0x12>
 8003f1e:	bf00      	nop
 8003f20:	40020080 	.word	0x40020080
 8003f24:	40020400 	.word	0x40020400
 8003f28:	40020008 	.word	0x40020008
 8003f2c:	40020000 	.word	0x40020000

08003f30 <HAL_DMA_PollForTransfer>:
{
 8003f30:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003f34:	4604      	mov	r4, r0
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8003f36:	f890 3021 	ldrb.w	r3, [r0, #33]	@ 0x21
 8003f3a:	b2db      	uxtb	r3, r3
 8003f3c:	2b02      	cmp	r3, #2
 8003f3e:	d007      	beq.n	8003f50 <HAL_DMA_PollForTransfer+0x20>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003f40:	2304      	movs	r3, #4
 8003f42:	6383      	str	r3, [r0, #56]	@ 0x38
    __HAL_UNLOCK(hdma);
 8003f44:	2300      	movs	r3, #0
 8003f46:	f880 3020 	strb.w	r3, [r0, #32]
    return HAL_ERROR;
 8003f4a:	2001      	movs	r0, #1
}
 8003f4c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003f50:	4688      	mov	r8, r1
 8003f52:	4616      	mov	r6, r2
  if (RESET != (hdma->Instance->CCR & DMA_CCR_CIRC))
 8003f54:	6803      	ldr	r3, [r0, #0]
 8003f56:	681a      	ldr	r2, [r3, #0]
 8003f58:	f012 0f20 	tst.w	r2, #32
 8003f5c:	d125      	bne.n	8003faa <HAL_DMA_PollForTransfer+0x7a>
  if(CompleteLevel == HAL_DMA_FULL_TRANSFER)
 8003f5e:	bb61      	cbnz	r1, 8003fba <HAL_DMA_PollForTransfer+0x8a>
    temp = __HAL_DMA_GET_TC_FLAG_INDEX(hdma);
 8003f60:	4aa1      	ldr	r2, [pc, #644]	@ (80041e8 <HAL_DMA_PollForTransfer+0x2b8>)
 8003f62:	4293      	cmp	r3, r2
 8003f64:	d051      	beq.n	800400a <HAL_DMA_PollForTransfer+0xda>
 8003f66:	3214      	adds	r2, #20
 8003f68:	4293      	cmp	r3, r2
 8003f6a:	d053      	beq.n	8004014 <HAL_DMA_PollForTransfer+0xe4>
 8003f6c:	3214      	adds	r2, #20
 8003f6e:	4293      	cmp	r3, r2
 8003f70:	d052      	beq.n	8004018 <HAL_DMA_PollForTransfer+0xe8>
 8003f72:	3214      	adds	r2, #20
 8003f74:	4293      	cmp	r3, r2
 8003f76:	d052      	beq.n	800401e <HAL_DMA_PollForTransfer+0xee>
 8003f78:	3214      	adds	r2, #20
 8003f7a:	4293      	cmp	r3, r2
 8003f7c:	d052      	beq.n	8004024 <HAL_DMA_PollForTransfer+0xf4>
 8003f7e:	3214      	adds	r2, #20
 8003f80:	4293      	cmp	r3, r2
 8003f82:	d052      	beq.n	800402a <HAL_DMA_PollForTransfer+0xfa>
 8003f84:	3214      	adds	r2, #20
 8003f86:	4293      	cmp	r3, r2
 8003f88:	d052      	beq.n	8004030 <HAL_DMA_PollForTransfer+0x100>
 8003f8a:	f502 7262 	add.w	r2, r2, #904	@ 0x388
 8003f8e:	4293      	cmp	r3, r2
 8003f90:	d051      	beq.n	8004036 <HAL_DMA_PollForTransfer+0x106>
 8003f92:	3214      	adds	r2, #20
 8003f94:	4293      	cmp	r3, r2
 8003f96:	d050      	beq.n	800403a <HAL_DMA_PollForTransfer+0x10a>
 8003f98:	3214      	adds	r2, #20
 8003f9a:	4293      	cmp	r3, r2
 8003f9c:	d04f      	beq.n	800403e <HAL_DMA_PollForTransfer+0x10e>
 8003f9e:	3214      	adds	r2, #20
 8003fa0:	4293      	cmp	r3, r2
 8003fa2:	d007      	beq.n	8003fb4 <HAL_DMA_PollForTransfer+0x84>
 8003fa4:	f44f 3700 	mov.w	r7, #131072	@ 0x20000
 8003fa8:	e030      	b.n	800400c <HAL_DMA_PollForTransfer+0xdc>
    hdma->ErrorCode = HAL_DMA_ERROR_NOT_SUPPORTED;
 8003faa:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003fae:	6383      	str	r3, [r0, #56]	@ 0x38
    return HAL_ERROR;
 8003fb0:	2001      	movs	r0, #1
 8003fb2:	e7cb      	b.n	8003f4c <HAL_DMA_PollForTransfer+0x1c>
    temp = __HAL_DMA_GET_TC_FLAG_INDEX(hdma);
 8003fb4:	f44f 5700 	mov.w	r7, #8192	@ 0x2000
 8003fb8:	e028      	b.n	800400c <HAL_DMA_PollForTransfer+0xdc>
    temp = __HAL_DMA_GET_HT_FLAG_INDEX(hdma);
 8003fba:	4a8b      	ldr	r2, [pc, #556]	@ (80041e8 <HAL_DMA_PollForTransfer+0x2b8>)
 8003fbc:	4293      	cmp	r3, r2
 8003fbe:	d041      	beq.n	8004044 <HAL_DMA_PollForTransfer+0x114>
 8003fc0:	3214      	adds	r2, #20
 8003fc2:	4293      	cmp	r3, r2
 8003fc4:	d040      	beq.n	8004048 <HAL_DMA_PollForTransfer+0x118>
 8003fc6:	3214      	adds	r2, #20
 8003fc8:	4293      	cmp	r3, r2
 8003fca:	d03f      	beq.n	800404c <HAL_DMA_PollForTransfer+0x11c>
 8003fcc:	3214      	adds	r2, #20
 8003fce:	4293      	cmp	r3, r2
 8003fd0:	d03f      	beq.n	8004052 <HAL_DMA_PollForTransfer+0x122>
 8003fd2:	3214      	adds	r2, #20
 8003fd4:	4293      	cmp	r3, r2
 8003fd6:	d03f      	beq.n	8004058 <HAL_DMA_PollForTransfer+0x128>
 8003fd8:	3214      	adds	r2, #20
 8003fda:	4293      	cmp	r3, r2
 8003fdc:	d03f      	beq.n	800405e <HAL_DMA_PollForTransfer+0x12e>
 8003fde:	3214      	adds	r2, #20
 8003fe0:	4293      	cmp	r3, r2
 8003fe2:	d03f      	beq.n	8004064 <HAL_DMA_PollForTransfer+0x134>
 8003fe4:	f502 7262 	add.w	r2, r2, #904	@ 0x388
 8003fe8:	4293      	cmp	r3, r2
 8003fea:	d03e      	beq.n	800406a <HAL_DMA_PollForTransfer+0x13a>
 8003fec:	3214      	adds	r2, #20
 8003fee:	4293      	cmp	r3, r2
 8003ff0:	d03d      	beq.n	800406e <HAL_DMA_PollForTransfer+0x13e>
 8003ff2:	3214      	adds	r2, #20
 8003ff4:	4293      	cmp	r3, r2
 8003ff6:	d03c      	beq.n	8004072 <HAL_DMA_PollForTransfer+0x142>
 8003ff8:	3214      	adds	r2, #20
 8003ffa:	4293      	cmp	r3, r2
 8003ffc:	d002      	beq.n	8004004 <HAL_DMA_PollForTransfer+0xd4>
 8003ffe:	f44f 2780 	mov.w	r7, #262144	@ 0x40000
 8004002:	e003      	b.n	800400c <HAL_DMA_PollForTransfer+0xdc>
 8004004:	f44f 4780 	mov.w	r7, #16384	@ 0x4000
 8004008:	e000      	b.n	800400c <HAL_DMA_PollForTransfer+0xdc>
    temp = __HAL_DMA_GET_TC_FLAG_INDEX(hdma);
 800400a:	2702      	movs	r7, #2
  tickstart = HAL_GetTick();
 800400c:	f7ff fbce 	bl	80037ac <HAL_GetTick>
 8004010:	4681      	mov	r9, r0
  while(__HAL_DMA_GET_FLAG(hdma, temp) == RESET)
 8004012:	e040      	b.n	8004096 <HAL_DMA_PollForTransfer+0x166>
    temp = __HAL_DMA_GET_TC_FLAG_INDEX(hdma);
 8004014:	2720      	movs	r7, #32
 8004016:	e7f9      	b.n	800400c <HAL_DMA_PollForTransfer+0xdc>
 8004018:	f44f 7700 	mov.w	r7, #512	@ 0x200
 800401c:	e7f6      	b.n	800400c <HAL_DMA_PollForTransfer+0xdc>
 800401e:	f44f 5700 	mov.w	r7, #8192	@ 0x2000
 8004022:	e7f3      	b.n	800400c <HAL_DMA_PollForTransfer+0xdc>
 8004024:	f44f 3700 	mov.w	r7, #131072	@ 0x20000
 8004028:	e7f0      	b.n	800400c <HAL_DMA_PollForTransfer+0xdc>
 800402a:	f44f 1700 	mov.w	r7, #2097152	@ 0x200000
 800402e:	e7ed      	b.n	800400c <HAL_DMA_PollForTransfer+0xdc>
 8004030:	f04f 7700 	mov.w	r7, #33554432	@ 0x2000000
 8004034:	e7ea      	b.n	800400c <HAL_DMA_PollForTransfer+0xdc>
 8004036:	2702      	movs	r7, #2
 8004038:	e7e8      	b.n	800400c <HAL_DMA_PollForTransfer+0xdc>
 800403a:	2720      	movs	r7, #32
 800403c:	e7e6      	b.n	800400c <HAL_DMA_PollForTransfer+0xdc>
 800403e:	f44f 7700 	mov.w	r7, #512	@ 0x200
 8004042:	e7e3      	b.n	800400c <HAL_DMA_PollForTransfer+0xdc>
    temp = __HAL_DMA_GET_HT_FLAG_INDEX(hdma);
 8004044:	2704      	movs	r7, #4
 8004046:	e7e1      	b.n	800400c <HAL_DMA_PollForTransfer+0xdc>
 8004048:	2740      	movs	r7, #64	@ 0x40
 800404a:	e7df      	b.n	800400c <HAL_DMA_PollForTransfer+0xdc>
 800404c:	f44f 6780 	mov.w	r7, #1024	@ 0x400
 8004050:	e7dc      	b.n	800400c <HAL_DMA_PollForTransfer+0xdc>
 8004052:	f44f 4780 	mov.w	r7, #16384	@ 0x4000
 8004056:	e7d9      	b.n	800400c <HAL_DMA_PollForTransfer+0xdc>
 8004058:	f44f 2780 	mov.w	r7, #262144	@ 0x40000
 800405c:	e7d6      	b.n	800400c <HAL_DMA_PollForTransfer+0xdc>
 800405e:	f44f 0780 	mov.w	r7, #4194304	@ 0x400000
 8004062:	e7d3      	b.n	800400c <HAL_DMA_PollForTransfer+0xdc>
 8004064:	f04f 6780 	mov.w	r7, #67108864	@ 0x4000000
 8004068:	e7d0      	b.n	800400c <HAL_DMA_PollForTransfer+0xdc>
 800406a:	2704      	movs	r7, #4
 800406c:	e7ce      	b.n	800400c <HAL_DMA_PollForTransfer+0xdc>
 800406e:	2740      	movs	r7, #64	@ 0x40
 8004070:	e7cc      	b.n	800400c <HAL_DMA_PollForTransfer+0xdc>
 8004072:	f44f 6780 	mov.w	r7, #1024	@ 0x400
 8004076:	e7c9      	b.n	800400c <HAL_DMA_PollForTransfer+0xdc>
    if((__HAL_DMA_GET_FLAG(hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma)) != RESET))
 8004078:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800407c:	e000      	b.n	8004080 <HAL_DMA_PollForTransfer+0x150>
 800407e:	2308      	movs	r3, #8
 8004080:	421a      	tst	r2, r3
 8004082:	bf14      	ite	ne
 8004084:	2301      	movne	r3, #1
 8004086:	2300      	moveq	r3, #0
 8004088:	2b00      	cmp	r3, #0
 800408a:	f040 809d 	bne.w	80041c8 <HAL_DMA_PollForTransfer+0x298>
    if(Timeout != HAL_MAX_DELAY)
 800408e:	f1b6 3fff 	cmp.w	r6, #4294967295
 8004092:	f040 80b1 	bne.w	80041f8 <HAL_DMA_PollForTransfer+0x2c8>
  while(__HAL_DMA_GET_FLAG(hdma, temp) == RESET)
 8004096:	6823      	ldr	r3, [r4, #0]
 8004098:	4d54      	ldr	r5, [pc, #336]	@ (80041ec <HAL_DMA_PollForTransfer+0x2bc>)
 800409a:	42ab      	cmp	r3, r5
 800409c:	f240 80bf 	bls.w	800421e <HAL_DMA_PollForTransfer+0x2ee>
 80040a0:	4a53      	ldr	r2, [pc, #332]	@ (80041f0 <HAL_DMA_PollForTransfer+0x2c0>)
 80040a2:	6812      	ldr	r2, [r2, #0]
 80040a4:	423a      	tst	r2, r7
 80040a6:	bf0c      	ite	eq
 80040a8:	2501      	moveq	r5, #1
 80040aa:	2500      	movne	r5, #0
 80040ac:	2d00      	cmp	r5, #0
 80040ae:	f000 80bd 	beq.w	800422c <HAL_DMA_PollForTransfer+0x2fc>
    if((__HAL_DMA_GET_FLAG(hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma)) != RESET))
 80040b2:	4a4e      	ldr	r2, [pc, #312]	@ (80041ec <HAL_DMA_PollForTransfer+0x2bc>)
 80040b4:	4293      	cmp	r3, r2
 80040b6:	d93f      	bls.n	8004138 <HAL_DMA_PollForTransfer+0x208>
 80040b8:	f502 7260 	add.w	r2, r2, #896	@ 0x380
 80040bc:	6812      	ldr	r2, [r2, #0]
 80040be:	494a      	ldr	r1, [pc, #296]	@ (80041e8 <HAL_DMA_PollForTransfer+0x2b8>)
 80040c0:	428b      	cmp	r3, r1
 80040c2:	d0dc      	beq.n	800407e <HAL_DMA_PollForTransfer+0x14e>
 80040c4:	3114      	adds	r1, #20
 80040c6:	428b      	cmp	r3, r1
 80040c8:	d01e      	beq.n	8004108 <HAL_DMA_PollForTransfer+0x1d8>
 80040ca:	3114      	adds	r1, #20
 80040cc:	428b      	cmp	r3, r1
 80040ce:	d01d      	beq.n	800410c <HAL_DMA_PollForTransfer+0x1dc>
 80040d0:	3114      	adds	r1, #20
 80040d2:	428b      	cmp	r3, r1
 80040d4:	d01d      	beq.n	8004112 <HAL_DMA_PollForTransfer+0x1e2>
 80040d6:	3114      	adds	r1, #20
 80040d8:	428b      	cmp	r3, r1
 80040da:	d01d      	beq.n	8004118 <HAL_DMA_PollForTransfer+0x1e8>
 80040dc:	3114      	adds	r1, #20
 80040de:	428b      	cmp	r3, r1
 80040e0:	d01d      	beq.n	800411e <HAL_DMA_PollForTransfer+0x1ee>
 80040e2:	3114      	adds	r1, #20
 80040e4:	428b      	cmp	r3, r1
 80040e6:	d01d      	beq.n	8004124 <HAL_DMA_PollForTransfer+0x1f4>
 80040e8:	f501 7162 	add.w	r1, r1, #904	@ 0x388
 80040ec:	428b      	cmp	r3, r1
 80040ee:	d01c      	beq.n	800412a <HAL_DMA_PollForTransfer+0x1fa>
 80040f0:	3114      	adds	r1, #20
 80040f2:	428b      	cmp	r3, r1
 80040f4:	d01b      	beq.n	800412e <HAL_DMA_PollForTransfer+0x1fe>
 80040f6:	3114      	adds	r1, #20
 80040f8:	428b      	cmp	r3, r1
 80040fa:	d01a      	beq.n	8004132 <HAL_DMA_PollForTransfer+0x202>
 80040fc:	3114      	adds	r1, #20
 80040fe:	428b      	cmp	r3, r1
 8004100:	d0ba      	beq.n	8004078 <HAL_DMA_PollForTransfer+0x148>
 8004102:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8004106:	e7bb      	b.n	8004080 <HAL_DMA_PollForTransfer+0x150>
 8004108:	2380      	movs	r3, #128	@ 0x80
 800410a:	e7b9      	b.n	8004080 <HAL_DMA_PollForTransfer+0x150>
 800410c:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8004110:	e7b6      	b.n	8004080 <HAL_DMA_PollForTransfer+0x150>
 8004112:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004116:	e7b3      	b.n	8004080 <HAL_DMA_PollForTransfer+0x150>
 8004118:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800411c:	e7b0      	b.n	8004080 <HAL_DMA_PollForTransfer+0x150>
 800411e:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 8004122:	e7ad      	b.n	8004080 <HAL_DMA_PollForTransfer+0x150>
 8004124:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8004128:	e7aa      	b.n	8004080 <HAL_DMA_PollForTransfer+0x150>
 800412a:	2308      	movs	r3, #8
 800412c:	e7a8      	b.n	8004080 <HAL_DMA_PollForTransfer+0x150>
 800412e:	2380      	movs	r3, #128	@ 0x80
 8004130:	e7a6      	b.n	8004080 <HAL_DMA_PollForTransfer+0x150>
 8004132:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8004136:	e7a3      	b.n	8004080 <HAL_DMA_PollForTransfer+0x150>
 8004138:	4a2e      	ldr	r2, [pc, #184]	@ (80041f4 <HAL_DMA_PollForTransfer+0x2c4>)
 800413a:	6812      	ldr	r2, [r2, #0]
 800413c:	492a      	ldr	r1, [pc, #168]	@ (80041e8 <HAL_DMA_PollForTransfer+0x2b8>)
 800413e:	428b      	cmp	r3, r1
 8004140:	d024      	beq.n	800418c <HAL_DMA_PollForTransfer+0x25c>
 8004142:	3114      	adds	r1, #20
 8004144:	428b      	cmp	r3, r1
 8004146:	d027      	beq.n	8004198 <HAL_DMA_PollForTransfer+0x268>
 8004148:	3114      	adds	r1, #20
 800414a:	428b      	cmp	r3, r1
 800414c:	d026      	beq.n	800419c <HAL_DMA_PollForTransfer+0x26c>
 800414e:	3114      	adds	r1, #20
 8004150:	428b      	cmp	r3, r1
 8004152:	d026      	beq.n	80041a2 <HAL_DMA_PollForTransfer+0x272>
 8004154:	3114      	adds	r1, #20
 8004156:	428b      	cmp	r3, r1
 8004158:	d026      	beq.n	80041a8 <HAL_DMA_PollForTransfer+0x278>
 800415a:	3114      	adds	r1, #20
 800415c:	428b      	cmp	r3, r1
 800415e:	d026      	beq.n	80041ae <HAL_DMA_PollForTransfer+0x27e>
 8004160:	3114      	adds	r1, #20
 8004162:	428b      	cmp	r3, r1
 8004164:	d026      	beq.n	80041b4 <HAL_DMA_PollForTransfer+0x284>
 8004166:	f501 7162 	add.w	r1, r1, #904	@ 0x388
 800416a:	428b      	cmp	r3, r1
 800416c:	d025      	beq.n	80041ba <HAL_DMA_PollForTransfer+0x28a>
 800416e:	3114      	adds	r1, #20
 8004170:	428b      	cmp	r3, r1
 8004172:	d024      	beq.n	80041be <HAL_DMA_PollForTransfer+0x28e>
 8004174:	3114      	adds	r1, #20
 8004176:	428b      	cmp	r3, r1
 8004178:	d023      	beq.n	80041c2 <HAL_DMA_PollForTransfer+0x292>
 800417a:	3114      	adds	r1, #20
 800417c:	428b      	cmp	r3, r1
 800417e:	d002      	beq.n	8004186 <HAL_DMA_PollForTransfer+0x256>
 8004180:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8004184:	e003      	b.n	800418e <HAL_DMA_PollForTransfer+0x25e>
 8004186:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800418a:	e000      	b.n	800418e <HAL_DMA_PollForTransfer+0x25e>
 800418c:	2308      	movs	r3, #8
 800418e:	421a      	tst	r2, r3
 8004190:	bf14      	ite	ne
 8004192:	2301      	movne	r3, #1
 8004194:	2300      	moveq	r3, #0
 8004196:	e777      	b.n	8004088 <HAL_DMA_PollForTransfer+0x158>
 8004198:	2380      	movs	r3, #128	@ 0x80
 800419a:	e7f8      	b.n	800418e <HAL_DMA_PollForTransfer+0x25e>
 800419c:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80041a0:	e7f5      	b.n	800418e <HAL_DMA_PollForTransfer+0x25e>
 80041a2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80041a6:	e7f2      	b.n	800418e <HAL_DMA_PollForTransfer+0x25e>
 80041a8:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 80041ac:	e7ef      	b.n	800418e <HAL_DMA_PollForTransfer+0x25e>
 80041ae:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 80041b2:	e7ec      	b.n	800418e <HAL_DMA_PollForTransfer+0x25e>
 80041b4:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80041b8:	e7e9      	b.n	800418e <HAL_DMA_PollForTransfer+0x25e>
 80041ba:	2308      	movs	r3, #8
 80041bc:	e7e7      	b.n	800418e <HAL_DMA_PollForTransfer+0x25e>
 80041be:	2380      	movs	r3, #128	@ 0x80
 80041c0:	e7e5      	b.n	800418e <HAL_DMA_PollForTransfer+0x25e>
 80041c2:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80041c6:	e7e2      	b.n	800418e <HAL_DMA_PollForTransfer+0x25e>
      hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80041c8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80041ca:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 80041cc:	2001      	movs	r0, #1
 80041ce:	fa00 f303 	lsl.w	r3, r0, r3
 80041d2:	6053      	str	r3, [r2, #4]
      SET_BIT(hdma->ErrorCode, HAL_DMA_ERROR_TE);
 80041d4:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 80041d6:	4303      	orrs	r3, r0
 80041d8:	63a3      	str	r3, [r4, #56]	@ 0x38
      hdma->State= HAL_DMA_STATE_READY;
 80041da:	f884 0021 	strb.w	r0, [r4, #33]	@ 0x21
      __HAL_UNLOCK(hdma);
 80041de:	2300      	movs	r3, #0
 80041e0:	f884 3020 	strb.w	r3, [r4, #32]
      return HAL_ERROR;
 80041e4:	e6b2      	b.n	8003f4c <HAL_DMA_PollForTransfer+0x1c>
 80041e6:	bf00      	nop
 80041e8:	40020008 	.word	0x40020008
 80041ec:	40020080 	.word	0x40020080
 80041f0:	40020400 	.word	0x40020400
 80041f4:	40020000 	.word	0x40020000
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 80041f8:	b136      	cbz	r6, 8004208 <HAL_DMA_PollForTransfer+0x2d8>
 80041fa:	f7ff fad7 	bl	80037ac <HAL_GetTick>
 80041fe:	eba0 0009 	sub.w	r0, r0, r9
 8004202:	42b0      	cmp	r0, r6
 8004204:	f67f af47 	bls.w	8004096 <HAL_DMA_PollForTransfer+0x166>
        SET_BIT(hdma->ErrorCode, HAL_DMA_ERROR_TIMEOUT);
 8004208:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 800420a:	f043 0320 	orr.w	r3, r3, #32
 800420e:	63a3      	str	r3, [r4, #56]	@ 0x38
        hdma->State = HAL_DMA_STATE_READY;
 8004210:	2001      	movs	r0, #1
 8004212:	f884 0021 	strb.w	r0, [r4, #33]	@ 0x21
        __HAL_UNLOCK(hdma);
 8004216:	2300      	movs	r3, #0
 8004218:	f884 3020 	strb.w	r3, [r4, #32]
        return HAL_ERROR;
 800421c:	e696      	b.n	8003f4c <HAL_DMA_PollForTransfer+0x1c>
  while(__HAL_DMA_GET_FLAG(hdma, temp) == RESET)
 800421e:	4a93      	ldr	r2, [pc, #588]	@ (800446c <HAL_DMA_PollForTransfer+0x53c>)
 8004220:	6812      	ldr	r2, [r2, #0]
 8004222:	423a      	tst	r2, r7
 8004224:	bf0c      	ite	eq
 8004226:	2501      	moveq	r5, #1
 8004228:	2500      	movne	r5, #0
 800422a:	e73f      	b.n	80040ac <HAL_DMA_PollForTransfer+0x17c>
  if(CompleteLevel == HAL_DMA_FULL_TRANSFER)
 800422c:	f1b8 0f00 	cmp.w	r8, #0
 8004230:	f040 8091 	bne.w	8004356 <HAL_DMA_PollForTransfer+0x426>
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8004234:	4a8e      	ldr	r2, [pc, #568]	@ (8004470 <HAL_DMA_PollForTransfer+0x540>)
 8004236:	4293      	cmp	r3, r2
 8004238:	d949      	bls.n	80042ce <HAL_DMA_PollForTransfer+0x39e>
 800423a:	3a78      	subs	r2, #120	@ 0x78
 800423c:	4293      	cmp	r3, r2
 800423e:	d024      	beq.n	800428a <HAL_DMA_PollForTransfer+0x35a>
 8004240:	3214      	adds	r2, #20
 8004242:	4293      	cmp	r3, r2
 8004244:	d02b      	beq.n	800429e <HAL_DMA_PollForTransfer+0x36e>
 8004246:	3214      	adds	r2, #20
 8004248:	4293      	cmp	r3, r2
 800424a:	d02a      	beq.n	80042a2 <HAL_DMA_PollForTransfer+0x372>
 800424c:	3214      	adds	r2, #20
 800424e:	4293      	cmp	r3, r2
 8004250:	d02a      	beq.n	80042a8 <HAL_DMA_PollForTransfer+0x378>
 8004252:	3214      	adds	r2, #20
 8004254:	4293      	cmp	r3, r2
 8004256:	d02a      	beq.n	80042ae <HAL_DMA_PollForTransfer+0x37e>
 8004258:	3214      	adds	r2, #20
 800425a:	4293      	cmp	r3, r2
 800425c:	d02a      	beq.n	80042b4 <HAL_DMA_PollForTransfer+0x384>
 800425e:	3214      	adds	r2, #20
 8004260:	4293      	cmp	r3, r2
 8004262:	d02a      	beq.n	80042ba <HAL_DMA_PollForTransfer+0x38a>
 8004264:	f502 7262 	add.w	r2, r2, #904	@ 0x388
 8004268:	4293      	cmp	r3, r2
 800426a:	d029      	beq.n	80042c0 <HAL_DMA_PollForTransfer+0x390>
 800426c:	3214      	adds	r2, #20
 800426e:	4293      	cmp	r3, r2
 8004270:	d028      	beq.n	80042c4 <HAL_DMA_PollForTransfer+0x394>
 8004272:	3214      	adds	r2, #20
 8004274:	4293      	cmp	r3, r2
 8004276:	d027      	beq.n	80042c8 <HAL_DMA_PollForTransfer+0x398>
 8004278:	3214      	adds	r2, #20
 800427a:	4293      	cmp	r3, r2
 800427c:	d002      	beq.n	8004284 <HAL_DMA_PollForTransfer+0x354>
 800427e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8004282:	e003      	b.n	800428c <HAL_DMA_PollForTransfer+0x35c>
 8004284:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8004288:	e000      	b.n	800428c <HAL_DMA_PollForTransfer+0x35c>
 800428a:	2302      	movs	r3, #2
 800428c:	4a79      	ldr	r2, [pc, #484]	@ (8004474 <HAL_DMA_PollForTransfer+0x544>)
 800428e:	6053      	str	r3, [r2, #4]
    hdma->State = HAL_DMA_STATE_READY;
 8004290:	2301      	movs	r3, #1
 8004292:	f884 3021 	strb.w	r3, [r4, #33]	@ 0x21
  __HAL_UNLOCK(hdma);
 8004296:	2000      	movs	r0, #0
 8004298:	f884 0020 	strb.w	r0, [r4, #32]
  return HAL_OK;
 800429c:	e656      	b.n	8003f4c <HAL_DMA_PollForTransfer+0x1c>
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 800429e:	2320      	movs	r3, #32
 80042a0:	e7f4      	b.n	800428c <HAL_DMA_PollForTransfer+0x35c>
 80042a2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80042a6:	e7f1      	b.n	800428c <HAL_DMA_PollForTransfer+0x35c>
 80042a8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80042ac:	e7ee      	b.n	800428c <HAL_DMA_PollForTransfer+0x35c>
 80042ae:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80042b2:	e7eb      	b.n	800428c <HAL_DMA_PollForTransfer+0x35c>
 80042b4:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 80042b8:	e7e8      	b.n	800428c <HAL_DMA_PollForTransfer+0x35c>
 80042ba:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80042be:	e7e5      	b.n	800428c <HAL_DMA_PollForTransfer+0x35c>
 80042c0:	2302      	movs	r3, #2
 80042c2:	e7e3      	b.n	800428c <HAL_DMA_PollForTransfer+0x35c>
 80042c4:	2320      	movs	r3, #32
 80042c6:	e7e1      	b.n	800428c <HAL_DMA_PollForTransfer+0x35c>
 80042c8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80042cc:	e7de      	b.n	800428c <HAL_DMA_PollForTransfer+0x35c>
 80042ce:	4a6a      	ldr	r2, [pc, #424]	@ (8004478 <HAL_DMA_PollForTransfer+0x548>)
 80042d0:	4293      	cmp	r3, r2
 80042d2:	d024      	beq.n	800431e <HAL_DMA_PollForTransfer+0x3ee>
 80042d4:	3214      	adds	r2, #20
 80042d6:	4293      	cmp	r3, r2
 80042d8:	d025      	beq.n	8004326 <HAL_DMA_PollForTransfer+0x3f6>
 80042da:	3214      	adds	r2, #20
 80042dc:	4293      	cmp	r3, r2
 80042de:	d024      	beq.n	800432a <HAL_DMA_PollForTransfer+0x3fa>
 80042e0:	3214      	adds	r2, #20
 80042e2:	4293      	cmp	r3, r2
 80042e4:	d024      	beq.n	8004330 <HAL_DMA_PollForTransfer+0x400>
 80042e6:	3214      	adds	r2, #20
 80042e8:	4293      	cmp	r3, r2
 80042ea:	d024      	beq.n	8004336 <HAL_DMA_PollForTransfer+0x406>
 80042ec:	3214      	adds	r2, #20
 80042ee:	4293      	cmp	r3, r2
 80042f0:	d024      	beq.n	800433c <HAL_DMA_PollForTransfer+0x40c>
 80042f2:	3214      	adds	r2, #20
 80042f4:	4293      	cmp	r3, r2
 80042f6:	d024      	beq.n	8004342 <HAL_DMA_PollForTransfer+0x412>
 80042f8:	f502 7262 	add.w	r2, r2, #904	@ 0x388
 80042fc:	4293      	cmp	r3, r2
 80042fe:	d023      	beq.n	8004348 <HAL_DMA_PollForTransfer+0x418>
 8004300:	3214      	adds	r2, #20
 8004302:	4293      	cmp	r3, r2
 8004304:	d022      	beq.n	800434c <HAL_DMA_PollForTransfer+0x41c>
 8004306:	3214      	adds	r2, #20
 8004308:	4293      	cmp	r3, r2
 800430a:	d021      	beq.n	8004350 <HAL_DMA_PollForTransfer+0x420>
 800430c:	3214      	adds	r2, #20
 800430e:	4293      	cmp	r3, r2
 8004310:	d002      	beq.n	8004318 <HAL_DMA_PollForTransfer+0x3e8>
 8004312:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8004316:	e003      	b.n	8004320 <HAL_DMA_PollForTransfer+0x3f0>
 8004318:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800431c:	e000      	b.n	8004320 <HAL_DMA_PollForTransfer+0x3f0>
 800431e:	2302      	movs	r3, #2
 8004320:	4a52      	ldr	r2, [pc, #328]	@ (800446c <HAL_DMA_PollForTransfer+0x53c>)
 8004322:	6053      	str	r3, [r2, #4]
 8004324:	e7b4      	b.n	8004290 <HAL_DMA_PollForTransfer+0x360>
 8004326:	2320      	movs	r3, #32
 8004328:	e7fa      	b.n	8004320 <HAL_DMA_PollForTransfer+0x3f0>
 800432a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800432e:	e7f7      	b.n	8004320 <HAL_DMA_PollForTransfer+0x3f0>
 8004330:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8004334:	e7f4      	b.n	8004320 <HAL_DMA_PollForTransfer+0x3f0>
 8004336:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800433a:	e7f1      	b.n	8004320 <HAL_DMA_PollForTransfer+0x3f0>
 800433c:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8004340:	e7ee      	b.n	8004320 <HAL_DMA_PollForTransfer+0x3f0>
 8004342:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004346:	e7eb      	b.n	8004320 <HAL_DMA_PollForTransfer+0x3f0>
 8004348:	2302      	movs	r3, #2
 800434a:	e7e9      	b.n	8004320 <HAL_DMA_PollForTransfer+0x3f0>
 800434c:	2320      	movs	r3, #32
 800434e:	e7e7      	b.n	8004320 <HAL_DMA_PollForTransfer+0x3f0>
 8004350:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004354:	e7e4      	b.n	8004320 <HAL_DMA_PollForTransfer+0x3f0>
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8004356:	4a46      	ldr	r2, [pc, #280]	@ (8004470 <HAL_DMA_PollForTransfer+0x540>)
 8004358:	4293      	cmp	r3, r2
 800435a:	d943      	bls.n	80043e4 <HAL_DMA_PollForTransfer+0x4b4>
 800435c:	3a78      	subs	r2, #120	@ 0x78
 800435e:	4293      	cmp	r3, r2
 8004360:	d024      	beq.n	80043ac <HAL_DMA_PollForTransfer+0x47c>
 8004362:	3214      	adds	r2, #20
 8004364:	4293      	cmp	r3, r2
 8004366:	d025      	beq.n	80043b4 <HAL_DMA_PollForTransfer+0x484>
 8004368:	3214      	adds	r2, #20
 800436a:	4293      	cmp	r3, r2
 800436c:	d024      	beq.n	80043b8 <HAL_DMA_PollForTransfer+0x488>
 800436e:	3214      	adds	r2, #20
 8004370:	4293      	cmp	r3, r2
 8004372:	d024      	beq.n	80043be <HAL_DMA_PollForTransfer+0x48e>
 8004374:	3214      	adds	r2, #20
 8004376:	4293      	cmp	r3, r2
 8004378:	d024      	beq.n	80043c4 <HAL_DMA_PollForTransfer+0x494>
 800437a:	3214      	adds	r2, #20
 800437c:	4293      	cmp	r3, r2
 800437e:	d024      	beq.n	80043ca <HAL_DMA_PollForTransfer+0x49a>
 8004380:	3214      	adds	r2, #20
 8004382:	4293      	cmp	r3, r2
 8004384:	d024      	beq.n	80043d0 <HAL_DMA_PollForTransfer+0x4a0>
 8004386:	f502 7262 	add.w	r2, r2, #904	@ 0x388
 800438a:	4293      	cmp	r3, r2
 800438c:	d023      	beq.n	80043d6 <HAL_DMA_PollForTransfer+0x4a6>
 800438e:	3214      	adds	r2, #20
 8004390:	4293      	cmp	r3, r2
 8004392:	d022      	beq.n	80043da <HAL_DMA_PollForTransfer+0x4aa>
 8004394:	3214      	adds	r2, #20
 8004396:	4293      	cmp	r3, r2
 8004398:	d021      	beq.n	80043de <HAL_DMA_PollForTransfer+0x4ae>
 800439a:	3214      	adds	r2, #20
 800439c:	4293      	cmp	r3, r2
 800439e:	d002      	beq.n	80043a6 <HAL_DMA_PollForTransfer+0x476>
 80043a0:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 80043a4:	e003      	b.n	80043ae <HAL_DMA_PollForTransfer+0x47e>
 80043a6:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80043aa:	e000      	b.n	80043ae <HAL_DMA_PollForTransfer+0x47e>
 80043ac:	2304      	movs	r3, #4
 80043ae:	4a31      	ldr	r2, [pc, #196]	@ (8004474 <HAL_DMA_PollForTransfer+0x544>)
 80043b0:	6053      	str	r3, [r2, #4]
 80043b2:	e770      	b.n	8004296 <HAL_DMA_PollForTransfer+0x366>
 80043b4:	2340      	movs	r3, #64	@ 0x40
 80043b6:	e7fa      	b.n	80043ae <HAL_DMA_PollForTransfer+0x47e>
 80043b8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80043bc:	e7f7      	b.n	80043ae <HAL_DMA_PollForTransfer+0x47e>
 80043be:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80043c2:	e7f4      	b.n	80043ae <HAL_DMA_PollForTransfer+0x47e>
 80043c4:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 80043c8:	e7f1      	b.n	80043ae <HAL_DMA_PollForTransfer+0x47e>
 80043ca:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80043ce:	e7ee      	b.n	80043ae <HAL_DMA_PollForTransfer+0x47e>
 80043d0:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 80043d4:	e7eb      	b.n	80043ae <HAL_DMA_PollForTransfer+0x47e>
 80043d6:	2304      	movs	r3, #4
 80043d8:	e7e9      	b.n	80043ae <HAL_DMA_PollForTransfer+0x47e>
 80043da:	2340      	movs	r3, #64	@ 0x40
 80043dc:	e7e7      	b.n	80043ae <HAL_DMA_PollForTransfer+0x47e>
 80043de:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80043e2:	e7e4      	b.n	80043ae <HAL_DMA_PollForTransfer+0x47e>
 80043e4:	4a24      	ldr	r2, [pc, #144]	@ (8004478 <HAL_DMA_PollForTransfer+0x548>)
 80043e6:	4293      	cmp	r3, r2
 80043e8:	d024      	beq.n	8004434 <HAL_DMA_PollForTransfer+0x504>
 80043ea:	3214      	adds	r2, #20
 80043ec:	4293      	cmp	r3, r2
 80043ee:	d025      	beq.n	800443c <HAL_DMA_PollForTransfer+0x50c>
 80043f0:	3214      	adds	r2, #20
 80043f2:	4293      	cmp	r3, r2
 80043f4:	d024      	beq.n	8004440 <HAL_DMA_PollForTransfer+0x510>
 80043f6:	3214      	adds	r2, #20
 80043f8:	4293      	cmp	r3, r2
 80043fa:	d024      	beq.n	8004446 <HAL_DMA_PollForTransfer+0x516>
 80043fc:	3214      	adds	r2, #20
 80043fe:	4293      	cmp	r3, r2
 8004400:	d024      	beq.n	800444c <HAL_DMA_PollForTransfer+0x51c>
 8004402:	3214      	adds	r2, #20
 8004404:	4293      	cmp	r3, r2
 8004406:	d024      	beq.n	8004452 <HAL_DMA_PollForTransfer+0x522>
 8004408:	3214      	adds	r2, #20
 800440a:	4293      	cmp	r3, r2
 800440c:	d024      	beq.n	8004458 <HAL_DMA_PollForTransfer+0x528>
 800440e:	f502 7262 	add.w	r2, r2, #904	@ 0x388
 8004412:	4293      	cmp	r3, r2
 8004414:	d023      	beq.n	800445e <HAL_DMA_PollForTransfer+0x52e>
 8004416:	3214      	adds	r2, #20
 8004418:	4293      	cmp	r3, r2
 800441a:	d022      	beq.n	8004462 <HAL_DMA_PollForTransfer+0x532>
 800441c:	3214      	adds	r2, #20
 800441e:	4293      	cmp	r3, r2
 8004420:	d021      	beq.n	8004466 <HAL_DMA_PollForTransfer+0x536>
 8004422:	3214      	adds	r2, #20
 8004424:	4293      	cmp	r3, r2
 8004426:	d002      	beq.n	800442e <HAL_DMA_PollForTransfer+0x4fe>
 8004428:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 800442c:	e003      	b.n	8004436 <HAL_DMA_PollForTransfer+0x506>
 800442e:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8004432:	e000      	b.n	8004436 <HAL_DMA_PollForTransfer+0x506>
 8004434:	2304      	movs	r3, #4
 8004436:	4a0d      	ldr	r2, [pc, #52]	@ (800446c <HAL_DMA_PollForTransfer+0x53c>)
 8004438:	6053      	str	r3, [r2, #4]
 800443a:	e72c      	b.n	8004296 <HAL_DMA_PollForTransfer+0x366>
 800443c:	2340      	movs	r3, #64	@ 0x40
 800443e:	e7fa      	b.n	8004436 <HAL_DMA_PollForTransfer+0x506>
 8004440:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004444:	e7f7      	b.n	8004436 <HAL_DMA_PollForTransfer+0x506>
 8004446:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800444a:	e7f4      	b.n	8004436 <HAL_DMA_PollForTransfer+0x506>
 800444c:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8004450:	e7f1      	b.n	8004436 <HAL_DMA_PollForTransfer+0x506>
 8004452:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8004456:	e7ee      	b.n	8004436 <HAL_DMA_PollForTransfer+0x506>
 8004458:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 800445c:	e7eb      	b.n	8004436 <HAL_DMA_PollForTransfer+0x506>
 800445e:	2304      	movs	r3, #4
 8004460:	e7e9      	b.n	8004436 <HAL_DMA_PollForTransfer+0x506>
 8004462:	2340      	movs	r3, #64	@ 0x40
 8004464:	e7e7      	b.n	8004436 <HAL_DMA_PollForTransfer+0x506>
 8004466:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800446a:	e7e4      	b.n	8004436 <HAL_DMA_PollForTransfer+0x506>
 800446c:	40020000 	.word	0x40020000
 8004470:	40020080 	.word	0x40020080
 8004474:	40020400 	.word	0x40020400
 8004478:	40020008 	.word	0x40020008

0800447c <HAL_DMA_IRQHandler>:
{
 800447c:	b538      	push	{r3, r4, r5, lr}
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800447e:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 8004480:	681a      	ldr	r2, [r3, #0]
  uint32_t source_it = hdma->Instance->CCR;
 8004482:	6804      	ldr	r4, [r0, #0]
 8004484:	6825      	ldr	r5, [r4, #0]
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8004486:	6c01      	ldr	r1, [r0, #64]	@ 0x40
 8004488:	2304      	movs	r3, #4
 800448a:	408b      	lsls	r3, r1
 800448c:	4213      	tst	r3, r2
 800448e:	f000 809b 	beq.w	80045c8 <HAL_DMA_IRQHandler+0x14c>
 8004492:	f015 0f04 	tst.w	r5, #4
 8004496:	f000 8097 	beq.w	80045c8 <HAL_DMA_IRQHandler+0x14c>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800449a:	6823      	ldr	r3, [r4, #0]
 800449c:	f013 0f20 	tst.w	r3, #32
 80044a0:	d103      	bne.n	80044aa <HAL_DMA_IRQHandler+0x2e>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80044a2:	6823      	ldr	r3, [r4, #0]
 80044a4:	f023 0304 	bic.w	r3, r3, #4
 80044a8:	6023      	str	r3, [r4, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80044aa:	6803      	ldr	r3, [r0, #0]
 80044ac:	4a9a      	ldr	r2, [pc, #616]	@ (8004718 <HAL_DMA_IRQHandler+0x29c>)
 80044ae:	4293      	cmp	r3, r2
 80044b0:	d946      	bls.n	8004540 <HAL_DMA_IRQHandler+0xc4>
 80044b2:	3a78      	subs	r2, #120	@ 0x78
 80044b4:	4293      	cmp	r3, r2
 80044b6:	d024      	beq.n	8004502 <HAL_DMA_IRQHandler+0x86>
 80044b8:	3214      	adds	r2, #20
 80044ba:	4293      	cmp	r3, r2
 80044bc:	d028      	beq.n	8004510 <HAL_DMA_IRQHandler+0x94>
 80044be:	3214      	adds	r2, #20
 80044c0:	4293      	cmp	r3, r2
 80044c2:	d027      	beq.n	8004514 <HAL_DMA_IRQHandler+0x98>
 80044c4:	3214      	adds	r2, #20
 80044c6:	4293      	cmp	r3, r2
 80044c8:	d027      	beq.n	800451a <HAL_DMA_IRQHandler+0x9e>
 80044ca:	3214      	adds	r2, #20
 80044cc:	4293      	cmp	r3, r2
 80044ce:	d027      	beq.n	8004520 <HAL_DMA_IRQHandler+0xa4>
 80044d0:	3214      	adds	r2, #20
 80044d2:	4293      	cmp	r3, r2
 80044d4:	d027      	beq.n	8004526 <HAL_DMA_IRQHandler+0xaa>
 80044d6:	3214      	adds	r2, #20
 80044d8:	4293      	cmp	r3, r2
 80044da:	d027      	beq.n	800452c <HAL_DMA_IRQHandler+0xb0>
 80044dc:	f502 7262 	add.w	r2, r2, #904	@ 0x388
 80044e0:	4293      	cmp	r3, r2
 80044e2:	d026      	beq.n	8004532 <HAL_DMA_IRQHandler+0xb6>
 80044e4:	3214      	adds	r2, #20
 80044e6:	4293      	cmp	r3, r2
 80044e8:	d025      	beq.n	8004536 <HAL_DMA_IRQHandler+0xba>
 80044ea:	3214      	adds	r2, #20
 80044ec:	4293      	cmp	r3, r2
 80044ee:	d024      	beq.n	800453a <HAL_DMA_IRQHandler+0xbe>
 80044f0:	3214      	adds	r2, #20
 80044f2:	4293      	cmp	r3, r2
 80044f4:	d002      	beq.n	80044fc <HAL_DMA_IRQHandler+0x80>
 80044f6:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 80044fa:	e003      	b.n	8004504 <HAL_DMA_IRQHandler+0x88>
 80044fc:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8004500:	e000      	b.n	8004504 <HAL_DMA_IRQHandler+0x88>
 8004502:	2204      	movs	r2, #4
 8004504:	4b85      	ldr	r3, [pc, #532]	@ (800471c <HAL_DMA_IRQHandler+0x2a0>)
 8004506:	605a      	str	r2, [r3, #4]
    if(hdma->XferHalfCpltCallback != NULL)
 8004508:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
 800450a:	b103      	cbz	r3, 800450e <HAL_DMA_IRQHandler+0x92>
      hdma->XferHalfCpltCallback(hdma);
 800450c:	4798      	blx	r3
}
 800450e:	bd38      	pop	{r3, r4, r5, pc}
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8004510:	2240      	movs	r2, #64	@ 0x40
 8004512:	e7f7      	b.n	8004504 <HAL_DMA_IRQHandler+0x88>
 8004514:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004518:	e7f4      	b.n	8004504 <HAL_DMA_IRQHandler+0x88>
 800451a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800451e:	e7f1      	b.n	8004504 <HAL_DMA_IRQHandler+0x88>
 8004520:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8004524:	e7ee      	b.n	8004504 <HAL_DMA_IRQHandler+0x88>
 8004526:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 800452a:	e7eb      	b.n	8004504 <HAL_DMA_IRQHandler+0x88>
 800452c:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8004530:	e7e8      	b.n	8004504 <HAL_DMA_IRQHandler+0x88>
 8004532:	2204      	movs	r2, #4
 8004534:	e7e6      	b.n	8004504 <HAL_DMA_IRQHandler+0x88>
 8004536:	2240      	movs	r2, #64	@ 0x40
 8004538:	e7e4      	b.n	8004504 <HAL_DMA_IRQHandler+0x88>
 800453a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800453e:	e7e1      	b.n	8004504 <HAL_DMA_IRQHandler+0x88>
 8004540:	4a77      	ldr	r2, [pc, #476]	@ (8004720 <HAL_DMA_IRQHandler+0x2a4>)
 8004542:	4293      	cmp	r3, r2
 8004544:	d024      	beq.n	8004590 <HAL_DMA_IRQHandler+0x114>
 8004546:	3214      	adds	r2, #20
 8004548:	4293      	cmp	r3, r2
 800454a:	d025      	beq.n	8004598 <HAL_DMA_IRQHandler+0x11c>
 800454c:	3214      	adds	r2, #20
 800454e:	4293      	cmp	r3, r2
 8004550:	d024      	beq.n	800459c <HAL_DMA_IRQHandler+0x120>
 8004552:	3214      	adds	r2, #20
 8004554:	4293      	cmp	r3, r2
 8004556:	d024      	beq.n	80045a2 <HAL_DMA_IRQHandler+0x126>
 8004558:	3214      	adds	r2, #20
 800455a:	4293      	cmp	r3, r2
 800455c:	d024      	beq.n	80045a8 <HAL_DMA_IRQHandler+0x12c>
 800455e:	3214      	adds	r2, #20
 8004560:	4293      	cmp	r3, r2
 8004562:	d024      	beq.n	80045ae <HAL_DMA_IRQHandler+0x132>
 8004564:	3214      	adds	r2, #20
 8004566:	4293      	cmp	r3, r2
 8004568:	d024      	beq.n	80045b4 <HAL_DMA_IRQHandler+0x138>
 800456a:	f502 7262 	add.w	r2, r2, #904	@ 0x388
 800456e:	4293      	cmp	r3, r2
 8004570:	d023      	beq.n	80045ba <HAL_DMA_IRQHandler+0x13e>
 8004572:	3214      	adds	r2, #20
 8004574:	4293      	cmp	r3, r2
 8004576:	d022      	beq.n	80045be <HAL_DMA_IRQHandler+0x142>
 8004578:	3214      	adds	r2, #20
 800457a:	4293      	cmp	r3, r2
 800457c:	d021      	beq.n	80045c2 <HAL_DMA_IRQHandler+0x146>
 800457e:	3214      	adds	r2, #20
 8004580:	4293      	cmp	r3, r2
 8004582:	d002      	beq.n	800458a <HAL_DMA_IRQHandler+0x10e>
 8004584:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8004588:	e003      	b.n	8004592 <HAL_DMA_IRQHandler+0x116>
 800458a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800458e:	e000      	b.n	8004592 <HAL_DMA_IRQHandler+0x116>
 8004590:	2204      	movs	r2, #4
 8004592:	4b64      	ldr	r3, [pc, #400]	@ (8004724 <HAL_DMA_IRQHandler+0x2a8>)
 8004594:	605a      	str	r2, [r3, #4]
 8004596:	e7b7      	b.n	8004508 <HAL_DMA_IRQHandler+0x8c>
 8004598:	2240      	movs	r2, #64	@ 0x40
 800459a:	e7fa      	b.n	8004592 <HAL_DMA_IRQHandler+0x116>
 800459c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80045a0:	e7f7      	b.n	8004592 <HAL_DMA_IRQHandler+0x116>
 80045a2:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80045a6:	e7f4      	b.n	8004592 <HAL_DMA_IRQHandler+0x116>
 80045a8:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 80045ac:	e7f1      	b.n	8004592 <HAL_DMA_IRQHandler+0x116>
 80045ae:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 80045b2:	e7ee      	b.n	8004592 <HAL_DMA_IRQHandler+0x116>
 80045b4:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 80045b8:	e7eb      	b.n	8004592 <HAL_DMA_IRQHandler+0x116>
 80045ba:	2204      	movs	r2, #4
 80045bc:	e7e9      	b.n	8004592 <HAL_DMA_IRQHandler+0x116>
 80045be:	2240      	movs	r2, #64	@ 0x40
 80045c0:	e7e7      	b.n	8004592 <HAL_DMA_IRQHandler+0x116>
 80045c2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80045c6:	e7e4      	b.n	8004592 <HAL_DMA_IRQHandler+0x116>
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 80045c8:	2302      	movs	r3, #2
 80045ca:	408b      	lsls	r3, r1
 80045cc:	4213      	tst	r3, r2
 80045ce:	f000 80ab 	beq.w	8004728 <HAL_DMA_IRQHandler+0x2ac>
 80045d2:	f015 0f02 	tst.w	r5, #2
 80045d6:	f000 80a7 	beq.w	8004728 <HAL_DMA_IRQHandler+0x2ac>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80045da:	6823      	ldr	r3, [r4, #0]
 80045dc:	f013 0f20 	tst.w	r3, #32
 80045e0:	d106      	bne.n	80045f0 <HAL_DMA_IRQHandler+0x174>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 80045e2:	6823      	ldr	r3, [r4, #0]
 80045e4:	f023 030a 	bic.w	r3, r3, #10
 80045e8:	6023      	str	r3, [r4, #0]
      hdma->State = HAL_DMA_STATE_READY;
 80045ea:	2301      	movs	r3, #1
 80045ec:	f880 3021 	strb.w	r3, [r0, #33]	@ 0x21
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80045f0:	6803      	ldr	r3, [r0, #0]
 80045f2:	4a49      	ldr	r2, [pc, #292]	@ (8004718 <HAL_DMA_IRQHandler+0x29c>)
 80045f4:	4293      	cmp	r3, r2
 80045f6:	d94b      	bls.n	8004690 <HAL_DMA_IRQHandler+0x214>
 80045f8:	3a78      	subs	r2, #120	@ 0x78
 80045fa:	4293      	cmp	r3, r2
 80045fc:	d024      	beq.n	8004648 <HAL_DMA_IRQHandler+0x1cc>
 80045fe:	3214      	adds	r2, #20
 8004600:	4293      	cmp	r3, r2
 8004602:	d02d      	beq.n	8004660 <HAL_DMA_IRQHandler+0x1e4>
 8004604:	3214      	adds	r2, #20
 8004606:	4293      	cmp	r3, r2
 8004608:	d02c      	beq.n	8004664 <HAL_DMA_IRQHandler+0x1e8>
 800460a:	3214      	adds	r2, #20
 800460c:	4293      	cmp	r3, r2
 800460e:	d02c      	beq.n	800466a <HAL_DMA_IRQHandler+0x1ee>
 8004610:	3214      	adds	r2, #20
 8004612:	4293      	cmp	r3, r2
 8004614:	d02c      	beq.n	8004670 <HAL_DMA_IRQHandler+0x1f4>
 8004616:	3214      	adds	r2, #20
 8004618:	4293      	cmp	r3, r2
 800461a:	d02c      	beq.n	8004676 <HAL_DMA_IRQHandler+0x1fa>
 800461c:	3214      	adds	r2, #20
 800461e:	4293      	cmp	r3, r2
 8004620:	d02c      	beq.n	800467c <HAL_DMA_IRQHandler+0x200>
 8004622:	f502 7262 	add.w	r2, r2, #904	@ 0x388
 8004626:	4293      	cmp	r3, r2
 8004628:	d02b      	beq.n	8004682 <HAL_DMA_IRQHandler+0x206>
 800462a:	3214      	adds	r2, #20
 800462c:	4293      	cmp	r3, r2
 800462e:	d02a      	beq.n	8004686 <HAL_DMA_IRQHandler+0x20a>
 8004630:	3214      	adds	r2, #20
 8004632:	4293      	cmp	r3, r2
 8004634:	d029      	beq.n	800468a <HAL_DMA_IRQHandler+0x20e>
 8004636:	3214      	adds	r2, #20
 8004638:	4293      	cmp	r3, r2
 800463a:	d002      	beq.n	8004642 <HAL_DMA_IRQHandler+0x1c6>
 800463c:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8004640:	e003      	b.n	800464a <HAL_DMA_IRQHandler+0x1ce>
 8004642:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8004646:	e000      	b.n	800464a <HAL_DMA_IRQHandler+0x1ce>
 8004648:	2202      	movs	r2, #2
 800464a:	4b34      	ldr	r3, [pc, #208]	@ (800471c <HAL_DMA_IRQHandler+0x2a0>)
 800464c:	605a      	str	r2, [r3, #4]
    __HAL_UNLOCK(hdma);
 800464e:	2300      	movs	r3, #0
 8004650:	f880 3020 	strb.w	r3, [r0, #32]
    if(hdma->XferCpltCallback != NULL)
 8004654:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8004656:	2b00      	cmp	r3, #0
 8004658:	f43f af59 	beq.w	800450e <HAL_DMA_IRQHandler+0x92>
      hdma->XferCpltCallback(hdma);
 800465c:	4798      	blx	r3
 800465e:	e756      	b.n	800450e <HAL_DMA_IRQHandler+0x92>
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8004660:	2220      	movs	r2, #32
 8004662:	e7f2      	b.n	800464a <HAL_DMA_IRQHandler+0x1ce>
 8004664:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004668:	e7ef      	b.n	800464a <HAL_DMA_IRQHandler+0x1ce>
 800466a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800466e:	e7ec      	b.n	800464a <HAL_DMA_IRQHandler+0x1ce>
 8004670:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8004674:	e7e9      	b.n	800464a <HAL_DMA_IRQHandler+0x1ce>
 8004676:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 800467a:	e7e6      	b.n	800464a <HAL_DMA_IRQHandler+0x1ce>
 800467c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8004680:	e7e3      	b.n	800464a <HAL_DMA_IRQHandler+0x1ce>
 8004682:	2202      	movs	r2, #2
 8004684:	e7e1      	b.n	800464a <HAL_DMA_IRQHandler+0x1ce>
 8004686:	2220      	movs	r2, #32
 8004688:	e7df      	b.n	800464a <HAL_DMA_IRQHandler+0x1ce>
 800468a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800468e:	e7dc      	b.n	800464a <HAL_DMA_IRQHandler+0x1ce>
 8004690:	4a23      	ldr	r2, [pc, #140]	@ (8004720 <HAL_DMA_IRQHandler+0x2a4>)
 8004692:	4293      	cmp	r3, r2
 8004694:	d024      	beq.n	80046e0 <HAL_DMA_IRQHandler+0x264>
 8004696:	3214      	adds	r2, #20
 8004698:	4293      	cmp	r3, r2
 800469a:	d025      	beq.n	80046e8 <HAL_DMA_IRQHandler+0x26c>
 800469c:	3214      	adds	r2, #20
 800469e:	4293      	cmp	r3, r2
 80046a0:	d024      	beq.n	80046ec <HAL_DMA_IRQHandler+0x270>
 80046a2:	3214      	adds	r2, #20
 80046a4:	4293      	cmp	r3, r2
 80046a6:	d024      	beq.n	80046f2 <HAL_DMA_IRQHandler+0x276>
 80046a8:	3214      	adds	r2, #20
 80046aa:	4293      	cmp	r3, r2
 80046ac:	d024      	beq.n	80046f8 <HAL_DMA_IRQHandler+0x27c>
 80046ae:	3214      	adds	r2, #20
 80046b0:	4293      	cmp	r3, r2
 80046b2:	d024      	beq.n	80046fe <HAL_DMA_IRQHandler+0x282>
 80046b4:	3214      	adds	r2, #20
 80046b6:	4293      	cmp	r3, r2
 80046b8:	d024      	beq.n	8004704 <HAL_DMA_IRQHandler+0x288>
 80046ba:	f502 7262 	add.w	r2, r2, #904	@ 0x388
 80046be:	4293      	cmp	r3, r2
 80046c0:	d023      	beq.n	800470a <HAL_DMA_IRQHandler+0x28e>
 80046c2:	3214      	adds	r2, #20
 80046c4:	4293      	cmp	r3, r2
 80046c6:	d022      	beq.n	800470e <HAL_DMA_IRQHandler+0x292>
 80046c8:	3214      	adds	r2, #20
 80046ca:	4293      	cmp	r3, r2
 80046cc:	d021      	beq.n	8004712 <HAL_DMA_IRQHandler+0x296>
 80046ce:	3214      	adds	r2, #20
 80046d0:	4293      	cmp	r3, r2
 80046d2:	d002      	beq.n	80046da <HAL_DMA_IRQHandler+0x25e>
 80046d4:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80046d8:	e003      	b.n	80046e2 <HAL_DMA_IRQHandler+0x266>
 80046da:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80046de:	e000      	b.n	80046e2 <HAL_DMA_IRQHandler+0x266>
 80046e0:	2202      	movs	r2, #2
 80046e2:	4b10      	ldr	r3, [pc, #64]	@ (8004724 <HAL_DMA_IRQHandler+0x2a8>)
 80046e4:	605a      	str	r2, [r3, #4]
 80046e6:	e7b2      	b.n	800464e <HAL_DMA_IRQHandler+0x1d2>
 80046e8:	2220      	movs	r2, #32
 80046ea:	e7fa      	b.n	80046e2 <HAL_DMA_IRQHandler+0x266>
 80046ec:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80046f0:	e7f7      	b.n	80046e2 <HAL_DMA_IRQHandler+0x266>
 80046f2:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80046f6:	e7f4      	b.n	80046e2 <HAL_DMA_IRQHandler+0x266>
 80046f8:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80046fc:	e7f1      	b.n	80046e2 <HAL_DMA_IRQHandler+0x266>
 80046fe:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8004702:	e7ee      	b.n	80046e2 <HAL_DMA_IRQHandler+0x266>
 8004704:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8004708:	e7eb      	b.n	80046e2 <HAL_DMA_IRQHandler+0x266>
 800470a:	2202      	movs	r2, #2
 800470c:	e7e9      	b.n	80046e2 <HAL_DMA_IRQHandler+0x266>
 800470e:	2220      	movs	r2, #32
 8004710:	e7e7      	b.n	80046e2 <HAL_DMA_IRQHandler+0x266>
 8004712:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004716:	e7e4      	b.n	80046e2 <HAL_DMA_IRQHandler+0x266>
 8004718:	40020080 	.word	0x40020080
 800471c:	40020400 	.word	0x40020400
 8004720:	40020008 	.word	0x40020008
 8004724:	40020000 	.word	0x40020000
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8004728:	2308      	movs	r3, #8
 800472a:	408b      	lsls	r3, r1
 800472c:	4213      	tst	r3, r2
 800472e:	f43f aeee 	beq.w	800450e <HAL_DMA_IRQHandler+0x92>
 8004732:	f015 0f08 	tst.w	r5, #8
 8004736:	f43f aeea 	beq.w	800450e <HAL_DMA_IRQHandler+0x92>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800473a:	6823      	ldr	r3, [r4, #0]
 800473c:	f023 030e 	bic.w	r3, r3, #14
 8004740:	6023      	str	r3, [r4, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8004742:	6c02      	ldr	r2, [r0, #64]	@ 0x40
 8004744:	6bc1      	ldr	r1, [r0, #60]	@ 0x3c
 8004746:	2301      	movs	r3, #1
 8004748:	fa03 f202 	lsl.w	r2, r3, r2
 800474c:	604a      	str	r2, [r1, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800474e:	6383      	str	r3, [r0, #56]	@ 0x38
    hdma->State = HAL_DMA_STATE_READY;
 8004750:	f880 3021 	strb.w	r3, [r0, #33]	@ 0x21
    __HAL_UNLOCK(hdma);
 8004754:	2300      	movs	r3, #0
 8004756:	f880 3020 	strb.w	r3, [r0, #32]
    if (hdma->XferErrorCallback != NULL)
 800475a:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 800475c:	2b00      	cmp	r3, #0
 800475e:	f43f aed6 	beq.w	800450e <HAL_DMA_IRQHandler+0x92>
      hdma->XferErrorCallback(hdma);
 8004762:	4798      	blx	r3
  return;
 8004764:	e6d3      	b.n	800450e <HAL_DMA_IRQHandler+0x92>
 8004766:	bf00      	nop

08004768 <HAL_DMA_RegisterCallback>:
{
 8004768:	4603      	mov	r3, r0
  __HAL_LOCK(hdma);
 800476a:	f890 0020 	ldrb.w	r0, [r0, #32]
 800476e:	2801      	cmp	r0, #1
 8004770:	d01e      	beq.n	80047b0 <HAL_DMA_RegisterCallback+0x48>
 8004772:	2001      	movs	r0, #1
 8004774:	f883 0020 	strb.w	r0, [r3, #32]
  if(HAL_DMA_STATE_READY == hdma->State)
 8004778:	f893 0021 	ldrb.w	r0, [r3, #33]	@ 0x21
 800477c:	b2c0      	uxtb	r0, r0
 800477e:	2801      	cmp	r0, #1
 8004780:	d004      	beq.n	800478c <HAL_DMA_RegisterCallback+0x24>
    status = HAL_ERROR;
 8004782:	2001      	movs	r0, #1
  __HAL_UNLOCK(hdma);
 8004784:	2200      	movs	r2, #0
 8004786:	f883 2020 	strb.w	r2, [r3, #32]
  return status;
 800478a:	4770      	bx	lr
    switch (CallbackID)
 800478c:	2903      	cmp	r1, #3
 800478e:	d8f9      	bhi.n	8004784 <HAL_DMA_RegisterCallback+0x1c>
 8004790:	e8df f001 	tbb	[pc, r1]
 8004794:	0b080502 	.word	0x0b080502
      hdma->XferCpltCallback = pCallback;
 8004798:	629a      	str	r2, [r3, #40]	@ 0x28
  HAL_StatusTypeDef status = HAL_OK;
 800479a:	4608      	mov	r0, r1
      break;
 800479c:	e7f2      	b.n	8004784 <HAL_DMA_RegisterCallback+0x1c>
      hdma->XferHalfCpltCallback = pCallback;
 800479e:	62da      	str	r2, [r3, #44]	@ 0x2c
  HAL_StatusTypeDef status = HAL_OK;
 80047a0:	2000      	movs	r0, #0
      break;         
 80047a2:	e7ef      	b.n	8004784 <HAL_DMA_RegisterCallback+0x1c>
      hdma->XferErrorCallback = pCallback;
 80047a4:	631a      	str	r2, [r3, #48]	@ 0x30
  HAL_StatusTypeDef status = HAL_OK;
 80047a6:	2000      	movs	r0, #0
      break;         
 80047a8:	e7ec      	b.n	8004784 <HAL_DMA_RegisterCallback+0x1c>
      hdma->XferAbortCallback = pCallback;
 80047aa:	635a      	str	r2, [r3, #52]	@ 0x34
  HAL_StatusTypeDef status = HAL_OK;
 80047ac:	2000      	movs	r0, #0
      break; 
 80047ae:	e7e9      	b.n	8004784 <HAL_DMA_RegisterCallback+0x1c>
  __HAL_LOCK(hdma);
 80047b0:	2002      	movs	r0, #2
}
 80047b2:	4770      	bx	lr

080047b4 <HAL_DMA_UnRegisterCallback>:
{
 80047b4:	4603      	mov	r3, r0
  __HAL_LOCK(hdma);
 80047b6:	f890 2020 	ldrb.w	r2, [r0, #32]
 80047ba:	2a01      	cmp	r2, #1
 80047bc:	d026      	beq.n	800480c <HAL_DMA_UnRegisterCallback+0x58>
 80047be:	2201      	movs	r2, #1
 80047c0:	f880 2020 	strb.w	r2, [r0, #32]
  if(HAL_DMA_STATE_READY == hdma->State)
 80047c4:	f890 0021 	ldrb.w	r0, [r0, #33]	@ 0x21
 80047c8:	b2c0      	uxtb	r0, r0
 80047ca:	4290      	cmp	r0, r2
 80047cc:	d004      	beq.n	80047d8 <HAL_DMA_UnRegisterCallback+0x24>
    status = HAL_ERROR;
 80047ce:	2001      	movs	r0, #1
  __HAL_UNLOCK(hdma);
 80047d0:	2200      	movs	r2, #0
 80047d2:	f883 2020 	strb.w	r2, [r3, #32]
  return status;
 80047d6:	4770      	bx	lr
    switch (CallbackID)
 80047d8:	2904      	cmp	r1, #4
 80047da:	d8f9      	bhi.n	80047d0 <HAL_DMA_UnRegisterCallback+0x1c>
 80047dc:	e8df f001 	tbb	[pc, r1]
 80047e0:	0d0a0703 	.word	0x0d0a0703
 80047e4:	10          	.byte	0x10
 80047e5:	00          	.byte	0x00
      hdma->XferCpltCallback = NULL;
 80047e6:	2200      	movs	r2, #0
 80047e8:	629a      	str	r2, [r3, #40]	@ 0x28
  HAL_StatusTypeDef status = HAL_OK;
 80047ea:	4608      	mov	r0, r1
      break;
 80047ec:	e7f0      	b.n	80047d0 <HAL_DMA_UnRegisterCallback+0x1c>
      hdma->XferHalfCpltCallback = NULL;
 80047ee:	2000      	movs	r0, #0
 80047f0:	62d8      	str	r0, [r3, #44]	@ 0x2c
      break;         
 80047f2:	e7ed      	b.n	80047d0 <HAL_DMA_UnRegisterCallback+0x1c>
      hdma->XferErrorCallback = NULL;
 80047f4:	2000      	movs	r0, #0
 80047f6:	6318      	str	r0, [r3, #48]	@ 0x30
      break;         
 80047f8:	e7ea      	b.n	80047d0 <HAL_DMA_UnRegisterCallback+0x1c>
      hdma->XferAbortCallback = NULL;
 80047fa:	2000      	movs	r0, #0
 80047fc:	6358      	str	r0, [r3, #52]	@ 0x34
      break; 
 80047fe:	e7e7      	b.n	80047d0 <HAL_DMA_UnRegisterCallback+0x1c>
      hdma->XferCpltCallback = NULL;
 8004800:	2000      	movs	r0, #0
 8004802:	6298      	str	r0, [r3, #40]	@ 0x28
      hdma->XferHalfCpltCallback = NULL;
 8004804:	62d8      	str	r0, [r3, #44]	@ 0x2c
      hdma->XferErrorCallback = NULL;
 8004806:	6318      	str	r0, [r3, #48]	@ 0x30
      hdma->XferAbortCallback = NULL;
 8004808:	6358      	str	r0, [r3, #52]	@ 0x34
      break; 
 800480a:	e7e1      	b.n	80047d0 <HAL_DMA_UnRegisterCallback+0x1c>
  __HAL_LOCK(hdma);
 800480c:	2002      	movs	r0, #2
}
 800480e:	4770      	bx	lr

08004810 <HAL_DMA_GetState>:
  return hdma->State;
 8004810:	f890 0021 	ldrb.w	r0, [r0, #33]	@ 0x21
}
 8004814:	4770      	bx	lr

08004816 <HAL_DMA_GetError>:
  return hdma->ErrorCode;
 8004816:	6b80      	ldr	r0, [r0, #56]	@ 0x38
}
 8004818:	4770      	bx	lr
	...

0800481c <HAL_EXTI_SetConfigLine>:
  uint32_t regval;
  uint32_t linepos;
  uint32_t maskline;

  /* Check null pointer */
  if ((hexti == NULL) || (pExtiConfig == NULL))
 800481c:	2800      	cmp	r0, #0
 800481e:	d060      	beq.n	80048e2 <HAL_EXTI_SetConfigLine+0xc6>
 8004820:	2900      	cmp	r1, #0
 8004822:	d060      	beq.n	80048e6 <HAL_EXTI_SetConfigLine+0xca>
{
 8004824:	b470      	push	{r4, r5, r6}
  /* Check parameters */
  assert_param(IS_EXTI_LINE(pExtiConfig->Line));
  assert_param(IS_EXTI_MODE(pExtiConfig->Mode));

  /* Assign line number to handle */
  hexti->Line = pExtiConfig->Line;
 8004826:	680b      	ldr	r3, [r1, #0]
 8004828:	6003      	str	r3, [r0, #0]

  /* Compute line mask */
  linepos = (pExtiConfig->Line & EXTI_PIN_MASK);
 800482a:	f003 021f 	and.w	r2, r3, #31
  maskline = (1uL << linepos);
 800482e:	2001      	movs	r0, #1
 8004830:	4090      	lsls	r0, r2

  /* Configure triggers for configurable lines */
  if ((pExtiConfig->Line & EXTI_CONFIG) != 0x00u)
 8004832:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8004836:	d015      	beq.n	8004864 <HAL_EXTI_SetConfigLine+0x48>
  {
    assert_param(IS_EXTI_TRIGGER(pExtiConfig->Trigger));

    /* Configure rising trigger */
    /* Mask or set line */
    if ((pExtiConfig->Trigger & EXTI_TRIGGER_RISING) != 0x00u)
 8004838:	688c      	ldr	r4, [r1, #8]
 800483a:	f014 0f01 	tst.w	r4, #1
 800483e:	d024      	beq.n	800488a <HAL_EXTI_SetConfigLine+0x6e>
    {
      EXTI->RTSR |= maskline;
 8004840:	4d2a      	ldr	r5, [pc, #168]	@ (80048ec <HAL_EXTI_SetConfigLine+0xd0>)
 8004842:	68ac      	ldr	r4, [r5, #8]
 8004844:	4304      	orrs	r4, r0
 8004846:	60ac      	str	r4, [r5, #8]
      EXTI->RTSR &= ~maskline;
    }

    /* Configure falling trigger */
    /* Mask or set line */
    if ((pExtiConfig->Trigger & EXTI_TRIGGER_FALLING) != 0x00u)
 8004848:	688c      	ldr	r4, [r1, #8]
 800484a:	f014 0f02 	tst.w	r4, #2
 800484e:	d022      	beq.n	8004896 <HAL_EXTI_SetConfigLine+0x7a>
    {
      EXTI->FTSR |= maskline;
 8004850:	4d26      	ldr	r5, [pc, #152]	@ (80048ec <HAL_EXTI_SetConfigLine+0xd0>)
 8004852:	68ec      	ldr	r4, [r5, #12]
 8004854:	4304      	orrs	r4, r0
 8004856:	60ec      	str	r4, [r5, #12]
      EXTI->FTSR &= ~maskline;
    }


    /* Configure gpio port selection in case of gpio exti line */
    if ((pExtiConfig->Line & EXTI_GPIO) == EXTI_GPIO)
 8004858:	680c      	ldr	r4, [r1, #0]
 800485a:	f004 6cc0 	and.w	ip, r4, #100663296	@ 0x6000000
 800485e:	f1bc 6fc0 	cmp.w	ip, #100663296	@ 0x6000000
 8004862:	d01e      	beq.n	80048a2 <HAL_EXTI_SetConfigLine+0x86>
    }
  }

  /* Configure interrupt mode : read current mode */
  /* Mask or set line */
  if ((pExtiConfig->Mode & EXTI_MODE_INTERRUPT) != 0x00u)
 8004864:	684b      	ldr	r3, [r1, #4]
 8004866:	f013 0f01 	tst.w	r3, #1
 800486a:	d02d      	beq.n	80048c8 <HAL_EXTI_SetConfigLine+0xac>
  {
    EXTI->IMR |= maskline;
 800486c:	4a1f      	ldr	r2, [pc, #124]	@ (80048ec <HAL_EXTI_SetConfigLine+0xd0>)
 800486e:	6813      	ldr	r3, [r2, #0]
 8004870:	4303      	orrs	r3, r0
 8004872:	6013      	str	r3, [r2, #0]
    EXTI->IMR &= ~maskline;
  }

  /* Configure event mode : read current mode */
  /* Mask or set line */
  if ((pExtiConfig->Mode & EXTI_MODE_EVENT) != 0x00u)
 8004874:	684b      	ldr	r3, [r1, #4]
 8004876:	f013 0f02 	tst.w	r3, #2
 800487a:	d02b      	beq.n	80048d4 <HAL_EXTI_SetConfigLine+0xb8>
  {
    EXTI->EMR |= maskline;
 800487c:	4a1b      	ldr	r2, [pc, #108]	@ (80048ec <HAL_EXTI_SetConfigLine+0xd0>)
 800487e:	6853      	ldr	r3, [r2, #4]
 8004880:	4303      	orrs	r3, r0
 8004882:	6053      	str	r3, [r2, #4]
  else
  {
    EXTI->EMR &= ~maskline;
  }

  return HAL_OK;
 8004884:	2000      	movs	r0, #0
}
 8004886:	bc70      	pop	{r4, r5, r6}
 8004888:	4770      	bx	lr
      EXTI->RTSR &= ~maskline;
 800488a:	4d18      	ldr	r5, [pc, #96]	@ (80048ec <HAL_EXTI_SetConfigLine+0xd0>)
 800488c:	68ac      	ldr	r4, [r5, #8]
 800488e:	ea24 0400 	bic.w	r4, r4, r0
 8004892:	60ac      	str	r4, [r5, #8]
 8004894:	e7d8      	b.n	8004848 <HAL_EXTI_SetConfigLine+0x2c>
      EXTI->FTSR &= ~maskline;
 8004896:	4d15      	ldr	r5, [pc, #84]	@ (80048ec <HAL_EXTI_SetConfigLine+0xd0>)
 8004898:	68ec      	ldr	r4, [r5, #12]
 800489a:	ea24 0400 	bic.w	r4, r4, r0
 800489e:	60ec      	str	r4, [r5, #12]
 80048a0:	e7da      	b.n	8004858 <HAL_EXTI_SetConfigLine+0x3c>
      regval = AFIO->EXTICR[linepos >> 2u];
 80048a2:	0892      	lsrs	r2, r2, #2
 80048a4:	4e12      	ldr	r6, [pc, #72]	@ (80048f0 <HAL_EXTI_SetConfigLine+0xd4>)
 80048a6:	3202      	adds	r2, #2
 80048a8:	f856 4022 	ldr.w	r4, [r6, r2, lsl #2]
      regval &= ~(AFIO_EXTICR1_EXTI0 << (AFIO_EXTICR1_EXTI1_Pos * (linepos & 0x03u)));
 80048ac:	f003 0303 	and.w	r3, r3, #3
 80048b0:	009b      	lsls	r3, r3, #2
 80048b2:	250f      	movs	r5, #15
 80048b4:	409d      	lsls	r5, r3
 80048b6:	ea24 0405 	bic.w	r4, r4, r5
      regval |= (pExtiConfig->GPIOSel << (AFIO_EXTICR1_EXTI1_Pos * (linepos & 0x03u)));
 80048ba:	68cd      	ldr	r5, [r1, #12]
 80048bc:	fa05 f303 	lsl.w	r3, r5, r3
 80048c0:	4323      	orrs	r3, r4
      AFIO->EXTICR[linepos >> 2u] = regval;
 80048c2:	f846 3022 	str.w	r3, [r6, r2, lsl #2]
 80048c6:	e7cd      	b.n	8004864 <HAL_EXTI_SetConfigLine+0x48>
    EXTI->IMR &= ~maskline;
 80048c8:	4a08      	ldr	r2, [pc, #32]	@ (80048ec <HAL_EXTI_SetConfigLine+0xd0>)
 80048ca:	6813      	ldr	r3, [r2, #0]
 80048cc:	ea23 0300 	bic.w	r3, r3, r0
 80048d0:	6013      	str	r3, [r2, #0]
 80048d2:	e7cf      	b.n	8004874 <HAL_EXTI_SetConfigLine+0x58>
    EXTI->EMR &= ~maskline;
 80048d4:	4a05      	ldr	r2, [pc, #20]	@ (80048ec <HAL_EXTI_SetConfigLine+0xd0>)
 80048d6:	6853      	ldr	r3, [r2, #4]
 80048d8:	ea23 0300 	bic.w	r3, r3, r0
 80048dc:	6053      	str	r3, [r2, #4]
  return HAL_OK;
 80048de:	2000      	movs	r0, #0
 80048e0:	e7d1      	b.n	8004886 <HAL_EXTI_SetConfigLine+0x6a>
    return HAL_ERROR;
 80048e2:	2001      	movs	r0, #1
 80048e4:	4770      	bx	lr
 80048e6:	2001      	movs	r0, #1
}
 80048e8:	4770      	bx	lr
 80048ea:	bf00      	nop
 80048ec:	40010400 	.word	0x40010400
 80048f0:	40010000 	.word	0x40010000

080048f4 <HAL_EXTI_GetConfigLine>:
  uint32_t regval;
  uint32_t linepos;
  uint32_t maskline;

  /* Check null pointer */
  if ((hexti == NULL) || (pExtiConfig == NULL))
 80048f4:	2800      	cmp	r0, #0
 80048f6:	d048      	beq.n	800498a <HAL_EXTI_GetConfigLine+0x96>
 80048f8:	2900      	cmp	r1, #0
 80048fa:	d048      	beq.n	800498e <HAL_EXTI_GetConfigLine+0x9a>
{
 80048fc:	b410      	push	{r4}

  /* Check the parameter */
  assert_param(IS_EXTI_LINE(hexti->Line));

  /* Store handle line number to configuration structure */
  pExtiConfig->Line = hexti->Line;
 80048fe:	6804      	ldr	r4, [r0, #0]
 8004900:	600c      	str	r4, [r1, #0]

  /* Compute line mask */
  linepos = (pExtiConfig->Line & EXTI_PIN_MASK);
 8004902:	f004 0c1f 	and.w	ip, r4, #31
  maskline = (1uL << linepos);
 8004906:	2301      	movs	r3, #1
 8004908:	fa03 f30c 	lsl.w	r3, r3, ip

  /* 1] Get core mode : interrupt */

  /* Check if selected line is enable */
  if ((EXTI->IMR & maskline) != 0x00u)
 800490c:	4822      	ldr	r0, [pc, #136]	@ (8004998 <HAL_EXTI_GetConfigLine+0xa4>)
 800490e:	6800      	ldr	r0, [r0, #0]
 8004910:	4218      	tst	r0, r3
 8004912:	d027      	beq.n	8004964 <HAL_EXTI_GetConfigLine+0x70>
  {
    pExtiConfig->Mode = EXTI_MODE_INTERRUPT;
 8004914:	2201      	movs	r2, #1
 8004916:	604a      	str	r2, [r1, #4]
    pExtiConfig->Mode = EXTI_MODE_NONE;
  }

  /* Get event mode */
  /* Check if selected line is enable */
  if ((EXTI->EMR & maskline) != 0x00u)
 8004918:	481f      	ldr	r0, [pc, #124]	@ (8004998 <HAL_EXTI_GetConfigLine+0xa4>)
 800491a:	6840      	ldr	r0, [r0, #4]
 800491c:	4218      	tst	r0, r3
 800491e:	d003      	beq.n	8004928 <HAL_EXTI_GetConfigLine+0x34>
  {
    pExtiConfig->Mode |= EXTI_MODE_EVENT;
 8004920:	6848      	ldr	r0, [r1, #4]
 8004922:	f040 0002 	orr.w	r0, r0, #2
 8004926:	6048      	str	r0, [r1, #4]
  }

  /* Get default Trigger and GPIOSel configuration */
  pExtiConfig->Trigger = EXTI_TRIGGER_NONE;
 8004928:	2200      	movs	r2, #0
 800492a:	608a      	str	r2, [r1, #8]
  pExtiConfig->GPIOSel = 0x00u;
 800492c:	60ca      	str	r2, [r1, #12]

  /* 2] Get trigger for configurable lines : rising */
  if ((pExtiConfig->Line & EXTI_CONFIG) != 0x00u)
 800492e:	f014 7f00 	tst.w	r4, #33554432	@ 0x2000000
 8004932:	d02e      	beq.n	8004992 <HAL_EXTI_GetConfigLine+0x9e>
  {
    /* Check if configuration of selected line is enable */
    if ((EXTI->RTSR & maskline) != 0x00u)
 8004934:	f102 4280 	add.w	r2, r2, #1073741824	@ 0x40000000
 8004938:	f502 3282 	add.w	r2, r2, #66560	@ 0x10400
 800493c:	6892      	ldr	r2, [r2, #8]
 800493e:	421a      	tst	r2, r3
 8004940:	d001      	beq.n	8004946 <HAL_EXTI_GetConfigLine+0x52>
    {
      pExtiConfig->Trigger = EXTI_TRIGGER_RISING;
 8004942:	2201      	movs	r2, #1
 8004944:	608a      	str	r2, [r1, #8]
    }

    /* Get falling configuration */
    /* Check if configuration of selected line is enable */
    if ((EXTI->FTSR & maskline) != 0x00u)
 8004946:	4a14      	ldr	r2, [pc, #80]	@ (8004998 <HAL_EXTI_GetConfigLine+0xa4>)
 8004948:	68d2      	ldr	r2, [r2, #12]
 800494a:	421a      	tst	r2, r3
 800494c:	d003      	beq.n	8004956 <HAL_EXTI_GetConfigLine+0x62>
    {
      pExtiConfig->Trigger |= EXTI_TRIGGER_FALLING;
 800494e:	688b      	ldr	r3, [r1, #8]
 8004950:	f043 0302 	orr.w	r3, r3, #2
 8004954:	608b      	str	r3, [r1, #8]
    }

    /* Get Gpio port selection for gpio lines */
    if ((pExtiConfig->Line & EXTI_GPIO) == EXTI_GPIO)
 8004956:	f004 63c0 	and.w	r3, r4, #100663296	@ 0x6000000
 800495a:	f1b3 6fc0 	cmp.w	r3, #100663296	@ 0x6000000
 800495e:	d004      	beq.n	800496a <HAL_EXTI_GetConfigLine+0x76>
      regval = AFIO->EXTICR[linepos >> 2u];
      pExtiConfig->GPIOSel = (regval >> (AFIO_EXTICR1_EXTI1_Pos * (linepos & 0x03u))) & AFIO_EXTICR1_EXTI0;
    }
  }

  return HAL_OK;
 8004960:	2000      	movs	r0, #0
 8004962:	e017      	b.n	8004994 <HAL_EXTI_GetConfigLine+0xa0>
    pExtiConfig->Mode = EXTI_MODE_NONE;
 8004964:	2200      	movs	r2, #0
 8004966:	604a      	str	r2, [r1, #4]
 8004968:	e7d6      	b.n	8004918 <HAL_EXTI_GetConfigLine+0x24>
      regval = AFIO->EXTICR[linepos >> 2u];
 800496a:	ea4f 029c 	mov.w	r2, ip, lsr #2
 800496e:	3202      	adds	r2, #2
 8004970:	4b0a      	ldr	r3, [pc, #40]	@ (800499c <HAL_EXTI_GetConfigLine+0xa8>)
 8004972:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
      pExtiConfig->GPIOSel = (regval >> (AFIO_EXTICR1_EXTI1_Pos * (linepos & 0x03u))) & AFIO_EXTICR1_EXTI0;
 8004976:	f004 0303 	and.w	r3, r4, #3
 800497a:	009b      	lsls	r3, r3, #2
 800497c:	fa22 f303 	lsr.w	r3, r2, r3
 8004980:	f003 030f 	and.w	r3, r3, #15
 8004984:	60cb      	str	r3, [r1, #12]
  return HAL_OK;
 8004986:	2000      	movs	r0, #0
 8004988:	e004      	b.n	8004994 <HAL_EXTI_GetConfigLine+0xa0>
    return HAL_ERROR;
 800498a:	2001      	movs	r0, #1
 800498c:	4770      	bx	lr
 800498e:	2001      	movs	r0, #1
}
 8004990:	4770      	bx	lr
  return HAL_OK;
 8004992:	2000      	movs	r0, #0
}
 8004994:	bc10      	pop	{r4}
 8004996:	4770      	bx	lr
 8004998:	40010400 	.word	0x40010400
 800499c:	40010000 	.word	0x40010000

080049a0 <HAL_EXTI_ClearConfigLine>:
  uint32_t regval;
  uint32_t linepos;
  uint32_t maskline;

  /* Check null pointer */
  if (hexti == NULL)
 80049a0:	2800      	cmp	r0, #0
 80049a2:	d037      	beq.n	8004a14 <HAL_EXTI_ClearConfigLine+0x74>
{
 80049a4:	b510      	push	{r4, lr}
 80049a6:	4684      	mov	ip, r0

  /* Check the parameter */
  assert_param(IS_EXTI_LINE(hexti->Line));

  /* compute line mask */
  linepos = (hexti->Line & EXTI_PIN_MASK);
 80049a8:	6804      	ldr	r4, [r0, #0]
 80049aa:	f004 001f 	and.w	r0, r4, #31
  maskline = (1uL << linepos);
 80049ae:	2301      	movs	r3, #1
 80049b0:	4083      	lsls	r3, r0

  /* 1] Clear interrupt mode */
  EXTI->IMR = (EXTI->IMR & ~maskline);
 80049b2:	4a1a      	ldr	r2, [pc, #104]	@ (8004a1c <HAL_EXTI_ClearConfigLine+0x7c>)
 80049b4:	6811      	ldr	r1, [r2, #0]
 80049b6:	ea6f 0e03 	mvn.w	lr, r3
 80049ba:	ea21 0103 	bic.w	r1, r1, r3
 80049be:	6011      	str	r1, [r2, #0]

  /* 2] Clear event mode */
  EXTI->EMR = (EXTI->EMR & ~maskline);
 80049c0:	6851      	ldr	r1, [r2, #4]
 80049c2:	ea21 0303 	bic.w	r3, r1, r3
 80049c6:	6053      	str	r3, [r2, #4]

  /* 3] Clear triggers in case of configurable lines */
  if ((hexti->Line & EXTI_CONFIG) != 0x00u)
 80049c8:	f8dc 3000 	ldr.w	r3, [ip]
 80049cc:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 80049d0:	d022      	beq.n	8004a18 <HAL_EXTI_ClearConfigLine+0x78>
  {
    EXTI->RTSR = (EXTI->RTSR & ~maskline);
 80049d2:	6893      	ldr	r3, [r2, #8]
 80049d4:	ea0e 0303 	and.w	r3, lr, r3
 80049d8:	6093      	str	r3, [r2, #8]
    EXTI->FTSR = (EXTI->FTSR & ~maskline);
 80049da:	68d3      	ldr	r3, [r2, #12]
 80049dc:	ea0e 0303 	and.w	r3, lr, r3
 80049e0:	60d3      	str	r3, [r2, #12]

    /* Get Gpio port selection for gpio lines */
    if ((hexti->Line & EXTI_GPIO) == EXTI_GPIO)
 80049e2:	f8dc 3000 	ldr.w	r3, [ip]
 80049e6:	f003 63c0 	and.w	r3, r3, #100663296	@ 0x6000000
 80049ea:	f1b3 6fc0 	cmp.w	r3, #100663296	@ 0x6000000
 80049ee:	d001      	beq.n	80049f4 <HAL_EXTI_ClearConfigLine+0x54>
      regval &= ~(AFIO_EXTICR1_EXTI0 << (AFIO_EXTICR1_EXTI1_Pos * (linepos & 0x03u)));
      AFIO->EXTICR[linepos >> 2u] = regval;
    }
  }

  return HAL_OK;
 80049f0:	2000      	movs	r0, #0
 80049f2:	e012      	b.n	8004a1a <HAL_EXTI_ClearConfigLine+0x7a>
      regval = AFIO->EXTICR[linepos >> 2u];
 80049f4:	0880      	lsrs	r0, r0, #2
 80049f6:	490a      	ldr	r1, [pc, #40]	@ (8004a20 <HAL_EXTI_ClearConfigLine+0x80>)
 80049f8:	3002      	adds	r0, #2
 80049fa:	f851 3020 	ldr.w	r3, [r1, r0, lsl #2]
      regval &= ~(AFIO_EXTICR1_EXTI0 << (AFIO_EXTICR1_EXTI1_Pos * (linepos & 0x03u)));
 80049fe:	f004 0403 	and.w	r4, r4, #3
 8004a02:	00a4      	lsls	r4, r4, #2
 8004a04:	220f      	movs	r2, #15
 8004a06:	40a2      	lsls	r2, r4
 8004a08:	ea23 0302 	bic.w	r3, r3, r2
      AFIO->EXTICR[linepos >> 2u] = regval;
 8004a0c:	f841 3020 	str.w	r3, [r1, r0, lsl #2]
  return HAL_OK;
 8004a10:	2000      	movs	r0, #0
 8004a12:	e002      	b.n	8004a1a <HAL_EXTI_ClearConfigLine+0x7a>
    return HAL_ERROR;
 8004a14:	2001      	movs	r0, #1
}
 8004a16:	4770      	bx	lr
  return HAL_OK;
 8004a18:	2000      	movs	r0, #0
}
 8004a1a:	bd10      	pop	{r4, pc}
 8004a1c:	40010400 	.word	0x40010400
 8004a20:	40010000 	.word	0x40010000

08004a24 <HAL_EXTI_RegisterCallback>:
  *         This parameter can be one of @arg @ref EXTI_CallbackIDTypeDef values.
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void))
{
 8004a24:	4603      	mov	r3, r0
  HAL_StatusTypeDef status = HAL_OK;

  switch (CallbackID)
 8004a26:	4608      	mov	r0, r1
 8004a28:	b909      	cbnz	r1, 8004a2e <HAL_EXTI_RegisterCallback+0xa>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->PendingCallback = pPendingCbfn;
 8004a2a:	605a      	str	r2, [r3, #4]
      break;
 8004a2c:	4770      	bx	lr

    default:
      status = HAL_ERROR;
 8004a2e:	2001      	movs	r0, #1
      break;
  }

  return status;
}
 8004a30:	4770      	bx	lr

08004a32 <HAL_EXTI_GetHandle>:
{
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 8004a32:	b110      	cbz	r0, 8004a3a <HAL_EXTI_GetHandle+0x8>
    return HAL_ERROR;
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 8004a34:	6001      	str	r1, [r0, #0]

    return HAL_OK;
 8004a36:	2000      	movs	r0, #0
 8004a38:	4770      	bx	lr
    return HAL_ERROR;
 8004a3a:	2001      	movs	r0, #1
  }
}
 8004a3c:	4770      	bx	lr
	...

08004a40 <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(EXTI_HandleTypeDef *hexti)
{
 8004a40:	b508      	push	{r3, lr}
  uint32_t regval;
  uint32_t maskline;

  /* Compute line mask */
  maskline = (1uL << (hexti->Line & EXTI_PIN_MASK));
 8004a42:	6803      	ldr	r3, [r0, #0]
 8004a44:	f003 021f 	and.w	r2, r3, #31
 8004a48:	2301      	movs	r3, #1
 8004a4a:	4093      	lsls	r3, r2

  /* Get pending bit  */
  regval = (EXTI->PR & maskline);
 8004a4c:	4a04      	ldr	r2, [pc, #16]	@ (8004a60 <HAL_EXTI_IRQHandler+0x20>)
 8004a4e:	6952      	ldr	r2, [r2, #20]
  if (regval != 0x00u)
 8004a50:	421a      	tst	r2, r3
 8004a52:	d004      	beq.n	8004a5e <HAL_EXTI_IRQHandler+0x1e>
  {
    /* Clear pending bit */
    EXTI->PR = maskline;
 8004a54:	4a02      	ldr	r2, [pc, #8]	@ (8004a60 <HAL_EXTI_IRQHandler+0x20>)
 8004a56:	6153      	str	r3, [r2, #20]

    /* Call callback */
    if (hexti->PendingCallback != NULL)
 8004a58:	6843      	ldr	r3, [r0, #4]
 8004a5a:	b103      	cbz	r3, 8004a5e <HAL_EXTI_IRQHandler+0x1e>
    {
      hexti->PendingCallback();
 8004a5c:	4798      	blx	r3
    }
  }
}
 8004a5e:	bd08      	pop	{r3, pc}
 8004a60:	40010400 	.word	0x40010400

08004a64 <HAL_EXTI_GetPending>:

  /* Prevent unused argument compilation warning */
  UNUSED(Edge);

  /* Compute line mask */
  linepos = (hexti->Line & EXTI_PIN_MASK);
 8004a64:	6803      	ldr	r3, [r0, #0]
 8004a66:	f003 031f 	and.w	r3, r3, #31
  maskline = (1uL << linepos);
 8004a6a:	2201      	movs	r2, #1
 8004a6c:	409a      	lsls	r2, r3

  /* return 1 if bit is set else 0 */
  regval = ((EXTI->PR & maskline) >> linepos);
 8004a6e:	4902      	ldr	r1, [pc, #8]	@ (8004a78 <HAL_EXTI_GetPending+0x14>)
 8004a70:	6948      	ldr	r0, [r1, #20]
 8004a72:	4010      	ands	r0, r2
  return regval;
}
 8004a74:	40d8      	lsrs	r0, r3
 8004a76:	4770      	bx	lr
 8004a78:	40010400 	.word	0x40010400

08004a7c <HAL_EXTI_ClearPending>:

  /* Prevent unused argument compilation warning */
  UNUSED(Edge);

  /* Compute line mask */
  maskline = (1uL << (hexti->Line & EXTI_PIN_MASK));
 8004a7c:	6802      	ldr	r2, [r0, #0]
 8004a7e:	f002 021f 	and.w	r2, r2, #31
 8004a82:	2301      	movs	r3, #1
 8004a84:	4093      	lsls	r3, r2

  /* Clear Pending bit */
  EXTI->PR =  maskline;
 8004a86:	4a01      	ldr	r2, [pc, #4]	@ (8004a8c <HAL_EXTI_ClearPending+0x10>)
 8004a88:	6153      	str	r3, [r2, #20]
}
 8004a8a:	4770      	bx	lr
 8004a8c:	40010400 	.word	0x40010400

08004a90 <HAL_EXTI_GenerateSWI>:
  /* Check parameters */
  assert_param(IS_EXTI_LINE(hexti->Line));
  assert_param(IS_EXTI_CONFIG_LINE(hexti->Line));

  /* Compute line mask */
  maskline = (1uL << (hexti->Line & EXTI_PIN_MASK));
 8004a90:	6802      	ldr	r2, [r0, #0]
 8004a92:	f002 021f 	and.w	r2, r2, #31
 8004a96:	2301      	movs	r3, #1
 8004a98:	4093      	lsls	r3, r2

  /* Generate Software interrupt */
  EXTI->SWIER = maskline;
 8004a9a:	4a01      	ldr	r2, [pc, #4]	@ (8004aa0 <HAL_EXTI_GenerateSWI+0x10>)
 8004a9c:	6113      	str	r3, [r2, #16]
}
 8004a9e:	4770      	bx	lr
 8004aa0:	40010400 	.word	0x40010400

08004aa4 <FLASH_Program_HalfWord>:
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8004aa4:	4b04      	ldr	r3, [pc, #16]	@ (8004ab8 <FLASH_Program_HalfWord+0x14>)
 8004aa6:	2200      	movs	r2, #0
 8004aa8:	61da      	str	r2, [r3, #28]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to program the new data */
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 8004aaa:	4a04      	ldr	r2, [pc, #16]	@ (8004abc <FLASH_Program_HalfWord+0x18>)
 8004aac:	6913      	ldr	r3, [r2, #16]
 8004aae:	f043 0301 	orr.w	r3, r3, #1
 8004ab2:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR2, FLASH_CR2_PG);
  }
#endif /* FLASH_BANK2_END */

  /* Write data in the address */
  *(__IO uint16_t*)Address = Data;
 8004ab4:	8001      	strh	r1, [r0, #0]
}
 8004ab6:	4770      	bx	lr
 8004ab8:	200006d0 	.word	0x200006d0
 8004abc:	40022000 	.word	0x40022000

08004ac0 <FLASH_SetErrorCode>:
  uint32_t flags = 0U;
  
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 8004ac0:	4b19      	ldr	r3, [pc, #100]	@ (8004b28 <FLASH_SetErrorCode+0x68>)
 8004ac2:	68db      	ldr	r3, [r3, #12]
 8004ac4:	f013 0310 	ands.w	r3, r3, #16
 8004ac8:	d005      	beq.n	8004ad6 <FLASH_SetErrorCode+0x16>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8004aca:	4a18      	ldr	r2, [pc, #96]	@ (8004b2c <FLASH_SetErrorCode+0x6c>)
 8004acc:	69d3      	ldr	r3, [r2, #28]
 8004ace:	f043 0302 	orr.w	r3, r3, #2
 8004ad2:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_WRPERR | FLASH_FLAG_WRPERR_BANK2;
#else
    flags |= FLASH_FLAG_WRPERR;
 8004ad4:	2310      	movs	r3, #16
#endif /* FLASH_BANK2_END */
  }
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8004ad6:	4a14      	ldr	r2, [pc, #80]	@ (8004b28 <FLASH_SetErrorCode+0x68>)
 8004ad8:	68d2      	ldr	r2, [r2, #12]
 8004ada:	f012 0f04 	tst.w	r2, #4
 8004ade:	d006      	beq.n	8004aee <FLASH_SetErrorCode+0x2e>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 8004ae0:	4912      	ldr	r1, [pc, #72]	@ (8004b2c <FLASH_SetErrorCode+0x6c>)
 8004ae2:	69ca      	ldr	r2, [r1, #28]
 8004ae4:	f042 0201 	orr.w	r2, r2, #1
 8004ae8:	61ca      	str	r2, [r1, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_PGERR | FLASH_FLAG_PGERR_BANK2;
#else
    flags |= FLASH_FLAG_PGERR;
 8004aea:	f043 0304 	orr.w	r3, r3, #4
#endif /* FLASH_BANK2_END */
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR))
 8004aee:	4a0e      	ldr	r2, [pc, #56]	@ (8004b28 <FLASH_SetErrorCode+0x68>)
 8004af0:	69d2      	ldr	r2, [r2, #28]
 8004af2:	f012 0f01 	tst.w	r2, #1
 8004af6:	d009      	beq.n	8004b0c <FLASH_SetErrorCode+0x4c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPTV;
 8004af8:	490c      	ldr	r1, [pc, #48]	@ (8004b2c <FLASH_SetErrorCode+0x6c>)
 8004afa:	69ca      	ldr	r2, [r1, #28]
 8004afc:	f042 0204 	orr.w	r2, r2, #4
 8004b00:	61ca      	str	r2, [r1, #28]
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 8004b02:	4909      	ldr	r1, [pc, #36]	@ (8004b28 <FLASH_SetErrorCode+0x68>)
 8004b04:	69ca      	ldr	r2, [r1, #28]
 8004b06:	f022 0201 	bic.w	r2, r2, #1
 8004b0a:	61ca      	str	r2, [r1, #28]
  }

  /* Clear FLASH error pending bits */
  __HAL_FLASH_CLEAR_FLAG(flags);
 8004b0c:	f240 1201 	movw	r2, #257	@ 0x101
 8004b10:	4293      	cmp	r3, r2
 8004b12:	d002      	beq.n	8004b1a <FLASH_SetErrorCode+0x5a>
 8004b14:	4a04      	ldr	r2, [pc, #16]	@ (8004b28 <FLASH_SetErrorCode+0x68>)
 8004b16:	60d3      	str	r3, [r2, #12]
}  
 8004b18:	4770      	bx	lr
  __HAL_FLASH_CLEAR_FLAG(flags);
 8004b1a:	4a03      	ldr	r2, [pc, #12]	@ (8004b28 <FLASH_SetErrorCode+0x68>)
 8004b1c:	69d3      	ldr	r3, [r2, #28]
 8004b1e:	f023 0301 	bic.w	r3, r3, #1
 8004b22:	61d3      	str	r3, [r2, #28]
 8004b24:	4770      	bx	lr
 8004b26:	bf00      	nop
 8004b28:	40022000 	.word	0x40022000
 8004b2c:	200006d0 	.word	0x200006d0

08004b30 <HAL_FLASH_Program_IT>:
{
 8004b30:	b538      	push	{r3, r4, r5, lr}
 8004b32:	4684      	mov	ip, r0
 8004b34:	4608      	mov	r0, r1
 8004b36:	4614      	mov	r4, r2
 8004b38:	461d      	mov	r5, r3
  __HAL_FLASH_ENABLE_IT(FLASH_IT_EOP | FLASH_IT_ERR);
 8004b3a:	4a12      	ldr	r2, [pc, #72]	@ (8004b84 <HAL_FLASH_Program_IT+0x54>)
 8004b3c:	6913      	ldr	r3, [r2, #16]
 8004b3e:	f443 53a0 	orr.w	r3, r3, #5120	@ 0x1400
 8004b42:	6113      	str	r3, [r2, #16]
  pFlash.Address = Address;
 8004b44:	4b10      	ldr	r3, [pc, #64]	@ (8004b88 <HAL_FLASH_Program_IT+0x58>)
 8004b46:	6099      	str	r1, [r3, #8]
  pFlash.Data = Data;
 8004b48:	e9c3 4504 	strd	r4, r5, [r3, #16]
  if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8004b4c:	f1bc 0f01 	cmp.w	ip, #1
 8004b50:	d00c      	beq.n	8004b6c <HAL_FLASH_Program_IT+0x3c>
  else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8004b52:	f1bc 0f02 	cmp.w	ip, #2
 8004b56:	d00e      	beq.n	8004b76 <HAL_FLASH_Program_IT+0x46>
    pFlash.ProcedureOnGoing = FLASH_PROC_PROGRAMDOUBLEWORD;
 8004b58:	4b0b      	ldr	r3, [pc, #44]	@ (8004b88 <HAL_FLASH_Program_IT+0x58>)
 8004b5a:	2205      	movs	r2, #5
 8004b5c:	701a      	strb	r2, [r3, #0]
    pFlash.DataRemaining = 4U;
 8004b5e:	2204      	movs	r2, #4
 8004b60:	605a      	str	r2, [r3, #4]
  FLASH_Program_HalfWord(Address, (uint16_t)Data);
 8004b62:	b2a1      	uxth	r1, r4
 8004b64:	f7ff ff9e 	bl	8004aa4 <FLASH_Program_HalfWord>
}
 8004b68:	2000      	movs	r0, #0
 8004b6a:	bd38      	pop	{r3, r4, r5, pc}
    pFlash.ProcedureOnGoing = FLASH_PROC_PROGRAMHALFWORD;
 8004b6c:	2203      	movs	r2, #3
 8004b6e:	701a      	strb	r2, [r3, #0]
    pFlash.DataRemaining = 1U;
 8004b70:	2201      	movs	r2, #1
 8004b72:	605a      	str	r2, [r3, #4]
 8004b74:	e7f5      	b.n	8004b62 <HAL_FLASH_Program_IT+0x32>
    pFlash.ProcedureOnGoing = FLASH_PROC_PROGRAMWORD;
 8004b76:	4b04      	ldr	r3, [pc, #16]	@ (8004b88 <HAL_FLASH_Program_IT+0x58>)
 8004b78:	2204      	movs	r2, #4
 8004b7a:	701a      	strb	r2, [r3, #0]
    pFlash.DataRemaining = 2U;
 8004b7c:	2202      	movs	r2, #2
 8004b7e:	605a      	str	r2, [r3, #4]
 8004b80:	e7ef      	b.n	8004b62 <HAL_FLASH_Program_IT+0x32>
 8004b82:	bf00      	nop
 8004b84:	40022000 	.word	0x40022000
 8004b88:	200006d0 	.word	0x200006d0

08004b8c <HAL_FLASH_EndOfOperationCallback>:
}
 8004b8c:	4770      	bx	lr

08004b8e <HAL_FLASH_OperationErrorCallback>:
}
 8004b8e:	4770      	bx	lr

08004b90 <HAL_FLASH_IRQHandler>:
{
 8004b90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) ||__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8004b92:	4b51      	ldr	r3, [pc, #324]	@ (8004cd8 <HAL_FLASH_IRQHandler+0x148>)
 8004b94:	68db      	ldr	r3, [r3, #12]
 8004b96:	f013 0f10 	tst.w	r3, #16
 8004b9a:	d104      	bne.n	8004ba6 <HAL_FLASH_IRQHandler+0x16>
 8004b9c:	4b4e      	ldr	r3, [pc, #312]	@ (8004cd8 <HAL_FLASH_IRQHandler+0x148>)
 8004b9e:	68db      	ldr	r3, [r3, #12]
 8004ba0:	f013 0f04 	tst.w	r3, #4
 8004ba4:	d00b      	beq.n	8004bbe <HAL_FLASH_IRQHandler+0x2e>
    addresstmp = pFlash.Address;
 8004ba6:	4c4d      	ldr	r4, [pc, #308]	@ (8004cdc <HAL_FLASH_IRQHandler+0x14c>)
 8004ba8:	68a5      	ldr	r5, [r4, #8]
    pFlash.Address = 0xFFFFFFFFU;
 8004baa:	f04f 33ff 	mov.w	r3, #4294967295
 8004bae:	60a3      	str	r3, [r4, #8]
    FLASH_SetErrorCode();
 8004bb0:	f7ff ff86 	bl	8004ac0 <FLASH_SetErrorCode>
    HAL_FLASH_OperationErrorCallback(addresstmp);
 8004bb4:	4628      	mov	r0, r5
 8004bb6:	f7ff ffea 	bl	8004b8e <HAL_FLASH_OperationErrorCallback>
    pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 8004bba:	2300      	movs	r3, #0
 8004bbc:	7023      	strb	r3, [r4, #0]
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8004bbe:	4b46      	ldr	r3, [pc, #280]	@ (8004cd8 <HAL_FLASH_IRQHandler+0x148>)
 8004bc0:	68db      	ldr	r3, [r3, #12]
 8004bc2:	f013 0f20 	tst.w	r3, #32
 8004bc6:	d02b      	beq.n	8004c20 <HAL_FLASH_IRQHandler+0x90>
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8004bc8:	4b43      	ldr	r3, [pc, #268]	@ (8004cd8 <HAL_FLASH_IRQHandler+0x148>)
 8004bca:	2220      	movs	r2, #32
 8004bcc:	60da      	str	r2, [r3, #12]
    if(pFlash.ProcedureOnGoing != FLASH_PROC_NONE)
 8004bce:	4b43      	ldr	r3, [pc, #268]	@ (8004cdc <HAL_FLASH_IRQHandler+0x14c>)
 8004bd0:	781b      	ldrb	r3, [r3, #0]
 8004bd2:	b32b      	cbz	r3, 8004c20 <HAL_FLASH_IRQHandler+0x90>
      if(pFlash.ProcedureOnGoing == FLASH_PROC_PAGEERASE)
 8004bd4:	4b41      	ldr	r3, [pc, #260]	@ (8004cdc <HAL_FLASH_IRQHandler+0x14c>)
 8004bd6:	781b      	ldrb	r3, [r3, #0]
 8004bd8:	b2db      	uxtb	r3, r3
 8004bda:	2b01      	cmp	r3, #1
 8004bdc:	d02d      	beq.n	8004c3a <HAL_FLASH_IRQHandler+0xaa>
      else if(pFlash.ProcedureOnGoing == FLASH_PROC_MASSERASE)
 8004bde:	4b3f      	ldr	r3, [pc, #252]	@ (8004cdc <HAL_FLASH_IRQHandler+0x14c>)
 8004be0:	781b      	ldrb	r3, [r3, #0]
 8004be2:	b2db      	uxtb	r3, r3
 8004be4:	2b02      	cmp	r3, #2
 8004be6:	d047      	beq.n	8004c78 <HAL_FLASH_IRQHandler+0xe8>
        pFlash.DataRemaining--;
 8004be8:	4b3c      	ldr	r3, [pc, #240]	@ (8004cdc <HAL_FLASH_IRQHandler+0x14c>)
 8004bea:	685a      	ldr	r2, [r3, #4]
 8004bec:	3a01      	subs	r2, #1
 8004bee:	605a      	str	r2, [r3, #4]
        if(pFlash.DataRemaining != 0U)
 8004bf0:	685b      	ldr	r3, [r3, #4]
 8004bf2:	2b00      	cmp	r3, #0
 8004bf4:	d14c      	bne.n	8004c90 <HAL_FLASH_IRQHandler+0x100>
          if (pFlash.ProcedureOnGoing == FLASH_PROC_PROGRAMHALFWORD)
 8004bf6:	4b39      	ldr	r3, [pc, #228]	@ (8004cdc <HAL_FLASH_IRQHandler+0x14c>)
 8004bf8:	781b      	ldrb	r3, [r3, #0]
 8004bfa:	b2db      	uxtb	r3, r3
 8004bfc:	2b03      	cmp	r3, #3
 8004bfe:	d05f      	beq.n	8004cc0 <HAL_FLASH_IRQHandler+0x130>
          else if (pFlash.ProcedureOnGoing == FLASH_PROC_PROGRAMWORD)
 8004c00:	4b36      	ldr	r3, [pc, #216]	@ (8004cdc <HAL_FLASH_IRQHandler+0x14c>)
 8004c02:	781b      	ldrb	r3, [r3, #0]
 8004c04:	b2db      	uxtb	r3, r3
 8004c06:	2b04      	cmp	r3, #4
 8004c08:	d05f      	beq.n	8004cca <HAL_FLASH_IRQHandler+0x13a>
            HAL_FLASH_EndOfOperationCallback(pFlash.Address - 6U);
 8004c0a:	4b34      	ldr	r3, [pc, #208]	@ (8004cdc <HAL_FLASH_IRQHandler+0x14c>)
 8004c0c:	6898      	ldr	r0, [r3, #8]
 8004c0e:	3806      	subs	r0, #6
 8004c10:	f7ff ffbc 	bl	8004b8c <HAL_FLASH_EndOfOperationCallback>
          pFlash.Address = 0xFFFFFFFFU;
 8004c14:	4b31      	ldr	r3, [pc, #196]	@ (8004cdc <HAL_FLASH_IRQHandler+0x14c>)
 8004c16:	f04f 32ff 	mov.w	r2, #4294967295
 8004c1a:	609a      	str	r2, [r3, #8]
          pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 8004c1c:	2200      	movs	r2, #0
 8004c1e:	701a      	strb	r2, [r3, #0]
  if(pFlash.ProcedureOnGoing == FLASH_PROC_NONE)
 8004c20:	4b2e      	ldr	r3, [pc, #184]	@ (8004cdc <HAL_FLASH_IRQHandler+0x14c>)
 8004c22:	781b      	ldrb	r3, [r3, #0]
 8004c24:	b943      	cbnz	r3, 8004c38 <HAL_FLASH_IRQHandler+0xa8>
    CLEAR_BIT(FLASH->CR, (FLASH_CR_PG | FLASH_CR_PER | FLASH_CR_MER));
 8004c26:	4b2c      	ldr	r3, [pc, #176]	@ (8004cd8 <HAL_FLASH_IRQHandler+0x148>)
 8004c28:	691a      	ldr	r2, [r3, #16]
 8004c2a:	f022 0207 	bic.w	r2, r2, #7
 8004c2e:	611a      	str	r2, [r3, #16]
    __HAL_FLASH_DISABLE_IT(FLASH_IT_EOP | FLASH_IT_ERR);
 8004c30:	691a      	ldr	r2, [r3, #16]
 8004c32:	f422 52a0 	bic.w	r2, r2, #5120	@ 0x1400
 8004c36:	611a      	str	r2, [r3, #16]
}
 8004c38:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        pFlash.DataRemaining--;
 8004c3a:	4b28      	ldr	r3, [pc, #160]	@ (8004cdc <HAL_FLASH_IRQHandler+0x14c>)
 8004c3c:	685a      	ldr	r2, [r3, #4]
 8004c3e:	3a01      	subs	r2, #1
 8004c40:	605a      	str	r2, [r3, #4]
        if(pFlash.DataRemaining != 0U)
 8004c42:	685b      	ldr	r3, [r3, #4]
 8004c44:	b17b      	cbz	r3, 8004c66 <HAL_FLASH_IRQHandler+0xd6>
          addresstmp = pFlash.Address;
 8004c46:	4c25      	ldr	r4, [pc, #148]	@ (8004cdc <HAL_FLASH_IRQHandler+0x14c>)
 8004c48:	68a0      	ldr	r0, [r4, #8]
          HAL_FLASH_EndOfOperationCallback(addresstmp);
 8004c4a:	f7ff ff9f 	bl	8004b8c <HAL_FLASH_EndOfOperationCallback>
          addresstmp = pFlash.Address + FLASH_PAGE_SIZE;
 8004c4e:	68a0      	ldr	r0, [r4, #8]
 8004c50:	f500 6000 	add.w	r0, r0, #2048	@ 0x800
          pFlash.Address = addresstmp;
 8004c54:	60a0      	str	r0, [r4, #8]
          CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 8004c56:	4a20      	ldr	r2, [pc, #128]	@ (8004cd8 <HAL_FLASH_IRQHandler+0x148>)
 8004c58:	6913      	ldr	r3, [r2, #16]
 8004c5a:	f023 0302 	bic.w	r3, r3, #2
 8004c5e:	6113      	str	r3, [r2, #16]
          FLASH_PageErase(addresstmp);
 8004c60:	f000 fb0e 	bl	8005280 <FLASH_PageErase>
 8004c64:	e7dc      	b.n	8004c20 <HAL_FLASH_IRQHandler+0x90>
          pFlash.Address = addresstmp = 0xFFFFFFFFU;
 8004c66:	4b1d      	ldr	r3, [pc, #116]	@ (8004cdc <HAL_FLASH_IRQHandler+0x14c>)
 8004c68:	f04f 30ff 	mov.w	r0, #4294967295
 8004c6c:	6098      	str	r0, [r3, #8]
          pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 8004c6e:	2200      	movs	r2, #0
 8004c70:	701a      	strb	r2, [r3, #0]
          HAL_FLASH_EndOfOperationCallback(addresstmp);
 8004c72:	f7ff ff8b 	bl	8004b8c <HAL_FLASH_EndOfOperationCallback>
 8004c76:	e7d3      	b.n	8004c20 <HAL_FLASH_IRQHandler+0x90>
        CLEAR_BIT(FLASH->CR, FLASH_CR_MER);
 8004c78:	4a17      	ldr	r2, [pc, #92]	@ (8004cd8 <HAL_FLASH_IRQHandler+0x148>)
 8004c7a:	6913      	ldr	r3, [r2, #16]
 8004c7c:	f023 0304 	bic.w	r3, r3, #4
 8004c80:	6113      	str	r3, [r2, #16]
          HAL_FLASH_EndOfOperationCallback(0U);
 8004c82:	2000      	movs	r0, #0
 8004c84:	f7ff ff82 	bl	8004b8c <HAL_FLASH_EndOfOperationCallback>
          pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 8004c88:	4b14      	ldr	r3, [pc, #80]	@ (8004cdc <HAL_FLASH_IRQHandler+0x14c>)
 8004c8a:	2200      	movs	r2, #0
 8004c8c:	701a      	strb	r2, [r3, #0]
 8004c8e:	e7c7      	b.n	8004c20 <HAL_FLASH_IRQHandler+0x90>
          pFlash.Address += 2U;
 8004c90:	4b12      	ldr	r3, [pc, #72]	@ (8004cdc <HAL_FLASH_IRQHandler+0x14c>)
 8004c92:	689a      	ldr	r2, [r3, #8]
 8004c94:	3202      	adds	r2, #2
 8004c96:	609a      	str	r2, [r3, #8]
          addresstmp = pFlash.Address;
 8004c98:	6898      	ldr	r0, [r3, #8]
          pFlash.Data = (pFlash.Data >> 16U);
 8004c9a:	e9d3 6704 	ldrd	r6, r7, [r3, #16]
 8004c9e:	0c34      	lsrs	r4, r6, #16
 8004ca0:	ea44 4407 	orr.w	r4, r4, r7, lsl #16
 8004ca4:	0c3d      	lsrs	r5, r7, #16
 8004ca6:	e9c3 4504 	strd	r4, r5, [r3, #16]
          CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 8004caa:	490b      	ldr	r1, [pc, #44]	@ (8004cd8 <HAL_FLASH_IRQHandler+0x148>)
 8004cac:	690a      	ldr	r2, [r1, #16]
 8004cae:	f022 0201 	bic.w	r2, r2, #1
 8004cb2:	610a      	str	r2, [r1, #16]
          FLASH_Program_HalfWord(addresstmp, (uint16_t)pFlash.Data);
 8004cb4:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8004cb8:	b291      	uxth	r1, r2
 8004cba:	f7ff fef3 	bl	8004aa4 <FLASH_Program_HalfWord>
 8004cbe:	e7af      	b.n	8004c20 <HAL_FLASH_IRQHandler+0x90>
            HAL_FLASH_EndOfOperationCallback(pFlash.Address);
 8004cc0:	4b06      	ldr	r3, [pc, #24]	@ (8004cdc <HAL_FLASH_IRQHandler+0x14c>)
 8004cc2:	6898      	ldr	r0, [r3, #8]
 8004cc4:	f7ff ff62 	bl	8004b8c <HAL_FLASH_EndOfOperationCallback>
 8004cc8:	e7a4      	b.n	8004c14 <HAL_FLASH_IRQHandler+0x84>
            HAL_FLASH_EndOfOperationCallback(pFlash.Address - 2U);
 8004cca:	4b04      	ldr	r3, [pc, #16]	@ (8004cdc <HAL_FLASH_IRQHandler+0x14c>)
 8004ccc:	6898      	ldr	r0, [r3, #8]
 8004cce:	3802      	subs	r0, #2
 8004cd0:	f7ff ff5c 	bl	8004b8c <HAL_FLASH_EndOfOperationCallback>
 8004cd4:	e79e      	b.n	8004c14 <HAL_FLASH_IRQHandler+0x84>
 8004cd6:	bf00      	nop
 8004cd8:	40022000 	.word	0x40022000
 8004cdc:	200006d0 	.word	0x200006d0

08004ce0 <HAL_FLASH_Unlock>:
  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8004ce0:	4b0a      	ldr	r3, [pc, #40]	@ (8004d0c <HAL_FLASH_Unlock+0x2c>)
 8004ce2:	691b      	ldr	r3, [r3, #16]
 8004ce4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8004ce8:	d00b      	beq.n	8004d02 <HAL_FLASH_Unlock+0x22>
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8004cea:	4b08      	ldr	r3, [pc, #32]	@ (8004d0c <HAL_FLASH_Unlock+0x2c>)
 8004cec:	4a08      	ldr	r2, [pc, #32]	@ (8004d10 <HAL_FLASH_Unlock+0x30>)
 8004cee:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8004cf0:	f102 3288 	add.w	r2, r2, #2290649224	@ 0x88888888
 8004cf4:	605a      	str	r2, [r3, #4]
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8004cf6:	691b      	ldr	r3, [r3, #16]
 8004cf8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8004cfc:	d103      	bne.n	8004d06 <HAL_FLASH_Unlock+0x26>
  HAL_StatusTypeDef status = HAL_OK;
 8004cfe:	2000      	movs	r0, #0
 8004d00:	4770      	bx	lr
 8004d02:	2000      	movs	r0, #0
 8004d04:	4770      	bx	lr
      status = HAL_ERROR;
 8004d06:	2001      	movs	r0, #1
}
 8004d08:	4770      	bx	lr
 8004d0a:	bf00      	nop
 8004d0c:	40022000 	.word	0x40022000
 8004d10:	45670123 	.word	0x45670123

08004d14 <HAL_FLASH_Lock>:
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8004d14:	4a03      	ldr	r2, [pc, #12]	@ (8004d24 <HAL_FLASH_Lock+0x10>)
 8004d16:	6913      	ldr	r3, [r2, #16]
 8004d18:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004d1c:	6113      	str	r3, [r2, #16]
}
 8004d1e:	2000      	movs	r0, #0
 8004d20:	4770      	bx	lr
 8004d22:	bf00      	nop
 8004d24:	40022000 	.word	0x40022000

08004d28 <HAL_FLASH_OB_Unlock>:
  if (HAL_IS_BIT_CLR(FLASH->CR, FLASH_CR_OPTWRE))
 8004d28:	4b07      	ldr	r3, [pc, #28]	@ (8004d48 <HAL_FLASH_OB_Unlock+0x20>)
 8004d2a:	691b      	ldr	r3, [r3, #16]
 8004d2c:	f413 7f00 	tst.w	r3, #512	@ 0x200
 8004d30:	d107      	bne.n	8004d42 <HAL_FLASH_OB_Unlock+0x1a>
    WRITE_REG(FLASH->OPTKEYR, FLASH_OPTKEY1);
 8004d32:	4b05      	ldr	r3, [pc, #20]	@ (8004d48 <HAL_FLASH_OB_Unlock+0x20>)
 8004d34:	4a05      	ldr	r2, [pc, #20]	@ (8004d4c <HAL_FLASH_OB_Unlock+0x24>)
 8004d36:	609a      	str	r2, [r3, #8]
    WRITE_REG(FLASH->OPTKEYR, FLASH_OPTKEY2);
 8004d38:	f102 3288 	add.w	r2, r2, #2290649224	@ 0x88888888
 8004d3c:	609a      	str	r2, [r3, #8]
  return HAL_OK;  
 8004d3e:	2000      	movs	r0, #0
 8004d40:	4770      	bx	lr
    return HAL_ERROR;
 8004d42:	2001      	movs	r0, #1
}
 8004d44:	4770      	bx	lr
 8004d46:	bf00      	nop
 8004d48:	40022000 	.word	0x40022000
 8004d4c:	45670123 	.word	0x45670123

08004d50 <HAL_FLASH_OB_Lock>:
  CLEAR_BIT(FLASH->CR, FLASH_CR_OPTWRE);
 8004d50:	4a03      	ldr	r2, [pc, #12]	@ (8004d60 <HAL_FLASH_OB_Lock+0x10>)
 8004d52:	6913      	ldr	r3, [r2, #16]
 8004d54:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004d58:	6113      	str	r3, [r2, #16]
}
 8004d5a:	2000      	movs	r0, #0
 8004d5c:	4770      	bx	lr
 8004d5e:	bf00      	nop
 8004d60:	40022000 	.word	0x40022000

08004d64 <HAL_FLASH_OB_Launch>:
{
 8004d64:	b508      	push	{r3, lr}
  HAL_NVIC_SystemReset();
 8004d66:	f7fe fe7b 	bl	8003a60 <HAL_NVIC_SystemReset>
}
 8004d6a:	bd08      	pop	{r3, pc}

08004d6c <HAL_FLASH_GetError>:
   return pFlash.ErrorCode;
 8004d6c:	4b01      	ldr	r3, [pc, #4]	@ (8004d74 <HAL_FLASH_GetError+0x8>)
 8004d6e:	69d8      	ldr	r0, [r3, #28]
}
 8004d70:	4770      	bx	lr
 8004d72:	bf00      	nop
 8004d74:	200006d0 	.word	0x200006d0

08004d78 <FLASH_WaitForLastOperation>:
{
 8004d78:	b538      	push	{r3, r4, r5, lr}
 8004d7a:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8004d7c:	f7fe fd16 	bl	80037ac <HAL_GetTick>
 8004d80:	4605      	mov	r5, r0
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8004d82:	4b16      	ldr	r3, [pc, #88]	@ (8004ddc <FLASH_WaitForLastOperation+0x64>)
 8004d84:	68db      	ldr	r3, [r3, #12]
 8004d86:	f013 0f01 	tst.w	r3, #1
 8004d8a:	d00a      	beq.n	8004da2 <FLASH_WaitForLastOperation+0x2a>
    if (Timeout != HAL_MAX_DELAY)
 8004d8c:	f1b4 3fff 	cmp.w	r4, #4294967295
 8004d90:	d0f7      	beq.n	8004d82 <FLASH_WaitForLastOperation+0xa>
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 8004d92:	b124      	cbz	r4, 8004d9e <FLASH_WaitForLastOperation+0x26>
 8004d94:	f7fe fd0a 	bl	80037ac <HAL_GetTick>
 8004d98:	1b40      	subs	r0, r0, r5
 8004d9a:	42a0      	cmp	r0, r4
 8004d9c:	d9f1      	bls.n	8004d82 <FLASH_WaitForLastOperation+0xa>
        return HAL_TIMEOUT;
 8004d9e:	2003      	movs	r0, #3
 8004da0:	e01b      	b.n	8004dda <FLASH_WaitForLastOperation+0x62>
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8004da2:	4b0e      	ldr	r3, [pc, #56]	@ (8004ddc <FLASH_WaitForLastOperation+0x64>)
 8004da4:	68db      	ldr	r3, [r3, #12]
 8004da6:	f013 0f20 	tst.w	r3, #32
 8004daa:	d002      	beq.n	8004db2 <FLASH_WaitForLastOperation+0x3a>
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8004dac:	4b0b      	ldr	r3, [pc, #44]	@ (8004ddc <FLASH_WaitForLastOperation+0x64>)
 8004dae:	2220      	movs	r2, #32
 8004db0:	60da      	str	r2, [r3, #12]
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8004db2:	4b0a      	ldr	r3, [pc, #40]	@ (8004ddc <FLASH_WaitForLastOperation+0x64>)
 8004db4:	68db      	ldr	r3, [r3, #12]
 8004db6:	f013 0f10 	tst.w	r3, #16
 8004dba:	d10b      	bne.n	8004dd4 <FLASH_WaitForLastOperation+0x5c>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 8004dbc:	4b07      	ldr	r3, [pc, #28]	@ (8004ddc <FLASH_WaitForLastOperation+0x64>)
 8004dbe:	69db      	ldr	r3, [r3, #28]
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8004dc0:	f013 0f01 	tst.w	r3, #1
 8004dc4:	d106      	bne.n	8004dd4 <FLASH_WaitForLastOperation+0x5c>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8004dc6:	4b05      	ldr	r3, [pc, #20]	@ (8004ddc <FLASH_WaitForLastOperation+0x64>)
 8004dc8:	68db      	ldr	r3, [r3, #12]
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 8004dca:	f013 0f04 	tst.w	r3, #4
 8004dce:	d101      	bne.n	8004dd4 <FLASH_WaitForLastOperation+0x5c>
  return HAL_OK;
 8004dd0:	2000      	movs	r0, #0
 8004dd2:	e002      	b.n	8004dda <FLASH_WaitForLastOperation+0x62>
    FLASH_SetErrorCode();
 8004dd4:	f7ff fe74 	bl	8004ac0 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8004dd8:	2001      	movs	r0, #1
}
 8004dda:	bd38      	pop	{r3, r4, r5, pc}
 8004ddc:	40022000 	.word	0x40022000

08004de0 <HAL_FLASH_Program>:
{
 8004de0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004de4:	461e      	mov	r6, r3
  __HAL_LOCK(&pFlash);
 8004de6:	4b24      	ldr	r3, [pc, #144]	@ (8004e78 <HAL_FLASH_Program+0x98>)
 8004de8:	7e1b      	ldrb	r3, [r3, #24]
 8004dea:	2b01      	cmp	r3, #1
 8004dec:	d041      	beq.n	8004e72 <HAL_FLASH_Program+0x92>
 8004dee:	4604      	mov	r4, r0
 8004df0:	460f      	mov	r7, r1
 8004df2:	4690      	mov	r8, r2
 8004df4:	4b20      	ldr	r3, [pc, #128]	@ (8004e78 <HAL_FLASH_Program+0x98>)
 8004df6:	2201      	movs	r2, #1
 8004df8:	761a      	strb	r2, [r3, #24]
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8004dfa:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8004dfe:	f7ff ffbb 	bl	8004d78 <FLASH_WaitForLastOperation>
  if(status == HAL_OK)
 8004e02:	4603      	mov	r3, r0
 8004e04:	bb78      	cbnz	r0, 8004e66 <HAL_FLASH_Program+0x86>
    if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8004e06:	2c01      	cmp	r4, #1
 8004e08:	d008      	beq.n	8004e1c <HAL_FLASH_Program+0x3c>
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8004e0a:	2c02      	cmp	r4, #2
 8004e0c:	d003      	beq.n	8004e16 <HAL_FLASH_Program+0x36>
      nbiterations = 4U;
 8004e0e:	f04f 0904 	mov.w	r9, #4
    for (index = 0U; index < nbiterations; index++)
 8004e12:	461c      	mov	r4, r3
 8004e14:	e007      	b.n	8004e26 <HAL_FLASH_Program+0x46>
      nbiterations = 2U;
 8004e16:	f04f 0902 	mov.w	r9, #2
 8004e1a:	e7fa      	b.n	8004e12 <HAL_FLASH_Program+0x32>
      nbiterations = 1U;
 8004e1c:	f04f 0901 	mov.w	r9, #1
 8004e20:	e7f7      	b.n	8004e12 <HAL_FLASH_Program+0x32>
    for (index = 0U; index < nbiterations; index++)
 8004e22:	3401      	adds	r4, #1
 8004e24:	b2e4      	uxtb	r4, r4
 8004e26:	454c      	cmp	r4, r9
 8004e28:	d21d      	bcs.n	8004e66 <HAL_FLASH_Program+0x86>
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 8004e2a:	0121      	lsls	r1, r4, #4
 8004e2c:	f1c1 0220 	rsb	r2, r1, #32
 8004e30:	f1a1 0320 	sub.w	r3, r1, #32
 8004e34:	fa28 f101 	lsr.w	r1, r8, r1
 8004e38:	fa06 f202 	lsl.w	r2, r6, r2
 8004e3c:	4311      	orrs	r1, r2
 8004e3e:	fa26 f303 	lsr.w	r3, r6, r3
 8004e42:	4319      	orrs	r1, r3
 8004e44:	b289      	uxth	r1, r1
 8004e46:	eb07 0044 	add.w	r0, r7, r4, lsl #1
 8004e4a:	f7ff fe2b 	bl	8004aa4 <FLASH_Program_HalfWord>
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8004e4e:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8004e52:	f7ff ff91 	bl	8004d78 <FLASH_WaitForLastOperation>
        CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 8004e56:	4b09      	ldr	r3, [pc, #36]	@ (8004e7c <HAL_FLASH_Program+0x9c>)
 8004e58:	691d      	ldr	r5, [r3, #16]
 8004e5a:	f025 0501 	bic.w	r5, r5, #1
 8004e5e:	611d      	str	r5, [r3, #16]
      if (status != HAL_OK)
 8004e60:	4603      	mov	r3, r0
 8004e62:	2800      	cmp	r0, #0
 8004e64:	d0dd      	beq.n	8004e22 <HAL_FLASH_Program+0x42>
  __HAL_UNLOCK(&pFlash);
 8004e66:	4a04      	ldr	r2, [pc, #16]	@ (8004e78 <HAL_FLASH_Program+0x98>)
 8004e68:	2100      	movs	r1, #0
 8004e6a:	7611      	strb	r1, [r2, #24]
}
 8004e6c:	4618      	mov	r0, r3
 8004e6e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  __HAL_LOCK(&pFlash);
 8004e72:	2302      	movs	r3, #2
 8004e74:	e7fa      	b.n	8004e6c <HAL_FLASH_Program+0x8c>
 8004e76:	bf00      	nop
 8004e78:	200006d0 	.word	0x200006d0
 8004e7c:	40022000 	.word	0x40022000

08004e80 <FLASH_MassErase>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_BANK(Banks));

  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8004e80:	4b06      	ldr	r3, [pc, #24]	@ (8004e9c <FLASH_MassErase+0x1c>)
 8004e82:	2200      	movs	r2, #0
 8004e84:	61da      	str	r2, [r3, #28]
#if !defined(FLASH_BANK2_END)
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Banks);
#endif /* FLASH_BANK2_END */  
    /* Only bank1 will be erased*/
    SET_BIT(FLASH->CR, FLASH_CR_MER);
 8004e86:	4b06      	ldr	r3, [pc, #24]	@ (8004ea0 <FLASH_MassErase+0x20>)
 8004e88:	691a      	ldr	r2, [r3, #16]
 8004e8a:	f042 0204 	orr.w	r2, r2, #4
 8004e8e:	611a      	str	r2, [r3, #16]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8004e90:	691a      	ldr	r2, [r3, #16]
 8004e92:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004e96:	611a      	str	r2, [r3, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 8004e98:	4770      	bx	lr
 8004e9a:	bf00      	nop
 8004e9c:	200006d0 	.word	0x200006d0
 8004ea0:	40022000 	.word	0x40022000

08004ea4 <FLASH_OB_GetWRP>:
  * @retval The FLASH Write Protection Option Bytes value
  */
static uint32_t FLASH_OB_GetWRP(void)
{
  /* Return the FLASH write protection Register value */
  return (uint32_t)(READ_REG(FLASH->WRPR));
 8004ea4:	4b01      	ldr	r3, [pc, #4]	@ (8004eac <FLASH_OB_GetWRP+0x8>)
 8004ea6:	6a18      	ldr	r0, [r3, #32]
}
 8004ea8:	4770      	bx	lr
 8004eaa:	bf00      	nop
 8004eac:	40022000 	.word	0x40022000

08004eb0 <FLASH_OB_GetRDP>:
{
  uint32_t readstatus = OB_RDP_LEVEL_0;
  uint32_t tmp_reg = 0U;
  
  /* Read RDP level bits */
  tmp_reg = READ_BIT(FLASH->OBR, FLASH_OBR_RDPRT);
 8004eb0:	4b04      	ldr	r3, [pc, #16]	@ (8004ec4 <FLASH_OB_GetRDP+0x14>)
 8004eb2:	69db      	ldr	r3, [r3, #28]

  if (tmp_reg == FLASH_OBR_RDPRT)
 8004eb4:	f013 0f02 	tst.w	r3, #2
 8004eb8:	d001      	beq.n	8004ebe <FLASH_OB_GetRDP+0xe>
  {
    readstatus = OB_RDP_LEVEL_1;
 8004eba:	2000      	movs	r0, #0
 8004ebc:	4770      	bx	lr
  }
  else 
  {
    readstatus = OB_RDP_LEVEL_0;
 8004ebe:	20a5      	movs	r0, #165	@ 0xa5
  }

  return readstatus;
}
 8004ec0:	4770      	bx	lr
 8004ec2:	bf00      	nop
 8004ec4:	40022000 	.word	0x40022000

08004ec8 <FLASH_OB_GetUser>:
  *         And FLASH_OBR_BFB2(Bit5) for STM32F101xG and STM32F103xG . 
  */
static uint8_t FLASH_OB_GetUser(void)
{
  /* Return the User Option Byte */
  return (uint8_t)((READ_REG(FLASH->OBR) & FLASH_OBR_USER) >> FLASH_POSITION_IWDGSW_BIT);
 8004ec8:	4b02      	ldr	r3, [pc, #8]	@ (8004ed4 <FLASH_OB_GetUser+0xc>)
 8004eca:	69d8      	ldr	r0, [r3, #28]
}
 8004ecc:	f3c0 0082 	ubfx	r0, r0, #2, #3
 8004ed0:	4770      	bx	lr
 8004ed2:	bf00      	nop
 8004ed4:	40022000 	.word	0x40022000

08004ed8 <FLASH_OB_RDP_LevelConfig>:
{
 8004ed8:	b538      	push	{r3, r4, r5, lr}
 8004eda:	4605      	mov	r5, r0
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8004edc:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8004ee0:	f7ff ff4a 	bl	8004d78 <FLASH_WaitForLastOperation>
  if(status == HAL_OK)
 8004ee4:	b100      	cbz	r0, 8004ee8 <FLASH_OB_RDP_LevelConfig+0x10>
}
 8004ee6:	bd38      	pop	{r3, r4, r5, pc}
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8004ee8:	4b12      	ldr	r3, [pc, #72]	@ (8004f34 <FLASH_OB_RDP_LevelConfig+0x5c>)
 8004eea:	2200      	movs	r2, #0
 8004eec:	61da      	str	r2, [r3, #28]
    SET_BIT(FLASH->CR, FLASH_CR_OPTER);
 8004eee:	4c12      	ldr	r4, [pc, #72]	@ (8004f38 <FLASH_OB_RDP_LevelConfig+0x60>)
 8004ef0:	6923      	ldr	r3, [r4, #16]
 8004ef2:	f043 0320 	orr.w	r3, r3, #32
 8004ef6:	6123      	str	r3, [r4, #16]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8004ef8:	6923      	ldr	r3, [r4, #16]
 8004efa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004efe:	6123      	str	r3, [r4, #16]
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8004f00:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8004f04:	f7ff ff38 	bl	8004d78 <FLASH_WaitForLastOperation>
    CLEAR_BIT(FLASH->CR, FLASH_CR_OPTER);
 8004f08:	6923      	ldr	r3, [r4, #16]
 8004f0a:	f023 0320 	bic.w	r3, r3, #32
 8004f0e:	6123      	str	r3, [r4, #16]
    if(status == HAL_OK)
 8004f10:	2800      	cmp	r0, #0
 8004f12:	d1e8      	bne.n	8004ee6 <FLASH_OB_RDP_LevelConfig+0xe>
      SET_BIT(FLASH->CR, FLASH_CR_OPTPG);
 8004f14:	6923      	ldr	r3, [r4, #16]
 8004f16:	f043 0310 	orr.w	r3, r3, #16
 8004f1a:	6123      	str	r3, [r4, #16]
      WRITE_REG(OB->RDP, ReadProtectLevel);
 8004f1c:	4b07      	ldr	r3, [pc, #28]	@ (8004f3c <FLASH_OB_RDP_LevelConfig+0x64>)
 8004f1e:	801d      	strh	r5, [r3, #0]
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE); 
 8004f20:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8004f24:	f7ff ff28 	bl	8004d78 <FLASH_WaitForLastOperation>
      CLEAR_BIT(FLASH->CR, FLASH_CR_OPTPG);
 8004f28:	6923      	ldr	r3, [r4, #16]
 8004f2a:	f023 0310 	bic.w	r3, r3, #16
 8004f2e:	6123      	str	r3, [r4, #16]
 8004f30:	e7d9      	b.n	8004ee6 <FLASH_OB_RDP_LevelConfig+0xe>
 8004f32:	bf00      	nop
 8004f34:	200006d0 	.word	0x200006d0
 8004f38:	40022000 	.word	0x40022000
 8004f3c:	1ffff800 	.word	0x1ffff800

08004f40 <FLASH_OB_UserConfig>:
{
 8004f40:	b538      	push	{r3, r4, r5, lr}
 8004f42:	4604      	mov	r4, r0
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8004f44:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8004f48:	f7ff ff16 	bl	8004d78 <FLASH_WaitForLastOperation>
  if(status == HAL_OK)
 8004f4c:	b100      	cbz	r0, 8004f50 <FLASH_OB_UserConfig+0x10>
}
 8004f4e:	bd38      	pop	{r3, r4, r5, pc}
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8004f50:	4b0a      	ldr	r3, [pc, #40]	@ (8004f7c <FLASH_OB_UserConfig+0x3c>)
 8004f52:	2200      	movs	r2, #0
 8004f54:	61da      	str	r2, [r3, #28]
    SET_BIT(FLASH->CR, FLASH_CR_OPTPG); 
 8004f56:	4d0a      	ldr	r5, [pc, #40]	@ (8004f80 <FLASH_OB_UserConfig+0x40>)
 8004f58:	692b      	ldr	r3, [r5, #16]
 8004f5a:	f043 0310 	orr.w	r3, r3, #16
 8004f5e:	612b      	str	r3, [r5, #16]
    OB->USER = (UserConfig | 0x88U);
 8004f60:	f044 0088 	orr.w	r0, r4, #136	@ 0x88
 8004f64:	4b07      	ldr	r3, [pc, #28]	@ (8004f84 <FLASH_OB_UserConfig+0x44>)
 8004f66:	8058      	strh	r0, [r3, #2]
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8004f68:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8004f6c:	f7ff ff04 	bl	8004d78 <FLASH_WaitForLastOperation>
    CLEAR_BIT(FLASH->CR, FLASH_CR_OPTPG);
 8004f70:	692b      	ldr	r3, [r5, #16]
 8004f72:	f023 0310 	bic.w	r3, r3, #16
 8004f76:	612b      	str	r3, [r5, #16]
 8004f78:	e7e9      	b.n	8004f4e <FLASH_OB_UserConfig+0xe>
 8004f7a:	bf00      	nop
 8004f7c:	200006d0 	.word	0x200006d0
 8004f80:	40022000 	.word	0x40022000
 8004f84:	1ffff800 	.word	0x1ffff800

08004f88 <FLASH_OB_ProgramData>:
{
 8004f88:	b570      	push	{r4, r5, r6, lr}
 8004f8a:	4605      	mov	r5, r0
 8004f8c:	460c      	mov	r4, r1
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8004f8e:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8004f92:	f7ff fef1 	bl	8004d78 <FLASH_WaitForLastOperation>
  if(status == HAL_OK)
 8004f96:	b100      	cbz	r0, 8004f9a <FLASH_OB_ProgramData+0x12>
}
 8004f98:	bd70      	pop	{r4, r5, r6, pc}
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8004f9a:	4b09      	ldr	r3, [pc, #36]	@ (8004fc0 <FLASH_OB_ProgramData+0x38>)
 8004f9c:	2200      	movs	r2, #0
 8004f9e:	61da      	str	r2, [r3, #28]
    SET_BIT(FLASH->CR, FLASH_CR_OPTPG); 
 8004fa0:	4e08      	ldr	r6, [pc, #32]	@ (8004fc4 <FLASH_OB_ProgramData+0x3c>)
 8004fa2:	6933      	ldr	r3, [r6, #16]
 8004fa4:	f043 0310 	orr.w	r3, r3, #16
 8004fa8:	6133      	str	r3, [r6, #16]
    *(__IO uint16_t*)Address = Data;
 8004faa:	802c      	strh	r4, [r5, #0]
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8004fac:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8004fb0:	f7ff fee2 	bl	8004d78 <FLASH_WaitForLastOperation>
    CLEAR_BIT(FLASH->CR, FLASH_CR_OPTPG);
 8004fb4:	6933      	ldr	r3, [r6, #16]
 8004fb6:	f023 0310 	bic.w	r3, r3, #16
 8004fba:	6133      	str	r3, [r6, #16]
 8004fbc:	e7ec      	b.n	8004f98 <FLASH_OB_ProgramData+0x10>
 8004fbe:	bf00      	nop
 8004fc0:	200006d0 	.word	0x200006d0
 8004fc4:	40022000 	.word	0x40022000

08004fc8 <HAL_FLASHEx_OBErase>:
{
 8004fc8:	b538      	push	{r3, r4, r5, lr}
  rdptmp = FLASH_OB_GetRDP();
 8004fca:	f7ff ff71 	bl	8004eb0 <FLASH_OB_GetRDP>
 8004fce:	b2c5      	uxtb	r5, r0
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8004fd0:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8004fd4:	f7ff fed0 	bl	8004d78 <FLASH_WaitForLastOperation>
  if(status == HAL_OK)
 8004fd8:	b100      	cbz	r0, 8004fdc <HAL_FLASHEx_OBErase+0x14>
}
 8004fda:	bd38      	pop	{r3, r4, r5, pc}
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8004fdc:	4b0c      	ldr	r3, [pc, #48]	@ (8005010 <HAL_FLASHEx_OBErase+0x48>)
 8004fde:	2200      	movs	r2, #0
 8004fe0:	61da      	str	r2, [r3, #28]
    SET_BIT(FLASH->CR, FLASH_CR_OPTER);
 8004fe2:	4c0c      	ldr	r4, [pc, #48]	@ (8005014 <HAL_FLASHEx_OBErase+0x4c>)
 8004fe4:	6923      	ldr	r3, [r4, #16]
 8004fe6:	f043 0320 	orr.w	r3, r3, #32
 8004fea:	6123      	str	r3, [r4, #16]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8004fec:	6923      	ldr	r3, [r4, #16]
 8004fee:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004ff2:	6123      	str	r3, [r4, #16]
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8004ff4:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8004ff8:	f7ff febe 	bl	8004d78 <FLASH_WaitForLastOperation>
    CLEAR_BIT(FLASH->CR, FLASH_CR_OPTER);
 8004ffc:	6923      	ldr	r3, [r4, #16]
 8004ffe:	f023 0320 	bic.w	r3, r3, #32
 8005002:	6123      	str	r3, [r4, #16]
    if(status == HAL_OK)
 8005004:	2800      	cmp	r0, #0
 8005006:	d1e8      	bne.n	8004fda <HAL_FLASHEx_OBErase+0x12>
      status = FLASH_OB_RDP_LevelConfig(rdptmp);
 8005008:	4628      	mov	r0, r5
 800500a:	f7ff ff65 	bl	8004ed8 <FLASH_OB_RDP_LevelConfig>
 800500e:	e7e4      	b.n	8004fda <HAL_FLASHEx_OBErase+0x12>
 8005010:	200006d0 	.word	0x200006d0
 8005014:	40022000 	.word	0x40022000

08005018 <FLASH_OB_EnableWRP>:
{
 8005018:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800501a:	4604      	mov	r4, r0
  WriteProtectPage = (uint32_t)(~((~FLASH_OB_GetWRP()) | WriteProtectPage));
 800501c:	f7ff ff42 	bl	8004ea4 <FLASH_OB_GetWRP>
 8005020:	ea20 0004 	bic.w	r0, r0, r4
  WRP0_Data = (uint16_t)(WriteProtectPage & OB_WRP_PAGES0TO15MASK);
 8005024:	b2c5      	uxtb	r5, r0
  WRP1_Data = (uint16_t)((WriteProtectPage & OB_WRP_PAGES16TO31MASK) >> 8U);
 8005026:	f3c0 2707 	ubfx	r7, r0, #8, #8
  WRP2_Data = (uint16_t)((WriteProtectPage & OB_WRP_PAGES32TO47MASK) >> 16U);
 800502a:	f3c0 4607 	ubfx	r6, r0, #16, #8
  WRP3_Data = (uint16_t)((WriteProtectPage & OB_WRP_PAGES48TO255MASK) >> 24U); 
 800502e:	0e04      	lsrs	r4, r0, #24
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8005030:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8005034:	f7ff fea0 	bl	8004d78 <FLASH_WaitForLastOperation>
  if(status == HAL_OK)
 8005038:	4603      	mov	r3, r0
 800503a:	b108      	cbz	r0, 8005040 <FLASH_OB_EnableWRP+0x28>
}
 800503c:	4618      	mov	r0, r3
 800503e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8005040:	4b23      	ldr	r3, [pc, #140]	@ (80050d0 <FLASH_OB_EnableWRP+0xb8>)
 8005042:	2200      	movs	r2, #0
 8005044:	61da      	str	r2, [r3, #28]
    status = HAL_FLASHEx_OBErase();
 8005046:	f7ff ffbf 	bl	8004fc8 <HAL_FLASHEx_OBErase>
    if (status == HAL_OK)  
 800504a:	4603      	mov	r3, r0
 800504c:	2800      	cmp	r0, #0
 800504e:	d1f5      	bne.n	800503c <FLASH_OB_EnableWRP+0x24>
      SET_BIT(FLASH->CR, FLASH_CR_OPTPG);
 8005050:	4920      	ldr	r1, [pc, #128]	@ (80050d4 <FLASH_OB_EnableWRP+0xbc>)
 8005052:	690a      	ldr	r2, [r1, #16]
 8005054:	f042 0210 	orr.w	r2, r2, #16
 8005058:	610a      	str	r2, [r1, #16]
      if(WRP0_Data != 0xFFU)
 800505a:	2dff      	cmp	r5, #255	@ 0xff
 800505c:	d10e      	bne.n	800507c <FLASH_OB_EnableWRP+0x64>
      if((status == HAL_OK) && (WRP1_Data != 0xFFU))
 800505e:	b923      	cbnz	r3, 800506a <FLASH_OB_EnableWRP+0x52>
 8005060:	2fff      	cmp	r7, #255	@ 0xff
 8005062:	d115      	bne.n	8005090 <FLASH_OB_EnableWRP+0x78>
      if((status == HAL_OK) && (WRP2_Data != 0xFFU))
 8005064:	b923      	cbnz	r3, 8005070 <FLASH_OB_EnableWRP+0x58>
 8005066:	2eff      	cmp	r6, #255	@ 0xff
 8005068:	d11c      	bne.n	80050a4 <FLASH_OB_EnableWRP+0x8c>
      if((status == HAL_OK) && (WRP3_Data != 0xFFU))
 800506a:	b90b      	cbnz	r3, 8005070 <FLASH_OB_EnableWRP+0x58>
 800506c:	2cff      	cmp	r4, #255	@ 0xff
 800506e:	d123      	bne.n	80050b8 <FLASH_OB_EnableWRP+0xa0>
      CLEAR_BIT(FLASH->CR, FLASH_CR_OPTPG);
 8005070:	4918      	ldr	r1, [pc, #96]	@ (80050d4 <FLASH_OB_EnableWRP+0xbc>)
 8005072:	690a      	ldr	r2, [r1, #16]
 8005074:	f022 0210 	bic.w	r2, r2, #16
 8005078:	610a      	str	r2, [r1, #16]
 800507a:	e7df      	b.n	800503c <FLASH_OB_EnableWRP+0x24>
        OB->WRP0 &= WRP0_Data;
 800507c:	4b16      	ldr	r3, [pc, #88]	@ (80050d8 <FLASH_OB_EnableWRP+0xc0>)
 800507e:	891a      	ldrh	r2, [r3, #8]
 8005080:	4015      	ands	r5, r2
 8005082:	811d      	strh	r5, [r3, #8]
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8005084:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8005088:	f7ff fe76 	bl	8004d78 <FLASH_WaitForLastOperation>
 800508c:	4603      	mov	r3, r0
 800508e:	e7e6      	b.n	800505e <FLASH_OB_EnableWRP+0x46>
        OB->WRP1 &= WRP1_Data;
 8005090:	4b11      	ldr	r3, [pc, #68]	@ (80050d8 <FLASH_OB_EnableWRP+0xc0>)
 8005092:	895a      	ldrh	r2, [r3, #10]
 8005094:	4017      	ands	r7, r2
 8005096:	815f      	strh	r7, [r3, #10]
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8005098:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800509c:	f7ff fe6c 	bl	8004d78 <FLASH_WaitForLastOperation>
 80050a0:	4603      	mov	r3, r0
 80050a2:	e7df      	b.n	8005064 <FLASH_OB_EnableWRP+0x4c>
        OB->WRP2 &= WRP2_Data;
 80050a4:	4b0c      	ldr	r3, [pc, #48]	@ (80050d8 <FLASH_OB_EnableWRP+0xc0>)
 80050a6:	899a      	ldrh	r2, [r3, #12]
 80050a8:	4016      	ands	r6, r2
 80050aa:	819e      	strh	r6, [r3, #12]
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80050ac:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80050b0:	f7ff fe62 	bl	8004d78 <FLASH_WaitForLastOperation>
 80050b4:	4603      	mov	r3, r0
 80050b6:	e7d8      	b.n	800506a <FLASH_OB_EnableWRP+0x52>
        OB->WRP3 &= WRP3_Data;
 80050b8:	4b07      	ldr	r3, [pc, #28]	@ (80050d8 <FLASH_OB_EnableWRP+0xc0>)
 80050ba:	89da      	ldrh	r2, [r3, #14]
 80050bc:	ea04 0002 	and.w	r0, r4, r2
 80050c0:	81d8      	strh	r0, [r3, #14]
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80050c2:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80050c6:	f7ff fe57 	bl	8004d78 <FLASH_WaitForLastOperation>
 80050ca:	4603      	mov	r3, r0
 80050cc:	e7d0      	b.n	8005070 <FLASH_OB_EnableWRP+0x58>
 80050ce:	bf00      	nop
 80050d0:	200006d0 	.word	0x200006d0
 80050d4:	40022000 	.word	0x40022000
 80050d8:	1ffff800 	.word	0x1ffff800

080050dc <FLASH_OB_DisableWRP>:
{
 80050dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80050de:	4604      	mov	r4, r0
  WriteProtectPage = (FLASH_OB_GetWRP() | WriteProtectPage);
 80050e0:	f7ff fee0 	bl	8004ea4 <FLASH_OB_GetWRP>
 80050e4:	4320      	orrs	r0, r4
  WRP0_Data = (uint16_t)(WriteProtectPage & OB_WRP_PAGES0TO15MASK);
 80050e6:	b2c5      	uxtb	r5, r0
  WRP1_Data = (uint16_t)((WriteProtectPage & OB_WRP_PAGES16TO31MASK) >> 8U);
 80050e8:	f3c0 2707 	ubfx	r7, r0, #8, #8
  WRP2_Data = (uint16_t)((WriteProtectPage & OB_WRP_PAGES32TO47MASK) >> 16U);
 80050ec:	f3c0 4607 	ubfx	r6, r0, #16, #8
  WRP3_Data = (uint16_t)((WriteProtectPage & OB_WRP_PAGES48TO255MASK) >> 24U); 
 80050f0:	0e04      	lsrs	r4, r0, #24
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80050f2:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80050f6:	f7ff fe3f 	bl	8004d78 <FLASH_WaitForLastOperation>
  if(status == HAL_OK)
 80050fa:	4603      	mov	r3, r0
 80050fc:	b108      	cbz	r0, 8005102 <FLASH_OB_DisableWRP+0x26>
}
 80050fe:	4618      	mov	r0, r3
 8005100:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8005102:	4b25      	ldr	r3, [pc, #148]	@ (8005198 <FLASH_OB_DisableWRP+0xbc>)
 8005104:	2200      	movs	r2, #0
 8005106:	61da      	str	r2, [r3, #28]
    status = HAL_FLASHEx_OBErase();
 8005108:	f7ff ff5e 	bl	8004fc8 <HAL_FLASHEx_OBErase>
    if (status == HAL_OK)  
 800510c:	4603      	mov	r3, r0
 800510e:	2800      	cmp	r0, #0
 8005110:	d1f5      	bne.n	80050fe <FLASH_OB_DisableWRP+0x22>
      SET_BIT(FLASH->CR, FLASH_CR_OPTPG);
 8005112:	4922      	ldr	r1, [pc, #136]	@ (800519c <FLASH_OB_DisableWRP+0xc0>)
 8005114:	690a      	ldr	r2, [r1, #16]
 8005116:	f042 0210 	orr.w	r2, r2, #16
 800511a:	610a      	str	r2, [r1, #16]
      if(WRP0_Data != 0xFFU)
 800511c:	2dff      	cmp	r5, #255	@ 0xff
 800511e:	d10e      	bne.n	800513e <FLASH_OB_DisableWRP+0x62>
      if((status == HAL_OK) && (WRP1_Data != 0xFFU))
 8005120:	b923      	cbnz	r3, 800512c <FLASH_OB_DisableWRP+0x50>
 8005122:	2fff      	cmp	r7, #255	@ 0xff
 8005124:	d116      	bne.n	8005154 <FLASH_OB_DisableWRP+0x78>
      if((status == HAL_OK) && (WRP2_Data != 0xFFU))
 8005126:	b923      	cbnz	r3, 8005132 <FLASH_OB_DisableWRP+0x56>
 8005128:	2eff      	cmp	r6, #255	@ 0xff
 800512a:	d11e      	bne.n	800516a <FLASH_OB_DisableWRP+0x8e>
      if((status == HAL_OK) && (WRP3_Data != 0xFFU))
 800512c:	b90b      	cbnz	r3, 8005132 <FLASH_OB_DisableWRP+0x56>
 800512e:	2cff      	cmp	r4, #255	@ 0xff
 8005130:	d126      	bne.n	8005180 <FLASH_OB_DisableWRP+0xa4>
      CLEAR_BIT(FLASH->CR, FLASH_CR_OPTPG);
 8005132:	491a      	ldr	r1, [pc, #104]	@ (800519c <FLASH_OB_DisableWRP+0xc0>)
 8005134:	690a      	ldr	r2, [r1, #16]
 8005136:	f022 0210 	bic.w	r2, r2, #16
 800513a:	610a      	str	r2, [r1, #16]
 800513c:	e7df      	b.n	80050fe <FLASH_OB_DisableWRP+0x22>
        OB->WRP0 |= WRP0_Data;
 800513e:	4a18      	ldr	r2, [pc, #96]	@ (80051a0 <FLASH_OB_DisableWRP+0xc4>)
 8005140:	8913      	ldrh	r3, [r2, #8]
 8005142:	b29b      	uxth	r3, r3
 8005144:	432b      	orrs	r3, r5
 8005146:	8113      	strh	r3, [r2, #8]
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8005148:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800514c:	f7ff fe14 	bl	8004d78 <FLASH_WaitForLastOperation>
 8005150:	4603      	mov	r3, r0
 8005152:	e7e5      	b.n	8005120 <FLASH_OB_DisableWRP+0x44>
        OB->WRP1 |= WRP1_Data;
 8005154:	4a12      	ldr	r2, [pc, #72]	@ (80051a0 <FLASH_OB_DisableWRP+0xc4>)
 8005156:	8953      	ldrh	r3, [r2, #10]
 8005158:	b29b      	uxth	r3, r3
 800515a:	433b      	orrs	r3, r7
 800515c:	8153      	strh	r3, [r2, #10]
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800515e:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8005162:	f7ff fe09 	bl	8004d78 <FLASH_WaitForLastOperation>
 8005166:	4603      	mov	r3, r0
 8005168:	e7dd      	b.n	8005126 <FLASH_OB_DisableWRP+0x4a>
        OB->WRP2 |= WRP2_Data;
 800516a:	4a0d      	ldr	r2, [pc, #52]	@ (80051a0 <FLASH_OB_DisableWRP+0xc4>)
 800516c:	8993      	ldrh	r3, [r2, #12]
 800516e:	b29b      	uxth	r3, r3
 8005170:	4333      	orrs	r3, r6
 8005172:	8193      	strh	r3, [r2, #12]
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8005174:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8005178:	f7ff fdfe 	bl	8004d78 <FLASH_WaitForLastOperation>
 800517c:	4603      	mov	r3, r0
 800517e:	e7d5      	b.n	800512c <FLASH_OB_DisableWRP+0x50>
        OB->WRP3 |= WRP3_Data;
 8005180:	4a07      	ldr	r2, [pc, #28]	@ (80051a0 <FLASH_OB_DisableWRP+0xc4>)
 8005182:	89d3      	ldrh	r3, [r2, #14]
 8005184:	b29b      	uxth	r3, r3
 8005186:	4323      	orrs	r3, r4
 8005188:	81d3      	strh	r3, [r2, #14]
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800518a:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800518e:	f7ff fdf3 	bl	8004d78 <FLASH_WaitForLastOperation>
 8005192:	4603      	mov	r3, r0
 8005194:	e7cd      	b.n	8005132 <FLASH_OB_DisableWRP+0x56>
 8005196:	bf00      	nop
 8005198:	200006d0 	.word	0x200006d0
 800519c:	40022000 	.word	0x40022000
 80051a0:	1ffff800 	.word	0x1ffff800

080051a4 <HAL_FLASHEx_OBProgram>:
  __HAL_LOCK(&pFlash);
 80051a4:	4b25      	ldr	r3, [pc, #148]	@ (800523c <HAL_FLASHEx_OBProgram+0x98>)
 80051a6:	7e1b      	ldrb	r3, [r3, #24]
 80051a8:	2b01      	cmp	r3, #1
 80051aa:	d044      	beq.n	8005236 <HAL_FLASHEx_OBProgram+0x92>
{
 80051ac:	b510      	push	{r4, lr}
 80051ae:	4604      	mov	r4, r0
  __HAL_LOCK(&pFlash);
 80051b0:	4b22      	ldr	r3, [pc, #136]	@ (800523c <HAL_FLASHEx_OBProgram+0x98>)
 80051b2:	2201      	movs	r2, #1
 80051b4:	761a      	strb	r2, [r3, #24]
  if((pOBInit->OptionType & OPTIONBYTE_WRP) == OPTIONBYTE_WRP)
 80051b6:	6803      	ldr	r3, [r0, #0]
 80051b8:	f013 0f01 	tst.w	r3, #1
 80051bc:	d00e      	beq.n	80051dc <HAL_FLASHEx_OBProgram+0x38>
    if (pOBInit->WRPState == OB_WRPSTATE_ENABLE)
 80051be:	6843      	ldr	r3, [r0, #4]
 80051c0:	4293      	cmp	r3, r2
 80051c2:	d007      	beq.n	80051d4 <HAL_FLASHEx_OBProgram+0x30>
      status = FLASH_OB_DisableWRP(pOBInit->WRPPage);
 80051c4:	6880      	ldr	r0, [r0, #8]
 80051c6:	f7ff ff89 	bl	80050dc <FLASH_OB_DisableWRP>
    if (status != HAL_OK)
 80051ca:	b140      	cbz	r0, 80051de <HAL_FLASHEx_OBProgram+0x3a>
      __HAL_UNLOCK(&pFlash);
 80051cc:	4b1b      	ldr	r3, [pc, #108]	@ (800523c <HAL_FLASHEx_OBProgram+0x98>)
 80051ce:	2200      	movs	r2, #0
 80051d0:	761a      	strb	r2, [r3, #24]
      return status;
 80051d2:	e013      	b.n	80051fc <HAL_FLASHEx_OBProgram+0x58>
      status = FLASH_OB_EnableWRP(pOBInit->WRPPage);
 80051d4:	6880      	ldr	r0, [r0, #8]
 80051d6:	f7ff ff1f 	bl	8005018 <FLASH_OB_EnableWRP>
 80051da:	e7f6      	b.n	80051ca <HAL_FLASHEx_OBProgram+0x26>
  HAL_StatusTypeDef status = HAL_ERROR;
 80051dc:	2001      	movs	r0, #1
  if((pOBInit->OptionType & OPTIONBYTE_RDP) == OPTIONBYTE_RDP)
 80051de:	6823      	ldr	r3, [r4, #0]
 80051e0:	f013 0f02 	tst.w	r3, #2
 80051e4:	d10b      	bne.n	80051fe <HAL_FLASHEx_OBProgram+0x5a>
  if((pOBInit->OptionType & OPTIONBYTE_USER) == OPTIONBYTE_USER)
 80051e6:	6823      	ldr	r3, [r4, #0]
 80051e8:	f013 0f04 	tst.w	r3, #4
 80051ec:	d110      	bne.n	8005210 <HAL_FLASHEx_OBProgram+0x6c>
  if((pOBInit->OptionType & OPTIONBYTE_DATA) == OPTIONBYTE_DATA)
 80051ee:	6823      	ldr	r3, [r4, #0]
 80051f0:	f013 0f08 	tst.w	r3, #8
 80051f4:	d115      	bne.n	8005222 <HAL_FLASHEx_OBProgram+0x7e>
  __HAL_UNLOCK(&pFlash);
 80051f6:	4b11      	ldr	r3, [pc, #68]	@ (800523c <HAL_FLASHEx_OBProgram+0x98>)
 80051f8:	2200      	movs	r2, #0
 80051fa:	761a      	strb	r2, [r3, #24]
}
 80051fc:	bd10      	pop	{r4, pc}
    status = FLASH_OB_RDP_LevelConfig(pOBInit->RDPLevel);
 80051fe:	7c20      	ldrb	r0, [r4, #16]
 8005200:	f7ff fe6a 	bl	8004ed8 <FLASH_OB_RDP_LevelConfig>
    if (status != HAL_OK)
 8005204:	2800      	cmp	r0, #0
 8005206:	d0ee      	beq.n	80051e6 <HAL_FLASHEx_OBProgram+0x42>
      __HAL_UNLOCK(&pFlash);
 8005208:	4b0c      	ldr	r3, [pc, #48]	@ (800523c <HAL_FLASHEx_OBProgram+0x98>)
 800520a:	2200      	movs	r2, #0
 800520c:	761a      	strb	r2, [r3, #24]
      return status;
 800520e:	e7f5      	b.n	80051fc <HAL_FLASHEx_OBProgram+0x58>
    status = FLASH_OB_UserConfig(pOBInit->USERConfig);
 8005210:	7c60      	ldrb	r0, [r4, #17]
 8005212:	f7ff fe95 	bl	8004f40 <FLASH_OB_UserConfig>
    if (status != HAL_OK)
 8005216:	2800      	cmp	r0, #0
 8005218:	d0e9      	beq.n	80051ee <HAL_FLASHEx_OBProgram+0x4a>
      __HAL_UNLOCK(&pFlash);
 800521a:	4b08      	ldr	r3, [pc, #32]	@ (800523c <HAL_FLASHEx_OBProgram+0x98>)
 800521c:	2200      	movs	r2, #0
 800521e:	761a      	strb	r2, [r3, #24]
      return status;
 8005220:	e7ec      	b.n	80051fc <HAL_FLASHEx_OBProgram+0x58>
    status = FLASH_OB_ProgramData(pOBInit->DATAAddress, pOBInit->DATAData);
 8005222:	7e21      	ldrb	r1, [r4, #24]
 8005224:	6960      	ldr	r0, [r4, #20]
 8005226:	f7ff feaf 	bl	8004f88 <FLASH_OB_ProgramData>
    if (status != HAL_OK)
 800522a:	2800      	cmp	r0, #0
 800522c:	d0e3      	beq.n	80051f6 <HAL_FLASHEx_OBProgram+0x52>
      __HAL_UNLOCK(&pFlash);
 800522e:	4b03      	ldr	r3, [pc, #12]	@ (800523c <HAL_FLASHEx_OBProgram+0x98>)
 8005230:	2200      	movs	r2, #0
 8005232:	761a      	strb	r2, [r3, #24]
      return status;
 8005234:	e7e2      	b.n	80051fc <HAL_FLASHEx_OBProgram+0x58>
  __HAL_LOCK(&pFlash);
 8005236:	2002      	movs	r0, #2
}
 8005238:	4770      	bx	lr
 800523a:	bf00      	nop
 800523c:	200006d0 	.word	0x200006d0

08005240 <HAL_FLASHEx_OBGetConfig>:
{
 8005240:	b510      	push	{r4, lr}
 8005242:	4604      	mov	r4, r0
  pOBInit->OptionType = OPTIONBYTE_WRP | OPTIONBYTE_RDP | OPTIONBYTE_USER;
 8005244:	2307      	movs	r3, #7
 8005246:	6003      	str	r3, [r0, #0]
  pOBInit->WRPPage = FLASH_OB_GetWRP();
 8005248:	f7ff fe2c 	bl	8004ea4 <FLASH_OB_GetWRP>
 800524c:	60a0      	str	r0, [r4, #8]
  pOBInit->RDPLevel = FLASH_OB_GetRDP();
 800524e:	f7ff fe2f 	bl	8004eb0 <FLASH_OB_GetRDP>
 8005252:	7420      	strb	r0, [r4, #16]
  pOBInit->USERConfig = FLASH_OB_GetUser();
 8005254:	f7ff fe38 	bl	8004ec8 <FLASH_OB_GetUser>
 8005258:	7460      	strb	r0, [r4, #17]
}
 800525a:	bd10      	pop	{r4, pc}

0800525c <HAL_FLASHEx_OBGetUserData>:
  if (DATAAdress == OB_DATA_ADDRESS_DATA0)
 800525c:	4b06      	ldr	r3, [pc, #24]	@ (8005278 <HAL_FLASHEx_OBGetUserData+0x1c>)
 800525e:	4298      	cmp	r0, r3
 8005260:	d004      	beq.n	800526c <HAL_FLASHEx_OBGetUserData+0x10>
    value = READ_BIT(FLASH->OBR, FLASH_OBR_DATA1) >> FLASH_POSITION_OB_USERDATA1_BIT;
 8005262:	4b06      	ldr	r3, [pc, #24]	@ (800527c <HAL_FLASHEx_OBGetUserData+0x20>)
 8005264:	69d8      	ldr	r0, [r3, #28]
 8005266:	f3c0 4087 	ubfx	r0, r0, #18, #8
}
 800526a:	4770      	bx	lr
    value = READ_BIT(FLASH->OBR, FLASH_OBR_DATA0) >> FLASH_POSITION_OB_USERDATA0_BIT;
 800526c:	4b03      	ldr	r3, [pc, #12]	@ (800527c <HAL_FLASHEx_OBGetUserData+0x20>)
 800526e:	69d8      	ldr	r0, [r3, #28]
 8005270:	f3c0 2087 	ubfx	r0, r0, #10, #8
 8005274:	4770      	bx	lr
 8005276:	bf00      	nop
 8005278:	1ffff804 	.word	0x1ffff804
 800527c:	40022000 	.word	0x40022000

08005280 <FLASH_PageErase>:
  * @retval None
  */
void FLASH_PageErase(uint32_t PageAddress)
{
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8005280:	4b06      	ldr	r3, [pc, #24]	@ (800529c <FLASH_PageErase+0x1c>)
 8005282:	2200      	movs	r2, #0
 8005284:	61da      	str	r2, [r3, #28]
  }
  else
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to erase the page */
    SET_BIT(FLASH->CR, FLASH_CR_PER);
 8005286:	4b06      	ldr	r3, [pc, #24]	@ (80052a0 <FLASH_PageErase+0x20>)
 8005288:	691a      	ldr	r2, [r3, #16]
 800528a:	f042 0202 	orr.w	r2, r2, #2
 800528e:	611a      	str	r2, [r3, #16]
    WRITE_REG(FLASH->AR, PageAddress);
 8005290:	6158      	str	r0, [r3, #20]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8005292:	691a      	ldr	r2, [r3, #16]
 8005294:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005298:	611a      	str	r2, [r3, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 800529a:	4770      	bx	lr
 800529c:	200006d0 	.word	0x200006d0
 80052a0:	40022000 	.word	0x40022000

080052a4 <HAL_FLASHEx_Erase>:
  __HAL_LOCK(&pFlash);
 80052a4:	4b26      	ldr	r3, [pc, #152]	@ (8005340 <HAL_FLASHEx_Erase+0x9c>)
 80052a6:	7e1b      	ldrb	r3, [r3, #24]
 80052a8:	2b01      	cmp	r3, #1
 80052aa:	d046      	beq.n	800533a <HAL_FLASHEx_Erase+0x96>
{
 80052ac:	b570      	push	{r4, r5, r6, lr}
 80052ae:	4605      	mov	r5, r0
 80052b0:	460e      	mov	r6, r1
  __HAL_LOCK(&pFlash);
 80052b2:	4b23      	ldr	r3, [pc, #140]	@ (8005340 <HAL_FLASHEx_Erase+0x9c>)
 80052b4:	2201      	movs	r2, #1
 80052b6:	761a      	strb	r2, [r3, #24]
  if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 80052b8:	6803      	ldr	r3, [r0, #0]
 80052ba:	2b02      	cmp	r3, #2
 80052bc:	d020      	beq.n	8005300 <HAL_FLASHEx_Erase+0x5c>
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 80052be:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80052c2:	f7ff fd59 	bl	8004d78 <FLASH_WaitForLastOperation>
 80052c6:	bb90      	cbnz	r0, 800532e <HAL_FLASHEx_Erase+0x8a>
        *PageError = 0xFFFFFFFFU;
 80052c8:	f04f 33ff 	mov.w	r3, #4294967295
 80052cc:	6033      	str	r3, [r6, #0]
        for(address = pEraseInit->PageAddress;
 80052ce:	68ac      	ldr	r4, [r5, #8]
  HAL_StatusTypeDef status = HAL_ERROR;
 80052d0:	2101      	movs	r1, #1
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
 80052d2:	68ea      	ldr	r2, [r5, #12]
 80052d4:	68ab      	ldr	r3, [r5, #8]
 80052d6:	eb03 23c2 	add.w	r3, r3, r2, lsl #11
 80052da:	42a3      	cmp	r3, r4
 80052dc:	d928      	bls.n	8005330 <HAL_FLASHEx_Erase+0x8c>
          FLASH_PageErase(address);
 80052de:	4620      	mov	r0, r4
 80052e0:	f7ff ffce 	bl	8005280 <FLASH_PageErase>
          status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80052e4:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80052e8:	f7ff fd46 	bl	8004d78 <FLASH_WaitForLastOperation>
          CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 80052ec:	4a15      	ldr	r2, [pc, #84]	@ (8005344 <HAL_FLASHEx_Erase+0xa0>)
 80052ee:	6913      	ldr	r3, [r2, #16]
 80052f0:	f023 0302 	bic.w	r3, r3, #2
 80052f4:	6113      	str	r3, [r2, #16]
          if (status != HAL_OK)
 80052f6:	4601      	mov	r1, r0
 80052f8:	b9b8      	cbnz	r0, 800532a <HAL_FLASHEx_Erase+0x86>
            address += FLASH_PAGE_SIZE)
 80052fa:	f504 6400 	add.w	r4, r4, #2048	@ 0x800
 80052fe:	e7e8      	b.n	80052d2 <HAL_FLASHEx_Erase+0x2e>
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 8005300:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8005304:	f7ff fd38 	bl	8004d78 <FLASH_WaitForLastOperation>
 8005308:	b108      	cbz	r0, 800530e <HAL_FLASHEx_Erase+0x6a>
  HAL_StatusTypeDef status = HAL_ERROR;
 800530a:	2101      	movs	r1, #1
 800530c:	e010      	b.n	8005330 <HAL_FLASHEx_Erase+0x8c>
        FLASH_MassErase(FLASH_BANK_1);
 800530e:	2001      	movs	r0, #1
 8005310:	f7ff fdb6 	bl	8004e80 <FLASH_MassErase>
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8005314:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8005318:	f7ff fd2e 	bl	8004d78 <FLASH_WaitForLastOperation>
 800531c:	4601      	mov	r1, r0
        CLEAR_BIT(FLASH->CR, FLASH_CR_MER);
 800531e:	4a09      	ldr	r2, [pc, #36]	@ (8005344 <HAL_FLASHEx_Erase+0xa0>)
 8005320:	6913      	ldr	r3, [r2, #16]
 8005322:	f023 0304 	bic.w	r3, r3, #4
 8005326:	6113      	str	r3, [r2, #16]
 8005328:	e002      	b.n	8005330 <HAL_FLASHEx_Erase+0x8c>
            *PageError = address;
 800532a:	6034      	str	r4, [r6, #0]
            break;
 800532c:	e000      	b.n	8005330 <HAL_FLASHEx_Erase+0x8c>
  HAL_StatusTypeDef status = HAL_ERROR;
 800532e:	2101      	movs	r1, #1
  __HAL_UNLOCK(&pFlash);
 8005330:	4b03      	ldr	r3, [pc, #12]	@ (8005340 <HAL_FLASHEx_Erase+0x9c>)
 8005332:	2200      	movs	r2, #0
 8005334:	761a      	strb	r2, [r3, #24]
}
 8005336:	4608      	mov	r0, r1
 8005338:	bd70      	pop	{r4, r5, r6, pc}
  __HAL_LOCK(&pFlash);
 800533a:	2102      	movs	r1, #2
}
 800533c:	4608      	mov	r0, r1
 800533e:	4770      	bx	lr
 8005340:	200006d0 	.word	0x200006d0
 8005344:	40022000 	.word	0x40022000

08005348 <HAL_FLASHEx_Erase_IT>:
{
 8005348:	b510      	push	{r4, lr}
  if (pFlash.ProcedureOnGoing != FLASH_PROC_NONE)
 800534a:	4b10      	ldr	r3, [pc, #64]	@ (800538c <HAL_FLASHEx_Erase_IT+0x44>)
 800534c:	781b      	ldrb	r3, [r3, #0]
 800534e:	b9db      	cbnz	r3, 8005388 <HAL_FLASHEx_Erase_IT+0x40>
 8005350:	f003 04ff 	and.w	r4, r3, #255	@ 0xff
  __HAL_FLASH_ENABLE_IT(FLASH_IT_EOP | FLASH_IT_ERR);
 8005354:	4a0e      	ldr	r2, [pc, #56]	@ (8005390 <HAL_FLASHEx_Erase_IT+0x48>)
 8005356:	6913      	ldr	r3, [r2, #16]
 8005358:	f443 53a0 	orr.w	r3, r3, #5120	@ 0x1400
 800535c:	6113      	str	r3, [r2, #16]
  if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 800535e:	6803      	ldr	r3, [r0, #0]
 8005360:	2b02      	cmp	r3, #2
 8005362:	d00a      	beq.n	800537a <HAL_FLASHEx_Erase_IT+0x32>
    pFlash.ProcedureOnGoing = FLASH_PROC_PAGEERASE;
 8005364:	4b09      	ldr	r3, [pc, #36]	@ (800538c <HAL_FLASHEx_Erase_IT+0x44>)
 8005366:	2201      	movs	r2, #1
 8005368:	701a      	strb	r2, [r3, #0]
    pFlash.DataRemaining = pEraseInit->NbPages;
 800536a:	68c2      	ldr	r2, [r0, #12]
 800536c:	605a      	str	r2, [r3, #4]
    pFlash.Address = pEraseInit->PageAddress;
 800536e:	6880      	ldr	r0, [r0, #8]
 8005370:	6098      	str	r0, [r3, #8]
    FLASH_PageErase(pEraseInit->PageAddress);
 8005372:	f7ff ff85 	bl	8005280 <FLASH_PageErase>
}
 8005376:	4620      	mov	r0, r4
 8005378:	bd10      	pop	{r4, pc}
    pFlash.ProcedureOnGoing = FLASH_PROC_MASSERASE;
 800537a:	4b04      	ldr	r3, [pc, #16]	@ (800538c <HAL_FLASHEx_Erase_IT+0x44>)
 800537c:	2202      	movs	r2, #2
 800537e:	701a      	strb	r2, [r3, #0]
        FLASH_MassErase(pEraseInit->Banks);
 8005380:	6840      	ldr	r0, [r0, #4]
 8005382:	f7ff fd7d 	bl	8004e80 <FLASH_MassErase>
 8005386:	e7f6      	b.n	8005376 <HAL_FLASHEx_Erase_IT+0x2e>
    return HAL_ERROR;
 8005388:	2401      	movs	r4, #1
 800538a:	e7f4      	b.n	8005376 <HAL_FLASHEx_Erase_IT+0x2e>
 800538c:	200006d0 	.word	0x200006d0
 8005390:	40022000 	.word	0x40022000

08005394 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005394:	b570      	push	{r4, r5, r6, lr}
 8005396:	b082      	sub	sp, #8
  uint32_t position = 0x00u;
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8005398:	2400      	movs	r4, #0
  uint32_t position = 0x00u;
 800539a:	46a4      	mov	ip, r4
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800539c:	e0ab      	b.n	80054f6 <HAL_GPIO_Init+0x162>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800539e:	4d85      	ldr	r5, [pc, #532]	@ (80055b4 <HAL_GPIO_Init+0x220>)
 80053a0:	42ab      	cmp	r3, r5
 80053a2:	d014      	beq.n	80053ce <HAL_GPIO_Init+0x3a>
 80053a4:	d80c      	bhi.n	80053c0 <HAL_GPIO_Init+0x2c>
 80053a6:	f5a5 1580 	sub.w	r5, r5, #1048576	@ 0x100000
 80053aa:	42ab      	cmp	r3, r5
 80053ac:	d00f      	beq.n	80053ce <HAL_GPIO_Init+0x3a>
 80053ae:	f505 2570 	add.w	r5, r5, #983040	@ 0xf0000
 80053b2:	42ab      	cmp	r3, r5
 80053b4:	d00b      	beq.n	80053ce <HAL_GPIO_Init+0x3a>
 80053b6:	f5a5 1580 	sub.w	r5, r5, #1048576	@ 0x100000
 80053ba:	42ab      	cmp	r3, r5
 80053bc:	d110      	bne.n	80053e0 <HAL_GPIO_Init+0x4c>
 80053be:	e006      	b.n	80053ce <HAL_GPIO_Init+0x3a>
 80053c0:	4d7d      	ldr	r5, [pc, #500]	@ (80055b8 <HAL_GPIO_Init+0x224>)
 80053c2:	42ab      	cmp	r3, r5
 80053c4:	d003      	beq.n	80053ce <HAL_GPIO_Init+0x3a>
 80053c6:	f505 3580 	add.w	r5, r5, #65536	@ 0x10000
 80053ca:	42ab      	cmp	r3, r5
 80053cc:	d108      	bne.n	80053e0 <HAL_GPIO_Init+0x4c>
        case GPIO_MODE_EVT_RISING:
        case GPIO_MODE_EVT_FALLING:
        case GPIO_MODE_EVT_RISING_FALLING:
          /* Check the GPIO pull parameter */
          assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80053ce:	688b      	ldr	r3, [r1, #8]
 80053d0:	2b00      	cmp	r3, #0
 80053d2:	d05a      	beq.n	800548a <HAL_GPIO_Init+0xf6>
          {
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
          }
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80053d4:	2b01      	cmp	r3, #1
 80053d6:	d053      	beq.n	8005480 <HAL_GPIO_Init+0xec>
          else /* GPIO_PULLDOWN */
          {
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;

            /* Reset the corresponding ODR bit */
            GPIOx->BRR = ioposition;
 80053d8:	6142      	str	r2, [r0, #20]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80053da:	2408      	movs	r4, #8
 80053dc:	e000      	b.n	80053e0 <HAL_GPIO_Init+0x4c>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80053de:	68cc      	ldr	r4, [r1, #12]
          break;
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80053e0:	f1be 0fff 	cmp.w	lr, #255	@ 0xff
 80053e4:	d853      	bhi.n	800548e <HAL_GPIO_Init+0xfa>
 80053e6:	4606      	mov	r6, r0
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80053e8:	ea4f 028c 	mov.w	r2, ip, lsl #2

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80053ec:	6833      	ldr	r3, [r6, #0]
 80053ee:	250f      	movs	r5, #15
 80053f0:	4095      	lsls	r5, r2
 80053f2:	ea23 0305 	bic.w	r3, r3, r5
 80053f6:	fa04 f202 	lsl.w	r2, r4, r2
 80053fa:	4313      	orrs	r3, r2
 80053fc:	6033      	str	r3, [r6, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80053fe:	684b      	ldr	r3, [r1, #4]
 8005400:	f013 5f80 	tst.w	r3, #268435456	@ 0x10000000
 8005404:	d075      	beq.n	80054f2 <HAL_GPIO_Init+0x15e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8005406:	4b6d      	ldr	r3, [pc, #436]	@ (80055bc <HAL_GPIO_Init+0x228>)
 8005408:	699a      	ldr	r2, [r3, #24]
 800540a:	f042 0201 	orr.w	r2, r2, #1
 800540e:	619a      	str	r2, [r3, #24]
 8005410:	699b      	ldr	r3, [r3, #24]
 8005412:	f003 0301 	and.w	r3, r3, #1
 8005416:	9301      	str	r3, [sp, #4]
 8005418:	9b01      	ldr	r3, [sp, #4]
        temp = AFIO->EXTICR[position >> 2u];
 800541a:	ea4f 029c 	mov.w	r2, ip, lsr #2
 800541e:	1c95      	adds	r5, r2, #2
 8005420:	4b67      	ldr	r3, [pc, #412]	@ (80055c0 <HAL_GPIO_Init+0x22c>)
 8005422:	f853 6025 	ldr.w	r6, [r3, r5, lsl #2]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8005426:	f00c 0503 	and.w	r5, ip, #3
 800542a:	00ad      	lsls	r5, r5, #2
 800542c:	230f      	movs	r3, #15
 800542e:	40ab      	lsls	r3, r5
 8005430:	ea26 0603 	bic.w	r6, r6, r3
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8005434:	4b63      	ldr	r3, [pc, #396]	@ (80055c4 <HAL_GPIO_Init+0x230>)
 8005436:	4298      	cmp	r0, r3
 8005438:	d030      	beq.n	800549c <HAL_GPIO_Init+0x108>
 800543a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800543e:	4298      	cmp	r0, r3
 8005440:	f000 8096 	beq.w	8005570 <HAL_GPIO_Init+0x1dc>
 8005444:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005448:	4298      	cmp	r0, r3
 800544a:	f000 8093 	beq.w	8005574 <HAL_GPIO_Init+0x1e0>
 800544e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005452:	4298      	cmp	r0, r3
 8005454:	f000 8090 	beq.w	8005578 <HAL_GPIO_Init+0x1e4>
 8005458:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800545c:	4298      	cmp	r0, r3
 800545e:	f000 808d 	beq.w	800557c <HAL_GPIO_Init+0x1e8>
 8005462:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005466:	4298      	cmp	r0, r3
 8005468:	d016      	beq.n	8005498 <HAL_GPIO_Init+0x104>
 800546a:	2306      	movs	r3, #6
 800546c:	e017      	b.n	800549e <HAL_GPIO_Init+0x10a>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 800546e:	68cc      	ldr	r4, [r1, #12]
 8005470:	3404      	adds	r4, #4
          break;
 8005472:	e7b5      	b.n	80053e0 <HAL_GPIO_Init+0x4c>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8005474:	68cc      	ldr	r4, [r1, #12]
 8005476:	3408      	adds	r4, #8
          break;
 8005478:	e7b2      	b.n	80053e0 <HAL_GPIO_Init+0x4c>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800547a:	68cc      	ldr	r4, [r1, #12]
 800547c:	340c      	adds	r4, #12
          break;
 800547e:	e7af      	b.n	80053e0 <HAL_GPIO_Init+0x4c>
            GPIOx->BSRR = ioposition;
 8005480:	6102      	str	r2, [r0, #16]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8005482:	2408      	movs	r4, #8
 8005484:	e7ac      	b.n	80053e0 <HAL_GPIO_Init+0x4c>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8005486:	2400      	movs	r4, #0
 8005488:	e7aa      	b.n	80053e0 <HAL_GPIO_Init+0x4c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800548a:	2404      	movs	r4, #4
 800548c:	e7a8      	b.n	80053e0 <HAL_GPIO_Init+0x4c>
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800548e:	1d06      	adds	r6, r0, #4
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8005490:	f1ac 0208 	sub.w	r2, ip, #8
 8005494:	0092      	lsls	r2, r2, #2
 8005496:	e7a9      	b.n	80053ec <HAL_GPIO_Init+0x58>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8005498:	2305      	movs	r3, #5
 800549a:	e000      	b.n	800549e <HAL_GPIO_Init+0x10a>
 800549c:	2300      	movs	r3, #0
 800549e:	40ab      	lsls	r3, r5
 80054a0:	4333      	orrs	r3, r6
        AFIO->EXTICR[position >> 2u] = temp;
 80054a2:	3202      	adds	r2, #2
 80054a4:	4d46      	ldr	r5, [pc, #280]	@ (80055c0 <HAL_GPIO_Init+0x22c>)
 80054a6:	f845 3022 	str.w	r3, [r5, r2, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80054aa:	684b      	ldr	r3, [r1, #4]
 80054ac:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80054b0:	d066      	beq.n	8005580 <HAL_GPIO_Init+0x1ec>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80054b2:	4a45      	ldr	r2, [pc, #276]	@ (80055c8 <HAL_GPIO_Init+0x234>)
 80054b4:	6893      	ldr	r3, [r2, #8]
 80054b6:	ea43 030e 	orr.w	r3, r3, lr
 80054ba:	6093      	str	r3, [r2, #8]
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80054bc:	684b      	ldr	r3, [r1, #4]
 80054be:	f413 1f00 	tst.w	r3, #2097152	@ 0x200000
 80054c2:	d063      	beq.n	800558c <HAL_GPIO_Init+0x1f8>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80054c4:	4a40      	ldr	r2, [pc, #256]	@ (80055c8 <HAL_GPIO_Init+0x234>)
 80054c6:	68d3      	ldr	r3, [r2, #12]
 80054c8:	ea43 030e 	orr.w	r3, r3, lr
 80054cc:	60d3      	str	r3, [r2, #12]
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80054ce:	684b      	ldr	r3, [r1, #4]
 80054d0:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 80054d4:	d060      	beq.n	8005598 <HAL_GPIO_Init+0x204>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80054d6:	4a3c      	ldr	r2, [pc, #240]	@ (80055c8 <HAL_GPIO_Init+0x234>)
 80054d8:	6853      	ldr	r3, [r2, #4]
 80054da:	ea43 030e 	orr.w	r3, r3, lr
 80054de:	6053      	str	r3, [r2, #4]
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80054e0:	684b      	ldr	r3, [r1, #4]
 80054e2:	f413 3f80 	tst.w	r3, #65536	@ 0x10000
 80054e6:	d05d      	beq.n	80055a4 <HAL_GPIO_Init+0x210>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80054e8:	4a37      	ldr	r2, [pc, #220]	@ (80055c8 <HAL_GPIO_Init+0x234>)
 80054ea:	6813      	ldr	r3, [r2, #0]
 80054ec:	ea43 030e 	orr.w	r3, r3, lr
 80054f0:	6013      	str	r3, [r2, #0]
          CLEAR_BIT(EXTI->IMR, iocurrent);
        }
      }
    }

	position++;
 80054f2:	f10c 0c01 	add.w	ip, ip, #1
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80054f6:	680b      	ldr	r3, [r1, #0]
 80054f8:	fa33 f20c 	lsrs.w	r2, r3, ip
 80054fc:	d058      	beq.n	80055b0 <HAL_GPIO_Init+0x21c>
    ioposition = (0x01uL << position);
 80054fe:	2201      	movs	r2, #1
 8005500:	fa02 f20c 	lsl.w	r2, r2, ip
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8005504:	ea03 0e02 	and.w	lr, r3, r2
    if (iocurrent == ioposition)
 8005508:	ea32 0303 	bics.w	r3, r2, r3
 800550c:	d1f1      	bne.n	80054f2 <HAL_GPIO_Init+0x15e>
      switch (GPIO_Init->Mode)
 800550e:	684b      	ldr	r3, [r1, #4]
 8005510:	2b12      	cmp	r3, #18
 8005512:	f63f af44 	bhi.w	800539e <HAL_GPIO_Init+0xa>
 8005516:	2b12      	cmp	r3, #18
 8005518:	f63f af62 	bhi.w	80053e0 <HAL_GPIO_Init+0x4c>
 800551c:	a501      	add	r5, pc, #4	@ (adr r5, 8005524 <HAL_GPIO_Init+0x190>)
 800551e:	f855 f023 	ldr.w	pc, [r5, r3, lsl #2]
 8005522:	bf00      	nop
 8005524:	080053cf 	.word	0x080053cf
 8005528:	080053df 	.word	0x080053df
 800552c:	08005475 	.word	0x08005475
 8005530:	08005487 	.word	0x08005487
 8005534:	080053e1 	.word	0x080053e1
 8005538:	080053e1 	.word	0x080053e1
 800553c:	080053e1 	.word	0x080053e1
 8005540:	080053e1 	.word	0x080053e1
 8005544:	080053e1 	.word	0x080053e1
 8005548:	080053e1 	.word	0x080053e1
 800554c:	080053e1 	.word	0x080053e1
 8005550:	080053e1 	.word	0x080053e1
 8005554:	080053e1 	.word	0x080053e1
 8005558:	080053e1 	.word	0x080053e1
 800555c:	080053e1 	.word	0x080053e1
 8005560:	080053e1 	.word	0x080053e1
 8005564:	080053e1 	.word	0x080053e1
 8005568:	0800546f 	.word	0x0800546f
 800556c:	0800547b 	.word	0x0800547b
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8005570:	2301      	movs	r3, #1
 8005572:	e794      	b.n	800549e <HAL_GPIO_Init+0x10a>
 8005574:	2302      	movs	r3, #2
 8005576:	e792      	b.n	800549e <HAL_GPIO_Init+0x10a>
 8005578:	2303      	movs	r3, #3
 800557a:	e790      	b.n	800549e <HAL_GPIO_Init+0x10a>
 800557c:	2304      	movs	r3, #4
 800557e:	e78e      	b.n	800549e <HAL_GPIO_Init+0x10a>
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8005580:	4a11      	ldr	r2, [pc, #68]	@ (80055c8 <HAL_GPIO_Init+0x234>)
 8005582:	6893      	ldr	r3, [r2, #8]
 8005584:	ea23 030e 	bic.w	r3, r3, lr
 8005588:	6093      	str	r3, [r2, #8]
 800558a:	e797      	b.n	80054bc <HAL_GPIO_Init+0x128>
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800558c:	4a0e      	ldr	r2, [pc, #56]	@ (80055c8 <HAL_GPIO_Init+0x234>)
 800558e:	68d3      	ldr	r3, [r2, #12]
 8005590:	ea23 030e 	bic.w	r3, r3, lr
 8005594:	60d3      	str	r3, [r2, #12]
 8005596:	e79a      	b.n	80054ce <HAL_GPIO_Init+0x13a>
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8005598:	4a0b      	ldr	r2, [pc, #44]	@ (80055c8 <HAL_GPIO_Init+0x234>)
 800559a:	6853      	ldr	r3, [r2, #4]
 800559c:	ea23 030e 	bic.w	r3, r3, lr
 80055a0:	6053      	str	r3, [r2, #4]
 80055a2:	e79d      	b.n	80054e0 <HAL_GPIO_Init+0x14c>
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80055a4:	4a08      	ldr	r2, [pc, #32]	@ (80055c8 <HAL_GPIO_Init+0x234>)
 80055a6:	6813      	ldr	r3, [r2, #0]
 80055a8:	ea23 030e 	bic.w	r3, r3, lr
 80055ac:	6013      	str	r3, [r2, #0]
 80055ae:	e7a0      	b.n	80054f2 <HAL_GPIO_Init+0x15e>
  }
}
 80055b0:	b002      	add	sp, #8
 80055b2:	bd70      	pop	{r4, r5, r6, pc}
 80055b4:	10220000 	.word	0x10220000
 80055b8:	10310000 	.word	0x10310000
 80055bc:	40021000 	.word	0x40021000
 80055c0:	40010000 	.word	0x40010000
 80055c4:	40010800 	.word	0x40010800
 80055c8:	40010400 	.word	0x40010400

080055cc <HAL_GPIO_DeInit>:
  *         This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
  uint32_t position = 0x00u;
 80055cc:	2200      	movs	r2, #0
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0u)
 80055ce:	e07e      	b.n	80056ce <HAL_GPIO_DeInit+0x102>
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = AFIO->EXTICR[position >> 2u];
      tmp &= 0x0FuL << (4u * (position & 0x03u));
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 80055d0:	f04f 0e05 	mov.w	lr, #5
 80055d4:	e001      	b.n	80055da <HAL_GPIO_DeInit+0xe>
 80055d6:	f04f 0e00 	mov.w	lr, #0
 80055da:	fa0e f404 	lsl.w	r4, lr, r4
 80055de:	4564      	cmp	r4, ip
 80055e0:	d052      	beq.n	8005688 <HAL_GPIO_DeInit+0xbc>
        CLEAR_BIT(AFIO->EXTICR[position >> 2u], tmp);
      }
      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register */
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80055e2:	2bff      	cmp	r3, #255	@ 0xff
 80055e4:	d86b      	bhi.n	80056be <HAL_GPIO_DeInit+0xf2>
 80055e6:	4605      	mov	r5, r0
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80055e8:	ea4f 0e82 	mov.w	lr, r2, lsl #2

      /* CRL/CRH default value is floating input(0x04) shifted to correct position */
      MODIFY_REG(*configregister, ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), GPIO_CRL_CNF0_0 << registeroffset);
 80055ec:	682c      	ldr	r4, [r5, #0]
 80055ee:	f04f 0c0f 	mov.w	ip, #15
 80055f2:	fa0c fc0e 	lsl.w	ip, ip, lr
 80055f6:	ea24 040c 	bic.w	r4, r4, ip
 80055fa:	f04f 0c04 	mov.w	ip, #4
 80055fe:	fa0c fc0e 	lsl.w	ip, ip, lr
 8005602:	ea44 040c 	orr.w	r4, r4, ip
 8005606:	602c      	str	r4, [r5, #0]

      /* ODR default value is 0 */
      CLEAR_BIT(GPIOx->ODR, iocurrent);
 8005608:	68c4      	ldr	r4, [r0, #12]
 800560a:	ea24 0303 	bic.w	r3, r4, r3
 800560e:	60c3      	str	r3, [r0, #12]
    }

    position++;
 8005610:	3201      	adds	r2, #1
  while ((GPIO_Pin >> position) != 0u)
 8005612:	fa31 f302 	lsrs.w	r3, r1, r2
 8005616:	d058      	beq.n	80056ca <HAL_GPIO_DeInit+0xfe>
    iocurrent = (GPIO_Pin) & (1uL << position);
 8005618:	2301      	movs	r3, #1
 800561a:	4093      	lsls	r3, r2
    if (iocurrent)
 800561c:	400b      	ands	r3, r1
 800561e:	d0f7      	beq.n	8005610 <HAL_GPIO_DeInit+0x44>
      tmp = AFIO->EXTICR[position >> 2u];
 8005620:	0897      	lsrs	r7, r2, #2
 8005622:	1cbd      	adds	r5, r7, #2
 8005624:	4c2f      	ldr	r4, [pc, #188]	@ (80056e4 <HAL_GPIO_DeInit+0x118>)
 8005626:	f854 5025 	ldr.w	r5, [r4, r5, lsl #2]
      tmp &= 0x0FuL << (4u * (position & 0x03u));
 800562a:	f002 0403 	and.w	r4, r2, #3
 800562e:	00a4      	lsls	r4, r4, #2
 8005630:	f04f 0c0f 	mov.w	ip, #15
 8005634:	fa0c f604 	lsl.w	r6, ip, r4
 8005638:	ea06 0c05 	and.w	ip, r6, r5
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 800563c:	4d2a      	ldr	r5, [pc, #168]	@ (80056e8 <HAL_GPIO_DeInit+0x11c>)
 800563e:	42a8      	cmp	r0, r5
 8005640:	d0c9      	beq.n	80055d6 <HAL_GPIO_DeInit+0xa>
 8005642:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8005646:	42a8      	cmp	r0, r5
 8005648:	d012      	beq.n	8005670 <HAL_GPIO_DeInit+0xa4>
 800564a:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 800564e:	42a8      	cmp	r0, r5
 8005650:	d011      	beq.n	8005676 <HAL_GPIO_DeInit+0xaa>
 8005652:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8005656:	42a8      	cmp	r0, r5
 8005658:	d010      	beq.n	800567c <HAL_GPIO_DeInit+0xb0>
 800565a:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 800565e:	42a8      	cmp	r0, r5
 8005660:	d00f      	beq.n	8005682 <HAL_GPIO_DeInit+0xb6>
 8005662:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8005666:	42a8      	cmp	r0, r5
 8005668:	d0b2      	beq.n	80055d0 <HAL_GPIO_DeInit+0x4>
 800566a:	f04f 0e06 	mov.w	lr, #6
 800566e:	e7b4      	b.n	80055da <HAL_GPIO_DeInit+0xe>
 8005670:	f04f 0e01 	mov.w	lr, #1
 8005674:	e7b1      	b.n	80055da <HAL_GPIO_DeInit+0xe>
 8005676:	f04f 0e02 	mov.w	lr, #2
 800567a:	e7ae      	b.n	80055da <HAL_GPIO_DeInit+0xe>
 800567c:	f04f 0e03 	mov.w	lr, #3
 8005680:	e7ab      	b.n	80055da <HAL_GPIO_DeInit+0xe>
 8005682:	f04f 0e04 	mov.w	lr, #4
 8005686:	e7a8      	b.n	80055da <HAL_GPIO_DeInit+0xe>
        CLEAR_BIT(EXTI->IMR, (uint32_t)iocurrent);
 8005688:	4c18      	ldr	r4, [pc, #96]	@ (80056ec <HAL_GPIO_DeInit+0x120>)
 800568a:	6825      	ldr	r5, [r4, #0]
 800568c:	ea25 0503 	bic.w	r5, r5, r3
 8005690:	6025      	str	r5, [r4, #0]
        CLEAR_BIT(EXTI->EMR, (uint32_t)iocurrent);
 8005692:	6865      	ldr	r5, [r4, #4]
 8005694:	ea25 0503 	bic.w	r5, r5, r3
 8005698:	6065      	str	r5, [r4, #4]
        CLEAR_BIT(EXTI->FTSR, (uint32_t)iocurrent);
 800569a:	68e5      	ldr	r5, [r4, #12]
 800569c:	ea25 0503 	bic.w	r5, r5, r3
 80056a0:	60e5      	str	r5, [r4, #12]
        CLEAR_BIT(EXTI->RTSR, (uint32_t)iocurrent);
 80056a2:	68a5      	ldr	r5, [r4, #8]
 80056a4:	ea25 0503 	bic.w	r5, r5, r3
 80056a8:	60a5      	str	r5, [r4, #8]
        CLEAR_BIT(AFIO->EXTICR[position >> 2u], tmp);
 80056aa:	f8df c038 	ldr.w	ip, [pc, #56]	@ 80056e4 <HAL_GPIO_DeInit+0x118>
 80056ae:	1cbc      	adds	r4, r7, #2
 80056b0:	f85c 5024 	ldr.w	r5, [ip, r4, lsl #2]
 80056b4:	ea25 0506 	bic.w	r5, r5, r6
 80056b8:	f84c 5024 	str.w	r5, [ip, r4, lsl #2]
 80056bc:	e791      	b.n	80055e2 <HAL_GPIO_DeInit+0x16>
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80056be:	1d05      	adds	r5, r0, #4
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80056c0:	f1a2 0e08 	sub.w	lr, r2, #8
 80056c4:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 80056c8:	e790      	b.n	80055ec <HAL_GPIO_DeInit+0x20>
  }
}
 80056ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
    position++;
 80056cc:	3201      	adds	r2, #1
  while ((GPIO_Pin >> position) != 0u)
 80056ce:	fa31 f302 	lsrs.w	r3, r1, r2
 80056d2:	d005      	beq.n	80056e0 <HAL_GPIO_DeInit+0x114>
    iocurrent = (GPIO_Pin) & (1uL << position);
 80056d4:	2301      	movs	r3, #1
 80056d6:	4093      	lsls	r3, r2
    if (iocurrent)
 80056d8:	400b      	ands	r3, r1
 80056da:	d0f7      	beq.n	80056cc <HAL_GPIO_DeInit+0x100>
{
 80056dc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80056de:	e79f      	b.n	8005620 <HAL_GPIO_DeInit+0x54>
 80056e0:	4770      	bx	lr
 80056e2:	bf00      	nop
 80056e4:	40010000 	.word	0x40010000
 80056e8:	40010800 	.word	0x40010800
 80056ec:	40010400 	.word	0x40010400

080056f0 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80056f0:	6883      	ldr	r3, [r0, #8]
 80056f2:	4219      	tst	r1, r3
 80056f4:	d001      	beq.n	80056fa <HAL_GPIO_ReadPin+0xa>
  {
    bitstatus = GPIO_PIN_SET;
 80056f6:	2001      	movs	r0, #1
 80056f8:	4770      	bx	lr
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80056fa:	2000      	movs	r0, #0
  }
  return bitstatus;
}
 80056fc:	4770      	bx	lr

080056fe <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80056fe:	b10a      	cbz	r2, 8005704 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005700:	6101      	str	r1, [r0, #16]
 8005702:	4770      	bx	lr
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8005704:	0409      	lsls	r1, r1, #16
 8005706:	6101      	str	r1, [r0, #16]
  }
}
 8005708:	4770      	bx	lr

0800570a <HAL_GPIO_TogglePin>:

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800570a:	68c3      	ldr	r3, [r0, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800570c:	ea01 0203 	and.w	r2, r1, r3
 8005710:	ea21 0103 	bic.w	r1, r1, r3
 8005714:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8005718:	6101      	str	r1, [r0, #16]
}
 800571a:	4770      	bx	lr

0800571c <HAL_GPIO_LockPin>:
* @param  GPIO_Pin: specifies the port bit to be locked.
*         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
* @retval None
*/
HAL_StatusTypeDef HAL_GPIO_LockPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800571c:	b082      	sub	sp, #8
  __IO uint32_t tmp = GPIO_LCKR_LCKK;
 800571e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8005722:	9301      	str	r3, [sp, #4]
  /* Check the parameters */
  assert_param(IS_GPIO_LOCK_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Apply lock key write sequence */
  SET_BIT(tmp, GPIO_Pin);
 8005724:	9b01      	ldr	r3, [sp, #4]
 8005726:	430b      	orrs	r3, r1
 8005728:	9301      	str	r3, [sp, #4]
  /* Set LCKx bit(s): LCKK='1' + LCK[15-0] */
  GPIOx->LCKR = tmp;
 800572a:	9b01      	ldr	r3, [sp, #4]
 800572c:	6183      	str	r3, [r0, #24]
  /* Reset LCKx bit(s): LCKK='0' + LCK[15-0] */
  GPIOx->LCKR = GPIO_Pin;
 800572e:	6181      	str	r1, [r0, #24]
  /* Set LCKx bit(s): LCKK='1' + LCK[15-0] */
  GPIOx->LCKR = tmp;
 8005730:	9b01      	ldr	r3, [sp, #4]
 8005732:	6183      	str	r3, [r0, #24]
  /* Read LCKK register. This read is mandatory to complete key lock sequence */
  tmp = GPIOx->LCKR;
 8005734:	6983      	ldr	r3, [r0, #24]
 8005736:	9301      	str	r3, [sp, #4]

  /* read again in order to confirm lock is active */
  if ((uint32_t)(GPIOx->LCKR & GPIO_LCKR_LCKK))
 8005738:	6983      	ldr	r3, [r0, #24]
 800573a:	f413 3f80 	tst.w	r3, #65536	@ 0x10000
 800573e:	d002      	beq.n	8005746 <HAL_GPIO_LockPin+0x2a>
  {
    return HAL_OK;
 8005740:	2000      	movs	r0, #0
  }
  else
  {
    return HAL_ERROR;
  }
}
 8005742:	b002      	add	sp, #8
 8005744:	4770      	bx	lr
    return HAL_ERROR;
 8005746:	2001      	movs	r0, #1
 8005748:	e7fb      	b.n	8005742 <HAL_GPIO_LockPin+0x26>

0800574a <HAL_GPIO_EXTI_Callback>:
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 800574a:	4770      	bx	lr

0800574c <HAL_GPIO_EXTI_IRQHandler>:
{
 800574c:	b508      	push	{r3, lr}
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800574e:	4b05      	ldr	r3, [pc, #20]	@ (8005764 <HAL_GPIO_EXTI_IRQHandler+0x18>)
 8005750:	695b      	ldr	r3, [r3, #20]
 8005752:	4203      	tst	r3, r0
 8005754:	d100      	bne.n	8005758 <HAL_GPIO_EXTI_IRQHandler+0xc>
}
 8005756:	bd08      	pop	{r3, pc}
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8005758:	4b02      	ldr	r3, [pc, #8]	@ (8005764 <HAL_GPIO_EXTI_IRQHandler+0x18>)
 800575a:	6158      	str	r0, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800575c:	f7ff fff5 	bl	800574a <HAL_GPIO_EXTI_Callback>
}
 8005760:	e7f9      	b.n	8005756 <HAL_GPIO_EXTI_IRQHandler+0xa>
 8005762:	bf00      	nop
 8005764:	40010400 	.word	0x40010400

08005768 <HAL_GPIOEx_ConfigEventout>:
  /* Verify the parameters */
  assert_param(IS_AFIO_EVENTOUT_PORT(GPIO_PortSource));
  assert_param(IS_AFIO_EVENTOUT_PIN(GPIO_PinSource));

  /* Apply the new configuration */
  MODIFY_REG(AFIO->EVCR, (AFIO_EVCR_PORT) | (AFIO_EVCR_PIN), (GPIO_PortSource) | (GPIO_PinSource));
 8005768:	4a03      	ldr	r2, [pc, #12]	@ (8005778 <HAL_GPIOEx_ConfigEventout+0x10>)
 800576a:	6813      	ldr	r3, [r2, #0]
 800576c:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8005770:	4308      	orrs	r0, r1
 8005772:	4303      	orrs	r3, r0
 8005774:	6013      	str	r3, [r2, #0]
}
 8005776:	4770      	bx	lr
 8005778:	40010000 	.word	0x40010000

0800577c <HAL_GPIOEx_EnableEventout>:
  * @brief  Enables the Event Output.
  * @retval None
  */
void HAL_GPIOEx_EnableEventout(void)
{
  SET_BIT(AFIO->EVCR, AFIO_EVCR_EVOE);
 800577c:	4a02      	ldr	r2, [pc, #8]	@ (8005788 <HAL_GPIOEx_EnableEventout+0xc>)
 800577e:	6813      	ldr	r3, [r2, #0]
 8005780:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005784:	6013      	str	r3, [r2, #0]
}
 8005786:	4770      	bx	lr
 8005788:	40010000 	.word	0x40010000

0800578c <HAL_GPIOEx_DisableEventout>:
  * @brief  Disables the Event Output.
  * @retval None
  */
void HAL_GPIOEx_DisableEventout(void)
{
  CLEAR_BIT(AFIO->EVCR, AFIO_EVCR_EVOE);
 800578c:	4a02      	ldr	r2, [pc, #8]	@ (8005798 <HAL_GPIOEx_DisableEventout+0xc>)
 800578e:	6813      	ldr	r3, [r2, #0]
 8005790:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005794:	6013      	str	r3, [r2, #0]
}
 8005796:	4770      	bx	lr
 8005798:	40010000 	.word	0x40010000

0800579c <PWR_OverloadWfe>:

/* Private functions ---------------------------------------------------------*/
__NOINLINE
static void PWR_OverloadWfe(void)
{
  __asm volatile( "wfe" );
 800579c:	bf20      	wfe
  __asm volatile( "nop" );
 800579e:	bf00      	nop
}
 80057a0:	4770      	bx	lr
	...

080057a4 <HAL_PWR_DeInit>:
  * @brief  Deinitializes the PWR peripheral registers to their default reset values.  
  * @retval None
  */
void HAL_PWR_DeInit(void)
{
  __HAL_RCC_PWR_FORCE_RESET();
 80057a4:	4b04      	ldr	r3, [pc, #16]	@ (80057b8 <HAL_PWR_DeInit+0x14>)
 80057a6:	691a      	ldr	r2, [r3, #16]
 80057a8:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 80057ac:	611a      	str	r2, [r3, #16]
  __HAL_RCC_PWR_RELEASE_RESET();
 80057ae:	691a      	ldr	r2, [r3, #16]
 80057b0:	f022 5280 	bic.w	r2, r2, #268435456	@ 0x10000000
 80057b4:	611a      	str	r2, [r3, #16]
}
 80057b6:	4770      	bx	lr
 80057b8:	40021000 	.word	0x40021000

080057bc <HAL_PWR_EnableBkUpAccess>:
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
  /* Enable access to RTC and backup registers */
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 80057bc:	4b01      	ldr	r3, [pc, #4]	@ (80057c4 <HAL_PWR_EnableBkUpAccess+0x8>)
 80057be:	2201      	movs	r2, #1
 80057c0:	621a      	str	r2, [r3, #32]
}
 80057c2:	4770      	bx	lr
 80057c4:	420e0000 	.word	0x420e0000

080057c8 <HAL_PWR_DisableBkUpAccess>:
  * @retval None
  */
void HAL_PWR_DisableBkUpAccess(void)
{
  /* Disable access to RTC and backup registers */
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)DISABLE;
 80057c8:	4b01      	ldr	r3, [pc, #4]	@ (80057d0 <HAL_PWR_DisableBkUpAccess+0x8>)
 80057ca:	2200      	movs	r2, #0
 80057cc:	621a      	str	r2, [r3, #32]
}
 80057ce:	4770      	bx	lr
 80057d0:	420e0000 	.word	0x420e0000

080057d4 <HAL_PWR_ConfigPVD>:
  /* Check the parameters */
  assert_param(IS_PWR_PVD_LEVEL(sConfigPVD->PVDLevel));
  assert_param(IS_PWR_PVD_MODE(sConfigPVD->Mode));

  /* Set PLS[7:5] bits according to PVDLevel value */
  MODIFY_REG(PWR->CR, PWR_CR_PLS, sConfigPVD->PVDLevel);
 80057d4:	4a1e      	ldr	r2, [pc, #120]	@ (8005850 <HAL_PWR_ConfigPVD+0x7c>)
 80057d6:	6813      	ldr	r3, [r2, #0]
 80057d8:	f023 03e0 	bic.w	r3, r3, #224	@ 0xe0
 80057dc:	6801      	ldr	r1, [r0, #0]
 80057de:	430b      	orrs	r3, r1
 80057e0:	6013      	str	r3, [r2, #0]
  
  /* Clear any previous config. Keep it clear if no event or IT mode is selected */
  __HAL_PWR_PVD_EXTI_DISABLE_EVENT();
 80057e2:	4b1c      	ldr	r3, [pc, #112]	@ (8005854 <HAL_PWR_ConfigPVD+0x80>)
 80057e4:	685a      	ldr	r2, [r3, #4]
 80057e6:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80057ea:	605a      	str	r2, [r3, #4]
  __HAL_PWR_PVD_EXTI_DISABLE_IT();
 80057ec:	681a      	ldr	r2, [r3, #0]
 80057ee:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80057f2:	601a      	str	r2, [r3, #0]
  __HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE(); 
 80057f4:	68da      	ldr	r2, [r3, #12]
 80057f6:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80057fa:	60da      	str	r2, [r3, #12]
  __HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE();
 80057fc:	689a      	ldr	r2, [r3, #8]
 80057fe:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8005802:	609a      	str	r2, [r3, #8]

  /* Configure interrupt mode */
  if((sConfigPVD->Mode & PVD_MODE_IT) == PVD_MODE_IT)
 8005804:	6843      	ldr	r3, [r0, #4]
 8005806:	f413 3f80 	tst.w	r3, #65536	@ 0x10000
 800580a:	d004      	beq.n	8005816 <HAL_PWR_ConfigPVD+0x42>
  {
    __HAL_PWR_PVD_EXTI_ENABLE_IT();
 800580c:	4a11      	ldr	r2, [pc, #68]	@ (8005854 <HAL_PWR_ConfigPVD+0x80>)
 800580e:	6813      	ldr	r3, [r2, #0]
 8005810:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005814:	6013      	str	r3, [r2, #0]
  }
  
  /* Configure event mode */
  if((sConfigPVD->Mode & PVD_MODE_EVT) == PVD_MODE_EVT)
 8005816:	6843      	ldr	r3, [r0, #4]
 8005818:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 800581c:	d004      	beq.n	8005828 <HAL_PWR_ConfigPVD+0x54>
  {
    __HAL_PWR_PVD_EXTI_ENABLE_EVENT();
 800581e:	4a0d      	ldr	r2, [pc, #52]	@ (8005854 <HAL_PWR_ConfigPVD+0x80>)
 8005820:	6853      	ldr	r3, [r2, #4]
 8005822:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005826:	6053      	str	r3, [r2, #4]
  }
  
  /* Configure the edge */
  if((sConfigPVD->Mode & PVD_RISING_EDGE) == PVD_RISING_EDGE)
 8005828:	6843      	ldr	r3, [r0, #4]
 800582a:	f013 0f01 	tst.w	r3, #1
 800582e:	d004      	beq.n	800583a <HAL_PWR_ConfigPVD+0x66>
  {
    __HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE();
 8005830:	4a08      	ldr	r2, [pc, #32]	@ (8005854 <HAL_PWR_ConfigPVD+0x80>)
 8005832:	6893      	ldr	r3, [r2, #8]
 8005834:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005838:	6093      	str	r3, [r2, #8]
  }
  
  if((sConfigPVD->Mode & PVD_FALLING_EDGE) == PVD_FALLING_EDGE)
 800583a:	6843      	ldr	r3, [r0, #4]
 800583c:	f013 0f02 	tst.w	r3, #2
 8005840:	d004      	beq.n	800584c <HAL_PWR_ConfigPVD+0x78>
  {
    __HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE();
 8005842:	4a04      	ldr	r2, [pc, #16]	@ (8005854 <HAL_PWR_ConfigPVD+0x80>)
 8005844:	68d3      	ldr	r3, [r2, #12]
 8005846:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800584a:	60d3      	str	r3, [r2, #12]
  }
}
 800584c:	4770      	bx	lr
 800584e:	bf00      	nop
 8005850:	40007000 	.word	0x40007000
 8005854:	40010400 	.word	0x40010400

08005858 <HAL_PWR_EnablePVD>:
  * @retval None
  */
void HAL_PWR_EnablePVD(void)
{
  /* Enable the power voltage detector */
  *(__IO uint32_t *) CR_PVDE_BB = (uint32_t)ENABLE;
 8005858:	4b01      	ldr	r3, [pc, #4]	@ (8005860 <HAL_PWR_EnablePVD+0x8>)
 800585a:	2201      	movs	r2, #1
 800585c:	611a      	str	r2, [r3, #16]
}
 800585e:	4770      	bx	lr
 8005860:	420e0000 	.word	0x420e0000

08005864 <HAL_PWR_DisablePVD>:
  * @retval None
  */
void HAL_PWR_DisablePVD(void)
{
  /* Disable the power voltage detector */
  *(__IO uint32_t *) CR_PVDE_BB = (uint32_t)DISABLE;
 8005864:	4b01      	ldr	r3, [pc, #4]	@ (800586c <HAL_PWR_DisablePVD+0x8>)
 8005866:	2200      	movs	r2, #0
 8005868:	611a      	str	r2, [r3, #16]
}
 800586a:	4770      	bx	lr
 800586c:	420e0000 	.word	0x420e0000

08005870 <HAL_PWR_EnableWakeUpPin>:
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005870:	fa90 f0a0 	rbit	r0, r0
void HAL_PWR_EnableWakeUpPin(uint32_t WakeUpPinx)
{
  /* Check the parameter */
  assert_param(IS_PWR_WAKEUP_PIN(WakeUpPinx));
  /* Enable the EWUPx pin */
  *(__IO uint32_t *) CSR_EWUP_BB(WakeUpPinx) = (uint32_t)ENABLE;
 8005874:	fab0 f080 	clz	r0, r0
 8005878:	4b02      	ldr	r3, [pc, #8]	@ (8005884 <HAL_PWR_EnableWakeUpPin+0x14>)
 800587a:	4403      	add	r3, r0
 800587c:	009b      	lsls	r3, r3, #2
 800587e:	2201      	movs	r2, #1
 8005880:	601a      	str	r2, [r3, #0]
}
 8005882:	4770      	bx	lr
 8005884:	10838020 	.word	0x10838020

08005888 <HAL_PWR_DisableWakeUpPin>:
 8005888:	fa90 f0a0 	rbit	r0, r0
void HAL_PWR_DisableWakeUpPin(uint32_t WakeUpPinx)
{
  /* Check the parameter */
  assert_param(IS_PWR_WAKEUP_PIN(WakeUpPinx));
  /* Disable the EWUPx pin */
  *(__IO uint32_t *) CSR_EWUP_BB(WakeUpPinx) = (uint32_t)DISABLE;
 800588c:	fab0 f080 	clz	r0, r0
 8005890:	4b02      	ldr	r3, [pc, #8]	@ (800589c <HAL_PWR_DisableWakeUpPin+0x14>)
 8005892:	4403      	add	r3, r0
 8005894:	009b      	lsls	r3, r3, #2
 8005896:	2200      	movs	r2, #0
 8005898:	601a      	str	r2, [r3, #0]
}
 800589a:	4770      	bx	lr
 800589c:	10838020 	.word	0x10838020

080058a0 <HAL_PWR_EnterSLEEPMode>:
  UNUSED(Regulator);

  assert_param(IS_PWR_SLEEP_ENTRY(SLEEPEntry));

  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 80058a0:	4a06      	ldr	r2, [pc, #24]	@ (80058bc <HAL_PWR_EnterSLEEPMode+0x1c>)
 80058a2:	6913      	ldr	r3, [r2, #16]
 80058a4:	f023 0304 	bic.w	r3, r3, #4
 80058a8:	6113      	str	r3, [r2, #16]

  /* Select SLEEP mode entry -------------------------------------------------*/
  if(SLEEPEntry == PWR_SLEEPENTRY_WFI)
 80058aa:	2901      	cmp	r1, #1
 80058ac:	d003      	beq.n	80058b6 <HAL_PWR_EnterSLEEPMode+0x16>
    __WFI();
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 80058ae:	bf40      	sev
    __WFE();
 80058b0:	bf20      	wfe
    __WFE();
 80058b2:	bf20      	wfe
  }
}
 80058b4:	4770      	bx	lr
    __WFI();
 80058b6:	bf30      	wfi
 80058b8:	4770      	bx	lr
 80058ba:	bf00      	nop
 80058bc:	e000ed00 	.word	0xe000ed00

080058c0 <HAL_PWR_EnterSTOPMode>:
  *            @arg PWR_STOPENTRY_WFI: Enter Stop mode with WFI instruction
  *            @arg PWR_STOPENTRY_WFE: Enter Stop mode with WFE instruction   
  * @retval None
  */
void HAL_PWR_EnterSTOPMode(uint32_t Regulator, uint8_t STOPEntry)
{
 80058c0:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(Regulator));
  assert_param(IS_PWR_STOP_ENTRY(STOPEntry));

  /* Clear PDDS bit in PWR register to specify entering in STOP mode when CPU enter in Deepsleep */ 
  CLEAR_BIT(PWR->CR,  PWR_CR_PDDS);
 80058c2:	4a0f      	ldr	r2, [pc, #60]	@ (8005900 <HAL_PWR_EnterSTOPMode+0x40>)
 80058c4:	6813      	ldr	r3, [r2, #0]
 80058c6:	f023 0302 	bic.w	r3, r3, #2
 80058ca:	6013      	str	r3, [r2, #0]

  /* Select the voltage regulator mode by setting LPDS bit in PWR register according to Regulator parameter value */
  MODIFY_REG(PWR->CR, PWR_CR_LPDS, Regulator);
 80058cc:	6813      	ldr	r3, [r2, #0]
 80058ce:	f023 0301 	bic.w	r3, r3, #1
 80058d2:	4303      	orrs	r3, r0
 80058d4:	6013      	str	r3, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 80058d6:	4a0b      	ldr	r2, [pc, #44]	@ (8005904 <HAL_PWR_EnterSTOPMode+0x44>)
 80058d8:	6913      	ldr	r3, [r2, #16]
 80058da:	f043 0304 	orr.w	r3, r3, #4
 80058de:	6113      	str	r3, [r2, #16]

  /* Select Stop mode entry --------------------------------------------------*/
  if(STOPEntry == PWR_STOPENTRY_WFI)
 80058e0:	2901      	cmp	r1, #1
 80058e2:	d106      	bne.n	80058f2 <HAL_PWR_EnterSTOPMode+0x32>
  {
    /* Request Wait For Interrupt */
    __WFI();
 80058e4:	bf30      	wfi
    __SEV();
    PWR_OverloadWfe(); /* WFE redefine locally */
    PWR_OverloadWfe(); /* WFE redefine locally */
  }
  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 80058e6:	4a07      	ldr	r2, [pc, #28]	@ (8005904 <HAL_PWR_EnterSTOPMode+0x44>)
 80058e8:	6913      	ldr	r3, [r2, #16]
 80058ea:	f023 0304 	bic.w	r3, r3, #4
 80058ee:	6113      	str	r3, [r2, #16]
}
 80058f0:	bd08      	pop	{r3, pc}
    __SEV();
 80058f2:	bf40      	sev
    PWR_OverloadWfe(); /* WFE redefine locally */
 80058f4:	f7ff ff52 	bl	800579c <PWR_OverloadWfe>
    PWR_OverloadWfe(); /* WFE redefine locally */
 80058f8:	f7ff ff50 	bl	800579c <PWR_OverloadWfe>
 80058fc:	e7f3      	b.n	80058e6 <HAL_PWR_EnterSTOPMode+0x26>
 80058fe:	bf00      	nop
 8005900:	40007000 	.word	0x40007000
 8005904:	e000ed00 	.word	0xe000ed00

08005908 <HAL_PWR_EnterSTANDBYMode>:
  * @retval None
  */
void HAL_PWR_EnterSTANDBYMode(void)
{
  /* Select Standby mode */
  SET_BIT(PWR->CR, PWR_CR_PDDS);
 8005908:	4a05      	ldr	r2, [pc, #20]	@ (8005920 <HAL_PWR_EnterSTANDBYMode+0x18>)
 800590a:	6813      	ldr	r3, [r2, #0]
 800590c:	f043 0302 	orr.w	r3, r3, #2
 8005910:	6013      	str	r3, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8005912:	4a04      	ldr	r2, [pc, #16]	@ (8005924 <HAL_PWR_EnterSTANDBYMode+0x1c>)
 8005914:	6913      	ldr	r3, [r2, #16]
 8005916:	f043 0304 	orr.w	r3, r3, #4
 800591a:	6113      	str	r3, [r2, #16]
  /* This option is used to ensure that store operations are completed */
#if defined ( __CC_ARM)
  __force_stores();
#endif
  /* Request Wait For Interrupt */
  __WFI();
 800591c:	bf30      	wfi
}
 800591e:	4770      	bx	lr
 8005920:	40007000 	.word	0x40007000
 8005924:	e000ed00 	.word	0xe000ed00

08005928 <HAL_PWR_EnableSleepOnExit>:
  * @retval None
  */
void HAL_PWR_EnableSleepOnExit(void)
{
  /* Set SLEEPONEXIT bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPONEXIT_Msk));
 8005928:	4a02      	ldr	r2, [pc, #8]	@ (8005934 <HAL_PWR_EnableSleepOnExit+0xc>)
 800592a:	6913      	ldr	r3, [r2, #16]
 800592c:	f043 0302 	orr.w	r3, r3, #2
 8005930:	6113      	str	r3, [r2, #16]
}
 8005932:	4770      	bx	lr
 8005934:	e000ed00 	.word	0xe000ed00

08005938 <HAL_PWR_DisableSleepOnExit>:
  * @retval None
  */
void HAL_PWR_DisableSleepOnExit(void)
{
  /* Clear SLEEPONEXIT bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPONEXIT_Msk));
 8005938:	4a02      	ldr	r2, [pc, #8]	@ (8005944 <HAL_PWR_DisableSleepOnExit+0xc>)
 800593a:	6913      	ldr	r3, [r2, #16]
 800593c:	f023 0302 	bic.w	r3, r3, #2
 8005940:	6113      	str	r3, [r2, #16]
}
 8005942:	4770      	bx	lr
 8005944:	e000ed00 	.word	0xe000ed00

08005948 <HAL_PWR_EnableSEVOnPend>:
  * @retval None
  */
void HAL_PWR_EnableSEVOnPend(void)
{
  /* Set SEVONPEND bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SEVONPEND_Msk));
 8005948:	4a02      	ldr	r2, [pc, #8]	@ (8005954 <HAL_PWR_EnableSEVOnPend+0xc>)
 800594a:	6913      	ldr	r3, [r2, #16]
 800594c:	f043 0310 	orr.w	r3, r3, #16
 8005950:	6113      	str	r3, [r2, #16]
}
 8005952:	4770      	bx	lr
 8005954:	e000ed00 	.word	0xe000ed00

08005958 <HAL_PWR_DisableSEVOnPend>:
  * @retval None
  */
void HAL_PWR_DisableSEVOnPend(void)
{
  /* Clear SEVONPEND bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SEVONPEND_Msk));
 8005958:	4a02      	ldr	r2, [pc, #8]	@ (8005964 <HAL_PWR_DisableSEVOnPend+0xc>)
 800595a:	6913      	ldr	r3, [r2, #16]
 800595c:	f023 0310 	bic.w	r3, r3, #16
 8005960:	6113      	str	r3, [r2, #16]
}
 8005962:	4770      	bx	lr
 8005964:	e000ed00 	.word	0xe000ed00

08005968 <HAL_PWR_PVDCallback>:
__weak void HAL_PWR_PVDCallback(void)
{
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_PWR_PVDCallback could be implemented in the user file
   */ 
}
 8005968:	4770      	bx	lr
	...

0800596c <HAL_PWR_PVD_IRQHandler>:
{
 800596c:	b508      	push	{r3, lr}
  if(__HAL_PWR_PVD_EXTI_GET_FLAG() != RESET)
 800596e:	4b06      	ldr	r3, [pc, #24]	@ (8005988 <HAL_PWR_PVD_IRQHandler+0x1c>)
 8005970:	695b      	ldr	r3, [r3, #20]
 8005972:	f413 3f80 	tst.w	r3, #65536	@ 0x10000
 8005976:	d100      	bne.n	800597a <HAL_PWR_PVD_IRQHandler+0xe>
}
 8005978:	bd08      	pop	{r3, pc}
    HAL_PWR_PVDCallback();
 800597a:	f7ff fff5 	bl	8005968 <HAL_PWR_PVDCallback>
    __HAL_PWR_PVD_EXTI_CLEAR_FLAG();
 800597e:	4b02      	ldr	r3, [pc, #8]	@ (8005988 <HAL_PWR_PVD_IRQHandler+0x1c>)
 8005980:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8005984:	615a      	str	r2, [r3, #20]
}
 8005986:	e7f7      	b.n	8005978 <HAL_PWR_PVD_IRQHandler+0xc>
 8005988:	40010400 	.word	0x40010400

0800598c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800598c:	b082      	sub	sp, #8
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800598e:	4b08      	ldr	r3, [pc, #32]	@ (80059b0 <RCC_Delay+0x24>)
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	4a08      	ldr	r2, [pc, #32]	@ (80059b4 <RCC_Delay+0x28>)
 8005994:	fba2 2303 	umull	r2, r3, r2, r3
 8005998:	0a5b      	lsrs	r3, r3, #9
 800599a:	fb00 f303 	mul.w	r3, r0, r3
 800599e:	9301      	str	r3, [sp, #4]
  do
  {
    __NOP();
 80059a0:	bf00      	nop
  }
  while (Delay --);
 80059a2:	9b01      	ldr	r3, [sp, #4]
 80059a4:	1e5a      	subs	r2, r3, #1
 80059a6:	9201      	str	r2, [sp, #4]
 80059a8:	2b00      	cmp	r3, #0
 80059aa:	d1f9      	bne.n	80059a0 <RCC_Delay+0x14>
}
 80059ac:	b002      	add	sp, #8
 80059ae:	4770      	bx	lr
 80059b0:	20000010 	.word	0x20000010
 80059b4:	10624dd3 	.word	0x10624dd3

080059b8 <HAL_RCC_DeInit>:
{
 80059b8:	b570      	push	{r4, r5, r6, lr}
  tickstart = HAL_GetTick();
 80059ba:	f7fd fef7 	bl	80037ac <HAL_GetTick>
 80059be:	4604      	mov	r4, r0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 80059c0:	4a36      	ldr	r2, [pc, #216]	@ (8005a9c <HAL_RCC_DeInit+0xe4>)
 80059c2:	6813      	ldr	r3, [r2, #0]
 80059c4:	f043 0301 	orr.w	r3, r3, #1
 80059c8:	6013      	str	r3, [r2, #0]
  while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 80059ca:	4b34      	ldr	r3, [pc, #208]	@ (8005a9c <HAL_RCC_DeInit+0xe4>)
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	f013 0f02 	tst.w	r3, #2
 80059d2:	d107      	bne.n	80059e4 <HAL_RCC_DeInit+0x2c>
    if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80059d4:	f7fd feea 	bl	80037ac <HAL_GetTick>
 80059d8:	1b00      	subs	r0, r0, r4
 80059da:	2802      	cmp	r0, #2
 80059dc:	d9f5      	bls.n	80059ca <HAL_RCC_DeInit+0x12>
      return HAL_TIMEOUT;
 80059de:	2403      	movs	r4, #3
}
 80059e0:	4620      	mov	r0, r4
 80059e2:	bd70      	pop	{r4, r5, r6, pc}
  MODIFY_REG(RCC->CR, RCC_CR_HSITRIM, (0x10U << RCC_CR_HSITRIM_Pos));
 80059e4:	4d2d      	ldr	r5, [pc, #180]	@ (8005a9c <HAL_RCC_DeInit+0xe4>)
 80059e6:	682b      	ldr	r3, [r5, #0]
 80059e8:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 80059ec:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80059f0:	602b      	str	r3, [r5, #0]
  tickstart = HAL_GetTick();
 80059f2:	f7fd fedb 	bl	80037ac <HAL_GetTick>
 80059f6:	4604      	mov	r4, r0
  CLEAR_REG(RCC->CFGR);
 80059f8:	2300      	movs	r3, #0
 80059fa:	606b      	str	r3, [r5, #4]
  while (READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != RESET)
 80059fc:	4b27      	ldr	r3, [pc, #156]	@ (8005a9c <HAL_RCC_DeInit+0xe4>)
 80059fe:	685b      	ldr	r3, [r3, #4]
 8005a00:	f013 0f0c 	tst.w	r3, #12
 8005a04:	d008      	beq.n	8005a18 <HAL_RCC_DeInit+0x60>
    if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005a06:	f7fd fed1 	bl	80037ac <HAL_GetTick>
 8005a0a:	1b00      	subs	r0, r0, r4
 8005a0c:	f241 3388 	movw	r3, #5000	@ 0x1388
 8005a10:	4298      	cmp	r0, r3
 8005a12:	d9f3      	bls.n	80059fc <HAL_RCC_DeInit+0x44>
      return HAL_TIMEOUT;
 8005a14:	2403      	movs	r4, #3
 8005a16:	e7e3      	b.n	80059e0 <HAL_RCC_DeInit+0x28>
  SystemCoreClock = HSI_VALUE;
 8005a18:	4b21      	ldr	r3, [pc, #132]	@ (8005aa0 <HAL_RCC_DeInit+0xe8>)
 8005a1a:	4a22      	ldr	r2, [pc, #136]	@ (8005aa4 <HAL_RCC_DeInit+0xec>)
 8005a1c:	601a      	str	r2, [r3, #0]
  if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8005a1e:	4b22      	ldr	r3, [pc, #136]	@ (8005aa8 <HAL_RCC_DeInit+0xf0>)
 8005a20:	6818      	ldr	r0, [r3, #0]
 8005a22:	f7fd fe7f 	bl	8003724 <HAL_InitTick>
 8005a26:	4604      	mov	r4, r0
 8005a28:	b108      	cbz	r0, 8005a2e <HAL_RCC_DeInit+0x76>
    return HAL_ERROR;
 8005a2a:	2401      	movs	r4, #1
 8005a2c:	e7d8      	b.n	80059e0 <HAL_RCC_DeInit+0x28>
  tickstart = HAL_GetTick();
 8005a2e:	f7fd febd 	bl	80037ac <HAL_GetTick>
 8005a32:	4605      	mov	r5, r0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 8005a34:	4a19      	ldr	r2, [pc, #100]	@ (8005a9c <HAL_RCC_DeInit+0xe4>)
 8005a36:	6813      	ldr	r3, [r2, #0]
 8005a38:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005a3c:	6013      	str	r3, [r2, #0]
  while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 8005a3e:	4b17      	ldr	r3, [pc, #92]	@ (8005a9c <HAL_RCC_DeInit+0xe4>)
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8005a46:	d006      	beq.n	8005a56 <HAL_RCC_DeInit+0x9e>
    if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005a48:	f7fd feb0 	bl	80037ac <HAL_GetTick>
 8005a4c:	1b40      	subs	r0, r0, r5
 8005a4e:	2802      	cmp	r0, #2
 8005a50:	d9f5      	bls.n	8005a3e <HAL_RCC_DeInit+0x86>
      return HAL_TIMEOUT;
 8005a52:	2403      	movs	r4, #3
 8005a54:	e7c4      	b.n	80059e0 <HAL_RCC_DeInit+0x28>
  CLEAR_REG(RCC->CFGR);
 8005a56:	4e11      	ldr	r6, [pc, #68]	@ (8005a9c <HAL_RCC_DeInit+0xe4>)
 8005a58:	2300      	movs	r3, #0
 8005a5a:	6073      	str	r3, [r6, #4]
  tickstart = HAL_GetTick();
 8005a5c:	f7fd fea6 	bl	80037ac <HAL_GetTick>
 8005a60:	4605      	mov	r5, r0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON | RCC_CR_CSSON);
 8005a62:	6833      	ldr	r3, [r6, #0]
 8005a64:	f423 2310 	bic.w	r3, r3, #589824	@ 0x90000
 8005a68:	6033      	str	r3, [r6, #0]
  while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET)
 8005a6a:	4b0c      	ldr	r3, [pc, #48]	@ (8005a9c <HAL_RCC_DeInit+0xe4>)
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8005a72:	d006      	beq.n	8005a82 <HAL_RCC_DeInit+0xca>
    if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005a74:	f7fd fe9a 	bl	80037ac <HAL_GetTick>
 8005a78:	1b40      	subs	r0, r0, r5
 8005a7a:	2864      	cmp	r0, #100	@ 0x64
 8005a7c:	d9f5      	bls.n	8005a6a <HAL_RCC_DeInit+0xb2>
      return HAL_TIMEOUT;
 8005a7e:	2403      	movs	r4, #3
 8005a80:	e7ae      	b.n	80059e0 <HAL_RCC_DeInit+0x28>
  CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP);
 8005a82:	4b06      	ldr	r3, [pc, #24]	@ (8005a9c <HAL_RCC_DeInit+0xe4>)
 8005a84:	681a      	ldr	r2, [r3, #0]
 8005a86:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8005a8a:	601a      	str	r2, [r3, #0]
  SET_BIT(RCC->CSR, RCC_CSR_RMVF);
 8005a8c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005a8e:	f042 7280 	orr.w	r2, r2, #16777216	@ 0x1000000
 8005a92:	625a      	str	r2, [r3, #36]	@ 0x24
  CLEAR_REG(RCC->CIR);
 8005a94:	2200      	movs	r2, #0
 8005a96:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8005a98:	e7a2      	b.n	80059e0 <HAL_RCC_DeInit+0x28>
 8005a9a:	bf00      	nop
 8005a9c:	40021000 	.word	0x40021000
 8005aa0:	20000010 	.word	0x20000010
 8005aa4:	007a1200 	.word	0x007a1200
 8005aa8:	20000018 	.word	0x20000018

08005aac <HAL_RCC_OscConfig>:
  if (RCC_OscInitStruct == NULL)
 8005aac:	2800      	cmp	r0, #0
 8005aae:	f000 81f1 	beq.w	8005e94 <HAL_RCC_OscConfig+0x3e8>
{
 8005ab2:	b570      	push	{r4, r5, r6, lr}
 8005ab4:	b082      	sub	sp, #8
 8005ab6:	4604      	mov	r4, r0
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005ab8:	6803      	ldr	r3, [r0, #0]
 8005aba:	f013 0f01 	tst.w	r3, #1
 8005abe:	d02c      	beq.n	8005b1a <HAL_RCC_OscConfig+0x6e>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8005ac0:	4b99      	ldr	r3, [pc, #612]	@ (8005d28 <HAL_RCC_OscConfig+0x27c>)
 8005ac2:	685b      	ldr	r3, [r3, #4]
 8005ac4:	f003 030c 	and.w	r3, r3, #12
 8005ac8:	2b04      	cmp	r3, #4
 8005aca:	d01d      	beq.n	8005b08 <HAL_RCC_OscConfig+0x5c>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8005acc:	4b96      	ldr	r3, [pc, #600]	@ (8005d28 <HAL_RCC_OscConfig+0x27c>)
 8005ace:	685b      	ldr	r3, [r3, #4]
 8005ad0:	f003 030c 	and.w	r3, r3, #12
 8005ad4:	2b08      	cmp	r3, #8
 8005ad6:	d012      	beq.n	8005afe <HAL_RCC_OscConfig+0x52>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005ad8:	6863      	ldr	r3, [r4, #4]
 8005ada:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005ade:	d041      	beq.n	8005b64 <HAL_RCC_OscConfig+0xb8>
 8005ae0:	2b00      	cmp	r3, #0
 8005ae2:	d155      	bne.n	8005b90 <HAL_RCC_OscConfig+0xe4>
 8005ae4:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8005ae8:	f503 3304 	add.w	r3, r3, #135168	@ 0x21000
 8005aec:	681a      	ldr	r2, [r3, #0]
 8005aee:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8005af2:	601a      	str	r2, [r3, #0]
 8005af4:	681a      	ldr	r2, [r3, #0]
 8005af6:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8005afa:	601a      	str	r2, [r3, #0]
 8005afc:	e037      	b.n	8005b6e <HAL_RCC_OscConfig+0xc2>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8005afe:	4b8a      	ldr	r3, [pc, #552]	@ (8005d28 <HAL_RCC_OscConfig+0x27c>)
 8005b00:	685b      	ldr	r3, [r3, #4]
 8005b02:	f413 3f80 	tst.w	r3, #65536	@ 0x10000
 8005b06:	d0e7      	beq.n	8005ad8 <HAL_RCC_OscConfig+0x2c>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005b08:	4b87      	ldr	r3, [pc, #540]	@ (8005d28 <HAL_RCC_OscConfig+0x27c>)
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8005b10:	d003      	beq.n	8005b1a <HAL_RCC_OscConfig+0x6e>
 8005b12:	6863      	ldr	r3, [r4, #4]
 8005b14:	2b00      	cmp	r3, #0
 8005b16:	f000 81bf 	beq.w	8005e98 <HAL_RCC_OscConfig+0x3ec>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005b1a:	6823      	ldr	r3, [r4, #0]
 8005b1c:	f013 0f02 	tst.w	r3, #2
 8005b20:	d075      	beq.n	8005c0e <HAL_RCC_OscConfig+0x162>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005b22:	4b81      	ldr	r3, [pc, #516]	@ (8005d28 <HAL_RCC_OscConfig+0x27c>)
 8005b24:	685b      	ldr	r3, [r3, #4]
 8005b26:	f013 0f0c 	tst.w	r3, #12
 8005b2a:	d05f      	beq.n	8005bec <HAL_RCC_OscConfig+0x140>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8005b2c:	4b7e      	ldr	r3, [pc, #504]	@ (8005d28 <HAL_RCC_OscConfig+0x27c>)
 8005b2e:	685b      	ldr	r3, [r3, #4]
 8005b30:	f003 030c 	and.w	r3, r3, #12
 8005b34:	2b08      	cmp	r3, #8
 8005b36:	d054      	beq.n	8005be2 <HAL_RCC_OscConfig+0x136>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005b38:	6923      	ldr	r3, [r4, #16]
 8005b3a:	2b00      	cmp	r3, #0
 8005b3c:	f000 808a 	beq.w	8005c54 <HAL_RCC_OscConfig+0x1a8>
        __HAL_RCC_HSI_ENABLE();
 8005b40:	4b7a      	ldr	r3, [pc, #488]	@ (8005d2c <HAL_RCC_OscConfig+0x280>)
 8005b42:	2201      	movs	r2, #1
 8005b44:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8005b46:	f7fd fe31 	bl	80037ac <HAL_GetTick>
 8005b4a:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005b4c:	4b76      	ldr	r3, [pc, #472]	@ (8005d28 <HAL_RCC_OscConfig+0x27c>)
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	f013 0f02 	tst.w	r3, #2
 8005b54:	d175      	bne.n	8005c42 <HAL_RCC_OscConfig+0x196>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005b56:	f7fd fe29 	bl	80037ac <HAL_GetTick>
 8005b5a:	1b40      	subs	r0, r0, r5
 8005b5c:	2802      	cmp	r0, #2
 8005b5e:	d9f5      	bls.n	8005b4c <HAL_RCC_OscConfig+0xa0>
            return HAL_TIMEOUT;
 8005b60:	2003      	movs	r0, #3
 8005b62:	e19e      	b.n	8005ea2 <HAL_RCC_OscConfig+0x3f6>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005b64:	4a70      	ldr	r2, [pc, #448]	@ (8005d28 <HAL_RCC_OscConfig+0x27c>)
 8005b66:	6813      	ldr	r3, [r2, #0]
 8005b68:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005b6c:	6013      	str	r3, [r2, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005b6e:	6863      	ldr	r3, [r4, #4]
 8005b70:	b343      	cbz	r3, 8005bc4 <HAL_RCC_OscConfig+0x118>
        tickstart = HAL_GetTick();
 8005b72:	f7fd fe1b 	bl	80037ac <HAL_GetTick>
 8005b76:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005b78:	4b6b      	ldr	r3, [pc, #428]	@ (8005d28 <HAL_RCC_OscConfig+0x27c>)
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8005b80:	d1cb      	bne.n	8005b1a <HAL_RCC_OscConfig+0x6e>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005b82:	f7fd fe13 	bl	80037ac <HAL_GetTick>
 8005b86:	1b40      	subs	r0, r0, r5
 8005b88:	2864      	cmp	r0, #100	@ 0x64
 8005b8a:	d9f5      	bls.n	8005b78 <HAL_RCC_OscConfig+0xcc>
            return HAL_TIMEOUT;
 8005b8c:	2003      	movs	r0, #3
 8005b8e:	e188      	b.n	8005ea2 <HAL_RCC_OscConfig+0x3f6>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005b90:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005b94:	d009      	beq.n	8005baa <HAL_RCC_OscConfig+0xfe>
 8005b96:	4b64      	ldr	r3, [pc, #400]	@ (8005d28 <HAL_RCC_OscConfig+0x27c>)
 8005b98:	681a      	ldr	r2, [r3, #0]
 8005b9a:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8005b9e:	601a      	str	r2, [r3, #0]
 8005ba0:	681a      	ldr	r2, [r3, #0]
 8005ba2:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8005ba6:	601a      	str	r2, [r3, #0]
 8005ba8:	e7e1      	b.n	8005b6e <HAL_RCC_OscConfig+0xc2>
 8005baa:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8005bae:	f5a3 333c 	sub.w	r3, r3, #192512	@ 0x2f000
 8005bb2:	681a      	ldr	r2, [r3, #0]
 8005bb4:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8005bb8:	601a      	str	r2, [r3, #0]
 8005bba:	681a      	ldr	r2, [r3, #0]
 8005bbc:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8005bc0:	601a      	str	r2, [r3, #0]
 8005bc2:	e7d4      	b.n	8005b6e <HAL_RCC_OscConfig+0xc2>
        tickstart = HAL_GetTick();
 8005bc4:	f7fd fdf2 	bl	80037ac <HAL_GetTick>
 8005bc8:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005bca:	4b57      	ldr	r3, [pc, #348]	@ (8005d28 <HAL_RCC_OscConfig+0x27c>)
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8005bd2:	d0a2      	beq.n	8005b1a <HAL_RCC_OscConfig+0x6e>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005bd4:	f7fd fdea 	bl	80037ac <HAL_GetTick>
 8005bd8:	1b40      	subs	r0, r0, r5
 8005bda:	2864      	cmp	r0, #100	@ 0x64
 8005bdc:	d9f5      	bls.n	8005bca <HAL_RCC_OscConfig+0x11e>
            return HAL_TIMEOUT;
 8005bde:	2003      	movs	r0, #3
 8005be0:	e15f      	b.n	8005ea2 <HAL_RCC_OscConfig+0x3f6>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8005be2:	4b51      	ldr	r3, [pc, #324]	@ (8005d28 <HAL_RCC_OscConfig+0x27c>)
 8005be4:	685b      	ldr	r3, [r3, #4]
 8005be6:	f413 3f80 	tst.w	r3, #65536	@ 0x10000
 8005bea:	d1a5      	bne.n	8005b38 <HAL_RCC_OscConfig+0x8c>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005bec:	4b4e      	ldr	r3, [pc, #312]	@ (8005d28 <HAL_RCC_OscConfig+0x27c>)
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	f013 0f02 	tst.w	r3, #2
 8005bf4:	d003      	beq.n	8005bfe <HAL_RCC_OscConfig+0x152>
 8005bf6:	6923      	ldr	r3, [r4, #16]
 8005bf8:	2b01      	cmp	r3, #1
 8005bfa:	f040 814f 	bne.w	8005e9c <HAL_RCC_OscConfig+0x3f0>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005bfe:	4a4a      	ldr	r2, [pc, #296]	@ (8005d28 <HAL_RCC_OscConfig+0x27c>)
 8005c00:	6813      	ldr	r3, [r2, #0]
 8005c02:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8005c06:	6961      	ldr	r1, [r4, #20]
 8005c08:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8005c0c:	6013      	str	r3, [r2, #0]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005c0e:	6823      	ldr	r3, [r4, #0]
 8005c10:	f013 0f08 	tst.w	r3, #8
 8005c14:	d033      	beq.n	8005c7e <HAL_RCC_OscConfig+0x1d2>
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005c16:	69a3      	ldr	r3, [r4, #24]
 8005c18:	2b00      	cmp	r3, #0
 8005c1a:	d05c      	beq.n	8005cd6 <HAL_RCC_OscConfig+0x22a>
      __HAL_RCC_LSI_ENABLE();
 8005c1c:	4b43      	ldr	r3, [pc, #268]	@ (8005d2c <HAL_RCC_OscConfig+0x280>)
 8005c1e:	2201      	movs	r2, #1
 8005c20:	f8c3 2480 	str.w	r2, [r3, #1152]	@ 0x480
      tickstart = HAL_GetTick();
 8005c24:	f7fd fdc2 	bl	80037ac <HAL_GetTick>
 8005c28:	4605      	mov	r5, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005c2a:	4b3f      	ldr	r3, [pc, #252]	@ (8005d28 <HAL_RCC_OscConfig+0x27c>)
 8005c2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c2e:	f013 0f02 	tst.w	r3, #2
 8005c32:	d121      	bne.n	8005c78 <HAL_RCC_OscConfig+0x1cc>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005c34:	f7fd fdba 	bl	80037ac <HAL_GetTick>
 8005c38:	1b40      	subs	r0, r0, r5
 8005c3a:	2802      	cmp	r0, #2
 8005c3c:	d9f5      	bls.n	8005c2a <HAL_RCC_OscConfig+0x17e>
          return HAL_TIMEOUT;
 8005c3e:	2003      	movs	r0, #3
 8005c40:	e12f      	b.n	8005ea2 <HAL_RCC_OscConfig+0x3f6>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005c42:	4a39      	ldr	r2, [pc, #228]	@ (8005d28 <HAL_RCC_OscConfig+0x27c>)
 8005c44:	6813      	ldr	r3, [r2, #0]
 8005c46:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8005c4a:	6961      	ldr	r1, [r4, #20]
 8005c4c:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8005c50:	6013      	str	r3, [r2, #0]
 8005c52:	e7dc      	b.n	8005c0e <HAL_RCC_OscConfig+0x162>
        __HAL_RCC_HSI_DISABLE();
 8005c54:	4b35      	ldr	r3, [pc, #212]	@ (8005d2c <HAL_RCC_OscConfig+0x280>)
 8005c56:	2200      	movs	r2, #0
 8005c58:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8005c5a:	f7fd fda7 	bl	80037ac <HAL_GetTick>
 8005c5e:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005c60:	4b31      	ldr	r3, [pc, #196]	@ (8005d28 <HAL_RCC_OscConfig+0x27c>)
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	f013 0f02 	tst.w	r3, #2
 8005c68:	d0d1      	beq.n	8005c0e <HAL_RCC_OscConfig+0x162>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005c6a:	f7fd fd9f 	bl	80037ac <HAL_GetTick>
 8005c6e:	1b40      	subs	r0, r0, r5
 8005c70:	2802      	cmp	r0, #2
 8005c72:	d9f5      	bls.n	8005c60 <HAL_RCC_OscConfig+0x1b4>
            return HAL_TIMEOUT;
 8005c74:	2003      	movs	r0, #3
 8005c76:	e114      	b.n	8005ea2 <HAL_RCC_OscConfig+0x3f6>
      RCC_Delay(1);
 8005c78:	2001      	movs	r0, #1
 8005c7a:	f7ff fe87 	bl	800598c <RCC_Delay>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005c7e:	6823      	ldr	r3, [r4, #0]
 8005c80:	f013 0f04 	tst.w	r3, #4
 8005c84:	f000 8096 	beq.w	8005db4 <HAL_RCC_OscConfig+0x308>
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005c88:	4b27      	ldr	r3, [pc, #156]	@ (8005d28 <HAL_RCC_OscConfig+0x27c>)
 8005c8a:	69db      	ldr	r3, [r3, #28]
 8005c8c:	f013 5f80 	tst.w	r3, #268435456	@ 0x10000000
 8005c90:	d134      	bne.n	8005cfc <HAL_RCC_OscConfig+0x250>
      __HAL_RCC_PWR_CLK_ENABLE();
 8005c92:	4b25      	ldr	r3, [pc, #148]	@ (8005d28 <HAL_RCC_OscConfig+0x27c>)
 8005c94:	69da      	ldr	r2, [r3, #28]
 8005c96:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8005c9a:	61da      	str	r2, [r3, #28]
 8005c9c:	69db      	ldr	r3, [r3, #28]
 8005c9e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005ca2:	9301      	str	r3, [sp, #4]
 8005ca4:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8005ca6:	2501      	movs	r5, #1
    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005ca8:	4b21      	ldr	r3, [pc, #132]	@ (8005d30 <HAL_RCC_OscConfig+0x284>)
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8005cb0:	d026      	beq.n	8005d00 <HAL_RCC_OscConfig+0x254>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005cb2:	68e3      	ldr	r3, [r4, #12]
 8005cb4:	2b01      	cmp	r3, #1
 8005cb6:	d03d      	beq.n	8005d34 <HAL_RCC_OscConfig+0x288>
 8005cb8:	2b00      	cmp	r3, #0
 8005cba:	d153      	bne.n	8005d64 <HAL_RCC_OscConfig+0x2b8>
 8005cbc:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8005cc0:	f503 3304 	add.w	r3, r3, #135168	@ 0x21000
 8005cc4:	6a1a      	ldr	r2, [r3, #32]
 8005cc6:	f022 0201 	bic.w	r2, r2, #1
 8005cca:	621a      	str	r2, [r3, #32]
 8005ccc:	6a1a      	ldr	r2, [r3, #32]
 8005cce:	f022 0204 	bic.w	r2, r2, #4
 8005cd2:	621a      	str	r2, [r3, #32]
 8005cd4:	e033      	b.n	8005d3e <HAL_RCC_OscConfig+0x292>
      __HAL_RCC_LSI_DISABLE();
 8005cd6:	4b15      	ldr	r3, [pc, #84]	@ (8005d2c <HAL_RCC_OscConfig+0x280>)
 8005cd8:	2200      	movs	r2, #0
 8005cda:	f8c3 2480 	str.w	r2, [r3, #1152]	@ 0x480
      tickstart = HAL_GetTick();
 8005cde:	f7fd fd65 	bl	80037ac <HAL_GetTick>
 8005ce2:	4605      	mov	r5, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005ce4:	4b10      	ldr	r3, [pc, #64]	@ (8005d28 <HAL_RCC_OscConfig+0x27c>)
 8005ce6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ce8:	f013 0f02 	tst.w	r3, #2
 8005cec:	d0c7      	beq.n	8005c7e <HAL_RCC_OscConfig+0x1d2>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005cee:	f7fd fd5d 	bl	80037ac <HAL_GetTick>
 8005cf2:	1b40      	subs	r0, r0, r5
 8005cf4:	2802      	cmp	r0, #2
 8005cf6:	d9f5      	bls.n	8005ce4 <HAL_RCC_OscConfig+0x238>
          return HAL_TIMEOUT;
 8005cf8:	2003      	movs	r0, #3
 8005cfa:	e0d2      	b.n	8005ea2 <HAL_RCC_OscConfig+0x3f6>
    FlagStatus       pwrclkchanged = RESET;
 8005cfc:	2500      	movs	r5, #0
 8005cfe:	e7d3      	b.n	8005ca8 <HAL_RCC_OscConfig+0x1fc>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005d00:	4a0b      	ldr	r2, [pc, #44]	@ (8005d30 <HAL_RCC_OscConfig+0x284>)
 8005d02:	6813      	ldr	r3, [r2, #0]
 8005d04:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005d08:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 8005d0a:	f7fd fd4f 	bl	80037ac <HAL_GetTick>
 8005d0e:	4606      	mov	r6, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005d10:	4b07      	ldr	r3, [pc, #28]	@ (8005d30 <HAL_RCC_OscConfig+0x284>)
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8005d18:	d1cb      	bne.n	8005cb2 <HAL_RCC_OscConfig+0x206>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005d1a:	f7fd fd47 	bl	80037ac <HAL_GetTick>
 8005d1e:	1b80      	subs	r0, r0, r6
 8005d20:	2864      	cmp	r0, #100	@ 0x64
 8005d22:	d9f5      	bls.n	8005d10 <HAL_RCC_OscConfig+0x264>
          return HAL_TIMEOUT;
 8005d24:	2003      	movs	r0, #3
 8005d26:	e0bc      	b.n	8005ea2 <HAL_RCC_OscConfig+0x3f6>
 8005d28:	40021000 	.word	0x40021000
 8005d2c:	42420000 	.word	0x42420000
 8005d30:	40007000 	.word	0x40007000
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005d34:	4a5f      	ldr	r2, [pc, #380]	@ (8005eb4 <HAL_RCC_OscConfig+0x408>)
 8005d36:	6a13      	ldr	r3, [r2, #32]
 8005d38:	f043 0301 	orr.w	r3, r3, #1
 8005d3c:	6213      	str	r3, [r2, #32]
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005d3e:	68e3      	ldr	r3, [r4, #12]
 8005d40:	b333      	cbz	r3, 8005d90 <HAL_RCC_OscConfig+0x2e4>
      tickstart = HAL_GetTick();
 8005d42:	f7fd fd33 	bl	80037ac <HAL_GetTick>
 8005d46:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005d48:	4b5a      	ldr	r3, [pc, #360]	@ (8005eb4 <HAL_RCC_OscConfig+0x408>)
 8005d4a:	6a1b      	ldr	r3, [r3, #32]
 8005d4c:	f013 0f02 	tst.w	r3, #2
 8005d50:	d12f      	bne.n	8005db2 <HAL_RCC_OscConfig+0x306>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005d52:	f7fd fd2b 	bl	80037ac <HAL_GetTick>
 8005d56:	1b80      	subs	r0, r0, r6
 8005d58:	f241 3388 	movw	r3, #5000	@ 0x1388
 8005d5c:	4298      	cmp	r0, r3
 8005d5e:	d9f3      	bls.n	8005d48 <HAL_RCC_OscConfig+0x29c>
          return HAL_TIMEOUT;
 8005d60:	2003      	movs	r0, #3
 8005d62:	e09e      	b.n	8005ea2 <HAL_RCC_OscConfig+0x3f6>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005d64:	2b05      	cmp	r3, #5
 8005d66:	d009      	beq.n	8005d7c <HAL_RCC_OscConfig+0x2d0>
 8005d68:	4b52      	ldr	r3, [pc, #328]	@ (8005eb4 <HAL_RCC_OscConfig+0x408>)
 8005d6a:	6a1a      	ldr	r2, [r3, #32]
 8005d6c:	f022 0201 	bic.w	r2, r2, #1
 8005d70:	621a      	str	r2, [r3, #32]
 8005d72:	6a1a      	ldr	r2, [r3, #32]
 8005d74:	f022 0204 	bic.w	r2, r2, #4
 8005d78:	621a      	str	r2, [r3, #32]
 8005d7a:	e7e0      	b.n	8005d3e <HAL_RCC_OscConfig+0x292>
 8005d7c:	4b4d      	ldr	r3, [pc, #308]	@ (8005eb4 <HAL_RCC_OscConfig+0x408>)
 8005d7e:	6a1a      	ldr	r2, [r3, #32]
 8005d80:	f042 0204 	orr.w	r2, r2, #4
 8005d84:	621a      	str	r2, [r3, #32]
 8005d86:	6a1a      	ldr	r2, [r3, #32]
 8005d88:	f042 0201 	orr.w	r2, r2, #1
 8005d8c:	621a      	str	r2, [r3, #32]
 8005d8e:	e7d6      	b.n	8005d3e <HAL_RCC_OscConfig+0x292>
      tickstart = HAL_GetTick();
 8005d90:	f7fd fd0c 	bl	80037ac <HAL_GetTick>
 8005d94:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005d96:	4b47      	ldr	r3, [pc, #284]	@ (8005eb4 <HAL_RCC_OscConfig+0x408>)
 8005d98:	6a1b      	ldr	r3, [r3, #32]
 8005d9a:	f013 0f02 	tst.w	r3, #2
 8005d9e:	d008      	beq.n	8005db2 <HAL_RCC_OscConfig+0x306>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005da0:	f7fd fd04 	bl	80037ac <HAL_GetTick>
 8005da4:	1b80      	subs	r0, r0, r6
 8005da6:	f241 3388 	movw	r3, #5000	@ 0x1388
 8005daa:	4298      	cmp	r0, r3
 8005dac:	d9f3      	bls.n	8005d96 <HAL_RCC_OscConfig+0x2ea>
          return HAL_TIMEOUT;
 8005dae:	2003      	movs	r0, #3
 8005db0:	e077      	b.n	8005ea2 <HAL_RCC_OscConfig+0x3f6>
    if (pwrclkchanged == SET)
 8005db2:	b9e5      	cbnz	r5, 8005dee <HAL_RCC_OscConfig+0x342>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005db4:	69e3      	ldr	r3, [r4, #28]
 8005db6:	2b00      	cmp	r3, #0
 8005db8:	d072      	beq.n	8005ea0 <HAL_RCC_OscConfig+0x3f4>
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005dba:	4a3e      	ldr	r2, [pc, #248]	@ (8005eb4 <HAL_RCC_OscConfig+0x408>)
 8005dbc:	6852      	ldr	r2, [r2, #4]
 8005dbe:	f002 020c 	and.w	r2, r2, #12
 8005dc2:	2a08      	cmp	r2, #8
 8005dc4:	d056      	beq.n	8005e74 <HAL_RCC_OscConfig+0x3c8>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005dc6:	2b02      	cmp	r3, #2
 8005dc8:	d017      	beq.n	8005dfa <HAL_RCC_OscConfig+0x34e>
        __HAL_RCC_PLL_DISABLE();
 8005dca:	4b3b      	ldr	r3, [pc, #236]	@ (8005eb8 <HAL_RCC_OscConfig+0x40c>)
 8005dcc:	2200      	movs	r2, #0
 8005dce:	661a      	str	r2, [r3, #96]	@ 0x60
        tickstart = HAL_GetTick();
 8005dd0:	f7fd fcec 	bl	80037ac <HAL_GetTick>
 8005dd4:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005dd6:	4b37      	ldr	r3, [pc, #220]	@ (8005eb4 <HAL_RCC_OscConfig+0x408>)
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8005dde:	d047      	beq.n	8005e70 <HAL_RCC_OscConfig+0x3c4>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005de0:	f7fd fce4 	bl	80037ac <HAL_GetTick>
 8005de4:	1b00      	subs	r0, r0, r4
 8005de6:	2802      	cmp	r0, #2
 8005de8:	d9f5      	bls.n	8005dd6 <HAL_RCC_OscConfig+0x32a>
            return HAL_TIMEOUT;
 8005dea:	2003      	movs	r0, #3
 8005dec:	e059      	b.n	8005ea2 <HAL_RCC_OscConfig+0x3f6>
      __HAL_RCC_PWR_CLK_DISABLE();
 8005dee:	4a31      	ldr	r2, [pc, #196]	@ (8005eb4 <HAL_RCC_OscConfig+0x408>)
 8005df0:	69d3      	ldr	r3, [r2, #28]
 8005df2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005df6:	61d3      	str	r3, [r2, #28]
 8005df8:	e7dc      	b.n	8005db4 <HAL_RCC_OscConfig+0x308>
        __HAL_RCC_PLL_DISABLE();
 8005dfa:	4b2f      	ldr	r3, [pc, #188]	@ (8005eb8 <HAL_RCC_OscConfig+0x40c>)
 8005dfc:	2200      	movs	r2, #0
 8005dfe:	661a      	str	r2, [r3, #96]	@ 0x60
        tickstart = HAL_GetTick();
 8005e00:	f7fd fcd4 	bl	80037ac <HAL_GetTick>
 8005e04:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005e06:	4b2b      	ldr	r3, [pc, #172]	@ (8005eb4 <HAL_RCC_OscConfig+0x408>)
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8005e0e:	d006      	beq.n	8005e1e <HAL_RCC_OscConfig+0x372>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005e10:	f7fd fccc 	bl	80037ac <HAL_GetTick>
 8005e14:	1b40      	subs	r0, r0, r5
 8005e16:	2802      	cmp	r0, #2
 8005e18:	d9f5      	bls.n	8005e06 <HAL_RCC_OscConfig+0x35a>
            return HAL_TIMEOUT;
 8005e1a:	2003      	movs	r0, #3
 8005e1c:	e041      	b.n	8005ea2 <HAL_RCC_OscConfig+0x3f6>
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8005e1e:	6a23      	ldr	r3, [r4, #32]
 8005e20:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005e24:	d01a      	beq.n	8005e5c <HAL_RCC_OscConfig+0x3b0>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005e26:	4923      	ldr	r1, [pc, #140]	@ (8005eb4 <HAL_RCC_OscConfig+0x408>)
 8005e28:	684b      	ldr	r3, [r1, #4]
 8005e2a:	f423 1374 	bic.w	r3, r3, #3997696	@ 0x3d0000
 8005e2e:	6a22      	ldr	r2, [r4, #32]
 8005e30:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 8005e32:	4302      	orrs	r2, r0
 8005e34:	4313      	orrs	r3, r2
 8005e36:	604b      	str	r3, [r1, #4]
        __HAL_RCC_PLL_ENABLE();
 8005e38:	4b1f      	ldr	r3, [pc, #124]	@ (8005eb8 <HAL_RCC_OscConfig+0x40c>)
 8005e3a:	2201      	movs	r2, #1
 8005e3c:	661a      	str	r2, [r3, #96]	@ 0x60
        tickstart = HAL_GetTick();
 8005e3e:	f7fd fcb5 	bl	80037ac <HAL_GetTick>
 8005e42:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005e44:	4b1b      	ldr	r3, [pc, #108]	@ (8005eb4 <HAL_RCC_OscConfig+0x408>)
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8005e4c:	d10e      	bne.n	8005e6c <HAL_RCC_OscConfig+0x3c0>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005e4e:	f7fd fcad 	bl	80037ac <HAL_GetTick>
 8005e52:	1b00      	subs	r0, r0, r4
 8005e54:	2802      	cmp	r0, #2
 8005e56:	d9f5      	bls.n	8005e44 <HAL_RCC_OscConfig+0x398>
            return HAL_TIMEOUT;
 8005e58:	2003      	movs	r0, #3
 8005e5a:	e022      	b.n	8005ea2 <HAL_RCC_OscConfig+0x3f6>
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8005e5c:	4a15      	ldr	r2, [pc, #84]	@ (8005eb4 <HAL_RCC_OscConfig+0x408>)
 8005e5e:	6853      	ldr	r3, [r2, #4]
 8005e60:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8005e64:	68a1      	ldr	r1, [r4, #8]
 8005e66:	430b      	orrs	r3, r1
 8005e68:	6053      	str	r3, [r2, #4]
 8005e6a:	e7dc      	b.n	8005e26 <HAL_RCC_OscConfig+0x37a>
  return HAL_OK;
 8005e6c:	2000      	movs	r0, #0
 8005e6e:	e018      	b.n	8005ea2 <HAL_RCC_OscConfig+0x3f6>
 8005e70:	2000      	movs	r0, #0
 8005e72:	e016      	b.n	8005ea2 <HAL_RCC_OscConfig+0x3f6>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005e74:	2b01      	cmp	r3, #1
 8005e76:	d016      	beq.n	8005ea6 <HAL_RCC_OscConfig+0x3fa>
        pll_config = RCC->CFGR;
 8005e78:	4b0e      	ldr	r3, [pc, #56]	@ (8005eb4 <HAL_RCC_OscConfig+0x408>)
 8005e7a:	685b      	ldr	r3, [r3, #4]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005e7c:	f403 3180 	and.w	r1, r3, #65536	@ 0x10000
 8005e80:	6a22      	ldr	r2, [r4, #32]
 8005e82:	4291      	cmp	r1, r2
 8005e84:	d111      	bne.n	8005eaa <HAL_RCC_OscConfig+0x3fe>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8005e86:	f403 1370 	and.w	r3, r3, #3932160	@ 0x3c0000
 8005e8a:	6a62      	ldr	r2, [r4, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005e8c:	4293      	cmp	r3, r2
 8005e8e:	d10e      	bne.n	8005eae <HAL_RCC_OscConfig+0x402>
  return HAL_OK;
 8005e90:	2000      	movs	r0, #0
 8005e92:	e006      	b.n	8005ea2 <HAL_RCC_OscConfig+0x3f6>
    return HAL_ERROR;
 8005e94:	2001      	movs	r0, #1
}
 8005e96:	4770      	bx	lr
        return HAL_ERROR;
 8005e98:	2001      	movs	r0, #1
 8005e9a:	e002      	b.n	8005ea2 <HAL_RCC_OscConfig+0x3f6>
        return HAL_ERROR;
 8005e9c:	2001      	movs	r0, #1
 8005e9e:	e000      	b.n	8005ea2 <HAL_RCC_OscConfig+0x3f6>
  return HAL_OK;
 8005ea0:	2000      	movs	r0, #0
}
 8005ea2:	b002      	add	sp, #8
 8005ea4:	bd70      	pop	{r4, r5, r6, pc}
        return HAL_ERROR;
 8005ea6:	2001      	movs	r0, #1
 8005ea8:	e7fb      	b.n	8005ea2 <HAL_RCC_OscConfig+0x3f6>
          return HAL_ERROR;
 8005eaa:	2001      	movs	r0, #1
 8005eac:	e7f9      	b.n	8005ea2 <HAL_RCC_OscConfig+0x3f6>
 8005eae:	2001      	movs	r0, #1
 8005eb0:	e7f7      	b.n	8005ea2 <HAL_RCC_OscConfig+0x3f6>
 8005eb2:	bf00      	nop
 8005eb4:	40021000 	.word	0x40021000
 8005eb8:	42420000 	.word	0x42420000

08005ebc <HAL_RCC_MCOConfig>:
{
 8005ebc:	b530      	push	{r4, r5, lr}
 8005ebe:	b087      	sub	sp, #28
 8005ec0:	460d      	mov	r5, r1
  GPIO_InitTypeDef gpio = {0U};
 8005ec2:	2300      	movs	r3, #0
 8005ec4:	9302      	str	r3, [sp, #8]
 8005ec6:	9303      	str	r3, [sp, #12]
 8005ec8:	9304      	str	r3, [sp, #16]
 8005eca:	9305      	str	r3, [sp, #20]
  gpio.Mode      = GPIO_MODE_AF_PP;
 8005ecc:	2302      	movs	r3, #2
 8005ece:	9303      	str	r3, [sp, #12]
  gpio.Speed     = GPIO_SPEED_FREQ_HIGH;
 8005ed0:	2303      	movs	r3, #3
 8005ed2:	9305      	str	r3, [sp, #20]
  gpio.Pin       = MCO1_PIN;
 8005ed4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005ed8:	9302      	str	r3, [sp, #8]
  MCO1_CLK_ENABLE();
 8005eda:	4c0a      	ldr	r4, [pc, #40]	@ (8005f04 <HAL_RCC_MCOConfig+0x48>)
 8005edc:	69a3      	ldr	r3, [r4, #24]
 8005ede:	f043 0304 	orr.w	r3, r3, #4
 8005ee2:	61a3      	str	r3, [r4, #24]
 8005ee4:	69a3      	ldr	r3, [r4, #24]
 8005ee6:	f003 0304 	and.w	r3, r3, #4
 8005eea:	9301      	str	r3, [sp, #4]
 8005eec:	9b01      	ldr	r3, [sp, #4]
  HAL_GPIO_Init(MCO1_GPIO_PORT, &gpio);
 8005eee:	a902      	add	r1, sp, #8
 8005ef0:	4805      	ldr	r0, [pc, #20]	@ (8005f08 <HAL_RCC_MCOConfig+0x4c>)
 8005ef2:	f7ff fa4f 	bl	8005394 <HAL_GPIO_Init>
  __HAL_RCC_MCO1_CONFIG(RCC_MCOSource, RCC_MCODiv);
 8005ef6:	6863      	ldr	r3, [r4, #4]
 8005ef8:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8005efc:	432b      	orrs	r3, r5
 8005efe:	6063      	str	r3, [r4, #4]
}
 8005f00:	b007      	add	sp, #28
 8005f02:	bd30      	pop	{r4, r5, pc}
 8005f04:	40021000 	.word	0x40021000
 8005f08:	40010800 	.word	0x40010800

08005f0c <HAL_RCC_EnableCSS>:
  *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)ENABLE;
 8005f0c:	4b01      	ldr	r3, [pc, #4]	@ (8005f14 <HAL_RCC_EnableCSS+0x8>)
 8005f0e:	2201      	movs	r2, #1
 8005f10:	64da      	str	r2, [r3, #76]	@ 0x4c
}
 8005f12:	4770      	bx	lr
 8005f14:	42420000 	.word	0x42420000

08005f18 <HAL_RCC_DisableCSS>:
  *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)DISABLE;
 8005f18:	4b01      	ldr	r3, [pc, #4]	@ (8005f20 <HAL_RCC_DisableCSS+0x8>)
 8005f1a:	2200      	movs	r2, #0
 8005f1c:	64da      	str	r2, [r3, #76]	@ 0x4c
}
 8005f1e:	4770      	bx	lr
 8005f20:	42420000 	.word	0x42420000

08005f24 <HAL_RCC_GetSysClockFreq>:
  tmpreg = RCC->CFGR;
 8005f24:	4b0f      	ldr	r3, [pc, #60]	@ (8005f64 <HAL_RCC_GetSysClockFreq+0x40>)
 8005f26:	685b      	ldr	r3, [r3, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 8005f28:	f003 020c 	and.w	r2, r3, #12
 8005f2c:	2a08      	cmp	r2, #8
 8005f2e:	d001      	beq.n	8005f34 <HAL_RCC_GetSysClockFreq+0x10>
      sysclockfreq = HSE_VALUE;
 8005f30:	480d      	ldr	r0, [pc, #52]	@ (8005f68 <HAL_RCC_GetSysClockFreq+0x44>)
}
 8005f32:	4770      	bx	lr
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8005f34:	f3c3 4283 	ubfx	r2, r3, #18, #4
 8005f38:	490c      	ldr	r1, [pc, #48]	@ (8005f6c <HAL_RCC_GetSysClockFreq+0x48>)
 8005f3a:	5c88      	ldrb	r0, [r1, r2]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8005f3c:	f413 3f80 	tst.w	r3, #65536	@ 0x10000
 8005f40:	d00b      	beq.n	8005f5a <HAL_RCC_GetSysClockFreq+0x36>
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8005f42:	4b08      	ldr	r3, [pc, #32]	@ (8005f64 <HAL_RCC_GetSysClockFreq+0x40>)
 8005f44:	685b      	ldr	r3, [r3, #4]
 8005f46:	f3c3 4340 	ubfx	r3, r3, #17, #1
 8005f4a:	4a09      	ldr	r2, [pc, #36]	@ (8005f70 <HAL_RCC_GetSysClockFreq+0x4c>)
 8005f4c:	5cd3      	ldrb	r3, [r2, r3]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8005f4e:	4a06      	ldr	r2, [pc, #24]	@ (8005f68 <HAL_RCC_GetSysClockFreq+0x44>)
 8005f50:	fb02 f000 	mul.w	r0, r2, r0
 8005f54:	fbb0 f0f3 	udiv	r0, r0, r3
 8005f58:	4770      	bx	lr
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8005f5a:	4b06      	ldr	r3, [pc, #24]	@ (8005f74 <HAL_RCC_GetSysClockFreq+0x50>)
 8005f5c:	fb03 f000 	mul.w	r0, r3, r0
 8005f60:	4770      	bx	lr
 8005f62:	bf00      	nop
 8005f64:	40021000 	.word	0x40021000
 8005f68:	007a1200 	.word	0x007a1200
 8005f6c:	08013a24 	.word	0x08013a24
 8005f70:	08013a20 	.word	0x08013a20
 8005f74:	003d0900 	.word	0x003d0900

08005f78 <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 8005f78:	2800      	cmp	r0, #0
 8005f7a:	f000 80a0 	beq.w	80060be <HAL_RCC_ClockConfig+0x146>
{
 8005f7e:	b570      	push	{r4, r5, r6, lr}
 8005f80:	460d      	mov	r5, r1
 8005f82:	4604      	mov	r4, r0
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005f84:	4b52      	ldr	r3, [pc, #328]	@ (80060d0 <HAL_RCC_ClockConfig+0x158>)
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	f003 0307 	and.w	r3, r3, #7
 8005f8c:	428b      	cmp	r3, r1
 8005f8e:	d20b      	bcs.n	8005fa8 <HAL_RCC_ClockConfig+0x30>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005f90:	4a4f      	ldr	r2, [pc, #316]	@ (80060d0 <HAL_RCC_ClockConfig+0x158>)
 8005f92:	6813      	ldr	r3, [r2, #0]
 8005f94:	f023 0307 	bic.w	r3, r3, #7
 8005f98:	430b      	orrs	r3, r1
 8005f9a:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005f9c:	6813      	ldr	r3, [r2, #0]
 8005f9e:	f003 0307 	and.w	r3, r3, #7
 8005fa2:	428b      	cmp	r3, r1
 8005fa4:	f040 808d 	bne.w	80060c2 <HAL_RCC_ClockConfig+0x14a>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005fa8:	6823      	ldr	r3, [r4, #0]
 8005faa:	f013 0f02 	tst.w	r3, #2
 8005fae:	d017      	beq.n	8005fe0 <HAL_RCC_ClockConfig+0x68>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005fb0:	f013 0f04 	tst.w	r3, #4
 8005fb4:	d004      	beq.n	8005fc0 <HAL_RCC_ClockConfig+0x48>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005fb6:	4a47      	ldr	r2, [pc, #284]	@ (80060d4 <HAL_RCC_ClockConfig+0x15c>)
 8005fb8:	6853      	ldr	r3, [r2, #4]
 8005fba:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8005fbe:	6053      	str	r3, [r2, #4]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005fc0:	6823      	ldr	r3, [r4, #0]
 8005fc2:	f013 0f08 	tst.w	r3, #8
 8005fc6:	d004      	beq.n	8005fd2 <HAL_RCC_ClockConfig+0x5a>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005fc8:	4a42      	ldr	r2, [pc, #264]	@ (80060d4 <HAL_RCC_ClockConfig+0x15c>)
 8005fca:	6853      	ldr	r3, [r2, #4]
 8005fcc:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8005fd0:	6053      	str	r3, [r2, #4]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005fd2:	4a40      	ldr	r2, [pc, #256]	@ (80060d4 <HAL_RCC_ClockConfig+0x15c>)
 8005fd4:	6853      	ldr	r3, [r2, #4]
 8005fd6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005fda:	68a1      	ldr	r1, [r4, #8]
 8005fdc:	430b      	orrs	r3, r1
 8005fde:	6053      	str	r3, [r2, #4]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005fe0:	6823      	ldr	r3, [r4, #0]
 8005fe2:	f013 0f01 	tst.w	r3, #1
 8005fe6:	d031      	beq.n	800604c <HAL_RCC_ClockConfig+0xd4>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005fe8:	6863      	ldr	r3, [r4, #4]
 8005fea:	2b01      	cmp	r3, #1
 8005fec:	d020      	beq.n	8006030 <HAL_RCC_ClockConfig+0xb8>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005fee:	2b02      	cmp	r3, #2
 8005ff0:	d025      	beq.n	800603e <HAL_RCC_ClockConfig+0xc6>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005ff2:	4a38      	ldr	r2, [pc, #224]	@ (80060d4 <HAL_RCC_ClockConfig+0x15c>)
 8005ff4:	6812      	ldr	r2, [r2, #0]
 8005ff6:	f012 0f02 	tst.w	r2, #2
 8005ffa:	d064      	beq.n	80060c6 <HAL_RCC_ClockConfig+0x14e>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005ffc:	4935      	ldr	r1, [pc, #212]	@ (80060d4 <HAL_RCC_ClockConfig+0x15c>)
 8005ffe:	684a      	ldr	r2, [r1, #4]
 8006000:	f022 0203 	bic.w	r2, r2, #3
 8006004:	4313      	orrs	r3, r2
 8006006:	604b      	str	r3, [r1, #4]
    tickstart = HAL_GetTick();
 8006008:	f7fd fbd0 	bl	80037ac <HAL_GetTick>
 800600c:	4606      	mov	r6, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800600e:	4b31      	ldr	r3, [pc, #196]	@ (80060d4 <HAL_RCC_ClockConfig+0x15c>)
 8006010:	685b      	ldr	r3, [r3, #4]
 8006012:	f003 030c 	and.w	r3, r3, #12
 8006016:	6862      	ldr	r2, [r4, #4]
 8006018:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 800601c:	d016      	beq.n	800604c <HAL_RCC_ClockConfig+0xd4>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800601e:	f7fd fbc5 	bl	80037ac <HAL_GetTick>
 8006022:	1b80      	subs	r0, r0, r6
 8006024:	f241 3388 	movw	r3, #5000	@ 0x1388
 8006028:	4298      	cmp	r0, r3
 800602a:	d9f0      	bls.n	800600e <HAL_RCC_ClockConfig+0x96>
        return HAL_TIMEOUT;
 800602c:	2003      	movs	r0, #3
 800602e:	e045      	b.n	80060bc <HAL_RCC_ClockConfig+0x144>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006030:	4a28      	ldr	r2, [pc, #160]	@ (80060d4 <HAL_RCC_ClockConfig+0x15c>)
 8006032:	6812      	ldr	r2, [r2, #0]
 8006034:	f412 3f00 	tst.w	r2, #131072	@ 0x20000
 8006038:	d1e0      	bne.n	8005ffc <HAL_RCC_ClockConfig+0x84>
        return HAL_ERROR;
 800603a:	2001      	movs	r0, #1
 800603c:	e03e      	b.n	80060bc <HAL_RCC_ClockConfig+0x144>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800603e:	4a25      	ldr	r2, [pc, #148]	@ (80060d4 <HAL_RCC_ClockConfig+0x15c>)
 8006040:	6812      	ldr	r2, [r2, #0]
 8006042:	f012 7f00 	tst.w	r2, #33554432	@ 0x2000000
 8006046:	d1d9      	bne.n	8005ffc <HAL_RCC_ClockConfig+0x84>
        return HAL_ERROR;
 8006048:	2001      	movs	r0, #1
 800604a:	e037      	b.n	80060bc <HAL_RCC_ClockConfig+0x144>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800604c:	4b20      	ldr	r3, [pc, #128]	@ (80060d0 <HAL_RCC_ClockConfig+0x158>)
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	f003 0307 	and.w	r3, r3, #7
 8006054:	42ab      	cmp	r3, r5
 8006056:	d90a      	bls.n	800606e <HAL_RCC_ClockConfig+0xf6>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006058:	4a1d      	ldr	r2, [pc, #116]	@ (80060d0 <HAL_RCC_ClockConfig+0x158>)
 800605a:	6813      	ldr	r3, [r2, #0]
 800605c:	f023 0307 	bic.w	r3, r3, #7
 8006060:	432b      	orrs	r3, r5
 8006062:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006064:	6813      	ldr	r3, [r2, #0]
 8006066:	f003 0307 	and.w	r3, r3, #7
 800606a:	42ab      	cmp	r3, r5
 800606c:	d12d      	bne.n	80060ca <HAL_RCC_ClockConfig+0x152>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800606e:	6823      	ldr	r3, [r4, #0]
 8006070:	f013 0f04 	tst.w	r3, #4
 8006074:	d006      	beq.n	8006084 <HAL_RCC_ClockConfig+0x10c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006076:	4a17      	ldr	r2, [pc, #92]	@ (80060d4 <HAL_RCC_ClockConfig+0x15c>)
 8006078:	6853      	ldr	r3, [r2, #4]
 800607a:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 800607e:	68e1      	ldr	r1, [r4, #12]
 8006080:	430b      	orrs	r3, r1
 8006082:	6053      	str	r3, [r2, #4]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006084:	6823      	ldr	r3, [r4, #0]
 8006086:	f013 0f08 	tst.w	r3, #8
 800608a:	d007      	beq.n	800609c <HAL_RCC_ClockConfig+0x124>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800608c:	4a11      	ldr	r2, [pc, #68]	@ (80060d4 <HAL_RCC_ClockConfig+0x15c>)
 800608e:	6853      	ldr	r3, [r2, #4]
 8006090:	f423 5360 	bic.w	r3, r3, #14336	@ 0x3800
 8006094:	6921      	ldr	r1, [r4, #16]
 8006096:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 800609a:	6053      	str	r3, [r2, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800609c:	f7ff ff42 	bl	8005f24 <HAL_RCC_GetSysClockFreq>
 80060a0:	4b0c      	ldr	r3, [pc, #48]	@ (80060d4 <HAL_RCC_ClockConfig+0x15c>)
 80060a2:	685b      	ldr	r3, [r3, #4]
 80060a4:	f3c3 1303 	ubfx	r3, r3, #4, #4
 80060a8:	4a0b      	ldr	r2, [pc, #44]	@ (80060d8 <HAL_RCC_ClockConfig+0x160>)
 80060aa:	5cd3      	ldrb	r3, [r2, r3]
 80060ac:	40d8      	lsrs	r0, r3
 80060ae:	4b0b      	ldr	r3, [pc, #44]	@ (80060dc <HAL_RCC_ClockConfig+0x164>)
 80060b0:	6018      	str	r0, [r3, #0]
  HAL_InitTick(uwTickPrio);
 80060b2:	4b0b      	ldr	r3, [pc, #44]	@ (80060e0 <HAL_RCC_ClockConfig+0x168>)
 80060b4:	6818      	ldr	r0, [r3, #0]
 80060b6:	f7fd fb35 	bl	8003724 <HAL_InitTick>
  return HAL_OK;
 80060ba:	2000      	movs	r0, #0
}
 80060bc:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 80060be:	2001      	movs	r0, #1
}
 80060c0:	4770      	bx	lr
    return HAL_ERROR;
 80060c2:	2001      	movs	r0, #1
 80060c4:	e7fa      	b.n	80060bc <HAL_RCC_ClockConfig+0x144>
        return HAL_ERROR;
 80060c6:	2001      	movs	r0, #1
 80060c8:	e7f8      	b.n	80060bc <HAL_RCC_ClockConfig+0x144>
    return HAL_ERROR;
 80060ca:	2001      	movs	r0, #1
 80060cc:	e7f6      	b.n	80060bc <HAL_RCC_ClockConfig+0x144>
 80060ce:	bf00      	nop
 80060d0:	40022000 	.word	0x40022000
 80060d4:	40021000 	.word	0x40021000
 80060d8:	08013a10 	.word	0x08013a10
 80060dc:	20000010 	.word	0x20000010
 80060e0:	20000018 	.word	0x20000018

080060e4 <HAL_RCC_GetHCLKFreq>:
}
 80060e4:	4b01      	ldr	r3, [pc, #4]	@ (80060ec <HAL_RCC_GetHCLKFreq+0x8>)
 80060e6:	6818      	ldr	r0, [r3, #0]
 80060e8:	4770      	bx	lr
 80060ea:	bf00      	nop
 80060ec:	20000010 	.word	0x20000010

080060f0 <HAL_RCC_GetPCLK1Freq>:
{
 80060f0:	b508      	push	{r3, lr}
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80060f2:	f7ff fff7 	bl	80060e4 <HAL_RCC_GetHCLKFreq>
 80060f6:	4b04      	ldr	r3, [pc, #16]	@ (8006108 <HAL_RCC_GetPCLK1Freq+0x18>)
 80060f8:	685b      	ldr	r3, [r3, #4]
 80060fa:	f3c3 2302 	ubfx	r3, r3, #8, #3
 80060fe:	4a03      	ldr	r2, [pc, #12]	@ (800610c <HAL_RCC_GetPCLK1Freq+0x1c>)
 8006100:	5cd3      	ldrb	r3, [r2, r3]
}
 8006102:	40d8      	lsrs	r0, r3
 8006104:	bd08      	pop	{r3, pc}
 8006106:	bf00      	nop
 8006108:	40021000 	.word	0x40021000
 800610c:	08013a08 	.word	0x08013a08

08006110 <HAL_RCC_GetPCLK2Freq>:
{
 8006110:	b508      	push	{r3, lr}
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8006112:	f7ff ffe7 	bl	80060e4 <HAL_RCC_GetHCLKFreq>
 8006116:	4b04      	ldr	r3, [pc, #16]	@ (8006128 <HAL_RCC_GetPCLK2Freq+0x18>)
 8006118:	685b      	ldr	r3, [r3, #4]
 800611a:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 800611e:	4a03      	ldr	r2, [pc, #12]	@ (800612c <HAL_RCC_GetPCLK2Freq+0x1c>)
 8006120:	5cd3      	ldrb	r3, [r2, r3]
}
 8006122:	40d8      	lsrs	r0, r3
 8006124:	bd08      	pop	{r3, pc}
 8006126:	bf00      	nop
 8006128:	40021000 	.word	0x40021000
 800612c:	08013a08 	.word	0x08013a08

08006130 <HAL_RCC_GetOscConfig>:
  RCC_OscInitStruct->OscillatorType = RCC_OSCILLATORTYPE_HSE | RCC_OSCILLATORTYPE_HSI  \
 8006130:	230f      	movs	r3, #15
 8006132:	6003      	str	r3, [r0, #0]
  if ((RCC->CR & RCC_CR_HSEBYP) == RCC_CR_HSEBYP)
 8006134:	4b2a      	ldr	r3, [pc, #168]	@ (80061e0 <HAL_RCC_GetOscConfig+0xb0>)
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	f413 2f80 	tst.w	r3, #262144	@ 0x40000
 800613c:	d030      	beq.n	80061a0 <HAL_RCC_GetOscConfig+0x70>
    RCC_OscInitStruct->HSEState = RCC_HSE_BYPASS;
 800613e:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 8006142:	6043      	str	r3, [r0, #4]
  RCC_OscInitStruct->HSEPredivValue = __HAL_RCC_HSE_GET_PREDIV();
 8006144:	4a26      	ldr	r2, [pc, #152]	@ (80061e0 <HAL_RCC_GetOscConfig+0xb0>)
 8006146:	6853      	ldr	r3, [r2, #4]
 8006148:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800614c:	6083      	str	r3, [r0, #8]
  if ((RCC->CR & RCC_CR_HSION) == RCC_CR_HSION)
 800614e:	6813      	ldr	r3, [r2, #0]
 8006150:	f013 0f01 	tst.w	r3, #1
 8006154:	d030      	beq.n	80061b8 <HAL_RCC_GetOscConfig+0x88>
    RCC_OscInitStruct->HSIState = RCC_HSI_ON;
 8006156:	2301      	movs	r3, #1
 8006158:	6103      	str	r3, [r0, #16]
  RCC_OscInitStruct->HSICalibrationValue = (uint32_t)((RCC->CR & RCC_CR_HSITRIM) >> RCC_CR_HSITRIM_Pos);
 800615a:	4a21      	ldr	r2, [pc, #132]	@ (80061e0 <HAL_RCC_GetOscConfig+0xb0>)
 800615c:	6813      	ldr	r3, [r2, #0]
 800615e:	f3c3 03c4 	ubfx	r3, r3, #3, #5
 8006162:	6143      	str	r3, [r0, #20]
  if ((RCC->BDCR & RCC_BDCR_LSEBYP) == RCC_BDCR_LSEBYP)
 8006164:	6a13      	ldr	r3, [r2, #32]
 8006166:	f013 0f04 	tst.w	r3, #4
 800616a:	d028      	beq.n	80061be <HAL_RCC_GetOscConfig+0x8e>
    RCC_OscInitStruct->LSEState = RCC_LSE_BYPASS;
 800616c:	2305      	movs	r3, #5
 800616e:	60c3      	str	r3, [r0, #12]
  if ((RCC->CSR & RCC_CSR_LSION) == RCC_CSR_LSION)
 8006170:	4b1b      	ldr	r3, [pc, #108]	@ (80061e0 <HAL_RCC_GetOscConfig+0xb0>)
 8006172:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006174:	f013 0f01 	tst.w	r3, #1
 8006178:	d02c      	beq.n	80061d4 <HAL_RCC_GetOscConfig+0xa4>
    RCC_OscInitStruct->LSIState = RCC_LSI_ON;
 800617a:	2301      	movs	r3, #1
 800617c:	6183      	str	r3, [r0, #24]
  if ((RCC->CR & RCC_CR_PLLON) == RCC_CR_PLLON)
 800617e:	4b18      	ldr	r3, [pc, #96]	@ (80061e0 <HAL_RCC_GetOscConfig+0xb0>)
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	f013 7f80 	tst.w	r3, #16777216	@ 0x1000000
 8006186:	d028      	beq.n	80061da <HAL_RCC_GetOscConfig+0xaa>
    RCC_OscInitStruct->PLL.PLLState = RCC_PLL_ON;
 8006188:	2302      	movs	r3, #2
 800618a:	61c3      	str	r3, [r0, #28]
  RCC_OscInitStruct->PLL.PLLSource = (uint32_t)(RCC->CFGR & RCC_CFGR_PLLSRC);
 800618c:	4a14      	ldr	r2, [pc, #80]	@ (80061e0 <HAL_RCC_GetOscConfig+0xb0>)
 800618e:	6853      	ldr	r3, [r2, #4]
 8006190:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006194:	6203      	str	r3, [r0, #32]
  RCC_OscInitStruct->PLL.PLLMUL = (uint32_t)(RCC->CFGR & RCC_CFGR_PLLMULL);
 8006196:	6853      	ldr	r3, [r2, #4]
 8006198:	f403 1370 	and.w	r3, r3, #3932160	@ 0x3c0000
 800619c:	6243      	str	r3, [r0, #36]	@ 0x24
}
 800619e:	4770      	bx	lr
  else if ((RCC->CR & RCC_CR_HSEON) == RCC_CR_HSEON)
 80061a0:	4b0f      	ldr	r3, [pc, #60]	@ (80061e0 <HAL_RCC_GetOscConfig+0xb0>)
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	f413 3f80 	tst.w	r3, #65536	@ 0x10000
 80061a8:	d003      	beq.n	80061b2 <HAL_RCC_GetOscConfig+0x82>
    RCC_OscInitStruct->HSEState = RCC_HSE_ON;
 80061aa:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80061ae:	6043      	str	r3, [r0, #4]
 80061b0:	e7c8      	b.n	8006144 <HAL_RCC_GetOscConfig+0x14>
    RCC_OscInitStruct->HSEState = RCC_HSE_OFF;
 80061b2:	2300      	movs	r3, #0
 80061b4:	6043      	str	r3, [r0, #4]
 80061b6:	e7c5      	b.n	8006144 <HAL_RCC_GetOscConfig+0x14>
    RCC_OscInitStruct->HSIState = RCC_HSI_OFF;
 80061b8:	2300      	movs	r3, #0
 80061ba:	6103      	str	r3, [r0, #16]
 80061bc:	e7cd      	b.n	800615a <HAL_RCC_GetOscConfig+0x2a>
  else if ((RCC->BDCR & RCC_BDCR_LSEON) == RCC_BDCR_LSEON)
 80061be:	4b08      	ldr	r3, [pc, #32]	@ (80061e0 <HAL_RCC_GetOscConfig+0xb0>)
 80061c0:	6a1b      	ldr	r3, [r3, #32]
 80061c2:	f013 0f01 	tst.w	r3, #1
 80061c6:	d002      	beq.n	80061ce <HAL_RCC_GetOscConfig+0x9e>
    RCC_OscInitStruct->LSEState = RCC_LSE_ON;
 80061c8:	2301      	movs	r3, #1
 80061ca:	60c3      	str	r3, [r0, #12]
 80061cc:	e7d0      	b.n	8006170 <HAL_RCC_GetOscConfig+0x40>
    RCC_OscInitStruct->LSEState = RCC_LSE_OFF;
 80061ce:	2300      	movs	r3, #0
 80061d0:	60c3      	str	r3, [r0, #12]
 80061d2:	e7cd      	b.n	8006170 <HAL_RCC_GetOscConfig+0x40>
    RCC_OscInitStruct->LSIState = RCC_LSI_OFF;
 80061d4:	2300      	movs	r3, #0
 80061d6:	6183      	str	r3, [r0, #24]
 80061d8:	e7d1      	b.n	800617e <HAL_RCC_GetOscConfig+0x4e>
    RCC_OscInitStruct->PLL.PLLState = RCC_PLL_OFF;
 80061da:	2301      	movs	r3, #1
 80061dc:	61c3      	str	r3, [r0, #28]
 80061de:	e7d5      	b.n	800618c <HAL_RCC_GetOscConfig+0x5c>
 80061e0:	40021000 	.word	0x40021000

080061e4 <HAL_RCC_GetClockConfig>:
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80061e4:	230f      	movs	r3, #15
 80061e6:	6003      	str	r3, [r0, #0]
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80061e8:	4b0b      	ldr	r3, [pc, #44]	@ (8006218 <HAL_RCC_GetClockConfig+0x34>)
 80061ea:	685a      	ldr	r2, [r3, #4]
 80061ec:	f002 0203 	and.w	r2, r2, #3
 80061f0:	6042      	str	r2, [r0, #4]
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80061f2:	685a      	ldr	r2, [r3, #4]
 80061f4:	f002 02f0 	and.w	r2, r2, #240	@ 0xf0
 80061f8:	6082      	str	r2, [r0, #8]
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80061fa:	685a      	ldr	r2, [r3, #4]
 80061fc:	f402 62e0 	and.w	r2, r2, #1792	@ 0x700
 8006200:	60c2      	str	r2, [r0, #12]
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8006202:	685b      	ldr	r3, [r3, #4]
 8006204:	08db      	lsrs	r3, r3, #3
 8006206:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800620a:	6103      	str	r3, [r0, #16]
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800620c:	4b03      	ldr	r3, [pc, #12]	@ (800621c <HAL_RCC_GetClockConfig+0x38>)
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	f003 0307 	and.w	r3, r3, #7
 8006214:	600b      	str	r3, [r1, #0]
}
 8006216:	4770      	bx	lr
 8006218:	40021000 	.word	0x40021000
 800621c:	40022000 	.word	0x40022000

08006220 <HAL_RCC_CSSCallback>:
__weak void HAL_RCC_CSSCallback(void)
{
  /* NOTE : This function Should not be modified, when the callback is needed,
    the HAL_RCC_CSSCallback could be implemented in the user file
    */
}
 8006220:	4770      	bx	lr
	...

08006224 <HAL_RCC_NMI_IRQHandler>:
{
 8006224:	b508      	push	{r3, lr}
  if (__HAL_RCC_GET_IT(RCC_IT_CSS))
 8006226:	4b06      	ldr	r3, [pc, #24]	@ (8006240 <HAL_RCC_NMI_IRQHandler+0x1c>)
 8006228:	689b      	ldr	r3, [r3, #8]
 800622a:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800622e:	d100      	bne.n	8006232 <HAL_RCC_NMI_IRQHandler+0xe>
}
 8006230:	bd08      	pop	{r3, pc}
    HAL_RCC_CSSCallback();
 8006232:	f7ff fff5 	bl	8006220 <HAL_RCC_CSSCallback>
    __HAL_RCC_CLEAR_IT(RCC_IT_CSS);
 8006236:	4b02      	ldr	r3, [pc, #8]	@ (8006240 <HAL_RCC_NMI_IRQHandler+0x1c>)
 8006238:	2280      	movs	r2, #128	@ 0x80
 800623a:	729a      	strb	r2, [r3, #10]
}
 800623c:	e7f8      	b.n	8006230 <HAL_RCC_NMI_IRQHandler+0xc>
 800623e:	bf00      	nop
 8006240:	40021000 	.word	0x40021000

08006244 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006244:	b570      	push	{r4, r5, r6, lr}
 8006246:	b082      	sub	sp, #8
 8006248:	4604      	mov	r4, r0

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 800624a:	6803      	ldr	r3, [r0, #0]
 800624c:	f013 0f01 	tst.w	r3, #1
 8006250:	d036      	beq.n	80062c0 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006252:	4b3f      	ldr	r3, [pc, #252]	@ (8006350 <HAL_RCCEx_PeriphCLKConfig+0x10c>)
 8006254:	69db      	ldr	r3, [r3, #28]
 8006256:	f013 5f80 	tst.w	r3, #268435456	@ 0x10000000
 800625a:	d149      	bne.n	80062f0 <HAL_RCCEx_PeriphCLKConfig+0xac>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800625c:	4b3c      	ldr	r3, [pc, #240]	@ (8006350 <HAL_RCCEx_PeriphCLKConfig+0x10c>)
 800625e:	69da      	ldr	r2, [r3, #28]
 8006260:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8006264:	61da      	str	r2, [r3, #28]
 8006266:	69db      	ldr	r3, [r3, #28]
 8006268:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800626c:	9301      	str	r3, [sp, #4]
 800626e:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8006270:	2501      	movs	r5, #1
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006272:	4b38      	ldr	r3, [pc, #224]	@ (8006354 <HAL_RCCEx_PeriphCLKConfig+0x110>)
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	f413 7f80 	tst.w	r3, #256	@ 0x100
 800627a:	d03b      	beq.n	80062f4 <HAL_RCCEx_PeriphCLKConfig+0xb0>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800627c:	4b34      	ldr	r3, [pc, #208]	@ (8006350 <HAL_RCCEx_PeriphCLKConfig+0x10c>)
 800627e:	6a1b      	ldr	r3, [r3, #32]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8006280:	f413 7340 	ands.w	r3, r3, #768	@ 0x300
 8006284:	d013      	beq.n	80062ae <HAL_RCCEx_PeriphCLKConfig+0x6a>
 8006286:	6862      	ldr	r2, [r4, #4]
 8006288:	f402 7240 	and.w	r2, r2, #768	@ 0x300
 800628c:	429a      	cmp	r2, r3
 800628e:	d00e      	beq.n	80062ae <HAL_RCCEx_PeriphCLKConfig+0x6a>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006290:	4a2f      	ldr	r2, [pc, #188]	@ (8006350 <HAL_RCCEx_PeriphCLKConfig+0x10c>)
 8006292:	6a13      	ldr	r3, [r2, #32]
 8006294:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006298:	492f      	ldr	r1, [pc, #188]	@ (8006358 <HAL_RCCEx_PeriphCLKConfig+0x114>)
 800629a:	2601      	movs	r6, #1
 800629c:	f8c1 6440 	str.w	r6, [r1, #1088]	@ 0x440
      __HAL_RCC_BACKUPRESET_RELEASE();
 80062a0:	2600      	movs	r6, #0
 80062a2:	f8c1 6440 	str.w	r6, [r1, #1088]	@ 0x440
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80062a6:	6210      	str	r0, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80062a8:	f013 0f01 	tst.w	r3, #1
 80062ac:	d136      	bne.n	800631c <HAL_RCCEx_PeriphCLKConfig+0xd8>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80062ae:	4a28      	ldr	r2, [pc, #160]	@ (8006350 <HAL_RCCEx_PeriphCLKConfig+0x10c>)
 80062b0:	6a13      	ldr	r3, [r2, #32]
 80062b2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80062b6:	6861      	ldr	r1, [r4, #4]
 80062b8:	430b      	orrs	r3, r1
 80062ba:	6213      	str	r3, [r2, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80062bc:	2d00      	cmp	r5, #0
 80062be:	d13e      	bne.n	800633e <HAL_RCCEx_PeriphCLKConfig+0xfa>
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80062c0:	6823      	ldr	r3, [r4, #0]
 80062c2:	f013 0f02 	tst.w	r3, #2
 80062c6:	d006      	beq.n	80062d6 <HAL_RCCEx_PeriphCLKConfig+0x92>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80062c8:	4a21      	ldr	r2, [pc, #132]	@ (8006350 <HAL_RCCEx_PeriphCLKConfig+0x10c>)
 80062ca:	6853      	ldr	r3, [r2, #4]
 80062cc:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80062d0:	68a1      	ldr	r1, [r4, #8]
 80062d2:	430b      	orrs	r3, r1
 80062d4:	6053      	str	r3, [r2, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80062d6:	6823      	ldr	r3, [r4, #0]
 80062d8:	f013 0f10 	tst.w	r3, #16
 80062dc:	d034      	beq.n	8006348 <HAL_RCCEx_PeriphCLKConfig+0x104>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80062de:	4a1c      	ldr	r2, [pc, #112]	@ (8006350 <HAL_RCCEx_PeriphCLKConfig+0x10c>)
 80062e0:	6853      	ldr	r3, [r2, #4]
 80062e2:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 80062e6:	6961      	ldr	r1, [r4, #20]
 80062e8:	430b      	orrs	r3, r1
 80062ea:	6053      	str	r3, [r2, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 80062ec:	2000      	movs	r0, #0
 80062ee:	e02c      	b.n	800634a <HAL_RCCEx_PeriphCLKConfig+0x106>
    FlagStatus pwrclkchanged = RESET;
 80062f0:	2500      	movs	r5, #0
 80062f2:	e7be      	b.n	8006272 <HAL_RCCEx_PeriphCLKConfig+0x2e>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80062f4:	4a17      	ldr	r2, [pc, #92]	@ (8006354 <HAL_RCCEx_PeriphCLKConfig+0x110>)
 80062f6:	6813      	ldr	r3, [r2, #0]
 80062f8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80062fc:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 80062fe:	f7fd fa55 	bl	80037ac <HAL_GetTick>
 8006302:	4606      	mov	r6, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006304:	4b13      	ldr	r3, [pc, #76]	@ (8006354 <HAL_RCCEx_PeriphCLKConfig+0x110>)
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	f413 7f80 	tst.w	r3, #256	@ 0x100
 800630c:	d1b6      	bne.n	800627c <HAL_RCCEx_PeriphCLKConfig+0x38>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800630e:	f7fd fa4d 	bl	80037ac <HAL_GetTick>
 8006312:	1b80      	subs	r0, r0, r6
 8006314:	2864      	cmp	r0, #100	@ 0x64
 8006316:	d9f5      	bls.n	8006304 <HAL_RCCEx_PeriphCLKConfig+0xc0>
          return HAL_TIMEOUT;
 8006318:	2003      	movs	r0, #3
 800631a:	e016      	b.n	800634a <HAL_RCCEx_PeriphCLKConfig+0x106>
        tickstart = HAL_GetTick();
 800631c:	f7fd fa46 	bl	80037ac <HAL_GetTick>
 8006320:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006322:	4b0b      	ldr	r3, [pc, #44]	@ (8006350 <HAL_RCCEx_PeriphCLKConfig+0x10c>)
 8006324:	6a1b      	ldr	r3, [r3, #32]
 8006326:	f013 0f02 	tst.w	r3, #2
 800632a:	d1c0      	bne.n	80062ae <HAL_RCCEx_PeriphCLKConfig+0x6a>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800632c:	f7fd fa3e 	bl	80037ac <HAL_GetTick>
 8006330:	1b80      	subs	r0, r0, r6
 8006332:	f241 3388 	movw	r3, #5000	@ 0x1388
 8006336:	4298      	cmp	r0, r3
 8006338:	d9f3      	bls.n	8006322 <HAL_RCCEx_PeriphCLKConfig+0xde>
            return HAL_TIMEOUT;
 800633a:	2003      	movs	r0, #3
 800633c:	e005      	b.n	800634a <HAL_RCCEx_PeriphCLKConfig+0x106>
      __HAL_RCC_PWR_CLK_DISABLE();
 800633e:	69d3      	ldr	r3, [r2, #28]
 8006340:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006344:	61d3      	str	r3, [r2, #28]
 8006346:	e7bb      	b.n	80062c0 <HAL_RCCEx_PeriphCLKConfig+0x7c>
  return HAL_OK;
 8006348:	2000      	movs	r0, #0
}
 800634a:	b002      	add	sp, #8
 800634c:	bd70      	pop	{r4, r5, r6, pc}
 800634e:	bf00      	nop
 8006350:	40021000 	.word	0x40021000
 8006354:	40007000 	.word	0x40007000
 8006358:	42420000 	.word	0x42420000

0800635c <HAL_RCCEx_GetPeriphCLKConfig>:
void HAL_RCCEx_GetPeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
  uint32_t srcclk = 0U;

  /* Set all possible values for the extended clock type parameter------------*/
  PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_RTC;
 800635c:	2301      	movs	r3, #1
 800635e:	6003      	str	r3, [r0, #0]

  /* Get the RTC configuration -----------------------------------------------*/
  srcclk = __HAL_RCC_GET_RTC_SOURCE();
 8006360:	4b0c      	ldr	r3, [pc, #48]	@ (8006394 <HAL_RCCEx_GetPeriphCLKConfig+0x38>)
 8006362:	6a1a      	ldr	r2, [r3, #32]
 8006364:	f402 7240 	and.w	r2, r2, #768	@ 0x300
  /* Source clock is LSE or LSI*/
  PeriphClkInit->RTCClockSelection = srcclk;
 8006368:	6042      	str	r2, [r0, #4]

  /* Get the ADC clock configuration -----------------------------------------*/
  PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_ADC;
 800636a:	2203      	movs	r2, #3
 800636c:	6002      	str	r2, [r0, #0]
  PeriphClkInit->AdcClockSelection = __HAL_RCC_GET_ADC_SOURCE();
 800636e:	685a      	ldr	r2, [r3, #4]
 8006370:	f402 4240 	and.w	r2, r2, #49152	@ 0xc000
 8006374:	6082      	str	r2, [r0, #8]

#endif /* STM32F105xC || STM32F107xC */

#if defined(STM32F103xE) || defined(STM32F103xG)
  /* Get the I2S2 clock configuration -----------------------------------------*/
  PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_I2S2;
 8006376:	2207      	movs	r2, #7
 8006378:	6002      	str	r2, [r0, #0]
  PeriphClkInit->I2s2ClockSelection = RCC_I2S2CLKSOURCE_SYSCLK;
 800637a:	2200      	movs	r2, #0
 800637c:	60c2      	str	r2, [r0, #12]

  /* Get the I2S3 clock configuration -----------------------------------------*/
  PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_I2S3;
 800637e:	210f      	movs	r1, #15
 8006380:	6001      	str	r1, [r0, #0]
  PeriphClkInit->I2s3ClockSelection = RCC_I2S3CLKSOURCE_SYSCLK;
 8006382:	6102      	str	r2, [r0, #16]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /* Get the USB clock configuration -----------------------------------------*/
  PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_USB;
 8006384:	221f      	movs	r2, #31
 8006386:	6002      	str	r2, [r0, #0]
  PeriphClkInit->UsbClockSelection = __HAL_RCC_GET_USB_SOURCE();
 8006388:	685b      	ldr	r3, [r3, #4]
 800638a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800638e:	6143      	str	r3, [r0, #20]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */
}
 8006390:	4770      	bx	lr
 8006392:	bf00      	nop
 8006394:	40021000 	.word	0x40021000

08006398 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8006398:	b508      	push	{r3, lr}
  uint32_t temp_reg = 0U, frequency = 0U;

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 800639a:	3801      	subs	r0, #1
 800639c:	280f      	cmp	r0, #15
 800639e:	d863      	bhi.n	8006468 <HAL_RCCEx_GetPeriphCLKFreq+0xd0>
 80063a0:	e8df f000 	tbb	[pc, r0]
 80063a4:	2f625735 	.word	0x2f625735
 80063a8:	32626262 	.word	0x32626262
 80063ac:	62626262 	.word	0x62626262
 80063b0:	08626262 	.word	0x08626262
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
    case RCC_PERIPHCLK_USB:
    {
      /* Get RCC configuration ------------------------------------------------------*/
      temp_reg = RCC->CFGR;
 80063b4:	4b2f      	ldr	r3, [pc, #188]	@ (8006474 <HAL_RCCEx_GetPeriphCLKFreq+0xdc>)
 80063b6:	685a      	ldr	r2, [r3, #4]

      /* Check if PLL is enabled */
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 80063b8:	6818      	ldr	r0, [r3, #0]
 80063ba:	f010 7080 	ands.w	r0, r0, #16777216	@ 0x1000000
 80063be:	d054      	beq.n	800646a <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
      {
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80063c0:	f3c2 4383 	ubfx	r3, r2, #18, #4
 80063c4:	492c      	ldr	r1, [pc, #176]	@ (8006478 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>)
 80063c6:	5cc8      	ldrb	r0, [r1, r3]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80063c8:	f412 3f80 	tst.w	r2, #65536	@ 0x10000
 80063cc:	d015      	beq.n	80063fa <HAL_RCCEx_GetPeriphCLKFreq+0x62>
        {
#if defined(STM32F105xC) || defined(STM32F107xC) || defined(STM32F100xB)\
 || defined(STM32F100xE)
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80063ce:	4b29      	ldr	r3, [pc, #164]	@ (8006474 <HAL_RCCEx_GetPeriphCLKFreq+0xdc>)
 80063d0:	685b      	ldr	r3, [r3, #4]
 80063d2:	f3c3 4340 	ubfx	r3, r3, #17, #1
 80063d6:	4a29      	ldr	r2, [pc, #164]	@ (800647c <HAL_RCCEx_GetPeriphCLKFreq+0xe4>)
 80063d8:	5cd2      	ldrb	r2, [r2, r3]
          }
#else
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
          {
            /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 80063da:	4b29      	ldr	r3, [pc, #164]	@ (8006480 <HAL_RCCEx_GetPeriphCLKFreq+0xe8>)
 80063dc:	fbb3 f3f2 	udiv	r3, r3, r2
 80063e0:	fb03 f000 	mul.w	r0, r3, r0
          /* Prescaler of 3 selected for USB */
          frequency = (2 * pllclk) / 3;
        }
#else
        /* USBCLK = PLLCLK / USB prescaler */
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 80063e4:	4b23      	ldr	r3, [pc, #140]	@ (8006474 <HAL_RCCEx_GetPeriphCLKFreq+0xdc>)
 80063e6:	685b      	ldr	r3, [r3, #4]
 80063e8:	f413 0f80 	tst.w	r3, #4194304	@ 0x400000
 80063ec:	d13d      	bne.n	800646a <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
          frequency = pllclk;
        }
        else
        {
          /* Prescaler of 1.5 selected for USB */
          frequency = (pllclk * 2) / 3;
 80063ee:	0040      	lsls	r0, r0, #1
 80063f0:	4b24      	ldr	r3, [pc, #144]	@ (8006484 <HAL_RCCEx_GetPeriphCLKFreq+0xec>)
 80063f2:	fba3 3000 	umull	r3, r0, r3, r0
 80063f6:	0840      	lsrs	r0, r0, #1
 80063f8:	e037      	b.n	800646a <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80063fa:	4b23      	ldr	r3, [pc, #140]	@ (8006488 <HAL_RCCEx_GetPeriphCLKFreq+0xf0>)
 80063fc:	fb03 f000 	mul.w	r0, r3, r0
 8006400:	e7f0      	b.n	80063e4 <HAL_RCCEx_GetPeriphCLKFreq+0x4c>
#if defined(STM32F103xE) || defined(STM32F103xG) || defined(STM32F105xC) || defined(STM32F107xC)
    case RCC_PERIPHCLK_I2S2:
    {
#if defined(STM32F103xE) || defined(STM32F103xG)
      /* SYSCLK used as source clock for I2S2 */
      frequency = HAL_RCC_GetSysClockFreq();
 8006402:	f7ff fd8f 	bl	8005f24 <HAL_RCC_GetSysClockFreq>
          pll3mul = ((RCC->CFGR2 & RCC_CFGR2_PLL3MUL) >> RCC_CFGR2_PLL3MUL_Pos) + 2;
          frequency = (uint32_t)(2 * ((HSE_VALUE / prediv2) * pll3mul));
        }
      }
#endif /* STM32F103xE || STM32F103xG */
      break;
 8006406:	e030      	b.n	800646a <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
    }
    case RCC_PERIPHCLK_I2S3:
    {
#if defined(STM32F103xE) || defined(STM32F103xG)
      /* SYSCLK used as source clock for I2S3 */
      frequency = HAL_RCC_GetSysClockFreq();
 8006408:	f7ff fd8c 	bl	8005f24 <HAL_RCC_GetSysClockFreq>
          pll3mul = ((RCC->CFGR2 & RCC_CFGR2_PLL3MUL) >> RCC_CFGR2_PLL3MUL_Pos) + 2;
          frequency = (uint32_t)(2 * ((HSE_VALUE / prediv2) * pll3mul));
        }
      }
#endif /* STM32F103xE || STM32F103xG */
      break;
 800640c:	e02d      	b.n	800646a <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
    }
#endif /* STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */
    case RCC_PERIPHCLK_RTC:
    {
      /* Get RCC BDCR configuration ------------------------------------------------------*/
      temp_reg = RCC->BDCR;
 800640e:	4b19      	ldr	r3, [pc, #100]	@ (8006474 <HAL_RCCEx_GetPeriphCLKFreq+0xdc>)
 8006410:	6a1b      	ldr	r3, [r3, #32]

      /* Check if LSE is ready if RTC clock selection is LSE */
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8006412:	f240 3202 	movw	r2, #770	@ 0x302
 8006416:	401a      	ands	r2, r3
 8006418:	f5b2 7f81 	cmp.w	r2, #258	@ 0x102
 800641c:	d026      	beq.n	800646c <HAL_RCCEx_GetPeriphCLKFreq+0xd4>
      {
        frequency = LSE_VALUE;
      }
      /* Check if LSI is ready if RTC clock selection is LSI */
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 800641e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006422:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006426:	d004      	beq.n	8006432 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
      {
        frequency = LSI_VALUE;
      }
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8006428:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800642c:	d009      	beq.n	8006442 <HAL_RCCEx_GetPeriphCLKFreq+0xaa>
  uint32_t temp_reg = 0U, frequency = 0U;
 800642e:	2000      	movs	r0, #0
 8006430:	e01b      	b.n	800646a <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8006432:	4a10      	ldr	r2, [pc, #64]	@ (8006474 <HAL_RCCEx_GetPeriphCLKFreq+0xdc>)
 8006434:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8006436:	f012 0f02 	tst.w	r2, #2
 800643a:	d0f5      	beq.n	8006428 <HAL_RCCEx_GetPeriphCLKFreq+0x90>
        frequency = LSI_VALUE;
 800643c:	f649 4040 	movw	r0, #40000	@ 0x9c40
 8006440:	e013      	b.n	800646a <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8006442:	4b0c      	ldr	r3, [pc, #48]	@ (8006474 <HAL_RCCEx_GetPeriphCLKFreq+0xdc>)
 8006444:	6818      	ldr	r0, [r3, #0]
 8006446:	f410 3000 	ands.w	r0, r0, #131072	@ 0x20000
 800644a:	d00e      	beq.n	800646a <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
      {
        frequency = HSE_VALUE / 128U;
 800644c:	f24f 4024 	movw	r0, #62500	@ 0xf424
    default:
    {
      break;
    }
  }
  return (frequency);
 8006450:	e00b      	b.n	800646a <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8006452:	f7ff fe5d 	bl	8006110 <HAL_RCC_GetPCLK2Freq>
 8006456:	4b07      	ldr	r3, [pc, #28]	@ (8006474 <HAL_RCCEx_GetPeriphCLKFreq+0xdc>)
 8006458:	685b      	ldr	r3, [r3, #4]
 800645a:	f3c3 3381 	ubfx	r3, r3, #14, #2
 800645e:	3301      	adds	r3, #1
 8006460:	005b      	lsls	r3, r3, #1
 8006462:	fbb0 f0f3 	udiv	r0, r0, r3
      break;
 8006466:	e000      	b.n	800646a <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
  switch (PeriphClk)
 8006468:	2000      	movs	r0, #0
}
 800646a:	bd08      	pop	{r3, pc}
        frequency = LSE_VALUE;
 800646c:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8006470:	e7fb      	b.n	800646a <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
 8006472:	bf00      	nop
 8006474:	40021000 	.word	0x40021000
 8006478:	08013a38 	.word	0x08013a38
 800647c:	08013a34 	.word	0x08013a34
 8006480:	007a1200 	.word	0x007a1200
 8006484:	aaaaaaab 	.word	0xaaaaaaab
 8006488:	003d0900 	.word	0x003d0900

0800648c <SPI_AbortRx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_AbortRx_ISR(SPI_HandleTypeDef *hspi)
{
 800648c:	b082      	sub	sp, #8
  __IO uint32_t tmpreg = 0U;
 800648e:	2300      	movs	r3, #0
 8006490:	9301      	str	r3, [sp, #4]
  __IO uint32_t count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 8006492:	4b16      	ldr	r3, [pc, #88]	@ (80064ec <SPI_AbortRx_ISR+0x60>)
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	4a16      	ldr	r2, [pc, #88]	@ (80064f0 <SPI_AbortRx_ISR+0x64>)
 8006498:	fba2 2303 	umull	r2, r3, r2, r3
 800649c:	0a5b      	lsrs	r3, r3, #9
 800649e:	2264      	movs	r2, #100	@ 0x64
 80064a0:	fb02 f303 	mul.w	r3, r2, r3
 80064a4:	9300      	str	r3, [sp, #0]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 80064a6:	9b00      	ldr	r3, [sp, #0]
 80064a8:	b143      	cbz	r3, 80064bc <SPI_AbortRx_ISR+0x30>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
      break;
    }
    count--;
 80064aa:	9b00      	ldr	r3, [sp, #0]
 80064ac:	3b01      	subs	r3, #1
 80064ae:	9300      	str	r3, [sp, #0]
  } while ((hspi->Instance->SR & SPI_FLAG_TXE) == RESET);
 80064b0:	6803      	ldr	r3, [r0, #0]
 80064b2:	689b      	ldr	r3, [r3, #8]
 80064b4:	f013 0f02 	tst.w	r3, #2
 80064b8:	d0f5      	beq.n	80064a6 <SPI_AbortRx_ISR+0x1a>
 80064ba:	e003      	b.n	80064c4 <SPI_AbortRx_ISR+0x38>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80064bc:	6d43      	ldr	r3, [r0, #84]	@ 0x54
 80064be:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80064c2:	6543      	str	r3, [r0, #84]	@ 0x54

  /* Disable SPI Peripheral */
  __HAL_SPI_DISABLE(hspi);
 80064c4:	6802      	ldr	r2, [r0, #0]
 80064c6:	6813      	ldr	r3, [r2, #0]
 80064c8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80064cc:	6013      	str	r3, [r2, #0]

  /* Disable TXEIE, RXNEIE and ERRIE(mode fault event, overrun error, TI frame error) interrupts */
  CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXEIE | SPI_CR2_RXNEIE | SPI_CR2_ERRIE));
 80064ce:	6802      	ldr	r2, [r0, #0]
 80064d0:	6853      	ldr	r3, [r2, #4]
 80064d2:	f023 03e0 	bic.w	r3, r3, #224	@ 0xe0
 80064d6:	6053      	str	r3, [r2, #4]

  /* Flush Data Register by a blank read */
  tmpreg = READ_REG(hspi->Instance->DR);
 80064d8:	6803      	ldr	r3, [r0, #0]
 80064da:	68db      	ldr	r3, [r3, #12]
 80064dc:	9301      	str	r3, [sp, #4]
  /* To avoid GCC warning */
  UNUSED(tmpreg);
 80064de:	9b01      	ldr	r3, [sp, #4]

  hspi->State = HAL_SPI_STATE_ABORT;
 80064e0:	2307      	movs	r3, #7
 80064e2:	f880 3051 	strb.w	r3, [r0, #81]	@ 0x51
}
 80064e6:	b002      	add	sp, #8
 80064e8:	4770      	bx	lr
 80064ea:	bf00      	nop
 80064ec:	20000010 	.word	0x20000010
 80064f0:	057619f1 	.word	0x057619f1

080064f4 <SPI_AbortTx_ISR>:
  * @retval None
  */
static void SPI_AbortTx_ISR(SPI_HandleTypeDef *hspi)
{
  /* Disable TXEIE interrupt */
  CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXEIE));
 80064f4:	6802      	ldr	r2, [r0, #0]
 80064f6:	6853      	ldr	r3, [r2, #4]
 80064f8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80064fc:	6053      	str	r3, [r2, #4]

  /* Disable SPI Peripheral */
  __HAL_SPI_DISABLE(hspi);
 80064fe:	6802      	ldr	r2, [r0, #0]
 8006500:	6813      	ldr	r3, [r2, #0]
 8006502:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006506:	6013      	str	r3, [r2, #0]

  hspi->State = HAL_SPI_STATE_ABORT;
 8006508:	2307      	movs	r3, #7
 800650a:	f880 3051 	strb.w	r3, [r0, #81]	@ 0x51
}
 800650e:	4770      	bx	lr

08006510 <SPI_WaitFlagStateUntilTimeout>:
{
 8006510:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006514:	b082      	sub	sp, #8
 8006516:	4605      	mov	r5, r0
 8006518:	4688      	mov	r8, r1
 800651a:	4617      	mov	r7, r2
 800651c:	461e      	mov	r6, r3
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800651e:	f7fd f945 	bl	80037ac <HAL_GetTick>
 8006522:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006524:	1a1b      	subs	r3, r3, r0
 8006526:	eb03 0906 	add.w	r9, r3, r6
  tmp_tickstart = HAL_GetTick();
 800652a:	f7fd f93f 	bl	80037ac <HAL_GetTick>
 800652e:	4682      	mov	sl, r0
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8006530:	4b28      	ldr	r3, [pc, #160]	@ (80065d4 <SPI_WaitFlagStateUntilTimeout+0xc4>)
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	f3c3 33cb 	ubfx	r3, r3, #15, #12
 8006538:	fb09 f303 	mul.w	r3, r9, r3
 800653c:	9301      	str	r3, [sp, #4]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800653e:	682b      	ldr	r3, [r5, #0]
 8006540:	689c      	ldr	r4, [r3, #8]
 8006542:	ea38 0404 	bics.w	r4, r8, r4
 8006546:	bf0c      	ite	eq
 8006548:	2301      	moveq	r3, #1
 800654a:	2300      	movne	r3, #0
 800654c:	42bb      	cmp	r3, r7
 800654e:	d03d      	beq.n	80065cc <SPI_WaitFlagStateUntilTimeout+0xbc>
    if (Timeout != HAL_MAX_DELAY)
 8006550:	f1b6 3fff 	cmp.w	r6, #4294967295
 8006554:	d0f3      	beq.n	800653e <SPI_WaitFlagStateUntilTimeout+0x2e>
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006556:	f7fd f929 	bl	80037ac <HAL_GetTick>
 800655a:	eba0 000a 	sub.w	r0, r0, sl
 800655e:	4548      	cmp	r0, r9
 8006560:	d207      	bcs.n	8006572 <SPI_WaitFlagStateUntilTimeout+0x62>
      if (count == 0U)
 8006562:	9a01      	ldr	r2, [sp, #4]
 8006564:	b102      	cbz	r2, 8006568 <SPI_WaitFlagStateUntilTimeout+0x58>
 8006566:	464a      	mov	r2, r9
      count--;
 8006568:	9b01      	ldr	r3, [sp, #4]
 800656a:	3b01      	subs	r3, #1
 800656c:	9301      	str	r3, [sp, #4]
 800656e:	4691      	mov	r9, r2
 8006570:	e7e5      	b.n	800653e <SPI_WaitFlagStateUntilTimeout+0x2e>
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006572:	682a      	ldr	r2, [r5, #0]
 8006574:	6853      	ldr	r3, [r2, #4]
 8006576:	f023 03e0 	bic.w	r3, r3, #224	@ 0xe0
 800657a:	6053      	str	r3, [r2, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800657c:	686b      	ldr	r3, [r5, #4]
 800657e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006582:	d00b      	beq.n	800659c <SPI_WaitFlagStateUntilTimeout+0x8c>
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006584:	6aab      	ldr	r3, [r5, #40]	@ 0x28
 8006586:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800658a:	d014      	beq.n	80065b6 <SPI_WaitFlagStateUntilTimeout+0xa6>
        hspi->State = HAL_SPI_STATE_READY;
 800658c:	2301      	movs	r3, #1
 800658e:	f885 3051 	strb.w	r3, [r5, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8006592:	2300      	movs	r3, #0
 8006594:	f885 3050 	strb.w	r3, [r5, #80]	@ 0x50
        return HAL_TIMEOUT;
 8006598:	2003      	movs	r0, #3
 800659a:	e018      	b.n	80065ce <SPI_WaitFlagStateUntilTimeout+0xbe>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800659c:	68ab      	ldr	r3, [r5, #8]
 800659e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80065a2:	d002      	beq.n	80065aa <SPI_WaitFlagStateUntilTimeout+0x9a>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80065a4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80065a8:	d1ec      	bne.n	8006584 <SPI_WaitFlagStateUntilTimeout+0x74>
          __HAL_SPI_DISABLE(hspi);
 80065aa:	682a      	ldr	r2, [r5, #0]
 80065ac:	6813      	ldr	r3, [r2, #0]
 80065ae:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80065b2:	6013      	str	r3, [r2, #0]
 80065b4:	e7e6      	b.n	8006584 <SPI_WaitFlagStateUntilTimeout+0x74>
          SPI_RESET_CRC(hspi);
 80065b6:	682a      	ldr	r2, [r5, #0]
 80065b8:	6813      	ldr	r3, [r2, #0]
 80065ba:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80065be:	6013      	str	r3, [r2, #0]
 80065c0:	682a      	ldr	r2, [r5, #0]
 80065c2:	6813      	ldr	r3, [r2, #0]
 80065c4:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80065c8:	6013      	str	r3, [r2, #0]
 80065ca:	e7df      	b.n	800658c <SPI_WaitFlagStateUntilTimeout+0x7c>
  return HAL_OK;
 80065cc:	2000      	movs	r0, #0
}
 80065ce:	b002      	add	sp, #8
 80065d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80065d4:	20000010 	.word	0x20000010

080065d8 <SPI_EndRxTxTransaction>:
{
 80065d8:	b570      	push	{r4, r5, r6, lr}
 80065da:	b082      	sub	sp, #8
 80065dc:	4606      	mov	r6, r0
 80065de:	460c      	mov	r4, r1
 80065e0:	4615      	mov	r5, r2
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 80065e2:	9200      	str	r2, [sp, #0]
 80065e4:	460b      	mov	r3, r1
 80065e6:	2201      	movs	r2, #1
 80065e8:	2102      	movs	r1, #2
 80065ea:	f7ff ff91 	bl	8006510 <SPI_WaitFlagStateUntilTimeout>
 80065ee:	b948      	cbnz	r0, 8006604 <SPI_EndRxTxTransaction+0x2c>
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80065f0:	9500      	str	r5, [sp, #0]
 80065f2:	4623      	mov	r3, r4
 80065f4:	2200      	movs	r2, #0
 80065f6:	2180      	movs	r1, #128	@ 0x80
 80065f8:	4630      	mov	r0, r6
 80065fa:	f7ff ff89 	bl	8006510 <SPI_WaitFlagStateUntilTimeout>
 80065fe:	b938      	cbnz	r0, 8006610 <SPI_EndRxTxTransaction+0x38>
}
 8006600:	b002      	add	sp, #8
 8006602:	bd70      	pop	{r4, r5, r6, pc}
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006604:	6d73      	ldr	r3, [r6, #84]	@ 0x54
 8006606:	f043 0320 	orr.w	r3, r3, #32
 800660a:	6573      	str	r3, [r6, #84]	@ 0x54
    return HAL_TIMEOUT;
 800660c:	2003      	movs	r0, #3
 800660e:	e7f7      	b.n	8006600 <SPI_EndRxTxTransaction+0x28>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006610:	6d73      	ldr	r3, [r6, #84]	@ 0x54
 8006612:	f043 0320 	orr.w	r3, r3, #32
 8006616:	6573      	str	r3, [r6, #84]	@ 0x54
    return HAL_TIMEOUT;
 8006618:	2003      	movs	r0, #3
 800661a:	e7f1      	b.n	8006600 <SPI_EndRxTxTransaction+0x28>

0800661c <SPI_EndRxTransaction>:
{
 800661c:	b510      	push	{r4, lr}
 800661e:	b082      	sub	sp, #8
 8006620:	4604      	mov	r4, r0
 8006622:	460b      	mov	r3, r1
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006624:	6841      	ldr	r1, [r0, #4]
 8006626:	f5b1 7f82 	cmp.w	r1, #260	@ 0x104
 800662a:	d010      	beq.n	800664e <SPI_EndRxTransaction+0x32>
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 800662c:	6861      	ldr	r1, [r4, #4]
 800662e:	f5b1 7f82 	cmp.w	r1, #260	@ 0x104
 8006632:	d103      	bne.n	800663c <SPI_EndRxTransaction+0x20>
 8006634:	68a1      	ldr	r1, [r4, #8]
 8006636:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800663a:	d015      	beq.n	8006668 <SPI_EndRxTransaction+0x4c>
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800663c:	9200      	str	r2, [sp, #0]
 800663e:	2200      	movs	r2, #0
 8006640:	2180      	movs	r1, #128	@ 0x80
 8006642:	4620      	mov	r0, r4
 8006644:	f7ff ff64 	bl	8006510 <SPI_WaitFlagStateUntilTimeout>
 8006648:	b9e0      	cbnz	r0, 8006684 <SPI_EndRxTransaction+0x68>
}
 800664a:	b002      	add	sp, #8
 800664c:	bd10      	pop	{r4, pc}
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800664e:	6881      	ldr	r1, [r0, #8]
 8006650:	f5b1 4f00 	cmp.w	r1, #32768	@ 0x8000
 8006654:	d002      	beq.n	800665c <SPI_EndRxTransaction+0x40>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006656:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800665a:	d1e7      	bne.n	800662c <SPI_EndRxTransaction+0x10>
    __HAL_SPI_DISABLE(hspi);
 800665c:	6820      	ldr	r0, [r4, #0]
 800665e:	6801      	ldr	r1, [r0, #0]
 8006660:	f021 0140 	bic.w	r1, r1, #64	@ 0x40
 8006664:	6001      	str	r1, [r0, #0]
 8006666:	e7e1      	b.n	800662c <SPI_EndRxTransaction+0x10>
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8006668:	9200      	str	r2, [sp, #0]
 800666a:	2200      	movs	r2, #0
 800666c:	2101      	movs	r1, #1
 800666e:	4620      	mov	r0, r4
 8006670:	f7ff ff4e 	bl	8006510 <SPI_WaitFlagStateUntilTimeout>
 8006674:	2800      	cmp	r0, #0
 8006676:	d0e8      	beq.n	800664a <SPI_EndRxTransaction+0x2e>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006678:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800667a:	f043 0320 	orr.w	r3, r3, #32
 800667e:	6563      	str	r3, [r4, #84]	@ 0x54
      return HAL_TIMEOUT;
 8006680:	2003      	movs	r0, #3
 8006682:	e7e2      	b.n	800664a <SPI_EndRxTransaction+0x2e>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006684:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8006686:	f043 0320 	orr.w	r3, r3, #32
 800668a:	6563      	str	r3, [r4, #84]	@ 0x54
      return HAL_TIMEOUT;
 800668c:	2003      	movs	r0, #3
 800668e:	e7dc      	b.n	800664a <SPI_EndRxTransaction+0x2e>
}
 8006690:	4770      	bx	lr

08006692 <HAL_SPI_Init>:
  if (hspi == NULL)
 8006692:	2800      	cmp	r0, #0
 8006694:	d056      	beq.n	8006744 <HAL_SPI_Init+0xb2>
{
 8006696:	b510      	push	{r4, lr}
 8006698:	4604      	mov	r4, r0
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800669a:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 800669c:	b933      	cbnz	r3, 80066ac <HAL_SPI_Init+0x1a>
    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800669e:	6843      	ldr	r3, [r0, #4]
 80066a0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80066a4:	d005      	beq.n	80066b2 <HAL_SPI_Init+0x20>
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80066a6:	2300      	movs	r3, #0
 80066a8:	61c3      	str	r3, [r0, #28]
 80066aa:	e002      	b.n	80066b2 <HAL_SPI_Init+0x20>
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80066ac:	2300      	movs	r3, #0
 80066ae:	6103      	str	r3, [r0, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80066b0:	6143      	str	r3, [r0, #20]
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80066b2:	2300      	movs	r3, #0
 80066b4:	62a3      	str	r3, [r4, #40]	@ 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 80066b6:	f894 3051 	ldrb.w	r3, [r4, #81]	@ 0x51
 80066ba:	2b00      	cmp	r3, #0
 80066bc:	d03c      	beq.n	8006738 <HAL_SPI_Init+0xa6>
  hspi->State = HAL_SPI_STATE_BUSY;
 80066be:	2302      	movs	r3, #2
 80066c0:	f884 3051 	strb.w	r3, [r4, #81]	@ 0x51
  __HAL_SPI_DISABLE(hspi);
 80066c4:	6822      	ldr	r2, [r4, #0]
 80066c6:	6813      	ldr	r3, [r2, #0]
 80066c8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80066cc:	6013      	str	r3, [r2, #0]
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80066ce:	6863      	ldr	r3, [r4, #4]
 80066d0:	f403 7382 	and.w	r3, r3, #260	@ 0x104
 80066d4:	68a2      	ldr	r2, [r4, #8]
 80066d6:	f402 4204 	and.w	r2, r2, #33792	@ 0x8400
 80066da:	4313      	orrs	r3, r2
 80066dc:	68e2      	ldr	r2, [r4, #12]
 80066de:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 80066e2:	4313      	orrs	r3, r2
 80066e4:	6922      	ldr	r2, [r4, #16]
 80066e6:	f002 0202 	and.w	r2, r2, #2
 80066ea:	4313      	orrs	r3, r2
 80066ec:	6962      	ldr	r2, [r4, #20]
 80066ee:	f002 0201 	and.w	r2, r2, #1
 80066f2:	4313      	orrs	r3, r2
 80066f4:	69a2      	ldr	r2, [r4, #24]
 80066f6:	f402 7200 	and.w	r2, r2, #512	@ 0x200
 80066fa:	4313      	orrs	r3, r2
 80066fc:	69e2      	ldr	r2, [r4, #28]
 80066fe:	f002 0238 	and.w	r2, r2, #56	@ 0x38
 8006702:	4313      	orrs	r3, r2
 8006704:	6a22      	ldr	r2, [r4, #32]
 8006706:	f002 0280 	and.w	r2, r2, #128	@ 0x80
 800670a:	4313      	orrs	r3, r2
 800670c:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 800670e:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8006712:	6821      	ldr	r1, [r4, #0]
 8006714:	4313      	orrs	r3, r2
 8006716:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8006718:	8b63      	ldrh	r3, [r4, #26]
 800671a:	6822      	ldr	r2, [r4, #0]
 800671c:	f003 0304 	and.w	r3, r3, #4
 8006720:	6053      	str	r3, [r2, #4]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006722:	6822      	ldr	r2, [r4, #0]
 8006724:	69d3      	ldr	r3, [r2, #28]
 8006726:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800672a:	61d3      	str	r3, [r2, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800672c:	2000      	movs	r0, #0
 800672e:	6560      	str	r0, [r4, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8006730:	2301      	movs	r3, #1
 8006732:	f884 3051 	strb.w	r3, [r4, #81]	@ 0x51
}
 8006736:	bd10      	pop	{r4, pc}
    hspi->Lock = HAL_UNLOCKED;
 8006738:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
    HAL_SPI_MspInit(hspi);
 800673c:	4620      	mov	r0, r4
 800673e:	f7fc fa01 	bl	8002b44 <HAL_SPI_MspInit>
 8006742:	e7bc      	b.n	80066be <HAL_SPI_Init+0x2c>
    return HAL_ERROR;
 8006744:	2001      	movs	r0, #1
}
 8006746:	4770      	bx	lr
}
 8006748:	4770      	bx	lr

0800674a <HAL_SPI_DeInit>:
  if (hspi == NULL)
 800674a:	b190      	cbz	r0, 8006772 <HAL_SPI_DeInit+0x28>
{
 800674c:	b510      	push	{r4, lr}
 800674e:	4604      	mov	r4, r0
  hspi->State = HAL_SPI_STATE_BUSY;
 8006750:	2302      	movs	r3, #2
 8006752:	f880 3051 	strb.w	r3, [r0, #81]	@ 0x51
  __HAL_SPI_DISABLE(hspi);
 8006756:	6802      	ldr	r2, [r0, #0]
 8006758:	6813      	ldr	r3, [r2, #0]
 800675a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800675e:	6013      	str	r3, [r2, #0]
  HAL_SPI_MspDeInit(hspi);
 8006760:	f7fc fa2c 	bl	8002bbc <HAL_SPI_MspDeInit>
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006764:	2000      	movs	r0, #0
 8006766:	6560      	str	r0, [r4, #84]	@ 0x54
  hspi->State = HAL_SPI_STATE_RESET;
 8006768:	f884 0051 	strb.w	r0, [r4, #81]	@ 0x51
  __HAL_UNLOCK(hspi);
 800676c:	f884 0050 	strb.w	r0, [r4, #80]	@ 0x50
}
 8006770:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8006772:	2001      	movs	r0, #1
}
 8006774:	4770      	bx	lr

08006776 <HAL_SPI_Transmit>:
{
 8006776:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800677a:	b083      	sub	sp, #12
 800677c:	4604      	mov	r4, r0
 800677e:	4689      	mov	r9, r1
 8006780:	4690      	mov	r8, r2
 8006782:	461d      	mov	r5, r3
  tickstart = HAL_GetTick();
 8006784:	f7fd f812 	bl	80037ac <HAL_GetTick>
  if (hspi->State != HAL_SPI_STATE_READY)
 8006788:	f894 6051 	ldrb.w	r6, [r4, #81]	@ 0x51
 800678c:	b2f6      	uxtb	r6, r6
 800678e:	2e01      	cmp	r6, #1
 8006790:	f040 80cc 	bne.w	800692c <HAL_SPI_Transmit+0x1b6>
 8006794:	4607      	mov	r7, r0
  if ((pData == NULL) || (Size == 0U))
 8006796:	f1b9 0f00 	cmp.w	r9, #0
 800679a:	f000 80c8 	beq.w	800692e <HAL_SPI_Transmit+0x1b8>
 800679e:	f1b8 0f00 	cmp.w	r8, #0
 80067a2:	f000 80c4 	beq.w	800692e <HAL_SPI_Transmit+0x1b8>
  __HAL_LOCK(hspi);
 80067a6:	f894 3050 	ldrb.w	r3, [r4, #80]	@ 0x50
 80067aa:	2b01      	cmp	r3, #1
 80067ac:	f000 80c3 	beq.w	8006936 <HAL_SPI_Transmit+0x1c0>
 80067b0:	2301      	movs	r3, #1
 80067b2:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80067b6:	2303      	movs	r3, #3
 80067b8:	f884 3051 	strb.w	r3, [r4, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80067bc:	2300      	movs	r3, #0
 80067be:	6563      	str	r3, [r4, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80067c0:	f8c4 9030 	str.w	r9, [r4, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 80067c4:	f8a4 8034 	strh.w	r8, [r4, #52]	@ 0x34
  hspi->TxXferCount = Size;
 80067c8:	f8a4 8036 	strh.w	r8, [r4, #54]	@ 0x36
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80067cc:	63a3      	str	r3, [r4, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 80067ce:	87a3      	strh	r3, [r4, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 80067d0:	87e3      	strh	r3, [r4, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 80067d2:	6463      	str	r3, [r4, #68]	@ 0x44
  hspi->RxISR       = NULL;
 80067d4:	6423      	str	r3, [r4, #64]	@ 0x40
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80067d6:	68a3      	ldr	r3, [r4, #8]
 80067d8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80067dc:	d01e      	beq.n	800681c <HAL_SPI_Transmit+0xa6>
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80067de:	6823      	ldr	r3, [r4, #0]
 80067e0:	681a      	ldr	r2, [r3, #0]
 80067e2:	f012 0f40 	tst.w	r2, #64	@ 0x40
 80067e6:	d103      	bne.n	80067f0 <HAL_SPI_Transmit+0x7a>
    __HAL_SPI_ENABLE(hspi);
 80067e8:	681a      	ldr	r2, [r3, #0]
 80067ea:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80067ee:	601a      	str	r2, [r3, #0]
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80067f0:	68e3      	ldr	r3, [r4, #12]
 80067f2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80067f6:	d01c      	beq.n	8006832 <HAL_SPI_Transmit+0xbc>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80067f8:	6863      	ldr	r3, [r4, #4]
 80067fa:	b113      	cbz	r3, 8006802 <HAL_SPI_Transmit+0x8c>
 80067fc:	f1b8 0f01 	cmp.w	r8, #1
 8006800:	d15f      	bne.n	80068c2 <HAL_SPI_Transmit+0x14c>
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8006802:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8006804:	6823      	ldr	r3, [r4, #0]
 8006806:	7812      	ldrb	r2, [r2, #0]
 8006808:	731a      	strb	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800680a:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800680c:	3301      	adds	r3, #1
 800680e:	6323      	str	r3, [r4, #48]	@ 0x30
      hspi->TxXferCount--;
 8006810:	8ee3      	ldrh	r3, [r4, #54]	@ 0x36
 8006812:	b29b      	uxth	r3, r3
 8006814:	3b01      	subs	r3, #1
 8006816:	b29b      	uxth	r3, r3
 8006818:	86e3      	strh	r3, [r4, #54]	@ 0x36
 800681a:	e052      	b.n	80068c2 <HAL_SPI_Transmit+0x14c>
    __HAL_SPI_DISABLE(hspi);
 800681c:	6822      	ldr	r2, [r4, #0]
 800681e:	6813      	ldr	r3, [r2, #0]
 8006820:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006824:	6013      	str	r3, [r2, #0]
    SPI_1LINE_TX(hspi);
 8006826:	6822      	ldr	r2, [r4, #0]
 8006828:	6813      	ldr	r3, [r2, #0]
 800682a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800682e:	6013      	str	r3, [r2, #0]
 8006830:	e7d5      	b.n	80067de <HAL_SPI_Transmit+0x68>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006832:	6863      	ldr	r3, [r4, #4]
 8006834:	b113      	cbz	r3, 800683c <HAL_SPI_Transmit+0xc6>
 8006836:	f1b8 0f01 	cmp.w	r8, #1
 800683a:	d115      	bne.n	8006868 <HAL_SPI_Transmit+0xf2>
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800683c:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 800683e:	6823      	ldr	r3, [r4, #0]
 8006840:	8812      	ldrh	r2, [r2, #0]
 8006842:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006844:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8006846:	3302      	adds	r3, #2
 8006848:	6323      	str	r3, [r4, #48]	@ 0x30
      hspi->TxXferCount--;
 800684a:	8ee3      	ldrh	r3, [r4, #54]	@ 0x36
 800684c:	b29b      	uxth	r3, r3
 800684e:	3b01      	subs	r3, #1
 8006850:	b29b      	uxth	r3, r3
 8006852:	86e3      	strh	r3, [r4, #54]	@ 0x36
 8006854:	e008      	b.n	8006868 <HAL_SPI_Transmit+0xf2>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006856:	f7fc ffa9 	bl	80037ac <HAL_GetTick>
 800685a:	1bc0      	subs	r0, r0, r7
 800685c:	42a8      	cmp	r0, r5
 800685e:	d302      	bcc.n	8006866 <HAL_SPI_Transmit+0xf0>
 8006860:	f1b5 3fff 	cmp.w	r5, #4294967295
 8006864:	d115      	bne.n	8006892 <HAL_SPI_Transmit+0x11c>
 8006866:	b1a5      	cbz	r5, 8006892 <HAL_SPI_Transmit+0x11c>
    while (hspi->TxXferCount > 0U)
 8006868:	8ee3      	ldrh	r3, [r4, #54]	@ 0x36
 800686a:	b29b      	uxth	r3, r3
 800686c:	2b00      	cmp	r3, #0
 800686e:	d042      	beq.n	80068f6 <HAL_SPI_Transmit+0x180>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006870:	6823      	ldr	r3, [r4, #0]
 8006872:	689a      	ldr	r2, [r3, #8]
 8006874:	f012 0f02 	tst.w	r2, #2
 8006878:	d0ed      	beq.n	8006856 <HAL_SPI_Transmit+0xe0>
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800687a:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 800687c:	8812      	ldrh	r2, [r2, #0]
 800687e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006880:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8006882:	3302      	adds	r3, #2
 8006884:	6323      	str	r3, [r4, #48]	@ 0x30
        hspi->TxXferCount--;
 8006886:	8ee3      	ldrh	r3, [r4, #54]	@ 0x36
 8006888:	b29b      	uxth	r3, r3
 800688a:	3b01      	subs	r3, #1
 800688c:	b29b      	uxth	r3, r3
 800688e:	86e3      	strh	r3, [r4, #54]	@ 0x36
 8006890:	e7ea      	b.n	8006868 <HAL_SPI_Transmit+0xf2>
          hspi->State = HAL_SPI_STATE_READY;
 8006892:	2301      	movs	r3, #1
 8006894:	f884 3051 	strb.w	r3, [r4, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8006898:	2300      	movs	r3, #0
 800689a:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
          return HAL_TIMEOUT;
 800689e:	2603      	movs	r6, #3
 80068a0:	e045      	b.n	800692e <HAL_SPI_Transmit+0x1b8>
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80068a2:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 80068a4:	7812      	ldrb	r2, [r2, #0]
 80068a6:	731a      	strb	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80068a8:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80068aa:	3301      	adds	r3, #1
 80068ac:	6323      	str	r3, [r4, #48]	@ 0x30
        hspi->TxXferCount--;
 80068ae:	f8b4 c036 	ldrh.w	ip, [r4, #54]	@ 0x36
 80068b2:	fa1f fc8c 	uxth.w	ip, ip
 80068b6:	f10c 3cff 	add.w	ip, ip, #4294967295
 80068ba:	fa1f fc8c 	uxth.w	ip, ip
 80068be:	f8a4 c036 	strh.w	ip, [r4, #54]	@ 0x36
    while (hspi->TxXferCount > 0U)
 80068c2:	8ee3      	ldrh	r3, [r4, #54]	@ 0x36
 80068c4:	b29b      	uxth	r3, r3
 80068c6:	b1b3      	cbz	r3, 80068f6 <HAL_SPI_Transmit+0x180>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80068c8:	6823      	ldr	r3, [r4, #0]
 80068ca:	689a      	ldr	r2, [r3, #8]
 80068cc:	f012 0f02 	tst.w	r2, #2
 80068d0:	d1e7      	bne.n	80068a2 <HAL_SPI_Transmit+0x12c>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80068d2:	f7fc ff6b 	bl	80037ac <HAL_GetTick>
 80068d6:	1bc0      	subs	r0, r0, r7
 80068d8:	42a8      	cmp	r0, r5
 80068da:	d302      	bcc.n	80068e2 <HAL_SPI_Transmit+0x16c>
 80068dc:	f1b5 3fff 	cmp.w	r5, #4294967295
 80068e0:	d101      	bne.n	80068e6 <HAL_SPI_Transmit+0x170>
 80068e2:	2d00      	cmp	r5, #0
 80068e4:	d1ed      	bne.n	80068c2 <HAL_SPI_Transmit+0x14c>
          hspi->State = HAL_SPI_STATE_READY;
 80068e6:	2301      	movs	r3, #1
 80068e8:	f884 3051 	strb.w	r3, [r4, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80068ec:	2300      	movs	r3, #0
 80068ee:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
          return HAL_TIMEOUT;
 80068f2:	2603      	movs	r6, #3
 80068f4:	e01b      	b.n	800692e <HAL_SPI_Transmit+0x1b8>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80068f6:	463a      	mov	r2, r7
 80068f8:	4629      	mov	r1, r5
 80068fa:	4620      	mov	r0, r4
 80068fc:	f7ff fe6c 	bl	80065d8 <SPI_EndRxTxTransaction>
 8006900:	b108      	cbz	r0, 8006906 <HAL_SPI_Transmit+0x190>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006902:	2320      	movs	r3, #32
 8006904:	6563      	str	r3, [r4, #84]	@ 0x54
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006906:	68a3      	ldr	r3, [r4, #8]
 8006908:	b933      	cbnz	r3, 8006918 <HAL_SPI_Transmit+0x1a2>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800690a:	9301      	str	r3, [sp, #4]
 800690c:	6823      	ldr	r3, [r4, #0]
 800690e:	68da      	ldr	r2, [r3, #12]
 8006910:	9201      	str	r2, [sp, #4]
 8006912:	689b      	ldr	r3, [r3, #8]
 8006914:	9301      	str	r3, [sp, #4]
 8006916:	9b01      	ldr	r3, [sp, #4]
  hspi->State = HAL_SPI_STATE_READY;
 8006918:	2301      	movs	r3, #1
 800691a:	f884 3051 	strb.w	r3, [r4, #81]	@ 0x51
  __HAL_UNLOCK(hspi);
 800691e:	2300      	movs	r3, #0
 8006920:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006924:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8006926:	b913      	cbnz	r3, 800692e <HAL_SPI_Transmit+0x1b8>
    return HAL_OK;
 8006928:	2600      	movs	r6, #0
 800692a:	e000      	b.n	800692e <HAL_SPI_Transmit+0x1b8>
    return HAL_BUSY;
 800692c:	2602      	movs	r6, #2
}
 800692e:	4630      	mov	r0, r6
 8006930:	b003      	add	sp, #12
 8006932:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  __HAL_LOCK(hspi);
 8006936:	2602      	movs	r6, #2
 8006938:	e7f9      	b.n	800692e <HAL_SPI_Transmit+0x1b8>

0800693a <HAL_SPI_TransmitReceive>:
{
 800693a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800693e:	b083      	sub	sp, #12
 8006940:	4604      	mov	r4, r0
 8006942:	4688      	mov	r8, r1
 8006944:	4691      	mov	r9, r2
 8006946:	461f      	mov	r7, r3
 8006948:	9d0a      	ldr	r5, [sp, #40]	@ 0x28
  tickstart = HAL_GetTick();
 800694a:	f7fc ff2f 	bl	80037ac <HAL_GetTick>
 800694e:	4606      	mov	r6, r0
  tmp_state           = hspi->State;
 8006950:	f894 3051 	ldrb.w	r3, [r4, #81]	@ 0x51
 8006954:	b2db      	uxtb	r3, r3
  tmp_mode            = hspi->Init.Mode;
 8006956:	6862      	ldr	r2, [r4, #4]
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8006958:	2b01      	cmp	r3, #1
 800695a:	d00a      	beq.n	8006972 <HAL_SPI_TransmitReceive+0x38>
 800695c:	f5b2 7f82 	cmp.w	r2, #260	@ 0x104
 8006960:	f040 8105 	bne.w	8006b6e <HAL_SPI_TransmitReceive+0x234>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8006964:	68a2      	ldr	r2, [r4, #8]
 8006966:	2a00      	cmp	r2, #0
 8006968:	f040 8105 	bne.w	8006b76 <HAL_SPI_TransmitReceive+0x23c>
 800696c:	2b04      	cmp	r3, #4
 800696e:	f040 8104 	bne.w	8006b7a <HAL_SPI_TransmitReceive+0x240>
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8006972:	f1b8 0f00 	cmp.w	r8, #0
 8006976:	f000 8102 	beq.w	8006b7e <HAL_SPI_TransmitReceive+0x244>
 800697a:	f1b9 0f00 	cmp.w	r9, #0
 800697e:	f000 8100 	beq.w	8006b82 <HAL_SPI_TransmitReceive+0x248>
 8006982:	2f00      	cmp	r7, #0
 8006984:	f000 80ff 	beq.w	8006b86 <HAL_SPI_TransmitReceive+0x24c>
  __HAL_LOCK(hspi);
 8006988:	f894 3050 	ldrb.w	r3, [r4, #80]	@ 0x50
 800698c:	2b01      	cmp	r3, #1
 800698e:	f000 80fc 	beq.w	8006b8a <HAL_SPI_TransmitReceive+0x250>
 8006992:	2301      	movs	r3, #1
 8006994:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8006998:	f894 3051 	ldrb.w	r3, [r4, #81]	@ 0x51
 800699c:	b2db      	uxtb	r3, r3
 800699e:	2b04      	cmp	r3, #4
 80069a0:	d002      	beq.n	80069a8 <HAL_SPI_TransmitReceive+0x6e>
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80069a2:	2305      	movs	r3, #5
 80069a4:	f884 3051 	strb.w	r3, [r4, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80069a8:	2300      	movs	r3, #0
 80069aa:	6563      	str	r3, [r4, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80069ac:	f8c4 9038 	str.w	r9, [r4, #56]	@ 0x38
  hspi->RxXferCount = Size;
 80069b0:	87e7      	strh	r7, [r4, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 80069b2:	87a7      	strh	r7, [r4, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 80069b4:	f8c4 8030 	str.w	r8, [r4, #48]	@ 0x30
  hspi->TxXferCount = Size;
 80069b8:	86e7      	strh	r7, [r4, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 80069ba:	86a7      	strh	r7, [r4, #52]	@ 0x34
  hspi->RxISR       = NULL;
 80069bc:	6423      	str	r3, [r4, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80069be:	6463      	str	r3, [r4, #68]	@ 0x44
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80069c0:	6823      	ldr	r3, [r4, #0]
 80069c2:	681a      	ldr	r2, [r3, #0]
 80069c4:	f012 0f40 	tst.w	r2, #64	@ 0x40
 80069c8:	d103      	bne.n	80069d2 <HAL_SPI_TransmitReceive+0x98>
    __HAL_SPI_ENABLE(hspi);
 80069ca:	681a      	ldr	r2, [r3, #0]
 80069cc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80069d0:	601a      	str	r2, [r3, #0]
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80069d2:	68e3      	ldr	r3, [r4, #12]
 80069d4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80069d8:	d011      	beq.n	80069fe <HAL_SPI_TransmitReceive+0xc4>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80069da:	6863      	ldr	r3, [r4, #4]
 80069dc:	b10b      	cbz	r3, 80069e2 <HAL_SPI_TransmitReceive+0xa8>
 80069de:	2f01      	cmp	r7, #1
 80069e0:	d10b      	bne.n	80069fa <HAL_SPI_TransmitReceive+0xc0>
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80069e2:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 80069e4:	6823      	ldr	r3, [r4, #0]
 80069e6:	7812      	ldrb	r2, [r2, #0]
 80069e8:	731a      	strb	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80069ea:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80069ec:	3301      	adds	r3, #1
 80069ee:	6323      	str	r3, [r4, #48]	@ 0x30
      hspi->TxXferCount--;
 80069f0:	8ee3      	ldrh	r3, [r4, #54]	@ 0x36
 80069f2:	b29b      	uxth	r3, r3
 80069f4:	3b01      	subs	r3, #1
 80069f6:	b29b      	uxth	r3, r3
 80069f8:	86e3      	strh	r3, [r4, #54]	@ 0x36
        txallowed = 1U;
 80069fa:	2701      	movs	r7, #1
 80069fc:	e071      	b.n	8006ae2 <HAL_SPI_TransmitReceive+0x1a8>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80069fe:	6863      	ldr	r3, [r4, #4]
 8006a00:	b10b      	cbz	r3, 8006a06 <HAL_SPI_TransmitReceive+0xcc>
 8006a02:	2f01      	cmp	r7, #1
 8006a04:	d10b      	bne.n	8006a1e <HAL_SPI_TransmitReceive+0xe4>
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006a06:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8006a08:	6823      	ldr	r3, [r4, #0]
 8006a0a:	8812      	ldrh	r2, [r2, #0]
 8006a0c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006a0e:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8006a10:	3302      	adds	r3, #2
 8006a12:	6323      	str	r3, [r4, #48]	@ 0x30
      hspi->TxXferCount--;
 8006a14:	8ee3      	ldrh	r3, [r4, #54]	@ 0x36
 8006a16:	b29b      	uxth	r3, r3
 8006a18:	3b01      	subs	r3, #1
 8006a1a:	b29b      	uxth	r3, r3
 8006a1c:	86e3      	strh	r3, [r4, #54]	@ 0x36
        txallowed = 1U;
 8006a1e:	2701      	movs	r7, #1
 8006a20:	e01b      	b.n	8006a5a <HAL_SPI_TransmitReceive+0x120>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006a22:	6823      	ldr	r3, [r4, #0]
 8006a24:	689a      	ldr	r2, [r3, #8]
 8006a26:	f012 0f01 	tst.w	r2, #1
 8006a2a:	d00e      	beq.n	8006a4a <HAL_SPI_TransmitReceive+0x110>
 8006a2c:	8fe2      	ldrh	r2, [r4, #62]	@ 0x3e
 8006a2e:	b292      	uxth	r2, r2
 8006a30:	b15a      	cbz	r2, 8006a4a <HAL_SPI_TransmitReceive+0x110>
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006a32:	68da      	ldr	r2, [r3, #12]
 8006a34:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8006a36:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006a38:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8006a3a:	3302      	adds	r3, #2
 8006a3c:	63a3      	str	r3, [r4, #56]	@ 0x38
        hspi->RxXferCount--;
 8006a3e:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8006a40:	b29b      	uxth	r3, r3
 8006a42:	3b01      	subs	r3, #1
 8006a44:	b29b      	uxth	r3, r3
 8006a46:	87e3      	strh	r3, [r4, #62]	@ 0x3e
        txallowed = 1U;
 8006a48:	2701      	movs	r7, #1
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8006a4a:	f7fc feaf 	bl	80037ac <HAL_GetTick>
 8006a4e:	1b80      	subs	r0, r0, r6
 8006a50:	42a8      	cmp	r0, r5
 8006a52:	d302      	bcc.n	8006a5a <HAL_SPI_TransmitReceive+0x120>
 8006a54:	f1b5 3fff 	cmp.w	r5, #4294967295
 8006a58:	d11e      	bne.n	8006a98 <HAL_SPI_TransmitReceive+0x15e>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006a5a:	8ee3      	ldrh	r3, [r4, #54]	@ 0x36
 8006a5c:	b29b      	uxth	r3, r3
 8006a5e:	b91b      	cbnz	r3, 8006a68 <HAL_SPI_TransmitReceive+0x12e>
 8006a60:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8006a62:	b29b      	uxth	r3, r3
 8006a64:	2b00      	cmp	r3, #0
 8006a66:	d062      	beq.n	8006b2e <HAL_SPI_TransmitReceive+0x1f4>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006a68:	6823      	ldr	r3, [r4, #0]
 8006a6a:	689a      	ldr	r2, [r3, #8]
 8006a6c:	f012 0f02 	tst.w	r2, #2
 8006a70:	d0d7      	beq.n	8006a22 <HAL_SPI_TransmitReceive+0xe8>
 8006a72:	8ee2      	ldrh	r2, [r4, #54]	@ 0x36
 8006a74:	b292      	uxth	r2, r2
 8006a76:	2a00      	cmp	r2, #0
 8006a78:	d0d3      	beq.n	8006a22 <HAL_SPI_TransmitReceive+0xe8>
 8006a7a:	2f00      	cmp	r7, #0
 8006a7c:	d0d1      	beq.n	8006a22 <HAL_SPI_TransmitReceive+0xe8>
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006a7e:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8006a80:	8812      	ldrh	r2, [r2, #0]
 8006a82:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006a84:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8006a86:	3302      	adds	r3, #2
 8006a88:	6323      	str	r3, [r4, #48]	@ 0x30
        hspi->TxXferCount--;
 8006a8a:	8ee3      	ldrh	r3, [r4, #54]	@ 0x36
 8006a8c:	b29b      	uxth	r3, r3
 8006a8e:	3b01      	subs	r3, #1
 8006a90:	b29b      	uxth	r3, r3
 8006a92:	86e3      	strh	r3, [r4, #54]	@ 0x36
        txallowed = 0U;
 8006a94:	2700      	movs	r7, #0
 8006a96:	e7c4      	b.n	8006a22 <HAL_SPI_TransmitReceive+0xe8>
        hspi->State = HAL_SPI_STATE_READY;
 8006a98:	2301      	movs	r3, #1
 8006a9a:	f884 3051 	strb.w	r3, [r4, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8006a9e:	2300      	movs	r3, #0
 8006aa0:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
        return HAL_TIMEOUT;
 8006aa4:	2003      	movs	r0, #3
 8006aa6:	e063      	b.n	8006b70 <HAL_SPI_TransmitReceive+0x236>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006aa8:	6823      	ldr	r3, [r4, #0]
 8006aaa:	689a      	ldr	r2, [r3, #8]
 8006aac:	f012 0f01 	tst.w	r2, #1
 8006ab0:	d00e      	beq.n	8006ad0 <HAL_SPI_TransmitReceive+0x196>
 8006ab2:	8fe2      	ldrh	r2, [r4, #62]	@ 0x3e
 8006ab4:	b292      	uxth	r2, r2
 8006ab6:	b15a      	cbz	r2, 8006ad0 <HAL_SPI_TransmitReceive+0x196>
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8006ab8:	68da      	ldr	r2, [r3, #12]
 8006aba:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8006abc:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8006abe:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8006ac0:	3301      	adds	r3, #1
 8006ac2:	63a3      	str	r3, [r4, #56]	@ 0x38
        hspi->RxXferCount--;
 8006ac4:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8006ac6:	b29b      	uxth	r3, r3
 8006ac8:	3b01      	subs	r3, #1
 8006aca:	b29b      	uxth	r3, r3
 8006acc:	87e3      	strh	r3, [r4, #62]	@ 0x3e
        txallowed = 1U;
 8006ace:	2701      	movs	r7, #1
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8006ad0:	f7fc fe6c 	bl	80037ac <HAL_GetTick>
 8006ad4:	1b83      	subs	r3, r0, r6
 8006ad6:	42ab      	cmp	r3, r5
 8006ad8:	d302      	bcc.n	8006ae0 <HAL_SPI_TransmitReceive+0x1a6>
 8006ada:	f1b5 3fff 	cmp.w	r5, #4294967295
 8006ade:	d11e      	bne.n	8006b1e <HAL_SPI_TransmitReceive+0x1e4>
 8006ae0:	b1ed      	cbz	r5, 8006b1e <HAL_SPI_TransmitReceive+0x1e4>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006ae2:	8ee3      	ldrh	r3, [r4, #54]	@ 0x36
 8006ae4:	b29b      	uxth	r3, r3
 8006ae6:	b913      	cbnz	r3, 8006aee <HAL_SPI_TransmitReceive+0x1b4>
 8006ae8:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8006aea:	b29b      	uxth	r3, r3
 8006aec:	b1fb      	cbz	r3, 8006b2e <HAL_SPI_TransmitReceive+0x1f4>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006aee:	6823      	ldr	r3, [r4, #0]
 8006af0:	689a      	ldr	r2, [r3, #8]
 8006af2:	f012 0f02 	tst.w	r2, #2
 8006af6:	d0d7      	beq.n	8006aa8 <HAL_SPI_TransmitReceive+0x16e>
 8006af8:	8ee2      	ldrh	r2, [r4, #54]	@ 0x36
 8006afa:	b292      	uxth	r2, r2
 8006afc:	2a00      	cmp	r2, #0
 8006afe:	d0d3      	beq.n	8006aa8 <HAL_SPI_TransmitReceive+0x16e>
 8006b00:	2f00      	cmp	r7, #0
 8006b02:	d0d1      	beq.n	8006aa8 <HAL_SPI_TransmitReceive+0x16e>
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8006b04:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8006b06:	7812      	ldrb	r2, [r2, #0]
 8006b08:	731a      	strb	r2, [r3, #12]
        hspi->pTxBuffPtr++;
 8006b0a:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8006b0c:	3301      	adds	r3, #1
 8006b0e:	6323      	str	r3, [r4, #48]	@ 0x30
        hspi->TxXferCount--;
 8006b10:	8ee3      	ldrh	r3, [r4, #54]	@ 0x36
 8006b12:	b29b      	uxth	r3, r3
 8006b14:	3b01      	subs	r3, #1
 8006b16:	b29b      	uxth	r3, r3
 8006b18:	86e3      	strh	r3, [r4, #54]	@ 0x36
        txallowed = 0U;
 8006b1a:	2700      	movs	r7, #0
 8006b1c:	e7c4      	b.n	8006aa8 <HAL_SPI_TransmitReceive+0x16e>
        hspi->State = HAL_SPI_STATE_READY;
 8006b1e:	2301      	movs	r3, #1
 8006b20:	f884 3051 	strb.w	r3, [r4, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8006b24:	2300      	movs	r3, #0
 8006b26:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
        return HAL_TIMEOUT;
 8006b2a:	2003      	movs	r0, #3
 8006b2c:	e020      	b.n	8006b70 <HAL_SPI_TransmitReceive+0x236>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006b2e:	4632      	mov	r2, r6
 8006b30:	4629      	mov	r1, r5
 8006b32:	4620      	mov	r0, r4
 8006b34:	f7ff fd50 	bl	80065d8 <SPI_EndRxTxTransaction>
 8006b38:	b990      	cbnz	r0, 8006b60 <HAL_SPI_TransmitReceive+0x226>
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006b3a:	68a3      	ldr	r3, [r4, #8]
 8006b3c:	b933      	cbnz	r3, 8006b4c <HAL_SPI_TransmitReceive+0x212>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006b3e:	9301      	str	r3, [sp, #4]
 8006b40:	6823      	ldr	r3, [r4, #0]
 8006b42:	68da      	ldr	r2, [r3, #12]
 8006b44:	9201      	str	r2, [sp, #4]
 8006b46:	689b      	ldr	r3, [r3, #8]
 8006b48:	9301      	str	r3, [sp, #4]
 8006b4a:	9b01      	ldr	r3, [sp, #4]
  hspi->State = HAL_SPI_STATE_READY;
 8006b4c:	2301      	movs	r3, #1
 8006b4e:	f884 3051 	strb.w	r3, [r4, #81]	@ 0x51
  __HAL_UNLOCK(hspi);
 8006b52:	2300      	movs	r3, #0
 8006b54:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006b58:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8006b5a:	b14b      	cbz	r3, 8006b70 <HAL_SPI_TransmitReceive+0x236>
    return HAL_ERROR;
 8006b5c:	2001      	movs	r0, #1
 8006b5e:	e007      	b.n	8006b70 <HAL_SPI_TransmitReceive+0x236>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006b60:	2320      	movs	r3, #32
 8006b62:	6563      	str	r3, [r4, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8006b64:	2300      	movs	r3, #0
 8006b66:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
    return HAL_ERROR;
 8006b6a:	2001      	movs	r0, #1
 8006b6c:	e000      	b.n	8006b70 <HAL_SPI_TransmitReceive+0x236>
    return HAL_BUSY;
 8006b6e:	2002      	movs	r0, #2
}
 8006b70:	b003      	add	sp, #12
 8006b72:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    return HAL_BUSY;
 8006b76:	2002      	movs	r0, #2
 8006b78:	e7fa      	b.n	8006b70 <HAL_SPI_TransmitReceive+0x236>
 8006b7a:	2002      	movs	r0, #2
 8006b7c:	e7f8      	b.n	8006b70 <HAL_SPI_TransmitReceive+0x236>
    return HAL_ERROR;
 8006b7e:	2001      	movs	r0, #1
 8006b80:	e7f6      	b.n	8006b70 <HAL_SPI_TransmitReceive+0x236>
 8006b82:	2001      	movs	r0, #1
 8006b84:	e7f4      	b.n	8006b70 <HAL_SPI_TransmitReceive+0x236>
 8006b86:	2001      	movs	r0, #1
 8006b88:	e7f2      	b.n	8006b70 <HAL_SPI_TransmitReceive+0x236>
  __HAL_LOCK(hspi);
 8006b8a:	2002      	movs	r0, #2
 8006b8c:	e7f0      	b.n	8006b70 <HAL_SPI_TransmitReceive+0x236>

08006b8e <HAL_SPI_Receive>:
{
 8006b8e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006b92:	b083      	sub	sp, #12
  if (hspi->State != HAL_SPI_STATE_READY)
 8006b94:	f890 6051 	ldrb.w	r6, [r0, #81]	@ 0x51
 8006b98:	b2f6      	uxtb	r6, r6
 8006b9a:	2e01      	cmp	r6, #1
 8006b9c:	f040 80b4 	bne.w	8006d08 <HAL_SPI_Receive+0x17a>
 8006ba0:	4604      	mov	r4, r0
 8006ba2:	4689      	mov	r9, r1
 8006ba4:	4690      	mov	r8, r2
 8006ba6:	461d      	mov	r5, r3
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8006ba8:	6843      	ldr	r3, [r0, #4]
 8006baa:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006bae:	d101      	bne.n	8006bb4 <HAL_SPI_Receive+0x26>
 8006bb0:	6883      	ldr	r3, [r0, #8]
 8006bb2:	b393      	cbz	r3, 8006c1a <HAL_SPI_Receive+0x8c>
  tickstart = HAL_GetTick();
 8006bb4:	f7fc fdfa 	bl	80037ac <HAL_GetTick>
 8006bb8:	4607      	mov	r7, r0
  if ((pData == NULL) || (Size == 0U))
 8006bba:	f1b9 0f00 	cmp.w	r9, #0
 8006bbe:	f000 80a4 	beq.w	8006d0a <HAL_SPI_Receive+0x17c>
 8006bc2:	f1b8 0f00 	cmp.w	r8, #0
 8006bc6:	f000 80a0 	beq.w	8006d0a <HAL_SPI_Receive+0x17c>
  __HAL_LOCK(hspi);
 8006bca:	f894 3050 	ldrb.w	r3, [r4, #80]	@ 0x50
 8006bce:	2b01      	cmp	r3, #1
 8006bd0:	f000 809f 	beq.w	8006d12 <HAL_SPI_Receive+0x184>
 8006bd4:	2301      	movs	r3, #1
 8006bd6:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8006bda:	2304      	movs	r3, #4
 8006bdc:	f884 3051 	strb.w	r3, [r4, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006be0:	2300      	movs	r3, #0
 8006be2:	6563      	str	r3, [r4, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8006be4:	f8c4 9038 	str.w	r9, [r4, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8006be8:	f8a4 803c 	strh.w	r8, [r4, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8006bec:	f8a4 803e 	strh.w	r8, [r4, #62]	@ 0x3e
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8006bf0:	6323      	str	r3, [r4, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 8006bf2:	86a3      	strh	r3, [r4, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 8006bf4:	86e3      	strh	r3, [r4, #54]	@ 0x36
  hspi->RxISR       = NULL;
 8006bf6:	6423      	str	r3, [r4, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8006bf8:	6463      	str	r3, [r4, #68]	@ 0x44
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006bfa:	68a3      	ldr	r3, [r4, #8]
 8006bfc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006c00:	d015      	beq.n	8006c2e <HAL_SPI_Receive+0xa0>
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006c02:	6823      	ldr	r3, [r4, #0]
 8006c04:	681a      	ldr	r2, [r3, #0]
 8006c06:	f012 0f40 	tst.w	r2, #64	@ 0x40
 8006c0a:	d103      	bne.n	8006c14 <HAL_SPI_Receive+0x86>
    __HAL_SPI_ENABLE(hspi);
 8006c0c:	681a      	ldr	r2, [r3, #0]
 8006c0e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006c12:	601a      	str	r2, [r3, #0]
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8006c14:	68e3      	ldr	r3, [r4, #12]
 8006c16:	b1f3      	cbz	r3, 8006c56 <HAL_SPI_Receive+0xc8>
 8006c18:	e043      	b.n	8006ca2 <HAL_SPI_Receive+0x114>
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8006c1a:	2304      	movs	r3, #4
 8006c1c:	f880 3051 	strb.w	r3, [r0, #81]	@ 0x51
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8006c20:	9500      	str	r5, [sp, #0]
 8006c22:	4613      	mov	r3, r2
 8006c24:	460a      	mov	r2, r1
 8006c26:	f7ff fe88 	bl	800693a <HAL_SPI_TransmitReceive>
 8006c2a:	4606      	mov	r6, r0
 8006c2c:	e06d      	b.n	8006d0a <HAL_SPI_Receive+0x17c>
    __HAL_SPI_DISABLE(hspi);
 8006c2e:	6822      	ldr	r2, [r4, #0]
 8006c30:	6813      	ldr	r3, [r2, #0]
 8006c32:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006c36:	6013      	str	r3, [r2, #0]
    SPI_1LINE_RX(hspi);
 8006c38:	6822      	ldr	r2, [r4, #0]
 8006c3a:	6813      	ldr	r3, [r2, #0]
 8006c3c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006c40:	6013      	str	r3, [r2, #0]
 8006c42:	e7de      	b.n	8006c02 <HAL_SPI_Receive+0x74>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006c44:	f7fc fdb2 	bl	80037ac <HAL_GetTick>
 8006c48:	1bc0      	subs	r0, r0, r7
 8006c4a:	42a8      	cmp	r0, r5
 8006c4c:	d302      	bcc.n	8006c54 <HAL_SPI_Receive+0xc6>
 8006c4e:	f1b5 3fff 	cmp.w	r5, #4294967295
 8006c52:	d115      	bne.n	8006c80 <HAL_SPI_Receive+0xf2>
 8006c54:	b1a5      	cbz	r5, 8006c80 <HAL_SPI_Receive+0xf2>
    while (hspi->RxXferCount > 0U)
 8006c56:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8006c58:	b29b      	uxth	r3, r3
 8006c5a:	2b00      	cmp	r3, #0
 8006c5c:	d042      	beq.n	8006ce4 <HAL_SPI_Receive+0x156>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8006c5e:	6823      	ldr	r3, [r4, #0]
 8006c60:	689a      	ldr	r2, [r3, #8]
 8006c62:	f012 0f01 	tst.w	r2, #1
 8006c66:	d0ed      	beq.n	8006c44 <HAL_SPI_Receive+0xb6>
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8006c68:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8006c6a:	7b1b      	ldrb	r3, [r3, #12]
 8006c6c:	7013      	strb	r3, [r2, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8006c6e:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8006c70:	3301      	adds	r3, #1
 8006c72:	63a3      	str	r3, [r4, #56]	@ 0x38
        hspi->RxXferCount--;
 8006c74:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8006c76:	b29b      	uxth	r3, r3
 8006c78:	3b01      	subs	r3, #1
 8006c7a:	b29b      	uxth	r3, r3
 8006c7c:	87e3      	strh	r3, [r4, #62]	@ 0x3e
 8006c7e:	e7ea      	b.n	8006c56 <HAL_SPI_Receive+0xc8>
          hspi->State = HAL_SPI_STATE_READY;
 8006c80:	2301      	movs	r3, #1
 8006c82:	f884 3051 	strb.w	r3, [r4, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8006c86:	2300      	movs	r3, #0
 8006c88:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
          return HAL_TIMEOUT;
 8006c8c:	2603      	movs	r6, #3
 8006c8e:	e03c      	b.n	8006d0a <HAL_SPI_Receive+0x17c>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006c90:	f7fc fd8c 	bl	80037ac <HAL_GetTick>
 8006c94:	1bc0      	subs	r0, r0, r7
 8006c96:	42a8      	cmp	r0, r5
 8006c98:	d302      	bcc.n	8006ca0 <HAL_SPI_Receive+0x112>
 8006c9a:	f1b5 3fff 	cmp.w	r5, #4294967295
 8006c9e:	d119      	bne.n	8006cd4 <HAL_SPI_Receive+0x146>
 8006ca0:	b1c5      	cbz	r5, 8006cd4 <HAL_SPI_Receive+0x146>
    while (hspi->RxXferCount > 0U)
 8006ca2:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8006ca4:	b29b      	uxth	r3, r3
 8006ca6:	b1eb      	cbz	r3, 8006ce4 <HAL_SPI_Receive+0x156>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8006ca8:	6823      	ldr	r3, [r4, #0]
 8006caa:	689a      	ldr	r2, [r3, #8]
 8006cac:	f012 0f01 	tst.w	r2, #1
 8006cb0:	d0ee      	beq.n	8006c90 <HAL_SPI_Receive+0x102>
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006cb2:	68da      	ldr	r2, [r3, #12]
 8006cb4:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8006cb6:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006cb8:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8006cba:	3302      	adds	r3, #2
 8006cbc:	63a3      	str	r3, [r4, #56]	@ 0x38
        hspi->RxXferCount--;
 8006cbe:	f8b4 c03e 	ldrh.w	ip, [r4, #62]	@ 0x3e
 8006cc2:	fa1f fc8c 	uxth.w	ip, ip
 8006cc6:	f10c 3cff 	add.w	ip, ip, #4294967295
 8006cca:	fa1f fc8c 	uxth.w	ip, ip
 8006cce:	f8a4 c03e 	strh.w	ip, [r4, #62]	@ 0x3e
 8006cd2:	e7e6      	b.n	8006ca2 <HAL_SPI_Receive+0x114>
          hspi->State = HAL_SPI_STATE_READY;
 8006cd4:	2301      	movs	r3, #1
 8006cd6:	f884 3051 	strb.w	r3, [r4, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8006cda:	2300      	movs	r3, #0
 8006cdc:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
          return HAL_TIMEOUT;
 8006ce0:	2603      	movs	r6, #3
 8006ce2:	e012      	b.n	8006d0a <HAL_SPI_Receive+0x17c>
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006ce4:	463a      	mov	r2, r7
 8006ce6:	4629      	mov	r1, r5
 8006ce8:	4620      	mov	r0, r4
 8006cea:	f7ff fc97 	bl	800661c <SPI_EndRxTransaction>
 8006cee:	b108      	cbz	r0, 8006cf4 <HAL_SPI_Receive+0x166>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006cf0:	2320      	movs	r3, #32
 8006cf2:	6563      	str	r3, [r4, #84]	@ 0x54
  hspi->State = HAL_SPI_STATE_READY;
 8006cf4:	2301      	movs	r3, #1
 8006cf6:	f884 3051 	strb.w	r3, [r4, #81]	@ 0x51
  __HAL_UNLOCK(hspi);
 8006cfa:	2300      	movs	r3, #0
 8006cfc:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006d00:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8006d02:	b913      	cbnz	r3, 8006d0a <HAL_SPI_Receive+0x17c>
    return HAL_OK;
 8006d04:	2600      	movs	r6, #0
 8006d06:	e000      	b.n	8006d0a <HAL_SPI_Receive+0x17c>
    return HAL_BUSY;
 8006d08:	2602      	movs	r6, #2
}
 8006d0a:	4630      	mov	r0, r6
 8006d0c:	b003      	add	sp, #12
 8006d0e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  __HAL_LOCK(hspi);
 8006d12:	2602      	movs	r6, #2
 8006d14:	e7f9      	b.n	8006d0a <HAL_SPI_Receive+0x17c>
	...

08006d18 <HAL_SPI_Transmit_IT>:
  if ((pData == NULL) || (Size == 0U))
 8006d18:	2900      	cmp	r1, #0
 8006d1a:	d044      	beq.n	8006da6 <HAL_SPI_Transmit_IT+0x8e>
{
 8006d1c:	b410      	push	{r4}
  if ((pData == NULL) || (Size == 0U))
 8006d1e:	2a00      	cmp	r2, #0
 8006d20:	d043      	beq.n	8006daa <HAL_SPI_Transmit_IT+0x92>
  if (hspi->State != HAL_SPI_STATE_READY)
 8006d22:	f890 3051 	ldrb.w	r3, [r0, #81]	@ 0x51
 8006d26:	b2db      	uxtb	r3, r3
 8006d28:	2b01      	cmp	r3, #1
 8006d2a:	d140      	bne.n	8006dae <HAL_SPI_Transmit_IT+0x96>
  __HAL_LOCK(hspi);
 8006d2c:	f890 3050 	ldrb.w	r3, [r0, #80]	@ 0x50
 8006d30:	2b01      	cmp	r3, #1
 8006d32:	d03e      	beq.n	8006db2 <HAL_SPI_Transmit_IT+0x9a>
 8006d34:	2301      	movs	r3, #1
 8006d36:	f880 3050 	strb.w	r3, [r0, #80]	@ 0x50
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8006d3a:	2303      	movs	r3, #3
 8006d3c:	f880 3051 	strb.w	r3, [r0, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006d40:	2300      	movs	r3, #0
 8006d42:	6543      	str	r3, [r0, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8006d44:	6301      	str	r1, [r0, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8006d46:	8682      	strh	r2, [r0, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8006d48:	86c2      	strh	r2, [r0, #54]	@ 0x36
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8006d4a:	6383      	str	r3, [r0, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8006d4c:	8783      	strh	r3, [r0, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8006d4e:	87c3      	strh	r3, [r0, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 8006d50:	6403      	str	r3, [r0, #64]	@ 0x40
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006d52:	68c3      	ldr	r3, [r0, #12]
 8006d54:	b1cb      	cbz	r3, 8006d8a <HAL_SPI_Transmit_IT+0x72>
    hspi->TxISR = SPI_TxISR_16BIT;
 8006d56:	4b18      	ldr	r3, [pc, #96]	@ (8006db8 <HAL_SPI_Transmit_IT+0xa0>)
 8006d58:	6443      	str	r3, [r0, #68]	@ 0x44
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006d5a:	6883      	ldr	r3, [r0, #8]
 8006d5c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006d60:	d016      	beq.n	8006d90 <HAL_SPI_Transmit_IT+0x78>
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006d62:	6803      	ldr	r3, [r0, #0]
 8006d64:	681a      	ldr	r2, [r3, #0]
 8006d66:	f012 0f40 	tst.w	r2, #64	@ 0x40
 8006d6a:	d103      	bne.n	8006d74 <HAL_SPI_Transmit_IT+0x5c>
    __HAL_SPI_ENABLE(hspi);
 8006d6c:	681a      	ldr	r2, [r3, #0]
 8006d6e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006d72:	601a      	str	r2, [r3, #0]
  __HAL_UNLOCK(hspi);
 8006d74:	2300      	movs	r3, #0
 8006d76:	f880 3050 	strb.w	r3, [r0, #80]	@ 0x50
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 8006d7a:	6801      	ldr	r1, [r0, #0]
 8006d7c:	684a      	ldr	r2, [r1, #4]
 8006d7e:	f042 02a0 	orr.w	r2, r2, #160	@ 0xa0
 8006d82:	604a      	str	r2, [r1, #4]
  return HAL_OK;
 8006d84:	4618      	mov	r0, r3
}
 8006d86:	bc10      	pop	{r4}
 8006d88:	4770      	bx	lr
    hspi->TxISR = SPI_TxISR_8BIT;
 8006d8a:	4b0c      	ldr	r3, [pc, #48]	@ (8006dbc <HAL_SPI_Transmit_IT+0xa4>)
 8006d8c:	6443      	str	r3, [r0, #68]	@ 0x44
 8006d8e:	e7e4      	b.n	8006d5a <HAL_SPI_Transmit_IT+0x42>
    __HAL_SPI_DISABLE(hspi);
 8006d90:	6802      	ldr	r2, [r0, #0]
 8006d92:	6813      	ldr	r3, [r2, #0]
 8006d94:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006d98:	6013      	str	r3, [r2, #0]
    SPI_1LINE_TX(hspi);
 8006d9a:	6802      	ldr	r2, [r0, #0]
 8006d9c:	6813      	ldr	r3, [r2, #0]
 8006d9e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8006da2:	6013      	str	r3, [r2, #0]
 8006da4:	e7dd      	b.n	8006d62 <HAL_SPI_Transmit_IT+0x4a>
    return HAL_ERROR;
 8006da6:	2001      	movs	r0, #1
}
 8006da8:	4770      	bx	lr
    return HAL_ERROR;
 8006daa:	2001      	movs	r0, #1
 8006dac:	e7eb      	b.n	8006d86 <HAL_SPI_Transmit_IT+0x6e>
    return HAL_BUSY;
 8006dae:	2002      	movs	r0, #2
 8006db0:	e7e9      	b.n	8006d86 <HAL_SPI_Transmit_IT+0x6e>
  __HAL_LOCK(hspi);
 8006db2:	2002      	movs	r0, #2
 8006db4:	e7e7      	b.n	8006d86 <HAL_SPI_Transmit_IT+0x6e>
 8006db6:	bf00      	nop
 8006db8:	08007551 	.word	0x08007551
 8006dbc:	08007529 	.word	0x08007529

08006dc0 <HAL_SPI_TransmitReceive_IT>:
{
 8006dc0:	b410      	push	{r4}
  tmp_state           = hspi->State;
 8006dc2:	f890 c051 	ldrb.w	ip, [r0, #81]	@ 0x51
 8006dc6:	fa5f fc8c 	uxtb.w	ip, ip
  tmp_mode            = hspi->Init.Mode;
 8006dca:	6844      	ldr	r4, [r0, #4]
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8006dcc:	f1bc 0f01 	cmp.w	ip, #1
 8006dd0:	d008      	beq.n	8006de4 <HAL_SPI_TransmitReceive_IT+0x24>
 8006dd2:	f5b4 7f82 	cmp.w	r4, #260	@ 0x104
 8006dd6:	d140      	bne.n	8006e5a <HAL_SPI_TransmitReceive_IT+0x9a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8006dd8:	6884      	ldr	r4, [r0, #8]
 8006dda:	2c00      	cmp	r4, #0
 8006ddc:	d140      	bne.n	8006e60 <HAL_SPI_TransmitReceive_IT+0xa0>
 8006dde:	f1bc 0f04 	cmp.w	ip, #4
 8006de2:	d13f      	bne.n	8006e64 <HAL_SPI_TransmitReceive_IT+0xa4>
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8006de4:	2900      	cmp	r1, #0
 8006de6:	d03f      	beq.n	8006e68 <HAL_SPI_TransmitReceive_IT+0xa8>
 8006de8:	2a00      	cmp	r2, #0
 8006dea:	d03f      	beq.n	8006e6c <HAL_SPI_TransmitReceive_IT+0xac>
 8006dec:	2b00      	cmp	r3, #0
 8006dee:	d03f      	beq.n	8006e70 <HAL_SPI_TransmitReceive_IT+0xb0>
  __HAL_LOCK(hspi);
 8006df0:	f890 4050 	ldrb.w	r4, [r0, #80]	@ 0x50
 8006df4:	2c01      	cmp	r4, #1
 8006df6:	d03d      	beq.n	8006e74 <HAL_SPI_TransmitReceive_IT+0xb4>
 8006df8:	2401      	movs	r4, #1
 8006dfa:	f880 4050 	strb.w	r4, [r0, #80]	@ 0x50
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8006dfe:	f890 4051 	ldrb.w	r4, [r0, #81]	@ 0x51
 8006e02:	b2e4      	uxtb	r4, r4
 8006e04:	2c04      	cmp	r4, #4
 8006e06:	d002      	beq.n	8006e0e <HAL_SPI_TransmitReceive_IT+0x4e>
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8006e08:	2405      	movs	r4, #5
 8006e0a:	f880 4051 	strb.w	r4, [r0, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006e0e:	2400      	movs	r4, #0
 8006e10:	6544      	str	r4, [r0, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8006e12:	6301      	str	r1, [r0, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8006e14:	8683      	strh	r3, [r0, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8006e16:	86c3      	strh	r3, [r0, #54]	@ 0x36
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8006e18:	6382      	str	r2, [r0, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8006e1a:	8783      	strh	r3, [r0, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8006e1c:	87c3      	strh	r3, [r0, #62]	@ 0x3e
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006e1e:	68c3      	ldr	r3, [r0, #12]
 8006e20:	b1b3      	cbz	r3, 8006e50 <HAL_SPI_TransmitReceive_IT+0x90>
    hspi->RxISR     = SPI_2linesRxISR_16BIT;
 8006e22:	4b15      	ldr	r3, [pc, #84]	@ (8006e78 <HAL_SPI_TransmitReceive_IT+0xb8>)
 8006e24:	6403      	str	r3, [r0, #64]	@ 0x40
    hspi->TxISR     = SPI_2linesTxISR_16BIT;
 8006e26:	4b15      	ldr	r3, [pc, #84]	@ (8006e7c <HAL_SPI_TransmitReceive_IT+0xbc>)
 8006e28:	6443      	str	r3, [r0, #68]	@ 0x44
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006e2a:	6803      	ldr	r3, [r0, #0]
 8006e2c:	681a      	ldr	r2, [r3, #0]
 8006e2e:	f012 0f40 	tst.w	r2, #64	@ 0x40
 8006e32:	d103      	bne.n	8006e3c <HAL_SPI_TransmitReceive_IT+0x7c>
    __HAL_SPI_ENABLE(hspi);
 8006e34:	681a      	ldr	r2, [r3, #0]
 8006e36:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006e3a:	601a      	str	r2, [r3, #0]
  __HAL_UNLOCK(hspi);
 8006e3c:	2300      	movs	r3, #0
 8006e3e:	f880 3050 	strb.w	r3, [r0, #80]	@ 0x50
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006e42:	6801      	ldr	r1, [r0, #0]
 8006e44:	684a      	ldr	r2, [r1, #4]
 8006e46:	f042 02e0 	orr.w	r2, r2, #224	@ 0xe0
 8006e4a:	604a      	str	r2, [r1, #4]
  return HAL_OK;
 8006e4c:	4618      	mov	r0, r3
 8006e4e:	e005      	b.n	8006e5c <HAL_SPI_TransmitReceive_IT+0x9c>
    hspi->RxISR     = SPI_2linesRxISR_8BIT;
 8006e50:	4b0b      	ldr	r3, [pc, #44]	@ (8006e80 <HAL_SPI_TransmitReceive_IT+0xc0>)
 8006e52:	6403      	str	r3, [r0, #64]	@ 0x40
    hspi->TxISR     = SPI_2linesTxISR_8BIT;
 8006e54:	4b0b      	ldr	r3, [pc, #44]	@ (8006e84 <HAL_SPI_TransmitReceive_IT+0xc4>)
 8006e56:	6443      	str	r3, [r0, #68]	@ 0x44
 8006e58:	e7e7      	b.n	8006e2a <HAL_SPI_TransmitReceive_IT+0x6a>
    return HAL_BUSY;
 8006e5a:	2002      	movs	r0, #2
}
 8006e5c:	bc10      	pop	{r4}
 8006e5e:	4770      	bx	lr
    return HAL_BUSY;
 8006e60:	2002      	movs	r0, #2
 8006e62:	e7fb      	b.n	8006e5c <HAL_SPI_TransmitReceive_IT+0x9c>
 8006e64:	2002      	movs	r0, #2
 8006e66:	e7f9      	b.n	8006e5c <HAL_SPI_TransmitReceive_IT+0x9c>
    return HAL_ERROR;
 8006e68:	2001      	movs	r0, #1
 8006e6a:	e7f7      	b.n	8006e5c <HAL_SPI_TransmitReceive_IT+0x9c>
 8006e6c:	2001      	movs	r0, #1
 8006e6e:	e7f5      	b.n	8006e5c <HAL_SPI_TransmitReceive_IT+0x9c>
 8006e70:	2001      	movs	r0, #1
 8006e72:	e7f3      	b.n	8006e5c <HAL_SPI_TransmitReceive_IT+0x9c>
  __HAL_LOCK(hspi);
 8006e74:	2002      	movs	r0, #2
 8006e76:	e7f1      	b.n	8006e5c <HAL_SPI_TransmitReceive_IT+0x9c>
 8006e78:	08007779 	.word	0x08007779
 8006e7c:	08007741 	.word	0x08007741
 8006e80:	08007709 	.word	0x08007709
 8006e84:	080076d1 	.word	0x080076d1

08006e88 <HAL_SPI_Receive_IT>:
{
 8006e88:	4684      	mov	ip, r0
  if (hspi->State != HAL_SPI_STATE_READY)
 8006e8a:	f890 0051 	ldrb.w	r0, [r0, #81]	@ 0x51
 8006e8e:	b2c0      	uxtb	r0, r0
 8006e90:	2801      	cmp	r0, #1
 8006e92:	d15c      	bne.n	8006f4e <HAL_SPI_Receive_IT+0xc6>
{
 8006e94:	b510      	push	{r4, lr}
  if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8006e96:	f8dc 4008 	ldr.w	r4, [ip, #8]
 8006e9a:	b924      	cbnz	r4, 8006ea6 <HAL_SPI_Receive_IT+0x1e>
 8006e9c:	f8dc 3004 	ldr.w	r3, [ip, #4]
 8006ea0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006ea4:	d039      	beq.n	8006f1a <HAL_SPI_Receive_IT+0x92>
  if ((pData == NULL) || (Size == 0U))
 8006ea6:	b3b9      	cbz	r1, 8006f18 <HAL_SPI_Receive_IT+0x90>
 8006ea8:	b3b2      	cbz	r2, 8006f18 <HAL_SPI_Receive_IT+0x90>
  __HAL_LOCK(hspi);
 8006eaa:	f89c 3050 	ldrb.w	r3, [ip, #80]	@ 0x50
 8006eae:	2b01      	cmp	r3, #1
 8006eb0:	d04f      	beq.n	8006f52 <HAL_SPI_Receive_IT+0xca>
 8006eb2:	2301      	movs	r3, #1
 8006eb4:	f88c 3050 	strb.w	r3, [ip, #80]	@ 0x50
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8006eb8:	2304      	movs	r3, #4
 8006eba:	f88c 3051 	strb.w	r3, [ip, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006ebe:	2300      	movs	r3, #0
 8006ec0:	f8cc 3054 	str.w	r3, [ip, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8006ec4:	f8cc 1038 	str.w	r1, [ip, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8006ec8:	f8ac 203c 	strh.w	r2, [ip, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8006ecc:	f8ac 203e 	strh.w	r2, [ip, #62]	@ 0x3e
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8006ed0:	f8cc 3030 	str.w	r3, [ip, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 8006ed4:	f8ac 3034 	strh.w	r3, [ip, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 8006ed8:	f8ac 3036 	strh.w	r3, [ip, #54]	@ 0x36
  hspi->TxISR       = NULL;
 8006edc:	f8cc 3044 	str.w	r3, [ip, #68]	@ 0x44
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006ee0:	f8dc 300c 	ldr.w	r3, [ip, #12]
 8006ee4:	b313      	cbz	r3, 8006f2c <HAL_SPI_Receive_IT+0xa4>
    hspi->RxISR = SPI_RxISR_16BIT;
 8006ee6:	4b1c      	ldr	r3, [pc, #112]	@ (8006f58 <HAL_SPI_Receive_IT+0xd0>)
 8006ee8:	f8cc 3040 	str.w	r3, [ip, #64]	@ 0x40
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006eec:	f5b4 4f00 	cmp.w	r4, #32768	@ 0x8000
 8006ef0:	d020      	beq.n	8006f34 <HAL_SPI_Receive_IT+0xac>
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006ef2:	f8dc 3000 	ldr.w	r3, [ip]
 8006ef6:	681a      	ldr	r2, [r3, #0]
 8006ef8:	f012 0f40 	tst.w	r2, #64	@ 0x40
 8006efc:	d103      	bne.n	8006f06 <HAL_SPI_Receive_IT+0x7e>
    __HAL_SPI_ENABLE(hspi);
 8006efe:	681a      	ldr	r2, [r3, #0]
 8006f00:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006f04:	601a      	str	r2, [r3, #0]
  __HAL_UNLOCK(hspi);
 8006f06:	2000      	movs	r0, #0
 8006f08:	f88c 0050 	strb.w	r0, [ip, #80]	@ 0x50
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 8006f0c:	f8dc 2000 	ldr.w	r2, [ip]
 8006f10:	6853      	ldr	r3, [r2, #4]
 8006f12:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8006f16:	6053      	str	r3, [r2, #4]
}
 8006f18:	bd10      	pop	{r4, pc}
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8006f1a:	2304      	movs	r3, #4
 8006f1c:	f88c 3051 	strb.w	r3, [ip, #81]	@ 0x51
    return HAL_SPI_TransmitReceive_IT(hspi, pData, pData, Size);
 8006f20:	4613      	mov	r3, r2
 8006f22:	460a      	mov	r2, r1
 8006f24:	4660      	mov	r0, ip
 8006f26:	f7ff ff4b 	bl	8006dc0 <HAL_SPI_TransmitReceive_IT>
 8006f2a:	e7f5      	b.n	8006f18 <HAL_SPI_Receive_IT+0x90>
    hspi->RxISR = SPI_RxISR_8BIT;
 8006f2c:	4b0b      	ldr	r3, [pc, #44]	@ (8006f5c <HAL_SPI_Receive_IT+0xd4>)
 8006f2e:	f8cc 3040 	str.w	r3, [ip, #64]	@ 0x40
 8006f32:	e7db      	b.n	8006eec <HAL_SPI_Receive_IT+0x64>
    __HAL_SPI_DISABLE(hspi);
 8006f34:	f8dc 2000 	ldr.w	r2, [ip]
 8006f38:	6813      	ldr	r3, [r2, #0]
 8006f3a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006f3e:	6013      	str	r3, [r2, #0]
    SPI_1LINE_RX(hspi);
 8006f40:	f8dc 2000 	ldr.w	r2, [ip]
 8006f44:	6813      	ldr	r3, [r2, #0]
 8006f46:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006f4a:	6013      	str	r3, [r2, #0]
 8006f4c:	e7d1      	b.n	8006ef2 <HAL_SPI_Receive_IT+0x6a>
    return HAL_BUSY;
 8006f4e:	2002      	movs	r0, #2
}
 8006f50:	4770      	bx	lr
  __HAL_LOCK(hspi);
 8006f52:	2002      	movs	r0, #2
 8006f54:	e7e0      	b.n	8006f18 <HAL_SPI_Receive_IT+0x90>
 8006f56:	bf00      	nop
 8006f58:	080075f7 	.word	0x080075f7
 8006f5c:	080075cf 	.word	0x080075cf

08006f60 <HAL_SPI_Transmit_DMA>:
{
 8006f60:	b538      	push	{r3, r4, r5, lr}
  if (hspi->State != HAL_SPI_STATE_READY)
 8006f62:	f890 5051 	ldrb.w	r5, [r0, #81]	@ 0x51
 8006f66:	b2ed      	uxtb	r5, r5
 8006f68:	2d01      	cmp	r5, #1
 8006f6a:	d15d      	bne.n	8007028 <HAL_SPI_Transmit_DMA+0xc8>
 8006f6c:	4604      	mov	r4, r0
  if ((pData == NULL) || (Size == 0U))
 8006f6e:	2900      	cmp	r1, #0
 8006f70:	d05b      	beq.n	800702a <HAL_SPI_Transmit_DMA+0xca>
 8006f72:	2a00      	cmp	r2, #0
 8006f74:	d059      	beq.n	800702a <HAL_SPI_Transmit_DMA+0xca>
  __HAL_LOCK(hspi);
 8006f76:	f890 3050 	ldrb.w	r3, [r0, #80]	@ 0x50
 8006f7a:	2b01      	cmp	r3, #1
 8006f7c:	d057      	beq.n	800702e <HAL_SPI_Transmit_DMA+0xce>
 8006f7e:	2301      	movs	r3, #1
 8006f80:	f880 3050 	strb.w	r3, [r0, #80]	@ 0x50
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8006f84:	2303      	movs	r3, #3
 8006f86:	f880 3051 	strb.w	r3, [r0, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006f8a:	2300      	movs	r3, #0
 8006f8c:	6543      	str	r3, [r0, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8006f8e:	6301      	str	r1, [r0, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8006f90:	8682      	strh	r2, [r0, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8006f92:	86c2      	strh	r2, [r0, #54]	@ 0x36
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8006f94:	6383      	str	r3, [r0, #56]	@ 0x38
  hspi->TxISR       = NULL;
 8006f96:	6443      	str	r3, [r0, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8006f98:	6403      	str	r3, [r0, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8006f9a:	8783      	strh	r3, [r0, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8006f9c:	87c3      	strh	r3, [r0, #62]	@ 0x3e
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006f9e:	6883      	ldr	r3, [r0, #8]
 8006fa0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006fa4:	d02d      	beq.n	8007002 <HAL_SPI_Transmit_DMA+0xa2>
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 8006fa6:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 8006fa8:	4a22      	ldr	r2, [pc, #136]	@ (8007034 <HAL_SPI_Transmit_DMA+0xd4>)
 8006faa:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 8006fac:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 8006fae:	4a22      	ldr	r2, [pc, #136]	@ (8007038 <HAL_SPI_Transmit_DMA+0xd8>)
 8006fb0:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 8006fb2:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 8006fb4:	4a21      	ldr	r2, [pc, #132]	@ (800703c <HAL_SPI_Transmit_DMA+0xdc>)
 8006fb6:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->hdmatx->XferAbortCallback = NULL;
 8006fb8:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 8006fba:	2200      	movs	r2, #0
 8006fbc:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8006fbe:	6822      	ldr	r2, [r4, #0]
                                 hspi->TxXferCount))
 8006fc0:	8ee3      	ldrh	r3, [r4, #54]	@ 0x36
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8006fc2:	b29b      	uxth	r3, r3
 8006fc4:	320c      	adds	r2, #12
 8006fc6:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8006fc8:	6ca0      	ldr	r0, [r4, #72]	@ 0x48
 8006fca:	f7fc fe9c 	bl	8003d06 <HAL_DMA_Start_IT>
 8006fce:	4601      	mov	r1, r0
 8006fd0:	bb10      	cbnz	r0, 8007018 <HAL_SPI_Transmit_DMA+0xb8>
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006fd2:	6823      	ldr	r3, [r4, #0]
 8006fd4:	681a      	ldr	r2, [r3, #0]
 8006fd6:	f012 0f40 	tst.w	r2, #64	@ 0x40
 8006fda:	d103      	bne.n	8006fe4 <HAL_SPI_Transmit_DMA+0x84>
    __HAL_SPI_ENABLE(hspi);
 8006fdc:	681a      	ldr	r2, [r3, #0]
 8006fde:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006fe2:	601a      	str	r2, [r3, #0]
  __HAL_UNLOCK(hspi);
 8006fe4:	2300      	movs	r3, #0
 8006fe6:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8006fea:	6822      	ldr	r2, [r4, #0]
 8006fec:	6853      	ldr	r3, [r2, #4]
 8006fee:	f043 0320 	orr.w	r3, r3, #32
 8006ff2:	6053      	str	r3, [r2, #4]
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8006ff4:	6822      	ldr	r2, [r4, #0]
 8006ff6:	6853      	ldr	r3, [r2, #4]
 8006ff8:	f043 0302 	orr.w	r3, r3, #2
 8006ffc:	6053      	str	r3, [r2, #4]
  return HAL_OK;
 8006ffe:	460d      	mov	r5, r1
 8007000:	e013      	b.n	800702a <HAL_SPI_Transmit_DMA+0xca>
    __HAL_SPI_DISABLE(hspi);
 8007002:	6802      	ldr	r2, [r0, #0]
 8007004:	6813      	ldr	r3, [r2, #0]
 8007006:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800700a:	6013      	str	r3, [r2, #0]
    SPI_1LINE_TX(hspi);
 800700c:	6802      	ldr	r2, [r0, #0]
 800700e:	6813      	ldr	r3, [r2, #0]
 8007010:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8007014:	6013      	str	r3, [r2, #0]
 8007016:	e7c6      	b.n	8006fa6 <HAL_SPI_Transmit_DMA+0x46>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8007018:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800701a:	f043 0310 	orr.w	r3, r3, #16
 800701e:	6563      	str	r3, [r4, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8007020:	2300      	movs	r3, #0
 8007022:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
    return HAL_ERROR;
 8007026:	e000      	b.n	800702a <HAL_SPI_Transmit_DMA+0xca>
    return HAL_BUSY;
 8007028:	2502      	movs	r5, #2
}
 800702a:	4628      	mov	r0, r5
 800702c:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(hspi);
 800702e:	2502      	movs	r5, #2
 8007030:	e7fb      	b.n	800702a <HAL_SPI_Transmit_DMA+0xca>
 8007032:	bf00      	nop
 8007034:	08007473 	.word	0x08007473
 8007038:	080077d3 	.word	0x080077d3
 800703c:	080077b1 	.word	0x080077b1

08007040 <HAL_SPI_TransmitReceive_DMA>:
{
 8007040:	b538      	push	{r3, r4, r5, lr}
 8007042:	4604      	mov	r4, r0
  tmp_state           = hspi->State;
 8007044:	f890 0051 	ldrb.w	r0, [r0, #81]	@ 0x51
 8007048:	b2c0      	uxtb	r0, r0
  tmp_mode            = hspi->Init.Mode;
 800704a:	6865      	ldr	r5, [r4, #4]
  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 800704c:	2801      	cmp	r0, #1
 800704e:	d00a      	beq.n	8007066 <HAL_SPI_TransmitReceive_DMA+0x26>
 8007050:	f5b5 7f82 	cmp.w	r5, #260	@ 0x104
 8007054:	f040 808b 	bne.w	800716e <HAL_SPI_TransmitReceive_DMA+0x12e>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8007058:	68a5      	ldr	r5, [r4, #8]
 800705a:	2d00      	cmp	r5, #0
 800705c:	f040 8089 	bne.w	8007172 <HAL_SPI_TransmitReceive_DMA+0x132>
 8007060:	2804      	cmp	r0, #4
 8007062:	f040 8088 	bne.w	8007176 <HAL_SPI_TransmitReceive_DMA+0x136>
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8007066:	2900      	cmp	r1, #0
 8007068:	f000 8087 	beq.w	800717a <HAL_SPI_TransmitReceive_DMA+0x13a>
 800706c:	2a00      	cmp	r2, #0
 800706e:	f000 8086 	beq.w	800717e <HAL_SPI_TransmitReceive_DMA+0x13e>
 8007072:	2b00      	cmp	r3, #0
 8007074:	f000 8085 	beq.w	8007182 <HAL_SPI_TransmitReceive_DMA+0x142>
  __HAL_LOCK(hspi);
 8007078:	f894 0050 	ldrb.w	r0, [r4, #80]	@ 0x50
 800707c:	2801      	cmp	r0, #1
 800707e:	f000 8082 	beq.w	8007186 <HAL_SPI_TransmitReceive_DMA+0x146>
 8007082:	2001      	movs	r0, #1
 8007084:	f884 0050 	strb.w	r0, [r4, #80]	@ 0x50
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8007088:	f894 0051 	ldrb.w	r0, [r4, #81]	@ 0x51
 800708c:	b2c0      	uxtb	r0, r0
 800708e:	2804      	cmp	r0, #4
 8007090:	d002      	beq.n	8007098 <HAL_SPI_TransmitReceive_DMA+0x58>
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8007092:	2005      	movs	r0, #5
 8007094:	f884 0051 	strb.w	r0, [r4, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007098:	2000      	movs	r0, #0
 800709a:	6560      	str	r0, [r4, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800709c:	6321      	str	r1, [r4, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 800709e:	86a3      	strh	r3, [r4, #52]	@ 0x34
  hspi->TxXferCount = Size;
 80070a0:	86e3      	strh	r3, [r4, #54]	@ 0x36
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80070a2:	63a2      	str	r2, [r4, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 80070a4:	87a3      	strh	r3, [r4, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 80070a6:	87e3      	strh	r3, [r4, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 80070a8:	6420      	str	r0, [r4, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80070aa:	6460      	str	r0, [r4, #68]	@ 0x44
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 80070ac:	f894 3051 	ldrb.w	r3, [r4, #81]	@ 0x51
 80070b0:	b2db      	uxtb	r3, r3
 80070b2:	2b04      	cmp	r3, #4
 80070b4:	d01d      	beq.n	80070f2 <HAL_SPI_TransmitReceive_DMA+0xb2>
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 80070b6:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 80070b8:	4a34      	ldr	r2, [pc, #208]	@ (800718c <HAL_SPI_TransmitReceive_DMA+0x14c>)
 80070ba:	62da      	str	r2, [r3, #44]	@ 0x2c
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 80070bc:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 80070be:	4a34      	ldr	r2, [pc, #208]	@ (8007190 <HAL_SPI_TransmitReceive_DMA+0x150>)
 80070c0:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 80070c2:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 80070c4:	4a33      	ldr	r2, [pc, #204]	@ (8007194 <HAL_SPI_TransmitReceive_DMA+0x154>)
 80070c6:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->hdmarx->XferAbortCallback = NULL;
 80070c8:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 80070ca:	2200      	movs	r2, #0
 80070cc:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 80070ce:	6821      	ldr	r1, [r4, #0]
                                 hspi->RxXferCount))
 80070d0:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 80070d2:	b29b      	uxth	r3, r3
 80070d4:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 80070d6:	310c      	adds	r1, #12
 80070d8:	6ce0      	ldr	r0, [r4, #76]	@ 0x4c
 80070da:	f7fc fe14 	bl	8003d06 <HAL_DMA_Start_IT>
 80070de:	b178      	cbz	r0, 8007100 <HAL_SPI_TransmitReceive_DMA+0xc0>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80070e0:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 80070e2:	f043 0310 	orr.w	r3, r3, #16
 80070e6:	6563      	str	r3, [r4, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 80070e8:	2300      	movs	r3, #0
 80070ea:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
    return HAL_ERROR;
 80070ee:	2001      	movs	r0, #1
 80070f0:	e03e      	b.n	8007170 <HAL_SPI_TransmitReceive_DMA+0x130>
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 80070f2:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 80070f4:	4a28      	ldr	r2, [pc, #160]	@ (8007198 <HAL_SPI_TransmitReceive_DMA+0x158>)
 80070f6:	62da      	str	r2, [r3, #44]	@ 0x2c
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 80070f8:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 80070fa:	4a28      	ldr	r2, [pc, #160]	@ (800719c <HAL_SPI_TransmitReceive_DMA+0x15c>)
 80070fc:	629a      	str	r2, [r3, #40]	@ 0x28
 80070fe:	e7e0      	b.n	80070c2 <HAL_SPI_TransmitReceive_DMA+0x82>
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8007100:	6822      	ldr	r2, [r4, #0]
 8007102:	6853      	ldr	r3, [r2, #4]
 8007104:	f043 0301 	orr.w	r3, r3, #1
 8007108:	6053      	str	r3, [r2, #4]
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 800710a:	6ca2      	ldr	r2, [r4, #72]	@ 0x48
 800710c:	2300      	movs	r3, #0
 800710e:	62d3      	str	r3, [r2, #44]	@ 0x2c
  hspi->hdmatx->XferCpltCallback     = NULL;
 8007110:	6ca2      	ldr	r2, [r4, #72]	@ 0x48
 8007112:	6293      	str	r3, [r2, #40]	@ 0x28
  hspi->hdmatx->XferErrorCallback    = NULL;
 8007114:	6ca2      	ldr	r2, [r4, #72]	@ 0x48
 8007116:	6313      	str	r3, [r2, #48]	@ 0x30
  hspi->hdmatx->XferAbortCallback    = NULL;
 8007118:	6ca2      	ldr	r2, [r4, #72]	@ 0x48
 800711a:	6353      	str	r3, [r2, #52]	@ 0x34
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800711c:	6822      	ldr	r2, [r4, #0]
                                 hspi->TxXferCount))
 800711e:	8ee3      	ldrh	r3, [r4, #54]	@ 0x36
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8007120:	b29b      	uxth	r3, r3
 8007122:	320c      	adds	r2, #12
 8007124:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8007126:	6ca0      	ldr	r0, [r4, #72]	@ 0x48
 8007128:	f7fc fded 	bl	8003d06 <HAL_DMA_Start_IT>
 800712c:	b9b0      	cbnz	r0, 800715c <HAL_SPI_TransmitReceive_DMA+0x11c>
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800712e:	6823      	ldr	r3, [r4, #0]
 8007130:	681a      	ldr	r2, [r3, #0]
 8007132:	f012 0f40 	tst.w	r2, #64	@ 0x40
 8007136:	d103      	bne.n	8007140 <HAL_SPI_TransmitReceive_DMA+0x100>
    __HAL_SPI_ENABLE(hspi);
 8007138:	681a      	ldr	r2, [r3, #0]
 800713a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800713e:	601a      	str	r2, [r3, #0]
  __HAL_UNLOCK(hspi);
 8007140:	2300      	movs	r3, #0
 8007142:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8007146:	6822      	ldr	r2, [r4, #0]
 8007148:	6853      	ldr	r3, [r2, #4]
 800714a:	f043 0320 	orr.w	r3, r3, #32
 800714e:	6053      	str	r3, [r2, #4]
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8007150:	6822      	ldr	r2, [r4, #0]
 8007152:	6853      	ldr	r3, [r2, #4]
 8007154:	f043 0302 	orr.w	r3, r3, #2
 8007158:	6053      	str	r3, [r2, #4]
  return HAL_OK;
 800715a:	e009      	b.n	8007170 <HAL_SPI_TransmitReceive_DMA+0x130>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800715c:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800715e:	f043 0310 	orr.w	r3, r3, #16
 8007162:	6563      	str	r3, [r4, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8007164:	2300      	movs	r3, #0
 8007166:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
    return HAL_ERROR;
 800716a:	2001      	movs	r0, #1
 800716c:	e000      	b.n	8007170 <HAL_SPI_TransmitReceive_DMA+0x130>
    return HAL_BUSY;
 800716e:	2002      	movs	r0, #2
}
 8007170:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_BUSY;
 8007172:	2002      	movs	r0, #2
 8007174:	e7fc      	b.n	8007170 <HAL_SPI_TransmitReceive_DMA+0x130>
 8007176:	2002      	movs	r0, #2
 8007178:	e7fa      	b.n	8007170 <HAL_SPI_TransmitReceive_DMA+0x130>
    return HAL_ERROR;
 800717a:	2001      	movs	r0, #1
 800717c:	e7f8      	b.n	8007170 <HAL_SPI_TransmitReceive_DMA+0x130>
 800717e:	2001      	movs	r0, #1
 8007180:	e7f6      	b.n	8007170 <HAL_SPI_TransmitReceive_DMA+0x130>
 8007182:	2001      	movs	r0, #1
 8007184:	e7f4      	b.n	8007170 <HAL_SPI_TransmitReceive_DMA+0x130>
  __HAL_LOCK(hspi);
 8007186:	2002      	movs	r0, #2
 8007188:	e7f2      	b.n	8007170 <HAL_SPI_TransmitReceive_DMA+0x130>
 800718a:	bf00      	nop
 800718c:	0800748b 	.word	0x0800748b
 8007190:	080078b1 	.word	0x080078b1
 8007194:	080077b1 	.word	0x080077b1
 8007198:	0800747f 	.word	0x0800747f
 800719c:	08007843 	.word	0x08007843

080071a0 <HAL_SPI_Receive_DMA>:
{
 80071a0:	b538      	push	{r3, r4, r5, lr}
  if (hspi->State != HAL_SPI_STATE_READY)
 80071a2:	f890 5051 	ldrb.w	r5, [r0, #81]	@ 0x51
 80071a6:	b2ed      	uxtb	r5, r5
 80071a8:	2d01      	cmp	r5, #1
 80071aa:	d16b      	bne.n	8007284 <HAL_SPI_Receive_DMA+0xe4>
 80071ac:	4604      	mov	r4, r0
  if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 80071ae:	6880      	ldr	r0, [r0, #8]
 80071b0:	b918      	cbnz	r0, 80071ba <HAL_SPI_Receive_DMA+0x1a>
 80071b2:	6863      	ldr	r3, [r4, #4]
 80071b4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80071b8:	d047      	beq.n	800724a <HAL_SPI_Receive_DMA+0xaa>
  if ((pData == NULL) || (Size == 0U))
 80071ba:	2900      	cmp	r1, #0
 80071bc:	d063      	beq.n	8007286 <HAL_SPI_Receive_DMA+0xe6>
 80071be:	2a00      	cmp	r2, #0
 80071c0:	d061      	beq.n	8007286 <HAL_SPI_Receive_DMA+0xe6>
  __HAL_LOCK(hspi);
 80071c2:	f894 3050 	ldrb.w	r3, [r4, #80]	@ 0x50
 80071c6:	2b01      	cmp	r3, #1
 80071c8:	d05f      	beq.n	800728a <HAL_SPI_Receive_DMA+0xea>
 80071ca:	2301      	movs	r3, #1
 80071cc:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80071d0:	2304      	movs	r3, #4
 80071d2:	f884 3051 	strb.w	r3, [r4, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80071d6:	2300      	movs	r3, #0
 80071d8:	6563      	str	r3, [r4, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80071da:	63a1      	str	r1, [r4, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 80071dc:	87a2      	strh	r2, [r4, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 80071de:	87e2      	strh	r2, [r4, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 80071e0:	6423      	str	r3, [r4, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80071e2:	6463      	str	r3, [r4, #68]	@ 0x44
  hspi->TxXferSize  = 0U;
 80071e4:	86a3      	strh	r3, [r4, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 80071e6:	86e3      	strh	r3, [r4, #54]	@ 0x36
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80071e8:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 80071ec:	d037      	beq.n	800725e <HAL_SPI_Receive_DMA+0xbe>
  hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 80071ee:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 80071f0:	4a27      	ldr	r2, [pc, #156]	@ (8007290 <HAL_SPI_Receive_DMA+0xf0>)
 80071f2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi->hdmarx->XferCpltCallback = SPI_DMAReceiveCplt;
 80071f4:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 80071f6:	4a27      	ldr	r2, [pc, #156]	@ (8007294 <HAL_SPI_Receive_DMA+0xf4>)
 80071f8:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 80071fa:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 80071fc:	4a26      	ldr	r2, [pc, #152]	@ (8007298 <HAL_SPI_Receive_DMA+0xf8>)
 80071fe:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->hdmarx->XferAbortCallback = NULL;
 8007200:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 8007202:	2200      	movs	r2, #0
 8007204:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8007206:	6821      	ldr	r1, [r4, #0]
                                 hspi->RxXferCount))
 8007208:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 800720a:	b29b      	uxth	r3, r3
 800720c:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 800720e:	310c      	adds	r1, #12
 8007210:	6ce0      	ldr	r0, [r4, #76]	@ 0x4c
 8007212:	f7fc fd78 	bl	8003d06 <HAL_DMA_Start_IT>
 8007216:	4601      	mov	r1, r0
 8007218:	bb60      	cbnz	r0, 8007274 <HAL_SPI_Receive_DMA+0xd4>
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800721a:	6823      	ldr	r3, [r4, #0]
 800721c:	681a      	ldr	r2, [r3, #0]
 800721e:	f012 0f40 	tst.w	r2, #64	@ 0x40
 8007222:	d103      	bne.n	800722c <HAL_SPI_Receive_DMA+0x8c>
    __HAL_SPI_ENABLE(hspi);
 8007224:	681a      	ldr	r2, [r3, #0]
 8007226:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800722a:	601a      	str	r2, [r3, #0]
  __HAL_UNLOCK(hspi);
 800722c:	2300      	movs	r3, #0
 800722e:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8007232:	6822      	ldr	r2, [r4, #0]
 8007234:	6853      	ldr	r3, [r2, #4]
 8007236:	f043 0320 	orr.w	r3, r3, #32
 800723a:	6053      	str	r3, [r2, #4]
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 800723c:	6822      	ldr	r2, [r4, #0]
 800723e:	6853      	ldr	r3, [r2, #4]
 8007240:	f043 0301 	orr.w	r3, r3, #1
 8007244:	6053      	str	r3, [r2, #4]
  return HAL_OK;
 8007246:	460d      	mov	r5, r1
 8007248:	e01d      	b.n	8007286 <HAL_SPI_Receive_DMA+0xe6>
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800724a:	2304      	movs	r3, #4
 800724c:	f884 3051 	strb.w	r3, [r4, #81]	@ 0x51
    return HAL_SPI_TransmitReceive_DMA(hspi, pData, pData, Size);
 8007250:	4613      	mov	r3, r2
 8007252:	460a      	mov	r2, r1
 8007254:	4620      	mov	r0, r4
 8007256:	f7ff fef3 	bl	8007040 <HAL_SPI_TransmitReceive_DMA>
 800725a:	4605      	mov	r5, r0
 800725c:	e013      	b.n	8007286 <HAL_SPI_Receive_DMA+0xe6>
    __HAL_SPI_DISABLE(hspi);
 800725e:	6822      	ldr	r2, [r4, #0]
 8007260:	6813      	ldr	r3, [r2, #0]
 8007262:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007266:	6013      	str	r3, [r2, #0]
    SPI_1LINE_RX(hspi);
 8007268:	6822      	ldr	r2, [r4, #0]
 800726a:	6813      	ldr	r3, [r2, #0]
 800726c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007270:	6013      	str	r3, [r2, #0]
 8007272:	e7bc      	b.n	80071ee <HAL_SPI_Receive_DMA+0x4e>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8007274:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8007276:	f043 0310 	orr.w	r3, r3, #16
 800727a:	6563      	str	r3, [r4, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 800727c:	2300      	movs	r3, #0
 800727e:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
    return HAL_ERROR;
 8007282:	e000      	b.n	8007286 <HAL_SPI_Receive_DMA+0xe6>
    return HAL_BUSY;
 8007284:	2502      	movs	r5, #2
}
 8007286:	4628      	mov	r0, r5
 8007288:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(hspi);
 800728a:	2502      	movs	r5, #2
 800728c:	e7fb      	b.n	8007286 <HAL_SPI_Receive_DMA+0xe6>
 800728e:	bf00      	nop
 8007290:	0800747f 	.word	0x0800747f
 8007294:	08007843 	.word	0x08007843
 8007298:	080077b1 	.word	0x080077b1

0800729c <HAL_SPI_Abort>:
{
 800729c:	b510      	push	{r4, lr}
 800729e:	b084      	sub	sp, #16
 80072a0:	4604      	mov	r4, r0
  resetcount = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 80072a2:	4b49      	ldr	r3, [pc, #292]	@ (80073c8 <HAL_SPI_Abort+0x12c>)
 80072a4:	681b      	ldr	r3, [r3, #0]
 80072a6:	4a49      	ldr	r2, [pc, #292]	@ (80073cc <HAL_SPI_Abort+0x130>)
 80072a8:	fba2 2303 	umull	r2, r3, r2, r3
 80072ac:	0a5b      	lsrs	r3, r3, #9
 80072ae:	2264      	movs	r2, #100	@ 0x64
 80072b0:	fb02 f303 	mul.w	r3, r2, r3
 80072b4:	9302      	str	r3, [sp, #8]
  count = resetcount;
 80072b6:	9b02      	ldr	r3, [sp, #8]
 80072b8:	9303      	str	r3, [sp, #12]
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_ERRIE);
 80072ba:	6802      	ldr	r2, [r0, #0]
 80072bc:	6853      	ldr	r3, [r2, #4]
 80072be:	f023 0320 	bic.w	r3, r3, #32
 80072c2:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_TXEIE))
 80072c4:	6802      	ldr	r2, [r0, #0]
 80072c6:	6853      	ldr	r3, [r2, #4]
 80072c8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80072cc:	d012      	beq.n	80072f4 <HAL_SPI_Abort+0x58>
    hspi->TxISR = SPI_AbortTx_ISR;
 80072ce:	4b40      	ldr	r3, [pc, #256]	@ (80073d0 <HAL_SPI_Abort+0x134>)
 80072d0:	6443      	str	r3, [r0, #68]	@ 0x44
      if (count == 0U)
 80072d2:	9b03      	ldr	r3, [sp, #12]
 80072d4:	b143      	cbz	r3, 80072e8 <HAL_SPI_Abort+0x4c>
      count--;
 80072d6:	9b03      	ldr	r3, [sp, #12]
 80072d8:	3b01      	subs	r3, #1
 80072da:	9303      	str	r3, [sp, #12]
    } while (hspi->State != HAL_SPI_STATE_ABORT);
 80072dc:	f894 3051 	ldrb.w	r3, [r4, #81]	@ 0x51
 80072e0:	b2db      	uxtb	r3, r3
 80072e2:	2b07      	cmp	r3, #7
 80072e4:	d1f5      	bne.n	80072d2 <HAL_SPI_Abort+0x36>
 80072e6:	e003      	b.n	80072f0 <HAL_SPI_Abort+0x54>
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80072e8:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 80072ea:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80072ee:	6563      	str	r3, [r4, #84]	@ 0x54
    count = resetcount;
 80072f0:	9b02      	ldr	r3, [sp, #8]
 80072f2:	9303      	str	r3, [sp, #12]
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXNEIE))
 80072f4:	6853      	ldr	r3, [r2, #4]
 80072f6:	f013 0f40 	tst.w	r3, #64	@ 0x40
 80072fa:	d012      	beq.n	8007322 <HAL_SPI_Abort+0x86>
    hspi->RxISR = SPI_AbortRx_ISR;
 80072fc:	4b35      	ldr	r3, [pc, #212]	@ (80073d4 <HAL_SPI_Abort+0x138>)
 80072fe:	6423      	str	r3, [r4, #64]	@ 0x40
      if (count == 0U)
 8007300:	9b03      	ldr	r3, [sp, #12]
 8007302:	b143      	cbz	r3, 8007316 <HAL_SPI_Abort+0x7a>
      count--;
 8007304:	9b03      	ldr	r3, [sp, #12]
 8007306:	3b01      	subs	r3, #1
 8007308:	9303      	str	r3, [sp, #12]
    } while (hspi->State != HAL_SPI_STATE_ABORT);
 800730a:	f894 3051 	ldrb.w	r3, [r4, #81]	@ 0x51
 800730e:	b2db      	uxtb	r3, r3
 8007310:	2b07      	cmp	r3, #7
 8007312:	d1f5      	bne.n	8007300 <HAL_SPI_Abort+0x64>
 8007314:	e003      	b.n	800731e <HAL_SPI_Abort+0x82>
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8007316:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8007318:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800731c:	6563      	str	r3, [r4, #84]	@ 0x54
    count = resetcount;
 800731e:	9b02      	ldr	r3, [sp, #8]
 8007320:	9303      	str	r3, [sp, #12]
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_TXDMAEN))
 8007322:	6853      	ldr	r3, [r2, #4]
 8007324:	f013 0f02 	tst.w	r3, #2
 8007328:	d01d      	beq.n	8007366 <HAL_SPI_Abort+0xca>
    if (hspi->hdmatx != NULL)
 800732a:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 800732c:	b1db      	cbz	r3, 8007366 <HAL_SPI_Abort+0xca>
      hspi->hdmatx->XferAbortCallback = NULL;
 800732e:	2200      	movs	r2, #0
 8007330:	635a      	str	r2, [r3, #52]	@ 0x34
      if (HAL_DMA_Abort(hspi->hdmatx) != HAL_OK)
 8007332:	6ca0      	ldr	r0, [r4, #72]	@ 0x48
 8007334:	f7fc fd22 	bl	8003d7c <HAL_DMA_Abort>
 8007338:	b108      	cbz	r0, 800733e <HAL_SPI_Abort+0xa2>
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 800733a:	2340      	movs	r3, #64	@ 0x40
 800733c:	6563      	str	r3, [r4, #84]	@ 0x54
      CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN));
 800733e:	6822      	ldr	r2, [r4, #0]
 8007340:	6853      	ldr	r3, [r2, #4]
 8007342:	f023 0302 	bic.w	r3, r3, #2
 8007346:	6053      	str	r3, [r2, #4]
        if (count == 0U)
 8007348:	9b03      	ldr	r3, [sp, #12]
 800734a:	b143      	cbz	r3, 800735e <HAL_SPI_Abort+0xc2>
        count--;
 800734c:	9b03      	ldr	r3, [sp, #12]
 800734e:	3b01      	subs	r3, #1
 8007350:	9303      	str	r3, [sp, #12]
      } while ((hspi->Instance->SR & SPI_FLAG_TXE) == RESET);
 8007352:	6823      	ldr	r3, [r4, #0]
 8007354:	689b      	ldr	r3, [r3, #8]
 8007356:	f013 0f02 	tst.w	r3, #2
 800735a:	d0f5      	beq.n	8007348 <HAL_SPI_Abort+0xac>
 800735c:	e003      	b.n	8007366 <HAL_SPI_Abort+0xca>
          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800735e:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8007360:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007364:	6563      	str	r3, [r4, #84]	@ 0x54
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXDMAEN))
 8007366:	6823      	ldr	r3, [r4, #0]
 8007368:	685b      	ldr	r3, [r3, #4]
 800736a:	f013 0f01 	tst.w	r3, #1
 800736e:	d013      	beq.n	8007398 <HAL_SPI_Abort+0xfc>
    if (hspi->hdmarx != NULL)
 8007370:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 8007372:	b18b      	cbz	r3, 8007398 <HAL_SPI_Abort+0xfc>
      hspi->hdmarx->XferAbortCallback = NULL;
 8007374:	2200      	movs	r2, #0
 8007376:	635a      	str	r2, [r3, #52]	@ 0x34
      if (HAL_DMA_Abort(hspi->hdmarx) != HAL_OK)
 8007378:	6ce0      	ldr	r0, [r4, #76]	@ 0x4c
 800737a:	f7fc fcff 	bl	8003d7c <HAL_DMA_Abort>
 800737e:	b108      	cbz	r0, 8007384 <HAL_SPI_Abort+0xe8>
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 8007380:	2340      	movs	r3, #64	@ 0x40
 8007382:	6563      	str	r3, [r4, #84]	@ 0x54
      __HAL_SPI_DISABLE(hspi);
 8007384:	6822      	ldr	r2, [r4, #0]
 8007386:	6813      	ldr	r3, [r2, #0]
 8007388:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800738c:	6013      	str	r3, [r2, #0]
      CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_RXDMAEN));
 800738e:	6822      	ldr	r2, [r4, #0]
 8007390:	6853      	ldr	r3, [r2, #4]
 8007392:	f023 0301 	bic.w	r3, r3, #1
 8007396:	6053      	str	r3, [r2, #4]
  hspi->RxXferCount = 0U;
 8007398:	2300      	movs	r3, #0
 800739a:	87e3      	strh	r3, [r4, #62]	@ 0x3e
  hspi->TxXferCount = 0U;
 800739c:	86e3      	strh	r3, [r4, #54]	@ 0x36
  if (hspi->ErrorCode == HAL_SPI_ERROR_ABORT)
 800739e:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 80073a0:	2b40      	cmp	r3, #64	@ 0x40
 80073a2:	d00e      	beq.n	80073c2 <HAL_SPI_Abort+0x126>
    hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80073a4:	2000      	movs	r0, #0
 80073a6:	6560      	str	r0, [r4, #84]	@ 0x54
  __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80073a8:	2300      	movs	r3, #0
 80073aa:	9301      	str	r3, [sp, #4]
 80073ac:	6823      	ldr	r3, [r4, #0]
 80073ae:	68da      	ldr	r2, [r3, #12]
 80073b0:	9201      	str	r2, [sp, #4]
 80073b2:	689b      	ldr	r3, [r3, #8]
 80073b4:	9301      	str	r3, [sp, #4]
 80073b6:	9b01      	ldr	r3, [sp, #4]
  hspi->State = HAL_SPI_STATE_READY;
 80073b8:	2301      	movs	r3, #1
 80073ba:	f884 3051 	strb.w	r3, [r4, #81]	@ 0x51
}
 80073be:	b004      	add	sp, #16
 80073c0:	bd10      	pop	{r4, pc}
    errorcode = HAL_ERROR;
 80073c2:	2001      	movs	r0, #1
 80073c4:	e7f0      	b.n	80073a8 <HAL_SPI_Abort+0x10c>
 80073c6:	bf00      	nop
 80073c8:	20000010 	.word	0x20000010
 80073cc:	057619f1 	.word	0x057619f1
 80073d0:	080064f5 	.word	0x080064f5
 80073d4:	0800648d 	.word	0x0800648d

080073d8 <HAL_SPI_DMAPause>:
  __HAL_LOCK(hspi);
 80073d8:	f890 3050 	ldrb.w	r3, [r0, #80]	@ 0x50
 80073dc:	2b01      	cmp	r3, #1
 80073de:	d00c      	beq.n	80073fa <HAL_SPI_DMAPause+0x22>
 80073e0:	2301      	movs	r3, #1
 80073e2:	f880 3050 	strb.w	r3, [r0, #80]	@ 0x50
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 80073e6:	6802      	ldr	r2, [r0, #0]
 80073e8:	6853      	ldr	r3, [r2, #4]
 80073ea:	f023 0303 	bic.w	r3, r3, #3
 80073ee:	6053      	str	r3, [r2, #4]
  __HAL_UNLOCK(hspi);
 80073f0:	2300      	movs	r3, #0
 80073f2:	f880 3050 	strb.w	r3, [r0, #80]	@ 0x50
  return HAL_OK;
 80073f6:	4618      	mov	r0, r3
 80073f8:	4770      	bx	lr
  __HAL_LOCK(hspi);
 80073fa:	2002      	movs	r0, #2
}
 80073fc:	4770      	bx	lr

080073fe <HAL_SPI_DMAResume>:
  __HAL_LOCK(hspi);
 80073fe:	f890 3050 	ldrb.w	r3, [r0, #80]	@ 0x50
 8007402:	2b01      	cmp	r3, #1
 8007404:	d00c      	beq.n	8007420 <HAL_SPI_DMAResume+0x22>
 8007406:	2301      	movs	r3, #1
 8007408:	f880 3050 	strb.w	r3, [r0, #80]	@ 0x50
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800740c:	6802      	ldr	r2, [r0, #0]
 800740e:	6853      	ldr	r3, [r2, #4]
 8007410:	f043 0303 	orr.w	r3, r3, #3
 8007414:	6053      	str	r3, [r2, #4]
  __HAL_UNLOCK(hspi);
 8007416:	2300      	movs	r3, #0
 8007418:	f880 3050 	strb.w	r3, [r0, #80]	@ 0x50
  return HAL_OK;
 800741c:	4618      	mov	r0, r3
 800741e:	4770      	bx	lr
  __HAL_LOCK(hspi);
 8007420:	2002      	movs	r0, #2
}
 8007422:	4770      	bx	lr

08007424 <HAL_SPI_DMAStop>:
{
 8007424:	b538      	push	{r3, r4, r5, lr}
 8007426:	4604      	mov	r4, r0
  if (hspi->hdmatx != NULL)
 8007428:	6c80      	ldr	r0, [r0, #72]	@ 0x48
 800742a:	b148      	cbz	r0, 8007440 <HAL_SPI_DMAStop+0x1c>
    if (HAL_OK != HAL_DMA_Abort(hspi->hdmatx))
 800742c:	f7fc fca6 	bl	8003d7c <HAL_DMA_Abort>
 8007430:	4605      	mov	r5, r0
 8007432:	b130      	cbz	r0, 8007442 <HAL_SPI_DMAStop+0x1e>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8007434:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8007436:	f043 0310 	orr.w	r3, r3, #16
 800743a:	6563      	str	r3, [r4, #84]	@ 0x54
      errorcode = HAL_ERROR;
 800743c:	2501      	movs	r5, #1
 800743e:	e000      	b.n	8007442 <HAL_SPI_DMAStop+0x1e>
  HAL_StatusTypeDef errorcode = HAL_OK;
 8007440:	2500      	movs	r5, #0
  if (hspi->hdmarx != NULL)
 8007442:	6ce0      	ldr	r0, [r4, #76]	@ 0x4c
 8007444:	b138      	cbz	r0, 8007456 <HAL_SPI_DMAStop+0x32>
    if (HAL_OK != HAL_DMA_Abort(hspi->hdmarx))
 8007446:	f7fc fc99 	bl	8003d7c <HAL_DMA_Abort>
 800744a:	b120      	cbz	r0, 8007456 <HAL_SPI_DMAStop+0x32>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800744c:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800744e:	f043 0310 	orr.w	r3, r3, #16
 8007452:	6563      	str	r3, [r4, #84]	@ 0x54
      errorcode = HAL_ERROR;
 8007454:	2501      	movs	r5, #1
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8007456:	6822      	ldr	r2, [r4, #0]
 8007458:	6853      	ldr	r3, [r2, #4]
 800745a:	f023 0303 	bic.w	r3, r3, #3
 800745e:	6053      	str	r3, [r2, #4]
  hspi->State = HAL_SPI_STATE_READY;
 8007460:	2301      	movs	r3, #1
 8007462:	f884 3051 	strb.w	r3, [r4, #81]	@ 0x51
}
 8007466:	4628      	mov	r0, r5
 8007468:	bd38      	pop	{r3, r4, r5, pc}

0800746a <HAL_SPI_TxCpltCallback>:
}
 800746a:	4770      	bx	lr

0800746c <HAL_SPI_RxCpltCallback>:
}
 800746c:	4770      	bx	lr

0800746e <HAL_SPI_TxRxCpltCallback>:
}
 800746e:	4770      	bx	lr

08007470 <HAL_SPI_TxHalfCpltCallback>:
}
 8007470:	4770      	bx	lr

08007472 <SPI_DMAHalfTransmitCplt>:
{
 8007472:	b508      	push	{r3, lr}
  HAL_SPI_TxHalfCpltCallback(hspi);
 8007474:	6a40      	ldr	r0, [r0, #36]	@ 0x24
 8007476:	f7ff fffb 	bl	8007470 <HAL_SPI_TxHalfCpltCallback>
}
 800747a:	bd08      	pop	{r3, pc}

0800747c <HAL_SPI_RxHalfCpltCallback>:
}
 800747c:	4770      	bx	lr

0800747e <SPI_DMAHalfReceiveCplt>:
{
 800747e:	b508      	push	{r3, lr}
  HAL_SPI_RxHalfCpltCallback(hspi);
 8007480:	6a40      	ldr	r0, [r0, #36]	@ 0x24
 8007482:	f7ff fffb 	bl	800747c <HAL_SPI_RxHalfCpltCallback>
}
 8007486:	bd08      	pop	{r3, pc}

08007488 <HAL_SPI_TxRxHalfCpltCallback>:
}
 8007488:	4770      	bx	lr

0800748a <SPI_DMAHalfTransmitReceiveCplt>:
{
 800748a:	b508      	push	{r3, lr}
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 800748c:	6a40      	ldr	r0, [r0, #36]	@ 0x24
 800748e:	f7ff fffb 	bl	8007488 <HAL_SPI_TxRxHalfCpltCallback>
}
 8007492:	bd08      	pop	{r3, pc}

08007494 <HAL_SPI_ErrorCallback>:
}
 8007494:	4770      	bx	lr
	...

08007498 <SPI_CloseTx_ISR>:
{
 8007498:	b510      	push	{r4, lr}
 800749a:	b082      	sub	sp, #8
 800749c:	4604      	mov	r4, r0
  __IO uint32_t count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 800749e:	4b20      	ldr	r3, [pc, #128]	@ (8007520 <SPI_CloseTx_ISR+0x88>)
 80074a0:	681b      	ldr	r3, [r3, #0]
 80074a2:	4a20      	ldr	r2, [pc, #128]	@ (8007524 <SPI_CloseTx_ISR+0x8c>)
 80074a4:	fba2 2303 	umull	r2, r3, r2, r3
 80074a8:	0a5b      	lsrs	r3, r3, #9
 80074aa:	2264      	movs	r2, #100	@ 0x64
 80074ac:	fb02 f303 	mul.w	r3, r2, r3
 80074b0:	9301      	str	r3, [sp, #4]
  tickstart = HAL_GetTick();
 80074b2:	f7fc f97b 	bl	80037ac <HAL_GetTick>
 80074b6:	4602      	mov	r2, r0
    if (count == 0U)
 80074b8:	9b01      	ldr	r3, [sp, #4]
 80074ba:	b143      	cbz	r3, 80074ce <SPI_CloseTx_ISR+0x36>
    count--;
 80074bc:	9b01      	ldr	r3, [sp, #4]
 80074be:	3b01      	subs	r3, #1
 80074c0:	9301      	str	r3, [sp, #4]
  } while ((hspi->Instance->SR & SPI_FLAG_TXE) == RESET);
 80074c2:	6823      	ldr	r3, [r4, #0]
 80074c4:	689b      	ldr	r3, [r3, #8]
 80074c6:	f013 0f02 	tst.w	r3, #2
 80074ca:	d0f5      	beq.n	80074b8 <SPI_CloseTx_ISR+0x20>
 80074cc:	e003      	b.n	80074d6 <SPI_CloseTx_ISR+0x3e>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80074ce:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 80074d0:	f043 0320 	orr.w	r3, r3, #32
 80074d4:	6563      	str	r3, [r4, #84]	@ 0x54
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 80074d6:	6821      	ldr	r1, [r4, #0]
 80074d8:	684b      	ldr	r3, [r1, #4]
 80074da:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80074de:	604b      	str	r3, [r1, #4]
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 80074e0:	2164      	movs	r1, #100	@ 0x64
 80074e2:	4620      	mov	r0, r4
 80074e4:	f7ff f878 	bl	80065d8 <SPI_EndRxTxTransaction>
 80074e8:	b118      	cbz	r0, 80074f2 <SPI_CloseTx_ISR+0x5a>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80074ea:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 80074ec:	f043 0320 	orr.w	r3, r3, #32
 80074f0:	6563      	str	r3, [r4, #84]	@ 0x54
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80074f2:	68a3      	ldr	r3, [r4, #8]
 80074f4:	b933      	cbnz	r3, 8007504 <SPI_CloseTx_ISR+0x6c>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80074f6:	9300      	str	r3, [sp, #0]
 80074f8:	6823      	ldr	r3, [r4, #0]
 80074fa:	68da      	ldr	r2, [r3, #12]
 80074fc:	9200      	str	r2, [sp, #0]
 80074fe:	689b      	ldr	r3, [r3, #8]
 8007500:	9300      	str	r3, [sp, #0]
 8007502:	9b00      	ldr	r3, [sp, #0]
  hspi->State = HAL_SPI_STATE_READY;
 8007504:	2301      	movs	r3, #1
 8007506:	f884 3051 	strb.w	r3, [r4, #81]	@ 0x51
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800750a:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800750c:	b123      	cbz	r3, 8007518 <SPI_CloseTx_ISR+0x80>
    HAL_SPI_ErrorCallback(hspi);
 800750e:	4620      	mov	r0, r4
 8007510:	f7ff ffc0 	bl	8007494 <HAL_SPI_ErrorCallback>
}
 8007514:	b002      	add	sp, #8
 8007516:	bd10      	pop	{r4, pc}
    HAL_SPI_TxCpltCallback(hspi);
 8007518:	4620      	mov	r0, r4
 800751a:	f7ff ffa6 	bl	800746a <HAL_SPI_TxCpltCallback>
}
 800751e:	e7f9      	b.n	8007514 <SPI_CloseTx_ISR+0x7c>
 8007520:	20000010 	.word	0x20000010
 8007524:	057619f1 	.word	0x057619f1

08007528 <SPI_TxISR_8BIT>:
{
 8007528:	b508      	push	{r3, lr}
  *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800752a:	6b02      	ldr	r2, [r0, #48]	@ 0x30
 800752c:	6803      	ldr	r3, [r0, #0]
 800752e:	7812      	ldrb	r2, [r2, #0]
 8007530:	731a      	strb	r2, [r3, #12]
  hspi->pTxBuffPtr++;
 8007532:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8007534:	3301      	adds	r3, #1
 8007536:	6303      	str	r3, [r0, #48]	@ 0x30
  hspi->TxXferCount--;
 8007538:	8ec3      	ldrh	r3, [r0, #54]	@ 0x36
 800753a:	b29b      	uxth	r3, r3
 800753c:	3b01      	subs	r3, #1
 800753e:	b29b      	uxth	r3, r3
 8007540:	86c3      	strh	r3, [r0, #54]	@ 0x36
  if (hspi->TxXferCount == 0U)
 8007542:	8ec3      	ldrh	r3, [r0, #54]	@ 0x36
 8007544:	b29b      	uxth	r3, r3
 8007546:	b103      	cbz	r3, 800754a <SPI_TxISR_8BIT+0x22>
}
 8007548:	bd08      	pop	{r3, pc}
    SPI_CloseTx_ISR(hspi);
 800754a:	f7ff ffa5 	bl	8007498 <SPI_CloseTx_ISR>
}
 800754e:	e7fb      	b.n	8007548 <SPI_TxISR_8BIT+0x20>

08007550 <SPI_TxISR_16BIT>:
{
 8007550:	b508      	push	{r3, lr}
  hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007552:	6b02      	ldr	r2, [r0, #48]	@ 0x30
 8007554:	6803      	ldr	r3, [r0, #0]
 8007556:	8812      	ldrh	r2, [r2, #0]
 8007558:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 800755a:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 800755c:	3302      	adds	r3, #2
 800755e:	6303      	str	r3, [r0, #48]	@ 0x30
  hspi->TxXferCount--;
 8007560:	8ec3      	ldrh	r3, [r0, #54]	@ 0x36
 8007562:	b29b      	uxth	r3, r3
 8007564:	3b01      	subs	r3, #1
 8007566:	b29b      	uxth	r3, r3
 8007568:	86c3      	strh	r3, [r0, #54]	@ 0x36
  if (hspi->TxXferCount == 0U)
 800756a:	8ec3      	ldrh	r3, [r0, #54]	@ 0x36
 800756c:	b29b      	uxth	r3, r3
 800756e:	b103      	cbz	r3, 8007572 <SPI_TxISR_16BIT+0x22>
}
 8007570:	bd08      	pop	{r3, pc}
    SPI_CloseTx_ISR(hspi);
 8007572:	f7ff ff91 	bl	8007498 <SPI_CloseTx_ISR>
}
 8007576:	e7fb      	b.n	8007570 <SPI_TxISR_16BIT+0x20>

08007578 <SPI_CloseRx_ISR>:
{
 8007578:	b510      	push	{r4, lr}
 800757a:	b082      	sub	sp, #8
 800757c:	4604      	mov	r4, r0
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 800757e:	6802      	ldr	r2, [r0, #0]
 8007580:	6853      	ldr	r3, [r2, #4]
 8007582:	f023 0360 	bic.w	r3, r3, #96	@ 0x60
 8007586:	6053      	str	r3, [r2, #4]
  if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 8007588:	f7fc f910 	bl	80037ac <HAL_GetTick>
 800758c:	4602      	mov	r2, r0
 800758e:	2164      	movs	r1, #100	@ 0x64
 8007590:	4620      	mov	r0, r4
 8007592:	f7ff f843 	bl	800661c <SPI_EndRxTransaction>
 8007596:	b118      	cbz	r0, 80075a0 <SPI_CloseRx_ISR+0x28>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007598:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800759a:	f043 0320 	orr.w	r3, r3, #32
 800759e:	6563      	str	r3, [r4, #84]	@ 0x54
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80075a0:	68a3      	ldr	r3, [r4, #8]
 80075a2:	b933      	cbnz	r3, 80075b2 <SPI_CloseRx_ISR+0x3a>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80075a4:	9301      	str	r3, [sp, #4]
 80075a6:	6823      	ldr	r3, [r4, #0]
 80075a8:	68da      	ldr	r2, [r3, #12]
 80075aa:	9201      	str	r2, [sp, #4]
 80075ac:	689b      	ldr	r3, [r3, #8]
 80075ae:	9301      	str	r3, [sp, #4]
 80075b0:	9b01      	ldr	r3, [sp, #4]
  hspi->State = HAL_SPI_STATE_READY;
 80075b2:	2301      	movs	r3, #1
 80075b4:	f884 3051 	strb.w	r3, [r4, #81]	@ 0x51
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 80075b8:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 80075ba:	b923      	cbnz	r3, 80075c6 <SPI_CloseRx_ISR+0x4e>
      HAL_SPI_RxCpltCallback(hspi);
 80075bc:	4620      	mov	r0, r4
 80075be:	f7ff ff55 	bl	800746c <HAL_SPI_RxCpltCallback>
}
 80075c2:	b002      	add	sp, #8
 80075c4:	bd10      	pop	{r4, pc}
      HAL_SPI_ErrorCallback(hspi);
 80075c6:	4620      	mov	r0, r4
 80075c8:	f7ff ff64 	bl	8007494 <HAL_SPI_ErrorCallback>
}
 80075cc:	e7f9      	b.n	80075c2 <SPI_CloseRx_ISR+0x4a>

080075ce <SPI_RxISR_8BIT>:
{
 80075ce:	b508      	push	{r3, lr}
  *hspi->pRxBuffPtr = (*(__IO uint8_t *)&hspi->Instance->DR);
 80075d0:	6802      	ldr	r2, [r0, #0]
 80075d2:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 80075d4:	7b12      	ldrb	r2, [r2, #12]
 80075d6:	701a      	strb	r2, [r3, #0]
  hspi->pRxBuffPtr++;
 80075d8:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 80075da:	3301      	adds	r3, #1
 80075dc:	6383      	str	r3, [r0, #56]	@ 0x38
  hspi->RxXferCount--;
 80075de:	8fc3      	ldrh	r3, [r0, #62]	@ 0x3e
 80075e0:	b29b      	uxth	r3, r3
 80075e2:	3b01      	subs	r3, #1
 80075e4:	b29b      	uxth	r3, r3
 80075e6:	87c3      	strh	r3, [r0, #62]	@ 0x3e
  if (hspi->RxXferCount == 0U)
 80075e8:	8fc3      	ldrh	r3, [r0, #62]	@ 0x3e
 80075ea:	b29b      	uxth	r3, r3
 80075ec:	b103      	cbz	r3, 80075f0 <SPI_RxISR_8BIT+0x22>
}
 80075ee:	bd08      	pop	{r3, pc}
    SPI_CloseRx_ISR(hspi);
 80075f0:	f7ff ffc2 	bl	8007578 <SPI_CloseRx_ISR>
}
 80075f4:	e7fb      	b.n	80075ee <SPI_RxISR_8BIT+0x20>

080075f6 <SPI_RxISR_16BIT>:
{
 80075f6:	b508      	push	{r3, lr}
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 80075f8:	6803      	ldr	r3, [r0, #0]
 80075fa:	68da      	ldr	r2, [r3, #12]
 80075fc:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 80075fe:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 8007600:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 8007602:	3302      	adds	r3, #2
 8007604:	6383      	str	r3, [r0, #56]	@ 0x38
  hspi->RxXferCount--;
 8007606:	8fc3      	ldrh	r3, [r0, #62]	@ 0x3e
 8007608:	b29b      	uxth	r3, r3
 800760a:	3b01      	subs	r3, #1
 800760c:	b29b      	uxth	r3, r3
 800760e:	87c3      	strh	r3, [r0, #62]	@ 0x3e
  if (hspi->RxXferCount == 0U)
 8007610:	8fc3      	ldrh	r3, [r0, #62]	@ 0x3e
 8007612:	b29b      	uxth	r3, r3
 8007614:	b103      	cbz	r3, 8007618 <SPI_RxISR_16BIT+0x22>
}
 8007616:	bd08      	pop	{r3, pc}
    SPI_CloseRx_ISR(hspi);
 8007618:	f7ff ffae 	bl	8007578 <SPI_CloseRx_ISR>
}
 800761c:	e7fb      	b.n	8007616 <SPI_RxISR_16BIT+0x20>
	...

08007620 <SPI_CloseRxTx_ISR>:
{
 8007620:	b510      	push	{r4, lr}
 8007622:	b082      	sub	sp, #8
 8007624:	4604      	mov	r4, r0
  __IO uint32_t count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 8007626:	4b28      	ldr	r3, [pc, #160]	@ (80076c8 <SPI_CloseRxTx_ISR+0xa8>)
 8007628:	681b      	ldr	r3, [r3, #0]
 800762a:	4a28      	ldr	r2, [pc, #160]	@ (80076cc <SPI_CloseRxTx_ISR+0xac>)
 800762c:	fba2 2303 	umull	r2, r3, r2, r3
 8007630:	0a5b      	lsrs	r3, r3, #9
 8007632:	2264      	movs	r2, #100	@ 0x64
 8007634:	fb02 f303 	mul.w	r3, r2, r3
 8007638:	9301      	str	r3, [sp, #4]
  tickstart = HAL_GetTick();
 800763a:	f7fc f8b7 	bl	80037ac <HAL_GetTick>
 800763e:	4602      	mov	r2, r0
  __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8007640:	6821      	ldr	r1, [r4, #0]
 8007642:	684b      	ldr	r3, [r1, #4]
 8007644:	f023 0320 	bic.w	r3, r3, #32
 8007648:	604b      	str	r3, [r1, #4]
    if (count == 0U)
 800764a:	9b01      	ldr	r3, [sp, #4]
 800764c:	b143      	cbz	r3, 8007660 <SPI_CloseRxTx_ISR+0x40>
    count--;
 800764e:	9b01      	ldr	r3, [sp, #4]
 8007650:	3b01      	subs	r3, #1
 8007652:	9301      	str	r3, [sp, #4]
  } while ((hspi->Instance->SR & SPI_FLAG_TXE) == RESET);
 8007654:	6823      	ldr	r3, [r4, #0]
 8007656:	689b      	ldr	r3, [r3, #8]
 8007658:	f013 0f02 	tst.w	r3, #2
 800765c:	d0f5      	beq.n	800764a <SPI_CloseRxTx_ISR+0x2a>
 800765e:	e003      	b.n	8007668 <SPI_CloseRxTx_ISR+0x48>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007660:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8007662:	f043 0320 	orr.w	r3, r3, #32
 8007666:	6563      	str	r3, [r4, #84]	@ 0x54
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8007668:	2164      	movs	r1, #100	@ 0x64
 800766a:	4620      	mov	r0, r4
 800766c:	f7fe ffb4 	bl	80065d8 <SPI_EndRxTxTransaction>
 8007670:	b118      	cbz	r0, 800767a <SPI_CloseRxTx_ISR+0x5a>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007672:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8007674:	f043 0320 	orr.w	r3, r3, #32
 8007678:	6563      	str	r3, [r4, #84]	@ 0x54
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800767a:	68a3      	ldr	r3, [r4, #8]
 800767c:	b933      	cbnz	r3, 800768c <SPI_CloseRxTx_ISR+0x6c>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800767e:	9300      	str	r3, [sp, #0]
 8007680:	6823      	ldr	r3, [r4, #0]
 8007682:	68da      	ldr	r2, [r3, #12]
 8007684:	9200      	str	r2, [sp, #0]
 8007686:	689b      	ldr	r3, [r3, #8]
 8007688:	9300      	str	r3, [sp, #0]
 800768a:	9b00      	ldr	r3, [sp, #0]
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 800768c:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800768e:	b99b      	cbnz	r3, 80076b8 <SPI_CloseRxTx_ISR+0x98>
      if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 8007690:	f894 3051 	ldrb.w	r3, [r4, #81]	@ 0x51
 8007694:	b2db      	uxtb	r3, r3
 8007696:	2b04      	cmp	r3, #4
 8007698:	d007      	beq.n	80076aa <SPI_CloseRxTx_ISR+0x8a>
        hspi->State = HAL_SPI_STATE_READY;
 800769a:	2301      	movs	r3, #1
 800769c:	f884 3051 	strb.w	r3, [r4, #81]	@ 0x51
        HAL_SPI_TxRxCpltCallback(hspi);
 80076a0:	4620      	mov	r0, r4
 80076a2:	f7ff fee4 	bl	800746e <HAL_SPI_TxRxCpltCallback>
}
 80076a6:	b002      	add	sp, #8
 80076a8:	bd10      	pop	{r4, pc}
        hspi->State = HAL_SPI_STATE_READY;
 80076aa:	2301      	movs	r3, #1
 80076ac:	f884 3051 	strb.w	r3, [r4, #81]	@ 0x51
        HAL_SPI_RxCpltCallback(hspi);
 80076b0:	4620      	mov	r0, r4
 80076b2:	f7ff fedb 	bl	800746c <HAL_SPI_RxCpltCallback>
 80076b6:	e7f6      	b.n	80076a6 <SPI_CloseRxTx_ISR+0x86>
      hspi->State = HAL_SPI_STATE_READY;
 80076b8:	2301      	movs	r3, #1
 80076ba:	f884 3051 	strb.w	r3, [r4, #81]	@ 0x51
      HAL_SPI_ErrorCallback(hspi);
 80076be:	4620      	mov	r0, r4
 80076c0:	f7ff fee8 	bl	8007494 <HAL_SPI_ErrorCallback>
}
 80076c4:	e7ef      	b.n	80076a6 <SPI_CloseRxTx_ISR+0x86>
 80076c6:	bf00      	nop
 80076c8:	20000010 	.word	0x20000010
 80076cc:	057619f1 	.word	0x057619f1

080076d0 <SPI_2linesTxISR_8BIT>:
{
 80076d0:	b508      	push	{r3, lr}
  *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 80076d2:	6b02      	ldr	r2, [r0, #48]	@ 0x30
 80076d4:	6803      	ldr	r3, [r0, #0]
 80076d6:	7812      	ldrb	r2, [r2, #0]
 80076d8:	731a      	strb	r2, [r3, #12]
  hspi->pTxBuffPtr++;
 80076da:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 80076dc:	3301      	adds	r3, #1
 80076de:	6303      	str	r3, [r0, #48]	@ 0x30
  hspi->TxXferCount--;
 80076e0:	8ec3      	ldrh	r3, [r0, #54]	@ 0x36
 80076e2:	b29b      	uxth	r3, r3
 80076e4:	3b01      	subs	r3, #1
 80076e6:	b29b      	uxth	r3, r3
 80076e8:	86c3      	strh	r3, [r0, #54]	@ 0x36
  if (hspi->TxXferCount == 0U)
 80076ea:	8ec3      	ldrh	r3, [r0, #54]	@ 0x36
 80076ec:	b29b      	uxth	r3, r3
 80076ee:	b93b      	cbnz	r3, 8007700 <SPI_2linesTxISR_8BIT+0x30>
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 80076f0:	6802      	ldr	r2, [r0, #0]
 80076f2:	6853      	ldr	r3, [r2, #4]
 80076f4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80076f8:	6053      	str	r3, [r2, #4]
    if (hspi->RxXferCount == 0U)
 80076fa:	8fc3      	ldrh	r3, [r0, #62]	@ 0x3e
 80076fc:	b29b      	uxth	r3, r3
 80076fe:	b103      	cbz	r3, 8007702 <SPI_2linesTxISR_8BIT+0x32>
}
 8007700:	bd08      	pop	{r3, pc}
      SPI_CloseRxTx_ISR(hspi);
 8007702:	f7ff ff8d 	bl	8007620 <SPI_CloseRxTx_ISR>
}
 8007706:	e7fb      	b.n	8007700 <SPI_2linesTxISR_8BIT+0x30>

08007708 <SPI_2linesRxISR_8BIT>:
{
 8007708:	b508      	push	{r3, lr}
  *hspi->pRxBuffPtr = *((__IO uint8_t *)&hspi->Instance->DR);
 800770a:	6802      	ldr	r2, [r0, #0]
 800770c:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 800770e:	7b12      	ldrb	r2, [r2, #12]
 8007710:	701a      	strb	r2, [r3, #0]
  hspi->pRxBuffPtr++;
 8007712:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 8007714:	3301      	adds	r3, #1
 8007716:	6383      	str	r3, [r0, #56]	@ 0x38
  hspi->RxXferCount--;
 8007718:	8fc3      	ldrh	r3, [r0, #62]	@ 0x3e
 800771a:	b29b      	uxth	r3, r3
 800771c:	3b01      	subs	r3, #1
 800771e:	b29b      	uxth	r3, r3
 8007720:	87c3      	strh	r3, [r0, #62]	@ 0x3e
  if (hspi->RxXferCount == 0U)
 8007722:	8fc3      	ldrh	r3, [r0, #62]	@ 0x3e
 8007724:	b29b      	uxth	r3, r3
 8007726:	b93b      	cbnz	r3, 8007738 <SPI_2linesRxISR_8BIT+0x30>
    __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 8007728:	6802      	ldr	r2, [r0, #0]
 800772a:	6853      	ldr	r3, [r2, #4]
 800772c:	f023 0360 	bic.w	r3, r3, #96	@ 0x60
 8007730:	6053      	str	r3, [r2, #4]
    if (hspi->TxXferCount == 0U)
 8007732:	8ec3      	ldrh	r3, [r0, #54]	@ 0x36
 8007734:	b29b      	uxth	r3, r3
 8007736:	b103      	cbz	r3, 800773a <SPI_2linesRxISR_8BIT+0x32>
}
 8007738:	bd08      	pop	{r3, pc}
      SPI_CloseRxTx_ISR(hspi);
 800773a:	f7ff ff71 	bl	8007620 <SPI_CloseRxTx_ISR>
}
 800773e:	e7fb      	b.n	8007738 <SPI_2linesRxISR_8BIT+0x30>

08007740 <SPI_2linesTxISR_16BIT>:
{
 8007740:	b508      	push	{r3, lr}
  hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007742:	6b02      	ldr	r2, [r0, #48]	@ 0x30
 8007744:	6803      	ldr	r3, [r0, #0]
 8007746:	8812      	ldrh	r2, [r2, #0]
 8007748:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 800774a:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 800774c:	3302      	adds	r3, #2
 800774e:	6303      	str	r3, [r0, #48]	@ 0x30
  hspi->TxXferCount--;
 8007750:	8ec3      	ldrh	r3, [r0, #54]	@ 0x36
 8007752:	b29b      	uxth	r3, r3
 8007754:	3b01      	subs	r3, #1
 8007756:	b29b      	uxth	r3, r3
 8007758:	86c3      	strh	r3, [r0, #54]	@ 0x36
  if (hspi->TxXferCount == 0U)
 800775a:	8ec3      	ldrh	r3, [r0, #54]	@ 0x36
 800775c:	b29b      	uxth	r3, r3
 800775e:	b93b      	cbnz	r3, 8007770 <SPI_2linesTxISR_16BIT+0x30>
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 8007760:	6802      	ldr	r2, [r0, #0]
 8007762:	6853      	ldr	r3, [r2, #4]
 8007764:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007768:	6053      	str	r3, [r2, #4]
    if (hspi->RxXferCount == 0U)
 800776a:	8fc3      	ldrh	r3, [r0, #62]	@ 0x3e
 800776c:	b29b      	uxth	r3, r3
 800776e:	b103      	cbz	r3, 8007772 <SPI_2linesTxISR_16BIT+0x32>
}
 8007770:	bd08      	pop	{r3, pc}
      SPI_CloseRxTx_ISR(hspi);
 8007772:	f7ff ff55 	bl	8007620 <SPI_CloseRxTx_ISR>
}
 8007776:	e7fb      	b.n	8007770 <SPI_2linesTxISR_16BIT+0x30>

08007778 <SPI_2linesRxISR_16BIT>:
{
 8007778:	b508      	push	{r3, lr}
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 800777a:	6803      	ldr	r3, [r0, #0]
 800777c:	68da      	ldr	r2, [r3, #12]
 800777e:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 8007780:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 8007782:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 8007784:	3302      	adds	r3, #2
 8007786:	6383      	str	r3, [r0, #56]	@ 0x38
  hspi->RxXferCount--;
 8007788:	8fc3      	ldrh	r3, [r0, #62]	@ 0x3e
 800778a:	b29b      	uxth	r3, r3
 800778c:	3b01      	subs	r3, #1
 800778e:	b29b      	uxth	r3, r3
 8007790:	87c3      	strh	r3, [r0, #62]	@ 0x3e
  if (hspi->RxXferCount == 0U)
 8007792:	8fc3      	ldrh	r3, [r0, #62]	@ 0x3e
 8007794:	b29b      	uxth	r3, r3
 8007796:	b93b      	cbnz	r3, 80077a8 <SPI_2linesRxISR_16BIT+0x30>
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE);
 8007798:	6802      	ldr	r2, [r0, #0]
 800779a:	6853      	ldr	r3, [r2, #4]
 800779c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80077a0:	6053      	str	r3, [r2, #4]
    if (hspi->TxXferCount == 0U)
 80077a2:	8ec3      	ldrh	r3, [r0, #54]	@ 0x36
 80077a4:	b29b      	uxth	r3, r3
 80077a6:	b103      	cbz	r3, 80077aa <SPI_2linesRxISR_16BIT+0x32>
}
 80077a8:	bd08      	pop	{r3, pc}
      SPI_CloseRxTx_ISR(hspi);
 80077aa:	f7ff ff39 	bl	8007620 <SPI_CloseRxTx_ISR>
}
 80077ae:	e7fb      	b.n	80077a8 <SPI_2linesRxISR_16BIT+0x30>

080077b0 <SPI_DMAError>:
{
 80077b0:	b508      	push	{r3, lr}
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80077b2:	6a40      	ldr	r0, [r0, #36]	@ 0x24
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 80077b4:	6802      	ldr	r2, [r0, #0]
 80077b6:	6853      	ldr	r3, [r2, #4]
 80077b8:	f023 0303 	bic.w	r3, r3, #3
 80077bc:	6053      	str	r3, [r2, #4]
  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80077be:	6d43      	ldr	r3, [r0, #84]	@ 0x54
 80077c0:	f043 0310 	orr.w	r3, r3, #16
 80077c4:	6543      	str	r3, [r0, #84]	@ 0x54
  hspi->State = HAL_SPI_STATE_READY;
 80077c6:	2301      	movs	r3, #1
 80077c8:	f880 3051 	strb.w	r3, [r0, #81]	@ 0x51
  HAL_SPI_ErrorCallback(hspi);
 80077cc:	f7ff fe62 	bl	8007494 <HAL_SPI_ErrorCallback>
}
 80077d0:	bd08      	pop	{r3, pc}

080077d2 <SPI_DMATransmitCplt>:
{
 80077d2:	b530      	push	{r4, r5, lr}
 80077d4:	b083      	sub	sp, #12
 80077d6:	4605      	mov	r5, r0
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80077d8:	6a44      	ldr	r4, [r0, #36]	@ 0x24
  tickstart = HAL_GetTick();
 80077da:	f7fb ffe7 	bl	80037ac <HAL_GetTick>
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 80077de:	682b      	ldr	r3, [r5, #0]
 80077e0:	681b      	ldr	r3, [r3, #0]
 80077e2:	f013 0f20 	tst.w	r3, #32
 80077e6:	d123      	bne.n	8007830 <SPI_DMATransmitCplt+0x5e>
 80077e8:	4602      	mov	r2, r0
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 80077ea:	6821      	ldr	r1, [r4, #0]
 80077ec:	684b      	ldr	r3, [r1, #4]
 80077ee:	f023 0320 	bic.w	r3, r3, #32
 80077f2:	604b      	str	r3, [r1, #4]
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 80077f4:	6821      	ldr	r1, [r4, #0]
 80077f6:	684b      	ldr	r3, [r1, #4]
 80077f8:	f023 0302 	bic.w	r3, r3, #2
 80077fc:	604b      	str	r3, [r1, #4]
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 80077fe:	2164      	movs	r1, #100	@ 0x64
 8007800:	4620      	mov	r0, r4
 8007802:	f7fe fee9 	bl	80065d8 <SPI_EndRxTxTransaction>
 8007806:	b118      	cbz	r0, 8007810 <SPI_DMATransmitCplt+0x3e>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007808:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800780a:	f043 0320 	orr.w	r3, r3, #32
 800780e:	6563      	str	r3, [r4, #84]	@ 0x54
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007810:	68a3      	ldr	r3, [r4, #8]
 8007812:	b933      	cbnz	r3, 8007822 <SPI_DMATransmitCplt+0x50>
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007814:	9301      	str	r3, [sp, #4]
 8007816:	6823      	ldr	r3, [r4, #0]
 8007818:	68da      	ldr	r2, [r3, #12]
 800781a:	9201      	str	r2, [sp, #4]
 800781c:	689b      	ldr	r3, [r3, #8]
 800781e:	9301      	str	r3, [sp, #4]
 8007820:	9b01      	ldr	r3, [sp, #4]
    hspi->TxXferCount = 0U;
 8007822:	2300      	movs	r3, #0
 8007824:	86e3      	strh	r3, [r4, #54]	@ 0x36
    hspi->State = HAL_SPI_STATE_READY;
 8007826:	2301      	movs	r3, #1
 8007828:	f884 3051 	strb.w	r3, [r4, #81]	@ 0x51
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800782c:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800782e:	b923      	cbnz	r3, 800783a <SPI_DMATransmitCplt+0x68>
  HAL_SPI_TxCpltCallback(hspi);
 8007830:	4620      	mov	r0, r4
 8007832:	f7ff fe1a 	bl	800746a <HAL_SPI_TxCpltCallback>
}
 8007836:	b003      	add	sp, #12
 8007838:	bd30      	pop	{r4, r5, pc}
      HAL_SPI_ErrorCallback(hspi);
 800783a:	4620      	mov	r0, r4
 800783c:	f7ff fe2a 	bl	8007494 <HAL_SPI_ErrorCallback>
      return;
 8007840:	e7f9      	b.n	8007836 <SPI_DMATransmitCplt+0x64>

08007842 <SPI_DMAReceiveCplt>:
{
 8007842:	b538      	push	{r3, r4, r5, lr}
 8007844:	4605      	mov	r5, r0
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8007846:	6a44      	ldr	r4, [r0, #36]	@ 0x24
  tickstart = HAL_GetTick();
 8007848:	f7fb ffb0 	bl	80037ac <HAL_GetTick>
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 800784c:	682b      	ldr	r3, [r5, #0]
 800784e:	681b      	ldr	r3, [r3, #0]
 8007850:	f013 0f20 	tst.w	r3, #32
 8007854:	d11e      	bne.n	8007894 <SPI_DMAReceiveCplt+0x52>
 8007856:	4602      	mov	r2, r0
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8007858:	6821      	ldr	r1, [r4, #0]
 800785a:	684b      	ldr	r3, [r1, #4]
 800785c:	f023 0320 	bic.w	r3, r3, #32
 8007860:	604b      	str	r3, [r1, #4]
    if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8007862:	68a3      	ldr	r3, [r4, #8]
 8007864:	b91b      	cbnz	r3, 800786e <SPI_DMAReceiveCplt+0x2c>
 8007866:	6863      	ldr	r3, [r4, #4]
 8007868:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800786c:	d016      	beq.n	800789c <SPI_DMAReceiveCplt+0x5a>
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 800786e:	6821      	ldr	r1, [r4, #0]
 8007870:	684b      	ldr	r3, [r1, #4]
 8007872:	f023 0301 	bic.w	r3, r3, #1
 8007876:	604b      	str	r3, [r1, #4]
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8007878:	2164      	movs	r1, #100	@ 0x64
 800787a:	4620      	mov	r0, r4
 800787c:	f7fe fece 	bl	800661c <SPI_EndRxTransaction>
 8007880:	b108      	cbz	r0, 8007886 <SPI_DMAReceiveCplt+0x44>
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007882:	2320      	movs	r3, #32
 8007884:	6563      	str	r3, [r4, #84]	@ 0x54
    hspi->RxXferCount = 0U;
 8007886:	2300      	movs	r3, #0
 8007888:	87e3      	strh	r3, [r4, #62]	@ 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 800788a:	2301      	movs	r3, #1
 800788c:	f884 3051 	strb.w	r3, [r4, #81]	@ 0x51
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007890:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8007892:	b94b      	cbnz	r3, 80078a8 <SPI_DMAReceiveCplt+0x66>
  HAL_SPI_RxCpltCallback(hspi);
 8007894:	4620      	mov	r0, r4
 8007896:	f7ff fde9 	bl	800746c <HAL_SPI_RxCpltCallback>
}
 800789a:	bd38      	pop	{r3, r4, r5, pc}
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800789c:	6821      	ldr	r1, [r4, #0]
 800789e:	684b      	ldr	r3, [r1, #4]
 80078a0:	f023 0303 	bic.w	r3, r3, #3
 80078a4:	604b      	str	r3, [r1, #4]
 80078a6:	e7e7      	b.n	8007878 <SPI_DMAReceiveCplt+0x36>
      HAL_SPI_ErrorCallback(hspi);
 80078a8:	4620      	mov	r0, r4
 80078aa:	f7ff fdf3 	bl	8007494 <HAL_SPI_ErrorCallback>
      return;
 80078ae:	e7f4      	b.n	800789a <SPI_DMAReceiveCplt+0x58>

080078b0 <SPI_DMATransmitReceiveCplt>:
{
 80078b0:	b538      	push	{r3, r4, r5, lr}
 80078b2:	4605      	mov	r5, r0
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80078b4:	6a44      	ldr	r4, [r0, #36]	@ 0x24
  tickstart = HAL_GetTick();
 80078b6:	f7fb ff79 	bl	80037ac <HAL_GetTick>
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 80078ba:	682b      	ldr	r3, [r5, #0]
 80078bc:	681b      	ldr	r3, [r3, #0]
 80078be:	f013 0f20 	tst.w	r3, #32
 80078c2:	d11b      	bne.n	80078fc <SPI_DMATransmitReceiveCplt+0x4c>
 80078c4:	4602      	mov	r2, r0
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 80078c6:	6821      	ldr	r1, [r4, #0]
 80078c8:	684b      	ldr	r3, [r1, #4]
 80078ca:	f023 0320 	bic.w	r3, r3, #32
 80078ce:	604b      	str	r3, [r1, #4]
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 80078d0:	2164      	movs	r1, #100	@ 0x64
 80078d2:	4620      	mov	r0, r4
 80078d4:	f7fe fe80 	bl	80065d8 <SPI_EndRxTxTransaction>
 80078d8:	b118      	cbz	r0, 80078e2 <SPI_DMATransmitReceiveCplt+0x32>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80078da:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 80078dc:	f043 0320 	orr.w	r3, r3, #32
 80078e0:	6563      	str	r3, [r4, #84]	@ 0x54
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 80078e2:	6822      	ldr	r2, [r4, #0]
 80078e4:	6853      	ldr	r3, [r2, #4]
 80078e6:	f023 0303 	bic.w	r3, r3, #3
 80078ea:	6053      	str	r3, [r2, #4]
    hspi->TxXferCount = 0U;
 80078ec:	2300      	movs	r3, #0
 80078ee:	86e3      	strh	r3, [r4, #54]	@ 0x36
    hspi->RxXferCount = 0U;
 80078f0:	87e3      	strh	r3, [r4, #62]	@ 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 80078f2:	2301      	movs	r3, #1
 80078f4:	f884 3051 	strb.w	r3, [r4, #81]	@ 0x51
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80078f8:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 80078fa:	b91b      	cbnz	r3, 8007904 <SPI_DMATransmitReceiveCplt+0x54>
  HAL_SPI_TxRxCpltCallback(hspi);
 80078fc:	4620      	mov	r0, r4
 80078fe:	f7ff fdb6 	bl	800746e <HAL_SPI_TxRxCpltCallback>
}
 8007902:	bd38      	pop	{r3, r4, r5, pc}
      HAL_SPI_ErrorCallback(hspi);
 8007904:	4620      	mov	r0, r4
 8007906:	f7ff fdc5 	bl	8007494 <HAL_SPI_ErrorCallback>
      return;
 800790a:	e7fa      	b.n	8007902 <SPI_DMATransmitReceiveCplt+0x52>

0800790c <HAL_SPI_IRQHandler>:
{
 800790c:	b530      	push	{r4, r5, lr}
 800790e:	b085      	sub	sp, #20
 8007910:	4604      	mov	r4, r0
  uint32_t itsource = hspi->Instance->CR2;
 8007912:	6802      	ldr	r2, [r0, #0]
 8007914:	6851      	ldr	r1, [r2, #4]
  uint32_t itflag   = hspi->Instance->SR;
 8007916:	6893      	ldr	r3, [r2, #8]
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8007918:	f3c3 1080 	ubfx	r0, r3, #6, #1
 800791c:	f013 0f40 	tst.w	r3, #64	@ 0x40
 8007920:	d105      	bne.n	800792e <HAL_SPI_IRQHandler+0x22>
 8007922:	f013 0f01 	tst.w	r3, #1
 8007926:	d002      	beq.n	800792e <HAL_SPI_IRQHandler+0x22>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8007928:	f011 0f40 	tst.w	r1, #64	@ 0x40
 800792c:	d15a      	bne.n	80079e4 <HAL_SPI_IRQHandler+0xd8>
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 800792e:	f013 0f02 	tst.w	r3, #2
 8007932:	d002      	beq.n	800793a <HAL_SPI_IRQHandler+0x2e>
 8007934:	f011 0f80 	tst.w	r1, #128	@ 0x80
 8007938:	d158      	bne.n	80079ec <HAL_SPI_IRQHandler+0xe0>
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET))
 800793a:	f3c3 1540 	ubfx	r5, r3, #5, #1
 800793e:	f013 0f20 	tst.w	r3, #32
 8007942:	d101      	bne.n	8007948 <HAL_SPI_IRQHandler+0x3c>
 8007944:	2800      	cmp	r0, #0
 8007946:	d054      	beq.n	80079f2 <HAL_SPI_IRQHandler+0xe6>
      && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8007948:	f011 0f20 	tst.w	r1, #32
 800794c:	d051      	beq.n	80079f2 <HAL_SPI_IRQHandler+0xe6>
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800794e:	b178      	cbz	r0, 8007970 <HAL_SPI_IRQHandler+0x64>
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8007950:	f894 3051 	ldrb.w	r3, [r4, #81]	@ 0x51
 8007954:	b2db      	uxtb	r3, r3
 8007956:	2b03      	cmp	r3, #3
 8007958:	d04d      	beq.n	80079f6 <HAL_SPI_IRQHandler+0xea>
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800795a:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800795c:	f043 0304 	orr.w	r3, r3, #4
 8007960:	6563      	str	r3, [r4, #84]	@ 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007962:	2300      	movs	r3, #0
 8007964:	9301      	str	r3, [sp, #4]
 8007966:	68d3      	ldr	r3, [r2, #12]
 8007968:	9301      	str	r3, [sp, #4]
 800796a:	6893      	ldr	r3, [r2, #8]
 800796c:	9301      	str	r3, [sp, #4]
 800796e:	9b01      	ldr	r3, [sp, #4]
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8007970:	b165      	cbz	r5, 800798c <HAL_SPI_IRQHandler+0x80>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8007972:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8007974:	f043 0301 	orr.w	r3, r3, #1
 8007978:	6563      	str	r3, [r4, #84]	@ 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800797a:	2300      	movs	r3, #0
 800797c:	9303      	str	r3, [sp, #12]
 800797e:	6893      	ldr	r3, [r2, #8]
 8007980:	9303      	str	r3, [sp, #12]
 8007982:	6813      	ldr	r3, [r2, #0]
 8007984:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007988:	6013      	str	r3, [r2, #0]
 800798a:	9b03      	ldr	r3, [sp, #12]
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800798c:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800798e:	2b00      	cmp	r3, #0
 8007990:	d02f      	beq.n	80079f2 <HAL_SPI_IRQHandler+0xe6>
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8007992:	6822      	ldr	r2, [r4, #0]
 8007994:	6853      	ldr	r3, [r2, #4]
 8007996:	f023 03e0 	bic.w	r3, r3, #224	@ 0xe0
 800799a:	6053      	str	r3, [r2, #4]
      hspi->State = HAL_SPI_STATE_READY;
 800799c:	2301      	movs	r3, #1
 800799e:	f884 3051 	strb.w	r3, [r4, #81]	@ 0x51
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 80079a2:	f011 0f03 	tst.w	r1, #3
 80079a6:	d02e      	beq.n	8007a06 <HAL_SPI_IRQHandler+0xfa>
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 80079a8:	6822      	ldr	r2, [r4, #0]
 80079aa:	6853      	ldr	r3, [r2, #4]
 80079ac:	f023 0303 	bic.w	r3, r3, #3
 80079b0:	6053      	str	r3, [r2, #4]
        if (hspi->hdmarx != NULL)
 80079b2:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 80079b4:	b14b      	cbz	r3, 80079ca <HAL_SPI_IRQHandler+0xbe>
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 80079b6:	4a16      	ldr	r2, [pc, #88]	@ (8007a10 <HAL_SPI_IRQHandler+0x104>)
 80079b8:	635a      	str	r2, [r3, #52]	@ 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 80079ba:	6ce0      	ldr	r0, [r4, #76]	@ 0x4c
 80079bc:	f7fc fa02 	bl	8003dc4 <HAL_DMA_Abort_IT>
 80079c0:	b118      	cbz	r0, 80079ca <HAL_SPI_IRQHandler+0xbe>
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80079c2:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 80079c4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80079c8:	6563      	str	r3, [r4, #84]	@ 0x54
        if (hspi->hdmatx != NULL)
 80079ca:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 80079cc:	b18b      	cbz	r3, 80079f2 <HAL_SPI_IRQHandler+0xe6>
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 80079ce:	4a10      	ldr	r2, [pc, #64]	@ (8007a10 <HAL_SPI_IRQHandler+0x104>)
 80079d0:	635a      	str	r2, [r3, #52]	@ 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 80079d2:	6ca0      	ldr	r0, [r4, #72]	@ 0x48
 80079d4:	f7fc f9f6 	bl	8003dc4 <HAL_DMA_Abort_IT>
 80079d8:	b158      	cbz	r0, 80079f2 <HAL_SPI_IRQHandler+0xe6>
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80079da:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 80079dc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80079e0:	6563      	str	r3, [r4, #84]	@ 0x54
 80079e2:	e006      	b.n	80079f2 <HAL_SPI_IRQHandler+0xe6>
    hspi->RxISR(hspi);
 80079e4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80079e6:	4620      	mov	r0, r4
 80079e8:	4798      	blx	r3
    return;
 80079ea:	e002      	b.n	80079f2 <HAL_SPI_IRQHandler+0xe6>
    hspi->TxISR(hspi);
 80079ec:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 80079ee:	4620      	mov	r0, r4
 80079f0:	4798      	blx	r3
}
 80079f2:	b005      	add	sp, #20
 80079f4:	bd30      	pop	{r4, r5, pc}
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80079f6:	2300      	movs	r3, #0
 80079f8:	9302      	str	r3, [sp, #8]
 80079fa:	68d3      	ldr	r3, [r2, #12]
 80079fc:	9302      	str	r3, [sp, #8]
 80079fe:	6893      	ldr	r3, [r2, #8]
 8007a00:	9302      	str	r3, [sp, #8]
 8007a02:	9b02      	ldr	r3, [sp, #8]
        return;
 8007a04:	e7f5      	b.n	80079f2 <HAL_SPI_IRQHandler+0xe6>
        HAL_SPI_ErrorCallback(hspi);
 8007a06:	4620      	mov	r0, r4
 8007a08:	f7ff fd44 	bl	8007494 <HAL_SPI_ErrorCallback>
    return;
 8007a0c:	e7f1      	b.n	80079f2 <HAL_SPI_IRQHandler+0xe6>
 8007a0e:	bf00      	nop
 8007a10:	08007a15 	.word	0x08007a15

08007a14 <SPI_DMAAbortOnError>:
{
 8007a14:	b508      	push	{r3, lr}
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8007a16:	6a40      	ldr	r0, [r0, #36]	@ 0x24
  hspi->RxXferCount = 0U;
 8007a18:	2300      	movs	r3, #0
 8007a1a:	87c3      	strh	r3, [r0, #62]	@ 0x3e
  hspi->TxXferCount = 0U;
 8007a1c:	86c3      	strh	r3, [r0, #54]	@ 0x36
  HAL_SPI_ErrorCallback(hspi);
 8007a1e:	f7ff fd39 	bl	8007494 <HAL_SPI_ErrorCallback>
}
 8007a22:	bd08      	pop	{r3, pc}

08007a24 <HAL_SPI_AbortCpltCallback>:
}
 8007a24:	4770      	bx	lr
	...

08007a28 <HAL_SPI_Abort_IT>:
{
 8007a28:	b570      	push	{r4, r5, r6, lr}
 8007a2a:	b084      	sub	sp, #16
 8007a2c:	4604      	mov	r4, r0
  resetcount = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 8007a2e:	4b4d      	ldr	r3, [pc, #308]	@ (8007b64 <HAL_SPI_Abort_IT+0x13c>)
 8007a30:	681b      	ldr	r3, [r3, #0]
 8007a32:	4a4d      	ldr	r2, [pc, #308]	@ (8007b68 <HAL_SPI_Abort_IT+0x140>)
 8007a34:	fba2 2303 	umull	r2, r3, r2, r3
 8007a38:	0a5b      	lsrs	r3, r3, #9
 8007a3a:	2264      	movs	r2, #100	@ 0x64
 8007a3c:	fb02 f303 	mul.w	r3, r2, r3
 8007a40:	9302      	str	r3, [sp, #8]
  count = resetcount;
 8007a42:	9b02      	ldr	r3, [sp, #8]
 8007a44:	9303      	str	r3, [sp, #12]
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_ERRIE);
 8007a46:	6802      	ldr	r2, [r0, #0]
 8007a48:	6853      	ldr	r3, [r2, #4]
 8007a4a:	f023 0320 	bic.w	r3, r3, #32
 8007a4e:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_TXEIE))
 8007a50:	6802      	ldr	r2, [r0, #0]
 8007a52:	6853      	ldr	r3, [r2, #4]
 8007a54:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8007a58:	d012      	beq.n	8007a80 <HAL_SPI_Abort_IT+0x58>
    hspi->TxISR = SPI_AbortTx_ISR;
 8007a5a:	4b44      	ldr	r3, [pc, #272]	@ (8007b6c <HAL_SPI_Abort_IT+0x144>)
 8007a5c:	6443      	str	r3, [r0, #68]	@ 0x44
      if (count == 0U)
 8007a5e:	9b03      	ldr	r3, [sp, #12]
 8007a60:	b143      	cbz	r3, 8007a74 <HAL_SPI_Abort_IT+0x4c>
      count--;
 8007a62:	9b03      	ldr	r3, [sp, #12]
 8007a64:	3b01      	subs	r3, #1
 8007a66:	9303      	str	r3, [sp, #12]
    } while (hspi->State != HAL_SPI_STATE_ABORT);
 8007a68:	f894 3051 	ldrb.w	r3, [r4, #81]	@ 0x51
 8007a6c:	b2db      	uxtb	r3, r3
 8007a6e:	2b07      	cmp	r3, #7
 8007a70:	d1f5      	bne.n	8007a5e <HAL_SPI_Abort_IT+0x36>
 8007a72:	e003      	b.n	8007a7c <HAL_SPI_Abort_IT+0x54>
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8007a74:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8007a76:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007a7a:	6563      	str	r3, [r4, #84]	@ 0x54
    count = resetcount;
 8007a7c:	9b02      	ldr	r3, [sp, #8]
 8007a7e:	9303      	str	r3, [sp, #12]
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXNEIE))
 8007a80:	6853      	ldr	r3, [r2, #4]
 8007a82:	f013 0f40 	tst.w	r3, #64	@ 0x40
 8007a86:	d012      	beq.n	8007aae <HAL_SPI_Abort_IT+0x86>
    hspi->RxISR = SPI_AbortRx_ISR;
 8007a88:	4b39      	ldr	r3, [pc, #228]	@ (8007b70 <HAL_SPI_Abort_IT+0x148>)
 8007a8a:	6423      	str	r3, [r4, #64]	@ 0x40
      if (count == 0U)
 8007a8c:	9b03      	ldr	r3, [sp, #12]
 8007a8e:	b143      	cbz	r3, 8007aa2 <HAL_SPI_Abort_IT+0x7a>
      count--;
 8007a90:	9b03      	ldr	r3, [sp, #12]
 8007a92:	3b01      	subs	r3, #1
 8007a94:	9303      	str	r3, [sp, #12]
    } while (hspi->State != HAL_SPI_STATE_ABORT);
 8007a96:	f894 3051 	ldrb.w	r3, [r4, #81]	@ 0x51
 8007a9a:	b2db      	uxtb	r3, r3
 8007a9c:	2b07      	cmp	r3, #7
 8007a9e:	d1f5      	bne.n	8007a8c <HAL_SPI_Abort_IT+0x64>
 8007aa0:	e003      	b.n	8007aaa <HAL_SPI_Abort_IT+0x82>
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8007aa2:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8007aa4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007aa8:	6563      	str	r3, [r4, #84]	@ 0x54
    count = resetcount;
 8007aaa:	9b02      	ldr	r3, [sp, #8]
 8007aac:	9303      	str	r3, [sp, #12]
  if (hspi->hdmatx != NULL)
 8007aae:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 8007ab0:	b12b      	cbz	r3, 8007abe <HAL_SPI_Abort_IT+0x96>
    if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_TXDMAEN))
 8007ab2:	6852      	ldr	r2, [r2, #4]
 8007ab4:	f012 0f02 	tst.w	r2, #2
 8007ab8:	d01b      	beq.n	8007af2 <HAL_SPI_Abort_IT+0xca>
      hspi->hdmatx->XferAbortCallback = SPI_DMATxAbortCallback;
 8007aba:	4a2e      	ldr	r2, [pc, #184]	@ (8007b74 <HAL_SPI_Abort_IT+0x14c>)
 8007abc:	635a      	str	r2, [r3, #52]	@ 0x34
  if (hspi->hdmarx != NULL)
 8007abe:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 8007ac0:	b133      	cbz	r3, 8007ad0 <HAL_SPI_Abort_IT+0xa8>
    if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXDMAEN))
 8007ac2:	6822      	ldr	r2, [r4, #0]
 8007ac4:	6852      	ldr	r2, [r2, #4]
 8007ac6:	f012 0f01 	tst.w	r2, #1
 8007aca:	d015      	beq.n	8007af8 <HAL_SPI_Abort_IT+0xd0>
      hspi->hdmarx->XferAbortCallback = SPI_DMARxAbortCallback;
 8007acc:	4a2a      	ldr	r2, [pc, #168]	@ (8007b78 <HAL_SPI_Abort_IT+0x150>)
 8007ace:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_TXDMAEN))
 8007ad0:	6823      	ldr	r3, [r4, #0]
 8007ad2:	685b      	ldr	r3, [r3, #4]
 8007ad4:	f013 0f02 	tst.w	r3, #2
 8007ad8:	d011      	beq.n	8007afe <HAL_SPI_Abort_IT+0xd6>
    if (hspi->hdmatx != NULL)
 8007ada:	6ca0      	ldr	r0, [r4, #72]	@ 0x48
 8007adc:	b328      	cbz	r0, 8007b2a <HAL_SPI_Abort_IT+0x102>
      if (HAL_DMA_Abort_IT(hspi->hdmatx) != HAL_OK)
 8007ade:	f7fc f971 	bl	8003dc4 <HAL_DMA_Abort_IT>
 8007ae2:	b320      	cbz	r0, 8007b2e <HAL_SPI_Abort_IT+0x106>
        hspi->hdmatx->XferAbortCallback = NULL;
 8007ae4:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 8007ae6:	2200      	movs	r2, #0
 8007ae8:	635a      	str	r2, [r3, #52]	@ 0x34
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 8007aea:	2340      	movs	r3, #64	@ 0x40
 8007aec:	6563      	str	r3, [r4, #84]	@ 0x54
  abortcplt = 1U;
 8007aee:	2601      	movs	r6, #1
 8007af0:	e006      	b.n	8007b00 <HAL_SPI_Abort_IT+0xd8>
      hspi->hdmatx->XferAbortCallback = NULL;
 8007af2:	2200      	movs	r2, #0
 8007af4:	635a      	str	r2, [r3, #52]	@ 0x34
 8007af6:	e7e2      	b.n	8007abe <HAL_SPI_Abort_IT+0x96>
      hspi->hdmarx->XferAbortCallback = NULL;
 8007af8:	2200      	movs	r2, #0
 8007afa:	635a      	str	r2, [r3, #52]	@ 0x34
 8007afc:	e7e8      	b.n	8007ad0 <HAL_SPI_Abort_IT+0xa8>
  abortcplt = 1U;
 8007afe:	2601      	movs	r6, #1
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXDMAEN))
 8007b00:	6823      	ldr	r3, [r4, #0]
 8007b02:	685b      	ldr	r3, [r3, #4]
 8007b04:	f013 0f01 	tst.w	r3, #1
 8007b08:	d00a      	beq.n	8007b20 <HAL_SPI_Abort_IT+0xf8>
    if (hspi->hdmarx != NULL)
 8007b0a:	6ce0      	ldr	r0, [r4, #76]	@ 0x4c
 8007b0c:	b140      	cbz	r0, 8007b20 <HAL_SPI_Abort_IT+0xf8>
      if (HAL_DMA_Abort_IT(hspi->hdmarx) !=  HAL_OK)
 8007b0e:	f7fc f959 	bl	8003dc4 <HAL_DMA_Abort_IT>
 8007b12:	4605      	mov	r5, r0
 8007b14:	b130      	cbz	r0, 8007b24 <HAL_SPI_Abort_IT+0xfc>
        hspi->hdmarx->XferAbortCallback = NULL;
 8007b16:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 8007b18:	2200      	movs	r2, #0
 8007b1a:	635a      	str	r2, [r3, #52]	@ 0x34
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 8007b1c:	2340      	movs	r3, #64	@ 0x40
 8007b1e:	6563      	str	r3, [r4, #84]	@ 0x54
  if (abortcplt == 1U)
 8007b20:	b93e      	cbnz	r6, 8007b32 <HAL_SPI_Abort_IT+0x10a>
  errorcode = HAL_OK;
 8007b22:	2500      	movs	r5, #0
}
 8007b24:	4628      	mov	r0, r5
 8007b26:	b004      	add	sp, #16
 8007b28:	bd70      	pop	{r4, r5, r6, pc}
  abortcplt = 1U;
 8007b2a:	2601      	movs	r6, #1
 8007b2c:	e7e8      	b.n	8007b00 <HAL_SPI_Abort_IT+0xd8>
        abortcplt = 0U;
 8007b2e:	2600      	movs	r6, #0
 8007b30:	e7e6      	b.n	8007b00 <HAL_SPI_Abort_IT+0xd8>
    hspi->RxXferCount = 0U;
 8007b32:	2300      	movs	r3, #0
 8007b34:	87e3      	strh	r3, [r4, #62]	@ 0x3e
    hspi->TxXferCount = 0U;
 8007b36:	86e3      	strh	r3, [r4, #54]	@ 0x36
    if (hspi->ErrorCode == HAL_SPI_ERROR_ABORT)
 8007b38:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8007b3a:	2b40      	cmp	r3, #64	@ 0x40
 8007b3c:	d010      	beq.n	8007b60 <HAL_SPI_Abort_IT+0x138>
      hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007b3e:	2500      	movs	r5, #0
 8007b40:	6565      	str	r5, [r4, #84]	@ 0x54
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007b42:	2300      	movs	r3, #0
 8007b44:	9301      	str	r3, [sp, #4]
 8007b46:	6823      	ldr	r3, [r4, #0]
 8007b48:	68da      	ldr	r2, [r3, #12]
 8007b4a:	9201      	str	r2, [sp, #4]
 8007b4c:	689b      	ldr	r3, [r3, #8]
 8007b4e:	9301      	str	r3, [sp, #4]
 8007b50:	9b01      	ldr	r3, [sp, #4]
    hspi->State = HAL_SPI_STATE_READY;
 8007b52:	2301      	movs	r3, #1
 8007b54:	f884 3051 	strb.w	r3, [r4, #81]	@ 0x51
    HAL_SPI_AbortCpltCallback(hspi);
 8007b58:	4620      	mov	r0, r4
 8007b5a:	f7ff ff63 	bl	8007a24 <HAL_SPI_AbortCpltCallback>
 8007b5e:	e7e1      	b.n	8007b24 <HAL_SPI_Abort_IT+0xfc>
      errorcode = HAL_ERROR;
 8007b60:	2501      	movs	r5, #1
 8007b62:	e7ee      	b.n	8007b42 <HAL_SPI_Abort_IT+0x11a>
 8007b64:	20000010 	.word	0x20000010
 8007b68:	057619f1 	.word	0x057619f1
 8007b6c:	080064f5 	.word	0x080064f5
 8007b70:	0800648d 	.word	0x0800648d
 8007b74:	08007bed 	.word	0x08007bed
 8007b78:	08007b7d 	.word	0x08007b7d

08007b7c <SPI_DMARxAbortCallback>:
{
 8007b7c:	b510      	push	{r4, lr}
 8007b7e:	b082      	sub	sp, #8
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8007b80:	6a44      	ldr	r4, [r0, #36]	@ 0x24
  __HAL_SPI_DISABLE(hspi);
 8007b82:	6822      	ldr	r2, [r4, #0]
 8007b84:	6813      	ldr	r3, [r2, #0]
 8007b86:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007b8a:	6013      	str	r3, [r2, #0]
  hspi->hdmarx->XferAbortCallback = NULL;
 8007b8c:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 8007b8e:	2200      	movs	r2, #0
 8007b90:	635a      	str	r2, [r3, #52]	@ 0x34
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8007b92:	6822      	ldr	r2, [r4, #0]
 8007b94:	6853      	ldr	r3, [r2, #4]
 8007b96:	f023 0301 	bic.w	r3, r3, #1
 8007b9a:	6053      	str	r3, [r2, #4]
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 8007b9c:	f7fb fe06 	bl	80037ac <HAL_GetTick>
 8007ba0:	4602      	mov	r2, r0
 8007ba2:	2164      	movs	r1, #100	@ 0x64
 8007ba4:	4620      	mov	r0, r4
 8007ba6:	f7fe fd17 	bl	80065d8 <SPI_EndRxTxTransaction>
 8007baa:	b118      	cbz	r0, 8007bb4 <SPI_DMARxAbortCallback+0x38>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8007bac:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8007bae:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007bb2:	6563      	str	r3, [r4, #84]	@ 0x54
  if (hspi->hdmatx != NULL)
 8007bb4:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 8007bb6:	b10b      	cbz	r3, 8007bbc <SPI_DMARxAbortCallback+0x40>
    if (hspi->hdmatx->XferAbortCallback != NULL)
 8007bb8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007bba:	b9ab      	cbnz	r3, 8007be8 <SPI_DMARxAbortCallback+0x6c>
  hspi->RxXferCount = 0U;
 8007bbc:	2300      	movs	r3, #0
 8007bbe:	87e3      	strh	r3, [r4, #62]	@ 0x3e
  hspi->TxXferCount = 0U;
 8007bc0:	86e3      	strh	r3, [r4, #54]	@ 0x36
  if (hspi->ErrorCode != HAL_SPI_ERROR_ABORT)
 8007bc2:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8007bc4:	2b40      	cmp	r3, #64	@ 0x40
 8007bc6:	d001      	beq.n	8007bcc <SPI_DMARxAbortCallback+0x50>
    hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007bc8:	2300      	movs	r3, #0
 8007bca:	6563      	str	r3, [r4, #84]	@ 0x54
  __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007bcc:	2300      	movs	r3, #0
 8007bce:	9301      	str	r3, [sp, #4]
 8007bd0:	6823      	ldr	r3, [r4, #0]
 8007bd2:	68da      	ldr	r2, [r3, #12]
 8007bd4:	9201      	str	r2, [sp, #4]
 8007bd6:	689b      	ldr	r3, [r3, #8]
 8007bd8:	9301      	str	r3, [sp, #4]
 8007bda:	9b01      	ldr	r3, [sp, #4]
  hspi->State  = HAL_SPI_STATE_READY;
 8007bdc:	2301      	movs	r3, #1
 8007bde:	f884 3051 	strb.w	r3, [r4, #81]	@ 0x51
  HAL_SPI_AbortCpltCallback(hspi);
 8007be2:	4620      	mov	r0, r4
 8007be4:	f7ff ff1e 	bl	8007a24 <HAL_SPI_AbortCpltCallback>
}
 8007be8:	b002      	add	sp, #8
 8007bea:	bd10      	pop	{r4, pc}

08007bec <SPI_DMATxAbortCallback>:
{
 8007bec:	b500      	push	{lr}
 8007bee:	b083      	sub	sp, #12
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8007bf0:	6a40      	ldr	r0, [r0, #36]	@ 0x24
  hspi->hdmatx->XferAbortCallback = NULL;
 8007bf2:	6c83      	ldr	r3, [r0, #72]	@ 0x48
 8007bf4:	2200      	movs	r2, #0
 8007bf6:	635a      	str	r2, [r3, #52]	@ 0x34
  count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 8007bf8:	4b1c      	ldr	r3, [pc, #112]	@ (8007c6c <SPI_DMATxAbortCallback+0x80>)
 8007bfa:	681b      	ldr	r3, [r3, #0]
 8007bfc:	4a1c      	ldr	r2, [pc, #112]	@ (8007c70 <SPI_DMATxAbortCallback+0x84>)
 8007bfe:	fba2 2303 	umull	r2, r3, r2, r3
 8007c02:	0a5b      	lsrs	r3, r3, #9
 8007c04:	2264      	movs	r2, #100	@ 0x64
 8007c06:	fb02 f303 	mul.w	r3, r2, r3
 8007c0a:	9301      	str	r3, [sp, #4]
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8007c0c:	6802      	ldr	r2, [r0, #0]
 8007c0e:	6853      	ldr	r3, [r2, #4]
 8007c10:	f023 0302 	bic.w	r3, r3, #2
 8007c14:	6053      	str	r3, [r2, #4]
    if (count == 0U)
 8007c16:	9b01      	ldr	r3, [sp, #4]
 8007c18:	b143      	cbz	r3, 8007c2c <SPI_DMATxAbortCallback+0x40>
    count--;
 8007c1a:	9b01      	ldr	r3, [sp, #4]
 8007c1c:	3b01      	subs	r3, #1
 8007c1e:	9301      	str	r3, [sp, #4]
  } while ((hspi->Instance->SR & SPI_FLAG_TXE) == RESET);
 8007c20:	6803      	ldr	r3, [r0, #0]
 8007c22:	689b      	ldr	r3, [r3, #8]
 8007c24:	f013 0f02 	tst.w	r3, #2
 8007c28:	d0f5      	beq.n	8007c16 <SPI_DMATxAbortCallback+0x2a>
 8007c2a:	e003      	b.n	8007c34 <SPI_DMATxAbortCallback+0x48>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8007c2c:	6d43      	ldr	r3, [r0, #84]	@ 0x54
 8007c2e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007c32:	6543      	str	r3, [r0, #84]	@ 0x54
  if (hspi->hdmarx != NULL)
 8007c34:	6cc3      	ldr	r3, [r0, #76]	@ 0x4c
 8007c36:	b10b      	cbz	r3, 8007c3c <SPI_DMATxAbortCallback+0x50>
    if (hspi->hdmarx->XferAbortCallback != NULL)
 8007c38:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007c3a:	b9a3      	cbnz	r3, 8007c66 <SPI_DMATxAbortCallback+0x7a>
  hspi->RxXferCount = 0U;
 8007c3c:	2300      	movs	r3, #0
 8007c3e:	87c3      	strh	r3, [r0, #62]	@ 0x3e
  hspi->TxXferCount = 0U;
 8007c40:	86c3      	strh	r3, [r0, #54]	@ 0x36
  if (hspi->ErrorCode != HAL_SPI_ERROR_ABORT)
 8007c42:	6d43      	ldr	r3, [r0, #84]	@ 0x54
 8007c44:	2b40      	cmp	r3, #64	@ 0x40
 8007c46:	d001      	beq.n	8007c4c <SPI_DMATxAbortCallback+0x60>
    hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007c48:	2300      	movs	r3, #0
 8007c4a:	6543      	str	r3, [r0, #84]	@ 0x54
  __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007c4c:	2300      	movs	r3, #0
 8007c4e:	9300      	str	r3, [sp, #0]
 8007c50:	6803      	ldr	r3, [r0, #0]
 8007c52:	68da      	ldr	r2, [r3, #12]
 8007c54:	9200      	str	r2, [sp, #0]
 8007c56:	689b      	ldr	r3, [r3, #8]
 8007c58:	9300      	str	r3, [sp, #0]
 8007c5a:	9b00      	ldr	r3, [sp, #0]
  hspi->State  = HAL_SPI_STATE_READY;
 8007c5c:	2301      	movs	r3, #1
 8007c5e:	f880 3051 	strb.w	r3, [r0, #81]	@ 0x51
  HAL_SPI_AbortCpltCallback(hspi);
 8007c62:	f7ff fedf 	bl	8007a24 <HAL_SPI_AbortCpltCallback>
}
 8007c66:	b003      	add	sp, #12
 8007c68:	f85d fb04 	ldr.w	pc, [sp], #4
 8007c6c:	20000010 	.word	0x20000010
 8007c70:	057619f1 	.word	0x057619f1

08007c74 <HAL_SPI_GetState>:
  return hspi->State;
 8007c74:	f890 0051 	ldrb.w	r0, [r0, #81]	@ 0x51
}
 8007c78:	4770      	bx	lr

08007c7a <HAL_SPI_GetError>:
  return hspi->ErrorCode;
 8007c7a:	6d40      	ldr	r0, [r0, #84]	@ 0x54
}
 8007c7c:	4770      	bx	lr
	...

08007c80 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007c80:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007c82:	6a03      	ldr	r3, [r0, #32]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007c84:	6a02      	ldr	r2, [r0, #32]
 8007c86:	f022 0201 	bic.w	r2, r2, #1
 8007c8a:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007c8c:	6842      	ldr	r2, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007c8e:	6984      	ldr	r4, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007c90:	f024 0c73 	bic.w	ip, r4, #115	@ 0x73
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007c94:	680c      	ldr	r4, [r1, #0]
 8007c96:	ea44 040c 	orr.w	r4, r4, ip

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007c9a:	f023 0c02 	bic.w	ip, r3, #2
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007c9e:	688b      	ldr	r3, [r1, #8]
 8007ca0:	ea43 030c 	orr.w	r3, r3, ip

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007ca4:	4d11      	ldr	r5, [pc, #68]	@ (8007cec <TIM_OC1_SetConfig+0x6c>)
 8007ca6:	42a8      	cmp	r0, r5
 8007ca8:	d003      	beq.n	8007cb2 <TIM_OC1_SetConfig+0x32>
 8007caa:	f505 6500 	add.w	r5, r5, #2048	@ 0x800
 8007cae:	42a8      	cmp	r0, r5
 8007cb0:	d105      	bne.n	8007cbe <TIM_OC1_SetConfig+0x3e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007cb2:	f023 0308 	bic.w	r3, r3, #8
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007cb6:	68cd      	ldr	r5, [r1, #12]
 8007cb8:	432b      	orrs	r3, r5
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007cba:	f023 0304 	bic.w	r3, r3, #4
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007cbe:	4d0b      	ldr	r5, [pc, #44]	@ (8007cec <TIM_OC1_SetConfig+0x6c>)
 8007cc0:	42a8      	cmp	r0, r5
 8007cc2:	d003      	beq.n	8007ccc <TIM_OC1_SetConfig+0x4c>
 8007cc4:	f505 6500 	add.w	r5, r5, #2048	@ 0x800
 8007cc8:	42a8      	cmp	r0, r5
 8007cca:	d107      	bne.n	8007cdc <TIM_OC1_SetConfig+0x5c>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007ccc:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007cd0:	694d      	ldr	r5, [r1, #20]
 8007cd2:	ea45 0c02 	orr.w	ip, r5, r2
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007cd6:	698a      	ldr	r2, [r1, #24]
 8007cd8:	ea42 020c 	orr.w	r2, r2, ip
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007cdc:	6042      	str	r2, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007cde:	6184      	str	r4, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007ce0:	684a      	ldr	r2, [r1, #4]
 8007ce2:	6342      	str	r2, [r0, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007ce4:	6203      	str	r3, [r0, #32]
}
 8007ce6:	bc30      	pop	{r4, r5}
 8007ce8:	4770      	bx	lr
 8007cea:	bf00      	nop
 8007cec:	40012c00 	.word	0x40012c00

08007cf0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007cf0:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007cf2:	6a03      	ldr	r3, [r0, #32]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007cf4:	6a02      	ldr	r2, [r0, #32]
 8007cf6:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007cfa:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007cfc:	6842      	ldr	r2, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007cfe:	69c4      	ldr	r4, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007d00:	f024 0c73 	bic.w	ip, r4, #115	@ 0x73
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007d04:	680c      	ldr	r4, [r1, #0]
 8007d06:	ea44 050c 	orr.w	r5, r4, ip

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007d0a:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007d0e:	688c      	ldr	r4, [r1, #8]
 8007d10:	ea43 2304 	orr.w	r3, r3, r4, lsl #8

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007d14:	4c11      	ldr	r4, [pc, #68]	@ (8007d5c <TIM_OC3_SetConfig+0x6c>)
 8007d16:	42a0      	cmp	r0, r4
 8007d18:	d003      	beq.n	8007d22 <TIM_OC3_SetConfig+0x32>
 8007d1a:	f504 6400 	add.w	r4, r4, #2048	@ 0x800
 8007d1e:	42a0      	cmp	r0, r4
 8007d20:	d106      	bne.n	8007d30 <TIM_OC3_SetConfig+0x40>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007d22:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007d26:	68cc      	ldr	r4, [r1, #12]
 8007d28:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007d2c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007d30:	4c0a      	ldr	r4, [pc, #40]	@ (8007d5c <TIM_OC3_SetConfig+0x6c>)
 8007d32:	42a0      	cmp	r0, r4
 8007d34:	d003      	beq.n	8007d3e <TIM_OC3_SetConfig+0x4e>
 8007d36:	f504 6400 	add.w	r4, r4, #2048	@ 0x800
 8007d3a:	42a0      	cmp	r0, r4
 8007d3c:	d107      	bne.n	8007d4e <TIM_OC3_SetConfig+0x5e>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007d3e:	f422 5240 	bic.w	r2, r2, #12288	@ 0x3000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007d42:	694c      	ldr	r4, [r1, #20]
 8007d44:	ea42 1204 	orr.w	r2, r2, r4, lsl #4
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007d48:	698c      	ldr	r4, [r1, #24]
 8007d4a:	ea42 1204 	orr.w	r2, r2, r4, lsl #4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007d4e:	6042      	str	r2, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007d50:	61c5      	str	r5, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007d52:	684a      	ldr	r2, [r1, #4]
 8007d54:	63c2      	str	r2, [r0, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007d56:	6203      	str	r3, [r0, #32]
}
 8007d58:	bc30      	pop	{r4, r5}
 8007d5a:	4770      	bx	lr
 8007d5c:	40012c00 	.word	0x40012c00

08007d60 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007d60:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007d62:	6a03      	ldr	r3, [r0, #32]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007d64:	6a02      	ldr	r2, [r0, #32]
 8007d66:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8007d6a:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007d6c:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007d6e:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007d70:	f422 42e6 	bic.w	r2, r2, #29440	@ 0x7300

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007d74:	680d      	ldr	r5, [r1, #0]
 8007d76:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007d7a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007d7e:	688d      	ldr	r5, [r1, #8]
 8007d80:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007d84:	4d09      	ldr	r5, [pc, #36]	@ (8007dac <TIM_OC4_SetConfig+0x4c>)
 8007d86:	42a8      	cmp	r0, r5
 8007d88:	d003      	beq.n	8007d92 <TIM_OC4_SetConfig+0x32>
 8007d8a:	f505 6500 	add.w	r5, r5, #2048	@ 0x800
 8007d8e:	42a8      	cmp	r0, r5
 8007d90:	d104      	bne.n	8007d9c <TIM_OC4_SetConfig+0x3c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007d92:	f424 4480 	bic.w	r4, r4, #16384	@ 0x4000

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007d96:	694d      	ldr	r5, [r1, #20]
 8007d98:	ea44 1485 	orr.w	r4, r4, r5, lsl #6
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007d9c:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007d9e:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007da0:	684a      	ldr	r2, [r1, #4]
 8007da2:	6402      	str	r2, [r0, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007da4:	6203      	str	r3, [r0, #32]
}
 8007da6:	bc30      	pop	{r4, r5}
 8007da8:	4770      	bx	lr
 8007daa:	bf00      	nop
 8007dac:	40012c00 	.word	0x40012c00

08007db0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007db0:	b410      	push	{r4}
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007db2:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007db4:	6a04      	ldr	r4, [r0, #32]
 8007db6:	f024 0401 	bic.w	r4, r4, #1
 8007dba:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007dbc:	6984      	ldr	r4, [r0, #24]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007dbe:	f024 0cf0 	bic.w	ip, r4, #240	@ 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007dc2:	ea4c 1202 	orr.w	r2, ip, r2, lsl #4

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007dc6:	f023 030a 	bic.w	r3, r3, #10
  tmpccer |= TIM_ICPolarity;
 8007dca:	430b      	orrs	r3, r1

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007dcc:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8007dce:	6203      	str	r3, [r0, #32]
}
 8007dd0:	bc10      	pop	{r4}
 8007dd2:	4770      	bx	lr

08007dd4 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007dd4:	b430      	push	{r4, r5}
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8007dd6:	6a05      	ldr	r5, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007dd8:	6a04      	ldr	r4, [r0, #32]
 8007dda:	f024 0410 	bic.w	r4, r4, #16
 8007dde:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007de0:	6984      	ldr	r4, [r0, #24]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8007de2:	f424 7c40 	bic.w	ip, r4, #768	@ 0x300
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8007de6:	ea4c 2c02 	orr.w	ip, ip, r2, lsl #8

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007dea:	f42c 4c70 	bic.w	ip, ip, #61440	@ 0xf000
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8007dee:	031b      	lsls	r3, r3, #12
 8007df0:	b29b      	uxth	r3, r3
 8007df2:	ea43 030c 	orr.w	r3, r3, ip

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007df6:	f025 05a0 	bic.w	r5, r5, #160	@ 0xa0
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8007dfa:	0109      	lsls	r1, r1, #4
 8007dfc:	f001 01a0 	and.w	r1, r1, #160	@ 0xa0
 8007e00:	4329      	orrs	r1, r5

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007e02:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8007e04:	6201      	str	r1, [r0, #32]
}
 8007e06:	bc30      	pop	{r4, r5}
 8007e08:	4770      	bx	lr

08007e0a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007e0a:	b410      	push	{r4}
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8007e0c:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007e0e:	6a04      	ldr	r4, [r0, #32]
 8007e10:	f024 0410 	bic.w	r4, r4, #16
 8007e14:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007e16:	6984      	ldr	r4, [r0, #24]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007e18:	f424 4c70 	bic.w	ip, r4, #61440	@ 0xf000
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007e1c:	ea4c 3202 	orr.w	r2, ip, r2, lsl #12

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007e20:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 8007e24:	ea43 1301 	orr.w	r3, r3, r1, lsl #4

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007e28:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8007e2a:	6203      	str	r3, [r0, #32]
}
 8007e2c:	bc10      	pop	{r4}
 8007e2e:	4770      	bx	lr

08007e30 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007e30:	b430      	push	{r4, r5}
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 8007e32:	6a05      	ldr	r5, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007e34:	6a04      	ldr	r4, [r0, #32]
 8007e36:	f424 7480 	bic.w	r4, r4, #256	@ 0x100
 8007e3a:	6204      	str	r4, [r0, #32]
  tmpccmr2 = TIMx->CCMR2;
 8007e3c:	69c4      	ldr	r4, [r0, #28]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8007e3e:	f024 0c03 	bic.w	ip, r4, #3
  tmpccmr2 |= TIM_ICSelection;
 8007e42:	ea4c 0c02 	orr.w	ip, ip, r2

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8007e46:	f02c 0cf0 	bic.w	ip, ip, #240	@ 0xf0
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8007e4a:	011b      	lsls	r3, r3, #4
 8007e4c:	b2db      	uxtb	r3, r3
 8007e4e:	ea43 030c 	orr.w	r3, r3, ip

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P);
 8007e52:	f425 7500 	bic.w	r5, r5, #512	@ 0x200
  tmpccer |= ((TIM_ICPolarity << 8U) & TIM_CCER_CC3P);
 8007e56:	0209      	lsls	r1, r1, #8
 8007e58:	f401 7100 	and.w	r1, r1, #512	@ 0x200
 8007e5c:	4329      	orrs	r1, r5

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8007e5e:	61c3      	str	r3, [r0, #28]
  TIMx->CCER = tmpccer;
 8007e60:	6201      	str	r1, [r0, #32]
}
 8007e62:	bc30      	pop	{r4, r5}
 8007e64:	4770      	bx	lr

08007e66 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007e66:	b430      	push	{r4, r5}
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 8007e68:	6a05      	ldr	r5, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007e6a:	6a04      	ldr	r4, [r0, #32]
 8007e6c:	f424 5480 	bic.w	r4, r4, #4096	@ 0x1000
 8007e70:	6204      	str	r4, [r0, #32]
  tmpccmr2 = TIMx->CCMR2;
 8007e72:	69c4      	ldr	r4, [r0, #28]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8007e74:	f424 7c40 	bic.w	ip, r4, #768	@ 0x300
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8007e78:	ea4c 2c02 	orr.w	ip, ip, r2, lsl #8

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8007e7c:	f42c 4c70 	bic.w	ip, ip, #61440	@ 0xf000
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8007e80:	031b      	lsls	r3, r3, #12
 8007e82:	b29b      	uxth	r3, r3
 8007e84:	ea43 030c 	orr.w	r3, r3, ip

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P);
 8007e88:	f425 5500 	bic.w	r5, r5, #8192	@ 0x2000
  tmpccer |= ((TIM_ICPolarity << 12U) & TIM_CCER_CC4P);
 8007e8c:	0309      	lsls	r1, r1, #12
 8007e8e:	f401 5100 	and.w	r1, r1, #8192	@ 0x2000
 8007e92:	4329      	orrs	r1, r5

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8007e94:	61c3      	str	r3, [r0, #28]
  TIMx->CCER = tmpccer ;
 8007e96:	6201      	str	r1, [r0, #32]
}
 8007e98:	bc30      	pop	{r4, r5}
 8007e9a:	4770      	bx	lr

08007e9c <TIM_ITRx_SetConfig>:
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007e9c:	6883      	ldr	r3, [r0, #8]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007e9e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007ea2:	430b      	orrs	r3, r1
 8007ea4:	f043 0307 	orr.w	r3, r3, #7
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007ea8:	6083      	str	r3, [r0, #8]
}
 8007eaa:	4770      	bx	lr
}
 8007eac:	4770      	bx	lr
}
 8007eae:	4770      	bx	lr

08007eb0 <HAL_TIM_Base_DeInit>:
{
 8007eb0:	b510      	push	{r4, lr}
 8007eb2:	4604      	mov	r4, r0
  htim->State = HAL_TIM_STATE_BUSY;
 8007eb4:	2302      	movs	r3, #2
 8007eb6:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
  __HAL_TIM_DISABLE(htim);
 8007eba:	6803      	ldr	r3, [r0, #0]
 8007ebc:	6a19      	ldr	r1, [r3, #32]
 8007ebe:	f241 1211 	movw	r2, #4369	@ 0x1111
 8007ec2:	4211      	tst	r1, r2
 8007ec4:	d108      	bne.n	8007ed8 <HAL_TIM_Base_DeInit+0x28>
 8007ec6:	6a19      	ldr	r1, [r3, #32]
 8007ec8:	f240 4244 	movw	r2, #1092	@ 0x444
 8007ecc:	4211      	tst	r1, r2
 8007ece:	d103      	bne.n	8007ed8 <HAL_TIM_Base_DeInit+0x28>
 8007ed0:	681a      	ldr	r2, [r3, #0]
 8007ed2:	f022 0201 	bic.w	r2, r2, #1
 8007ed6:	601a      	str	r2, [r3, #0]
  HAL_TIM_Base_MspDeInit(htim);
 8007ed8:	4620      	mov	r0, r4
 8007eda:	f7fb facd 	bl	8003478 <HAL_TIM_Base_MspDeInit>
  htim->DMABurstState = HAL_DMA_BURST_STATE_RESET;
 8007ede:	2000      	movs	r0, #0
 8007ee0:	f884 0046 	strb.w	r0, [r4, #70]	@ 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_RESET);
 8007ee4:	f884 003e 	strb.w	r0, [r4, #62]	@ 0x3e
 8007ee8:	f884 003f 	strb.w	r0, [r4, #63]	@ 0x3f
 8007eec:	f884 0040 	strb.w	r0, [r4, #64]	@ 0x40
 8007ef0:	f884 0041 	strb.w	r0, [r4, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_RESET);
 8007ef4:	f884 0042 	strb.w	r0, [r4, #66]	@ 0x42
 8007ef8:	f884 0043 	strb.w	r0, [r4, #67]	@ 0x43
 8007efc:	f884 0044 	strb.w	r0, [r4, #68]	@ 0x44
 8007f00:	f884 0045 	strb.w	r0, [r4, #69]	@ 0x45
  htim->State = HAL_TIM_STATE_RESET;
 8007f04:	f884 003d 	strb.w	r0, [r4, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 8007f08:	f884 003c 	strb.w	r0, [r4, #60]	@ 0x3c
}
 8007f0c:	bd10      	pop	{r4, pc}
	...

08007f10 <HAL_TIM_Base_Start>:
  if (htim->State != HAL_TIM_STATE_READY)
 8007f10:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8007f14:	b2db      	uxtb	r3, r3
 8007f16:	2b01      	cmp	r3, #1
 8007f18:	d12a      	bne.n	8007f70 <HAL_TIM_Base_Start+0x60>
  htim->State = HAL_TIM_STATE_BUSY;
 8007f1a:	2302      	movs	r3, #2
 8007f1c:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007f20:	6803      	ldr	r3, [r0, #0]
 8007f22:	4a15      	ldr	r2, [pc, #84]	@ (8007f78 <HAL_TIM_Base_Start+0x68>)
 8007f24:	4293      	cmp	r3, r2
 8007f26:	d018      	beq.n	8007f5a <HAL_TIM_Base_Start+0x4a>
 8007f28:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007f2c:	4293      	cmp	r3, r2
 8007f2e:	d014      	beq.n	8007f5a <HAL_TIM_Base_Start+0x4a>
 8007f30:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007f34:	d011      	beq.n	8007f5a <HAL_TIM_Base_Start+0x4a>
 8007f36:	f5a2 3298 	sub.w	r2, r2, #77824	@ 0x13000
 8007f3a:	4293      	cmp	r3, r2
 8007f3c:	d00d      	beq.n	8007f5a <HAL_TIM_Base_Start+0x4a>
 8007f3e:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8007f42:	4293      	cmp	r3, r2
 8007f44:	d009      	beq.n	8007f5a <HAL_TIM_Base_Start+0x4a>
 8007f46:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8007f4a:	4293      	cmp	r3, r2
 8007f4c:	d005      	beq.n	8007f5a <HAL_TIM_Base_Start+0x4a>
    __HAL_TIM_ENABLE(htim);
 8007f4e:	681a      	ldr	r2, [r3, #0]
 8007f50:	f042 0201 	orr.w	r2, r2, #1
 8007f54:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8007f56:	2000      	movs	r0, #0
 8007f58:	4770      	bx	lr
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007f5a:	689a      	ldr	r2, [r3, #8]
 8007f5c:	f002 0207 	and.w	r2, r2, #7
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007f60:	2a06      	cmp	r2, #6
 8007f62:	d007      	beq.n	8007f74 <HAL_TIM_Base_Start+0x64>
      __HAL_TIM_ENABLE(htim);
 8007f64:	681a      	ldr	r2, [r3, #0]
 8007f66:	f042 0201 	orr.w	r2, r2, #1
 8007f6a:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8007f6c:	2000      	movs	r0, #0
 8007f6e:	4770      	bx	lr
    return HAL_ERROR;
 8007f70:	2001      	movs	r0, #1
 8007f72:	4770      	bx	lr
  return HAL_OK;
 8007f74:	2000      	movs	r0, #0
}
 8007f76:	4770      	bx	lr
 8007f78:	40012c00 	.word	0x40012c00

08007f7c <HAL_TIM_Base_Stop>:
  __HAL_TIM_DISABLE(htim);
 8007f7c:	6803      	ldr	r3, [r0, #0]
 8007f7e:	6a19      	ldr	r1, [r3, #32]
 8007f80:	f241 1211 	movw	r2, #4369	@ 0x1111
 8007f84:	4211      	tst	r1, r2
 8007f86:	d108      	bne.n	8007f9a <HAL_TIM_Base_Stop+0x1e>
 8007f88:	6a19      	ldr	r1, [r3, #32]
 8007f8a:	f240 4244 	movw	r2, #1092	@ 0x444
 8007f8e:	4211      	tst	r1, r2
 8007f90:	d103      	bne.n	8007f9a <HAL_TIM_Base_Stop+0x1e>
 8007f92:	681a      	ldr	r2, [r3, #0]
 8007f94:	f022 0201 	bic.w	r2, r2, #1
 8007f98:	601a      	str	r2, [r3, #0]
  htim->State = HAL_TIM_STATE_READY;
 8007f9a:	2301      	movs	r3, #1
 8007f9c:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
}
 8007fa0:	2000      	movs	r0, #0
 8007fa2:	4770      	bx	lr

08007fa4 <HAL_TIM_Base_Start_IT>:
  if (htim->State != HAL_TIM_STATE_READY)
 8007fa4:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8007fa8:	b2db      	uxtb	r3, r3
 8007faa:	2b01      	cmp	r3, #1
 8007fac:	d12f      	bne.n	800800e <HAL_TIM_Base_Start_IT+0x6a>
  htim->State = HAL_TIM_STATE_BUSY;
 8007fae:	2302      	movs	r3, #2
 8007fb0:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007fb4:	6802      	ldr	r2, [r0, #0]
 8007fb6:	68d3      	ldr	r3, [r2, #12]
 8007fb8:	f043 0301 	orr.w	r3, r3, #1
 8007fbc:	60d3      	str	r3, [r2, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007fbe:	6803      	ldr	r3, [r0, #0]
 8007fc0:	4a15      	ldr	r2, [pc, #84]	@ (8008018 <HAL_TIM_Base_Start_IT+0x74>)
 8007fc2:	4293      	cmp	r3, r2
 8007fc4:	d018      	beq.n	8007ff8 <HAL_TIM_Base_Start_IT+0x54>
 8007fc6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007fca:	4293      	cmp	r3, r2
 8007fcc:	d014      	beq.n	8007ff8 <HAL_TIM_Base_Start_IT+0x54>
 8007fce:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007fd2:	d011      	beq.n	8007ff8 <HAL_TIM_Base_Start_IT+0x54>
 8007fd4:	f5a2 3298 	sub.w	r2, r2, #77824	@ 0x13000
 8007fd8:	4293      	cmp	r3, r2
 8007fda:	d00d      	beq.n	8007ff8 <HAL_TIM_Base_Start_IT+0x54>
 8007fdc:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8007fe0:	4293      	cmp	r3, r2
 8007fe2:	d009      	beq.n	8007ff8 <HAL_TIM_Base_Start_IT+0x54>
 8007fe4:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8007fe8:	4293      	cmp	r3, r2
 8007fea:	d005      	beq.n	8007ff8 <HAL_TIM_Base_Start_IT+0x54>
    __HAL_TIM_ENABLE(htim);
 8007fec:	681a      	ldr	r2, [r3, #0]
 8007fee:	f042 0201 	orr.w	r2, r2, #1
 8007ff2:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8007ff4:	2000      	movs	r0, #0
 8007ff6:	4770      	bx	lr
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007ff8:	689a      	ldr	r2, [r3, #8]
 8007ffa:	f002 0207 	and.w	r2, r2, #7
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007ffe:	2a06      	cmp	r2, #6
 8008000:	d007      	beq.n	8008012 <HAL_TIM_Base_Start_IT+0x6e>
      __HAL_TIM_ENABLE(htim);
 8008002:	681a      	ldr	r2, [r3, #0]
 8008004:	f042 0201 	orr.w	r2, r2, #1
 8008008:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 800800a:	2000      	movs	r0, #0
 800800c:	4770      	bx	lr
    return HAL_ERROR;
 800800e:	2001      	movs	r0, #1
 8008010:	4770      	bx	lr
  return HAL_OK;
 8008012:	2000      	movs	r0, #0
}
 8008014:	4770      	bx	lr
 8008016:	bf00      	nop
 8008018:	40012c00 	.word	0x40012c00

0800801c <HAL_TIM_Base_Stop_IT>:
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 800801c:	6802      	ldr	r2, [r0, #0]
 800801e:	68d3      	ldr	r3, [r2, #12]
 8008020:	f023 0301 	bic.w	r3, r3, #1
 8008024:	60d3      	str	r3, [r2, #12]
  __HAL_TIM_DISABLE(htim);
 8008026:	6803      	ldr	r3, [r0, #0]
 8008028:	6a19      	ldr	r1, [r3, #32]
 800802a:	f241 1211 	movw	r2, #4369	@ 0x1111
 800802e:	4211      	tst	r1, r2
 8008030:	d108      	bne.n	8008044 <HAL_TIM_Base_Stop_IT+0x28>
 8008032:	6a19      	ldr	r1, [r3, #32]
 8008034:	f240 4244 	movw	r2, #1092	@ 0x444
 8008038:	4211      	tst	r1, r2
 800803a:	d103      	bne.n	8008044 <HAL_TIM_Base_Stop_IT+0x28>
 800803c:	681a      	ldr	r2, [r3, #0]
 800803e:	f022 0201 	bic.w	r2, r2, #1
 8008042:	601a      	str	r2, [r3, #0]
  htim->State = HAL_TIM_STATE_READY;
 8008044:	2301      	movs	r3, #1
 8008046:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
}
 800804a:	2000      	movs	r0, #0
 800804c:	4770      	bx	lr
	...

08008050 <HAL_TIM_Base_Start_DMA>:
{
 8008050:	b538      	push	{r3, r4, r5, lr}
  if (htim->State == HAL_TIM_STATE_BUSY)
 8008052:	f890 403d 	ldrb.w	r4, [r0, #61]	@ 0x3d
 8008056:	b2e4      	uxtb	r4, r4
 8008058:	2c02      	cmp	r4, #2
 800805a:	d04c      	beq.n	80080f6 <HAL_TIM_Base_Start_DMA+0xa6>
 800805c:	4605      	mov	r5, r0
  else if (htim->State == HAL_TIM_STATE_READY)
 800805e:	f890 403d 	ldrb.w	r4, [r0, #61]	@ 0x3d
 8008062:	b2e4      	uxtb	r4, r4
 8008064:	2c01      	cmp	r4, #1
 8008066:	d145      	bne.n	80080f4 <HAL_TIM_Base_Start_DMA+0xa4>
    if ((pData == NULL) || (Length == 0U))
 8008068:	2900      	cmp	r1, #0
 800806a:	d044      	beq.n	80080f6 <HAL_TIM_Base_Start_DMA+0xa6>
 800806c:	2a00      	cmp	r2, #0
 800806e:	d042      	beq.n	80080f6 <HAL_TIM_Base_Start_DMA+0xa6>
      htim->State = HAL_TIM_STATE_BUSY;
 8008070:	2302      	movs	r3, #2
 8008072:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
  htim->hdma[TIM_DMA_ID_UPDATE]->XferCpltCallback = TIM_DMAPeriodElapsedCplt;
 8008076:	6a03      	ldr	r3, [r0, #32]
 8008078:	4821      	ldr	r0, [pc, #132]	@ (8008100 <HAL_TIM_Base_Start_DMA+0xb0>)
 800807a:	6298      	str	r0, [r3, #40]	@ 0x28
  htim->hdma[TIM_DMA_ID_UPDATE]->XferHalfCpltCallback = TIM_DMAPeriodElapsedHalfCplt;
 800807c:	6a2b      	ldr	r3, [r5, #32]
 800807e:	4821      	ldr	r0, [pc, #132]	@ (8008104 <HAL_TIM_Base_Start_DMA+0xb4>)
 8008080:	62d8      	str	r0, [r3, #44]	@ 0x2c
  htim->hdma[TIM_DMA_ID_UPDATE]->XferErrorCallback = TIM_DMAError ;
 8008082:	6a2b      	ldr	r3, [r5, #32]
 8008084:	4820      	ldr	r0, [pc, #128]	@ (8008108 <HAL_TIM_Base_Start_DMA+0xb8>)
 8008086:	6318      	str	r0, [r3, #48]	@ 0x30
  if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_UPDATE], (uint32_t)pData, (uint32_t)&htim->Instance->ARR,
 8008088:	6828      	ldr	r0, [r5, #0]
 800808a:	4613      	mov	r3, r2
 800808c:	f100 022c 	add.w	r2, r0, #44	@ 0x2c
 8008090:	6a28      	ldr	r0, [r5, #32]
 8008092:	f7fb fe38 	bl	8003d06 <HAL_DMA_Start_IT>
 8008096:	4601      	mov	r1, r0
 8008098:	bb68      	cbnz	r0, 80080f6 <HAL_TIM_Base_Start_DMA+0xa6>
  __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_UPDATE);
 800809a:	682a      	ldr	r2, [r5, #0]
 800809c:	68d3      	ldr	r3, [r2, #12]
 800809e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80080a2:	60d3      	str	r3, [r2, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80080a4:	682b      	ldr	r3, [r5, #0]
 80080a6:	4a19      	ldr	r2, [pc, #100]	@ (800810c <HAL_TIM_Base_Start_DMA+0xbc>)
 80080a8:	4293      	cmp	r3, r2
 80080aa:	d018      	beq.n	80080de <HAL_TIM_Base_Start_DMA+0x8e>
 80080ac:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80080b0:	4293      	cmp	r3, r2
 80080b2:	d014      	beq.n	80080de <HAL_TIM_Base_Start_DMA+0x8e>
 80080b4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80080b8:	d011      	beq.n	80080de <HAL_TIM_Base_Start_DMA+0x8e>
 80080ba:	f5a2 3298 	sub.w	r2, r2, #77824	@ 0x13000
 80080be:	4293      	cmp	r3, r2
 80080c0:	d00d      	beq.n	80080de <HAL_TIM_Base_Start_DMA+0x8e>
 80080c2:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80080c6:	4293      	cmp	r3, r2
 80080c8:	d009      	beq.n	80080de <HAL_TIM_Base_Start_DMA+0x8e>
 80080ca:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80080ce:	4293      	cmp	r3, r2
 80080d0:	d005      	beq.n	80080de <HAL_TIM_Base_Start_DMA+0x8e>
    __HAL_TIM_ENABLE(htim);
 80080d2:	681a      	ldr	r2, [r3, #0]
 80080d4:	f042 0201 	orr.w	r2, r2, #1
 80080d8:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 80080da:	4604      	mov	r4, r0
 80080dc:	e00b      	b.n	80080f6 <HAL_TIM_Base_Start_DMA+0xa6>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80080de:	689a      	ldr	r2, [r3, #8]
 80080e0:	f002 0207 	and.w	r2, r2, #7
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80080e4:	2a06      	cmp	r2, #6
 80080e6:	d008      	beq.n	80080fa <HAL_TIM_Base_Start_DMA+0xaa>
      __HAL_TIM_ENABLE(htim);
 80080e8:	681a      	ldr	r2, [r3, #0]
 80080ea:	f042 0201 	orr.w	r2, r2, #1
 80080ee:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 80080f0:	460c      	mov	r4, r1
 80080f2:	e000      	b.n	80080f6 <HAL_TIM_Base_Start_DMA+0xa6>
    return HAL_ERROR;
 80080f4:	2401      	movs	r4, #1
}
 80080f6:	4620      	mov	r0, r4
 80080f8:	bd38      	pop	{r3, r4, r5, pc}
  return HAL_OK;
 80080fa:	460c      	mov	r4, r1
 80080fc:	e7fb      	b.n	80080f6 <HAL_TIM_Base_Start_DMA+0xa6>
 80080fe:	bf00      	nop
 8008100:	08008815 	.word	0x08008815
 8008104:	0800882d 	.word	0x0800882d
 8008108:	08008b31 	.word	0x08008b31
 800810c:	40012c00 	.word	0x40012c00

08008110 <HAL_TIM_Base_Stop_DMA>:
{
 8008110:	b510      	push	{r4, lr}
 8008112:	4604      	mov	r4, r0
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_UPDATE);
 8008114:	6802      	ldr	r2, [r0, #0]
 8008116:	68d3      	ldr	r3, [r2, #12]
 8008118:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800811c:	60d3      	str	r3, [r2, #12]
  (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_UPDATE]);
 800811e:	6a00      	ldr	r0, [r0, #32]
 8008120:	f7fb fe50 	bl	8003dc4 <HAL_DMA_Abort_IT>
  __HAL_TIM_DISABLE(htim);
 8008124:	6823      	ldr	r3, [r4, #0]
 8008126:	6a19      	ldr	r1, [r3, #32]
 8008128:	f241 1211 	movw	r2, #4369	@ 0x1111
 800812c:	4211      	tst	r1, r2
 800812e:	d108      	bne.n	8008142 <HAL_TIM_Base_Stop_DMA+0x32>
 8008130:	6a19      	ldr	r1, [r3, #32]
 8008132:	f240 4244 	movw	r2, #1092	@ 0x444
 8008136:	4211      	tst	r1, r2
 8008138:	d103      	bne.n	8008142 <HAL_TIM_Base_Stop_DMA+0x32>
 800813a:	681a      	ldr	r2, [r3, #0]
 800813c:	f022 0201 	bic.w	r2, r2, #1
 8008140:	601a      	str	r2, [r3, #0]
  htim->State = HAL_TIM_STATE_READY;
 8008142:	2301      	movs	r3, #1
 8008144:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
}
 8008148:	2000      	movs	r0, #0
 800814a:	bd10      	pop	{r4, pc}

0800814c <HAL_TIM_OC_MspInit>:
}
 800814c:	4770      	bx	lr

0800814e <HAL_TIM_OC_MspDeInit>:
}
 800814e:	4770      	bx	lr

08008150 <HAL_TIM_OC_DeInit>:
{
 8008150:	b510      	push	{r4, lr}
 8008152:	4604      	mov	r4, r0
  htim->State = HAL_TIM_STATE_BUSY;
 8008154:	2302      	movs	r3, #2
 8008156:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
  __HAL_TIM_DISABLE(htim);
 800815a:	6803      	ldr	r3, [r0, #0]
 800815c:	6a19      	ldr	r1, [r3, #32]
 800815e:	f241 1211 	movw	r2, #4369	@ 0x1111
 8008162:	4211      	tst	r1, r2
 8008164:	d108      	bne.n	8008178 <HAL_TIM_OC_DeInit+0x28>
 8008166:	6a19      	ldr	r1, [r3, #32]
 8008168:	f240 4244 	movw	r2, #1092	@ 0x444
 800816c:	4211      	tst	r1, r2
 800816e:	d103      	bne.n	8008178 <HAL_TIM_OC_DeInit+0x28>
 8008170:	681a      	ldr	r2, [r3, #0]
 8008172:	f022 0201 	bic.w	r2, r2, #1
 8008176:	601a      	str	r2, [r3, #0]
  HAL_TIM_OC_MspDeInit(htim);
 8008178:	4620      	mov	r0, r4
 800817a:	f7ff ffe8 	bl	800814e <HAL_TIM_OC_MspDeInit>
  htim->DMABurstState = HAL_DMA_BURST_STATE_RESET;
 800817e:	2000      	movs	r0, #0
 8008180:	f884 0046 	strb.w	r0, [r4, #70]	@ 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_RESET);
 8008184:	f884 003e 	strb.w	r0, [r4, #62]	@ 0x3e
 8008188:	f884 003f 	strb.w	r0, [r4, #63]	@ 0x3f
 800818c:	f884 0040 	strb.w	r0, [r4, #64]	@ 0x40
 8008190:	f884 0041 	strb.w	r0, [r4, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_RESET);
 8008194:	f884 0042 	strb.w	r0, [r4, #66]	@ 0x42
 8008198:	f884 0043 	strb.w	r0, [r4, #67]	@ 0x43
 800819c:	f884 0044 	strb.w	r0, [r4, #68]	@ 0x44
 80081a0:	f884 0045 	strb.w	r0, [r4, #69]	@ 0x45
  htim->State = HAL_TIM_STATE_RESET;
 80081a4:	f884 003d 	strb.w	r0, [r4, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 80081a8:	f884 003c 	strb.w	r0, [r4, #60]	@ 0x3c
}
 80081ac:	bd10      	pop	{r4, pc}

080081ae <HAL_TIM_PWM_MspInit>:
}
 80081ae:	4770      	bx	lr

080081b0 <HAL_TIM_PWM_MspDeInit>:
}
 80081b0:	4770      	bx	lr

080081b2 <HAL_TIM_PWM_DeInit>:
{
 80081b2:	b510      	push	{r4, lr}
 80081b4:	4604      	mov	r4, r0
  htim->State = HAL_TIM_STATE_BUSY;
 80081b6:	2302      	movs	r3, #2
 80081b8:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
  __HAL_TIM_DISABLE(htim);
 80081bc:	6803      	ldr	r3, [r0, #0]
 80081be:	6a19      	ldr	r1, [r3, #32]
 80081c0:	f241 1211 	movw	r2, #4369	@ 0x1111
 80081c4:	4211      	tst	r1, r2
 80081c6:	d108      	bne.n	80081da <HAL_TIM_PWM_DeInit+0x28>
 80081c8:	6a19      	ldr	r1, [r3, #32]
 80081ca:	f240 4244 	movw	r2, #1092	@ 0x444
 80081ce:	4211      	tst	r1, r2
 80081d0:	d103      	bne.n	80081da <HAL_TIM_PWM_DeInit+0x28>
 80081d2:	681a      	ldr	r2, [r3, #0]
 80081d4:	f022 0201 	bic.w	r2, r2, #1
 80081d8:	601a      	str	r2, [r3, #0]
  HAL_TIM_PWM_MspDeInit(htim);
 80081da:	4620      	mov	r0, r4
 80081dc:	f7ff ffe8 	bl	80081b0 <HAL_TIM_PWM_MspDeInit>
  htim->DMABurstState = HAL_DMA_BURST_STATE_RESET;
 80081e0:	2000      	movs	r0, #0
 80081e2:	f884 0046 	strb.w	r0, [r4, #70]	@ 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_RESET);
 80081e6:	f884 003e 	strb.w	r0, [r4, #62]	@ 0x3e
 80081ea:	f884 003f 	strb.w	r0, [r4, #63]	@ 0x3f
 80081ee:	f884 0040 	strb.w	r0, [r4, #64]	@ 0x40
 80081f2:	f884 0041 	strb.w	r0, [r4, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_RESET);
 80081f6:	f884 0042 	strb.w	r0, [r4, #66]	@ 0x42
 80081fa:	f884 0043 	strb.w	r0, [r4, #67]	@ 0x43
 80081fe:	f884 0044 	strb.w	r0, [r4, #68]	@ 0x44
 8008202:	f884 0045 	strb.w	r0, [r4, #69]	@ 0x45
  htim->State = HAL_TIM_STATE_RESET;
 8008206:	f884 003d 	strb.w	r0, [r4, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 800820a:	f884 003c 	strb.w	r0, [r4, #60]	@ 0x3c
}
 800820e:	bd10      	pop	{r4, pc}

08008210 <HAL_TIM_IC_MspInit>:
}
 8008210:	4770      	bx	lr

08008212 <HAL_TIM_IC_MspDeInit>:
}
 8008212:	4770      	bx	lr

08008214 <HAL_TIM_IC_DeInit>:
{
 8008214:	b510      	push	{r4, lr}
 8008216:	4604      	mov	r4, r0
  htim->State = HAL_TIM_STATE_BUSY;
 8008218:	2302      	movs	r3, #2
 800821a:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
  __HAL_TIM_DISABLE(htim);
 800821e:	6803      	ldr	r3, [r0, #0]
 8008220:	6a19      	ldr	r1, [r3, #32]
 8008222:	f241 1211 	movw	r2, #4369	@ 0x1111
 8008226:	4211      	tst	r1, r2
 8008228:	d108      	bne.n	800823c <HAL_TIM_IC_DeInit+0x28>
 800822a:	6a19      	ldr	r1, [r3, #32]
 800822c:	f240 4244 	movw	r2, #1092	@ 0x444
 8008230:	4211      	tst	r1, r2
 8008232:	d103      	bne.n	800823c <HAL_TIM_IC_DeInit+0x28>
 8008234:	681a      	ldr	r2, [r3, #0]
 8008236:	f022 0201 	bic.w	r2, r2, #1
 800823a:	601a      	str	r2, [r3, #0]
  HAL_TIM_IC_MspDeInit(htim);
 800823c:	4620      	mov	r0, r4
 800823e:	f7ff ffe8 	bl	8008212 <HAL_TIM_IC_MspDeInit>
  htim->DMABurstState = HAL_DMA_BURST_STATE_RESET;
 8008242:	2000      	movs	r0, #0
 8008244:	f884 0046 	strb.w	r0, [r4, #70]	@ 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_RESET);
 8008248:	f884 003e 	strb.w	r0, [r4, #62]	@ 0x3e
 800824c:	f884 003f 	strb.w	r0, [r4, #63]	@ 0x3f
 8008250:	f884 0040 	strb.w	r0, [r4, #64]	@ 0x40
 8008254:	f884 0041 	strb.w	r0, [r4, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_RESET);
 8008258:	f884 0042 	strb.w	r0, [r4, #66]	@ 0x42
 800825c:	f884 0043 	strb.w	r0, [r4, #67]	@ 0x43
 8008260:	f884 0044 	strb.w	r0, [r4, #68]	@ 0x44
 8008264:	f884 0045 	strb.w	r0, [r4, #69]	@ 0x45
  htim->State = HAL_TIM_STATE_RESET;
 8008268:	f884 003d 	strb.w	r0, [r4, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 800826c:	f884 003c 	strb.w	r0, [r4, #60]	@ 0x3c
}
 8008270:	bd10      	pop	{r4, pc}

08008272 <HAL_TIM_OnePulse_MspInit>:
}
 8008272:	4770      	bx	lr

08008274 <HAL_TIM_OnePulse_MspDeInit>:
}
 8008274:	4770      	bx	lr

08008276 <HAL_TIM_OnePulse_DeInit>:
{
 8008276:	b510      	push	{r4, lr}
 8008278:	4604      	mov	r4, r0
  htim->State = HAL_TIM_STATE_BUSY;
 800827a:	2302      	movs	r3, #2
 800827c:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
  __HAL_TIM_DISABLE(htim);
 8008280:	6803      	ldr	r3, [r0, #0]
 8008282:	6a19      	ldr	r1, [r3, #32]
 8008284:	f241 1211 	movw	r2, #4369	@ 0x1111
 8008288:	4211      	tst	r1, r2
 800828a:	d108      	bne.n	800829e <HAL_TIM_OnePulse_DeInit+0x28>
 800828c:	6a19      	ldr	r1, [r3, #32]
 800828e:	f240 4244 	movw	r2, #1092	@ 0x444
 8008292:	4211      	tst	r1, r2
 8008294:	d103      	bne.n	800829e <HAL_TIM_OnePulse_DeInit+0x28>
 8008296:	681a      	ldr	r2, [r3, #0]
 8008298:	f022 0201 	bic.w	r2, r2, #1
 800829c:	601a      	str	r2, [r3, #0]
  HAL_TIM_OnePulse_MspDeInit(htim);
 800829e:	4620      	mov	r0, r4
 80082a0:	f7ff ffe8 	bl	8008274 <HAL_TIM_OnePulse_MspDeInit>
  htim->DMABurstState = HAL_DMA_BURST_STATE_RESET;
 80082a4:	2000      	movs	r0, #0
 80082a6:	f884 0046 	strb.w	r0, [r4, #70]	@ 0x46
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_RESET);
 80082aa:	f884 003e 	strb.w	r0, [r4, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_RESET);
 80082ae:	f884 003f 	strb.w	r0, [r4, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_RESET);
 80082b2:	f884 0042 	strb.w	r0, [r4, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_RESET);
 80082b6:	f884 0043 	strb.w	r0, [r4, #67]	@ 0x43
  htim->State = HAL_TIM_STATE_RESET;
 80082ba:	f884 003d 	strb.w	r0, [r4, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 80082be:	f884 003c 	strb.w	r0, [r4, #60]	@ 0x3c
}
 80082c2:	bd10      	pop	{r4, pc}
}
 80082c4:	4770      	bx	lr
}
 80082c6:	4770      	bx	lr

080082c8 <HAL_TIM_Encoder_DeInit>:
{
 80082c8:	b510      	push	{r4, lr}
 80082ca:	4604      	mov	r4, r0
  htim->State = HAL_TIM_STATE_BUSY;
 80082cc:	2302      	movs	r3, #2
 80082ce:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
  __HAL_TIM_DISABLE(htim);
 80082d2:	6803      	ldr	r3, [r0, #0]
 80082d4:	6a19      	ldr	r1, [r3, #32]
 80082d6:	f241 1211 	movw	r2, #4369	@ 0x1111
 80082da:	4211      	tst	r1, r2
 80082dc:	d108      	bne.n	80082f0 <HAL_TIM_Encoder_DeInit+0x28>
 80082de:	6a19      	ldr	r1, [r3, #32]
 80082e0:	f240 4244 	movw	r2, #1092	@ 0x444
 80082e4:	4211      	tst	r1, r2
 80082e6:	d103      	bne.n	80082f0 <HAL_TIM_Encoder_DeInit+0x28>
 80082e8:	681a      	ldr	r2, [r3, #0]
 80082ea:	f022 0201 	bic.w	r2, r2, #1
 80082ee:	601a      	str	r2, [r3, #0]
  HAL_TIM_Encoder_MspDeInit(htim);
 80082f0:	4620      	mov	r0, r4
 80082f2:	f7fb f8db 	bl	80034ac <HAL_TIM_Encoder_MspDeInit>
  htim->DMABurstState = HAL_DMA_BURST_STATE_RESET;
 80082f6:	2000      	movs	r0, #0
 80082f8:	f884 0046 	strb.w	r0, [r4, #70]	@ 0x46
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_RESET);
 80082fc:	f884 003e 	strb.w	r0, [r4, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_RESET);
 8008300:	f884 003f 	strb.w	r0, [r4, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_RESET);
 8008304:	f884 0042 	strb.w	r0, [r4, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_RESET);
 8008308:	f884 0043 	strb.w	r0, [r4, #67]	@ 0x43
  htim->State = HAL_TIM_STATE_RESET;
 800830c:	f884 003d 	strb.w	r0, [r4, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 8008310:	f884 003c 	strb.w	r0, [r4, #60]	@ 0x3c
}
 8008314:	bd10      	pop	{r4, pc}
	...

08008318 <HAL_TIM_DMABurst_MultiWriteStart>:
{
 8008318:	b570      	push	{r4, r5, r6, lr}
 800831a:	4604      	mov	r4, r0
  if (htim->DMABurstState == HAL_DMA_BURST_STATE_BUSY)
 800831c:	f890 0046 	ldrb.w	r0, [r0, #70]	@ 0x46
 8008320:	b2c0      	uxtb	r0, r0
 8008322:	2802      	cmp	r0, #2
 8008324:	d02f      	beq.n	8008386 <HAL_TIM_DMABurst_MultiWriteStart+0x6e>
 8008326:	460e      	mov	r6, r1
 8008328:	4615      	mov	r5, r2
 800832a:	4619      	mov	r1, r3
  else if (htim->DMABurstState == HAL_DMA_BURST_STATE_READY)
 800832c:	f894 0046 	ldrb.w	r0, [r4, #70]	@ 0x46
 8008330:	b2c0      	uxtb	r0, r0
 8008332:	2801      	cmp	r0, #1
 8008334:	d028      	beq.n	8008388 <HAL_TIM_DMABurst_MultiWriteStart+0x70>
  switch (BurstRequestSrc)
 8008336:	f5b5 6f00 	cmp.w	r5, #2048	@ 0x800
 800833a:	d074      	beq.n	8008426 <HAL_TIM_DMABurst_MultiWriteStart+0x10e>
 800833c:	d82f      	bhi.n	800839e <HAL_TIM_DMABurst_MultiWriteStart+0x86>
 800833e:	f5b5 7f00 	cmp.w	r5, #512	@ 0x200
 8008342:	d04a      	beq.n	80083da <HAL_TIM_DMABurst_MultiWriteStart+0xc2>
 8008344:	f5b5 6f80 	cmp.w	r5, #1024	@ 0x400
 8008348:	d05a      	beq.n	8008400 <HAL_TIM_DMABurst_MultiWriteStart+0xe8>
 800834a:	f5b5 7f80 	cmp.w	r5, #256	@ 0x100
 800834e:	d124      	bne.n	800839a <HAL_TIM_DMABurst_MultiWriteStart+0x82>
      htim->hdma[TIM_DMA_ID_UPDATE]->XferCpltCallback = TIM_DMAPeriodElapsedCplt;
 8008350:	6a23      	ldr	r3, [r4, #32]
 8008352:	4a53      	ldr	r2, [pc, #332]	@ (80084a0 <HAL_TIM_DMABurst_MultiWriteStart+0x188>)
 8008354:	629a      	str	r2, [r3, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_UPDATE]->XferHalfCpltCallback = TIM_DMAPeriodElapsedHalfCplt;
 8008356:	6a23      	ldr	r3, [r4, #32]
 8008358:	4a52      	ldr	r2, [pc, #328]	@ (80084a4 <HAL_TIM_DMABurst_MultiWriteStart+0x18c>)
 800835a:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_UPDATE]->XferErrorCallback = TIM_DMAError ;
 800835c:	6a23      	ldr	r3, [r4, #32]
 800835e:	4a52      	ldr	r2, [pc, #328]	@ (80084a8 <HAL_TIM_DMABurst_MultiWriteStart+0x190>)
 8008360:	631a      	str	r2, [r3, #48]	@ 0x30
                           (uint32_t)&htim->Instance->DMAR, DataLength) != HAL_OK)
 8008362:	6822      	ldr	r2, [r4, #0]
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_UPDATE], (uint32_t)BurstBuffer,
 8008364:	9b05      	ldr	r3, [sp, #20]
 8008366:	324c      	adds	r2, #76	@ 0x4c
 8008368:	6a20      	ldr	r0, [r4, #32]
 800836a:	f7fb fccc 	bl	8003d06 <HAL_DMA_Start_IT>
 800836e:	2800      	cmp	r0, #0
 8008370:	f040 8093 	bne.w	800849a <HAL_TIM_DMABurst_MultiWriteStart+0x182>
    htim->Instance->DCR = (BurstBaseAddress | BurstLength);
 8008374:	6823      	ldr	r3, [r4, #0]
 8008376:	9a04      	ldr	r2, [sp, #16]
 8008378:	4316      	orrs	r6, r2
 800837a:	649e      	str	r6, [r3, #72]	@ 0x48
    __HAL_TIM_ENABLE_DMA(htim, BurstRequestSrc);
 800837c:	6822      	ldr	r2, [r4, #0]
 800837e:	68d3      	ldr	r3, [r2, #12]
 8008380:	432b      	orrs	r3, r5
 8008382:	60d3      	str	r3, [r2, #12]
 8008384:	2000      	movs	r0, #0
}
 8008386:	bd70      	pop	{r4, r5, r6, pc}
    if ((BurstBuffer == NULL) && (BurstLength > 0U))
 8008388:	b11b      	cbz	r3, 8008392 <HAL_TIM_DMABurst_MultiWriteStart+0x7a>
      htim->DMABurstState = HAL_DMA_BURST_STATE_BUSY;
 800838a:	2302      	movs	r3, #2
 800838c:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
 8008390:	e7d1      	b.n	8008336 <HAL_TIM_DMABurst_MultiWriteStart+0x1e>
    if ((BurstBuffer == NULL) && (BurstLength > 0U))
 8008392:	9b04      	ldr	r3, [sp, #16]
 8008394:	2b00      	cmp	r3, #0
 8008396:	d0f8      	beq.n	800838a <HAL_TIM_DMABurst_MultiWriteStart+0x72>
 8008398:	e7f5      	b.n	8008386 <HAL_TIM_DMABurst_MultiWriteStart+0x6e>
  switch (BurstRequestSrc)
 800839a:	2001      	movs	r0, #1
 800839c:	e7f3      	b.n	8008386 <HAL_TIM_DMABurst_MultiWriteStart+0x6e>
 800839e:	f5b5 5f00 	cmp.w	r5, #8192	@ 0x2000
 80083a2:	d053      	beq.n	800844c <HAL_TIM_DMABurst_MultiWriteStart+0x134>
 80083a4:	f5b5 4f80 	cmp.w	r5, #16384	@ 0x4000
 80083a8:	d063      	beq.n	8008472 <HAL_TIM_DMABurst_MultiWriteStart+0x15a>
 80083aa:	f5b5 5f80 	cmp.w	r5, #4096	@ 0x1000
 80083ae:	d112      	bne.n	80083d6 <HAL_TIM_DMABurst_MultiWriteStart+0xbe>
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80083b0:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80083b2:	4a3e      	ldr	r2, [pc, #248]	@ (80084ac <HAL_TIM_DMABurst_MultiWriteStart+0x194>)
 80083b4:	629a      	str	r2, [r3, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 80083b6:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80083b8:	4a3d      	ldr	r2, [pc, #244]	@ (80084b0 <HAL_TIM_DMABurst_MultiWriteStart+0x198>)
 80083ba:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 80083bc:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80083be:	4a3a      	ldr	r2, [pc, #232]	@ (80084a8 <HAL_TIM_DMABurst_MultiWriteStart+0x190>)
 80083c0:	631a      	str	r2, [r3, #48]	@ 0x30
                           (uint32_t)&htim->Instance->DMAR, DataLength) != HAL_OK)
 80083c2:	6822      	ldr	r2, [r4, #0]
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)BurstBuffer,
 80083c4:	9b05      	ldr	r3, [sp, #20]
 80083c6:	324c      	adds	r2, #76	@ 0x4c
 80083c8:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 80083ca:	f7fb fc9c 	bl	8003d06 <HAL_DMA_Start_IT>
 80083ce:	2800      	cmp	r0, #0
 80083d0:	d0d0      	beq.n	8008374 <HAL_TIM_DMABurst_MultiWriteStart+0x5c>
        return HAL_ERROR;
 80083d2:	2001      	movs	r0, #1
 80083d4:	e7d7      	b.n	8008386 <HAL_TIM_DMABurst_MultiWriteStart+0x6e>
  switch (BurstRequestSrc)
 80083d6:	2001      	movs	r0, #1
 80083d8:	e7d5      	b.n	8008386 <HAL_TIM_DMABurst_MultiWriteStart+0x6e>
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80083da:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 80083dc:	4a33      	ldr	r2, [pc, #204]	@ (80084ac <HAL_TIM_DMABurst_MultiWriteStart+0x194>)
 80083de:	629a      	str	r2, [r3, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 80083e0:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 80083e2:	4a33      	ldr	r2, [pc, #204]	@ (80084b0 <HAL_TIM_DMABurst_MultiWriteStart+0x198>)
 80083e4:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 80083e6:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 80083e8:	4a2f      	ldr	r2, [pc, #188]	@ (80084a8 <HAL_TIM_DMABurst_MultiWriteStart+0x190>)
 80083ea:	631a      	str	r2, [r3, #48]	@ 0x30
                           (uint32_t)&htim->Instance->DMAR, DataLength) != HAL_OK)
 80083ec:	6822      	ldr	r2, [r4, #0]
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)BurstBuffer,
 80083ee:	9b05      	ldr	r3, [sp, #20]
 80083f0:	324c      	adds	r2, #76	@ 0x4c
 80083f2:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 80083f4:	f7fb fc87 	bl	8003d06 <HAL_DMA_Start_IT>
 80083f8:	2800      	cmp	r0, #0
 80083fa:	d0bb      	beq.n	8008374 <HAL_TIM_DMABurst_MultiWriteStart+0x5c>
        return HAL_ERROR;
 80083fc:	2001      	movs	r0, #1
 80083fe:	e7c2      	b.n	8008386 <HAL_TIM_DMABurst_MultiWriteStart+0x6e>
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8008400:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8008402:	4a2a      	ldr	r2, [pc, #168]	@ (80084ac <HAL_TIM_DMABurst_MultiWriteStart+0x194>)
 8008404:	629a      	str	r2, [r3, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8008406:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8008408:	4a29      	ldr	r2, [pc, #164]	@ (80084b0 <HAL_TIM_DMABurst_MultiWriteStart+0x198>)
 800840a:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 800840c:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800840e:	4a26      	ldr	r2, [pc, #152]	@ (80084a8 <HAL_TIM_DMABurst_MultiWriteStart+0x190>)
 8008410:	631a      	str	r2, [r3, #48]	@ 0x30
                           (uint32_t)&htim->Instance->DMAR, DataLength) != HAL_OK)
 8008412:	6822      	ldr	r2, [r4, #0]
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)BurstBuffer,
 8008414:	9b05      	ldr	r3, [sp, #20]
 8008416:	324c      	adds	r2, #76	@ 0x4c
 8008418:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 800841a:	f7fb fc74 	bl	8003d06 <HAL_DMA_Start_IT>
 800841e:	2800      	cmp	r0, #0
 8008420:	d0a8      	beq.n	8008374 <HAL_TIM_DMABurst_MultiWriteStart+0x5c>
        return HAL_ERROR;
 8008422:	2001      	movs	r0, #1
 8008424:	e7af      	b.n	8008386 <HAL_TIM_DMABurst_MultiWriteStart+0x6e>
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8008426:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8008428:	4a20      	ldr	r2, [pc, #128]	@ (80084ac <HAL_TIM_DMABurst_MultiWriteStart+0x194>)
 800842a:	629a      	str	r2, [r3, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800842c:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 800842e:	4a20      	ldr	r2, [pc, #128]	@ (80084b0 <HAL_TIM_DMABurst_MultiWriteStart+0x198>)
 8008430:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 8008432:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8008434:	4a1c      	ldr	r2, [pc, #112]	@ (80084a8 <HAL_TIM_DMABurst_MultiWriteStart+0x190>)
 8008436:	631a      	str	r2, [r3, #48]	@ 0x30
                           (uint32_t)&htim->Instance->DMAR, DataLength) != HAL_OK)
 8008438:	6822      	ldr	r2, [r4, #0]
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)BurstBuffer,
 800843a:	9b05      	ldr	r3, [sp, #20]
 800843c:	324c      	adds	r2, #76	@ 0x4c
 800843e:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 8008440:	f7fb fc61 	bl	8003d06 <HAL_DMA_Start_IT>
 8008444:	2800      	cmp	r0, #0
 8008446:	d095      	beq.n	8008374 <HAL_TIM_DMABurst_MultiWriteStart+0x5c>
        return HAL_ERROR;
 8008448:	2001      	movs	r0, #1
 800844a:	e79c      	b.n	8008386 <HAL_TIM_DMABurst_MultiWriteStart+0x6e>
      htim->hdma[TIM_DMA_ID_COMMUTATION]->XferCpltCallback =  TIMEx_DMACommutationCplt;
 800844c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800844e:	4a19      	ldr	r2, [pc, #100]	@ (80084b4 <HAL_TIM_DMABurst_MultiWriteStart+0x19c>)
 8008450:	629a      	str	r2, [r3, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_COMMUTATION]->XferHalfCpltCallback =  TIMEx_DMACommutationHalfCplt;
 8008452:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8008454:	4a18      	ldr	r2, [pc, #96]	@ (80084b8 <HAL_TIM_DMABurst_MultiWriteStart+0x1a0>)
 8008456:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_COMMUTATION]->XferErrorCallback = TIM_DMAError ;
 8008458:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800845a:	4a13      	ldr	r2, [pc, #76]	@ (80084a8 <HAL_TIM_DMABurst_MultiWriteStart+0x190>)
 800845c:	631a      	str	r2, [r3, #48]	@ 0x30
                           (uint32_t)&htim->Instance->DMAR, DataLength) != HAL_OK)
 800845e:	6822      	ldr	r2, [r4, #0]
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_COMMUTATION], (uint32_t)BurstBuffer,
 8008460:	9b05      	ldr	r3, [sp, #20]
 8008462:	324c      	adds	r2, #76	@ 0x4c
 8008464:	6b60      	ldr	r0, [r4, #52]	@ 0x34
 8008466:	f7fb fc4e 	bl	8003d06 <HAL_DMA_Start_IT>
 800846a:	2800      	cmp	r0, #0
 800846c:	d082      	beq.n	8008374 <HAL_TIM_DMABurst_MultiWriteStart+0x5c>
        return HAL_ERROR;
 800846e:	2001      	movs	r0, #1
 8008470:	e789      	b.n	8008386 <HAL_TIM_DMABurst_MultiWriteStart+0x6e>
      htim->hdma[TIM_DMA_ID_TRIGGER]->XferCpltCallback = TIM_DMATriggerCplt;
 8008472:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8008474:	4a11      	ldr	r2, [pc, #68]	@ (80084bc <HAL_TIM_DMABurst_MultiWriteStart+0x1a4>)
 8008476:	629a      	str	r2, [r3, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_TRIGGER]->XferHalfCpltCallback = TIM_DMATriggerHalfCplt;
 8008478:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 800847a:	4a11      	ldr	r2, [pc, #68]	@ (80084c0 <HAL_TIM_DMABurst_MultiWriteStart+0x1a8>)
 800847c:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_TRIGGER]->XferErrorCallback = TIM_DMAError ;
 800847e:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8008480:	4a09      	ldr	r2, [pc, #36]	@ (80084a8 <HAL_TIM_DMABurst_MultiWriteStart+0x190>)
 8008482:	631a      	str	r2, [r3, #48]	@ 0x30
                           (uint32_t)&htim->Instance->DMAR, DataLength) != HAL_OK)
 8008484:	6822      	ldr	r2, [r4, #0]
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_TRIGGER], (uint32_t)BurstBuffer,
 8008486:	9b05      	ldr	r3, [sp, #20]
 8008488:	324c      	adds	r2, #76	@ 0x4c
 800848a:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 800848c:	f7fb fc3b 	bl	8003d06 <HAL_DMA_Start_IT>
 8008490:	2800      	cmp	r0, #0
 8008492:	f43f af6f 	beq.w	8008374 <HAL_TIM_DMABurst_MultiWriteStart+0x5c>
        return HAL_ERROR;
 8008496:	2001      	movs	r0, #1
 8008498:	e775      	b.n	8008386 <HAL_TIM_DMABurst_MultiWriteStart+0x6e>
        return HAL_ERROR;
 800849a:	2001      	movs	r0, #1
 800849c:	e773      	b.n	8008386 <HAL_TIM_DMABurst_MultiWriteStart+0x6e>
 800849e:	bf00      	nop
 80084a0:	08008815 	.word	0x08008815
 80084a4:	0800882d 	.word	0x0800882d
 80084a8:	08008b31 	.word	0x08008b31
 80084ac:	080088fd 	.word	0x080088fd
 80084b0:	0800896f 	.word	0x0800896f
 80084b4:	0800c9b5 	.word	0x0800c9b5
 80084b8:	0800c9c7 	.word	0x0800c9c7
 80084bc:	08008b0d 	.word	0x08008b0d
 80084c0:	08008b25 	.word	0x08008b25

080084c4 <HAL_TIM_DMABurst_WriteStart>:
{
 80084c4:	b530      	push	{r4, r5, lr}
 80084c6:	b083      	sub	sp, #12
 80084c8:	9d06      	ldr	r5, [sp, #24]
                                            ((BurstLength) >> 8U) + 1U);
 80084ca:	0a2c      	lsrs	r4, r5, #8
  status = HAL_TIM_DMABurst_MultiWriteStart(htim, BurstBaseAddress, BurstRequestSrc, BurstBuffer, BurstLength,
 80084cc:	3401      	adds	r4, #1
 80084ce:	9401      	str	r4, [sp, #4]
 80084d0:	9500      	str	r5, [sp, #0]
 80084d2:	f7ff ff21 	bl	8008318 <HAL_TIM_DMABurst_MultiWriteStart>
}
 80084d6:	b003      	add	sp, #12
 80084d8:	bd30      	pop	{r4, r5, pc}

080084da <HAL_TIM_DMABurst_WriteStop>:
{
 80084da:	b538      	push	{r3, r4, r5, lr}
 80084dc:	4605      	mov	r5, r0
 80084de:	460c      	mov	r4, r1
  switch (BurstRequestSrc)
 80084e0:	f5b1 6f00 	cmp.w	r1, #2048	@ 0x800
 80084e4:	d02f      	beq.n	8008546 <HAL_TIM_DMABurst_WriteStop+0x6c>
 80084e6:	d817      	bhi.n	8008518 <HAL_TIM_DMABurst_WriteStop+0x3e>
 80084e8:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 80084ec:	d023      	beq.n	8008536 <HAL_TIM_DMABurst_WriteStop+0x5c>
 80084ee:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 80084f2:	d024      	beq.n	800853e <HAL_TIM_DMABurst_WriteStop+0x64>
 80084f4:	f5b1 7f80 	cmp.w	r1, #256	@ 0x100
 80084f8:	d10c      	bne.n	8008514 <HAL_TIM_DMABurst_WriteStop+0x3a>
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_UPDATE]);
 80084fa:	6a00      	ldr	r0, [r0, #32]
 80084fc:	f7fb fc62 	bl	8003dc4 <HAL_DMA_Abort_IT>
    __HAL_TIM_DISABLE_DMA(htim, BurstRequestSrc);
 8008500:	682a      	ldr	r2, [r5, #0]
 8008502:	68d3      	ldr	r3, [r2, #12]
 8008504:	ea23 0304 	bic.w	r3, r3, r4
 8008508:	60d3      	str	r3, [r2, #12]
    htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800850a:	2301      	movs	r3, #1
 800850c:	f885 3046 	strb.w	r3, [r5, #70]	@ 0x46
 8008510:	2000      	movs	r0, #0
}
 8008512:	bd38      	pop	{r3, r4, r5, pc}
  switch (BurstRequestSrc)
 8008514:	2001      	movs	r0, #1
 8008516:	e7fc      	b.n	8008512 <HAL_TIM_DMABurst_WriteStop+0x38>
 8008518:	f5b1 5f00 	cmp.w	r1, #8192	@ 0x2000
 800851c:	d017      	beq.n	800854e <HAL_TIM_DMABurst_WriteStop+0x74>
 800851e:	f5b1 4f80 	cmp.w	r1, #16384	@ 0x4000
 8008522:	d018      	beq.n	8008556 <HAL_TIM_DMABurst_WriteStop+0x7c>
 8008524:	f5b1 5f80 	cmp.w	r1, #4096	@ 0x1000
 8008528:	d103      	bne.n	8008532 <HAL_TIM_DMABurst_WriteStop+0x58>
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 800852a:	6b00      	ldr	r0, [r0, #48]	@ 0x30
 800852c:	f7fb fc4a 	bl	8003dc4 <HAL_DMA_Abort_IT>
  if (status == HAL_OK)
 8008530:	e7e6      	b.n	8008500 <HAL_TIM_DMABurst_WriteStop+0x26>
  switch (BurstRequestSrc)
 8008532:	2001      	movs	r0, #1
 8008534:	e7ed      	b.n	8008512 <HAL_TIM_DMABurst_WriteStop+0x38>
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 8008536:	6a40      	ldr	r0, [r0, #36]	@ 0x24
 8008538:	f7fb fc44 	bl	8003dc4 <HAL_DMA_Abort_IT>
  if (status == HAL_OK)
 800853c:	e7e0      	b.n	8008500 <HAL_TIM_DMABurst_WriteStop+0x26>
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 800853e:	6a80      	ldr	r0, [r0, #40]	@ 0x28
 8008540:	f7fb fc40 	bl	8003dc4 <HAL_DMA_Abort_IT>
  if (status == HAL_OK)
 8008544:	e7dc      	b.n	8008500 <HAL_TIM_DMABurst_WriteStop+0x26>
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 8008546:	6ac0      	ldr	r0, [r0, #44]	@ 0x2c
 8008548:	f7fb fc3c 	bl	8003dc4 <HAL_DMA_Abort_IT>
  if (status == HAL_OK)
 800854c:	e7d8      	b.n	8008500 <HAL_TIM_DMABurst_WriteStop+0x26>
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_COMMUTATION]);
 800854e:	6b40      	ldr	r0, [r0, #52]	@ 0x34
 8008550:	f7fb fc38 	bl	8003dc4 <HAL_DMA_Abort_IT>
  if (status == HAL_OK)
 8008554:	e7d4      	b.n	8008500 <HAL_TIM_DMABurst_WriteStop+0x26>
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_TRIGGER]);
 8008556:	6b80      	ldr	r0, [r0, #56]	@ 0x38
 8008558:	f7fb fc34 	bl	8003dc4 <HAL_DMA_Abort_IT>
  if (status == HAL_OK)
 800855c:	e7d0      	b.n	8008500 <HAL_TIM_DMABurst_WriteStop+0x26>
	...

08008560 <HAL_TIM_DMABurst_MultiReadStart>:
{
 8008560:	b570      	push	{r4, r5, r6, lr}
 8008562:	4604      	mov	r4, r0
  if (htim->DMABurstState == HAL_DMA_BURST_STATE_BUSY)
 8008564:	f890 0046 	ldrb.w	r0, [r0, #70]	@ 0x46
 8008568:	b2c0      	uxtb	r0, r0
 800856a:	2802      	cmp	r0, #2
 800856c:	d02f      	beq.n	80085ce <HAL_TIM_DMABurst_MultiReadStart+0x6e>
 800856e:	460e      	mov	r6, r1
 8008570:	4615      	mov	r5, r2
 8008572:	461a      	mov	r2, r3
  else if (htim->DMABurstState == HAL_DMA_BURST_STATE_READY)
 8008574:	f894 0046 	ldrb.w	r0, [r4, #70]	@ 0x46
 8008578:	b2c0      	uxtb	r0, r0
 800857a:	2801      	cmp	r0, #1
 800857c:	d028      	beq.n	80085d0 <HAL_TIM_DMABurst_MultiReadStart+0x70>
  switch (BurstRequestSrc)
 800857e:	f5b5 6f00 	cmp.w	r5, #2048	@ 0x800
 8008582:	d074      	beq.n	800866e <HAL_TIM_DMABurst_MultiReadStart+0x10e>
 8008584:	d82f      	bhi.n	80085e6 <HAL_TIM_DMABurst_MultiReadStart+0x86>
 8008586:	f5b5 7f00 	cmp.w	r5, #512	@ 0x200
 800858a:	d04a      	beq.n	8008622 <HAL_TIM_DMABurst_MultiReadStart+0xc2>
 800858c:	f5b5 6f80 	cmp.w	r5, #1024	@ 0x400
 8008590:	d05a      	beq.n	8008648 <HAL_TIM_DMABurst_MultiReadStart+0xe8>
 8008592:	f5b5 7f80 	cmp.w	r5, #256	@ 0x100
 8008596:	d124      	bne.n	80085e2 <HAL_TIM_DMABurst_MultiReadStart+0x82>
      htim->hdma[TIM_DMA_ID_UPDATE]->XferCpltCallback = TIM_DMAPeriodElapsedCplt;
 8008598:	6a23      	ldr	r3, [r4, #32]
 800859a:	4953      	ldr	r1, [pc, #332]	@ (80086e8 <HAL_TIM_DMABurst_MultiReadStart+0x188>)
 800859c:	6299      	str	r1, [r3, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_UPDATE]->XferHalfCpltCallback = TIM_DMAPeriodElapsedHalfCplt;
 800859e:	6a23      	ldr	r3, [r4, #32]
 80085a0:	4952      	ldr	r1, [pc, #328]	@ (80086ec <HAL_TIM_DMABurst_MultiReadStart+0x18c>)
 80085a2:	62d9      	str	r1, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_UPDATE]->XferErrorCallback = TIM_DMAError ;
 80085a4:	6a23      	ldr	r3, [r4, #32]
 80085a6:	4952      	ldr	r1, [pc, #328]	@ (80086f0 <HAL_TIM_DMABurst_MultiReadStart+0x190>)
 80085a8:	6319      	str	r1, [r3, #48]	@ 0x30
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_UPDATE], (uint32_t)&htim->Instance->DMAR, (uint32_t)BurstBuffer,
 80085aa:	6821      	ldr	r1, [r4, #0]
 80085ac:	9b05      	ldr	r3, [sp, #20]
 80085ae:	314c      	adds	r1, #76	@ 0x4c
 80085b0:	6a20      	ldr	r0, [r4, #32]
 80085b2:	f7fb fba8 	bl	8003d06 <HAL_DMA_Start_IT>
 80085b6:	2800      	cmp	r0, #0
 80085b8:	f040 8093 	bne.w	80086e2 <HAL_TIM_DMABurst_MultiReadStart+0x182>
    htim->Instance->DCR = (BurstBaseAddress | BurstLength);
 80085bc:	6823      	ldr	r3, [r4, #0]
 80085be:	9a04      	ldr	r2, [sp, #16]
 80085c0:	4316      	orrs	r6, r2
 80085c2:	649e      	str	r6, [r3, #72]	@ 0x48
    __HAL_TIM_ENABLE_DMA(htim, BurstRequestSrc);
 80085c4:	6822      	ldr	r2, [r4, #0]
 80085c6:	68d3      	ldr	r3, [r2, #12]
 80085c8:	432b      	orrs	r3, r5
 80085ca:	60d3      	str	r3, [r2, #12]
 80085cc:	2000      	movs	r0, #0
}
 80085ce:	bd70      	pop	{r4, r5, r6, pc}
    if ((BurstBuffer == NULL) && (BurstLength > 0U))
 80085d0:	b11b      	cbz	r3, 80085da <HAL_TIM_DMABurst_MultiReadStart+0x7a>
      htim->DMABurstState = HAL_DMA_BURST_STATE_BUSY;
 80085d2:	2302      	movs	r3, #2
 80085d4:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
 80085d8:	e7d1      	b.n	800857e <HAL_TIM_DMABurst_MultiReadStart+0x1e>
    if ((BurstBuffer == NULL) && (BurstLength > 0U))
 80085da:	9b04      	ldr	r3, [sp, #16]
 80085dc:	2b00      	cmp	r3, #0
 80085de:	d0f8      	beq.n	80085d2 <HAL_TIM_DMABurst_MultiReadStart+0x72>
 80085e0:	e7f5      	b.n	80085ce <HAL_TIM_DMABurst_MultiReadStart+0x6e>
  switch (BurstRequestSrc)
 80085e2:	2001      	movs	r0, #1
 80085e4:	e7f3      	b.n	80085ce <HAL_TIM_DMABurst_MultiReadStart+0x6e>
 80085e6:	f5b5 5f00 	cmp.w	r5, #8192	@ 0x2000
 80085ea:	d053      	beq.n	8008694 <HAL_TIM_DMABurst_MultiReadStart+0x134>
 80085ec:	f5b5 4f80 	cmp.w	r5, #16384	@ 0x4000
 80085f0:	d063      	beq.n	80086ba <HAL_TIM_DMABurst_MultiReadStart+0x15a>
 80085f2:	f5b5 5f80 	cmp.w	r5, #4096	@ 0x1000
 80085f6:	d112      	bne.n	800861e <HAL_TIM_DMABurst_MultiReadStart+0xbe>
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMACaptureCplt;
 80085f8:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80085fa:	493e      	ldr	r1, [pc, #248]	@ (80086f4 <HAL_TIM_DMABurst_MultiReadStart+0x194>)
 80085fc:	6299      	str	r1, [r3, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 80085fe:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8008600:	493d      	ldr	r1, [pc, #244]	@ (80086f8 <HAL_TIM_DMABurst_MultiReadStart+0x198>)
 8008602:	62d9      	str	r1, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 8008604:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8008606:	493a      	ldr	r1, [pc, #232]	@ (80086f0 <HAL_TIM_DMABurst_MultiReadStart+0x190>)
 8008608:	6319      	str	r1, [r3, #48]	@ 0x30
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)&htim->Instance->DMAR, (uint32_t)BurstBuffer,
 800860a:	6821      	ldr	r1, [r4, #0]
 800860c:	9b05      	ldr	r3, [sp, #20]
 800860e:	314c      	adds	r1, #76	@ 0x4c
 8008610:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 8008612:	f7fb fb78 	bl	8003d06 <HAL_DMA_Start_IT>
 8008616:	2800      	cmp	r0, #0
 8008618:	d0d0      	beq.n	80085bc <HAL_TIM_DMABurst_MultiReadStart+0x5c>
        return HAL_ERROR;
 800861a:	2001      	movs	r0, #1
 800861c:	e7d7      	b.n	80085ce <HAL_TIM_DMABurst_MultiReadStart+0x6e>
  switch (BurstRequestSrc)
 800861e:	2001      	movs	r0, #1
 8008620:	e7d5      	b.n	80085ce <HAL_TIM_DMABurst_MultiReadStart+0x6e>
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMACaptureCplt;
 8008622:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8008624:	4933      	ldr	r1, [pc, #204]	@ (80086f4 <HAL_TIM_DMABurst_MultiReadStart+0x194>)
 8008626:	6299      	str	r1, [r3, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 8008628:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800862a:	4933      	ldr	r1, [pc, #204]	@ (80086f8 <HAL_TIM_DMABurst_MultiReadStart+0x198>)
 800862c:	62d9      	str	r1, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 800862e:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8008630:	492f      	ldr	r1, [pc, #188]	@ (80086f0 <HAL_TIM_DMABurst_MultiReadStart+0x190>)
 8008632:	6319      	str	r1, [r3, #48]	@ 0x30
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)&htim->Instance->DMAR, (uint32_t)BurstBuffer,
 8008634:	6821      	ldr	r1, [r4, #0]
 8008636:	9b05      	ldr	r3, [sp, #20]
 8008638:	314c      	adds	r1, #76	@ 0x4c
 800863a:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 800863c:	f7fb fb63 	bl	8003d06 <HAL_DMA_Start_IT>
 8008640:	2800      	cmp	r0, #0
 8008642:	d0bb      	beq.n	80085bc <HAL_TIM_DMABurst_MultiReadStart+0x5c>
        return HAL_ERROR;
 8008644:	2001      	movs	r0, #1
 8008646:	e7c2      	b.n	80085ce <HAL_TIM_DMABurst_MultiReadStart+0x6e>
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMACaptureCplt;
 8008648:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800864a:	492a      	ldr	r1, [pc, #168]	@ (80086f4 <HAL_TIM_DMABurst_MultiReadStart+0x194>)
 800864c:	6299      	str	r1, [r3, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 800864e:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8008650:	4929      	ldr	r1, [pc, #164]	@ (80086f8 <HAL_TIM_DMABurst_MultiReadStart+0x198>)
 8008652:	62d9      	str	r1, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 8008654:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8008656:	4926      	ldr	r1, [pc, #152]	@ (80086f0 <HAL_TIM_DMABurst_MultiReadStart+0x190>)
 8008658:	6319      	str	r1, [r3, #48]	@ 0x30
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)&htim->Instance->DMAR, (uint32_t)BurstBuffer,
 800865a:	6821      	ldr	r1, [r4, #0]
 800865c:	9b05      	ldr	r3, [sp, #20]
 800865e:	314c      	adds	r1, #76	@ 0x4c
 8008660:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 8008662:	f7fb fb50 	bl	8003d06 <HAL_DMA_Start_IT>
 8008666:	2800      	cmp	r0, #0
 8008668:	d0a8      	beq.n	80085bc <HAL_TIM_DMABurst_MultiReadStart+0x5c>
        return HAL_ERROR;
 800866a:	2001      	movs	r0, #1
 800866c:	e7af      	b.n	80085ce <HAL_TIM_DMABurst_MultiReadStart+0x6e>
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMACaptureCplt;
 800866e:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8008670:	4920      	ldr	r1, [pc, #128]	@ (80086f4 <HAL_TIM_DMABurst_MultiReadStart+0x194>)
 8008672:	6299      	str	r1, [r3, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 8008674:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8008676:	4920      	ldr	r1, [pc, #128]	@ (80086f8 <HAL_TIM_DMABurst_MultiReadStart+0x198>)
 8008678:	62d9      	str	r1, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 800867a:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 800867c:	491c      	ldr	r1, [pc, #112]	@ (80086f0 <HAL_TIM_DMABurst_MultiReadStart+0x190>)
 800867e:	6319      	str	r1, [r3, #48]	@ 0x30
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)&htim->Instance->DMAR, (uint32_t)BurstBuffer,
 8008680:	6821      	ldr	r1, [r4, #0]
 8008682:	9b05      	ldr	r3, [sp, #20]
 8008684:	314c      	adds	r1, #76	@ 0x4c
 8008686:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 8008688:	f7fb fb3d 	bl	8003d06 <HAL_DMA_Start_IT>
 800868c:	2800      	cmp	r0, #0
 800868e:	d095      	beq.n	80085bc <HAL_TIM_DMABurst_MultiReadStart+0x5c>
        return HAL_ERROR;
 8008690:	2001      	movs	r0, #1
 8008692:	e79c      	b.n	80085ce <HAL_TIM_DMABurst_MultiReadStart+0x6e>
      htim->hdma[TIM_DMA_ID_COMMUTATION]->XferCpltCallback =  TIMEx_DMACommutationCplt;
 8008694:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8008696:	4919      	ldr	r1, [pc, #100]	@ (80086fc <HAL_TIM_DMABurst_MultiReadStart+0x19c>)
 8008698:	6299      	str	r1, [r3, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_COMMUTATION]->XferHalfCpltCallback =  TIMEx_DMACommutationHalfCplt;
 800869a:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800869c:	4918      	ldr	r1, [pc, #96]	@ (8008700 <HAL_TIM_DMABurst_MultiReadStart+0x1a0>)
 800869e:	62d9      	str	r1, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_COMMUTATION]->XferErrorCallback = TIM_DMAError ;
 80086a0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80086a2:	4913      	ldr	r1, [pc, #76]	@ (80086f0 <HAL_TIM_DMABurst_MultiReadStart+0x190>)
 80086a4:	6319      	str	r1, [r3, #48]	@ 0x30
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_COMMUTATION], (uint32_t)&htim->Instance->DMAR, (uint32_t)BurstBuffer,
 80086a6:	6821      	ldr	r1, [r4, #0]
 80086a8:	9b05      	ldr	r3, [sp, #20]
 80086aa:	314c      	adds	r1, #76	@ 0x4c
 80086ac:	6b60      	ldr	r0, [r4, #52]	@ 0x34
 80086ae:	f7fb fb2a 	bl	8003d06 <HAL_DMA_Start_IT>
 80086b2:	2800      	cmp	r0, #0
 80086b4:	d082      	beq.n	80085bc <HAL_TIM_DMABurst_MultiReadStart+0x5c>
        return HAL_ERROR;
 80086b6:	2001      	movs	r0, #1
 80086b8:	e789      	b.n	80085ce <HAL_TIM_DMABurst_MultiReadStart+0x6e>
      htim->hdma[TIM_DMA_ID_TRIGGER]->XferCpltCallback = TIM_DMATriggerCplt;
 80086ba:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 80086bc:	4911      	ldr	r1, [pc, #68]	@ (8008704 <HAL_TIM_DMABurst_MultiReadStart+0x1a4>)
 80086be:	6299      	str	r1, [r3, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_TRIGGER]->XferHalfCpltCallback = TIM_DMATriggerHalfCplt;
 80086c0:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 80086c2:	4911      	ldr	r1, [pc, #68]	@ (8008708 <HAL_TIM_DMABurst_MultiReadStart+0x1a8>)
 80086c4:	62d9      	str	r1, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_TRIGGER]->XferErrorCallback = TIM_DMAError ;
 80086c6:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 80086c8:	4909      	ldr	r1, [pc, #36]	@ (80086f0 <HAL_TIM_DMABurst_MultiReadStart+0x190>)
 80086ca:	6319      	str	r1, [r3, #48]	@ 0x30
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_TRIGGER], (uint32_t)&htim->Instance->DMAR, (uint32_t)BurstBuffer,
 80086cc:	6821      	ldr	r1, [r4, #0]
 80086ce:	9b05      	ldr	r3, [sp, #20]
 80086d0:	314c      	adds	r1, #76	@ 0x4c
 80086d2:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 80086d4:	f7fb fb17 	bl	8003d06 <HAL_DMA_Start_IT>
 80086d8:	2800      	cmp	r0, #0
 80086da:	f43f af6f 	beq.w	80085bc <HAL_TIM_DMABurst_MultiReadStart+0x5c>
        return HAL_ERROR;
 80086de:	2001      	movs	r0, #1
 80086e0:	e775      	b.n	80085ce <HAL_TIM_DMABurst_MultiReadStart+0x6e>
        return HAL_ERROR;
 80086e2:	2001      	movs	r0, #1
 80086e4:	e773      	b.n	80085ce <HAL_TIM_DMABurst_MultiReadStart+0x6e>
 80086e6:	bf00      	nop
 80086e8:	08008815 	.word	0x08008815
 80086ec:	0800882d 	.word	0x0800882d
 80086f0:	08008b31 	.word	0x08008b31
 80086f4:	0800883b 	.word	0x0800883b
 80086f8:	080088bd 	.word	0x080088bd
 80086fc:	0800c9b5 	.word	0x0800c9b5
 8008700:	0800c9c7 	.word	0x0800c9c7
 8008704:	08008b0d 	.word	0x08008b0d
 8008708:	08008b25 	.word	0x08008b25

0800870c <HAL_TIM_DMABurst_ReadStart>:
{
 800870c:	b530      	push	{r4, r5, lr}
 800870e:	b083      	sub	sp, #12
 8008710:	9d06      	ldr	r5, [sp, #24]
                                           ((BurstLength) >> 8U) + 1U);
 8008712:	0a2c      	lsrs	r4, r5, #8
  status = HAL_TIM_DMABurst_MultiReadStart(htim, BurstBaseAddress, BurstRequestSrc, BurstBuffer, BurstLength,
 8008714:	3401      	adds	r4, #1
 8008716:	9401      	str	r4, [sp, #4]
 8008718:	9500      	str	r5, [sp, #0]
 800871a:	f7ff ff21 	bl	8008560 <HAL_TIM_DMABurst_MultiReadStart>
}
 800871e:	b003      	add	sp, #12
 8008720:	bd30      	pop	{r4, r5, pc}

08008722 <HAL_TIM_DMABurst_ReadStop>:
{
 8008722:	b538      	push	{r3, r4, r5, lr}
 8008724:	4605      	mov	r5, r0
 8008726:	460c      	mov	r4, r1
  switch (BurstRequestSrc)
 8008728:	f5b1 6f00 	cmp.w	r1, #2048	@ 0x800
 800872c:	d02f      	beq.n	800878e <HAL_TIM_DMABurst_ReadStop+0x6c>
 800872e:	d817      	bhi.n	8008760 <HAL_TIM_DMABurst_ReadStop+0x3e>
 8008730:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 8008734:	d023      	beq.n	800877e <HAL_TIM_DMABurst_ReadStop+0x5c>
 8008736:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800873a:	d024      	beq.n	8008786 <HAL_TIM_DMABurst_ReadStop+0x64>
 800873c:	f5b1 7f80 	cmp.w	r1, #256	@ 0x100
 8008740:	d10c      	bne.n	800875c <HAL_TIM_DMABurst_ReadStop+0x3a>
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_UPDATE]);
 8008742:	6a00      	ldr	r0, [r0, #32]
 8008744:	f7fb fb3e 	bl	8003dc4 <HAL_DMA_Abort_IT>
    __HAL_TIM_DISABLE_DMA(htim, BurstRequestSrc);
 8008748:	682a      	ldr	r2, [r5, #0]
 800874a:	68d3      	ldr	r3, [r2, #12]
 800874c:	ea23 0304 	bic.w	r3, r3, r4
 8008750:	60d3      	str	r3, [r2, #12]
    htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008752:	2301      	movs	r3, #1
 8008754:	f885 3046 	strb.w	r3, [r5, #70]	@ 0x46
 8008758:	2000      	movs	r0, #0
}
 800875a:	bd38      	pop	{r3, r4, r5, pc}
  switch (BurstRequestSrc)
 800875c:	2001      	movs	r0, #1
 800875e:	e7fc      	b.n	800875a <HAL_TIM_DMABurst_ReadStop+0x38>
 8008760:	f5b1 5f00 	cmp.w	r1, #8192	@ 0x2000
 8008764:	d017      	beq.n	8008796 <HAL_TIM_DMABurst_ReadStop+0x74>
 8008766:	f5b1 4f80 	cmp.w	r1, #16384	@ 0x4000
 800876a:	d018      	beq.n	800879e <HAL_TIM_DMABurst_ReadStop+0x7c>
 800876c:	f5b1 5f80 	cmp.w	r1, #4096	@ 0x1000
 8008770:	d103      	bne.n	800877a <HAL_TIM_DMABurst_ReadStop+0x58>
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 8008772:	6b00      	ldr	r0, [r0, #48]	@ 0x30
 8008774:	f7fb fb26 	bl	8003dc4 <HAL_DMA_Abort_IT>
  if (status == HAL_OK)
 8008778:	e7e6      	b.n	8008748 <HAL_TIM_DMABurst_ReadStop+0x26>
  switch (BurstRequestSrc)
 800877a:	2001      	movs	r0, #1
 800877c:	e7ed      	b.n	800875a <HAL_TIM_DMABurst_ReadStop+0x38>
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 800877e:	6a40      	ldr	r0, [r0, #36]	@ 0x24
 8008780:	f7fb fb20 	bl	8003dc4 <HAL_DMA_Abort_IT>
  if (status == HAL_OK)
 8008784:	e7e0      	b.n	8008748 <HAL_TIM_DMABurst_ReadStop+0x26>
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 8008786:	6a80      	ldr	r0, [r0, #40]	@ 0x28
 8008788:	f7fb fb1c 	bl	8003dc4 <HAL_DMA_Abort_IT>
  if (status == HAL_OK)
 800878c:	e7dc      	b.n	8008748 <HAL_TIM_DMABurst_ReadStop+0x26>
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 800878e:	6ac0      	ldr	r0, [r0, #44]	@ 0x2c
 8008790:	f7fb fb18 	bl	8003dc4 <HAL_DMA_Abort_IT>
  if (status == HAL_OK)
 8008794:	e7d8      	b.n	8008748 <HAL_TIM_DMABurst_ReadStop+0x26>
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_COMMUTATION]);
 8008796:	6b40      	ldr	r0, [r0, #52]	@ 0x34
 8008798:	f7fb fb14 	bl	8003dc4 <HAL_DMA_Abort_IT>
  if (status == HAL_OK)
 800879c:	e7d4      	b.n	8008748 <HAL_TIM_DMABurst_ReadStop+0x26>
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_TRIGGER]);
 800879e:	6b80      	ldr	r0, [r0, #56]	@ 0x38
 80087a0:	f7fb fb10 	bl	8003dc4 <HAL_DMA_Abort_IT>
  if (status == HAL_OK)
 80087a4:	e7d0      	b.n	8008748 <HAL_TIM_DMABurst_ReadStop+0x26>

080087a6 <HAL_TIM_GenerateEvent>:
  __HAL_LOCK(htim);
 80087a6:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 80087aa:	2b01      	cmp	r3, #1
 80087ac:	d00e      	beq.n	80087cc <HAL_TIM_GenerateEvent+0x26>
 80087ae:	2301      	movs	r3, #1
 80087b0:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 80087b4:	2202      	movs	r2, #2
 80087b6:	f880 203d 	strb.w	r2, [r0, #61]	@ 0x3d
  htim->Instance->EGR = EventSource;
 80087ba:	6802      	ldr	r2, [r0, #0]
 80087bc:	6151      	str	r1, [r2, #20]
  htim->State = HAL_TIM_STATE_READY;
 80087be:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 80087c2:	2300      	movs	r3, #0
 80087c4:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
  return HAL_OK;
 80087c8:	4618      	mov	r0, r3
 80087ca:	4770      	bx	lr
  __HAL_LOCK(htim);
 80087cc:	2002      	movs	r0, #2
}
 80087ce:	4770      	bx	lr

080087d0 <HAL_TIM_ConfigTI1Input>:
  tmpcr2 = htim->Instance->CR2;
 80087d0:	6802      	ldr	r2, [r0, #0]
 80087d2:	6853      	ldr	r3, [r2, #4]
  tmpcr2 &= ~TIM_CR2_TI1S;
 80087d4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
  tmpcr2 |= TI1_Selection;
 80087d8:	430b      	orrs	r3, r1
  htim->Instance->CR2 = tmpcr2;
 80087da:	6053      	str	r3, [r2, #4]
}
 80087dc:	2000      	movs	r0, #0
 80087de:	4770      	bx	lr

080087e0 <HAL_TIM_ReadCapturedValue>:
  switch (Channel)
 80087e0:	290c      	cmp	r1, #12
 80087e2:	d814      	bhi.n	800880e <HAL_TIM_ReadCapturedValue+0x2e>
 80087e4:	e8df f001 	tbb	[pc, r1]
 80087e8:	13131307 	.word	0x13131307
 80087ec:	1313130a 	.word	0x1313130a
 80087f0:	1313130d 	.word	0x1313130d
 80087f4:	10          	.byte	0x10
 80087f5:	00          	.byte	0x00
      tmpreg =  htim->Instance->CCR1;
 80087f6:	6803      	ldr	r3, [r0, #0]
 80087f8:	6b58      	ldr	r0, [r3, #52]	@ 0x34
      break;
 80087fa:	4770      	bx	lr
      tmpreg =   htim->Instance->CCR2;
 80087fc:	6803      	ldr	r3, [r0, #0]
 80087fe:	6b98      	ldr	r0, [r3, #56]	@ 0x38
      break;
 8008800:	4770      	bx	lr
      tmpreg =   htim->Instance->CCR3;
 8008802:	6803      	ldr	r3, [r0, #0]
 8008804:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
      break;
 8008806:	4770      	bx	lr
      tmpreg =   htim->Instance->CCR4;
 8008808:	6803      	ldr	r3, [r0, #0]
 800880a:	6c18      	ldr	r0, [r3, #64]	@ 0x40
      break;
 800880c:	4770      	bx	lr
  switch (Channel)
 800880e:	2000      	movs	r0, #0
}
 8008810:	4770      	bx	lr

08008812 <HAL_TIM_PeriodElapsedCallback>:
}
 8008812:	4770      	bx	lr

08008814 <TIM_DMAPeriodElapsedCplt>:
{
 8008814:	b508      	push	{r3, lr}
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008816:	6a40      	ldr	r0, [r0, #36]	@ 0x24
  if (htim->hdma[TIM_DMA_ID_UPDATE]->Init.Mode == DMA_NORMAL)
 8008818:	6a03      	ldr	r3, [r0, #32]
 800881a:	699b      	ldr	r3, [r3, #24]
 800881c:	b913      	cbnz	r3, 8008824 <TIM_DMAPeriodElapsedCplt+0x10>
    htim->State = HAL_TIM_STATE_READY;
 800881e:	2301      	movs	r3, #1
 8008820:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
  HAL_TIM_PeriodElapsedCallback(htim);
 8008824:	f7ff fff5 	bl	8008812 <HAL_TIM_PeriodElapsedCallback>
}
 8008828:	bd08      	pop	{r3, pc}

0800882a <HAL_TIM_PeriodElapsedHalfCpltCallback>:
}
 800882a:	4770      	bx	lr

0800882c <TIM_DMAPeriodElapsedHalfCplt>:
{
 800882c:	b508      	push	{r3, lr}
  HAL_TIM_PeriodElapsedHalfCpltCallback(htim);
 800882e:	6a40      	ldr	r0, [r0, #36]	@ 0x24
 8008830:	f7ff fffb 	bl	800882a <HAL_TIM_PeriodElapsedHalfCpltCallback>
}
 8008834:	bd08      	pop	{r3, pc}

08008836 <HAL_TIM_OC_DelayElapsedCallback>:
}
 8008836:	4770      	bx	lr

08008838 <HAL_TIM_IC_CaptureCallback>:
}
 8008838:	4770      	bx	lr

0800883a <TIM_DMACaptureCplt>:
{
 800883a:	b510      	push	{r4, lr}
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800883c:	6a44      	ldr	r4, [r0, #36]	@ 0x24
  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800883e:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8008840:	4283      	cmp	r3, r0
 8008842:	d00e      	beq.n	8008862 <TIM_DMACaptureCplt+0x28>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8008844:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8008846:	4283      	cmp	r3, r0
 8008848:	d016      	beq.n	8008878 <TIM_DMACaptureCplt+0x3e>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800884a:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 800884c:	4283      	cmp	r3, r0
 800884e:	d01e      	beq.n	800888e <TIM_DMACaptureCplt+0x54>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8008850:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8008852:	4283      	cmp	r3, r0
 8008854:	d026      	beq.n	80088a4 <TIM_DMACaptureCplt+0x6a>
  HAL_TIM_IC_CaptureCallback(htim);
 8008856:	4620      	mov	r0, r4
 8008858:	f7ff ffee 	bl	8008838 <HAL_TIM_IC_CaptureCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800885c:	2300      	movs	r3, #0
 800885e:	7723      	strb	r3, [r4, #28]
}
 8008860:	bd10      	pop	{r4, pc}
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008862:	2301      	movs	r3, #1
 8008864:	7723      	strb	r3, [r4, #28]
    if (hdma->Init.Mode == DMA_NORMAL)
 8008866:	6983      	ldr	r3, [r0, #24]
 8008868:	2b00      	cmp	r3, #0
 800886a:	d1f4      	bne.n	8008856 <TIM_DMACaptureCplt+0x1c>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800886c:	2301      	movs	r3, #1
 800886e:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8008872:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008876:	e7ee      	b.n	8008856 <TIM_DMACaptureCplt+0x1c>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008878:	2302      	movs	r3, #2
 800887a:	7723      	strb	r3, [r4, #28]
    if (hdma->Init.Mode == DMA_NORMAL)
 800887c:	6983      	ldr	r3, [r0, #24]
 800887e:	2b00      	cmp	r3, #0
 8008880:	d1e9      	bne.n	8008856 <TIM_DMACaptureCplt+0x1c>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8008882:	2301      	movs	r3, #1
 8008884:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8008888:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800888c:	e7e3      	b.n	8008856 <TIM_DMACaptureCplt+0x1c>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800888e:	2304      	movs	r3, #4
 8008890:	7723      	strb	r3, [r4, #28]
    if (hdma->Init.Mode == DMA_NORMAL)
 8008892:	6983      	ldr	r3, [r0, #24]
 8008894:	2b00      	cmp	r3, #0
 8008896:	d1de      	bne.n	8008856 <TIM_DMACaptureCplt+0x1c>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8008898:	2301      	movs	r3, #1
 800889a:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 800889e:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 80088a2:	e7d8      	b.n	8008856 <TIM_DMACaptureCplt+0x1c>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80088a4:	2308      	movs	r3, #8
 80088a6:	7723      	strb	r3, [r4, #28]
    if (hdma->Init.Mode == DMA_NORMAL)
 80088a8:	6983      	ldr	r3, [r0, #24]
 80088aa:	2b00      	cmp	r3, #0
 80088ac:	d1d3      	bne.n	8008856 <TIM_DMACaptureCplt+0x1c>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 80088ae:	2301      	movs	r3, #1
 80088b0:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 80088b4:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 80088b8:	e7cd      	b.n	8008856 <TIM_DMACaptureCplt+0x1c>

080088ba <HAL_TIM_IC_CaptureHalfCpltCallback>:
}
 80088ba:	4770      	bx	lr

080088bc <TIM_DMACaptureHalfCplt>:
{
 80088bc:	b510      	push	{r4, lr}
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80088be:	6a44      	ldr	r4, [r0, #36]	@ 0x24
  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 80088c0:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 80088c2:	4283      	cmp	r3, r0
 80088c4:	d00b      	beq.n	80088de <TIM_DMACaptureHalfCplt+0x22>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 80088c6:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 80088c8:	4283      	cmp	r3, r0
 80088ca:	d010      	beq.n	80088ee <TIM_DMACaptureHalfCplt+0x32>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 80088cc:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 80088ce:	4283      	cmp	r3, r0
 80088d0:	d010      	beq.n	80088f4 <TIM_DMACaptureHalfCplt+0x38>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 80088d2:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80088d4:	4283      	cmp	r3, r0
 80088d6:	d104      	bne.n	80088e2 <TIM_DMACaptureHalfCplt+0x26>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80088d8:	2308      	movs	r3, #8
 80088da:	7723      	strb	r3, [r4, #28]
 80088dc:	e001      	b.n	80088e2 <TIM_DMACaptureHalfCplt+0x26>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80088de:	2301      	movs	r3, #1
 80088e0:	7723      	strb	r3, [r4, #28]
  HAL_TIM_IC_CaptureHalfCpltCallback(htim);
 80088e2:	4620      	mov	r0, r4
 80088e4:	f7ff ffe9 	bl	80088ba <HAL_TIM_IC_CaptureHalfCpltCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80088e8:	2300      	movs	r3, #0
 80088ea:	7723      	strb	r3, [r4, #28]
}
 80088ec:	bd10      	pop	{r4, pc}
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80088ee:	2302      	movs	r3, #2
 80088f0:	7723      	strb	r3, [r4, #28]
 80088f2:	e7f6      	b.n	80088e2 <TIM_DMACaptureHalfCplt+0x26>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80088f4:	2304      	movs	r3, #4
 80088f6:	7723      	strb	r3, [r4, #28]
 80088f8:	e7f3      	b.n	80088e2 <TIM_DMACaptureHalfCplt+0x26>

080088fa <HAL_TIM_PWM_PulseFinishedCallback>:
}
 80088fa:	4770      	bx	lr

080088fc <TIM_DMADelayPulseCplt>:
{
 80088fc:	b510      	push	{r4, lr}
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80088fe:	6a44      	ldr	r4, [r0, #36]	@ 0x24
  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8008900:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8008902:	4283      	cmp	r3, r0
 8008904:	d00e      	beq.n	8008924 <TIM_DMADelayPulseCplt+0x28>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8008906:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8008908:	4283      	cmp	r3, r0
 800890a:	d014      	beq.n	8008936 <TIM_DMADelayPulseCplt+0x3a>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800890c:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 800890e:	4283      	cmp	r3, r0
 8008910:	d01a      	beq.n	8008948 <TIM_DMADelayPulseCplt+0x4c>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8008912:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8008914:	4283      	cmp	r3, r0
 8008916:	d020      	beq.n	800895a <TIM_DMADelayPulseCplt+0x5e>
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008918:	4620      	mov	r0, r4
 800891a:	f7ff ffee 	bl	80088fa <HAL_TIM_PWM_PulseFinishedCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800891e:	2300      	movs	r3, #0
 8008920:	7723      	strb	r3, [r4, #28]
}
 8008922:	bd10      	pop	{r4, pc}
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008924:	2301      	movs	r3, #1
 8008926:	7723      	strb	r3, [r4, #28]
    if (hdma->Init.Mode == DMA_NORMAL)
 8008928:	6983      	ldr	r3, [r0, #24]
 800892a:	2b00      	cmp	r3, #0
 800892c:	d1f4      	bne.n	8008918 <TIM_DMADelayPulseCplt+0x1c>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800892e:	2301      	movs	r3, #1
 8008930:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 8008934:	e7f0      	b.n	8008918 <TIM_DMADelayPulseCplt+0x1c>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008936:	2302      	movs	r3, #2
 8008938:	7723      	strb	r3, [r4, #28]
    if (hdma->Init.Mode == DMA_NORMAL)
 800893a:	6983      	ldr	r3, [r0, #24]
 800893c:	2b00      	cmp	r3, #0
 800893e:	d1eb      	bne.n	8008918 <TIM_DMADelayPulseCplt+0x1c>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8008940:	2301      	movs	r3, #1
 8008942:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8008946:	e7e7      	b.n	8008918 <TIM_DMADelayPulseCplt+0x1c>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008948:	2304      	movs	r3, #4
 800894a:	7723      	strb	r3, [r4, #28]
    if (hdma->Init.Mode == DMA_NORMAL)
 800894c:	6983      	ldr	r3, [r0, #24]
 800894e:	2b00      	cmp	r3, #0
 8008950:	d1e2      	bne.n	8008918 <TIM_DMADelayPulseCplt+0x1c>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8008952:	2301      	movs	r3, #1
 8008954:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 8008958:	e7de      	b.n	8008918 <TIM_DMADelayPulseCplt+0x1c>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800895a:	2308      	movs	r3, #8
 800895c:	7723      	strb	r3, [r4, #28]
    if (hdma->Init.Mode == DMA_NORMAL)
 800895e:	6983      	ldr	r3, [r0, #24]
 8008960:	2b00      	cmp	r3, #0
 8008962:	d1d9      	bne.n	8008918 <TIM_DMADelayPulseCplt+0x1c>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8008964:	2301      	movs	r3, #1
 8008966:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
 800896a:	e7d5      	b.n	8008918 <TIM_DMADelayPulseCplt+0x1c>

0800896c <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
}
 800896c:	4770      	bx	lr

0800896e <TIM_DMADelayPulseHalfCplt>:
{
 800896e:	b510      	push	{r4, lr}
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008970:	6a44      	ldr	r4, [r0, #36]	@ 0x24
  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8008972:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8008974:	4283      	cmp	r3, r0
 8008976:	d00b      	beq.n	8008990 <TIM_DMADelayPulseHalfCplt+0x22>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8008978:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800897a:	4283      	cmp	r3, r0
 800897c:	d010      	beq.n	80089a0 <TIM_DMADelayPulseHalfCplt+0x32>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800897e:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8008980:	4283      	cmp	r3, r0
 8008982:	d010      	beq.n	80089a6 <TIM_DMADelayPulseHalfCplt+0x38>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8008984:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8008986:	4283      	cmp	r3, r0
 8008988:	d104      	bne.n	8008994 <TIM_DMADelayPulseHalfCplt+0x26>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800898a:	2308      	movs	r3, #8
 800898c:	7723      	strb	r3, [r4, #28]
 800898e:	e001      	b.n	8008994 <TIM_DMADelayPulseHalfCplt+0x26>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008990:	2301      	movs	r3, #1
 8008992:	7723      	strb	r3, [r4, #28]
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 8008994:	4620      	mov	r0, r4
 8008996:	f7ff ffe9 	bl	800896c <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800899a:	2300      	movs	r3, #0
 800899c:	7723      	strb	r3, [r4, #28]
}
 800899e:	bd10      	pop	{r4, pc}
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80089a0:	2302      	movs	r3, #2
 80089a2:	7723      	strb	r3, [r4, #28]
 80089a4:	e7f6      	b.n	8008994 <TIM_DMADelayPulseHalfCplt+0x26>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80089a6:	2304      	movs	r3, #4
 80089a8:	7723      	strb	r3, [r4, #28]
 80089aa:	e7f3      	b.n	8008994 <TIM_DMADelayPulseHalfCplt+0x26>

080089ac <HAL_TIM_TriggerCallback>:
}
 80089ac:	4770      	bx	lr

080089ae <HAL_TIM_IRQHandler>:
{
 80089ae:	b570      	push	{r4, r5, r6, lr}
 80089b0:	4604      	mov	r4, r0
  uint32_t itsource = htim->Instance->DIER;
 80089b2:	6803      	ldr	r3, [r0, #0]
 80089b4:	68de      	ldr	r6, [r3, #12]
  uint32_t itflag   = htim->Instance->SR;
 80089b6:	691d      	ldr	r5, [r3, #16]
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80089b8:	f015 0f02 	tst.w	r5, #2
 80089bc:	d010      	beq.n	80089e0 <HAL_TIM_IRQHandler+0x32>
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80089be:	f016 0f02 	tst.w	r6, #2
 80089c2:	d00d      	beq.n	80089e0 <HAL_TIM_IRQHandler+0x32>
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80089c4:	f06f 0202 	mvn.w	r2, #2
 80089c8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80089ca:	2301      	movs	r3, #1
 80089cc:	7703      	strb	r3, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80089ce:	6803      	ldr	r3, [r0, #0]
 80089d0:	699b      	ldr	r3, [r3, #24]
 80089d2:	f013 0f03 	tst.w	r3, #3
 80089d6:	d05e      	beq.n	8008a96 <HAL_TIM_IRQHandler+0xe8>
          HAL_TIM_IC_CaptureCallback(htim);
 80089d8:	f7ff ff2e 	bl	8008838 <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80089dc:	2300      	movs	r3, #0
 80089de:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80089e0:	f015 0f04 	tst.w	r5, #4
 80089e4:	d012      	beq.n	8008a0c <HAL_TIM_IRQHandler+0x5e>
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80089e6:	f016 0f04 	tst.w	r6, #4
 80089ea:	d00f      	beq.n	8008a0c <HAL_TIM_IRQHandler+0x5e>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80089ec:	6823      	ldr	r3, [r4, #0]
 80089ee:	f06f 0204 	mvn.w	r2, #4
 80089f2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80089f4:	2302      	movs	r3, #2
 80089f6:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80089f8:	6823      	ldr	r3, [r4, #0]
 80089fa:	699b      	ldr	r3, [r3, #24]
 80089fc:	f413 7f40 	tst.w	r3, #768	@ 0x300
 8008a00:	d04f      	beq.n	8008aa2 <HAL_TIM_IRQHandler+0xf4>
        HAL_TIM_IC_CaptureCallback(htim);
 8008a02:	4620      	mov	r0, r4
 8008a04:	f7ff ff18 	bl	8008838 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008a08:	2300      	movs	r3, #0
 8008a0a:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8008a0c:	f015 0f08 	tst.w	r5, #8
 8008a10:	d012      	beq.n	8008a38 <HAL_TIM_IRQHandler+0x8a>
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8008a12:	f016 0f08 	tst.w	r6, #8
 8008a16:	d00f      	beq.n	8008a38 <HAL_TIM_IRQHandler+0x8a>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8008a18:	6823      	ldr	r3, [r4, #0]
 8008a1a:	f06f 0208 	mvn.w	r2, #8
 8008a1e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008a20:	2304      	movs	r3, #4
 8008a22:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008a24:	6823      	ldr	r3, [r4, #0]
 8008a26:	69db      	ldr	r3, [r3, #28]
 8008a28:	f013 0f03 	tst.w	r3, #3
 8008a2c:	d040      	beq.n	8008ab0 <HAL_TIM_IRQHandler+0x102>
        HAL_TIM_IC_CaptureCallback(htim);
 8008a2e:	4620      	mov	r0, r4
 8008a30:	f7ff ff02 	bl	8008838 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008a34:	2300      	movs	r3, #0
 8008a36:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8008a38:	f015 0f10 	tst.w	r5, #16
 8008a3c:	d012      	beq.n	8008a64 <HAL_TIM_IRQHandler+0xb6>
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8008a3e:	f016 0f10 	tst.w	r6, #16
 8008a42:	d00f      	beq.n	8008a64 <HAL_TIM_IRQHandler+0xb6>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8008a44:	6823      	ldr	r3, [r4, #0]
 8008a46:	f06f 0210 	mvn.w	r2, #16
 8008a4a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008a4c:	2308      	movs	r3, #8
 8008a4e:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008a50:	6823      	ldr	r3, [r4, #0]
 8008a52:	69db      	ldr	r3, [r3, #28]
 8008a54:	f413 7f40 	tst.w	r3, #768	@ 0x300
 8008a58:	d031      	beq.n	8008abe <HAL_TIM_IRQHandler+0x110>
        HAL_TIM_IC_CaptureCallback(htim);
 8008a5a:	4620      	mov	r0, r4
 8008a5c:	f7ff feec 	bl	8008838 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008a60:	2300      	movs	r3, #0
 8008a62:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8008a64:	f015 0f01 	tst.w	r5, #1
 8008a68:	d002      	beq.n	8008a70 <HAL_TIM_IRQHandler+0xc2>
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8008a6a:	f016 0f01 	tst.w	r6, #1
 8008a6e:	d12d      	bne.n	8008acc <HAL_TIM_IRQHandler+0x11e>
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8008a70:	f015 0f80 	tst.w	r5, #128	@ 0x80
 8008a74:	d002      	beq.n	8008a7c <HAL_TIM_IRQHandler+0xce>
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8008a76:	f016 0f80 	tst.w	r6, #128	@ 0x80
 8008a7a:	d12f      	bne.n	8008adc <HAL_TIM_IRQHandler+0x12e>
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8008a7c:	f015 0f40 	tst.w	r5, #64	@ 0x40
 8008a80:	d002      	beq.n	8008a88 <HAL_TIM_IRQHandler+0xda>
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8008a82:	f016 0f40 	tst.w	r6, #64	@ 0x40
 8008a86:	d131      	bne.n	8008aec <HAL_TIM_IRQHandler+0x13e>
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8008a88:	f015 0f20 	tst.w	r5, #32
 8008a8c:	d002      	beq.n	8008a94 <HAL_TIM_IRQHandler+0xe6>
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8008a8e:	f016 0f20 	tst.w	r6, #32
 8008a92:	d133      	bne.n	8008afc <HAL_TIM_IRQHandler+0x14e>
}
 8008a94:	bd70      	pop	{r4, r5, r6, pc}
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008a96:	f7ff fece 	bl	8008836 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008a9a:	4620      	mov	r0, r4
 8008a9c:	f7ff ff2d 	bl	80088fa <HAL_TIM_PWM_PulseFinishedCallback>
 8008aa0:	e79c      	b.n	80089dc <HAL_TIM_IRQHandler+0x2e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008aa2:	4620      	mov	r0, r4
 8008aa4:	f7ff fec7 	bl	8008836 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008aa8:	4620      	mov	r0, r4
 8008aaa:	f7ff ff26 	bl	80088fa <HAL_TIM_PWM_PulseFinishedCallback>
 8008aae:	e7ab      	b.n	8008a08 <HAL_TIM_IRQHandler+0x5a>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008ab0:	4620      	mov	r0, r4
 8008ab2:	f7ff fec0 	bl	8008836 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008ab6:	4620      	mov	r0, r4
 8008ab8:	f7ff ff1f 	bl	80088fa <HAL_TIM_PWM_PulseFinishedCallback>
 8008abc:	e7ba      	b.n	8008a34 <HAL_TIM_IRQHandler+0x86>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008abe:	4620      	mov	r0, r4
 8008ac0:	f7ff feb9 	bl	8008836 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008ac4:	4620      	mov	r0, r4
 8008ac6:	f7ff ff18 	bl	80088fa <HAL_TIM_PWM_PulseFinishedCallback>
 8008aca:	e7c9      	b.n	8008a60 <HAL_TIM_IRQHandler+0xb2>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8008acc:	6823      	ldr	r3, [r4, #0]
 8008ace:	f06f 0201 	mvn.w	r2, #1
 8008ad2:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8008ad4:	4620      	mov	r0, r4
 8008ad6:	f7ff fe9c 	bl	8008812 <HAL_TIM_PeriodElapsedCallback>
 8008ada:	e7c9      	b.n	8008a70 <HAL_TIM_IRQHandler+0xc2>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8008adc:	6823      	ldr	r3, [r4, #0]
 8008ade:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8008ae2:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8008ae4:	4620      	mov	r0, r4
 8008ae6:	f003 ff76 	bl	800c9d6 <HAL_TIMEx_BreakCallback>
 8008aea:	e7c7      	b.n	8008a7c <HAL_TIM_IRQHandler+0xce>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8008aec:	6823      	ldr	r3, [r4, #0]
 8008aee:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8008af2:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8008af4:	4620      	mov	r0, r4
 8008af6:	f7ff ff59 	bl	80089ac <HAL_TIM_TriggerCallback>
 8008afa:	e7c5      	b.n	8008a88 <HAL_TIM_IRQHandler+0xda>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8008afc:	6823      	ldr	r3, [r4, #0]
 8008afe:	f06f 0220 	mvn.w	r2, #32
 8008b02:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutCallback(htim);
 8008b04:	4620      	mov	r0, r4
 8008b06:	f003 ff54 	bl	800c9b2 <HAL_TIMEx_CommutCallback>
}
 8008b0a:	e7c3      	b.n	8008a94 <HAL_TIM_IRQHandler+0xe6>

08008b0c <TIM_DMATriggerCplt>:
{
 8008b0c:	b508      	push	{r3, lr}
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008b0e:	6a40      	ldr	r0, [r0, #36]	@ 0x24
  if (htim->hdma[TIM_DMA_ID_TRIGGER]->Init.Mode == DMA_NORMAL)
 8008b10:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 8008b12:	699b      	ldr	r3, [r3, #24]
 8008b14:	b913      	cbnz	r3, 8008b1c <TIM_DMATriggerCplt+0x10>
    htim->State = HAL_TIM_STATE_READY;
 8008b16:	2301      	movs	r3, #1
 8008b18:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
  HAL_TIM_TriggerCallback(htim);
 8008b1c:	f7ff ff46 	bl	80089ac <HAL_TIM_TriggerCallback>
}
 8008b20:	bd08      	pop	{r3, pc}

08008b22 <HAL_TIM_TriggerHalfCpltCallback>:
}
 8008b22:	4770      	bx	lr

08008b24 <TIM_DMATriggerHalfCplt>:
{
 8008b24:	b508      	push	{r3, lr}
  HAL_TIM_TriggerHalfCpltCallback(htim);
 8008b26:	6a40      	ldr	r0, [r0, #36]	@ 0x24
 8008b28:	f7ff fffb 	bl	8008b22 <HAL_TIM_TriggerHalfCpltCallback>
}
 8008b2c:	bd08      	pop	{r3, pc}

08008b2e <HAL_TIM_ErrorCallback>:
}
 8008b2e:	4770      	bx	lr

08008b30 <TIM_DMAError>:
{
 8008b30:	b510      	push	{r4, lr}
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008b32:	6a44      	ldr	r4, [r0, #36]	@ 0x24
  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8008b34:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8008b36:	4283      	cmp	r3, r0
 8008b38:	d00c      	beq.n	8008b54 <TIM_DMAError+0x24>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8008b3a:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8008b3c:	4283      	cmp	r3, r0
 8008b3e:	d013      	beq.n	8008b68 <TIM_DMAError+0x38>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8008b40:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8008b42:	4283      	cmp	r3, r0
 8008b44:	d016      	beq.n	8008b74 <TIM_DMAError+0x44>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8008b46:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8008b48:	4283      	cmp	r3, r0
 8008b4a:	d019      	beq.n	8008b80 <TIM_DMAError+0x50>
    htim->State = HAL_TIM_STATE_READY;
 8008b4c:	2301      	movs	r3, #1
 8008b4e:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
 8008b52:	e003      	b.n	8008b5c <TIM_DMAError+0x2c>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008b54:	2301      	movs	r3, #1
 8008b56:	7723      	strb	r3, [r4, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8008b58:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
  HAL_TIM_ErrorCallback(htim);
 8008b5c:	4620      	mov	r0, r4
 8008b5e:	f7ff ffe6 	bl	8008b2e <HAL_TIM_ErrorCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008b62:	2300      	movs	r3, #0
 8008b64:	7723      	strb	r3, [r4, #28]
}
 8008b66:	bd10      	pop	{r4, pc}
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008b68:	2302      	movs	r3, #2
 8008b6a:	7723      	strb	r3, [r4, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8008b6c:	2301      	movs	r3, #1
 8008b6e:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8008b72:	e7f3      	b.n	8008b5c <TIM_DMAError+0x2c>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008b74:	2304      	movs	r3, #4
 8008b76:	7723      	strb	r3, [r4, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8008b78:	2301      	movs	r3, #1
 8008b7a:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 8008b7e:	e7ed      	b.n	8008b5c <TIM_DMAError+0x2c>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008b80:	2308      	movs	r3, #8
 8008b82:	7723      	strb	r3, [r4, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8008b84:	2301      	movs	r3, #1
 8008b86:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
 8008b8a:	e7e7      	b.n	8008b5c <TIM_DMAError+0x2c>

08008b8c <HAL_TIM_Base_GetState>:
  return htim->State;
 8008b8c:	f890 003d 	ldrb.w	r0, [r0, #61]	@ 0x3d
}
 8008b90:	4770      	bx	lr

08008b92 <HAL_TIM_OC_GetState>:
  return htim->State;
 8008b92:	f890 003d 	ldrb.w	r0, [r0, #61]	@ 0x3d
}
 8008b96:	4770      	bx	lr

08008b98 <HAL_TIM_PWM_GetState>:
  return htim->State;
 8008b98:	f890 003d 	ldrb.w	r0, [r0, #61]	@ 0x3d
}
 8008b9c:	4770      	bx	lr

08008b9e <HAL_TIM_IC_GetState>:
  return htim->State;
 8008b9e:	f890 003d 	ldrb.w	r0, [r0, #61]	@ 0x3d
}
 8008ba2:	4770      	bx	lr

08008ba4 <HAL_TIM_OnePulse_GetState>:
  return htim->State;
 8008ba4:	f890 003d 	ldrb.w	r0, [r0, #61]	@ 0x3d
}
 8008ba8:	4770      	bx	lr

08008baa <HAL_TIM_Encoder_GetState>:
  return htim->State;
 8008baa:	f890 003d 	ldrb.w	r0, [r0, #61]	@ 0x3d
}
 8008bae:	4770      	bx	lr

08008bb0 <HAL_TIM_GetActiveChannel>:
}
 8008bb0:	7f00      	ldrb	r0, [r0, #28]
 8008bb2:	4770      	bx	lr

08008bb4 <HAL_TIM_GetChannelState>:
  channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8008bb4:	b919      	cbnz	r1, 8008bbe <HAL_TIM_GetChannelState+0xa>
 8008bb6:	f890 003e 	ldrb.w	r0, [r0, #62]	@ 0x3e
 8008bba:	b2c0      	uxtb	r0, r0
 8008bbc:	4770      	bx	lr
 8008bbe:	2904      	cmp	r1, #4
 8008bc0:	d005      	beq.n	8008bce <HAL_TIM_GetChannelState+0x1a>
 8008bc2:	2908      	cmp	r1, #8
 8008bc4:	d007      	beq.n	8008bd6 <HAL_TIM_GetChannelState+0x22>
 8008bc6:	f890 0041 	ldrb.w	r0, [r0, #65]	@ 0x41
 8008bca:	b2c0      	uxtb	r0, r0
}
 8008bcc:	4770      	bx	lr
  channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8008bce:	f890 003f 	ldrb.w	r0, [r0, #63]	@ 0x3f
 8008bd2:	b2c0      	uxtb	r0, r0
 8008bd4:	4770      	bx	lr
 8008bd6:	f890 0040 	ldrb.w	r0, [r0, #64]	@ 0x40
 8008bda:	b2c0      	uxtb	r0, r0
 8008bdc:	4770      	bx	lr

08008bde <HAL_TIM_DMABurstState>:
  return htim->DMABurstState;
 8008bde:	f890 0046 	ldrb.w	r0, [r0, #70]	@ 0x46
}
 8008be2:	4770      	bx	lr

08008be4 <TIM_Base_SetConfig>:
  tmpcr1 = TIMx->CR1;
 8008be4:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008be6:	4a28      	ldr	r2, [pc, #160]	@ (8008c88 <TIM_Base_SetConfig+0xa4>)
 8008be8:	4290      	cmp	r0, r2
 8008bea:	d012      	beq.n	8008c12 <TIM_Base_SetConfig+0x2e>
 8008bec:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008bf0:	4290      	cmp	r0, r2
 8008bf2:	d00e      	beq.n	8008c12 <TIM_Base_SetConfig+0x2e>
 8008bf4:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 8008bf8:	d00b      	beq.n	8008c12 <TIM_Base_SetConfig+0x2e>
 8008bfa:	f5a2 3298 	sub.w	r2, r2, #77824	@ 0x13000
 8008bfe:	4290      	cmp	r0, r2
 8008c00:	d007      	beq.n	8008c12 <TIM_Base_SetConfig+0x2e>
 8008c02:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8008c06:	4290      	cmp	r0, r2
 8008c08:	d003      	beq.n	8008c12 <TIM_Base_SetConfig+0x2e>
 8008c0a:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8008c0e:	4290      	cmp	r0, r2
 8008c10:	d103      	bne.n	8008c1a <TIM_Base_SetConfig+0x36>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008c12:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 8008c16:	684a      	ldr	r2, [r1, #4]
 8008c18:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008c1a:	4a1b      	ldr	r2, [pc, #108]	@ (8008c88 <TIM_Base_SetConfig+0xa4>)
 8008c1c:	4290      	cmp	r0, r2
 8008c1e:	d012      	beq.n	8008c46 <TIM_Base_SetConfig+0x62>
 8008c20:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008c24:	4290      	cmp	r0, r2
 8008c26:	d00e      	beq.n	8008c46 <TIM_Base_SetConfig+0x62>
 8008c28:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 8008c2c:	d00b      	beq.n	8008c46 <TIM_Base_SetConfig+0x62>
 8008c2e:	f5a2 3298 	sub.w	r2, r2, #77824	@ 0x13000
 8008c32:	4290      	cmp	r0, r2
 8008c34:	d007      	beq.n	8008c46 <TIM_Base_SetConfig+0x62>
 8008c36:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8008c3a:	4290      	cmp	r0, r2
 8008c3c:	d003      	beq.n	8008c46 <TIM_Base_SetConfig+0x62>
 8008c3e:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8008c42:	4290      	cmp	r0, r2
 8008c44:	d103      	bne.n	8008c4e <TIM_Base_SetConfig+0x6a>
    tmpcr1 &= ~TIM_CR1_CKD;
 8008c46:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008c4a:	68ca      	ldr	r2, [r1, #12]
 8008c4c:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008c4e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008c52:	694a      	ldr	r2, [r1, #20]
 8008c54:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8008c56:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008c58:	688b      	ldr	r3, [r1, #8]
 8008c5a:	62c3      	str	r3, [r0, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8008c5c:	680b      	ldr	r3, [r1, #0]
 8008c5e:	6283      	str	r3, [r0, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008c60:	4b09      	ldr	r3, [pc, #36]	@ (8008c88 <TIM_Base_SetConfig+0xa4>)
 8008c62:	4298      	cmp	r0, r3
 8008c64:	d003      	beq.n	8008c6e <TIM_Base_SetConfig+0x8a>
 8008c66:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008c6a:	4298      	cmp	r0, r3
 8008c6c:	d101      	bne.n	8008c72 <TIM_Base_SetConfig+0x8e>
    TIMx->RCR = Structure->RepetitionCounter;
 8008c6e:	690b      	ldr	r3, [r1, #16]
 8008c70:	6303      	str	r3, [r0, #48]	@ 0x30
  TIMx->EGR = TIM_EGR_UG;
 8008c72:	2301      	movs	r3, #1
 8008c74:	6143      	str	r3, [r0, #20]
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8008c76:	6903      	ldr	r3, [r0, #16]
 8008c78:	f013 0f01 	tst.w	r3, #1
 8008c7c:	d003      	beq.n	8008c86 <TIM_Base_SetConfig+0xa2>
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8008c7e:	6903      	ldr	r3, [r0, #16]
 8008c80:	f023 0301 	bic.w	r3, r3, #1
 8008c84:	6103      	str	r3, [r0, #16]
}
 8008c86:	4770      	bx	lr
 8008c88:	40012c00 	.word	0x40012c00

08008c8c <HAL_TIM_Base_Init>:
  if (htim == NULL)
 8008c8c:	b340      	cbz	r0, 8008ce0 <HAL_TIM_Base_Init+0x54>
{
 8008c8e:	b510      	push	{r4, lr}
 8008c90:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 8008c92:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8008c96:	b1f3      	cbz	r3, 8008cd6 <HAL_TIM_Base_Init+0x4a>
  htim->State = HAL_TIM_STATE_BUSY;
 8008c98:	2302      	movs	r3, #2
 8008c9a:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008c9e:	4621      	mov	r1, r4
 8008ca0:	f851 0b04 	ldr.w	r0, [r1], #4
 8008ca4:	f7ff ff9e 	bl	8008be4 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008ca8:	2301      	movs	r3, #1
 8008caa:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008cae:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 8008cb2:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8008cb6:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 8008cba:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008cbe:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008cc2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008cc6:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 8008cca:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
  htim->State = HAL_TIM_STATE_READY;
 8008cce:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 8008cd2:	2000      	movs	r0, #0
}
 8008cd4:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 8008cd6:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
    HAL_TIM_Base_MspInit(htim);
 8008cda:	f7fa f975 	bl	8002fc8 <HAL_TIM_Base_MspInit>
 8008cde:	e7db      	b.n	8008c98 <HAL_TIM_Base_Init+0xc>
    return HAL_ERROR;
 8008ce0:	2001      	movs	r0, #1
}
 8008ce2:	4770      	bx	lr

08008ce4 <HAL_TIM_OC_Init>:
  if (htim == NULL)
 8008ce4:	b340      	cbz	r0, 8008d38 <HAL_TIM_OC_Init+0x54>
{
 8008ce6:	b510      	push	{r4, lr}
 8008ce8:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 8008cea:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8008cee:	b1f3      	cbz	r3, 8008d2e <HAL_TIM_OC_Init+0x4a>
  htim->State = HAL_TIM_STATE_BUSY;
 8008cf0:	2302      	movs	r3, #2
 8008cf2:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8008cf6:	4621      	mov	r1, r4
 8008cf8:	f851 0b04 	ldr.w	r0, [r1], #4
 8008cfc:	f7ff ff72 	bl	8008be4 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008d00:	2301      	movs	r3, #1
 8008d02:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008d06:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 8008d0a:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8008d0e:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 8008d12:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008d16:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008d1a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008d1e:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 8008d22:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
  htim->State = HAL_TIM_STATE_READY;
 8008d26:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 8008d2a:	2000      	movs	r0, #0
}
 8008d2c:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 8008d2e:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
    HAL_TIM_OC_MspInit(htim);
 8008d32:	f7ff fa0b 	bl	800814c <HAL_TIM_OC_MspInit>
 8008d36:	e7db      	b.n	8008cf0 <HAL_TIM_OC_Init+0xc>
    return HAL_ERROR;
 8008d38:	2001      	movs	r0, #1
}
 8008d3a:	4770      	bx	lr

08008d3c <HAL_TIM_PWM_Init>:
  if (htim == NULL)
 8008d3c:	b340      	cbz	r0, 8008d90 <HAL_TIM_PWM_Init+0x54>
{
 8008d3e:	b510      	push	{r4, lr}
 8008d40:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 8008d42:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8008d46:	b1f3      	cbz	r3, 8008d86 <HAL_TIM_PWM_Init+0x4a>
  htim->State = HAL_TIM_STATE_BUSY;
 8008d48:	2302      	movs	r3, #2
 8008d4a:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008d4e:	4621      	mov	r1, r4
 8008d50:	f851 0b04 	ldr.w	r0, [r1], #4
 8008d54:	f7ff ff46 	bl	8008be4 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008d58:	2301      	movs	r3, #1
 8008d5a:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008d5e:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 8008d62:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8008d66:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 8008d6a:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008d6e:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008d72:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008d76:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 8008d7a:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
  htim->State = HAL_TIM_STATE_READY;
 8008d7e:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 8008d82:	2000      	movs	r0, #0
}
 8008d84:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 8008d86:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
    HAL_TIM_PWM_MspInit(htim);
 8008d8a:	f7ff fa10 	bl	80081ae <HAL_TIM_PWM_MspInit>
 8008d8e:	e7db      	b.n	8008d48 <HAL_TIM_PWM_Init+0xc>
    return HAL_ERROR;
 8008d90:	2001      	movs	r0, #1
}
 8008d92:	4770      	bx	lr

08008d94 <HAL_TIM_IC_Init>:
  if (htim == NULL)
 8008d94:	b340      	cbz	r0, 8008de8 <HAL_TIM_IC_Init+0x54>
{
 8008d96:	b510      	push	{r4, lr}
 8008d98:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 8008d9a:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8008d9e:	b1f3      	cbz	r3, 8008dde <HAL_TIM_IC_Init+0x4a>
  htim->State = HAL_TIM_STATE_BUSY;
 8008da0:	2302      	movs	r3, #2
 8008da2:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008da6:	4621      	mov	r1, r4
 8008da8:	f851 0b04 	ldr.w	r0, [r1], #4
 8008dac:	f7ff ff1a 	bl	8008be4 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008db0:	2301      	movs	r3, #1
 8008db2:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008db6:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 8008dba:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8008dbe:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 8008dc2:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008dc6:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008dca:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008dce:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 8008dd2:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
  htim->State = HAL_TIM_STATE_READY;
 8008dd6:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 8008dda:	2000      	movs	r0, #0
}
 8008ddc:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 8008dde:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
    HAL_TIM_IC_MspInit(htim);
 8008de2:	f7ff fa15 	bl	8008210 <HAL_TIM_IC_MspInit>
 8008de6:	e7db      	b.n	8008da0 <HAL_TIM_IC_Init+0xc>
    return HAL_ERROR;
 8008de8:	2001      	movs	r0, #1
}
 8008dea:	4770      	bx	lr

08008dec <HAL_TIM_OnePulse_Init>:
  if (htim == NULL)
 8008dec:	b350      	cbz	r0, 8008e44 <HAL_TIM_OnePulse_Init+0x58>
{
 8008dee:	b538      	push	{r3, r4, r5, lr}
 8008df0:	460d      	mov	r5, r1
 8008df2:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 8008df4:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8008df8:	b1fb      	cbz	r3, 8008e3a <HAL_TIM_OnePulse_Init+0x4e>
  htim->State = HAL_TIM_STATE_BUSY;
 8008dfa:	2302      	movs	r3, #2
 8008dfc:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008e00:	4621      	mov	r1, r4
 8008e02:	f851 0b04 	ldr.w	r0, [r1], #4
 8008e06:	f7ff feed 	bl	8008be4 <TIM_Base_SetConfig>
  htim->Instance->CR1 &= ~TIM_CR1_OPM;
 8008e0a:	6822      	ldr	r2, [r4, #0]
 8008e0c:	6813      	ldr	r3, [r2, #0]
 8008e0e:	f023 0308 	bic.w	r3, r3, #8
 8008e12:	6013      	str	r3, [r2, #0]
  htim->Instance->CR1 |= OnePulseMode;
 8008e14:	6822      	ldr	r2, [r4, #0]
 8008e16:	6813      	ldr	r3, [r2, #0]
 8008e18:	432b      	orrs	r3, r5
 8008e1a:	6013      	str	r3, [r2, #0]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008e1c:	2301      	movs	r3, #1
 8008e1e:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8008e22:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8008e26:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8008e2a:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8008e2e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
  htim->State = HAL_TIM_STATE_READY;
 8008e32:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 8008e36:	2000      	movs	r0, #0
}
 8008e38:	bd38      	pop	{r3, r4, r5, pc}
    htim->Lock = HAL_UNLOCKED;
 8008e3a:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
    HAL_TIM_OnePulse_MspInit(htim);
 8008e3e:	f7ff fa18 	bl	8008272 <HAL_TIM_OnePulse_MspInit>
 8008e42:	e7da      	b.n	8008dfa <HAL_TIM_OnePulse_Init+0xe>
    return HAL_ERROR;
 8008e44:	2001      	movs	r0, #1
}
 8008e46:	4770      	bx	lr

08008e48 <HAL_TIM_Encoder_Init>:
  if (htim == NULL)
 8008e48:	2800      	cmp	r0, #0
 8008e4a:	d056      	beq.n	8008efa <HAL_TIM_Encoder_Init+0xb2>
{
 8008e4c:	b570      	push	{r4, r5, r6, lr}
 8008e4e:	460d      	mov	r5, r1
 8008e50:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 8008e52:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8008e56:	2b00      	cmp	r3, #0
 8008e58:	d04a      	beq.n	8008ef0 <HAL_TIM_Encoder_Init+0xa8>
  htim->State = HAL_TIM_STATE_BUSY;
 8008e5a:	2302      	movs	r3, #2
 8008e5c:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8008e60:	6822      	ldr	r2, [r4, #0]
 8008e62:	6893      	ldr	r3, [r2, #8]
 8008e64:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008e68:	f023 0307 	bic.w	r3, r3, #7
 8008e6c:	6093      	str	r3, [r2, #8]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008e6e:	4621      	mov	r1, r4
 8008e70:	f851 0b04 	ldr.w	r0, [r1], #4
 8008e74:	f7ff feb6 	bl	8008be4 <TIM_Base_SetConfig>
  tmpsmcr = htim->Instance->SMCR;
 8008e78:	6821      	ldr	r1, [r4, #0]
 8008e7a:	688b      	ldr	r3, [r1, #8]
  tmpccmr1 = htim->Instance->CCMR1;
 8008e7c:	698a      	ldr	r2, [r1, #24]
  tmpccer = htim->Instance->CCER;
 8008e7e:	6a0e      	ldr	r6, [r1, #32]
  tmpsmcr |= sConfig->EncoderMode;
 8008e80:	6828      	ldr	r0, [r5, #0]
 8008e82:	4318      	orrs	r0, r3
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8008e84:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8008e88:	f022 0203 	bic.w	r2, r2, #3
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8008e8c:	68ab      	ldr	r3, [r5, #8]
 8008e8e:	f8d5 c018 	ldr.w	ip, [r5, #24]
 8008e92:	ea43 230c 	orr.w	r3, r3, ip, lsl #8
 8008e96:	4313      	orrs	r3, r2
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8008e98:	f423 437c 	bic.w	r3, r3, #64512	@ 0xfc00
 8008e9c:	f023 03fc 	bic.w	r3, r3, #252	@ 0xfc
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8008ea0:	68ea      	ldr	r2, [r5, #12]
 8008ea2:	f8d5 c01c 	ldr.w	ip, [r5, #28]
 8008ea6:	ea42 220c 	orr.w	r2, r2, ip, lsl #8
 8008eaa:	431a      	orrs	r2, r3
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8008eac:	6a2b      	ldr	r3, [r5, #32]
 8008eae:	031b      	lsls	r3, r3, #12
 8008eb0:	f8d5 c010 	ldr.w	ip, [r5, #16]
 8008eb4:	ea43 130c 	orr.w	r3, r3, ip, lsl #4
 8008eb8:	4313      	orrs	r3, r2
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8008eba:	f026 0622 	bic.w	r6, r6, #34	@ 0x22
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8008ebe:	686a      	ldr	r2, [r5, #4]
 8008ec0:	696d      	ldr	r5, [r5, #20]
 8008ec2:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
 8008ec6:	4332      	orrs	r2, r6
  htim->Instance->SMCR = tmpsmcr;
 8008ec8:	6088      	str	r0, [r1, #8]
  htim->Instance->CCMR1 = tmpccmr1;
 8008eca:	6821      	ldr	r1, [r4, #0]
 8008ecc:	618b      	str	r3, [r1, #24]
  htim->Instance->CCER = tmpccer;
 8008ece:	6823      	ldr	r3, [r4, #0]
 8008ed0:	621a      	str	r2, [r3, #32]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008ed2:	2301      	movs	r3, #1
 8008ed4:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8008ed8:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8008edc:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8008ee0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8008ee4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
  htim->State = HAL_TIM_STATE_READY;
 8008ee8:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 8008eec:	2000      	movs	r0, #0
}
 8008eee:	bd70      	pop	{r4, r5, r6, pc}
    htim->Lock = HAL_UNLOCKED;
 8008ef0:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
    HAL_TIM_Encoder_MspInit(htim);
 8008ef4:	f7fa f88e 	bl	8003014 <HAL_TIM_Encoder_MspInit>
 8008ef8:	e7af      	b.n	8008e5a <HAL_TIM_Encoder_Init+0x12>
    return HAL_ERROR;
 8008efa:	2001      	movs	r0, #1
}
 8008efc:	4770      	bx	lr
	...

08008f00 <TIM_OC2_SetConfig>:
{
 8008f00:	b430      	push	{r4, r5}
  tmpccer = TIMx->CCER;
 8008f02:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008f04:	6a02      	ldr	r2, [r0, #32]
 8008f06:	f022 0210 	bic.w	r2, r2, #16
 8008f0a:	6202      	str	r2, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 8008f0c:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8008f0e:	6982      	ldr	r2, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8008f10:	f422 42e6 	bic.w	r2, r2, #29440	@ 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008f14:	680d      	ldr	r5, [r1, #0]
 8008f16:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer &= ~TIM_CCER_CC2P;
 8008f1a:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8008f1e:	688d      	ldr	r5, [r1, #8]
 8008f20:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8008f24:	4d11      	ldr	r5, [pc, #68]	@ (8008f6c <TIM_OC2_SetConfig+0x6c>)
 8008f26:	42a8      	cmp	r0, r5
 8008f28:	d003      	beq.n	8008f32 <TIM_OC2_SetConfig+0x32>
 8008f2a:	f505 6500 	add.w	r5, r5, #2048	@ 0x800
 8008f2e:	42a8      	cmp	r0, r5
 8008f30:	d106      	bne.n	8008f40 <TIM_OC2_SetConfig+0x40>
    tmpccer &= ~TIM_CCER_CC2NP;
 8008f32:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008f36:	68cd      	ldr	r5, [r1, #12]
 8008f38:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpccer &= ~TIM_CCER_CC2NE;
 8008f3c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008f40:	4d0a      	ldr	r5, [pc, #40]	@ (8008f6c <TIM_OC2_SetConfig+0x6c>)
 8008f42:	42a8      	cmp	r0, r5
 8008f44:	d003      	beq.n	8008f4e <TIM_OC2_SetConfig+0x4e>
 8008f46:	f505 6500 	add.w	r5, r5, #2048	@ 0x800
 8008f4a:	42a8      	cmp	r0, r5
 8008f4c:	d107      	bne.n	8008f5e <TIM_OC2_SetConfig+0x5e>
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8008f4e:	f424 6440 	bic.w	r4, r4, #3072	@ 0xc00
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8008f52:	694d      	ldr	r5, [r1, #20]
 8008f54:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8008f58:	698d      	ldr	r5, [r1, #24]
 8008f5a:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
  TIMx->CR2 = tmpcr2;
 8008f5e:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8008f60:	6182      	str	r2, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8008f62:	684a      	ldr	r2, [r1, #4]
 8008f64:	6382      	str	r2, [r0, #56]	@ 0x38
  TIMx->CCER = tmpccer;
 8008f66:	6203      	str	r3, [r0, #32]
}
 8008f68:	bc30      	pop	{r4, r5}
 8008f6a:	4770      	bx	lr
 8008f6c:	40012c00 	.word	0x40012c00

08008f70 <HAL_TIM_OC_ConfigChannel>:
  __HAL_LOCK(htim);
 8008f70:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 8008f74:	2b01      	cmp	r3, #1
 8008f76:	d028      	beq.n	8008fca <HAL_TIM_OC_ConfigChannel+0x5a>
{
 8008f78:	b510      	push	{r4, lr}
 8008f7a:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 8008f7c:	2301      	movs	r3, #1
 8008f7e:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
  switch (Channel)
 8008f82:	2a0c      	cmp	r2, #12
 8008f84:	d81c      	bhi.n	8008fc0 <HAL_TIM_OC_ConfigChannel+0x50>
 8008f86:	e8df f002 	tbb	[pc, r2]
 8008f8a:	1b07      	.short	0x1b07
 8008f8c:	1b0c1b1b 	.word	0x1b0c1b1b
 8008f90:	1b111b1b 	.word	0x1b111b1b
 8008f94:	1b1b      	.short	0x1b1b
 8008f96:	16          	.byte	0x16
 8008f97:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008f98:	6800      	ldr	r0, [r0, #0]
 8008f9a:	f7fe fe71 	bl	8007c80 <TIM_OC1_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8008f9e:	2000      	movs	r0, #0
      break;
 8008fa0:	e00f      	b.n	8008fc2 <HAL_TIM_OC_ConfigChannel+0x52>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8008fa2:	6800      	ldr	r0, [r0, #0]
 8008fa4:	f7ff ffac 	bl	8008f00 <TIM_OC2_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8008fa8:	2000      	movs	r0, #0
      break;
 8008faa:	e00a      	b.n	8008fc2 <HAL_TIM_OC_ConfigChannel+0x52>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8008fac:	6800      	ldr	r0, [r0, #0]
 8008fae:	f7fe fe9f 	bl	8007cf0 <TIM_OC3_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8008fb2:	2000      	movs	r0, #0
      break;
 8008fb4:	e005      	b.n	8008fc2 <HAL_TIM_OC_ConfigChannel+0x52>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8008fb6:	6800      	ldr	r0, [r0, #0]
 8008fb8:	f7fe fed2 	bl	8007d60 <TIM_OC4_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8008fbc:	2000      	movs	r0, #0
      break;
 8008fbe:	e000      	b.n	8008fc2 <HAL_TIM_OC_ConfigChannel+0x52>
  switch (Channel)
 8008fc0:	2001      	movs	r0, #1
  __HAL_UNLOCK(htim);
 8008fc2:	2300      	movs	r3, #0
 8008fc4:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
}
 8008fc8:	bd10      	pop	{r4, pc}
  __HAL_LOCK(htim);
 8008fca:	2002      	movs	r0, #2
}
 8008fcc:	4770      	bx	lr

08008fce <HAL_TIM_PWM_ConfigChannel>:
{
 8008fce:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 8008fd0:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 8008fd4:	2b01      	cmp	r3, #1
 8008fd6:	d066      	beq.n	80090a6 <HAL_TIM_PWM_ConfigChannel+0xd8>
 8008fd8:	4604      	mov	r4, r0
 8008fda:	460d      	mov	r5, r1
 8008fdc:	2301      	movs	r3, #1
 8008fde:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
  switch (Channel)
 8008fe2:	2a0c      	cmp	r2, #12
 8008fe4:	d85a      	bhi.n	800909c <HAL_TIM_PWM_ConfigChannel+0xce>
 8008fe6:	e8df f002 	tbb	[pc, r2]
 8008fea:	5907      	.short	0x5907
 8008fec:	591b5959 	.word	0x591b5959
 8008ff0:	59305959 	.word	0x59305959
 8008ff4:	5959      	.short	0x5959
 8008ff6:	44          	.byte	0x44
 8008ff7:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008ff8:	6800      	ldr	r0, [r0, #0]
 8008ffa:	f7fe fe41 	bl	8007c80 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8008ffe:	6822      	ldr	r2, [r4, #0]
 8009000:	6993      	ldr	r3, [r2, #24]
 8009002:	f043 0308 	orr.w	r3, r3, #8
 8009006:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8009008:	6822      	ldr	r2, [r4, #0]
 800900a:	6993      	ldr	r3, [r2, #24]
 800900c:	f023 0304 	bic.w	r3, r3, #4
 8009010:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8009012:	6822      	ldr	r2, [r4, #0]
 8009014:	6993      	ldr	r3, [r2, #24]
 8009016:	6929      	ldr	r1, [r5, #16]
 8009018:	430b      	orrs	r3, r1
 800901a:	6193      	str	r3, [r2, #24]
  HAL_StatusTypeDef status = HAL_OK;
 800901c:	2000      	movs	r0, #0
      break;
 800901e:	e03e      	b.n	800909e <HAL_TIM_PWM_ConfigChannel+0xd0>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8009020:	6800      	ldr	r0, [r0, #0]
 8009022:	f7ff ff6d 	bl	8008f00 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8009026:	6822      	ldr	r2, [r4, #0]
 8009028:	6993      	ldr	r3, [r2, #24]
 800902a:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800902e:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8009030:	6822      	ldr	r2, [r4, #0]
 8009032:	6993      	ldr	r3, [r2, #24]
 8009034:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8009038:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800903a:	6822      	ldr	r2, [r4, #0]
 800903c:	6993      	ldr	r3, [r2, #24]
 800903e:	6929      	ldr	r1, [r5, #16]
 8009040:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8009044:	6193      	str	r3, [r2, #24]
  HAL_StatusTypeDef status = HAL_OK;
 8009046:	2000      	movs	r0, #0
      break;
 8009048:	e029      	b.n	800909e <HAL_TIM_PWM_ConfigChannel+0xd0>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800904a:	6800      	ldr	r0, [r0, #0]
 800904c:	f7fe fe50 	bl	8007cf0 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8009050:	6822      	ldr	r2, [r4, #0]
 8009052:	69d3      	ldr	r3, [r2, #28]
 8009054:	f043 0308 	orr.w	r3, r3, #8
 8009058:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800905a:	6822      	ldr	r2, [r4, #0]
 800905c:	69d3      	ldr	r3, [r2, #28]
 800905e:	f023 0304 	bic.w	r3, r3, #4
 8009062:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8009064:	6822      	ldr	r2, [r4, #0]
 8009066:	69d3      	ldr	r3, [r2, #28]
 8009068:	6929      	ldr	r1, [r5, #16]
 800906a:	430b      	orrs	r3, r1
 800906c:	61d3      	str	r3, [r2, #28]
  HAL_StatusTypeDef status = HAL_OK;
 800906e:	2000      	movs	r0, #0
      break;
 8009070:	e015      	b.n	800909e <HAL_TIM_PWM_ConfigChannel+0xd0>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8009072:	6800      	ldr	r0, [r0, #0]
 8009074:	f7fe fe74 	bl	8007d60 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8009078:	6822      	ldr	r2, [r4, #0]
 800907a:	69d3      	ldr	r3, [r2, #28]
 800907c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8009080:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8009082:	6822      	ldr	r2, [r4, #0]
 8009084:	69d3      	ldr	r3, [r2, #28]
 8009086:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800908a:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800908c:	6822      	ldr	r2, [r4, #0]
 800908e:	69d3      	ldr	r3, [r2, #28]
 8009090:	6929      	ldr	r1, [r5, #16]
 8009092:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8009096:	61d3      	str	r3, [r2, #28]
  HAL_StatusTypeDef status = HAL_OK;
 8009098:	2000      	movs	r0, #0
      break;
 800909a:	e000      	b.n	800909e <HAL_TIM_PWM_ConfigChannel+0xd0>
  switch (Channel)
 800909c:	2001      	movs	r0, #1
  __HAL_UNLOCK(htim);
 800909e:	2300      	movs	r3, #0
 80090a0:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
}
 80090a4:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(htim);
 80090a6:	2002      	movs	r0, #2
 80090a8:	e7fc      	b.n	80090a4 <HAL_TIM_PWM_ConfigChannel+0xd6>
	...

080090ac <TIM_TI1_SetConfig>:
{
 80090ac:	b470      	push	{r4, r5, r6}
 80090ae:	4694      	mov	ip, r2
  tmpccer = TIMx->CCER;
 80090b0:	6a06      	ldr	r6, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80090b2:	6a04      	ldr	r4, [r0, #32]
 80090b4:	f024 0401 	bic.w	r4, r4, #1
 80090b8:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 80090ba:	6984      	ldr	r4, [r0, #24]
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 80090bc:	4d14      	ldr	r5, [pc, #80]	@ (8009110 <TIM_TI1_SetConfig+0x64>)
 80090be:	42a8      	cmp	r0, r5
 80090c0:	d014      	beq.n	80090ec <TIM_TI1_SetConfig+0x40>
 80090c2:	4a14      	ldr	r2, [pc, #80]	@ (8009114 <TIM_TI1_SetConfig+0x68>)
 80090c4:	4290      	cmp	r0, r2
 80090c6:	d011      	beq.n	80090ec <TIM_TI1_SetConfig+0x40>
 80090c8:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 80090cc:	d00e      	beq.n	80090ec <TIM_TI1_SetConfig+0x40>
 80090ce:	f5a2 3298 	sub.w	r2, r2, #77824	@ 0x13000
 80090d2:	4290      	cmp	r0, r2
 80090d4:	d00a      	beq.n	80090ec <TIM_TI1_SetConfig+0x40>
 80090d6:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80090da:	4290      	cmp	r0, r2
 80090dc:	d006      	beq.n	80090ec <TIM_TI1_SetConfig+0x40>
 80090de:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80090e2:	4290      	cmp	r0, r2
 80090e4:	d002      	beq.n	80090ec <TIM_TI1_SetConfig+0x40>
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 80090e6:	f044 0201 	orr.w	r2, r4, #1
 80090ea:	e003      	b.n	80090f4 <TIM_TI1_SetConfig+0x48>
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 80090ec:	f024 0203 	bic.w	r2, r4, #3
    tmpccmr1 |= TIM_ICSelection;
 80090f0:	ea42 020c 	orr.w	r2, r2, ip
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80090f4:	f022 02f0 	bic.w	r2, r2, #240	@ 0xf0
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80090f8:	011b      	lsls	r3, r3, #4
 80090fa:	b2db      	uxtb	r3, r3
 80090fc:	4313      	orrs	r3, r2
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80090fe:	f026 020a 	bic.w	r2, r6, #10
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8009102:	f001 010a 	and.w	r1, r1, #10
 8009106:	4311      	orrs	r1, r2
  TIMx->CCMR1 = tmpccmr1;
 8009108:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 800910a:	6201      	str	r1, [r0, #32]
}
 800910c:	bc70      	pop	{r4, r5, r6}
 800910e:	4770      	bx	lr
 8009110:	40012c00 	.word	0x40012c00
 8009114:	40013400 	.word	0x40013400

08009118 <HAL_TIM_IC_ConfigChannel>:
{
 8009118:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 800911a:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 800911e:	2b01      	cmp	r3, #1
 8009120:	d05e      	beq.n	80091e0 <HAL_TIM_IC_ConfigChannel+0xc8>
 8009122:	4604      	mov	r4, r0
 8009124:	460d      	mov	r5, r1
 8009126:	2301      	movs	r3, #1
 8009128:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
  if (Channel == TIM_CHANNEL_1)
 800912c:	2a0c      	cmp	r2, #12
 800912e:	d852      	bhi.n	80091d6 <HAL_TIM_IC_ConfigChannel+0xbe>
 8009130:	e8df f002 	tbb	[pc, r2]
 8009134:	51515107 	.word	0x51515107
 8009138:	51515119 	.word	0x51515119
 800913c:	5151512c 	.word	0x5151512c
 8009140:	3e          	.byte	0x3e
 8009141:	00          	.byte	0x00
    TIM_TI1_SetConfig(htim->Instance,
 8009142:	68cb      	ldr	r3, [r1, #12]
 8009144:	684a      	ldr	r2, [r1, #4]
 8009146:	6809      	ldr	r1, [r1, #0]
 8009148:	6800      	ldr	r0, [r0, #0]
 800914a:	f7ff ffaf 	bl	80090ac <TIM_TI1_SetConfig>
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800914e:	6822      	ldr	r2, [r4, #0]
 8009150:	6993      	ldr	r3, [r2, #24]
 8009152:	f023 030c 	bic.w	r3, r3, #12
 8009156:	6193      	str	r3, [r2, #24]
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8009158:	6822      	ldr	r2, [r4, #0]
 800915a:	6993      	ldr	r3, [r2, #24]
 800915c:	68a9      	ldr	r1, [r5, #8]
 800915e:	430b      	orrs	r3, r1
 8009160:	6193      	str	r3, [r2, #24]
  HAL_StatusTypeDef status = HAL_OK;
 8009162:	2000      	movs	r0, #0
 8009164:	e038      	b.n	80091d8 <HAL_TIM_IC_ConfigChannel+0xc0>
    TIM_TI2_SetConfig(htim->Instance,
 8009166:	68cb      	ldr	r3, [r1, #12]
 8009168:	684a      	ldr	r2, [r1, #4]
 800916a:	6809      	ldr	r1, [r1, #0]
 800916c:	6800      	ldr	r0, [r0, #0]
 800916e:	f7fe fe31 	bl	8007dd4 <TIM_TI2_SetConfig>
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8009172:	6822      	ldr	r2, [r4, #0]
 8009174:	6993      	ldr	r3, [r2, #24]
 8009176:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 800917a:	6193      	str	r3, [r2, #24]
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800917c:	6822      	ldr	r2, [r4, #0]
 800917e:	6993      	ldr	r3, [r2, #24]
 8009180:	68a9      	ldr	r1, [r5, #8]
 8009182:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8009186:	6193      	str	r3, [r2, #24]
  HAL_StatusTypeDef status = HAL_OK;
 8009188:	2000      	movs	r0, #0
 800918a:	e025      	b.n	80091d8 <HAL_TIM_IC_ConfigChannel+0xc0>
    TIM_TI3_SetConfig(htim->Instance,
 800918c:	68cb      	ldr	r3, [r1, #12]
 800918e:	684a      	ldr	r2, [r1, #4]
 8009190:	6809      	ldr	r1, [r1, #0]
 8009192:	6800      	ldr	r0, [r0, #0]
 8009194:	f7fe fe4c 	bl	8007e30 <TIM_TI3_SetConfig>
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8009198:	6822      	ldr	r2, [r4, #0]
 800919a:	69d3      	ldr	r3, [r2, #28]
 800919c:	f023 030c 	bic.w	r3, r3, #12
 80091a0:	61d3      	str	r3, [r2, #28]
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 80091a2:	6822      	ldr	r2, [r4, #0]
 80091a4:	69d3      	ldr	r3, [r2, #28]
 80091a6:	68a9      	ldr	r1, [r5, #8]
 80091a8:	430b      	orrs	r3, r1
 80091aa:	61d3      	str	r3, [r2, #28]
  HAL_StatusTypeDef status = HAL_OK;
 80091ac:	2000      	movs	r0, #0
 80091ae:	e013      	b.n	80091d8 <HAL_TIM_IC_ConfigChannel+0xc0>
    TIM_TI4_SetConfig(htim->Instance,
 80091b0:	68cb      	ldr	r3, [r1, #12]
 80091b2:	684a      	ldr	r2, [r1, #4]
 80091b4:	6809      	ldr	r1, [r1, #0]
 80091b6:	6800      	ldr	r0, [r0, #0]
 80091b8:	f7fe fe55 	bl	8007e66 <TIM_TI4_SetConfig>
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 80091bc:	6822      	ldr	r2, [r4, #0]
 80091be:	69d3      	ldr	r3, [r2, #28]
 80091c0:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 80091c4:	61d3      	str	r3, [r2, #28]
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 80091c6:	6822      	ldr	r2, [r4, #0]
 80091c8:	69d3      	ldr	r3, [r2, #28]
 80091ca:	68a9      	ldr	r1, [r5, #8]
 80091cc:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80091d0:	61d3      	str	r3, [r2, #28]
  HAL_StatusTypeDef status = HAL_OK;
 80091d2:	2000      	movs	r0, #0
 80091d4:	e000      	b.n	80091d8 <HAL_TIM_IC_ConfigChannel+0xc0>
  __HAL_LOCK(htim);
 80091d6:	2001      	movs	r0, #1
  __HAL_UNLOCK(htim);
 80091d8:	2300      	movs	r3, #0
 80091da:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
}
 80091de:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(htim);
 80091e0:	2002      	movs	r0, #2
 80091e2:	e7fc      	b.n	80091de <HAL_TIM_IC_ConfigChannel+0xc6>

080091e4 <HAL_TIM_OnePulse_ConfigChannel>:
  if (OutputChannel != InputChannel)
 80091e4:	429a      	cmp	r2, r3
 80091e6:	d076      	beq.n	80092d6 <HAL_TIM_OnePulse_ConfigChannel+0xf2>
{
 80091e8:	b570      	push	{r4, r5, r6, lr}
 80091ea:	b088      	sub	sp, #32
 80091ec:	4604      	mov	r4, r0
 80091ee:	460d      	mov	r5, r1
 80091f0:	461e      	mov	r6, r3
    __HAL_LOCK(htim);
 80091f2:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 80091f6:	2b01      	cmp	r3, #1
 80091f8:	d06f      	beq.n	80092da <HAL_TIM_OnePulse_ConfigChannel+0xf6>
 80091fa:	2301      	movs	r3, #1
 80091fc:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
    htim->State = HAL_TIM_STATE_BUSY;
 8009200:	2302      	movs	r3, #2
 8009202:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
    temp1.OCMode = sConfig->OCMode;
 8009206:	680b      	ldr	r3, [r1, #0]
 8009208:	9301      	str	r3, [sp, #4]
    temp1.Pulse = sConfig->Pulse;
 800920a:	684b      	ldr	r3, [r1, #4]
 800920c:	9302      	str	r3, [sp, #8]
    temp1.OCPolarity = sConfig->OCPolarity;
 800920e:	688b      	ldr	r3, [r1, #8]
 8009210:	9303      	str	r3, [sp, #12]
    temp1.OCNPolarity = sConfig->OCNPolarity;
 8009212:	68cb      	ldr	r3, [r1, #12]
 8009214:	9304      	str	r3, [sp, #16]
    temp1.OCIdleState = sConfig->OCIdleState;
 8009216:	690b      	ldr	r3, [r1, #16]
 8009218:	9306      	str	r3, [sp, #24]
    temp1.OCNIdleState = sConfig->OCNIdleState;
 800921a:	694b      	ldr	r3, [r1, #20]
 800921c:	9307      	str	r3, [sp, #28]
    switch (OutputChannel)
 800921e:	b152      	cbz	r2, 8009236 <HAL_TIM_OnePulse_ConfigChannel+0x52>
 8009220:	2a04      	cmp	r2, #4
 8009222:	d011      	beq.n	8009248 <HAL_TIM_OnePulse_ConfigChannel+0x64>
 8009224:	2001      	movs	r0, #1
    htim->State = HAL_TIM_STATE_READY;
 8009226:	2301      	movs	r3, #1
 8009228:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
    __HAL_UNLOCK(htim);
 800922c:	2300      	movs	r3, #0
 800922e:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
}
 8009232:	b008      	add	sp, #32
 8009234:	bd70      	pop	{r4, r5, r6, pc}
        TIM_OC1_SetConfig(htim->Instance, &temp1);
 8009236:	a901      	add	r1, sp, #4
 8009238:	6800      	ldr	r0, [r0, #0]
 800923a:	f7fe fd21 	bl	8007c80 <TIM_OC1_SetConfig>
      switch (InputChannel)
 800923e:	b146      	cbz	r6, 8009252 <HAL_TIM_OnePulse_ConfigChannel+0x6e>
 8009240:	2e04      	cmp	r6, #4
 8009242:	d027      	beq.n	8009294 <HAL_TIM_OnePulse_ConfigChannel+0xb0>
 8009244:	2001      	movs	r0, #1
 8009246:	e7ee      	b.n	8009226 <HAL_TIM_OnePulse_ConfigChannel+0x42>
        TIM_OC2_SetConfig(htim->Instance, &temp1);
 8009248:	a901      	add	r1, sp, #4
 800924a:	6800      	ldr	r0, [r0, #0]
 800924c:	f7ff fe58 	bl	8008f00 <TIM_OC2_SetConfig>
    if (status == HAL_OK)
 8009250:	e7f5      	b.n	800923e <HAL_TIM_OnePulse_ConfigChannel+0x5a>
          TIM_TI1_SetConfig(htim->Instance, sConfig->ICPolarity,
 8009252:	6a2b      	ldr	r3, [r5, #32]
 8009254:	69ea      	ldr	r2, [r5, #28]
 8009256:	69a9      	ldr	r1, [r5, #24]
 8009258:	6820      	ldr	r0, [r4, #0]
 800925a:	f7ff ff27 	bl	80090ac <TIM_TI1_SetConfig>
          htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800925e:	6822      	ldr	r2, [r4, #0]
 8009260:	6993      	ldr	r3, [r2, #24]
 8009262:	f023 030c 	bic.w	r3, r3, #12
 8009266:	6193      	str	r3, [r2, #24]
          htim->Instance->SMCR &= ~TIM_SMCR_TS;
 8009268:	6822      	ldr	r2, [r4, #0]
 800926a:	6893      	ldr	r3, [r2, #8]
 800926c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009270:	6093      	str	r3, [r2, #8]
          htim->Instance->SMCR |= TIM_TS_TI1FP1;
 8009272:	6822      	ldr	r2, [r4, #0]
 8009274:	6893      	ldr	r3, [r2, #8]
 8009276:	f043 0350 	orr.w	r3, r3, #80	@ 0x50
 800927a:	6093      	str	r3, [r2, #8]
          htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 800927c:	6822      	ldr	r2, [r4, #0]
 800927e:	6893      	ldr	r3, [r2, #8]
 8009280:	f023 0307 	bic.w	r3, r3, #7
 8009284:	6093      	str	r3, [r2, #8]
          htim->Instance->SMCR |= TIM_SLAVEMODE_TRIGGER;
 8009286:	6822      	ldr	r2, [r4, #0]
 8009288:	6893      	ldr	r3, [r2, #8]
 800928a:	f043 0306 	orr.w	r3, r3, #6
 800928e:	6093      	str	r3, [r2, #8]
          break;
 8009290:	2000      	movs	r0, #0
 8009292:	e7c8      	b.n	8009226 <HAL_TIM_OnePulse_ConfigChannel+0x42>
          TIM_TI2_SetConfig(htim->Instance, sConfig->ICPolarity,
 8009294:	6a2b      	ldr	r3, [r5, #32]
 8009296:	69ea      	ldr	r2, [r5, #28]
 8009298:	69a9      	ldr	r1, [r5, #24]
 800929a:	6820      	ldr	r0, [r4, #0]
 800929c:	f7fe fd9a 	bl	8007dd4 <TIM_TI2_SetConfig>
          htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 80092a0:	6822      	ldr	r2, [r4, #0]
 80092a2:	6993      	ldr	r3, [r2, #24]
 80092a4:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 80092a8:	6193      	str	r3, [r2, #24]
          htim->Instance->SMCR &= ~TIM_SMCR_TS;
 80092aa:	6822      	ldr	r2, [r4, #0]
 80092ac:	6893      	ldr	r3, [r2, #8]
 80092ae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80092b2:	6093      	str	r3, [r2, #8]
          htim->Instance->SMCR |= TIM_TS_TI2FP2;
 80092b4:	6822      	ldr	r2, [r4, #0]
 80092b6:	6893      	ldr	r3, [r2, #8]
 80092b8:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 80092bc:	6093      	str	r3, [r2, #8]
          htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 80092be:	6822      	ldr	r2, [r4, #0]
 80092c0:	6893      	ldr	r3, [r2, #8]
 80092c2:	f023 0307 	bic.w	r3, r3, #7
 80092c6:	6093      	str	r3, [r2, #8]
          htim->Instance->SMCR |= TIM_SLAVEMODE_TRIGGER;
 80092c8:	6822      	ldr	r2, [r4, #0]
 80092ca:	6893      	ldr	r3, [r2, #8]
 80092cc:	f043 0306 	orr.w	r3, r3, #6
 80092d0:	6093      	str	r3, [r2, #8]
          break;
 80092d2:	2000      	movs	r0, #0
 80092d4:	e7a7      	b.n	8009226 <HAL_TIM_OnePulse_ConfigChannel+0x42>
    return HAL_ERROR;
 80092d6:	2001      	movs	r0, #1
}
 80092d8:	4770      	bx	lr
    __HAL_LOCK(htim);
 80092da:	2002      	movs	r0, #2
 80092dc:	e7a9      	b.n	8009232 <HAL_TIM_OnePulse_ConfigChannel+0x4e>

080092de <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80092de:	b410      	push	{r4}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80092e0:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80092e2:	f424 4c7f 	bic.w	ip, r4, #65280	@ 0xff00

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80092e6:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
 80092ea:	430a      	orrs	r2, r1
 80092ec:	ea42 020c 	orr.w	r2, r2, ip

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80092f0:	6082      	str	r2, [r0, #8]
}
 80092f2:	bc10      	pop	{r4}
 80092f4:	4770      	bx	lr

080092f6 <HAL_TIM_ConfigOCrefClear>:
  __HAL_LOCK(htim);
 80092f6:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 80092fa:	2b01      	cmp	r3, #1
 80092fc:	d076      	beq.n	80093ec <HAL_TIM_ConfigOCrefClear+0xf6>
{
 80092fe:	b570      	push	{r4, r5, r6, lr}
 8009300:	4604      	mov	r4, r0
 8009302:	460d      	mov	r5, r1
 8009304:	4616      	mov	r6, r2
  __HAL_LOCK(htim);
 8009306:	2301      	movs	r3, #1
 8009308:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 800930c:	2302      	movs	r3, #2
 800930e:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
  switch (sClearInputConfig->ClearInputSource)
 8009312:	684b      	ldr	r3, [r1, #4]
 8009314:	b14b      	cbz	r3, 800932a <HAL_TIM_ConfigOCrefClear+0x34>
 8009316:	2b01      	cmp	r3, #1
 8009318:	d017      	beq.n	800934a <HAL_TIM_ConfigOCrefClear+0x54>
 800931a:	2001      	movs	r0, #1
  htim->State = HAL_TIM_STATE_READY;
 800931c:	2301      	movs	r3, #1
 800931e:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 8009322:	2300      	movs	r3, #0
 8009324:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
}
 8009328:	bd70      	pop	{r4, r5, r6, pc}
      CLEAR_BIT(htim->Instance->SMCR, (TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP));
 800932a:	6802      	ldr	r2, [r0, #0]
 800932c:	6893      	ldr	r3, [r2, #8]
 800932e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8009332:	6093      	str	r3, [r2, #8]
    switch (Channel)
 8009334:	2e0c      	cmp	r6, #12
 8009336:	d857      	bhi.n	80093e8 <HAL_TIM_ConfigOCrefClear+0xf2>
 8009338:	e8df f006 	tbb	[pc, r6]
 800933c:	56565616 	.word	0x56565616
 8009340:	56565626 	.word	0x56565626
 8009344:	56565636 	.word	0x56565636
 8009348:	46          	.byte	0x46
 8009349:	00          	.byte	0x00
      if (sClearInputConfig->ClearInputPrescaler != TIM_CLEARINPUTPRESCALER_DIV1)
 800934a:	68c9      	ldr	r1, [r1, #12]
 800934c:	b131      	cbz	r1, 800935c <HAL_TIM_ConfigOCrefClear+0x66>
        htim->State = HAL_TIM_STATE_READY;
 800934e:	2001      	movs	r0, #1
 8009350:	f884 003d 	strb.w	r0, [r4, #61]	@ 0x3d
        __HAL_UNLOCK(htim);
 8009354:	2300      	movs	r3, #0
 8009356:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
        return HAL_ERROR;
 800935a:	e7e5      	b.n	8009328 <HAL_TIM_ConfigOCrefClear+0x32>
      TIM_ETR_SetConfig(htim->Instance,
 800935c:	692b      	ldr	r3, [r5, #16]
 800935e:	68aa      	ldr	r2, [r5, #8]
 8009360:	6800      	ldr	r0, [r0, #0]
 8009362:	f7ff ffbc 	bl	80092de <TIM_ETR_SetConfig>
  if (status == HAL_OK)
 8009366:	e7e5      	b.n	8009334 <HAL_TIM_ConfigOCrefClear+0x3e>
        if (sClearInputConfig->ClearInputState != (uint32_t)DISABLE)
 8009368:	682b      	ldr	r3, [r5, #0]
 800936a:	b133      	cbz	r3, 800937a <HAL_TIM_ConfigOCrefClear+0x84>
          SET_BIT(htim->Instance->CCMR1, TIM_CCMR1_OC1CE);
 800936c:	6822      	ldr	r2, [r4, #0]
 800936e:	6993      	ldr	r3, [r2, #24]
 8009370:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009374:	6193      	str	r3, [r2, #24]
 8009376:	2000      	movs	r0, #0
 8009378:	e7d0      	b.n	800931c <HAL_TIM_ConfigOCrefClear+0x26>
          CLEAR_BIT(htim->Instance->CCMR1, TIM_CCMR1_OC1CE);
 800937a:	6822      	ldr	r2, [r4, #0]
 800937c:	6993      	ldr	r3, [r2, #24]
 800937e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009382:	6193      	str	r3, [r2, #24]
 8009384:	2000      	movs	r0, #0
 8009386:	e7c9      	b.n	800931c <HAL_TIM_ConfigOCrefClear+0x26>
        if (sClearInputConfig->ClearInputState != (uint32_t)DISABLE)
 8009388:	682b      	ldr	r3, [r5, #0]
 800938a:	b133      	cbz	r3, 800939a <HAL_TIM_ConfigOCrefClear+0xa4>
          SET_BIT(htim->Instance->CCMR1, TIM_CCMR1_OC2CE);
 800938c:	6822      	ldr	r2, [r4, #0]
 800938e:	6993      	ldr	r3, [r2, #24]
 8009390:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009394:	6193      	str	r3, [r2, #24]
 8009396:	2000      	movs	r0, #0
 8009398:	e7c0      	b.n	800931c <HAL_TIM_ConfigOCrefClear+0x26>
          CLEAR_BIT(htim->Instance->CCMR1, TIM_CCMR1_OC2CE);
 800939a:	6822      	ldr	r2, [r4, #0]
 800939c:	6993      	ldr	r3, [r2, #24]
 800939e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80093a2:	6193      	str	r3, [r2, #24]
 80093a4:	2000      	movs	r0, #0
 80093a6:	e7b9      	b.n	800931c <HAL_TIM_ConfigOCrefClear+0x26>
        if (sClearInputConfig->ClearInputState != (uint32_t)DISABLE)
 80093a8:	682b      	ldr	r3, [r5, #0]
 80093aa:	b133      	cbz	r3, 80093ba <HAL_TIM_ConfigOCrefClear+0xc4>
          SET_BIT(htim->Instance->CCMR2, TIM_CCMR2_OC3CE);
 80093ac:	6822      	ldr	r2, [r4, #0]
 80093ae:	69d3      	ldr	r3, [r2, #28]
 80093b0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80093b4:	61d3      	str	r3, [r2, #28]
 80093b6:	2000      	movs	r0, #0
 80093b8:	e7b0      	b.n	800931c <HAL_TIM_ConfigOCrefClear+0x26>
          CLEAR_BIT(htim->Instance->CCMR2, TIM_CCMR2_OC3CE);
 80093ba:	6822      	ldr	r2, [r4, #0]
 80093bc:	69d3      	ldr	r3, [r2, #28]
 80093be:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80093c2:	61d3      	str	r3, [r2, #28]
 80093c4:	2000      	movs	r0, #0
 80093c6:	e7a9      	b.n	800931c <HAL_TIM_ConfigOCrefClear+0x26>
        if (sClearInputConfig->ClearInputState != (uint32_t)DISABLE)
 80093c8:	682b      	ldr	r3, [r5, #0]
 80093ca:	b133      	cbz	r3, 80093da <HAL_TIM_ConfigOCrefClear+0xe4>
          SET_BIT(htim->Instance->CCMR2, TIM_CCMR2_OC4CE);
 80093cc:	6822      	ldr	r2, [r4, #0]
 80093ce:	69d3      	ldr	r3, [r2, #28]
 80093d0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80093d4:	61d3      	str	r3, [r2, #28]
 80093d6:	2000      	movs	r0, #0
 80093d8:	e7a0      	b.n	800931c <HAL_TIM_ConfigOCrefClear+0x26>
          CLEAR_BIT(htim->Instance->CCMR2, TIM_CCMR2_OC4CE);
 80093da:	6822      	ldr	r2, [r4, #0]
 80093dc:	69d3      	ldr	r3, [r2, #28]
 80093de:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80093e2:	61d3      	str	r3, [r2, #28]
 80093e4:	2000      	movs	r0, #0
 80093e6:	e799      	b.n	800931c <HAL_TIM_ConfigOCrefClear+0x26>
    switch (Channel)
 80093e8:	2000      	movs	r0, #0
 80093ea:	e797      	b.n	800931c <HAL_TIM_ConfigOCrefClear+0x26>
  __HAL_LOCK(htim);
 80093ec:	2002      	movs	r0, #2
}
 80093ee:	4770      	bx	lr

080093f0 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 80093f0:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 80093f4:	2b01      	cmp	r3, #1
 80093f6:	d078      	beq.n	80094ea <HAL_TIM_ConfigClockSource+0xfa>
{
 80093f8:	b510      	push	{r4, lr}
 80093fa:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 80093fc:	2301      	movs	r3, #1
 80093fe:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 8009402:	2302      	movs	r3, #2
 8009404:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
  tmpsmcr = htim->Instance->SMCR;
 8009408:	6802      	ldr	r2, [r0, #0]
 800940a:	6893      	ldr	r3, [r2, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800940c:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8009410:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
  htim->Instance->SMCR = tmpsmcr;
 8009414:	6093      	str	r3, [r2, #8]
  switch (sClockSourceConfig->ClockSource)
 8009416:	680b      	ldr	r3, [r1, #0]
 8009418:	2b60      	cmp	r3, #96	@ 0x60
 800941a:	d04c      	beq.n	80094b6 <HAL_TIM_ConfigClockSource+0xc6>
 800941c:	d823      	bhi.n	8009466 <HAL_TIM_ConfigClockSource+0x76>
 800941e:	2b40      	cmp	r3, #64	@ 0x40
 8009420:	d054      	beq.n	80094cc <HAL_TIM_ConfigClockSource+0xdc>
 8009422:	d811      	bhi.n	8009448 <HAL_TIM_ConfigClockSource+0x58>
 8009424:	2b20      	cmp	r3, #32
 8009426:	d003      	beq.n	8009430 <HAL_TIM_ConfigClockSource+0x40>
 8009428:	d80a      	bhi.n	8009440 <HAL_TIM_ConfigClockSource+0x50>
 800942a:	b10b      	cbz	r3, 8009430 <HAL_TIM_ConfigClockSource+0x40>
 800942c:	2b10      	cmp	r3, #16
 800942e:	d105      	bne.n	800943c <HAL_TIM_ConfigClockSource+0x4c>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8009430:	4619      	mov	r1, r3
 8009432:	6820      	ldr	r0, [r4, #0]
 8009434:	f7fe fd32 	bl	8007e9c <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8009438:	2000      	movs	r0, #0
      break;
 800943a:	e028      	b.n	800948e <HAL_TIM_ConfigClockSource+0x9e>
      status = HAL_ERROR;
 800943c:	2001      	movs	r0, #1
 800943e:	e026      	b.n	800948e <HAL_TIM_ConfigClockSource+0x9e>
  switch (sClockSourceConfig->ClockSource)
 8009440:	2b30      	cmp	r3, #48	@ 0x30
 8009442:	d0f5      	beq.n	8009430 <HAL_TIM_ConfigClockSource+0x40>
      status = HAL_ERROR;
 8009444:	2001      	movs	r0, #1
 8009446:	e022      	b.n	800948e <HAL_TIM_ConfigClockSource+0x9e>
  switch (sClockSourceConfig->ClockSource)
 8009448:	2b50      	cmp	r3, #80	@ 0x50
 800944a:	d10a      	bne.n	8009462 <HAL_TIM_ConfigClockSource+0x72>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800944c:	68ca      	ldr	r2, [r1, #12]
 800944e:	6849      	ldr	r1, [r1, #4]
 8009450:	6800      	ldr	r0, [r0, #0]
 8009452:	f7fe fcad 	bl	8007db0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8009456:	2150      	movs	r1, #80	@ 0x50
 8009458:	6820      	ldr	r0, [r4, #0]
 800945a:	f7fe fd1f 	bl	8007e9c <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 800945e:	2000      	movs	r0, #0
      break;
 8009460:	e015      	b.n	800948e <HAL_TIM_ConfigClockSource+0x9e>
      status = HAL_ERROR;
 8009462:	2001      	movs	r0, #1
 8009464:	e013      	b.n	800948e <HAL_TIM_ConfigClockSource+0x9e>
  switch (sClockSourceConfig->ClockSource)
 8009466:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800946a:	d03a      	beq.n	80094e2 <HAL_TIM_ConfigClockSource+0xf2>
 800946c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009470:	d014      	beq.n	800949c <HAL_TIM_ConfigClockSource+0xac>
 8009472:	2b70      	cmp	r3, #112	@ 0x70
 8009474:	d137      	bne.n	80094e6 <HAL_TIM_ConfigClockSource+0xf6>
      TIM_ETR_SetConfig(htim->Instance,
 8009476:	68cb      	ldr	r3, [r1, #12]
 8009478:	684a      	ldr	r2, [r1, #4]
 800947a:	6889      	ldr	r1, [r1, #8]
 800947c:	6800      	ldr	r0, [r0, #0]
 800947e:	f7ff ff2e 	bl	80092de <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8009482:	6822      	ldr	r2, [r4, #0]
 8009484:	6893      	ldr	r3, [r2, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8009486:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
      htim->Instance->SMCR = tmpsmcr;
 800948a:	6093      	str	r3, [r2, #8]
  HAL_StatusTypeDef status = HAL_OK;
 800948c:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 800948e:	2301      	movs	r3, #1
 8009490:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 8009494:	2300      	movs	r3, #0
 8009496:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
}
 800949a:	bd10      	pop	{r4, pc}
      TIM_ETR_SetConfig(htim->Instance,
 800949c:	68cb      	ldr	r3, [r1, #12]
 800949e:	684a      	ldr	r2, [r1, #4]
 80094a0:	6889      	ldr	r1, [r1, #8]
 80094a2:	6800      	ldr	r0, [r0, #0]
 80094a4:	f7ff ff1b 	bl	80092de <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80094a8:	6822      	ldr	r2, [r4, #0]
 80094aa:	6893      	ldr	r3, [r2, #8]
 80094ac:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80094b0:	6093      	str	r3, [r2, #8]
  HAL_StatusTypeDef status = HAL_OK;
 80094b2:	2000      	movs	r0, #0
      break;
 80094b4:	e7eb      	b.n	800948e <HAL_TIM_ConfigClockSource+0x9e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80094b6:	68ca      	ldr	r2, [r1, #12]
 80094b8:	6849      	ldr	r1, [r1, #4]
 80094ba:	6800      	ldr	r0, [r0, #0]
 80094bc:	f7fe fca5 	bl	8007e0a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80094c0:	2160      	movs	r1, #96	@ 0x60
 80094c2:	6820      	ldr	r0, [r4, #0]
 80094c4:	f7fe fcea 	bl	8007e9c <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 80094c8:	2000      	movs	r0, #0
      break;
 80094ca:	e7e0      	b.n	800948e <HAL_TIM_ConfigClockSource+0x9e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80094cc:	68ca      	ldr	r2, [r1, #12]
 80094ce:	6849      	ldr	r1, [r1, #4]
 80094d0:	6800      	ldr	r0, [r0, #0]
 80094d2:	f7fe fc6d 	bl	8007db0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80094d6:	2140      	movs	r1, #64	@ 0x40
 80094d8:	6820      	ldr	r0, [r4, #0]
 80094da:	f7fe fcdf 	bl	8007e9c <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 80094de:	2000      	movs	r0, #0
      break;
 80094e0:	e7d5      	b.n	800948e <HAL_TIM_ConfigClockSource+0x9e>
  switch (sClockSourceConfig->ClockSource)
 80094e2:	2000      	movs	r0, #0
 80094e4:	e7d3      	b.n	800948e <HAL_TIM_ConfigClockSource+0x9e>
      status = HAL_ERROR;
 80094e6:	2001      	movs	r0, #1
 80094e8:	e7d1      	b.n	800948e <HAL_TIM_ConfigClockSource+0x9e>
  __HAL_LOCK(htim);
 80094ea:	2002      	movs	r0, #2
}
 80094ec:	4770      	bx	lr

080094ee <TIM_SlaveTimer_SetConfig>:
{
 80094ee:	b510      	push	{r4, lr}
  tmpsmcr = htim->Instance->SMCR;
 80094f0:	6804      	ldr	r4, [r0, #0]
 80094f2:	68a2      	ldr	r2, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 80094f4:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
  tmpsmcr |= sSlaveConfig->InputTrigger;
 80094f8:	684b      	ldr	r3, [r1, #4]
 80094fa:	4313      	orrs	r3, r2
  tmpsmcr &= ~TIM_SMCR_SMS;
 80094fc:	f023 0307 	bic.w	r3, r3, #7
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8009500:	680a      	ldr	r2, [r1, #0]
 8009502:	431a      	orrs	r2, r3
  htim->Instance->SMCR = tmpsmcr;
 8009504:	60a2      	str	r2, [r4, #8]
  switch (sSlaveConfig->InputTrigger)
 8009506:	684b      	ldr	r3, [r1, #4]
 8009508:	2b50      	cmp	r3, #80	@ 0x50
 800950a:	d030      	beq.n	800956e <TIM_SlaveTimer_SetConfig+0x80>
 800950c:	d90b      	bls.n	8009526 <TIM_SlaveTimer_SetConfig+0x38>
 800950e:	2b60      	cmp	r3, #96	@ 0x60
 8009510:	d034      	beq.n	800957c <TIM_SlaveTimer_SetConfig+0x8e>
 8009512:	2b70      	cmp	r3, #112	@ 0x70
 8009514:	d143      	bne.n	800959e <TIM_SlaveTimer_SetConfig+0xb0>
      TIM_ETR_SetConfig(htim->Instance,
 8009516:	690b      	ldr	r3, [r1, #16]
 8009518:	688a      	ldr	r2, [r1, #8]
 800951a:	68c9      	ldr	r1, [r1, #12]
 800951c:	6800      	ldr	r0, [r0, #0]
 800951e:	f7ff fede 	bl	80092de <TIM_ETR_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8009522:	2000      	movs	r0, #0
}
 8009524:	bd10      	pop	{r4, pc}
  switch (sSlaveConfig->InputTrigger)
 8009526:	2b40      	cmp	r3, #64	@ 0x40
 8009528:	d00c      	beq.n	8009544 <TIM_SlaveTimer_SetConfig+0x56>
 800952a:	d82e      	bhi.n	800958a <TIM_SlaveTimer_SetConfig+0x9c>
 800952c:	2b20      	cmp	r3, #32
 800952e:	d02e      	beq.n	800958e <TIM_SlaveTimer_SetConfig+0xa0>
 8009530:	d804      	bhi.n	800953c <TIM_SlaveTimer_SetConfig+0x4e>
 8009532:	b373      	cbz	r3, 8009592 <TIM_SlaveTimer_SetConfig+0xa4>
 8009534:	2b10      	cmp	r3, #16
 8009536:	d12e      	bne.n	8009596 <TIM_SlaveTimer_SetConfig+0xa8>
 8009538:	2000      	movs	r0, #0
 800953a:	e7f3      	b.n	8009524 <TIM_SlaveTimer_SetConfig+0x36>
 800953c:	2b30      	cmp	r3, #48	@ 0x30
 800953e:	d12c      	bne.n	800959a <TIM_SlaveTimer_SetConfig+0xac>
 8009540:	2000      	movs	r0, #0
 8009542:	e7ef      	b.n	8009524 <TIM_SlaveTimer_SetConfig+0x36>
      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 8009544:	680b      	ldr	r3, [r1, #0]
 8009546:	2b05      	cmp	r3, #5
 8009548:	d02b      	beq.n	80095a2 <TIM_SlaveTimer_SetConfig+0xb4>
      tmpccer = htim->Instance->CCER;
 800954a:	6803      	ldr	r3, [r0, #0]
 800954c:	6a1c      	ldr	r4, [r3, #32]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 800954e:	6a1a      	ldr	r2, [r3, #32]
 8009550:	f022 0201 	bic.w	r2, r2, #1
 8009554:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8009556:	6802      	ldr	r2, [r0, #0]
 8009558:	6993      	ldr	r3, [r2, #24]
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800955a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 800955e:	6909      	ldr	r1, [r1, #16]
 8009560:	ea43 1301 	orr.w	r3, r3, r1, lsl #4
      htim->Instance->CCMR1 = tmpccmr1;
 8009564:	6193      	str	r3, [r2, #24]
      htim->Instance->CCER = tmpccer;
 8009566:	6803      	ldr	r3, [r0, #0]
 8009568:	621c      	str	r4, [r3, #32]
  HAL_StatusTypeDef status = HAL_OK;
 800956a:	2000      	movs	r0, #0
      break;
 800956c:	e7da      	b.n	8009524 <TIM_SlaveTimer_SetConfig+0x36>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800956e:	690a      	ldr	r2, [r1, #16]
 8009570:	6889      	ldr	r1, [r1, #8]
 8009572:	6800      	ldr	r0, [r0, #0]
 8009574:	f7fe fc1c 	bl	8007db0 <TIM_TI1_ConfigInputStage>
  HAL_StatusTypeDef status = HAL_OK;
 8009578:	2000      	movs	r0, #0
      break;
 800957a:	e7d3      	b.n	8009524 <TIM_SlaveTimer_SetConfig+0x36>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800957c:	690a      	ldr	r2, [r1, #16]
 800957e:	6889      	ldr	r1, [r1, #8]
 8009580:	6800      	ldr	r0, [r0, #0]
 8009582:	f7fe fc42 	bl	8007e0a <TIM_TI2_ConfigInputStage>
  HAL_StatusTypeDef status = HAL_OK;
 8009586:	2000      	movs	r0, #0
      break;
 8009588:	e7cc      	b.n	8009524 <TIM_SlaveTimer_SetConfig+0x36>
      status = HAL_ERROR;
 800958a:	2001      	movs	r0, #1
 800958c:	e7ca      	b.n	8009524 <TIM_SlaveTimer_SetConfig+0x36>
  switch (sSlaveConfig->InputTrigger)
 800958e:	2000      	movs	r0, #0
 8009590:	e7c8      	b.n	8009524 <TIM_SlaveTimer_SetConfig+0x36>
 8009592:	2000      	movs	r0, #0
 8009594:	e7c6      	b.n	8009524 <TIM_SlaveTimer_SetConfig+0x36>
      status = HAL_ERROR;
 8009596:	2001      	movs	r0, #1
 8009598:	e7c4      	b.n	8009524 <TIM_SlaveTimer_SetConfig+0x36>
 800959a:	2001      	movs	r0, #1
 800959c:	e7c2      	b.n	8009524 <TIM_SlaveTimer_SetConfig+0x36>
 800959e:	2001      	movs	r0, #1
 80095a0:	e7c0      	b.n	8009524 <TIM_SlaveTimer_SetConfig+0x36>
        return HAL_ERROR;
 80095a2:	2001      	movs	r0, #1
 80095a4:	e7be      	b.n	8009524 <TIM_SlaveTimer_SetConfig+0x36>

080095a6 <HAL_TIM_SlaveConfigSynchro>:
  __HAL_LOCK(htim);
 80095a6:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 80095aa:	2b01      	cmp	r3, #1
 80095ac:	d022      	beq.n	80095f4 <HAL_TIM_SlaveConfigSynchro+0x4e>
{
 80095ae:	b510      	push	{r4, lr}
 80095b0:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 80095b2:	2301      	movs	r3, #1
 80095b4:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 80095b8:	2302      	movs	r3, #2
 80095ba:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 80095be:	f7ff ff96 	bl	80094ee <TIM_SlaveTimer_SetConfig>
 80095c2:	b980      	cbnz	r0, 80095e6 <HAL_TIM_SlaveConfigSynchro+0x40>
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 80095c4:	6822      	ldr	r2, [r4, #0]
 80095c6:	68d3      	ldr	r3, [r2, #12]
 80095c8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80095cc:	60d3      	str	r3, [r2, #12]
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 80095ce:	6822      	ldr	r2, [r4, #0]
 80095d0:	68d3      	ldr	r3, [r2, #12]
 80095d2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80095d6:	60d3      	str	r3, [r2, #12]
  htim->State = HAL_TIM_STATE_READY;
 80095d8:	2301      	movs	r3, #1
 80095da:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 80095de:	2300      	movs	r3, #0
 80095e0:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
}
 80095e4:	bd10      	pop	{r4, pc}
    htim->State = HAL_TIM_STATE_READY;
 80095e6:	2001      	movs	r0, #1
 80095e8:	f884 003d 	strb.w	r0, [r4, #61]	@ 0x3d
    __HAL_UNLOCK(htim);
 80095ec:	2300      	movs	r3, #0
 80095ee:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
    return HAL_ERROR;
 80095f2:	e7f7      	b.n	80095e4 <HAL_TIM_SlaveConfigSynchro+0x3e>
  __HAL_LOCK(htim);
 80095f4:	2002      	movs	r0, #2
}
 80095f6:	4770      	bx	lr

080095f8 <HAL_TIM_SlaveConfigSynchro_IT>:
  __HAL_LOCK(htim);
 80095f8:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 80095fc:	2b01      	cmp	r3, #1
 80095fe:	d022      	beq.n	8009646 <HAL_TIM_SlaveConfigSynchro_IT+0x4e>
{
 8009600:	b510      	push	{r4, lr}
 8009602:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 8009604:	2301      	movs	r3, #1
 8009606:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 800960a:	2302      	movs	r3, #2
 800960c:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8009610:	f7ff ff6d 	bl	80094ee <TIM_SlaveTimer_SetConfig>
 8009614:	b980      	cbnz	r0, 8009638 <HAL_TIM_SlaveConfigSynchro_IT+0x40>
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_TRIGGER);
 8009616:	6822      	ldr	r2, [r4, #0]
 8009618:	68d3      	ldr	r3, [r2, #12]
 800961a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800961e:	60d3      	str	r3, [r2, #12]
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8009620:	6822      	ldr	r2, [r4, #0]
 8009622:	68d3      	ldr	r3, [r2, #12]
 8009624:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8009628:	60d3      	str	r3, [r2, #12]
  htim->State = HAL_TIM_STATE_READY;
 800962a:	2301      	movs	r3, #1
 800962c:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 8009630:	2300      	movs	r3, #0
 8009632:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
}
 8009636:	bd10      	pop	{r4, pc}
    htim->State = HAL_TIM_STATE_READY;
 8009638:	2001      	movs	r0, #1
 800963a:	f884 003d 	strb.w	r0, [r4, #61]	@ 0x3d
    __HAL_UNLOCK(htim);
 800963e:	2300      	movs	r3, #0
 8009640:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
    return HAL_ERROR;
 8009644:	e7f7      	b.n	8009636 <HAL_TIM_SlaveConfigSynchro_IT+0x3e>
  __HAL_LOCK(htim);
 8009646:	2002      	movs	r0, #2
}
 8009648:	4770      	bx	lr

0800964a <TIM_CCxChannelCmd>:

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800964a:	f001 011f 	and.w	r1, r1, #31
 800964e:	f04f 0c01 	mov.w	ip, #1
 8009652:	fa0c fc01 	lsl.w	ip, ip, r1

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8009656:	6a03      	ldr	r3, [r0, #32]
 8009658:	ea23 030c 	bic.w	r3, r3, ip
 800965c:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800965e:	6a03      	ldr	r3, [r0, #32]
 8009660:	408a      	lsls	r2, r1
 8009662:	4313      	orrs	r3, r2
 8009664:	6203      	str	r3, [r0, #32]
}
 8009666:	4770      	bx	lr

08009668 <HAL_TIM_OC_Start>:
{
 8009668:	b510      	push	{r4, lr}
 800966a:	4604      	mov	r4, r0
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800966c:	4608      	mov	r0, r1
 800966e:	2900      	cmp	r1, #0
 8009670:	d13a      	bne.n	80096e8 <HAL_TIM_OC_Start+0x80>
 8009672:	f894 303e 	ldrb.w	r3, [r4, #62]	@ 0x3e
 8009676:	b2db      	uxtb	r3, r3
 8009678:	3b01      	subs	r3, #1
 800967a:	bf18      	it	ne
 800967c:	2301      	movne	r3, #1
 800967e:	2b00      	cmp	r3, #0
 8009680:	d166      	bne.n	8009750 <HAL_TIM_OC_Start+0xe8>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8009682:	2800      	cmp	r0, #0
 8009684:	d149      	bne.n	800971a <HAL_TIM_OC_Start+0xb2>
 8009686:	2302      	movs	r3, #2
 8009688:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800968c:	2201      	movs	r2, #1
 800968e:	4601      	mov	r1, r0
 8009690:	6820      	ldr	r0, [r4, #0]
 8009692:	f7ff ffda 	bl	800964a <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8009696:	6823      	ldr	r3, [r4, #0]
 8009698:	4a2f      	ldr	r2, [pc, #188]	@ (8009758 <HAL_TIM_OC_Start+0xf0>)
 800969a:	4293      	cmp	r3, r2
 800969c:	d003      	beq.n	80096a6 <HAL_TIM_OC_Start+0x3e>
 800969e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80096a2:	4293      	cmp	r3, r2
 80096a4:	d103      	bne.n	80096ae <HAL_TIM_OC_Start+0x46>
    __HAL_TIM_MOE_ENABLE(htim);
 80096a6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80096a8:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80096ac:	645a      	str	r2, [r3, #68]	@ 0x44
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80096ae:	6823      	ldr	r3, [r4, #0]
 80096b0:	4a29      	ldr	r2, [pc, #164]	@ (8009758 <HAL_TIM_OC_Start+0xf0>)
 80096b2:	4293      	cmp	r3, r2
 80096b4:	d041      	beq.n	800973a <HAL_TIM_OC_Start+0xd2>
 80096b6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80096ba:	4293      	cmp	r3, r2
 80096bc:	d03d      	beq.n	800973a <HAL_TIM_OC_Start+0xd2>
 80096be:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80096c2:	d03a      	beq.n	800973a <HAL_TIM_OC_Start+0xd2>
 80096c4:	f5a2 3298 	sub.w	r2, r2, #77824	@ 0x13000
 80096c8:	4293      	cmp	r3, r2
 80096ca:	d036      	beq.n	800973a <HAL_TIM_OC_Start+0xd2>
 80096cc:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80096d0:	4293      	cmp	r3, r2
 80096d2:	d032      	beq.n	800973a <HAL_TIM_OC_Start+0xd2>
 80096d4:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80096d8:	4293      	cmp	r3, r2
 80096da:	d02e      	beq.n	800973a <HAL_TIM_OC_Start+0xd2>
    __HAL_TIM_ENABLE(htim);
 80096dc:	681a      	ldr	r2, [r3, #0]
 80096de:	f042 0201 	orr.w	r2, r2, #1
 80096e2:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 80096e4:	2000      	movs	r0, #0
 80096e6:	e032      	b.n	800974e <HAL_TIM_OC_Start+0xe6>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80096e8:	2904      	cmp	r1, #4
 80096ea:	d008      	beq.n	80096fe <HAL_TIM_OC_Start+0x96>
 80096ec:	2908      	cmp	r1, #8
 80096ee:	d00d      	beq.n	800970c <HAL_TIM_OC_Start+0xa4>
 80096f0:	f894 3041 	ldrb.w	r3, [r4, #65]	@ 0x41
 80096f4:	b2db      	uxtb	r3, r3
 80096f6:	3b01      	subs	r3, #1
 80096f8:	bf18      	it	ne
 80096fa:	2301      	movne	r3, #1
 80096fc:	e7bf      	b.n	800967e <HAL_TIM_OC_Start+0x16>
 80096fe:	f894 303f 	ldrb.w	r3, [r4, #63]	@ 0x3f
 8009702:	b2db      	uxtb	r3, r3
 8009704:	3b01      	subs	r3, #1
 8009706:	bf18      	it	ne
 8009708:	2301      	movne	r3, #1
 800970a:	e7b8      	b.n	800967e <HAL_TIM_OC_Start+0x16>
 800970c:	f894 3040 	ldrb.w	r3, [r4, #64]	@ 0x40
 8009710:	b2db      	uxtb	r3, r3
 8009712:	3b01      	subs	r3, #1
 8009714:	bf18      	it	ne
 8009716:	2301      	movne	r3, #1
 8009718:	e7b1      	b.n	800967e <HAL_TIM_OC_Start+0x16>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800971a:	2804      	cmp	r0, #4
 800971c:	d005      	beq.n	800972a <HAL_TIM_OC_Start+0xc2>
 800971e:	2808      	cmp	r0, #8
 8009720:	d007      	beq.n	8009732 <HAL_TIM_OC_Start+0xca>
 8009722:	2302      	movs	r3, #2
 8009724:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
 8009728:	e7b0      	b.n	800968c <HAL_TIM_OC_Start+0x24>
 800972a:	2302      	movs	r3, #2
 800972c:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8009730:	e7ac      	b.n	800968c <HAL_TIM_OC_Start+0x24>
 8009732:	2302      	movs	r3, #2
 8009734:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 8009738:	e7a8      	b.n	800968c <HAL_TIM_OC_Start+0x24>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800973a:	689a      	ldr	r2, [r3, #8]
 800973c:	f002 0207 	and.w	r2, r2, #7
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009740:	2a06      	cmp	r2, #6
 8009742:	d007      	beq.n	8009754 <HAL_TIM_OC_Start+0xec>
      __HAL_TIM_ENABLE(htim);
 8009744:	681a      	ldr	r2, [r3, #0]
 8009746:	f042 0201 	orr.w	r2, r2, #1
 800974a:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 800974c:	2000      	movs	r0, #0
}
 800974e:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8009750:	2001      	movs	r0, #1
 8009752:	e7fc      	b.n	800974e <HAL_TIM_OC_Start+0xe6>
  return HAL_OK;
 8009754:	2000      	movs	r0, #0
 8009756:	e7fa      	b.n	800974e <HAL_TIM_OC_Start+0xe6>
 8009758:	40012c00 	.word	0x40012c00

0800975c <HAL_TIM_OC_Stop>:
{
 800975c:	b538      	push	{r3, r4, r5, lr}
 800975e:	4604      	mov	r4, r0
 8009760:	460d      	mov	r5, r1
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8009762:	2200      	movs	r2, #0
 8009764:	6800      	ldr	r0, [r0, #0]
 8009766:	f7ff ff70 	bl	800964a <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800976a:	6823      	ldr	r3, [r4, #0]
 800976c:	4a1d      	ldr	r2, [pc, #116]	@ (80097e4 <HAL_TIM_OC_Stop+0x88>)
 800976e:	4293      	cmp	r3, r2
 8009770:	d018      	beq.n	80097a4 <HAL_TIM_OC_Stop+0x48>
 8009772:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009776:	4293      	cmp	r3, r2
 8009778:	d014      	beq.n	80097a4 <HAL_TIM_OC_Stop+0x48>
  __HAL_TIM_DISABLE(htim);
 800977a:	6823      	ldr	r3, [r4, #0]
 800977c:	6a19      	ldr	r1, [r3, #32]
 800977e:	f241 1211 	movw	r2, #4369	@ 0x1111
 8009782:	4211      	tst	r1, r2
 8009784:	d108      	bne.n	8009798 <HAL_TIM_OC_Stop+0x3c>
 8009786:	6a19      	ldr	r1, [r3, #32]
 8009788:	f240 4244 	movw	r2, #1092	@ 0x444
 800978c:	4211      	tst	r1, r2
 800978e:	d103      	bne.n	8009798 <HAL_TIM_OC_Stop+0x3c>
 8009790:	681a      	ldr	r2, [r3, #0]
 8009792:	f022 0201 	bic.w	r2, r2, #1
 8009796:	601a      	str	r2, [r3, #0]
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8009798:	b99d      	cbnz	r5, 80097c2 <HAL_TIM_OC_Stop+0x66>
 800979a:	2301      	movs	r3, #1
 800979c:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
}
 80097a0:	2000      	movs	r0, #0
 80097a2:	bd38      	pop	{r3, r4, r5, pc}
    __HAL_TIM_MOE_DISABLE(htim);
 80097a4:	6a19      	ldr	r1, [r3, #32]
 80097a6:	f241 1211 	movw	r2, #4369	@ 0x1111
 80097aa:	4211      	tst	r1, r2
 80097ac:	d1e5      	bne.n	800977a <HAL_TIM_OC_Stop+0x1e>
 80097ae:	6a19      	ldr	r1, [r3, #32]
 80097b0:	f240 4244 	movw	r2, #1092	@ 0x444
 80097b4:	4211      	tst	r1, r2
 80097b6:	d1e0      	bne.n	800977a <HAL_TIM_OC_Stop+0x1e>
 80097b8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80097ba:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80097be:	645a      	str	r2, [r3, #68]	@ 0x44
 80097c0:	e7db      	b.n	800977a <HAL_TIM_OC_Stop+0x1e>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80097c2:	2d04      	cmp	r5, #4
 80097c4:	d005      	beq.n	80097d2 <HAL_TIM_OC_Stop+0x76>
 80097c6:	2d08      	cmp	r5, #8
 80097c8:	d007      	beq.n	80097da <HAL_TIM_OC_Stop+0x7e>
 80097ca:	2301      	movs	r3, #1
 80097cc:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
 80097d0:	e7e6      	b.n	80097a0 <HAL_TIM_OC_Stop+0x44>
 80097d2:	2301      	movs	r3, #1
 80097d4:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 80097d8:	e7e2      	b.n	80097a0 <HAL_TIM_OC_Stop+0x44>
 80097da:	2301      	movs	r3, #1
 80097dc:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 80097e0:	e7de      	b.n	80097a0 <HAL_TIM_OC_Stop+0x44>
 80097e2:	bf00      	nop
 80097e4:	40012c00 	.word	0x40012c00

080097e8 <HAL_TIM_OC_Start_IT>:
{
 80097e8:	b510      	push	{r4, lr}
 80097ea:	4604      	mov	r4, r0
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80097ec:	4608      	mov	r0, r1
 80097ee:	2900      	cmp	r1, #0
 80097f0:	d140      	bne.n	8009874 <HAL_TIM_OC_Start_IT+0x8c>
 80097f2:	f894 303e 	ldrb.w	r3, [r4, #62]	@ 0x3e
 80097f6:	b2db      	uxtb	r3, r3
 80097f8:	3b01      	subs	r3, #1
 80097fa:	bf18      	it	ne
 80097fc:	2301      	movne	r3, #1
 80097fe:	2b00      	cmp	r3, #0
 8009800:	f040 809b 	bne.w	800993a <HAL_TIM_OC_Start_IT+0x152>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8009804:	2800      	cmp	r0, #0
 8009806:	d14e      	bne.n	80098a6 <HAL_TIM_OC_Start_IT+0xbe>
 8009808:	2302      	movs	r3, #2
 800980a:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800980e:	6822      	ldr	r2, [r4, #0]
 8009810:	68d3      	ldr	r3, [r2, #12]
 8009812:	f043 0302 	orr.w	r3, r3, #2
 8009816:	60d3      	str	r3, [r2, #12]
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8009818:	2201      	movs	r2, #1
 800981a:	4601      	mov	r1, r0
 800981c:	6820      	ldr	r0, [r4, #0]
 800981e:	f7ff ff14 	bl	800964a <TIM_CCxChannelCmd>
    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8009822:	6823      	ldr	r3, [r4, #0]
 8009824:	4a48      	ldr	r2, [pc, #288]	@ (8009948 <HAL_TIM_OC_Start_IT+0x160>)
 8009826:	4293      	cmp	r3, r2
 8009828:	d003      	beq.n	8009832 <HAL_TIM_OC_Start_IT+0x4a>
 800982a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800982e:	4293      	cmp	r3, r2
 8009830:	d103      	bne.n	800983a <HAL_TIM_OC_Start_IT+0x52>
      __HAL_TIM_MOE_ENABLE(htim);
 8009832:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009834:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8009838:	645a      	str	r2, [r3, #68]	@ 0x44
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800983a:	6823      	ldr	r3, [r4, #0]
 800983c:	4a42      	ldr	r2, [pc, #264]	@ (8009948 <HAL_TIM_OC_Start_IT+0x160>)
 800983e:	4293      	cmp	r3, r2
 8009840:	d070      	beq.n	8009924 <HAL_TIM_OC_Start_IT+0x13c>
 8009842:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009846:	4293      	cmp	r3, r2
 8009848:	d06c      	beq.n	8009924 <HAL_TIM_OC_Start_IT+0x13c>
 800984a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800984e:	d069      	beq.n	8009924 <HAL_TIM_OC_Start_IT+0x13c>
 8009850:	f5a2 3298 	sub.w	r2, r2, #77824	@ 0x13000
 8009854:	4293      	cmp	r3, r2
 8009856:	d065      	beq.n	8009924 <HAL_TIM_OC_Start_IT+0x13c>
 8009858:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800985c:	4293      	cmp	r3, r2
 800985e:	d061      	beq.n	8009924 <HAL_TIM_OC_Start_IT+0x13c>
 8009860:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8009864:	4293      	cmp	r3, r2
 8009866:	d05d      	beq.n	8009924 <HAL_TIM_OC_Start_IT+0x13c>
      __HAL_TIM_ENABLE(htim);
 8009868:	681a      	ldr	r2, [r3, #0]
 800986a:	f042 0201 	orr.w	r2, r2, #1
 800986e:	601a      	str	r2, [r3, #0]
 8009870:	2000      	movs	r0, #0
 8009872:	e061      	b.n	8009938 <HAL_TIM_OC_Start_IT+0x150>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8009874:	2904      	cmp	r1, #4
 8009876:	d008      	beq.n	800988a <HAL_TIM_OC_Start_IT+0xa2>
 8009878:	2908      	cmp	r1, #8
 800987a:	d00d      	beq.n	8009898 <HAL_TIM_OC_Start_IT+0xb0>
 800987c:	f894 3041 	ldrb.w	r3, [r4, #65]	@ 0x41
 8009880:	b2db      	uxtb	r3, r3
 8009882:	3b01      	subs	r3, #1
 8009884:	bf18      	it	ne
 8009886:	2301      	movne	r3, #1
 8009888:	e7b9      	b.n	80097fe <HAL_TIM_OC_Start_IT+0x16>
 800988a:	f894 303f 	ldrb.w	r3, [r4, #63]	@ 0x3f
 800988e:	b2db      	uxtb	r3, r3
 8009890:	3b01      	subs	r3, #1
 8009892:	bf18      	it	ne
 8009894:	2301      	movne	r3, #1
 8009896:	e7b2      	b.n	80097fe <HAL_TIM_OC_Start_IT+0x16>
 8009898:	f894 3040 	ldrb.w	r3, [r4, #64]	@ 0x40
 800989c:	b2db      	uxtb	r3, r3
 800989e:	3b01      	subs	r3, #1
 80098a0:	bf18      	it	ne
 80098a2:	2301      	movne	r3, #1
 80098a4:	e7ab      	b.n	80097fe <HAL_TIM_OC_Start_IT+0x16>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80098a6:	2804      	cmp	r0, #4
 80098a8:	d024      	beq.n	80098f4 <HAL_TIM_OC_Start_IT+0x10c>
 80098aa:	2808      	cmp	r0, #8
 80098ac:	d02b      	beq.n	8009906 <HAL_TIM_OC_Start_IT+0x11e>
 80098ae:	2302      	movs	r3, #2
 80098b0:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  switch (Channel)
 80098b4:	280c      	cmp	r0, #12
 80098b6:	d842      	bhi.n	800993e <HAL_TIM_OC_Start_IT+0x156>
 80098b8:	a301      	add	r3, pc, #4	@ (adr r3, 80098c0 <HAL_TIM_OC_Start_IT+0xd8>)
 80098ba:	f853 f020 	ldr.w	pc, [r3, r0, lsl #2]
 80098be:	bf00      	nop
 80098c0:	0800980f 	.word	0x0800980f
 80098c4:	0800993f 	.word	0x0800993f
 80098c8:	0800993f 	.word	0x0800993f
 80098cc:	0800993f 	.word	0x0800993f
 80098d0:	080098fb 	.word	0x080098fb
 80098d4:	0800993f 	.word	0x0800993f
 80098d8:	0800993f 	.word	0x0800993f
 80098dc:	0800993f 	.word	0x0800993f
 80098e0:	0800990d 	.word	0x0800990d
 80098e4:	0800993f 	.word	0x0800993f
 80098e8:	0800993f 	.word	0x0800993f
 80098ec:	0800993f 	.word	0x0800993f
 80098f0:	08009919 	.word	0x08009919
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80098f4:	2302      	movs	r3, #2
 80098f6:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80098fa:	6822      	ldr	r2, [r4, #0]
 80098fc:	68d3      	ldr	r3, [r2, #12]
 80098fe:	f043 0304 	orr.w	r3, r3, #4
 8009902:	60d3      	str	r3, [r2, #12]
  if (status == HAL_OK)
 8009904:	e788      	b.n	8009818 <HAL_TIM_OC_Start_IT+0x30>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8009906:	2302      	movs	r3, #2
 8009908:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800990c:	6822      	ldr	r2, [r4, #0]
 800990e:	68d3      	ldr	r3, [r2, #12]
 8009910:	f043 0308 	orr.w	r3, r3, #8
 8009914:	60d3      	str	r3, [r2, #12]
  if (status == HAL_OK)
 8009916:	e77f      	b.n	8009818 <HAL_TIM_OC_Start_IT+0x30>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8009918:	6822      	ldr	r2, [r4, #0]
 800991a:	68d3      	ldr	r3, [r2, #12]
 800991c:	f043 0310 	orr.w	r3, r3, #16
 8009920:	60d3      	str	r3, [r2, #12]
  if (status == HAL_OK)
 8009922:	e779      	b.n	8009818 <HAL_TIM_OC_Start_IT+0x30>
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009924:	689a      	ldr	r2, [r3, #8]
 8009926:	f002 0207 	and.w	r2, r2, #7
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800992a:	2a06      	cmp	r2, #6
 800992c:	d009      	beq.n	8009942 <HAL_TIM_OC_Start_IT+0x15a>
        __HAL_TIM_ENABLE(htim);
 800992e:	681a      	ldr	r2, [r3, #0]
 8009930:	f042 0201 	orr.w	r2, r2, #1
 8009934:	601a      	str	r2, [r3, #0]
 8009936:	2000      	movs	r0, #0
}
 8009938:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 800993a:	2001      	movs	r0, #1
 800993c:	e7fc      	b.n	8009938 <HAL_TIM_OC_Start_IT+0x150>
  switch (Channel)
 800993e:	2001      	movs	r0, #1
 8009940:	e7fa      	b.n	8009938 <HAL_TIM_OC_Start_IT+0x150>
 8009942:	2000      	movs	r0, #0
 8009944:	e7f8      	b.n	8009938 <HAL_TIM_OC_Start_IT+0x150>
 8009946:	bf00      	nop
 8009948:	40012c00 	.word	0x40012c00

0800994c <HAL_TIM_OC_Stop_IT>:
{
 800994c:	b538      	push	{r3, r4, r5, lr}
 800994e:	4605      	mov	r5, r0
 8009950:	460c      	mov	r4, r1
  switch (Channel)
 8009952:	290c      	cmp	r1, #12
 8009954:	d863      	bhi.n	8009a1e <HAL_TIM_OC_Stop_IT+0xd2>
 8009956:	e8df f001 	tbb	[pc, r1]
 800995a:	6207      	.short	0x6207
 800995c:	622e6262 	.word	0x622e6262
 8009960:	62346262 	.word	0x62346262
 8009964:	6262      	.short	0x6262
 8009966:	3a          	.byte	0x3a
 8009967:	00          	.byte	0x00
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 8009968:	6802      	ldr	r2, [r0, #0]
 800996a:	68d3      	ldr	r3, [r2, #12]
 800996c:	f023 0302 	bic.w	r3, r3, #2
 8009970:	60d3      	str	r3, [r2, #12]
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8009972:	2200      	movs	r2, #0
 8009974:	4621      	mov	r1, r4
 8009976:	6828      	ldr	r0, [r5, #0]
 8009978:	f7ff fe67 	bl	800964a <TIM_CCxChannelCmd>
    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800997c:	682b      	ldr	r3, [r5, #0]
 800997e:	4a29      	ldr	r2, [pc, #164]	@ (8009a24 <HAL_TIM_OC_Stop_IT+0xd8>)
 8009980:	4293      	cmp	r3, r2
 8009982:	d02a      	beq.n	80099da <HAL_TIM_OC_Stop_IT+0x8e>
 8009984:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009988:	4293      	cmp	r3, r2
 800998a:	d026      	beq.n	80099da <HAL_TIM_OC_Stop_IT+0x8e>
    __HAL_TIM_DISABLE(htim);
 800998c:	682b      	ldr	r3, [r5, #0]
 800998e:	6a19      	ldr	r1, [r3, #32]
 8009990:	f241 1211 	movw	r2, #4369	@ 0x1111
 8009994:	4211      	tst	r1, r2
 8009996:	d108      	bne.n	80099aa <HAL_TIM_OC_Stop_IT+0x5e>
 8009998:	6a19      	ldr	r1, [r3, #32]
 800999a:	f240 4244 	movw	r2, #1092	@ 0x444
 800999e:	4211      	tst	r1, r2
 80099a0:	d103      	bne.n	80099aa <HAL_TIM_OC_Stop_IT+0x5e>
 80099a2:	681a      	ldr	r2, [r3, #0]
 80099a4:	f022 0201 	bic.w	r2, r2, #1
 80099a8:	601a      	str	r2, [r3, #0]
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80099aa:	bb2c      	cbnz	r4, 80099f8 <HAL_TIM_OC_Stop_IT+0xac>
 80099ac:	2301      	movs	r3, #1
 80099ae:	f885 303e 	strb.w	r3, [r5, #62]	@ 0x3e
 80099b2:	2000      	movs	r0, #0
 80099b4:	e034      	b.n	8009a20 <HAL_TIM_OC_Stop_IT+0xd4>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 80099b6:	6802      	ldr	r2, [r0, #0]
 80099b8:	68d3      	ldr	r3, [r2, #12]
 80099ba:	f023 0304 	bic.w	r3, r3, #4
 80099be:	60d3      	str	r3, [r2, #12]
  if (status == HAL_OK)
 80099c0:	e7d7      	b.n	8009972 <HAL_TIM_OC_Stop_IT+0x26>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 80099c2:	6802      	ldr	r2, [r0, #0]
 80099c4:	68d3      	ldr	r3, [r2, #12]
 80099c6:	f023 0308 	bic.w	r3, r3, #8
 80099ca:	60d3      	str	r3, [r2, #12]
  if (status == HAL_OK)
 80099cc:	e7d1      	b.n	8009972 <HAL_TIM_OC_Stop_IT+0x26>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 80099ce:	6802      	ldr	r2, [r0, #0]
 80099d0:	68d3      	ldr	r3, [r2, #12]
 80099d2:	f023 0310 	bic.w	r3, r3, #16
 80099d6:	60d3      	str	r3, [r2, #12]
  if (status == HAL_OK)
 80099d8:	e7cb      	b.n	8009972 <HAL_TIM_OC_Stop_IT+0x26>
      __HAL_TIM_MOE_DISABLE(htim);
 80099da:	6a19      	ldr	r1, [r3, #32]
 80099dc:	f241 1211 	movw	r2, #4369	@ 0x1111
 80099e0:	4211      	tst	r1, r2
 80099e2:	d1d3      	bne.n	800998c <HAL_TIM_OC_Stop_IT+0x40>
 80099e4:	6a19      	ldr	r1, [r3, #32]
 80099e6:	f240 4244 	movw	r2, #1092	@ 0x444
 80099ea:	4211      	tst	r1, r2
 80099ec:	d1ce      	bne.n	800998c <HAL_TIM_OC_Stop_IT+0x40>
 80099ee:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80099f0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80099f4:	645a      	str	r2, [r3, #68]	@ 0x44
 80099f6:	e7c9      	b.n	800998c <HAL_TIM_OC_Stop_IT+0x40>
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80099f8:	2c04      	cmp	r4, #4
 80099fa:	d006      	beq.n	8009a0a <HAL_TIM_OC_Stop_IT+0xbe>
 80099fc:	2c08      	cmp	r4, #8
 80099fe:	d009      	beq.n	8009a14 <HAL_TIM_OC_Stop_IT+0xc8>
 8009a00:	2301      	movs	r3, #1
 8009a02:	f885 3041 	strb.w	r3, [r5, #65]	@ 0x41
 8009a06:	2000      	movs	r0, #0
 8009a08:	e00a      	b.n	8009a20 <HAL_TIM_OC_Stop_IT+0xd4>
 8009a0a:	2301      	movs	r3, #1
 8009a0c:	f885 303f 	strb.w	r3, [r5, #63]	@ 0x3f
 8009a10:	2000      	movs	r0, #0
 8009a12:	e005      	b.n	8009a20 <HAL_TIM_OC_Stop_IT+0xd4>
 8009a14:	2301      	movs	r3, #1
 8009a16:	f885 3040 	strb.w	r3, [r5, #64]	@ 0x40
 8009a1a:	2000      	movs	r0, #0
 8009a1c:	e000      	b.n	8009a20 <HAL_TIM_OC_Stop_IT+0xd4>
  switch (Channel)
 8009a1e:	2001      	movs	r0, #1
}
 8009a20:	bd38      	pop	{r3, r4, r5, pc}
 8009a22:	bf00      	nop
 8009a24:	40012c00 	.word	0x40012c00

08009a28 <HAL_TIM_OC_Start_DMA>:
{
 8009a28:	b570      	push	{r4, r5, r6, lr}
 8009a2a:	4604      	mov	r4, r0
 8009a2c:	4616      	mov	r6, r2
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 8009a2e:	460d      	mov	r5, r1
 8009a30:	2900      	cmp	r1, #0
 8009a32:	d16c      	bne.n	8009b0e <HAL_TIM_OC_Start_DMA+0xe6>
 8009a34:	f890 003e 	ldrb.w	r0, [r0, #62]	@ 0x3e
 8009a38:	b2c0      	uxtb	r0, r0
 8009a3a:	2802      	cmp	r0, #2
 8009a3c:	bf14      	ite	ne
 8009a3e:	2000      	movne	r0, #0
 8009a40:	2001      	moveq	r0, #1
 8009a42:	2800      	cmp	r0, #0
 8009a44:	f040 8117 	bne.w	8009c76 <HAL_TIM_OC_Start_DMA+0x24e>
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 8009a48:	2d00      	cmp	r5, #0
 8009a4a:	d17c      	bne.n	8009b46 <HAL_TIM_OC_Start_DMA+0x11e>
 8009a4c:	f894 203e 	ldrb.w	r2, [r4, #62]	@ 0x3e
 8009a50:	b2d2      	uxtb	r2, r2
 8009a52:	2a01      	cmp	r2, #1
 8009a54:	bf14      	ite	ne
 8009a56:	2200      	movne	r2, #0
 8009a58:	2201      	moveq	r2, #1
 8009a5a:	2a00      	cmp	r2, #0
 8009a5c:	f000 810d 	beq.w	8009c7a <HAL_TIM_OC_Start_DMA+0x252>
    if ((pData == NULL) || (Length == 0U))
 8009a60:	2e00      	cmp	r6, #0
 8009a62:	f000 810c 	beq.w	8009c7e <HAL_TIM_OC_Start_DMA+0x256>
 8009a66:	2b00      	cmp	r3, #0
 8009a68:	f000 810b 	beq.w	8009c82 <HAL_TIM_OC_Start_DMA+0x25a>
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8009a6c:	2d00      	cmp	r5, #0
 8009a6e:	f040 8086 	bne.w	8009b7e <HAL_TIM_OC_Start_DMA+0x156>
 8009a72:	2202      	movs	r2, #2
 8009a74:	f884 203e 	strb.w	r2, [r4, #62]	@ 0x3e
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8009a78:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8009a7a:	4989      	ldr	r1, [pc, #548]	@ (8009ca0 <HAL_TIM_OC_Start_DMA+0x278>)
 8009a7c:	6291      	str	r1, [r2, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8009a7e:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8009a80:	4988      	ldr	r1, [pc, #544]	@ (8009ca4 <HAL_TIM_OC_Start_DMA+0x27c>)
 8009a82:	62d1      	str	r1, [r2, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8009a84:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8009a86:	4988      	ldr	r1, [pc, #544]	@ (8009ca8 <HAL_TIM_OC_Start_DMA+0x280>)
 8009a88:	6311      	str	r1, [r2, #48]	@ 0x30
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 8009a8a:	6822      	ldr	r2, [r4, #0]
 8009a8c:	3234      	adds	r2, #52	@ 0x34
 8009a8e:	4631      	mov	r1, r6
 8009a90:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 8009a92:	f7fa f938 	bl	8003d06 <HAL_DMA_Start_IT>
 8009a96:	2800      	cmp	r0, #0
 8009a98:	f040 80f7 	bne.w	8009c8a <HAL_TIM_OC_Start_DMA+0x262>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 8009a9c:	6822      	ldr	r2, [r4, #0]
 8009a9e:	68d3      	ldr	r3, [r2, #12]
 8009aa0:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8009aa4:	60d3      	str	r3, [r2, #12]
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8009aa6:	2201      	movs	r2, #1
 8009aa8:	4629      	mov	r1, r5
 8009aaa:	6820      	ldr	r0, [r4, #0]
 8009aac:	f7ff fdcd 	bl	800964a <TIM_CCxChannelCmd>
    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8009ab0:	6823      	ldr	r3, [r4, #0]
 8009ab2:	4a7e      	ldr	r2, [pc, #504]	@ (8009cac <HAL_TIM_OC_Start_DMA+0x284>)
 8009ab4:	4293      	cmp	r3, r2
 8009ab6:	d003      	beq.n	8009ac0 <HAL_TIM_OC_Start_DMA+0x98>
 8009ab8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009abc:	4293      	cmp	r3, r2
 8009abe:	d103      	bne.n	8009ac8 <HAL_TIM_OC_Start_DMA+0xa0>
      __HAL_TIM_MOE_ENABLE(htim);
 8009ac0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009ac2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8009ac6:	645a      	str	r2, [r3, #68]	@ 0x44
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009ac8:	6823      	ldr	r3, [r4, #0]
 8009aca:	4a78      	ldr	r2, [pc, #480]	@ (8009cac <HAL_TIM_OC_Start_DMA+0x284>)
 8009acc:	4293      	cmp	r3, r2
 8009ace:	f000 80c7 	beq.w	8009c60 <HAL_TIM_OC_Start_DMA+0x238>
 8009ad2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009ad6:	4293      	cmp	r3, r2
 8009ad8:	f000 80c2 	beq.w	8009c60 <HAL_TIM_OC_Start_DMA+0x238>
 8009adc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009ae0:	f000 80be 	beq.w	8009c60 <HAL_TIM_OC_Start_DMA+0x238>
 8009ae4:	f5a2 3298 	sub.w	r2, r2, #77824	@ 0x13000
 8009ae8:	4293      	cmp	r3, r2
 8009aea:	f000 80b9 	beq.w	8009c60 <HAL_TIM_OC_Start_DMA+0x238>
 8009aee:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8009af2:	4293      	cmp	r3, r2
 8009af4:	f000 80b4 	beq.w	8009c60 <HAL_TIM_OC_Start_DMA+0x238>
 8009af8:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8009afc:	4293      	cmp	r3, r2
 8009afe:	f000 80af 	beq.w	8009c60 <HAL_TIM_OC_Start_DMA+0x238>
      __HAL_TIM_ENABLE(htim);
 8009b02:	681a      	ldr	r2, [r3, #0]
 8009b04:	f042 0201 	orr.w	r2, r2, #1
 8009b08:	601a      	str	r2, [r3, #0]
 8009b0a:	2000      	movs	r0, #0
 8009b0c:	e0b6      	b.n	8009c7c <HAL_TIM_OC_Start_DMA+0x254>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 8009b0e:	2904      	cmp	r1, #4
 8009b10:	d009      	beq.n	8009b26 <HAL_TIM_OC_Start_DMA+0xfe>
 8009b12:	2908      	cmp	r1, #8
 8009b14:	d00f      	beq.n	8009b36 <HAL_TIM_OC_Start_DMA+0x10e>
 8009b16:	f890 0041 	ldrb.w	r0, [r0, #65]	@ 0x41
 8009b1a:	b2c0      	uxtb	r0, r0
 8009b1c:	2802      	cmp	r0, #2
 8009b1e:	bf14      	ite	ne
 8009b20:	2000      	movne	r0, #0
 8009b22:	2001      	moveq	r0, #1
 8009b24:	e78d      	b.n	8009a42 <HAL_TIM_OC_Start_DMA+0x1a>
 8009b26:	f890 003f 	ldrb.w	r0, [r0, #63]	@ 0x3f
 8009b2a:	b2c0      	uxtb	r0, r0
 8009b2c:	2802      	cmp	r0, #2
 8009b2e:	bf14      	ite	ne
 8009b30:	2000      	movne	r0, #0
 8009b32:	2001      	moveq	r0, #1
 8009b34:	e785      	b.n	8009a42 <HAL_TIM_OC_Start_DMA+0x1a>
 8009b36:	f890 0040 	ldrb.w	r0, [r0, #64]	@ 0x40
 8009b3a:	b2c0      	uxtb	r0, r0
 8009b3c:	2802      	cmp	r0, #2
 8009b3e:	bf14      	ite	ne
 8009b40:	2000      	movne	r0, #0
 8009b42:	2001      	moveq	r0, #1
 8009b44:	e77d      	b.n	8009a42 <HAL_TIM_OC_Start_DMA+0x1a>
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 8009b46:	2d04      	cmp	r5, #4
 8009b48:	d009      	beq.n	8009b5e <HAL_TIM_OC_Start_DMA+0x136>
 8009b4a:	2d08      	cmp	r5, #8
 8009b4c:	d00f      	beq.n	8009b6e <HAL_TIM_OC_Start_DMA+0x146>
 8009b4e:	f894 2041 	ldrb.w	r2, [r4, #65]	@ 0x41
 8009b52:	b2d2      	uxtb	r2, r2
 8009b54:	2a01      	cmp	r2, #1
 8009b56:	bf14      	ite	ne
 8009b58:	2200      	movne	r2, #0
 8009b5a:	2201      	moveq	r2, #1
 8009b5c:	e77d      	b.n	8009a5a <HAL_TIM_OC_Start_DMA+0x32>
 8009b5e:	f894 203f 	ldrb.w	r2, [r4, #63]	@ 0x3f
 8009b62:	b2d2      	uxtb	r2, r2
 8009b64:	2a01      	cmp	r2, #1
 8009b66:	bf14      	ite	ne
 8009b68:	2200      	movne	r2, #0
 8009b6a:	2201      	moveq	r2, #1
 8009b6c:	e775      	b.n	8009a5a <HAL_TIM_OC_Start_DMA+0x32>
 8009b6e:	f894 2040 	ldrb.w	r2, [r4, #64]	@ 0x40
 8009b72:	b2d2      	uxtb	r2, r2
 8009b74:	2a01      	cmp	r2, #1
 8009b76:	bf14      	ite	ne
 8009b78:	2200      	movne	r2, #0
 8009b7a:	2201      	moveq	r2, #1
 8009b7c:	e76d      	b.n	8009a5a <HAL_TIM_OC_Start_DMA+0x32>
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8009b7e:	2d04      	cmp	r5, #4
 8009b80:	d024      	beq.n	8009bcc <HAL_TIM_OC_Start_DMA+0x1a4>
 8009b82:	2d08      	cmp	r5, #8
 8009b84:	d03c      	beq.n	8009c00 <HAL_TIM_OC_Start_DMA+0x1d8>
 8009b86:	2202      	movs	r2, #2
 8009b88:	f884 2041 	strb.w	r2, [r4, #65]	@ 0x41
  switch (Channel)
 8009b8c:	2d0c      	cmp	r5, #12
 8009b8e:	d87a      	bhi.n	8009c86 <HAL_TIM_OC_Start_DMA+0x25e>
 8009b90:	a201      	add	r2, pc, #4	@ (adr r2, 8009b98 <HAL_TIM_OC_Start_DMA+0x170>)
 8009b92:	f852 f025 	ldr.w	pc, [r2, r5, lsl #2]
 8009b96:	bf00      	nop
 8009b98:	08009a79 	.word	0x08009a79
 8009b9c:	08009c87 	.word	0x08009c87
 8009ba0:	08009c87 	.word	0x08009c87
 8009ba4:	08009c87 	.word	0x08009c87
 8009ba8:	08009bd3 	.word	0x08009bd3
 8009bac:	08009c87 	.word	0x08009c87
 8009bb0:	08009c87 	.word	0x08009c87
 8009bb4:	08009c87 	.word	0x08009c87
 8009bb8:	08009c07 	.word	0x08009c07
 8009bbc:	08009c87 	.word	0x08009c87
 8009bc0:	08009c87 	.word	0x08009c87
 8009bc4:	08009c87 	.word	0x08009c87
 8009bc8:	08009c35 	.word	0x08009c35
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8009bcc:	2202      	movs	r2, #2
 8009bce:	f884 203f 	strb.w	r2, [r4, #63]	@ 0x3f
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8009bd2:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 8009bd4:	4932      	ldr	r1, [pc, #200]	@ (8009ca0 <HAL_TIM_OC_Start_DMA+0x278>)
 8009bd6:	6291      	str	r1, [r2, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8009bd8:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 8009bda:	4932      	ldr	r1, [pc, #200]	@ (8009ca4 <HAL_TIM_OC_Start_DMA+0x27c>)
 8009bdc:	62d1      	str	r1, [r2, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 8009bde:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 8009be0:	4931      	ldr	r1, [pc, #196]	@ (8009ca8 <HAL_TIM_OC_Start_DMA+0x280>)
 8009be2:	6311      	str	r1, [r2, #48]	@ 0x30
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 8009be4:	6822      	ldr	r2, [r4, #0]
 8009be6:	3238      	adds	r2, #56	@ 0x38
 8009be8:	4631      	mov	r1, r6
 8009bea:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 8009bec:	f7fa f88b 	bl	8003d06 <HAL_DMA_Start_IT>
 8009bf0:	2800      	cmp	r0, #0
 8009bf2:	d14c      	bne.n	8009c8e <HAL_TIM_OC_Start_DMA+0x266>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 8009bf4:	6822      	ldr	r2, [r4, #0]
 8009bf6:	68d3      	ldr	r3, [r2, #12]
 8009bf8:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8009bfc:	60d3      	str	r3, [r2, #12]
  if (status == HAL_OK)
 8009bfe:	e752      	b.n	8009aa6 <HAL_TIM_OC_Start_DMA+0x7e>
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8009c00:	2202      	movs	r2, #2
 8009c02:	f884 2040 	strb.w	r2, [r4, #64]	@ 0x40
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8009c06:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8009c08:	4925      	ldr	r1, [pc, #148]	@ (8009ca0 <HAL_TIM_OC_Start_DMA+0x278>)
 8009c0a:	6291      	str	r1, [r2, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8009c0c:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8009c0e:	4925      	ldr	r1, [pc, #148]	@ (8009ca4 <HAL_TIM_OC_Start_DMA+0x27c>)
 8009c10:	62d1      	str	r1, [r2, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 8009c12:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8009c14:	4924      	ldr	r1, [pc, #144]	@ (8009ca8 <HAL_TIM_OC_Start_DMA+0x280>)
 8009c16:	6311      	str	r1, [r2, #48]	@ 0x30
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 8009c18:	6822      	ldr	r2, [r4, #0]
 8009c1a:	323c      	adds	r2, #60	@ 0x3c
 8009c1c:	4631      	mov	r1, r6
 8009c1e:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 8009c20:	f7fa f871 	bl	8003d06 <HAL_DMA_Start_IT>
 8009c24:	2800      	cmp	r0, #0
 8009c26:	d134      	bne.n	8009c92 <HAL_TIM_OC_Start_DMA+0x26a>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 8009c28:	6822      	ldr	r2, [r4, #0]
 8009c2a:	68d3      	ldr	r3, [r2, #12]
 8009c2c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8009c30:	60d3      	str	r3, [r2, #12]
  if (status == HAL_OK)
 8009c32:	e738      	b.n	8009aa6 <HAL_TIM_OC_Start_DMA+0x7e>
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8009c34:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8009c36:	491a      	ldr	r1, [pc, #104]	@ (8009ca0 <HAL_TIM_OC_Start_DMA+0x278>)
 8009c38:	6291      	str	r1, [r2, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8009c3a:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8009c3c:	4919      	ldr	r1, [pc, #100]	@ (8009ca4 <HAL_TIM_OC_Start_DMA+0x27c>)
 8009c3e:	62d1      	str	r1, [r2, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 8009c40:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8009c42:	4919      	ldr	r1, [pc, #100]	@ (8009ca8 <HAL_TIM_OC_Start_DMA+0x280>)
 8009c44:	6311      	str	r1, [r2, #48]	@ 0x30
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 8009c46:	6822      	ldr	r2, [r4, #0]
 8009c48:	3240      	adds	r2, #64	@ 0x40
 8009c4a:	4631      	mov	r1, r6
 8009c4c:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 8009c4e:	f7fa f85a 	bl	8003d06 <HAL_DMA_Start_IT>
 8009c52:	bb00      	cbnz	r0, 8009c96 <HAL_TIM_OC_Start_DMA+0x26e>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 8009c54:	6822      	ldr	r2, [r4, #0]
 8009c56:	68d3      	ldr	r3, [r2, #12]
 8009c58:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8009c5c:	60d3      	str	r3, [r2, #12]
  if (status == HAL_OK)
 8009c5e:	e722      	b.n	8009aa6 <HAL_TIM_OC_Start_DMA+0x7e>
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009c60:	689a      	ldr	r2, [r3, #8]
 8009c62:	f002 0207 	and.w	r2, r2, #7
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009c66:	2a06      	cmp	r2, #6
 8009c68:	d017      	beq.n	8009c9a <HAL_TIM_OC_Start_DMA+0x272>
        __HAL_TIM_ENABLE(htim);
 8009c6a:	681a      	ldr	r2, [r3, #0]
 8009c6c:	f042 0201 	orr.w	r2, r2, #1
 8009c70:	601a      	str	r2, [r3, #0]
 8009c72:	2000      	movs	r0, #0
 8009c74:	e002      	b.n	8009c7c <HAL_TIM_OC_Start_DMA+0x254>
    return HAL_BUSY;
 8009c76:	2002      	movs	r0, #2
 8009c78:	e000      	b.n	8009c7c <HAL_TIM_OC_Start_DMA+0x254>
    return HAL_ERROR;
 8009c7a:	2001      	movs	r0, #1
}
 8009c7c:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 8009c7e:	2001      	movs	r0, #1
 8009c80:	e7fc      	b.n	8009c7c <HAL_TIM_OC_Start_DMA+0x254>
 8009c82:	2001      	movs	r0, #1
 8009c84:	e7fa      	b.n	8009c7c <HAL_TIM_OC_Start_DMA+0x254>
  switch (Channel)
 8009c86:	2001      	movs	r0, #1
 8009c88:	e7f8      	b.n	8009c7c <HAL_TIM_OC_Start_DMA+0x254>
        return HAL_ERROR;
 8009c8a:	2001      	movs	r0, #1
 8009c8c:	e7f6      	b.n	8009c7c <HAL_TIM_OC_Start_DMA+0x254>
        return HAL_ERROR;
 8009c8e:	2001      	movs	r0, #1
 8009c90:	e7f4      	b.n	8009c7c <HAL_TIM_OC_Start_DMA+0x254>
        return HAL_ERROR;
 8009c92:	2001      	movs	r0, #1
 8009c94:	e7f2      	b.n	8009c7c <HAL_TIM_OC_Start_DMA+0x254>
        return HAL_ERROR;
 8009c96:	2001      	movs	r0, #1
 8009c98:	e7f0      	b.n	8009c7c <HAL_TIM_OC_Start_DMA+0x254>
 8009c9a:	2000      	movs	r0, #0
 8009c9c:	e7ee      	b.n	8009c7c <HAL_TIM_OC_Start_DMA+0x254>
 8009c9e:	bf00      	nop
 8009ca0:	080088fd 	.word	0x080088fd
 8009ca4:	0800896f 	.word	0x0800896f
 8009ca8:	08008b31 	.word	0x08008b31
 8009cac:	40012c00 	.word	0x40012c00

08009cb0 <HAL_TIM_OC_Stop_DMA>:
{
 8009cb0:	b538      	push	{r3, r4, r5, lr}
 8009cb2:	4604      	mov	r4, r0
 8009cb4:	460d      	mov	r5, r1
  switch (Channel)
 8009cb6:	290c      	cmp	r1, #12
 8009cb8:	d870      	bhi.n	8009d9c <HAL_TIM_OC_Stop_DMA+0xec>
 8009cba:	e8df f001 	tbb	[pc, r1]
 8009cbe:	6f07      	.short	0x6f07
 8009cc0:	6f326f6f 	.word	0x6f326f6f
 8009cc4:	6f3b6f6f 	.word	0x6f3b6f6f
 8009cc8:	6f6f      	.short	0x6f6f
 8009cca:	44          	.byte	0x44
 8009ccb:	00          	.byte	0x00
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 8009ccc:	6802      	ldr	r2, [r0, #0]
 8009cce:	68d3      	ldr	r3, [r2, #12]
 8009cd0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8009cd4:	60d3      	str	r3, [r2, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 8009cd6:	6a40      	ldr	r0, [r0, #36]	@ 0x24
 8009cd8:	f7fa f874 	bl	8003dc4 <HAL_DMA_Abort_IT>
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8009cdc:	2200      	movs	r2, #0
 8009cde:	4629      	mov	r1, r5
 8009ce0:	6820      	ldr	r0, [r4, #0]
 8009ce2:	f7ff fcb2 	bl	800964a <TIM_CCxChannelCmd>
    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8009ce6:	6823      	ldr	r3, [r4, #0]
 8009ce8:	4a2d      	ldr	r2, [pc, #180]	@ (8009da0 <HAL_TIM_OC_Stop_DMA+0xf0>)
 8009cea:	4293      	cmp	r3, r2
 8009cec:	d034      	beq.n	8009d58 <HAL_TIM_OC_Stop_DMA+0xa8>
 8009cee:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009cf2:	4293      	cmp	r3, r2
 8009cf4:	d030      	beq.n	8009d58 <HAL_TIM_OC_Stop_DMA+0xa8>
    __HAL_TIM_DISABLE(htim);
 8009cf6:	6823      	ldr	r3, [r4, #0]
 8009cf8:	6a19      	ldr	r1, [r3, #32]
 8009cfa:	f241 1211 	movw	r2, #4369	@ 0x1111
 8009cfe:	4211      	tst	r1, r2
 8009d00:	d108      	bne.n	8009d14 <HAL_TIM_OC_Stop_DMA+0x64>
 8009d02:	6a19      	ldr	r1, [r3, #32]
 8009d04:	f240 4244 	movw	r2, #1092	@ 0x444
 8009d08:	4211      	tst	r1, r2
 8009d0a:	d103      	bne.n	8009d14 <HAL_TIM_OC_Stop_DMA+0x64>
 8009d0c:	681a      	ldr	r2, [r3, #0]
 8009d0e:	f022 0201 	bic.w	r2, r2, #1
 8009d12:	601a      	str	r2, [r3, #0]
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8009d14:	2d00      	cmp	r5, #0
 8009d16:	d12e      	bne.n	8009d76 <HAL_TIM_OC_Stop_DMA+0xc6>
 8009d18:	2301      	movs	r3, #1
 8009d1a:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 8009d1e:	2000      	movs	r0, #0
 8009d20:	e03d      	b.n	8009d9e <HAL_TIM_OC_Stop_DMA+0xee>
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 8009d22:	6802      	ldr	r2, [r0, #0]
 8009d24:	68d3      	ldr	r3, [r2, #12]
 8009d26:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8009d2a:	60d3      	str	r3, [r2, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 8009d2c:	6a80      	ldr	r0, [r0, #40]	@ 0x28
 8009d2e:	f7fa f849 	bl	8003dc4 <HAL_DMA_Abort_IT>
  if (status == HAL_OK)
 8009d32:	e7d3      	b.n	8009cdc <HAL_TIM_OC_Stop_DMA+0x2c>
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 8009d34:	6802      	ldr	r2, [r0, #0]
 8009d36:	68d3      	ldr	r3, [r2, #12]
 8009d38:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8009d3c:	60d3      	str	r3, [r2, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 8009d3e:	6ac0      	ldr	r0, [r0, #44]	@ 0x2c
 8009d40:	f7fa f840 	bl	8003dc4 <HAL_DMA_Abort_IT>
  if (status == HAL_OK)
 8009d44:	e7ca      	b.n	8009cdc <HAL_TIM_OC_Stop_DMA+0x2c>
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 8009d46:	6802      	ldr	r2, [r0, #0]
 8009d48:	68d3      	ldr	r3, [r2, #12]
 8009d4a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8009d4e:	60d3      	str	r3, [r2, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 8009d50:	6b00      	ldr	r0, [r0, #48]	@ 0x30
 8009d52:	f7fa f837 	bl	8003dc4 <HAL_DMA_Abort_IT>
  if (status == HAL_OK)
 8009d56:	e7c1      	b.n	8009cdc <HAL_TIM_OC_Stop_DMA+0x2c>
      __HAL_TIM_MOE_DISABLE(htim);
 8009d58:	6a19      	ldr	r1, [r3, #32]
 8009d5a:	f241 1211 	movw	r2, #4369	@ 0x1111
 8009d5e:	4211      	tst	r1, r2
 8009d60:	d1c9      	bne.n	8009cf6 <HAL_TIM_OC_Stop_DMA+0x46>
 8009d62:	6a19      	ldr	r1, [r3, #32]
 8009d64:	f240 4244 	movw	r2, #1092	@ 0x444
 8009d68:	4211      	tst	r1, r2
 8009d6a:	d1c4      	bne.n	8009cf6 <HAL_TIM_OC_Stop_DMA+0x46>
 8009d6c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009d6e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8009d72:	645a      	str	r2, [r3, #68]	@ 0x44
 8009d74:	e7bf      	b.n	8009cf6 <HAL_TIM_OC_Stop_DMA+0x46>
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8009d76:	2d04      	cmp	r5, #4
 8009d78:	d006      	beq.n	8009d88 <HAL_TIM_OC_Stop_DMA+0xd8>
 8009d7a:	2d08      	cmp	r5, #8
 8009d7c:	d009      	beq.n	8009d92 <HAL_TIM_OC_Stop_DMA+0xe2>
 8009d7e:	2301      	movs	r3, #1
 8009d80:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
 8009d84:	2000      	movs	r0, #0
 8009d86:	e00a      	b.n	8009d9e <HAL_TIM_OC_Stop_DMA+0xee>
 8009d88:	2301      	movs	r3, #1
 8009d8a:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8009d8e:	2000      	movs	r0, #0
 8009d90:	e005      	b.n	8009d9e <HAL_TIM_OC_Stop_DMA+0xee>
 8009d92:	2301      	movs	r3, #1
 8009d94:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 8009d98:	2000      	movs	r0, #0
 8009d9a:	e000      	b.n	8009d9e <HAL_TIM_OC_Stop_DMA+0xee>
  switch (Channel)
 8009d9c:	2001      	movs	r0, #1
}
 8009d9e:	bd38      	pop	{r3, r4, r5, pc}
 8009da0:	40012c00 	.word	0x40012c00

08009da4 <HAL_TIM_PWM_Start>:
{
 8009da4:	b510      	push	{r4, lr}
 8009da6:	4604      	mov	r4, r0
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8009da8:	4608      	mov	r0, r1
 8009daa:	2900      	cmp	r1, #0
 8009dac:	d13a      	bne.n	8009e24 <HAL_TIM_PWM_Start+0x80>
 8009dae:	f894 303e 	ldrb.w	r3, [r4, #62]	@ 0x3e
 8009db2:	b2db      	uxtb	r3, r3
 8009db4:	3b01      	subs	r3, #1
 8009db6:	bf18      	it	ne
 8009db8:	2301      	movne	r3, #1
 8009dba:	2b00      	cmp	r3, #0
 8009dbc:	d166      	bne.n	8009e8c <HAL_TIM_PWM_Start+0xe8>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8009dbe:	2800      	cmp	r0, #0
 8009dc0:	d149      	bne.n	8009e56 <HAL_TIM_PWM_Start+0xb2>
 8009dc2:	2302      	movs	r3, #2
 8009dc4:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8009dc8:	2201      	movs	r2, #1
 8009dca:	4601      	mov	r1, r0
 8009dcc:	6820      	ldr	r0, [r4, #0]
 8009dce:	f7ff fc3c 	bl	800964a <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8009dd2:	6823      	ldr	r3, [r4, #0]
 8009dd4:	4a2f      	ldr	r2, [pc, #188]	@ (8009e94 <HAL_TIM_PWM_Start+0xf0>)
 8009dd6:	4293      	cmp	r3, r2
 8009dd8:	d003      	beq.n	8009de2 <HAL_TIM_PWM_Start+0x3e>
 8009dda:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009dde:	4293      	cmp	r3, r2
 8009de0:	d103      	bne.n	8009dea <HAL_TIM_PWM_Start+0x46>
    __HAL_TIM_MOE_ENABLE(htim);
 8009de2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009de4:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8009de8:	645a      	str	r2, [r3, #68]	@ 0x44
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009dea:	6823      	ldr	r3, [r4, #0]
 8009dec:	4a29      	ldr	r2, [pc, #164]	@ (8009e94 <HAL_TIM_PWM_Start+0xf0>)
 8009dee:	4293      	cmp	r3, r2
 8009df0:	d041      	beq.n	8009e76 <HAL_TIM_PWM_Start+0xd2>
 8009df2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009df6:	4293      	cmp	r3, r2
 8009df8:	d03d      	beq.n	8009e76 <HAL_TIM_PWM_Start+0xd2>
 8009dfa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009dfe:	d03a      	beq.n	8009e76 <HAL_TIM_PWM_Start+0xd2>
 8009e00:	f5a2 3298 	sub.w	r2, r2, #77824	@ 0x13000
 8009e04:	4293      	cmp	r3, r2
 8009e06:	d036      	beq.n	8009e76 <HAL_TIM_PWM_Start+0xd2>
 8009e08:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8009e0c:	4293      	cmp	r3, r2
 8009e0e:	d032      	beq.n	8009e76 <HAL_TIM_PWM_Start+0xd2>
 8009e10:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8009e14:	4293      	cmp	r3, r2
 8009e16:	d02e      	beq.n	8009e76 <HAL_TIM_PWM_Start+0xd2>
    __HAL_TIM_ENABLE(htim);
 8009e18:	681a      	ldr	r2, [r3, #0]
 8009e1a:	f042 0201 	orr.w	r2, r2, #1
 8009e1e:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8009e20:	2000      	movs	r0, #0
 8009e22:	e032      	b.n	8009e8a <HAL_TIM_PWM_Start+0xe6>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8009e24:	2904      	cmp	r1, #4
 8009e26:	d008      	beq.n	8009e3a <HAL_TIM_PWM_Start+0x96>
 8009e28:	2908      	cmp	r1, #8
 8009e2a:	d00d      	beq.n	8009e48 <HAL_TIM_PWM_Start+0xa4>
 8009e2c:	f894 3041 	ldrb.w	r3, [r4, #65]	@ 0x41
 8009e30:	b2db      	uxtb	r3, r3
 8009e32:	3b01      	subs	r3, #1
 8009e34:	bf18      	it	ne
 8009e36:	2301      	movne	r3, #1
 8009e38:	e7bf      	b.n	8009dba <HAL_TIM_PWM_Start+0x16>
 8009e3a:	f894 303f 	ldrb.w	r3, [r4, #63]	@ 0x3f
 8009e3e:	b2db      	uxtb	r3, r3
 8009e40:	3b01      	subs	r3, #1
 8009e42:	bf18      	it	ne
 8009e44:	2301      	movne	r3, #1
 8009e46:	e7b8      	b.n	8009dba <HAL_TIM_PWM_Start+0x16>
 8009e48:	f894 3040 	ldrb.w	r3, [r4, #64]	@ 0x40
 8009e4c:	b2db      	uxtb	r3, r3
 8009e4e:	3b01      	subs	r3, #1
 8009e50:	bf18      	it	ne
 8009e52:	2301      	movne	r3, #1
 8009e54:	e7b1      	b.n	8009dba <HAL_TIM_PWM_Start+0x16>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8009e56:	2804      	cmp	r0, #4
 8009e58:	d005      	beq.n	8009e66 <HAL_TIM_PWM_Start+0xc2>
 8009e5a:	2808      	cmp	r0, #8
 8009e5c:	d007      	beq.n	8009e6e <HAL_TIM_PWM_Start+0xca>
 8009e5e:	2302      	movs	r3, #2
 8009e60:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
 8009e64:	e7b0      	b.n	8009dc8 <HAL_TIM_PWM_Start+0x24>
 8009e66:	2302      	movs	r3, #2
 8009e68:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8009e6c:	e7ac      	b.n	8009dc8 <HAL_TIM_PWM_Start+0x24>
 8009e6e:	2302      	movs	r3, #2
 8009e70:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 8009e74:	e7a8      	b.n	8009dc8 <HAL_TIM_PWM_Start+0x24>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009e76:	689a      	ldr	r2, [r3, #8]
 8009e78:	f002 0207 	and.w	r2, r2, #7
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009e7c:	2a06      	cmp	r2, #6
 8009e7e:	d007      	beq.n	8009e90 <HAL_TIM_PWM_Start+0xec>
      __HAL_TIM_ENABLE(htim);
 8009e80:	681a      	ldr	r2, [r3, #0]
 8009e82:	f042 0201 	orr.w	r2, r2, #1
 8009e86:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8009e88:	2000      	movs	r0, #0
}
 8009e8a:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8009e8c:	2001      	movs	r0, #1
 8009e8e:	e7fc      	b.n	8009e8a <HAL_TIM_PWM_Start+0xe6>
  return HAL_OK;
 8009e90:	2000      	movs	r0, #0
 8009e92:	e7fa      	b.n	8009e8a <HAL_TIM_PWM_Start+0xe6>
 8009e94:	40012c00 	.word	0x40012c00

08009e98 <HAL_TIM_PWM_Stop>:
{
 8009e98:	b538      	push	{r3, r4, r5, lr}
 8009e9a:	4604      	mov	r4, r0
 8009e9c:	460d      	mov	r5, r1
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8009e9e:	2200      	movs	r2, #0
 8009ea0:	6800      	ldr	r0, [r0, #0]
 8009ea2:	f7ff fbd2 	bl	800964a <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8009ea6:	6823      	ldr	r3, [r4, #0]
 8009ea8:	4a1d      	ldr	r2, [pc, #116]	@ (8009f20 <HAL_TIM_PWM_Stop+0x88>)
 8009eaa:	4293      	cmp	r3, r2
 8009eac:	d018      	beq.n	8009ee0 <HAL_TIM_PWM_Stop+0x48>
 8009eae:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009eb2:	4293      	cmp	r3, r2
 8009eb4:	d014      	beq.n	8009ee0 <HAL_TIM_PWM_Stop+0x48>
  __HAL_TIM_DISABLE(htim);
 8009eb6:	6823      	ldr	r3, [r4, #0]
 8009eb8:	6a19      	ldr	r1, [r3, #32]
 8009eba:	f241 1211 	movw	r2, #4369	@ 0x1111
 8009ebe:	4211      	tst	r1, r2
 8009ec0:	d108      	bne.n	8009ed4 <HAL_TIM_PWM_Stop+0x3c>
 8009ec2:	6a19      	ldr	r1, [r3, #32]
 8009ec4:	f240 4244 	movw	r2, #1092	@ 0x444
 8009ec8:	4211      	tst	r1, r2
 8009eca:	d103      	bne.n	8009ed4 <HAL_TIM_PWM_Stop+0x3c>
 8009ecc:	681a      	ldr	r2, [r3, #0]
 8009ece:	f022 0201 	bic.w	r2, r2, #1
 8009ed2:	601a      	str	r2, [r3, #0]
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8009ed4:	b99d      	cbnz	r5, 8009efe <HAL_TIM_PWM_Stop+0x66>
 8009ed6:	2301      	movs	r3, #1
 8009ed8:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
}
 8009edc:	2000      	movs	r0, #0
 8009ede:	bd38      	pop	{r3, r4, r5, pc}
    __HAL_TIM_MOE_DISABLE(htim);
 8009ee0:	6a19      	ldr	r1, [r3, #32]
 8009ee2:	f241 1211 	movw	r2, #4369	@ 0x1111
 8009ee6:	4211      	tst	r1, r2
 8009ee8:	d1e5      	bne.n	8009eb6 <HAL_TIM_PWM_Stop+0x1e>
 8009eea:	6a19      	ldr	r1, [r3, #32]
 8009eec:	f240 4244 	movw	r2, #1092	@ 0x444
 8009ef0:	4211      	tst	r1, r2
 8009ef2:	d1e0      	bne.n	8009eb6 <HAL_TIM_PWM_Stop+0x1e>
 8009ef4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009ef6:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8009efa:	645a      	str	r2, [r3, #68]	@ 0x44
 8009efc:	e7db      	b.n	8009eb6 <HAL_TIM_PWM_Stop+0x1e>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8009efe:	2d04      	cmp	r5, #4
 8009f00:	d005      	beq.n	8009f0e <HAL_TIM_PWM_Stop+0x76>
 8009f02:	2d08      	cmp	r5, #8
 8009f04:	d007      	beq.n	8009f16 <HAL_TIM_PWM_Stop+0x7e>
 8009f06:	2301      	movs	r3, #1
 8009f08:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
 8009f0c:	e7e6      	b.n	8009edc <HAL_TIM_PWM_Stop+0x44>
 8009f0e:	2301      	movs	r3, #1
 8009f10:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8009f14:	e7e2      	b.n	8009edc <HAL_TIM_PWM_Stop+0x44>
 8009f16:	2301      	movs	r3, #1
 8009f18:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 8009f1c:	e7de      	b.n	8009edc <HAL_TIM_PWM_Stop+0x44>
 8009f1e:	bf00      	nop
 8009f20:	40012c00 	.word	0x40012c00

08009f24 <HAL_TIM_PWM_Start_IT>:
{
 8009f24:	b510      	push	{r4, lr}
 8009f26:	4604      	mov	r4, r0
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8009f28:	4608      	mov	r0, r1
 8009f2a:	2900      	cmp	r1, #0
 8009f2c:	d140      	bne.n	8009fb0 <HAL_TIM_PWM_Start_IT+0x8c>
 8009f2e:	f894 303e 	ldrb.w	r3, [r4, #62]	@ 0x3e
 8009f32:	b2db      	uxtb	r3, r3
 8009f34:	3b01      	subs	r3, #1
 8009f36:	bf18      	it	ne
 8009f38:	2301      	movne	r3, #1
 8009f3a:	2b00      	cmp	r3, #0
 8009f3c:	f040 809b 	bne.w	800a076 <HAL_TIM_PWM_Start_IT+0x152>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8009f40:	2800      	cmp	r0, #0
 8009f42:	d14e      	bne.n	8009fe2 <HAL_TIM_PWM_Start_IT+0xbe>
 8009f44:	2302      	movs	r3, #2
 8009f46:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8009f4a:	6822      	ldr	r2, [r4, #0]
 8009f4c:	68d3      	ldr	r3, [r2, #12]
 8009f4e:	f043 0302 	orr.w	r3, r3, #2
 8009f52:	60d3      	str	r3, [r2, #12]
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8009f54:	2201      	movs	r2, #1
 8009f56:	4601      	mov	r1, r0
 8009f58:	6820      	ldr	r0, [r4, #0]
 8009f5a:	f7ff fb76 	bl	800964a <TIM_CCxChannelCmd>
    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8009f5e:	6823      	ldr	r3, [r4, #0]
 8009f60:	4a48      	ldr	r2, [pc, #288]	@ (800a084 <HAL_TIM_PWM_Start_IT+0x160>)
 8009f62:	4293      	cmp	r3, r2
 8009f64:	d003      	beq.n	8009f6e <HAL_TIM_PWM_Start_IT+0x4a>
 8009f66:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009f6a:	4293      	cmp	r3, r2
 8009f6c:	d103      	bne.n	8009f76 <HAL_TIM_PWM_Start_IT+0x52>
      __HAL_TIM_MOE_ENABLE(htim);
 8009f6e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009f70:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8009f74:	645a      	str	r2, [r3, #68]	@ 0x44
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009f76:	6823      	ldr	r3, [r4, #0]
 8009f78:	4a42      	ldr	r2, [pc, #264]	@ (800a084 <HAL_TIM_PWM_Start_IT+0x160>)
 8009f7a:	4293      	cmp	r3, r2
 8009f7c:	d070      	beq.n	800a060 <HAL_TIM_PWM_Start_IT+0x13c>
 8009f7e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009f82:	4293      	cmp	r3, r2
 8009f84:	d06c      	beq.n	800a060 <HAL_TIM_PWM_Start_IT+0x13c>
 8009f86:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009f8a:	d069      	beq.n	800a060 <HAL_TIM_PWM_Start_IT+0x13c>
 8009f8c:	f5a2 3298 	sub.w	r2, r2, #77824	@ 0x13000
 8009f90:	4293      	cmp	r3, r2
 8009f92:	d065      	beq.n	800a060 <HAL_TIM_PWM_Start_IT+0x13c>
 8009f94:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8009f98:	4293      	cmp	r3, r2
 8009f9a:	d061      	beq.n	800a060 <HAL_TIM_PWM_Start_IT+0x13c>
 8009f9c:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8009fa0:	4293      	cmp	r3, r2
 8009fa2:	d05d      	beq.n	800a060 <HAL_TIM_PWM_Start_IT+0x13c>
      __HAL_TIM_ENABLE(htim);
 8009fa4:	681a      	ldr	r2, [r3, #0]
 8009fa6:	f042 0201 	orr.w	r2, r2, #1
 8009faa:	601a      	str	r2, [r3, #0]
 8009fac:	2000      	movs	r0, #0
 8009fae:	e061      	b.n	800a074 <HAL_TIM_PWM_Start_IT+0x150>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8009fb0:	2904      	cmp	r1, #4
 8009fb2:	d008      	beq.n	8009fc6 <HAL_TIM_PWM_Start_IT+0xa2>
 8009fb4:	2908      	cmp	r1, #8
 8009fb6:	d00d      	beq.n	8009fd4 <HAL_TIM_PWM_Start_IT+0xb0>
 8009fb8:	f894 3041 	ldrb.w	r3, [r4, #65]	@ 0x41
 8009fbc:	b2db      	uxtb	r3, r3
 8009fbe:	3b01      	subs	r3, #1
 8009fc0:	bf18      	it	ne
 8009fc2:	2301      	movne	r3, #1
 8009fc4:	e7b9      	b.n	8009f3a <HAL_TIM_PWM_Start_IT+0x16>
 8009fc6:	f894 303f 	ldrb.w	r3, [r4, #63]	@ 0x3f
 8009fca:	b2db      	uxtb	r3, r3
 8009fcc:	3b01      	subs	r3, #1
 8009fce:	bf18      	it	ne
 8009fd0:	2301      	movne	r3, #1
 8009fd2:	e7b2      	b.n	8009f3a <HAL_TIM_PWM_Start_IT+0x16>
 8009fd4:	f894 3040 	ldrb.w	r3, [r4, #64]	@ 0x40
 8009fd8:	b2db      	uxtb	r3, r3
 8009fda:	3b01      	subs	r3, #1
 8009fdc:	bf18      	it	ne
 8009fde:	2301      	movne	r3, #1
 8009fe0:	e7ab      	b.n	8009f3a <HAL_TIM_PWM_Start_IT+0x16>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8009fe2:	2804      	cmp	r0, #4
 8009fe4:	d024      	beq.n	800a030 <HAL_TIM_PWM_Start_IT+0x10c>
 8009fe6:	2808      	cmp	r0, #8
 8009fe8:	d02b      	beq.n	800a042 <HAL_TIM_PWM_Start_IT+0x11e>
 8009fea:	2302      	movs	r3, #2
 8009fec:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  switch (Channel)
 8009ff0:	280c      	cmp	r0, #12
 8009ff2:	d842      	bhi.n	800a07a <HAL_TIM_PWM_Start_IT+0x156>
 8009ff4:	a301      	add	r3, pc, #4	@ (adr r3, 8009ffc <HAL_TIM_PWM_Start_IT+0xd8>)
 8009ff6:	f853 f020 	ldr.w	pc, [r3, r0, lsl #2]
 8009ffa:	bf00      	nop
 8009ffc:	08009f4b 	.word	0x08009f4b
 800a000:	0800a07b 	.word	0x0800a07b
 800a004:	0800a07b 	.word	0x0800a07b
 800a008:	0800a07b 	.word	0x0800a07b
 800a00c:	0800a037 	.word	0x0800a037
 800a010:	0800a07b 	.word	0x0800a07b
 800a014:	0800a07b 	.word	0x0800a07b
 800a018:	0800a07b 	.word	0x0800a07b
 800a01c:	0800a049 	.word	0x0800a049
 800a020:	0800a07b 	.word	0x0800a07b
 800a024:	0800a07b 	.word	0x0800a07b
 800a028:	0800a07b 	.word	0x0800a07b
 800a02c:	0800a055 	.word	0x0800a055
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800a030:	2302      	movs	r3, #2
 800a032:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800a036:	6822      	ldr	r2, [r4, #0]
 800a038:	68d3      	ldr	r3, [r2, #12]
 800a03a:	f043 0304 	orr.w	r3, r3, #4
 800a03e:	60d3      	str	r3, [r2, #12]
  if (status == HAL_OK)
 800a040:	e788      	b.n	8009f54 <HAL_TIM_PWM_Start_IT+0x30>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800a042:	2302      	movs	r3, #2
 800a044:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800a048:	6822      	ldr	r2, [r4, #0]
 800a04a:	68d3      	ldr	r3, [r2, #12]
 800a04c:	f043 0308 	orr.w	r3, r3, #8
 800a050:	60d3      	str	r3, [r2, #12]
  if (status == HAL_OK)
 800a052:	e77f      	b.n	8009f54 <HAL_TIM_PWM_Start_IT+0x30>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800a054:	6822      	ldr	r2, [r4, #0]
 800a056:	68d3      	ldr	r3, [r2, #12]
 800a058:	f043 0310 	orr.w	r3, r3, #16
 800a05c:	60d3      	str	r3, [r2, #12]
  if (status == HAL_OK)
 800a05e:	e779      	b.n	8009f54 <HAL_TIM_PWM_Start_IT+0x30>
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a060:	689a      	ldr	r2, [r3, #8]
 800a062:	f002 0207 	and.w	r2, r2, #7
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a066:	2a06      	cmp	r2, #6
 800a068:	d009      	beq.n	800a07e <HAL_TIM_PWM_Start_IT+0x15a>
        __HAL_TIM_ENABLE(htim);
 800a06a:	681a      	ldr	r2, [r3, #0]
 800a06c:	f042 0201 	orr.w	r2, r2, #1
 800a070:	601a      	str	r2, [r3, #0]
 800a072:	2000      	movs	r0, #0
}
 800a074:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 800a076:	2001      	movs	r0, #1
 800a078:	e7fc      	b.n	800a074 <HAL_TIM_PWM_Start_IT+0x150>
  switch (Channel)
 800a07a:	2001      	movs	r0, #1
 800a07c:	e7fa      	b.n	800a074 <HAL_TIM_PWM_Start_IT+0x150>
 800a07e:	2000      	movs	r0, #0
 800a080:	e7f8      	b.n	800a074 <HAL_TIM_PWM_Start_IT+0x150>
 800a082:	bf00      	nop
 800a084:	40012c00 	.word	0x40012c00

0800a088 <HAL_TIM_PWM_Stop_IT>:
{
 800a088:	b538      	push	{r3, r4, r5, lr}
 800a08a:	4605      	mov	r5, r0
 800a08c:	460c      	mov	r4, r1
  switch (Channel)
 800a08e:	290c      	cmp	r1, #12
 800a090:	d863      	bhi.n	800a15a <HAL_TIM_PWM_Stop_IT+0xd2>
 800a092:	e8df f001 	tbb	[pc, r1]
 800a096:	6207      	.short	0x6207
 800a098:	622e6262 	.word	0x622e6262
 800a09c:	62346262 	.word	0x62346262
 800a0a0:	6262      	.short	0x6262
 800a0a2:	3a          	.byte	0x3a
 800a0a3:	00          	.byte	0x00
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 800a0a4:	6802      	ldr	r2, [r0, #0]
 800a0a6:	68d3      	ldr	r3, [r2, #12]
 800a0a8:	f023 0302 	bic.w	r3, r3, #2
 800a0ac:	60d3      	str	r3, [r2, #12]
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800a0ae:	2200      	movs	r2, #0
 800a0b0:	4621      	mov	r1, r4
 800a0b2:	6828      	ldr	r0, [r5, #0]
 800a0b4:	f7ff fac9 	bl	800964a <TIM_CCxChannelCmd>
    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800a0b8:	682b      	ldr	r3, [r5, #0]
 800a0ba:	4a29      	ldr	r2, [pc, #164]	@ (800a160 <HAL_TIM_PWM_Stop_IT+0xd8>)
 800a0bc:	4293      	cmp	r3, r2
 800a0be:	d02a      	beq.n	800a116 <HAL_TIM_PWM_Stop_IT+0x8e>
 800a0c0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a0c4:	4293      	cmp	r3, r2
 800a0c6:	d026      	beq.n	800a116 <HAL_TIM_PWM_Stop_IT+0x8e>
    __HAL_TIM_DISABLE(htim);
 800a0c8:	682b      	ldr	r3, [r5, #0]
 800a0ca:	6a19      	ldr	r1, [r3, #32]
 800a0cc:	f241 1211 	movw	r2, #4369	@ 0x1111
 800a0d0:	4211      	tst	r1, r2
 800a0d2:	d108      	bne.n	800a0e6 <HAL_TIM_PWM_Stop_IT+0x5e>
 800a0d4:	6a19      	ldr	r1, [r3, #32]
 800a0d6:	f240 4244 	movw	r2, #1092	@ 0x444
 800a0da:	4211      	tst	r1, r2
 800a0dc:	d103      	bne.n	800a0e6 <HAL_TIM_PWM_Stop_IT+0x5e>
 800a0de:	681a      	ldr	r2, [r3, #0]
 800a0e0:	f022 0201 	bic.w	r2, r2, #1
 800a0e4:	601a      	str	r2, [r3, #0]
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800a0e6:	bb2c      	cbnz	r4, 800a134 <HAL_TIM_PWM_Stop_IT+0xac>
 800a0e8:	2301      	movs	r3, #1
 800a0ea:	f885 303e 	strb.w	r3, [r5, #62]	@ 0x3e
 800a0ee:	2000      	movs	r0, #0
 800a0f0:	e034      	b.n	800a15c <HAL_TIM_PWM_Stop_IT+0xd4>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 800a0f2:	6802      	ldr	r2, [r0, #0]
 800a0f4:	68d3      	ldr	r3, [r2, #12]
 800a0f6:	f023 0304 	bic.w	r3, r3, #4
 800a0fa:	60d3      	str	r3, [r2, #12]
  if (status == HAL_OK)
 800a0fc:	e7d7      	b.n	800a0ae <HAL_TIM_PWM_Stop_IT+0x26>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 800a0fe:	6802      	ldr	r2, [r0, #0]
 800a100:	68d3      	ldr	r3, [r2, #12]
 800a102:	f023 0308 	bic.w	r3, r3, #8
 800a106:	60d3      	str	r3, [r2, #12]
  if (status == HAL_OK)
 800a108:	e7d1      	b.n	800a0ae <HAL_TIM_PWM_Stop_IT+0x26>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 800a10a:	6802      	ldr	r2, [r0, #0]
 800a10c:	68d3      	ldr	r3, [r2, #12]
 800a10e:	f023 0310 	bic.w	r3, r3, #16
 800a112:	60d3      	str	r3, [r2, #12]
  if (status == HAL_OK)
 800a114:	e7cb      	b.n	800a0ae <HAL_TIM_PWM_Stop_IT+0x26>
      __HAL_TIM_MOE_DISABLE(htim);
 800a116:	6a19      	ldr	r1, [r3, #32]
 800a118:	f241 1211 	movw	r2, #4369	@ 0x1111
 800a11c:	4211      	tst	r1, r2
 800a11e:	d1d3      	bne.n	800a0c8 <HAL_TIM_PWM_Stop_IT+0x40>
 800a120:	6a19      	ldr	r1, [r3, #32]
 800a122:	f240 4244 	movw	r2, #1092	@ 0x444
 800a126:	4211      	tst	r1, r2
 800a128:	d1ce      	bne.n	800a0c8 <HAL_TIM_PWM_Stop_IT+0x40>
 800a12a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a12c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800a130:	645a      	str	r2, [r3, #68]	@ 0x44
 800a132:	e7c9      	b.n	800a0c8 <HAL_TIM_PWM_Stop_IT+0x40>
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800a134:	2c04      	cmp	r4, #4
 800a136:	d006      	beq.n	800a146 <HAL_TIM_PWM_Stop_IT+0xbe>
 800a138:	2c08      	cmp	r4, #8
 800a13a:	d009      	beq.n	800a150 <HAL_TIM_PWM_Stop_IT+0xc8>
 800a13c:	2301      	movs	r3, #1
 800a13e:	f885 3041 	strb.w	r3, [r5, #65]	@ 0x41
 800a142:	2000      	movs	r0, #0
 800a144:	e00a      	b.n	800a15c <HAL_TIM_PWM_Stop_IT+0xd4>
 800a146:	2301      	movs	r3, #1
 800a148:	f885 303f 	strb.w	r3, [r5, #63]	@ 0x3f
 800a14c:	2000      	movs	r0, #0
 800a14e:	e005      	b.n	800a15c <HAL_TIM_PWM_Stop_IT+0xd4>
 800a150:	2301      	movs	r3, #1
 800a152:	f885 3040 	strb.w	r3, [r5, #64]	@ 0x40
 800a156:	2000      	movs	r0, #0
 800a158:	e000      	b.n	800a15c <HAL_TIM_PWM_Stop_IT+0xd4>
  switch (Channel)
 800a15a:	2001      	movs	r0, #1
}
 800a15c:	bd38      	pop	{r3, r4, r5, pc}
 800a15e:	bf00      	nop
 800a160:	40012c00 	.word	0x40012c00

0800a164 <HAL_TIM_PWM_Start_DMA>:
{
 800a164:	b570      	push	{r4, r5, r6, lr}
 800a166:	4604      	mov	r4, r0
 800a168:	4616      	mov	r6, r2
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 800a16a:	460d      	mov	r5, r1
 800a16c:	2900      	cmp	r1, #0
 800a16e:	d16c      	bne.n	800a24a <HAL_TIM_PWM_Start_DMA+0xe6>
 800a170:	f890 003e 	ldrb.w	r0, [r0, #62]	@ 0x3e
 800a174:	b2c0      	uxtb	r0, r0
 800a176:	2802      	cmp	r0, #2
 800a178:	bf14      	ite	ne
 800a17a:	2000      	movne	r0, #0
 800a17c:	2001      	moveq	r0, #1
 800a17e:	2800      	cmp	r0, #0
 800a180:	f040 8117 	bne.w	800a3b2 <HAL_TIM_PWM_Start_DMA+0x24e>
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 800a184:	2d00      	cmp	r5, #0
 800a186:	d17c      	bne.n	800a282 <HAL_TIM_PWM_Start_DMA+0x11e>
 800a188:	f894 203e 	ldrb.w	r2, [r4, #62]	@ 0x3e
 800a18c:	b2d2      	uxtb	r2, r2
 800a18e:	2a01      	cmp	r2, #1
 800a190:	bf14      	ite	ne
 800a192:	2200      	movne	r2, #0
 800a194:	2201      	moveq	r2, #1
 800a196:	2a00      	cmp	r2, #0
 800a198:	f000 810d 	beq.w	800a3b6 <HAL_TIM_PWM_Start_DMA+0x252>
    if ((pData == NULL) || (Length == 0U))
 800a19c:	2e00      	cmp	r6, #0
 800a19e:	f000 810c 	beq.w	800a3ba <HAL_TIM_PWM_Start_DMA+0x256>
 800a1a2:	2b00      	cmp	r3, #0
 800a1a4:	f000 810b 	beq.w	800a3be <HAL_TIM_PWM_Start_DMA+0x25a>
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800a1a8:	2d00      	cmp	r5, #0
 800a1aa:	f040 8086 	bne.w	800a2ba <HAL_TIM_PWM_Start_DMA+0x156>
 800a1ae:	2202      	movs	r2, #2
 800a1b0:	f884 203e 	strb.w	r2, [r4, #62]	@ 0x3e
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800a1b4:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 800a1b6:	4989      	ldr	r1, [pc, #548]	@ (800a3dc <HAL_TIM_PWM_Start_DMA+0x278>)
 800a1b8:	6291      	str	r1, [r2, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800a1ba:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 800a1bc:	4988      	ldr	r1, [pc, #544]	@ (800a3e0 <HAL_TIM_PWM_Start_DMA+0x27c>)
 800a1be:	62d1      	str	r1, [r2, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 800a1c0:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 800a1c2:	4988      	ldr	r1, [pc, #544]	@ (800a3e4 <HAL_TIM_PWM_Start_DMA+0x280>)
 800a1c4:	6311      	str	r1, [r2, #48]	@ 0x30
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 800a1c6:	6822      	ldr	r2, [r4, #0]
 800a1c8:	3234      	adds	r2, #52	@ 0x34
 800a1ca:	4631      	mov	r1, r6
 800a1cc:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 800a1ce:	f7f9 fd9a 	bl	8003d06 <HAL_DMA_Start_IT>
 800a1d2:	2800      	cmp	r0, #0
 800a1d4:	f040 80f7 	bne.w	800a3c6 <HAL_TIM_PWM_Start_DMA+0x262>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 800a1d8:	6822      	ldr	r2, [r4, #0]
 800a1da:	68d3      	ldr	r3, [r2, #12]
 800a1dc:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800a1e0:	60d3      	str	r3, [r2, #12]
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800a1e2:	2201      	movs	r2, #1
 800a1e4:	4629      	mov	r1, r5
 800a1e6:	6820      	ldr	r0, [r4, #0]
 800a1e8:	f7ff fa2f 	bl	800964a <TIM_CCxChannelCmd>
    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800a1ec:	6823      	ldr	r3, [r4, #0]
 800a1ee:	4a7e      	ldr	r2, [pc, #504]	@ (800a3e8 <HAL_TIM_PWM_Start_DMA+0x284>)
 800a1f0:	4293      	cmp	r3, r2
 800a1f2:	d003      	beq.n	800a1fc <HAL_TIM_PWM_Start_DMA+0x98>
 800a1f4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a1f8:	4293      	cmp	r3, r2
 800a1fa:	d103      	bne.n	800a204 <HAL_TIM_PWM_Start_DMA+0xa0>
      __HAL_TIM_MOE_ENABLE(htim);
 800a1fc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a1fe:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800a202:	645a      	str	r2, [r3, #68]	@ 0x44
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a204:	6823      	ldr	r3, [r4, #0]
 800a206:	4a78      	ldr	r2, [pc, #480]	@ (800a3e8 <HAL_TIM_PWM_Start_DMA+0x284>)
 800a208:	4293      	cmp	r3, r2
 800a20a:	f000 80c7 	beq.w	800a39c <HAL_TIM_PWM_Start_DMA+0x238>
 800a20e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a212:	4293      	cmp	r3, r2
 800a214:	f000 80c2 	beq.w	800a39c <HAL_TIM_PWM_Start_DMA+0x238>
 800a218:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a21c:	f000 80be 	beq.w	800a39c <HAL_TIM_PWM_Start_DMA+0x238>
 800a220:	f5a2 3298 	sub.w	r2, r2, #77824	@ 0x13000
 800a224:	4293      	cmp	r3, r2
 800a226:	f000 80b9 	beq.w	800a39c <HAL_TIM_PWM_Start_DMA+0x238>
 800a22a:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800a22e:	4293      	cmp	r3, r2
 800a230:	f000 80b4 	beq.w	800a39c <HAL_TIM_PWM_Start_DMA+0x238>
 800a234:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800a238:	4293      	cmp	r3, r2
 800a23a:	f000 80af 	beq.w	800a39c <HAL_TIM_PWM_Start_DMA+0x238>
      __HAL_TIM_ENABLE(htim);
 800a23e:	681a      	ldr	r2, [r3, #0]
 800a240:	f042 0201 	orr.w	r2, r2, #1
 800a244:	601a      	str	r2, [r3, #0]
 800a246:	2000      	movs	r0, #0
 800a248:	e0b6      	b.n	800a3b8 <HAL_TIM_PWM_Start_DMA+0x254>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 800a24a:	2904      	cmp	r1, #4
 800a24c:	d009      	beq.n	800a262 <HAL_TIM_PWM_Start_DMA+0xfe>
 800a24e:	2908      	cmp	r1, #8
 800a250:	d00f      	beq.n	800a272 <HAL_TIM_PWM_Start_DMA+0x10e>
 800a252:	f890 0041 	ldrb.w	r0, [r0, #65]	@ 0x41
 800a256:	b2c0      	uxtb	r0, r0
 800a258:	2802      	cmp	r0, #2
 800a25a:	bf14      	ite	ne
 800a25c:	2000      	movne	r0, #0
 800a25e:	2001      	moveq	r0, #1
 800a260:	e78d      	b.n	800a17e <HAL_TIM_PWM_Start_DMA+0x1a>
 800a262:	f890 003f 	ldrb.w	r0, [r0, #63]	@ 0x3f
 800a266:	b2c0      	uxtb	r0, r0
 800a268:	2802      	cmp	r0, #2
 800a26a:	bf14      	ite	ne
 800a26c:	2000      	movne	r0, #0
 800a26e:	2001      	moveq	r0, #1
 800a270:	e785      	b.n	800a17e <HAL_TIM_PWM_Start_DMA+0x1a>
 800a272:	f890 0040 	ldrb.w	r0, [r0, #64]	@ 0x40
 800a276:	b2c0      	uxtb	r0, r0
 800a278:	2802      	cmp	r0, #2
 800a27a:	bf14      	ite	ne
 800a27c:	2000      	movne	r0, #0
 800a27e:	2001      	moveq	r0, #1
 800a280:	e77d      	b.n	800a17e <HAL_TIM_PWM_Start_DMA+0x1a>
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 800a282:	2d04      	cmp	r5, #4
 800a284:	d009      	beq.n	800a29a <HAL_TIM_PWM_Start_DMA+0x136>
 800a286:	2d08      	cmp	r5, #8
 800a288:	d00f      	beq.n	800a2aa <HAL_TIM_PWM_Start_DMA+0x146>
 800a28a:	f894 2041 	ldrb.w	r2, [r4, #65]	@ 0x41
 800a28e:	b2d2      	uxtb	r2, r2
 800a290:	2a01      	cmp	r2, #1
 800a292:	bf14      	ite	ne
 800a294:	2200      	movne	r2, #0
 800a296:	2201      	moveq	r2, #1
 800a298:	e77d      	b.n	800a196 <HAL_TIM_PWM_Start_DMA+0x32>
 800a29a:	f894 203f 	ldrb.w	r2, [r4, #63]	@ 0x3f
 800a29e:	b2d2      	uxtb	r2, r2
 800a2a0:	2a01      	cmp	r2, #1
 800a2a2:	bf14      	ite	ne
 800a2a4:	2200      	movne	r2, #0
 800a2a6:	2201      	moveq	r2, #1
 800a2a8:	e775      	b.n	800a196 <HAL_TIM_PWM_Start_DMA+0x32>
 800a2aa:	f894 2040 	ldrb.w	r2, [r4, #64]	@ 0x40
 800a2ae:	b2d2      	uxtb	r2, r2
 800a2b0:	2a01      	cmp	r2, #1
 800a2b2:	bf14      	ite	ne
 800a2b4:	2200      	movne	r2, #0
 800a2b6:	2201      	moveq	r2, #1
 800a2b8:	e76d      	b.n	800a196 <HAL_TIM_PWM_Start_DMA+0x32>
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800a2ba:	2d04      	cmp	r5, #4
 800a2bc:	d024      	beq.n	800a308 <HAL_TIM_PWM_Start_DMA+0x1a4>
 800a2be:	2d08      	cmp	r5, #8
 800a2c0:	d03c      	beq.n	800a33c <HAL_TIM_PWM_Start_DMA+0x1d8>
 800a2c2:	2202      	movs	r2, #2
 800a2c4:	f884 2041 	strb.w	r2, [r4, #65]	@ 0x41
  switch (Channel)
 800a2c8:	2d0c      	cmp	r5, #12
 800a2ca:	d87a      	bhi.n	800a3c2 <HAL_TIM_PWM_Start_DMA+0x25e>
 800a2cc:	a201      	add	r2, pc, #4	@ (adr r2, 800a2d4 <HAL_TIM_PWM_Start_DMA+0x170>)
 800a2ce:	f852 f025 	ldr.w	pc, [r2, r5, lsl #2]
 800a2d2:	bf00      	nop
 800a2d4:	0800a1b5 	.word	0x0800a1b5
 800a2d8:	0800a3c3 	.word	0x0800a3c3
 800a2dc:	0800a3c3 	.word	0x0800a3c3
 800a2e0:	0800a3c3 	.word	0x0800a3c3
 800a2e4:	0800a30f 	.word	0x0800a30f
 800a2e8:	0800a3c3 	.word	0x0800a3c3
 800a2ec:	0800a3c3 	.word	0x0800a3c3
 800a2f0:	0800a3c3 	.word	0x0800a3c3
 800a2f4:	0800a343 	.word	0x0800a343
 800a2f8:	0800a3c3 	.word	0x0800a3c3
 800a2fc:	0800a3c3 	.word	0x0800a3c3
 800a300:	0800a3c3 	.word	0x0800a3c3
 800a304:	0800a371 	.word	0x0800a371
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800a308:	2202      	movs	r2, #2
 800a30a:	f884 203f 	strb.w	r2, [r4, #63]	@ 0x3f
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800a30e:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 800a310:	4932      	ldr	r1, [pc, #200]	@ (800a3dc <HAL_TIM_PWM_Start_DMA+0x278>)
 800a312:	6291      	str	r1, [r2, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800a314:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 800a316:	4932      	ldr	r1, [pc, #200]	@ (800a3e0 <HAL_TIM_PWM_Start_DMA+0x27c>)
 800a318:	62d1      	str	r1, [r2, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 800a31a:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 800a31c:	4931      	ldr	r1, [pc, #196]	@ (800a3e4 <HAL_TIM_PWM_Start_DMA+0x280>)
 800a31e:	6311      	str	r1, [r2, #48]	@ 0x30
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 800a320:	6822      	ldr	r2, [r4, #0]
 800a322:	3238      	adds	r2, #56	@ 0x38
 800a324:	4631      	mov	r1, r6
 800a326:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 800a328:	f7f9 fced 	bl	8003d06 <HAL_DMA_Start_IT>
 800a32c:	2800      	cmp	r0, #0
 800a32e:	d14c      	bne.n	800a3ca <HAL_TIM_PWM_Start_DMA+0x266>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 800a330:	6822      	ldr	r2, [r4, #0]
 800a332:	68d3      	ldr	r3, [r2, #12]
 800a334:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800a338:	60d3      	str	r3, [r2, #12]
  if (status == HAL_OK)
 800a33a:	e752      	b.n	800a1e2 <HAL_TIM_PWM_Start_DMA+0x7e>
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800a33c:	2202      	movs	r2, #2
 800a33e:	f884 2040 	strb.w	r2, [r4, #64]	@ 0x40
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800a342:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 800a344:	4925      	ldr	r1, [pc, #148]	@ (800a3dc <HAL_TIM_PWM_Start_DMA+0x278>)
 800a346:	6291      	str	r1, [r2, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800a348:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 800a34a:	4925      	ldr	r1, [pc, #148]	@ (800a3e0 <HAL_TIM_PWM_Start_DMA+0x27c>)
 800a34c:	62d1      	str	r1, [r2, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 800a34e:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 800a350:	4924      	ldr	r1, [pc, #144]	@ (800a3e4 <HAL_TIM_PWM_Start_DMA+0x280>)
 800a352:	6311      	str	r1, [r2, #48]	@ 0x30
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 800a354:	6822      	ldr	r2, [r4, #0]
 800a356:	323c      	adds	r2, #60	@ 0x3c
 800a358:	4631      	mov	r1, r6
 800a35a:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 800a35c:	f7f9 fcd3 	bl	8003d06 <HAL_DMA_Start_IT>
 800a360:	2800      	cmp	r0, #0
 800a362:	d134      	bne.n	800a3ce <HAL_TIM_PWM_Start_DMA+0x26a>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 800a364:	6822      	ldr	r2, [r4, #0]
 800a366:	68d3      	ldr	r3, [r2, #12]
 800a368:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800a36c:	60d3      	str	r3, [r2, #12]
  if (status == HAL_OK)
 800a36e:	e738      	b.n	800a1e2 <HAL_TIM_PWM_Start_DMA+0x7e>
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800a370:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 800a372:	491a      	ldr	r1, [pc, #104]	@ (800a3dc <HAL_TIM_PWM_Start_DMA+0x278>)
 800a374:	6291      	str	r1, [r2, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800a376:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 800a378:	4919      	ldr	r1, [pc, #100]	@ (800a3e0 <HAL_TIM_PWM_Start_DMA+0x27c>)
 800a37a:	62d1      	str	r1, [r2, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 800a37c:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 800a37e:	4919      	ldr	r1, [pc, #100]	@ (800a3e4 <HAL_TIM_PWM_Start_DMA+0x280>)
 800a380:	6311      	str	r1, [r2, #48]	@ 0x30
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 800a382:	6822      	ldr	r2, [r4, #0]
 800a384:	3240      	adds	r2, #64	@ 0x40
 800a386:	4631      	mov	r1, r6
 800a388:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 800a38a:	f7f9 fcbc 	bl	8003d06 <HAL_DMA_Start_IT>
 800a38e:	bb00      	cbnz	r0, 800a3d2 <HAL_TIM_PWM_Start_DMA+0x26e>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 800a390:	6822      	ldr	r2, [r4, #0]
 800a392:	68d3      	ldr	r3, [r2, #12]
 800a394:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800a398:	60d3      	str	r3, [r2, #12]
  if (status == HAL_OK)
 800a39a:	e722      	b.n	800a1e2 <HAL_TIM_PWM_Start_DMA+0x7e>
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a39c:	689a      	ldr	r2, [r3, #8]
 800a39e:	f002 0207 	and.w	r2, r2, #7
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a3a2:	2a06      	cmp	r2, #6
 800a3a4:	d017      	beq.n	800a3d6 <HAL_TIM_PWM_Start_DMA+0x272>
        __HAL_TIM_ENABLE(htim);
 800a3a6:	681a      	ldr	r2, [r3, #0]
 800a3a8:	f042 0201 	orr.w	r2, r2, #1
 800a3ac:	601a      	str	r2, [r3, #0]
 800a3ae:	2000      	movs	r0, #0
 800a3b0:	e002      	b.n	800a3b8 <HAL_TIM_PWM_Start_DMA+0x254>
    return HAL_BUSY;
 800a3b2:	2002      	movs	r0, #2
 800a3b4:	e000      	b.n	800a3b8 <HAL_TIM_PWM_Start_DMA+0x254>
    return HAL_ERROR;
 800a3b6:	2001      	movs	r0, #1
}
 800a3b8:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 800a3ba:	2001      	movs	r0, #1
 800a3bc:	e7fc      	b.n	800a3b8 <HAL_TIM_PWM_Start_DMA+0x254>
 800a3be:	2001      	movs	r0, #1
 800a3c0:	e7fa      	b.n	800a3b8 <HAL_TIM_PWM_Start_DMA+0x254>
  switch (Channel)
 800a3c2:	2001      	movs	r0, #1
 800a3c4:	e7f8      	b.n	800a3b8 <HAL_TIM_PWM_Start_DMA+0x254>
        return HAL_ERROR;
 800a3c6:	2001      	movs	r0, #1
 800a3c8:	e7f6      	b.n	800a3b8 <HAL_TIM_PWM_Start_DMA+0x254>
        return HAL_ERROR;
 800a3ca:	2001      	movs	r0, #1
 800a3cc:	e7f4      	b.n	800a3b8 <HAL_TIM_PWM_Start_DMA+0x254>
        return HAL_ERROR;
 800a3ce:	2001      	movs	r0, #1
 800a3d0:	e7f2      	b.n	800a3b8 <HAL_TIM_PWM_Start_DMA+0x254>
        return HAL_ERROR;
 800a3d2:	2001      	movs	r0, #1
 800a3d4:	e7f0      	b.n	800a3b8 <HAL_TIM_PWM_Start_DMA+0x254>
 800a3d6:	2000      	movs	r0, #0
 800a3d8:	e7ee      	b.n	800a3b8 <HAL_TIM_PWM_Start_DMA+0x254>
 800a3da:	bf00      	nop
 800a3dc:	080088fd 	.word	0x080088fd
 800a3e0:	0800896f 	.word	0x0800896f
 800a3e4:	08008b31 	.word	0x08008b31
 800a3e8:	40012c00 	.word	0x40012c00

0800a3ec <HAL_TIM_PWM_Stop_DMA>:
{
 800a3ec:	b538      	push	{r3, r4, r5, lr}
 800a3ee:	4604      	mov	r4, r0
 800a3f0:	460d      	mov	r5, r1
  switch (Channel)
 800a3f2:	290c      	cmp	r1, #12
 800a3f4:	d870      	bhi.n	800a4d8 <HAL_TIM_PWM_Stop_DMA+0xec>
 800a3f6:	e8df f001 	tbb	[pc, r1]
 800a3fa:	6f07      	.short	0x6f07
 800a3fc:	6f326f6f 	.word	0x6f326f6f
 800a400:	6f3b6f6f 	.word	0x6f3b6f6f
 800a404:	6f6f      	.short	0x6f6f
 800a406:	44          	.byte	0x44
 800a407:	00          	.byte	0x00
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 800a408:	6802      	ldr	r2, [r0, #0]
 800a40a:	68d3      	ldr	r3, [r2, #12]
 800a40c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800a410:	60d3      	str	r3, [r2, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 800a412:	6a40      	ldr	r0, [r0, #36]	@ 0x24
 800a414:	f7f9 fcd6 	bl	8003dc4 <HAL_DMA_Abort_IT>
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800a418:	2200      	movs	r2, #0
 800a41a:	4629      	mov	r1, r5
 800a41c:	6820      	ldr	r0, [r4, #0]
 800a41e:	f7ff f914 	bl	800964a <TIM_CCxChannelCmd>
    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800a422:	6823      	ldr	r3, [r4, #0]
 800a424:	4a2d      	ldr	r2, [pc, #180]	@ (800a4dc <HAL_TIM_PWM_Stop_DMA+0xf0>)
 800a426:	4293      	cmp	r3, r2
 800a428:	d034      	beq.n	800a494 <HAL_TIM_PWM_Stop_DMA+0xa8>
 800a42a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a42e:	4293      	cmp	r3, r2
 800a430:	d030      	beq.n	800a494 <HAL_TIM_PWM_Stop_DMA+0xa8>
    __HAL_TIM_DISABLE(htim);
 800a432:	6823      	ldr	r3, [r4, #0]
 800a434:	6a19      	ldr	r1, [r3, #32]
 800a436:	f241 1211 	movw	r2, #4369	@ 0x1111
 800a43a:	4211      	tst	r1, r2
 800a43c:	d108      	bne.n	800a450 <HAL_TIM_PWM_Stop_DMA+0x64>
 800a43e:	6a19      	ldr	r1, [r3, #32]
 800a440:	f240 4244 	movw	r2, #1092	@ 0x444
 800a444:	4211      	tst	r1, r2
 800a446:	d103      	bne.n	800a450 <HAL_TIM_PWM_Stop_DMA+0x64>
 800a448:	681a      	ldr	r2, [r3, #0]
 800a44a:	f022 0201 	bic.w	r2, r2, #1
 800a44e:	601a      	str	r2, [r3, #0]
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800a450:	2d00      	cmp	r5, #0
 800a452:	d12e      	bne.n	800a4b2 <HAL_TIM_PWM_Stop_DMA+0xc6>
 800a454:	2301      	movs	r3, #1
 800a456:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 800a45a:	2000      	movs	r0, #0
 800a45c:	e03d      	b.n	800a4da <HAL_TIM_PWM_Stop_DMA+0xee>
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 800a45e:	6802      	ldr	r2, [r0, #0]
 800a460:	68d3      	ldr	r3, [r2, #12]
 800a462:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800a466:	60d3      	str	r3, [r2, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 800a468:	6a80      	ldr	r0, [r0, #40]	@ 0x28
 800a46a:	f7f9 fcab 	bl	8003dc4 <HAL_DMA_Abort_IT>
  if (status == HAL_OK)
 800a46e:	e7d3      	b.n	800a418 <HAL_TIM_PWM_Stop_DMA+0x2c>
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 800a470:	6802      	ldr	r2, [r0, #0]
 800a472:	68d3      	ldr	r3, [r2, #12]
 800a474:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800a478:	60d3      	str	r3, [r2, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 800a47a:	6ac0      	ldr	r0, [r0, #44]	@ 0x2c
 800a47c:	f7f9 fca2 	bl	8003dc4 <HAL_DMA_Abort_IT>
  if (status == HAL_OK)
 800a480:	e7ca      	b.n	800a418 <HAL_TIM_PWM_Stop_DMA+0x2c>
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 800a482:	6802      	ldr	r2, [r0, #0]
 800a484:	68d3      	ldr	r3, [r2, #12]
 800a486:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800a48a:	60d3      	str	r3, [r2, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 800a48c:	6b00      	ldr	r0, [r0, #48]	@ 0x30
 800a48e:	f7f9 fc99 	bl	8003dc4 <HAL_DMA_Abort_IT>
  if (status == HAL_OK)
 800a492:	e7c1      	b.n	800a418 <HAL_TIM_PWM_Stop_DMA+0x2c>
      __HAL_TIM_MOE_DISABLE(htim);
 800a494:	6a19      	ldr	r1, [r3, #32]
 800a496:	f241 1211 	movw	r2, #4369	@ 0x1111
 800a49a:	4211      	tst	r1, r2
 800a49c:	d1c9      	bne.n	800a432 <HAL_TIM_PWM_Stop_DMA+0x46>
 800a49e:	6a19      	ldr	r1, [r3, #32]
 800a4a0:	f240 4244 	movw	r2, #1092	@ 0x444
 800a4a4:	4211      	tst	r1, r2
 800a4a6:	d1c4      	bne.n	800a432 <HAL_TIM_PWM_Stop_DMA+0x46>
 800a4a8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a4aa:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800a4ae:	645a      	str	r2, [r3, #68]	@ 0x44
 800a4b0:	e7bf      	b.n	800a432 <HAL_TIM_PWM_Stop_DMA+0x46>
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800a4b2:	2d04      	cmp	r5, #4
 800a4b4:	d006      	beq.n	800a4c4 <HAL_TIM_PWM_Stop_DMA+0xd8>
 800a4b6:	2d08      	cmp	r5, #8
 800a4b8:	d009      	beq.n	800a4ce <HAL_TIM_PWM_Stop_DMA+0xe2>
 800a4ba:	2301      	movs	r3, #1
 800a4bc:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
 800a4c0:	2000      	movs	r0, #0
 800a4c2:	e00a      	b.n	800a4da <HAL_TIM_PWM_Stop_DMA+0xee>
 800a4c4:	2301      	movs	r3, #1
 800a4c6:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 800a4ca:	2000      	movs	r0, #0
 800a4cc:	e005      	b.n	800a4da <HAL_TIM_PWM_Stop_DMA+0xee>
 800a4ce:	2301      	movs	r3, #1
 800a4d0:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 800a4d4:	2000      	movs	r0, #0
 800a4d6:	e000      	b.n	800a4da <HAL_TIM_PWM_Stop_DMA+0xee>
  switch (Channel)
 800a4d8:	2001      	movs	r0, #1
}
 800a4da:	bd38      	pop	{r3, r4, r5, pc}
 800a4dc:	40012c00 	.word	0x40012c00

0800a4e0 <HAL_TIM_IC_Start>:
{
 800a4e0:	b510      	push	{r4, lr}
 800a4e2:	4604      	mov	r4, r0
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800a4e4:	460b      	mov	r3, r1
 800a4e6:	bb91      	cbnz	r1, 800a54e <HAL_TIM_IC_Start+0x6e>
 800a4e8:	f890 003e 	ldrb.w	r0, [r0, #62]	@ 0x3e
 800a4ec:	b2c0      	uxtb	r0, r0
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 800a4ee:	f894 2042 	ldrb.w	r2, [r4, #66]	@ 0x42
 800a4f2:	b2d2      	uxtb	r2, r2
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 800a4f4:	2801      	cmp	r0, #1
 800a4f6:	d173      	bne.n	800a5e0 <HAL_TIM_IC_Start+0x100>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 800a4f8:	2a01      	cmp	r2, #1
 800a4fa:	d172      	bne.n	800a5e2 <HAL_TIM_IC_Start+0x102>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800a4fc:	2b00      	cmp	r3, #0
 800a4fe:	d145      	bne.n	800a58c <HAL_TIM_IC_Start+0xac>
 800a500:	2202      	movs	r2, #2
 800a502:	f884 203e 	strb.w	r2, [r4, #62]	@ 0x3e
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800a506:	f884 2042 	strb.w	r2, [r4, #66]	@ 0x42
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800a50a:	2201      	movs	r2, #1
 800a50c:	4619      	mov	r1, r3
 800a50e:	6820      	ldr	r0, [r4, #0]
 800a510:	f7ff f89b 	bl	800964a <TIM_CCxChannelCmd>
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a514:	6823      	ldr	r3, [r4, #0]
 800a516:	4a34      	ldr	r2, [pc, #208]	@ (800a5e8 <HAL_TIM_IC_Start+0x108>)
 800a518:	4293      	cmp	r3, r2
 800a51a:	d056      	beq.n	800a5ca <HAL_TIM_IC_Start+0xea>
 800a51c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a520:	4293      	cmp	r3, r2
 800a522:	d052      	beq.n	800a5ca <HAL_TIM_IC_Start+0xea>
 800a524:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a528:	d04f      	beq.n	800a5ca <HAL_TIM_IC_Start+0xea>
 800a52a:	f5a2 3298 	sub.w	r2, r2, #77824	@ 0x13000
 800a52e:	4293      	cmp	r3, r2
 800a530:	d04b      	beq.n	800a5ca <HAL_TIM_IC_Start+0xea>
 800a532:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800a536:	4293      	cmp	r3, r2
 800a538:	d047      	beq.n	800a5ca <HAL_TIM_IC_Start+0xea>
 800a53a:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800a53e:	4293      	cmp	r3, r2
 800a540:	d043      	beq.n	800a5ca <HAL_TIM_IC_Start+0xea>
    __HAL_TIM_ENABLE(htim);
 800a542:	681a      	ldr	r2, [r3, #0]
 800a544:	f042 0201 	orr.w	r2, r2, #1
 800a548:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 800a54a:	2000      	movs	r0, #0
 800a54c:	e049      	b.n	800a5e2 <HAL_TIM_IC_Start+0x102>
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800a54e:	2904      	cmp	r1, #4
 800a550:	d00c      	beq.n	800a56c <HAL_TIM_IC_Start+0x8c>
 800a552:	2908      	cmp	r1, #8
 800a554:	d00e      	beq.n	800a574 <HAL_TIM_IC_Start+0x94>
 800a556:	f890 0041 	ldrb.w	r0, [r0, #65]	@ 0x41
 800a55a:	b2c0      	uxtb	r0, r0
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 800a55c:	2b04      	cmp	r3, #4
 800a55e:	d00d      	beq.n	800a57c <HAL_TIM_IC_Start+0x9c>
 800a560:	2b08      	cmp	r3, #8
 800a562:	d00f      	beq.n	800a584 <HAL_TIM_IC_Start+0xa4>
 800a564:	f894 2045 	ldrb.w	r2, [r4, #69]	@ 0x45
 800a568:	b2d2      	uxtb	r2, r2
 800a56a:	e7c3      	b.n	800a4f4 <HAL_TIM_IC_Start+0x14>
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800a56c:	f890 003f 	ldrb.w	r0, [r0, #63]	@ 0x3f
 800a570:	b2c0      	uxtb	r0, r0
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 800a572:	e7f3      	b.n	800a55c <HAL_TIM_IC_Start+0x7c>
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800a574:	f890 0040 	ldrb.w	r0, [r0, #64]	@ 0x40
 800a578:	b2c0      	uxtb	r0, r0
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 800a57a:	e7ef      	b.n	800a55c <HAL_TIM_IC_Start+0x7c>
 800a57c:	f894 2043 	ldrb.w	r2, [r4, #67]	@ 0x43
 800a580:	b2d2      	uxtb	r2, r2
 800a582:	e7b7      	b.n	800a4f4 <HAL_TIM_IC_Start+0x14>
 800a584:	f894 2044 	ldrb.w	r2, [r4, #68]	@ 0x44
 800a588:	b2d2      	uxtb	r2, r2
 800a58a:	e7b3      	b.n	800a4f4 <HAL_TIM_IC_Start+0x14>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800a58c:	2b04      	cmp	r3, #4
 800a58e:	d00c      	beq.n	800a5aa <HAL_TIM_IC_Start+0xca>
 800a590:	2b08      	cmp	r3, #8
 800a592:	d00e      	beq.n	800a5b2 <HAL_TIM_IC_Start+0xd2>
 800a594:	2202      	movs	r2, #2
 800a596:	f884 2041 	strb.w	r2, [r4, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800a59a:	2b04      	cmp	r3, #4
 800a59c:	d00d      	beq.n	800a5ba <HAL_TIM_IC_Start+0xda>
 800a59e:	2b08      	cmp	r3, #8
 800a5a0:	d00f      	beq.n	800a5c2 <HAL_TIM_IC_Start+0xe2>
 800a5a2:	2202      	movs	r2, #2
 800a5a4:	f884 2045 	strb.w	r2, [r4, #69]	@ 0x45
 800a5a8:	e7af      	b.n	800a50a <HAL_TIM_IC_Start+0x2a>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800a5aa:	2202      	movs	r2, #2
 800a5ac:	f884 203f 	strb.w	r2, [r4, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800a5b0:	e7f3      	b.n	800a59a <HAL_TIM_IC_Start+0xba>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800a5b2:	2202      	movs	r2, #2
 800a5b4:	f884 2040 	strb.w	r2, [r4, #64]	@ 0x40
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800a5b8:	e7ef      	b.n	800a59a <HAL_TIM_IC_Start+0xba>
 800a5ba:	2202      	movs	r2, #2
 800a5bc:	f884 2043 	strb.w	r2, [r4, #67]	@ 0x43
 800a5c0:	e7a3      	b.n	800a50a <HAL_TIM_IC_Start+0x2a>
 800a5c2:	2202      	movs	r2, #2
 800a5c4:	f884 2044 	strb.w	r2, [r4, #68]	@ 0x44
 800a5c8:	e79f      	b.n	800a50a <HAL_TIM_IC_Start+0x2a>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a5ca:	689a      	ldr	r2, [r3, #8]
 800a5cc:	f002 0207 	and.w	r2, r2, #7
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a5d0:	2a06      	cmp	r2, #6
 800a5d2:	d007      	beq.n	800a5e4 <HAL_TIM_IC_Start+0x104>
      __HAL_TIM_ENABLE(htim);
 800a5d4:	681a      	ldr	r2, [r3, #0]
 800a5d6:	f042 0201 	orr.w	r2, r2, #1
 800a5da:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 800a5dc:	2000      	movs	r0, #0
 800a5de:	e000      	b.n	800a5e2 <HAL_TIM_IC_Start+0x102>
    return HAL_ERROR;
 800a5e0:	2001      	movs	r0, #1
}
 800a5e2:	bd10      	pop	{r4, pc}
  return HAL_OK;
 800a5e4:	2000      	movs	r0, #0
 800a5e6:	e7fc      	b.n	800a5e2 <HAL_TIM_IC_Start+0x102>
 800a5e8:	40012c00 	.word	0x40012c00

0800a5ec <HAL_TIM_IC_Stop>:
{
 800a5ec:	b538      	push	{r3, r4, r5, lr}
 800a5ee:	4604      	mov	r4, r0
 800a5f0:	460d      	mov	r5, r1
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800a5f2:	2200      	movs	r2, #0
 800a5f4:	6800      	ldr	r0, [r0, #0]
 800a5f6:	f7ff f828 	bl	800964a <TIM_CCxChannelCmd>
  __HAL_TIM_DISABLE(htim);
 800a5fa:	6823      	ldr	r3, [r4, #0]
 800a5fc:	6a19      	ldr	r1, [r3, #32]
 800a5fe:	f241 1211 	movw	r2, #4369	@ 0x1111
 800a602:	4211      	tst	r1, r2
 800a604:	d108      	bne.n	800a618 <HAL_TIM_IC_Stop+0x2c>
 800a606:	6a19      	ldr	r1, [r3, #32]
 800a608:	f240 4244 	movw	r2, #1092	@ 0x444
 800a60c:	4211      	tst	r1, r2
 800a60e:	d103      	bne.n	800a618 <HAL_TIM_IC_Stop+0x2c>
 800a610:	681a      	ldr	r2, [r3, #0]
 800a612:	f022 0201 	bic.w	r2, r2, #1
 800a616:	601a      	str	r2, [r3, #0]
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800a618:	b935      	cbnz	r5, 800a628 <HAL_TIM_IC_Stop+0x3c>
 800a61a:	2301      	movs	r3, #1
 800a61c:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800a620:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
}
 800a624:	2000      	movs	r0, #0
 800a626:	bd38      	pop	{r3, r4, r5, pc}
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800a628:	2d04      	cmp	r5, #4
 800a62a:	d00c      	beq.n	800a646 <HAL_TIM_IC_Stop+0x5a>
 800a62c:	2d08      	cmp	r5, #8
 800a62e:	d00e      	beq.n	800a64e <HAL_TIM_IC_Stop+0x62>
 800a630:	2301      	movs	r3, #1
 800a632:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800a636:	2d04      	cmp	r5, #4
 800a638:	d00d      	beq.n	800a656 <HAL_TIM_IC_Stop+0x6a>
 800a63a:	2d08      	cmp	r5, #8
 800a63c:	d00f      	beq.n	800a65e <HAL_TIM_IC_Stop+0x72>
 800a63e:	2301      	movs	r3, #1
 800a640:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 800a644:	e7ee      	b.n	800a624 <HAL_TIM_IC_Stop+0x38>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800a646:	2301      	movs	r3, #1
 800a648:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800a64c:	e7f3      	b.n	800a636 <HAL_TIM_IC_Stop+0x4a>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800a64e:	2301      	movs	r3, #1
 800a650:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800a654:	e7ef      	b.n	800a636 <HAL_TIM_IC_Stop+0x4a>
 800a656:	2301      	movs	r3, #1
 800a658:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a65c:	e7e2      	b.n	800a624 <HAL_TIM_IC_Stop+0x38>
 800a65e:	2301      	movs	r3, #1
 800a660:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 800a664:	e7de      	b.n	800a624 <HAL_TIM_IC_Stop+0x38>
	...

0800a668 <HAL_TIM_IC_Start_IT>:
{
 800a668:	b510      	push	{r4, lr}
 800a66a:	4604      	mov	r4, r0
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800a66c:	460b      	mov	r3, r1
 800a66e:	2900      	cmp	r1, #0
 800a670:	d13b      	bne.n	800a6ea <HAL_TIM_IC_Start_IT+0x82>
 800a672:	f890 003e 	ldrb.w	r0, [r0, #62]	@ 0x3e
 800a676:	b2c0      	uxtb	r0, r0
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 800a678:	f894 2042 	ldrb.w	r2, [r4, #66]	@ 0x42
 800a67c:	b2d2      	uxtb	r2, r2
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 800a67e:	2801      	cmp	r0, #1
 800a680:	f040 80ab 	bne.w	800a7da <HAL_TIM_IC_Start_IT+0x172>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 800a684:	2a01      	cmp	r2, #1
 800a686:	f040 80a9 	bne.w	800a7dc <HAL_TIM_IC_Start_IT+0x174>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800a68a:	2b00      	cmp	r3, #0
 800a68c:	d14c      	bne.n	800a728 <HAL_TIM_IC_Start_IT+0xc0>
 800a68e:	2202      	movs	r2, #2
 800a690:	f884 203e 	strb.w	r2, [r4, #62]	@ 0x3e
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800a694:	f884 2042 	strb.w	r2, [r4, #66]	@ 0x42
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800a698:	6821      	ldr	r1, [r4, #0]
 800a69a:	68ca      	ldr	r2, [r1, #12]
 800a69c:	f042 0202 	orr.w	r2, r2, #2
 800a6a0:	60ca      	str	r2, [r1, #12]
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800a6a2:	2201      	movs	r2, #1
 800a6a4:	4619      	mov	r1, r3
 800a6a6:	6820      	ldr	r0, [r4, #0]
 800a6a8:	f7fe ffcf 	bl	800964a <TIM_CCxChannelCmd>
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a6ac:	6823      	ldr	r3, [r4, #0]
 800a6ae:	4a4e      	ldr	r2, [pc, #312]	@ (800a7e8 <HAL_TIM_IC_Start_IT+0x180>)
 800a6b0:	4293      	cmp	r3, r2
 800a6b2:	f000 8087 	beq.w	800a7c4 <HAL_TIM_IC_Start_IT+0x15c>
 800a6b6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a6ba:	4293      	cmp	r3, r2
 800a6bc:	f000 8082 	beq.w	800a7c4 <HAL_TIM_IC_Start_IT+0x15c>
 800a6c0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a6c4:	d07e      	beq.n	800a7c4 <HAL_TIM_IC_Start_IT+0x15c>
 800a6c6:	f5a2 3298 	sub.w	r2, r2, #77824	@ 0x13000
 800a6ca:	4293      	cmp	r3, r2
 800a6cc:	d07a      	beq.n	800a7c4 <HAL_TIM_IC_Start_IT+0x15c>
 800a6ce:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800a6d2:	4293      	cmp	r3, r2
 800a6d4:	d076      	beq.n	800a7c4 <HAL_TIM_IC_Start_IT+0x15c>
 800a6d6:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800a6da:	4293      	cmp	r3, r2
 800a6dc:	d072      	beq.n	800a7c4 <HAL_TIM_IC_Start_IT+0x15c>
      __HAL_TIM_ENABLE(htim);
 800a6de:	681a      	ldr	r2, [r3, #0]
 800a6e0:	f042 0201 	orr.w	r2, r2, #1
 800a6e4:	601a      	str	r2, [r3, #0]
 800a6e6:	2000      	movs	r0, #0
 800a6e8:	e078      	b.n	800a7dc <HAL_TIM_IC_Start_IT+0x174>
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800a6ea:	2904      	cmp	r1, #4
 800a6ec:	d00c      	beq.n	800a708 <HAL_TIM_IC_Start_IT+0xa0>
 800a6ee:	2908      	cmp	r1, #8
 800a6f0:	d00e      	beq.n	800a710 <HAL_TIM_IC_Start_IT+0xa8>
 800a6f2:	f890 0041 	ldrb.w	r0, [r0, #65]	@ 0x41
 800a6f6:	b2c0      	uxtb	r0, r0
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 800a6f8:	2b04      	cmp	r3, #4
 800a6fa:	d00d      	beq.n	800a718 <HAL_TIM_IC_Start_IT+0xb0>
 800a6fc:	2b08      	cmp	r3, #8
 800a6fe:	d00f      	beq.n	800a720 <HAL_TIM_IC_Start_IT+0xb8>
 800a700:	f894 2045 	ldrb.w	r2, [r4, #69]	@ 0x45
 800a704:	b2d2      	uxtb	r2, r2
 800a706:	e7ba      	b.n	800a67e <HAL_TIM_IC_Start_IT+0x16>
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800a708:	f890 003f 	ldrb.w	r0, [r0, #63]	@ 0x3f
 800a70c:	b2c0      	uxtb	r0, r0
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 800a70e:	e7f3      	b.n	800a6f8 <HAL_TIM_IC_Start_IT+0x90>
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800a710:	f890 0040 	ldrb.w	r0, [r0, #64]	@ 0x40
 800a714:	b2c0      	uxtb	r0, r0
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 800a716:	e7ef      	b.n	800a6f8 <HAL_TIM_IC_Start_IT+0x90>
 800a718:	f894 2043 	ldrb.w	r2, [r4, #67]	@ 0x43
 800a71c:	b2d2      	uxtb	r2, r2
 800a71e:	e7ae      	b.n	800a67e <HAL_TIM_IC_Start_IT+0x16>
 800a720:	f894 2044 	ldrb.w	r2, [r4, #68]	@ 0x44
 800a724:	b2d2      	uxtb	r2, r2
 800a726:	e7aa      	b.n	800a67e <HAL_TIM_IC_Start_IT+0x16>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800a728:	2b04      	cmp	r3, #4
 800a72a:	d02b      	beq.n	800a784 <HAL_TIM_IC_Start_IT+0x11c>
 800a72c:	2b08      	cmp	r3, #8
 800a72e:	d02d      	beq.n	800a78c <HAL_TIM_IC_Start_IT+0x124>
 800a730:	2102      	movs	r1, #2
 800a732:	f884 1041 	strb.w	r1, [r4, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800a736:	2b04      	cmp	r3, #4
 800a738:	d02c      	beq.n	800a794 <HAL_TIM_IC_Start_IT+0x12c>
 800a73a:	2b08      	cmp	r3, #8
 800a73c:	d033      	beq.n	800a7a6 <HAL_TIM_IC_Start_IT+0x13e>
 800a73e:	2102      	movs	r1, #2
 800a740:	f884 1045 	strb.w	r1, [r4, #69]	@ 0x45
  switch (Channel)
 800a744:	2b0c      	cmp	r3, #12
 800a746:	d84a      	bhi.n	800a7de <HAL_TIM_IC_Start_IT+0x176>
 800a748:	a101      	add	r1, pc, #4	@ (adr r1, 800a750 <HAL_TIM_IC_Start_IT+0xe8>)
 800a74a:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a74e:	bf00      	nop
 800a750:	0800a699 	.word	0x0800a699
 800a754:	0800a7df 	.word	0x0800a7df
 800a758:	0800a7df 	.word	0x0800a7df
 800a75c:	0800a7df 	.word	0x0800a7df
 800a760:	0800a79b 	.word	0x0800a79b
 800a764:	0800a7df 	.word	0x0800a7df
 800a768:	0800a7df 	.word	0x0800a7df
 800a76c:	0800a7df 	.word	0x0800a7df
 800a770:	0800a7ad 	.word	0x0800a7ad
 800a774:	0800a7df 	.word	0x0800a7df
 800a778:	0800a7df 	.word	0x0800a7df
 800a77c:	0800a7df 	.word	0x0800a7df
 800a780:	0800a7b9 	.word	0x0800a7b9
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800a784:	2102      	movs	r1, #2
 800a786:	f884 103f 	strb.w	r1, [r4, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800a78a:	e7d4      	b.n	800a736 <HAL_TIM_IC_Start_IT+0xce>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800a78c:	2102      	movs	r1, #2
 800a78e:	f884 1040 	strb.w	r1, [r4, #64]	@ 0x40
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800a792:	e7d0      	b.n	800a736 <HAL_TIM_IC_Start_IT+0xce>
 800a794:	2202      	movs	r2, #2
 800a796:	f884 2043 	strb.w	r2, [r4, #67]	@ 0x43
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800a79a:	6821      	ldr	r1, [r4, #0]
 800a79c:	68ca      	ldr	r2, [r1, #12]
 800a79e:	f042 0204 	orr.w	r2, r2, #4
 800a7a2:	60ca      	str	r2, [r1, #12]
  if (status == HAL_OK)
 800a7a4:	e77d      	b.n	800a6a2 <HAL_TIM_IC_Start_IT+0x3a>
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800a7a6:	2202      	movs	r2, #2
 800a7a8:	f884 2044 	strb.w	r2, [r4, #68]	@ 0x44
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800a7ac:	6821      	ldr	r1, [r4, #0]
 800a7ae:	68ca      	ldr	r2, [r1, #12]
 800a7b0:	f042 0208 	orr.w	r2, r2, #8
 800a7b4:	60ca      	str	r2, [r1, #12]
  if (status == HAL_OK)
 800a7b6:	e774      	b.n	800a6a2 <HAL_TIM_IC_Start_IT+0x3a>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800a7b8:	6821      	ldr	r1, [r4, #0]
 800a7ba:	68ca      	ldr	r2, [r1, #12]
 800a7bc:	f042 0210 	orr.w	r2, r2, #16
 800a7c0:	60ca      	str	r2, [r1, #12]
  if (status == HAL_OK)
 800a7c2:	e76e      	b.n	800a6a2 <HAL_TIM_IC_Start_IT+0x3a>
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a7c4:	689a      	ldr	r2, [r3, #8]
 800a7c6:	f002 0207 	and.w	r2, r2, #7
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a7ca:	2a06      	cmp	r2, #6
 800a7cc:	d009      	beq.n	800a7e2 <HAL_TIM_IC_Start_IT+0x17a>
        __HAL_TIM_ENABLE(htim);
 800a7ce:	681a      	ldr	r2, [r3, #0]
 800a7d0:	f042 0201 	orr.w	r2, r2, #1
 800a7d4:	601a      	str	r2, [r3, #0]
 800a7d6:	2000      	movs	r0, #0
 800a7d8:	e000      	b.n	800a7dc <HAL_TIM_IC_Start_IT+0x174>
    return HAL_ERROR;
 800a7da:	2001      	movs	r0, #1
}
 800a7dc:	bd10      	pop	{r4, pc}
  switch (Channel)
 800a7de:	4610      	mov	r0, r2
 800a7e0:	e7fc      	b.n	800a7dc <HAL_TIM_IC_Start_IT+0x174>
 800a7e2:	2000      	movs	r0, #0
 800a7e4:	e7fa      	b.n	800a7dc <HAL_TIM_IC_Start_IT+0x174>
 800a7e6:	bf00      	nop
 800a7e8:	40012c00 	.word	0x40012c00

0800a7ec <HAL_TIM_IC_Stop_IT>:
{
 800a7ec:	b538      	push	{r3, r4, r5, lr}
 800a7ee:	4605      	mov	r5, r0
 800a7f0:	460c      	mov	r4, r1
  switch (Channel)
 800a7f2:	290c      	cmp	r1, #12
 800a7f4:	d85d      	bhi.n	800a8b2 <HAL_TIM_IC_Stop_IT+0xc6>
 800a7f6:	e8df f001 	tbb	[pc, r1]
 800a7fa:	5c07      	.short	0x5c07
 800a7fc:	5c285c5c 	.word	0x5c285c5c
 800a800:	5c2e5c5c 	.word	0x5c2e5c5c
 800a804:	5c5c      	.short	0x5c5c
 800a806:	34          	.byte	0x34
 800a807:	00          	.byte	0x00
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 800a808:	6802      	ldr	r2, [r0, #0]
 800a80a:	68d3      	ldr	r3, [r2, #12]
 800a80c:	f023 0302 	bic.w	r3, r3, #2
 800a810:	60d3      	str	r3, [r2, #12]
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800a812:	2200      	movs	r2, #0
 800a814:	4621      	mov	r1, r4
 800a816:	6828      	ldr	r0, [r5, #0]
 800a818:	f7fe ff17 	bl	800964a <TIM_CCxChannelCmd>
    __HAL_TIM_DISABLE(htim);
 800a81c:	682b      	ldr	r3, [r5, #0]
 800a81e:	6a19      	ldr	r1, [r3, #32]
 800a820:	f241 1211 	movw	r2, #4369	@ 0x1111
 800a824:	4211      	tst	r1, r2
 800a826:	d108      	bne.n	800a83a <HAL_TIM_IC_Stop_IT+0x4e>
 800a828:	6a19      	ldr	r1, [r3, #32]
 800a82a:	f240 4244 	movw	r2, #1092	@ 0x444
 800a82e:	4211      	tst	r1, r2
 800a830:	d103      	bne.n	800a83a <HAL_TIM_IC_Stop_IT+0x4e>
 800a832:	681a      	ldr	r2, [r3, #0]
 800a834:	f022 0201 	bic.w	r2, r2, #1
 800a838:	601a      	str	r2, [r3, #0]
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800a83a:	b9c4      	cbnz	r4, 800a86e <HAL_TIM_IC_Stop_IT+0x82>
 800a83c:	2301      	movs	r3, #1
 800a83e:	f885 303e 	strb.w	r3, [r5, #62]	@ 0x3e
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800a842:	f885 3042 	strb.w	r3, [r5, #66]	@ 0x42
 800a846:	2000      	movs	r0, #0
 800a848:	e034      	b.n	800a8b4 <HAL_TIM_IC_Stop_IT+0xc8>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 800a84a:	6802      	ldr	r2, [r0, #0]
 800a84c:	68d3      	ldr	r3, [r2, #12]
 800a84e:	f023 0304 	bic.w	r3, r3, #4
 800a852:	60d3      	str	r3, [r2, #12]
  if (status == HAL_OK)
 800a854:	e7dd      	b.n	800a812 <HAL_TIM_IC_Stop_IT+0x26>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 800a856:	6802      	ldr	r2, [r0, #0]
 800a858:	68d3      	ldr	r3, [r2, #12]
 800a85a:	f023 0308 	bic.w	r3, r3, #8
 800a85e:	60d3      	str	r3, [r2, #12]
  if (status == HAL_OK)
 800a860:	e7d7      	b.n	800a812 <HAL_TIM_IC_Stop_IT+0x26>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 800a862:	6802      	ldr	r2, [r0, #0]
 800a864:	68d3      	ldr	r3, [r2, #12]
 800a866:	f023 0310 	bic.w	r3, r3, #16
 800a86a:	60d3      	str	r3, [r2, #12]
  if (status == HAL_OK)
 800a86c:	e7d1      	b.n	800a812 <HAL_TIM_IC_Stop_IT+0x26>
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800a86e:	2c04      	cmp	r4, #4
 800a870:	d00d      	beq.n	800a88e <HAL_TIM_IC_Stop_IT+0xa2>
 800a872:	2c08      	cmp	r4, #8
 800a874:	d00f      	beq.n	800a896 <HAL_TIM_IC_Stop_IT+0xaa>
 800a876:	2301      	movs	r3, #1
 800a878:	f885 3041 	strb.w	r3, [r5, #65]	@ 0x41
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800a87c:	2c04      	cmp	r4, #4
 800a87e:	d00e      	beq.n	800a89e <HAL_TIM_IC_Stop_IT+0xb2>
 800a880:	2c08      	cmp	r4, #8
 800a882:	d011      	beq.n	800a8a8 <HAL_TIM_IC_Stop_IT+0xbc>
 800a884:	2301      	movs	r3, #1
 800a886:	f885 3045 	strb.w	r3, [r5, #69]	@ 0x45
 800a88a:	2000      	movs	r0, #0
 800a88c:	e012      	b.n	800a8b4 <HAL_TIM_IC_Stop_IT+0xc8>
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800a88e:	2301      	movs	r3, #1
 800a890:	f885 303f 	strb.w	r3, [r5, #63]	@ 0x3f
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800a894:	e7f2      	b.n	800a87c <HAL_TIM_IC_Stop_IT+0x90>
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800a896:	2301      	movs	r3, #1
 800a898:	f885 3040 	strb.w	r3, [r5, #64]	@ 0x40
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800a89c:	e7ee      	b.n	800a87c <HAL_TIM_IC_Stop_IT+0x90>
 800a89e:	2301      	movs	r3, #1
 800a8a0:	f885 3043 	strb.w	r3, [r5, #67]	@ 0x43
 800a8a4:	2000      	movs	r0, #0
 800a8a6:	e005      	b.n	800a8b4 <HAL_TIM_IC_Stop_IT+0xc8>
 800a8a8:	2301      	movs	r3, #1
 800a8aa:	f885 3044 	strb.w	r3, [r5, #68]	@ 0x44
 800a8ae:	2000      	movs	r0, #0
 800a8b0:	e000      	b.n	800a8b4 <HAL_TIM_IC_Stop_IT+0xc8>
  switch (Channel)
 800a8b2:	2001      	movs	r0, #1
}
 800a8b4:	bd38      	pop	{r3, r4, r5, pc}
	...

0800a8b8 <HAL_TIM_IC_Start_DMA>:
{
 800a8b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a8bc:	4604      	mov	r4, r0
 800a8be:	4615      	mov	r5, r2
 800a8c0:	461f      	mov	r7, r3
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800a8c2:	460e      	mov	r6, r1
 800a8c4:	bb89      	cbnz	r1, 800a92a <HAL_TIM_IC_Start_DMA+0x72>
 800a8c6:	f890 103e 	ldrb.w	r1, [r0, #62]	@ 0x3e
 800a8ca:	b2c8      	uxtb	r0, r1
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 800a8cc:	f894 8042 	ldrb.w	r8, [r4, #66]	@ 0x42
 800a8d0:	fa5f f888 	uxtb.w	r8, r8
  if ((channel_state == HAL_TIM_CHANNEL_STATE_BUSY)
 800a8d4:	2802      	cmp	r0, #2
 800a8d6:	f000 80f7 	beq.w	800aac8 <HAL_TIM_IC_Start_DMA+0x210>
      || (complementary_channel_state == HAL_TIM_CHANNEL_STATE_BUSY))
 800a8da:	f1b8 0f02 	cmp.w	r8, #2
 800a8de:	f000 80f0 	beq.w	800aac2 <HAL_TIM_IC_Start_DMA+0x20a>
  else if ((channel_state == HAL_TIM_CHANNEL_STATE_READY)
 800a8e2:	2801      	cmp	r0, #1
 800a8e4:	f040 80ef 	bne.w	800aac6 <HAL_TIM_IC_Start_DMA+0x20e>
           && (complementary_channel_state == HAL_TIM_CHANNEL_STATE_READY))
 800a8e8:	f1b8 0f01 	cmp.w	r8, #1
 800a8ec:	f040 80ec 	bne.w	800aac8 <HAL_TIM_IC_Start_DMA+0x210>
    if ((pData == NULL) || (Length == 0U))
 800a8f0:	2d00      	cmp	r5, #0
 800a8f2:	f000 80eb 	beq.w	800aacc <HAL_TIM_IC_Start_DMA+0x214>
 800a8f6:	2f00      	cmp	r7, #0
 800a8f8:	f000 80ea 	beq.w	800aad0 <HAL_TIM_IC_Start_DMA+0x218>
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800a8fc:	2e00      	cmp	r6, #0
 800a8fe:	d136      	bne.n	800a96e <HAL_TIM_IC_Start_DMA+0xb6>
 800a900:	2302      	movs	r3, #2
 800a902:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800a906:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800a90a:	2201      	movs	r2, #1
 800a90c:	4631      	mov	r1, r6
 800a90e:	6820      	ldr	r0, [r4, #0]
 800a910:	f7fe fe9b 	bl	800964a <TIM_CCxChannelCmd>
  switch (Channel)
 800a914:	2e0c      	cmp	r6, #12
 800a916:	d862      	bhi.n	800a9de <HAL_TIM_IC_Start_DMA+0x126>
 800a918:	e8df f006 	tbb	[pc, r6]
 800a91c:	61616148 	.word	0x61616148
 800a920:	6161617e 	.word	0x6161617e
 800a924:	61616197 	.word	0x61616197
 800a928:	b0          	.byte	0xb0
 800a929:	00          	.byte	0x00
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800a92a:	2904      	cmp	r1, #4
 800a92c:	d00d      	beq.n	800a94a <HAL_TIM_IC_Start_DMA+0x92>
 800a92e:	2908      	cmp	r1, #8
 800a930:	d00f      	beq.n	800a952 <HAL_TIM_IC_Start_DMA+0x9a>
 800a932:	f890 1041 	ldrb.w	r1, [r0, #65]	@ 0x41
 800a936:	b2c8      	uxtb	r0, r1
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 800a938:	2e04      	cmp	r6, #4
 800a93a:	d00e      	beq.n	800a95a <HAL_TIM_IC_Start_DMA+0xa2>
 800a93c:	2e08      	cmp	r6, #8
 800a93e:	d011      	beq.n	800a964 <HAL_TIM_IC_Start_DMA+0xac>
 800a940:	f894 8045 	ldrb.w	r8, [r4, #69]	@ 0x45
 800a944:	fa5f f888 	uxtb.w	r8, r8
 800a948:	e7c4      	b.n	800a8d4 <HAL_TIM_IC_Start_DMA+0x1c>
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800a94a:	f890 103f 	ldrb.w	r1, [r0, #63]	@ 0x3f
 800a94e:	b2c8      	uxtb	r0, r1
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 800a950:	e7f2      	b.n	800a938 <HAL_TIM_IC_Start_DMA+0x80>
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800a952:	f890 0040 	ldrb.w	r0, [r0, #64]	@ 0x40
 800a956:	b2c0      	uxtb	r0, r0
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 800a958:	e7ee      	b.n	800a938 <HAL_TIM_IC_Start_DMA+0x80>
 800a95a:	f894 8043 	ldrb.w	r8, [r4, #67]	@ 0x43
 800a95e:	fa5f f888 	uxtb.w	r8, r8
 800a962:	e7b7      	b.n	800a8d4 <HAL_TIM_IC_Start_DMA+0x1c>
 800a964:	f894 8044 	ldrb.w	r8, [r4, #68]	@ 0x44
 800a968:	fa5f f888 	uxtb.w	r8, r8
 800a96c:	e7b2      	b.n	800a8d4 <HAL_TIM_IC_Start_DMA+0x1c>
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800a96e:	2e04      	cmp	r6, #4
 800a970:	d00c      	beq.n	800a98c <HAL_TIM_IC_Start_DMA+0xd4>
 800a972:	2e08      	cmp	r6, #8
 800a974:	d00e      	beq.n	800a994 <HAL_TIM_IC_Start_DMA+0xdc>
 800a976:	2302      	movs	r3, #2
 800a978:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800a97c:	2e04      	cmp	r6, #4
 800a97e:	d00d      	beq.n	800a99c <HAL_TIM_IC_Start_DMA+0xe4>
 800a980:	2e08      	cmp	r6, #8
 800a982:	d00f      	beq.n	800a9a4 <HAL_TIM_IC_Start_DMA+0xec>
 800a984:	2302      	movs	r3, #2
 800a986:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 800a98a:	e7be      	b.n	800a90a <HAL_TIM_IC_Start_DMA+0x52>
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800a98c:	2302      	movs	r3, #2
 800a98e:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800a992:	e7f3      	b.n	800a97c <HAL_TIM_IC_Start_DMA+0xc4>
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800a994:	2302      	movs	r3, #2
 800a996:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800a99a:	e7ef      	b.n	800a97c <HAL_TIM_IC_Start_DMA+0xc4>
 800a99c:	2302      	movs	r3, #2
 800a99e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a9a2:	e7b2      	b.n	800a90a <HAL_TIM_IC_Start_DMA+0x52>
 800a9a4:	2302      	movs	r3, #2
 800a9a6:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 800a9aa:	e7ae      	b.n	800a90a <HAL_TIM_IC_Start_DMA+0x52>
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMACaptureCplt;
 800a9ac:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800a9ae:	4a4e      	ldr	r2, [pc, #312]	@ (800aae8 <HAL_TIM_IC_Start_DMA+0x230>)
 800a9b0:	629a      	str	r2, [r3, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 800a9b2:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800a9b4:	4a4d      	ldr	r2, [pc, #308]	@ (800aaec <HAL_TIM_IC_Start_DMA+0x234>)
 800a9b6:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 800a9b8:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800a9ba:	4a4d      	ldr	r2, [pc, #308]	@ (800aaf0 <HAL_TIM_IC_Start_DMA+0x238>)
 800a9bc:	631a      	str	r2, [r3, #48]	@ 0x30
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)&htim->Instance->CCR1, (uint32_t)pData,
 800a9be:	6821      	ldr	r1, [r4, #0]
 800a9c0:	463b      	mov	r3, r7
 800a9c2:	462a      	mov	r2, r5
 800a9c4:	3134      	adds	r1, #52	@ 0x34
 800a9c6:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 800a9c8:	f7f9 f99d 	bl	8003d06 <HAL_DMA_Start_IT>
 800a9cc:	2800      	cmp	r0, #0
 800a9ce:	f040 8081 	bne.w	800aad4 <HAL_TIM_IC_Start_DMA+0x21c>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 800a9d2:	6822      	ldr	r2, [r4, #0]
 800a9d4:	68d3      	ldr	r3, [r2, #12]
 800a9d6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800a9da:	60d3      	str	r3, [r2, #12]
  HAL_StatusTypeDef status = HAL_OK;
 800a9dc:	4680      	mov	r8, r0
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a9de:	6823      	ldr	r3, [r4, #0]
 800a9e0:	4a44      	ldr	r2, [pc, #272]	@ (800aaf4 <HAL_TIM_IC_Start_DMA+0x23c>)
 800a9e2:	4293      	cmp	r3, r2
 800a9e4:	d062      	beq.n	800aaac <HAL_TIM_IC_Start_DMA+0x1f4>
 800a9e6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a9ea:	4293      	cmp	r3, r2
 800a9ec:	d05e      	beq.n	800aaac <HAL_TIM_IC_Start_DMA+0x1f4>
 800a9ee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a9f2:	d05b      	beq.n	800aaac <HAL_TIM_IC_Start_DMA+0x1f4>
 800a9f4:	f5a2 3298 	sub.w	r2, r2, #77824	@ 0x13000
 800a9f8:	4293      	cmp	r3, r2
 800a9fa:	d057      	beq.n	800aaac <HAL_TIM_IC_Start_DMA+0x1f4>
 800a9fc:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800aa00:	4293      	cmp	r3, r2
 800aa02:	d053      	beq.n	800aaac <HAL_TIM_IC_Start_DMA+0x1f4>
 800aa04:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800aa08:	4293      	cmp	r3, r2
 800aa0a:	d04f      	beq.n	800aaac <HAL_TIM_IC_Start_DMA+0x1f4>
    __HAL_TIM_ENABLE(htim);
 800aa0c:	681a      	ldr	r2, [r3, #0]
 800aa0e:	f042 0201 	orr.w	r2, r2, #1
 800aa12:	601a      	str	r2, [r3, #0]
  return status;
 800aa14:	4640      	mov	r0, r8
 800aa16:	e057      	b.n	800aac8 <HAL_TIM_IC_Start_DMA+0x210>
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMACaptureCplt;
 800aa18:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800aa1a:	4a33      	ldr	r2, [pc, #204]	@ (800aae8 <HAL_TIM_IC_Start_DMA+0x230>)
 800aa1c:	629a      	str	r2, [r3, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 800aa1e:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800aa20:	4a32      	ldr	r2, [pc, #200]	@ (800aaec <HAL_TIM_IC_Start_DMA+0x234>)
 800aa22:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 800aa24:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800aa26:	4a32      	ldr	r2, [pc, #200]	@ (800aaf0 <HAL_TIM_IC_Start_DMA+0x238>)
 800aa28:	631a      	str	r2, [r3, #48]	@ 0x30
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)&htim->Instance->CCR2, (uint32_t)pData,
 800aa2a:	6821      	ldr	r1, [r4, #0]
 800aa2c:	463b      	mov	r3, r7
 800aa2e:	462a      	mov	r2, r5
 800aa30:	3138      	adds	r1, #56	@ 0x38
 800aa32:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 800aa34:	f7f9 f967 	bl	8003d06 <HAL_DMA_Start_IT>
 800aa38:	2800      	cmp	r0, #0
 800aa3a:	d14d      	bne.n	800aad8 <HAL_TIM_IC_Start_DMA+0x220>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 800aa3c:	6822      	ldr	r2, [r4, #0]
 800aa3e:	68d3      	ldr	r3, [r2, #12]
 800aa40:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800aa44:	60d3      	str	r3, [r2, #12]
  HAL_StatusTypeDef status = HAL_OK;
 800aa46:	4680      	mov	r8, r0
      break;
 800aa48:	e7c9      	b.n	800a9de <HAL_TIM_IC_Start_DMA+0x126>
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMACaptureCplt;
 800aa4a:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 800aa4c:	4a26      	ldr	r2, [pc, #152]	@ (800aae8 <HAL_TIM_IC_Start_DMA+0x230>)
 800aa4e:	629a      	str	r2, [r3, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 800aa50:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 800aa52:	4a26      	ldr	r2, [pc, #152]	@ (800aaec <HAL_TIM_IC_Start_DMA+0x234>)
 800aa54:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 800aa56:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 800aa58:	4a25      	ldr	r2, [pc, #148]	@ (800aaf0 <HAL_TIM_IC_Start_DMA+0x238>)
 800aa5a:	631a      	str	r2, [r3, #48]	@ 0x30
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)&htim->Instance->CCR3, (uint32_t)pData,
 800aa5c:	6821      	ldr	r1, [r4, #0]
 800aa5e:	463b      	mov	r3, r7
 800aa60:	462a      	mov	r2, r5
 800aa62:	313c      	adds	r1, #60	@ 0x3c
 800aa64:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 800aa66:	f7f9 f94e 	bl	8003d06 <HAL_DMA_Start_IT>
 800aa6a:	2800      	cmp	r0, #0
 800aa6c:	d136      	bne.n	800aadc <HAL_TIM_IC_Start_DMA+0x224>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 800aa6e:	6822      	ldr	r2, [r4, #0]
 800aa70:	68d3      	ldr	r3, [r2, #12]
 800aa72:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800aa76:	60d3      	str	r3, [r2, #12]
  HAL_StatusTypeDef status = HAL_OK;
 800aa78:	4680      	mov	r8, r0
      break;
 800aa7a:	e7b0      	b.n	800a9de <HAL_TIM_IC_Start_DMA+0x126>
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMACaptureCplt;
 800aa7c:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800aa7e:	4a1a      	ldr	r2, [pc, #104]	@ (800aae8 <HAL_TIM_IC_Start_DMA+0x230>)
 800aa80:	629a      	str	r2, [r3, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 800aa82:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800aa84:	4a19      	ldr	r2, [pc, #100]	@ (800aaec <HAL_TIM_IC_Start_DMA+0x234>)
 800aa86:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 800aa88:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800aa8a:	4a19      	ldr	r2, [pc, #100]	@ (800aaf0 <HAL_TIM_IC_Start_DMA+0x238>)
 800aa8c:	631a      	str	r2, [r3, #48]	@ 0x30
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)&htim->Instance->CCR4, (uint32_t)pData,
 800aa8e:	6821      	ldr	r1, [r4, #0]
 800aa90:	463b      	mov	r3, r7
 800aa92:	462a      	mov	r2, r5
 800aa94:	3140      	adds	r1, #64	@ 0x40
 800aa96:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 800aa98:	f7f9 f935 	bl	8003d06 <HAL_DMA_Start_IT>
 800aa9c:	bb00      	cbnz	r0, 800aae0 <HAL_TIM_IC_Start_DMA+0x228>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 800aa9e:	6822      	ldr	r2, [r4, #0]
 800aaa0:	68d3      	ldr	r3, [r2, #12]
 800aaa2:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800aaa6:	60d3      	str	r3, [r2, #12]
  HAL_StatusTypeDef status = HAL_OK;
 800aaa8:	4680      	mov	r8, r0
      break;
 800aaaa:	e798      	b.n	800a9de <HAL_TIM_IC_Start_DMA+0x126>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800aaac:	689a      	ldr	r2, [r3, #8]
 800aaae:	f002 0207 	and.w	r2, r2, #7
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800aab2:	2a06      	cmp	r2, #6
 800aab4:	d016      	beq.n	800aae4 <HAL_TIM_IC_Start_DMA+0x22c>
      __HAL_TIM_ENABLE(htim);
 800aab6:	681a      	ldr	r2, [r3, #0]
 800aab8:	f042 0201 	orr.w	r2, r2, #1
 800aabc:	601a      	str	r2, [r3, #0]
  return status;
 800aabe:	4640      	mov	r0, r8
 800aac0:	e002      	b.n	800aac8 <HAL_TIM_IC_Start_DMA+0x210>
    return HAL_BUSY;
 800aac2:	4640      	mov	r0, r8
 800aac4:	e000      	b.n	800aac8 <HAL_TIM_IC_Start_DMA+0x210>
    return HAL_ERROR;
 800aac6:	2001      	movs	r0, #1
}
 800aac8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      return HAL_ERROR;
 800aacc:	4640      	mov	r0, r8
 800aace:	e7fb      	b.n	800aac8 <HAL_TIM_IC_Start_DMA+0x210>
 800aad0:	4640      	mov	r0, r8
 800aad2:	e7f9      	b.n	800aac8 <HAL_TIM_IC_Start_DMA+0x210>
        return HAL_ERROR;
 800aad4:	4640      	mov	r0, r8
 800aad6:	e7f7      	b.n	800aac8 <HAL_TIM_IC_Start_DMA+0x210>
        return HAL_ERROR;
 800aad8:	4640      	mov	r0, r8
 800aada:	e7f5      	b.n	800aac8 <HAL_TIM_IC_Start_DMA+0x210>
        return HAL_ERROR;
 800aadc:	4640      	mov	r0, r8
 800aade:	e7f3      	b.n	800aac8 <HAL_TIM_IC_Start_DMA+0x210>
        return HAL_ERROR;
 800aae0:	4640      	mov	r0, r8
 800aae2:	e7f1      	b.n	800aac8 <HAL_TIM_IC_Start_DMA+0x210>
  return status;
 800aae4:	4640      	mov	r0, r8
 800aae6:	e7ef      	b.n	800aac8 <HAL_TIM_IC_Start_DMA+0x210>
 800aae8:	0800883b 	.word	0x0800883b
 800aaec:	080088bd 	.word	0x080088bd
 800aaf0:	08008b31 	.word	0x08008b31
 800aaf4:	40012c00 	.word	0x40012c00

0800aaf8 <HAL_TIM_IC_Stop_DMA>:
{
 800aaf8:	b538      	push	{r3, r4, r5, lr}
 800aafa:	4604      	mov	r4, r0
 800aafc:	460d      	mov	r5, r1
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800aafe:	2200      	movs	r2, #0
 800ab00:	6800      	ldr	r0, [r0, #0]
 800ab02:	f7fe fda2 	bl	800964a <TIM_CCxChannelCmd>
  switch (Channel)
 800ab06:	2d0c      	cmp	r5, #12
 800ab08:	d864      	bhi.n	800abd4 <HAL_TIM_IC_Stop_DMA+0xdc>
 800ab0a:	e8df f005 	tbb	[pc, r5]
 800ab0e:	6307      	.short	0x6307
 800ab10:	63266363 	.word	0x63266363
 800ab14:	632f6363 	.word	0x632f6363
 800ab18:	6363      	.short	0x6363
 800ab1a:	38          	.byte	0x38
 800ab1b:	00          	.byte	0x00
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 800ab1c:	6822      	ldr	r2, [r4, #0]
 800ab1e:	68d3      	ldr	r3, [r2, #12]
 800ab20:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800ab24:	60d3      	str	r3, [r2, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 800ab26:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 800ab28:	f7f9 f94c 	bl	8003dc4 <HAL_DMA_Abort_IT>
    __HAL_TIM_DISABLE(htim);
 800ab2c:	6823      	ldr	r3, [r4, #0]
 800ab2e:	6a19      	ldr	r1, [r3, #32]
 800ab30:	f241 1211 	movw	r2, #4369	@ 0x1111
 800ab34:	4211      	tst	r1, r2
 800ab36:	d108      	bne.n	800ab4a <HAL_TIM_IC_Stop_DMA+0x52>
 800ab38:	6a19      	ldr	r1, [r3, #32]
 800ab3a:	f240 4244 	movw	r2, #1092	@ 0x444
 800ab3e:	4211      	tst	r1, r2
 800ab40:	d103      	bne.n	800ab4a <HAL_TIM_IC_Stop_DMA+0x52>
 800ab42:	681a      	ldr	r2, [r3, #0]
 800ab44:	f022 0201 	bic.w	r2, r2, #1
 800ab48:	601a      	str	r2, [r3, #0]
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800ab4a:	bb0d      	cbnz	r5, 800ab90 <HAL_TIM_IC_Stop_DMA+0x98>
 800ab4c:	2301      	movs	r3, #1
 800ab4e:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800ab52:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800ab56:	2000      	movs	r0, #0
 800ab58:	e03d      	b.n	800abd6 <HAL_TIM_IC_Stop_DMA+0xde>
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 800ab5a:	6822      	ldr	r2, [r4, #0]
 800ab5c:	68d3      	ldr	r3, [r2, #12]
 800ab5e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800ab62:	60d3      	str	r3, [r2, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 800ab64:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 800ab66:	f7f9 f92d 	bl	8003dc4 <HAL_DMA_Abort_IT>
  if (status == HAL_OK)
 800ab6a:	e7df      	b.n	800ab2c <HAL_TIM_IC_Stop_DMA+0x34>
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 800ab6c:	6822      	ldr	r2, [r4, #0]
 800ab6e:	68d3      	ldr	r3, [r2, #12]
 800ab70:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800ab74:	60d3      	str	r3, [r2, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 800ab76:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 800ab78:	f7f9 f924 	bl	8003dc4 <HAL_DMA_Abort_IT>
  if (status == HAL_OK)
 800ab7c:	e7d6      	b.n	800ab2c <HAL_TIM_IC_Stop_DMA+0x34>
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 800ab7e:	6822      	ldr	r2, [r4, #0]
 800ab80:	68d3      	ldr	r3, [r2, #12]
 800ab82:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800ab86:	60d3      	str	r3, [r2, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 800ab88:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 800ab8a:	f7f9 f91b 	bl	8003dc4 <HAL_DMA_Abort_IT>
  if (status == HAL_OK)
 800ab8e:	e7cd      	b.n	800ab2c <HAL_TIM_IC_Stop_DMA+0x34>
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800ab90:	2d04      	cmp	r5, #4
 800ab92:	d00d      	beq.n	800abb0 <HAL_TIM_IC_Stop_DMA+0xb8>
 800ab94:	2d08      	cmp	r5, #8
 800ab96:	d00f      	beq.n	800abb8 <HAL_TIM_IC_Stop_DMA+0xc0>
 800ab98:	2301      	movs	r3, #1
 800ab9a:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800ab9e:	2d04      	cmp	r5, #4
 800aba0:	d00e      	beq.n	800abc0 <HAL_TIM_IC_Stop_DMA+0xc8>
 800aba2:	2d08      	cmp	r5, #8
 800aba4:	d011      	beq.n	800abca <HAL_TIM_IC_Stop_DMA+0xd2>
 800aba6:	2301      	movs	r3, #1
 800aba8:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 800abac:	2000      	movs	r0, #0
 800abae:	e012      	b.n	800abd6 <HAL_TIM_IC_Stop_DMA+0xde>
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800abb0:	2301      	movs	r3, #1
 800abb2:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800abb6:	e7f2      	b.n	800ab9e <HAL_TIM_IC_Stop_DMA+0xa6>
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800abb8:	2301      	movs	r3, #1
 800abba:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800abbe:	e7ee      	b.n	800ab9e <HAL_TIM_IC_Stop_DMA+0xa6>
 800abc0:	2301      	movs	r3, #1
 800abc2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800abc6:	2000      	movs	r0, #0
 800abc8:	e005      	b.n	800abd6 <HAL_TIM_IC_Stop_DMA+0xde>
 800abca:	2301      	movs	r3, #1
 800abcc:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 800abd0:	2000      	movs	r0, #0
 800abd2:	e000      	b.n	800abd6 <HAL_TIM_IC_Stop_DMA+0xde>
  switch (Channel)
 800abd4:	2001      	movs	r0, #1
}
 800abd6:	bd38      	pop	{r3, r4, r5, pc}

0800abd8 <HAL_TIM_OnePulse_Start>:
{
 800abd8:	b510      	push	{r4, lr}
 800abda:	4604      	mov	r4, r0
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800abdc:	f890 003e 	ldrb.w	r0, [r0, #62]	@ 0x3e
 800abe0:	b2c0      	uxtb	r0, r0
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800abe2:	f894 303f 	ldrb.w	r3, [r4, #63]	@ 0x3f
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800abe6:	f894 2042 	ldrb.w	r2, [r4, #66]	@ 0x42
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800abea:	f894 1043 	ldrb.w	r1, [r4, #67]	@ 0x43
  if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800abee:	2801      	cmp	r0, #1
 800abf0:	d12c      	bne.n	800ac4c <HAL_TIM_OnePulse_Start+0x74>
 800abf2:	b2db      	uxtb	r3, r3
 800abf4:	b2d2      	uxtb	r2, r2
 800abf6:	b2c9      	uxtb	r1, r1
      || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800abf8:	2b01      	cmp	r3, #1
 800abfa:	d128      	bne.n	800ac4e <HAL_TIM_OnePulse_Start+0x76>
      || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800abfc:	2a01      	cmp	r2, #1
 800abfe:	d127      	bne.n	800ac50 <HAL_TIM_OnePulse_Start+0x78>
      || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800ac00:	2901      	cmp	r1, #1
 800ac02:	d001      	beq.n	800ac08 <HAL_TIM_OnePulse_Start+0x30>
    return HAL_ERROR;
 800ac04:	4610      	mov	r0, r2
 800ac06:	e022      	b.n	800ac4e <HAL_TIM_OnePulse_Start+0x76>
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800ac08:	2302      	movs	r3, #2
 800ac0a:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800ac0e:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800ac12:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800ac16:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800ac1a:	2100      	movs	r1, #0
 800ac1c:	6820      	ldr	r0, [r4, #0]
 800ac1e:	f7fe fd14 	bl	800964a <TIM_CCxChannelCmd>
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800ac22:	2201      	movs	r2, #1
 800ac24:	2104      	movs	r1, #4
 800ac26:	6820      	ldr	r0, [r4, #0]
 800ac28:	f7fe fd0f 	bl	800964a <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800ac2c:	6823      	ldr	r3, [r4, #0]
 800ac2e:	4a09      	ldr	r2, [pc, #36]	@ (800ac54 <HAL_TIM_OnePulse_Start+0x7c>)
 800ac30:	4293      	cmp	r3, r2
 800ac32:	d005      	beq.n	800ac40 <HAL_TIM_OnePulse_Start+0x68>
 800ac34:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800ac38:	4293      	cmp	r3, r2
 800ac3a:	d001      	beq.n	800ac40 <HAL_TIM_OnePulse_Start+0x68>
  return HAL_OK;
 800ac3c:	2000      	movs	r0, #0
 800ac3e:	e006      	b.n	800ac4e <HAL_TIM_OnePulse_Start+0x76>
    __HAL_TIM_MOE_ENABLE(htim);
 800ac40:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800ac42:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800ac46:	645a      	str	r2, [r3, #68]	@ 0x44
  return HAL_OK;
 800ac48:	2000      	movs	r0, #0
 800ac4a:	e000      	b.n	800ac4e <HAL_TIM_OnePulse_Start+0x76>
    return HAL_ERROR;
 800ac4c:	2001      	movs	r0, #1
}
 800ac4e:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 800ac50:	4618      	mov	r0, r3
 800ac52:	e7fc      	b.n	800ac4e <HAL_TIM_OnePulse_Start+0x76>
 800ac54:	40012c00 	.word	0x40012c00

0800ac58 <HAL_TIM_OnePulse_Stop>:
{
 800ac58:	b510      	push	{r4, lr}
 800ac5a:	4604      	mov	r4, r0
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 800ac5c:	2200      	movs	r2, #0
 800ac5e:	4611      	mov	r1, r2
 800ac60:	6800      	ldr	r0, [r0, #0]
 800ac62:	f7fe fcf2 	bl	800964a <TIM_CCxChannelCmd>
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
 800ac66:	2200      	movs	r2, #0
 800ac68:	2104      	movs	r1, #4
 800ac6a:	6820      	ldr	r0, [r4, #0]
 800ac6c:	f7fe fced 	bl	800964a <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800ac70:	6823      	ldr	r3, [r4, #0]
 800ac72:	4a18      	ldr	r2, [pc, #96]	@ (800acd4 <HAL_TIM_OnePulse_Stop+0x7c>)
 800ac74:	4293      	cmp	r3, r2
 800ac76:	d01d      	beq.n	800acb4 <HAL_TIM_OnePulse_Stop+0x5c>
 800ac78:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800ac7c:	4293      	cmp	r3, r2
 800ac7e:	d019      	beq.n	800acb4 <HAL_TIM_OnePulse_Stop+0x5c>
  __HAL_TIM_DISABLE(htim);
 800ac80:	6823      	ldr	r3, [r4, #0]
 800ac82:	6a19      	ldr	r1, [r3, #32]
 800ac84:	f241 1211 	movw	r2, #4369	@ 0x1111
 800ac88:	4211      	tst	r1, r2
 800ac8a:	d108      	bne.n	800ac9e <HAL_TIM_OnePulse_Stop+0x46>
 800ac8c:	6a19      	ldr	r1, [r3, #32]
 800ac8e:	f240 4244 	movw	r2, #1092	@ 0x444
 800ac92:	4211      	tst	r1, r2
 800ac94:	d103      	bne.n	800ac9e <HAL_TIM_OnePulse_Stop+0x46>
 800ac96:	681a      	ldr	r2, [r3, #0]
 800ac98:	f022 0201 	bic.w	r2, r2, #1
 800ac9c:	601a      	str	r2, [r3, #0]
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800ac9e:	2301      	movs	r3, #1
 800aca0:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800aca4:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800aca8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800acac:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
}
 800acb0:	2000      	movs	r0, #0
 800acb2:	bd10      	pop	{r4, pc}
    __HAL_TIM_MOE_DISABLE(htim);
 800acb4:	6a19      	ldr	r1, [r3, #32]
 800acb6:	f241 1211 	movw	r2, #4369	@ 0x1111
 800acba:	4211      	tst	r1, r2
 800acbc:	d1e0      	bne.n	800ac80 <HAL_TIM_OnePulse_Stop+0x28>
 800acbe:	6a19      	ldr	r1, [r3, #32]
 800acc0:	f240 4244 	movw	r2, #1092	@ 0x444
 800acc4:	4211      	tst	r1, r2
 800acc6:	d1db      	bne.n	800ac80 <HAL_TIM_OnePulse_Stop+0x28>
 800acc8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800acca:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800acce:	645a      	str	r2, [r3, #68]	@ 0x44
 800acd0:	e7d6      	b.n	800ac80 <HAL_TIM_OnePulse_Stop+0x28>
 800acd2:	bf00      	nop
 800acd4:	40012c00 	.word	0x40012c00

0800acd8 <HAL_TIM_OnePulse_Start_IT>:
{
 800acd8:	b510      	push	{r4, lr}
 800acda:	4604      	mov	r4, r0
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800acdc:	f890 003e 	ldrb.w	r0, [r0, #62]	@ 0x3e
 800ace0:	b2c0      	uxtb	r0, r0
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800ace2:	f894 303f 	ldrb.w	r3, [r4, #63]	@ 0x3f
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800ace6:	f894 2042 	ldrb.w	r2, [r4, #66]	@ 0x42
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800acea:	f894 1043 	ldrb.w	r1, [r4, #67]	@ 0x43
  if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800acee:	2801      	cmp	r0, #1
 800acf0:	d137      	bne.n	800ad62 <HAL_TIM_OnePulse_Start_IT+0x8a>
 800acf2:	b2db      	uxtb	r3, r3
 800acf4:	b2d2      	uxtb	r2, r2
 800acf6:	b2c9      	uxtb	r1, r1
      || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800acf8:	2b01      	cmp	r3, #1
 800acfa:	d133      	bne.n	800ad64 <HAL_TIM_OnePulse_Start_IT+0x8c>
      || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800acfc:	2a01      	cmp	r2, #1
 800acfe:	d132      	bne.n	800ad66 <HAL_TIM_OnePulse_Start_IT+0x8e>
      || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800ad00:	2901      	cmp	r1, #1
 800ad02:	d001      	beq.n	800ad08 <HAL_TIM_OnePulse_Start_IT+0x30>
    return HAL_ERROR;
 800ad04:	4610      	mov	r0, r2
 800ad06:	e02d      	b.n	800ad64 <HAL_TIM_OnePulse_Start_IT+0x8c>
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800ad08:	2302      	movs	r3, #2
 800ad0a:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800ad0e:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800ad12:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800ad16:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800ad1a:	6822      	ldr	r2, [r4, #0]
 800ad1c:	68d3      	ldr	r3, [r2, #12]
 800ad1e:	f043 0302 	orr.w	r3, r3, #2
 800ad22:	60d3      	str	r3, [r2, #12]
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800ad24:	6822      	ldr	r2, [r4, #0]
 800ad26:	68d3      	ldr	r3, [r2, #12]
 800ad28:	f043 0304 	orr.w	r3, r3, #4
 800ad2c:	60d3      	str	r3, [r2, #12]
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800ad2e:	2201      	movs	r2, #1
 800ad30:	2100      	movs	r1, #0
 800ad32:	6820      	ldr	r0, [r4, #0]
 800ad34:	f7fe fc89 	bl	800964a <TIM_CCxChannelCmd>
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800ad38:	2201      	movs	r2, #1
 800ad3a:	2104      	movs	r1, #4
 800ad3c:	6820      	ldr	r0, [r4, #0]
 800ad3e:	f7fe fc84 	bl	800964a <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800ad42:	6823      	ldr	r3, [r4, #0]
 800ad44:	4a09      	ldr	r2, [pc, #36]	@ (800ad6c <HAL_TIM_OnePulse_Start_IT+0x94>)
 800ad46:	4293      	cmp	r3, r2
 800ad48:	d005      	beq.n	800ad56 <HAL_TIM_OnePulse_Start_IT+0x7e>
 800ad4a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800ad4e:	4293      	cmp	r3, r2
 800ad50:	d001      	beq.n	800ad56 <HAL_TIM_OnePulse_Start_IT+0x7e>
  return HAL_OK;
 800ad52:	2000      	movs	r0, #0
 800ad54:	e006      	b.n	800ad64 <HAL_TIM_OnePulse_Start_IT+0x8c>
    __HAL_TIM_MOE_ENABLE(htim);
 800ad56:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800ad58:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800ad5c:	645a      	str	r2, [r3, #68]	@ 0x44
  return HAL_OK;
 800ad5e:	2000      	movs	r0, #0
 800ad60:	e000      	b.n	800ad64 <HAL_TIM_OnePulse_Start_IT+0x8c>
    return HAL_ERROR;
 800ad62:	2001      	movs	r0, #1
}
 800ad64:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 800ad66:	4618      	mov	r0, r3
 800ad68:	e7fc      	b.n	800ad64 <HAL_TIM_OnePulse_Start_IT+0x8c>
 800ad6a:	bf00      	nop
 800ad6c:	40012c00 	.word	0x40012c00

0800ad70 <HAL_TIM_OnePulse_Stop_IT>:
{
 800ad70:	b510      	push	{r4, lr}
 800ad72:	4604      	mov	r4, r0
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 800ad74:	6802      	ldr	r2, [r0, #0]
 800ad76:	68d3      	ldr	r3, [r2, #12]
 800ad78:	f023 0302 	bic.w	r3, r3, #2
 800ad7c:	60d3      	str	r3, [r2, #12]
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 800ad7e:	6802      	ldr	r2, [r0, #0]
 800ad80:	68d3      	ldr	r3, [r2, #12]
 800ad82:	f023 0304 	bic.w	r3, r3, #4
 800ad86:	60d3      	str	r3, [r2, #12]
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 800ad88:	2200      	movs	r2, #0
 800ad8a:	4611      	mov	r1, r2
 800ad8c:	6800      	ldr	r0, [r0, #0]
 800ad8e:	f7fe fc5c 	bl	800964a <TIM_CCxChannelCmd>
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
 800ad92:	2200      	movs	r2, #0
 800ad94:	2104      	movs	r1, #4
 800ad96:	6820      	ldr	r0, [r4, #0]
 800ad98:	f7fe fc57 	bl	800964a <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800ad9c:	6823      	ldr	r3, [r4, #0]
 800ad9e:	4a18      	ldr	r2, [pc, #96]	@ (800ae00 <HAL_TIM_OnePulse_Stop_IT+0x90>)
 800ada0:	4293      	cmp	r3, r2
 800ada2:	d01d      	beq.n	800ade0 <HAL_TIM_OnePulse_Stop_IT+0x70>
 800ada4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800ada8:	4293      	cmp	r3, r2
 800adaa:	d019      	beq.n	800ade0 <HAL_TIM_OnePulse_Stop_IT+0x70>
  __HAL_TIM_DISABLE(htim);
 800adac:	6823      	ldr	r3, [r4, #0]
 800adae:	6a19      	ldr	r1, [r3, #32]
 800adb0:	f241 1211 	movw	r2, #4369	@ 0x1111
 800adb4:	4211      	tst	r1, r2
 800adb6:	d108      	bne.n	800adca <HAL_TIM_OnePulse_Stop_IT+0x5a>
 800adb8:	6a19      	ldr	r1, [r3, #32]
 800adba:	f240 4244 	movw	r2, #1092	@ 0x444
 800adbe:	4211      	tst	r1, r2
 800adc0:	d103      	bne.n	800adca <HAL_TIM_OnePulse_Stop_IT+0x5a>
 800adc2:	681a      	ldr	r2, [r3, #0]
 800adc4:	f022 0201 	bic.w	r2, r2, #1
 800adc8:	601a      	str	r2, [r3, #0]
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800adca:	2301      	movs	r3, #1
 800adcc:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800add0:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800add4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800add8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
}
 800addc:	2000      	movs	r0, #0
 800adde:	bd10      	pop	{r4, pc}
    __HAL_TIM_MOE_DISABLE(htim);
 800ade0:	6a19      	ldr	r1, [r3, #32]
 800ade2:	f241 1211 	movw	r2, #4369	@ 0x1111
 800ade6:	4211      	tst	r1, r2
 800ade8:	d1e0      	bne.n	800adac <HAL_TIM_OnePulse_Stop_IT+0x3c>
 800adea:	6a19      	ldr	r1, [r3, #32]
 800adec:	f240 4244 	movw	r2, #1092	@ 0x444
 800adf0:	4211      	tst	r1, r2
 800adf2:	d1db      	bne.n	800adac <HAL_TIM_OnePulse_Stop_IT+0x3c>
 800adf4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800adf6:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800adfa:	645a      	str	r2, [r3, #68]	@ 0x44
 800adfc:	e7d6      	b.n	800adac <HAL_TIM_OnePulse_Stop_IT+0x3c>
 800adfe:	bf00      	nop
 800ae00:	40012c00 	.word	0x40012c00

0800ae04 <HAL_TIM_Encoder_Start>:
{
 800ae04:	b538      	push	{r3, r4, r5, lr}
 800ae06:	4604      	mov	r4, r0
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800ae08:	f890 003e 	ldrb.w	r0, [r0, #62]	@ 0x3e
 800ae0c:	b2c0      	uxtb	r0, r0
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800ae0e:	f894 303f 	ldrb.w	r3, [r4, #63]	@ 0x3f
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800ae12:	f894 2042 	ldrb.w	r2, [r4, #66]	@ 0x42
 800ae16:	b2d2      	uxtb	r2, r2
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800ae18:	f894 c043 	ldrb.w	ip, [r4, #67]	@ 0x43
  if (Channel == TIM_CHANNEL_1)
 800ae1c:	460d      	mov	r5, r1
 800ae1e:	b9b1      	cbnz	r1, 800ae4e <HAL_TIM_Encoder_Start+0x4a>
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800ae20:	2801      	cmp	r0, #1
 800ae22:	d149      	bne.n	800aeb8 <HAL_TIM_Encoder_Start+0xb4>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800ae24:	2a01      	cmp	r2, #1
 800ae26:	d148      	bne.n	800aeba <HAL_TIM_Encoder_Start+0xb6>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800ae28:	2302      	movs	r3, #2
 800ae2a:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800ae2e:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
  switch (Channel)
 800ae32:	b37d      	cbz	r5, 800ae94 <HAL_TIM_Encoder_Start+0x90>
 800ae34:	2d04      	cmp	r5, #4
 800ae36:	d039      	beq.n	800aeac <HAL_TIM_Encoder_Start+0xa8>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800ae38:	2201      	movs	r2, #1
 800ae3a:	2100      	movs	r1, #0
 800ae3c:	6820      	ldr	r0, [r4, #0]
 800ae3e:	f7fe fc04 	bl	800964a <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800ae42:	2201      	movs	r2, #1
 800ae44:	2104      	movs	r1, #4
 800ae46:	6820      	ldr	r0, [r4, #0]
 800ae48:	f7fe fbff 	bl	800964a <TIM_CCxChannelCmd>
      break;
 800ae4c:	e027      	b.n	800ae9e <HAL_TIM_Encoder_Start+0x9a>
 800ae4e:	b2db      	uxtb	r3, r3
 800ae50:	fa5f fc8c 	uxtb.w	ip, ip
  else if (Channel == TIM_CHANNEL_2)
 800ae54:	2904      	cmp	r1, #4
 800ae56:	d012      	beq.n	800ae7e <HAL_TIM_Encoder_Start+0x7a>
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800ae58:	2801      	cmp	r0, #1
 800ae5a:	d133      	bne.n	800aec4 <HAL_TIM_Encoder_Start+0xc0>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800ae5c:	2b01      	cmp	r3, #1
 800ae5e:	d12c      	bne.n	800aeba <HAL_TIM_Encoder_Start+0xb6>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800ae60:	2a01      	cmp	r2, #1
 800ae62:	d131      	bne.n	800aec8 <HAL_TIM_Encoder_Start+0xc4>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800ae64:	f1bc 0f01 	cmp.w	ip, #1
 800ae68:	d130      	bne.n	800aecc <HAL_TIM_Encoder_Start+0xc8>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800ae6a:	2302      	movs	r3, #2
 800ae6c:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800ae70:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800ae74:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800ae78:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ae7c:	e7d9      	b.n	800ae32 <HAL_TIM_Encoder_Start+0x2e>
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800ae7e:	2b01      	cmp	r3, #1
 800ae80:	d11c      	bne.n	800aebc <HAL_TIM_Encoder_Start+0xb8>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800ae82:	f1bc 0f01 	cmp.w	ip, #1
 800ae86:	d11b      	bne.n	800aec0 <HAL_TIM_Encoder_Start+0xbc>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800ae88:	2302      	movs	r3, #2
 800ae8a:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800ae8e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ae92:	e7ce      	b.n	800ae32 <HAL_TIM_Encoder_Start+0x2e>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800ae94:	2201      	movs	r2, #1
 800ae96:	2100      	movs	r1, #0
 800ae98:	6820      	ldr	r0, [r4, #0]
 800ae9a:	f7fe fbd6 	bl	800964a <TIM_CCxChannelCmd>
  __HAL_TIM_ENABLE(htim);
 800ae9e:	6822      	ldr	r2, [r4, #0]
 800aea0:	6813      	ldr	r3, [r2, #0]
 800aea2:	f043 0301 	orr.w	r3, r3, #1
 800aea6:	6013      	str	r3, [r2, #0]
  return HAL_OK;
 800aea8:	2000      	movs	r0, #0
 800aeaa:	e006      	b.n	800aeba <HAL_TIM_Encoder_Start+0xb6>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800aeac:	2201      	movs	r2, #1
 800aeae:	2104      	movs	r1, #4
 800aeb0:	6820      	ldr	r0, [r4, #0]
 800aeb2:	f7fe fbca 	bl	800964a <TIM_CCxChannelCmd>
      break;
 800aeb6:	e7f2      	b.n	800ae9e <HAL_TIM_Encoder_Start+0x9a>
      return HAL_ERROR;
 800aeb8:	2001      	movs	r0, #1
}
 800aeba:	bd38      	pop	{r3, r4, r5, pc}
      return HAL_ERROR;
 800aebc:	2001      	movs	r0, #1
 800aebe:	e7fc      	b.n	800aeba <HAL_TIM_Encoder_Start+0xb6>
 800aec0:	4618      	mov	r0, r3
 800aec2:	e7fa      	b.n	800aeba <HAL_TIM_Encoder_Start+0xb6>
      return HAL_ERROR;
 800aec4:	2001      	movs	r0, #1
 800aec6:	e7f8      	b.n	800aeba <HAL_TIM_Encoder_Start+0xb6>
 800aec8:	4618      	mov	r0, r3
 800aeca:	e7f6      	b.n	800aeba <HAL_TIM_Encoder_Start+0xb6>
 800aecc:	4610      	mov	r0, r2
 800aece:	e7f4      	b.n	800aeba <HAL_TIM_Encoder_Start+0xb6>

0800aed0 <HAL_TIM_Encoder_Stop>:
{
 800aed0:	b538      	push	{r3, r4, r5, lr}
 800aed2:	4604      	mov	r4, r0
  switch (Channel)
 800aed4:	460d      	mov	r5, r1
 800aed6:	b161      	cbz	r1, 800aef2 <HAL_TIM_Encoder_Stop+0x22>
 800aed8:	2904      	cmp	r1, #4
 800aeda:	d02b      	beq.n	800af34 <HAL_TIM_Encoder_Stop+0x64>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 800aedc:	2200      	movs	r2, #0
 800aede:	4611      	mov	r1, r2
 800aee0:	6800      	ldr	r0, [r0, #0]
 800aee2:	f7fe fbb2 	bl	800964a <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
 800aee6:	2200      	movs	r2, #0
 800aee8:	2104      	movs	r1, #4
 800aeea:	6820      	ldr	r0, [r4, #0]
 800aeec:	f7fe fbad 	bl	800964a <TIM_CCxChannelCmd>
      break;
 800aef0:	e004      	b.n	800aefc <HAL_TIM_Encoder_Stop+0x2c>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 800aef2:	2200      	movs	r2, #0
 800aef4:	4611      	mov	r1, r2
 800aef6:	6800      	ldr	r0, [r0, #0]
 800aef8:	f7fe fba7 	bl	800964a <TIM_CCxChannelCmd>
  __HAL_TIM_DISABLE(htim);
 800aefc:	6823      	ldr	r3, [r4, #0]
 800aefe:	6a19      	ldr	r1, [r3, #32]
 800af00:	f241 1211 	movw	r2, #4369	@ 0x1111
 800af04:	4211      	tst	r1, r2
 800af06:	d108      	bne.n	800af1a <HAL_TIM_Encoder_Stop+0x4a>
 800af08:	6a19      	ldr	r1, [r3, #32]
 800af0a:	f240 4244 	movw	r2, #1092	@ 0x444
 800af0e:	4211      	tst	r1, r2
 800af10:	d103      	bne.n	800af1a <HAL_TIM_Encoder_Stop+0x4a>
 800af12:	681a      	ldr	r2, [r3, #0]
 800af14:	f022 0201 	bic.w	r2, r2, #1
 800af18:	601a      	str	r2, [r3, #0]
  if ((Channel == TIM_CHANNEL_1) || (Channel == TIM_CHANNEL_2))
 800af1a:	b18d      	cbz	r5, 800af40 <HAL_TIM_Encoder_Stop+0x70>
 800af1c:	2d04      	cmp	r5, #4
 800af1e:	d016      	beq.n	800af4e <HAL_TIM_Encoder_Stop+0x7e>
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800af20:	2301      	movs	r3, #1
 800af22:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800af26:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
    TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800af2a:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
    TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800af2e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800af32:	e00a      	b.n	800af4a <HAL_TIM_Encoder_Stop+0x7a>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
 800af34:	2200      	movs	r2, #0
 800af36:	2104      	movs	r1, #4
 800af38:	6800      	ldr	r0, [r0, #0]
 800af3a:	f7fe fb86 	bl	800964a <TIM_CCxChannelCmd>
      break;
 800af3e:	e7dd      	b.n	800aefc <HAL_TIM_Encoder_Stop+0x2c>
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800af40:	2301      	movs	r3, #1
 800af42:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800af46:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
}
 800af4a:	2000      	movs	r0, #0
 800af4c:	bd38      	pop	{r3, r4, r5, pc}
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800af4e:	2301      	movs	r3, #1
 800af50:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800af54:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800af58:	e7f7      	b.n	800af4a <HAL_TIM_Encoder_Stop+0x7a>

0800af5a <HAL_TIM_Encoder_Start_IT>:
{
 800af5a:	b538      	push	{r3, r4, r5, lr}
 800af5c:	4604      	mov	r4, r0
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800af5e:	f890 003e 	ldrb.w	r0, [r0, #62]	@ 0x3e
 800af62:	b2c0      	uxtb	r0, r0
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800af64:	f894 303f 	ldrb.w	r3, [r4, #63]	@ 0x3f
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800af68:	f894 2042 	ldrb.w	r2, [r4, #66]	@ 0x42
 800af6c:	b2d2      	uxtb	r2, r2
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800af6e:	f894 c043 	ldrb.w	ip, [r4, #67]	@ 0x43
  if (Channel == TIM_CHANNEL_1)
 800af72:	460d      	mov	r5, r1
 800af74:	bb09      	cbnz	r1, 800afba <HAL_TIM_Encoder_Start_IT+0x60>
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800af76:	2801      	cmp	r0, #1
 800af78:	d15e      	bne.n	800b038 <HAL_TIM_Encoder_Start_IT+0xde>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800af7a:	2a01      	cmp	r2, #1
 800af7c:	d15d      	bne.n	800b03a <HAL_TIM_Encoder_Start_IT+0xe0>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800af7e:	2302      	movs	r3, #2
 800af80:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800af84:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
  switch (Channel)
 800af88:	2d00      	cmp	r5, #0
 800af8a:	d039      	beq.n	800b000 <HAL_TIM_Encoder_Start_IT+0xa6>
 800af8c:	2d04      	cmp	r5, #4
 800af8e:	d048      	beq.n	800b022 <HAL_TIM_Encoder_Start_IT+0xc8>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800af90:	2201      	movs	r2, #1
 800af92:	2100      	movs	r1, #0
 800af94:	6820      	ldr	r0, [r4, #0]
 800af96:	f7fe fb58 	bl	800964a <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800af9a:	2201      	movs	r2, #1
 800af9c:	2104      	movs	r1, #4
 800af9e:	6820      	ldr	r0, [r4, #0]
 800afa0:	f7fe fb53 	bl	800964a <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800afa4:	6822      	ldr	r2, [r4, #0]
 800afa6:	68d3      	ldr	r3, [r2, #12]
 800afa8:	f043 0302 	orr.w	r3, r3, #2
 800afac:	60d3      	str	r3, [r2, #12]
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800afae:	6822      	ldr	r2, [r4, #0]
 800afb0:	68d3      	ldr	r3, [r2, #12]
 800afb2:	f043 0304 	orr.w	r3, r3, #4
 800afb6:	60d3      	str	r3, [r2, #12]
      break;
 800afb8:	e02c      	b.n	800b014 <HAL_TIM_Encoder_Start_IT+0xba>
 800afba:	b2db      	uxtb	r3, r3
 800afbc:	fa5f fc8c 	uxtb.w	ip, ip
  else if (Channel == TIM_CHANNEL_2)
 800afc0:	2904      	cmp	r1, #4
 800afc2:	d012      	beq.n	800afea <HAL_TIM_Encoder_Start_IT+0x90>
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800afc4:	2801      	cmp	r0, #1
 800afc6:	d13d      	bne.n	800b044 <HAL_TIM_Encoder_Start_IT+0xea>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800afc8:	2b01      	cmp	r3, #1
 800afca:	d136      	bne.n	800b03a <HAL_TIM_Encoder_Start_IT+0xe0>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800afcc:	2a01      	cmp	r2, #1
 800afce:	d13b      	bne.n	800b048 <HAL_TIM_Encoder_Start_IT+0xee>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800afd0:	f1bc 0f01 	cmp.w	ip, #1
 800afd4:	d13a      	bne.n	800b04c <HAL_TIM_Encoder_Start_IT+0xf2>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800afd6:	2302      	movs	r3, #2
 800afd8:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800afdc:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800afe0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800afe4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800afe8:	e7ce      	b.n	800af88 <HAL_TIM_Encoder_Start_IT+0x2e>
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800afea:	2b01      	cmp	r3, #1
 800afec:	d126      	bne.n	800b03c <HAL_TIM_Encoder_Start_IT+0xe2>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800afee:	f1bc 0f01 	cmp.w	ip, #1
 800aff2:	d125      	bne.n	800b040 <HAL_TIM_Encoder_Start_IT+0xe6>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800aff4:	2302      	movs	r3, #2
 800aff6:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800affa:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800affe:	e7c3      	b.n	800af88 <HAL_TIM_Encoder_Start_IT+0x2e>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800b000:	2201      	movs	r2, #1
 800b002:	2100      	movs	r1, #0
 800b004:	6820      	ldr	r0, [r4, #0]
 800b006:	f7fe fb20 	bl	800964a <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800b00a:	6822      	ldr	r2, [r4, #0]
 800b00c:	68d3      	ldr	r3, [r2, #12]
 800b00e:	f043 0302 	orr.w	r3, r3, #2
 800b012:	60d3      	str	r3, [r2, #12]
  __HAL_TIM_ENABLE(htim);
 800b014:	6822      	ldr	r2, [r4, #0]
 800b016:	6813      	ldr	r3, [r2, #0]
 800b018:	f043 0301 	orr.w	r3, r3, #1
 800b01c:	6013      	str	r3, [r2, #0]
  return HAL_OK;
 800b01e:	2000      	movs	r0, #0
 800b020:	e00b      	b.n	800b03a <HAL_TIM_Encoder_Start_IT+0xe0>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800b022:	2201      	movs	r2, #1
 800b024:	2104      	movs	r1, #4
 800b026:	6820      	ldr	r0, [r4, #0]
 800b028:	f7fe fb0f 	bl	800964a <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800b02c:	6822      	ldr	r2, [r4, #0]
 800b02e:	68d3      	ldr	r3, [r2, #12]
 800b030:	f043 0304 	orr.w	r3, r3, #4
 800b034:	60d3      	str	r3, [r2, #12]
      break;
 800b036:	e7ed      	b.n	800b014 <HAL_TIM_Encoder_Start_IT+0xba>
      return HAL_ERROR;
 800b038:	2001      	movs	r0, #1
}
 800b03a:	bd38      	pop	{r3, r4, r5, pc}
      return HAL_ERROR;
 800b03c:	2001      	movs	r0, #1
 800b03e:	e7fc      	b.n	800b03a <HAL_TIM_Encoder_Start_IT+0xe0>
 800b040:	4618      	mov	r0, r3
 800b042:	e7fa      	b.n	800b03a <HAL_TIM_Encoder_Start_IT+0xe0>
      return HAL_ERROR;
 800b044:	2001      	movs	r0, #1
 800b046:	e7f8      	b.n	800b03a <HAL_TIM_Encoder_Start_IT+0xe0>
 800b048:	4618      	mov	r0, r3
 800b04a:	e7f6      	b.n	800b03a <HAL_TIM_Encoder_Start_IT+0xe0>
 800b04c:	4610      	mov	r0, r2
 800b04e:	e7f4      	b.n	800b03a <HAL_TIM_Encoder_Start_IT+0xe0>

0800b050 <HAL_TIM_Encoder_Stop_IT>:
{
 800b050:	b538      	push	{r3, r4, r5, lr}
 800b052:	4604      	mov	r4, r0
  if (Channel == TIM_CHANNEL_1)
 800b054:	460d      	mov	r5, r1
 800b056:	2900      	cmp	r1, #0
 800b058:	d031      	beq.n	800b0be <HAL_TIM_Encoder_Stop_IT+0x6e>
  else if (Channel == TIM_CHANNEL_2)
 800b05a:	2904      	cmp	r1, #4
 800b05c:	d03a      	beq.n	800b0d4 <HAL_TIM_Encoder_Stop_IT+0x84>
    TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 800b05e:	2200      	movs	r2, #0
 800b060:	4611      	mov	r1, r2
 800b062:	6800      	ldr	r0, [r0, #0]
 800b064:	f7fe faf1 	bl	800964a <TIM_CCxChannelCmd>
    TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
 800b068:	2200      	movs	r2, #0
 800b06a:	2104      	movs	r1, #4
 800b06c:	6820      	ldr	r0, [r4, #0]
 800b06e:	f7fe faec 	bl	800964a <TIM_CCxChannelCmd>
    __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 800b072:	6822      	ldr	r2, [r4, #0]
 800b074:	68d3      	ldr	r3, [r2, #12]
 800b076:	f023 0302 	bic.w	r3, r3, #2
 800b07a:	60d3      	str	r3, [r2, #12]
    __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 800b07c:	6822      	ldr	r2, [r4, #0]
 800b07e:	68d3      	ldr	r3, [r2, #12]
 800b080:	f023 0304 	bic.w	r3, r3, #4
 800b084:	60d3      	str	r3, [r2, #12]
  __HAL_TIM_DISABLE(htim);
 800b086:	6823      	ldr	r3, [r4, #0]
 800b088:	6a19      	ldr	r1, [r3, #32]
 800b08a:	f241 1211 	movw	r2, #4369	@ 0x1111
 800b08e:	4211      	tst	r1, r2
 800b090:	d108      	bne.n	800b0a4 <HAL_TIM_Encoder_Stop_IT+0x54>
 800b092:	6a19      	ldr	r1, [r3, #32]
 800b094:	f240 4244 	movw	r2, #1092	@ 0x444
 800b098:	4211      	tst	r1, r2
 800b09a:	d103      	bne.n	800b0a4 <HAL_TIM_Encoder_Stop_IT+0x54>
 800b09c:	681a      	ldr	r2, [r3, #0]
 800b09e:	f022 0201 	bic.w	r2, r2, #1
 800b0a2:	601a      	str	r2, [r3, #0]
  if ((Channel == TIM_CHANNEL_1) || (Channel == TIM_CHANNEL_2))
 800b0a4:	b30d      	cbz	r5, 800b0ea <HAL_TIM_Encoder_Stop_IT+0x9a>
 800b0a6:	2d04      	cmp	r5, #4
 800b0a8:	d026      	beq.n	800b0f8 <HAL_TIM_Encoder_Stop_IT+0xa8>
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800b0aa:	2301      	movs	r3, #1
 800b0ac:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800b0b0:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
    TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800b0b4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
    TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800b0b8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b0bc:	e01a      	b.n	800b0f4 <HAL_TIM_Encoder_Stop_IT+0xa4>
    TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 800b0be:	2200      	movs	r2, #0
 800b0c0:	4611      	mov	r1, r2
 800b0c2:	6800      	ldr	r0, [r0, #0]
 800b0c4:	f7fe fac1 	bl	800964a <TIM_CCxChannelCmd>
    __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 800b0c8:	6822      	ldr	r2, [r4, #0]
 800b0ca:	68d3      	ldr	r3, [r2, #12]
 800b0cc:	f023 0302 	bic.w	r3, r3, #2
 800b0d0:	60d3      	str	r3, [r2, #12]
 800b0d2:	e7d8      	b.n	800b086 <HAL_TIM_Encoder_Stop_IT+0x36>
    TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
 800b0d4:	2200      	movs	r2, #0
 800b0d6:	2104      	movs	r1, #4
 800b0d8:	6800      	ldr	r0, [r0, #0]
 800b0da:	f7fe fab6 	bl	800964a <TIM_CCxChannelCmd>
    __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 800b0de:	6822      	ldr	r2, [r4, #0]
 800b0e0:	68d3      	ldr	r3, [r2, #12]
 800b0e2:	f023 0304 	bic.w	r3, r3, #4
 800b0e6:	60d3      	str	r3, [r2, #12]
 800b0e8:	e7cd      	b.n	800b086 <HAL_TIM_Encoder_Stop_IT+0x36>
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800b0ea:	2301      	movs	r3, #1
 800b0ec:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800b0f0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
}
 800b0f4:	2000      	movs	r0, #0
 800b0f6:	bd38      	pop	{r3, r4, r5, pc}
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800b0f8:	2301      	movs	r3, #1
 800b0fa:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800b0fe:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b102:	e7f7      	b.n	800b0f4 <HAL_TIM_Encoder_Stop_IT+0xa4>

0800b104 <HAL_TIM_Encoder_Start_DMA>:
{
 800b104:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b106:	4604      	mov	r4, r0
 800b108:	461e      	mov	r6, r3
 800b10a:	f8bd 7018 	ldrh.w	r7, [sp, #24]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800b10e:	f890 503e 	ldrb.w	r5, [r0, #62]	@ 0x3e
 800b112:	b2ed      	uxtb	r5, r5
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800b114:	f890 003f 	ldrb.w	r0, [r0, #63]	@ 0x3f
 800b118:	fa5f fc80 	uxtb.w	ip, r0
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800b11c:	f894 0042 	ldrb.w	r0, [r4, #66]	@ 0x42
 800b120:	b2c0      	uxtb	r0, r0
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800b122:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
  if (Channel == TIM_CHANNEL_1)
 800b126:	468e      	mov	lr, r1
 800b128:	2900      	cmp	r1, #0
 800b12a:	d131      	bne.n	800b190 <HAL_TIM_Encoder_Start_DMA+0x8c>
    if ((channel_1_state == HAL_TIM_CHANNEL_STATE_BUSY)
 800b12c:	2d02      	cmp	r5, #2
 800b12e:	f000 80f1 	beq.w	800b314 <HAL_TIM_Encoder_Start_DMA+0x210>
        || (complementary_channel_1_state == HAL_TIM_CHANNEL_STATE_BUSY))
 800b132:	2802      	cmp	r0, #2
 800b134:	f000 80eb 	beq.w	800b30e <HAL_TIM_Encoder_Start_DMA+0x20a>
    else if ((channel_1_state == HAL_TIM_CHANNEL_STATE_READY)
 800b138:	2d01      	cmp	r5, #1
 800b13a:	f040 80ea 	bne.w	800b312 <HAL_TIM_Encoder_Start_DMA+0x20e>
             && (complementary_channel_1_state == HAL_TIM_CHANNEL_STATE_READY))
 800b13e:	2801      	cmp	r0, #1
 800b140:	f040 80e8 	bne.w	800b314 <HAL_TIM_Encoder_Start_DMA+0x210>
      if ((pData1 == NULL) || (Length == 0U))
 800b144:	2a00      	cmp	r2, #0
 800b146:	f000 80e7 	beq.w	800b318 <HAL_TIM_Encoder_Start_DMA+0x214>
 800b14a:	2f00      	cmp	r7, #0
 800b14c:	f000 80e6 	beq.w	800b31c <HAL_TIM_Encoder_Start_DMA+0x218>
        TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800b150:	2302      	movs	r3, #2
 800b152:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
        TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800b156:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
  switch (Channel)
 800b15a:	f1be 0f00 	cmp.w	lr, #0
 800b15e:	d061      	beq.n	800b224 <HAL_TIM_Encoder_Start_DMA+0x120>
 800b160:	f1be 0f04 	cmp.w	lr, #4
 800b164:	f000 8081 	beq.w	800b26a <HAL_TIM_Encoder_Start_DMA+0x166>
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMACaptureCplt;
 800b168:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800b16a:	497c      	ldr	r1, [pc, #496]	@ (800b35c <HAL_TIM_Encoder_Start_DMA+0x258>)
 800b16c:	6299      	str	r1, [r3, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 800b16e:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800b170:	497b      	ldr	r1, [pc, #492]	@ (800b360 <HAL_TIM_Encoder_Start_DMA+0x25c>)
 800b172:	62d9      	str	r1, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 800b174:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800b176:	497b      	ldr	r1, [pc, #492]	@ (800b364 <HAL_TIM_Encoder_Start_DMA+0x260>)
 800b178:	6319      	str	r1, [r3, #48]	@ 0x30
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)&htim->Instance->CCR1, (uint32_t)pData1,
 800b17a:	6821      	ldr	r1, [r4, #0]
 800b17c:	463b      	mov	r3, r7
 800b17e:	3134      	adds	r1, #52	@ 0x34
 800b180:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 800b182:	f7f8 fdc0 	bl	8003d06 <HAL_DMA_Start_IT>
 800b186:	2800      	cmp	r0, #0
 800b188:	f000 8093 	beq.w	800b2b2 <HAL_TIM_Encoder_Start_DMA+0x1ae>
        return HAL_ERROR;
 800b18c:	2501      	movs	r5, #1
 800b18e:	e0c1      	b.n	800b314 <HAL_TIM_Encoder_Start_DMA+0x210>
 800b190:	b2db      	uxtb	r3, r3
  else if (Channel == TIM_CHANNEL_2)
 800b192:	2904      	cmp	r1, #4
 800b194:	d02c      	beq.n	800b1f0 <HAL_TIM_Encoder_Start_DMA+0xec>
    if ((channel_1_state == HAL_TIM_CHANNEL_STATE_BUSY)
 800b196:	2d02      	cmp	r5, #2
 800b198:	f000 80bc 	beq.w	800b314 <HAL_TIM_Encoder_Start_DMA+0x210>
        || (channel_2_state == HAL_TIM_CHANNEL_STATE_BUSY)
 800b19c:	f1bc 0f02 	cmp.w	ip, #2
 800b1a0:	f000 80ca 	beq.w	800b338 <HAL_TIM_Encoder_Start_DMA+0x234>
        || (complementary_channel_1_state == HAL_TIM_CHANNEL_STATE_BUSY)
 800b1a4:	2802      	cmp	r0, #2
 800b1a6:	f000 80c9 	beq.w	800b33c <HAL_TIM_Encoder_Start_DMA+0x238>
        || (complementary_channel_2_state == HAL_TIM_CHANNEL_STATE_BUSY))
 800b1aa:	2b02      	cmp	r3, #2
 800b1ac:	f000 80c8 	beq.w	800b340 <HAL_TIM_Encoder_Start_DMA+0x23c>
    else if ((channel_1_state == HAL_TIM_CHANNEL_STATE_READY)
 800b1b0:	2d01      	cmp	r5, #1
 800b1b2:	f040 80c7 	bne.w	800b344 <HAL_TIM_Encoder_Start_DMA+0x240>
             && (channel_2_state == HAL_TIM_CHANNEL_STATE_READY)
 800b1b6:	f1bc 0f01 	cmp.w	ip, #1
 800b1ba:	f040 80ab 	bne.w	800b314 <HAL_TIM_Encoder_Start_DMA+0x210>
             && (complementary_channel_1_state == HAL_TIM_CHANNEL_STATE_READY)
 800b1be:	2801      	cmp	r0, #1
 800b1c0:	f040 80c2 	bne.w	800b348 <HAL_TIM_Encoder_Start_DMA+0x244>
             && (complementary_channel_2_state == HAL_TIM_CHANNEL_STATE_READY))
 800b1c4:	2b01      	cmp	r3, #1
 800b1c6:	f040 80c1 	bne.w	800b34c <HAL_TIM_Encoder_Start_DMA+0x248>
      if ((((pData1 == NULL) || (pData2 == NULL))) || (Length == 0U))
 800b1ca:	2a00      	cmp	r2, #0
 800b1cc:	f000 80c0 	beq.w	800b350 <HAL_TIM_Encoder_Start_DMA+0x24c>
 800b1d0:	2e00      	cmp	r6, #0
 800b1d2:	f000 80bf 	beq.w	800b354 <HAL_TIM_Encoder_Start_DMA+0x250>
 800b1d6:	2f00      	cmp	r7, #0
 800b1d8:	f000 80be 	beq.w	800b358 <HAL_TIM_Encoder_Start_DMA+0x254>
        TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800b1dc:	2302      	movs	r3, #2
 800b1de:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
        TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800b1e2:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
        TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800b1e6:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
        TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800b1ea:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
      if ((((pData1 == NULL) || (pData2 == NULL))) || (Length == 0U))
 800b1ee:	e7b4      	b.n	800b15a <HAL_TIM_Encoder_Start_DMA+0x56>
    if ((channel_2_state == HAL_TIM_CHANNEL_STATE_BUSY)
 800b1f0:	f1bc 0f02 	cmp.w	ip, #2
 800b1f4:	f000 8094 	beq.w	800b320 <HAL_TIM_Encoder_Start_DMA+0x21c>
        || (complementary_channel_2_state == HAL_TIM_CHANNEL_STATE_BUSY))
 800b1f8:	2b02      	cmp	r3, #2
 800b1fa:	f000 8093 	beq.w	800b324 <HAL_TIM_Encoder_Start_DMA+0x220>
    else if ((channel_2_state == HAL_TIM_CHANNEL_STATE_READY)
 800b1fe:	f1bc 0f01 	cmp.w	ip, #1
 800b202:	f040 8091 	bne.w	800b328 <HAL_TIM_Encoder_Start_DMA+0x224>
             && (complementary_channel_2_state == HAL_TIM_CHANNEL_STATE_READY))
 800b206:	2b01      	cmp	r3, #1
 800b208:	f040 8090 	bne.w	800b32c <HAL_TIM_Encoder_Start_DMA+0x228>
      if ((pData2 == NULL) || (Length == 0U))
 800b20c:	2e00      	cmp	r6, #0
 800b20e:	f000 808f 	beq.w	800b330 <HAL_TIM_Encoder_Start_DMA+0x22c>
 800b212:	2f00      	cmp	r7, #0
 800b214:	f000 808e 	beq.w	800b334 <HAL_TIM_Encoder_Start_DMA+0x230>
        TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800b218:	2302      	movs	r3, #2
 800b21a:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
        TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800b21e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b222:	e79a      	b.n	800b15a <HAL_TIM_Encoder_Start_DMA+0x56>
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMACaptureCplt;
 800b224:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800b226:	494d      	ldr	r1, [pc, #308]	@ (800b35c <HAL_TIM_Encoder_Start_DMA+0x258>)
 800b228:	6299      	str	r1, [r3, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 800b22a:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800b22c:	494c      	ldr	r1, [pc, #304]	@ (800b360 <HAL_TIM_Encoder_Start_DMA+0x25c>)
 800b22e:	62d9      	str	r1, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 800b230:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800b232:	494c      	ldr	r1, [pc, #304]	@ (800b364 <HAL_TIM_Encoder_Start_DMA+0x260>)
 800b234:	6319      	str	r1, [r3, #48]	@ 0x30
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)&htim->Instance->CCR1, (uint32_t)pData1,
 800b236:	6821      	ldr	r1, [r4, #0]
 800b238:	463b      	mov	r3, r7
 800b23a:	3134      	adds	r1, #52	@ 0x34
 800b23c:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 800b23e:	f7f8 fd62 	bl	8003d06 <HAL_DMA_Start_IT>
 800b242:	4605      	mov	r5, r0
 800b244:	b108      	cbz	r0, 800b24a <HAL_TIM_Encoder_Start_DMA+0x146>
        return HAL_ERROR;
 800b246:	2501      	movs	r5, #1
 800b248:	e064      	b.n	800b314 <HAL_TIM_Encoder_Start_DMA+0x210>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 800b24a:	6822      	ldr	r2, [r4, #0]
 800b24c:	68d3      	ldr	r3, [r2, #12]
 800b24e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800b252:	60d3      	str	r3, [r2, #12]
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800b254:	2201      	movs	r2, #1
 800b256:	2100      	movs	r1, #0
 800b258:	6820      	ldr	r0, [r4, #0]
 800b25a:	f7fe f9f6 	bl	800964a <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE(htim);
 800b25e:	6822      	ldr	r2, [r4, #0]
 800b260:	6813      	ldr	r3, [r2, #0]
 800b262:	f043 0301 	orr.w	r3, r3, #1
 800b266:	6013      	str	r3, [r2, #0]
      break;
 800b268:	e054      	b.n	800b314 <HAL_TIM_Encoder_Start_DMA+0x210>
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMACaptureCplt;
 800b26a:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800b26c:	4a3b      	ldr	r2, [pc, #236]	@ (800b35c <HAL_TIM_Encoder_Start_DMA+0x258>)
 800b26e:	629a      	str	r2, [r3, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 800b270:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800b272:	4a3b      	ldr	r2, [pc, #236]	@ (800b360 <HAL_TIM_Encoder_Start_DMA+0x25c>)
 800b274:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError;
 800b276:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800b278:	4a3a      	ldr	r2, [pc, #232]	@ (800b364 <HAL_TIM_Encoder_Start_DMA+0x260>)
 800b27a:	631a      	str	r2, [r3, #48]	@ 0x30
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)&htim->Instance->CCR2, (uint32_t)pData2,
 800b27c:	6821      	ldr	r1, [r4, #0]
 800b27e:	463b      	mov	r3, r7
 800b280:	4632      	mov	r2, r6
 800b282:	3138      	adds	r1, #56	@ 0x38
 800b284:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 800b286:	f7f8 fd3e 	bl	8003d06 <HAL_DMA_Start_IT>
 800b28a:	4605      	mov	r5, r0
 800b28c:	b108      	cbz	r0, 800b292 <HAL_TIM_Encoder_Start_DMA+0x18e>
        return HAL_ERROR;
 800b28e:	2501      	movs	r5, #1
 800b290:	e040      	b.n	800b314 <HAL_TIM_Encoder_Start_DMA+0x210>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 800b292:	6822      	ldr	r2, [r4, #0]
 800b294:	68d3      	ldr	r3, [r2, #12]
 800b296:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800b29a:	60d3      	str	r3, [r2, #12]
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800b29c:	2201      	movs	r2, #1
 800b29e:	2104      	movs	r1, #4
 800b2a0:	6820      	ldr	r0, [r4, #0]
 800b2a2:	f7fe f9d2 	bl	800964a <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE(htim);
 800b2a6:	6822      	ldr	r2, [r4, #0]
 800b2a8:	6813      	ldr	r3, [r2, #0]
 800b2aa:	f043 0301 	orr.w	r3, r3, #1
 800b2ae:	6013      	str	r3, [r2, #0]
      break;
 800b2b0:	e030      	b.n	800b314 <HAL_TIM_Encoder_Start_DMA+0x210>
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMACaptureCplt;
 800b2b2:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800b2b4:	4a29      	ldr	r2, [pc, #164]	@ (800b35c <HAL_TIM_Encoder_Start_DMA+0x258>)
 800b2b6:	629a      	str	r2, [r3, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 800b2b8:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800b2ba:	4a29      	ldr	r2, [pc, #164]	@ (800b360 <HAL_TIM_Encoder_Start_DMA+0x25c>)
 800b2bc:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 800b2be:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800b2c0:	4a28      	ldr	r2, [pc, #160]	@ (800b364 <HAL_TIM_Encoder_Start_DMA+0x260>)
 800b2c2:	631a      	str	r2, [r3, #48]	@ 0x30
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)&htim->Instance->CCR2, (uint32_t)pData2,
 800b2c4:	6821      	ldr	r1, [r4, #0]
 800b2c6:	463b      	mov	r3, r7
 800b2c8:	4632      	mov	r2, r6
 800b2ca:	3138      	adds	r1, #56	@ 0x38
 800b2cc:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 800b2ce:	f7f8 fd1a 	bl	8003d06 <HAL_DMA_Start_IT>
 800b2d2:	4605      	mov	r5, r0
 800b2d4:	b108      	cbz	r0, 800b2da <HAL_TIM_Encoder_Start_DMA+0x1d6>
        return HAL_ERROR;
 800b2d6:	2501      	movs	r5, #1
 800b2d8:	e01c      	b.n	800b314 <HAL_TIM_Encoder_Start_DMA+0x210>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 800b2da:	6822      	ldr	r2, [r4, #0]
 800b2dc:	68d3      	ldr	r3, [r2, #12]
 800b2de:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800b2e2:	60d3      	str	r3, [r2, #12]
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 800b2e4:	6822      	ldr	r2, [r4, #0]
 800b2e6:	68d3      	ldr	r3, [r2, #12]
 800b2e8:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800b2ec:	60d3      	str	r3, [r2, #12]
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800b2ee:	2201      	movs	r2, #1
 800b2f0:	2100      	movs	r1, #0
 800b2f2:	6820      	ldr	r0, [r4, #0]
 800b2f4:	f7fe f9a9 	bl	800964a <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800b2f8:	2201      	movs	r2, #1
 800b2fa:	2104      	movs	r1, #4
 800b2fc:	6820      	ldr	r0, [r4, #0]
 800b2fe:	f7fe f9a4 	bl	800964a <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE(htim);
 800b302:	6822      	ldr	r2, [r4, #0]
 800b304:	6813      	ldr	r3, [r2, #0]
 800b306:	f043 0301 	orr.w	r3, r3, #1
 800b30a:	6013      	str	r3, [r2, #0]
      break;
 800b30c:	e002      	b.n	800b314 <HAL_TIM_Encoder_Start_DMA+0x210>
      return HAL_BUSY;
 800b30e:	4605      	mov	r5, r0
 800b310:	e000      	b.n	800b314 <HAL_TIM_Encoder_Start_DMA+0x210>
      return HAL_ERROR;
 800b312:	2501      	movs	r5, #1
}
 800b314:	4628      	mov	r0, r5
 800b316:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        return HAL_ERROR;
 800b318:	4605      	mov	r5, r0
 800b31a:	e7fb      	b.n	800b314 <HAL_TIM_Encoder_Start_DMA+0x210>
 800b31c:	4605      	mov	r5, r0
 800b31e:	e7f9      	b.n	800b314 <HAL_TIM_Encoder_Start_DMA+0x210>
      return HAL_BUSY;
 800b320:	4665      	mov	r5, ip
 800b322:	e7f7      	b.n	800b314 <HAL_TIM_Encoder_Start_DMA+0x210>
 800b324:	461d      	mov	r5, r3
 800b326:	e7f5      	b.n	800b314 <HAL_TIM_Encoder_Start_DMA+0x210>
      return HAL_ERROR;
 800b328:	2501      	movs	r5, #1
 800b32a:	e7f3      	b.n	800b314 <HAL_TIM_Encoder_Start_DMA+0x210>
 800b32c:	4665      	mov	r5, ip
 800b32e:	e7f1      	b.n	800b314 <HAL_TIM_Encoder_Start_DMA+0x210>
        return HAL_ERROR;
 800b330:	461d      	mov	r5, r3
 800b332:	e7ef      	b.n	800b314 <HAL_TIM_Encoder_Start_DMA+0x210>
 800b334:	461d      	mov	r5, r3
 800b336:	e7ed      	b.n	800b314 <HAL_TIM_Encoder_Start_DMA+0x210>
      return HAL_BUSY;
 800b338:	4665      	mov	r5, ip
 800b33a:	e7eb      	b.n	800b314 <HAL_TIM_Encoder_Start_DMA+0x210>
 800b33c:	4605      	mov	r5, r0
 800b33e:	e7e9      	b.n	800b314 <HAL_TIM_Encoder_Start_DMA+0x210>
 800b340:	461d      	mov	r5, r3
 800b342:	e7e7      	b.n	800b314 <HAL_TIM_Encoder_Start_DMA+0x210>
      return HAL_ERROR;
 800b344:	2501      	movs	r5, #1
 800b346:	e7e5      	b.n	800b314 <HAL_TIM_Encoder_Start_DMA+0x210>
 800b348:	4665      	mov	r5, ip
 800b34a:	e7e3      	b.n	800b314 <HAL_TIM_Encoder_Start_DMA+0x210>
 800b34c:	4605      	mov	r5, r0
 800b34e:	e7e1      	b.n	800b314 <HAL_TIM_Encoder_Start_DMA+0x210>
        return HAL_ERROR;
 800b350:	461d      	mov	r5, r3
 800b352:	e7df      	b.n	800b314 <HAL_TIM_Encoder_Start_DMA+0x210>
 800b354:	461d      	mov	r5, r3
 800b356:	e7dd      	b.n	800b314 <HAL_TIM_Encoder_Start_DMA+0x210>
 800b358:	461d      	mov	r5, r3
 800b35a:	e7db      	b.n	800b314 <HAL_TIM_Encoder_Start_DMA+0x210>
 800b35c:	0800883b 	.word	0x0800883b
 800b360:	080088bd 	.word	0x080088bd
 800b364:	08008b31 	.word	0x08008b31

0800b368 <HAL_TIM_Encoder_Stop_DMA>:
{
 800b368:	b538      	push	{r3, r4, r5, lr}
 800b36a:	4604      	mov	r4, r0
  if (Channel == TIM_CHANNEL_1)
 800b36c:	460d      	mov	r5, r1
 800b36e:	2900      	cmp	r1, #0
 800b370:	d037      	beq.n	800b3e2 <HAL_TIM_Encoder_Stop_DMA+0x7a>
  else if (Channel == TIM_CHANNEL_2)
 800b372:	2904      	cmp	r1, #4
 800b374:	d043      	beq.n	800b3fe <HAL_TIM_Encoder_Stop_DMA+0x96>
    TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 800b376:	2200      	movs	r2, #0
 800b378:	4611      	mov	r1, r2
 800b37a:	6800      	ldr	r0, [r0, #0]
 800b37c:	f7fe f965 	bl	800964a <TIM_CCxChannelCmd>
    TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
 800b380:	2200      	movs	r2, #0
 800b382:	2104      	movs	r1, #4
 800b384:	6820      	ldr	r0, [r4, #0]
 800b386:	f7fe f960 	bl	800964a <TIM_CCxChannelCmd>
    __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 800b38a:	6822      	ldr	r2, [r4, #0]
 800b38c:	68d3      	ldr	r3, [r2, #12]
 800b38e:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800b392:	60d3      	str	r3, [r2, #12]
    __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 800b394:	6822      	ldr	r2, [r4, #0]
 800b396:	68d3      	ldr	r3, [r2, #12]
 800b398:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800b39c:	60d3      	str	r3, [r2, #12]
    (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 800b39e:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 800b3a0:	f7f8 fd10 	bl	8003dc4 <HAL_DMA_Abort_IT>
    (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 800b3a4:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 800b3a6:	f7f8 fd0d 	bl	8003dc4 <HAL_DMA_Abort_IT>
  __HAL_TIM_DISABLE(htim);
 800b3aa:	6823      	ldr	r3, [r4, #0]
 800b3ac:	6a19      	ldr	r1, [r3, #32]
 800b3ae:	f241 1211 	movw	r2, #4369	@ 0x1111
 800b3b2:	4211      	tst	r1, r2
 800b3b4:	d108      	bne.n	800b3c8 <HAL_TIM_Encoder_Stop_DMA+0x60>
 800b3b6:	6a19      	ldr	r1, [r3, #32]
 800b3b8:	f240 4244 	movw	r2, #1092	@ 0x444
 800b3bc:	4211      	tst	r1, r2
 800b3be:	d103      	bne.n	800b3c8 <HAL_TIM_Encoder_Stop_DMA+0x60>
 800b3c0:	681a      	ldr	r2, [r3, #0]
 800b3c2:	f022 0201 	bic.w	r2, r2, #1
 800b3c6:	601a      	str	r2, [r3, #0]
  if ((Channel == TIM_CHANNEL_1) || (Channel == TIM_CHANNEL_2))
 800b3c8:	b33d      	cbz	r5, 800b41a <HAL_TIM_Encoder_Stop_DMA+0xb2>
 800b3ca:	2d04      	cmp	r5, #4
 800b3cc:	d02c      	beq.n	800b428 <HAL_TIM_Encoder_Stop_DMA+0xc0>
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800b3ce:	2301      	movs	r3, #1
 800b3d0:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800b3d4:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
    TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800b3d8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
    TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800b3dc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b3e0:	e020      	b.n	800b424 <HAL_TIM_Encoder_Stop_DMA+0xbc>
    TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 800b3e2:	2200      	movs	r2, #0
 800b3e4:	4611      	mov	r1, r2
 800b3e6:	6800      	ldr	r0, [r0, #0]
 800b3e8:	f7fe f92f 	bl	800964a <TIM_CCxChannelCmd>
    __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 800b3ec:	6822      	ldr	r2, [r4, #0]
 800b3ee:	68d3      	ldr	r3, [r2, #12]
 800b3f0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800b3f4:	60d3      	str	r3, [r2, #12]
    (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 800b3f6:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 800b3f8:	f7f8 fce4 	bl	8003dc4 <HAL_DMA_Abort_IT>
 800b3fc:	e7d5      	b.n	800b3aa <HAL_TIM_Encoder_Stop_DMA+0x42>
    TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
 800b3fe:	2200      	movs	r2, #0
 800b400:	2104      	movs	r1, #4
 800b402:	6800      	ldr	r0, [r0, #0]
 800b404:	f7fe f921 	bl	800964a <TIM_CCxChannelCmd>
    __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 800b408:	6822      	ldr	r2, [r4, #0]
 800b40a:	68d3      	ldr	r3, [r2, #12]
 800b40c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800b410:	60d3      	str	r3, [r2, #12]
    (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 800b412:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 800b414:	f7f8 fcd6 	bl	8003dc4 <HAL_DMA_Abort_IT>
 800b418:	e7c7      	b.n	800b3aa <HAL_TIM_Encoder_Stop_DMA+0x42>
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800b41a:	2301      	movs	r3, #1
 800b41c:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800b420:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
}
 800b424:	2000      	movs	r0, #0
 800b426:	bd38      	pop	{r3, r4, r5, pc}
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800b428:	2301      	movs	r3, #1
 800b42a:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800b42e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b432:	e7f7      	b.n	800b424 <HAL_TIM_Encoder_Stop_DMA+0xbc>

0800b434 <TIM_CCxNChannelCmd>:
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0xFU); /* 0xFU = 15 bits max shift */
 800b434:	f001 010f 	and.w	r1, r1, #15
 800b438:	f04f 0c04 	mov.w	ip, #4
 800b43c:	fa0c fc01 	lsl.w	ip, ip, r1

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 800b440:	6a03      	ldr	r3, [r0, #32]
 800b442:	ea23 030c 	bic.w	r3, r3, ip
 800b446:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0xFU)); /* 0xFU = 15 bits max shift */
 800b448:	6a03      	ldr	r3, [r0, #32]
 800b44a:	408a      	lsls	r2, r1
 800b44c:	4313      	orrs	r3, r2
 800b44e:	6203      	str	r3, [r0, #32]
}
 800b450:	4770      	bx	lr

0800b452 <TIM_DMAErrorCCxN>:
{
 800b452:	b510      	push	{r4, lr}
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b454:	6a44      	ldr	r4, [r0, #36]	@ 0x24
  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800b456:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800b458:	4283      	cmp	r3, r0
 800b45a:	d00b      	beq.n	800b474 <TIM_DMAErrorCCxN+0x22>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800b45c:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800b45e:	4283      	cmp	r3, r0
 800b460:	d00d      	beq.n	800b47e <TIM_DMAErrorCCxN+0x2c>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800b462:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 800b464:	4283      	cmp	r3, r0
 800b466:	d010      	beq.n	800b48a <TIM_DMAErrorCCxN+0x38>
  HAL_TIM_ErrorCallback(htim);
 800b468:	4620      	mov	r0, r4
 800b46a:	f7fd fb60 	bl	8008b2e <HAL_TIM_ErrorCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b46e:	2300      	movs	r3, #0
 800b470:	7723      	strb	r3, [r4, #28]
}
 800b472:	bd10      	pop	{r4, pc}
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800b474:	2301      	movs	r3, #1
 800b476:	7723      	strb	r3, [r4, #28]
    TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800b478:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800b47c:	e7f4      	b.n	800b468 <TIM_DMAErrorCCxN+0x16>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800b47e:	2302      	movs	r3, #2
 800b480:	7723      	strb	r3, [r4, #28]
    TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800b482:	2301      	movs	r3, #1
 800b484:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b488:	e7ee      	b.n	800b468 <TIM_DMAErrorCCxN+0x16>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800b48a:	2304      	movs	r3, #4
 800b48c:	7723      	strb	r3, [r4, #28]
    TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 800b48e:	2301      	movs	r3, #1
 800b490:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 800b494:	e7e8      	b.n	800b468 <TIM_DMAErrorCCxN+0x16>

0800b496 <TIM_DMADelayPulseNCplt>:
{
 800b496:	b510      	push	{r4, lr}
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b498:	6a44      	ldr	r4, [r0, #36]	@ 0x24
  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800b49a:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800b49c:	4283      	cmp	r3, r0
 800b49e:	d00b      	beq.n	800b4b8 <TIM_DMADelayPulseNCplt+0x22>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800b4a0:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800b4a2:	4283      	cmp	r3, r0
 800b4a4:	d011      	beq.n	800b4ca <TIM_DMADelayPulseNCplt+0x34>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800b4a6:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 800b4a8:	4283      	cmp	r3, r0
 800b4aa:	d017      	beq.n	800b4dc <TIM_DMADelayPulseNCplt+0x46>
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b4ac:	4620      	mov	r0, r4
 800b4ae:	f7fd fa24 	bl	80088fa <HAL_TIM_PWM_PulseFinishedCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b4b2:	2300      	movs	r3, #0
 800b4b4:	7723      	strb	r3, [r4, #28]
}
 800b4b6:	bd10      	pop	{r4, pc}
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800b4b8:	2301      	movs	r3, #1
 800b4ba:	7723      	strb	r3, [r4, #28]
    if (hdma->Init.Mode == DMA_NORMAL)
 800b4bc:	6983      	ldr	r3, [r0, #24]
 800b4be:	2b00      	cmp	r3, #0
 800b4c0:	d1f4      	bne.n	800b4ac <TIM_DMADelayPulseNCplt+0x16>
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800b4c2:	2301      	movs	r3, #1
 800b4c4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800b4c8:	e7f0      	b.n	800b4ac <TIM_DMADelayPulseNCplt+0x16>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800b4ca:	2302      	movs	r3, #2
 800b4cc:	7723      	strb	r3, [r4, #28]
    if (hdma->Init.Mode == DMA_NORMAL)
 800b4ce:	6983      	ldr	r3, [r0, #24]
 800b4d0:	2b00      	cmp	r3, #0
 800b4d2:	d1eb      	bne.n	800b4ac <TIM_DMADelayPulseNCplt+0x16>
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800b4d4:	2301      	movs	r3, #1
 800b4d6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b4da:	e7e7      	b.n	800b4ac <TIM_DMADelayPulseNCplt+0x16>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800b4dc:	2304      	movs	r3, #4
 800b4de:	7723      	strb	r3, [r4, #28]
    if (hdma->Init.Mode == DMA_NORMAL)
 800b4e0:	6983      	ldr	r3, [r0, #24]
 800b4e2:	2b00      	cmp	r3, #0
 800b4e4:	d1e2      	bne.n	800b4ac <TIM_DMADelayPulseNCplt+0x16>
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 800b4e6:	2301      	movs	r3, #1
 800b4e8:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 800b4ec:	e7de      	b.n	800b4ac <TIM_DMADelayPulseNCplt+0x16>

0800b4ee <HAL_TIMEx_HallSensor_MspInit>:
}
 800b4ee:	4770      	bx	lr

0800b4f0 <HAL_TIMEx_HallSensor_Init>:
  if (htim == NULL)
 800b4f0:	2800      	cmp	r0, #0
 800b4f2:	d065      	beq.n	800b5c0 <HAL_TIMEx_HallSensor_Init+0xd0>
{
 800b4f4:	b570      	push	{r4, r5, r6, lr}
 800b4f6:	b088      	sub	sp, #32
 800b4f8:	460e      	mov	r6, r1
 800b4fa:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 800b4fc:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 800b500:	2b00      	cmp	r3, #0
 800b502:	d058      	beq.n	800b5b6 <HAL_TIMEx_HallSensor_Init+0xc6>
  htim->State = HAL_TIM_STATE_BUSY;
 800b504:	2302      	movs	r3, #2
 800b506:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800b50a:	4621      	mov	r1, r4
 800b50c:	f851 0b04 	ldr.w	r0, [r1], #4
 800b510:	f7fd fb68 	bl	8008be4 <TIM_Base_SetConfig>
  TIM_TI1_SetConfig(htim->Instance, sConfig->IC1Polarity, TIM_ICSELECTION_TRC, sConfig->IC1Filter);
 800b514:	68b3      	ldr	r3, [r6, #8]
 800b516:	2203      	movs	r2, #3
 800b518:	6831      	ldr	r1, [r6, #0]
 800b51a:	6820      	ldr	r0, [r4, #0]
 800b51c:	f7fd fdc6 	bl	80090ac <TIM_TI1_SetConfig>
  htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800b520:	6822      	ldr	r2, [r4, #0]
 800b522:	6993      	ldr	r3, [r2, #24]
 800b524:	f023 030c 	bic.w	r3, r3, #12
 800b528:	6193      	str	r3, [r2, #24]
  htim->Instance->CCMR1 |= sConfig->IC1Prescaler;
 800b52a:	6822      	ldr	r2, [r4, #0]
 800b52c:	6993      	ldr	r3, [r2, #24]
 800b52e:	6871      	ldr	r1, [r6, #4]
 800b530:	430b      	orrs	r3, r1
 800b532:	6193      	str	r3, [r2, #24]
  htim->Instance->CR2 |= TIM_CR2_TI1S;
 800b534:	6822      	ldr	r2, [r4, #0]
 800b536:	6853      	ldr	r3, [r2, #4]
 800b538:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b53c:	6053      	str	r3, [r2, #4]
  htim->Instance->SMCR &= ~TIM_SMCR_TS;
 800b53e:	6822      	ldr	r2, [r4, #0]
 800b540:	6893      	ldr	r3, [r2, #8]
 800b542:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b546:	6093      	str	r3, [r2, #8]
  htim->Instance->SMCR |= TIM_TS_TI1F_ED;
 800b548:	6822      	ldr	r2, [r4, #0]
 800b54a:	6893      	ldr	r3, [r2, #8]
 800b54c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b550:	6093      	str	r3, [r2, #8]
  htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 800b552:	6822      	ldr	r2, [r4, #0]
 800b554:	6893      	ldr	r3, [r2, #8]
 800b556:	f023 0307 	bic.w	r3, r3, #7
 800b55a:	6093      	str	r3, [r2, #8]
  htim->Instance->SMCR |= TIM_SLAVEMODE_RESET;
 800b55c:	6822      	ldr	r2, [r4, #0]
 800b55e:	6893      	ldr	r3, [r2, #8]
 800b560:	f043 0304 	orr.w	r3, r3, #4
 800b564:	6093      	str	r3, [r2, #8]
  OC_Config.OCFastMode = TIM_OCFAST_DISABLE;
 800b566:	2500      	movs	r5, #0
 800b568:	9505      	str	r5, [sp, #20]
  OC_Config.OCIdleState = TIM_OCIDLESTATE_RESET;
 800b56a:	9506      	str	r5, [sp, #24]
  OC_Config.OCMode = TIM_OCMODE_PWM2;
 800b56c:	2370      	movs	r3, #112	@ 0x70
 800b56e:	9301      	str	r3, [sp, #4]
  OC_Config.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800b570:	9507      	str	r5, [sp, #28]
  OC_Config.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800b572:	9504      	str	r5, [sp, #16]
  OC_Config.OCPolarity = TIM_OCPOLARITY_HIGH;
 800b574:	9503      	str	r5, [sp, #12]
  OC_Config.Pulse = sConfig->Commutation_Delay;
 800b576:	68f3      	ldr	r3, [r6, #12]
 800b578:	9302      	str	r3, [sp, #8]
  TIM_OC2_SetConfig(htim->Instance, &OC_Config);
 800b57a:	a901      	add	r1, sp, #4
 800b57c:	6820      	ldr	r0, [r4, #0]
 800b57e:	f7fd fcbf 	bl	8008f00 <TIM_OC2_SetConfig>
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 800b582:	6822      	ldr	r2, [r4, #0]
 800b584:	6853      	ldr	r3, [r2, #4]
 800b586:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b58a:	6053      	str	r3, [r2, #4]
  htim->Instance->CR2 |= TIM_TRGO_OC2REF;
 800b58c:	6822      	ldr	r2, [r4, #0]
 800b58e:	6853      	ldr	r3, [r2, #4]
 800b590:	f043 0350 	orr.w	r3, r3, #80	@ 0x50
 800b594:	6053      	str	r3, [r2, #4]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800b596:	2301      	movs	r3, #1
 800b598:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800b59c:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800b5a0:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800b5a4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800b5a8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
  htim->State = HAL_TIM_STATE_READY;
 800b5ac:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 800b5b0:	4628      	mov	r0, r5
}
 800b5b2:	b008      	add	sp, #32
 800b5b4:	bd70      	pop	{r4, r5, r6, pc}
    htim->Lock = HAL_UNLOCKED;
 800b5b6:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
    HAL_TIMEx_HallSensor_MspInit(htim);
 800b5ba:	f7ff ff98 	bl	800b4ee <HAL_TIMEx_HallSensor_MspInit>
 800b5be:	e7a1      	b.n	800b504 <HAL_TIMEx_HallSensor_Init+0x14>
    return HAL_ERROR;
 800b5c0:	2001      	movs	r0, #1
}
 800b5c2:	4770      	bx	lr

0800b5c4 <HAL_TIMEx_HallSensor_MspDeInit>:
}
 800b5c4:	4770      	bx	lr

0800b5c6 <HAL_TIMEx_HallSensor_DeInit>:
{
 800b5c6:	b510      	push	{r4, lr}
 800b5c8:	4604      	mov	r4, r0
  htim->State = HAL_TIM_STATE_BUSY;
 800b5ca:	2302      	movs	r3, #2
 800b5cc:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
  __HAL_TIM_DISABLE(htim);
 800b5d0:	6803      	ldr	r3, [r0, #0]
 800b5d2:	6a19      	ldr	r1, [r3, #32]
 800b5d4:	f241 1211 	movw	r2, #4369	@ 0x1111
 800b5d8:	4211      	tst	r1, r2
 800b5da:	d108      	bne.n	800b5ee <HAL_TIMEx_HallSensor_DeInit+0x28>
 800b5dc:	6a19      	ldr	r1, [r3, #32]
 800b5de:	f240 4244 	movw	r2, #1092	@ 0x444
 800b5e2:	4211      	tst	r1, r2
 800b5e4:	d103      	bne.n	800b5ee <HAL_TIMEx_HallSensor_DeInit+0x28>
 800b5e6:	681a      	ldr	r2, [r3, #0]
 800b5e8:	f022 0201 	bic.w	r2, r2, #1
 800b5ec:	601a      	str	r2, [r3, #0]
  HAL_TIMEx_HallSensor_MspDeInit(htim);
 800b5ee:	4620      	mov	r0, r4
 800b5f0:	f7ff ffe8 	bl	800b5c4 <HAL_TIMEx_HallSensor_MspDeInit>
  htim->DMABurstState = HAL_DMA_BURST_STATE_RESET;
 800b5f4:	2000      	movs	r0, #0
 800b5f6:	f884 0046 	strb.w	r0, [r4, #70]	@ 0x46
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_RESET);
 800b5fa:	f884 003e 	strb.w	r0, [r4, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_RESET);
 800b5fe:	f884 003f 	strb.w	r0, [r4, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_RESET);
 800b602:	f884 0042 	strb.w	r0, [r4, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_RESET);
 800b606:	f884 0043 	strb.w	r0, [r4, #67]	@ 0x43
  htim->State = HAL_TIM_STATE_RESET;
 800b60a:	f884 003d 	strb.w	r0, [r4, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 800b60e:	f884 003c 	strb.w	r0, [r4, #60]	@ 0x3c
}
 800b612:	bd10      	pop	{r4, pc}

0800b614 <HAL_TIMEx_HallSensor_Start>:
{
 800b614:	b510      	push	{r4, lr}
 800b616:	4604      	mov	r4, r0
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800b618:	f890 003e 	ldrb.w	r0, [r0, #62]	@ 0x3e
 800b61c:	b2c0      	uxtb	r0, r0
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800b61e:	f894 303f 	ldrb.w	r3, [r4, #63]	@ 0x3f
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800b622:	f894 2042 	ldrb.w	r2, [r4, #66]	@ 0x42
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800b626:	f894 1043 	ldrb.w	r1, [r4, #67]	@ 0x43
  if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800b62a:	2801      	cmp	r0, #1
 800b62c:	d13f      	bne.n	800b6ae <HAL_TIMEx_HallSensor_Start+0x9a>
 800b62e:	b2db      	uxtb	r3, r3
 800b630:	b2d2      	uxtb	r2, r2
 800b632:	b2c9      	uxtb	r1, r1
      || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800b634:	2b01      	cmp	r3, #1
 800b636:	d13b      	bne.n	800b6b0 <HAL_TIMEx_HallSensor_Start+0x9c>
      || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800b638:	2a01      	cmp	r2, #1
 800b63a:	d13a      	bne.n	800b6b2 <HAL_TIMEx_HallSensor_Start+0x9e>
      || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800b63c:	2901      	cmp	r1, #1
 800b63e:	d001      	beq.n	800b644 <HAL_TIMEx_HallSensor_Start+0x30>
    return HAL_ERROR;
 800b640:	4610      	mov	r0, r2
 800b642:	e035      	b.n	800b6b0 <HAL_TIMEx_HallSensor_Start+0x9c>
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800b644:	2302      	movs	r3, #2
 800b646:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800b64a:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800b64e:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800b652:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800b656:	2100      	movs	r1, #0
 800b658:	6820      	ldr	r0, [r4, #0]
 800b65a:	f7fd fff6 	bl	800964a <TIM_CCxChannelCmd>
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b65e:	6823      	ldr	r3, [r4, #0]
 800b660:	4a16      	ldr	r2, [pc, #88]	@ (800b6bc <HAL_TIMEx_HallSensor_Start+0xa8>)
 800b662:	4293      	cmp	r3, r2
 800b664:	d018      	beq.n	800b698 <HAL_TIMEx_HallSensor_Start+0x84>
 800b666:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800b66a:	4293      	cmp	r3, r2
 800b66c:	d014      	beq.n	800b698 <HAL_TIMEx_HallSensor_Start+0x84>
 800b66e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b672:	d011      	beq.n	800b698 <HAL_TIMEx_HallSensor_Start+0x84>
 800b674:	f5a2 3298 	sub.w	r2, r2, #77824	@ 0x13000
 800b678:	4293      	cmp	r3, r2
 800b67a:	d00d      	beq.n	800b698 <HAL_TIMEx_HallSensor_Start+0x84>
 800b67c:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800b680:	4293      	cmp	r3, r2
 800b682:	d009      	beq.n	800b698 <HAL_TIMEx_HallSensor_Start+0x84>
 800b684:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800b688:	4293      	cmp	r3, r2
 800b68a:	d005      	beq.n	800b698 <HAL_TIMEx_HallSensor_Start+0x84>
    __HAL_TIM_ENABLE(htim);
 800b68c:	681a      	ldr	r2, [r3, #0]
 800b68e:	f042 0201 	orr.w	r2, r2, #1
 800b692:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 800b694:	2000      	movs	r0, #0
 800b696:	e00b      	b.n	800b6b0 <HAL_TIMEx_HallSensor_Start+0x9c>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800b698:	689a      	ldr	r2, [r3, #8]
 800b69a:	f002 0207 	and.w	r2, r2, #7
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b69e:	2a06      	cmp	r2, #6
 800b6a0:	d009      	beq.n	800b6b6 <HAL_TIMEx_HallSensor_Start+0xa2>
      __HAL_TIM_ENABLE(htim);
 800b6a2:	681a      	ldr	r2, [r3, #0]
 800b6a4:	f042 0201 	orr.w	r2, r2, #1
 800b6a8:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 800b6aa:	2000      	movs	r0, #0
 800b6ac:	e000      	b.n	800b6b0 <HAL_TIMEx_HallSensor_Start+0x9c>
    return HAL_ERROR;
 800b6ae:	2001      	movs	r0, #1
}
 800b6b0:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 800b6b2:	4618      	mov	r0, r3
 800b6b4:	e7fc      	b.n	800b6b0 <HAL_TIMEx_HallSensor_Start+0x9c>
  return HAL_OK;
 800b6b6:	2000      	movs	r0, #0
 800b6b8:	e7fa      	b.n	800b6b0 <HAL_TIMEx_HallSensor_Start+0x9c>
 800b6ba:	bf00      	nop
 800b6bc:	40012c00 	.word	0x40012c00

0800b6c0 <HAL_TIMEx_HallSensor_Stop>:
{
 800b6c0:	b510      	push	{r4, lr}
 800b6c2:	4604      	mov	r4, r0
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 800b6c4:	2200      	movs	r2, #0
 800b6c6:	4611      	mov	r1, r2
 800b6c8:	6800      	ldr	r0, [r0, #0]
 800b6ca:	f7fd ffbe 	bl	800964a <TIM_CCxChannelCmd>
  __HAL_TIM_DISABLE(htim);
 800b6ce:	6823      	ldr	r3, [r4, #0]
 800b6d0:	6a19      	ldr	r1, [r3, #32]
 800b6d2:	f241 1211 	movw	r2, #4369	@ 0x1111
 800b6d6:	4211      	tst	r1, r2
 800b6d8:	d108      	bne.n	800b6ec <HAL_TIMEx_HallSensor_Stop+0x2c>
 800b6da:	6a19      	ldr	r1, [r3, #32]
 800b6dc:	f240 4244 	movw	r2, #1092	@ 0x444
 800b6e0:	4211      	tst	r1, r2
 800b6e2:	d103      	bne.n	800b6ec <HAL_TIMEx_HallSensor_Stop+0x2c>
 800b6e4:	681a      	ldr	r2, [r3, #0]
 800b6e6:	f022 0201 	bic.w	r2, r2, #1
 800b6ea:	601a      	str	r2, [r3, #0]
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800b6ec:	2301      	movs	r3, #1
 800b6ee:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800b6f2:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800b6f6:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800b6fa:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
}
 800b6fe:	2000      	movs	r0, #0
 800b700:	bd10      	pop	{r4, pc}
	...

0800b704 <HAL_TIMEx_HallSensor_Start_IT>:
{
 800b704:	b510      	push	{r4, lr}
 800b706:	4604      	mov	r4, r0
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800b708:	f890 003e 	ldrb.w	r0, [r0, #62]	@ 0x3e
 800b70c:	b2c0      	uxtb	r0, r0
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800b70e:	f894 303f 	ldrb.w	r3, [r4, #63]	@ 0x3f
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800b712:	f894 2042 	ldrb.w	r2, [r4, #66]	@ 0x42
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800b716:	f894 1043 	ldrb.w	r1, [r4, #67]	@ 0x43
  if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800b71a:	2801      	cmp	r0, #1
 800b71c:	d145      	bne.n	800b7aa <HAL_TIMEx_HallSensor_Start_IT+0xa6>
 800b71e:	b2db      	uxtb	r3, r3
 800b720:	b2d2      	uxtb	r2, r2
 800b722:	b2c9      	uxtb	r1, r1
      || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800b724:	2b01      	cmp	r3, #1
 800b726:	d141      	bne.n	800b7ac <HAL_TIMEx_HallSensor_Start_IT+0xa8>
      || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800b728:	2a01      	cmp	r2, #1
 800b72a:	d140      	bne.n	800b7ae <HAL_TIMEx_HallSensor_Start_IT+0xaa>
      || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800b72c:	2901      	cmp	r1, #1
 800b72e:	d001      	beq.n	800b734 <HAL_TIMEx_HallSensor_Start_IT+0x30>
    return HAL_ERROR;
 800b730:	4610      	mov	r0, r2
 800b732:	e03b      	b.n	800b7ac <HAL_TIMEx_HallSensor_Start_IT+0xa8>
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800b734:	2302      	movs	r3, #2
 800b736:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800b73a:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800b73e:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800b742:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800b746:	6822      	ldr	r2, [r4, #0]
 800b748:	68d3      	ldr	r3, [r2, #12]
 800b74a:	f043 0302 	orr.w	r3, r3, #2
 800b74e:	60d3      	str	r3, [r2, #12]
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800b750:	2201      	movs	r2, #1
 800b752:	2100      	movs	r1, #0
 800b754:	6820      	ldr	r0, [r4, #0]
 800b756:	f7fd ff78 	bl	800964a <TIM_CCxChannelCmd>
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b75a:	6823      	ldr	r3, [r4, #0]
 800b75c:	4a16      	ldr	r2, [pc, #88]	@ (800b7b8 <HAL_TIMEx_HallSensor_Start_IT+0xb4>)
 800b75e:	4293      	cmp	r3, r2
 800b760:	d018      	beq.n	800b794 <HAL_TIMEx_HallSensor_Start_IT+0x90>
 800b762:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800b766:	4293      	cmp	r3, r2
 800b768:	d014      	beq.n	800b794 <HAL_TIMEx_HallSensor_Start_IT+0x90>
 800b76a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b76e:	d011      	beq.n	800b794 <HAL_TIMEx_HallSensor_Start_IT+0x90>
 800b770:	f5a2 3298 	sub.w	r2, r2, #77824	@ 0x13000
 800b774:	4293      	cmp	r3, r2
 800b776:	d00d      	beq.n	800b794 <HAL_TIMEx_HallSensor_Start_IT+0x90>
 800b778:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800b77c:	4293      	cmp	r3, r2
 800b77e:	d009      	beq.n	800b794 <HAL_TIMEx_HallSensor_Start_IT+0x90>
 800b780:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800b784:	4293      	cmp	r3, r2
 800b786:	d005      	beq.n	800b794 <HAL_TIMEx_HallSensor_Start_IT+0x90>
    __HAL_TIM_ENABLE(htim);
 800b788:	681a      	ldr	r2, [r3, #0]
 800b78a:	f042 0201 	orr.w	r2, r2, #1
 800b78e:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 800b790:	2000      	movs	r0, #0
 800b792:	e00b      	b.n	800b7ac <HAL_TIMEx_HallSensor_Start_IT+0xa8>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800b794:	689a      	ldr	r2, [r3, #8]
 800b796:	f002 0207 	and.w	r2, r2, #7
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b79a:	2a06      	cmp	r2, #6
 800b79c:	d009      	beq.n	800b7b2 <HAL_TIMEx_HallSensor_Start_IT+0xae>
      __HAL_TIM_ENABLE(htim);
 800b79e:	681a      	ldr	r2, [r3, #0]
 800b7a0:	f042 0201 	orr.w	r2, r2, #1
 800b7a4:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 800b7a6:	2000      	movs	r0, #0
 800b7a8:	e000      	b.n	800b7ac <HAL_TIMEx_HallSensor_Start_IT+0xa8>
    return HAL_ERROR;
 800b7aa:	2001      	movs	r0, #1
}
 800b7ac:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 800b7ae:	4618      	mov	r0, r3
 800b7b0:	e7fc      	b.n	800b7ac <HAL_TIMEx_HallSensor_Start_IT+0xa8>
  return HAL_OK;
 800b7b2:	2000      	movs	r0, #0
 800b7b4:	e7fa      	b.n	800b7ac <HAL_TIMEx_HallSensor_Start_IT+0xa8>
 800b7b6:	bf00      	nop
 800b7b8:	40012c00 	.word	0x40012c00

0800b7bc <HAL_TIMEx_HallSensor_Stop_IT>:
{
 800b7bc:	b510      	push	{r4, lr}
 800b7be:	4604      	mov	r4, r0
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 800b7c0:	2200      	movs	r2, #0
 800b7c2:	4611      	mov	r1, r2
 800b7c4:	6800      	ldr	r0, [r0, #0]
 800b7c6:	f7fd ff40 	bl	800964a <TIM_CCxChannelCmd>
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 800b7ca:	6822      	ldr	r2, [r4, #0]
 800b7cc:	68d3      	ldr	r3, [r2, #12]
 800b7ce:	f023 0302 	bic.w	r3, r3, #2
 800b7d2:	60d3      	str	r3, [r2, #12]
  __HAL_TIM_DISABLE(htim);
 800b7d4:	6823      	ldr	r3, [r4, #0]
 800b7d6:	6a19      	ldr	r1, [r3, #32]
 800b7d8:	f241 1211 	movw	r2, #4369	@ 0x1111
 800b7dc:	4211      	tst	r1, r2
 800b7de:	d108      	bne.n	800b7f2 <HAL_TIMEx_HallSensor_Stop_IT+0x36>
 800b7e0:	6a19      	ldr	r1, [r3, #32]
 800b7e2:	f240 4244 	movw	r2, #1092	@ 0x444
 800b7e6:	4211      	tst	r1, r2
 800b7e8:	d103      	bne.n	800b7f2 <HAL_TIMEx_HallSensor_Stop_IT+0x36>
 800b7ea:	681a      	ldr	r2, [r3, #0]
 800b7ec:	f022 0201 	bic.w	r2, r2, #1
 800b7f0:	601a      	str	r2, [r3, #0]
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800b7f2:	2301      	movs	r3, #1
 800b7f4:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800b7f8:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800b7fc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800b800:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
}
 800b804:	2000      	movs	r0, #0
 800b806:	bd10      	pop	{r4, pc}

0800b808 <HAL_TIMEx_HallSensor_Start_DMA>:
{
 800b808:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b80a:	4604      	mov	r4, r0
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800b80c:	f890 c03e 	ldrb.w	ip, [r0, #62]	@ 0x3e
 800b810:	fa5f f08c 	uxtb.w	r0, ip
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800b814:	f894 c042 	ldrb.w	ip, [r4, #66]	@ 0x42
  if ((channel_1_state == HAL_TIM_CHANNEL_STATE_BUSY)
 800b818:	2802      	cmp	r0, #2
 800b81a:	d057      	beq.n	800b8cc <HAL_TIMEx_HallSensor_Start_DMA+0xc4>
 800b81c:	460f      	mov	r7, r1
 800b81e:	4616      	mov	r6, r2
 800b820:	fa5f f58c 	uxtb.w	r5, ip
      || (complementary_channel_1_state == HAL_TIM_CHANNEL_STATE_BUSY))
 800b824:	2d02      	cmp	r5, #2
 800b826:	d04e      	beq.n	800b8c6 <HAL_TIMEx_HallSensor_Start_DMA+0xbe>
  else if ((channel_1_state == HAL_TIM_CHANNEL_STATE_READY)
 800b828:	2801      	cmp	r0, #1
 800b82a:	d14e      	bne.n	800b8ca <HAL_TIMEx_HallSensor_Start_DMA+0xc2>
           && (complementary_channel_1_state == HAL_TIM_CHANNEL_STATE_READY))
 800b82c:	2d01      	cmp	r5, #1
 800b82e:	d14d      	bne.n	800b8cc <HAL_TIMEx_HallSensor_Start_DMA+0xc4>
    if ((pData == NULL) || (Length == 0U))
 800b830:	2900      	cmp	r1, #0
 800b832:	d04c      	beq.n	800b8ce <HAL_TIMEx_HallSensor_Start_DMA+0xc6>
 800b834:	b90a      	cbnz	r2, 800b83a <HAL_TIMEx_HallSensor_Start_DMA+0x32>
      return HAL_ERROR;
 800b836:	4628      	mov	r0, r5
 800b838:	e048      	b.n	800b8cc <HAL_TIMEx_HallSensor_Start_DMA+0xc4>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800b83a:	2302      	movs	r3, #2
 800b83c:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800b840:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800b844:	2201      	movs	r2, #1
 800b846:	2100      	movs	r1, #0
 800b848:	6820      	ldr	r0, [r4, #0]
 800b84a:	f7fd fefe 	bl	800964a <TIM_CCxChannelCmd>
  htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMACaptureCplt;
 800b84e:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800b850:	4a21      	ldr	r2, [pc, #132]	@ (800b8d8 <HAL_TIMEx_HallSensor_Start_DMA+0xd0>)
 800b852:	629a      	str	r2, [r3, #40]	@ 0x28
  htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 800b854:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800b856:	4a21      	ldr	r2, [pc, #132]	@ (800b8dc <HAL_TIMEx_HallSensor_Start_DMA+0xd4>)
 800b858:	62da      	str	r2, [r3, #44]	@ 0x2c
  htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 800b85a:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800b85c:	4a20      	ldr	r2, [pc, #128]	@ (800b8e0 <HAL_TIMEx_HallSensor_Start_DMA+0xd8>)
 800b85e:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)&htim->Instance->CCR1, (uint32_t)pData, Length) != HAL_OK)
 800b860:	6821      	ldr	r1, [r4, #0]
 800b862:	4633      	mov	r3, r6
 800b864:	463a      	mov	r2, r7
 800b866:	3134      	adds	r1, #52	@ 0x34
 800b868:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 800b86a:	f7f8 fa4c 	bl	8003d06 <HAL_DMA_Start_IT>
 800b86e:	bb80      	cbnz	r0, 800b8d2 <HAL_TIMEx_HallSensor_Start_DMA+0xca>
  __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 800b870:	6822      	ldr	r2, [r4, #0]
 800b872:	68d3      	ldr	r3, [r2, #12]
 800b874:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800b878:	60d3      	str	r3, [r2, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b87a:	6823      	ldr	r3, [r4, #0]
 800b87c:	4a19      	ldr	r2, [pc, #100]	@ (800b8e4 <HAL_TIMEx_HallSensor_Start_DMA+0xdc>)
 800b87e:	4293      	cmp	r3, r2
 800b880:	d017      	beq.n	800b8b2 <HAL_TIMEx_HallSensor_Start_DMA+0xaa>
 800b882:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800b886:	4293      	cmp	r3, r2
 800b888:	d013      	beq.n	800b8b2 <HAL_TIMEx_HallSensor_Start_DMA+0xaa>
 800b88a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b88e:	d010      	beq.n	800b8b2 <HAL_TIMEx_HallSensor_Start_DMA+0xaa>
 800b890:	f5a2 3298 	sub.w	r2, r2, #77824	@ 0x13000
 800b894:	4293      	cmp	r3, r2
 800b896:	d00c      	beq.n	800b8b2 <HAL_TIMEx_HallSensor_Start_DMA+0xaa>
 800b898:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800b89c:	4293      	cmp	r3, r2
 800b89e:	d008      	beq.n	800b8b2 <HAL_TIMEx_HallSensor_Start_DMA+0xaa>
 800b8a0:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800b8a4:	4293      	cmp	r3, r2
 800b8a6:	d004      	beq.n	800b8b2 <HAL_TIMEx_HallSensor_Start_DMA+0xaa>
    __HAL_TIM_ENABLE(htim);
 800b8a8:	681a      	ldr	r2, [r3, #0]
 800b8aa:	f042 0201 	orr.w	r2, r2, #1
 800b8ae:	601a      	str	r2, [r3, #0]
 800b8b0:	e00c      	b.n	800b8cc <HAL_TIMEx_HallSensor_Start_DMA+0xc4>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800b8b2:	689a      	ldr	r2, [r3, #8]
 800b8b4:	f002 0207 	and.w	r2, r2, #7
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b8b8:	2a06      	cmp	r2, #6
 800b8ba:	d007      	beq.n	800b8cc <HAL_TIMEx_HallSensor_Start_DMA+0xc4>
      __HAL_TIM_ENABLE(htim);
 800b8bc:	681a      	ldr	r2, [r3, #0]
 800b8be:	f042 0201 	orr.w	r2, r2, #1
 800b8c2:	601a      	str	r2, [r3, #0]
 800b8c4:	e002      	b.n	800b8cc <HAL_TIMEx_HallSensor_Start_DMA+0xc4>
    return HAL_BUSY;
 800b8c6:	4628      	mov	r0, r5
 800b8c8:	e000      	b.n	800b8cc <HAL_TIMEx_HallSensor_Start_DMA+0xc4>
    return HAL_ERROR;
 800b8ca:	2001      	movs	r0, #1
}
 800b8cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      return HAL_ERROR;
 800b8ce:	4628      	mov	r0, r5
 800b8d0:	e7fc      	b.n	800b8cc <HAL_TIMEx_HallSensor_Start_DMA+0xc4>
    return HAL_ERROR;
 800b8d2:	4628      	mov	r0, r5
 800b8d4:	e7fa      	b.n	800b8cc <HAL_TIMEx_HallSensor_Start_DMA+0xc4>
 800b8d6:	bf00      	nop
 800b8d8:	0800883b 	.word	0x0800883b
 800b8dc:	080088bd 	.word	0x080088bd
 800b8e0:	08008b31 	.word	0x08008b31
 800b8e4:	40012c00 	.word	0x40012c00

0800b8e8 <HAL_TIMEx_HallSensor_Stop_DMA>:
{
 800b8e8:	b510      	push	{r4, lr}
 800b8ea:	4604      	mov	r4, r0
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 800b8ec:	2200      	movs	r2, #0
 800b8ee:	4611      	mov	r1, r2
 800b8f0:	6800      	ldr	r0, [r0, #0]
 800b8f2:	f7fd feaa 	bl	800964a <TIM_CCxChannelCmd>
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 800b8f6:	6822      	ldr	r2, [r4, #0]
 800b8f8:	68d3      	ldr	r3, [r2, #12]
 800b8fa:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800b8fe:	60d3      	str	r3, [r2, #12]
  (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 800b900:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 800b902:	f7f8 fa5f 	bl	8003dc4 <HAL_DMA_Abort_IT>
  __HAL_TIM_DISABLE(htim);
 800b906:	6823      	ldr	r3, [r4, #0]
 800b908:	6a19      	ldr	r1, [r3, #32]
 800b90a:	f241 1211 	movw	r2, #4369	@ 0x1111
 800b90e:	4211      	tst	r1, r2
 800b910:	d108      	bne.n	800b924 <HAL_TIMEx_HallSensor_Stop_DMA+0x3c>
 800b912:	6a19      	ldr	r1, [r3, #32]
 800b914:	f240 4244 	movw	r2, #1092	@ 0x444
 800b918:	4211      	tst	r1, r2
 800b91a:	d103      	bne.n	800b924 <HAL_TIMEx_HallSensor_Stop_DMA+0x3c>
 800b91c:	681a      	ldr	r2, [r3, #0]
 800b91e:	f022 0201 	bic.w	r2, r2, #1
 800b922:	601a      	str	r2, [r3, #0]
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800b924:	2301      	movs	r3, #1
 800b926:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800b92a:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
}
 800b92e:	2000      	movs	r0, #0
 800b930:	bd10      	pop	{r4, pc}
	...

0800b934 <HAL_TIMEx_OCN_Start>:
{
 800b934:	b510      	push	{r4, lr}
 800b936:	4604      	mov	r4, r0
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800b938:	4608      	mov	r0, r1
 800b93a:	2900      	cmp	r1, #0
 800b93c:	d133      	bne.n	800b9a6 <HAL_TIMEx_OCN_Start+0x72>
 800b93e:	f894 3042 	ldrb.w	r3, [r4, #66]	@ 0x42
 800b942:	b2db      	uxtb	r3, r3
 800b944:	3b01      	subs	r3, #1
 800b946:	bf18      	it	ne
 800b948:	2301      	movne	r3, #1
 800b94a:	2b00      	cmp	r3, #0
 800b94c:	d15f      	bne.n	800ba0e <HAL_TIMEx_OCN_Start+0xda>
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800b94e:	2800      	cmp	r0, #0
 800b950:	d142      	bne.n	800b9d8 <HAL_TIMEx_OCN_Start+0xa4>
 800b952:	2302      	movs	r3, #2
 800b954:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 800b958:	2204      	movs	r2, #4
 800b95a:	4601      	mov	r1, r0
 800b95c:	6820      	ldr	r0, [r4, #0]
 800b95e:	f7ff fd69 	bl	800b434 <TIM_CCxNChannelCmd>
  __HAL_TIM_MOE_ENABLE(htim);
 800b962:	6822      	ldr	r2, [r4, #0]
 800b964:	6c53      	ldr	r3, [r2, #68]	@ 0x44
 800b966:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b96a:	6453      	str	r3, [r2, #68]	@ 0x44
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b96c:	6823      	ldr	r3, [r4, #0]
 800b96e:	4a2a      	ldr	r2, [pc, #168]	@ (800ba18 <HAL_TIMEx_OCN_Start+0xe4>)
 800b970:	4293      	cmp	r3, r2
 800b972:	d041      	beq.n	800b9f8 <HAL_TIMEx_OCN_Start+0xc4>
 800b974:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800b978:	4293      	cmp	r3, r2
 800b97a:	d03d      	beq.n	800b9f8 <HAL_TIMEx_OCN_Start+0xc4>
 800b97c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b980:	d03a      	beq.n	800b9f8 <HAL_TIMEx_OCN_Start+0xc4>
 800b982:	f5a2 3298 	sub.w	r2, r2, #77824	@ 0x13000
 800b986:	4293      	cmp	r3, r2
 800b988:	d036      	beq.n	800b9f8 <HAL_TIMEx_OCN_Start+0xc4>
 800b98a:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800b98e:	4293      	cmp	r3, r2
 800b990:	d032      	beq.n	800b9f8 <HAL_TIMEx_OCN_Start+0xc4>
 800b992:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800b996:	4293      	cmp	r3, r2
 800b998:	d02e      	beq.n	800b9f8 <HAL_TIMEx_OCN_Start+0xc4>
    __HAL_TIM_ENABLE(htim);
 800b99a:	681a      	ldr	r2, [r3, #0]
 800b99c:	f042 0201 	orr.w	r2, r2, #1
 800b9a0:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 800b9a2:	2000      	movs	r0, #0
 800b9a4:	e032      	b.n	800ba0c <HAL_TIMEx_OCN_Start+0xd8>
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800b9a6:	2904      	cmp	r1, #4
 800b9a8:	d008      	beq.n	800b9bc <HAL_TIMEx_OCN_Start+0x88>
 800b9aa:	2908      	cmp	r1, #8
 800b9ac:	d00d      	beq.n	800b9ca <HAL_TIMEx_OCN_Start+0x96>
 800b9ae:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 800b9b2:	b2db      	uxtb	r3, r3
 800b9b4:	3b01      	subs	r3, #1
 800b9b6:	bf18      	it	ne
 800b9b8:	2301      	movne	r3, #1
 800b9ba:	e7c6      	b.n	800b94a <HAL_TIMEx_OCN_Start+0x16>
 800b9bc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800b9c0:	b2db      	uxtb	r3, r3
 800b9c2:	3b01      	subs	r3, #1
 800b9c4:	bf18      	it	ne
 800b9c6:	2301      	movne	r3, #1
 800b9c8:	e7bf      	b.n	800b94a <HAL_TIMEx_OCN_Start+0x16>
 800b9ca:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 800b9ce:	b2db      	uxtb	r3, r3
 800b9d0:	3b01      	subs	r3, #1
 800b9d2:	bf18      	it	ne
 800b9d4:	2301      	movne	r3, #1
 800b9d6:	e7b8      	b.n	800b94a <HAL_TIMEx_OCN_Start+0x16>
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800b9d8:	2804      	cmp	r0, #4
 800b9da:	d005      	beq.n	800b9e8 <HAL_TIMEx_OCN_Start+0xb4>
 800b9dc:	2808      	cmp	r0, #8
 800b9de:	d007      	beq.n	800b9f0 <HAL_TIMEx_OCN_Start+0xbc>
 800b9e0:	2302      	movs	r3, #2
 800b9e2:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 800b9e6:	e7b7      	b.n	800b958 <HAL_TIMEx_OCN_Start+0x24>
 800b9e8:	2302      	movs	r3, #2
 800b9ea:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b9ee:	e7b3      	b.n	800b958 <HAL_TIMEx_OCN_Start+0x24>
 800b9f0:	2302      	movs	r3, #2
 800b9f2:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 800b9f6:	e7af      	b.n	800b958 <HAL_TIMEx_OCN_Start+0x24>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800b9f8:	689a      	ldr	r2, [r3, #8]
 800b9fa:	f002 0207 	and.w	r2, r2, #7
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b9fe:	2a06      	cmp	r2, #6
 800ba00:	d007      	beq.n	800ba12 <HAL_TIMEx_OCN_Start+0xde>
      __HAL_TIM_ENABLE(htim);
 800ba02:	681a      	ldr	r2, [r3, #0]
 800ba04:	f042 0201 	orr.w	r2, r2, #1
 800ba08:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 800ba0a:	2000      	movs	r0, #0
}
 800ba0c:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 800ba0e:	2001      	movs	r0, #1
 800ba10:	e7fc      	b.n	800ba0c <HAL_TIMEx_OCN_Start+0xd8>
  return HAL_OK;
 800ba12:	2000      	movs	r0, #0
 800ba14:	e7fa      	b.n	800ba0c <HAL_TIMEx_OCN_Start+0xd8>
 800ba16:	bf00      	nop
 800ba18:	40012c00 	.word	0x40012c00

0800ba1c <HAL_TIMEx_OCN_Stop>:
{
 800ba1c:	b538      	push	{r3, r4, r5, lr}
 800ba1e:	4604      	mov	r4, r0
 800ba20:	460d      	mov	r5, r1
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_DISABLE);
 800ba22:	2200      	movs	r2, #0
 800ba24:	6800      	ldr	r0, [r0, #0]
 800ba26:	f7ff fd05 	bl	800b434 <TIM_CCxNChannelCmd>
  __HAL_TIM_MOE_DISABLE(htim);
 800ba2a:	6823      	ldr	r3, [r4, #0]
 800ba2c:	6a19      	ldr	r1, [r3, #32]
 800ba2e:	f241 1211 	movw	r2, #4369	@ 0x1111
 800ba32:	4211      	tst	r1, r2
 800ba34:	d108      	bne.n	800ba48 <HAL_TIMEx_OCN_Stop+0x2c>
 800ba36:	6a19      	ldr	r1, [r3, #32]
 800ba38:	f240 4244 	movw	r2, #1092	@ 0x444
 800ba3c:	4211      	tst	r1, r2
 800ba3e:	d103      	bne.n	800ba48 <HAL_TIMEx_OCN_Stop+0x2c>
 800ba40:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800ba42:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800ba46:	645a      	str	r2, [r3, #68]	@ 0x44
  __HAL_TIM_DISABLE(htim);
 800ba48:	6823      	ldr	r3, [r4, #0]
 800ba4a:	6a19      	ldr	r1, [r3, #32]
 800ba4c:	f241 1211 	movw	r2, #4369	@ 0x1111
 800ba50:	4211      	tst	r1, r2
 800ba52:	d108      	bne.n	800ba66 <HAL_TIMEx_OCN_Stop+0x4a>
 800ba54:	6a19      	ldr	r1, [r3, #32]
 800ba56:	f240 4244 	movw	r2, #1092	@ 0x444
 800ba5a:	4211      	tst	r1, r2
 800ba5c:	d103      	bne.n	800ba66 <HAL_TIMEx_OCN_Stop+0x4a>
 800ba5e:	681a      	ldr	r2, [r3, #0]
 800ba60:	f022 0201 	bic.w	r2, r2, #1
 800ba64:	601a      	str	r2, [r3, #0]
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800ba66:	b925      	cbnz	r5, 800ba72 <HAL_TIMEx_OCN_Stop+0x56>
 800ba68:	2301      	movs	r3, #1
 800ba6a:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
}
 800ba6e:	2000      	movs	r0, #0
 800ba70:	bd38      	pop	{r3, r4, r5, pc}
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800ba72:	2d04      	cmp	r5, #4
 800ba74:	d005      	beq.n	800ba82 <HAL_TIMEx_OCN_Stop+0x66>
 800ba76:	2d08      	cmp	r5, #8
 800ba78:	d007      	beq.n	800ba8a <HAL_TIMEx_OCN_Stop+0x6e>
 800ba7a:	2301      	movs	r3, #1
 800ba7c:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 800ba80:	e7f5      	b.n	800ba6e <HAL_TIMEx_OCN_Stop+0x52>
 800ba82:	2301      	movs	r3, #1
 800ba84:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ba88:	e7f1      	b.n	800ba6e <HAL_TIMEx_OCN_Stop+0x52>
 800ba8a:	2301      	movs	r3, #1
 800ba8c:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 800ba90:	e7ed      	b.n	800ba6e <HAL_TIMEx_OCN_Stop+0x52>
	...

0800ba94 <HAL_TIMEx_OCN_Start_IT>:
{
 800ba94:	b510      	push	{r4, lr}
 800ba96:	4604      	mov	r4, r0
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800ba98:	4608      	mov	r0, r1
 800ba9a:	2900      	cmp	r1, #0
 800ba9c:	d13d      	bne.n	800bb1a <HAL_TIMEx_OCN_Start_IT+0x86>
 800ba9e:	f894 3042 	ldrb.w	r3, [r4, #66]	@ 0x42
 800baa2:	b2db      	uxtb	r3, r3
 800baa4:	3b01      	subs	r3, #1
 800baa6:	bf18      	it	ne
 800baa8:	2301      	movne	r3, #1
 800baaa:	2b00      	cmp	r3, #0
 800baac:	d17a      	bne.n	800bba4 <HAL_TIMEx_OCN_Start_IT+0x110>
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800baae:	2800      	cmp	r0, #0
 800bab0:	d14c      	bne.n	800bb4c <HAL_TIMEx_OCN_Start_IT+0xb8>
 800bab2:	2302      	movs	r3, #2
 800bab4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800bab8:	6822      	ldr	r2, [r4, #0]
 800baba:	68d3      	ldr	r3, [r2, #12]
 800babc:	f043 0302 	orr.w	r3, r3, #2
 800bac0:	60d3      	str	r3, [r2, #12]
    __HAL_TIM_ENABLE_IT(htim, TIM_IT_BREAK);
 800bac2:	6822      	ldr	r2, [r4, #0]
 800bac4:	68d3      	ldr	r3, [r2, #12]
 800bac6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800baca:	60d3      	str	r3, [r2, #12]
    TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 800bacc:	2204      	movs	r2, #4
 800bace:	4601      	mov	r1, r0
 800bad0:	6820      	ldr	r0, [r4, #0]
 800bad2:	f7ff fcaf 	bl	800b434 <TIM_CCxNChannelCmd>
    __HAL_TIM_MOE_ENABLE(htim);
 800bad6:	6822      	ldr	r2, [r4, #0]
 800bad8:	6c53      	ldr	r3, [r2, #68]	@ 0x44
 800bada:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800bade:	6453      	str	r3, [r2, #68]	@ 0x44
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800bae0:	6823      	ldr	r3, [r4, #0]
 800bae2:	4a32      	ldr	r2, [pc, #200]	@ (800bbac <HAL_TIMEx_OCN_Start_IT+0x118>)
 800bae4:	4293      	cmp	r3, r2
 800bae6:	d052      	beq.n	800bb8e <HAL_TIMEx_OCN_Start_IT+0xfa>
 800bae8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800baec:	4293      	cmp	r3, r2
 800baee:	d04e      	beq.n	800bb8e <HAL_TIMEx_OCN_Start_IT+0xfa>
 800baf0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800baf4:	d04b      	beq.n	800bb8e <HAL_TIMEx_OCN_Start_IT+0xfa>
 800baf6:	f5a2 3298 	sub.w	r2, r2, #77824	@ 0x13000
 800bafa:	4293      	cmp	r3, r2
 800bafc:	d047      	beq.n	800bb8e <HAL_TIMEx_OCN_Start_IT+0xfa>
 800bafe:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800bb02:	4293      	cmp	r3, r2
 800bb04:	d043      	beq.n	800bb8e <HAL_TIMEx_OCN_Start_IT+0xfa>
 800bb06:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800bb0a:	4293      	cmp	r3, r2
 800bb0c:	d03f      	beq.n	800bb8e <HAL_TIMEx_OCN_Start_IT+0xfa>
      __HAL_TIM_ENABLE(htim);
 800bb0e:	681a      	ldr	r2, [r3, #0]
 800bb10:	f042 0201 	orr.w	r2, r2, #1
 800bb14:	601a      	str	r2, [r3, #0]
 800bb16:	2000      	movs	r0, #0
 800bb18:	e043      	b.n	800bba2 <HAL_TIMEx_OCN_Start_IT+0x10e>
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800bb1a:	2904      	cmp	r1, #4
 800bb1c:	d008      	beq.n	800bb30 <HAL_TIMEx_OCN_Start_IT+0x9c>
 800bb1e:	2908      	cmp	r1, #8
 800bb20:	d00d      	beq.n	800bb3e <HAL_TIMEx_OCN_Start_IT+0xaa>
 800bb22:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 800bb26:	b2db      	uxtb	r3, r3
 800bb28:	3b01      	subs	r3, #1
 800bb2a:	bf18      	it	ne
 800bb2c:	2301      	movne	r3, #1
 800bb2e:	e7bc      	b.n	800baaa <HAL_TIMEx_OCN_Start_IT+0x16>
 800bb30:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800bb34:	b2db      	uxtb	r3, r3
 800bb36:	3b01      	subs	r3, #1
 800bb38:	bf18      	it	ne
 800bb3a:	2301      	movne	r3, #1
 800bb3c:	e7b5      	b.n	800baaa <HAL_TIMEx_OCN_Start_IT+0x16>
 800bb3e:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 800bb42:	b2db      	uxtb	r3, r3
 800bb44:	3b01      	subs	r3, #1
 800bb46:	bf18      	it	ne
 800bb48:	2301      	movne	r3, #1
 800bb4a:	e7ae      	b.n	800baaa <HAL_TIMEx_OCN_Start_IT+0x16>
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800bb4c:	2804      	cmp	r0, #4
 800bb4e:	d00c      	beq.n	800bb6a <HAL_TIMEx_OCN_Start_IT+0xd6>
 800bb50:	2808      	cmp	r0, #8
 800bb52:	d013      	beq.n	800bb7c <HAL_TIMEx_OCN_Start_IT+0xe8>
 800bb54:	2302      	movs	r3, #2
 800bb56:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
  switch (Channel)
 800bb5a:	2804      	cmp	r0, #4
 800bb5c:	d008      	beq.n	800bb70 <HAL_TIMEx_OCN_Start_IT+0xdc>
 800bb5e:	2808      	cmp	r0, #8
 800bb60:	d00f      	beq.n	800bb82 <HAL_TIMEx_OCN_Start_IT+0xee>
 800bb62:	2800      	cmp	r0, #0
 800bb64:	d0a8      	beq.n	800bab8 <HAL_TIMEx_OCN_Start_IT+0x24>
 800bb66:	2001      	movs	r0, #1
 800bb68:	e01b      	b.n	800bba2 <HAL_TIMEx_OCN_Start_IT+0x10e>
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800bb6a:	2302      	movs	r3, #2
 800bb6c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800bb70:	6822      	ldr	r2, [r4, #0]
 800bb72:	68d3      	ldr	r3, [r2, #12]
 800bb74:	f043 0304 	orr.w	r3, r3, #4
 800bb78:	60d3      	str	r3, [r2, #12]
  if (status == HAL_OK)
 800bb7a:	e7a2      	b.n	800bac2 <HAL_TIMEx_OCN_Start_IT+0x2e>
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800bb7c:	2302      	movs	r3, #2
 800bb7e:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800bb82:	6822      	ldr	r2, [r4, #0]
 800bb84:	68d3      	ldr	r3, [r2, #12]
 800bb86:	f043 0308 	orr.w	r3, r3, #8
 800bb8a:	60d3      	str	r3, [r2, #12]
  if (status == HAL_OK)
 800bb8c:	e799      	b.n	800bac2 <HAL_TIMEx_OCN_Start_IT+0x2e>
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800bb8e:	689a      	ldr	r2, [r3, #8]
 800bb90:	f002 0207 	and.w	r2, r2, #7
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800bb94:	2a06      	cmp	r2, #6
 800bb96:	d007      	beq.n	800bba8 <HAL_TIMEx_OCN_Start_IT+0x114>
        __HAL_TIM_ENABLE(htim);
 800bb98:	681a      	ldr	r2, [r3, #0]
 800bb9a:	f042 0201 	orr.w	r2, r2, #1
 800bb9e:	601a      	str	r2, [r3, #0]
 800bba0:	2000      	movs	r0, #0
}
 800bba2:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 800bba4:	2001      	movs	r0, #1
 800bba6:	e7fc      	b.n	800bba2 <HAL_TIMEx_OCN_Start_IT+0x10e>
 800bba8:	2000      	movs	r0, #0
 800bbaa:	e7fa      	b.n	800bba2 <HAL_TIMEx_OCN_Start_IT+0x10e>
 800bbac:	40012c00 	.word	0x40012c00

0800bbb0 <HAL_TIMEx_OCN_Stop_IT>:
{
 800bbb0:	b538      	push	{r3, r4, r5, lr}
 800bbb2:	4604      	mov	r4, r0
 800bbb4:	460d      	mov	r5, r1
  switch (Channel)
 800bbb6:	2904      	cmp	r1, #4
 800bbb8:	d03b      	beq.n	800bc32 <HAL_TIMEx_OCN_Stop_IT+0x82>
 800bbba:	2908      	cmp	r1, #8
 800bbbc:	d03f      	beq.n	800bc3e <HAL_TIMEx_OCN_Stop_IT+0x8e>
 800bbbe:	2900      	cmp	r1, #0
 800bbc0:	d156      	bne.n	800bc70 <HAL_TIMEx_OCN_Stop_IT+0xc0>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 800bbc2:	6802      	ldr	r2, [r0, #0]
 800bbc4:	68d3      	ldr	r3, [r2, #12]
 800bbc6:	f023 0302 	bic.w	r3, r3, #2
 800bbca:	60d3      	str	r3, [r2, #12]
    TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_DISABLE);
 800bbcc:	2200      	movs	r2, #0
 800bbce:	4629      	mov	r1, r5
 800bbd0:	6820      	ldr	r0, [r4, #0]
 800bbd2:	f7ff fc2f 	bl	800b434 <TIM_CCxNChannelCmd>
    tmpccer = htim->Instance->CCER;
 800bbd6:	6823      	ldr	r3, [r4, #0]
 800bbd8:	6a19      	ldr	r1, [r3, #32]
    if ((tmpccer & TIM_CCER_CCxNE_MASK) == (uint32_t)RESET)
 800bbda:	f240 4244 	movw	r2, #1092	@ 0x444
 800bbde:	4211      	tst	r1, r2
 800bbe0:	d103      	bne.n	800bbea <HAL_TIMEx_OCN_Stop_IT+0x3a>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_BREAK);
 800bbe2:	68da      	ldr	r2, [r3, #12]
 800bbe4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800bbe8:	60da      	str	r2, [r3, #12]
    __HAL_TIM_MOE_DISABLE(htim);
 800bbea:	6823      	ldr	r3, [r4, #0]
 800bbec:	6a19      	ldr	r1, [r3, #32]
 800bbee:	f241 1211 	movw	r2, #4369	@ 0x1111
 800bbf2:	4211      	tst	r1, r2
 800bbf4:	d108      	bne.n	800bc08 <HAL_TIMEx_OCN_Stop_IT+0x58>
 800bbf6:	6a19      	ldr	r1, [r3, #32]
 800bbf8:	f240 4244 	movw	r2, #1092	@ 0x444
 800bbfc:	4211      	tst	r1, r2
 800bbfe:	d103      	bne.n	800bc08 <HAL_TIMEx_OCN_Stop_IT+0x58>
 800bc00:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800bc02:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800bc06:	645a      	str	r2, [r3, #68]	@ 0x44
    __HAL_TIM_DISABLE(htim);
 800bc08:	6823      	ldr	r3, [r4, #0]
 800bc0a:	6a19      	ldr	r1, [r3, #32]
 800bc0c:	f241 1211 	movw	r2, #4369	@ 0x1111
 800bc10:	4211      	tst	r1, r2
 800bc12:	d108      	bne.n	800bc26 <HAL_TIMEx_OCN_Stop_IT+0x76>
 800bc14:	6a19      	ldr	r1, [r3, #32]
 800bc16:	f240 4244 	movw	r2, #1092	@ 0x444
 800bc1a:	4211      	tst	r1, r2
 800bc1c:	d103      	bne.n	800bc26 <HAL_TIMEx_OCN_Stop_IT+0x76>
 800bc1e:	681a      	ldr	r2, [r3, #0]
 800bc20:	f022 0201 	bic.w	r2, r2, #1
 800bc24:	601a      	str	r2, [r3, #0]
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800bc26:	b985      	cbnz	r5, 800bc4a <HAL_TIMEx_OCN_Stop_IT+0x9a>
 800bc28:	2301      	movs	r3, #1
 800bc2a:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800bc2e:	2000      	movs	r0, #0
}
 800bc30:	bd38      	pop	{r3, r4, r5, pc}
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 800bc32:	6802      	ldr	r2, [r0, #0]
 800bc34:	68d3      	ldr	r3, [r2, #12]
 800bc36:	f023 0304 	bic.w	r3, r3, #4
 800bc3a:	60d3      	str	r3, [r2, #12]
  if (status == HAL_OK)
 800bc3c:	e7c6      	b.n	800bbcc <HAL_TIMEx_OCN_Stop_IT+0x1c>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 800bc3e:	6802      	ldr	r2, [r0, #0]
 800bc40:	68d3      	ldr	r3, [r2, #12]
 800bc42:	f023 0308 	bic.w	r3, r3, #8
 800bc46:	60d3      	str	r3, [r2, #12]
  if (status == HAL_OK)
 800bc48:	e7c0      	b.n	800bbcc <HAL_TIMEx_OCN_Stop_IT+0x1c>
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800bc4a:	2d04      	cmp	r5, #4
 800bc4c:	d006      	beq.n	800bc5c <HAL_TIMEx_OCN_Stop_IT+0xac>
 800bc4e:	2d08      	cmp	r5, #8
 800bc50:	d009      	beq.n	800bc66 <HAL_TIMEx_OCN_Stop_IT+0xb6>
 800bc52:	2301      	movs	r3, #1
 800bc54:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 800bc58:	2000      	movs	r0, #0
 800bc5a:	e7e9      	b.n	800bc30 <HAL_TIMEx_OCN_Stop_IT+0x80>
 800bc5c:	2301      	movs	r3, #1
 800bc5e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800bc62:	2000      	movs	r0, #0
 800bc64:	e7e4      	b.n	800bc30 <HAL_TIMEx_OCN_Stop_IT+0x80>
 800bc66:	2301      	movs	r3, #1
 800bc68:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 800bc6c:	2000      	movs	r0, #0
 800bc6e:	e7df      	b.n	800bc30 <HAL_TIMEx_OCN_Stop_IT+0x80>
  switch (Channel)
 800bc70:	2001      	movs	r0, #1
 800bc72:	e7dd      	b.n	800bc30 <HAL_TIMEx_OCN_Stop_IT+0x80>

0800bc74 <HAL_TIMEx_OCN_Start_DMA>:
{
 800bc74:	b570      	push	{r4, r5, r6, lr}
 800bc76:	4604      	mov	r4, r0
 800bc78:	4616      	mov	r6, r2
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 800bc7a:	460d      	mov	r5, r1
 800bc7c:	2900      	cmp	r1, #0
 800bc7e:	d164      	bne.n	800bd4a <HAL_TIMEx_OCN_Start_DMA+0xd6>
 800bc80:	f890 0042 	ldrb.w	r0, [r0, #66]	@ 0x42
 800bc84:	b2c0      	uxtb	r0, r0
 800bc86:	2802      	cmp	r0, #2
 800bc88:	bf14      	ite	ne
 800bc8a:	2000      	movne	r0, #0
 800bc8c:	2001      	moveq	r0, #1
 800bc8e:	2800      	cmp	r0, #0
 800bc90:	f040 80e1 	bne.w	800be56 <HAL_TIMEx_OCN_Start_DMA+0x1e2>
  else if (TIM_CHANNEL_N_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 800bc94:	2d00      	cmp	r5, #0
 800bc96:	d174      	bne.n	800bd82 <HAL_TIMEx_OCN_Start_DMA+0x10e>
 800bc98:	f894 2042 	ldrb.w	r2, [r4, #66]	@ 0x42
 800bc9c:	b2d2      	uxtb	r2, r2
 800bc9e:	2a01      	cmp	r2, #1
 800bca0:	bf14      	ite	ne
 800bca2:	2200      	movne	r2, #0
 800bca4:	2201      	moveq	r2, #1
 800bca6:	2a00      	cmp	r2, #0
 800bca8:	f000 80d7 	beq.w	800be5a <HAL_TIMEx_OCN_Start_DMA+0x1e6>
    if ((pData == NULL) || (Length == 0U))
 800bcac:	2e00      	cmp	r6, #0
 800bcae:	f000 80d6 	beq.w	800be5e <HAL_TIMEx_OCN_Start_DMA+0x1ea>
 800bcb2:	2b00      	cmp	r3, #0
 800bcb4:	f000 80d5 	beq.w	800be62 <HAL_TIMEx_OCN_Start_DMA+0x1ee>
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800bcb8:	2d00      	cmp	r5, #0
 800bcba:	d17e      	bne.n	800bdba <HAL_TIMEx_OCN_Start_DMA+0x146>
 800bcbc:	2202      	movs	r2, #2
 800bcbe:	f884 2042 	strb.w	r2, [r4, #66]	@ 0x42
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseNCplt;
 800bcc2:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 800bcc4:	496c      	ldr	r1, [pc, #432]	@ (800be78 <HAL_TIMEx_OCN_Start_DMA+0x204>)
 800bcc6:	6291      	str	r1, [r2, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800bcc8:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 800bcca:	496c      	ldr	r1, [pc, #432]	@ (800be7c <HAL_TIMEx_OCN_Start_DMA+0x208>)
 800bccc:	62d1      	str	r1, [r2, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAErrorCCxN ;
 800bcce:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 800bcd0:	496b      	ldr	r1, [pc, #428]	@ (800be80 <HAL_TIMEx_OCN_Start_DMA+0x20c>)
 800bcd2:	6311      	str	r1, [r2, #48]	@ 0x30
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 800bcd4:	6822      	ldr	r2, [r4, #0]
 800bcd6:	3234      	adds	r2, #52	@ 0x34
 800bcd8:	4631      	mov	r1, r6
 800bcda:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 800bcdc:	f7f8 f813 	bl	8003d06 <HAL_DMA_Start_IT>
 800bce0:	2800      	cmp	r0, #0
 800bce2:	f040 80c0 	bne.w	800be66 <HAL_TIMEx_OCN_Start_DMA+0x1f2>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 800bce6:	6822      	ldr	r2, [r4, #0]
 800bce8:	68d3      	ldr	r3, [r2, #12]
 800bcea:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800bcee:	60d3      	str	r3, [r2, #12]
    TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 800bcf0:	2204      	movs	r2, #4
 800bcf2:	4629      	mov	r1, r5
 800bcf4:	6820      	ldr	r0, [r4, #0]
 800bcf6:	f7ff fb9d 	bl	800b434 <TIM_CCxNChannelCmd>
    __HAL_TIM_MOE_ENABLE(htim);
 800bcfa:	6822      	ldr	r2, [r4, #0]
 800bcfc:	6c53      	ldr	r3, [r2, #68]	@ 0x44
 800bcfe:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800bd02:	6453      	str	r3, [r2, #68]	@ 0x44
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800bd04:	6823      	ldr	r3, [r4, #0]
 800bd06:	4a5f      	ldr	r2, [pc, #380]	@ (800be84 <HAL_TIMEx_OCN_Start_DMA+0x210>)
 800bd08:	4293      	cmp	r3, r2
 800bd0a:	f000 8099 	beq.w	800be40 <HAL_TIMEx_OCN_Start_DMA+0x1cc>
 800bd0e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800bd12:	4293      	cmp	r3, r2
 800bd14:	f000 8094 	beq.w	800be40 <HAL_TIMEx_OCN_Start_DMA+0x1cc>
 800bd18:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800bd1c:	f000 8090 	beq.w	800be40 <HAL_TIMEx_OCN_Start_DMA+0x1cc>
 800bd20:	f5a2 3298 	sub.w	r2, r2, #77824	@ 0x13000
 800bd24:	4293      	cmp	r3, r2
 800bd26:	f000 808b 	beq.w	800be40 <HAL_TIMEx_OCN_Start_DMA+0x1cc>
 800bd2a:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800bd2e:	4293      	cmp	r3, r2
 800bd30:	f000 8086 	beq.w	800be40 <HAL_TIMEx_OCN_Start_DMA+0x1cc>
 800bd34:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800bd38:	4293      	cmp	r3, r2
 800bd3a:	f000 8081 	beq.w	800be40 <HAL_TIMEx_OCN_Start_DMA+0x1cc>
      __HAL_TIM_ENABLE(htim);
 800bd3e:	681a      	ldr	r2, [r3, #0]
 800bd40:	f042 0201 	orr.w	r2, r2, #1
 800bd44:	601a      	str	r2, [r3, #0]
 800bd46:	2000      	movs	r0, #0
 800bd48:	e088      	b.n	800be5c <HAL_TIMEx_OCN_Start_DMA+0x1e8>
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 800bd4a:	2904      	cmp	r1, #4
 800bd4c:	d009      	beq.n	800bd62 <HAL_TIMEx_OCN_Start_DMA+0xee>
 800bd4e:	2908      	cmp	r1, #8
 800bd50:	d00f      	beq.n	800bd72 <HAL_TIMEx_OCN_Start_DMA+0xfe>
 800bd52:	f890 0045 	ldrb.w	r0, [r0, #69]	@ 0x45
 800bd56:	b2c0      	uxtb	r0, r0
 800bd58:	2802      	cmp	r0, #2
 800bd5a:	bf14      	ite	ne
 800bd5c:	2000      	movne	r0, #0
 800bd5e:	2001      	moveq	r0, #1
 800bd60:	e795      	b.n	800bc8e <HAL_TIMEx_OCN_Start_DMA+0x1a>
 800bd62:	f890 0043 	ldrb.w	r0, [r0, #67]	@ 0x43
 800bd66:	b2c0      	uxtb	r0, r0
 800bd68:	2802      	cmp	r0, #2
 800bd6a:	bf14      	ite	ne
 800bd6c:	2000      	movne	r0, #0
 800bd6e:	2001      	moveq	r0, #1
 800bd70:	e78d      	b.n	800bc8e <HAL_TIMEx_OCN_Start_DMA+0x1a>
 800bd72:	f890 0044 	ldrb.w	r0, [r0, #68]	@ 0x44
 800bd76:	b2c0      	uxtb	r0, r0
 800bd78:	2802      	cmp	r0, #2
 800bd7a:	bf14      	ite	ne
 800bd7c:	2000      	movne	r0, #0
 800bd7e:	2001      	moveq	r0, #1
 800bd80:	e785      	b.n	800bc8e <HAL_TIMEx_OCN_Start_DMA+0x1a>
  else if (TIM_CHANNEL_N_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 800bd82:	2d04      	cmp	r5, #4
 800bd84:	d009      	beq.n	800bd9a <HAL_TIMEx_OCN_Start_DMA+0x126>
 800bd86:	2d08      	cmp	r5, #8
 800bd88:	d00f      	beq.n	800bdaa <HAL_TIMEx_OCN_Start_DMA+0x136>
 800bd8a:	f894 2045 	ldrb.w	r2, [r4, #69]	@ 0x45
 800bd8e:	b2d2      	uxtb	r2, r2
 800bd90:	2a01      	cmp	r2, #1
 800bd92:	bf14      	ite	ne
 800bd94:	2200      	movne	r2, #0
 800bd96:	2201      	moveq	r2, #1
 800bd98:	e785      	b.n	800bca6 <HAL_TIMEx_OCN_Start_DMA+0x32>
 800bd9a:	f894 2043 	ldrb.w	r2, [r4, #67]	@ 0x43
 800bd9e:	b2d2      	uxtb	r2, r2
 800bda0:	2a01      	cmp	r2, #1
 800bda2:	bf14      	ite	ne
 800bda4:	2200      	movne	r2, #0
 800bda6:	2201      	moveq	r2, #1
 800bda8:	e77d      	b.n	800bca6 <HAL_TIMEx_OCN_Start_DMA+0x32>
 800bdaa:	f894 2044 	ldrb.w	r2, [r4, #68]	@ 0x44
 800bdae:	b2d2      	uxtb	r2, r2
 800bdb0:	2a01      	cmp	r2, #1
 800bdb2:	bf14      	ite	ne
 800bdb4:	2200      	movne	r2, #0
 800bdb6:	2201      	moveq	r2, #1
 800bdb8:	e775      	b.n	800bca6 <HAL_TIMEx_OCN_Start_DMA+0x32>
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800bdba:	2d04      	cmp	r5, #4
 800bdbc:	d00d      	beq.n	800bdda <HAL_TIMEx_OCN_Start_DMA+0x166>
 800bdbe:	2d08      	cmp	r5, #8
 800bdc0:	d025      	beq.n	800be0e <HAL_TIMEx_OCN_Start_DMA+0x19a>
 800bdc2:	2202      	movs	r2, #2
 800bdc4:	f884 2045 	strb.w	r2, [r4, #69]	@ 0x45
  switch (Channel)
 800bdc8:	2d04      	cmp	r5, #4
 800bdca:	d009      	beq.n	800bde0 <HAL_TIMEx_OCN_Start_DMA+0x16c>
 800bdcc:	2d08      	cmp	r5, #8
 800bdce:	d021      	beq.n	800be14 <HAL_TIMEx_OCN_Start_DMA+0x1a0>
 800bdd0:	2d00      	cmp	r5, #0
 800bdd2:	f43f af76 	beq.w	800bcc2 <HAL_TIMEx_OCN_Start_DMA+0x4e>
 800bdd6:	2001      	movs	r0, #1
 800bdd8:	e040      	b.n	800be5c <HAL_TIMEx_OCN_Start_DMA+0x1e8>
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800bdda:	2202      	movs	r2, #2
 800bddc:	f884 2043 	strb.w	r2, [r4, #67]	@ 0x43
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseNCplt;
 800bde0:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 800bde2:	4925      	ldr	r1, [pc, #148]	@ (800be78 <HAL_TIMEx_OCN_Start_DMA+0x204>)
 800bde4:	6291      	str	r1, [r2, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800bde6:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 800bde8:	4924      	ldr	r1, [pc, #144]	@ (800be7c <HAL_TIMEx_OCN_Start_DMA+0x208>)
 800bdea:	62d1      	str	r1, [r2, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAErrorCCxN ;
 800bdec:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 800bdee:	4924      	ldr	r1, [pc, #144]	@ (800be80 <HAL_TIMEx_OCN_Start_DMA+0x20c>)
 800bdf0:	6311      	str	r1, [r2, #48]	@ 0x30
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 800bdf2:	6822      	ldr	r2, [r4, #0]
 800bdf4:	3238      	adds	r2, #56	@ 0x38
 800bdf6:	4631      	mov	r1, r6
 800bdf8:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 800bdfa:	f7f7 ff84 	bl	8003d06 <HAL_DMA_Start_IT>
 800bdfe:	2800      	cmp	r0, #0
 800be00:	d133      	bne.n	800be6a <HAL_TIMEx_OCN_Start_DMA+0x1f6>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 800be02:	6822      	ldr	r2, [r4, #0]
 800be04:	68d3      	ldr	r3, [r2, #12]
 800be06:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800be0a:	60d3      	str	r3, [r2, #12]
  if (status == HAL_OK)
 800be0c:	e770      	b.n	800bcf0 <HAL_TIMEx_OCN_Start_DMA+0x7c>
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800be0e:	2202      	movs	r2, #2
 800be10:	f884 2044 	strb.w	r2, [r4, #68]	@ 0x44
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseNCplt;
 800be14:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 800be16:	4918      	ldr	r1, [pc, #96]	@ (800be78 <HAL_TIMEx_OCN_Start_DMA+0x204>)
 800be18:	6291      	str	r1, [r2, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800be1a:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 800be1c:	4917      	ldr	r1, [pc, #92]	@ (800be7c <HAL_TIMEx_OCN_Start_DMA+0x208>)
 800be1e:	62d1      	str	r1, [r2, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAErrorCCxN ;
 800be20:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 800be22:	4917      	ldr	r1, [pc, #92]	@ (800be80 <HAL_TIMEx_OCN_Start_DMA+0x20c>)
 800be24:	6311      	str	r1, [r2, #48]	@ 0x30
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 800be26:	6822      	ldr	r2, [r4, #0]
 800be28:	323c      	adds	r2, #60	@ 0x3c
 800be2a:	4631      	mov	r1, r6
 800be2c:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 800be2e:	f7f7 ff6a 	bl	8003d06 <HAL_DMA_Start_IT>
 800be32:	b9e0      	cbnz	r0, 800be6e <HAL_TIMEx_OCN_Start_DMA+0x1fa>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 800be34:	6822      	ldr	r2, [r4, #0]
 800be36:	68d3      	ldr	r3, [r2, #12]
 800be38:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800be3c:	60d3      	str	r3, [r2, #12]
  if (status == HAL_OK)
 800be3e:	e757      	b.n	800bcf0 <HAL_TIMEx_OCN_Start_DMA+0x7c>
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800be40:	689a      	ldr	r2, [r3, #8]
 800be42:	f002 0207 	and.w	r2, r2, #7
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800be46:	2a06      	cmp	r2, #6
 800be48:	d013      	beq.n	800be72 <HAL_TIMEx_OCN_Start_DMA+0x1fe>
        __HAL_TIM_ENABLE(htim);
 800be4a:	681a      	ldr	r2, [r3, #0]
 800be4c:	f042 0201 	orr.w	r2, r2, #1
 800be50:	601a      	str	r2, [r3, #0]
 800be52:	2000      	movs	r0, #0
 800be54:	e002      	b.n	800be5c <HAL_TIMEx_OCN_Start_DMA+0x1e8>
    return HAL_BUSY;
 800be56:	2002      	movs	r0, #2
 800be58:	e000      	b.n	800be5c <HAL_TIMEx_OCN_Start_DMA+0x1e8>
    return HAL_ERROR;
 800be5a:	2001      	movs	r0, #1
}
 800be5c:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 800be5e:	2001      	movs	r0, #1
 800be60:	e7fc      	b.n	800be5c <HAL_TIMEx_OCN_Start_DMA+0x1e8>
 800be62:	2001      	movs	r0, #1
 800be64:	e7fa      	b.n	800be5c <HAL_TIMEx_OCN_Start_DMA+0x1e8>
        return HAL_ERROR;
 800be66:	2001      	movs	r0, #1
 800be68:	e7f8      	b.n	800be5c <HAL_TIMEx_OCN_Start_DMA+0x1e8>
        return HAL_ERROR;
 800be6a:	2001      	movs	r0, #1
 800be6c:	e7f6      	b.n	800be5c <HAL_TIMEx_OCN_Start_DMA+0x1e8>
        return HAL_ERROR;
 800be6e:	2001      	movs	r0, #1
 800be70:	e7f4      	b.n	800be5c <HAL_TIMEx_OCN_Start_DMA+0x1e8>
 800be72:	2000      	movs	r0, #0
 800be74:	e7f2      	b.n	800be5c <HAL_TIMEx_OCN_Start_DMA+0x1e8>
 800be76:	bf00      	nop
 800be78:	0800b497 	.word	0x0800b497
 800be7c:	0800896f 	.word	0x0800896f
 800be80:	0800b453 	.word	0x0800b453
 800be84:	40012c00 	.word	0x40012c00

0800be88 <HAL_TIMEx_OCN_Stop_DMA>:
{
 800be88:	b538      	push	{r3, r4, r5, lr}
 800be8a:	4604      	mov	r4, r0
 800be8c:	460d      	mov	r5, r1
  switch (Channel)
 800be8e:	2904      	cmp	r1, #4
 800be90:	d034      	beq.n	800befc <HAL_TIMEx_OCN_Stop_DMA+0x74>
 800be92:	2908      	cmp	r1, #8
 800be94:	d03b      	beq.n	800bf0e <HAL_TIMEx_OCN_Stop_DMA+0x86>
 800be96:	2900      	cmp	r1, #0
 800be98:	d155      	bne.n	800bf46 <HAL_TIMEx_OCN_Stop_DMA+0xbe>
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 800be9a:	6802      	ldr	r2, [r0, #0]
 800be9c:	68d3      	ldr	r3, [r2, #12]
 800be9e:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800bea2:	60d3      	str	r3, [r2, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 800bea4:	6a40      	ldr	r0, [r0, #36]	@ 0x24
 800bea6:	f7f7 ff8d 	bl	8003dc4 <HAL_DMA_Abort_IT>
    TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_DISABLE);
 800beaa:	2200      	movs	r2, #0
 800beac:	4629      	mov	r1, r5
 800beae:	6820      	ldr	r0, [r4, #0]
 800beb0:	f7ff fac0 	bl	800b434 <TIM_CCxNChannelCmd>
    __HAL_TIM_MOE_DISABLE(htim);
 800beb4:	6823      	ldr	r3, [r4, #0]
 800beb6:	6a19      	ldr	r1, [r3, #32]
 800beb8:	f241 1211 	movw	r2, #4369	@ 0x1111
 800bebc:	4211      	tst	r1, r2
 800bebe:	d108      	bne.n	800bed2 <HAL_TIMEx_OCN_Stop_DMA+0x4a>
 800bec0:	6a19      	ldr	r1, [r3, #32]
 800bec2:	f240 4244 	movw	r2, #1092	@ 0x444
 800bec6:	4211      	tst	r1, r2
 800bec8:	d103      	bne.n	800bed2 <HAL_TIMEx_OCN_Stop_DMA+0x4a>
 800beca:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800becc:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800bed0:	645a      	str	r2, [r3, #68]	@ 0x44
    __HAL_TIM_DISABLE(htim);
 800bed2:	6823      	ldr	r3, [r4, #0]
 800bed4:	6a19      	ldr	r1, [r3, #32]
 800bed6:	f241 1211 	movw	r2, #4369	@ 0x1111
 800beda:	4211      	tst	r1, r2
 800bedc:	d108      	bne.n	800bef0 <HAL_TIMEx_OCN_Stop_DMA+0x68>
 800bede:	6a19      	ldr	r1, [r3, #32]
 800bee0:	f240 4244 	movw	r2, #1092	@ 0x444
 800bee4:	4211      	tst	r1, r2
 800bee6:	d103      	bne.n	800bef0 <HAL_TIMEx_OCN_Stop_DMA+0x68>
 800bee8:	681a      	ldr	r2, [r3, #0]
 800beea:	f022 0201 	bic.w	r2, r2, #1
 800beee:	601a      	str	r2, [r3, #0]
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800bef0:	b9b5      	cbnz	r5, 800bf20 <HAL_TIMEx_OCN_Stop_DMA+0x98>
 800bef2:	2301      	movs	r3, #1
 800bef4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800bef8:	2000      	movs	r0, #0
}
 800befa:	bd38      	pop	{r3, r4, r5, pc}
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 800befc:	6802      	ldr	r2, [r0, #0]
 800befe:	68d3      	ldr	r3, [r2, #12]
 800bf00:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800bf04:	60d3      	str	r3, [r2, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 800bf06:	6a80      	ldr	r0, [r0, #40]	@ 0x28
 800bf08:	f7f7 ff5c 	bl	8003dc4 <HAL_DMA_Abort_IT>
  if (status == HAL_OK)
 800bf0c:	e7cd      	b.n	800beaa <HAL_TIMEx_OCN_Stop_DMA+0x22>
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 800bf0e:	6802      	ldr	r2, [r0, #0]
 800bf10:	68d3      	ldr	r3, [r2, #12]
 800bf12:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800bf16:	60d3      	str	r3, [r2, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 800bf18:	6ac0      	ldr	r0, [r0, #44]	@ 0x2c
 800bf1a:	f7f7 ff53 	bl	8003dc4 <HAL_DMA_Abort_IT>
  if (status == HAL_OK)
 800bf1e:	e7c4      	b.n	800beaa <HAL_TIMEx_OCN_Stop_DMA+0x22>
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800bf20:	2d04      	cmp	r5, #4
 800bf22:	d006      	beq.n	800bf32 <HAL_TIMEx_OCN_Stop_DMA+0xaa>
 800bf24:	2d08      	cmp	r5, #8
 800bf26:	d009      	beq.n	800bf3c <HAL_TIMEx_OCN_Stop_DMA+0xb4>
 800bf28:	2301      	movs	r3, #1
 800bf2a:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 800bf2e:	2000      	movs	r0, #0
 800bf30:	e7e3      	b.n	800befa <HAL_TIMEx_OCN_Stop_DMA+0x72>
 800bf32:	2301      	movs	r3, #1
 800bf34:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800bf38:	2000      	movs	r0, #0
 800bf3a:	e7de      	b.n	800befa <HAL_TIMEx_OCN_Stop_DMA+0x72>
 800bf3c:	2301      	movs	r3, #1
 800bf3e:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 800bf42:	2000      	movs	r0, #0
 800bf44:	e7d9      	b.n	800befa <HAL_TIMEx_OCN_Stop_DMA+0x72>
  switch (Channel)
 800bf46:	2001      	movs	r0, #1
 800bf48:	e7d7      	b.n	800befa <HAL_TIMEx_OCN_Stop_DMA+0x72>
	...

0800bf4c <HAL_TIMEx_PWMN_Start>:
{
 800bf4c:	b510      	push	{r4, lr}
 800bf4e:	4604      	mov	r4, r0
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800bf50:	4608      	mov	r0, r1
 800bf52:	2900      	cmp	r1, #0
 800bf54:	d133      	bne.n	800bfbe <HAL_TIMEx_PWMN_Start+0x72>
 800bf56:	f894 3042 	ldrb.w	r3, [r4, #66]	@ 0x42
 800bf5a:	b2db      	uxtb	r3, r3
 800bf5c:	3b01      	subs	r3, #1
 800bf5e:	bf18      	it	ne
 800bf60:	2301      	movne	r3, #1
 800bf62:	2b00      	cmp	r3, #0
 800bf64:	d15f      	bne.n	800c026 <HAL_TIMEx_PWMN_Start+0xda>
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800bf66:	2800      	cmp	r0, #0
 800bf68:	d142      	bne.n	800bff0 <HAL_TIMEx_PWMN_Start+0xa4>
 800bf6a:	2302      	movs	r3, #2
 800bf6c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 800bf70:	2204      	movs	r2, #4
 800bf72:	4601      	mov	r1, r0
 800bf74:	6820      	ldr	r0, [r4, #0]
 800bf76:	f7ff fa5d 	bl	800b434 <TIM_CCxNChannelCmd>
  __HAL_TIM_MOE_ENABLE(htim);
 800bf7a:	6822      	ldr	r2, [r4, #0]
 800bf7c:	6c53      	ldr	r3, [r2, #68]	@ 0x44
 800bf7e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800bf82:	6453      	str	r3, [r2, #68]	@ 0x44
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800bf84:	6823      	ldr	r3, [r4, #0]
 800bf86:	4a2a      	ldr	r2, [pc, #168]	@ (800c030 <HAL_TIMEx_PWMN_Start+0xe4>)
 800bf88:	4293      	cmp	r3, r2
 800bf8a:	d041      	beq.n	800c010 <HAL_TIMEx_PWMN_Start+0xc4>
 800bf8c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800bf90:	4293      	cmp	r3, r2
 800bf92:	d03d      	beq.n	800c010 <HAL_TIMEx_PWMN_Start+0xc4>
 800bf94:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800bf98:	d03a      	beq.n	800c010 <HAL_TIMEx_PWMN_Start+0xc4>
 800bf9a:	f5a2 3298 	sub.w	r2, r2, #77824	@ 0x13000
 800bf9e:	4293      	cmp	r3, r2
 800bfa0:	d036      	beq.n	800c010 <HAL_TIMEx_PWMN_Start+0xc4>
 800bfa2:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800bfa6:	4293      	cmp	r3, r2
 800bfa8:	d032      	beq.n	800c010 <HAL_TIMEx_PWMN_Start+0xc4>
 800bfaa:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800bfae:	4293      	cmp	r3, r2
 800bfb0:	d02e      	beq.n	800c010 <HAL_TIMEx_PWMN_Start+0xc4>
    __HAL_TIM_ENABLE(htim);
 800bfb2:	681a      	ldr	r2, [r3, #0]
 800bfb4:	f042 0201 	orr.w	r2, r2, #1
 800bfb8:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 800bfba:	2000      	movs	r0, #0
 800bfbc:	e032      	b.n	800c024 <HAL_TIMEx_PWMN_Start+0xd8>
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800bfbe:	2904      	cmp	r1, #4
 800bfc0:	d008      	beq.n	800bfd4 <HAL_TIMEx_PWMN_Start+0x88>
 800bfc2:	2908      	cmp	r1, #8
 800bfc4:	d00d      	beq.n	800bfe2 <HAL_TIMEx_PWMN_Start+0x96>
 800bfc6:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 800bfca:	b2db      	uxtb	r3, r3
 800bfcc:	3b01      	subs	r3, #1
 800bfce:	bf18      	it	ne
 800bfd0:	2301      	movne	r3, #1
 800bfd2:	e7c6      	b.n	800bf62 <HAL_TIMEx_PWMN_Start+0x16>
 800bfd4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800bfd8:	b2db      	uxtb	r3, r3
 800bfda:	3b01      	subs	r3, #1
 800bfdc:	bf18      	it	ne
 800bfde:	2301      	movne	r3, #1
 800bfe0:	e7bf      	b.n	800bf62 <HAL_TIMEx_PWMN_Start+0x16>
 800bfe2:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 800bfe6:	b2db      	uxtb	r3, r3
 800bfe8:	3b01      	subs	r3, #1
 800bfea:	bf18      	it	ne
 800bfec:	2301      	movne	r3, #1
 800bfee:	e7b8      	b.n	800bf62 <HAL_TIMEx_PWMN_Start+0x16>
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800bff0:	2804      	cmp	r0, #4
 800bff2:	d005      	beq.n	800c000 <HAL_TIMEx_PWMN_Start+0xb4>
 800bff4:	2808      	cmp	r0, #8
 800bff6:	d007      	beq.n	800c008 <HAL_TIMEx_PWMN_Start+0xbc>
 800bff8:	2302      	movs	r3, #2
 800bffa:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 800bffe:	e7b7      	b.n	800bf70 <HAL_TIMEx_PWMN_Start+0x24>
 800c000:	2302      	movs	r3, #2
 800c002:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c006:	e7b3      	b.n	800bf70 <HAL_TIMEx_PWMN_Start+0x24>
 800c008:	2302      	movs	r3, #2
 800c00a:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 800c00e:	e7af      	b.n	800bf70 <HAL_TIMEx_PWMN_Start+0x24>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800c010:	689a      	ldr	r2, [r3, #8]
 800c012:	f002 0207 	and.w	r2, r2, #7
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c016:	2a06      	cmp	r2, #6
 800c018:	d007      	beq.n	800c02a <HAL_TIMEx_PWMN_Start+0xde>
      __HAL_TIM_ENABLE(htim);
 800c01a:	681a      	ldr	r2, [r3, #0]
 800c01c:	f042 0201 	orr.w	r2, r2, #1
 800c020:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 800c022:	2000      	movs	r0, #0
}
 800c024:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 800c026:	2001      	movs	r0, #1
 800c028:	e7fc      	b.n	800c024 <HAL_TIMEx_PWMN_Start+0xd8>
  return HAL_OK;
 800c02a:	2000      	movs	r0, #0
 800c02c:	e7fa      	b.n	800c024 <HAL_TIMEx_PWMN_Start+0xd8>
 800c02e:	bf00      	nop
 800c030:	40012c00 	.word	0x40012c00

0800c034 <HAL_TIMEx_PWMN_Stop>:
{
 800c034:	b538      	push	{r3, r4, r5, lr}
 800c036:	4604      	mov	r4, r0
 800c038:	460d      	mov	r5, r1
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_DISABLE);
 800c03a:	2200      	movs	r2, #0
 800c03c:	6800      	ldr	r0, [r0, #0]
 800c03e:	f7ff f9f9 	bl	800b434 <TIM_CCxNChannelCmd>
  __HAL_TIM_MOE_DISABLE(htim);
 800c042:	6823      	ldr	r3, [r4, #0]
 800c044:	6a19      	ldr	r1, [r3, #32]
 800c046:	f241 1211 	movw	r2, #4369	@ 0x1111
 800c04a:	4211      	tst	r1, r2
 800c04c:	d108      	bne.n	800c060 <HAL_TIMEx_PWMN_Stop+0x2c>
 800c04e:	6a19      	ldr	r1, [r3, #32]
 800c050:	f240 4244 	movw	r2, #1092	@ 0x444
 800c054:	4211      	tst	r1, r2
 800c056:	d103      	bne.n	800c060 <HAL_TIMEx_PWMN_Stop+0x2c>
 800c058:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800c05a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800c05e:	645a      	str	r2, [r3, #68]	@ 0x44
  __HAL_TIM_DISABLE(htim);
 800c060:	6823      	ldr	r3, [r4, #0]
 800c062:	6a19      	ldr	r1, [r3, #32]
 800c064:	f241 1211 	movw	r2, #4369	@ 0x1111
 800c068:	4211      	tst	r1, r2
 800c06a:	d108      	bne.n	800c07e <HAL_TIMEx_PWMN_Stop+0x4a>
 800c06c:	6a19      	ldr	r1, [r3, #32]
 800c06e:	f240 4244 	movw	r2, #1092	@ 0x444
 800c072:	4211      	tst	r1, r2
 800c074:	d103      	bne.n	800c07e <HAL_TIMEx_PWMN_Stop+0x4a>
 800c076:	681a      	ldr	r2, [r3, #0]
 800c078:	f022 0201 	bic.w	r2, r2, #1
 800c07c:	601a      	str	r2, [r3, #0]
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800c07e:	b925      	cbnz	r5, 800c08a <HAL_TIMEx_PWMN_Stop+0x56>
 800c080:	2301      	movs	r3, #1
 800c082:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
}
 800c086:	2000      	movs	r0, #0
 800c088:	bd38      	pop	{r3, r4, r5, pc}
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800c08a:	2d04      	cmp	r5, #4
 800c08c:	d005      	beq.n	800c09a <HAL_TIMEx_PWMN_Stop+0x66>
 800c08e:	2d08      	cmp	r5, #8
 800c090:	d007      	beq.n	800c0a2 <HAL_TIMEx_PWMN_Stop+0x6e>
 800c092:	2301      	movs	r3, #1
 800c094:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 800c098:	e7f5      	b.n	800c086 <HAL_TIMEx_PWMN_Stop+0x52>
 800c09a:	2301      	movs	r3, #1
 800c09c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c0a0:	e7f1      	b.n	800c086 <HAL_TIMEx_PWMN_Stop+0x52>
 800c0a2:	2301      	movs	r3, #1
 800c0a4:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 800c0a8:	e7ed      	b.n	800c086 <HAL_TIMEx_PWMN_Stop+0x52>
	...

0800c0ac <HAL_TIMEx_PWMN_Start_IT>:
{
 800c0ac:	b510      	push	{r4, lr}
 800c0ae:	4604      	mov	r4, r0
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800c0b0:	4608      	mov	r0, r1
 800c0b2:	2900      	cmp	r1, #0
 800c0b4:	d13d      	bne.n	800c132 <HAL_TIMEx_PWMN_Start_IT+0x86>
 800c0b6:	f894 3042 	ldrb.w	r3, [r4, #66]	@ 0x42
 800c0ba:	b2db      	uxtb	r3, r3
 800c0bc:	3b01      	subs	r3, #1
 800c0be:	bf18      	it	ne
 800c0c0:	2301      	movne	r3, #1
 800c0c2:	2b00      	cmp	r3, #0
 800c0c4:	d17a      	bne.n	800c1bc <HAL_TIMEx_PWMN_Start_IT+0x110>
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800c0c6:	2800      	cmp	r0, #0
 800c0c8:	d14c      	bne.n	800c164 <HAL_TIMEx_PWMN_Start_IT+0xb8>
 800c0ca:	2302      	movs	r3, #2
 800c0cc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800c0d0:	6822      	ldr	r2, [r4, #0]
 800c0d2:	68d3      	ldr	r3, [r2, #12]
 800c0d4:	f043 0302 	orr.w	r3, r3, #2
 800c0d8:	60d3      	str	r3, [r2, #12]
    __HAL_TIM_ENABLE_IT(htim, TIM_IT_BREAK);
 800c0da:	6822      	ldr	r2, [r4, #0]
 800c0dc:	68d3      	ldr	r3, [r2, #12]
 800c0de:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c0e2:	60d3      	str	r3, [r2, #12]
    TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 800c0e4:	2204      	movs	r2, #4
 800c0e6:	4601      	mov	r1, r0
 800c0e8:	6820      	ldr	r0, [r4, #0]
 800c0ea:	f7ff f9a3 	bl	800b434 <TIM_CCxNChannelCmd>
    __HAL_TIM_MOE_ENABLE(htim);
 800c0ee:	6822      	ldr	r2, [r4, #0]
 800c0f0:	6c53      	ldr	r3, [r2, #68]	@ 0x44
 800c0f2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c0f6:	6453      	str	r3, [r2, #68]	@ 0x44
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c0f8:	6823      	ldr	r3, [r4, #0]
 800c0fa:	4a32      	ldr	r2, [pc, #200]	@ (800c1c4 <HAL_TIMEx_PWMN_Start_IT+0x118>)
 800c0fc:	4293      	cmp	r3, r2
 800c0fe:	d052      	beq.n	800c1a6 <HAL_TIMEx_PWMN_Start_IT+0xfa>
 800c100:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800c104:	4293      	cmp	r3, r2
 800c106:	d04e      	beq.n	800c1a6 <HAL_TIMEx_PWMN_Start_IT+0xfa>
 800c108:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c10c:	d04b      	beq.n	800c1a6 <HAL_TIMEx_PWMN_Start_IT+0xfa>
 800c10e:	f5a2 3298 	sub.w	r2, r2, #77824	@ 0x13000
 800c112:	4293      	cmp	r3, r2
 800c114:	d047      	beq.n	800c1a6 <HAL_TIMEx_PWMN_Start_IT+0xfa>
 800c116:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800c11a:	4293      	cmp	r3, r2
 800c11c:	d043      	beq.n	800c1a6 <HAL_TIMEx_PWMN_Start_IT+0xfa>
 800c11e:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800c122:	4293      	cmp	r3, r2
 800c124:	d03f      	beq.n	800c1a6 <HAL_TIMEx_PWMN_Start_IT+0xfa>
      __HAL_TIM_ENABLE(htim);
 800c126:	681a      	ldr	r2, [r3, #0]
 800c128:	f042 0201 	orr.w	r2, r2, #1
 800c12c:	601a      	str	r2, [r3, #0]
 800c12e:	2000      	movs	r0, #0
 800c130:	e043      	b.n	800c1ba <HAL_TIMEx_PWMN_Start_IT+0x10e>
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800c132:	2904      	cmp	r1, #4
 800c134:	d008      	beq.n	800c148 <HAL_TIMEx_PWMN_Start_IT+0x9c>
 800c136:	2908      	cmp	r1, #8
 800c138:	d00d      	beq.n	800c156 <HAL_TIMEx_PWMN_Start_IT+0xaa>
 800c13a:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 800c13e:	b2db      	uxtb	r3, r3
 800c140:	3b01      	subs	r3, #1
 800c142:	bf18      	it	ne
 800c144:	2301      	movne	r3, #1
 800c146:	e7bc      	b.n	800c0c2 <HAL_TIMEx_PWMN_Start_IT+0x16>
 800c148:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800c14c:	b2db      	uxtb	r3, r3
 800c14e:	3b01      	subs	r3, #1
 800c150:	bf18      	it	ne
 800c152:	2301      	movne	r3, #1
 800c154:	e7b5      	b.n	800c0c2 <HAL_TIMEx_PWMN_Start_IT+0x16>
 800c156:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 800c15a:	b2db      	uxtb	r3, r3
 800c15c:	3b01      	subs	r3, #1
 800c15e:	bf18      	it	ne
 800c160:	2301      	movne	r3, #1
 800c162:	e7ae      	b.n	800c0c2 <HAL_TIMEx_PWMN_Start_IT+0x16>
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800c164:	2804      	cmp	r0, #4
 800c166:	d00c      	beq.n	800c182 <HAL_TIMEx_PWMN_Start_IT+0xd6>
 800c168:	2808      	cmp	r0, #8
 800c16a:	d013      	beq.n	800c194 <HAL_TIMEx_PWMN_Start_IT+0xe8>
 800c16c:	2302      	movs	r3, #2
 800c16e:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
  switch (Channel)
 800c172:	2804      	cmp	r0, #4
 800c174:	d008      	beq.n	800c188 <HAL_TIMEx_PWMN_Start_IT+0xdc>
 800c176:	2808      	cmp	r0, #8
 800c178:	d00f      	beq.n	800c19a <HAL_TIMEx_PWMN_Start_IT+0xee>
 800c17a:	2800      	cmp	r0, #0
 800c17c:	d0a8      	beq.n	800c0d0 <HAL_TIMEx_PWMN_Start_IT+0x24>
 800c17e:	2001      	movs	r0, #1
 800c180:	e01b      	b.n	800c1ba <HAL_TIMEx_PWMN_Start_IT+0x10e>
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800c182:	2302      	movs	r3, #2
 800c184:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800c188:	6822      	ldr	r2, [r4, #0]
 800c18a:	68d3      	ldr	r3, [r2, #12]
 800c18c:	f043 0304 	orr.w	r3, r3, #4
 800c190:	60d3      	str	r3, [r2, #12]
  if (status == HAL_OK)
 800c192:	e7a2      	b.n	800c0da <HAL_TIMEx_PWMN_Start_IT+0x2e>
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800c194:	2302      	movs	r3, #2
 800c196:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800c19a:	6822      	ldr	r2, [r4, #0]
 800c19c:	68d3      	ldr	r3, [r2, #12]
 800c19e:	f043 0308 	orr.w	r3, r3, #8
 800c1a2:	60d3      	str	r3, [r2, #12]
  if (status == HAL_OK)
 800c1a4:	e799      	b.n	800c0da <HAL_TIMEx_PWMN_Start_IT+0x2e>
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800c1a6:	689a      	ldr	r2, [r3, #8]
 800c1a8:	f002 0207 	and.w	r2, r2, #7
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c1ac:	2a06      	cmp	r2, #6
 800c1ae:	d007      	beq.n	800c1c0 <HAL_TIMEx_PWMN_Start_IT+0x114>
        __HAL_TIM_ENABLE(htim);
 800c1b0:	681a      	ldr	r2, [r3, #0]
 800c1b2:	f042 0201 	orr.w	r2, r2, #1
 800c1b6:	601a      	str	r2, [r3, #0]
 800c1b8:	2000      	movs	r0, #0
}
 800c1ba:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 800c1bc:	2001      	movs	r0, #1
 800c1be:	e7fc      	b.n	800c1ba <HAL_TIMEx_PWMN_Start_IT+0x10e>
 800c1c0:	2000      	movs	r0, #0
 800c1c2:	e7fa      	b.n	800c1ba <HAL_TIMEx_PWMN_Start_IT+0x10e>
 800c1c4:	40012c00 	.word	0x40012c00

0800c1c8 <HAL_TIMEx_PWMN_Stop_IT>:
{
 800c1c8:	b538      	push	{r3, r4, r5, lr}
 800c1ca:	4604      	mov	r4, r0
 800c1cc:	460d      	mov	r5, r1
  switch (Channel)
 800c1ce:	2904      	cmp	r1, #4
 800c1d0:	d03b      	beq.n	800c24a <HAL_TIMEx_PWMN_Stop_IT+0x82>
 800c1d2:	2908      	cmp	r1, #8
 800c1d4:	d03f      	beq.n	800c256 <HAL_TIMEx_PWMN_Stop_IT+0x8e>
 800c1d6:	2900      	cmp	r1, #0
 800c1d8:	d156      	bne.n	800c288 <HAL_TIMEx_PWMN_Stop_IT+0xc0>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 800c1da:	6802      	ldr	r2, [r0, #0]
 800c1dc:	68d3      	ldr	r3, [r2, #12]
 800c1de:	f023 0302 	bic.w	r3, r3, #2
 800c1e2:	60d3      	str	r3, [r2, #12]
    TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_DISABLE);
 800c1e4:	2200      	movs	r2, #0
 800c1e6:	4629      	mov	r1, r5
 800c1e8:	6820      	ldr	r0, [r4, #0]
 800c1ea:	f7ff f923 	bl	800b434 <TIM_CCxNChannelCmd>
    tmpccer = htim->Instance->CCER;
 800c1ee:	6823      	ldr	r3, [r4, #0]
 800c1f0:	6a19      	ldr	r1, [r3, #32]
    if ((tmpccer & TIM_CCER_CCxNE_MASK) == (uint32_t)RESET)
 800c1f2:	f240 4244 	movw	r2, #1092	@ 0x444
 800c1f6:	4211      	tst	r1, r2
 800c1f8:	d103      	bne.n	800c202 <HAL_TIMEx_PWMN_Stop_IT+0x3a>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_BREAK);
 800c1fa:	68da      	ldr	r2, [r3, #12]
 800c1fc:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800c200:	60da      	str	r2, [r3, #12]
    __HAL_TIM_MOE_DISABLE(htim);
 800c202:	6823      	ldr	r3, [r4, #0]
 800c204:	6a19      	ldr	r1, [r3, #32]
 800c206:	f241 1211 	movw	r2, #4369	@ 0x1111
 800c20a:	4211      	tst	r1, r2
 800c20c:	d108      	bne.n	800c220 <HAL_TIMEx_PWMN_Stop_IT+0x58>
 800c20e:	6a19      	ldr	r1, [r3, #32]
 800c210:	f240 4244 	movw	r2, #1092	@ 0x444
 800c214:	4211      	tst	r1, r2
 800c216:	d103      	bne.n	800c220 <HAL_TIMEx_PWMN_Stop_IT+0x58>
 800c218:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800c21a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800c21e:	645a      	str	r2, [r3, #68]	@ 0x44
    __HAL_TIM_DISABLE(htim);
 800c220:	6823      	ldr	r3, [r4, #0]
 800c222:	6a19      	ldr	r1, [r3, #32]
 800c224:	f241 1211 	movw	r2, #4369	@ 0x1111
 800c228:	4211      	tst	r1, r2
 800c22a:	d108      	bne.n	800c23e <HAL_TIMEx_PWMN_Stop_IT+0x76>
 800c22c:	6a19      	ldr	r1, [r3, #32]
 800c22e:	f240 4244 	movw	r2, #1092	@ 0x444
 800c232:	4211      	tst	r1, r2
 800c234:	d103      	bne.n	800c23e <HAL_TIMEx_PWMN_Stop_IT+0x76>
 800c236:	681a      	ldr	r2, [r3, #0]
 800c238:	f022 0201 	bic.w	r2, r2, #1
 800c23c:	601a      	str	r2, [r3, #0]
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800c23e:	b985      	cbnz	r5, 800c262 <HAL_TIMEx_PWMN_Stop_IT+0x9a>
 800c240:	2301      	movs	r3, #1
 800c242:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800c246:	2000      	movs	r0, #0
}
 800c248:	bd38      	pop	{r3, r4, r5, pc}
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 800c24a:	6802      	ldr	r2, [r0, #0]
 800c24c:	68d3      	ldr	r3, [r2, #12]
 800c24e:	f023 0304 	bic.w	r3, r3, #4
 800c252:	60d3      	str	r3, [r2, #12]
  if (status == HAL_OK)
 800c254:	e7c6      	b.n	800c1e4 <HAL_TIMEx_PWMN_Stop_IT+0x1c>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 800c256:	6802      	ldr	r2, [r0, #0]
 800c258:	68d3      	ldr	r3, [r2, #12]
 800c25a:	f023 0308 	bic.w	r3, r3, #8
 800c25e:	60d3      	str	r3, [r2, #12]
  if (status == HAL_OK)
 800c260:	e7c0      	b.n	800c1e4 <HAL_TIMEx_PWMN_Stop_IT+0x1c>
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800c262:	2d04      	cmp	r5, #4
 800c264:	d006      	beq.n	800c274 <HAL_TIMEx_PWMN_Stop_IT+0xac>
 800c266:	2d08      	cmp	r5, #8
 800c268:	d009      	beq.n	800c27e <HAL_TIMEx_PWMN_Stop_IT+0xb6>
 800c26a:	2301      	movs	r3, #1
 800c26c:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 800c270:	2000      	movs	r0, #0
 800c272:	e7e9      	b.n	800c248 <HAL_TIMEx_PWMN_Stop_IT+0x80>
 800c274:	2301      	movs	r3, #1
 800c276:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c27a:	2000      	movs	r0, #0
 800c27c:	e7e4      	b.n	800c248 <HAL_TIMEx_PWMN_Stop_IT+0x80>
 800c27e:	2301      	movs	r3, #1
 800c280:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 800c284:	2000      	movs	r0, #0
 800c286:	e7df      	b.n	800c248 <HAL_TIMEx_PWMN_Stop_IT+0x80>
  switch (Channel)
 800c288:	2001      	movs	r0, #1
 800c28a:	e7dd      	b.n	800c248 <HAL_TIMEx_PWMN_Stop_IT+0x80>

0800c28c <HAL_TIMEx_PWMN_Start_DMA>:
{
 800c28c:	b570      	push	{r4, r5, r6, lr}
 800c28e:	4604      	mov	r4, r0
 800c290:	4616      	mov	r6, r2
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 800c292:	460d      	mov	r5, r1
 800c294:	2900      	cmp	r1, #0
 800c296:	d164      	bne.n	800c362 <HAL_TIMEx_PWMN_Start_DMA+0xd6>
 800c298:	f890 0042 	ldrb.w	r0, [r0, #66]	@ 0x42
 800c29c:	b2c0      	uxtb	r0, r0
 800c29e:	2802      	cmp	r0, #2
 800c2a0:	bf14      	ite	ne
 800c2a2:	2000      	movne	r0, #0
 800c2a4:	2001      	moveq	r0, #1
 800c2a6:	2800      	cmp	r0, #0
 800c2a8:	f040 80e1 	bne.w	800c46e <HAL_TIMEx_PWMN_Start_DMA+0x1e2>
  else if (TIM_CHANNEL_N_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 800c2ac:	2d00      	cmp	r5, #0
 800c2ae:	d174      	bne.n	800c39a <HAL_TIMEx_PWMN_Start_DMA+0x10e>
 800c2b0:	f894 2042 	ldrb.w	r2, [r4, #66]	@ 0x42
 800c2b4:	b2d2      	uxtb	r2, r2
 800c2b6:	2a01      	cmp	r2, #1
 800c2b8:	bf14      	ite	ne
 800c2ba:	2200      	movne	r2, #0
 800c2bc:	2201      	moveq	r2, #1
 800c2be:	2a00      	cmp	r2, #0
 800c2c0:	f000 80d7 	beq.w	800c472 <HAL_TIMEx_PWMN_Start_DMA+0x1e6>
    if ((pData == NULL) || (Length == 0U))
 800c2c4:	2e00      	cmp	r6, #0
 800c2c6:	f000 80d6 	beq.w	800c476 <HAL_TIMEx_PWMN_Start_DMA+0x1ea>
 800c2ca:	2b00      	cmp	r3, #0
 800c2cc:	f000 80d5 	beq.w	800c47a <HAL_TIMEx_PWMN_Start_DMA+0x1ee>
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800c2d0:	2d00      	cmp	r5, #0
 800c2d2:	d17e      	bne.n	800c3d2 <HAL_TIMEx_PWMN_Start_DMA+0x146>
 800c2d4:	2202      	movs	r2, #2
 800c2d6:	f884 2042 	strb.w	r2, [r4, #66]	@ 0x42
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseNCplt;
 800c2da:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 800c2dc:	496c      	ldr	r1, [pc, #432]	@ (800c490 <HAL_TIMEx_PWMN_Start_DMA+0x204>)
 800c2de:	6291      	str	r1, [r2, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800c2e0:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 800c2e2:	496c      	ldr	r1, [pc, #432]	@ (800c494 <HAL_TIMEx_PWMN_Start_DMA+0x208>)
 800c2e4:	62d1      	str	r1, [r2, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAErrorCCxN ;
 800c2e6:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 800c2e8:	496b      	ldr	r1, [pc, #428]	@ (800c498 <HAL_TIMEx_PWMN_Start_DMA+0x20c>)
 800c2ea:	6311      	str	r1, [r2, #48]	@ 0x30
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 800c2ec:	6822      	ldr	r2, [r4, #0]
 800c2ee:	3234      	adds	r2, #52	@ 0x34
 800c2f0:	4631      	mov	r1, r6
 800c2f2:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 800c2f4:	f7f7 fd07 	bl	8003d06 <HAL_DMA_Start_IT>
 800c2f8:	2800      	cmp	r0, #0
 800c2fa:	f040 80c0 	bne.w	800c47e <HAL_TIMEx_PWMN_Start_DMA+0x1f2>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 800c2fe:	6822      	ldr	r2, [r4, #0]
 800c300:	68d3      	ldr	r3, [r2, #12]
 800c302:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800c306:	60d3      	str	r3, [r2, #12]
    TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 800c308:	2204      	movs	r2, #4
 800c30a:	4629      	mov	r1, r5
 800c30c:	6820      	ldr	r0, [r4, #0]
 800c30e:	f7ff f891 	bl	800b434 <TIM_CCxNChannelCmd>
    __HAL_TIM_MOE_ENABLE(htim);
 800c312:	6822      	ldr	r2, [r4, #0]
 800c314:	6c53      	ldr	r3, [r2, #68]	@ 0x44
 800c316:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c31a:	6453      	str	r3, [r2, #68]	@ 0x44
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c31c:	6823      	ldr	r3, [r4, #0]
 800c31e:	4a5f      	ldr	r2, [pc, #380]	@ (800c49c <HAL_TIMEx_PWMN_Start_DMA+0x210>)
 800c320:	4293      	cmp	r3, r2
 800c322:	f000 8099 	beq.w	800c458 <HAL_TIMEx_PWMN_Start_DMA+0x1cc>
 800c326:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800c32a:	4293      	cmp	r3, r2
 800c32c:	f000 8094 	beq.w	800c458 <HAL_TIMEx_PWMN_Start_DMA+0x1cc>
 800c330:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c334:	f000 8090 	beq.w	800c458 <HAL_TIMEx_PWMN_Start_DMA+0x1cc>
 800c338:	f5a2 3298 	sub.w	r2, r2, #77824	@ 0x13000
 800c33c:	4293      	cmp	r3, r2
 800c33e:	f000 808b 	beq.w	800c458 <HAL_TIMEx_PWMN_Start_DMA+0x1cc>
 800c342:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800c346:	4293      	cmp	r3, r2
 800c348:	f000 8086 	beq.w	800c458 <HAL_TIMEx_PWMN_Start_DMA+0x1cc>
 800c34c:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800c350:	4293      	cmp	r3, r2
 800c352:	f000 8081 	beq.w	800c458 <HAL_TIMEx_PWMN_Start_DMA+0x1cc>
      __HAL_TIM_ENABLE(htim);
 800c356:	681a      	ldr	r2, [r3, #0]
 800c358:	f042 0201 	orr.w	r2, r2, #1
 800c35c:	601a      	str	r2, [r3, #0]
 800c35e:	2000      	movs	r0, #0
 800c360:	e088      	b.n	800c474 <HAL_TIMEx_PWMN_Start_DMA+0x1e8>
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 800c362:	2904      	cmp	r1, #4
 800c364:	d009      	beq.n	800c37a <HAL_TIMEx_PWMN_Start_DMA+0xee>
 800c366:	2908      	cmp	r1, #8
 800c368:	d00f      	beq.n	800c38a <HAL_TIMEx_PWMN_Start_DMA+0xfe>
 800c36a:	f890 0045 	ldrb.w	r0, [r0, #69]	@ 0x45
 800c36e:	b2c0      	uxtb	r0, r0
 800c370:	2802      	cmp	r0, #2
 800c372:	bf14      	ite	ne
 800c374:	2000      	movne	r0, #0
 800c376:	2001      	moveq	r0, #1
 800c378:	e795      	b.n	800c2a6 <HAL_TIMEx_PWMN_Start_DMA+0x1a>
 800c37a:	f890 0043 	ldrb.w	r0, [r0, #67]	@ 0x43
 800c37e:	b2c0      	uxtb	r0, r0
 800c380:	2802      	cmp	r0, #2
 800c382:	bf14      	ite	ne
 800c384:	2000      	movne	r0, #0
 800c386:	2001      	moveq	r0, #1
 800c388:	e78d      	b.n	800c2a6 <HAL_TIMEx_PWMN_Start_DMA+0x1a>
 800c38a:	f890 0044 	ldrb.w	r0, [r0, #68]	@ 0x44
 800c38e:	b2c0      	uxtb	r0, r0
 800c390:	2802      	cmp	r0, #2
 800c392:	bf14      	ite	ne
 800c394:	2000      	movne	r0, #0
 800c396:	2001      	moveq	r0, #1
 800c398:	e785      	b.n	800c2a6 <HAL_TIMEx_PWMN_Start_DMA+0x1a>
  else if (TIM_CHANNEL_N_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 800c39a:	2d04      	cmp	r5, #4
 800c39c:	d009      	beq.n	800c3b2 <HAL_TIMEx_PWMN_Start_DMA+0x126>
 800c39e:	2d08      	cmp	r5, #8
 800c3a0:	d00f      	beq.n	800c3c2 <HAL_TIMEx_PWMN_Start_DMA+0x136>
 800c3a2:	f894 2045 	ldrb.w	r2, [r4, #69]	@ 0x45
 800c3a6:	b2d2      	uxtb	r2, r2
 800c3a8:	2a01      	cmp	r2, #1
 800c3aa:	bf14      	ite	ne
 800c3ac:	2200      	movne	r2, #0
 800c3ae:	2201      	moveq	r2, #1
 800c3b0:	e785      	b.n	800c2be <HAL_TIMEx_PWMN_Start_DMA+0x32>
 800c3b2:	f894 2043 	ldrb.w	r2, [r4, #67]	@ 0x43
 800c3b6:	b2d2      	uxtb	r2, r2
 800c3b8:	2a01      	cmp	r2, #1
 800c3ba:	bf14      	ite	ne
 800c3bc:	2200      	movne	r2, #0
 800c3be:	2201      	moveq	r2, #1
 800c3c0:	e77d      	b.n	800c2be <HAL_TIMEx_PWMN_Start_DMA+0x32>
 800c3c2:	f894 2044 	ldrb.w	r2, [r4, #68]	@ 0x44
 800c3c6:	b2d2      	uxtb	r2, r2
 800c3c8:	2a01      	cmp	r2, #1
 800c3ca:	bf14      	ite	ne
 800c3cc:	2200      	movne	r2, #0
 800c3ce:	2201      	moveq	r2, #1
 800c3d0:	e775      	b.n	800c2be <HAL_TIMEx_PWMN_Start_DMA+0x32>
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800c3d2:	2d04      	cmp	r5, #4
 800c3d4:	d00d      	beq.n	800c3f2 <HAL_TIMEx_PWMN_Start_DMA+0x166>
 800c3d6:	2d08      	cmp	r5, #8
 800c3d8:	d025      	beq.n	800c426 <HAL_TIMEx_PWMN_Start_DMA+0x19a>
 800c3da:	2202      	movs	r2, #2
 800c3dc:	f884 2045 	strb.w	r2, [r4, #69]	@ 0x45
  switch (Channel)
 800c3e0:	2d04      	cmp	r5, #4
 800c3e2:	d009      	beq.n	800c3f8 <HAL_TIMEx_PWMN_Start_DMA+0x16c>
 800c3e4:	2d08      	cmp	r5, #8
 800c3e6:	d021      	beq.n	800c42c <HAL_TIMEx_PWMN_Start_DMA+0x1a0>
 800c3e8:	2d00      	cmp	r5, #0
 800c3ea:	f43f af76 	beq.w	800c2da <HAL_TIMEx_PWMN_Start_DMA+0x4e>
 800c3ee:	2001      	movs	r0, #1
 800c3f0:	e040      	b.n	800c474 <HAL_TIMEx_PWMN_Start_DMA+0x1e8>
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800c3f2:	2202      	movs	r2, #2
 800c3f4:	f884 2043 	strb.w	r2, [r4, #67]	@ 0x43
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseNCplt;
 800c3f8:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 800c3fa:	4925      	ldr	r1, [pc, #148]	@ (800c490 <HAL_TIMEx_PWMN_Start_DMA+0x204>)
 800c3fc:	6291      	str	r1, [r2, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800c3fe:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 800c400:	4924      	ldr	r1, [pc, #144]	@ (800c494 <HAL_TIMEx_PWMN_Start_DMA+0x208>)
 800c402:	62d1      	str	r1, [r2, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAErrorCCxN ;
 800c404:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 800c406:	4924      	ldr	r1, [pc, #144]	@ (800c498 <HAL_TIMEx_PWMN_Start_DMA+0x20c>)
 800c408:	6311      	str	r1, [r2, #48]	@ 0x30
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 800c40a:	6822      	ldr	r2, [r4, #0]
 800c40c:	3238      	adds	r2, #56	@ 0x38
 800c40e:	4631      	mov	r1, r6
 800c410:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 800c412:	f7f7 fc78 	bl	8003d06 <HAL_DMA_Start_IT>
 800c416:	2800      	cmp	r0, #0
 800c418:	d133      	bne.n	800c482 <HAL_TIMEx_PWMN_Start_DMA+0x1f6>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 800c41a:	6822      	ldr	r2, [r4, #0]
 800c41c:	68d3      	ldr	r3, [r2, #12]
 800c41e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800c422:	60d3      	str	r3, [r2, #12]
  if (status == HAL_OK)
 800c424:	e770      	b.n	800c308 <HAL_TIMEx_PWMN_Start_DMA+0x7c>
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800c426:	2202      	movs	r2, #2
 800c428:	f884 2044 	strb.w	r2, [r4, #68]	@ 0x44
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseNCplt;
 800c42c:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 800c42e:	4918      	ldr	r1, [pc, #96]	@ (800c490 <HAL_TIMEx_PWMN_Start_DMA+0x204>)
 800c430:	6291      	str	r1, [r2, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800c432:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 800c434:	4917      	ldr	r1, [pc, #92]	@ (800c494 <HAL_TIMEx_PWMN_Start_DMA+0x208>)
 800c436:	62d1      	str	r1, [r2, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAErrorCCxN ;
 800c438:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 800c43a:	4917      	ldr	r1, [pc, #92]	@ (800c498 <HAL_TIMEx_PWMN_Start_DMA+0x20c>)
 800c43c:	6311      	str	r1, [r2, #48]	@ 0x30
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 800c43e:	6822      	ldr	r2, [r4, #0]
 800c440:	323c      	adds	r2, #60	@ 0x3c
 800c442:	4631      	mov	r1, r6
 800c444:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 800c446:	f7f7 fc5e 	bl	8003d06 <HAL_DMA_Start_IT>
 800c44a:	b9e0      	cbnz	r0, 800c486 <HAL_TIMEx_PWMN_Start_DMA+0x1fa>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 800c44c:	6822      	ldr	r2, [r4, #0]
 800c44e:	68d3      	ldr	r3, [r2, #12]
 800c450:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800c454:	60d3      	str	r3, [r2, #12]
  if (status == HAL_OK)
 800c456:	e757      	b.n	800c308 <HAL_TIMEx_PWMN_Start_DMA+0x7c>
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800c458:	689a      	ldr	r2, [r3, #8]
 800c45a:	f002 0207 	and.w	r2, r2, #7
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c45e:	2a06      	cmp	r2, #6
 800c460:	d013      	beq.n	800c48a <HAL_TIMEx_PWMN_Start_DMA+0x1fe>
        __HAL_TIM_ENABLE(htim);
 800c462:	681a      	ldr	r2, [r3, #0]
 800c464:	f042 0201 	orr.w	r2, r2, #1
 800c468:	601a      	str	r2, [r3, #0]
 800c46a:	2000      	movs	r0, #0
 800c46c:	e002      	b.n	800c474 <HAL_TIMEx_PWMN_Start_DMA+0x1e8>
    return HAL_BUSY;
 800c46e:	2002      	movs	r0, #2
 800c470:	e000      	b.n	800c474 <HAL_TIMEx_PWMN_Start_DMA+0x1e8>
    return HAL_ERROR;
 800c472:	2001      	movs	r0, #1
}
 800c474:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 800c476:	2001      	movs	r0, #1
 800c478:	e7fc      	b.n	800c474 <HAL_TIMEx_PWMN_Start_DMA+0x1e8>
 800c47a:	2001      	movs	r0, #1
 800c47c:	e7fa      	b.n	800c474 <HAL_TIMEx_PWMN_Start_DMA+0x1e8>
        return HAL_ERROR;
 800c47e:	2001      	movs	r0, #1
 800c480:	e7f8      	b.n	800c474 <HAL_TIMEx_PWMN_Start_DMA+0x1e8>
        return HAL_ERROR;
 800c482:	2001      	movs	r0, #1
 800c484:	e7f6      	b.n	800c474 <HAL_TIMEx_PWMN_Start_DMA+0x1e8>
        return HAL_ERROR;
 800c486:	2001      	movs	r0, #1
 800c488:	e7f4      	b.n	800c474 <HAL_TIMEx_PWMN_Start_DMA+0x1e8>
 800c48a:	2000      	movs	r0, #0
 800c48c:	e7f2      	b.n	800c474 <HAL_TIMEx_PWMN_Start_DMA+0x1e8>
 800c48e:	bf00      	nop
 800c490:	0800b497 	.word	0x0800b497
 800c494:	0800896f 	.word	0x0800896f
 800c498:	0800b453 	.word	0x0800b453
 800c49c:	40012c00 	.word	0x40012c00

0800c4a0 <HAL_TIMEx_PWMN_Stop_DMA>:
{
 800c4a0:	b538      	push	{r3, r4, r5, lr}
 800c4a2:	4604      	mov	r4, r0
 800c4a4:	460d      	mov	r5, r1
  switch (Channel)
 800c4a6:	2904      	cmp	r1, #4
 800c4a8:	d034      	beq.n	800c514 <HAL_TIMEx_PWMN_Stop_DMA+0x74>
 800c4aa:	2908      	cmp	r1, #8
 800c4ac:	d03b      	beq.n	800c526 <HAL_TIMEx_PWMN_Stop_DMA+0x86>
 800c4ae:	2900      	cmp	r1, #0
 800c4b0:	d155      	bne.n	800c55e <HAL_TIMEx_PWMN_Stop_DMA+0xbe>
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 800c4b2:	6802      	ldr	r2, [r0, #0]
 800c4b4:	68d3      	ldr	r3, [r2, #12]
 800c4b6:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800c4ba:	60d3      	str	r3, [r2, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 800c4bc:	6a40      	ldr	r0, [r0, #36]	@ 0x24
 800c4be:	f7f7 fc81 	bl	8003dc4 <HAL_DMA_Abort_IT>
    TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_DISABLE);
 800c4c2:	2200      	movs	r2, #0
 800c4c4:	4629      	mov	r1, r5
 800c4c6:	6820      	ldr	r0, [r4, #0]
 800c4c8:	f7fe ffb4 	bl	800b434 <TIM_CCxNChannelCmd>
    __HAL_TIM_MOE_DISABLE(htim);
 800c4cc:	6823      	ldr	r3, [r4, #0]
 800c4ce:	6a19      	ldr	r1, [r3, #32]
 800c4d0:	f241 1211 	movw	r2, #4369	@ 0x1111
 800c4d4:	4211      	tst	r1, r2
 800c4d6:	d108      	bne.n	800c4ea <HAL_TIMEx_PWMN_Stop_DMA+0x4a>
 800c4d8:	6a19      	ldr	r1, [r3, #32]
 800c4da:	f240 4244 	movw	r2, #1092	@ 0x444
 800c4de:	4211      	tst	r1, r2
 800c4e0:	d103      	bne.n	800c4ea <HAL_TIMEx_PWMN_Stop_DMA+0x4a>
 800c4e2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800c4e4:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800c4e8:	645a      	str	r2, [r3, #68]	@ 0x44
    __HAL_TIM_DISABLE(htim);
 800c4ea:	6823      	ldr	r3, [r4, #0]
 800c4ec:	6a19      	ldr	r1, [r3, #32]
 800c4ee:	f241 1211 	movw	r2, #4369	@ 0x1111
 800c4f2:	4211      	tst	r1, r2
 800c4f4:	d108      	bne.n	800c508 <HAL_TIMEx_PWMN_Stop_DMA+0x68>
 800c4f6:	6a19      	ldr	r1, [r3, #32]
 800c4f8:	f240 4244 	movw	r2, #1092	@ 0x444
 800c4fc:	4211      	tst	r1, r2
 800c4fe:	d103      	bne.n	800c508 <HAL_TIMEx_PWMN_Stop_DMA+0x68>
 800c500:	681a      	ldr	r2, [r3, #0]
 800c502:	f022 0201 	bic.w	r2, r2, #1
 800c506:	601a      	str	r2, [r3, #0]
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800c508:	b9b5      	cbnz	r5, 800c538 <HAL_TIMEx_PWMN_Stop_DMA+0x98>
 800c50a:	2301      	movs	r3, #1
 800c50c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800c510:	2000      	movs	r0, #0
}
 800c512:	bd38      	pop	{r3, r4, r5, pc}
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 800c514:	6802      	ldr	r2, [r0, #0]
 800c516:	68d3      	ldr	r3, [r2, #12]
 800c518:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800c51c:	60d3      	str	r3, [r2, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 800c51e:	6a80      	ldr	r0, [r0, #40]	@ 0x28
 800c520:	f7f7 fc50 	bl	8003dc4 <HAL_DMA_Abort_IT>
  if (status == HAL_OK)
 800c524:	e7cd      	b.n	800c4c2 <HAL_TIMEx_PWMN_Stop_DMA+0x22>
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 800c526:	6802      	ldr	r2, [r0, #0]
 800c528:	68d3      	ldr	r3, [r2, #12]
 800c52a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800c52e:	60d3      	str	r3, [r2, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 800c530:	6ac0      	ldr	r0, [r0, #44]	@ 0x2c
 800c532:	f7f7 fc47 	bl	8003dc4 <HAL_DMA_Abort_IT>
  if (status == HAL_OK)
 800c536:	e7c4      	b.n	800c4c2 <HAL_TIMEx_PWMN_Stop_DMA+0x22>
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800c538:	2d04      	cmp	r5, #4
 800c53a:	d006      	beq.n	800c54a <HAL_TIMEx_PWMN_Stop_DMA+0xaa>
 800c53c:	2d08      	cmp	r5, #8
 800c53e:	d009      	beq.n	800c554 <HAL_TIMEx_PWMN_Stop_DMA+0xb4>
 800c540:	2301      	movs	r3, #1
 800c542:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 800c546:	2000      	movs	r0, #0
 800c548:	e7e3      	b.n	800c512 <HAL_TIMEx_PWMN_Stop_DMA+0x72>
 800c54a:	2301      	movs	r3, #1
 800c54c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c550:	2000      	movs	r0, #0
 800c552:	e7de      	b.n	800c512 <HAL_TIMEx_PWMN_Stop_DMA+0x72>
 800c554:	2301      	movs	r3, #1
 800c556:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 800c55a:	2000      	movs	r0, #0
 800c55c:	e7d9      	b.n	800c512 <HAL_TIMEx_PWMN_Stop_DMA+0x72>
  switch (Channel)
 800c55e:	2001      	movs	r0, #1
 800c560:	e7d7      	b.n	800c512 <HAL_TIMEx_PWMN_Stop_DMA+0x72>

0800c562 <HAL_TIMEx_OnePulseN_Start>:
{
 800c562:	b538      	push	{r3, r4, r5, lr}
 800c564:	4604      	mov	r4, r0
  uint32_t input_channel = (OutputChannel == TIM_CHANNEL_1) ? TIM_CHANNEL_2 : TIM_CHANNEL_1;
 800c566:	468e      	mov	lr, r1
 800c568:	b9c1      	cbnz	r1, 800c59c <HAL_TIMEx_OnePulseN_Start+0x3a>
 800c56a:	2504      	movs	r5, #4
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800c56c:	f894 003e 	ldrb.w	r0, [r4, #62]	@ 0x3e
 800c570:	b2c0      	uxtb	r0, r0
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800c572:	f894 303f 	ldrb.w	r3, [r4, #63]	@ 0x3f
 800c576:	b2db      	uxtb	r3, r3
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800c578:	f894 2042 	ldrb.w	r2, [r4, #66]	@ 0x42
 800c57c:	b2d2      	uxtb	r2, r2
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800c57e:	f894 c043 	ldrb.w	ip, [r4, #67]	@ 0x43
 800c582:	fa5f fc8c 	uxtb.w	ip, ip
  if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800c586:	2801      	cmp	r0, #1
 800c588:	d124      	bne.n	800c5d4 <HAL_TIMEx_OnePulseN_Start+0x72>
      || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800c58a:	2b01      	cmp	r3, #1
 800c58c:	d123      	bne.n	800c5d6 <HAL_TIMEx_OnePulseN_Start+0x74>
      || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800c58e:	2a01      	cmp	r2, #1
 800c590:	d122      	bne.n	800c5d8 <HAL_TIMEx_OnePulseN_Start+0x76>
      || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800c592:	f1bc 0f01 	cmp.w	ip, #1
 800c596:	d003      	beq.n	800c5a0 <HAL_TIMEx_OnePulseN_Start+0x3e>
    return HAL_ERROR;
 800c598:	4610      	mov	r0, r2
 800c59a:	e01c      	b.n	800c5d6 <HAL_TIMEx_OnePulseN_Start+0x74>
  uint32_t input_channel = (OutputChannel == TIM_CHANNEL_1) ? TIM_CHANNEL_2 : TIM_CHANNEL_1;
 800c59c:	2500      	movs	r5, #0
 800c59e:	e7e5      	b.n	800c56c <HAL_TIMEx_OnePulseN_Start+0xa>
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800c5a0:	2302      	movs	r3, #2
 800c5a2:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800c5a6:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800c5aa:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800c5ae:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
  TIM_CCxNChannelCmd(htim->Instance, OutputChannel, TIM_CCxN_ENABLE);
 800c5b2:	2204      	movs	r2, #4
 800c5b4:	4671      	mov	r1, lr
 800c5b6:	6820      	ldr	r0, [r4, #0]
 800c5b8:	f7fe ff3c 	bl	800b434 <TIM_CCxNChannelCmd>
  TIM_CCxChannelCmd(htim->Instance, input_channel, TIM_CCx_ENABLE);
 800c5bc:	2201      	movs	r2, #1
 800c5be:	4629      	mov	r1, r5
 800c5c0:	6820      	ldr	r0, [r4, #0]
 800c5c2:	f7fd f842 	bl	800964a <TIM_CCxChannelCmd>
  __HAL_TIM_MOE_ENABLE(htim);
 800c5c6:	6822      	ldr	r2, [r4, #0]
 800c5c8:	6c53      	ldr	r3, [r2, #68]	@ 0x44
 800c5ca:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c5ce:	6453      	str	r3, [r2, #68]	@ 0x44
  return HAL_OK;
 800c5d0:	2000      	movs	r0, #0
 800c5d2:	e000      	b.n	800c5d6 <HAL_TIMEx_OnePulseN_Start+0x74>
    return HAL_ERROR;
 800c5d4:	2001      	movs	r0, #1
}
 800c5d6:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 800c5d8:	4618      	mov	r0, r3
 800c5da:	e7fc      	b.n	800c5d6 <HAL_TIMEx_OnePulseN_Start+0x74>

0800c5dc <HAL_TIMEx_OnePulseN_Stop>:
{
 800c5dc:	b538      	push	{r3, r4, r5, lr}
 800c5de:	4604      	mov	r4, r0
  uint32_t input_channel = (OutputChannel == TIM_CHANNEL_1) ? TIM_CHANNEL_2 : TIM_CHANNEL_1;
 800c5e0:	2900      	cmp	r1, #0
 800c5e2:	d132      	bne.n	800c64a <HAL_TIMEx_OnePulseN_Stop+0x6e>
 800c5e4:	2504      	movs	r5, #4
  TIM_CCxNChannelCmd(htim->Instance, OutputChannel, TIM_CCxN_DISABLE);
 800c5e6:	2200      	movs	r2, #0
 800c5e8:	6820      	ldr	r0, [r4, #0]
 800c5ea:	f7fe ff23 	bl	800b434 <TIM_CCxNChannelCmd>
  TIM_CCxChannelCmd(htim->Instance, input_channel, TIM_CCx_DISABLE);
 800c5ee:	2200      	movs	r2, #0
 800c5f0:	4629      	mov	r1, r5
 800c5f2:	6820      	ldr	r0, [r4, #0]
 800c5f4:	f7fd f829 	bl	800964a <TIM_CCxChannelCmd>
  __HAL_TIM_MOE_DISABLE(htim);
 800c5f8:	6823      	ldr	r3, [r4, #0]
 800c5fa:	6a19      	ldr	r1, [r3, #32]
 800c5fc:	f241 1211 	movw	r2, #4369	@ 0x1111
 800c600:	4211      	tst	r1, r2
 800c602:	d108      	bne.n	800c616 <HAL_TIMEx_OnePulseN_Stop+0x3a>
 800c604:	6a19      	ldr	r1, [r3, #32]
 800c606:	f240 4244 	movw	r2, #1092	@ 0x444
 800c60a:	4211      	tst	r1, r2
 800c60c:	d103      	bne.n	800c616 <HAL_TIMEx_OnePulseN_Stop+0x3a>
 800c60e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800c610:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800c614:	645a      	str	r2, [r3, #68]	@ 0x44
  __HAL_TIM_DISABLE(htim);
 800c616:	6823      	ldr	r3, [r4, #0]
 800c618:	6a19      	ldr	r1, [r3, #32]
 800c61a:	f241 1211 	movw	r2, #4369	@ 0x1111
 800c61e:	4211      	tst	r1, r2
 800c620:	d108      	bne.n	800c634 <HAL_TIMEx_OnePulseN_Stop+0x58>
 800c622:	6a19      	ldr	r1, [r3, #32]
 800c624:	f240 4244 	movw	r2, #1092	@ 0x444
 800c628:	4211      	tst	r1, r2
 800c62a:	d103      	bne.n	800c634 <HAL_TIMEx_OnePulseN_Stop+0x58>
 800c62c:	681a      	ldr	r2, [r3, #0]
 800c62e:	f022 0201 	bic.w	r2, r2, #1
 800c632:	601a      	str	r2, [r3, #0]
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800c634:	2301      	movs	r3, #1
 800c636:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800c63a:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800c63e:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800c642:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
}
 800c646:	2000      	movs	r0, #0
 800c648:	bd38      	pop	{r3, r4, r5, pc}
  uint32_t input_channel = (OutputChannel == TIM_CHANNEL_1) ? TIM_CHANNEL_2 : TIM_CHANNEL_1;
 800c64a:	2500      	movs	r5, #0
 800c64c:	e7cb      	b.n	800c5e6 <HAL_TIMEx_OnePulseN_Stop+0xa>

0800c64e <HAL_TIMEx_OnePulseN_Start_IT>:
{
 800c64e:	b538      	push	{r3, r4, r5, lr}
 800c650:	4604      	mov	r4, r0
  uint32_t input_channel = (OutputChannel == TIM_CHANNEL_1) ? TIM_CHANNEL_2 : TIM_CHANNEL_1;
 800c652:	468e      	mov	lr, r1
 800c654:	b9c1      	cbnz	r1, 800c688 <HAL_TIMEx_OnePulseN_Start_IT+0x3a>
 800c656:	2504      	movs	r5, #4
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800c658:	f894 003e 	ldrb.w	r0, [r4, #62]	@ 0x3e
 800c65c:	b2c0      	uxtb	r0, r0
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800c65e:	f894 303f 	ldrb.w	r3, [r4, #63]	@ 0x3f
 800c662:	b2db      	uxtb	r3, r3
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800c664:	f894 2042 	ldrb.w	r2, [r4, #66]	@ 0x42
 800c668:	b2d2      	uxtb	r2, r2
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800c66a:	f894 c043 	ldrb.w	ip, [r4, #67]	@ 0x43
 800c66e:	fa5f fc8c 	uxtb.w	ip, ip
  if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800c672:	2801      	cmp	r0, #1
 800c674:	d12e      	bne.n	800c6d4 <HAL_TIMEx_OnePulseN_Start_IT+0x86>
      || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800c676:	2b01      	cmp	r3, #1
 800c678:	d12d      	bne.n	800c6d6 <HAL_TIMEx_OnePulseN_Start_IT+0x88>
      || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800c67a:	2a01      	cmp	r2, #1
 800c67c:	d12c      	bne.n	800c6d8 <HAL_TIMEx_OnePulseN_Start_IT+0x8a>
      || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800c67e:	f1bc 0f01 	cmp.w	ip, #1
 800c682:	d003      	beq.n	800c68c <HAL_TIMEx_OnePulseN_Start_IT+0x3e>
    return HAL_ERROR;
 800c684:	4610      	mov	r0, r2
 800c686:	e026      	b.n	800c6d6 <HAL_TIMEx_OnePulseN_Start_IT+0x88>
  uint32_t input_channel = (OutputChannel == TIM_CHANNEL_1) ? TIM_CHANNEL_2 : TIM_CHANNEL_1;
 800c688:	2500      	movs	r5, #0
 800c68a:	e7e5      	b.n	800c658 <HAL_TIMEx_OnePulseN_Start_IT+0xa>
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800c68c:	2302      	movs	r3, #2
 800c68e:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800c692:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800c696:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800c69a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800c69e:	6822      	ldr	r2, [r4, #0]
 800c6a0:	68d3      	ldr	r3, [r2, #12]
 800c6a2:	f043 0302 	orr.w	r3, r3, #2
 800c6a6:	60d3      	str	r3, [r2, #12]
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800c6a8:	6822      	ldr	r2, [r4, #0]
 800c6aa:	68d3      	ldr	r3, [r2, #12]
 800c6ac:	f043 0304 	orr.w	r3, r3, #4
 800c6b0:	60d3      	str	r3, [r2, #12]
  TIM_CCxNChannelCmd(htim->Instance, OutputChannel, TIM_CCxN_ENABLE);
 800c6b2:	2204      	movs	r2, #4
 800c6b4:	4671      	mov	r1, lr
 800c6b6:	6820      	ldr	r0, [r4, #0]
 800c6b8:	f7fe febc 	bl	800b434 <TIM_CCxNChannelCmd>
  TIM_CCxChannelCmd(htim->Instance, input_channel, TIM_CCx_ENABLE);
 800c6bc:	2201      	movs	r2, #1
 800c6be:	4629      	mov	r1, r5
 800c6c0:	6820      	ldr	r0, [r4, #0]
 800c6c2:	f7fc ffc2 	bl	800964a <TIM_CCxChannelCmd>
  __HAL_TIM_MOE_ENABLE(htim);
 800c6c6:	6822      	ldr	r2, [r4, #0]
 800c6c8:	6c53      	ldr	r3, [r2, #68]	@ 0x44
 800c6ca:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c6ce:	6453      	str	r3, [r2, #68]	@ 0x44
  return HAL_OK;
 800c6d0:	2000      	movs	r0, #0
 800c6d2:	e000      	b.n	800c6d6 <HAL_TIMEx_OnePulseN_Start_IT+0x88>
    return HAL_ERROR;
 800c6d4:	2001      	movs	r0, #1
}
 800c6d6:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 800c6d8:	4618      	mov	r0, r3
 800c6da:	e7fc      	b.n	800c6d6 <HAL_TIMEx_OnePulseN_Start_IT+0x88>

0800c6dc <HAL_TIMEx_OnePulseN_Stop_IT>:
{
 800c6dc:	b538      	push	{r3, r4, r5, lr}
 800c6de:	4604      	mov	r4, r0
  uint32_t input_channel = (OutputChannel == TIM_CHANNEL_1) ? TIM_CHANNEL_2 : TIM_CHANNEL_1;
 800c6e0:	2900      	cmp	r1, #0
 800c6e2:	d13c      	bne.n	800c75e <HAL_TIMEx_OnePulseN_Stop_IT+0x82>
 800c6e4:	2504      	movs	r5, #4
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 800c6e6:	6822      	ldr	r2, [r4, #0]
 800c6e8:	68d3      	ldr	r3, [r2, #12]
 800c6ea:	f023 0302 	bic.w	r3, r3, #2
 800c6ee:	60d3      	str	r3, [r2, #12]
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 800c6f0:	6822      	ldr	r2, [r4, #0]
 800c6f2:	68d3      	ldr	r3, [r2, #12]
 800c6f4:	f023 0304 	bic.w	r3, r3, #4
 800c6f8:	60d3      	str	r3, [r2, #12]
  TIM_CCxNChannelCmd(htim->Instance, OutputChannel, TIM_CCxN_DISABLE);
 800c6fa:	2200      	movs	r2, #0
 800c6fc:	6820      	ldr	r0, [r4, #0]
 800c6fe:	f7fe fe99 	bl	800b434 <TIM_CCxNChannelCmd>
  TIM_CCxChannelCmd(htim->Instance, input_channel, TIM_CCx_DISABLE);
 800c702:	2200      	movs	r2, #0
 800c704:	4629      	mov	r1, r5
 800c706:	6820      	ldr	r0, [r4, #0]
 800c708:	f7fc ff9f 	bl	800964a <TIM_CCxChannelCmd>
  __HAL_TIM_MOE_DISABLE(htim);
 800c70c:	6823      	ldr	r3, [r4, #0]
 800c70e:	6a19      	ldr	r1, [r3, #32]
 800c710:	f241 1211 	movw	r2, #4369	@ 0x1111
 800c714:	4211      	tst	r1, r2
 800c716:	d108      	bne.n	800c72a <HAL_TIMEx_OnePulseN_Stop_IT+0x4e>
 800c718:	6a19      	ldr	r1, [r3, #32]
 800c71a:	f240 4244 	movw	r2, #1092	@ 0x444
 800c71e:	4211      	tst	r1, r2
 800c720:	d103      	bne.n	800c72a <HAL_TIMEx_OnePulseN_Stop_IT+0x4e>
 800c722:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800c724:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800c728:	645a      	str	r2, [r3, #68]	@ 0x44
  __HAL_TIM_DISABLE(htim);
 800c72a:	6823      	ldr	r3, [r4, #0]
 800c72c:	6a19      	ldr	r1, [r3, #32]
 800c72e:	f241 1211 	movw	r2, #4369	@ 0x1111
 800c732:	4211      	tst	r1, r2
 800c734:	d108      	bne.n	800c748 <HAL_TIMEx_OnePulseN_Stop_IT+0x6c>
 800c736:	6a19      	ldr	r1, [r3, #32]
 800c738:	f240 4244 	movw	r2, #1092	@ 0x444
 800c73c:	4211      	tst	r1, r2
 800c73e:	d103      	bne.n	800c748 <HAL_TIMEx_OnePulseN_Stop_IT+0x6c>
 800c740:	681a      	ldr	r2, [r3, #0]
 800c742:	f022 0201 	bic.w	r2, r2, #1
 800c746:	601a      	str	r2, [r3, #0]
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800c748:	2301      	movs	r3, #1
 800c74a:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800c74e:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800c752:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800c756:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
}
 800c75a:	2000      	movs	r0, #0
 800c75c:	bd38      	pop	{r3, r4, r5, pc}
  uint32_t input_channel = (OutputChannel == TIM_CHANNEL_1) ? TIM_CHANNEL_2 : TIM_CHANNEL_1;
 800c75e:	2500      	movs	r5, #0
 800c760:	e7c1      	b.n	800c6e6 <HAL_TIMEx_OnePulseN_Stop_IT+0xa>

0800c762 <HAL_TIMEx_ConfigCommutEvent>:
{
 800c762:	4603      	mov	r3, r0
  __HAL_LOCK(htim);
 800c764:	f890 003c 	ldrb.w	r0, [r0, #60]	@ 0x3c
 800c768:	2801      	cmp	r0, #1
 800c76a:	d032      	beq.n	800c7d2 <HAL_TIMEx_ConfigCommutEvent+0x70>
{
 800c76c:	b410      	push	{r4}
  __HAL_LOCK(htim);
 800c76e:	2001      	movs	r0, #1
 800c770:	f883 003c 	strb.w	r0, [r3, #60]	@ 0x3c
  if ((InputTrigger == TIM_TS_ITR0) || (InputTrigger == TIM_TS_ITR1) ||
 800c774:	2920      	cmp	r1, #32
 800c776:	d003      	beq.n	800c780 <HAL_TIMEx_ConfigCommutEvent+0x1e>
 800c778:	d828      	bhi.n	800c7cc <HAL_TIMEx_ConfigCommutEvent+0x6a>
 800c77a:	b109      	cbz	r1, 800c780 <HAL_TIMEx_ConfigCommutEvent+0x1e>
 800c77c:	2910      	cmp	r1, #16
 800c77e:	d108      	bne.n	800c792 <HAL_TIMEx_ConfigCommutEvent+0x30>
    htim->Instance->SMCR &= ~TIM_SMCR_TS;
 800c780:	681c      	ldr	r4, [r3, #0]
 800c782:	68a0      	ldr	r0, [r4, #8]
 800c784:	f020 0070 	bic.w	r0, r0, #112	@ 0x70
 800c788:	60a0      	str	r0, [r4, #8]
    htim->Instance->SMCR |= InputTrigger;
 800c78a:	681c      	ldr	r4, [r3, #0]
 800c78c:	68a0      	ldr	r0, [r4, #8]
 800c78e:	4301      	orrs	r1, r0
 800c790:	60a1      	str	r1, [r4, #8]
  htim->Instance->CR2 |= TIM_CR2_CCPC;
 800c792:	6818      	ldr	r0, [r3, #0]
 800c794:	6841      	ldr	r1, [r0, #4]
 800c796:	f041 0101 	orr.w	r1, r1, #1
 800c79a:	6041      	str	r1, [r0, #4]
  htim->Instance->CR2 &= ~TIM_CR2_CCUS;
 800c79c:	6818      	ldr	r0, [r3, #0]
 800c79e:	6841      	ldr	r1, [r0, #4]
 800c7a0:	f021 0104 	bic.w	r1, r1, #4
 800c7a4:	6041      	str	r1, [r0, #4]
  htim->Instance->CR2 |= CommutationSource;
 800c7a6:	6818      	ldr	r0, [r3, #0]
 800c7a8:	6841      	ldr	r1, [r0, #4]
 800c7aa:	430a      	orrs	r2, r1
 800c7ac:	6042      	str	r2, [r0, #4]
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_COM);
 800c7ae:	6819      	ldr	r1, [r3, #0]
 800c7b0:	68ca      	ldr	r2, [r1, #12]
 800c7b2:	f022 0220 	bic.w	r2, r2, #32
 800c7b6:	60ca      	str	r2, [r1, #12]
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_COM);
 800c7b8:	6819      	ldr	r1, [r3, #0]
 800c7ba:	68ca      	ldr	r2, [r1, #12]
 800c7bc:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800c7c0:	60ca      	str	r2, [r1, #12]
  __HAL_UNLOCK(htim);
 800c7c2:	2000      	movs	r0, #0
 800c7c4:	f883 003c 	strb.w	r0, [r3, #60]	@ 0x3c
}
 800c7c8:	bc10      	pop	{r4}
 800c7ca:	4770      	bx	lr
 800c7cc:	2930      	cmp	r1, #48	@ 0x30
 800c7ce:	d1e0      	bne.n	800c792 <HAL_TIMEx_ConfigCommutEvent+0x30>
 800c7d0:	e7d6      	b.n	800c780 <HAL_TIMEx_ConfigCommutEvent+0x1e>
  __HAL_LOCK(htim);
 800c7d2:	2002      	movs	r0, #2
}
 800c7d4:	4770      	bx	lr

0800c7d6 <HAL_TIMEx_ConfigCommutEvent_IT>:
{
 800c7d6:	4603      	mov	r3, r0
  __HAL_LOCK(htim);
 800c7d8:	f890 003c 	ldrb.w	r0, [r0, #60]	@ 0x3c
 800c7dc:	2801      	cmp	r0, #1
 800c7de:	d032      	beq.n	800c846 <HAL_TIMEx_ConfigCommutEvent_IT+0x70>
{
 800c7e0:	b410      	push	{r4}
  __HAL_LOCK(htim);
 800c7e2:	2001      	movs	r0, #1
 800c7e4:	f883 003c 	strb.w	r0, [r3, #60]	@ 0x3c
  if ((InputTrigger == TIM_TS_ITR0) || (InputTrigger == TIM_TS_ITR1) ||
 800c7e8:	2920      	cmp	r1, #32
 800c7ea:	d003      	beq.n	800c7f4 <HAL_TIMEx_ConfigCommutEvent_IT+0x1e>
 800c7ec:	d828      	bhi.n	800c840 <HAL_TIMEx_ConfigCommutEvent_IT+0x6a>
 800c7ee:	b109      	cbz	r1, 800c7f4 <HAL_TIMEx_ConfigCommutEvent_IT+0x1e>
 800c7f0:	2910      	cmp	r1, #16
 800c7f2:	d108      	bne.n	800c806 <HAL_TIMEx_ConfigCommutEvent_IT+0x30>
    htim->Instance->SMCR &= ~TIM_SMCR_TS;
 800c7f4:	681c      	ldr	r4, [r3, #0]
 800c7f6:	68a0      	ldr	r0, [r4, #8]
 800c7f8:	f020 0070 	bic.w	r0, r0, #112	@ 0x70
 800c7fc:	60a0      	str	r0, [r4, #8]
    htim->Instance->SMCR |= InputTrigger;
 800c7fe:	681c      	ldr	r4, [r3, #0]
 800c800:	68a0      	ldr	r0, [r4, #8]
 800c802:	4301      	orrs	r1, r0
 800c804:	60a1      	str	r1, [r4, #8]
  htim->Instance->CR2 |= TIM_CR2_CCPC;
 800c806:	6818      	ldr	r0, [r3, #0]
 800c808:	6841      	ldr	r1, [r0, #4]
 800c80a:	f041 0101 	orr.w	r1, r1, #1
 800c80e:	6041      	str	r1, [r0, #4]
  htim->Instance->CR2 &= ~TIM_CR2_CCUS;
 800c810:	6818      	ldr	r0, [r3, #0]
 800c812:	6841      	ldr	r1, [r0, #4]
 800c814:	f021 0104 	bic.w	r1, r1, #4
 800c818:	6041      	str	r1, [r0, #4]
  htim->Instance->CR2 |= CommutationSource;
 800c81a:	6818      	ldr	r0, [r3, #0]
 800c81c:	6841      	ldr	r1, [r0, #4]
 800c81e:	430a      	orrs	r2, r1
 800c820:	6042      	str	r2, [r0, #4]
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_COM);
 800c822:	6819      	ldr	r1, [r3, #0]
 800c824:	68ca      	ldr	r2, [r1, #12]
 800c826:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800c82a:	60ca      	str	r2, [r1, #12]
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_COM);
 800c82c:	6819      	ldr	r1, [r3, #0]
 800c82e:	68ca      	ldr	r2, [r1, #12]
 800c830:	f042 0220 	orr.w	r2, r2, #32
 800c834:	60ca      	str	r2, [r1, #12]
  __HAL_UNLOCK(htim);
 800c836:	2000      	movs	r0, #0
 800c838:	f883 003c 	strb.w	r0, [r3, #60]	@ 0x3c
}
 800c83c:	bc10      	pop	{r4}
 800c83e:	4770      	bx	lr
 800c840:	2930      	cmp	r1, #48	@ 0x30
 800c842:	d1e0      	bne.n	800c806 <HAL_TIMEx_ConfigCommutEvent_IT+0x30>
 800c844:	e7d6      	b.n	800c7f4 <HAL_TIMEx_ConfigCommutEvent_IT+0x1e>
  __HAL_LOCK(htim);
 800c846:	2002      	movs	r0, #2
}
 800c848:	4770      	bx	lr
	...

0800c84c <HAL_TIMEx_ConfigCommutEvent_DMA>:
{
 800c84c:	4603      	mov	r3, r0
  __HAL_LOCK(htim);
 800c84e:	f890 003c 	ldrb.w	r0, [r0, #60]	@ 0x3c
 800c852:	2801      	cmp	r0, #1
 800c854:	d03b      	beq.n	800c8ce <HAL_TIMEx_ConfigCommutEvent_DMA+0x82>
{
 800c856:	b410      	push	{r4}
  __HAL_LOCK(htim);
 800c858:	2001      	movs	r0, #1
 800c85a:	f883 003c 	strb.w	r0, [r3, #60]	@ 0x3c
  if ((InputTrigger == TIM_TS_ITR0) || (InputTrigger == TIM_TS_ITR1) ||
 800c85e:	2920      	cmp	r1, #32
 800c860:	d003      	beq.n	800c86a <HAL_TIMEx_ConfigCommutEvent_DMA+0x1e>
 800c862:	d831      	bhi.n	800c8c8 <HAL_TIMEx_ConfigCommutEvent_DMA+0x7c>
 800c864:	b109      	cbz	r1, 800c86a <HAL_TIMEx_ConfigCommutEvent_DMA+0x1e>
 800c866:	2910      	cmp	r1, #16
 800c868:	d108      	bne.n	800c87c <HAL_TIMEx_ConfigCommutEvent_DMA+0x30>
    htim->Instance->SMCR &= ~TIM_SMCR_TS;
 800c86a:	681c      	ldr	r4, [r3, #0]
 800c86c:	68a0      	ldr	r0, [r4, #8]
 800c86e:	f020 0070 	bic.w	r0, r0, #112	@ 0x70
 800c872:	60a0      	str	r0, [r4, #8]
    htim->Instance->SMCR |= InputTrigger;
 800c874:	681c      	ldr	r4, [r3, #0]
 800c876:	68a0      	ldr	r0, [r4, #8]
 800c878:	4301      	orrs	r1, r0
 800c87a:	60a1      	str	r1, [r4, #8]
  htim->Instance->CR2 |= TIM_CR2_CCPC;
 800c87c:	6818      	ldr	r0, [r3, #0]
 800c87e:	6841      	ldr	r1, [r0, #4]
 800c880:	f041 0101 	orr.w	r1, r1, #1
 800c884:	6041      	str	r1, [r0, #4]
  htim->Instance->CR2 &= ~TIM_CR2_CCUS;
 800c886:	6818      	ldr	r0, [r3, #0]
 800c888:	6841      	ldr	r1, [r0, #4]
 800c88a:	f021 0104 	bic.w	r1, r1, #4
 800c88e:	6041      	str	r1, [r0, #4]
  htim->Instance->CR2 |= CommutationSource;
 800c890:	6818      	ldr	r0, [r3, #0]
 800c892:	6841      	ldr	r1, [r0, #4]
 800c894:	430a      	orrs	r2, r1
 800c896:	6042      	str	r2, [r0, #4]
  htim->hdma[TIM_DMA_ID_COMMUTATION]->XferCpltCallback = TIMEx_DMACommutationCplt;
 800c898:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800c89a:	490e      	ldr	r1, [pc, #56]	@ (800c8d4 <HAL_TIMEx_ConfigCommutEvent_DMA+0x88>)
 800c89c:	6291      	str	r1, [r2, #40]	@ 0x28
  htim->hdma[TIM_DMA_ID_COMMUTATION]->XferHalfCpltCallback = TIMEx_DMACommutationHalfCplt;
 800c89e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800c8a0:	490d      	ldr	r1, [pc, #52]	@ (800c8d8 <HAL_TIMEx_ConfigCommutEvent_DMA+0x8c>)
 800c8a2:	62d1      	str	r1, [r2, #44]	@ 0x2c
  htim->hdma[TIM_DMA_ID_COMMUTATION]->XferErrorCallback = TIM_DMAError;
 800c8a4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800c8a6:	490d      	ldr	r1, [pc, #52]	@ (800c8dc <HAL_TIMEx_ConfigCommutEvent_DMA+0x90>)
 800c8a8:	6311      	str	r1, [r2, #48]	@ 0x30
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_COM);
 800c8aa:	6819      	ldr	r1, [r3, #0]
 800c8ac:	68ca      	ldr	r2, [r1, #12]
 800c8ae:	f022 0220 	bic.w	r2, r2, #32
 800c8b2:	60ca      	str	r2, [r1, #12]
  __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_COM);
 800c8b4:	6819      	ldr	r1, [r3, #0]
 800c8b6:	68ca      	ldr	r2, [r1, #12]
 800c8b8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800c8bc:	60ca      	str	r2, [r1, #12]
  __HAL_UNLOCK(htim);
 800c8be:	2000      	movs	r0, #0
 800c8c0:	f883 003c 	strb.w	r0, [r3, #60]	@ 0x3c
}
 800c8c4:	bc10      	pop	{r4}
 800c8c6:	4770      	bx	lr
 800c8c8:	2930      	cmp	r1, #48	@ 0x30
 800c8ca:	d1d7      	bne.n	800c87c <HAL_TIMEx_ConfigCommutEvent_DMA+0x30>
 800c8cc:	e7cd      	b.n	800c86a <HAL_TIMEx_ConfigCommutEvent_DMA+0x1e>
  __HAL_LOCK(htim);
 800c8ce:	2002      	movs	r0, #2
}
 800c8d0:	4770      	bx	lr
 800c8d2:	bf00      	nop
 800c8d4:	0800c9b5 	.word	0x0800c9b5
 800c8d8:	0800c9c7 	.word	0x0800c9c7
 800c8dc:	08008b31 	.word	0x08008b31

0800c8e0 <HAL_TIMEx_MasterConfigSynchronization>:
  __HAL_LOCK(htim);
 800c8e0:	f890 203c 	ldrb.w	r2, [r0, #60]	@ 0x3c
 800c8e4:	2a01      	cmp	r2, #1
 800c8e6:	d034      	beq.n	800c952 <HAL_TIMEx_MasterConfigSynchronization+0x72>
{
 800c8e8:	b410      	push	{r4}
 800c8ea:	4603      	mov	r3, r0
  __HAL_LOCK(htim);
 800c8ec:	2201      	movs	r2, #1
 800c8ee:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 800c8f2:	2202      	movs	r2, #2
 800c8f4:	f880 203d 	strb.w	r2, [r0, #61]	@ 0x3d
  tmpcr2 = htim->Instance->CR2;
 800c8f8:	6802      	ldr	r2, [r0, #0]
 800c8fa:	6850      	ldr	r0, [r2, #4]
  tmpsmcr = htim->Instance->SMCR;
 800c8fc:	6894      	ldr	r4, [r2, #8]
  tmpcr2 &= ~TIM_CR2_MMS;
 800c8fe:	f020 0c70 	bic.w	ip, r0, #112	@ 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800c902:	6808      	ldr	r0, [r1, #0]
 800c904:	ea40 000c 	orr.w	r0, r0, ip
  htim->Instance->CR2 = tmpcr2;
 800c908:	6050      	str	r0, [r2, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c90a:	681a      	ldr	r2, [r3, #0]
 800c90c:	4812      	ldr	r0, [pc, #72]	@ (800c958 <HAL_TIMEx_MasterConfigSynchronization+0x78>)
 800c90e:	4282      	cmp	r2, r0
 800c910:	d012      	beq.n	800c938 <HAL_TIMEx_MasterConfigSynchronization+0x58>
 800c912:	f500 6000 	add.w	r0, r0, #2048	@ 0x800
 800c916:	4282      	cmp	r2, r0
 800c918:	d00e      	beq.n	800c938 <HAL_TIMEx_MasterConfigSynchronization+0x58>
 800c91a:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
 800c91e:	d00b      	beq.n	800c938 <HAL_TIMEx_MasterConfigSynchronization+0x58>
 800c920:	f5a0 3098 	sub.w	r0, r0, #77824	@ 0x13000
 800c924:	4282      	cmp	r2, r0
 800c926:	d007      	beq.n	800c938 <HAL_TIMEx_MasterConfigSynchronization+0x58>
 800c928:	f500 6080 	add.w	r0, r0, #1024	@ 0x400
 800c92c:	4282      	cmp	r2, r0
 800c92e:	d003      	beq.n	800c938 <HAL_TIMEx_MasterConfigSynchronization+0x58>
 800c930:	f500 6080 	add.w	r0, r0, #1024	@ 0x400
 800c934:	4282      	cmp	r2, r0
 800c936:	d104      	bne.n	800c942 <HAL_TIMEx_MasterConfigSynchronization+0x62>
    tmpsmcr &= ~TIM_SMCR_MSM;
 800c938:	f024 0480 	bic.w	r4, r4, #128	@ 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800c93c:	6849      	ldr	r1, [r1, #4]
 800c93e:	4321      	orrs	r1, r4
    htim->Instance->SMCR = tmpsmcr;
 800c940:	6091      	str	r1, [r2, #8]
  htim->State = HAL_TIM_STATE_READY;
 800c942:	2201      	movs	r2, #1
 800c944:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 800c948:	2000      	movs	r0, #0
 800c94a:	f883 003c 	strb.w	r0, [r3, #60]	@ 0x3c
}
 800c94e:	bc10      	pop	{r4}
 800c950:	4770      	bx	lr
  __HAL_LOCK(htim);
 800c952:	2002      	movs	r0, #2
}
 800c954:	4770      	bx	lr
 800c956:	bf00      	nop
 800c958:	40012c00 	.word	0x40012c00

0800c95c <HAL_TIMEx_ConfigBreakDeadTime>:
{
 800c95c:	4602      	mov	r2, r0
  __HAL_LOCK(htim);
 800c95e:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 800c962:	2b01      	cmp	r3, #1
 800c964:	d021      	beq.n	800c9aa <HAL_TIMEx_ConfigBreakDeadTime+0x4e>
 800c966:	2301      	movs	r3, #1
 800c968:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800c96c:	68cb      	ldr	r3, [r1, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800c96e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800c972:	6888      	ldr	r0, [r1, #8]
 800c974:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800c976:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800c97a:	6848      	ldr	r0, [r1, #4]
 800c97c:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800c97e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800c982:	6808      	ldr	r0, [r1, #0]
 800c984:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800c986:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800c98a:	6908      	ldr	r0, [r1, #16]
 800c98c:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800c98e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800c992:	6948      	ldr	r0, [r1, #20]
 800c994:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800c996:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800c99a:	69c9      	ldr	r1, [r1, #28]
 800c99c:	430b      	orrs	r3, r1
  htim->Instance->BDTR = tmpbdtr;
 800c99e:	6811      	ldr	r1, [r2, #0]
 800c9a0:	644b      	str	r3, [r1, #68]	@ 0x44
  __HAL_UNLOCK(htim);
 800c9a2:	2000      	movs	r0, #0
 800c9a4:	f882 003c 	strb.w	r0, [r2, #60]	@ 0x3c
  return HAL_OK;
 800c9a8:	4770      	bx	lr
  __HAL_LOCK(htim);
 800c9aa:	2002      	movs	r0, #2
}
 800c9ac:	4770      	bx	lr

0800c9ae <HAL_TIMEx_RemapConfig>:
}
 800c9ae:	2000      	movs	r0, #0
 800c9b0:	4770      	bx	lr

0800c9b2 <HAL_TIMEx_CommutCallback>:
}
 800c9b2:	4770      	bx	lr

0800c9b4 <TIMEx_DMACommutationCplt>:
{
 800c9b4:	b508      	push	{r3, lr}
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800c9b6:	6a40      	ldr	r0, [r0, #36]	@ 0x24
  htim->State = HAL_TIM_STATE_READY;
 800c9b8:	2301      	movs	r3, #1
 800c9ba:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
  HAL_TIMEx_CommutCallback(htim);
 800c9be:	f7ff fff8 	bl	800c9b2 <HAL_TIMEx_CommutCallback>
}
 800c9c2:	bd08      	pop	{r3, pc}

0800c9c4 <HAL_TIMEx_CommutHalfCpltCallback>:
}
 800c9c4:	4770      	bx	lr

0800c9c6 <TIMEx_DMACommutationHalfCplt>:
{
 800c9c6:	b508      	push	{r3, lr}
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800c9c8:	6a40      	ldr	r0, [r0, #36]	@ 0x24
  htim->State = HAL_TIM_STATE_READY;
 800c9ca:	2301      	movs	r3, #1
 800c9cc:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
  HAL_TIMEx_CommutHalfCpltCallback(htim);
 800c9d0:	f7ff fff8 	bl	800c9c4 <HAL_TIMEx_CommutHalfCpltCallback>
}
 800c9d4:	bd08      	pop	{r3, pc}

0800c9d6 <HAL_TIMEx_BreakCallback>:
}
 800c9d6:	4770      	bx	lr

0800c9d8 <HAL_TIMEx_HallSensor_GetState>:
  return htim->State;
 800c9d8:	f890 003d 	ldrb.w	r0, [r0, #61]	@ 0x3d
}
 800c9dc:	4770      	bx	lr

0800c9de <HAL_TIMEx_GetChannelNState>:
  channel_state = TIM_CHANNEL_N_STATE_GET(htim, ChannelN);
 800c9de:	b919      	cbnz	r1, 800c9e8 <HAL_TIMEx_GetChannelNState+0xa>
 800c9e0:	f890 0042 	ldrb.w	r0, [r0, #66]	@ 0x42
 800c9e4:	b2c0      	uxtb	r0, r0
 800c9e6:	4770      	bx	lr
 800c9e8:	2904      	cmp	r1, #4
 800c9ea:	d005      	beq.n	800c9f8 <HAL_TIMEx_GetChannelNState+0x1a>
 800c9ec:	2908      	cmp	r1, #8
 800c9ee:	d007      	beq.n	800ca00 <HAL_TIMEx_GetChannelNState+0x22>
 800c9f0:	f890 0045 	ldrb.w	r0, [r0, #69]	@ 0x45
 800c9f4:	b2c0      	uxtb	r0, r0
}
 800c9f6:	4770      	bx	lr
  channel_state = TIM_CHANNEL_N_STATE_GET(htim, ChannelN);
 800c9f8:	f890 0043 	ldrb.w	r0, [r0, #67]	@ 0x43
 800c9fc:	b2c0      	uxtb	r0, r0
 800c9fe:	4770      	bx	lr
 800ca00:	f890 0044 	ldrb.w	r0, [r0, #68]	@ 0x44
 800ca04:	b2c0      	uxtb	r0, r0
 800ca06:	4770      	bx	lr

0800ca08 <UART_EndTxTransfer>:
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800ca08:	6802      	ldr	r2, [r0, #0]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ca0a:	f102 030c 	add.w	r3, r2, #12
 800ca0e:	e853 3f00 	ldrex	r3, [r3]
 800ca12:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ca16:	320c      	adds	r2, #12
 800ca18:	e842 3100 	strex	r1, r3, [r2]
 800ca1c:	2900      	cmp	r1, #0
 800ca1e:	d1f3      	bne.n	800ca08 <UART_EndTxTransfer>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800ca20:	2320      	movs	r3, #32
 800ca22:	f880 3041 	strb.w	r3, [r0, #65]	@ 0x41
}
 800ca26:	4770      	bx	lr

0800ca28 <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800ca28:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ca2a:	f102 030c 	add.w	r3, r2, #12
 800ca2e:	e853 3f00 	ldrex	r3, [r3]
 800ca32:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ca36:	320c      	adds	r2, #12
 800ca38:	e842 3100 	strex	r1, r3, [r2]
 800ca3c:	2900      	cmp	r1, #0
 800ca3e:	d1f3      	bne.n	800ca28 <UART_EndRxTransfer>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ca40:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ca42:	f102 0314 	add.w	r3, r2, #20
 800ca46:	e853 3f00 	ldrex	r3, [r3]
 800ca4a:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ca4e:	3214      	adds	r2, #20
 800ca50:	e842 3100 	strex	r1, r3, [r2]
 800ca54:	2900      	cmp	r1, #0
 800ca56:	d1f3      	bne.n	800ca40 <UART_EndRxTransfer+0x18>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ca58:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 800ca5a:	2b01      	cmp	r3, #1
 800ca5c:	d005      	beq.n	800ca6a <UART_EndRxTransfer+0x42>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800ca5e:	2320      	movs	r3, #32
 800ca60:	f880 3042 	strb.w	r3, [r0, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ca64:	2300      	movs	r3, #0
 800ca66:	6303      	str	r3, [r0, #48]	@ 0x30
}
 800ca68:	4770      	bx	lr
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ca6a:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ca6c:	f102 030c 	add.w	r3, r2, #12
 800ca70:	e853 3f00 	ldrex	r3, [r3]
 800ca74:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ca78:	320c      	adds	r2, #12
 800ca7a:	e842 3100 	strex	r1, r3, [r2]
 800ca7e:	2900      	cmp	r1, #0
 800ca80:	d1f3      	bne.n	800ca6a <UART_EndRxTransfer+0x42>
 800ca82:	e7ec      	b.n	800ca5e <UART_EndRxTransfer+0x36>

0800ca84 <UART_Transmit_IT>:
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800ca84:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 800ca88:	b2db      	uxtb	r3, r3
 800ca8a:	2b21      	cmp	r3, #33	@ 0x21
 800ca8c:	d001      	beq.n	800ca92 <UART_Transmit_IT+0xe>
    }
    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 800ca8e:	2002      	movs	r0, #2
  }
}
 800ca90:	4770      	bx	lr
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800ca92:	6883      	ldr	r3, [r0, #8]
 800ca94:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ca98:	d017      	beq.n	800caca <UART_Transmit_IT+0x46>
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800ca9a:	6a03      	ldr	r3, [r0, #32]
 800ca9c:	1c5a      	adds	r2, r3, #1
 800ca9e:	6202      	str	r2, [r0, #32]
 800caa0:	781a      	ldrb	r2, [r3, #0]
 800caa2:	6803      	ldr	r3, [r0, #0]
 800caa4:	605a      	str	r2, [r3, #4]
    if (--huart->TxXferCount == 0U)
 800caa6:	8cc3      	ldrh	r3, [r0, #38]	@ 0x26
 800caa8:	b29b      	uxth	r3, r3
 800caaa:	3b01      	subs	r3, #1
 800caac:	b29b      	uxth	r3, r3
 800caae:	84c3      	strh	r3, [r0, #38]	@ 0x26
 800cab0:	b94b      	cbnz	r3, 800cac6 <UART_Transmit_IT+0x42>
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800cab2:	6802      	ldr	r2, [r0, #0]
 800cab4:	68d3      	ldr	r3, [r2, #12]
 800cab6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800caba:	60d3      	str	r3, [r2, #12]
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800cabc:	6802      	ldr	r2, [r0, #0]
 800cabe:	68d3      	ldr	r3, [r2, #12]
 800cac0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800cac4:	60d3      	str	r3, [r2, #12]
    return HAL_OK;
 800cac6:	2000      	movs	r0, #0
 800cac8:	4770      	bx	lr
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800caca:	6903      	ldr	r3, [r0, #16]
 800cacc:	2b00      	cmp	r3, #0
 800cace:	d1e4      	bne.n	800ca9a <UART_Transmit_IT+0x16>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800cad0:	6a03      	ldr	r3, [r0, #32]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800cad2:	881b      	ldrh	r3, [r3, #0]
 800cad4:	6802      	ldr	r2, [r0, #0]
 800cad6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cada:	6053      	str	r3, [r2, #4]
      huart->pTxBuffPtr += 2U;
 800cadc:	6a03      	ldr	r3, [r0, #32]
 800cade:	3302      	adds	r3, #2
 800cae0:	6203      	str	r3, [r0, #32]
 800cae2:	e7e0      	b.n	800caa6 <UART_Transmit_IT+0x22>

0800cae4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800cae4:	b510      	push	{r4, lr}
 800cae6:	4604      	mov	r4, r0
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800cae8:	6802      	ldr	r2, [r0, #0]
 800caea:	6913      	ldr	r3, [r2, #16]
 800caec:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800caf0:	68c1      	ldr	r1, [r0, #12]
 800caf2:	430b      	orrs	r3, r1
 800caf4:	6113      	str	r3, [r2, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800caf6:	6883      	ldr	r3, [r0, #8]
 800caf8:	6902      	ldr	r2, [r0, #16]
 800cafa:	4313      	orrs	r3, r2
 800cafc:	6942      	ldr	r2, [r0, #20]
 800cafe:	431a      	orrs	r2, r3
  MODIFY_REG(huart->Instance->CR1,
 800cb00:	6801      	ldr	r1, [r0, #0]
 800cb02:	68cb      	ldr	r3, [r1, #12]
 800cb04:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 800cb08:	f023 030c 	bic.w	r3, r3, #12
 800cb0c:	4313      	orrs	r3, r2
 800cb0e:	60cb      	str	r3, [r1, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800cb10:	6802      	ldr	r2, [r0, #0]
 800cb12:	6953      	ldr	r3, [r2, #20]
 800cb14:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800cb18:	6981      	ldr	r1, [r0, #24]
 800cb1a:	430b      	orrs	r3, r1
 800cb1c:	6153      	str	r3, [r2, #20]


  if(huart->Instance == USART1)
 800cb1e:	6802      	ldr	r2, [r0, #0]
 800cb20:	4b13      	ldr	r3, [pc, #76]	@ (800cb70 <UART_SetConfig+0x8c>)
 800cb22:	429a      	cmp	r2, r3
 800cb24:	d020      	beq.n	800cb68 <UART_SetConfig+0x84>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 800cb26:	f7f9 fae3 	bl	80060f0 <HAL_RCC_GetPCLK1Freq>
 800cb2a:	4602      	mov	r2, r0
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800cb2c:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 800cb30:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 800cb34:	6863      	ldr	r3, [r4, #4]
 800cb36:	009b      	lsls	r3, r3, #2
 800cb38:	fbb2 f2f3 	udiv	r2, r2, r3
 800cb3c:	480d      	ldr	r0, [pc, #52]	@ (800cb74 <UART_SetConfig+0x90>)
 800cb3e:	fba0 3102 	umull	r3, r1, r0, r2
 800cb42:	0949      	lsrs	r1, r1, #5
 800cb44:	2364      	movs	r3, #100	@ 0x64
 800cb46:	fb03 2311 	mls	r3, r3, r1, r2
 800cb4a:	011b      	lsls	r3, r3, #4
 800cb4c:	3332      	adds	r3, #50	@ 0x32
 800cb4e:	fba0 0303 	umull	r0, r3, r0, r3
 800cb52:	095b      	lsrs	r3, r3, #5
 800cb54:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800cb58:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 800cb5c:	f003 030f 	and.w	r3, r3, #15
 800cb60:	6821      	ldr	r1, [r4, #0]
 800cb62:	4413      	add	r3, r2
 800cb64:	608b      	str	r3, [r1, #8]
#endif /* USART_CR1_OVER8 */
}
 800cb66:	bd10      	pop	{r4, pc}
    pclk = HAL_RCC_GetPCLK2Freq();
 800cb68:	f7f9 fad2 	bl	8006110 <HAL_RCC_GetPCLK2Freq>
 800cb6c:	4602      	mov	r2, r0
 800cb6e:	e7dd      	b.n	800cb2c <UART_SetConfig+0x48>
 800cb70:	40013800 	.word	0x40013800
 800cb74:	51eb851f 	.word	0x51eb851f

0800cb78 <UART_WaitOnFlagUntilTimeout>:
{
 800cb78:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800cb7c:	b083      	sub	sp, #12
 800cb7e:	4605      	mov	r5, r0
 800cb80:	460e      	mov	r6, r1
 800cb82:	4617      	mov	r7, r2
 800cb84:	4699      	mov	r9, r3
 800cb86:	f8dd 8028 	ldr.w	r8, [sp, #40]	@ 0x28
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800cb8a:	682b      	ldr	r3, [r5, #0]
 800cb8c:	681c      	ldr	r4, [r3, #0]
 800cb8e:	ea36 0404 	bics.w	r4, r6, r4
 800cb92:	bf0c      	ite	eq
 800cb94:	2401      	moveq	r4, #1
 800cb96:	2400      	movne	r4, #0
 800cb98:	42bc      	cmp	r4, r7
 800cb9a:	d128      	bne.n	800cbee <UART_WaitOnFlagUntilTimeout+0x76>
    if (Timeout != HAL_MAX_DELAY)
 800cb9c:	f1b8 3fff 	cmp.w	r8, #4294967295
 800cba0:	d0f3      	beq.n	800cb8a <UART_WaitOnFlagUntilTimeout+0x12>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800cba2:	f7f6 fe03 	bl	80037ac <HAL_GetTick>
 800cba6:	eba0 0009 	sub.w	r0, r0, r9
 800cbaa:	4540      	cmp	r0, r8
 800cbac:	d823      	bhi.n	800cbf6 <UART_WaitOnFlagUntilTimeout+0x7e>
 800cbae:	f1b8 0f00 	cmp.w	r8, #0
 800cbb2:	d022      	beq.n	800cbfa <UART_WaitOnFlagUntilTimeout+0x82>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800cbb4:	682b      	ldr	r3, [r5, #0]
 800cbb6:	68da      	ldr	r2, [r3, #12]
 800cbb8:	f012 0f04 	tst.w	r2, #4
 800cbbc:	d0e5      	beq.n	800cb8a <UART_WaitOnFlagUntilTimeout+0x12>
 800cbbe:	2e80      	cmp	r6, #128	@ 0x80
 800cbc0:	d0e3      	beq.n	800cb8a <UART_WaitOnFlagUntilTimeout+0x12>
 800cbc2:	2e40      	cmp	r6, #64	@ 0x40
 800cbc4:	d0e1      	beq.n	800cb8a <UART_WaitOnFlagUntilTimeout+0x12>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800cbc6:	681a      	ldr	r2, [r3, #0]
 800cbc8:	f012 0f08 	tst.w	r2, #8
 800cbcc:	d0dd      	beq.n	800cb8a <UART_WaitOnFlagUntilTimeout+0x12>
          __HAL_UART_CLEAR_OREFLAG(huart);
 800cbce:	2400      	movs	r4, #0
 800cbd0:	9401      	str	r4, [sp, #4]
 800cbd2:	681a      	ldr	r2, [r3, #0]
 800cbd4:	9201      	str	r2, [sp, #4]
 800cbd6:	685b      	ldr	r3, [r3, #4]
 800cbd8:	9301      	str	r3, [sp, #4]
 800cbda:	9b01      	ldr	r3, [sp, #4]
          UART_EndRxTransfer(huart);
 800cbdc:	4628      	mov	r0, r5
 800cbde:	f7ff ff23 	bl	800ca28 <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800cbe2:	2308      	movs	r3, #8
 800cbe4:	646b      	str	r3, [r5, #68]	@ 0x44
          __HAL_UNLOCK(huart);
 800cbe6:	f885 4040 	strb.w	r4, [r5, #64]	@ 0x40
          return HAL_ERROR;
 800cbea:	2001      	movs	r0, #1
 800cbec:	e000      	b.n	800cbf0 <UART_WaitOnFlagUntilTimeout+0x78>
  return HAL_OK;
 800cbee:	2000      	movs	r0, #0
}
 800cbf0:	b003      	add	sp, #12
 800cbf2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        return HAL_TIMEOUT;
 800cbf6:	2003      	movs	r0, #3
 800cbf8:	e7fa      	b.n	800cbf0 <UART_WaitOnFlagUntilTimeout+0x78>
 800cbfa:	2003      	movs	r0, #3
 800cbfc:	e7f8      	b.n	800cbf0 <UART_WaitOnFlagUntilTimeout+0x78>
}
 800cbfe:	4770      	bx	lr

0800cc00 <HAL_UART_Init>:
  if (huart == NULL)
 800cc00:	b360      	cbz	r0, 800cc5c <HAL_UART_Init+0x5c>
{
 800cc02:	b510      	push	{r4, lr}
 800cc04:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 800cc06:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 800cc0a:	b313      	cbz	r3, 800cc52 <HAL_UART_Init+0x52>
  huart->gState = HAL_UART_STATE_BUSY;
 800cc0c:	2324      	movs	r3, #36	@ 0x24
 800cc0e:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  __HAL_UART_DISABLE(huart);
 800cc12:	6822      	ldr	r2, [r4, #0]
 800cc14:	68d3      	ldr	r3, [r2, #12]
 800cc16:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800cc1a:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 800cc1c:	4620      	mov	r0, r4
 800cc1e:	f7ff ff61 	bl	800cae4 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800cc22:	6822      	ldr	r2, [r4, #0]
 800cc24:	6913      	ldr	r3, [r2, #16]
 800cc26:	f423 4390 	bic.w	r3, r3, #18432	@ 0x4800
 800cc2a:	6113      	str	r3, [r2, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800cc2c:	6822      	ldr	r2, [r4, #0]
 800cc2e:	6953      	ldr	r3, [r2, #20]
 800cc30:	f023 032a 	bic.w	r3, r3, #42	@ 0x2a
 800cc34:	6153      	str	r3, [r2, #20]
  __HAL_UART_ENABLE(huart);
 800cc36:	6822      	ldr	r2, [r4, #0]
 800cc38:	68d3      	ldr	r3, [r2, #12]
 800cc3a:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800cc3e:	60d3      	str	r3, [r2, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800cc40:	2000      	movs	r0, #0
 800cc42:	6460      	str	r0, [r4, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800cc44:	2320      	movs	r3, #32
 800cc46:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800cc4a:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800cc4e:	6360      	str	r0, [r4, #52]	@ 0x34
}
 800cc50:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 800cc52:	f880 3040 	strb.w	r3, [r0, #64]	@ 0x40
    HAL_UART_MspInit(huart);
 800cc56:	f7f6 fc8f 	bl	8003578 <HAL_UART_MspInit>
 800cc5a:	e7d7      	b.n	800cc0c <HAL_UART_Init+0xc>
    return HAL_ERROR;
 800cc5c:	2001      	movs	r0, #1
}
 800cc5e:	4770      	bx	lr

0800cc60 <HAL_HalfDuplex_Init>:
  if (huart == NULL)
 800cc60:	2800      	cmp	r0, #0
 800cc62:	d031      	beq.n	800ccc8 <HAL_HalfDuplex_Init+0x68>
{
 800cc64:	b510      	push	{r4, lr}
 800cc66:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 800cc68:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 800cc6c:	b33b      	cbz	r3, 800ccbe <HAL_HalfDuplex_Init+0x5e>
  huart->gState = HAL_UART_STATE_BUSY;
 800cc6e:	2324      	movs	r3, #36	@ 0x24
 800cc70:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  __HAL_UART_DISABLE(huart);
 800cc74:	6822      	ldr	r2, [r4, #0]
 800cc76:	68d3      	ldr	r3, [r2, #12]
 800cc78:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800cc7c:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 800cc7e:	4620      	mov	r0, r4
 800cc80:	f7ff ff30 	bl	800cae4 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800cc84:	6822      	ldr	r2, [r4, #0]
 800cc86:	6913      	ldr	r3, [r2, #16]
 800cc88:	f423 4390 	bic.w	r3, r3, #18432	@ 0x4800
 800cc8c:	6113      	str	r3, [r2, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_IREN | USART_CR3_SCEN));
 800cc8e:	6822      	ldr	r2, [r4, #0]
 800cc90:	6953      	ldr	r3, [r2, #20]
 800cc92:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 800cc96:	6153      	str	r3, [r2, #20]
  SET_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 800cc98:	6822      	ldr	r2, [r4, #0]
 800cc9a:	6953      	ldr	r3, [r2, #20]
 800cc9c:	f043 0308 	orr.w	r3, r3, #8
 800cca0:	6153      	str	r3, [r2, #20]
  __HAL_UART_ENABLE(huart);
 800cca2:	6822      	ldr	r2, [r4, #0]
 800cca4:	68d3      	ldr	r3, [r2, #12]
 800cca6:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800ccaa:	60d3      	str	r3, [r2, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ccac:	2000      	movs	r0, #0
 800ccae:	6460      	str	r0, [r4, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800ccb0:	2320      	movs	r3, #32
 800ccb2:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800ccb6:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800ccba:	6360      	str	r0, [r4, #52]	@ 0x34
}
 800ccbc:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 800ccbe:	f880 3040 	strb.w	r3, [r0, #64]	@ 0x40
    HAL_UART_MspInit(huart);
 800ccc2:	f7f6 fc59 	bl	8003578 <HAL_UART_MspInit>
 800ccc6:	e7d2      	b.n	800cc6e <HAL_HalfDuplex_Init+0xe>
    return HAL_ERROR;
 800ccc8:	2001      	movs	r0, #1
}
 800ccca:	4770      	bx	lr

0800cccc <HAL_LIN_Init>:
  if (huart == NULL)
 800cccc:	2800      	cmp	r0, #0
 800ccce:	d03c      	beq.n	800cd4a <HAL_LIN_Init+0x7e>
{
 800ccd0:	b538      	push	{r3, r4, r5, lr}
 800ccd2:	460d      	mov	r5, r1
 800ccd4:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 800ccd6:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 800ccda:	2b00      	cmp	r3, #0
 800ccdc:	d030      	beq.n	800cd40 <HAL_LIN_Init+0x74>
  huart->gState = HAL_UART_STATE_BUSY;
 800ccde:	2324      	movs	r3, #36	@ 0x24
 800cce0:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  __HAL_UART_DISABLE(huart);
 800cce4:	6822      	ldr	r2, [r4, #0]
 800cce6:	68d3      	ldr	r3, [r2, #12]
 800cce8:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800ccec:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 800ccee:	4620      	mov	r0, r4
 800ccf0:	f7ff fef8 	bl	800cae4 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_CLKEN));
 800ccf4:	6822      	ldr	r2, [r4, #0]
 800ccf6:	6913      	ldr	r3, [r2, #16]
 800ccf8:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800ccfc:	6113      	str	r3, [r2, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_HDSEL | USART_CR3_IREN | USART_CR3_SCEN));
 800ccfe:	6822      	ldr	r2, [r4, #0]
 800cd00:	6953      	ldr	r3, [r2, #20]
 800cd02:	f023 032a 	bic.w	r3, r3, #42	@ 0x2a
 800cd06:	6153      	str	r3, [r2, #20]
  SET_BIT(huart->Instance->CR2, USART_CR2_LINEN);
 800cd08:	6822      	ldr	r2, [r4, #0]
 800cd0a:	6913      	ldr	r3, [r2, #16]
 800cd0c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800cd10:	6113      	str	r3, [r2, #16]
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_LBDL);
 800cd12:	6822      	ldr	r2, [r4, #0]
 800cd14:	6913      	ldr	r3, [r2, #16]
 800cd16:	f023 0320 	bic.w	r3, r3, #32
 800cd1a:	6113      	str	r3, [r2, #16]
  SET_BIT(huart->Instance->CR2, BreakDetectLength);
 800cd1c:	6822      	ldr	r2, [r4, #0]
 800cd1e:	6913      	ldr	r3, [r2, #16]
 800cd20:	432b      	orrs	r3, r5
 800cd22:	6113      	str	r3, [r2, #16]
  __HAL_UART_ENABLE(huart);
 800cd24:	6822      	ldr	r2, [r4, #0]
 800cd26:	68d3      	ldr	r3, [r2, #12]
 800cd28:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800cd2c:	60d3      	str	r3, [r2, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800cd2e:	2000      	movs	r0, #0
 800cd30:	6460      	str	r0, [r4, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800cd32:	2320      	movs	r3, #32
 800cd34:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800cd38:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800cd3c:	6360      	str	r0, [r4, #52]	@ 0x34
}
 800cd3e:	bd38      	pop	{r3, r4, r5, pc}
    huart->Lock = HAL_UNLOCKED;
 800cd40:	f880 3040 	strb.w	r3, [r0, #64]	@ 0x40
    HAL_UART_MspInit(huart);
 800cd44:	f7f6 fc18 	bl	8003578 <HAL_UART_MspInit>
 800cd48:	e7c9      	b.n	800ccde <HAL_LIN_Init+0x12>
    return HAL_ERROR;
 800cd4a:	2001      	movs	r0, #1
}
 800cd4c:	4770      	bx	lr

0800cd4e <HAL_MultiProcessor_Init>:
  if (huart == NULL)
 800cd4e:	2800      	cmp	r0, #0
 800cd50:	d041      	beq.n	800cdd6 <HAL_MultiProcessor_Init+0x88>
{
 800cd52:	b570      	push	{r4, r5, r6, lr}
 800cd54:	460d      	mov	r5, r1
 800cd56:	4616      	mov	r6, r2
 800cd58:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 800cd5a:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 800cd5e:	2b00      	cmp	r3, #0
 800cd60:	d034      	beq.n	800cdcc <HAL_MultiProcessor_Init+0x7e>
  huart->gState = HAL_UART_STATE_BUSY;
 800cd62:	2324      	movs	r3, #36	@ 0x24
 800cd64:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  __HAL_UART_DISABLE(huart);
 800cd68:	6822      	ldr	r2, [r4, #0]
 800cd6a:	68d3      	ldr	r3, [r2, #12]
 800cd6c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800cd70:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 800cd72:	4620      	mov	r0, r4
 800cd74:	f7ff feb6 	bl	800cae4 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800cd78:	6822      	ldr	r2, [r4, #0]
 800cd7a:	6913      	ldr	r3, [r2, #16]
 800cd7c:	f423 4390 	bic.w	r3, r3, #18432	@ 0x4800
 800cd80:	6113      	str	r3, [r2, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800cd82:	6822      	ldr	r2, [r4, #0]
 800cd84:	6953      	ldr	r3, [r2, #20]
 800cd86:	f023 032a 	bic.w	r3, r3, #42	@ 0x2a
 800cd8a:	6153      	str	r3, [r2, #20]
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_ADD);
 800cd8c:	6822      	ldr	r2, [r4, #0]
 800cd8e:	6913      	ldr	r3, [r2, #16]
 800cd90:	f023 030f 	bic.w	r3, r3, #15
 800cd94:	6113      	str	r3, [r2, #16]
  SET_BIT(huart->Instance->CR2, Address);
 800cd96:	6823      	ldr	r3, [r4, #0]
 800cd98:	691a      	ldr	r2, [r3, #16]
 800cd9a:	4315      	orrs	r5, r2
 800cd9c:	611d      	str	r5, [r3, #16]
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_WAKE);
 800cd9e:	6822      	ldr	r2, [r4, #0]
 800cda0:	68d3      	ldr	r3, [r2, #12]
 800cda2:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800cda6:	60d3      	str	r3, [r2, #12]
  SET_BIT(huart->Instance->CR1, WakeUpMethod);
 800cda8:	6822      	ldr	r2, [r4, #0]
 800cdaa:	68d3      	ldr	r3, [r2, #12]
 800cdac:	4333      	orrs	r3, r6
 800cdae:	60d3      	str	r3, [r2, #12]
  __HAL_UART_ENABLE(huart);
 800cdb0:	6822      	ldr	r2, [r4, #0]
 800cdb2:	68d3      	ldr	r3, [r2, #12]
 800cdb4:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800cdb8:	60d3      	str	r3, [r2, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800cdba:	2000      	movs	r0, #0
 800cdbc:	6460      	str	r0, [r4, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800cdbe:	2320      	movs	r3, #32
 800cdc0:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800cdc4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800cdc8:	6360      	str	r0, [r4, #52]	@ 0x34
}
 800cdca:	bd70      	pop	{r4, r5, r6, pc}
    huart->Lock = HAL_UNLOCKED;
 800cdcc:	f880 3040 	strb.w	r3, [r0, #64]	@ 0x40
    HAL_UART_MspInit(huart);
 800cdd0:	f7f6 fbd2 	bl	8003578 <HAL_UART_MspInit>
 800cdd4:	e7c5      	b.n	800cd62 <HAL_MultiProcessor_Init+0x14>
    return HAL_ERROR;
 800cdd6:	2001      	movs	r0, #1
}
 800cdd8:	4770      	bx	lr
}
 800cdda:	4770      	bx	lr

0800cddc <HAL_UART_DeInit>:
  if (huart == NULL)
 800cddc:	b1b0      	cbz	r0, 800ce0c <HAL_UART_DeInit+0x30>
{
 800cdde:	b510      	push	{r4, lr}
 800cde0:	4604      	mov	r4, r0
  huart->gState = HAL_UART_STATE_BUSY;
 800cde2:	2324      	movs	r3, #36	@ 0x24
 800cde4:	f880 3041 	strb.w	r3, [r0, #65]	@ 0x41
  __HAL_UART_DISABLE(huart);
 800cde8:	6802      	ldr	r2, [r0, #0]
 800cdea:	68d3      	ldr	r3, [r2, #12]
 800cdec:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800cdf0:	60d3      	str	r3, [r2, #12]
  HAL_UART_MspDeInit(huart);
 800cdf2:	f7f6 fc3d 	bl	8003670 <HAL_UART_MspDeInit>
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800cdf6:	2000      	movs	r0, #0
 800cdf8:	6460      	str	r0, [r4, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_RESET;
 800cdfa:	f884 0041 	strb.w	r0, [r4, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_RESET;
 800cdfe:	f884 0042 	strb.w	r0, [r4, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ce02:	6320      	str	r0, [r4, #48]	@ 0x30
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800ce04:	6360      	str	r0, [r4, #52]	@ 0x34
  __HAL_UNLOCK(huart);
 800ce06:	f884 0040 	strb.w	r0, [r4, #64]	@ 0x40
}
 800ce0a:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 800ce0c:	2001      	movs	r0, #1
}
 800ce0e:	4770      	bx	lr

0800ce10 <HAL_UART_Transmit>:
{
 800ce10:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ce14:	b082      	sub	sp, #8
 800ce16:	461e      	mov	r6, r3
  if (huart->gState == HAL_UART_STATE_READY)
 800ce18:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 800ce1c:	b2db      	uxtb	r3, r3
 800ce1e:	2b20      	cmp	r3, #32
 800ce20:	d156      	bne.n	800ced0 <HAL_UART_Transmit+0xc0>
 800ce22:	4604      	mov	r4, r0
 800ce24:	460d      	mov	r5, r1
 800ce26:	4690      	mov	r8, r2
    if ((pData == NULL) || (Size == 0U))
 800ce28:	2900      	cmp	r1, #0
 800ce2a:	d055      	beq.n	800ced8 <HAL_UART_Transmit+0xc8>
 800ce2c:	b90a      	cbnz	r2, 800ce32 <HAL_UART_Transmit+0x22>
      return  HAL_ERROR;
 800ce2e:	2001      	movs	r0, #1
 800ce30:	e04f      	b.n	800ced2 <HAL_UART_Transmit+0xc2>
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ce32:	2300      	movs	r3, #0
 800ce34:	6443      	str	r3, [r0, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800ce36:	2321      	movs	r3, #33	@ 0x21
 800ce38:	f880 3041 	strb.w	r3, [r0, #65]	@ 0x41
    tickstart = HAL_GetTick();
 800ce3c:	f7f6 fcb6 	bl	80037ac <HAL_GetTick>
 800ce40:	4607      	mov	r7, r0
    huart->TxXferSize = Size;
 800ce42:	f8a4 8024 	strh.w	r8, [r4, #36]	@ 0x24
    huart->TxXferCount = Size;
 800ce46:	f8a4 8026 	strh.w	r8, [r4, #38]	@ 0x26
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800ce4a:	68a3      	ldr	r3, [r4, #8]
 800ce4c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ce50:	d002      	beq.n	800ce58 <HAL_UART_Transmit+0x48>
      pdata16bits = NULL;
 800ce52:	f04f 0800 	mov.w	r8, #0
 800ce56:	e014      	b.n	800ce82 <HAL_UART_Transmit+0x72>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800ce58:	6923      	ldr	r3, [r4, #16]
 800ce5a:	b32b      	cbz	r3, 800cea8 <HAL_UART_Transmit+0x98>
      pdata16bits = NULL;
 800ce5c:	f04f 0800 	mov.w	r8, #0
 800ce60:	e00f      	b.n	800ce82 <HAL_UART_Transmit+0x72>
        huart->gState = HAL_UART_STATE_READY;
 800ce62:	2320      	movs	r3, #32
 800ce64:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
        return HAL_TIMEOUT;
 800ce68:	2003      	movs	r0, #3
 800ce6a:	e032      	b.n	800ced2 <HAL_UART_Transmit+0xc2>
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800ce6c:	f838 3b02 	ldrh.w	r3, [r8], #2
 800ce70:	6822      	ldr	r2, [r4, #0]
 800ce72:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ce76:	6053      	str	r3, [r2, #4]
      huart->TxXferCount--;
 800ce78:	8ce2      	ldrh	r2, [r4, #38]	@ 0x26
 800ce7a:	b292      	uxth	r2, r2
 800ce7c:	3a01      	subs	r2, #1
 800ce7e:	b292      	uxth	r2, r2
 800ce80:	84e2      	strh	r2, [r4, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 800ce82:	8ce3      	ldrh	r3, [r4, #38]	@ 0x26
 800ce84:	b29b      	uxth	r3, r3
 800ce86:	b193      	cbz	r3, 800ceae <HAL_UART_Transmit+0x9e>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800ce88:	9600      	str	r6, [sp, #0]
 800ce8a:	463b      	mov	r3, r7
 800ce8c:	2200      	movs	r2, #0
 800ce8e:	2180      	movs	r1, #128	@ 0x80
 800ce90:	4620      	mov	r0, r4
 800ce92:	f7ff fe71 	bl	800cb78 <UART_WaitOnFlagUntilTimeout>
 800ce96:	2800      	cmp	r0, #0
 800ce98:	d1e3      	bne.n	800ce62 <HAL_UART_Transmit+0x52>
      if (pdata8bits == NULL)
 800ce9a:	2d00      	cmp	r5, #0
 800ce9c:	d0e6      	beq.n	800ce6c <HAL_UART_Transmit+0x5c>
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800ce9e:	f815 2b01 	ldrb.w	r2, [r5], #1
 800cea2:	6823      	ldr	r3, [r4, #0]
 800cea4:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800cea6:	e7e7      	b.n	800ce78 <HAL_UART_Transmit+0x68>
      pdata16bits = (const uint16_t *) pData;
 800cea8:	46a8      	mov	r8, r5
      pdata8bits  = NULL;
 800ceaa:	2500      	movs	r5, #0
 800ceac:	e7e9      	b.n	800ce82 <HAL_UART_Transmit+0x72>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800ceae:	9600      	str	r6, [sp, #0]
 800ceb0:	463b      	mov	r3, r7
 800ceb2:	2200      	movs	r2, #0
 800ceb4:	2140      	movs	r1, #64	@ 0x40
 800ceb6:	4620      	mov	r0, r4
 800ceb8:	f7ff fe5e 	bl	800cb78 <UART_WaitOnFlagUntilTimeout>
 800cebc:	b918      	cbnz	r0, 800cec6 <HAL_UART_Transmit+0xb6>
    huart->gState = HAL_UART_STATE_READY;
 800cebe:	2320      	movs	r3, #32
 800cec0:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
    return HAL_OK;
 800cec4:	e005      	b.n	800ced2 <HAL_UART_Transmit+0xc2>
      huart->gState = HAL_UART_STATE_READY;
 800cec6:	2320      	movs	r3, #32
 800cec8:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
      return HAL_TIMEOUT;
 800cecc:	2003      	movs	r0, #3
 800cece:	e000      	b.n	800ced2 <HAL_UART_Transmit+0xc2>
    return HAL_BUSY;
 800ced0:	2002      	movs	r0, #2
}
 800ced2:	b002      	add	sp, #8
 800ced4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      return  HAL_ERROR;
 800ced8:	2001      	movs	r0, #1
 800ceda:	e7fa      	b.n	800ced2 <HAL_UART_Transmit+0xc2>

0800cedc <HAL_UART_Receive>:
{
 800cedc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cee0:	b082      	sub	sp, #8
 800cee2:	461e      	mov	r6, r3
  if (huart->RxState == HAL_UART_STATE_READY)
 800cee4:	f890 3042 	ldrb.w	r3, [r0, #66]	@ 0x42
 800cee8:	b2db      	uxtb	r3, r3
 800ceea:	2b20      	cmp	r3, #32
 800ceec:	d159      	bne.n	800cfa2 <HAL_UART_Receive+0xc6>
 800ceee:	4604      	mov	r4, r0
 800cef0:	460d      	mov	r5, r1
 800cef2:	4690      	mov	r8, r2
    if ((pData == NULL) || (Size == 0U))
 800cef4:	2900      	cmp	r1, #0
 800cef6:	d058      	beq.n	800cfaa <HAL_UART_Receive+0xce>
 800cef8:	b90a      	cbnz	r2, 800cefe <HAL_UART_Receive+0x22>
      return  HAL_ERROR;
 800cefa:	2001      	movs	r0, #1
 800cefc:	e052      	b.n	800cfa4 <HAL_UART_Receive+0xc8>
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800cefe:	2300      	movs	r3, #0
 800cf00:	6443      	str	r3, [r0, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800cf02:	2222      	movs	r2, #34	@ 0x22
 800cf04:	f880 2042 	strb.w	r2, [r0, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800cf08:	6303      	str	r3, [r0, #48]	@ 0x30
    tickstart = HAL_GetTick();
 800cf0a:	f7f6 fc4f 	bl	80037ac <HAL_GetTick>
 800cf0e:	4607      	mov	r7, r0
    huart->RxXferSize = Size;
 800cf10:	f8a4 802c 	strh.w	r8, [r4, #44]	@ 0x2c
    huart->RxXferCount = Size;
 800cf14:	f8a4 802e 	strh.w	r8, [r4, #46]	@ 0x2e
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800cf18:	68a3      	ldr	r3, [r4, #8]
 800cf1a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800cf1e:	d002      	beq.n	800cf26 <HAL_UART_Receive+0x4a>
      pdata16bits = NULL;
 800cf20:	f04f 0800 	mov.w	r8, #0
 800cf24:	e01c      	b.n	800cf60 <HAL_UART_Receive+0x84>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800cf26:	6923      	ldr	r3, [r4, #16]
 800cf28:	b113      	cbz	r3, 800cf30 <HAL_UART_Receive+0x54>
      pdata16bits = NULL;
 800cf2a:	f04f 0800 	mov.w	r8, #0
 800cf2e:	e017      	b.n	800cf60 <HAL_UART_Receive+0x84>
      pdata16bits = (uint16_t *) pData;
 800cf30:	46a8      	mov	r8, r5
      pdata8bits  = NULL;
 800cf32:	2500      	movs	r5, #0
 800cf34:	e014      	b.n	800cf60 <HAL_UART_Receive+0x84>
        huart->RxState = HAL_UART_STATE_READY;
 800cf36:	2320      	movs	r3, #32
 800cf38:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
        return HAL_TIMEOUT;
 800cf3c:	2003      	movs	r0, #3
 800cf3e:	e031      	b.n	800cfa4 <HAL_UART_Receive+0xc8>
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 800cf40:	6823      	ldr	r3, [r4, #0]
 800cf42:	685b      	ldr	r3, [r3, #4]
 800cf44:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cf48:	f828 3b02 	strh.w	r3, [r8], #2
        pdata16bits++;
 800cf4c:	e003      	b.n	800cf56 <HAL_UART_Receive+0x7a>
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800cf4e:	6823      	ldr	r3, [r4, #0]
 800cf50:	685b      	ldr	r3, [r3, #4]
 800cf52:	702b      	strb	r3, [r5, #0]
        pdata8bits++;
 800cf54:	3501      	adds	r5, #1
      huart->RxXferCount--;
 800cf56:	8de2      	ldrh	r2, [r4, #46]	@ 0x2e
 800cf58:	b292      	uxth	r2, r2
 800cf5a:	3a01      	subs	r2, #1
 800cf5c:	b292      	uxth	r2, r2
 800cf5e:	85e2      	strh	r2, [r4, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 800cf60:	8de3      	ldrh	r3, [r4, #46]	@ 0x2e
 800cf62:	b29b      	uxth	r3, r3
 800cf64:	b1c3      	cbz	r3, 800cf98 <HAL_UART_Receive+0xbc>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800cf66:	9600      	str	r6, [sp, #0]
 800cf68:	463b      	mov	r3, r7
 800cf6a:	2200      	movs	r2, #0
 800cf6c:	2120      	movs	r1, #32
 800cf6e:	4620      	mov	r0, r4
 800cf70:	f7ff fe02 	bl	800cb78 <UART_WaitOnFlagUntilTimeout>
 800cf74:	2800      	cmp	r0, #0
 800cf76:	d1de      	bne.n	800cf36 <HAL_UART_Receive+0x5a>
      if (pdata8bits == NULL)
 800cf78:	2d00      	cmp	r5, #0
 800cf7a:	d0e1      	beq.n	800cf40 <HAL_UART_Receive+0x64>
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800cf7c:	68a3      	ldr	r3, [r4, #8]
 800cf7e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800cf82:	d0e4      	beq.n	800cf4e <HAL_UART_Receive+0x72>
 800cf84:	b913      	cbnz	r3, 800cf8c <HAL_UART_Receive+0xb0>
 800cf86:	6923      	ldr	r3, [r4, #16]
 800cf88:	2b00      	cmp	r3, #0
 800cf8a:	d0e0      	beq.n	800cf4e <HAL_UART_Receive+0x72>
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800cf8c:	6823      	ldr	r3, [r4, #0]
 800cf8e:	685b      	ldr	r3, [r3, #4]
 800cf90:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800cf94:	702b      	strb	r3, [r5, #0]
 800cf96:	e7dd      	b.n	800cf54 <HAL_UART_Receive+0x78>
    huart->RxState = HAL_UART_STATE_READY;
 800cf98:	2320      	movs	r3, #32
 800cf9a:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
    return HAL_OK;
 800cf9e:	2000      	movs	r0, #0
 800cfa0:	e000      	b.n	800cfa4 <HAL_UART_Receive+0xc8>
    return HAL_BUSY;
 800cfa2:	2002      	movs	r0, #2
}
 800cfa4:	b002      	add	sp, #8
 800cfa6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      return  HAL_ERROR;
 800cfaa:	2001      	movs	r0, #1
 800cfac:	e7fa      	b.n	800cfa4 <HAL_UART_Receive+0xc8>

0800cfae <HAL_UART_Transmit_IT>:
  if (huart->gState == HAL_UART_STATE_READY)
 800cfae:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 800cfb2:	b2db      	uxtb	r3, r3
 800cfb4:	2b20      	cmp	r3, #32
 800cfb6:	d110      	bne.n	800cfda <HAL_UART_Transmit_IT+0x2c>
    if ((pData == NULL) || (Size == 0U))
 800cfb8:	b189      	cbz	r1, 800cfde <HAL_UART_Transmit_IT+0x30>
 800cfba:	b192      	cbz	r2, 800cfe2 <HAL_UART_Transmit_IT+0x34>
    huart->pTxBuffPtr = pData;
 800cfbc:	6201      	str	r1, [r0, #32]
    huart->TxXferSize = Size;
 800cfbe:	8482      	strh	r2, [r0, #36]	@ 0x24
    huart->TxXferCount = Size;
 800cfc0:	84c2      	strh	r2, [r0, #38]	@ 0x26
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800cfc2:	2300      	movs	r3, #0
 800cfc4:	6443      	str	r3, [r0, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800cfc6:	2221      	movs	r2, #33	@ 0x21
 800cfc8:	f880 2041 	strb.w	r2, [r0, #65]	@ 0x41
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 800cfcc:	6801      	ldr	r1, [r0, #0]
 800cfce:	68ca      	ldr	r2, [r1, #12]
 800cfd0:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800cfd4:	60ca      	str	r2, [r1, #12]
    return HAL_OK;
 800cfd6:	4618      	mov	r0, r3
 800cfd8:	4770      	bx	lr
    return HAL_BUSY;
 800cfda:	2002      	movs	r0, #2
 800cfdc:	4770      	bx	lr
      return HAL_ERROR;
 800cfde:	2001      	movs	r0, #1
 800cfe0:	4770      	bx	lr
 800cfe2:	2001      	movs	r0, #1
}
 800cfe4:	4770      	bx	lr
	...

0800cfe8 <HAL_UART_Transmit_DMA>:
{
 800cfe8:	b538      	push	{r3, r4, r5, lr}
 800cfea:	4613      	mov	r3, r2
  if (huart->gState == HAL_UART_STATE_READY)
 800cfec:	f890 2041 	ldrb.w	r2, [r0, #65]	@ 0x41
 800cff0:	b2d2      	uxtb	r2, r2
 800cff2:	2a20      	cmp	r2, #32
 800cff4:	d12f      	bne.n	800d056 <HAL_UART_Transmit_DMA+0x6e>
 800cff6:	4604      	mov	r4, r0
    if ((pData == NULL) || (Size == 0U))
 800cff8:	2900      	cmp	r1, #0
 800cffa:	d02e      	beq.n	800d05a <HAL_UART_Transmit_DMA+0x72>
 800cffc:	b90b      	cbnz	r3, 800d002 <HAL_UART_Transmit_DMA+0x1a>
      return HAL_ERROR;
 800cffe:	2001      	movs	r0, #1
}
 800d000:	bd38      	pop	{r3, r4, r5, pc}
    huart->pTxBuffPtr = pData;
 800d002:	6201      	str	r1, [r0, #32]
    huart->TxXferSize = Size;
 800d004:	8483      	strh	r3, [r0, #36]	@ 0x24
    huart->TxXferCount = Size;
 800d006:	84c3      	strh	r3, [r0, #38]	@ 0x26
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d008:	2200      	movs	r2, #0
 800d00a:	6442      	str	r2, [r0, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800d00c:	2021      	movs	r0, #33	@ 0x21
 800d00e:	f884 0041 	strb.w	r0, [r4, #65]	@ 0x41
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800d012:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 800d014:	4d12      	ldr	r5, [pc, #72]	@ (800d060 <HAL_UART_Transmit_DMA+0x78>)
 800d016:	6285      	str	r5, [r0, #40]	@ 0x28
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800d018:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 800d01a:	4d12      	ldr	r5, [pc, #72]	@ (800d064 <HAL_UART_Transmit_DMA+0x7c>)
 800d01c:	62c5      	str	r5, [r0, #44]	@ 0x2c
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 800d01e:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 800d020:	4d11      	ldr	r5, [pc, #68]	@ (800d068 <HAL_UART_Transmit_DMA+0x80>)
 800d022:	6305      	str	r5, [r0, #48]	@ 0x30
    huart->hdmatx->XferAbortCallback = NULL;
 800d024:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 800d026:	6342      	str	r2, [r0, #52]	@ 0x34
    HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 800d028:	6822      	ldr	r2, [r4, #0]
 800d02a:	3204      	adds	r2, #4
 800d02c:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 800d02e:	f7f6 fe6a 	bl	8003d06 <HAL_DMA_Start_IT>
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 800d032:	6823      	ldr	r3, [r4, #0]
 800d034:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800d038:	601a      	str	r2, [r3, #0]
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800d03a:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d03c:	f102 0314 	add.w	r3, r2, #20
 800d040:	e853 3f00 	ldrex	r3, [r3]
 800d044:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d048:	3214      	adds	r2, #20
 800d04a:	e842 3100 	strex	r1, r3, [r2]
 800d04e:	2900      	cmp	r1, #0
 800d050:	d1f3      	bne.n	800d03a <HAL_UART_Transmit_DMA+0x52>
    return HAL_OK;
 800d052:	2000      	movs	r0, #0
 800d054:	e7d4      	b.n	800d000 <HAL_UART_Transmit_DMA+0x18>
    return HAL_BUSY;
 800d056:	2002      	movs	r0, #2
 800d058:	e7d2      	b.n	800d000 <HAL_UART_Transmit_DMA+0x18>
      return HAL_ERROR;
 800d05a:	2001      	movs	r0, #1
 800d05c:	e7d0      	b.n	800d000 <HAL_UART_Transmit_DMA+0x18>
 800d05e:	bf00      	nop
 800d060:	0800d545 	.word	0x0800d545
 800d064:	0800d5ad 	.word	0x0800d5ad
 800d068:	0800d5bd 	.word	0x0800d5bd

0800d06c <HAL_UART_DMAPause>:
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800d06c:	6803      	ldr	r3, [r0, #0]
 800d06e:	695a      	ldr	r2, [r3, #20]
 800d070:	f002 0280 	and.w	r2, r2, #128	@ 0x80
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800d074:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 800d078:	b2db      	uxtb	r3, r3
 800d07a:	2b21      	cmp	r3, #33	@ 0x21
 800d07c:	d00a      	beq.n	800d094 <HAL_UART_DMAPause+0x28>
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800d07e:	6803      	ldr	r3, [r0, #0]
 800d080:	695a      	ldr	r2, [r3, #20]
 800d082:	f002 0240 	and.w	r2, r2, #64	@ 0x40
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800d086:	f890 3042 	ldrb.w	r3, [r0, #66]	@ 0x42
 800d08a:	b2db      	uxtb	r3, r3
 800d08c:	2b22      	cmp	r3, #34	@ 0x22
 800d08e:	d010      	beq.n	800d0b2 <HAL_UART_DMAPause+0x46>
}
 800d090:	2000      	movs	r0, #0
 800d092:	4770      	bx	lr
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800d094:	2a00      	cmp	r2, #0
 800d096:	d0f2      	beq.n	800d07e <HAL_UART_DMAPause+0x12>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800d098:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d09a:	f102 0314 	add.w	r3, r2, #20
 800d09e:	e853 3f00 	ldrex	r3, [r3]
 800d0a2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d0a6:	3214      	adds	r2, #20
 800d0a8:	e842 3100 	strex	r1, r3, [r2]
 800d0ac:	2900      	cmp	r1, #0
 800d0ae:	d1f3      	bne.n	800d098 <HAL_UART_DMAPause+0x2c>
 800d0b0:	e7e5      	b.n	800d07e <HAL_UART_DMAPause+0x12>
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800d0b2:	2a00      	cmp	r2, #0
 800d0b4:	d0ec      	beq.n	800d090 <HAL_UART_DMAPause+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800d0b6:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d0b8:	f102 030c 	add.w	r3, r2, #12
 800d0bc:	e853 3f00 	ldrex	r3, [r3]
 800d0c0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d0c4:	320c      	adds	r2, #12
 800d0c6:	e842 3100 	strex	r1, r3, [r2]
 800d0ca:	2900      	cmp	r1, #0
 800d0cc:	d1f3      	bne.n	800d0b6 <HAL_UART_DMAPause+0x4a>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d0ce:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d0d0:	f102 0314 	add.w	r3, r2, #20
 800d0d4:	e853 3f00 	ldrex	r3, [r3]
 800d0d8:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d0dc:	3214      	adds	r2, #20
 800d0de:	e842 3100 	strex	r1, r3, [r2]
 800d0e2:	2900      	cmp	r1, #0
 800d0e4:	d1f3      	bne.n	800d0ce <HAL_UART_DMAPause+0x62>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800d0e6:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d0e8:	f102 0314 	add.w	r3, r2, #20
 800d0ec:	e853 3f00 	ldrex	r3, [r3]
 800d0f0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d0f4:	3214      	adds	r2, #20
 800d0f6:	e842 3100 	strex	r1, r3, [r2]
 800d0fa:	2900      	cmp	r1, #0
 800d0fc:	d1f3      	bne.n	800d0e6 <HAL_UART_DMAPause+0x7a>
 800d0fe:	e7c7      	b.n	800d090 <HAL_UART_DMAPause+0x24>

0800d100 <HAL_UART_DMAResume>:
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800d100:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 800d104:	b2db      	uxtb	r3, r3
 800d106:	2b21      	cmp	r3, #33	@ 0x21
 800d108:	d006      	beq.n	800d118 <HAL_UART_DMAResume+0x18>
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800d10a:	f890 3042 	ldrb.w	r3, [r0, #66]	@ 0x42
 800d10e:	b2db      	uxtb	r3, r3
 800d110:	2b22      	cmp	r3, #34	@ 0x22
 800d112:	d00e      	beq.n	800d132 <HAL_UART_DMAResume+0x32>
}
 800d114:	2000      	movs	r0, #0
 800d116:	4770      	bx	lr
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800d118:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d11a:	f102 0314 	add.w	r3, r2, #20
 800d11e:	e853 3f00 	ldrex	r3, [r3]
 800d122:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d126:	3214      	adds	r2, #20
 800d128:	e842 3100 	strex	r1, r3, [r2]
 800d12c:	2900      	cmp	r1, #0
 800d12e:	d1f3      	bne.n	800d118 <HAL_UART_DMAResume+0x18>
 800d130:	e7eb      	b.n	800d10a <HAL_UART_DMAResume+0xa>
{
 800d132:	b082      	sub	sp, #8
    __HAL_UART_CLEAR_OREFLAG(huart);
 800d134:	2300      	movs	r3, #0
 800d136:	9301      	str	r3, [sp, #4]
 800d138:	6803      	ldr	r3, [r0, #0]
 800d13a:	681a      	ldr	r2, [r3, #0]
 800d13c:	9201      	str	r2, [sp, #4]
 800d13e:	685b      	ldr	r3, [r3, #4]
 800d140:	9301      	str	r3, [sp, #4]
 800d142:	9b01      	ldr	r3, [sp, #4]
    if (huart->Init.Parity != UART_PARITY_NONE)
 800d144:	6903      	ldr	r3, [r0, #16]
 800d146:	b15b      	cbz	r3, 800d160 <HAL_UART_DMAResume+0x60>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800d148:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d14a:	f102 030c 	add.w	r3, r2, #12
 800d14e:	e853 3f00 	ldrex	r3, [r3]
 800d152:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d156:	320c      	adds	r2, #12
 800d158:	e842 3100 	strex	r1, r3, [r2]
 800d15c:	2900      	cmp	r1, #0
 800d15e:	d1f3      	bne.n	800d148 <HAL_UART_DMAResume+0x48>
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d160:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d162:	f102 0314 	add.w	r3, r2, #20
 800d166:	e853 3f00 	ldrex	r3, [r3]
 800d16a:	f043 0301 	orr.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d16e:	3214      	adds	r2, #20
 800d170:	e842 3100 	strex	r1, r3, [r2]
 800d174:	2900      	cmp	r1, #0
 800d176:	d1f3      	bne.n	800d160 <HAL_UART_DMAResume+0x60>
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800d178:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d17a:	f102 0314 	add.w	r3, r2, #20
 800d17e:	e853 3f00 	ldrex	r3, [r3]
 800d182:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d186:	3214      	adds	r2, #20
 800d188:	e842 3100 	strex	r1, r3, [r2]
 800d18c:	2900      	cmp	r1, #0
 800d18e:	d1f3      	bne.n	800d178 <HAL_UART_DMAResume+0x78>
}
 800d190:	2000      	movs	r0, #0
 800d192:	b002      	add	sp, #8
 800d194:	4770      	bx	lr

0800d196 <HAL_UART_DMAStop>:
{
 800d196:	b510      	push	{r4, lr}
 800d198:	4604      	mov	r4, r0
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800d19a:	6803      	ldr	r3, [r0, #0]
 800d19c:	695a      	ldr	r2, [r3, #20]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800d19e:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 800d1a2:	b2db      	uxtb	r3, r3
 800d1a4:	2b21      	cmp	r3, #33	@ 0x21
 800d1a6:	d00a      	beq.n	800d1be <HAL_UART_DMAStop+0x28>
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800d1a8:	6823      	ldr	r3, [r4, #0]
 800d1aa:	695a      	ldr	r2, [r3, #20]
 800d1ac:	f002 0240 	and.w	r2, r2, #64	@ 0x40
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800d1b0:	f894 3042 	ldrb.w	r3, [r4, #66]	@ 0x42
 800d1b4:	b2db      	uxtb	r3, r3
 800d1b6:	2b22      	cmp	r3, #34	@ 0x22
 800d1b8:	d019      	beq.n	800d1ee <HAL_UART_DMAStop+0x58>
}
 800d1ba:	2000      	movs	r0, #0
 800d1bc:	bd10      	pop	{r4, pc}
 800d1be:	f002 0280 	and.w	r2, r2, #128	@ 0x80
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800d1c2:	2a00      	cmp	r2, #0
 800d1c4:	d0f0      	beq.n	800d1a8 <HAL_UART_DMAStop+0x12>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800d1c6:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d1c8:	f102 0314 	add.w	r3, r2, #20
 800d1cc:	e853 3f00 	ldrex	r3, [r3]
 800d1d0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d1d4:	3214      	adds	r2, #20
 800d1d6:	e842 3100 	strex	r1, r3, [r2]
 800d1da:	2900      	cmp	r1, #0
 800d1dc:	d1f3      	bne.n	800d1c6 <HAL_UART_DMAStop+0x30>
    if (huart->hdmatx != NULL)
 800d1de:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 800d1e0:	b108      	cbz	r0, 800d1e6 <HAL_UART_DMAStop+0x50>
      HAL_DMA_Abort(huart->hdmatx);
 800d1e2:	f7f6 fdcb 	bl	8003d7c <HAL_DMA_Abort>
    UART_EndTxTransfer(huart);
 800d1e6:	4620      	mov	r0, r4
 800d1e8:	f7ff fc0e 	bl	800ca08 <UART_EndTxTransfer>
 800d1ec:	e7dc      	b.n	800d1a8 <HAL_UART_DMAStop+0x12>
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800d1ee:	2a00      	cmp	r2, #0
 800d1f0:	d0e3      	beq.n	800d1ba <HAL_UART_DMAStop+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800d1f2:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d1f4:	f102 0314 	add.w	r3, r2, #20
 800d1f8:	e853 3f00 	ldrex	r3, [r3]
 800d1fc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d200:	3214      	adds	r2, #20
 800d202:	e842 3100 	strex	r1, r3, [r2]
 800d206:	2900      	cmp	r1, #0
 800d208:	d1f3      	bne.n	800d1f2 <HAL_UART_DMAStop+0x5c>
    if (huart->hdmarx != NULL)
 800d20a:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 800d20c:	b108      	cbz	r0, 800d212 <HAL_UART_DMAStop+0x7c>
      HAL_DMA_Abort(huart->hdmarx);
 800d20e:	f7f6 fdb5 	bl	8003d7c <HAL_DMA_Abort>
    UART_EndRxTransfer(huart);
 800d212:	4620      	mov	r0, r4
 800d214:	f7ff fc08 	bl	800ca28 <UART_EndRxTransfer>
 800d218:	e7cf      	b.n	800d1ba <HAL_UART_DMAStop+0x24>

0800d21a <HAL_UARTEx_ReceiveToIdle>:
{
 800d21a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800d21e:	b083      	sub	sp, #12
 800d220:	461e      	mov	r6, r3
 800d222:	9f0a      	ldr	r7, [sp, #40]	@ 0x28
  if (huart->RxState == HAL_UART_STATE_READY)
 800d224:	f890 3042 	ldrb.w	r3, [r0, #66]	@ 0x42
 800d228:	b2db      	uxtb	r3, r3
 800d22a:	2b20      	cmp	r3, #32
 800d22c:	d17f      	bne.n	800d32e <HAL_UARTEx_ReceiveToIdle+0x114>
 800d22e:	4604      	mov	r4, r0
 800d230:	460d      	mov	r5, r1
 800d232:	4691      	mov	r9, r2
    if ((pData == NULL) || (Size == 0U))
 800d234:	2900      	cmp	r1, #0
 800d236:	d07e      	beq.n	800d336 <HAL_UARTEx_ReceiveToIdle+0x11c>
 800d238:	b90a      	cbnz	r2, 800d23e <HAL_UARTEx_ReceiveToIdle+0x24>
      return  HAL_ERROR;
 800d23a:	2001      	movs	r0, #1
 800d23c:	e078      	b.n	800d330 <HAL_UARTEx_ReceiveToIdle+0x116>
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d23e:	2300      	movs	r3, #0
 800d240:	6443      	str	r3, [r0, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800d242:	2222      	movs	r2, #34	@ 0x22
 800d244:	f880 2042 	strb.w	r2, [r0, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 800d248:	2201      	movs	r2, #1
 800d24a:	6302      	str	r2, [r0, #48]	@ 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 800d24c:	6343      	str	r3, [r0, #52]	@ 0x34
    tickstart = HAL_GetTick();
 800d24e:	f7f6 faad 	bl	80037ac <HAL_GetTick>
 800d252:	4680      	mov	r8, r0
    huart->RxXferSize  = Size;
 800d254:	f8a4 902c 	strh.w	r9, [r4, #44]	@ 0x2c
    huart->RxXferCount = Size;
 800d258:	f8a4 902e 	strh.w	r9, [r4, #46]	@ 0x2e
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800d25c:	68a3      	ldr	r3, [r4, #8]
 800d25e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d262:	d004      	beq.n	800d26e <HAL_UARTEx_ReceiveToIdle+0x54>
      pdata16bits = NULL;
 800d264:	f04f 0900 	mov.w	r9, #0
    *RxLen = 0U;
 800d268:	2300      	movs	r3, #0
 800d26a:	8033      	strh	r3, [r6, #0]
    while (huart->RxXferCount > 0U)
 800d26c:	e022      	b.n	800d2b4 <HAL_UARTEx_ReceiveToIdle+0x9a>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800d26e:	6923      	ldr	r3, [r4, #16]
 800d270:	b113      	cbz	r3, 800d278 <HAL_UARTEx_ReceiveToIdle+0x5e>
      pdata16bits = NULL;
 800d272:	f04f 0900 	mov.w	r9, #0
 800d276:	e7f7      	b.n	800d268 <HAL_UARTEx_ReceiveToIdle+0x4e>
      pdata16bits = (uint16_t *) pData;
 800d278:	46a9      	mov	r9, r5
      pdata8bits  = NULL;
 800d27a:	2500      	movs	r5, #0
 800d27c:	e7f4      	b.n	800d268 <HAL_UARTEx_ReceiveToIdle+0x4e>
          huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800d27e:	2302      	movs	r3, #2
 800d280:	6363      	str	r3, [r4, #52]	@ 0x34
          huart->RxState = HAL_UART_STATE_READY;
 800d282:	2320      	movs	r3, #32
 800d284:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
          return HAL_OK;
 800d288:	2000      	movs	r0, #0
 800d28a:	e051      	b.n	800d330 <HAL_UARTEx_ReceiveToIdle+0x116>
          *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800d28c:	6853      	ldr	r3, [r2, #4]
 800d28e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d292:	f829 3b02 	strh.w	r3, [r9], #2
          pdata16bits++;
 800d296:	e002      	b.n	800d29e <HAL_UARTEx_ReceiveToIdle+0x84>
            *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800d298:	6853      	ldr	r3, [r2, #4]
 800d29a:	702b      	strb	r3, [r5, #0]
          pdata8bits++;
 800d29c:	3501      	adds	r5, #1
        *RxLen += 1U;
 800d29e:	8833      	ldrh	r3, [r6, #0]
 800d2a0:	3301      	adds	r3, #1
 800d2a2:	8033      	strh	r3, [r6, #0]
        huart->RxXferCount--;
 800d2a4:	8de3      	ldrh	r3, [r4, #46]	@ 0x2e
 800d2a6:	b29b      	uxth	r3, r3
 800d2a8:	3b01      	subs	r3, #1
 800d2aa:	b29b      	uxth	r3, r3
 800d2ac:	85e3      	strh	r3, [r4, #46]	@ 0x2e
      if (Timeout != HAL_MAX_DELAY)
 800d2ae:	f1b7 3fff 	cmp.w	r7, #4294967295
 800d2b2:	d125      	bne.n	800d300 <HAL_UARTEx_ReceiveToIdle+0xe6>
    while (huart->RxXferCount > 0U)
 800d2b4:	8de2      	ldrh	r2, [r4, #46]	@ 0x2e
 800d2b6:	b292      	uxth	r2, r2
 800d2b8:	2a00      	cmp	r2, #0
 800d2ba:	d02e      	beq.n	800d31a <HAL_UARTEx_ReceiveToIdle+0x100>
      if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800d2bc:	6822      	ldr	r2, [r4, #0]
 800d2be:	6813      	ldr	r3, [r2, #0]
 800d2c0:	f013 0f10 	tst.w	r3, #16
 800d2c4:	d009      	beq.n	800d2da <HAL_UARTEx_ReceiveToIdle+0xc0>
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 800d2c6:	2300      	movs	r3, #0
 800d2c8:	9301      	str	r3, [sp, #4]
 800d2ca:	6813      	ldr	r3, [r2, #0]
 800d2cc:	9301      	str	r3, [sp, #4]
 800d2ce:	6853      	ldr	r3, [r2, #4]
 800d2d0:	9301      	str	r3, [sp, #4]
 800d2d2:	9b01      	ldr	r3, [sp, #4]
        if (*RxLen > 0U)
 800d2d4:	8833      	ldrh	r3, [r6, #0]
 800d2d6:	2b00      	cmp	r3, #0
 800d2d8:	d1d1      	bne.n	800d27e <HAL_UARTEx_ReceiveToIdle+0x64>
      if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RXNE))
 800d2da:	6813      	ldr	r3, [r2, #0]
 800d2dc:	f013 0f20 	tst.w	r3, #32
 800d2e0:	d0e5      	beq.n	800d2ae <HAL_UARTEx_ReceiveToIdle+0x94>
        if (pdata8bits == NULL)
 800d2e2:	2d00      	cmp	r5, #0
 800d2e4:	d0d2      	beq.n	800d28c <HAL_UARTEx_ReceiveToIdle+0x72>
          if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800d2e6:	68a3      	ldr	r3, [r4, #8]
 800d2e8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d2ec:	d0d4      	beq.n	800d298 <HAL_UARTEx_ReceiveToIdle+0x7e>
 800d2ee:	b913      	cbnz	r3, 800d2f6 <HAL_UARTEx_ReceiveToIdle+0xdc>
 800d2f0:	6923      	ldr	r3, [r4, #16]
 800d2f2:	2b00      	cmp	r3, #0
 800d2f4:	d0d0      	beq.n	800d298 <HAL_UARTEx_ReceiveToIdle+0x7e>
            *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800d2f6:	6853      	ldr	r3, [r2, #4]
 800d2f8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d2fc:	702b      	strb	r3, [r5, #0]
 800d2fe:	e7cd      	b.n	800d29c <HAL_UARTEx_ReceiveToIdle+0x82>
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800d300:	f7f6 fa54 	bl	80037ac <HAL_GetTick>
 800d304:	eba0 0008 	sub.w	r0, r0, r8
 800d308:	42b8      	cmp	r0, r7
 800d30a:	d801      	bhi.n	800d310 <HAL_UARTEx_ReceiveToIdle+0xf6>
 800d30c:	2f00      	cmp	r7, #0
 800d30e:	d1d1      	bne.n	800d2b4 <HAL_UARTEx_ReceiveToIdle+0x9a>
          huart->RxState = HAL_UART_STATE_READY;
 800d310:	2320      	movs	r3, #32
 800d312:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
          return HAL_TIMEOUT;
 800d316:	2003      	movs	r0, #3
 800d318:	e00a      	b.n	800d330 <HAL_UARTEx_ReceiveToIdle+0x116>
    *RxLen = huart->RxXferSize - huart->RxXferCount;
 800d31a:	8da3      	ldrh	r3, [r4, #44]	@ 0x2c
 800d31c:	8de2      	ldrh	r2, [r4, #46]	@ 0x2e
 800d31e:	b292      	uxth	r2, r2
 800d320:	1a9b      	subs	r3, r3, r2
 800d322:	8033      	strh	r3, [r6, #0]
    huart->RxState = HAL_UART_STATE_READY;
 800d324:	2320      	movs	r3, #32
 800d326:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
    return HAL_OK;
 800d32a:	2000      	movs	r0, #0
 800d32c:	e000      	b.n	800d330 <HAL_UARTEx_ReceiveToIdle+0x116>
    return HAL_BUSY;
 800d32e:	2002      	movs	r0, #2
}
 800d330:	b003      	add	sp, #12
 800d332:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      return  HAL_ERROR;
 800d336:	2001      	movs	r0, #1
 800d338:	e7fa      	b.n	800d330 <HAL_UARTEx_ReceiveToIdle+0x116>

0800d33a <HAL_UARTEx_GetRxEventType>:
  return(huart->RxEventType);
 800d33a:	6b40      	ldr	r0, [r0, #52]	@ 0x34
}
 800d33c:	4770      	bx	lr

0800d33e <HAL_UART_Abort>:
{
 800d33e:	b510      	push	{r4, lr}
 800d340:	4604      	mov	r4, r0
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE | USART_CR1_TCIE));
 800d342:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d344:	f102 030c 	add.w	r3, r2, #12
 800d348:	e853 3f00 	ldrex	r3, [r3]
 800d34c:	f423 73f0 	bic.w	r3, r3, #480	@ 0x1e0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d350:	320c      	adds	r2, #12
 800d352:	e842 3100 	strex	r1, r3, [r2]
 800d356:	2900      	cmp	r1, #0
 800d358:	d1f3      	bne.n	800d342 <HAL_UART_Abort+0x4>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d35a:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d35c:	f102 0314 	add.w	r3, r2, #20
 800d360:	e853 3f00 	ldrex	r3, [r3]
 800d364:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d368:	3214      	adds	r2, #20
 800d36a:	e842 3100 	strex	r1, r3, [r2]
 800d36e:	2900      	cmp	r1, #0
 800d370:	d1f3      	bne.n	800d35a <HAL_UART_Abort+0x1c>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d372:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800d374:	2b01      	cmp	r3, #1
 800d376:	d03c      	beq.n	800d3f2 <HAL_UART_Abort+0xb4>
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 800d378:	6823      	ldr	r3, [r4, #0]
 800d37a:	695b      	ldr	r3, [r3, #20]
 800d37c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800d380:	d013      	beq.n	800d3aa <HAL_UART_Abort+0x6c>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800d382:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d384:	f102 0314 	add.w	r3, r2, #20
 800d388:	e853 3f00 	ldrex	r3, [r3]
 800d38c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d390:	3214      	adds	r2, #20
 800d392:	e842 3100 	strex	r1, r3, [r2]
 800d396:	2900      	cmp	r1, #0
 800d398:	d1f3      	bne.n	800d382 <HAL_UART_Abort+0x44>
    if (huart->hdmatx != NULL)
 800d39a:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 800d39c:	b12b      	cbz	r3, 800d3aa <HAL_UART_Abort+0x6c>
      huart->hdmatx->XferAbortCallback = NULL;
 800d39e:	2200      	movs	r2, #0
 800d3a0:	635a      	str	r2, [r3, #52]	@ 0x34
      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 800d3a2:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 800d3a4:	f7f6 fcea 	bl	8003d7c <HAL_DMA_Abort>
 800d3a8:	bb80      	cbnz	r0, 800d40c <HAL_UART_Abort+0xce>
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d3aa:	6823      	ldr	r3, [r4, #0]
 800d3ac:	695b      	ldr	r3, [r3, #20]
 800d3ae:	f013 0f40 	tst.w	r3, #64	@ 0x40
 800d3b2:	d013      	beq.n	800d3dc <HAL_UART_Abort+0x9e>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800d3b4:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d3b6:	f102 0314 	add.w	r3, r2, #20
 800d3ba:	e853 3f00 	ldrex	r3, [r3]
 800d3be:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d3c2:	3214      	adds	r2, #20
 800d3c4:	e842 3100 	strex	r1, r3, [r2]
 800d3c8:	2900      	cmp	r1, #0
 800d3ca:	d1f3      	bne.n	800d3b4 <HAL_UART_Abort+0x76>
    if (huart->hdmarx != NULL)
 800d3cc:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800d3ce:	b12b      	cbz	r3, 800d3dc <HAL_UART_Abort+0x9e>
      huart->hdmarx->XferAbortCallback = NULL;
 800d3d0:	2200      	movs	r2, #0
 800d3d2:	635a      	str	r2, [r3, #52]	@ 0x34
      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 800d3d4:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 800d3d6:	f7f6 fcd1 	bl	8003d7c <HAL_DMA_Abort>
 800d3da:	bb00      	cbnz	r0, 800d41e <HAL_UART_Abort+0xe0>
  huart->TxXferCount = 0x00U;
 800d3dc:	2000      	movs	r0, #0
 800d3de:	84e0      	strh	r0, [r4, #38]	@ 0x26
  huart->RxXferCount = 0x00U;
 800d3e0:	85e0      	strh	r0, [r4, #46]	@ 0x2e
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d3e2:	6460      	str	r0, [r4, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_READY;
 800d3e4:	2320      	movs	r3, #32
 800d3e6:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
  huart->gState = HAL_UART_STATE_READY;
 800d3ea:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d3ee:	6320      	str	r0, [r4, #48]	@ 0x30
}
 800d3f0:	bd10      	pop	{r4, pc}
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 800d3f2:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d3f4:	f102 030c 	add.w	r3, r2, #12
 800d3f8:	e853 3f00 	ldrex	r3, [r3]
 800d3fc:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d400:	320c      	adds	r2, #12
 800d402:	e842 3100 	strex	r1, r3, [r2]
 800d406:	2900      	cmp	r1, #0
 800d408:	d1f3      	bne.n	800d3f2 <HAL_UART_Abort+0xb4>
 800d40a:	e7b5      	b.n	800d378 <HAL_UART_Abort+0x3a>
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 800d40c:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 800d40e:	f7f7 fa02 	bl	8004816 <HAL_DMA_GetError>
 800d412:	2820      	cmp	r0, #32
 800d414:	d1c9      	bne.n	800d3aa <HAL_UART_Abort+0x6c>
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800d416:	2310      	movs	r3, #16
 800d418:	6463      	str	r3, [r4, #68]	@ 0x44
          return HAL_TIMEOUT;
 800d41a:	2003      	movs	r0, #3
 800d41c:	e7e8      	b.n	800d3f0 <HAL_UART_Abort+0xb2>
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 800d41e:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 800d420:	f7f7 f9f9 	bl	8004816 <HAL_DMA_GetError>
 800d424:	2820      	cmp	r0, #32
 800d426:	d1d9      	bne.n	800d3dc <HAL_UART_Abort+0x9e>
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800d428:	2310      	movs	r3, #16
 800d42a:	6463      	str	r3, [r4, #68]	@ 0x44
          return HAL_TIMEOUT;
 800d42c:	2003      	movs	r0, #3
 800d42e:	e7df      	b.n	800d3f0 <HAL_UART_Abort+0xb2>

0800d430 <HAL_UART_AbortTransmit>:
{
 800d430:	b510      	push	{r4, lr}
 800d432:	4604      	mov	r4, r0
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800d434:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d436:	f102 030c 	add.w	r3, r2, #12
 800d43a:	e853 3f00 	ldrex	r3, [r3]
 800d43e:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d442:	320c      	adds	r2, #12
 800d444:	e842 3100 	strex	r1, r3, [r2]
 800d448:	2900      	cmp	r1, #0
 800d44a:	d1f3      	bne.n	800d434 <HAL_UART_AbortTransmit+0x4>
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 800d44c:	6823      	ldr	r3, [r4, #0]
 800d44e:	695b      	ldr	r3, [r3, #20]
 800d450:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800d454:	d013      	beq.n	800d47e <HAL_UART_AbortTransmit+0x4e>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800d456:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d458:	f102 0314 	add.w	r3, r2, #20
 800d45c:	e853 3f00 	ldrex	r3, [r3]
 800d460:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d464:	3214      	adds	r2, #20
 800d466:	e842 3100 	strex	r1, r3, [r2]
 800d46a:	2900      	cmp	r1, #0
 800d46c:	d1f3      	bne.n	800d456 <HAL_UART_AbortTransmit+0x26>
    if (huart->hdmatx != NULL)
 800d46e:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 800d470:	b12b      	cbz	r3, 800d47e <HAL_UART_AbortTransmit+0x4e>
      huart->hdmatx->XferAbortCallback = NULL;
 800d472:	2200      	movs	r2, #0
 800d474:	635a      	str	r2, [r3, #52]	@ 0x34
      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 800d476:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 800d478:	f7f6 fc80 	bl	8003d7c <HAL_DMA_Abort>
 800d47c:	b928      	cbnz	r0, 800d48a <HAL_UART_AbortTransmit+0x5a>
  huart->TxXferCount = 0x00U;
 800d47e:	2000      	movs	r0, #0
 800d480:	84e0      	strh	r0, [r4, #38]	@ 0x26
  huart->gState = HAL_UART_STATE_READY;
 800d482:	2320      	movs	r3, #32
 800d484:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
}
 800d488:	bd10      	pop	{r4, pc}
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 800d48a:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 800d48c:	f7f7 f9c3 	bl	8004816 <HAL_DMA_GetError>
 800d490:	2820      	cmp	r0, #32
 800d492:	d1f4      	bne.n	800d47e <HAL_UART_AbortTransmit+0x4e>
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800d494:	2310      	movs	r3, #16
 800d496:	6463      	str	r3, [r4, #68]	@ 0x44
          return HAL_TIMEOUT;
 800d498:	2003      	movs	r0, #3
 800d49a:	e7f5      	b.n	800d488 <HAL_UART_AbortTransmit+0x58>

0800d49c <HAL_UART_AbortReceive>:
{
 800d49c:	b510      	push	{r4, lr}
 800d49e:	4604      	mov	r4, r0
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800d4a0:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d4a2:	f102 030c 	add.w	r3, r2, #12
 800d4a6:	e853 3f00 	ldrex	r3, [r3]
 800d4aa:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d4ae:	320c      	adds	r2, #12
 800d4b0:	e842 3100 	strex	r1, r3, [r2]
 800d4b4:	2900      	cmp	r1, #0
 800d4b6:	d1f3      	bne.n	800d4a0 <HAL_UART_AbortReceive+0x4>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d4b8:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d4ba:	f102 0314 	add.w	r3, r2, #20
 800d4be:	e853 3f00 	ldrex	r3, [r3]
 800d4c2:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d4c6:	3214      	adds	r2, #20
 800d4c8:	e842 3100 	strex	r1, r3, [r2]
 800d4cc:	2900      	cmp	r1, #0
 800d4ce:	d1f3      	bne.n	800d4b8 <HAL_UART_AbortReceive+0x1c>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d4d0:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800d4d2:	2b01      	cmp	r3, #1
 800d4d4:	d01f      	beq.n	800d516 <HAL_UART_AbortReceive+0x7a>
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d4d6:	6823      	ldr	r3, [r4, #0]
 800d4d8:	695b      	ldr	r3, [r3, #20]
 800d4da:	f013 0f40 	tst.w	r3, #64	@ 0x40
 800d4de:	d013      	beq.n	800d508 <HAL_UART_AbortReceive+0x6c>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800d4e0:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d4e2:	f102 0314 	add.w	r3, r2, #20
 800d4e6:	e853 3f00 	ldrex	r3, [r3]
 800d4ea:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d4ee:	3214      	adds	r2, #20
 800d4f0:	e842 3100 	strex	r1, r3, [r2]
 800d4f4:	2900      	cmp	r1, #0
 800d4f6:	d1f3      	bne.n	800d4e0 <HAL_UART_AbortReceive+0x44>
    if (huart->hdmarx != NULL)
 800d4f8:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800d4fa:	b12b      	cbz	r3, 800d508 <HAL_UART_AbortReceive+0x6c>
      huart->hdmarx->XferAbortCallback = NULL;
 800d4fc:	2200      	movs	r2, #0
 800d4fe:	635a      	str	r2, [r3, #52]	@ 0x34
      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 800d500:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 800d502:	f7f6 fc3b 	bl	8003d7c <HAL_DMA_Abort>
 800d506:	b998      	cbnz	r0, 800d530 <HAL_UART_AbortReceive+0x94>
  huart->RxXferCount = 0x00U;
 800d508:	2000      	movs	r0, #0
 800d50a:	85e0      	strh	r0, [r4, #46]	@ 0x2e
  huart->RxState = HAL_UART_STATE_READY;
 800d50c:	2320      	movs	r3, #32
 800d50e:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d512:	6320      	str	r0, [r4, #48]	@ 0x30
}
 800d514:	bd10      	pop	{r4, pc}
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 800d516:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d518:	f102 030c 	add.w	r3, r2, #12
 800d51c:	e853 3f00 	ldrex	r3, [r3]
 800d520:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d524:	320c      	adds	r2, #12
 800d526:	e842 3100 	strex	r1, r3, [r2]
 800d52a:	2900      	cmp	r1, #0
 800d52c:	d1f3      	bne.n	800d516 <HAL_UART_AbortReceive+0x7a>
 800d52e:	e7d2      	b.n	800d4d6 <HAL_UART_AbortReceive+0x3a>
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 800d530:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 800d532:	f7f7 f970 	bl	8004816 <HAL_DMA_GetError>
 800d536:	2820      	cmp	r0, #32
 800d538:	d1e6      	bne.n	800d508 <HAL_UART_AbortReceive+0x6c>
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800d53a:	2310      	movs	r3, #16
 800d53c:	6463      	str	r3, [r4, #68]	@ 0x44
          return HAL_TIMEOUT;
 800d53e:	2003      	movs	r0, #3
 800d540:	e7e8      	b.n	800d514 <HAL_UART_AbortReceive+0x78>

0800d542 <HAL_UART_TxCpltCallback>:
}
 800d542:	4770      	bx	lr

0800d544 <UART_DMATransmitCplt>:
{
 800d544:	b508      	push	{r3, lr}
 800d546:	4603      	mov	r3, r0
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800d548:	6a40      	ldr	r0, [r0, #36]	@ 0x24
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800d54a:	681b      	ldr	r3, [r3, #0]
 800d54c:	681b      	ldr	r3, [r3, #0]
 800d54e:	f013 0f20 	tst.w	r3, #32
 800d552:	d11a      	bne.n	800d58a <UART_DMATransmitCplt+0x46>
    huart->TxXferCount = 0x00U;
 800d554:	2300      	movs	r3, #0
 800d556:	84c3      	strh	r3, [r0, #38]	@ 0x26
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800d558:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d55a:	f102 0314 	add.w	r3, r2, #20
 800d55e:	e853 3f00 	ldrex	r3, [r3]
 800d562:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d566:	3214      	adds	r2, #20
 800d568:	e842 3100 	strex	r1, r3, [r2]
 800d56c:	2900      	cmp	r1, #0
 800d56e:	d1f3      	bne.n	800d558 <UART_DMATransmitCplt+0x14>
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800d570:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d572:	f102 030c 	add.w	r3, r2, #12
 800d576:	e853 3f00 	ldrex	r3, [r3]
 800d57a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d57e:	320c      	adds	r2, #12
 800d580:	e842 3100 	strex	r1, r3, [r2]
 800d584:	2900      	cmp	r1, #0
 800d586:	d1f3      	bne.n	800d570 <UART_DMATransmitCplt+0x2c>
}
 800d588:	bd08      	pop	{r3, pc}
    HAL_UART_TxCpltCallback(huart);
 800d58a:	f7ff ffda 	bl	800d542 <HAL_UART_TxCpltCallback>
}
 800d58e:	e7fb      	b.n	800d588 <UART_DMATransmitCplt+0x44>

0800d590 <UART_EndTransmit_IT>:
{
 800d590:	b508      	push	{r3, lr}
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800d592:	6801      	ldr	r1, [r0, #0]
 800d594:	68ca      	ldr	r2, [r1, #12]
 800d596:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800d59a:	60ca      	str	r2, [r1, #12]
  huart->gState = HAL_UART_STATE_READY;
 800d59c:	2220      	movs	r2, #32
 800d59e:	f880 2041 	strb.w	r2, [r0, #65]	@ 0x41
  HAL_UART_TxCpltCallback(huart);
 800d5a2:	f7ff ffce 	bl	800d542 <HAL_UART_TxCpltCallback>
}
 800d5a6:	2000      	movs	r0, #0
 800d5a8:	bd08      	pop	{r3, pc}

0800d5aa <HAL_UART_TxHalfCpltCallback>:
}
 800d5aa:	4770      	bx	lr

0800d5ac <UART_DMATxHalfCplt>:
{
 800d5ac:	b508      	push	{r3, lr}
  HAL_UART_TxHalfCpltCallback(huart);
 800d5ae:	6a40      	ldr	r0, [r0, #36]	@ 0x24
 800d5b0:	f7ff fffb 	bl	800d5aa <HAL_UART_TxHalfCpltCallback>
}
 800d5b4:	bd08      	pop	{r3, pc}
}
 800d5b6:	4770      	bx	lr

0800d5b8 <HAL_UART_RxHalfCpltCallback>:
}
 800d5b8:	4770      	bx	lr

0800d5ba <HAL_UART_ErrorCallback>:
}
 800d5ba:	4770      	bx	lr

0800d5bc <UART_DMAError>:
{
 800d5bc:	b510      	push	{r4, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800d5be:	6a44      	ldr	r4, [r0, #36]	@ 0x24
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800d5c0:	6823      	ldr	r3, [r4, #0]
 800d5c2:	695a      	ldr	r2, [r3, #20]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800d5c4:	f894 3041 	ldrb.w	r3, [r4, #65]	@ 0x41
 800d5c8:	b2db      	uxtb	r3, r3
 800d5ca:	2b21      	cmp	r3, #33	@ 0x21
 800d5cc:	d010      	beq.n	800d5f0 <UART_DMAError+0x34>
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800d5ce:	6823      	ldr	r3, [r4, #0]
 800d5d0:	695a      	ldr	r2, [r3, #20]
 800d5d2:	f002 0240 	and.w	r2, r2, #64	@ 0x40
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800d5d6:	f894 3042 	ldrb.w	r3, [r4, #66]	@ 0x42
 800d5da:	b2db      	uxtb	r3, r3
 800d5dc:	2b22      	cmp	r3, #34	@ 0x22
 800d5de:	d011      	beq.n	800d604 <UART_DMAError+0x48>
  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800d5e0:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 800d5e2:	f043 0310 	orr.w	r3, r3, #16
 800d5e6:	6463      	str	r3, [r4, #68]	@ 0x44
  HAL_UART_ErrorCallback(huart);
 800d5e8:	4620      	mov	r0, r4
 800d5ea:	f7ff ffe6 	bl	800d5ba <HAL_UART_ErrorCallback>
}
 800d5ee:	bd10      	pop	{r4, pc}
 800d5f0:	f002 0280 	and.w	r2, r2, #128	@ 0x80
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800d5f4:	2a00      	cmp	r2, #0
 800d5f6:	d0ea      	beq.n	800d5ce <UART_DMAError+0x12>
    huart->TxXferCount = 0x00U;
 800d5f8:	2300      	movs	r3, #0
 800d5fa:	84e3      	strh	r3, [r4, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 800d5fc:	4620      	mov	r0, r4
 800d5fe:	f7ff fa03 	bl	800ca08 <UART_EndTxTransfer>
 800d602:	e7e4      	b.n	800d5ce <UART_DMAError+0x12>
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800d604:	2a00      	cmp	r2, #0
 800d606:	d0eb      	beq.n	800d5e0 <UART_DMAError+0x24>
    huart->RxXferCount = 0x00U;
 800d608:	2300      	movs	r3, #0
 800d60a:	85e3      	strh	r3, [r4, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 800d60c:	4620      	mov	r0, r4
 800d60e:	f7ff fa0b 	bl	800ca28 <UART_EndRxTransfer>
 800d612:	e7e5      	b.n	800d5e0 <UART_DMAError+0x24>

0800d614 <UART_DMAAbortOnError>:
{
 800d614:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800d616:	6a40      	ldr	r0, [r0, #36]	@ 0x24
  huart->RxXferCount = 0x00U;
 800d618:	2300      	movs	r3, #0
 800d61a:	85c3      	strh	r3, [r0, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 800d61c:	84c3      	strh	r3, [r0, #38]	@ 0x26
  HAL_UART_ErrorCallback(huart);
 800d61e:	f7ff ffcc 	bl	800d5ba <HAL_UART_ErrorCallback>
}
 800d622:	bd08      	pop	{r3, pc}

0800d624 <HAL_UART_AbortCpltCallback>:
}
 800d624:	4770      	bx	lr
	...

0800d628 <HAL_UART_Abort_IT>:
{
 800d628:	b538      	push	{r3, r4, r5, lr}
 800d62a:	4604      	mov	r4, r0
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE | USART_CR1_TCIE));
 800d62c:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d62e:	f102 030c 	add.w	r3, r2, #12
 800d632:	e853 3f00 	ldrex	r3, [r3]
 800d636:	f423 73f0 	bic.w	r3, r3, #480	@ 0x1e0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d63a:	320c      	adds	r2, #12
 800d63c:	e842 3100 	strex	r1, r3, [r2]
 800d640:	2900      	cmp	r1, #0
 800d642:	d1f3      	bne.n	800d62c <HAL_UART_Abort_IT+0x4>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d644:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d646:	f102 0314 	add.w	r3, r2, #20
 800d64a:	e853 3f00 	ldrex	r3, [r3]
 800d64e:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d652:	3214      	adds	r2, #20
 800d654:	e842 3100 	strex	r1, r3, [r2]
 800d658:	2900      	cmp	r1, #0
 800d65a:	d1f3      	bne.n	800d644 <HAL_UART_Abort_IT+0x1c>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d65c:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800d65e:	2b01      	cmp	r3, #1
 800d660:	d02e      	beq.n	800d6c0 <HAL_UART_Abort_IT+0x98>
  if (huart->hdmatx != NULL)
 800d662:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 800d664:	b133      	cbz	r3, 800d674 <HAL_UART_Abort_IT+0x4c>
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 800d666:	6822      	ldr	r2, [r4, #0]
 800d668:	6952      	ldr	r2, [r2, #20]
 800d66a:	f012 0f80 	tst.w	r2, #128	@ 0x80
 800d66e:	d034      	beq.n	800d6da <HAL_UART_Abort_IT+0xb2>
      huart->hdmatx->XferAbortCallback = UART_DMATxAbortCallback;
 800d670:	4a34      	ldr	r2, [pc, #208]	@ (800d744 <HAL_UART_Abort_IT+0x11c>)
 800d672:	635a      	str	r2, [r3, #52]	@ 0x34
  if (huart->hdmarx != NULL)
 800d674:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800d676:	b133      	cbz	r3, 800d686 <HAL_UART_Abort_IT+0x5e>
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d678:	6822      	ldr	r2, [r4, #0]
 800d67a:	6952      	ldr	r2, [r2, #20]
 800d67c:	f012 0f40 	tst.w	r2, #64	@ 0x40
 800d680:	d02e      	beq.n	800d6e0 <HAL_UART_Abort_IT+0xb8>
      huart->hdmarx->XferAbortCallback = UART_DMARxAbortCallback;
 800d682:	4a31      	ldr	r2, [pc, #196]	@ (800d748 <HAL_UART_Abort_IT+0x120>)
 800d684:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 800d686:	6823      	ldr	r3, [r4, #0]
 800d688:	695b      	ldr	r3, [r3, #20]
 800d68a:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800d68e:	d02a      	beq.n	800d6e6 <HAL_UART_Abort_IT+0xbe>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800d690:	6821      	ldr	r1, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d692:	f101 0314 	add.w	r3, r1, #20
 800d696:	e853 3f00 	ldrex	r3, [r3]
 800d69a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d69e:	3114      	adds	r1, #20
 800d6a0:	e841 3200 	strex	r2, r3, [r1]
 800d6a4:	4615      	mov	r5, r2
 800d6a6:	2a00      	cmp	r2, #0
 800d6a8:	d1f2      	bne.n	800d690 <HAL_UART_Abort_IT+0x68>
    if (huart->hdmatx != NULL)
 800d6aa:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 800d6ac:	2800      	cmp	r0, #0
 800d6ae:	d042      	beq.n	800d736 <HAL_UART_Abort_IT+0x10e>
      if (HAL_DMA_Abort_IT(huart->hdmatx) != HAL_OK)
 800d6b0:	f7f6 fb88 	bl	8003dc4 <HAL_DMA_Abort_IT>
 800d6b4:	b1c0      	cbz	r0, 800d6e8 <HAL_UART_Abort_IT+0xc0>
        huart->hdmatx->XferAbortCallback = NULL;
 800d6b6:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 800d6b8:	2200      	movs	r2, #0
 800d6ba:	635a      	str	r2, [r3, #52]	@ 0x34
  uint32_t AbortCplt = 0x01U;
 800d6bc:	2501      	movs	r5, #1
 800d6be:	e013      	b.n	800d6e8 <HAL_UART_Abort_IT+0xc0>
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 800d6c0:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d6c2:	f102 030c 	add.w	r3, r2, #12
 800d6c6:	e853 3f00 	ldrex	r3, [r3]
 800d6ca:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d6ce:	320c      	adds	r2, #12
 800d6d0:	e842 3100 	strex	r1, r3, [r2]
 800d6d4:	2900      	cmp	r1, #0
 800d6d6:	d1f3      	bne.n	800d6c0 <HAL_UART_Abort_IT+0x98>
 800d6d8:	e7c3      	b.n	800d662 <HAL_UART_Abort_IT+0x3a>
      huart->hdmatx->XferAbortCallback = NULL;
 800d6da:	2200      	movs	r2, #0
 800d6dc:	635a      	str	r2, [r3, #52]	@ 0x34
 800d6de:	e7c9      	b.n	800d674 <HAL_UART_Abort_IT+0x4c>
      huart->hdmarx->XferAbortCallback = NULL;
 800d6e0:	2200      	movs	r2, #0
 800d6e2:	635a      	str	r2, [r3, #52]	@ 0x34
 800d6e4:	e7cf      	b.n	800d686 <HAL_UART_Abort_IT+0x5e>
  uint32_t AbortCplt = 0x01U;
 800d6e6:	2501      	movs	r5, #1
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d6e8:	6823      	ldr	r3, [r4, #0]
 800d6ea:	695b      	ldr	r3, [r3, #20]
 800d6ec:	f013 0f40 	tst.w	r3, #64	@ 0x40
 800d6f0:	d023      	beq.n	800d73a <HAL_UART_Abort_IT+0x112>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800d6f2:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d6f4:	f102 0314 	add.w	r3, r2, #20
 800d6f8:	e853 3f00 	ldrex	r3, [r3]
 800d6fc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d700:	3214      	adds	r2, #20
 800d702:	e842 3100 	strex	r1, r3, [r2]
 800d706:	2900      	cmp	r1, #0
 800d708:	d1f3      	bne.n	800d6f2 <HAL_UART_Abort_IT+0xca>
    if (huart->hdmarx != NULL)
 800d70a:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 800d70c:	b1a8      	cbz	r0, 800d73a <HAL_UART_Abort_IT+0x112>
      if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800d70e:	f7f6 fb59 	bl	8003dc4 <HAL_DMA_Abort_IT>
 800d712:	b1a0      	cbz	r0, 800d73e <HAL_UART_Abort_IT+0x116>
        huart->hdmarx->XferAbortCallback = NULL;
 800d714:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800d716:	2200      	movs	r2, #0
 800d718:	635a      	str	r2, [r3, #52]	@ 0x34
    huart->TxXferCount = 0x00U;
 800d71a:	2300      	movs	r3, #0
 800d71c:	84e3      	strh	r3, [r4, #38]	@ 0x26
    huart->RxXferCount = 0x00U;
 800d71e:	85e3      	strh	r3, [r4, #46]	@ 0x2e
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d720:	6463      	str	r3, [r4, #68]	@ 0x44
    huart->gState  = HAL_UART_STATE_READY;
 800d722:	2220      	movs	r2, #32
 800d724:	f884 2041 	strb.w	r2, [r4, #65]	@ 0x41
    huart->RxState = HAL_UART_STATE_READY;
 800d728:	f884 2042 	strb.w	r2, [r4, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d72c:	6323      	str	r3, [r4, #48]	@ 0x30
    HAL_UART_AbortCpltCallback(huart);
 800d72e:	4620      	mov	r0, r4
 800d730:	f7ff ff78 	bl	800d624 <HAL_UART_AbortCpltCallback>
 800d734:	e003      	b.n	800d73e <HAL_UART_Abort_IT+0x116>
  uint32_t AbortCplt = 0x01U;
 800d736:	2501      	movs	r5, #1
 800d738:	e7d6      	b.n	800d6e8 <HAL_UART_Abort_IT+0xc0>
  if (AbortCplt == 0x01U)
 800d73a:	2d01      	cmp	r5, #1
 800d73c:	d0ed      	beq.n	800d71a <HAL_UART_Abort_IT+0xf2>
}
 800d73e:	2000      	movs	r0, #0
 800d740:	bd38      	pop	{r3, r4, r5, pc}
 800d742:	bf00      	nop
 800d744:	0800d779 	.word	0x0800d779
 800d748:	0800d74d 	.word	0x0800d74d

0800d74c <UART_DMARxAbortCallback>:
{
 800d74c:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800d74e:	6a40      	ldr	r0, [r0, #36]	@ 0x24
  huart->hdmarx->XferAbortCallback = NULL;
 800d750:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 800d752:	2200      	movs	r2, #0
 800d754:	635a      	str	r2, [r3, #52]	@ 0x34
  if (huart->hdmatx != NULL)
 800d756:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 800d758:	b10b      	cbz	r3, 800d75e <UART_DMARxAbortCallback+0x12>
    if (huart->hdmatx->XferAbortCallback != NULL)
 800d75a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d75c:	b95b      	cbnz	r3, 800d776 <UART_DMARxAbortCallback+0x2a>
  huart->TxXferCount = 0x00U;
 800d75e:	2300      	movs	r3, #0
 800d760:	84c3      	strh	r3, [r0, #38]	@ 0x26
  huart->RxXferCount = 0x00U;
 800d762:	85c3      	strh	r3, [r0, #46]	@ 0x2e
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d764:	6443      	str	r3, [r0, #68]	@ 0x44
  huart->gState  = HAL_UART_STATE_READY;
 800d766:	2220      	movs	r2, #32
 800d768:	f880 2041 	strb.w	r2, [r0, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800d76c:	f880 2042 	strb.w	r2, [r0, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d770:	6303      	str	r3, [r0, #48]	@ 0x30
  HAL_UART_AbortCpltCallback(huart);
 800d772:	f7ff ff57 	bl	800d624 <HAL_UART_AbortCpltCallback>
}
 800d776:	bd08      	pop	{r3, pc}

0800d778 <UART_DMATxAbortCallback>:
{
 800d778:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800d77a:	6a40      	ldr	r0, [r0, #36]	@ 0x24
  huart->hdmatx->XferAbortCallback = NULL;
 800d77c:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 800d77e:	2200      	movs	r2, #0
 800d780:	635a      	str	r2, [r3, #52]	@ 0x34
  if (huart->hdmarx != NULL)
 800d782:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 800d784:	b10b      	cbz	r3, 800d78a <UART_DMATxAbortCallback+0x12>
    if (huart->hdmarx->XferAbortCallback != NULL)
 800d786:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d788:	b95b      	cbnz	r3, 800d7a2 <UART_DMATxAbortCallback+0x2a>
  huart->TxXferCount = 0x00U;
 800d78a:	2300      	movs	r3, #0
 800d78c:	84c3      	strh	r3, [r0, #38]	@ 0x26
  huart->RxXferCount = 0x00U;
 800d78e:	85c3      	strh	r3, [r0, #46]	@ 0x2e
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d790:	6443      	str	r3, [r0, #68]	@ 0x44
  huart->gState  = HAL_UART_STATE_READY;
 800d792:	2220      	movs	r2, #32
 800d794:	f880 2041 	strb.w	r2, [r0, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800d798:	f880 2042 	strb.w	r2, [r0, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d79c:	6303      	str	r3, [r0, #48]	@ 0x30
  HAL_UART_AbortCpltCallback(huart);
 800d79e:	f7ff ff41 	bl	800d624 <HAL_UART_AbortCpltCallback>
}
 800d7a2:	bd08      	pop	{r3, pc}

0800d7a4 <HAL_UART_AbortTransmitCpltCallback>:
}
 800d7a4:	4770      	bx	lr
	...

0800d7a8 <HAL_UART_AbortTransmit_IT>:
{
 800d7a8:	b510      	push	{r4, lr}
 800d7aa:	4604      	mov	r4, r0
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800d7ac:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d7ae:	f102 030c 	add.w	r3, r2, #12
 800d7b2:	e853 3f00 	ldrex	r3, [r3]
 800d7b6:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d7ba:	320c      	adds	r2, #12
 800d7bc:	e842 3100 	strex	r1, r3, [r2]
 800d7c0:	2900      	cmp	r1, #0
 800d7c2:	d1f3      	bne.n	800d7ac <HAL_UART_AbortTransmit_IT+0x4>
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 800d7c4:	6823      	ldr	r3, [r4, #0]
 800d7c6:	695b      	ldr	r3, [r3, #20]
 800d7c8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800d7cc:	d020      	beq.n	800d810 <HAL_UART_AbortTransmit_IT+0x68>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800d7ce:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d7d0:	f102 0314 	add.w	r3, r2, #20
 800d7d4:	e853 3f00 	ldrex	r3, [r3]
 800d7d8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d7dc:	3214      	adds	r2, #20
 800d7de:	e842 3100 	strex	r1, r3, [r2]
 800d7e2:	2900      	cmp	r1, #0
 800d7e4:	d1f3      	bne.n	800d7ce <HAL_UART_AbortTransmit_IT+0x26>
    if (huart->hdmatx != NULL)
 800d7e6:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 800d7e8:	b14b      	cbz	r3, 800d7fe <HAL_UART_AbortTransmit_IT+0x56>
      huart->hdmatx->XferAbortCallback = UART_DMATxOnlyAbortCallback;
 800d7ea:	4a0e      	ldr	r2, [pc, #56]	@ (800d824 <HAL_UART_AbortTransmit_IT+0x7c>)
 800d7ec:	635a      	str	r2, [r3, #52]	@ 0x34
      if (HAL_DMA_Abort_IT(huart->hdmatx) != HAL_OK)
 800d7ee:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 800d7f0:	f7f6 fae8 	bl	8003dc4 <HAL_DMA_Abort_IT>
 800d7f4:	b1a0      	cbz	r0, 800d820 <HAL_UART_AbortTransmit_IT+0x78>
        huart->hdmatx->XferAbortCallback(huart->hdmatx);
 800d7f6:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 800d7f8:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 800d7fa:	4798      	blx	r3
 800d7fc:	e010      	b.n	800d820 <HAL_UART_AbortTransmit_IT+0x78>
      huart->TxXferCount = 0x00U;
 800d7fe:	2300      	movs	r3, #0
 800d800:	84e3      	strh	r3, [r4, #38]	@ 0x26
      huart->gState = HAL_UART_STATE_READY;
 800d802:	2320      	movs	r3, #32
 800d804:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
      HAL_UART_AbortTransmitCpltCallback(huart);
 800d808:	4620      	mov	r0, r4
 800d80a:	f7ff ffcb 	bl	800d7a4 <HAL_UART_AbortTransmitCpltCallback>
 800d80e:	e007      	b.n	800d820 <HAL_UART_AbortTransmit_IT+0x78>
    huart->TxXferCount = 0x00U;
 800d810:	2300      	movs	r3, #0
 800d812:	84e3      	strh	r3, [r4, #38]	@ 0x26
    huart->gState = HAL_UART_STATE_READY;
 800d814:	2320      	movs	r3, #32
 800d816:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
    HAL_UART_AbortTransmitCpltCallback(huart);
 800d81a:	4620      	mov	r0, r4
 800d81c:	f7ff ffc2 	bl	800d7a4 <HAL_UART_AbortTransmitCpltCallback>
}
 800d820:	2000      	movs	r0, #0
 800d822:	bd10      	pop	{r4, pc}
 800d824:	0800d829 	.word	0x0800d829

0800d828 <UART_DMATxOnlyAbortCallback>:
{
 800d828:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800d82a:	6a40      	ldr	r0, [r0, #36]	@ 0x24
  huart->TxXferCount = 0x00U;
 800d82c:	2300      	movs	r3, #0
 800d82e:	84c3      	strh	r3, [r0, #38]	@ 0x26
  huart->gState = HAL_UART_STATE_READY;
 800d830:	2320      	movs	r3, #32
 800d832:	f880 3041 	strb.w	r3, [r0, #65]	@ 0x41
  HAL_UART_AbortTransmitCpltCallback(huart);
 800d836:	f7ff ffb5 	bl	800d7a4 <HAL_UART_AbortTransmitCpltCallback>
}
 800d83a:	bd08      	pop	{r3, pc}

0800d83c <HAL_UART_AbortReceiveCpltCallback>:
}
 800d83c:	4770      	bx	lr
	...

0800d840 <HAL_UART_AbortReceive_IT>:
{
 800d840:	b510      	push	{r4, lr}
 800d842:	4604      	mov	r4, r0
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800d844:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d846:	f102 030c 	add.w	r3, r2, #12
 800d84a:	e853 3f00 	ldrex	r3, [r3]
 800d84e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d852:	320c      	adds	r2, #12
 800d854:	e842 3100 	strex	r1, r3, [r2]
 800d858:	2900      	cmp	r1, #0
 800d85a:	d1f3      	bne.n	800d844 <HAL_UART_AbortReceive_IT+0x4>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d85c:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d85e:	f102 0314 	add.w	r3, r2, #20
 800d862:	e853 3f00 	ldrex	r3, [r3]
 800d866:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d86a:	3214      	adds	r2, #20
 800d86c:	e842 3100 	strex	r1, r3, [r2]
 800d870:	2900      	cmp	r1, #0
 800d872:	d1f3      	bne.n	800d85c <HAL_UART_AbortReceive_IT+0x1c>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d874:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800d876:	2b01      	cmp	r3, #1
 800d878:	d01c      	beq.n	800d8b4 <HAL_UART_AbortReceive_IT+0x74>
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d87a:	6823      	ldr	r3, [r4, #0]
 800d87c:	695b      	ldr	r3, [r3, #20]
 800d87e:	f013 0f40 	tst.w	r3, #64	@ 0x40
 800d882:	d02e      	beq.n	800d8e2 <HAL_UART_AbortReceive_IT+0xa2>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800d884:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d886:	f102 0314 	add.w	r3, r2, #20
 800d88a:	e853 3f00 	ldrex	r3, [r3]
 800d88e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d892:	3214      	adds	r2, #20
 800d894:	e842 3100 	strex	r1, r3, [r2]
 800d898:	2900      	cmp	r1, #0
 800d89a:	d1f3      	bne.n	800d884 <HAL_UART_AbortReceive_IT+0x44>
    if (huart->hdmarx != NULL)
 800d89c:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800d89e:	b1b3      	cbz	r3, 800d8ce <HAL_UART_AbortReceive_IT+0x8e>
      huart->hdmarx->XferAbortCallback = UART_DMARxOnlyAbortCallback;
 800d8a0:	4a15      	ldr	r2, [pc, #84]	@ (800d8f8 <HAL_UART_AbortReceive_IT+0xb8>)
 800d8a2:	635a      	str	r2, [r3, #52]	@ 0x34
      if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800d8a4:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 800d8a6:	f7f6 fa8d 	bl	8003dc4 <HAL_DMA_Abort_IT>
 800d8aa:	b318      	cbz	r0, 800d8f4 <HAL_UART_AbortReceive_IT+0xb4>
        huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800d8ac:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 800d8ae:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 800d8b0:	4798      	blx	r3
 800d8b2:	e01f      	b.n	800d8f4 <HAL_UART_AbortReceive_IT+0xb4>
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 800d8b4:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d8b6:	f102 030c 	add.w	r3, r2, #12
 800d8ba:	e853 3f00 	ldrex	r3, [r3]
 800d8be:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d8c2:	320c      	adds	r2, #12
 800d8c4:	e842 3100 	strex	r1, r3, [r2]
 800d8c8:	2900      	cmp	r1, #0
 800d8ca:	d1f3      	bne.n	800d8b4 <HAL_UART_AbortReceive_IT+0x74>
 800d8cc:	e7d5      	b.n	800d87a <HAL_UART_AbortReceive_IT+0x3a>
      huart->RxXferCount = 0x00U;
 800d8ce:	2300      	movs	r3, #0
 800d8d0:	85e3      	strh	r3, [r4, #46]	@ 0x2e
      huart->RxState = HAL_UART_STATE_READY;
 800d8d2:	2220      	movs	r2, #32
 800d8d4:	f884 2042 	strb.w	r2, [r4, #66]	@ 0x42
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d8d8:	6323      	str	r3, [r4, #48]	@ 0x30
      HAL_UART_AbortReceiveCpltCallback(huart);
 800d8da:	4620      	mov	r0, r4
 800d8dc:	f7ff ffae 	bl	800d83c <HAL_UART_AbortReceiveCpltCallback>
 800d8e0:	e008      	b.n	800d8f4 <HAL_UART_AbortReceive_IT+0xb4>
    huart->RxXferCount = 0x00U;
 800d8e2:	2300      	movs	r3, #0
 800d8e4:	85e3      	strh	r3, [r4, #46]	@ 0x2e
    huart->RxState = HAL_UART_STATE_READY;
 800d8e6:	2220      	movs	r2, #32
 800d8e8:	f884 2042 	strb.w	r2, [r4, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d8ec:	6323      	str	r3, [r4, #48]	@ 0x30
    HAL_UART_AbortReceiveCpltCallback(huart);
 800d8ee:	4620      	mov	r0, r4
 800d8f0:	f7ff ffa4 	bl	800d83c <HAL_UART_AbortReceiveCpltCallback>
}
 800d8f4:	2000      	movs	r0, #0
 800d8f6:	bd10      	pop	{r4, pc}
 800d8f8:	0800d8fd 	.word	0x0800d8fd

0800d8fc <UART_DMARxOnlyAbortCallback>:
{
 800d8fc:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800d8fe:	6a40      	ldr	r0, [r0, #36]	@ 0x24
  huart->RxXferCount = 0x00U;
 800d900:	2300      	movs	r3, #0
 800d902:	85c3      	strh	r3, [r0, #46]	@ 0x2e
  huart->RxState = HAL_UART_STATE_READY;
 800d904:	2220      	movs	r2, #32
 800d906:	f880 2042 	strb.w	r2, [r0, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d90a:	6303      	str	r3, [r0, #48]	@ 0x30
  HAL_UART_AbortReceiveCpltCallback(huart);
 800d90c:	f7ff ff96 	bl	800d83c <HAL_UART_AbortReceiveCpltCallback>
}
 800d910:	bd08      	pop	{r3, pc}

0800d912 <HAL_UARTEx_RxEventCallback>:
}
 800d912:	4770      	bx	lr

0800d914 <UART_Receive_IT>:
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800d914:	f890 3042 	ldrb.w	r3, [r0, #66]	@ 0x42
 800d918:	b2db      	uxtb	r3, r3
 800d91a:	2b22      	cmp	r3, #34	@ 0x22
 800d91c:	d169      	bne.n	800d9f2 <UART_Receive_IT+0xde>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800d91e:	6883      	ldr	r3, [r0, #8]
 800d920:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d924:	d04f      	beq.n	800d9c6 <UART_Receive_IT+0xb2>
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800d926:	6a82      	ldr	r2, [r0, #40]	@ 0x28
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800d928:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d92c:	d004      	beq.n	800d938 <UART_Receive_IT+0x24>
 800d92e:	2b00      	cmp	r3, #0
 800d930:	d156      	bne.n	800d9e0 <UART_Receive_IT+0xcc>
 800d932:	6903      	ldr	r3, [r0, #16]
 800d934:	2b00      	cmp	r3, #0
 800d936:	d153      	bne.n	800d9e0 <UART_Receive_IT+0xcc>
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800d938:	6803      	ldr	r3, [r0, #0]
 800d93a:	685b      	ldr	r3, [r3, #4]
 800d93c:	7013      	strb	r3, [r2, #0]
      huart->pRxBuffPtr += 1U;
 800d93e:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 800d940:	3301      	adds	r3, #1
 800d942:	6283      	str	r3, [r0, #40]	@ 0x28
    if (--huart->RxXferCount == 0U)
 800d944:	8dc3      	ldrh	r3, [r0, #46]	@ 0x2e
 800d946:	b29b      	uxth	r3, r3
 800d948:	3b01      	subs	r3, #1
 800d94a:	b29b      	uxth	r3, r3
 800d94c:	85c3      	strh	r3, [r0, #46]	@ 0x2e
 800d94e:	2b00      	cmp	r3, #0
 800d950:	d151      	bne.n	800d9f6 <UART_Receive_IT+0xe2>
{
 800d952:	b500      	push	{lr}
 800d954:	b083      	sub	sp, #12
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800d956:	6802      	ldr	r2, [r0, #0]
 800d958:	68d3      	ldr	r3, [r2, #12]
 800d95a:	f023 0320 	bic.w	r3, r3, #32
 800d95e:	60d3      	str	r3, [r2, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800d960:	6802      	ldr	r2, [r0, #0]
 800d962:	68d3      	ldr	r3, [r2, #12]
 800d964:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800d968:	60d3      	str	r3, [r2, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800d96a:	6802      	ldr	r2, [r0, #0]
 800d96c:	6953      	ldr	r3, [r2, #20]
 800d96e:	f023 0301 	bic.w	r3, r3, #1
 800d972:	6153      	str	r3, [r2, #20]
      huart->RxState = HAL_UART_STATE_READY;
 800d974:	2320      	movs	r3, #32
 800d976:	f880 3042 	strb.w	r3, [r0, #66]	@ 0x42
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800d97a:	2300      	movs	r3, #0
 800d97c:	6343      	str	r3, [r0, #52]	@ 0x34
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d97e:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 800d980:	2b01      	cmp	r3, #1
 800d982:	d133      	bne.n	800d9ec <UART_Receive_IT+0xd8>
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d984:	2300      	movs	r3, #0
 800d986:	6303      	str	r3, [r0, #48]	@ 0x30
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d988:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d98a:	f102 030c 	add.w	r3, r2, #12
 800d98e:	e853 3f00 	ldrex	r3, [r3]
 800d992:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d996:	320c      	adds	r2, #12
 800d998:	e842 3100 	strex	r1, r3, [r2]
 800d99c:	2900      	cmp	r1, #0
 800d99e:	d1f3      	bne.n	800d988 <UART_Receive_IT+0x74>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800d9a0:	6803      	ldr	r3, [r0, #0]
 800d9a2:	681a      	ldr	r2, [r3, #0]
 800d9a4:	f012 0f10 	tst.w	r2, #16
 800d9a8:	d006      	beq.n	800d9b8 <UART_Receive_IT+0xa4>
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800d9aa:	2200      	movs	r2, #0
 800d9ac:	9201      	str	r2, [sp, #4]
 800d9ae:	681a      	ldr	r2, [r3, #0]
 800d9b0:	9201      	str	r2, [sp, #4]
 800d9b2:	685b      	ldr	r3, [r3, #4]
 800d9b4:	9301      	str	r3, [sp, #4]
 800d9b6:	9b01      	ldr	r3, [sp, #4]
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800d9b8:	8d81      	ldrh	r1, [r0, #44]	@ 0x2c
 800d9ba:	f7ff ffaa 	bl	800d912 <HAL_UARTEx_RxEventCallback>
      return HAL_OK;
 800d9be:	2000      	movs	r0, #0
}
 800d9c0:	b003      	add	sp, #12
 800d9c2:	f85d fb04 	ldr.w	pc, [sp], #4
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800d9c6:	6902      	ldr	r2, [r0, #16]
 800d9c8:	2a00      	cmp	r2, #0
 800d9ca:	d1ac      	bne.n	800d926 <UART_Receive_IT+0x12>
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800d9cc:	6a82      	ldr	r2, [r0, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800d9ce:	6803      	ldr	r3, [r0, #0]
 800d9d0:	685b      	ldr	r3, [r3, #4]
 800d9d2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d9d6:	8013      	strh	r3, [r2, #0]
      huart->pRxBuffPtr += 2U;
 800d9d8:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 800d9da:	3302      	adds	r3, #2
 800d9dc:	6283      	str	r3, [r0, #40]	@ 0x28
 800d9de:	e7b1      	b.n	800d944 <UART_Receive_IT+0x30>
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800d9e0:	6803      	ldr	r3, [r0, #0]
 800d9e2:	685b      	ldr	r3, [r3, #4]
 800d9e4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d9e8:	7013      	strb	r3, [r2, #0]
 800d9ea:	e7a8      	b.n	800d93e <UART_Receive_IT+0x2a>
        HAL_UART_RxCpltCallback(huart);
 800d9ec:	f7f4 ff60 	bl	80028b0 <HAL_UART_RxCpltCallback>
 800d9f0:	e7e5      	b.n	800d9be <UART_Receive_IT+0xaa>
    return HAL_BUSY;
 800d9f2:	2002      	movs	r0, #2
 800d9f4:	4770      	bx	lr
    return HAL_OK;
 800d9f6:	2000      	movs	r0, #0
}
 800d9f8:	4770      	bx	lr
	...

0800d9fc <HAL_UART_IRQHandler>:
{
 800d9fc:	b510      	push	{r4, lr}
 800d9fe:	b082      	sub	sp, #8
 800da00:	4604      	mov	r4, r0
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800da02:	6802      	ldr	r2, [r0, #0]
 800da04:	6813      	ldr	r3, [r2, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800da06:	68d0      	ldr	r0, [r2, #12]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800da08:	6951      	ldr	r1, [r2, #20]
  if (errorflags == RESET)
 800da0a:	f013 0f0f 	tst.w	r3, #15
 800da0e:	d109      	bne.n	800da24 <HAL_UART_IRQHandler+0x28>
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800da10:	f013 0f20 	tst.w	r3, #32
 800da14:	d00c      	beq.n	800da30 <HAL_UART_IRQHandler+0x34>
 800da16:	f010 0f20 	tst.w	r0, #32
 800da1a:	d009      	beq.n	800da30 <HAL_UART_IRQHandler+0x34>
      UART_Receive_IT(huart);
 800da1c:	4620      	mov	r0, r4
 800da1e:	f7ff ff79 	bl	800d914 <UART_Receive_IT>
      return;
 800da22:	e016      	b.n	800da52 <HAL_UART_IRQHandler+0x56>
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800da24:	f011 0101 	ands.w	r1, r1, #1
 800da28:	d115      	bne.n	800da56 <HAL_UART_IRQHandler+0x5a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800da2a:	f410 7f90 	tst.w	r0, #288	@ 0x120
 800da2e:	d112      	bne.n	800da56 <HAL_UART_IRQHandler+0x5a>
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800da30:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800da32:	2901      	cmp	r1, #1
 800da34:	d079      	beq.n	800db2a <HAL_UART_IRQHandler+0x12e>
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800da36:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800da3a:	d003      	beq.n	800da44 <HAL_UART_IRQHandler+0x48>
 800da3c:	f010 0f80 	tst.w	r0, #128	@ 0x80
 800da40:	f040 8113 	bne.w	800dc6a <HAL_UART_IRQHandler+0x26e>
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800da44:	f013 0f40 	tst.w	r3, #64	@ 0x40
 800da48:	d003      	beq.n	800da52 <HAL_UART_IRQHandler+0x56>
 800da4a:	f010 0f40 	tst.w	r0, #64	@ 0x40
 800da4e:	f040 8110 	bne.w	800dc72 <HAL_UART_IRQHandler+0x276>
}
 800da52:	b002      	add	sp, #8
 800da54:	bd10      	pop	{r4, pc}
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800da56:	f013 0f01 	tst.w	r3, #1
 800da5a:	d006      	beq.n	800da6a <HAL_UART_IRQHandler+0x6e>
 800da5c:	f410 7f80 	tst.w	r0, #256	@ 0x100
 800da60:	d003      	beq.n	800da6a <HAL_UART_IRQHandler+0x6e>
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800da62:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 800da64:	f042 0201 	orr.w	r2, r2, #1
 800da68:	6462      	str	r2, [r4, #68]	@ 0x44
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800da6a:	f013 0f04 	tst.w	r3, #4
 800da6e:	d004      	beq.n	800da7a <HAL_UART_IRQHandler+0x7e>
 800da70:	b119      	cbz	r1, 800da7a <HAL_UART_IRQHandler+0x7e>
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800da72:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 800da74:	f042 0202 	orr.w	r2, r2, #2
 800da78:	6462      	str	r2, [r4, #68]	@ 0x44
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800da7a:	f013 0f02 	tst.w	r3, #2
 800da7e:	d004      	beq.n	800da8a <HAL_UART_IRQHandler+0x8e>
 800da80:	b119      	cbz	r1, 800da8a <HAL_UART_IRQHandler+0x8e>
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800da82:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 800da84:	f042 0204 	orr.w	r2, r2, #4
 800da88:	6462      	str	r2, [r4, #68]	@ 0x44
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800da8a:	f013 0f08 	tst.w	r3, #8
 800da8e:	d007      	beq.n	800daa0 <HAL_UART_IRQHandler+0xa4>
 800da90:	f010 0f20 	tst.w	r0, #32
 800da94:	d100      	bne.n	800da98 <HAL_UART_IRQHandler+0x9c>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800da96:	b119      	cbz	r1, 800daa0 <HAL_UART_IRQHandler+0xa4>
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800da98:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 800da9a:	f042 0208 	orr.w	r2, r2, #8
 800da9e:	6462      	str	r2, [r4, #68]	@ 0x44
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800daa0:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 800daa2:	2a00      	cmp	r2, #0
 800daa4:	d0d5      	beq.n	800da52 <HAL_UART_IRQHandler+0x56>
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800daa6:	f013 0f20 	tst.w	r3, #32
 800daaa:	d002      	beq.n	800dab2 <HAL_UART_IRQHandler+0xb6>
 800daac:	f010 0f20 	tst.w	r0, #32
 800dab0:	d129      	bne.n	800db06 <HAL_UART_IRQHandler+0x10a>
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800dab2:	6823      	ldr	r3, [r4, #0]
 800dab4:	695b      	ldr	r3, [r3, #20]
 800dab6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800daba:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 800dabc:	f012 0f08 	tst.w	r2, #8
 800dac0:	d100      	bne.n	800dac4 <HAL_UART_IRQHandler+0xc8>
 800dac2:	b363      	cbz	r3, 800db1e <HAL_UART_IRQHandler+0x122>
        UART_EndRxTransfer(huart);
 800dac4:	4620      	mov	r0, r4
 800dac6:	f7fe ffaf 	bl	800ca28 <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800daca:	6823      	ldr	r3, [r4, #0]
 800dacc:	695b      	ldr	r3, [r3, #20]
 800dace:	f013 0f40 	tst.w	r3, #64	@ 0x40
 800dad2:	d020      	beq.n	800db16 <HAL_UART_IRQHandler+0x11a>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800dad4:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dad6:	f102 0314 	add.w	r3, r2, #20
 800dada:	e853 3f00 	ldrex	r3, [r3]
 800dade:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dae2:	3214      	adds	r2, #20
 800dae4:	e842 3100 	strex	r1, r3, [r2]
 800dae8:	2900      	cmp	r1, #0
 800daea:	d1f3      	bne.n	800dad4 <HAL_UART_IRQHandler+0xd8>
          if (huart->hdmarx != NULL)
 800daec:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800daee:	b173      	cbz	r3, 800db0e <HAL_UART_IRQHandler+0x112>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800daf0:	4a62      	ldr	r2, [pc, #392]	@ (800dc7c <HAL_UART_IRQHandler+0x280>)
 800daf2:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800daf4:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 800daf6:	f7f6 f965 	bl	8003dc4 <HAL_DMA_Abort_IT>
 800dafa:	2800      	cmp	r0, #0
 800dafc:	d0a9      	beq.n	800da52 <HAL_UART_IRQHandler+0x56>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800dafe:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 800db00:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 800db02:	4798      	blx	r3
 800db04:	e7a5      	b.n	800da52 <HAL_UART_IRQHandler+0x56>
        UART_Receive_IT(huart);
 800db06:	4620      	mov	r0, r4
 800db08:	f7ff ff04 	bl	800d914 <UART_Receive_IT>
 800db0c:	e7d1      	b.n	800dab2 <HAL_UART_IRQHandler+0xb6>
            HAL_UART_ErrorCallback(huart);
 800db0e:	4620      	mov	r0, r4
 800db10:	f7ff fd53 	bl	800d5ba <HAL_UART_ErrorCallback>
 800db14:	e79d      	b.n	800da52 <HAL_UART_IRQHandler+0x56>
          HAL_UART_ErrorCallback(huart);
 800db16:	4620      	mov	r0, r4
 800db18:	f7ff fd4f 	bl	800d5ba <HAL_UART_ErrorCallback>
 800db1c:	e799      	b.n	800da52 <HAL_UART_IRQHandler+0x56>
        HAL_UART_ErrorCallback(huart);
 800db1e:	4620      	mov	r0, r4
 800db20:	f7ff fd4b 	bl	800d5ba <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800db24:	2300      	movs	r3, #0
 800db26:	6463      	str	r3, [r4, #68]	@ 0x44
    return;
 800db28:	e793      	b.n	800da52 <HAL_UART_IRQHandler+0x56>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800db2a:	f013 0f10 	tst.w	r3, #16
 800db2e:	d082      	beq.n	800da36 <HAL_UART_IRQHandler+0x3a>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800db30:	f010 0f10 	tst.w	r0, #16
 800db34:	f43f af7f 	beq.w	800da36 <HAL_UART_IRQHandler+0x3a>
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800db38:	2300      	movs	r3, #0
 800db3a:	9301      	str	r3, [sp, #4]
 800db3c:	6813      	ldr	r3, [r2, #0]
 800db3e:	9301      	str	r3, [sp, #4]
 800db40:	6853      	ldr	r3, [r2, #4]
 800db42:	9301      	str	r3, [sp, #4]
 800db44:	9b01      	ldr	r3, [sp, #4]
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800db46:	6953      	ldr	r3, [r2, #20]
 800db48:	f013 0f40 	tst.w	r3, #64	@ 0x40
 800db4c:	d051      	beq.n	800dbf2 <HAL_UART_IRQHandler+0x1f6>
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800db4e:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 800db50:	6813      	ldr	r3, [r2, #0]
 800db52:	685b      	ldr	r3, [r3, #4]
 800db54:	b29b      	uxth	r3, r3
      if ((nb_remaining_rx_data > 0U)
 800db56:	2b00      	cmp	r3, #0
 800db58:	f43f af7b 	beq.w	800da52 <HAL_UART_IRQHandler+0x56>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800db5c:	8da1      	ldrh	r1, [r4, #44]	@ 0x2c
 800db5e:	4299      	cmp	r1, r3
 800db60:	f67f af77 	bls.w	800da52 <HAL_UART_IRQHandler+0x56>
        huart->RxXferCount = nb_remaining_rx_data;
 800db64:	85e3      	strh	r3, [r4, #46]	@ 0x2e
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800db66:	6993      	ldr	r3, [r2, #24]
 800db68:	2b20      	cmp	r3, #32
 800db6a:	d037      	beq.n	800dbdc <HAL_UART_IRQHandler+0x1e0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800db6c:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800db6e:	f102 030c 	add.w	r3, r2, #12
 800db72:	e853 3f00 	ldrex	r3, [r3]
 800db76:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800db7a:	320c      	adds	r2, #12
 800db7c:	e842 3100 	strex	r1, r3, [r2]
 800db80:	2900      	cmp	r1, #0
 800db82:	d1f3      	bne.n	800db6c <HAL_UART_IRQHandler+0x170>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800db84:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800db86:	f102 0314 	add.w	r3, r2, #20
 800db8a:	e853 3f00 	ldrex	r3, [r3]
 800db8e:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800db92:	3214      	adds	r2, #20
 800db94:	e842 3100 	strex	r1, r3, [r2]
 800db98:	2900      	cmp	r1, #0
 800db9a:	d1f3      	bne.n	800db84 <HAL_UART_IRQHandler+0x188>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800db9c:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800db9e:	f102 0314 	add.w	r3, r2, #20
 800dba2:	e853 3f00 	ldrex	r3, [r3]
 800dba6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dbaa:	3214      	adds	r2, #20
 800dbac:	e842 3100 	strex	r1, r3, [r2]
 800dbb0:	2900      	cmp	r1, #0
 800dbb2:	d1f3      	bne.n	800db9c <HAL_UART_IRQHandler+0x1a0>
          huart->RxState = HAL_UART_STATE_READY;
 800dbb4:	2320      	movs	r3, #32
 800dbb6:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800dbba:	2300      	movs	r3, #0
 800dbbc:	6323      	str	r3, [r4, #48]	@ 0x30
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800dbbe:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dbc0:	f102 030c 	add.w	r3, r2, #12
 800dbc4:	e853 3f00 	ldrex	r3, [r3]
 800dbc8:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dbcc:	320c      	adds	r2, #12
 800dbce:	e842 3100 	strex	r1, r3, [r2]
 800dbd2:	2900      	cmp	r1, #0
 800dbd4:	d1f3      	bne.n	800dbbe <HAL_UART_IRQHandler+0x1c2>
          (void)HAL_DMA_Abort(huart->hdmarx);
 800dbd6:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 800dbd8:	f7f6 f8d0 	bl	8003d7c <HAL_DMA_Abort>
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800dbdc:	2302      	movs	r3, #2
 800dbde:	6363      	str	r3, [r4, #52]	@ 0x34
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800dbe0:	8da1      	ldrh	r1, [r4, #44]	@ 0x2c
 800dbe2:	8de3      	ldrh	r3, [r4, #46]	@ 0x2e
 800dbe4:	b29b      	uxth	r3, r3
 800dbe6:	1ac9      	subs	r1, r1, r3
 800dbe8:	b289      	uxth	r1, r1
 800dbea:	4620      	mov	r0, r4
 800dbec:	f7ff fe91 	bl	800d912 <HAL_UARTEx_RxEventCallback>
      return;
 800dbf0:	e72f      	b.n	800da52 <HAL_UART_IRQHandler+0x56>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800dbf2:	8da1      	ldrh	r1, [r4, #44]	@ 0x2c
 800dbf4:	8de3      	ldrh	r3, [r4, #46]	@ 0x2e
 800dbf6:	b29b      	uxth	r3, r3
 800dbf8:	1ac9      	subs	r1, r1, r3
 800dbfa:	b289      	uxth	r1, r1
      if ((huart->RxXferCount > 0U)
 800dbfc:	8de3      	ldrh	r3, [r4, #46]	@ 0x2e
 800dbfe:	b29b      	uxth	r3, r3
 800dc00:	2b00      	cmp	r3, #0
 800dc02:	f43f af26 	beq.w	800da52 <HAL_UART_IRQHandler+0x56>
          && (nb_rx_data > 0U))
 800dc06:	2900      	cmp	r1, #0
 800dc08:	f43f af23 	beq.w	800da52 <HAL_UART_IRQHandler+0x56>
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800dc0c:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dc0e:	f102 030c 	add.w	r3, r2, #12
 800dc12:	e853 3f00 	ldrex	r3, [r3]
 800dc16:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dc1a:	320c      	adds	r2, #12
 800dc1c:	e842 3000 	strex	r0, r3, [r2]
 800dc20:	2800      	cmp	r0, #0
 800dc22:	d1f3      	bne.n	800dc0c <HAL_UART_IRQHandler+0x210>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800dc24:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dc26:	f102 0314 	add.w	r3, r2, #20
 800dc2a:	e853 3f00 	ldrex	r3, [r3]
 800dc2e:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dc32:	3214      	adds	r2, #20
 800dc34:	e842 3000 	strex	r0, r3, [r2]
 800dc38:	2800      	cmp	r0, #0
 800dc3a:	d1f3      	bne.n	800dc24 <HAL_UART_IRQHandler+0x228>
        huart->RxState = HAL_UART_STATE_READY;
 800dc3c:	2320      	movs	r3, #32
 800dc3e:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800dc42:	2300      	movs	r3, #0
 800dc44:	6323      	str	r3, [r4, #48]	@ 0x30
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800dc46:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dc48:	f102 030c 	add.w	r3, r2, #12
 800dc4c:	e853 3f00 	ldrex	r3, [r3]
 800dc50:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dc54:	320c      	adds	r2, #12
 800dc56:	e842 3000 	strex	r0, r3, [r2]
 800dc5a:	2800      	cmp	r0, #0
 800dc5c:	d1f3      	bne.n	800dc46 <HAL_UART_IRQHandler+0x24a>
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800dc5e:	2302      	movs	r3, #2
 800dc60:	6363      	str	r3, [r4, #52]	@ 0x34
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800dc62:	4620      	mov	r0, r4
 800dc64:	f7ff fe55 	bl	800d912 <HAL_UARTEx_RxEventCallback>
      return;
 800dc68:	e6f3      	b.n	800da52 <HAL_UART_IRQHandler+0x56>
    UART_Transmit_IT(huart);
 800dc6a:	4620      	mov	r0, r4
 800dc6c:	f7fe ff0a 	bl	800ca84 <UART_Transmit_IT>
    return;
 800dc70:	e6ef      	b.n	800da52 <HAL_UART_IRQHandler+0x56>
    UART_EndTransmit_IT(huart);
 800dc72:	4620      	mov	r0, r4
 800dc74:	f7ff fc8c 	bl	800d590 <UART_EndTransmit_IT>
    return;
 800dc78:	e6eb      	b.n	800da52 <HAL_UART_IRQHandler+0x56>
 800dc7a:	bf00      	nop
 800dc7c:	0800d615 	.word	0x0800d615

0800dc80 <UART_DMARxHalfCplt>:
{
 800dc80:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800dc82:	6a40      	ldr	r0, [r0, #36]	@ 0x24
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800dc84:	2301      	movs	r3, #1
 800dc86:	6343      	str	r3, [r0, #52]	@ 0x34
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800dc88:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 800dc8a:	2b01      	cmp	r3, #1
 800dc8c:	d002      	beq.n	800dc94 <UART_DMARxHalfCplt+0x14>
    HAL_UART_RxHalfCpltCallback(huart);
 800dc8e:	f7ff fc93 	bl	800d5b8 <HAL_UART_RxHalfCpltCallback>
}
 800dc92:	bd08      	pop	{r3, pc}
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800dc94:	8d81      	ldrh	r1, [r0, #44]	@ 0x2c
 800dc96:	0849      	lsrs	r1, r1, #1
 800dc98:	f7ff fe3b 	bl	800d912 <HAL_UARTEx_RxEventCallback>
 800dc9c:	e7f9      	b.n	800dc92 <UART_DMARxHalfCplt+0x12>

0800dc9e <UART_DMAReceiveCplt>:
{
 800dc9e:	b508      	push	{r3, lr}
 800dca0:	4603      	mov	r3, r0
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800dca2:	6a40      	ldr	r0, [r0, #36]	@ 0x24
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800dca4:	681b      	ldr	r3, [r3, #0]
 800dca6:	681b      	ldr	r3, [r3, #0]
 800dca8:	f013 0f20 	tst.w	r3, #32
 800dcac:	d12b      	bne.n	800dd06 <UART_DMAReceiveCplt+0x68>
    huart->RxXferCount = 0U;
 800dcae:	2300      	movs	r3, #0
 800dcb0:	85c3      	strh	r3, [r0, #46]	@ 0x2e
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800dcb2:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dcb4:	f102 030c 	add.w	r3, r2, #12
 800dcb8:	e853 3f00 	ldrex	r3, [r3]
 800dcbc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dcc0:	320c      	adds	r2, #12
 800dcc2:	e842 3100 	strex	r1, r3, [r2]
 800dcc6:	2900      	cmp	r1, #0
 800dcc8:	d1f3      	bne.n	800dcb2 <UART_DMAReceiveCplt+0x14>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800dcca:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dccc:	f102 0314 	add.w	r3, r2, #20
 800dcd0:	e853 3f00 	ldrex	r3, [r3]
 800dcd4:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dcd8:	3214      	adds	r2, #20
 800dcda:	e842 3100 	strex	r1, r3, [r2]
 800dcde:	2900      	cmp	r1, #0
 800dce0:	d1f3      	bne.n	800dcca <UART_DMAReceiveCplt+0x2c>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800dce2:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dce4:	f102 0314 	add.w	r3, r2, #20
 800dce8:	e853 3f00 	ldrex	r3, [r3]
 800dcec:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dcf0:	3214      	adds	r2, #20
 800dcf2:	e842 3100 	strex	r1, r3, [r2]
 800dcf6:	2900      	cmp	r1, #0
 800dcf8:	d1f3      	bne.n	800dce2 <UART_DMAReceiveCplt+0x44>
    huart->RxState = HAL_UART_STATE_READY;
 800dcfa:	2320      	movs	r3, #32
 800dcfc:	f880 3042 	strb.w	r3, [r0, #66]	@ 0x42
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800dd00:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 800dd02:	2b01      	cmp	r3, #1
 800dd04:	d007      	beq.n	800dd16 <UART_DMAReceiveCplt+0x78>
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800dd06:	2300      	movs	r3, #0
 800dd08:	6343      	str	r3, [r0, #52]	@ 0x34
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800dd0a:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 800dd0c:	2b01      	cmp	r3, #1
 800dd0e:	d00f      	beq.n	800dd30 <UART_DMAReceiveCplt+0x92>
    HAL_UART_RxCpltCallback(huart);
 800dd10:	f7f4 fdce 	bl	80028b0 <HAL_UART_RxCpltCallback>
}
 800dd14:	bd08      	pop	{r3, pc}
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800dd16:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dd18:	f102 030c 	add.w	r3, r2, #12
 800dd1c:	e853 3f00 	ldrex	r3, [r3]
 800dd20:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dd24:	320c      	adds	r2, #12
 800dd26:	e842 3100 	strex	r1, r3, [r2]
 800dd2a:	2900      	cmp	r1, #0
 800dd2c:	d1f3      	bne.n	800dd16 <UART_DMAReceiveCplt+0x78>
 800dd2e:	e7ea      	b.n	800dd06 <UART_DMAReceiveCplt+0x68>
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800dd30:	8d81      	ldrh	r1, [r0, #44]	@ 0x2c
 800dd32:	f7ff fdee 	bl	800d912 <HAL_UARTEx_RxEventCallback>
 800dd36:	e7ed      	b.n	800dd14 <UART_DMAReceiveCplt+0x76>

0800dd38 <HAL_LIN_SendBreak>:
  __HAL_LOCK(huart);
 800dd38:	f890 3040 	ldrb.w	r3, [r0, #64]	@ 0x40
 800dd3c:	2b01      	cmp	r3, #1
 800dd3e:	d019      	beq.n	800dd74 <HAL_LIN_SendBreak+0x3c>
 800dd40:	2301      	movs	r3, #1
 800dd42:	f880 3040 	strb.w	r3, [r0, #64]	@ 0x40
  huart->gState = HAL_UART_STATE_BUSY;
 800dd46:	2324      	movs	r3, #36	@ 0x24
 800dd48:	f880 3041 	strb.w	r3, [r0, #65]	@ 0x41
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_SBK);
 800dd4c:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dd4e:	f102 030c 	add.w	r3, r2, #12
 800dd52:	e853 3f00 	ldrex	r3, [r3]
 800dd56:	f043 0301 	orr.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dd5a:	320c      	adds	r2, #12
 800dd5c:	e842 3100 	strex	r1, r3, [r2]
 800dd60:	2900      	cmp	r1, #0
 800dd62:	d1f3      	bne.n	800dd4c <HAL_LIN_SendBreak+0x14>
  huart->gState = HAL_UART_STATE_READY;
 800dd64:	2320      	movs	r3, #32
 800dd66:	f880 3041 	strb.w	r3, [r0, #65]	@ 0x41
  __HAL_UNLOCK(huart);
 800dd6a:	2300      	movs	r3, #0
 800dd6c:	f880 3040 	strb.w	r3, [r0, #64]	@ 0x40
  return HAL_OK;
 800dd70:	4618      	mov	r0, r3
 800dd72:	4770      	bx	lr
  __HAL_LOCK(huart);
 800dd74:	2002      	movs	r0, #2
}
 800dd76:	4770      	bx	lr

0800dd78 <HAL_MultiProcessor_EnterMuteMode>:
  __HAL_LOCK(huart);
 800dd78:	f890 3040 	ldrb.w	r3, [r0, #64]	@ 0x40
 800dd7c:	2b01      	cmp	r3, #1
 800dd7e:	d01a      	beq.n	800ddb6 <HAL_MultiProcessor_EnterMuteMode+0x3e>
 800dd80:	2301      	movs	r3, #1
 800dd82:	f880 3040 	strb.w	r3, [r0, #64]	@ 0x40
  huart->gState = HAL_UART_STATE_BUSY;
 800dd86:	2324      	movs	r3, #36	@ 0x24
 800dd88:	f880 3041 	strb.w	r3, [r0, #65]	@ 0x41
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RWU);
 800dd8c:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dd8e:	f102 030c 	add.w	r3, r2, #12
 800dd92:	e853 3f00 	ldrex	r3, [r3]
 800dd96:	f043 0302 	orr.w	r3, r3, #2
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dd9a:	320c      	adds	r2, #12
 800dd9c:	e842 3100 	strex	r1, r3, [r2]
 800dda0:	2900      	cmp	r1, #0
 800dda2:	d1f3      	bne.n	800dd8c <HAL_MultiProcessor_EnterMuteMode+0x14>
  huart->gState = HAL_UART_STATE_READY;
 800dda4:	2320      	movs	r3, #32
 800dda6:	f880 3041 	strb.w	r3, [r0, #65]	@ 0x41
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800ddaa:	2300      	movs	r3, #0
 800ddac:	6343      	str	r3, [r0, #52]	@ 0x34
  __HAL_UNLOCK(huart);
 800ddae:	f880 3040 	strb.w	r3, [r0, #64]	@ 0x40
  return HAL_OK;
 800ddb2:	4618      	mov	r0, r3
 800ddb4:	4770      	bx	lr
  __HAL_LOCK(huart);
 800ddb6:	2002      	movs	r0, #2
}
 800ddb8:	4770      	bx	lr

0800ddba <HAL_MultiProcessor_ExitMuteMode>:
  __HAL_LOCK(huart);
 800ddba:	f890 3040 	ldrb.w	r3, [r0, #64]	@ 0x40
 800ddbe:	2b01      	cmp	r3, #1
 800ddc0:	d01a      	beq.n	800ddf8 <HAL_MultiProcessor_ExitMuteMode+0x3e>
 800ddc2:	2301      	movs	r3, #1
 800ddc4:	f880 3040 	strb.w	r3, [r0, #64]	@ 0x40
  huart->gState = HAL_UART_STATE_BUSY;
 800ddc8:	2324      	movs	r3, #36	@ 0x24
 800ddca:	f880 3041 	strb.w	r3, [r0, #65]	@ 0x41
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RWU);
 800ddce:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ddd0:	f102 030c 	add.w	r3, r2, #12
 800ddd4:	e853 3f00 	ldrex	r3, [r3]
 800ddd8:	f023 0302 	bic.w	r3, r3, #2
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dddc:	320c      	adds	r2, #12
 800ddde:	e842 3100 	strex	r1, r3, [r2]
 800dde2:	2900      	cmp	r1, #0
 800dde4:	d1f3      	bne.n	800ddce <HAL_MultiProcessor_ExitMuteMode+0x14>
  huart->gState = HAL_UART_STATE_READY;
 800dde6:	2320      	movs	r3, #32
 800dde8:	f880 3041 	strb.w	r3, [r0, #65]	@ 0x41
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800ddec:	2300      	movs	r3, #0
 800ddee:	6343      	str	r3, [r0, #52]	@ 0x34
  __HAL_UNLOCK(huart);
 800ddf0:	f880 3040 	strb.w	r3, [r0, #64]	@ 0x40
  return HAL_OK;
 800ddf4:	4618      	mov	r0, r3
 800ddf6:	4770      	bx	lr
  __HAL_LOCK(huart);
 800ddf8:	2002      	movs	r0, #2
}
 800ddfa:	4770      	bx	lr

0800ddfc <HAL_HalfDuplex_EnableTransmitter>:
  __HAL_LOCK(huart);
 800ddfc:	f890 3040 	ldrb.w	r3, [r0, #64]	@ 0x40
 800de00:	2b01      	cmp	r3, #1
 800de02:	d014      	beq.n	800de2e <HAL_HalfDuplex_EnableTransmitter+0x32>
 800de04:	2301      	movs	r3, #1
 800de06:	f880 3040 	strb.w	r3, [r0, #64]	@ 0x40
  huart->gState = HAL_UART_STATE_BUSY;
 800de0a:	2324      	movs	r3, #36	@ 0x24
 800de0c:	f880 3041 	strb.w	r3, [r0, #65]	@ 0x41
  tmpreg = huart->Instance->CR1;
 800de10:	6802      	ldr	r2, [r0, #0]
 800de12:	68d3      	ldr	r3, [r2, #12]
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_TE | USART_CR1_RE));
 800de14:	f023 030c 	bic.w	r3, r3, #12
  tmpreg |= (uint32_t)USART_CR1_TE;
 800de18:	f043 0308 	orr.w	r3, r3, #8
  WRITE_REG(huart->Instance->CR1, (uint32_t)tmpreg);
 800de1c:	60d3      	str	r3, [r2, #12]
  huart->gState = HAL_UART_STATE_READY;
 800de1e:	2320      	movs	r3, #32
 800de20:	f880 3041 	strb.w	r3, [r0, #65]	@ 0x41
  __HAL_UNLOCK(huart);
 800de24:	2300      	movs	r3, #0
 800de26:	f880 3040 	strb.w	r3, [r0, #64]	@ 0x40
  return HAL_OK;
 800de2a:	4618      	mov	r0, r3
 800de2c:	4770      	bx	lr
  __HAL_LOCK(huart);
 800de2e:	2002      	movs	r0, #2
}
 800de30:	4770      	bx	lr

0800de32 <HAL_HalfDuplex_EnableReceiver>:
  __HAL_LOCK(huart);
 800de32:	f890 3040 	ldrb.w	r3, [r0, #64]	@ 0x40
 800de36:	2b01      	cmp	r3, #1
 800de38:	d014      	beq.n	800de64 <HAL_HalfDuplex_EnableReceiver+0x32>
 800de3a:	2301      	movs	r3, #1
 800de3c:	f880 3040 	strb.w	r3, [r0, #64]	@ 0x40
  huart->gState = HAL_UART_STATE_BUSY;
 800de40:	2324      	movs	r3, #36	@ 0x24
 800de42:	f880 3041 	strb.w	r3, [r0, #65]	@ 0x41
  tmpreg = huart->Instance->CR1;
 800de46:	6802      	ldr	r2, [r0, #0]
 800de48:	68d3      	ldr	r3, [r2, #12]
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_TE | USART_CR1_RE));
 800de4a:	f023 030c 	bic.w	r3, r3, #12
  tmpreg |= (uint32_t)USART_CR1_RE;
 800de4e:	f043 0304 	orr.w	r3, r3, #4
  WRITE_REG(huart->Instance->CR1, (uint32_t)tmpreg);
 800de52:	60d3      	str	r3, [r2, #12]
  huart->gState = HAL_UART_STATE_READY;
 800de54:	2320      	movs	r3, #32
 800de56:	f880 3041 	strb.w	r3, [r0, #65]	@ 0x41
  __HAL_UNLOCK(huart);
 800de5a:	2300      	movs	r3, #0
 800de5c:	f880 3040 	strb.w	r3, [r0, #64]	@ 0x40
  return HAL_OK;
 800de60:	4618      	mov	r0, r3
 800de62:	4770      	bx	lr
  __HAL_LOCK(huart);
 800de64:	2002      	movs	r0, #2
}
 800de66:	4770      	bx	lr

0800de68 <HAL_UART_GetState>:
  temp1 = huart->gState;
 800de68:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
  temp2 = huart->RxState;
 800de6c:	f890 0042 	ldrb.w	r0, [r0, #66]	@ 0x42
}
 800de70:	4318      	orrs	r0, r3
 800de72:	4770      	bx	lr

0800de74 <HAL_UART_GetError>:
  return huart->ErrorCode;
 800de74:	6c40      	ldr	r0, [r0, #68]	@ 0x44
}
 800de76:	4770      	bx	lr

0800de78 <UART_Start_Receive_IT>:
  huart->pRxBuffPtr = pData;
 800de78:	6281      	str	r1, [r0, #40]	@ 0x28
  huart->RxXferSize = Size;
 800de7a:	8582      	strh	r2, [r0, #44]	@ 0x2c
  huart->RxXferCount = Size;
 800de7c:	85c2      	strh	r2, [r0, #46]	@ 0x2e
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800de7e:	2300      	movs	r3, #0
 800de80:	6443      	str	r3, [r0, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800de82:	2322      	movs	r3, #34	@ 0x22
 800de84:	f880 3042 	strb.w	r3, [r0, #66]	@ 0x42
  if (huart->Init.Parity != UART_PARITY_NONE)
 800de88:	6903      	ldr	r3, [r0, #16]
 800de8a:	b123      	cbz	r3, 800de96 <UART_Start_Receive_IT+0x1e>
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800de8c:	6802      	ldr	r2, [r0, #0]
 800de8e:	68d3      	ldr	r3, [r2, #12]
 800de90:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800de94:	60d3      	str	r3, [r2, #12]
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800de96:	6802      	ldr	r2, [r0, #0]
 800de98:	6953      	ldr	r3, [r2, #20]
 800de9a:	f043 0301 	orr.w	r3, r3, #1
 800de9e:	6153      	str	r3, [r2, #20]
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800dea0:	6802      	ldr	r2, [r0, #0]
 800dea2:	68d3      	ldr	r3, [r2, #12]
 800dea4:	f043 0320 	orr.w	r3, r3, #32
 800dea8:	60d3      	str	r3, [r2, #12]
}
 800deaa:	2000      	movs	r0, #0
 800deac:	4770      	bx	lr

0800deae <HAL_UART_Receive_IT>:
{
 800deae:	b508      	push	{r3, lr}
  if (huart->RxState == HAL_UART_STATE_READY)
 800deb0:	f890 3042 	ldrb.w	r3, [r0, #66]	@ 0x42
 800deb4:	b2db      	uxtb	r3, r3
 800deb6:	2b20      	cmp	r3, #32
 800deb8:	d108      	bne.n	800decc <HAL_UART_Receive_IT+0x1e>
    if ((pData == NULL) || (Size == 0U))
 800deba:	b149      	cbz	r1, 800ded0 <HAL_UART_Receive_IT+0x22>
 800debc:	b90a      	cbnz	r2, 800dec2 <HAL_UART_Receive_IT+0x14>
      return HAL_ERROR;
 800debe:	2001      	movs	r0, #1
}
 800dec0:	bd08      	pop	{r3, pc}
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800dec2:	2300      	movs	r3, #0
 800dec4:	6303      	str	r3, [r0, #48]	@ 0x30
    return (UART_Start_Receive_IT(huart, pData, Size));
 800dec6:	f7ff ffd7 	bl	800de78 <UART_Start_Receive_IT>
 800deca:	e7f9      	b.n	800dec0 <HAL_UART_Receive_IT+0x12>
    return HAL_BUSY;
 800decc:	2002      	movs	r0, #2
 800dece:	e7f7      	b.n	800dec0 <HAL_UART_Receive_IT+0x12>
      return HAL_ERROR;
 800ded0:	2001      	movs	r0, #1
 800ded2:	e7f5      	b.n	800dec0 <HAL_UART_Receive_IT+0x12>

0800ded4 <HAL_UARTEx_ReceiveToIdle_IT>:
  if (huart->RxState == HAL_UART_STATE_READY)
 800ded4:	f890 3042 	ldrb.w	r3, [r0, #66]	@ 0x42
 800ded8:	b2db      	uxtb	r3, r3
 800deda:	2b20      	cmp	r3, #32
 800dedc:	d129      	bne.n	800df32 <HAL_UARTEx_ReceiveToIdle_IT+0x5e>
{
 800dede:	b510      	push	{r4, lr}
 800dee0:	b082      	sub	sp, #8
 800dee2:	4604      	mov	r4, r0
    if ((pData == NULL) || (Size == 0U))
 800dee4:	b339      	cbz	r1, 800df36 <HAL_UARTEx_ReceiveToIdle_IT+0x62>
 800dee6:	b912      	cbnz	r2, 800deee <HAL_UARTEx_ReceiveToIdle_IT+0x1a>
      return HAL_ERROR;
 800dee8:	2001      	movs	r0, #1
}
 800deea:	b002      	add	sp, #8
 800deec:	bd10      	pop	{r4, pc}
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 800deee:	2301      	movs	r3, #1
 800def0:	6303      	str	r3, [r0, #48]	@ 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 800def2:	2300      	movs	r3, #0
 800def4:	6343      	str	r3, [r0, #52]	@ 0x34
    status =  UART_Start_Receive_IT(huart, pData, Size);
 800def6:	f7ff ffbf 	bl	800de78 <UART_Start_Receive_IT>
    if (status == HAL_OK)
 800defa:	2800      	cmp	r0, #0
 800defc:	d1f5      	bne.n	800deea <HAL_UARTEx_ReceiveToIdle_IT+0x16>
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800defe:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800df00:	2b01      	cmp	r3, #1
 800df02:	d001      	beq.n	800df08 <HAL_UARTEx_ReceiveToIdle_IT+0x34>
        status = HAL_ERROR;
 800df04:	2001      	movs	r0, #1
    return status;
 800df06:	e7f0      	b.n	800deea <HAL_UARTEx_ReceiveToIdle_IT+0x16>
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 800df08:	2300      	movs	r3, #0
 800df0a:	9301      	str	r3, [sp, #4]
 800df0c:	6823      	ldr	r3, [r4, #0]
 800df0e:	681a      	ldr	r2, [r3, #0]
 800df10:	9201      	str	r2, [sp, #4]
 800df12:	685b      	ldr	r3, [r3, #4]
 800df14:	9301      	str	r3, [sp, #4]
 800df16:	9b01      	ldr	r3, [sp, #4]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800df18:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800df1a:	f102 030c 	add.w	r3, r2, #12
 800df1e:	e853 3f00 	ldrex	r3, [r3]
 800df22:	f043 0310 	orr.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800df26:	320c      	adds	r2, #12
 800df28:	e842 3100 	strex	r1, r3, [r2]
 800df2c:	2900      	cmp	r1, #0
 800df2e:	d1f3      	bne.n	800df18 <HAL_UARTEx_ReceiveToIdle_IT+0x44>
 800df30:	e7db      	b.n	800deea <HAL_UARTEx_ReceiveToIdle_IT+0x16>
    return HAL_BUSY;
 800df32:	2002      	movs	r0, #2
}
 800df34:	4770      	bx	lr
      return HAL_ERROR;
 800df36:	2001      	movs	r0, #1
 800df38:	e7d7      	b.n	800deea <HAL_UARTEx_ReceiveToIdle_IT+0x16>
	...

0800df3c <UART_Start_Receive_DMA>:
{
 800df3c:	b530      	push	{r4, r5, lr}
 800df3e:	b083      	sub	sp, #12
 800df40:	4604      	mov	r4, r0
 800df42:	4613      	mov	r3, r2
  huart->pRxBuffPtr = pData;
 800df44:	6281      	str	r1, [r0, #40]	@ 0x28
  huart->RxXferSize = Size;
 800df46:	8582      	strh	r2, [r0, #44]	@ 0x2c
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800df48:	2500      	movs	r5, #0
 800df4a:	6445      	str	r5, [r0, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800df4c:	2222      	movs	r2, #34	@ 0x22
 800df4e:	f880 2042 	strb.w	r2, [r0, #66]	@ 0x42
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800df52:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800df54:	481f      	ldr	r0, [pc, #124]	@ (800dfd4 <UART_Start_Receive_DMA+0x98>)
 800df56:	6290      	str	r0, [r2, #40]	@ 0x28
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800df58:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 800df5a:	481f      	ldr	r0, [pc, #124]	@ (800dfd8 <UART_Start_Receive_DMA+0x9c>)
 800df5c:	62d0      	str	r0, [r2, #44]	@ 0x2c
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 800df5e:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 800df60:	481e      	ldr	r0, [pc, #120]	@ (800dfdc <UART_Start_Receive_DMA+0xa0>)
 800df62:	6310      	str	r0, [r2, #48]	@ 0x30
  huart->hdmarx->XferAbortCallback = NULL;
 800df64:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 800df66:	6355      	str	r5, [r2, #52]	@ 0x34
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 800df68:	6820      	ldr	r0, [r4, #0]
 800df6a:	460a      	mov	r2, r1
 800df6c:	1d01      	adds	r1, r0, #4
 800df6e:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 800df70:	f7f5 fec9 	bl	8003d06 <HAL_DMA_Start_IT>
  __HAL_UART_CLEAR_OREFLAG(huart);
 800df74:	9501      	str	r5, [sp, #4]
 800df76:	6823      	ldr	r3, [r4, #0]
 800df78:	681a      	ldr	r2, [r3, #0]
 800df7a:	9201      	str	r2, [sp, #4]
 800df7c:	685b      	ldr	r3, [r3, #4]
 800df7e:	9301      	str	r3, [sp, #4]
 800df80:	9b01      	ldr	r3, [sp, #4]
  if (huart->Init.Parity != UART_PARITY_NONE)
 800df82:	6923      	ldr	r3, [r4, #16]
 800df84:	b15b      	cbz	r3, 800df9e <UART_Start_Receive_DMA+0x62>
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800df86:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800df88:	f102 030c 	add.w	r3, r2, #12
 800df8c:	e853 3f00 	ldrex	r3, [r3]
 800df90:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800df94:	320c      	adds	r2, #12
 800df96:	e842 3100 	strex	r1, r3, [r2]
 800df9a:	2900      	cmp	r1, #0
 800df9c:	d1f3      	bne.n	800df86 <UART_Start_Receive_DMA+0x4a>
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800df9e:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dfa0:	f102 0314 	add.w	r3, r2, #20
 800dfa4:	e853 3f00 	ldrex	r3, [r3]
 800dfa8:	f043 0301 	orr.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dfac:	3214      	adds	r2, #20
 800dfae:	e842 3100 	strex	r1, r3, [r2]
 800dfb2:	2900      	cmp	r1, #0
 800dfb4:	d1f3      	bne.n	800df9e <UART_Start_Receive_DMA+0x62>
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800dfb6:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dfb8:	f102 0314 	add.w	r3, r2, #20
 800dfbc:	e853 3f00 	ldrex	r3, [r3]
 800dfc0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dfc4:	3214      	adds	r2, #20
 800dfc6:	e842 3100 	strex	r1, r3, [r2]
 800dfca:	2900      	cmp	r1, #0
 800dfcc:	d1f3      	bne.n	800dfb6 <UART_Start_Receive_DMA+0x7a>
}
 800dfce:	2000      	movs	r0, #0
 800dfd0:	b003      	add	sp, #12
 800dfd2:	bd30      	pop	{r4, r5, pc}
 800dfd4:	0800dc9f 	.word	0x0800dc9f
 800dfd8:	0800dc81 	.word	0x0800dc81
 800dfdc:	0800d5bd 	.word	0x0800d5bd

0800dfe0 <HAL_UART_Receive_DMA>:
{
 800dfe0:	b508      	push	{r3, lr}
  if (huart->RxState == HAL_UART_STATE_READY)
 800dfe2:	f890 3042 	ldrb.w	r3, [r0, #66]	@ 0x42
 800dfe6:	b2db      	uxtb	r3, r3
 800dfe8:	2b20      	cmp	r3, #32
 800dfea:	d108      	bne.n	800dffe <HAL_UART_Receive_DMA+0x1e>
    if ((pData == NULL) || (Size == 0U))
 800dfec:	b149      	cbz	r1, 800e002 <HAL_UART_Receive_DMA+0x22>
 800dfee:	b90a      	cbnz	r2, 800dff4 <HAL_UART_Receive_DMA+0x14>
      return HAL_ERROR;
 800dff0:	2001      	movs	r0, #1
}
 800dff2:	bd08      	pop	{r3, pc}
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800dff4:	2300      	movs	r3, #0
 800dff6:	6303      	str	r3, [r0, #48]	@ 0x30
    return (UART_Start_Receive_DMA(huart, pData, Size));
 800dff8:	f7ff ffa0 	bl	800df3c <UART_Start_Receive_DMA>
 800dffc:	e7f9      	b.n	800dff2 <HAL_UART_Receive_DMA+0x12>
    return HAL_BUSY;
 800dffe:	2002      	movs	r0, #2
 800e000:	e7f7      	b.n	800dff2 <HAL_UART_Receive_DMA+0x12>
      return HAL_ERROR;
 800e002:	2001      	movs	r0, #1
 800e004:	e7f5      	b.n	800dff2 <HAL_UART_Receive_DMA+0x12>

0800e006 <HAL_UARTEx_ReceiveToIdle_DMA>:
  if (huart->RxState == HAL_UART_STATE_READY)
 800e006:	f890 3042 	ldrb.w	r3, [r0, #66]	@ 0x42
 800e00a:	b2db      	uxtb	r3, r3
 800e00c:	2b20      	cmp	r3, #32
 800e00e:	d127      	bne.n	800e060 <HAL_UARTEx_ReceiveToIdle_DMA+0x5a>
{
 800e010:	b510      	push	{r4, lr}
 800e012:	b082      	sub	sp, #8
 800e014:	4604      	mov	r4, r0
    if ((pData == NULL) || (Size == 0U))
 800e016:	b329      	cbz	r1, 800e064 <HAL_UARTEx_ReceiveToIdle_DMA+0x5e>
 800e018:	b912      	cbnz	r2, 800e020 <HAL_UARTEx_ReceiveToIdle_DMA+0x1a>
      return HAL_ERROR;
 800e01a:	2001      	movs	r0, #1
}
 800e01c:	b002      	add	sp, #8
 800e01e:	bd10      	pop	{r4, pc}
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 800e020:	2301      	movs	r3, #1
 800e022:	6303      	str	r3, [r0, #48]	@ 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 800e024:	2300      	movs	r3, #0
 800e026:	6343      	str	r3, [r0, #52]	@ 0x34
    status =  UART_Start_Receive_DMA(huart, pData, Size);
 800e028:	f7ff ff88 	bl	800df3c <UART_Start_Receive_DMA>
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e02c:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800e02e:	2b01      	cmp	r3, #1
 800e030:	d001      	beq.n	800e036 <HAL_UARTEx_ReceiveToIdle_DMA+0x30>
      status = HAL_ERROR;
 800e032:	2001      	movs	r0, #1
    return status;
 800e034:	e7f2      	b.n	800e01c <HAL_UARTEx_ReceiveToIdle_DMA+0x16>
      __HAL_UART_CLEAR_IDLEFLAG(huart);
 800e036:	2300      	movs	r3, #0
 800e038:	9301      	str	r3, [sp, #4]
 800e03a:	6823      	ldr	r3, [r4, #0]
 800e03c:	681a      	ldr	r2, [r3, #0]
 800e03e:	9201      	str	r2, [sp, #4]
 800e040:	685b      	ldr	r3, [r3, #4]
 800e042:	9301      	str	r3, [sp, #4]
 800e044:	9b01      	ldr	r3, [sp, #4]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e046:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e048:	f102 030c 	add.w	r3, r2, #12
 800e04c:	e853 3f00 	ldrex	r3, [r3]
 800e050:	f043 0310 	orr.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e054:	320c      	adds	r2, #12
 800e056:	e842 3100 	strex	r1, r3, [r2]
 800e05a:	2900      	cmp	r1, #0
 800e05c:	d1f3      	bne.n	800e046 <HAL_UARTEx_ReceiveToIdle_DMA+0x40>
 800e05e:	e7dd      	b.n	800e01c <HAL_UARTEx_ReceiveToIdle_DMA+0x16>
    return HAL_BUSY;
 800e060:	2002      	movs	r0, #2
}
 800e062:	4770      	bx	lr
      return HAL_ERROR;
 800e064:	2001      	movs	r0, #1
 800e066:	e7d9      	b.n	800e01c <HAL_UARTEx_ReceiveToIdle_DMA+0x16>

0800e068 <atof>:
 800e068:	2100      	movs	r1, #0
 800e06a:	f000 be25 	b.w	800ecb8 <strtod>

0800e06e <atoi>:
 800e06e:	220a      	movs	r2, #10
 800e070:	2100      	movs	r1, #0
 800e072:	f000 bf5b 	b.w	800ef2c <strtol>

0800e076 <_atoi_r>:
 800e076:	230a      	movs	r3, #10
 800e078:	2200      	movs	r2, #0
 800e07a:	f000 bf4b 	b.w	800ef14 <_strtol_r>
	...

0800e080 <exit>:
 800e080:	b508      	push	{r3, lr}
 800e082:	4b06      	ldr	r3, [pc, #24]	@ (800e09c <exit+0x1c>)
 800e084:	4604      	mov	r4, r0
 800e086:	b113      	cbz	r3, 800e08e <exit+0xe>
 800e088:	2100      	movs	r1, #0
 800e08a:	f3af 8000 	nop.w
 800e08e:	4b04      	ldr	r3, [pc, #16]	@ (800e0a0 <exit+0x20>)
 800e090:	681b      	ldr	r3, [r3, #0]
 800e092:	b103      	cbz	r3, 800e096 <exit+0x16>
 800e094:	4798      	blx	r3
 800e096:	4620      	mov	r0, r4
 800e098:	f7f4 fdf9 	bl	8002c8e <_exit>
 800e09c:	00000000 	.word	0x00000000
 800e0a0:	20000828 	.word	0x20000828

0800e0a4 <sulp>:
 800e0a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e0a8:	460f      	mov	r7, r1
 800e0aa:	4690      	mov	r8, r2
 800e0ac:	f003 fe7c 	bl	8011da8 <__ulp>
 800e0b0:	4604      	mov	r4, r0
 800e0b2:	460d      	mov	r5, r1
 800e0b4:	f1b8 0f00 	cmp.w	r8, #0
 800e0b8:	d011      	beq.n	800e0de <sulp+0x3a>
 800e0ba:	f3c7 530a 	ubfx	r3, r7, #20, #11
 800e0be:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800e0c2:	2b00      	cmp	r3, #0
 800e0c4:	dd0b      	ble.n	800e0de <sulp+0x3a>
 800e0c6:	2400      	movs	r4, #0
 800e0c8:	051b      	lsls	r3, r3, #20
 800e0ca:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800e0ce:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800e0d2:	4622      	mov	r2, r4
 800e0d4:	462b      	mov	r3, r5
 800e0d6:	f7f2 fc9b 	bl	8000a10 <__aeabi_dmul>
 800e0da:	4604      	mov	r4, r0
 800e0dc:	460d      	mov	r5, r1
 800e0de:	4620      	mov	r0, r4
 800e0e0:	4629      	mov	r1, r5
 800e0e2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	...

0800e0e8 <_strtod_l>:
 800e0e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e0ec:	b09f      	sub	sp, #124	@ 0x7c
 800e0ee:	9217      	str	r2, [sp, #92]	@ 0x5c
 800e0f0:	2200      	movs	r2, #0
 800e0f2:	460c      	mov	r4, r1
 800e0f4:	921a      	str	r2, [sp, #104]	@ 0x68
 800e0f6:	f04f 0a00 	mov.w	sl, #0
 800e0fa:	f04f 0b00 	mov.w	fp, #0
 800e0fe:	460a      	mov	r2, r1
 800e100:	9005      	str	r0, [sp, #20]
 800e102:	9219      	str	r2, [sp, #100]	@ 0x64
 800e104:	7811      	ldrb	r1, [r2, #0]
 800e106:	292b      	cmp	r1, #43	@ 0x2b
 800e108:	d048      	beq.n	800e19c <_strtod_l+0xb4>
 800e10a:	d836      	bhi.n	800e17a <_strtod_l+0x92>
 800e10c:	290d      	cmp	r1, #13
 800e10e:	d830      	bhi.n	800e172 <_strtod_l+0x8a>
 800e110:	2908      	cmp	r1, #8
 800e112:	d830      	bhi.n	800e176 <_strtod_l+0x8e>
 800e114:	2900      	cmp	r1, #0
 800e116:	d039      	beq.n	800e18c <_strtod_l+0xa4>
 800e118:	2200      	movs	r2, #0
 800e11a:	920e      	str	r2, [sp, #56]	@ 0x38
 800e11c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800e11e:	782a      	ldrb	r2, [r5, #0]
 800e120:	2a30      	cmp	r2, #48	@ 0x30
 800e122:	f040 80b0 	bne.w	800e286 <_strtod_l+0x19e>
 800e126:	786a      	ldrb	r2, [r5, #1]
 800e128:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800e12c:	2a58      	cmp	r2, #88	@ 0x58
 800e12e:	d16c      	bne.n	800e20a <_strtod_l+0x122>
 800e130:	9302      	str	r3, [sp, #8]
 800e132:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e134:	4a8f      	ldr	r2, [pc, #572]	@ (800e374 <_strtod_l+0x28c>)
 800e136:	9301      	str	r3, [sp, #4]
 800e138:	ab1a      	add	r3, sp, #104	@ 0x68
 800e13a:	9300      	str	r3, [sp, #0]
 800e13c:	9805      	ldr	r0, [sp, #20]
 800e13e:	ab1b      	add	r3, sp, #108	@ 0x6c
 800e140:	a919      	add	r1, sp, #100	@ 0x64
 800e142:	f002 ff19 	bl	8010f78 <__gethex>
 800e146:	f010 060f 	ands.w	r6, r0, #15
 800e14a:	4604      	mov	r4, r0
 800e14c:	d005      	beq.n	800e15a <_strtod_l+0x72>
 800e14e:	2e06      	cmp	r6, #6
 800e150:	d126      	bne.n	800e1a0 <_strtod_l+0xb8>
 800e152:	2300      	movs	r3, #0
 800e154:	3501      	adds	r5, #1
 800e156:	9519      	str	r5, [sp, #100]	@ 0x64
 800e158:	930e      	str	r3, [sp, #56]	@ 0x38
 800e15a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800e15c:	2b00      	cmp	r3, #0
 800e15e:	f040 8582 	bne.w	800ec66 <_strtod_l+0xb7e>
 800e162:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e164:	b1bb      	cbz	r3, 800e196 <_strtod_l+0xae>
 800e166:	4650      	mov	r0, sl
 800e168:	f10b 4100 	add.w	r1, fp, #2147483648	@ 0x80000000
 800e16c:	b01f      	add	sp, #124	@ 0x7c
 800e16e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e172:	2920      	cmp	r1, #32
 800e174:	d1d0      	bne.n	800e118 <_strtod_l+0x30>
 800e176:	3201      	adds	r2, #1
 800e178:	e7c3      	b.n	800e102 <_strtod_l+0x1a>
 800e17a:	292d      	cmp	r1, #45	@ 0x2d
 800e17c:	d1cc      	bne.n	800e118 <_strtod_l+0x30>
 800e17e:	2101      	movs	r1, #1
 800e180:	910e      	str	r1, [sp, #56]	@ 0x38
 800e182:	1c51      	adds	r1, r2, #1
 800e184:	9119      	str	r1, [sp, #100]	@ 0x64
 800e186:	7852      	ldrb	r2, [r2, #1]
 800e188:	2a00      	cmp	r2, #0
 800e18a:	d1c7      	bne.n	800e11c <_strtod_l+0x34>
 800e18c:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800e18e:	9419      	str	r4, [sp, #100]	@ 0x64
 800e190:	2b00      	cmp	r3, #0
 800e192:	f040 8566 	bne.w	800ec62 <_strtod_l+0xb7a>
 800e196:	4650      	mov	r0, sl
 800e198:	4659      	mov	r1, fp
 800e19a:	e7e7      	b.n	800e16c <_strtod_l+0x84>
 800e19c:	2100      	movs	r1, #0
 800e19e:	e7ef      	b.n	800e180 <_strtod_l+0x98>
 800e1a0:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800e1a2:	b13a      	cbz	r2, 800e1b4 <_strtod_l+0xcc>
 800e1a4:	2135      	movs	r1, #53	@ 0x35
 800e1a6:	a81c      	add	r0, sp, #112	@ 0x70
 800e1a8:	f003 ff0a 	bl	8011fc0 <__copybits>
 800e1ac:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800e1ae:	9805      	ldr	r0, [sp, #20]
 800e1b0:	f003 face 	bl	8011750 <_Bfree>
 800e1b4:	3e01      	subs	r6, #1
 800e1b6:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800e1b8:	2e04      	cmp	r6, #4
 800e1ba:	d806      	bhi.n	800e1ca <_strtod_l+0xe2>
 800e1bc:	e8df f006 	tbb	[pc, r6]
 800e1c0:	201d0314 	.word	0x201d0314
 800e1c4:	14          	.byte	0x14
 800e1c5:	00          	.byte	0x00
 800e1c6:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800e1ca:	05e1      	lsls	r1, r4, #23
 800e1cc:	bf48      	it	mi
 800e1ce:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800e1d2:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800e1d6:	0d1b      	lsrs	r3, r3, #20
 800e1d8:	051b      	lsls	r3, r3, #20
 800e1da:	2b00      	cmp	r3, #0
 800e1dc:	d1bd      	bne.n	800e15a <_strtod_l+0x72>
 800e1de:	f001 ff63 	bl	80100a8 <__errno>
 800e1e2:	2322      	movs	r3, #34	@ 0x22
 800e1e4:	6003      	str	r3, [r0, #0]
 800e1e6:	e7b8      	b.n	800e15a <_strtod_l+0x72>
 800e1e8:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800e1ec:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800e1f0:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800e1f4:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800e1f8:	e7e7      	b.n	800e1ca <_strtod_l+0xe2>
 800e1fa:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 800e378 <_strtod_l+0x290>
 800e1fe:	e7e4      	b.n	800e1ca <_strtod_l+0xe2>
 800e200:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800e204:	f04f 3aff 	mov.w	sl, #4294967295
 800e208:	e7df      	b.n	800e1ca <_strtod_l+0xe2>
 800e20a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e20c:	1c5a      	adds	r2, r3, #1
 800e20e:	9219      	str	r2, [sp, #100]	@ 0x64
 800e210:	785b      	ldrb	r3, [r3, #1]
 800e212:	2b30      	cmp	r3, #48	@ 0x30
 800e214:	d0f9      	beq.n	800e20a <_strtod_l+0x122>
 800e216:	2b00      	cmp	r3, #0
 800e218:	d09f      	beq.n	800e15a <_strtod_l+0x72>
 800e21a:	2301      	movs	r3, #1
 800e21c:	2700      	movs	r7, #0
 800e21e:	220a      	movs	r2, #10
 800e220:	46b9      	mov	r9, r7
 800e222:	9308      	str	r3, [sp, #32]
 800e224:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e226:	970b      	str	r7, [sp, #44]	@ 0x2c
 800e228:	930c      	str	r3, [sp, #48]	@ 0x30
 800e22a:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800e22c:	7805      	ldrb	r5, [r0, #0]
 800e22e:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800e232:	b2d9      	uxtb	r1, r3
 800e234:	2909      	cmp	r1, #9
 800e236:	d928      	bls.n	800e28a <_strtod_l+0x1a2>
 800e238:	2201      	movs	r2, #1
 800e23a:	4950      	ldr	r1, [pc, #320]	@ (800e37c <_strtod_l+0x294>)
 800e23c:	f001 fe48 	bl	800fed0 <strncmp>
 800e240:	2800      	cmp	r0, #0
 800e242:	d032      	beq.n	800e2aa <_strtod_l+0x1c2>
 800e244:	2000      	movs	r0, #0
 800e246:	462a      	mov	r2, r5
 800e248:	4603      	mov	r3, r0
 800e24a:	464d      	mov	r5, r9
 800e24c:	900a      	str	r0, [sp, #40]	@ 0x28
 800e24e:	2a65      	cmp	r2, #101	@ 0x65
 800e250:	d001      	beq.n	800e256 <_strtod_l+0x16e>
 800e252:	2a45      	cmp	r2, #69	@ 0x45
 800e254:	d114      	bne.n	800e280 <_strtod_l+0x198>
 800e256:	b91d      	cbnz	r5, 800e260 <_strtod_l+0x178>
 800e258:	9a08      	ldr	r2, [sp, #32]
 800e25a:	4302      	orrs	r2, r0
 800e25c:	d096      	beq.n	800e18c <_strtod_l+0xa4>
 800e25e:	2500      	movs	r5, #0
 800e260:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800e262:	1c62      	adds	r2, r4, #1
 800e264:	9219      	str	r2, [sp, #100]	@ 0x64
 800e266:	7862      	ldrb	r2, [r4, #1]
 800e268:	2a2b      	cmp	r2, #43	@ 0x2b
 800e26a:	d07a      	beq.n	800e362 <_strtod_l+0x27a>
 800e26c:	2a2d      	cmp	r2, #45	@ 0x2d
 800e26e:	d07e      	beq.n	800e36e <_strtod_l+0x286>
 800e270:	f04f 0c00 	mov.w	ip, #0
 800e274:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800e278:	2909      	cmp	r1, #9
 800e27a:	f240 8085 	bls.w	800e388 <_strtod_l+0x2a0>
 800e27e:	9419      	str	r4, [sp, #100]	@ 0x64
 800e280:	f04f 0800 	mov.w	r8, #0
 800e284:	e0a5      	b.n	800e3d2 <_strtod_l+0x2ea>
 800e286:	2300      	movs	r3, #0
 800e288:	e7c8      	b.n	800e21c <_strtod_l+0x134>
 800e28a:	f1b9 0f08 	cmp.w	r9, #8
 800e28e:	bfd8      	it	le
 800e290:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 800e292:	f100 0001 	add.w	r0, r0, #1
 800e296:	bfd6      	itet	le
 800e298:	fb02 3301 	mlale	r3, r2, r1, r3
 800e29c:	fb02 3707 	mlagt	r7, r2, r7, r3
 800e2a0:	930b      	strle	r3, [sp, #44]	@ 0x2c
 800e2a2:	f109 0901 	add.w	r9, r9, #1
 800e2a6:	9019      	str	r0, [sp, #100]	@ 0x64
 800e2a8:	e7bf      	b.n	800e22a <_strtod_l+0x142>
 800e2aa:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e2ac:	1c5a      	adds	r2, r3, #1
 800e2ae:	9219      	str	r2, [sp, #100]	@ 0x64
 800e2b0:	785a      	ldrb	r2, [r3, #1]
 800e2b2:	f1b9 0f00 	cmp.w	r9, #0
 800e2b6:	d03b      	beq.n	800e330 <_strtod_l+0x248>
 800e2b8:	464d      	mov	r5, r9
 800e2ba:	900a      	str	r0, [sp, #40]	@ 0x28
 800e2bc:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800e2c0:	2b09      	cmp	r3, #9
 800e2c2:	d912      	bls.n	800e2ea <_strtod_l+0x202>
 800e2c4:	2301      	movs	r3, #1
 800e2c6:	e7c2      	b.n	800e24e <_strtod_l+0x166>
 800e2c8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e2ca:	3001      	adds	r0, #1
 800e2cc:	1c5a      	adds	r2, r3, #1
 800e2ce:	9219      	str	r2, [sp, #100]	@ 0x64
 800e2d0:	785a      	ldrb	r2, [r3, #1]
 800e2d2:	2a30      	cmp	r2, #48	@ 0x30
 800e2d4:	d0f8      	beq.n	800e2c8 <_strtod_l+0x1e0>
 800e2d6:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800e2da:	2b08      	cmp	r3, #8
 800e2dc:	f200 84c8 	bhi.w	800ec70 <_strtod_l+0xb88>
 800e2e0:	900a      	str	r0, [sp, #40]	@ 0x28
 800e2e2:	2000      	movs	r0, #0
 800e2e4:	4605      	mov	r5, r0
 800e2e6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e2e8:	930c      	str	r3, [sp, #48]	@ 0x30
 800e2ea:	3a30      	subs	r2, #48	@ 0x30
 800e2ec:	f100 0301 	add.w	r3, r0, #1
 800e2f0:	d018      	beq.n	800e324 <_strtod_l+0x23c>
 800e2f2:	462e      	mov	r6, r5
 800e2f4:	f04f 0e0a 	mov.w	lr, #10
 800e2f8:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800e2fa:	4419      	add	r1, r3
 800e2fc:	910a      	str	r1, [sp, #40]	@ 0x28
 800e2fe:	1c71      	adds	r1, r6, #1
 800e300:	eba1 0c05 	sub.w	ip, r1, r5
 800e304:	4563      	cmp	r3, ip
 800e306:	dc15      	bgt.n	800e334 <_strtod_l+0x24c>
 800e308:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 800e30c:	182b      	adds	r3, r5, r0
 800e30e:	2b08      	cmp	r3, #8
 800e310:	f105 0501 	add.w	r5, r5, #1
 800e314:	4405      	add	r5, r0
 800e316:	dc1a      	bgt.n	800e34e <_strtod_l+0x266>
 800e318:	230a      	movs	r3, #10
 800e31a:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800e31c:	fb03 2301 	mla	r3, r3, r1, r2
 800e320:	930b      	str	r3, [sp, #44]	@ 0x2c
 800e322:	2300      	movs	r3, #0
 800e324:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800e326:	4618      	mov	r0, r3
 800e328:	1c51      	adds	r1, r2, #1
 800e32a:	9119      	str	r1, [sp, #100]	@ 0x64
 800e32c:	7852      	ldrb	r2, [r2, #1]
 800e32e:	e7c5      	b.n	800e2bc <_strtod_l+0x1d4>
 800e330:	4648      	mov	r0, r9
 800e332:	e7ce      	b.n	800e2d2 <_strtod_l+0x1ea>
 800e334:	2e08      	cmp	r6, #8
 800e336:	dc05      	bgt.n	800e344 <_strtod_l+0x25c>
 800e338:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800e33a:	fb0e f606 	mul.w	r6, lr, r6
 800e33e:	960b      	str	r6, [sp, #44]	@ 0x2c
 800e340:	460e      	mov	r6, r1
 800e342:	e7dc      	b.n	800e2fe <_strtod_l+0x216>
 800e344:	2910      	cmp	r1, #16
 800e346:	bfd8      	it	le
 800e348:	fb0e f707 	mulle.w	r7, lr, r7
 800e34c:	e7f8      	b.n	800e340 <_strtod_l+0x258>
 800e34e:	2b0f      	cmp	r3, #15
 800e350:	bfdc      	itt	le
 800e352:	230a      	movle	r3, #10
 800e354:	fb03 2707 	mlale	r7, r3, r7, r2
 800e358:	e7e3      	b.n	800e322 <_strtod_l+0x23a>
 800e35a:	2300      	movs	r3, #0
 800e35c:	930a      	str	r3, [sp, #40]	@ 0x28
 800e35e:	2301      	movs	r3, #1
 800e360:	e77a      	b.n	800e258 <_strtod_l+0x170>
 800e362:	f04f 0c00 	mov.w	ip, #0
 800e366:	1ca2      	adds	r2, r4, #2
 800e368:	9219      	str	r2, [sp, #100]	@ 0x64
 800e36a:	78a2      	ldrb	r2, [r4, #2]
 800e36c:	e782      	b.n	800e274 <_strtod_l+0x18c>
 800e36e:	f04f 0c01 	mov.w	ip, #1
 800e372:	e7f8      	b.n	800e366 <_strtod_l+0x27e>
 800e374:	08013c48 	.word	0x08013c48
 800e378:	7ff00000 	.word	0x7ff00000
 800e37c:	08013a48 	.word	0x08013a48
 800e380:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800e382:	1c51      	adds	r1, r2, #1
 800e384:	9119      	str	r1, [sp, #100]	@ 0x64
 800e386:	7852      	ldrb	r2, [r2, #1]
 800e388:	2a30      	cmp	r2, #48	@ 0x30
 800e38a:	d0f9      	beq.n	800e380 <_strtod_l+0x298>
 800e38c:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800e390:	2908      	cmp	r1, #8
 800e392:	f63f af75 	bhi.w	800e280 <_strtod_l+0x198>
 800e396:	f04f 080a 	mov.w	r8, #10
 800e39a:	3a30      	subs	r2, #48	@ 0x30
 800e39c:	9209      	str	r2, [sp, #36]	@ 0x24
 800e39e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800e3a0:	920f      	str	r2, [sp, #60]	@ 0x3c
 800e3a2:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800e3a4:	1c56      	adds	r6, r2, #1
 800e3a6:	9619      	str	r6, [sp, #100]	@ 0x64
 800e3a8:	7852      	ldrb	r2, [r2, #1]
 800e3aa:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800e3ae:	f1be 0f09 	cmp.w	lr, #9
 800e3b2:	d939      	bls.n	800e428 <_strtod_l+0x340>
 800e3b4:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800e3b6:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800e3ba:	1a76      	subs	r6, r6, r1
 800e3bc:	2e08      	cmp	r6, #8
 800e3be:	dc03      	bgt.n	800e3c8 <_strtod_l+0x2e0>
 800e3c0:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800e3c2:	4588      	cmp	r8, r1
 800e3c4:	bfa8      	it	ge
 800e3c6:	4688      	movge	r8, r1
 800e3c8:	f1bc 0f00 	cmp.w	ip, #0
 800e3cc:	d001      	beq.n	800e3d2 <_strtod_l+0x2ea>
 800e3ce:	f1c8 0800 	rsb	r8, r8, #0
 800e3d2:	2d00      	cmp	r5, #0
 800e3d4:	d14e      	bne.n	800e474 <_strtod_l+0x38c>
 800e3d6:	9908      	ldr	r1, [sp, #32]
 800e3d8:	4308      	orrs	r0, r1
 800e3da:	f47f aebe 	bne.w	800e15a <_strtod_l+0x72>
 800e3de:	2b00      	cmp	r3, #0
 800e3e0:	f47f aed4 	bne.w	800e18c <_strtod_l+0xa4>
 800e3e4:	2a69      	cmp	r2, #105	@ 0x69
 800e3e6:	d028      	beq.n	800e43a <_strtod_l+0x352>
 800e3e8:	dc25      	bgt.n	800e436 <_strtod_l+0x34e>
 800e3ea:	2a49      	cmp	r2, #73	@ 0x49
 800e3ec:	d025      	beq.n	800e43a <_strtod_l+0x352>
 800e3ee:	2a4e      	cmp	r2, #78	@ 0x4e
 800e3f0:	f47f aecc 	bne.w	800e18c <_strtod_l+0xa4>
 800e3f4:	4999      	ldr	r1, [pc, #612]	@ (800e65c <_strtod_l+0x574>)
 800e3f6:	a819      	add	r0, sp, #100	@ 0x64
 800e3f8:	f002 ffe0 	bl	80113bc <__match>
 800e3fc:	2800      	cmp	r0, #0
 800e3fe:	f43f aec5 	beq.w	800e18c <_strtod_l+0xa4>
 800e402:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e404:	781b      	ldrb	r3, [r3, #0]
 800e406:	2b28      	cmp	r3, #40	@ 0x28
 800e408:	d12e      	bne.n	800e468 <_strtod_l+0x380>
 800e40a:	4995      	ldr	r1, [pc, #596]	@ (800e660 <_strtod_l+0x578>)
 800e40c:	aa1c      	add	r2, sp, #112	@ 0x70
 800e40e:	a819      	add	r0, sp, #100	@ 0x64
 800e410:	f002 ffe8 	bl	80113e4 <__hexnan>
 800e414:	2805      	cmp	r0, #5
 800e416:	d127      	bne.n	800e468 <_strtod_l+0x380>
 800e418:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800e41a:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800e41e:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800e422:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800e426:	e698      	b.n	800e15a <_strtod_l+0x72>
 800e428:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800e42a:	fb08 2101 	mla	r1, r8, r1, r2
 800e42e:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800e432:	9209      	str	r2, [sp, #36]	@ 0x24
 800e434:	e7b5      	b.n	800e3a2 <_strtod_l+0x2ba>
 800e436:	2a6e      	cmp	r2, #110	@ 0x6e
 800e438:	e7da      	b.n	800e3f0 <_strtod_l+0x308>
 800e43a:	498a      	ldr	r1, [pc, #552]	@ (800e664 <_strtod_l+0x57c>)
 800e43c:	a819      	add	r0, sp, #100	@ 0x64
 800e43e:	f002 ffbd 	bl	80113bc <__match>
 800e442:	2800      	cmp	r0, #0
 800e444:	f43f aea2 	beq.w	800e18c <_strtod_l+0xa4>
 800e448:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e44a:	4987      	ldr	r1, [pc, #540]	@ (800e668 <_strtod_l+0x580>)
 800e44c:	3b01      	subs	r3, #1
 800e44e:	a819      	add	r0, sp, #100	@ 0x64
 800e450:	9319      	str	r3, [sp, #100]	@ 0x64
 800e452:	f002 ffb3 	bl	80113bc <__match>
 800e456:	b910      	cbnz	r0, 800e45e <_strtod_l+0x376>
 800e458:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e45a:	3301      	adds	r3, #1
 800e45c:	9319      	str	r3, [sp, #100]	@ 0x64
 800e45e:	f04f 0a00 	mov.w	sl, #0
 800e462:	f8df b208 	ldr.w	fp, [pc, #520]	@ 800e66c <_strtod_l+0x584>
 800e466:	e678      	b.n	800e15a <_strtod_l+0x72>
 800e468:	4881      	ldr	r0, [pc, #516]	@ (800e670 <_strtod_l+0x588>)
 800e46a:	f001 fe6f 	bl	801014c <nan>
 800e46e:	4682      	mov	sl, r0
 800e470:	468b      	mov	fp, r1
 800e472:	e672      	b.n	800e15a <_strtod_l+0x72>
 800e474:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e476:	f1b9 0f00 	cmp.w	r9, #0
 800e47a:	bf08      	it	eq
 800e47c:	46a9      	moveq	r9, r5
 800e47e:	eba8 0303 	sub.w	r3, r8, r3
 800e482:	2d10      	cmp	r5, #16
 800e484:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800e486:	462c      	mov	r4, r5
 800e488:	9309      	str	r3, [sp, #36]	@ 0x24
 800e48a:	bfa8      	it	ge
 800e48c:	2410      	movge	r4, #16
 800e48e:	f7f2 fa45 	bl	800091c <__aeabi_ui2d>
 800e492:	2d09      	cmp	r5, #9
 800e494:	4682      	mov	sl, r0
 800e496:	468b      	mov	fp, r1
 800e498:	dc11      	bgt.n	800e4be <_strtod_l+0x3d6>
 800e49a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e49c:	2b00      	cmp	r3, #0
 800e49e:	f43f ae5c 	beq.w	800e15a <_strtod_l+0x72>
 800e4a2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e4a4:	dd76      	ble.n	800e594 <_strtod_l+0x4ac>
 800e4a6:	2b16      	cmp	r3, #22
 800e4a8:	dc5d      	bgt.n	800e566 <_strtod_l+0x47e>
 800e4aa:	4972      	ldr	r1, [pc, #456]	@ (800e674 <_strtod_l+0x58c>)
 800e4ac:	4652      	mov	r2, sl
 800e4ae:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800e4b2:	465b      	mov	r3, fp
 800e4b4:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e4b8:	f7f2 faaa 	bl	8000a10 <__aeabi_dmul>
 800e4bc:	e7d7      	b.n	800e46e <_strtod_l+0x386>
 800e4be:	4b6d      	ldr	r3, [pc, #436]	@ (800e674 <_strtod_l+0x58c>)
 800e4c0:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800e4c4:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800e4c8:	f7f2 faa2 	bl	8000a10 <__aeabi_dmul>
 800e4cc:	4682      	mov	sl, r0
 800e4ce:	4638      	mov	r0, r7
 800e4d0:	468b      	mov	fp, r1
 800e4d2:	f7f2 fa23 	bl	800091c <__aeabi_ui2d>
 800e4d6:	4602      	mov	r2, r0
 800e4d8:	460b      	mov	r3, r1
 800e4da:	4650      	mov	r0, sl
 800e4dc:	4659      	mov	r1, fp
 800e4de:	f7f2 f8e1 	bl	80006a4 <__adddf3>
 800e4e2:	2d0f      	cmp	r5, #15
 800e4e4:	4682      	mov	sl, r0
 800e4e6:	468b      	mov	fp, r1
 800e4e8:	ddd7      	ble.n	800e49a <_strtod_l+0x3b2>
 800e4ea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e4ec:	1b2c      	subs	r4, r5, r4
 800e4ee:	441c      	add	r4, r3
 800e4f0:	2c00      	cmp	r4, #0
 800e4f2:	f340 8093 	ble.w	800e61c <_strtod_l+0x534>
 800e4f6:	f014 030f 	ands.w	r3, r4, #15
 800e4fa:	d00a      	beq.n	800e512 <_strtod_l+0x42a>
 800e4fc:	495d      	ldr	r1, [pc, #372]	@ (800e674 <_strtod_l+0x58c>)
 800e4fe:	4652      	mov	r2, sl
 800e500:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800e504:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e508:	465b      	mov	r3, fp
 800e50a:	f7f2 fa81 	bl	8000a10 <__aeabi_dmul>
 800e50e:	4682      	mov	sl, r0
 800e510:	468b      	mov	fp, r1
 800e512:	f034 040f 	bics.w	r4, r4, #15
 800e516:	d073      	beq.n	800e600 <_strtod_l+0x518>
 800e518:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800e51c:	dd49      	ble.n	800e5b2 <_strtod_l+0x4ca>
 800e51e:	2400      	movs	r4, #0
 800e520:	46a0      	mov	r8, r4
 800e522:	46a1      	mov	r9, r4
 800e524:	940b      	str	r4, [sp, #44]	@ 0x2c
 800e526:	2322      	movs	r3, #34	@ 0x22
 800e528:	f04f 0a00 	mov.w	sl, #0
 800e52c:	9a05      	ldr	r2, [sp, #20]
 800e52e:	f8df b13c 	ldr.w	fp, [pc, #316]	@ 800e66c <_strtod_l+0x584>
 800e532:	6013      	str	r3, [r2, #0]
 800e534:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e536:	2b00      	cmp	r3, #0
 800e538:	f43f ae0f 	beq.w	800e15a <_strtod_l+0x72>
 800e53c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800e53e:	9805      	ldr	r0, [sp, #20]
 800e540:	f003 f906 	bl	8011750 <_Bfree>
 800e544:	4649      	mov	r1, r9
 800e546:	9805      	ldr	r0, [sp, #20]
 800e548:	f003 f902 	bl	8011750 <_Bfree>
 800e54c:	4641      	mov	r1, r8
 800e54e:	9805      	ldr	r0, [sp, #20]
 800e550:	f003 f8fe 	bl	8011750 <_Bfree>
 800e554:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800e556:	9805      	ldr	r0, [sp, #20]
 800e558:	f003 f8fa 	bl	8011750 <_Bfree>
 800e55c:	4621      	mov	r1, r4
 800e55e:	9805      	ldr	r0, [sp, #20]
 800e560:	f003 f8f6 	bl	8011750 <_Bfree>
 800e564:	e5f9      	b.n	800e15a <_strtod_l+0x72>
 800e566:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e568:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800e56c:	4293      	cmp	r3, r2
 800e56e:	dbbc      	blt.n	800e4ea <_strtod_l+0x402>
 800e570:	4c40      	ldr	r4, [pc, #256]	@ (800e674 <_strtod_l+0x58c>)
 800e572:	f1c5 050f 	rsb	r5, r5, #15
 800e576:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800e57a:	4652      	mov	r2, sl
 800e57c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e580:	465b      	mov	r3, fp
 800e582:	f7f2 fa45 	bl	8000a10 <__aeabi_dmul>
 800e586:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e588:	1b5d      	subs	r5, r3, r5
 800e58a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800e58e:	e9d4 2300 	ldrd	r2, r3, [r4]
 800e592:	e791      	b.n	800e4b8 <_strtod_l+0x3d0>
 800e594:	3316      	adds	r3, #22
 800e596:	dba8      	blt.n	800e4ea <_strtod_l+0x402>
 800e598:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e59a:	4650      	mov	r0, sl
 800e59c:	eba3 0808 	sub.w	r8, r3, r8
 800e5a0:	4b34      	ldr	r3, [pc, #208]	@ (800e674 <_strtod_l+0x58c>)
 800e5a2:	4659      	mov	r1, fp
 800e5a4:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800e5a8:	e9d8 2300 	ldrd	r2, r3, [r8]
 800e5ac:	f7f2 fb5a 	bl	8000c64 <__aeabi_ddiv>
 800e5b0:	e75d      	b.n	800e46e <_strtod_l+0x386>
 800e5b2:	2300      	movs	r3, #0
 800e5b4:	4650      	mov	r0, sl
 800e5b6:	4659      	mov	r1, fp
 800e5b8:	461e      	mov	r6, r3
 800e5ba:	4f2f      	ldr	r7, [pc, #188]	@ (800e678 <_strtod_l+0x590>)
 800e5bc:	1124      	asrs	r4, r4, #4
 800e5be:	2c01      	cmp	r4, #1
 800e5c0:	dc21      	bgt.n	800e606 <_strtod_l+0x51e>
 800e5c2:	b10b      	cbz	r3, 800e5c8 <_strtod_l+0x4e0>
 800e5c4:	4682      	mov	sl, r0
 800e5c6:	468b      	mov	fp, r1
 800e5c8:	492b      	ldr	r1, [pc, #172]	@ (800e678 <_strtod_l+0x590>)
 800e5ca:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800e5ce:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800e5d2:	4652      	mov	r2, sl
 800e5d4:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e5d8:	465b      	mov	r3, fp
 800e5da:	f7f2 fa19 	bl	8000a10 <__aeabi_dmul>
 800e5de:	4b23      	ldr	r3, [pc, #140]	@ (800e66c <_strtod_l+0x584>)
 800e5e0:	460a      	mov	r2, r1
 800e5e2:	400b      	ands	r3, r1
 800e5e4:	4925      	ldr	r1, [pc, #148]	@ (800e67c <_strtod_l+0x594>)
 800e5e6:	4682      	mov	sl, r0
 800e5e8:	428b      	cmp	r3, r1
 800e5ea:	d898      	bhi.n	800e51e <_strtod_l+0x436>
 800e5ec:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800e5f0:	428b      	cmp	r3, r1
 800e5f2:	bf86      	itte	hi
 800e5f4:	f04f 3aff 	movhi.w	sl, #4294967295
 800e5f8:	f8df b084 	ldrhi.w	fp, [pc, #132]	@ 800e680 <_strtod_l+0x598>
 800e5fc:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800e600:	2300      	movs	r3, #0
 800e602:	9308      	str	r3, [sp, #32]
 800e604:	e076      	b.n	800e6f4 <_strtod_l+0x60c>
 800e606:	07e2      	lsls	r2, r4, #31
 800e608:	d504      	bpl.n	800e614 <_strtod_l+0x52c>
 800e60a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800e60e:	f7f2 f9ff 	bl	8000a10 <__aeabi_dmul>
 800e612:	2301      	movs	r3, #1
 800e614:	3601      	adds	r6, #1
 800e616:	1064      	asrs	r4, r4, #1
 800e618:	3708      	adds	r7, #8
 800e61a:	e7d0      	b.n	800e5be <_strtod_l+0x4d6>
 800e61c:	d0f0      	beq.n	800e600 <_strtod_l+0x518>
 800e61e:	4264      	negs	r4, r4
 800e620:	f014 020f 	ands.w	r2, r4, #15
 800e624:	d00a      	beq.n	800e63c <_strtod_l+0x554>
 800e626:	4b13      	ldr	r3, [pc, #76]	@ (800e674 <_strtod_l+0x58c>)
 800e628:	4650      	mov	r0, sl
 800e62a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800e62e:	4659      	mov	r1, fp
 800e630:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e634:	f7f2 fb16 	bl	8000c64 <__aeabi_ddiv>
 800e638:	4682      	mov	sl, r0
 800e63a:	468b      	mov	fp, r1
 800e63c:	1124      	asrs	r4, r4, #4
 800e63e:	d0df      	beq.n	800e600 <_strtod_l+0x518>
 800e640:	2c1f      	cmp	r4, #31
 800e642:	dd1f      	ble.n	800e684 <_strtod_l+0x59c>
 800e644:	2400      	movs	r4, #0
 800e646:	46a0      	mov	r8, r4
 800e648:	46a1      	mov	r9, r4
 800e64a:	940b      	str	r4, [sp, #44]	@ 0x2c
 800e64c:	2322      	movs	r3, #34	@ 0x22
 800e64e:	9a05      	ldr	r2, [sp, #20]
 800e650:	f04f 0a00 	mov.w	sl, #0
 800e654:	f04f 0b00 	mov.w	fp, #0
 800e658:	6013      	str	r3, [r2, #0]
 800e65a:	e76b      	b.n	800e534 <_strtod_l+0x44c>
 800e65c:	08013a57 	.word	0x08013a57
 800e660:	08013c34 	.word	0x08013c34
 800e664:	08013a4f 	.word	0x08013a4f
 800e668:	08013a87 	.word	0x08013a87
 800e66c:	7ff00000 	.word	0x7ff00000
 800e670:	08013c31 	.word	0x08013c31
 800e674:	08013de8 	.word	0x08013de8
 800e678:	08013dc0 	.word	0x08013dc0
 800e67c:	7ca00000 	.word	0x7ca00000
 800e680:	7fefffff 	.word	0x7fefffff
 800e684:	f014 0310 	ands.w	r3, r4, #16
 800e688:	bf18      	it	ne
 800e68a:	236a      	movne	r3, #106	@ 0x6a
 800e68c:	4650      	mov	r0, sl
 800e68e:	9308      	str	r3, [sp, #32]
 800e690:	4659      	mov	r1, fp
 800e692:	2300      	movs	r3, #0
 800e694:	4e77      	ldr	r6, [pc, #476]	@ (800e874 <_strtod_l+0x78c>)
 800e696:	07e7      	lsls	r7, r4, #31
 800e698:	d504      	bpl.n	800e6a4 <_strtod_l+0x5bc>
 800e69a:	e9d6 2300 	ldrd	r2, r3, [r6]
 800e69e:	f7f2 f9b7 	bl	8000a10 <__aeabi_dmul>
 800e6a2:	2301      	movs	r3, #1
 800e6a4:	1064      	asrs	r4, r4, #1
 800e6a6:	f106 0608 	add.w	r6, r6, #8
 800e6aa:	d1f4      	bne.n	800e696 <_strtod_l+0x5ae>
 800e6ac:	b10b      	cbz	r3, 800e6b2 <_strtod_l+0x5ca>
 800e6ae:	4682      	mov	sl, r0
 800e6b0:	468b      	mov	fp, r1
 800e6b2:	9b08      	ldr	r3, [sp, #32]
 800e6b4:	b1b3      	cbz	r3, 800e6e4 <_strtod_l+0x5fc>
 800e6b6:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800e6ba:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800e6be:	2b00      	cmp	r3, #0
 800e6c0:	4659      	mov	r1, fp
 800e6c2:	dd0f      	ble.n	800e6e4 <_strtod_l+0x5fc>
 800e6c4:	2b1f      	cmp	r3, #31
 800e6c6:	dd58      	ble.n	800e77a <_strtod_l+0x692>
 800e6c8:	2b34      	cmp	r3, #52	@ 0x34
 800e6ca:	bfd8      	it	le
 800e6cc:	f04f 33ff 	movle.w	r3, #4294967295
 800e6d0:	f04f 0a00 	mov.w	sl, #0
 800e6d4:	bfcf      	iteee	gt
 800e6d6:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800e6da:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800e6de:	4093      	lslle	r3, r2
 800e6e0:	ea03 0b01 	andle.w	fp, r3, r1
 800e6e4:	2200      	movs	r2, #0
 800e6e6:	2300      	movs	r3, #0
 800e6e8:	4650      	mov	r0, sl
 800e6ea:	4659      	mov	r1, fp
 800e6ec:	f7f2 fbf8 	bl	8000ee0 <__aeabi_dcmpeq>
 800e6f0:	2800      	cmp	r0, #0
 800e6f2:	d1a7      	bne.n	800e644 <_strtod_l+0x55c>
 800e6f4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e6f6:	464a      	mov	r2, r9
 800e6f8:	9300      	str	r3, [sp, #0]
 800e6fa:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800e6fc:	462b      	mov	r3, r5
 800e6fe:	9805      	ldr	r0, [sp, #20]
 800e700:	f003 f88e 	bl	8011820 <__s2b>
 800e704:	900b      	str	r0, [sp, #44]	@ 0x2c
 800e706:	2800      	cmp	r0, #0
 800e708:	f43f af09 	beq.w	800e51e <_strtod_l+0x436>
 800e70c:	2400      	movs	r4, #0
 800e70e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e710:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e712:	2a00      	cmp	r2, #0
 800e714:	eba3 0308 	sub.w	r3, r3, r8
 800e718:	bfa8      	it	ge
 800e71a:	2300      	movge	r3, #0
 800e71c:	46a0      	mov	r8, r4
 800e71e:	9312      	str	r3, [sp, #72]	@ 0x48
 800e720:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800e724:	9316      	str	r3, [sp, #88]	@ 0x58
 800e726:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e728:	9805      	ldr	r0, [sp, #20]
 800e72a:	6859      	ldr	r1, [r3, #4]
 800e72c:	f002 ffd0 	bl	80116d0 <_Balloc>
 800e730:	4681      	mov	r9, r0
 800e732:	2800      	cmp	r0, #0
 800e734:	f43f aef7 	beq.w	800e526 <_strtod_l+0x43e>
 800e738:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e73a:	300c      	adds	r0, #12
 800e73c:	691a      	ldr	r2, [r3, #16]
 800e73e:	f103 010c 	add.w	r1, r3, #12
 800e742:	3202      	adds	r2, #2
 800e744:	0092      	lsls	r2, r2, #2
 800e746:	f001 fcf3 	bl	8010130 <memcpy>
 800e74a:	ab1c      	add	r3, sp, #112	@ 0x70
 800e74c:	9301      	str	r3, [sp, #4]
 800e74e:	ab1b      	add	r3, sp, #108	@ 0x6c
 800e750:	9300      	str	r3, [sp, #0]
 800e752:	4652      	mov	r2, sl
 800e754:	465b      	mov	r3, fp
 800e756:	9805      	ldr	r0, [sp, #20]
 800e758:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800e75c:	f003 fb8c 	bl	8011e78 <__d2b>
 800e760:	901a      	str	r0, [sp, #104]	@ 0x68
 800e762:	2800      	cmp	r0, #0
 800e764:	f43f aedf 	beq.w	800e526 <_strtod_l+0x43e>
 800e768:	2101      	movs	r1, #1
 800e76a:	9805      	ldr	r0, [sp, #20]
 800e76c:	f003 f8ee 	bl	801194c <__i2b>
 800e770:	4680      	mov	r8, r0
 800e772:	b948      	cbnz	r0, 800e788 <_strtod_l+0x6a0>
 800e774:	f04f 0800 	mov.w	r8, #0
 800e778:	e6d5      	b.n	800e526 <_strtod_l+0x43e>
 800e77a:	f04f 32ff 	mov.w	r2, #4294967295
 800e77e:	fa02 f303 	lsl.w	r3, r2, r3
 800e782:	ea03 0a0a 	and.w	sl, r3, sl
 800e786:	e7ad      	b.n	800e6e4 <_strtod_l+0x5fc>
 800e788:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800e78a:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800e78c:	2d00      	cmp	r5, #0
 800e78e:	bfab      	itete	ge
 800e790:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800e792:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800e794:	18ef      	addge	r7, r5, r3
 800e796:	1b5e      	sublt	r6, r3, r5
 800e798:	9b08      	ldr	r3, [sp, #32]
 800e79a:	bfa8      	it	ge
 800e79c:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800e79e:	eba5 0503 	sub.w	r5, r5, r3
 800e7a2:	4415      	add	r5, r2
 800e7a4:	4b34      	ldr	r3, [pc, #208]	@ (800e878 <_strtod_l+0x790>)
 800e7a6:	f105 35ff 	add.w	r5, r5, #4294967295
 800e7aa:	bfb8      	it	lt
 800e7ac:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800e7ae:	429d      	cmp	r5, r3
 800e7b0:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800e7b4:	da50      	bge.n	800e858 <_strtod_l+0x770>
 800e7b6:	1b5b      	subs	r3, r3, r5
 800e7b8:	2b1f      	cmp	r3, #31
 800e7ba:	f04f 0101 	mov.w	r1, #1
 800e7be:	eba2 0203 	sub.w	r2, r2, r3
 800e7c2:	dc3d      	bgt.n	800e840 <_strtod_l+0x758>
 800e7c4:	fa01 f303 	lsl.w	r3, r1, r3
 800e7c8:	9313      	str	r3, [sp, #76]	@ 0x4c
 800e7ca:	2300      	movs	r3, #0
 800e7cc:	9310      	str	r3, [sp, #64]	@ 0x40
 800e7ce:	18bd      	adds	r5, r7, r2
 800e7d0:	9b08      	ldr	r3, [sp, #32]
 800e7d2:	42af      	cmp	r7, r5
 800e7d4:	4416      	add	r6, r2
 800e7d6:	441e      	add	r6, r3
 800e7d8:	463b      	mov	r3, r7
 800e7da:	bfa8      	it	ge
 800e7dc:	462b      	movge	r3, r5
 800e7de:	42b3      	cmp	r3, r6
 800e7e0:	bfa8      	it	ge
 800e7e2:	4633      	movge	r3, r6
 800e7e4:	2b00      	cmp	r3, #0
 800e7e6:	bfc2      	ittt	gt
 800e7e8:	1aed      	subgt	r5, r5, r3
 800e7ea:	1af6      	subgt	r6, r6, r3
 800e7ec:	1aff      	subgt	r7, r7, r3
 800e7ee:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800e7f0:	2b00      	cmp	r3, #0
 800e7f2:	dd16      	ble.n	800e822 <_strtod_l+0x73a>
 800e7f4:	4641      	mov	r1, r8
 800e7f6:	461a      	mov	r2, r3
 800e7f8:	9805      	ldr	r0, [sp, #20]
 800e7fa:	f003 f95f 	bl	8011abc <__pow5mult>
 800e7fe:	4680      	mov	r8, r0
 800e800:	2800      	cmp	r0, #0
 800e802:	d0b7      	beq.n	800e774 <_strtod_l+0x68c>
 800e804:	4601      	mov	r1, r0
 800e806:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800e808:	9805      	ldr	r0, [sp, #20]
 800e80a:	f003 f8b5 	bl	8011978 <__multiply>
 800e80e:	900a      	str	r0, [sp, #40]	@ 0x28
 800e810:	2800      	cmp	r0, #0
 800e812:	f43f ae88 	beq.w	800e526 <_strtod_l+0x43e>
 800e816:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800e818:	9805      	ldr	r0, [sp, #20]
 800e81a:	f002 ff99 	bl	8011750 <_Bfree>
 800e81e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e820:	931a      	str	r3, [sp, #104]	@ 0x68
 800e822:	2d00      	cmp	r5, #0
 800e824:	dc1d      	bgt.n	800e862 <_strtod_l+0x77a>
 800e826:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e828:	2b00      	cmp	r3, #0
 800e82a:	dd27      	ble.n	800e87c <_strtod_l+0x794>
 800e82c:	4649      	mov	r1, r9
 800e82e:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800e830:	9805      	ldr	r0, [sp, #20]
 800e832:	f003 f943 	bl	8011abc <__pow5mult>
 800e836:	4681      	mov	r9, r0
 800e838:	bb00      	cbnz	r0, 800e87c <_strtod_l+0x794>
 800e83a:	f04f 0900 	mov.w	r9, #0
 800e83e:	e672      	b.n	800e526 <_strtod_l+0x43e>
 800e840:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800e844:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800e848:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800e84c:	35e2      	adds	r5, #226	@ 0xe2
 800e84e:	fa01 f305 	lsl.w	r3, r1, r5
 800e852:	9310      	str	r3, [sp, #64]	@ 0x40
 800e854:	9113      	str	r1, [sp, #76]	@ 0x4c
 800e856:	e7ba      	b.n	800e7ce <_strtod_l+0x6e6>
 800e858:	2300      	movs	r3, #0
 800e85a:	9310      	str	r3, [sp, #64]	@ 0x40
 800e85c:	2301      	movs	r3, #1
 800e85e:	9313      	str	r3, [sp, #76]	@ 0x4c
 800e860:	e7b5      	b.n	800e7ce <_strtod_l+0x6e6>
 800e862:	462a      	mov	r2, r5
 800e864:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800e866:	9805      	ldr	r0, [sp, #20]
 800e868:	f003 f982 	bl	8011b70 <__lshift>
 800e86c:	901a      	str	r0, [sp, #104]	@ 0x68
 800e86e:	2800      	cmp	r0, #0
 800e870:	d1d9      	bne.n	800e826 <_strtod_l+0x73e>
 800e872:	e658      	b.n	800e526 <_strtod_l+0x43e>
 800e874:	08013c60 	.word	0x08013c60
 800e878:	fffffc02 	.word	0xfffffc02
 800e87c:	2e00      	cmp	r6, #0
 800e87e:	dd07      	ble.n	800e890 <_strtod_l+0x7a8>
 800e880:	4649      	mov	r1, r9
 800e882:	4632      	mov	r2, r6
 800e884:	9805      	ldr	r0, [sp, #20]
 800e886:	f003 f973 	bl	8011b70 <__lshift>
 800e88a:	4681      	mov	r9, r0
 800e88c:	2800      	cmp	r0, #0
 800e88e:	d0d4      	beq.n	800e83a <_strtod_l+0x752>
 800e890:	2f00      	cmp	r7, #0
 800e892:	dd08      	ble.n	800e8a6 <_strtod_l+0x7be>
 800e894:	4641      	mov	r1, r8
 800e896:	463a      	mov	r2, r7
 800e898:	9805      	ldr	r0, [sp, #20]
 800e89a:	f003 f969 	bl	8011b70 <__lshift>
 800e89e:	4680      	mov	r8, r0
 800e8a0:	2800      	cmp	r0, #0
 800e8a2:	f43f ae40 	beq.w	800e526 <_strtod_l+0x43e>
 800e8a6:	464a      	mov	r2, r9
 800e8a8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800e8aa:	9805      	ldr	r0, [sp, #20]
 800e8ac:	f003 f9e8 	bl	8011c80 <__mdiff>
 800e8b0:	4604      	mov	r4, r0
 800e8b2:	2800      	cmp	r0, #0
 800e8b4:	f43f ae37 	beq.w	800e526 <_strtod_l+0x43e>
 800e8b8:	68c3      	ldr	r3, [r0, #12]
 800e8ba:	4641      	mov	r1, r8
 800e8bc:	930f      	str	r3, [sp, #60]	@ 0x3c
 800e8be:	2300      	movs	r3, #0
 800e8c0:	60c3      	str	r3, [r0, #12]
 800e8c2:	f003 f9c1 	bl	8011c48 <__mcmp>
 800e8c6:	2800      	cmp	r0, #0
 800e8c8:	da3d      	bge.n	800e946 <_strtod_l+0x85e>
 800e8ca:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e8cc:	ea53 030a 	orrs.w	r3, r3, sl
 800e8d0:	d163      	bne.n	800e99a <_strtod_l+0x8b2>
 800e8d2:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800e8d6:	2b00      	cmp	r3, #0
 800e8d8:	d15f      	bne.n	800e99a <_strtod_l+0x8b2>
 800e8da:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800e8de:	0d1b      	lsrs	r3, r3, #20
 800e8e0:	051b      	lsls	r3, r3, #20
 800e8e2:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800e8e6:	d958      	bls.n	800e99a <_strtod_l+0x8b2>
 800e8e8:	6963      	ldr	r3, [r4, #20]
 800e8ea:	b913      	cbnz	r3, 800e8f2 <_strtod_l+0x80a>
 800e8ec:	6923      	ldr	r3, [r4, #16]
 800e8ee:	2b01      	cmp	r3, #1
 800e8f0:	dd53      	ble.n	800e99a <_strtod_l+0x8b2>
 800e8f2:	4621      	mov	r1, r4
 800e8f4:	2201      	movs	r2, #1
 800e8f6:	9805      	ldr	r0, [sp, #20]
 800e8f8:	f003 f93a 	bl	8011b70 <__lshift>
 800e8fc:	4641      	mov	r1, r8
 800e8fe:	4604      	mov	r4, r0
 800e900:	f003 f9a2 	bl	8011c48 <__mcmp>
 800e904:	2800      	cmp	r0, #0
 800e906:	dd48      	ble.n	800e99a <_strtod_l+0x8b2>
 800e908:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800e90c:	9a08      	ldr	r2, [sp, #32]
 800e90e:	0d1b      	lsrs	r3, r3, #20
 800e910:	051b      	lsls	r3, r3, #20
 800e912:	2a00      	cmp	r2, #0
 800e914:	d062      	beq.n	800e9dc <_strtod_l+0x8f4>
 800e916:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800e91a:	d85f      	bhi.n	800e9dc <_strtod_l+0x8f4>
 800e91c:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800e920:	f67f ae94 	bls.w	800e64c <_strtod_l+0x564>
 800e924:	4650      	mov	r0, sl
 800e926:	4659      	mov	r1, fp
 800e928:	4ba3      	ldr	r3, [pc, #652]	@ (800ebb8 <_strtod_l+0xad0>)
 800e92a:	2200      	movs	r2, #0
 800e92c:	f7f2 f870 	bl	8000a10 <__aeabi_dmul>
 800e930:	4ba2      	ldr	r3, [pc, #648]	@ (800ebbc <_strtod_l+0xad4>)
 800e932:	4682      	mov	sl, r0
 800e934:	400b      	ands	r3, r1
 800e936:	468b      	mov	fp, r1
 800e938:	2b00      	cmp	r3, #0
 800e93a:	f47f adff 	bne.w	800e53c <_strtod_l+0x454>
 800e93e:	2322      	movs	r3, #34	@ 0x22
 800e940:	9a05      	ldr	r2, [sp, #20]
 800e942:	6013      	str	r3, [r2, #0]
 800e944:	e5fa      	b.n	800e53c <_strtod_l+0x454>
 800e946:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800e94a:	d165      	bne.n	800ea18 <_strtod_l+0x930>
 800e94c:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800e94e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800e952:	b35a      	cbz	r2, 800e9ac <_strtod_l+0x8c4>
 800e954:	4a9a      	ldr	r2, [pc, #616]	@ (800ebc0 <_strtod_l+0xad8>)
 800e956:	4293      	cmp	r3, r2
 800e958:	d12b      	bne.n	800e9b2 <_strtod_l+0x8ca>
 800e95a:	9b08      	ldr	r3, [sp, #32]
 800e95c:	4651      	mov	r1, sl
 800e95e:	b303      	cbz	r3, 800e9a2 <_strtod_l+0x8ba>
 800e960:	465a      	mov	r2, fp
 800e962:	4b96      	ldr	r3, [pc, #600]	@ (800ebbc <_strtod_l+0xad4>)
 800e964:	4013      	ands	r3, r2
 800e966:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800e96a:	f04f 32ff 	mov.w	r2, #4294967295
 800e96e:	d81b      	bhi.n	800e9a8 <_strtod_l+0x8c0>
 800e970:	0d1b      	lsrs	r3, r3, #20
 800e972:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800e976:	fa02 f303 	lsl.w	r3, r2, r3
 800e97a:	4299      	cmp	r1, r3
 800e97c:	d119      	bne.n	800e9b2 <_strtod_l+0x8ca>
 800e97e:	4b91      	ldr	r3, [pc, #580]	@ (800ebc4 <_strtod_l+0xadc>)
 800e980:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800e982:	429a      	cmp	r2, r3
 800e984:	d102      	bne.n	800e98c <_strtod_l+0x8a4>
 800e986:	3101      	adds	r1, #1
 800e988:	f43f adcd 	beq.w	800e526 <_strtod_l+0x43e>
 800e98c:	f04f 0a00 	mov.w	sl, #0
 800e990:	4b8a      	ldr	r3, [pc, #552]	@ (800ebbc <_strtod_l+0xad4>)
 800e992:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800e994:	401a      	ands	r2, r3
 800e996:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800e99a:	9b08      	ldr	r3, [sp, #32]
 800e99c:	2b00      	cmp	r3, #0
 800e99e:	d1c1      	bne.n	800e924 <_strtod_l+0x83c>
 800e9a0:	e5cc      	b.n	800e53c <_strtod_l+0x454>
 800e9a2:	f04f 33ff 	mov.w	r3, #4294967295
 800e9a6:	e7e8      	b.n	800e97a <_strtod_l+0x892>
 800e9a8:	4613      	mov	r3, r2
 800e9aa:	e7e6      	b.n	800e97a <_strtod_l+0x892>
 800e9ac:	ea53 030a 	orrs.w	r3, r3, sl
 800e9b0:	d0aa      	beq.n	800e908 <_strtod_l+0x820>
 800e9b2:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800e9b4:	b1db      	cbz	r3, 800e9ee <_strtod_l+0x906>
 800e9b6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800e9b8:	4213      	tst	r3, r2
 800e9ba:	d0ee      	beq.n	800e99a <_strtod_l+0x8b2>
 800e9bc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e9be:	4650      	mov	r0, sl
 800e9c0:	4659      	mov	r1, fp
 800e9c2:	9a08      	ldr	r2, [sp, #32]
 800e9c4:	b1bb      	cbz	r3, 800e9f6 <_strtod_l+0x90e>
 800e9c6:	f7ff fb6d 	bl	800e0a4 <sulp>
 800e9ca:	4602      	mov	r2, r0
 800e9cc:	460b      	mov	r3, r1
 800e9ce:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800e9d2:	f7f1 fe67 	bl	80006a4 <__adddf3>
 800e9d6:	4682      	mov	sl, r0
 800e9d8:	468b      	mov	fp, r1
 800e9da:	e7de      	b.n	800e99a <_strtod_l+0x8b2>
 800e9dc:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800e9e0:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800e9e4:	f04f 3aff 	mov.w	sl, #4294967295
 800e9e8:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800e9ec:	e7d5      	b.n	800e99a <_strtod_l+0x8b2>
 800e9ee:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800e9f0:	ea13 0f0a 	tst.w	r3, sl
 800e9f4:	e7e1      	b.n	800e9ba <_strtod_l+0x8d2>
 800e9f6:	f7ff fb55 	bl	800e0a4 <sulp>
 800e9fa:	4602      	mov	r2, r0
 800e9fc:	460b      	mov	r3, r1
 800e9fe:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800ea02:	f7f1 fe4d 	bl	80006a0 <__aeabi_dsub>
 800ea06:	2200      	movs	r2, #0
 800ea08:	2300      	movs	r3, #0
 800ea0a:	4682      	mov	sl, r0
 800ea0c:	468b      	mov	fp, r1
 800ea0e:	f7f2 fa67 	bl	8000ee0 <__aeabi_dcmpeq>
 800ea12:	2800      	cmp	r0, #0
 800ea14:	d0c1      	beq.n	800e99a <_strtod_l+0x8b2>
 800ea16:	e619      	b.n	800e64c <_strtod_l+0x564>
 800ea18:	4641      	mov	r1, r8
 800ea1a:	4620      	mov	r0, r4
 800ea1c:	f003 fa84 	bl	8011f28 <__ratio>
 800ea20:	2200      	movs	r2, #0
 800ea22:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800ea26:	4606      	mov	r6, r0
 800ea28:	460f      	mov	r7, r1
 800ea2a:	f7f2 fa6d 	bl	8000f08 <__aeabi_dcmple>
 800ea2e:	2800      	cmp	r0, #0
 800ea30:	d06d      	beq.n	800eb0e <_strtod_l+0xa26>
 800ea32:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ea34:	2b00      	cmp	r3, #0
 800ea36:	d178      	bne.n	800eb2a <_strtod_l+0xa42>
 800ea38:	f1ba 0f00 	cmp.w	sl, #0
 800ea3c:	d156      	bne.n	800eaec <_strtod_l+0xa04>
 800ea3e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ea40:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ea44:	2b00      	cmp	r3, #0
 800ea46:	d158      	bne.n	800eafa <_strtod_l+0xa12>
 800ea48:	2200      	movs	r2, #0
 800ea4a:	4630      	mov	r0, r6
 800ea4c:	4639      	mov	r1, r7
 800ea4e:	4b5e      	ldr	r3, [pc, #376]	@ (800ebc8 <_strtod_l+0xae0>)
 800ea50:	f7f2 fa50 	bl	8000ef4 <__aeabi_dcmplt>
 800ea54:	2800      	cmp	r0, #0
 800ea56:	d157      	bne.n	800eb08 <_strtod_l+0xa20>
 800ea58:	4630      	mov	r0, r6
 800ea5a:	4639      	mov	r1, r7
 800ea5c:	2200      	movs	r2, #0
 800ea5e:	4b5b      	ldr	r3, [pc, #364]	@ (800ebcc <_strtod_l+0xae4>)
 800ea60:	f7f1 ffd6 	bl	8000a10 <__aeabi_dmul>
 800ea64:	4606      	mov	r6, r0
 800ea66:	460f      	mov	r7, r1
 800ea68:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800ea6c:	9606      	str	r6, [sp, #24]
 800ea6e:	9307      	str	r3, [sp, #28]
 800ea70:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800ea74:	4d51      	ldr	r5, [pc, #324]	@ (800ebbc <_strtod_l+0xad4>)
 800ea76:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800ea7a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ea7c:	401d      	ands	r5, r3
 800ea7e:	4b54      	ldr	r3, [pc, #336]	@ (800ebd0 <_strtod_l+0xae8>)
 800ea80:	429d      	cmp	r5, r3
 800ea82:	f040 80ab 	bne.w	800ebdc <_strtod_l+0xaf4>
 800ea86:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ea88:	4650      	mov	r0, sl
 800ea8a:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800ea8e:	4659      	mov	r1, fp
 800ea90:	f003 f98a 	bl	8011da8 <__ulp>
 800ea94:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800ea98:	f7f1 ffba 	bl	8000a10 <__aeabi_dmul>
 800ea9c:	4652      	mov	r2, sl
 800ea9e:	465b      	mov	r3, fp
 800eaa0:	f7f1 fe00 	bl	80006a4 <__adddf3>
 800eaa4:	460b      	mov	r3, r1
 800eaa6:	4945      	ldr	r1, [pc, #276]	@ (800ebbc <_strtod_l+0xad4>)
 800eaa8:	4a4a      	ldr	r2, [pc, #296]	@ (800ebd4 <_strtod_l+0xaec>)
 800eaaa:	4019      	ands	r1, r3
 800eaac:	4291      	cmp	r1, r2
 800eaae:	4682      	mov	sl, r0
 800eab0:	d942      	bls.n	800eb38 <_strtod_l+0xa50>
 800eab2:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800eab4:	4b43      	ldr	r3, [pc, #268]	@ (800ebc4 <_strtod_l+0xadc>)
 800eab6:	429a      	cmp	r2, r3
 800eab8:	d103      	bne.n	800eac2 <_strtod_l+0x9da>
 800eaba:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800eabc:	3301      	adds	r3, #1
 800eabe:	f43f ad32 	beq.w	800e526 <_strtod_l+0x43e>
 800eac2:	f04f 3aff 	mov.w	sl, #4294967295
 800eac6:	f8df b0fc 	ldr.w	fp, [pc, #252]	@ 800ebc4 <_strtod_l+0xadc>
 800eaca:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800eacc:	9805      	ldr	r0, [sp, #20]
 800eace:	f002 fe3f 	bl	8011750 <_Bfree>
 800ead2:	4649      	mov	r1, r9
 800ead4:	9805      	ldr	r0, [sp, #20]
 800ead6:	f002 fe3b 	bl	8011750 <_Bfree>
 800eada:	4641      	mov	r1, r8
 800eadc:	9805      	ldr	r0, [sp, #20]
 800eade:	f002 fe37 	bl	8011750 <_Bfree>
 800eae2:	4621      	mov	r1, r4
 800eae4:	9805      	ldr	r0, [sp, #20]
 800eae6:	f002 fe33 	bl	8011750 <_Bfree>
 800eaea:	e61c      	b.n	800e726 <_strtod_l+0x63e>
 800eaec:	f1ba 0f01 	cmp.w	sl, #1
 800eaf0:	d103      	bne.n	800eafa <_strtod_l+0xa12>
 800eaf2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800eaf4:	2b00      	cmp	r3, #0
 800eaf6:	f43f ada9 	beq.w	800e64c <_strtod_l+0x564>
 800eafa:	2200      	movs	r2, #0
 800eafc:	4b36      	ldr	r3, [pc, #216]	@ (800ebd8 <_strtod_l+0xaf0>)
 800eafe:	2600      	movs	r6, #0
 800eb00:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800eb04:	4f30      	ldr	r7, [pc, #192]	@ (800ebc8 <_strtod_l+0xae0>)
 800eb06:	e7b3      	b.n	800ea70 <_strtod_l+0x988>
 800eb08:	2600      	movs	r6, #0
 800eb0a:	4f30      	ldr	r7, [pc, #192]	@ (800ebcc <_strtod_l+0xae4>)
 800eb0c:	e7ac      	b.n	800ea68 <_strtod_l+0x980>
 800eb0e:	4630      	mov	r0, r6
 800eb10:	4639      	mov	r1, r7
 800eb12:	4b2e      	ldr	r3, [pc, #184]	@ (800ebcc <_strtod_l+0xae4>)
 800eb14:	2200      	movs	r2, #0
 800eb16:	f7f1 ff7b 	bl	8000a10 <__aeabi_dmul>
 800eb1a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800eb1c:	4606      	mov	r6, r0
 800eb1e:	460f      	mov	r7, r1
 800eb20:	2b00      	cmp	r3, #0
 800eb22:	d0a1      	beq.n	800ea68 <_strtod_l+0x980>
 800eb24:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800eb28:	e7a2      	b.n	800ea70 <_strtod_l+0x988>
 800eb2a:	2200      	movs	r2, #0
 800eb2c:	4b26      	ldr	r3, [pc, #152]	@ (800ebc8 <_strtod_l+0xae0>)
 800eb2e:	4616      	mov	r6, r2
 800eb30:	461f      	mov	r7, r3
 800eb32:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800eb36:	e79b      	b.n	800ea70 <_strtod_l+0x988>
 800eb38:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800eb3c:	9b08      	ldr	r3, [sp, #32]
 800eb3e:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800eb42:	2b00      	cmp	r3, #0
 800eb44:	d1c1      	bne.n	800eaca <_strtod_l+0x9e2>
 800eb46:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800eb4a:	0d1b      	lsrs	r3, r3, #20
 800eb4c:	051b      	lsls	r3, r3, #20
 800eb4e:	429d      	cmp	r5, r3
 800eb50:	d1bb      	bne.n	800eaca <_strtod_l+0x9e2>
 800eb52:	4630      	mov	r0, r6
 800eb54:	4639      	mov	r1, r7
 800eb56:	f7f2 fdb3 	bl	80016c0 <__aeabi_d2lz>
 800eb5a:	f7f1 ff2b 	bl	80009b4 <__aeabi_l2d>
 800eb5e:	4602      	mov	r2, r0
 800eb60:	460b      	mov	r3, r1
 800eb62:	4630      	mov	r0, r6
 800eb64:	4639      	mov	r1, r7
 800eb66:	f7f1 fd9b 	bl	80006a0 <__aeabi_dsub>
 800eb6a:	460b      	mov	r3, r1
 800eb6c:	4602      	mov	r2, r0
 800eb6e:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800eb72:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800eb76:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800eb78:	ea46 060a 	orr.w	r6, r6, sl
 800eb7c:	431e      	orrs	r6, r3
 800eb7e:	d06a      	beq.n	800ec56 <_strtod_l+0xb6e>
 800eb80:	a309      	add	r3, pc, #36	@ (adr r3, 800eba8 <_strtod_l+0xac0>)
 800eb82:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eb86:	f7f2 f9b5 	bl	8000ef4 <__aeabi_dcmplt>
 800eb8a:	2800      	cmp	r0, #0
 800eb8c:	f47f acd6 	bne.w	800e53c <_strtod_l+0x454>
 800eb90:	a307      	add	r3, pc, #28	@ (adr r3, 800ebb0 <_strtod_l+0xac8>)
 800eb92:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eb96:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800eb9a:	f7f2 f9c9 	bl	8000f30 <__aeabi_dcmpgt>
 800eb9e:	2800      	cmp	r0, #0
 800eba0:	d093      	beq.n	800eaca <_strtod_l+0x9e2>
 800eba2:	e4cb      	b.n	800e53c <_strtod_l+0x454>
 800eba4:	f3af 8000 	nop.w
 800eba8:	94a03595 	.word	0x94a03595
 800ebac:	3fdfffff 	.word	0x3fdfffff
 800ebb0:	35afe535 	.word	0x35afe535
 800ebb4:	3fe00000 	.word	0x3fe00000
 800ebb8:	39500000 	.word	0x39500000
 800ebbc:	7ff00000 	.word	0x7ff00000
 800ebc0:	000fffff 	.word	0x000fffff
 800ebc4:	7fefffff 	.word	0x7fefffff
 800ebc8:	3ff00000 	.word	0x3ff00000
 800ebcc:	3fe00000 	.word	0x3fe00000
 800ebd0:	7fe00000 	.word	0x7fe00000
 800ebd4:	7c9fffff 	.word	0x7c9fffff
 800ebd8:	bff00000 	.word	0xbff00000
 800ebdc:	9b08      	ldr	r3, [sp, #32]
 800ebde:	b323      	cbz	r3, 800ec2a <_strtod_l+0xb42>
 800ebe0:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800ebe4:	d821      	bhi.n	800ec2a <_strtod_l+0xb42>
 800ebe6:	a328      	add	r3, pc, #160	@ (adr r3, 800ec88 <_strtod_l+0xba0>)
 800ebe8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ebec:	4630      	mov	r0, r6
 800ebee:	4639      	mov	r1, r7
 800ebf0:	f7f2 f98a 	bl	8000f08 <__aeabi_dcmple>
 800ebf4:	b1a0      	cbz	r0, 800ec20 <_strtod_l+0xb38>
 800ebf6:	4639      	mov	r1, r7
 800ebf8:	4630      	mov	r0, r6
 800ebfa:	f7f2 f9e1 	bl	8000fc0 <__aeabi_d2uiz>
 800ebfe:	2801      	cmp	r0, #1
 800ec00:	bf38      	it	cc
 800ec02:	2001      	movcc	r0, #1
 800ec04:	f7f1 fe8a 	bl	800091c <__aeabi_ui2d>
 800ec08:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ec0a:	4606      	mov	r6, r0
 800ec0c:	460f      	mov	r7, r1
 800ec0e:	b9fb      	cbnz	r3, 800ec50 <_strtod_l+0xb68>
 800ec10:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800ec14:	9014      	str	r0, [sp, #80]	@ 0x50
 800ec16:	9315      	str	r3, [sp, #84]	@ 0x54
 800ec18:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800ec1c:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800ec20:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800ec22:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800ec26:	1b5b      	subs	r3, r3, r5
 800ec28:	9311      	str	r3, [sp, #68]	@ 0x44
 800ec2a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800ec2e:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800ec32:	f003 f8b9 	bl	8011da8 <__ulp>
 800ec36:	4602      	mov	r2, r0
 800ec38:	460b      	mov	r3, r1
 800ec3a:	4650      	mov	r0, sl
 800ec3c:	4659      	mov	r1, fp
 800ec3e:	f7f1 fee7 	bl	8000a10 <__aeabi_dmul>
 800ec42:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800ec46:	f7f1 fd2d 	bl	80006a4 <__adddf3>
 800ec4a:	4682      	mov	sl, r0
 800ec4c:	468b      	mov	fp, r1
 800ec4e:	e775      	b.n	800eb3c <_strtod_l+0xa54>
 800ec50:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800ec54:	e7e0      	b.n	800ec18 <_strtod_l+0xb30>
 800ec56:	a30e      	add	r3, pc, #56	@ (adr r3, 800ec90 <_strtod_l+0xba8>)
 800ec58:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ec5c:	f7f2 f94a 	bl	8000ef4 <__aeabi_dcmplt>
 800ec60:	e79d      	b.n	800eb9e <_strtod_l+0xab6>
 800ec62:	2300      	movs	r3, #0
 800ec64:	930e      	str	r3, [sp, #56]	@ 0x38
 800ec66:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800ec68:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800ec6a:	6013      	str	r3, [r2, #0]
 800ec6c:	f7ff ba79 	b.w	800e162 <_strtod_l+0x7a>
 800ec70:	2a65      	cmp	r2, #101	@ 0x65
 800ec72:	f43f ab72 	beq.w	800e35a <_strtod_l+0x272>
 800ec76:	2a45      	cmp	r2, #69	@ 0x45
 800ec78:	f43f ab6f 	beq.w	800e35a <_strtod_l+0x272>
 800ec7c:	2301      	movs	r3, #1
 800ec7e:	f7ff bbaa 	b.w	800e3d6 <_strtod_l+0x2ee>
 800ec82:	bf00      	nop
 800ec84:	f3af 8000 	nop.w
 800ec88:	ffc00000 	.word	0xffc00000
 800ec8c:	41dfffff 	.word	0x41dfffff
 800ec90:	94a03595 	.word	0x94a03595
 800ec94:	3fcfffff 	.word	0x3fcfffff

0800ec98 <_strtod_r>:
 800ec98:	4b01      	ldr	r3, [pc, #4]	@ (800eca0 <_strtod_r+0x8>)
 800ec9a:	f7ff ba25 	b.w	800e0e8 <_strtod_l>
 800ec9e:	bf00      	nop
 800eca0:	20000028 	.word	0x20000028

0800eca4 <strtod_l>:
 800eca4:	4613      	mov	r3, r2
 800eca6:	460a      	mov	r2, r1
 800eca8:	4601      	mov	r1, r0
 800ecaa:	4802      	ldr	r0, [pc, #8]	@ (800ecb4 <strtod_l+0x10>)
 800ecac:	6800      	ldr	r0, [r0, #0]
 800ecae:	f7ff ba1b 	b.w	800e0e8 <_strtod_l>
 800ecb2:	bf00      	nop
 800ecb4:	20000194 	.word	0x20000194

0800ecb8 <strtod>:
 800ecb8:	460a      	mov	r2, r1
 800ecba:	4601      	mov	r1, r0
 800ecbc:	4802      	ldr	r0, [pc, #8]	@ (800ecc8 <strtod+0x10>)
 800ecbe:	4b03      	ldr	r3, [pc, #12]	@ (800eccc <strtod+0x14>)
 800ecc0:	6800      	ldr	r0, [r0, #0]
 800ecc2:	f7ff ba11 	b.w	800e0e8 <_strtod_l>
 800ecc6:	bf00      	nop
 800ecc8:	20000194 	.word	0x20000194
 800eccc:	20000028 	.word	0x20000028

0800ecd0 <strtof_l>:
 800ecd0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ecd4:	4d22      	ldr	r5, [pc, #136]	@ (800ed60 <strtof_l+0x90>)
 800ecd6:	4613      	mov	r3, r2
 800ecd8:	460a      	mov	r2, r1
 800ecda:	4601      	mov	r1, r0
 800ecdc:	6828      	ldr	r0, [r5, #0]
 800ecde:	f7ff fa03 	bl	800e0e8 <_strtod_l>
 800ece2:	4602      	mov	r2, r0
 800ece4:	460b      	mov	r3, r1
 800ece6:	4606      	mov	r6, r0
 800ece8:	460f      	mov	r7, r1
 800ecea:	f7f2 f92b 	bl	8000f44 <__aeabi_dcmpun>
 800ecee:	b168      	cbz	r0, 800ed0c <strtof_l+0x3c>
 800ecf0:	2f00      	cmp	r7, #0
 800ecf2:	481c      	ldr	r0, [pc, #112]	@ (800ed64 <strtof_l+0x94>)
 800ecf4:	da06      	bge.n	800ed04 <strtof_l+0x34>
 800ecf6:	f001 fa2f 	bl	8010158 <nanf>
 800ecfa:	f100 4400 	add.w	r4, r0, #2147483648	@ 0x80000000
 800ecfe:	4620      	mov	r0, r4
 800ed00:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ed04:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ed08:	f001 ba26 	b.w	8010158 <nanf>
 800ed0c:	4639      	mov	r1, r7
 800ed0e:	4630      	mov	r0, r6
 800ed10:	f7f2 f976 	bl	8001000 <__aeabi_d2f>
 800ed14:	f020 4800 	bic.w	r8, r0, #2147483648	@ 0x80000000
 800ed18:	4604      	mov	r4, r0
 800ed1a:	4913      	ldr	r1, [pc, #76]	@ (800ed68 <strtof_l+0x98>)
 800ed1c:	4640      	mov	r0, r8
 800ed1e:	f7f2 fc93 	bl	8001648 <__aeabi_fcmpun>
 800ed22:	2800      	cmp	r0, #0
 800ed24:	d1eb      	bne.n	800ecfe <strtof_l+0x2e>
 800ed26:	4640      	mov	r0, r8
 800ed28:	490f      	ldr	r1, [pc, #60]	@ (800ed68 <strtof_l+0x98>)
 800ed2a:	f7f2 fc6f 	bl	800160c <__aeabi_fcmple>
 800ed2e:	2800      	cmp	r0, #0
 800ed30:	d1e5      	bne.n	800ecfe <strtof_l+0x2e>
 800ed32:	f027 4900 	bic.w	r9, r7, #2147483648	@ 0x80000000
 800ed36:	f04f 32ff 	mov.w	r2, #4294967295
 800ed3a:	4630      	mov	r0, r6
 800ed3c:	4649      	mov	r1, r9
 800ed3e:	4b0b      	ldr	r3, [pc, #44]	@ (800ed6c <strtof_l+0x9c>)
 800ed40:	f7f2 f900 	bl	8000f44 <__aeabi_dcmpun>
 800ed44:	b940      	cbnz	r0, 800ed58 <strtof_l+0x88>
 800ed46:	f04f 32ff 	mov.w	r2, #4294967295
 800ed4a:	4630      	mov	r0, r6
 800ed4c:	4649      	mov	r1, r9
 800ed4e:	4b07      	ldr	r3, [pc, #28]	@ (800ed6c <strtof_l+0x9c>)
 800ed50:	f7f2 f8da 	bl	8000f08 <__aeabi_dcmple>
 800ed54:	2800      	cmp	r0, #0
 800ed56:	d0d2      	beq.n	800ecfe <strtof_l+0x2e>
 800ed58:	2222      	movs	r2, #34	@ 0x22
 800ed5a:	682b      	ldr	r3, [r5, #0]
 800ed5c:	601a      	str	r2, [r3, #0]
 800ed5e:	e7ce      	b.n	800ecfe <strtof_l+0x2e>
 800ed60:	20000194 	.word	0x20000194
 800ed64:	08013c31 	.word	0x08013c31
 800ed68:	7f7fffff 	.word	0x7f7fffff
 800ed6c:	7fefffff 	.word	0x7fefffff

0800ed70 <strtof>:
 800ed70:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ed74:	4d24      	ldr	r5, [pc, #144]	@ (800ee08 <strtof+0x98>)
 800ed76:	460a      	mov	r2, r1
 800ed78:	4b24      	ldr	r3, [pc, #144]	@ (800ee0c <strtof+0x9c>)
 800ed7a:	4601      	mov	r1, r0
 800ed7c:	6828      	ldr	r0, [r5, #0]
 800ed7e:	f7ff f9b3 	bl	800e0e8 <_strtod_l>
 800ed82:	4602      	mov	r2, r0
 800ed84:	460b      	mov	r3, r1
 800ed86:	4606      	mov	r6, r0
 800ed88:	460f      	mov	r7, r1
 800ed8a:	f7f2 f8db 	bl	8000f44 <__aeabi_dcmpun>
 800ed8e:	b168      	cbz	r0, 800edac <strtof+0x3c>
 800ed90:	2f00      	cmp	r7, #0
 800ed92:	481f      	ldr	r0, [pc, #124]	@ (800ee10 <strtof+0xa0>)
 800ed94:	da06      	bge.n	800eda4 <strtof+0x34>
 800ed96:	f001 f9df 	bl	8010158 <nanf>
 800ed9a:	f100 4400 	add.w	r4, r0, #2147483648	@ 0x80000000
 800ed9e:	4620      	mov	r0, r4
 800eda0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800eda4:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800eda8:	f001 b9d6 	b.w	8010158 <nanf>
 800edac:	4639      	mov	r1, r7
 800edae:	4630      	mov	r0, r6
 800edb0:	f7f2 f926 	bl	8001000 <__aeabi_d2f>
 800edb4:	f020 4800 	bic.w	r8, r0, #2147483648	@ 0x80000000
 800edb8:	4604      	mov	r4, r0
 800edba:	4916      	ldr	r1, [pc, #88]	@ (800ee14 <strtof+0xa4>)
 800edbc:	4640      	mov	r0, r8
 800edbe:	f7f2 fc43 	bl	8001648 <__aeabi_fcmpun>
 800edc2:	b9b0      	cbnz	r0, 800edf2 <strtof+0x82>
 800edc4:	4640      	mov	r0, r8
 800edc6:	4913      	ldr	r1, [pc, #76]	@ (800ee14 <strtof+0xa4>)
 800edc8:	f7f2 fc20 	bl	800160c <__aeabi_fcmple>
 800edcc:	b988      	cbnz	r0, 800edf2 <strtof+0x82>
 800edce:	f027 4900 	bic.w	r9, r7, #2147483648	@ 0x80000000
 800edd2:	f04f 32ff 	mov.w	r2, #4294967295
 800edd6:	4630      	mov	r0, r6
 800edd8:	4649      	mov	r1, r9
 800edda:	4b0f      	ldr	r3, [pc, #60]	@ (800ee18 <strtof+0xa8>)
 800eddc:	f7f2 f8b2 	bl	8000f44 <__aeabi_dcmpun>
 800ede0:	b970      	cbnz	r0, 800ee00 <strtof+0x90>
 800ede2:	f04f 32ff 	mov.w	r2, #4294967295
 800ede6:	4630      	mov	r0, r6
 800ede8:	4649      	mov	r1, r9
 800edea:	4b0b      	ldr	r3, [pc, #44]	@ (800ee18 <strtof+0xa8>)
 800edec:	f7f2 f88c 	bl	8000f08 <__aeabi_dcmple>
 800edf0:	b930      	cbnz	r0, 800ee00 <strtof+0x90>
 800edf2:	f014 4fff 	tst.w	r4, #2139095040	@ 0x7f800000
 800edf6:	d1d2      	bne.n	800ed9e <strtof+0x2e>
 800edf8:	4b08      	ldr	r3, [pc, #32]	@ (800ee1c <strtof+0xac>)
 800edfa:	403b      	ands	r3, r7
 800edfc:	2b00      	cmp	r3, #0
 800edfe:	d0ce      	beq.n	800ed9e <strtof+0x2e>
 800ee00:	2222      	movs	r2, #34	@ 0x22
 800ee02:	682b      	ldr	r3, [r5, #0]
 800ee04:	601a      	str	r2, [r3, #0]
 800ee06:	e7ca      	b.n	800ed9e <strtof+0x2e>
 800ee08:	20000194 	.word	0x20000194
 800ee0c:	20000028 	.word	0x20000028
 800ee10:	08013c31 	.word	0x08013c31
 800ee14:	7f7fffff 	.word	0x7f7fffff
 800ee18:	7fefffff 	.word	0x7fefffff
 800ee1c:	7ff00000 	.word	0x7ff00000

0800ee20 <_strtol_l.isra.0>:
 800ee20:	2b24      	cmp	r3, #36	@ 0x24
 800ee22:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ee26:	4686      	mov	lr, r0
 800ee28:	4690      	mov	r8, r2
 800ee2a:	d801      	bhi.n	800ee30 <_strtol_l.isra.0+0x10>
 800ee2c:	2b01      	cmp	r3, #1
 800ee2e:	d106      	bne.n	800ee3e <_strtol_l.isra.0+0x1e>
 800ee30:	f001 f93a 	bl	80100a8 <__errno>
 800ee34:	2316      	movs	r3, #22
 800ee36:	6003      	str	r3, [r0, #0]
 800ee38:	2000      	movs	r0, #0
 800ee3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ee3e:	460d      	mov	r5, r1
 800ee40:	4833      	ldr	r0, [pc, #204]	@ (800ef10 <_strtol_l.isra.0+0xf0>)
 800ee42:	462a      	mov	r2, r5
 800ee44:	f815 4b01 	ldrb.w	r4, [r5], #1
 800ee48:	5d06      	ldrb	r6, [r0, r4]
 800ee4a:	f016 0608 	ands.w	r6, r6, #8
 800ee4e:	d1f8      	bne.n	800ee42 <_strtol_l.isra.0+0x22>
 800ee50:	2c2d      	cmp	r4, #45	@ 0x2d
 800ee52:	d110      	bne.n	800ee76 <_strtol_l.isra.0+0x56>
 800ee54:	2601      	movs	r6, #1
 800ee56:	782c      	ldrb	r4, [r5, #0]
 800ee58:	1c95      	adds	r5, r2, #2
 800ee5a:	f033 0210 	bics.w	r2, r3, #16
 800ee5e:	d115      	bne.n	800ee8c <_strtol_l.isra.0+0x6c>
 800ee60:	2c30      	cmp	r4, #48	@ 0x30
 800ee62:	d10d      	bne.n	800ee80 <_strtol_l.isra.0+0x60>
 800ee64:	782a      	ldrb	r2, [r5, #0]
 800ee66:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800ee6a:	2a58      	cmp	r2, #88	@ 0x58
 800ee6c:	d108      	bne.n	800ee80 <_strtol_l.isra.0+0x60>
 800ee6e:	786c      	ldrb	r4, [r5, #1]
 800ee70:	3502      	adds	r5, #2
 800ee72:	2310      	movs	r3, #16
 800ee74:	e00a      	b.n	800ee8c <_strtol_l.isra.0+0x6c>
 800ee76:	2c2b      	cmp	r4, #43	@ 0x2b
 800ee78:	bf04      	itt	eq
 800ee7a:	782c      	ldrbeq	r4, [r5, #0]
 800ee7c:	1c95      	addeq	r5, r2, #2
 800ee7e:	e7ec      	b.n	800ee5a <_strtol_l.isra.0+0x3a>
 800ee80:	2b00      	cmp	r3, #0
 800ee82:	d1f6      	bne.n	800ee72 <_strtol_l.isra.0+0x52>
 800ee84:	2c30      	cmp	r4, #48	@ 0x30
 800ee86:	bf14      	ite	ne
 800ee88:	230a      	movne	r3, #10
 800ee8a:	2308      	moveq	r3, #8
 800ee8c:	2200      	movs	r2, #0
 800ee8e:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800ee92:	f10c 3cff 	add.w	ip, ip, #4294967295
 800ee96:	fbbc f9f3 	udiv	r9, ip, r3
 800ee9a:	4610      	mov	r0, r2
 800ee9c:	fb03 ca19 	mls	sl, r3, r9, ip
 800eea0:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800eea4:	2f09      	cmp	r7, #9
 800eea6:	d80f      	bhi.n	800eec8 <_strtol_l.isra.0+0xa8>
 800eea8:	463c      	mov	r4, r7
 800eeaa:	42a3      	cmp	r3, r4
 800eeac:	dd1b      	ble.n	800eee6 <_strtol_l.isra.0+0xc6>
 800eeae:	1c57      	adds	r7, r2, #1
 800eeb0:	d007      	beq.n	800eec2 <_strtol_l.isra.0+0xa2>
 800eeb2:	4581      	cmp	r9, r0
 800eeb4:	d314      	bcc.n	800eee0 <_strtol_l.isra.0+0xc0>
 800eeb6:	d101      	bne.n	800eebc <_strtol_l.isra.0+0x9c>
 800eeb8:	45a2      	cmp	sl, r4
 800eeba:	db11      	blt.n	800eee0 <_strtol_l.isra.0+0xc0>
 800eebc:	2201      	movs	r2, #1
 800eebe:	fb00 4003 	mla	r0, r0, r3, r4
 800eec2:	f815 4b01 	ldrb.w	r4, [r5], #1
 800eec6:	e7eb      	b.n	800eea0 <_strtol_l.isra.0+0x80>
 800eec8:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800eecc:	2f19      	cmp	r7, #25
 800eece:	d801      	bhi.n	800eed4 <_strtol_l.isra.0+0xb4>
 800eed0:	3c37      	subs	r4, #55	@ 0x37
 800eed2:	e7ea      	b.n	800eeaa <_strtol_l.isra.0+0x8a>
 800eed4:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800eed8:	2f19      	cmp	r7, #25
 800eeda:	d804      	bhi.n	800eee6 <_strtol_l.isra.0+0xc6>
 800eedc:	3c57      	subs	r4, #87	@ 0x57
 800eede:	e7e4      	b.n	800eeaa <_strtol_l.isra.0+0x8a>
 800eee0:	f04f 32ff 	mov.w	r2, #4294967295
 800eee4:	e7ed      	b.n	800eec2 <_strtol_l.isra.0+0xa2>
 800eee6:	1c53      	adds	r3, r2, #1
 800eee8:	d108      	bne.n	800eefc <_strtol_l.isra.0+0xdc>
 800eeea:	2322      	movs	r3, #34	@ 0x22
 800eeec:	4660      	mov	r0, ip
 800eeee:	f8ce 3000 	str.w	r3, [lr]
 800eef2:	f1b8 0f00 	cmp.w	r8, #0
 800eef6:	d0a0      	beq.n	800ee3a <_strtol_l.isra.0+0x1a>
 800eef8:	1e69      	subs	r1, r5, #1
 800eefa:	e006      	b.n	800ef0a <_strtol_l.isra.0+0xea>
 800eefc:	b106      	cbz	r6, 800ef00 <_strtol_l.isra.0+0xe0>
 800eefe:	4240      	negs	r0, r0
 800ef00:	f1b8 0f00 	cmp.w	r8, #0
 800ef04:	d099      	beq.n	800ee3a <_strtol_l.isra.0+0x1a>
 800ef06:	2a00      	cmp	r2, #0
 800ef08:	d1f6      	bne.n	800eef8 <_strtol_l.isra.0+0xd8>
 800ef0a:	f8c8 1000 	str.w	r1, [r8]
 800ef0e:	e794      	b.n	800ee3a <_strtol_l.isra.0+0x1a>
 800ef10:	08013c89 	.word	0x08013c89

0800ef14 <_strtol_r>:
 800ef14:	f7ff bf84 	b.w	800ee20 <_strtol_l.isra.0>

0800ef18 <strtol_l>:
 800ef18:	4613      	mov	r3, r2
 800ef1a:	460a      	mov	r2, r1
 800ef1c:	4601      	mov	r1, r0
 800ef1e:	4802      	ldr	r0, [pc, #8]	@ (800ef28 <strtol_l+0x10>)
 800ef20:	6800      	ldr	r0, [r0, #0]
 800ef22:	f7ff bf7d 	b.w	800ee20 <_strtol_l.isra.0>
 800ef26:	bf00      	nop
 800ef28:	20000194 	.word	0x20000194

0800ef2c <strtol>:
 800ef2c:	4613      	mov	r3, r2
 800ef2e:	460a      	mov	r2, r1
 800ef30:	4601      	mov	r1, r0
 800ef32:	4802      	ldr	r0, [pc, #8]	@ (800ef3c <strtol+0x10>)
 800ef34:	6800      	ldr	r0, [r0, #0]
 800ef36:	f7ff bf73 	b.w	800ee20 <_strtol_l.isra.0>
 800ef3a:	bf00      	nop
 800ef3c:	20000194 	.word	0x20000194

0800ef40 <__cvt>:
 800ef40:	2b00      	cmp	r3, #0
 800ef42:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ef46:	461d      	mov	r5, r3
 800ef48:	bfbb      	ittet	lt
 800ef4a:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 800ef4e:	461d      	movlt	r5, r3
 800ef50:	2300      	movge	r3, #0
 800ef52:	232d      	movlt	r3, #45	@ 0x2d
 800ef54:	b088      	sub	sp, #32
 800ef56:	4614      	mov	r4, r2
 800ef58:	bfb8      	it	lt
 800ef5a:	4614      	movlt	r4, r2
 800ef5c:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800ef5e:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 800ef60:	7013      	strb	r3, [r2, #0]
 800ef62:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800ef64:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 800ef68:	f023 0820 	bic.w	r8, r3, #32
 800ef6c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800ef70:	d005      	beq.n	800ef7e <__cvt+0x3e>
 800ef72:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800ef76:	d100      	bne.n	800ef7a <__cvt+0x3a>
 800ef78:	3601      	adds	r6, #1
 800ef7a:	2302      	movs	r3, #2
 800ef7c:	e000      	b.n	800ef80 <__cvt+0x40>
 800ef7e:	2303      	movs	r3, #3
 800ef80:	aa07      	add	r2, sp, #28
 800ef82:	9204      	str	r2, [sp, #16]
 800ef84:	aa06      	add	r2, sp, #24
 800ef86:	e9cd a202 	strd	sl, r2, [sp, #8]
 800ef8a:	e9cd 3600 	strd	r3, r6, [sp]
 800ef8e:	4622      	mov	r2, r4
 800ef90:	462b      	mov	r3, r5
 800ef92:	f001 f96d 	bl	8010270 <_dtoa_r>
 800ef96:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800ef9a:	4607      	mov	r7, r0
 800ef9c:	d119      	bne.n	800efd2 <__cvt+0x92>
 800ef9e:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800efa0:	07db      	lsls	r3, r3, #31
 800efa2:	d50e      	bpl.n	800efc2 <__cvt+0x82>
 800efa4:	eb00 0906 	add.w	r9, r0, r6
 800efa8:	2200      	movs	r2, #0
 800efaa:	2300      	movs	r3, #0
 800efac:	4620      	mov	r0, r4
 800efae:	4629      	mov	r1, r5
 800efb0:	f7f1 ff96 	bl	8000ee0 <__aeabi_dcmpeq>
 800efb4:	b108      	cbz	r0, 800efba <__cvt+0x7a>
 800efb6:	f8cd 901c 	str.w	r9, [sp, #28]
 800efba:	2230      	movs	r2, #48	@ 0x30
 800efbc:	9b07      	ldr	r3, [sp, #28]
 800efbe:	454b      	cmp	r3, r9
 800efc0:	d31e      	bcc.n	800f000 <__cvt+0xc0>
 800efc2:	4638      	mov	r0, r7
 800efc4:	9b07      	ldr	r3, [sp, #28]
 800efc6:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800efc8:	1bdb      	subs	r3, r3, r7
 800efca:	6013      	str	r3, [r2, #0]
 800efcc:	b008      	add	sp, #32
 800efce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800efd2:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800efd6:	eb00 0906 	add.w	r9, r0, r6
 800efda:	d1e5      	bne.n	800efa8 <__cvt+0x68>
 800efdc:	7803      	ldrb	r3, [r0, #0]
 800efde:	2b30      	cmp	r3, #48	@ 0x30
 800efe0:	d10a      	bne.n	800eff8 <__cvt+0xb8>
 800efe2:	2200      	movs	r2, #0
 800efe4:	2300      	movs	r3, #0
 800efe6:	4620      	mov	r0, r4
 800efe8:	4629      	mov	r1, r5
 800efea:	f7f1 ff79 	bl	8000ee0 <__aeabi_dcmpeq>
 800efee:	b918      	cbnz	r0, 800eff8 <__cvt+0xb8>
 800eff0:	f1c6 0601 	rsb	r6, r6, #1
 800eff4:	f8ca 6000 	str.w	r6, [sl]
 800eff8:	f8da 3000 	ldr.w	r3, [sl]
 800effc:	4499      	add	r9, r3
 800effe:	e7d3      	b.n	800efa8 <__cvt+0x68>
 800f000:	1c59      	adds	r1, r3, #1
 800f002:	9107      	str	r1, [sp, #28]
 800f004:	701a      	strb	r2, [r3, #0]
 800f006:	e7d9      	b.n	800efbc <__cvt+0x7c>

0800f008 <__exponent>:
 800f008:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800f00a:	2900      	cmp	r1, #0
 800f00c:	bfb6      	itet	lt
 800f00e:	232d      	movlt	r3, #45	@ 0x2d
 800f010:	232b      	movge	r3, #43	@ 0x2b
 800f012:	4249      	neglt	r1, r1
 800f014:	2909      	cmp	r1, #9
 800f016:	7002      	strb	r2, [r0, #0]
 800f018:	7043      	strb	r3, [r0, #1]
 800f01a:	dd29      	ble.n	800f070 <__exponent+0x68>
 800f01c:	f10d 0307 	add.w	r3, sp, #7
 800f020:	461d      	mov	r5, r3
 800f022:	270a      	movs	r7, #10
 800f024:	fbb1 f6f7 	udiv	r6, r1, r7
 800f028:	461a      	mov	r2, r3
 800f02a:	fb07 1416 	mls	r4, r7, r6, r1
 800f02e:	3430      	adds	r4, #48	@ 0x30
 800f030:	f802 4c01 	strb.w	r4, [r2, #-1]
 800f034:	460c      	mov	r4, r1
 800f036:	2c63      	cmp	r4, #99	@ 0x63
 800f038:	4631      	mov	r1, r6
 800f03a:	f103 33ff 	add.w	r3, r3, #4294967295
 800f03e:	dcf1      	bgt.n	800f024 <__exponent+0x1c>
 800f040:	3130      	adds	r1, #48	@ 0x30
 800f042:	1e94      	subs	r4, r2, #2
 800f044:	f803 1c01 	strb.w	r1, [r3, #-1]
 800f048:	4623      	mov	r3, r4
 800f04a:	1c41      	adds	r1, r0, #1
 800f04c:	42ab      	cmp	r3, r5
 800f04e:	d30a      	bcc.n	800f066 <__exponent+0x5e>
 800f050:	f10d 0309 	add.w	r3, sp, #9
 800f054:	1a9b      	subs	r3, r3, r2
 800f056:	42ac      	cmp	r4, r5
 800f058:	bf88      	it	hi
 800f05a:	2300      	movhi	r3, #0
 800f05c:	3302      	adds	r3, #2
 800f05e:	4403      	add	r3, r0
 800f060:	1a18      	subs	r0, r3, r0
 800f062:	b003      	add	sp, #12
 800f064:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f066:	f813 6b01 	ldrb.w	r6, [r3], #1
 800f06a:	f801 6f01 	strb.w	r6, [r1, #1]!
 800f06e:	e7ed      	b.n	800f04c <__exponent+0x44>
 800f070:	2330      	movs	r3, #48	@ 0x30
 800f072:	3130      	adds	r1, #48	@ 0x30
 800f074:	7083      	strb	r3, [r0, #2]
 800f076:	70c1      	strb	r1, [r0, #3]
 800f078:	1d03      	adds	r3, r0, #4
 800f07a:	e7f1      	b.n	800f060 <__exponent+0x58>

0800f07c <_printf_float>:
 800f07c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f080:	b091      	sub	sp, #68	@ 0x44
 800f082:	460c      	mov	r4, r1
 800f084:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 800f088:	4616      	mov	r6, r2
 800f08a:	461f      	mov	r7, r3
 800f08c:	4605      	mov	r5, r0
 800f08e:	f000 ff5f 	bl	800ff50 <_localeconv_r>
 800f092:	6803      	ldr	r3, [r0, #0]
 800f094:	4618      	mov	r0, r3
 800f096:	9308      	str	r3, [sp, #32]
 800f098:	f7f1 f918 	bl	80002cc <strlen>
 800f09c:	2300      	movs	r3, #0
 800f09e:	930e      	str	r3, [sp, #56]	@ 0x38
 800f0a0:	f8d8 3000 	ldr.w	r3, [r8]
 800f0a4:	9009      	str	r0, [sp, #36]	@ 0x24
 800f0a6:	3307      	adds	r3, #7
 800f0a8:	f023 0307 	bic.w	r3, r3, #7
 800f0ac:	f103 0208 	add.w	r2, r3, #8
 800f0b0:	f894 a018 	ldrb.w	sl, [r4, #24]
 800f0b4:	f8d4 b000 	ldr.w	fp, [r4]
 800f0b8:	f8c8 2000 	str.w	r2, [r8]
 800f0bc:	e9d3 8900 	ldrd	r8, r9, [r3]
 800f0c0:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800f0c4:	930b      	str	r3, [sp, #44]	@ 0x2c
 800f0c6:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 800f0ca:	f04f 32ff 	mov.w	r2, #4294967295
 800f0ce:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800f0d2:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800f0d6:	4b9c      	ldr	r3, [pc, #624]	@ (800f348 <_printf_float+0x2cc>)
 800f0d8:	f7f1 ff34 	bl	8000f44 <__aeabi_dcmpun>
 800f0dc:	bb70      	cbnz	r0, 800f13c <_printf_float+0xc0>
 800f0de:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800f0e2:	f04f 32ff 	mov.w	r2, #4294967295
 800f0e6:	4b98      	ldr	r3, [pc, #608]	@ (800f348 <_printf_float+0x2cc>)
 800f0e8:	f7f1 ff0e 	bl	8000f08 <__aeabi_dcmple>
 800f0ec:	bb30      	cbnz	r0, 800f13c <_printf_float+0xc0>
 800f0ee:	2200      	movs	r2, #0
 800f0f0:	2300      	movs	r3, #0
 800f0f2:	4640      	mov	r0, r8
 800f0f4:	4649      	mov	r1, r9
 800f0f6:	f7f1 fefd 	bl	8000ef4 <__aeabi_dcmplt>
 800f0fa:	b110      	cbz	r0, 800f102 <_printf_float+0x86>
 800f0fc:	232d      	movs	r3, #45	@ 0x2d
 800f0fe:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800f102:	4a92      	ldr	r2, [pc, #584]	@ (800f34c <_printf_float+0x2d0>)
 800f104:	4b92      	ldr	r3, [pc, #584]	@ (800f350 <_printf_float+0x2d4>)
 800f106:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800f10a:	bf8c      	ite	hi
 800f10c:	4690      	movhi	r8, r2
 800f10e:	4698      	movls	r8, r3
 800f110:	2303      	movs	r3, #3
 800f112:	f04f 0900 	mov.w	r9, #0
 800f116:	6123      	str	r3, [r4, #16]
 800f118:	f02b 0304 	bic.w	r3, fp, #4
 800f11c:	6023      	str	r3, [r4, #0]
 800f11e:	4633      	mov	r3, r6
 800f120:	4621      	mov	r1, r4
 800f122:	4628      	mov	r0, r5
 800f124:	9700      	str	r7, [sp, #0]
 800f126:	aa0f      	add	r2, sp, #60	@ 0x3c
 800f128:	f000 f9d4 	bl	800f4d4 <_printf_common>
 800f12c:	3001      	adds	r0, #1
 800f12e:	f040 8090 	bne.w	800f252 <_printf_float+0x1d6>
 800f132:	f04f 30ff 	mov.w	r0, #4294967295
 800f136:	b011      	add	sp, #68	@ 0x44
 800f138:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f13c:	4642      	mov	r2, r8
 800f13e:	464b      	mov	r3, r9
 800f140:	4640      	mov	r0, r8
 800f142:	4649      	mov	r1, r9
 800f144:	f7f1 fefe 	bl	8000f44 <__aeabi_dcmpun>
 800f148:	b148      	cbz	r0, 800f15e <_printf_float+0xe2>
 800f14a:	464b      	mov	r3, r9
 800f14c:	2b00      	cmp	r3, #0
 800f14e:	bfb8      	it	lt
 800f150:	232d      	movlt	r3, #45	@ 0x2d
 800f152:	4a80      	ldr	r2, [pc, #512]	@ (800f354 <_printf_float+0x2d8>)
 800f154:	bfb8      	it	lt
 800f156:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800f15a:	4b7f      	ldr	r3, [pc, #508]	@ (800f358 <_printf_float+0x2dc>)
 800f15c:	e7d3      	b.n	800f106 <_printf_float+0x8a>
 800f15e:	6863      	ldr	r3, [r4, #4]
 800f160:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 800f164:	1c5a      	adds	r2, r3, #1
 800f166:	d13f      	bne.n	800f1e8 <_printf_float+0x16c>
 800f168:	2306      	movs	r3, #6
 800f16a:	6063      	str	r3, [r4, #4]
 800f16c:	2200      	movs	r2, #0
 800f16e:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 800f172:	6023      	str	r3, [r4, #0]
 800f174:	9206      	str	r2, [sp, #24]
 800f176:	aa0e      	add	r2, sp, #56	@ 0x38
 800f178:	e9cd a204 	strd	sl, r2, [sp, #16]
 800f17c:	aa0d      	add	r2, sp, #52	@ 0x34
 800f17e:	9203      	str	r2, [sp, #12]
 800f180:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 800f184:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800f188:	6863      	ldr	r3, [r4, #4]
 800f18a:	4642      	mov	r2, r8
 800f18c:	9300      	str	r3, [sp, #0]
 800f18e:	4628      	mov	r0, r5
 800f190:	464b      	mov	r3, r9
 800f192:	910a      	str	r1, [sp, #40]	@ 0x28
 800f194:	f7ff fed4 	bl	800ef40 <__cvt>
 800f198:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800f19a:	4680      	mov	r8, r0
 800f19c:	2947      	cmp	r1, #71	@ 0x47
 800f19e:	990d      	ldr	r1, [sp, #52]	@ 0x34
 800f1a0:	d128      	bne.n	800f1f4 <_printf_float+0x178>
 800f1a2:	1cc8      	adds	r0, r1, #3
 800f1a4:	db02      	blt.n	800f1ac <_printf_float+0x130>
 800f1a6:	6863      	ldr	r3, [r4, #4]
 800f1a8:	4299      	cmp	r1, r3
 800f1aa:	dd40      	ble.n	800f22e <_printf_float+0x1b2>
 800f1ac:	f1aa 0a02 	sub.w	sl, sl, #2
 800f1b0:	fa5f fa8a 	uxtb.w	sl, sl
 800f1b4:	4652      	mov	r2, sl
 800f1b6:	3901      	subs	r1, #1
 800f1b8:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800f1bc:	910d      	str	r1, [sp, #52]	@ 0x34
 800f1be:	f7ff ff23 	bl	800f008 <__exponent>
 800f1c2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800f1c4:	4681      	mov	r9, r0
 800f1c6:	1813      	adds	r3, r2, r0
 800f1c8:	2a01      	cmp	r2, #1
 800f1ca:	6123      	str	r3, [r4, #16]
 800f1cc:	dc02      	bgt.n	800f1d4 <_printf_float+0x158>
 800f1ce:	6822      	ldr	r2, [r4, #0]
 800f1d0:	07d2      	lsls	r2, r2, #31
 800f1d2:	d501      	bpl.n	800f1d8 <_printf_float+0x15c>
 800f1d4:	3301      	adds	r3, #1
 800f1d6:	6123      	str	r3, [r4, #16]
 800f1d8:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 800f1dc:	2b00      	cmp	r3, #0
 800f1de:	d09e      	beq.n	800f11e <_printf_float+0xa2>
 800f1e0:	232d      	movs	r3, #45	@ 0x2d
 800f1e2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800f1e6:	e79a      	b.n	800f11e <_printf_float+0xa2>
 800f1e8:	2947      	cmp	r1, #71	@ 0x47
 800f1ea:	d1bf      	bne.n	800f16c <_printf_float+0xf0>
 800f1ec:	2b00      	cmp	r3, #0
 800f1ee:	d1bd      	bne.n	800f16c <_printf_float+0xf0>
 800f1f0:	2301      	movs	r3, #1
 800f1f2:	e7ba      	b.n	800f16a <_printf_float+0xee>
 800f1f4:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800f1f8:	d9dc      	bls.n	800f1b4 <_printf_float+0x138>
 800f1fa:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800f1fe:	d118      	bne.n	800f232 <_printf_float+0x1b6>
 800f200:	2900      	cmp	r1, #0
 800f202:	6863      	ldr	r3, [r4, #4]
 800f204:	dd0b      	ble.n	800f21e <_printf_float+0x1a2>
 800f206:	6121      	str	r1, [r4, #16]
 800f208:	b913      	cbnz	r3, 800f210 <_printf_float+0x194>
 800f20a:	6822      	ldr	r2, [r4, #0]
 800f20c:	07d0      	lsls	r0, r2, #31
 800f20e:	d502      	bpl.n	800f216 <_printf_float+0x19a>
 800f210:	3301      	adds	r3, #1
 800f212:	440b      	add	r3, r1
 800f214:	6123      	str	r3, [r4, #16]
 800f216:	f04f 0900 	mov.w	r9, #0
 800f21a:	65a1      	str	r1, [r4, #88]	@ 0x58
 800f21c:	e7dc      	b.n	800f1d8 <_printf_float+0x15c>
 800f21e:	b913      	cbnz	r3, 800f226 <_printf_float+0x1aa>
 800f220:	6822      	ldr	r2, [r4, #0]
 800f222:	07d2      	lsls	r2, r2, #31
 800f224:	d501      	bpl.n	800f22a <_printf_float+0x1ae>
 800f226:	3302      	adds	r3, #2
 800f228:	e7f4      	b.n	800f214 <_printf_float+0x198>
 800f22a:	2301      	movs	r3, #1
 800f22c:	e7f2      	b.n	800f214 <_printf_float+0x198>
 800f22e:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800f232:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800f234:	4299      	cmp	r1, r3
 800f236:	db05      	blt.n	800f244 <_printf_float+0x1c8>
 800f238:	6823      	ldr	r3, [r4, #0]
 800f23a:	6121      	str	r1, [r4, #16]
 800f23c:	07d8      	lsls	r0, r3, #31
 800f23e:	d5ea      	bpl.n	800f216 <_printf_float+0x19a>
 800f240:	1c4b      	adds	r3, r1, #1
 800f242:	e7e7      	b.n	800f214 <_printf_float+0x198>
 800f244:	2900      	cmp	r1, #0
 800f246:	bfcc      	ite	gt
 800f248:	2201      	movgt	r2, #1
 800f24a:	f1c1 0202 	rsble	r2, r1, #2
 800f24e:	4413      	add	r3, r2
 800f250:	e7e0      	b.n	800f214 <_printf_float+0x198>
 800f252:	6823      	ldr	r3, [r4, #0]
 800f254:	055a      	lsls	r2, r3, #21
 800f256:	d407      	bmi.n	800f268 <_printf_float+0x1ec>
 800f258:	6923      	ldr	r3, [r4, #16]
 800f25a:	4642      	mov	r2, r8
 800f25c:	4631      	mov	r1, r6
 800f25e:	4628      	mov	r0, r5
 800f260:	47b8      	blx	r7
 800f262:	3001      	adds	r0, #1
 800f264:	d12b      	bne.n	800f2be <_printf_float+0x242>
 800f266:	e764      	b.n	800f132 <_printf_float+0xb6>
 800f268:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800f26c:	f240 80dc 	bls.w	800f428 <_printf_float+0x3ac>
 800f270:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800f274:	2200      	movs	r2, #0
 800f276:	2300      	movs	r3, #0
 800f278:	f7f1 fe32 	bl	8000ee0 <__aeabi_dcmpeq>
 800f27c:	2800      	cmp	r0, #0
 800f27e:	d033      	beq.n	800f2e8 <_printf_float+0x26c>
 800f280:	2301      	movs	r3, #1
 800f282:	4631      	mov	r1, r6
 800f284:	4628      	mov	r0, r5
 800f286:	4a35      	ldr	r2, [pc, #212]	@ (800f35c <_printf_float+0x2e0>)
 800f288:	47b8      	blx	r7
 800f28a:	3001      	adds	r0, #1
 800f28c:	f43f af51 	beq.w	800f132 <_printf_float+0xb6>
 800f290:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 800f294:	4543      	cmp	r3, r8
 800f296:	db02      	blt.n	800f29e <_printf_float+0x222>
 800f298:	6823      	ldr	r3, [r4, #0]
 800f29a:	07d8      	lsls	r0, r3, #31
 800f29c:	d50f      	bpl.n	800f2be <_printf_float+0x242>
 800f29e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800f2a2:	4631      	mov	r1, r6
 800f2a4:	4628      	mov	r0, r5
 800f2a6:	47b8      	blx	r7
 800f2a8:	3001      	adds	r0, #1
 800f2aa:	f43f af42 	beq.w	800f132 <_printf_float+0xb6>
 800f2ae:	f04f 0900 	mov.w	r9, #0
 800f2b2:	f108 38ff 	add.w	r8, r8, #4294967295
 800f2b6:	f104 0a1a 	add.w	sl, r4, #26
 800f2ba:	45c8      	cmp	r8, r9
 800f2bc:	dc09      	bgt.n	800f2d2 <_printf_float+0x256>
 800f2be:	6823      	ldr	r3, [r4, #0]
 800f2c0:	079b      	lsls	r3, r3, #30
 800f2c2:	f100 8102 	bmi.w	800f4ca <_printf_float+0x44e>
 800f2c6:	68e0      	ldr	r0, [r4, #12]
 800f2c8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f2ca:	4298      	cmp	r0, r3
 800f2cc:	bfb8      	it	lt
 800f2ce:	4618      	movlt	r0, r3
 800f2d0:	e731      	b.n	800f136 <_printf_float+0xba>
 800f2d2:	2301      	movs	r3, #1
 800f2d4:	4652      	mov	r2, sl
 800f2d6:	4631      	mov	r1, r6
 800f2d8:	4628      	mov	r0, r5
 800f2da:	47b8      	blx	r7
 800f2dc:	3001      	adds	r0, #1
 800f2de:	f43f af28 	beq.w	800f132 <_printf_float+0xb6>
 800f2e2:	f109 0901 	add.w	r9, r9, #1
 800f2e6:	e7e8      	b.n	800f2ba <_printf_float+0x23e>
 800f2e8:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800f2ea:	2b00      	cmp	r3, #0
 800f2ec:	dc38      	bgt.n	800f360 <_printf_float+0x2e4>
 800f2ee:	2301      	movs	r3, #1
 800f2f0:	4631      	mov	r1, r6
 800f2f2:	4628      	mov	r0, r5
 800f2f4:	4a19      	ldr	r2, [pc, #100]	@ (800f35c <_printf_float+0x2e0>)
 800f2f6:	47b8      	blx	r7
 800f2f8:	3001      	adds	r0, #1
 800f2fa:	f43f af1a 	beq.w	800f132 <_printf_float+0xb6>
 800f2fe:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 800f302:	ea59 0303 	orrs.w	r3, r9, r3
 800f306:	d102      	bne.n	800f30e <_printf_float+0x292>
 800f308:	6823      	ldr	r3, [r4, #0]
 800f30a:	07d9      	lsls	r1, r3, #31
 800f30c:	d5d7      	bpl.n	800f2be <_printf_float+0x242>
 800f30e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800f312:	4631      	mov	r1, r6
 800f314:	4628      	mov	r0, r5
 800f316:	47b8      	blx	r7
 800f318:	3001      	adds	r0, #1
 800f31a:	f43f af0a 	beq.w	800f132 <_printf_float+0xb6>
 800f31e:	f04f 0a00 	mov.w	sl, #0
 800f322:	f104 0b1a 	add.w	fp, r4, #26
 800f326:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800f328:	425b      	negs	r3, r3
 800f32a:	4553      	cmp	r3, sl
 800f32c:	dc01      	bgt.n	800f332 <_printf_float+0x2b6>
 800f32e:	464b      	mov	r3, r9
 800f330:	e793      	b.n	800f25a <_printf_float+0x1de>
 800f332:	2301      	movs	r3, #1
 800f334:	465a      	mov	r2, fp
 800f336:	4631      	mov	r1, r6
 800f338:	4628      	mov	r0, r5
 800f33a:	47b8      	blx	r7
 800f33c:	3001      	adds	r0, #1
 800f33e:	f43f aef8 	beq.w	800f132 <_printf_float+0xb6>
 800f342:	f10a 0a01 	add.w	sl, sl, #1
 800f346:	e7ee      	b.n	800f326 <_printf_float+0x2aa>
 800f348:	7fefffff 	.word	0x7fefffff
 800f34c:	08013a4e 	.word	0x08013a4e
 800f350:	08013a4a 	.word	0x08013a4a
 800f354:	08013a56 	.word	0x08013a56
 800f358:	08013a52 	.word	0x08013a52
 800f35c:	08013bf1 	.word	0x08013bf1
 800f360:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800f362:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 800f366:	4553      	cmp	r3, sl
 800f368:	bfa8      	it	ge
 800f36a:	4653      	movge	r3, sl
 800f36c:	2b00      	cmp	r3, #0
 800f36e:	4699      	mov	r9, r3
 800f370:	dc36      	bgt.n	800f3e0 <_printf_float+0x364>
 800f372:	f04f 0b00 	mov.w	fp, #0
 800f376:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800f37a:	f104 021a 	add.w	r2, r4, #26
 800f37e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800f380:	930a      	str	r3, [sp, #40]	@ 0x28
 800f382:	eba3 0309 	sub.w	r3, r3, r9
 800f386:	455b      	cmp	r3, fp
 800f388:	dc31      	bgt.n	800f3ee <_printf_float+0x372>
 800f38a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800f38c:	459a      	cmp	sl, r3
 800f38e:	dc3a      	bgt.n	800f406 <_printf_float+0x38a>
 800f390:	6823      	ldr	r3, [r4, #0]
 800f392:	07da      	lsls	r2, r3, #31
 800f394:	d437      	bmi.n	800f406 <_printf_float+0x38a>
 800f396:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800f398:	ebaa 0903 	sub.w	r9, sl, r3
 800f39c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f39e:	ebaa 0303 	sub.w	r3, sl, r3
 800f3a2:	4599      	cmp	r9, r3
 800f3a4:	bfa8      	it	ge
 800f3a6:	4699      	movge	r9, r3
 800f3a8:	f1b9 0f00 	cmp.w	r9, #0
 800f3ac:	dc33      	bgt.n	800f416 <_printf_float+0x39a>
 800f3ae:	f04f 0800 	mov.w	r8, #0
 800f3b2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800f3b6:	f104 0b1a 	add.w	fp, r4, #26
 800f3ba:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800f3bc:	ebaa 0303 	sub.w	r3, sl, r3
 800f3c0:	eba3 0309 	sub.w	r3, r3, r9
 800f3c4:	4543      	cmp	r3, r8
 800f3c6:	f77f af7a 	ble.w	800f2be <_printf_float+0x242>
 800f3ca:	2301      	movs	r3, #1
 800f3cc:	465a      	mov	r2, fp
 800f3ce:	4631      	mov	r1, r6
 800f3d0:	4628      	mov	r0, r5
 800f3d2:	47b8      	blx	r7
 800f3d4:	3001      	adds	r0, #1
 800f3d6:	f43f aeac 	beq.w	800f132 <_printf_float+0xb6>
 800f3da:	f108 0801 	add.w	r8, r8, #1
 800f3de:	e7ec      	b.n	800f3ba <_printf_float+0x33e>
 800f3e0:	4642      	mov	r2, r8
 800f3e2:	4631      	mov	r1, r6
 800f3e4:	4628      	mov	r0, r5
 800f3e6:	47b8      	blx	r7
 800f3e8:	3001      	adds	r0, #1
 800f3ea:	d1c2      	bne.n	800f372 <_printf_float+0x2f6>
 800f3ec:	e6a1      	b.n	800f132 <_printf_float+0xb6>
 800f3ee:	2301      	movs	r3, #1
 800f3f0:	4631      	mov	r1, r6
 800f3f2:	4628      	mov	r0, r5
 800f3f4:	920a      	str	r2, [sp, #40]	@ 0x28
 800f3f6:	47b8      	blx	r7
 800f3f8:	3001      	adds	r0, #1
 800f3fa:	f43f ae9a 	beq.w	800f132 <_printf_float+0xb6>
 800f3fe:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800f400:	f10b 0b01 	add.w	fp, fp, #1
 800f404:	e7bb      	b.n	800f37e <_printf_float+0x302>
 800f406:	4631      	mov	r1, r6
 800f408:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800f40c:	4628      	mov	r0, r5
 800f40e:	47b8      	blx	r7
 800f410:	3001      	adds	r0, #1
 800f412:	d1c0      	bne.n	800f396 <_printf_float+0x31a>
 800f414:	e68d      	b.n	800f132 <_printf_float+0xb6>
 800f416:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800f418:	464b      	mov	r3, r9
 800f41a:	4631      	mov	r1, r6
 800f41c:	4628      	mov	r0, r5
 800f41e:	4442      	add	r2, r8
 800f420:	47b8      	blx	r7
 800f422:	3001      	adds	r0, #1
 800f424:	d1c3      	bne.n	800f3ae <_printf_float+0x332>
 800f426:	e684      	b.n	800f132 <_printf_float+0xb6>
 800f428:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 800f42c:	f1ba 0f01 	cmp.w	sl, #1
 800f430:	dc01      	bgt.n	800f436 <_printf_float+0x3ba>
 800f432:	07db      	lsls	r3, r3, #31
 800f434:	d536      	bpl.n	800f4a4 <_printf_float+0x428>
 800f436:	2301      	movs	r3, #1
 800f438:	4642      	mov	r2, r8
 800f43a:	4631      	mov	r1, r6
 800f43c:	4628      	mov	r0, r5
 800f43e:	47b8      	blx	r7
 800f440:	3001      	adds	r0, #1
 800f442:	f43f ae76 	beq.w	800f132 <_printf_float+0xb6>
 800f446:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800f44a:	4631      	mov	r1, r6
 800f44c:	4628      	mov	r0, r5
 800f44e:	47b8      	blx	r7
 800f450:	3001      	adds	r0, #1
 800f452:	f43f ae6e 	beq.w	800f132 <_printf_float+0xb6>
 800f456:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800f45a:	2200      	movs	r2, #0
 800f45c:	2300      	movs	r3, #0
 800f45e:	f10a 3aff 	add.w	sl, sl, #4294967295
 800f462:	f7f1 fd3d 	bl	8000ee0 <__aeabi_dcmpeq>
 800f466:	b9c0      	cbnz	r0, 800f49a <_printf_float+0x41e>
 800f468:	4653      	mov	r3, sl
 800f46a:	f108 0201 	add.w	r2, r8, #1
 800f46e:	4631      	mov	r1, r6
 800f470:	4628      	mov	r0, r5
 800f472:	47b8      	blx	r7
 800f474:	3001      	adds	r0, #1
 800f476:	d10c      	bne.n	800f492 <_printf_float+0x416>
 800f478:	e65b      	b.n	800f132 <_printf_float+0xb6>
 800f47a:	2301      	movs	r3, #1
 800f47c:	465a      	mov	r2, fp
 800f47e:	4631      	mov	r1, r6
 800f480:	4628      	mov	r0, r5
 800f482:	47b8      	blx	r7
 800f484:	3001      	adds	r0, #1
 800f486:	f43f ae54 	beq.w	800f132 <_printf_float+0xb6>
 800f48a:	f108 0801 	add.w	r8, r8, #1
 800f48e:	45d0      	cmp	r8, sl
 800f490:	dbf3      	blt.n	800f47a <_printf_float+0x3fe>
 800f492:	464b      	mov	r3, r9
 800f494:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800f498:	e6e0      	b.n	800f25c <_printf_float+0x1e0>
 800f49a:	f04f 0800 	mov.w	r8, #0
 800f49e:	f104 0b1a 	add.w	fp, r4, #26
 800f4a2:	e7f4      	b.n	800f48e <_printf_float+0x412>
 800f4a4:	2301      	movs	r3, #1
 800f4a6:	4642      	mov	r2, r8
 800f4a8:	e7e1      	b.n	800f46e <_printf_float+0x3f2>
 800f4aa:	2301      	movs	r3, #1
 800f4ac:	464a      	mov	r2, r9
 800f4ae:	4631      	mov	r1, r6
 800f4b0:	4628      	mov	r0, r5
 800f4b2:	47b8      	blx	r7
 800f4b4:	3001      	adds	r0, #1
 800f4b6:	f43f ae3c 	beq.w	800f132 <_printf_float+0xb6>
 800f4ba:	f108 0801 	add.w	r8, r8, #1
 800f4be:	68e3      	ldr	r3, [r4, #12]
 800f4c0:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800f4c2:	1a5b      	subs	r3, r3, r1
 800f4c4:	4543      	cmp	r3, r8
 800f4c6:	dcf0      	bgt.n	800f4aa <_printf_float+0x42e>
 800f4c8:	e6fd      	b.n	800f2c6 <_printf_float+0x24a>
 800f4ca:	f04f 0800 	mov.w	r8, #0
 800f4ce:	f104 0919 	add.w	r9, r4, #25
 800f4d2:	e7f4      	b.n	800f4be <_printf_float+0x442>

0800f4d4 <_printf_common>:
 800f4d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f4d8:	4616      	mov	r6, r2
 800f4da:	4698      	mov	r8, r3
 800f4dc:	688a      	ldr	r2, [r1, #8]
 800f4de:	690b      	ldr	r3, [r1, #16]
 800f4e0:	4607      	mov	r7, r0
 800f4e2:	4293      	cmp	r3, r2
 800f4e4:	bfb8      	it	lt
 800f4e6:	4613      	movlt	r3, r2
 800f4e8:	6033      	str	r3, [r6, #0]
 800f4ea:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800f4ee:	460c      	mov	r4, r1
 800f4f0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800f4f4:	b10a      	cbz	r2, 800f4fa <_printf_common+0x26>
 800f4f6:	3301      	adds	r3, #1
 800f4f8:	6033      	str	r3, [r6, #0]
 800f4fa:	6823      	ldr	r3, [r4, #0]
 800f4fc:	0699      	lsls	r1, r3, #26
 800f4fe:	bf42      	ittt	mi
 800f500:	6833      	ldrmi	r3, [r6, #0]
 800f502:	3302      	addmi	r3, #2
 800f504:	6033      	strmi	r3, [r6, #0]
 800f506:	6825      	ldr	r5, [r4, #0]
 800f508:	f015 0506 	ands.w	r5, r5, #6
 800f50c:	d106      	bne.n	800f51c <_printf_common+0x48>
 800f50e:	f104 0a19 	add.w	sl, r4, #25
 800f512:	68e3      	ldr	r3, [r4, #12]
 800f514:	6832      	ldr	r2, [r6, #0]
 800f516:	1a9b      	subs	r3, r3, r2
 800f518:	42ab      	cmp	r3, r5
 800f51a:	dc2b      	bgt.n	800f574 <_printf_common+0xa0>
 800f51c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800f520:	6822      	ldr	r2, [r4, #0]
 800f522:	3b00      	subs	r3, #0
 800f524:	bf18      	it	ne
 800f526:	2301      	movne	r3, #1
 800f528:	0692      	lsls	r2, r2, #26
 800f52a:	d430      	bmi.n	800f58e <_printf_common+0xba>
 800f52c:	4641      	mov	r1, r8
 800f52e:	4638      	mov	r0, r7
 800f530:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800f534:	47c8      	blx	r9
 800f536:	3001      	adds	r0, #1
 800f538:	d023      	beq.n	800f582 <_printf_common+0xae>
 800f53a:	6823      	ldr	r3, [r4, #0]
 800f53c:	6922      	ldr	r2, [r4, #16]
 800f53e:	f003 0306 	and.w	r3, r3, #6
 800f542:	2b04      	cmp	r3, #4
 800f544:	bf14      	ite	ne
 800f546:	2500      	movne	r5, #0
 800f548:	6833      	ldreq	r3, [r6, #0]
 800f54a:	f04f 0600 	mov.w	r6, #0
 800f54e:	bf08      	it	eq
 800f550:	68e5      	ldreq	r5, [r4, #12]
 800f552:	f104 041a 	add.w	r4, r4, #26
 800f556:	bf08      	it	eq
 800f558:	1aed      	subeq	r5, r5, r3
 800f55a:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800f55e:	bf08      	it	eq
 800f560:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800f564:	4293      	cmp	r3, r2
 800f566:	bfc4      	itt	gt
 800f568:	1a9b      	subgt	r3, r3, r2
 800f56a:	18ed      	addgt	r5, r5, r3
 800f56c:	42b5      	cmp	r5, r6
 800f56e:	d11a      	bne.n	800f5a6 <_printf_common+0xd2>
 800f570:	2000      	movs	r0, #0
 800f572:	e008      	b.n	800f586 <_printf_common+0xb2>
 800f574:	2301      	movs	r3, #1
 800f576:	4652      	mov	r2, sl
 800f578:	4641      	mov	r1, r8
 800f57a:	4638      	mov	r0, r7
 800f57c:	47c8      	blx	r9
 800f57e:	3001      	adds	r0, #1
 800f580:	d103      	bne.n	800f58a <_printf_common+0xb6>
 800f582:	f04f 30ff 	mov.w	r0, #4294967295
 800f586:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f58a:	3501      	adds	r5, #1
 800f58c:	e7c1      	b.n	800f512 <_printf_common+0x3e>
 800f58e:	2030      	movs	r0, #48	@ 0x30
 800f590:	18e1      	adds	r1, r4, r3
 800f592:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800f596:	1c5a      	adds	r2, r3, #1
 800f598:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800f59c:	4422      	add	r2, r4
 800f59e:	3302      	adds	r3, #2
 800f5a0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800f5a4:	e7c2      	b.n	800f52c <_printf_common+0x58>
 800f5a6:	2301      	movs	r3, #1
 800f5a8:	4622      	mov	r2, r4
 800f5aa:	4641      	mov	r1, r8
 800f5ac:	4638      	mov	r0, r7
 800f5ae:	47c8      	blx	r9
 800f5b0:	3001      	adds	r0, #1
 800f5b2:	d0e6      	beq.n	800f582 <_printf_common+0xae>
 800f5b4:	3601      	adds	r6, #1
 800f5b6:	e7d9      	b.n	800f56c <_printf_common+0x98>

0800f5b8 <_printf_i>:
 800f5b8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800f5bc:	7e0f      	ldrb	r7, [r1, #24]
 800f5be:	4691      	mov	r9, r2
 800f5c0:	2f78      	cmp	r7, #120	@ 0x78
 800f5c2:	4680      	mov	r8, r0
 800f5c4:	460c      	mov	r4, r1
 800f5c6:	469a      	mov	sl, r3
 800f5c8:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800f5ca:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800f5ce:	d807      	bhi.n	800f5e0 <_printf_i+0x28>
 800f5d0:	2f62      	cmp	r7, #98	@ 0x62
 800f5d2:	d80a      	bhi.n	800f5ea <_printf_i+0x32>
 800f5d4:	2f00      	cmp	r7, #0
 800f5d6:	f000 80d1 	beq.w	800f77c <_printf_i+0x1c4>
 800f5da:	2f58      	cmp	r7, #88	@ 0x58
 800f5dc:	f000 80b8 	beq.w	800f750 <_printf_i+0x198>
 800f5e0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800f5e4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800f5e8:	e03a      	b.n	800f660 <_printf_i+0xa8>
 800f5ea:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800f5ee:	2b15      	cmp	r3, #21
 800f5f0:	d8f6      	bhi.n	800f5e0 <_printf_i+0x28>
 800f5f2:	a101      	add	r1, pc, #4	@ (adr r1, 800f5f8 <_printf_i+0x40>)
 800f5f4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800f5f8:	0800f651 	.word	0x0800f651
 800f5fc:	0800f665 	.word	0x0800f665
 800f600:	0800f5e1 	.word	0x0800f5e1
 800f604:	0800f5e1 	.word	0x0800f5e1
 800f608:	0800f5e1 	.word	0x0800f5e1
 800f60c:	0800f5e1 	.word	0x0800f5e1
 800f610:	0800f665 	.word	0x0800f665
 800f614:	0800f5e1 	.word	0x0800f5e1
 800f618:	0800f5e1 	.word	0x0800f5e1
 800f61c:	0800f5e1 	.word	0x0800f5e1
 800f620:	0800f5e1 	.word	0x0800f5e1
 800f624:	0800f763 	.word	0x0800f763
 800f628:	0800f68f 	.word	0x0800f68f
 800f62c:	0800f71d 	.word	0x0800f71d
 800f630:	0800f5e1 	.word	0x0800f5e1
 800f634:	0800f5e1 	.word	0x0800f5e1
 800f638:	0800f785 	.word	0x0800f785
 800f63c:	0800f5e1 	.word	0x0800f5e1
 800f640:	0800f68f 	.word	0x0800f68f
 800f644:	0800f5e1 	.word	0x0800f5e1
 800f648:	0800f5e1 	.word	0x0800f5e1
 800f64c:	0800f725 	.word	0x0800f725
 800f650:	6833      	ldr	r3, [r6, #0]
 800f652:	1d1a      	adds	r2, r3, #4
 800f654:	681b      	ldr	r3, [r3, #0]
 800f656:	6032      	str	r2, [r6, #0]
 800f658:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800f65c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800f660:	2301      	movs	r3, #1
 800f662:	e09c      	b.n	800f79e <_printf_i+0x1e6>
 800f664:	6833      	ldr	r3, [r6, #0]
 800f666:	6820      	ldr	r0, [r4, #0]
 800f668:	1d19      	adds	r1, r3, #4
 800f66a:	6031      	str	r1, [r6, #0]
 800f66c:	0606      	lsls	r6, r0, #24
 800f66e:	d501      	bpl.n	800f674 <_printf_i+0xbc>
 800f670:	681d      	ldr	r5, [r3, #0]
 800f672:	e003      	b.n	800f67c <_printf_i+0xc4>
 800f674:	0645      	lsls	r5, r0, #25
 800f676:	d5fb      	bpl.n	800f670 <_printf_i+0xb8>
 800f678:	f9b3 5000 	ldrsh.w	r5, [r3]
 800f67c:	2d00      	cmp	r5, #0
 800f67e:	da03      	bge.n	800f688 <_printf_i+0xd0>
 800f680:	232d      	movs	r3, #45	@ 0x2d
 800f682:	426d      	negs	r5, r5
 800f684:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800f688:	230a      	movs	r3, #10
 800f68a:	4858      	ldr	r0, [pc, #352]	@ (800f7ec <_printf_i+0x234>)
 800f68c:	e011      	b.n	800f6b2 <_printf_i+0xfa>
 800f68e:	6821      	ldr	r1, [r4, #0]
 800f690:	6833      	ldr	r3, [r6, #0]
 800f692:	0608      	lsls	r0, r1, #24
 800f694:	f853 5b04 	ldr.w	r5, [r3], #4
 800f698:	d402      	bmi.n	800f6a0 <_printf_i+0xe8>
 800f69a:	0649      	lsls	r1, r1, #25
 800f69c:	bf48      	it	mi
 800f69e:	b2ad      	uxthmi	r5, r5
 800f6a0:	2f6f      	cmp	r7, #111	@ 0x6f
 800f6a2:	6033      	str	r3, [r6, #0]
 800f6a4:	bf14      	ite	ne
 800f6a6:	230a      	movne	r3, #10
 800f6a8:	2308      	moveq	r3, #8
 800f6aa:	4850      	ldr	r0, [pc, #320]	@ (800f7ec <_printf_i+0x234>)
 800f6ac:	2100      	movs	r1, #0
 800f6ae:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800f6b2:	6866      	ldr	r6, [r4, #4]
 800f6b4:	2e00      	cmp	r6, #0
 800f6b6:	60a6      	str	r6, [r4, #8]
 800f6b8:	db05      	blt.n	800f6c6 <_printf_i+0x10e>
 800f6ba:	6821      	ldr	r1, [r4, #0]
 800f6bc:	432e      	orrs	r6, r5
 800f6be:	f021 0104 	bic.w	r1, r1, #4
 800f6c2:	6021      	str	r1, [r4, #0]
 800f6c4:	d04b      	beq.n	800f75e <_printf_i+0x1a6>
 800f6c6:	4616      	mov	r6, r2
 800f6c8:	fbb5 f1f3 	udiv	r1, r5, r3
 800f6cc:	fb03 5711 	mls	r7, r3, r1, r5
 800f6d0:	5dc7      	ldrb	r7, [r0, r7]
 800f6d2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800f6d6:	462f      	mov	r7, r5
 800f6d8:	42bb      	cmp	r3, r7
 800f6da:	460d      	mov	r5, r1
 800f6dc:	d9f4      	bls.n	800f6c8 <_printf_i+0x110>
 800f6de:	2b08      	cmp	r3, #8
 800f6e0:	d10b      	bne.n	800f6fa <_printf_i+0x142>
 800f6e2:	6823      	ldr	r3, [r4, #0]
 800f6e4:	07df      	lsls	r7, r3, #31
 800f6e6:	d508      	bpl.n	800f6fa <_printf_i+0x142>
 800f6e8:	6923      	ldr	r3, [r4, #16]
 800f6ea:	6861      	ldr	r1, [r4, #4]
 800f6ec:	4299      	cmp	r1, r3
 800f6ee:	bfde      	ittt	le
 800f6f0:	2330      	movle	r3, #48	@ 0x30
 800f6f2:	f806 3c01 	strble.w	r3, [r6, #-1]
 800f6f6:	f106 36ff 	addle.w	r6, r6, #4294967295
 800f6fa:	1b92      	subs	r2, r2, r6
 800f6fc:	6122      	str	r2, [r4, #16]
 800f6fe:	464b      	mov	r3, r9
 800f700:	4621      	mov	r1, r4
 800f702:	4640      	mov	r0, r8
 800f704:	f8cd a000 	str.w	sl, [sp]
 800f708:	aa03      	add	r2, sp, #12
 800f70a:	f7ff fee3 	bl	800f4d4 <_printf_common>
 800f70e:	3001      	adds	r0, #1
 800f710:	d14a      	bne.n	800f7a8 <_printf_i+0x1f0>
 800f712:	f04f 30ff 	mov.w	r0, #4294967295
 800f716:	b004      	add	sp, #16
 800f718:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f71c:	6823      	ldr	r3, [r4, #0]
 800f71e:	f043 0320 	orr.w	r3, r3, #32
 800f722:	6023      	str	r3, [r4, #0]
 800f724:	2778      	movs	r7, #120	@ 0x78
 800f726:	4832      	ldr	r0, [pc, #200]	@ (800f7f0 <_printf_i+0x238>)
 800f728:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800f72c:	6823      	ldr	r3, [r4, #0]
 800f72e:	6831      	ldr	r1, [r6, #0]
 800f730:	061f      	lsls	r7, r3, #24
 800f732:	f851 5b04 	ldr.w	r5, [r1], #4
 800f736:	d402      	bmi.n	800f73e <_printf_i+0x186>
 800f738:	065f      	lsls	r7, r3, #25
 800f73a:	bf48      	it	mi
 800f73c:	b2ad      	uxthmi	r5, r5
 800f73e:	6031      	str	r1, [r6, #0]
 800f740:	07d9      	lsls	r1, r3, #31
 800f742:	bf44      	itt	mi
 800f744:	f043 0320 	orrmi.w	r3, r3, #32
 800f748:	6023      	strmi	r3, [r4, #0]
 800f74a:	b11d      	cbz	r5, 800f754 <_printf_i+0x19c>
 800f74c:	2310      	movs	r3, #16
 800f74e:	e7ad      	b.n	800f6ac <_printf_i+0xf4>
 800f750:	4826      	ldr	r0, [pc, #152]	@ (800f7ec <_printf_i+0x234>)
 800f752:	e7e9      	b.n	800f728 <_printf_i+0x170>
 800f754:	6823      	ldr	r3, [r4, #0]
 800f756:	f023 0320 	bic.w	r3, r3, #32
 800f75a:	6023      	str	r3, [r4, #0]
 800f75c:	e7f6      	b.n	800f74c <_printf_i+0x194>
 800f75e:	4616      	mov	r6, r2
 800f760:	e7bd      	b.n	800f6de <_printf_i+0x126>
 800f762:	6833      	ldr	r3, [r6, #0]
 800f764:	6825      	ldr	r5, [r4, #0]
 800f766:	1d18      	adds	r0, r3, #4
 800f768:	6961      	ldr	r1, [r4, #20]
 800f76a:	6030      	str	r0, [r6, #0]
 800f76c:	062e      	lsls	r6, r5, #24
 800f76e:	681b      	ldr	r3, [r3, #0]
 800f770:	d501      	bpl.n	800f776 <_printf_i+0x1be>
 800f772:	6019      	str	r1, [r3, #0]
 800f774:	e002      	b.n	800f77c <_printf_i+0x1c4>
 800f776:	0668      	lsls	r0, r5, #25
 800f778:	d5fb      	bpl.n	800f772 <_printf_i+0x1ba>
 800f77a:	8019      	strh	r1, [r3, #0]
 800f77c:	2300      	movs	r3, #0
 800f77e:	4616      	mov	r6, r2
 800f780:	6123      	str	r3, [r4, #16]
 800f782:	e7bc      	b.n	800f6fe <_printf_i+0x146>
 800f784:	6833      	ldr	r3, [r6, #0]
 800f786:	2100      	movs	r1, #0
 800f788:	1d1a      	adds	r2, r3, #4
 800f78a:	6032      	str	r2, [r6, #0]
 800f78c:	681e      	ldr	r6, [r3, #0]
 800f78e:	6862      	ldr	r2, [r4, #4]
 800f790:	4630      	mov	r0, r6
 800f792:	f000 fcbf 	bl	8010114 <memchr>
 800f796:	b108      	cbz	r0, 800f79c <_printf_i+0x1e4>
 800f798:	1b80      	subs	r0, r0, r6
 800f79a:	6060      	str	r0, [r4, #4]
 800f79c:	6863      	ldr	r3, [r4, #4]
 800f79e:	6123      	str	r3, [r4, #16]
 800f7a0:	2300      	movs	r3, #0
 800f7a2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800f7a6:	e7aa      	b.n	800f6fe <_printf_i+0x146>
 800f7a8:	4632      	mov	r2, r6
 800f7aa:	4649      	mov	r1, r9
 800f7ac:	4640      	mov	r0, r8
 800f7ae:	6923      	ldr	r3, [r4, #16]
 800f7b0:	47d0      	blx	sl
 800f7b2:	3001      	adds	r0, #1
 800f7b4:	d0ad      	beq.n	800f712 <_printf_i+0x15a>
 800f7b6:	6823      	ldr	r3, [r4, #0]
 800f7b8:	079b      	lsls	r3, r3, #30
 800f7ba:	d413      	bmi.n	800f7e4 <_printf_i+0x22c>
 800f7bc:	68e0      	ldr	r0, [r4, #12]
 800f7be:	9b03      	ldr	r3, [sp, #12]
 800f7c0:	4298      	cmp	r0, r3
 800f7c2:	bfb8      	it	lt
 800f7c4:	4618      	movlt	r0, r3
 800f7c6:	e7a6      	b.n	800f716 <_printf_i+0x15e>
 800f7c8:	2301      	movs	r3, #1
 800f7ca:	4632      	mov	r2, r6
 800f7cc:	4649      	mov	r1, r9
 800f7ce:	4640      	mov	r0, r8
 800f7d0:	47d0      	blx	sl
 800f7d2:	3001      	adds	r0, #1
 800f7d4:	d09d      	beq.n	800f712 <_printf_i+0x15a>
 800f7d6:	3501      	adds	r5, #1
 800f7d8:	68e3      	ldr	r3, [r4, #12]
 800f7da:	9903      	ldr	r1, [sp, #12]
 800f7dc:	1a5b      	subs	r3, r3, r1
 800f7de:	42ab      	cmp	r3, r5
 800f7e0:	dcf2      	bgt.n	800f7c8 <_printf_i+0x210>
 800f7e2:	e7eb      	b.n	800f7bc <_printf_i+0x204>
 800f7e4:	2500      	movs	r5, #0
 800f7e6:	f104 0619 	add.w	r6, r4, #25
 800f7ea:	e7f5      	b.n	800f7d8 <_printf_i+0x220>
 800f7ec:	08013a5a 	.word	0x08013a5a
 800f7f0:	08013a6b 	.word	0x08013a6b

0800f7f4 <std>:
 800f7f4:	2300      	movs	r3, #0
 800f7f6:	b510      	push	{r4, lr}
 800f7f8:	4604      	mov	r4, r0
 800f7fa:	e9c0 3300 	strd	r3, r3, [r0]
 800f7fe:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800f802:	6083      	str	r3, [r0, #8]
 800f804:	8181      	strh	r1, [r0, #12]
 800f806:	6643      	str	r3, [r0, #100]	@ 0x64
 800f808:	81c2      	strh	r2, [r0, #14]
 800f80a:	6183      	str	r3, [r0, #24]
 800f80c:	4619      	mov	r1, r3
 800f80e:	2208      	movs	r2, #8
 800f810:	305c      	adds	r0, #92	@ 0x5c
 800f812:	f000 fb55 	bl	800fec0 <memset>
 800f816:	4b0d      	ldr	r3, [pc, #52]	@ (800f84c <std+0x58>)
 800f818:	6224      	str	r4, [r4, #32]
 800f81a:	6263      	str	r3, [r4, #36]	@ 0x24
 800f81c:	4b0c      	ldr	r3, [pc, #48]	@ (800f850 <std+0x5c>)
 800f81e:	62a3      	str	r3, [r4, #40]	@ 0x28
 800f820:	4b0c      	ldr	r3, [pc, #48]	@ (800f854 <std+0x60>)
 800f822:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800f824:	4b0c      	ldr	r3, [pc, #48]	@ (800f858 <std+0x64>)
 800f826:	6323      	str	r3, [r4, #48]	@ 0x30
 800f828:	4b0c      	ldr	r3, [pc, #48]	@ (800f85c <std+0x68>)
 800f82a:	429c      	cmp	r4, r3
 800f82c:	d006      	beq.n	800f83c <std+0x48>
 800f82e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800f832:	4294      	cmp	r4, r2
 800f834:	d002      	beq.n	800f83c <std+0x48>
 800f836:	33d0      	adds	r3, #208	@ 0xd0
 800f838:	429c      	cmp	r4, r3
 800f83a:	d105      	bne.n	800f848 <std+0x54>
 800f83c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800f840:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f844:	f000 bc5b 	b.w	80100fe <__retarget_lock_init_recursive>
 800f848:	bd10      	pop	{r4, pc}
 800f84a:	bf00      	nop
 800f84c:	0800fcfd 	.word	0x0800fcfd
 800f850:	0800fd23 	.word	0x0800fd23
 800f854:	0800fd5b 	.word	0x0800fd5b
 800f858:	0800fd7f 	.word	0x0800fd7f
 800f85c:	200006f0 	.word	0x200006f0

0800f860 <stdio_exit_handler>:
 800f860:	4a02      	ldr	r2, [pc, #8]	@ (800f86c <stdio_exit_handler+0xc>)
 800f862:	4903      	ldr	r1, [pc, #12]	@ (800f870 <stdio_exit_handler+0x10>)
 800f864:	4803      	ldr	r0, [pc, #12]	@ (800f874 <stdio_exit_handler+0x14>)
 800f866:	f000 b8ef 	b.w	800fa48 <_fwalk_sglue>
 800f86a:	bf00      	nop
 800f86c:	2000001c 	.word	0x2000001c
 800f870:	08012e01 	.word	0x08012e01
 800f874:	20000198 	.word	0x20000198

0800f878 <cleanup_stdio>:
 800f878:	6841      	ldr	r1, [r0, #4]
 800f87a:	4b0c      	ldr	r3, [pc, #48]	@ (800f8ac <cleanup_stdio+0x34>)
 800f87c:	b510      	push	{r4, lr}
 800f87e:	4299      	cmp	r1, r3
 800f880:	4604      	mov	r4, r0
 800f882:	d001      	beq.n	800f888 <cleanup_stdio+0x10>
 800f884:	f003 fabc 	bl	8012e00 <_fflush_r>
 800f888:	68a1      	ldr	r1, [r4, #8]
 800f88a:	4b09      	ldr	r3, [pc, #36]	@ (800f8b0 <cleanup_stdio+0x38>)
 800f88c:	4299      	cmp	r1, r3
 800f88e:	d002      	beq.n	800f896 <cleanup_stdio+0x1e>
 800f890:	4620      	mov	r0, r4
 800f892:	f003 fab5 	bl	8012e00 <_fflush_r>
 800f896:	68e1      	ldr	r1, [r4, #12]
 800f898:	4b06      	ldr	r3, [pc, #24]	@ (800f8b4 <cleanup_stdio+0x3c>)
 800f89a:	4299      	cmp	r1, r3
 800f89c:	d004      	beq.n	800f8a8 <cleanup_stdio+0x30>
 800f89e:	4620      	mov	r0, r4
 800f8a0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f8a4:	f003 baac 	b.w	8012e00 <_fflush_r>
 800f8a8:	bd10      	pop	{r4, pc}
 800f8aa:	bf00      	nop
 800f8ac:	200006f0 	.word	0x200006f0
 800f8b0:	20000758 	.word	0x20000758
 800f8b4:	200007c0 	.word	0x200007c0

0800f8b8 <__fp_lock>:
 800f8b8:	b508      	push	{r3, lr}
 800f8ba:	6e4b      	ldr	r3, [r1, #100]	@ 0x64
 800f8bc:	07da      	lsls	r2, r3, #31
 800f8be:	d405      	bmi.n	800f8cc <__fp_lock+0x14>
 800f8c0:	898b      	ldrh	r3, [r1, #12]
 800f8c2:	059b      	lsls	r3, r3, #22
 800f8c4:	d402      	bmi.n	800f8cc <__fp_lock+0x14>
 800f8c6:	6d88      	ldr	r0, [r1, #88]	@ 0x58
 800f8c8:	f000 fc1d 	bl	8010106 <__retarget_lock_acquire_recursive>
 800f8cc:	2000      	movs	r0, #0
 800f8ce:	bd08      	pop	{r3, pc}

0800f8d0 <__fp_unlock>:
 800f8d0:	b508      	push	{r3, lr}
 800f8d2:	6e4b      	ldr	r3, [r1, #100]	@ 0x64
 800f8d4:	07da      	lsls	r2, r3, #31
 800f8d6:	d405      	bmi.n	800f8e4 <__fp_unlock+0x14>
 800f8d8:	898b      	ldrh	r3, [r1, #12]
 800f8da:	059b      	lsls	r3, r3, #22
 800f8dc:	d402      	bmi.n	800f8e4 <__fp_unlock+0x14>
 800f8de:	6d88      	ldr	r0, [r1, #88]	@ 0x58
 800f8e0:	f000 fc17 	bl	8010112 <__retarget_lock_release_recursive>
 800f8e4:	2000      	movs	r0, #0
 800f8e6:	bd08      	pop	{r3, pc}

0800f8e8 <global_stdio_init.part.0>:
 800f8e8:	b510      	push	{r4, lr}
 800f8ea:	4b0b      	ldr	r3, [pc, #44]	@ (800f918 <global_stdio_init.part.0+0x30>)
 800f8ec:	4c0b      	ldr	r4, [pc, #44]	@ (800f91c <global_stdio_init.part.0+0x34>)
 800f8ee:	4a0c      	ldr	r2, [pc, #48]	@ (800f920 <global_stdio_init.part.0+0x38>)
 800f8f0:	4620      	mov	r0, r4
 800f8f2:	601a      	str	r2, [r3, #0]
 800f8f4:	2104      	movs	r1, #4
 800f8f6:	2200      	movs	r2, #0
 800f8f8:	f7ff ff7c 	bl	800f7f4 <std>
 800f8fc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800f900:	2201      	movs	r2, #1
 800f902:	2109      	movs	r1, #9
 800f904:	f7ff ff76 	bl	800f7f4 <std>
 800f908:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800f90c:	2202      	movs	r2, #2
 800f90e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f912:	2112      	movs	r1, #18
 800f914:	f7ff bf6e 	b.w	800f7f4 <std>
 800f918:	20000828 	.word	0x20000828
 800f91c:	200006f0 	.word	0x200006f0
 800f920:	0800f861 	.word	0x0800f861

0800f924 <__sfp_lock_acquire>:
 800f924:	4801      	ldr	r0, [pc, #4]	@ (800f92c <__sfp_lock_acquire+0x8>)
 800f926:	f000 bbee 	b.w	8010106 <__retarget_lock_acquire_recursive>
 800f92a:	bf00      	nop
 800f92c:	2000083b 	.word	0x2000083b

0800f930 <__sfp_lock_release>:
 800f930:	4801      	ldr	r0, [pc, #4]	@ (800f938 <__sfp_lock_release+0x8>)
 800f932:	f000 bbee 	b.w	8010112 <__retarget_lock_release_recursive>
 800f936:	bf00      	nop
 800f938:	2000083b 	.word	0x2000083b

0800f93c <__sfp>:
 800f93c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f93e:	4607      	mov	r7, r0
 800f940:	f7ff fff0 	bl	800f924 <__sfp_lock_acquire>
 800f944:	4b23      	ldr	r3, [pc, #140]	@ (800f9d4 <__sfp+0x98>)
 800f946:	681b      	ldr	r3, [r3, #0]
 800f948:	b90b      	cbnz	r3, 800f94e <__sfp+0x12>
 800f94a:	f7ff ffcd 	bl	800f8e8 <global_stdio_init.part.0>
 800f94e:	4e22      	ldr	r6, [pc, #136]	@ (800f9d8 <__sfp+0x9c>)
 800f950:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800f954:	3b01      	subs	r3, #1
 800f956:	d50f      	bpl.n	800f978 <__sfp+0x3c>
 800f958:	6835      	ldr	r5, [r6, #0]
 800f95a:	2d00      	cmp	r5, #0
 800f95c:	d137      	bne.n	800f9ce <__sfp+0x92>
 800f95e:	f44f 71d6 	mov.w	r1, #428	@ 0x1ac
 800f962:	4638      	mov	r0, r7
 800f964:	f001 fe0c 	bl	8011580 <_malloc_r>
 800f968:	4604      	mov	r4, r0
 800f96a:	bb28      	cbnz	r0, 800f9b8 <__sfp+0x7c>
 800f96c:	6030      	str	r0, [r6, #0]
 800f96e:	f7ff ffdf 	bl	800f930 <__sfp_lock_release>
 800f972:	230c      	movs	r3, #12
 800f974:	603b      	str	r3, [r7, #0]
 800f976:	e01b      	b.n	800f9b0 <__sfp+0x74>
 800f978:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800f97c:	b9d5      	cbnz	r5, 800f9b4 <__sfp+0x78>
 800f97e:	4b17      	ldr	r3, [pc, #92]	@ (800f9dc <__sfp+0xa0>)
 800f980:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800f984:	60e3      	str	r3, [r4, #12]
 800f986:	6665      	str	r5, [r4, #100]	@ 0x64
 800f988:	f000 fbb9 	bl	80100fe <__retarget_lock_init_recursive>
 800f98c:	f7ff ffd0 	bl	800f930 <__sfp_lock_release>
 800f990:	2208      	movs	r2, #8
 800f992:	4629      	mov	r1, r5
 800f994:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800f998:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800f99c:	6025      	str	r5, [r4, #0]
 800f99e:	61a5      	str	r5, [r4, #24]
 800f9a0:	f104 005c 	add.w	r0, r4, #92	@ 0x5c
 800f9a4:	f000 fa8c 	bl	800fec0 <memset>
 800f9a8:	e9c4 550d 	strd	r5, r5, [r4, #52]	@ 0x34
 800f9ac:	e9c4 5512 	strd	r5, r5, [r4, #72]	@ 0x48
 800f9b0:	4620      	mov	r0, r4
 800f9b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f9b4:	3468      	adds	r4, #104	@ 0x68
 800f9b6:	e7cd      	b.n	800f954 <__sfp+0x18>
 800f9b8:	2304      	movs	r3, #4
 800f9ba:	6005      	str	r5, [r0, #0]
 800f9bc:	6043      	str	r3, [r0, #4]
 800f9be:	300c      	adds	r0, #12
 800f9c0:	f44f 72d0 	mov.w	r2, #416	@ 0x1a0
 800f9c4:	4629      	mov	r1, r5
 800f9c6:	60a0      	str	r0, [r4, #8]
 800f9c8:	f000 fa7a 	bl	800fec0 <memset>
 800f9cc:	6034      	str	r4, [r6, #0]
 800f9ce:	6836      	ldr	r6, [r6, #0]
 800f9d0:	e7be      	b.n	800f950 <__sfp+0x14>
 800f9d2:	bf00      	nop
 800f9d4:	20000828 	.word	0x20000828
 800f9d8:	2000001c 	.word	0x2000001c
 800f9dc:	ffff0001 	.word	0xffff0001

0800f9e0 <__sinit>:
 800f9e0:	b510      	push	{r4, lr}
 800f9e2:	4604      	mov	r4, r0
 800f9e4:	f7ff ff9e 	bl	800f924 <__sfp_lock_acquire>
 800f9e8:	6a23      	ldr	r3, [r4, #32]
 800f9ea:	b11b      	cbz	r3, 800f9f4 <__sinit+0x14>
 800f9ec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f9f0:	f7ff bf9e 	b.w	800f930 <__sfp_lock_release>
 800f9f4:	4b04      	ldr	r3, [pc, #16]	@ (800fa08 <__sinit+0x28>)
 800f9f6:	6223      	str	r3, [r4, #32]
 800f9f8:	4b04      	ldr	r3, [pc, #16]	@ (800fa0c <__sinit+0x2c>)
 800f9fa:	681b      	ldr	r3, [r3, #0]
 800f9fc:	2b00      	cmp	r3, #0
 800f9fe:	d1f5      	bne.n	800f9ec <__sinit+0xc>
 800fa00:	f7ff ff72 	bl	800f8e8 <global_stdio_init.part.0>
 800fa04:	e7f2      	b.n	800f9ec <__sinit+0xc>
 800fa06:	bf00      	nop
 800fa08:	0800f879 	.word	0x0800f879
 800fa0c:	20000828 	.word	0x20000828

0800fa10 <__fp_lock_all>:
 800fa10:	b508      	push	{r3, lr}
 800fa12:	f7ff ff87 	bl	800f924 <__sfp_lock_acquire>
 800fa16:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800fa1a:	2000      	movs	r0, #0
 800fa1c:	4a01      	ldr	r2, [pc, #4]	@ (800fa24 <__fp_lock_all+0x14>)
 800fa1e:	4902      	ldr	r1, [pc, #8]	@ (800fa28 <__fp_lock_all+0x18>)
 800fa20:	f000 b812 	b.w	800fa48 <_fwalk_sglue>
 800fa24:	2000001c 	.word	0x2000001c
 800fa28:	0800f8b9 	.word	0x0800f8b9

0800fa2c <__fp_unlock_all>:
 800fa2c:	b508      	push	{r3, lr}
 800fa2e:	2000      	movs	r0, #0
 800fa30:	4a03      	ldr	r2, [pc, #12]	@ (800fa40 <__fp_unlock_all+0x14>)
 800fa32:	4904      	ldr	r1, [pc, #16]	@ (800fa44 <__fp_unlock_all+0x18>)
 800fa34:	f000 f808 	bl	800fa48 <_fwalk_sglue>
 800fa38:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800fa3c:	f7ff bf78 	b.w	800f930 <__sfp_lock_release>
 800fa40:	2000001c 	.word	0x2000001c
 800fa44:	0800f8d1 	.word	0x0800f8d1

0800fa48 <_fwalk_sglue>:
 800fa48:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800fa4c:	4607      	mov	r7, r0
 800fa4e:	4688      	mov	r8, r1
 800fa50:	4614      	mov	r4, r2
 800fa52:	2600      	movs	r6, #0
 800fa54:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800fa58:	f1b9 0901 	subs.w	r9, r9, #1
 800fa5c:	d505      	bpl.n	800fa6a <_fwalk_sglue+0x22>
 800fa5e:	6824      	ldr	r4, [r4, #0]
 800fa60:	2c00      	cmp	r4, #0
 800fa62:	d1f7      	bne.n	800fa54 <_fwalk_sglue+0xc>
 800fa64:	4630      	mov	r0, r6
 800fa66:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800fa6a:	89ab      	ldrh	r3, [r5, #12]
 800fa6c:	2b01      	cmp	r3, #1
 800fa6e:	d907      	bls.n	800fa80 <_fwalk_sglue+0x38>
 800fa70:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800fa74:	3301      	adds	r3, #1
 800fa76:	d003      	beq.n	800fa80 <_fwalk_sglue+0x38>
 800fa78:	4629      	mov	r1, r5
 800fa7a:	4638      	mov	r0, r7
 800fa7c:	47c0      	blx	r8
 800fa7e:	4306      	orrs	r6, r0
 800fa80:	3568      	adds	r5, #104	@ 0x68
 800fa82:	e7e9      	b.n	800fa58 <_fwalk_sglue+0x10>

0800fa84 <_iprintf_r>:
 800fa84:	b40e      	push	{r1, r2, r3}
 800fa86:	b503      	push	{r0, r1, lr}
 800fa88:	ab03      	add	r3, sp, #12
 800fa8a:	f853 2b04 	ldr.w	r2, [r3], #4
 800fa8e:	6881      	ldr	r1, [r0, #8]
 800fa90:	9301      	str	r3, [sp, #4]
 800fa92:	f002 fec7 	bl	8012824 <_vfiprintf_r>
 800fa96:	b002      	add	sp, #8
 800fa98:	f85d eb04 	ldr.w	lr, [sp], #4
 800fa9c:	b003      	add	sp, #12
 800fa9e:	4770      	bx	lr

0800faa0 <iprintf>:
 800faa0:	b40f      	push	{r0, r1, r2, r3}
 800faa2:	b507      	push	{r0, r1, r2, lr}
 800faa4:	4906      	ldr	r1, [pc, #24]	@ (800fac0 <iprintf+0x20>)
 800faa6:	ab04      	add	r3, sp, #16
 800faa8:	6808      	ldr	r0, [r1, #0]
 800faaa:	f853 2b04 	ldr.w	r2, [r3], #4
 800faae:	6881      	ldr	r1, [r0, #8]
 800fab0:	9301      	str	r3, [sp, #4]
 800fab2:	f002 feb7 	bl	8012824 <_vfiprintf_r>
 800fab6:	b003      	add	sp, #12
 800fab8:	f85d eb04 	ldr.w	lr, [sp], #4
 800fabc:	b004      	add	sp, #16
 800fabe:	4770      	bx	lr
 800fac0:	20000194 	.word	0x20000194

0800fac4 <_puts_r>:
 800fac4:	6a03      	ldr	r3, [r0, #32]
 800fac6:	b570      	push	{r4, r5, r6, lr}
 800fac8:	4605      	mov	r5, r0
 800faca:	460e      	mov	r6, r1
 800facc:	6884      	ldr	r4, [r0, #8]
 800face:	b90b      	cbnz	r3, 800fad4 <_puts_r+0x10>
 800fad0:	f7ff ff86 	bl	800f9e0 <__sinit>
 800fad4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800fad6:	07db      	lsls	r3, r3, #31
 800fad8:	d405      	bmi.n	800fae6 <_puts_r+0x22>
 800fada:	89a3      	ldrh	r3, [r4, #12]
 800fadc:	0598      	lsls	r0, r3, #22
 800fade:	d402      	bmi.n	800fae6 <_puts_r+0x22>
 800fae0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800fae2:	f000 fb10 	bl	8010106 <__retarget_lock_acquire_recursive>
 800fae6:	89a3      	ldrh	r3, [r4, #12]
 800fae8:	0719      	lsls	r1, r3, #28
 800faea:	d502      	bpl.n	800faf2 <_puts_r+0x2e>
 800faec:	6923      	ldr	r3, [r4, #16]
 800faee:	2b00      	cmp	r3, #0
 800faf0:	d135      	bne.n	800fb5e <_puts_r+0x9a>
 800faf2:	4621      	mov	r1, r4
 800faf4:	4628      	mov	r0, r5
 800faf6:	f000 f98d 	bl	800fe14 <__swsetup_r>
 800fafa:	b380      	cbz	r0, 800fb5e <_puts_r+0x9a>
 800fafc:	f04f 35ff 	mov.w	r5, #4294967295
 800fb00:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800fb02:	07da      	lsls	r2, r3, #31
 800fb04:	d405      	bmi.n	800fb12 <_puts_r+0x4e>
 800fb06:	89a3      	ldrh	r3, [r4, #12]
 800fb08:	059b      	lsls	r3, r3, #22
 800fb0a:	d402      	bmi.n	800fb12 <_puts_r+0x4e>
 800fb0c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800fb0e:	f000 fb00 	bl	8010112 <__retarget_lock_release_recursive>
 800fb12:	4628      	mov	r0, r5
 800fb14:	bd70      	pop	{r4, r5, r6, pc}
 800fb16:	2b00      	cmp	r3, #0
 800fb18:	da04      	bge.n	800fb24 <_puts_r+0x60>
 800fb1a:	69a2      	ldr	r2, [r4, #24]
 800fb1c:	429a      	cmp	r2, r3
 800fb1e:	dc17      	bgt.n	800fb50 <_puts_r+0x8c>
 800fb20:	290a      	cmp	r1, #10
 800fb22:	d015      	beq.n	800fb50 <_puts_r+0x8c>
 800fb24:	6823      	ldr	r3, [r4, #0]
 800fb26:	1c5a      	adds	r2, r3, #1
 800fb28:	6022      	str	r2, [r4, #0]
 800fb2a:	7019      	strb	r1, [r3, #0]
 800fb2c:	68a3      	ldr	r3, [r4, #8]
 800fb2e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800fb32:	3b01      	subs	r3, #1
 800fb34:	60a3      	str	r3, [r4, #8]
 800fb36:	2900      	cmp	r1, #0
 800fb38:	d1ed      	bne.n	800fb16 <_puts_r+0x52>
 800fb3a:	2b00      	cmp	r3, #0
 800fb3c:	da11      	bge.n	800fb62 <_puts_r+0x9e>
 800fb3e:	4622      	mov	r2, r4
 800fb40:	210a      	movs	r1, #10
 800fb42:	4628      	mov	r0, r5
 800fb44:	f000 f91f 	bl	800fd86 <__swbuf_r>
 800fb48:	3001      	adds	r0, #1
 800fb4a:	d0d7      	beq.n	800fafc <_puts_r+0x38>
 800fb4c:	250a      	movs	r5, #10
 800fb4e:	e7d7      	b.n	800fb00 <_puts_r+0x3c>
 800fb50:	4622      	mov	r2, r4
 800fb52:	4628      	mov	r0, r5
 800fb54:	f000 f917 	bl	800fd86 <__swbuf_r>
 800fb58:	3001      	adds	r0, #1
 800fb5a:	d1e7      	bne.n	800fb2c <_puts_r+0x68>
 800fb5c:	e7ce      	b.n	800fafc <_puts_r+0x38>
 800fb5e:	3e01      	subs	r6, #1
 800fb60:	e7e4      	b.n	800fb2c <_puts_r+0x68>
 800fb62:	6823      	ldr	r3, [r4, #0]
 800fb64:	1c5a      	adds	r2, r3, #1
 800fb66:	6022      	str	r2, [r4, #0]
 800fb68:	220a      	movs	r2, #10
 800fb6a:	701a      	strb	r2, [r3, #0]
 800fb6c:	e7ee      	b.n	800fb4c <_puts_r+0x88>
	...

0800fb70 <puts>:
 800fb70:	4b02      	ldr	r3, [pc, #8]	@ (800fb7c <puts+0xc>)
 800fb72:	4601      	mov	r1, r0
 800fb74:	6818      	ldr	r0, [r3, #0]
 800fb76:	f7ff bfa5 	b.w	800fac4 <_puts_r>
 800fb7a:	bf00      	nop
 800fb7c:	20000194 	.word	0x20000194

0800fb80 <_sniprintf_r>:
 800fb80:	b408      	push	{r3}
 800fb82:	b530      	push	{r4, r5, lr}
 800fb84:	1e14      	subs	r4, r2, #0
 800fb86:	4605      	mov	r5, r0
 800fb88:	b09c      	sub	sp, #112	@ 0x70
 800fb8a:	da08      	bge.n	800fb9e <_sniprintf_r+0x1e>
 800fb8c:	238b      	movs	r3, #139	@ 0x8b
 800fb8e:	6003      	str	r3, [r0, #0]
 800fb90:	f04f 30ff 	mov.w	r0, #4294967295
 800fb94:	b01c      	add	sp, #112	@ 0x70
 800fb96:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800fb9a:	b001      	add	sp, #4
 800fb9c:	4770      	bx	lr
 800fb9e:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800fba2:	f8ad 3014 	strh.w	r3, [sp, #20]
 800fba6:	f04f 0300 	mov.w	r3, #0
 800fbaa:	931b      	str	r3, [sp, #108]	@ 0x6c
 800fbac:	bf0c      	ite	eq
 800fbae:	4623      	moveq	r3, r4
 800fbb0:	f104 33ff 	addne.w	r3, r4, #4294967295
 800fbb4:	9304      	str	r3, [sp, #16]
 800fbb6:	9307      	str	r3, [sp, #28]
 800fbb8:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800fbbc:	9102      	str	r1, [sp, #8]
 800fbbe:	9106      	str	r1, [sp, #24]
 800fbc0:	f8ad 3016 	strh.w	r3, [sp, #22]
 800fbc4:	9a1f      	ldr	r2, [sp, #124]	@ 0x7c
 800fbc6:	ab20      	add	r3, sp, #128	@ 0x80
 800fbc8:	a902      	add	r1, sp, #8
 800fbca:	9301      	str	r3, [sp, #4]
 800fbcc:	f002 fb2c 	bl	8012228 <_svfiprintf_r>
 800fbd0:	1c43      	adds	r3, r0, #1
 800fbd2:	bfbc      	itt	lt
 800fbd4:	238b      	movlt	r3, #139	@ 0x8b
 800fbd6:	602b      	strlt	r3, [r5, #0]
 800fbd8:	2c00      	cmp	r4, #0
 800fbda:	d0db      	beq.n	800fb94 <_sniprintf_r+0x14>
 800fbdc:	2200      	movs	r2, #0
 800fbde:	9b02      	ldr	r3, [sp, #8]
 800fbe0:	701a      	strb	r2, [r3, #0]
 800fbe2:	e7d7      	b.n	800fb94 <_sniprintf_r+0x14>

0800fbe4 <sniprintf>:
 800fbe4:	b40c      	push	{r2, r3}
 800fbe6:	b530      	push	{r4, r5, lr}
 800fbe8:	4b18      	ldr	r3, [pc, #96]	@ (800fc4c <sniprintf+0x68>)
 800fbea:	1e0c      	subs	r4, r1, #0
 800fbec:	681d      	ldr	r5, [r3, #0]
 800fbee:	b09d      	sub	sp, #116	@ 0x74
 800fbf0:	da08      	bge.n	800fc04 <sniprintf+0x20>
 800fbf2:	238b      	movs	r3, #139	@ 0x8b
 800fbf4:	f04f 30ff 	mov.w	r0, #4294967295
 800fbf8:	602b      	str	r3, [r5, #0]
 800fbfa:	b01d      	add	sp, #116	@ 0x74
 800fbfc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800fc00:	b002      	add	sp, #8
 800fc02:	4770      	bx	lr
 800fc04:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800fc08:	f8ad 3014 	strh.w	r3, [sp, #20]
 800fc0c:	f04f 0300 	mov.w	r3, #0
 800fc10:	931b      	str	r3, [sp, #108]	@ 0x6c
 800fc12:	bf0c      	ite	eq
 800fc14:	4623      	moveq	r3, r4
 800fc16:	f104 33ff 	addne.w	r3, r4, #4294967295
 800fc1a:	9304      	str	r3, [sp, #16]
 800fc1c:	9307      	str	r3, [sp, #28]
 800fc1e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800fc22:	9002      	str	r0, [sp, #8]
 800fc24:	9006      	str	r0, [sp, #24]
 800fc26:	f8ad 3016 	strh.w	r3, [sp, #22]
 800fc2a:	4628      	mov	r0, r5
 800fc2c:	ab21      	add	r3, sp, #132	@ 0x84
 800fc2e:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800fc30:	a902      	add	r1, sp, #8
 800fc32:	9301      	str	r3, [sp, #4]
 800fc34:	f002 faf8 	bl	8012228 <_svfiprintf_r>
 800fc38:	1c43      	adds	r3, r0, #1
 800fc3a:	bfbc      	itt	lt
 800fc3c:	238b      	movlt	r3, #139	@ 0x8b
 800fc3e:	602b      	strlt	r3, [r5, #0]
 800fc40:	2c00      	cmp	r4, #0
 800fc42:	d0da      	beq.n	800fbfa <sniprintf+0x16>
 800fc44:	2200      	movs	r2, #0
 800fc46:	9b02      	ldr	r3, [sp, #8]
 800fc48:	701a      	strb	r2, [r3, #0]
 800fc4a:	e7d6      	b.n	800fbfa <sniprintf+0x16>
 800fc4c:	20000194 	.word	0x20000194

0800fc50 <siscanf>:
 800fc50:	b40e      	push	{r1, r2, r3}
 800fc52:	f44f 7201 	mov.w	r2, #516	@ 0x204
 800fc56:	b570      	push	{r4, r5, r6, lr}
 800fc58:	2500      	movs	r5, #0
 800fc5a:	b09d      	sub	sp, #116	@ 0x74
 800fc5c:	ac21      	add	r4, sp, #132	@ 0x84
 800fc5e:	f854 6b04 	ldr.w	r6, [r4], #4
 800fc62:	f8ad 2014 	strh.w	r2, [sp, #20]
 800fc66:	951b      	str	r5, [sp, #108]	@ 0x6c
 800fc68:	9002      	str	r0, [sp, #8]
 800fc6a:	9006      	str	r0, [sp, #24]
 800fc6c:	f7f0 fb2e 	bl	80002cc <strlen>
 800fc70:	4b0b      	ldr	r3, [pc, #44]	@ (800fca0 <siscanf+0x50>)
 800fc72:	9003      	str	r0, [sp, #12]
 800fc74:	930b      	str	r3, [sp, #44]	@ 0x2c
 800fc76:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800fc7a:	9007      	str	r0, [sp, #28]
 800fc7c:	4809      	ldr	r0, [pc, #36]	@ (800fca4 <siscanf+0x54>)
 800fc7e:	f8ad 3016 	strh.w	r3, [sp, #22]
 800fc82:	4632      	mov	r2, r6
 800fc84:	4623      	mov	r3, r4
 800fc86:	a902      	add	r1, sp, #8
 800fc88:	6800      	ldr	r0, [r0, #0]
 800fc8a:	950f      	str	r5, [sp, #60]	@ 0x3c
 800fc8c:	9514      	str	r5, [sp, #80]	@ 0x50
 800fc8e:	9401      	str	r4, [sp, #4]
 800fc90:	f002 fc20 	bl	80124d4 <__ssvfiscanf_r>
 800fc94:	b01d      	add	sp, #116	@ 0x74
 800fc96:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800fc9a:	b003      	add	sp, #12
 800fc9c:	4770      	bx	lr
 800fc9e:	bf00      	nop
 800fca0:	0800fd1f 	.word	0x0800fd1f
 800fca4:	20000194 	.word	0x20000194

0800fca8 <_siscanf_r>:
 800fca8:	b40c      	push	{r2, r3}
 800fcaa:	f44f 7301 	mov.w	r3, #516	@ 0x204
 800fcae:	b5f0      	push	{r4, r5, r6, r7, lr}
 800fcb0:	2600      	movs	r6, #0
 800fcb2:	b09d      	sub	sp, #116	@ 0x74
 800fcb4:	ac22      	add	r4, sp, #136	@ 0x88
 800fcb6:	4605      	mov	r5, r0
 800fcb8:	4608      	mov	r0, r1
 800fcba:	f854 7b04 	ldr.w	r7, [r4], #4
 800fcbe:	f8ad 3014 	strh.w	r3, [sp, #20]
 800fcc2:	9102      	str	r1, [sp, #8]
 800fcc4:	9106      	str	r1, [sp, #24]
 800fcc6:	961b      	str	r6, [sp, #108]	@ 0x6c
 800fcc8:	f7f0 fb00 	bl	80002cc <strlen>
 800fccc:	4b0a      	ldr	r3, [pc, #40]	@ (800fcf8 <_siscanf_r+0x50>)
 800fcce:	9003      	str	r0, [sp, #12]
 800fcd0:	930b      	str	r3, [sp, #44]	@ 0x2c
 800fcd2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800fcd6:	9007      	str	r0, [sp, #28]
 800fcd8:	f8ad 3016 	strh.w	r3, [sp, #22]
 800fcdc:	463a      	mov	r2, r7
 800fcde:	4623      	mov	r3, r4
 800fce0:	4628      	mov	r0, r5
 800fce2:	a902      	add	r1, sp, #8
 800fce4:	960f      	str	r6, [sp, #60]	@ 0x3c
 800fce6:	9614      	str	r6, [sp, #80]	@ 0x50
 800fce8:	9401      	str	r4, [sp, #4]
 800fcea:	f002 fbf3 	bl	80124d4 <__ssvfiscanf_r>
 800fcee:	b01d      	add	sp, #116	@ 0x74
 800fcf0:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 800fcf4:	b002      	add	sp, #8
 800fcf6:	4770      	bx	lr
 800fcf8:	0800fd1f 	.word	0x0800fd1f

0800fcfc <__sread>:
 800fcfc:	b510      	push	{r4, lr}
 800fcfe:	460c      	mov	r4, r1
 800fd00:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fd04:	f000 f9ac 	bl	8010060 <_read_r>
 800fd08:	2800      	cmp	r0, #0
 800fd0a:	bfab      	itete	ge
 800fd0c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800fd0e:	89a3      	ldrhlt	r3, [r4, #12]
 800fd10:	181b      	addge	r3, r3, r0
 800fd12:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800fd16:	bfac      	ite	ge
 800fd18:	6563      	strge	r3, [r4, #84]	@ 0x54
 800fd1a:	81a3      	strhlt	r3, [r4, #12]
 800fd1c:	bd10      	pop	{r4, pc}

0800fd1e <__seofread>:
 800fd1e:	2000      	movs	r0, #0
 800fd20:	4770      	bx	lr

0800fd22 <__swrite>:
 800fd22:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fd26:	461f      	mov	r7, r3
 800fd28:	898b      	ldrh	r3, [r1, #12]
 800fd2a:	4605      	mov	r5, r0
 800fd2c:	05db      	lsls	r3, r3, #23
 800fd2e:	460c      	mov	r4, r1
 800fd30:	4616      	mov	r6, r2
 800fd32:	d505      	bpl.n	800fd40 <__swrite+0x1e>
 800fd34:	2302      	movs	r3, #2
 800fd36:	2200      	movs	r2, #0
 800fd38:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fd3c:	f000 f97e 	bl	801003c <_lseek_r>
 800fd40:	89a3      	ldrh	r3, [r4, #12]
 800fd42:	4632      	mov	r2, r6
 800fd44:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800fd48:	81a3      	strh	r3, [r4, #12]
 800fd4a:	4628      	mov	r0, r5
 800fd4c:	463b      	mov	r3, r7
 800fd4e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800fd52:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800fd56:	f000 b995 	b.w	8010084 <_write_r>

0800fd5a <__sseek>:
 800fd5a:	b510      	push	{r4, lr}
 800fd5c:	460c      	mov	r4, r1
 800fd5e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fd62:	f000 f96b 	bl	801003c <_lseek_r>
 800fd66:	1c43      	adds	r3, r0, #1
 800fd68:	89a3      	ldrh	r3, [r4, #12]
 800fd6a:	bf15      	itete	ne
 800fd6c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800fd6e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800fd72:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800fd76:	81a3      	strheq	r3, [r4, #12]
 800fd78:	bf18      	it	ne
 800fd7a:	81a3      	strhne	r3, [r4, #12]
 800fd7c:	bd10      	pop	{r4, pc}

0800fd7e <__sclose>:
 800fd7e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fd82:	f000 b8ed 	b.w	800ff60 <_close_r>

0800fd86 <__swbuf_r>:
 800fd86:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fd88:	460e      	mov	r6, r1
 800fd8a:	4614      	mov	r4, r2
 800fd8c:	4605      	mov	r5, r0
 800fd8e:	b118      	cbz	r0, 800fd98 <__swbuf_r+0x12>
 800fd90:	6a03      	ldr	r3, [r0, #32]
 800fd92:	b90b      	cbnz	r3, 800fd98 <__swbuf_r+0x12>
 800fd94:	f7ff fe24 	bl	800f9e0 <__sinit>
 800fd98:	69a3      	ldr	r3, [r4, #24]
 800fd9a:	60a3      	str	r3, [r4, #8]
 800fd9c:	89a3      	ldrh	r3, [r4, #12]
 800fd9e:	071a      	lsls	r2, r3, #28
 800fda0:	d501      	bpl.n	800fda6 <__swbuf_r+0x20>
 800fda2:	6923      	ldr	r3, [r4, #16]
 800fda4:	b943      	cbnz	r3, 800fdb8 <__swbuf_r+0x32>
 800fda6:	4621      	mov	r1, r4
 800fda8:	4628      	mov	r0, r5
 800fdaa:	f000 f833 	bl	800fe14 <__swsetup_r>
 800fdae:	b118      	cbz	r0, 800fdb8 <__swbuf_r+0x32>
 800fdb0:	f04f 37ff 	mov.w	r7, #4294967295
 800fdb4:	4638      	mov	r0, r7
 800fdb6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800fdb8:	6823      	ldr	r3, [r4, #0]
 800fdba:	6922      	ldr	r2, [r4, #16]
 800fdbc:	b2f6      	uxtb	r6, r6
 800fdbe:	1a98      	subs	r0, r3, r2
 800fdc0:	6963      	ldr	r3, [r4, #20]
 800fdc2:	4637      	mov	r7, r6
 800fdc4:	4283      	cmp	r3, r0
 800fdc6:	dc05      	bgt.n	800fdd4 <__swbuf_r+0x4e>
 800fdc8:	4621      	mov	r1, r4
 800fdca:	4628      	mov	r0, r5
 800fdcc:	f003 f818 	bl	8012e00 <_fflush_r>
 800fdd0:	2800      	cmp	r0, #0
 800fdd2:	d1ed      	bne.n	800fdb0 <__swbuf_r+0x2a>
 800fdd4:	68a3      	ldr	r3, [r4, #8]
 800fdd6:	3b01      	subs	r3, #1
 800fdd8:	60a3      	str	r3, [r4, #8]
 800fdda:	6823      	ldr	r3, [r4, #0]
 800fddc:	1c5a      	adds	r2, r3, #1
 800fdde:	6022      	str	r2, [r4, #0]
 800fde0:	701e      	strb	r6, [r3, #0]
 800fde2:	6962      	ldr	r2, [r4, #20]
 800fde4:	1c43      	adds	r3, r0, #1
 800fde6:	429a      	cmp	r2, r3
 800fde8:	d004      	beq.n	800fdf4 <__swbuf_r+0x6e>
 800fdea:	89a3      	ldrh	r3, [r4, #12]
 800fdec:	07db      	lsls	r3, r3, #31
 800fdee:	d5e1      	bpl.n	800fdb4 <__swbuf_r+0x2e>
 800fdf0:	2e0a      	cmp	r6, #10
 800fdf2:	d1df      	bne.n	800fdb4 <__swbuf_r+0x2e>
 800fdf4:	4621      	mov	r1, r4
 800fdf6:	4628      	mov	r0, r5
 800fdf8:	f003 f802 	bl	8012e00 <_fflush_r>
 800fdfc:	2800      	cmp	r0, #0
 800fdfe:	d0d9      	beq.n	800fdb4 <__swbuf_r+0x2e>
 800fe00:	e7d6      	b.n	800fdb0 <__swbuf_r+0x2a>
	...

0800fe04 <__swbuf>:
 800fe04:	4b02      	ldr	r3, [pc, #8]	@ (800fe10 <__swbuf+0xc>)
 800fe06:	460a      	mov	r2, r1
 800fe08:	4601      	mov	r1, r0
 800fe0a:	6818      	ldr	r0, [r3, #0]
 800fe0c:	f7ff bfbb 	b.w	800fd86 <__swbuf_r>
 800fe10:	20000194 	.word	0x20000194

0800fe14 <__swsetup_r>:
 800fe14:	b538      	push	{r3, r4, r5, lr}
 800fe16:	4b29      	ldr	r3, [pc, #164]	@ (800febc <__swsetup_r+0xa8>)
 800fe18:	4605      	mov	r5, r0
 800fe1a:	6818      	ldr	r0, [r3, #0]
 800fe1c:	460c      	mov	r4, r1
 800fe1e:	b118      	cbz	r0, 800fe28 <__swsetup_r+0x14>
 800fe20:	6a03      	ldr	r3, [r0, #32]
 800fe22:	b90b      	cbnz	r3, 800fe28 <__swsetup_r+0x14>
 800fe24:	f7ff fddc 	bl	800f9e0 <__sinit>
 800fe28:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fe2c:	0719      	lsls	r1, r3, #28
 800fe2e:	d422      	bmi.n	800fe76 <__swsetup_r+0x62>
 800fe30:	06da      	lsls	r2, r3, #27
 800fe32:	d407      	bmi.n	800fe44 <__swsetup_r+0x30>
 800fe34:	2209      	movs	r2, #9
 800fe36:	602a      	str	r2, [r5, #0]
 800fe38:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800fe3c:	f04f 30ff 	mov.w	r0, #4294967295
 800fe40:	81a3      	strh	r3, [r4, #12]
 800fe42:	e033      	b.n	800feac <__swsetup_r+0x98>
 800fe44:	0758      	lsls	r0, r3, #29
 800fe46:	d512      	bpl.n	800fe6e <__swsetup_r+0x5a>
 800fe48:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800fe4a:	b141      	cbz	r1, 800fe5e <__swsetup_r+0x4a>
 800fe4c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800fe50:	4299      	cmp	r1, r3
 800fe52:	d002      	beq.n	800fe5a <__swsetup_r+0x46>
 800fe54:	4628      	mov	r0, r5
 800fe56:	f000 ffdf 	bl	8010e18 <_free_r>
 800fe5a:	2300      	movs	r3, #0
 800fe5c:	6363      	str	r3, [r4, #52]	@ 0x34
 800fe5e:	89a3      	ldrh	r3, [r4, #12]
 800fe60:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800fe64:	81a3      	strh	r3, [r4, #12]
 800fe66:	2300      	movs	r3, #0
 800fe68:	6063      	str	r3, [r4, #4]
 800fe6a:	6923      	ldr	r3, [r4, #16]
 800fe6c:	6023      	str	r3, [r4, #0]
 800fe6e:	89a3      	ldrh	r3, [r4, #12]
 800fe70:	f043 0308 	orr.w	r3, r3, #8
 800fe74:	81a3      	strh	r3, [r4, #12]
 800fe76:	6923      	ldr	r3, [r4, #16]
 800fe78:	b94b      	cbnz	r3, 800fe8e <__swsetup_r+0x7a>
 800fe7a:	89a3      	ldrh	r3, [r4, #12]
 800fe7c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800fe80:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800fe84:	d003      	beq.n	800fe8e <__swsetup_r+0x7a>
 800fe86:	4621      	mov	r1, r4
 800fe88:	4628      	mov	r0, r5
 800fe8a:	f003 f966 	bl	801315a <__smakebuf_r>
 800fe8e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fe92:	f013 0201 	ands.w	r2, r3, #1
 800fe96:	d00a      	beq.n	800feae <__swsetup_r+0x9a>
 800fe98:	2200      	movs	r2, #0
 800fe9a:	60a2      	str	r2, [r4, #8]
 800fe9c:	6962      	ldr	r2, [r4, #20]
 800fe9e:	4252      	negs	r2, r2
 800fea0:	61a2      	str	r2, [r4, #24]
 800fea2:	6922      	ldr	r2, [r4, #16]
 800fea4:	b942      	cbnz	r2, 800feb8 <__swsetup_r+0xa4>
 800fea6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800feaa:	d1c5      	bne.n	800fe38 <__swsetup_r+0x24>
 800feac:	bd38      	pop	{r3, r4, r5, pc}
 800feae:	0799      	lsls	r1, r3, #30
 800feb0:	bf58      	it	pl
 800feb2:	6962      	ldrpl	r2, [r4, #20]
 800feb4:	60a2      	str	r2, [r4, #8]
 800feb6:	e7f4      	b.n	800fea2 <__swsetup_r+0x8e>
 800feb8:	2000      	movs	r0, #0
 800feba:	e7f7      	b.n	800feac <__swsetup_r+0x98>
 800febc:	20000194 	.word	0x20000194

0800fec0 <memset>:
 800fec0:	4603      	mov	r3, r0
 800fec2:	4402      	add	r2, r0
 800fec4:	4293      	cmp	r3, r2
 800fec6:	d100      	bne.n	800feca <memset+0xa>
 800fec8:	4770      	bx	lr
 800feca:	f803 1b01 	strb.w	r1, [r3], #1
 800fece:	e7f9      	b.n	800fec4 <memset+0x4>

0800fed0 <strncmp>:
 800fed0:	b510      	push	{r4, lr}
 800fed2:	b16a      	cbz	r2, 800fef0 <strncmp+0x20>
 800fed4:	3901      	subs	r1, #1
 800fed6:	1884      	adds	r4, r0, r2
 800fed8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800fedc:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800fee0:	429a      	cmp	r2, r3
 800fee2:	d103      	bne.n	800feec <strncmp+0x1c>
 800fee4:	42a0      	cmp	r0, r4
 800fee6:	d001      	beq.n	800feec <strncmp+0x1c>
 800fee8:	2a00      	cmp	r2, #0
 800feea:	d1f5      	bne.n	800fed8 <strncmp+0x8>
 800feec:	1ad0      	subs	r0, r2, r3
 800feee:	bd10      	pop	{r4, pc}
 800fef0:	4610      	mov	r0, r2
 800fef2:	e7fc      	b.n	800feee <strncmp+0x1e>

0800fef4 <_setlocale_r>:
 800fef4:	b510      	push	{r4, lr}
 800fef6:	4614      	mov	r4, r2
 800fef8:	b122      	cbz	r2, 800ff04 <_setlocale_r+0x10>
 800fefa:	4610      	mov	r0, r2
 800fefc:	4909      	ldr	r1, [pc, #36]	@ (800ff24 <_setlocale_r+0x30>)
 800fefe:	f7f0 f9db 	bl	80002b8 <strcmp>
 800ff02:	b908      	cbnz	r0, 800ff08 <_setlocale_r+0x14>
 800ff04:	4808      	ldr	r0, [pc, #32]	@ (800ff28 <_setlocale_r+0x34>)
 800ff06:	bd10      	pop	{r4, pc}
 800ff08:	4620      	mov	r0, r4
 800ff0a:	4907      	ldr	r1, [pc, #28]	@ (800ff28 <_setlocale_r+0x34>)
 800ff0c:	f7f0 f9d4 	bl	80002b8 <strcmp>
 800ff10:	2800      	cmp	r0, #0
 800ff12:	d0f7      	beq.n	800ff04 <_setlocale_r+0x10>
 800ff14:	4620      	mov	r0, r4
 800ff16:	4905      	ldr	r1, [pc, #20]	@ (800ff2c <_setlocale_r+0x38>)
 800ff18:	f7f0 f9ce 	bl	80002b8 <strcmp>
 800ff1c:	2800      	cmp	r0, #0
 800ff1e:	d0f1      	beq.n	800ff04 <_setlocale_r+0x10>
 800ff20:	2000      	movs	r0, #0
 800ff22:	e7f0      	b.n	800ff06 <_setlocale_r+0x12>
 800ff24:	08013a7e 	.word	0x08013a7e
 800ff28:	08013a7c 	.word	0x08013a7c
 800ff2c:	08013c31 	.word	0x08013c31

0800ff30 <__locale_mb_cur_max>:
 800ff30:	4b01      	ldr	r3, [pc, #4]	@ (800ff38 <__locale_mb_cur_max+0x8>)
 800ff32:	f893 0128 	ldrb.w	r0, [r3, #296]	@ 0x128
 800ff36:	4770      	bx	lr
 800ff38:	20000028 	.word	0x20000028

0800ff3c <setlocale>:
 800ff3c:	4b02      	ldr	r3, [pc, #8]	@ (800ff48 <setlocale+0xc>)
 800ff3e:	460a      	mov	r2, r1
 800ff40:	4601      	mov	r1, r0
 800ff42:	6818      	ldr	r0, [r3, #0]
 800ff44:	f7ff bfd6 	b.w	800fef4 <_setlocale_r>
 800ff48:	20000194 	.word	0x20000194

0800ff4c <__localeconv_l>:
 800ff4c:	30f0      	adds	r0, #240	@ 0xf0
 800ff4e:	4770      	bx	lr

0800ff50 <_localeconv_r>:
 800ff50:	4800      	ldr	r0, [pc, #0]	@ (800ff54 <_localeconv_r+0x4>)
 800ff52:	4770      	bx	lr
 800ff54:	20000118 	.word	0x20000118

0800ff58 <localeconv>:
 800ff58:	4800      	ldr	r0, [pc, #0]	@ (800ff5c <localeconv+0x4>)
 800ff5a:	4770      	bx	lr
 800ff5c:	20000118 	.word	0x20000118

0800ff60 <_close_r>:
 800ff60:	b538      	push	{r3, r4, r5, lr}
 800ff62:	2300      	movs	r3, #0
 800ff64:	4d05      	ldr	r5, [pc, #20]	@ (800ff7c <_close_r+0x1c>)
 800ff66:	4604      	mov	r4, r0
 800ff68:	4608      	mov	r0, r1
 800ff6a:	602b      	str	r3, [r5, #0]
 800ff6c:	f7f2 feb3 	bl	8002cd6 <_close>
 800ff70:	1c43      	adds	r3, r0, #1
 800ff72:	d102      	bne.n	800ff7a <_close_r+0x1a>
 800ff74:	682b      	ldr	r3, [r5, #0]
 800ff76:	b103      	cbz	r3, 800ff7a <_close_r+0x1a>
 800ff78:	6023      	str	r3, [r4, #0]
 800ff7a:	bd38      	pop	{r3, r4, r5, pc}
 800ff7c:	20000830 	.word	0x20000830

0800ff80 <_reclaim_reent>:
 800ff80:	4b2d      	ldr	r3, [pc, #180]	@ (8010038 <_reclaim_reent+0xb8>)
 800ff82:	b570      	push	{r4, r5, r6, lr}
 800ff84:	681b      	ldr	r3, [r3, #0]
 800ff86:	4604      	mov	r4, r0
 800ff88:	4283      	cmp	r3, r0
 800ff8a:	d053      	beq.n	8010034 <_reclaim_reent+0xb4>
 800ff8c:	69c3      	ldr	r3, [r0, #28]
 800ff8e:	b31b      	cbz	r3, 800ffd8 <_reclaim_reent+0x58>
 800ff90:	68db      	ldr	r3, [r3, #12]
 800ff92:	b163      	cbz	r3, 800ffae <_reclaim_reent+0x2e>
 800ff94:	2500      	movs	r5, #0
 800ff96:	69e3      	ldr	r3, [r4, #28]
 800ff98:	68db      	ldr	r3, [r3, #12]
 800ff9a:	5959      	ldr	r1, [r3, r5]
 800ff9c:	b9b1      	cbnz	r1, 800ffcc <_reclaim_reent+0x4c>
 800ff9e:	3504      	adds	r5, #4
 800ffa0:	2d80      	cmp	r5, #128	@ 0x80
 800ffa2:	d1f8      	bne.n	800ff96 <_reclaim_reent+0x16>
 800ffa4:	69e3      	ldr	r3, [r4, #28]
 800ffa6:	4620      	mov	r0, r4
 800ffa8:	68d9      	ldr	r1, [r3, #12]
 800ffaa:	f000 ff35 	bl	8010e18 <_free_r>
 800ffae:	69e3      	ldr	r3, [r4, #28]
 800ffb0:	6819      	ldr	r1, [r3, #0]
 800ffb2:	b111      	cbz	r1, 800ffba <_reclaim_reent+0x3a>
 800ffb4:	4620      	mov	r0, r4
 800ffb6:	f000 ff2f 	bl	8010e18 <_free_r>
 800ffba:	69e3      	ldr	r3, [r4, #28]
 800ffbc:	689d      	ldr	r5, [r3, #8]
 800ffbe:	b15d      	cbz	r5, 800ffd8 <_reclaim_reent+0x58>
 800ffc0:	4629      	mov	r1, r5
 800ffc2:	4620      	mov	r0, r4
 800ffc4:	682d      	ldr	r5, [r5, #0]
 800ffc6:	f000 ff27 	bl	8010e18 <_free_r>
 800ffca:	e7f8      	b.n	800ffbe <_reclaim_reent+0x3e>
 800ffcc:	680e      	ldr	r6, [r1, #0]
 800ffce:	4620      	mov	r0, r4
 800ffd0:	f000 ff22 	bl	8010e18 <_free_r>
 800ffd4:	4631      	mov	r1, r6
 800ffd6:	e7e1      	b.n	800ff9c <_reclaim_reent+0x1c>
 800ffd8:	6961      	ldr	r1, [r4, #20]
 800ffda:	b111      	cbz	r1, 800ffe2 <_reclaim_reent+0x62>
 800ffdc:	4620      	mov	r0, r4
 800ffde:	f000 ff1b 	bl	8010e18 <_free_r>
 800ffe2:	69e1      	ldr	r1, [r4, #28]
 800ffe4:	b111      	cbz	r1, 800ffec <_reclaim_reent+0x6c>
 800ffe6:	4620      	mov	r0, r4
 800ffe8:	f000 ff16 	bl	8010e18 <_free_r>
 800ffec:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800ffee:	b111      	cbz	r1, 800fff6 <_reclaim_reent+0x76>
 800fff0:	4620      	mov	r0, r4
 800fff2:	f000 ff11 	bl	8010e18 <_free_r>
 800fff6:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800fff8:	b111      	cbz	r1, 8010000 <_reclaim_reent+0x80>
 800fffa:	4620      	mov	r0, r4
 800fffc:	f000 ff0c 	bl	8010e18 <_free_r>
 8010000:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8010002:	b111      	cbz	r1, 801000a <_reclaim_reent+0x8a>
 8010004:	4620      	mov	r0, r4
 8010006:	f000 ff07 	bl	8010e18 <_free_r>
 801000a:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 801000c:	b111      	cbz	r1, 8010014 <_reclaim_reent+0x94>
 801000e:	4620      	mov	r0, r4
 8010010:	f000 ff02 	bl	8010e18 <_free_r>
 8010014:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8010016:	b111      	cbz	r1, 801001e <_reclaim_reent+0x9e>
 8010018:	4620      	mov	r0, r4
 801001a:	f000 fefd 	bl	8010e18 <_free_r>
 801001e:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8010020:	b111      	cbz	r1, 8010028 <_reclaim_reent+0xa8>
 8010022:	4620      	mov	r0, r4
 8010024:	f000 fef8 	bl	8010e18 <_free_r>
 8010028:	6a23      	ldr	r3, [r4, #32]
 801002a:	b11b      	cbz	r3, 8010034 <_reclaim_reent+0xb4>
 801002c:	4620      	mov	r0, r4
 801002e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8010032:	4718      	bx	r3
 8010034:	bd70      	pop	{r4, r5, r6, pc}
 8010036:	bf00      	nop
 8010038:	20000194 	.word	0x20000194

0801003c <_lseek_r>:
 801003c:	b538      	push	{r3, r4, r5, lr}
 801003e:	4604      	mov	r4, r0
 8010040:	4608      	mov	r0, r1
 8010042:	4611      	mov	r1, r2
 8010044:	2200      	movs	r2, #0
 8010046:	4d05      	ldr	r5, [pc, #20]	@ (801005c <_lseek_r+0x20>)
 8010048:	602a      	str	r2, [r5, #0]
 801004a:	461a      	mov	r2, r3
 801004c:	f7f2 fe4d 	bl	8002cea <_lseek>
 8010050:	1c43      	adds	r3, r0, #1
 8010052:	d102      	bne.n	801005a <_lseek_r+0x1e>
 8010054:	682b      	ldr	r3, [r5, #0]
 8010056:	b103      	cbz	r3, 801005a <_lseek_r+0x1e>
 8010058:	6023      	str	r3, [r4, #0]
 801005a:	bd38      	pop	{r3, r4, r5, pc}
 801005c:	20000830 	.word	0x20000830

08010060 <_read_r>:
 8010060:	b538      	push	{r3, r4, r5, lr}
 8010062:	4604      	mov	r4, r0
 8010064:	4608      	mov	r0, r1
 8010066:	4611      	mov	r1, r2
 8010068:	2200      	movs	r2, #0
 801006a:	4d05      	ldr	r5, [pc, #20]	@ (8010080 <_read_r+0x20>)
 801006c:	602a      	str	r2, [r5, #0]
 801006e:	461a      	mov	r2, r3
 8010070:	f7f2 fe13 	bl	8002c9a <_read>
 8010074:	1c43      	adds	r3, r0, #1
 8010076:	d102      	bne.n	801007e <_read_r+0x1e>
 8010078:	682b      	ldr	r3, [r5, #0]
 801007a:	b103      	cbz	r3, 801007e <_read_r+0x1e>
 801007c:	6023      	str	r3, [r4, #0]
 801007e:	bd38      	pop	{r3, r4, r5, pc}
 8010080:	20000830 	.word	0x20000830

08010084 <_write_r>:
 8010084:	b538      	push	{r3, r4, r5, lr}
 8010086:	4604      	mov	r4, r0
 8010088:	4608      	mov	r0, r1
 801008a:	4611      	mov	r1, r2
 801008c:	2200      	movs	r2, #0
 801008e:	4d05      	ldr	r5, [pc, #20]	@ (80100a4 <_write_r+0x20>)
 8010090:	602a      	str	r2, [r5, #0]
 8010092:	461a      	mov	r2, r3
 8010094:	f7f2 fe11 	bl	8002cba <_write>
 8010098:	1c43      	adds	r3, r0, #1
 801009a:	d102      	bne.n	80100a2 <_write_r+0x1e>
 801009c:	682b      	ldr	r3, [r5, #0]
 801009e:	b103      	cbz	r3, 80100a2 <_write_r+0x1e>
 80100a0:	6023      	str	r3, [r4, #0]
 80100a2:	bd38      	pop	{r3, r4, r5, pc}
 80100a4:	20000830 	.word	0x20000830

080100a8 <__errno>:
 80100a8:	4b01      	ldr	r3, [pc, #4]	@ (80100b0 <__errno+0x8>)
 80100aa:	6818      	ldr	r0, [r3, #0]
 80100ac:	4770      	bx	lr
 80100ae:	bf00      	nop
 80100b0:	20000194 	.word	0x20000194

080100b4 <__libc_init_array>:
 80100b4:	b570      	push	{r4, r5, r6, lr}
 80100b6:	2600      	movs	r6, #0
 80100b8:	4d0c      	ldr	r5, [pc, #48]	@ (80100ec <__libc_init_array+0x38>)
 80100ba:	4c0d      	ldr	r4, [pc, #52]	@ (80100f0 <__libc_init_array+0x3c>)
 80100bc:	1b64      	subs	r4, r4, r5
 80100be:	10a4      	asrs	r4, r4, #2
 80100c0:	42a6      	cmp	r6, r4
 80100c2:	d109      	bne.n	80100d8 <__libc_init_array+0x24>
 80100c4:	f003 fba4 	bl	8013810 <_init>
 80100c8:	2600      	movs	r6, #0
 80100ca:	4d0a      	ldr	r5, [pc, #40]	@ (80100f4 <__libc_init_array+0x40>)
 80100cc:	4c0a      	ldr	r4, [pc, #40]	@ (80100f8 <__libc_init_array+0x44>)
 80100ce:	1b64      	subs	r4, r4, r5
 80100d0:	10a4      	asrs	r4, r4, #2
 80100d2:	42a6      	cmp	r6, r4
 80100d4:	d105      	bne.n	80100e2 <__libc_init_array+0x2e>
 80100d6:	bd70      	pop	{r4, r5, r6, pc}
 80100d8:	f855 3b04 	ldr.w	r3, [r5], #4
 80100dc:	4798      	blx	r3
 80100de:	3601      	adds	r6, #1
 80100e0:	e7ee      	b.n	80100c0 <__libc_init_array+0xc>
 80100e2:	f855 3b04 	ldr.w	r3, [r5], #4
 80100e6:	4798      	blx	r3
 80100e8:	3601      	adds	r6, #1
 80100ea:	e7f2      	b.n	80100d2 <__libc_init_array+0x1e>
 80100ec:	08013eb8 	.word	0x08013eb8
 80100f0:	08013eb8 	.word	0x08013eb8
 80100f4:	08013eb8 	.word	0x08013eb8
 80100f8:	08013ebc 	.word	0x08013ebc

080100fc <__retarget_lock_init>:
 80100fc:	4770      	bx	lr

080100fe <__retarget_lock_init_recursive>:
 80100fe:	4770      	bx	lr

08010100 <__retarget_lock_close>:
 8010100:	4770      	bx	lr

08010102 <__retarget_lock_close_recursive>:
 8010102:	4770      	bx	lr

08010104 <__retarget_lock_acquire>:
 8010104:	4770      	bx	lr

08010106 <__retarget_lock_acquire_recursive>:
 8010106:	4770      	bx	lr

08010108 <__retarget_lock_try_acquire>:
 8010108:	2001      	movs	r0, #1
 801010a:	4770      	bx	lr

0801010c <__retarget_lock_try_acquire_recursive>:
 801010c:	2001      	movs	r0, #1
 801010e:	4770      	bx	lr

08010110 <__retarget_lock_release>:
 8010110:	4770      	bx	lr

08010112 <__retarget_lock_release_recursive>:
 8010112:	4770      	bx	lr

08010114 <memchr>:
 8010114:	4603      	mov	r3, r0
 8010116:	b510      	push	{r4, lr}
 8010118:	b2c9      	uxtb	r1, r1
 801011a:	4402      	add	r2, r0
 801011c:	4293      	cmp	r3, r2
 801011e:	4618      	mov	r0, r3
 8010120:	d101      	bne.n	8010126 <memchr+0x12>
 8010122:	2000      	movs	r0, #0
 8010124:	e003      	b.n	801012e <memchr+0x1a>
 8010126:	7804      	ldrb	r4, [r0, #0]
 8010128:	3301      	adds	r3, #1
 801012a:	428c      	cmp	r4, r1
 801012c:	d1f6      	bne.n	801011c <memchr+0x8>
 801012e:	bd10      	pop	{r4, pc}

08010130 <memcpy>:
 8010130:	440a      	add	r2, r1
 8010132:	4291      	cmp	r1, r2
 8010134:	f100 33ff 	add.w	r3, r0, #4294967295
 8010138:	d100      	bne.n	801013c <memcpy+0xc>
 801013a:	4770      	bx	lr
 801013c:	b510      	push	{r4, lr}
 801013e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8010142:	4291      	cmp	r1, r2
 8010144:	f803 4f01 	strb.w	r4, [r3, #1]!
 8010148:	d1f9      	bne.n	801013e <memcpy+0xe>
 801014a:	bd10      	pop	{r4, pc}

0801014c <nan>:
 801014c:	2000      	movs	r0, #0
 801014e:	4901      	ldr	r1, [pc, #4]	@ (8010154 <nan+0x8>)
 8010150:	4770      	bx	lr
 8010152:	bf00      	nop
 8010154:	7ff80000 	.word	0x7ff80000

08010158 <nanf>:
 8010158:	4800      	ldr	r0, [pc, #0]	@ (801015c <nanf+0x4>)
 801015a:	4770      	bx	lr
 801015c:	7fc00000 	.word	0x7fc00000

08010160 <quorem>:
 8010160:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010164:	6903      	ldr	r3, [r0, #16]
 8010166:	690c      	ldr	r4, [r1, #16]
 8010168:	4607      	mov	r7, r0
 801016a:	42a3      	cmp	r3, r4
 801016c:	db7e      	blt.n	801026c <quorem+0x10c>
 801016e:	3c01      	subs	r4, #1
 8010170:	00a3      	lsls	r3, r4, #2
 8010172:	f100 0514 	add.w	r5, r0, #20
 8010176:	f101 0814 	add.w	r8, r1, #20
 801017a:	9300      	str	r3, [sp, #0]
 801017c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8010180:	9301      	str	r3, [sp, #4]
 8010182:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8010186:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801018a:	3301      	adds	r3, #1
 801018c:	429a      	cmp	r2, r3
 801018e:	fbb2 f6f3 	udiv	r6, r2, r3
 8010192:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8010196:	d32e      	bcc.n	80101f6 <quorem+0x96>
 8010198:	f04f 0a00 	mov.w	sl, #0
 801019c:	46c4      	mov	ip, r8
 801019e:	46ae      	mov	lr, r5
 80101a0:	46d3      	mov	fp, sl
 80101a2:	f85c 3b04 	ldr.w	r3, [ip], #4
 80101a6:	b298      	uxth	r0, r3
 80101a8:	fb06 a000 	mla	r0, r6, r0, sl
 80101ac:	0c1b      	lsrs	r3, r3, #16
 80101ae:	0c02      	lsrs	r2, r0, #16
 80101b0:	fb06 2303 	mla	r3, r6, r3, r2
 80101b4:	f8de 2000 	ldr.w	r2, [lr]
 80101b8:	b280      	uxth	r0, r0
 80101ba:	b292      	uxth	r2, r2
 80101bc:	1a12      	subs	r2, r2, r0
 80101be:	445a      	add	r2, fp
 80101c0:	f8de 0000 	ldr.w	r0, [lr]
 80101c4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80101c8:	b29b      	uxth	r3, r3
 80101ca:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80101ce:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80101d2:	b292      	uxth	r2, r2
 80101d4:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80101d8:	45e1      	cmp	r9, ip
 80101da:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80101de:	f84e 2b04 	str.w	r2, [lr], #4
 80101e2:	d2de      	bcs.n	80101a2 <quorem+0x42>
 80101e4:	9b00      	ldr	r3, [sp, #0]
 80101e6:	58eb      	ldr	r3, [r5, r3]
 80101e8:	b92b      	cbnz	r3, 80101f6 <quorem+0x96>
 80101ea:	9b01      	ldr	r3, [sp, #4]
 80101ec:	3b04      	subs	r3, #4
 80101ee:	429d      	cmp	r5, r3
 80101f0:	461a      	mov	r2, r3
 80101f2:	d32f      	bcc.n	8010254 <quorem+0xf4>
 80101f4:	613c      	str	r4, [r7, #16]
 80101f6:	4638      	mov	r0, r7
 80101f8:	f001 fd26 	bl	8011c48 <__mcmp>
 80101fc:	2800      	cmp	r0, #0
 80101fe:	db25      	blt.n	801024c <quorem+0xec>
 8010200:	4629      	mov	r1, r5
 8010202:	2000      	movs	r0, #0
 8010204:	f858 2b04 	ldr.w	r2, [r8], #4
 8010208:	f8d1 c000 	ldr.w	ip, [r1]
 801020c:	fa1f fe82 	uxth.w	lr, r2
 8010210:	fa1f f38c 	uxth.w	r3, ip
 8010214:	eba3 030e 	sub.w	r3, r3, lr
 8010218:	4403      	add	r3, r0
 801021a:	0c12      	lsrs	r2, r2, #16
 801021c:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8010220:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8010224:	b29b      	uxth	r3, r3
 8010226:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801022a:	45c1      	cmp	r9, r8
 801022c:	ea4f 4022 	mov.w	r0, r2, asr #16
 8010230:	f841 3b04 	str.w	r3, [r1], #4
 8010234:	d2e6      	bcs.n	8010204 <quorem+0xa4>
 8010236:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801023a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801023e:	b922      	cbnz	r2, 801024a <quorem+0xea>
 8010240:	3b04      	subs	r3, #4
 8010242:	429d      	cmp	r5, r3
 8010244:	461a      	mov	r2, r3
 8010246:	d30b      	bcc.n	8010260 <quorem+0x100>
 8010248:	613c      	str	r4, [r7, #16]
 801024a:	3601      	adds	r6, #1
 801024c:	4630      	mov	r0, r6
 801024e:	b003      	add	sp, #12
 8010250:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010254:	6812      	ldr	r2, [r2, #0]
 8010256:	3b04      	subs	r3, #4
 8010258:	2a00      	cmp	r2, #0
 801025a:	d1cb      	bne.n	80101f4 <quorem+0x94>
 801025c:	3c01      	subs	r4, #1
 801025e:	e7c6      	b.n	80101ee <quorem+0x8e>
 8010260:	6812      	ldr	r2, [r2, #0]
 8010262:	3b04      	subs	r3, #4
 8010264:	2a00      	cmp	r2, #0
 8010266:	d1ef      	bne.n	8010248 <quorem+0xe8>
 8010268:	3c01      	subs	r4, #1
 801026a:	e7ea      	b.n	8010242 <quorem+0xe2>
 801026c:	2000      	movs	r0, #0
 801026e:	e7ee      	b.n	801024e <quorem+0xee>

08010270 <_dtoa_r>:
 8010270:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010274:	4614      	mov	r4, r2
 8010276:	461d      	mov	r5, r3
 8010278:	69c7      	ldr	r7, [r0, #28]
 801027a:	b097      	sub	sp, #92	@ 0x5c
 801027c:	4681      	mov	r9, r0
 801027e:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8010282:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 8010284:	b97f      	cbnz	r7, 80102a6 <_dtoa_r+0x36>
 8010286:	2010      	movs	r0, #16
 8010288:	f001 f948 	bl	801151c <malloc>
 801028c:	4602      	mov	r2, r0
 801028e:	f8c9 001c 	str.w	r0, [r9, #28]
 8010292:	b920      	cbnz	r0, 801029e <_dtoa_r+0x2e>
 8010294:	21ef      	movs	r1, #239	@ 0xef
 8010296:	4bac      	ldr	r3, [pc, #688]	@ (8010548 <_dtoa_r+0x2d8>)
 8010298:	48ac      	ldr	r0, [pc, #688]	@ (801054c <_dtoa_r+0x2dc>)
 801029a:	f003 f8df 	bl	801345c <__assert_func>
 801029e:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80102a2:	6007      	str	r7, [r0, #0]
 80102a4:	60c7      	str	r7, [r0, #12]
 80102a6:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80102aa:	6819      	ldr	r1, [r3, #0]
 80102ac:	b159      	cbz	r1, 80102c6 <_dtoa_r+0x56>
 80102ae:	685a      	ldr	r2, [r3, #4]
 80102b0:	2301      	movs	r3, #1
 80102b2:	4093      	lsls	r3, r2
 80102b4:	604a      	str	r2, [r1, #4]
 80102b6:	608b      	str	r3, [r1, #8]
 80102b8:	4648      	mov	r0, r9
 80102ba:	f001 fa49 	bl	8011750 <_Bfree>
 80102be:	2200      	movs	r2, #0
 80102c0:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80102c4:	601a      	str	r2, [r3, #0]
 80102c6:	1e2b      	subs	r3, r5, #0
 80102c8:	bfaf      	iteee	ge
 80102ca:	2300      	movge	r3, #0
 80102cc:	2201      	movlt	r2, #1
 80102ce:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80102d2:	9307      	strlt	r3, [sp, #28]
 80102d4:	bfa8      	it	ge
 80102d6:	6033      	strge	r3, [r6, #0]
 80102d8:	f8dd 801c 	ldr.w	r8, [sp, #28]
 80102dc:	4b9c      	ldr	r3, [pc, #624]	@ (8010550 <_dtoa_r+0x2e0>)
 80102de:	bfb8      	it	lt
 80102e0:	6032      	strlt	r2, [r6, #0]
 80102e2:	ea33 0308 	bics.w	r3, r3, r8
 80102e6:	d112      	bne.n	801030e <_dtoa_r+0x9e>
 80102e8:	f242 730f 	movw	r3, #9999	@ 0x270f
 80102ec:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 80102ee:	6013      	str	r3, [r2, #0]
 80102f0:	f3c8 0313 	ubfx	r3, r8, #0, #20
 80102f4:	4323      	orrs	r3, r4
 80102f6:	f000 855e 	beq.w	8010db6 <_dtoa_r+0xb46>
 80102fa:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80102fc:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8010554 <_dtoa_r+0x2e4>
 8010300:	2b00      	cmp	r3, #0
 8010302:	f000 8560 	beq.w	8010dc6 <_dtoa_r+0xb56>
 8010306:	f10a 0303 	add.w	r3, sl, #3
 801030a:	f000 bd5a 	b.w	8010dc2 <_dtoa_r+0xb52>
 801030e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8010312:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8010316:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 801031a:	2200      	movs	r2, #0
 801031c:	2300      	movs	r3, #0
 801031e:	f7f0 fddf 	bl	8000ee0 <__aeabi_dcmpeq>
 8010322:	4607      	mov	r7, r0
 8010324:	b158      	cbz	r0, 801033e <_dtoa_r+0xce>
 8010326:	2301      	movs	r3, #1
 8010328:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 801032a:	6013      	str	r3, [r2, #0]
 801032c:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 801032e:	b113      	cbz	r3, 8010336 <_dtoa_r+0xc6>
 8010330:	4b89      	ldr	r3, [pc, #548]	@ (8010558 <_dtoa_r+0x2e8>)
 8010332:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8010334:	6013      	str	r3, [r2, #0]
 8010336:	f8df a224 	ldr.w	sl, [pc, #548]	@ 801055c <_dtoa_r+0x2ec>
 801033a:	f000 bd44 	b.w	8010dc6 <_dtoa_r+0xb56>
 801033e:	ab14      	add	r3, sp, #80	@ 0x50
 8010340:	9301      	str	r3, [sp, #4]
 8010342:	ab15      	add	r3, sp, #84	@ 0x54
 8010344:	9300      	str	r3, [sp, #0]
 8010346:	4648      	mov	r0, r9
 8010348:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 801034c:	f001 fd94 	bl	8011e78 <__d2b>
 8010350:	f3c8 560a 	ubfx	r6, r8, #20, #11
 8010354:	9003      	str	r0, [sp, #12]
 8010356:	2e00      	cmp	r6, #0
 8010358:	d078      	beq.n	801044c <_dtoa_r+0x1dc>
 801035a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 801035e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8010360:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8010364:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8010368:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 801036c:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8010370:	9712      	str	r7, [sp, #72]	@ 0x48
 8010372:	4619      	mov	r1, r3
 8010374:	2200      	movs	r2, #0
 8010376:	4b7a      	ldr	r3, [pc, #488]	@ (8010560 <_dtoa_r+0x2f0>)
 8010378:	f7f0 f992 	bl	80006a0 <__aeabi_dsub>
 801037c:	a36c      	add	r3, pc, #432	@ (adr r3, 8010530 <_dtoa_r+0x2c0>)
 801037e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010382:	f7f0 fb45 	bl	8000a10 <__aeabi_dmul>
 8010386:	a36c      	add	r3, pc, #432	@ (adr r3, 8010538 <_dtoa_r+0x2c8>)
 8010388:	e9d3 2300 	ldrd	r2, r3, [r3]
 801038c:	f7f0 f98a 	bl	80006a4 <__adddf3>
 8010390:	4604      	mov	r4, r0
 8010392:	4630      	mov	r0, r6
 8010394:	460d      	mov	r5, r1
 8010396:	f7f0 fad1 	bl	800093c <__aeabi_i2d>
 801039a:	a369      	add	r3, pc, #420	@ (adr r3, 8010540 <_dtoa_r+0x2d0>)
 801039c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80103a0:	f7f0 fb36 	bl	8000a10 <__aeabi_dmul>
 80103a4:	4602      	mov	r2, r0
 80103a6:	460b      	mov	r3, r1
 80103a8:	4620      	mov	r0, r4
 80103aa:	4629      	mov	r1, r5
 80103ac:	f7f0 f97a 	bl	80006a4 <__adddf3>
 80103b0:	4604      	mov	r4, r0
 80103b2:	460d      	mov	r5, r1
 80103b4:	f7f0 fddc 	bl	8000f70 <__aeabi_d2iz>
 80103b8:	2200      	movs	r2, #0
 80103ba:	4607      	mov	r7, r0
 80103bc:	2300      	movs	r3, #0
 80103be:	4620      	mov	r0, r4
 80103c0:	4629      	mov	r1, r5
 80103c2:	f7f0 fd97 	bl	8000ef4 <__aeabi_dcmplt>
 80103c6:	b140      	cbz	r0, 80103da <_dtoa_r+0x16a>
 80103c8:	4638      	mov	r0, r7
 80103ca:	f7f0 fab7 	bl	800093c <__aeabi_i2d>
 80103ce:	4622      	mov	r2, r4
 80103d0:	462b      	mov	r3, r5
 80103d2:	f7f0 fd85 	bl	8000ee0 <__aeabi_dcmpeq>
 80103d6:	b900      	cbnz	r0, 80103da <_dtoa_r+0x16a>
 80103d8:	3f01      	subs	r7, #1
 80103da:	2f16      	cmp	r7, #22
 80103dc:	d854      	bhi.n	8010488 <_dtoa_r+0x218>
 80103de:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80103e2:	4b60      	ldr	r3, [pc, #384]	@ (8010564 <_dtoa_r+0x2f4>)
 80103e4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80103e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80103ec:	f7f0 fd82 	bl	8000ef4 <__aeabi_dcmplt>
 80103f0:	2800      	cmp	r0, #0
 80103f2:	d04b      	beq.n	801048c <_dtoa_r+0x21c>
 80103f4:	2300      	movs	r3, #0
 80103f6:	3f01      	subs	r7, #1
 80103f8:	930f      	str	r3, [sp, #60]	@ 0x3c
 80103fa:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80103fc:	1b9b      	subs	r3, r3, r6
 80103fe:	1e5a      	subs	r2, r3, #1
 8010400:	bf49      	itett	mi
 8010402:	f1c3 0301 	rsbmi	r3, r3, #1
 8010406:	2300      	movpl	r3, #0
 8010408:	9304      	strmi	r3, [sp, #16]
 801040a:	2300      	movmi	r3, #0
 801040c:	9209      	str	r2, [sp, #36]	@ 0x24
 801040e:	bf54      	ite	pl
 8010410:	9304      	strpl	r3, [sp, #16]
 8010412:	9309      	strmi	r3, [sp, #36]	@ 0x24
 8010414:	2f00      	cmp	r7, #0
 8010416:	db3b      	blt.n	8010490 <_dtoa_r+0x220>
 8010418:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801041a:	970e      	str	r7, [sp, #56]	@ 0x38
 801041c:	443b      	add	r3, r7
 801041e:	9309      	str	r3, [sp, #36]	@ 0x24
 8010420:	2300      	movs	r3, #0
 8010422:	930a      	str	r3, [sp, #40]	@ 0x28
 8010424:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8010426:	2b09      	cmp	r3, #9
 8010428:	d865      	bhi.n	80104f6 <_dtoa_r+0x286>
 801042a:	2b05      	cmp	r3, #5
 801042c:	bfc4      	itt	gt
 801042e:	3b04      	subgt	r3, #4
 8010430:	9320      	strgt	r3, [sp, #128]	@ 0x80
 8010432:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8010434:	bfc8      	it	gt
 8010436:	2400      	movgt	r4, #0
 8010438:	f1a3 0302 	sub.w	r3, r3, #2
 801043c:	bfd8      	it	le
 801043e:	2401      	movle	r4, #1
 8010440:	2b03      	cmp	r3, #3
 8010442:	d864      	bhi.n	801050e <_dtoa_r+0x29e>
 8010444:	e8df f003 	tbb	[pc, r3]
 8010448:	2c385553 	.word	0x2c385553
 801044c:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8010450:	441e      	add	r6, r3
 8010452:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8010456:	2b20      	cmp	r3, #32
 8010458:	bfc1      	itttt	gt
 801045a:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 801045e:	fa08 f803 	lslgt.w	r8, r8, r3
 8010462:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8010466:	fa24 f303 	lsrgt.w	r3, r4, r3
 801046a:	bfd6      	itet	le
 801046c:	f1c3 0320 	rsble	r3, r3, #32
 8010470:	ea48 0003 	orrgt.w	r0, r8, r3
 8010474:	fa04 f003 	lslle.w	r0, r4, r3
 8010478:	f7f0 fa50 	bl	800091c <__aeabi_ui2d>
 801047c:	2201      	movs	r2, #1
 801047e:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8010482:	3e01      	subs	r6, #1
 8010484:	9212      	str	r2, [sp, #72]	@ 0x48
 8010486:	e774      	b.n	8010372 <_dtoa_r+0x102>
 8010488:	2301      	movs	r3, #1
 801048a:	e7b5      	b.n	80103f8 <_dtoa_r+0x188>
 801048c:	900f      	str	r0, [sp, #60]	@ 0x3c
 801048e:	e7b4      	b.n	80103fa <_dtoa_r+0x18a>
 8010490:	9b04      	ldr	r3, [sp, #16]
 8010492:	1bdb      	subs	r3, r3, r7
 8010494:	9304      	str	r3, [sp, #16]
 8010496:	427b      	negs	r3, r7
 8010498:	930a      	str	r3, [sp, #40]	@ 0x28
 801049a:	2300      	movs	r3, #0
 801049c:	930e      	str	r3, [sp, #56]	@ 0x38
 801049e:	e7c1      	b.n	8010424 <_dtoa_r+0x1b4>
 80104a0:	2301      	movs	r3, #1
 80104a2:	930b      	str	r3, [sp, #44]	@ 0x2c
 80104a4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80104a6:	eb07 0b03 	add.w	fp, r7, r3
 80104aa:	f10b 0301 	add.w	r3, fp, #1
 80104ae:	2b01      	cmp	r3, #1
 80104b0:	9308      	str	r3, [sp, #32]
 80104b2:	bfb8      	it	lt
 80104b4:	2301      	movlt	r3, #1
 80104b6:	e006      	b.n	80104c6 <_dtoa_r+0x256>
 80104b8:	2301      	movs	r3, #1
 80104ba:	930b      	str	r3, [sp, #44]	@ 0x2c
 80104bc:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80104be:	2b00      	cmp	r3, #0
 80104c0:	dd28      	ble.n	8010514 <_dtoa_r+0x2a4>
 80104c2:	469b      	mov	fp, r3
 80104c4:	9308      	str	r3, [sp, #32]
 80104c6:	2100      	movs	r1, #0
 80104c8:	2204      	movs	r2, #4
 80104ca:	f8d9 001c 	ldr.w	r0, [r9, #28]
 80104ce:	f102 0514 	add.w	r5, r2, #20
 80104d2:	429d      	cmp	r5, r3
 80104d4:	d926      	bls.n	8010524 <_dtoa_r+0x2b4>
 80104d6:	6041      	str	r1, [r0, #4]
 80104d8:	4648      	mov	r0, r9
 80104da:	f001 f8f9 	bl	80116d0 <_Balloc>
 80104de:	4682      	mov	sl, r0
 80104e0:	2800      	cmp	r0, #0
 80104e2:	d143      	bne.n	801056c <_dtoa_r+0x2fc>
 80104e4:	4602      	mov	r2, r0
 80104e6:	f240 11af 	movw	r1, #431	@ 0x1af
 80104ea:	4b1f      	ldr	r3, [pc, #124]	@ (8010568 <_dtoa_r+0x2f8>)
 80104ec:	e6d4      	b.n	8010298 <_dtoa_r+0x28>
 80104ee:	2300      	movs	r3, #0
 80104f0:	e7e3      	b.n	80104ba <_dtoa_r+0x24a>
 80104f2:	2300      	movs	r3, #0
 80104f4:	e7d5      	b.n	80104a2 <_dtoa_r+0x232>
 80104f6:	2401      	movs	r4, #1
 80104f8:	2300      	movs	r3, #0
 80104fa:	940b      	str	r4, [sp, #44]	@ 0x2c
 80104fc:	9320      	str	r3, [sp, #128]	@ 0x80
 80104fe:	f04f 3bff 	mov.w	fp, #4294967295
 8010502:	2200      	movs	r2, #0
 8010504:	2312      	movs	r3, #18
 8010506:	f8cd b020 	str.w	fp, [sp, #32]
 801050a:	9221      	str	r2, [sp, #132]	@ 0x84
 801050c:	e7db      	b.n	80104c6 <_dtoa_r+0x256>
 801050e:	2301      	movs	r3, #1
 8010510:	930b      	str	r3, [sp, #44]	@ 0x2c
 8010512:	e7f4      	b.n	80104fe <_dtoa_r+0x28e>
 8010514:	f04f 0b01 	mov.w	fp, #1
 8010518:	465b      	mov	r3, fp
 801051a:	f8cd b020 	str.w	fp, [sp, #32]
 801051e:	f8cd b084 	str.w	fp, [sp, #132]	@ 0x84
 8010522:	e7d0      	b.n	80104c6 <_dtoa_r+0x256>
 8010524:	3101      	adds	r1, #1
 8010526:	0052      	lsls	r2, r2, #1
 8010528:	e7d1      	b.n	80104ce <_dtoa_r+0x25e>
 801052a:	bf00      	nop
 801052c:	f3af 8000 	nop.w
 8010530:	636f4361 	.word	0x636f4361
 8010534:	3fd287a7 	.word	0x3fd287a7
 8010538:	8b60c8b3 	.word	0x8b60c8b3
 801053c:	3fc68a28 	.word	0x3fc68a28
 8010540:	509f79fb 	.word	0x509f79fb
 8010544:	3fd34413 	.word	0x3fd34413
 8010548:	08013a91 	.word	0x08013a91
 801054c:	08013aa8 	.word	0x08013aa8
 8010550:	7ff00000 	.word	0x7ff00000
 8010554:	08013a8d 	.word	0x08013a8d
 8010558:	08013bf2 	.word	0x08013bf2
 801055c:	08013bf1 	.word	0x08013bf1
 8010560:	3ff80000 	.word	0x3ff80000
 8010564:	08013de8 	.word	0x08013de8
 8010568:	08013b00 	.word	0x08013b00
 801056c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8010570:	6018      	str	r0, [r3, #0]
 8010572:	9b08      	ldr	r3, [sp, #32]
 8010574:	2b0e      	cmp	r3, #14
 8010576:	f200 80a1 	bhi.w	80106bc <_dtoa_r+0x44c>
 801057a:	2c00      	cmp	r4, #0
 801057c:	f000 809e 	beq.w	80106bc <_dtoa_r+0x44c>
 8010580:	2f00      	cmp	r7, #0
 8010582:	dd33      	ble.n	80105ec <_dtoa_r+0x37c>
 8010584:	4b9c      	ldr	r3, [pc, #624]	@ (80107f8 <_dtoa_r+0x588>)
 8010586:	f007 020f 	and.w	r2, r7, #15
 801058a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801058e:	05f8      	lsls	r0, r7, #23
 8010590:	e9d3 3400 	ldrd	r3, r4, [r3]
 8010594:	e9cd 3410 	strd	r3, r4, [sp, #64]	@ 0x40
 8010598:	ea4f 1427 	mov.w	r4, r7, asr #4
 801059c:	d516      	bpl.n	80105cc <_dtoa_r+0x35c>
 801059e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80105a2:	4b96      	ldr	r3, [pc, #600]	@ (80107fc <_dtoa_r+0x58c>)
 80105a4:	2603      	movs	r6, #3
 80105a6:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80105aa:	f7f0 fb5b 	bl	8000c64 <__aeabi_ddiv>
 80105ae:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80105b2:	f004 040f 	and.w	r4, r4, #15
 80105b6:	4d91      	ldr	r5, [pc, #580]	@ (80107fc <_dtoa_r+0x58c>)
 80105b8:	b954      	cbnz	r4, 80105d0 <_dtoa_r+0x360>
 80105ba:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80105be:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80105c2:	f7f0 fb4f 	bl	8000c64 <__aeabi_ddiv>
 80105c6:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80105ca:	e028      	b.n	801061e <_dtoa_r+0x3ae>
 80105cc:	2602      	movs	r6, #2
 80105ce:	e7f2      	b.n	80105b6 <_dtoa_r+0x346>
 80105d0:	07e1      	lsls	r1, r4, #31
 80105d2:	d508      	bpl.n	80105e6 <_dtoa_r+0x376>
 80105d4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80105d8:	e9d5 2300 	ldrd	r2, r3, [r5]
 80105dc:	f7f0 fa18 	bl	8000a10 <__aeabi_dmul>
 80105e0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80105e4:	3601      	adds	r6, #1
 80105e6:	1064      	asrs	r4, r4, #1
 80105e8:	3508      	adds	r5, #8
 80105ea:	e7e5      	b.n	80105b8 <_dtoa_r+0x348>
 80105ec:	f000 80af 	beq.w	801074e <_dtoa_r+0x4de>
 80105f0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80105f4:	427c      	negs	r4, r7
 80105f6:	4b80      	ldr	r3, [pc, #512]	@ (80107f8 <_dtoa_r+0x588>)
 80105f8:	f004 020f 	and.w	r2, r4, #15
 80105fc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8010600:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010604:	f7f0 fa04 	bl	8000a10 <__aeabi_dmul>
 8010608:	2602      	movs	r6, #2
 801060a:	2300      	movs	r3, #0
 801060c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8010610:	4d7a      	ldr	r5, [pc, #488]	@ (80107fc <_dtoa_r+0x58c>)
 8010612:	1124      	asrs	r4, r4, #4
 8010614:	2c00      	cmp	r4, #0
 8010616:	f040 808f 	bne.w	8010738 <_dtoa_r+0x4c8>
 801061a:	2b00      	cmp	r3, #0
 801061c:	d1d3      	bne.n	80105c6 <_dtoa_r+0x356>
 801061e:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 8010622:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8010624:	2b00      	cmp	r3, #0
 8010626:	f000 8094 	beq.w	8010752 <_dtoa_r+0x4e2>
 801062a:	2200      	movs	r2, #0
 801062c:	4620      	mov	r0, r4
 801062e:	4629      	mov	r1, r5
 8010630:	4b73      	ldr	r3, [pc, #460]	@ (8010800 <_dtoa_r+0x590>)
 8010632:	f7f0 fc5f 	bl	8000ef4 <__aeabi_dcmplt>
 8010636:	2800      	cmp	r0, #0
 8010638:	f000 808b 	beq.w	8010752 <_dtoa_r+0x4e2>
 801063c:	9b08      	ldr	r3, [sp, #32]
 801063e:	2b00      	cmp	r3, #0
 8010640:	f000 8087 	beq.w	8010752 <_dtoa_r+0x4e2>
 8010644:	f1bb 0f00 	cmp.w	fp, #0
 8010648:	dd34      	ble.n	80106b4 <_dtoa_r+0x444>
 801064a:	4620      	mov	r0, r4
 801064c:	2200      	movs	r2, #0
 801064e:	4629      	mov	r1, r5
 8010650:	4b6c      	ldr	r3, [pc, #432]	@ (8010804 <_dtoa_r+0x594>)
 8010652:	f7f0 f9dd 	bl	8000a10 <__aeabi_dmul>
 8010656:	465c      	mov	r4, fp
 8010658:	e9cd 0106 	strd	r0, r1, [sp, #24]
 801065c:	f107 38ff 	add.w	r8, r7, #4294967295
 8010660:	3601      	adds	r6, #1
 8010662:	4630      	mov	r0, r6
 8010664:	f7f0 f96a 	bl	800093c <__aeabi_i2d>
 8010668:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801066c:	f7f0 f9d0 	bl	8000a10 <__aeabi_dmul>
 8010670:	2200      	movs	r2, #0
 8010672:	4b65      	ldr	r3, [pc, #404]	@ (8010808 <_dtoa_r+0x598>)
 8010674:	f7f0 f816 	bl	80006a4 <__adddf3>
 8010678:	4605      	mov	r5, r0
 801067a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 801067e:	2c00      	cmp	r4, #0
 8010680:	d16a      	bne.n	8010758 <_dtoa_r+0x4e8>
 8010682:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8010686:	2200      	movs	r2, #0
 8010688:	4b60      	ldr	r3, [pc, #384]	@ (801080c <_dtoa_r+0x59c>)
 801068a:	f7f0 f809 	bl	80006a0 <__aeabi_dsub>
 801068e:	4602      	mov	r2, r0
 8010690:	460b      	mov	r3, r1
 8010692:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8010696:	462a      	mov	r2, r5
 8010698:	4633      	mov	r3, r6
 801069a:	f7f0 fc49 	bl	8000f30 <__aeabi_dcmpgt>
 801069e:	2800      	cmp	r0, #0
 80106a0:	f040 8298 	bne.w	8010bd4 <_dtoa_r+0x964>
 80106a4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80106a8:	462a      	mov	r2, r5
 80106aa:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80106ae:	f7f0 fc21 	bl	8000ef4 <__aeabi_dcmplt>
 80106b2:	bb38      	cbnz	r0, 8010704 <_dtoa_r+0x494>
 80106b4:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 80106b8:	e9cd 3406 	strd	r3, r4, [sp, #24]
 80106bc:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80106be:	2b00      	cmp	r3, #0
 80106c0:	f2c0 8157 	blt.w	8010972 <_dtoa_r+0x702>
 80106c4:	2f0e      	cmp	r7, #14
 80106c6:	f300 8154 	bgt.w	8010972 <_dtoa_r+0x702>
 80106ca:	4b4b      	ldr	r3, [pc, #300]	@ (80107f8 <_dtoa_r+0x588>)
 80106cc:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80106d0:	e9d3 3400 	ldrd	r3, r4, [r3]
 80106d4:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80106d8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80106da:	2b00      	cmp	r3, #0
 80106dc:	f280 80e5 	bge.w	80108aa <_dtoa_r+0x63a>
 80106e0:	9b08      	ldr	r3, [sp, #32]
 80106e2:	2b00      	cmp	r3, #0
 80106e4:	f300 80e1 	bgt.w	80108aa <_dtoa_r+0x63a>
 80106e8:	d10c      	bne.n	8010704 <_dtoa_r+0x494>
 80106ea:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80106ee:	2200      	movs	r2, #0
 80106f0:	4b46      	ldr	r3, [pc, #280]	@ (801080c <_dtoa_r+0x59c>)
 80106f2:	f7f0 f98d 	bl	8000a10 <__aeabi_dmul>
 80106f6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80106fa:	f7f0 fc0f 	bl	8000f1c <__aeabi_dcmpge>
 80106fe:	2800      	cmp	r0, #0
 8010700:	f000 8266 	beq.w	8010bd0 <_dtoa_r+0x960>
 8010704:	2400      	movs	r4, #0
 8010706:	4625      	mov	r5, r4
 8010708:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 801070a:	4656      	mov	r6, sl
 801070c:	ea6f 0803 	mvn.w	r8, r3
 8010710:	2700      	movs	r7, #0
 8010712:	4621      	mov	r1, r4
 8010714:	4648      	mov	r0, r9
 8010716:	f001 f81b 	bl	8011750 <_Bfree>
 801071a:	2d00      	cmp	r5, #0
 801071c:	f000 80bd 	beq.w	801089a <_dtoa_r+0x62a>
 8010720:	b12f      	cbz	r7, 801072e <_dtoa_r+0x4be>
 8010722:	42af      	cmp	r7, r5
 8010724:	d003      	beq.n	801072e <_dtoa_r+0x4be>
 8010726:	4639      	mov	r1, r7
 8010728:	4648      	mov	r0, r9
 801072a:	f001 f811 	bl	8011750 <_Bfree>
 801072e:	4629      	mov	r1, r5
 8010730:	4648      	mov	r0, r9
 8010732:	f001 f80d 	bl	8011750 <_Bfree>
 8010736:	e0b0      	b.n	801089a <_dtoa_r+0x62a>
 8010738:	07e2      	lsls	r2, r4, #31
 801073a:	d505      	bpl.n	8010748 <_dtoa_r+0x4d8>
 801073c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8010740:	f7f0 f966 	bl	8000a10 <__aeabi_dmul>
 8010744:	2301      	movs	r3, #1
 8010746:	3601      	adds	r6, #1
 8010748:	1064      	asrs	r4, r4, #1
 801074a:	3508      	adds	r5, #8
 801074c:	e762      	b.n	8010614 <_dtoa_r+0x3a4>
 801074e:	2602      	movs	r6, #2
 8010750:	e765      	b.n	801061e <_dtoa_r+0x3ae>
 8010752:	46b8      	mov	r8, r7
 8010754:	9c08      	ldr	r4, [sp, #32]
 8010756:	e784      	b.n	8010662 <_dtoa_r+0x3f2>
 8010758:	4b27      	ldr	r3, [pc, #156]	@ (80107f8 <_dtoa_r+0x588>)
 801075a:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 801075c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8010760:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8010764:	4454      	add	r4, sl
 8010766:	2900      	cmp	r1, #0
 8010768:	d054      	beq.n	8010814 <_dtoa_r+0x5a4>
 801076a:	2000      	movs	r0, #0
 801076c:	4928      	ldr	r1, [pc, #160]	@ (8010810 <_dtoa_r+0x5a0>)
 801076e:	f7f0 fa79 	bl	8000c64 <__aeabi_ddiv>
 8010772:	4633      	mov	r3, r6
 8010774:	462a      	mov	r2, r5
 8010776:	f7ef ff93 	bl	80006a0 <__aeabi_dsub>
 801077a:	4656      	mov	r6, sl
 801077c:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8010780:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8010784:	f7f0 fbf4 	bl	8000f70 <__aeabi_d2iz>
 8010788:	4605      	mov	r5, r0
 801078a:	f7f0 f8d7 	bl	800093c <__aeabi_i2d>
 801078e:	4602      	mov	r2, r0
 8010790:	460b      	mov	r3, r1
 8010792:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8010796:	f7ef ff83 	bl	80006a0 <__aeabi_dsub>
 801079a:	4602      	mov	r2, r0
 801079c:	460b      	mov	r3, r1
 801079e:	3530      	adds	r5, #48	@ 0x30
 80107a0:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80107a4:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80107a8:	f806 5b01 	strb.w	r5, [r6], #1
 80107ac:	f7f0 fba2 	bl	8000ef4 <__aeabi_dcmplt>
 80107b0:	2800      	cmp	r0, #0
 80107b2:	d172      	bne.n	801089a <_dtoa_r+0x62a>
 80107b4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80107b8:	2000      	movs	r0, #0
 80107ba:	4911      	ldr	r1, [pc, #68]	@ (8010800 <_dtoa_r+0x590>)
 80107bc:	f7ef ff70 	bl	80006a0 <__aeabi_dsub>
 80107c0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80107c4:	f7f0 fb96 	bl	8000ef4 <__aeabi_dcmplt>
 80107c8:	2800      	cmp	r0, #0
 80107ca:	f040 80b4 	bne.w	8010936 <_dtoa_r+0x6c6>
 80107ce:	42a6      	cmp	r6, r4
 80107d0:	f43f af70 	beq.w	80106b4 <_dtoa_r+0x444>
 80107d4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80107d8:	2200      	movs	r2, #0
 80107da:	4b0a      	ldr	r3, [pc, #40]	@ (8010804 <_dtoa_r+0x594>)
 80107dc:	f7f0 f918 	bl	8000a10 <__aeabi_dmul>
 80107e0:	2200      	movs	r2, #0
 80107e2:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80107e6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80107ea:	4b06      	ldr	r3, [pc, #24]	@ (8010804 <_dtoa_r+0x594>)
 80107ec:	f7f0 f910 	bl	8000a10 <__aeabi_dmul>
 80107f0:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80107f4:	e7c4      	b.n	8010780 <_dtoa_r+0x510>
 80107f6:	bf00      	nop
 80107f8:	08013de8 	.word	0x08013de8
 80107fc:	08013dc0 	.word	0x08013dc0
 8010800:	3ff00000 	.word	0x3ff00000
 8010804:	40240000 	.word	0x40240000
 8010808:	401c0000 	.word	0x401c0000
 801080c:	40140000 	.word	0x40140000
 8010810:	3fe00000 	.word	0x3fe00000
 8010814:	4631      	mov	r1, r6
 8010816:	4628      	mov	r0, r5
 8010818:	f7f0 f8fa 	bl	8000a10 <__aeabi_dmul>
 801081c:	4656      	mov	r6, sl
 801081e:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8010822:	9413      	str	r4, [sp, #76]	@ 0x4c
 8010824:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8010828:	f7f0 fba2 	bl	8000f70 <__aeabi_d2iz>
 801082c:	4605      	mov	r5, r0
 801082e:	f7f0 f885 	bl	800093c <__aeabi_i2d>
 8010832:	4602      	mov	r2, r0
 8010834:	460b      	mov	r3, r1
 8010836:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801083a:	f7ef ff31 	bl	80006a0 <__aeabi_dsub>
 801083e:	4602      	mov	r2, r0
 8010840:	460b      	mov	r3, r1
 8010842:	3530      	adds	r5, #48	@ 0x30
 8010844:	f806 5b01 	strb.w	r5, [r6], #1
 8010848:	42a6      	cmp	r6, r4
 801084a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 801084e:	f04f 0200 	mov.w	r2, #0
 8010852:	d124      	bne.n	801089e <_dtoa_r+0x62e>
 8010854:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8010858:	4bae      	ldr	r3, [pc, #696]	@ (8010b14 <_dtoa_r+0x8a4>)
 801085a:	f7ef ff23 	bl	80006a4 <__adddf3>
 801085e:	4602      	mov	r2, r0
 8010860:	460b      	mov	r3, r1
 8010862:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8010866:	f7f0 fb63 	bl	8000f30 <__aeabi_dcmpgt>
 801086a:	2800      	cmp	r0, #0
 801086c:	d163      	bne.n	8010936 <_dtoa_r+0x6c6>
 801086e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8010872:	2000      	movs	r0, #0
 8010874:	49a7      	ldr	r1, [pc, #668]	@ (8010b14 <_dtoa_r+0x8a4>)
 8010876:	f7ef ff13 	bl	80006a0 <__aeabi_dsub>
 801087a:	4602      	mov	r2, r0
 801087c:	460b      	mov	r3, r1
 801087e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8010882:	f7f0 fb37 	bl	8000ef4 <__aeabi_dcmplt>
 8010886:	2800      	cmp	r0, #0
 8010888:	f43f af14 	beq.w	80106b4 <_dtoa_r+0x444>
 801088c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 801088e:	1e73      	subs	r3, r6, #1
 8010890:	9313      	str	r3, [sp, #76]	@ 0x4c
 8010892:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8010896:	2b30      	cmp	r3, #48	@ 0x30
 8010898:	d0f8      	beq.n	801088c <_dtoa_r+0x61c>
 801089a:	4647      	mov	r7, r8
 801089c:	e03b      	b.n	8010916 <_dtoa_r+0x6a6>
 801089e:	4b9e      	ldr	r3, [pc, #632]	@ (8010b18 <_dtoa_r+0x8a8>)
 80108a0:	f7f0 f8b6 	bl	8000a10 <__aeabi_dmul>
 80108a4:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80108a8:	e7bc      	b.n	8010824 <_dtoa_r+0x5b4>
 80108aa:	4656      	mov	r6, sl
 80108ac:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 80108b0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80108b4:	4620      	mov	r0, r4
 80108b6:	4629      	mov	r1, r5
 80108b8:	f7f0 f9d4 	bl	8000c64 <__aeabi_ddiv>
 80108bc:	f7f0 fb58 	bl	8000f70 <__aeabi_d2iz>
 80108c0:	4680      	mov	r8, r0
 80108c2:	f7f0 f83b 	bl	800093c <__aeabi_i2d>
 80108c6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80108ca:	f7f0 f8a1 	bl	8000a10 <__aeabi_dmul>
 80108ce:	4602      	mov	r2, r0
 80108d0:	460b      	mov	r3, r1
 80108d2:	4620      	mov	r0, r4
 80108d4:	4629      	mov	r1, r5
 80108d6:	f7ef fee3 	bl	80006a0 <__aeabi_dsub>
 80108da:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80108de:	9d08      	ldr	r5, [sp, #32]
 80108e0:	f806 4b01 	strb.w	r4, [r6], #1
 80108e4:	eba6 040a 	sub.w	r4, r6, sl
 80108e8:	42a5      	cmp	r5, r4
 80108ea:	4602      	mov	r2, r0
 80108ec:	460b      	mov	r3, r1
 80108ee:	d133      	bne.n	8010958 <_dtoa_r+0x6e8>
 80108f0:	f7ef fed8 	bl	80006a4 <__adddf3>
 80108f4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80108f8:	4604      	mov	r4, r0
 80108fa:	460d      	mov	r5, r1
 80108fc:	f7f0 fb18 	bl	8000f30 <__aeabi_dcmpgt>
 8010900:	b9c0      	cbnz	r0, 8010934 <_dtoa_r+0x6c4>
 8010902:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8010906:	4620      	mov	r0, r4
 8010908:	4629      	mov	r1, r5
 801090a:	f7f0 fae9 	bl	8000ee0 <__aeabi_dcmpeq>
 801090e:	b110      	cbz	r0, 8010916 <_dtoa_r+0x6a6>
 8010910:	f018 0f01 	tst.w	r8, #1
 8010914:	d10e      	bne.n	8010934 <_dtoa_r+0x6c4>
 8010916:	4648      	mov	r0, r9
 8010918:	9903      	ldr	r1, [sp, #12]
 801091a:	f000 ff19 	bl	8011750 <_Bfree>
 801091e:	2300      	movs	r3, #0
 8010920:	7033      	strb	r3, [r6, #0]
 8010922:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8010924:	3701      	adds	r7, #1
 8010926:	601f      	str	r7, [r3, #0]
 8010928:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 801092a:	2b00      	cmp	r3, #0
 801092c:	f000 824b 	beq.w	8010dc6 <_dtoa_r+0xb56>
 8010930:	601e      	str	r6, [r3, #0]
 8010932:	e248      	b.n	8010dc6 <_dtoa_r+0xb56>
 8010934:	46b8      	mov	r8, r7
 8010936:	4633      	mov	r3, r6
 8010938:	461e      	mov	r6, r3
 801093a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801093e:	2a39      	cmp	r2, #57	@ 0x39
 8010940:	d106      	bne.n	8010950 <_dtoa_r+0x6e0>
 8010942:	459a      	cmp	sl, r3
 8010944:	d1f8      	bne.n	8010938 <_dtoa_r+0x6c8>
 8010946:	2230      	movs	r2, #48	@ 0x30
 8010948:	f108 0801 	add.w	r8, r8, #1
 801094c:	f88a 2000 	strb.w	r2, [sl]
 8010950:	781a      	ldrb	r2, [r3, #0]
 8010952:	3201      	adds	r2, #1
 8010954:	701a      	strb	r2, [r3, #0]
 8010956:	e7a0      	b.n	801089a <_dtoa_r+0x62a>
 8010958:	2200      	movs	r2, #0
 801095a:	4b6f      	ldr	r3, [pc, #444]	@ (8010b18 <_dtoa_r+0x8a8>)
 801095c:	f7f0 f858 	bl	8000a10 <__aeabi_dmul>
 8010960:	2200      	movs	r2, #0
 8010962:	2300      	movs	r3, #0
 8010964:	4604      	mov	r4, r0
 8010966:	460d      	mov	r5, r1
 8010968:	f7f0 faba 	bl	8000ee0 <__aeabi_dcmpeq>
 801096c:	2800      	cmp	r0, #0
 801096e:	d09f      	beq.n	80108b0 <_dtoa_r+0x640>
 8010970:	e7d1      	b.n	8010916 <_dtoa_r+0x6a6>
 8010972:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8010974:	2a00      	cmp	r2, #0
 8010976:	f000 80ea 	beq.w	8010b4e <_dtoa_r+0x8de>
 801097a:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 801097c:	2a01      	cmp	r2, #1
 801097e:	f300 80cd 	bgt.w	8010b1c <_dtoa_r+0x8ac>
 8010982:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8010984:	2a00      	cmp	r2, #0
 8010986:	f000 80c1 	beq.w	8010b0c <_dtoa_r+0x89c>
 801098a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 801098e:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8010990:	9e04      	ldr	r6, [sp, #16]
 8010992:	9a04      	ldr	r2, [sp, #16]
 8010994:	2101      	movs	r1, #1
 8010996:	441a      	add	r2, r3
 8010998:	9204      	str	r2, [sp, #16]
 801099a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801099c:	4648      	mov	r0, r9
 801099e:	441a      	add	r2, r3
 80109a0:	9209      	str	r2, [sp, #36]	@ 0x24
 80109a2:	f000 ffd3 	bl	801194c <__i2b>
 80109a6:	4605      	mov	r5, r0
 80109a8:	b166      	cbz	r6, 80109c4 <_dtoa_r+0x754>
 80109aa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80109ac:	2b00      	cmp	r3, #0
 80109ae:	dd09      	ble.n	80109c4 <_dtoa_r+0x754>
 80109b0:	42b3      	cmp	r3, r6
 80109b2:	bfa8      	it	ge
 80109b4:	4633      	movge	r3, r6
 80109b6:	9a04      	ldr	r2, [sp, #16]
 80109b8:	1af6      	subs	r6, r6, r3
 80109ba:	1ad2      	subs	r2, r2, r3
 80109bc:	9204      	str	r2, [sp, #16]
 80109be:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80109c0:	1ad3      	subs	r3, r2, r3
 80109c2:	9309      	str	r3, [sp, #36]	@ 0x24
 80109c4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80109c6:	b30b      	cbz	r3, 8010a0c <_dtoa_r+0x79c>
 80109c8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80109ca:	2b00      	cmp	r3, #0
 80109cc:	f000 80c6 	beq.w	8010b5c <_dtoa_r+0x8ec>
 80109d0:	2c00      	cmp	r4, #0
 80109d2:	f000 80c0 	beq.w	8010b56 <_dtoa_r+0x8e6>
 80109d6:	4629      	mov	r1, r5
 80109d8:	4622      	mov	r2, r4
 80109da:	4648      	mov	r0, r9
 80109dc:	f001 f86e 	bl	8011abc <__pow5mult>
 80109e0:	9a03      	ldr	r2, [sp, #12]
 80109e2:	4601      	mov	r1, r0
 80109e4:	4605      	mov	r5, r0
 80109e6:	4648      	mov	r0, r9
 80109e8:	f000 ffc6 	bl	8011978 <__multiply>
 80109ec:	9903      	ldr	r1, [sp, #12]
 80109ee:	4680      	mov	r8, r0
 80109f0:	4648      	mov	r0, r9
 80109f2:	f000 fead 	bl	8011750 <_Bfree>
 80109f6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80109f8:	1b1b      	subs	r3, r3, r4
 80109fa:	930a      	str	r3, [sp, #40]	@ 0x28
 80109fc:	f000 80b1 	beq.w	8010b62 <_dtoa_r+0x8f2>
 8010a00:	4641      	mov	r1, r8
 8010a02:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8010a04:	4648      	mov	r0, r9
 8010a06:	f001 f859 	bl	8011abc <__pow5mult>
 8010a0a:	9003      	str	r0, [sp, #12]
 8010a0c:	2101      	movs	r1, #1
 8010a0e:	4648      	mov	r0, r9
 8010a10:	f000 ff9c 	bl	801194c <__i2b>
 8010a14:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8010a16:	4604      	mov	r4, r0
 8010a18:	2b00      	cmp	r3, #0
 8010a1a:	f000 81d8 	beq.w	8010dce <_dtoa_r+0xb5e>
 8010a1e:	461a      	mov	r2, r3
 8010a20:	4601      	mov	r1, r0
 8010a22:	4648      	mov	r0, r9
 8010a24:	f001 f84a 	bl	8011abc <__pow5mult>
 8010a28:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8010a2a:	4604      	mov	r4, r0
 8010a2c:	2b01      	cmp	r3, #1
 8010a2e:	f300 809f 	bgt.w	8010b70 <_dtoa_r+0x900>
 8010a32:	9b06      	ldr	r3, [sp, #24]
 8010a34:	2b00      	cmp	r3, #0
 8010a36:	f040 8097 	bne.w	8010b68 <_dtoa_r+0x8f8>
 8010a3a:	9b07      	ldr	r3, [sp, #28]
 8010a3c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8010a40:	2b00      	cmp	r3, #0
 8010a42:	f040 8093 	bne.w	8010b6c <_dtoa_r+0x8fc>
 8010a46:	9b07      	ldr	r3, [sp, #28]
 8010a48:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8010a4c:	0d1b      	lsrs	r3, r3, #20
 8010a4e:	051b      	lsls	r3, r3, #20
 8010a50:	b133      	cbz	r3, 8010a60 <_dtoa_r+0x7f0>
 8010a52:	9b04      	ldr	r3, [sp, #16]
 8010a54:	3301      	adds	r3, #1
 8010a56:	9304      	str	r3, [sp, #16]
 8010a58:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010a5a:	3301      	adds	r3, #1
 8010a5c:	9309      	str	r3, [sp, #36]	@ 0x24
 8010a5e:	2301      	movs	r3, #1
 8010a60:	930a      	str	r3, [sp, #40]	@ 0x28
 8010a62:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8010a64:	2b00      	cmp	r3, #0
 8010a66:	f000 81b8 	beq.w	8010dda <_dtoa_r+0xb6a>
 8010a6a:	6923      	ldr	r3, [r4, #16]
 8010a6c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8010a70:	6918      	ldr	r0, [r3, #16]
 8010a72:	f000 ff1f 	bl	80118b4 <__hi0bits>
 8010a76:	f1c0 0020 	rsb	r0, r0, #32
 8010a7a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010a7c:	4418      	add	r0, r3
 8010a7e:	f010 001f 	ands.w	r0, r0, #31
 8010a82:	f000 8082 	beq.w	8010b8a <_dtoa_r+0x91a>
 8010a86:	f1c0 0320 	rsb	r3, r0, #32
 8010a8a:	2b04      	cmp	r3, #4
 8010a8c:	dd73      	ble.n	8010b76 <_dtoa_r+0x906>
 8010a8e:	9b04      	ldr	r3, [sp, #16]
 8010a90:	f1c0 001c 	rsb	r0, r0, #28
 8010a94:	4403      	add	r3, r0
 8010a96:	9304      	str	r3, [sp, #16]
 8010a98:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010a9a:	4406      	add	r6, r0
 8010a9c:	4403      	add	r3, r0
 8010a9e:	9309      	str	r3, [sp, #36]	@ 0x24
 8010aa0:	9b04      	ldr	r3, [sp, #16]
 8010aa2:	2b00      	cmp	r3, #0
 8010aa4:	dd05      	ble.n	8010ab2 <_dtoa_r+0x842>
 8010aa6:	461a      	mov	r2, r3
 8010aa8:	4648      	mov	r0, r9
 8010aaa:	9903      	ldr	r1, [sp, #12]
 8010aac:	f001 f860 	bl	8011b70 <__lshift>
 8010ab0:	9003      	str	r0, [sp, #12]
 8010ab2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010ab4:	2b00      	cmp	r3, #0
 8010ab6:	dd05      	ble.n	8010ac4 <_dtoa_r+0x854>
 8010ab8:	4621      	mov	r1, r4
 8010aba:	461a      	mov	r2, r3
 8010abc:	4648      	mov	r0, r9
 8010abe:	f001 f857 	bl	8011b70 <__lshift>
 8010ac2:	4604      	mov	r4, r0
 8010ac4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8010ac6:	2b00      	cmp	r3, #0
 8010ac8:	d061      	beq.n	8010b8e <_dtoa_r+0x91e>
 8010aca:	4621      	mov	r1, r4
 8010acc:	9803      	ldr	r0, [sp, #12]
 8010ace:	f001 f8bb 	bl	8011c48 <__mcmp>
 8010ad2:	2800      	cmp	r0, #0
 8010ad4:	da5b      	bge.n	8010b8e <_dtoa_r+0x91e>
 8010ad6:	2300      	movs	r3, #0
 8010ad8:	220a      	movs	r2, #10
 8010ada:	4648      	mov	r0, r9
 8010adc:	9903      	ldr	r1, [sp, #12]
 8010ade:	f000 fe59 	bl	8011794 <__multadd>
 8010ae2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8010ae4:	f107 38ff 	add.w	r8, r7, #4294967295
 8010ae8:	9003      	str	r0, [sp, #12]
 8010aea:	2b00      	cmp	r3, #0
 8010aec:	f000 8177 	beq.w	8010dde <_dtoa_r+0xb6e>
 8010af0:	4629      	mov	r1, r5
 8010af2:	2300      	movs	r3, #0
 8010af4:	220a      	movs	r2, #10
 8010af6:	4648      	mov	r0, r9
 8010af8:	f000 fe4c 	bl	8011794 <__multadd>
 8010afc:	f1bb 0f00 	cmp.w	fp, #0
 8010b00:	4605      	mov	r5, r0
 8010b02:	dc6f      	bgt.n	8010be4 <_dtoa_r+0x974>
 8010b04:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8010b06:	2b02      	cmp	r3, #2
 8010b08:	dc49      	bgt.n	8010b9e <_dtoa_r+0x92e>
 8010b0a:	e06b      	b.n	8010be4 <_dtoa_r+0x974>
 8010b0c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8010b0e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8010b12:	e73c      	b.n	801098e <_dtoa_r+0x71e>
 8010b14:	3fe00000 	.word	0x3fe00000
 8010b18:	40240000 	.word	0x40240000
 8010b1c:	9b08      	ldr	r3, [sp, #32]
 8010b1e:	1e5c      	subs	r4, r3, #1
 8010b20:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010b22:	42a3      	cmp	r3, r4
 8010b24:	db09      	blt.n	8010b3a <_dtoa_r+0x8ca>
 8010b26:	1b1c      	subs	r4, r3, r4
 8010b28:	9b08      	ldr	r3, [sp, #32]
 8010b2a:	2b00      	cmp	r3, #0
 8010b2c:	f6bf af30 	bge.w	8010990 <_dtoa_r+0x720>
 8010b30:	9b04      	ldr	r3, [sp, #16]
 8010b32:	9a08      	ldr	r2, [sp, #32]
 8010b34:	1a9e      	subs	r6, r3, r2
 8010b36:	2300      	movs	r3, #0
 8010b38:	e72b      	b.n	8010992 <_dtoa_r+0x722>
 8010b3a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010b3c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8010b3e:	1ae3      	subs	r3, r4, r3
 8010b40:	441a      	add	r2, r3
 8010b42:	940a      	str	r4, [sp, #40]	@ 0x28
 8010b44:	9e04      	ldr	r6, [sp, #16]
 8010b46:	2400      	movs	r4, #0
 8010b48:	9b08      	ldr	r3, [sp, #32]
 8010b4a:	920e      	str	r2, [sp, #56]	@ 0x38
 8010b4c:	e721      	b.n	8010992 <_dtoa_r+0x722>
 8010b4e:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8010b50:	9e04      	ldr	r6, [sp, #16]
 8010b52:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8010b54:	e728      	b.n	80109a8 <_dtoa_r+0x738>
 8010b56:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8010b5a:	e751      	b.n	8010a00 <_dtoa_r+0x790>
 8010b5c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8010b5e:	9903      	ldr	r1, [sp, #12]
 8010b60:	e750      	b.n	8010a04 <_dtoa_r+0x794>
 8010b62:	f8cd 800c 	str.w	r8, [sp, #12]
 8010b66:	e751      	b.n	8010a0c <_dtoa_r+0x79c>
 8010b68:	2300      	movs	r3, #0
 8010b6a:	e779      	b.n	8010a60 <_dtoa_r+0x7f0>
 8010b6c:	9b06      	ldr	r3, [sp, #24]
 8010b6e:	e777      	b.n	8010a60 <_dtoa_r+0x7f0>
 8010b70:	2300      	movs	r3, #0
 8010b72:	930a      	str	r3, [sp, #40]	@ 0x28
 8010b74:	e779      	b.n	8010a6a <_dtoa_r+0x7fa>
 8010b76:	d093      	beq.n	8010aa0 <_dtoa_r+0x830>
 8010b78:	9a04      	ldr	r2, [sp, #16]
 8010b7a:	331c      	adds	r3, #28
 8010b7c:	441a      	add	r2, r3
 8010b7e:	9204      	str	r2, [sp, #16]
 8010b80:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8010b82:	441e      	add	r6, r3
 8010b84:	441a      	add	r2, r3
 8010b86:	9209      	str	r2, [sp, #36]	@ 0x24
 8010b88:	e78a      	b.n	8010aa0 <_dtoa_r+0x830>
 8010b8a:	4603      	mov	r3, r0
 8010b8c:	e7f4      	b.n	8010b78 <_dtoa_r+0x908>
 8010b8e:	9b08      	ldr	r3, [sp, #32]
 8010b90:	46b8      	mov	r8, r7
 8010b92:	2b00      	cmp	r3, #0
 8010b94:	dc20      	bgt.n	8010bd8 <_dtoa_r+0x968>
 8010b96:	469b      	mov	fp, r3
 8010b98:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8010b9a:	2b02      	cmp	r3, #2
 8010b9c:	dd1e      	ble.n	8010bdc <_dtoa_r+0x96c>
 8010b9e:	f1bb 0f00 	cmp.w	fp, #0
 8010ba2:	f47f adb1 	bne.w	8010708 <_dtoa_r+0x498>
 8010ba6:	4621      	mov	r1, r4
 8010ba8:	465b      	mov	r3, fp
 8010baa:	2205      	movs	r2, #5
 8010bac:	4648      	mov	r0, r9
 8010bae:	f000 fdf1 	bl	8011794 <__multadd>
 8010bb2:	4601      	mov	r1, r0
 8010bb4:	4604      	mov	r4, r0
 8010bb6:	9803      	ldr	r0, [sp, #12]
 8010bb8:	f001 f846 	bl	8011c48 <__mcmp>
 8010bbc:	2800      	cmp	r0, #0
 8010bbe:	f77f ada3 	ble.w	8010708 <_dtoa_r+0x498>
 8010bc2:	4656      	mov	r6, sl
 8010bc4:	2331      	movs	r3, #49	@ 0x31
 8010bc6:	f108 0801 	add.w	r8, r8, #1
 8010bca:	f806 3b01 	strb.w	r3, [r6], #1
 8010bce:	e59f      	b.n	8010710 <_dtoa_r+0x4a0>
 8010bd0:	46b8      	mov	r8, r7
 8010bd2:	9c08      	ldr	r4, [sp, #32]
 8010bd4:	4625      	mov	r5, r4
 8010bd6:	e7f4      	b.n	8010bc2 <_dtoa_r+0x952>
 8010bd8:	f8dd b020 	ldr.w	fp, [sp, #32]
 8010bdc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8010bde:	2b00      	cmp	r3, #0
 8010be0:	f000 8101 	beq.w	8010de6 <_dtoa_r+0xb76>
 8010be4:	2e00      	cmp	r6, #0
 8010be6:	dd05      	ble.n	8010bf4 <_dtoa_r+0x984>
 8010be8:	4629      	mov	r1, r5
 8010bea:	4632      	mov	r2, r6
 8010bec:	4648      	mov	r0, r9
 8010bee:	f000 ffbf 	bl	8011b70 <__lshift>
 8010bf2:	4605      	mov	r5, r0
 8010bf4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010bf6:	2b00      	cmp	r3, #0
 8010bf8:	d05c      	beq.n	8010cb4 <_dtoa_r+0xa44>
 8010bfa:	4648      	mov	r0, r9
 8010bfc:	6869      	ldr	r1, [r5, #4]
 8010bfe:	f000 fd67 	bl	80116d0 <_Balloc>
 8010c02:	4606      	mov	r6, r0
 8010c04:	b928      	cbnz	r0, 8010c12 <_dtoa_r+0x9a2>
 8010c06:	4602      	mov	r2, r0
 8010c08:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8010c0c:	4b80      	ldr	r3, [pc, #512]	@ (8010e10 <_dtoa_r+0xba0>)
 8010c0e:	f7ff bb43 	b.w	8010298 <_dtoa_r+0x28>
 8010c12:	692a      	ldr	r2, [r5, #16]
 8010c14:	f105 010c 	add.w	r1, r5, #12
 8010c18:	3202      	adds	r2, #2
 8010c1a:	0092      	lsls	r2, r2, #2
 8010c1c:	300c      	adds	r0, #12
 8010c1e:	f7ff fa87 	bl	8010130 <memcpy>
 8010c22:	2201      	movs	r2, #1
 8010c24:	4631      	mov	r1, r6
 8010c26:	4648      	mov	r0, r9
 8010c28:	f000 ffa2 	bl	8011b70 <__lshift>
 8010c2c:	462f      	mov	r7, r5
 8010c2e:	4605      	mov	r5, r0
 8010c30:	f10a 0301 	add.w	r3, sl, #1
 8010c34:	9304      	str	r3, [sp, #16]
 8010c36:	eb0a 030b 	add.w	r3, sl, fp
 8010c3a:	930a      	str	r3, [sp, #40]	@ 0x28
 8010c3c:	9b06      	ldr	r3, [sp, #24]
 8010c3e:	f003 0301 	and.w	r3, r3, #1
 8010c42:	9309      	str	r3, [sp, #36]	@ 0x24
 8010c44:	9b04      	ldr	r3, [sp, #16]
 8010c46:	4621      	mov	r1, r4
 8010c48:	9803      	ldr	r0, [sp, #12]
 8010c4a:	f103 3bff 	add.w	fp, r3, #4294967295
 8010c4e:	f7ff fa87 	bl	8010160 <quorem>
 8010c52:	4603      	mov	r3, r0
 8010c54:	4639      	mov	r1, r7
 8010c56:	3330      	adds	r3, #48	@ 0x30
 8010c58:	9006      	str	r0, [sp, #24]
 8010c5a:	9803      	ldr	r0, [sp, #12]
 8010c5c:	930b      	str	r3, [sp, #44]	@ 0x2c
 8010c5e:	f000 fff3 	bl	8011c48 <__mcmp>
 8010c62:	462a      	mov	r2, r5
 8010c64:	9008      	str	r0, [sp, #32]
 8010c66:	4621      	mov	r1, r4
 8010c68:	4648      	mov	r0, r9
 8010c6a:	f001 f809 	bl	8011c80 <__mdiff>
 8010c6e:	68c2      	ldr	r2, [r0, #12]
 8010c70:	4606      	mov	r6, r0
 8010c72:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8010c74:	bb02      	cbnz	r2, 8010cb8 <_dtoa_r+0xa48>
 8010c76:	4601      	mov	r1, r0
 8010c78:	9803      	ldr	r0, [sp, #12]
 8010c7a:	f000 ffe5 	bl	8011c48 <__mcmp>
 8010c7e:	4602      	mov	r2, r0
 8010c80:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8010c82:	4631      	mov	r1, r6
 8010c84:	4648      	mov	r0, r9
 8010c86:	e9cd 320b 	strd	r3, r2, [sp, #44]	@ 0x2c
 8010c8a:	f000 fd61 	bl	8011750 <_Bfree>
 8010c8e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8010c90:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8010c92:	9e04      	ldr	r6, [sp, #16]
 8010c94:	ea42 0103 	orr.w	r1, r2, r3
 8010c98:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010c9a:	4319      	orrs	r1, r3
 8010c9c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8010c9e:	d10d      	bne.n	8010cbc <_dtoa_r+0xa4c>
 8010ca0:	2b39      	cmp	r3, #57	@ 0x39
 8010ca2:	d027      	beq.n	8010cf4 <_dtoa_r+0xa84>
 8010ca4:	9a08      	ldr	r2, [sp, #32]
 8010ca6:	2a00      	cmp	r2, #0
 8010ca8:	dd01      	ble.n	8010cae <_dtoa_r+0xa3e>
 8010caa:	9b06      	ldr	r3, [sp, #24]
 8010cac:	3331      	adds	r3, #49	@ 0x31
 8010cae:	f88b 3000 	strb.w	r3, [fp]
 8010cb2:	e52e      	b.n	8010712 <_dtoa_r+0x4a2>
 8010cb4:	4628      	mov	r0, r5
 8010cb6:	e7b9      	b.n	8010c2c <_dtoa_r+0x9bc>
 8010cb8:	2201      	movs	r2, #1
 8010cba:	e7e2      	b.n	8010c82 <_dtoa_r+0xa12>
 8010cbc:	9908      	ldr	r1, [sp, #32]
 8010cbe:	2900      	cmp	r1, #0
 8010cc0:	db04      	blt.n	8010ccc <_dtoa_r+0xa5c>
 8010cc2:	9820      	ldr	r0, [sp, #128]	@ 0x80
 8010cc4:	4301      	orrs	r1, r0
 8010cc6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8010cc8:	4301      	orrs	r1, r0
 8010cca:	d120      	bne.n	8010d0e <_dtoa_r+0xa9e>
 8010ccc:	2a00      	cmp	r2, #0
 8010cce:	ddee      	ble.n	8010cae <_dtoa_r+0xa3e>
 8010cd0:	2201      	movs	r2, #1
 8010cd2:	9903      	ldr	r1, [sp, #12]
 8010cd4:	4648      	mov	r0, r9
 8010cd6:	9304      	str	r3, [sp, #16]
 8010cd8:	f000 ff4a 	bl	8011b70 <__lshift>
 8010cdc:	4621      	mov	r1, r4
 8010cde:	9003      	str	r0, [sp, #12]
 8010ce0:	f000 ffb2 	bl	8011c48 <__mcmp>
 8010ce4:	2800      	cmp	r0, #0
 8010ce6:	9b04      	ldr	r3, [sp, #16]
 8010ce8:	dc02      	bgt.n	8010cf0 <_dtoa_r+0xa80>
 8010cea:	d1e0      	bne.n	8010cae <_dtoa_r+0xa3e>
 8010cec:	07da      	lsls	r2, r3, #31
 8010cee:	d5de      	bpl.n	8010cae <_dtoa_r+0xa3e>
 8010cf0:	2b39      	cmp	r3, #57	@ 0x39
 8010cf2:	d1da      	bne.n	8010caa <_dtoa_r+0xa3a>
 8010cf4:	2339      	movs	r3, #57	@ 0x39
 8010cf6:	f88b 3000 	strb.w	r3, [fp]
 8010cfa:	4633      	mov	r3, r6
 8010cfc:	461e      	mov	r6, r3
 8010cfe:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8010d02:	3b01      	subs	r3, #1
 8010d04:	2a39      	cmp	r2, #57	@ 0x39
 8010d06:	d04e      	beq.n	8010da6 <_dtoa_r+0xb36>
 8010d08:	3201      	adds	r2, #1
 8010d0a:	701a      	strb	r2, [r3, #0]
 8010d0c:	e501      	b.n	8010712 <_dtoa_r+0x4a2>
 8010d0e:	2a00      	cmp	r2, #0
 8010d10:	dd03      	ble.n	8010d1a <_dtoa_r+0xaaa>
 8010d12:	2b39      	cmp	r3, #57	@ 0x39
 8010d14:	d0ee      	beq.n	8010cf4 <_dtoa_r+0xa84>
 8010d16:	3301      	adds	r3, #1
 8010d18:	e7c9      	b.n	8010cae <_dtoa_r+0xa3e>
 8010d1a:	9a04      	ldr	r2, [sp, #16]
 8010d1c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8010d1e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8010d22:	428a      	cmp	r2, r1
 8010d24:	d028      	beq.n	8010d78 <_dtoa_r+0xb08>
 8010d26:	2300      	movs	r3, #0
 8010d28:	220a      	movs	r2, #10
 8010d2a:	9903      	ldr	r1, [sp, #12]
 8010d2c:	4648      	mov	r0, r9
 8010d2e:	f000 fd31 	bl	8011794 <__multadd>
 8010d32:	42af      	cmp	r7, r5
 8010d34:	9003      	str	r0, [sp, #12]
 8010d36:	f04f 0300 	mov.w	r3, #0
 8010d3a:	f04f 020a 	mov.w	r2, #10
 8010d3e:	4639      	mov	r1, r7
 8010d40:	4648      	mov	r0, r9
 8010d42:	d107      	bne.n	8010d54 <_dtoa_r+0xae4>
 8010d44:	f000 fd26 	bl	8011794 <__multadd>
 8010d48:	4607      	mov	r7, r0
 8010d4a:	4605      	mov	r5, r0
 8010d4c:	9b04      	ldr	r3, [sp, #16]
 8010d4e:	3301      	adds	r3, #1
 8010d50:	9304      	str	r3, [sp, #16]
 8010d52:	e777      	b.n	8010c44 <_dtoa_r+0x9d4>
 8010d54:	f000 fd1e 	bl	8011794 <__multadd>
 8010d58:	4629      	mov	r1, r5
 8010d5a:	4607      	mov	r7, r0
 8010d5c:	2300      	movs	r3, #0
 8010d5e:	220a      	movs	r2, #10
 8010d60:	4648      	mov	r0, r9
 8010d62:	f000 fd17 	bl	8011794 <__multadd>
 8010d66:	4605      	mov	r5, r0
 8010d68:	e7f0      	b.n	8010d4c <_dtoa_r+0xadc>
 8010d6a:	f1bb 0f00 	cmp.w	fp, #0
 8010d6e:	bfcc      	ite	gt
 8010d70:	465e      	movgt	r6, fp
 8010d72:	2601      	movle	r6, #1
 8010d74:	2700      	movs	r7, #0
 8010d76:	4456      	add	r6, sl
 8010d78:	2201      	movs	r2, #1
 8010d7a:	9903      	ldr	r1, [sp, #12]
 8010d7c:	4648      	mov	r0, r9
 8010d7e:	9304      	str	r3, [sp, #16]
 8010d80:	f000 fef6 	bl	8011b70 <__lshift>
 8010d84:	4621      	mov	r1, r4
 8010d86:	9003      	str	r0, [sp, #12]
 8010d88:	f000 ff5e 	bl	8011c48 <__mcmp>
 8010d8c:	2800      	cmp	r0, #0
 8010d8e:	dcb4      	bgt.n	8010cfa <_dtoa_r+0xa8a>
 8010d90:	d102      	bne.n	8010d98 <_dtoa_r+0xb28>
 8010d92:	9b04      	ldr	r3, [sp, #16]
 8010d94:	07db      	lsls	r3, r3, #31
 8010d96:	d4b0      	bmi.n	8010cfa <_dtoa_r+0xa8a>
 8010d98:	4633      	mov	r3, r6
 8010d9a:	461e      	mov	r6, r3
 8010d9c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8010da0:	2a30      	cmp	r2, #48	@ 0x30
 8010da2:	d0fa      	beq.n	8010d9a <_dtoa_r+0xb2a>
 8010da4:	e4b5      	b.n	8010712 <_dtoa_r+0x4a2>
 8010da6:	459a      	cmp	sl, r3
 8010da8:	d1a8      	bne.n	8010cfc <_dtoa_r+0xa8c>
 8010daa:	2331      	movs	r3, #49	@ 0x31
 8010dac:	f108 0801 	add.w	r8, r8, #1
 8010db0:	f88a 3000 	strb.w	r3, [sl]
 8010db4:	e4ad      	b.n	8010712 <_dtoa_r+0x4a2>
 8010db6:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8010db8:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8010e14 <_dtoa_r+0xba4>
 8010dbc:	b11b      	cbz	r3, 8010dc6 <_dtoa_r+0xb56>
 8010dbe:	f10a 0308 	add.w	r3, sl, #8
 8010dc2:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8010dc4:	6013      	str	r3, [r2, #0]
 8010dc6:	4650      	mov	r0, sl
 8010dc8:	b017      	add	sp, #92	@ 0x5c
 8010dca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010dce:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8010dd0:	2b01      	cmp	r3, #1
 8010dd2:	f77f ae2e 	ble.w	8010a32 <_dtoa_r+0x7c2>
 8010dd6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8010dd8:	930a      	str	r3, [sp, #40]	@ 0x28
 8010dda:	2001      	movs	r0, #1
 8010ddc:	e64d      	b.n	8010a7a <_dtoa_r+0x80a>
 8010dde:	f1bb 0f00 	cmp.w	fp, #0
 8010de2:	f77f aed9 	ble.w	8010b98 <_dtoa_r+0x928>
 8010de6:	4656      	mov	r6, sl
 8010de8:	4621      	mov	r1, r4
 8010dea:	9803      	ldr	r0, [sp, #12]
 8010dec:	f7ff f9b8 	bl	8010160 <quorem>
 8010df0:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8010df4:	f806 3b01 	strb.w	r3, [r6], #1
 8010df8:	eba6 020a 	sub.w	r2, r6, sl
 8010dfc:	4593      	cmp	fp, r2
 8010dfe:	ddb4      	ble.n	8010d6a <_dtoa_r+0xafa>
 8010e00:	2300      	movs	r3, #0
 8010e02:	220a      	movs	r2, #10
 8010e04:	4648      	mov	r0, r9
 8010e06:	9903      	ldr	r1, [sp, #12]
 8010e08:	f000 fcc4 	bl	8011794 <__multadd>
 8010e0c:	9003      	str	r0, [sp, #12]
 8010e0e:	e7eb      	b.n	8010de8 <_dtoa_r+0xb78>
 8010e10:	08013b00 	.word	0x08013b00
 8010e14:	08013a84 	.word	0x08013a84

08010e18 <_free_r>:
 8010e18:	b538      	push	{r3, r4, r5, lr}
 8010e1a:	4605      	mov	r5, r0
 8010e1c:	2900      	cmp	r1, #0
 8010e1e:	d040      	beq.n	8010ea2 <_free_r+0x8a>
 8010e20:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8010e24:	1f0c      	subs	r4, r1, #4
 8010e26:	2b00      	cmp	r3, #0
 8010e28:	bfb8      	it	lt
 8010e2a:	18e4      	addlt	r4, r4, r3
 8010e2c:	f000 fc44 	bl	80116b8 <__malloc_lock>
 8010e30:	4a1c      	ldr	r2, [pc, #112]	@ (8010ea4 <_free_r+0x8c>)
 8010e32:	6813      	ldr	r3, [r2, #0]
 8010e34:	b933      	cbnz	r3, 8010e44 <_free_r+0x2c>
 8010e36:	6063      	str	r3, [r4, #4]
 8010e38:	6014      	str	r4, [r2, #0]
 8010e3a:	4628      	mov	r0, r5
 8010e3c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010e40:	f000 bc40 	b.w	80116c4 <__malloc_unlock>
 8010e44:	42a3      	cmp	r3, r4
 8010e46:	d908      	bls.n	8010e5a <_free_r+0x42>
 8010e48:	6820      	ldr	r0, [r4, #0]
 8010e4a:	1821      	adds	r1, r4, r0
 8010e4c:	428b      	cmp	r3, r1
 8010e4e:	bf01      	itttt	eq
 8010e50:	6819      	ldreq	r1, [r3, #0]
 8010e52:	685b      	ldreq	r3, [r3, #4]
 8010e54:	1809      	addeq	r1, r1, r0
 8010e56:	6021      	streq	r1, [r4, #0]
 8010e58:	e7ed      	b.n	8010e36 <_free_r+0x1e>
 8010e5a:	461a      	mov	r2, r3
 8010e5c:	685b      	ldr	r3, [r3, #4]
 8010e5e:	b10b      	cbz	r3, 8010e64 <_free_r+0x4c>
 8010e60:	42a3      	cmp	r3, r4
 8010e62:	d9fa      	bls.n	8010e5a <_free_r+0x42>
 8010e64:	6811      	ldr	r1, [r2, #0]
 8010e66:	1850      	adds	r0, r2, r1
 8010e68:	42a0      	cmp	r0, r4
 8010e6a:	d10b      	bne.n	8010e84 <_free_r+0x6c>
 8010e6c:	6820      	ldr	r0, [r4, #0]
 8010e6e:	4401      	add	r1, r0
 8010e70:	1850      	adds	r0, r2, r1
 8010e72:	4283      	cmp	r3, r0
 8010e74:	6011      	str	r1, [r2, #0]
 8010e76:	d1e0      	bne.n	8010e3a <_free_r+0x22>
 8010e78:	6818      	ldr	r0, [r3, #0]
 8010e7a:	685b      	ldr	r3, [r3, #4]
 8010e7c:	4408      	add	r0, r1
 8010e7e:	6010      	str	r0, [r2, #0]
 8010e80:	6053      	str	r3, [r2, #4]
 8010e82:	e7da      	b.n	8010e3a <_free_r+0x22>
 8010e84:	d902      	bls.n	8010e8c <_free_r+0x74>
 8010e86:	230c      	movs	r3, #12
 8010e88:	602b      	str	r3, [r5, #0]
 8010e8a:	e7d6      	b.n	8010e3a <_free_r+0x22>
 8010e8c:	6820      	ldr	r0, [r4, #0]
 8010e8e:	1821      	adds	r1, r4, r0
 8010e90:	428b      	cmp	r3, r1
 8010e92:	bf01      	itttt	eq
 8010e94:	6819      	ldreq	r1, [r3, #0]
 8010e96:	685b      	ldreq	r3, [r3, #4]
 8010e98:	1809      	addeq	r1, r1, r0
 8010e9a:	6021      	streq	r1, [r4, #0]
 8010e9c:	6063      	str	r3, [r4, #4]
 8010e9e:	6054      	str	r4, [r2, #4]
 8010ea0:	e7cb      	b.n	8010e3a <_free_r+0x22>
 8010ea2:	bd38      	pop	{r3, r4, r5, pc}
 8010ea4:	20000840 	.word	0x20000840

08010ea8 <rshift>:
 8010ea8:	6903      	ldr	r3, [r0, #16]
 8010eaa:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8010eae:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8010eb2:	f100 0414 	add.w	r4, r0, #20
 8010eb6:	ea4f 1261 	mov.w	r2, r1, asr #5
 8010eba:	dd46      	ble.n	8010f4a <rshift+0xa2>
 8010ebc:	f011 011f 	ands.w	r1, r1, #31
 8010ec0:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8010ec4:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8010ec8:	d10c      	bne.n	8010ee4 <rshift+0x3c>
 8010eca:	4629      	mov	r1, r5
 8010ecc:	f100 0710 	add.w	r7, r0, #16
 8010ed0:	42b1      	cmp	r1, r6
 8010ed2:	d335      	bcc.n	8010f40 <rshift+0x98>
 8010ed4:	1a9b      	subs	r3, r3, r2
 8010ed6:	009b      	lsls	r3, r3, #2
 8010ed8:	1eea      	subs	r2, r5, #3
 8010eda:	4296      	cmp	r6, r2
 8010edc:	bf38      	it	cc
 8010ede:	2300      	movcc	r3, #0
 8010ee0:	4423      	add	r3, r4
 8010ee2:	e015      	b.n	8010f10 <rshift+0x68>
 8010ee4:	46a1      	mov	r9, r4
 8010ee6:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8010eea:	f1c1 0820 	rsb	r8, r1, #32
 8010eee:	40cf      	lsrs	r7, r1
 8010ef0:	f105 0e04 	add.w	lr, r5, #4
 8010ef4:	4576      	cmp	r6, lr
 8010ef6:	46f4      	mov	ip, lr
 8010ef8:	d816      	bhi.n	8010f28 <rshift+0x80>
 8010efa:	1a9a      	subs	r2, r3, r2
 8010efc:	0092      	lsls	r2, r2, #2
 8010efe:	3a04      	subs	r2, #4
 8010f00:	3501      	adds	r5, #1
 8010f02:	42ae      	cmp	r6, r5
 8010f04:	bf38      	it	cc
 8010f06:	2200      	movcc	r2, #0
 8010f08:	18a3      	adds	r3, r4, r2
 8010f0a:	50a7      	str	r7, [r4, r2]
 8010f0c:	b107      	cbz	r7, 8010f10 <rshift+0x68>
 8010f0e:	3304      	adds	r3, #4
 8010f10:	42a3      	cmp	r3, r4
 8010f12:	eba3 0204 	sub.w	r2, r3, r4
 8010f16:	bf08      	it	eq
 8010f18:	2300      	moveq	r3, #0
 8010f1a:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8010f1e:	6102      	str	r2, [r0, #16]
 8010f20:	bf08      	it	eq
 8010f22:	6143      	streq	r3, [r0, #20]
 8010f24:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8010f28:	f8dc c000 	ldr.w	ip, [ip]
 8010f2c:	fa0c fc08 	lsl.w	ip, ip, r8
 8010f30:	ea4c 0707 	orr.w	r7, ip, r7
 8010f34:	f849 7b04 	str.w	r7, [r9], #4
 8010f38:	f85e 7b04 	ldr.w	r7, [lr], #4
 8010f3c:	40cf      	lsrs	r7, r1
 8010f3e:	e7d9      	b.n	8010ef4 <rshift+0x4c>
 8010f40:	f851 cb04 	ldr.w	ip, [r1], #4
 8010f44:	f847 cf04 	str.w	ip, [r7, #4]!
 8010f48:	e7c2      	b.n	8010ed0 <rshift+0x28>
 8010f4a:	4623      	mov	r3, r4
 8010f4c:	e7e0      	b.n	8010f10 <rshift+0x68>

08010f4e <__hexdig_fun>:
 8010f4e:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8010f52:	2b09      	cmp	r3, #9
 8010f54:	d802      	bhi.n	8010f5c <__hexdig_fun+0xe>
 8010f56:	3820      	subs	r0, #32
 8010f58:	b2c0      	uxtb	r0, r0
 8010f5a:	4770      	bx	lr
 8010f5c:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8010f60:	2b05      	cmp	r3, #5
 8010f62:	d801      	bhi.n	8010f68 <__hexdig_fun+0x1a>
 8010f64:	3847      	subs	r0, #71	@ 0x47
 8010f66:	e7f7      	b.n	8010f58 <__hexdig_fun+0xa>
 8010f68:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8010f6c:	2b05      	cmp	r3, #5
 8010f6e:	d801      	bhi.n	8010f74 <__hexdig_fun+0x26>
 8010f70:	3827      	subs	r0, #39	@ 0x27
 8010f72:	e7f1      	b.n	8010f58 <__hexdig_fun+0xa>
 8010f74:	2000      	movs	r0, #0
 8010f76:	4770      	bx	lr

08010f78 <__gethex>:
 8010f78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010f7c:	468a      	mov	sl, r1
 8010f7e:	4690      	mov	r8, r2
 8010f80:	b085      	sub	sp, #20
 8010f82:	9302      	str	r3, [sp, #8]
 8010f84:	680b      	ldr	r3, [r1, #0]
 8010f86:	9001      	str	r0, [sp, #4]
 8010f88:	1c9c      	adds	r4, r3, #2
 8010f8a:	46a1      	mov	r9, r4
 8010f8c:	f814 0b01 	ldrb.w	r0, [r4], #1
 8010f90:	2830      	cmp	r0, #48	@ 0x30
 8010f92:	d0fa      	beq.n	8010f8a <__gethex+0x12>
 8010f94:	eba9 0303 	sub.w	r3, r9, r3
 8010f98:	f1a3 0b02 	sub.w	fp, r3, #2
 8010f9c:	f7ff ffd7 	bl	8010f4e <__hexdig_fun>
 8010fa0:	4605      	mov	r5, r0
 8010fa2:	2800      	cmp	r0, #0
 8010fa4:	d168      	bne.n	8011078 <__gethex+0x100>
 8010fa6:	2201      	movs	r2, #1
 8010fa8:	4648      	mov	r0, r9
 8010faa:	499f      	ldr	r1, [pc, #636]	@ (8011228 <__gethex+0x2b0>)
 8010fac:	f7fe ff90 	bl	800fed0 <strncmp>
 8010fb0:	4607      	mov	r7, r0
 8010fb2:	2800      	cmp	r0, #0
 8010fb4:	d167      	bne.n	8011086 <__gethex+0x10e>
 8010fb6:	f899 0001 	ldrb.w	r0, [r9, #1]
 8010fba:	4626      	mov	r6, r4
 8010fbc:	f7ff ffc7 	bl	8010f4e <__hexdig_fun>
 8010fc0:	2800      	cmp	r0, #0
 8010fc2:	d062      	beq.n	801108a <__gethex+0x112>
 8010fc4:	4623      	mov	r3, r4
 8010fc6:	7818      	ldrb	r0, [r3, #0]
 8010fc8:	4699      	mov	r9, r3
 8010fca:	2830      	cmp	r0, #48	@ 0x30
 8010fcc:	f103 0301 	add.w	r3, r3, #1
 8010fd0:	d0f9      	beq.n	8010fc6 <__gethex+0x4e>
 8010fd2:	f7ff ffbc 	bl	8010f4e <__hexdig_fun>
 8010fd6:	fab0 f580 	clz	r5, r0
 8010fda:	f04f 0b01 	mov.w	fp, #1
 8010fde:	096d      	lsrs	r5, r5, #5
 8010fe0:	464a      	mov	r2, r9
 8010fe2:	4616      	mov	r6, r2
 8010fe4:	7830      	ldrb	r0, [r6, #0]
 8010fe6:	3201      	adds	r2, #1
 8010fe8:	f7ff ffb1 	bl	8010f4e <__hexdig_fun>
 8010fec:	2800      	cmp	r0, #0
 8010fee:	d1f8      	bne.n	8010fe2 <__gethex+0x6a>
 8010ff0:	2201      	movs	r2, #1
 8010ff2:	4630      	mov	r0, r6
 8010ff4:	498c      	ldr	r1, [pc, #560]	@ (8011228 <__gethex+0x2b0>)
 8010ff6:	f7fe ff6b 	bl	800fed0 <strncmp>
 8010ffa:	2800      	cmp	r0, #0
 8010ffc:	d13f      	bne.n	801107e <__gethex+0x106>
 8010ffe:	b944      	cbnz	r4, 8011012 <__gethex+0x9a>
 8011000:	1c74      	adds	r4, r6, #1
 8011002:	4622      	mov	r2, r4
 8011004:	4616      	mov	r6, r2
 8011006:	7830      	ldrb	r0, [r6, #0]
 8011008:	3201      	adds	r2, #1
 801100a:	f7ff ffa0 	bl	8010f4e <__hexdig_fun>
 801100e:	2800      	cmp	r0, #0
 8011010:	d1f8      	bne.n	8011004 <__gethex+0x8c>
 8011012:	1ba4      	subs	r4, r4, r6
 8011014:	00a7      	lsls	r7, r4, #2
 8011016:	7833      	ldrb	r3, [r6, #0]
 8011018:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 801101c:	2b50      	cmp	r3, #80	@ 0x50
 801101e:	d13e      	bne.n	801109e <__gethex+0x126>
 8011020:	7873      	ldrb	r3, [r6, #1]
 8011022:	2b2b      	cmp	r3, #43	@ 0x2b
 8011024:	d033      	beq.n	801108e <__gethex+0x116>
 8011026:	2b2d      	cmp	r3, #45	@ 0x2d
 8011028:	d034      	beq.n	8011094 <__gethex+0x11c>
 801102a:	2400      	movs	r4, #0
 801102c:	1c71      	adds	r1, r6, #1
 801102e:	7808      	ldrb	r0, [r1, #0]
 8011030:	f7ff ff8d 	bl	8010f4e <__hexdig_fun>
 8011034:	1e43      	subs	r3, r0, #1
 8011036:	b2db      	uxtb	r3, r3
 8011038:	2b18      	cmp	r3, #24
 801103a:	d830      	bhi.n	801109e <__gethex+0x126>
 801103c:	f1a0 0210 	sub.w	r2, r0, #16
 8011040:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8011044:	f7ff ff83 	bl	8010f4e <__hexdig_fun>
 8011048:	f100 3cff 	add.w	ip, r0, #4294967295
 801104c:	fa5f fc8c 	uxtb.w	ip, ip
 8011050:	f1bc 0f18 	cmp.w	ip, #24
 8011054:	f04f 030a 	mov.w	r3, #10
 8011058:	d91e      	bls.n	8011098 <__gethex+0x120>
 801105a:	b104      	cbz	r4, 801105e <__gethex+0xe6>
 801105c:	4252      	negs	r2, r2
 801105e:	4417      	add	r7, r2
 8011060:	f8ca 1000 	str.w	r1, [sl]
 8011064:	b1ed      	cbz	r5, 80110a2 <__gethex+0x12a>
 8011066:	f1bb 0f00 	cmp.w	fp, #0
 801106a:	bf0c      	ite	eq
 801106c:	2506      	moveq	r5, #6
 801106e:	2500      	movne	r5, #0
 8011070:	4628      	mov	r0, r5
 8011072:	b005      	add	sp, #20
 8011074:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011078:	2500      	movs	r5, #0
 801107a:	462c      	mov	r4, r5
 801107c:	e7b0      	b.n	8010fe0 <__gethex+0x68>
 801107e:	2c00      	cmp	r4, #0
 8011080:	d1c7      	bne.n	8011012 <__gethex+0x9a>
 8011082:	4627      	mov	r7, r4
 8011084:	e7c7      	b.n	8011016 <__gethex+0x9e>
 8011086:	464e      	mov	r6, r9
 8011088:	462f      	mov	r7, r5
 801108a:	2501      	movs	r5, #1
 801108c:	e7c3      	b.n	8011016 <__gethex+0x9e>
 801108e:	2400      	movs	r4, #0
 8011090:	1cb1      	adds	r1, r6, #2
 8011092:	e7cc      	b.n	801102e <__gethex+0xb6>
 8011094:	2401      	movs	r4, #1
 8011096:	e7fb      	b.n	8011090 <__gethex+0x118>
 8011098:	fb03 0002 	mla	r0, r3, r2, r0
 801109c:	e7ce      	b.n	801103c <__gethex+0xc4>
 801109e:	4631      	mov	r1, r6
 80110a0:	e7de      	b.n	8011060 <__gethex+0xe8>
 80110a2:	4629      	mov	r1, r5
 80110a4:	eba6 0309 	sub.w	r3, r6, r9
 80110a8:	3b01      	subs	r3, #1
 80110aa:	2b07      	cmp	r3, #7
 80110ac:	dc0a      	bgt.n	80110c4 <__gethex+0x14c>
 80110ae:	9801      	ldr	r0, [sp, #4]
 80110b0:	f000 fb0e 	bl	80116d0 <_Balloc>
 80110b4:	4604      	mov	r4, r0
 80110b6:	b940      	cbnz	r0, 80110ca <__gethex+0x152>
 80110b8:	4602      	mov	r2, r0
 80110ba:	21e4      	movs	r1, #228	@ 0xe4
 80110bc:	4b5b      	ldr	r3, [pc, #364]	@ (801122c <__gethex+0x2b4>)
 80110be:	485c      	ldr	r0, [pc, #368]	@ (8011230 <__gethex+0x2b8>)
 80110c0:	f002 f9cc 	bl	801345c <__assert_func>
 80110c4:	3101      	adds	r1, #1
 80110c6:	105b      	asrs	r3, r3, #1
 80110c8:	e7ef      	b.n	80110aa <__gethex+0x132>
 80110ca:	2300      	movs	r3, #0
 80110cc:	f100 0a14 	add.w	sl, r0, #20
 80110d0:	4655      	mov	r5, sl
 80110d2:	469b      	mov	fp, r3
 80110d4:	45b1      	cmp	r9, r6
 80110d6:	d337      	bcc.n	8011148 <__gethex+0x1d0>
 80110d8:	f845 bb04 	str.w	fp, [r5], #4
 80110dc:	eba5 050a 	sub.w	r5, r5, sl
 80110e0:	10ad      	asrs	r5, r5, #2
 80110e2:	6125      	str	r5, [r4, #16]
 80110e4:	4658      	mov	r0, fp
 80110e6:	f000 fbe5 	bl	80118b4 <__hi0bits>
 80110ea:	016d      	lsls	r5, r5, #5
 80110ec:	f8d8 6000 	ldr.w	r6, [r8]
 80110f0:	1a2d      	subs	r5, r5, r0
 80110f2:	42b5      	cmp	r5, r6
 80110f4:	dd54      	ble.n	80111a0 <__gethex+0x228>
 80110f6:	1bad      	subs	r5, r5, r6
 80110f8:	4629      	mov	r1, r5
 80110fa:	4620      	mov	r0, r4
 80110fc:	f000 ff83 	bl	8012006 <__any_on>
 8011100:	4681      	mov	r9, r0
 8011102:	b178      	cbz	r0, 8011124 <__gethex+0x1ac>
 8011104:	f04f 0901 	mov.w	r9, #1
 8011108:	1e6b      	subs	r3, r5, #1
 801110a:	1159      	asrs	r1, r3, #5
 801110c:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8011110:	f003 021f 	and.w	r2, r3, #31
 8011114:	fa09 f202 	lsl.w	r2, r9, r2
 8011118:	420a      	tst	r2, r1
 801111a:	d003      	beq.n	8011124 <__gethex+0x1ac>
 801111c:	454b      	cmp	r3, r9
 801111e:	dc36      	bgt.n	801118e <__gethex+0x216>
 8011120:	f04f 0902 	mov.w	r9, #2
 8011124:	4629      	mov	r1, r5
 8011126:	4620      	mov	r0, r4
 8011128:	f7ff febe 	bl	8010ea8 <rshift>
 801112c:	442f      	add	r7, r5
 801112e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8011132:	42bb      	cmp	r3, r7
 8011134:	da42      	bge.n	80111bc <__gethex+0x244>
 8011136:	4621      	mov	r1, r4
 8011138:	9801      	ldr	r0, [sp, #4]
 801113a:	f000 fb09 	bl	8011750 <_Bfree>
 801113e:	2300      	movs	r3, #0
 8011140:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8011142:	25a3      	movs	r5, #163	@ 0xa3
 8011144:	6013      	str	r3, [r2, #0]
 8011146:	e793      	b.n	8011070 <__gethex+0xf8>
 8011148:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 801114c:	2a2e      	cmp	r2, #46	@ 0x2e
 801114e:	d012      	beq.n	8011176 <__gethex+0x1fe>
 8011150:	2b20      	cmp	r3, #32
 8011152:	d104      	bne.n	801115e <__gethex+0x1e6>
 8011154:	f845 bb04 	str.w	fp, [r5], #4
 8011158:	f04f 0b00 	mov.w	fp, #0
 801115c:	465b      	mov	r3, fp
 801115e:	7830      	ldrb	r0, [r6, #0]
 8011160:	9303      	str	r3, [sp, #12]
 8011162:	f7ff fef4 	bl	8010f4e <__hexdig_fun>
 8011166:	9b03      	ldr	r3, [sp, #12]
 8011168:	f000 000f 	and.w	r0, r0, #15
 801116c:	4098      	lsls	r0, r3
 801116e:	ea4b 0b00 	orr.w	fp, fp, r0
 8011172:	3304      	adds	r3, #4
 8011174:	e7ae      	b.n	80110d4 <__gethex+0x15c>
 8011176:	45b1      	cmp	r9, r6
 8011178:	d8ea      	bhi.n	8011150 <__gethex+0x1d8>
 801117a:	2201      	movs	r2, #1
 801117c:	4630      	mov	r0, r6
 801117e:	492a      	ldr	r1, [pc, #168]	@ (8011228 <__gethex+0x2b0>)
 8011180:	9303      	str	r3, [sp, #12]
 8011182:	f7fe fea5 	bl	800fed0 <strncmp>
 8011186:	9b03      	ldr	r3, [sp, #12]
 8011188:	2800      	cmp	r0, #0
 801118a:	d1e1      	bne.n	8011150 <__gethex+0x1d8>
 801118c:	e7a2      	b.n	80110d4 <__gethex+0x15c>
 801118e:	4620      	mov	r0, r4
 8011190:	1ea9      	subs	r1, r5, #2
 8011192:	f000 ff38 	bl	8012006 <__any_on>
 8011196:	2800      	cmp	r0, #0
 8011198:	d0c2      	beq.n	8011120 <__gethex+0x1a8>
 801119a:	f04f 0903 	mov.w	r9, #3
 801119e:	e7c1      	b.n	8011124 <__gethex+0x1ac>
 80111a0:	da09      	bge.n	80111b6 <__gethex+0x23e>
 80111a2:	1b75      	subs	r5, r6, r5
 80111a4:	4621      	mov	r1, r4
 80111a6:	462a      	mov	r2, r5
 80111a8:	9801      	ldr	r0, [sp, #4]
 80111aa:	f000 fce1 	bl	8011b70 <__lshift>
 80111ae:	4604      	mov	r4, r0
 80111b0:	1b7f      	subs	r7, r7, r5
 80111b2:	f100 0a14 	add.w	sl, r0, #20
 80111b6:	f04f 0900 	mov.w	r9, #0
 80111ba:	e7b8      	b.n	801112e <__gethex+0x1b6>
 80111bc:	f8d8 5004 	ldr.w	r5, [r8, #4]
 80111c0:	42bd      	cmp	r5, r7
 80111c2:	dd6f      	ble.n	80112a4 <__gethex+0x32c>
 80111c4:	1bed      	subs	r5, r5, r7
 80111c6:	42ae      	cmp	r6, r5
 80111c8:	dc34      	bgt.n	8011234 <__gethex+0x2bc>
 80111ca:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80111ce:	2b02      	cmp	r3, #2
 80111d0:	d022      	beq.n	8011218 <__gethex+0x2a0>
 80111d2:	2b03      	cmp	r3, #3
 80111d4:	d024      	beq.n	8011220 <__gethex+0x2a8>
 80111d6:	2b01      	cmp	r3, #1
 80111d8:	d115      	bne.n	8011206 <__gethex+0x28e>
 80111da:	42ae      	cmp	r6, r5
 80111dc:	d113      	bne.n	8011206 <__gethex+0x28e>
 80111de:	2e01      	cmp	r6, #1
 80111e0:	d10b      	bne.n	80111fa <__gethex+0x282>
 80111e2:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80111e6:	9a02      	ldr	r2, [sp, #8]
 80111e8:	2562      	movs	r5, #98	@ 0x62
 80111ea:	6013      	str	r3, [r2, #0]
 80111ec:	2301      	movs	r3, #1
 80111ee:	6123      	str	r3, [r4, #16]
 80111f0:	f8ca 3000 	str.w	r3, [sl]
 80111f4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80111f6:	601c      	str	r4, [r3, #0]
 80111f8:	e73a      	b.n	8011070 <__gethex+0xf8>
 80111fa:	4620      	mov	r0, r4
 80111fc:	1e71      	subs	r1, r6, #1
 80111fe:	f000 ff02 	bl	8012006 <__any_on>
 8011202:	2800      	cmp	r0, #0
 8011204:	d1ed      	bne.n	80111e2 <__gethex+0x26a>
 8011206:	4621      	mov	r1, r4
 8011208:	9801      	ldr	r0, [sp, #4]
 801120a:	f000 faa1 	bl	8011750 <_Bfree>
 801120e:	2300      	movs	r3, #0
 8011210:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8011212:	2550      	movs	r5, #80	@ 0x50
 8011214:	6013      	str	r3, [r2, #0]
 8011216:	e72b      	b.n	8011070 <__gethex+0xf8>
 8011218:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801121a:	2b00      	cmp	r3, #0
 801121c:	d1f3      	bne.n	8011206 <__gethex+0x28e>
 801121e:	e7e0      	b.n	80111e2 <__gethex+0x26a>
 8011220:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8011222:	2b00      	cmp	r3, #0
 8011224:	d1dd      	bne.n	80111e2 <__gethex+0x26a>
 8011226:	e7ee      	b.n	8011206 <__gethex+0x28e>
 8011228:	08013a48 	.word	0x08013a48
 801122c:	08013b00 	.word	0x08013b00
 8011230:	08013b11 	.word	0x08013b11
 8011234:	1e6f      	subs	r7, r5, #1
 8011236:	f1b9 0f00 	cmp.w	r9, #0
 801123a:	d130      	bne.n	801129e <__gethex+0x326>
 801123c:	b127      	cbz	r7, 8011248 <__gethex+0x2d0>
 801123e:	4639      	mov	r1, r7
 8011240:	4620      	mov	r0, r4
 8011242:	f000 fee0 	bl	8012006 <__any_on>
 8011246:	4681      	mov	r9, r0
 8011248:	2301      	movs	r3, #1
 801124a:	4629      	mov	r1, r5
 801124c:	1b76      	subs	r6, r6, r5
 801124e:	2502      	movs	r5, #2
 8011250:	117a      	asrs	r2, r7, #5
 8011252:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8011256:	f007 071f 	and.w	r7, r7, #31
 801125a:	40bb      	lsls	r3, r7
 801125c:	4213      	tst	r3, r2
 801125e:	4620      	mov	r0, r4
 8011260:	bf18      	it	ne
 8011262:	f049 0902 	orrne.w	r9, r9, #2
 8011266:	f7ff fe1f 	bl	8010ea8 <rshift>
 801126a:	f8d8 7004 	ldr.w	r7, [r8, #4]
 801126e:	f1b9 0f00 	cmp.w	r9, #0
 8011272:	d047      	beq.n	8011304 <__gethex+0x38c>
 8011274:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8011278:	2b02      	cmp	r3, #2
 801127a:	d015      	beq.n	80112a8 <__gethex+0x330>
 801127c:	2b03      	cmp	r3, #3
 801127e:	d017      	beq.n	80112b0 <__gethex+0x338>
 8011280:	2b01      	cmp	r3, #1
 8011282:	d109      	bne.n	8011298 <__gethex+0x320>
 8011284:	f019 0f02 	tst.w	r9, #2
 8011288:	d006      	beq.n	8011298 <__gethex+0x320>
 801128a:	f8da 3000 	ldr.w	r3, [sl]
 801128e:	ea49 0903 	orr.w	r9, r9, r3
 8011292:	f019 0f01 	tst.w	r9, #1
 8011296:	d10e      	bne.n	80112b6 <__gethex+0x33e>
 8011298:	f045 0510 	orr.w	r5, r5, #16
 801129c:	e032      	b.n	8011304 <__gethex+0x38c>
 801129e:	f04f 0901 	mov.w	r9, #1
 80112a2:	e7d1      	b.n	8011248 <__gethex+0x2d0>
 80112a4:	2501      	movs	r5, #1
 80112a6:	e7e2      	b.n	801126e <__gethex+0x2f6>
 80112a8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80112aa:	f1c3 0301 	rsb	r3, r3, #1
 80112ae:	930f      	str	r3, [sp, #60]	@ 0x3c
 80112b0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80112b2:	2b00      	cmp	r3, #0
 80112b4:	d0f0      	beq.n	8011298 <__gethex+0x320>
 80112b6:	f04f 0c00 	mov.w	ip, #0
 80112ba:	f8d4 b010 	ldr.w	fp, [r4, #16]
 80112be:	f104 0314 	add.w	r3, r4, #20
 80112c2:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 80112c6:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 80112ca:	4618      	mov	r0, r3
 80112cc:	f853 2b04 	ldr.w	r2, [r3], #4
 80112d0:	f1b2 3fff 	cmp.w	r2, #4294967295
 80112d4:	d01b      	beq.n	801130e <__gethex+0x396>
 80112d6:	3201      	adds	r2, #1
 80112d8:	6002      	str	r2, [r0, #0]
 80112da:	2d02      	cmp	r5, #2
 80112dc:	f104 0314 	add.w	r3, r4, #20
 80112e0:	d13c      	bne.n	801135c <__gethex+0x3e4>
 80112e2:	f8d8 2000 	ldr.w	r2, [r8]
 80112e6:	3a01      	subs	r2, #1
 80112e8:	42b2      	cmp	r2, r6
 80112ea:	d109      	bne.n	8011300 <__gethex+0x388>
 80112ec:	2201      	movs	r2, #1
 80112ee:	1171      	asrs	r1, r6, #5
 80112f0:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80112f4:	f006 061f 	and.w	r6, r6, #31
 80112f8:	fa02 f606 	lsl.w	r6, r2, r6
 80112fc:	421e      	tst	r6, r3
 80112fe:	d13a      	bne.n	8011376 <__gethex+0x3fe>
 8011300:	f045 0520 	orr.w	r5, r5, #32
 8011304:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8011306:	601c      	str	r4, [r3, #0]
 8011308:	9b02      	ldr	r3, [sp, #8]
 801130a:	601f      	str	r7, [r3, #0]
 801130c:	e6b0      	b.n	8011070 <__gethex+0xf8>
 801130e:	4299      	cmp	r1, r3
 8011310:	f843 cc04 	str.w	ip, [r3, #-4]
 8011314:	d8d9      	bhi.n	80112ca <__gethex+0x352>
 8011316:	68a3      	ldr	r3, [r4, #8]
 8011318:	459b      	cmp	fp, r3
 801131a:	db17      	blt.n	801134c <__gethex+0x3d4>
 801131c:	6861      	ldr	r1, [r4, #4]
 801131e:	9801      	ldr	r0, [sp, #4]
 8011320:	3101      	adds	r1, #1
 8011322:	f000 f9d5 	bl	80116d0 <_Balloc>
 8011326:	4681      	mov	r9, r0
 8011328:	b918      	cbnz	r0, 8011332 <__gethex+0x3ba>
 801132a:	4602      	mov	r2, r0
 801132c:	2184      	movs	r1, #132	@ 0x84
 801132e:	4b19      	ldr	r3, [pc, #100]	@ (8011394 <__gethex+0x41c>)
 8011330:	e6c5      	b.n	80110be <__gethex+0x146>
 8011332:	6922      	ldr	r2, [r4, #16]
 8011334:	f104 010c 	add.w	r1, r4, #12
 8011338:	3202      	adds	r2, #2
 801133a:	0092      	lsls	r2, r2, #2
 801133c:	300c      	adds	r0, #12
 801133e:	f7fe fef7 	bl	8010130 <memcpy>
 8011342:	4621      	mov	r1, r4
 8011344:	9801      	ldr	r0, [sp, #4]
 8011346:	f000 fa03 	bl	8011750 <_Bfree>
 801134a:	464c      	mov	r4, r9
 801134c:	6923      	ldr	r3, [r4, #16]
 801134e:	1c5a      	adds	r2, r3, #1
 8011350:	6122      	str	r2, [r4, #16]
 8011352:	2201      	movs	r2, #1
 8011354:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8011358:	615a      	str	r2, [r3, #20]
 801135a:	e7be      	b.n	80112da <__gethex+0x362>
 801135c:	6922      	ldr	r2, [r4, #16]
 801135e:	455a      	cmp	r2, fp
 8011360:	dd0b      	ble.n	801137a <__gethex+0x402>
 8011362:	2101      	movs	r1, #1
 8011364:	4620      	mov	r0, r4
 8011366:	f7ff fd9f 	bl	8010ea8 <rshift>
 801136a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801136e:	3701      	adds	r7, #1
 8011370:	42bb      	cmp	r3, r7
 8011372:	f6ff aee0 	blt.w	8011136 <__gethex+0x1be>
 8011376:	2501      	movs	r5, #1
 8011378:	e7c2      	b.n	8011300 <__gethex+0x388>
 801137a:	f016 061f 	ands.w	r6, r6, #31
 801137e:	d0fa      	beq.n	8011376 <__gethex+0x3fe>
 8011380:	4453      	add	r3, sl
 8011382:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8011386:	f000 fa95 	bl	80118b4 <__hi0bits>
 801138a:	f1c6 0620 	rsb	r6, r6, #32
 801138e:	42b0      	cmp	r0, r6
 8011390:	dbe7      	blt.n	8011362 <__gethex+0x3ea>
 8011392:	e7f0      	b.n	8011376 <__gethex+0x3fe>
 8011394:	08013b00 	.word	0x08013b00

08011398 <L_shift>:
 8011398:	f1c2 0208 	rsb	r2, r2, #8
 801139c:	0092      	lsls	r2, r2, #2
 801139e:	b570      	push	{r4, r5, r6, lr}
 80113a0:	f1c2 0620 	rsb	r6, r2, #32
 80113a4:	6843      	ldr	r3, [r0, #4]
 80113a6:	6804      	ldr	r4, [r0, #0]
 80113a8:	fa03 f506 	lsl.w	r5, r3, r6
 80113ac:	432c      	orrs	r4, r5
 80113ae:	40d3      	lsrs	r3, r2
 80113b0:	6004      	str	r4, [r0, #0]
 80113b2:	f840 3f04 	str.w	r3, [r0, #4]!
 80113b6:	4288      	cmp	r0, r1
 80113b8:	d3f4      	bcc.n	80113a4 <L_shift+0xc>
 80113ba:	bd70      	pop	{r4, r5, r6, pc}

080113bc <__match>:
 80113bc:	b530      	push	{r4, r5, lr}
 80113be:	6803      	ldr	r3, [r0, #0]
 80113c0:	3301      	adds	r3, #1
 80113c2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80113c6:	b914      	cbnz	r4, 80113ce <__match+0x12>
 80113c8:	6003      	str	r3, [r0, #0]
 80113ca:	2001      	movs	r0, #1
 80113cc:	bd30      	pop	{r4, r5, pc}
 80113ce:	f813 2b01 	ldrb.w	r2, [r3], #1
 80113d2:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 80113d6:	2d19      	cmp	r5, #25
 80113d8:	bf98      	it	ls
 80113da:	3220      	addls	r2, #32
 80113dc:	42a2      	cmp	r2, r4
 80113de:	d0f0      	beq.n	80113c2 <__match+0x6>
 80113e0:	2000      	movs	r0, #0
 80113e2:	e7f3      	b.n	80113cc <__match+0x10>

080113e4 <__hexnan>:
 80113e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80113e8:	2500      	movs	r5, #0
 80113ea:	680b      	ldr	r3, [r1, #0]
 80113ec:	4682      	mov	sl, r0
 80113ee:	115e      	asrs	r6, r3, #5
 80113f0:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 80113f4:	f013 031f 	ands.w	r3, r3, #31
 80113f8:	bf18      	it	ne
 80113fa:	3604      	addne	r6, #4
 80113fc:	1f37      	subs	r7, r6, #4
 80113fe:	4690      	mov	r8, r2
 8011400:	46b9      	mov	r9, r7
 8011402:	463c      	mov	r4, r7
 8011404:	46ab      	mov	fp, r5
 8011406:	b087      	sub	sp, #28
 8011408:	6801      	ldr	r1, [r0, #0]
 801140a:	9301      	str	r3, [sp, #4]
 801140c:	f846 5c04 	str.w	r5, [r6, #-4]
 8011410:	9502      	str	r5, [sp, #8]
 8011412:	784a      	ldrb	r2, [r1, #1]
 8011414:	1c4b      	adds	r3, r1, #1
 8011416:	9303      	str	r3, [sp, #12]
 8011418:	b342      	cbz	r2, 801146c <__hexnan+0x88>
 801141a:	4610      	mov	r0, r2
 801141c:	9105      	str	r1, [sp, #20]
 801141e:	9204      	str	r2, [sp, #16]
 8011420:	f7ff fd95 	bl	8010f4e <__hexdig_fun>
 8011424:	2800      	cmp	r0, #0
 8011426:	d151      	bne.n	80114cc <__hexnan+0xe8>
 8011428:	9a04      	ldr	r2, [sp, #16]
 801142a:	9905      	ldr	r1, [sp, #20]
 801142c:	2a20      	cmp	r2, #32
 801142e:	d818      	bhi.n	8011462 <__hexnan+0x7e>
 8011430:	9b02      	ldr	r3, [sp, #8]
 8011432:	459b      	cmp	fp, r3
 8011434:	dd13      	ble.n	801145e <__hexnan+0x7a>
 8011436:	454c      	cmp	r4, r9
 8011438:	d206      	bcs.n	8011448 <__hexnan+0x64>
 801143a:	2d07      	cmp	r5, #7
 801143c:	dc04      	bgt.n	8011448 <__hexnan+0x64>
 801143e:	462a      	mov	r2, r5
 8011440:	4649      	mov	r1, r9
 8011442:	4620      	mov	r0, r4
 8011444:	f7ff ffa8 	bl	8011398 <L_shift>
 8011448:	4544      	cmp	r4, r8
 801144a:	d952      	bls.n	80114f2 <__hexnan+0x10e>
 801144c:	2300      	movs	r3, #0
 801144e:	f1a4 0904 	sub.w	r9, r4, #4
 8011452:	f844 3c04 	str.w	r3, [r4, #-4]
 8011456:	461d      	mov	r5, r3
 8011458:	464c      	mov	r4, r9
 801145a:	f8cd b008 	str.w	fp, [sp, #8]
 801145e:	9903      	ldr	r1, [sp, #12]
 8011460:	e7d7      	b.n	8011412 <__hexnan+0x2e>
 8011462:	2a29      	cmp	r2, #41	@ 0x29
 8011464:	d157      	bne.n	8011516 <__hexnan+0x132>
 8011466:	3102      	adds	r1, #2
 8011468:	f8ca 1000 	str.w	r1, [sl]
 801146c:	f1bb 0f00 	cmp.w	fp, #0
 8011470:	d051      	beq.n	8011516 <__hexnan+0x132>
 8011472:	454c      	cmp	r4, r9
 8011474:	d206      	bcs.n	8011484 <__hexnan+0xa0>
 8011476:	2d07      	cmp	r5, #7
 8011478:	dc04      	bgt.n	8011484 <__hexnan+0xa0>
 801147a:	462a      	mov	r2, r5
 801147c:	4649      	mov	r1, r9
 801147e:	4620      	mov	r0, r4
 8011480:	f7ff ff8a 	bl	8011398 <L_shift>
 8011484:	4544      	cmp	r4, r8
 8011486:	d936      	bls.n	80114f6 <__hexnan+0x112>
 8011488:	4623      	mov	r3, r4
 801148a:	f1a8 0204 	sub.w	r2, r8, #4
 801148e:	f853 1b04 	ldr.w	r1, [r3], #4
 8011492:	429f      	cmp	r7, r3
 8011494:	f842 1f04 	str.w	r1, [r2, #4]!
 8011498:	d2f9      	bcs.n	801148e <__hexnan+0xaa>
 801149a:	1b3b      	subs	r3, r7, r4
 801149c:	f023 0303 	bic.w	r3, r3, #3
 80114a0:	3304      	adds	r3, #4
 80114a2:	3401      	adds	r4, #1
 80114a4:	3e03      	subs	r6, #3
 80114a6:	42b4      	cmp	r4, r6
 80114a8:	bf88      	it	hi
 80114aa:	2304      	movhi	r3, #4
 80114ac:	2200      	movs	r2, #0
 80114ae:	4443      	add	r3, r8
 80114b0:	f843 2b04 	str.w	r2, [r3], #4
 80114b4:	429f      	cmp	r7, r3
 80114b6:	d2fb      	bcs.n	80114b0 <__hexnan+0xcc>
 80114b8:	683b      	ldr	r3, [r7, #0]
 80114ba:	b91b      	cbnz	r3, 80114c4 <__hexnan+0xe0>
 80114bc:	4547      	cmp	r7, r8
 80114be:	d128      	bne.n	8011512 <__hexnan+0x12e>
 80114c0:	2301      	movs	r3, #1
 80114c2:	603b      	str	r3, [r7, #0]
 80114c4:	2005      	movs	r0, #5
 80114c6:	b007      	add	sp, #28
 80114c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80114cc:	3501      	adds	r5, #1
 80114ce:	2d08      	cmp	r5, #8
 80114d0:	f10b 0b01 	add.w	fp, fp, #1
 80114d4:	dd06      	ble.n	80114e4 <__hexnan+0x100>
 80114d6:	4544      	cmp	r4, r8
 80114d8:	d9c1      	bls.n	801145e <__hexnan+0x7a>
 80114da:	2300      	movs	r3, #0
 80114dc:	2501      	movs	r5, #1
 80114de:	f844 3c04 	str.w	r3, [r4, #-4]
 80114e2:	3c04      	subs	r4, #4
 80114e4:	6822      	ldr	r2, [r4, #0]
 80114e6:	f000 000f 	and.w	r0, r0, #15
 80114ea:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 80114ee:	6020      	str	r0, [r4, #0]
 80114f0:	e7b5      	b.n	801145e <__hexnan+0x7a>
 80114f2:	2508      	movs	r5, #8
 80114f4:	e7b3      	b.n	801145e <__hexnan+0x7a>
 80114f6:	9b01      	ldr	r3, [sp, #4]
 80114f8:	2b00      	cmp	r3, #0
 80114fa:	d0dd      	beq.n	80114b8 <__hexnan+0xd4>
 80114fc:	f04f 32ff 	mov.w	r2, #4294967295
 8011500:	f1c3 0320 	rsb	r3, r3, #32
 8011504:	40da      	lsrs	r2, r3
 8011506:	f856 3c04 	ldr.w	r3, [r6, #-4]
 801150a:	4013      	ands	r3, r2
 801150c:	f846 3c04 	str.w	r3, [r6, #-4]
 8011510:	e7d2      	b.n	80114b8 <__hexnan+0xd4>
 8011512:	3f04      	subs	r7, #4
 8011514:	e7d0      	b.n	80114b8 <__hexnan+0xd4>
 8011516:	2004      	movs	r0, #4
 8011518:	e7d5      	b.n	80114c6 <__hexnan+0xe2>
	...

0801151c <malloc>:
 801151c:	4b02      	ldr	r3, [pc, #8]	@ (8011528 <malloc+0xc>)
 801151e:	4601      	mov	r1, r0
 8011520:	6818      	ldr	r0, [r3, #0]
 8011522:	f000 b82d 	b.w	8011580 <_malloc_r>
 8011526:	bf00      	nop
 8011528:	20000194 	.word	0x20000194

0801152c <free>:
 801152c:	4b02      	ldr	r3, [pc, #8]	@ (8011538 <free+0xc>)
 801152e:	4601      	mov	r1, r0
 8011530:	6818      	ldr	r0, [r3, #0]
 8011532:	f7ff bc71 	b.w	8010e18 <_free_r>
 8011536:	bf00      	nop
 8011538:	20000194 	.word	0x20000194

0801153c <sbrk_aligned>:
 801153c:	b570      	push	{r4, r5, r6, lr}
 801153e:	4e0f      	ldr	r6, [pc, #60]	@ (801157c <sbrk_aligned+0x40>)
 8011540:	460c      	mov	r4, r1
 8011542:	6831      	ldr	r1, [r6, #0]
 8011544:	4605      	mov	r5, r0
 8011546:	b911      	cbnz	r1, 801154e <sbrk_aligned+0x12>
 8011548:	f001 ff78 	bl	801343c <_sbrk_r>
 801154c:	6030      	str	r0, [r6, #0]
 801154e:	4621      	mov	r1, r4
 8011550:	4628      	mov	r0, r5
 8011552:	f001 ff73 	bl	801343c <_sbrk_r>
 8011556:	1c43      	adds	r3, r0, #1
 8011558:	d103      	bne.n	8011562 <sbrk_aligned+0x26>
 801155a:	f04f 34ff 	mov.w	r4, #4294967295
 801155e:	4620      	mov	r0, r4
 8011560:	bd70      	pop	{r4, r5, r6, pc}
 8011562:	1cc4      	adds	r4, r0, #3
 8011564:	f024 0403 	bic.w	r4, r4, #3
 8011568:	42a0      	cmp	r0, r4
 801156a:	d0f8      	beq.n	801155e <sbrk_aligned+0x22>
 801156c:	1a21      	subs	r1, r4, r0
 801156e:	4628      	mov	r0, r5
 8011570:	f001 ff64 	bl	801343c <_sbrk_r>
 8011574:	3001      	adds	r0, #1
 8011576:	d1f2      	bne.n	801155e <sbrk_aligned+0x22>
 8011578:	e7ef      	b.n	801155a <sbrk_aligned+0x1e>
 801157a:	bf00      	nop
 801157c:	2000083c 	.word	0x2000083c

08011580 <_malloc_r>:
 8011580:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011584:	1ccd      	adds	r5, r1, #3
 8011586:	f025 0503 	bic.w	r5, r5, #3
 801158a:	3508      	adds	r5, #8
 801158c:	2d0c      	cmp	r5, #12
 801158e:	bf38      	it	cc
 8011590:	250c      	movcc	r5, #12
 8011592:	2d00      	cmp	r5, #0
 8011594:	4606      	mov	r6, r0
 8011596:	db01      	blt.n	801159c <_malloc_r+0x1c>
 8011598:	42a9      	cmp	r1, r5
 801159a:	d904      	bls.n	80115a6 <_malloc_r+0x26>
 801159c:	230c      	movs	r3, #12
 801159e:	6033      	str	r3, [r6, #0]
 80115a0:	2000      	movs	r0, #0
 80115a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80115a6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 801167c <_malloc_r+0xfc>
 80115aa:	f000 f885 	bl	80116b8 <__malloc_lock>
 80115ae:	f8d8 3000 	ldr.w	r3, [r8]
 80115b2:	461c      	mov	r4, r3
 80115b4:	bb44      	cbnz	r4, 8011608 <_malloc_r+0x88>
 80115b6:	4629      	mov	r1, r5
 80115b8:	4630      	mov	r0, r6
 80115ba:	f7ff ffbf 	bl	801153c <sbrk_aligned>
 80115be:	1c43      	adds	r3, r0, #1
 80115c0:	4604      	mov	r4, r0
 80115c2:	d158      	bne.n	8011676 <_malloc_r+0xf6>
 80115c4:	f8d8 4000 	ldr.w	r4, [r8]
 80115c8:	4627      	mov	r7, r4
 80115ca:	2f00      	cmp	r7, #0
 80115cc:	d143      	bne.n	8011656 <_malloc_r+0xd6>
 80115ce:	2c00      	cmp	r4, #0
 80115d0:	d04b      	beq.n	801166a <_malloc_r+0xea>
 80115d2:	6823      	ldr	r3, [r4, #0]
 80115d4:	4639      	mov	r1, r7
 80115d6:	4630      	mov	r0, r6
 80115d8:	eb04 0903 	add.w	r9, r4, r3
 80115dc:	f001 ff2e 	bl	801343c <_sbrk_r>
 80115e0:	4581      	cmp	r9, r0
 80115e2:	d142      	bne.n	801166a <_malloc_r+0xea>
 80115e4:	6821      	ldr	r1, [r4, #0]
 80115e6:	4630      	mov	r0, r6
 80115e8:	1a6d      	subs	r5, r5, r1
 80115ea:	4629      	mov	r1, r5
 80115ec:	f7ff ffa6 	bl	801153c <sbrk_aligned>
 80115f0:	3001      	adds	r0, #1
 80115f2:	d03a      	beq.n	801166a <_malloc_r+0xea>
 80115f4:	6823      	ldr	r3, [r4, #0]
 80115f6:	442b      	add	r3, r5
 80115f8:	6023      	str	r3, [r4, #0]
 80115fa:	f8d8 3000 	ldr.w	r3, [r8]
 80115fe:	685a      	ldr	r2, [r3, #4]
 8011600:	bb62      	cbnz	r2, 801165c <_malloc_r+0xdc>
 8011602:	f8c8 7000 	str.w	r7, [r8]
 8011606:	e00f      	b.n	8011628 <_malloc_r+0xa8>
 8011608:	6822      	ldr	r2, [r4, #0]
 801160a:	1b52      	subs	r2, r2, r5
 801160c:	d420      	bmi.n	8011650 <_malloc_r+0xd0>
 801160e:	2a0b      	cmp	r2, #11
 8011610:	d917      	bls.n	8011642 <_malloc_r+0xc2>
 8011612:	1961      	adds	r1, r4, r5
 8011614:	42a3      	cmp	r3, r4
 8011616:	6025      	str	r5, [r4, #0]
 8011618:	bf18      	it	ne
 801161a:	6059      	strne	r1, [r3, #4]
 801161c:	6863      	ldr	r3, [r4, #4]
 801161e:	bf08      	it	eq
 8011620:	f8c8 1000 	streq.w	r1, [r8]
 8011624:	5162      	str	r2, [r4, r5]
 8011626:	604b      	str	r3, [r1, #4]
 8011628:	4630      	mov	r0, r6
 801162a:	f000 f84b 	bl	80116c4 <__malloc_unlock>
 801162e:	f104 000b 	add.w	r0, r4, #11
 8011632:	1d23      	adds	r3, r4, #4
 8011634:	f020 0007 	bic.w	r0, r0, #7
 8011638:	1ac2      	subs	r2, r0, r3
 801163a:	bf1c      	itt	ne
 801163c:	1a1b      	subne	r3, r3, r0
 801163e:	50a3      	strne	r3, [r4, r2]
 8011640:	e7af      	b.n	80115a2 <_malloc_r+0x22>
 8011642:	6862      	ldr	r2, [r4, #4]
 8011644:	42a3      	cmp	r3, r4
 8011646:	bf0c      	ite	eq
 8011648:	f8c8 2000 	streq.w	r2, [r8]
 801164c:	605a      	strne	r2, [r3, #4]
 801164e:	e7eb      	b.n	8011628 <_malloc_r+0xa8>
 8011650:	4623      	mov	r3, r4
 8011652:	6864      	ldr	r4, [r4, #4]
 8011654:	e7ae      	b.n	80115b4 <_malloc_r+0x34>
 8011656:	463c      	mov	r4, r7
 8011658:	687f      	ldr	r7, [r7, #4]
 801165a:	e7b6      	b.n	80115ca <_malloc_r+0x4a>
 801165c:	461a      	mov	r2, r3
 801165e:	685b      	ldr	r3, [r3, #4]
 8011660:	42a3      	cmp	r3, r4
 8011662:	d1fb      	bne.n	801165c <_malloc_r+0xdc>
 8011664:	2300      	movs	r3, #0
 8011666:	6053      	str	r3, [r2, #4]
 8011668:	e7de      	b.n	8011628 <_malloc_r+0xa8>
 801166a:	230c      	movs	r3, #12
 801166c:	4630      	mov	r0, r6
 801166e:	6033      	str	r3, [r6, #0]
 8011670:	f000 f828 	bl	80116c4 <__malloc_unlock>
 8011674:	e794      	b.n	80115a0 <_malloc_r+0x20>
 8011676:	6005      	str	r5, [r0, #0]
 8011678:	e7d6      	b.n	8011628 <_malloc_r+0xa8>
 801167a:	bf00      	nop
 801167c:	20000840 	.word	0x20000840

08011680 <_mbtowc_r>:
 8011680:	b410      	push	{r4}
 8011682:	4c03      	ldr	r4, [pc, #12]	@ (8011690 <_mbtowc_r+0x10>)
 8011684:	f8d4 40e4 	ldr.w	r4, [r4, #228]	@ 0xe4
 8011688:	46a4      	mov	ip, r4
 801168a:	bc10      	pop	{r4}
 801168c:	4760      	bx	ip
 801168e:	bf00      	nop
 8011690:	20000028 	.word	0x20000028

08011694 <__ascii_mbtowc>:
 8011694:	b082      	sub	sp, #8
 8011696:	b901      	cbnz	r1, 801169a <__ascii_mbtowc+0x6>
 8011698:	a901      	add	r1, sp, #4
 801169a:	b142      	cbz	r2, 80116ae <__ascii_mbtowc+0x1a>
 801169c:	b14b      	cbz	r3, 80116b2 <__ascii_mbtowc+0x1e>
 801169e:	7813      	ldrb	r3, [r2, #0]
 80116a0:	600b      	str	r3, [r1, #0]
 80116a2:	7812      	ldrb	r2, [r2, #0]
 80116a4:	1e10      	subs	r0, r2, #0
 80116a6:	bf18      	it	ne
 80116a8:	2001      	movne	r0, #1
 80116aa:	b002      	add	sp, #8
 80116ac:	4770      	bx	lr
 80116ae:	4610      	mov	r0, r2
 80116b0:	e7fb      	b.n	80116aa <__ascii_mbtowc+0x16>
 80116b2:	f06f 0001 	mvn.w	r0, #1
 80116b6:	e7f8      	b.n	80116aa <__ascii_mbtowc+0x16>

080116b8 <__malloc_lock>:
 80116b8:	4801      	ldr	r0, [pc, #4]	@ (80116c0 <__malloc_lock+0x8>)
 80116ba:	f7fe bd24 	b.w	8010106 <__retarget_lock_acquire_recursive>
 80116be:	bf00      	nop
 80116c0:	20000838 	.word	0x20000838

080116c4 <__malloc_unlock>:
 80116c4:	4801      	ldr	r0, [pc, #4]	@ (80116cc <__malloc_unlock+0x8>)
 80116c6:	f7fe bd24 	b.w	8010112 <__retarget_lock_release_recursive>
 80116ca:	bf00      	nop
 80116cc:	20000838 	.word	0x20000838

080116d0 <_Balloc>:
 80116d0:	b570      	push	{r4, r5, r6, lr}
 80116d2:	69c6      	ldr	r6, [r0, #28]
 80116d4:	4604      	mov	r4, r0
 80116d6:	460d      	mov	r5, r1
 80116d8:	b976      	cbnz	r6, 80116f8 <_Balloc+0x28>
 80116da:	2010      	movs	r0, #16
 80116dc:	f7ff ff1e 	bl	801151c <malloc>
 80116e0:	4602      	mov	r2, r0
 80116e2:	61e0      	str	r0, [r4, #28]
 80116e4:	b920      	cbnz	r0, 80116f0 <_Balloc+0x20>
 80116e6:	216b      	movs	r1, #107	@ 0x6b
 80116e8:	4b17      	ldr	r3, [pc, #92]	@ (8011748 <_Balloc+0x78>)
 80116ea:	4818      	ldr	r0, [pc, #96]	@ (801174c <_Balloc+0x7c>)
 80116ec:	f001 feb6 	bl	801345c <__assert_func>
 80116f0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80116f4:	6006      	str	r6, [r0, #0]
 80116f6:	60c6      	str	r6, [r0, #12]
 80116f8:	69e6      	ldr	r6, [r4, #28]
 80116fa:	68f3      	ldr	r3, [r6, #12]
 80116fc:	b183      	cbz	r3, 8011720 <_Balloc+0x50>
 80116fe:	69e3      	ldr	r3, [r4, #28]
 8011700:	68db      	ldr	r3, [r3, #12]
 8011702:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8011706:	b9b8      	cbnz	r0, 8011738 <_Balloc+0x68>
 8011708:	2101      	movs	r1, #1
 801170a:	fa01 f605 	lsl.w	r6, r1, r5
 801170e:	1d72      	adds	r2, r6, #5
 8011710:	4620      	mov	r0, r4
 8011712:	0092      	lsls	r2, r2, #2
 8011714:	f001 fec5 	bl	80134a2 <_calloc_r>
 8011718:	b160      	cbz	r0, 8011734 <_Balloc+0x64>
 801171a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 801171e:	e00e      	b.n	801173e <_Balloc+0x6e>
 8011720:	2221      	movs	r2, #33	@ 0x21
 8011722:	2104      	movs	r1, #4
 8011724:	4620      	mov	r0, r4
 8011726:	f001 febc 	bl	80134a2 <_calloc_r>
 801172a:	69e3      	ldr	r3, [r4, #28]
 801172c:	60f0      	str	r0, [r6, #12]
 801172e:	68db      	ldr	r3, [r3, #12]
 8011730:	2b00      	cmp	r3, #0
 8011732:	d1e4      	bne.n	80116fe <_Balloc+0x2e>
 8011734:	2000      	movs	r0, #0
 8011736:	bd70      	pop	{r4, r5, r6, pc}
 8011738:	6802      	ldr	r2, [r0, #0]
 801173a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 801173e:	2300      	movs	r3, #0
 8011740:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8011744:	e7f7      	b.n	8011736 <_Balloc+0x66>
 8011746:	bf00      	nop
 8011748:	08013a91 	.word	0x08013a91
 801174c:	08013b71 	.word	0x08013b71

08011750 <_Bfree>:
 8011750:	b570      	push	{r4, r5, r6, lr}
 8011752:	69c6      	ldr	r6, [r0, #28]
 8011754:	4605      	mov	r5, r0
 8011756:	460c      	mov	r4, r1
 8011758:	b976      	cbnz	r6, 8011778 <_Bfree+0x28>
 801175a:	2010      	movs	r0, #16
 801175c:	f7ff fede 	bl	801151c <malloc>
 8011760:	4602      	mov	r2, r0
 8011762:	61e8      	str	r0, [r5, #28]
 8011764:	b920      	cbnz	r0, 8011770 <_Bfree+0x20>
 8011766:	218f      	movs	r1, #143	@ 0x8f
 8011768:	4b08      	ldr	r3, [pc, #32]	@ (801178c <_Bfree+0x3c>)
 801176a:	4809      	ldr	r0, [pc, #36]	@ (8011790 <_Bfree+0x40>)
 801176c:	f001 fe76 	bl	801345c <__assert_func>
 8011770:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8011774:	6006      	str	r6, [r0, #0]
 8011776:	60c6      	str	r6, [r0, #12]
 8011778:	b13c      	cbz	r4, 801178a <_Bfree+0x3a>
 801177a:	69eb      	ldr	r3, [r5, #28]
 801177c:	6862      	ldr	r2, [r4, #4]
 801177e:	68db      	ldr	r3, [r3, #12]
 8011780:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8011784:	6021      	str	r1, [r4, #0]
 8011786:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 801178a:	bd70      	pop	{r4, r5, r6, pc}
 801178c:	08013a91 	.word	0x08013a91
 8011790:	08013b71 	.word	0x08013b71

08011794 <__multadd>:
 8011794:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011798:	4607      	mov	r7, r0
 801179a:	460c      	mov	r4, r1
 801179c:	461e      	mov	r6, r3
 801179e:	2000      	movs	r0, #0
 80117a0:	690d      	ldr	r5, [r1, #16]
 80117a2:	f101 0c14 	add.w	ip, r1, #20
 80117a6:	f8dc 3000 	ldr.w	r3, [ip]
 80117aa:	3001      	adds	r0, #1
 80117ac:	b299      	uxth	r1, r3
 80117ae:	fb02 6101 	mla	r1, r2, r1, r6
 80117b2:	0c1e      	lsrs	r6, r3, #16
 80117b4:	0c0b      	lsrs	r3, r1, #16
 80117b6:	fb02 3306 	mla	r3, r2, r6, r3
 80117ba:	b289      	uxth	r1, r1
 80117bc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80117c0:	4285      	cmp	r5, r0
 80117c2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80117c6:	f84c 1b04 	str.w	r1, [ip], #4
 80117ca:	dcec      	bgt.n	80117a6 <__multadd+0x12>
 80117cc:	b30e      	cbz	r6, 8011812 <__multadd+0x7e>
 80117ce:	68a3      	ldr	r3, [r4, #8]
 80117d0:	42ab      	cmp	r3, r5
 80117d2:	dc19      	bgt.n	8011808 <__multadd+0x74>
 80117d4:	6861      	ldr	r1, [r4, #4]
 80117d6:	4638      	mov	r0, r7
 80117d8:	3101      	adds	r1, #1
 80117da:	f7ff ff79 	bl	80116d0 <_Balloc>
 80117de:	4680      	mov	r8, r0
 80117e0:	b928      	cbnz	r0, 80117ee <__multadd+0x5a>
 80117e2:	4602      	mov	r2, r0
 80117e4:	21ba      	movs	r1, #186	@ 0xba
 80117e6:	4b0c      	ldr	r3, [pc, #48]	@ (8011818 <__multadd+0x84>)
 80117e8:	480c      	ldr	r0, [pc, #48]	@ (801181c <__multadd+0x88>)
 80117ea:	f001 fe37 	bl	801345c <__assert_func>
 80117ee:	6922      	ldr	r2, [r4, #16]
 80117f0:	f104 010c 	add.w	r1, r4, #12
 80117f4:	3202      	adds	r2, #2
 80117f6:	0092      	lsls	r2, r2, #2
 80117f8:	300c      	adds	r0, #12
 80117fa:	f7fe fc99 	bl	8010130 <memcpy>
 80117fe:	4621      	mov	r1, r4
 8011800:	4638      	mov	r0, r7
 8011802:	f7ff ffa5 	bl	8011750 <_Bfree>
 8011806:	4644      	mov	r4, r8
 8011808:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 801180c:	3501      	adds	r5, #1
 801180e:	615e      	str	r6, [r3, #20]
 8011810:	6125      	str	r5, [r4, #16]
 8011812:	4620      	mov	r0, r4
 8011814:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011818:	08013b00 	.word	0x08013b00
 801181c:	08013b71 	.word	0x08013b71

08011820 <__s2b>:
 8011820:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011824:	4615      	mov	r5, r2
 8011826:	2209      	movs	r2, #9
 8011828:	461f      	mov	r7, r3
 801182a:	3308      	adds	r3, #8
 801182c:	460c      	mov	r4, r1
 801182e:	fb93 f3f2 	sdiv	r3, r3, r2
 8011832:	4606      	mov	r6, r0
 8011834:	2201      	movs	r2, #1
 8011836:	2100      	movs	r1, #0
 8011838:	429a      	cmp	r2, r3
 801183a:	db09      	blt.n	8011850 <__s2b+0x30>
 801183c:	4630      	mov	r0, r6
 801183e:	f7ff ff47 	bl	80116d0 <_Balloc>
 8011842:	b940      	cbnz	r0, 8011856 <__s2b+0x36>
 8011844:	4602      	mov	r2, r0
 8011846:	21d3      	movs	r1, #211	@ 0xd3
 8011848:	4b18      	ldr	r3, [pc, #96]	@ (80118ac <__s2b+0x8c>)
 801184a:	4819      	ldr	r0, [pc, #100]	@ (80118b0 <__s2b+0x90>)
 801184c:	f001 fe06 	bl	801345c <__assert_func>
 8011850:	0052      	lsls	r2, r2, #1
 8011852:	3101      	adds	r1, #1
 8011854:	e7f0      	b.n	8011838 <__s2b+0x18>
 8011856:	9b08      	ldr	r3, [sp, #32]
 8011858:	2d09      	cmp	r5, #9
 801185a:	6143      	str	r3, [r0, #20]
 801185c:	f04f 0301 	mov.w	r3, #1
 8011860:	6103      	str	r3, [r0, #16]
 8011862:	dd16      	ble.n	8011892 <__s2b+0x72>
 8011864:	f104 0909 	add.w	r9, r4, #9
 8011868:	46c8      	mov	r8, r9
 801186a:	442c      	add	r4, r5
 801186c:	f818 3b01 	ldrb.w	r3, [r8], #1
 8011870:	4601      	mov	r1, r0
 8011872:	220a      	movs	r2, #10
 8011874:	4630      	mov	r0, r6
 8011876:	3b30      	subs	r3, #48	@ 0x30
 8011878:	f7ff ff8c 	bl	8011794 <__multadd>
 801187c:	45a0      	cmp	r8, r4
 801187e:	d1f5      	bne.n	801186c <__s2b+0x4c>
 8011880:	f1a5 0408 	sub.w	r4, r5, #8
 8011884:	444c      	add	r4, r9
 8011886:	1b2d      	subs	r5, r5, r4
 8011888:	1963      	adds	r3, r4, r5
 801188a:	42bb      	cmp	r3, r7
 801188c:	db04      	blt.n	8011898 <__s2b+0x78>
 801188e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011892:	2509      	movs	r5, #9
 8011894:	340a      	adds	r4, #10
 8011896:	e7f6      	b.n	8011886 <__s2b+0x66>
 8011898:	f814 3b01 	ldrb.w	r3, [r4], #1
 801189c:	4601      	mov	r1, r0
 801189e:	220a      	movs	r2, #10
 80118a0:	4630      	mov	r0, r6
 80118a2:	3b30      	subs	r3, #48	@ 0x30
 80118a4:	f7ff ff76 	bl	8011794 <__multadd>
 80118a8:	e7ee      	b.n	8011888 <__s2b+0x68>
 80118aa:	bf00      	nop
 80118ac:	08013b00 	.word	0x08013b00
 80118b0:	08013b71 	.word	0x08013b71

080118b4 <__hi0bits>:
 80118b4:	4603      	mov	r3, r0
 80118b6:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80118ba:	bf3a      	itte	cc
 80118bc:	0403      	lslcc	r3, r0, #16
 80118be:	2010      	movcc	r0, #16
 80118c0:	2000      	movcs	r0, #0
 80118c2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80118c6:	bf3c      	itt	cc
 80118c8:	021b      	lslcc	r3, r3, #8
 80118ca:	3008      	addcc	r0, #8
 80118cc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80118d0:	bf3c      	itt	cc
 80118d2:	011b      	lslcc	r3, r3, #4
 80118d4:	3004      	addcc	r0, #4
 80118d6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80118da:	bf3c      	itt	cc
 80118dc:	009b      	lslcc	r3, r3, #2
 80118de:	3002      	addcc	r0, #2
 80118e0:	2b00      	cmp	r3, #0
 80118e2:	db05      	blt.n	80118f0 <__hi0bits+0x3c>
 80118e4:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80118e8:	f100 0001 	add.w	r0, r0, #1
 80118ec:	bf08      	it	eq
 80118ee:	2020      	moveq	r0, #32
 80118f0:	4770      	bx	lr

080118f2 <__lo0bits>:
 80118f2:	6803      	ldr	r3, [r0, #0]
 80118f4:	4602      	mov	r2, r0
 80118f6:	f013 0007 	ands.w	r0, r3, #7
 80118fa:	d00b      	beq.n	8011914 <__lo0bits+0x22>
 80118fc:	07d9      	lsls	r1, r3, #31
 80118fe:	d421      	bmi.n	8011944 <__lo0bits+0x52>
 8011900:	0798      	lsls	r0, r3, #30
 8011902:	bf49      	itett	mi
 8011904:	085b      	lsrmi	r3, r3, #1
 8011906:	089b      	lsrpl	r3, r3, #2
 8011908:	2001      	movmi	r0, #1
 801190a:	6013      	strmi	r3, [r2, #0]
 801190c:	bf5c      	itt	pl
 801190e:	2002      	movpl	r0, #2
 8011910:	6013      	strpl	r3, [r2, #0]
 8011912:	4770      	bx	lr
 8011914:	b299      	uxth	r1, r3
 8011916:	b909      	cbnz	r1, 801191c <__lo0bits+0x2a>
 8011918:	2010      	movs	r0, #16
 801191a:	0c1b      	lsrs	r3, r3, #16
 801191c:	b2d9      	uxtb	r1, r3
 801191e:	b909      	cbnz	r1, 8011924 <__lo0bits+0x32>
 8011920:	3008      	adds	r0, #8
 8011922:	0a1b      	lsrs	r3, r3, #8
 8011924:	0719      	lsls	r1, r3, #28
 8011926:	bf04      	itt	eq
 8011928:	091b      	lsreq	r3, r3, #4
 801192a:	3004      	addeq	r0, #4
 801192c:	0799      	lsls	r1, r3, #30
 801192e:	bf04      	itt	eq
 8011930:	089b      	lsreq	r3, r3, #2
 8011932:	3002      	addeq	r0, #2
 8011934:	07d9      	lsls	r1, r3, #31
 8011936:	d403      	bmi.n	8011940 <__lo0bits+0x4e>
 8011938:	085b      	lsrs	r3, r3, #1
 801193a:	f100 0001 	add.w	r0, r0, #1
 801193e:	d003      	beq.n	8011948 <__lo0bits+0x56>
 8011940:	6013      	str	r3, [r2, #0]
 8011942:	4770      	bx	lr
 8011944:	2000      	movs	r0, #0
 8011946:	4770      	bx	lr
 8011948:	2020      	movs	r0, #32
 801194a:	4770      	bx	lr

0801194c <__i2b>:
 801194c:	b510      	push	{r4, lr}
 801194e:	460c      	mov	r4, r1
 8011950:	2101      	movs	r1, #1
 8011952:	f7ff febd 	bl	80116d0 <_Balloc>
 8011956:	4602      	mov	r2, r0
 8011958:	b928      	cbnz	r0, 8011966 <__i2b+0x1a>
 801195a:	f240 1145 	movw	r1, #325	@ 0x145
 801195e:	4b04      	ldr	r3, [pc, #16]	@ (8011970 <__i2b+0x24>)
 8011960:	4804      	ldr	r0, [pc, #16]	@ (8011974 <__i2b+0x28>)
 8011962:	f001 fd7b 	bl	801345c <__assert_func>
 8011966:	2301      	movs	r3, #1
 8011968:	6144      	str	r4, [r0, #20]
 801196a:	6103      	str	r3, [r0, #16]
 801196c:	bd10      	pop	{r4, pc}
 801196e:	bf00      	nop
 8011970:	08013b00 	.word	0x08013b00
 8011974:	08013b71 	.word	0x08013b71

08011978 <__multiply>:
 8011978:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801197c:	4617      	mov	r7, r2
 801197e:	690a      	ldr	r2, [r1, #16]
 8011980:	693b      	ldr	r3, [r7, #16]
 8011982:	4689      	mov	r9, r1
 8011984:	429a      	cmp	r2, r3
 8011986:	bfa2      	ittt	ge
 8011988:	463b      	movge	r3, r7
 801198a:	460f      	movge	r7, r1
 801198c:	4699      	movge	r9, r3
 801198e:	693d      	ldr	r5, [r7, #16]
 8011990:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8011994:	68bb      	ldr	r3, [r7, #8]
 8011996:	6879      	ldr	r1, [r7, #4]
 8011998:	eb05 060a 	add.w	r6, r5, sl
 801199c:	42b3      	cmp	r3, r6
 801199e:	b085      	sub	sp, #20
 80119a0:	bfb8      	it	lt
 80119a2:	3101      	addlt	r1, #1
 80119a4:	f7ff fe94 	bl	80116d0 <_Balloc>
 80119a8:	b930      	cbnz	r0, 80119b8 <__multiply+0x40>
 80119aa:	4602      	mov	r2, r0
 80119ac:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80119b0:	4b40      	ldr	r3, [pc, #256]	@ (8011ab4 <__multiply+0x13c>)
 80119b2:	4841      	ldr	r0, [pc, #260]	@ (8011ab8 <__multiply+0x140>)
 80119b4:	f001 fd52 	bl	801345c <__assert_func>
 80119b8:	f100 0414 	add.w	r4, r0, #20
 80119bc:	4623      	mov	r3, r4
 80119be:	2200      	movs	r2, #0
 80119c0:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 80119c4:	4573      	cmp	r3, lr
 80119c6:	d320      	bcc.n	8011a0a <__multiply+0x92>
 80119c8:	f107 0814 	add.w	r8, r7, #20
 80119cc:	f109 0114 	add.w	r1, r9, #20
 80119d0:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 80119d4:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 80119d8:	9302      	str	r3, [sp, #8]
 80119da:	1beb      	subs	r3, r5, r7
 80119dc:	3b15      	subs	r3, #21
 80119de:	f023 0303 	bic.w	r3, r3, #3
 80119e2:	3304      	adds	r3, #4
 80119e4:	3715      	adds	r7, #21
 80119e6:	42bd      	cmp	r5, r7
 80119e8:	bf38      	it	cc
 80119ea:	2304      	movcc	r3, #4
 80119ec:	9301      	str	r3, [sp, #4]
 80119ee:	9b02      	ldr	r3, [sp, #8]
 80119f0:	9103      	str	r1, [sp, #12]
 80119f2:	428b      	cmp	r3, r1
 80119f4:	d80c      	bhi.n	8011a10 <__multiply+0x98>
 80119f6:	2e00      	cmp	r6, #0
 80119f8:	dd03      	ble.n	8011a02 <__multiply+0x8a>
 80119fa:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80119fe:	2b00      	cmp	r3, #0
 8011a00:	d055      	beq.n	8011aae <__multiply+0x136>
 8011a02:	6106      	str	r6, [r0, #16]
 8011a04:	b005      	add	sp, #20
 8011a06:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011a0a:	f843 2b04 	str.w	r2, [r3], #4
 8011a0e:	e7d9      	b.n	80119c4 <__multiply+0x4c>
 8011a10:	f8b1 a000 	ldrh.w	sl, [r1]
 8011a14:	f1ba 0f00 	cmp.w	sl, #0
 8011a18:	d01f      	beq.n	8011a5a <__multiply+0xe2>
 8011a1a:	46c4      	mov	ip, r8
 8011a1c:	46a1      	mov	r9, r4
 8011a1e:	2700      	movs	r7, #0
 8011a20:	f85c 2b04 	ldr.w	r2, [ip], #4
 8011a24:	f8d9 3000 	ldr.w	r3, [r9]
 8011a28:	fa1f fb82 	uxth.w	fp, r2
 8011a2c:	b29b      	uxth	r3, r3
 8011a2e:	fb0a 330b 	mla	r3, sl, fp, r3
 8011a32:	443b      	add	r3, r7
 8011a34:	f8d9 7000 	ldr.w	r7, [r9]
 8011a38:	0c12      	lsrs	r2, r2, #16
 8011a3a:	0c3f      	lsrs	r7, r7, #16
 8011a3c:	fb0a 7202 	mla	r2, sl, r2, r7
 8011a40:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8011a44:	b29b      	uxth	r3, r3
 8011a46:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8011a4a:	4565      	cmp	r5, ip
 8011a4c:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8011a50:	f849 3b04 	str.w	r3, [r9], #4
 8011a54:	d8e4      	bhi.n	8011a20 <__multiply+0xa8>
 8011a56:	9b01      	ldr	r3, [sp, #4]
 8011a58:	50e7      	str	r7, [r4, r3]
 8011a5a:	9b03      	ldr	r3, [sp, #12]
 8011a5c:	3104      	adds	r1, #4
 8011a5e:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8011a62:	f1b9 0f00 	cmp.w	r9, #0
 8011a66:	d020      	beq.n	8011aaa <__multiply+0x132>
 8011a68:	4647      	mov	r7, r8
 8011a6a:	46a4      	mov	ip, r4
 8011a6c:	f04f 0a00 	mov.w	sl, #0
 8011a70:	6823      	ldr	r3, [r4, #0]
 8011a72:	f8b7 b000 	ldrh.w	fp, [r7]
 8011a76:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8011a7a:	b29b      	uxth	r3, r3
 8011a7c:	fb09 220b 	mla	r2, r9, fp, r2
 8011a80:	4452      	add	r2, sl
 8011a82:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8011a86:	f84c 3b04 	str.w	r3, [ip], #4
 8011a8a:	f857 3b04 	ldr.w	r3, [r7], #4
 8011a8e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8011a92:	f8bc 3000 	ldrh.w	r3, [ip]
 8011a96:	42bd      	cmp	r5, r7
 8011a98:	fb09 330a 	mla	r3, r9, sl, r3
 8011a9c:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8011aa0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8011aa4:	d8e5      	bhi.n	8011a72 <__multiply+0xfa>
 8011aa6:	9a01      	ldr	r2, [sp, #4]
 8011aa8:	50a3      	str	r3, [r4, r2]
 8011aaa:	3404      	adds	r4, #4
 8011aac:	e79f      	b.n	80119ee <__multiply+0x76>
 8011aae:	3e01      	subs	r6, #1
 8011ab0:	e7a1      	b.n	80119f6 <__multiply+0x7e>
 8011ab2:	bf00      	nop
 8011ab4:	08013b00 	.word	0x08013b00
 8011ab8:	08013b71 	.word	0x08013b71

08011abc <__pow5mult>:
 8011abc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011ac0:	4615      	mov	r5, r2
 8011ac2:	f012 0203 	ands.w	r2, r2, #3
 8011ac6:	4607      	mov	r7, r0
 8011ac8:	460e      	mov	r6, r1
 8011aca:	d007      	beq.n	8011adc <__pow5mult+0x20>
 8011acc:	4c25      	ldr	r4, [pc, #148]	@ (8011b64 <__pow5mult+0xa8>)
 8011ace:	3a01      	subs	r2, #1
 8011ad0:	2300      	movs	r3, #0
 8011ad2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8011ad6:	f7ff fe5d 	bl	8011794 <__multadd>
 8011ada:	4606      	mov	r6, r0
 8011adc:	10ad      	asrs	r5, r5, #2
 8011ade:	d03d      	beq.n	8011b5c <__pow5mult+0xa0>
 8011ae0:	69fc      	ldr	r4, [r7, #28]
 8011ae2:	b97c      	cbnz	r4, 8011b04 <__pow5mult+0x48>
 8011ae4:	2010      	movs	r0, #16
 8011ae6:	f7ff fd19 	bl	801151c <malloc>
 8011aea:	4602      	mov	r2, r0
 8011aec:	61f8      	str	r0, [r7, #28]
 8011aee:	b928      	cbnz	r0, 8011afc <__pow5mult+0x40>
 8011af0:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8011af4:	4b1c      	ldr	r3, [pc, #112]	@ (8011b68 <__pow5mult+0xac>)
 8011af6:	481d      	ldr	r0, [pc, #116]	@ (8011b6c <__pow5mult+0xb0>)
 8011af8:	f001 fcb0 	bl	801345c <__assert_func>
 8011afc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8011b00:	6004      	str	r4, [r0, #0]
 8011b02:	60c4      	str	r4, [r0, #12]
 8011b04:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8011b08:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8011b0c:	b94c      	cbnz	r4, 8011b22 <__pow5mult+0x66>
 8011b0e:	f240 2171 	movw	r1, #625	@ 0x271
 8011b12:	4638      	mov	r0, r7
 8011b14:	f7ff ff1a 	bl	801194c <__i2b>
 8011b18:	2300      	movs	r3, #0
 8011b1a:	4604      	mov	r4, r0
 8011b1c:	f8c8 0008 	str.w	r0, [r8, #8]
 8011b20:	6003      	str	r3, [r0, #0]
 8011b22:	f04f 0900 	mov.w	r9, #0
 8011b26:	07eb      	lsls	r3, r5, #31
 8011b28:	d50a      	bpl.n	8011b40 <__pow5mult+0x84>
 8011b2a:	4631      	mov	r1, r6
 8011b2c:	4622      	mov	r2, r4
 8011b2e:	4638      	mov	r0, r7
 8011b30:	f7ff ff22 	bl	8011978 <__multiply>
 8011b34:	4680      	mov	r8, r0
 8011b36:	4631      	mov	r1, r6
 8011b38:	4638      	mov	r0, r7
 8011b3a:	f7ff fe09 	bl	8011750 <_Bfree>
 8011b3e:	4646      	mov	r6, r8
 8011b40:	106d      	asrs	r5, r5, #1
 8011b42:	d00b      	beq.n	8011b5c <__pow5mult+0xa0>
 8011b44:	6820      	ldr	r0, [r4, #0]
 8011b46:	b938      	cbnz	r0, 8011b58 <__pow5mult+0x9c>
 8011b48:	4622      	mov	r2, r4
 8011b4a:	4621      	mov	r1, r4
 8011b4c:	4638      	mov	r0, r7
 8011b4e:	f7ff ff13 	bl	8011978 <__multiply>
 8011b52:	6020      	str	r0, [r4, #0]
 8011b54:	f8c0 9000 	str.w	r9, [r0]
 8011b58:	4604      	mov	r4, r0
 8011b5a:	e7e4      	b.n	8011b26 <__pow5mult+0x6a>
 8011b5c:	4630      	mov	r0, r6
 8011b5e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011b62:	bf00      	nop
 8011b64:	08013d8c 	.word	0x08013d8c
 8011b68:	08013a91 	.word	0x08013a91
 8011b6c:	08013b71 	.word	0x08013b71

08011b70 <__lshift>:
 8011b70:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011b74:	460c      	mov	r4, r1
 8011b76:	4607      	mov	r7, r0
 8011b78:	4691      	mov	r9, r2
 8011b7a:	6923      	ldr	r3, [r4, #16]
 8011b7c:	6849      	ldr	r1, [r1, #4]
 8011b7e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8011b82:	68a3      	ldr	r3, [r4, #8]
 8011b84:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8011b88:	f108 0601 	add.w	r6, r8, #1
 8011b8c:	42b3      	cmp	r3, r6
 8011b8e:	db0b      	blt.n	8011ba8 <__lshift+0x38>
 8011b90:	4638      	mov	r0, r7
 8011b92:	f7ff fd9d 	bl	80116d0 <_Balloc>
 8011b96:	4605      	mov	r5, r0
 8011b98:	b948      	cbnz	r0, 8011bae <__lshift+0x3e>
 8011b9a:	4602      	mov	r2, r0
 8011b9c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8011ba0:	4b27      	ldr	r3, [pc, #156]	@ (8011c40 <__lshift+0xd0>)
 8011ba2:	4828      	ldr	r0, [pc, #160]	@ (8011c44 <__lshift+0xd4>)
 8011ba4:	f001 fc5a 	bl	801345c <__assert_func>
 8011ba8:	3101      	adds	r1, #1
 8011baa:	005b      	lsls	r3, r3, #1
 8011bac:	e7ee      	b.n	8011b8c <__lshift+0x1c>
 8011bae:	2300      	movs	r3, #0
 8011bb0:	f100 0114 	add.w	r1, r0, #20
 8011bb4:	f100 0210 	add.w	r2, r0, #16
 8011bb8:	4618      	mov	r0, r3
 8011bba:	4553      	cmp	r3, sl
 8011bbc:	db33      	blt.n	8011c26 <__lshift+0xb6>
 8011bbe:	6920      	ldr	r0, [r4, #16]
 8011bc0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8011bc4:	f104 0314 	add.w	r3, r4, #20
 8011bc8:	f019 091f 	ands.w	r9, r9, #31
 8011bcc:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8011bd0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8011bd4:	d02b      	beq.n	8011c2e <__lshift+0xbe>
 8011bd6:	468a      	mov	sl, r1
 8011bd8:	2200      	movs	r2, #0
 8011bda:	f1c9 0e20 	rsb	lr, r9, #32
 8011bde:	6818      	ldr	r0, [r3, #0]
 8011be0:	fa00 f009 	lsl.w	r0, r0, r9
 8011be4:	4310      	orrs	r0, r2
 8011be6:	f84a 0b04 	str.w	r0, [sl], #4
 8011bea:	f853 2b04 	ldr.w	r2, [r3], #4
 8011bee:	459c      	cmp	ip, r3
 8011bf0:	fa22 f20e 	lsr.w	r2, r2, lr
 8011bf4:	d8f3      	bhi.n	8011bde <__lshift+0x6e>
 8011bf6:	ebac 0304 	sub.w	r3, ip, r4
 8011bfa:	3b15      	subs	r3, #21
 8011bfc:	f023 0303 	bic.w	r3, r3, #3
 8011c00:	3304      	adds	r3, #4
 8011c02:	f104 0015 	add.w	r0, r4, #21
 8011c06:	4560      	cmp	r0, ip
 8011c08:	bf88      	it	hi
 8011c0a:	2304      	movhi	r3, #4
 8011c0c:	50ca      	str	r2, [r1, r3]
 8011c0e:	b10a      	cbz	r2, 8011c14 <__lshift+0xa4>
 8011c10:	f108 0602 	add.w	r6, r8, #2
 8011c14:	3e01      	subs	r6, #1
 8011c16:	4638      	mov	r0, r7
 8011c18:	4621      	mov	r1, r4
 8011c1a:	612e      	str	r6, [r5, #16]
 8011c1c:	f7ff fd98 	bl	8011750 <_Bfree>
 8011c20:	4628      	mov	r0, r5
 8011c22:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011c26:	f842 0f04 	str.w	r0, [r2, #4]!
 8011c2a:	3301      	adds	r3, #1
 8011c2c:	e7c5      	b.n	8011bba <__lshift+0x4a>
 8011c2e:	3904      	subs	r1, #4
 8011c30:	f853 2b04 	ldr.w	r2, [r3], #4
 8011c34:	459c      	cmp	ip, r3
 8011c36:	f841 2f04 	str.w	r2, [r1, #4]!
 8011c3a:	d8f9      	bhi.n	8011c30 <__lshift+0xc0>
 8011c3c:	e7ea      	b.n	8011c14 <__lshift+0xa4>
 8011c3e:	bf00      	nop
 8011c40:	08013b00 	.word	0x08013b00
 8011c44:	08013b71 	.word	0x08013b71

08011c48 <__mcmp>:
 8011c48:	4603      	mov	r3, r0
 8011c4a:	690a      	ldr	r2, [r1, #16]
 8011c4c:	6900      	ldr	r0, [r0, #16]
 8011c4e:	b530      	push	{r4, r5, lr}
 8011c50:	1a80      	subs	r0, r0, r2
 8011c52:	d10e      	bne.n	8011c72 <__mcmp+0x2a>
 8011c54:	3314      	adds	r3, #20
 8011c56:	3114      	adds	r1, #20
 8011c58:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8011c5c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8011c60:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8011c64:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8011c68:	4295      	cmp	r5, r2
 8011c6a:	d003      	beq.n	8011c74 <__mcmp+0x2c>
 8011c6c:	d205      	bcs.n	8011c7a <__mcmp+0x32>
 8011c6e:	f04f 30ff 	mov.w	r0, #4294967295
 8011c72:	bd30      	pop	{r4, r5, pc}
 8011c74:	42a3      	cmp	r3, r4
 8011c76:	d3f3      	bcc.n	8011c60 <__mcmp+0x18>
 8011c78:	e7fb      	b.n	8011c72 <__mcmp+0x2a>
 8011c7a:	2001      	movs	r0, #1
 8011c7c:	e7f9      	b.n	8011c72 <__mcmp+0x2a>
	...

08011c80 <__mdiff>:
 8011c80:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011c84:	4689      	mov	r9, r1
 8011c86:	4606      	mov	r6, r0
 8011c88:	4611      	mov	r1, r2
 8011c8a:	4648      	mov	r0, r9
 8011c8c:	4614      	mov	r4, r2
 8011c8e:	f7ff ffdb 	bl	8011c48 <__mcmp>
 8011c92:	1e05      	subs	r5, r0, #0
 8011c94:	d112      	bne.n	8011cbc <__mdiff+0x3c>
 8011c96:	4629      	mov	r1, r5
 8011c98:	4630      	mov	r0, r6
 8011c9a:	f7ff fd19 	bl	80116d0 <_Balloc>
 8011c9e:	4602      	mov	r2, r0
 8011ca0:	b928      	cbnz	r0, 8011cae <__mdiff+0x2e>
 8011ca2:	f240 2137 	movw	r1, #567	@ 0x237
 8011ca6:	4b3e      	ldr	r3, [pc, #248]	@ (8011da0 <__mdiff+0x120>)
 8011ca8:	483e      	ldr	r0, [pc, #248]	@ (8011da4 <__mdiff+0x124>)
 8011caa:	f001 fbd7 	bl	801345c <__assert_func>
 8011cae:	2301      	movs	r3, #1
 8011cb0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8011cb4:	4610      	mov	r0, r2
 8011cb6:	b003      	add	sp, #12
 8011cb8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011cbc:	bfbc      	itt	lt
 8011cbe:	464b      	movlt	r3, r9
 8011cc0:	46a1      	movlt	r9, r4
 8011cc2:	4630      	mov	r0, r6
 8011cc4:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8011cc8:	bfba      	itte	lt
 8011cca:	461c      	movlt	r4, r3
 8011ccc:	2501      	movlt	r5, #1
 8011cce:	2500      	movge	r5, #0
 8011cd0:	f7ff fcfe 	bl	80116d0 <_Balloc>
 8011cd4:	4602      	mov	r2, r0
 8011cd6:	b918      	cbnz	r0, 8011ce0 <__mdiff+0x60>
 8011cd8:	f240 2145 	movw	r1, #581	@ 0x245
 8011cdc:	4b30      	ldr	r3, [pc, #192]	@ (8011da0 <__mdiff+0x120>)
 8011cde:	e7e3      	b.n	8011ca8 <__mdiff+0x28>
 8011ce0:	f100 0b14 	add.w	fp, r0, #20
 8011ce4:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8011ce8:	f109 0310 	add.w	r3, r9, #16
 8011cec:	60c5      	str	r5, [r0, #12]
 8011cee:	f04f 0c00 	mov.w	ip, #0
 8011cf2:	f109 0514 	add.w	r5, r9, #20
 8011cf6:	46d9      	mov	r9, fp
 8011cf8:	6926      	ldr	r6, [r4, #16]
 8011cfa:	f104 0e14 	add.w	lr, r4, #20
 8011cfe:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8011d02:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8011d06:	9301      	str	r3, [sp, #4]
 8011d08:	9b01      	ldr	r3, [sp, #4]
 8011d0a:	f85e 0b04 	ldr.w	r0, [lr], #4
 8011d0e:	f853 af04 	ldr.w	sl, [r3, #4]!
 8011d12:	b281      	uxth	r1, r0
 8011d14:	9301      	str	r3, [sp, #4]
 8011d16:	fa1f f38a 	uxth.w	r3, sl
 8011d1a:	1a5b      	subs	r3, r3, r1
 8011d1c:	0c00      	lsrs	r0, r0, #16
 8011d1e:	4463      	add	r3, ip
 8011d20:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8011d24:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8011d28:	b29b      	uxth	r3, r3
 8011d2a:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8011d2e:	4576      	cmp	r6, lr
 8011d30:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8011d34:	f849 3b04 	str.w	r3, [r9], #4
 8011d38:	d8e6      	bhi.n	8011d08 <__mdiff+0x88>
 8011d3a:	1b33      	subs	r3, r6, r4
 8011d3c:	3b15      	subs	r3, #21
 8011d3e:	f023 0303 	bic.w	r3, r3, #3
 8011d42:	3415      	adds	r4, #21
 8011d44:	3304      	adds	r3, #4
 8011d46:	42a6      	cmp	r6, r4
 8011d48:	bf38      	it	cc
 8011d4a:	2304      	movcc	r3, #4
 8011d4c:	441d      	add	r5, r3
 8011d4e:	445b      	add	r3, fp
 8011d50:	461e      	mov	r6, r3
 8011d52:	462c      	mov	r4, r5
 8011d54:	4544      	cmp	r4, r8
 8011d56:	d30e      	bcc.n	8011d76 <__mdiff+0xf6>
 8011d58:	f108 0103 	add.w	r1, r8, #3
 8011d5c:	1b49      	subs	r1, r1, r5
 8011d5e:	f021 0103 	bic.w	r1, r1, #3
 8011d62:	3d03      	subs	r5, #3
 8011d64:	45a8      	cmp	r8, r5
 8011d66:	bf38      	it	cc
 8011d68:	2100      	movcc	r1, #0
 8011d6a:	440b      	add	r3, r1
 8011d6c:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8011d70:	b199      	cbz	r1, 8011d9a <__mdiff+0x11a>
 8011d72:	6117      	str	r7, [r2, #16]
 8011d74:	e79e      	b.n	8011cb4 <__mdiff+0x34>
 8011d76:	46e6      	mov	lr, ip
 8011d78:	f854 1b04 	ldr.w	r1, [r4], #4
 8011d7c:	fa1f fc81 	uxth.w	ip, r1
 8011d80:	44f4      	add	ip, lr
 8011d82:	0c08      	lsrs	r0, r1, #16
 8011d84:	4471      	add	r1, lr
 8011d86:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8011d8a:	b289      	uxth	r1, r1
 8011d8c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8011d90:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8011d94:	f846 1b04 	str.w	r1, [r6], #4
 8011d98:	e7dc      	b.n	8011d54 <__mdiff+0xd4>
 8011d9a:	3f01      	subs	r7, #1
 8011d9c:	e7e6      	b.n	8011d6c <__mdiff+0xec>
 8011d9e:	bf00      	nop
 8011da0:	08013b00 	.word	0x08013b00
 8011da4:	08013b71 	.word	0x08013b71

08011da8 <__ulp>:
 8011da8:	4b0e      	ldr	r3, [pc, #56]	@ (8011de4 <__ulp+0x3c>)
 8011daa:	400b      	ands	r3, r1
 8011dac:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8011db0:	2b00      	cmp	r3, #0
 8011db2:	dc08      	bgt.n	8011dc6 <__ulp+0x1e>
 8011db4:	425b      	negs	r3, r3
 8011db6:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8011dba:	ea4f 5223 	mov.w	r2, r3, asr #20
 8011dbe:	da04      	bge.n	8011dca <__ulp+0x22>
 8011dc0:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8011dc4:	4113      	asrs	r3, r2
 8011dc6:	2200      	movs	r2, #0
 8011dc8:	e008      	b.n	8011ddc <__ulp+0x34>
 8011dca:	f1a2 0314 	sub.w	r3, r2, #20
 8011dce:	2b1e      	cmp	r3, #30
 8011dd0:	bfd6      	itet	le
 8011dd2:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8011dd6:	2201      	movgt	r2, #1
 8011dd8:	40da      	lsrle	r2, r3
 8011dda:	2300      	movs	r3, #0
 8011ddc:	4619      	mov	r1, r3
 8011dde:	4610      	mov	r0, r2
 8011de0:	4770      	bx	lr
 8011de2:	bf00      	nop
 8011de4:	7ff00000 	.word	0x7ff00000

08011de8 <__b2d>:
 8011de8:	6902      	ldr	r2, [r0, #16]
 8011dea:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011dec:	f100 0614 	add.w	r6, r0, #20
 8011df0:	eb06 0282 	add.w	r2, r6, r2, lsl #2
 8011df4:	f852 4c04 	ldr.w	r4, [r2, #-4]
 8011df8:	4f1e      	ldr	r7, [pc, #120]	@ (8011e74 <__b2d+0x8c>)
 8011dfa:	4620      	mov	r0, r4
 8011dfc:	f7ff fd5a 	bl	80118b4 <__hi0bits>
 8011e00:	4603      	mov	r3, r0
 8011e02:	f1c0 0020 	rsb	r0, r0, #32
 8011e06:	2b0a      	cmp	r3, #10
 8011e08:	f1a2 0504 	sub.w	r5, r2, #4
 8011e0c:	6008      	str	r0, [r1, #0]
 8011e0e:	dc12      	bgt.n	8011e36 <__b2d+0x4e>
 8011e10:	42ae      	cmp	r6, r5
 8011e12:	bf2c      	ite	cs
 8011e14:	2200      	movcs	r2, #0
 8011e16:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 8011e1a:	f1c3 0c0b 	rsb	ip, r3, #11
 8011e1e:	3315      	adds	r3, #21
 8011e20:	fa24 fe0c 	lsr.w	lr, r4, ip
 8011e24:	fa04 f303 	lsl.w	r3, r4, r3
 8011e28:	fa22 f20c 	lsr.w	r2, r2, ip
 8011e2c:	ea4e 0107 	orr.w	r1, lr, r7
 8011e30:	431a      	orrs	r2, r3
 8011e32:	4610      	mov	r0, r2
 8011e34:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011e36:	42ae      	cmp	r6, r5
 8011e38:	bf36      	itet	cc
 8011e3a:	f1a2 0508 	subcc.w	r5, r2, #8
 8011e3e:	2200      	movcs	r2, #0
 8011e40:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 8011e44:	3b0b      	subs	r3, #11
 8011e46:	d012      	beq.n	8011e6e <__b2d+0x86>
 8011e48:	f1c3 0720 	rsb	r7, r3, #32
 8011e4c:	fa22 f107 	lsr.w	r1, r2, r7
 8011e50:	409c      	lsls	r4, r3
 8011e52:	430c      	orrs	r4, r1
 8011e54:	42b5      	cmp	r5, r6
 8011e56:	f044 517f 	orr.w	r1, r4, #1069547520	@ 0x3fc00000
 8011e5a:	bf94      	ite	ls
 8011e5c:	2400      	movls	r4, #0
 8011e5e:	f855 4c04 	ldrhi.w	r4, [r5, #-4]
 8011e62:	409a      	lsls	r2, r3
 8011e64:	40fc      	lsrs	r4, r7
 8011e66:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 8011e6a:	4322      	orrs	r2, r4
 8011e6c:	e7e1      	b.n	8011e32 <__b2d+0x4a>
 8011e6e:	ea44 0107 	orr.w	r1, r4, r7
 8011e72:	e7de      	b.n	8011e32 <__b2d+0x4a>
 8011e74:	3ff00000 	.word	0x3ff00000

08011e78 <__d2b>:
 8011e78:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 8011e7c:	2101      	movs	r1, #1
 8011e7e:	4690      	mov	r8, r2
 8011e80:	4699      	mov	r9, r3
 8011e82:	9e08      	ldr	r6, [sp, #32]
 8011e84:	f7ff fc24 	bl	80116d0 <_Balloc>
 8011e88:	4604      	mov	r4, r0
 8011e8a:	b930      	cbnz	r0, 8011e9a <__d2b+0x22>
 8011e8c:	4602      	mov	r2, r0
 8011e8e:	f240 310f 	movw	r1, #783	@ 0x30f
 8011e92:	4b23      	ldr	r3, [pc, #140]	@ (8011f20 <__d2b+0xa8>)
 8011e94:	4823      	ldr	r0, [pc, #140]	@ (8011f24 <__d2b+0xac>)
 8011e96:	f001 fae1 	bl	801345c <__assert_func>
 8011e9a:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8011e9e:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8011ea2:	b10d      	cbz	r5, 8011ea8 <__d2b+0x30>
 8011ea4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8011ea8:	9301      	str	r3, [sp, #4]
 8011eaa:	f1b8 0300 	subs.w	r3, r8, #0
 8011eae:	d024      	beq.n	8011efa <__d2b+0x82>
 8011eb0:	4668      	mov	r0, sp
 8011eb2:	9300      	str	r3, [sp, #0]
 8011eb4:	f7ff fd1d 	bl	80118f2 <__lo0bits>
 8011eb8:	e9dd 1200 	ldrd	r1, r2, [sp]
 8011ebc:	b1d8      	cbz	r0, 8011ef6 <__d2b+0x7e>
 8011ebe:	f1c0 0320 	rsb	r3, r0, #32
 8011ec2:	fa02 f303 	lsl.w	r3, r2, r3
 8011ec6:	430b      	orrs	r3, r1
 8011ec8:	40c2      	lsrs	r2, r0
 8011eca:	6163      	str	r3, [r4, #20]
 8011ecc:	9201      	str	r2, [sp, #4]
 8011ece:	9b01      	ldr	r3, [sp, #4]
 8011ed0:	2b00      	cmp	r3, #0
 8011ed2:	bf0c      	ite	eq
 8011ed4:	2201      	moveq	r2, #1
 8011ed6:	2202      	movne	r2, #2
 8011ed8:	61a3      	str	r3, [r4, #24]
 8011eda:	6122      	str	r2, [r4, #16]
 8011edc:	b1ad      	cbz	r5, 8011f0a <__d2b+0x92>
 8011ede:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8011ee2:	4405      	add	r5, r0
 8011ee4:	6035      	str	r5, [r6, #0]
 8011ee6:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8011eea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011eec:	6018      	str	r0, [r3, #0]
 8011eee:	4620      	mov	r0, r4
 8011ef0:	b002      	add	sp, #8
 8011ef2:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 8011ef6:	6161      	str	r1, [r4, #20]
 8011ef8:	e7e9      	b.n	8011ece <__d2b+0x56>
 8011efa:	a801      	add	r0, sp, #4
 8011efc:	f7ff fcf9 	bl	80118f2 <__lo0bits>
 8011f00:	9b01      	ldr	r3, [sp, #4]
 8011f02:	2201      	movs	r2, #1
 8011f04:	6163      	str	r3, [r4, #20]
 8011f06:	3020      	adds	r0, #32
 8011f08:	e7e7      	b.n	8011eda <__d2b+0x62>
 8011f0a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8011f0e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8011f12:	6030      	str	r0, [r6, #0]
 8011f14:	6918      	ldr	r0, [r3, #16]
 8011f16:	f7ff fccd 	bl	80118b4 <__hi0bits>
 8011f1a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8011f1e:	e7e4      	b.n	8011eea <__d2b+0x72>
 8011f20:	08013b00 	.word	0x08013b00
 8011f24:	08013b71 	.word	0x08013b71

08011f28 <__ratio>:
 8011f28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011f2c:	b085      	sub	sp, #20
 8011f2e:	e9cd 1000 	strd	r1, r0, [sp]
 8011f32:	a902      	add	r1, sp, #8
 8011f34:	f7ff ff58 	bl	8011de8 <__b2d>
 8011f38:	468b      	mov	fp, r1
 8011f3a:	4606      	mov	r6, r0
 8011f3c:	460f      	mov	r7, r1
 8011f3e:	9800      	ldr	r0, [sp, #0]
 8011f40:	a903      	add	r1, sp, #12
 8011f42:	f7ff ff51 	bl	8011de8 <__b2d>
 8011f46:	460d      	mov	r5, r1
 8011f48:	9b01      	ldr	r3, [sp, #4]
 8011f4a:	4689      	mov	r9, r1
 8011f4c:	6919      	ldr	r1, [r3, #16]
 8011f4e:	9b00      	ldr	r3, [sp, #0]
 8011f50:	4604      	mov	r4, r0
 8011f52:	691b      	ldr	r3, [r3, #16]
 8011f54:	4630      	mov	r0, r6
 8011f56:	1ac9      	subs	r1, r1, r3
 8011f58:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8011f5c:	1a9b      	subs	r3, r3, r2
 8011f5e:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8011f62:	2b00      	cmp	r3, #0
 8011f64:	bfcd      	iteet	gt
 8011f66:	463a      	movgt	r2, r7
 8011f68:	462a      	movle	r2, r5
 8011f6a:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8011f6e:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 8011f72:	bfd8      	it	le
 8011f74:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 8011f78:	464b      	mov	r3, r9
 8011f7a:	4622      	mov	r2, r4
 8011f7c:	4659      	mov	r1, fp
 8011f7e:	f7ee fe71 	bl	8000c64 <__aeabi_ddiv>
 8011f82:	b005      	add	sp, #20
 8011f84:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08011f88 <_mprec_log10>:
 8011f88:	2817      	cmp	r0, #23
 8011f8a:	b5d0      	push	{r4, r6, r7, lr}
 8011f8c:	4604      	mov	r4, r0
 8011f8e:	dc05      	bgt.n	8011f9c <_mprec_log10+0x14>
 8011f90:	4b08      	ldr	r3, [pc, #32]	@ (8011fb4 <_mprec_log10+0x2c>)
 8011f92:	eb03 03c0 	add.w	r3, r3, r0, lsl #3
 8011f96:	e9d3 0100 	ldrd	r0, r1, [r3]
 8011f9a:	bdd0      	pop	{r4, r6, r7, pc}
 8011f9c:	2000      	movs	r0, #0
 8011f9e:	2600      	movs	r6, #0
 8011fa0:	4905      	ldr	r1, [pc, #20]	@ (8011fb8 <_mprec_log10+0x30>)
 8011fa2:	4f06      	ldr	r7, [pc, #24]	@ (8011fbc <_mprec_log10+0x34>)
 8011fa4:	4632      	mov	r2, r6
 8011fa6:	463b      	mov	r3, r7
 8011fa8:	f7ee fd32 	bl	8000a10 <__aeabi_dmul>
 8011fac:	3c01      	subs	r4, #1
 8011fae:	d1f9      	bne.n	8011fa4 <_mprec_log10+0x1c>
 8011fb0:	e7f3      	b.n	8011f9a <_mprec_log10+0x12>
 8011fb2:	bf00      	nop
 8011fb4:	08013de8 	.word	0x08013de8
 8011fb8:	3ff00000 	.word	0x3ff00000
 8011fbc:	40240000 	.word	0x40240000

08011fc0 <__copybits>:
 8011fc0:	3901      	subs	r1, #1
 8011fc2:	b570      	push	{r4, r5, r6, lr}
 8011fc4:	1149      	asrs	r1, r1, #5
 8011fc6:	6914      	ldr	r4, [r2, #16]
 8011fc8:	3101      	adds	r1, #1
 8011fca:	f102 0314 	add.w	r3, r2, #20
 8011fce:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8011fd2:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8011fd6:	1f05      	subs	r5, r0, #4
 8011fd8:	42a3      	cmp	r3, r4
 8011fda:	d30c      	bcc.n	8011ff6 <__copybits+0x36>
 8011fdc:	1aa3      	subs	r3, r4, r2
 8011fde:	3b11      	subs	r3, #17
 8011fe0:	f023 0303 	bic.w	r3, r3, #3
 8011fe4:	3211      	adds	r2, #17
 8011fe6:	42a2      	cmp	r2, r4
 8011fe8:	bf88      	it	hi
 8011fea:	2300      	movhi	r3, #0
 8011fec:	4418      	add	r0, r3
 8011fee:	2300      	movs	r3, #0
 8011ff0:	4288      	cmp	r0, r1
 8011ff2:	d305      	bcc.n	8012000 <__copybits+0x40>
 8011ff4:	bd70      	pop	{r4, r5, r6, pc}
 8011ff6:	f853 6b04 	ldr.w	r6, [r3], #4
 8011ffa:	f845 6f04 	str.w	r6, [r5, #4]!
 8011ffe:	e7eb      	b.n	8011fd8 <__copybits+0x18>
 8012000:	f840 3b04 	str.w	r3, [r0], #4
 8012004:	e7f4      	b.n	8011ff0 <__copybits+0x30>

08012006 <__any_on>:
 8012006:	f100 0214 	add.w	r2, r0, #20
 801200a:	6900      	ldr	r0, [r0, #16]
 801200c:	114b      	asrs	r3, r1, #5
 801200e:	4298      	cmp	r0, r3
 8012010:	b510      	push	{r4, lr}
 8012012:	db11      	blt.n	8012038 <__any_on+0x32>
 8012014:	dd0a      	ble.n	801202c <__any_on+0x26>
 8012016:	f011 011f 	ands.w	r1, r1, #31
 801201a:	d007      	beq.n	801202c <__any_on+0x26>
 801201c:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8012020:	fa24 f001 	lsr.w	r0, r4, r1
 8012024:	fa00 f101 	lsl.w	r1, r0, r1
 8012028:	428c      	cmp	r4, r1
 801202a:	d10b      	bne.n	8012044 <__any_on+0x3e>
 801202c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8012030:	4293      	cmp	r3, r2
 8012032:	d803      	bhi.n	801203c <__any_on+0x36>
 8012034:	2000      	movs	r0, #0
 8012036:	bd10      	pop	{r4, pc}
 8012038:	4603      	mov	r3, r0
 801203a:	e7f7      	b.n	801202c <__any_on+0x26>
 801203c:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8012040:	2900      	cmp	r1, #0
 8012042:	d0f5      	beq.n	8012030 <__any_on+0x2a>
 8012044:	2001      	movs	r0, #1
 8012046:	e7f6      	b.n	8012036 <__any_on+0x30>

08012048 <_wctomb_r>:
 8012048:	b410      	push	{r4}
 801204a:	4c03      	ldr	r4, [pc, #12]	@ (8012058 <_wctomb_r+0x10>)
 801204c:	f8d4 40e0 	ldr.w	r4, [r4, #224]	@ 0xe0
 8012050:	46a4      	mov	ip, r4
 8012052:	bc10      	pop	{r4}
 8012054:	4760      	bx	ip
 8012056:	bf00      	nop
 8012058:	20000028 	.word	0x20000028

0801205c <__ascii_wctomb>:
 801205c:	4603      	mov	r3, r0
 801205e:	4608      	mov	r0, r1
 8012060:	b141      	cbz	r1, 8012074 <__ascii_wctomb+0x18>
 8012062:	2aff      	cmp	r2, #255	@ 0xff
 8012064:	d904      	bls.n	8012070 <__ascii_wctomb+0x14>
 8012066:	228a      	movs	r2, #138	@ 0x8a
 8012068:	f04f 30ff 	mov.w	r0, #4294967295
 801206c:	601a      	str	r2, [r3, #0]
 801206e:	4770      	bx	lr
 8012070:	2001      	movs	r0, #1
 8012072:	700a      	strb	r2, [r1, #0]
 8012074:	4770      	bx	lr

08012076 <__ssputs_r>:
 8012076:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801207a:	461f      	mov	r7, r3
 801207c:	688e      	ldr	r6, [r1, #8]
 801207e:	4682      	mov	sl, r0
 8012080:	42be      	cmp	r6, r7
 8012082:	460c      	mov	r4, r1
 8012084:	4690      	mov	r8, r2
 8012086:	680b      	ldr	r3, [r1, #0]
 8012088:	d82d      	bhi.n	80120e6 <__ssputs_r+0x70>
 801208a:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801208e:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8012092:	d026      	beq.n	80120e2 <__ssputs_r+0x6c>
 8012094:	6965      	ldr	r5, [r4, #20]
 8012096:	6909      	ldr	r1, [r1, #16]
 8012098:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801209c:	eba3 0901 	sub.w	r9, r3, r1
 80120a0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80120a4:	1c7b      	adds	r3, r7, #1
 80120a6:	444b      	add	r3, r9
 80120a8:	106d      	asrs	r5, r5, #1
 80120aa:	429d      	cmp	r5, r3
 80120ac:	bf38      	it	cc
 80120ae:	461d      	movcc	r5, r3
 80120b0:	0553      	lsls	r3, r2, #21
 80120b2:	d527      	bpl.n	8012104 <__ssputs_r+0x8e>
 80120b4:	4629      	mov	r1, r5
 80120b6:	f7ff fa63 	bl	8011580 <_malloc_r>
 80120ba:	4606      	mov	r6, r0
 80120bc:	b360      	cbz	r0, 8012118 <__ssputs_r+0xa2>
 80120be:	464a      	mov	r2, r9
 80120c0:	6921      	ldr	r1, [r4, #16]
 80120c2:	f7fe f835 	bl	8010130 <memcpy>
 80120c6:	89a3      	ldrh	r3, [r4, #12]
 80120c8:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80120cc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80120d0:	81a3      	strh	r3, [r4, #12]
 80120d2:	6126      	str	r6, [r4, #16]
 80120d4:	444e      	add	r6, r9
 80120d6:	6026      	str	r6, [r4, #0]
 80120d8:	463e      	mov	r6, r7
 80120da:	6165      	str	r5, [r4, #20]
 80120dc:	eba5 0509 	sub.w	r5, r5, r9
 80120e0:	60a5      	str	r5, [r4, #8]
 80120e2:	42be      	cmp	r6, r7
 80120e4:	d900      	bls.n	80120e8 <__ssputs_r+0x72>
 80120e6:	463e      	mov	r6, r7
 80120e8:	4632      	mov	r2, r6
 80120ea:	4641      	mov	r1, r8
 80120ec:	6820      	ldr	r0, [r4, #0]
 80120ee:	f001 f969 	bl	80133c4 <memmove>
 80120f2:	2000      	movs	r0, #0
 80120f4:	68a3      	ldr	r3, [r4, #8]
 80120f6:	1b9b      	subs	r3, r3, r6
 80120f8:	60a3      	str	r3, [r4, #8]
 80120fa:	6823      	ldr	r3, [r4, #0]
 80120fc:	4433      	add	r3, r6
 80120fe:	6023      	str	r3, [r4, #0]
 8012100:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012104:	462a      	mov	r2, r5
 8012106:	f001 f9e0 	bl	80134ca <_realloc_r>
 801210a:	4606      	mov	r6, r0
 801210c:	2800      	cmp	r0, #0
 801210e:	d1e0      	bne.n	80120d2 <__ssputs_r+0x5c>
 8012110:	4650      	mov	r0, sl
 8012112:	6921      	ldr	r1, [r4, #16]
 8012114:	f7fe fe80 	bl	8010e18 <_free_r>
 8012118:	230c      	movs	r3, #12
 801211a:	f8ca 3000 	str.w	r3, [sl]
 801211e:	89a3      	ldrh	r3, [r4, #12]
 8012120:	f04f 30ff 	mov.w	r0, #4294967295
 8012124:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012128:	81a3      	strh	r3, [r4, #12]
 801212a:	e7e9      	b.n	8012100 <__ssputs_r+0x8a>

0801212c <__ssprint_r>:
 801212c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012130:	6893      	ldr	r3, [r2, #8]
 8012132:	460c      	mov	r4, r1
 8012134:	4617      	mov	r7, r2
 8012136:	f8d2 b000 	ldr.w	fp, [r2]
 801213a:	9001      	str	r0, [sp, #4]
 801213c:	2b00      	cmp	r3, #0
 801213e:	d157      	bne.n	80121f0 <__ssprint_r+0xc4>
 8012140:	2000      	movs	r0, #0
 8012142:	2300      	movs	r3, #0
 8012144:	607b      	str	r3, [r7, #4]
 8012146:	b003      	add	sp, #12
 8012148:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801214c:	e9db a800 	ldrd	sl, r8, [fp]
 8012150:	f10b 0b08 	add.w	fp, fp, #8
 8012154:	68a6      	ldr	r6, [r4, #8]
 8012156:	6820      	ldr	r0, [r4, #0]
 8012158:	f1b8 0f00 	cmp.w	r8, #0
 801215c:	d0f6      	beq.n	801214c <__ssprint_r+0x20>
 801215e:	45b0      	cmp	r8, r6
 8012160:	d32e      	bcc.n	80121c0 <__ssprint_r+0x94>
 8012162:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8012166:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 801216a:	d02c      	beq.n	80121c6 <__ssprint_r+0x9a>
 801216c:	6921      	ldr	r1, [r4, #16]
 801216e:	6965      	ldr	r5, [r4, #20]
 8012170:	eba0 0901 	sub.w	r9, r0, r1
 8012174:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8012178:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 801217c:	f109 0001 	add.w	r0, r9, #1
 8012180:	106d      	asrs	r5, r5, #1
 8012182:	4440      	add	r0, r8
 8012184:	4285      	cmp	r5, r0
 8012186:	bf38      	it	cc
 8012188:	4605      	movcc	r5, r0
 801218a:	0553      	lsls	r3, r2, #21
 801218c:	d534      	bpl.n	80121f8 <__ssprint_r+0xcc>
 801218e:	4629      	mov	r1, r5
 8012190:	9801      	ldr	r0, [sp, #4]
 8012192:	f7ff f9f5 	bl	8011580 <_malloc_r>
 8012196:	4606      	mov	r6, r0
 8012198:	2800      	cmp	r0, #0
 801219a:	d038      	beq.n	801220e <__ssprint_r+0xe2>
 801219c:	464a      	mov	r2, r9
 801219e:	6921      	ldr	r1, [r4, #16]
 80121a0:	f7fd ffc6 	bl	8010130 <memcpy>
 80121a4:	89a2      	ldrh	r2, [r4, #12]
 80121a6:	f422 6290 	bic.w	r2, r2, #1152	@ 0x480
 80121aa:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80121ae:	81a2      	strh	r2, [r4, #12]
 80121b0:	6126      	str	r6, [r4, #16]
 80121b2:	444e      	add	r6, r9
 80121b4:	6026      	str	r6, [r4, #0]
 80121b6:	4646      	mov	r6, r8
 80121b8:	6165      	str	r5, [r4, #20]
 80121ba:	eba5 0509 	sub.w	r5, r5, r9
 80121be:	60a5      	str	r5, [r4, #8]
 80121c0:	4546      	cmp	r6, r8
 80121c2:	bf28      	it	cs
 80121c4:	4646      	movcs	r6, r8
 80121c6:	4632      	mov	r2, r6
 80121c8:	4651      	mov	r1, sl
 80121ca:	6820      	ldr	r0, [r4, #0]
 80121cc:	f001 f8fa 	bl	80133c4 <memmove>
 80121d0:	68a2      	ldr	r2, [r4, #8]
 80121d2:	44c2      	add	sl, r8
 80121d4:	1b92      	subs	r2, r2, r6
 80121d6:	60a2      	str	r2, [r4, #8]
 80121d8:	6822      	ldr	r2, [r4, #0]
 80121da:	4432      	add	r2, r6
 80121dc:	6022      	str	r2, [r4, #0]
 80121de:	68ba      	ldr	r2, [r7, #8]
 80121e0:	eba2 0308 	sub.w	r3, r2, r8
 80121e4:	60bb      	str	r3, [r7, #8]
 80121e6:	2b00      	cmp	r3, #0
 80121e8:	d0aa      	beq.n	8012140 <__ssprint_r+0x14>
 80121ea:	f04f 0800 	mov.w	r8, #0
 80121ee:	e7b1      	b.n	8012154 <__ssprint_r+0x28>
 80121f0:	f04f 0a00 	mov.w	sl, #0
 80121f4:	46d0      	mov	r8, sl
 80121f6:	e7ad      	b.n	8012154 <__ssprint_r+0x28>
 80121f8:	462a      	mov	r2, r5
 80121fa:	9801      	ldr	r0, [sp, #4]
 80121fc:	f001 f965 	bl	80134ca <_realloc_r>
 8012200:	4606      	mov	r6, r0
 8012202:	2800      	cmp	r0, #0
 8012204:	d1d4      	bne.n	80121b0 <__ssprint_r+0x84>
 8012206:	6921      	ldr	r1, [r4, #16]
 8012208:	9801      	ldr	r0, [sp, #4]
 801220a:	f7fe fe05 	bl	8010e18 <_free_r>
 801220e:	230c      	movs	r3, #12
 8012210:	9a01      	ldr	r2, [sp, #4]
 8012212:	f04f 30ff 	mov.w	r0, #4294967295
 8012216:	6013      	str	r3, [r2, #0]
 8012218:	89a3      	ldrh	r3, [r4, #12]
 801221a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801221e:	81a3      	strh	r3, [r4, #12]
 8012220:	2300      	movs	r3, #0
 8012222:	60bb      	str	r3, [r7, #8]
 8012224:	e78d      	b.n	8012142 <__ssprint_r+0x16>
	...

08012228 <_svfiprintf_r>:
 8012228:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801222c:	4698      	mov	r8, r3
 801222e:	898b      	ldrh	r3, [r1, #12]
 8012230:	4607      	mov	r7, r0
 8012232:	061b      	lsls	r3, r3, #24
 8012234:	460d      	mov	r5, r1
 8012236:	4614      	mov	r4, r2
 8012238:	b09d      	sub	sp, #116	@ 0x74
 801223a:	d510      	bpl.n	801225e <_svfiprintf_r+0x36>
 801223c:	690b      	ldr	r3, [r1, #16]
 801223e:	b973      	cbnz	r3, 801225e <_svfiprintf_r+0x36>
 8012240:	2140      	movs	r1, #64	@ 0x40
 8012242:	f7ff f99d 	bl	8011580 <_malloc_r>
 8012246:	6028      	str	r0, [r5, #0]
 8012248:	6128      	str	r0, [r5, #16]
 801224a:	b930      	cbnz	r0, 801225a <_svfiprintf_r+0x32>
 801224c:	230c      	movs	r3, #12
 801224e:	603b      	str	r3, [r7, #0]
 8012250:	f04f 30ff 	mov.w	r0, #4294967295
 8012254:	b01d      	add	sp, #116	@ 0x74
 8012256:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801225a:	2340      	movs	r3, #64	@ 0x40
 801225c:	616b      	str	r3, [r5, #20]
 801225e:	2300      	movs	r3, #0
 8012260:	9309      	str	r3, [sp, #36]	@ 0x24
 8012262:	2320      	movs	r3, #32
 8012264:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8012268:	2330      	movs	r3, #48	@ 0x30
 801226a:	f04f 0901 	mov.w	r9, #1
 801226e:	f8cd 800c 	str.w	r8, [sp, #12]
 8012272:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 801240c <_svfiprintf_r+0x1e4>
 8012276:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801227a:	4623      	mov	r3, r4
 801227c:	469a      	mov	sl, r3
 801227e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8012282:	b10a      	cbz	r2, 8012288 <_svfiprintf_r+0x60>
 8012284:	2a25      	cmp	r2, #37	@ 0x25
 8012286:	d1f9      	bne.n	801227c <_svfiprintf_r+0x54>
 8012288:	ebba 0b04 	subs.w	fp, sl, r4
 801228c:	d00b      	beq.n	80122a6 <_svfiprintf_r+0x7e>
 801228e:	465b      	mov	r3, fp
 8012290:	4622      	mov	r2, r4
 8012292:	4629      	mov	r1, r5
 8012294:	4638      	mov	r0, r7
 8012296:	f7ff feee 	bl	8012076 <__ssputs_r>
 801229a:	3001      	adds	r0, #1
 801229c:	f000 80a7 	beq.w	80123ee <_svfiprintf_r+0x1c6>
 80122a0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80122a2:	445a      	add	r2, fp
 80122a4:	9209      	str	r2, [sp, #36]	@ 0x24
 80122a6:	f89a 3000 	ldrb.w	r3, [sl]
 80122aa:	2b00      	cmp	r3, #0
 80122ac:	f000 809f 	beq.w	80123ee <_svfiprintf_r+0x1c6>
 80122b0:	2300      	movs	r3, #0
 80122b2:	f04f 32ff 	mov.w	r2, #4294967295
 80122b6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80122ba:	f10a 0a01 	add.w	sl, sl, #1
 80122be:	9304      	str	r3, [sp, #16]
 80122c0:	9307      	str	r3, [sp, #28]
 80122c2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80122c6:	931a      	str	r3, [sp, #104]	@ 0x68
 80122c8:	4654      	mov	r4, sl
 80122ca:	2205      	movs	r2, #5
 80122cc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80122d0:	484e      	ldr	r0, [pc, #312]	@ (801240c <_svfiprintf_r+0x1e4>)
 80122d2:	f7fd ff1f 	bl	8010114 <memchr>
 80122d6:	9a04      	ldr	r2, [sp, #16]
 80122d8:	b9d8      	cbnz	r0, 8012312 <_svfiprintf_r+0xea>
 80122da:	06d0      	lsls	r0, r2, #27
 80122dc:	bf44      	itt	mi
 80122de:	2320      	movmi	r3, #32
 80122e0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80122e4:	0711      	lsls	r1, r2, #28
 80122e6:	bf44      	itt	mi
 80122e8:	232b      	movmi	r3, #43	@ 0x2b
 80122ea:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80122ee:	f89a 3000 	ldrb.w	r3, [sl]
 80122f2:	2b2a      	cmp	r3, #42	@ 0x2a
 80122f4:	d015      	beq.n	8012322 <_svfiprintf_r+0xfa>
 80122f6:	4654      	mov	r4, sl
 80122f8:	2000      	movs	r0, #0
 80122fa:	f04f 0c0a 	mov.w	ip, #10
 80122fe:	9a07      	ldr	r2, [sp, #28]
 8012300:	4621      	mov	r1, r4
 8012302:	f811 3b01 	ldrb.w	r3, [r1], #1
 8012306:	3b30      	subs	r3, #48	@ 0x30
 8012308:	2b09      	cmp	r3, #9
 801230a:	d94b      	bls.n	80123a4 <_svfiprintf_r+0x17c>
 801230c:	b1b0      	cbz	r0, 801233c <_svfiprintf_r+0x114>
 801230e:	9207      	str	r2, [sp, #28]
 8012310:	e014      	b.n	801233c <_svfiprintf_r+0x114>
 8012312:	eba0 0308 	sub.w	r3, r0, r8
 8012316:	fa09 f303 	lsl.w	r3, r9, r3
 801231a:	4313      	orrs	r3, r2
 801231c:	46a2      	mov	sl, r4
 801231e:	9304      	str	r3, [sp, #16]
 8012320:	e7d2      	b.n	80122c8 <_svfiprintf_r+0xa0>
 8012322:	9b03      	ldr	r3, [sp, #12]
 8012324:	1d19      	adds	r1, r3, #4
 8012326:	681b      	ldr	r3, [r3, #0]
 8012328:	9103      	str	r1, [sp, #12]
 801232a:	2b00      	cmp	r3, #0
 801232c:	bfbb      	ittet	lt
 801232e:	425b      	neglt	r3, r3
 8012330:	f042 0202 	orrlt.w	r2, r2, #2
 8012334:	9307      	strge	r3, [sp, #28]
 8012336:	9307      	strlt	r3, [sp, #28]
 8012338:	bfb8      	it	lt
 801233a:	9204      	strlt	r2, [sp, #16]
 801233c:	7823      	ldrb	r3, [r4, #0]
 801233e:	2b2e      	cmp	r3, #46	@ 0x2e
 8012340:	d10a      	bne.n	8012358 <_svfiprintf_r+0x130>
 8012342:	7863      	ldrb	r3, [r4, #1]
 8012344:	2b2a      	cmp	r3, #42	@ 0x2a
 8012346:	d132      	bne.n	80123ae <_svfiprintf_r+0x186>
 8012348:	9b03      	ldr	r3, [sp, #12]
 801234a:	3402      	adds	r4, #2
 801234c:	1d1a      	adds	r2, r3, #4
 801234e:	681b      	ldr	r3, [r3, #0]
 8012350:	9203      	str	r2, [sp, #12]
 8012352:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8012356:	9305      	str	r3, [sp, #20]
 8012358:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8012410 <_svfiprintf_r+0x1e8>
 801235c:	2203      	movs	r2, #3
 801235e:	4650      	mov	r0, sl
 8012360:	7821      	ldrb	r1, [r4, #0]
 8012362:	f7fd fed7 	bl	8010114 <memchr>
 8012366:	b138      	cbz	r0, 8012378 <_svfiprintf_r+0x150>
 8012368:	2240      	movs	r2, #64	@ 0x40
 801236a:	9b04      	ldr	r3, [sp, #16]
 801236c:	eba0 000a 	sub.w	r0, r0, sl
 8012370:	4082      	lsls	r2, r0
 8012372:	4313      	orrs	r3, r2
 8012374:	3401      	adds	r4, #1
 8012376:	9304      	str	r3, [sp, #16]
 8012378:	f814 1b01 	ldrb.w	r1, [r4], #1
 801237c:	2206      	movs	r2, #6
 801237e:	4825      	ldr	r0, [pc, #148]	@ (8012414 <_svfiprintf_r+0x1ec>)
 8012380:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8012384:	f7fd fec6 	bl	8010114 <memchr>
 8012388:	2800      	cmp	r0, #0
 801238a:	d036      	beq.n	80123fa <_svfiprintf_r+0x1d2>
 801238c:	4b22      	ldr	r3, [pc, #136]	@ (8012418 <_svfiprintf_r+0x1f0>)
 801238e:	bb1b      	cbnz	r3, 80123d8 <_svfiprintf_r+0x1b0>
 8012390:	9b03      	ldr	r3, [sp, #12]
 8012392:	3307      	adds	r3, #7
 8012394:	f023 0307 	bic.w	r3, r3, #7
 8012398:	3308      	adds	r3, #8
 801239a:	9303      	str	r3, [sp, #12]
 801239c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801239e:	4433      	add	r3, r6
 80123a0:	9309      	str	r3, [sp, #36]	@ 0x24
 80123a2:	e76a      	b.n	801227a <_svfiprintf_r+0x52>
 80123a4:	460c      	mov	r4, r1
 80123a6:	2001      	movs	r0, #1
 80123a8:	fb0c 3202 	mla	r2, ip, r2, r3
 80123ac:	e7a8      	b.n	8012300 <_svfiprintf_r+0xd8>
 80123ae:	2300      	movs	r3, #0
 80123b0:	f04f 0c0a 	mov.w	ip, #10
 80123b4:	4619      	mov	r1, r3
 80123b6:	3401      	adds	r4, #1
 80123b8:	9305      	str	r3, [sp, #20]
 80123ba:	4620      	mov	r0, r4
 80123bc:	f810 2b01 	ldrb.w	r2, [r0], #1
 80123c0:	3a30      	subs	r2, #48	@ 0x30
 80123c2:	2a09      	cmp	r2, #9
 80123c4:	d903      	bls.n	80123ce <_svfiprintf_r+0x1a6>
 80123c6:	2b00      	cmp	r3, #0
 80123c8:	d0c6      	beq.n	8012358 <_svfiprintf_r+0x130>
 80123ca:	9105      	str	r1, [sp, #20]
 80123cc:	e7c4      	b.n	8012358 <_svfiprintf_r+0x130>
 80123ce:	4604      	mov	r4, r0
 80123d0:	2301      	movs	r3, #1
 80123d2:	fb0c 2101 	mla	r1, ip, r1, r2
 80123d6:	e7f0      	b.n	80123ba <_svfiprintf_r+0x192>
 80123d8:	ab03      	add	r3, sp, #12
 80123da:	9300      	str	r3, [sp, #0]
 80123dc:	462a      	mov	r2, r5
 80123de:	4638      	mov	r0, r7
 80123e0:	4b0e      	ldr	r3, [pc, #56]	@ (801241c <_svfiprintf_r+0x1f4>)
 80123e2:	a904      	add	r1, sp, #16
 80123e4:	f7fc fe4a 	bl	800f07c <_printf_float>
 80123e8:	1c42      	adds	r2, r0, #1
 80123ea:	4606      	mov	r6, r0
 80123ec:	d1d6      	bne.n	801239c <_svfiprintf_r+0x174>
 80123ee:	89ab      	ldrh	r3, [r5, #12]
 80123f0:	065b      	lsls	r3, r3, #25
 80123f2:	f53f af2d 	bmi.w	8012250 <_svfiprintf_r+0x28>
 80123f6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80123f8:	e72c      	b.n	8012254 <_svfiprintf_r+0x2c>
 80123fa:	ab03      	add	r3, sp, #12
 80123fc:	9300      	str	r3, [sp, #0]
 80123fe:	462a      	mov	r2, r5
 8012400:	4638      	mov	r0, r7
 8012402:	4b06      	ldr	r3, [pc, #24]	@ (801241c <_svfiprintf_r+0x1f4>)
 8012404:	a904      	add	r1, sp, #16
 8012406:	f7fd f8d7 	bl	800f5b8 <_printf_i>
 801240a:	e7ed      	b.n	80123e8 <_svfiprintf_r+0x1c0>
 801240c:	08013bca 	.word	0x08013bca
 8012410:	08013bd0 	.word	0x08013bd0
 8012414:	08013bd4 	.word	0x08013bd4
 8012418:	0800f07d 	.word	0x0800f07d
 801241c:	08012077 	.word	0x08012077

08012420 <_sungetc_r>:
 8012420:	b538      	push	{r3, r4, r5, lr}
 8012422:	1c4b      	adds	r3, r1, #1
 8012424:	4614      	mov	r4, r2
 8012426:	d103      	bne.n	8012430 <_sungetc_r+0x10>
 8012428:	f04f 35ff 	mov.w	r5, #4294967295
 801242c:	4628      	mov	r0, r5
 801242e:	bd38      	pop	{r3, r4, r5, pc}
 8012430:	8993      	ldrh	r3, [r2, #12]
 8012432:	b2cd      	uxtb	r5, r1
 8012434:	f023 0320 	bic.w	r3, r3, #32
 8012438:	8193      	strh	r3, [r2, #12]
 801243a:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801243c:	6852      	ldr	r2, [r2, #4]
 801243e:	b18b      	cbz	r3, 8012464 <_sungetc_r+0x44>
 8012440:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8012442:	4293      	cmp	r3, r2
 8012444:	dd08      	ble.n	8012458 <_sungetc_r+0x38>
 8012446:	6823      	ldr	r3, [r4, #0]
 8012448:	1e5a      	subs	r2, r3, #1
 801244a:	6022      	str	r2, [r4, #0]
 801244c:	f803 5c01 	strb.w	r5, [r3, #-1]
 8012450:	6863      	ldr	r3, [r4, #4]
 8012452:	3301      	adds	r3, #1
 8012454:	6063      	str	r3, [r4, #4]
 8012456:	e7e9      	b.n	801242c <_sungetc_r+0xc>
 8012458:	4621      	mov	r1, r4
 801245a:	f000 fef3 	bl	8013244 <__submore>
 801245e:	2800      	cmp	r0, #0
 8012460:	d0f1      	beq.n	8012446 <_sungetc_r+0x26>
 8012462:	e7e1      	b.n	8012428 <_sungetc_r+0x8>
 8012464:	6921      	ldr	r1, [r4, #16]
 8012466:	6823      	ldr	r3, [r4, #0]
 8012468:	b151      	cbz	r1, 8012480 <_sungetc_r+0x60>
 801246a:	4299      	cmp	r1, r3
 801246c:	d208      	bcs.n	8012480 <_sungetc_r+0x60>
 801246e:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 8012472:	42a9      	cmp	r1, r5
 8012474:	d104      	bne.n	8012480 <_sungetc_r+0x60>
 8012476:	3b01      	subs	r3, #1
 8012478:	3201      	adds	r2, #1
 801247a:	6023      	str	r3, [r4, #0]
 801247c:	6062      	str	r2, [r4, #4]
 801247e:	e7d5      	b.n	801242c <_sungetc_r+0xc>
 8012480:	e9c4 320f 	strd	r3, r2, [r4, #60]	@ 0x3c
 8012484:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8012488:	6363      	str	r3, [r4, #52]	@ 0x34
 801248a:	2303      	movs	r3, #3
 801248c:	63a3      	str	r3, [r4, #56]	@ 0x38
 801248e:	4623      	mov	r3, r4
 8012490:	f803 5f46 	strb.w	r5, [r3, #70]!
 8012494:	6023      	str	r3, [r4, #0]
 8012496:	2301      	movs	r3, #1
 8012498:	e7dc      	b.n	8012454 <_sungetc_r+0x34>

0801249a <__ssrefill_r>:
 801249a:	b510      	push	{r4, lr}
 801249c:	460c      	mov	r4, r1
 801249e:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 80124a0:	b169      	cbz	r1, 80124be <__ssrefill_r+0x24>
 80124a2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80124a6:	4299      	cmp	r1, r3
 80124a8:	d001      	beq.n	80124ae <__ssrefill_r+0x14>
 80124aa:	f7fe fcb5 	bl	8010e18 <_free_r>
 80124ae:	2000      	movs	r0, #0
 80124b0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80124b2:	6360      	str	r0, [r4, #52]	@ 0x34
 80124b4:	6063      	str	r3, [r4, #4]
 80124b6:	b113      	cbz	r3, 80124be <__ssrefill_r+0x24>
 80124b8:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 80124ba:	6023      	str	r3, [r4, #0]
 80124bc:	bd10      	pop	{r4, pc}
 80124be:	6923      	ldr	r3, [r4, #16]
 80124c0:	f04f 30ff 	mov.w	r0, #4294967295
 80124c4:	6023      	str	r3, [r4, #0]
 80124c6:	2300      	movs	r3, #0
 80124c8:	6063      	str	r3, [r4, #4]
 80124ca:	89a3      	ldrh	r3, [r4, #12]
 80124cc:	f043 0320 	orr.w	r3, r3, #32
 80124d0:	81a3      	strh	r3, [r4, #12]
 80124d2:	e7f3      	b.n	80124bc <__ssrefill_r+0x22>

080124d4 <__ssvfiscanf_r>:
 80124d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80124d8:	460c      	mov	r4, r1
 80124da:	2100      	movs	r1, #0
 80124dc:	4606      	mov	r6, r0
 80124de:	f5ad 7d23 	sub.w	sp, sp, #652	@ 0x28c
 80124e2:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 80124e6:	49ab      	ldr	r1, [pc, #684]	@ (8012794 <__ssvfiscanf_r+0x2c0>)
 80124e8:	f10d 0804 	add.w	r8, sp, #4
 80124ec:	91a0      	str	r1, [sp, #640]	@ 0x280
 80124ee:	49aa      	ldr	r1, [pc, #680]	@ (8012798 <__ssvfiscanf_r+0x2c4>)
 80124f0:	4faa      	ldr	r7, [pc, #680]	@ (801279c <__ssvfiscanf_r+0x2c8>)
 80124f2:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 80124f6:	91a1      	str	r1, [sp, #644]	@ 0x284
 80124f8:	9300      	str	r3, [sp, #0]
 80124fa:	f892 9000 	ldrb.w	r9, [r2]
 80124fe:	f1b9 0f00 	cmp.w	r9, #0
 8012502:	f000 8159 	beq.w	80127b8 <__ssvfiscanf_r+0x2e4>
 8012506:	f817 3009 	ldrb.w	r3, [r7, r9]
 801250a:	1c55      	adds	r5, r2, #1
 801250c:	f013 0308 	ands.w	r3, r3, #8
 8012510:	d019      	beq.n	8012546 <__ssvfiscanf_r+0x72>
 8012512:	6863      	ldr	r3, [r4, #4]
 8012514:	2b00      	cmp	r3, #0
 8012516:	dd0f      	ble.n	8012538 <__ssvfiscanf_r+0x64>
 8012518:	6823      	ldr	r3, [r4, #0]
 801251a:	781a      	ldrb	r2, [r3, #0]
 801251c:	5cba      	ldrb	r2, [r7, r2]
 801251e:	0712      	lsls	r2, r2, #28
 8012520:	d401      	bmi.n	8012526 <__ssvfiscanf_r+0x52>
 8012522:	462a      	mov	r2, r5
 8012524:	e7e9      	b.n	80124fa <__ssvfiscanf_r+0x26>
 8012526:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8012528:	3301      	adds	r3, #1
 801252a:	3201      	adds	r2, #1
 801252c:	9245      	str	r2, [sp, #276]	@ 0x114
 801252e:	6862      	ldr	r2, [r4, #4]
 8012530:	6023      	str	r3, [r4, #0]
 8012532:	3a01      	subs	r2, #1
 8012534:	6062      	str	r2, [r4, #4]
 8012536:	e7ec      	b.n	8012512 <__ssvfiscanf_r+0x3e>
 8012538:	4621      	mov	r1, r4
 801253a:	4630      	mov	r0, r6
 801253c:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 801253e:	4798      	blx	r3
 8012540:	2800      	cmp	r0, #0
 8012542:	d0e9      	beq.n	8012518 <__ssvfiscanf_r+0x44>
 8012544:	e7ed      	b.n	8012522 <__ssvfiscanf_r+0x4e>
 8012546:	f1b9 0f25 	cmp.w	r9, #37	@ 0x25
 801254a:	f040 8086 	bne.w	801265a <__ssvfiscanf_r+0x186>
 801254e:	9341      	str	r3, [sp, #260]	@ 0x104
 8012550:	9343      	str	r3, [sp, #268]	@ 0x10c
 8012552:	7853      	ldrb	r3, [r2, #1]
 8012554:	2b2a      	cmp	r3, #42	@ 0x2a
 8012556:	bf04      	itt	eq
 8012558:	2310      	moveq	r3, #16
 801255a:	1c95      	addeq	r5, r2, #2
 801255c:	f04f 020a 	mov.w	r2, #10
 8012560:	bf08      	it	eq
 8012562:	9341      	streq	r3, [sp, #260]	@ 0x104
 8012564:	46aa      	mov	sl, r5
 8012566:	f81a 1b01 	ldrb.w	r1, [sl], #1
 801256a:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 801256e:	2b09      	cmp	r3, #9
 8012570:	d91e      	bls.n	80125b0 <__ssvfiscanf_r+0xdc>
 8012572:	f8df b22c 	ldr.w	fp, [pc, #556]	@ 80127a0 <__ssvfiscanf_r+0x2cc>
 8012576:	2203      	movs	r2, #3
 8012578:	4658      	mov	r0, fp
 801257a:	f7fd fdcb 	bl	8010114 <memchr>
 801257e:	b138      	cbz	r0, 8012590 <__ssvfiscanf_r+0xbc>
 8012580:	2301      	movs	r3, #1
 8012582:	4655      	mov	r5, sl
 8012584:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8012586:	eba0 000b 	sub.w	r0, r0, fp
 801258a:	4083      	lsls	r3, r0
 801258c:	4313      	orrs	r3, r2
 801258e:	9341      	str	r3, [sp, #260]	@ 0x104
 8012590:	f815 3b01 	ldrb.w	r3, [r5], #1
 8012594:	2b78      	cmp	r3, #120	@ 0x78
 8012596:	d806      	bhi.n	80125a6 <__ssvfiscanf_r+0xd2>
 8012598:	2b57      	cmp	r3, #87	@ 0x57
 801259a:	d810      	bhi.n	80125be <__ssvfiscanf_r+0xea>
 801259c:	2b25      	cmp	r3, #37	@ 0x25
 801259e:	d05c      	beq.n	801265a <__ssvfiscanf_r+0x186>
 80125a0:	d856      	bhi.n	8012650 <__ssvfiscanf_r+0x17c>
 80125a2:	2b00      	cmp	r3, #0
 80125a4:	d074      	beq.n	8012690 <__ssvfiscanf_r+0x1bc>
 80125a6:	2303      	movs	r3, #3
 80125a8:	9347      	str	r3, [sp, #284]	@ 0x11c
 80125aa:	230a      	movs	r3, #10
 80125ac:	9342      	str	r3, [sp, #264]	@ 0x108
 80125ae:	e087      	b.n	80126c0 <__ssvfiscanf_r+0x1ec>
 80125b0:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 80125b2:	4655      	mov	r5, sl
 80125b4:	fb02 1103 	mla	r1, r2, r3, r1
 80125b8:	3930      	subs	r1, #48	@ 0x30
 80125ba:	9143      	str	r1, [sp, #268]	@ 0x10c
 80125bc:	e7d2      	b.n	8012564 <__ssvfiscanf_r+0x90>
 80125be:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 80125c2:	2a20      	cmp	r2, #32
 80125c4:	d8ef      	bhi.n	80125a6 <__ssvfiscanf_r+0xd2>
 80125c6:	a101      	add	r1, pc, #4	@ (adr r1, 80125cc <__ssvfiscanf_r+0xf8>)
 80125c8:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80125cc:	0801269f 	.word	0x0801269f
 80125d0:	080125a7 	.word	0x080125a7
 80125d4:	080125a7 	.word	0x080125a7
 80125d8:	080126f9 	.word	0x080126f9
 80125dc:	080125a7 	.word	0x080125a7
 80125e0:	080125a7 	.word	0x080125a7
 80125e4:	080125a7 	.word	0x080125a7
 80125e8:	080125a7 	.word	0x080125a7
 80125ec:	080125a7 	.word	0x080125a7
 80125f0:	080125a7 	.word	0x080125a7
 80125f4:	080125a7 	.word	0x080125a7
 80125f8:	0801270f 	.word	0x0801270f
 80125fc:	080126f5 	.word	0x080126f5
 8012600:	08012657 	.word	0x08012657
 8012604:	08012657 	.word	0x08012657
 8012608:	08012657 	.word	0x08012657
 801260c:	080125a7 	.word	0x080125a7
 8012610:	080126b1 	.word	0x080126b1
 8012614:	080125a7 	.word	0x080125a7
 8012618:	080125a7 	.word	0x080125a7
 801261c:	080125a7 	.word	0x080125a7
 8012620:	080125a7 	.word	0x080125a7
 8012624:	0801271f 	.word	0x0801271f
 8012628:	080126b9 	.word	0x080126b9
 801262c:	08012697 	.word	0x08012697
 8012630:	080125a7 	.word	0x080125a7
 8012634:	080125a7 	.word	0x080125a7
 8012638:	0801271b 	.word	0x0801271b
 801263c:	080125a7 	.word	0x080125a7
 8012640:	080126f5 	.word	0x080126f5
 8012644:	080125a7 	.word	0x080125a7
 8012648:	080125a7 	.word	0x080125a7
 801264c:	0801269f 	.word	0x0801269f
 8012650:	3b45      	subs	r3, #69	@ 0x45
 8012652:	2b02      	cmp	r3, #2
 8012654:	d8a7      	bhi.n	80125a6 <__ssvfiscanf_r+0xd2>
 8012656:	2305      	movs	r3, #5
 8012658:	e031      	b.n	80126be <__ssvfiscanf_r+0x1ea>
 801265a:	6863      	ldr	r3, [r4, #4]
 801265c:	2b00      	cmp	r3, #0
 801265e:	dd0d      	ble.n	801267c <__ssvfiscanf_r+0x1a8>
 8012660:	6823      	ldr	r3, [r4, #0]
 8012662:	781a      	ldrb	r2, [r3, #0]
 8012664:	454a      	cmp	r2, r9
 8012666:	f040 80a7 	bne.w	80127b8 <__ssvfiscanf_r+0x2e4>
 801266a:	3301      	adds	r3, #1
 801266c:	6862      	ldr	r2, [r4, #4]
 801266e:	6023      	str	r3, [r4, #0]
 8012670:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 8012672:	3a01      	subs	r2, #1
 8012674:	3301      	adds	r3, #1
 8012676:	6062      	str	r2, [r4, #4]
 8012678:	9345      	str	r3, [sp, #276]	@ 0x114
 801267a:	e752      	b.n	8012522 <__ssvfiscanf_r+0x4e>
 801267c:	4621      	mov	r1, r4
 801267e:	4630      	mov	r0, r6
 8012680:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8012682:	4798      	blx	r3
 8012684:	2800      	cmp	r0, #0
 8012686:	d0eb      	beq.n	8012660 <__ssvfiscanf_r+0x18c>
 8012688:	9844      	ldr	r0, [sp, #272]	@ 0x110
 801268a:	2800      	cmp	r0, #0
 801268c:	f040 808c 	bne.w	80127a8 <__ssvfiscanf_r+0x2d4>
 8012690:	f04f 30ff 	mov.w	r0, #4294967295
 8012694:	e08c      	b.n	80127b0 <__ssvfiscanf_r+0x2dc>
 8012696:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8012698:	f042 0220 	orr.w	r2, r2, #32
 801269c:	9241      	str	r2, [sp, #260]	@ 0x104
 801269e:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 80126a0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80126a4:	9241      	str	r2, [sp, #260]	@ 0x104
 80126a6:	2210      	movs	r2, #16
 80126a8:	2b6e      	cmp	r3, #110	@ 0x6e
 80126aa:	9242      	str	r2, [sp, #264]	@ 0x108
 80126ac:	d902      	bls.n	80126b4 <__ssvfiscanf_r+0x1e0>
 80126ae:	e005      	b.n	80126bc <__ssvfiscanf_r+0x1e8>
 80126b0:	2300      	movs	r3, #0
 80126b2:	9342      	str	r3, [sp, #264]	@ 0x108
 80126b4:	2303      	movs	r3, #3
 80126b6:	e002      	b.n	80126be <__ssvfiscanf_r+0x1ea>
 80126b8:	2308      	movs	r3, #8
 80126ba:	9342      	str	r3, [sp, #264]	@ 0x108
 80126bc:	2304      	movs	r3, #4
 80126be:	9347      	str	r3, [sp, #284]	@ 0x11c
 80126c0:	6863      	ldr	r3, [r4, #4]
 80126c2:	2b00      	cmp	r3, #0
 80126c4:	dd39      	ble.n	801273a <__ssvfiscanf_r+0x266>
 80126c6:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 80126c8:	0659      	lsls	r1, r3, #25
 80126ca:	d404      	bmi.n	80126d6 <__ssvfiscanf_r+0x202>
 80126cc:	6823      	ldr	r3, [r4, #0]
 80126ce:	781a      	ldrb	r2, [r3, #0]
 80126d0:	5cba      	ldrb	r2, [r7, r2]
 80126d2:	0712      	lsls	r2, r2, #28
 80126d4:	d438      	bmi.n	8012748 <__ssvfiscanf_r+0x274>
 80126d6:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 80126d8:	2b02      	cmp	r3, #2
 80126da:	dc47      	bgt.n	801276c <__ssvfiscanf_r+0x298>
 80126dc:	466b      	mov	r3, sp
 80126de:	4622      	mov	r2, r4
 80126e0:	4630      	mov	r0, r6
 80126e2:	a941      	add	r1, sp, #260	@ 0x104
 80126e4:	f000 f9c0 	bl	8012a68 <_scanf_chars>
 80126e8:	2801      	cmp	r0, #1
 80126ea:	d065      	beq.n	80127b8 <__ssvfiscanf_r+0x2e4>
 80126ec:	2802      	cmp	r0, #2
 80126ee:	f47f af18 	bne.w	8012522 <__ssvfiscanf_r+0x4e>
 80126f2:	e7c9      	b.n	8012688 <__ssvfiscanf_r+0x1b4>
 80126f4:	220a      	movs	r2, #10
 80126f6:	e7d7      	b.n	80126a8 <__ssvfiscanf_r+0x1d4>
 80126f8:	4629      	mov	r1, r5
 80126fa:	4640      	mov	r0, r8
 80126fc:	f000 fd69 	bl	80131d2 <__sccl>
 8012700:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8012702:	4605      	mov	r5, r0
 8012704:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012708:	9341      	str	r3, [sp, #260]	@ 0x104
 801270a:	2301      	movs	r3, #1
 801270c:	e7d7      	b.n	80126be <__ssvfiscanf_r+0x1ea>
 801270e:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8012710:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012714:	9341      	str	r3, [sp, #260]	@ 0x104
 8012716:	2300      	movs	r3, #0
 8012718:	e7d1      	b.n	80126be <__ssvfiscanf_r+0x1ea>
 801271a:	2302      	movs	r3, #2
 801271c:	e7cf      	b.n	80126be <__ssvfiscanf_r+0x1ea>
 801271e:	9841      	ldr	r0, [sp, #260]	@ 0x104
 8012720:	06c3      	lsls	r3, r0, #27
 8012722:	f53f aefe 	bmi.w	8012522 <__ssvfiscanf_r+0x4e>
 8012726:	9b00      	ldr	r3, [sp, #0]
 8012728:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 801272a:	1d19      	adds	r1, r3, #4
 801272c:	9100      	str	r1, [sp, #0]
 801272e:	681b      	ldr	r3, [r3, #0]
 8012730:	07c0      	lsls	r0, r0, #31
 8012732:	bf4c      	ite	mi
 8012734:	801a      	strhmi	r2, [r3, #0]
 8012736:	601a      	strpl	r2, [r3, #0]
 8012738:	e6f3      	b.n	8012522 <__ssvfiscanf_r+0x4e>
 801273a:	4621      	mov	r1, r4
 801273c:	4630      	mov	r0, r6
 801273e:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8012740:	4798      	blx	r3
 8012742:	2800      	cmp	r0, #0
 8012744:	d0bf      	beq.n	80126c6 <__ssvfiscanf_r+0x1f2>
 8012746:	e79f      	b.n	8012688 <__ssvfiscanf_r+0x1b4>
 8012748:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 801274a:	3201      	adds	r2, #1
 801274c:	9245      	str	r2, [sp, #276]	@ 0x114
 801274e:	6862      	ldr	r2, [r4, #4]
 8012750:	3a01      	subs	r2, #1
 8012752:	2a00      	cmp	r2, #0
 8012754:	6062      	str	r2, [r4, #4]
 8012756:	dd02      	ble.n	801275e <__ssvfiscanf_r+0x28a>
 8012758:	3301      	adds	r3, #1
 801275a:	6023      	str	r3, [r4, #0]
 801275c:	e7b6      	b.n	80126cc <__ssvfiscanf_r+0x1f8>
 801275e:	4621      	mov	r1, r4
 8012760:	4630      	mov	r0, r6
 8012762:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8012764:	4798      	blx	r3
 8012766:	2800      	cmp	r0, #0
 8012768:	d0b0      	beq.n	80126cc <__ssvfiscanf_r+0x1f8>
 801276a:	e78d      	b.n	8012688 <__ssvfiscanf_r+0x1b4>
 801276c:	2b04      	cmp	r3, #4
 801276e:	dc06      	bgt.n	801277e <__ssvfiscanf_r+0x2aa>
 8012770:	466b      	mov	r3, sp
 8012772:	4622      	mov	r2, r4
 8012774:	4630      	mov	r0, r6
 8012776:	a941      	add	r1, sp, #260	@ 0x104
 8012778:	f000 f9d0 	bl	8012b1c <_scanf_i>
 801277c:	e7b4      	b.n	80126e8 <__ssvfiscanf_r+0x214>
 801277e:	4b09      	ldr	r3, [pc, #36]	@ (80127a4 <__ssvfiscanf_r+0x2d0>)
 8012780:	2b00      	cmp	r3, #0
 8012782:	f43f aece 	beq.w	8012522 <__ssvfiscanf_r+0x4e>
 8012786:	466b      	mov	r3, sp
 8012788:	4622      	mov	r2, r4
 801278a:	4630      	mov	r0, r6
 801278c:	a941      	add	r1, sp, #260	@ 0x104
 801278e:	f3af 8000 	nop.w
 8012792:	e7a9      	b.n	80126e8 <__ssvfiscanf_r+0x214>
 8012794:	08012421 	.word	0x08012421
 8012798:	0801249b 	.word	0x0801249b
 801279c:	08013c89 	.word	0x08013c89
 80127a0:	08013bd0 	.word	0x08013bd0
 80127a4:	00000000 	.word	0x00000000
 80127a8:	89a3      	ldrh	r3, [r4, #12]
 80127aa:	065b      	lsls	r3, r3, #25
 80127ac:	f53f af70 	bmi.w	8012690 <__ssvfiscanf_r+0x1bc>
 80127b0:	f50d 7d23 	add.w	sp, sp, #652	@ 0x28c
 80127b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80127b8:	9844      	ldr	r0, [sp, #272]	@ 0x110
 80127ba:	e7f9      	b.n	80127b0 <__ssvfiscanf_r+0x2dc>

080127bc <__sfputc_r>:
 80127bc:	6893      	ldr	r3, [r2, #8]
 80127be:	b410      	push	{r4}
 80127c0:	3b01      	subs	r3, #1
 80127c2:	2b00      	cmp	r3, #0
 80127c4:	6093      	str	r3, [r2, #8]
 80127c6:	da07      	bge.n	80127d8 <__sfputc_r+0x1c>
 80127c8:	6994      	ldr	r4, [r2, #24]
 80127ca:	42a3      	cmp	r3, r4
 80127cc:	db01      	blt.n	80127d2 <__sfputc_r+0x16>
 80127ce:	290a      	cmp	r1, #10
 80127d0:	d102      	bne.n	80127d8 <__sfputc_r+0x1c>
 80127d2:	bc10      	pop	{r4}
 80127d4:	f7fd bad7 	b.w	800fd86 <__swbuf_r>
 80127d8:	6813      	ldr	r3, [r2, #0]
 80127da:	1c58      	adds	r0, r3, #1
 80127dc:	6010      	str	r0, [r2, #0]
 80127de:	7019      	strb	r1, [r3, #0]
 80127e0:	4608      	mov	r0, r1
 80127e2:	bc10      	pop	{r4}
 80127e4:	4770      	bx	lr

080127e6 <__sfputs_r>:
 80127e6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80127e8:	4606      	mov	r6, r0
 80127ea:	460f      	mov	r7, r1
 80127ec:	4614      	mov	r4, r2
 80127ee:	18d5      	adds	r5, r2, r3
 80127f0:	42ac      	cmp	r4, r5
 80127f2:	d101      	bne.n	80127f8 <__sfputs_r+0x12>
 80127f4:	2000      	movs	r0, #0
 80127f6:	e007      	b.n	8012808 <__sfputs_r+0x22>
 80127f8:	463a      	mov	r2, r7
 80127fa:	4630      	mov	r0, r6
 80127fc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012800:	f7ff ffdc 	bl	80127bc <__sfputc_r>
 8012804:	1c43      	adds	r3, r0, #1
 8012806:	d1f3      	bne.n	80127f0 <__sfputs_r+0xa>
 8012808:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0801280a <__sprint_r>:
 801280a:	6893      	ldr	r3, [r2, #8]
 801280c:	b510      	push	{r4, lr}
 801280e:	4614      	mov	r4, r2
 8012810:	b133      	cbz	r3, 8012820 <__sprint_r+0x16>
 8012812:	f000 fb31 	bl	8012e78 <__sfvwrite_r>
 8012816:	2300      	movs	r3, #0
 8012818:	60a3      	str	r3, [r4, #8]
 801281a:	2300      	movs	r3, #0
 801281c:	6063      	str	r3, [r4, #4]
 801281e:	bd10      	pop	{r4, pc}
 8012820:	4618      	mov	r0, r3
 8012822:	e7fa      	b.n	801281a <__sprint_r+0x10>

08012824 <_vfiprintf_r>:
 8012824:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012828:	460d      	mov	r5, r1
 801282a:	4614      	mov	r4, r2
 801282c:	4698      	mov	r8, r3
 801282e:	4606      	mov	r6, r0
 8012830:	b09d      	sub	sp, #116	@ 0x74
 8012832:	b118      	cbz	r0, 801283c <_vfiprintf_r+0x18>
 8012834:	6a03      	ldr	r3, [r0, #32]
 8012836:	b90b      	cbnz	r3, 801283c <_vfiprintf_r+0x18>
 8012838:	f7fd f8d2 	bl	800f9e0 <__sinit>
 801283c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801283e:	07d9      	lsls	r1, r3, #31
 8012840:	d405      	bmi.n	801284e <_vfiprintf_r+0x2a>
 8012842:	89ab      	ldrh	r3, [r5, #12]
 8012844:	059a      	lsls	r2, r3, #22
 8012846:	d402      	bmi.n	801284e <_vfiprintf_r+0x2a>
 8012848:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801284a:	f7fd fc5c 	bl	8010106 <__retarget_lock_acquire_recursive>
 801284e:	89ab      	ldrh	r3, [r5, #12]
 8012850:	071b      	lsls	r3, r3, #28
 8012852:	d501      	bpl.n	8012858 <_vfiprintf_r+0x34>
 8012854:	692b      	ldr	r3, [r5, #16]
 8012856:	b99b      	cbnz	r3, 8012880 <_vfiprintf_r+0x5c>
 8012858:	4629      	mov	r1, r5
 801285a:	4630      	mov	r0, r6
 801285c:	f7fd fada 	bl	800fe14 <__swsetup_r>
 8012860:	b170      	cbz	r0, 8012880 <_vfiprintf_r+0x5c>
 8012862:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8012864:	07dc      	lsls	r4, r3, #31
 8012866:	d504      	bpl.n	8012872 <_vfiprintf_r+0x4e>
 8012868:	f04f 30ff 	mov.w	r0, #4294967295
 801286c:	b01d      	add	sp, #116	@ 0x74
 801286e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012872:	89ab      	ldrh	r3, [r5, #12]
 8012874:	0598      	lsls	r0, r3, #22
 8012876:	d4f7      	bmi.n	8012868 <_vfiprintf_r+0x44>
 8012878:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801287a:	f7fd fc4a 	bl	8010112 <__retarget_lock_release_recursive>
 801287e:	e7f3      	b.n	8012868 <_vfiprintf_r+0x44>
 8012880:	2300      	movs	r3, #0
 8012882:	9309      	str	r3, [sp, #36]	@ 0x24
 8012884:	2320      	movs	r3, #32
 8012886:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801288a:	2330      	movs	r3, #48	@ 0x30
 801288c:	f04f 0901 	mov.w	r9, #1
 8012890:	f8cd 800c 	str.w	r8, [sp, #12]
 8012894:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8012a40 <_vfiprintf_r+0x21c>
 8012898:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801289c:	4623      	mov	r3, r4
 801289e:	469a      	mov	sl, r3
 80128a0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80128a4:	b10a      	cbz	r2, 80128aa <_vfiprintf_r+0x86>
 80128a6:	2a25      	cmp	r2, #37	@ 0x25
 80128a8:	d1f9      	bne.n	801289e <_vfiprintf_r+0x7a>
 80128aa:	ebba 0b04 	subs.w	fp, sl, r4
 80128ae:	d00b      	beq.n	80128c8 <_vfiprintf_r+0xa4>
 80128b0:	465b      	mov	r3, fp
 80128b2:	4622      	mov	r2, r4
 80128b4:	4629      	mov	r1, r5
 80128b6:	4630      	mov	r0, r6
 80128b8:	f7ff ff95 	bl	80127e6 <__sfputs_r>
 80128bc:	3001      	adds	r0, #1
 80128be:	f000 80a7 	beq.w	8012a10 <_vfiprintf_r+0x1ec>
 80128c2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80128c4:	445a      	add	r2, fp
 80128c6:	9209      	str	r2, [sp, #36]	@ 0x24
 80128c8:	f89a 3000 	ldrb.w	r3, [sl]
 80128cc:	2b00      	cmp	r3, #0
 80128ce:	f000 809f 	beq.w	8012a10 <_vfiprintf_r+0x1ec>
 80128d2:	2300      	movs	r3, #0
 80128d4:	f04f 32ff 	mov.w	r2, #4294967295
 80128d8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80128dc:	f10a 0a01 	add.w	sl, sl, #1
 80128e0:	9304      	str	r3, [sp, #16]
 80128e2:	9307      	str	r3, [sp, #28]
 80128e4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80128e8:	931a      	str	r3, [sp, #104]	@ 0x68
 80128ea:	4654      	mov	r4, sl
 80128ec:	2205      	movs	r2, #5
 80128ee:	f814 1b01 	ldrb.w	r1, [r4], #1
 80128f2:	4853      	ldr	r0, [pc, #332]	@ (8012a40 <_vfiprintf_r+0x21c>)
 80128f4:	f7fd fc0e 	bl	8010114 <memchr>
 80128f8:	9a04      	ldr	r2, [sp, #16]
 80128fa:	b9d8      	cbnz	r0, 8012934 <_vfiprintf_r+0x110>
 80128fc:	06d1      	lsls	r1, r2, #27
 80128fe:	bf44      	itt	mi
 8012900:	2320      	movmi	r3, #32
 8012902:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8012906:	0713      	lsls	r3, r2, #28
 8012908:	bf44      	itt	mi
 801290a:	232b      	movmi	r3, #43	@ 0x2b
 801290c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8012910:	f89a 3000 	ldrb.w	r3, [sl]
 8012914:	2b2a      	cmp	r3, #42	@ 0x2a
 8012916:	d015      	beq.n	8012944 <_vfiprintf_r+0x120>
 8012918:	4654      	mov	r4, sl
 801291a:	2000      	movs	r0, #0
 801291c:	f04f 0c0a 	mov.w	ip, #10
 8012920:	9a07      	ldr	r2, [sp, #28]
 8012922:	4621      	mov	r1, r4
 8012924:	f811 3b01 	ldrb.w	r3, [r1], #1
 8012928:	3b30      	subs	r3, #48	@ 0x30
 801292a:	2b09      	cmp	r3, #9
 801292c:	d94b      	bls.n	80129c6 <_vfiprintf_r+0x1a2>
 801292e:	b1b0      	cbz	r0, 801295e <_vfiprintf_r+0x13a>
 8012930:	9207      	str	r2, [sp, #28]
 8012932:	e014      	b.n	801295e <_vfiprintf_r+0x13a>
 8012934:	eba0 0308 	sub.w	r3, r0, r8
 8012938:	fa09 f303 	lsl.w	r3, r9, r3
 801293c:	4313      	orrs	r3, r2
 801293e:	46a2      	mov	sl, r4
 8012940:	9304      	str	r3, [sp, #16]
 8012942:	e7d2      	b.n	80128ea <_vfiprintf_r+0xc6>
 8012944:	9b03      	ldr	r3, [sp, #12]
 8012946:	1d19      	adds	r1, r3, #4
 8012948:	681b      	ldr	r3, [r3, #0]
 801294a:	9103      	str	r1, [sp, #12]
 801294c:	2b00      	cmp	r3, #0
 801294e:	bfbb      	ittet	lt
 8012950:	425b      	neglt	r3, r3
 8012952:	f042 0202 	orrlt.w	r2, r2, #2
 8012956:	9307      	strge	r3, [sp, #28]
 8012958:	9307      	strlt	r3, [sp, #28]
 801295a:	bfb8      	it	lt
 801295c:	9204      	strlt	r2, [sp, #16]
 801295e:	7823      	ldrb	r3, [r4, #0]
 8012960:	2b2e      	cmp	r3, #46	@ 0x2e
 8012962:	d10a      	bne.n	801297a <_vfiprintf_r+0x156>
 8012964:	7863      	ldrb	r3, [r4, #1]
 8012966:	2b2a      	cmp	r3, #42	@ 0x2a
 8012968:	d132      	bne.n	80129d0 <_vfiprintf_r+0x1ac>
 801296a:	9b03      	ldr	r3, [sp, #12]
 801296c:	3402      	adds	r4, #2
 801296e:	1d1a      	adds	r2, r3, #4
 8012970:	681b      	ldr	r3, [r3, #0]
 8012972:	9203      	str	r2, [sp, #12]
 8012974:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8012978:	9305      	str	r3, [sp, #20]
 801297a:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8012a44 <_vfiprintf_r+0x220>
 801297e:	2203      	movs	r2, #3
 8012980:	4650      	mov	r0, sl
 8012982:	7821      	ldrb	r1, [r4, #0]
 8012984:	f7fd fbc6 	bl	8010114 <memchr>
 8012988:	b138      	cbz	r0, 801299a <_vfiprintf_r+0x176>
 801298a:	2240      	movs	r2, #64	@ 0x40
 801298c:	9b04      	ldr	r3, [sp, #16]
 801298e:	eba0 000a 	sub.w	r0, r0, sl
 8012992:	4082      	lsls	r2, r0
 8012994:	4313      	orrs	r3, r2
 8012996:	3401      	adds	r4, #1
 8012998:	9304      	str	r3, [sp, #16]
 801299a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801299e:	2206      	movs	r2, #6
 80129a0:	4829      	ldr	r0, [pc, #164]	@ (8012a48 <_vfiprintf_r+0x224>)
 80129a2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80129a6:	f7fd fbb5 	bl	8010114 <memchr>
 80129aa:	2800      	cmp	r0, #0
 80129ac:	d03f      	beq.n	8012a2e <_vfiprintf_r+0x20a>
 80129ae:	4b27      	ldr	r3, [pc, #156]	@ (8012a4c <_vfiprintf_r+0x228>)
 80129b0:	bb1b      	cbnz	r3, 80129fa <_vfiprintf_r+0x1d6>
 80129b2:	9b03      	ldr	r3, [sp, #12]
 80129b4:	3307      	adds	r3, #7
 80129b6:	f023 0307 	bic.w	r3, r3, #7
 80129ba:	3308      	adds	r3, #8
 80129bc:	9303      	str	r3, [sp, #12]
 80129be:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80129c0:	443b      	add	r3, r7
 80129c2:	9309      	str	r3, [sp, #36]	@ 0x24
 80129c4:	e76a      	b.n	801289c <_vfiprintf_r+0x78>
 80129c6:	460c      	mov	r4, r1
 80129c8:	2001      	movs	r0, #1
 80129ca:	fb0c 3202 	mla	r2, ip, r2, r3
 80129ce:	e7a8      	b.n	8012922 <_vfiprintf_r+0xfe>
 80129d0:	2300      	movs	r3, #0
 80129d2:	f04f 0c0a 	mov.w	ip, #10
 80129d6:	4619      	mov	r1, r3
 80129d8:	3401      	adds	r4, #1
 80129da:	9305      	str	r3, [sp, #20]
 80129dc:	4620      	mov	r0, r4
 80129de:	f810 2b01 	ldrb.w	r2, [r0], #1
 80129e2:	3a30      	subs	r2, #48	@ 0x30
 80129e4:	2a09      	cmp	r2, #9
 80129e6:	d903      	bls.n	80129f0 <_vfiprintf_r+0x1cc>
 80129e8:	2b00      	cmp	r3, #0
 80129ea:	d0c6      	beq.n	801297a <_vfiprintf_r+0x156>
 80129ec:	9105      	str	r1, [sp, #20]
 80129ee:	e7c4      	b.n	801297a <_vfiprintf_r+0x156>
 80129f0:	4604      	mov	r4, r0
 80129f2:	2301      	movs	r3, #1
 80129f4:	fb0c 2101 	mla	r1, ip, r1, r2
 80129f8:	e7f0      	b.n	80129dc <_vfiprintf_r+0x1b8>
 80129fa:	ab03      	add	r3, sp, #12
 80129fc:	9300      	str	r3, [sp, #0]
 80129fe:	462a      	mov	r2, r5
 8012a00:	4630      	mov	r0, r6
 8012a02:	4b13      	ldr	r3, [pc, #76]	@ (8012a50 <_vfiprintf_r+0x22c>)
 8012a04:	a904      	add	r1, sp, #16
 8012a06:	f7fc fb39 	bl	800f07c <_printf_float>
 8012a0a:	4607      	mov	r7, r0
 8012a0c:	1c78      	adds	r0, r7, #1
 8012a0e:	d1d6      	bne.n	80129be <_vfiprintf_r+0x19a>
 8012a10:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8012a12:	07d9      	lsls	r1, r3, #31
 8012a14:	d405      	bmi.n	8012a22 <_vfiprintf_r+0x1fe>
 8012a16:	89ab      	ldrh	r3, [r5, #12]
 8012a18:	059a      	lsls	r2, r3, #22
 8012a1a:	d402      	bmi.n	8012a22 <_vfiprintf_r+0x1fe>
 8012a1c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8012a1e:	f7fd fb78 	bl	8010112 <__retarget_lock_release_recursive>
 8012a22:	89ab      	ldrh	r3, [r5, #12]
 8012a24:	065b      	lsls	r3, r3, #25
 8012a26:	f53f af1f 	bmi.w	8012868 <_vfiprintf_r+0x44>
 8012a2a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8012a2c:	e71e      	b.n	801286c <_vfiprintf_r+0x48>
 8012a2e:	ab03      	add	r3, sp, #12
 8012a30:	9300      	str	r3, [sp, #0]
 8012a32:	462a      	mov	r2, r5
 8012a34:	4630      	mov	r0, r6
 8012a36:	4b06      	ldr	r3, [pc, #24]	@ (8012a50 <_vfiprintf_r+0x22c>)
 8012a38:	a904      	add	r1, sp, #16
 8012a3a:	f7fc fdbd 	bl	800f5b8 <_printf_i>
 8012a3e:	e7e4      	b.n	8012a0a <_vfiprintf_r+0x1e6>
 8012a40:	08013bca 	.word	0x08013bca
 8012a44:	08013bd0 	.word	0x08013bd0
 8012a48:	08013bd4 	.word	0x08013bd4
 8012a4c:	0800f07d 	.word	0x0800f07d
 8012a50:	080127e7 	.word	0x080127e7

08012a54 <vfiprintf>:
 8012a54:	4613      	mov	r3, r2
 8012a56:	460a      	mov	r2, r1
 8012a58:	4601      	mov	r1, r0
 8012a5a:	4802      	ldr	r0, [pc, #8]	@ (8012a64 <vfiprintf+0x10>)
 8012a5c:	6800      	ldr	r0, [r0, #0]
 8012a5e:	f7ff bee1 	b.w	8012824 <_vfiprintf_r>
 8012a62:	bf00      	nop
 8012a64:	20000194 	.word	0x20000194

08012a68 <_scanf_chars>:
 8012a68:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012a6c:	4615      	mov	r5, r2
 8012a6e:	688a      	ldr	r2, [r1, #8]
 8012a70:	4680      	mov	r8, r0
 8012a72:	460c      	mov	r4, r1
 8012a74:	b932      	cbnz	r2, 8012a84 <_scanf_chars+0x1c>
 8012a76:	698a      	ldr	r2, [r1, #24]
 8012a78:	2a00      	cmp	r2, #0
 8012a7a:	bf14      	ite	ne
 8012a7c:	f04f 32ff 	movne.w	r2, #4294967295
 8012a80:	2201      	moveq	r2, #1
 8012a82:	608a      	str	r2, [r1, #8]
 8012a84:	2700      	movs	r7, #0
 8012a86:	6822      	ldr	r2, [r4, #0]
 8012a88:	f8df 908c 	ldr.w	r9, [pc, #140]	@ 8012b18 <_scanf_chars+0xb0>
 8012a8c:	06d1      	lsls	r1, r2, #27
 8012a8e:	bf5f      	itttt	pl
 8012a90:	681a      	ldrpl	r2, [r3, #0]
 8012a92:	1d11      	addpl	r1, r2, #4
 8012a94:	6019      	strpl	r1, [r3, #0]
 8012a96:	6816      	ldrpl	r6, [r2, #0]
 8012a98:	69a0      	ldr	r0, [r4, #24]
 8012a9a:	b188      	cbz	r0, 8012ac0 <_scanf_chars+0x58>
 8012a9c:	2801      	cmp	r0, #1
 8012a9e:	d107      	bne.n	8012ab0 <_scanf_chars+0x48>
 8012aa0:	682b      	ldr	r3, [r5, #0]
 8012aa2:	781a      	ldrb	r2, [r3, #0]
 8012aa4:	6963      	ldr	r3, [r4, #20]
 8012aa6:	5c9b      	ldrb	r3, [r3, r2]
 8012aa8:	b953      	cbnz	r3, 8012ac0 <_scanf_chars+0x58>
 8012aaa:	2f00      	cmp	r7, #0
 8012aac:	d031      	beq.n	8012b12 <_scanf_chars+0xaa>
 8012aae:	e022      	b.n	8012af6 <_scanf_chars+0x8e>
 8012ab0:	2802      	cmp	r0, #2
 8012ab2:	d120      	bne.n	8012af6 <_scanf_chars+0x8e>
 8012ab4:	682b      	ldr	r3, [r5, #0]
 8012ab6:	781b      	ldrb	r3, [r3, #0]
 8012ab8:	f819 3003 	ldrb.w	r3, [r9, r3]
 8012abc:	071b      	lsls	r3, r3, #28
 8012abe:	d41a      	bmi.n	8012af6 <_scanf_chars+0x8e>
 8012ac0:	6823      	ldr	r3, [r4, #0]
 8012ac2:	3701      	adds	r7, #1
 8012ac4:	06da      	lsls	r2, r3, #27
 8012ac6:	bf5e      	ittt	pl
 8012ac8:	682b      	ldrpl	r3, [r5, #0]
 8012aca:	781b      	ldrbpl	r3, [r3, #0]
 8012acc:	f806 3b01 	strbpl.w	r3, [r6], #1
 8012ad0:	682a      	ldr	r2, [r5, #0]
 8012ad2:	686b      	ldr	r3, [r5, #4]
 8012ad4:	3201      	adds	r2, #1
 8012ad6:	602a      	str	r2, [r5, #0]
 8012ad8:	68a2      	ldr	r2, [r4, #8]
 8012ada:	3b01      	subs	r3, #1
 8012adc:	3a01      	subs	r2, #1
 8012ade:	606b      	str	r3, [r5, #4]
 8012ae0:	60a2      	str	r2, [r4, #8]
 8012ae2:	b142      	cbz	r2, 8012af6 <_scanf_chars+0x8e>
 8012ae4:	2b00      	cmp	r3, #0
 8012ae6:	dcd7      	bgt.n	8012a98 <_scanf_chars+0x30>
 8012ae8:	4629      	mov	r1, r5
 8012aea:	4640      	mov	r0, r8
 8012aec:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8012af0:	4798      	blx	r3
 8012af2:	2800      	cmp	r0, #0
 8012af4:	d0d0      	beq.n	8012a98 <_scanf_chars+0x30>
 8012af6:	6823      	ldr	r3, [r4, #0]
 8012af8:	f013 0310 	ands.w	r3, r3, #16
 8012afc:	d105      	bne.n	8012b0a <_scanf_chars+0xa2>
 8012afe:	68e2      	ldr	r2, [r4, #12]
 8012b00:	3201      	adds	r2, #1
 8012b02:	60e2      	str	r2, [r4, #12]
 8012b04:	69a2      	ldr	r2, [r4, #24]
 8012b06:	b102      	cbz	r2, 8012b0a <_scanf_chars+0xa2>
 8012b08:	7033      	strb	r3, [r6, #0]
 8012b0a:	2000      	movs	r0, #0
 8012b0c:	6923      	ldr	r3, [r4, #16]
 8012b0e:	443b      	add	r3, r7
 8012b10:	6123      	str	r3, [r4, #16]
 8012b12:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012b16:	bf00      	nop
 8012b18:	08013c89 	.word	0x08013c89

08012b1c <_scanf_i>:
 8012b1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012b20:	460c      	mov	r4, r1
 8012b22:	4698      	mov	r8, r3
 8012b24:	4b72      	ldr	r3, [pc, #456]	@ (8012cf0 <_scanf_i+0x1d4>)
 8012b26:	b087      	sub	sp, #28
 8012b28:	4682      	mov	sl, r0
 8012b2a:	4616      	mov	r6, r2
 8012b2c:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8012b30:	ab03      	add	r3, sp, #12
 8012b32:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8012b36:	4b6f      	ldr	r3, [pc, #444]	@ (8012cf4 <_scanf_i+0x1d8>)
 8012b38:	69a1      	ldr	r1, [r4, #24]
 8012b3a:	4a6f      	ldr	r2, [pc, #444]	@ (8012cf8 <_scanf_i+0x1dc>)
 8012b3c:	4627      	mov	r7, r4
 8012b3e:	2903      	cmp	r1, #3
 8012b40:	bf08      	it	eq
 8012b42:	461a      	moveq	r2, r3
 8012b44:	68a3      	ldr	r3, [r4, #8]
 8012b46:	9201      	str	r2, [sp, #4]
 8012b48:	1e5a      	subs	r2, r3, #1
 8012b4a:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8012b4e:	bf81      	itttt	hi
 8012b50:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8012b54:	eb03 0905 	addhi.w	r9, r3, r5
 8012b58:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8012b5c:	60a3      	strhi	r3, [r4, #8]
 8012b5e:	f857 3b1c 	ldr.w	r3, [r7], #28
 8012b62:	bf98      	it	ls
 8012b64:	f04f 0900 	movls.w	r9, #0
 8012b68:	463d      	mov	r5, r7
 8012b6a:	f04f 0b00 	mov.w	fp, #0
 8012b6e:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 8012b72:	6023      	str	r3, [r4, #0]
 8012b74:	6831      	ldr	r1, [r6, #0]
 8012b76:	ab03      	add	r3, sp, #12
 8012b78:	2202      	movs	r2, #2
 8012b7a:	7809      	ldrb	r1, [r1, #0]
 8012b7c:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 8012b80:	f7fd fac8 	bl	8010114 <memchr>
 8012b84:	b328      	cbz	r0, 8012bd2 <_scanf_i+0xb6>
 8012b86:	f1bb 0f01 	cmp.w	fp, #1
 8012b8a:	d159      	bne.n	8012c40 <_scanf_i+0x124>
 8012b8c:	6862      	ldr	r2, [r4, #4]
 8012b8e:	b92a      	cbnz	r2, 8012b9c <_scanf_i+0x80>
 8012b90:	2108      	movs	r1, #8
 8012b92:	6822      	ldr	r2, [r4, #0]
 8012b94:	6061      	str	r1, [r4, #4]
 8012b96:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8012b9a:	6022      	str	r2, [r4, #0]
 8012b9c:	6822      	ldr	r2, [r4, #0]
 8012b9e:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 8012ba2:	6022      	str	r2, [r4, #0]
 8012ba4:	68a2      	ldr	r2, [r4, #8]
 8012ba6:	1e51      	subs	r1, r2, #1
 8012ba8:	60a1      	str	r1, [r4, #8]
 8012baa:	b192      	cbz	r2, 8012bd2 <_scanf_i+0xb6>
 8012bac:	6832      	ldr	r2, [r6, #0]
 8012bae:	1c51      	adds	r1, r2, #1
 8012bb0:	6031      	str	r1, [r6, #0]
 8012bb2:	7812      	ldrb	r2, [r2, #0]
 8012bb4:	f805 2b01 	strb.w	r2, [r5], #1
 8012bb8:	6872      	ldr	r2, [r6, #4]
 8012bba:	3a01      	subs	r2, #1
 8012bbc:	2a00      	cmp	r2, #0
 8012bbe:	6072      	str	r2, [r6, #4]
 8012bc0:	dc07      	bgt.n	8012bd2 <_scanf_i+0xb6>
 8012bc2:	4631      	mov	r1, r6
 8012bc4:	4650      	mov	r0, sl
 8012bc6:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 8012bca:	4790      	blx	r2
 8012bcc:	2800      	cmp	r0, #0
 8012bce:	f040 8085 	bne.w	8012cdc <_scanf_i+0x1c0>
 8012bd2:	f10b 0b01 	add.w	fp, fp, #1
 8012bd6:	f1bb 0f03 	cmp.w	fp, #3
 8012bda:	d1cb      	bne.n	8012b74 <_scanf_i+0x58>
 8012bdc:	6863      	ldr	r3, [r4, #4]
 8012bde:	b90b      	cbnz	r3, 8012be4 <_scanf_i+0xc8>
 8012be0:	230a      	movs	r3, #10
 8012be2:	6063      	str	r3, [r4, #4]
 8012be4:	6863      	ldr	r3, [r4, #4]
 8012be6:	4945      	ldr	r1, [pc, #276]	@ (8012cfc <_scanf_i+0x1e0>)
 8012be8:	6960      	ldr	r0, [r4, #20]
 8012bea:	1ac9      	subs	r1, r1, r3
 8012bec:	f000 faf1 	bl	80131d2 <__sccl>
 8012bf0:	f04f 0b00 	mov.w	fp, #0
 8012bf4:	68a3      	ldr	r3, [r4, #8]
 8012bf6:	6822      	ldr	r2, [r4, #0]
 8012bf8:	2b00      	cmp	r3, #0
 8012bfa:	d03d      	beq.n	8012c78 <_scanf_i+0x15c>
 8012bfc:	6831      	ldr	r1, [r6, #0]
 8012bfe:	6960      	ldr	r0, [r4, #20]
 8012c00:	f891 c000 	ldrb.w	ip, [r1]
 8012c04:	f810 000c 	ldrb.w	r0, [r0, ip]
 8012c08:	2800      	cmp	r0, #0
 8012c0a:	d035      	beq.n	8012c78 <_scanf_i+0x15c>
 8012c0c:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 8012c10:	d124      	bne.n	8012c5c <_scanf_i+0x140>
 8012c12:	0510      	lsls	r0, r2, #20
 8012c14:	d522      	bpl.n	8012c5c <_scanf_i+0x140>
 8012c16:	f10b 0b01 	add.w	fp, fp, #1
 8012c1a:	f1b9 0f00 	cmp.w	r9, #0
 8012c1e:	d003      	beq.n	8012c28 <_scanf_i+0x10c>
 8012c20:	3301      	adds	r3, #1
 8012c22:	f109 39ff 	add.w	r9, r9, #4294967295
 8012c26:	60a3      	str	r3, [r4, #8]
 8012c28:	6873      	ldr	r3, [r6, #4]
 8012c2a:	3b01      	subs	r3, #1
 8012c2c:	2b00      	cmp	r3, #0
 8012c2e:	6073      	str	r3, [r6, #4]
 8012c30:	dd1b      	ble.n	8012c6a <_scanf_i+0x14e>
 8012c32:	6833      	ldr	r3, [r6, #0]
 8012c34:	3301      	adds	r3, #1
 8012c36:	6033      	str	r3, [r6, #0]
 8012c38:	68a3      	ldr	r3, [r4, #8]
 8012c3a:	3b01      	subs	r3, #1
 8012c3c:	60a3      	str	r3, [r4, #8]
 8012c3e:	e7d9      	b.n	8012bf4 <_scanf_i+0xd8>
 8012c40:	f1bb 0f02 	cmp.w	fp, #2
 8012c44:	d1ae      	bne.n	8012ba4 <_scanf_i+0x88>
 8012c46:	6822      	ldr	r2, [r4, #0]
 8012c48:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 8012c4c:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 8012c50:	d1c4      	bne.n	8012bdc <_scanf_i+0xc0>
 8012c52:	2110      	movs	r1, #16
 8012c54:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8012c58:	6061      	str	r1, [r4, #4]
 8012c5a:	e7a2      	b.n	8012ba2 <_scanf_i+0x86>
 8012c5c:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 8012c60:	6022      	str	r2, [r4, #0]
 8012c62:	780b      	ldrb	r3, [r1, #0]
 8012c64:	f805 3b01 	strb.w	r3, [r5], #1
 8012c68:	e7de      	b.n	8012c28 <_scanf_i+0x10c>
 8012c6a:	4631      	mov	r1, r6
 8012c6c:	4650      	mov	r0, sl
 8012c6e:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8012c72:	4798      	blx	r3
 8012c74:	2800      	cmp	r0, #0
 8012c76:	d0df      	beq.n	8012c38 <_scanf_i+0x11c>
 8012c78:	6823      	ldr	r3, [r4, #0]
 8012c7a:	05d9      	lsls	r1, r3, #23
 8012c7c:	d50d      	bpl.n	8012c9a <_scanf_i+0x17e>
 8012c7e:	42bd      	cmp	r5, r7
 8012c80:	d909      	bls.n	8012c96 <_scanf_i+0x17a>
 8012c82:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8012c86:	4632      	mov	r2, r6
 8012c88:	4650      	mov	r0, sl
 8012c8a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8012c8e:	f105 39ff 	add.w	r9, r5, #4294967295
 8012c92:	4798      	blx	r3
 8012c94:	464d      	mov	r5, r9
 8012c96:	42bd      	cmp	r5, r7
 8012c98:	d028      	beq.n	8012cec <_scanf_i+0x1d0>
 8012c9a:	6822      	ldr	r2, [r4, #0]
 8012c9c:	f012 0210 	ands.w	r2, r2, #16
 8012ca0:	d113      	bne.n	8012cca <_scanf_i+0x1ae>
 8012ca2:	702a      	strb	r2, [r5, #0]
 8012ca4:	4639      	mov	r1, r7
 8012ca6:	6863      	ldr	r3, [r4, #4]
 8012ca8:	4650      	mov	r0, sl
 8012caa:	9e01      	ldr	r6, [sp, #4]
 8012cac:	47b0      	blx	r6
 8012cae:	f8d8 3000 	ldr.w	r3, [r8]
 8012cb2:	6821      	ldr	r1, [r4, #0]
 8012cb4:	1d1a      	adds	r2, r3, #4
 8012cb6:	f8c8 2000 	str.w	r2, [r8]
 8012cba:	f011 0f20 	tst.w	r1, #32
 8012cbe:	681b      	ldr	r3, [r3, #0]
 8012cc0:	d00f      	beq.n	8012ce2 <_scanf_i+0x1c6>
 8012cc2:	6018      	str	r0, [r3, #0]
 8012cc4:	68e3      	ldr	r3, [r4, #12]
 8012cc6:	3301      	adds	r3, #1
 8012cc8:	60e3      	str	r3, [r4, #12]
 8012cca:	2000      	movs	r0, #0
 8012ccc:	6923      	ldr	r3, [r4, #16]
 8012cce:	1bed      	subs	r5, r5, r7
 8012cd0:	445d      	add	r5, fp
 8012cd2:	442b      	add	r3, r5
 8012cd4:	6123      	str	r3, [r4, #16]
 8012cd6:	b007      	add	sp, #28
 8012cd8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012cdc:	f04f 0b00 	mov.w	fp, #0
 8012ce0:	e7ca      	b.n	8012c78 <_scanf_i+0x15c>
 8012ce2:	07ca      	lsls	r2, r1, #31
 8012ce4:	bf4c      	ite	mi
 8012ce6:	8018      	strhmi	r0, [r3, #0]
 8012ce8:	6018      	strpl	r0, [r3, #0]
 8012cea:	e7eb      	b.n	8012cc4 <_scanf_i+0x1a8>
 8012cec:	2001      	movs	r0, #1
 8012cee:	e7f2      	b.n	8012cd6 <_scanf_i+0x1ba>
 8012cf0:	0801384c 	.word	0x0801384c
 8012cf4:	0800ef15 	.word	0x0800ef15
 8012cf8:	08013605 	.word	0x08013605
 8012cfc:	08013beb 	.word	0x08013beb

08012d00 <__sflush_r>:
 8012d00:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8012d04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012d06:	0716      	lsls	r6, r2, #28
 8012d08:	4605      	mov	r5, r0
 8012d0a:	460c      	mov	r4, r1
 8012d0c:	d454      	bmi.n	8012db8 <__sflush_r+0xb8>
 8012d0e:	684b      	ldr	r3, [r1, #4]
 8012d10:	2b00      	cmp	r3, #0
 8012d12:	dc02      	bgt.n	8012d1a <__sflush_r+0x1a>
 8012d14:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8012d16:	2b00      	cmp	r3, #0
 8012d18:	dd48      	ble.n	8012dac <__sflush_r+0xac>
 8012d1a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8012d1c:	2e00      	cmp	r6, #0
 8012d1e:	d045      	beq.n	8012dac <__sflush_r+0xac>
 8012d20:	2300      	movs	r3, #0
 8012d22:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8012d26:	682f      	ldr	r7, [r5, #0]
 8012d28:	6a21      	ldr	r1, [r4, #32]
 8012d2a:	602b      	str	r3, [r5, #0]
 8012d2c:	d030      	beq.n	8012d90 <__sflush_r+0x90>
 8012d2e:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8012d30:	89a3      	ldrh	r3, [r4, #12]
 8012d32:	0759      	lsls	r1, r3, #29
 8012d34:	d505      	bpl.n	8012d42 <__sflush_r+0x42>
 8012d36:	6863      	ldr	r3, [r4, #4]
 8012d38:	1ad2      	subs	r2, r2, r3
 8012d3a:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8012d3c:	b10b      	cbz	r3, 8012d42 <__sflush_r+0x42>
 8012d3e:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8012d40:	1ad2      	subs	r2, r2, r3
 8012d42:	2300      	movs	r3, #0
 8012d44:	4628      	mov	r0, r5
 8012d46:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8012d48:	6a21      	ldr	r1, [r4, #32]
 8012d4a:	47b0      	blx	r6
 8012d4c:	1c43      	adds	r3, r0, #1
 8012d4e:	89a3      	ldrh	r3, [r4, #12]
 8012d50:	d106      	bne.n	8012d60 <__sflush_r+0x60>
 8012d52:	6829      	ldr	r1, [r5, #0]
 8012d54:	291d      	cmp	r1, #29
 8012d56:	d82b      	bhi.n	8012db0 <__sflush_r+0xb0>
 8012d58:	4a28      	ldr	r2, [pc, #160]	@ (8012dfc <__sflush_r+0xfc>)
 8012d5a:	40ca      	lsrs	r2, r1
 8012d5c:	07d6      	lsls	r6, r2, #31
 8012d5e:	d527      	bpl.n	8012db0 <__sflush_r+0xb0>
 8012d60:	2200      	movs	r2, #0
 8012d62:	6062      	str	r2, [r4, #4]
 8012d64:	6922      	ldr	r2, [r4, #16]
 8012d66:	04d9      	lsls	r1, r3, #19
 8012d68:	6022      	str	r2, [r4, #0]
 8012d6a:	d504      	bpl.n	8012d76 <__sflush_r+0x76>
 8012d6c:	1c42      	adds	r2, r0, #1
 8012d6e:	d101      	bne.n	8012d74 <__sflush_r+0x74>
 8012d70:	682b      	ldr	r3, [r5, #0]
 8012d72:	b903      	cbnz	r3, 8012d76 <__sflush_r+0x76>
 8012d74:	6560      	str	r0, [r4, #84]	@ 0x54
 8012d76:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8012d78:	602f      	str	r7, [r5, #0]
 8012d7a:	b1b9      	cbz	r1, 8012dac <__sflush_r+0xac>
 8012d7c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8012d80:	4299      	cmp	r1, r3
 8012d82:	d002      	beq.n	8012d8a <__sflush_r+0x8a>
 8012d84:	4628      	mov	r0, r5
 8012d86:	f7fe f847 	bl	8010e18 <_free_r>
 8012d8a:	2300      	movs	r3, #0
 8012d8c:	6363      	str	r3, [r4, #52]	@ 0x34
 8012d8e:	e00d      	b.n	8012dac <__sflush_r+0xac>
 8012d90:	2301      	movs	r3, #1
 8012d92:	4628      	mov	r0, r5
 8012d94:	47b0      	blx	r6
 8012d96:	4602      	mov	r2, r0
 8012d98:	1c50      	adds	r0, r2, #1
 8012d9a:	d1c9      	bne.n	8012d30 <__sflush_r+0x30>
 8012d9c:	682b      	ldr	r3, [r5, #0]
 8012d9e:	2b00      	cmp	r3, #0
 8012da0:	d0c6      	beq.n	8012d30 <__sflush_r+0x30>
 8012da2:	2b1d      	cmp	r3, #29
 8012da4:	d001      	beq.n	8012daa <__sflush_r+0xaa>
 8012da6:	2b16      	cmp	r3, #22
 8012da8:	d11d      	bne.n	8012de6 <__sflush_r+0xe6>
 8012daa:	602f      	str	r7, [r5, #0]
 8012dac:	2000      	movs	r0, #0
 8012dae:	e021      	b.n	8012df4 <__sflush_r+0xf4>
 8012db0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012db4:	b21b      	sxth	r3, r3
 8012db6:	e01a      	b.n	8012dee <__sflush_r+0xee>
 8012db8:	690f      	ldr	r7, [r1, #16]
 8012dba:	2f00      	cmp	r7, #0
 8012dbc:	d0f6      	beq.n	8012dac <__sflush_r+0xac>
 8012dbe:	0793      	lsls	r3, r2, #30
 8012dc0:	bf18      	it	ne
 8012dc2:	2300      	movne	r3, #0
 8012dc4:	680e      	ldr	r6, [r1, #0]
 8012dc6:	bf08      	it	eq
 8012dc8:	694b      	ldreq	r3, [r1, #20]
 8012dca:	1bf6      	subs	r6, r6, r7
 8012dcc:	600f      	str	r7, [r1, #0]
 8012dce:	608b      	str	r3, [r1, #8]
 8012dd0:	2e00      	cmp	r6, #0
 8012dd2:	ddeb      	ble.n	8012dac <__sflush_r+0xac>
 8012dd4:	4633      	mov	r3, r6
 8012dd6:	463a      	mov	r2, r7
 8012dd8:	4628      	mov	r0, r5
 8012dda:	6a21      	ldr	r1, [r4, #32]
 8012ddc:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8012de0:	47e0      	blx	ip
 8012de2:	2800      	cmp	r0, #0
 8012de4:	dc07      	bgt.n	8012df6 <__sflush_r+0xf6>
 8012de6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012dea:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012dee:	f04f 30ff 	mov.w	r0, #4294967295
 8012df2:	81a3      	strh	r3, [r4, #12]
 8012df4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012df6:	4407      	add	r7, r0
 8012df8:	1a36      	subs	r6, r6, r0
 8012dfa:	e7e9      	b.n	8012dd0 <__sflush_r+0xd0>
 8012dfc:	20400001 	.word	0x20400001

08012e00 <_fflush_r>:
 8012e00:	b538      	push	{r3, r4, r5, lr}
 8012e02:	690b      	ldr	r3, [r1, #16]
 8012e04:	4605      	mov	r5, r0
 8012e06:	460c      	mov	r4, r1
 8012e08:	b913      	cbnz	r3, 8012e10 <_fflush_r+0x10>
 8012e0a:	2500      	movs	r5, #0
 8012e0c:	4628      	mov	r0, r5
 8012e0e:	bd38      	pop	{r3, r4, r5, pc}
 8012e10:	b118      	cbz	r0, 8012e1a <_fflush_r+0x1a>
 8012e12:	6a03      	ldr	r3, [r0, #32]
 8012e14:	b90b      	cbnz	r3, 8012e1a <_fflush_r+0x1a>
 8012e16:	f7fc fde3 	bl	800f9e0 <__sinit>
 8012e1a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012e1e:	2b00      	cmp	r3, #0
 8012e20:	d0f3      	beq.n	8012e0a <_fflush_r+0xa>
 8012e22:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8012e24:	07d0      	lsls	r0, r2, #31
 8012e26:	d404      	bmi.n	8012e32 <_fflush_r+0x32>
 8012e28:	0599      	lsls	r1, r3, #22
 8012e2a:	d402      	bmi.n	8012e32 <_fflush_r+0x32>
 8012e2c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8012e2e:	f7fd f96a 	bl	8010106 <__retarget_lock_acquire_recursive>
 8012e32:	4628      	mov	r0, r5
 8012e34:	4621      	mov	r1, r4
 8012e36:	f7ff ff63 	bl	8012d00 <__sflush_r>
 8012e3a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8012e3c:	4605      	mov	r5, r0
 8012e3e:	07da      	lsls	r2, r3, #31
 8012e40:	d4e4      	bmi.n	8012e0c <_fflush_r+0xc>
 8012e42:	89a3      	ldrh	r3, [r4, #12]
 8012e44:	059b      	lsls	r3, r3, #22
 8012e46:	d4e1      	bmi.n	8012e0c <_fflush_r+0xc>
 8012e48:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8012e4a:	f7fd f962 	bl	8010112 <__retarget_lock_release_recursive>
 8012e4e:	e7dd      	b.n	8012e0c <_fflush_r+0xc>

08012e50 <fflush>:
 8012e50:	4601      	mov	r1, r0
 8012e52:	b920      	cbnz	r0, 8012e5e <fflush+0xe>
 8012e54:	4a04      	ldr	r2, [pc, #16]	@ (8012e68 <fflush+0x18>)
 8012e56:	4905      	ldr	r1, [pc, #20]	@ (8012e6c <fflush+0x1c>)
 8012e58:	4805      	ldr	r0, [pc, #20]	@ (8012e70 <fflush+0x20>)
 8012e5a:	f7fc bdf5 	b.w	800fa48 <_fwalk_sglue>
 8012e5e:	4b05      	ldr	r3, [pc, #20]	@ (8012e74 <fflush+0x24>)
 8012e60:	6818      	ldr	r0, [r3, #0]
 8012e62:	f7ff bfcd 	b.w	8012e00 <_fflush_r>
 8012e66:	bf00      	nop
 8012e68:	2000001c 	.word	0x2000001c
 8012e6c:	08012e01 	.word	0x08012e01
 8012e70:	20000198 	.word	0x20000198
 8012e74:	20000194 	.word	0x20000194

08012e78 <__sfvwrite_r>:
 8012e78:	6893      	ldr	r3, [r2, #8]
 8012e7a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012e7e:	4606      	mov	r6, r0
 8012e80:	460c      	mov	r4, r1
 8012e82:	4691      	mov	r9, r2
 8012e84:	b91b      	cbnz	r3, 8012e8e <__sfvwrite_r+0x16>
 8012e86:	2000      	movs	r0, #0
 8012e88:	b003      	add	sp, #12
 8012e8a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012e8e:	898b      	ldrh	r3, [r1, #12]
 8012e90:	0718      	lsls	r0, r3, #28
 8012e92:	d550      	bpl.n	8012f36 <__sfvwrite_r+0xbe>
 8012e94:	690b      	ldr	r3, [r1, #16]
 8012e96:	2b00      	cmp	r3, #0
 8012e98:	d04d      	beq.n	8012f36 <__sfvwrite_r+0xbe>
 8012e9a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012e9e:	f8d9 8000 	ldr.w	r8, [r9]
 8012ea2:	f013 0702 	ands.w	r7, r3, #2
 8012ea6:	d16b      	bne.n	8012f80 <__sfvwrite_r+0x108>
 8012ea8:	f013 0301 	ands.w	r3, r3, #1
 8012eac:	f000 809c 	beq.w	8012fe8 <__sfvwrite_r+0x170>
 8012eb0:	4638      	mov	r0, r7
 8012eb2:	46ba      	mov	sl, r7
 8012eb4:	46bb      	mov	fp, r7
 8012eb6:	f1bb 0f00 	cmp.w	fp, #0
 8012eba:	f000 8103 	beq.w	80130c4 <__sfvwrite_r+0x24c>
 8012ebe:	b950      	cbnz	r0, 8012ed6 <__sfvwrite_r+0x5e>
 8012ec0:	465a      	mov	r2, fp
 8012ec2:	210a      	movs	r1, #10
 8012ec4:	4650      	mov	r0, sl
 8012ec6:	f7fd f925 	bl	8010114 <memchr>
 8012eca:	2800      	cmp	r0, #0
 8012ecc:	f000 8100 	beq.w	80130d0 <__sfvwrite_r+0x258>
 8012ed0:	3001      	adds	r0, #1
 8012ed2:	eba0 070a 	sub.w	r7, r0, sl
 8012ed6:	6820      	ldr	r0, [r4, #0]
 8012ed8:	6921      	ldr	r1, [r4, #16]
 8012eda:	455f      	cmp	r7, fp
 8012edc:	463a      	mov	r2, r7
 8012ede:	bf28      	it	cs
 8012ee0:	465a      	movcs	r2, fp
 8012ee2:	4288      	cmp	r0, r1
 8012ee4:	68a5      	ldr	r5, [r4, #8]
 8012ee6:	6963      	ldr	r3, [r4, #20]
 8012ee8:	f240 80f5 	bls.w	80130d6 <__sfvwrite_r+0x25e>
 8012eec:	441d      	add	r5, r3
 8012eee:	42aa      	cmp	r2, r5
 8012ef0:	f340 80f1 	ble.w	80130d6 <__sfvwrite_r+0x25e>
 8012ef4:	4651      	mov	r1, sl
 8012ef6:	462a      	mov	r2, r5
 8012ef8:	f000 fa64 	bl	80133c4 <memmove>
 8012efc:	6823      	ldr	r3, [r4, #0]
 8012efe:	4621      	mov	r1, r4
 8012f00:	442b      	add	r3, r5
 8012f02:	4630      	mov	r0, r6
 8012f04:	6023      	str	r3, [r4, #0]
 8012f06:	f7ff ff7b 	bl	8012e00 <_fflush_r>
 8012f0a:	2800      	cmp	r0, #0
 8012f0c:	d167      	bne.n	8012fde <__sfvwrite_r+0x166>
 8012f0e:	1b7f      	subs	r7, r7, r5
 8012f10:	f040 80f9 	bne.w	8013106 <__sfvwrite_r+0x28e>
 8012f14:	4621      	mov	r1, r4
 8012f16:	4630      	mov	r0, r6
 8012f18:	f7ff ff72 	bl	8012e00 <_fflush_r>
 8012f1c:	2800      	cmp	r0, #0
 8012f1e:	d15e      	bne.n	8012fde <__sfvwrite_r+0x166>
 8012f20:	f8d9 3008 	ldr.w	r3, [r9, #8]
 8012f24:	44aa      	add	sl, r5
 8012f26:	1b5b      	subs	r3, r3, r5
 8012f28:	ebab 0b05 	sub.w	fp, fp, r5
 8012f2c:	f8c9 3008 	str.w	r3, [r9, #8]
 8012f30:	2b00      	cmp	r3, #0
 8012f32:	d1c0      	bne.n	8012eb6 <__sfvwrite_r+0x3e>
 8012f34:	e7a7      	b.n	8012e86 <__sfvwrite_r+0xe>
 8012f36:	4621      	mov	r1, r4
 8012f38:	4630      	mov	r0, r6
 8012f3a:	f7fc ff6b 	bl	800fe14 <__swsetup_r>
 8012f3e:	2800      	cmp	r0, #0
 8012f40:	d0ab      	beq.n	8012e9a <__sfvwrite_r+0x22>
 8012f42:	f04f 30ff 	mov.w	r0, #4294967295
 8012f46:	e79f      	b.n	8012e88 <__sfvwrite_r+0x10>
 8012f48:	e9d8 a500 	ldrd	sl, r5, [r8]
 8012f4c:	f108 0808 	add.w	r8, r8, #8
 8012f50:	f8d4 b028 	ldr.w	fp, [r4, #40]	@ 0x28
 8012f54:	6a21      	ldr	r1, [r4, #32]
 8012f56:	2d00      	cmp	r5, #0
 8012f58:	d0f6      	beq.n	8012f48 <__sfvwrite_r+0xd0>
 8012f5a:	42bd      	cmp	r5, r7
 8012f5c:	462b      	mov	r3, r5
 8012f5e:	4652      	mov	r2, sl
 8012f60:	bf28      	it	cs
 8012f62:	463b      	movcs	r3, r7
 8012f64:	4630      	mov	r0, r6
 8012f66:	47d8      	blx	fp
 8012f68:	2800      	cmp	r0, #0
 8012f6a:	dd38      	ble.n	8012fde <__sfvwrite_r+0x166>
 8012f6c:	f8d9 3008 	ldr.w	r3, [r9, #8]
 8012f70:	4482      	add	sl, r0
 8012f72:	1a1b      	subs	r3, r3, r0
 8012f74:	1a2d      	subs	r5, r5, r0
 8012f76:	f8c9 3008 	str.w	r3, [r9, #8]
 8012f7a:	2b00      	cmp	r3, #0
 8012f7c:	d1e8      	bne.n	8012f50 <__sfvwrite_r+0xd8>
 8012f7e:	e782      	b.n	8012e86 <__sfvwrite_r+0xe>
 8012f80:	f04f 0a00 	mov.w	sl, #0
 8012f84:	4f61      	ldr	r7, [pc, #388]	@ (801310c <__sfvwrite_r+0x294>)
 8012f86:	4655      	mov	r5, sl
 8012f88:	e7e2      	b.n	8012f50 <__sfvwrite_r+0xd8>
 8012f8a:	e9d8 7a00 	ldrd	r7, sl, [r8]
 8012f8e:	f108 0808 	add.w	r8, r8, #8
 8012f92:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012f96:	6820      	ldr	r0, [r4, #0]
 8012f98:	68a2      	ldr	r2, [r4, #8]
 8012f9a:	f1ba 0f00 	cmp.w	sl, #0
 8012f9e:	d0f4      	beq.n	8012f8a <__sfvwrite_r+0x112>
 8012fa0:	0599      	lsls	r1, r3, #22
 8012fa2:	d563      	bpl.n	801306c <__sfvwrite_r+0x1f4>
 8012fa4:	4552      	cmp	r2, sl
 8012fa6:	d836      	bhi.n	8013016 <__sfvwrite_r+0x19e>
 8012fa8:	f413 6f90 	tst.w	r3, #1152	@ 0x480
 8012fac:	d033      	beq.n	8013016 <__sfvwrite_r+0x19e>
 8012fae:	6921      	ldr	r1, [r4, #16]
 8012fb0:	6965      	ldr	r5, [r4, #20]
 8012fb2:	eba0 0b01 	sub.w	fp, r0, r1
 8012fb6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8012fba:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8012fbe:	f10b 0201 	add.w	r2, fp, #1
 8012fc2:	106d      	asrs	r5, r5, #1
 8012fc4:	4452      	add	r2, sl
 8012fc6:	4295      	cmp	r5, r2
 8012fc8:	bf38      	it	cc
 8012fca:	4615      	movcc	r5, r2
 8012fcc:	055b      	lsls	r3, r3, #21
 8012fce:	d53d      	bpl.n	801304c <__sfvwrite_r+0x1d4>
 8012fd0:	4629      	mov	r1, r5
 8012fd2:	4630      	mov	r0, r6
 8012fd4:	f7fe fad4 	bl	8011580 <_malloc_r>
 8012fd8:	b948      	cbnz	r0, 8012fee <__sfvwrite_r+0x176>
 8012fda:	230c      	movs	r3, #12
 8012fdc:	6033      	str	r3, [r6, #0]
 8012fde:	89a3      	ldrh	r3, [r4, #12]
 8012fe0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012fe4:	81a3      	strh	r3, [r4, #12]
 8012fe6:	e7ac      	b.n	8012f42 <__sfvwrite_r+0xca>
 8012fe8:	461f      	mov	r7, r3
 8012fea:	469a      	mov	sl, r3
 8012fec:	e7d1      	b.n	8012f92 <__sfvwrite_r+0x11a>
 8012fee:	465a      	mov	r2, fp
 8012ff0:	6921      	ldr	r1, [r4, #16]
 8012ff2:	9001      	str	r0, [sp, #4]
 8012ff4:	f7fd f89c 	bl	8010130 <memcpy>
 8012ff8:	89a2      	ldrh	r2, [r4, #12]
 8012ffa:	9b01      	ldr	r3, [sp, #4]
 8012ffc:	f422 6290 	bic.w	r2, r2, #1152	@ 0x480
 8013000:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8013004:	81a2      	strh	r2, [r4, #12]
 8013006:	4652      	mov	r2, sl
 8013008:	6123      	str	r3, [r4, #16]
 801300a:	6165      	str	r5, [r4, #20]
 801300c:	445b      	add	r3, fp
 801300e:	eba5 050b 	sub.w	r5, r5, fp
 8013012:	6023      	str	r3, [r4, #0]
 8013014:	60a5      	str	r5, [r4, #8]
 8013016:	4552      	cmp	r2, sl
 8013018:	bf28      	it	cs
 801301a:	4652      	movcs	r2, sl
 801301c:	4655      	mov	r5, sl
 801301e:	4639      	mov	r1, r7
 8013020:	6820      	ldr	r0, [r4, #0]
 8013022:	9201      	str	r2, [sp, #4]
 8013024:	f000 f9ce 	bl	80133c4 <memmove>
 8013028:	68a3      	ldr	r3, [r4, #8]
 801302a:	9a01      	ldr	r2, [sp, #4]
 801302c:	1a9b      	subs	r3, r3, r2
 801302e:	60a3      	str	r3, [r4, #8]
 8013030:	6823      	ldr	r3, [r4, #0]
 8013032:	4413      	add	r3, r2
 8013034:	6023      	str	r3, [r4, #0]
 8013036:	f8d9 3008 	ldr.w	r3, [r9, #8]
 801303a:	442f      	add	r7, r5
 801303c:	1b5b      	subs	r3, r3, r5
 801303e:	ebaa 0a05 	sub.w	sl, sl, r5
 8013042:	f8c9 3008 	str.w	r3, [r9, #8]
 8013046:	2b00      	cmp	r3, #0
 8013048:	d1a3      	bne.n	8012f92 <__sfvwrite_r+0x11a>
 801304a:	e71c      	b.n	8012e86 <__sfvwrite_r+0xe>
 801304c:	462a      	mov	r2, r5
 801304e:	4630      	mov	r0, r6
 8013050:	f000 fa3b 	bl	80134ca <_realloc_r>
 8013054:	4603      	mov	r3, r0
 8013056:	2800      	cmp	r0, #0
 8013058:	d1d5      	bne.n	8013006 <__sfvwrite_r+0x18e>
 801305a:	4630      	mov	r0, r6
 801305c:	6921      	ldr	r1, [r4, #16]
 801305e:	f7fd fedb 	bl	8010e18 <_free_r>
 8013062:	89a3      	ldrh	r3, [r4, #12]
 8013064:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8013068:	81a3      	strh	r3, [r4, #12]
 801306a:	e7b6      	b.n	8012fda <__sfvwrite_r+0x162>
 801306c:	6923      	ldr	r3, [r4, #16]
 801306e:	4283      	cmp	r3, r0
 8013070:	d302      	bcc.n	8013078 <__sfvwrite_r+0x200>
 8013072:	6961      	ldr	r1, [r4, #20]
 8013074:	4551      	cmp	r1, sl
 8013076:	d915      	bls.n	80130a4 <__sfvwrite_r+0x22c>
 8013078:	4552      	cmp	r2, sl
 801307a:	bf28      	it	cs
 801307c:	4652      	movcs	r2, sl
 801307e:	4615      	mov	r5, r2
 8013080:	4639      	mov	r1, r7
 8013082:	f000 f99f 	bl	80133c4 <memmove>
 8013086:	68a3      	ldr	r3, [r4, #8]
 8013088:	6822      	ldr	r2, [r4, #0]
 801308a:	1b5b      	subs	r3, r3, r5
 801308c:	442a      	add	r2, r5
 801308e:	60a3      	str	r3, [r4, #8]
 8013090:	6022      	str	r2, [r4, #0]
 8013092:	2b00      	cmp	r3, #0
 8013094:	d1cf      	bne.n	8013036 <__sfvwrite_r+0x1be>
 8013096:	4621      	mov	r1, r4
 8013098:	4630      	mov	r0, r6
 801309a:	f7ff feb1 	bl	8012e00 <_fflush_r>
 801309e:	2800      	cmp	r0, #0
 80130a0:	d0c9      	beq.n	8013036 <__sfvwrite_r+0x1be>
 80130a2:	e79c      	b.n	8012fde <__sfvwrite_r+0x166>
 80130a4:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 80130a8:	4553      	cmp	r3, sl
 80130aa:	bf28      	it	cs
 80130ac:	4653      	movcs	r3, sl
 80130ae:	fb93 f3f1 	sdiv	r3, r3, r1
 80130b2:	6aa5      	ldr	r5, [r4, #40]	@ 0x28
 80130b4:	434b      	muls	r3, r1
 80130b6:	463a      	mov	r2, r7
 80130b8:	4630      	mov	r0, r6
 80130ba:	6a21      	ldr	r1, [r4, #32]
 80130bc:	47a8      	blx	r5
 80130be:	1e05      	subs	r5, r0, #0
 80130c0:	dcb9      	bgt.n	8013036 <__sfvwrite_r+0x1be>
 80130c2:	e78c      	b.n	8012fde <__sfvwrite_r+0x166>
 80130c4:	e9d8 ab00 	ldrd	sl, fp, [r8]
 80130c8:	2000      	movs	r0, #0
 80130ca:	f108 0808 	add.w	r8, r8, #8
 80130ce:	e6f2      	b.n	8012eb6 <__sfvwrite_r+0x3e>
 80130d0:	f10b 0701 	add.w	r7, fp, #1
 80130d4:	e6ff      	b.n	8012ed6 <__sfvwrite_r+0x5e>
 80130d6:	4293      	cmp	r3, r2
 80130d8:	dc08      	bgt.n	80130ec <__sfvwrite_r+0x274>
 80130da:	6aa5      	ldr	r5, [r4, #40]	@ 0x28
 80130dc:	4652      	mov	r2, sl
 80130de:	4630      	mov	r0, r6
 80130e0:	6a21      	ldr	r1, [r4, #32]
 80130e2:	47a8      	blx	r5
 80130e4:	1e05      	subs	r5, r0, #0
 80130e6:	f73f af12 	bgt.w	8012f0e <__sfvwrite_r+0x96>
 80130ea:	e778      	b.n	8012fde <__sfvwrite_r+0x166>
 80130ec:	4651      	mov	r1, sl
 80130ee:	9201      	str	r2, [sp, #4]
 80130f0:	f000 f968 	bl	80133c4 <memmove>
 80130f4:	9a01      	ldr	r2, [sp, #4]
 80130f6:	68a3      	ldr	r3, [r4, #8]
 80130f8:	4615      	mov	r5, r2
 80130fa:	1a9b      	subs	r3, r3, r2
 80130fc:	60a3      	str	r3, [r4, #8]
 80130fe:	6823      	ldr	r3, [r4, #0]
 8013100:	4413      	add	r3, r2
 8013102:	6023      	str	r3, [r4, #0]
 8013104:	e703      	b.n	8012f0e <__sfvwrite_r+0x96>
 8013106:	2001      	movs	r0, #1
 8013108:	e70a      	b.n	8012f20 <__sfvwrite_r+0xa8>
 801310a:	bf00      	nop
 801310c:	7ffffc00 	.word	0x7ffffc00

08013110 <__swhatbuf_r>:
 8013110:	b570      	push	{r4, r5, r6, lr}
 8013112:	460c      	mov	r4, r1
 8013114:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013118:	4615      	mov	r5, r2
 801311a:	2900      	cmp	r1, #0
 801311c:	461e      	mov	r6, r3
 801311e:	b096      	sub	sp, #88	@ 0x58
 8013120:	da0c      	bge.n	801313c <__swhatbuf_r+0x2c>
 8013122:	89a3      	ldrh	r3, [r4, #12]
 8013124:	2100      	movs	r1, #0
 8013126:	f013 0f80 	tst.w	r3, #128	@ 0x80
 801312a:	bf14      	ite	ne
 801312c:	2340      	movne	r3, #64	@ 0x40
 801312e:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8013132:	2000      	movs	r0, #0
 8013134:	6031      	str	r1, [r6, #0]
 8013136:	602b      	str	r3, [r5, #0]
 8013138:	b016      	add	sp, #88	@ 0x58
 801313a:	bd70      	pop	{r4, r5, r6, pc}
 801313c:	466a      	mov	r2, sp
 801313e:	f000 f95b 	bl	80133f8 <_fstat_r>
 8013142:	2800      	cmp	r0, #0
 8013144:	dbed      	blt.n	8013122 <__swhatbuf_r+0x12>
 8013146:	9901      	ldr	r1, [sp, #4]
 8013148:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 801314c:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8013150:	4259      	negs	r1, r3
 8013152:	4159      	adcs	r1, r3
 8013154:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8013158:	e7eb      	b.n	8013132 <__swhatbuf_r+0x22>

0801315a <__smakebuf_r>:
 801315a:	898b      	ldrh	r3, [r1, #12]
 801315c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801315e:	079d      	lsls	r5, r3, #30
 8013160:	4606      	mov	r6, r0
 8013162:	460c      	mov	r4, r1
 8013164:	d507      	bpl.n	8013176 <__smakebuf_r+0x1c>
 8013166:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 801316a:	6023      	str	r3, [r4, #0]
 801316c:	6123      	str	r3, [r4, #16]
 801316e:	2301      	movs	r3, #1
 8013170:	6163      	str	r3, [r4, #20]
 8013172:	b003      	add	sp, #12
 8013174:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8013176:	466a      	mov	r2, sp
 8013178:	ab01      	add	r3, sp, #4
 801317a:	f7ff ffc9 	bl	8013110 <__swhatbuf_r>
 801317e:	9f00      	ldr	r7, [sp, #0]
 8013180:	4605      	mov	r5, r0
 8013182:	4639      	mov	r1, r7
 8013184:	4630      	mov	r0, r6
 8013186:	f7fe f9fb 	bl	8011580 <_malloc_r>
 801318a:	b948      	cbnz	r0, 80131a0 <__smakebuf_r+0x46>
 801318c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013190:	059a      	lsls	r2, r3, #22
 8013192:	d4ee      	bmi.n	8013172 <__smakebuf_r+0x18>
 8013194:	f023 0303 	bic.w	r3, r3, #3
 8013198:	f043 0302 	orr.w	r3, r3, #2
 801319c:	81a3      	strh	r3, [r4, #12]
 801319e:	e7e2      	b.n	8013166 <__smakebuf_r+0xc>
 80131a0:	89a3      	ldrh	r3, [r4, #12]
 80131a2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80131a6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80131aa:	81a3      	strh	r3, [r4, #12]
 80131ac:	9b01      	ldr	r3, [sp, #4]
 80131ae:	6020      	str	r0, [r4, #0]
 80131b0:	b15b      	cbz	r3, 80131ca <__smakebuf_r+0x70>
 80131b2:	4630      	mov	r0, r6
 80131b4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80131b8:	f000 f930 	bl	801341c <_isatty_r>
 80131bc:	b128      	cbz	r0, 80131ca <__smakebuf_r+0x70>
 80131be:	89a3      	ldrh	r3, [r4, #12]
 80131c0:	f023 0303 	bic.w	r3, r3, #3
 80131c4:	f043 0301 	orr.w	r3, r3, #1
 80131c8:	81a3      	strh	r3, [r4, #12]
 80131ca:	89a3      	ldrh	r3, [r4, #12]
 80131cc:	431d      	orrs	r5, r3
 80131ce:	81a5      	strh	r5, [r4, #12]
 80131d0:	e7cf      	b.n	8013172 <__smakebuf_r+0x18>

080131d2 <__sccl>:
 80131d2:	b570      	push	{r4, r5, r6, lr}
 80131d4:	780b      	ldrb	r3, [r1, #0]
 80131d6:	4604      	mov	r4, r0
 80131d8:	2b5e      	cmp	r3, #94	@ 0x5e
 80131da:	bf0b      	itete	eq
 80131dc:	784b      	ldrbeq	r3, [r1, #1]
 80131de:	1c4a      	addne	r2, r1, #1
 80131e0:	1c8a      	addeq	r2, r1, #2
 80131e2:	2100      	movne	r1, #0
 80131e4:	bf08      	it	eq
 80131e6:	2101      	moveq	r1, #1
 80131e8:	3801      	subs	r0, #1
 80131ea:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 80131ee:	f800 1f01 	strb.w	r1, [r0, #1]!
 80131f2:	42a8      	cmp	r0, r5
 80131f4:	d1fb      	bne.n	80131ee <__sccl+0x1c>
 80131f6:	b90b      	cbnz	r3, 80131fc <__sccl+0x2a>
 80131f8:	1e50      	subs	r0, r2, #1
 80131fa:	bd70      	pop	{r4, r5, r6, pc}
 80131fc:	f081 0101 	eor.w	r1, r1, #1
 8013200:	4610      	mov	r0, r2
 8013202:	54e1      	strb	r1, [r4, r3]
 8013204:	4602      	mov	r2, r0
 8013206:	f812 5b01 	ldrb.w	r5, [r2], #1
 801320a:	2d2d      	cmp	r5, #45	@ 0x2d
 801320c:	d005      	beq.n	801321a <__sccl+0x48>
 801320e:	2d5d      	cmp	r5, #93	@ 0x5d
 8013210:	d016      	beq.n	8013240 <__sccl+0x6e>
 8013212:	2d00      	cmp	r5, #0
 8013214:	d0f1      	beq.n	80131fa <__sccl+0x28>
 8013216:	462b      	mov	r3, r5
 8013218:	e7f2      	b.n	8013200 <__sccl+0x2e>
 801321a:	7846      	ldrb	r6, [r0, #1]
 801321c:	2e5d      	cmp	r6, #93	@ 0x5d
 801321e:	d0fa      	beq.n	8013216 <__sccl+0x44>
 8013220:	42b3      	cmp	r3, r6
 8013222:	dcf8      	bgt.n	8013216 <__sccl+0x44>
 8013224:	461a      	mov	r2, r3
 8013226:	3002      	adds	r0, #2
 8013228:	3201      	adds	r2, #1
 801322a:	4296      	cmp	r6, r2
 801322c:	54a1      	strb	r1, [r4, r2]
 801322e:	dcfb      	bgt.n	8013228 <__sccl+0x56>
 8013230:	1af2      	subs	r2, r6, r3
 8013232:	3a01      	subs	r2, #1
 8013234:	42b3      	cmp	r3, r6
 8013236:	bfa8      	it	ge
 8013238:	2200      	movge	r2, #0
 801323a:	1c5d      	adds	r5, r3, #1
 801323c:	18ab      	adds	r3, r5, r2
 801323e:	e7e1      	b.n	8013204 <__sccl+0x32>
 8013240:	4610      	mov	r0, r2
 8013242:	e7da      	b.n	80131fa <__sccl+0x28>

08013244 <__submore>:
 8013244:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013248:	460c      	mov	r4, r1
 801324a:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 801324c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8013250:	4299      	cmp	r1, r3
 8013252:	d11b      	bne.n	801328c <__submore+0x48>
 8013254:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8013258:	f7fe f992 	bl	8011580 <_malloc_r>
 801325c:	b918      	cbnz	r0, 8013266 <__submore+0x22>
 801325e:	f04f 30ff 	mov.w	r0, #4294967295
 8013262:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013266:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801326a:	63a3      	str	r3, [r4, #56]	@ 0x38
 801326c:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 8013270:	6360      	str	r0, [r4, #52]	@ 0x34
 8013272:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 8013276:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 801327a:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 801327e:	7043      	strb	r3, [r0, #1]
 8013280:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 8013284:	7003      	strb	r3, [r0, #0]
 8013286:	6020      	str	r0, [r4, #0]
 8013288:	2000      	movs	r0, #0
 801328a:	e7ea      	b.n	8013262 <__submore+0x1e>
 801328c:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 801328e:	0077      	lsls	r7, r6, #1
 8013290:	463a      	mov	r2, r7
 8013292:	f000 f91a 	bl	80134ca <_realloc_r>
 8013296:	4605      	mov	r5, r0
 8013298:	2800      	cmp	r0, #0
 801329a:	d0e0      	beq.n	801325e <__submore+0x1a>
 801329c:	eb00 0806 	add.w	r8, r0, r6
 80132a0:	4601      	mov	r1, r0
 80132a2:	4632      	mov	r2, r6
 80132a4:	4640      	mov	r0, r8
 80132a6:	f7fc ff43 	bl	8010130 <memcpy>
 80132aa:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 80132ae:	f8c4 8000 	str.w	r8, [r4]
 80132b2:	e7e9      	b.n	8013288 <__submore+0x44>

080132b4 <_ungetc_r>:
 80132b4:	b570      	push	{r4, r5, r6, lr}
 80132b6:	460d      	mov	r5, r1
 80132b8:	1c69      	adds	r1, r5, #1
 80132ba:	4606      	mov	r6, r0
 80132bc:	4614      	mov	r4, r2
 80132be:	d01e      	beq.n	80132fe <_ungetc_r+0x4a>
 80132c0:	b118      	cbz	r0, 80132ca <_ungetc_r+0x16>
 80132c2:	6a03      	ldr	r3, [r0, #32]
 80132c4:	b90b      	cbnz	r3, 80132ca <_ungetc_r+0x16>
 80132c6:	f7fc fb8b 	bl	800f9e0 <__sinit>
 80132ca:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80132cc:	07da      	lsls	r2, r3, #31
 80132ce:	d405      	bmi.n	80132dc <_ungetc_r+0x28>
 80132d0:	89a3      	ldrh	r3, [r4, #12]
 80132d2:	059b      	lsls	r3, r3, #22
 80132d4:	d402      	bmi.n	80132dc <_ungetc_r+0x28>
 80132d6:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80132d8:	f7fc ff15 	bl	8010106 <__retarget_lock_acquire_recursive>
 80132dc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80132e0:	f023 0220 	bic.w	r2, r3, #32
 80132e4:	0758      	lsls	r0, r3, #29
 80132e6:	81a2      	strh	r2, [r4, #12]
 80132e8:	d422      	bmi.n	8013330 <_ungetc_r+0x7c>
 80132ea:	06d9      	lsls	r1, r3, #27
 80132ec:	d40a      	bmi.n	8013304 <_ungetc_r+0x50>
 80132ee:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80132f0:	07d2      	lsls	r2, r2, #31
 80132f2:	d404      	bmi.n	80132fe <_ungetc_r+0x4a>
 80132f4:	0599      	lsls	r1, r3, #22
 80132f6:	d402      	bmi.n	80132fe <_ungetc_r+0x4a>
 80132f8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80132fa:	f7fc ff0a 	bl	8010112 <__retarget_lock_release_recursive>
 80132fe:	f04f 35ff 	mov.w	r5, #4294967295
 8013302:	e046      	b.n	8013392 <_ungetc_r+0xde>
 8013304:	071b      	lsls	r3, r3, #28
 8013306:	d50f      	bpl.n	8013328 <_ungetc_r+0x74>
 8013308:	4621      	mov	r1, r4
 801330a:	4630      	mov	r0, r6
 801330c:	f7ff fd78 	bl	8012e00 <_fflush_r>
 8013310:	b120      	cbz	r0, 801331c <_ungetc_r+0x68>
 8013312:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8013314:	07d8      	lsls	r0, r3, #31
 8013316:	d4f2      	bmi.n	80132fe <_ungetc_r+0x4a>
 8013318:	89a3      	ldrh	r3, [r4, #12]
 801331a:	e7eb      	b.n	80132f4 <_ungetc_r+0x40>
 801331c:	89a3      	ldrh	r3, [r4, #12]
 801331e:	60a0      	str	r0, [r4, #8]
 8013320:	f023 0308 	bic.w	r3, r3, #8
 8013324:	81a3      	strh	r3, [r4, #12]
 8013326:	61a0      	str	r0, [r4, #24]
 8013328:	89a3      	ldrh	r3, [r4, #12]
 801332a:	f043 0304 	orr.w	r3, r3, #4
 801332e:	81a3      	strh	r3, [r4, #12]
 8013330:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8013332:	6862      	ldr	r2, [r4, #4]
 8013334:	b2ed      	uxtb	r5, r5
 8013336:	b1d3      	cbz	r3, 801336e <_ungetc_r+0xba>
 8013338:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 801333a:	4293      	cmp	r3, r2
 801333c:	dc05      	bgt.n	801334a <_ungetc_r+0x96>
 801333e:	4621      	mov	r1, r4
 8013340:	4630      	mov	r0, r6
 8013342:	f7ff ff7f 	bl	8013244 <__submore>
 8013346:	2800      	cmp	r0, #0
 8013348:	d1e3      	bne.n	8013312 <_ungetc_r+0x5e>
 801334a:	6823      	ldr	r3, [r4, #0]
 801334c:	1e5a      	subs	r2, r3, #1
 801334e:	6022      	str	r2, [r4, #0]
 8013350:	f803 5c01 	strb.w	r5, [r3, #-1]
 8013354:	6863      	ldr	r3, [r4, #4]
 8013356:	3301      	adds	r3, #1
 8013358:	6063      	str	r3, [r4, #4]
 801335a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801335c:	07da      	lsls	r2, r3, #31
 801335e:	d418      	bmi.n	8013392 <_ungetc_r+0xde>
 8013360:	89a3      	ldrh	r3, [r4, #12]
 8013362:	059b      	lsls	r3, r3, #22
 8013364:	d415      	bmi.n	8013392 <_ungetc_r+0xde>
 8013366:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8013368:	f7fc fed3 	bl	8010112 <__retarget_lock_release_recursive>
 801336c:	e011      	b.n	8013392 <_ungetc_r+0xde>
 801336e:	6e61      	ldr	r1, [r4, #100]	@ 0x64
 8013370:	6920      	ldr	r0, [r4, #16]
 8013372:	6823      	ldr	r3, [r4, #0]
 8013374:	f001 0101 	and.w	r1, r1, #1
 8013378:	b168      	cbz	r0, 8013396 <_ungetc_r+0xe2>
 801337a:	4298      	cmp	r0, r3
 801337c:	d20b      	bcs.n	8013396 <_ungetc_r+0xe2>
 801337e:	f813 0c01 	ldrb.w	r0, [r3, #-1]
 8013382:	42a8      	cmp	r0, r5
 8013384:	d107      	bne.n	8013396 <_ungetc_r+0xe2>
 8013386:	3b01      	subs	r3, #1
 8013388:	3201      	adds	r2, #1
 801338a:	6023      	str	r3, [r4, #0]
 801338c:	6062      	str	r2, [r4, #4]
 801338e:	2900      	cmp	r1, #0
 8013390:	d0e6      	beq.n	8013360 <_ungetc_r+0xac>
 8013392:	4628      	mov	r0, r5
 8013394:	bd70      	pop	{r4, r5, r6, pc}
 8013396:	e9c4 320f 	strd	r3, r2, [r4, #60]	@ 0x3c
 801339a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801339e:	6363      	str	r3, [r4, #52]	@ 0x34
 80133a0:	2303      	movs	r3, #3
 80133a2:	63a3      	str	r3, [r4, #56]	@ 0x38
 80133a4:	4623      	mov	r3, r4
 80133a6:	f803 5f46 	strb.w	r5, [r3, #70]!
 80133aa:	6023      	str	r3, [r4, #0]
 80133ac:	2301      	movs	r3, #1
 80133ae:	6063      	str	r3, [r4, #4]
 80133b0:	e7ed      	b.n	801338e <_ungetc_r+0xda>
	...

080133b4 <ungetc>:
 80133b4:	4b02      	ldr	r3, [pc, #8]	@ (80133c0 <ungetc+0xc>)
 80133b6:	460a      	mov	r2, r1
 80133b8:	4601      	mov	r1, r0
 80133ba:	6818      	ldr	r0, [r3, #0]
 80133bc:	f7ff bf7a 	b.w	80132b4 <_ungetc_r>
 80133c0:	20000194 	.word	0x20000194

080133c4 <memmove>:
 80133c4:	4288      	cmp	r0, r1
 80133c6:	b510      	push	{r4, lr}
 80133c8:	eb01 0402 	add.w	r4, r1, r2
 80133cc:	d902      	bls.n	80133d4 <memmove+0x10>
 80133ce:	4284      	cmp	r4, r0
 80133d0:	4623      	mov	r3, r4
 80133d2:	d807      	bhi.n	80133e4 <memmove+0x20>
 80133d4:	1e43      	subs	r3, r0, #1
 80133d6:	42a1      	cmp	r1, r4
 80133d8:	d008      	beq.n	80133ec <memmove+0x28>
 80133da:	f811 2b01 	ldrb.w	r2, [r1], #1
 80133de:	f803 2f01 	strb.w	r2, [r3, #1]!
 80133e2:	e7f8      	b.n	80133d6 <memmove+0x12>
 80133e4:	4601      	mov	r1, r0
 80133e6:	4402      	add	r2, r0
 80133e8:	428a      	cmp	r2, r1
 80133ea:	d100      	bne.n	80133ee <memmove+0x2a>
 80133ec:	bd10      	pop	{r4, pc}
 80133ee:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80133f2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80133f6:	e7f7      	b.n	80133e8 <memmove+0x24>

080133f8 <_fstat_r>:
 80133f8:	b538      	push	{r3, r4, r5, lr}
 80133fa:	2300      	movs	r3, #0
 80133fc:	4d06      	ldr	r5, [pc, #24]	@ (8013418 <_fstat_r+0x20>)
 80133fe:	4604      	mov	r4, r0
 8013400:	4608      	mov	r0, r1
 8013402:	4611      	mov	r1, r2
 8013404:	602b      	str	r3, [r5, #0]
 8013406:	f7ef fc69 	bl	8002cdc <_fstat>
 801340a:	1c43      	adds	r3, r0, #1
 801340c:	d102      	bne.n	8013414 <_fstat_r+0x1c>
 801340e:	682b      	ldr	r3, [r5, #0]
 8013410:	b103      	cbz	r3, 8013414 <_fstat_r+0x1c>
 8013412:	6023      	str	r3, [r4, #0]
 8013414:	bd38      	pop	{r3, r4, r5, pc}
 8013416:	bf00      	nop
 8013418:	20000830 	.word	0x20000830

0801341c <_isatty_r>:
 801341c:	b538      	push	{r3, r4, r5, lr}
 801341e:	2300      	movs	r3, #0
 8013420:	4d05      	ldr	r5, [pc, #20]	@ (8013438 <_isatty_r+0x1c>)
 8013422:	4604      	mov	r4, r0
 8013424:	4608      	mov	r0, r1
 8013426:	602b      	str	r3, [r5, #0]
 8013428:	f7ef fc5d 	bl	8002ce6 <_isatty>
 801342c:	1c43      	adds	r3, r0, #1
 801342e:	d102      	bne.n	8013436 <_isatty_r+0x1a>
 8013430:	682b      	ldr	r3, [r5, #0]
 8013432:	b103      	cbz	r3, 8013436 <_isatty_r+0x1a>
 8013434:	6023      	str	r3, [r4, #0]
 8013436:	bd38      	pop	{r3, r4, r5, pc}
 8013438:	20000830 	.word	0x20000830

0801343c <_sbrk_r>:
 801343c:	b538      	push	{r3, r4, r5, lr}
 801343e:	2300      	movs	r3, #0
 8013440:	4d05      	ldr	r5, [pc, #20]	@ (8013458 <_sbrk_r+0x1c>)
 8013442:	4604      	mov	r4, r0
 8013444:	4608      	mov	r0, r1
 8013446:	602b      	str	r3, [r5, #0]
 8013448:	f7ef fc86 	bl	8002d58 <_sbrk>
 801344c:	1c43      	adds	r3, r0, #1
 801344e:	d102      	bne.n	8013456 <_sbrk_r+0x1a>
 8013450:	682b      	ldr	r3, [r5, #0]
 8013452:	b103      	cbz	r3, 8013456 <_sbrk_r+0x1a>
 8013454:	6023      	str	r3, [r4, #0]
 8013456:	bd38      	pop	{r3, r4, r5, pc}
 8013458:	20000830 	.word	0x20000830

0801345c <__assert_func>:
 801345c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801345e:	4614      	mov	r4, r2
 8013460:	461a      	mov	r2, r3
 8013462:	4b09      	ldr	r3, [pc, #36]	@ (8013488 <__assert_func+0x2c>)
 8013464:	4605      	mov	r5, r0
 8013466:	681b      	ldr	r3, [r3, #0]
 8013468:	68d8      	ldr	r0, [r3, #12]
 801346a:	b14c      	cbz	r4, 8013480 <__assert_func+0x24>
 801346c:	4b07      	ldr	r3, [pc, #28]	@ (801348c <__assert_func+0x30>)
 801346e:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8013472:	9100      	str	r1, [sp, #0]
 8013474:	462b      	mov	r3, r5
 8013476:	4906      	ldr	r1, [pc, #24]	@ (8013490 <__assert_func+0x34>)
 8013478:	f000 f8e8 	bl	801364c <fiprintf>
 801347c:	f000 f8f8 	bl	8013670 <abort>
 8013480:	4b04      	ldr	r3, [pc, #16]	@ (8013494 <__assert_func+0x38>)
 8013482:	461c      	mov	r4, r3
 8013484:	e7f3      	b.n	801346e <__assert_func+0x12>
 8013486:	bf00      	nop
 8013488:	20000194 	.word	0x20000194
 801348c:	08013bf6 	.word	0x08013bf6
 8013490:	08013c03 	.word	0x08013c03
 8013494:	08013c31 	.word	0x08013c31

08013498 <__assert>:
 8013498:	b508      	push	{r3, lr}
 801349a:	4613      	mov	r3, r2
 801349c:	2200      	movs	r2, #0
 801349e:	f7ff ffdd 	bl	801345c <__assert_func>

080134a2 <_calloc_r>:
 80134a2:	b570      	push	{r4, r5, r6, lr}
 80134a4:	fba1 5402 	umull	r5, r4, r1, r2
 80134a8:	b934      	cbnz	r4, 80134b8 <_calloc_r+0x16>
 80134aa:	4629      	mov	r1, r5
 80134ac:	f7fe f868 	bl	8011580 <_malloc_r>
 80134b0:	4606      	mov	r6, r0
 80134b2:	b928      	cbnz	r0, 80134c0 <_calloc_r+0x1e>
 80134b4:	4630      	mov	r0, r6
 80134b6:	bd70      	pop	{r4, r5, r6, pc}
 80134b8:	220c      	movs	r2, #12
 80134ba:	2600      	movs	r6, #0
 80134bc:	6002      	str	r2, [r0, #0]
 80134be:	e7f9      	b.n	80134b4 <_calloc_r+0x12>
 80134c0:	462a      	mov	r2, r5
 80134c2:	4621      	mov	r1, r4
 80134c4:	f7fc fcfc 	bl	800fec0 <memset>
 80134c8:	e7f4      	b.n	80134b4 <_calloc_r+0x12>

080134ca <_realloc_r>:
 80134ca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80134ce:	4607      	mov	r7, r0
 80134d0:	4614      	mov	r4, r2
 80134d2:	460d      	mov	r5, r1
 80134d4:	b921      	cbnz	r1, 80134e0 <_realloc_r+0x16>
 80134d6:	4611      	mov	r1, r2
 80134d8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80134dc:	f7fe b850 	b.w	8011580 <_malloc_r>
 80134e0:	b92a      	cbnz	r2, 80134ee <_realloc_r+0x24>
 80134e2:	f7fd fc99 	bl	8010e18 <_free_r>
 80134e6:	4625      	mov	r5, r4
 80134e8:	4628      	mov	r0, r5
 80134ea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80134ee:	f000 f8c6 	bl	801367e <_malloc_usable_size_r>
 80134f2:	4284      	cmp	r4, r0
 80134f4:	4606      	mov	r6, r0
 80134f6:	d802      	bhi.n	80134fe <_realloc_r+0x34>
 80134f8:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80134fc:	d8f4      	bhi.n	80134e8 <_realloc_r+0x1e>
 80134fe:	4621      	mov	r1, r4
 8013500:	4638      	mov	r0, r7
 8013502:	f7fe f83d 	bl	8011580 <_malloc_r>
 8013506:	4680      	mov	r8, r0
 8013508:	b908      	cbnz	r0, 801350e <_realloc_r+0x44>
 801350a:	4645      	mov	r5, r8
 801350c:	e7ec      	b.n	80134e8 <_realloc_r+0x1e>
 801350e:	42b4      	cmp	r4, r6
 8013510:	4622      	mov	r2, r4
 8013512:	4629      	mov	r1, r5
 8013514:	bf28      	it	cs
 8013516:	4632      	movcs	r2, r6
 8013518:	f7fc fe0a 	bl	8010130 <memcpy>
 801351c:	4629      	mov	r1, r5
 801351e:	4638      	mov	r0, r7
 8013520:	f7fd fc7a 	bl	8010e18 <_free_r>
 8013524:	e7f1      	b.n	801350a <_realloc_r+0x40>
	...

08013528 <_strtoul_l.isra.0>:
 8013528:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801352c:	4686      	mov	lr, r0
 801352e:	460d      	mov	r5, r1
 8013530:	4e33      	ldr	r6, [pc, #204]	@ (8013600 <_strtoul_l.isra.0+0xd8>)
 8013532:	4628      	mov	r0, r5
 8013534:	f815 4b01 	ldrb.w	r4, [r5], #1
 8013538:	5d37      	ldrb	r7, [r6, r4]
 801353a:	f017 0708 	ands.w	r7, r7, #8
 801353e:	d1f8      	bne.n	8013532 <_strtoul_l.isra.0+0xa>
 8013540:	2c2d      	cmp	r4, #45	@ 0x2d
 8013542:	d110      	bne.n	8013566 <_strtoul_l.isra.0+0x3e>
 8013544:	2701      	movs	r7, #1
 8013546:	782c      	ldrb	r4, [r5, #0]
 8013548:	1c85      	adds	r5, r0, #2
 801354a:	f033 0010 	bics.w	r0, r3, #16
 801354e:	d115      	bne.n	801357c <_strtoul_l.isra.0+0x54>
 8013550:	2c30      	cmp	r4, #48	@ 0x30
 8013552:	d10d      	bne.n	8013570 <_strtoul_l.isra.0+0x48>
 8013554:	7828      	ldrb	r0, [r5, #0]
 8013556:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 801355a:	2858      	cmp	r0, #88	@ 0x58
 801355c:	d108      	bne.n	8013570 <_strtoul_l.isra.0+0x48>
 801355e:	786c      	ldrb	r4, [r5, #1]
 8013560:	3502      	adds	r5, #2
 8013562:	2310      	movs	r3, #16
 8013564:	e00a      	b.n	801357c <_strtoul_l.isra.0+0x54>
 8013566:	2c2b      	cmp	r4, #43	@ 0x2b
 8013568:	bf04      	itt	eq
 801356a:	782c      	ldrbeq	r4, [r5, #0]
 801356c:	1c85      	addeq	r5, r0, #2
 801356e:	e7ec      	b.n	801354a <_strtoul_l.isra.0+0x22>
 8013570:	2b00      	cmp	r3, #0
 8013572:	d1f6      	bne.n	8013562 <_strtoul_l.isra.0+0x3a>
 8013574:	2c30      	cmp	r4, #48	@ 0x30
 8013576:	bf14      	ite	ne
 8013578:	230a      	movne	r3, #10
 801357a:	2308      	moveq	r3, #8
 801357c:	f04f 38ff 	mov.w	r8, #4294967295
 8013580:	fbb8 f8f3 	udiv	r8, r8, r3
 8013584:	2600      	movs	r6, #0
 8013586:	fb03 f908 	mul.w	r9, r3, r8
 801358a:	4630      	mov	r0, r6
 801358c:	ea6f 0909 	mvn.w	r9, r9
 8013590:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 8013594:	f1bc 0f09 	cmp.w	ip, #9
 8013598:	d810      	bhi.n	80135bc <_strtoul_l.isra.0+0x94>
 801359a:	4664      	mov	r4, ip
 801359c:	42a3      	cmp	r3, r4
 801359e:	dd1e      	ble.n	80135de <_strtoul_l.isra.0+0xb6>
 80135a0:	f1b6 3fff 	cmp.w	r6, #4294967295
 80135a4:	d007      	beq.n	80135b6 <_strtoul_l.isra.0+0x8e>
 80135a6:	4580      	cmp	r8, r0
 80135a8:	d316      	bcc.n	80135d8 <_strtoul_l.isra.0+0xb0>
 80135aa:	d101      	bne.n	80135b0 <_strtoul_l.isra.0+0x88>
 80135ac:	45a1      	cmp	r9, r4
 80135ae:	db13      	blt.n	80135d8 <_strtoul_l.isra.0+0xb0>
 80135b0:	2601      	movs	r6, #1
 80135b2:	fb00 4003 	mla	r0, r0, r3, r4
 80135b6:	f815 4b01 	ldrb.w	r4, [r5], #1
 80135ba:	e7e9      	b.n	8013590 <_strtoul_l.isra.0+0x68>
 80135bc:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 80135c0:	f1bc 0f19 	cmp.w	ip, #25
 80135c4:	d801      	bhi.n	80135ca <_strtoul_l.isra.0+0xa2>
 80135c6:	3c37      	subs	r4, #55	@ 0x37
 80135c8:	e7e8      	b.n	801359c <_strtoul_l.isra.0+0x74>
 80135ca:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 80135ce:	f1bc 0f19 	cmp.w	ip, #25
 80135d2:	d804      	bhi.n	80135de <_strtoul_l.isra.0+0xb6>
 80135d4:	3c57      	subs	r4, #87	@ 0x57
 80135d6:	e7e1      	b.n	801359c <_strtoul_l.isra.0+0x74>
 80135d8:	f04f 36ff 	mov.w	r6, #4294967295
 80135dc:	e7eb      	b.n	80135b6 <_strtoul_l.isra.0+0x8e>
 80135de:	1c73      	adds	r3, r6, #1
 80135e0:	d106      	bne.n	80135f0 <_strtoul_l.isra.0+0xc8>
 80135e2:	2322      	movs	r3, #34	@ 0x22
 80135e4:	4630      	mov	r0, r6
 80135e6:	f8ce 3000 	str.w	r3, [lr]
 80135ea:	b932      	cbnz	r2, 80135fa <_strtoul_l.isra.0+0xd2>
 80135ec:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80135f0:	b107      	cbz	r7, 80135f4 <_strtoul_l.isra.0+0xcc>
 80135f2:	4240      	negs	r0, r0
 80135f4:	2a00      	cmp	r2, #0
 80135f6:	d0f9      	beq.n	80135ec <_strtoul_l.isra.0+0xc4>
 80135f8:	b106      	cbz	r6, 80135fc <_strtoul_l.isra.0+0xd4>
 80135fa:	1e69      	subs	r1, r5, #1
 80135fc:	6011      	str	r1, [r2, #0]
 80135fe:	e7f5      	b.n	80135ec <_strtoul_l.isra.0+0xc4>
 8013600:	08013c89 	.word	0x08013c89

08013604 <_strtoul_r>:
 8013604:	f7ff bf90 	b.w	8013528 <_strtoul_l.isra.0>

08013608 <strtoul_l>:
 8013608:	4613      	mov	r3, r2
 801360a:	460a      	mov	r2, r1
 801360c:	4601      	mov	r1, r0
 801360e:	4802      	ldr	r0, [pc, #8]	@ (8013618 <strtoul_l+0x10>)
 8013610:	6800      	ldr	r0, [r0, #0]
 8013612:	f7ff bf89 	b.w	8013528 <_strtoul_l.isra.0>
 8013616:	bf00      	nop
 8013618:	20000194 	.word	0x20000194

0801361c <strtoul>:
 801361c:	4613      	mov	r3, r2
 801361e:	460a      	mov	r2, r1
 8013620:	4601      	mov	r1, r0
 8013622:	4802      	ldr	r0, [pc, #8]	@ (801362c <strtoul+0x10>)
 8013624:	6800      	ldr	r0, [r0, #0]
 8013626:	f7ff bf7f 	b.w	8013528 <_strtoul_l.isra.0>
 801362a:	bf00      	nop
 801362c:	20000194 	.word	0x20000194

08013630 <_fiprintf_r>:
 8013630:	b40c      	push	{r2, r3}
 8013632:	b507      	push	{r0, r1, r2, lr}
 8013634:	ab04      	add	r3, sp, #16
 8013636:	f853 2b04 	ldr.w	r2, [r3], #4
 801363a:	9301      	str	r3, [sp, #4]
 801363c:	f7ff f8f2 	bl	8012824 <_vfiprintf_r>
 8013640:	b003      	add	sp, #12
 8013642:	f85d eb04 	ldr.w	lr, [sp], #4
 8013646:	b002      	add	sp, #8
 8013648:	4770      	bx	lr
	...

0801364c <fiprintf>:
 801364c:	b40e      	push	{r1, r2, r3}
 801364e:	b503      	push	{r0, r1, lr}
 8013650:	4601      	mov	r1, r0
 8013652:	ab03      	add	r3, sp, #12
 8013654:	4805      	ldr	r0, [pc, #20]	@ (801366c <fiprintf+0x20>)
 8013656:	f853 2b04 	ldr.w	r2, [r3], #4
 801365a:	6800      	ldr	r0, [r0, #0]
 801365c:	9301      	str	r3, [sp, #4]
 801365e:	f7ff f8e1 	bl	8012824 <_vfiprintf_r>
 8013662:	b002      	add	sp, #8
 8013664:	f85d eb04 	ldr.w	lr, [sp], #4
 8013668:	b003      	add	sp, #12
 801366a:	4770      	bx	lr
 801366c:	20000194 	.word	0x20000194

08013670 <abort>:
 8013670:	2006      	movs	r0, #6
 8013672:	b508      	push	{r3, lr}
 8013674:	f000 f884 	bl	8013780 <raise>
 8013678:	2001      	movs	r0, #1
 801367a:	f7ef fb08 	bl	8002c8e <_exit>

0801367e <_malloc_usable_size_r>:
 801367e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8013682:	1f18      	subs	r0, r3, #4
 8013684:	2b00      	cmp	r3, #0
 8013686:	bfbc      	itt	lt
 8013688:	580b      	ldrlt	r3, [r1, r0]
 801368a:	18c0      	addlt	r0, r0, r3
 801368c:	4770      	bx	lr

0801368e <_init_signal_r>:
 801368e:	b538      	push	{r3, r4, r5, lr}
 8013690:	6bc5      	ldr	r5, [r0, #60]	@ 0x3c
 8013692:	4604      	mov	r4, r0
 8013694:	b955      	cbnz	r5, 80136ac <_init_signal_r+0x1e>
 8013696:	2180      	movs	r1, #128	@ 0x80
 8013698:	f7fd ff72 	bl	8011580 <_malloc_r>
 801369c:	63e0      	str	r0, [r4, #60]	@ 0x3c
 801369e:	b138      	cbz	r0, 80136b0 <_init_signal_r+0x22>
 80136a0:	1f03      	subs	r3, r0, #4
 80136a2:	307c      	adds	r0, #124	@ 0x7c
 80136a4:	f843 5f04 	str.w	r5, [r3, #4]!
 80136a8:	4283      	cmp	r3, r0
 80136aa:	d1fb      	bne.n	80136a4 <_init_signal_r+0x16>
 80136ac:	2000      	movs	r0, #0
 80136ae:	bd38      	pop	{r3, r4, r5, pc}
 80136b0:	f04f 30ff 	mov.w	r0, #4294967295
 80136b4:	e7fb      	b.n	80136ae <_init_signal_r+0x20>

080136b6 <_signal_r>:
 80136b6:	291f      	cmp	r1, #31
 80136b8:	b570      	push	{r4, r5, r6, lr}
 80136ba:	4604      	mov	r4, r0
 80136bc:	460d      	mov	r5, r1
 80136be:	4616      	mov	r6, r2
 80136c0:	d904      	bls.n	80136cc <_signal_r+0x16>
 80136c2:	2316      	movs	r3, #22
 80136c4:	6003      	str	r3, [r0, #0]
 80136c6:	f04f 30ff 	mov.w	r0, #4294967295
 80136ca:	e006      	b.n	80136da <_signal_r+0x24>
 80136cc:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 80136ce:	b12b      	cbz	r3, 80136dc <_signal_r+0x26>
 80136d0:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 80136d2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80136d6:	f843 6025 	str.w	r6, [r3, r5, lsl #2]
 80136da:	bd70      	pop	{r4, r5, r6, pc}
 80136dc:	f7ff ffd7 	bl	801368e <_init_signal_r>
 80136e0:	2800      	cmp	r0, #0
 80136e2:	d0f5      	beq.n	80136d0 <_signal_r+0x1a>
 80136e4:	e7ef      	b.n	80136c6 <_signal_r+0x10>

080136e6 <_raise_r>:
 80136e6:	291f      	cmp	r1, #31
 80136e8:	b538      	push	{r3, r4, r5, lr}
 80136ea:	4605      	mov	r5, r0
 80136ec:	460c      	mov	r4, r1
 80136ee:	d904      	bls.n	80136fa <_raise_r+0x14>
 80136f0:	2316      	movs	r3, #22
 80136f2:	6003      	str	r3, [r0, #0]
 80136f4:	f04f 30ff 	mov.w	r0, #4294967295
 80136f8:	bd38      	pop	{r3, r4, r5, pc}
 80136fa:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80136fc:	b112      	cbz	r2, 8013704 <_raise_r+0x1e>
 80136fe:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8013702:	b94b      	cbnz	r3, 8013718 <_raise_r+0x32>
 8013704:	4628      	mov	r0, r5
 8013706:	f000 f86b 	bl	80137e0 <_getpid_r>
 801370a:	4622      	mov	r2, r4
 801370c:	4601      	mov	r1, r0
 801370e:	4628      	mov	r0, r5
 8013710:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8013714:	f000 b852 	b.w	80137bc <_kill_r>
 8013718:	2b01      	cmp	r3, #1
 801371a:	d00a      	beq.n	8013732 <_raise_r+0x4c>
 801371c:	1c59      	adds	r1, r3, #1
 801371e:	d103      	bne.n	8013728 <_raise_r+0x42>
 8013720:	2316      	movs	r3, #22
 8013722:	6003      	str	r3, [r0, #0]
 8013724:	2001      	movs	r0, #1
 8013726:	e7e7      	b.n	80136f8 <_raise_r+0x12>
 8013728:	2100      	movs	r1, #0
 801372a:	4620      	mov	r0, r4
 801372c:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8013730:	4798      	blx	r3
 8013732:	2000      	movs	r0, #0
 8013734:	e7e0      	b.n	80136f8 <_raise_r+0x12>

08013736 <__sigtramp_r>:
 8013736:	291f      	cmp	r1, #31
 8013738:	b538      	push	{r3, r4, r5, lr}
 801373a:	4604      	mov	r4, r0
 801373c:	460d      	mov	r5, r1
 801373e:	d902      	bls.n	8013746 <__sigtramp_r+0x10>
 8013740:	f04f 30ff 	mov.w	r0, #4294967295
 8013744:	bd38      	pop	{r3, r4, r5, pc}
 8013746:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 8013748:	b12b      	cbz	r3, 8013756 <__sigtramp_r+0x20>
 801374a:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 801374c:	f852 3025 	ldr.w	r3, [r2, r5, lsl #2]
 8013750:	b933      	cbnz	r3, 8013760 <__sigtramp_r+0x2a>
 8013752:	2001      	movs	r0, #1
 8013754:	e7f6      	b.n	8013744 <__sigtramp_r+0xe>
 8013756:	f7ff ff9a 	bl	801368e <_init_signal_r>
 801375a:	2800      	cmp	r0, #0
 801375c:	d0f5      	beq.n	801374a <__sigtramp_r+0x14>
 801375e:	e7ef      	b.n	8013740 <__sigtramp_r+0xa>
 8013760:	1c59      	adds	r1, r3, #1
 8013762:	d008      	beq.n	8013776 <__sigtramp_r+0x40>
 8013764:	2b01      	cmp	r3, #1
 8013766:	d008      	beq.n	801377a <__sigtramp_r+0x44>
 8013768:	2400      	movs	r4, #0
 801376a:	4628      	mov	r0, r5
 801376c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8013770:	4798      	blx	r3
 8013772:	4620      	mov	r0, r4
 8013774:	e7e6      	b.n	8013744 <__sigtramp_r+0xe>
 8013776:	2002      	movs	r0, #2
 8013778:	e7e4      	b.n	8013744 <__sigtramp_r+0xe>
 801377a:	2003      	movs	r0, #3
 801377c:	e7e2      	b.n	8013744 <__sigtramp_r+0xe>
	...

08013780 <raise>:
 8013780:	4b02      	ldr	r3, [pc, #8]	@ (801378c <raise+0xc>)
 8013782:	4601      	mov	r1, r0
 8013784:	6818      	ldr	r0, [r3, #0]
 8013786:	f7ff bfae 	b.w	80136e6 <_raise_r>
 801378a:	bf00      	nop
 801378c:	20000194 	.word	0x20000194

08013790 <signal>:
 8013790:	4b02      	ldr	r3, [pc, #8]	@ (801379c <signal+0xc>)
 8013792:	460a      	mov	r2, r1
 8013794:	4601      	mov	r1, r0
 8013796:	6818      	ldr	r0, [r3, #0]
 8013798:	f7ff bf8d 	b.w	80136b6 <_signal_r>
 801379c:	20000194 	.word	0x20000194

080137a0 <_init_signal>:
 80137a0:	4b01      	ldr	r3, [pc, #4]	@ (80137a8 <_init_signal+0x8>)
 80137a2:	6818      	ldr	r0, [r3, #0]
 80137a4:	f7ff bf73 	b.w	801368e <_init_signal_r>
 80137a8:	20000194 	.word	0x20000194

080137ac <__sigtramp>:
 80137ac:	4b02      	ldr	r3, [pc, #8]	@ (80137b8 <__sigtramp+0xc>)
 80137ae:	4601      	mov	r1, r0
 80137b0:	6818      	ldr	r0, [r3, #0]
 80137b2:	f7ff bfc0 	b.w	8013736 <__sigtramp_r>
 80137b6:	bf00      	nop
 80137b8:	20000194 	.word	0x20000194

080137bc <_kill_r>:
 80137bc:	b538      	push	{r3, r4, r5, lr}
 80137be:	2300      	movs	r3, #0
 80137c0:	4d06      	ldr	r5, [pc, #24]	@ (80137dc <_kill_r+0x20>)
 80137c2:	4604      	mov	r4, r0
 80137c4:	4608      	mov	r0, r1
 80137c6:	4611      	mov	r1, r2
 80137c8:	602b      	str	r3, [r5, #0]
 80137ca:	f7ef fa58 	bl	8002c7e <_kill>
 80137ce:	1c43      	adds	r3, r0, #1
 80137d0:	d102      	bne.n	80137d8 <_kill_r+0x1c>
 80137d2:	682b      	ldr	r3, [r5, #0]
 80137d4:	b103      	cbz	r3, 80137d8 <_kill_r+0x1c>
 80137d6:	6023      	str	r3, [r4, #0]
 80137d8:	bd38      	pop	{r3, r4, r5, pc}
 80137da:	bf00      	nop
 80137dc:	20000830 	.word	0x20000830

080137e0 <_getpid_r>:
 80137e0:	f7ef ba4b 	b.w	8002c7a <_getpid>

080137e4 <__EH_FRAME_BEGIN__>:
 80137e4:	0010 0000 0000 0000 7a01 0052 7c02 010e     .........zR..|..
 80137f4:	0c1b 000d 0010 0000 0018 0000 cacc fffe     ................
 8013804:	0010 0000 0000 0000                         ........

0801380c <__FRAME_END__>:
 801380c:	0000 0000                                   ....

08013810 <_init>:
 8013810:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013812:	bf00      	nop
 8013814:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8013816:	bc08      	pop	{r3}
 8013818:	469e      	mov	lr, r3
 801381a:	4770      	bx	lr

0801381c <_fini>:
 801381c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801381e:	bf00      	nop
 8013820:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8013822:	bc08      	pop	{r3}
 8013824:	469e      	mov	lr, r3
 8013826:	4770      	bx	lr
