#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sat Oct 19 10:26:36 2024
# Process ID: 11628
# Current directory: E:/FPGA_projects/ip_clk_wiz/prj
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2416 E:\FPGA_projects\ip_clk_wiz\prj\ip_clk_wiz.xpr
# Log file: E:/FPGA_projects/ip_clk_wiz/prj/vivado.log
# Journal file: E:/FPGA_projects/ip_clk_wiz/prj\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/FPGA_projects/ip_clk_wiz/prj/ip_clk_wiz.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Vivado/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:27 ; elapsed = 00:00:11 . Memory (MB): peak = 1141.434 ; gain = 0.000
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Sat Oct 19 10:27:46 2024...
