$date
	Wed Nov 05 07:21:17 2025
$end
$version
	ModelSim Version 10.6d
$end
$timescale
	1ps
$end

$scope module instr_rom_rv32i_tb $end
$var parameter 32 ! CLK_PERIOD $end
$var reg 32 " PC [31:0] $end
$var reg 1 # clock $end
$var wire 1 $ INSTR [31] $end
$var wire 1 % INSTR [30] $end
$var wire 1 & INSTR [29] $end
$var wire 1 ' INSTR [28] $end
$var wire 1 ( INSTR [27] $end
$var wire 1 ) INSTR [26] $end
$var wire 1 * INSTR [25] $end
$var wire 1 + INSTR [24] $end
$var wire 1 , INSTR [23] $end
$var wire 1 - INSTR [22] $end
$var wire 1 . INSTR [21] $end
$var wire 1 / INSTR [20] $end
$var wire 1 0 INSTR [19] $end
$var wire 1 1 INSTR [18] $end
$var wire 1 2 INSTR [17] $end
$var wire 1 3 INSTR [16] $end
$var wire 1 4 INSTR [15] $end
$var wire 1 5 INSTR [14] $end
$var wire 1 6 INSTR [13] $end
$var wire 1 7 INSTR [12] $end
$var wire 1 8 INSTR [11] $end
$var wire 1 9 INSTR [10] $end
$var wire 1 : INSTR [9] $end
$var wire 1 ; INSTR [8] $end
$var wire 1 < INSTR [7] $end
$var wire 1 = INSTR [6] $end
$var wire 1 > INSTR [5] $end
$var wire 1 ? INSTR [4] $end
$var wire 1 @ INSTR [3] $end
$var wire 1 A INSTR [2] $end
$var wire 1 B INSTR [1] $end
$var wire 1 C INSTR [0] $end
$var integer 32 D i $end

$scope module dut $end
$var wire 1 E clock $end
$var wire 1 F PC [31] $end
$var wire 1 G PC [30] $end
$var wire 1 H PC [29] $end
$var wire 1 I PC [28] $end
$var wire 1 J PC [27] $end
$var wire 1 K PC [26] $end
$var wire 1 L PC [25] $end
$var wire 1 M PC [24] $end
$var wire 1 N PC [23] $end
$var wire 1 O PC [22] $end
$var wire 1 P PC [21] $end
$var wire 1 Q PC [20] $end
$var wire 1 R PC [19] $end
$var wire 1 S PC [18] $end
$var wire 1 T PC [17] $end
$var wire 1 U PC [16] $end
$var wire 1 V PC [15] $end
$var wire 1 W PC [14] $end
$var wire 1 X PC [13] $end
$var wire 1 Y PC [12] $end
$var wire 1 Z PC [11] $end
$var wire 1 [ PC [10] $end
$var wire 1 \ PC [9] $end
$var wire 1 ] PC [8] $end
$var wire 1 ^ PC [7] $end
$var wire 1 _ PC [6] $end
$var wire 1 ` PC [5] $end
$var wire 1 a PC [4] $end
$var wire 1 b PC [3] $end
$var wire 1 c PC [2] $end
$var wire 1 d PC [1] $end
$var wire 1 e PC [0] $end
$var wire 1 $ INSTR [31] $end
$var wire 1 % INSTR [30] $end
$var wire 1 & INSTR [29] $end
$var wire 1 ' INSTR [28] $end
$var wire 1 ( INSTR [27] $end
$var wire 1 ) INSTR [26] $end
$var wire 1 * INSTR [25] $end
$var wire 1 + INSTR [24] $end
$var wire 1 , INSTR [23] $end
$var wire 1 - INSTR [22] $end
$var wire 1 . INSTR [21] $end
$var wire 1 / INSTR [20] $end
$var wire 1 0 INSTR [19] $end
$var wire 1 1 INSTR [18] $end
$var wire 1 2 INSTR [17] $end
$var wire 1 3 INSTR [16] $end
$var wire 1 4 INSTR [15] $end
$var wire 1 5 INSTR [14] $end
$var wire 1 6 INSTR [13] $end
$var wire 1 7 INSTR [12] $end
$var wire 1 8 INSTR [11] $end
$var wire 1 9 INSTR [10] $end
$var wire 1 : INSTR [9] $end
$var wire 1 ; INSTR [8] $end
$var wire 1 < INSTR [7] $end
$var wire 1 = INSTR [6] $end
$var wire 1 > INSTR [5] $end
$var wire 1 ? INSTR [4] $end
$var wire 1 @ INSTR [3] $end
$var wire 1 A INSTR [2] $end
$var wire 1 B INSTR [1] $end
$var wire 1 C INSTR [0] $end
$var wire 1 f waddr [4] $end
$var wire 1 g waddr [3] $end
$var wire 1 h waddr [2] $end
$var wire 1 i waddr [1] $end
$var wire 1 j waddr [0] $end

$scope module rom $end
$var parameter 32 k width_a $end
$var parameter 32 l widthad_a $end
$var parameter 32 m numwords_a $end
$var parameter 96 n outdata_reg_a $end
$var parameter 32 o address_aclr_a $end
$var parameter 32 p outdata_aclr_a $end
$var parameter 32 q indata_aclr_a $end
$var parameter 32 r wrcontrol_aclr_a $end
$var parameter 32 s byteena_aclr_a $end
$var parameter 32 t width_byteena_a $end
$var parameter 32 u width_b $end
$var parameter 32 v widthad_b $end
$var parameter 32 w numwords_b $end
$var parameter 48 x rdcontrol_reg_b $end
$var parameter 48 y address_reg_b $end
$var parameter 96 z outdata_reg_b $end
$var parameter 32 { outdata_aclr_b $end
$var parameter 32 | rdcontrol_aclr_b $end
$var parameter 48 } indata_reg_b $end
$var parameter 48 ~ wrcontrol_wraddress_reg_b $end
$var parameter 48 !! byteena_reg_b $end
$var parameter 32 "! indata_aclr_b $end
$var parameter 32 #! wrcontrol_aclr_b $end
$var parameter 32 $! address_aclr_b $end
$var parameter 32 %! byteena_aclr_b $end
$var parameter 32 &! width_byteena_b $end
$var parameter 48 '! clock_enable_input_a $end
$var parameter 48 (! clock_enable_output_a $end
$var parameter 48 )! clock_enable_input_b $end
$var parameter 48 *! clock_enable_output_b $end
$var parameter 120 +! clock_enable_core_a $end
$var parameter 120 ,! clock_enable_core_b $end
$var parameter 160 -! read_during_write_mode_port_a $end
$var parameter 160 .! read_during_write_mode_port_b $end
$var parameter 40 /! enable_ecc $end
$var parameter 24 0! operation_mode $end
$var parameter 32 1! byte_size $end
$var parameter 72 2! read_during_write_mode_mixed_ports $end
$var parameter 32 3! ram_block_type $end
$var parameter 136 4! init_file $end
$var parameter 48 5! init_file_layout $end
$var parameter 32 6! maximum_depth $end
$var parameter 56 7! intended_device_family $end
$var parameter 48 8! lpm_hint $end
$var parameter 80 9! lpm_type $end
$var parameter 24 :! implement_in_les $end
$var parameter 40 ;! power_up_uninitialized $end
$var parameter 24 <! sim_show_memory_data_in_port_b_layout $end
$var parameter 32 =! is_lutram $end
$var parameter 32 >! is_bidir_and_wrcontrol_addb_clk0 $end
$var parameter 32 ?! is_bidir_and_wrcontrol_addb_clk1 $end
$var parameter 32 @! check_simultaneous_read_write $end
$var parameter 32 A! dual_port_addreg_b_clk0 $end
$var parameter 32 B! dual_port_addreg_b_clk1 $end
$var parameter 32 C! i_byte_size_tmp $end
$var parameter 32 D! i_lutram_read $end
$var parameter 32 E! enable_mem_data_b_reading $end
$var tri0 1 F! wren_a $end
$var tri0 1 G! wren_b $end
$var tri1 1 H! rden_a $end
$var tri1 1 I! rden_b $end
$var wire 1 J! data_a [31] $end
$var wire 1 K! data_a [30] $end
$var wire 1 L! data_a [29] $end
$var wire 1 M! data_a [28] $end
$var wire 1 N! data_a [27] $end
$var wire 1 O! data_a [26] $end
$var wire 1 P! data_a [25] $end
$var wire 1 Q! data_a [24] $end
$var wire 1 R! data_a [23] $end
$var wire 1 S! data_a [22] $end
$var wire 1 T! data_a [21] $end
$var wire 1 U! data_a [20] $end
$var wire 1 V! data_a [19] $end
$var wire 1 W! data_a [18] $end
$var wire 1 X! data_a [17] $end
$var wire 1 Y! data_a [16] $end
$var wire 1 Z! data_a [15] $end
$var wire 1 [! data_a [14] $end
$var wire 1 \! data_a [13] $end
$var wire 1 ]! data_a [12] $end
$var wire 1 ^! data_a [11] $end
$var wire 1 _! data_a [10] $end
$var wire 1 `! data_a [9] $end
$var wire 1 a! data_a [8] $end
$var wire 1 b! data_a [7] $end
$var wire 1 c! data_a [6] $end
$var wire 1 d! data_a [5] $end
$var wire 1 e! data_a [4] $end
$var wire 1 f! data_a [3] $end
$var wire 1 g! data_a [2] $end
$var wire 1 h! data_a [1] $end
$var wire 1 i! data_a [0] $end
$var wire 1 j! data_b [0] $end
$var wire 1 f address_a [4] $end
$var wire 1 g address_a [3] $end
$var wire 1 h address_a [2] $end
$var wire 1 i address_a [1] $end
$var wire 1 j address_a [0] $end
$var wire 1 k! address_b [0] $end
$var tri1 1 E clock0 $end
$var wire 1 l! clock1 $end
$var tri1 1 m! clocken0 $end
$var tri1 1 n! clocken1 $end
$var tri1 1 o! clocken2 $end
$var tri1 1 p! clocken3 $end
$var tri0 1 q! aclr0 $end
$var tri0 1 r! aclr1 $end
$var wire 1 s! byteena_a [0] $end
$var wire 1 t! byteena_b [0] $end
$var tri0 1 u! addressstall_a $end
$var tri0 1 v! addressstall_b $end
$var wire 1 $ q_a [31] $end
$var wire 1 % q_a [30] $end
$var wire 1 & q_a [29] $end
$var wire 1 ' q_a [28] $end
$var wire 1 ( q_a [27] $end
$var wire 1 ) q_a [26] $end
$var wire 1 * q_a [25] $end
$var wire 1 + q_a [24] $end
$var wire 1 , q_a [23] $end
$var wire 1 - q_a [22] $end
$var wire 1 . q_a [21] $end
$var wire 1 / q_a [20] $end
$var wire 1 0 q_a [19] $end
$var wire 1 1 q_a [18] $end
$var wire 1 2 q_a [17] $end
$var wire 1 3 q_a [16] $end
$var wire 1 4 q_a [15] $end
$var wire 1 5 q_a [14] $end
$var wire 1 6 q_a [13] $end
$var wire 1 7 q_a [12] $end
$var wire 1 8 q_a [11] $end
$var wire 1 9 q_a [10] $end
$var wire 1 : q_a [9] $end
$var wire 1 ; q_a [8] $end
$var wire 1 < q_a [7] $end
$var wire 1 = q_a [6] $end
$var wire 1 > q_a [5] $end
$var wire 1 ? q_a [4] $end
$var wire 1 @ q_a [3] $end
$var wire 1 A q_a [2] $end
$var wire 1 B q_a [1] $end
$var wire 1 C q_a [0] $end
$var wire 1 w! q_b [0] $end
$var wire 1 x! eccstatus [2] $end
$var wire 1 y! eccstatus [1] $end
$var wire 1 z! eccstatus [0] $end
$var reg 32 {! i_data_reg_a [31:0] $end
$var reg 32 |! temp_wa [31:0] $end
$var reg 32 }! temp_wa2 [31:0] $end
$var reg 32 ~! temp_wa2b [31:0] $end
$var reg 32 !" init_temp [31:0] $end
$var reg 1 "" i_data_reg_b [0:0] $end
$var reg 1 #" temp_wb [0:0] $end
$var reg 1 $" temp_wb2 [0:0] $end
$var reg 1 %" temp $end
$var reg 32 &" i_q_reg_a [31:0] $end
$var reg 32 '" i_q_tmp_a [31:0] $end
$var reg 32 (" i_q_tmp2_a [31:0] $end
$var reg 1 )" i_q_reg_b [0:0] $end
$var reg 1 *" i_q_tmp_b [0:0] $end
$var reg 1 +" i_q_tmp2_b [0:0] $end
$var reg 1 ," i_q_output_latch [0:0] $end
$var reg 32 -" i_byteena_mask_reg_a [31:0] $end
$var reg 1 ." i_byteena_mask_reg_b [0:0] $end
$var reg 5 /" i_address_reg_a [4:0] $end
$var reg 1 0" i_address_reg_b [0:0] $end
$var reg 5 1" i_original_address_a [4:0] $end
$var reg 32 2" i_byteena_mask_reg_a_tmp [31:0] $end
$var reg 1 3" i_byteena_mask_reg_b_tmp [0:0] $end
$var reg 32 4" i_byteena_mask_reg_a_out [31:0] $end
$var reg 1 5" i_byteena_mask_reg_b_out [0:0] $end
$var reg 32 6" i_byteena_mask_reg_a_x [31:0] $end
$var reg 1 7" i_byteena_mask_reg_b_x [0:0] $end
$var reg 32 8" i_byteena_mask_reg_a_out_b [31:0] $end
$var reg 1 9" i_byteena_mask_reg_b_out_a [0:0] $end
$var reg 2048 :" ram_initf [2048:1] $end
$var reg 1 ;" i_wren_reg_a $end
$var reg 1 <" i_wren_reg_b $end
$var reg 1 =" i_rden_reg_a $end
$var reg 1 >" i_rden_reg_b $end
$var reg 1 ?" i_read_flag_a $end
$var reg 1 @" i_read_flag_b $end
$var reg 1 A" i_write_flag_a $end
$var reg 1 B" i_write_flag_b $end
$var reg 1 C" good_to_go_a $end
$var reg 1 D" good_to_go_b $end
$var reg 32 E" file_desc [31:0] $end
$var reg 1 F" init_file_b_port $end
$var reg 1 G" i_nmram_write_a $end
$var reg 1 H" i_nmram_write_b $end
$var reg 32 I" wa_mult_x [31:0] $end
$var reg 32 J" wa_mult_x_ii [31:0] $end
$var reg 32 K" wa_mult_x_iii [31:0] $end
$var reg 37 L" add_reg_a_mult_wa [36:0] $end
$var reg 2 M" add_reg_b_mult_wb [1:0] $end
$var reg 37 N" add_reg_a_mult_wa_pl_wa [36:0] $end
$var reg 2 O" add_reg_b_mult_wb_pl_wb [1:0] $end
$var reg 1 P" same_clock_pulse0 $end
$var reg 1 Q" same_clock_pulse1 $end
$var reg 1 R" i_original_data_b [0:0] $end
$var reg 32 S" i_original_data_a [31:0] $end
$var reg 1 T" i_address_aclr_a_flag $end
$var reg 1 U" i_address_aclr_a_prev $end
$var reg 1 V" i_address_aclr_b_flag $end
$var reg 1 W" i_address_aclr_b_prev $end
$var reg 1 X" i_outdata_aclr_a_prev $end
$var reg 1 Y" i_outdata_aclr_b_prev $end
$var reg 1 Z" i_force_reread_a $end
$var reg 1 [" i_force_reread_a1 $end
$var reg 1 \" i_force_reread_b $end
$var reg 1 ]" i_force_reread_b1 $end
$var reg 1 ^" i_force_reread_a_signal $end
$var reg 1 _" i_force_reread_b_signal $end
$var reg 1 `" family_has_stratixiii_style_ram $end
$var reg 1 a" family_stratixiii $end
$var reg 1 b" family_cyclone $end
$var reg 1 c" family_cycloneii $end
$var reg 1 d" family_has_stratixi_style_ram $end
$var reg 1 e" family_cycloneiii $end
$var reg 1 f" family_base_stratixii $end
$var reg 1 g" family_base_cycloneii $end
$var reg 1 h" family_has_m512 $end
$var reg 1 i" family_has_megaram $end
$var reg 1 j" family_has_lutram $end
$var reg 1 k" family_hardcopyii $end
$var reg 1 l" family_hardcopyiii $end
$var reg 1 m" family_hardcopyiv $end
$var reg 1 n" is_write_positive_edge_reg $end
$var reg 73 o" cread_during_write_mode_mixed_ports [72:0] $end
$var reg 1 p" i_lutram_single_port_fast_read $end
$var reg 1 q" i_lutram_dual_port_fast_read $end
$var reg 57 r" i_ram_block_type [56:0] $end
$var integer 32 s" i_byte_size $end
$var wire 1 t" i_good_to_write_a $end
$var wire 1 u" i_good_to_write_b $end
$var reg 1 v" i_good_to_write_a2 $end
$var reg 1 w" i_good_to_write_b2 $end
$var reg 1 x" i_core_clocken_a_reg $end
$var reg 1 y" i_core_clocken0_b_reg $end
$var reg 1 z" i_core_clocken1_b_reg $end
$var wire 1 {" s3_address_aclr_a $end
$var wire 1 |" s3_address_aclr_b $end
$var wire 1 }" i_indata_aclr_a $end
$var wire 1 ~" i_address_aclr_a $end
$var wire 1 !# i_address_aclr_family_a $end
$var wire 1 "# i_wrcontrol_aclr_a $end
$var wire 1 ## i_indata_aclr_b $end
$var wire 1 $# i_address_aclr_b $end
$var wire 1 %# i_address_aclr_family_b $end
$var wire 1 &# i_wrcontrol_aclr_b $end
$var wire 1 '# i_outdata_aclr_a $end
$var wire 1 (# i_outdata_aclr_b $end
$var wire 1 )# i_rdcontrol_aclr_b $end
$var wire 1 *# i_byteena_aclr_a $end
$var wire 1 +# i_byteena_aclr_b $end
$var wire 1 ,# i_outdata_clk_a $end
$var wire 1 -# i_outdata_clken_a $end
$var wire 1 .# i_outdata_clk_b $end
$var wire 1 /# i_outdata_clken_b $end
$var wire 1 0# i_clocken0 $end
$var wire 1 1# i_clocken1_b $end
$var wire 1 2# i_clocken0_b $end
$var wire 1 3# i_core_clocken_a $end
$var wire 1 4# i_core_clocken_b $end
$var wire 1 5# i_core_clocken0_b $end
$var wire 1 6# i_core_clocken1_b $end
$var tri1 1 7# i_byteena_a [0] $end
$var tri1 1 8# i_byteena_b [0] $end
$var integer 32 9# i_numwords_a $end
$var integer 32 :# i_numwords_b $end
$var integer 32 ;# i_aclr_flag_a $end
$var integer 32 <# i_aclr_flag_b $end
$var integer 32 =# i_q_tmp2_a_idx $end
$var integer 32 ># init_i $end
$var integer 32 ?# i $end
$var integer 32 @# i2 $end
$var integer 32 A# i3 $end
$var integer 32 B# i4 $end
$var integer 32 C# i5 $end
$var integer 32 D# j $end
$var integer 32 E# j2 $end
$var integer 32 F# j3 $end
$var integer 32 G# k $end
$var integer 32 H# k2 $end
$var integer 32 I# k3 $end
$var integer 32 J# k4 $end
$var integer 32 K# i_div_wa $end
$var integer 32 L# i_div_wb $end
$var integer 32 M# j_plus_i2 $end
$var integer 32 N# j2_plus_i5 $end
$var integer 32 O# j3_plus_i5 $end
$var integer 32 P# j_plus_i2_div_a $end
$var integer 32 Q# j2_plus_i5_div_a $end
$var integer 32 R# j3_plus_i5_div_a $end
$var integer 32 S# j3_plus_i5_div_b $end
$var integer 32 T# i_byteena_count $end
$var integer 32 U# port_a_bit_count_low $end
$var integer 32 V# port_a_bit_count_high $end
$var integer 32 W# port_b_bit_count_low $end
$var integer 32 X# port_b_bit_count_high $end
$var time 64 Y# i_data_write_time_a $end

$scope module dev $end

$scope function IS_FAMILY_STRATIX $end
$var reg 1 Z# IS_FAMILY_STRATIX $end
$var reg 160 [# device [160:1] $end
$var reg 1 \# is_stratix $end
$upscope $end

$scope function IS_FAMILY_STRATIXGX $end
$var reg 1 ]# IS_FAMILY_STRATIXGX $end
$var reg 160 ^# device [160:1] $end
$var reg 1 _# is_stratixgx $end
$upscope $end

$scope function IS_FAMILY_CYCLONE $end
$var reg 1 `# IS_FAMILY_CYCLONE $end
$var reg 160 a# device [160:1] $end
$var reg 1 b# is_cyclone $end
$upscope $end

$scope function IS_FAMILY_MAXII $end
$var reg 1 c# IS_FAMILY_MAXII $end
$var reg 160 d# device [160:1] $end
$var reg 1 e# is_maxii $end
$upscope $end

$scope function IS_FAMILY_HARDCOPYSTRATIX $end
$var reg 1 f# IS_FAMILY_HARDCOPYSTRATIX $end
$var reg 160 g# device [160:1] $end
$var reg 1 h# is_hardcopystratix $end
$upscope $end

$scope function IS_FAMILY_STRATIXII $end
$var reg 1 i# IS_FAMILY_STRATIXII $end
$var reg 160 j# device [160:1] $end
$var reg 1 k# is_stratixii $end
$upscope $end

$scope function IS_FAMILY_STRATIXIIGX $end
$var reg 1 l# IS_FAMILY_STRATIXIIGX $end
$var reg 160 m# device [160:1] $end
$var reg 1 n# is_stratixiigx $end
$upscope $end

$scope function IS_FAMILY_ARRIAGX $end
$var reg 1 o# IS_FAMILY_ARRIAGX $end
$var reg 160 p# device [160:1] $end
$var reg 1 q# is_arriagx $end
$upscope $end

$scope function IS_FAMILY_CYCLONEII $end
$var reg 1 r# IS_FAMILY_CYCLONEII $end
$var reg 160 s# device [160:1] $end
$var reg 1 t# is_cycloneii $end
$upscope $end

$scope function IS_FAMILY_HARDCOPYII $end
$var reg 1 u# IS_FAMILY_HARDCOPYII $end
$var reg 160 v# device [160:1] $end
$var reg 1 w# is_hardcopyii $end
$upscope $end

$scope function IS_FAMILY_STRATIXIII $end
$var reg 1 x# IS_FAMILY_STRATIXIII $end
$var reg 160 y# device [160:1] $end
$var reg 1 z# is_stratixiii $end
$upscope $end

$scope function IS_FAMILY_CYCLONEIII $end
$var reg 1 {# IS_FAMILY_CYCLONEIII $end
$var reg 160 |# device [160:1] $end
$var reg 1 }# is_cycloneiii $end
$upscope $end

$scope function IS_FAMILY_STRATIXIV $end
$var reg 1 ~# IS_FAMILY_STRATIXIV $end
$var reg 160 !$ device [160:1] $end
$var reg 1 "$ is_stratixiv $end
$upscope $end

$scope function IS_FAMILY_ARRIAIIGX $end
$var reg 1 #$ IS_FAMILY_ARRIAIIGX $end
$var reg 160 $$ device [160:1] $end
$var reg 1 %$ is_arriaiigx $end
$upscope $end

$scope function IS_FAMILY_HARDCOPYIII $end
$var reg 1 &$ IS_FAMILY_HARDCOPYIII $end
$var reg 160 '$ device [160:1] $end
$var reg 1 ($ is_hardcopyiii $end
$upscope $end

$scope function IS_FAMILY_HARDCOPYIV $end
$var reg 1 )$ IS_FAMILY_HARDCOPYIV $end
$var reg 160 *$ device [160:1] $end
$var reg 1 +$ is_hardcopyiv $end
$upscope $end

$scope function IS_FAMILY_CYCLONEIIILS $end
$var reg 1 ,$ IS_FAMILY_CYCLONEIIILS $end
$var reg 160 -$ device [160:1] $end
$var reg 1 .$ is_cycloneiiils $end
$upscope $end

$scope function IS_FAMILY_CYCLONEIVGX $end
$var reg 1 /$ IS_FAMILY_CYCLONEIVGX $end
$var reg 160 0$ device [160:1] $end
$var reg 1 1$ is_cycloneivgx $end
$upscope $end

$scope function IS_FAMILY_CYCLONEIVE $end
$var reg 1 2$ IS_FAMILY_CYCLONEIVE $end
$var reg 160 3$ device [160:1] $end
$var reg 1 4$ is_cycloneive $end
$upscope $end

$scope function FEATURE_FAMILY_STRATIXGX $end
$var reg 1 5$ FEATURE_FAMILY_STRATIXGX $end
$var reg 160 6$ device [160:1] $end
$var reg 1 7$ var_family_stratixgx $end
$upscope $end

$scope function FEATURE_FAMILY_CYCLONE $end
$var reg 1 8$ FEATURE_FAMILY_CYCLONE $end
$var reg 160 9$ device [160:1] $end
$var reg 1 :$ var_family_cyclone $end
$upscope $end

$scope function FEATURE_FAMILY_STRATIXIIGX $end
$var reg 1 ;$ FEATURE_FAMILY_STRATIXIIGX $end
$var reg 160 <$ device [160:1] $end
$var reg 1 =$ var_family_stratixiigx $end
$upscope $end

$scope function FEATURE_FAMILY_STRATIXIII $end
$var reg 1 >$ FEATURE_FAMILY_STRATIXIII $end
$var reg 160 ?$ device [160:1] $end
$var reg 1 @$ var_family_stratixiii $end
$upscope $end

$scope function FEATURE_FAMILY_STRATIXII $end
$var reg 1 A$ FEATURE_FAMILY_STRATIXII $end
$var reg 160 B$ device [160:1] $end
$var reg 1 C$ var_family_stratixii $end
$upscope $end

$scope function FEATURE_FAMILY_CYCLONEIVGX $end
$var reg 1 D$ FEATURE_FAMILY_CYCLONEIVGX $end
$var reg 160 E$ device [160:1] $end
$var reg 1 F$ var_family_cycloneivgx $end
$upscope $end

$scope function FEATURE_FAMILY_CYCLONEIVE $end
$var reg 1 G$ FEATURE_FAMILY_CYCLONEIVE $end
$var reg 160 H$ device [160:1] $end
$var reg 1 I$ var_family_cycloneive $end
$upscope $end

$scope function FEATURE_FAMILY_CYCLONEIII $end
$var reg 1 J$ FEATURE_FAMILY_CYCLONEIII $end
$var reg 160 K$ device [160:1] $end
$var reg 1 L$ var_family_cycloneiii $end
$upscope $end

$scope function FEATURE_FAMILY_STRATIX_HC $end
$var reg 1 M$ FEATURE_FAMILY_STRATIX_HC $end
$var reg 160 N$ device [160:1] $end
$var reg 1 O$ var_family_stratix_hc $end
$upscope $end

$scope function FEATURE_FAMILY_HARDCOPYII $end
$var reg 1 P$ FEATURE_FAMILY_HARDCOPYII $end
$var reg 160 Q$ device [160:1] $end
$var reg 1 R$ var_family_hardcopyii $end
$upscope $end

$scope function FEATURE_FAMILY_STRATIX $end
$var reg 1 S$ FEATURE_FAMILY_STRATIX $end
$var reg 160 T$ device [160:1] $end
$var reg 1 U$ var_family_stratix $end
$upscope $end

$scope function FEATURE_FAMILY_MAXII $end
$var reg 1 V$ FEATURE_FAMILY_MAXII $end
$var reg 160 W$ device [160:1] $end
$var reg 1 X$ var_family_maxii $end
$upscope $end

$scope function FEATURE_FAMILY_CYCLONEII $end
$var reg 1 Y$ FEATURE_FAMILY_CYCLONEII $end
$var reg 160 Z$ device [160:1] $end
$var reg 1 [$ var_family_cycloneii $end
$upscope $end

$scope function FEATURE_FAMILY_STRATIXIV $end
$var reg 1 \$ FEATURE_FAMILY_STRATIXIV $end
$var reg 160 ]$ device [160:1] $end
$var reg 1 ^$ var_family_stratixiv $end
$upscope $end

$scope function FEATURE_FAMILY_ARRIAIIGX $end
$var reg 1 _$ FEATURE_FAMILY_ARRIAIIGX $end
$var reg 160 `$ device [160:1] $end
$var reg 1 a$ var_family_arriaiigx $end
$upscope $end

$scope function FEATURE_FAMILY_HARDCOPYIII $end
$var reg 1 b$ FEATURE_FAMILY_HARDCOPYIII $end
$var reg 160 c$ device [160:1] $end
$var reg 1 d$ var_family_hardcopyiii $end
$upscope $end

$scope function FEATURE_FAMILY_HARDCOPYIV $end
$var reg 1 e$ FEATURE_FAMILY_HARDCOPYIV $end
$var reg 160 f$ device [160:1] $end
$var reg 1 g$ var_family_hardcopyiv $end
$upscope $end

$scope function FEATURE_FAMILY_BASE_STRATIXII $end
$var reg 1 h$ FEATURE_FAMILY_BASE_STRATIXII $end
$var reg 160 i$ device [160:1] $end
$var reg 1 j$ var_family_base_stratixii $end
$upscope $end

$scope function FEATURE_FAMILY_BASE_STRATIX $end
$var reg 1 k$ FEATURE_FAMILY_BASE_STRATIX $end
$var reg 160 l$ device [160:1] $end
$var reg 1 m$ var_family_base_stratix $end
$upscope $end

$scope function FEATURE_FAMILY_BASE_CYCLONEII $end
$var reg 1 n$ FEATURE_FAMILY_BASE_CYCLONEII $end
$var reg 160 o$ device [160:1] $end
$var reg 1 p$ var_family_base_cycloneii $end
$upscope $end

$scope function FEATURE_FAMILY_BASE_CYCLONE $end
$var reg 1 q$ FEATURE_FAMILY_BASE_CYCLONE $end
$var reg 160 r$ device [160:1] $end
$var reg 1 s$ var_family_base_cyclone $end
$upscope $end

$scope function FEATURE_FAMILY_HAS_MEGARAM $end
$var reg 1 t$ FEATURE_FAMILY_HAS_MEGARAM $end
$var reg 160 u$ device [160:1] $end
$var reg 1 v$ var_family_has_megaram $end
$upscope $end

$scope function FEATURE_FAMILY_HAS_M512 $end
$var reg 1 w$ FEATURE_FAMILY_HAS_M512 $end
$var reg 160 x$ device [160:1] $end
$var reg 1 y$ var_family_has_m512 $end
$upscope $end

$scope function FEATURE_FAMILY_HAS_LUTRAM $end
$var reg 1 z$ FEATURE_FAMILY_HAS_LUTRAM $end
$var reg 160 {$ device [160:1] $end
$var reg 1 |$ var_family_has_lutram $end
$upscope $end

$scope function FEATURE_FAMILY_HAS_STRATIXI_STYLE_RAM $end
$var reg 1 }$ FEATURE_FAMILY_HAS_STRATIXI_STYLE_RAM $end
$var reg 160 ~$ device [160:1] $end
$var reg 1 !% var_family_has_stratixi_style_ram $end
$upscope $end

$scope function FEATURE_FAMILY_HAS_STRATIXII_STYLE_RAM $end
$var reg 1 "% FEATURE_FAMILY_HAS_STRATIXII_STYLE_RAM $end
$var reg 160 #% device [160:1] $end
$var reg 1 $% var_family_has_stratixii_style_ram $end
$upscope $end

$scope function FEATURE_FAMILY_HAS_STRATIXIII_STYLE_RAM $end
$var reg 1 %% FEATURE_FAMILY_HAS_STRATIXIII_STYLE_RAM $end
$var reg 160 &% device [160:1] $end
$var reg 1 '% var_family_has_stratixiii_style_ram $end
$upscope $end

$scope function FEATURE_FAMILY_HAS_STRATIX_STYLE_PLL $end
$var reg 1 (% FEATURE_FAMILY_HAS_STRATIX_STYLE_PLL $end
$var reg 160 )% device [160:1] $end
$var reg 1 *% var_family_has_stratix_style_pll $end
$upscope $end

$scope function FEATURE_FAMILY_HAS_STRATIXII_STYLE_PLL $end
$var reg 1 +% FEATURE_FAMILY_HAS_STRATIXII_STYLE_PLL $end
$var reg 160 ,% device [160:1] $end
$var reg 1 -% var_family_has_stratixii_style_pll $end
$upscope $end

$scope function FEATURE_FAMILY_HAS_INVERTED_OUTPUT_DDIO $end
$var reg 1 .% FEATURE_FAMILY_HAS_INVERTED_OUTPUT_DDIO $end
$var reg 160 /% device [160:1] $end
$var reg 1 0% var_family_has_inverted_output_ddio $end
$upscope $end

$scope function IS_VALID_FAMILY $end
$var reg 1 1% IS_VALID_FAMILY $end
$var reg 160 2% device [160:1] $end
$var reg 1 3% is_valid $end
$upscope $end
$upscope $end

$scope module mem $end

$scope function tolower $end
$var reg 8 4% tolower [8:1] $end
$var reg 8 5% given_character [8:1] $end
$var reg 8 6% conv_char [8:1] $end
$upscope $end

$scope task convert_mif2ver $end
$var reg 2048 7% in_file [2048:1] $end
$var integer 32 8% width $end
$var reg 2048 9% out_file [2048:1] $end
$var reg 2048 :% buffer [2048:1] $end
$var reg 257 ;% memory_data1 [256:0] $end
$var reg 257 <% memory_data2 [256:0] $end
$var reg 8 =% c [8:1] $end
$var reg 4 >% hex [3:0] $end
$var reg 4 ?% tmp_char [3:0] $end
$var reg 24 @% address_radix [24:1] $end
$var reg 24 A% data_radix [24:1] $end
$var reg 1 B% get_width $end
$var reg 1 C% get_depth $end
$var reg 1 D% get_data_radix $end
$var reg 1 E% get_address_radix $end
$var reg 1 F% width_found $end
$var reg 1 G% depth_found $end
$var reg 1 H% data_radix_found $end
$var reg 1 I% address_radix_found $end
$var reg 1 J% get_address_data_pairs $end
$var reg 1 K% get_address $end
$var reg 1 L% get_data $end
$var reg 1 M% display_address $end
$var reg 1 N% invalid_address $end
$var reg 1 O% get_start_address $end
$var reg 1 P% get_end_address $end
$var reg 1 Q% done $end
$var reg 1 R% error_status $end
$var reg 1 S% first_rec $end
$var reg 1 T% last_rec $end
$var integer 32 U% memory_width $end
$var integer 32 V% memory_depth $end
$var integer 32 W% value $end
$var integer 32 X% ifp $end
$var integer 32 Y% ofp $end
$var integer 32 Z% r $end
$var integer 32 [% r2 $end
$var integer 32 \% i $end
$var integer 32 ]% j $end
$var integer 32 ^% k $end
$var integer 32 _% m $end
$var integer 32 `% n $end
$var integer 32 a% off_addr $end
$var integer 32 b% nn $end
$var integer 32 c% address $end
$var integer 32 d% tt $end
$var integer 32 e% cc $end
$var integer 32 f% aah $end
$var integer 32 g% aal $end
$var integer 32 h% dd $end
$var integer 32 i% sum $end
$var integer 32 j% start_address $end
$var integer 32 k% end_address $end
$var integer 32 l% line_no $end
$var integer 32 m% character_count $end
$var integer 32 n% comment_with_percent_found $end
$var integer 32 o% comment_with_double_minus_found $end

$scope begin READER $end
$upscope $end
$upscope $end

$scope task convert_hex2ver $end
$var reg 2048 p% in_file [2048:1] $end
$var integer 32 q% width $end
$var reg 2048 r% out_file [2048:1] $end
$var reg 8 s% c [8:1] $end
$var reg 4 t% hex [3:0] $end
$var reg 4 u% tmp_char [3:0] $end
$var reg 1 v% done $end
$var reg 1 w% error_status $end
$var reg 1 x% first_rec $end
$var reg 1 y% last_rec $end
$var reg 1 z% first_normal_record $end
$var reg 1 {% is_word_address_format $end
$var integer 32 |% ifp $end
$var integer 32 }% ofp $end
$var integer 32 ~% r $end
$var integer 32 !& r2 $end
$var integer 32 "& i $end
$var integer 32 #& j $end
$var integer 32 $& k $end
$var integer 32 %& m $end
$var integer 32 && n $end
$var integer 32 '& off_addr $end
$var integer 32 (& nn $end
$var integer 32 )& aaaa $end
$var integer 32 *& aaaa_pre $end
$var integer 32 +& tt $end
$var integer 32 ,& cc $end
$var integer 32 -& aah $end
$var integer 32 .& aal $end
$var integer 32 /& dd $end
$var integer 32 0& sum $end
$var integer 32 1& line_no $end
$var integer 32 2& divide_factor $end

$scope begin READER $end
$upscope $end
$upscope $end

$scope task convert_to_ver_file $end
$var reg 2048 3& in_file [2048:1] $end
$var integer 32 4& width $end
$var reg 2048 5& out_file [2048:1] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 "
0#
b0 {!
bx |!
bx }!
bx ~!
bx !"
b0 ""
bx #"
bx $"
x%"
bx &"
b0 '"
b0 ("
bx )"
bx *"
bx +"
bx ,"
b11111111111111111111111111111111 -"
b1 ."
b0 /"
b0 0"
b0 1"
bx 2"
bx 3"
b11111111111111111111111111111111 4"
b1 5"
b0 6"
b0 7"
bx 8"
bx 9"
b110100101101101011001010110110101101111011100100111100101011111011100100111011000110011001100100110100100101110011101100110010101110010 :"
0;"
0<"
1="
1>"
0?"
0@"
0A"
0B"
0C"
0D"
bx E"
0F"
0G"
0H"
b0 I"
bx J"
bx K"
bx L"
bx M"
bx N"
bx O"
0P"
0Q"
b0 R"
b0 S"
xT"
0U"
xV"
0W"
0X"
0Y"
0Z"
0["
0\"
0]"
0^"
0_"
0`"
0a"
0b"
0c"
1d"
0e"
0f"
0g"
1h"
1i"
0j"
0k"
0l"
0m"
0n"
b10001000100111101001110010101000101111101000011010000010101001001000101 o"
0p"
0q"
b1000001010101010101010001001111 r"
1v"
1w"
0x"
0y"
0z"
1Z#
b1010011011101000111001001100001011101000110100101111000 [#
1\#
x]#
bx ^#
x_#
0`#
b1010011011101000111001001100001011101000110100101111000 a#
0b#
xc#
bx d#
xe#
xf#
bx g#
xh#
0i#
b1010011011101000111001001100001011101000110100101111000 j#
0k#
0l#
b1010011011101000111001001100001011101000110100101111000 m#
0n#
0o#
b1010011011101000111001001100001011101000110100101111000 p#
0q#
0r#
b1010011011101000111001001100001011101000110100101111000 s#
0t#
0u#
b1010011011101000111001001100001011101000110100101111000 v#
0w#
0x#
b1010011011101000111001001100001011101000110100101111000 y#
0z#
0{#
b1010011011101000111001001100001011101000110100101111000 |#
0}#
0~#
b1010011011101000111001001100001011101000110100101111000 !$
0"$
0#$
b1010011011101000111001001100001011101000110100101111000 $$
0%$
0&$
b1010011011101000111001001100001011101000110100101111000 '$
0($
0)$
b1010011011101000111001001100001011101000110100101111000 *$
0+$
0,$
b1010011011101000111001001100001011101000110100101111000 -$
0.$
0/$
b1010011011101000111001001100001011101000110100101111000 0$
01$
02$
b1010011011101000111001001100001011101000110100101111000 3$
04$
x5$
bx 6$
x7$
08$
b1010011011101000111001001100001011101000110100101111000 9$
0:$
0;$
b1010011011101000111001001100001011101000110100101111000 <$
0=$
0>$
b1010011011101000111001001100001011101000110100101111000 ?$
0@$
xA$
bx B$
xC$
0D$
b1010011011101000111001001100001011101000110100101111000 E$
0F$
0G$
b1010011011101000111001001100001011101000110100101111000 H$
0I$
0J$
b1010011011101000111001001100001011101000110100101111000 K$
0L$
xM$
bx N$
xO$
0P$
b1010011011101000111001001100001011101000110100101111000 Q$
0R$
xS$
bx T$
xU$
xV$
bx W$
xX$
0Y$
b1010011011101000111001001100001011101000110100101111000 Z$
0[$
0\$
b1010011011101000111001001100001011101000110100101111000 ]$
0^$
x_$
bx `$
xa$
0b$
b1010011011101000111001001100001011101000110100101111000 c$
0d$
0e$
b1010011011101000111001001100001011101000110100101111000 f$
0g$
0h$
b1010011011101000111001001100001011101000110100101111000 i$
0j$
xk$
bx l$
xm$
0n$
b1010011011101000111001001100001011101000110100101111000 o$
0p$
xq$
bx r$
xs$
1t$
b1010011011101000111001001100001011101000110100101111000 u$
1v$
1w$
b1010011011101000111001001100001011101000110100101111000 x$
1y$
0z$
b1010011011101000111001001100001011101000110100101111000 {$
0|$
1}$
b1010011011101000111001001100001011101000110100101111000 ~$
1!%
x"%
bx #%
x$%
0%%
b1010011011101000111001001100001011101000110100101111000 &%
0'%
x(%
bx )%
x*%
x+%
bx ,%
x-%
x.%
bx /%
x0%
x1%
bx 2%
x3%
b1100100 4%
b1000100 5%
b1100100 6%
b110100101101101011001010110110101101111011100100111100101011111011100100111011000110011001100100110100100101110011011010110100101100110 7%
b110100101101101011001010110110101101111011100100111100101011111011100100111011000110011001100100110100100101110011101100110010101110010 9%
b0 :%
b0 ;%
b0 <%
b1100100 =%
b0 >%
b0 ?%
b11010000110010101111000 @%
b11010000110010101111000 A%
0B%
0C%
0D%
0E%
1F%
1G%
1H%
1I%
1J%
1K%
0L%
1M%
1N%
0O%
0P%
1Q%
0R%
1S%
1T%
bx p%
bx r%
bx s%
bx t%
bx u%
xv%
xw%
xx%
xy%
xz%
x{%
b110100101101101011001010110110101101111011100100111100101011111011100100111011000110011001100100110100100101110011011010110100101100110 3&
b110100101101101011001010110110101101111011100100111100101011111011100100111011000110011001100100110100100101110011101100110010101110010 5&
b1010 !
b100000 k
b101 l
b0 m
b1 t
b1 u
b1 v
b0 w
b1 &!
b0 1!
b0 6!
b0 =!
b0 >!
b0 ?!
b0 @!
b0 A!
b0 B!
b1000 C!
b0 D!
b0 E!
b10101010100111001010010010001010100011101001001010100110101010001000101010100100100010101000100 n
b1001110010011110100111001000101 o
b1001110010011110100111001000101 p
b1001110010011110100111001000101 q
b1001110010011110100111001000101 r
b1001110010011110100111001000101 s
b10000110100110001001111010000110100101100110001 x
b10000110100110001001111010000110100101100110001 y
b10101010100111001010010010001010100011101001001010100110101010001000101010100100100010101000100 z
b1001110010011110100111001000101 {
b1001110010011110100111001000101 |
b10000110100110001001111010000110100101100110001 }
b10000110100110001001111010000110100101100110001 ~
b10000110100110001001111010000110100101100110001 !!
b1001110010011110100111001000101 "!
b1001110010011110100111001000101 #!
b1001110010011110100111001000101 $!
b1001110010011110100111001000101 %!
b10011100100111101010010010011010100000101001100 '!
b10011100100111101010010010011010100000101001100 (!
b10011100100111101010010010011010100000101001100 )!
b10011100100111101010010010011010100000101001100 *!
b10101010101001101000101010111110100100101001110010100000101010101010100010111110100001101001100010010110100010101001110 +!
b10101010101001101000101010111110100100101001110010100000101010101010100010111110100001101001100010010110100010101001110 ,!
b100111001000101010101110101111101000100010000010101010001000001010111110100111001001111010111110100111001000010010001010101111101010010010001010100000101000100 -!
b100111001000101010101110101111101000100010000010101010001000001010111110100111001001111010111110100111001000010010001010101111101010010010001010100000101000100 .!
b100011001000001010011000101001101000101 /!
b10100100100111101001101 0!
b10001000100111101001110010101000101111101000011010000010101001001000101 2!
b1000001010101010101010001001111 3!
b110100101101101011001010110110101101111011100100111100101011111011100100111011000110011001100100110100100101110011011010110100101100110 4!
b10101010100111001010101010100110100010101000100 5!
b1010011011101000111001001100001011101000110100101111000 7!
b10101010100111001010101010100110100010101000100 8!
b1100001011011000111010001110011011110010110111001100011011100100110000101101101 9!
b10011110100011001000110 :!
b100011001000001010011000101001101000101 ;!
b10011110100011001000110 <!
b1000 s"
b100000 9#
b10 :#
b0 ;#
b0 <#
bx =#
bx >#
b10 ?#
bx @#
bx A#
bx B#
bx C#
bx D#
bx E#
bx F#
bx G#
bx H#
bx I#
bx J#
bx K#
bx L#
bx M#
bx N#
bx O#
bx P#
bx Q#
bx R#
bx S#
b0 T#
bx U#
bx V#
bx W#
bx X#
b100000 8%
b100000 U%
b100000 V%
b1101 W%
b10000000000000000000000000000011 X%
b10000000000000000000000000000100 Y%
b11111111111111111111111111111111 Z%
bx [%
b11111111111111111111111111111111 \%
bx ]%
bx ^%
bx _%
bx `%
b0 a%
b0 b%
b111011101101 c%
b0 d%
b0 e%
b0 f%
b0 g%
b0 h%
b0 i%
b0 j%
b0 k%
b10001 l%
b0 m%
b0 n%
b0 o%
bx q%
bx |%
bx }%
bx ~%
bx !&
bx "&
bx #&
bx $&
bx %&
bx &&
bx '&
bx (&
bx )&
bx *&
bx +&
bx ,&
bx -&
bx .&
bx /&
bx 0&
bx 1&
bx 2&
b100000 4&
b100000 D
b0 Y#
0C
0B
0A
0@
0?
0>
0=
0<
0;
0:
09
08
07
06
05
04
03
02
01
00
0/
0.
0-
0,
0+
0*
0)
0(
0'
0&
0%
0$
0j
0i
0h
0g
0f
1t"
1u"
0{"
0|"
0}"
0~"
0!#
0"#
0##
0$#
0%#
0&#
0'#
0(#
0)#
0*#
0+#
0,#
1-#
0.#
1/#
10#
11#
12#
13#
14#
15#
16#
17#
18#
0e
0d
0c
0b
0a
0`
0_
0^
0]
0\
0[
0Z
0Y
0X
0W
0V
0U
0T
0S
0R
0Q
0P
0O
0N
0M
0L
0K
0J
0I
0H
0G
0F
0E
0i!
0h!
0g!
0f!
0e!
0d!
0c!
0b!
0a!
0`!
0_!
0^!
0]!
0\!
0[!
0Z!
0Y!
0X!
0W!
0V!
0U!
0T!
0S!
0R!
0Q!
0P!
0O!
0N!
0M!
0L!
0K!
0J!
0F!
0G!
1H!
1I!
zj!
zk!
zl!
1m!
1n!
1o!
1p!
0q!
0r!
zs!
zt!
0u!
0v!
0w!
0z!
0y!
0x!
$end
#5000
1#
1E
1x"
1y"
1?"
0V"
b0 4"
1C"
b100000000001010010011 ("
b100000000001010010011 '"
1C
1B
1?
1<
1:
1/
#10000
0#
0E
#15000
1#
1E
b0 D
0?"
#20000
0#
0E
#25000
1#
1E
1?"
#26000
b1 D
b100 "
1c
1j
#30000
0#
0E
#35000
1#
1E
0?"
b1 /"
b1100010011 ("
b1100010011 '"
0<
1;
0/
#36000
b10 D
b1000 "
0c
1b
0j
1i
#40000
0#
0E
#45000
1#
1E
1?"
b10 /"
b101100000000001110010011 ("
b101100000000001110010011 '"
1<
1/
1.
1,
#46000
b11 D
b1100 "
1c
1j
#50000
0#
0E
#55000
1#
1E
0?"
b11 /"
b10100110000001100110011 ("
b10100110000001100110011 '"
1>
0<
13
12
0.
1-
0,
#56000
b100 D
b10000 "
0c
0b
1a
0j
0i
1h
#60000
0#
0E
#65000
1#
1E
1?"
b100 /"
b100101000001010010011 ("
b100101000001010010011 '"
0>
1<
0;
14
03
0-
#66000
b101 D
b10100 "
1c
1j
#70000
0#
0E
#75000
1#
1E
0?"
b101 /"
b11111110011100101100110011100011 ("
b11111110011100101100110011100011 '"
0?
1>
1=
0:
19
18
15
1.
1-
1*
1)
1(
1'
1&
1%
1$
#76000
b110 D
b11000 "
0c
1b
0j
1i
#80000
0#
0E
#85000
1#
1E
1?"
b110 /"
b10011 ("
b10011 '"
1?
0>
0=
0<
09
08
05
04
02
0/
0.
0-
0*
0)
0(
0'
0&
0%
0$
#86000
b111 D
b11100 "
1c
1j
#90000
0#
0E
#95000
1#
1E
0?"
b111 /"
#96000
b1000 D
b100000 "
0c
0b
0a
1`
0j
0i
0h
1g
#100000
0#
0E
#105000
1#
1E
1?"
b1000 /"
#106000
b1001 D
b100100 "
1c
1j
#110000
0#
0E
#115000
1#
1E
0?"
b1001 /"
#116000
b1010 D
b101000 "
0c
1b
0j
1i
#120000
0#
0E
#125000
1#
1E
1?"
b1010 /"
#126000
b1011 D
b101100 "
1c
1j
#130000
0#
0E
#135000
1#
1E
0?"
b1011 /"
#136000
b1100 D
b110000 "
0c
0b
1a
0j
0i
1h
#140000
0#
0E
#145000
1#
1E
1?"
b1100 /"
#146000
b1101 D
b110100 "
1c
1j
#150000
0#
0E
#155000
1#
1E
0?"
b1101 /"
#156000
b1110 D
b111000 "
0c
1b
0j
1i
#160000
0#
0E
#165000
1#
1E
1?"
b1110 /"
#166000
b1111 D
b111100 "
1c
1j
#170000
0#
0E
#175000
1#
1E
0?"
b1111 /"
#176000
b10000 D
b1000000 "
0c
0b
0a
0`
1_
0j
0i
0h
0g
1f
#180000
0#
0E
#185000
1#
1E
1?"
b10000 /"
#186000
b10001 D
b1000100 "
1c
1j
#190000
0#
0E
#195000
1#
1E
0?"
b10001 /"
#196000
b10010 D
b1001000 "
0c
1b
0j
1i
#200000
0#
0E
#205000
1#
1E
1?"
b10010 /"
#206000
b10011 D
b1001100 "
1c
1j
#210000
0#
0E
#215000
1#
1E
0?"
b10011 /"
#216000
b10100 D
b1010000 "
0c
0b
1a
0j
0i
1h
#220000
0#
0E
#225000
1#
1E
1?"
b10100 /"
#226000
b10101 D
b1010100 "
1c
1j
#230000
0#
0E
#235000
1#
1E
0?"
b10101 /"
#236000
b10110 D
b1011000 "
0c
1b
0j
1i
#240000
0#
0E
#245000
1#
1E
1?"
b10110 /"
#246000
b10111 D
b1011100 "
1c
1j
#250000
0#
0E
#255000
1#
1E
0?"
b10111 /"
#256000
b11000 D
b1100000 "
0c
0b
0a
1`
0j
0i
0h
1g
#260000
0#
0E
#265000
1#
1E
1?"
b11000 /"
#266000
b11001 D
b1100100 "
1c
1j
#270000
0#
0E
#275000
1#
1E
0?"
b11001 /"
#276000
b11010 D
b1101000 "
0c
1b
0j
1i
#280000
0#
0E
#285000
1#
1E
1?"
b11010 /"
#286000
b11011 D
b1101100 "
1c
1j
#290000
0#
0E
#295000
1#
1E
0?"
b11011 /"
#296000
b11100 D
b1110000 "
0c
0b
1a
0j
0i
1h
#300000
0#
0E
#305000
1#
1E
1?"
b11100 /"
#306000
b11101 D
b1110100 "
1c
1j
#310000
0#
0E
#315000
1#
1E
0?"
b11101 /"
#316000
b11110 D
b1111000 "
0c
1b
0j
1i
#320000
0#
0E
#325000
1#
1E
1?"
b11110 /"
#326000
b11111 D
b1111100 "
1c
1j
#330000
0#
0E
#335000
1#
1E
0?"
b11111 /"
#336000
b100000 D
b1 "
1e
0c
0b
0a
0`
0_
0j
0i
0h
0g
0f
#340000
0#
0E
#345000
1#
1E
1?"
b0 /"
b100000000001010010011 ("
b100000000001010010011 '"
1<
1:
1/
#346000
b101 "
1c
1j
#350000
0#
0E
#355000
1#
1E
0?"
b1 /"
b1100010011 ("
b1100010011 '"
0<
1;
0/
