-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
-- Date        : Fri Aug 13 16:55:38 2021
-- Host        : DESKTOP-ID021MN running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               d:/code/zed-68k/zed68k.srcs/sources_1/bd/fpu_design/ip/fpu_design_fpu_double_0_0/fpu_design_fpu_double_0_0_sim_netlist.vhdl
-- Design      : fpu_design_fpu_double_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a35ticsg324-1L
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity fpu_design_fpu_double_0_0_fpu_add is
  port (
    D : out STD_LOGIC_VECTOR ( 54 downto 0 );
    \exponent_2_reg[10]_0\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    sign_reg_0 : out STD_LOGIC;
    diff_2 : in STD_LOGIC_VECTOR ( 54 downto 0 );
    \exponent_2_reg[0]_0\ : in STD_LOGIC;
    \exp_addsub_reg[10]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    addsub_sign_reg : in STD_LOGIC;
    rst : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 63 downto 0 );
    clk : in STD_LOGIC;
    \exponent_b_reg[10]_0\ : in STD_LOGIC_VECTOR ( 62 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of fpu_design_fpu_double_0_0_fpu_add : entity is "fpu_add";
end fpu_design_fpu_double_0_0_fpu_add;

architecture STRUCTURE of fpu_design_fpu_double_0_0_fpu_add is
  signal SHR : STD_LOGIC_VECTOR ( 54 downto 0 );
  signal denorm_to_norm : STD_LOGIC;
  signal denorm_to_norm0 : STD_LOGIC;
  signal exponent : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \exponent[3]_i_2_n_0\ : STD_LOGIC;
  signal exponent_2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \exponent_2[3]_i_2_n_0\ : STD_LOGIC;
  signal \exponent_2_reg[10]_i_1_n_2\ : STD_LOGIC;
  signal \exponent_2_reg[10]_i_1_n_3\ : STD_LOGIC;
  signal \exponent_2_reg[10]_i_1_n_5\ : STD_LOGIC;
  signal \exponent_2_reg[10]_i_1_n_6\ : STD_LOGIC;
  signal \exponent_2_reg[10]_i_1_n_7\ : STD_LOGIC;
  signal \exponent_2_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \exponent_2_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \exponent_2_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \exponent_2_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \exponent_2_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \exponent_2_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \exponent_2_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \exponent_2_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \exponent_2_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \exponent_2_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \exponent_2_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \exponent_2_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \exponent_2_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \exponent_2_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \exponent_2_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \exponent_2_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal exponent_a : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal exponent_b : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal exponent_diff : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \exponent_diff[10]_i_2_n_0\ : STD_LOGIC;
  signal \exponent_diff[10]_i_3_n_0\ : STD_LOGIC;
  signal \exponent_diff[10]_i_4_n_0\ : STD_LOGIC;
  signal \exponent_diff[3]_i_2_n_0\ : STD_LOGIC;
  signal \exponent_diff[3]_i_3_n_0\ : STD_LOGIC;
  signal \exponent_diff[3]_i_4_n_0\ : STD_LOGIC;
  signal \exponent_diff[3]_i_5_n_0\ : STD_LOGIC;
  signal \exponent_diff[3]_i_6_n_0\ : STD_LOGIC;
  signal \exponent_diff[7]_i_2_n_0\ : STD_LOGIC;
  signal \exponent_diff[7]_i_3_n_0\ : STD_LOGIC;
  signal \exponent_diff[7]_i_4_n_0\ : STD_LOGIC;
  signal \exponent_diff[7]_i_5_n_0\ : STD_LOGIC;
  signal \exponent_diff_reg[10]_i_1_n_2\ : STD_LOGIC;
  signal \exponent_diff_reg[10]_i_1_n_3\ : STD_LOGIC;
  signal \exponent_diff_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \exponent_diff_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \exponent_diff_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \exponent_diff_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \exponent_diff_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \exponent_diff_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \exponent_diff_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \exponent_diff_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal exponent_large : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \exponent_large[0]_i_1_n_0\ : STD_LOGIC;
  signal \exponent_large[10]_i_10_n_0\ : STD_LOGIC;
  signal \exponent_large[10]_i_11_n_0\ : STD_LOGIC;
  signal \exponent_large[10]_i_12_n_0\ : STD_LOGIC;
  signal \exponent_large[10]_i_13_n_0\ : STD_LOGIC;
  signal \exponent_large[10]_i_14_n_0\ : STD_LOGIC;
  signal \exponent_large[10]_i_15_n_0\ : STD_LOGIC;
  signal \exponent_large[10]_i_1_n_0\ : STD_LOGIC;
  signal \exponent_large[10]_i_4_n_0\ : STD_LOGIC;
  signal \exponent_large[10]_i_5_n_0\ : STD_LOGIC;
  signal \exponent_large[10]_i_6_n_0\ : STD_LOGIC;
  signal \exponent_large[10]_i_7_n_0\ : STD_LOGIC;
  signal \exponent_large[10]_i_8_n_0\ : STD_LOGIC;
  signal \exponent_large[10]_i_9_n_0\ : STD_LOGIC;
  signal \exponent_large[1]_i_1_n_0\ : STD_LOGIC;
  signal \exponent_large[2]_i_1_n_0\ : STD_LOGIC;
  signal \exponent_large[3]_i_1_n_0\ : STD_LOGIC;
  signal \exponent_large[4]_i_1_n_0\ : STD_LOGIC;
  signal \exponent_large[5]_i_1_n_0\ : STD_LOGIC;
  signal \exponent_large[6]_i_1_n_0\ : STD_LOGIC;
  signal \exponent_large[7]_i_1_n_0\ : STD_LOGIC;
  signal \exponent_large[8]_i_1_n_0\ : STD_LOGIC;
  signal \exponent_large[9]_i_1_n_0\ : STD_LOGIC;
  signal \exponent_large_reg[10]_i_2_n_3\ : STD_LOGIC;
  signal \exponent_large_reg[10]_i_3_n_0\ : STD_LOGIC;
  signal \exponent_large_reg[10]_i_3_n_1\ : STD_LOGIC;
  signal \exponent_large_reg[10]_i_3_n_2\ : STD_LOGIC;
  signal \exponent_large_reg[10]_i_3_n_3\ : STD_LOGIC;
  signal \exponent_reg[10]_i_1_n_2\ : STD_LOGIC;
  signal \exponent_reg[10]_i_1_n_3\ : STD_LOGIC;
  signal \exponent_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \exponent_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \exponent_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \exponent_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \exponent_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \exponent_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \exponent_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \exponent_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \exponent_reg_n_0_[0]\ : STD_LOGIC;
  signal \exponent_reg_n_0_[10]\ : STD_LOGIC;
  signal \exponent_reg_n_0_[1]\ : STD_LOGIC;
  signal \exponent_reg_n_0_[2]\ : STD_LOGIC;
  signal \exponent_reg_n_0_[3]\ : STD_LOGIC;
  signal \exponent_reg_n_0_[4]\ : STD_LOGIC;
  signal \exponent_reg_n_0_[5]\ : STD_LOGIC;
  signal \exponent_reg_n_0_[6]\ : STD_LOGIC;
  signal \exponent_reg_n_0_[7]\ : STD_LOGIC;
  signal \exponent_reg_n_0_[8]\ : STD_LOGIC;
  signal \exponent_reg_n_0_[9]\ : STD_LOGIC;
  signal exponent_small : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \exponent_small[0]_i_1_n_0\ : STD_LOGIC;
  signal \exponent_small[10]_i_1_n_0\ : STD_LOGIC;
  signal \exponent_small[1]_i_1_n_0\ : STD_LOGIC;
  signal \exponent_small[2]_i_1_n_0\ : STD_LOGIC;
  signal \exponent_small[3]_i_1_n_0\ : STD_LOGIC;
  signal \exponent_small[4]_i_1_n_0\ : STD_LOGIC;
  signal \exponent_small[5]_i_1_n_0\ : STD_LOGIC;
  signal \exponent_small[6]_i_1_n_0\ : STD_LOGIC;
  signal \exponent_small[7]_i_1_n_0\ : STD_LOGIC;
  signal \exponent_small[8]_i_1_n_0\ : STD_LOGIC;
  signal \exponent_small[9]_i_1_n_0\ : STD_LOGIC;
  signal gtOp : STD_LOGIC;
  signal large_add : STD_LOGIC_VECTOR ( 54 downto 2 );
  signal large_is_denorm_i_1_n_0 : STD_LOGIC;
  signal large_is_denorm_i_2_n_0 : STD_LOGIC;
  signal large_is_denorm_i_3_n_0 : STD_LOGIC;
  signal large_is_denorm_i_4_n_0 : STD_LOGIC;
  signal large_is_denorm_reg_n_0 : STD_LOGIC;
  signal large_norm_small_denorm : STD_LOGIC;
  signal large_norm_small_denorm0 : STD_LOGIC;
  signal mantissa_a : STD_LOGIC_VECTOR ( 51 downto 0 );
  signal mantissa_b : STD_LOGIC_VECTOR ( 51 downto 0 );
  signal mantissa_large : STD_LOGIC_VECTOR ( 51 downto 0 );
  signal \mantissa_large[0]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_large[10]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_large[11]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_large[12]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_large[13]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_large[14]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_large[15]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_large[16]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_large[17]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_large[18]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_large[19]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_large[1]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_large[20]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_large[21]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_large[22]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_large[23]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_large[24]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_large[25]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_large[26]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_large[27]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_large[28]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_large[29]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_large[2]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_large[30]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_large[31]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_large[32]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_large[33]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_large[34]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_large[35]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_large[36]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_large[37]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_large[38]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_large[39]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_large[3]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_large[40]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_large[41]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_large[42]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_large[43]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_large[44]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_large[45]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_large[46]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_large[47]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_large[48]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_large[49]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_large[4]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_large[50]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_large[51]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_large[5]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_large[6]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_large[7]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_large[8]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_large[9]_i_1_n_0\ : STD_LOGIC;
  signal mantissa_small : STD_LOGIC_VECTOR ( 51 downto 0 );
  signal \mantissa_small[0]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_small[10]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_small[11]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_small[12]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_small[13]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_small[14]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_small[15]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_small[16]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_small[17]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_small[18]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_small[19]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_small[1]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_small[20]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_small[21]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_small[22]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_small[23]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_small[24]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_small[25]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_small[26]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_small[27]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_small[28]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_small[29]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_small[2]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_small[30]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_small[31]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_small[32]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_small[33]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_small[34]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_small[35]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_small[36]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_small[37]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_small[38]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_small[39]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_small[3]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_small[40]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_small[41]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_small[42]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_small[43]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_small[44]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_small[45]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_small[46]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_small[47]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_small[48]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_small[49]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_small[4]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_small[50]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_small[51]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_small[5]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_small[6]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_small[7]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_small[8]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_small[9]_i_1_n_0\ : STD_LOGIC;
  signal minusOp : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal p_0_out : STD_LOGIC_VECTOR ( 54 to 54 );
  signal plusOp : STD_LOGIC_VECTOR ( 55 downto 2 );
  signal sign : STD_LOGIC;
  signal \small_add[54]_i_1_n_0\ : STD_LOGIC;
  signal \small_add_reg_n_0_[10]\ : STD_LOGIC;
  signal \small_add_reg_n_0_[11]\ : STD_LOGIC;
  signal \small_add_reg_n_0_[12]\ : STD_LOGIC;
  signal \small_add_reg_n_0_[13]\ : STD_LOGIC;
  signal \small_add_reg_n_0_[14]\ : STD_LOGIC;
  signal \small_add_reg_n_0_[15]\ : STD_LOGIC;
  signal \small_add_reg_n_0_[16]\ : STD_LOGIC;
  signal \small_add_reg_n_0_[17]\ : STD_LOGIC;
  signal \small_add_reg_n_0_[18]\ : STD_LOGIC;
  signal \small_add_reg_n_0_[19]\ : STD_LOGIC;
  signal \small_add_reg_n_0_[20]\ : STD_LOGIC;
  signal \small_add_reg_n_0_[21]\ : STD_LOGIC;
  signal \small_add_reg_n_0_[22]\ : STD_LOGIC;
  signal \small_add_reg_n_0_[23]\ : STD_LOGIC;
  signal \small_add_reg_n_0_[24]\ : STD_LOGIC;
  signal \small_add_reg_n_0_[25]\ : STD_LOGIC;
  signal \small_add_reg_n_0_[26]\ : STD_LOGIC;
  signal \small_add_reg_n_0_[27]\ : STD_LOGIC;
  signal \small_add_reg_n_0_[28]\ : STD_LOGIC;
  signal \small_add_reg_n_0_[29]\ : STD_LOGIC;
  signal \small_add_reg_n_0_[2]\ : STD_LOGIC;
  signal \small_add_reg_n_0_[30]\ : STD_LOGIC;
  signal \small_add_reg_n_0_[31]\ : STD_LOGIC;
  signal \small_add_reg_n_0_[32]\ : STD_LOGIC;
  signal \small_add_reg_n_0_[33]\ : STD_LOGIC;
  signal \small_add_reg_n_0_[34]\ : STD_LOGIC;
  signal \small_add_reg_n_0_[35]\ : STD_LOGIC;
  signal \small_add_reg_n_0_[36]\ : STD_LOGIC;
  signal \small_add_reg_n_0_[37]\ : STD_LOGIC;
  signal \small_add_reg_n_0_[38]\ : STD_LOGIC;
  signal \small_add_reg_n_0_[39]\ : STD_LOGIC;
  signal \small_add_reg_n_0_[3]\ : STD_LOGIC;
  signal \small_add_reg_n_0_[40]\ : STD_LOGIC;
  signal \small_add_reg_n_0_[41]\ : STD_LOGIC;
  signal \small_add_reg_n_0_[42]\ : STD_LOGIC;
  signal \small_add_reg_n_0_[43]\ : STD_LOGIC;
  signal \small_add_reg_n_0_[44]\ : STD_LOGIC;
  signal \small_add_reg_n_0_[45]\ : STD_LOGIC;
  signal \small_add_reg_n_0_[46]\ : STD_LOGIC;
  signal \small_add_reg_n_0_[47]\ : STD_LOGIC;
  signal \small_add_reg_n_0_[48]\ : STD_LOGIC;
  signal \small_add_reg_n_0_[49]\ : STD_LOGIC;
  signal \small_add_reg_n_0_[4]\ : STD_LOGIC;
  signal \small_add_reg_n_0_[50]\ : STD_LOGIC;
  signal \small_add_reg_n_0_[51]\ : STD_LOGIC;
  signal \small_add_reg_n_0_[52]\ : STD_LOGIC;
  signal \small_add_reg_n_0_[53]\ : STD_LOGIC;
  signal \small_add_reg_n_0_[54]\ : STD_LOGIC;
  signal \small_add_reg_n_0_[5]\ : STD_LOGIC;
  signal \small_add_reg_n_0_[6]\ : STD_LOGIC;
  signal \small_add_reg_n_0_[7]\ : STD_LOGIC;
  signal \small_add_reg_n_0_[8]\ : STD_LOGIC;
  signal \small_add_reg_n_0_[9]\ : STD_LOGIC;
  signal small_is_denorm_i_1_n_0 : STD_LOGIC;
  signal small_is_denorm_i_2_n_0 : STD_LOGIC;
  signal small_is_denorm_i_3_n_0 : STD_LOGIC;
  signal small_is_denorm_i_4_n_0 : STD_LOGIC;
  signal small_is_denorm_reg_n_0 : STD_LOGIC;
  signal small_shift : STD_LOGIC_VECTOR ( 54 downto 0 );
  signal \small_shift[0]_i_2_n_0\ : STD_LOGIC;
  signal \small_shift[0]_i_3_n_0\ : STD_LOGIC;
  signal \small_shift[10]_i_2_n_0\ : STD_LOGIC;
  signal \small_shift[10]_i_3_n_0\ : STD_LOGIC;
  signal \small_shift[11]_i_2_n_0\ : STD_LOGIC;
  signal \small_shift[11]_i_3_n_0\ : STD_LOGIC;
  signal \small_shift[11]_i_4_n_0\ : STD_LOGIC;
  signal \small_shift[12]_i_2_n_0\ : STD_LOGIC;
  signal \small_shift[12]_i_3_n_0\ : STD_LOGIC;
  signal \small_shift[13]_i_2_n_0\ : STD_LOGIC;
  signal \small_shift[13]_i_3_n_0\ : STD_LOGIC;
  signal \small_shift[13]_i_4_n_0\ : STD_LOGIC;
  signal \small_shift[14]_i_2_n_0\ : STD_LOGIC;
  signal \small_shift[14]_i_3_n_0\ : STD_LOGIC;
  signal \small_shift[15]_i_2_n_0\ : STD_LOGIC;
  signal \small_shift[15]_i_3_n_0\ : STD_LOGIC;
  signal \small_shift[15]_i_4_n_0\ : STD_LOGIC;
  signal \small_shift[16]_i_2_n_0\ : STD_LOGIC;
  signal \small_shift[16]_i_3_n_0\ : STD_LOGIC;
  signal \small_shift[17]_i_2_n_0\ : STD_LOGIC;
  signal \small_shift[17]_i_3_n_0\ : STD_LOGIC;
  signal \small_shift[17]_i_4_n_0\ : STD_LOGIC;
  signal \small_shift[18]_i_2_n_0\ : STD_LOGIC;
  signal \small_shift[18]_i_3_n_0\ : STD_LOGIC;
  signal \small_shift[19]_i_2_n_0\ : STD_LOGIC;
  signal \small_shift[19]_i_3_n_0\ : STD_LOGIC;
  signal \small_shift[19]_i_4_n_0\ : STD_LOGIC;
  signal \small_shift[1]_i_2_n_0\ : STD_LOGIC;
  signal \small_shift[1]_i_3_n_0\ : STD_LOGIC;
  signal \small_shift[1]_i_4_n_0\ : STD_LOGIC;
  signal \small_shift[1]_i_5_n_0\ : STD_LOGIC;
  signal \small_shift[20]_i_2_n_0\ : STD_LOGIC;
  signal \small_shift[20]_i_3_n_0\ : STD_LOGIC;
  signal \small_shift[21]_i_2_n_0\ : STD_LOGIC;
  signal \small_shift[21]_i_3_n_0\ : STD_LOGIC;
  signal \small_shift[21]_i_4_n_0\ : STD_LOGIC;
  signal \small_shift[22]_i_2_n_0\ : STD_LOGIC;
  signal \small_shift[22]_i_3_n_0\ : STD_LOGIC;
  signal \small_shift[23]_i_2_n_0\ : STD_LOGIC;
  signal \small_shift[23]_i_3_n_0\ : STD_LOGIC;
  signal \small_shift[23]_i_4_n_0\ : STD_LOGIC;
  signal \small_shift[23]_i_5_n_0\ : STD_LOGIC;
  signal \small_shift[24]_i_2_n_0\ : STD_LOGIC;
  signal \small_shift[24]_i_3_n_0\ : STD_LOGIC;
  signal \small_shift[24]_i_4_n_0\ : STD_LOGIC;
  signal \small_shift[25]_i_2_n_0\ : STD_LOGIC;
  signal \small_shift[25]_i_3_n_0\ : STD_LOGIC;
  signal \small_shift[25]_i_4_n_0\ : STD_LOGIC;
  signal \small_shift[25]_i_5_n_0\ : STD_LOGIC;
  signal \small_shift[26]_i_2_n_0\ : STD_LOGIC;
  signal \small_shift[26]_i_3_n_0\ : STD_LOGIC;
  signal \small_shift[26]_i_4_n_0\ : STD_LOGIC;
  signal \small_shift[27]_i_2_n_0\ : STD_LOGIC;
  signal \small_shift[27]_i_3_n_0\ : STD_LOGIC;
  signal \small_shift[27]_i_4_n_0\ : STD_LOGIC;
  signal \small_shift[27]_i_5_n_0\ : STD_LOGIC;
  signal \small_shift[28]_i_2_n_0\ : STD_LOGIC;
  signal \small_shift[28]_i_3_n_0\ : STD_LOGIC;
  signal \small_shift[28]_i_4_n_0\ : STD_LOGIC;
  signal \small_shift[29]_i_2_n_0\ : STD_LOGIC;
  signal \small_shift[29]_i_3_n_0\ : STD_LOGIC;
  signal \small_shift[29]_i_4_n_0\ : STD_LOGIC;
  signal \small_shift[29]_i_5_n_0\ : STD_LOGIC;
  signal \small_shift[2]_i_2_n_0\ : STD_LOGIC;
  signal \small_shift[2]_i_3_n_0\ : STD_LOGIC;
  signal \small_shift[30]_i_2_n_0\ : STD_LOGIC;
  signal \small_shift[30]_i_3_n_0\ : STD_LOGIC;
  signal \small_shift[30]_i_4_n_0\ : STD_LOGIC;
  signal \small_shift[30]_i_5_n_0\ : STD_LOGIC;
  signal \small_shift[31]_i_2_n_0\ : STD_LOGIC;
  signal \small_shift[31]_i_3_n_0\ : STD_LOGIC;
  signal \small_shift[32]_i_2_n_0\ : STD_LOGIC;
  signal \small_shift[32]_i_3_n_0\ : STD_LOGIC;
  signal \small_shift[33]_i_2_n_0\ : STD_LOGIC;
  signal \small_shift[33]_i_3_n_0\ : STD_LOGIC;
  signal \small_shift[34]_i_2_n_0\ : STD_LOGIC;
  signal \small_shift[34]_i_3_n_0\ : STD_LOGIC;
  signal \small_shift[35]_i_2_n_0\ : STD_LOGIC;
  signal \small_shift[35]_i_3_n_0\ : STD_LOGIC;
  signal \small_shift[36]_i_2_n_0\ : STD_LOGIC;
  signal \small_shift[36]_i_3_n_0\ : STD_LOGIC;
  signal \small_shift[37]_i_2_n_0\ : STD_LOGIC;
  signal \small_shift[37]_i_3_n_0\ : STD_LOGIC;
  signal \small_shift[38]_i_2_n_0\ : STD_LOGIC;
  signal \small_shift[38]_i_3_n_0\ : STD_LOGIC;
  signal \small_shift[39]_i_2_n_0\ : STD_LOGIC;
  signal \small_shift[39]_i_3_n_0\ : STD_LOGIC;
  signal \small_shift[3]_i_2_n_0\ : STD_LOGIC;
  signal \small_shift[3]_i_3_n_0\ : STD_LOGIC;
  signal \small_shift[3]_i_4_n_0\ : STD_LOGIC;
  signal \small_shift[40]_i_2_n_0\ : STD_LOGIC;
  signal \small_shift[40]_i_3_n_0\ : STD_LOGIC;
  signal \small_shift[40]_i_4_n_0\ : STD_LOGIC;
  signal \small_shift[41]_i_2_n_0\ : STD_LOGIC;
  signal \small_shift[41]_i_3_n_0\ : STD_LOGIC;
  signal \small_shift[42]_i_2_n_0\ : STD_LOGIC;
  signal \small_shift[42]_i_3_n_0\ : STD_LOGIC;
  signal \small_shift[42]_i_4_n_0\ : STD_LOGIC;
  signal \small_shift[43]_i_2_n_0\ : STD_LOGIC;
  signal \small_shift[43]_i_3_n_0\ : STD_LOGIC;
  signal \small_shift[44]_i_2_n_0\ : STD_LOGIC;
  signal \small_shift[44]_i_3_n_0\ : STD_LOGIC;
  signal \small_shift[45]_i_2_n_0\ : STD_LOGIC;
  signal \small_shift[45]_i_3_n_0\ : STD_LOGIC;
  signal \small_shift[46]_i_2_n_0\ : STD_LOGIC;
  signal \small_shift[46]_i_3_n_0\ : STD_LOGIC;
  signal \small_shift[47]_i_2_n_0\ : STD_LOGIC;
  signal \small_shift[48]_i_2_n_0\ : STD_LOGIC;
  signal \small_shift[48]_i_3_n_0\ : STD_LOGIC;
  signal \small_shift[49]_i_2_n_0\ : STD_LOGIC;
  signal \small_shift[4]_i_2_n_0\ : STD_LOGIC;
  signal \small_shift[4]_i_3_n_0\ : STD_LOGIC;
  signal \small_shift[50]_i_2_n_0\ : STD_LOGIC;
  signal \small_shift[50]_i_3_n_0\ : STD_LOGIC;
  signal \small_shift[51]_i_2_n_0\ : STD_LOGIC;
  signal \small_shift[51]_i_3_n_0\ : STD_LOGIC;
  signal \small_shift[51]_i_4_n_0\ : STD_LOGIC;
  signal \small_shift[52]_i_2_n_0\ : STD_LOGIC;
  signal \small_shift[52]_i_3_n_0\ : STD_LOGIC;
  signal \small_shift[53]_i_2_n_0\ : STD_LOGIC;
  signal \small_shift[54]_i_2_n_0\ : STD_LOGIC;
  signal \small_shift[54]_i_3_n_0\ : STD_LOGIC;
  signal \small_shift[5]_i_2_n_0\ : STD_LOGIC;
  signal \small_shift[5]_i_3_n_0\ : STD_LOGIC;
  signal \small_shift[5]_i_4_n_0\ : STD_LOGIC;
  signal \small_shift[6]_i_2_n_0\ : STD_LOGIC;
  signal \small_shift[6]_i_3_n_0\ : STD_LOGIC;
  signal \small_shift[7]_i_2_n_0\ : STD_LOGIC;
  signal \small_shift[7]_i_3_n_0\ : STD_LOGIC;
  signal \small_shift[7]_i_4_n_0\ : STD_LOGIC;
  signal \small_shift[8]_i_2_n_0\ : STD_LOGIC;
  signal \small_shift[8]_i_3_n_0\ : STD_LOGIC;
  signal \small_shift[9]_i_2_n_0\ : STD_LOGIC;
  signal \small_shift[9]_i_3_n_0\ : STD_LOGIC;
  signal \small_shift[9]_i_4_n_0\ : STD_LOGIC;
  signal small_shift_3 : STD_LOGIC_VECTOR ( 55 to 55 );
  signal \small_shift_3[0]_i_1_n_0\ : STD_LOGIC;
  signal \small_shift_3[0]_i_2_n_0\ : STD_LOGIC;
  signal \small_shift_3[0]_i_3_n_0\ : STD_LOGIC;
  signal \small_shift_3[0]_i_4_n_0\ : STD_LOGIC;
  signal \small_shift_3[0]_i_5_n_0\ : STD_LOGIC;
  signal \small_shift_3[0]_i_6_n_0\ : STD_LOGIC;
  signal \small_shift_3[0]_i_7_n_0\ : STD_LOGIC;
  signal \small_shift_3[54]_i_10_n_0\ : STD_LOGIC;
  signal \small_shift_3[54]_i_11_n_0\ : STD_LOGIC;
  signal \small_shift_3[54]_i_12_n_0\ : STD_LOGIC;
  signal \small_shift_3[54]_i_13_n_0\ : STD_LOGIC;
  signal \small_shift_3[54]_i_14_n_0\ : STD_LOGIC;
  signal \small_shift_3[54]_i_15_n_0\ : STD_LOGIC;
  signal \small_shift_3[54]_i_16_n_0\ : STD_LOGIC;
  signal \small_shift_3[54]_i_17_n_0\ : STD_LOGIC;
  signal \small_shift_3[54]_i_18_n_0\ : STD_LOGIC;
  signal \small_shift_3[54]_i_19_n_0\ : STD_LOGIC;
  signal \small_shift_3[54]_i_20_n_0\ : STD_LOGIC;
  signal \small_shift_3[54]_i_21_n_0\ : STD_LOGIC;
  signal \small_shift_3[54]_i_22_n_0\ : STD_LOGIC;
  signal \small_shift_3[54]_i_23_n_0\ : STD_LOGIC;
  signal \small_shift_3[54]_i_24_n_0\ : STD_LOGIC;
  signal \small_shift_3[54]_i_25_n_0\ : STD_LOGIC;
  signal \small_shift_3[54]_i_26_n_0\ : STD_LOGIC;
  signal \small_shift_3[54]_i_27_n_0\ : STD_LOGIC;
  signal \small_shift_3[54]_i_28_n_0\ : STD_LOGIC;
  signal \small_shift_3[54]_i_29_n_0\ : STD_LOGIC;
  signal \small_shift_3[54]_i_2_n_0\ : STD_LOGIC;
  signal \small_shift_3[54]_i_30_n_0\ : STD_LOGIC;
  signal \small_shift_3[54]_i_31_n_0\ : STD_LOGIC;
  signal \small_shift_3[54]_i_3_n_0\ : STD_LOGIC;
  signal \small_shift_3[54]_i_4_n_0\ : STD_LOGIC;
  signal \small_shift_3[54]_i_5_n_0\ : STD_LOGIC;
  signal \small_shift_3[54]_i_6_n_0\ : STD_LOGIC;
  signal \small_shift_3[54]_i_7_n_0\ : STD_LOGIC;
  signal \small_shift_3[54]_i_8_n_0\ : STD_LOGIC;
  signal \small_shift_3[54]_i_9_n_0\ : STD_LOGIC;
  signal \small_shift_3_reg_n_0_[0]\ : STD_LOGIC;
  signal \small_shift_3_reg_n_0_[10]\ : STD_LOGIC;
  signal \small_shift_3_reg_n_0_[11]\ : STD_LOGIC;
  signal \small_shift_3_reg_n_0_[12]\ : STD_LOGIC;
  signal \small_shift_3_reg_n_0_[13]\ : STD_LOGIC;
  signal \small_shift_3_reg_n_0_[14]\ : STD_LOGIC;
  signal \small_shift_3_reg_n_0_[15]\ : STD_LOGIC;
  signal \small_shift_3_reg_n_0_[16]\ : STD_LOGIC;
  signal \small_shift_3_reg_n_0_[17]\ : STD_LOGIC;
  signal \small_shift_3_reg_n_0_[18]\ : STD_LOGIC;
  signal \small_shift_3_reg_n_0_[19]\ : STD_LOGIC;
  signal \small_shift_3_reg_n_0_[1]\ : STD_LOGIC;
  signal \small_shift_3_reg_n_0_[20]\ : STD_LOGIC;
  signal \small_shift_3_reg_n_0_[21]\ : STD_LOGIC;
  signal \small_shift_3_reg_n_0_[22]\ : STD_LOGIC;
  signal \small_shift_3_reg_n_0_[23]\ : STD_LOGIC;
  signal \small_shift_3_reg_n_0_[24]\ : STD_LOGIC;
  signal \small_shift_3_reg_n_0_[25]\ : STD_LOGIC;
  signal \small_shift_3_reg_n_0_[26]\ : STD_LOGIC;
  signal \small_shift_3_reg_n_0_[27]\ : STD_LOGIC;
  signal \small_shift_3_reg_n_0_[28]\ : STD_LOGIC;
  signal \small_shift_3_reg_n_0_[29]\ : STD_LOGIC;
  signal \small_shift_3_reg_n_0_[2]\ : STD_LOGIC;
  signal \small_shift_3_reg_n_0_[30]\ : STD_LOGIC;
  signal \small_shift_3_reg_n_0_[31]\ : STD_LOGIC;
  signal \small_shift_3_reg_n_0_[32]\ : STD_LOGIC;
  signal \small_shift_3_reg_n_0_[33]\ : STD_LOGIC;
  signal \small_shift_3_reg_n_0_[34]\ : STD_LOGIC;
  signal \small_shift_3_reg_n_0_[35]\ : STD_LOGIC;
  signal \small_shift_3_reg_n_0_[36]\ : STD_LOGIC;
  signal \small_shift_3_reg_n_0_[37]\ : STD_LOGIC;
  signal \small_shift_3_reg_n_0_[38]\ : STD_LOGIC;
  signal \small_shift_3_reg_n_0_[39]\ : STD_LOGIC;
  signal \small_shift_3_reg_n_0_[3]\ : STD_LOGIC;
  signal \small_shift_3_reg_n_0_[40]\ : STD_LOGIC;
  signal \small_shift_3_reg_n_0_[41]\ : STD_LOGIC;
  signal \small_shift_3_reg_n_0_[42]\ : STD_LOGIC;
  signal \small_shift_3_reg_n_0_[43]\ : STD_LOGIC;
  signal \small_shift_3_reg_n_0_[44]\ : STD_LOGIC;
  signal \small_shift_3_reg_n_0_[45]\ : STD_LOGIC;
  signal \small_shift_3_reg_n_0_[46]\ : STD_LOGIC;
  signal \small_shift_3_reg_n_0_[47]\ : STD_LOGIC;
  signal \small_shift_3_reg_n_0_[48]\ : STD_LOGIC;
  signal \small_shift_3_reg_n_0_[49]\ : STD_LOGIC;
  signal \small_shift_3_reg_n_0_[4]\ : STD_LOGIC;
  signal \small_shift_3_reg_n_0_[50]\ : STD_LOGIC;
  signal \small_shift_3_reg_n_0_[51]\ : STD_LOGIC;
  signal \small_shift_3_reg_n_0_[52]\ : STD_LOGIC;
  signal \small_shift_3_reg_n_0_[53]\ : STD_LOGIC;
  signal \small_shift_3_reg_n_0_[54]\ : STD_LOGIC;
  signal \small_shift_3_reg_n_0_[5]\ : STD_LOGIC;
  signal \small_shift_3_reg_n_0_[6]\ : STD_LOGIC;
  signal \small_shift_3_reg_n_0_[7]\ : STD_LOGIC;
  signal \small_shift_3_reg_n_0_[8]\ : STD_LOGIC;
  signal \small_shift_3_reg_n_0_[9]\ : STD_LOGIC;
  signal \sum[13]_i_2_n_0\ : STD_LOGIC;
  signal \sum[13]_i_3_n_0\ : STD_LOGIC;
  signal \sum[13]_i_4_n_0\ : STD_LOGIC;
  signal \sum[13]_i_5_n_0\ : STD_LOGIC;
  signal \sum[17]_i_2_n_0\ : STD_LOGIC;
  signal \sum[17]_i_3_n_0\ : STD_LOGIC;
  signal \sum[17]_i_4_n_0\ : STD_LOGIC;
  signal \sum[17]_i_5_n_0\ : STD_LOGIC;
  signal \sum[21]_i_2_n_0\ : STD_LOGIC;
  signal \sum[21]_i_3_n_0\ : STD_LOGIC;
  signal \sum[21]_i_4_n_0\ : STD_LOGIC;
  signal \sum[21]_i_5_n_0\ : STD_LOGIC;
  signal \sum[25]_i_2_n_0\ : STD_LOGIC;
  signal \sum[25]_i_3_n_0\ : STD_LOGIC;
  signal \sum[25]_i_4_n_0\ : STD_LOGIC;
  signal \sum[25]_i_5_n_0\ : STD_LOGIC;
  signal \sum[29]_i_2_n_0\ : STD_LOGIC;
  signal \sum[29]_i_3_n_0\ : STD_LOGIC;
  signal \sum[29]_i_4_n_0\ : STD_LOGIC;
  signal \sum[29]_i_5_n_0\ : STD_LOGIC;
  signal \sum[33]_i_2_n_0\ : STD_LOGIC;
  signal \sum[33]_i_3_n_0\ : STD_LOGIC;
  signal \sum[33]_i_4_n_0\ : STD_LOGIC;
  signal \sum[33]_i_5_n_0\ : STD_LOGIC;
  signal \sum[37]_i_2_n_0\ : STD_LOGIC;
  signal \sum[37]_i_3_n_0\ : STD_LOGIC;
  signal \sum[37]_i_4_n_0\ : STD_LOGIC;
  signal \sum[37]_i_5_n_0\ : STD_LOGIC;
  signal \sum[41]_i_2_n_0\ : STD_LOGIC;
  signal \sum[41]_i_3_n_0\ : STD_LOGIC;
  signal \sum[41]_i_4_n_0\ : STD_LOGIC;
  signal \sum[41]_i_5_n_0\ : STD_LOGIC;
  signal \sum[45]_i_2_n_0\ : STD_LOGIC;
  signal \sum[45]_i_3_n_0\ : STD_LOGIC;
  signal \sum[45]_i_4_n_0\ : STD_LOGIC;
  signal \sum[45]_i_5_n_0\ : STD_LOGIC;
  signal \sum[49]_i_2_n_0\ : STD_LOGIC;
  signal \sum[49]_i_3_n_0\ : STD_LOGIC;
  signal \sum[49]_i_4_n_0\ : STD_LOGIC;
  signal \sum[49]_i_5_n_0\ : STD_LOGIC;
  signal \sum[53]_i_2_n_0\ : STD_LOGIC;
  signal \sum[53]_i_3_n_0\ : STD_LOGIC;
  signal \sum[53]_i_4_n_0\ : STD_LOGIC;
  signal \sum[53]_i_5_n_0\ : STD_LOGIC;
  signal \sum[55]_i_2_n_0\ : STD_LOGIC;
  signal \sum[5]_i_2_n_0\ : STD_LOGIC;
  signal \sum[5]_i_3_n_0\ : STD_LOGIC;
  signal \sum[5]_i_4_n_0\ : STD_LOGIC;
  signal \sum[5]_i_5_n_0\ : STD_LOGIC;
  signal \sum[9]_i_2_n_0\ : STD_LOGIC;
  signal \sum[9]_i_3_n_0\ : STD_LOGIC;
  signal \sum[9]_i_4_n_0\ : STD_LOGIC;
  signal \sum[9]_i_5_n_0\ : STD_LOGIC;
  signal \sum_2[0]_i_1_n_0\ : STD_LOGIC;
  signal \sum_2[10]_i_1_n_0\ : STD_LOGIC;
  signal \sum_2[11]_i_1_n_0\ : STD_LOGIC;
  signal \sum_2[12]_i_1_n_0\ : STD_LOGIC;
  signal \sum_2[13]_i_1_n_0\ : STD_LOGIC;
  signal \sum_2[14]_i_1_n_0\ : STD_LOGIC;
  signal \sum_2[15]_i_1_n_0\ : STD_LOGIC;
  signal \sum_2[16]_i_1_n_0\ : STD_LOGIC;
  signal \sum_2[17]_i_1_n_0\ : STD_LOGIC;
  signal \sum_2[18]_i_1_n_0\ : STD_LOGIC;
  signal \sum_2[19]_i_1_n_0\ : STD_LOGIC;
  signal \sum_2[1]_i_1_n_0\ : STD_LOGIC;
  signal \sum_2[20]_i_1_n_0\ : STD_LOGIC;
  signal \sum_2[21]_i_1_n_0\ : STD_LOGIC;
  signal \sum_2[22]_i_1_n_0\ : STD_LOGIC;
  signal \sum_2[23]_i_1_n_0\ : STD_LOGIC;
  signal \sum_2[24]_i_1_n_0\ : STD_LOGIC;
  signal \sum_2[25]_i_1_n_0\ : STD_LOGIC;
  signal \sum_2[26]_i_1_n_0\ : STD_LOGIC;
  signal \sum_2[27]_i_1_n_0\ : STD_LOGIC;
  signal \sum_2[28]_i_1_n_0\ : STD_LOGIC;
  signal \sum_2[29]_i_1_n_0\ : STD_LOGIC;
  signal \sum_2[2]_i_1_n_0\ : STD_LOGIC;
  signal \sum_2[30]_i_1_n_0\ : STD_LOGIC;
  signal \sum_2[31]_i_1_n_0\ : STD_LOGIC;
  signal \sum_2[32]_i_1_n_0\ : STD_LOGIC;
  signal \sum_2[33]_i_1_n_0\ : STD_LOGIC;
  signal \sum_2[34]_i_1_n_0\ : STD_LOGIC;
  signal \sum_2[35]_i_1_n_0\ : STD_LOGIC;
  signal \sum_2[36]_i_1_n_0\ : STD_LOGIC;
  signal \sum_2[37]_i_1_n_0\ : STD_LOGIC;
  signal \sum_2[38]_i_1_n_0\ : STD_LOGIC;
  signal \sum_2[39]_i_1_n_0\ : STD_LOGIC;
  signal \sum_2[3]_i_1_n_0\ : STD_LOGIC;
  signal \sum_2[40]_i_1_n_0\ : STD_LOGIC;
  signal \sum_2[41]_i_1_n_0\ : STD_LOGIC;
  signal \sum_2[42]_i_1_n_0\ : STD_LOGIC;
  signal \sum_2[43]_i_1_n_0\ : STD_LOGIC;
  signal \sum_2[44]_i_1_n_0\ : STD_LOGIC;
  signal \sum_2[45]_i_1_n_0\ : STD_LOGIC;
  signal \sum_2[46]_i_1_n_0\ : STD_LOGIC;
  signal \sum_2[47]_i_1_n_0\ : STD_LOGIC;
  signal \sum_2[48]_i_1_n_0\ : STD_LOGIC;
  signal \sum_2[49]_i_1_n_0\ : STD_LOGIC;
  signal \sum_2[4]_i_1_n_0\ : STD_LOGIC;
  signal \sum_2[50]_i_1_n_0\ : STD_LOGIC;
  signal \sum_2[51]_i_1_n_0\ : STD_LOGIC;
  signal \sum_2[52]_i_1_n_0\ : STD_LOGIC;
  signal \sum_2[53]_i_1_n_0\ : STD_LOGIC;
  signal \sum_2[54]_i_1_n_0\ : STD_LOGIC;
  signal \sum_2[5]_i_1_n_0\ : STD_LOGIC;
  signal \sum_2[6]_i_1_n_0\ : STD_LOGIC;
  signal \sum_2[7]_i_1_n_0\ : STD_LOGIC;
  signal \sum_2[8]_i_1_n_0\ : STD_LOGIC;
  signal \sum_2[9]_i_1_n_0\ : STD_LOGIC;
  signal \sum_2_reg_n_0_[0]\ : STD_LOGIC;
  signal \sum_2_reg_n_0_[10]\ : STD_LOGIC;
  signal \sum_2_reg_n_0_[11]\ : STD_LOGIC;
  signal \sum_2_reg_n_0_[12]\ : STD_LOGIC;
  signal \sum_2_reg_n_0_[13]\ : STD_LOGIC;
  signal \sum_2_reg_n_0_[14]\ : STD_LOGIC;
  signal \sum_2_reg_n_0_[15]\ : STD_LOGIC;
  signal \sum_2_reg_n_0_[16]\ : STD_LOGIC;
  signal \sum_2_reg_n_0_[17]\ : STD_LOGIC;
  signal \sum_2_reg_n_0_[18]\ : STD_LOGIC;
  signal \sum_2_reg_n_0_[19]\ : STD_LOGIC;
  signal \sum_2_reg_n_0_[1]\ : STD_LOGIC;
  signal \sum_2_reg_n_0_[20]\ : STD_LOGIC;
  signal \sum_2_reg_n_0_[21]\ : STD_LOGIC;
  signal \sum_2_reg_n_0_[22]\ : STD_LOGIC;
  signal \sum_2_reg_n_0_[23]\ : STD_LOGIC;
  signal \sum_2_reg_n_0_[24]\ : STD_LOGIC;
  signal \sum_2_reg_n_0_[25]\ : STD_LOGIC;
  signal \sum_2_reg_n_0_[26]\ : STD_LOGIC;
  signal \sum_2_reg_n_0_[27]\ : STD_LOGIC;
  signal \sum_2_reg_n_0_[28]\ : STD_LOGIC;
  signal \sum_2_reg_n_0_[29]\ : STD_LOGIC;
  signal \sum_2_reg_n_0_[2]\ : STD_LOGIC;
  signal \sum_2_reg_n_0_[30]\ : STD_LOGIC;
  signal \sum_2_reg_n_0_[31]\ : STD_LOGIC;
  signal \sum_2_reg_n_0_[32]\ : STD_LOGIC;
  signal \sum_2_reg_n_0_[33]\ : STD_LOGIC;
  signal \sum_2_reg_n_0_[34]\ : STD_LOGIC;
  signal \sum_2_reg_n_0_[35]\ : STD_LOGIC;
  signal \sum_2_reg_n_0_[36]\ : STD_LOGIC;
  signal \sum_2_reg_n_0_[37]\ : STD_LOGIC;
  signal \sum_2_reg_n_0_[38]\ : STD_LOGIC;
  signal \sum_2_reg_n_0_[39]\ : STD_LOGIC;
  signal \sum_2_reg_n_0_[3]\ : STD_LOGIC;
  signal \sum_2_reg_n_0_[40]\ : STD_LOGIC;
  signal \sum_2_reg_n_0_[41]\ : STD_LOGIC;
  signal \sum_2_reg_n_0_[42]\ : STD_LOGIC;
  signal \sum_2_reg_n_0_[43]\ : STD_LOGIC;
  signal \sum_2_reg_n_0_[44]\ : STD_LOGIC;
  signal \sum_2_reg_n_0_[45]\ : STD_LOGIC;
  signal \sum_2_reg_n_0_[46]\ : STD_LOGIC;
  signal \sum_2_reg_n_0_[47]\ : STD_LOGIC;
  signal \sum_2_reg_n_0_[48]\ : STD_LOGIC;
  signal \sum_2_reg_n_0_[49]\ : STD_LOGIC;
  signal \sum_2_reg_n_0_[4]\ : STD_LOGIC;
  signal \sum_2_reg_n_0_[50]\ : STD_LOGIC;
  signal \sum_2_reg_n_0_[51]\ : STD_LOGIC;
  signal \sum_2_reg_n_0_[52]\ : STD_LOGIC;
  signal \sum_2_reg_n_0_[53]\ : STD_LOGIC;
  signal \sum_2_reg_n_0_[5]\ : STD_LOGIC;
  signal \sum_2_reg_n_0_[6]\ : STD_LOGIC;
  signal \sum_2_reg_n_0_[7]\ : STD_LOGIC;
  signal \sum_2_reg_n_0_[8]\ : STD_LOGIC;
  signal \sum_2_reg_n_0_[9]\ : STD_LOGIC;
  signal sum_3 : STD_LOGIC_VECTOR ( 54 downto 0 );
  signal sum_leading_one : STD_LOGIC;
  signal sum_overflow : STD_LOGIC;
  signal \sum_reg[13]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg[13]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg[13]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg[13]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg[17]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg[17]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg[17]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg[17]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg[21]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg[21]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg[21]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg[21]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg[25]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg[25]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg[25]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg[25]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg[29]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg[29]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg[29]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg[29]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg[33]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg[33]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg[33]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg[33]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg[37]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg[37]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg[37]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg[37]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg[41]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg[41]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg[41]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg[41]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg[45]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg[45]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg[45]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg[45]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg[49]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg[49]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg[49]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg[49]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg[53]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg[53]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg[53]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg[53]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg[5]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg[5]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg[5]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg[9]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg[9]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg[9]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_n_0_[0]\ : STD_LOGIC;
  signal \sum_reg_n_0_[10]\ : STD_LOGIC;
  signal \sum_reg_n_0_[11]\ : STD_LOGIC;
  signal \sum_reg_n_0_[12]\ : STD_LOGIC;
  signal \sum_reg_n_0_[13]\ : STD_LOGIC;
  signal \sum_reg_n_0_[14]\ : STD_LOGIC;
  signal \sum_reg_n_0_[15]\ : STD_LOGIC;
  signal \sum_reg_n_0_[16]\ : STD_LOGIC;
  signal \sum_reg_n_0_[17]\ : STD_LOGIC;
  signal \sum_reg_n_0_[18]\ : STD_LOGIC;
  signal \sum_reg_n_0_[19]\ : STD_LOGIC;
  signal \sum_reg_n_0_[1]\ : STD_LOGIC;
  signal \sum_reg_n_0_[20]\ : STD_LOGIC;
  signal \sum_reg_n_0_[21]\ : STD_LOGIC;
  signal \sum_reg_n_0_[22]\ : STD_LOGIC;
  signal \sum_reg_n_0_[23]\ : STD_LOGIC;
  signal \sum_reg_n_0_[24]\ : STD_LOGIC;
  signal \sum_reg_n_0_[25]\ : STD_LOGIC;
  signal \sum_reg_n_0_[26]\ : STD_LOGIC;
  signal \sum_reg_n_0_[27]\ : STD_LOGIC;
  signal \sum_reg_n_0_[28]\ : STD_LOGIC;
  signal \sum_reg_n_0_[29]\ : STD_LOGIC;
  signal \sum_reg_n_0_[2]\ : STD_LOGIC;
  signal \sum_reg_n_0_[30]\ : STD_LOGIC;
  signal \sum_reg_n_0_[31]\ : STD_LOGIC;
  signal \sum_reg_n_0_[32]\ : STD_LOGIC;
  signal \sum_reg_n_0_[33]\ : STD_LOGIC;
  signal \sum_reg_n_0_[34]\ : STD_LOGIC;
  signal \sum_reg_n_0_[35]\ : STD_LOGIC;
  signal \sum_reg_n_0_[36]\ : STD_LOGIC;
  signal \sum_reg_n_0_[37]\ : STD_LOGIC;
  signal \sum_reg_n_0_[38]\ : STD_LOGIC;
  signal \sum_reg_n_0_[39]\ : STD_LOGIC;
  signal \sum_reg_n_0_[3]\ : STD_LOGIC;
  signal \sum_reg_n_0_[40]\ : STD_LOGIC;
  signal \sum_reg_n_0_[41]\ : STD_LOGIC;
  signal \sum_reg_n_0_[42]\ : STD_LOGIC;
  signal \sum_reg_n_0_[43]\ : STD_LOGIC;
  signal \sum_reg_n_0_[44]\ : STD_LOGIC;
  signal \sum_reg_n_0_[45]\ : STD_LOGIC;
  signal \sum_reg_n_0_[46]\ : STD_LOGIC;
  signal \sum_reg_n_0_[47]\ : STD_LOGIC;
  signal \sum_reg_n_0_[48]\ : STD_LOGIC;
  signal \sum_reg_n_0_[49]\ : STD_LOGIC;
  signal \sum_reg_n_0_[4]\ : STD_LOGIC;
  signal \sum_reg_n_0_[50]\ : STD_LOGIC;
  signal \sum_reg_n_0_[51]\ : STD_LOGIC;
  signal \sum_reg_n_0_[52]\ : STD_LOGIC;
  signal \sum_reg_n_0_[53]\ : STD_LOGIC;
  signal \sum_reg_n_0_[54]\ : STD_LOGIC;
  signal \sum_reg_n_0_[5]\ : STD_LOGIC;
  signal \sum_reg_n_0_[6]\ : STD_LOGIC;
  signal \sum_reg_n_0_[7]\ : STD_LOGIC;
  signal \sum_reg_n_0_[8]\ : STD_LOGIC;
  signal \sum_reg_n_0_[9]\ : STD_LOGIC;
  signal \NLW_exponent_2_reg[10]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_exponent_2_reg[10]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_exponent_diff_reg[10]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_exponent_diff_reg[10]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_exponent_large_reg[10]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_exponent_large_reg[10]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_exponent_large_reg[10]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_exponent_reg[10]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_exponent_reg[10]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sum_reg[55]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_reg[55]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sum_reg[5]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \addsub_out[0]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \addsub_out[10]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \addsub_out[11]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \addsub_out[12]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \addsub_out[13]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \addsub_out[14]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \addsub_out[15]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \addsub_out[16]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \addsub_out[17]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \addsub_out[18]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \addsub_out[19]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \addsub_out[1]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \addsub_out[20]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \addsub_out[21]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \addsub_out[22]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \addsub_out[23]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \addsub_out[24]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \addsub_out[25]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \addsub_out[26]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \addsub_out[27]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \addsub_out[28]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \addsub_out[29]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \addsub_out[2]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \addsub_out[30]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \addsub_out[31]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \addsub_out[32]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \addsub_out[33]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \addsub_out[34]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \addsub_out[35]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \addsub_out[36]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \addsub_out[37]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \addsub_out[38]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \addsub_out[39]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \addsub_out[3]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \addsub_out[40]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \addsub_out[41]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \addsub_out[42]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \addsub_out[43]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \addsub_out[44]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \addsub_out[45]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \addsub_out[46]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \addsub_out[47]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \addsub_out[48]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \addsub_out[49]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \addsub_out[4]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \addsub_out[50]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \addsub_out[51]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \addsub_out[52]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \addsub_out[53]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \addsub_out[54]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \addsub_out[5]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \addsub_out[6]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \addsub_out[7]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \addsub_out[8]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \addsub_out[9]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of denorm_to_norm_i_1 : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \exp_addsub[0]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \exp_addsub[10]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \exp_addsub[1]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \exp_addsub[2]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \exp_addsub[3]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \exp_addsub[4]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \exp_addsub[5]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \exp_addsub[6]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \exp_addsub[7]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \exp_addsub[8]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \exp_addsub[9]_i_1\ : label is "soft_lutpair55";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \exponent_2_reg[10]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \exponent_2_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \exponent_2_reg[7]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \exponent_diff_reg[10]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \exponent_diff_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \exponent_diff_reg[7]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of \exponent_large[0]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \exponent_large[10]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \exponent_large[1]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \exponent_large[2]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \exponent_large[3]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \exponent_large[4]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \exponent_large[5]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \exponent_large[6]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \exponent_large[7]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \exponent_large[8]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \exponent_large[9]_i_1\ : label is "soft_lutpair102";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \exponent_large_reg[10]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \exponent_large_reg[10]_i_3\ : label is 11;
  attribute ADDER_THRESHOLD of \exponent_reg[10]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \exponent_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \exponent_reg[7]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of \exponent_small[0]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \exponent_small[10]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \exponent_small[1]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \exponent_small[2]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \exponent_small[3]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \exponent_small[4]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \exponent_small[5]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \exponent_small[6]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \exponent_small[7]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \exponent_small[8]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \exponent_small[9]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \large_add[54]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \large_norm_small_denorm[0]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \mantissa_large[0]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \mantissa_large[10]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \mantissa_large[11]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \mantissa_large[12]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \mantissa_large[13]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \mantissa_large[14]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \mantissa_large[15]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \mantissa_large[16]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \mantissa_large[17]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \mantissa_large[18]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \mantissa_large[19]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \mantissa_large[1]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \mantissa_large[20]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \mantissa_large[21]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \mantissa_large[22]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \mantissa_large[23]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \mantissa_large[24]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \mantissa_large[25]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \mantissa_large[26]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \mantissa_large[27]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \mantissa_large[28]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \mantissa_large[29]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \mantissa_large[2]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \mantissa_large[30]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \mantissa_large[31]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \mantissa_large[32]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \mantissa_large[33]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \mantissa_large[34]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \mantissa_large[35]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \mantissa_large[36]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \mantissa_large[37]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \mantissa_large[38]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \mantissa_large[39]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \mantissa_large[3]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \mantissa_large[40]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \mantissa_large[41]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \mantissa_large[42]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \mantissa_large[43]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \mantissa_large[44]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \mantissa_large[45]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \mantissa_large[46]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \mantissa_large[47]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \mantissa_large[48]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \mantissa_large[49]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \mantissa_large[4]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \mantissa_large[50]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \mantissa_large[51]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \mantissa_large[5]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \mantissa_large[6]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \mantissa_large[7]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \mantissa_large[8]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \mantissa_large[9]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \mantissa_small[0]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \mantissa_small[10]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \mantissa_small[11]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \mantissa_small[12]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \mantissa_small[13]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \mantissa_small[14]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \mantissa_small[15]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \mantissa_small[16]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \mantissa_small[17]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \mantissa_small[18]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \mantissa_small[19]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \mantissa_small[1]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \mantissa_small[20]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \mantissa_small[21]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \mantissa_small[22]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \mantissa_small[23]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \mantissa_small[24]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \mantissa_small[25]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \mantissa_small[26]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \mantissa_small[27]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \mantissa_small[28]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \mantissa_small[29]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \mantissa_small[2]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \mantissa_small[30]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \mantissa_small[31]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \mantissa_small[32]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \mantissa_small[33]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \mantissa_small[34]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \mantissa_small[35]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \mantissa_small[36]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \mantissa_small[37]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \mantissa_small[38]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \mantissa_small[39]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \mantissa_small[3]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \mantissa_small[40]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \mantissa_small[41]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \mantissa_small[42]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \mantissa_small[43]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \mantissa_small[44]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \mantissa_small[45]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \mantissa_small[46]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \mantissa_small[47]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \mantissa_small[48]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \mantissa_small[49]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \mantissa_small[4]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \mantissa_small[50]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \mantissa_small[51]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \mantissa_small[5]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \mantissa_small[6]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \mantissa_small[7]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \mantissa_small[8]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \mantissa_small[9]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \small_add[54]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \small_shift[0]_i_3\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \small_shift[10]_i_3\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \small_shift[11]_i_2\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \small_shift[11]_i_4\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \small_shift[12]_i_3\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \small_shift[13]_i_2\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \small_shift[13]_i_4\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \small_shift[14]_i_3\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \small_shift[15]_i_2\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \small_shift[15]_i_4\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \small_shift[16]_i_3\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \small_shift[17]_i_2\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \small_shift[17]_i_4\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \small_shift[18]_i_3\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \small_shift[19]_i_2\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \small_shift[19]_i_4\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \small_shift[20]_i_3\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \small_shift[21]_i_2\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \small_shift[21]_i_4\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \small_shift[22]_i_3\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \small_shift[23]_i_2\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \small_shift[23]_i_4\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \small_shift[23]_i_5\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \small_shift[24]_i_4\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \small_shift[25]_i_2\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \small_shift[25]_i_4\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \small_shift[25]_i_5\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \small_shift[26]_i_3\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \small_shift[26]_i_4\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \small_shift[27]_i_2\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \small_shift[27]_i_4\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \small_shift[27]_i_5\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \small_shift[28]_i_3\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \small_shift[28]_i_4\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \small_shift[29]_i_4\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \small_shift[29]_i_5\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \small_shift[30]_i_2\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \small_shift[30]_i_4\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \small_shift[30]_i_5\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \small_shift[31]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \small_shift[32]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \small_shift[33]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \small_shift[34]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \small_shift[35]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \small_shift[36]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \small_shift[37]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \small_shift[38]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \small_shift[39]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \small_shift[3]_i_2\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \small_shift[41]_i_2\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \small_shift[44]_i_2\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \small_shift[46]_i_2\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \small_shift[48]_i_2\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \small_shift[50]_i_2\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \small_shift[51]_i_4\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \small_shift[54]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \small_shift[5]_i_2\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \small_shift[7]_i_2\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \small_shift[7]_i_4\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \small_shift[8]_i_3\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \small_shift[9]_i_2\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \small_shift[9]_i_4\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \small_shift_3[0]_i_6\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \small_shift_3[0]_i_7\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \small_shift_3[54]_i_14\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \small_shift_3[54]_i_15\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \sum_2[10]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \sum_2[11]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \sum_2[12]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \sum_2[13]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \sum_2[14]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \sum_2[15]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \sum_2[16]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \sum_2[17]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \sum_2[18]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \sum_2[19]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \sum_2[1]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \sum_2[20]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \sum_2[21]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \sum_2[22]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \sum_2[23]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \sum_2[24]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \sum_2[25]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \sum_2[26]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \sum_2[27]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \sum_2[28]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \sum_2[29]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \sum_2[2]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \sum_2[30]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \sum_2[31]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \sum_2[32]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \sum_2[33]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \sum_2[34]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \sum_2[35]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \sum_2[36]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \sum_2[37]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \sum_2[38]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \sum_2[39]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \sum_2[3]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \sum_2[40]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \sum_2[41]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \sum_2[42]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \sum_2[43]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \sum_2[44]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \sum_2[45]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \sum_2[46]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \sum_2[47]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \sum_2[48]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \sum_2[49]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \sum_2[4]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \sum_2[50]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \sum_2[51]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \sum_2[52]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \sum_2[53]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \sum_2[54]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \sum_2[5]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \sum_2[6]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \sum_2[7]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \sum_2[8]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \sum_2[9]_i_1\ : label is "soft_lutpair88";
begin
\addsub_out[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sum_3(0),
      I1 => diff_2(0),
      I2 => \exponent_2_reg[0]_0\,
      O => D(0)
    );
\addsub_out[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sum_3(10),
      I1 => diff_2(10),
      I2 => \exponent_2_reg[0]_0\,
      O => D(10)
    );
\addsub_out[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sum_3(11),
      I1 => diff_2(11),
      I2 => \exponent_2_reg[0]_0\,
      O => D(11)
    );
\addsub_out[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sum_3(12),
      I1 => diff_2(12),
      I2 => \exponent_2_reg[0]_0\,
      O => D(12)
    );
\addsub_out[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sum_3(13),
      I1 => diff_2(13),
      I2 => \exponent_2_reg[0]_0\,
      O => D(13)
    );
\addsub_out[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sum_3(14),
      I1 => diff_2(14),
      I2 => \exponent_2_reg[0]_0\,
      O => D(14)
    );
\addsub_out[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sum_3(15),
      I1 => diff_2(15),
      I2 => \exponent_2_reg[0]_0\,
      O => D(15)
    );
\addsub_out[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sum_3(16),
      I1 => diff_2(16),
      I2 => \exponent_2_reg[0]_0\,
      O => D(16)
    );
\addsub_out[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sum_3(17),
      I1 => diff_2(17),
      I2 => \exponent_2_reg[0]_0\,
      O => D(17)
    );
\addsub_out[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sum_3(18),
      I1 => diff_2(18),
      I2 => \exponent_2_reg[0]_0\,
      O => D(18)
    );
\addsub_out[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sum_3(19),
      I1 => diff_2(19),
      I2 => \exponent_2_reg[0]_0\,
      O => D(19)
    );
\addsub_out[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sum_3(1),
      I1 => diff_2(1),
      I2 => \exponent_2_reg[0]_0\,
      O => D(1)
    );
\addsub_out[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sum_3(20),
      I1 => diff_2(20),
      I2 => \exponent_2_reg[0]_0\,
      O => D(20)
    );
\addsub_out[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sum_3(21),
      I1 => diff_2(21),
      I2 => \exponent_2_reg[0]_0\,
      O => D(21)
    );
\addsub_out[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sum_3(22),
      I1 => diff_2(22),
      I2 => \exponent_2_reg[0]_0\,
      O => D(22)
    );
\addsub_out[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sum_3(23),
      I1 => diff_2(23),
      I2 => \exponent_2_reg[0]_0\,
      O => D(23)
    );
\addsub_out[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sum_3(24),
      I1 => diff_2(24),
      I2 => \exponent_2_reg[0]_0\,
      O => D(24)
    );
\addsub_out[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sum_3(25),
      I1 => diff_2(25),
      I2 => \exponent_2_reg[0]_0\,
      O => D(25)
    );
\addsub_out[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sum_3(26),
      I1 => diff_2(26),
      I2 => \exponent_2_reg[0]_0\,
      O => D(26)
    );
\addsub_out[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sum_3(27),
      I1 => diff_2(27),
      I2 => \exponent_2_reg[0]_0\,
      O => D(27)
    );
\addsub_out[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sum_3(28),
      I1 => diff_2(28),
      I2 => \exponent_2_reg[0]_0\,
      O => D(28)
    );
\addsub_out[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sum_3(29),
      I1 => diff_2(29),
      I2 => \exponent_2_reg[0]_0\,
      O => D(29)
    );
\addsub_out[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sum_3(2),
      I1 => diff_2(2),
      I2 => \exponent_2_reg[0]_0\,
      O => D(2)
    );
\addsub_out[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sum_3(30),
      I1 => diff_2(30),
      I2 => \exponent_2_reg[0]_0\,
      O => D(30)
    );
\addsub_out[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sum_3(31),
      I1 => diff_2(31),
      I2 => \exponent_2_reg[0]_0\,
      O => D(31)
    );
\addsub_out[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sum_3(32),
      I1 => diff_2(32),
      I2 => \exponent_2_reg[0]_0\,
      O => D(32)
    );
\addsub_out[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sum_3(33),
      I1 => diff_2(33),
      I2 => \exponent_2_reg[0]_0\,
      O => D(33)
    );
\addsub_out[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sum_3(34),
      I1 => diff_2(34),
      I2 => \exponent_2_reg[0]_0\,
      O => D(34)
    );
\addsub_out[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sum_3(35),
      I1 => diff_2(35),
      I2 => \exponent_2_reg[0]_0\,
      O => D(35)
    );
\addsub_out[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sum_3(36),
      I1 => diff_2(36),
      I2 => \exponent_2_reg[0]_0\,
      O => D(36)
    );
\addsub_out[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sum_3(37),
      I1 => diff_2(37),
      I2 => \exponent_2_reg[0]_0\,
      O => D(37)
    );
\addsub_out[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sum_3(38),
      I1 => diff_2(38),
      I2 => \exponent_2_reg[0]_0\,
      O => D(38)
    );
\addsub_out[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sum_3(39),
      I1 => diff_2(39),
      I2 => \exponent_2_reg[0]_0\,
      O => D(39)
    );
\addsub_out[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sum_3(3),
      I1 => diff_2(3),
      I2 => \exponent_2_reg[0]_0\,
      O => D(3)
    );
\addsub_out[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sum_3(40),
      I1 => diff_2(40),
      I2 => \exponent_2_reg[0]_0\,
      O => D(40)
    );
\addsub_out[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sum_3(41),
      I1 => diff_2(41),
      I2 => \exponent_2_reg[0]_0\,
      O => D(41)
    );
\addsub_out[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sum_3(42),
      I1 => diff_2(42),
      I2 => \exponent_2_reg[0]_0\,
      O => D(42)
    );
\addsub_out[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sum_3(43),
      I1 => diff_2(43),
      I2 => \exponent_2_reg[0]_0\,
      O => D(43)
    );
\addsub_out[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sum_3(44),
      I1 => diff_2(44),
      I2 => \exponent_2_reg[0]_0\,
      O => D(44)
    );
\addsub_out[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sum_3(45),
      I1 => diff_2(45),
      I2 => \exponent_2_reg[0]_0\,
      O => D(45)
    );
\addsub_out[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sum_3(46),
      I1 => diff_2(46),
      I2 => \exponent_2_reg[0]_0\,
      O => D(46)
    );
\addsub_out[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sum_3(47),
      I1 => diff_2(47),
      I2 => \exponent_2_reg[0]_0\,
      O => D(47)
    );
\addsub_out[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sum_3(48),
      I1 => diff_2(48),
      I2 => \exponent_2_reg[0]_0\,
      O => D(48)
    );
\addsub_out[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sum_3(49),
      I1 => diff_2(49),
      I2 => \exponent_2_reg[0]_0\,
      O => D(49)
    );
\addsub_out[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sum_3(4),
      I1 => diff_2(4),
      I2 => \exponent_2_reg[0]_0\,
      O => D(4)
    );
\addsub_out[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sum_3(50),
      I1 => diff_2(50),
      I2 => \exponent_2_reg[0]_0\,
      O => D(50)
    );
\addsub_out[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sum_3(51),
      I1 => diff_2(51),
      I2 => \exponent_2_reg[0]_0\,
      O => D(51)
    );
\addsub_out[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sum_3(52),
      I1 => diff_2(52),
      I2 => \exponent_2_reg[0]_0\,
      O => D(52)
    );
\addsub_out[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sum_3(53),
      I1 => diff_2(53),
      I2 => \exponent_2_reg[0]_0\,
      O => D(53)
    );
\addsub_out[54]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sum_3(54),
      I1 => diff_2(54),
      I2 => \exponent_2_reg[0]_0\,
      O => D(54)
    );
\addsub_out[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sum_3(5),
      I1 => diff_2(5),
      I2 => \exponent_2_reg[0]_0\,
      O => D(5)
    );
\addsub_out[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sum_3(6),
      I1 => diff_2(6),
      I2 => \exponent_2_reg[0]_0\,
      O => D(6)
    );
\addsub_out[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sum_3(7),
      I1 => diff_2(7),
      I2 => \exponent_2_reg[0]_0\,
      O => D(7)
    );
\addsub_out[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sum_3(8),
      I1 => diff_2(8),
      I2 => \exponent_2_reg[0]_0\,
      O => D(8)
    );
\addsub_out[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sum_3(9),
      I1 => diff_2(9),
      I2 => \exponent_2_reg[0]_0\,
      O => D(9)
    );
addsub_sign_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sign,
      I1 => \exponent_2_reg[0]_0\,
      I2 => addsub_sign_reg,
      O => sign_reg_0
    );
denorm_to_norm_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sum_leading_one,
      I1 => large_is_denorm_reg_n_0,
      O => denorm_to_norm0
    );
denorm_to_norm_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => denorm_to_norm0,
      Q => denorm_to_norm,
      R => rst
    );
\exp_addsub[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => exponent_2(0),
      I1 => \exp_addsub_reg[10]\(0),
      I2 => \exponent_2_reg[0]_0\,
      O => \exponent_2_reg[10]_0\(0)
    );
\exp_addsub[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => exponent_2(10),
      I1 => \exp_addsub_reg[10]\(10),
      I2 => \exponent_2_reg[0]_0\,
      O => \exponent_2_reg[10]_0\(10)
    );
\exp_addsub[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => exponent_2(1),
      I1 => \exp_addsub_reg[10]\(1),
      I2 => \exponent_2_reg[0]_0\,
      O => \exponent_2_reg[10]_0\(1)
    );
\exp_addsub[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => exponent_2(2),
      I1 => \exp_addsub_reg[10]\(2),
      I2 => \exponent_2_reg[0]_0\,
      O => \exponent_2_reg[10]_0\(2)
    );
\exp_addsub[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => exponent_2(3),
      I1 => \exp_addsub_reg[10]\(3),
      I2 => \exponent_2_reg[0]_0\,
      O => \exponent_2_reg[10]_0\(3)
    );
\exp_addsub[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => exponent_2(4),
      I1 => \exp_addsub_reg[10]\(4),
      I2 => \exponent_2_reg[0]_0\,
      O => \exponent_2_reg[10]_0\(4)
    );
\exp_addsub[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => exponent_2(5),
      I1 => \exp_addsub_reg[10]\(5),
      I2 => \exponent_2_reg[0]_0\,
      O => \exponent_2_reg[10]_0\(5)
    );
\exp_addsub[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => exponent_2(6),
      I1 => \exp_addsub_reg[10]\(6),
      I2 => \exponent_2_reg[0]_0\,
      O => \exponent_2_reg[10]_0\(6)
    );
\exp_addsub[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => exponent_2(7),
      I1 => \exp_addsub_reg[10]\(7),
      I2 => \exponent_2_reg[0]_0\,
      O => \exponent_2_reg[10]_0\(7)
    );
\exp_addsub[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => exponent_2(8),
      I1 => \exp_addsub_reg[10]\(8),
      I2 => \exponent_2_reg[0]_0\,
      O => \exponent_2_reg[10]_0\(8)
    );
\exp_addsub[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => exponent_2(9),
      I1 => \exp_addsub_reg[10]\(9),
      I2 => \exponent_2_reg[0]_0\,
      O => \exponent_2_reg[10]_0\(9)
    );
\exponent[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => exponent_large(0),
      I1 => sum_overflow,
      O => \exponent[3]_i_2_n_0\
    );
\exponent_2[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \exponent_reg_n_0_[0]\,
      I1 => denorm_to_norm,
      O => \exponent_2[3]_i_2_n_0\
    );
\exponent_2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \exponent_2_reg[3]_i_1_n_7\,
      Q => exponent_2(0),
      R => rst
    );
\exponent_2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \exponent_2_reg[10]_i_1_n_5\,
      Q => exponent_2(10),
      R => rst
    );
\exponent_2_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \exponent_2_reg[7]_i_1_n_0\,
      CO(3 downto 2) => \NLW_exponent_2_reg[10]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \exponent_2_reg[10]_i_1_n_2\,
      CO(0) => \exponent_2_reg[10]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_exponent_2_reg[10]_i_1_O_UNCONNECTED\(3),
      O(2) => \exponent_2_reg[10]_i_1_n_5\,
      O(1) => \exponent_2_reg[10]_i_1_n_6\,
      O(0) => \exponent_2_reg[10]_i_1_n_7\,
      S(3) => '0',
      S(2) => \exponent_reg_n_0_[10]\,
      S(1) => \exponent_reg_n_0_[9]\,
      S(0) => \exponent_reg_n_0_[8]\
    );
\exponent_2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \exponent_2_reg[3]_i_1_n_6\,
      Q => exponent_2(1),
      R => rst
    );
\exponent_2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \exponent_2_reg[3]_i_1_n_5\,
      Q => exponent_2(2),
      R => rst
    );
\exponent_2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \exponent_2_reg[3]_i_1_n_4\,
      Q => exponent_2(3),
      R => rst
    );
\exponent_2_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \exponent_2_reg[3]_i_1_n_0\,
      CO(2) => \exponent_2_reg[3]_i_1_n_1\,
      CO(1) => \exponent_2_reg[3]_i_1_n_2\,
      CO(0) => \exponent_2_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \exponent_reg_n_0_[0]\,
      O(3) => \exponent_2_reg[3]_i_1_n_4\,
      O(2) => \exponent_2_reg[3]_i_1_n_5\,
      O(1) => \exponent_2_reg[3]_i_1_n_6\,
      O(0) => \exponent_2_reg[3]_i_1_n_7\,
      S(3) => \exponent_reg_n_0_[3]\,
      S(2) => \exponent_reg_n_0_[2]\,
      S(1) => \exponent_reg_n_0_[1]\,
      S(0) => \exponent_2[3]_i_2_n_0\
    );
\exponent_2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \exponent_2_reg[7]_i_1_n_7\,
      Q => exponent_2(4),
      R => rst
    );
\exponent_2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \exponent_2_reg[7]_i_1_n_6\,
      Q => exponent_2(5),
      R => rst
    );
\exponent_2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \exponent_2_reg[7]_i_1_n_5\,
      Q => exponent_2(6),
      R => rst
    );
\exponent_2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \exponent_2_reg[7]_i_1_n_4\,
      Q => exponent_2(7),
      R => rst
    );
\exponent_2_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \exponent_2_reg[3]_i_1_n_0\,
      CO(3) => \exponent_2_reg[7]_i_1_n_0\,
      CO(2) => \exponent_2_reg[7]_i_1_n_1\,
      CO(1) => \exponent_2_reg[7]_i_1_n_2\,
      CO(0) => \exponent_2_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \exponent_2_reg[7]_i_1_n_4\,
      O(2) => \exponent_2_reg[7]_i_1_n_5\,
      O(1) => \exponent_2_reg[7]_i_1_n_6\,
      O(0) => \exponent_2_reg[7]_i_1_n_7\,
      S(3) => \exponent_reg_n_0_[7]\,
      S(2) => \exponent_reg_n_0_[6]\,
      S(1) => \exponent_reg_n_0_[5]\,
      S(0) => \exponent_reg_n_0_[4]\
    );
\exponent_2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \exponent_2_reg[10]_i_1_n_7\,
      Q => exponent_2(8),
      R => rst
    );
\exponent_2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \exponent_2_reg[10]_i_1_n_6\,
      Q => exponent_2(9),
      R => rst
    );
\exponent_a_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => Q(52),
      Q => exponent_a(0),
      R => rst
    );
\exponent_a_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => Q(62),
      Q => exponent_a(10),
      R => rst
    );
\exponent_a_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => Q(53),
      Q => exponent_a(1),
      R => rst
    );
\exponent_a_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => Q(54),
      Q => exponent_a(2),
      R => rst
    );
\exponent_a_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => Q(55),
      Q => exponent_a(3),
      R => rst
    );
\exponent_a_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => Q(56),
      Q => exponent_a(4),
      R => rst
    );
\exponent_a_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => Q(57),
      Q => exponent_a(5),
      R => rst
    );
\exponent_a_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => Q(58),
      Q => exponent_a(6),
      R => rst
    );
\exponent_a_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => Q(59),
      Q => exponent_a(7),
      R => rst
    );
\exponent_a_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => Q(60),
      Q => exponent_a(8),
      R => rst
    );
\exponent_a_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => Q(61),
      Q => exponent_a(9),
      R => rst
    );
\exponent_b_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \exponent_b_reg[10]_0\(52),
      Q => exponent_b(0),
      R => rst
    );
\exponent_b_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \exponent_b_reg[10]_0\(62),
      Q => exponent_b(10),
      R => rst
    );
\exponent_b_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \exponent_b_reg[10]_0\(53),
      Q => exponent_b(1),
      R => rst
    );
\exponent_b_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \exponent_b_reg[10]_0\(54),
      Q => exponent_b(2),
      R => rst
    );
\exponent_b_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \exponent_b_reg[10]_0\(55),
      Q => exponent_b(3),
      R => rst
    );
\exponent_b_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \exponent_b_reg[10]_0\(56),
      Q => exponent_b(4),
      R => rst
    );
\exponent_b_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \exponent_b_reg[10]_0\(57),
      Q => exponent_b(5),
      R => rst
    );
\exponent_b_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \exponent_b_reg[10]_0\(58),
      Q => exponent_b(6),
      R => rst
    );
\exponent_b_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \exponent_b_reg[10]_0\(59),
      Q => exponent_b(7),
      R => rst
    );
\exponent_b_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \exponent_b_reg[10]_0\(60),
      Q => exponent_b(8),
      R => rst
    );
\exponent_b_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \exponent_b_reg[10]_0\(61),
      Q => exponent_b(9),
      R => rst
    );
\exponent_diff[10]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => exponent_large(10),
      I1 => exponent_small(10),
      O => \exponent_diff[10]_i_2_n_0\
    );
\exponent_diff[10]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => exponent_large(9),
      I1 => exponent_small(9),
      O => \exponent_diff[10]_i_3_n_0\
    );
\exponent_diff[10]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => exponent_large(8),
      I1 => exponent_small(8),
      O => \exponent_diff[10]_i_4_n_0\
    );
\exponent_diff[3]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => exponent_small(0),
      O => \exponent_diff[3]_i_2_n_0\
    );
\exponent_diff[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => exponent_large(3),
      I1 => exponent_small(3),
      O => \exponent_diff[3]_i_3_n_0\
    );
\exponent_diff[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => exponent_large(2),
      I1 => exponent_small(2),
      O => \exponent_diff[3]_i_4_n_0\
    );
\exponent_diff[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => exponent_large(1),
      I1 => exponent_small(1),
      O => \exponent_diff[3]_i_5_n_0\
    );
\exponent_diff[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => exponent_large(0),
      I1 => large_norm_small_denorm,
      O => \exponent_diff[3]_i_6_n_0\
    );
\exponent_diff[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => exponent_large(7),
      I1 => exponent_small(7),
      O => \exponent_diff[7]_i_2_n_0\
    );
\exponent_diff[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => exponent_large(6),
      I1 => exponent_small(6),
      O => \exponent_diff[7]_i_3_n_0\
    );
\exponent_diff[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => exponent_large(5),
      I1 => exponent_small(5),
      O => \exponent_diff[7]_i_4_n_0\
    );
\exponent_diff[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => exponent_large(4),
      I1 => exponent_small(4),
      O => \exponent_diff[7]_i_5_n_0\
    );
\exponent_diff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => minusOp(0),
      Q => exponent_diff(0),
      R => rst
    );
\exponent_diff_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => minusOp(10),
      Q => exponent_diff(10),
      R => rst
    );
\exponent_diff_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \exponent_diff_reg[7]_i_1_n_0\,
      CO(3 downto 2) => \NLW_exponent_diff_reg[10]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \exponent_diff_reg[10]_i_1_n_2\,
      CO(0) => \exponent_diff_reg[10]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => exponent_large(9 downto 8),
      O(3) => \NLW_exponent_diff_reg[10]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => minusOp(10 downto 8),
      S(3) => '0',
      S(2) => \exponent_diff[10]_i_2_n_0\,
      S(1) => \exponent_diff[10]_i_3_n_0\,
      S(0) => \exponent_diff[10]_i_4_n_0\
    );
\exponent_diff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => minusOp(1),
      Q => exponent_diff(1),
      R => rst
    );
\exponent_diff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => minusOp(2),
      Q => exponent_diff(2),
      R => rst
    );
\exponent_diff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => minusOp(3),
      Q => exponent_diff(3),
      R => rst
    );
\exponent_diff_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \exponent_diff_reg[3]_i_1_n_0\,
      CO(2) => \exponent_diff_reg[3]_i_1_n_1\,
      CO(1) => \exponent_diff_reg[3]_i_1_n_2\,
      CO(0) => \exponent_diff_reg[3]_i_1_n_3\,
      CYINIT => \exponent_diff[3]_i_2_n_0\,
      DI(3 downto 0) => exponent_large(3 downto 0),
      O(3 downto 0) => minusOp(3 downto 0),
      S(3) => \exponent_diff[3]_i_3_n_0\,
      S(2) => \exponent_diff[3]_i_4_n_0\,
      S(1) => \exponent_diff[3]_i_5_n_0\,
      S(0) => \exponent_diff[3]_i_6_n_0\
    );
\exponent_diff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => minusOp(4),
      Q => exponent_diff(4),
      R => rst
    );
\exponent_diff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => minusOp(5),
      Q => exponent_diff(5),
      R => rst
    );
\exponent_diff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => minusOp(6),
      Q => exponent_diff(6),
      R => rst
    );
\exponent_diff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => minusOp(7),
      Q => exponent_diff(7),
      R => rst
    );
\exponent_diff_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \exponent_diff_reg[3]_i_1_n_0\,
      CO(3) => \exponent_diff_reg[7]_i_1_n_0\,
      CO(2) => \exponent_diff_reg[7]_i_1_n_1\,
      CO(1) => \exponent_diff_reg[7]_i_1_n_2\,
      CO(0) => \exponent_diff_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => exponent_large(7 downto 4),
      O(3 downto 0) => minusOp(7 downto 4),
      S(3) => \exponent_diff[7]_i_2_n_0\,
      S(2) => \exponent_diff[7]_i_3_n_0\,
      S(1) => \exponent_diff[7]_i_4_n_0\,
      S(0) => \exponent_diff[7]_i_5_n_0\
    );
\exponent_diff_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => minusOp(8),
      Q => exponent_diff(8),
      R => rst
    );
\exponent_diff_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => minusOp(9),
      Q => exponent_diff(9),
      R => rst
    );
\exponent_large[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => exponent_a(0),
      I1 => exponent_b(0),
      I2 => gtOp,
      O => \exponent_large[0]_i_1_n_0\
    );
\exponent_large[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => exponent_a(10),
      I1 => exponent_b(10),
      I2 => gtOp,
      O => \exponent_large[10]_i_1_n_0\
    );
\exponent_large[10]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => exponent_a(2),
      I1 => exponent_b(2),
      I2 => exponent_b(3),
      I3 => exponent_a(3),
      O => \exponent_large[10]_i_10_n_0\
    );
\exponent_large[10]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => exponent_a(0),
      I1 => exponent_b(0),
      I2 => exponent_b(1),
      I3 => exponent_a(1),
      O => \exponent_large[10]_i_11_n_0\
    );
\exponent_large[10]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => exponent_a(6),
      I1 => exponent_b(6),
      I2 => exponent_a(7),
      I3 => exponent_b(7),
      O => \exponent_large[10]_i_12_n_0\
    );
\exponent_large[10]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => exponent_a(4),
      I1 => exponent_b(4),
      I2 => exponent_a(5),
      I3 => exponent_b(5),
      O => \exponent_large[10]_i_13_n_0\
    );
\exponent_large[10]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => exponent_a(2),
      I1 => exponent_b(2),
      I2 => exponent_a(3),
      I3 => exponent_b(3),
      O => \exponent_large[10]_i_14_n_0\
    );
\exponent_large[10]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => exponent_a(0),
      I1 => exponent_b(0),
      I2 => exponent_a(1),
      I3 => exponent_b(1),
      O => \exponent_large[10]_i_15_n_0\
    );
\exponent_large[10]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => exponent_a(10),
      I1 => exponent_b(10),
      O => \exponent_large[10]_i_4_n_0\
    );
\exponent_large[10]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => exponent_a(8),
      I1 => exponent_b(8),
      I2 => exponent_b(9),
      I3 => exponent_a(9),
      O => \exponent_large[10]_i_5_n_0\
    );
\exponent_large[10]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => exponent_b(10),
      I1 => exponent_a(10),
      O => \exponent_large[10]_i_6_n_0\
    );
\exponent_large[10]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => exponent_a(8),
      I1 => exponent_b(8),
      I2 => exponent_a(9),
      I3 => exponent_b(9),
      O => \exponent_large[10]_i_7_n_0\
    );
\exponent_large[10]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => exponent_a(6),
      I1 => exponent_b(6),
      I2 => exponent_b(7),
      I3 => exponent_a(7),
      O => \exponent_large[10]_i_8_n_0\
    );
\exponent_large[10]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => exponent_a(4),
      I1 => exponent_b(4),
      I2 => exponent_b(5),
      I3 => exponent_a(5),
      O => \exponent_large[10]_i_9_n_0\
    );
\exponent_large[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => exponent_a(1),
      I1 => exponent_b(1),
      I2 => gtOp,
      O => \exponent_large[1]_i_1_n_0\
    );
\exponent_large[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => exponent_a(2),
      I1 => exponent_b(2),
      I2 => gtOp,
      O => \exponent_large[2]_i_1_n_0\
    );
\exponent_large[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => exponent_a(3),
      I1 => exponent_b(3),
      I2 => gtOp,
      O => \exponent_large[3]_i_1_n_0\
    );
\exponent_large[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => exponent_a(4),
      I1 => exponent_b(4),
      I2 => gtOp,
      O => \exponent_large[4]_i_1_n_0\
    );
\exponent_large[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => exponent_a(5),
      I1 => exponent_b(5),
      I2 => gtOp,
      O => \exponent_large[5]_i_1_n_0\
    );
\exponent_large[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => exponent_a(6),
      I1 => exponent_b(6),
      I2 => gtOp,
      O => \exponent_large[6]_i_1_n_0\
    );
\exponent_large[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => exponent_a(7),
      I1 => exponent_b(7),
      I2 => gtOp,
      O => \exponent_large[7]_i_1_n_0\
    );
\exponent_large[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => exponent_a(8),
      I1 => exponent_b(8),
      I2 => gtOp,
      O => \exponent_large[8]_i_1_n_0\
    );
\exponent_large[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => exponent_a(9),
      I1 => exponent_b(9),
      I2 => gtOp,
      O => \exponent_large[9]_i_1_n_0\
    );
\exponent_large_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \exponent_large[0]_i_1_n_0\,
      Q => exponent_large(0),
      R => rst
    );
\exponent_large_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \exponent_large[10]_i_1_n_0\,
      Q => exponent_large(10),
      R => rst
    );
\exponent_large_reg[10]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \exponent_large_reg[10]_i_3_n_0\,
      CO(3 downto 2) => \NLW_exponent_large_reg[10]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => gtOp,
      CO(0) => \exponent_large_reg[10]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \exponent_large[10]_i_4_n_0\,
      DI(0) => \exponent_large[10]_i_5_n_0\,
      O(3 downto 0) => \NLW_exponent_large_reg[10]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \exponent_large[10]_i_6_n_0\,
      S(0) => \exponent_large[10]_i_7_n_0\
    );
\exponent_large_reg[10]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \exponent_large_reg[10]_i_3_n_0\,
      CO(2) => \exponent_large_reg[10]_i_3_n_1\,
      CO(1) => \exponent_large_reg[10]_i_3_n_2\,
      CO(0) => \exponent_large_reg[10]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \exponent_large[10]_i_8_n_0\,
      DI(2) => \exponent_large[10]_i_9_n_0\,
      DI(1) => \exponent_large[10]_i_10_n_0\,
      DI(0) => \exponent_large[10]_i_11_n_0\,
      O(3 downto 0) => \NLW_exponent_large_reg[10]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \exponent_large[10]_i_12_n_0\,
      S(2) => \exponent_large[10]_i_13_n_0\,
      S(1) => \exponent_large[10]_i_14_n_0\,
      S(0) => \exponent_large[10]_i_15_n_0\
    );
\exponent_large_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \exponent_large[1]_i_1_n_0\,
      Q => exponent_large(1),
      R => rst
    );
\exponent_large_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \exponent_large[2]_i_1_n_0\,
      Q => exponent_large(2),
      R => rst
    );
\exponent_large_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \exponent_large[3]_i_1_n_0\,
      Q => exponent_large(3),
      R => rst
    );
\exponent_large_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \exponent_large[4]_i_1_n_0\,
      Q => exponent_large(4),
      R => rst
    );
\exponent_large_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \exponent_large[5]_i_1_n_0\,
      Q => exponent_large(5),
      R => rst
    );
\exponent_large_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \exponent_large[6]_i_1_n_0\,
      Q => exponent_large(6),
      R => rst
    );
\exponent_large_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \exponent_large[7]_i_1_n_0\,
      Q => exponent_large(7),
      R => rst
    );
\exponent_large_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \exponent_large[8]_i_1_n_0\,
      Q => exponent_large(8),
      R => rst
    );
\exponent_large_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \exponent_large[9]_i_1_n_0\,
      Q => exponent_large(9),
      R => rst
    );
\exponent_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => exponent(0),
      Q => \exponent_reg_n_0_[0]\,
      R => rst
    );
\exponent_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => exponent(10),
      Q => \exponent_reg_n_0_[10]\,
      R => rst
    );
\exponent_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \exponent_reg[7]_i_1_n_0\,
      CO(3 downto 2) => \NLW_exponent_reg[10]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \exponent_reg[10]_i_1_n_2\,
      CO(0) => \exponent_reg[10]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_exponent_reg[10]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => exponent(10 downto 8),
      S(3) => '0',
      S(2 downto 0) => exponent_large(10 downto 8)
    );
\exponent_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => exponent(1),
      Q => \exponent_reg_n_0_[1]\,
      R => rst
    );
\exponent_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => exponent(2),
      Q => \exponent_reg_n_0_[2]\,
      R => rst
    );
\exponent_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => exponent(3),
      Q => \exponent_reg_n_0_[3]\,
      R => rst
    );
\exponent_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \exponent_reg[3]_i_1_n_0\,
      CO(2) => \exponent_reg[3]_i_1_n_1\,
      CO(1) => \exponent_reg[3]_i_1_n_2\,
      CO(0) => \exponent_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => exponent_large(0),
      O(3 downto 0) => exponent(3 downto 0),
      S(3 downto 1) => exponent_large(3 downto 1),
      S(0) => \exponent[3]_i_2_n_0\
    );
\exponent_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => exponent(4),
      Q => \exponent_reg_n_0_[4]\,
      R => rst
    );
\exponent_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => exponent(5),
      Q => \exponent_reg_n_0_[5]\,
      R => rst
    );
\exponent_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => exponent(6),
      Q => \exponent_reg_n_0_[6]\,
      R => rst
    );
\exponent_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => exponent(7),
      Q => \exponent_reg_n_0_[7]\,
      R => rst
    );
\exponent_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \exponent_reg[3]_i_1_n_0\,
      CO(3) => \exponent_reg[7]_i_1_n_0\,
      CO(2) => \exponent_reg[7]_i_1_n_1\,
      CO(1) => \exponent_reg[7]_i_1_n_2\,
      CO(0) => \exponent_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => exponent(7 downto 4),
      S(3 downto 0) => exponent_large(7 downto 4)
    );
\exponent_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => exponent(8),
      Q => \exponent_reg_n_0_[8]\,
      R => rst
    );
\exponent_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => exponent(9),
      Q => \exponent_reg_n_0_[9]\,
      R => rst
    );
\exponent_small[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => exponent_b(0),
      I1 => exponent_a(0),
      I2 => gtOp,
      O => \exponent_small[0]_i_1_n_0\
    );
\exponent_small[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => exponent_b(10),
      I1 => exponent_a(10),
      I2 => gtOp,
      O => \exponent_small[10]_i_1_n_0\
    );
\exponent_small[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => exponent_b(1),
      I1 => exponent_a(1),
      I2 => gtOp,
      O => \exponent_small[1]_i_1_n_0\
    );
\exponent_small[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => exponent_b(2),
      I1 => exponent_a(2),
      I2 => gtOp,
      O => \exponent_small[2]_i_1_n_0\
    );
\exponent_small[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => exponent_b(3),
      I1 => exponent_a(3),
      I2 => gtOp,
      O => \exponent_small[3]_i_1_n_0\
    );
\exponent_small[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => exponent_b(4),
      I1 => exponent_a(4),
      I2 => gtOp,
      O => \exponent_small[4]_i_1_n_0\
    );
\exponent_small[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => exponent_b(5),
      I1 => exponent_a(5),
      I2 => gtOp,
      O => \exponent_small[5]_i_1_n_0\
    );
\exponent_small[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => exponent_b(6),
      I1 => exponent_a(6),
      I2 => gtOp,
      O => \exponent_small[6]_i_1_n_0\
    );
\exponent_small[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => exponent_b(7),
      I1 => exponent_a(7),
      I2 => gtOp,
      O => \exponent_small[7]_i_1_n_0\
    );
\exponent_small[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => exponent_b(8),
      I1 => exponent_a(8),
      I2 => gtOp,
      O => \exponent_small[8]_i_1_n_0\
    );
\exponent_small[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => exponent_b(9),
      I1 => exponent_a(9),
      I2 => gtOp,
      O => \exponent_small[9]_i_1_n_0\
    );
\exponent_small_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \exponent_small[0]_i_1_n_0\,
      Q => exponent_small(0),
      R => rst
    );
\exponent_small_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \exponent_small[10]_i_1_n_0\,
      Q => exponent_small(10),
      R => rst
    );
\exponent_small_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \exponent_small[1]_i_1_n_0\,
      Q => exponent_small(1),
      R => rst
    );
\exponent_small_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \exponent_small[2]_i_1_n_0\,
      Q => exponent_small(2),
      R => rst
    );
\exponent_small_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \exponent_small[3]_i_1_n_0\,
      Q => exponent_small(3),
      R => rst
    );
\exponent_small_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \exponent_small[4]_i_1_n_0\,
      Q => exponent_small(4),
      R => rst
    );
\exponent_small_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \exponent_small[5]_i_1_n_0\,
      Q => exponent_small(5),
      R => rst
    );
\exponent_small_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \exponent_small[6]_i_1_n_0\,
      Q => exponent_small(6),
      R => rst
    );
\exponent_small_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \exponent_small[7]_i_1_n_0\,
      Q => exponent_small(7),
      R => rst
    );
\exponent_small_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \exponent_small[8]_i_1_n_0\,
      Q => exponent_small(8),
      R => rst
    );
\exponent_small_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \exponent_small[9]_i_1_n_0\,
      Q => exponent_small(9),
      R => rst
    );
\large_add[54]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => large_is_denorm_reg_n_0,
      O => p_0_out(54)
    );
\large_add_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => mantissa_large(8),
      Q => large_add(10),
      R => rst
    );
\large_add_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => mantissa_large(9),
      Q => large_add(11),
      R => rst
    );
\large_add_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => mantissa_large(10),
      Q => large_add(12),
      R => rst
    );
\large_add_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => mantissa_large(11),
      Q => large_add(13),
      R => rst
    );
\large_add_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => mantissa_large(12),
      Q => large_add(14),
      R => rst
    );
\large_add_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => mantissa_large(13),
      Q => large_add(15),
      R => rst
    );
\large_add_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => mantissa_large(14),
      Q => large_add(16),
      R => rst
    );
\large_add_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => mantissa_large(15),
      Q => large_add(17),
      R => rst
    );
\large_add_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => mantissa_large(16),
      Q => large_add(18),
      R => rst
    );
\large_add_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => mantissa_large(17),
      Q => large_add(19),
      R => rst
    );
\large_add_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => mantissa_large(18),
      Q => large_add(20),
      R => rst
    );
\large_add_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => mantissa_large(19),
      Q => large_add(21),
      R => rst
    );
\large_add_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => mantissa_large(20),
      Q => large_add(22),
      R => rst
    );
\large_add_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => mantissa_large(21),
      Q => large_add(23),
      R => rst
    );
\large_add_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => mantissa_large(22),
      Q => large_add(24),
      R => rst
    );
\large_add_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => mantissa_large(23),
      Q => large_add(25),
      R => rst
    );
\large_add_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => mantissa_large(24),
      Q => large_add(26),
      R => rst
    );
\large_add_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => mantissa_large(25),
      Q => large_add(27),
      R => rst
    );
\large_add_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => mantissa_large(26),
      Q => large_add(28),
      R => rst
    );
\large_add_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => mantissa_large(27),
      Q => large_add(29),
      R => rst
    );
\large_add_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => mantissa_large(0),
      Q => large_add(2),
      R => rst
    );
\large_add_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => mantissa_large(28),
      Q => large_add(30),
      R => rst
    );
\large_add_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => mantissa_large(29),
      Q => large_add(31),
      R => rst
    );
\large_add_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => mantissa_large(30),
      Q => large_add(32),
      R => rst
    );
\large_add_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => mantissa_large(31),
      Q => large_add(33),
      R => rst
    );
\large_add_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => mantissa_large(32),
      Q => large_add(34),
      R => rst
    );
\large_add_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => mantissa_large(33),
      Q => large_add(35),
      R => rst
    );
\large_add_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => mantissa_large(34),
      Q => large_add(36),
      R => rst
    );
\large_add_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => mantissa_large(35),
      Q => large_add(37),
      R => rst
    );
\large_add_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => mantissa_large(36),
      Q => large_add(38),
      R => rst
    );
\large_add_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => mantissa_large(37),
      Q => large_add(39),
      R => rst
    );
\large_add_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => mantissa_large(1),
      Q => large_add(3),
      R => rst
    );
\large_add_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => mantissa_large(38),
      Q => large_add(40),
      R => rst
    );
\large_add_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => mantissa_large(39),
      Q => large_add(41),
      R => rst
    );
\large_add_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => mantissa_large(40),
      Q => large_add(42),
      R => rst
    );
\large_add_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => mantissa_large(41),
      Q => large_add(43),
      R => rst
    );
\large_add_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => mantissa_large(42),
      Q => large_add(44),
      R => rst
    );
\large_add_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => mantissa_large(43),
      Q => large_add(45),
      R => rst
    );
\large_add_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => mantissa_large(44),
      Q => large_add(46),
      R => rst
    );
\large_add_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => mantissa_large(45),
      Q => large_add(47),
      R => rst
    );
\large_add_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => mantissa_large(46),
      Q => large_add(48),
      R => rst
    );
\large_add_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => mantissa_large(47),
      Q => large_add(49),
      R => rst
    );
\large_add_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => mantissa_large(2),
      Q => large_add(4),
      R => rst
    );
\large_add_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => mantissa_large(48),
      Q => large_add(50),
      R => rst
    );
\large_add_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => mantissa_large(49),
      Q => large_add(51),
      R => rst
    );
\large_add_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => mantissa_large(50),
      Q => large_add(52),
      R => rst
    );
\large_add_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => mantissa_large(51),
      Q => large_add(53),
      R => rst
    );
\large_add_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => p_0_out(54),
      Q => large_add(54),
      R => rst
    );
\large_add_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => mantissa_large(3),
      Q => large_add(5),
      R => rst
    );
\large_add_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => mantissa_large(4),
      Q => large_add(6),
      R => rst
    );
\large_add_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => mantissa_large(5),
      Q => large_add(7),
      R => rst
    );
\large_add_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => mantissa_large(6),
      Q => large_add(8),
      R => rst
    );
\large_add_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => mantissa_large(7),
      Q => large_add(9),
      R => rst
    );
large_is_denorm_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5404040404040404"
    )
        port map (
      I0 => rst,
      I1 => large_is_denorm_reg_n_0,
      I2 => \exponent_2_reg[0]_0\,
      I3 => large_is_denorm_i_2_n_0,
      I4 => large_is_denorm_i_3_n_0,
      I5 => large_is_denorm_i_4_n_0,
      O => large_is_denorm_i_1_n_0
    );
large_is_denorm_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => exponent_large(6),
      I1 => exponent_large(5),
      I2 => exponent_large(4),
      I3 => exponent_large(3),
      O => large_is_denorm_i_2_n_0
    );
large_is_denorm_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => exponent_large(10),
      I1 => exponent_large(9),
      I2 => exponent_large(8),
      I3 => exponent_large(7),
      O => large_is_denorm_i_3_n_0
    );
large_is_denorm_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => exponent_large(2),
      I1 => exponent_large(1),
      I2 => exponent_large(0),
      O => large_is_denorm_i_4_n_0
    );
large_is_denorm_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => large_is_denorm_i_1_n_0,
      Q => large_is_denorm_reg_n_0,
      R => '0'
    );
\large_norm_small_denorm[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => small_is_denorm_reg_n_0,
      I1 => large_is_denorm_reg_n_0,
      O => large_norm_small_denorm0
    );
\large_norm_small_denorm_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => large_norm_small_denorm0,
      Q => large_norm_small_denorm,
      R => rst
    );
\mantissa_a_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => Q(0),
      Q => mantissa_a(0),
      R => rst
    );
\mantissa_a_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => Q(10),
      Q => mantissa_a(10),
      R => rst
    );
\mantissa_a_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => Q(11),
      Q => mantissa_a(11),
      R => rst
    );
\mantissa_a_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => Q(12),
      Q => mantissa_a(12),
      R => rst
    );
\mantissa_a_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => Q(13),
      Q => mantissa_a(13),
      R => rst
    );
\mantissa_a_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => Q(14),
      Q => mantissa_a(14),
      R => rst
    );
\mantissa_a_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => Q(15),
      Q => mantissa_a(15),
      R => rst
    );
\mantissa_a_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => Q(16),
      Q => mantissa_a(16),
      R => rst
    );
\mantissa_a_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => Q(17),
      Q => mantissa_a(17),
      R => rst
    );
\mantissa_a_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => Q(18),
      Q => mantissa_a(18),
      R => rst
    );
\mantissa_a_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => Q(19),
      Q => mantissa_a(19),
      R => rst
    );
\mantissa_a_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => Q(1),
      Q => mantissa_a(1),
      R => rst
    );
\mantissa_a_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => Q(20),
      Q => mantissa_a(20),
      R => rst
    );
\mantissa_a_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => Q(21),
      Q => mantissa_a(21),
      R => rst
    );
\mantissa_a_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => Q(22),
      Q => mantissa_a(22),
      R => rst
    );
\mantissa_a_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => Q(23),
      Q => mantissa_a(23),
      R => rst
    );
\mantissa_a_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => Q(24),
      Q => mantissa_a(24),
      R => rst
    );
\mantissa_a_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => Q(25),
      Q => mantissa_a(25),
      R => rst
    );
\mantissa_a_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => Q(26),
      Q => mantissa_a(26),
      R => rst
    );
\mantissa_a_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => Q(27),
      Q => mantissa_a(27),
      R => rst
    );
\mantissa_a_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => Q(28),
      Q => mantissa_a(28),
      R => rst
    );
\mantissa_a_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => Q(29),
      Q => mantissa_a(29),
      R => rst
    );
\mantissa_a_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => Q(2),
      Q => mantissa_a(2),
      R => rst
    );
\mantissa_a_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => Q(30),
      Q => mantissa_a(30),
      R => rst
    );
\mantissa_a_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => Q(31),
      Q => mantissa_a(31),
      R => rst
    );
\mantissa_a_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => Q(32),
      Q => mantissa_a(32),
      R => rst
    );
\mantissa_a_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => Q(33),
      Q => mantissa_a(33),
      R => rst
    );
\mantissa_a_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => Q(34),
      Q => mantissa_a(34),
      R => rst
    );
\mantissa_a_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => Q(35),
      Q => mantissa_a(35),
      R => rst
    );
\mantissa_a_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => Q(36),
      Q => mantissa_a(36),
      R => rst
    );
\mantissa_a_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => Q(37),
      Q => mantissa_a(37),
      R => rst
    );
\mantissa_a_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => Q(38),
      Q => mantissa_a(38),
      R => rst
    );
\mantissa_a_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => Q(39),
      Q => mantissa_a(39),
      R => rst
    );
\mantissa_a_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => Q(3),
      Q => mantissa_a(3),
      R => rst
    );
\mantissa_a_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => Q(40),
      Q => mantissa_a(40),
      R => rst
    );
\mantissa_a_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => Q(41),
      Q => mantissa_a(41),
      R => rst
    );
\mantissa_a_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => Q(42),
      Q => mantissa_a(42),
      R => rst
    );
\mantissa_a_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => Q(43),
      Q => mantissa_a(43),
      R => rst
    );
\mantissa_a_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => Q(44),
      Q => mantissa_a(44),
      R => rst
    );
\mantissa_a_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => Q(45),
      Q => mantissa_a(45),
      R => rst
    );
\mantissa_a_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => Q(46),
      Q => mantissa_a(46),
      R => rst
    );
\mantissa_a_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => Q(47),
      Q => mantissa_a(47),
      R => rst
    );
\mantissa_a_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => Q(48),
      Q => mantissa_a(48),
      R => rst
    );
\mantissa_a_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => Q(49),
      Q => mantissa_a(49),
      R => rst
    );
\mantissa_a_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => Q(4),
      Q => mantissa_a(4),
      R => rst
    );
\mantissa_a_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => Q(50),
      Q => mantissa_a(50),
      R => rst
    );
\mantissa_a_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => Q(51),
      Q => mantissa_a(51),
      R => rst
    );
\mantissa_a_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => Q(5),
      Q => mantissa_a(5),
      R => rst
    );
\mantissa_a_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => Q(6),
      Q => mantissa_a(6),
      R => rst
    );
\mantissa_a_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => Q(7),
      Q => mantissa_a(7),
      R => rst
    );
\mantissa_a_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => Q(8),
      Q => mantissa_a(8),
      R => rst
    );
\mantissa_a_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => Q(9),
      Q => mantissa_a(9),
      R => rst
    );
\mantissa_b_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \exponent_b_reg[10]_0\(0),
      Q => mantissa_b(0),
      R => rst
    );
\mantissa_b_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \exponent_b_reg[10]_0\(10),
      Q => mantissa_b(10),
      R => rst
    );
\mantissa_b_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \exponent_b_reg[10]_0\(11),
      Q => mantissa_b(11),
      R => rst
    );
\mantissa_b_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \exponent_b_reg[10]_0\(12),
      Q => mantissa_b(12),
      R => rst
    );
\mantissa_b_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \exponent_b_reg[10]_0\(13),
      Q => mantissa_b(13),
      R => rst
    );
\mantissa_b_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \exponent_b_reg[10]_0\(14),
      Q => mantissa_b(14),
      R => rst
    );
\mantissa_b_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \exponent_b_reg[10]_0\(15),
      Q => mantissa_b(15),
      R => rst
    );
\mantissa_b_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \exponent_b_reg[10]_0\(16),
      Q => mantissa_b(16),
      R => rst
    );
\mantissa_b_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \exponent_b_reg[10]_0\(17),
      Q => mantissa_b(17),
      R => rst
    );
\mantissa_b_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \exponent_b_reg[10]_0\(18),
      Q => mantissa_b(18),
      R => rst
    );
\mantissa_b_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \exponent_b_reg[10]_0\(19),
      Q => mantissa_b(19),
      R => rst
    );
\mantissa_b_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \exponent_b_reg[10]_0\(1),
      Q => mantissa_b(1),
      R => rst
    );
\mantissa_b_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \exponent_b_reg[10]_0\(20),
      Q => mantissa_b(20),
      R => rst
    );
\mantissa_b_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \exponent_b_reg[10]_0\(21),
      Q => mantissa_b(21),
      R => rst
    );
\mantissa_b_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \exponent_b_reg[10]_0\(22),
      Q => mantissa_b(22),
      R => rst
    );
\mantissa_b_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \exponent_b_reg[10]_0\(23),
      Q => mantissa_b(23),
      R => rst
    );
\mantissa_b_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \exponent_b_reg[10]_0\(24),
      Q => mantissa_b(24),
      R => rst
    );
\mantissa_b_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \exponent_b_reg[10]_0\(25),
      Q => mantissa_b(25),
      R => rst
    );
\mantissa_b_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \exponent_b_reg[10]_0\(26),
      Q => mantissa_b(26),
      R => rst
    );
\mantissa_b_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \exponent_b_reg[10]_0\(27),
      Q => mantissa_b(27),
      R => rst
    );
\mantissa_b_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \exponent_b_reg[10]_0\(28),
      Q => mantissa_b(28),
      R => rst
    );
\mantissa_b_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \exponent_b_reg[10]_0\(29),
      Q => mantissa_b(29),
      R => rst
    );
\mantissa_b_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \exponent_b_reg[10]_0\(2),
      Q => mantissa_b(2),
      R => rst
    );
\mantissa_b_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \exponent_b_reg[10]_0\(30),
      Q => mantissa_b(30),
      R => rst
    );
\mantissa_b_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \exponent_b_reg[10]_0\(31),
      Q => mantissa_b(31),
      R => rst
    );
\mantissa_b_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \exponent_b_reg[10]_0\(32),
      Q => mantissa_b(32),
      R => rst
    );
\mantissa_b_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \exponent_b_reg[10]_0\(33),
      Q => mantissa_b(33),
      R => rst
    );
\mantissa_b_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \exponent_b_reg[10]_0\(34),
      Q => mantissa_b(34),
      R => rst
    );
\mantissa_b_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \exponent_b_reg[10]_0\(35),
      Q => mantissa_b(35),
      R => rst
    );
\mantissa_b_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \exponent_b_reg[10]_0\(36),
      Q => mantissa_b(36),
      R => rst
    );
\mantissa_b_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \exponent_b_reg[10]_0\(37),
      Q => mantissa_b(37),
      R => rst
    );
\mantissa_b_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \exponent_b_reg[10]_0\(38),
      Q => mantissa_b(38),
      R => rst
    );
\mantissa_b_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \exponent_b_reg[10]_0\(39),
      Q => mantissa_b(39),
      R => rst
    );
\mantissa_b_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \exponent_b_reg[10]_0\(3),
      Q => mantissa_b(3),
      R => rst
    );
\mantissa_b_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \exponent_b_reg[10]_0\(40),
      Q => mantissa_b(40),
      R => rst
    );
\mantissa_b_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \exponent_b_reg[10]_0\(41),
      Q => mantissa_b(41),
      R => rst
    );
\mantissa_b_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \exponent_b_reg[10]_0\(42),
      Q => mantissa_b(42),
      R => rst
    );
\mantissa_b_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \exponent_b_reg[10]_0\(43),
      Q => mantissa_b(43),
      R => rst
    );
\mantissa_b_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \exponent_b_reg[10]_0\(44),
      Q => mantissa_b(44),
      R => rst
    );
\mantissa_b_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \exponent_b_reg[10]_0\(45),
      Q => mantissa_b(45),
      R => rst
    );
\mantissa_b_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \exponent_b_reg[10]_0\(46),
      Q => mantissa_b(46),
      R => rst
    );
\mantissa_b_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \exponent_b_reg[10]_0\(47),
      Q => mantissa_b(47),
      R => rst
    );
\mantissa_b_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \exponent_b_reg[10]_0\(48),
      Q => mantissa_b(48),
      R => rst
    );
\mantissa_b_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \exponent_b_reg[10]_0\(49),
      Q => mantissa_b(49),
      R => rst
    );
\mantissa_b_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \exponent_b_reg[10]_0\(4),
      Q => mantissa_b(4),
      R => rst
    );
\mantissa_b_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \exponent_b_reg[10]_0\(50),
      Q => mantissa_b(50),
      R => rst
    );
\mantissa_b_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \exponent_b_reg[10]_0\(51),
      Q => mantissa_b(51),
      R => rst
    );
\mantissa_b_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \exponent_b_reg[10]_0\(5),
      Q => mantissa_b(5),
      R => rst
    );
\mantissa_b_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \exponent_b_reg[10]_0\(6),
      Q => mantissa_b(6),
      R => rst
    );
\mantissa_b_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \exponent_b_reg[10]_0\(7),
      Q => mantissa_b(7),
      R => rst
    );
\mantissa_b_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \exponent_b_reg[10]_0\(8),
      Q => mantissa_b(8),
      R => rst
    );
\mantissa_b_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \exponent_b_reg[10]_0\(9),
      Q => mantissa_b(9),
      R => rst
    );
\mantissa_large[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_a(0),
      I1 => mantissa_b(0),
      I2 => gtOp,
      O => \mantissa_large[0]_i_1_n_0\
    );
\mantissa_large[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_a(10),
      I1 => mantissa_b(10),
      I2 => gtOp,
      O => \mantissa_large[10]_i_1_n_0\
    );
\mantissa_large[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_a(11),
      I1 => mantissa_b(11),
      I2 => gtOp,
      O => \mantissa_large[11]_i_1_n_0\
    );
\mantissa_large[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_a(12),
      I1 => mantissa_b(12),
      I2 => gtOp,
      O => \mantissa_large[12]_i_1_n_0\
    );
\mantissa_large[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_a(13),
      I1 => mantissa_b(13),
      I2 => gtOp,
      O => \mantissa_large[13]_i_1_n_0\
    );
\mantissa_large[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_a(14),
      I1 => mantissa_b(14),
      I2 => gtOp,
      O => \mantissa_large[14]_i_1_n_0\
    );
\mantissa_large[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_a(15),
      I1 => mantissa_b(15),
      I2 => gtOp,
      O => \mantissa_large[15]_i_1_n_0\
    );
\mantissa_large[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_a(16),
      I1 => mantissa_b(16),
      I2 => gtOp,
      O => \mantissa_large[16]_i_1_n_0\
    );
\mantissa_large[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_a(17),
      I1 => mantissa_b(17),
      I2 => gtOp,
      O => \mantissa_large[17]_i_1_n_0\
    );
\mantissa_large[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_a(18),
      I1 => mantissa_b(18),
      I2 => gtOp,
      O => \mantissa_large[18]_i_1_n_0\
    );
\mantissa_large[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_a(19),
      I1 => mantissa_b(19),
      I2 => gtOp,
      O => \mantissa_large[19]_i_1_n_0\
    );
\mantissa_large[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_a(1),
      I1 => mantissa_b(1),
      I2 => gtOp,
      O => \mantissa_large[1]_i_1_n_0\
    );
\mantissa_large[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_a(20),
      I1 => mantissa_b(20),
      I2 => gtOp,
      O => \mantissa_large[20]_i_1_n_0\
    );
\mantissa_large[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_a(21),
      I1 => mantissa_b(21),
      I2 => gtOp,
      O => \mantissa_large[21]_i_1_n_0\
    );
\mantissa_large[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_a(22),
      I1 => mantissa_b(22),
      I2 => gtOp,
      O => \mantissa_large[22]_i_1_n_0\
    );
\mantissa_large[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_a(23),
      I1 => mantissa_b(23),
      I2 => gtOp,
      O => \mantissa_large[23]_i_1_n_0\
    );
\mantissa_large[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_a(24),
      I1 => mantissa_b(24),
      I2 => gtOp,
      O => \mantissa_large[24]_i_1_n_0\
    );
\mantissa_large[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_a(25),
      I1 => mantissa_b(25),
      I2 => gtOp,
      O => \mantissa_large[25]_i_1_n_0\
    );
\mantissa_large[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_a(26),
      I1 => mantissa_b(26),
      I2 => gtOp,
      O => \mantissa_large[26]_i_1_n_0\
    );
\mantissa_large[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_a(27),
      I1 => mantissa_b(27),
      I2 => gtOp,
      O => \mantissa_large[27]_i_1_n_0\
    );
\mantissa_large[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_a(28),
      I1 => mantissa_b(28),
      I2 => gtOp,
      O => \mantissa_large[28]_i_1_n_0\
    );
\mantissa_large[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_a(29),
      I1 => mantissa_b(29),
      I2 => gtOp,
      O => \mantissa_large[29]_i_1_n_0\
    );
\mantissa_large[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_a(2),
      I1 => mantissa_b(2),
      I2 => gtOp,
      O => \mantissa_large[2]_i_1_n_0\
    );
\mantissa_large[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_a(30),
      I1 => mantissa_b(30),
      I2 => gtOp,
      O => \mantissa_large[30]_i_1_n_0\
    );
\mantissa_large[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_a(31),
      I1 => mantissa_b(31),
      I2 => gtOp,
      O => \mantissa_large[31]_i_1_n_0\
    );
\mantissa_large[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_a(32),
      I1 => mantissa_b(32),
      I2 => gtOp,
      O => \mantissa_large[32]_i_1_n_0\
    );
\mantissa_large[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_a(33),
      I1 => mantissa_b(33),
      I2 => gtOp,
      O => \mantissa_large[33]_i_1_n_0\
    );
\mantissa_large[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_a(34),
      I1 => mantissa_b(34),
      I2 => gtOp,
      O => \mantissa_large[34]_i_1_n_0\
    );
\mantissa_large[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_a(35),
      I1 => mantissa_b(35),
      I2 => gtOp,
      O => \mantissa_large[35]_i_1_n_0\
    );
\mantissa_large[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_a(36),
      I1 => mantissa_b(36),
      I2 => gtOp,
      O => \mantissa_large[36]_i_1_n_0\
    );
\mantissa_large[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_a(37),
      I1 => mantissa_b(37),
      I2 => gtOp,
      O => \mantissa_large[37]_i_1_n_0\
    );
\mantissa_large[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_a(38),
      I1 => mantissa_b(38),
      I2 => gtOp,
      O => \mantissa_large[38]_i_1_n_0\
    );
\mantissa_large[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_a(39),
      I1 => mantissa_b(39),
      I2 => gtOp,
      O => \mantissa_large[39]_i_1_n_0\
    );
\mantissa_large[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_a(3),
      I1 => mantissa_b(3),
      I2 => gtOp,
      O => \mantissa_large[3]_i_1_n_0\
    );
\mantissa_large[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_a(40),
      I1 => mantissa_b(40),
      I2 => gtOp,
      O => \mantissa_large[40]_i_1_n_0\
    );
\mantissa_large[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_a(41),
      I1 => mantissa_b(41),
      I2 => gtOp,
      O => \mantissa_large[41]_i_1_n_0\
    );
\mantissa_large[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_a(42),
      I1 => mantissa_b(42),
      I2 => gtOp,
      O => \mantissa_large[42]_i_1_n_0\
    );
\mantissa_large[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_a(43),
      I1 => mantissa_b(43),
      I2 => gtOp,
      O => \mantissa_large[43]_i_1_n_0\
    );
\mantissa_large[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_a(44),
      I1 => mantissa_b(44),
      I2 => gtOp,
      O => \mantissa_large[44]_i_1_n_0\
    );
\mantissa_large[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_a(45),
      I1 => mantissa_b(45),
      I2 => gtOp,
      O => \mantissa_large[45]_i_1_n_0\
    );
\mantissa_large[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_a(46),
      I1 => mantissa_b(46),
      I2 => gtOp,
      O => \mantissa_large[46]_i_1_n_0\
    );
\mantissa_large[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_a(47),
      I1 => mantissa_b(47),
      I2 => gtOp,
      O => \mantissa_large[47]_i_1_n_0\
    );
\mantissa_large[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_a(48),
      I1 => mantissa_b(48),
      I2 => gtOp,
      O => \mantissa_large[48]_i_1_n_0\
    );
\mantissa_large[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_a(49),
      I1 => mantissa_b(49),
      I2 => gtOp,
      O => \mantissa_large[49]_i_1_n_0\
    );
\mantissa_large[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_a(4),
      I1 => mantissa_b(4),
      I2 => gtOp,
      O => \mantissa_large[4]_i_1_n_0\
    );
\mantissa_large[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_a(50),
      I1 => mantissa_b(50),
      I2 => gtOp,
      O => \mantissa_large[50]_i_1_n_0\
    );
\mantissa_large[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_a(51),
      I1 => mantissa_b(51),
      I2 => gtOp,
      O => \mantissa_large[51]_i_1_n_0\
    );
\mantissa_large[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_a(5),
      I1 => mantissa_b(5),
      I2 => gtOp,
      O => \mantissa_large[5]_i_1_n_0\
    );
\mantissa_large[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_a(6),
      I1 => mantissa_b(6),
      I2 => gtOp,
      O => \mantissa_large[6]_i_1_n_0\
    );
\mantissa_large[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_a(7),
      I1 => mantissa_b(7),
      I2 => gtOp,
      O => \mantissa_large[7]_i_1_n_0\
    );
\mantissa_large[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_a(8),
      I1 => mantissa_b(8),
      I2 => gtOp,
      O => \mantissa_large[8]_i_1_n_0\
    );
\mantissa_large[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_a(9),
      I1 => mantissa_b(9),
      I2 => gtOp,
      O => \mantissa_large[9]_i_1_n_0\
    );
\mantissa_large_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \mantissa_large[0]_i_1_n_0\,
      Q => mantissa_large(0),
      R => rst
    );
\mantissa_large_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \mantissa_large[10]_i_1_n_0\,
      Q => mantissa_large(10),
      R => rst
    );
\mantissa_large_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \mantissa_large[11]_i_1_n_0\,
      Q => mantissa_large(11),
      R => rst
    );
\mantissa_large_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \mantissa_large[12]_i_1_n_0\,
      Q => mantissa_large(12),
      R => rst
    );
\mantissa_large_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \mantissa_large[13]_i_1_n_0\,
      Q => mantissa_large(13),
      R => rst
    );
\mantissa_large_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \mantissa_large[14]_i_1_n_0\,
      Q => mantissa_large(14),
      R => rst
    );
\mantissa_large_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \mantissa_large[15]_i_1_n_0\,
      Q => mantissa_large(15),
      R => rst
    );
\mantissa_large_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \mantissa_large[16]_i_1_n_0\,
      Q => mantissa_large(16),
      R => rst
    );
\mantissa_large_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \mantissa_large[17]_i_1_n_0\,
      Q => mantissa_large(17),
      R => rst
    );
\mantissa_large_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \mantissa_large[18]_i_1_n_0\,
      Q => mantissa_large(18),
      R => rst
    );
\mantissa_large_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \mantissa_large[19]_i_1_n_0\,
      Q => mantissa_large(19),
      R => rst
    );
\mantissa_large_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \mantissa_large[1]_i_1_n_0\,
      Q => mantissa_large(1),
      R => rst
    );
\mantissa_large_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \mantissa_large[20]_i_1_n_0\,
      Q => mantissa_large(20),
      R => rst
    );
\mantissa_large_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \mantissa_large[21]_i_1_n_0\,
      Q => mantissa_large(21),
      R => rst
    );
\mantissa_large_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \mantissa_large[22]_i_1_n_0\,
      Q => mantissa_large(22),
      R => rst
    );
\mantissa_large_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \mantissa_large[23]_i_1_n_0\,
      Q => mantissa_large(23),
      R => rst
    );
\mantissa_large_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \mantissa_large[24]_i_1_n_0\,
      Q => mantissa_large(24),
      R => rst
    );
\mantissa_large_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \mantissa_large[25]_i_1_n_0\,
      Q => mantissa_large(25),
      R => rst
    );
\mantissa_large_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \mantissa_large[26]_i_1_n_0\,
      Q => mantissa_large(26),
      R => rst
    );
\mantissa_large_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \mantissa_large[27]_i_1_n_0\,
      Q => mantissa_large(27),
      R => rst
    );
\mantissa_large_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \mantissa_large[28]_i_1_n_0\,
      Q => mantissa_large(28),
      R => rst
    );
\mantissa_large_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \mantissa_large[29]_i_1_n_0\,
      Q => mantissa_large(29),
      R => rst
    );
\mantissa_large_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \mantissa_large[2]_i_1_n_0\,
      Q => mantissa_large(2),
      R => rst
    );
\mantissa_large_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \mantissa_large[30]_i_1_n_0\,
      Q => mantissa_large(30),
      R => rst
    );
\mantissa_large_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \mantissa_large[31]_i_1_n_0\,
      Q => mantissa_large(31),
      R => rst
    );
\mantissa_large_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \mantissa_large[32]_i_1_n_0\,
      Q => mantissa_large(32),
      R => rst
    );
\mantissa_large_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \mantissa_large[33]_i_1_n_0\,
      Q => mantissa_large(33),
      R => rst
    );
\mantissa_large_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \mantissa_large[34]_i_1_n_0\,
      Q => mantissa_large(34),
      R => rst
    );
\mantissa_large_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \mantissa_large[35]_i_1_n_0\,
      Q => mantissa_large(35),
      R => rst
    );
\mantissa_large_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \mantissa_large[36]_i_1_n_0\,
      Q => mantissa_large(36),
      R => rst
    );
\mantissa_large_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \mantissa_large[37]_i_1_n_0\,
      Q => mantissa_large(37),
      R => rst
    );
\mantissa_large_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \mantissa_large[38]_i_1_n_0\,
      Q => mantissa_large(38),
      R => rst
    );
\mantissa_large_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \mantissa_large[39]_i_1_n_0\,
      Q => mantissa_large(39),
      R => rst
    );
\mantissa_large_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \mantissa_large[3]_i_1_n_0\,
      Q => mantissa_large(3),
      R => rst
    );
\mantissa_large_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \mantissa_large[40]_i_1_n_0\,
      Q => mantissa_large(40),
      R => rst
    );
\mantissa_large_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \mantissa_large[41]_i_1_n_0\,
      Q => mantissa_large(41),
      R => rst
    );
\mantissa_large_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \mantissa_large[42]_i_1_n_0\,
      Q => mantissa_large(42),
      R => rst
    );
\mantissa_large_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \mantissa_large[43]_i_1_n_0\,
      Q => mantissa_large(43),
      R => rst
    );
\mantissa_large_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \mantissa_large[44]_i_1_n_0\,
      Q => mantissa_large(44),
      R => rst
    );
\mantissa_large_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \mantissa_large[45]_i_1_n_0\,
      Q => mantissa_large(45),
      R => rst
    );
\mantissa_large_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \mantissa_large[46]_i_1_n_0\,
      Q => mantissa_large(46),
      R => rst
    );
\mantissa_large_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \mantissa_large[47]_i_1_n_0\,
      Q => mantissa_large(47),
      R => rst
    );
\mantissa_large_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \mantissa_large[48]_i_1_n_0\,
      Q => mantissa_large(48),
      R => rst
    );
\mantissa_large_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \mantissa_large[49]_i_1_n_0\,
      Q => mantissa_large(49),
      R => rst
    );
\mantissa_large_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \mantissa_large[4]_i_1_n_0\,
      Q => mantissa_large(4),
      R => rst
    );
\mantissa_large_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \mantissa_large[50]_i_1_n_0\,
      Q => mantissa_large(50),
      R => rst
    );
\mantissa_large_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \mantissa_large[51]_i_1_n_0\,
      Q => mantissa_large(51),
      R => rst
    );
\mantissa_large_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \mantissa_large[5]_i_1_n_0\,
      Q => mantissa_large(5),
      R => rst
    );
\mantissa_large_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \mantissa_large[6]_i_1_n_0\,
      Q => mantissa_large(6),
      R => rst
    );
\mantissa_large_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \mantissa_large[7]_i_1_n_0\,
      Q => mantissa_large(7),
      R => rst
    );
\mantissa_large_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \mantissa_large[8]_i_1_n_0\,
      Q => mantissa_large(8),
      R => rst
    );
\mantissa_large_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \mantissa_large[9]_i_1_n_0\,
      Q => mantissa_large(9),
      R => rst
    );
\mantissa_small[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_b(0),
      I1 => mantissa_a(0),
      I2 => gtOp,
      O => \mantissa_small[0]_i_1_n_0\
    );
\mantissa_small[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_b(10),
      I1 => mantissa_a(10),
      I2 => gtOp,
      O => \mantissa_small[10]_i_1_n_0\
    );
\mantissa_small[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_b(11),
      I1 => mantissa_a(11),
      I2 => gtOp,
      O => \mantissa_small[11]_i_1_n_0\
    );
\mantissa_small[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_b(12),
      I1 => mantissa_a(12),
      I2 => gtOp,
      O => \mantissa_small[12]_i_1_n_0\
    );
\mantissa_small[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_b(13),
      I1 => mantissa_a(13),
      I2 => gtOp,
      O => \mantissa_small[13]_i_1_n_0\
    );
\mantissa_small[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_b(14),
      I1 => mantissa_a(14),
      I2 => gtOp,
      O => \mantissa_small[14]_i_1_n_0\
    );
\mantissa_small[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_b(15),
      I1 => mantissa_a(15),
      I2 => gtOp,
      O => \mantissa_small[15]_i_1_n_0\
    );
\mantissa_small[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_b(16),
      I1 => mantissa_a(16),
      I2 => gtOp,
      O => \mantissa_small[16]_i_1_n_0\
    );
\mantissa_small[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_b(17),
      I1 => mantissa_a(17),
      I2 => gtOp,
      O => \mantissa_small[17]_i_1_n_0\
    );
\mantissa_small[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_b(18),
      I1 => mantissa_a(18),
      I2 => gtOp,
      O => \mantissa_small[18]_i_1_n_0\
    );
\mantissa_small[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_b(19),
      I1 => mantissa_a(19),
      I2 => gtOp,
      O => \mantissa_small[19]_i_1_n_0\
    );
\mantissa_small[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_b(1),
      I1 => mantissa_a(1),
      I2 => gtOp,
      O => \mantissa_small[1]_i_1_n_0\
    );
\mantissa_small[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_b(20),
      I1 => mantissa_a(20),
      I2 => gtOp,
      O => \mantissa_small[20]_i_1_n_0\
    );
\mantissa_small[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_b(21),
      I1 => mantissa_a(21),
      I2 => gtOp,
      O => \mantissa_small[21]_i_1_n_0\
    );
\mantissa_small[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_b(22),
      I1 => mantissa_a(22),
      I2 => gtOp,
      O => \mantissa_small[22]_i_1_n_0\
    );
\mantissa_small[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_b(23),
      I1 => mantissa_a(23),
      I2 => gtOp,
      O => \mantissa_small[23]_i_1_n_0\
    );
\mantissa_small[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_b(24),
      I1 => mantissa_a(24),
      I2 => gtOp,
      O => \mantissa_small[24]_i_1_n_0\
    );
\mantissa_small[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_b(25),
      I1 => mantissa_a(25),
      I2 => gtOp,
      O => \mantissa_small[25]_i_1_n_0\
    );
\mantissa_small[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_b(26),
      I1 => mantissa_a(26),
      I2 => gtOp,
      O => \mantissa_small[26]_i_1_n_0\
    );
\mantissa_small[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_b(27),
      I1 => mantissa_a(27),
      I2 => gtOp,
      O => \mantissa_small[27]_i_1_n_0\
    );
\mantissa_small[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_b(28),
      I1 => mantissa_a(28),
      I2 => gtOp,
      O => \mantissa_small[28]_i_1_n_0\
    );
\mantissa_small[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_b(29),
      I1 => mantissa_a(29),
      I2 => gtOp,
      O => \mantissa_small[29]_i_1_n_0\
    );
\mantissa_small[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_b(2),
      I1 => mantissa_a(2),
      I2 => gtOp,
      O => \mantissa_small[2]_i_1_n_0\
    );
\mantissa_small[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_b(30),
      I1 => mantissa_a(30),
      I2 => gtOp,
      O => \mantissa_small[30]_i_1_n_0\
    );
\mantissa_small[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_b(31),
      I1 => mantissa_a(31),
      I2 => gtOp,
      O => \mantissa_small[31]_i_1_n_0\
    );
\mantissa_small[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_b(32),
      I1 => mantissa_a(32),
      I2 => gtOp,
      O => \mantissa_small[32]_i_1_n_0\
    );
\mantissa_small[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_b(33),
      I1 => mantissa_a(33),
      I2 => gtOp,
      O => \mantissa_small[33]_i_1_n_0\
    );
\mantissa_small[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_b(34),
      I1 => mantissa_a(34),
      I2 => gtOp,
      O => \mantissa_small[34]_i_1_n_0\
    );
\mantissa_small[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_b(35),
      I1 => mantissa_a(35),
      I2 => gtOp,
      O => \mantissa_small[35]_i_1_n_0\
    );
\mantissa_small[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_b(36),
      I1 => mantissa_a(36),
      I2 => gtOp,
      O => \mantissa_small[36]_i_1_n_0\
    );
\mantissa_small[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_b(37),
      I1 => mantissa_a(37),
      I2 => gtOp,
      O => \mantissa_small[37]_i_1_n_0\
    );
\mantissa_small[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_b(38),
      I1 => mantissa_a(38),
      I2 => gtOp,
      O => \mantissa_small[38]_i_1_n_0\
    );
\mantissa_small[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_b(39),
      I1 => mantissa_a(39),
      I2 => gtOp,
      O => \mantissa_small[39]_i_1_n_0\
    );
\mantissa_small[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_b(3),
      I1 => mantissa_a(3),
      I2 => gtOp,
      O => \mantissa_small[3]_i_1_n_0\
    );
\mantissa_small[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_b(40),
      I1 => mantissa_a(40),
      I2 => gtOp,
      O => \mantissa_small[40]_i_1_n_0\
    );
\mantissa_small[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_b(41),
      I1 => mantissa_a(41),
      I2 => gtOp,
      O => \mantissa_small[41]_i_1_n_0\
    );
\mantissa_small[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_b(42),
      I1 => mantissa_a(42),
      I2 => gtOp,
      O => \mantissa_small[42]_i_1_n_0\
    );
\mantissa_small[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_b(43),
      I1 => mantissa_a(43),
      I2 => gtOp,
      O => \mantissa_small[43]_i_1_n_0\
    );
\mantissa_small[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_b(44),
      I1 => mantissa_a(44),
      I2 => gtOp,
      O => \mantissa_small[44]_i_1_n_0\
    );
\mantissa_small[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_b(45),
      I1 => mantissa_a(45),
      I2 => gtOp,
      O => \mantissa_small[45]_i_1_n_0\
    );
\mantissa_small[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_b(46),
      I1 => mantissa_a(46),
      I2 => gtOp,
      O => \mantissa_small[46]_i_1_n_0\
    );
\mantissa_small[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_b(47),
      I1 => mantissa_a(47),
      I2 => gtOp,
      O => \mantissa_small[47]_i_1_n_0\
    );
\mantissa_small[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_b(48),
      I1 => mantissa_a(48),
      I2 => gtOp,
      O => \mantissa_small[48]_i_1_n_0\
    );
\mantissa_small[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_b(49),
      I1 => mantissa_a(49),
      I2 => gtOp,
      O => \mantissa_small[49]_i_1_n_0\
    );
\mantissa_small[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_b(4),
      I1 => mantissa_a(4),
      I2 => gtOp,
      O => \mantissa_small[4]_i_1_n_0\
    );
\mantissa_small[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_b(50),
      I1 => mantissa_a(50),
      I2 => gtOp,
      O => \mantissa_small[50]_i_1_n_0\
    );
\mantissa_small[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_b(51),
      I1 => mantissa_a(51),
      I2 => gtOp,
      O => \mantissa_small[51]_i_1_n_0\
    );
\mantissa_small[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_b(5),
      I1 => mantissa_a(5),
      I2 => gtOp,
      O => \mantissa_small[5]_i_1_n_0\
    );
\mantissa_small[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_b(6),
      I1 => mantissa_a(6),
      I2 => gtOp,
      O => \mantissa_small[6]_i_1_n_0\
    );
\mantissa_small[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_b(7),
      I1 => mantissa_a(7),
      I2 => gtOp,
      O => \mantissa_small[7]_i_1_n_0\
    );
\mantissa_small[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_b(8),
      I1 => mantissa_a(8),
      I2 => gtOp,
      O => \mantissa_small[8]_i_1_n_0\
    );
\mantissa_small[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_b(9),
      I1 => mantissa_a(9),
      I2 => gtOp,
      O => \mantissa_small[9]_i_1_n_0\
    );
\mantissa_small_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \mantissa_small[0]_i_1_n_0\,
      Q => mantissa_small(0),
      R => rst
    );
\mantissa_small_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \mantissa_small[10]_i_1_n_0\,
      Q => mantissa_small(10),
      R => rst
    );
\mantissa_small_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \mantissa_small[11]_i_1_n_0\,
      Q => mantissa_small(11),
      R => rst
    );
\mantissa_small_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \mantissa_small[12]_i_1_n_0\,
      Q => mantissa_small(12),
      R => rst
    );
\mantissa_small_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \mantissa_small[13]_i_1_n_0\,
      Q => mantissa_small(13),
      R => rst
    );
\mantissa_small_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \mantissa_small[14]_i_1_n_0\,
      Q => mantissa_small(14),
      R => rst
    );
\mantissa_small_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \mantissa_small[15]_i_1_n_0\,
      Q => mantissa_small(15),
      R => rst
    );
\mantissa_small_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \mantissa_small[16]_i_1_n_0\,
      Q => mantissa_small(16),
      R => rst
    );
\mantissa_small_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \mantissa_small[17]_i_1_n_0\,
      Q => mantissa_small(17),
      R => rst
    );
\mantissa_small_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \mantissa_small[18]_i_1_n_0\,
      Q => mantissa_small(18),
      R => rst
    );
\mantissa_small_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \mantissa_small[19]_i_1_n_0\,
      Q => mantissa_small(19),
      R => rst
    );
\mantissa_small_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \mantissa_small[1]_i_1_n_0\,
      Q => mantissa_small(1),
      R => rst
    );
\mantissa_small_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \mantissa_small[20]_i_1_n_0\,
      Q => mantissa_small(20),
      R => rst
    );
\mantissa_small_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \mantissa_small[21]_i_1_n_0\,
      Q => mantissa_small(21),
      R => rst
    );
\mantissa_small_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \mantissa_small[22]_i_1_n_0\,
      Q => mantissa_small(22),
      R => rst
    );
\mantissa_small_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \mantissa_small[23]_i_1_n_0\,
      Q => mantissa_small(23),
      R => rst
    );
\mantissa_small_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \mantissa_small[24]_i_1_n_0\,
      Q => mantissa_small(24),
      R => rst
    );
\mantissa_small_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \mantissa_small[25]_i_1_n_0\,
      Q => mantissa_small(25),
      R => rst
    );
\mantissa_small_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \mantissa_small[26]_i_1_n_0\,
      Q => mantissa_small(26),
      R => rst
    );
\mantissa_small_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \mantissa_small[27]_i_1_n_0\,
      Q => mantissa_small(27),
      R => rst
    );
\mantissa_small_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \mantissa_small[28]_i_1_n_0\,
      Q => mantissa_small(28),
      R => rst
    );
\mantissa_small_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \mantissa_small[29]_i_1_n_0\,
      Q => mantissa_small(29),
      R => rst
    );
\mantissa_small_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \mantissa_small[2]_i_1_n_0\,
      Q => mantissa_small(2),
      R => rst
    );
\mantissa_small_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \mantissa_small[30]_i_1_n_0\,
      Q => mantissa_small(30),
      R => rst
    );
\mantissa_small_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \mantissa_small[31]_i_1_n_0\,
      Q => mantissa_small(31),
      R => rst
    );
\mantissa_small_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \mantissa_small[32]_i_1_n_0\,
      Q => mantissa_small(32),
      R => rst
    );
\mantissa_small_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \mantissa_small[33]_i_1_n_0\,
      Q => mantissa_small(33),
      R => rst
    );
\mantissa_small_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \mantissa_small[34]_i_1_n_0\,
      Q => mantissa_small(34),
      R => rst
    );
\mantissa_small_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \mantissa_small[35]_i_1_n_0\,
      Q => mantissa_small(35),
      R => rst
    );
\mantissa_small_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \mantissa_small[36]_i_1_n_0\,
      Q => mantissa_small(36),
      R => rst
    );
\mantissa_small_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \mantissa_small[37]_i_1_n_0\,
      Q => mantissa_small(37),
      R => rst
    );
\mantissa_small_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \mantissa_small[38]_i_1_n_0\,
      Q => mantissa_small(38),
      R => rst
    );
\mantissa_small_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \mantissa_small[39]_i_1_n_0\,
      Q => mantissa_small(39),
      R => rst
    );
\mantissa_small_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \mantissa_small[3]_i_1_n_0\,
      Q => mantissa_small(3),
      R => rst
    );
\mantissa_small_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \mantissa_small[40]_i_1_n_0\,
      Q => mantissa_small(40),
      R => rst
    );
\mantissa_small_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \mantissa_small[41]_i_1_n_0\,
      Q => mantissa_small(41),
      R => rst
    );
\mantissa_small_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \mantissa_small[42]_i_1_n_0\,
      Q => mantissa_small(42),
      R => rst
    );
\mantissa_small_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \mantissa_small[43]_i_1_n_0\,
      Q => mantissa_small(43),
      R => rst
    );
\mantissa_small_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \mantissa_small[44]_i_1_n_0\,
      Q => mantissa_small(44),
      R => rst
    );
\mantissa_small_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \mantissa_small[45]_i_1_n_0\,
      Q => mantissa_small(45),
      R => rst
    );
\mantissa_small_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \mantissa_small[46]_i_1_n_0\,
      Q => mantissa_small(46),
      R => rst
    );
\mantissa_small_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \mantissa_small[47]_i_1_n_0\,
      Q => mantissa_small(47),
      R => rst
    );
\mantissa_small_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \mantissa_small[48]_i_1_n_0\,
      Q => mantissa_small(48),
      R => rst
    );
\mantissa_small_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \mantissa_small[49]_i_1_n_0\,
      Q => mantissa_small(49),
      R => rst
    );
\mantissa_small_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \mantissa_small[4]_i_1_n_0\,
      Q => mantissa_small(4),
      R => rst
    );
\mantissa_small_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \mantissa_small[50]_i_1_n_0\,
      Q => mantissa_small(50),
      R => rst
    );
\mantissa_small_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \mantissa_small[51]_i_1_n_0\,
      Q => mantissa_small(51),
      R => rst
    );
\mantissa_small_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \mantissa_small[5]_i_1_n_0\,
      Q => mantissa_small(5),
      R => rst
    );
\mantissa_small_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \mantissa_small[6]_i_1_n_0\,
      Q => mantissa_small(6),
      R => rst
    );
\mantissa_small_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \mantissa_small[7]_i_1_n_0\,
      Q => mantissa_small(7),
      R => rst
    );
\mantissa_small_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \mantissa_small[8]_i_1_n_0\,
      Q => mantissa_small(8),
      R => rst
    );
\mantissa_small_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \mantissa_small[9]_i_1_n_0\,
      Q => mantissa_small(9),
      R => rst
    );
sign_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => Q(63),
      Q => sign,
      R => rst
    );
\small_add[54]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => small_is_denorm_reg_n_0,
      O => \small_add[54]_i_1_n_0\
    );
\small_add_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => mantissa_small(8),
      Q => \small_add_reg_n_0_[10]\,
      R => rst
    );
\small_add_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => mantissa_small(9),
      Q => \small_add_reg_n_0_[11]\,
      R => rst
    );
\small_add_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => mantissa_small(10),
      Q => \small_add_reg_n_0_[12]\,
      R => rst
    );
\small_add_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => mantissa_small(11),
      Q => \small_add_reg_n_0_[13]\,
      R => rst
    );
\small_add_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => mantissa_small(12),
      Q => \small_add_reg_n_0_[14]\,
      R => rst
    );
\small_add_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => mantissa_small(13),
      Q => \small_add_reg_n_0_[15]\,
      R => rst
    );
\small_add_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => mantissa_small(14),
      Q => \small_add_reg_n_0_[16]\,
      R => rst
    );
\small_add_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => mantissa_small(15),
      Q => \small_add_reg_n_0_[17]\,
      R => rst
    );
\small_add_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => mantissa_small(16),
      Q => \small_add_reg_n_0_[18]\,
      R => rst
    );
\small_add_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => mantissa_small(17),
      Q => \small_add_reg_n_0_[19]\,
      R => rst
    );
\small_add_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => mantissa_small(18),
      Q => \small_add_reg_n_0_[20]\,
      R => rst
    );
\small_add_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => mantissa_small(19),
      Q => \small_add_reg_n_0_[21]\,
      R => rst
    );
\small_add_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => mantissa_small(20),
      Q => \small_add_reg_n_0_[22]\,
      R => rst
    );
\small_add_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => mantissa_small(21),
      Q => \small_add_reg_n_0_[23]\,
      R => rst
    );
\small_add_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => mantissa_small(22),
      Q => \small_add_reg_n_0_[24]\,
      R => rst
    );
\small_add_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => mantissa_small(23),
      Q => \small_add_reg_n_0_[25]\,
      R => rst
    );
\small_add_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => mantissa_small(24),
      Q => \small_add_reg_n_0_[26]\,
      R => rst
    );
\small_add_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => mantissa_small(25),
      Q => \small_add_reg_n_0_[27]\,
      R => rst
    );
\small_add_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => mantissa_small(26),
      Q => \small_add_reg_n_0_[28]\,
      R => rst
    );
\small_add_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => mantissa_small(27),
      Q => \small_add_reg_n_0_[29]\,
      R => rst
    );
\small_add_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => mantissa_small(0),
      Q => \small_add_reg_n_0_[2]\,
      R => rst
    );
\small_add_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => mantissa_small(28),
      Q => \small_add_reg_n_0_[30]\,
      R => rst
    );
\small_add_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => mantissa_small(29),
      Q => \small_add_reg_n_0_[31]\,
      R => rst
    );
\small_add_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => mantissa_small(30),
      Q => \small_add_reg_n_0_[32]\,
      R => rst
    );
\small_add_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => mantissa_small(31),
      Q => \small_add_reg_n_0_[33]\,
      R => rst
    );
\small_add_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => mantissa_small(32),
      Q => \small_add_reg_n_0_[34]\,
      R => rst
    );
\small_add_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => mantissa_small(33),
      Q => \small_add_reg_n_0_[35]\,
      R => rst
    );
\small_add_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => mantissa_small(34),
      Q => \small_add_reg_n_0_[36]\,
      R => rst
    );
\small_add_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => mantissa_small(35),
      Q => \small_add_reg_n_0_[37]\,
      R => rst
    );
\small_add_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => mantissa_small(36),
      Q => \small_add_reg_n_0_[38]\,
      R => rst
    );
\small_add_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => mantissa_small(37),
      Q => \small_add_reg_n_0_[39]\,
      R => rst
    );
\small_add_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => mantissa_small(1),
      Q => \small_add_reg_n_0_[3]\,
      R => rst
    );
\small_add_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => mantissa_small(38),
      Q => \small_add_reg_n_0_[40]\,
      R => rst
    );
\small_add_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => mantissa_small(39),
      Q => \small_add_reg_n_0_[41]\,
      R => rst
    );
\small_add_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => mantissa_small(40),
      Q => \small_add_reg_n_0_[42]\,
      R => rst
    );
\small_add_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => mantissa_small(41),
      Q => \small_add_reg_n_0_[43]\,
      R => rst
    );
\small_add_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => mantissa_small(42),
      Q => \small_add_reg_n_0_[44]\,
      R => rst
    );
\small_add_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => mantissa_small(43),
      Q => \small_add_reg_n_0_[45]\,
      R => rst
    );
\small_add_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => mantissa_small(44),
      Q => \small_add_reg_n_0_[46]\,
      R => rst
    );
\small_add_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => mantissa_small(45),
      Q => \small_add_reg_n_0_[47]\,
      R => rst
    );
\small_add_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => mantissa_small(46),
      Q => \small_add_reg_n_0_[48]\,
      R => rst
    );
\small_add_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => mantissa_small(47),
      Q => \small_add_reg_n_0_[49]\,
      R => rst
    );
\small_add_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => mantissa_small(2),
      Q => \small_add_reg_n_0_[4]\,
      R => rst
    );
\small_add_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => mantissa_small(48),
      Q => \small_add_reg_n_0_[50]\,
      R => rst
    );
\small_add_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => mantissa_small(49),
      Q => \small_add_reg_n_0_[51]\,
      R => rst
    );
\small_add_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => mantissa_small(50),
      Q => \small_add_reg_n_0_[52]\,
      R => rst
    );
\small_add_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => mantissa_small(51),
      Q => \small_add_reg_n_0_[53]\,
      R => rst
    );
\small_add_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \small_add[54]_i_1_n_0\,
      Q => \small_add_reg_n_0_[54]\,
      R => rst
    );
\small_add_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => mantissa_small(3),
      Q => \small_add_reg_n_0_[5]\,
      R => rst
    );
\small_add_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => mantissa_small(4),
      Q => \small_add_reg_n_0_[6]\,
      R => rst
    );
\small_add_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => mantissa_small(5),
      Q => \small_add_reg_n_0_[7]\,
      R => rst
    );
\small_add_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => mantissa_small(6),
      Q => \small_add_reg_n_0_[8]\,
      R => rst
    );
\small_add_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => mantissa_small(7),
      Q => \small_add_reg_n_0_[9]\,
      R => rst
    );
small_is_denorm_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0454"
    )
        port map (
      I0 => rst,
      I1 => small_is_denorm_reg_n_0,
      I2 => \exponent_2_reg[0]_0\,
      I3 => small_is_denorm_i_2_n_0,
      O => small_is_denorm_i_1_n_0
    );
small_is_denorm_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => exponent_small(10),
      I1 => exponent_small(9),
      I2 => exponent_small(0),
      I3 => small_is_denorm_i_3_n_0,
      I4 => small_is_denorm_i_4_n_0,
      O => small_is_denorm_i_2_n_0
    );
small_is_denorm_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => exponent_small(6),
      I1 => exponent_small(5),
      I2 => exponent_small(8),
      I3 => exponent_small(7),
      O => small_is_denorm_i_3_n_0
    );
small_is_denorm_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => exponent_small(2),
      I1 => exponent_small(1),
      I2 => exponent_small(4),
      I3 => exponent_small(3),
      O => small_is_denorm_i_4_n_0
    );
small_is_denorm_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => small_is_denorm_i_1_n_0,
      Q => small_is_denorm_reg_n_0,
      R => '0'
    );
\small_shift[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA8080000A808"
    )
        port map (
      I0 => \small_shift[54]_i_2_n_0\,
      I1 => \small_shift[0]_i_2_n_0\,
      I2 => exponent_diff(1),
      I3 => \small_shift[2]_i_2_n_0\,
      I4 => exponent_diff(0),
      I5 => \small_shift[1]_i_2_n_0\,
      O => SHR(0)
    );
\small_shift[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB833B8CCB800"
    )
        port map (
      I0 => \small_shift[12]_i_3_n_0\,
      I1 => exponent_diff(3),
      I2 => \small_shift[4]_i_3_n_0\,
      I3 => exponent_diff(2),
      I4 => \small_shift[8]_i_3_n_0\,
      I5 => \small_shift[0]_i_3_n_0\,
      O => \small_shift[0]_i_2_n_0\
    );
\small_shift[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \small_add_reg_n_0_[48]\,
      I1 => \small_add_reg_n_0_[16]\,
      I2 => exponent_diff(4),
      I3 => exponent_diff(5),
      I4 => \small_add_reg_n_0_[32]\,
      O => \small_shift[0]_i_3_n_0\
    );
\small_shift[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => \small_shift[12]_i_2_n_0\,
      I1 => exponent_diff(1),
      I2 => \small_shift[10]_i_2_n_0\,
      I3 => \small_shift[54]_i_2_n_0\,
      I4 => exponent_diff(0),
      I5 => \small_shift[11]_i_2_n_0\,
      O => SHR(10)
    );
\small_shift[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \small_shift[22]_i_3_n_0\,
      I1 => \small_shift[14]_i_3_n_0\,
      I2 => exponent_diff(2),
      I3 => \small_shift[18]_i_3_n_0\,
      I4 => exponent_diff(3),
      I5 => \small_shift[10]_i_3_n_0\,
      O => \small_shift[10]_i_2_n_0\
    );
\small_shift[10]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \small_add_reg_n_0_[26]\,
      I1 => exponent_diff(4),
      I2 => \small_add_reg_n_0_[42]\,
      I3 => exponent_diff(5),
      I4 => \small_add_reg_n_0_[10]\,
      O => \small_shift[10]_i_3_n_0\
    );
\small_shift[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B800FF000000"
    )
        port map (
      I0 => \small_shift[14]_i_2_n_0\,
      I1 => exponent_diff(1),
      I2 => \small_shift[12]_i_2_n_0\,
      I3 => \small_shift[54]_i_2_n_0\,
      I4 => \small_shift[11]_i_2_n_0\,
      I5 => exponent_diff(0),
      O => SHR(11)
    );
\small_shift[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \small_shift[13]_i_3_n_0\,
      I1 => exponent_diff(1),
      I2 => \small_shift[11]_i_3_n_0\,
      O => \small_shift[11]_i_2_n_0\
    );
\small_shift[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \small_shift[23]_i_5_n_0\,
      I1 => \small_shift[15]_i_4_n_0\,
      I2 => exponent_diff(2),
      I3 => \small_shift[19]_i_4_n_0\,
      I4 => exponent_diff(3),
      I5 => \small_shift[11]_i_4_n_0\,
      O => \small_shift[11]_i_3_n_0\
    );
\small_shift[11]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \small_add_reg_n_0_[27]\,
      I1 => exponent_diff(4),
      I2 => \small_add_reg_n_0_[43]\,
      I3 => exponent_diff(5),
      I4 => \small_add_reg_n_0_[11]\,
      O => \small_shift[11]_i_4_n_0\
    );
\small_shift[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => \small_shift[14]_i_2_n_0\,
      I1 => exponent_diff(1),
      I2 => \small_shift[12]_i_2_n_0\,
      I3 => \small_shift[54]_i_2_n_0\,
      I4 => exponent_diff(0),
      I5 => \small_shift[13]_i_2_n_0\,
      O => SHR(12)
    );
\small_shift[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \small_shift[24]_i_4_n_0\,
      I1 => \small_shift[16]_i_3_n_0\,
      I2 => exponent_diff(2),
      I3 => \small_shift[20]_i_3_n_0\,
      I4 => exponent_diff(3),
      I5 => \small_shift[12]_i_3_n_0\,
      O => \small_shift[12]_i_2_n_0\
    );
\small_shift[12]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \small_add_reg_n_0_[28]\,
      I1 => exponent_diff(4),
      I2 => \small_add_reg_n_0_[44]\,
      I3 => exponent_diff(5),
      I4 => \small_add_reg_n_0_[12]\,
      O => \small_shift[12]_i_3_n_0\
    );
\small_shift[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B800FF000000"
    )
        port map (
      I0 => \small_shift[16]_i_2_n_0\,
      I1 => exponent_diff(1),
      I2 => \small_shift[14]_i_2_n_0\,
      I3 => \small_shift[54]_i_2_n_0\,
      I4 => \small_shift[13]_i_2_n_0\,
      I5 => exponent_diff(0),
      O => SHR(13)
    );
\small_shift[13]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \small_shift[15]_i_3_n_0\,
      I1 => exponent_diff(1),
      I2 => \small_shift[13]_i_3_n_0\,
      O => \small_shift[13]_i_2_n_0\
    );
\small_shift[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \small_shift[25]_i_5_n_0\,
      I1 => \small_shift[17]_i_4_n_0\,
      I2 => exponent_diff(2),
      I3 => \small_shift[21]_i_4_n_0\,
      I4 => exponent_diff(3),
      I5 => \small_shift[13]_i_4_n_0\,
      O => \small_shift[13]_i_3_n_0\
    );
\small_shift[13]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \small_add_reg_n_0_[29]\,
      I1 => exponent_diff(4),
      I2 => \small_add_reg_n_0_[45]\,
      I3 => exponent_diff(5),
      I4 => \small_add_reg_n_0_[13]\,
      O => \small_shift[13]_i_4_n_0\
    );
\small_shift[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => \small_shift[16]_i_2_n_0\,
      I1 => exponent_diff(1),
      I2 => \small_shift[14]_i_2_n_0\,
      I3 => \small_shift[54]_i_2_n_0\,
      I4 => exponent_diff(0),
      I5 => \small_shift[15]_i_2_n_0\,
      O => SHR(14)
    );
\small_shift[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \small_shift[26]_i_4_n_0\,
      I1 => \small_shift[18]_i_3_n_0\,
      I2 => exponent_diff(2),
      I3 => \small_shift[22]_i_3_n_0\,
      I4 => exponent_diff(3),
      I5 => \small_shift[14]_i_3_n_0\,
      O => \small_shift[14]_i_2_n_0\
    );
\small_shift[14]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \small_add_reg_n_0_[30]\,
      I1 => exponent_diff(4),
      I2 => \small_add_reg_n_0_[46]\,
      I3 => exponent_diff(5),
      I4 => \small_add_reg_n_0_[14]\,
      O => \small_shift[14]_i_3_n_0\
    );
\small_shift[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B800FF000000"
    )
        port map (
      I0 => \small_shift[18]_i_2_n_0\,
      I1 => exponent_diff(1),
      I2 => \small_shift[16]_i_2_n_0\,
      I3 => \small_shift[54]_i_2_n_0\,
      I4 => \small_shift[15]_i_2_n_0\,
      I5 => exponent_diff(0),
      O => SHR(15)
    );
\small_shift[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \small_shift[17]_i_3_n_0\,
      I1 => exponent_diff(1),
      I2 => \small_shift[15]_i_3_n_0\,
      O => \small_shift[15]_i_2_n_0\
    );
\small_shift[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \small_shift[27]_i_5_n_0\,
      I1 => \small_shift[19]_i_4_n_0\,
      I2 => exponent_diff(2),
      I3 => \small_shift[23]_i_5_n_0\,
      I4 => exponent_diff(3),
      I5 => \small_shift[15]_i_4_n_0\,
      O => \small_shift[15]_i_3_n_0\
    );
\small_shift[15]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \small_add_reg_n_0_[31]\,
      I1 => exponent_diff(4),
      I2 => \small_add_reg_n_0_[47]\,
      I3 => exponent_diff(5),
      I4 => \small_add_reg_n_0_[15]\,
      O => \small_shift[15]_i_4_n_0\
    );
\small_shift[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => \small_shift[18]_i_2_n_0\,
      I1 => exponent_diff(1),
      I2 => \small_shift[16]_i_2_n_0\,
      I3 => \small_shift[54]_i_2_n_0\,
      I4 => exponent_diff(0),
      I5 => \small_shift[17]_i_2_n_0\,
      O => SHR(16)
    );
\small_shift[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \small_shift[28]_i_4_n_0\,
      I1 => \small_shift[20]_i_3_n_0\,
      I2 => exponent_diff(2),
      I3 => \small_shift[24]_i_4_n_0\,
      I4 => exponent_diff(3),
      I5 => \small_shift[16]_i_3_n_0\,
      O => \small_shift[16]_i_2_n_0\
    );
\small_shift[16]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \small_add_reg_n_0_[32]\,
      I1 => exponent_diff(4),
      I2 => \small_add_reg_n_0_[48]\,
      I3 => exponent_diff(5),
      I4 => \small_add_reg_n_0_[16]\,
      O => \small_shift[16]_i_3_n_0\
    );
\small_shift[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B800FF000000"
    )
        port map (
      I0 => \small_shift[20]_i_2_n_0\,
      I1 => exponent_diff(1),
      I2 => \small_shift[18]_i_2_n_0\,
      I3 => \small_shift[54]_i_2_n_0\,
      I4 => \small_shift[17]_i_2_n_0\,
      I5 => exponent_diff(0),
      O => SHR(17)
    );
\small_shift[17]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \small_shift[19]_i_3_n_0\,
      I1 => exponent_diff(1),
      I2 => \small_shift[17]_i_3_n_0\,
      O => \small_shift[17]_i_2_n_0\
    );
\small_shift[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \small_shift[29]_i_5_n_0\,
      I1 => \small_shift[21]_i_4_n_0\,
      I2 => exponent_diff(2),
      I3 => \small_shift[25]_i_5_n_0\,
      I4 => exponent_diff(3),
      I5 => \small_shift[17]_i_4_n_0\,
      O => \small_shift[17]_i_3_n_0\
    );
\small_shift[17]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \small_add_reg_n_0_[33]\,
      I1 => exponent_diff(4),
      I2 => \small_add_reg_n_0_[49]\,
      I3 => exponent_diff(5),
      I4 => \small_add_reg_n_0_[17]\,
      O => \small_shift[17]_i_4_n_0\
    );
\small_shift[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => \small_shift[20]_i_2_n_0\,
      I1 => exponent_diff(1),
      I2 => \small_shift[18]_i_2_n_0\,
      I3 => \small_shift[54]_i_2_n_0\,
      I4 => exponent_diff(0),
      I5 => \small_shift[19]_i_2_n_0\,
      O => SHR(18)
    );
\small_shift[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \small_shift[30]_i_5_n_0\,
      I1 => \small_shift[22]_i_3_n_0\,
      I2 => exponent_diff(2),
      I3 => \small_shift[26]_i_4_n_0\,
      I4 => exponent_diff(3),
      I5 => \small_shift[18]_i_3_n_0\,
      O => \small_shift[18]_i_2_n_0\
    );
\small_shift[18]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \small_add_reg_n_0_[34]\,
      I1 => exponent_diff(4),
      I2 => \small_add_reg_n_0_[50]\,
      I3 => exponent_diff(5),
      I4 => \small_add_reg_n_0_[18]\,
      O => \small_shift[18]_i_3_n_0\
    );
\small_shift[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B800FF000000"
    )
        port map (
      I0 => \small_shift[22]_i_2_n_0\,
      I1 => exponent_diff(1),
      I2 => \small_shift[20]_i_2_n_0\,
      I3 => \small_shift[54]_i_2_n_0\,
      I4 => \small_shift[19]_i_2_n_0\,
      I5 => exponent_diff(0),
      O => SHR(19)
    );
\small_shift[19]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \small_shift[21]_i_3_n_0\,
      I1 => exponent_diff(1),
      I2 => \small_shift[19]_i_3_n_0\,
      O => \small_shift[19]_i_2_n_0\
    );
\small_shift[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \small_shift[23]_i_4_n_0\,
      I1 => \small_shift[23]_i_5_n_0\,
      I2 => exponent_diff(2),
      I3 => \small_shift[27]_i_5_n_0\,
      I4 => exponent_diff(3),
      I5 => \small_shift[19]_i_4_n_0\,
      O => \small_shift[19]_i_3_n_0\
    );
\small_shift[19]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \small_add_reg_n_0_[35]\,
      I1 => exponent_diff(4),
      I2 => \small_add_reg_n_0_[51]\,
      I3 => exponent_diff(5),
      I4 => \small_add_reg_n_0_[19]\,
      O => \small_shift[19]_i_4_n_0\
    );
\small_shift[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B800FF000000"
    )
        port map (
      I0 => \small_shift[4]_i_2_n_0\,
      I1 => exponent_diff(1),
      I2 => \small_shift[2]_i_2_n_0\,
      I3 => \small_shift[54]_i_2_n_0\,
      I4 => \small_shift[1]_i_2_n_0\,
      I5 => exponent_diff(0),
      O => SHR(1)
    );
\small_shift[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \small_shift[3]_i_3_n_0\,
      I1 => exponent_diff(1),
      I2 => \small_shift[1]_i_3_n_0\,
      I3 => exponent_diff(2),
      I4 => \small_shift[1]_i_4_n_0\,
      O => \small_shift[1]_i_2_n_0\
    );
\small_shift[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \small_shift[13]_i_4_n_0\,
      I1 => exponent_diff(3),
      I2 => \small_shift[5]_i_4_n_0\,
      O => \small_shift[1]_i_3_n_0\
    );
\small_shift[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => \small_shift[9]_i_4_n_0\,
      I1 => exponent_diff(3),
      I2 => \small_shift[1]_i_5_n_0\,
      I3 => exponent_diff(4),
      I4 => exponent_diff(5),
      I5 => \small_add_reg_n_0_[33]\,
      O => \small_shift[1]_i_4_n_0\
    );
\small_shift[1]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \small_add_reg_n_0_[49]\,
      I1 => exponent_diff(5),
      I2 => \small_add_reg_n_0_[17]\,
      O => \small_shift[1]_i_5_n_0\
    );
\small_shift[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => \small_shift[22]_i_2_n_0\,
      I1 => exponent_diff(1),
      I2 => \small_shift[20]_i_2_n_0\,
      I3 => \small_shift[54]_i_2_n_0\,
      I4 => exponent_diff(0),
      I5 => \small_shift[21]_i_2_n_0\,
      O => SHR(20)
    );
\small_shift[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \small_shift[24]_i_3_n_0\,
      I1 => \small_shift[24]_i_4_n_0\,
      I2 => exponent_diff(2),
      I3 => \small_shift[28]_i_4_n_0\,
      I4 => exponent_diff(3),
      I5 => \small_shift[20]_i_3_n_0\,
      O => \small_shift[20]_i_2_n_0\
    );
\small_shift[20]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \small_add_reg_n_0_[36]\,
      I1 => exponent_diff(4),
      I2 => \small_add_reg_n_0_[52]\,
      I3 => exponent_diff(5),
      I4 => \small_add_reg_n_0_[20]\,
      O => \small_shift[20]_i_3_n_0\
    );
\small_shift[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B800FF000000"
    )
        port map (
      I0 => \small_shift[24]_i_2_n_0\,
      I1 => exponent_diff(1),
      I2 => \small_shift[22]_i_2_n_0\,
      I3 => \small_shift[54]_i_2_n_0\,
      I4 => \small_shift[21]_i_2_n_0\,
      I5 => exponent_diff(0),
      O => SHR(21)
    );
\small_shift[21]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \small_shift[23]_i_3_n_0\,
      I1 => exponent_diff(1),
      I2 => \small_shift[21]_i_3_n_0\,
      O => \small_shift[21]_i_2_n_0\
    );
\small_shift[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \small_shift[25]_i_4_n_0\,
      I1 => \small_shift[25]_i_5_n_0\,
      I2 => exponent_diff(2),
      I3 => \small_shift[29]_i_5_n_0\,
      I4 => exponent_diff(3),
      I5 => \small_shift[21]_i_4_n_0\,
      O => \small_shift[21]_i_3_n_0\
    );
\small_shift[21]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \small_add_reg_n_0_[37]\,
      I1 => exponent_diff(4),
      I2 => \small_add_reg_n_0_[53]\,
      I3 => exponent_diff(5),
      I4 => \small_add_reg_n_0_[21]\,
      O => \small_shift[21]_i_4_n_0\
    );
\small_shift[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => \small_shift[24]_i_2_n_0\,
      I1 => exponent_diff(1),
      I2 => \small_shift[22]_i_2_n_0\,
      I3 => \small_shift[54]_i_2_n_0\,
      I4 => exponent_diff(0),
      I5 => \small_shift[23]_i_2_n_0\,
      O => SHR(22)
    );
\small_shift[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \small_shift[26]_i_3_n_0\,
      I1 => \small_shift[26]_i_4_n_0\,
      I2 => exponent_diff(2),
      I3 => \small_shift[30]_i_5_n_0\,
      I4 => exponent_diff(3),
      I5 => \small_shift[22]_i_3_n_0\,
      O => \small_shift[22]_i_2_n_0\
    );
\small_shift[22]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \small_add_reg_n_0_[38]\,
      I1 => exponent_diff(4),
      I2 => \small_add_reg_n_0_[54]\,
      I3 => exponent_diff(5),
      I4 => \small_add_reg_n_0_[22]\,
      O => \small_shift[22]_i_3_n_0\
    );
\small_shift[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B800FF000000"
    )
        port map (
      I0 => \small_shift[26]_i_2_n_0\,
      I1 => exponent_diff(1),
      I2 => \small_shift[24]_i_2_n_0\,
      I3 => \small_shift[54]_i_2_n_0\,
      I4 => \small_shift[23]_i_2_n_0\,
      I5 => exponent_diff(0),
      O => SHR(23)
    );
\small_shift[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \small_shift[25]_i_3_n_0\,
      I1 => exponent_diff(1),
      I2 => \small_shift[23]_i_3_n_0\,
      O => \small_shift[23]_i_2_n_0\
    );
\small_shift[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \small_shift[27]_i_4_n_0\,
      I1 => \small_shift[27]_i_5_n_0\,
      I2 => exponent_diff(2),
      I3 => \small_shift[23]_i_4_n_0\,
      I4 => exponent_diff(3),
      I5 => \small_shift[23]_i_5_n_0\,
      O => \small_shift[23]_i_3_n_0\
    );
\small_shift[23]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \small_add_reg_n_0_[47]\,
      I1 => exponent_diff(4),
      I2 => \small_add_reg_n_0_[31]\,
      I3 => exponent_diff(5),
      O => \small_shift[23]_i_4_n_0\
    );
\small_shift[23]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \small_add_reg_n_0_[39]\,
      I1 => exponent_diff(4),
      I2 => \small_add_reg_n_0_[23]\,
      I3 => exponent_diff(5),
      O => \small_shift[23]_i_5_n_0\
    );
\small_shift[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => \small_shift[26]_i_2_n_0\,
      I1 => exponent_diff(1),
      I2 => \small_shift[24]_i_2_n_0\,
      I3 => \small_shift[54]_i_2_n_0\,
      I4 => exponent_diff(0),
      I5 => \small_shift[25]_i_2_n_0\,
      O => SHR(24)
    );
\small_shift[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \small_shift[28]_i_3_n_0\,
      I1 => \small_shift[28]_i_4_n_0\,
      I2 => exponent_diff(2),
      I3 => \small_shift[24]_i_3_n_0\,
      I4 => exponent_diff(3),
      I5 => \small_shift[24]_i_4_n_0\,
      O => \small_shift[24]_i_2_n_0\
    );
\small_shift[24]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \small_add_reg_n_0_[48]\,
      I1 => exponent_diff(4),
      I2 => \small_add_reg_n_0_[32]\,
      I3 => exponent_diff(5),
      O => \small_shift[24]_i_3_n_0\
    );
\small_shift[24]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \small_add_reg_n_0_[40]\,
      I1 => exponent_diff(4),
      I2 => \small_add_reg_n_0_[24]\,
      I3 => exponent_diff(5),
      O => \small_shift[24]_i_4_n_0\
    );
\small_shift[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B800FF000000"
    )
        port map (
      I0 => \small_shift[28]_i_2_n_0\,
      I1 => exponent_diff(1),
      I2 => \small_shift[26]_i_2_n_0\,
      I3 => \small_shift[54]_i_2_n_0\,
      I4 => \small_shift[25]_i_2_n_0\,
      I5 => exponent_diff(0),
      O => SHR(25)
    );
\small_shift[25]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \small_shift[27]_i_3_n_0\,
      I1 => exponent_diff(1),
      I2 => \small_shift[25]_i_3_n_0\,
      O => \small_shift[25]_i_2_n_0\
    );
\small_shift[25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \small_shift[29]_i_4_n_0\,
      I1 => \small_shift[29]_i_5_n_0\,
      I2 => exponent_diff(2),
      I3 => \small_shift[25]_i_4_n_0\,
      I4 => exponent_diff(3),
      I5 => \small_shift[25]_i_5_n_0\,
      O => \small_shift[25]_i_3_n_0\
    );
\small_shift[25]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \small_add_reg_n_0_[49]\,
      I1 => exponent_diff(4),
      I2 => \small_add_reg_n_0_[33]\,
      I3 => exponent_diff(5),
      O => \small_shift[25]_i_4_n_0\
    );
\small_shift[25]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \small_add_reg_n_0_[41]\,
      I1 => exponent_diff(4),
      I2 => \small_add_reg_n_0_[25]\,
      I3 => exponent_diff(5),
      O => \small_shift[25]_i_5_n_0\
    );
\small_shift[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => \small_shift[28]_i_2_n_0\,
      I1 => exponent_diff(1),
      I2 => \small_shift[26]_i_2_n_0\,
      I3 => \small_shift[54]_i_2_n_0\,
      I4 => exponent_diff(0),
      I5 => \small_shift[27]_i_2_n_0\,
      O => SHR(26)
    );
\small_shift[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \small_shift[30]_i_4_n_0\,
      I1 => \small_shift[30]_i_5_n_0\,
      I2 => exponent_diff(2),
      I3 => \small_shift[26]_i_3_n_0\,
      I4 => exponent_diff(3),
      I5 => \small_shift[26]_i_4_n_0\,
      O => \small_shift[26]_i_2_n_0\
    );
\small_shift[26]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \small_add_reg_n_0_[50]\,
      I1 => exponent_diff(4),
      I2 => \small_add_reg_n_0_[34]\,
      I3 => exponent_diff(5),
      O => \small_shift[26]_i_3_n_0\
    );
\small_shift[26]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \small_add_reg_n_0_[42]\,
      I1 => exponent_diff(4),
      I2 => \small_add_reg_n_0_[26]\,
      I3 => exponent_diff(5),
      O => \small_shift[26]_i_4_n_0\
    );
\small_shift[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B800FF000000"
    )
        port map (
      I0 => \small_shift[30]_i_3_n_0\,
      I1 => exponent_diff(1),
      I2 => \small_shift[28]_i_2_n_0\,
      I3 => \small_shift[54]_i_2_n_0\,
      I4 => \small_shift[27]_i_2_n_0\,
      I5 => exponent_diff(0),
      O => SHR(27)
    );
\small_shift[27]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \small_shift[29]_i_3_n_0\,
      I1 => exponent_diff(1),
      I2 => \small_shift[27]_i_3_n_0\,
      O => \small_shift[27]_i_2_n_0\
    );
\small_shift[27]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \small_shift[31]_i_3_n_0\,
      I1 => exponent_diff(2),
      I2 => \small_shift[27]_i_4_n_0\,
      I3 => exponent_diff(3),
      I4 => \small_shift[27]_i_5_n_0\,
      O => \small_shift[27]_i_3_n_0\
    );
\small_shift[27]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \small_add_reg_n_0_[51]\,
      I1 => exponent_diff(4),
      I2 => \small_add_reg_n_0_[35]\,
      I3 => exponent_diff(5),
      O => \small_shift[27]_i_4_n_0\
    );
\small_shift[27]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \small_add_reg_n_0_[43]\,
      I1 => exponent_diff(4),
      I2 => \small_add_reg_n_0_[27]\,
      I3 => exponent_diff(5),
      O => \small_shift[27]_i_5_n_0\
    );
\small_shift[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => \small_shift[30]_i_3_n_0\,
      I1 => exponent_diff(1),
      I2 => \small_shift[28]_i_2_n_0\,
      I3 => \small_shift[54]_i_2_n_0\,
      I4 => exponent_diff(0),
      I5 => \small_shift[29]_i_2_n_0\,
      O => SHR(28)
    );
\small_shift[28]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \small_shift[32]_i_3_n_0\,
      I1 => exponent_diff(2),
      I2 => \small_shift[28]_i_3_n_0\,
      I3 => exponent_diff(3),
      I4 => \small_shift[28]_i_4_n_0\,
      O => \small_shift[28]_i_2_n_0\
    );
\small_shift[28]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \small_add_reg_n_0_[52]\,
      I1 => exponent_diff(4),
      I2 => \small_add_reg_n_0_[36]\,
      I3 => exponent_diff(5),
      O => \small_shift[28]_i_3_n_0\
    );
\small_shift[28]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \small_add_reg_n_0_[44]\,
      I1 => exponent_diff(4),
      I2 => \small_add_reg_n_0_[28]\,
      I3 => exponent_diff(5),
      O => \small_shift[28]_i_4_n_0\
    );
\small_shift[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B800FF000000"
    )
        port map (
      I0 => \small_shift[30]_i_2_n_0\,
      I1 => exponent_diff(1),
      I2 => \small_shift[30]_i_3_n_0\,
      I3 => \small_shift[54]_i_2_n_0\,
      I4 => \small_shift[29]_i_2_n_0\,
      I5 => exponent_diff(0),
      O => SHR(29)
    );
\small_shift[29]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \small_shift[35]_i_3_n_0\,
      I1 => exponent_diff(2),
      I2 => \small_shift[31]_i_3_n_0\,
      I3 => exponent_diff(1),
      I4 => \small_shift[29]_i_3_n_0\,
      O => \small_shift[29]_i_2_n_0\
    );
\small_shift[29]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \small_shift[33]_i_3_n_0\,
      I1 => exponent_diff(2),
      I2 => \small_shift[29]_i_4_n_0\,
      I3 => exponent_diff(3),
      I4 => \small_shift[29]_i_5_n_0\,
      O => \small_shift[29]_i_3_n_0\
    );
\small_shift[29]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \small_add_reg_n_0_[53]\,
      I1 => exponent_diff(4),
      I2 => \small_add_reg_n_0_[37]\,
      I3 => exponent_diff(5),
      O => \small_shift[29]_i_4_n_0\
    );
\small_shift[29]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \small_add_reg_n_0_[45]\,
      I1 => exponent_diff(4),
      I2 => \small_add_reg_n_0_[29]\,
      I3 => exponent_diff(5),
      O => \small_shift[29]_i_5_n_0\
    );
\small_shift[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => \small_shift[4]_i_2_n_0\,
      I1 => exponent_diff(1),
      I2 => \small_shift[2]_i_2_n_0\,
      I3 => \small_shift[54]_i_2_n_0\,
      I4 => exponent_diff(0),
      I5 => \small_shift[3]_i_2_n_0\,
      O => SHR(2)
    );
\small_shift[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \small_shift[14]_i_3_n_0\,
      I1 => \small_shift[6]_i_3_n_0\,
      I2 => exponent_diff(2),
      I3 => \small_shift[10]_i_3_n_0\,
      I4 => exponent_diff(3),
      I5 => \small_shift[2]_i_3_n_0\,
      O => \small_shift[2]_i_2_n_0\
    );
\small_shift[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \small_add_reg_n_0_[50]\,
      I1 => \small_add_reg_n_0_[18]\,
      I2 => exponent_diff(4),
      I3 => \small_add_reg_n_0_[34]\,
      I4 => exponent_diff(5),
      I5 => \small_add_reg_n_0_[2]\,
      O => \small_shift[2]_i_3_n_0\
    );
\small_shift[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => \small_shift[30]_i_2_n_0\,
      I1 => exponent_diff(1),
      I2 => \small_shift[30]_i_3_n_0\,
      I3 => \small_shift[54]_i_2_n_0\,
      I4 => exponent_diff(0),
      I5 => \small_shift[31]_i_2_n_0\,
      O => SHR(30)
    );
\small_shift[30]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \small_shift[36]_i_3_n_0\,
      I1 => exponent_diff(2),
      I2 => \small_shift[32]_i_3_n_0\,
      O => \small_shift[30]_i_2_n_0\
    );
\small_shift[30]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \small_shift[34]_i_3_n_0\,
      I1 => exponent_diff(2),
      I2 => \small_shift[30]_i_4_n_0\,
      I3 => exponent_diff(3),
      I4 => \small_shift[30]_i_5_n_0\,
      O => \small_shift[30]_i_3_n_0\
    );
\small_shift[30]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \small_add_reg_n_0_[54]\,
      I1 => exponent_diff(4),
      I2 => \small_add_reg_n_0_[38]\,
      I3 => exponent_diff(5),
      O => \small_shift[30]_i_4_n_0\
    );
\small_shift[30]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \small_add_reg_n_0_[46]\,
      I1 => exponent_diff(4),
      I2 => \small_add_reg_n_0_[30]\,
      I3 => exponent_diff(5),
      O => \small_shift[30]_i_5_n_0\
    );
\small_shift[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \small_shift[54]_i_2_n_0\,
      I1 => \small_shift[31]_i_2_n_0\,
      I2 => exponent_diff(0),
      I3 => \small_shift[32]_i_2_n_0\,
      O => SHR(31)
    );
\small_shift[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \small_shift[37]_i_3_n_0\,
      I1 => \small_shift[33]_i_3_n_0\,
      I2 => exponent_diff(1),
      I3 => \small_shift[35]_i_3_n_0\,
      I4 => exponent_diff(2),
      I5 => \small_shift[31]_i_3_n_0\,
      O => \small_shift[31]_i_2_n_0\
    );
\small_shift[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000030BB3088"
    )
        port map (
      I0 => \small_add_reg_n_0_[39]\,
      I1 => exponent_diff(3),
      I2 => \small_add_reg_n_0_[47]\,
      I3 => exponent_diff(4),
      I4 => \small_add_reg_n_0_[31]\,
      I5 => exponent_diff(5),
      O => \small_shift[31]_i_3_n_0\
    );
\small_shift[32]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \small_shift[54]_i_2_n_0\,
      I1 => \small_shift[32]_i_2_n_0\,
      I2 => exponent_diff(0),
      I3 => \small_shift[33]_i_2_n_0\,
      O => SHR(32)
    );
\small_shift[32]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \small_shift[38]_i_3_n_0\,
      I1 => \small_shift[34]_i_3_n_0\,
      I2 => exponent_diff(1),
      I3 => \small_shift[36]_i_3_n_0\,
      I4 => exponent_diff(2),
      I5 => \small_shift[32]_i_3_n_0\,
      O => \small_shift[32]_i_2_n_0\
    );
\small_shift[32]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000030BB3088"
    )
        port map (
      I0 => \small_add_reg_n_0_[40]\,
      I1 => exponent_diff(3),
      I2 => \small_add_reg_n_0_[48]\,
      I3 => exponent_diff(4),
      I4 => \small_add_reg_n_0_[32]\,
      I5 => exponent_diff(5),
      O => \small_shift[32]_i_3_n_0\
    );
\small_shift[33]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \small_shift[54]_i_2_n_0\,
      I1 => \small_shift[33]_i_2_n_0\,
      I2 => exponent_diff(0),
      I3 => \small_shift[34]_i_2_n_0\,
      O => SHR(33)
    );
\small_shift[33]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \small_shift[39]_i_3_n_0\,
      I1 => \small_shift[35]_i_3_n_0\,
      I2 => exponent_diff(1),
      I3 => \small_shift[37]_i_3_n_0\,
      I4 => exponent_diff(2),
      I5 => \small_shift[33]_i_3_n_0\,
      O => \small_shift[33]_i_2_n_0\
    );
\small_shift[33]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000030BB3088"
    )
        port map (
      I0 => \small_add_reg_n_0_[41]\,
      I1 => exponent_diff(3),
      I2 => \small_add_reg_n_0_[49]\,
      I3 => exponent_diff(4),
      I4 => \small_add_reg_n_0_[33]\,
      I5 => exponent_diff(5),
      O => \small_shift[33]_i_3_n_0\
    );
\small_shift[34]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \small_shift[54]_i_2_n_0\,
      I1 => \small_shift[34]_i_2_n_0\,
      I2 => exponent_diff(0),
      I3 => \small_shift[35]_i_2_n_0\,
      O => SHR(34)
    );
\small_shift[34]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \small_shift[40]_i_4_n_0\,
      I1 => \small_shift[36]_i_3_n_0\,
      I2 => exponent_diff(1),
      I3 => \small_shift[38]_i_3_n_0\,
      I4 => exponent_diff(2),
      I5 => \small_shift[34]_i_3_n_0\,
      O => \small_shift[34]_i_2_n_0\
    );
\small_shift[34]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000030BB3088"
    )
        port map (
      I0 => \small_add_reg_n_0_[42]\,
      I1 => exponent_diff(3),
      I2 => \small_add_reg_n_0_[50]\,
      I3 => exponent_diff(4),
      I4 => \small_add_reg_n_0_[34]\,
      I5 => exponent_diff(5),
      O => \small_shift[34]_i_3_n_0\
    );
\small_shift[35]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \small_shift[54]_i_2_n_0\,
      I1 => \small_shift[35]_i_2_n_0\,
      I2 => exponent_diff(0),
      I3 => \small_shift[36]_i_2_n_0\,
      O => SHR(35)
    );
\small_shift[35]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \small_shift[41]_i_3_n_0\,
      I1 => \small_shift[37]_i_3_n_0\,
      I2 => exponent_diff(1),
      I3 => \small_shift[39]_i_3_n_0\,
      I4 => exponent_diff(2),
      I5 => \small_shift[35]_i_3_n_0\,
      O => \small_shift[35]_i_2_n_0\
    );
\small_shift[35]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000030BB3088"
    )
        port map (
      I0 => \small_add_reg_n_0_[43]\,
      I1 => exponent_diff(3),
      I2 => \small_add_reg_n_0_[51]\,
      I3 => exponent_diff(4),
      I4 => \small_add_reg_n_0_[35]\,
      I5 => exponent_diff(5),
      O => \small_shift[35]_i_3_n_0\
    );
\small_shift[36]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \small_shift[54]_i_2_n_0\,
      I1 => \small_shift[36]_i_2_n_0\,
      I2 => exponent_diff(0),
      I3 => \small_shift[37]_i_2_n_0\,
      O => SHR(36)
    );
\small_shift[36]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \small_shift[42]_i_4_n_0\,
      I1 => \small_shift[38]_i_3_n_0\,
      I2 => exponent_diff(1),
      I3 => \small_shift[40]_i_4_n_0\,
      I4 => exponent_diff(2),
      I5 => \small_shift[36]_i_3_n_0\,
      O => \small_shift[36]_i_2_n_0\
    );
\small_shift[36]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000030BB3088"
    )
        port map (
      I0 => \small_add_reg_n_0_[44]\,
      I1 => exponent_diff(3),
      I2 => \small_add_reg_n_0_[52]\,
      I3 => exponent_diff(4),
      I4 => \small_add_reg_n_0_[36]\,
      I5 => exponent_diff(5),
      O => \small_shift[36]_i_3_n_0\
    );
\small_shift[37]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \small_shift[54]_i_2_n_0\,
      I1 => \small_shift[37]_i_2_n_0\,
      I2 => exponent_diff(0),
      I3 => \small_shift[38]_i_2_n_0\,
      O => SHR(37)
    );
\small_shift[37]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \small_shift[43]_i_3_n_0\,
      I1 => \small_shift[39]_i_3_n_0\,
      I2 => exponent_diff(1),
      I3 => \small_shift[41]_i_3_n_0\,
      I4 => exponent_diff(2),
      I5 => \small_shift[37]_i_3_n_0\,
      O => \small_shift[37]_i_2_n_0\
    );
\small_shift[37]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000030BB3088"
    )
        port map (
      I0 => \small_add_reg_n_0_[45]\,
      I1 => exponent_diff(3),
      I2 => \small_add_reg_n_0_[53]\,
      I3 => exponent_diff(4),
      I4 => \small_add_reg_n_0_[37]\,
      I5 => exponent_diff(5),
      O => \small_shift[37]_i_3_n_0\
    );
\small_shift[38]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \small_shift[54]_i_2_n_0\,
      I1 => \small_shift[38]_i_2_n_0\,
      I2 => exponent_diff(0),
      I3 => \small_shift[39]_i_2_n_0\,
      O => SHR(38)
    );
\small_shift[38]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \small_shift[40]_i_3_n_0\,
      I1 => \small_shift[40]_i_4_n_0\,
      I2 => exponent_diff(1),
      I3 => \small_shift[42]_i_4_n_0\,
      I4 => exponent_diff(2),
      I5 => \small_shift[38]_i_3_n_0\,
      O => \small_shift[38]_i_2_n_0\
    );
\small_shift[38]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000030BB3088"
    )
        port map (
      I0 => \small_add_reg_n_0_[46]\,
      I1 => exponent_diff(3),
      I2 => \small_add_reg_n_0_[54]\,
      I3 => exponent_diff(4),
      I4 => \small_add_reg_n_0_[38]\,
      I5 => exponent_diff(5),
      O => \small_shift[38]_i_3_n_0\
    );
\small_shift[39]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \small_shift[54]_i_2_n_0\,
      I1 => \small_shift[39]_i_2_n_0\,
      I2 => exponent_diff(0),
      I3 => \small_shift[40]_i_2_n_0\,
      O => SHR(39)
    );
\small_shift[39]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \small_shift[45]_i_3_n_0\,
      I1 => \small_shift[41]_i_3_n_0\,
      I2 => exponent_diff(1),
      I3 => \small_shift[43]_i_3_n_0\,
      I4 => exponent_diff(2),
      I5 => \small_shift[39]_i_3_n_0\,
      O => \small_shift[39]_i_2_n_0\
    );
\small_shift[39]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000B08"
    )
        port map (
      I0 => \small_add_reg_n_0_[47]\,
      I1 => exponent_diff(3),
      I2 => exponent_diff(5),
      I3 => \small_add_reg_n_0_[39]\,
      I4 => exponent_diff(4),
      O => \small_shift[39]_i_3_n_0\
    );
\small_shift[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B800FF000000"
    )
        port map (
      I0 => \small_shift[6]_i_2_n_0\,
      I1 => exponent_diff(1),
      I2 => \small_shift[4]_i_2_n_0\,
      I3 => \small_shift[54]_i_2_n_0\,
      I4 => \small_shift[3]_i_2_n_0\,
      I5 => exponent_diff(0),
      O => SHR(3)
    );
\small_shift[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \small_shift[5]_i_3_n_0\,
      I1 => exponent_diff(1),
      I2 => \small_shift[3]_i_3_n_0\,
      O => \small_shift[3]_i_2_n_0\
    );
\small_shift[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \small_shift[15]_i_4_n_0\,
      I1 => \small_shift[7]_i_4_n_0\,
      I2 => exponent_diff(2),
      I3 => \small_shift[11]_i_4_n_0\,
      I4 => exponent_diff(3),
      I5 => \small_shift[3]_i_4_n_0\,
      O => \small_shift[3]_i_3_n_0\
    );
\small_shift[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \small_add_reg_n_0_[51]\,
      I1 => \small_add_reg_n_0_[19]\,
      I2 => exponent_diff(4),
      I3 => \small_add_reg_n_0_[35]\,
      I4 => exponent_diff(5),
      I5 => \small_add_reg_n_0_[3]\,
      O => \small_shift[3]_i_4_n_0\
    );
\small_shift[40]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B800FF000000"
    )
        port map (
      I0 => \small_shift[43]_i_2_n_0\,
      I1 => exponent_diff(1),
      I2 => \small_shift[41]_i_2_n_0\,
      I3 => \small_shift[54]_i_2_n_0\,
      I4 => \small_shift[40]_i_2_n_0\,
      I5 => exponent_diff(0),
      O => SHR(40)
    );
\small_shift[40]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \small_shift[42]_i_3_n_0\,
      I1 => \small_shift[42]_i_4_n_0\,
      I2 => exponent_diff(1),
      I3 => \small_shift[40]_i_3_n_0\,
      I4 => exponent_diff(2),
      I5 => \small_shift[40]_i_4_n_0\,
      O => \small_shift[40]_i_2_n_0\
    );
\small_shift[40]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000B08"
    )
        port map (
      I0 => \small_add_reg_n_0_[52]\,
      I1 => exponent_diff(3),
      I2 => exponent_diff(5),
      I3 => \small_add_reg_n_0_[44]\,
      I4 => exponent_diff(4),
      O => \small_shift[40]_i_3_n_0\
    );
\small_shift[40]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000B08"
    )
        port map (
      I0 => \small_add_reg_n_0_[48]\,
      I1 => exponent_diff(3),
      I2 => exponent_diff(5),
      I3 => \small_add_reg_n_0_[40]\,
      I4 => exponent_diff(4),
      O => \small_shift[40]_i_4_n_0\
    );
\small_shift[41]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => \small_shift[43]_i_2_n_0\,
      I1 => exponent_diff(1),
      I2 => \small_shift[41]_i_2_n_0\,
      I3 => \small_shift[54]_i_2_n_0\,
      I4 => exponent_diff(0),
      I5 => \small_shift[42]_i_2_n_0\,
      O => SHR(41)
    );
\small_shift[41]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \small_shift[45]_i_3_n_0\,
      I1 => exponent_diff(2),
      I2 => \small_shift[41]_i_3_n_0\,
      O => \small_shift[41]_i_2_n_0\
    );
\small_shift[41]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000B08"
    )
        port map (
      I0 => \small_add_reg_n_0_[49]\,
      I1 => exponent_diff(3),
      I2 => exponent_diff(5),
      I3 => \small_add_reg_n_0_[41]\,
      I4 => exponent_diff(4),
      O => \small_shift[41]_i_3_n_0\
    );
\small_shift[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B800FF000000"
    )
        port map (
      I0 => \small_shift[45]_i_2_n_0\,
      I1 => exponent_diff(1),
      I2 => \small_shift[43]_i_2_n_0\,
      I3 => \small_shift[54]_i_2_n_0\,
      I4 => \small_shift[42]_i_2_n_0\,
      I5 => exponent_diff(0),
      O => SHR(42)
    );
\small_shift[42]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00B8B8"
    )
        port map (
      I0 => \small_shift[42]_i_3_n_0\,
      I1 => exponent_diff(2),
      I2 => \small_shift[42]_i_4_n_0\,
      I3 => \small_shift[44]_i_3_n_0\,
      I4 => exponent_diff(1),
      O => \small_shift[42]_i_2_n_0\
    );
\small_shift[42]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000B08"
    )
        port map (
      I0 => \small_add_reg_n_0_[54]\,
      I1 => exponent_diff(3),
      I2 => exponent_diff(5),
      I3 => \small_add_reg_n_0_[46]\,
      I4 => exponent_diff(4),
      O => \small_shift[42]_i_3_n_0\
    );
\small_shift[42]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000B08"
    )
        port map (
      I0 => \small_add_reg_n_0_[50]\,
      I1 => exponent_diff(3),
      I2 => exponent_diff(5),
      I3 => \small_add_reg_n_0_[42]\,
      I4 => exponent_diff(4),
      O => \small_shift[42]_i_4_n_0\
    );
\small_shift[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => \small_shift[45]_i_2_n_0\,
      I1 => exponent_diff(1),
      I2 => \small_shift[43]_i_2_n_0\,
      I3 => \small_shift[54]_i_2_n_0\,
      I4 => exponent_diff(0),
      I5 => \small_shift[44]_i_2_n_0\,
      O => SHR(43)
    );
\small_shift[43]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => exponent_diff(4),
      I1 => \small_add_reg_n_0_[47]\,
      I2 => exponent_diff(5),
      I3 => exponent_diff(3),
      I4 => exponent_diff(2),
      I5 => \small_shift[43]_i_3_n_0\,
      O => \small_shift[43]_i_2_n_0\
    );
\small_shift[43]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000B08"
    )
        port map (
      I0 => \small_add_reg_n_0_[51]\,
      I1 => exponent_diff(3),
      I2 => exponent_diff(5),
      I3 => \small_add_reg_n_0_[43]\,
      I4 => exponent_diff(4),
      O => \small_shift[43]_i_3_n_0\
    );
\small_shift[44]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B800FF000000"
    )
        port map (
      I0 => \small_shift[47]_i_2_n_0\,
      I1 => exponent_diff(1),
      I2 => \small_shift[45]_i_2_n_0\,
      I3 => \small_shift[54]_i_2_n_0\,
      I4 => \small_shift[44]_i_2_n_0\,
      I5 => exponent_diff(0),
      O => SHR(44)
    );
\small_shift[44]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \small_shift[46]_i_3_n_0\,
      I1 => exponent_diff(1),
      I2 => \small_shift[44]_i_3_n_0\,
      O => \small_shift[44]_i_2_n_0\
    );
\small_shift[44]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => exponent_diff(4),
      I1 => \small_add_reg_n_0_[48]\,
      I2 => exponent_diff(5),
      I3 => exponent_diff(3),
      I4 => exponent_diff(2),
      I5 => \small_shift[40]_i_3_n_0\,
      O => \small_shift[44]_i_3_n_0\
    );
\small_shift[45]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => \small_shift[47]_i_2_n_0\,
      I1 => exponent_diff(1),
      I2 => \small_shift[45]_i_2_n_0\,
      I3 => \small_shift[54]_i_2_n_0\,
      I4 => exponent_diff(0),
      I5 => \small_shift[46]_i_2_n_0\,
      O => SHR(45)
    );
\small_shift[45]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => exponent_diff(4),
      I1 => \small_add_reg_n_0_[49]\,
      I2 => exponent_diff(5),
      I3 => exponent_diff(3),
      I4 => exponent_diff(2),
      I5 => \small_shift[45]_i_3_n_0\,
      O => \small_shift[45]_i_2_n_0\
    );
\small_shift[45]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000B08"
    )
        port map (
      I0 => \small_add_reg_n_0_[53]\,
      I1 => exponent_diff(3),
      I2 => exponent_diff(5),
      I3 => \small_add_reg_n_0_[45]\,
      I4 => exponent_diff(4),
      O => \small_shift[45]_i_3_n_0\
    );
\small_shift[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B800FF000000"
    )
        port map (
      I0 => \small_shift[49]_i_2_n_0\,
      I1 => exponent_diff(1),
      I2 => \small_shift[47]_i_2_n_0\,
      I3 => \small_shift[54]_i_2_n_0\,
      I4 => \small_shift[46]_i_2_n_0\,
      I5 => exponent_diff(0),
      O => SHR(46)
    );
\small_shift[46]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \small_shift[48]_i_3_n_0\,
      I1 => exponent_diff(1),
      I2 => \small_shift[46]_i_3_n_0\,
      O => \small_shift[46]_i_2_n_0\
    );
\small_shift[46]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => exponent_diff(4),
      I1 => \small_add_reg_n_0_[50]\,
      I2 => exponent_diff(5),
      I3 => exponent_diff(3),
      I4 => exponent_diff(2),
      I5 => \small_shift[42]_i_3_n_0\,
      O => \small_shift[46]_i_3_n_0\
    );
\small_shift[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => \small_shift[49]_i_2_n_0\,
      I1 => exponent_diff(1),
      I2 => \small_shift[47]_i_2_n_0\,
      I3 => \small_shift[54]_i_2_n_0\,
      I4 => exponent_diff(0),
      I5 => \small_shift[48]_i_2_n_0\,
      O => SHR(47)
    );
\small_shift[47]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000B08"
    )
        port map (
      I0 => \small_add_reg_n_0_[51]\,
      I1 => exponent_diff(2),
      I2 => exponent_diff(4),
      I3 => \small_add_reg_n_0_[47]\,
      I4 => exponent_diff(5),
      I5 => exponent_diff(3),
      O => \small_shift[47]_i_2_n_0\
    );
\small_shift[48]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B800FF000000"
    )
        port map (
      I0 => \small_shift[51]_i_3_n_0\,
      I1 => exponent_diff(1),
      I2 => \small_shift[49]_i_2_n_0\,
      I3 => \small_shift[54]_i_2_n_0\,
      I4 => \small_shift[48]_i_2_n_0\,
      I5 => exponent_diff(0),
      O => SHR(48)
    );
\small_shift[48]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \small_shift[50]_i_3_n_0\,
      I1 => exponent_diff(1),
      I2 => \small_shift[48]_i_3_n_0\,
      O => \small_shift[48]_i_2_n_0\
    );
\small_shift[48]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000B08"
    )
        port map (
      I0 => \small_add_reg_n_0_[52]\,
      I1 => exponent_diff(2),
      I2 => exponent_diff(4),
      I3 => \small_add_reg_n_0_[48]\,
      I4 => exponent_diff(5),
      I5 => exponent_diff(3),
      O => \small_shift[48]_i_3_n_0\
    );
\small_shift[49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => \small_shift[51]_i_3_n_0\,
      I1 => exponent_diff(1),
      I2 => \small_shift[49]_i_2_n_0\,
      I3 => \small_shift[54]_i_2_n_0\,
      I4 => exponent_diff(0),
      I5 => \small_shift[50]_i_2_n_0\,
      O => SHR(49)
    );
\small_shift[49]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000B08"
    )
        port map (
      I0 => \small_add_reg_n_0_[53]\,
      I1 => exponent_diff(2),
      I2 => exponent_diff(4),
      I3 => \small_add_reg_n_0_[49]\,
      I4 => exponent_diff(5),
      I5 => exponent_diff(3),
      O => \small_shift[49]_i_2_n_0\
    );
\small_shift[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => \small_shift[6]_i_2_n_0\,
      I1 => exponent_diff(1),
      I2 => \small_shift[4]_i_2_n_0\,
      I3 => \small_shift[54]_i_2_n_0\,
      I4 => exponent_diff(0),
      I5 => \small_shift[5]_i_2_n_0\,
      O => SHR(4)
    );
\small_shift[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \small_shift[16]_i_3_n_0\,
      I1 => \small_shift[8]_i_3_n_0\,
      I2 => exponent_diff(2),
      I3 => \small_shift[12]_i_3_n_0\,
      I4 => exponent_diff(3),
      I5 => \small_shift[4]_i_3_n_0\,
      O => \small_shift[4]_i_2_n_0\
    );
\small_shift[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \small_add_reg_n_0_[52]\,
      I1 => \small_add_reg_n_0_[20]\,
      I2 => exponent_diff(4),
      I3 => \small_add_reg_n_0_[36]\,
      I4 => exponent_diff(5),
      I5 => \small_add_reg_n_0_[4]\,
      O => \small_shift[4]_i_3_n_0\
    );
\small_shift[50]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B800FF000000"
    )
        port map (
      I0 => \small_shift[51]_i_2_n_0\,
      I1 => exponent_diff(1),
      I2 => \small_shift[51]_i_3_n_0\,
      I3 => \small_shift[54]_i_2_n_0\,
      I4 => \small_shift[50]_i_2_n_0\,
      I5 => exponent_diff(0),
      O => SHR(50)
    );
\small_shift[50]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \small_shift[52]_i_2_n_0\,
      I1 => exponent_diff(1),
      I2 => \small_shift[50]_i_3_n_0\,
      O => \small_shift[50]_i_2_n_0\
    );
\small_shift[50]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000B08"
    )
        port map (
      I0 => \small_add_reg_n_0_[54]\,
      I1 => exponent_diff(2),
      I2 => exponent_diff(4),
      I3 => \small_add_reg_n_0_[50]\,
      I4 => exponent_diff(5),
      I5 => exponent_diff(3),
      O => \small_shift[50]_i_3_n_0\
    );
\small_shift[51]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => \small_shift[51]_i_2_n_0\,
      I1 => exponent_diff(1),
      I2 => \small_shift[51]_i_3_n_0\,
      I3 => \small_shift[54]_i_2_n_0\,
      I4 => exponent_diff(0),
      I5 => \small_shift[51]_i_4_n_0\,
      O => SHR(51)
    );
\small_shift[51]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => exponent_diff(3),
      I1 => exponent_diff(5),
      I2 => \small_add_reg_n_0_[53]\,
      I3 => exponent_diff(4),
      I4 => exponent_diff(2),
      O => \small_shift[51]_i_2_n_0\
    );
\small_shift[51]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => exponent_diff(3),
      I1 => exponent_diff(5),
      I2 => \small_add_reg_n_0_[51]\,
      I3 => exponent_diff(4),
      I4 => exponent_diff(2),
      O => \small_shift[51]_i_3_n_0\
    );
\small_shift[51]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \small_shift[52]_i_3_n_0\,
      I1 => exponent_diff(1),
      I2 => \small_shift[52]_i_2_n_0\,
      O => \small_shift[51]_i_4_n_0\
    );
\small_shift[52]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA8080000A808"
    )
        port map (
      I0 => \small_shift[54]_i_2_n_0\,
      I1 => \small_shift[52]_i_2_n_0\,
      I2 => exponent_diff(1),
      I3 => \small_shift[52]_i_3_n_0\,
      I4 => exponent_diff(0),
      I5 => \small_shift[53]_i_2_n_0\,
      O => SHR(52)
    );
\small_shift[52]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => exponent_diff(3),
      I1 => exponent_diff(5),
      I2 => \small_add_reg_n_0_[52]\,
      I3 => exponent_diff(4),
      I4 => exponent_diff(2),
      O => \small_shift[52]_i_2_n_0\
    );
\small_shift[52]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => exponent_diff(3),
      I1 => exponent_diff(5),
      I2 => \small_add_reg_n_0_[54]\,
      I3 => exponent_diff(4),
      I4 => exponent_diff(2),
      O => \small_shift[52]_i_3_n_0\
    );
\small_shift[53]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \small_shift[54]_i_2_n_0\,
      I1 => \small_shift[53]_i_2_n_0\,
      I2 => exponent_diff(0),
      I3 => \small_shift[54]_i_3_n_0\,
      O => SHR(53)
    );
\small_shift[53]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => exponent_diff(2),
      I1 => exponent_diff(4),
      I2 => \small_add_reg_n_0_[53]\,
      I3 => exponent_diff(5),
      I4 => exponent_diff(3),
      I5 => exponent_diff(1),
      O => \small_shift[53]_i_2_n_0\
    );
\small_shift[54]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \small_shift[54]_i_2_n_0\,
      I1 => exponent_diff(0),
      I2 => \small_shift[54]_i_3_n_0\,
      O => SHR(54)
    );
\small_shift[54]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => exponent_diff(10),
      I1 => exponent_diff(7),
      I2 => exponent_diff(6),
      I3 => exponent_diff(9),
      I4 => exponent_diff(8),
      O => \small_shift[54]_i_2_n_0\
    );
\small_shift[54]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => exponent_diff(2),
      I1 => exponent_diff(4),
      I2 => \small_add_reg_n_0_[54]\,
      I3 => exponent_diff(5),
      I4 => exponent_diff(3),
      I5 => exponent_diff(1),
      O => \small_shift[54]_i_3_n_0\
    );
\small_shift[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B800FF000000"
    )
        port map (
      I0 => \small_shift[8]_i_2_n_0\,
      I1 => exponent_diff(1),
      I2 => \small_shift[6]_i_2_n_0\,
      I3 => \small_shift[54]_i_2_n_0\,
      I4 => \small_shift[5]_i_2_n_0\,
      I5 => exponent_diff(0),
      O => SHR(5)
    );
\small_shift[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \small_shift[7]_i_3_n_0\,
      I1 => exponent_diff(1),
      I2 => \small_shift[5]_i_3_n_0\,
      O => \small_shift[5]_i_2_n_0\
    );
\small_shift[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \small_shift[17]_i_4_n_0\,
      I1 => \small_shift[9]_i_4_n_0\,
      I2 => exponent_diff(2),
      I3 => \small_shift[13]_i_4_n_0\,
      I4 => exponent_diff(3),
      I5 => \small_shift[5]_i_4_n_0\,
      O => \small_shift[5]_i_3_n_0\
    );
\small_shift[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \small_add_reg_n_0_[53]\,
      I1 => \small_add_reg_n_0_[21]\,
      I2 => exponent_diff(4),
      I3 => \small_add_reg_n_0_[37]\,
      I4 => exponent_diff(5),
      I5 => \small_add_reg_n_0_[5]\,
      O => \small_shift[5]_i_4_n_0\
    );
\small_shift[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => \small_shift[8]_i_2_n_0\,
      I1 => exponent_diff(1),
      I2 => \small_shift[6]_i_2_n_0\,
      I3 => \small_shift[54]_i_2_n_0\,
      I4 => exponent_diff(0),
      I5 => \small_shift[7]_i_2_n_0\,
      O => SHR(6)
    );
\small_shift[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \small_shift[18]_i_3_n_0\,
      I1 => \small_shift[10]_i_3_n_0\,
      I2 => exponent_diff(2),
      I3 => \small_shift[14]_i_3_n_0\,
      I4 => exponent_diff(3),
      I5 => \small_shift[6]_i_3_n_0\,
      O => \small_shift[6]_i_2_n_0\
    );
\small_shift[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \small_add_reg_n_0_[54]\,
      I1 => \small_add_reg_n_0_[22]\,
      I2 => exponent_diff(4),
      I3 => \small_add_reg_n_0_[38]\,
      I4 => exponent_diff(5),
      I5 => \small_add_reg_n_0_[6]\,
      O => \small_shift[6]_i_3_n_0\
    );
\small_shift[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B800FF000000"
    )
        port map (
      I0 => \small_shift[10]_i_2_n_0\,
      I1 => exponent_diff(1),
      I2 => \small_shift[8]_i_2_n_0\,
      I3 => \small_shift[54]_i_2_n_0\,
      I4 => \small_shift[7]_i_2_n_0\,
      I5 => exponent_diff(0),
      O => SHR(7)
    );
\small_shift[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \small_shift[9]_i_3_n_0\,
      I1 => exponent_diff(1),
      I2 => \small_shift[7]_i_3_n_0\,
      O => \small_shift[7]_i_2_n_0\
    );
\small_shift[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \small_shift[19]_i_4_n_0\,
      I1 => \small_shift[11]_i_4_n_0\,
      I2 => exponent_diff(2),
      I3 => \small_shift[15]_i_4_n_0\,
      I4 => exponent_diff(3),
      I5 => \small_shift[7]_i_4_n_0\,
      O => \small_shift[7]_i_3_n_0\
    );
\small_shift[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \small_add_reg_n_0_[23]\,
      I1 => exponent_diff(4),
      I2 => \small_add_reg_n_0_[39]\,
      I3 => exponent_diff(5),
      I4 => \small_add_reg_n_0_[7]\,
      O => \small_shift[7]_i_4_n_0\
    );
\small_shift[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => \small_shift[10]_i_2_n_0\,
      I1 => exponent_diff(1),
      I2 => \small_shift[8]_i_2_n_0\,
      I3 => \small_shift[54]_i_2_n_0\,
      I4 => exponent_diff(0),
      I5 => \small_shift[9]_i_2_n_0\,
      O => SHR(8)
    );
\small_shift[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \small_shift[20]_i_3_n_0\,
      I1 => \small_shift[12]_i_3_n_0\,
      I2 => exponent_diff(2),
      I3 => \small_shift[16]_i_3_n_0\,
      I4 => exponent_diff(3),
      I5 => \small_shift[8]_i_3_n_0\,
      O => \small_shift[8]_i_2_n_0\
    );
\small_shift[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \small_add_reg_n_0_[24]\,
      I1 => exponent_diff(4),
      I2 => \small_add_reg_n_0_[40]\,
      I3 => exponent_diff(5),
      I4 => \small_add_reg_n_0_[8]\,
      O => \small_shift[8]_i_3_n_0\
    );
\small_shift[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B800FF000000"
    )
        port map (
      I0 => \small_shift[12]_i_2_n_0\,
      I1 => exponent_diff(1),
      I2 => \small_shift[10]_i_2_n_0\,
      I3 => \small_shift[54]_i_2_n_0\,
      I4 => \small_shift[9]_i_2_n_0\,
      I5 => exponent_diff(0),
      O => SHR(9)
    );
\small_shift[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \small_shift[11]_i_3_n_0\,
      I1 => exponent_diff(1),
      I2 => \small_shift[9]_i_3_n_0\,
      O => \small_shift[9]_i_2_n_0\
    );
\small_shift[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \small_shift[21]_i_4_n_0\,
      I1 => \small_shift[13]_i_4_n_0\,
      I2 => exponent_diff(2),
      I3 => \small_shift[17]_i_4_n_0\,
      I4 => exponent_diff(3),
      I5 => \small_shift[9]_i_4_n_0\,
      O => \small_shift[9]_i_3_n_0\
    );
\small_shift[9]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \small_add_reg_n_0_[25]\,
      I1 => exponent_diff(4),
      I2 => \small_add_reg_n_0_[41]\,
      I3 => exponent_diff(5),
      I4 => \small_add_reg_n_0_[9]\,
      O => \small_shift[9]_i_4_n_0\
    );
\small_shift_3[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBBBF888"
    )
        port map (
      I0 => small_shift(0),
      I1 => \exponent_2_reg[0]_0\,
      I2 => \small_shift_3[54]_i_2_n_0\,
      I3 => \small_shift_3[0]_i_2_n_0\,
      I4 => \small_shift_3_reg_n_0_[0]\,
      O => \small_shift_3[0]_i_1_n_0\
    );
\small_shift_3[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \small_shift_3[0]_i_3_n_0\,
      I1 => \small_shift_3[54]_i_12_n_0\,
      I2 => \small_shift_3[0]_i_4_n_0\,
      I3 => small_is_denorm_i_2_n_0,
      I4 => \small_shift_3[54]_i_16_n_0\,
      I5 => \small_shift_3[0]_i_5_n_0\,
      O => \small_shift_3[0]_i_2_n_0\
    );
\small_shift_3[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => mantissa_small(14),
      I1 => mantissa_small(15),
      I2 => mantissa_small(12),
      I3 => mantissa_small(13),
      I4 => \small_shift_3[54]_i_11_n_0\,
      O => \small_shift_3[0]_i_3_n_0\
    );
\small_shift_3[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => mantissa_small(6),
      I1 => mantissa_small(7),
      I2 => mantissa_small(4),
      I3 => mantissa_small(5),
      I4 => \small_shift_3[54]_i_13_n_0\,
      O => \small_shift_3[0]_i_4_n_0\
    );
\small_shift_3[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \small_shift_3[54]_i_29_n_0\,
      I1 => \small_shift_3[0]_i_6_n_0\,
      I2 => \small_shift_3[54]_i_28_n_0\,
      I3 => \small_shift_3[0]_i_7_n_0\,
      O => \small_shift_3[0]_i_5_n_0\
    );
\small_shift_3[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => mantissa_small(29),
      I1 => mantissa_small(28),
      I2 => mantissa_small(31),
      I3 => mantissa_small(30),
      O => \small_shift_3[0]_i_6_n_0\
    );
\small_shift_3[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => mantissa_small(37),
      I1 => mantissa_small(36),
      I2 => mantissa_small(39),
      I3 => mantissa_small(38),
      O => \small_shift_3[0]_i_7_n_0\
    );
\small_shift_3[54]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFAAA8"
    )
        port map (
      I0 => \small_shift_3[54]_i_2_n_0\,
      I1 => \small_shift_3[54]_i_3_n_0\,
      I2 => \small_shift_3[54]_i_4_n_0\,
      I3 => \small_shift_3[54]_i_5_n_0\,
      I4 => rst,
      O => small_shift_3(55)
    );
\small_shift_3[54]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => small_shift(8),
      I1 => small_shift(9),
      I2 => small_shift(10),
      I3 => small_shift(11),
      I4 => \small_shift_3[54]_i_26_n_0\,
      O => \small_shift_3[54]_i_10_n_0\
    );
\small_shift_3[54]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => mantissa_small(17),
      I1 => mantissa_small(16),
      I2 => mantissa_small(19),
      I3 => mantissa_small(18),
      O => \small_shift_3[54]_i_11_n_0\
    );
\small_shift_3[54]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => mantissa_small(22),
      I1 => mantissa_small(23),
      I2 => mantissa_small(20),
      I3 => mantissa_small(21),
      I4 => \small_shift_3[54]_i_27_n_0\,
      O => \small_shift_3[54]_i_12_n_0\
    );
\small_shift_3[54]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => mantissa_small(9),
      I1 => mantissa_small(8),
      I2 => mantissa_small(11),
      I3 => mantissa_small(10),
      O => \small_shift_3[54]_i_13_n_0\
    );
\small_shift_3[54]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => mantissa_small(38),
      I1 => mantissa_small(39),
      I2 => mantissa_small(36),
      I3 => mantissa_small(37),
      I4 => \small_shift_3[54]_i_28_n_0\,
      O => \small_shift_3[54]_i_14_n_0\
    );
\small_shift_3[54]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => mantissa_small(30),
      I1 => mantissa_small(31),
      I2 => mantissa_small(28),
      I3 => mantissa_small(29),
      I4 => \small_shift_3[54]_i_29_n_0\,
      O => \small_shift_3[54]_i_15_n_0\
    );
\small_shift_3[54]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \small_shift_3[54]_i_30_n_0\,
      I1 => mantissa_small(45),
      I2 => mantissa_small(44),
      I3 => mantissa_small(47),
      I4 => mantissa_small(46),
      I5 => \small_shift_3[54]_i_31_n_0\,
      O => \small_shift_3[54]_i_16_n_0\
    );
\small_shift_3[54]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => small_shift(43),
      I1 => small_shift(42),
      I2 => small_shift(41),
      I3 => small_shift(40),
      O => \small_shift_3[54]_i_17_n_0\
    );
\small_shift_3[54]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => small_shift(47),
      I1 => small_shift(46),
      I2 => small_shift(45),
      I3 => small_shift(44),
      O => \small_shift_3[54]_i_18_n_0\
    );
\small_shift_3[54]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => small_shift(51),
      I1 => small_shift(50),
      I2 => small_shift(49),
      I3 => small_shift(48),
      O => \small_shift_3[54]_i_19_n_0\
    );
\small_shift_3[54]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \small_shift_3[54]_i_6_n_0\,
      I1 => \small_shift_3[54]_i_7_n_0\,
      I2 => \small_shift_3[54]_i_8_n_0\,
      I3 => \small_shift_3[54]_i_9_n_0\,
      I4 => \small_shift_3[54]_i_10_n_0\,
      O => \small_shift_3[54]_i_2_n_0\
    );
\small_shift_3[54]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => small_shift(54),
      I1 => \exponent_2_reg[0]_0\,
      I2 => small_shift(53),
      I3 => small_shift(52),
      O => \small_shift_3[54]_i_20_n_0\
    );
\small_shift_3[54]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => small_shift(7),
      I1 => small_shift(6),
      I2 => small_shift(5),
      I3 => small_shift(4),
      O => \small_shift_3[54]_i_21_n_0\
    );
\small_shift_3[54]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => small_shift(3),
      I1 => small_shift(2),
      I2 => small_shift(1),
      I3 => small_shift(0),
      O => \small_shift_3[54]_i_22_n_0\
    );
\small_shift_3[54]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => small_shift(39),
      I1 => small_shift(38),
      I2 => small_shift(37),
      I3 => small_shift(36),
      O => \small_shift_3[54]_i_23_n_0\
    );
\small_shift_3[54]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => small_shift(31),
      I1 => small_shift(30),
      I2 => small_shift(29),
      I3 => small_shift(28),
      O => \small_shift_3[54]_i_24_n_0\
    );
\small_shift_3[54]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => small_shift(23),
      I1 => small_shift(22),
      I2 => small_shift(21),
      I3 => small_shift(20),
      O => \small_shift_3[54]_i_25_n_0\
    );
\small_shift_3[54]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => small_shift(15),
      I1 => small_shift(14),
      I2 => small_shift(13),
      I3 => small_shift(12),
      O => \small_shift_3[54]_i_26_n_0\
    );
\small_shift_3[54]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => mantissa_small(25),
      I1 => mantissa_small(24),
      I2 => mantissa_small(27),
      I3 => mantissa_small(26),
      O => \small_shift_3[54]_i_27_n_0\
    );
\small_shift_3[54]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => mantissa_small(41),
      I1 => mantissa_small(40),
      I2 => mantissa_small(43),
      I3 => mantissa_small(42),
      O => \small_shift_3[54]_i_28_n_0\
    );
\small_shift_3[54]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => mantissa_small(33),
      I1 => mantissa_small(32),
      I2 => mantissa_small(35),
      I3 => mantissa_small(34),
      O => \small_shift_3[54]_i_29_n_0\
    );
\small_shift_3[54]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \small_shift_3[54]_i_11_n_0\,
      I1 => mantissa_small(13),
      I2 => mantissa_small(12),
      I3 => mantissa_small(15),
      I4 => mantissa_small(14),
      I5 => \small_shift_3[54]_i_12_n_0\,
      O => \small_shift_3[54]_i_3_n_0\
    );
\small_shift_3[54]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => mantissa_small(49),
      I1 => mantissa_small(48),
      I2 => mantissa_small(51),
      I3 => mantissa_small(50),
      O => \small_shift_3[54]_i_30_n_0\
    );
\small_shift_3[54]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => mantissa_small(1),
      I1 => mantissa_small(0),
      I2 => mantissa_small(3),
      I3 => mantissa_small(2),
      O => \small_shift_3[54]_i_31_n_0\
    );
\small_shift_3[54]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \small_shift_3[54]_i_13_n_0\,
      I1 => mantissa_small(5),
      I2 => mantissa_small(4),
      I3 => mantissa_small(7),
      I4 => mantissa_small(6),
      I5 => small_is_denorm_i_2_n_0,
      O => \small_shift_3[54]_i_4_n_0\
    );
\small_shift_3[54]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \small_shift_3[54]_i_14_n_0\,
      I1 => \small_shift_3[54]_i_15_n_0\,
      I2 => \small_shift_3[54]_i_16_n_0\,
      O => \small_shift_3[54]_i_5_n_0\
    );
\small_shift_3[54]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \small_shift_3[54]_i_17_n_0\,
      I1 => \small_shift_3[54]_i_18_n_0\,
      I2 => \small_shift_3[54]_i_19_n_0\,
      I3 => \small_shift_3[54]_i_20_n_0\,
      I4 => \small_shift_3[54]_i_21_n_0\,
      I5 => \small_shift_3[54]_i_22_n_0\,
      O => \small_shift_3[54]_i_6_n_0\
    );
\small_shift_3[54]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => small_shift(32),
      I1 => small_shift(33),
      I2 => small_shift(34),
      I3 => small_shift(35),
      I4 => \small_shift_3[54]_i_23_n_0\,
      O => \small_shift_3[54]_i_7_n_0\
    );
\small_shift_3[54]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => small_shift(24),
      I1 => small_shift(25),
      I2 => small_shift(26),
      I3 => small_shift(27),
      I4 => \small_shift_3[54]_i_24_n_0\,
      O => \small_shift_3[54]_i_8_n_0\
    );
\small_shift_3[54]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => small_shift(16),
      I1 => small_shift(17),
      I2 => small_shift(18),
      I3 => small_shift(19),
      I4 => \small_shift_3[54]_i_25_n_0\,
      O => \small_shift_3[54]_i_9_n_0\
    );
\small_shift_3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \small_shift_3[0]_i_1_n_0\,
      Q => \small_shift_3_reg_n_0_[0]\,
      R => rst
    );
\small_shift_3_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => small_shift(10),
      Q => \small_shift_3_reg_n_0_[10]\,
      R => small_shift_3(55)
    );
\small_shift_3_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => small_shift(11),
      Q => \small_shift_3_reg_n_0_[11]\,
      R => small_shift_3(55)
    );
\small_shift_3_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => small_shift(12),
      Q => \small_shift_3_reg_n_0_[12]\,
      R => small_shift_3(55)
    );
\small_shift_3_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => small_shift(13),
      Q => \small_shift_3_reg_n_0_[13]\,
      R => small_shift_3(55)
    );
\small_shift_3_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => small_shift(14),
      Q => \small_shift_3_reg_n_0_[14]\,
      R => small_shift_3(55)
    );
\small_shift_3_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => small_shift(15),
      Q => \small_shift_3_reg_n_0_[15]\,
      R => small_shift_3(55)
    );
\small_shift_3_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => small_shift(16),
      Q => \small_shift_3_reg_n_0_[16]\,
      R => small_shift_3(55)
    );
\small_shift_3_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => small_shift(17),
      Q => \small_shift_3_reg_n_0_[17]\,
      R => small_shift_3(55)
    );
\small_shift_3_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => small_shift(18),
      Q => \small_shift_3_reg_n_0_[18]\,
      R => small_shift_3(55)
    );
\small_shift_3_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => small_shift(19),
      Q => \small_shift_3_reg_n_0_[19]\,
      R => small_shift_3(55)
    );
\small_shift_3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => small_shift(1),
      Q => \small_shift_3_reg_n_0_[1]\,
      R => small_shift_3(55)
    );
\small_shift_3_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => small_shift(20),
      Q => \small_shift_3_reg_n_0_[20]\,
      R => small_shift_3(55)
    );
\small_shift_3_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => small_shift(21),
      Q => \small_shift_3_reg_n_0_[21]\,
      R => small_shift_3(55)
    );
\small_shift_3_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => small_shift(22),
      Q => \small_shift_3_reg_n_0_[22]\,
      R => small_shift_3(55)
    );
\small_shift_3_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => small_shift(23),
      Q => \small_shift_3_reg_n_0_[23]\,
      R => small_shift_3(55)
    );
\small_shift_3_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => small_shift(24),
      Q => \small_shift_3_reg_n_0_[24]\,
      R => small_shift_3(55)
    );
\small_shift_3_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => small_shift(25),
      Q => \small_shift_3_reg_n_0_[25]\,
      R => small_shift_3(55)
    );
\small_shift_3_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => small_shift(26),
      Q => \small_shift_3_reg_n_0_[26]\,
      R => small_shift_3(55)
    );
\small_shift_3_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => small_shift(27),
      Q => \small_shift_3_reg_n_0_[27]\,
      R => small_shift_3(55)
    );
\small_shift_3_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => small_shift(28),
      Q => \small_shift_3_reg_n_0_[28]\,
      R => small_shift_3(55)
    );
\small_shift_3_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => small_shift(29),
      Q => \small_shift_3_reg_n_0_[29]\,
      R => small_shift_3(55)
    );
\small_shift_3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => small_shift(2),
      Q => \small_shift_3_reg_n_0_[2]\,
      R => small_shift_3(55)
    );
\small_shift_3_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => small_shift(30),
      Q => \small_shift_3_reg_n_0_[30]\,
      R => small_shift_3(55)
    );
\small_shift_3_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => small_shift(31),
      Q => \small_shift_3_reg_n_0_[31]\,
      R => small_shift_3(55)
    );
\small_shift_3_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => small_shift(32),
      Q => \small_shift_3_reg_n_0_[32]\,
      R => small_shift_3(55)
    );
\small_shift_3_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => small_shift(33),
      Q => \small_shift_3_reg_n_0_[33]\,
      R => small_shift_3(55)
    );
\small_shift_3_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => small_shift(34),
      Q => \small_shift_3_reg_n_0_[34]\,
      R => small_shift_3(55)
    );
\small_shift_3_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => small_shift(35),
      Q => \small_shift_3_reg_n_0_[35]\,
      R => small_shift_3(55)
    );
\small_shift_3_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => small_shift(36),
      Q => \small_shift_3_reg_n_0_[36]\,
      R => small_shift_3(55)
    );
\small_shift_3_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => small_shift(37),
      Q => \small_shift_3_reg_n_0_[37]\,
      R => small_shift_3(55)
    );
\small_shift_3_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => small_shift(38),
      Q => \small_shift_3_reg_n_0_[38]\,
      R => small_shift_3(55)
    );
\small_shift_3_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => small_shift(39),
      Q => \small_shift_3_reg_n_0_[39]\,
      R => small_shift_3(55)
    );
\small_shift_3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => small_shift(3),
      Q => \small_shift_3_reg_n_0_[3]\,
      R => small_shift_3(55)
    );
\small_shift_3_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => small_shift(40),
      Q => \small_shift_3_reg_n_0_[40]\,
      R => small_shift_3(55)
    );
\small_shift_3_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => small_shift(41),
      Q => \small_shift_3_reg_n_0_[41]\,
      R => small_shift_3(55)
    );
\small_shift_3_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => small_shift(42),
      Q => \small_shift_3_reg_n_0_[42]\,
      R => small_shift_3(55)
    );
\small_shift_3_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => small_shift(43),
      Q => \small_shift_3_reg_n_0_[43]\,
      R => small_shift_3(55)
    );
\small_shift_3_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => small_shift(44),
      Q => \small_shift_3_reg_n_0_[44]\,
      R => small_shift_3(55)
    );
\small_shift_3_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => small_shift(45),
      Q => \small_shift_3_reg_n_0_[45]\,
      R => small_shift_3(55)
    );
\small_shift_3_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => small_shift(46),
      Q => \small_shift_3_reg_n_0_[46]\,
      R => small_shift_3(55)
    );
\small_shift_3_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => small_shift(47),
      Q => \small_shift_3_reg_n_0_[47]\,
      R => small_shift_3(55)
    );
\small_shift_3_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => small_shift(48),
      Q => \small_shift_3_reg_n_0_[48]\,
      R => small_shift_3(55)
    );
\small_shift_3_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => small_shift(49),
      Q => \small_shift_3_reg_n_0_[49]\,
      R => small_shift_3(55)
    );
\small_shift_3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => small_shift(4),
      Q => \small_shift_3_reg_n_0_[4]\,
      R => small_shift_3(55)
    );
\small_shift_3_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => small_shift(50),
      Q => \small_shift_3_reg_n_0_[50]\,
      R => small_shift_3(55)
    );
\small_shift_3_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => small_shift(51),
      Q => \small_shift_3_reg_n_0_[51]\,
      R => small_shift_3(55)
    );
\small_shift_3_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => small_shift(52),
      Q => \small_shift_3_reg_n_0_[52]\,
      R => small_shift_3(55)
    );
\small_shift_3_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => small_shift(53),
      Q => \small_shift_3_reg_n_0_[53]\,
      R => small_shift_3(55)
    );
\small_shift_3_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => small_shift(54),
      Q => \small_shift_3_reg_n_0_[54]\,
      R => small_shift_3(55)
    );
\small_shift_3_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => small_shift(5),
      Q => \small_shift_3_reg_n_0_[5]\,
      R => small_shift_3(55)
    );
\small_shift_3_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => small_shift(6),
      Q => \small_shift_3_reg_n_0_[6]\,
      R => small_shift_3(55)
    );
\small_shift_3_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => small_shift(7),
      Q => \small_shift_3_reg_n_0_[7]\,
      R => small_shift_3(55)
    );
\small_shift_3_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => small_shift(8),
      Q => \small_shift_3_reg_n_0_[8]\,
      R => small_shift_3(55)
    );
\small_shift_3_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => small_shift(9),
      Q => \small_shift_3_reg_n_0_[9]\,
      R => small_shift_3(55)
    );
\small_shift_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => SHR(0),
      Q => small_shift(0),
      R => rst
    );
\small_shift_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => SHR(10),
      Q => small_shift(10),
      R => rst
    );
\small_shift_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => SHR(11),
      Q => small_shift(11),
      R => rst
    );
\small_shift_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => SHR(12),
      Q => small_shift(12),
      R => rst
    );
\small_shift_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => SHR(13),
      Q => small_shift(13),
      R => rst
    );
\small_shift_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => SHR(14),
      Q => small_shift(14),
      R => rst
    );
\small_shift_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => SHR(15),
      Q => small_shift(15),
      R => rst
    );
\small_shift_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => SHR(16),
      Q => small_shift(16),
      R => rst
    );
\small_shift_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => SHR(17),
      Q => small_shift(17),
      R => rst
    );
\small_shift_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => SHR(18),
      Q => small_shift(18),
      R => rst
    );
\small_shift_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => SHR(19),
      Q => small_shift(19),
      R => rst
    );
\small_shift_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => SHR(1),
      Q => small_shift(1),
      R => rst
    );
\small_shift_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => SHR(20),
      Q => small_shift(20),
      R => rst
    );
\small_shift_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => SHR(21),
      Q => small_shift(21),
      R => rst
    );
\small_shift_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => SHR(22),
      Q => small_shift(22),
      R => rst
    );
\small_shift_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => SHR(23),
      Q => small_shift(23),
      R => rst
    );
\small_shift_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => SHR(24),
      Q => small_shift(24),
      R => rst
    );
\small_shift_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => SHR(25),
      Q => small_shift(25),
      R => rst
    );
\small_shift_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => SHR(26),
      Q => small_shift(26),
      R => rst
    );
\small_shift_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => SHR(27),
      Q => small_shift(27),
      R => rst
    );
\small_shift_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => SHR(28),
      Q => small_shift(28),
      R => rst
    );
\small_shift_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => SHR(29),
      Q => small_shift(29),
      R => rst
    );
\small_shift_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => SHR(2),
      Q => small_shift(2),
      R => rst
    );
\small_shift_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => SHR(30),
      Q => small_shift(30),
      R => rst
    );
\small_shift_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => SHR(31),
      Q => small_shift(31),
      R => rst
    );
\small_shift_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => SHR(32),
      Q => small_shift(32),
      R => rst
    );
\small_shift_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => SHR(33),
      Q => small_shift(33),
      R => rst
    );
\small_shift_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => SHR(34),
      Q => small_shift(34),
      R => rst
    );
\small_shift_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => SHR(35),
      Q => small_shift(35),
      R => rst
    );
\small_shift_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => SHR(36),
      Q => small_shift(36),
      R => rst
    );
\small_shift_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => SHR(37),
      Q => small_shift(37),
      R => rst
    );
\small_shift_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => SHR(38),
      Q => small_shift(38),
      R => rst
    );
\small_shift_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => SHR(39),
      Q => small_shift(39),
      R => rst
    );
\small_shift_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => SHR(3),
      Q => small_shift(3),
      R => rst
    );
\small_shift_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => SHR(40),
      Q => small_shift(40),
      R => rst
    );
\small_shift_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => SHR(41),
      Q => small_shift(41),
      R => rst
    );
\small_shift_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => SHR(42),
      Q => small_shift(42),
      R => rst
    );
\small_shift_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => SHR(43),
      Q => small_shift(43),
      R => rst
    );
\small_shift_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => SHR(44),
      Q => small_shift(44),
      R => rst
    );
\small_shift_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => SHR(45),
      Q => small_shift(45),
      R => rst
    );
\small_shift_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => SHR(46),
      Q => small_shift(46),
      R => rst
    );
\small_shift_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => SHR(47),
      Q => small_shift(47),
      R => rst
    );
\small_shift_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => SHR(48),
      Q => small_shift(48),
      R => rst
    );
\small_shift_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => SHR(49),
      Q => small_shift(49),
      R => rst
    );
\small_shift_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => SHR(4),
      Q => small_shift(4),
      R => rst
    );
\small_shift_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => SHR(50),
      Q => small_shift(50),
      R => rst
    );
\small_shift_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => SHR(51),
      Q => small_shift(51),
      R => rst
    );
\small_shift_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => SHR(52),
      Q => small_shift(52),
      R => rst
    );
\small_shift_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => SHR(53),
      Q => small_shift(53),
      R => rst
    );
\small_shift_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => SHR(54),
      Q => small_shift(54),
      R => rst
    );
\small_shift_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => SHR(5),
      Q => small_shift(5),
      R => rst
    );
\small_shift_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => SHR(6),
      Q => small_shift(6),
      R => rst
    );
\small_shift_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => SHR(7),
      Q => small_shift(7),
      R => rst
    );
\small_shift_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => SHR(8),
      Q => small_shift(8),
      R => rst
    );
\small_shift_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => SHR(9),
      Q => small_shift(9),
      R => rst
    );
\sum[13]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => large_add(13),
      I1 => \small_shift_3_reg_n_0_[13]\,
      O => \sum[13]_i_2_n_0\
    );
\sum[13]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => large_add(12),
      I1 => \small_shift_3_reg_n_0_[12]\,
      O => \sum[13]_i_3_n_0\
    );
\sum[13]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => large_add(11),
      I1 => \small_shift_3_reg_n_0_[11]\,
      O => \sum[13]_i_4_n_0\
    );
\sum[13]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => large_add(10),
      I1 => \small_shift_3_reg_n_0_[10]\,
      O => \sum[13]_i_5_n_0\
    );
\sum[17]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => large_add(17),
      I1 => \small_shift_3_reg_n_0_[17]\,
      O => \sum[17]_i_2_n_0\
    );
\sum[17]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => large_add(16),
      I1 => \small_shift_3_reg_n_0_[16]\,
      O => \sum[17]_i_3_n_0\
    );
\sum[17]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => large_add(15),
      I1 => \small_shift_3_reg_n_0_[15]\,
      O => \sum[17]_i_4_n_0\
    );
\sum[17]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => large_add(14),
      I1 => \small_shift_3_reg_n_0_[14]\,
      O => \sum[17]_i_5_n_0\
    );
\sum[21]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => large_add(21),
      I1 => \small_shift_3_reg_n_0_[21]\,
      O => \sum[21]_i_2_n_0\
    );
\sum[21]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => large_add(20),
      I1 => \small_shift_3_reg_n_0_[20]\,
      O => \sum[21]_i_3_n_0\
    );
\sum[21]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => large_add(19),
      I1 => \small_shift_3_reg_n_0_[19]\,
      O => \sum[21]_i_4_n_0\
    );
\sum[21]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => large_add(18),
      I1 => \small_shift_3_reg_n_0_[18]\,
      O => \sum[21]_i_5_n_0\
    );
\sum[25]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => large_add(25),
      I1 => \small_shift_3_reg_n_0_[25]\,
      O => \sum[25]_i_2_n_0\
    );
\sum[25]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => large_add(24),
      I1 => \small_shift_3_reg_n_0_[24]\,
      O => \sum[25]_i_3_n_0\
    );
\sum[25]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => large_add(23),
      I1 => \small_shift_3_reg_n_0_[23]\,
      O => \sum[25]_i_4_n_0\
    );
\sum[25]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => large_add(22),
      I1 => \small_shift_3_reg_n_0_[22]\,
      O => \sum[25]_i_5_n_0\
    );
\sum[29]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => large_add(29),
      I1 => \small_shift_3_reg_n_0_[29]\,
      O => \sum[29]_i_2_n_0\
    );
\sum[29]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => large_add(28),
      I1 => \small_shift_3_reg_n_0_[28]\,
      O => \sum[29]_i_3_n_0\
    );
\sum[29]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => large_add(27),
      I1 => \small_shift_3_reg_n_0_[27]\,
      O => \sum[29]_i_4_n_0\
    );
\sum[29]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => large_add(26),
      I1 => \small_shift_3_reg_n_0_[26]\,
      O => \sum[29]_i_5_n_0\
    );
\sum[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => large_add(2),
      I1 => \small_shift_3_reg_n_0_[2]\,
      O => plusOp(2)
    );
\sum[33]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => large_add(33),
      I1 => \small_shift_3_reg_n_0_[33]\,
      O => \sum[33]_i_2_n_0\
    );
\sum[33]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => large_add(32),
      I1 => \small_shift_3_reg_n_0_[32]\,
      O => \sum[33]_i_3_n_0\
    );
\sum[33]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => large_add(31),
      I1 => \small_shift_3_reg_n_0_[31]\,
      O => \sum[33]_i_4_n_0\
    );
\sum[33]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => large_add(30),
      I1 => \small_shift_3_reg_n_0_[30]\,
      O => \sum[33]_i_5_n_0\
    );
\sum[37]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => large_add(37),
      I1 => \small_shift_3_reg_n_0_[37]\,
      O => \sum[37]_i_2_n_0\
    );
\sum[37]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => large_add(36),
      I1 => \small_shift_3_reg_n_0_[36]\,
      O => \sum[37]_i_3_n_0\
    );
\sum[37]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => large_add(35),
      I1 => \small_shift_3_reg_n_0_[35]\,
      O => \sum[37]_i_4_n_0\
    );
\sum[37]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => large_add(34),
      I1 => \small_shift_3_reg_n_0_[34]\,
      O => \sum[37]_i_5_n_0\
    );
\sum[41]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => large_add(41),
      I1 => \small_shift_3_reg_n_0_[41]\,
      O => \sum[41]_i_2_n_0\
    );
\sum[41]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => large_add(40),
      I1 => \small_shift_3_reg_n_0_[40]\,
      O => \sum[41]_i_3_n_0\
    );
\sum[41]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => large_add(39),
      I1 => \small_shift_3_reg_n_0_[39]\,
      O => \sum[41]_i_4_n_0\
    );
\sum[41]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => large_add(38),
      I1 => \small_shift_3_reg_n_0_[38]\,
      O => \sum[41]_i_5_n_0\
    );
\sum[45]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => large_add(45),
      I1 => \small_shift_3_reg_n_0_[45]\,
      O => \sum[45]_i_2_n_0\
    );
\sum[45]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => large_add(44),
      I1 => \small_shift_3_reg_n_0_[44]\,
      O => \sum[45]_i_3_n_0\
    );
\sum[45]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => large_add(43),
      I1 => \small_shift_3_reg_n_0_[43]\,
      O => \sum[45]_i_4_n_0\
    );
\sum[45]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => large_add(42),
      I1 => \small_shift_3_reg_n_0_[42]\,
      O => \sum[45]_i_5_n_0\
    );
\sum[49]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => large_add(49),
      I1 => \small_shift_3_reg_n_0_[49]\,
      O => \sum[49]_i_2_n_0\
    );
\sum[49]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => large_add(48),
      I1 => \small_shift_3_reg_n_0_[48]\,
      O => \sum[49]_i_3_n_0\
    );
\sum[49]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => large_add(47),
      I1 => \small_shift_3_reg_n_0_[47]\,
      O => \sum[49]_i_4_n_0\
    );
\sum[49]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => large_add(46),
      I1 => \small_shift_3_reg_n_0_[46]\,
      O => \sum[49]_i_5_n_0\
    );
\sum[53]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => large_add(53),
      I1 => \small_shift_3_reg_n_0_[53]\,
      O => \sum[53]_i_2_n_0\
    );
\sum[53]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => large_add(52),
      I1 => \small_shift_3_reg_n_0_[52]\,
      O => \sum[53]_i_3_n_0\
    );
\sum[53]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => large_add(51),
      I1 => \small_shift_3_reg_n_0_[51]\,
      O => \sum[53]_i_4_n_0\
    );
\sum[53]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => large_add(50),
      I1 => \small_shift_3_reg_n_0_[50]\,
      O => \sum[53]_i_5_n_0\
    );
\sum[55]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => large_add(54),
      I1 => \small_shift_3_reg_n_0_[54]\,
      O => \sum[55]_i_2_n_0\
    );
\sum[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => large_add(5),
      I1 => \small_shift_3_reg_n_0_[5]\,
      O => \sum[5]_i_2_n_0\
    );
\sum[5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => large_add(4),
      I1 => \small_shift_3_reg_n_0_[4]\,
      O => \sum[5]_i_3_n_0\
    );
\sum[5]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => large_add(3),
      I1 => \small_shift_3_reg_n_0_[3]\,
      O => \sum[5]_i_4_n_0\
    );
\sum[5]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => large_add(2),
      I1 => \small_shift_3_reg_n_0_[2]\,
      O => \sum[5]_i_5_n_0\
    );
\sum[9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => large_add(9),
      I1 => \small_shift_3_reg_n_0_[9]\,
      O => \sum[9]_i_2_n_0\
    );
\sum[9]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => large_add(8),
      I1 => \small_shift_3_reg_n_0_[8]\,
      O => \sum[9]_i_3_n_0\
    );
\sum[9]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => large_add(7),
      I1 => \small_shift_3_reg_n_0_[7]\,
      O => \sum[9]_i_4_n_0\
    );
\sum[9]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => large_add(6),
      I1 => \small_shift_3_reg_n_0_[6]\,
      O => \sum[9]_i_5_n_0\
    );
\sum_2[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sum_reg_n_0_[1]\,
      I1 => sum_overflow,
      I2 => \sum_reg_n_0_[0]\,
      O => \sum_2[0]_i_1_n_0\
    );
\sum_2[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sum_reg_n_0_[11]\,
      I1 => sum_overflow,
      I2 => \sum_reg_n_0_[10]\,
      O => \sum_2[10]_i_1_n_0\
    );
\sum_2[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sum_reg_n_0_[12]\,
      I1 => sum_overflow,
      I2 => \sum_reg_n_0_[11]\,
      O => \sum_2[11]_i_1_n_0\
    );
\sum_2[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sum_reg_n_0_[13]\,
      I1 => sum_overflow,
      I2 => \sum_reg_n_0_[12]\,
      O => \sum_2[12]_i_1_n_0\
    );
\sum_2[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sum_reg_n_0_[14]\,
      I1 => sum_overflow,
      I2 => \sum_reg_n_0_[13]\,
      O => \sum_2[13]_i_1_n_0\
    );
\sum_2[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sum_reg_n_0_[15]\,
      I1 => sum_overflow,
      I2 => \sum_reg_n_0_[14]\,
      O => \sum_2[14]_i_1_n_0\
    );
\sum_2[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sum_reg_n_0_[16]\,
      I1 => sum_overflow,
      I2 => \sum_reg_n_0_[15]\,
      O => \sum_2[15]_i_1_n_0\
    );
\sum_2[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sum_reg_n_0_[17]\,
      I1 => sum_overflow,
      I2 => \sum_reg_n_0_[16]\,
      O => \sum_2[16]_i_1_n_0\
    );
\sum_2[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sum_reg_n_0_[18]\,
      I1 => sum_overflow,
      I2 => \sum_reg_n_0_[17]\,
      O => \sum_2[17]_i_1_n_0\
    );
\sum_2[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sum_reg_n_0_[19]\,
      I1 => sum_overflow,
      I2 => \sum_reg_n_0_[18]\,
      O => \sum_2[18]_i_1_n_0\
    );
\sum_2[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sum_reg_n_0_[20]\,
      I1 => sum_overflow,
      I2 => \sum_reg_n_0_[19]\,
      O => \sum_2[19]_i_1_n_0\
    );
\sum_2[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sum_reg_n_0_[2]\,
      I1 => sum_overflow,
      I2 => \sum_reg_n_0_[1]\,
      O => \sum_2[1]_i_1_n_0\
    );
\sum_2[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sum_reg_n_0_[21]\,
      I1 => sum_overflow,
      I2 => \sum_reg_n_0_[20]\,
      O => \sum_2[20]_i_1_n_0\
    );
\sum_2[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sum_reg_n_0_[22]\,
      I1 => sum_overflow,
      I2 => \sum_reg_n_0_[21]\,
      O => \sum_2[21]_i_1_n_0\
    );
\sum_2[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sum_reg_n_0_[23]\,
      I1 => sum_overflow,
      I2 => \sum_reg_n_0_[22]\,
      O => \sum_2[22]_i_1_n_0\
    );
\sum_2[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sum_reg_n_0_[24]\,
      I1 => sum_overflow,
      I2 => \sum_reg_n_0_[23]\,
      O => \sum_2[23]_i_1_n_0\
    );
\sum_2[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sum_reg_n_0_[25]\,
      I1 => sum_overflow,
      I2 => \sum_reg_n_0_[24]\,
      O => \sum_2[24]_i_1_n_0\
    );
\sum_2[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sum_reg_n_0_[26]\,
      I1 => sum_overflow,
      I2 => \sum_reg_n_0_[25]\,
      O => \sum_2[25]_i_1_n_0\
    );
\sum_2[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sum_reg_n_0_[27]\,
      I1 => sum_overflow,
      I2 => \sum_reg_n_0_[26]\,
      O => \sum_2[26]_i_1_n_0\
    );
\sum_2[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sum_reg_n_0_[28]\,
      I1 => sum_overflow,
      I2 => \sum_reg_n_0_[27]\,
      O => \sum_2[27]_i_1_n_0\
    );
\sum_2[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sum_reg_n_0_[29]\,
      I1 => sum_overflow,
      I2 => \sum_reg_n_0_[28]\,
      O => \sum_2[28]_i_1_n_0\
    );
\sum_2[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sum_reg_n_0_[30]\,
      I1 => sum_overflow,
      I2 => \sum_reg_n_0_[29]\,
      O => \sum_2[29]_i_1_n_0\
    );
\sum_2[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sum_reg_n_0_[3]\,
      I1 => sum_overflow,
      I2 => \sum_reg_n_0_[2]\,
      O => \sum_2[2]_i_1_n_0\
    );
\sum_2[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sum_reg_n_0_[31]\,
      I1 => sum_overflow,
      I2 => \sum_reg_n_0_[30]\,
      O => \sum_2[30]_i_1_n_0\
    );
\sum_2[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sum_reg_n_0_[32]\,
      I1 => sum_overflow,
      I2 => \sum_reg_n_0_[31]\,
      O => \sum_2[31]_i_1_n_0\
    );
\sum_2[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sum_reg_n_0_[33]\,
      I1 => sum_overflow,
      I2 => \sum_reg_n_0_[32]\,
      O => \sum_2[32]_i_1_n_0\
    );
\sum_2[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sum_reg_n_0_[34]\,
      I1 => sum_overflow,
      I2 => \sum_reg_n_0_[33]\,
      O => \sum_2[33]_i_1_n_0\
    );
\sum_2[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sum_reg_n_0_[35]\,
      I1 => sum_overflow,
      I2 => \sum_reg_n_0_[34]\,
      O => \sum_2[34]_i_1_n_0\
    );
\sum_2[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sum_reg_n_0_[36]\,
      I1 => sum_overflow,
      I2 => \sum_reg_n_0_[35]\,
      O => \sum_2[35]_i_1_n_0\
    );
\sum_2[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sum_reg_n_0_[37]\,
      I1 => sum_overflow,
      I2 => \sum_reg_n_0_[36]\,
      O => \sum_2[36]_i_1_n_0\
    );
\sum_2[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sum_reg_n_0_[38]\,
      I1 => sum_overflow,
      I2 => \sum_reg_n_0_[37]\,
      O => \sum_2[37]_i_1_n_0\
    );
\sum_2[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sum_reg_n_0_[39]\,
      I1 => sum_overflow,
      I2 => \sum_reg_n_0_[38]\,
      O => \sum_2[38]_i_1_n_0\
    );
\sum_2[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sum_reg_n_0_[40]\,
      I1 => sum_overflow,
      I2 => \sum_reg_n_0_[39]\,
      O => \sum_2[39]_i_1_n_0\
    );
\sum_2[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sum_reg_n_0_[4]\,
      I1 => sum_overflow,
      I2 => \sum_reg_n_0_[3]\,
      O => \sum_2[3]_i_1_n_0\
    );
\sum_2[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sum_reg_n_0_[41]\,
      I1 => sum_overflow,
      I2 => \sum_reg_n_0_[40]\,
      O => \sum_2[40]_i_1_n_0\
    );
\sum_2[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sum_reg_n_0_[42]\,
      I1 => sum_overflow,
      I2 => \sum_reg_n_0_[41]\,
      O => \sum_2[41]_i_1_n_0\
    );
\sum_2[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sum_reg_n_0_[43]\,
      I1 => sum_overflow,
      I2 => \sum_reg_n_0_[42]\,
      O => \sum_2[42]_i_1_n_0\
    );
\sum_2[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sum_reg_n_0_[44]\,
      I1 => sum_overflow,
      I2 => \sum_reg_n_0_[43]\,
      O => \sum_2[43]_i_1_n_0\
    );
\sum_2[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sum_reg_n_0_[45]\,
      I1 => sum_overflow,
      I2 => \sum_reg_n_0_[44]\,
      O => \sum_2[44]_i_1_n_0\
    );
\sum_2[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sum_reg_n_0_[46]\,
      I1 => sum_overflow,
      I2 => \sum_reg_n_0_[45]\,
      O => \sum_2[45]_i_1_n_0\
    );
\sum_2[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sum_reg_n_0_[47]\,
      I1 => sum_overflow,
      I2 => \sum_reg_n_0_[46]\,
      O => \sum_2[46]_i_1_n_0\
    );
\sum_2[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sum_reg_n_0_[48]\,
      I1 => sum_overflow,
      I2 => \sum_reg_n_0_[47]\,
      O => \sum_2[47]_i_1_n_0\
    );
\sum_2[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sum_reg_n_0_[49]\,
      I1 => sum_overflow,
      I2 => \sum_reg_n_0_[48]\,
      O => \sum_2[48]_i_1_n_0\
    );
\sum_2[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sum_reg_n_0_[50]\,
      I1 => sum_overflow,
      I2 => \sum_reg_n_0_[49]\,
      O => \sum_2[49]_i_1_n_0\
    );
\sum_2[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sum_reg_n_0_[5]\,
      I1 => sum_overflow,
      I2 => \sum_reg_n_0_[4]\,
      O => \sum_2[4]_i_1_n_0\
    );
\sum_2[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sum_reg_n_0_[51]\,
      I1 => sum_overflow,
      I2 => \sum_reg_n_0_[50]\,
      O => \sum_2[50]_i_1_n_0\
    );
\sum_2[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sum_reg_n_0_[52]\,
      I1 => sum_overflow,
      I2 => \sum_reg_n_0_[51]\,
      O => \sum_2[51]_i_1_n_0\
    );
\sum_2[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sum_reg_n_0_[53]\,
      I1 => sum_overflow,
      I2 => \sum_reg_n_0_[52]\,
      O => \sum_2[52]_i_1_n_0\
    );
\sum_2[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sum_reg_n_0_[54]\,
      I1 => sum_overflow,
      I2 => \sum_reg_n_0_[53]\,
      O => \sum_2[53]_i_1_n_0\
    );
\sum_2[54]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sum_overflow,
      I1 => \sum_reg_n_0_[54]\,
      O => \sum_2[54]_i_1_n_0\
    );
\sum_2[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sum_reg_n_0_[6]\,
      I1 => sum_overflow,
      I2 => \sum_reg_n_0_[5]\,
      O => \sum_2[5]_i_1_n_0\
    );
\sum_2[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sum_reg_n_0_[7]\,
      I1 => sum_overflow,
      I2 => \sum_reg_n_0_[6]\,
      O => \sum_2[6]_i_1_n_0\
    );
\sum_2[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sum_reg_n_0_[8]\,
      I1 => sum_overflow,
      I2 => \sum_reg_n_0_[7]\,
      O => \sum_2[7]_i_1_n_0\
    );
\sum_2[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sum_reg_n_0_[9]\,
      I1 => sum_overflow,
      I2 => \sum_reg_n_0_[8]\,
      O => \sum_2[8]_i_1_n_0\
    );
\sum_2[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sum_reg_n_0_[10]\,
      I1 => sum_overflow,
      I2 => \sum_reg_n_0_[9]\,
      O => \sum_2[9]_i_1_n_0\
    );
\sum_2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \sum_2[0]_i_1_n_0\,
      Q => \sum_2_reg_n_0_[0]\,
      R => rst
    );
\sum_2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \sum_2[10]_i_1_n_0\,
      Q => \sum_2_reg_n_0_[10]\,
      R => rst
    );
\sum_2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \sum_2[11]_i_1_n_0\,
      Q => \sum_2_reg_n_0_[11]\,
      R => rst
    );
\sum_2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \sum_2[12]_i_1_n_0\,
      Q => \sum_2_reg_n_0_[12]\,
      R => rst
    );
\sum_2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \sum_2[13]_i_1_n_0\,
      Q => \sum_2_reg_n_0_[13]\,
      R => rst
    );
\sum_2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \sum_2[14]_i_1_n_0\,
      Q => \sum_2_reg_n_0_[14]\,
      R => rst
    );
\sum_2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \sum_2[15]_i_1_n_0\,
      Q => \sum_2_reg_n_0_[15]\,
      R => rst
    );
\sum_2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \sum_2[16]_i_1_n_0\,
      Q => \sum_2_reg_n_0_[16]\,
      R => rst
    );
\sum_2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \sum_2[17]_i_1_n_0\,
      Q => \sum_2_reg_n_0_[17]\,
      R => rst
    );
\sum_2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \sum_2[18]_i_1_n_0\,
      Q => \sum_2_reg_n_0_[18]\,
      R => rst
    );
\sum_2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \sum_2[19]_i_1_n_0\,
      Q => \sum_2_reg_n_0_[19]\,
      R => rst
    );
\sum_2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \sum_2[1]_i_1_n_0\,
      Q => \sum_2_reg_n_0_[1]\,
      R => rst
    );
\sum_2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \sum_2[20]_i_1_n_0\,
      Q => \sum_2_reg_n_0_[20]\,
      R => rst
    );
\sum_2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \sum_2[21]_i_1_n_0\,
      Q => \sum_2_reg_n_0_[21]\,
      R => rst
    );
\sum_2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \sum_2[22]_i_1_n_0\,
      Q => \sum_2_reg_n_0_[22]\,
      R => rst
    );
\sum_2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \sum_2[23]_i_1_n_0\,
      Q => \sum_2_reg_n_0_[23]\,
      R => rst
    );
\sum_2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \sum_2[24]_i_1_n_0\,
      Q => \sum_2_reg_n_0_[24]\,
      R => rst
    );
\sum_2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \sum_2[25]_i_1_n_0\,
      Q => \sum_2_reg_n_0_[25]\,
      R => rst
    );
\sum_2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \sum_2[26]_i_1_n_0\,
      Q => \sum_2_reg_n_0_[26]\,
      R => rst
    );
\sum_2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \sum_2[27]_i_1_n_0\,
      Q => \sum_2_reg_n_0_[27]\,
      R => rst
    );
\sum_2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \sum_2[28]_i_1_n_0\,
      Q => \sum_2_reg_n_0_[28]\,
      R => rst
    );
\sum_2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \sum_2[29]_i_1_n_0\,
      Q => \sum_2_reg_n_0_[29]\,
      R => rst
    );
\sum_2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \sum_2[2]_i_1_n_0\,
      Q => \sum_2_reg_n_0_[2]\,
      R => rst
    );
\sum_2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \sum_2[30]_i_1_n_0\,
      Q => \sum_2_reg_n_0_[30]\,
      R => rst
    );
\sum_2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \sum_2[31]_i_1_n_0\,
      Q => \sum_2_reg_n_0_[31]\,
      R => rst
    );
\sum_2_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \sum_2[32]_i_1_n_0\,
      Q => \sum_2_reg_n_0_[32]\,
      R => rst
    );
\sum_2_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \sum_2[33]_i_1_n_0\,
      Q => \sum_2_reg_n_0_[33]\,
      R => rst
    );
\sum_2_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \sum_2[34]_i_1_n_0\,
      Q => \sum_2_reg_n_0_[34]\,
      R => rst
    );
\sum_2_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \sum_2[35]_i_1_n_0\,
      Q => \sum_2_reg_n_0_[35]\,
      R => rst
    );
\sum_2_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \sum_2[36]_i_1_n_0\,
      Q => \sum_2_reg_n_0_[36]\,
      R => rst
    );
\sum_2_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \sum_2[37]_i_1_n_0\,
      Q => \sum_2_reg_n_0_[37]\,
      R => rst
    );
\sum_2_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \sum_2[38]_i_1_n_0\,
      Q => \sum_2_reg_n_0_[38]\,
      R => rst
    );
\sum_2_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \sum_2[39]_i_1_n_0\,
      Q => \sum_2_reg_n_0_[39]\,
      R => rst
    );
\sum_2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \sum_2[3]_i_1_n_0\,
      Q => \sum_2_reg_n_0_[3]\,
      R => rst
    );
\sum_2_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \sum_2[40]_i_1_n_0\,
      Q => \sum_2_reg_n_0_[40]\,
      R => rst
    );
\sum_2_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \sum_2[41]_i_1_n_0\,
      Q => \sum_2_reg_n_0_[41]\,
      R => rst
    );
\sum_2_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \sum_2[42]_i_1_n_0\,
      Q => \sum_2_reg_n_0_[42]\,
      R => rst
    );
\sum_2_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \sum_2[43]_i_1_n_0\,
      Q => \sum_2_reg_n_0_[43]\,
      R => rst
    );
\sum_2_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \sum_2[44]_i_1_n_0\,
      Q => \sum_2_reg_n_0_[44]\,
      R => rst
    );
\sum_2_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \sum_2[45]_i_1_n_0\,
      Q => \sum_2_reg_n_0_[45]\,
      R => rst
    );
\sum_2_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \sum_2[46]_i_1_n_0\,
      Q => \sum_2_reg_n_0_[46]\,
      R => rst
    );
\sum_2_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \sum_2[47]_i_1_n_0\,
      Q => \sum_2_reg_n_0_[47]\,
      R => rst
    );
\sum_2_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \sum_2[48]_i_1_n_0\,
      Q => \sum_2_reg_n_0_[48]\,
      R => rst
    );
\sum_2_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \sum_2[49]_i_1_n_0\,
      Q => \sum_2_reg_n_0_[49]\,
      R => rst
    );
\sum_2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \sum_2[4]_i_1_n_0\,
      Q => \sum_2_reg_n_0_[4]\,
      R => rst
    );
\sum_2_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \sum_2[50]_i_1_n_0\,
      Q => \sum_2_reg_n_0_[50]\,
      R => rst
    );
\sum_2_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \sum_2[51]_i_1_n_0\,
      Q => \sum_2_reg_n_0_[51]\,
      R => rst
    );
\sum_2_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \sum_2[52]_i_1_n_0\,
      Q => \sum_2_reg_n_0_[52]\,
      R => rst
    );
\sum_2_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \sum_2[53]_i_1_n_0\,
      Q => \sum_2_reg_n_0_[53]\,
      R => rst
    );
\sum_2_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \sum_2[54]_i_1_n_0\,
      Q => sum_leading_one,
      R => rst
    );
\sum_2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \sum_2[5]_i_1_n_0\,
      Q => \sum_2_reg_n_0_[5]\,
      R => rst
    );
\sum_2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \sum_2[6]_i_1_n_0\,
      Q => \sum_2_reg_n_0_[6]\,
      R => rst
    );
\sum_2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \sum_2[7]_i_1_n_0\,
      Q => \sum_2_reg_n_0_[7]\,
      R => rst
    );
\sum_2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \sum_2[8]_i_1_n_0\,
      Q => \sum_2_reg_n_0_[8]\,
      R => rst
    );
\sum_2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \sum_2[9]_i_1_n_0\,
      Q => \sum_2_reg_n_0_[9]\,
      R => rst
    );
\sum_3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \sum_2_reg_n_0_[0]\,
      Q => sum_3(0),
      R => rst
    );
\sum_3_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \sum_2_reg_n_0_[10]\,
      Q => sum_3(10),
      R => rst
    );
\sum_3_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \sum_2_reg_n_0_[11]\,
      Q => sum_3(11),
      R => rst
    );
\sum_3_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \sum_2_reg_n_0_[12]\,
      Q => sum_3(12),
      R => rst
    );
\sum_3_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \sum_2_reg_n_0_[13]\,
      Q => sum_3(13),
      R => rst
    );
\sum_3_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \sum_2_reg_n_0_[14]\,
      Q => sum_3(14),
      R => rst
    );
\sum_3_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \sum_2_reg_n_0_[15]\,
      Q => sum_3(15),
      R => rst
    );
\sum_3_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \sum_2_reg_n_0_[16]\,
      Q => sum_3(16),
      R => rst
    );
\sum_3_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \sum_2_reg_n_0_[17]\,
      Q => sum_3(17),
      R => rst
    );
\sum_3_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \sum_2_reg_n_0_[18]\,
      Q => sum_3(18),
      R => rst
    );
\sum_3_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \sum_2_reg_n_0_[19]\,
      Q => sum_3(19),
      R => rst
    );
\sum_3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \sum_2_reg_n_0_[1]\,
      Q => sum_3(1),
      R => rst
    );
\sum_3_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \sum_2_reg_n_0_[20]\,
      Q => sum_3(20),
      R => rst
    );
\sum_3_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \sum_2_reg_n_0_[21]\,
      Q => sum_3(21),
      R => rst
    );
\sum_3_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \sum_2_reg_n_0_[22]\,
      Q => sum_3(22),
      R => rst
    );
\sum_3_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \sum_2_reg_n_0_[23]\,
      Q => sum_3(23),
      R => rst
    );
\sum_3_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \sum_2_reg_n_0_[24]\,
      Q => sum_3(24),
      R => rst
    );
\sum_3_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \sum_2_reg_n_0_[25]\,
      Q => sum_3(25),
      R => rst
    );
\sum_3_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \sum_2_reg_n_0_[26]\,
      Q => sum_3(26),
      R => rst
    );
\sum_3_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \sum_2_reg_n_0_[27]\,
      Q => sum_3(27),
      R => rst
    );
\sum_3_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \sum_2_reg_n_0_[28]\,
      Q => sum_3(28),
      R => rst
    );
\sum_3_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \sum_2_reg_n_0_[29]\,
      Q => sum_3(29),
      R => rst
    );
\sum_3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \sum_2_reg_n_0_[2]\,
      Q => sum_3(2),
      R => rst
    );
\sum_3_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \sum_2_reg_n_0_[30]\,
      Q => sum_3(30),
      R => rst
    );
\sum_3_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \sum_2_reg_n_0_[31]\,
      Q => sum_3(31),
      R => rst
    );
\sum_3_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \sum_2_reg_n_0_[32]\,
      Q => sum_3(32),
      R => rst
    );
\sum_3_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \sum_2_reg_n_0_[33]\,
      Q => sum_3(33),
      R => rst
    );
\sum_3_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \sum_2_reg_n_0_[34]\,
      Q => sum_3(34),
      R => rst
    );
\sum_3_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \sum_2_reg_n_0_[35]\,
      Q => sum_3(35),
      R => rst
    );
\sum_3_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \sum_2_reg_n_0_[36]\,
      Q => sum_3(36),
      R => rst
    );
\sum_3_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \sum_2_reg_n_0_[37]\,
      Q => sum_3(37),
      R => rst
    );
\sum_3_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \sum_2_reg_n_0_[38]\,
      Q => sum_3(38),
      R => rst
    );
\sum_3_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \sum_2_reg_n_0_[39]\,
      Q => sum_3(39),
      R => rst
    );
\sum_3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \sum_2_reg_n_0_[3]\,
      Q => sum_3(3),
      R => rst
    );
\sum_3_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \sum_2_reg_n_0_[40]\,
      Q => sum_3(40),
      R => rst
    );
\sum_3_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \sum_2_reg_n_0_[41]\,
      Q => sum_3(41),
      R => rst
    );
\sum_3_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \sum_2_reg_n_0_[42]\,
      Q => sum_3(42),
      R => rst
    );
\sum_3_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \sum_2_reg_n_0_[43]\,
      Q => sum_3(43),
      R => rst
    );
\sum_3_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \sum_2_reg_n_0_[44]\,
      Q => sum_3(44),
      R => rst
    );
\sum_3_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \sum_2_reg_n_0_[45]\,
      Q => sum_3(45),
      R => rst
    );
\sum_3_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \sum_2_reg_n_0_[46]\,
      Q => sum_3(46),
      R => rst
    );
\sum_3_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \sum_2_reg_n_0_[47]\,
      Q => sum_3(47),
      R => rst
    );
\sum_3_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \sum_2_reg_n_0_[48]\,
      Q => sum_3(48),
      R => rst
    );
\sum_3_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \sum_2_reg_n_0_[49]\,
      Q => sum_3(49),
      R => rst
    );
\sum_3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \sum_2_reg_n_0_[4]\,
      Q => sum_3(4),
      R => rst
    );
\sum_3_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \sum_2_reg_n_0_[50]\,
      Q => sum_3(50),
      R => rst
    );
\sum_3_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \sum_2_reg_n_0_[51]\,
      Q => sum_3(51),
      R => rst
    );
\sum_3_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \sum_2_reg_n_0_[52]\,
      Q => sum_3(52),
      R => rst
    );
\sum_3_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \sum_2_reg_n_0_[53]\,
      Q => sum_3(53),
      R => rst
    );
\sum_3_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => sum_leading_one,
      Q => sum_3(54),
      R => rst
    );
\sum_3_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \sum_2_reg_n_0_[5]\,
      Q => sum_3(5),
      R => rst
    );
\sum_3_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \sum_2_reg_n_0_[6]\,
      Q => sum_3(6),
      R => rst
    );
\sum_3_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \sum_2_reg_n_0_[7]\,
      Q => sum_3(7),
      R => rst
    );
\sum_3_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \sum_2_reg_n_0_[8]\,
      Q => sum_3(8),
      R => rst
    );
\sum_3_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \sum_2_reg_n_0_[9]\,
      Q => sum_3(9),
      R => rst
    );
\sum_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \small_shift_3_reg_n_0_[0]\,
      Q => \sum_reg_n_0_[0]\,
      R => rst
    );
\sum_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => plusOp(10),
      Q => \sum_reg_n_0_[10]\,
      R => rst
    );
\sum_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => plusOp(11),
      Q => \sum_reg_n_0_[11]\,
      R => rst
    );
\sum_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => plusOp(12),
      Q => \sum_reg_n_0_[12]\,
      R => rst
    );
\sum_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => plusOp(13),
      Q => \sum_reg_n_0_[13]\,
      R => rst
    );
\sum_reg[13]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg[9]_i_1_n_0\,
      CO(3) => \sum_reg[13]_i_1_n_0\,
      CO(2) => \sum_reg[13]_i_1_n_1\,
      CO(1) => \sum_reg[13]_i_1_n_2\,
      CO(0) => \sum_reg[13]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => large_add(13 downto 10),
      O(3 downto 0) => plusOp(13 downto 10),
      S(3) => \sum[13]_i_2_n_0\,
      S(2) => \sum[13]_i_3_n_0\,
      S(1) => \sum[13]_i_4_n_0\,
      S(0) => \sum[13]_i_5_n_0\
    );
\sum_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => plusOp(14),
      Q => \sum_reg_n_0_[14]\,
      R => rst
    );
\sum_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => plusOp(15),
      Q => \sum_reg_n_0_[15]\,
      R => rst
    );
\sum_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => plusOp(16),
      Q => \sum_reg_n_0_[16]\,
      R => rst
    );
\sum_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => plusOp(17),
      Q => \sum_reg_n_0_[17]\,
      R => rst
    );
\sum_reg[17]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg[13]_i_1_n_0\,
      CO(3) => \sum_reg[17]_i_1_n_0\,
      CO(2) => \sum_reg[17]_i_1_n_1\,
      CO(1) => \sum_reg[17]_i_1_n_2\,
      CO(0) => \sum_reg[17]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => large_add(17 downto 14),
      O(3 downto 0) => plusOp(17 downto 14),
      S(3) => \sum[17]_i_2_n_0\,
      S(2) => \sum[17]_i_3_n_0\,
      S(1) => \sum[17]_i_4_n_0\,
      S(0) => \sum[17]_i_5_n_0\
    );
\sum_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => plusOp(18),
      Q => \sum_reg_n_0_[18]\,
      R => rst
    );
\sum_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => plusOp(19),
      Q => \sum_reg_n_0_[19]\,
      R => rst
    );
\sum_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => \small_shift_3_reg_n_0_[1]\,
      Q => \sum_reg_n_0_[1]\,
      R => rst
    );
\sum_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => plusOp(20),
      Q => \sum_reg_n_0_[20]\,
      R => rst
    );
\sum_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => plusOp(21),
      Q => \sum_reg_n_0_[21]\,
      R => rst
    );
\sum_reg[21]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg[17]_i_1_n_0\,
      CO(3) => \sum_reg[21]_i_1_n_0\,
      CO(2) => \sum_reg[21]_i_1_n_1\,
      CO(1) => \sum_reg[21]_i_1_n_2\,
      CO(0) => \sum_reg[21]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => large_add(21 downto 18),
      O(3 downto 0) => plusOp(21 downto 18),
      S(3) => \sum[21]_i_2_n_0\,
      S(2) => \sum[21]_i_3_n_0\,
      S(1) => \sum[21]_i_4_n_0\,
      S(0) => \sum[21]_i_5_n_0\
    );
\sum_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => plusOp(22),
      Q => \sum_reg_n_0_[22]\,
      R => rst
    );
\sum_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => plusOp(23),
      Q => \sum_reg_n_0_[23]\,
      R => rst
    );
\sum_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => plusOp(24),
      Q => \sum_reg_n_0_[24]\,
      R => rst
    );
\sum_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => plusOp(25),
      Q => \sum_reg_n_0_[25]\,
      R => rst
    );
\sum_reg[25]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg[21]_i_1_n_0\,
      CO(3) => \sum_reg[25]_i_1_n_0\,
      CO(2) => \sum_reg[25]_i_1_n_1\,
      CO(1) => \sum_reg[25]_i_1_n_2\,
      CO(0) => \sum_reg[25]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => large_add(25 downto 22),
      O(3 downto 0) => plusOp(25 downto 22),
      S(3) => \sum[25]_i_2_n_0\,
      S(2) => \sum[25]_i_3_n_0\,
      S(1) => \sum[25]_i_4_n_0\,
      S(0) => \sum[25]_i_5_n_0\
    );
\sum_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => plusOp(26),
      Q => \sum_reg_n_0_[26]\,
      R => rst
    );
\sum_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => plusOp(27),
      Q => \sum_reg_n_0_[27]\,
      R => rst
    );
\sum_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => plusOp(28),
      Q => \sum_reg_n_0_[28]\,
      R => rst
    );
\sum_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => plusOp(29),
      Q => \sum_reg_n_0_[29]\,
      R => rst
    );
\sum_reg[29]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg[25]_i_1_n_0\,
      CO(3) => \sum_reg[29]_i_1_n_0\,
      CO(2) => \sum_reg[29]_i_1_n_1\,
      CO(1) => \sum_reg[29]_i_1_n_2\,
      CO(0) => \sum_reg[29]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => large_add(29 downto 26),
      O(3 downto 0) => plusOp(29 downto 26),
      S(3) => \sum[29]_i_2_n_0\,
      S(2) => \sum[29]_i_3_n_0\,
      S(1) => \sum[29]_i_4_n_0\,
      S(0) => \sum[29]_i_5_n_0\
    );
\sum_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => plusOp(2),
      Q => \sum_reg_n_0_[2]\,
      R => rst
    );
\sum_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => plusOp(30),
      Q => \sum_reg_n_0_[30]\,
      R => rst
    );
\sum_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => plusOp(31),
      Q => \sum_reg_n_0_[31]\,
      R => rst
    );
\sum_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => plusOp(32),
      Q => \sum_reg_n_0_[32]\,
      R => rst
    );
\sum_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => plusOp(33),
      Q => \sum_reg_n_0_[33]\,
      R => rst
    );
\sum_reg[33]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg[29]_i_1_n_0\,
      CO(3) => \sum_reg[33]_i_1_n_0\,
      CO(2) => \sum_reg[33]_i_1_n_1\,
      CO(1) => \sum_reg[33]_i_1_n_2\,
      CO(0) => \sum_reg[33]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => large_add(33 downto 30),
      O(3 downto 0) => plusOp(33 downto 30),
      S(3) => \sum[33]_i_2_n_0\,
      S(2) => \sum[33]_i_3_n_0\,
      S(1) => \sum[33]_i_4_n_0\,
      S(0) => \sum[33]_i_5_n_0\
    );
\sum_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => plusOp(34),
      Q => \sum_reg_n_0_[34]\,
      R => rst
    );
\sum_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => plusOp(35),
      Q => \sum_reg_n_0_[35]\,
      R => rst
    );
\sum_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => plusOp(36),
      Q => \sum_reg_n_0_[36]\,
      R => rst
    );
\sum_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => plusOp(37),
      Q => \sum_reg_n_0_[37]\,
      R => rst
    );
\sum_reg[37]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg[33]_i_1_n_0\,
      CO(3) => \sum_reg[37]_i_1_n_0\,
      CO(2) => \sum_reg[37]_i_1_n_1\,
      CO(1) => \sum_reg[37]_i_1_n_2\,
      CO(0) => \sum_reg[37]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => large_add(37 downto 34),
      O(3 downto 0) => plusOp(37 downto 34),
      S(3) => \sum[37]_i_2_n_0\,
      S(2) => \sum[37]_i_3_n_0\,
      S(1) => \sum[37]_i_4_n_0\,
      S(0) => \sum[37]_i_5_n_0\
    );
\sum_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => plusOp(38),
      Q => \sum_reg_n_0_[38]\,
      R => rst
    );
\sum_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => plusOp(39),
      Q => \sum_reg_n_0_[39]\,
      R => rst
    );
\sum_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => plusOp(3),
      Q => \sum_reg_n_0_[3]\,
      R => rst
    );
\sum_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => plusOp(40),
      Q => \sum_reg_n_0_[40]\,
      R => rst
    );
\sum_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => plusOp(41),
      Q => \sum_reg_n_0_[41]\,
      R => rst
    );
\sum_reg[41]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg[37]_i_1_n_0\,
      CO(3) => \sum_reg[41]_i_1_n_0\,
      CO(2) => \sum_reg[41]_i_1_n_1\,
      CO(1) => \sum_reg[41]_i_1_n_2\,
      CO(0) => \sum_reg[41]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => large_add(41 downto 38),
      O(3 downto 0) => plusOp(41 downto 38),
      S(3) => \sum[41]_i_2_n_0\,
      S(2) => \sum[41]_i_3_n_0\,
      S(1) => \sum[41]_i_4_n_0\,
      S(0) => \sum[41]_i_5_n_0\
    );
\sum_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => plusOp(42),
      Q => \sum_reg_n_0_[42]\,
      R => rst
    );
\sum_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => plusOp(43),
      Q => \sum_reg_n_0_[43]\,
      R => rst
    );
\sum_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => plusOp(44),
      Q => \sum_reg_n_0_[44]\,
      R => rst
    );
\sum_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => plusOp(45),
      Q => \sum_reg_n_0_[45]\,
      R => rst
    );
\sum_reg[45]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg[41]_i_1_n_0\,
      CO(3) => \sum_reg[45]_i_1_n_0\,
      CO(2) => \sum_reg[45]_i_1_n_1\,
      CO(1) => \sum_reg[45]_i_1_n_2\,
      CO(0) => \sum_reg[45]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => large_add(45 downto 42),
      O(3 downto 0) => plusOp(45 downto 42),
      S(3) => \sum[45]_i_2_n_0\,
      S(2) => \sum[45]_i_3_n_0\,
      S(1) => \sum[45]_i_4_n_0\,
      S(0) => \sum[45]_i_5_n_0\
    );
\sum_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => plusOp(46),
      Q => \sum_reg_n_0_[46]\,
      R => rst
    );
\sum_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => plusOp(47),
      Q => \sum_reg_n_0_[47]\,
      R => rst
    );
\sum_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => plusOp(48),
      Q => \sum_reg_n_0_[48]\,
      R => rst
    );
\sum_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => plusOp(49),
      Q => \sum_reg_n_0_[49]\,
      R => rst
    );
\sum_reg[49]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg[45]_i_1_n_0\,
      CO(3) => \sum_reg[49]_i_1_n_0\,
      CO(2) => \sum_reg[49]_i_1_n_1\,
      CO(1) => \sum_reg[49]_i_1_n_2\,
      CO(0) => \sum_reg[49]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => large_add(49 downto 46),
      O(3 downto 0) => plusOp(49 downto 46),
      S(3) => \sum[49]_i_2_n_0\,
      S(2) => \sum[49]_i_3_n_0\,
      S(1) => \sum[49]_i_4_n_0\,
      S(0) => \sum[49]_i_5_n_0\
    );
\sum_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => plusOp(4),
      Q => \sum_reg_n_0_[4]\,
      R => rst
    );
\sum_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => plusOp(50),
      Q => \sum_reg_n_0_[50]\,
      R => rst
    );
\sum_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => plusOp(51),
      Q => \sum_reg_n_0_[51]\,
      R => rst
    );
\sum_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => plusOp(52),
      Q => \sum_reg_n_0_[52]\,
      R => rst
    );
\sum_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => plusOp(53),
      Q => \sum_reg_n_0_[53]\,
      R => rst
    );
\sum_reg[53]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg[49]_i_1_n_0\,
      CO(3) => \sum_reg[53]_i_1_n_0\,
      CO(2) => \sum_reg[53]_i_1_n_1\,
      CO(1) => \sum_reg[53]_i_1_n_2\,
      CO(0) => \sum_reg[53]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => large_add(53 downto 50),
      O(3 downto 0) => plusOp(53 downto 50),
      S(3) => \sum[53]_i_2_n_0\,
      S(2) => \sum[53]_i_3_n_0\,
      S(1) => \sum[53]_i_4_n_0\,
      S(0) => \sum[53]_i_5_n_0\
    );
\sum_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => plusOp(54),
      Q => \sum_reg_n_0_[54]\,
      R => rst
    );
\sum_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => plusOp(55),
      Q => sum_overflow,
      R => rst
    );
\sum_reg[55]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg[53]_i_1_n_0\,
      CO(3 downto 2) => \NLW_sum_reg[55]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => plusOp(55),
      CO(0) => \NLW_sum_reg[55]_i_1_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => large_add(54),
      O(3 downto 1) => \NLW_sum_reg[55]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => plusOp(54),
      S(3 downto 1) => B"001",
      S(0) => \sum[55]_i_2_n_0\
    );
\sum_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => plusOp(5),
      Q => \sum_reg_n_0_[5]\,
      R => rst
    );
\sum_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sum_reg[5]_i_1_n_0\,
      CO(2) => \sum_reg[5]_i_1_n_1\,
      CO(1) => \sum_reg[5]_i_1_n_2\,
      CO(0) => \sum_reg[5]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => large_add(5 downto 2),
      O(3 downto 1) => plusOp(5 downto 3),
      O(0) => \NLW_sum_reg[5]_i_1_O_UNCONNECTED\(0),
      S(3) => \sum[5]_i_2_n_0\,
      S(2) => \sum[5]_i_3_n_0\,
      S(1) => \sum[5]_i_4_n_0\,
      S(0) => \sum[5]_i_5_n_0\
    );
\sum_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => plusOp(6),
      Q => \sum_reg_n_0_[6]\,
      R => rst
    );
\sum_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => plusOp(7),
      Q => \sum_reg_n_0_[7]\,
      R => rst
    );
\sum_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => plusOp(8),
      Q => \sum_reg_n_0_[8]\,
      R => rst
    );
\sum_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \exponent_2_reg[0]_0\,
      D => plusOp(9),
      Q => \sum_reg_n_0_[9]\,
      R => rst
    );
\sum_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg[5]_i_1_n_0\,
      CO(3) => \sum_reg[9]_i_1_n_0\,
      CO(2) => \sum_reg[9]_i_1_n_1\,
      CO(1) => \sum_reg[9]_i_1_n_2\,
      CO(0) => \sum_reg[9]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => large_add(9 downto 6),
      O(3 downto 0) => plusOp(9 downto 6),
      S(3) => \sum[9]_i_2_n_0\,
      S(2) => \sum[9]_i_3_n_0\,
      S(1) => \sum[9]_i_4_n_0\,
      S(0) => \sum[9]_i_5_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity fpu_design_fpu_double_0_0_fpu_div is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \exponent_out_reg[11]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \exponent_out_reg[10]_0\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    mantissa_7 : out STD_LOGIC_VECTOR ( 53 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 62 downto 0 );
    \expon_uf_term_1_reg[11]_0\ : in STD_LOGIC_VECTOR ( 62 downto 0 );
    \mantissa_round_reg[0]\ : in STD_LOGIC;
    \mantissa_round_reg[0]_0\ : in STD_LOGIC;
    \mantissa_round_reg[0]_1\ : in STD_LOGIC;
    \mantissa_round_reg[0]_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    exponent_5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst : in STD_LOGIC;
    enable_signal_a_reg_0 : in STD_LOGIC;
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of fpu_design_fpu_double_0_0_fpu_div : entity is "fpu_div";
end fpu_design_fpu_double_0_0_fpu_div;

architecture STRUCTURE of fpu_design_fpu_double_0_0_fpu_div is
  signal ARG : STD_LOGIC_VECTOR ( 53 downto 2 );
  signal SHL : STD_LOGIC_VECTOR ( 51 downto 0 );
  signal SHR : STD_LOGIC_VECTOR ( 50 downto 0 );
  signal count_nonzero_signal : STD_LOGIC;
  signal count_nonzero_signal_2 : STD_LOGIC;
  signal count_out : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \count_out[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_out[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_out[2]_i_1_n_0\ : STD_LOGIC;
  signal \count_out[3]_i_1_n_0\ : STD_LOGIC;
  signal \count_out[4]_i_1_n_0\ : STD_LOGIC;
  signal \count_out[5]_i_1_n_0\ : STD_LOGIC;
  signal \count_out[5]_i_2_n_0\ : STD_LOGIC;
  signal \count_out[5]_i_3_n_0\ : STD_LOGIC;
  signal dividend_a : STD_LOGIC_VECTOR ( 51 downto 0 );
  signal dividend_a_shifted : STD_LOGIC_VECTOR ( 51 downto 0 );
  signal \dividend_a_shifted[0]_i_1_n_0\ : STD_LOGIC;
  signal \dividend_a_shifted[10]_i_1_n_0\ : STD_LOGIC;
  signal \dividend_a_shifted[11]_i_1_n_0\ : STD_LOGIC;
  signal \dividend_a_shifted[12]_i_1_n_0\ : STD_LOGIC;
  signal \dividend_a_shifted[13]_i_1_n_0\ : STD_LOGIC;
  signal \dividend_a_shifted[14]_i_1_n_0\ : STD_LOGIC;
  signal \dividend_a_shifted[15]_i_1_n_0\ : STD_LOGIC;
  signal \dividend_a_shifted[16]_i_1_n_0\ : STD_LOGIC;
  signal \dividend_a_shifted[17]_i_1_n_0\ : STD_LOGIC;
  signal \dividend_a_shifted[18]_i_1_n_0\ : STD_LOGIC;
  signal \dividend_a_shifted[19]_i_1_n_0\ : STD_LOGIC;
  signal \dividend_a_shifted[1]_i_1_n_0\ : STD_LOGIC;
  signal \dividend_a_shifted[20]_i_1_n_0\ : STD_LOGIC;
  signal \dividend_a_shifted[21]_i_1_n_0\ : STD_LOGIC;
  signal \dividend_a_shifted[22]_i_1_n_0\ : STD_LOGIC;
  signal \dividend_a_shifted[23]_i_1_n_0\ : STD_LOGIC;
  signal \dividend_a_shifted[24]_i_1_n_0\ : STD_LOGIC;
  signal \dividend_a_shifted[25]_i_1_n_0\ : STD_LOGIC;
  signal \dividend_a_shifted[26]_i_1_n_0\ : STD_LOGIC;
  signal \dividend_a_shifted[27]_i_1_n_0\ : STD_LOGIC;
  signal \dividend_a_shifted[28]_i_1_n_0\ : STD_LOGIC;
  signal \dividend_a_shifted[29]_i_1_n_0\ : STD_LOGIC;
  signal \dividend_a_shifted[2]_i_1_n_0\ : STD_LOGIC;
  signal \dividend_a_shifted[30]_i_1_n_0\ : STD_LOGIC;
  signal \dividend_a_shifted[31]_i_1_n_0\ : STD_LOGIC;
  signal \dividend_a_shifted[32]_i_1_n_0\ : STD_LOGIC;
  signal \dividend_a_shifted[33]_i_1_n_0\ : STD_LOGIC;
  signal \dividend_a_shifted[34]_i_1_n_0\ : STD_LOGIC;
  signal \dividend_a_shifted[35]_i_1_n_0\ : STD_LOGIC;
  signal \dividend_a_shifted[36]_i_1_n_0\ : STD_LOGIC;
  signal \dividend_a_shifted[37]_i_1_n_0\ : STD_LOGIC;
  signal \dividend_a_shifted[38]_i_1_n_0\ : STD_LOGIC;
  signal \dividend_a_shifted[39]_i_1_n_0\ : STD_LOGIC;
  signal \dividend_a_shifted[3]_i_1_n_0\ : STD_LOGIC;
  signal \dividend_a_shifted[40]_i_1_n_0\ : STD_LOGIC;
  signal \dividend_a_shifted[41]_i_1_n_0\ : STD_LOGIC;
  signal \dividend_a_shifted[42]_i_1_n_0\ : STD_LOGIC;
  signal \dividend_a_shifted[43]_i_1_n_0\ : STD_LOGIC;
  signal \dividend_a_shifted[44]_i_1_n_0\ : STD_LOGIC;
  signal \dividend_a_shifted[45]_i_1_n_0\ : STD_LOGIC;
  signal \dividend_a_shifted[46]_i_1_n_0\ : STD_LOGIC;
  signal \dividend_a_shifted[47]_i_1_n_0\ : STD_LOGIC;
  signal \dividend_a_shifted[48]_i_1_n_0\ : STD_LOGIC;
  signal \dividend_a_shifted[49]_i_1_n_0\ : STD_LOGIC;
  signal \dividend_a_shifted[4]_i_1_n_0\ : STD_LOGIC;
  signal \dividend_a_shifted[50]_i_1_n_0\ : STD_LOGIC;
  signal \dividend_a_shifted[51]_i_1_n_0\ : STD_LOGIC;
  signal \dividend_a_shifted[5]_i_1_n_0\ : STD_LOGIC;
  signal \dividend_a_shifted[6]_i_1_n_0\ : STD_LOGIC;
  signal \dividend_a_shifted[7]_i_1_n_0\ : STD_LOGIC;
  signal \dividend_a_shifted[8]_i_1_n_0\ : STD_LOGIC;
  signal \dividend_a_shifted[9]_i_1_n_0\ : STD_LOGIC;
  signal dividend_shift0 : STD_LOGIC;
  signal \dividend_shift[0]_i_10_n_0\ : STD_LOGIC;
  signal \dividend_shift[0]_i_11_n_0\ : STD_LOGIC;
  signal \dividend_shift[0]_i_12_n_0\ : STD_LOGIC;
  signal \dividend_shift[0]_i_13_n_0\ : STD_LOGIC;
  signal \dividend_shift[0]_i_14_n_0\ : STD_LOGIC;
  signal \dividend_shift[0]_i_2_n_0\ : STD_LOGIC;
  signal \dividend_shift[0]_i_3_n_0\ : STD_LOGIC;
  signal \dividend_shift[0]_i_4_n_0\ : STD_LOGIC;
  signal \dividend_shift[0]_i_5_n_0\ : STD_LOGIC;
  signal \dividend_shift[0]_i_6_n_0\ : STD_LOGIC;
  signal \dividend_shift[0]_i_7_n_0\ : STD_LOGIC;
  signal \dividend_shift[0]_i_8_n_0\ : STD_LOGIC;
  signal \dividend_shift[0]_i_9_n_0\ : STD_LOGIC;
  signal dividend_shift_2 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \dividend_shift_reg_n_0_[0]\ : STD_LOGIC;
  signal \dividend_signal[0]_i_1_n_0\ : STD_LOGIC;
  signal \dividend_signal[10]_i_2_n_0\ : STD_LOGIC;
  signal \dividend_signal[11]_i_2_n_0\ : STD_LOGIC;
  signal \dividend_signal[12]_i_2_n_0\ : STD_LOGIC;
  signal \dividend_signal[12]_i_4_n_0\ : STD_LOGIC;
  signal \dividend_signal[12]_i_5_n_0\ : STD_LOGIC;
  signal \dividend_signal[12]_i_6_n_0\ : STD_LOGIC;
  signal \dividend_signal[12]_i_7_n_0\ : STD_LOGIC;
  signal \dividend_signal[13]_i_2_n_0\ : STD_LOGIC;
  signal \dividend_signal[14]_i_2_n_0\ : STD_LOGIC;
  signal \dividend_signal[15]_i_2_n_0\ : STD_LOGIC;
  signal \dividend_signal[16]_i_2_n_0\ : STD_LOGIC;
  signal \dividend_signal[16]_i_4_n_0\ : STD_LOGIC;
  signal \dividend_signal[16]_i_5_n_0\ : STD_LOGIC;
  signal \dividend_signal[16]_i_6_n_0\ : STD_LOGIC;
  signal \dividend_signal[16]_i_7_n_0\ : STD_LOGIC;
  signal \dividend_signal[17]_i_2_n_0\ : STD_LOGIC;
  signal \dividend_signal[18]_i_2_n_0\ : STD_LOGIC;
  signal \dividend_signal[19]_i_2_n_0\ : STD_LOGIC;
  signal \dividend_signal[1]_i_2_n_0\ : STD_LOGIC;
  signal \dividend_signal[20]_i_2_n_0\ : STD_LOGIC;
  signal \dividend_signal[20]_i_4_n_0\ : STD_LOGIC;
  signal \dividend_signal[20]_i_5_n_0\ : STD_LOGIC;
  signal \dividend_signal[20]_i_6_n_0\ : STD_LOGIC;
  signal \dividend_signal[20]_i_7_n_0\ : STD_LOGIC;
  signal \dividend_signal[21]_i_2_n_0\ : STD_LOGIC;
  signal \dividend_signal[22]_i_2_n_0\ : STD_LOGIC;
  signal \dividend_signal[23]_i_2_n_0\ : STD_LOGIC;
  signal \dividend_signal[24]_i_2_n_0\ : STD_LOGIC;
  signal \dividend_signal[24]_i_4_n_0\ : STD_LOGIC;
  signal \dividend_signal[24]_i_5_n_0\ : STD_LOGIC;
  signal \dividend_signal[24]_i_6_n_0\ : STD_LOGIC;
  signal \dividend_signal[24]_i_7_n_0\ : STD_LOGIC;
  signal \dividend_signal[25]_i_2_n_0\ : STD_LOGIC;
  signal \dividend_signal[26]_i_2_n_0\ : STD_LOGIC;
  signal \dividend_signal[27]_i_2_n_0\ : STD_LOGIC;
  signal \dividend_signal[28]_i_2_n_0\ : STD_LOGIC;
  signal \dividend_signal[28]_i_4_n_0\ : STD_LOGIC;
  signal \dividend_signal[28]_i_5_n_0\ : STD_LOGIC;
  signal \dividend_signal[28]_i_6_n_0\ : STD_LOGIC;
  signal \dividend_signal[28]_i_7_n_0\ : STD_LOGIC;
  signal \dividend_signal[29]_i_2_n_0\ : STD_LOGIC;
  signal \dividend_signal[2]_i_2_n_0\ : STD_LOGIC;
  signal \dividend_signal[30]_i_2_n_0\ : STD_LOGIC;
  signal \dividend_signal[31]_i_2_n_0\ : STD_LOGIC;
  signal \dividend_signal[32]_i_2_n_0\ : STD_LOGIC;
  signal \dividend_signal[32]_i_4_n_0\ : STD_LOGIC;
  signal \dividend_signal[32]_i_5_n_0\ : STD_LOGIC;
  signal \dividend_signal[32]_i_6_n_0\ : STD_LOGIC;
  signal \dividend_signal[32]_i_7_n_0\ : STD_LOGIC;
  signal \dividend_signal[33]_i_2_n_0\ : STD_LOGIC;
  signal \dividend_signal[34]_i_2_n_0\ : STD_LOGIC;
  signal \dividend_signal[35]_i_2_n_0\ : STD_LOGIC;
  signal \dividend_signal[36]_i_2_n_0\ : STD_LOGIC;
  signal \dividend_signal[36]_i_4_n_0\ : STD_LOGIC;
  signal \dividend_signal[36]_i_5_n_0\ : STD_LOGIC;
  signal \dividend_signal[36]_i_6_n_0\ : STD_LOGIC;
  signal \dividend_signal[36]_i_7_n_0\ : STD_LOGIC;
  signal \dividend_signal[37]_i_2_n_0\ : STD_LOGIC;
  signal \dividend_signal[38]_i_2_n_0\ : STD_LOGIC;
  signal \dividend_signal[39]_i_2_n_0\ : STD_LOGIC;
  signal \dividend_signal[3]_i_2_n_0\ : STD_LOGIC;
  signal \dividend_signal[40]_i_2_n_0\ : STD_LOGIC;
  signal \dividend_signal[40]_i_4_n_0\ : STD_LOGIC;
  signal \dividend_signal[40]_i_5_n_0\ : STD_LOGIC;
  signal \dividend_signal[40]_i_6_n_0\ : STD_LOGIC;
  signal \dividend_signal[40]_i_7_n_0\ : STD_LOGIC;
  signal \dividend_signal[41]_i_2_n_0\ : STD_LOGIC;
  signal \dividend_signal[42]_i_2_n_0\ : STD_LOGIC;
  signal \dividend_signal[43]_i_2_n_0\ : STD_LOGIC;
  signal \dividend_signal[44]_i_2_n_0\ : STD_LOGIC;
  signal \dividend_signal[44]_i_4_n_0\ : STD_LOGIC;
  signal \dividend_signal[44]_i_5_n_0\ : STD_LOGIC;
  signal \dividend_signal[44]_i_6_n_0\ : STD_LOGIC;
  signal \dividend_signal[44]_i_7_n_0\ : STD_LOGIC;
  signal \dividend_signal[45]_i_2_n_0\ : STD_LOGIC;
  signal \dividend_signal[46]_i_2_n_0\ : STD_LOGIC;
  signal \dividend_signal[47]_i_2_n_0\ : STD_LOGIC;
  signal \dividend_signal[48]_i_2_n_0\ : STD_LOGIC;
  signal \dividend_signal[48]_i_4_n_0\ : STD_LOGIC;
  signal \dividend_signal[48]_i_5_n_0\ : STD_LOGIC;
  signal \dividend_signal[48]_i_6_n_0\ : STD_LOGIC;
  signal \dividend_signal[48]_i_7_n_0\ : STD_LOGIC;
  signal \dividend_signal[49]_i_2_n_0\ : STD_LOGIC;
  signal \dividend_signal[4]_i_2_n_0\ : STD_LOGIC;
  signal \dividend_signal[4]_i_4_n_0\ : STD_LOGIC;
  signal \dividend_signal[4]_i_5_n_0\ : STD_LOGIC;
  signal \dividend_signal[4]_i_6_n_0\ : STD_LOGIC;
  signal \dividend_signal[4]_i_7_n_0\ : STD_LOGIC;
  signal \dividend_signal[50]_i_2_n_0\ : STD_LOGIC;
  signal \dividend_signal[51]_i_1_n_0\ : STD_LOGIC;
  signal \dividend_signal[51]_i_3_n_0\ : STD_LOGIC;
  signal \dividend_signal[51]_i_5_n_0\ : STD_LOGIC;
  signal \dividend_signal[51]_i_6_n_0\ : STD_LOGIC;
  signal \dividend_signal[51]_i_7_n_0\ : STD_LOGIC;
  signal \dividend_signal[51]_i_8_n_0\ : STD_LOGIC;
  signal \dividend_signal[52]_i_1_n_0\ : STD_LOGIC;
  signal \dividend_signal[52]_i_2_n_0\ : STD_LOGIC;
  signal \dividend_signal[53]_i_1_n_0\ : STD_LOGIC;
  signal \dividend_signal[53]_i_3_n_0\ : STD_LOGIC;
  signal \dividend_signal[5]_i_2_n_0\ : STD_LOGIC;
  signal \dividend_signal[6]_i_2_n_0\ : STD_LOGIC;
  signal \dividend_signal[7]_i_2_n_0\ : STD_LOGIC;
  signal \dividend_signal[8]_i_2_n_0\ : STD_LOGIC;
  signal \dividend_signal[8]_i_4_n_0\ : STD_LOGIC;
  signal \dividend_signal[8]_i_5_n_0\ : STD_LOGIC;
  signal \dividend_signal[8]_i_6_n_0\ : STD_LOGIC;
  signal \dividend_signal[8]_i_7_n_0\ : STD_LOGIC;
  signal \dividend_signal[9]_i_2_n_0\ : STD_LOGIC;
  signal \dividend_signal_reg[12]_i_3_n_0\ : STD_LOGIC;
  signal \dividend_signal_reg[12]_i_3_n_1\ : STD_LOGIC;
  signal \dividend_signal_reg[12]_i_3_n_2\ : STD_LOGIC;
  signal \dividend_signal_reg[12]_i_3_n_3\ : STD_LOGIC;
  signal \dividend_signal_reg[12]_i_3_n_4\ : STD_LOGIC;
  signal \dividend_signal_reg[12]_i_3_n_5\ : STD_LOGIC;
  signal \dividend_signal_reg[12]_i_3_n_6\ : STD_LOGIC;
  signal \dividend_signal_reg[12]_i_3_n_7\ : STD_LOGIC;
  signal \dividend_signal_reg[16]_i_3_n_0\ : STD_LOGIC;
  signal \dividend_signal_reg[16]_i_3_n_1\ : STD_LOGIC;
  signal \dividend_signal_reg[16]_i_3_n_2\ : STD_LOGIC;
  signal \dividend_signal_reg[16]_i_3_n_3\ : STD_LOGIC;
  signal \dividend_signal_reg[16]_i_3_n_4\ : STD_LOGIC;
  signal \dividend_signal_reg[16]_i_3_n_5\ : STD_LOGIC;
  signal \dividend_signal_reg[16]_i_3_n_6\ : STD_LOGIC;
  signal \dividend_signal_reg[16]_i_3_n_7\ : STD_LOGIC;
  signal \dividend_signal_reg[20]_i_3_n_0\ : STD_LOGIC;
  signal \dividend_signal_reg[20]_i_3_n_1\ : STD_LOGIC;
  signal \dividend_signal_reg[20]_i_3_n_2\ : STD_LOGIC;
  signal \dividend_signal_reg[20]_i_3_n_3\ : STD_LOGIC;
  signal \dividend_signal_reg[20]_i_3_n_4\ : STD_LOGIC;
  signal \dividend_signal_reg[20]_i_3_n_5\ : STD_LOGIC;
  signal \dividend_signal_reg[20]_i_3_n_6\ : STD_LOGIC;
  signal \dividend_signal_reg[20]_i_3_n_7\ : STD_LOGIC;
  signal \dividend_signal_reg[24]_i_3_n_0\ : STD_LOGIC;
  signal \dividend_signal_reg[24]_i_3_n_1\ : STD_LOGIC;
  signal \dividend_signal_reg[24]_i_3_n_2\ : STD_LOGIC;
  signal \dividend_signal_reg[24]_i_3_n_3\ : STD_LOGIC;
  signal \dividend_signal_reg[24]_i_3_n_4\ : STD_LOGIC;
  signal \dividend_signal_reg[24]_i_3_n_5\ : STD_LOGIC;
  signal \dividend_signal_reg[24]_i_3_n_6\ : STD_LOGIC;
  signal \dividend_signal_reg[24]_i_3_n_7\ : STD_LOGIC;
  signal \dividend_signal_reg[28]_i_3_n_0\ : STD_LOGIC;
  signal \dividend_signal_reg[28]_i_3_n_1\ : STD_LOGIC;
  signal \dividend_signal_reg[28]_i_3_n_2\ : STD_LOGIC;
  signal \dividend_signal_reg[28]_i_3_n_3\ : STD_LOGIC;
  signal \dividend_signal_reg[28]_i_3_n_4\ : STD_LOGIC;
  signal \dividend_signal_reg[28]_i_3_n_5\ : STD_LOGIC;
  signal \dividend_signal_reg[28]_i_3_n_6\ : STD_LOGIC;
  signal \dividend_signal_reg[28]_i_3_n_7\ : STD_LOGIC;
  signal \dividend_signal_reg[32]_i_3_n_0\ : STD_LOGIC;
  signal \dividend_signal_reg[32]_i_3_n_1\ : STD_LOGIC;
  signal \dividend_signal_reg[32]_i_3_n_2\ : STD_LOGIC;
  signal \dividend_signal_reg[32]_i_3_n_3\ : STD_LOGIC;
  signal \dividend_signal_reg[32]_i_3_n_4\ : STD_LOGIC;
  signal \dividend_signal_reg[32]_i_3_n_5\ : STD_LOGIC;
  signal \dividend_signal_reg[32]_i_3_n_6\ : STD_LOGIC;
  signal \dividend_signal_reg[32]_i_3_n_7\ : STD_LOGIC;
  signal \dividend_signal_reg[36]_i_3_n_0\ : STD_LOGIC;
  signal \dividend_signal_reg[36]_i_3_n_1\ : STD_LOGIC;
  signal \dividend_signal_reg[36]_i_3_n_2\ : STD_LOGIC;
  signal \dividend_signal_reg[36]_i_3_n_3\ : STD_LOGIC;
  signal \dividend_signal_reg[36]_i_3_n_4\ : STD_LOGIC;
  signal \dividend_signal_reg[36]_i_3_n_5\ : STD_LOGIC;
  signal \dividend_signal_reg[36]_i_3_n_6\ : STD_LOGIC;
  signal \dividend_signal_reg[36]_i_3_n_7\ : STD_LOGIC;
  signal \dividend_signal_reg[40]_i_3_n_0\ : STD_LOGIC;
  signal \dividend_signal_reg[40]_i_3_n_1\ : STD_LOGIC;
  signal \dividend_signal_reg[40]_i_3_n_2\ : STD_LOGIC;
  signal \dividend_signal_reg[40]_i_3_n_3\ : STD_LOGIC;
  signal \dividend_signal_reg[40]_i_3_n_4\ : STD_LOGIC;
  signal \dividend_signal_reg[40]_i_3_n_5\ : STD_LOGIC;
  signal \dividend_signal_reg[40]_i_3_n_6\ : STD_LOGIC;
  signal \dividend_signal_reg[40]_i_3_n_7\ : STD_LOGIC;
  signal \dividend_signal_reg[44]_i_3_n_0\ : STD_LOGIC;
  signal \dividend_signal_reg[44]_i_3_n_1\ : STD_LOGIC;
  signal \dividend_signal_reg[44]_i_3_n_2\ : STD_LOGIC;
  signal \dividend_signal_reg[44]_i_3_n_3\ : STD_LOGIC;
  signal \dividend_signal_reg[44]_i_3_n_4\ : STD_LOGIC;
  signal \dividend_signal_reg[44]_i_3_n_5\ : STD_LOGIC;
  signal \dividend_signal_reg[44]_i_3_n_6\ : STD_LOGIC;
  signal \dividend_signal_reg[44]_i_3_n_7\ : STD_LOGIC;
  signal \dividend_signal_reg[48]_i_3_n_0\ : STD_LOGIC;
  signal \dividend_signal_reg[48]_i_3_n_1\ : STD_LOGIC;
  signal \dividend_signal_reg[48]_i_3_n_2\ : STD_LOGIC;
  signal \dividend_signal_reg[48]_i_3_n_3\ : STD_LOGIC;
  signal \dividend_signal_reg[48]_i_3_n_4\ : STD_LOGIC;
  signal \dividend_signal_reg[48]_i_3_n_5\ : STD_LOGIC;
  signal \dividend_signal_reg[48]_i_3_n_6\ : STD_LOGIC;
  signal \dividend_signal_reg[48]_i_3_n_7\ : STD_LOGIC;
  signal \dividend_signal_reg[4]_i_3_n_0\ : STD_LOGIC;
  signal \dividend_signal_reg[4]_i_3_n_1\ : STD_LOGIC;
  signal \dividend_signal_reg[4]_i_3_n_2\ : STD_LOGIC;
  signal \dividend_signal_reg[4]_i_3_n_3\ : STD_LOGIC;
  signal \dividend_signal_reg[4]_i_3_n_4\ : STD_LOGIC;
  signal \dividend_signal_reg[4]_i_3_n_5\ : STD_LOGIC;
  signal \dividend_signal_reg[4]_i_3_n_6\ : STD_LOGIC;
  signal \dividend_signal_reg[4]_i_3_n_7\ : STD_LOGIC;
  signal \dividend_signal_reg[51]_i_4_n_0\ : STD_LOGIC;
  signal \dividend_signal_reg[51]_i_4_n_1\ : STD_LOGIC;
  signal \dividend_signal_reg[51]_i_4_n_2\ : STD_LOGIC;
  signal \dividend_signal_reg[51]_i_4_n_3\ : STD_LOGIC;
  signal \dividend_signal_reg[51]_i_4_n_4\ : STD_LOGIC;
  signal \dividend_signal_reg[51]_i_4_n_5\ : STD_LOGIC;
  signal \dividend_signal_reg[51]_i_4_n_6\ : STD_LOGIC;
  signal \dividend_signal_reg[51]_i_4_n_7\ : STD_LOGIC;
  signal \dividend_signal_reg[53]_i_2_n_7\ : STD_LOGIC;
  signal \dividend_signal_reg[8]_i_3_n_0\ : STD_LOGIC;
  signal \dividend_signal_reg[8]_i_3_n_1\ : STD_LOGIC;
  signal \dividend_signal_reg[8]_i_3_n_2\ : STD_LOGIC;
  signal \dividend_signal_reg[8]_i_3_n_3\ : STD_LOGIC;
  signal \dividend_signal_reg[8]_i_3_n_4\ : STD_LOGIC;
  signal \dividend_signal_reg[8]_i_3_n_5\ : STD_LOGIC;
  signal \dividend_signal_reg[8]_i_3_n_6\ : STD_LOGIC;
  signal \dividend_signal_reg[8]_i_3_n_7\ : STD_LOGIC;
  signal \dividend_signal_reg_n_0_[0]\ : STD_LOGIC;
  signal \dividend_signal_reg_n_0_[10]\ : STD_LOGIC;
  signal \dividend_signal_reg_n_0_[11]\ : STD_LOGIC;
  signal \dividend_signal_reg_n_0_[12]\ : STD_LOGIC;
  signal \dividend_signal_reg_n_0_[13]\ : STD_LOGIC;
  signal \dividend_signal_reg_n_0_[14]\ : STD_LOGIC;
  signal \dividend_signal_reg_n_0_[15]\ : STD_LOGIC;
  signal \dividend_signal_reg_n_0_[16]\ : STD_LOGIC;
  signal \dividend_signal_reg_n_0_[17]\ : STD_LOGIC;
  signal \dividend_signal_reg_n_0_[18]\ : STD_LOGIC;
  signal \dividend_signal_reg_n_0_[19]\ : STD_LOGIC;
  signal \dividend_signal_reg_n_0_[1]\ : STD_LOGIC;
  signal \dividend_signal_reg_n_0_[20]\ : STD_LOGIC;
  signal \dividend_signal_reg_n_0_[21]\ : STD_LOGIC;
  signal \dividend_signal_reg_n_0_[22]\ : STD_LOGIC;
  signal \dividend_signal_reg_n_0_[23]\ : STD_LOGIC;
  signal \dividend_signal_reg_n_0_[24]\ : STD_LOGIC;
  signal \dividend_signal_reg_n_0_[25]\ : STD_LOGIC;
  signal \dividend_signal_reg_n_0_[26]\ : STD_LOGIC;
  signal \dividend_signal_reg_n_0_[27]\ : STD_LOGIC;
  signal \dividend_signal_reg_n_0_[28]\ : STD_LOGIC;
  signal \dividend_signal_reg_n_0_[29]\ : STD_LOGIC;
  signal \dividend_signal_reg_n_0_[2]\ : STD_LOGIC;
  signal \dividend_signal_reg_n_0_[30]\ : STD_LOGIC;
  signal \dividend_signal_reg_n_0_[31]\ : STD_LOGIC;
  signal \dividend_signal_reg_n_0_[32]\ : STD_LOGIC;
  signal \dividend_signal_reg_n_0_[33]\ : STD_LOGIC;
  signal \dividend_signal_reg_n_0_[34]\ : STD_LOGIC;
  signal \dividend_signal_reg_n_0_[35]\ : STD_LOGIC;
  signal \dividend_signal_reg_n_0_[36]\ : STD_LOGIC;
  signal \dividend_signal_reg_n_0_[37]\ : STD_LOGIC;
  signal \dividend_signal_reg_n_0_[38]\ : STD_LOGIC;
  signal \dividend_signal_reg_n_0_[39]\ : STD_LOGIC;
  signal \dividend_signal_reg_n_0_[3]\ : STD_LOGIC;
  signal \dividend_signal_reg_n_0_[40]\ : STD_LOGIC;
  signal \dividend_signal_reg_n_0_[41]\ : STD_LOGIC;
  signal \dividend_signal_reg_n_0_[42]\ : STD_LOGIC;
  signal \dividend_signal_reg_n_0_[43]\ : STD_LOGIC;
  signal \dividend_signal_reg_n_0_[44]\ : STD_LOGIC;
  signal \dividend_signal_reg_n_0_[45]\ : STD_LOGIC;
  signal \dividend_signal_reg_n_0_[46]\ : STD_LOGIC;
  signal \dividend_signal_reg_n_0_[47]\ : STD_LOGIC;
  signal \dividend_signal_reg_n_0_[48]\ : STD_LOGIC;
  signal \dividend_signal_reg_n_0_[49]\ : STD_LOGIC;
  signal \dividend_signal_reg_n_0_[4]\ : STD_LOGIC;
  signal \dividend_signal_reg_n_0_[50]\ : STD_LOGIC;
  signal \dividend_signal_reg_n_0_[51]\ : STD_LOGIC;
  signal \dividend_signal_reg_n_0_[52]\ : STD_LOGIC;
  signal \dividend_signal_reg_n_0_[53]\ : STD_LOGIC;
  signal \dividend_signal_reg_n_0_[5]\ : STD_LOGIC;
  signal \dividend_signal_reg_n_0_[6]\ : STD_LOGIC;
  signal \dividend_signal_reg_n_0_[7]\ : STD_LOGIC;
  signal \dividend_signal_reg_n_0_[8]\ : STD_LOGIC;
  signal \dividend_signal_reg_n_0_[9]\ : STD_LOGIC;
  signal divisor_1 : STD_LOGIC_VECTOR ( 51 downto 1 );
  signal \divisor_b_reg_n_0_[0]\ : STD_LOGIC;
  signal divisor_b_shifted : STD_LOGIC_VECTOR ( 51 downto 0 );
  signal divisor_shift : STD_LOGIC_VECTOR ( 0 to 0 );
  signal divisor_shift0 : STD_LOGIC;
  signal \divisor_shift[0]_i_10_n_0\ : STD_LOGIC;
  signal \divisor_shift[0]_i_11_n_0\ : STD_LOGIC;
  signal \divisor_shift[0]_i_12_n_0\ : STD_LOGIC;
  signal \divisor_shift[0]_i_13_n_0\ : STD_LOGIC;
  signal \divisor_shift[0]_i_14_n_0\ : STD_LOGIC;
  signal \divisor_shift[0]_i_2_n_0\ : STD_LOGIC;
  signal \divisor_shift[0]_i_3_n_0\ : STD_LOGIC;
  signal \divisor_shift[0]_i_4_n_0\ : STD_LOGIC;
  signal \divisor_shift[0]_i_5_n_0\ : STD_LOGIC;
  signal \divisor_shift[0]_i_6_n_0\ : STD_LOGIC;
  signal \divisor_shift[0]_i_7_n_0\ : STD_LOGIC;
  signal \divisor_shift[0]_i_8_n_0\ : STD_LOGIC;
  signal \divisor_shift[0]_i_9_n_0\ : STD_LOGIC;
  signal divisor_shift_2 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \divisor_signal[0]_i_1_n_0\ : STD_LOGIC;
  signal \divisor_signal[51]_i_2_n_0\ : STD_LOGIC;
  signal \divisor_signal[51]_i_3_n_0\ : STD_LOGIC;
  signal \divisor_signal[51]_i_4_n_0\ : STD_LOGIC;
  signal \divisor_signal[52]_i_1_n_0\ : STD_LOGIC;
  signal \divisor_signal_reg_n_0_[0]\ : STD_LOGIC;
  signal \divisor_signal_reg_n_0_[10]\ : STD_LOGIC;
  signal \divisor_signal_reg_n_0_[11]\ : STD_LOGIC;
  signal \divisor_signal_reg_n_0_[12]\ : STD_LOGIC;
  signal \divisor_signal_reg_n_0_[13]\ : STD_LOGIC;
  signal \divisor_signal_reg_n_0_[14]\ : STD_LOGIC;
  signal \divisor_signal_reg_n_0_[15]\ : STD_LOGIC;
  signal \divisor_signal_reg_n_0_[16]\ : STD_LOGIC;
  signal \divisor_signal_reg_n_0_[17]\ : STD_LOGIC;
  signal \divisor_signal_reg_n_0_[18]\ : STD_LOGIC;
  signal \divisor_signal_reg_n_0_[19]\ : STD_LOGIC;
  signal \divisor_signal_reg_n_0_[1]\ : STD_LOGIC;
  signal \divisor_signal_reg_n_0_[20]\ : STD_LOGIC;
  signal \divisor_signal_reg_n_0_[21]\ : STD_LOGIC;
  signal \divisor_signal_reg_n_0_[22]\ : STD_LOGIC;
  signal \divisor_signal_reg_n_0_[23]\ : STD_LOGIC;
  signal \divisor_signal_reg_n_0_[24]\ : STD_LOGIC;
  signal \divisor_signal_reg_n_0_[25]\ : STD_LOGIC;
  signal \divisor_signal_reg_n_0_[26]\ : STD_LOGIC;
  signal \divisor_signal_reg_n_0_[27]\ : STD_LOGIC;
  signal \divisor_signal_reg_n_0_[28]\ : STD_LOGIC;
  signal \divisor_signal_reg_n_0_[29]\ : STD_LOGIC;
  signal \divisor_signal_reg_n_0_[2]\ : STD_LOGIC;
  signal \divisor_signal_reg_n_0_[30]\ : STD_LOGIC;
  signal \divisor_signal_reg_n_0_[31]\ : STD_LOGIC;
  signal \divisor_signal_reg_n_0_[32]\ : STD_LOGIC;
  signal \divisor_signal_reg_n_0_[33]\ : STD_LOGIC;
  signal \divisor_signal_reg_n_0_[34]\ : STD_LOGIC;
  signal \divisor_signal_reg_n_0_[35]\ : STD_LOGIC;
  signal \divisor_signal_reg_n_0_[36]\ : STD_LOGIC;
  signal \divisor_signal_reg_n_0_[37]\ : STD_LOGIC;
  signal \divisor_signal_reg_n_0_[38]\ : STD_LOGIC;
  signal \divisor_signal_reg_n_0_[39]\ : STD_LOGIC;
  signal \divisor_signal_reg_n_0_[3]\ : STD_LOGIC;
  signal \divisor_signal_reg_n_0_[40]\ : STD_LOGIC;
  signal \divisor_signal_reg_n_0_[41]\ : STD_LOGIC;
  signal \divisor_signal_reg_n_0_[42]\ : STD_LOGIC;
  signal \divisor_signal_reg_n_0_[43]\ : STD_LOGIC;
  signal \divisor_signal_reg_n_0_[44]\ : STD_LOGIC;
  signal \divisor_signal_reg_n_0_[45]\ : STD_LOGIC;
  signal \divisor_signal_reg_n_0_[46]\ : STD_LOGIC;
  signal \divisor_signal_reg_n_0_[47]\ : STD_LOGIC;
  signal \divisor_signal_reg_n_0_[48]\ : STD_LOGIC;
  signal \divisor_signal_reg_n_0_[49]\ : STD_LOGIC;
  signal \divisor_signal_reg_n_0_[4]\ : STD_LOGIC;
  signal \divisor_signal_reg_n_0_[50]\ : STD_LOGIC;
  signal \divisor_signal_reg_n_0_[51]\ : STD_LOGIC;
  signal \divisor_signal_reg_n_0_[52]\ : STD_LOGIC;
  signal \divisor_signal_reg_n_0_[5]\ : STD_LOGIC;
  signal \divisor_signal_reg_n_0_[6]\ : STD_LOGIC;
  signal \divisor_signal_reg_n_0_[7]\ : STD_LOGIC;
  signal \divisor_signal_reg_n_0_[8]\ : STD_LOGIC;
  signal \divisor_signal_reg_n_0_[9]\ : STD_LOGIC;
  signal enable_signal : STD_LOGIC;
  signal enable_signal_2 : STD_LOGIC;
  signal enable_signal_2_i_1_n_0 : STD_LOGIC;
  signal enable_signal_a : STD_LOGIC;
  signal enable_signal_b : STD_LOGIC;
  signal enable_signal_c : STD_LOGIC;
  signal enable_signal_d : STD_LOGIC;
  signal enable_signal_e : STD_LOGIC;
  signal expon_final_1 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \expon_final_1[11]_i_2_n_0\ : STD_LOGIC;
  signal \expon_final_1[11]_i_3_n_0\ : STD_LOGIC;
  signal \expon_final_1[11]_i_4_n_0\ : STD_LOGIC;
  signal \expon_final_1[11]_i_5_n_0\ : STD_LOGIC;
  signal \expon_final_1[3]_i_2_n_0\ : STD_LOGIC;
  signal \expon_final_1[3]_i_3_n_0\ : STD_LOGIC;
  signal \expon_final_1[3]_i_4_n_0\ : STD_LOGIC;
  signal \expon_final_1[3]_i_5_n_0\ : STD_LOGIC;
  signal \expon_final_1[7]_i_2_n_0\ : STD_LOGIC;
  signal \expon_final_1[7]_i_3_n_0\ : STD_LOGIC;
  signal \expon_final_1[7]_i_4_n_0\ : STD_LOGIC;
  signal \expon_final_1[7]_i_5_n_0\ : STD_LOGIC;
  signal \expon_final_1_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \expon_final_1_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \expon_final_1_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \expon_final_1_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \expon_final_1_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \expon_final_1_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \expon_final_1_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \expon_final_1_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \expon_final_1_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \expon_final_1_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \expon_final_1_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \expon_final_2[11]_i_1_n_0\ : STD_LOGIC;
  signal \expon_final_2__0\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \expon_final_3[11]_i_1_n_0\ : STD_LOGIC;
  signal \expon_final_3[11]_i_3_n_0\ : STD_LOGIC;
  signal \expon_final_3[11]_i_4_n_0\ : STD_LOGIC;
  signal \expon_final_3[11]_i_5_n_0\ : STD_LOGIC;
  signal \expon_final_3[11]_i_6_n_0\ : STD_LOGIC;
  signal \expon_final_3[3]_i_2_n_0\ : STD_LOGIC;
  signal \expon_final_3[3]_i_3_n_0\ : STD_LOGIC;
  signal \expon_final_3[3]_i_4_n_0\ : STD_LOGIC;
  signal \expon_final_3[3]_i_5_n_0\ : STD_LOGIC;
  signal \expon_final_3[7]_i_2_n_0\ : STD_LOGIC;
  signal \expon_final_3[7]_i_3_n_0\ : STD_LOGIC;
  signal \expon_final_3[7]_i_4_n_0\ : STD_LOGIC;
  signal \expon_final_3[7]_i_5_n_0\ : STD_LOGIC;
  signal \expon_final_3__0\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \expon_final_3_reg[11]_i_2_n_1\ : STD_LOGIC;
  signal \expon_final_3_reg[11]_i_2_n_2\ : STD_LOGIC;
  signal \expon_final_3_reg[11]_i_2_n_3\ : STD_LOGIC;
  signal \expon_final_3_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \expon_final_3_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \expon_final_3_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \expon_final_3_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \expon_final_3_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \expon_final_3_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \expon_final_3_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \expon_final_3_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal expon_final_4 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \expon_final_4[3]_i_2_n_0\ : STD_LOGIC;
  signal expon_final_4_et0 : STD_LOGIC;
  signal expon_final_4_et0_i_1_n_0 : STD_LOGIC;
  signal expon_final_4_et0_i_2_n_0 : STD_LOGIC;
  signal expon_final_4_et0_i_3_n_0 : STD_LOGIC;
  signal \expon_final_4_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \expon_final_4_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \expon_final_4_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \expon_final_4_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \expon_final_4_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \expon_final_4_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \expon_final_4_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \expon_final_4_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \expon_final_4_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \expon_final_4_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \expon_final_4_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \expon_final_4_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \expon_final_4_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \expon_final_4_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \expon_final_4_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \expon_final_4_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \expon_final_4_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \expon_final_4_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \expon_final_4_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \expon_final_4_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \expon_final_4_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \expon_final_4_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \expon_final_4_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \expon_final_4_term__0\ : STD_LOGIC;
  signal expon_final_4_term_i_1_n_0 : STD_LOGIC;
  signal expon_final_5 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \expon_final_5[11]_i_2_n_0\ : STD_LOGIC;
  signal \expon_final_5[11]_i_3_n_0\ : STD_LOGIC;
  signal \expon_final_5[11]_i_4_n_0\ : STD_LOGIC;
  signal \expon_final_5[11]_i_5_n_0\ : STD_LOGIC;
  signal \expon_final_5[3]_i_2_n_0\ : STD_LOGIC;
  signal \expon_final_5[3]_i_3_n_0\ : STD_LOGIC;
  signal \expon_final_5[3]_i_4_n_0\ : STD_LOGIC;
  signal \expon_final_5[3]_i_5_n_0\ : STD_LOGIC;
  signal \expon_final_5[3]_i_6_n_0\ : STD_LOGIC;
  signal \expon_final_5[3]_i_7_n_0\ : STD_LOGIC;
  signal \expon_final_5[7]_i_2_n_0\ : STD_LOGIC;
  signal \expon_final_5[7]_i_3_n_0\ : STD_LOGIC;
  signal \expon_final_5[7]_i_4_n_0\ : STD_LOGIC;
  signal \expon_final_5[7]_i_5_n_0\ : STD_LOGIC;
  signal \expon_final_5_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \expon_final_5_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \expon_final_5_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \expon_final_5_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \expon_final_5_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \expon_final_5_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \expon_final_5_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \expon_final_5_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \expon_final_5_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \expon_final_5_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \expon_final_5_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \expon_final_5_reg_n_0_[0]\ : STD_LOGIC;
  signal \expon_final_5_reg_n_0_[10]\ : STD_LOGIC;
  signal \expon_final_5_reg_n_0_[11]\ : STD_LOGIC;
  signal \expon_final_5_reg_n_0_[1]\ : STD_LOGIC;
  signal \expon_final_5_reg_n_0_[2]\ : STD_LOGIC;
  signal \expon_final_5_reg_n_0_[3]\ : STD_LOGIC;
  signal \expon_final_5_reg_n_0_[4]\ : STD_LOGIC;
  signal \expon_final_5_reg_n_0_[5]\ : STD_LOGIC;
  signal \expon_final_5_reg_n_0_[6]\ : STD_LOGIC;
  signal \expon_final_5_reg_n_0_[7]\ : STD_LOGIC;
  signal \expon_final_5_reg_n_0_[8]\ : STD_LOGIC;
  signal \expon_final_5_reg_n_0_[9]\ : STD_LOGIC;
  signal \expon_shift_a[0]_i_1_n_0\ : STD_LOGIC;
  signal \expon_shift_a_reg_n_0_[0]\ : STD_LOGIC;
  signal \expon_shift_b[0]_i_1_n_0\ : STD_LOGIC;
  signal \expon_shift_b_reg_n_0_[0]\ : STD_LOGIC;
  signal expon_term : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \expon_term[10]_i_2_n_0\ : STD_LOGIC;
  signal \expon_term[10]_i_3_n_0\ : STD_LOGIC;
  signal \expon_term[10]_i_4_n_0\ : STD_LOGIC;
  signal \expon_term[11]_i_2_n_0\ : STD_LOGIC;
  signal \expon_term[1]_i_1_n_0\ : STD_LOGIC;
  signal \expon_term[3]_i_1_n_0\ : STD_LOGIC;
  signal \expon_term[7]_i_2_n_0\ : STD_LOGIC;
  signal expon_uf_1 : STD_LOGIC;
  signal expon_uf_1_i_10_n_0 : STD_LOGIC;
  signal expon_uf_1_i_11_n_0 : STD_LOGIC;
  signal expon_uf_1_i_12_n_0 : STD_LOGIC;
  signal expon_uf_1_i_13_n_0 : STD_LOGIC;
  signal expon_uf_1_i_14_n_0 : STD_LOGIC;
  signal expon_uf_1_i_3_n_0 : STD_LOGIC;
  signal expon_uf_1_i_4_n_0 : STD_LOGIC;
  signal expon_uf_1_i_5_n_0 : STD_LOGIC;
  signal expon_uf_1_i_6_n_0 : STD_LOGIC;
  signal expon_uf_1_i_7_n_0 : STD_LOGIC;
  signal expon_uf_1_i_8_n_0 : STD_LOGIC;
  signal expon_uf_1_i_9_n_0 : STD_LOGIC;
  signal expon_uf_1_reg_i_1_n_2 : STD_LOGIC;
  signal expon_uf_1_reg_i_1_n_3 : STD_LOGIC;
  signal expon_uf_1_reg_i_2_n_0 : STD_LOGIC;
  signal expon_uf_1_reg_i_2_n_1 : STD_LOGIC;
  signal expon_uf_1_reg_i_2_n_2 : STD_LOGIC;
  signal expon_uf_1_reg_i_2_n_3 : STD_LOGIC;
  signal expon_uf_2 : STD_LOGIC;
  signal expon_uf_2_i_3_n_0 : STD_LOGIC;
  signal expon_uf_2_i_4_n_0 : STD_LOGIC;
  signal expon_uf_2_i_5_n_0 : STD_LOGIC;
  signal expon_uf_2_i_6_n_0 : STD_LOGIC;
  signal expon_uf_2_i_7_n_0 : STD_LOGIC;
  signal expon_uf_2_i_8_n_0 : STD_LOGIC;
  signal expon_uf_2_i_9_n_0 : STD_LOGIC;
  signal expon_uf_2_reg_i_1_n_2 : STD_LOGIC;
  signal expon_uf_2_reg_i_1_n_3 : STD_LOGIC;
  signal expon_uf_2_reg_i_2_n_0 : STD_LOGIC;
  signal expon_uf_2_reg_i_2_n_1 : STD_LOGIC;
  signal expon_uf_2_reg_i_2_n_2 : STD_LOGIC;
  signal expon_uf_2_reg_i_2_n_3 : STD_LOGIC;
  signal expon_uf_gt_maxshift : STD_LOGIC;
  signal \expon_uf_term_1[11]_i_1_n_0\ : STD_LOGIC;
  signal \expon_uf_term_1[11]_i_3_n_0\ : STD_LOGIC;
  signal \expon_uf_term_1[11]_i_4_n_0\ : STD_LOGIC;
  signal \expon_uf_term_1[11]_i_5_n_0\ : STD_LOGIC;
  signal \expon_uf_term_1[11]_i_6_n_0\ : STD_LOGIC;
  signal \expon_uf_term_1[3]_i_2_n_0\ : STD_LOGIC;
  signal \expon_uf_term_1[3]_i_3_n_0\ : STD_LOGIC;
  signal \expon_uf_term_1[3]_i_4_n_0\ : STD_LOGIC;
  signal \expon_uf_term_1[3]_i_5_n_0\ : STD_LOGIC;
  signal \expon_uf_term_1[7]_i_2_n_0\ : STD_LOGIC;
  signal \expon_uf_term_1[7]_i_3_n_0\ : STD_LOGIC;
  signal \expon_uf_term_1[7]_i_4_n_0\ : STD_LOGIC;
  signal \expon_uf_term_1[7]_i_5_n_0\ : STD_LOGIC;
  signal \expon_uf_term_1__0\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \expon_uf_term_1_reg[11]_i_2_n_1\ : STD_LOGIC;
  signal \expon_uf_term_1_reg[11]_i_2_n_2\ : STD_LOGIC;
  signal \expon_uf_term_1_reg[11]_i_2_n_3\ : STD_LOGIC;
  signal \expon_uf_term_1_reg[11]_i_2_n_4\ : STD_LOGIC;
  signal \expon_uf_term_1_reg[11]_i_2_n_5\ : STD_LOGIC;
  signal \expon_uf_term_1_reg[11]_i_2_n_6\ : STD_LOGIC;
  signal \expon_uf_term_1_reg[11]_i_2_n_7\ : STD_LOGIC;
  signal \expon_uf_term_1_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \expon_uf_term_1_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \expon_uf_term_1_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \expon_uf_term_1_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \expon_uf_term_1_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \expon_uf_term_1_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \expon_uf_term_1_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \expon_uf_term_1_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \expon_uf_term_1_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \expon_uf_term_1_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \expon_uf_term_1_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \expon_uf_term_1_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \expon_uf_term_1_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \expon_uf_term_1_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \expon_uf_term_1_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \expon_uf_term_1_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \expon_uf_term_2[11]_i_1_n_0\ : STD_LOGIC;
  signal \expon_uf_term_2[11]_i_3_n_0\ : STD_LOGIC;
  signal \expon_uf_term_2[11]_i_4_n_0\ : STD_LOGIC;
  signal \expon_uf_term_2[11]_i_5_n_0\ : STD_LOGIC;
  signal \expon_uf_term_2[11]_i_6_n_0\ : STD_LOGIC;
  signal \expon_uf_term_2[3]_i_2_n_0\ : STD_LOGIC;
  signal \expon_uf_term_2[3]_i_3_n_0\ : STD_LOGIC;
  signal \expon_uf_term_2[3]_i_4_n_0\ : STD_LOGIC;
  signal \expon_uf_term_2[3]_i_5_n_0\ : STD_LOGIC;
  signal \expon_uf_term_2[7]_i_2_n_0\ : STD_LOGIC;
  signal \expon_uf_term_2[7]_i_3_n_0\ : STD_LOGIC;
  signal \expon_uf_term_2[7]_i_4_n_0\ : STD_LOGIC;
  signal \expon_uf_term_2[7]_i_5_n_0\ : STD_LOGIC;
  signal \expon_uf_term_2__0\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \expon_uf_term_2_reg[11]_i_2_n_1\ : STD_LOGIC;
  signal \expon_uf_term_2_reg[11]_i_2_n_2\ : STD_LOGIC;
  signal \expon_uf_term_2_reg[11]_i_2_n_3\ : STD_LOGIC;
  signal \expon_uf_term_2_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \expon_uf_term_2_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \expon_uf_term_2_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \expon_uf_term_2_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \expon_uf_term_2_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \expon_uf_term_2_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \expon_uf_term_2_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \expon_uf_term_2_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal expon_uf_term_3 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \expon_uf_term_3[11]_i_2_n_0\ : STD_LOGIC;
  signal \expon_uf_term_3[11]_i_3_n_0\ : STD_LOGIC;
  signal \expon_uf_term_3[11]_i_4_n_0\ : STD_LOGIC;
  signal \expon_uf_term_3[11]_i_5_n_0\ : STD_LOGIC;
  signal \expon_uf_term_3[3]_i_2_n_0\ : STD_LOGIC;
  signal \expon_uf_term_3[3]_i_3_n_0\ : STD_LOGIC;
  signal \expon_uf_term_3[3]_i_4_n_0\ : STD_LOGIC;
  signal \expon_uf_term_3[3]_i_5_n_0\ : STD_LOGIC;
  signal \expon_uf_term_3[7]_i_2_n_0\ : STD_LOGIC;
  signal \expon_uf_term_3[7]_i_3_n_0\ : STD_LOGIC;
  signal \expon_uf_term_3[7]_i_4_n_0\ : STD_LOGIC;
  signal \expon_uf_term_3[7]_i_5_n_0\ : STD_LOGIC;
  signal \expon_uf_term_3_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \expon_uf_term_3_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \expon_uf_term_3_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \expon_uf_term_3_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \expon_uf_term_3_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \expon_uf_term_3_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \expon_uf_term_3_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \expon_uf_term_3_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \expon_uf_term_3_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \expon_uf_term_3_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \expon_uf_term_3_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \expon_uf_term_4[11]_i_1_n_0\ : STD_LOGIC;
  signal \expon_uf_term_4[2]_i_1_n_0\ : STD_LOGIC;
  signal \expon_uf_term_4[4]_i_1_n_0\ : STD_LOGIC;
  signal \expon_uf_term_4[5]_i_1_n_0\ : STD_LOGIC;
  signal \expon_uf_term_4_reg_n_0_[0]\ : STD_LOGIC;
  signal \expon_uf_term_4_reg_n_0_[10]\ : STD_LOGIC;
  signal \expon_uf_term_4_reg_n_0_[11]\ : STD_LOGIC;
  signal \expon_uf_term_4_reg_n_0_[1]\ : STD_LOGIC;
  signal \expon_uf_term_4_reg_n_0_[2]\ : STD_LOGIC;
  signal \expon_uf_term_4_reg_n_0_[3]\ : STD_LOGIC;
  signal \expon_uf_term_4_reg_n_0_[4]\ : STD_LOGIC;
  signal \expon_uf_term_4_reg_n_0_[5]\ : STD_LOGIC;
  signal \expon_uf_term_4_reg_n_0_[6]\ : STD_LOGIC;
  signal \expon_uf_term_4_reg_n_0_[7]\ : STD_LOGIC;
  signal \expon_uf_term_4_reg_n_0_[8]\ : STD_LOGIC;
  signal \expon_uf_term_4_reg_n_0_[9]\ : STD_LOGIC;
  signal exponent_out : STD_LOGIC_VECTOR ( 11 to 11 );
  signal \exponent_out[11]_i_10_n_0\ : STD_LOGIC;
  signal \exponent_out[11]_i_11_n_0\ : STD_LOGIC;
  signal \exponent_out[11]_i_12_n_0\ : STD_LOGIC;
  signal \exponent_out[11]_i_13_n_0\ : STD_LOGIC;
  signal \exponent_out[11]_i_14_n_0\ : STD_LOGIC;
  signal \exponent_out[11]_i_1_n_0\ : STD_LOGIC;
  signal \exponent_out[11]_i_2_n_0\ : STD_LOGIC;
  signal \exponent_out[11]_i_3_n_0\ : STD_LOGIC;
  signal \exponent_out[11]_i_4_n_0\ : STD_LOGIC;
  signal \exponent_out[11]_i_5_n_0\ : STD_LOGIC;
  signal \exponent_out[11]_i_6_n_0\ : STD_LOGIC;
  signal \exponent_out[11]_i_7_n_0\ : STD_LOGIC;
  signal \exponent_out[11]_i_8_n_0\ : STD_LOGIC;
  signal \exponent_out[11]_i_9_n_0\ : STD_LOGIC;
  signal gtOp : STD_LOGIC;
  signal \gtOp_inferred__1/expon_uf_gt_maxshift_i_1_n_0\ : STD_LOGIC;
  signal \gtOp_inferred__1/expon_uf_gt_maxshift_i_2_n_0\ : STD_LOGIC;
  signal mantissa_1 : STD_LOGIC_VECTOR ( 51 downto 0 );
  signal \mantissa_1[0]_i_10_n_0\ : STD_LOGIC;
  signal \mantissa_1[0]_i_11_n_0\ : STD_LOGIC;
  signal \mantissa_1[0]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_1[0]_i_3_n_0\ : STD_LOGIC;
  signal \mantissa_1[0]_i_4_n_0\ : STD_LOGIC;
  signal \mantissa_1[0]_i_5_n_0\ : STD_LOGIC;
  signal \mantissa_1[0]_i_6_n_0\ : STD_LOGIC;
  signal \mantissa_1[0]_i_7_n_0\ : STD_LOGIC;
  signal \mantissa_1[0]_i_8_n_0\ : STD_LOGIC;
  signal \mantissa_1[0]_i_9_n_0\ : STD_LOGIC;
  signal \mantissa_1[10]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_1[10]_i_3_n_0\ : STD_LOGIC;
  signal \mantissa_1[11]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_1[11]_i_3_n_0\ : STD_LOGIC;
  signal \mantissa_1[11]_i_4_n_0\ : STD_LOGIC;
  signal \mantissa_1[12]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_1[12]_i_3_n_0\ : STD_LOGIC;
  signal \mantissa_1[13]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_1[13]_i_3_n_0\ : STD_LOGIC;
  signal \mantissa_1[13]_i_4_n_0\ : STD_LOGIC;
  signal \mantissa_1[14]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_1[14]_i_3_n_0\ : STD_LOGIC;
  signal \mantissa_1[15]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_1[15]_i_3_n_0\ : STD_LOGIC;
  signal \mantissa_1[15]_i_4_n_0\ : STD_LOGIC;
  signal \mantissa_1[16]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_1[16]_i_3_n_0\ : STD_LOGIC;
  signal \mantissa_1[16]_i_4_n_0\ : STD_LOGIC;
  signal \mantissa_1[17]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_1[17]_i_3_n_0\ : STD_LOGIC;
  signal \mantissa_1[17]_i_4_n_0\ : STD_LOGIC;
  signal \mantissa_1[18]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_1[18]_i_3_n_0\ : STD_LOGIC;
  signal \mantissa_1[18]_i_4_n_0\ : STD_LOGIC;
  signal \mantissa_1[19]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_1[19]_i_3_n_0\ : STD_LOGIC;
  signal \mantissa_1[19]_i_4_n_0\ : STD_LOGIC;
  signal \mantissa_1[1]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_1[1]_i_3_n_0\ : STD_LOGIC;
  signal \mantissa_1[1]_i_4_n_0\ : STD_LOGIC;
  signal \mantissa_1[1]_i_5_n_0\ : STD_LOGIC;
  signal \mantissa_1[20]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_1[20]_i_3_n_0\ : STD_LOGIC;
  signal \mantissa_1[20]_i_4_n_0\ : STD_LOGIC;
  signal \mantissa_1[20]_i_5_n_0\ : STD_LOGIC;
  signal \mantissa_1[21]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_1[21]_i_3_n_0\ : STD_LOGIC;
  signal \mantissa_1[21]_i_4_n_0\ : STD_LOGIC;
  signal \mantissa_1[21]_i_5_n_0\ : STD_LOGIC;
  signal \mantissa_1[22]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_1[22]_i_3_n_0\ : STD_LOGIC;
  signal \mantissa_1[22]_i_4_n_0\ : STD_LOGIC;
  signal \mantissa_1[22]_i_5_n_0\ : STD_LOGIC;
  signal \mantissa_1[23]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_1[23]_i_3_n_0\ : STD_LOGIC;
  signal \mantissa_1[23]_i_4_n_0\ : STD_LOGIC;
  signal \mantissa_1[23]_i_5_n_0\ : STD_LOGIC;
  signal \mantissa_1[24]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_1[24]_i_3_n_0\ : STD_LOGIC;
  signal \mantissa_1[24]_i_4_n_0\ : STD_LOGIC;
  signal \mantissa_1[24]_i_5_n_0\ : STD_LOGIC;
  signal \mantissa_1[25]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_1[25]_i_3_n_0\ : STD_LOGIC;
  signal \mantissa_1[25]_i_4_n_0\ : STD_LOGIC;
  signal \mantissa_1[25]_i_5_n_0\ : STD_LOGIC;
  signal \mantissa_1[26]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_1[26]_i_3_n_0\ : STD_LOGIC;
  signal \mantissa_1[26]_i_4_n_0\ : STD_LOGIC;
  signal \mantissa_1[26]_i_5_n_0\ : STD_LOGIC;
  signal \mantissa_1[27]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_1[27]_i_3_n_0\ : STD_LOGIC;
  signal \mantissa_1[27]_i_4_n_0\ : STD_LOGIC;
  signal \mantissa_1[27]_i_5_n_0\ : STD_LOGIC;
  signal \mantissa_1[28]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_1[28]_i_3_n_0\ : STD_LOGIC;
  signal \mantissa_1[29]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_1[29]_i_3_n_0\ : STD_LOGIC;
  signal \mantissa_1[2]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_1[30]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_1[30]_i_3_n_0\ : STD_LOGIC;
  signal \mantissa_1[31]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_1[31]_i_3_n_0\ : STD_LOGIC;
  signal \mantissa_1[32]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_1[32]_i_3_n_0\ : STD_LOGIC;
  signal \mantissa_1[33]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_1[33]_i_3_n_0\ : STD_LOGIC;
  signal \mantissa_1[34]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_1[34]_i_3_n_0\ : STD_LOGIC;
  signal \mantissa_1[35]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_1[35]_i_3_n_0\ : STD_LOGIC;
  signal \mantissa_1[36]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_1[36]_i_3_n_0\ : STD_LOGIC;
  signal \mantissa_1[36]_i_4_n_0\ : STD_LOGIC;
  signal \mantissa_1[37]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_1[37]_i_3_n_0\ : STD_LOGIC;
  signal \mantissa_1[37]_i_4_n_0\ : STD_LOGIC;
  signal \mantissa_1[38]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_1[38]_i_3_n_0\ : STD_LOGIC;
  signal \mantissa_1[38]_i_4_n_0\ : STD_LOGIC;
  signal \mantissa_1[39]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_1[39]_i_3_n_0\ : STD_LOGIC;
  signal \mantissa_1[39]_i_4_n_0\ : STD_LOGIC;
  signal \mantissa_1[3]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_1[3]_i_3_n_0\ : STD_LOGIC;
  signal \mantissa_1[3]_i_4_n_0\ : STD_LOGIC;
  signal \mantissa_1[40]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_1[40]_i_3_n_0\ : STD_LOGIC;
  signal \mantissa_1[41]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_1[41]_i_3_n_0\ : STD_LOGIC;
  signal \mantissa_1[42]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_1[42]_i_3_n_0\ : STD_LOGIC;
  signal \mantissa_1[43]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_1[43]_i_3_n_0\ : STD_LOGIC;
  signal \mantissa_1[44]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_1[44]_i_3_n_0\ : STD_LOGIC;
  signal \mantissa_1[45]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_1[45]_i_3_n_0\ : STD_LOGIC;
  signal \mantissa_1[46]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_1[46]_i_3_n_0\ : STD_LOGIC;
  signal \mantissa_1[47]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_1[47]_i_3_n_0\ : STD_LOGIC;
  signal \mantissa_1[48]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_1[48]_i_3_n_0\ : STD_LOGIC;
  signal \mantissa_1[48]_i_4_n_0\ : STD_LOGIC;
  signal \mantissa_1[49]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_1[49]_i_3_n_0\ : STD_LOGIC;
  signal \mantissa_1[49]_i_4_n_0\ : STD_LOGIC;
  signal \mantissa_1[4]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_1[4]_i_3_n_0\ : STD_LOGIC;
  signal \mantissa_1[50]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_1[51]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_1[51]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_1[51]_i_3_n_0\ : STD_LOGIC;
  signal \mantissa_1[5]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_1[5]_i_3_n_0\ : STD_LOGIC;
  signal \mantissa_1[5]_i_4_n_0\ : STD_LOGIC;
  signal \mantissa_1[6]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_1[6]_i_3_n_0\ : STD_LOGIC;
  signal \mantissa_1[7]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_1[7]_i_3_n_0\ : STD_LOGIC;
  signal \mantissa_1[7]_i_4_n_0\ : STD_LOGIC;
  signal \mantissa_1[8]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_1[8]_i_3_n_0\ : STD_LOGIC;
  signal \mantissa_1[9]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_1[9]_i_3_n_0\ : STD_LOGIC;
  signal \mantissa_1[9]_i_4_n_0\ : STD_LOGIC;
  signal mantissa_a : STD_LOGIC_VECTOR ( 51 downto 0 );
  signal mantissa_b : STD_LOGIC_VECTOR ( 51 downto 0 );
  signal \mantissa_round[0]_i_10_n_0\ : STD_LOGIC;
  signal \mantissa_round[0]_i_11_n_0\ : STD_LOGIC;
  signal \mantissa_round[0]_i_12_n_0\ : STD_LOGIC;
  signal \mantissa_round[0]_i_13_n_0\ : STD_LOGIC;
  signal \mantissa_round[0]_i_14_n_0\ : STD_LOGIC;
  signal \mantissa_round[0]_i_15_n_0\ : STD_LOGIC;
  signal \mantissa_round[0]_i_16_n_0\ : STD_LOGIC;
  signal \mantissa_round[0]_i_17_n_0\ : STD_LOGIC;
  signal \mantissa_round[0]_i_18_n_0\ : STD_LOGIC;
  signal \mantissa_round[0]_i_19_n_0\ : STD_LOGIC;
  signal \mantissa_round[0]_i_20_n_0\ : STD_LOGIC;
  signal \mantissa_round[0]_i_21_n_0\ : STD_LOGIC;
  signal \mantissa_round[0]_i_22_n_0\ : STD_LOGIC;
  signal \mantissa_round[0]_i_23_n_0\ : STD_LOGIC;
  signal \mantissa_round[0]_i_24_n_0\ : STD_LOGIC;
  signal \mantissa_round[0]_i_25_n_0\ : STD_LOGIC;
  signal \mantissa_round[0]_i_26_n_0\ : STD_LOGIC;
  signal \mantissa_round[0]_i_27_n_0\ : STD_LOGIC;
  signal \mantissa_round[0]_i_28_n_0\ : STD_LOGIC;
  signal \mantissa_round[0]_i_29_n_0\ : STD_LOGIC;
  signal \mantissa_round[0]_i_30_n_0\ : STD_LOGIC;
  signal \mantissa_round[0]_i_31_n_0\ : STD_LOGIC;
  signal \mantissa_round[0]_i_32_n_0\ : STD_LOGIC;
  signal \mantissa_round[0]_i_33_n_0\ : STD_LOGIC;
  signal \mantissa_round[0]_i_34_n_0\ : STD_LOGIC;
  signal \mantissa_round[0]_i_35_n_0\ : STD_LOGIC;
  signal \mantissa_round[0]_i_36_n_0\ : STD_LOGIC;
  signal \mantissa_round[0]_i_37_n_0\ : STD_LOGIC;
  signal \mantissa_round[0]_i_38_n_0\ : STD_LOGIC;
  signal \mantissa_round[0]_i_4_n_0\ : STD_LOGIC;
  signal \mantissa_round[0]_i_5_n_0\ : STD_LOGIC;
  signal \mantissa_round[0]_i_7_n_0\ : STD_LOGIC;
  signal \mantissa_round[0]_i_8_n_0\ : STD_LOGIC;
  signal \mantissa_round[0]_i_9_n_0\ : STD_LOGIC;
  signal \mantissa_round[53]_i_3_n_0\ : STD_LOGIC;
  signal \mantissa_round[53]_i_4_n_0\ : STD_LOGIC;
  signal \mantissa_round[54]_i_3_n_0\ : STD_LOGIC;
  signal \mantissa_round[54]_i_4_n_0\ : STD_LOGIC;
  signal minusOp0_out : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal minusOp2_out : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal minusOp4_out : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal p_2_in : STD_LOGIC_VECTOR ( 51 downto 1 );
  signal plusOp : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal plusOp5_out : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal quotient : STD_LOGIC_VECTOR ( 53 downto 0 );
  signal \quotient[0]_i_1_n_0\ : STD_LOGIC;
  signal \quotient[10]_i_1_n_0\ : STD_LOGIC;
  signal \quotient[11]_i_1_n_0\ : STD_LOGIC;
  signal \quotient[12]_i_1_n_0\ : STD_LOGIC;
  signal \quotient[13]_i_1_n_0\ : STD_LOGIC;
  signal \quotient[14]_i_1_n_0\ : STD_LOGIC;
  signal \quotient[15]_i_1_n_0\ : STD_LOGIC;
  signal \quotient[15]_i_2_n_0\ : STD_LOGIC;
  signal \quotient[16]_i_1_n_0\ : STD_LOGIC;
  signal \quotient[17]_i_1_n_0\ : STD_LOGIC;
  signal \quotient[18]_i_1_n_0\ : STD_LOGIC;
  signal \quotient[19]_i_1_n_0\ : STD_LOGIC;
  signal \quotient[1]_i_1_n_0\ : STD_LOGIC;
  signal \quotient[20]_i_1_n_0\ : STD_LOGIC;
  signal \quotient[21]_i_1_n_0\ : STD_LOGIC;
  signal \quotient[22]_i_1_n_0\ : STD_LOGIC;
  signal \quotient[23]_i_1_n_0\ : STD_LOGIC;
  signal \quotient[23]_i_2_n_0\ : STD_LOGIC;
  signal \quotient[24]_i_1_n_0\ : STD_LOGIC;
  signal \quotient[25]_i_1_n_0\ : STD_LOGIC;
  signal \quotient[26]_i_1_n_0\ : STD_LOGIC;
  signal \quotient[27]_i_1_n_0\ : STD_LOGIC;
  signal \quotient[28]_i_1_n_0\ : STD_LOGIC;
  signal \quotient[29]_i_1_n_0\ : STD_LOGIC;
  signal \quotient[2]_i_1_n_0\ : STD_LOGIC;
  signal \quotient[30]_i_1_n_0\ : STD_LOGIC;
  signal \quotient[31]_i_1_n_0\ : STD_LOGIC;
  signal \quotient[31]_i_2_n_0\ : STD_LOGIC;
  signal \quotient[32]_i_1_n_0\ : STD_LOGIC;
  signal \quotient[33]_i_1_n_0\ : STD_LOGIC;
  signal \quotient[34]_i_1_n_0\ : STD_LOGIC;
  signal \quotient[35]_i_1_n_0\ : STD_LOGIC;
  signal \quotient[36]_i_1_n_0\ : STD_LOGIC;
  signal \quotient[37]_i_1_n_0\ : STD_LOGIC;
  signal \quotient[38]_i_1_n_0\ : STD_LOGIC;
  signal \quotient[39]_i_1_n_0\ : STD_LOGIC;
  signal \quotient[39]_i_2_n_0\ : STD_LOGIC;
  signal \quotient[3]_i_1_n_0\ : STD_LOGIC;
  signal \quotient[40]_i_1_n_0\ : STD_LOGIC;
  signal \quotient[41]_i_1_n_0\ : STD_LOGIC;
  signal \quotient[42]_i_1_n_0\ : STD_LOGIC;
  signal \quotient[43]_i_1_n_0\ : STD_LOGIC;
  signal \quotient[44]_i_1_n_0\ : STD_LOGIC;
  signal \quotient[45]_i_1_n_0\ : STD_LOGIC;
  signal \quotient[46]_i_1_n_0\ : STD_LOGIC;
  signal \quotient[47]_i_1_n_0\ : STD_LOGIC;
  signal \quotient[47]_i_2_n_0\ : STD_LOGIC;
  signal \quotient[48]_i_1_n_0\ : STD_LOGIC;
  signal \quotient[49]_i_1_n_0\ : STD_LOGIC;
  signal \quotient[4]_i_1_n_0\ : STD_LOGIC;
  signal \quotient[50]_i_1_n_0\ : STD_LOGIC;
  signal \quotient[51]_i_1_n_0\ : STD_LOGIC;
  signal \quotient[52]_i_1_n_0\ : STD_LOGIC;
  signal \quotient[53]_i_10_n_0\ : STD_LOGIC;
  signal \quotient[53]_i_12_n_0\ : STD_LOGIC;
  signal \quotient[53]_i_13_n_0\ : STD_LOGIC;
  signal \quotient[53]_i_14_n_0\ : STD_LOGIC;
  signal \quotient[53]_i_15_n_0\ : STD_LOGIC;
  signal \quotient[53]_i_16_n_0\ : STD_LOGIC;
  signal \quotient[53]_i_17_n_0\ : STD_LOGIC;
  signal \quotient[53]_i_18_n_0\ : STD_LOGIC;
  signal \quotient[53]_i_19_n_0\ : STD_LOGIC;
  signal \quotient[53]_i_1_n_0\ : STD_LOGIC;
  signal \quotient[53]_i_21_n_0\ : STD_LOGIC;
  signal \quotient[53]_i_22_n_0\ : STD_LOGIC;
  signal \quotient[53]_i_23_n_0\ : STD_LOGIC;
  signal \quotient[53]_i_24_n_0\ : STD_LOGIC;
  signal \quotient[53]_i_25_n_0\ : STD_LOGIC;
  signal \quotient[53]_i_26_n_0\ : STD_LOGIC;
  signal \quotient[53]_i_27_n_0\ : STD_LOGIC;
  signal \quotient[53]_i_28_n_0\ : STD_LOGIC;
  signal \quotient[53]_i_30_n_0\ : STD_LOGIC;
  signal \quotient[53]_i_31_n_0\ : STD_LOGIC;
  signal \quotient[53]_i_32_n_0\ : STD_LOGIC;
  signal \quotient[53]_i_33_n_0\ : STD_LOGIC;
  signal \quotient[53]_i_34_n_0\ : STD_LOGIC;
  signal \quotient[53]_i_35_n_0\ : STD_LOGIC;
  signal \quotient[53]_i_36_n_0\ : STD_LOGIC;
  signal \quotient[53]_i_37_n_0\ : STD_LOGIC;
  signal \quotient[53]_i_39_n_0\ : STD_LOGIC;
  signal \quotient[53]_i_3_n_0\ : STD_LOGIC;
  signal \quotient[53]_i_40_n_0\ : STD_LOGIC;
  signal \quotient[53]_i_41_n_0\ : STD_LOGIC;
  signal \quotient[53]_i_42_n_0\ : STD_LOGIC;
  signal \quotient[53]_i_43_n_0\ : STD_LOGIC;
  signal \quotient[53]_i_44_n_0\ : STD_LOGIC;
  signal \quotient[53]_i_45_n_0\ : STD_LOGIC;
  signal \quotient[53]_i_46_n_0\ : STD_LOGIC;
  signal \quotient[53]_i_48_n_0\ : STD_LOGIC;
  signal \quotient[53]_i_49_n_0\ : STD_LOGIC;
  signal \quotient[53]_i_50_n_0\ : STD_LOGIC;
  signal \quotient[53]_i_51_n_0\ : STD_LOGIC;
  signal \quotient[53]_i_52_n_0\ : STD_LOGIC;
  signal \quotient[53]_i_53_n_0\ : STD_LOGIC;
  signal \quotient[53]_i_54_n_0\ : STD_LOGIC;
  signal \quotient[53]_i_55_n_0\ : STD_LOGIC;
  signal \quotient[53]_i_56_n_0\ : STD_LOGIC;
  signal \quotient[53]_i_57_n_0\ : STD_LOGIC;
  signal \quotient[53]_i_58_n_0\ : STD_LOGIC;
  signal \quotient[53]_i_59_n_0\ : STD_LOGIC;
  signal \quotient[53]_i_5_n_0\ : STD_LOGIC;
  signal \quotient[53]_i_60_n_0\ : STD_LOGIC;
  signal \quotient[53]_i_61_n_0\ : STD_LOGIC;
  signal \quotient[53]_i_62_n_0\ : STD_LOGIC;
  signal \quotient[53]_i_63_n_0\ : STD_LOGIC;
  signal \quotient[53]_i_6_n_0\ : STD_LOGIC;
  signal \quotient[53]_i_7_n_0\ : STD_LOGIC;
  signal \quotient[53]_i_8_n_0\ : STD_LOGIC;
  signal \quotient[53]_i_9_n_0\ : STD_LOGIC;
  signal \quotient[5]_i_1_n_0\ : STD_LOGIC;
  signal \quotient[6]_i_1_n_0\ : STD_LOGIC;
  signal \quotient[7]_i_1_n_0\ : STD_LOGIC;
  signal \quotient[7]_i_2_n_0\ : STD_LOGIC;
  signal \quotient[8]_i_1_n_0\ : STD_LOGIC;
  signal \quotient[9]_i_1_n_0\ : STD_LOGIC;
  signal \quotient_out_reg_n_0_[0]\ : STD_LOGIC;
  signal \quotient_out_reg_n_0_[1]\ : STD_LOGIC;
  signal \quotient_reg[53]_i_11_n_0\ : STD_LOGIC;
  signal \quotient_reg[53]_i_11_n_1\ : STD_LOGIC;
  signal \quotient_reg[53]_i_11_n_2\ : STD_LOGIC;
  signal \quotient_reg[53]_i_11_n_3\ : STD_LOGIC;
  signal \quotient_reg[53]_i_20_n_0\ : STD_LOGIC;
  signal \quotient_reg[53]_i_20_n_1\ : STD_LOGIC;
  signal \quotient_reg[53]_i_20_n_2\ : STD_LOGIC;
  signal \quotient_reg[53]_i_20_n_3\ : STD_LOGIC;
  signal \quotient_reg[53]_i_29_n_0\ : STD_LOGIC;
  signal \quotient_reg[53]_i_29_n_1\ : STD_LOGIC;
  signal \quotient_reg[53]_i_29_n_2\ : STD_LOGIC;
  signal \quotient_reg[53]_i_29_n_3\ : STD_LOGIC;
  signal \quotient_reg[53]_i_2_n_2\ : STD_LOGIC;
  signal \quotient_reg[53]_i_2_n_3\ : STD_LOGIC;
  signal \quotient_reg[53]_i_38_n_0\ : STD_LOGIC;
  signal \quotient_reg[53]_i_38_n_1\ : STD_LOGIC;
  signal \quotient_reg[53]_i_38_n_2\ : STD_LOGIC;
  signal \quotient_reg[53]_i_38_n_3\ : STD_LOGIC;
  signal \quotient_reg[53]_i_47_n_0\ : STD_LOGIC;
  signal \quotient_reg[53]_i_47_n_1\ : STD_LOGIC;
  signal \quotient_reg[53]_i_47_n_2\ : STD_LOGIC;
  signal \quotient_reg[53]_i_47_n_3\ : STD_LOGIC;
  signal \quotient_reg[53]_i_4_n_0\ : STD_LOGIC;
  signal \quotient_reg[53]_i_4_n_1\ : STD_LOGIC;
  signal \quotient_reg[53]_i_4_n_2\ : STD_LOGIC;
  signal \quotient_reg[53]_i_4_n_3\ : STD_LOGIC;
  signal remainder : STD_LOGIC_VECTOR ( 52 downto 0 );
  signal remainder0 : STD_LOGIC;
  signal remainder_b : STD_LOGIC_VECTOR ( 107 downto 52 );
  signal \remainder_b[100]_i_1_n_0\ : STD_LOGIC;
  signal \remainder_b[100]_i_2_n_0\ : STD_LOGIC;
  signal \remainder_b[100]_i_3_n_0\ : STD_LOGIC;
  signal \remainder_b[100]_i_4_n_0\ : STD_LOGIC;
  signal \remainder_b[101]_i_1_n_0\ : STD_LOGIC;
  signal \remainder_b[101]_i_2_n_0\ : STD_LOGIC;
  signal \remainder_b[101]_i_3_n_0\ : STD_LOGIC;
  signal \remainder_b[101]_i_4_n_0\ : STD_LOGIC;
  signal \remainder_b[102]_i_1_n_0\ : STD_LOGIC;
  signal \remainder_b[102]_i_2_n_0\ : STD_LOGIC;
  signal \remainder_b[102]_i_3_n_0\ : STD_LOGIC;
  signal \remainder_b[102]_i_4_n_0\ : STD_LOGIC;
  signal \remainder_b[103]_i_1_n_0\ : STD_LOGIC;
  signal \remainder_b[103]_i_2_n_0\ : STD_LOGIC;
  signal \remainder_b[103]_i_3_n_0\ : STD_LOGIC;
  signal \remainder_b[103]_i_4_n_0\ : STD_LOGIC;
  signal \remainder_b[104]_i_1_n_0\ : STD_LOGIC;
  signal \remainder_b[104]_i_2_n_0\ : STD_LOGIC;
  signal \remainder_b[104]_i_3_n_0\ : STD_LOGIC;
  signal \remainder_b[104]_i_4_n_0\ : STD_LOGIC;
  signal \remainder_b[105]_i_1_n_0\ : STD_LOGIC;
  signal \remainder_b[105]_i_2_n_0\ : STD_LOGIC;
  signal \remainder_b[105]_i_3_n_0\ : STD_LOGIC;
  signal \remainder_b[105]_i_4_n_0\ : STD_LOGIC;
  signal \remainder_b[106]_i_1_n_0\ : STD_LOGIC;
  signal \remainder_b[106]_i_2_n_0\ : STD_LOGIC;
  signal \remainder_b[106]_i_3_n_0\ : STD_LOGIC;
  signal \remainder_b[106]_i_4_n_0\ : STD_LOGIC;
  signal \remainder_b[106]_i_5_n_0\ : STD_LOGIC;
  signal \remainder_b[107]_i_10_n_0\ : STD_LOGIC;
  signal \remainder_b[107]_i_11_n_0\ : STD_LOGIC;
  signal \remainder_b[107]_i_12_n_0\ : STD_LOGIC;
  signal \remainder_b[107]_i_13_n_0\ : STD_LOGIC;
  signal \remainder_b[107]_i_14_n_0\ : STD_LOGIC;
  signal \remainder_b[107]_i_15_n_0\ : STD_LOGIC;
  signal \remainder_b[107]_i_16_n_0\ : STD_LOGIC;
  signal \remainder_b[107]_i_17_n_0\ : STD_LOGIC;
  signal \remainder_b[107]_i_18_n_0\ : STD_LOGIC;
  signal \remainder_b[107]_i_19_n_0\ : STD_LOGIC;
  signal \remainder_b[107]_i_1_n_0\ : STD_LOGIC;
  signal \remainder_b[107]_i_20_n_0\ : STD_LOGIC;
  signal \remainder_b[107]_i_21_n_0\ : STD_LOGIC;
  signal \remainder_b[107]_i_22_n_0\ : STD_LOGIC;
  signal \remainder_b[107]_i_23_n_0\ : STD_LOGIC;
  signal \remainder_b[107]_i_24_n_0\ : STD_LOGIC;
  signal \remainder_b[107]_i_25_n_0\ : STD_LOGIC;
  signal \remainder_b[107]_i_26_n_0\ : STD_LOGIC;
  signal \remainder_b[107]_i_27_n_0\ : STD_LOGIC;
  signal \remainder_b[107]_i_28_n_0\ : STD_LOGIC;
  signal \remainder_b[107]_i_29_n_0\ : STD_LOGIC;
  signal \remainder_b[107]_i_2_n_0\ : STD_LOGIC;
  signal \remainder_b[107]_i_30_n_0\ : STD_LOGIC;
  signal \remainder_b[107]_i_31_n_0\ : STD_LOGIC;
  signal \remainder_b[107]_i_32_n_0\ : STD_LOGIC;
  signal \remainder_b[107]_i_33_n_0\ : STD_LOGIC;
  signal \remainder_b[107]_i_34_n_0\ : STD_LOGIC;
  signal \remainder_b[107]_i_35_n_0\ : STD_LOGIC;
  signal \remainder_b[107]_i_36_n_0\ : STD_LOGIC;
  signal \remainder_b[107]_i_37_n_0\ : STD_LOGIC;
  signal \remainder_b[107]_i_38_n_0\ : STD_LOGIC;
  signal \remainder_b[107]_i_39_n_0\ : STD_LOGIC;
  signal \remainder_b[107]_i_3_n_0\ : STD_LOGIC;
  signal \remainder_b[107]_i_40_n_0\ : STD_LOGIC;
  signal \remainder_b[107]_i_41_n_0\ : STD_LOGIC;
  signal \remainder_b[107]_i_42_n_0\ : STD_LOGIC;
  signal \remainder_b[107]_i_43_n_0\ : STD_LOGIC;
  signal \remainder_b[107]_i_44_n_0\ : STD_LOGIC;
  signal \remainder_b[107]_i_45_n_0\ : STD_LOGIC;
  signal \remainder_b[107]_i_46_n_0\ : STD_LOGIC;
  signal \remainder_b[107]_i_47_n_0\ : STD_LOGIC;
  signal \remainder_b[107]_i_4_n_0\ : STD_LOGIC;
  signal \remainder_b[107]_i_5_n_0\ : STD_LOGIC;
  signal \remainder_b[107]_i_6_n_0\ : STD_LOGIC;
  signal \remainder_b[107]_i_7_n_0\ : STD_LOGIC;
  signal \remainder_b[107]_i_8_n_0\ : STD_LOGIC;
  signal \remainder_b[107]_i_9_n_0\ : STD_LOGIC;
  signal \remainder_b[52]_i_1_n_0\ : STD_LOGIC;
  signal \remainder_b[52]_i_2_n_0\ : STD_LOGIC;
  signal \remainder_b[52]_i_3_n_0\ : STD_LOGIC;
  signal \remainder_b[52]_i_4_n_0\ : STD_LOGIC;
  signal \remainder_b[53]_i_1_n_0\ : STD_LOGIC;
  signal \remainder_b[53]_i_2_n_0\ : STD_LOGIC;
  signal \remainder_b[53]_i_3_n_0\ : STD_LOGIC;
  signal \remainder_b[53]_i_4_n_0\ : STD_LOGIC;
  signal \remainder_b[54]_i_1_n_0\ : STD_LOGIC;
  signal \remainder_b[54]_i_2_n_0\ : STD_LOGIC;
  signal \remainder_b[54]_i_3_n_0\ : STD_LOGIC;
  signal \remainder_b[54]_i_4_n_0\ : STD_LOGIC;
  signal \remainder_b[55]_i_1_n_0\ : STD_LOGIC;
  signal \remainder_b[55]_i_2_n_0\ : STD_LOGIC;
  signal \remainder_b[55]_i_3_n_0\ : STD_LOGIC;
  signal \remainder_b[55]_i_4_n_0\ : STD_LOGIC;
  signal \remainder_b[56]_i_1_n_0\ : STD_LOGIC;
  signal \remainder_b[56]_i_2_n_0\ : STD_LOGIC;
  signal \remainder_b[56]_i_3_n_0\ : STD_LOGIC;
  signal \remainder_b[56]_i_4_n_0\ : STD_LOGIC;
  signal \remainder_b[56]_i_5_n_0\ : STD_LOGIC;
  signal \remainder_b[57]_i_1_n_0\ : STD_LOGIC;
  signal \remainder_b[57]_i_2_n_0\ : STD_LOGIC;
  signal \remainder_b[57]_i_3_n_0\ : STD_LOGIC;
  signal \remainder_b[57]_i_4_n_0\ : STD_LOGIC;
  signal \remainder_b[58]_i_1_n_0\ : STD_LOGIC;
  signal \remainder_b[58]_i_2_n_0\ : STD_LOGIC;
  signal \remainder_b[58]_i_3_n_0\ : STD_LOGIC;
  signal \remainder_b[58]_i_4_n_0\ : STD_LOGIC;
  signal \remainder_b[59]_i_1_n_0\ : STD_LOGIC;
  signal \remainder_b[59]_i_2_n_0\ : STD_LOGIC;
  signal \remainder_b[59]_i_3_n_0\ : STD_LOGIC;
  signal \remainder_b[59]_i_4_n_0\ : STD_LOGIC;
  signal \remainder_b[60]_i_1_n_0\ : STD_LOGIC;
  signal \remainder_b[60]_i_2_n_0\ : STD_LOGIC;
  signal \remainder_b[60]_i_3_n_0\ : STD_LOGIC;
  signal \remainder_b[60]_i_4_n_0\ : STD_LOGIC;
  signal \remainder_b[60]_i_5_n_0\ : STD_LOGIC;
  signal \remainder_b[60]_i_6_n_0\ : STD_LOGIC;
  signal \remainder_b[60]_i_7_n_0\ : STD_LOGIC;
  signal \remainder_b[60]_i_8_n_0\ : STD_LOGIC;
  signal \remainder_b[61]_i_1_n_0\ : STD_LOGIC;
  signal \remainder_b[61]_i_2_n_0\ : STD_LOGIC;
  signal \remainder_b[61]_i_3_n_0\ : STD_LOGIC;
  signal \remainder_b[61]_i_4_n_0\ : STD_LOGIC;
  signal \remainder_b[62]_i_1_n_0\ : STD_LOGIC;
  signal \remainder_b[62]_i_2_n_0\ : STD_LOGIC;
  signal \remainder_b[62]_i_3_n_0\ : STD_LOGIC;
  signal \remainder_b[62]_i_4_n_0\ : STD_LOGIC;
  signal \remainder_b[63]_i_1_n_0\ : STD_LOGIC;
  signal \remainder_b[63]_i_2_n_0\ : STD_LOGIC;
  signal \remainder_b[63]_i_3_n_0\ : STD_LOGIC;
  signal \remainder_b[63]_i_4_n_0\ : STD_LOGIC;
  signal \remainder_b[64]_i_1_n_0\ : STD_LOGIC;
  signal \remainder_b[64]_i_2_n_0\ : STD_LOGIC;
  signal \remainder_b[64]_i_3_n_0\ : STD_LOGIC;
  signal \remainder_b[64]_i_4_n_0\ : STD_LOGIC;
  signal \remainder_b[65]_i_1_n_0\ : STD_LOGIC;
  signal \remainder_b[65]_i_2_n_0\ : STD_LOGIC;
  signal \remainder_b[65]_i_3_n_0\ : STD_LOGIC;
  signal \remainder_b[65]_i_4_n_0\ : STD_LOGIC;
  signal \remainder_b[66]_i_1_n_0\ : STD_LOGIC;
  signal \remainder_b[66]_i_2_n_0\ : STD_LOGIC;
  signal \remainder_b[66]_i_3_n_0\ : STD_LOGIC;
  signal \remainder_b[66]_i_4_n_0\ : STD_LOGIC;
  signal \remainder_b[66]_i_5_n_0\ : STD_LOGIC;
  signal \remainder_b[67]_i_1_n_0\ : STD_LOGIC;
  signal \remainder_b[67]_i_2_n_0\ : STD_LOGIC;
  signal \remainder_b[67]_i_3_n_0\ : STD_LOGIC;
  signal \remainder_b[67]_i_4_n_0\ : STD_LOGIC;
  signal \remainder_b[68]_i_1_n_0\ : STD_LOGIC;
  signal \remainder_b[68]_i_2_n_0\ : STD_LOGIC;
  signal \remainder_b[68]_i_3_n_0\ : STD_LOGIC;
  signal \remainder_b[68]_i_4_n_0\ : STD_LOGIC;
  signal \remainder_b[69]_i_1_n_0\ : STD_LOGIC;
  signal \remainder_b[69]_i_2_n_0\ : STD_LOGIC;
  signal \remainder_b[69]_i_3_n_0\ : STD_LOGIC;
  signal \remainder_b[69]_i_4_n_0\ : STD_LOGIC;
  signal \remainder_b[70]_i_1_n_0\ : STD_LOGIC;
  signal \remainder_b[70]_i_2_n_0\ : STD_LOGIC;
  signal \remainder_b[70]_i_3_n_0\ : STD_LOGIC;
  signal \remainder_b[70]_i_4_n_0\ : STD_LOGIC;
  signal \remainder_b[71]_i_1_n_0\ : STD_LOGIC;
  signal \remainder_b[71]_i_2_n_0\ : STD_LOGIC;
  signal \remainder_b[71]_i_3_n_0\ : STD_LOGIC;
  signal \remainder_b[71]_i_4_n_0\ : STD_LOGIC;
  signal \remainder_b[72]_i_1_n_0\ : STD_LOGIC;
  signal \remainder_b[72]_i_2_n_0\ : STD_LOGIC;
  signal \remainder_b[72]_i_3_n_0\ : STD_LOGIC;
  signal \remainder_b[72]_i_4_n_0\ : STD_LOGIC;
  signal \remainder_b[73]_i_1_n_0\ : STD_LOGIC;
  signal \remainder_b[73]_i_2_n_0\ : STD_LOGIC;
  signal \remainder_b[73]_i_3_n_0\ : STD_LOGIC;
  signal \remainder_b[73]_i_4_n_0\ : STD_LOGIC;
  signal \remainder_b[74]_i_1_n_0\ : STD_LOGIC;
  signal \remainder_b[74]_i_2_n_0\ : STD_LOGIC;
  signal \remainder_b[74]_i_3_n_0\ : STD_LOGIC;
  signal \remainder_b[74]_i_4_n_0\ : STD_LOGIC;
  signal \remainder_b[75]_i_1_n_0\ : STD_LOGIC;
  signal \remainder_b[75]_i_2_n_0\ : STD_LOGIC;
  signal \remainder_b[75]_i_3_n_0\ : STD_LOGIC;
  signal \remainder_b[75]_i_4_n_0\ : STD_LOGIC;
  signal \remainder_b[76]_i_1_n_0\ : STD_LOGIC;
  signal \remainder_b[76]_i_2_n_0\ : STD_LOGIC;
  signal \remainder_b[76]_i_3_n_0\ : STD_LOGIC;
  signal \remainder_b[76]_i_4_n_0\ : STD_LOGIC;
  signal \remainder_b[77]_i_1_n_0\ : STD_LOGIC;
  signal \remainder_b[77]_i_2_n_0\ : STD_LOGIC;
  signal \remainder_b[77]_i_3_n_0\ : STD_LOGIC;
  signal \remainder_b[77]_i_4_n_0\ : STD_LOGIC;
  signal \remainder_b[78]_i_1_n_0\ : STD_LOGIC;
  signal \remainder_b[78]_i_2_n_0\ : STD_LOGIC;
  signal \remainder_b[78]_i_3_n_0\ : STD_LOGIC;
  signal \remainder_b[78]_i_4_n_0\ : STD_LOGIC;
  signal \remainder_b[79]_i_1_n_0\ : STD_LOGIC;
  signal \remainder_b[79]_i_2_n_0\ : STD_LOGIC;
  signal \remainder_b[79]_i_3_n_0\ : STD_LOGIC;
  signal \remainder_b[79]_i_4_n_0\ : STD_LOGIC;
  signal \remainder_b[80]_i_1_n_0\ : STD_LOGIC;
  signal \remainder_b[80]_i_2_n_0\ : STD_LOGIC;
  signal \remainder_b[80]_i_3_n_0\ : STD_LOGIC;
  signal \remainder_b[80]_i_4_n_0\ : STD_LOGIC;
  signal \remainder_b[81]_i_1_n_0\ : STD_LOGIC;
  signal \remainder_b[81]_i_2_n_0\ : STD_LOGIC;
  signal \remainder_b[81]_i_3_n_0\ : STD_LOGIC;
  signal \remainder_b[81]_i_4_n_0\ : STD_LOGIC;
  signal \remainder_b[82]_i_1_n_0\ : STD_LOGIC;
  signal \remainder_b[82]_i_2_n_0\ : STD_LOGIC;
  signal \remainder_b[82]_i_3_n_0\ : STD_LOGIC;
  signal \remainder_b[82]_i_4_n_0\ : STD_LOGIC;
  signal \remainder_b[83]_i_1_n_0\ : STD_LOGIC;
  signal \remainder_b[83]_i_2_n_0\ : STD_LOGIC;
  signal \remainder_b[83]_i_3_n_0\ : STD_LOGIC;
  signal \remainder_b[83]_i_4_n_0\ : STD_LOGIC;
  signal \remainder_b[84]_i_1_n_0\ : STD_LOGIC;
  signal \remainder_b[84]_i_2_n_0\ : STD_LOGIC;
  signal \remainder_b[84]_i_3_n_0\ : STD_LOGIC;
  signal \remainder_b[84]_i_4_n_0\ : STD_LOGIC;
  signal \remainder_b[85]_i_1_n_0\ : STD_LOGIC;
  signal \remainder_b[85]_i_2_n_0\ : STD_LOGIC;
  signal \remainder_b[85]_i_3_n_0\ : STD_LOGIC;
  signal \remainder_b[85]_i_4_n_0\ : STD_LOGIC;
  signal \remainder_b[86]_i_1_n_0\ : STD_LOGIC;
  signal \remainder_b[86]_i_2_n_0\ : STD_LOGIC;
  signal \remainder_b[86]_i_3_n_0\ : STD_LOGIC;
  signal \remainder_b[86]_i_4_n_0\ : STD_LOGIC;
  signal \remainder_b[87]_i_1_n_0\ : STD_LOGIC;
  signal \remainder_b[87]_i_2_n_0\ : STD_LOGIC;
  signal \remainder_b[87]_i_3_n_0\ : STD_LOGIC;
  signal \remainder_b[87]_i_4_n_0\ : STD_LOGIC;
  signal \remainder_b[88]_i_1_n_0\ : STD_LOGIC;
  signal \remainder_b[88]_i_2_n_0\ : STD_LOGIC;
  signal \remainder_b[88]_i_3_n_0\ : STD_LOGIC;
  signal \remainder_b[88]_i_4_n_0\ : STD_LOGIC;
  signal \remainder_b[89]_i_1_n_0\ : STD_LOGIC;
  signal \remainder_b[89]_i_2_n_0\ : STD_LOGIC;
  signal \remainder_b[89]_i_3_n_0\ : STD_LOGIC;
  signal \remainder_b[89]_i_4_n_0\ : STD_LOGIC;
  signal \remainder_b[90]_i_1_n_0\ : STD_LOGIC;
  signal \remainder_b[90]_i_2_n_0\ : STD_LOGIC;
  signal \remainder_b[90]_i_3_n_0\ : STD_LOGIC;
  signal \remainder_b[90]_i_4_n_0\ : STD_LOGIC;
  signal \remainder_b[91]_i_1_n_0\ : STD_LOGIC;
  signal \remainder_b[91]_i_2_n_0\ : STD_LOGIC;
  signal \remainder_b[91]_i_3_n_0\ : STD_LOGIC;
  signal \remainder_b[91]_i_4_n_0\ : STD_LOGIC;
  signal \remainder_b[92]_i_1_n_0\ : STD_LOGIC;
  signal \remainder_b[92]_i_2_n_0\ : STD_LOGIC;
  signal \remainder_b[92]_i_3_n_0\ : STD_LOGIC;
  signal \remainder_b[92]_i_4_n_0\ : STD_LOGIC;
  signal \remainder_b[93]_i_1_n_0\ : STD_LOGIC;
  signal \remainder_b[93]_i_2_n_0\ : STD_LOGIC;
  signal \remainder_b[93]_i_3_n_0\ : STD_LOGIC;
  signal \remainder_b[93]_i_4_n_0\ : STD_LOGIC;
  signal \remainder_b[94]_i_1_n_0\ : STD_LOGIC;
  signal \remainder_b[94]_i_2_n_0\ : STD_LOGIC;
  signal \remainder_b[94]_i_3_n_0\ : STD_LOGIC;
  signal \remainder_b[94]_i_4_n_0\ : STD_LOGIC;
  signal \remainder_b[95]_i_1_n_0\ : STD_LOGIC;
  signal \remainder_b[95]_i_2_n_0\ : STD_LOGIC;
  signal \remainder_b[95]_i_3_n_0\ : STD_LOGIC;
  signal \remainder_b[95]_i_4_n_0\ : STD_LOGIC;
  signal \remainder_b[96]_i_1_n_0\ : STD_LOGIC;
  signal \remainder_b[96]_i_2_n_0\ : STD_LOGIC;
  signal \remainder_b[96]_i_3_n_0\ : STD_LOGIC;
  signal \remainder_b[96]_i_4_n_0\ : STD_LOGIC;
  signal \remainder_b[97]_i_1_n_0\ : STD_LOGIC;
  signal \remainder_b[97]_i_2_n_0\ : STD_LOGIC;
  signal \remainder_b[97]_i_3_n_0\ : STD_LOGIC;
  signal \remainder_b[97]_i_4_n_0\ : STD_LOGIC;
  signal \remainder_b[98]_i_1_n_0\ : STD_LOGIC;
  signal \remainder_b[98]_i_2_n_0\ : STD_LOGIC;
  signal \remainder_b[98]_i_3_n_0\ : STD_LOGIC;
  signal \remainder_b[98]_i_4_n_0\ : STD_LOGIC;
  signal \remainder_b[99]_i_1_n_0\ : STD_LOGIC;
  signal \remainder_b[99]_i_2_n_0\ : STD_LOGIC;
  signal \remainder_b[99]_i_3_n_0\ : STD_LOGIC;
  signal \remainder_b[99]_i_4_n_0\ : STD_LOGIC;
  signal remainder_msb : STD_LOGIC;
  signal remainder_msb_i_1_n_0 : STD_LOGIC;
  signal \remainder_out_reg_n_0_[0]\ : STD_LOGIC;
  signal \remainder_out_reg_n_0_[10]\ : STD_LOGIC;
  signal \remainder_out_reg_n_0_[11]\ : STD_LOGIC;
  signal \remainder_out_reg_n_0_[12]\ : STD_LOGIC;
  signal \remainder_out_reg_n_0_[13]\ : STD_LOGIC;
  signal \remainder_out_reg_n_0_[14]\ : STD_LOGIC;
  signal \remainder_out_reg_n_0_[15]\ : STD_LOGIC;
  signal \remainder_out_reg_n_0_[16]\ : STD_LOGIC;
  signal \remainder_out_reg_n_0_[17]\ : STD_LOGIC;
  signal \remainder_out_reg_n_0_[18]\ : STD_LOGIC;
  signal \remainder_out_reg_n_0_[19]\ : STD_LOGIC;
  signal \remainder_out_reg_n_0_[1]\ : STD_LOGIC;
  signal \remainder_out_reg_n_0_[20]\ : STD_LOGIC;
  signal \remainder_out_reg_n_0_[21]\ : STD_LOGIC;
  signal \remainder_out_reg_n_0_[22]\ : STD_LOGIC;
  signal \remainder_out_reg_n_0_[23]\ : STD_LOGIC;
  signal \remainder_out_reg_n_0_[24]\ : STD_LOGIC;
  signal \remainder_out_reg_n_0_[25]\ : STD_LOGIC;
  signal \remainder_out_reg_n_0_[26]\ : STD_LOGIC;
  signal \remainder_out_reg_n_0_[27]\ : STD_LOGIC;
  signal \remainder_out_reg_n_0_[28]\ : STD_LOGIC;
  signal \remainder_out_reg_n_0_[29]\ : STD_LOGIC;
  signal \remainder_out_reg_n_0_[2]\ : STD_LOGIC;
  signal \remainder_out_reg_n_0_[30]\ : STD_LOGIC;
  signal \remainder_out_reg_n_0_[31]\ : STD_LOGIC;
  signal \remainder_out_reg_n_0_[32]\ : STD_LOGIC;
  signal \remainder_out_reg_n_0_[33]\ : STD_LOGIC;
  signal \remainder_out_reg_n_0_[34]\ : STD_LOGIC;
  signal \remainder_out_reg_n_0_[35]\ : STD_LOGIC;
  signal \remainder_out_reg_n_0_[36]\ : STD_LOGIC;
  signal \remainder_out_reg_n_0_[37]\ : STD_LOGIC;
  signal \remainder_out_reg_n_0_[38]\ : STD_LOGIC;
  signal \remainder_out_reg_n_0_[39]\ : STD_LOGIC;
  signal \remainder_out_reg_n_0_[3]\ : STD_LOGIC;
  signal \remainder_out_reg_n_0_[40]\ : STD_LOGIC;
  signal \remainder_out_reg_n_0_[41]\ : STD_LOGIC;
  signal \remainder_out_reg_n_0_[42]\ : STD_LOGIC;
  signal \remainder_out_reg_n_0_[43]\ : STD_LOGIC;
  signal \remainder_out_reg_n_0_[44]\ : STD_LOGIC;
  signal \remainder_out_reg_n_0_[45]\ : STD_LOGIC;
  signal \remainder_out_reg_n_0_[46]\ : STD_LOGIC;
  signal \remainder_out_reg_n_0_[47]\ : STD_LOGIC;
  signal \remainder_out_reg_n_0_[48]\ : STD_LOGIC;
  signal \remainder_out_reg_n_0_[49]\ : STD_LOGIC;
  signal \remainder_out_reg_n_0_[4]\ : STD_LOGIC;
  signal \remainder_out_reg_n_0_[50]\ : STD_LOGIC;
  signal \remainder_out_reg_n_0_[51]\ : STD_LOGIC;
  signal \remainder_out_reg_n_0_[52]\ : STD_LOGIC;
  signal \remainder_out_reg_n_0_[5]\ : STD_LOGIC;
  signal \remainder_out_reg_n_0_[6]\ : STD_LOGIC;
  signal \remainder_out_reg_n_0_[7]\ : STD_LOGIC;
  signal \remainder_out_reg_n_0_[8]\ : STD_LOGIC;
  signal \remainder_out_reg_n_0_[9]\ : STD_LOGIC;
  signal remainder_shift_term : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \remainder_shift_term[11]_i_2_n_0\ : STD_LOGIC;
  signal \remainder_shift_term[11]_i_3_n_0\ : STD_LOGIC;
  signal \remainder_shift_term[11]_i_4_n_0\ : STD_LOGIC;
  signal \remainder_shift_term[4]_i_2_n_0\ : STD_LOGIC;
  signal \remainder_shift_term[4]_i_3_n_0\ : STD_LOGIC;
  signal \remainder_shift_term[4]_i_4_n_0\ : STD_LOGIC;
  signal \remainder_shift_term[4]_i_5_n_0\ : STD_LOGIC;
  signal \remainder_shift_term[4]_i_6_n_0\ : STD_LOGIC;
  signal \remainder_shift_term[8]_i_2_n_0\ : STD_LOGIC;
  signal \remainder_shift_term[8]_i_3_n_0\ : STD_LOGIC;
  signal \remainder_shift_term[8]_i_4_n_0\ : STD_LOGIC;
  signal \remainder_shift_term[8]_i_5_n_0\ : STD_LOGIC;
  signal \remainder_shift_term_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \remainder_shift_term_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \remainder_shift_term_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \remainder_shift_term_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \remainder_shift_term_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \remainder_shift_term_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \remainder_shift_term_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \remainder_shift_term_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \remainder_shift_term_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \remainder_shift_term_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \remainder_shift_term_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \remainder_shift_term_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \remainder_shift_term_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \remainder_shift_term_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \remainder_shift_term_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \remainder_shift_term_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \remainder_shift_term_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \remainder_shift_term_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \remainder_shift_term_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \remainder_shift_term_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \remainder_shift_term_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal sel0 : STD_LOGIC_VECTOR ( 50 downto 0 );
  signal \NLW_dividend_signal_reg[53]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_dividend_signal_reg[53]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_expon_final_1_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_expon_final_3_reg[11]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_expon_final_4_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_expon_final_5_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_expon_uf_1_reg_i_1_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_expon_uf_1_reg_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_expon_uf_1_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_expon_uf_2_reg_i_1_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_expon_uf_2_reg_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_expon_uf_2_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_expon_uf_term_1_reg[11]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_expon_uf_term_2_reg[11]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_expon_uf_term_3_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_quotient_reg[53]_i_11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_quotient_reg[53]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_quotient_reg[53]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_quotient_reg[53]_i_20_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_quotient_reg[53]_i_29_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_quotient_reg[53]_i_38_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_quotient_reg[53]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_quotient_reg[53]_i_47_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_remainder_shift_term_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_remainder_shift_term_reg[11]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_out[2]_i_1\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \count_out[5]_i_3\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \dividend_a_shifted[0]_i_1\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \dividend_a_shifted[10]_i_1\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \dividend_a_shifted[11]_i_1\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \dividend_a_shifted[12]_i_1\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \dividend_a_shifted[13]_i_1\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \dividend_a_shifted[14]_i_1\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \dividend_a_shifted[15]_i_1\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \dividend_a_shifted[16]_i_1\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \dividend_a_shifted[17]_i_1\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \dividend_a_shifted[18]_i_1\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \dividend_a_shifted[19]_i_1\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \dividend_a_shifted[20]_i_1\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \dividend_a_shifted[21]_i_1\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \dividend_a_shifted[22]_i_1\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \dividend_a_shifted[23]_i_1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \dividend_a_shifted[24]_i_1\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \dividend_a_shifted[25]_i_1\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \dividend_a_shifted[26]_i_1\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \dividend_a_shifted[27]_i_1\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \dividend_a_shifted[28]_i_1\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \dividend_a_shifted[29]_i_1\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \dividend_a_shifted[2]_i_1\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \dividend_a_shifted[30]_i_1\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \dividend_a_shifted[31]_i_1\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \dividend_a_shifted[32]_i_1\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \dividend_a_shifted[33]_i_1\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \dividend_a_shifted[34]_i_1\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \dividend_a_shifted[35]_i_1\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \dividend_a_shifted[36]_i_1\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \dividend_a_shifted[37]_i_1\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \dividend_a_shifted[38]_i_1\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \dividend_a_shifted[39]_i_1\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \dividend_a_shifted[3]_i_1\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \dividend_a_shifted[40]_i_1\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \dividend_a_shifted[41]_i_1\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \dividend_a_shifted[42]_i_1\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \dividend_a_shifted[43]_i_1\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \dividend_a_shifted[44]_i_1\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \dividend_a_shifted[45]_i_1\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \dividend_a_shifted[46]_i_1\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \dividend_a_shifted[47]_i_1\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \dividend_a_shifted[48]_i_1\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \dividend_a_shifted[49]_i_1\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \dividend_a_shifted[4]_i_1\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \dividend_a_shifted[50]_i_1\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \dividend_a_shifted[51]_i_1\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \dividend_a_shifted[5]_i_1\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \dividend_a_shifted[6]_i_1\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \dividend_a_shifted[7]_i_1\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \dividend_a_shifted[8]_i_1\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \dividend_a_shifted[9]_i_1\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \dividend_shift[0]_i_11\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \dividend_shift[0]_i_12\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \dividend_shift[0]_i_14\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \dividend_shift[0]_i_8\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \dividend_shift[0]_i_9\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \dividend_signal[10]_i_2\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \dividend_signal[11]_i_2\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \dividend_signal[12]_i_2\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \dividend_signal[13]_i_2\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \dividend_signal[14]_i_2\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \dividend_signal[15]_i_2\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \dividend_signal[16]_i_2\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \dividend_signal[17]_i_2\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \dividend_signal[18]_i_2\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \dividend_signal[19]_i_2\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \dividend_signal[20]_i_2\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \dividend_signal[21]_i_2\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \dividend_signal[22]_i_2\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \dividend_signal[23]_i_2\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \dividend_signal[24]_i_2\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \dividend_signal[25]_i_2\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \dividend_signal[26]_i_2\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \dividend_signal[27]_i_2\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \dividend_signal[28]_i_2\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \dividend_signal[29]_i_2\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \dividend_signal[2]_i_2\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \dividend_signal[30]_i_2\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \dividend_signal[31]_i_2\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \dividend_signal[32]_i_2\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \dividend_signal[33]_i_2\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \dividend_signal[34]_i_2\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \dividend_signal[35]_i_2\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \dividend_signal[36]_i_2\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \dividend_signal[37]_i_2\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \dividend_signal[38]_i_2\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \dividend_signal[39]_i_2\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \dividend_signal[3]_i_2\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \dividend_signal[40]_i_2\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \dividend_signal[41]_i_2\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \dividend_signal[42]_i_2\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \dividend_signal[43]_i_2\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \dividend_signal[44]_i_2\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \dividend_signal[45]_i_2\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \dividend_signal[46]_i_2\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \dividend_signal[47]_i_2\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \dividend_signal[48]_i_2\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \dividend_signal[49]_i_2\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \dividend_signal[4]_i_2\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \dividend_signal[50]_i_2\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \dividend_signal[51]_i_3\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \dividend_signal[52]_i_2\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \dividend_signal[5]_i_2\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \dividend_signal[6]_i_2\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \dividend_signal[7]_i_2\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \dividend_signal[8]_i_2\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \dividend_signal[9]_i_2\ : label is "soft_lutpair361";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \dividend_signal_reg[12]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \dividend_signal_reg[16]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \dividend_signal_reg[20]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \dividend_signal_reg[24]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \dividend_signal_reg[28]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \dividend_signal_reg[32]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \dividend_signal_reg[36]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \dividend_signal_reg[40]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \dividend_signal_reg[44]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \dividend_signal_reg[48]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \dividend_signal_reg[4]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \dividend_signal_reg[51]_i_4\ : label is 35;
  attribute ADDER_THRESHOLD of \dividend_signal_reg[53]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \dividend_signal_reg[8]_i_3\ : label is 35;
  attribute SOFT_HLUTNM of \divisor_b_shifted[0]_i_1\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \divisor_b_shifted[10]_i_1\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \divisor_b_shifted[11]_i_1\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \divisor_b_shifted[12]_i_1\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \divisor_b_shifted[13]_i_1\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \divisor_b_shifted[14]_i_1\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \divisor_b_shifted[15]_i_1\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \divisor_b_shifted[16]_i_1\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \divisor_b_shifted[17]_i_1\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \divisor_b_shifted[18]_i_1\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \divisor_b_shifted[19]_i_1\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \divisor_b_shifted[1]_i_1\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \divisor_b_shifted[20]_i_1\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \divisor_b_shifted[21]_i_1\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \divisor_b_shifted[22]_i_1\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \divisor_b_shifted[23]_i_1\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \divisor_b_shifted[24]_i_1\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \divisor_b_shifted[25]_i_1\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \divisor_b_shifted[26]_i_1\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \divisor_b_shifted[27]_i_1\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \divisor_b_shifted[28]_i_1\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \divisor_b_shifted[29]_i_1\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \divisor_b_shifted[2]_i_1\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \divisor_b_shifted[30]_i_1\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \divisor_b_shifted[31]_i_1\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \divisor_b_shifted[32]_i_1\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \divisor_b_shifted[33]_i_1\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \divisor_b_shifted[34]_i_1\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \divisor_b_shifted[35]_i_1\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \divisor_b_shifted[36]_i_1\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \divisor_b_shifted[37]_i_1\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \divisor_b_shifted[38]_i_1\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \divisor_b_shifted[39]_i_1\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \divisor_b_shifted[3]_i_1\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \divisor_b_shifted[40]_i_1\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \divisor_b_shifted[41]_i_1\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \divisor_b_shifted[42]_i_1\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \divisor_b_shifted[43]_i_1\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \divisor_b_shifted[44]_i_1\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \divisor_b_shifted[45]_i_1\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \divisor_b_shifted[46]_i_1\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \divisor_b_shifted[47]_i_1\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \divisor_b_shifted[48]_i_1\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \divisor_b_shifted[49]_i_1\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \divisor_b_shifted[4]_i_1\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \divisor_b_shifted[50]_i_1\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \divisor_b_shifted[51]_i_1\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \divisor_b_shifted[5]_i_1\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \divisor_b_shifted[6]_i_1\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \divisor_b_shifted[7]_i_1\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \divisor_b_shifted[8]_i_1\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \divisor_b_shifted[9]_i_1\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \divisor_shift[0]_i_10\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \divisor_shift[0]_i_12\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \divisor_shift[0]_i_13\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \divisor_shift[0]_i_14\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \divisor_shift[0]_i_8\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \divisor_shift[0]_i_9\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \divisor_signal[10]_i_1\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \divisor_signal[11]_i_1\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \divisor_signal[12]_i_1\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \divisor_signal[13]_i_1\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \divisor_signal[14]_i_1\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \divisor_signal[15]_i_1\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \divisor_signal[16]_i_1\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \divisor_signal[17]_i_1\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \divisor_signal[18]_i_1\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \divisor_signal[19]_i_1\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \divisor_signal[1]_i_1\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \divisor_signal[20]_i_1\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \divisor_signal[21]_i_1\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \divisor_signal[22]_i_1\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \divisor_signal[23]_i_1\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \divisor_signal[24]_i_1\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \divisor_signal[25]_i_1\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \divisor_signal[26]_i_1\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \divisor_signal[27]_i_1\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \divisor_signal[28]_i_1\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \divisor_signal[29]_i_1\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \divisor_signal[2]_i_1\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \divisor_signal[30]_i_1\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \divisor_signal[31]_i_1\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \divisor_signal[32]_i_1\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \divisor_signal[33]_i_1\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \divisor_signal[34]_i_1\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \divisor_signal[35]_i_1\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \divisor_signal[36]_i_1\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \divisor_signal[37]_i_1\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \divisor_signal[38]_i_1\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \divisor_signal[39]_i_1\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \divisor_signal[3]_i_1\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \divisor_signal[40]_i_1\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \divisor_signal[41]_i_1\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \divisor_signal[42]_i_1\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \divisor_signal[43]_i_1\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \divisor_signal[44]_i_1\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \divisor_signal[45]_i_1\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \divisor_signal[46]_i_1\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \divisor_signal[47]_i_1\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \divisor_signal[48]_i_1\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \divisor_signal[49]_i_1\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \divisor_signal[4]_i_1\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \divisor_signal[50]_i_1\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \divisor_signal[5]_i_1\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \divisor_signal[6]_i_1\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \divisor_signal[7]_i_1\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \divisor_signal[8]_i_1\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \divisor_signal[9]_i_1\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of enable_signal_2_i_1 : label is "soft_lutpair252";
  attribute ADDER_THRESHOLD of \expon_final_1_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \expon_final_1_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \expon_final_1_reg[7]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \expon_final_3_reg[11]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \expon_final_3_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \expon_final_3_reg[7]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \expon_final_4_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \expon_final_4_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \expon_final_4_reg[7]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \expon_final_5_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \expon_final_5_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \expon_final_5_reg[7]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of \expon_term[0]_i_1\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \expon_term[10]_i_4\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \expon_term[1]_i_1\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \expon_term[2]_i_1\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \expon_term[3]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \expon_term[4]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \expon_term[6]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \expon_term[7]_i_2\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \expon_term[8]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \expon_term[9]_i_1\ : label is "soft_lutpair160";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of expon_uf_1_reg_i_1 : label is 11;
  attribute COMPARATOR_THRESHOLD of expon_uf_1_reg_i_2 : label is 11;
  attribute COMPARATOR_THRESHOLD of expon_uf_2_reg_i_1 : label is 11;
  attribute COMPARATOR_THRESHOLD of expon_uf_2_reg_i_2 : label is 11;
  attribute ADDER_THRESHOLD of \expon_uf_term_1_reg[11]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \expon_uf_term_1_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \expon_uf_term_1_reg[7]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \expon_uf_term_2_reg[11]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \expon_uf_term_2_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \expon_uf_term_2_reg[7]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \expon_uf_term_3_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \expon_uf_term_3_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \expon_uf_term_3_reg[7]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of \expon_uf_term_4[5]_i_1\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \mantissa_1[0]_i_10\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \mantissa_1[0]_i_4\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \mantissa_1[0]_i_5\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \mantissa_1[0]_i_6\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \mantissa_1[0]_i_8\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \mantissa_1[0]_i_9\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \mantissa_1[10]_i_1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \mantissa_1[10]_i_2\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of \mantissa_1[11]_i_1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \mantissa_1[11]_i_2\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \mantissa_1[11]_i_4\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \mantissa_1[12]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \mantissa_1[12]_i_2\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \mantissa_1[13]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \mantissa_1[13]_i_2\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \mantissa_1[13]_i_4\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \mantissa_1[14]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \mantissa_1[14]_i_2\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \mantissa_1[15]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \mantissa_1[15]_i_2\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \mantissa_1[15]_i_4\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \mantissa_1[16]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \mantissa_1[16]_i_2\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \mantissa_1[16]_i_4\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \mantissa_1[17]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \mantissa_1[17]_i_2\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \mantissa_1[17]_i_4\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \mantissa_1[18]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \mantissa_1[18]_i_2\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \mantissa_1[18]_i_4\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \mantissa_1[19]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \mantissa_1[19]_i_2\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \mantissa_1[19]_i_4\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \mantissa_1[1]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \mantissa_1[1]_i_3\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \mantissa_1[1]_i_4\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \mantissa_1[20]_i_2\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \mantissa_1[20]_i_4\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \mantissa_1[20]_i_5\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \mantissa_1[21]_i_1\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \mantissa_1[21]_i_2\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \mantissa_1[21]_i_4\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \mantissa_1[21]_i_5\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \mantissa_1[22]_i_1\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \mantissa_1[22]_i_2\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \mantissa_1[22]_i_4\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \mantissa_1[22]_i_5\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \mantissa_1[23]_i_1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \mantissa_1[23]_i_2\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \mantissa_1[23]_i_4\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \mantissa_1[23]_i_5\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \mantissa_1[24]_i_1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \mantissa_1[24]_i_2\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \mantissa_1[24]_i_4\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \mantissa_1[24]_i_5\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \mantissa_1[25]_i_1\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \mantissa_1[25]_i_2\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \mantissa_1[25]_i_4\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \mantissa_1[25]_i_5\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \mantissa_1[26]_i_1\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \mantissa_1[26]_i_4\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \mantissa_1[26]_i_5\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \mantissa_1[27]_i_1\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \mantissa_1[27]_i_4\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \mantissa_1[27]_i_5\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \mantissa_1[28]_i_1\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \mantissa_1[29]_i_1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \mantissa_1[2]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \mantissa_1[2]_i_2\ : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of \mantissa_1[30]_i_1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \mantissa_1[31]_i_1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \mantissa_1[32]_i_1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \mantissa_1[33]_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \mantissa_1[34]_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \mantissa_1[35]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \mantissa_1[36]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \mantissa_1[37]_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \mantissa_1[38]_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \mantissa_1[39]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \mantissa_1[3]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \mantissa_1[3]_i_2\ : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of \mantissa_1[40]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \mantissa_1[40]_i_2\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \mantissa_1[41]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \mantissa_1[41]_i_2\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \mantissa_1[42]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \mantissa_1[42]_i_2\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \mantissa_1[43]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \mantissa_1[43]_i_2\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \mantissa_1[44]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \mantissa_1[44]_i_2\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \mantissa_1[45]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \mantissa_1[45]_i_2\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \mantissa_1[46]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \mantissa_1[46]_i_2\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \mantissa_1[47]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \mantissa_1[47]_i_2\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \mantissa_1[48]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \mantissa_1[48]_i_2\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \mantissa_1[49]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \mantissa_1[49]_i_2\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \mantissa_1[4]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \mantissa_1[4]_i_2\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \mantissa_1[50]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \mantissa_1[51]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \mantissa_1[5]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \mantissa_1[5]_i_2\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \mantissa_1[5]_i_4\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \mantissa_1[6]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \mantissa_1[6]_i_2\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \mantissa_1[7]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \mantissa_1[7]_i_2\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \mantissa_1[7]_i_4\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \mantissa_1[8]_i_1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \mantissa_1[8]_i_2\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of \mantissa_1[9]_i_1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \mantissa_1[9]_i_2\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \mantissa_1[9]_i_4\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \quotient[15]_i_2\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \quotient[23]_i_2\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \quotient[39]_i_2\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \quotient[47]_i_2\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \quotient[53]_i_3\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \quotient[7]_i_2\ : label is "soft_lutpair253";
  attribute COMPARATOR_THRESHOLD of \quotient_reg[53]_i_11\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \quotient_reg[53]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \quotient_reg[53]_i_20\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \quotient_reg[53]_i_29\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \quotient_reg[53]_i_38\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \quotient_reg[53]_i_4\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \quotient_reg[53]_i_47\ : label is 11;
  attribute SOFT_HLUTNM of \remainder_b[100]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \remainder_b[100]_i_4\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \remainder_b[101]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \remainder_b[101]_i_4\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \remainder_b[102]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \remainder_b[102]_i_4\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \remainder_b[103]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \remainder_b[103]_i_4\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \remainder_b[104]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \remainder_b[104]_i_4\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \remainder_b[105]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \remainder_b[105]_i_4\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \remainder_b[106]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \remainder_b[106]_i_5\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \remainder_b[107]_i_10\ : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of \remainder_b[107]_i_11\ : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of \remainder_b[107]_i_16\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \remainder_b[107]_i_17\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \remainder_b[107]_i_18\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \remainder_b[107]_i_20\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \remainder_b[107]_i_22\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \remainder_b[107]_i_24\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \remainder_b[107]_i_25\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \remainder_b[107]_i_26\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \remainder_b[107]_i_28\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \remainder_b[107]_i_30\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \remainder_b[107]_i_32\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \remainder_b[107]_i_33\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \remainder_b[107]_i_34\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \remainder_b[107]_i_36\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \remainder_b[107]_i_38\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \remainder_b[107]_i_40\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \remainder_b[107]_i_41\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \remainder_b[107]_i_42\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \remainder_b[107]_i_44\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \remainder_b[107]_i_46\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \remainder_b[107]_i_7\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \remainder_b[107]_i_8\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \remainder_b[54]_i_2\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \remainder_b[54]_i_4\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \remainder_b[56]_i_2\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \remainder_b[56]_i_3\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \remainder_b[58]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \remainder_b[59]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \remainder_b[63]_i_4\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \remainder_b[66]_i_2\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \remainder_b[67]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \remainder_b[68]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \remainder_b[68]_i_4\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \remainder_b[69]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \remainder_b[69]_i_4\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \remainder_b[70]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \remainder_b[70]_i_4\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \remainder_b[71]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \remainder_b[71]_i_4\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \remainder_b[72]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \remainder_b[72]_i_4\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \remainder_b[73]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \remainder_b[73]_i_4\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \remainder_b[74]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \remainder_b[74]_i_4\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \remainder_b[75]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \remainder_b[75]_i_4\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \remainder_b[76]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \remainder_b[76]_i_4\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \remainder_b[77]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \remainder_b[77]_i_4\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \remainder_b[78]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \remainder_b[78]_i_4\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \remainder_b[79]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \remainder_b[79]_i_4\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \remainder_b[80]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \remainder_b[80]_i_4\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \remainder_b[81]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \remainder_b[81]_i_4\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \remainder_b[82]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \remainder_b[82]_i_4\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \remainder_b[83]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \remainder_b[83]_i_4\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \remainder_b[84]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \remainder_b[84]_i_4\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \remainder_b[85]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \remainder_b[85]_i_4\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \remainder_b[86]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \remainder_b[86]_i_4\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \remainder_b[87]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \remainder_b[87]_i_4\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \remainder_b[88]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \remainder_b[88]_i_4\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \remainder_b[89]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \remainder_b[89]_i_4\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \remainder_b[90]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \remainder_b[90]_i_4\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \remainder_b[91]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \remainder_b[91]_i_4\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \remainder_b[92]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \remainder_b[92]_i_4\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \remainder_b[93]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \remainder_b[93]_i_4\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \remainder_b[94]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \remainder_b[94]_i_4\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \remainder_b[95]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \remainder_b[96]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \remainder_b[97]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \remainder_b[98]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \remainder_b[99]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of remainder_msb_i_1 : label is "soft_lutpair339";
  attribute ADDER_THRESHOLD of \remainder_shift_term_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \remainder_shift_term_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \remainder_shift_term_reg[8]_i_1\ : label is 35;
begin
count_nonzero_signal_2_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => count_nonzero_signal,
      Q => count_nonzero_signal_2,
      R => rst
    );
count_nonzero_signal_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => count_out(5),
      I1 => count_out(3),
      I2 => count_out(4),
      I3 => count_out(1),
      I4 => count_out(0),
      I5 => count_out(2),
      O => p_0_in
    );
count_nonzero_signal_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in,
      Q => count_nonzero_signal,
      R => rst
    );
\count_out[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => enable_signal,
      I1 => count_out(0),
      O => \count_out[0]_i_1_n_0\
    );
\count_out[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000A6"
    )
        port map (
      I0 => count_out(1),
      I1 => p_0_in,
      I2 => count_out(0),
      I3 => rst,
      I4 => enable_signal,
      O => \count_out[1]_i_1_n_0\
    );
\count_out[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE1"
    )
        port map (
      I0 => count_out(0),
      I1 => count_out(1),
      I2 => count_out(2),
      I3 => enable_signal,
      O => \count_out[2]_i_1_n_0\
    );
\count_out[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000005A58"
    )
        port map (
      I0 => \count_out[5]_i_3_n_0\,
      I1 => count_out(4),
      I2 => count_out(3),
      I3 => count_out(5),
      I4 => rst,
      I5 => enable_signal,
      O => \count_out[3]_i_1_n_0\
    );
\count_out[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFE0001"
    )
        port map (
      I0 => count_out(2),
      I1 => count_out(0),
      I2 => count_out(1),
      I3 => count_out(3),
      I4 => count_out(4),
      I5 => enable_signal,
      O => \count_out[4]_i_1_n_0\
    );
\count_out[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFD"
    )
        port map (
      I0 => \count_out[5]_i_3_n_0\,
      I1 => count_out(4),
      I2 => count_out(3),
      I3 => count_out(5),
      I4 => enable_signal,
      O => \count_out[5]_i_1_n_0\
    );
\count_out[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD02"
    )
        port map (
      I0 => \count_out[5]_i_3_n_0\,
      I1 => count_out(4),
      I2 => count_out(3),
      I3 => count_out(5),
      I4 => enable_signal,
      O => \count_out[5]_i_2_n_0\
    );
\count_out[5]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => count_out(1),
      I1 => count_out(0),
      I2 => count_out(2),
      O => \count_out[5]_i_3_n_0\
    );
\count_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \count_out[5]_i_1_n_0\,
      D => \count_out[0]_i_1_n_0\,
      Q => count_out(0),
      R => rst
    );
\count_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_out[1]_i_1_n_0\,
      Q => count_out(1),
      R => '0'
    );
\count_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \count_out[5]_i_1_n_0\,
      D => \count_out[2]_i_1_n_0\,
      Q => count_out(2),
      R => rst
    );
\count_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_out[3]_i_1_n_0\,
      Q => count_out(3),
      R => '0'
    );
\count_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \count_out[5]_i_1_n_0\,
      D => \count_out[4]_i_1_n_0\,
      Q => count_out(4),
      R => rst
    );
\count_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \count_out[5]_i_1_n_0\,
      D => \count_out[5]_i_2_n_0\,
      Q => count_out(5),
      R => rst
    );
\dividend_a_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => mantissa_a(0),
      Q => dividend_a(0),
      R => rst
    );
\dividend_a_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => mantissa_a(10),
      Q => dividend_a(10),
      R => rst
    );
\dividend_a_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => mantissa_a(11),
      Q => dividend_a(11),
      R => rst
    );
\dividend_a_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => mantissa_a(12),
      Q => dividend_a(12),
      R => rst
    );
\dividend_a_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => mantissa_a(13),
      Q => dividend_a(13),
      R => rst
    );
\dividend_a_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => mantissa_a(14),
      Q => dividend_a(14),
      R => rst
    );
\dividend_a_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => mantissa_a(15),
      Q => dividend_a(15),
      R => rst
    );
\dividend_a_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => mantissa_a(16),
      Q => dividend_a(16),
      R => rst
    );
\dividend_a_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => mantissa_a(17),
      Q => dividend_a(17),
      R => rst
    );
\dividend_a_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => mantissa_a(18),
      Q => dividend_a(18),
      R => rst
    );
\dividend_a_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => mantissa_a(19),
      Q => dividend_a(19),
      R => rst
    );
\dividend_a_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => mantissa_a(1),
      Q => dividend_a(1),
      R => rst
    );
\dividend_a_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => mantissa_a(20),
      Q => dividend_a(20),
      R => rst
    );
\dividend_a_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => mantissa_a(21),
      Q => dividend_a(21),
      R => rst
    );
\dividend_a_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => mantissa_a(22),
      Q => dividend_a(22),
      R => rst
    );
\dividend_a_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => mantissa_a(23),
      Q => dividend_a(23),
      R => rst
    );
\dividend_a_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => mantissa_a(24),
      Q => dividend_a(24),
      R => rst
    );
\dividend_a_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => mantissa_a(25),
      Q => dividend_a(25),
      R => rst
    );
\dividend_a_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => mantissa_a(26),
      Q => dividend_a(26),
      R => rst
    );
\dividend_a_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => mantissa_a(27),
      Q => dividend_a(27),
      R => rst
    );
\dividend_a_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => mantissa_a(28),
      Q => dividend_a(28),
      R => rst
    );
\dividend_a_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => mantissa_a(29),
      Q => dividend_a(29),
      R => rst
    );
\dividend_a_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => mantissa_a(2),
      Q => dividend_a(2),
      R => rst
    );
\dividend_a_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => mantissa_a(30),
      Q => dividend_a(30),
      R => rst
    );
\dividend_a_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => mantissa_a(31),
      Q => dividend_a(31),
      R => rst
    );
\dividend_a_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => mantissa_a(32),
      Q => dividend_a(32),
      R => rst
    );
\dividend_a_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => mantissa_a(33),
      Q => dividend_a(33),
      R => rst
    );
\dividend_a_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => mantissa_a(34),
      Q => dividend_a(34),
      R => rst
    );
\dividend_a_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => mantissa_a(35),
      Q => dividend_a(35),
      R => rst
    );
\dividend_a_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => mantissa_a(36),
      Q => dividend_a(36),
      R => rst
    );
\dividend_a_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => mantissa_a(37),
      Q => dividend_a(37),
      R => rst
    );
\dividend_a_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => mantissa_a(38),
      Q => dividend_a(38),
      R => rst
    );
\dividend_a_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => mantissa_a(39),
      Q => dividend_a(39),
      R => rst
    );
\dividend_a_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => mantissa_a(3),
      Q => dividend_a(3),
      R => rst
    );
\dividend_a_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => mantissa_a(40),
      Q => dividend_a(40),
      R => rst
    );
\dividend_a_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => mantissa_a(41),
      Q => dividend_a(41),
      R => rst
    );
\dividend_a_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => mantissa_a(42),
      Q => dividend_a(42),
      R => rst
    );
\dividend_a_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => mantissa_a(43),
      Q => dividend_a(43),
      R => rst
    );
\dividend_a_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => mantissa_a(44),
      Q => dividend_a(44),
      R => rst
    );
\dividend_a_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => mantissa_a(45),
      Q => dividend_a(45),
      R => rst
    );
\dividend_a_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => mantissa_a(46),
      Q => dividend_a(46),
      R => rst
    );
\dividend_a_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => mantissa_a(47),
      Q => dividend_a(47),
      R => rst
    );
\dividend_a_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => mantissa_a(48),
      Q => dividend_a(48),
      R => rst
    );
\dividend_a_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => mantissa_a(49),
      Q => dividend_a(49),
      R => rst
    );
\dividend_a_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => mantissa_a(4),
      Q => dividend_a(4),
      R => rst
    );
\dividend_a_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => mantissa_a(50),
      Q => dividend_a(50),
      R => rst
    );
\dividend_a_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => mantissa_a(51),
      Q => dividend_a(51),
      R => rst
    );
\dividend_a_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => mantissa_a(5),
      Q => dividend_a(5),
      R => rst
    );
\dividend_a_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => mantissa_a(6),
      Q => dividend_a(6),
      R => rst
    );
\dividend_a_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => mantissa_a(7),
      Q => dividend_a(7),
      R => rst
    );
\dividend_a_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => mantissa_a(8),
      Q => dividend_a(8),
      R => rst
    );
\dividend_a_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => mantissa_a(9),
      Q => dividend_a(9),
      R => rst
    );
\dividend_a_shifted[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dividend_a(0),
      I1 => dividend_shift_2(0),
      O => \dividend_a_shifted[0]_i_1_n_0\
    );
\dividend_a_shifted[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dividend_a(9),
      I1 => dividend_shift_2(0),
      I2 => dividend_a(10),
      O => \dividend_a_shifted[10]_i_1_n_0\
    );
\dividend_a_shifted[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dividend_a(10),
      I1 => dividend_shift_2(0),
      I2 => dividend_a(11),
      O => \dividend_a_shifted[11]_i_1_n_0\
    );
\dividend_a_shifted[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dividend_a(11),
      I1 => dividend_shift_2(0),
      I2 => dividend_a(12),
      O => \dividend_a_shifted[12]_i_1_n_0\
    );
\dividend_a_shifted[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dividend_a(12),
      I1 => dividend_shift_2(0),
      I2 => dividend_a(13),
      O => \dividend_a_shifted[13]_i_1_n_0\
    );
\dividend_a_shifted[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dividend_a(13),
      I1 => dividend_shift_2(0),
      I2 => dividend_a(14),
      O => \dividend_a_shifted[14]_i_1_n_0\
    );
\dividend_a_shifted[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dividend_a(14),
      I1 => dividend_shift_2(0),
      I2 => dividend_a(15),
      O => \dividend_a_shifted[15]_i_1_n_0\
    );
\dividend_a_shifted[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dividend_a(15),
      I1 => dividend_shift_2(0),
      I2 => dividend_a(16),
      O => \dividend_a_shifted[16]_i_1_n_0\
    );
\dividend_a_shifted[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dividend_a(16),
      I1 => dividend_shift_2(0),
      I2 => dividend_a(17),
      O => \dividend_a_shifted[17]_i_1_n_0\
    );
\dividend_a_shifted[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dividend_a(17),
      I1 => dividend_shift_2(0),
      I2 => dividend_a(18),
      O => \dividend_a_shifted[18]_i_1_n_0\
    );
\dividend_a_shifted[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dividend_a(18),
      I1 => dividend_shift_2(0),
      I2 => dividend_a(19),
      O => \dividend_a_shifted[19]_i_1_n_0\
    );
\dividend_a_shifted[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dividend_a(0),
      I1 => dividend_shift_2(0),
      I2 => dividend_a(1),
      O => \dividend_a_shifted[1]_i_1_n_0\
    );
\dividend_a_shifted[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dividend_a(19),
      I1 => dividend_shift_2(0),
      I2 => dividend_a(20),
      O => \dividend_a_shifted[20]_i_1_n_0\
    );
\dividend_a_shifted[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dividend_a(20),
      I1 => dividend_shift_2(0),
      I2 => dividend_a(21),
      O => \dividend_a_shifted[21]_i_1_n_0\
    );
\dividend_a_shifted[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dividend_a(21),
      I1 => dividend_shift_2(0),
      I2 => dividend_a(22),
      O => \dividend_a_shifted[22]_i_1_n_0\
    );
\dividend_a_shifted[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dividend_a(22),
      I1 => dividend_shift_2(0),
      I2 => dividend_a(23),
      O => \dividend_a_shifted[23]_i_1_n_0\
    );
\dividend_a_shifted[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dividend_a(23),
      I1 => dividend_shift_2(0),
      I2 => dividend_a(24),
      O => \dividend_a_shifted[24]_i_1_n_0\
    );
\dividend_a_shifted[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dividend_a(24),
      I1 => dividend_shift_2(0),
      I2 => dividend_a(25),
      O => \dividend_a_shifted[25]_i_1_n_0\
    );
\dividend_a_shifted[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dividend_a(25),
      I1 => dividend_shift_2(0),
      I2 => dividend_a(26),
      O => \dividend_a_shifted[26]_i_1_n_0\
    );
\dividend_a_shifted[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dividend_a(26),
      I1 => dividend_shift_2(0),
      I2 => dividend_a(27),
      O => \dividend_a_shifted[27]_i_1_n_0\
    );
\dividend_a_shifted[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dividend_a(27),
      I1 => dividend_shift_2(0),
      I2 => dividend_a(28),
      O => \dividend_a_shifted[28]_i_1_n_0\
    );
\dividend_a_shifted[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dividend_a(28),
      I1 => dividend_shift_2(0),
      I2 => dividend_a(29),
      O => \dividend_a_shifted[29]_i_1_n_0\
    );
\dividend_a_shifted[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dividend_a(1),
      I1 => dividend_shift_2(0),
      I2 => dividend_a(2),
      O => \dividend_a_shifted[2]_i_1_n_0\
    );
\dividend_a_shifted[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dividend_a(29),
      I1 => dividend_shift_2(0),
      I2 => dividend_a(30),
      O => \dividend_a_shifted[30]_i_1_n_0\
    );
\dividend_a_shifted[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dividend_a(30),
      I1 => dividend_shift_2(0),
      I2 => dividend_a(31),
      O => \dividend_a_shifted[31]_i_1_n_0\
    );
\dividend_a_shifted[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dividend_a(31),
      I1 => dividend_shift_2(0),
      I2 => dividend_a(32),
      O => \dividend_a_shifted[32]_i_1_n_0\
    );
\dividend_a_shifted[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dividend_a(32),
      I1 => dividend_shift_2(0),
      I2 => dividend_a(33),
      O => \dividend_a_shifted[33]_i_1_n_0\
    );
\dividend_a_shifted[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dividend_a(33),
      I1 => dividend_shift_2(0),
      I2 => dividend_a(34),
      O => \dividend_a_shifted[34]_i_1_n_0\
    );
\dividend_a_shifted[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dividend_a(34),
      I1 => dividend_shift_2(0),
      I2 => dividend_a(35),
      O => \dividend_a_shifted[35]_i_1_n_0\
    );
\dividend_a_shifted[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dividend_a(35),
      I1 => dividend_shift_2(0),
      I2 => dividend_a(36),
      O => \dividend_a_shifted[36]_i_1_n_0\
    );
\dividend_a_shifted[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dividend_a(36),
      I1 => dividend_shift_2(0),
      I2 => dividend_a(37),
      O => \dividend_a_shifted[37]_i_1_n_0\
    );
\dividend_a_shifted[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dividend_a(37),
      I1 => dividend_shift_2(0),
      I2 => dividend_a(38),
      O => \dividend_a_shifted[38]_i_1_n_0\
    );
\dividend_a_shifted[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dividend_a(38),
      I1 => dividend_shift_2(0),
      I2 => dividend_a(39),
      O => \dividend_a_shifted[39]_i_1_n_0\
    );
\dividend_a_shifted[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dividend_a(2),
      I1 => dividend_shift_2(0),
      I2 => dividend_a(3),
      O => \dividend_a_shifted[3]_i_1_n_0\
    );
\dividend_a_shifted[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dividend_a(39),
      I1 => dividend_shift_2(0),
      I2 => dividend_a(40),
      O => \dividend_a_shifted[40]_i_1_n_0\
    );
\dividend_a_shifted[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dividend_a(40),
      I1 => dividend_shift_2(0),
      I2 => dividend_a(41),
      O => \dividend_a_shifted[41]_i_1_n_0\
    );
\dividend_a_shifted[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dividend_a(41),
      I1 => dividend_shift_2(0),
      I2 => dividend_a(42),
      O => \dividend_a_shifted[42]_i_1_n_0\
    );
\dividend_a_shifted[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dividend_a(42),
      I1 => dividend_shift_2(0),
      I2 => dividend_a(43),
      O => \dividend_a_shifted[43]_i_1_n_0\
    );
\dividend_a_shifted[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dividend_a(43),
      I1 => dividend_shift_2(0),
      I2 => dividend_a(44),
      O => \dividend_a_shifted[44]_i_1_n_0\
    );
\dividend_a_shifted[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dividend_a(44),
      I1 => dividend_shift_2(0),
      I2 => dividend_a(45),
      O => \dividend_a_shifted[45]_i_1_n_0\
    );
\dividend_a_shifted[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dividend_a(45),
      I1 => dividend_shift_2(0),
      I2 => dividend_a(46),
      O => \dividend_a_shifted[46]_i_1_n_0\
    );
\dividend_a_shifted[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dividend_a(46),
      I1 => dividend_shift_2(0),
      I2 => dividend_a(47),
      O => \dividend_a_shifted[47]_i_1_n_0\
    );
\dividend_a_shifted[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dividend_a(47),
      I1 => dividend_shift_2(0),
      I2 => dividend_a(48),
      O => \dividend_a_shifted[48]_i_1_n_0\
    );
\dividend_a_shifted[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dividend_a(48),
      I1 => dividend_shift_2(0),
      I2 => dividend_a(49),
      O => \dividend_a_shifted[49]_i_1_n_0\
    );
\dividend_a_shifted[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dividend_a(3),
      I1 => dividend_shift_2(0),
      I2 => dividend_a(4),
      O => \dividend_a_shifted[4]_i_1_n_0\
    );
\dividend_a_shifted[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dividend_a(49),
      I1 => dividend_shift_2(0),
      I2 => dividend_a(50),
      O => \dividend_a_shifted[50]_i_1_n_0\
    );
\dividend_a_shifted[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dividend_a(50),
      I1 => dividend_shift_2(0),
      I2 => dividend_a(51),
      O => \dividend_a_shifted[51]_i_1_n_0\
    );
\dividend_a_shifted[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dividend_a(4),
      I1 => dividend_shift_2(0),
      I2 => dividend_a(5),
      O => \dividend_a_shifted[5]_i_1_n_0\
    );
\dividend_a_shifted[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dividend_a(5),
      I1 => dividend_shift_2(0),
      I2 => dividend_a(6),
      O => \dividend_a_shifted[6]_i_1_n_0\
    );
\dividend_a_shifted[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dividend_a(6),
      I1 => dividend_shift_2(0),
      I2 => dividend_a(7),
      O => \dividend_a_shifted[7]_i_1_n_0\
    );
\dividend_a_shifted[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dividend_a(7),
      I1 => dividend_shift_2(0),
      I2 => dividend_a(8),
      O => \dividend_a_shifted[8]_i_1_n_0\
    );
\dividend_a_shifted[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dividend_a(8),
      I1 => dividend_shift_2(0),
      I2 => dividend_a(9),
      O => \dividend_a_shifted[9]_i_1_n_0\
    );
\dividend_a_shifted_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \dividend_a_shifted[0]_i_1_n_0\,
      Q => dividend_a_shifted(0),
      R => rst
    );
\dividend_a_shifted_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \dividend_a_shifted[10]_i_1_n_0\,
      Q => dividend_a_shifted(10),
      R => rst
    );
\dividend_a_shifted_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \dividend_a_shifted[11]_i_1_n_0\,
      Q => dividend_a_shifted(11),
      R => rst
    );
\dividend_a_shifted_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \dividend_a_shifted[12]_i_1_n_0\,
      Q => dividend_a_shifted(12),
      R => rst
    );
\dividend_a_shifted_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \dividend_a_shifted[13]_i_1_n_0\,
      Q => dividend_a_shifted(13),
      R => rst
    );
\dividend_a_shifted_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \dividend_a_shifted[14]_i_1_n_0\,
      Q => dividend_a_shifted(14),
      R => rst
    );
\dividend_a_shifted_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \dividend_a_shifted[15]_i_1_n_0\,
      Q => dividend_a_shifted(15),
      R => rst
    );
\dividend_a_shifted_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \dividend_a_shifted[16]_i_1_n_0\,
      Q => dividend_a_shifted(16),
      R => rst
    );
\dividend_a_shifted_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \dividend_a_shifted[17]_i_1_n_0\,
      Q => dividend_a_shifted(17),
      R => rst
    );
\dividend_a_shifted_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \dividend_a_shifted[18]_i_1_n_0\,
      Q => dividend_a_shifted(18),
      R => rst
    );
\dividend_a_shifted_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \dividend_a_shifted[19]_i_1_n_0\,
      Q => dividend_a_shifted(19),
      R => rst
    );
\dividend_a_shifted_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \dividend_a_shifted[1]_i_1_n_0\,
      Q => dividend_a_shifted(1),
      R => rst
    );
\dividend_a_shifted_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \dividend_a_shifted[20]_i_1_n_0\,
      Q => dividend_a_shifted(20),
      R => rst
    );
\dividend_a_shifted_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \dividend_a_shifted[21]_i_1_n_0\,
      Q => dividend_a_shifted(21),
      R => rst
    );
\dividend_a_shifted_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \dividend_a_shifted[22]_i_1_n_0\,
      Q => dividend_a_shifted(22),
      R => rst
    );
\dividend_a_shifted_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \dividend_a_shifted[23]_i_1_n_0\,
      Q => dividend_a_shifted(23),
      R => rst
    );
\dividend_a_shifted_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \dividend_a_shifted[24]_i_1_n_0\,
      Q => dividend_a_shifted(24),
      R => rst
    );
\dividend_a_shifted_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \dividend_a_shifted[25]_i_1_n_0\,
      Q => dividend_a_shifted(25),
      R => rst
    );
\dividend_a_shifted_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \dividend_a_shifted[26]_i_1_n_0\,
      Q => dividend_a_shifted(26),
      R => rst
    );
\dividend_a_shifted_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \dividend_a_shifted[27]_i_1_n_0\,
      Q => dividend_a_shifted(27),
      R => rst
    );
\dividend_a_shifted_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \dividend_a_shifted[28]_i_1_n_0\,
      Q => dividend_a_shifted(28),
      R => rst
    );
\dividend_a_shifted_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \dividend_a_shifted[29]_i_1_n_0\,
      Q => dividend_a_shifted(29),
      R => rst
    );
\dividend_a_shifted_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \dividend_a_shifted[2]_i_1_n_0\,
      Q => dividend_a_shifted(2),
      R => rst
    );
\dividend_a_shifted_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \dividend_a_shifted[30]_i_1_n_0\,
      Q => dividend_a_shifted(30),
      R => rst
    );
\dividend_a_shifted_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \dividend_a_shifted[31]_i_1_n_0\,
      Q => dividend_a_shifted(31),
      R => rst
    );
\dividend_a_shifted_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \dividend_a_shifted[32]_i_1_n_0\,
      Q => dividend_a_shifted(32),
      R => rst
    );
\dividend_a_shifted_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \dividend_a_shifted[33]_i_1_n_0\,
      Q => dividend_a_shifted(33),
      R => rst
    );
\dividend_a_shifted_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \dividend_a_shifted[34]_i_1_n_0\,
      Q => dividend_a_shifted(34),
      R => rst
    );
\dividend_a_shifted_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \dividend_a_shifted[35]_i_1_n_0\,
      Q => dividend_a_shifted(35),
      R => rst
    );
\dividend_a_shifted_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \dividend_a_shifted[36]_i_1_n_0\,
      Q => dividend_a_shifted(36),
      R => rst
    );
\dividend_a_shifted_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \dividend_a_shifted[37]_i_1_n_0\,
      Q => dividend_a_shifted(37),
      R => rst
    );
\dividend_a_shifted_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \dividend_a_shifted[38]_i_1_n_0\,
      Q => dividend_a_shifted(38),
      R => rst
    );
\dividend_a_shifted_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \dividend_a_shifted[39]_i_1_n_0\,
      Q => dividend_a_shifted(39),
      R => rst
    );
\dividend_a_shifted_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \dividend_a_shifted[3]_i_1_n_0\,
      Q => dividend_a_shifted(3),
      R => rst
    );
\dividend_a_shifted_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \dividend_a_shifted[40]_i_1_n_0\,
      Q => dividend_a_shifted(40),
      R => rst
    );
\dividend_a_shifted_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \dividend_a_shifted[41]_i_1_n_0\,
      Q => dividend_a_shifted(41),
      R => rst
    );
\dividend_a_shifted_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \dividend_a_shifted[42]_i_1_n_0\,
      Q => dividend_a_shifted(42),
      R => rst
    );
\dividend_a_shifted_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \dividend_a_shifted[43]_i_1_n_0\,
      Q => dividend_a_shifted(43),
      R => rst
    );
\dividend_a_shifted_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \dividend_a_shifted[44]_i_1_n_0\,
      Q => dividend_a_shifted(44),
      R => rst
    );
\dividend_a_shifted_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \dividend_a_shifted[45]_i_1_n_0\,
      Q => dividend_a_shifted(45),
      R => rst
    );
\dividend_a_shifted_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \dividend_a_shifted[46]_i_1_n_0\,
      Q => dividend_a_shifted(46),
      R => rst
    );
\dividend_a_shifted_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \dividend_a_shifted[47]_i_1_n_0\,
      Q => dividend_a_shifted(47),
      R => rst
    );
\dividend_a_shifted_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \dividend_a_shifted[48]_i_1_n_0\,
      Q => dividend_a_shifted(48),
      R => rst
    );
\dividend_a_shifted_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \dividend_a_shifted[49]_i_1_n_0\,
      Q => dividend_a_shifted(49),
      R => rst
    );
\dividend_a_shifted_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \dividend_a_shifted[4]_i_1_n_0\,
      Q => dividend_a_shifted(4),
      R => rst
    );
\dividend_a_shifted_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \dividend_a_shifted[50]_i_1_n_0\,
      Q => dividend_a_shifted(50),
      R => rst
    );
\dividend_a_shifted_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \dividend_a_shifted[51]_i_1_n_0\,
      Q => dividend_a_shifted(51),
      R => rst
    );
\dividend_a_shifted_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \dividend_a_shifted[5]_i_1_n_0\,
      Q => dividend_a_shifted(5),
      R => rst
    );
\dividend_a_shifted_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \dividend_a_shifted[6]_i_1_n_0\,
      Q => dividend_a_shifted(6),
      R => rst
    );
\dividend_a_shifted_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \dividend_a_shifted[7]_i_1_n_0\,
      Q => dividend_a_shifted(7),
      R => rst
    );
\dividend_a_shifted_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \dividend_a_shifted[8]_i_1_n_0\,
      Q => dividend_a_shifted(8),
      R => rst
    );
\dividend_a_shifted_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \dividend_a_shifted[9]_i_1_n_0\,
      Q => dividend_a_shifted(9),
      R => rst
    );
\dividend_shift[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \dividend_shift[0]_i_2_n_0\,
      I1 => \dividend_shift[0]_i_3_n_0\,
      I2 => \dividend_shift[0]_i_4_n_0\,
      I3 => \dividend_shift[0]_i_5_n_0\,
      I4 => \dividend_shift[0]_i_6_n_0\,
      I5 => \dividend_shift[0]_i_7_n_0\,
      O => dividend_shift0
    );
\dividend_shift[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => dividend_a(36),
      I1 => dividend_a(7),
      I2 => dividend_a(50),
      I3 => dividend_a(48),
      O => \dividend_shift[0]_i_10_n_0\
    );
\dividend_shift[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => dividend_a(43),
      I1 => dividend_a(39),
      I2 => dividend_a(42),
      I3 => dividend_a(38),
      O => \dividend_shift[0]_i_11_n_0\
    );
\dividend_shift[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => dividend_a(37),
      I1 => dividend_a(3),
      I2 => dividend_a(0),
      I3 => dividend_a(49),
      O => \dividend_shift[0]_i_12_n_0\
    );
\dividend_shift[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => dividend_a(46),
      I1 => dividend_a(32),
      I2 => dividend_a(26),
      I3 => dividend_a(5),
      O => \dividend_shift[0]_i_13_n_0\
    );
\dividend_shift[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => dividend_a(28),
      I1 => dividend_a(25),
      I2 => dividend_a(23),
      I3 => dividend_a(22),
      O => \dividend_shift[0]_i_14_n_0\
    );
\dividend_shift[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => dividend_a(9),
      I1 => dividend_a(27),
      I2 => dividend_a(8),
      I3 => dividend_a(35),
      I4 => \dividend_shift[0]_i_8_n_0\,
      O => \dividend_shift[0]_i_2_n_0\
    );
\dividend_shift[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => dividend_a(15),
      I1 => dividend_a(16),
      I2 => dividend_a(18),
      I3 => dividend_a(19),
      I4 => \dividend_shift[0]_i_9_n_0\,
      O => \dividend_shift[0]_i_3_n_0\
    );
\dividend_shift[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => dividend_a(13),
      I1 => dividend_a(14),
      I2 => dividend_a(12),
      I3 => dividend_a(24),
      I4 => \dividend_shift[0]_i_10_n_0\,
      O => \dividend_shift[0]_i_4_n_0\
    );
\dividend_shift[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => dividend_a(4),
      I1 => dividend_a(44),
      I2 => dividend_a(6),
      I3 => dividend_a(51),
      I4 => \dividend_shift[0]_i_11_n_0\,
      O => \dividend_shift[0]_i_5_n_0\
    );
\dividend_shift[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => dividend_a(30),
      I1 => dividend_a(45),
      I2 => dividend_a(31),
      I3 => dividend_a(47),
      I4 => \dividend_shift[0]_i_12_n_0\,
      O => \dividend_shift[0]_i_6_n_0\
    );
\dividend_shift[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => dividend_a(29),
      I1 => dividend_a(34),
      I2 => dividend_a(21),
      I3 => dividend_a(33),
      I4 => \dividend_shift[0]_i_13_n_0\,
      I5 => \dividend_shift[0]_i_14_n_0\,
      O => \dividend_shift[0]_i_7_n_0\
    );
\dividend_shift[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => dividend_a(41),
      I1 => dividend_a(10),
      I2 => dividend_a(40),
      I3 => dividend_a(11),
      O => \dividend_shift[0]_i_8_n_0\
    );
\dividend_shift[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => dividend_a(2),
      I1 => dividend_a(1),
      I2 => dividend_a(20),
      I3 => dividend_a(17),
      O => \dividend_shift[0]_i_9_n_0\
    );
\dividend_shift_2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \dividend_shift_reg_n_0_[0]\,
      Q => dividend_shift_2(0),
      R => rst
    );
\dividend_shift_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => dividend_shift0,
      Q => \dividend_shift_reg_n_0_[0]\,
      R => rst
    );
\dividend_signal[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000220F2200"
    )
        port map (
      I0 => dividend_a(0),
      I1 => \expon_term[10]_i_2_n_0\,
      I2 => count_nonzero_signal,
      I3 => enable_signal_e,
      I4 => \dividend_signal_reg_n_0_[0]\,
      I5 => rst,
      O => \dividend_signal[0]_i_1_n_0\
    );
\dividend_signal[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => dividend_a_shifted(9),
      I1 => \expon_term[10]_i_2_n_0\,
      I2 => dividend_a(10),
      I3 => enable_signal_e,
      I4 => \dividend_signal[10]_i_2_n_0\,
      O => p_2_in(10)
    );
\dividend_signal[10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dividend_signal_reg_n_0_[9]\,
      I1 => gtOp,
      I2 => \dividend_signal_reg[12]_i_3_n_6\,
      O => \dividend_signal[10]_i_2_n_0\
    );
\dividend_signal[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => dividend_a_shifted(10),
      I1 => \expon_term[10]_i_2_n_0\,
      I2 => dividend_a(11),
      I3 => enable_signal_e,
      I4 => \dividend_signal[11]_i_2_n_0\,
      O => p_2_in(11)
    );
\dividend_signal[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dividend_signal_reg_n_0_[10]\,
      I1 => gtOp,
      I2 => \dividend_signal_reg[12]_i_3_n_5\,
      O => \dividend_signal[11]_i_2_n_0\
    );
\dividend_signal[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => dividend_a_shifted(11),
      I1 => \expon_term[10]_i_2_n_0\,
      I2 => dividend_a(12),
      I3 => enable_signal_e,
      I4 => \dividend_signal[12]_i_2_n_0\,
      O => p_2_in(12)
    );
\dividend_signal[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dividend_signal_reg_n_0_[11]\,
      I1 => gtOp,
      I2 => \dividend_signal_reg[12]_i_3_n_4\,
      O => \dividend_signal[12]_i_2_n_0\
    );
\dividend_signal[12]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \dividend_signal_reg_n_0_[11]\,
      I1 => \divisor_signal_reg_n_0_[11]\,
      O => \dividend_signal[12]_i_4_n_0\
    );
\dividend_signal[12]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \dividend_signal_reg_n_0_[10]\,
      I1 => \divisor_signal_reg_n_0_[10]\,
      O => \dividend_signal[12]_i_5_n_0\
    );
\dividend_signal[12]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \dividend_signal_reg_n_0_[9]\,
      I1 => \divisor_signal_reg_n_0_[9]\,
      O => \dividend_signal[12]_i_6_n_0\
    );
\dividend_signal[12]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \dividend_signal_reg_n_0_[8]\,
      I1 => \divisor_signal_reg_n_0_[8]\,
      O => \dividend_signal[12]_i_7_n_0\
    );
\dividend_signal[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => dividend_a_shifted(12),
      I1 => \expon_term[10]_i_2_n_0\,
      I2 => dividend_a(13),
      I3 => enable_signal_e,
      I4 => \dividend_signal[13]_i_2_n_0\,
      O => p_2_in(13)
    );
\dividend_signal[13]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dividend_signal_reg_n_0_[12]\,
      I1 => gtOp,
      I2 => \dividend_signal_reg[16]_i_3_n_7\,
      O => \dividend_signal[13]_i_2_n_0\
    );
\dividend_signal[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => dividend_a_shifted(13),
      I1 => \expon_term[10]_i_2_n_0\,
      I2 => dividend_a(14),
      I3 => enable_signal_e,
      I4 => \dividend_signal[14]_i_2_n_0\,
      O => p_2_in(14)
    );
\dividend_signal[14]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dividend_signal_reg_n_0_[13]\,
      I1 => gtOp,
      I2 => \dividend_signal_reg[16]_i_3_n_6\,
      O => \dividend_signal[14]_i_2_n_0\
    );
\dividend_signal[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => dividend_a_shifted(14),
      I1 => \expon_term[10]_i_2_n_0\,
      I2 => dividend_a(15),
      I3 => enable_signal_e,
      I4 => \dividend_signal[15]_i_2_n_0\,
      O => p_2_in(15)
    );
\dividend_signal[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dividend_signal_reg_n_0_[14]\,
      I1 => gtOp,
      I2 => \dividend_signal_reg[16]_i_3_n_5\,
      O => \dividend_signal[15]_i_2_n_0\
    );
\dividend_signal[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => dividend_a_shifted(15),
      I1 => \expon_term[10]_i_2_n_0\,
      I2 => dividend_a(16),
      I3 => enable_signal_e,
      I4 => \dividend_signal[16]_i_2_n_0\,
      O => p_2_in(16)
    );
\dividend_signal[16]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dividend_signal_reg_n_0_[15]\,
      I1 => gtOp,
      I2 => \dividend_signal_reg[16]_i_3_n_4\,
      O => \dividend_signal[16]_i_2_n_0\
    );
\dividend_signal[16]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \dividend_signal_reg_n_0_[15]\,
      I1 => \divisor_signal_reg_n_0_[15]\,
      O => \dividend_signal[16]_i_4_n_0\
    );
\dividend_signal[16]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \dividend_signal_reg_n_0_[14]\,
      I1 => \divisor_signal_reg_n_0_[14]\,
      O => \dividend_signal[16]_i_5_n_0\
    );
\dividend_signal[16]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \dividend_signal_reg_n_0_[13]\,
      I1 => \divisor_signal_reg_n_0_[13]\,
      O => \dividend_signal[16]_i_6_n_0\
    );
\dividend_signal[16]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \dividend_signal_reg_n_0_[12]\,
      I1 => \divisor_signal_reg_n_0_[12]\,
      O => \dividend_signal[16]_i_7_n_0\
    );
\dividend_signal[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => dividend_a_shifted(16),
      I1 => \expon_term[10]_i_2_n_0\,
      I2 => dividend_a(17),
      I3 => enable_signal_e,
      I4 => \dividend_signal[17]_i_2_n_0\,
      O => p_2_in(17)
    );
\dividend_signal[17]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dividend_signal_reg_n_0_[16]\,
      I1 => gtOp,
      I2 => \dividend_signal_reg[20]_i_3_n_7\,
      O => \dividend_signal[17]_i_2_n_0\
    );
\dividend_signal[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => dividend_a_shifted(17),
      I1 => \expon_term[10]_i_2_n_0\,
      I2 => dividend_a(18),
      I3 => enable_signal_e,
      I4 => \dividend_signal[18]_i_2_n_0\,
      O => p_2_in(18)
    );
\dividend_signal[18]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dividend_signal_reg_n_0_[17]\,
      I1 => gtOp,
      I2 => \dividend_signal_reg[20]_i_3_n_6\,
      O => \dividend_signal[18]_i_2_n_0\
    );
\dividend_signal[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => dividend_a_shifted(18),
      I1 => \expon_term[10]_i_2_n_0\,
      I2 => dividend_a(19),
      I3 => enable_signal_e,
      I4 => \dividend_signal[19]_i_2_n_0\,
      O => p_2_in(19)
    );
\dividend_signal[19]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dividend_signal_reg_n_0_[18]\,
      I1 => gtOp,
      I2 => \dividend_signal_reg[20]_i_3_n_5\,
      O => \dividend_signal[19]_i_2_n_0\
    );
\dividend_signal[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => dividend_a_shifted(0),
      I1 => \expon_term[10]_i_2_n_0\,
      I2 => dividend_a(1),
      I3 => enable_signal_e,
      I4 => \dividend_signal[1]_i_2_n_0\,
      O => p_2_in(1)
    );
\dividend_signal[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dividend_signal_reg_n_0_[0]\,
      I1 => gtOp,
      I2 => \dividend_signal_reg[4]_i_3_n_7\,
      O => \dividend_signal[1]_i_2_n_0\
    );
\dividend_signal[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => dividend_a_shifted(19),
      I1 => \expon_term[10]_i_2_n_0\,
      I2 => dividend_a(20),
      I3 => enable_signal_e,
      I4 => \dividend_signal[20]_i_2_n_0\,
      O => p_2_in(20)
    );
\dividend_signal[20]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dividend_signal_reg_n_0_[19]\,
      I1 => gtOp,
      I2 => \dividend_signal_reg[20]_i_3_n_4\,
      O => \dividend_signal[20]_i_2_n_0\
    );
\dividend_signal[20]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \dividend_signal_reg_n_0_[19]\,
      I1 => \divisor_signal_reg_n_0_[19]\,
      O => \dividend_signal[20]_i_4_n_0\
    );
\dividend_signal[20]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \dividend_signal_reg_n_0_[18]\,
      I1 => \divisor_signal_reg_n_0_[18]\,
      O => \dividend_signal[20]_i_5_n_0\
    );
\dividend_signal[20]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \dividend_signal_reg_n_0_[17]\,
      I1 => \divisor_signal_reg_n_0_[17]\,
      O => \dividend_signal[20]_i_6_n_0\
    );
\dividend_signal[20]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \dividend_signal_reg_n_0_[16]\,
      I1 => \divisor_signal_reg_n_0_[16]\,
      O => \dividend_signal[20]_i_7_n_0\
    );
\dividend_signal[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => dividend_a_shifted(20),
      I1 => \expon_term[10]_i_2_n_0\,
      I2 => dividend_a(21),
      I3 => enable_signal_e,
      I4 => \dividend_signal[21]_i_2_n_0\,
      O => p_2_in(21)
    );
\dividend_signal[21]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dividend_signal_reg_n_0_[20]\,
      I1 => gtOp,
      I2 => \dividend_signal_reg[24]_i_3_n_7\,
      O => \dividend_signal[21]_i_2_n_0\
    );
\dividend_signal[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => dividend_a_shifted(21),
      I1 => \expon_term[10]_i_2_n_0\,
      I2 => dividend_a(22),
      I3 => enable_signal_e,
      I4 => \dividend_signal[22]_i_2_n_0\,
      O => p_2_in(22)
    );
\dividend_signal[22]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dividend_signal_reg_n_0_[21]\,
      I1 => gtOp,
      I2 => \dividend_signal_reg[24]_i_3_n_6\,
      O => \dividend_signal[22]_i_2_n_0\
    );
\dividend_signal[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => dividend_a_shifted(22),
      I1 => \expon_term[10]_i_2_n_0\,
      I2 => dividend_a(23),
      I3 => enable_signal_e,
      I4 => \dividend_signal[23]_i_2_n_0\,
      O => p_2_in(23)
    );
\dividend_signal[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dividend_signal_reg_n_0_[22]\,
      I1 => gtOp,
      I2 => \dividend_signal_reg[24]_i_3_n_5\,
      O => \dividend_signal[23]_i_2_n_0\
    );
\dividend_signal[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => dividend_a_shifted(23),
      I1 => \expon_term[10]_i_2_n_0\,
      I2 => dividend_a(24),
      I3 => enable_signal_e,
      I4 => \dividend_signal[24]_i_2_n_0\,
      O => p_2_in(24)
    );
\dividend_signal[24]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dividend_signal_reg_n_0_[23]\,
      I1 => gtOp,
      I2 => \dividend_signal_reg[24]_i_3_n_4\,
      O => \dividend_signal[24]_i_2_n_0\
    );
\dividend_signal[24]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \dividend_signal_reg_n_0_[23]\,
      I1 => \divisor_signal_reg_n_0_[23]\,
      O => \dividend_signal[24]_i_4_n_0\
    );
\dividend_signal[24]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \dividend_signal_reg_n_0_[22]\,
      I1 => \divisor_signal_reg_n_0_[22]\,
      O => \dividend_signal[24]_i_5_n_0\
    );
\dividend_signal[24]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \dividend_signal_reg_n_0_[21]\,
      I1 => \divisor_signal_reg_n_0_[21]\,
      O => \dividend_signal[24]_i_6_n_0\
    );
\dividend_signal[24]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \dividend_signal_reg_n_0_[20]\,
      I1 => \divisor_signal_reg_n_0_[20]\,
      O => \dividend_signal[24]_i_7_n_0\
    );
\dividend_signal[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => dividend_a_shifted(24),
      I1 => \expon_term[10]_i_2_n_0\,
      I2 => dividend_a(25),
      I3 => enable_signal_e,
      I4 => \dividend_signal[25]_i_2_n_0\,
      O => p_2_in(25)
    );
\dividend_signal[25]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dividend_signal_reg_n_0_[24]\,
      I1 => gtOp,
      I2 => \dividend_signal_reg[28]_i_3_n_7\,
      O => \dividend_signal[25]_i_2_n_0\
    );
\dividend_signal[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => dividend_a_shifted(25),
      I1 => \expon_term[10]_i_2_n_0\,
      I2 => dividend_a(26),
      I3 => enable_signal_e,
      I4 => \dividend_signal[26]_i_2_n_0\,
      O => p_2_in(26)
    );
\dividend_signal[26]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dividend_signal_reg_n_0_[25]\,
      I1 => gtOp,
      I2 => \dividend_signal_reg[28]_i_3_n_6\,
      O => \dividend_signal[26]_i_2_n_0\
    );
\dividend_signal[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => dividend_a_shifted(26),
      I1 => \expon_term[10]_i_2_n_0\,
      I2 => dividend_a(27),
      I3 => enable_signal_e,
      I4 => \dividend_signal[27]_i_2_n_0\,
      O => p_2_in(27)
    );
\dividend_signal[27]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dividend_signal_reg_n_0_[26]\,
      I1 => gtOp,
      I2 => \dividend_signal_reg[28]_i_3_n_5\,
      O => \dividend_signal[27]_i_2_n_0\
    );
\dividend_signal[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => dividend_a_shifted(27),
      I1 => \expon_term[10]_i_2_n_0\,
      I2 => dividend_a(28),
      I3 => enable_signal_e,
      I4 => \dividend_signal[28]_i_2_n_0\,
      O => p_2_in(28)
    );
\dividend_signal[28]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dividend_signal_reg_n_0_[27]\,
      I1 => gtOp,
      I2 => \dividend_signal_reg[28]_i_3_n_4\,
      O => \dividend_signal[28]_i_2_n_0\
    );
\dividend_signal[28]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \dividend_signal_reg_n_0_[27]\,
      I1 => \divisor_signal_reg_n_0_[27]\,
      O => \dividend_signal[28]_i_4_n_0\
    );
\dividend_signal[28]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \dividend_signal_reg_n_0_[26]\,
      I1 => \divisor_signal_reg_n_0_[26]\,
      O => \dividend_signal[28]_i_5_n_0\
    );
\dividend_signal[28]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \dividend_signal_reg_n_0_[25]\,
      I1 => \divisor_signal_reg_n_0_[25]\,
      O => \dividend_signal[28]_i_6_n_0\
    );
\dividend_signal[28]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \dividend_signal_reg_n_0_[24]\,
      I1 => \divisor_signal_reg_n_0_[24]\,
      O => \dividend_signal[28]_i_7_n_0\
    );
\dividend_signal[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => dividend_a_shifted(28),
      I1 => \expon_term[10]_i_2_n_0\,
      I2 => dividend_a(29),
      I3 => enable_signal_e,
      I4 => \dividend_signal[29]_i_2_n_0\,
      O => p_2_in(29)
    );
\dividend_signal[29]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dividend_signal_reg_n_0_[28]\,
      I1 => gtOp,
      I2 => \dividend_signal_reg[32]_i_3_n_7\,
      O => \dividend_signal[29]_i_2_n_0\
    );
\dividend_signal[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => dividend_a_shifted(1),
      I1 => \expon_term[10]_i_2_n_0\,
      I2 => dividend_a(2),
      I3 => enable_signal_e,
      I4 => \dividend_signal[2]_i_2_n_0\,
      O => p_2_in(2)
    );
\dividend_signal[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dividend_signal_reg_n_0_[1]\,
      I1 => gtOp,
      I2 => \dividend_signal_reg[4]_i_3_n_6\,
      O => \dividend_signal[2]_i_2_n_0\
    );
\dividend_signal[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => dividend_a_shifted(29),
      I1 => \expon_term[10]_i_2_n_0\,
      I2 => dividend_a(30),
      I3 => enable_signal_e,
      I4 => \dividend_signal[30]_i_2_n_0\,
      O => p_2_in(30)
    );
\dividend_signal[30]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dividend_signal_reg_n_0_[29]\,
      I1 => gtOp,
      I2 => \dividend_signal_reg[32]_i_3_n_6\,
      O => \dividend_signal[30]_i_2_n_0\
    );
\dividend_signal[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => dividend_a_shifted(30),
      I1 => \expon_term[10]_i_2_n_0\,
      I2 => dividend_a(31),
      I3 => enable_signal_e,
      I4 => \dividend_signal[31]_i_2_n_0\,
      O => p_2_in(31)
    );
\dividend_signal[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dividend_signal_reg_n_0_[30]\,
      I1 => gtOp,
      I2 => \dividend_signal_reg[32]_i_3_n_5\,
      O => \dividend_signal[31]_i_2_n_0\
    );
\dividend_signal[32]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => dividend_a_shifted(31),
      I1 => \expon_term[10]_i_2_n_0\,
      I2 => dividend_a(32),
      I3 => enable_signal_e,
      I4 => \dividend_signal[32]_i_2_n_0\,
      O => p_2_in(32)
    );
\dividend_signal[32]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dividend_signal_reg_n_0_[31]\,
      I1 => gtOp,
      I2 => \dividend_signal_reg[32]_i_3_n_4\,
      O => \dividend_signal[32]_i_2_n_0\
    );
\dividend_signal[32]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \dividend_signal_reg_n_0_[31]\,
      I1 => \divisor_signal_reg_n_0_[31]\,
      O => \dividend_signal[32]_i_4_n_0\
    );
\dividend_signal[32]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \dividend_signal_reg_n_0_[30]\,
      I1 => \divisor_signal_reg_n_0_[30]\,
      O => \dividend_signal[32]_i_5_n_0\
    );
\dividend_signal[32]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \dividend_signal_reg_n_0_[29]\,
      I1 => \divisor_signal_reg_n_0_[29]\,
      O => \dividend_signal[32]_i_6_n_0\
    );
\dividend_signal[32]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \dividend_signal_reg_n_0_[28]\,
      I1 => \divisor_signal_reg_n_0_[28]\,
      O => \dividend_signal[32]_i_7_n_0\
    );
\dividend_signal[33]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => dividend_a_shifted(32),
      I1 => \expon_term[10]_i_2_n_0\,
      I2 => dividend_a(33),
      I3 => enable_signal_e,
      I4 => \dividend_signal[33]_i_2_n_0\,
      O => p_2_in(33)
    );
\dividend_signal[33]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dividend_signal_reg_n_0_[32]\,
      I1 => gtOp,
      I2 => \dividend_signal_reg[36]_i_3_n_7\,
      O => \dividend_signal[33]_i_2_n_0\
    );
\dividend_signal[34]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => dividend_a_shifted(33),
      I1 => \expon_term[10]_i_2_n_0\,
      I2 => dividend_a(34),
      I3 => enable_signal_e,
      I4 => \dividend_signal[34]_i_2_n_0\,
      O => p_2_in(34)
    );
\dividend_signal[34]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dividend_signal_reg_n_0_[33]\,
      I1 => gtOp,
      I2 => \dividend_signal_reg[36]_i_3_n_6\,
      O => \dividend_signal[34]_i_2_n_0\
    );
\dividend_signal[35]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => dividend_a_shifted(34),
      I1 => \expon_term[10]_i_2_n_0\,
      I2 => dividend_a(35),
      I3 => enable_signal_e,
      I4 => \dividend_signal[35]_i_2_n_0\,
      O => p_2_in(35)
    );
\dividend_signal[35]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dividend_signal_reg_n_0_[34]\,
      I1 => gtOp,
      I2 => \dividend_signal_reg[36]_i_3_n_5\,
      O => \dividend_signal[35]_i_2_n_0\
    );
\dividend_signal[36]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => dividend_a_shifted(35),
      I1 => \expon_term[10]_i_2_n_0\,
      I2 => dividend_a(36),
      I3 => enable_signal_e,
      I4 => \dividend_signal[36]_i_2_n_0\,
      O => p_2_in(36)
    );
\dividend_signal[36]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dividend_signal_reg_n_0_[35]\,
      I1 => gtOp,
      I2 => \dividend_signal_reg[36]_i_3_n_4\,
      O => \dividend_signal[36]_i_2_n_0\
    );
\dividend_signal[36]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \dividend_signal_reg_n_0_[35]\,
      I1 => \divisor_signal_reg_n_0_[35]\,
      O => \dividend_signal[36]_i_4_n_0\
    );
\dividend_signal[36]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \dividend_signal_reg_n_0_[34]\,
      I1 => \divisor_signal_reg_n_0_[34]\,
      O => \dividend_signal[36]_i_5_n_0\
    );
\dividend_signal[36]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \dividend_signal_reg_n_0_[33]\,
      I1 => \divisor_signal_reg_n_0_[33]\,
      O => \dividend_signal[36]_i_6_n_0\
    );
\dividend_signal[36]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \dividend_signal_reg_n_0_[32]\,
      I1 => \divisor_signal_reg_n_0_[32]\,
      O => \dividend_signal[36]_i_7_n_0\
    );
\dividend_signal[37]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => dividend_a_shifted(36),
      I1 => \expon_term[10]_i_2_n_0\,
      I2 => dividend_a(37),
      I3 => enable_signal_e,
      I4 => \dividend_signal[37]_i_2_n_0\,
      O => p_2_in(37)
    );
\dividend_signal[37]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dividend_signal_reg_n_0_[36]\,
      I1 => gtOp,
      I2 => \dividend_signal_reg[40]_i_3_n_7\,
      O => \dividend_signal[37]_i_2_n_0\
    );
\dividend_signal[38]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => dividend_a_shifted(37),
      I1 => \expon_term[10]_i_2_n_0\,
      I2 => dividend_a(38),
      I3 => enable_signal_e,
      I4 => \dividend_signal[38]_i_2_n_0\,
      O => p_2_in(38)
    );
\dividend_signal[38]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dividend_signal_reg_n_0_[37]\,
      I1 => gtOp,
      I2 => \dividend_signal_reg[40]_i_3_n_6\,
      O => \dividend_signal[38]_i_2_n_0\
    );
\dividend_signal[39]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => dividend_a_shifted(38),
      I1 => \expon_term[10]_i_2_n_0\,
      I2 => dividend_a(39),
      I3 => enable_signal_e,
      I4 => \dividend_signal[39]_i_2_n_0\,
      O => p_2_in(39)
    );
\dividend_signal[39]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dividend_signal_reg_n_0_[38]\,
      I1 => gtOp,
      I2 => \dividend_signal_reg[40]_i_3_n_5\,
      O => \dividend_signal[39]_i_2_n_0\
    );
\dividend_signal[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => dividend_a_shifted(2),
      I1 => \expon_term[10]_i_2_n_0\,
      I2 => dividend_a(3),
      I3 => enable_signal_e,
      I4 => \dividend_signal[3]_i_2_n_0\,
      O => p_2_in(3)
    );
\dividend_signal[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dividend_signal_reg_n_0_[2]\,
      I1 => gtOp,
      I2 => \dividend_signal_reg[4]_i_3_n_5\,
      O => \dividend_signal[3]_i_2_n_0\
    );
\dividend_signal[40]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => dividend_a_shifted(39),
      I1 => \expon_term[10]_i_2_n_0\,
      I2 => dividend_a(40),
      I3 => enable_signal_e,
      I4 => \dividend_signal[40]_i_2_n_0\,
      O => p_2_in(40)
    );
\dividend_signal[40]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dividend_signal_reg_n_0_[39]\,
      I1 => gtOp,
      I2 => \dividend_signal_reg[40]_i_3_n_4\,
      O => \dividend_signal[40]_i_2_n_0\
    );
\dividend_signal[40]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \dividend_signal_reg_n_0_[39]\,
      I1 => \divisor_signal_reg_n_0_[39]\,
      O => \dividend_signal[40]_i_4_n_0\
    );
\dividend_signal[40]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \dividend_signal_reg_n_0_[38]\,
      I1 => \divisor_signal_reg_n_0_[38]\,
      O => \dividend_signal[40]_i_5_n_0\
    );
\dividend_signal[40]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \dividend_signal_reg_n_0_[37]\,
      I1 => \divisor_signal_reg_n_0_[37]\,
      O => \dividend_signal[40]_i_6_n_0\
    );
\dividend_signal[40]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \dividend_signal_reg_n_0_[36]\,
      I1 => \divisor_signal_reg_n_0_[36]\,
      O => \dividend_signal[40]_i_7_n_0\
    );
\dividend_signal[41]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => dividend_a_shifted(40),
      I1 => \expon_term[10]_i_2_n_0\,
      I2 => dividend_a(41),
      I3 => enable_signal_e,
      I4 => \dividend_signal[41]_i_2_n_0\,
      O => p_2_in(41)
    );
\dividend_signal[41]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dividend_signal_reg_n_0_[40]\,
      I1 => gtOp,
      I2 => \dividend_signal_reg[44]_i_3_n_7\,
      O => \dividend_signal[41]_i_2_n_0\
    );
\dividend_signal[42]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => dividend_a_shifted(41),
      I1 => \expon_term[10]_i_2_n_0\,
      I2 => dividend_a(42),
      I3 => enable_signal_e,
      I4 => \dividend_signal[42]_i_2_n_0\,
      O => p_2_in(42)
    );
\dividend_signal[42]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dividend_signal_reg_n_0_[41]\,
      I1 => gtOp,
      I2 => \dividend_signal_reg[44]_i_3_n_6\,
      O => \dividend_signal[42]_i_2_n_0\
    );
\dividend_signal[43]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => dividend_a_shifted(42),
      I1 => \expon_term[10]_i_2_n_0\,
      I2 => dividend_a(43),
      I3 => enable_signal_e,
      I4 => \dividend_signal[43]_i_2_n_0\,
      O => p_2_in(43)
    );
\dividend_signal[43]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dividend_signal_reg_n_0_[42]\,
      I1 => gtOp,
      I2 => \dividend_signal_reg[44]_i_3_n_5\,
      O => \dividend_signal[43]_i_2_n_0\
    );
\dividend_signal[44]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => dividend_a_shifted(43),
      I1 => \expon_term[10]_i_2_n_0\,
      I2 => dividend_a(44),
      I3 => enable_signal_e,
      I4 => \dividend_signal[44]_i_2_n_0\,
      O => p_2_in(44)
    );
\dividend_signal[44]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dividend_signal_reg_n_0_[43]\,
      I1 => gtOp,
      I2 => \dividend_signal_reg[44]_i_3_n_4\,
      O => \dividend_signal[44]_i_2_n_0\
    );
\dividend_signal[44]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \dividend_signal_reg_n_0_[43]\,
      I1 => \divisor_signal_reg_n_0_[43]\,
      O => \dividend_signal[44]_i_4_n_0\
    );
\dividend_signal[44]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \dividend_signal_reg_n_0_[42]\,
      I1 => \divisor_signal_reg_n_0_[42]\,
      O => \dividend_signal[44]_i_5_n_0\
    );
\dividend_signal[44]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \dividend_signal_reg_n_0_[41]\,
      I1 => \divisor_signal_reg_n_0_[41]\,
      O => \dividend_signal[44]_i_6_n_0\
    );
\dividend_signal[44]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \dividend_signal_reg_n_0_[40]\,
      I1 => \divisor_signal_reg_n_0_[40]\,
      O => \dividend_signal[44]_i_7_n_0\
    );
\dividend_signal[45]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => dividend_a_shifted(44),
      I1 => \expon_term[10]_i_2_n_0\,
      I2 => dividend_a(45),
      I3 => enable_signal_e,
      I4 => \dividend_signal[45]_i_2_n_0\,
      O => p_2_in(45)
    );
\dividend_signal[45]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dividend_signal_reg_n_0_[44]\,
      I1 => gtOp,
      I2 => \dividend_signal_reg[48]_i_3_n_7\,
      O => \dividend_signal[45]_i_2_n_0\
    );
\dividend_signal[46]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => dividend_a_shifted(45),
      I1 => \expon_term[10]_i_2_n_0\,
      I2 => dividend_a(46),
      I3 => enable_signal_e,
      I4 => \dividend_signal[46]_i_2_n_0\,
      O => p_2_in(46)
    );
\dividend_signal[46]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dividend_signal_reg_n_0_[45]\,
      I1 => gtOp,
      I2 => \dividend_signal_reg[48]_i_3_n_6\,
      O => \dividend_signal[46]_i_2_n_0\
    );
\dividend_signal[47]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => dividend_a_shifted(46),
      I1 => \expon_term[10]_i_2_n_0\,
      I2 => dividend_a(47),
      I3 => enable_signal_e,
      I4 => \dividend_signal[47]_i_2_n_0\,
      O => p_2_in(47)
    );
\dividend_signal[47]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dividend_signal_reg_n_0_[46]\,
      I1 => gtOp,
      I2 => \dividend_signal_reg[48]_i_3_n_5\,
      O => \dividend_signal[47]_i_2_n_0\
    );
\dividend_signal[48]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => dividend_a_shifted(47),
      I1 => \expon_term[10]_i_2_n_0\,
      I2 => dividend_a(48),
      I3 => enable_signal_e,
      I4 => \dividend_signal[48]_i_2_n_0\,
      O => p_2_in(48)
    );
\dividend_signal[48]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dividend_signal_reg_n_0_[47]\,
      I1 => gtOp,
      I2 => \dividend_signal_reg[48]_i_3_n_4\,
      O => \dividend_signal[48]_i_2_n_0\
    );
\dividend_signal[48]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \dividend_signal_reg_n_0_[47]\,
      I1 => \divisor_signal_reg_n_0_[47]\,
      O => \dividend_signal[48]_i_4_n_0\
    );
\dividend_signal[48]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \dividend_signal_reg_n_0_[46]\,
      I1 => \divisor_signal_reg_n_0_[46]\,
      O => \dividend_signal[48]_i_5_n_0\
    );
\dividend_signal[48]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \dividend_signal_reg_n_0_[45]\,
      I1 => \divisor_signal_reg_n_0_[45]\,
      O => \dividend_signal[48]_i_6_n_0\
    );
\dividend_signal[48]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \dividend_signal_reg_n_0_[44]\,
      I1 => \divisor_signal_reg_n_0_[44]\,
      O => \dividend_signal[48]_i_7_n_0\
    );
\dividend_signal[49]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => dividend_a_shifted(48),
      I1 => \expon_term[10]_i_2_n_0\,
      I2 => dividend_a(49),
      I3 => enable_signal_e,
      I4 => \dividend_signal[49]_i_2_n_0\,
      O => p_2_in(49)
    );
\dividend_signal[49]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dividend_signal_reg_n_0_[48]\,
      I1 => gtOp,
      I2 => \dividend_signal_reg[51]_i_4_n_7\,
      O => \dividend_signal[49]_i_2_n_0\
    );
\dividend_signal[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => dividend_a_shifted(3),
      I1 => \expon_term[10]_i_2_n_0\,
      I2 => dividend_a(4),
      I3 => enable_signal_e,
      I4 => \dividend_signal[4]_i_2_n_0\,
      O => p_2_in(4)
    );
\dividend_signal[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dividend_signal_reg_n_0_[3]\,
      I1 => gtOp,
      I2 => \dividend_signal_reg[4]_i_3_n_4\,
      O => \dividend_signal[4]_i_2_n_0\
    );
\dividend_signal[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \dividend_signal_reg_n_0_[3]\,
      I1 => \divisor_signal_reg_n_0_[3]\,
      O => \dividend_signal[4]_i_4_n_0\
    );
\dividend_signal[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \dividend_signal_reg_n_0_[2]\,
      I1 => \divisor_signal_reg_n_0_[2]\,
      O => \dividend_signal[4]_i_5_n_0\
    );
\dividend_signal[4]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \dividend_signal_reg_n_0_[1]\,
      I1 => \divisor_signal_reg_n_0_[1]\,
      O => \dividend_signal[4]_i_6_n_0\
    );
\dividend_signal[4]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \dividend_signal_reg_n_0_[0]\,
      I1 => \divisor_signal_reg_n_0_[0]\,
      O => \dividend_signal[4]_i_7_n_0\
    );
\dividend_signal[50]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => dividend_a_shifted(49),
      I1 => \expon_term[10]_i_2_n_0\,
      I2 => dividend_a(50),
      I3 => enable_signal_e,
      I4 => \dividend_signal[50]_i_2_n_0\,
      O => p_2_in(50)
    );
\dividend_signal[50]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dividend_signal_reg_n_0_[49]\,
      I1 => gtOp,
      I2 => \dividend_signal_reg[51]_i_4_n_6\,
      O => \dividend_signal[50]_i_2_n_0\
    );
\dividend_signal[51]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_nonzero_signal,
      I1 => enable_signal_e,
      O => \dividend_signal[51]_i_1_n_0\
    );
\dividend_signal[51]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => dividend_a_shifted(50),
      I1 => \expon_term[10]_i_2_n_0\,
      I2 => dividend_a(51),
      I3 => enable_signal_e,
      I4 => \dividend_signal[51]_i_3_n_0\,
      O => p_2_in(51)
    );
\dividend_signal[51]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dividend_signal_reg_n_0_[50]\,
      I1 => gtOp,
      I2 => \dividend_signal_reg[51]_i_4_n_5\,
      O => \dividend_signal[51]_i_3_n_0\
    );
\dividend_signal[51]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \dividend_signal_reg_n_0_[51]\,
      I1 => \divisor_signal_reg_n_0_[51]\,
      O => \dividend_signal[51]_i_5_n_0\
    );
\dividend_signal[51]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \dividend_signal_reg_n_0_[50]\,
      I1 => \divisor_signal_reg_n_0_[50]\,
      O => \dividend_signal[51]_i_6_n_0\
    );
\dividend_signal[51]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \dividend_signal_reg_n_0_[49]\,
      I1 => \divisor_signal_reg_n_0_[49]\,
      O => \dividend_signal[51]_i_7_n_0\
    );
\dividend_signal[51]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \dividend_signal_reg_n_0_[48]\,
      I1 => \divisor_signal_reg_n_0_[48]\,
      O => \dividend_signal[51]_i_8_n_0\
    );
\dividend_signal[52]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAFAFCCFFA0A0"
    )
        port map (
      I0 => \dividend_signal[52]_i_2_n_0\,
      I1 => dividend_a_shifted(51),
      I2 => count_nonzero_signal,
      I3 => \expon_term[10]_i_2_n_0\,
      I4 => enable_signal_e,
      I5 => \dividend_signal_reg_n_0_[52]\,
      O => \dividend_signal[52]_i_1_n_0\
    );
\dividend_signal[52]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dividend_signal_reg_n_0_[51]\,
      I1 => gtOp,
      I2 => \dividend_signal_reg[51]_i_4_n_4\,
      O => \dividend_signal[52]_i_2_n_0\
    );
\dividend_signal[53]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E2EEE222"
    )
        port map (
      I0 => \dividend_signal_reg_n_0_[53]\,
      I1 => count_nonzero_signal,
      I2 => \dividend_signal_reg_n_0_[52]\,
      I3 => gtOp,
      I4 => \dividend_signal_reg[53]_i_2_n_7\,
      I5 => enable_signal_e,
      O => \dividend_signal[53]_i_1_n_0\
    );
\dividend_signal[53]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \divisor_signal_reg_n_0_[52]\,
      I1 => \dividend_signal_reg_n_0_[52]\,
      O => \dividend_signal[53]_i_3_n_0\
    );
\dividend_signal[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => dividend_a_shifted(4),
      I1 => \expon_term[10]_i_2_n_0\,
      I2 => dividend_a(5),
      I3 => enable_signal_e,
      I4 => \dividend_signal[5]_i_2_n_0\,
      O => p_2_in(5)
    );
\dividend_signal[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dividend_signal_reg_n_0_[4]\,
      I1 => gtOp,
      I2 => \dividend_signal_reg[8]_i_3_n_7\,
      O => \dividend_signal[5]_i_2_n_0\
    );
\dividend_signal[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => dividend_a_shifted(5),
      I1 => \expon_term[10]_i_2_n_0\,
      I2 => dividend_a(6),
      I3 => enable_signal_e,
      I4 => \dividend_signal[6]_i_2_n_0\,
      O => p_2_in(6)
    );
\dividend_signal[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dividend_signal_reg_n_0_[5]\,
      I1 => gtOp,
      I2 => \dividend_signal_reg[8]_i_3_n_6\,
      O => \dividend_signal[6]_i_2_n_0\
    );
\dividend_signal[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => dividend_a_shifted(6),
      I1 => \expon_term[10]_i_2_n_0\,
      I2 => dividend_a(7),
      I3 => enable_signal_e,
      I4 => \dividend_signal[7]_i_2_n_0\,
      O => p_2_in(7)
    );
\dividend_signal[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dividend_signal_reg_n_0_[6]\,
      I1 => gtOp,
      I2 => \dividend_signal_reg[8]_i_3_n_5\,
      O => \dividend_signal[7]_i_2_n_0\
    );
\dividend_signal[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => dividend_a_shifted(7),
      I1 => \expon_term[10]_i_2_n_0\,
      I2 => dividend_a(8),
      I3 => enable_signal_e,
      I4 => \dividend_signal[8]_i_2_n_0\,
      O => p_2_in(8)
    );
\dividend_signal[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dividend_signal_reg_n_0_[7]\,
      I1 => gtOp,
      I2 => \dividend_signal_reg[8]_i_3_n_4\,
      O => \dividend_signal[8]_i_2_n_0\
    );
\dividend_signal[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \dividend_signal_reg_n_0_[7]\,
      I1 => \divisor_signal_reg_n_0_[7]\,
      O => \dividend_signal[8]_i_4_n_0\
    );
\dividend_signal[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \dividend_signal_reg_n_0_[6]\,
      I1 => \divisor_signal_reg_n_0_[6]\,
      O => \dividend_signal[8]_i_5_n_0\
    );
\dividend_signal[8]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \dividend_signal_reg_n_0_[5]\,
      I1 => \divisor_signal_reg_n_0_[5]\,
      O => \dividend_signal[8]_i_6_n_0\
    );
\dividend_signal[8]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \dividend_signal_reg_n_0_[4]\,
      I1 => \divisor_signal_reg_n_0_[4]\,
      O => \dividend_signal[8]_i_7_n_0\
    );
\dividend_signal[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => dividend_a_shifted(8),
      I1 => \expon_term[10]_i_2_n_0\,
      I2 => dividend_a(9),
      I3 => enable_signal_e,
      I4 => \dividend_signal[9]_i_2_n_0\,
      O => p_2_in(9)
    );
\dividend_signal[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dividend_signal_reg_n_0_[8]\,
      I1 => gtOp,
      I2 => \dividend_signal_reg[12]_i_3_n_7\,
      O => \dividend_signal[9]_i_2_n_0\
    );
\dividend_signal_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \dividend_signal[0]_i_1_n_0\,
      Q => \dividend_signal_reg_n_0_[0]\,
      R => '0'
    );
\dividend_signal_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \dividend_signal[51]_i_1_n_0\,
      D => p_2_in(10),
      Q => \dividend_signal_reg_n_0_[10]\,
      R => rst
    );
\dividend_signal_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \dividend_signal[51]_i_1_n_0\,
      D => p_2_in(11),
      Q => \dividend_signal_reg_n_0_[11]\,
      R => rst
    );
\dividend_signal_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \dividend_signal[51]_i_1_n_0\,
      D => p_2_in(12),
      Q => \dividend_signal_reg_n_0_[12]\,
      R => rst
    );
\dividend_signal_reg[12]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \dividend_signal_reg[8]_i_3_n_0\,
      CO(3) => \dividend_signal_reg[12]_i_3_n_0\,
      CO(2) => \dividend_signal_reg[12]_i_3_n_1\,
      CO(1) => \dividend_signal_reg[12]_i_3_n_2\,
      CO(0) => \dividend_signal_reg[12]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \dividend_signal_reg_n_0_[11]\,
      DI(2) => \dividend_signal_reg_n_0_[10]\,
      DI(1) => \dividend_signal_reg_n_0_[9]\,
      DI(0) => \dividend_signal_reg_n_0_[8]\,
      O(3) => \dividend_signal_reg[12]_i_3_n_4\,
      O(2) => \dividend_signal_reg[12]_i_3_n_5\,
      O(1) => \dividend_signal_reg[12]_i_3_n_6\,
      O(0) => \dividend_signal_reg[12]_i_3_n_7\,
      S(3) => \dividend_signal[12]_i_4_n_0\,
      S(2) => \dividend_signal[12]_i_5_n_0\,
      S(1) => \dividend_signal[12]_i_6_n_0\,
      S(0) => \dividend_signal[12]_i_7_n_0\
    );
\dividend_signal_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \dividend_signal[51]_i_1_n_0\,
      D => p_2_in(13),
      Q => \dividend_signal_reg_n_0_[13]\,
      R => rst
    );
\dividend_signal_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \dividend_signal[51]_i_1_n_0\,
      D => p_2_in(14),
      Q => \dividend_signal_reg_n_0_[14]\,
      R => rst
    );
\dividend_signal_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \dividend_signal[51]_i_1_n_0\,
      D => p_2_in(15),
      Q => \dividend_signal_reg_n_0_[15]\,
      R => rst
    );
\dividend_signal_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \dividend_signal[51]_i_1_n_0\,
      D => p_2_in(16),
      Q => \dividend_signal_reg_n_0_[16]\,
      R => rst
    );
\dividend_signal_reg[16]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \dividend_signal_reg[12]_i_3_n_0\,
      CO(3) => \dividend_signal_reg[16]_i_3_n_0\,
      CO(2) => \dividend_signal_reg[16]_i_3_n_1\,
      CO(1) => \dividend_signal_reg[16]_i_3_n_2\,
      CO(0) => \dividend_signal_reg[16]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \dividend_signal_reg_n_0_[15]\,
      DI(2) => \dividend_signal_reg_n_0_[14]\,
      DI(1) => \dividend_signal_reg_n_0_[13]\,
      DI(0) => \dividend_signal_reg_n_0_[12]\,
      O(3) => \dividend_signal_reg[16]_i_3_n_4\,
      O(2) => \dividend_signal_reg[16]_i_3_n_5\,
      O(1) => \dividend_signal_reg[16]_i_3_n_6\,
      O(0) => \dividend_signal_reg[16]_i_3_n_7\,
      S(3) => \dividend_signal[16]_i_4_n_0\,
      S(2) => \dividend_signal[16]_i_5_n_0\,
      S(1) => \dividend_signal[16]_i_6_n_0\,
      S(0) => \dividend_signal[16]_i_7_n_0\
    );
\dividend_signal_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \dividend_signal[51]_i_1_n_0\,
      D => p_2_in(17),
      Q => \dividend_signal_reg_n_0_[17]\,
      R => rst
    );
\dividend_signal_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \dividend_signal[51]_i_1_n_0\,
      D => p_2_in(18),
      Q => \dividend_signal_reg_n_0_[18]\,
      R => rst
    );
\dividend_signal_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \dividend_signal[51]_i_1_n_0\,
      D => p_2_in(19),
      Q => \dividend_signal_reg_n_0_[19]\,
      R => rst
    );
\dividend_signal_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \dividend_signal[51]_i_1_n_0\,
      D => p_2_in(1),
      Q => \dividend_signal_reg_n_0_[1]\,
      R => rst
    );
\dividend_signal_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \dividend_signal[51]_i_1_n_0\,
      D => p_2_in(20),
      Q => \dividend_signal_reg_n_0_[20]\,
      R => rst
    );
\dividend_signal_reg[20]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \dividend_signal_reg[16]_i_3_n_0\,
      CO(3) => \dividend_signal_reg[20]_i_3_n_0\,
      CO(2) => \dividend_signal_reg[20]_i_3_n_1\,
      CO(1) => \dividend_signal_reg[20]_i_3_n_2\,
      CO(0) => \dividend_signal_reg[20]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \dividend_signal_reg_n_0_[19]\,
      DI(2) => \dividend_signal_reg_n_0_[18]\,
      DI(1) => \dividend_signal_reg_n_0_[17]\,
      DI(0) => \dividend_signal_reg_n_0_[16]\,
      O(3) => \dividend_signal_reg[20]_i_3_n_4\,
      O(2) => \dividend_signal_reg[20]_i_3_n_5\,
      O(1) => \dividend_signal_reg[20]_i_3_n_6\,
      O(0) => \dividend_signal_reg[20]_i_3_n_7\,
      S(3) => \dividend_signal[20]_i_4_n_0\,
      S(2) => \dividend_signal[20]_i_5_n_0\,
      S(1) => \dividend_signal[20]_i_6_n_0\,
      S(0) => \dividend_signal[20]_i_7_n_0\
    );
\dividend_signal_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \dividend_signal[51]_i_1_n_0\,
      D => p_2_in(21),
      Q => \dividend_signal_reg_n_0_[21]\,
      R => rst
    );
\dividend_signal_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \dividend_signal[51]_i_1_n_0\,
      D => p_2_in(22),
      Q => \dividend_signal_reg_n_0_[22]\,
      R => rst
    );
\dividend_signal_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \dividend_signal[51]_i_1_n_0\,
      D => p_2_in(23),
      Q => \dividend_signal_reg_n_0_[23]\,
      R => rst
    );
\dividend_signal_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \dividend_signal[51]_i_1_n_0\,
      D => p_2_in(24),
      Q => \dividend_signal_reg_n_0_[24]\,
      R => rst
    );
\dividend_signal_reg[24]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \dividend_signal_reg[20]_i_3_n_0\,
      CO(3) => \dividend_signal_reg[24]_i_3_n_0\,
      CO(2) => \dividend_signal_reg[24]_i_3_n_1\,
      CO(1) => \dividend_signal_reg[24]_i_3_n_2\,
      CO(0) => \dividend_signal_reg[24]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \dividend_signal_reg_n_0_[23]\,
      DI(2) => \dividend_signal_reg_n_0_[22]\,
      DI(1) => \dividend_signal_reg_n_0_[21]\,
      DI(0) => \dividend_signal_reg_n_0_[20]\,
      O(3) => \dividend_signal_reg[24]_i_3_n_4\,
      O(2) => \dividend_signal_reg[24]_i_3_n_5\,
      O(1) => \dividend_signal_reg[24]_i_3_n_6\,
      O(0) => \dividend_signal_reg[24]_i_3_n_7\,
      S(3) => \dividend_signal[24]_i_4_n_0\,
      S(2) => \dividend_signal[24]_i_5_n_0\,
      S(1) => \dividend_signal[24]_i_6_n_0\,
      S(0) => \dividend_signal[24]_i_7_n_0\
    );
\dividend_signal_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \dividend_signal[51]_i_1_n_0\,
      D => p_2_in(25),
      Q => \dividend_signal_reg_n_0_[25]\,
      R => rst
    );
\dividend_signal_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \dividend_signal[51]_i_1_n_0\,
      D => p_2_in(26),
      Q => \dividend_signal_reg_n_0_[26]\,
      R => rst
    );
\dividend_signal_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \dividend_signal[51]_i_1_n_0\,
      D => p_2_in(27),
      Q => \dividend_signal_reg_n_0_[27]\,
      R => rst
    );
\dividend_signal_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \dividend_signal[51]_i_1_n_0\,
      D => p_2_in(28),
      Q => \dividend_signal_reg_n_0_[28]\,
      R => rst
    );
\dividend_signal_reg[28]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \dividend_signal_reg[24]_i_3_n_0\,
      CO(3) => \dividend_signal_reg[28]_i_3_n_0\,
      CO(2) => \dividend_signal_reg[28]_i_3_n_1\,
      CO(1) => \dividend_signal_reg[28]_i_3_n_2\,
      CO(0) => \dividend_signal_reg[28]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \dividend_signal_reg_n_0_[27]\,
      DI(2) => \dividend_signal_reg_n_0_[26]\,
      DI(1) => \dividend_signal_reg_n_0_[25]\,
      DI(0) => \dividend_signal_reg_n_0_[24]\,
      O(3) => \dividend_signal_reg[28]_i_3_n_4\,
      O(2) => \dividend_signal_reg[28]_i_3_n_5\,
      O(1) => \dividend_signal_reg[28]_i_3_n_6\,
      O(0) => \dividend_signal_reg[28]_i_3_n_7\,
      S(3) => \dividend_signal[28]_i_4_n_0\,
      S(2) => \dividend_signal[28]_i_5_n_0\,
      S(1) => \dividend_signal[28]_i_6_n_0\,
      S(0) => \dividend_signal[28]_i_7_n_0\
    );
\dividend_signal_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \dividend_signal[51]_i_1_n_0\,
      D => p_2_in(29),
      Q => \dividend_signal_reg_n_0_[29]\,
      R => rst
    );
\dividend_signal_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \dividend_signal[51]_i_1_n_0\,
      D => p_2_in(2),
      Q => \dividend_signal_reg_n_0_[2]\,
      R => rst
    );
\dividend_signal_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \dividend_signal[51]_i_1_n_0\,
      D => p_2_in(30),
      Q => \dividend_signal_reg_n_0_[30]\,
      R => rst
    );
\dividend_signal_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \dividend_signal[51]_i_1_n_0\,
      D => p_2_in(31),
      Q => \dividend_signal_reg_n_0_[31]\,
      R => rst
    );
\dividend_signal_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \dividend_signal[51]_i_1_n_0\,
      D => p_2_in(32),
      Q => \dividend_signal_reg_n_0_[32]\,
      R => rst
    );
\dividend_signal_reg[32]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \dividend_signal_reg[28]_i_3_n_0\,
      CO(3) => \dividend_signal_reg[32]_i_3_n_0\,
      CO(2) => \dividend_signal_reg[32]_i_3_n_1\,
      CO(1) => \dividend_signal_reg[32]_i_3_n_2\,
      CO(0) => \dividend_signal_reg[32]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \dividend_signal_reg_n_0_[31]\,
      DI(2) => \dividend_signal_reg_n_0_[30]\,
      DI(1) => \dividend_signal_reg_n_0_[29]\,
      DI(0) => \dividend_signal_reg_n_0_[28]\,
      O(3) => \dividend_signal_reg[32]_i_3_n_4\,
      O(2) => \dividend_signal_reg[32]_i_3_n_5\,
      O(1) => \dividend_signal_reg[32]_i_3_n_6\,
      O(0) => \dividend_signal_reg[32]_i_3_n_7\,
      S(3) => \dividend_signal[32]_i_4_n_0\,
      S(2) => \dividend_signal[32]_i_5_n_0\,
      S(1) => \dividend_signal[32]_i_6_n_0\,
      S(0) => \dividend_signal[32]_i_7_n_0\
    );
\dividend_signal_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \dividend_signal[51]_i_1_n_0\,
      D => p_2_in(33),
      Q => \dividend_signal_reg_n_0_[33]\,
      R => rst
    );
\dividend_signal_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \dividend_signal[51]_i_1_n_0\,
      D => p_2_in(34),
      Q => \dividend_signal_reg_n_0_[34]\,
      R => rst
    );
\dividend_signal_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \dividend_signal[51]_i_1_n_0\,
      D => p_2_in(35),
      Q => \dividend_signal_reg_n_0_[35]\,
      R => rst
    );
\dividend_signal_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \dividend_signal[51]_i_1_n_0\,
      D => p_2_in(36),
      Q => \dividend_signal_reg_n_0_[36]\,
      R => rst
    );
\dividend_signal_reg[36]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \dividend_signal_reg[32]_i_3_n_0\,
      CO(3) => \dividend_signal_reg[36]_i_3_n_0\,
      CO(2) => \dividend_signal_reg[36]_i_3_n_1\,
      CO(1) => \dividend_signal_reg[36]_i_3_n_2\,
      CO(0) => \dividend_signal_reg[36]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \dividend_signal_reg_n_0_[35]\,
      DI(2) => \dividend_signal_reg_n_0_[34]\,
      DI(1) => \dividend_signal_reg_n_0_[33]\,
      DI(0) => \dividend_signal_reg_n_0_[32]\,
      O(3) => \dividend_signal_reg[36]_i_3_n_4\,
      O(2) => \dividend_signal_reg[36]_i_3_n_5\,
      O(1) => \dividend_signal_reg[36]_i_3_n_6\,
      O(0) => \dividend_signal_reg[36]_i_3_n_7\,
      S(3) => \dividend_signal[36]_i_4_n_0\,
      S(2) => \dividend_signal[36]_i_5_n_0\,
      S(1) => \dividend_signal[36]_i_6_n_0\,
      S(0) => \dividend_signal[36]_i_7_n_0\
    );
\dividend_signal_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \dividend_signal[51]_i_1_n_0\,
      D => p_2_in(37),
      Q => \dividend_signal_reg_n_0_[37]\,
      R => rst
    );
\dividend_signal_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \dividend_signal[51]_i_1_n_0\,
      D => p_2_in(38),
      Q => \dividend_signal_reg_n_0_[38]\,
      R => rst
    );
\dividend_signal_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \dividend_signal[51]_i_1_n_0\,
      D => p_2_in(39),
      Q => \dividend_signal_reg_n_0_[39]\,
      R => rst
    );
\dividend_signal_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \dividend_signal[51]_i_1_n_0\,
      D => p_2_in(3),
      Q => \dividend_signal_reg_n_0_[3]\,
      R => rst
    );
\dividend_signal_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \dividend_signal[51]_i_1_n_0\,
      D => p_2_in(40),
      Q => \dividend_signal_reg_n_0_[40]\,
      R => rst
    );
\dividend_signal_reg[40]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \dividend_signal_reg[36]_i_3_n_0\,
      CO(3) => \dividend_signal_reg[40]_i_3_n_0\,
      CO(2) => \dividend_signal_reg[40]_i_3_n_1\,
      CO(1) => \dividend_signal_reg[40]_i_3_n_2\,
      CO(0) => \dividend_signal_reg[40]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \dividend_signal_reg_n_0_[39]\,
      DI(2) => \dividend_signal_reg_n_0_[38]\,
      DI(1) => \dividend_signal_reg_n_0_[37]\,
      DI(0) => \dividend_signal_reg_n_0_[36]\,
      O(3) => \dividend_signal_reg[40]_i_3_n_4\,
      O(2) => \dividend_signal_reg[40]_i_3_n_5\,
      O(1) => \dividend_signal_reg[40]_i_3_n_6\,
      O(0) => \dividend_signal_reg[40]_i_3_n_7\,
      S(3) => \dividend_signal[40]_i_4_n_0\,
      S(2) => \dividend_signal[40]_i_5_n_0\,
      S(1) => \dividend_signal[40]_i_6_n_0\,
      S(0) => \dividend_signal[40]_i_7_n_0\
    );
\dividend_signal_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \dividend_signal[51]_i_1_n_0\,
      D => p_2_in(41),
      Q => \dividend_signal_reg_n_0_[41]\,
      R => rst
    );
\dividend_signal_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \dividend_signal[51]_i_1_n_0\,
      D => p_2_in(42),
      Q => \dividend_signal_reg_n_0_[42]\,
      R => rst
    );
\dividend_signal_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \dividend_signal[51]_i_1_n_0\,
      D => p_2_in(43),
      Q => \dividend_signal_reg_n_0_[43]\,
      R => rst
    );
\dividend_signal_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \dividend_signal[51]_i_1_n_0\,
      D => p_2_in(44),
      Q => \dividend_signal_reg_n_0_[44]\,
      R => rst
    );
\dividend_signal_reg[44]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \dividend_signal_reg[40]_i_3_n_0\,
      CO(3) => \dividend_signal_reg[44]_i_3_n_0\,
      CO(2) => \dividend_signal_reg[44]_i_3_n_1\,
      CO(1) => \dividend_signal_reg[44]_i_3_n_2\,
      CO(0) => \dividend_signal_reg[44]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \dividend_signal_reg_n_0_[43]\,
      DI(2) => \dividend_signal_reg_n_0_[42]\,
      DI(1) => \dividend_signal_reg_n_0_[41]\,
      DI(0) => \dividend_signal_reg_n_0_[40]\,
      O(3) => \dividend_signal_reg[44]_i_3_n_4\,
      O(2) => \dividend_signal_reg[44]_i_3_n_5\,
      O(1) => \dividend_signal_reg[44]_i_3_n_6\,
      O(0) => \dividend_signal_reg[44]_i_3_n_7\,
      S(3) => \dividend_signal[44]_i_4_n_0\,
      S(2) => \dividend_signal[44]_i_5_n_0\,
      S(1) => \dividend_signal[44]_i_6_n_0\,
      S(0) => \dividend_signal[44]_i_7_n_0\
    );
\dividend_signal_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \dividend_signal[51]_i_1_n_0\,
      D => p_2_in(45),
      Q => \dividend_signal_reg_n_0_[45]\,
      R => rst
    );
\dividend_signal_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \dividend_signal[51]_i_1_n_0\,
      D => p_2_in(46),
      Q => \dividend_signal_reg_n_0_[46]\,
      R => rst
    );
\dividend_signal_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \dividend_signal[51]_i_1_n_0\,
      D => p_2_in(47),
      Q => \dividend_signal_reg_n_0_[47]\,
      R => rst
    );
\dividend_signal_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \dividend_signal[51]_i_1_n_0\,
      D => p_2_in(48),
      Q => \dividend_signal_reg_n_0_[48]\,
      R => rst
    );
\dividend_signal_reg[48]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \dividend_signal_reg[44]_i_3_n_0\,
      CO(3) => \dividend_signal_reg[48]_i_3_n_0\,
      CO(2) => \dividend_signal_reg[48]_i_3_n_1\,
      CO(1) => \dividend_signal_reg[48]_i_3_n_2\,
      CO(0) => \dividend_signal_reg[48]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \dividend_signal_reg_n_0_[47]\,
      DI(2) => \dividend_signal_reg_n_0_[46]\,
      DI(1) => \dividend_signal_reg_n_0_[45]\,
      DI(0) => \dividend_signal_reg_n_0_[44]\,
      O(3) => \dividend_signal_reg[48]_i_3_n_4\,
      O(2) => \dividend_signal_reg[48]_i_3_n_5\,
      O(1) => \dividend_signal_reg[48]_i_3_n_6\,
      O(0) => \dividend_signal_reg[48]_i_3_n_7\,
      S(3) => \dividend_signal[48]_i_4_n_0\,
      S(2) => \dividend_signal[48]_i_5_n_0\,
      S(1) => \dividend_signal[48]_i_6_n_0\,
      S(0) => \dividend_signal[48]_i_7_n_0\
    );
\dividend_signal_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \dividend_signal[51]_i_1_n_0\,
      D => p_2_in(49),
      Q => \dividend_signal_reg_n_0_[49]\,
      R => rst
    );
\dividend_signal_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \dividend_signal[51]_i_1_n_0\,
      D => p_2_in(4),
      Q => \dividend_signal_reg_n_0_[4]\,
      R => rst
    );
\dividend_signal_reg[4]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \dividend_signal_reg[4]_i_3_n_0\,
      CO(2) => \dividend_signal_reg[4]_i_3_n_1\,
      CO(1) => \dividend_signal_reg[4]_i_3_n_2\,
      CO(0) => \dividend_signal_reg[4]_i_3_n_3\,
      CYINIT => '1',
      DI(3) => \dividend_signal_reg_n_0_[3]\,
      DI(2) => \dividend_signal_reg_n_0_[2]\,
      DI(1) => \dividend_signal_reg_n_0_[1]\,
      DI(0) => \dividend_signal_reg_n_0_[0]\,
      O(3) => \dividend_signal_reg[4]_i_3_n_4\,
      O(2) => \dividend_signal_reg[4]_i_3_n_5\,
      O(1) => \dividend_signal_reg[4]_i_3_n_6\,
      O(0) => \dividend_signal_reg[4]_i_3_n_7\,
      S(3) => \dividend_signal[4]_i_4_n_0\,
      S(2) => \dividend_signal[4]_i_5_n_0\,
      S(1) => \dividend_signal[4]_i_6_n_0\,
      S(0) => \dividend_signal[4]_i_7_n_0\
    );
\dividend_signal_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \dividend_signal[51]_i_1_n_0\,
      D => p_2_in(50),
      Q => \dividend_signal_reg_n_0_[50]\,
      R => rst
    );
\dividend_signal_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \dividend_signal[51]_i_1_n_0\,
      D => p_2_in(51),
      Q => \dividend_signal_reg_n_0_[51]\,
      R => rst
    );
\dividend_signal_reg[51]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \dividend_signal_reg[48]_i_3_n_0\,
      CO(3) => \dividend_signal_reg[51]_i_4_n_0\,
      CO(2) => \dividend_signal_reg[51]_i_4_n_1\,
      CO(1) => \dividend_signal_reg[51]_i_4_n_2\,
      CO(0) => \dividend_signal_reg[51]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => \dividend_signal_reg_n_0_[51]\,
      DI(2) => \dividend_signal_reg_n_0_[50]\,
      DI(1) => \dividend_signal_reg_n_0_[49]\,
      DI(0) => \dividend_signal_reg_n_0_[48]\,
      O(3) => \dividend_signal_reg[51]_i_4_n_4\,
      O(2) => \dividend_signal_reg[51]_i_4_n_5\,
      O(1) => \dividend_signal_reg[51]_i_4_n_6\,
      O(0) => \dividend_signal_reg[51]_i_4_n_7\,
      S(3) => \dividend_signal[51]_i_5_n_0\,
      S(2) => \dividend_signal[51]_i_6_n_0\,
      S(1) => \dividend_signal[51]_i_7_n_0\,
      S(0) => \dividend_signal[51]_i_8_n_0\
    );
\dividend_signal_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \dividend_signal[52]_i_1_n_0\,
      Q => \dividend_signal_reg_n_0_[52]\,
      R => rst
    );
\dividend_signal_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \dividend_signal[53]_i_1_n_0\,
      Q => \dividend_signal_reg_n_0_[53]\,
      R => rst
    );
\dividend_signal_reg[53]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \dividend_signal_reg[51]_i_4_n_0\,
      CO(3 downto 0) => \NLW_dividend_signal_reg[53]_i_2_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_dividend_signal_reg[53]_i_2_O_UNCONNECTED\(3 downto 1),
      O(0) => \dividend_signal_reg[53]_i_2_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \dividend_signal[53]_i_3_n_0\
    );
\dividend_signal_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \dividend_signal[51]_i_1_n_0\,
      D => p_2_in(5),
      Q => \dividend_signal_reg_n_0_[5]\,
      R => rst
    );
\dividend_signal_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \dividend_signal[51]_i_1_n_0\,
      D => p_2_in(6),
      Q => \dividend_signal_reg_n_0_[6]\,
      R => rst
    );
\dividend_signal_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \dividend_signal[51]_i_1_n_0\,
      D => p_2_in(7),
      Q => \dividend_signal_reg_n_0_[7]\,
      R => rst
    );
\dividend_signal_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \dividend_signal[51]_i_1_n_0\,
      D => p_2_in(8),
      Q => \dividend_signal_reg_n_0_[8]\,
      R => rst
    );
\dividend_signal_reg[8]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \dividend_signal_reg[4]_i_3_n_0\,
      CO(3) => \dividend_signal_reg[8]_i_3_n_0\,
      CO(2) => \dividend_signal_reg[8]_i_3_n_1\,
      CO(1) => \dividend_signal_reg[8]_i_3_n_2\,
      CO(0) => \dividend_signal_reg[8]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \dividend_signal_reg_n_0_[7]\,
      DI(2) => \dividend_signal_reg_n_0_[6]\,
      DI(1) => \dividend_signal_reg_n_0_[5]\,
      DI(0) => \dividend_signal_reg_n_0_[4]\,
      O(3) => \dividend_signal_reg[8]_i_3_n_4\,
      O(2) => \dividend_signal_reg[8]_i_3_n_5\,
      O(1) => \dividend_signal_reg[8]_i_3_n_6\,
      O(0) => \dividend_signal_reg[8]_i_3_n_7\,
      S(3) => \dividend_signal[8]_i_4_n_0\,
      S(2) => \dividend_signal[8]_i_5_n_0\,
      S(1) => \dividend_signal[8]_i_6_n_0\,
      S(0) => \dividend_signal[8]_i_7_n_0\
    );
\dividend_signal_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \dividend_signal[51]_i_1_n_0\,
      D => p_2_in(9),
      Q => \dividend_signal_reg_n_0_[9]\,
      R => rst
    );
\divisor_b_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => mantissa_b(0),
      Q => \divisor_b_reg_n_0_[0]\,
      R => rst
    );
\divisor_b_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => mantissa_b(10),
      Q => sel0(9),
      R => rst
    );
\divisor_b_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => mantissa_b(11),
      Q => sel0(10),
      R => rst
    );
\divisor_b_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => mantissa_b(12),
      Q => sel0(11),
      R => rst
    );
\divisor_b_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => mantissa_b(13),
      Q => sel0(12),
      R => rst
    );
\divisor_b_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => mantissa_b(14),
      Q => sel0(13),
      R => rst
    );
\divisor_b_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => mantissa_b(15),
      Q => sel0(14),
      R => rst
    );
\divisor_b_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => mantissa_b(16),
      Q => sel0(15),
      R => rst
    );
\divisor_b_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => mantissa_b(17),
      Q => sel0(16),
      R => rst
    );
\divisor_b_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => mantissa_b(18),
      Q => sel0(17),
      R => rst
    );
\divisor_b_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => mantissa_b(19),
      Q => sel0(18),
      R => rst
    );
\divisor_b_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => mantissa_b(1),
      Q => sel0(0),
      R => rst
    );
\divisor_b_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => mantissa_b(20),
      Q => sel0(19),
      R => rst
    );
\divisor_b_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => mantissa_b(21),
      Q => sel0(20),
      R => rst
    );
\divisor_b_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => mantissa_b(22),
      Q => sel0(21),
      R => rst
    );
\divisor_b_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => mantissa_b(23),
      Q => sel0(22),
      R => rst
    );
\divisor_b_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => mantissa_b(24),
      Q => sel0(23),
      R => rst
    );
\divisor_b_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => mantissa_b(25),
      Q => sel0(24),
      R => rst
    );
\divisor_b_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => mantissa_b(26),
      Q => sel0(25),
      R => rst
    );
\divisor_b_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => mantissa_b(27),
      Q => sel0(26),
      R => rst
    );
\divisor_b_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => mantissa_b(28),
      Q => sel0(27),
      R => rst
    );
\divisor_b_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => mantissa_b(29),
      Q => sel0(28),
      R => rst
    );
\divisor_b_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => mantissa_b(2),
      Q => sel0(1),
      R => rst
    );
\divisor_b_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => mantissa_b(30),
      Q => sel0(29),
      R => rst
    );
\divisor_b_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => mantissa_b(31),
      Q => sel0(30),
      R => rst
    );
\divisor_b_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => mantissa_b(32),
      Q => sel0(31),
      R => rst
    );
\divisor_b_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => mantissa_b(33),
      Q => sel0(32),
      R => rst
    );
\divisor_b_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => mantissa_b(34),
      Q => sel0(33),
      R => rst
    );
\divisor_b_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => mantissa_b(35),
      Q => sel0(34),
      R => rst
    );
\divisor_b_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => mantissa_b(36),
      Q => sel0(35),
      R => rst
    );
\divisor_b_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => mantissa_b(37),
      Q => sel0(36),
      R => rst
    );
\divisor_b_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => mantissa_b(38),
      Q => sel0(37),
      R => rst
    );
\divisor_b_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => mantissa_b(39),
      Q => sel0(38),
      R => rst
    );
\divisor_b_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => mantissa_b(3),
      Q => sel0(2),
      R => rst
    );
\divisor_b_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => mantissa_b(40),
      Q => sel0(39),
      R => rst
    );
\divisor_b_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => mantissa_b(41),
      Q => sel0(40),
      R => rst
    );
\divisor_b_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => mantissa_b(42),
      Q => sel0(41),
      R => rst
    );
\divisor_b_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => mantissa_b(43),
      Q => sel0(42),
      R => rst
    );
\divisor_b_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => mantissa_b(44),
      Q => sel0(43),
      R => rst
    );
\divisor_b_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => mantissa_b(45),
      Q => sel0(44),
      R => rst
    );
\divisor_b_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => mantissa_b(46),
      Q => sel0(45),
      R => rst
    );
\divisor_b_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => mantissa_b(47),
      Q => sel0(46),
      R => rst
    );
\divisor_b_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => mantissa_b(48),
      Q => sel0(47),
      R => rst
    );
\divisor_b_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => mantissa_b(49),
      Q => sel0(48),
      R => rst
    );
\divisor_b_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => mantissa_b(4),
      Q => sel0(3),
      R => rst
    );
\divisor_b_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => mantissa_b(50),
      Q => sel0(49),
      R => rst
    );
\divisor_b_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => mantissa_b(51),
      Q => sel0(50),
      R => rst
    );
\divisor_b_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => mantissa_b(5),
      Q => sel0(4),
      R => rst
    );
\divisor_b_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => mantissa_b(6),
      Q => sel0(5),
      R => rst
    );
\divisor_b_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => mantissa_b(7),
      Q => sel0(6),
      R => rst
    );
\divisor_b_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => mantissa_b(8),
      Q => sel0(7),
      R => rst
    );
\divisor_b_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => mantissa_b(9),
      Q => sel0(8),
      R => rst
    );
\divisor_b_shifted[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \divisor_b_reg_n_0_[0]\,
      I1 => divisor_shift_2(0),
      O => SHL(0)
    );
\divisor_b_shifted[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sel0(8),
      I1 => divisor_shift_2(0),
      I2 => sel0(9),
      O => SHL(10)
    );
\divisor_b_shifted[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sel0(9),
      I1 => divisor_shift_2(0),
      I2 => sel0(10),
      O => SHL(11)
    );
\divisor_b_shifted[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sel0(10),
      I1 => divisor_shift_2(0),
      I2 => sel0(11),
      O => SHL(12)
    );
\divisor_b_shifted[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sel0(11),
      I1 => divisor_shift_2(0),
      I2 => sel0(12),
      O => SHL(13)
    );
\divisor_b_shifted[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sel0(12),
      I1 => divisor_shift_2(0),
      I2 => sel0(13),
      O => SHL(14)
    );
\divisor_b_shifted[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sel0(13),
      I1 => divisor_shift_2(0),
      I2 => sel0(14),
      O => SHL(15)
    );
\divisor_b_shifted[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sel0(14),
      I1 => divisor_shift_2(0),
      I2 => sel0(15),
      O => SHL(16)
    );
\divisor_b_shifted[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sel0(15),
      I1 => divisor_shift_2(0),
      I2 => sel0(16),
      O => SHL(17)
    );
\divisor_b_shifted[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sel0(16),
      I1 => divisor_shift_2(0),
      I2 => sel0(17),
      O => SHL(18)
    );
\divisor_b_shifted[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sel0(17),
      I1 => divisor_shift_2(0),
      I2 => sel0(18),
      O => SHL(19)
    );
\divisor_b_shifted[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \divisor_b_reg_n_0_[0]\,
      I1 => divisor_shift_2(0),
      I2 => sel0(0),
      O => SHL(1)
    );
\divisor_b_shifted[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sel0(18),
      I1 => divisor_shift_2(0),
      I2 => sel0(19),
      O => SHL(20)
    );
\divisor_b_shifted[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sel0(19),
      I1 => divisor_shift_2(0),
      I2 => sel0(20),
      O => SHL(21)
    );
\divisor_b_shifted[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sel0(20),
      I1 => divisor_shift_2(0),
      I2 => sel0(21),
      O => SHL(22)
    );
\divisor_b_shifted[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sel0(21),
      I1 => divisor_shift_2(0),
      I2 => sel0(22),
      O => SHL(23)
    );
\divisor_b_shifted[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sel0(22),
      I1 => divisor_shift_2(0),
      I2 => sel0(23),
      O => SHL(24)
    );
\divisor_b_shifted[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sel0(23),
      I1 => divisor_shift_2(0),
      I2 => sel0(24),
      O => SHL(25)
    );
\divisor_b_shifted[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sel0(24),
      I1 => divisor_shift_2(0),
      I2 => sel0(25),
      O => SHL(26)
    );
\divisor_b_shifted[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sel0(25),
      I1 => divisor_shift_2(0),
      I2 => sel0(26),
      O => SHL(27)
    );
\divisor_b_shifted[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sel0(26),
      I1 => divisor_shift_2(0),
      I2 => sel0(27),
      O => SHL(28)
    );
\divisor_b_shifted[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sel0(27),
      I1 => divisor_shift_2(0),
      I2 => sel0(28),
      O => SHL(29)
    );
\divisor_b_shifted[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sel0(0),
      I1 => divisor_shift_2(0),
      I2 => sel0(1),
      O => SHL(2)
    );
\divisor_b_shifted[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sel0(28),
      I1 => divisor_shift_2(0),
      I2 => sel0(29),
      O => SHL(30)
    );
\divisor_b_shifted[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sel0(29),
      I1 => divisor_shift_2(0),
      I2 => sel0(30),
      O => SHL(31)
    );
\divisor_b_shifted[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sel0(30),
      I1 => divisor_shift_2(0),
      I2 => sel0(31),
      O => SHL(32)
    );
\divisor_b_shifted[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sel0(31),
      I1 => divisor_shift_2(0),
      I2 => sel0(32),
      O => SHL(33)
    );
\divisor_b_shifted[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sel0(32),
      I1 => divisor_shift_2(0),
      I2 => sel0(33),
      O => SHL(34)
    );
\divisor_b_shifted[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sel0(33),
      I1 => divisor_shift_2(0),
      I2 => sel0(34),
      O => SHL(35)
    );
\divisor_b_shifted[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sel0(34),
      I1 => divisor_shift_2(0),
      I2 => sel0(35),
      O => SHL(36)
    );
\divisor_b_shifted[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sel0(35),
      I1 => divisor_shift_2(0),
      I2 => sel0(36),
      O => SHL(37)
    );
\divisor_b_shifted[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sel0(36),
      I1 => divisor_shift_2(0),
      I2 => sel0(37),
      O => SHL(38)
    );
\divisor_b_shifted[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sel0(37),
      I1 => divisor_shift_2(0),
      I2 => sel0(38),
      O => SHL(39)
    );
\divisor_b_shifted[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sel0(1),
      I1 => divisor_shift_2(0),
      I2 => sel0(2),
      O => SHL(3)
    );
\divisor_b_shifted[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sel0(38),
      I1 => divisor_shift_2(0),
      I2 => sel0(39),
      O => SHL(40)
    );
\divisor_b_shifted[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sel0(39),
      I1 => divisor_shift_2(0),
      I2 => sel0(40),
      O => SHL(41)
    );
\divisor_b_shifted[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sel0(40),
      I1 => divisor_shift_2(0),
      I2 => sel0(41),
      O => SHL(42)
    );
\divisor_b_shifted[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sel0(41),
      I1 => divisor_shift_2(0),
      I2 => sel0(42),
      O => SHL(43)
    );
\divisor_b_shifted[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sel0(42),
      I1 => divisor_shift_2(0),
      I2 => sel0(43),
      O => SHL(44)
    );
\divisor_b_shifted[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sel0(43),
      I1 => divisor_shift_2(0),
      I2 => sel0(44),
      O => SHL(45)
    );
\divisor_b_shifted[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sel0(44),
      I1 => divisor_shift_2(0),
      I2 => sel0(45),
      O => SHL(46)
    );
\divisor_b_shifted[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sel0(45),
      I1 => divisor_shift_2(0),
      I2 => sel0(46),
      O => SHL(47)
    );
\divisor_b_shifted[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sel0(46),
      I1 => divisor_shift_2(0),
      I2 => sel0(47),
      O => SHL(48)
    );
\divisor_b_shifted[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sel0(47),
      I1 => divisor_shift_2(0),
      I2 => sel0(48),
      O => SHL(49)
    );
\divisor_b_shifted[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sel0(2),
      I1 => divisor_shift_2(0),
      I2 => sel0(3),
      O => SHL(4)
    );
\divisor_b_shifted[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sel0(48),
      I1 => divisor_shift_2(0),
      I2 => sel0(49),
      O => SHL(50)
    );
\divisor_b_shifted[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sel0(49),
      I1 => divisor_shift_2(0),
      I2 => sel0(50),
      O => SHL(51)
    );
\divisor_b_shifted[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sel0(3),
      I1 => divisor_shift_2(0),
      I2 => sel0(4),
      O => SHL(5)
    );
\divisor_b_shifted[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sel0(4),
      I1 => divisor_shift_2(0),
      I2 => sel0(5),
      O => SHL(6)
    );
\divisor_b_shifted[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sel0(5),
      I1 => divisor_shift_2(0),
      I2 => sel0(6),
      O => SHL(7)
    );
\divisor_b_shifted[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sel0(6),
      I1 => divisor_shift_2(0),
      I2 => sel0(7),
      O => SHL(8)
    );
\divisor_b_shifted[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sel0(7),
      I1 => divisor_shift_2(0),
      I2 => sel0(8),
      O => SHL(9)
    );
\divisor_b_shifted_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => SHL(0),
      Q => divisor_b_shifted(0),
      R => rst
    );
\divisor_b_shifted_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => SHL(10),
      Q => divisor_b_shifted(10),
      R => rst
    );
\divisor_b_shifted_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => SHL(11),
      Q => divisor_b_shifted(11),
      R => rst
    );
\divisor_b_shifted_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => SHL(12),
      Q => divisor_b_shifted(12),
      R => rst
    );
\divisor_b_shifted_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => SHL(13),
      Q => divisor_b_shifted(13),
      R => rst
    );
\divisor_b_shifted_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => SHL(14),
      Q => divisor_b_shifted(14),
      R => rst
    );
\divisor_b_shifted_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => SHL(15),
      Q => divisor_b_shifted(15),
      R => rst
    );
\divisor_b_shifted_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => SHL(16),
      Q => divisor_b_shifted(16),
      R => rst
    );
\divisor_b_shifted_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => SHL(17),
      Q => divisor_b_shifted(17),
      R => rst
    );
\divisor_b_shifted_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => SHL(18),
      Q => divisor_b_shifted(18),
      R => rst
    );
\divisor_b_shifted_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => SHL(19),
      Q => divisor_b_shifted(19),
      R => rst
    );
\divisor_b_shifted_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => SHL(1),
      Q => divisor_b_shifted(1),
      R => rst
    );
\divisor_b_shifted_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => SHL(20),
      Q => divisor_b_shifted(20),
      R => rst
    );
\divisor_b_shifted_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => SHL(21),
      Q => divisor_b_shifted(21),
      R => rst
    );
\divisor_b_shifted_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => SHL(22),
      Q => divisor_b_shifted(22),
      R => rst
    );
\divisor_b_shifted_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => SHL(23),
      Q => divisor_b_shifted(23),
      R => rst
    );
\divisor_b_shifted_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => SHL(24),
      Q => divisor_b_shifted(24),
      R => rst
    );
\divisor_b_shifted_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => SHL(25),
      Q => divisor_b_shifted(25),
      R => rst
    );
\divisor_b_shifted_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => SHL(26),
      Q => divisor_b_shifted(26),
      R => rst
    );
\divisor_b_shifted_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => SHL(27),
      Q => divisor_b_shifted(27),
      R => rst
    );
\divisor_b_shifted_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => SHL(28),
      Q => divisor_b_shifted(28),
      R => rst
    );
\divisor_b_shifted_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => SHL(29),
      Q => divisor_b_shifted(29),
      R => rst
    );
\divisor_b_shifted_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => SHL(2),
      Q => divisor_b_shifted(2),
      R => rst
    );
\divisor_b_shifted_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => SHL(30),
      Q => divisor_b_shifted(30),
      R => rst
    );
\divisor_b_shifted_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => SHL(31),
      Q => divisor_b_shifted(31),
      R => rst
    );
\divisor_b_shifted_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => SHL(32),
      Q => divisor_b_shifted(32),
      R => rst
    );
\divisor_b_shifted_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => SHL(33),
      Q => divisor_b_shifted(33),
      R => rst
    );
\divisor_b_shifted_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => SHL(34),
      Q => divisor_b_shifted(34),
      R => rst
    );
\divisor_b_shifted_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => SHL(35),
      Q => divisor_b_shifted(35),
      R => rst
    );
\divisor_b_shifted_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => SHL(36),
      Q => divisor_b_shifted(36),
      R => rst
    );
\divisor_b_shifted_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => SHL(37),
      Q => divisor_b_shifted(37),
      R => rst
    );
\divisor_b_shifted_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => SHL(38),
      Q => divisor_b_shifted(38),
      R => rst
    );
\divisor_b_shifted_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => SHL(39),
      Q => divisor_b_shifted(39),
      R => rst
    );
\divisor_b_shifted_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => SHL(3),
      Q => divisor_b_shifted(3),
      R => rst
    );
\divisor_b_shifted_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => SHL(40),
      Q => divisor_b_shifted(40),
      R => rst
    );
\divisor_b_shifted_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => SHL(41),
      Q => divisor_b_shifted(41),
      R => rst
    );
\divisor_b_shifted_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => SHL(42),
      Q => divisor_b_shifted(42),
      R => rst
    );
\divisor_b_shifted_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => SHL(43),
      Q => divisor_b_shifted(43),
      R => rst
    );
\divisor_b_shifted_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => SHL(44),
      Q => divisor_b_shifted(44),
      R => rst
    );
\divisor_b_shifted_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => SHL(45),
      Q => divisor_b_shifted(45),
      R => rst
    );
\divisor_b_shifted_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => SHL(46),
      Q => divisor_b_shifted(46),
      R => rst
    );
\divisor_b_shifted_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => SHL(47),
      Q => divisor_b_shifted(47),
      R => rst
    );
\divisor_b_shifted_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => SHL(48),
      Q => divisor_b_shifted(48),
      R => rst
    );
\divisor_b_shifted_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => SHL(49),
      Q => divisor_b_shifted(49),
      R => rst
    );
\divisor_b_shifted_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => SHL(4),
      Q => divisor_b_shifted(4),
      R => rst
    );
\divisor_b_shifted_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => SHL(50),
      Q => divisor_b_shifted(50),
      R => rst
    );
\divisor_b_shifted_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => SHL(51),
      Q => divisor_b_shifted(51),
      R => rst
    );
\divisor_b_shifted_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => SHL(5),
      Q => divisor_b_shifted(5),
      R => rst
    );
\divisor_b_shifted_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => SHL(6),
      Q => divisor_b_shifted(6),
      R => rst
    );
\divisor_b_shifted_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => SHL(7),
      Q => divisor_b_shifted(7),
      R => rst
    );
\divisor_b_shifted_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => SHL(8),
      Q => divisor_b_shifted(8),
      R => rst
    );
\divisor_b_shifted_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => SHL(9),
      Q => divisor_b_shifted(9),
      R => rst
    );
\divisor_shift[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \divisor_shift[0]_i_2_n_0\,
      I1 => \divisor_shift[0]_i_3_n_0\,
      I2 => \divisor_shift[0]_i_4_n_0\,
      I3 => \divisor_shift[0]_i_5_n_0\,
      I4 => \divisor_shift[0]_i_6_n_0\,
      I5 => \divisor_shift[0]_i_7_n_0\,
      O => divisor_shift0
    );
\divisor_shift[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sel0(24),
      I1 => sel0(23),
      I2 => sel0(40),
      I3 => sel0(30),
      O => \divisor_shift[0]_i_10_n_0\
    );
\divisor_shift[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sel0(27),
      I1 => sel0(22),
      I2 => sel0(48),
      I3 => sel0(5),
      O => \divisor_shift[0]_i_11_n_0\
    );
\divisor_shift[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sel0(38),
      I1 => sel0(37),
      I2 => sel0(43),
      I3 => sel0(31),
      O => \divisor_shift[0]_i_12_n_0\
    );
\divisor_shift[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => sel0(47),
      I1 => sel0(46),
      I2 => \divisor_b_reg_n_0_[0]\,
      I3 => sel0(49),
      O => \divisor_shift[0]_i_13_n_0\
    );
\divisor_shift[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sel0(50),
      I1 => sel0(45),
      I2 => sel0(44),
      I3 => sel0(36),
      O => \divisor_shift[0]_i_14_n_0\
    );
\divisor_shift[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => sel0(16),
      I1 => sel0(42),
      I2 => sel0(25),
      I3 => sel0(26),
      I4 => \divisor_shift[0]_i_8_n_0\,
      O => \divisor_shift[0]_i_2_n_0\
    );
\divisor_shift[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => sel0(2),
      I1 => sel0(3),
      I2 => sel0(8),
      I3 => sel0(10),
      I4 => \divisor_shift[0]_i_9_n_0\,
      O => \divisor_shift[0]_i_3_n_0\
    );
\divisor_shift[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => sel0(11),
      I1 => sel0(34),
      I2 => sel0(17),
      I3 => sel0(33),
      I4 => \divisor_shift[0]_i_10_n_0\,
      O => \divisor_shift[0]_i_4_n_0\
    );
\divisor_shift[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => sel0(12),
      I1 => sel0(13),
      I2 => sel0(4),
      I3 => sel0(39),
      I4 => \divisor_shift[0]_i_11_n_0\,
      O => \divisor_shift[0]_i_5_n_0\
    );
\divisor_shift[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => sel0(28),
      I1 => sel0(29),
      I2 => sel0(32),
      I3 => sel0(35),
      I4 => \divisor_shift[0]_i_12_n_0\,
      O => \divisor_shift[0]_i_6_n_0\
    );
\divisor_shift[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => sel0(14),
      I1 => sel0(15),
      I2 => sel0(18),
      I3 => sel0(19),
      I4 => \divisor_shift[0]_i_13_n_0\,
      I5 => \divisor_shift[0]_i_14_n_0\,
      O => \divisor_shift[0]_i_7_n_0\
    );
\divisor_shift[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sel0(41),
      I1 => sel0(1),
      I2 => sel0(7),
      I3 => sel0(6),
      O => \divisor_shift[0]_i_8_n_0\
    );
\divisor_shift[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sel0(21),
      I1 => sel0(20),
      I2 => sel0(9),
      I3 => sel0(0),
      O => \divisor_shift[0]_i_9_n_0\
    );
\divisor_shift_2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => divisor_shift(0),
      Q => divisor_shift_2(0),
      R => rst
    );
\divisor_shift_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => divisor_shift0,
      Q => divisor_shift(0),
      R => rst
    );
\divisor_signal[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002F20"
    )
        port map (
      I0 => \divisor_b_reg_n_0_[0]\,
      I1 => \divisor_signal[51]_i_2_n_0\,
      I2 => enable_signal_e,
      I3 => \divisor_signal_reg_n_0_[0]\,
      I4 => rst,
      O => \divisor_signal[0]_i_1_n_0\
    );
\divisor_signal[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => divisor_b_shifted(9),
      I1 => \divisor_signal[51]_i_2_n_0\,
      I2 => sel0(9),
      O => divisor_1(10)
    );
\divisor_signal[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => divisor_b_shifted(10),
      I1 => \divisor_signal[51]_i_2_n_0\,
      I2 => sel0(10),
      O => divisor_1(11)
    );
\divisor_signal[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => divisor_b_shifted(11),
      I1 => \divisor_signal[51]_i_2_n_0\,
      I2 => sel0(11),
      O => divisor_1(12)
    );
\divisor_signal[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => divisor_b_shifted(12),
      I1 => \divisor_signal[51]_i_2_n_0\,
      I2 => sel0(12),
      O => divisor_1(13)
    );
\divisor_signal[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => divisor_b_shifted(13),
      I1 => \divisor_signal[51]_i_2_n_0\,
      I2 => sel0(13),
      O => divisor_1(14)
    );
\divisor_signal[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => divisor_b_shifted(14),
      I1 => \divisor_signal[51]_i_2_n_0\,
      I2 => sel0(14),
      O => divisor_1(15)
    );
\divisor_signal[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => divisor_b_shifted(15),
      I1 => \divisor_signal[51]_i_2_n_0\,
      I2 => sel0(15),
      O => divisor_1(16)
    );
\divisor_signal[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => divisor_b_shifted(16),
      I1 => \divisor_signal[51]_i_2_n_0\,
      I2 => sel0(16),
      O => divisor_1(17)
    );
\divisor_signal[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => divisor_b_shifted(17),
      I1 => \divisor_signal[51]_i_2_n_0\,
      I2 => sel0(17),
      O => divisor_1(18)
    );
\divisor_signal[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => divisor_b_shifted(18),
      I1 => \divisor_signal[51]_i_2_n_0\,
      I2 => sel0(18),
      O => divisor_1(19)
    );
\divisor_signal[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => divisor_b_shifted(0),
      I1 => \divisor_signal[51]_i_2_n_0\,
      I2 => sel0(0),
      O => divisor_1(1)
    );
\divisor_signal[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => divisor_b_shifted(19),
      I1 => \divisor_signal[51]_i_2_n_0\,
      I2 => sel0(19),
      O => divisor_1(20)
    );
\divisor_signal[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => divisor_b_shifted(20),
      I1 => \divisor_signal[51]_i_2_n_0\,
      I2 => sel0(20),
      O => divisor_1(21)
    );
\divisor_signal[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => divisor_b_shifted(21),
      I1 => \divisor_signal[51]_i_2_n_0\,
      I2 => sel0(21),
      O => divisor_1(22)
    );
\divisor_signal[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => divisor_b_shifted(22),
      I1 => \divisor_signal[51]_i_2_n_0\,
      I2 => sel0(22),
      O => divisor_1(23)
    );
\divisor_signal[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => divisor_b_shifted(23),
      I1 => \divisor_signal[51]_i_2_n_0\,
      I2 => sel0(23),
      O => divisor_1(24)
    );
\divisor_signal[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => divisor_b_shifted(24),
      I1 => \divisor_signal[51]_i_2_n_0\,
      I2 => sel0(24),
      O => divisor_1(25)
    );
\divisor_signal[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => divisor_b_shifted(25),
      I1 => \divisor_signal[51]_i_2_n_0\,
      I2 => sel0(25),
      O => divisor_1(26)
    );
\divisor_signal[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => divisor_b_shifted(26),
      I1 => \divisor_signal[51]_i_2_n_0\,
      I2 => sel0(26),
      O => divisor_1(27)
    );
\divisor_signal[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => divisor_b_shifted(27),
      I1 => \divisor_signal[51]_i_2_n_0\,
      I2 => sel0(27),
      O => divisor_1(28)
    );
\divisor_signal[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => divisor_b_shifted(28),
      I1 => \divisor_signal[51]_i_2_n_0\,
      I2 => sel0(28),
      O => divisor_1(29)
    );
\divisor_signal[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => divisor_b_shifted(1),
      I1 => \divisor_signal[51]_i_2_n_0\,
      I2 => sel0(1),
      O => divisor_1(2)
    );
\divisor_signal[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => divisor_b_shifted(29),
      I1 => \divisor_signal[51]_i_2_n_0\,
      I2 => sel0(29),
      O => divisor_1(30)
    );
\divisor_signal[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => divisor_b_shifted(30),
      I1 => \divisor_signal[51]_i_2_n_0\,
      I2 => sel0(30),
      O => divisor_1(31)
    );
\divisor_signal[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => divisor_b_shifted(31),
      I1 => \divisor_signal[51]_i_2_n_0\,
      I2 => sel0(31),
      O => divisor_1(32)
    );
\divisor_signal[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => divisor_b_shifted(32),
      I1 => \divisor_signal[51]_i_2_n_0\,
      I2 => sel0(32),
      O => divisor_1(33)
    );
\divisor_signal[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => divisor_b_shifted(33),
      I1 => \divisor_signal[51]_i_2_n_0\,
      I2 => sel0(33),
      O => divisor_1(34)
    );
\divisor_signal[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => divisor_b_shifted(34),
      I1 => \divisor_signal[51]_i_2_n_0\,
      I2 => sel0(34),
      O => divisor_1(35)
    );
\divisor_signal[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => divisor_b_shifted(35),
      I1 => \divisor_signal[51]_i_2_n_0\,
      I2 => sel0(35),
      O => divisor_1(36)
    );
\divisor_signal[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => divisor_b_shifted(36),
      I1 => \divisor_signal[51]_i_2_n_0\,
      I2 => sel0(36),
      O => divisor_1(37)
    );
\divisor_signal[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => divisor_b_shifted(37),
      I1 => \divisor_signal[51]_i_2_n_0\,
      I2 => sel0(37),
      O => divisor_1(38)
    );
\divisor_signal[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => divisor_b_shifted(38),
      I1 => \divisor_signal[51]_i_2_n_0\,
      I2 => sel0(38),
      O => divisor_1(39)
    );
\divisor_signal[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => divisor_b_shifted(2),
      I1 => \divisor_signal[51]_i_2_n_0\,
      I2 => sel0(2),
      O => divisor_1(3)
    );
\divisor_signal[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => divisor_b_shifted(39),
      I1 => \divisor_signal[51]_i_2_n_0\,
      I2 => sel0(39),
      O => divisor_1(40)
    );
\divisor_signal[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => divisor_b_shifted(40),
      I1 => \divisor_signal[51]_i_2_n_0\,
      I2 => sel0(40),
      O => divisor_1(41)
    );
\divisor_signal[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => divisor_b_shifted(41),
      I1 => \divisor_signal[51]_i_2_n_0\,
      I2 => sel0(41),
      O => divisor_1(42)
    );
\divisor_signal[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => divisor_b_shifted(42),
      I1 => \divisor_signal[51]_i_2_n_0\,
      I2 => sel0(42),
      O => divisor_1(43)
    );
\divisor_signal[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => divisor_b_shifted(43),
      I1 => \divisor_signal[51]_i_2_n_0\,
      I2 => sel0(43),
      O => divisor_1(44)
    );
\divisor_signal[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => divisor_b_shifted(44),
      I1 => \divisor_signal[51]_i_2_n_0\,
      I2 => sel0(44),
      O => divisor_1(45)
    );
\divisor_signal[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => divisor_b_shifted(45),
      I1 => \divisor_signal[51]_i_2_n_0\,
      I2 => sel0(45),
      O => divisor_1(46)
    );
\divisor_signal[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => divisor_b_shifted(46),
      I1 => \divisor_signal[51]_i_2_n_0\,
      I2 => sel0(46),
      O => divisor_1(47)
    );
\divisor_signal[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => divisor_b_shifted(47),
      I1 => \divisor_signal[51]_i_2_n_0\,
      I2 => sel0(47),
      O => divisor_1(48)
    );
\divisor_signal[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => divisor_b_shifted(48),
      I1 => \divisor_signal[51]_i_2_n_0\,
      I2 => sel0(48),
      O => divisor_1(49)
    );
\divisor_signal[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => divisor_b_shifted(3),
      I1 => \divisor_signal[51]_i_2_n_0\,
      I2 => sel0(3),
      O => divisor_1(4)
    );
\divisor_signal[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => divisor_b_shifted(49),
      I1 => \divisor_signal[51]_i_2_n_0\,
      I2 => sel0(49),
      O => divisor_1(50)
    );
\divisor_signal[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => divisor_b_shifted(50),
      I1 => \divisor_signal[51]_i_2_n_0\,
      I2 => sel0(50),
      O => divisor_1(51)
    );
\divisor_signal[51]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \expon_uf_term_1_reg[11]_0\(53),
      I1 => \expon_uf_term_1_reg[11]_0\(61),
      I2 => \expon_uf_term_1_reg[11]_0\(54),
      I3 => \divisor_signal[51]_i_3_n_0\,
      I4 => \divisor_signal[51]_i_4_n_0\,
      O => \divisor_signal[51]_i_2_n_0\
    );
\divisor_signal[51]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \expon_uf_term_1_reg[11]_0\(60),
      I1 => \expon_uf_term_1_reg[11]_0\(56),
      I2 => \expon_uf_term_1_reg[11]_0\(57),
      I3 => \expon_uf_term_1_reg[11]_0\(52),
      O => \divisor_signal[51]_i_3_n_0\
    );
\divisor_signal[51]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \expon_uf_term_1_reg[11]_0\(62),
      I1 => \expon_uf_term_1_reg[11]_0\(59),
      I2 => \expon_uf_term_1_reg[11]_0\(58),
      I3 => \expon_uf_term_1_reg[11]_0\(55),
      O => \divisor_signal[51]_i_4_n_0\
    );
\divisor_signal[52]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFB0"
    )
        port map (
      I0 => divisor_b_shifted(51),
      I1 => \divisor_signal[51]_i_2_n_0\,
      I2 => enable_signal_e,
      I3 => \divisor_signal_reg_n_0_[52]\,
      O => \divisor_signal[52]_i_1_n_0\
    );
\divisor_signal[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => divisor_b_shifted(4),
      I1 => \divisor_signal[51]_i_2_n_0\,
      I2 => sel0(4),
      O => divisor_1(5)
    );
\divisor_signal[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => divisor_b_shifted(5),
      I1 => \divisor_signal[51]_i_2_n_0\,
      I2 => sel0(5),
      O => divisor_1(6)
    );
\divisor_signal[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => divisor_b_shifted(6),
      I1 => \divisor_signal[51]_i_2_n_0\,
      I2 => sel0(6),
      O => divisor_1(7)
    );
\divisor_signal[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => divisor_b_shifted(7),
      I1 => \divisor_signal[51]_i_2_n_0\,
      I2 => sel0(7),
      O => divisor_1(8)
    );
\divisor_signal[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => divisor_b_shifted(8),
      I1 => \divisor_signal[51]_i_2_n_0\,
      I2 => sel0(8),
      O => divisor_1(9)
    );
\divisor_signal_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \divisor_signal[0]_i_1_n_0\,
      Q => \divisor_signal_reg_n_0_[0]\,
      R => '0'
    );
\divisor_signal_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_e,
      D => divisor_1(10),
      Q => \divisor_signal_reg_n_0_[10]\,
      R => rst
    );
\divisor_signal_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_e,
      D => divisor_1(11),
      Q => \divisor_signal_reg_n_0_[11]\,
      R => rst
    );
\divisor_signal_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_e,
      D => divisor_1(12),
      Q => \divisor_signal_reg_n_0_[12]\,
      R => rst
    );
\divisor_signal_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_e,
      D => divisor_1(13),
      Q => \divisor_signal_reg_n_0_[13]\,
      R => rst
    );
\divisor_signal_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_e,
      D => divisor_1(14),
      Q => \divisor_signal_reg_n_0_[14]\,
      R => rst
    );
\divisor_signal_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_e,
      D => divisor_1(15),
      Q => \divisor_signal_reg_n_0_[15]\,
      R => rst
    );
\divisor_signal_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_e,
      D => divisor_1(16),
      Q => \divisor_signal_reg_n_0_[16]\,
      R => rst
    );
\divisor_signal_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_e,
      D => divisor_1(17),
      Q => \divisor_signal_reg_n_0_[17]\,
      R => rst
    );
\divisor_signal_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_e,
      D => divisor_1(18),
      Q => \divisor_signal_reg_n_0_[18]\,
      R => rst
    );
\divisor_signal_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_e,
      D => divisor_1(19),
      Q => \divisor_signal_reg_n_0_[19]\,
      R => rst
    );
\divisor_signal_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_e,
      D => divisor_1(1),
      Q => \divisor_signal_reg_n_0_[1]\,
      R => rst
    );
\divisor_signal_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_e,
      D => divisor_1(20),
      Q => \divisor_signal_reg_n_0_[20]\,
      R => rst
    );
\divisor_signal_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_e,
      D => divisor_1(21),
      Q => \divisor_signal_reg_n_0_[21]\,
      R => rst
    );
\divisor_signal_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_e,
      D => divisor_1(22),
      Q => \divisor_signal_reg_n_0_[22]\,
      R => rst
    );
\divisor_signal_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_e,
      D => divisor_1(23),
      Q => \divisor_signal_reg_n_0_[23]\,
      R => rst
    );
\divisor_signal_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_e,
      D => divisor_1(24),
      Q => \divisor_signal_reg_n_0_[24]\,
      R => rst
    );
\divisor_signal_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_e,
      D => divisor_1(25),
      Q => \divisor_signal_reg_n_0_[25]\,
      R => rst
    );
\divisor_signal_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_e,
      D => divisor_1(26),
      Q => \divisor_signal_reg_n_0_[26]\,
      R => rst
    );
\divisor_signal_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_e,
      D => divisor_1(27),
      Q => \divisor_signal_reg_n_0_[27]\,
      R => rst
    );
\divisor_signal_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_e,
      D => divisor_1(28),
      Q => \divisor_signal_reg_n_0_[28]\,
      R => rst
    );
\divisor_signal_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_e,
      D => divisor_1(29),
      Q => \divisor_signal_reg_n_0_[29]\,
      R => rst
    );
\divisor_signal_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_e,
      D => divisor_1(2),
      Q => \divisor_signal_reg_n_0_[2]\,
      R => rst
    );
\divisor_signal_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_e,
      D => divisor_1(30),
      Q => \divisor_signal_reg_n_0_[30]\,
      R => rst
    );
\divisor_signal_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_e,
      D => divisor_1(31),
      Q => \divisor_signal_reg_n_0_[31]\,
      R => rst
    );
\divisor_signal_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_e,
      D => divisor_1(32),
      Q => \divisor_signal_reg_n_0_[32]\,
      R => rst
    );
\divisor_signal_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_e,
      D => divisor_1(33),
      Q => \divisor_signal_reg_n_0_[33]\,
      R => rst
    );
\divisor_signal_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_e,
      D => divisor_1(34),
      Q => \divisor_signal_reg_n_0_[34]\,
      R => rst
    );
\divisor_signal_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_e,
      D => divisor_1(35),
      Q => \divisor_signal_reg_n_0_[35]\,
      R => rst
    );
\divisor_signal_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_e,
      D => divisor_1(36),
      Q => \divisor_signal_reg_n_0_[36]\,
      R => rst
    );
\divisor_signal_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_e,
      D => divisor_1(37),
      Q => \divisor_signal_reg_n_0_[37]\,
      R => rst
    );
\divisor_signal_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_e,
      D => divisor_1(38),
      Q => \divisor_signal_reg_n_0_[38]\,
      R => rst
    );
\divisor_signal_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_e,
      D => divisor_1(39),
      Q => \divisor_signal_reg_n_0_[39]\,
      R => rst
    );
\divisor_signal_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_e,
      D => divisor_1(3),
      Q => \divisor_signal_reg_n_0_[3]\,
      R => rst
    );
\divisor_signal_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_e,
      D => divisor_1(40),
      Q => \divisor_signal_reg_n_0_[40]\,
      R => rst
    );
\divisor_signal_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_e,
      D => divisor_1(41),
      Q => \divisor_signal_reg_n_0_[41]\,
      R => rst
    );
\divisor_signal_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_e,
      D => divisor_1(42),
      Q => \divisor_signal_reg_n_0_[42]\,
      R => rst
    );
\divisor_signal_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_e,
      D => divisor_1(43),
      Q => \divisor_signal_reg_n_0_[43]\,
      R => rst
    );
\divisor_signal_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_e,
      D => divisor_1(44),
      Q => \divisor_signal_reg_n_0_[44]\,
      R => rst
    );
\divisor_signal_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_e,
      D => divisor_1(45),
      Q => \divisor_signal_reg_n_0_[45]\,
      R => rst
    );
\divisor_signal_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_e,
      D => divisor_1(46),
      Q => \divisor_signal_reg_n_0_[46]\,
      R => rst
    );
\divisor_signal_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_e,
      D => divisor_1(47),
      Q => \divisor_signal_reg_n_0_[47]\,
      R => rst
    );
\divisor_signal_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_e,
      D => divisor_1(48),
      Q => \divisor_signal_reg_n_0_[48]\,
      R => rst
    );
\divisor_signal_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_e,
      D => divisor_1(49),
      Q => \divisor_signal_reg_n_0_[49]\,
      R => rst
    );
\divisor_signal_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_e,
      D => divisor_1(4),
      Q => \divisor_signal_reg_n_0_[4]\,
      R => rst
    );
\divisor_signal_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_e,
      D => divisor_1(50),
      Q => \divisor_signal_reg_n_0_[50]\,
      R => rst
    );
\divisor_signal_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_e,
      D => divisor_1(51),
      Q => \divisor_signal_reg_n_0_[51]\,
      R => rst
    );
\divisor_signal_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \divisor_signal[52]_i_1_n_0\,
      Q => \divisor_signal_reg_n_0_[52]\,
      R => rst
    );
\divisor_signal_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_e,
      D => divisor_1(5),
      Q => \divisor_signal_reg_n_0_[5]\,
      R => rst
    );
\divisor_signal_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_e,
      D => divisor_1(6),
      Q => \divisor_signal_reg_n_0_[6]\,
      R => rst
    );
\divisor_signal_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_e,
      D => divisor_1(7),
      Q => \divisor_signal_reg_n_0_[7]\,
      R => rst
    );
\divisor_signal_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_e,
      D => divisor_1(8),
      Q => \divisor_signal_reg_n_0_[8]\,
      R => rst
    );
\divisor_signal_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_e,
      D => divisor_1(9),
      Q => \divisor_signal_reg_n_0_[9]\,
      R => rst
    );
enable_signal_2_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => enable_signal_a_reg_0,
      I1 => enable_signal_2,
      O => enable_signal_2_i_1_n_0
    );
enable_signal_2_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => enable_signal_2_i_1_n_0,
      Q => enable_signal_2,
      R => rst
    );
enable_signal_a_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => enable_signal_a_reg_0,
      Q => enable_signal_a,
      R => rst
    );
enable_signal_b_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => enable_signal_a,
      Q => enable_signal_b,
      R => rst
    );
enable_signal_c_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => enable_signal_b,
      Q => enable_signal_c,
      R => rst
    );
enable_signal_d_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => enable_signal_c,
      Q => enable_signal_d,
      R => rst
    );
enable_signal_e_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => enable_signal_d,
      Q => enable_signal_e,
      R => rst
    );
enable_signal_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => enable_signal_e,
      Q => enable_signal,
      R => rst
    );
\expon_final_1[11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => expon_term(11),
      O => \expon_final_1[11]_i_2_n_0\
    );
\expon_final_1[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => expon_term(10),
      I1 => \expon_uf_term_1_reg[11]_0\(62),
      O => \expon_final_1[11]_i_3_n_0\
    );
\expon_final_1[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => expon_term(9),
      I1 => \expon_uf_term_1_reg[11]_0\(61),
      O => \expon_final_1[11]_i_4_n_0\
    );
\expon_final_1[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => expon_term(8),
      I1 => \expon_uf_term_1_reg[11]_0\(60),
      O => \expon_final_1[11]_i_5_n_0\
    );
\expon_final_1[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => expon_term(3),
      I1 => \expon_uf_term_1_reg[11]_0\(55),
      O => \expon_final_1[3]_i_2_n_0\
    );
\expon_final_1[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => expon_term(2),
      I1 => \expon_uf_term_1_reg[11]_0\(54),
      O => \expon_final_1[3]_i_3_n_0\
    );
\expon_final_1[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => expon_term(1),
      I1 => \expon_uf_term_1_reg[11]_0\(53),
      O => \expon_final_1[3]_i_4_n_0\
    );
\expon_final_1[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => expon_term(0),
      I1 => \expon_uf_term_1_reg[11]_0\(52),
      O => \expon_final_1[3]_i_5_n_0\
    );
\expon_final_1[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => expon_term(7),
      I1 => \expon_uf_term_1_reg[11]_0\(59),
      O => \expon_final_1[7]_i_2_n_0\
    );
\expon_final_1[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => expon_term(6),
      I1 => \expon_uf_term_1_reg[11]_0\(58),
      O => \expon_final_1[7]_i_3_n_0\
    );
\expon_final_1[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => expon_term(5),
      I1 => \expon_uf_term_1_reg[11]_0\(57),
      O => \expon_final_1[7]_i_4_n_0\
    );
\expon_final_1[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => expon_term(4),
      I1 => \expon_uf_term_1_reg[11]_0\(56),
      O => \expon_final_1[7]_i_5_n_0\
    );
\expon_final_1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => minusOp4_out(0),
      Q => expon_final_1(0),
      R => rst
    );
\expon_final_1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => minusOp4_out(10),
      Q => expon_final_1(10),
      R => rst
    );
\expon_final_1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => minusOp4_out(11),
      Q => expon_final_1(11),
      R => rst
    );
\expon_final_1_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \expon_final_1_reg[7]_i_1_n_0\,
      CO(3) => \NLW_expon_final_1_reg[11]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \expon_final_1_reg[11]_i_1_n_1\,
      CO(1) => \expon_final_1_reg[11]_i_1_n_2\,
      CO(0) => \expon_final_1_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => expon_term(10 downto 8),
      O(3 downto 0) => minusOp4_out(11 downto 8),
      S(3) => \expon_final_1[11]_i_2_n_0\,
      S(2) => \expon_final_1[11]_i_3_n_0\,
      S(1) => \expon_final_1[11]_i_4_n_0\,
      S(0) => \expon_final_1[11]_i_5_n_0\
    );
\expon_final_1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => minusOp4_out(1),
      Q => expon_final_1(1),
      R => rst
    );
\expon_final_1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => minusOp4_out(2),
      Q => expon_final_1(2),
      R => rst
    );
\expon_final_1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => minusOp4_out(3),
      Q => expon_final_1(3),
      R => rst
    );
\expon_final_1_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \expon_final_1_reg[3]_i_1_n_0\,
      CO(2) => \expon_final_1_reg[3]_i_1_n_1\,
      CO(1) => \expon_final_1_reg[3]_i_1_n_2\,
      CO(0) => \expon_final_1_reg[3]_i_1_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => expon_term(3 downto 0),
      O(3 downto 0) => minusOp4_out(3 downto 0),
      S(3) => \expon_final_1[3]_i_2_n_0\,
      S(2) => \expon_final_1[3]_i_3_n_0\,
      S(1) => \expon_final_1[3]_i_4_n_0\,
      S(0) => \expon_final_1[3]_i_5_n_0\
    );
\expon_final_1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => minusOp4_out(4),
      Q => expon_final_1(4),
      R => rst
    );
\expon_final_1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => minusOp4_out(5),
      Q => expon_final_1(5),
      R => rst
    );
\expon_final_1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => minusOp4_out(6),
      Q => expon_final_1(6),
      R => rst
    );
\expon_final_1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => minusOp4_out(7),
      Q => expon_final_1(7),
      R => rst
    );
\expon_final_1_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \expon_final_1_reg[3]_i_1_n_0\,
      CO(3) => \expon_final_1_reg[7]_i_1_n_0\,
      CO(2) => \expon_final_1_reg[7]_i_1_n_1\,
      CO(1) => \expon_final_1_reg[7]_i_1_n_2\,
      CO(0) => \expon_final_1_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => expon_term(7 downto 4),
      O(3 downto 0) => minusOp4_out(7 downto 4),
      S(3) => \expon_final_1[7]_i_2_n_0\,
      S(2) => \expon_final_1[7]_i_3_n_0\,
      S(1) => \expon_final_1[7]_i_4_n_0\,
      S(0) => \expon_final_1[7]_i_5_n_0\
    );
\expon_final_1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => minusOp4_out(8),
      Q => expon_final_1(8),
      R => rst
    );
\expon_final_1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => minusOp4_out(9),
      Q => expon_final_1(9),
      R => rst
    );
\expon_final_2[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => rst,
      I1 => enable_signal_2,
      I2 => expon_uf_1,
      O => \expon_final_2[11]_i_1_n_0\
    );
\expon_final_2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => expon_final_1(0),
      Q => \expon_final_2__0\(0),
      R => \expon_final_2[11]_i_1_n_0\
    );
\expon_final_2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => expon_final_1(10),
      Q => \expon_final_2__0\(10),
      R => \expon_final_2[11]_i_1_n_0\
    );
\expon_final_2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => expon_final_1(11),
      Q => \expon_final_2__0\(11),
      R => \expon_final_2[11]_i_1_n_0\
    );
\expon_final_2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => expon_final_1(1),
      Q => \expon_final_2__0\(1),
      R => \expon_final_2[11]_i_1_n_0\
    );
\expon_final_2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => expon_final_1(2),
      Q => \expon_final_2__0\(2),
      R => \expon_final_2[11]_i_1_n_0\
    );
\expon_final_2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => expon_final_1(3),
      Q => \expon_final_2__0\(3),
      R => \expon_final_2[11]_i_1_n_0\
    );
\expon_final_2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => expon_final_1(4),
      Q => \expon_final_2__0\(4),
      R => \expon_final_2[11]_i_1_n_0\
    );
\expon_final_2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => expon_final_1(5),
      Q => \expon_final_2__0\(5),
      R => \expon_final_2[11]_i_1_n_0\
    );
\expon_final_2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => expon_final_1(6),
      Q => \expon_final_2__0\(6),
      R => \expon_final_2[11]_i_1_n_0\
    );
\expon_final_2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => expon_final_1(7),
      Q => \expon_final_2__0\(7),
      R => \expon_final_2[11]_i_1_n_0\
    );
\expon_final_2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => expon_final_1(8),
      Q => \expon_final_2__0\(8),
      R => \expon_final_2[11]_i_1_n_0\
    );
\expon_final_2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => expon_final_1(9),
      Q => \expon_final_2__0\(9),
      R => \expon_final_2[11]_i_1_n_0\
    );
\expon_final_3[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => rst,
      I1 => expon_uf_2,
      I2 => enable_signal_2,
      O => \expon_final_3[11]_i_1_n_0\
    );
\expon_final_3[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \expon_final_2__0\(11),
      O => \expon_final_3[11]_i_3_n_0\
    );
\expon_final_3[11]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \expon_final_2__0\(10),
      O => \expon_final_3[11]_i_4_n_0\
    );
\expon_final_3[11]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \expon_final_2__0\(9),
      O => \expon_final_3[11]_i_5_n_0\
    );
\expon_final_3[11]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \expon_final_2__0\(8),
      O => \expon_final_3[11]_i_6_n_0\
    );
\expon_final_3[3]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \expon_final_2__0\(3),
      O => \expon_final_3[3]_i_2_n_0\
    );
\expon_final_3[3]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \expon_final_2__0\(2),
      O => \expon_final_3[3]_i_3_n_0\
    );
\expon_final_3[3]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \expon_final_2__0\(1),
      O => \expon_final_3[3]_i_4_n_0\
    );
\expon_final_3[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \expon_final_2__0\(0),
      I1 => \expon_shift_a_reg_n_0_[0]\,
      O => \expon_final_3[3]_i_5_n_0\
    );
\expon_final_3[7]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \expon_final_2__0\(7),
      O => \expon_final_3[7]_i_2_n_0\
    );
\expon_final_3[7]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \expon_final_2__0\(6),
      O => \expon_final_3[7]_i_3_n_0\
    );
\expon_final_3[7]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \expon_final_2__0\(5),
      O => \expon_final_3[7]_i_4_n_0\
    );
\expon_final_3[7]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \expon_final_2__0\(4),
      O => \expon_final_3[7]_i_5_n_0\
    );
\expon_final_3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => minusOp0_out(0),
      Q => \expon_final_3__0\(0),
      R => \expon_final_3[11]_i_1_n_0\
    );
\expon_final_3_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => minusOp0_out(10),
      Q => \expon_final_3__0\(10),
      R => \expon_final_3[11]_i_1_n_0\
    );
\expon_final_3_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => minusOp0_out(11),
      Q => \expon_final_3__0\(11),
      R => \expon_final_3[11]_i_1_n_0\
    );
\expon_final_3_reg[11]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \expon_final_3_reg[7]_i_1_n_0\,
      CO(3) => \NLW_expon_final_3_reg[11]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \expon_final_3_reg[11]_i_2_n_1\,
      CO(1) => \expon_final_3_reg[11]_i_2_n_2\,
      CO(0) => \expon_final_3_reg[11]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \expon_final_2__0\(10 downto 8),
      O(3 downto 0) => minusOp0_out(11 downto 8),
      S(3) => \expon_final_3[11]_i_3_n_0\,
      S(2) => \expon_final_3[11]_i_4_n_0\,
      S(1) => \expon_final_3[11]_i_5_n_0\,
      S(0) => \expon_final_3[11]_i_6_n_0\
    );
\expon_final_3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => minusOp0_out(1),
      Q => \expon_final_3__0\(1),
      R => \expon_final_3[11]_i_1_n_0\
    );
\expon_final_3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => minusOp0_out(2),
      Q => \expon_final_3__0\(2),
      R => \expon_final_3[11]_i_1_n_0\
    );
\expon_final_3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => minusOp0_out(3),
      Q => \expon_final_3__0\(3),
      R => \expon_final_3[11]_i_1_n_0\
    );
\expon_final_3_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \expon_final_3_reg[3]_i_1_n_0\,
      CO(2) => \expon_final_3_reg[3]_i_1_n_1\,
      CO(1) => \expon_final_3_reg[3]_i_1_n_2\,
      CO(0) => \expon_final_3_reg[3]_i_1_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => \expon_final_2__0\(3 downto 0),
      O(3 downto 0) => minusOp0_out(3 downto 0),
      S(3) => \expon_final_3[3]_i_2_n_0\,
      S(2) => \expon_final_3[3]_i_3_n_0\,
      S(1) => \expon_final_3[3]_i_4_n_0\,
      S(0) => \expon_final_3[3]_i_5_n_0\
    );
\expon_final_3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => minusOp0_out(4),
      Q => \expon_final_3__0\(4),
      R => \expon_final_3[11]_i_1_n_0\
    );
\expon_final_3_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => minusOp0_out(5),
      Q => \expon_final_3__0\(5),
      R => \expon_final_3[11]_i_1_n_0\
    );
\expon_final_3_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => minusOp0_out(6),
      Q => \expon_final_3__0\(6),
      R => \expon_final_3[11]_i_1_n_0\
    );
\expon_final_3_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => minusOp0_out(7),
      Q => \expon_final_3__0\(7),
      R => \expon_final_3[11]_i_1_n_0\
    );
\expon_final_3_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \expon_final_3_reg[3]_i_1_n_0\,
      CO(3) => \expon_final_3_reg[7]_i_1_n_0\,
      CO(2) => \expon_final_3_reg[7]_i_1_n_1\,
      CO(1) => \expon_final_3_reg[7]_i_1_n_2\,
      CO(0) => \expon_final_3_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \expon_final_2__0\(7 downto 4),
      O(3 downto 0) => minusOp0_out(7 downto 4),
      S(3) => \expon_final_3[7]_i_2_n_0\,
      S(2) => \expon_final_3[7]_i_3_n_0\,
      S(1) => \expon_final_3[7]_i_4_n_0\,
      S(0) => \expon_final_3[7]_i_5_n_0\
    );
\expon_final_3_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => minusOp0_out(8),
      Q => \expon_final_3__0\(8),
      R => \expon_final_3[11]_i_1_n_0\
    );
\expon_final_3_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => minusOp0_out(9),
      Q => \expon_final_3__0\(9),
      R => \expon_final_3[11]_i_1_n_0\
    );
\expon_final_4[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \expon_final_3__0\(0),
      I1 => \expon_shift_b_reg_n_0_[0]\,
      O => \expon_final_4[3]_i_2_n_0\
    );
expon_final_4_et0_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => expon_final_4(0),
      I1 => expon_final_4_et0_i_2_n_0,
      O => expon_final_4_et0_i_1_n_0
    );
expon_final_4_et0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => expon_final_4_et0_i_3_n_0,
      I1 => expon_final_4(1),
      I2 => expon_final_4(2),
      I3 => expon_final_4(4),
      I4 => expon_final_4(5),
      I5 => expon_final_4(3),
      O => expon_final_4_et0_i_2_n_0
    );
expon_final_4_et0_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => expon_final_4(6),
      I1 => expon_final_4(7),
      I2 => expon_final_4(10),
      I3 => expon_final_4(11),
      I4 => expon_final_4(9),
      I5 => expon_final_4(8),
      O => expon_final_4_et0_i_3_n_0
    );
expon_final_4_et0_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => expon_final_4_et0_i_1_n_0,
      Q => expon_final_4_et0,
      R => rst
    );
\expon_final_4_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \expon_final_4_reg[3]_i_1_n_7\,
      Q => expon_final_4(0),
      R => rst
    );
\expon_final_4_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \expon_final_4_reg[11]_i_1_n_5\,
      Q => expon_final_4(10),
      R => rst
    );
\expon_final_4_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \expon_final_4_reg[11]_i_1_n_4\,
      Q => expon_final_4(11),
      R => rst
    );
\expon_final_4_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \expon_final_4_reg[7]_i_1_n_0\,
      CO(3) => \NLW_expon_final_4_reg[11]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \expon_final_4_reg[11]_i_1_n_1\,
      CO(1) => \expon_final_4_reg[11]_i_1_n_2\,
      CO(0) => \expon_final_4_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \expon_final_3__0\(10 downto 8),
      O(3) => \expon_final_4_reg[11]_i_1_n_4\,
      O(2) => \expon_final_4_reg[11]_i_1_n_5\,
      O(1) => \expon_final_4_reg[11]_i_1_n_6\,
      O(0) => \expon_final_4_reg[11]_i_1_n_7\,
      S(3 downto 0) => \expon_final_3__0\(11 downto 8)
    );
\expon_final_4_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \expon_final_4_reg[3]_i_1_n_6\,
      Q => expon_final_4(1),
      R => rst
    );
\expon_final_4_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \expon_final_4_reg[3]_i_1_n_5\,
      Q => expon_final_4(2),
      R => rst
    );
\expon_final_4_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \expon_final_4_reg[3]_i_1_n_4\,
      Q => expon_final_4(3),
      R => rst
    );
\expon_final_4_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \expon_final_4_reg[3]_i_1_n_0\,
      CO(2) => \expon_final_4_reg[3]_i_1_n_1\,
      CO(1) => \expon_final_4_reg[3]_i_1_n_2\,
      CO(0) => \expon_final_4_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \expon_final_3__0\(3 downto 0),
      O(3) => \expon_final_4_reg[3]_i_1_n_4\,
      O(2) => \expon_final_4_reg[3]_i_1_n_5\,
      O(1) => \expon_final_4_reg[3]_i_1_n_6\,
      O(0) => \expon_final_4_reg[3]_i_1_n_7\,
      S(3 downto 1) => \expon_final_3__0\(3 downto 1),
      S(0) => \expon_final_4[3]_i_2_n_0\
    );
\expon_final_4_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \expon_final_4_reg[7]_i_1_n_7\,
      Q => expon_final_4(4),
      R => rst
    );
\expon_final_4_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \expon_final_4_reg[7]_i_1_n_6\,
      Q => expon_final_4(5),
      R => rst
    );
\expon_final_4_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \expon_final_4_reg[7]_i_1_n_5\,
      Q => expon_final_4(6),
      R => rst
    );
\expon_final_4_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \expon_final_4_reg[7]_i_1_n_4\,
      Q => expon_final_4(7),
      R => rst
    );
\expon_final_4_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \expon_final_4_reg[3]_i_1_n_0\,
      CO(3) => \expon_final_4_reg[7]_i_1_n_0\,
      CO(2) => \expon_final_4_reg[7]_i_1_n_1\,
      CO(1) => \expon_final_4_reg[7]_i_1_n_2\,
      CO(0) => \expon_final_4_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \expon_final_3__0\(7 downto 4),
      O(3) => \expon_final_4_reg[7]_i_1_n_4\,
      O(2) => \expon_final_4_reg[7]_i_1_n_5\,
      O(1) => \expon_final_4_reg[7]_i_1_n_6\,
      O(0) => \expon_final_4_reg[7]_i_1_n_7\,
      S(3 downto 0) => \expon_final_3__0\(7 downto 4)
    );
\expon_final_4_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \expon_final_4_reg[11]_i_1_n_7\,
      Q => expon_final_4(8),
      R => rst
    );
\expon_final_4_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \expon_final_4_reg[11]_i_1_n_6\,
      Q => expon_final_4(9),
      R => rst
    );
expon_final_4_term_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0074"
    )
        port map (
      I0 => expon_final_4_et0,
      I1 => enable_signal_2,
      I2 => \expon_final_4_term__0\,
      I3 => rst,
      O => expon_final_4_term_i_1_n_0
    );
expon_final_4_term_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => expon_final_4_term_i_1_n_0,
      Q => \expon_final_4_term__0\,
      R => '0'
    );
\expon_final_5[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => expon_final_4(10),
      I1 => expon_final_4(11),
      O => \expon_final_5[11]_i_2_n_0\
    );
\expon_final_5[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => expon_final_4(9),
      I1 => expon_final_4(10),
      O => \expon_final_5[11]_i_3_n_0\
    );
\expon_final_5[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => expon_final_4(8),
      I1 => expon_final_4(9),
      O => \expon_final_5[11]_i_4_n_0\
    );
\expon_final_5[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => expon_final_4(7),
      I1 => expon_final_4(8),
      O => \expon_final_5[11]_i_5_n_0\
    );
\expon_final_5[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => expon_final_4(1),
      I1 => ARG(53),
      O => \expon_final_5[3]_i_2_n_0\
    );
\expon_final_5[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => ARG(53),
      I1 => expon_final_4(0),
      I2 => \expon_final_4_term__0\,
      O => \expon_final_5[3]_i_3_n_0\
    );
\expon_final_5[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => expon_final_4(2),
      I1 => expon_final_4(3),
      O => \expon_final_5[3]_i_4_n_0\
    );
\expon_final_5[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => ARG(53),
      I1 => expon_final_4(1),
      I2 => expon_final_4(2),
      O => \expon_final_5[3]_i_5_n_0\
    );
\expon_final_5[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02FD"
    )
        port map (
      I0 => \expon_final_4_term__0\,
      I1 => expon_final_4(0),
      I2 => ARG(53),
      I3 => expon_final_4(1),
      O => \expon_final_5[3]_i_6_n_0\
    );
\expon_final_5[3]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"65"
    )
        port map (
      I0 => expon_final_4(0),
      I1 => ARG(53),
      I2 => \expon_final_4_term__0\,
      O => \expon_final_5[3]_i_7_n_0\
    );
\expon_final_5[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => expon_final_4(6),
      I1 => expon_final_4(7),
      O => \expon_final_5[7]_i_2_n_0\
    );
\expon_final_5[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => expon_final_4(5),
      I1 => expon_final_4(6),
      O => \expon_final_5[7]_i_3_n_0\
    );
\expon_final_5[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => expon_final_4(4),
      I1 => expon_final_4(5),
      O => \expon_final_5[7]_i_4_n_0\
    );
\expon_final_5[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => expon_final_4(3),
      I1 => expon_final_4(4),
      O => \expon_final_5[7]_i_5_n_0\
    );
\expon_final_5_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => expon_final_5(0),
      Q => \expon_final_5_reg_n_0_[0]\,
      R => rst
    );
\expon_final_5_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => expon_final_5(10),
      Q => \expon_final_5_reg_n_0_[10]\,
      R => rst
    );
\expon_final_5_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => expon_final_5(11),
      Q => \expon_final_5_reg_n_0_[11]\,
      R => rst
    );
\expon_final_5_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \expon_final_5_reg[7]_i_1_n_0\,
      CO(3) => \NLW_expon_final_5_reg[11]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \expon_final_5_reg[11]_i_1_n_1\,
      CO(1) => \expon_final_5_reg[11]_i_1_n_2\,
      CO(0) => \expon_final_5_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => expon_final_4(9 downto 7),
      O(3 downto 0) => expon_final_5(11 downto 8),
      S(3) => \expon_final_5[11]_i_2_n_0\,
      S(2) => \expon_final_5[11]_i_3_n_0\,
      S(1) => \expon_final_5[11]_i_4_n_0\,
      S(0) => \expon_final_5[11]_i_5_n_0\
    );
\expon_final_5_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => expon_final_5(1),
      Q => \expon_final_5_reg_n_0_[1]\,
      R => rst
    );
\expon_final_5_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => expon_final_5(2),
      Q => \expon_final_5_reg_n_0_[2]\,
      R => rst
    );
\expon_final_5_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => expon_final_5(3),
      Q => \expon_final_5_reg_n_0_[3]\,
      R => rst
    );
\expon_final_5_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \expon_final_5_reg[3]_i_1_n_0\,
      CO(2) => \expon_final_5_reg[3]_i_1_n_1\,
      CO(1) => \expon_final_5_reg[3]_i_1_n_2\,
      CO(0) => \expon_final_5_reg[3]_i_1_n_3\,
      CYINIT => '1',
      DI(3) => expon_final_4(2),
      DI(2) => \expon_final_5[3]_i_2_n_0\,
      DI(1) => \expon_final_5[3]_i_3_n_0\,
      DI(0) => '1',
      O(3 downto 0) => expon_final_5(3 downto 0),
      S(3) => \expon_final_5[3]_i_4_n_0\,
      S(2) => \expon_final_5[3]_i_5_n_0\,
      S(1) => \expon_final_5[3]_i_6_n_0\,
      S(0) => \expon_final_5[3]_i_7_n_0\
    );
\expon_final_5_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => expon_final_5(4),
      Q => \expon_final_5_reg_n_0_[4]\,
      R => rst
    );
\expon_final_5_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => expon_final_5(5),
      Q => \expon_final_5_reg_n_0_[5]\,
      R => rst
    );
\expon_final_5_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => expon_final_5(6),
      Q => \expon_final_5_reg_n_0_[6]\,
      R => rst
    );
\expon_final_5_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => expon_final_5(7),
      Q => \expon_final_5_reg_n_0_[7]\,
      R => rst
    );
\expon_final_5_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \expon_final_5_reg[3]_i_1_n_0\,
      CO(3) => \expon_final_5_reg[7]_i_1_n_0\,
      CO(2) => \expon_final_5_reg[7]_i_1_n_1\,
      CO(1) => \expon_final_5_reg[7]_i_1_n_2\,
      CO(0) => \expon_final_5_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => expon_final_4(6 downto 3),
      O(3 downto 0) => expon_final_5(7 downto 4),
      S(3) => \expon_final_5[7]_i_2_n_0\,
      S(2) => \expon_final_5[7]_i_3_n_0\,
      S(1) => \expon_final_5[7]_i_4_n_0\,
      S(0) => \expon_final_5[7]_i_5_n_0\
    );
\expon_final_5_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => expon_final_5(8),
      Q => \expon_final_5_reg_n_0_[8]\,
      R => rst
    );
\expon_final_5_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => expon_final_5(9),
      Q => \expon_final_5_reg_n_0_[9]\,
      R => rst
    );
\expon_shift_a[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008F80"
    )
        port map (
      I0 => \expon_term[10]_i_2_n_0\,
      I1 => dividend_shift_2(0),
      I2 => enable_signal_2,
      I3 => \expon_shift_a_reg_n_0_[0]\,
      I4 => rst,
      O => \expon_shift_a[0]_i_1_n_0\
    );
\expon_shift_a_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \expon_shift_a[0]_i_1_n_0\,
      Q => \expon_shift_a_reg_n_0_[0]\,
      R => '0'
    );
\expon_shift_b[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008F80"
    )
        port map (
      I0 => \divisor_signal[51]_i_2_n_0\,
      I1 => divisor_shift_2(0),
      I2 => enable_signal_2,
      I3 => \expon_shift_b_reg_n_0_[0]\,
      I4 => rst,
      O => \expon_shift_b[0]_i_1_n_0\
    );
\expon_shift_b_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \expon_shift_b[0]_i_1_n_0\,
      Q => \expon_shift_b_reg_n_0_[0]\,
      R => '0'
    );
\expon_term[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(52),
      O => plusOp(0)
    );
\expon_term[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00105555"
    )
        port map (
      I0 => \expon_term[10]_i_2_n_0\,
      I1 => Q(60),
      I2 => \expon_term[10]_i_3_n_0\,
      I3 => Q(61),
      I4 => Q(62),
      O => plusOp(10)
    );
\expon_term[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \expon_term[7]_i_2_n_0\,
      I1 => \expon_term[10]_i_4_n_0\,
      I2 => Q(61),
      I3 => Q(62),
      I4 => Q(59),
      I5 => Q(60),
      O => \expon_term[10]_i_2_n_0\
    );
\expon_term[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => Q(59),
      I1 => Q(57),
      I2 => Q(55),
      I3 => \expon_term[7]_i_2_n_0\,
      I4 => Q(56),
      I5 => Q(58),
      O => \expon_term[10]_i_3_n_0\
    );
\expon_term[10]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(57),
      I1 => Q(58),
      I2 => Q(55),
      I3 => Q(56),
      O => \expon_term[10]_i_4_n_0\
    );
\expon_term[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => Q(62),
      I1 => Q(61),
      I2 => Q(58),
      I3 => \expon_term[11]_i_2_n_0\,
      I4 => Q(59),
      I5 => Q(60),
      O => plusOp(11)
    );
\expon_term[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => Q(57),
      I1 => Q(55),
      I2 => Q(53),
      I3 => Q(52),
      I4 => Q(54),
      I5 => Q(56),
      O => \expon_term[11]_i_2_n_0\
    );
\expon_term[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(53),
      I1 => Q(52),
      O => \expon_term[1]_i_1_n_0\
    );
\expon_term[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => Q(53),
      I1 => Q(52),
      I2 => Q(54),
      O => plusOp(2)
    );
\expon_term[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => Q(55),
      I1 => Q(53),
      I2 => Q(52),
      I3 => Q(54),
      O => \expon_term[3]_i_1_n_0\
    );
\expon_term[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => Q(55),
      I1 => Q(53),
      I2 => Q(52),
      I3 => Q(54),
      I4 => Q(56),
      O => plusOp(4)
    );
\expon_term[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => Q(56),
      I1 => Q(54),
      I2 => Q(52),
      I3 => Q(53),
      I4 => Q(55),
      I5 => Q(57),
      O => plusOp(5)
    );
\expon_term[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => Q(57),
      I1 => Q(55),
      I2 => \expon_term[7]_i_2_n_0\,
      I3 => Q(56),
      I4 => Q(58),
      O => plusOp(6)
    );
\expon_term[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => Q(58),
      I1 => Q(56),
      I2 => \expon_term[7]_i_2_n_0\,
      I3 => Q(55),
      I4 => Q(57),
      I5 => Q(59),
      O => plusOp(7)
    );
\expon_term[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => Q(54),
      I1 => Q(52),
      I2 => Q(53),
      O => \expon_term[7]_i_2_n_0\
    );
\expon_term[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => Q(60),
      I1 => Q(58),
      I2 => \expon_term[11]_i_2_n_0\,
      I3 => Q(59),
      O => plusOp(8)
    );
\expon_term[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => Q(61),
      I1 => Q(60),
      I2 => Q(59),
      I3 => \expon_term[11]_i_2_n_0\,
      I4 => Q(58),
      O => plusOp(9)
    );
\expon_term_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => plusOp(0),
      Q => expon_term(0),
      R => rst
    );
\expon_term_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => plusOp(10),
      Q => expon_term(10),
      R => rst
    );
\expon_term_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => plusOp(11),
      Q => expon_term(11),
      R => rst
    );
\expon_term_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \expon_term[1]_i_1_n_0\,
      Q => expon_term(1),
      R => rst
    );
\expon_term_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => plusOp(2),
      Q => expon_term(2),
      R => rst
    );
\expon_term_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \expon_term[3]_i_1_n_0\,
      Q => expon_term(3),
      R => rst
    );
\expon_term_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => plusOp(4),
      Q => expon_term(4),
      R => rst
    );
\expon_term_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => plusOp(5),
      Q => expon_term(5),
      R => rst
    );
\expon_term_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => plusOp(6),
      Q => expon_term(6),
      R => rst
    );
\expon_term_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => plusOp(7),
      Q => expon_term(7),
      R => rst
    );
\expon_term_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => plusOp(8),
      Q => expon_term(8),
      R => rst
    );
\expon_term_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => plusOp(9),
      Q => expon_term(9),
      R => rst
    );
expon_uf_1_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => expon_term(1),
      I1 => \expon_uf_term_1_reg[11]_0\(53),
      I2 => \expon_uf_term_1_reg[11]_0\(52),
      I3 => expon_term(0),
      O => expon_uf_1_i_10_n_0
    );
expon_uf_1_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \expon_uf_term_1_reg[11]_0\(59),
      I1 => expon_term(7),
      I2 => \expon_uf_term_1_reg[11]_0\(58),
      I3 => expon_term(6),
      O => expon_uf_1_i_11_n_0
    );
expon_uf_1_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \expon_uf_term_1_reg[11]_0\(57),
      I1 => expon_term(5),
      I2 => \expon_uf_term_1_reg[11]_0\(56),
      I3 => expon_term(4),
      O => expon_uf_1_i_12_n_0
    );
expon_uf_1_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \expon_uf_term_1_reg[11]_0\(55),
      I1 => expon_term(3),
      I2 => \expon_uf_term_1_reg[11]_0\(54),
      I3 => expon_term(2),
      O => expon_uf_1_i_13_n_0
    );
expon_uf_1_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \expon_uf_term_1_reg[11]_0\(53),
      I1 => expon_term(1),
      I2 => \expon_uf_term_1_reg[11]_0\(52),
      I3 => expon_term(0),
      O => expon_uf_1_i_14_n_0
    );
expon_uf_1_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => expon_term(11),
      I1 => \expon_uf_term_1_reg[11]_0\(62),
      I2 => expon_term(10),
      O => expon_uf_1_i_3_n_0
    );
expon_uf_1_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => expon_term(9),
      I1 => \expon_uf_term_1_reg[11]_0\(61),
      I2 => \expon_uf_term_1_reg[11]_0\(60),
      I3 => expon_term(8),
      O => expon_uf_1_i_4_n_0
    );
expon_uf_1_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => expon_term(11),
      I1 => \expon_uf_term_1_reg[11]_0\(62),
      I2 => expon_term(10),
      O => expon_uf_1_i_5_n_0
    );
expon_uf_1_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \expon_uf_term_1_reg[11]_0\(61),
      I1 => expon_term(9),
      I2 => \expon_uf_term_1_reg[11]_0\(60),
      I3 => expon_term(8),
      O => expon_uf_1_i_6_n_0
    );
expon_uf_1_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => expon_term(7),
      I1 => \expon_uf_term_1_reg[11]_0\(59),
      I2 => \expon_uf_term_1_reg[11]_0\(58),
      I3 => expon_term(6),
      O => expon_uf_1_i_7_n_0
    );
expon_uf_1_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => expon_term(5),
      I1 => \expon_uf_term_1_reg[11]_0\(57),
      I2 => \expon_uf_term_1_reg[11]_0\(56),
      I3 => expon_term(4),
      O => expon_uf_1_i_8_n_0
    );
expon_uf_1_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => expon_term(3),
      I1 => \expon_uf_term_1_reg[11]_0\(55),
      I2 => \expon_uf_term_1_reg[11]_0\(54),
      I3 => expon_term(2),
      O => expon_uf_1_i_9_n_0
    );
expon_uf_1_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => expon_uf_1_reg_i_1_n_2,
      Q => expon_uf_1,
      R => rst
    );
expon_uf_1_reg_i_1: unisim.vcomponents.CARRY4
     port map (
      CI => expon_uf_1_reg_i_2_n_0,
      CO(3 downto 2) => NLW_expon_uf_1_reg_i_1_CO_UNCONNECTED(3 downto 2),
      CO(1) => expon_uf_1_reg_i_1_n_2,
      CO(0) => expon_uf_1_reg_i_1_n_3,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => expon_uf_1_i_3_n_0,
      DI(0) => expon_uf_1_i_4_n_0,
      O(3 downto 0) => NLW_expon_uf_1_reg_i_1_O_UNCONNECTED(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => expon_uf_1_i_5_n_0,
      S(0) => expon_uf_1_i_6_n_0
    );
expon_uf_1_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => expon_uf_1_reg_i_2_n_0,
      CO(2) => expon_uf_1_reg_i_2_n_1,
      CO(1) => expon_uf_1_reg_i_2_n_2,
      CO(0) => expon_uf_1_reg_i_2_n_3,
      CYINIT => '0',
      DI(3) => expon_uf_1_i_7_n_0,
      DI(2) => expon_uf_1_i_8_n_0,
      DI(1) => expon_uf_1_i_9_n_0,
      DI(0) => expon_uf_1_i_10_n_0,
      O(3 downto 0) => NLW_expon_uf_1_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => expon_uf_1_i_11_n_0,
      S(2) => expon_uf_1_i_12_n_0,
      S(1) => expon_uf_1_i_13_n_0,
      S(0) => expon_uf_1_i_14_n_0
    );
expon_uf_2_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \expon_final_2__0\(10),
      I1 => \expon_final_2__0\(11),
      O => expon_uf_2_i_3_n_0
    );
expon_uf_2_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \expon_final_2__0\(8),
      I1 => \expon_final_2__0\(9),
      O => expon_uf_2_i_4_n_0
    );
expon_uf_2_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \expon_final_2__0\(0),
      I1 => \expon_shift_a_reg_n_0_[0]\,
      I2 => \expon_final_2__0\(1),
      O => expon_uf_2_i_5_n_0
    );
expon_uf_2_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \expon_final_2__0\(6),
      I1 => \expon_final_2__0\(7),
      O => expon_uf_2_i_6_n_0
    );
expon_uf_2_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \expon_final_2__0\(4),
      I1 => \expon_final_2__0\(5),
      O => expon_uf_2_i_7_n_0
    );
expon_uf_2_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \expon_final_2__0\(2),
      I1 => \expon_final_2__0\(3),
      O => expon_uf_2_i_8_n_0
    );
expon_uf_2_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \expon_shift_a_reg_n_0_[0]\,
      I1 => \expon_final_2__0\(0),
      I2 => \expon_final_2__0\(1),
      O => expon_uf_2_i_9_n_0
    );
expon_uf_2_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => expon_uf_2_reg_i_1_n_2,
      Q => expon_uf_2,
      R => rst
    );
expon_uf_2_reg_i_1: unisim.vcomponents.CARRY4
     port map (
      CI => expon_uf_2_reg_i_2_n_0,
      CO(3 downto 2) => NLW_expon_uf_2_reg_i_1_CO_UNCONNECTED(3 downto 2),
      CO(1) => expon_uf_2_reg_i_1_n_2,
      CO(0) => expon_uf_2_reg_i_1_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_expon_uf_2_reg_i_1_O_UNCONNECTED(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => expon_uf_2_i_3_n_0,
      S(0) => expon_uf_2_i_4_n_0
    );
expon_uf_2_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => expon_uf_2_reg_i_2_n_0,
      CO(2) => expon_uf_2_reg_i_2_n_1,
      CO(1) => expon_uf_2_reg_i_2_n_2,
      CO(0) => expon_uf_2_reg_i_2_n_3,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => expon_uf_2_i_5_n_0,
      O(3 downto 0) => NLW_expon_uf_2_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => expon_uf_2_i_6_n_0,
      S(2) => expon_uf_2_i_7_n_0,
      S(1) => expon_uf_2_i_8_n_0,
      S(0) => expon_uf_2_i_9_n_0
    );
expon_uf_gt_maxshift_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \gtOp_inferred__1/expon_uf_gt_maxshift_i_1_n_0\,
      Q => expon_uf_gt_maxshift,
      R => rst
    );
\expon_uf_term_1[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => rst,
      I1 => expon_uf_1,
      I2 => enable_signal_2,
      O => \expon_uf_term_1[11]_i_1_n_0\
    );
\expon_uf_term_1[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => expon_term(11),
      O => \expon_uf_term_1[11]_i_3_n_0\
    );
\expon_uf_term_1[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \expon_uf_term_1_reg[11]_0\(62),
      I1 => expon_term(10),
      O => \expon_uf_term_1[11]_i_4_n_0\
    );
\expon_uf_term_1[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \expon_uf_term_1_reg[11]_0\(61),
      I1 => expon_term(9),
      O => \expon_uf_term_1[11]_i_5_n_0\
    );
\expon_uf_term_1[11]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \expon_uf_term_1_reg[11]_0\(60),
      I1 => expon_term(8),
      O => \expon_uf_term_1[11]_i_6_n_0\
    );
\expon_uf_term_1[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \expon_uf_term_1_reg[11]_0\(55),
      I1 => expon_term(3),
      O => \expon_uf_term_1[3]_i_2_n_0\
    );
\expon_uf_term_1[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \expon_uf_term_1_reg[11]_0\(54),
      I1 => expon_term(2),
      O => \expon_uf_term_1[3]_i_3_n_0\
    );
\expon_uf_term_1[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \expon_uf_term_1_reg[11]_0\(53),
      I1 => expon_term(1),
      O => \expon_uf_term_1[3]_i_4_n_0\
    );
\expon_uf_term_1[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \expon_uf_term_1_reg[11]_0\(52),
      I1 => expon_term(0),
      O => \expon_uf_term_1[3]_i_5_n_0\
    );
\expon_uf_term_1[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \expon_uf_term_1_reg[11]_0\(59),
      I1 => expon_term(7),
      O => \expon_uf_term_1[7]_i_2_n_0\
    );
\expon_uf_term_1[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \expon_uf_term_1_reg[11]_0\(58),
      I1 => expon_term(6),
      O => \expon_uf_term_1[7]_i_3_n_0\
    );
\expon_uf_term_1[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \expon_uf_term_1_reg[11]_0\(57),
      I1 => expon_term(5),
      O => \expon_uf_term_1[7]_i_4_n_0\
    );
\expon_uf_term_1[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \expon_uf_term_1_reg[11]_0\(56),
      I1 => expon_term(4),
      O => \expon_uf_term_1[7]_i_5_n_0\
    );
\expon_uf_term_1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \expon_uf_term_1_reg[3]_i_1_n_7\,
      Q => \expon_uf_term_1__0\(0),
      R => \expon_uf_term_1[11]_i_1_n_0\
    );
\expon_uf_term_1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \expon_uf_term_1_reg[11]_i_2_n_5\,
      Q => \expon_uf_term_1__0\(10),
      R => \expon_uf_term_1[11]_i_1_n_0\
    );
\expon_uf_term_1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \expon_uf_term_1_reg[11]_i_2_n_4\,
      Q => \expon_uf_term_1__0\(11),
      R => \expon_uf_term_1[11]_i_1_n_0\
    );
\expon_uf_term_1_reg[11]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \expon_uf_term_1_reg[7]_i_1_n_0\,
      CO(3) => \NLW_expon_uf_term_1_reg[11]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \expon_uf_term_1_reg[11]_i_2_n_1\,
      CO(1) => \expon_uf_term_1_reg[11]_i_2_n_2\,
      CO(0) => \expon_uf_term_1_reg[11]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \expon_uf_term_1_reg[11]_0\(62 downto 60),
      O(3) => \expon_uf_term_1_reg[11]_i_2_n_4\,
      O(2) => \expon_uf_term_1_reg[11]_i_2_n_5\,
      O(1) => \expon_uf_term_1_reg[11]_i_2_n_6\,
      O(0) => \expon_uf_term_1_reg[11]_i_2_n_7\,
      S(3) => \expon_uf_term_1[11]_i_3_n_0\,
      S(2) => \expon_uf_term_1[11]_i_4_n_0\,
      S(1) => \expon_uf_term_1[11]_i_5_n_0\,
      S(0) => \expon_uf_term_1[11]_i_6_n_0\
    );
\expon_uf_term_1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \expon_uf_term_1_reg[3]_i_1_n_6\,
      Q => \expon_uf_term_1__0\(1),
      R => \expon_uf_term_1[11]_i_1_n_0\
    );
\expon_uf_term_1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \expon_uf_term_1_reg[3]_i_1_n_5\,
      Q => \expon_uf_term_1__0\(2),
      R => \expon_uf_term_1[11]_i_1_n_0\
    );
\expon_uf_term_1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \expon_uf_term_1_reg[3]_i_1_n_4\,
      Q => \expon_uf_term_1__0\(3),
      R => \expon_uf_term_1[11]_i_1_n_0\
    );
\expon_uf_term_1_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \expon_uf_term_1_reg[3]_i_1_n_0\,
      CO(2) => \expon_uf_term_1_reg[3]_i_1_n_1\,
      CO(1) => \expon_uf_term_1_reg[3]_i_1_n_2\,
      CO(0) => \expon_uf_term_1_reg[3]_i_1_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => \expon_uf_term_1_reg[11]_0\(55 downto 52),
      O(3) => \expon_uf_term_1_reg[3]_i_1_n_4\,
      O(2) => \expon_uf_term_1_reg[3]_i_1_n_5\,
      O(1) => \expon_uf_term_1_reg[3]_i_1_n_6\,
      O(0) => \expon_uf_term_1_reg[3]_i_1_n_7\,
      S(3) => \expon_uf_term_1[3]_i_2_n_0\,
      S(2) => \expon_uf_term_1[3]_i_3_n_0\,
      S(1) => \expon_uf_term_1[3]_i_4_n_0\,
      S(0) => \expon_uf_term_1[3]_i_5_n_0\
    );
\expon_uf_term_1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \expon_uf_term_1_reg[7]_i_1_n_7\,
      Q => \expon_uf_term_1__0\(4),
      R => \expon_uf_term_1[11]_i_1_n_0\
    );
\expon_uf_term_1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \expon_uf_term_1_reg[7]_i_1_n_6\,
      Q => \expon_uf_term_1__0\(5),
      R => \expon_uf_term_1[11]_i_1_n_0\
    );
\expon_uf_term_1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \expon_uf_term_1_reg[7]_i_1_n_5\,
      Q => \expon_uf_term_1__0\(6),
      R => \expon_uf_term_1[11]_i_1_n_0\
    );
\expon_uf_term_1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \expon_uf_term_1_reg[7]_i_1_n_4\,
      Q => \expon_uf_term_1__0\(7),
      R => \expon_uf_term_1[11]_i_1_n_0\
    );
\expon_uf_term_1_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \expon_uf_term_1_reg[3]_i_1_n_0\,
      CO(3) => \expon_uf_term_1_reg[7]_i_1_n_0\,
      CO(2) => \expon_uf_term_1_reg[7]_i_1_n_1\,
      CO(1) => \expon_uf_term_1_reg[7]_i_1_n_2\,
      CO(0) => \expon_uf_term_1_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \expon_uf_term_1_reg[11]_0\(59 downto 56),
      O(3) => \expon_uf_term_1_reg[7]_i_1_n_4\,
      O(2) => \expon_uf_term_1_reg[7]_i_1_n_5\,
      O(1) => \expon_uf_term_1_reg[7]_i_1_n_6\,
      O(0) => \expon_uf_term_1_reg[7]_i_1_n_7\,
      S(3) => \expon_uf_term_1[7]_i_2_n_0\,
      S(2) => \expon_uf_term_1[7]_i_3_n_0\,
      S(1) => \expon_uf_term_1[7]_i_4_n_0\,
      S(0) => \expon_uf_term_1[7]_i_5_n_0\
    );
\expon_uf_term_1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \expon_uf_term_1_reg[11]_i_2_n_7\,
      Q => \expon_uf_term_1__0\(8),
      R => \expon_uf_term_1[11]_i_1_n_0\
    );
\expon_uf_term_1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \expon_uf_term_1_reg[11]_i_2_n_6\,
      Q => \expon_uf_term_1__0\(9),
      R => \expon_uf_term_1[11]_i_1_n_0\
    );
\expon_uf_term_2[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => rst,
      I1 => expon_uf_2,
      I2 => enable_signal_2,
      O => \expon_uf_term_2[11]_i_1_n_0\
    );
\expon_uf_term_2[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \expon_final_2__0\(11),
      O => \expon_uf_term_2[11]_i_3_n_0\
    );
\expon_uf_term_2[11]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \expon_final_2__0\(10),
      O => \expon_uf_term_2[11]_i_4_n_0\
    );
\expon_uf_term_2[11]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \expon_final_2__0\(9),
      O => \expon_uf_term_2[11]_i_5_n_0\
    );
\expon_uf_term_2[11]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \expon_final_2__0\(8),
      O => \expon_uf_term_2[11]_i_6_n_0\
    );
\expon_uf_term_2[3]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \expon_final_2__0\(3),
      O => \expon_uf_term_2[3]_i_2_n_0\
    );
\expon_uf_term_2[3]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \expon_final_2__0\(2),
      O => \expon_uf_term_2[3]_i_3_n_0\
    );
\expon_uf_term_2[3]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \expon_final_2__0\(1),
      O => \expon_uf_term_2[3]_i_4_n_0\
    );
\expon_uf_term_2[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \expon_shift_a_reg_n_0_[0]\,
      I1 => \expon_final_2__0\(0),
      O => \expon_uf_term_2[3]_i_5_n_0\
    );
\expon_uf_term_2[7]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \expon_final_2__0\(7),
      O => \expon_uf_term_2[7]_i_2_n_0\
    );
\expon_uf_term_2[7]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \expon_final_2__0\(6),
      O => \expon_uf_term_2[7]_i_3_n_0\
    );
\expon_uf_term_2[7]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \expon_final_2__0\(5),
      O => \expon_uf_term_2[7]_i_4_n_0\
    );
\expon_uf_term_2[7]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \expon_final_2__0\(4),
      O => \expon_uf_term_2[7]_i_5_n_0\
    );
\expon_uf_term_2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => minusOp2_out(0),
      Q => \expon_uf_term_2__0\(0),
      R => \expon_uf_term_2[11]_i_1_n_0\
    );
\expon_uf_term_2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => minusOp2_out(10),
      Q => \expon_uf_term_2__0\(10),
      R => \expon_uf_term_2[11]_i_1_n_0\
    );
\expon_uf_term_2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => minusOp2_out(11),
      Q => \expon_uf_term_2__0\(11),
      R => \expon_uf_term_2[11]_i_1_n_0\
    );
\expon_uf_term_2_reg[11]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \expon_uf_term_2_reg[7]_i_1_n_0\,
      CO(3) => \NLW_expon_uf_term_2_reg[11]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \expon_uf_term_2_reg[11]_i_2_n_1\,
      CO(1) => \expon_uf_term_2_reg[11]_i_2_n_2\,
      CO(0) => \expon_uf_term_2_reg[11]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => minusOp2_out(11 downto 8),
      S(3) => \expon_uf_term_2[11]_i_3_n_0\,
      S(2) => \expon_uf_term_2[11]_i_4_n_0\,
      S(1) => \expon_uf_term_2[11]_i_5_n_0\,
      S(0) => \expon_uf_term_2[11]_i_6_n_0\
    );
\expon_uf_term_2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => minusOp2_out(1),
      Q => \expon_uf_term_2__0\(1),
      R => \expon_uf_term_2[11]_i_1_n_0\
    );
\expon_uf_term_2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => minusOp2_out(2),
      Q => \expon_uf_term_2__0\(2),
      R => \expon_uf_term_2[11]_i_1_n_0\
    );
\expon_uf_term_2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => minusOp2_out(3),
      Q => \expon_uf_term_2__0\(3),
      R => \expon_uf_term_2[11]_i_1_n_0\
    );
\expon_uf_term_2_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \expon_uf_term_2_reg[3]_i_1_n_0\,
      CO(2) => \expon_uf_term_2_reg[3]_i_1_n_1\,
      CO(1) => \expon_uf_term_2_reg[3]_i_1_n_2\,
      CO(0) => \expon_uf_term_2_reg[3]_i_1_n_3\,
      CYINIT => '1',
      DI(3 downto 1) => B"000",
      DI(0) => \expon_shift_a_reg_n_0_[0]\,
      O(3 downto 0) => minusOp2_out(3 downto 0),
      S(3) => \expon_uf_term_2[3]_i_2_n_0\,
      S(2) => \expon_uf_term_2[3]_i_3_n_0\,
      S(1) => \expon_uf_term_2[3]_i_4_n_0\,
      S(0) => \expon_uf_term_2[3]_i_5_n_0\
    );
\expon_uf_term_2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => minusOp2_out(4),
      Q => \expon_uf_term_2__0\(4),
      R => \expon_uf_term_2[11]_i_1_n_0\
    );
\expon_uf_term_2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => minusOp2_out(5),
      Q => \expon_uf_term_2__0\(5),
      R => \expon_uf_term_2[11]_i_1_n_0\
    );
\expon_uf_term_2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => minusOp2_out(6),
      Q => \expon_uf_term_2__0\(6),
      R => \expon_uf_term_2[11]_i_1_n_0\
    );
\expon_uf_term_2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => minusOp2_out(7),
      Q => \expon_uf_term_2__0\(7),
      R => \expon_uf_term_2[11]_i_1_n_0\
    );
\expon_uf_term_2_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \expon_uf_term_2_reg[3]_i_1_n_0\,
      CO(3) => \expon_uf_term_2_reg[7]_i_1_n_0\,
      CO(2) => \expon_uf_term_2_reg[7]_i_1_n_1\,
      CO(1) => \expon_uf_term_2_reg[7]_i_1_n_2\,
      CO(0) => \expon_uf_term_2_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => minusOp2_out(7 downto 4),
      S(3) => \expon_uf_term_2[7]_i_2_n_0\,
      S(2) => \expon_uf_term_2[7]_i_3_n_0\,
      S(1) => \expon_uf_term_2[7]_i_4_n_0\,
      S(0) => \expon_uf_term_2[7]_i_5_n_0\
    );
\expon_uf_term_2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => minusOp2_out(8),
      Q => \expon_uf_term_2__0\(8),
      R => \expon_uf_term_2[11]_i_1_n_0\
    );
\expon_uf_term_2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => minusOp2_out(9),
      Q => \expon_uf_term_2__0\(9),
      R => \expon_uf_term_2[11]_i_1_n_0\
    );
\expon_uf_term_3[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \expon_uf_term_2__0\(11),
      I1 => \expon_uf_term_1__0\(11),
      O => \expon_uf_term_3[11]_i_2_n_0\
    );
\expon_uf_term_3[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \expon_uf_term_2__0\(10),
      I1 => \expon_uf_term_1__0\(10),
      O => \expon_uf_term_3[11]_i_3_n_0\
    );
\expon_uf_term_3[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \expon_uf_term_2__0\(9),
      I1 => \expon_uf_term_1__0\(9),
      O => \expon_uf_term_3[11]_i_4_n_0\
    );
\expon_uf_term_3[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \expon_uf_term_2__0\(8),
      I1 => \expon_uf_term_1__0\(8),
      O => \expon_uf_term_3[11]_i_5_n_0\
    );
\expon_uf_term_3[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \expon_uf_term_2__0\(3),
      I1 => \expon_uf_term_1__0\(3),
      O => \expon_uf_term_3[3]_i_2_n_0\
    );
\expon_uf_term_3[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \expon_uf_term_2__0\(2),
      I1 => \expon_uf_term_1__0\(2),
      O => \expon_uf_term_3[3]_i_3_n_0\
    );
\expon_uf_term_3[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \expon_uf_term_2__0\(1),
      I1 => \expon_uf_term_1__0\(1),
      O => \expon_uf_term_3[3]_i_4_n_0\
    );
\expon_uf_term_3[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \expon_uf_term_2__0\(0),
      I1 => \expon_uf_term_1__0\(0),
      O => \expon_uf_term_3[3]_i_5_n_0\
    );
\expon_uf_term_3[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \expon_uf_term_2__0\(7),
      I1 => \expon_uf_term_1__0\(7),
      O => \expon_uf_term_3[7]_i_2_n_0\
    );
\expon_uf_term_3[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \expon_uf_term_2__0\(6),
      I1 => \expon_uf_term_1__0\(6),
      O => \expon_uf_term_3[7]_i_3_n_0\
    );
\expon_uf_term_3[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \expon_uf_term_2__0\(5),
      I1 => \expon_uf_term_1__0\(5),
      O => \expon_uf_term_3[7]_i_4_n_0\
    );
\expon_uf_term_3[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \expon_uf_term_2__0\(4),
      I1 => \expon_uf_term_1__0\(4),
      O => \expon_uf_term_3[7]_i_5_n_0\
    );
\expon_uf_term_3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => plusOp5_out(0),
      Q => expon_uf_term_3(0),
      R => rst
    );
\expon_uf_term_3_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => plusOp5_out(10),
      Q => expon_uf_term_3(10),
      R => rst
    );
\expon_uf_term_3_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => plusOp5_out(11),
      Q => expon_uf_term_3(11),
      R => rst
    );
\expon_uf_term_3_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \expon_uf_term_3_reg[7]_i_1_n_0\,
      CO(3) => \NLW_expon_uf_term_3_reg[11]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \expon_uf_term_3_reg[11]_i_1_n_1\,
      CO(1) => \expon_uf_term_3_reg[11]_i_1_n_2\,
      CO(0) => \expon_uf_term_3_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \expon_uf_term_2__0\(10 downto 8),
      O(3 downto 0) => plusOp5_out(11 downto 8),
      S(3) => \expon_uf_term_3[11]_i_2_n_0\,
      S(2) => \expon_uf_term_3[11]_i_3_n_0\,
      S(1) => \expon_uf_term_3[11]_i_4_n_0\,
      S(0) => \expon_uf_term_3[11]_i_5_n_0\
    );
\expon_uf_term_3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => plusOp5_out(1),
      Q => expon_uf_term_3(1),
      R => rst
    );
\expon_uf_term_3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => plusOp5_out(2),
      Q => expon_uf_term_3(2),
      R => rst
    );
\expon_uf_term_3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => plusOp5_out(3),
      Q => expon_uf_term_3(3),
      R => rst
    );
\expon_uf_term_3_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \expon_uf_term_3_reg[3]_i_1_n_0\,
      CO(2) => \expon_uf_term_3_reg[3]_i_1_n_1\,
      CO(1) => \expon_uf_term_3_reg[3]_i_1_n_2\,
      CO(0) => \expon_uf_term_3_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \expon_uf_term_2__0\(3 downto 0),
      O(3 downto 0) => plusOp5_out(3 downto 0),
      S(3) => \expon_uf_term_3[3]_i_2_n_0\,
      S(2) => \expon_uf_term_3[3]_i_3_n_0\,
      S(1) => \expon_uf_term_3[3]_i_4_n_0\,
      S(0) => \expon_uf_term_3[3]_i_5_n_0\
    );
\expon_uf_term_3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => plusOp5_out(4),
      Q => expon_uf_term_3(4),
      R => rst
    );
\expon_uf_term_3_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => plusOp5_out(5),
      Q => expon_uf_term_3(5),
      R => rst
    );
\expon_uf_term_3_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => plusOp5_out(6),
      Q => expon_uf_term_3(6),
      R => rst
    );
\expon_uf_term_3_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => plusOp5_out(7),
      Q => expon_uf_term_3(7),
      R => rst
    );
\expon_uf_term_3_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \expon_uf_term_3_reg[3]_i_1_n_0\,
      CO(3) => \expon_uf_term_3_reg[7]_i_1_n_0\,
      CO(2) => \expon_uf_term_3_reg[7]_i_1_n_1\,
      CO(1) => \expon_uf_term_3_reg[7]_i_1_n_2\,
      CO(0) => \expon_uf_term_3_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \expon_uf_term_2__0\(7 downto 4),
      O(3 downto 0) => plusOp5_out(7 downto 4),
      S(3) => \expon_uf_term_3[7]_i_2_n_0\,
      S(2) => \expon_uf_term_3[7]_i_3_n_0\,
      S(1) => \expon_uf_term_3[7]_i_4_n_0\,
      S(0) => \expon_uf_term_3[7]_i_5_n_0\
    );
\expon_uf_term_3_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => plusOp5_out(8),
      Q => expon_uf_term_3(8),
      R => rst
    );
\expon_uf_term_3_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => plusOp5_out(9),
      Q => expon_uf_term_3(9),
      R => rst
    );
\expon_uf_term_4[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => rst,
      I1 => expon_uf_gt_maxshift,
      I2 => enable_signal_2,
      O => \expon_uf_term_4[11]_i_1_n_0\
    );
\expon_uf_term_4[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => expon_uf_term_3(2),
      I1 => expon_uf_gt_maxshift,
      I2 => enable_signal_2,
      I3 => \expon_uf_term_4_reg_n_0_[2]\,
      O => \expon_uf_term_4[2]_i_1_n_0\
    );
\expon_uf_term_4[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => expon_uf_term_3(4),
      I1 => expon_uf_gt_maxshift,
      I2 => enable_signal_2,
      I3 => \expon_uf_term_4_reg_n_0_[4]\,
      O => \expon_uf_term_4[4]_i_1_n_0\
    );
\expon_uf_term_4[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => expon_uf_term_3(5),
      I1 => expon_uf_gt_maxshift,
      I2 => enable_signal_2,
      I3 => \expon_uf_term_4_reg_n_0_[5]\,
      O => \expon_uf_term_4[5]_i_1_n_0\
    );
\expon_uf_term_4_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => expon_uf_term_3(0),
      Q => \expon_uf_term_4_reg_n_0_[0]\,
      R => \expon_uf_term_4[11]_i_1_n_0\
    );
\expon_uf_term_4_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => expon_uf_term_3(10),
      Q => \expon_uf_term_4_reg_n_0_[10]\,
      R => \expon_uf_term_4[11]_i_1_n_0\
    );
\expon_uf_term_4_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => expon_uf_term_3(11),
      Q => \expon_uf_term_4_reg_n_0_[11]\,
      R => \expon_uf_term_4[11]_i_1_n_0\
    );
\expon_uf_term_4_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => expon_uf_term_3(1),
      Q => \expon_uf_term_4_reg_n_0_[1]\,
      R => \expon_uf_term_4[11]_i_1_n_0\
    );
\expon_uf_term_4_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \expon_uf_term_4[2]_i_1_n_0\,
      Q => \expon_uf_term_4_reg_n_0_[2]\,
      R => rst
    );
\expon_uf_term_4_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => expon_uf_term_3(3),
      Q => \expon_uf_term_4_reg_n_0_[3]\,
      R => \expon_uf_term_4[11]_i_1_n_0\
    );
\expon_uf_term_4_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \expon_uf_term_4[4]_i_1_n_0\,
      Q => \expon_uf_term_4_reg_n_0_[4]\,
      R => rst
    );
\expon_uf_term_4_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \expon_uf_term_4[5]_i_1_n_0\,
      Q => \expon_uf_term_4_reg_n_0_[5]\,
      R => rst
    );
\expon_uf_term_4_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => expon_uf_term_3(6),
      Q => \expon_uf_term_4_reg_n_0_[6]\,
      R => \expon_uf_term_4[11]_i_1_n_0\
    );
\expon_uf_term_4_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => expon_uf_term_3(7),
      Q => \expon_uf_term_4_reg_n_0_[7]\,
      R => \expon_uf_term_4[11]_i_1_n_0\
    );
\expon_uf_term_4_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => expon_uf_term_3(8),
      Q => \expon_uf_term_4_reg_n_0_[8]\,
      R => \expon_uf_term_4[11]_i_1_n_0\
    );
\expon_uf_term_4_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => expon_uf_term_3(9),
      Q => \expon_uf_term_4_reg_n_0_[9]\,
      R => \expon_uf_term_4[11]_i_1_n_0\
    );
\exponent_out[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABAAAAAAAA"
    )
        port map (
      I0 => rst,
      I1 => \exponent_out[11]_i_2_n_0\,
      I2 => \exponent_out[11]_i_3_n_0\,
      I3 => \exponent_out[11]_i_4_n_0\,
      I4 => \exponent_out[11]_i_5_n_0\,
      I5 => \expon_term[10]_i_2_n_0\,
      O => \exponent_out[11]_i_1_n_0\
    );
\exponent_out[11]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => Q(45),
      I1 => Q(43),
      I2 => Q(31),
      I3 => Q(13),
      I4 => \exponent_out[11]_i_14_n_0\,
      O => \exponent_out[11]_i_10_n_0\
    );
\exponent_out[11]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(8),
      I1 => Q(11),
      I2 => Q(12),
      I3 => Q(20),
      O => \exponent_out[11]_i_11_n_0\
    );
\exponent_out[11]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(22),
      I1 => Q(39),
      I2 => Q(19),
      I3 => Q(37),
      O => \exponent_out[11]_i_12_n_0\
    );
\exponent_out[11]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(29),
      I1 => Q(34),
      I2 => Q(17),
      I3 => Q(50),
      O => \exponent_out[11]_i_13_n_0\
    );
\exponent_out[11]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(10),
      I1 => Q(14),
      I2 => Q(4),
      I3 => Q(41),
      O => \exponent_out[11]_i_14_n_0\
    );
\exponent_out[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \exponent_out[11]_i_6_n_0\,
      I1 => Q(46),
      I2 => Q(48),
      I3 => Q(36),
      I4 => Q(51),
      I5 => \exponent_out[11]_i_7_n_0\,
      O => \exponent_out[11]_i_2_n_0\
    );
\exponent_out[11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => Q(23),
      I1 => Q(0),
      I2 => Q(33),
      I3 => Q(32),
      I4 => \exponent_out[11]_i_8_n_0\,
      O => \exponent_out[11]_i_3_n_0\
    );
\exponent_out[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \exponent_out[11]_i_9_n_0\,
      I1 => Q(25),
      I2 => Q(35),
      I3 => Q(16),
      I4 => Q(24),
      I5 => \exponent_out[11]_i_10_n_0\,
      O => \exponent_out[11]_i_4_n_0\
    );
\exponent_out[11]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => Q(15),
      I1 => Q(6),
      I2 => Q(21),
      I3 => Q(9),
      I4 => \exponent_out[11]_i_11_n_0\,
      I5 => \exponent_out[11]_i_12_n_0\,
      O => \exponent_out[11]_i_5_n_0\
    );
\exponent_out[11]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(5),
      I1 => Q(30),
      I2 => Q(26),
      I3 => Q(38),
      O => \exponent_out[11]_i_6_n_0\
    );
\exponent_out[11]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => Q(44),
      I1 => Q(7),
      I2 => Q(28),
      I3 => Q(3),
      I4 => \exponent_out[11]_i_13_n_0\,
      O => \exponent_out[11]_i_7_n_0\
    );
\exponent_out[11]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(40),
      I1 => Q(49),
      I2 => Q(18),
      I3 => Q(47),
      O => \exponent_out[11]_i_8_n_0\
    );
\exponent_out[11]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => Q(27),
      I3 => Q(42),
      O => \exponent_out[11]_i_9_n_0\
    );
\exponent_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \expon_final_5_reg_n_0_[0]\,
      Q => \exponent_out_reg[10]_0\(0),
      R => \exponent_out[11]_i_1_n_0\
    );
\exponent_out_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \expon_final_5_reg_n_0_[10]\,
      Q => \exponent_out_reg[10]_0\(10),
      R => \exponent_out[11]_i_1_n_0\
    );
\exponent_out_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \expon_final_5_reg_n_0_[11]\,
      Q => exponent_out(11),
      R => \exponent_out[11]_i_1_n_0\
    );
\exponent_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \expon_final_5_reg_n_0_[1]\,
      Q => \exponent_out_reg[10]_0\(1),
      R => \exponent_out[11]_i_1_n_0\
    );
\exponent_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \expon_final_5_reg_n_0_[2]\,
      Q => \exponent_out_reg[10]_0\(2),
      R => \exponent_out[11]_i_1_n_0\
    );
\exponent_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \expon_final_5_reg_n_0_[3]\,
      Q => \exponent_out_reg[10]_0\(3),
      R => \exponent_out[11]_i_1_n_0\
    );
\exponent_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \expon_final_5_reg_n_0_[4]\,
      Q => \exponent_out_reg[10]_0\(4),
      R => \exponent_out[11]_i_1_n_0\
    );
\exponent_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \expon_final_5_reg_n_0_[5]\,
      Q => \exponent_out_reg[10]_0\(5),
      R => \exponent_out[11]_i_1_n_0\
    );
\exponent_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \expon_final_5_reg_n_0_[6]\,
      Q => \exponent_out_reg[10]_0\(6),
      R => \exponent_out[11]_i_1_n_0\
    );
\exponent_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \expon_final_5_reg_n_0_[7]\,
      Q => \exponent_out_reg[10]_0\(7),
      R => \exponent_out[11]_i_1_n_0\
    );
\exponent_out_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \expon_final_5_reg_n_0_[8]\,
      Q => \exponent_out_reg[10]_0\(8),
      R => \exponent_out[11]_i_1_n_0\
    );
\exponent_out_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \expon_final_5_reg_n_0_[9]\,
      Q => \exponent_out_reg[10]_0\(9),
      R => \exponent_out[11]_i_1_n_0\
    );
\exponent_round[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000B800"
    )
        port map (
      I0 => exponent_out(11),
      I1 => \mantissa_round_reg[0]_2\(0),
      I2 => exponent_5(0),
      I3 => \mantissa_round_reg[0]_2\(1),
      I4 => \mantissa_round_reg[0]_2\(2),
      O => \exponent_out_reg[11]_0\(0)
    );
\gtOp_inferred__1/expon_uf_gt_maxshift_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => expon_uf_term_3(7),
      I1 => expon_uf_term_3(8),
      I2 => expon_uf_term_3(6),
      I3 => \gtOp_inferred__1/expon_uf_gt_maxshift_i_2_n_0\,
      I4 => expon_uf_term_3(9),
      I5 => expon_uf_term_3(10),
      O => \gtOp_inferred__1/expon_uf_gt_maxshift_i_1_n_0\
    );
\gtOp_inferred__1/expon_uf_gt_maxshift_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEAAAAA"
    )
        port map (
      I0 => expon_uf_term_3(11),
      I1 => expon_uf_term_3(5),
      I2 => expon_uf_term_3(3),
      I3 => expon_uf_term_3(2),
      I4 => expon_uf_term_3(4),
      O => \gtOp_inferred__1/expon_uf_gt_maxshift_i_2_n_0\
    );
\mantissa_1[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \mantissa_1[0]_i_2_n_0\,
      I1 => \expon_uf_term_4_reg_n_0_[1]\,
      I2 => \mantissa_1[0]_i_3_n_0\,
      I3 => \expon_uf_term_4_reg_n_0_[0]\,
      I4 => \mantissa_1[1]_i_2_n_0\,
      I5 => \mantissa_1[51]_i_2_n_0\,
      O => SHR(0)
    );
\mantissa_1[0]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => ARG(28),
      I1 => \expon_uf_term_4_reg_n_0_[4]\,
      I2 => ARG(44),
      I3 => \expon_uf_term_4_reg_n_0_[5]\,
      I4 => ARG(12),
      O => \mantissa_1[0]_i_10_n_0\
    );
\mantissa_1[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ARG(52),
      I1 => ARG(20),
      I2 => \expon_uf_term_4_reg_n_0_[4]\,
      I3 => ARG(36),
      I4 => \expon_uf_term_4_reg_n_0_[5]\,
      I5 => ARG(4),
      O => \mantissa_1[0]_i_11_n_0\
    );
\mantissa_1[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB833B8CCB800"
    )
        port map (
      I0 => \mantissa_1[0]_i_4_n_0\,
      I1 => \expon_uf_term_4_reg_n_0_[3]\,
      I2 => \mantissa_1[0]_i_5_n_0\,
      I3 => \expon_uf_term_4_reg_n_0_[2]\,
      I4 => \mantissa_1[0]_i_6_n_0\,
      I5 => \mantissa_1[0]_i_7_n_0\,
      O => \mantissa_1[0]_i_2_n_0\
    );
\mantissa_1[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mantissa_1[0]_i_8_n_0\,
      I1 => \mantissa_1[0]_i_9_n_0\,
      I2 => \expon_uf_term_4_reg_n_0_[2]\,
      I3 => \mantissa_1[0]_i_10_n_0\,
      I4 => \expon_uf_term_4_reg_n_0_[3]\,
      I5 => \mantissa_1[0]_i_11_n_0\,
      O => \mantissa_1[0]_i_3_n_0\
    );
\mantissa_1[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => ARG(30),
      I1 => \expon_uf_term_4_reg_n_0_[4]\,
      I2 => ARG(46),
      I3 => \expon_uf_term_4_reg_n_0_[5]\,
      I4 => ARG(14),
      O => \mantissa_1[0]_i_4_n_0\
    );
\mantissa_1[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => ARG(22),
      I1 => \expon_uf_term_4_reg_n_0_[4]\,
      I2 => ARG(38),
      I3 => \expon_uf_term_4_reg_n_0_[5]\,
      I4 => ARG(6),
      O => \mantissa_1[0]_i_5_n_0\
    );
\mantissa_1[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => ARG(26),
      I1 => \expon_uf_term_4_reg_n_0_[4]\,
      I2 => ARG(42),
      I3 => \expon_uf_term_4_reg_n_0_[5]\,
      I4 => ARG(10),
      O => \mantissa_1[0]_i_6_n_0\
    );
\mantissa_1[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ARG(50),
      I1 => ARG(18),
      I2 => \expon_uf_term_4_reg_n_0_[4]\,
      I3 => ARG(34),
      I4 => \expon_uf_term_4_reg_n_0_[5]\,
      I5 => ARG(2),
      O => \mantissa_1[0]_i_7_n_0\
    );
\mantissa_1[0]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => ARG(32),
      I1 => \expon_uf_term_4_reg_n_0_[4]\,
      I2 => ARG(48),
      I3 => \expon_uf_term_4_reg_n_0_[5]\,
      I4 => ARG(16),
      O => \mantissa_1[0]_i_8_n_0\
    );
\mantissa_1[0]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => ARG(24),
      I1 => \expon_uf_term_4_reg_n_0_[4]\,
      I2 => ARG(40),
      I3 => \expon_uf_term_4_reg_n_0_[5]\,
      I4 => ARG(8),
      O => \mantissa_1[0]_i_9_n_0\
    );
\mantissa_1[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3210"
    )
        port map (
      I0 => \expon_uf_term_4_reg_n_0_[0]\,
      I1 => \mantissa_1[51]_i_2_n_0\,
      I2 => \mantissa_1[10]_i_2_n_0\,
      I3 => \mantissa_1[11]_i_2_n_0\,
      O => SHR(10)
    );
\mantissa_1[10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mantissa_1[12]_i_3_n_0\,
      I1 => \expon_uf_term_4_reg_n_0_[1]\,
      I2 => \mantissa_1[10]_i_3_n_0\,
      O => \mantissa_1[10]_i_2_n_0\
    );
\mantissa_1[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F50CFCF5F50C0C0"
    )
        port map (
      I0 => \mantissa_1[22]_i_5_n_0\,
      I1 => \mantissa_1[0]_i_8_n_0\,
      I2 => \expon_uf_term_4_reg_n_0_[2]\,
      I3 => \mantissa_1[18]_i_4_n_0\,
      I4 => \expon_uf_term_4_reg_n_0_[3]\,
      I5 => \mantissa_1[0]_i_10_n_0\,
      O => \mantissa_1[10]_i_3_n_0\
    );
\mantissa_1[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3210"
    )
        port map (
      I0 => \expon_uf_term_4_reg_n_0_[0]\,
      I1 => \mantissa_1[51]_i_2_n_0\,
      I2 => \mantissa_1[11]_i_2_n_0\,
      I3 => \mantissa_1[12]_i_2_n_0\,
      O => SHR(11)
    );
\mantissa_1[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mantissa_1[13]_i_3_n_0\,
      I1 => \expon_uf_term_4_reg_n_0_[1]\,
      I2 => \mantissa_1[11]_i_3_n_0\,
      O => \mantissa_1[11]_i_2_n_0\
    );
\mantissa_1[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F50CFCF5F50C0C0"
    )
        port map (
      I0 => \mantissa_1[23]_i_5_n_0\,
      I1 => \mantissa_1[15]_i_4_n_0\,
      I2 => \expon_uf_term_4_reg_n_0_[2]\,
      I3 => \mantissa_1[19]_i_4_n_0\,
      I4 => \expon_uf_term_4_reg_n_0_[3]\,
      I5 => \mantissa_1[11]_i_4_n_0\,
      O => \mantissa_1[11]_i_3_n_0\
    );
\mantissa_1[11]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => ARG(29),
      I1 => \expon_uf_term_4_reg_n_0_[4]\,
      I2 => ARG(45),
      I3 => \expon_uf_term_4_reg_n_0_[5]\,
      I4 => ARG(13),
      O => \mantissa_1[11]_i_4_n_0\
    );
\mantissa_1[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3210"
    )
        port map (
      I0 => \expon_uf_term_4_reg_n_0_[0]\,
      I1 => \mantissa_1[51]_i_2_n_0\,
      I2 => \mantissa_1[12]_i_2_n_0\,
      I3 => \mantissa_1[13]_i_2_n_0\,
      O => SHR(12)
    );
\mantissa_1[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mantissa_1[14]_i_3_n_0\,
      I1 => \expon_uf_term_4_reg_n_0_[1]\,
      I2 => \mantissa_1[12]_i_3_n_0\,
      O => \mantissa_1[12]_i_2_n_0\
    );
\mantissa_1[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505FCFCF505FC0C0"
    )
        port map (
      I0 => \mantissa_1[24]_i_5_n_0\,
      I1 => \mantissa_1[16]_i_4_n_0\,
      I2 => \expon_uf_term_4_reg_n_0_[2]\,
      I3 => \mantissa_1[20]_i_5_n_0\,
      I4 => \expon_uf_term_4_reg_n_0_[3]\,
      I5 => \mantissa_1[0]_i_4_n_0\,
      O => \mantissa_1[12]_i_3_n_0\
    );
\mantissa_1[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3210"
    )
        port map (
      I0 => \expon_uf_term_4_reg_n_0_[0]\,
      I1 => \mantissa_1[51]_i_2_n_0\,
      I2 => \mantissa_1[13]_i_2_n_0\,
      I3 => \mantissa_1[14]_i_2_n_0\,
      O => SHR(13)
    );
\mantissa_1[13]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mantissa_1[15]_i_3_n_0\,
      I1 => \expon_uf_term_4_reg_n_0_[1]\,
      I2 => \mantissa_1[13]_i_3_n_0\,
      O => \mantissa_1[13]_i_2_n_0\
    );
\mantissa_1[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505FCFCF505FC0C0"
    )
        port map (
      I0 => \mantissa_1[25]_i_5_n_0\,
      I1 => \mantissa_1[17]_i_4_n_0\,
      I2 => \expon_uf_term_4_reg_n_0_[2]\,
      I3 => \mantissa_1[21]_i_5_n_0\,
      I4 => \expon_uf_term_4_reg_n_0_[3]\,
      I5 => \mantissa_1[13]_i_4_n_0\,
      O => \mantissa_1[13]_i_3_n_0\
    );
\mantissa_1[13]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => ARG(31),
      I1 => \expon_uf_term_4_reg_n_0_[4]\,
      I2 => ARG(47),
      I3 => \expon_uf_term_4_reg_n_0_[5]\,
      I4 => ARG(15),
      O => \mantissa_1[13]_i_4_n_0\
    );
\mantissa_1[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3210"
    )
        port map (
      I0 => \expon_uf_term_4_reg_n_0_[0]\,
      I1 => \mantissa_1[51]_i_2_n_0\,
      I2 => \mantissa_1[14]_i_2_n_0\,
      I3 => \mantissa_1[15]_i_2_n_0\,
      O => SHR(14)
    );
\mantissa_1[14]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mantissa_1[16]_i_3_n_0\,
      I1 => \expon_uf_term_4_reg_n_0_[1]\,
      I2 => \mantissa_1[14]_i_3_n_0\,
      O => \mantissa_1[14]_i_2_n_0\
    );
\mantissa_1[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0AFCFCFA0AFC0C0"
    )
        port map (
      I0 => \mantissa_1[26]_i_4_n_0\,
      I1 => \mantissa_1[18]_i_4_n_0\,
      I2 => \expon_uf_term_4_reg_n_0_[2]\,
      I3 => \mantissa_1[22]_i_5_n_0\,
      I4 => \expon_uf_term_4_reg_n_0_[3]\,
      I5 => \mantissa_1[0]_i_8_n_0\,
      O => \mantissa_1[14]_i_3_n_0\
    );
\mantissa_1[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3210"
    )
        port map (
      I0 => \expon_uf_term_4_reg_n_0_[0]\,
      I1 => \mantissa_1[51]_i_2_n_0\,
      I2 => \mantissa_1[15]_i_2_n_0\,
      I3 => \mantissa_1[16]_i_2_n_0\,
      O => SHR(15)
    );
\mantissa_1[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mantissa_1[17]_i_3_n_0\,
      I1 => \expon_uf_term_4_reg_n_0_[1]\,
      I2 => \mantissa_1[15]_i_3_n_0\,
      O => \mantissa_1[15]_i_2_n_0\
    );
\mantissa_1[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0AFCFCFA0AFC0C0"
    )
        port map (
      I0 => \mantissa_1[27]_i_4_n_0\,
      I1 => \mantissa_1[19]_i_4_n_0\,
      I2 => \expon_uf_term_4_reg_n_0_[2]\,
      I3 => \mantissa_1[23]_i_5_n_0\,
      I4 => \expon_uf_term_4_reg_n_0_[3]\,
      I5 => \mantissa_1[15]_i_4_n_0\,
      O => \mantissa_1[15]_i_3_n_0\
    );
\mantissa_1[15]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => ARG(33),
      I1 => \expon_uf_term_4_reg_n_0_[4]\,
      I2 => ARG(49),
      I3 => \expon_uf_term_4_reg_n_0_[5]\,
      I4 => ARG(17),
      O => \mantissa_1[15]_i_4_n_0\
    );
\mantissa_1[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3210"
    )
        port map (
      I0 => \expon_uf_term_4_reg_n_0_[0]\,
      I1 => \mantissa_1[51]_i_2_n_0\,
      I2 => \mantissa_1[16]_i_2_n_0\,
      I3 => \mantissa_1[17]_i_2_n_0\,
      O => SHR(16)
    );
\mantissa_1[16]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mantissa_1[18]_i_3_n_0\,
      I1 => \expon_uf_term_4_reg_n_0_[1]\,
      I2 => \mantissa_1[16]_i_3_n_0\,
      O => \mantissa_1[16]_i_2_n_0\
    );
\mantissa_1[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3F3F505F3030"
    )
        port map (
      I0 => \mantissa_1[20]_i_4_n_0\,
      I1 => \mantissa_1[20]_i_5_n_0\,
      I2 => \expon_uf_term_4_reg_n_0_[2]\,
      I3 => \mantissa_1[24]_i_5_n_0\,
      I4 => \expon_uf_term_4_reg_n_0_[3]\,
      I5 => \mantissa_1[16]_i_4_n_0\,
      O => \mantissa_1[16]_i_3_n_0\
    );
\mantissa_1[16]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => ARG(34),
      I1 => \expon_uf_term_4_reg_n_0_[4]\,
      I2 => ARG(50),
      I3 => \expon_uf_term_4_reg_n_0_[5]\,
      I4 => ARG(18),
      O => \mantissa_1[16]_i_4_n_0\
    );
\mantissa_1[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3210"
    )
        port map (
      I0 => \expon_uf_term_4_reg_n_0_[0]\,
      I1 => \mantissa_1[51]_i_2_n_0\,
      I2 => \mantissa_1[17]_i_2_n_0\,
      I3 => \mantissa_1[18]_i_2_n_0\,
      O => SHR(17)
    );
\mantissa_1[17]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mantissa_1[19]_i_3_n_0\,
      I1 => \expon_uf_term_4_reg_n_0_[1]\,
      I2 => \mantissa_1[17]_i_3_n_0\,
      O => \mantissa_1[17]_i_2_n_0\
    );
\mantissa_1[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3F3F505F3030"
    )
        port map (
      I0 => \mantissa_1[21]_i_4_n_0\,
      I1 => \mantissa_1[21]_i_5_n_0\,
      I2 => \expon_uf_term_4_reg_n_0_[2]\,
      I3 => \mantissa_1[25]_i_5_n_0\,
      I4 => \expon_uf_term_4_reg_n_0_[3]\,
      I5 => \mantissa_1[17]_i_4_n_0\,
      O => \mantissa_1[17]_i_3_n_0\
    );
\mantissa_1[17]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => ARG(35),
      I1 => \expon_uf_term_4_reg_n_0_[4]\,
      I2 => ARG(51),
      I3 => \expon_uf_term_4_reg_n_0_[5]\,
      I4 => ARG(19),
      O => \mantissa_1[17]_i_4_n_0\
    );
\mantissa_1[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3210"
    )
        port map (
      I0 => \expon_uf_term_4_reg_n_0_[0]\,
      I1 => \mantissa_1[51]_i_2_n_0\,
      I2 => \mantissa_1[18]_i_2_n_0\,
      I3 => \mantissa_1[19]_i_2_n_0\,
      O => SHR(18)
    );
\mantissa_1[18]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \mantissa_1[20]_i_3_n_0\,
      I1 => \expon_uf_term_4_reg_n_0_[1]\,
      I2 => \mantissa_1[18]_i_3_n_0\,
      O => \mantissa_1[18]_i_2_n_0\
    );
\mantissa_1[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F503F3F5F503030"
    )
        port map (
      I0 => \mantissa_1[22]_i_4_n_0\,
      I1 => \mantissa_1[22]_i_5_n_0\,
      I2 => \expon_uf_term_4_reg_n_0_[2]\,
      I3 => \mantissa_1[26]_i_4_n_0\,
      I4 => \expon_uf_term_4_reg_n_0_[3]\,
      I5 => \mantissa_1[18]_i_4_n_0\,
      O => \mantissa_1[18]_i_3_n_0\
    );
\mantissa_1[18]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => ARG(36),
      I1 => \expon_uf_term_4_reg_n_0_[4]\,
      I2 => ARG(52),
      I3 => \expon_uf_term_4_reg_n_0_[5]\,
      I4 => ARG(20),
      O => \mantissa_1[18]_i_4_n_0\
    );
\mantissa_1[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1032"
    )
        port map (
      I0 => \expon_uf_term_4_reg_n_0_[0]\,
      I1 => \mantissa_1[51]_i_2_n_0\,
      I2 => \mantissa_1[19]_i_2_n_0\,
      I3 => \mantissa_1[20]_i_2_n_0\,
      O => SHR(19)
    );
\mantissa_1[19]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \mantissa_1[21]_i_3_n_0\,
      I1 => \expon_uf_term_4_reg_n_0_[1]\,
      I2 => \mantissa_1[19]_i_3_n_0\,
      O => \mantissa_1[19]_i_2_n_0\
    );
\mantissa_1[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F503F3F5F503030"
    )
        port map (
      I0 => \mantissa_1[23]_i_4_n_0\,
      I1 => \mantissa_1[23]_i_5_n_0\,
      I2 => \expon_uf_term_4_reg_n_0_[2]\,
      I3 => \mantissa_1[27]_i_4_n_0\,
      I4 => \expon_uf_term_4_reg_n_0_[3]\,
      I5 => \mantissa_1[19]_i_4_n_0\,
      O => \mantissa_1[19]_i_3_n_0\
    );
\mantissa_1[19]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => ARG(37),
      I1 => \expon_uf_term_4_reg_n_0_[4]\,
      I2 => ARG(53),
      I3 => \expon_uf_term_4_reg_n_0_[5]\,
      I4 => ARG(21),
      O => \mantissa_1[19]_i_4_n_0\
    );
\mantissa_1[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3210"
    )
        port map (
      I0 => \expon_uf_term_4_reg_n_0_[0]\,
      I1 => \mantissa_1[51]_i_2_n_0\,
      I2 => \mantissa_1[1]_i_2_n_0\,
      I3 => \mantissa_1[2]_i_2_n_0\,
      O => SHR(1)
    );
\mantissa_1[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \mantissa_1[3]_i_3_n_0\,
      I1 => \expon_uf_term_4_reg_n_0_[1]\,
      I2 => \mantissa_1[1]_i_3_n_0\,
      I3 => \expon_uf_term_4_reg_n_0_[2]\,
      I4 => \mantissa_1[1]_i_4_n_0\,
      O => \mantissa_1[1]_i_2_n_0\
    );
\mantissa_1[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mantissa_1[13]_i_4_n_0\,
      I1 => \expon_uf_term_4_reg_n_0_[3]\,
      I2 => \mantissa_1[5]_i_4_n_0\,
      O => \mantissa_1[1]_i_3_n_0\
    );
\mantissa_1[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mantissa_1[9]_i_4_n_0\,
      I1 => \expon_uf_term_4_reg_n_0_[3]\,
      I2 => \mantissa_1[1]_i_5_n_0\,
      O => \mantissa_1[1]_i_4_n_0\
    );
\mantissa_1[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ARG(51),
      I1 => ARG(19),
      I2 => \expon_uf_term_4_reg_n_0_[4]\,
      I3 => ARG(35),
      I4 => \expon_uf_term_4_reg_n_0_[5]\,
      I5 => ARG(3),
      O => \mantissa_1[1]_i_5_n_0\
    );
\mantissa_1[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0123"
    )
        port map (
      I0 => \expon_uf_term_4_reg_n_0_[0]\,
      I1 => \mantissa_1[51]_i_2_n_0\,
      I2 => \mantissa_1[20]_i_2_n_0\,
      I3 => \mantissa_1[21]_i_2_n_0\,
      O => SHR(20)
    );
\mantissa_1[20]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mantissa_1[22]_i_3_n_0\,
      I1 => \expon_uf_term_4_reg_n_0_[1]\,
      I2 => \mantissa_1[20]_i_3_n_0\,
      O => \mantissa_1[20]_i_2_n_0\
    );
\mantissa_1[20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => \mantissa_1[24]_i_4_n_0\,
      I1 => \mantissa_1[24]_i_5_n_0\,
      I2 => \expon_uf_term_4_reg_n_0_[2]\,
      I3 => \mantissa_1[20]_i_4_n_0\,
      I4 => \mantissa_1[20]_i_5_n_0\,
      I5 => \expon_uf_term_4_reg_n_0_[3]\,
      O => \mantissa_1[20]_i_3_n_0\
    );
\mantissa_1[20]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF47"
    )
        port map (
      I0 => ARG(46),
      I1 => \expon_uf_term_4_reg_n_0_[4]\,
      I2 => ARG(30),
      I3 => \expon_uf_term_4_reg_n_0_[5]\,
      O => \mantissa_1[20]_i_4_n_0\
    );
\mantissa_1[20]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF47"
    )
        port map (
      I0 => ARG(38),
      I1 => \expon_uf_term_4_reg_n_0_[4]\,
      I2 => ARG(22),
      I3 => \expon_uf_term_4_reg_n_0_[5]\,
      O => \mantissa_1[20]_i_5_n_0\
    );
\mantissa_1[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0123"
    )
        port map (
      I0 => \expon_uf_term_4_reg_n_0_[0]\,
      I1 => \mantissa_1[51]_i_2_n_0\,
      I2 => \mantissa_1[21]_i_2_n_0\,
      I3 => \mantissa_1[22]_i_2_n_0\,
      O => SHR(21)
    );
\mantissa_1[21]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mantissa_1[23]_i_3_n_0\,
      I1 => \expon_uf_term_4_reg_n_0_[1]\,
      I2 => \mantissa_1[21]_i_3_n_0\,
      O => \mantissa_1[21]_i_2_n_0\
    );
\mantissa_1[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => \mantissa_1[25]_i_4_n_0\,
      I1 => \mantissa_1[25]_i_5_n_0\,
      I2 => \expon_uf_term_4_reg_n_0_[2]\,
      I3 => \mantissa_1[21]_i_4_n_0\,
      I4 => \mantissa_1[21]_i_5_n_0\,
      I5 => \expon_uf_term_4_reg_n_0_[3]\,
      O => \mantissa_1[21]_i_3_n_0\
    );
\mantissa_1[21]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF47"
    )
        port map (
      I0 => ARG(47),
      I1 => \expon_uf_term_4_reg_n_0_[4]\,
      I2 => ARG(31),
      I3 => \expon_uf_term_4_reg_n_0_[5]\,
      O => \mantissa_1[21]_i_4_n_0\
    );
\mantissa_1[21]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF47"
    )
        port map (
      I0 => ARG(39),
      I1 => \expon_uf_term_4_reg_n_0_[4]\,
      I2 => ARG(23),
      I3 => \expon_uf_term_4_reg_n_0_[5]\,
      O => \mantissa_1[21]_i_5_n_0\
    );
\mantissa_1[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0123"
    )
        port map (
      I0 => \expon_uf_term_4_reg_n_0_[0]\,
      I1 => \mantissa_1[51]_i_2_n_0\,
      I2 => \mantissa_1[22]_i_2_n_0\,
      I3 => \mantissa_1[23]_i_2_n_0\,
      O => SHR(22)
    );
\mantissa_1[22]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mantissa_1[24]_i_3_n_0\,
      I1 => \expon_uf_term_4_reg_n_0_[1]\,
      I2 => \mantissa_1[22]_i_3_n_0\,
      O => \mantissa_1[22]_i_2_n_0\
    );
\mantissa_1[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0CFC05F5F5050"
    )
        port map (
      I0 => \mantissa_1[26]_i_4_n_0\,
      I1 => \mantissa_1[26]_i_5_n_0\,
      I2 => \expon_uf_term_4_reg_n_0_[2]\,
      I3 => \mantissa_1[22]_i_4_n_0\,
      I4 => \mantissa_1[22]_i_5_n_0\,
      I5 => \expon_uf_term_4_reg_n_0_[3]\,
      O => \mantissa_1[22]_i_3_n_0\
    );
\mantissa_1[22]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF47"
    )
        port map (
      I0 => ARG(48),
      I1 => \expon_uf_term_4_reg_n_0_[4]\,
      I2 => ARG(32),
      I3 => \expon_uf_term_4_reg_n_0_[5]\,
      O => \mantissa_1[22]_i_4_n_0\
    );
\mantissa_1[22]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF47"
    )
        port map (
      I0 => ARG(40),
      I1 => \expon_uf_term_4_reg_n_0_[4]\,
      I2 => ARG(24),
      I3 => \expon_uf_term_4_reg_n_0_[5]\,
      O => \mantissa_1[22]_i_5_n_0\
    );
\mantissa_1[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0123"
    )
        port map (
      I0 => \expon_uf_term_4_reg_n_0_[0]\,
      I1 => \mantissa_1[51]_i_2_n_0\,
      I2 => \mantissa_1[23]_i_2_n_0\,
      I3 => \mantissa_1[24]_i_2_n_0\,
      O => SHR(23)
    );
\mantissa_1[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mantissa_1[25]_i_3_n_0\,
      I1 => \expon_uf_term_4_reg_n_0_[1]\,
      I2 => \mantissa_1[23]_i_3_n_0\,
      O => \mantissa_1[23]_i_2_n_0\
    );
\mantissa_1[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0CFC05F5F5050"
    )
        port map (
      I0 => \mantissa_1[27]_i_4_n_0\,
      I1 => \mantissa_1[27]_i_5_n_0\,
      I2 => \expon_uf_term_4_reg_n_0_[2]\,
      I3 => \mantissa_1[23]_i_4_n_0\,
      I4 => \mantissa_1[23]_i_5_n_0\,
      I5 => \expon_uf_term_4_reg_n_0_[3]\,
      O => \mantissa_1[23]_i_3_n_0\
    );
\mantissa_1[23]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF47"
    )
        port map (
      I0 => ARG(49),
      I1 => \expon_uf_term_4_reg_n_0_[4]\,
      I2 => ARG(33),
      I3 => \expon_uf_term_4_reg_n_0_[5]\,
      O => \mantissa_1[23]_i_4_n_0\
    );
\mantissa_1[23]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF47"
    )
        port map (
      I0 => ARG(41),
      I1 => \expon_uf_term_4_reg_n_0_[4]\,
      I2 => ARG(25),
      I3 => \expon_uf_term_4_reg_n_0_[5]\,
      O => \mantissa_1[23]_i_5_n_0\
    );
\mantissa_1[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0123"
    )
        port map (
      I0 => \expon_uf_term_4_reg_n_0_[0]\,
      I1 => \mantissa_1[51]_i_2_n_0\,
      I2 => \mantissa_1[24]_i_2_n_0\,
      I3 => \mantissa_1[25]_i_2_n_0\,
      O => SHR(24)
    );
\mantissa_1[24]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mantissa_1[26]_i_3_n_0\,
      I1 => \expon_uf_term_4_reg_n_0_[1]\,
      I2 => \mantissa_1[24]_i_3_n_0\,
      O => \mantissa_1[24]_i_2_n_0\
    );
\mantissa_1[24]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => \mantissa_1[28]_i_3_n_0\,
      I1 => \expon_uf_term_4_reg_n_0_[2]\,
      I2 => \mantissa_1[24]_i_4_n_0\,
      I3 => \mantissa_1[24]_i_5_n_0\,
      I4 => \expon_uf_term_4_reg_n_0_[3]\,
      O => \mantissa_1[24]_i_3_n_0\
    );
\mantissa_1[24]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF47"
    )
        port map (
      I0 => ARG(50),
      I1 => \expon_uf_term_4_reg_n_0_[4]\,
      I2 => ARG(34),
      I3 => \expon_uf_term_4_reg_n_0_[5]\,
      O => \mantissa_1[24]_i_4_n_0\
    );
\mantissa_1[24]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF47"
    )
        port map (
      I0 => ARG(42),
      I1 => \expon_uf_term_4_reg_n_0_[4]\,
      I2 => ARG(26),
      I3 => \expon_uf_term_4_reg_n_0_[5]\,
      O => \mantissa_1[24]_i_5_n_0\
    );
\mantissa_1[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0123"
    )
        port map (
      I0 => \expon_uf_term_4_reg_n_0_[0]\,
      I1 => \mantissa_1[51]_i_2_n_0\,
      I2 => \mantissa_1[25]_i_2_n_0\,
      I3 => \mantissa_1[26]_i_2_n_0\,
      O => SHR(25)
    );
\mantissa_1[25]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mantissa_1[27]_i_3_n_0\,
      I1 => \expon_uf_term_4_reg_n_0_[1]\,
      I2 => \mantissa_1[25]_i_3_n_0\,
      O => \mantissa_1[25]_i_2_n_0\
    );
\mantissa_1[25]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => \mantissa_1[29]_i_3_n_0\,
      I1 => \expon_uf_term_4_reg_n_0_[2]\,
      I2 => \mantissa_1[25]_i_4_n_0\,
      I3 => \mantissa_1[25]_i_5_n_0\,
      I4 => \expon_uf_term_4_reg_n_0_[3]\,
      O => \mantissa_1[25]_i_3_n_0\
    );
\mantissa_1[25]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF47"
    )
        port map (
      I0 => ARG(51),
      I1 => \expon_uf_term_4_reg_n_0_[4]\,
      I2 => ARG(35),
      I3 => \expon_uf_term_4_reg_n_0_[5]\,
      O => \mantissa_1[25]_i_4_n_0\
    );
\mantissa_1[25]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF47"
    )
        port map (
      I0 => ARG(43),
      I1 => \expon_uf_term_4_reg_n_0_[4]\,
      I2 => ARG(27),
      I3 => \expon_uf_term_4_reg_n_0_[5]\,
      O => \mantissa_1[25]_i_5_n_0\
    );
\mantissa_1[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0123"
    )
        port map (
      I0 => \expon_uf_term_4_reg_n_0_[0]\,
      I1 => \mantissa_1[51]_i_2_n_0\,
      I2 => \mantissa_1[26]_i_2_n_0\,
      I3 => \mantissa_1[27]_i_2_n_0\,
      O => SHR(26)
    );
\mantissa_1[26]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \mantissa_1[32]_i_3_n_0\,
      I1 => \expon_uf_term_4_reg_n_0_[2]\,
      I2 => \mantissa_1[28]_i_3_n_0\,
      I3 => \expon_uf_term_4_reg_n_0_[1]\,
      I4 => \mantissa_1[26]_i_3_n_0\,
      O => \mantissa_1[26]_i_2_n_0\
    );
\mantissa_1[26]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BB8B888B"
    )
        port map (
      I0 => \mantissa_1[30]_i_3_n_0\,
      I1 => \expon_uf_term_4_reg_n_0_[2]\,
      I2 => \mantissa_1[26]_i_4_n_0\,
      I3 => \expon_uf_term_4_reg_n_0_[3]\,
      I4 => \mantissa_1[26]_i_5_n_0\,
      O => \mantissa_1[26]_i_3_n_0\
    );
\mantissa_1[26]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => ARG(44),
      I1 => \expon_uf_term_4_reg_n_0_[4]\,
      I2 => ARG(28),
      I3 => \expon_uf_term_4_reg_n_0_[5]\,
      O => \mantissa_1[26]_i_4_n_0\
    );
\mantissa_1[26]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF47"
    )
        port map (
      I0 => ARG(52),
      I1 => \expon_uf_term_4_reg_n_0_[4]\,
      I2 => ARG(36),
      I3 => \expon_uf_term_4_reg_n_0_[5]\,
      O => \mantissa_1[26]_i_5_n_0\
    );
\mantissa_1[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0123"
    )
        port map (
      I0 => \expon_uf_term_4_reg_n_0_[0]\,
      I1 => \mantissa_1[51]_i_2_n_0\,
      I2 => \mantissa_1[27]_i_2_n_0\,
      I3 => \mantissa_1[28]_i_2_n_0\,
      O => SHR(27)
    );
\mantissa_1[27]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \mantissa_1[33]_i_3_n_0\,
      I1 => \expon_uf_term_4_reg_n_0_[2]\,
      I2 => \mantissa_1[29]_i_3_n_0\,
      I3 => \expon_uf_term_4_reg_n_0_[1]\,
      I4 => \mantissa_1[27]_i_3_n_0\,
      O => \mantissa_1[27]_i_2_n_0\
    );
\mantissa_1[27]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BB8B888B"
    )
        port map (
      I0 => \mantissa_1[31]_i_3_n_0\,
      I1 => \expon_uf_term_4_reg_n_0_[2]\,
      I2 => \mantissa_1[27]_i_4_n_0\,
      I3 => \expon_uf_term_4_reg_n_0_[3]\,
      I4 => \mantissa_1[27]_i_5_n_0\,
      O => \mantissa_1[27]_i_3_n_0\
    );
\mantissa_1[27]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => ARG(45),
      I1 => \expon_uf_term_4_reg_n_0_[4]\,
      I2 => ARG(29),
      I3 => \expon_uf_term_4_reg_n_0_[5]\,
      O => \mantissa_1[27]_i_4_n_0\
    );
\mantissa_1[27]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF47"
    )
        port map (
      I0 => ARG(53),
      I1 => \expon_uf_term_4_reg_n_0_[4]\,
      I2 => ARG(37),
      I3 => \expon_uf_term_4_reg_n_0_[5]\,
      O => \mantissa_1[27]_i_5_n_0\
    );
\mantissa_1[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0123"
    )
        port map (
      I0 => \expon_uf_term_4_reg_n_0_[0]\,
      I1 => \mantissa_1[51]_i_2_n_0\,
      I2 => \mantissa_1[28]_i_2_n_0\,
      I3 => \mantissa_1[29]_i_2_n_0\,
      O => SHR(28)
    );
\mantissa_1[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mantissa_1[34]_i_3_n_0\,
      I1 => \mantissa_1[30]_i_3_n_0\,
      I2 => \expon_uf_term_4_reg_n_0_[1]\,
      I3 => \mantissa_1[32]_i_3_n_0\,
      I4 => \expon_uf_term_4_reg_n_0_[2]\,
      I5 => \mantissa_1[28]_i_3_n_0\,
      O => \mantissa_1[28]_i_2_n_0\
    );
\mantissa_1[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFCF44CF77"
    )
        port map (
      I0 => ARG(38),
      I1 => \expon_uf_term_4_reg_n_0_[3]\,
      I2 => ARG(46),
      I3 => \expon_uf_term_4_reg_n_0_[4]\,
      I4 => ARG(30),
      I5 => \expon_uf_term_4_reg_n_0_[5]\,
      O => \mantissa_1[28]_i_3_n_0\
    );
\mantissa_1[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0123"
    )
        port map (
      I0 => \expon_uf_term_4_reg_n_0_[0]\,
      I1 => \mantissa_1[51]_i_2_n_0\,
      I2 => \mantissa_1[29]_i_2_n_0\,
      I3 => \mantissa_1[30]_i_2_n_0\,
      O => SHR(29)
    );
\mantissa_1[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mantissa_1[35]_i_3_n_0\,
      I1 => \mantissa_1[31]_i_3_n_0\,
      I2 => \expon_uf_term_4_reg_n_0_[1]\,
      I3 => \mantissa_1[33]_i_3_n_0\,
      I4 => \expon_uf_term_4_reg_n_0_[2]\,
      I5 => \mantissa_1[29]_i_3_n_0\,
      O => \mantissa_1[29]_i_2_n_0\
    );
\mantissa_1[29]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFCF44CF77"
    )
        port map (
      I0 => ARG(39),
      I1 => \expon_uf_term_4_reg_n_0_[3]\,
      I2 => ARG(47),
      I3 => \expon_uf_term_4_reg_n_0_[4]\,
      I4 => ARG(31),
      I5 => \expon_uf_term_4_reg_n_0_[5]\,
      O => \mantissa_1[29]_i_3_n_0\
    );
\mantissa_1[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3210"
    )
        port map (
      I0 => \expon_uf_term_4_reg_n_0_[0]\,
      I1 => \mantissa_1[51]_i_2_n_0\,
      I2 => \mantissa_1[2]_i_2_n_0\,
      I3 => \mantissa_1[3]_i_2_n_0\,
      O => SHR(2)
    );
\mantissa_1[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mantissa_1[4]_i_3_n_0\,
      I1 => \expon_uf_term_4_reg_n_0_[1]\,
      I2 => \mantissa_1[0]_i_3_n_0\,
      O => \mantissa_1[2]_i_2_n_0\
    );
\mantissa_1[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0123"
    )
        port map (
      I0 => \expon_uf_term_4_reg_n_0_[0]\,
      I1 => \mantissa_1[51]_i_2_n_0\,
      I2 => \mantissa_1[30]_i_2_n_0\,
      I3 => \mantissa_1[31]_i_2_n_0\,
      O => SHR(30)
    );
\mantissa_1[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mantissa_1[36]_i_4_n_0\,
      I1 => \mantissa_1[32]_i_3_n_0\,
      I2 => \expon_uf_term_4_reg_n_0_[1]\,
      I3 => \mantissa_1[34]_i_3_n_0\,
      I4 => \expon_uf_term_4_reg_n_0_[2]\,
      I5 => \mantissa_1[30]_i_3_n_0\,
      O => \mantissa_1[30]_i_2_n_0\
    );
\mantissa_1[30]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFCF44CF77"
    )
        port map (
      I0 => ARG(40),
      I1 => \expon_uf_term_4_reg_n_0_[3]\,
      I2 => ARG(48),
      I3 => \expon_uf_term_4_reg_n_0_[4]\,
      I4 => ARG(32),
      I5 => \expon_uf_term_4_reg_n_0_[5]\,
      O => \mantissa_1[30]_i_3_n_0\
    );
\mantissa_1[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0123"
    )
        port map (
      I0 => \expon_uf_term_4_reg_n_0_[0]\,
      I1 => \mantissa_1[51]_i_2_n_0\,
      I2 => \mantissa_1[31]_i_2_n_0\,
      I3 => \mantissa_1[32]_i_2_n_0\,
      O => SHR(31)
    );
\mantissa_1[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mantissa_1[37]_i_4_n_0\,
      I1 => \mantissa_1[33]_i_3_n_0\,
      I2 => \expon_uf_term_4_reg_n_0_[1]\,
      I3 => \mantissa_1[35]_i_3_n_0\,
      I4 => \expon_uf_term_4_reg_n_0_[2]\,
      I5 => \mantissa_1[31]_i_3_n_0\,
      O => \mantissa_1[31]_i_2_n_0\
    );
\mantissa_1[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFCF44CF77"
    )
        port map (
      I0 => ARG(41),
      I1 => \expon_uf_term_4_reg_n_0_[3]\,
      I2 => ARG(49),
      I3 => \expon_uf_term_4_reg_n_0_[4]\,
      I4 => ARG(33),
      I5 => \expon_uf_term_4_reg_n_0_[5]\,
      O => \mantissa_1[31]_i_3_n_0\
    );
\mantissa_1[32]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0123"
    )
        port map (
      I0 => \expon_uf_term_4_reg_n_0_[0]\,
      I1 => \mantissa_1[51]_i_2_n_0\,
      I2 => \mantissa_1[32]_i_2_n_0\,
      I3 => \mantissa_1[33]_i_2_n_0\,
      O => SHR(32)
    );
\mantissa_1[32]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mantissa_1[38]_i_4_n_0\,
      I1 => \mantissa_1[34]_i_3_n_0\,
      I2 => \expon_uf_term_4_reg_n_0_[1]\,
      I3 => \mantissa_1[36]_i_4_n_0\,
      I4 => \expon_uf_term_4_reg_n_0_[2]\,
      I5 => \mantissa_1[32]_i_3_n_0\,
      O => \mantissa_1[32]_i_2_n_0\
    );
\mantissa_1[32]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFCF44CF77"
    )
        port map (
      I0 => ARG(42),
      I1 => \expon_uf_term_4_reg_n_0_[3]\,
      I2 => ARG(50),
      I3 => \expon_uf_term_4_reg_n_0_[4]\,
      I4 => ARG(34),
      I5 => \expon_uf_term_4_reg_n_0_[5]\,
      O => \mantissa_1[32]_i_3_n_0\
    );
\mantissa_1[33]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0123"
    )
        port map (
      I0 => \expon_uf_term_4_reg_n_0_[0]\,
      I1 => \mantissa_1[51]_i_2_n_0\,
      I2 => \mantissa_1[33]_i_2_n_0\,
      I3 => \mantissa_1[34]_i_2_n_0\,
      O => SHR(33)
    );
\mantissa_1[33]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mantissa_1[39]_i_4_n_0\,
      I1 => \mantissa_1[35]_i_3_n_0\,
      I2 => \expon_uf_term_4_reg_n_0_[1]\,
      I3 => \mantissa_1[37]_i_4_n_0\,
      I4 => \expon_uf_term_4_reg_n_0_[2]\,
      I5 => \mantissa_1[33]_i_3_n_0\,
      O => \mantissa_1[33]_i_2_n_0\
    );
\mantissa_1[33]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFCF44CF77"
    )
        port map (
      I0 => ARG(43),
      I1 => \expon_uf_term_4_reg_n_0_[3]\,
      I2 => ARG(51),
      I3 => \expon_uf_term_4_reg_n_0_[4]\,
      I4 => ARG(35),
      I5 => \expon_uf_term_4_reg_n_0_[5]\,
      O => \mantissa_1[33]_i_3_n_0\
    );
\mantissa_1[34]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0123"
    )
        port map (
      I0 => \expon_uf_term_4_reg_n_0_[0]\,
      I1 => \mantissa_1[51]_i_2_n_0\,
      I2 => \mantissa_1[34]_i_2_n_0\,
      I3 => \mantissa_1[35]_i_2_n_0\,
      O => SHR(34)
    );
\mantissa_1[34]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mantissa_1[36]_i_3_n_0\,
      I1 => \mantissa_1[36]_i_4_n_0\,
      I2 => \expon_uf_term_4_reg_n_0_[1]\,
      I3 => \mantissa_1[38]_i_4_n_0\,
      I4 => \expon_uf_term_4_reg_n_0_[2]\,
      I5 => \mantissa_1[34]_i_3_n_0\,
      O => \mantissa_1[34]_i_2_n_0\
    );
\mantissa_1[34]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFCF44CF77"
    )
        port map (
      I0 => ARG(44),
      I1 => \expon_uf_term_4_reg_n_0_[3]\,
      I2 => ARG(52),
      I3 => \expon_uf_term_4_reg_n_0_[4]\,
      I4 => ARG(36),
      I5 => \expon_uf_term_4_reg_n_0_[5]\,
      O => \mantissa_1[34]_i_3_n_0\
    );
\mantissa_1[35]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0123"
    )
        port map (
      I0 => \expon_uf_term_4_reg_n_0_[0]\,
      I1 => \mantissa_1[51]_i_2_n_0\,
      I2 => \mantissa_1[35]_i_2_n_0\,
      I3 => \mantissa_1[36]_i_2_n_0\,
      O => SHR(35)
    );
\mantissa_1[35]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mantissa_1[37]_i_3_n_0\,
      I1 => \mantissa_1[37]_i_4_n_0\,
      I2 => \expon_uf_term_4_reg_n_0_[1]\,
      I3 => \mantissa_1[39]_i_4_n_0\,
      I4 => \expon_uf_term_4_reg_n_0_[2]\,
      I5 => \mantissa_1[35]_i_3_n_0\,
      O => \mantissa_1[35]_i_2_n_0\
    );
\mantissa_1[35]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFCF44CF77"
    )
        port map (
      I0 => ARG(45),
      I1 => \expon_uf_term_4_reg_n_0_[3]\,
      I2 => ARG(53),
      I3 => \expon_uf_term_4_reg_n_0_[4]\,
      I4 => ARG(37),
      I5 => \expon_uf_term_4_reg_n_0_[5]\,
      O => \mantissa_1[35]_i_3_n_0\
    );
\mantissa_1[36]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0123"
    )
        port map (
      I0 => \expon_uf_term_4_reg_n_0_[0]\,
      I1 => \mantissa_1[51]_i_2_n_0\,
      I2 => \mantissa_1[36]_i_2_n_0\,
      I3 => \mantissa_1[37]_i_2_n_0\,
      O => SHR(36)
    );
\mantissa_1[36]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mantissa_1[38]_i_3_n_0\,
      I1 => \mantissa_1[38]_i_4_n_0\,
      I2 => \expon_uf_term_4_reg_n_0_[1]\,
      I3 => \mantissa_1[36]_i_3_n_0\,
      I4 => \expon_uf_term_4_reg_n_0_[2]\,
      I5 => \mantissa_1[36]_i_4_n_0\,
      O => \mantissa_1[36]_i_2_n_0\
    );
\mantissa_1[36]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF4F7"
    )
        port map (
      I0 => ARG(50),
      I1 => \expon_uf_term_4_reg_n_0_[3]\,
      I2 => \expon_uf_term_4_reg_n_0_[4]\,
      I3 => ARG(42),
      I4 => \expon_uf_term_4_reg_n_0_[5]\,
      O => \mantissa_1[36]_i_3_n_0\
    );
\mantissa_1[36]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF4F7"
    )
        port map (
      I0 => ARG(46),
      I1 => \expon_uf_term_4_reg_n_0_[3]\,
      I2 => \expon_uf_term_4_reg_n_0_[4]\,
      I3 => ARG(38),
      I4 => \expon_uf_term_4_reg_n_0_[5]\,
      O => \mantissa_1[36]_i_4_n_0\
    );
\mantissa_1[37]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0123"
    )
        port map (
      I0 => \expon_uf_term_4_reg_n_0_[0]\,
      I1 => \mantissa_1[51]_i_2_n_0\,
      I2 => \mantissa_1[37]_i_2_n_0\,
      I3 => \mantissa_1[38]_i_2_n_0\,
      O => SHR(37)
    );
\mantissa_1[37]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mantissa_1[39]_i_3_n_0\,
      I1 => \mantissa_1[39]_i_4_n_0\,
      I2 => \expon_uf_term_4_reg_n_0_[1]\,
      I3 => \mantissa_1[37]_i_3_n_0\,
      I4 => \expon_uf_term_4_reg_n_0_[2]\,
      I5 => \mantissa_1[37]_i_4_n_0\,
      O => \mantissa_1[37]_i_2_n_0\
    );
\mantissa_1[37]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF4F7"
    )
        port map (
      I0 => ARG(51),
      I1 => \expon_uf_term_4_reg_n_0_[3]\,
      I2 => \expon_uf_term_4_reg_n_0_[4]\,
      I3 => ARG(43),
      I4 => \expon_uf_term_4_reg_n_0_[5]\,
      O => \mantissa_1[37]_i_3_n_0\
    );
\mantissa_1[37]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF4F7"
    )
        port map (
      I0 => ARG(47),
      I1 => \expon_uf_term_4_reg_n_0_[3]\,
      I2 => \expon_uf_term_4_reg_n_0_[4]\,
      I3 => ARG(39),
      I4 => \expon_uf_term_4_reg_n_0_[5]\,
      O => \mantissa_1[37]_i_4_n_0\
    );
\mantissa_1[38]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0123"
    )
        port map (
      I0 => \expon_uf_term_4_reg_n_0_[0]\,
      I1 => \mantissa_1[51]_i_2_n_0\,
      I2 => \mantissa_1[38]_i_2_n_0\,
      I3 => \mantissa_1[39]_i_2_n_0\,
      O => SHR(38)
    );
\mantissa_1[38]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00B8B8"
    )
        port map (
      I0 => \mantissa_1[38]_i_3_n_0\,
      I1 => \expon_uf_term_4_reg_n_0_[2]\,
      I2 => \mantissa_1[38]_i_4_n_0\,
      I3 => \mantissa_1[40]_i_3_n_0\,
      I4 => \expon_uf_term_4_reg_n_0_[1]\,
      O => \mantissa_1[38]_i_2_n_0\
    );
\mantissa_1[38]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF4FFF7"
    )
        port map (
      I0 => ARG(52),
      I1 => \expon_uf_term_4_reg_n_0_[3]\,
      I2 => \expon_uf_term_4_reg_n_0_[4]\,
      I3 => \expon_uf_term_4_reg_n_0_[5]\,
      I4 => ARG(44),
      O => \mantissa_1[38]_i_3_n_0\
    );
\mantissa_1[38]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF4F7"
    )
        port map (
      I0 => ARG(48),
      I1 => \expon_uf_term_4_reg_n_0_[3]\,
      I2 => \expon_uf_term_4_reg_n_0_[4]\,
      I3 => ARG(40),
      I4 => \expon_uf_term_4_reg_n_0_[5]\,
      O => \mantissa_1[38]_i_4_n_0\
    );
\mantissa_1[39]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0123"
    )
        port map (
      I0 => \expon_uf_term_4_reg_n_0_[0]\,
      I1 => \mantissa_1[51]_i_2_n_0\,
      I2 => \mantissa_1[39]_i_2_n_0\,
      I3 => \mantissa_1[40]_i_2_n_0\,
      O => SHR(39)
    );
\mantissa_1[39]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00B8B8"
    )
        port map (
      I0 => \mantissa_1[39]_i_3_n_0\,
      I1 => \expon_uf_term_4_reg_n_0_[2]\,
      I2 => \mantissa_1[39]_i_4_n_0\,
      I3 => \mantissa_1[41]_i_3_n_0\,
      I4 => \expon_uf_term_4_reg_n_0_[1]\,
      O => \mantissa_1[39]_i_2_n_0\
    );
\mantissa_1[39]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF4FFF7"
    )
        port map (
      I0 => ARG(53),
      I1 => \expon_uf_term_4_reg_n_0_[3]\,
      I2 => \expon_uf_term_4_reg_n_0_[4]\,
      I3 => \expon_uf_term_4_reg_n_0_[5]\,
      I4 => ARG(45),
      O => \mantissa_1[39]_i_3_n_0\
    );
\mantissa_1[39]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF4F7"
    )
        port map (
      I0 => ARG(49),
      I1 => \expon_uf_term_4_reg_n_0_[3]\,
      I2 => \expon_uf_term_4_reg_n_0_[4]\,
      I3 => ARG(41),
      I4 => \expon_uf_term_4_reg_n_0_[5]\,
      O => \mantissa_1[39]_i_4_n_0\
    );
\mantissa_1[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3210"
    )
        port map (
      I0 => \expon_uf_term_4_reg_n_0_[0]\,
      I1 => \mantissa_1[51]_i_2_n_0\,
      I2 => \mantissa_1[3]_i_2_n_0\,
      I3 => \mantissa_1[4]_i_2_n_0\,
      O => SHR(3)
    );
\mantissa_1[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mantissa_1[5]_i_3_n_0\,
      I1 => \expon_uf_term_4_reg_n_0_[1]\,
      I2 => \mantissa_1[3]_i_3_n_0\,
      O => \mantissa_1[3]_i_2_n_0\
    );
\mantissa_1[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mantissa_1[15]_i_4_n_0\,
      I1 => \mantissa_1[7]_i_4_n_0\,
      I2 => \expon_uf_term_4_reg_n_0_[2]\,
      I3 => \mantissa_1[11]_i_4_n_0\,
      I4 => \expon_uf_term_4_reg_n_0_[3]\,
      I5 => \mantissa_1[3]_i_4_n_0\,
      O => \mantissa_1[3]_i_3_n_0\
    );
\mantissa_1[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ARG(53),
      I1 => ARG(21),
      I2 => \expon_uf_term_4_reg_n_0_[4]\,
      I3 => ARG(37),
      I4 => \expon_uf_term_4_reg_n_0_[5]\,
      I5 => ARG(5),
      O => \mantissa_1[3]_i_4_n_0\
    );
\mantissa_1[40]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0123"
    )
        port map (
      I0 => \expon_uf_term_4_reg_n_0_[0]\,
      I1 => \mantissa_1[51]_i_2_n_0\,
      I2 => \mantissa_1[40]_i_2_n_0\,
      I3 => \mantissa_1[41]_i_2_n_0\,
      O => SHR(40)
    );
\mantissa_1[40]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mantissa_1[42]_i_3_n_0\,
      I1 => \expon_uf_term_4_reg_n_0_[1]\,
      I2 => \mantissa_1[40]_i_3_n_0\,
      O => \mantissa_1[40]_i_2_n_0\
    );
\mantissa_1[40]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFFFEF0000"
    )
        port map (
      I0 => \expon_uf_term_4_reg_n_0_[3]\,
      I1 => \expon_uf_term_4_reg_n_0_[5]\,
      I2 => ARG(46),
      I3 => \expon_uf_term_4_reg_n_0_[4]\,
      I4 => \expon_uf_term_4_reg_n_0_[2]\,
      I5 => \mantissa_1[36]_i_3_n_0\,
      O => \mantissa_1[40]_i_3_n_0\
    );
\mantissa_1[41]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0123"
    )
        port map (
      I0 => \expon_uf_term_4_reg_n_0_[0]\,
      I1 => \mantissa_1[51]_i_2_n_0\,
      I2 => \mantissa_1[41]_i_2_n_0\,
      I3 => \mantissa_1[42]_i_2_n_0\,
      O => SHR(41)
    );
\mantissa_1[41]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mantissa_1[43]_i_3_n_0\,
      I1 => \expon_uf_term_4_reg_n_0_[1]\,
      I2 => \mantissa_1[41]_i_3_n_0\,
      O => \mantissa_1[41]_i_2_n_0\
    );
\mantissa_1[41]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFFFEF0000"
    )
        port map (
      I0 => \expon_uf_term_4_reg_n_0_[3]\,
      I1 => \expon_uf_term_4_reg_n_0_[5]\,
      I2 => ARG(47),
      I3 => \expon_uf_term_4_reg_n_0_[4]\,
      I4 => \expon_uf_term_4_reg_n_0_[2]\,
      I5 => \mantissa_1[37]_i_3_n_0\,
      O => \mantissa_1[41]_i_3_n_0\
    );
\mantissa_1[42]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0123"
    )
        port map (
      I0 => \expon_uf_term_4_reg_n_0_[0]\,
      I1 => \mantissa_1[51]_i_2_n_0\,
      I2 => \mantissa_1[42]_i_2_n_0\,
      I3 => \mantissa_1[43]_i_2_n_0\,
      O => SHR(42)
    );
\mantissa_1[42]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mantissa_1[44]_i_3_n_0\,
      I1 => \expon_uf_term_4_reg_n_0_[1]\,
      I2 => \mantissa_1[42]_i_3_n_0\,
      O => \mantissa_1[42]_i_2_n_0\
    );
\mantissa_1[42]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFFFEF0000"
    )
        port map (
      I0 => \expon_uf_term_4_reg_n_0_[3]\,
      I1 => \expon_uf_term_4_reg_n_0_[5]\,
      I2 => ARG(48),
      I3 => \expon_uf_term_4_reg_n_0_[4]\,
      I4 => \expon_uf_term_4_reg_n_0_[2]\,
      I5 => \mantissa_1[38]_i_3_n_0\,
      O => \mantissa_1[42]_i_3_n_0\
    );
\mantissa_1[43]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0123"
    )
        port map (
      I0 => \expon_uf_term_4_reg_n_0_[0]\,
      I1 => \mantissa_1[51]_i_2_n_0\,
      I2 => \mantissa_1[43]_i_2_n_0\,
      I3 => \mantissa_1[44]_i_2_n_0\,
      O => SHR(43)
    );
\mantissa_1[43]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mantissa_1[45]_i_3_n_0\,
      I1 => \expon_uf_term_4_reg_n_0_[1]\,
      I2 => \mantissa_1[43]_i_3_n_0\,
      O => \mantissa_1[43]_i_2_n_0\
    );
\mantissa_1[43]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFFFEF0000"
    )
        port map (
      I0 => \expon_uf_term_4_reg_n_0_[3]\,
      I1 => \expon_uf_term_4_reg_n_0_[5]\,
      I2 => ARG(49),
      I3 => \expon_uf_term_4_reg_n_0_[4]\,
      I4 => \expon_uf_term_4_reg_n_0_[2]\,
      I5 => \mantissa_1[39]_i_3_n_0\,
      O => \mantissa_1[43]_i_3_n_0\
    );
\mantissa_1[44]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0123"
    )
        port map (
      I0 => \expon_uf_term_4_reg_n_0_[0]\,
      I1 => \mantissa_1[51]_i_2_n_0\,
      I2 => \mantissa_1[44]_i_2_n_0\,
      I3 => \mantissa_1[45]_i_2_n_0\,
      O => SHR(44)
    );
\mantissa_1[44]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mantissa_1[46]_i_3_n_0\,
      I1 => \expon_uf_term_4_reg_n_0_[1]\,
      I2 => \mantissa_1[44]_i_3_n_0\,
      O => \mantissa_1[44]_i_2_n_0\
    );
\mantissa_1[44]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF4FFF7"
    )
        port map (
      I0 => ARG(50),
      I1 => \expon_uf_term_4_reg_n_0_[2]\,
      I2 => \expon_uf_term_4_reg_n_0_[3]\,
      I3 => \expon_uf_term_4_reg_n_0_[5]\,
      I4 => ARG(46),
      I5 => \expon_uf_term_4_reg_n_0_[4]\,
      O => \mantissa_1[44]_i_3_n_0\
    );
\mantissa_1[45]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0123"
    )
        port map (
      I0 => \expon_uf_term_4_reg_n_0_[0]\,
      I1 => \mantissa_1[51]_i_2_n_0\,
      I2 => \mantissa_1[45]_i_2_n_0\,
      I3 => \mantissa_1[46]_i_2_n_0\,
      O => SHR(45)
    );
\mantissa_1[45]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mantissa_1[47]_i_3_n_0\,
      I1 => \expon_uf_term_4_reg_n_0_[1]\,
      I2 => \mantissa_1[45]_i_3_n_0\,
      O => \mantissa_1[45]_i_2_n_0\
    );
\mantissa_1[45]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF4FFF7"
    )
        port map (
      I0 => ARG(51),
      I1 => \expon_uf_term_4_reg_n_0_[2]\,
      I2 => \expon_uf_term_4_reg_n_0_[3]\,
      I3 => \expon_uf_term_4_reg_n_0_[5]\,
      I4 => ARG(47),
      I5 => \expon_uf_term_4_reg_n_0_[4]\,
      O => \mantissa_1[45]_i_3_n_0\
    );
\mantissa_1[46]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0123"
    )
        port map (
      I0 => \expon_uf_term_4_reg_n_0_[0]\,
      I1 => \mantissa_1[51]_i_2_n_0\,
      I2 => \mantissa_1[46]_i_2_n_0\,
      I3 => \mantissa_1[47]_i_2_n_0\,
      O => SHR(46)
    );
\mantissa_1[46]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mantissa_1[48]_i_4_n_0\,
      I1 => \expon_uf_term_4_reg_n_0_[1]\,
      I2 => \mantissa_1[46]_i_3_n_0\,
      O => \mantissa_1[46]_i_2_n_0\
    );
\mantissa_1[46]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF4FFF7"
    )
        port map (
      I0 => ARG(52),
      I1 => \expon_uf_term_4_reg_n_0_[2]\,
      I2 => \expon_uf_term_4_reg_n_0_[3]\,
      I3 => \expon_uf_term_4_reg_n_0_[5]\,
      I4 => ARG(48),
      I5 => \expon_uf_term_4_reg_n_0_[4]\,
      O => \mantissa_1[46]_i_3_n_0\
    );
\mantissa_1[47]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0123"
    )
        port map (
      I0 => \expon_uf_term_4_reg_n_0_[0]\,
      I1 => \mantissa_1[51]_i_2_n_0\,
      I2 => \mantissa_1[47]_i_2_n_0\,
      I3 => \mantissa_1[48]_i_2_n_0\,
      O => SHR(47)
    );
\mantissa_1[47]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mantissa_1[49]_i_4_n_0\,
      I1 => \expon_uf_term_4_reg_n_0_[1]\,
      I2 => \mantissa_1[47]_i_3_n_0\,
      O => \mantissa_1[47]_i_2_n_0\
    );
\mantissa_1[47]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF4FFF7"
    )
        port map (
      I0 => ARG(53),
      I1 => \expon_uf_term_4_reg_n_0_[2]\,
      I2 => \expon_uf_term_4_reg_n_0_[3]\,
      I3 => \expon_uf_term_4_reg_n_0_[5]\,
      I4 => ARG(49),
      I5 => \expon_uf_term_4_reg_n_0_[4]\,
      O => \mantissa_1[47]_i_3_n_0\
    );
\mantissa_1[48]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0123"
    )
        port map (
      I0 => \expon_uf_term_4_reg_n_0_[0]\,
      I1 => \mantissa_1[51]_i_2_n_0\,
      I2 => \mantissa_1[48]_i_2_n_0\,
      I3 => \mantissa_1[49]_i_2_n_0\,
      O => SHR(48)
    );
\mantissa_1[48]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mantissa_1[48]_i_3_n_0\,
      I1 => \expon_uf_term_4_reg_n_0_[1]\,
      I2 => \mantissa_1[48]_i_4_n_0\,
      O => \mantissa_1[48]_i_2_n_0\
    );
\mantissa_1[48]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
        port map (
      I0 => \expon_uf_term_4_reg_n_0_[2]\,
      I1 => \expon_uf_term_4_reg_n_0_[4]\,
      I2 => ARG(52),
      I3 => \expon_uf_term_4_reg_n_0_[5]\,
      I4 => \expon_uf_term_4_reg_n_0_[3]\,
      O => \mantissa_1[48]_i_3_n_0\
    );
\mantissa_1[48]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
        port map (
      I0 => \expon_uf_term_4_reg_n_0_[2]\,
      I1 => \expon_uf_term_4_reg_n_0_[4]\,
      I2 => ARG(50),
      I3 => \expon_uf_term_4_reg_n_0_[5]\,
      I4 => \expon_uf_term_4_reg_n_0_[3]\,
      O => \mantissa_1[48]_i_4_n_0\
    );
\mantissa_1[49]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2031"
    )
        port map (
      I0 => \expon_uf_term_4_reg_n_0_[0]\,
      I1 => \mantissa_1[51]_i_2_n_0\,
      I2 => \mantissa_1[50]_i_2_n_0\,
      I3 => \mantissa_1[49]_i_2_n_0\,
      O => SHR(49)
    );
\mantissa_1[49]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mantissa_1[49]_i_3_n_0\,
      I1 => \expon_uf_term_4_reg_n_0_[1]\,
      I2 => \mantissa_1[49]_i_4_n_0\,
      O => \mantissa_1[49]_i_2_n_0\
    );
\mantissa_1[49]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
        port map (
      I0 => \expon_uf_term_4_reg_n_0_[2]\,
      I1 => \expon_uf_term_4_reg_n_0_[4]\,
      I2 => ARG(53),
      I3 => \expon_uf_term_4_reg_n_0_[5]\,
      I4 => \expon_uf_term_4_reg_n_0_[3]\,
      O => \mantissa_1[49]_i_3_n_0\
    );
\mantissa_1[49]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
        port map (
      I0 => \expon_uf_term_4_reg_n_0_[2]\,
      I1 => \expon_uf_term_4_reg_n_0_[4]\,
      I2 => ARG(51),
      I3 => \expon_uf_term_4_reg_n_0_[5]\,
      I4 => \expon_uf_term_4_reg_n_0_[3]\,
      O => \mantissa_1[49]_i_4_n_0\
    );
\mantissa_1[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3210"
    )
        port map (
      I0 => \expon_uf_term_4_reg_n_0_[0]\,
      I1 => \mantissa_1[51]_i_2_n_0\,
      I2 => \mantissa_1[4]_i_2_n_0\,
      I3 => \mantissa_1[5]_i_2_n_0\,
      O => SHR(4)
    );
\mantissa_1[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mantissa_1[6]_i_3_n_0\,
      I1 => \expon_uf_term_4_reg_n_0_[1]\,
      I2 => \mantissa_1[4]_i_3_n_0\,
      O => \mantissa_1[4]_i_2_n_0\
    );
\mantissa_1[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mantissa_1[16]_i_4_n_0\,
      I1 => \mantissa_1[0]_i_6_n_0\,
      I2 => \expon_uf_term_4_reg_n_0_[2]\,
      I3 => \mantissa_1[0]_i_4_n_0\,
      I4 => \expon_uf_term_4_reg_n_0_[3]\,
      I5 => \mantissa_1[0]_i_5_n_0\,
      O => \mantissa_1[4]_i_3_n_0\
    );
\mantissa_1[50]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3210"
    )
        port map (
      I0 => \expon_uf_term_4_reg_n_0_[0]\,
      I1 => \mantissa_1[51]_i_2_n_0\,
      I2 => \mantissa_1[50]_i_2_n_0\,
      I3 => \mantissa_1[51]_i_3_n_0\,
      O => SHR(50)
    );
\mantissa_1[50]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => \expon_uf_term_4_reg_n_0_[1]\,
      I1 => \expon_uf_term_4_reg_n_0_[3]\,
      I2 => \expon_uf_term_4_reg_n_0_[5]\,
      I3 => ARG(52),
      I4 => \expon_uf_term_4_reg_n_0_[4]\,
      I5 => \expon_uf_term_4_reg_n_0_[2]\,
      O => \mantissa_1[50]_i_2_n_0\
    );
\mantissa_1[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \expon_uf_term_4_reg_n_0_[0]\,
      I1 => \mantissa_1[51]_i_2_n_0\,
      I2 => \mantissa_1[51]_i_3_n_0\,
      O => \mantissa_1[51]_i_1_n_0\
    );
\mantissa_1[51]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \expon_uf_term_4_reg_n_0_[10]\,
      I1 => \expon_uf_term_4_reg_n_0_[9]\,
      I2 => \expon_uf_term_4_reg_n_0_[6]\,
      I3 => \expon_uf_term_4_reg_n_0_[11]\,
      I4 => \expon_uf_term_4_reg_n_0_[7]\,
      I5 => \expon_uf_term_4_reg_n_0_[8]\,
      O => \mantissa_1[51]_i_2_n_0\
    );
\mantissa_1[51]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => \expon_uf_term_4_reg_n_0_[1]\,
      I1 => \expon_uf_term_4_reg_n_0_[3]\,
      I2 => \expon_uf_term_4_reg_n_0_[5]\,
      I3 => ARG(53),
      I4 => \expon_uf_term_4_reg_n_0_[4]\,
      I5 => \expon_uf_term_4_reg_n_0_[2]\,
      O => \mantissa_1[51]_i_3_n_0\
    );
\mantissa_1[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3210"
    )
        port map (
      I0 => \expon_uf_term_4_reg_n_0_[0]\,
      I1 => \mantissa_1[51]_i_2_n_0\,
      I2 => \mantissa_1[5]_i_2_n_0\,
      I3 => \mantissa_1[6]_i_2_n_0\,
      O => SHR(5)
    );
\mantissa_1[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mantissa_1[7]_i_3_n_0\,
      I1 => \expon_uf_term_4_reg_n_0_[1]\,
      I2 => \mantissa_1[5]_i_3_n_0\,
      O => \mantissa_1[5]_i_2_n_0\
    );
\mantissa_1[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mantissa_1[17]_i_4_n_0\,
      I1 => \mantissa_1[9]_i_4_n_0\,
      I2 => \expon_uf_term_4_reg_n_0_[2]\,
      I3 => \mantissa_1[13]_i_4_n_0\,
      I4 => \expon_uf_term_4_reg_n_0_[3]\,
      I5 => \mantissa_1[5]_i_4_n_0\,
      O => \mantissa_1[5]_i_3_n_0\
    );
\mantissa_1[5]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => ARG(23),
      I1 => \expon_uf_term_4_reg_n_0_[4]\,
      I2 => ARG(39),
      I3 => \expon_uf_term_4_reg_n_0_[5]\,
      I4 => ARG(7),
      O => \mantissa_1[5]_i_4_n_0\
    );
\mantissa_1[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3210"
    )
        port map (
      I0 => \expon_uf_term_4_reg_n_0_[0]\,
      I1 => \mantissa_1[51]_i_2_n_0\,
      I2 => \mantissa_1[6]_i_2_n_0\,
      I3 => \mantissa_1[7]_i_2_n_0\,
      O => SHR(6)
    );
\mantissa_1[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mantissa_1[8]_i_3_n_0\,
      I1 => \expon_uf_term_4_reg_n_0_[1]\,
      I2 => \mantissa_1[6]_i_3_n_0\,
      O => \mantissa_1[6]_i_2_n_0\
    );
\mantissa_1[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mantissa_1[18]_i_4_n_0\,
      I1 => \mantissa_1[0]_i_10_n_0\,
      I2 => \expon_uf_term_4_reg_n_0_[2]\,
      I3 => \mantissa_1[0]_i_8_n_0\,
      I4 => \expon_uf_term_4_reg_n_0_[3]\,
      I5 => \mantissa_1[0]_i_9_n_0\,
      O => \mantissa_1[6]_i_3_n_0\
    );
\mantissa_1[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3210"
    )
        port map (
      I0 => \expon_uf_term_4_reg_n_0_[0]\,
      I1 => \mantissa_1[51]_i_2_n_0\,
      I2 => \mantissa_1[7]_i_2_n_0\,
      I3 => \mantissa_1[8]_i_2_n_0\,
      O => SHR(7)
    );
\mantissa_1[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mantissa_1[9]_i_3_n_0\,
      I1 => \expon_uf_term_4_reg_n_0_[1]\,
      I2 => \mantissa_1[7]_i_3_n_0\,
      O => \mantissa_1[7]_i_2_n_0\
    );
\mantissa_1[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mantissa_1[19]_i_4_n_0\,
      I1 => \mantissa_1[11]_i_4_n_0\,
      I2 => \expon_uf_term_4_reg_n_0_[2]\,
      I3 => \mantissa_1[15]_i_4_n_0\,
      I4 => \expon_uf_term_4_reg_n_0_[3]\,
      I5 => \mantissa_1[7]_i_4_n_0\,
      O => \mantissa_1[7]_i_3_n_0\
    );
\mantissa_1[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => ARG(25),
      I1 => \expon_uf_term_4_reg_n_0_[4]\,
      I2 => ARG(41),
      I3 => \expon_uf_term_4_reg_n_0_[5]\,
      I4 => ARG(9),
      O => \mantissa_1[7]_i_4_n_0\
    );
\mantissa_1[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3210"
    )
        port map (
      I0 => \expon_uf_term_4_reg_n_0_[0]\,
      I1 => \mantissa_1[51]_i_2_n_0\,
      I2 => \mantissa_1[8]_i_2_n_0\,
      I3 => \mantissa_1[9]_i_2_n_0\,
      O => SHR(8)
    );
\mantissa_1[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mantissa_1[10]_i_3_n_0\,
      I1 => \expon_uf_term_4_reg_n_0_[1]\,
      I2 => \mantissa_1[8]_i_3_n_0\,
      O => \mantissa_1[8]_i_2_n_0\
    );
\mantissa_1[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F50CFCF5F50C0C0"
    )
        port map (
      I0 => \mantissa_1[20]_i_5_n_0\,
      I1 => \mantissa_1[0]_i_4_n_0\,
      I2 => \expon_uf_term_4_reg_n_0_[2]\,
      I3 => \mantissa_1[16]_i_4_n_0\,
      I4 => \expon_uf_term_4_reg_n_0_[3]\,
      I5 => \mantissa_1[0]_i_6_n_0\,
      O => \mantissa_1[8]_i_3_n_0\
    );
\mantissa_1[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3210"
    )
        port map (
      I0 => \expon_uf_term_4_reg_n_0_[0]\,
      I1 => \mantissa_1[51]_i_2_n_0\,
      I2 => \mantissa_1[9]_i_2_n_0\,
      I3 => \mantissa_1[10]_i_2_n_0\,
      O => SHR(9)
    );
\mantissa_1[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mantissa_1[11]_i_3_n_0\,
      I1 => \expon_uf_term_4_reg_n_0_[1]\,
      I2 => \mantissa_1[9]_i_3_n_0\,
      O => \mantissa_1[9]_i_2_n_0\
    );
\mantissa_1[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F50CFCF5F50C0C0"
    )
        port map (
      I0 => \mantissa_1[21]_i_5_n_0\,
      I1 => \mantissa_1[13]_i_4_n_0\,
      I2 => \expon_uf_term_4_reg_n_0_[2]\,
      I3 => \mantissa_1[17]_i_4_n_0\,
      I4 => \expon_uf_term_4_reg_n_0_[3]\,
      I5 => \mantissa_1[9]_i_4_n_0\,
      O => \mantissa_1[9]_i_3_n_0\
    );
\mantissa_1[9]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => ARG(27),
      I1 => \expon_uf_term_4_reg_n_0_[4]\,
      I2 => ARG(43),
      I3 => \expon_uf_term_4_reg_n_0_[5]\,
      I4 => ARG(11),
      O => \mantissa_1[9]_i_4_n_0\
    );
\mantissa_1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => SHR(0),
      Q => mantissa_1(0),
      R => rst
    );
\mantissa_1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => SHR(10),
      Q => mantissa_1(10),
      R => rst
    );
\mantissa_1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => SHR(11),
      Q => mantissa_1(11),
      R => rst
    );
\mantissa_1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => SHR(12),
      Q => mantissa_1(12),
      R => rst
    );
\mantissa_1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => SHR(13),
      Q => mantissa_1(13),
      R => rst
    );
\mantissa_1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => SHR(14),
      Q => mantissa_1(14),
      R => rst
    );
\mantissa_1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => SHR(15),
      Q => mantissa_1(15),
      R => rst
    );
\mantissa_1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => SHR(16),
      Q => mantissa_1(16),
      R => rst
    );
\mantissa_1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => SHR(17),
      Q => mantissa_1(17),
      R => rst
    );
\mantissa_1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => SHR(18),
      Q => mantissa_1(18),
      R => rst
    );
\mantissa_1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => SHR(19),
      Q => mantissa_1(19),
      R => rst
    );
\mantissa_1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => SHR(1),
      Q => mantissa_1(1),
      R => rst
    );
\mantissa_1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => SHR(20),
      Q => mantissa_1(20),
      R => rst
    );
\mantissa_1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => SHR(21),
      Q => mantissa_1(21),
      R => rst
    );
\mantissa_1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => SHR(22),
      Q => mantissa_1(22),
      R => rst
    );
\mantissa_1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => SHR(23),
      Q => mantissa_1(23),
      R => rst
    );
\mantissa_1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => SHR(24),
      Q => mantissa_1(24),
      R => rst
    );
\mantissa_1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => SHR(25),
      Q => mantissa_1(25),
      R => rst
    );
\mantissa_1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => SHR(26),
      Q => mantissa_1(26),
      R => rst
    );
\mantissa_1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => SHR(27),
      Q => mantissa_1(27),
      R => rst
    );
\mantissa_1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => SHR(28),
      Q => mantissa_1(28),
      R => rst
    );
\mantissa_1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => SHR(29),
      Q => mantissa_1(29),
      R => rst
    );
\mantissa_1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => SHR(2),
      Q => mantissa_1(2),
      R => rst
    );
\mantissa_1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => SHR(30),
      Q => mantissa_1(30),
      R => rst
    );
\mantissa_1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => SHR(31),
      Q => mantissa_1(31),
      R => rst
    );
\mantissa_1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => SHR(32),
      Q => mantissa_1(32),
      R => rst
    );
\mantissa_1_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => SHR(33),
      Q => mantissa_1(33),
      R => rst
    );
\mantissa_1_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => SHR(34),
      Q => mantissa_1(34),
      R => rst
    );
\mantissa_1_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => SHR(35),
      Q => mantissa_1(35),
      R => rst
    );
\mantissa_1_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => SHR(36),
      Q => mantissa_1(36),
      R => rst
    );
\mantissa_1_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => SHR(37),
      Q => mantissa_1(37),
      R => rst
    );
\mantissa_1_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => SHR(38),
      Q => mantissa_1(38),
      R => rst
    );
\mantissa_1_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => SHR(39),
      Q => mantissa_1(39),
      R => rst
    );
\mantissa_1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => SHR(3),
      Q => mantissa_1(3),
      R => rst
    );
\mantissa_1_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => SHR(40),
      Q => mantissa_1(40),
      R => rst
    );
\mantissa_1_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => SHR(41),
      Q => mantissa_1(41),
      R => rst
    );
\mantissa_1_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => SHR(42),
      Q => mantissa_1(42),
      R => rst
    );
\mantissa_1_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => SHR(43),
      Q => mantissa_1(43),
      R => rst
    );
\mantissa_1_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => SHR(44),
      Q => mantissa_1(44),
      R => rst
    );
\mantissa_1_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => SHR(45),
      Q => mantissa_1(45),
      R => rst
    );
\mantissa_1_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => SHR(46),
      Q => mantissa_1(46),
      R => rst
    );
\mantissa_1_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => SHR(47),
      Q => mantissa_1(47),
      R => rst
    );
\mantissa_1_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => SHR(48),
      Q => mantissa_1(48),
      R => rst
    );
\mantissa_1_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => SHR(49),
      Q => mantissa_1(49),
      R => rst
    );
\mantissa_1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => SHR(4),
      Q => mantissa_1(4),
      R => rst
    );
\mantissa_1_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => SHR(50),
      Q => mantissa_1(50),
      R => rst
    );
\mantissa_1_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \mantissa_1[51]_i_1_n_0\,
      Q => mantissa_1(51),
      R => rst
    );
\mantissa_1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => SHR(5),
      Q => mantissa_1(5),
      R => rst
    );
\mantissa_1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => SHR(6),
      Q => mantissa_1(6),
      R => rst
    );
\mantissa_1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => SHR(7),
      Q => mantissa_1(7),
      R => rst
    );
\mantissa_1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => SHR(8),
      Q => mantissa_1(8),
      R => rst
    );
\mantissa_1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => SHR(9),
      Q => mantissa_1(9),
      R => rst
    );
\mantissa_a_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => Q(0),
      Q => mantissa_a(0),
      R => rst
    );
\mantissa_a_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => Q(10),
      Q => mantissa_a(10),
      R => rst
    );
\mantissa_a_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => Q(11),
      Q => mantissa_a(11),
      R => rst
    );
\mantissa_a_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => Q(12),
      Q => mantissa_a(12),
      R => rst
    );
\mantissa_a_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => Q(13),
      Q => mantissa_a(13),
      R => rst
    );
\mantissa_a_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => Q(14),
      Q => mantissa_a(14),
      R => rst
    );
\mantissa_a_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => Q(15),
      Q => mantissa_a(15),
      R => rst
    );
\mantissa_a_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => Q(16),
      Q => mantissa_a(16),
      R => rst
    );
\mantissa_a_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => Q(17),
      Q => mantissa_a(17),
      R => rst
    );
\mantissa_a_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => Q(18),
      Q => mantissa_a(18),
      R => rst
    );
\mantissa_a_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => Q(19),
      Q => mantissa_a(19),
      R => rst
    );
\mantissa_a_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => Q(1),
      Q => mantissa_a(1),
      R => rst
    );
\mantissa_a_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => Q(20),
      Q => mantissa_a(20),
      R => rst
    );
\mantissa_a_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => Q(21),
      Q => mantissa_a(21),
      R => rst
    );
\mantissa_a_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => Q(22),
      Q => mantissa_a(22),
      R => rst
    );
\mantissa_a_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => Q(23),
      Q => mantissa_a(23),
      R => rst
    );
\mantissa_a_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => Q(24),
      Q => mantissa_a(24),
      R => rst
    );
\mantissa_a_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => Q(25),
      Q => mantissa_a(25),
      R => rst
    );
\mantissa_a_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => Q(26),
      Q => mantissa_a(26),
      R => rst
    );
\mantissa_a_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => Q(27),
      Q => mantissa_a(27),
      R => rst
    );
\mantissa_a_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => Q(28),
      Q => mantissa_a(28),
      R => rst
    );
\mantissa_a_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => Q(29),
      Q => mantissa_a(29),
      R => rst
    );
\mantissa_a_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => Q(2),
      Q => mantissa_a(2),
      R => rst
    );
\mantissa_a_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => Q(30),
      Q => mantissa_a(30),
      R => rst
    );
\mantissa_a_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => Q(31),
      Q => mantissa_a(31),
      R => rst
    );
\mantissa_a_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => Q(32),
      Q => mantissa_a(32),
      R => rst
    );
\mantissa_a_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => Q(33),
      Q => mantissa_a(33),
      R => rst
    );
\mantissa_a_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => Q(34),
      Q => mantissa_a(34),
      R => rst
    );
\mantissa_a_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => Q(35),
      Q => mantissa_a(35),
      R => rst
    );
\mantissa_a_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => Q(36),
      Q => mantissa_a(36),
      R => rst
    );
\mantissa_a_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => Q(37),
      Q => mantissa_a(37),
      R => rst
    );
\mantissa_a_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => Q(38),
      Q => mantissa_a(38),
      R => rst
    );
\mantissa_a_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => Q(39),
      Q => mantissa_a(39),
      R => rst
    );
\mantissa_a_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => Q(3),
      Q => mantissa_a(3),
      R => rst
    );
\mantissa_a_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => Q(40),
      Q => mantissa_a(40),
      R => rst
    );
\mantissa_a_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => Q(41),
      Q => mantissa_a(41),
      R => rst
    );
\mantissa_a_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => Q(42),
      Q => mantissa_a(42),
      R => rst
    );
\mantissa_a_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => Q(43),
      Q => mantissa_a(43),
      R => rst
    );
\mantissa_a_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => Q(44),
      Q => mantissa_a(44),
      R => rst
    );
\mantissa_a_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => Q(45),
      Q => mantissa_a(45),
      R => rst
    );
\mantissa_a_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => Q(46),
      Q => mantissa_a(46),
      R => rst
    );
\mantissa_a_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => Q(47),
      Q => mantissa_a(47),
      R => rst
    );
\mantissa_a_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => Q(48),
      Q => mantissa_a(48),
      R => rst
    );
\mantissa_a_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => Q(49),
      Q => mantissa_a(49),
      R => rst
    );
\mantissa_a_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => Q(4),
      Q => mantissa_a(4),
      R => rst
    );
\mantissa_a_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => Q(50),
      Q => mantissa_a(50),
      R => rst
    );
\mantissa_a_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => Q(51),
      Q => mantissa_a(51),
      R => rst
    );
\mantissa_a_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => Q(5),
      Q => mantissa_a(5),
      R => rst
    );
\mantissa_a_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => Q(6),
      Q => mantissa_a(6),
      R => rst
    );
\mantissa_a_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => Q(7),
      Q => mantissa_a(7),
      R => rst
    );
\mantissa_a_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => Q(8),
      Q => mantissa_a(8),
      R => rst
    );
\mantissa_a_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => Q(9),
      Q => mantissa_a(9),
      R => rst
    );
\mantissa_b_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \expon_uf_term_1_reg[11]_0\(0),
      Q => mantissa_b(0),
      R => rst
    );
\mantissa_b_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \expon_uf_term_1_reg[11]_0\(10),
      Q => mantissa_b(10),
      R => rst
    );
\mantissa_b_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \expon_uf_term_1_reg[11]_0\(11),
      Q => mantissa_b(11),
      R => rst
    );
\mantissa_b_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \expon_uf_term_1_reg[11]_0\(12),
      Q => mantissa_b(12),
      R => rst
    );
\mantissa_b_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \expon_uf_term_1_reg[11]_0\(13),
      Q => mantissa_b(13),
      R => rst
    );
\mantissa_b_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \expon_uf_term_1_reg[11]_0\(14),
      Q => mantissa_b(14),
      R => rst
    );
\mantissa_b_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \expon_uf_term_1_reg[11]_0\(15),
      Q => mantissa_b(15),
      R => rst
    );
\mantissa_b_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \expon_uf_term_1_reg[11]_0\(16),
      Q => mantissa_b(16),
      R => rst
    );
\mantissa_b_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \expon_uf_term_1_reg[11]_0\(17),
      Q => mantissa_b(17),
      R => rst
    );
\mantissa_b_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \expon_uf_term_1_reg[11]_0\(18),
      Q => mantissa_b(18),
      R => rst
    );
\mantissa_b_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \expon_uf_term_1_reg[11]_0\(19),
      Q => mantissa_b(19),
      R => rst
    );
\mantissa_b_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \expon_uf_term_1_reg[11]_0\(1),
      Q => mantissa_b(1),
      R => rst
    );
\mantissa_b_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \expon_uf_term_1_reg[11]_0\(20),
      Q => mantissa_b(20),
      R => rst
    );
\mantissa_b_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \expon_uf_term_1_reg[11]_0\(21),
      Q => mantissa_b(21),
      R => rst
    );
\mantissa_b_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \expon_uf_term_1_reg[11]_0\(22),
      Q => mantissa_b(22),
      R => rst
    );
\mantissa_b_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \expon_uf_term_1_reg[11]_0\(23),
      Q => mantissa_b(23),
      R => rst
    );
\mantissa_b_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \expon_uf_term_1_reg[11]_0\(24),
      Q => mantissa_b(24),
      R => rst
    );
\mantissa_b_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \expon_uf_term_1_reg[11]_0\(25),
      Q => mantissa_b(25),
      R => rst
    );
\mantissa_b_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \expon_uf_term_1_reg[11]_0\(26),
      Q => mantissa_b(26),
      R => rst
    );
\mantissa_b_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \expon_uf_term_1_reg[11]_0\(27),
      Q => mantissa_b(27),
      R => rst
    );
\mantissa_b_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \expon_uf_term_1_reg[11]_0\(28),
      Q => mantissa_b(28),
      R => rst
    );
\mantissa_b_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \expon_uf_term_1_reg[11]_0\(29),
      Q => mantissa_b(29),
      R => rst
    );
\mantissa_b_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \expon_uf_term_1_reg[11]_0\(2),
      Q => mantissa_b(2),
      R => rst
    );
\mantissa_b_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \expon_uf_term_1_reg[11]_0\(30),
      Q => mantissa_b(30),
      R => rst
    );
\mantissa_b_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \expon_uf_term_1_reg[11]_0\(31),
      Q => mantissa_b(31),
      R => rst
    );
\mantissa_b_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \expon_uf_term_1_reg[11]_0\(32),
      Q => mantissa_b(32),
      R => rst
    );
\mantissa_b_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \expon_uf_term_1_reg[11]_0\(33),
      Q => mantissa_b(33),
      R => rst
    );
\mantissa_b_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \expon_uf_term_1_reg[11]_0\(34),
      Q => mantissa_b(34),
      R => rst
    );
\mantissa_b_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \expon_uf_term_1_reg[11]_0\(35),
      Q => mantissa_b(35),
      R => rst
    );
\mantissa_b_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \expon_uf_term_1_reg[11]_0\(36),
      Q => mantissa_b(36),
      R => rst
    );
\mantissa_b_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \expon_uf_term_1_reg[11]_0\(37),
      Q => mantissa_b(37),
      R => rst
    );
\mantissa_b_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \expon_uf_term_1_reg[11]_0\(38),
      Q => mantissa_b(38),
      R => rst
    );
\mantissa_b_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \expon_uf_term_1_reg[11]_0\(39),
      Q => mantissa_b(39),
      R => rst
    );
\mantissa_b_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \expon_uf_term_1_reg[11]_0\(3),
      Q => mantissa_b(3),
      R => rst
    );
\mantissa_b_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \expon_uf_term_1_reg[11]_0\(40),
      Q => mantissa_b(40),
      R => rst
    );
\mantissa_b_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \expon_uf_term_1_reg[11]_0\(41),
      Q => mantissa_b(41),
      R => rst
    );
\mantissa_b_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \expon_uf_term_1_reg[11]_0\(42),
      Q => mantissa_b(42),
      R => rst
    );
\mantissa_b_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \expon_uf_term_1_reg[11]_0\(43),
      Q => mantissa_b(43),
      R => rst
    );
\mantissa_b_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \expon_uf_term_1_reg[11]_0\(44),
      Q => mantissa_b(44),
      R => rst
    );
\mantissa_b_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \expon_uf_term_1_reg[11]_0\(45),
      Q => mantissa_b(45),
      R => rst
    );
\mantissa_b_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \expon_uf_term_1_reg[11]_0\(46),
      Q => mantissa_b(46),
      R => rst
    );
\mantissa_b_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \expon_uf_term_1_reg[11]_0\(47),
      Q => mantissa_b(47),
      R => rst
    );
\mantissa_b_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \expon_uf_term_1_reg[11]_0\(48),
      Q => mantissa_b(48),
      R => rst
    );
\mantissa_b_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \expon_uf_term_1_reg[11]_0\(49),
      Q => mantissa_b(49),
      R => rst
    );
\mantissa_b_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \expon_uf_term_1_reg[11]_0\(4),
      Q => mantissa_b(4),
      R => rst
    );
\mantissa_b_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \expon_uf_term_1_reg[11]_0\(50),
      Q => mantissa_b(50),
      R => rst
    );
\mantissa_b_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \expon_uf_term_1_reg[11]_0\(51),
      Q => mantissa_b(51),
      R => rst
    );
\mantissa_b_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \expon_uf_term_1_reg[11]_0\(5),
      Q => mantissa_b(5),
      R => rst
    );
\mantissa_b_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \expon_uf_term_1_reg[11]_0\(6),
      Q => mantissa_b(6),
      R => rst
    );
\mantissa_b_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \expon_uf_term_1_reg[11]_0\(7),
      Q => mantissa_b(7),
      R => rst
    );
\mantissa_b_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \expon_uf_term_1_reg[11]_0\(8),
      Q => mantissa_b(8),
      R => rst
    );
\mantissa_b_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \expon_uf_term_1_reg[11]_0\(9),
      Q => mantissa_b(9),
      R => rst
    );
\mantissa_round[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFBBBA"
    )
        port map (
      I0 => \mantissa_round_reg[0]\,
      I1 => \mantissa_round_reg[0]_0\,
      I2 => \mantissa_round[0]_i_4_n_0\,
      I3 => \mantissa_round[0]_i_5_n_0\,
      I4 => \mantissa_round_reg[0]_1\,
      I5 => \mantissa_round_reg[0]_2\(2),
      O => D(0)
    );
\mantissa_round[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \mantissa_round[0]_i_18_n_0\,
      I1 => \mantissa_round[0]_i_19_n_0\,
      I2 => \mantissa_round[0]_i_20_n_0\,
      I3 => \mantissa_round[0]_i_21_n_0\,
      O => \mantissa_round[0]_i_10_n_0\
    );
\mantissa_round[0]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \mantissa_round[0]_i_22_n_0\,
      I1 => \mantissa_round[0]_i_23_n_0\,
      I2 => \mantissa_round[0]_i_24_n_0\,
      I3 => \mantissa_round[0]_i_25_n_0\,
      I4 => \mantissa_round[0]_i_26_n_0\,
      O => \mantissa_round[0]_i_11_n_0\
    );
\mantissa_round[0]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => remainder_b(89),
      I1 => remainder_b(95),
      I2 => expon_final_4_et0,
      I3 => \mantissa_round[0]_i_27_n_0\,
      I4 => \mantissa_round[0]_i_28_n_0\,
      O => \mantissa_round[0]_i_12_n_0\
    );
\mantissa_round[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFEFFFEFFFE00"
    )
        port map (
      I0 => remainder_b(52),
      I1 => remainder_b(53),
      I2 => remainder_b(54),
      I3 => expon_final_4_et0,
      I4 => \remainder_out_reg_n_0_[0]\,
      I5 => \remainder_out_reg_n_0_[1]\,
      O => \mantissa_round[0]_i_13_n_0\
    );
\mantissa_round[0]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \mantissa_round[0]_i_29_n_0\,
      I1 => \mantissa_round[0]_i_30_n_0\,
      I2 => \mantissa_round[0]_i_31_n_0\,
      I3 => \mantissa_round[0]_i_32_n_0\,
      I4 => \mantissa_round[0]_i_33_n_0\,
      O => \mantissa_round[0]_i_14_n_0\
    );
\mantissa_round[0]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \mantissa_round[0]_i_34_n_0\,
      I1 => \mantissa_round[0]_i_35_n_0\,
      I2 => \mantissa_round[0]_i_36_n_0\,
      I3 => \mantissa_round[0]_i_37_n_0\,
      I4 => \mantissa_round[0]_i_38_n_0\,
      O => \mantissa_round[0]_i_15_n_0\
    );
\mantissa_round[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \remainder_out_reg_n_0_[42]\,
      I1 => \remainder_out_reg_n_0_[38]\,
      I2 => \remainder_out_reg_n_0_[32]\,
      I3 => \remainder_out_reg_n_0_[24]\,
      O => \mantissa_round[0]_i_16_n_0\
    );
\mantissa_round[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \remainder_out_reg_n_0_[44]\,
      I1 => \remainder_out_reg_n_0_[40]\,
      I2 => \remainder_out_reg_n_0_[41]\,
      I3 => \remainder_out_reg_n_0_[37]\,
      O => \mantissa_round[0]_i_17_n_0\
    );
\mantissa_round[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \remainder_out_reg_n_0_[35]\,
      I1 => \remainder_out_reg_n_0_[31]\,
      I2 => \remainder_out_reg_n_0_[29]\,
      I3 => expon_final_4_et0,
      O => \mantissa_round[0]_i_18_n_0\
    );
\mantissa_round[0]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \remainder_out_reg_n_0_[28]\,
      I1 => \remainder_out_reg_n_0_[23]\,
      I2 => \remainder_out_reg_n_0_[45]\,
      I3 => \remainder_out_reg_n_0_[43]\,
      O => \mantissa_round[0]_i_19_n_0\
    );
\mantissa_round[0]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \remainder_out_reg_n_0_[46]\,
      I1 => \remainder_out_reg_n_0_[30]\,
      I2 => \remainder_out_reg_n_0_[51]\,
      I3 => \remainder_out_reg_n_0_[26]\,
      O => \mantissa_round[0]_i_20_n_0\
    );
\mantissa_round[0]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \remainder_out_reg_n_0_[49]\,
      I1 => \remainder_out_reg_n_0_[25]\,
      I2 => \remainder_out_reg_n_0_[52]\,
      I3 => \remainder_out_reg_n_0_[47]\,
      O => \mantissa_round[0]_i_21_n_0\
    );
\mantissa_round[0]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => remainder_b(94),
      I1 => remainder_b(75),
      I2 => remainder_b(82),
      I3 => remainder_b(83),
      I4 => remainder_b(87),
      I5 => remainder_b(98),
      O => \mantissa_round[0]_i_22_n_0\
    );
\mantissa_round[0]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => remainder_b(105),
      I1 => remainder_b(99),
      I2 => remainder_b(97),
      I3 => remainder_b(81),
      O => \mantissa_round[0]_i_23_n_0\
    );
\mantissa_round[0]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => remainder_b(103),
      I1 => remainder_b(77),
      I2 => remainder_b(106),
      I3 => remainder_b(102),
      O => \mantissa_round[0]_i_24_n_0\
    );
\mantissa_round[0]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => remainder_b(104),
      I1 => remainder_b(93),
      I2 => remainder_b(92),
      I3 => remainder_b(86),
      O => \mantissa_round[0]_i_25_n_0\
    );
\mantissa_round[0]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => remainder_b(101),
      I1 => remainder_b(88),
      I2 => remainder_b(96),
      I3 => remainder_b(79),
      O => \mantissa_round[0]_i_26_n_0\
    );
\mantissa_round[0]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => remainder_b(80),
      I1 => remainder_b(78),
      I2 => remainder_b(84),
      I3 => remainder_b(76),
      O => \mantissa_round[0]_i_27_n_0\
    );
\mantissa_round[0]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => remainder_b(90),
      I1 => remainder_b(85),
      I2 => remainder_b(100),
      I3 => remainder_b(91),
      O => \mantissa_round[0]_i_28_n_0\
    );
\mantissa_round[0]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => remainder_b(58),
      I1 => remainder_b(56),
      I2 => remainder_b(57),
      I3 => remainder_b(70),
      I4 => remainder_b(68),
      I5 => remainder_b(73),
      O => \mantissa_round[0]_i_29_n_0\
    );
\mantissa_round[0]_i_30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => remainder_b(60),
      I1 => remainder_b(65),
      I2 => remainder_b(63),
      O => \mantissa_round[0]_i_30_n_0\
    );
\mantissa_round[0]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => remainder_b(74),
      I1 => remainder_b(55),
      I2 => remainder_b(64),
      I3 => remainder_b(62),
      O => \mantissa_round[0]_i_31_n_0\
    );
\mantissa_round[0]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => remainder_b(71),
      I1 => remainder_b(61),
      I2 => remainder_b(72),
      I3 => remainder_b(69),
      O => \mantissa_round[0]_i_32_n_0\
    );
\mantissa_round[0]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => remainder_b(67),
      I1 => remainder_b(59),
      I2 => expon_final_4_et0,
      I3 => remainder_b(66),
      O => \mantissa_round[0]_i_33_n_0\
    );
\mantissa_round[0]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \remainder_out_reg_n_0_[11]\,
      I1 => \remainder_out_reg_n_0_[3]\,
      I2 => \remainder_out_reg_n_0_[17]\,
      I3 => \remainder_out_reg_n_0_[8]\,
      O => \mantissa_round[0]_i_34_n_0\
    );
\mantissa_round[0]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \remainder_out_reg_n_0_[19]\,
      I1 => \remainder_out_reg_n_0_[18]\,
      I2 => \remainder_out_reg_n_0_[20]\,
      I3 => \remainder_out_reg_n_0_[10]\,
      O => \mantissa_round[0]_i_35_n_0\
    );
\mantissa_round[0]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \remainder_out_reg_n_0_[16]\,
      I1 => \remainder_out_reg_n_0_[2]\,
      I2 => \remainder_out_reg_n_0_[14]\,
      I3 => \remainder_out_reg_n_0_[12]\,
      O => \mantissa_round[0]_i_36_n_0\
    );
\mantissa_round[0]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \remainder_out_reg_n_0_[9]\,
      I1 => \remainder_out_reg_n_0_[7]\,
      I2 => \remainder_out_reg_n_0_[15]\,
      I3 => \remainder_out_reg_n_0_[5]\,
      O => \mantissa_round[0]_i_37_n_0\
    );
\mantissa_round[0]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \remainder_out_reg_n_0_[13]\,
      I1 => \remainder_out_reg_n_0_[6]\,
      I2 => \remainder_out_reg_n_0_[4]\,
      I3 => expon_final_4_et0,
      O => \mantissa_round[0]_i_38_n_0\
    );
\mantissa_round[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE0000FFFEFFFE"
    )
        port map (
      I0 => \mantissa_round[0]_i_7_n_0\,
      I1 => \mantissa_round[0]_i_8_n_0\,
      I2 => \mantissa_round[0]_i_9_n_0\,
      I3 => \mantissa_round[0]_i_10_n_0\,
      I4 => \mantissa_round[0]_i_11_n_0\,
      I5 => \mantissa_round[0]_i_12_n_0\,
      O => \mantissa_round[0]_i_4_n_0\
    );
\mantissa_round[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBAABBBABBBA"
    )
        port map (
      I0 => \mantissa_round[0]_i_13_n_0\,
      I1 => \mantissa_round[0]_i_14_n_0\,
      I2 => \remainder_out_reg_n_0_[21]\,
      I3 => \mantissa_round[0]_i_15_n_0\,
      I4 => \remainder_out_reg_n_0_[1]\,
      I5 => \mantissa_round[53]_i_3_n_0\,
      O => \mantissa_round[0]_i_5_n_0\
    );
\mantissa_round[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEFEEEE22202222"
    )
        port map (
      I0 => \remainder_out_reg_n_0_[21]\,
      I1 => ARG(53),
      I2 => expon_final_4_et0_i_3_n_0,
      I3 => \mantissa_round[53]_i_4_n_0\,
      I4 => expon_final_4(0),
      I5 => remainder_msb,
      O => \mantissa_round[0]_i_7_n_0\
    );
\mantissa_round[0]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \remainder_out_reg_n_0_[33]\,
      I1 => \remainder_out_reg_n_0_[34]\,
      I2 => \remainder_out_reg_n_0_[22]\,
      I3 => \remainder_out_reg_n_0_[36]\,
      I4 => \mantissa_round[0]_i_16_n_0\,
      O => \mantissa_round[0]_i_8_n_0\
    );
\mantissa_round[0]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \remainder_out_reg_n_0_[27]\,
      I1 => \remainder_out_reg_n_0_[48]\,
      I2 => \remainder_out_reg_n_0_[39]\,
      I3 => \remainder_out_reg_n_0_[50]\,
      I4 => \mantissa_round[0]_i_17_n_0\,
      O => \mantissa_round[0]_i_9_n_0\
    );
\mantissa_round[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => mantissa_1(8),
      I1 => expon_final_4_et0,
      I2 => ARG(8),
      I3 => \mantissa_round[53]_i_3_n_0\,
      I4 => ARG(9),
      O => mantissa_7(9)
    );
\mantissa_round[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => mantissa_1(9),
      I1 => expon_final_4_et0,
      I2 => ARG(9),
      I3 => \mantissa_round[53]_i_3_n_0\,
      I4 => ARG(10),
      O => mantissa_7(10)
    );
\mantissa_round[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => mantissa_1(10),
      I1 => expon_final_4_et0,
      I2 => ARG(10),
      I3 => \mantissa_round[53]_i_3_n_0\,
      I4 => ARG(11),
      O => mantissa_7(11)
    );
\mantissa_round[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => mantissa_1(11),
      I1 => expon_final_4_et0,
      I2 => ARG(11),
      I3 => \mantissa_round[53]_i_3_n_0\,
      I4 => ARG(12),
      O => mantissa_7(12)
    );
\mantissa_round[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => mantissa_1(12),
      I1 => expon_final_4_et0,
      I2 => ARG(12),
      I3 => \mantissa_round[53]_i_3_n_0\,
      I4 => ARG(13),
      O => mantissa_7(13)
    );
\mantissa_round[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => mantissa_1(13),
      I1 => expon_final_4_et0,
      I2 => ARG(13),
      I3 => \mantissa_round[53]_i_3_n_0\,
      I4 => ARG(14),
      O => mantissa_7(14)
    );
\mantissa_round[16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => mantissa_1(14),
      I1 => expon_final_4_et0,
      I2 => ARG(14),
      I3 => \mantissa_round[53]_i_3_n_0\,
      I4 => ARG(15),
      O => mantissa_7(15)
    );
\mantissa_round[17]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => mantissa_1(15),
      I1 => expon_final_4_et0,
      I2 => ARG(15),
      I3 => \mantissa_round[53]_i_3_n_0\,
      I4 => ARG(16),
      O => mantissa_7(16)
    );
\mantissa_round[18]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => mantissa_1(16),
      I1 => expon_final_4_et0,
      I2 => ARG(16),
      I3 => \mantissa_round[53]_i_3_n_0\,
      I4 => ARG(17),
      O => mantissa_7(17)
    );
\mantissa_round[19]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => mantissa_1(17),
      I1 => expon_final_4_et0,
      I2 => ARG(17),
      I3 => \mantissa_round[53]_i_3_n_0\,
      I4 => ARG(18),
      O => mantissa_7(18)
    );
\mantissa_round[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => remainder_b(107),
      I1 => expon_final_4_et0,
      I2 => remainder_msb,
      I3 => \mantissa_round[53]_i_3_n_0\,
      I4 => \quotient_out_reg_n_0_[0]\,
      O => mantissa_7(0)
    );
\mantissa_round[20]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => mantissa_1(18),
      I1 => expon_final_4_et0,
      I2 => ARG(18),
      I3 => \mantissa_round[53]_i_3_n_0\,
      I4 => ARG(19),
      O => mantissa_7(19)
    );
\mantissa_round[21]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => mantissa_1(19),
      I1 => expon_final_4_et0,
      I2 => ARG(19),
      I3 => \mantissa_round[53]_i_3_n_0\,
      I4 => ARG(20),
      O => mantissa_7(20)
    );
\mantissa_round[22]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => mantissa_1(20),
      I1 => expon_final_4_et0,
      I2 => ARG(20),
      I3 => \mantissa_round[53]_i_3_n_0\,
      I4 => ARG(21),
      O => mantissa_7(21)
    );
\mantissa_round[23]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => mantissa_1(21),
      I1 => expon_final_4_et0,
      I2 => ARG(21),
      I3 => \mantissa_round[53]_i_3_n_0\,
      I4 => ARG(22),
      O => mantissa_7(22)
    );
\mantissa_round[24]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => mantissa_1(22),
      I1 => expon_final_4_et0,
      I2 => ARG(22),
      I3 => \mantissa_round[53]_i_3_n_0\,
      I4 => ARG(23),
      O => mantissa_7(23)
    );
\mantissa_round[25]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => mantissa_1(23),
      I1 => expon_final_4_et0,
      I2 => ARG(23),
      I3 => \mantissa_round[53]_i_3_n_0\,
      I4 => ARG(24),
      O => mantissa_7(24)
    );
\mantissa_round[26]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => mantissa_1(24),
      I1 => expon_final_4_et0,
      I2 => ARG(24),
      I3 => \mantissa_round[53]_i_3_n_0\,
      I4 => ARG(25),
      O => mantissa_7(25)
    );
\mantissa_round[27]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => mantissa_1(25),
      I1 => expon_final_4_et0,
      I2 => ARG(25),
      I3 => \mantissa_round[53]_i_3_n_0\,
      I4 => ARG(26),
      O => mantissa_7(26)
    );
\mantissa_round[28]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => mantissa_1(26),
      I1 => expon_final_4_et0,
      I2 => ARG(26),
      I3 => \mantissa_round[53]_i_3_n_0\,
      I4 => ARG(27),
      O => mantissa_7(27)
    );
\mantissa_round[29]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => mantissa_1(27),
      I1 => expon_final_4_et0,
      I2 => ARG(27),
      I3 => \mantissa_round[53]_i_3_n_0\,
      I4 => ARG(28),
      O => mantissa_7(28)
    );
\mantissa_round[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => mantissa_1(0),
      I1 => expon_final_4_et0,
      I2 => \quotient_out_reg_n_0_[0]\,
      I3 => \mantissa_round[53]_i_3_n_0\,
      I4 => \quotient_out_reg_n_0_[1]\,
      O => mantissa_7(1)
    );
\mantissa_round[30]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => mantissa_1(28),
      I1 => expon_final_4_et0,
      I2 => ARG(28),
      I3 => \mantissa_round[53]_i_3_n_0\,
      I4 => ARG(29),
      O => mantissa_7(29)
    );
\mantissa_round[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => mantissa_1(29),
      I1 => expon_final_4_et0,
      I2 => ARG(29),
      I3 => \mantissa_round[53]_i_3_n_0\,
      I4 => ARG(30),
      O => mantissa_7(30)
    );
\mantissa_round[32]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => mantissa_1(30),
      I1 => expon_final_4_et0,
      I2 => ARG(30),
      I3 => \mantissa_round[53]_i_3_n_0\,
      I4 => ARG(31),
      O => mantissa_7(31)
    );
\mantissa_round[33]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => mantissa_1(31),
      I1 => expon_final_4_et0,
      I2 => ARG(31),
      I3 => \mantissa_round[53]_i_3_n_0\,
      I4 => ARG(32),
      O => mantissa_7(32)
    );
\mantissa_round[34]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => mantissa_1(32),
      I1 => expon_final_4_et0,
      I2 => ARG(32),
      I3 => \mantissa_round[53]_i_3_n_0\,
      I4 => ARG(33),
      O => mantissa_7(33)
    );
\mantissa_round[35]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB888B8"
    )
        port map (
      I0 => mantissa_1(33),
      I1 => expon_final_4_et0,
      I2 => ARG(34),
      I3 => \mantissa_round[53]_i_3_n_0\,
      I4 => ARG(33),
      O => mantissa_7(34)
    );
\mantissa_round[36]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => mantissa_1(34),
      I1 => expon_final_4_et0,
      I2 => ARG(34),
      I3 => \mantissa_round[53]_i_3_n_0\,
      I4 => ARG(35),
      O => mantissa_7(35)
    );
\mantissa_round[37]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => mantissa_1(35),
      I1 => expon_final_4_et0,
      I2 => ARG(35),
      I3 => \mantissa_round[53]_i_3_n_0\,
      I4 => ARG(36),
      O => mantissa_7(36)
    );
\mantissa_round[38]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => mantissa_1(36),
      I1 => expon_final_4_et0,
      I2 => ARG(36),
      I3 => \mantissa_round[53]_i_3_n_0\,
      I4 => ARG(37),
      O => mantissa_7(37)
    );
\mantissa_round[39]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => mantissa_1(37),
      I1 => expon_final_4_et0,
      I2 => ARG(37),
      I3 => \mantissa_round[53]_i_3_n_0\,
      I4 => ARG(38),
      O => mantissa_7(38)
    );
\mantissa_round[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB888B8"
    )
        port map (
      I0 => mantissa_1(1),
      I1 => expon_final_4_et0,
      I2 => ARG(2),
      I3 => \mantissa_round[53]_i_3_n_0\,
      I4 => \quotient_out_reg_n_0_[1]\,
      O => mantissa_7(2)
    );
\mantissa_round[40]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => mantissa_1(38),
      I1 => expon_final_4_et0,
      I2 => ARG(38),
      I3 => \mantissa_round[53]_i_3_n_0\,
      I4 => ARG(39),
      O => mantissa_7(39)
    );
\mantissa_round[41]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => mantissa_1(39),
      I1 => expon_final_4_et0,
      I2 => ARG(39),
      I3 => \mantissa_round[53]_i_3_n_0\,
      I4 => ARG(40),
      O => mantissa_7(40)
    );
\mantissa_round[42]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => mantissa_1(40),
      I1 => expon_final_4_et0,
      I2 => ARG(40),
      I3 => \mantissa_round[53]_i_3_n_0\,
      I4 => ARG(41),
      O => mantissa_7(41)
    );
\mantissa_round[43]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => mantissa_1(41),
      I1 => expon_final_4_et0,
      I2 => ARG(41),
      I3 => \mantissa_round[53]_i_3_n_0\,
      I4 => ARG(42),
      O => mantissa_7(42)
    );
\mantissa_round[44]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => mantissa_1(42),
      I1 => expon_final_4_et0,
      I2 => ARG(42),
      I3 => \mantissa_round[53]_i_3_n_0\,
      I4 => ARG(43),
      O => mantissa_7(43)
    );
\mantissa_round[45]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => mantissa_1(43),
      I1 => expon_final_4_et0,
      I2 => ARG(43),
      I3 => \mantissa_round[53]_i_3_n_0\,
      I4 => ARG(44),
      O => mantissa_7(44)
    );
\mantissa_round[46]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => mantissa_1(44),
      I1 => expon_final_4_et0,
      I2 => ARG(44),
      I3 => \mantissa_round[53]_i_3_n_0\,
      I4 => ARG(45),
      O => mantissa_7(45)
    );
\mantissa_round[47]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => mantissa_1(45),
      I1 => expon_final_4_et0,
      I2 => ARG(45),
      I3 => \mantissa_round[53]_i_3_n_0\,
      I4 => ARG(46),
      O => mantissa_7(46)
    );
\mantissa_round[48]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => mantissa_1(46),
      I1 => expon_final_4_et0,
      I2 => ARG(46),
      I3 => \mantissa_round[53]_i_3_n_0\,
      I4 => ARG(47),
      O => mantissa_7(47)
    );
\mantissa_round[49]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => mantissa_1(47),
      I1 => expon_final_4_et0,
      I2 => ARG(47),
      I3 => \mantissa_round[53]_i_3_n_0\,
      I4 => ARG(48),
      O => mantissa_7(48)
    );
\mantissa_round[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => mantissa_1(2),
      I1 => expon_final_4_et0,
      I2 => ARG(2),
      I3 => \mantissa_round[53]_i_3_n_0\,
      I4 => ARG(3),
      O => mantissa_7(3)
    );
\mantissa_round[50]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => mantissa_1(48),
      I1 => expon_final_4_et0,
      I2 => ARG(48),
      I3 => \mantissa_round[53]_i_3_n_0\,
      I4 => ARG(49),
      O => mantissa_7(49)
    );
\mantissa_round[51]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => mantissa_1(49),
      I1 => expon_final_4_et0,
      I2 => ARG(49),
      I3 => \mantissa_round[53]_i_3_n_0\,
      I4 => ARG(50),
      O => mantissa_7(50)
    );
\mantissa_round[52]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => mantissa_1(50),
      I1 => expon_final_4_et0,
      I2 => ARG(50),
      I3 => \mantissa_round[53]_i_3_n_0\,
      I4 => ARG(51),
      O => mantissa_7(51)
    );
\mantissa_round[53]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => mantissa_1(51),
      I1 => expon_final_4_et0,
      I2 => ARG(51),
      I3 => \mantissa_round[53]_i_3_n_0\,
      I4 => ARG(52),
      O => mantissa_7(52)
    );
\mantissa_round[53]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5455"
    )
        port map (
      I0 => ARG(53),
      I1 => expon_final_4_et0_i_3_n_0,
      I2 => \mantissa_round[53]_i_4_n_0\,
      I3 => expon_final_4(0),
      O => \mantissa_round[53]_i_3_n_0\
    );
\mantissa_round[53]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => expon_final_4(3),
      I1 => expon_final_4(5),
      I2 => expon_final_4(4),
      I3 => expon_final_4(2),
      I4 => expon_final_4(1),
      O => \mantissa_round[53]_i_4_n_0\
    );
\mantissa_round[54]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \expon_final_5_reg_n_0_[2]\,
      I1 => \expon_final_5_reg_n_0_[3]\,
      I2 => \expon_final_5_reg_n_0_[0]\,
      I3 => \expon_final_5_reg_n_0_[1]\,
      I4 => \mantissa_round[54]_i_3_n_0\,
      I5 => \mantissa_round[54]_i_4_n_0\,
      O => mantissa_7(53)
    );
\mantissa_round[54]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \expon_final_5_reg_n_0_[9]\,
      I1 => \expon_final_5_reg_n_0_[8]\,
      I2 => \expon_final_5_reg_n_0_[11]\,
      I3 => \expon_final_5_reg_n_0_[10]\,
      O => \mantissa_round[54]_i_3_n_0\
    );
\mantissa_round[54]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \expon_final_5_reg_n_0_[5]\,
      I1 => \expon_final_5_reg_n_0_[4]\,
      I2 => \expon_final_5_reg_n_0_[7]\,
      I3 => \expon_final_5_reg_n_0_[6]\,
      O => \mantissa_round[54]_i_4_n_0\
    );
\mantissa_round[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => mantissa_1(3),
      I1 => expon_final_4_et0,
      I2 => ARG(3),
      I3 => \mantissa_round[53]_i_3_n_0\,
      I4 => ARG(4),
      O => mantissa_7(4)
    );
\mantissa_round[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => mantissa_1(4),
      I1 => expon_final_4_et0,
      I2 => ARG(4),
      I3 => \mantissa_round[53]_i_3_n_0\,
      I4 => ARG(5),
      O => mantissa_7(5)
    );
\mantissa_round[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => mantissa_1(5),
      I1 => expon_final_4_et0,
      I2 => ARG(5),
      I3 => \mantissa_round[53]_i_3_n_0\,
      I4 => ARG(6),
      O => mantissa_7(6)
    );
\mantissa_round[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => mantissa_1(6),
      I1 => expon_final_4_et0,
      I2 => ARG(6),
      I3 => \mantissa_round[53]_i_3_n_0\,
      I4 => ARG(7),
      O => mantissa_7(7)
    );
\mantissa_round[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => mantissa_1(7),
      I1 => expon_final_4_et0,
      I2 => ARG(7),
      I3 => \mantissa_round[53]_i_3_n_0\,
      I4 => ARG(8),
      O => mantissa_7(8)
    );
\quotient[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFD00000001"
    )
        port map (
      I0 => gtOp,
      I1 => count_out(2),
      I2 => count_out(0),
      I3 => count_out(1),
      I4 => \quotient[7]_i_2_n_0\,
      I5 => quotient(0),
      O => \quotient[0]_i_1_n_0\
    );
\quotient[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFDF00000010"
    )
        port map (
      I0 => gtOp,
      I1 => count_out(0),
      I2 => count_out(1),
      I3 => count_out(2),
      I4 => \quotient[15]_i_2_n_0\,
      I5 => quotient(10),
      O => \quotient[10]_i_1_n_0\
    );
\quotient[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF7F00000040"
    )
        port map (
      I0 => gtOp,
      I1 => count_out(0),
      I2 => count_out(1),
      I3 => count_out(2),
      I4 => \quotient[15]_i_2_n_0\,
      I5 => quotient(11),
      O => \quotient[11]_i_1_n_0\
    );
\quotient[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF700000004"
    )
        port map (
      I0 => gtOp,
      I1 => count_out(2),
      I2 => count_out(0),
      I3 => count_out(1),
      I4 => \quotient[15]_i_2_n_0\,
      I5 => quotient(12),
      O => \quotient[12]_i_1_n_0\
    );
\quotient[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDFFF00001000"
    )
        port map (
      I0 => gtOp,
      I1 => count_out(1),
      I2 => count_out(0),
      I3 => count_out(2),
      I4 => \quotient[15]_i_2_n_0\,
      I5 => quotient(13),
      O => \quotient[13]_i_1_n_0\
    );
\quotient[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDFFF00001000"
    )
        port map (
      I0 => gtOp,
      I1 => count_out(0),
      I2 => count_out(1),
      I3 => count_out(2),
      I4 => \quotient[15]_i_2_n_0\,
      I5 => quotient(14),
      O => \quotient[14]_i_1_n_0\
    );
\quotient[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7FFF00004000"
    )
        port map (
      I0 => gtOp,
      I1 => count_out(0),
      I2 => count_out(1),
      I3 => count_out(2),
      I4 => \quotient[15]_i_2_n_0\,
      I5 => quotient(15),
      O => \quotient[15]_i_1_n_0\
    );
\quotient[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => count_out(3),
      I1 => count_out(4),
      I2 => count_nonzero_signal,
      I3 => count_out(5),
      O => \quotient[15]_i_2_n_0\
    );
\quotient[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFD00000001"
    )
        port map (
      I0 => gtOp,
      I1 => count_out(2),
      I2 => count_out(0),
      I3 => count_out(1),
      I4 => \quotient[23]_i_2_n_0\,
      I5 => quotient(16),
      O => \quotient[16]_i_1_n_0\
    );
\quotient[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFDF00000010"
    )
        port map (
      I0 => gtOp,
      I1 => count_out(1),
      I2 => count_out(0),
      I3 => count_out(2),
      I4 => \quotient[23]_i_2_n_0\,
      I5 => quotient(17),
      O => \quotient[17]_i_1_n_0\
    );
\quotient[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFDF00000010"
    )
        port map (
      I0 => gtOp,
      I1 => count_out(0),
      I2 => count_out(1),
      I3 => count_out(2),
      I4 => \quotient[23]_i_2_n_0\,
      I5 => quotient(18),
      O => \quotient[18]_i_1_n_0\
    );
\quotient[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF7F00000040"
    )
        port map (
      I0 => gtOp,
      I1 => count_out(0),
      I2 => count_out(1),
      I3 => count_out(2),
      I4 => \quotient[23]_i_2_n_0\,
      I5 => quotient(19),
      O => \quotient[19]_i_1_n_0\
    );
\quotient[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFDF00000010"
    )
        port map (
      I0 => gtOp,
      I1 => count_out(1),
      I2 => count_out(0),
      I3 => count_out(2),
      I4 => \quotient[7]_i_2_n_0\,
      I5 => quotient(1),
      O => \quotient[1]_i_1_n_0\
    );
\quotient[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF700000004"
    )
        port map (
      I0 => gtOp,
      I1 => count_out(2),
      I2 => count_out(0),
      I3 => count_out(1),
      I4 => \quotient[23]_i_2_n_0\,
      I5 => quotient(20),
      O => \quotient[20]_i_1_n_0\
    );
\quotient[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDFFF00001000"
    )
        port map (
      I0 => gtOp,
      I1 => count_out(1),
      I2 => count_out(0),
      I3 => count_out(2),
      I4 => \quotient[23]_i_2_n_0\,
      I5 => quotient(21),
      O => \quotient[21]_i_1_n_0\
    );
\quotient[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDFFF00001000"
    )
        port map (
      I0 => gtOp,
      I1 => count_out(0),
      I2 => count_out(1),
      I3 => count_out(2),
      I4 => \quotient[23]_i_2_n_0\,
      I5 => quotient(22),
      O => \quotient[22]_i_1_n_0\
    );
\quotient[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7FFF00004000"
    )
        port map (
      I0 => gtOp,
      I1 => count_out(0),
      I2 => count_out(1),
      I3 => count_out(2),
      I4 => \quotient[23]_i_2_n_0\,
      I5 => quotient(23),
      O => \quotient[23]_i_1_n_0\
    );
\quotient[23]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDFF"
    )
        port map (
      I0 => count_nonzero_signal,
      I1 => count_out(5),
      I2 => count_out(3),
      I3 => count_out(4),
      O => \quotient[23]_i_2_n_0\
    );
\quotient[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFD00000001"
    )
        port map (
      I0 => gtOp,
      I1 => count_out(2),
      I2 => count_out(0),
      I3 => count_out(1),
      I4 => \quotient[31]_i_2_n_0\,
      I5 => quotient(24),
      O => \quotient[24]_i_1_n_0\
    );
\quotient[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFDF00000010"
    )
        port map (
      I0 => gtOp,
      I1 => count_out(1),
      I2 => count_out(0),
      I3 => count_out(2),
      I4 => \quotient[31]_i_2_n_0\,
      I5 => quotient(25),
      O => \quotient[25]_i_1_n_0\
    );
\quotient[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFDF00000010"
    )
        port map (
      I0 => gtOp,
      I1 => count_out(0),
      I2 => count_out(1),
      I3 => count_out(2),
      I4 => \quotient[31]_i_2_n_0\,
      I5 => quotient(26),
      O => \quotient[26]_i_1_n_0\
    );
\quotient[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF7F00000040"
    )
        port map (
      I0 => gtOp,
      I1 => count_out(0),
      I2 => count_out(1),
      I3 => count_out(2),
      I4 => \quotient[31]_i_2_n_0\,
      I5 => quotient(27),
      O => \quotient[27]_i_1_n_0\
    );
\quotient[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF700000004"
    )
        port map (
      I0 => gtOp,
      I1 => count_out(2),
      I2 => count_out(0),
      I3 => count_out(1),
      I4 => \quotient[31]_i_2_n_0\,
      I5 => quotient(28),
      O => \quotient[28]_i_1_n_0\
    );
\quotient[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDFFF00001000"
    )
        port map (
      I0 => gtOp,
      I1 => count_out(1),
      I2 => count_out(0),
      I3 => count_out(2),
      I4 => \quotient[31]_i_2_n_0\,
      I5 => quotient(29),
      O => \quotient[29]_i_1_n_0\
    );
\quotient[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFDF00000010"
    )
        port map (
      I0 => gtOp,
      I1 => count_out(0),
      I2 => count_out(1),
      I3 => count_out(2),
      I4 => \quotient[7]_i_2_n_0\,
      I5 => quotient(2),
      O => \quotient[2]_i_1_n_0\
    );
\quotient[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDFFF00001000"
    )
        port map (
      I0 => gtOp,
      I1 => count_out(0),
      I2 => count_out(1),
      I3 => count_out(2),
      I4 => \quotient[31]_i_2_n_0\,
      I5 => quotient(30),
      O => \quotient[30]_i_1_n_0\
    );
\quotient[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7FFF00004000"
    )
        port map (
      I0 => gtOp,
      I1 => count_out(0),
      I2 => count_out(1),
      I3 => count_out(2),
      I4 => \quotient[31]_i_2_n_0\,
      I5 => quotient(31),
      O => \quotient[31]_i_1_n_0\
    );
\quotient[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => count_out(4),
      I1 => count_out(3),
      I2 => count_nonzero_signal,
      I3 => count_out(5),
      O => \quotient[31]_i_2_n_0\
    );
\quotient[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFD00000001"
    )
        port map (
      I0 => gtOp,
      I1 => count_out(2),
      I2 => count_out(0),
      I3 => count_out(1),
      I4 => \quotient[39]_i_2_n_0\,
      I5 => quotient(32),
      O => \quotient[32]_i_1_n_0\
    );
\quotient[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFDF00000010"
    )
        port map (
      I0 => gtOp,
      I1 => count_out(1),
      I2 => count_out(0),
      I3 => count_out(2),
      I4 => \quotient[39]_i_2_n_0\,
      I5 => quotient(33),
      O => \quotient[33]_i_1_n_0\
    );
\quotient[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFDF00000010"
    )
        port map (
      I0 => gtOp,
      I1 => count_out(0),
      I2 => count_out(1),
      I3 => count_out(2),
      I4 => \quotient[39]_i_2_n_0\,
      I5 => quotient(34),
      O => \quotient[34]_i_1_n_0\
    );
\quotient[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF7F00000040"
    )
        port map (
      I0 => gtOp,
      I1 => count_out(0),
      I2 => count_out(1),
      I3 => count_out(2),
      I4 => \quotient[39]_i_2_n_0\,
      I5 => quotient(35),
      O => \quotient[35]_i_1_n_0\
    );
\quotient[36]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF700000004"
    )
        port map (
      I0 => gtOp,
      I1 => count_out(2),
      I2 => count_out(0),
      I3 => count_out(1),
      I4 => \quotient[39]_i_2_n_0\,
      I5 => quotient(36),
      O => \quotient[36]_i_1_n_0\
    );
\quotient[37]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDFFF00001000"
    )
        port map (
      I0 => gtOp,
      I1 => count_out(1),
      I2 => count_out(0),
      I3 => count_out(2),
      I4 => \quotient[39]_i_2_n_0\,
      I5 => quotient(37),
      O => \quotient[37]_i_1_n_0\
    );
\quotient[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDFFF00001000"
    )
        port map (
      I0 => gtOp,
      I1 => count_out(0),
      I2 => count_out(1),
      I3 => count_out(2),
      I4 => \quotient[39]_i_2_n_0\,
      I5 => quotient(38),
      O => \quotient[38]_i_1_n_0\
    );
\quotient[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7FFF00004000"
    )
        port map (
      I0 => gtOp,
      I1 => count_out(0),
      I2 => count_out(1),
      I3 => count_out(2),
      I4 => \quotient[39]_i_2_n_0\,
      I5 => quotient(39),
      O => \quotient[39]_i_1_n_0\
    );
\quotient[39]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => count_out(4),
      I1 => count_out(3),
      I2 => count_out(5),
      I3 => count_nonzero_signal,
      O => \quotient[39]_i_2_n_0\
    );
\quotient[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF7F00000040"
    )
        port map (
      I0 => gtOp,
      I1 => count_out(0),
      I2 => count_out(1),
      I3 => count_out(2),
      I4 => \quotient[7]_i_2_n_0\,
      I5 => quotient(3),
      O => \quotient[3]_i_1_n_0\
    );
\quotient[40]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF00010000"
    )
        port map (
      I0 => gtOp,
      I1 => count_out(2),
      I2 => count_out(0),
      I3 => count_out(1),
      I4 => \quotient[47]_i_2_n_0\,
      I5 => quotient(40),
      O => \quotient[40]_i_1_n_0\
    );
\quotient[41]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFFFFF00100000"
    )
        port map (
      I0 => gtOp,
      I1 => count_out(1),
      I2 => count_out(0),
      I3 => count_out(2),
      I4 => \quotient[47]_i_2_n_0\,
      I5 => quotient(41),
      O => \quotient[41]_i_1_n_0\
    );
\quotient[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFFFFF00100000"
    )
        port map (
      I0 => gtOp,
      I1 => count_out(0),
      I2 => count_out(1),
      I3 => count_out(2),
      I4 => \quotient[47]_i_2_n_0\,
      I5 => quotient(42),
      O => \quotient[42]_i_1_n_0\
    );
\quotient[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7FFFFF00400000"
    )
        port map (
      I0 => gtOp,
      I1 => count_out(0),
      I2 => count_out(1),
      I3 => count_out(2),
      I4 => \quotient[47]_i_2_n_0\,
      I5 => quotient(43),
      O => \quotient[43]_i_1_n_0\
    );
\quotient[44]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFF00040000"
    )
        port map (
      I0 => gtOp,
      I1 => count_out(2),
      I2 => count_out(0),
      I3 => count_out(1),
      I4 => \quotient[47]_i_2_n_0\,
      I5 => quotient(44),
      O => \quotient[44]_i_1_n_0\
    );
\quotient[45]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFFFFF10000000"
    )
        port map (
      I0 => gtOp,
      I1 => count_out(1),
      I2 => count_out(0),
      I3 => count_out(2),
      I4 => \quotient[47]_i_2_n_0\,
      I5 => quotient(45),
      O => \quotient[45]_i_1_n_0\
    );
\quotient[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFF04000000"
    )
        port map (
      I0 => gtOp,
      I1 => \quotient[47]_i_2_n_0\,
      I2 => count_out(0),
      I3 => count_out(1),
      I4 => count_out(2),
      I5 => quotient(46),
      O => \quotient[46]_i_1_n_0\
    );
\quotient[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF40000000"
    )
        port map (
      I0 => gtOp,
      I1 => count_out(0),
      I2 => count_out(1),
      I3 => count_out(2),
      I4 => \quotient[47]_i_2_n_0\,
      I5 => quotient(47),
      O => \quotient[47]_i_1_n_0\
    );
\quotient[47]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => count_out(5),
      I1 => count_nonzero_signal,
      I2 => count_out(3),
      I3 => count_out(4),
      O => \quotient[47]_i_2_n_0\
    );
\quotient[48]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF00010000"
    )
        port map (
      I0 => gtOp,
      I1 => count_out(2),
      I2 => count_out(0),
      I3 => count_out(1),
      I4 => \quotient[53]_i_3_n_0\,
      I5 => quotient(48),
      O => \quotient[48]_i_1_n_0\
    );
\quotient[49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF7FF00000400"
    )
        port map (
      I0 => gtOp,
      I1 => \quotient[53]_i_3_n_0\,
      I2 => count_out(1),
      I3 => count_out(0),
      I4 => count_out(2),
      I5 => quotient(49),
      O => \quotient[49]_i_1_n_0\
    );
\quotient[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF700000004"
    )
        port map (
      I0 => gtOp,
      I1 => count_out(2),
      I2 => count_out(0),
      I3 => count_out(1),
      I4 => \quotient[7]_i_2_n_0\,
      I5 => quotient(4),
      O => \quotient[4]_i_1_n_0\
    );
\quotient[50]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF7FF00000400"
    )
        port map (
      I0 => gtOp,
      I1 => \quotient[53]_i_3_n_0\,
      I2 => count_out(0),
      I3 => count_out(1),
      I4 => count_out(2),
      I5 => quotient(50),
      O => \quotient[50]_i_1_n_0\
    );
\quotient[51]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7FFF00004000"
    )
        port map (
      I0 => gtOp,
      I1 => \quotient[53]_i_3_n_0\,
      I2 => count_out(0),
      I3 => count_out(1),
      I4 => count_out(2),
      I5 => quotient(51),
      O => \quotient[51]_i_1_n_0\
    );
\quotient[52]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFF00040000"
    )
        port map (
      I0 => gtOp,
      I1 => count_out(2),
      I2 => count_out(0),
      I3 => count_out(1),
      I4 => \quotient[53]_i_3_n_0\,
      I5 => quotient(52),
      O => \quotient[52]_i_1_n_0\
    );
\quotient[53]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFFFFF10000000"
    )
        port map (
      I0 => gtOp,
      I1 => count_out(1),
      I2 => count_out(0),
      I3 => count_out(2),
      I4 => \quotient[53]_i_3_n_0\,
      I5 => quotient(53),
      O => \quotient[53]_i_1_n_0\
    );
\quotient[53]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \dividend_signal_reg_n_0_[49]\,
      I1 => \divisor_signal_reg_n_0_[49]\,
      I2 => \dividend_signal_reg_n_0_[48]\,
      I3 => \divisor_signal_reg_n_0_[48]\,
      O => \quotient[53]_i_10_n_0\
    );
\quotient[53]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \divisor_signal_reg_n_0_[47]\,
      I1 => \dividend_signal_reg_n_0_[47]\,
      I2 => \divisor_signal_reg_n_0_[46]\,
      I3 => \dividend_signal_reg_n_0_[46]\,
      O => \quotient[53]_i_12_n_0\
    );
\quotient[53]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \divisor_signal_reg_n_0_[45]\,
      I1 => \dividend_signal_reg_n_0_[45]\,
      I2 => \divisor_signal_reg_n_0_[44]\,
      I3 => \dividend_signal_reg_n_0_[44]\,
      O => \quotient[53]_i_13_n_0\
    );
\quotient[53]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \divisor_signal_reg_n_0_[43]\,
      I1 => \dividend_signal_reg_n_0_[43]\,
      I2 => \divisor_signal_reg_n_0_[42]\,
      I3 => \dividend_signal_reg_n_0_[42]\,
      O => \quotient[53]_i_14_n_0\
    );
\quotient[53]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \divisor_signal_reg_n_0_[41]\,
      I1 => \dividend_signal_reg_n_0_[41]\,
      I2 => \divisor_signal_reg_n_0_[40]\,
      I3 => \dividend_signal_reg_n_0_[40]\,
      O => \quotient[53]_i_15_n_0\
    );
\quotient[53]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \dividend_signal_reg_n_0_[47]\,
      I1 => \divisor_signal_reg_n_0_[47]\,
      I2 => \dividend_signal_reg_n_0_[46]\,
      I3 => \divisor_signal_reg_n_0_[46]\,
      O => \quotient[53]_i_16_n_0\
    );
\quotient[53]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \dividend_signal_reg_n_0_[45]\,
      I1 => \divisor_signal_reg_n_0_[45]\,
      I2 => \dividend_signal_reg_n_0_[44]\,
      I3 => \divisor_signal_reg_n_0_[44]\,
      O => \quotient[53]_i_17_n_0\
    );
\quotient[53]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \dividend_signal_reg_n_0_[43]\,
      I1 => \divisor_signal_reg_n_0_[43]\,
      I2 => \dividend_signal_reg_n_0_[42]\,
      I3 => \divisor_signal_reg_n_0_[42]\,
      O => \quotient[53]_i_18_n_0\
    );
\quotient[53]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \dividend_signal_reg_n_0_[41]\,
      I1 => \divisor_signal_reg_n_0_[41]\,
      I2 => \dividend_signal_reg_n_0_[40]\,
      I3 => \divisor_signal_reg_n_0_[40]\,
      O => \quotient[53]_i_19_n_0\
    );
\quotient[53]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \divisor_signal_reg_n_0_[39]\,
      I1 => \dividend_signal_reg_n_0_[39]\,
      I2 => \divisor_signal_reg_n_0_[38]\,
      I3 => \dividend_signal_reg_n_0_[38]\,
      O => \quotient[53]_i_21_n_0\
    );
\quotient[53]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \divisor_signal_reg_n_0_[37]\,
      I1 => \dividend_signal_reg_n_0_[37]\,
      I2 => \divisor_signal_reg_n_0_[36]\,
      I3 => \dividend_signal_reg_n_0_[36]\,
      O => \quotient[53]_i_22_n_0\
    );
\quotient[53]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \divisor_signal_reg_n_0_[35]\,
      I1 => \dividend_signal_reg_n_0_[35]\,
      I2 => \divisor_signal_reg_n_0_[34]\,
      I3 => \dividend_signal_reg_n_0_[34]\,
      O => \quotient[53]_i_23_n_0\
    );
\quotient[53]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \divisor_signal_reg_n_0_[33]\,
      I1 => \dividend_signal_reg_n_0_[33]\,
      I2 => \divisor_signal_reg_n_0_[32]\,
      I3 => \dividend_signal_reg_n_0_[32]\,
      O => \quotient[53]_i_24_n_0\
    );
\quotient[53]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \dividend_signal_reg_n_0_[39]\,
      I1 => \divisor_signal_reg_n_0_[39]\,
      I2 => \dividend_signal_reg_n_0_[38]\,
      I3 => \divisor_signal_reg_n_0_[38]\,
      O => \quotient[53]_i_25_n_0\
    );
\quotient[53]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \dividend_signal_reg_n_0_[37]\,
      I1 => \divisor_signal_reg_n_0_[37]\,
      I2 => \dividend_signal_reg_n_0_[36]\,
      I3 => \divisor_signal_reg_n_0_[36]\,
      O => \quotient[53]_i_26_n_0\
    );
\quotient[53]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \dividend_signal_reg_n_0_[35]\,
      I1 => \divisor_signal_reg_n_0_[35]\,
      I2 => \dividend_signal_reg_n_0_[34]\,
      I3 => \divisor_signal_reg_n_0_[34]\,
      O => \quotient[53]_i_27_n_0\
    );
\quotient[53]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \dividend_signal_reg_n_0_[33]\,
      I1 => \divisor_signal_reg_n_0_[33]\,
      I2 => \dividend_signal_reg_n_0_[32]\,
      I3 => \divisor_signal_reg_n_0_[32]\,
      O => \quotient[53]_i_28_n_0\
    );
\quotient[53]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => count_out(3),
      I1 => count_out(4),
      I2 => count_out(5),
      I3 => count_nonzero_signal,
      O => \quotient[53]_i_3_n_0\
    );
\quotient[53]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \divisor_signal_reg_n_0_[31]\,
      I1 => \dividend_signal_reg_n_0_[31]\,
      I2 => \divisor_signal_reg_n_0_[30]\,
      I3 => \dividend_signal_reg_n_0_[30]\,
      O => \quotient[53]_i_30_n_0\
    );
\quotient[53]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \divisor_signal_reg_n_0_[29]\,
      I1 => \dividend_signal_reg_n_0_[29]\,
      I2 => \divisor_signal_reg_n_0_[28]\,
      I3 => \dividend_signal_reg_n_0_[28]\,
      O => \quotient[53]_i_31_n_0\
    );
\quotient[53]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \divisor_signal_reg_n_0_[27]\,
      I1 => \dividend_signal_reg_n_0_[27]\,
      I2 => \divisor_signal_reg_n_0_[26]\,
      I3 => \dividend_signal_reg_n_0_[26]\,
      O => \quotient[53]_i_32_n_0\
    );
\quotient[53]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \divisor_signal_reg_n_0_[25]\,
      I1 => \dividend_signal_reg_n_0_[25]\,
      I2 => \divisor_signal_reg_n_0_[24]\,
      I3 => \dividend_signal_reg_n_0_[24]\,
      O => \quotient[53]_i_33_n_0\
    );
\quotient[53]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \dividend_signal_reg_n_0_[31]\,
      I1 => \divisor_signal_reg_n_0_[31]\,
      I2 => \dividend_signal_reg_n_0_[30]\,
      I3 => \divisor_signal_reg_n_0_[30]\,
      O => \quotient[53]_i_34_n_0\
    );
\quotient[53]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \dividend_signal_reg_n_0_[29]\,
      I1 => \divisor_signal_reg_n_0_[29]\,
      I2 => \dividend_signal_reg_n_0_[28]\,
      I3 => \divisor_signal_reg_n_0_[28]\,
      O => \quotient[53]_i_35_n_0\
    );
\quotient[53]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \dividend_signal_reg_n_0_[27]\,
      I1 => \divisor_signal_reg_n_0_[27]\,
      I2 => \dividend_signal_reg_n_0_[26]\,
      I3 => \divisor_signal_reg_n_0_[26]\,
      O => \quotient[53]_i_36_n_0\
    );
\quotient[53]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \dividend_signal_reg_n_0_[25]\,
      I1 => \divisor_signal_reg_n_0_[25]\,
      I2 => \dividend_signal_reg_n_0_[24]\,
      I3 => \divisor_signal_reg_n_0_[24]\,
      O => \quotient[53]_i_37_n_0\
    );
\quotient[53]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \divisor_signal_reg_n_0_[23]\,
      I1 => \dividend_signal_reg_n_0_[23]\,
      I2 => \divisor_signal_reg_n_0_[22]\,
      I3 => \dividend_signal_reg_n_0_[22]\,
      O => \quotient[53]_i_39_n_0\
    );
\quotient[53]_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \divisor_signal_reg_n_0_[21]\,
      I1 => \dividend_signal_reg_n_0_[21]\,
      I2 => \divisor_signal_reg_n_0_[20]\,
      I3 => \dividend_signal_reg_n_0_[20]\,
      O => \quotient[53]_i_40_n_0\
    );
\quotient[53]_i_41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \divisor_signal_reg_n_0_[19]\,
      I1 => \dividend_signal_reg_n_0_[19]\,
      I2 => \divisor_signal_reg_n_0_[18]\,
      I3 => \dividend_signal_reg_n_0_[18]\,
      O => \quotient[53]_i_41_n_0\
    );
\quotient[53]_i_42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \divisor_signal_reg_n_0_[17]\,
      I1 => \dividend_signal_reg_n_0_[17]\,
      I2 => \divisor_signal_reg_n_0_[16]\,
      I3 => \dividend_signal_reg_n_0_[16]\,
      O => \quotient[53]_i_42_n_0\
    );
\quotient[53]_i_43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \dividend_signal_reg_n_0_[23]\,
      I1 => \divisor_signal_reg_n_0_[23]\,
      I2 => \dividend_signal_reg_n_0_[22]\,
      I3 => \divisor_signal_reg_n_0_[22]\,
      O => \quotient[53]_i_43_n_0\
    );
\quotient[53]_i_44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \dividend_signal_reg_n_0_[21]\,
      I1 => \divisor_signal_reg_n_0_[21]\,
      I2 => \dividend_signal_reg_n_0_[20]\,
      I3 => \divisor_signal_reg_n_0_[20]\,
      O => \quotient[53]_i_44_n_0\
    );
\quotient[53]_i_45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \dividend_signal_reg_n_0_[19]\,
      I1 => \divisor_signal_reg_n_0_[19]\,
      I2 => \dividend_signal_reg_n_0_[18]\,
      I3 => \divisor_signal_reg_n_0_[18]\,
      O => \quotient[53]_i_45_n_0\
    );
\quotient[53]_i_46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \dividend_signal_reg_n_0_[17]\,
      I1 => \divisor_signal_reg_n_0_[17]\,
      I2 => \dividend_signal_reg_n_0_[16]\,
      I3 => \divisor_signal_reg_n_0_[16]\,
      O => \quotient[53]_i_46_n_0\
    );
\quotient[53]_i_48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \divisor_signal_reg_n_0_[15]\,
      I1 => \dividend_signal_reg_n_0_[15]\,
      I2 => \divisor_signal_reg_n_0_[14]\,
      I3 => \dividend_signal_reg_n_0_[14]\,
      O => \quotient[53]_i_48_n_0\
    );
\quotient[53]_i_49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \divisor_signal_reg_n_0_[13]\,
      I1 => \dividend_signal_reg_n_0_[13]\,
      I2 => \divisor_signal_reg_n_0_[12]\,
      I3 => \dividend_signal_reg_n_0_[12]\,
      O => \quotient[53]_i_49_n_0\
    );
\quotient[53]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \dividend_signal_reg_n_0_[53]\,
      I1 => \divisor_signal_reg_n_0_[52]\,
      I2 => \dividend_signal_reg_n_0_[52]\,
      O => \quotient[53]_i_5_n_0\
    );
\quotient[53]_i_50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \divisor_signal_reg_n_0_[11]\,
      I1 => \dividend_signal_reg_n_0_[11]\,
      I2 => \divisor_signal_reg_n_0_[10]\,
      I3 => \dividend_signal_reg_n_0_[10]\,
      O => \quotient[53]_i_50_n_0\
    );
\quotient[53]_i_51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \divisor_signal_reg_n_0_[9]\,
      I1 => \dividend_signal_reg_n_0_[9]\,
      I2 => \divisor_signal_reg_n_0_[8]\,
      I3 => \dividend_signal_reg_n_0_[8]\,
      O => \quotient[53]_i_51_n_0\
    );
\quotient[53]_i_52\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \dividend_signal_reg_n_0_[15]\,
      I1 => \divisor_signal_reg_n_0_[15]\,
      I2 => \dividend_signal_reg_n_0_[14]\,
      I3 => \divisor_signal_reg_n_0_[14]\,
      O => \quotient[53]_i_52_n_0\
    );
\quotient[53]_i_53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \dividend_signal_reg_n_0_[13]\,
      I1 => \divisor_signal_reg_n_0_[13]\,
      I2 => \dividend_signal_reg_n_0_[12]\,
      I3 => \divisor_signal_reg_n_0_[12]\,
      O => \quotient[53]_i_53_n_0\
    );
\quotient[53]_i_54\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \dividend_signal_reg_n_0_[11]\,
      I1 => \divisor_signal_reg_n_0_[11]\,
      I2 => \dividend_signal_reg_n_0_[10]\,
      I3 => \divisor_signal_reg_n_0_[10]\,
      O => \quotient[53]_i_54_n_0\
    );
\quotient[53]_i_55\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \dividend_signal_reg_n_0_[9]\,
      I1 => \divisor_signal_reg_n_0_[9]\,
      I2 => \dividend_signal_reg_n_0_[8]\,
      I3 => \divisor_signal_reg_n_0_[8]\,
      O => \quotient[53]_i_55_n_0\
    );
\quotient[53]_i_56\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \divisor_signal_reg_n_0_[7]\,
      I1 => \dividend_signal_reg_n_0_[7]\,
      I2 => \divisor_signal_reg_n_0_[6]\,
      I3 => \dividend_signal_reg_n_0_[6]\,
      O => \quotient[53]_i_56_n_0\
    );
\quotient[53]_i_57\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \divisor_signal_reg_n_0_[5]\,
      I1 => \dividend_signal_reg_n_0_[5]\,
      I2 => \divisor_signal_reg_n_0_[4]\,
      I3 => \dividend_signal_reg_n_0_[4]\,
      O => \quotient[53]_i_57_n_0\
    );
\quotient[53]_i_58\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \divisor_signal_reg_n_0_[3]\,
      I1 => \dividend_signal_reg_n_0_[3]\,
      I2 => \divisor_signal_reg_n_0_[2]\,
      I3 => \dividend_signal_reg_n_0_[2]\,
      O => \quotient[53]_i_58_n_0\
    );
\quotient[53]_i_59\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \divisor_signal_reg_n_0_[1]\,
      I1 => \dividend_signal_reg_n_0_[1]\,
      I2 => \divisor_signal_reg_n_0_[0]\,
      I3 => \dividend_signal_reg_n_0_[0]\,
      O => \quotient[53]_i_59_n_0\
    );
\quotient[53]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \divisor_signal_reg_n_0_[51]\,
      I1 => \dividend_signal_reg_n_0_[51]\,
      I2 => \divisor_signal_reg_n_0_[50]\,
      I3 => \dividend_signal_reg_n_0_[50]\,
      O => \quotient[53]_i_6_n_0\
    );
\quotient[53]_i_60\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \dividend_signal_reg_n_0_[7]\,
      I1 => \divisor_signal_reg_n_0_[7]\,
      I2 => \dividend_signal_reg_n_0_[6]\,
      I3 => \divisor_signal_reg_n_0_[6]\,
      O => \quotient[53]_i_60_n_0\
    );
\quotient[53]_i_61\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \dividend_signal_reg_n_0_[5]\,
      I1 => \divisor_signal_reg_n_0_[5]\,
      I2 => \dividend_signal_reg_n_0_[4]\,
      I3 => \divisor_signal_reg_n_0_[4]\,
      O => \quotient[53]_i_61_n_0\
    );
\quotient[53]_i_62\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \dividend_signal_reg_n_0_[3]\,
      I1 => \divisor_signal_reg_n_0_[3]\,
      I2 => \dividend_signal_reg_n_0_[2]\,
      I3 => \divisor_signal_reg_n_0_[2]\,
      O => \quotient[53]_i_62_n_0\
    );
\quotient[53]_i_63\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \dividend_signal_reg_n_0_[1]\,
      I1 => \divisor_signal_reg_n_0_[1]\,
      I2 => \dividend_signal_reg_n_0_[0]\,
      I3 => \divisor_signal_reg_n_0_[0]\,
      O => \quotient[53]_i_63_n_0\
    );
\quotient[53]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \divisor_signal_reg_n_0_[49]\,
      I1 => \dividend_signal_reg_n_0_[49]\,
      I2 => \divisor_signal_reg_n_0_[48]\,
      I3 => \dividend_signal_reg_n_0_[48]\,
      O => \quotient[53]_i_7_n_0\
    );
\quotient[53]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => \dividend_signal_reg_n_0_[53]\,
      I1 => \divisor_signal_reg_n_0_[52]\,
      I2 => \dividend_signal_reg_n_0_[52]\,
      O => \quotient[53]_i_8_n_0\
    );
\quotient[53]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \dividend_signal_reg_n_0_[51]\,
      I1 => \divisor_signal_reg_n_0_[51]\,
      I2 => \dividend_signal_reg_n_0_[50]\,
      I3 => \divisor_signal_reg_n_0_[50]\,
      O => \quotient[53]_i_9_n_0\
    );
\quotient[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDFFF00001000"
    )
        port map (
      I0 => gtOp,
      I1 => count_out(1),
      I2 => count_out(0),
      I3 => count_out(2),
      I4 => \quotient[7]_i_2_n_0\,
      I5 => quotient(5),
      O => \quotient[5]_i_1_n_0\
    );
\quotient[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDFFF00001000"
    )
        port map (
      I0 => gtOp,
      I1 => count_out(0),
      I2 => count_out(1),
      I3 => count_out(2),
      I4 => \quotient[7]_i_2_n_0\,
      I5 => quotient(6),
      O => \quotient[6]_i_1_n_0\
    );
\quotient[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7FFF00004000"
    )
        port map (
      I0 => gtOp,
      I1 => count_out(0),
      I2 => count_out(1),
      I3 => count_out(2),
      I4 => \quotient[7]_i_2_n_0\,
      I5 => quotient(7),
      O => \quotient[7]_i_1_n_0\
    );
\quotient[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => count_out(4),
      I1 => count_out(3),
      I2 => count_nonzero_signal,
      I3 => count_out(5),
      O => \quotient[7]_i_2_n_0\
    );
\quotient[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFD00000001"
    )
        port map (
      I0 => gtOp,
      I1 => count_out(2),
      I2 => count_out(0),
      I3 => count_out(1),
      I4 => \quotient[15]_i_2_n_0\,
      I5 => quotient(8),
      O => \quotient[8]_i_1_n_0\
    );
\quotient[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFDF00000010"
    )
        port map (
      I0 => gtOp,
      I1 => count_out(1),
      I2 => count_out(0),
      I3 => count_out(2),
      I4 => \quotient[15]_i_2_n_0\,
      I5 => quotient(9),
      O => \quotient[9]_i_1_n_0\
    );
\quotient_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => quotient(0),
      Q => \quotient_out_reg_n_0_[0]\,
      R => rst
    );
\quotient_out_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => quotient(10),
      Q => ARG(10),
      R => rst
    );
\quotient_out_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => quotient(11),
      Q => ARG(11),
      R => rst
    );
\quotient_out_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => quotient(12),
      Q => ARG(12),
      R => rst
    );
\quotient_out_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => quotient(13),
      Q => ARG(13),
      R => rst
    );
\quotient_out_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => quotient(14),
      Q => ARG(14),
      R => rst
    );
\quotient_out_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => quotient(15),
      Q => ARG(15),
      R => rst
    );
\quotient_out_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => quotient(16),
      Q => ARG(16),
      R => rst
    );
\quotient_out_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => quotient(17),
      Q => ARG(17),
      R => rst
    );
\quotient_out_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => quotient(18),
      Q => ARG(18),
      R => rst
    );
\quotient_out_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => quotient(19),
      Q => ARG(19),
      R => rst
    );
\quotient_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => quotient(1),
      Q => \quotient_out_reg_n_0_[1]\,
      R => rst
    );
\quotient_out_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => quotient(20),
      Q => ARG(20),
      R => rst
    );
\quotient_out_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => quotient(21),
      Q => ARG(21),
      R => rst
    );
\quotient_out_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => quotient(22),
      Q => ARG(22),
      R => rst
    );
\quotient_out_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => quotient(23),
      Q => ARG(23),
      R => rst
    );
\quotient_out_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => quotient(24),
      Q => ARG(24),
      R => rst
    );
\quotient_out_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => quotient(25),
      Q => ARG(25),
      R => rst
    );
\quotient_out_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => quotient(26),
      Q => ARG(26),
      R => rst
    );
\quotient_out_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => quotient(27),
      Q => ARG(27),
      R => rst
    );
\quotient_out_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => quotient(28),
      Q => ARG(28),
      R => rst
    );
\quotient_out_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => quotient(29),
      Q => ARG(29),
      R => rst
    );
\quotient_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => quotient(2),
      Q => ARG(2),
      R => rst
    );
\quotient_out_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => quotient(30),
      Q => ARG(30),
      R => rst
    );
\quotient_out_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => quotient(31),
      Q => ARG(31),
      R => rst
    );
\quotient_out_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => quotient(32),
      Q => ARG(32),
      R => rst
    );
\quotient_out_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => quotient(33),
      Q => ARG(33),
      R => rst
    );
\quotient_out_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => quotient(34),
      Q => ARG(34),
      R => rst
    );
\quotient_out_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => quotient(35),
      Q => ARG(35),
      R => rst
    );
\quotient_out_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => quotient(36),
      Q => ARG(36),
      R => rst
    );
\quotient_out_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => quotient(37),
      Q => ARG(37),
      R => rst
    );
\quotient_out_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => quotient(38),
      Q => ARG(38),
      R => rst
    );
\quotient_out_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => quotient(39),
      Q => ARG(39),
      R => rst
    );
\quotient_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => quotient(3),
      Q => ARG(3),
      R => rst
    );
\quotient_out_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => quotient(40),
      Q => ARG(40),
      R => rst
    );
\quotient_out_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => quotient(41),
      Q => ARG(41),
      R => rst
    );
\quotient_out_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => quotient(42),
      Q => ARG(42),
      R => rst
    );
\quotient_out_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => quotient(43),
      Q => ARG(43),
      R => rst
    );
\quotient_out_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => quotient(44),
      Q => ARG(44),
      R => rst
    );
\quotient_out_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => quotient(45),
      Q => ARG(45),
      R => rst
    );
\quotient_out_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => quotient(46),
      Q => ARG(46),
      R => rst
    );
\quotient_out_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => quotient(47),
      Q => ARG(47),
      R => rst
    );
\quotient_out_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => quotient(48),
      Q => ARG(48),
      R => rst
    );
\quotient_out_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => quotient(49),
      Q => ARG(49),
      R => rst
    );
\quotient_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => quotient(4),
      Q => ARG(4),
      R => rst
    );
\quotient_out_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => quotient(50),
      Q => ARG(50),
      R => rst
    );
\quotient_out_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => quotient(51),
      Q => ARG(51),
      R => rst
    );
\quotient_out_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => quotient(52),
      Q => ARG(52),
      R => rst
    );
\quotient_out_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => quotient(53),
      Q => ARG(53),
      R => rst
    );
\quotient_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => quotient(5),
      Q => ARG(5),
      R => rst
    );
\quotient_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => quotient(6),
      Q => ARG(6),
      R => rst
    );
\quotient_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => quotient(7),
      Q => ARG(7),
      R => rst
    );
\quotient_out_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => quotient(8),
      Q => ARG(8),
      R => rst
    );
\quotient_out_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => quotient(9),
      Q => ARG(9),
      R => rst
    );
\quotient_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \quotient[0]_i_1_n_0\,
      Q => quotient(0),
      R => rst
    );
\quotient_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \quotient[10]_i_1_n_0\,
      Q => quotient(10),
      R => rst
    );
\quotient_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \quotient[11]_i_1_n_0\,
      Q => quotient(11),
      R => rst
    );
\quotient_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \quotient[12]_i_1_n_0\,
      Q => quotient(12),
      R => rst
    );
\quotient_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \quotient[13]_i_1_n_0\,
      Q => quotient(13),
      R => rst
    );
\quotient_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \quotient[14]_i_1_n_0\,
      Q => quotient(14),
      R => rst
    );
\quotient_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \quotient[15]_i_1_n_0\,
      Q => quotient(15),
      R => rst
    );
\quotient_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \quotient[16]_i_1_n_0\,
      Q => quotient(16),
      R => rst
    );
\quotient_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \quotient[17]_i_1_n_0\,
      Q => quotient(17),
      R => rst
    );
\quotient_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \quotient[18]_i_1_n_0\,
      Q => quotient(18),
      R => rst
    );
\quotient_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \quotient[19]_i_1_n_0\,
      Q => quotient(19),
      R => rst
    );
\quotient_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \quotient[1]_i_1_n_0\,
      Q => quotient(1),
      R => rst
    );
\quotient_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \quotient[20]_i_1_n_0\,
      Q => quotient(20),
      R => rst
    );
\quotient_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \quotient[21]_i_1_n_0\,
      Q => quotient(21),
      R => rst
    );
\quotient_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \quotient[22]_i_1_n_0\,
      Q => quotient(22),
      R => rst
    );
\quotient_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \quotient[23]_i_1_n_0\,
      Q => quotient(23),
      R => rst
    );
\quotient_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \quotient[24]_i_1_n_0\,
      Q => quotient(24),
      R => rst
    );
\quotient_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \quotient[25]_i_1_n_0\,
      Q => quotient(25),
      R => rst
    );
\quotient_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \quotient[26]_i_1_n_0\,
      Q => quotient(26),
      R => rst
    );
\quotient_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \quotient[27]_i_1_n_0\,
      Q => quotient(27),
      R => rst
    );
\quotient_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \quotient[28]_i_1_n_0\,
      Q => quotient(28),
      R => rst
    );
\quotient_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \quotient[29]_i_1_n_0\,
      Q => quotient(29),
      R => rst
    );
\quotient_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \quotient[2]_i_1_n_0\,
      Q => quotient(2),
      R => rst
    );
\quotient_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \quotient[30]_i_1_n_0\,
      Q => quotient(30),
      R => rst
    );
\quotient_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \quotient[31]_i_1_n_0\,
      Q => quotient(31),
      R => rst
    );
\quotient_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \quotient[32]_i_1_n_0\,
      Q => quotient(32),
      R => rst
    );
\quotient_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \quotient[33]_i_1_n_0\,
      Q => quotient(33),
      R => rst
    );
\quotient_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \quotient[34]_i_1_n_0\,
      Q => quotient(34),
      R => rst
    );
\quotient_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \quotient[35]_i_1_n_0\,
      Q => quotient(35),
      R => rst
    );
\quotient_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \quotient[36]_i_1_n_0\,
      Q => quotient(36),
      R => rst
    );
\quotient_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \quotient[37]_i_1_n_0\,
      Q => quotient(37),
      R => rst
    );
\quotient_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \quotient[38]_i_1_n_0\,
      Q => quotient(38),
      R => rst
    );
\quotient_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \quotient[39]_i_1_n_0\,
      Q => quotient(39),
      R => rst
    );
\quotient_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \quotient[3]_i_1_n_0\,
      Q => quotient(3),
      R => rst
    );
\quotient_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \quotient[40]_i_1_n_0\,
      Q => quotient(40),
      R => rst
    );
\quotient_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \quotient[41]_i_1_n_0\,
      Q => quotient(41),
      R => rst
    );
\quotient_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \quotient[42]_i_1_n_0\,
      Q => quotient(42),
      R => rst
    );
\quotient_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \quotient[43]_i_1_n_0\,
      Q => quotient(43),
      R => rst
    );
\quotient_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \quotient[44]_i_1_n_0\,
      Q => quotient(44),
      R => rst
    );
\quotient_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \quotient[45]_i_1_n_0\,
      Q => quotient(45),
      R => rst
    );
\quotient_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \quotient[46]_i_1_n_0\,
      Q => quotient(46),
      R => rst
    );
\quotient_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \quotient[47]_i_1_n_0\,
      Q => quotient(47),
      R => rst
    );
\quotient_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \quotient[48]_i_1_n_0\,
      Q => quotient(48),
      R => rst
    );
\quotient_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \quotient[49]_i_1_n_0\,
      Q => quotient(49),
      R => rst
    );
\quotient_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \quotient[4]_i_1_n_0\,
      Q => quotient(4),
      R => rst
    );
\quotient_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \quotient[50]_i_1_n_0\,
      Q => quotient(50),
      R => rst
    );
\quotient_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \quotient[51]_i_1_n_0\,
      Q => quotient(51),
      R => rst
    );
\quotient_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \quotient[52]_i_1_n_0\,
      Q => quotient(52),
      R => rst
    );
\quotient_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \quotient[53]_i_1_n_0\,
      Q => quotient(53),
      R => rst
    );
\quotient_reg[53]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \quotient_reg[53]_i_20_n_0\,
      CO(3) => \quotient_reg[53]_i_11_n_0\,
      CO(2) => \quotient_reg[53]_i_11_n_1\,
      CO(1) => \quotient_reg[53]_i_11_n_2\,
      CO(0) => \quotient_reg[53]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \quotient[53]_i_21_n_0\,
      DI(2) => \quotient[53]_i_22_n_0\,
      DI(1) => \quotient[53]_i_23_n_0\,
      DI(0) => \quotient[53]_i_24_n_0\,
      O(3 downto 0) => \NLW_quotient_reg[53]_i_11_O_UNCONNECTED\(3 downto 0),
      S(3) => \quotient[53]_i_25_n_0\,
      S(2) => \quotient[53]_i_26_n_0\,
      S(1) => \quotient[53]_i_27_n_0\,
      S(0) => \quotient[53]_i_28_n_0\
    );
\quotient_reg[53]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \quotient_reg[53]_i_4_n_0\,
      CO(3) => \NLW_quotient_reg[53]_i_2_CO_UNCONNECTED\(3),
      CO(2) => gtOp,
      CO(1) => \quotient_reg[53]_i_2_n_2\,
      CO(0) => \quotient_reg[53]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \quotient[53]_i_5_n_0\,
      DI(1) => \quotient[53]_i_6_n_0\,
      DI(0) => \quotient[53]_i_7_n_0\,
      O(3 downto 0) => \NLW_quotient_reg[53]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \quotient[53]_i_8_n_0\,
      S(1) => \quotient[53]_i_9_n_0\,
      S(0) => \quotient[53]_i_10_n_0\
    );
\quotient_reg[53]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \quotient_reg[53]_i_29_n_0\,
      CO(3) => \quotient_reg[53]_i_20_n_0\,
      CO(2) => \quotient_reg[53]_i_20_n_1\,
      CO(1) => \quotient_reg[53]_i_20_n_2\,
      CO(0) => \quotient_reg[53]_i_20_n_3\,
      CYINIT => '0',
      DI(3) => \quotient[53]_i_30_n_0\,
      DI(2) => \quotient[53]_i_31_n_0\,
      DI(1) => \quotient[53]_i_32_n_0\,
      DI(0) => \quotient[53]_i_33_n_0\,
      O(3 downto 0) => \NLW_quotient_reg[53]_i_20_O_UNCONNECTED\(3 downto 0),
      S(3) => \quotient[53]_i_34_n_0\,
      S(2) => \quotient[53]_i_35_n_0\,
      S(1) => \quotient[53]_i_36_n_0\,
      S(0) => \quotient[53]_i_37_n_0\
    );
\quotient_reg[53]_i_29\: unisim.vcomponents.CARRY4
     port map (
      CI => \quotient_reg[53]_i_38_n_0\,
      CO(3) => \quotient_reg[53]_i_29_n_0\,
      CO(2) => \quotient_reg[53]_i_29_n_1\,
      CO(1) => \quotient_reg[53]_i_29_n_2\,
      CO(0) => \quotient_reg[53]_i_29_n_3\,
      CYINIT => '0',
      DI(3) => \quotient[53]_i_39_n_0\,
      DI(2) => \quotient[53]_i_40_n_0\,
      DI(1) => \quotient[53]_i_41_n_0\,
      DI(0) => \quotient[53]_i_42_n_0\,
      O(3 downto 0) => \NLW_quotient_reg[53]_i_29_O_UNCONNECTED\(3 downto 0),
      S(3) => \quotient[53]_i_43_n_0\,
      S(2) => \quotient[53]_i_44_n_0\,
      S(1) => \quotient[53]_i_45_n_0\,
      S(0) => \quotient[53]_i_46_n_0\
    );
\quotient_reg[53]_i_38\: unisim.vcomponents.CARRY4
     port map (
      CI => \quotient_reg[53]_i_47_n_0\,
      CO(3) => \quotient_reg[53]_i_38_n_0\,
      CO(2) => \quotient_reg[53]_i_38_n_1\,
      CO(1) => \quotient_reg[53]_i_38_n_2\,
      CO(0) => \quotient_reg[53]_i_38_n_3\,
      CYINIT => '0',
      DI(3) => \quotient[53]_i_48_n_0\,
      DI(2) => \quotient[53]_i_49_n_0\,
      DI(1) => \quotient[53]_i_50_n_0\,
      DI(0) => \quotient[53]_i_51_n_0\,
      O(3 downto 0) => \NLW_quotient_reg[53]_i_38_O_UNCONNECTED\(3 downto 0),
      S(3) => \quotient[53]_i_52_n_0\,
      S(2) => \quotient[53]_i_53_n_0\,
      S(1) => \quotient[53]_i_54_n_0\,
      S(0) => \quotient[53]_i_55_n_0\
    );
\quotient_reg[53]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \quotient_reg[53]_i_11_n_0\,
      CO(3) => \quotient_reg[53]_i_4_n_0\,
      CO(2) => \quotient_reg[53]_i_4_n_1\,
      CO(1) => \quotient_reg[53]_i_4_n_2\,
      CO(0) => \quotient_reg[53]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => \quotient[53]_i_12_n_0\,
      DI(2) => \quotient[53]_i_13_n_0\,
      DI(1) => \quotient[53]_i_14_n_0\,
      DI(0) => \quotient[53]_i_15_n_0\,
      O(3 downto 0) => \NLW_quotient_reg[53]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \quotient[53]_i_16_n_0\,
      S(2) => \quotient[53]_i_17_n_0\,
      S(1) => \quotient[53]_i_18_n_0\,
      S(0) => \quotient[53]_i_19_n_0\
    );
\quotient_reg[53]_i_47\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \quotient_reg[53]_i_47_n_0\,
      CO(2) => \quotient_reg[53]_i_47_n_1\,
      CO(1) => \quotient_reg[53]_i_47_n_2\,
      CO(0) => \quotient_reg[53]_i_47_n_3\,
      CYINIT => '0',
      DI(3) => \quotient[53]_i_56_n_0\,
      DI(2) => \quotient[53]_i_57_n_0\,
      DI(1) => \quotient[53]_i_58_n_0\,
      DI(0) => \quotient[53]_i_59_n_0\,
      O(3 downto 0) => \NLW_quotient_reg[53]_i_47_O_UNCONNECTED\(3 downto 0),
      S(3) => \quotient[53]_i_60_n_0\,
      S(2) => \quotient[53]_i_61_n_0\,
      S(1) => \quotient[53]_i_62_n_0\,
      S(0) => \quotient[53]_i_63_n_0\
    );
\quotient_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \quotient[5]_i_1_n_0\,
      Q => quotient(5),
      R => rst
    );
\quotient_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \quotient[6]_i_1_n_0\,
      Q => quotient(6),
      R => rst
    );
\quotient_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \quotient[7]_i_1_n_0\,
      Q => quotient(7),
      R => rst
    );
\quotient_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \quotient[8]_i_1_n_0\,
      Q => quotient(8),
      R => rst
    );
\quotient_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \quotient[9]_i_1_n_0\,
      Q => quotient(9),
      R => rst
    );
\remainder[52]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_nonzero_signal_2,
      I1 => count_nonzero_signal,
      O => remainder0
    );
\remainder_b[100]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \remainder_b[101]_i_2_n_0\,
      I1 => remainder_shift_term(0),
      I2 => \remainder_b[100]_i_2_n_0\,
      I3 => \remainder_b[107]_i_5_n_0\,
      O => \remainder_b[100]_i_1_n_0\
    );
\remainder_b[100]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \remainder_b[100]_i_3_n_0\,
      I1 => \remainder_b[104]_i_3_n_0\,
      I2 => remainder_shift_term(1),
      I3 => \remainder_b[102]_i_3_n_0\,
      I4 => remainder_shift_term(2),
      I5 => \remainder_b[106]_i_3_n_0\,
      O => \remainder_b[100]_i_2_n_0\
    );
\remainder_b[100]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \remainder_b[100]_i_4_n_0\,
      I1 => \remainder_b[107]_i_26_n_0\,
      I2 => remainder_shift_term(3),
      I3 => \remainder_b[107]_i_24_n_0\,
      I4 => remainder_shift_term(4),
      I5 => \remainder_b[107]_i_25_n_0\,
      O => \remainder_b[100]_i_3_n_0\
    );
\remainder_b[100]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \remainder_out_reg_n_0_[37]\,
      I1 => remainder_shift_term(5),
      I2 => \remainder_out_reg_n_0_[5]\,
      I3 => remainder_shift_term(6),
      I4 => ARG(15),
      O => \remainder_b[100]_i_4_n_0\
    );
\remainder_b[101]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \remainder_b[102]_i_2_n_0\,
      I1 => remainder_shift_term(0),
      I2 => \remainder_b[101]_i_2_n_0\,
      I3 => \remainder_b[107]_i_5_n_0\,
      O => \remainder_b[101]_i_1_n_0\
    );
\remainder_b[101]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \remainder_b[101]_i_3_n_0\,
      I1 => \remainder_b[105]_i_3_n_0\,
      I2 => remainder_shift_term(1),
      I3 => \remainder_b[103]_i_3_n_0\,
      I4 => remainder_shift_term(2),
      I5 => \remainder_b[107]_i_12_n_0\,
      O => \remainder_b[101]_i_2_n_0\
    );
\remainder_b[101]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \remainder_b[101]_i_4_n_0\,
      I1 => \remainder_b[107]_i_42_n_0\,
      I2 => remainder_shift_term(3),
      I3 => \remainder_b[107]_i_40_n_0\,
      I4 => remainder_shift_term(4),
      I5 => \remainder_b[107]_i_41_n_0\,
      O => \remainder_b[101]_i_3_n_0\
    );
\remainder_b[101]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \remainder_out_reg_n_0_[38]\,
      I1 => remainder_shift_term(5),
      I2 => \remainder_out_reg_n_0_[6]\,
      I3 => remainder_shift_term(6),
      I4 => ARG(16),
      O => \remainder_b[101]_i_4_n_0\
    );
\remainder_b[102]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \remainder_b[103]_i_2_n_0\,
      I1 => remainder_shift_term(0),
      I2 => \remainder_b[102]_i_2_n_0\,
      I3 => \remainder_b[107]_i_5_n_0\,
      O => \remainder_b[102]_i_1_n_0\
    );
\remainder_b[102]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \remainder_b[102]_i_3_n_0\,
      I1 => \remainder_b[106]_i_3_n_0\,
      I2 => remainder_shift_term(1),
      I3 => \remainder_b[104]_i_3_n_0\,
      I4 => remainder_shift_term(2),
      I5 => \remainder_b[107]_i_9_n_0\,
      O => \remainder_b[102]_i_2_n_0\
    );
\remainder_b[102]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \remainder_b[102]_i_4_n_0\,
      I1 => \remainder_b[107]_i_18_n_0\,
      I2 => remainder_shift_term(3),
      I3 => \remainder_b[107]_i_16_n_0\,
      I4 => remainder_shift_term(4),
      I5 => \remainder_b[107]_i_17_n_0\,
      O => \remainder_b[102]_i_3_n_0\
    );
\remainder_b[102]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \remainder_out_reg_n_0_[39]\,
      I1 => remainder_shift_term(5),
      I2 => \remainder_out_reg_n_0_[7]\,
      I3 => remainder_shift_term(6),
      I4 => ARG(17),
      O => \remainder_b[102]_i_4_n_0\
    );
\remainder_b[103]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \remainder_b[104]_i_2_n_0\,
      I1 => remainder_shift_term(0),
      I2 => \remainder_b[103]_i_2_n_0\,
      I3 => \remainder_b[107]_i_5_n_0\,
      O => \remainder_b[103]_i_1_n_0\
    );
\remainder_b[103]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \remainder_b[103]_i_3_n_0\,
      I1 => \remainder_b[107]_i_12_n_0\,
      I2 => remainder_shift_term(1),
      I3 => \remainder_b[105]_i_3_n_0\,
      I4 => remainder_shift_term(2),
      I5 => \remainder_b[107]_i_14_n_0\,
      O => \remainder_b[103]_i_2_n_0\
    );
\remainder_b[103]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \remainder_b[103]_i_4_n_0\,
      I1 => \remainder_b[107]_i_38_n_0\,
      I2 => remainder_shift_term(3),
      I3 => \remainder_b[107]_i_36_n_0\,
      I4 => remainder_shift_term(4),
      I5 => \remainder_b[107]_i_37_n_0\,
      O => \remainder_b[103]_i_3_n_0\
    );
\remainder_b[103]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \remainder_out_reg_n_0_[40]\,
      I1 => remainder_shift_term(5),
      I2 => \remainder_out_reg_n_0_[8]\,
      I3 => remainder_shift_term(6),
      I4 => ARG(18),
      O => \remainder_b[103]_i_4_n_0\
    );
\remainder_b[104]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \remainder_b[105]_i_2_n_0\,
      I1 => remainder_shift_term(0),
      I2 => \remainder_b[104]_i_2_n_0\,
      I3 => \remainder_b[107]_i_5_n_0\,
      O => \remainder_b[104]_i_1_n_0\
    );
\remainder_b[104]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \remainder_b[104]_i_3_n_0\,
      I1 => \remainder_b[107]_i_9_n_0\,
      I2 => remainder_shift_term(1),
      I3 => \remainder_b[106]_i_3_n_0\,
      I4 => remainder_shift_term(2),
      I5 => \remainder_b[107]_i_6_n_0\,
      O => \remainder_b[104]_i_2_n_0\
    );
\remainder_b[104]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \remainder_b[104]_i_4_n_0\,
      I1 => \remainder_b[107]_i_30_n_0\,
      I2 => remainder_shift_term(3),
      I3 => \remainder_b[107]_i_28_n_0\,
      I4 => remainder_shift_term(4),
      I5 => \remainder_b[107]_i_29_n_0\,
      O => \remainder_b[104]_i_3_n_0\
    );
\remainder_b[104]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \remainder_out_reg_n_0_[41]\,
      I1 => remainder_shift_term(5),
      I2 => \remainder_out_reg_n_0_[9]\,
      I3 => remainder_shift_term(6),
      I4 => ARG(19),
      O => \remainder_b[104]_i_4_n_0\
    );
\remainder_b[105]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \remainder_b[106]_i_2_n_0\,
      I1 => remainder_shift_term(0),
      I2 => \remainder_b[105]_i_2_n_0\,
      I3 => \remainder_b[107]_i_5_n_0\,
      O => \remainder_b[105]_i_1_n_0\
    );
\remainder_b[105]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \remainder_b[105]_i_3_n_0\,
      I1 => \remainder_b[107]_i_14_n_0\,
      I2 => remainder_shift_term(1),
      I3 => \remainder_b[107]_i_12_n_0\,
      I4 => remainder_shift_term(2),
      I5 => \remainder_b[107]_i_13_n_0\,
      O => \remainder_b[105]_i_2_n_0\
    );
\remainder_b[105]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \remainder_b[105]_i_4_n_0\,
      I1 => \remainder_b[107]_i_46_n_0\,
      I2 => remainder_shift_term(3),
      I3 => \remainder_b[107]_i_44_n_0\,
      I4 => remainder_shift_term(4),
      I5 => \remainder_b[107]_i_45_n_0\,
      O => \remainder_b[105]_i_3_n_0\
    );
\remainder_b[105]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \remainder_out_reg_n_0_[42]\,
      I1 => remainder_shift_term(5),
      I2 => \remainder_out_reg_n_0_[10]\,
      I3 => remainder_shift_term(6),
      I4 => ARG(20),
      O => \remainder_b[105]_i_4_n_0\
    );
\remainder_b[106]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \remainder_b[107]_i_4_n_0\,
      I1 => remainder_shift_term(0),
      I2 => \remainder_b[106]_i_2_n_0\,
      I3 => \remainder_b[107]_i_5_n_0\,
      O => \remainder_b[106]_i_1_n_0\
    );
\remainder_b[106]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \remainder_b[106]_i_3_n_0\,
      I1 => \remainder_b[107]_i_6_n_0\,
      I2 => remainder_shift_term(1),
      I3 => \remainder_b[107]_i_9_n_0\,
      I4 => remainder_shift_term(2),
      I5 => \remainder_b[106]_i_4_n_0\,
      O => \remainder_b[106]_i_2_n_0\
    );
\remainder_b[106]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \remainder_b[106]_i_5_n_0\,
      I1 => \remainder_b[107]_i_22_n_0\,
      I2 => remainder_shift_term(3),
      I3 => \remainder_b[107]_i_20_n_0\,
      I4 => remainder_shift_term(4),
      I5 => \remainder_b[107]_i_21_n_0\,
      O => \remainder_b[106]_i_3_n_0\
    );
\remainder_b[106]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \remainder_b[107]_i_28_n_0\,
      I1 => \remainder_b[107]_i_29_n_0\,
      I2 => remainder_shift_term(3),
      I3 => \remainder_b[107]_i_30_n_0\,
      I4 => remainder_shift_term(4),
      I5 => \remainder_b[107]_i_31_n_0\,
      O => \remainder_b[106]_i_4_n_0\
    );
\remainder_b[106]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \remainder_out_reg_n_0_[43]\,
      I1 => remainder_shift_term(5),
      I2 => \remainder_out_reg_n_0_[11]\,
      I3 => remainder_shift_term(6),
      I4 => ARG(21),
      O => \remainder_b[106]_i_5_n_0\
    );
\remainder_b[107]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \remainder_b[107]_i_2_n_0\,
      I1 => remainder_shift_term(1),
      I2 => \remainder_b[107]_i_3_n_0\,
      I3 => remainder_shift_term(0),
      I4 => \remainder_b[107]_i_4_n_0\,
      I5 => \remainder_b[107]_i_5_n_0\,
      O => \remainder_b[107]_i_1_n_0\
    );
\remainder_b[107]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \remainder_b[107]_i_28_n_0\,
      I1 => remainder_shift_term(4),
      I2 => \remainder_b[107]_i_29_n_0\,
      O => \remainder_b[107]_i_10_n_0\
    );
\remainder_b[107]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \remainder_b[107]_i_30_n_0\,
      I1 => remainder_shift_term(4),
      I2 => \remainder_b[107]_i_31_n_0\,
      O => \remainder_b[107]_i_11_n_0\
    );
\remainder_b[107]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \remainder_b[107]_i_32_n_0\,
      I1 => \remainder_b[107]_i_33_n_0\,
      I2 => remainder_shift_term(3),
      I3 => \remainder_b[107]_i_34_n_0\,
      I4 => remainder_shift_term(4),
      I5 => \remainder_b[107]_i_35_n_0\,
      O => \remainder_b[107]_i_12_n_0\
    );
\remainder_b[107]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \remainder_b[107]_i_36_n_0\,
      I1 => \remainder_b[107]_i_37_n_0\,
      I2 => remainder_shift_term(3),
      I3 => \remainder_b[107]_i_38_n_0\,
      I4 => remainder_shift_term(4),
      I5 => \remainder_b[107]_i_39_n_0\,
      O => \remainder_b[107]_i_13_n_0\
    );
\remainder_b[107]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \remainder_b[107]_i_40_n_0\,
      I1 => \remainder_b[107]_i_41_n_0\,
      I2 => remainder_shift_term(3),
      I3 => \remainder_b[107]_i_42_n_0\,
      I4 => remainder_shift_term(4),
      I5 => \remainder_b[107]_i_43_n_0\,
      O => \remainder_b[107]_i_14_n_0\
    );
\remainder_b[107]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \remainder_b[107]_i_44_n_0\,
      I1 => \remainder_b[107]_i_45_n_0\,
      I2 => remainder_shift_term(3),
      I3 => \remainder_b[107]_i_46_n_0\,
      I4 => remainder_shift_term(4),
      I5 => \remainder_b[107]_i_47_n_0\,
      O => \remainder_b[107]_i_15_n_0\
    );
\remainder_b[107]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \remainder_out_reg_n_0_[47]\,
      I1 => remainder_shift_term(5),
      I2 => \remainder_out_reg_n_0_[15]\,
      I3 => remainder_shift_term(6),
      I4 => ARG(25),
      O => \remainder_b[107]_i_16_n_0\
    );
\remainder_b[107]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => ARG(9),
      I1 => remainder_shift_term(5),
      I2 => \remainder_out_reg_n_0_[31]\,
      I3 => remainder_shift_term(6),
      I4 => ARG(41),
      O => \remainder_b[107]_i_17_n_0\
    );
\remainder_b[107]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \quotient_out_reg_n_0_[1]\,
      I1 => remainder_shift_term(5),
      I2 => \remainder_out_reg_n_0_[23]\,
      I3 => remainder_shift_term(6),
      I4 => ARG(33),
      O => \remainder_b[107]_i_18_n_0\
    );
\remainder_b[107]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \remainder_out_reg_n_0_[7]\,
      I1 => ARG(17),
      I2 => remainder_shift_term(5),
      I3 => \remainder_out_reg_n_0_[39]\,
      I4 => remainder_shift_term(6),
      I5 => ARG(49),
      O => \remainder_b[107]_i_19_n_0\
    );
\remainder_b[107]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \remainder_b[107]_i_6_n_0\,
      I1 => remainder_shift_term(2),
      I2 => \remainder_b[107]_i_7_n_0\,
      I3 => remainder_shift_term(3),
      I4 => \remainder_b[107]_i_8_n_0\,
      O => \remainder_b[107]_i_2_n_0\
    );
\remainder_b[107]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \remainder_out_reg_n_0_[51]\,
      I1 => remainder_shift_term(5),
      I2 => \remainder_out_reg_n_0_[19]\,
      I3 => remainder_shift_term(6),
      I4 => ARG(29),
      O => \remainder_b[107]_i_20_n_0\
    );
\remainder_b[107]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \remainder_out_reg_n_0_[3]\,
      I1 => ARG(13),
      I2 => remainder_shift_term(5),
      I3 => \remainder_out_reg_n_0_[35]\,
      I4 => remainder_shift_term(6),
      I5 => ARG(45),
      O => \remainder_b[107]_i_21_n_0\
    );
\remainder_b[107]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => ARG(5),
      I1 => remainder_shift_term(5),
      I2 => \remainder_out_reg_n_0_[27]\,
      I3 => remainder_shift_term(6),
      I4 => ARG(37),
      O => \remainder_b[107]_i_22_n_0\
    );
\remainder_b[107]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \remainder_out_reg_n_0_[11]\,
      I1 => ARG(21),
      I2 => remainder_shift_term(5),
      I3 => \remainder_out_reg_n_0_[43]\,
      I4 => remainder_shift_term(6),
      I5 => ARG(53),
      O => \remainder_b[107]_i_23_n_0\
    );
\remainder_b[107]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \remainder_out_reg_n_0_[45]\,
      I1 => remainder_shift_term(5),
      I2 => \remainder_out_reg_n_0_[13]\,
      I3 => remainder_shift_term(6),
      I4 => ARG(23),
      O => \remainder_b[107]_i_24_n_0\
    );
\remainder_b[107]_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => ARG(7),
      I1 => remainder_shift_term(5),
      I2 => \remainder_out_reg_n_0_[29]\,
      I3 => remainder_shift_term(6),
      I4 => ARG(39),
      O => \remainder_b[107]_i_25_n_0\
    );
\remainder_b[107]_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => remainder_msb,
      I1 => remainder_shift_term(5),
      I2 => \remainder_out_reg_n_0_[21]\,
      I3 => remainder_shift_term(6),
      I4 => ARG(31),
      O => \remainder_b[107]_i_26_n_0\
    );
\remainder_b[107]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \remainder_out_reg_n_0_[5]\,
      I1 => ARG(15),
      I2 => remainder_shift_term(5),
      I3 => \remainder_out_reg_n_0_[37]\,
      I4 => remainder_shift_term(6),
      I5 => ARG(47),
      O => \remainder_b[107]_i_27_n_0\
    );
\remainder_b[107]_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \remainder_out_reg_n_0_[49]\,
      I1 => remainder_shift_term(5),
      I2 => \remainder_out_reg_n_0_[17]\,
      I3 => remainder_shift_term(6),
      I4 => ARG(27),
      O => \remainder_b[107]_i_28_n_0\
    );
\remainder_b[107]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \remainder_out_reg_n_0_[1]\,
      I1 => ARG(11),
      I2 => remainder_shift_term(5),
      I3 => \remainder_out_reg_n_0_[33]\,
      I4 => remainder_shift_term(6),
      I5 => ARG(43),
      O => \remainder_b[107]_i_29_n_0\
    );
\remainder_b[107]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \remainder_b[107]_i_9_n_0\,
      I1 => remainder_shift_term(2),
      I2 => \remainder_b[107]_i_10_n_0\,
      I3 => remainder_shift_term(3),
      I4 => \remainder_b[107]_i_11_n_0\,
      O => \remainder_b[107]_i_3_n_0\
    );
\remainder_b[107]_i_30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => ARG(3),
      I1 => remainder_shift_term(5),
      I2 => \remainder_out_reg_n_0_[25]\,
      I3 => remainder_shift_term(6),
      I4 => ARG(35),
      O => \remainder_b[107]_i_30_n_0\
    );
\remainder_b[107]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \remainder_out_reg_n_0_[9]\,
      I1 => ARG(19),
      I2 => remainder_shift_term(5),
      I3 => \remainder_out_reg_n_0_[41]\,
      I4 => remainder_shift_term(6),
      I5 => ARG(51),
      O => \remainder_b[107]_i_31_n_0\
    );
\remainder_b[107]_i_32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \remainder_out_reg_n_0_[44]\,
      I1 => remainder_shift_term(5),
      I2 => \remainder_out_reg_n_0_[12]\,
      I3 => remainder_shift_term(6),
      I4 => ARG(22),
      O => \remainder_b[107]_i_32_n_0\
    );
\remainder_b[107]_i_33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => ARG(6),
      I1 => remainder_shift_term(5),
      I2 => \remainder_out_reg_n_0_[28]\,
      I3 => remainder_shift_term(6),
      I4 => ARG(38),
      O => \remainder_b[107]_i_33_n_0\
    );
\remainder_b[107]_i_34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \remainder_out_reg_n_0_[52]\,
      I1 => remainder_shift_term(5),
      I2 => \remainder_out_reg_n_0_[20]\,
      I3 => remainder_shift_term(6),
      I4 => ARG(30),
      O => \remainder_b[107]_i_34_n_0\
    );
\remainder_b[107]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \remainder_out_reg_n_0_[4]\,
      I1 => ARG(14),
      I2 => remainder_shift_term(5),
      I3 => \remainder_out_reg_n_0_[36]\,
      I4 => remainder_shift_term(6),
      I5 => ARG(46),
      O => \remainder_b[107]_i_35_n_0\
    );
\remainder_b[107]_i_36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \remainder_out_reg_n_0_[48]\,
      I1 => remainder_shift_term(5),
      I2 => \remainder_out_reg_n_0_[16]\,
      I3 => remainder_shift_term(6),
      I4 => ARG(26),
      O => \remainder_b[107]_i_36_n_0\
    );
\remainder_b[107]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \remainder_out_reg_n_0_[0]\,
      I1 => ARG(10),
      I2 => remainder_shift_term(5),
      I3 => \remainder_out_reg_n_0_[32]\,
      I4 => remainder_shift_term(6),
      I5 => ARG(42),
      O => \remainder_b[107]_i_37_n_0\
    );
\remainder_b[107]_i_38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => ARG(2),
      I1 => remainder_shift_term(5),
      I2 => \remainder_out_reg_n_0_[24]\,
      I3 => remainder_shift_term(6),
      I4 => ARG(34),
      O => \remainder_b[107]_i_38_n_0\
    );
\remainder_b[107]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \remainder_out_reg_n_0_[8]\,
      I1 => ARG(18),
      I2 => remainder_shift_term(5),
      I3 => \remainder_out_reg_n_0_[40]\,
      I4 => remainder_shift_term(6),
      I5 => ARG(50),
      O => \remainder_b[107]_i_39_n_0\
    );
\remainder_b[107]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \remainder_b[107]_i_12_n_0\,
      I1 => \remainder_b[107]_i_13_n_0\,
      I2 => remainder_shift_term(1),
      I3 => \remainder_b[107]_i_14_n_0\,
      I4 => remainder_shift_term(2),
      I5 => \remainder_b[107]_i_15_n_0\,
      O => \remainder_b[107]_i_4_n_0\
    );
\remainder_b[107]_i_40\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \remainder_out_reg_n_0_[46]\,
      I1 => remainder_shift_term(5),
      I2 => \remainder_out_reg_n_0_[14]\,
      I3 => remainder_shift_term(6),
      I4 => ARG(24),
      O => \remainder_b[107]_i_40_n_0\
    );
\remainder_b[107]_i_41\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => ARG(8),
      I1 => remainder_shift_term(5),
      I2 => \remainder_out_reg_n_0_[30]\,
      I3 => remainder_shift_term(6),
      I4 => ARG(40),
      O => \remainder_b[107]_i_41_n_0\
    );
\remainder_b[107]_i_42\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \quotient_out_reg_n_0_[0]\,
      I1 => remainder_shift_term(5),
      I2 => \remainder_out_reg_n_0_[22]\,
      I3 => remainder_shift_term(6),
      I4 => ARG(32),
      O => \remainder_b[107]_i_42_n_0\
    );
\remainder_b[107]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \remainder_out_reg_n_0_[6]\,
      I1 => ARG(16),
      I2 => remainder_shift_term(5),
      I3 => \remainder_out_reg_n_0_[38]\,
      I4 => remainder_shift_term(6),
      I5 => ARG(48),
      O => \remainder_b[107]_i_43_n_0\
    );
\remainder_b[107]_i_44\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \remainder_out_reg_n_0_[50]\,
      I1 => remainder_shift_term(5),
      I2 => \remainder_out_reg_n_0_[18]\,
      I3 => remainder_shift_term(6),
      I4 => ARG(28),
      O => \remainder_b[107]_i_44_n_0\
    );
\remainder_b[107]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \remainder_out_reg_n_0_[2]\,
      I1 => ARG(12),
      I2 => remainder_shift_term(5),
      I3 => \remainder_out_reg_n_0_[34]\,
      I4 => remainder_shift_term(6),
      I5 => ARG(44),
      O => \remainder_b[107]_i_45_n_0\
    );
\remainder_b[107]_i_46\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => ARG(4),
      I1 => remainder_shift_term(5),
      I2 => \remainder_out_reg_n_0_[26]\,
      I3 => remainder_shift_term(6),
      I4 => ARG(36),
      O => \remainder_b[107]_i_46_n_0\
    );
\remainder_b[107]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \remainder_out_reg_n_0_[10]\,
      I1 => ARG(20),
      I2 => remainder_shift_term(5),
      I3 => \remainder_out_reg_n_0_[42]\,
      I4 => remainder_shift_term(6),
      I5 => ARG(52),
      O => \remainder_b[107]_i_47_n_0\
    );
\remainder_b[107]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => remainder_shift_term(8),
      I1 => remainder_shift_term(7),
      I2 => remainder_shift_term(10),
      I3 => remainder_shift_term(11),
      I4 => remainder_shift_term(9),
      O => \remainder_b[107]_i_5_n_0\
    );
\remainder_b[107]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \remainder_b[107]_i_16_n_0\,
      I1 => \remainder_b[107]_i_17_n_0\,
      I2 => remainder_shift_term(3),
      I3 => \remainder_b[107]_i_18_n_0\,
      I4 => remainder_shift_term(4),
      I5 => \remainder_b[107]_i_19_n_0\,
      O => \remainder_b[107]_i_6_n_0\
    );
\remainder_b[107]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \remainder_b[107]_i_20_n_0\,
      I1 => remainder_shift_term(4),
      I2 => \remainder_b[107]_i_21_n_0\,
      O => \remainder_b[107]_i_7_n_0\
    );
\remainder_b[107]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \remainder_b[107]_i_22_n_0\,
      I1 => remainder_shift_term(4),
      I2 => \remainder_b[107]_i_23_n_0\,
      O => \remainder_b[107]_i_8_n_0\
    );
\remainder_b[107]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \remainder_b[107]_i_24_n_0\,
      I1 => \remainder_b[107]_i_25_n_0\,
      I2 => remainder_shift_term(3),
      I3 => \remainder_b[107]_i_26_n_0\,
      I4 => remainder_shift_term(4),
      I5 => \remainder_b[107]_i_27_n_0\,
      O => \remainder_b[107]_i_9_n_0\
    );
\remainder_b[52]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \remainder_b[107]_i_5_n_0\,
      I1 => \remainder_b[53]_i_2_n_0\,
      I2 => remainder_shift_term(0),
      I3 => \remainder_b[52]_i_2_n_0\,
      O => \remainder_b[52]_i_1_n_0\
    );
\remainder_b[52]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"303F1010303F1F1F"
    )
        port map (
      I0 => \remainder_b[56]_i_4_n_0\,
      I1 => \remainder_b[52]_i_3_n_0\,
      I2 => remainder_shift_term(1),
      I3 => \remainder_b[54]_i_3_n_0\,
      I4 => remainder_shift_term(2),
      I5 => \remainder_b[58]_i_3_n_0\,
      O => \remainder_b[52]_i_2_n_0\
    );
\remainder_b[52]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0C88"
    )
        port map (
      I0 => \remainder_b[60]_i_6_n_0\,
      I1 => remainder_shift_term(2),
      I2 => \remainder_b[52]_i_4_n_0\,
      I3 => remainder_shift_term(3),
      O => \remainder_b[52]_i_3_n_0\
    );
\remainder_b[52]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFCF44FFFFCF77"
    )
        port map (
      I0 => \remainder_out_reg_n_0_[21]\,
      I1 => remainder_shift_term(4),
      I2 => \remainder_out_reg_n_0_[5]\,
      I3 => remainder_shift_term(5),
      I4 => remainder_shift_term(6),
      I5 => \remainder_out_reg_n_0_[37]\,
      O => \remainder_b[52]_i_4_n_0\
    );
\remainder_b[53]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A808AAAAA808"
    )
        port map (
      I0 => \remainder_b[107]_i_5_n_0\,
      I1 => \remainder_b[56]_i_3_n_0\,
      I2 => remainder_shift_term(1),
      I3 => \remainder_b[54]_i_2_n_0\,
      I4 => remainder_shift_term(0),
      I5 => \remainder_b[53]_i_2_n_0\,
      O => \remainder_b[53]_i_1_n_0\
    );
\remainder_b[53]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"303F1010303F1F1F"
    )
        port map (
      I0 => \remainder_b[57]_i_3_n_0\,
      I1 => \remainder_b[53]_i_3_n_0\,
      I2 => remainder_shift_term(1),
      I3 => \remainder_b[55]_i_3_n_0\,
      I4 => remainder_shift_term(2),
      I5 => \remainder_b[59]_i_3_n_0\,
      O => \remainder_b[53]_i_2_n_0\
    );
\remainder_b[53]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0C88"
    )
        port map (
      I0 => \remainder_b[61]_i_4_n_0\,
      I1 => remainder_shift_term(2),
      I2 => \remainder_b[53]_i_4_n_0\,
      I3 => remainder_shift_term(3),
      O => \remainder_b[53]_i_3_n_0\
    );
\remainder_b[53]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFCF44FFFFCF77"
    )
        port map (
      I0 => \remainder_out_reg_n_0_[22]\,
      I1 => remainder_shift_term(4),
      I2 => \remainder_out_reg_n_0_[6]\,
      I3 => remainder_shift_term(5),
      I4 => remainder_shift_term(6),
      I5 => \remainder_out_reg_n_0_[38]\,
      O => \remainder_b[53]_i_4_n_0\
    );
\remainder_b[54]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C8C8C8080808C808"
    )
        port map (
      I0 => \remainder_b[55]_i_2_n_0\,
      I1 => \remainder_b[107]_i_5_n_0\,
      I2 => remainder_shift_term(0),
      I3 => \remainder_b[56]_i_3_n_0\,
      I4 => remainder_shift_term(1),
      I5 => \remainder_b[54]_i_2_n_0\,
      O => \remainder_b[54]_i_1_n_0\
    );
\remainder_b[54]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \remainder_b[54]_i_3_n_0\,
      I1 => remainder_shift_term(2),
      I2 => \remainder_b[58]_i_3_n_0\,
      O => \remainder_b[54]_i_2_n_0\
    );
\remainder_b[54]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444FFFFF444F0000"
    )
        port map (
      I0 => \remainder_b[54]_i_4_n_0\,
      I1 => \remainder_out_reg_n_0_[23]\,
      I2 => \remainder_b[70]_i_4_n_0\,
      I3 => remainder_shift_term(4),
      I4 => remainder_shift_term(3),
      I5 => \remainder_b[62]_i_4_n_0\,
      O => \remainder_b[54]_i_3_n_0\
    );
\remainder_b[54]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => remainder_shift_term(5),
      I1 => remainder_shift_term(4),
      I2 => remainder_shift_term(6),
      O => \remainder_b[54]_i_4_n_0\
    );
\remainder_b[55]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => \remainder_b[56]_i_3_n_0\,
      I1 => remainder_shift_term(1),
      I2 => \remainder_b[56]_i_2_n_0\,
      I3 => \remainder_b[107]_i_5_n_0\,
      I4 => remainder_shift_term(0),
      I5 => \remainder_b[55]_i_2_n_0\,
      O => \remainder_b[55]_i_1_n_0\
    );
\remainder_b[55]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \remainder_b[55]_i_3_n_0\,
      I1 => \remainder_b[59]_i_3_n_0\,
      I2 => remainder_shift_term(1),
      I3 => \remainder_b[57]_i_3_n_0\,
      I4 => remainder_shift_term(2),
      I5 => \remainder_b[61]_i_3_n_0\,
      O => \remainder_b[55]_i_2_n_0\
    );
\remainder_b[55]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBB8B88"
    )
        port map (
      I0 => \remainder_b[55]_i_4_n_0\,
      I1 => remainder_shift_term(3),
      I2 => remainder_shift_term(4),
      I3 => \remainder_b[79]_i_4_n_0\,
      I4 => \remainder_b[63]_i_4_n_0\,
      O => \remainder_b[55]_i_3_n_0\
    );
\remainder_b[55]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A000A00CF00C0"
    )
        port map (
      I0 => \remainder_out_reg_n_0_[24]\,
      I1 => \remainder_out_reg_n_0_[8]\,
      I2 => remainder_shift_term(5),
      I3 => remainder_shift_term(6),
      I4 => \remainder_out_reg_n_0_[40]\,
      I5 => remainder_shift_term(4),
      O => \remainder_b[55]_i_4_n_0\
    );
\remainder_b[56]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C8C8C8080808C808"
    )
        port map (
      I0 => \remainder_b[57]_i_2_n_0\,
      I1 => \remainder_b[107]_i_5_n_0\,
      I2 => remainder_shift_term(0),
      I3 => \remainder_b[56]_i_2_n_0\,
      I4 => remainder_shift_term(1),
      I5 => \remainder_b[56]_i_3_n_0\,
      O => \remainder_b[56]_i_1_n_0\
    );
\remainder_b[56]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \remainder_b[58]_i_3_n_0\,
      I1 => remainder_shift_term(2),
      I2 => \remainder_b[62]_i_3_n_0\,
      O => \remainder_b[56]_i_2_n_0\
    );
\remainder_b[56]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \remainder_b[56]_i_4_n_0\,
      I1 => remainder_shift_term(2),
      I2 => \remainder_b[60]_i_3_n_0\,
      O => \remainder_b[56]_i_3_n_0\
    );
\remainder_b[56]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBB888B"
    )
        port map (
      I0 => \remainder_b[56]_i_5_n_0\,
      I1 => remainder_shift_term(3),
      I2 => \remainder_b[80]_i_4_n_0\,
      I3 => remainder_shift_term(4),
      I4 => \remainder_b[60]_i_7_n_0\,
      O => \remainder_b[56]_i_4_n_0\
    );
\remainder_b[56]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A000A00CF00C0"
    )
        port map (
      I0 => \remainder_out_reg_n_0_[25]\,
      I1 => \remainder_out_reg_n_0_[9]\,
      I2 => remainder_shift_term(5),
      I3 => remainder_shift_term(6),
      I4 => \remainder_out_reg_n_0_[41]\,
      I5 => remainder_shift_term(4),
      O => \remainder_b[56]_i_5_n_0\
    );
\remainder_b[57]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C808"
    )
        port map (
      I0 => \remainder_b[58]_i_2_n_0\,
      I1 => \remainder_b[107]_i_5_n_0\,
      I2 => remainder_shift_term(0),
      I3 => \remainder_b[57]_i_2_n_0\,
      O => \remainder_b[57]_i_1_n_0\
    );
\remainder_b[57]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \remainder_b[57]_i_3_n_0\,
      I1 => \remainder_b[61]_i_3_n_0\,
      I2 => remainder_shift_term(1),
      I3 => \remainder_b[59]_i_3_n_0\,
      I4 => remainder_shift_term(2),
      I5 => \remainder_b[63]_i_3_n_0\,
      O => \remainder_b[57]_i_2_n_0\
    );
\remainder_b[57]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBB888B"
    )
        port map (
      I0 => \remainder_b[57]_i_4_n_0\,
      I1 => remainder_shift_term(3),
      I2 => \remainder_b[81]_i_4_n_0\,
      I3 => remainder_shift_term(4),
      I4 => \remainder_b[65]_i_4_n_0\,
      O => \remainder_b[57]_i_3_n_0\
    );
\remainder_b[57]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A000A00CF00C0"
    )
        port map (
      I0 => \remainder_out_reg_n_0_[26]\,
      I1 => \remainder_out_reg_n_0_[10]\,
      I2 => remainder_shift_term(5),
      I3 => remainder_shift_term(6),
      I4 => \remainder_out_reg_n_0_[42]\,
      I5 => remainder_shift_term(4),
      O => \remainder_b[57]_i_4_n_0\
    );
\remainder_b[58]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \remainder_b[59]_i_2_n_0\,
      I1 => remainder_shift_term(0),
      I2 => \remainder_b[58]_i_2_n_0\,
      I3 => \remainder_b[107]_i_5_n_0\,
      O => \remainder_b[58]_i_1_n_0\
    );
\remainder_b[58]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \remainder_b[58]_i_3_n_0\,
      I1 => \remainder_b[62]_i_3_n_0\,
      I2 => remainder_shift_term(1),
      I3 => \remainder_b[60]_i_3_n_0\,
      I4 => remainder_shift_term(2),
      I5 => \remainder_b[60]_i_4_n_0\,
      O => \remainder_b[58]_i_2_n_0\
    );
\remainder_b[58]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBB888B"
    )
        port map (
      I0 => \remainder_b[58]_i_4_n_0\,
      I1 => remainder_shift_term(3),
      I2 => \remainder_b[82]_i_4_n_0\,
      I3 => remainder_shift_term(4),
      I4 => \remainder_b[60]_i_8_n_0\,
      O => \remainder_b[58]_i_3_n_0\
    );
\remainder_b[58]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A000A00CF00C0"
    )
        port map (
      I0 => \remainder_out_reg_n_0_[27]\,
      I1 => \remainder_out_reg_n_0_[11]\,
      I2 => remainder_shift_term(5),
      I3 => remainder_shift_term(6),
      I4 => \remainder_out_reg_n_0_[43]\,
      I5 => remainder_shift_term(4),
      O => \remainder_b[58]_i_4_n_0\
    );
\remainder_b[59]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C808"
    )
        port map (
      I0 => \remainder_b[60]_i_2_n_0\,
      I1 => \remainder_b[107]_i_5_n_0\,
      I2 => remainder_shift_term(0),
      I3 => \remainder_b[59]_i_2_n_0\,
      O => \remainder_b[59]_i_1_n_0\
    );
\remainder_b[59]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \remainder_b[59]_i_3_n_0\,
      I1 => \remainder_b[63]_i_3_n_0\,
      I2 => remainder_shift_term(1),
      I3 => \remainder_b[61]_i_3_n_0\,
      I4 => remainder_shift_term(2),
      I5 => \remainder_b[65]_i_3_n_0\,
      O => \remainder_b[59]_i_2_n_0\
    );
\remainder_b[59]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBB888B"
    )
        port map (
      I0 => \remainder_b[59]_i_4_n_0\,
      I1 => remainder_shift_term(3),
      I2 => \remainder_b[83]_i_4_n_0\,
      I3 => remainder_shift_term(4),
      I4 => \remainder_b[67]_i_4_n_0\,
      O => \remainder_b[59]_i_3_n_0\
    );
\remainder_b[59]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A000A00CF00C0"
    )
        port map (
      I0 => \remainder_out_reg_n_0_[28]\,
      I1 => \remainder_out_reg_n_0_[12]\,
      I2 => remainder_shift_term(5),
      I3 => remainder_shift_term(6),
      I4 => \remainder_out_reg_n_0_[44]\,
      I5 => remainder_shift_term(4),
      O => \remainder_b[59]_i_4_n_0\
    );
\remainder_b[60]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C404"
    )
        port map (
      I0 => \remainder_b[61]_i_2_n_0\,
      I1 => \remainder_b[107]_i_5_n_0\,
      I2 => remainder_shift_term(0),
      I3 => \remainder_b[60]_i_2_n_0\,
      O => \remainder_b[60]_i_1_n_0\
    );
\remainder_b[60]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \remainder_b[60]_i_3_n_0\,
      I1 => \remainder_b[60]_i_4_n_0\,
      I2 => remainder_shift_term(1),
      I3 => \remainder_b[62]_i_3_n_0\,
      I4 => remainder_shift_term(2),
      I5 => \remainder_b[60]_i_5_n_0\,
      O => \remainder_b[60]_i_2_n_0\
    );
\remainder_b[60]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B8B88BB"
    )
        port map (
      I0 => \remainder_b[60]_i_6_n_0\,
      I1 => remainder_shift_term(3),
      I2 => \remainder_b[68]_i_4_n_0\,
      I3 => \remainder_b[84]_i_4_n_0\,
      I4 => remainder_shift_term(4),
      O => \remainder_b[60]_i_3_n_0\
    );
\remainder_b[60]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0CFC0CFD0D0DFDF"
    )
        port map (
      I0 => \remainder_b[80]_i_4_n_0\,
      I1 => \remainder_b[60]_i_7_n_0\,
      I2 => remainder_shift_term(3),
      I3 => \remainder_b[72]_i_4_n_0\,
      I4 => \remainder_b[88]_i_4_n_0\,
      I5 => remainder_shift_term(4),
      O => \remainder_b[60]_i_4_n_0\
    );
\remainder_b[60]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0CFDFDFC0CFD0D0"
    )
        port map (
      I0 => \remainder_b[82]_i_4_n_0\,
      I1 => \remainder_b[60]_i_8_n_0\,
      I2 => remainder_shift_term(3),
      I3 => \remainder_b[74]_i_4_n_0\,
      I4 => remainder_shift_term(4),
      I5 => \remainder_b[90]_i_4_n_0\,
      O => \remainder_b[60]_i_5_n_0\
    );
\remainder_b[60]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000030BB3088"
    )
        port map (
      I0 => \remainder_out_reg_n_0_[29]\,
      I1 => remainder_shift_term(4),
      I2 => \remainder_out_reg_n_0_[13]\,
      I3 => remainder_shift_term(5),
      I4 => \remainder_out_reg_n_0_[45]\,
      I5 => remainder_shift_term(6),
      O => \remainder_b[60]_i_6_n_0\
    );
\remainder_b[60]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E20000"
    )
        port map (
      I0 => \remainder_out_reg_n_0_[33]\,
      I1 => remainder_shift_term(5),
      I2 => \remainder_out_reg_n_0_[1]\,
      I3 => remainder_shift_term(6),
      I4 => remainder_shift_term(4),
      O => \remainder_b[60]_i_7_n_0\
    );
\remainder_b[60]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E20000"
    )
        port map (
      I0 => \remainder_out_reg_n_0_[35]\,
      I1 => remainder_shift_term(5),
      I2 => \remainder_out_reg_n_0_[3]\,
      I3 => remainder_shift_term(6),
      I4 => remainder_shift_term(4),
      O => \remainder_b[60]_i_8_n_0\
    );
\remainder_b[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A808AAAAA808"
    )
        port map (
      I0 => \remainder_b[107]_i_5_n_0\,
      I1 => \remainder_b[64]_i_2_n_0\,
      I2 => remainder_shift_term(1),
      I3 => \remainder_b[62]_i_2_n_0\,
      I4 => remainder_shift_term(0),
      I5 => \remainder_b[61]_i_2_n_0\,
      O => \remainder_b[61]_i_1_n_0\
    );
\remainder_b[61]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30303F3F505F505F"
    )
        port map (
      I0 => \remainder_b[65]_i_3_n_0\,
      I1 => \remainder_b[61]_i_3_n_0\,
      I2 => remainder_shift_term(1),
      I3 => \remainder_b[67]_i_3_n_0\,
      I4 => \remainder_b[63]_i_3_n_0\,
      I5 => remainder_shift_term(2),
      O => \remainder_b[61]_i_2_n_0\
    );
\remainder_b[61]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B8B88BB"
    )
        port map (
      I0 => \remainder_b[61]_i_4_n_0\,
      I1 => remainder_shift_term(3),
      I2 => \remainder_b[69]_i_4_n_0\,
      I3 => \remainder_b[85]_i_4_n_0\,
      I4 => remainder_shift_term(4),
      O => \remainder_b[61]_i_3_n_0\
    );
\remainder_b[61]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000030BB3088"
    )
        port map (
      I0 => \remainder_out_reg_n_0_[30]\,
      I1 => remainder_shift_term(4),
      I2 => \remainder_out_reg_n_0_[14]\,
      I3 => remainder_shift_term(5),
      I4 => \remainder_out_reg_n_0_[46]\,
      I5 => remainder_shift_term(6),
      O => \remainder_b[61]_i_4_n_0\
    );
\remainder_b[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2020202A202"
    )
        port map (
      I0 => \remainder_b[107]_i_5_n_0\,
      I1 => \remainder_b[63]_i_2_n_0\,
      I2 => remainder_shift_term(0),
      I3 => \remainder_b[64]_i_2_n_0\,
      I4 => remainder_shift_term(1),
      I5 => \remainder_b[62]_i_2_n_0\,
      O => \remainder_b[62]_i_1_n_0\
    );
\remainder_b[62]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \remainder_b[62]_i_3_n_0\,
      I1 => remainder_shift_term(2),
      I2 => \remainder_b[66]_i_4_n_0\,
      I3 => remainder_shift_term(3),
      I4 => \remainder_b[66]_i_5_n_0\,
      O => \remainder_b[62]_i_2_n_0\
    );
\remainder_b[62]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B8B88BB"
    )
        port map (
      I0 => \remainder_b[62]_i_4_n_0\,
      I1 => remainder_shift_term(3),
      I2 => \remainder_b[70]_i_4_n_0\,
      I3 => \remainder_b[86]_i_4_n_0\,
      I4 => remainder_shift_term(4),
      O => \remainder_b[62]_i_3_n_0\
    );
\remainder_b[62]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000030BB3088"
    )
        port map (
      I0 => \remainder_out_reg_n_0_[31]\,
      I1 => remainder_shift_term(4),
      I2 => \remainder_out_reg_n_0_[15]\,
      I3 => remainder_shift_term(5),
      I4 => \remainder_out_reg_n_0_[47]\,
      I5 => remainder_shift_term(6),
      O => \remainder_b[62]_i_4_n_0\
    );
\remainder_b[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A808AAAAA808"
    )
        port map (
      I0 => \remainder_b[107]_i_5_n_0\,
      I1 => \remainder_b[66]_i_3_n_0\,
      I2 => remainder_shift_term(1),
      I3 => \remainder_b[64]_i_2_n_0\,
      I4 => remainder_shift_term(0),
      I5 => \remainder_b[63]_i_2_n_0\,
      O => \remainder_b[63]_i_1_n_0\
    );
\remainder_b[63]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"303F5050303F5F5F"
    )
        port map (
      I0 => \remainder_b[67]_i_3_n_0\,
      I1 => \remainder_b[63]_i_3_n_0\,
      I2 => remainder_shift_term(1),
      I3 => \remainder_b[65]_i_3_n_0\,
      I4 => remainder_shift_term(2),
      I5 => \remainder_b[69]_i_3_n_0\,
      O => \remainder_b[63]_i_2_n_0\
    );
\remainder_b[63]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0CFC0CFE0E0EFEF"
    )
        port map (
      I0 => \remainder_b[79]_i_4_n_0\,
      I1 => \remainder_b[63]_i_4_n_0\,
      I2 => remainder_shift_term(3),
      I3 => \remainder_b[71]_i_4_n_0\,
      I4 => \remainder_b[87]_i_4_n_0\,
      I5 => remainder_shift_term(4),
      O => \remainder_b[63]_i_3_n_0\
    );
\remainder_b[63]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E20000"
    )
        port map (
      I0 => \remainder_out_reg_n_0_[32]\,
      I1 => remainder_shift_term(5),
      I2 => \remainder_out_reg_n_0_[0]\,
      I3 => remainder_shift_term(6),
      I4 => remainder_shift_term(4),
      O => \remainder_b[63]_i_4_n_0\
    );
\remainder_b[64]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C8C8C8080808C808"
    )
        port map (
      I0 => \remainder_b[65]_i_2_n_0\,
      I1 => \remainder_b[107]_i_5_n_0\,
      I2 => remainder_shift_term(0),
      I3 => \remainder_b[66]_i_3_n_0\,
      I4 => remainder_shift_term(1),
      I5 => \remainder_b[64]_i_2_n_0\,
      O => \remainder_b[64]_i_1_n_0\
    );
\remainder_b[64]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \remainder_b[64]_i_3_n_0\,
      I1 => remainder_shift_term(3),
      I2 => \remainder_b[64]_i_4_n_0\,
      I3 => remainder_shift_term(2),
      I4 => \remainder_b[68]_i_3_n_0\,
      O => \remainder_b[64]_i_2_n_0\
    );
\remainder_b[64]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D111D1D1D111111"
    )
        port map (
      I0 => \remainder_b[80]_i_4_n_0\,
      I1 => remainder_shift_term(4),
      I2 => remainder_shift_term(6),
      I3 => \remainder_out_reg_n_0_[1]\,
      I4 => remainder_shift_term(5),
      I5 => \remainder_out_reg_n_0_[33]\,
      O => \remainder_b[64]_i_3_n_0\
    );
\remainder_b[64]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0B080B080000FFFF"
    )
        port map (
      I0 => \remainder_out_reg_n_0_[9]\,
      I1 => remainder_shift_term(5),
      I2 => remainder_shift_term(6),
      I3 => \remainder_out_reg_n_0_[41]\,
      I4 => \remainder_b[88]_i_4_n_0\,
      I5 => remainder_shift_term(4),
      O => \remainder_b[64]_i_4_n_0\
    );
\remainder_b[65]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => \remainder_b[66]_i_3_n_0\,
      I1 => remainder_shift_term(1),
      I2 => \remainder_b[66]_i_2_n_0\,
      I3 => \remainder_b[107]_i_5_n_0\,
      I4 => remainder_shift_term(0),
      I5 => \remainder_b[65]_i_2_n_0\,
      O => \remainder_b[65]_i_1_n_0\
    );
\remainder_b[65]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \remainder_b[65]_i_3_n_0\,
      I1 => \remainder_b[69]_i_3_n_0\,
      I2 => remainder_shift_term(1),
      I3 => \remainder_b[67]_i_3_n_0\,
      I4 => remainder_shift_term(2),
      I5 => \remainder_b[71]_i_3_n_0\,
      O => \remainder_b[65]_i_2_n_0\
    );
\remainder_b[65]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0CFC0CFD0D0DFDF"
    )
        port map (
      I0 => \remainder_b[81]_i_4_n_0\,
      I1 => \remainder_b[65]_i_4_n_0\,
      I2 => remainder_shift_term(3),
      I3 => \remainder_b[73]_i_4_n_0\,
      I4 => \remainder_b[89]_i_4_n_0\,
      I5 => remainder_shift_term(4),
      O => \remainder_b[65]_i_3_n_0\
    );
\remainder_b[65]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E20000"
    )
        port map (
      I0 => \remainder_out_reg_n_0_[34]\,
      I1 => remainder_shift_term(5),
      I2 => \remainder_out_reg_n_0_[2]\,
      I3 => remainder_shift_term(6),
      I4 => remainder_shift_term(4),
      O => \remainder_b[65]_i_4_n_0\
    );
\remainder_b[66]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \remainder_b[67]_i_2_n_0\,
      I1 => remainder_shift_term(0),
      I2 => \remainder_b[66]_i_2_n_0\,
      I3 => remainder_shift_term(1),
      I4 => \remainder_b[66]_i_3_n_0\,
      I5 => \remainder_b[107]_i_5_n_0\,
      O => \remainder_b[66]_i_1_n_0\
    );
\remainder_b[66]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \remainder_b[68]_i_3_n_0\,
      I1 => remainder_shift_term(2),
      I2 => \remainder_b[72]_i_3_n_0\,
      O => \remainder_b[66]_i_2_n_0\
    );
\remainder_b[66]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \remainder_b[66]_i_4_n_0\,
      I1 => remainder_shift_term(3),
      I2 => \remainder_b[66]_i_5_n_0\,
      I3 => remainder_shift_term(2),
      I4 => \remainder_b[70]_i_3_n_0\,
      O => \remainder_b[66]_i_3_n_0\
    );
\remainder_b[66]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D111D1D1D111111"
    )
        port map (
      I0 => \remainder_b[82]_i_4_n_0\,
      I1 => remainder_shift_term(4),
      I2 => remainder_shift_term(6),
      I3 => \remainder_out_reg_n_0_[3]\,
      I4 => remainder_shift_term(5),
      I5 => \remainder_out_reg_n_0_[35]\,
      O => \remainder_b[66]_i_4_n_0\
    );
\remainder_b[66]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0B08FFFF0B080000"
    )
        port map (
      I0 => \remainder_out_reg_n_0_[11]\,
      I1 => remainder_shift_term(5),
      I2 => remainder_shift_term(6),
      I3 => \remainder_out_reg_n_0_[43]\,
      I4 => remainder_shift_term(4),
      I5 => \remainder_b[90]_i_4_n_0\,
      O => \remainder_b[66]_i_5_n_0\
    );
\remainder_b[67]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \remainder_b[68]_i_2_n_0\,
      I1 => remainder_shift_term(0),
      I2 => \remainder_b[67]_i_2_n_0\,
      I3 => \remainder_b[107]_i_5_n_0\,
      O => \remainder_b[67]_i_1_n_0\
    );
\remainder_b[67]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \remainder_b[67]_i_3_n_0\,
      I1 => \remainder_b[71]_i_3_n_0\,
      I2 => remainder_shift_term(1),
      I3 => \remainder_b[69]_i_3_n_0\,
      I4 => remainder_shift_term(2),
      I5 => \remainder_b[73]_i_3_n_0\,
      O => \remainder_b[67]_i_2_n_0\
    );
\remainder_b[67]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0CFDFDFC0CFD0D0"
    )
        port map (
      I0 => \remainder_b[83]_i_4_n_0\,
      I1 => \remainder_b[67]_i_4_n_0\,
      I2 => remainder_shift_term(3),
      I3 => \remainder_b[75]_i_4_n_0\,
      I4 => remainder_shift_term(4),
      I5 => \remainder_b[91]_i_4_n_0\,
      O => \remainder_b[67]_i_3_n_0\
    );
\remainder_b[67]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30200020"
    )
        port map (
      I0 => \remainder_out_reg_n_0_[36]\,
      I1 => remainder_shift_term(6),
      I2 => remainder_shift_term(4),
      I3 => remainder_shift_term(5),
      I4 => \remainder_out_reg_n_0_[4]\,
      O => \remainder_b[67]_i_4_n_0\
    );
\remainder_b[68]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \remainder_b[69]_i_2_n_0\,
      I1 => remainder_shift_term(0),
      I2 => \remainder_b[68]_i_2_n_0\,
      I3 => \remainder_b[107]_i_5_n_0\,
      O => \remainder_b[68]_i_1_n_0\
    );
\remainder_b[68]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \remainder_b[68]_i_3_n_0\,
      I1 => \remainder_b[72]_i_3_n_0\,
      I2 => remainder_shift_term(1),
      I3 => \remainder_b[70]_i_3_n_0\,
      I4 => remainder_shift_term(2),
      I5 => \remainder_b[74]_i_3_n_0\,
      O => \remainder_b[68]_i_2_n_0\
    );
\remainder_b[68]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F503F3F5F503030"
    )
        port map (
      I0 => \remainder_b[68]_i_4_n_0\,
      I1 => \remainder_b[84]_i_4_n_0\,
      I2 => remainder_shift_term(3),
      I3 => \remainder_b[76]_i_4_n_0\,
      I4 => remainder_shift_term(4),
      I5 => \remainder_b[92]_i_4_n_0\,
      O => \remainder_b[68]_i_3_n_0\
    );
\remainder_b[68]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => \remainder_out_reg_n_0_[5]\,
      I1 => remainder_shift_term(5),
      I2 => remainder_shift_term(6),
      I3 => \remainder_out_reg_n_0_[37]\,
      O => \remainder_b[68]_i_4_n_0\
    );
\remainder_b[69]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \remainder_b[70]_i_2_n_0\,
      I1 => remainder_shift_term(0),
      I2 => \remainder_b[69]_i_2_n_0\,
      I3 => \remainder_b[107]_i_5_n_0\,
      O => \remainder_b[69]_i_1_n_0\
    );
\remainder_b[69]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \remainder_b[69]_i_3_n_0\,
      I1 => \remainder_b[73]_i_3_n_0\,
      I2 => remainder_shift_term(1),
      I3 => \remainder_b[71]_i_3_n_0\,
      I4 => remainder_shift_term(2),
      I5 => \remainder_b[75]_i_3_n_0\,
      O => \remainder_b[69]_i_2_n_0\
    );
\remainder_b[69]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F503F3F5F503030"
    )
        port map (
      I0 => \remainder_b[69]_i_4_n_0\,
      I1 => \remainder_b[85]_i_4_n_0\,
      I2 => remainder_shift_term(3),
      I3 => \remainder_b[77]_i_4_n_0\,
      I4 => remainder_shift_term(4),
      I5 => \remainder_b[93]_i_4_n_0\,
      O => \remainder_b[69]_i_3_n_0\
    );
\remainder_b[69]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => \remainder_out_reg_n_0_[6]\,
      I1 => remainder_shift_term(5),
      I2 => remainder_shift_term(6),
      I3 => \remainder_out_reg_n_0_[38]\,
      O => \remainder_b[69]_i_4_n_0\
    );
\remainder_b[70]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \remainder_b[71]_i_2_n_0\,
      I1 => remainder_shift_term(0),
      I2 => \remainder_b[70]_i_2_n_0\,
      I3 => \remainder_b[107]_i_5_n_0\,
      O => \remainder_b[70]_i_1_n_0\
    );
\remainder_b[70]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \remainder_b[70]_i_3_n_0\,
      I1 => \remainder_b[74]_i_3_n_0\,
      I2 => remainder_shift_term(1),
      I3 => \remainder_b[72]_i_3_n_0\,
      I4 => remainder_shift_term(2),
      I5 => \remainder_b[76]_i_3_n_0\,
      O => \remainder_b[70]_i_2_n_0\
    );
\remainder_b[70]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F503F3F5F503030"
    )
        port map (
      I0 => \remainder_b[70]_i_4_n_0\,
      I1 => \remainder_b[86]_i_4_n_0\,
      I2 => remainder_shift_term(3),
      I3 => \remainder_b[78]_i_4_n_0\,
      I4 => remainder_shift_term(4),
      I5 => \remainder_b[94]_i_4_n_0\,
      O => \remainder_b[70]_i_3_n_0\
    );
\remainder_b[70]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => \remainder_out_reg_n_0_[7]\,
      I1 => remainder_shift_term(5),
      I2 => remainder_shift_term(6),
      I3 => \remainder_out_reg_n_0_[39]\,
      O => \remainder_b[70]_i_4_n_0\
    );
\remainder_b[71]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \remainder_b[72]_i_2_n_0\,
      I1 => remainder_shift_term(0),
      I2 => \remainder_b[71]_i_2_n_0\,
      I3 => \remainder_b[107]_i_5_n_0\,
      O => \remainder_b[71]_i_1_n_0\
    );
\remainder_b[71]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \remainder_b[71]_i_3_n_0\,
      I1 => \remainder_b[75]_i_3_n_0\,
      I2 => remainder_shift_term(1),
      I3 => \remainder_b[73]_i_3_n_0\,
      I4 => remainder_shift_term(2),
      I5 => \remainder_b[77]_i_3_n_0\,
      O => \remainder_b[71]_i_2_n_0\
    );
\remainder_b[71]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F503F3F5F503030"
    )
        port map (
      I0 => \remainder_b[71]_i_4_n_0\,
      I1 => \remainder_b[87]_i_4_n_0\,
      I2 => remainder_shift_term(3),
      I3 => \remainder_b[79]_i_4_n_0\,
      I4 => remainder_shift_term(4),
      I5 => \remainder_b[95]_i_4_n_0\,
      O => \remainder_b[71]_i_3_n_0\
    );
\remainder_b[71]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => \remainder_out_reg_n_0_[8]\,
      I1 => remainder_shift_term(5),
      I2 => remainder_shift_term(6),
      I3 => \remainder_out_reg_n_0_[40]\,
      O => \remainder_b[71]_i_4_n_0\
    );
\remainder_b[72]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \remainder_b[73]_i_2_n_0\,
      I1 => remainder_shift_term(0),
      I2 => \remainder_b[72]_i_2_n_0\,
      I3 => \remainder_b[107]_i_5_n_0\,
      O => \remainder_b[72]_i_1_n_0\
    );
\remainder_b[72]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \remainder_b[72]_i_3_n_0\,
      I1 => \remainder_b[76]_i_3_n_0\,
      I2 => remainder_shift_term(1),
      I3 => \remainder_b[74]_i_3_n_0\,
      I4 => remainder_shift_term(2),
      I5 => \remainder_b[78]_i_3_n_0\,
      O => \remainder_b[72]_i_2_n_0\
    );
\remainder_b[72]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"50505F5F3F303F30"
    )
        port map (
      I0 => \remainder_b[72]_i_4_n_0\,
      I1 => \remainder_b[88]_i_4_n_0\,
      I2 => remainder_shift_term(3),
      I3 => \remainder_b[96]_i_4_n_0\,
      I4 => \remainder_b[80]_i_4_n_0\,
      I5 => remainder_shift_term(4),
      O => \remainder_b[72]_i_3_n_0\
    );
\remainder_b[72]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => \remainder_out_reg_n_0_[9]\,
      I1 => remainder_shift_term(5),
      I2 => remainder_shift_term(6),
      I3 => \remainder_out_reg_n_0_[41]\,
      O => \remainder_b[72]_i_4_n_0\
    );
\remainder_b[73]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \remainder_b[74]_i_2_n_0\,
      I1 => remainder_shift_term(0),
      I2 => \remainder_b[73]_i_2_n_0\,
      I3 => \remainder_b[107]_i_5_n_0\,
      O => \remainder_b[73]_i_1_n_0\
    );
\remainder_b[73]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \remainder_b[73]_i_3_n_0\,
      I1 => \remainder_b[77]_i_3_n_0\,
      I2 => remainder_shift_term(1),
      I3 => \remainder_b[75]_i_3_n_0\,
      I4 => remainder_shift_term(2),
      I5 => \remainder_b[79]_i_3_n_0\,
      O => \remainder_b[73]_i_2_n_0\
    );
\remainder_b[73]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3F3F505F3030"
    )
        port map (
      I0 => \remainder_b[73]_i_4_n_0\,
      I1 => \remainder_b[89]_i_4_n_0\,
      I2 => remainder_shift_term(3),
      I3 => \remainder_b[81]_i_4_n_0\,
      I4 => remainder_shift_term(4),
      I5 => \remainder_b[97]_i_4_n_0\,
      O => \remainder_b[73]_i_3_n_0\
    );
\remainder_b[73]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => \remainder_out_reg_n_0_[10]\,
      I1 => remainder_shift_term(5),
      I2 => remainder_shift_term(6),
      I3 => \remainder_out_reg_n_0_[42]\,
      O => \remainder_b[73]_i_4_n_0\
    );
\remainder_b[74]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \remainder_b[75]_i_2_n_0\,
      I1 => remainder_shift_term(0),
      I2 => \remainder_b[74]_i_2_n_0\,
      I3 => \remainder_b[107]_i_5_n_0\,
      O => \remainder_b[74]_i_1_n_0\
    );
\remainder_b[74]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \remainder_b[74]_i_3_n_0\,
      I1 => \remainder_b[78]_i_3_n_0\,
      I2 => remainder_shift_term(1),
      I3 => \remainder_b[76]_i_3_n_0\,
      I4 => remainder_shift_term(2),
      I5 => \remainder_b[80]_i_3_n_0\,
      O => \remainder_b[74]_i_2_n_0\
    );
\remainder_b[74]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505FCFCF505FC0C0"
    )
        port map (
      I0 => \remainder_b[74]_i_4_n_0\,
      I1 => \remainder_b[90]_i_4_n_0\,
      I2 => remainder_shift_term(3),
      I3 => \remainder_b[82]_i_4_n_0\,
      I4 => remainder_shift_term(4),
      I5 => \remainder_b[98]_i_4_n_0\,
      O => \remainder_b[74]_i_3_n_0\
    );
\remainder_b[74]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => \remainder_out_reg_n_0_[11]\,
      I1 => remainder_shift_term(5),
      I2 => remainder_shift_term(6),
      I3 => \remainder_out_reg_n_0_[43]\,
      O => \remainder_b[74]_i_4_n_0\
    );
\remainder_b[75]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \remainder_b[76]_i_2_n_0\,
      I1 => remainder_shift_term(0),
      I2 => \remainder_b[75]_i_2_n_0\,
      I3 => \remainder_b[107]_i_5_n_0\,
      O => \remainder_b[75]_i_1_n_0\
    );
\remainder_b[75]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \remainder_b[75]_i_3_n_0\,
      I1 => \remainder_b[79]_i_3_n_0\,
      I2 => remainder_shift_term(1),
      I3 => \remainder_b[77]_i_3_n_0\,
      I4 => remainder_shift_term(2),
      I5 => \remainder_b[81]_i_3_n_0\,
      O => \remainder_b[75]_i_2_n_0\
    );
\remainder_b[75]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505FCFCF505FC0C0"
    )
        port map (
      I0 => \remainder_b[75]_i_4_n_0\,
      I1 => \remainder_b[91]_i_4_n_0\,
      I2 => remainder_shift_term(3),
      I3 => \remainder_b[83]_i_4_n_0\,
      I4 => remainder_shift_term(4),
      I5 => \remainder_b[99]_i_4_n_0\,
      O => \remainder_b[75]_i_3_n_0\
    );
\remainder_b[75]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => \remainder_out_reg_n_0_[12]\,
      I1 => remainder_shift_term(5),
      I2 => remainder_shift_term(6),
      I3 => \remainder_out_reg_n_0_[44]\,
      O => \remainder_b[75]_i_4_n_0\
    );
\remainder_b[76]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \remainder_b[77]_i_2_n_0\,
      I1 => remainder_shift_term(0),
      I2 => \remainder_b[76]_i_2_n_0\,
      I3 => \remainder_b[107]_i_5_n_0\,
      O => \remainder_b[76]_i_1_n_0\
    );
\remainder_b[76]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \remainder_b[76]_i_3_n_0\,
      I1 => \remainder_b[80]_i_3_n_0\,
      I2 => remainder_shift_term(1),
      I3 => \remainder_b[78]_i_3_n_0\,
      I4 => remainder_shift_term(2),
      I5 => \remainder_b[82]_i_3_n_0\,
      O => \remainder_b[76]_i_2_n_0\
    );
\remainder_b[76]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0AFCFCFA0AFC0C0"
    )
        port map (
      I0 => \remainder_b[76]_i_4_n_0\,
      I1 => \remainder_b[92]_i_4_n_0\,
      I2 => remainder_shift_term(3),
      I3 => \remainder_b[84]_i_4_n_0\,
      I4 => remainder_shift_term(4),
      I5 => \remainder_b[100]_i_4_n_0\,
      O => \remainder_b[76]_i_3_n_0\
    );
\remainder_b[76]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \remainder_out_reg_n_0_[13]\,
      I1 => remainder_shift_term(5),
      I2 => \remainder_out_reg_n_0_[45]\,
      I3 => remainder_shift_term(6),
      O => \remainder_b[76]_i_4_n_0\
    );
\remainder_b[77]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \remainder_b[78]_i_2_n_0\,
      I1 => remainder_shift_term(0),
      I2 => \remainder_b[77]_i_2_n_0\,
      I3 => \remainder_b[107]_i_5_n_0\,
      O => \remainder_b[77]_i_1_n_0\
    );
\remainder_b[77]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \remainder_b[77]_i_3_n_0\,
      I1 => \remainder_b[81]_i_3_n_0\,
      I2 => remainder_shift_term(1),
      I3 => \remainder_b[79]_i_3_n_0\,
      I4 => remainder_shift_term(2),
      I5 => \remainder_b[83]_i_3_n_0\,
      O => \remainder_b[77]_i_2_n_0\
    );
\remainder_b[77]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0AFCFCFA0AFC0C0"
    )
        port map (
      I0 => \remainder_b[77]_i_4_n_0\,
      I1 => \remainder_b[93]_i_4_n_0\,
      I2 => remainder_shift_term(3),
      I3 => \remainder_b[85]_i_4_n_0\,
      I4 => remainder_shift_term(4),
      I5 => \remainder_b[101]_i_4_n_0\,
      O => \remainder_b[77]_i_3_n_0\
    );
\remainder_b[77]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \remainder_out_reg_n_0_[14]\,
      I1 => remainder_shift_term(5),
      I2 => \remainder_out_reg_n_0_[46]\,
      I3 => remainder_shift_term(6),
      O => \remainder_b[77]_i_4_n_0\
    );
\remainder_b[78]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \remainder_b[79]_i_2_n_0\,
      I1 => remainder_shift_term(0),
      I2 => \remainder_b[78]_i_2_n_0\,
      I3 => \remainder_b[107]_i_5_n_0\,
      O => \remainder_b[78]_i_1_n_0\
    );
\remainder_b[78]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \remainder_b[78]_i_3_n_0\,
      I1 => \remainder_b[82]_i_3_n_0\,
      I2 => remainder_shift_term(1),
      I3 => \remainder_b[80]_i_3_n_0\,
      I4 => remainder_shift_term(2),
      I5 => \remainder_b[84]_i_3_n_0\,
      O => \remainder_b[78]_i_2_n_0\
    );
\remainder_b[78]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0AFCFCFA0AFC0C0"
    )
        port map (
      I0 => \remainder_b[78]_i_4_n_0\,
      I1 => \remainder_b[94]_i_4_n_0\,
      I2 => remainder_shift_term(3),
      I3 => \remainder_b[86]_i_4_n_0\,
      I4 => remainder_shift_term(4),
      I5 => \remainder_b[102]_i_4_n_0\,
      O => \remainder_b[78]_i_3_n_0\
    );
\remainder_b[78]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \remainder_out_reg_n_0_[15]\,
      I1 => remainder_shift_term(5),
      I2 => \remainder_out_reg_n_0_[47]\,
      I3 => remainder_shift_term(6),
      O => \remainder_b[78]_i_4_n_0\
    );
\remainder_b[79]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \remainder_b[80]_i_2_n_0\,
      I1 => remainder_shift_term(0),
      I2 => \remainder_b[79]_i_2_n_0\,
      I3 => \remainder_b[107]_i_5_n_0\,
      O => \remainder_b[79]_i_1_n_0\
    );
\remainder_b[79]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \remainder_b[79]_i_3_n_0\,
      I1 => \remainder_b[83]_i_3_n_0\,
      I2 => remainder_shift_term(1),
      I3 => \remainder_b[81]_i_3_n_0\,
      I4 => remainder_shift_term(2),
      I5 => \remainder_b[85]_i_3_n_0\,
      O => \remainder_b[79]_i_2_n_0\
    );
\remainder_b[79]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0AFCFCFA0AFC0C0"
    )
        port map (
      I0 => \remainder_b[79]_i_4_n_0\,
      I1 => \remainder_b[95]_i_4_n_0\,
      I2 => remainder_shift_term(3),
      I3 => \remainder_b[87]_i_4_n_0\,
      I4 => remainder_shift_term(4),
      I5 => \remainder_b[103]_i_4_n_0\,
      O => \remainder_b[79]_i_3_n_0\
    );
\remainder_b[79]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \remainder_out_reg_n_0_[16]\,
      I1 => remainder_shift_term(5),
      I2 => \remainder_out_reg_n_0_[48]\,
      I3 => remainder_shift_term(6),
      O => \remainder_b[79]_i_4_n_0\
    );
\remainder_b[80]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \remainder_b[81]_i_2_n_0\,
      I1 => remainder_shift_term(0),
      I2 => \remainder_b[80]_i_2_n_0\,
      I3 => \remainder_b[107]_i_5_n_0\,
      O => \remainder_b[80]_i_1_n_0\
    );
\remainder_b[80]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \remainder_b[80]_i_3_n_0\,
      I1 => \remainder_b[84]_i_3_n_0\,
      I2 => remainder_shift_term(1),
      I3 => \remainder_b[82]_i_3_n_0\,
      I4 => remainder_shift_term(2),
      I5 => \remainder_b[86]_i_3_n_0\,
      O => \remainder_b[80]_i_2_n_0\
    );
\remainder_b[80]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"303FAFAF303FA0A0"
    )
        port map (
      I0 => \remainder_b[96]_i_4_n_0\,
      I1 => \remainder_b[80]_i_4_n_0\,
      I2 => remainder_shift_term(3),
      I3 => \remainder_b[88]_i_4_n_0\,
      I4 => remainder_shift_term(4),
      I5 => \remainder_b[104]_i_4_n_0\,
      O => \remainder_b[80]_i_3_n_0\
    );
\remainder_b[80]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => \remainder_out_reg_n_0_[17]\,
      I1 => remainder_shift_term(5),
      I2 => remainder_shift_term(6),
      I3 => \remainder_out_reg_n_0_[49]\,
      O => \remainder_b[80]_i_4_n_0\
    );
\remainder_b[81]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \remainder_b[82]_i_2_n_0\,
      I1 => remainder_shift_term(0),
      I2 => \remainder_b[81]_i_2_n_0\,
      I3 => \remainder_b[107]_i_5_n_0\,
      O => \remainder_b[81]_i_1_n_0\
    );
\remainder_b[81]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \remainder_b[81]_i_3_n_0\,
      I1 => \remainder_b[85]_i_3_n_0\,
      I2 => remainder_shift_term(1),
      I3 => \remainder_b[83]_i_3_n_0\,
      I4 => remainder_shift_term(2),
      I5 => \remainder_b[87]_i_3_n_0\,
      O => \remainder_b[81]_i_2_n_0\
    );
\remainder_b[81]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505FCFCF505FC0C0"
    )
        port map (
      I0 => \remainder_b[81]_i_4_n_0\,
      I1 => \remainder_b[97]_i_4_n_0\,
      I2 => remainder_shift_term(3),
      I3 => \remainder_b[89]_i_4_n_0\,
      I4 => remainder_shift_term(4),
      I5 => \remainder_b[105]_i_4_n_0\,
      O => \remainder_b[81]_i_3_n_0\
    );
\remainder_b[81]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => \remainder_out_reg_n_0_[18]\,
      I1 => remainder_shift_term(5),
      I2 => remainder_shift_term(6),
      I3 => \remainder_out_reg_n_0_[50]\,
      O => \remainder_b[81]_i_4_n_0\
    );
\remainder_b[82]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \remainder_b[83]_i_2_n_0\,
      I1 => remainder_shift_term(0),
      I2 => \remainder_b[82]_i_2_n_0\,
      I3 => \remainder_b[107]_i_5_n_0\,
      O => \remainder_b[82]_i_1_n_0\
    );
\remainder_b[82]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \remainder_b[82]_i_3_n_0\,
      I1 => \remainder_b[86]_i_3_n_0\,
      I2 => remainder_shift_term(1),
      I3 => \remainder_b[84]_i_3_n_0\,
      I4 => remainder_shift_term(2),
      I5 => \remainder_b[88]_i_3_n_0\,
      O => \remainder_b[82]_i_2_n_0\
    );
\remainder_b[82]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F50CFCF5F50C0C0"
    )
        port map (
      I0 => \remainder_b[82]_i_4_n_0\,
      I1 => \remainder_b[98]_i_4_n_0\,
      I2 => remainder_shift_term(3),
      I3 => \remainder_b[90]_i_4_n_0\,
      I4 => remainder_shift_term(4),
      I5 => \remainder_b[106]_i_5_n_0\,
      O => \remainder_b[82]_i_3_n_0\
    );
\remainder_b[82]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => \remainder_out_reg_n_0_[19]\,
      I1 => remainder_shift_term(5),
      I2 => remainder_shift_term(6),
      I3 => \remainder_out_reg_n_0_[51]\,
      O => \remainder_b[82]_i_4_n_0\
    );
\remainder_b[83]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \remainder_b[84]_i_2_n_0\,
      I1 => remainder_shift_term(0),
      I2 => \remainder_b[83]_i_2_n_0\,
      I3 => \remainder_b[107]_i_5_n_0\,
      O => \remainder_b[83]_i_1_n_0\
    );
\remainder_b[83]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \remainder_b[83]_i_3_n_0\,
      I1 => \remainder_b[87]_i_3_n_0\,
      I2 => remainder_shift_term(1),
      I3 => \remainder_b[85]_i_3_n_0\,
      I4 => remainder_shift_term(2),
      I5 => \remainder_b[89]_i_3_n_0\,
      O => \remainder_b[83]_i_2_n_0\
    );
\remainder_b[83]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F50CFCF5F50C0C0"
    )
        port map (
      I0 => \remainder_b[83]_i_4_n_0\,
      I1 => \remainder_b[99]_i_4_n_0\,
      I2 => remainder_shift_term(3),
      I3 => \remainder_b[91]_i_4_n_0\,
      I4 => remainder_shift_term(4),
      I5 => \remainder_b[107]_i_32_n_0\,
      O => \remainder_b[83]_i_3_n_0\
    );
\remainder_b[83]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => \remainder_out_reg_n_0_[20]\,
      I1 => remainder_shift_term(5),
      I2 => remainder_shift_term(6),
      I3 => \remainder_out_reg_n_0_[52]\,
      O => \remainder_b[83]_i_4_n_0\
    );
\remainder_b[84]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \remainder_b[85]_i_2_n_0\,
      I1 => remainder_shift_term(0),
      I2 => \remainder_b[84]_i_2_n_0\,
      I3 => \remainder_b[107]_i_5_n_0\,
      O => \remainder_b[84]_i_1_n_0\
    );
\remainder_b[84]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \remainder_b[84]_i_3_n_0\,
      I1 => \remainder_b[88]_i_3_n_0\,
      I2 => remainder_shift_term(1),
      I3 => \remainder_b[86]_i_3_n_0\,
      I4 => remainder_shift_term(2),
      I5 => \remainder_b[90]_i_3_n_0\,
      O => \remainder_b[84]_i_2_n_0\
    );
\remainder_b[84]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F50CFCF5F50C0C0"
    )
        port map (
      I0 => \remainder_b[84]_i_4_n_0\,
      I1 => \remainder_b[100]_i_4_n_0\,
      I2 => remainder_shift_term(3),
      I3 => \remainder_b[92]_i_4_n_0\,
      I4 => remainder_shift_term(4),
      I5 => \remainder_b[107]_i_24_n_0\,
      O => \remainder_b[84]_i_3_n_0\
    );
\remainder_b[84]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => \remainder_out_reg_n_0_[21]\,
      I1 => remainder_shift_term(5),
      I2 => remainder_shift_term(6),
      I3 => remainder_msb,
      O => \remainder_b[84]_i_4_n_0\
    );
\remainder_b[85]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \remainder_b[86]_i_2_n_0\,
      I1 => remainder_shift_term(0),
      I2 => \remainder_b[85]_i_2_n_0\,
      I3 => \remainder_b[107]_i_5_n_0\,
      O => \remainder_b[85]_i_1_n_0\
    );
\remainder_b[85]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \remainder_b[85]_i_3_n_0\,
      I1 => \remainder_b[89]_i_3_n_0\,
      I2 => remainder_shift_term(1),
      I3 => \remainder_b[87]_i_3_n_0\,
      I4 => remainder_shift_term(2),
      I5 => \remainder_b[91]_i_3_n_0\,
      O => \remainder_b[85]_i_2_n_0\
    );
\remainder_b[85]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F50CFCF5F50C0C0"
    )
        port map (
      I0 => \remainder_b[85]_i_4_n_0\,
      I1 => \remainder_b[101]_i_4_n_0\,
      I2 => remainder_shift_term(3),
      I3 => \remainder_b[93]_i_4_n_0\,
      I4 => remainder_shift_term(4),
      I5 => \remainder_b[107]_i_40_n_0\,
      O => \remainder_b[85]_i_3_n_0\
    );
\remainder_b[85]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => \remainder_out_reg_n_0_[22]\,
      I1 => remainder_shift_term(5),
      I2 => remainder_shift_term(6),
      I3 => \quotient_out_reg_n_0_[0]\,
      O => \remainder_b[85]_i_4_n_0\
    );
\remainder_b[86]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \remainder_b[87]_i_2_n_0\,
      I1 => remainder_shift_term(0),
      I2 => \remainder_b[86]_i_2_n_0\,
      I3 => \remainder_b[107]_i_5_n_0\,
      O => \remainder_b[86]_i_1_n_0\
    );
\remainder_b[86]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \remainder_b[86]_i_3_n_0\,
      I1 => \remainder_b[90]_i_3_n_0\,
      I2 => remainder_shift_term(1),
      I3 => \remainder_b[88]_i_3_n_0\,
      I4 => remainder_shift_term(2),
      I5 => \remainder_b[92]_i_3_n_0\,
      O => \remainder_b[86]_i_2_n_0\
    );
\remainder_b[86]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F50CFCF5F50C0C0"
    )
        port map (
      I0 => \remainder_b[86]_i_4_n_0\,
      I1 => \remainder_b[102]_i_4_n_0\,
      I2 => remainder_shift_term(3),
      I3 => \remainder_b[94]_i_4_n_0\,
      I4 => remainder_shift_term(4),
      I5 => \remainder_b[107]_i_16_n_0\,
      O => \remainder_b[86]_i_3_n_0\
    );
\remainder_b[86]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => \remainder_out_reg_n_0_[23]\,
      I1 => remainder_shift_term(5),
      I2 => remainder_shift_term(6),
      I3 => \quotient_out_reg_n_0_[1]\,
      O => \remainder_b[86]_i_4_n_0\
    );
\remainder_b[87]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \remainder_b[88]_i_2_n_0\,
      I1 => remainder_shift_term(0),
      I2 => \remainder_b[87]_i_2_n_0\,
      I3 => \remainder_b[107]_i_5_n_0\,
      O => \remainder_b[87]_i_1_n_0\
    );
\remainder_b[87]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \remainder_b[87]_i_3_n_0\,
      I1 => \remainder_b[91]_i_3_n_0\,
      I2 => remainder_shift_term(1),
      I3 => \remainder_b[89]_i_3_n_0\,
      I4 => remainder_shift_term(2),
      I5 => \remainder_b[93]_i_3_n_0\,
      O => \remainder_b[87]_i_2_n_0\
    );
\remainder_b[87]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F50CFCF5F50C0C0"
    )
        port map (
      I0 => \remainder_b[87]_i_4_n_0\,
      I1 => \remainder_b[103]_i_4_n_0\,
      I2 => remainder_shift_term(3),
      I3 => \remainder_b[95]_i_4_n_0\,
      I4 => remainder_shift_term(4),
      I5 => \remainder_b[107]_i_36_n_0\,
      O => \remainder_b[87]_i_3_n_0\
    );
\remainder_b[87]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => \remainder_out_reg_n_0_[24]\,
      I1 => remainder_shift_term(5),
      I2 => remainder_shift_term(6),
      I3 => ARG(2),
      O => \remainder_b[87]_i_4_n_0\
    );
\remainder_b[88]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \remainder_b[89]_i_2_n_0\,
      I1 => remainder_shift_term(0),
      I2 => \remainder_b[88]_i_2_n_0\,
      I3 => \remainder_b[107]_i_5_n_0\,
      O => \remainder_b[88]_i_1_n_0\
    );
\remainder_b[88]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \remainder_b[88]_i_3_n_0\,
      I1 => \remainder_b[92]_i_3_n_0\,
      I2 => remainder_shift_term(1),
      I3 => \remainder_b[90]_i_3_n_0\,
      I4 => remainder_shift_term(2),
      I5 => \remainder_b[94]_i_3_n_0\,
      O => \remainder_b[88]_i_2_n_0\
    );
\remainder_b[88]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F50CFCF5F50C0C0"
    )
        port map (
      I0 => \remainder_b[88]_i_4_n_0\,
      I1 => \remainder_b[104]_i_4_n_0\,
      I2 => remainder_shift_term(3),
      I3 => \remainder_b[96]_i_4_n_0\,
      I4 => remainder_shift_term(4),
      I5 => \remainder_b[107]_i_28_n_0\,
      O => \remainder_b[88]_i_3_n_0\
    );
\remainder_b[88]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => \remainder_out_reg_n_0_[25]\,
      I1 => remainder_shift_term(5),
      I2 => remainder_shift_term(6),
      I3 => ARG(3),
      O => \remainder_b[88]_i_4_n_0\
    );
\remainder_b[89]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \remainder_b[90]_i_2_n_0\,
      I1 => remainder_shift_term(0),
      I2 => \remainder_b[89]_i_2_n_0\,
      I3 => \remainder_b[107]_i_5_n_0\,
      O => \remainder_b[89]_i_1_n_0\
    );
\remainder_b[89]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \remainder_b[89]_i_3_n_0\,
      I1 => \remainder_b[93]_i_3_n_0\,
      I2 => remainder_shift_term(1),
      I3 => \remainder_b[91]_i_3_n_0\,
      I4 => remainder_shift_term(2),
      I5 => \remainder_b[95]_i_3_n_0\,
      O => \remainder_b[89]_i_2_n_0\
    );
\remainder_b[89]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F50CFCF5F50C0C0"
    )
        port map (
      I0 => \remainder_b[89]_i_4_n_0\,
      I1 => \remainder_b[105]_i_4_n_0\,
      I2 => remainder_shift_term(3),
      I3 => \remainder_b[97]_i_4_n_0\,
      I4 => remainder_shift_term(4),
      I5 => \remainder_b[107]_i_44_n_0\,
      O => \remainder_b[89]_i_3_n_0\
    );
\remainder_b[89]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => \remainder_out_reg_n_0_[26]\,
      I1 => remainder_shift_term(5),
      I2 => remainder_shift_term(6),
      I3 => ARG(4),
      O => \remainder_b[89]_i_4_n_0\
    );
\remainder_b[90]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \remainder_b[91]_i_2_n_0\,
      I1 => remainder_shift_term(0),
      I2 => \remainder_b[90]_i_2_n_0\,
      I3 => \remainder_b[107]_i_5_n_0\,
      O => \remainder_b[90]_i_1_n_0\
    );
\remainder_b[90]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \remainder_b[90]_i_3_n_0\,
      I1 => \remainder_b[94]_i_3_n_0\,
      I2 => remainder_shift_term(1),
      I3 => \remainder_b[92]_i_3_n_0\,
      I4 => remainder_shift_term(2),
      I5 => \remainder_b[96]_i_3_n_0\,
      O => \remainder_b[90]_i_2_n_0\
    );
\remainder_b[90]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \remainder_b[90]_i_4_n_0\,
      I1 => \remainder_b[106]_i_5_n_0\,
      I2 => remainder_shift_term(3),
      I3 => \remainder_b[98]_i_4_n_0\,
      I4 => remainder_shift_term(4),
      I5 => \remainder_b[107]_i_20_n_0\,
      O => \remainder_b[90]_i_3_n_0\
    );
\remainder_b[90]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \remainder_out_reg_n_0_[27]\,
      I1 => remainder_shift_term(5),
      I2 => ARG(5),
      I3 => remainder_shift_term(6),
      O => \remainder_b[90]_i_4_n_0\
    );
\remainder_b[91]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \remainder_b[92]_i_2_n_0\,
      I1 => remainder_shift_term(0),
      I2 => \remainder_b[91]_i_2_n_0\,
      I3 => \remainder_b[107]_i_5_n_0\,
      O => \remainder_b[91]_i_1_n_0\
    );
\remainder_b[91]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \remainder_b[91]_i_3_n_0\,
      I1 => \remainder_b[95]_i_3_n_0\,
      I2 => remainder_shift_term(1),
      I3 => \remainder_b[93]_i_3_n_0\,
      I4 => remainder_shift_term(2),
      I5 => \remainder_b[97]_i_3_n_0\,
      O => \remainder_b[91]_i_2_n_0\
    );
\remainder_b[91]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \remainder_b[91]_i_4_n_0\,
      I1 => \remainder_b[107]_i_32_n_0\,
      I2 => remainder_shift_term(3),
      I3 => \remainder_b[99]_i_4_n_0\,
      I4 => remainder_shift_term(4),
      I5 => \remainder_b[107]_i_34_n_0\,
      O => \remainder_b[91]_i_3_n_0\
    );
\remainder_b[91]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \remainder_out_reg_n_0_[28]\,
      I1 => remainder_shift_term(5),
      I2 => ARG(6),
      I3 => remainder_shift_term(6),
      O => \remainder_b[91]_i_4_n_0\
    );
\remainder_b[92]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \remainder_b[93]_i_2_n_0\,
      I1 => remainder_shift_term(0),
      I2 => \remainder_b[92]_i_2_n_0\,
      I3 => \remainder_b[107]_i_5_n_0\,
      O => \remainder_b[92]_i_1_n_0\
    );
\remainder_b[92]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \remainder_b[92]_i_3_n_0\,
      I1 => \remainder_b[96]_i_3_n_0\,
      I2 => remainder_shift_term(1),
      I3 => \remainder_b[94]_i_3_n_0\,
      I4 => remainder_shift_term(2),
      I5 => \remainder_b[98]_i_3_n_0\,
      O => \remainder_b[92]_i_2_n_0\
    );
\remainder_b[92]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \remainder_b[92]_i_4_n_0\,
      I1 => \remainder_b[107]_i_24_n_0\,
      I2 => remainder_shift_term(3),
      I3 => \remainder_b[100]_i_4_n_0\,
      I4 => remainder_shift_term(4),
      I5 => \remainder_b[107]_i_26_n_0\,
      O => \remainder_b[92]_i_3_n_0\
    );
\remainder_b[92]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \remainder_out_reg_n_0_[29]\,
      I1 => remainder_shift_term(5),
      I2 => ARG(7),
      I3 => remainder_shift_term(6),
      O => \remainder_b[92]_i_4_n_0\
    );
\remainder_b[93]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \remainder_b[94]_i_2_n_0\,
      I1 => remainder_shift_term(0),
      I2 => \remainder_b[93]_i_2_n_0\,
      I3 => \remainder_b[107]_i_5_n_0\,
      O => \remainder_b[93]_i_1_n_0\
    );
\remainder_b[93]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \remainder_b[93]_i_3_n_0\,
      I1 => \remainder_b[97]_i_3_n_0\,
      I2 => remainder_shift_term(1),
      I3 => \remainder_b[95]_i_3_n_0\,
      I4 => remainder_shift_term(2),
      I5 => \remainder_b[99]_i_3_n_0\,
      O => \remainder_b[93]_i_2_n_0\
    );
\remainder_b[93]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \remainder_b[93]_i_4_n_0\,
      I1 => \remainder_b[107]_i_40_n_0\,
      I2 => remainder_shift_term(3),
      I3 => \remainder_b[101]_i_4_n_0\,
      I4 => remainder_shift_term(4),
      I5 => \remainder_b[107]_i_42_n_0\,
      O => \remainder_b[93]_i_3_n_0\
    );
\remainder_b[93]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \remainder_out_reg_n_0_[30]\,
      I1 => remainder_shift_term(5),
      I2 => ARG(8),
      I3 => remainder_shift_term(6),
      O => \remainder_b[93]_i_4_n_0\
    );
\remainder_b[94]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \remainder_b[95]_i_2_n_0\,
      I1 => remainder_shift_term(0),
      I2 => \remainder_b[94]_i_2_n_0\,
      I3 => \remainder_b[107]_i_5_n_0\,
      O => \remainder_b[94]_i_1_n_0\
    );
\remainder_b[94]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \remainder_b[94]_i_3_n_0\,
      I1 => \remainder_b[98]_i_3_n_0\,
      I2 => remainder_shift_term(1),
      I3 => \remainder_b[96]_i_3_n_0\,
      I4 => remainder_shift_term(2),
      I5 => \remainder_b[100]_i_3_n_0\,
      O => \remainder_b[94]_i_2_n_0\
    );
\remainder_b[94]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \remainder_b[94]_i_4_n_0\,
      I1 => \remainder_b[107]_i_16_n_0\,
      I2 => remainder_shift_term(3),
      I3 => \remainder_b[102]_i_4_n_0\,
      I4 => remainder_shift_term(4),
      I5 => \remainder_b[107]_i_18_n_0\,
      O => \remainder_b[94]_i_3_n_0\
    );
\remainder_b[94]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \remainder_out_reg_n_0_[31]\,
      I1 => remainder_shift_term(5),
      I2 => ARG(9),
      I3 => remainder_shift_term(6),
      O => \remainder_b[94]_i_4_n_0\
    );
\remainder_b[95]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \remainder_b[96]_i_2_n_0\,
      I1 => remainder_shift_term(0),
      I2 => \remainder_b[95]_i_2_n_0\,
      I3 => \remainder_b[107]_i_5_n_0\,
      O => \remainder_b[95]_i_1_n_0\
    );
\remainder_b[95]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \remainder_b[95]_i_3_n_0\,
      I1 => \remainder_b[99]_i_3_n_0\,
      I2 => remainder_shift_term(1),
      I3 => \remainder_b[97]_i_3_n_0\,
      I4 => remainder_shift_term(2),
      I5 => \remainder_b[101]_i_3_n_0\,
      O => \remainder_b[95]_i_2_n_0\
    );
\remainder_b[95]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \remainder_b[95]_i_4_n_0\,
      I1 => \remainder_b[107]_i_36_n_0\,
      I2 => remainder_shift_term(3),
      I3 => \remainder_b[103]_i_4_n_0\,
      I4 => remainder_shift_term(4),
      I5 => \remainder_b[107]_i_38_n_0\,
      O => \remainder_b[95]_i_3_n_0\
    );
\remainder_b[95]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \remainder_out_reg_n_0_[32]\,
      I1 => remainder_shift_term(5),
      I2 => \remainder_out_reg_n_0_[0]\,
      I3 => remainder_shift_term(6),
      I4 => ARG(10),
      O => \remainder_b[95]_i_4_n_0\
    );
\remainder_b[96]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \remainder_b[97]_i_2_n_0\,
      I1 => remainder_shift_term(0),
      I2 => \remainder_b[96]_i_2_n_0\,
      I3 => \remainder_b[107]_i_5_n_0\,
      O => \remainder_b[96]_i_1_n_0\
    );
\remainder_b[96]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \remainder_b[96]_i_3_n_0\,
      I1 => \remainder_b[100]_i_3_n_0\,
      I2 => remainder_shift_term(1),
      I3 => \remainder_b[98]_i_3_n_0\,
      I4 => remainder_shift_term(2),
      I5 => \remainder_b[102]_i_3_n_0\,
      O => \remainder_b[96]_i_2_n_0\
    );
\remainder_b[96]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \remainder_b[96]_i_4_n_0\,
      I1 => \remainder_b[107]_i_28_n_0\,
      I2 => remainder_shift_term(3),
      I3 => \remainder_b[104]_i_4_n_0\,
      I4 => remainder_shift_term(4),
      I5 => \remainder_b[107]_i_30_n_0\,
      O => \remainder_b[96]_i_3_n_0\
    );
\remainder_b[96]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \remainder_out_reg_n_0_[33]\,
      I1 => remainder_shift_term(5),
      I2 => \remainder_out_reg_n_0_[1]\,
      I3 => remainder_shift_term(6),
      I4 => ARG(11),
      O => \remainder_b[96]_i_4_n_0\
    );
\remainder_b[97]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \remainder_b[98]_i_2_n_0\,
      I1 => remainder_shift_term(0),
      I2 => \remainder_b[97]_i_2_n_0\,
      I3 => \remainder_b[107]_i_5_n_0\,
      O => \remainder_b[97]_i_1_n_0\
    );
\remainder_b[97]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \remainder_b[97]_i_3_n_0\,
      I1 => \remainder_b[101]_i_3_n_0\,
      I2 => remainder_shift_term(1),
      I3 => \remainder_b[99]_i_3_n_0\,
      I4 => remainder_shift_term(2),
      I5 => \remainder_b[103]_i_3_n_0\,
      O => \remainder_b[97]_i_2_n_0\
    );
\remainder_b[97]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \remainder_b[97]_i_4_n_0\,
      I1 => \remainder_b[107]_i_44_n_0\,
      I2 => remainder_shift_term(3),
      I3 => \remainder_b[105]_i_4_n_0\,
      I4 => remainder_shift_term(4),
      I5 => \remainder_b[107]_i_46_n_0\,
      O => \remainder_b[97]_i_3_n_0\
    );
\remainder_b[97]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \remainder_out_reg_n_0_[34]\,
      I1 => remainder_shift_term(5),
      I2 => \remainder_out_reg_n_0_[2]\,
      I3 => remainder_shift_term(6),
      I4 => ARG(12),
      O => \remainder_b[97]_i_4_n_0\
    );
\remainder_b[98]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \remainder_b[99]_i_2_n_0\,
      I1 => remainder_shift_term(0),
      I2 => \remainder_b[98]_i_2_n_0\,
      I3 => \remainder_b[107]_i_5_n_0\,
      O => \remainder_b[98]_i_1_n_0\
    );
\remainder_b[98]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \remainder_b[98]_i_3_n_0\,
      I1 => \remainder_b[102]_i_3_n_0\,
      I2 => remainder_shift_term(1),
      I3 => \remainder_b[100]_i_3_n_0\,
      I4 => remainder_shift_term(2),
      I5 => \remainder_b[104]_i_3_n_0\,
      O => \remainder_b[98]_i_2_n_0\
    );
\remainder_b[98]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \remainder_b[98]_i_4_n_0\,
      I1 => \remainder_b[107]_i_20_n_0\,
      I2 => remainder_shift_term(3),
      I3 => \remainder_b[106]_i_5_n_0\,
      I4 => remainder_shift_term(4),
      I5 => \remainder_b[107]_i_22_n_0\,
      O => \remainder_b[98]_i_3_n_0\
    );
\remainder_b[98]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \remainder_out_reg_n_0_[35]\,
      I1 => remainder_shift_term(5),
      I2 => \remainder_out_reg_n_0_[3]\,
      I3 => remainder_shift_term(6),
      I4 => ARG(13),
      O => \remainder_b[98]_i_4_n_0\
    );
\remainder_b[99]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \remainder_b[100]_i_2_n_0\,
      I1 => remainder_shift_term(0),
      I2 => \remainder_b[99]_i_2_n_0\,
      I3 => \remainder_b[107]_i_5_n_0\,
      O => \remainder_b[99]_i_1_n_0\
    );
\remainder_b[99]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \remainder_b[99]_i_3_n_0\,
      I1 => \remainder_b[103]_i_3_n_0\,
      I2 => remainder_shift_term(1),
      I3 => \remainder_b[101]_i_3_n_0\,
      I4 => remainder_shift_term(2),
      I5 => \remainder_b[105]_i_3_n_0\,
      O => \remainder_b[99]_i_2_n_0\
    );
\remainder_b[99]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \remainder_b[99]_i_4_n_0\,
      I1 => \remainder_b[107]_i_34_n_0\,
      I2 => remainder_shift_term(3),
      I3 => \remainder_b[107]_i_32_n_0\,
      I4 => remainder_shift_term(4),
      I5 => \remainder_b[107]_i_33_n_0\,
      O => \remainder_b[99]_i_3_n_0\
    );
\remainder_b[99]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \remainder_out_reg_n_0_[36]\,
      I1 => remainder_shift_term(5),
      I2 => \remainder_out_reg_n_0_[4]\,
      I3 => remainder_shift_term(6),
      I4 => ARG(14),
      O => \remainder_b[99]_i_4_n_0\
    );
\remainder_b_reg[100]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \remainder_b[100]_i_1_n_0\,
      Q => remainder_b(100),
      R => rst
    );
\remainder_b_reg[101]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \remainder_b[101]_i_1_n_0\,
      Q => remainder_b(101),
      R => rst
    );
\remainder_b_reg[102]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \remainder_b[102]_i_1_n_0\,
      Q => remainder_b(102),
      R => rst
    );
\remainder_b_reg[103]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \remainder_b[103]_i_1_n_0\,
      Q => remainder_b(103),
      R => rst
    );
\remainder_b_reg[104]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \remainder_b[104]_i_1_n_0\,
      Q => remainder_b(104),
      R => rst
    );
\remainder_b_reg[105]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \remainder_b[105]_i_1_n_0\,
      Q => remainder_b(105),
      R => rst
    );
\remainder_b_reg[106]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \remainder_b[106]_i_1_n_0\,
      Q => remainder_b(106),
      R => rst
    );
\remainder_b_reg[107]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \remainder_b[107]_i_1_n_0\,
      Q => remainder_b(107),
      R => rst
    );
\remainder_b_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \remainder_b[52]_i_1_n_0\,
      Q => remainder_b(52),
      R => rst
    );
\remainder_b_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \remainder_b[53]_i_1_n_0\,
      Q => remainder_b(53),
      R => rst
    );
\remainder_b_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \remainder_b[54]_i_1_n_0\,
      Q => remainder_b(54),
      R => rst
    );
\remainder_b_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \remainder_b[55]_i_1_n_0\,
      Q => remainder_b(55),
      R => rst
    );
\remainder_b_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \remainder_b[56]_i_1_n_0\,
      Q => remainder_b(56),
      R => rst
    );
\remainder_b_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \remainder_b[57]_i_1_n_0\,
      Q => remainder_b(57),
      R => rst
    );
\remainder_b_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \remainder_b[58]_i_1_n_0\,
      Q => remainder_b(58),
      R => rst
    );
\remainder_b_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \remainder_b[59]_i_1_n_0\,
      Q => remainder_b(59),
      R => rst
    );
\remainder_b_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \remainder_b[60]_i_1_n_0\,
      Q => remainder_b(60),
      R => rst
    );
\remainder_b_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \remainder_b[61]_i_1_n_0\,
      Q => remainder_b(61),
      R => rst
    );
\remainder_b_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \remainder_b[62]_i_1_n_0\,
      Q => remainder_b(62),
      R => rst
    );
\remainder_b_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \remainder_b[63]_i_1_n_0\,
      Q => remainder_b(63),
      R => rst
    );
\remainder_b_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \remainder_b[64]_i_1_n_0\,
      Q => remainder_b(64),
      R => rst
    );
\remainder_b_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \remainder_b[65]_i_1_n_0\,
      Q => remainder_b(65),
      R => rst
    );
\remainder_b_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \remainder_b[66]_i_1_n_0\,
      Q => remainder_b(66),
      R => rst
    );
\remainder_b_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \remainder_b[67]_i_1_n_0\,
      Q => remainder_b(67),
      R => rst
    );
\remainder_b_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \remainder_b[68]_i_1_n_0\,
      Q => remainder_b(68),
      R => rst
    );
\remainder_b_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \remainder_b[69]_i_1_n_0\,
      Q => remainder_b(69),
      R => rst
    );
\remainder_b_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \remainder_b[70]_i_1_n_0\,
      Q => remainder_b(70),
      R => rst
    );
\remainder_b_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \remainder_b[71]_i_1_n_0\,
      Q => remainder_b(71),
      R => rst
    );
\remainder_b_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \remainder_b[72]_i_1_n_0\,
      Q => remainder_b(72),
      R => rst
    );
\remainder_b_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \remainder_b[73]_i_1_n_0\,
      Q => remainder_b(73),
      R => rst
    );
\remainder_b_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \remainder_b[74]_i_1_n_0\,
      Q => remainder_b(74),
      R => rst
    );
\remainder_b_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \remainder_b[75]_i_1_n_0\,
      Q => remainder_b(75),
      R => rst
    );
\remainder_b_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \remainder_b[76]_i_1_n_0\,
      Q => remainder_b(76),
      R => rst
    );
\remainder_b_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \remainder_b[77]_i_1_n_0\,
      Q => remainder_b(77),
      R => rst
    );
\remainder_b_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \remainder_b[78]_i_1_n_0\,
      Q => remainder_b(78),
      R => rst
    );
\remainder_b_reg[79]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \remainder_b[79]_i_1_n_0\,
      Q => remainder_b(79),
      R => rst
    );
\remainder_b_reg[80]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \remainder_b[80]_i_1_n_0\,
      Q => remainder_b(80),
      R => rst
    );
\remainder_b_reg[81]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \remainder_b[81]_i_1_n_0\,
      Q => remainder_b(81),
      R => rst
    );
\remainder_b_reg[82]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \remainder_b[82]_i_1_n_0\,
      Q => remainder_b(82),
      R => rst
    );
\remainder_b_reg[83]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \remainder_b[83]_i_1_n_0\,
      Q => remainder_b(83),
      R => rst
    );
\remainder_b_reg[84]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \remainder_b[84]_i_1_n_0\,
      Q => remainder_b(84),
      R => rst
    );
\remainder_b_reg[85]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \remainder_b[85]_i_1_n_0\,
      Q => remainder_b(85),
      R => rst
    );
\remainder_b_reg[86]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \remainder_b[86]_i_1_n_0\,
      Q => remainder_b(86),
      R => rst
    );
\remainder_b_reg[87]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \remainder_b[87]_i_1_n_0\,
      Q => remainder_b(87),
      R => rst
    );
\remainder_b_reg[88]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \remainder_b[88]_i_1_n_0\,
      Q => remainder_b(88),
      R => rst
    );
\remainder_b_reg[89]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \remainder_b[89]_i_1_n_0\,
      Q => remainder_b(89),
      R => rst
    );
\remainder_b_reg[90]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \remainder_b[90]_i_1_n_0\,
      Q => remainder_b(90),
      R => rst
    );
\remainder_b_reg[91]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \remainder_b[91]_i_1_n_0\,
      Q => remainder_b(91),
      R => rst
    );
\remainder_b_reg[92]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \remainder_b[92]_i_1_n_0\,
      Q => remainder_b(92),
      R => rst
    );
\remainder_b_reg[93]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \remainder_b[93]_i_1_n_0\,
      Q => remainder_b(93),
      R => rst
    );
\remainder_b_reg[94]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \remainder_b[94]_i_1_n_0\,
      Q => remainder_b(94),
      R => rst
    );
\remainder_b_reg[95]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \remainder_b[95]_i_1_n_0\,
      Q => remainder_b(95),
      R => rst
    );
\remainder_b_reg[96]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \remainder_b[96]_i_1_n_0\,
      Q => remainder_b(96),
      R => rst
    );
\remainder_b_reg[97]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \remainder_b[97]_i_1_n_0\,
      Q => remainder_b(97),
      R => rst
    );
\remainder_b_reg[98]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \remainder_b[98]_i_1_n_0\,
      Q => remainder_b(98),
      R => rst
    );
\remainder_b_reg[99]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \remainder_b[99]_i_1_n_0\,
      Q => remainder_b(99),
      R => rst
    );
remainder_msb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => gtOp,
      O => remainder_msb_i_1_n_0
    );
remainder_msb_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => remainder0,
      D => remainder_msb_i_1_n_0,
      Q => remainder_msb,
      R => rst
    );
\remainder_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => remainder(0),
      Q => \remainder_out_reg_n_0_[0]\,
      R => rst
    );
\remainder_out_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => remainder(10),
      Q => \remainder_out_reg_n_0_[10]\,
      R => rst
    );
\remainder_out_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => remainder(11),
      Q => \remainder_out_reg_n_0_[11]\,
      R => rst
    );
\remainder_out_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => remainder(12),
      Q => \remainder_out_reg_n_0_[12]\,
      R => rst
    );
\remainder_out_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => remainder(13),
      Q => \remainder_out_reg_n_0_[13]\,
      R => rst
    );
\remainder_out_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => remainder(14),
      Q => \remainder_out_reg_n_0_[14]\,
      R => rst
    );
\remainder_out_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => remainder(15),
      Q => \remainder_out_reg_n_0_[15]\,
      R => rst
    );
\remainder_out_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => remainder(16),
      Q => \remainder_out_reg_n_0_[16]\,
      R => rst
    );
\remainder_out_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => remainder(17),
      Q => \remainder_out_reg_n_0_[17]\,
      R => rst
    );
\remainder_out_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => remainder(18),
      Q => \remainder_out_reg_n_0_[18]\,
      R => rst
    );
\remainder_out_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => remainder(19),
      Q => \remainder_out_reg_n_0_[19]\,
      R => rst
    );
\remainder_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => remainder(1),
      Q => \remainder_out_reg_n_0_[1]\,
      R => rst
    );
\remainder_out_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => remainder(20),
      Q => \remainder_out_reg_n_0_[20]\,
      R => rst
    );
\remainder_out_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => remainder(21),
      Q => \remainder_out_reg_n_0_[21]\,
      R => rst
    );
\remainder_out_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => remainder(22),
      Q => \remainder_out_reg_n_0_[22]\,
      R => rst
    );
\remainder_out_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => remainder(23),
      Q => \remainder_out_reg_n_0_[23]\,
      R => rst
    );
\remainder_out_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => remainder(24),
      Q => \remainder_out_reg_n_0_[24]\,
      R => rst
    );
\remainder_out_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => remainder(25),
      Q => \remainder_out_reg_n_0_[25]\,
      R => rst
    );
\remainder_out_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => remainder(26),
      Q => \remainder_out_reg_n_0_[26]\,
      R => rst
    );
\remainder_out_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => remainder(27),
      Q => \remainder_out_reg_n_0_[27]\,
      R => rst
    );
\remainder_out_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => remainder(28),
      Q => \remainder_out_reg_n_0_[28]\,
      R => rst
    );
\remainder_out_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => remainder(29),
      Q => \remainder_out_reg_n_0_[29]\,
      R => rst
    );
\remainder_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => remainder(2),
      Q => \remainder_out_reg_n_0_[2]\,
      R => rst
    );
\remainder_out_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => remainder(30),
      Q => \remainder_out_reg_n_0_[30]\,
      R => rst
    );
\remainder_out_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => remainder(31),
      Q => \remainder_out_reg_n_0_[31]\,
      R => rst
    );
\remainder_out_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => remainder(32),
      Q => \remainder_out_reg_n_0_[32]\,
      R => rst
    );
\remainder_out_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => remainder(33),
      Q => \remainder_out_reg_n_0_[33]\,
      R => rst
    );
\remainder_out_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => remainder(34),
      Q => \remainder_out_reg_n_0_[34]\,
      R => rst
    );
\remainder_out_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => remainder(35),
      Q => \remainder_out_reg_n_0_[35]\,
      R => rst
    );
\remainder_out_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => remainder(36),
      Q => \remainder_out_reg_n_0_[36]\,
      R => rst
    );
\remainder_out_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => remainder(37),
      Q => \remainder_out_reg_n_0_[37]\,
      R => rst
    );
\remainder_out_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => remainder(38),
      Q => \remainder_out_reg_n_0_[38]\,
      R => rst
    );
\remainder_out_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => remainder(39),
      Q => \remainder_out_reg_n_0_[39]\,
      R => rst
    );
\remainder_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => remainder(3),
      Q => \remainder_out_reg_n_0_[3]\,
      R => rst
    );
\remainder_out_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => remainder(40),
      Q => \remainder_out_reg_n_0_[40]\,
      R => rst
    );
\remainder_out_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => remainder(41),
      Q => \remainder_out_reg_n_0_[41]\,
      R => rst
    );
\remainder_out_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => remainder(42),
      Q => \remainder_out_reg_n_0_[42]\,
      R => rst
    );
\remainder_out_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => remainder(43),
      Q => \remainder_out_reg_n_0_[43]\,
      R => rst
    );
\remainder_out_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => remainder(44),
      Q => \remainder_out_reg_n_0_[44]\,
      R => rst
    );
\remainder_out_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => remainder(45),
      Q => \remainder_out_reg_n_0_[45]\,
      R => rst
    );
\remainder_out_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => remainder(46),
      Q => \remainder_out_reg_n_0_[46]\,
      R => rst
    );
\remainder_out_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => remainder(47),
      Q => \remainder_out_reg_n_0_[47]\,
      R => rst
    );
\remainder_out_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => remainder(48),
      Q => \remainder_out_reg_n_0_[48]\,
      R => rst
    );
\remainder_out_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => remainder(49),
      Q => \remainder_out_reg_n_0_[49]\,
      R => rst
    );
\remainder_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => remainder(4),
      Q => \remainder_out_reg_n_0_[4]\,
      R => rst
    );
\remainder_out_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => remainder(50),
      Q => \remainder_out_reg_n_0_[50]\,
      R => rst
    );
\remainder_out_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => remainder(51),
      Q => \remainder_out_reg_n_0_[51]\,
      R => rst
    );
\remainder_out_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => remainder(52),
      Q => \remainder_out_reg_n_0_[52]\,
      R => rst
    );
\remainder_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => remainder(5),
      Q => \remainder_out_reg_n_0_[5]\,
      R => rst
    );
\remainder_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => remainder(6),
      Q => \remainder_out_reg_n_0_[6]\,
      R => rst
    );
\remainder_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => remainder(7),
      Q => \remainder_out_reg_n_0_[7]\,
      R => rst
    );
\remainder_out_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => remainder(8),
      Q => \remainder_out_reg_n_0_[8]\,
      R => rst
    );
\remainder_out_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => remainder(9),
      Q => \remainder_out_reg_n_0_[9]\,
      R => rst
    );
\remainder_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => remainder0,
      D => \dividend_signal_reg_n_0_[0]\,
      Q => remainder(0),
      R => rst
    );
\remainder_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => remainder0,
      D => \dividend_signal_reg_n_0_[10]\,
      Q => remainder(10),
      R => rst
    );
\remainder_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => remainder0,
      D => \dividend_signal_reg_n_0_[11]\,
      Q => remainder(11),
      R => rst
    );
\remainder_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => remainder0,
      D => \dividend_signal_reg_n_0_[12]\,
      Q => remainder(12),
      R => rst
    );
\remainder_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => remainder0,
      D => \dividend_signal_reg_n_0_[13]\,
      Q => remainder(13),
      R => rst
    );
\remainder_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => remainder0,
      D => \dividend_signal_reg_n_0_[14]\,
      Q => remainder(14),
      R => rst
    );
\remainder_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => remainder0,
      D => \dividend_signal_reg_n_0_[15]\,
      Q => remainder(15),
      R => rst
    );
\remainder_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => remainder0,
      D => \dividend_signal_reg_n_0_[16]\,
      Q => remainder(16),
      R => rst
    );
\remainder_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => remainder0,
      D => \dividend_signal_reg_n_0_[17]\,
      Q => remainder(17),
      R => rst
    );
\remainder_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => remainder0,
      D => \dividend_signal_reg_n_0_[18]\,
      Q => remainder(18),
      R => rst
    );
\remainder_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => remainder0,
      D => \dividend_signal_reg_n_0_[19]\,
      Q => remainder(19),
      R => rst
    );
\remainder_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => remainder0,
      D => \dividend_signal_reg_n_0_[1]\,
      Q => remainder(1),
      R => rst
    );
\remainder_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => remainder0,
      D => \dividend_signal_reg_n_0_[20]\,
      Q => remainder(20),
      R => rst
    );
\remainder_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => remainder0,
      D => \dividend_signal_reg_n_0_[21]\,
      Q => remainder(21),
      R => rst
    );
\remainder_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => remainder0,
      D => \dividend_signal_reg_n_0_[22]\,
      Q => remainder(22),
      R => rst
    );
\remainder_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => remainder0,
      D => \dividend_signal_reg_n_0_[23]\,
      Q => remainder(23),
      R => rst
    );
\remainder_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => remainder0,
      D => \dividend_signal_reg_n_0_[24]\,
      Q => remainder(24),
      R => rst
    );
\remainder_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => remainder0,
      D => \dividend_signal_reg_n_0_[25]\,
      Q => remainder(25),
      R => rst
    );
\remainder_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => remainder0,
      D => \dividend_signal_reg_n_0_[26]\,
      Q => remainder(26),
      R => rst
    );
\remainder_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => remainder0,
      D => \dividend_signal_reg_n_0_[27]\,
      Q => remainder(27),
      R => rst
    );
\remainder_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => remainder0,
      D => \dividend_signal_reg_n_0_[28]\,
      Q => remainder(28),
      R => rst
    );
\remainder_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => remainder0,
      D => \dividend_signal_reg_n_0_[29]\,
      Q => remainder(29),
      R => rst
    );
\remainder_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => remainder0,
      D => \dividend_signal_reg_n_0_[2]\,
      Q => remainder(2),
      R => rst
    );
\remainder_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => remainder0,
      D => \dividend_signal_reg_n_0_[30]\,
      Q => remainder(30),
      R => rst
    );
\remainder_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => remainder0,
      D => \dividend_signal_reg_n_0_[31]\,
      Q => remainder(31),
      R => rst
    );
\remainder_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => remainder0,
      D => \dividend_signal_reg_n_0_[32]\,
      Q => remainder(32),
      R => rst
    );
\remainder_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => remainder0,
      D => \dividend_signal_reg_n_0_[33]\,
      Q => remainder(33),
      R => rst
    );
\remainder_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => remainder0,
      D => \dividend_signal_reg_n_0_[34]\,
      Q => remainder(34),
      R => rst
    );
\remainder_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => remainder0,
      D => \dividend_signal_reg_n_0_[35]\,
      Q => remainder(35),
      R => rst
    );
\remainder_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => remainder0,
      D => \dividend_signal_reg_n_0_[36]\,
      Q => remainder(36),
      R => rst
    );
\remainder_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => remainder0,
      D => \dividend_signal_reg_n_0_[37]\,
      Q => remainder(37),
      R => rst
    );
\remainder_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => remainder0,
      D => \dividend_signal_reg_n_0_[38]\,
      Q => remainder(38),
      R => rst
    );
\remainder_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => remainder0,
      D => \dividend_signal_reg_n_0_[39]\,
      Q => remainder(39),
      R => rst
    );
\remainder_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => remainder0,
      D => \dividend_signal_reg_n_0_[3]\,
      Q => remainder(3),
      R => rst
    );
\remainder_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => remainder0,
      D => \dividend_signal_reg_n_0_[40]\,
      Q => remainder(40),
      R => rst
    );
\remainder_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => remainder0,
      D => \dividend_signal_reg_n_0_[41]\,
      Q => remainder(41),
      R => rst
    );
\remainder_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => remainder0,
      D => \dividend_signal_reg_n_0_[42]\,
      Q => remainder(42),
      R => rst
    );
\remainder_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => remainder0,
      D => \dividend_signal_reg_n_0_[43]\,
      Q => remainder(43),
      R => rst
    );
\remainder_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => remainder0,
      D => \dividend_signal_reg_n_0_[44]\,
      Q => remainder(44),
      R => rst
    );
\remainder_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => remainder0,
      D => \dividend_signal_reg_n_0_[45]\,
      Q => remainder(45),
      R => rst
    );
\remainder_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => remainder0,
      D => \dividend_signal_reg_n_0_[46]\,
      Q => remainder(46),
      R => rst
    );
\remainder_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => remainder0,
      D => \dividend_signal_reg_n_0_[47]\,
      Q => remainder(47),
      R => rst
    );
\remainder_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => remainder0,
      D => \dividend_signal_reg_n_0_[48]\,
      Q => remainder(48),
      R => rst
    );
\remainder_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => remainder0,
      D => \dividend_signal_reg_n_0_[49]\,
      Q => remainder(49),
      R => rst
    );
\remainder_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => remainder0,
      D => \dividend_signal_reg_n_0_[4]\,
      Q => remainder(4),
      R => rst
    );
\remainder_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => remainder0,
      D => \dividend_signal_reg_n_0_[50]\,
      Q => remainder(50),
      R => rst
    );
\remainder_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => remainder0,
      D => \dividend_signal_reg_n_0_[51]\,
      Q => remainder(51),
      R => rst
    );
\remainder_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => remainder0,
      D => \dividend_signal_reg_n_0_[52]\,
      Q => remainder(52),
      R => rst
    );
\remainder_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => remainder0,
      D => \dividend_signal_reg_n_0_[5]\,
      Q => remainder(5),
      R => rst
    );
\remainder_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => remainder0,
      D => \dividend_signal_reg_n_0_[6]\,
      Q => remainder(6),
      R => rst
    );
\remainder_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => remainder0,
      D => \dividend_signal_reg_n_0_[7]\,
      Q => remainder(7),
      R => rst
    );
\remainder_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => remainder0,
      D => \dividend_signal_reg_n_0_[8]\,
      Q => remainder(8),
      R => rst
    );
\remainder_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => remainder0,
      D => \dividend_signal_reg_n_0_[9]\,
      Q => remainder(9),
      R => rst
    );
\remainder_shift_term[11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \expon_uf_term_4_reg_n_0_[11]\,
      O => \remainder_shift_term[11]_i_2_n_0\
    );
\remainder_shift_term[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \expon_uf_term_4_reg_n_0_[10]\,
      O => \remainder_shift_term[11]_i_3_n_0\
    );
\remainder_shift_term[11]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \expon_uf_term_4_reg_n_0_[9]\,
      O => \remainder_shift_term[11]_i_4_n_0\
    );
\remainder_shift_term[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \expon_uf_term_4_reg_n_0_[0]\,
      O => \remainder_shift_term[4]_i_2_n_0\
    );
\remainder_shift_term[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \expon_uf_term_4_reg_n_0_[4]\,
      O => \remainder_shift_term[4]_i_3_n_0\
    );
\remainder_shift_term[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \expon_uf_term_4_reg_n_0_[2]\,
      O => \remainder_shift_term[4]_i_4_n_0\
    );
\remainder_shift_term[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \expon_uf_term_4_reg_n_0_[3]\,
      O => \remainder_shift_term[4]_i_5_n_0\
    );
\remainder_shift_term[4]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \expon_uf_term_4_reg_n_0_[1]\,
      O => \remainder_shift_term[4]_i_6_n_0\
    );
\remainder_shift_term[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \expon_uf_term_4_reg_n_0_[5]\,
      O => \remainder_shift_term[8]_i_2_n_0\
    );
\remainder_shift_term[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \expon_uf_term_4_reg_n_0_[8]\,
      O => \remainder_shift_term[8]_i_3_n_0\
    );
\remainder_shift_term[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \expon_uf_term_4_reg_n_0_[7]\,
      O => \remainder_shift_term[8]_i_4_n_0\
    );
\remainder_shift_term[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \expon_uf_term_4_reg_n_0_[6]\,
      O => \remainder_shift_term[8]_i_5_n_0\
    );
\remainder_shift_term_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \expon_uf_term_4_reg_n_0_[0]\,
      Q => remainder_shift_term(0),
      R => rst
    );
\remainder_shift_term_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \remainder_shift_term_reg[11]_i_1_n_6\,
      Q => remainder_shift_term(10),
      R => rst
    );
\remainder_shift_term_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \remainder_shift_term_reg[11]_i_1_n_5\,
      Q => remainder_shift_term(11),
      R => rst
    );
\remainder_shift_term_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \remainder_shift_term_reg[8]_i_1_n_0\,
      CO(3 downto 2) => \NLW_remainder_shift_term_reg[11]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \remainder_shift_term_reg[11]_i_1_n_2\,
      CO(0) => \remainder_shift_term_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_remainder_shift_term_reg[11]_i_1_O_UNCONNECTED\(3),
      O(2) => \remainder_shift_term_reg[11]_i_1_n_5\,
      O(1) => \remainder_shift_term_reg[11]_i_1_n_6\,
      O(0) => \remainder_shift_term_reg[11]_i_1_n_7\,
      S(3) => '0',
      S(2) => \remainder_shift_term[11]_i_2_n_0\,
      S(1) => \remainder_shift_term[11]_i_3_n_0\,
      S(0) => \remainder_shift_term[11]_i_4_n_0\
    );
\remainder_shift_term_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \remainder_shift_term_reg[4]_i_1_n_7\,
      Q => remainder_shift_term(1),
      R => rst
    );
\remainder_shift_term_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \remainder_shift_term_reg[4]_i_1_n_6\,
      Q => remainder_shift_term(2),
      R => rst
    );
\remainder_shift_term_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \remainder_shift_term_reg[4]_i_1_n_5\,
      Q => remainder_shift_term(3),
      R => rst
    );
\remainder_shift_term_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \remainder_shift_term_reg[4]_i_1_n_4\,
      Q => remainder_shift_term(4),
      R => rst
    );
\remainder_shift_term_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \remainder_shift_term_reg[4]_i_1_n_0\,
      CO(2) => \remainder_shift_term_reg[4]_i_1_n_1\,
      CO(1) => \remainder_shift_term_reg[4]_i_1_n_2\,
      CO(0) => \remainder_shift_term_reg[4]_i_1_n_3\,
      CYINIT => \remainder_shift_term[4]_i_2_n_0\,
      DI(3) => \remainder_shift_term[4]_i_3_n_0\,
      DI(2) => '0',
      DI(1) => \remainder_shift_term[4]_i_4_n_0\,
      DI(0) => '0',
      O(3) => \remainder_shift_term_reg[4]_i_1_n_4\,
      O(2) => \remainder_shift_term_reg[4]_i_1_n_5\,
      O(1) => \remainder_shift_term_reg[4]_i_1_n_6\,
      O(0) => \remainder_shift_term_reg[4]_i_1_n_7\,
      S(3) => \expon_uf_term_4_reg_n_0_[4]\,
      S(2) => \remainder_shift_term[4]_i_5_n_0\,
      S(1) => \expon_uf_term_4_reg_n_0_[2]\,
      S(0) => \remainder_shift_term[4]_i_6_n_0\
    );
\remainder_shift_term_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \remainder_shift_term_reg[8]_i_1_n_7\,
      Q => remainder_shift_term(5),
      R => rst
    );
\remainder_shift_term_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \remainder_shift_term_reg[8]_i_1_n_6\,
      Q => remainder_shift_term(6),
      R => rst
    );
\remainder_shift_term_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \remainder_shift_term_reg[8]_i_1_n_5\,
      Q => remainder_shift_term(7),
      R => rst
    );
\remainder_shift_term_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \remainder_shift_term_reg[8]_i_1_n_4\,
      Q => remainder_shift_term(8),
      R => rst
    );
\remainder_shift_term_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \remainder_shift_term_reg[4]_i_1_n_0\,
      CO(3) => \remainder_shift_term_reg[8]_i_1_n_0\,
      CO(2) => \remainder_shift_term_reg[8]_i_1_n_1\,
      CO(1) => \remainder_shift_term_reg[8]_i_1_n_2\,
      CO(0) => \remainder_shift_term_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \remainder_shift_term[8]_i_2_n_0\,
      O(3) => \remainder_shift_term_reg[8]_i_1_n_4\,
      O(2) => \remainder_shift_term_reg[8]_i_1_n_5\,
      O(1) => \remainder_shift_term_reg[8]_i_1_n_6\,
      O(0) => \remainder_shift_term_reg[8]_i_1_n_7\,
      S(3) => \remainder_shift_term[8]_i_3_n_0\,
      S(2) => \remainder_shift_term[8]_i_4_n_0\,
      S(1) => \remainder_shift_term[8]_i_5_n_0\,
      S(0) => \expon_uf_term_4_reg_n_0_[5]\
    );
\remainder_shift_term_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_signal_2,
      D => \remainder_shift_term_reg[11]_i_1_n_7\,
      Q => remainder_shift_term(9),
      R => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity fpu_design_fpu_double_0_0_fpu_exceptions is
  port (
    underflow_trigger : out STD_LOGIC;
    underflow_0 : out STD_LOGIC;
    overflow_0 : out STD_LOGIC;
    inexact_0 : out STD_LOGIC;
    exception_0 : out STD_LOGIC;
    invalid_0 : out STD_LOGIC;
    \opa_reg_reg[59]\ : out STD_LOGIC;
    \opa_reg_reg[53]\ : out STD_LOGIC;
    \opb_reg_reg[59]\ : out STD_LOGIC;
    \opb_reg_reg[53]\ : out STD_LOGIC;
    \out_fp_reg[63]_0\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    rst : in STD_LOGIC;
    invalid_reg_0 : in STD_LOGIC;
    clk : in STD_LOGIC;
    in_et_zero_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    opa_pos_inf_reg_0 : in STD_LOGIC_VECTOR ( 63 downto 0 );
    opb_pos_inf_reg_0 : in STD_LOGIC_VECTOR ( 63 downto 0 );
    round_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    out_inf_trigger_reg_0 : in STD_LOGIC;
    exponent_final : in STD_LOGIC_VECTOR ( 0 to 0 );
    inexact_trigger_reg_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    divide_reg_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    D : in STD_LOGIC_VECTOR ( 62 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of fpu_design_fpu_double_0_0_fpu_exceptions : entity is "fpu_exceptions";
end fpu_design_fpu_double_0_0_fpu_exceptions;

architecture STRUCTURE of fpu_design_fpu_double_0_0_fpu_exceptions is
  signal NaN_input : STD_LOGIC;
  signal NaN_input0 : STD_LOGIC;
  signal NaN_out_trigger : STD_LOGIC;
  signal NaN_out_trigger0 : STD_LOGIC;
  signal NaN_output : STD_LOGIC;
  signal \NaN_output[0]_i_1_n_0\ : STD_LOGIC;
  signal \NaN_output[10]_i_1_n_0\ : STD_LOGIC;
  signal \NaN_output[11]_i_1_n_0\ : STD_LOGIC;
  signal \NaN_output[12]_i_1_n_0\ : STD_LOGIC;
  signal \NaN_output[13]_i_1_n_0\ : STD_LOGIC;
  signal \NaN_output[14]_i_1_n_0\ : STD_LOGIC;
  signal \NaN_output[15]_i_1_n_0\ : STD_LOGIC;
  signal \NaN_output[16]_i_1_n_0\ : STD_LOGIC;
  signal \NaN_output[17]_i_1_n_0\ : STD_LOGIC;
  signal \NaN_output[18]_i_1_n_0\ : STD_LOGIC;
  signal \NaN_output[19]_i_1_n_0\ : STD_LOGIC;
  signal \NaN_output[1]_i_1_n_0\ : STD_LOGIC;
  signal \NaN_output[20]_i_1_n_0\ : STD_LOGIC;
  signal \NaN_output[21]_i_1_n_0\ : STD_LOGIC;
  signal \NaN_output[22]_i_1_n_0\ : STD_LOGIC;
  signal \NaN_output[23]_i_1_n_0\ : STD_LOGIC;
  signal \NaN_output[24]_i_1_n_0\ : STD_LOGIC;
  signal \NaN_output[25]_i_1_n_0\ : STD_LOGIC;
  signal \NaN_output[26]_i_1_n_0\ : STD_LOGIC;
  signal \NaN_output[27]_i_1_n_0\ : STD_LOGIC;
  signal \NaN_output[28]_i_1_n_0\ : STD_LOGIC;
  signal \NaN_output[29]_i_1_n_0\ : STD_LOGIC;
  signal \NaN_output[2]_i_1_n_0\ : STD_LOGIC;
  signal \NaN_output[30]_i_1_n_0\ : STD_LOGIC;
  signal \NaN_output[31]_i_1_n_0\ : STD_LOGIC;
  signal \NaN_output[32]_i_1_n_0\ : STD_LOGIC;
  signal \NaN_output[33]_i_1_n_0\ : STD_LOGIC;
  signal \NaN_output[34]_i_1_n_0\ : STD_LOGIC;
  signal \NaN_output[35]_i_1_n_0\ : STD_LOGIC;
  signal \NaN_output[36]_i_1_n_0\ : STD_LOGIC;
  signal \NaN_output[37]_i_1_n_0\ : STD_LOGIC;
  signal \NaN_output[38]_i_1_n_0\ : STD_LOGIC;
  signal \NaN_output[39]_i_1_n_0\ : STD_LOGIC;
  signal \NaN_output[3]_i_1_n_0\ : STD_LOGIC;
  signal \NaN_output[40]_i_1_n_0\ : STD_LOGIC;
  signal \NaN_output[41]_i_1_n_0\ : STD_LOGIC;
  signal \NaN_output[42]_i_1_n_0\ : STD_LOGIC;
  signal \NaN_output[43]_i_1_n_0\ : STD_LOGIC;
  signal \NaN_output[44]_i_1_n_0\ : STD_LOGIC;
  signal \NaN_output[45]_i_1_n_0\ : STD_LOGIC;
  signal \NaN_output[46]_i_1_n_0\ : STD_LOGIC;
  signal \NaN_output[47]_i_1_n_0\ : STD_LOGIC;
  signal \NaN_output[48]_i_1_n_0\ : STD_LOGIC;
  signal \NaN_output[49]_i_1_n_0\ : STD_LOGIC;
  signal \NaN_output[4]_i_1_n_0\ : STD_LOGIC;
  signal \NaN_output[50]_i_1_n_0\ : STD_LOGIC;
  signal \NaN_output[51]_i_1_n_0\ : STD_LOGIC;
  signal \NaN_output[5]_i_1_n_0\ : STD_LOGIC;
  signal \NaN_output[62]_i_1_n_0\ : STD_LOGIC;
  signal \NaN_output[6]_i_1_n_0\ : STD_LOGIC;
  signal \NaN_output[7]_i_1_n_0\ : STD_LOGIC;
  signal \NaN_output[8]_i_1_n_0\ : STD_LOGIC;
  signal \NaN_output[9]_i_1_n_0\ : STD_LOGIC;
  signal NaN_output_0 : STD_LOGIC_VECTOR ( 62 downto 0 );
  signal \NaN_output_0[0]_i_1_n_0\ : STD_LOGIC;
  signal \NaN_output_0[10]_i_1_n_0\ : STD_LOGIC;
  signal \NaN_output_0[11]_i_1_n_0\ : STD_LOGIC;
  signal \NaN_output_0[12]_i_1_n_0\ : STD_LOGIC;
  signal \NaN_output_0[13]_i_1_n_0\ : STD_LOGIC;
  signal \NaN_output_0[14]_i_1_n_0\ : STD_LOGIC;
  signal \NaN_output_0[15]_i_1_n_0\ : STD_LOGIC;
  signal \NaN_output_0[16]_i_1_n_0\ : STD_LOGIC;
  signal \NaN_output_0[17]_i_1_n_0\ : STD_LOGIC;
  signal \NaN_output_0[18]_i_1_n_0\ : STD_LOGIC;
  signal \NaN_output_0[19]_i_1_n_0\ : STD_LOGIC;
  signal \NaN_output_0[1]_i_1_n_0\ : STD_LOGIC;
  signal \NaN_output_0[20]_i_1_n_0\ : STD_LOGIC;
  signal \NaN_output_0[21]_i_1_n_0\ : STD_LOGIC;
  signal \NaN_output_0[22]_i_1_n_0\ : STD_LOGIC;
  signal \NaN_output_0[23]_i_1_n_0\ : STD_LOGIC;
  signal \NaN_output_0[24]_i_1_n_0\ : STD_LOGIC;
  signal \NaN_output_0[25]_i_1_n_0\ : STD_LOGIC;
  signal \NaN_output_0[26]_i_1_n_0\ : STD_LOGIC;
  signal \NaN_output_0[27]_i_1_n_0\ : STD_LOGIC;
  signal \NaN_output_0[28]_i_1_n_0\ : STD_LOGIC;
  signal \NaN_output_0[29]_i_1_n_0\ : STD_LOGIC;
  signal \NaN_output_0[2]_i_1_n_0\ : STD_LOGIC;
  signal \NaN_output_0[30]_i_1_n_0\ : STD_LOGIC;
  signal \NaN_output_0[31]_i_1_n_0\ : STD_LOGIC;
  signal \NaN_output_0[32]_i_1_n_0\ : STD_LOGIC;
  signal \NaN_output_0[33]_i_1_n_0\ : STD_LOGIC;
  signal \NaN_output_0[34]_i_1_n_0\ : STD_LOGIC;
  signal \NaN_output_0[35]_i_1_n_0\ : STD_LOGIC;
  signal \NaN_output_0[36]_i_1_n_0\ : STD_LOGIC;
  signal \NaN_output_0[37]_i_1_n_0\ : STD_LOGIC;
  signal \NaN_output_0[38]_i_1_n_0\ : STD_LOGIC;
  signal \NaN_output_0[39]_i_1_n_0\ : STD_LOGIC;
  signal \NaN_output_0[3]_i_1_n_0\ : STD_LOGIC;
  signal \NaN_output_0[40]_i_1_n_0\ : STD_LOGIC;
  signal \NaN_output_0[41]_i_1_n_0\ : STD_LOGIC;
  signal \NaN_output_0[42]_i_1_n_0\ : STD_LOGIC;
  signal \NaN_output_0[43]_i_1_n_0\ : STD_LOGIC;
  signal \NaN_output_0[44]_i_1_n_0\ : STD_LOGIC;
  signal \NaN_output_0[45]_i_1_n_0\ : STD_LOGIC;
  signal \NaN_output_0[46]_i_1_n_0\ : STD_LOGIC;
  signal \NaN_output_0[47]_i_1_n_0\ : STD_LOGIC;
  signal \NaN_output_0[48]_i_1_n_0\ : STD_LOGIC;
  signal \NaN_output_0[49]_i_1_n_0\ : STD_LOGIC;
  signal \NaN_output_0[4]_i_1_n_0\ : STD_LOGIC;
  signal \NaN_output_0[50]_i_1_n_0\ : STD_LOGIC;
  signal \NaN_output_0[5]_i_1_n_0\ : STD_LOGIC;
  signal \NaN_output_0[62]_i_2_n_0\ : STD_LOGIC;
  signal \NaN_output_0[6]_i_1_n_0\ : STD_LOGIC;
  signal \NaN_output_0[7]_i_1_n_0\ : STD_LOGIC;
  signal \NaN_output_0[8]_i_1_n_0\ : STD_LOGIC;
  signal \NaN_output_0[9]_i_1_n_0\ : STD_LOGIC;
  signal \NaN_output_reg_n_0_[0]\ : STD_LOGIC;
  signal \NaN_output_reg_n_0_[10]\ : STD_LOGIC;
  signal \NaN_output_reg_n_0_[11]\ : STD_LOGIC;
  signal \NaN_output_reg_n_0_[12]\ : STD_LOGIC;
  signal \NaN_output_reg_n_0_[13]\ : STD_LOGIC;
  signal \NaN_output_reg_n_0_[14]\ : STD_LOGIC;
  signal \NaN_output_reg_n_0_[15]\ : STD_LOGIC;
  signal \NaN_output_reg_n_0_[16]\ : STD_LOGIC;
  signal \NaN_output_reg_n_0_[17]\ : STD_LOGIC;
  signal \NaN_output_reg_n_0_[18]\ : STD_LOGIC;
  signal \NaN_output_reg_n_0_[19]\ : STD_LOGIC;
  signal \NaN_output_reg_n_0_[1]\ : STD_LOGIC;
  signal \NaN_output_reg_n_0_[20]\ : STD_LOGIC;
  signal \NaN_output_reg_n_0_[21]\ : STD_LOGIC;
  signal \NaN_output_reg_n_0_[22]\ : STD_LOGIC;
  signal \NaN_output_reg_n_0_[23]\ : STD_LOGIC;
  signal \NaN_output_reg_n_0_[24]\ : STD_LOGIC;
  signal \NaN_output_reg_n_0_[25]\ : STD_LOGIC;
  signal \NaN_output_reg_n_0_[26]\ : STD_LOGIC;
  signal \NaN_output_reg_n_0_[27]\ : STD_LOGIC;
  signal \NaN_output_reg_n_0_[28]\ : STD_LOGIC;
  signal \NaN_output_reg_n_0_[29]\ : STD_LOGIC;
  signal \NaN_output_reg_n_0_[2]\ : STD_LOGIC;
  signal \NaN_output_reg_n_0_[30]\ : STD_LOGIC;
  signal \NaN_output_reg_n_0_[31]\ : STD_LOGIC;
  signal \NaN_output_reg_n_0_[32]\ : STD_LOGIC;
  signal \NaN_output_reg_n_0_[33]\ : STD_LOGIC;
  signal \NaN_output_reg_n_0_[34]\ : STD_LOGIC;
  signal \NaN_output_reg_n_0_[35]\ : STD_LOGIC;
  signal \NaN_output_reg_n_0_[36]\ : STD_LOGIC;
  signal \NaN_output_reg_n_0_[37]\ : STD_LOGIC;
  signal \NaN_output_reg_n_0_[38]\ : STD_LOGIC;
  signal \NaN_output_reg_n_0_[39]\ : STD_LOGIC;
  signal \NaN_output_reg_n_0_[3]\ : STD_LOGIC;
  signal \NaN_output_reg_n_0_[40]\ : STD_LOGIC;
  signal \NaN_output_reg_n_0_[41]\ : STD_LOGIC;
  signal \NaN_output_reg_n_0_[42]\ : STD_LOGIC;
  signal \NaN_output_reg_n_0_[43]\ : STD_LOGIC;
  signal \NaN_output_reg_n_0_[44]\ : STD_LOGIC;
  signal \NaN_output_reg_n_0_[45]\ : STD_LOGIC;
  signal \NaN_output_reg_n_0_[46]\ : STD_LOGIC;
  signal \NaN_output_reg_n_0_[47]\ : STD_LOGIC;
  signal \NaN_output_reg_n_0_[48]\ : STD_LOGIC;
  signal \NaN_output_reg_n_0_[49]\ : STD_LOGIC;
  signal \NaN_output_reg_n_0_[4]\ : STD_LOGIC;
  signal \NaN_output_reg_n_0_[50]\ : STD_LOGIC;
  signal \NaN_output_reg_n_0_[51]\ : STD_LOGIC;
  signal \NaN_output_reg_n_0_[5]\ : STD_LOGIC;
  signal \NaN_output_reg_n_0_[62]\ : STD_LOGIC;
  signal \NaN_output_reg_n_0_[6]\ : STD_LOGIC;
  signal \NaN_output_reg_n_0_[7]\ : STD_LOGIC;
  signal \NaN_output_reg_n_0_[8]\ : STD_LOGIC;
  signal \NaN_output_reg_n_0_[9]\ : STD_LOGIC;
  signal SNaN_input : STD_LOGIC;
  signal SNaN_input0 : STD_LOGIC;
  signal SNaN_trigger : STD_LOGIC;
  signal SNaN_trigger0 : STD_LOGIC;
  signal a_NaN : STD_LOGIC;
  signal a_NaN0 : STD_LOGIC;
  signal add : STD_LOGIC;
  signal add_inf : STD_LOGIC;
  signal add_inf0 : STD_LOGIC;
  signal addsub_inf : STD_LOGIC;
  signal addsub_inf0 : STD_LOGIC;
  signal addsub_inf_invalid : STD_LOGIC;
  signal addsub_inf_invalid0 : STD_LOGIC;
  signal div_0_by_0 : STD_LOGIC;
  signal div_0_by_00 : STD_LOGIC;
  signal div_by_0 : STD_LOGIC;
  signal div_by_00 : STD_LOGIC;
  signal div_by_inf : STD_LOGIC;
  signal div_by_inf0 : STD_LOGIC;
  signal div_inf : STD_LOGIC;
  signal div_inf0 : STD_LOGIC;
  signal div_inf_by_inf : STD_LOGIC;
  signal div_inf_by_inf0 : STD_LOGIC;
  signal div_uf : STD_LOGIC;
  signal div_uf0 : STD_LOGIC;
  signal divide : STD_LOGIC;
  signal eqOp : STD_LOGIC;
  signal eqOp2_in : STD_LOGIC;
  signal eqOp4_in : STD_LOGIC;
  signal eqOp5_in : STD_LOGIC;
  signal except_trigger : STD_LOGIC;
  signal except_trigger0 : STD_LOGIC;
  signal \i_fpu_round/eqOp\ : STD_LOGIC;
  signal in_et_zero : STD_LOGIC;
  signal inexact_trigger : STD_LOGIC;
  signal inexact_trigger0 : STD_LOGIC;
  signal \inf_round_down_reg_n_0_[62]\ : STD_LOGIC;
  signal inf_round_down_trigger0 : STD_LOGIC;
  signal invalid_trigger : STD_LOGIC;
  signal invalid_trigger0 : STD_LOGIC;
  signal mul_0_by_inf : STD_LOGIC;
  signal mul_0_by_inf0 : STD_LOGIC;
  signal mul_inf : STD_LOGIC;
  signal mul_inf0 : STD_LOGIC;
  signal mul_uf : STD_LOGIC;
  signal mul_uf0 : STD_LOGIC;
  signal multiply : STD_LOGIC;
  signal opa_QNaN : STD_LOGIC;
  signal opa_QNaN0 : STD_LOGIC;
  signal opa_QNaN_i_2_n_0 : STD_LOGIC;
  signal opa_QNaN_i_3_n_0 : STD_LOGIC;
  signal opa_QNaN_i_4_n_0 : STD_LOGIC;
  signal opa_SNaN : STD_LOGIC;
  signal opa_SNaN0 : STD_LOGIC;
  signal opa_SNaN_i_10_n_0 : STD_LOGIC;
  signal opa_SNaN_i_11_n_0 : STD_LOGIC;
  signal opa_SNaN_i_12_n_0 : STD_LOGIC;
  signal opa_SNaN_i_13_n_0 : STD_LOGIC;
  signal opa_SNaN_i_14_n_0 : STD_LOGIC;
  signal opa_SNaN_i_2_n_0 : STD_LOGIC;
  signal opa_SNaN_i_3_n_0 : STD_LOGIC;
  signal opa_SNaN_i_4_n_0 : STD_LOGIC;
  signal opa_SNaN_i_5_n_0 : STD_LOGIC;
  signal opa_SNaN_i_6_n_0 : STD_LOGIC;
  signal opa_SNaN_i_7_n_0 : STD_LOGIC;
  signal opa_SNaN_i_8_n_0 : STD_LOGIC;
  signal opa_SNaN_i_9_n_0 : STD_LOGIC;
  signal opa_et_zero : STD_LOGIC;
  signal opa_et_zero_i_1_n_0 : STD_LOGIC;
  signal opa_inf : STD_LOGIC;
  signal opa_neg_inf : STD_LOGIC;
  signal opa_neg_inf0 : STD_LOGIC;
  signal opa_pos_inf : STD_LOGIC;
  signal opa_pos_inf0 : STD_LOGIC;
  signal \^opa_reg_reg[53]\ : STD_LOGIC;
  signal \^opa_reg_reg[59]\ : STD_LOGIC;
  signal opb_QNaN : STD_LOGIC;
  signal opb_QNaN0 : STD_LOGIC;
  signal opb_QNaN_i_2_n_0 : STD_LOGIC;
  signal opb_QNaN_i_3_n_0 : STD_LOGIC;
  signal opb_QNaN_i_4_n_0 : STD_LOGIC;
  signal opb_SNaN : STD_LOGIC;
  signal opb_SNaN0 : STD_LOGIC;
  signal opb_SNaN_i_10_n_0 : STD_LOGIC;
  signal opb_SNaN_i_11_n_0 : STD_LOGIC;
  signal opb_SNaN_i_12_n_0 : STD_LOGIC;
  signal opb_SNaN_i_13_n_0 : STD_LOGIC;
  signal opb_SNaN_i_14_n_0 : STD_LOGIC;
  signal opb_SNaN_i_2_n_0 : STD_LOGIC;
  signal opb_SNaN_i_3_n_0 : STD_LOGIC;
  signal opb_SNaN_i_4_n_0 : STD_LOGIC;
  signal opb_SNaN_i_5_n_0 : STD_LOGIC;
  signal opb_SNaN_i_6_n_0 : STD_LOGIC;
  signal opb_SNaN_i_7_n_0 : STD_LOGIC;
  signal opb_SNaN_i_8_n_0 : STD_LOGIC;
  signal opb_SNaN_i_9_n_0 : STD_LOGIC;
  signal opb_et_zero : STD_LOGIC;
  signal opb_inf : STD_LOGIC;
  signal opb_neg_inf : STD_LOGIC;
  signal opb_neg_inf0 : STD_LOGIC;
  signal opb_pos_inf : STD_LOGIC;
  signal opb_pos_inf0 : STD_LOGIC;
  signal \^opb_reg_reg[53]\ : STD_LOGIC;
  signal \^opb_reg_reg[59]\ : STD_LOGIC;
  signal out_0 : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \out_0[62]_i_1_n_0\ : STD_LOGIC;
  signal out_1 : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \out_1[0]_i_1_n_0\ : STD_LOGIC;
  signal \out_1[10]_i_1_n_0\ : STD_LOGIC;
  signal \out_1[11]_i_1_n_0\ : STD_LOGIC;
  signal \out_1[12]_i_1_n_0\ : STD_LOGIC;
  signal \out_1[13]_i_1_n_0\ : STD_LOGIC;
  signal \out_1[14]_i_1_n_0\ : STD_LOGIC;
  signal \out_1[15]_i_1_n_0\ : STD_LOGIC;
  signal \out_1[16]_i_1_n_0\ : STD_LOGIC;
  signal \out_1[17]_i_1_n_0\ : STD_LOGIC;
  signal \out_1[18]_i_1_n_0\ : STD_LOGIC;
  signal \out_1[19]_i_1_n_0\ : STD_LOGIC;
  signal \out_1[1]_i_1_n_0\ : STD_LOGIC;
  signal \out_1[20]_i_1_n_0\ : STD_LOGIC;
  signal \out_1[21]_i_1_n_0\ : STD_LOGIC;
  signal \out_1[22]_i_1_n_0\ : STD_LOGIC;
  signal \out_1[23]_i_1_n_0\ : STD_LOGIC;
  signal \out_1[24]_i_1_n_0\ : STD_LOGIC;
  signal \out_1[25]_i_1_n_0\ : STD_LOGIC;
  signal \out_1[26]_i_1_n_0\ : STD_LOGIC;
  signal \out_1[27]_i_1_n_0\ : STD_LOGIC;
  signal \out_1[28]_i_1_n_0\ : STD_LOGIC;
  signal \out_1[29]_i_1_n_0\ : STD_LOGIC;
  signal \out_1[2]_i_1_n_0\ : STD_LOGIC;
  signal \out_1[30]_i_1_n_0\ : STD_LOGIC;
  signal \out_1[31]_i_1_n_0\ : STD_LOGIC;
  signal \out_1[32]_i_1_n_0\ : STD_LOGIC;
  signal \out_1[33]_i_1_n_0\ : STD_LOGIC;
  signal \out_1[34]_i_1_n_0\ : STD_LOGIC;
  signal \out_1[35]_i_1_n_0\ : STD_LOGIC;
  signal \out_1[36]_i_1_n_0\ : STD_LOGIC;
  signal \out_1[37]_i_1_n_0\ : STD_LOGIC;
  signal \out_1[38]_i_1_n_0\ : STD_LOGIC;
  signal \out_1[39]_i_1_n_0\ : STD_LOGIC;
  signal \out_1[3]_i_1_n_0\ : STD_LOGIC;
  signal \out_1[40]_i_1_n_0\ : STD_LOGIC;
  signal \out_1[41]_i_1_n_0\ : STD_LOGIC;
  signal \out_1[42]_i_1_n_0\ : STD_LOGIC;
  signal \out_1[43]_i_1_n_0\ : STD_LOGIC;
  signal \out_1[44]_i_1_n_0\ : STD_LOGIC;
  signal \out_1[45]_i_1_n_0\ : STD_LOGIC;
  signal \out_1[46]_i_1_n_0\ : STD_LOGIC;
  signal \out_1[47]_i_1_n_0\ : STD_LOGIC;
  signal \out_1[48]_i_1_n_0\ : STD_LOGIC;
  signal \out_1[49]_i_1_n_0\ : STD_LOGIC;
  signal \out_1[4]_i_1_n_0\ : STD_LOGIC;
  signal \out_1[50]_i_1_n_0\ : STD_LOGIC;
  signal \out_1[51]_i_1_n_0\ : STD_LOGIC;
  signal \out_1[52]_i_1_n_0\ : STD_LOGIC;
  signal \out_1[53]_i_1_n_0\ : STD_LOGIC;
  signal \out_1[54]_i_1_n_0\ : STD_LOGIC;
  signal \out_1[55]_i_1_n_0\ : STD_LOGIC;
  signal \out_1[56]_i_1_n_0\ : STD_LOGIC;
  signal \out_1[57]_i_1_n_0\ : STD_LOGIC;
  signal \out_1[58]_i_1_n_0\ : STD_LOGIC;
  signal \out_1[59]_i_1_n_0\ : STD_LOGIC;
  signal \out_1[5]_i_1_n_0\ : STD_LOGIC;
  signal \out_1[60]_i_1_n_0\ : STD_LOGIC;
  signal \out_1[61]_i_1_n_0\ : STD_LOGIC;
  signal \out_1[62]_i_1_n_0\ : STD_LOGIC;
  signal \out_1[63]_i_1_n_0\ : STD_LOGIC;
  signal \out_1[6]_i_1_n_0\ : STD_LOGIC;
  signal \out_1[7]_i_1_n_0\ : STD_LOGIC;
  signal \out_1[8]_i_1_n_0\ : STD_LOGIC;
  signal \out_1[9]_i_1_n_0\ : STD_LOGIC;
  signal out_2 : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \out_2[0]_i_1_n_0\ : STD_LOGIC;
  signal \out_2[10]_i_1_n_0\ : STD_LOGIC;
  signal \out_2[11]_i_1_n_0\ : STD_LOGIC;
  signal \out_2[12]_i_1_n_0\ : STD_LOGIC;
  signal \out_2[13]_i_1_n_0\ : STD_LOGIC;
  signal \out_2[14]_i_1_n_0\ : STD_LOGIC;
  signal \out_2[15]_i_1_n_0\ : STD_LOGIC;
  signal \out_2[16]_i_1_n_0\ : STD_LOGIC;
  signal \out_2[17]_i_1_n_0\ : STD_LOGIC;
  signal \out_2[18]_i_1_n_0\ : STD_LOGIC;
  signal \out_2[19]_i_1_n_0\ : STD_LOGIC;
  signal \out_2[1]_i_1_n_0\ : STD_LOGIC;
  signal \out_2[20]_i_1_n_0\ : STD_LOGIC;
  signal \out_2[21]_i_1_n_0\ : STD_LOGIC;
  signal \out_2[22]_i_1_n_0\ : STD_LOGIC;
  signal \out_2[23]_i_1_n_0\ : STD_LOGIC;
  signal \out_2[24]_i_1_n_0\ : STD_LOGIC;
  signal \out_2[25]_i_1_n_0\ : STD_LOGIC;
  signal \out_2[26]_i_1_n_0\ : STD_LOGIC;
  signal \out_2[27]_i_1_n_0\ : STD_LOGIC;
  signal \out_2[28]_i_1_n_0\ : STD_LOGIC;
  signal \out_2[29]_i_1_n_0\ : STD_LOGIC;
  signal \out_2[2]_i_1_n_0\ : STD_LOGIC;
  signal \out_2[30]_i_1_n_0\ : STD_LOGIC;
  signal \out_2[31]_i_1_n_0\ : STD_LOGIC;
  signal \out_2[32]_i_1_n_0\ : STD_LOGIC;
  signal \out_2[33]_i_1_n_0\ : STD_LOGIC;
  signal \out_2[34]_i_1_n_0\ : STD_LOGIC;
  signal \out_2[35]_i_1_n_0\ : STD_LOGIC;
  signal \out_2[36]_i_1_n_0\ : STD_LOGIC;
  signal \out_2[37]_i_1_n_0\ : STD_LOGIC;
  signal \out_2[38]_i_1_n_0\ : STD_LOGIC;
  signal \out_2[39]_i_1_n_0\ : STD_LOGIC;
  signal \out_2[3]_i_1_n_0\ : STD_LOGIC;
  signal \out_2[40]_i_1_n_0\ : STD_LOGIC;
  signal \out_2[41]_i_1_n_0\ : STD_LOGIC;
  signal \out_2[42]_i_1_n_0\ : STD_LOGIC;
  signal \out_2[43]_i_1_n_0\ : STD_LOGIC;
  signal \out_2[44]_i_1_n_0\ : STD_LOGIC;
  signal \out_2[45]_i_1_n_0\ : STD_LOGIC;
  signal \out_2[46]_i_1_n_0\ : STD_LOGIC;
  signal \out_2[47]_i_1_n_0\ : STD_LOGIC;
  signal \out_2[48]_i_1_n_0\ : STD_LOGIC;
  signal \out_2[49]_i_1_n_0\ : STD_LOGIC;
  signal \out_2[4]_i_1_n_0\ : STD_LOGIC;
  signal \out_2[50]_i_1_n_0\ : STD_LOGIC;
  signal \out_2[51]_i_1_n_0\ : STD_LOGIC;
  signal \out_2[52]_i_1_n_0\ : STD_LOGIC;
  signal \out_2[53]_i_1_n_0\ : STD_LOGIC;
  signal \out_2[54]_i_1_n_0\ : STD_LOGIC;
  signal \out_2[55]_i_1_n_0\ : STD_LOGIC;
  signal \out_2[56]_i_1_n_0\ : STD_LOGIC;
  signal \out_2[57]_i_1_n_0\ : STD_LOGIC;
  signal \out_2[58]_i_1_n_0\ : STD_LOGIC;
  signal \out_2[59]_i_1_n_0\ : STD_LOGIC;
  signal \out_2[5]_i_1_n_0\ : STD_LOGIC;
  signal \out_2[60]_i_1_n_0\ : STD_LOGIC;
  signal \out_2[61]_i_1_n_0\ : STD_LOGIC;
  signal \out_2[62]_i_1_n_0\ : STD_LOGIC;
  signal \out_2[63]_i_1_n_0\ : STD_LOGIC;
  signal \out_2[6]_i_1_n_0\ : STD_LOGIC;
  signal \out_2[7]_i_1_n_0\ : STD_LOGIC;
  signal \out_2[8]_i_1_n_0\ : STD_LOGIC;
  signal \out_2[9]_i_1_n_0\ : STD_LOGIC;
  signal \out_inf[51]_i_1_n_0\ : STD_LOGIC;
  signal \out_inf[52]_i_1_n_0\ : STD_LOGIC;
  signal \out_inf[62]_i_1_n_0\ : STD_LOGIC;
  signal \out_inf_reg_n_0_[51]\ : STD_LOGIC;
  signal \out_inf_reg_n_0_[52]\ : STD_LOGIC;
  signal \out_inf_reg_n_0_[62]\ : STD_LOGIC;
  signal out_inf_trigger : STD_LOGIC;
  signal out_inf_trigger0 : STD_LOGIC;
  signal out_neg_inf : STD_LOGIC;
  signal out_neg_inf0 : STD_LOGIC;
  signal out_pos_inf : STD_LOGIC;
  signal out_pos_inf0 : STD_LOGIC;
  signal overflow_trigger : STD_LOGIC;
  signal overflow_trigger_i_1_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \p_0_in__0\ : STD_LOGIC;
  signal p_14_in : STD_LOGIC;
  signal p_17_in : STD_LOGIC;
  signal round_to_neg_inf : STD_LOGIC;
  signal round_to_pos_inf : STD_LOGIC;
  signal round_to_pos_inf_i_1_n_0 : STD_LOGIC;
  signal round_to_zero : STD_LOGIC;
  signal round_to_zero_i_1_n_0 : STD_LOGIC;
  signal sub_inf : STD_LOGIC;
  signal sub_inf0 : STD_LOGIC;
  signal subtract : STD_LOGIC;
  signal \^underflow_trigger\ : STD_LOGIC;
  signal \underflow_trigger0__0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of NaN_input_i_1 : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of NaN_out_trigger_i_1 : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of \NaN_output[0]_i_1\ : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of \NaN_output[1]_i_1\ : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of \NaN_output[2]_i_1\ : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of \NaN_output[50]_i_1\ : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of \NaN_output[51]_i_1\ : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of \NaN_output[62]_i_1\ : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of \NaN_output_0[0]_i_1\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of \NaN_output_0[49]_i_1\ : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of \NaN_output_0[50]_i_1\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of \NaN_output_0[62]_i_2\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of SNaN_input_i_1 : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of add_i_1 : label is "soft_lutpair471";
  attribute SOFT_HLUTNM of add_inf_i_1 : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of div_0_by_0_i_1 : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of div_by_0_i_1 : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of div_by_inf_i_1 : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of div_inf_by_inf_i_1 : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of div_inf_i_1 : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of div_uf_i_1 : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of divide_i_1 : label is "soft_lutpair470";
  attribute SOFT_HLUTNM of except_trigger_i_1 : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of inexact_trigger_i_1 : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of mul_inf_i_1 : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of mul_uf_i_1 : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of multiply_i_1 : label is "soft_lutpair470";
  attribute SOFT_HLUTNM of opa_SNaN_i_1 : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of opa_SNaN_i_11 : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of opa_inf_i_1 : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of opb_SNaN_i_1 : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of opb_SNaN_i_11 : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of opb_inf_i_1 : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \out_1[0]_i_1\ : label is "soft_lutpair412";
  attribute SOFT_HLUTNM of \out_1[10]_i_1\ : label is "soft_lutpair417";
  attribute SOFT_HLUTNM of \out_1[11]_i_1\ : label is "soft_lutpair417";
  attribute SOFT_HLUTNM of \out_1[12]_i_1\ : label is "soft_lutpair418";
  attribute SOFT_HLUTNM of \out_1[13]_i_1\ : label is "soft_lutpair418";
  attribute SOFT_HLUTNM of \out_1[14]_i_1\ : label is "soft_lutpair419";
  attribute SOFT_HLUTNM of \out_1[15]_i_1\ : label is "soft_lutpair419";
  attribute SOFT_HLUTNM of \out_1[16]_i_1\ : label is "soft_lutpair420";
  attribute SOFT_HLUTNM of \out_1[17]_i_1\ : label is "soft_lutpair420";
  attribute SOFT_HLUTNM of \out_1[18]_i_1\ : label is "soft_lutpair421";
  attribute SOFT_HLUTNM of \out_1[19]_i_1\ : label is "soft_lutpair421";
  attribute SOFT_HLUTNM of \out_1[1]_i_1\ : label is "soft_lutpair412";
  attribute SOFT_HLUTNM of \out_1[20]_i_1\ : label is "soft_lutpair422";
  attribute SOFT_HLUTNM of \out_1[21]_i_1\ : label is "soft_lutpair422";
  attribute SOFT_HLUTNM of \out_1[22]_i_1\ : label is "soft_lutpair423";
  attribute SOFT_HLUTNM of \out_1[23]_i_1\ : label is "soft_lutpair423";
  attribute SOFT_HLUTNM of \out_1[24]_i_1\ : label is "soft_lutpair424";
  attribute SOFT_HLUTNM of \out_1[25]_i_1\ : label is "soft_lutpair424";
  attribute SOFT_HLUTNM of \out_1[26]_i_1\ : label is "soft_lutpair425";
  attribute SOFT_HLUTNM of \out_1[27]_i_1\ : label is "soft_lutpair425";
  attribute SOFT_HLUTNM of \out_1[28]_i_1\ : label is "soft_lutpair426";
  attribute SOFT_HLUTNM of \out_1[29]_i_1\ : label is "soft_lutpair426";
  attribute SOFT_HLUTNM of \out_1[2]_i_1\ : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of \out_1[30]_i_1\ : label is "soft_lutpair427";
  attribute SOFT_HLUTNM of \out_1[31]_i_1\ : label is "soft_lutpair427";
  attribute SOFT_HLUTNM of \out_1[32]_i_1\ : label is "soft_lutpair428";
  attribute SOFT_HLUTNM of \out_1[33]_i_1\ : label is "soft_lutpair428";
  attribute SOFT_HLUTNM of \out_1[34]_i_1\ : label is "soft_lutpair429";
  attribute SOFT_HLUTNM of \out_1[35]_i_1\ : label is "soft_lutpair429";
  attribute SOFT_HLUTNM of \out_1[36]_i_1\ : label is "soft_lutpair430";
  attribute SOFT_HLUTNM of \out_1[37]_i_1\ : label is "soft_lutpair430";
  attribute SOFT_HLUTNM of \out_1[38]_i_1\ : label is "soft_lutpair431";
  attribute SOFT_HLUTNM of \out_1[39]_i_1\ : label is "soft_lutpair431";
  attribute SOFT_HLUTNM of \out_1[3]_i_1\ : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of \out_1[40]_i_1\ : label is "soft_lutpair432";
  attribute SOFT_HLUTNM of \out_1[41]_i_1\ : label is "soft_lutpair432";
  attribute SOFT_HLUTNM of \out_1[42]_i_1\ : label is "soft_lutpair433";
  attribute SOFT_HLUTNM of \out_1[43]_i_1\ : label is "soft_lutpair433";
  attribute SOFT_HLUTNM of \out_1[44]_i_1\ : label is "soft_lutpair434";
  attribute SOFT_HLUTNM of \out_1[45]_i_1\ : label is "soft_lutpair434";
  attribute SOFT_HLUTNM of \out_1[46]_i_1\ : label is "soft_lutpair435";
  attribute SOFT_HLUTNM of \out_1[47]_i_1\ : label is "soft_lutpair435";
  attribute SOFT_HLUTNM of \out_1[48]_i_1\ : label is "soft_lutpair436";
  attribute SOFT_HLUTNM of \out_1[49]_i_1\ : label is "soft_lutpair436";
  attribute SOFT_HLUTNM of \out_1[4]_i_1\ : label is "soft_lutpair414";
  attribute SOFT_HLUTNM of \out_1[50]_i_1\ : label is "soft_lutpair437";
  attribute SOFT_HLUTNM of \out_1[51]_i_1\ : label is "soft_lutpair437";
  attribute SOFT_HLUTNM of \out_1[52]_i_1\ : label is "soft_lutpair411";
  attribute SOFT_HLUTNM of \out_1[53]_i_1\ : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of \out_1[54]_i_1\ : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of \out_1[55]_i_1\ : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of \out_1[56]_i_1\ : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of \out_1[57]_i_1\ : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of \out_1[58]_i_1\ : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of \out_1[59]_i_1\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \out_1[5]_i_1\ : label is "soft_lutpair414";
  attribute SOFT_HLUTNM of \out_1[60]_i_1\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \out_1[61]_i_1\ : label is "soft_lutpair410";
  attribute SOFT_HLUTNM of \out_1[62]_i_1\ : label is "soft_lutpair410";
  attribute SOFT_HLUTNM of \out_1[63]_i_1\ : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of \out_1[6]_i_1\ : label is "soft_lutpair415";
  attribute SOFT_HLUTNM of \out_1[7]_i_1\ : label is "soft_lutpair415";
  attribute SOFT_HLUTNM of \out_1[8]_i_1\ : label is "soft_lutpair416";
  attribute SOFT_HLUTNM of \out_1[9]_i_1\ : label is "soft_lutpair416";
  attribute SOFT_HLUTNM of \out_2[0]_i_1\ : label is "soft_lutpair469";
  attribute SOFT_HLUTNM of \out_2[10]_i_1\ : label is "soft_lutpair464";
  attribute SOFT_HLUTNM of \out_2[11]_i_1\ : label is "soft_lutpair464";
  attribute SOFT_HLUTNM of \out_2[12]_i_1\ : label is "soft_lutpair463";
  attribute SOFT_HLUTNM of \out_2[13]_i_1\ : label is "soft_lutpair463";
  attribute SOFT_HLUTNM of \out_2[14]_i_1\ : label is "soft_lutpair462";
  attribute SOFT_HLUTNM of \out_2[15]_i_1\ : label is "soft_lutpair462";
  attribute SOFT_HLUTNM of \out_2[16]_i_1\ : label is "soft_lutpair461";
  attribute SOFT_HLUTNM of \out_2[17]_i_1\ : label is "soft_lutpair461";
  attribute SOFT_HLUTNM of \out_2[18]_i_1\ : label is "soft_lutpair460";
  attribute SOFT_HLUTNM of \out_2[19]_i_1\ : label is "soft_lutpair460";
  attribute SOFT_HLUTNM of \out_2[1]_i_1\ : label is "soft_lutpair469";
  attribute SOFT_HLUTNM of \out_2[20]_i_1\ : label is "soft_lutpair459";
  attribute SOFT_HLUTNM of \out_2[21]_i_1\ : label is "soft_lutpair459";
  attribute SOFT_HLUTNM of \out_2[22]_i_1\ : label is "soft_lutpair458";
  attribute SOFT_HLUTNM of \out_2[23]_i_1\ : label is "soft_lutpair458";
  attribute SOFT_HLUTNM of \out_2[24]_i_1\ : label is "soft_lutpair457";
  attribute SOFT_HLUTNM of \out_2[25]_i_1\ : label is "soft_lutpair457";
  attribute SOFT_HLUTNM of \out_2[26]_i_1\ : label is "soft_lutpair456";
  attribute SOFT_HLUTNM of \out_2[27]_i_1\ : label is "soft_lutpair456";
  attribute SOFT_HLUTNM of \out_2[28]_i_1\ : label is "soft_lutpair455";
  attribute SOFT_HLUTNM of \out_2[29]_i_1\ : label is "soft_lutpair455";
  attribute SOFT_HLUTNM of \out_2[2]_i_1\ : label is "soft_lutpair468";
  attribute SOFT_HLUTNM of \out_2[30]_i_1\ : label is "soft_lutpair454";
  attribute SOFT_HLUTNM of \out_2[31]_i_1\ : label is "soft_lutpair454";
  attribute SOFT_HLUTNM of \out_2[32]_i_1\ : label is "soft_lutpair453";
  attribute SOFT_HLUTNM of \out_2[33]_i_1\ : label is "soft_lutpair453";
  attribute SOFT_HLUTNM of \out_2[34]_i_1\ : label is "soft_lutpair452";
  attribute SOFT_HLUTNM of \out_2[35]_i_1\ : label is "soft_lutpair452";
  attribute SOFT_HLUTNM of \out_2[36]_i_1\ : label is "soft_lutpair451";
  attribute SOFT_HLUTNM of \out_2[37]_i_1\ : label is "soft_lutpair451";
  attribute SOFT_HLUTNM of \out_2[38]_i_1\ : label is "soft_lutpair450";
  attribute SOFT_HLUTNM of \out_2[39]_i_1\ : label is "soft_lutpair450";
  attribute SOFT_HLUTNM of \out_2[3]_i_1\ : label is "soft_lutpair468";
  attribute SOFT_HLUTNM of \out_2[40]_i_1\ : label is "soft_lutpair449";
  attribute SOFT_HLUTNM of \out_2[41]_i_1\ : label is "soft_lutpair449";
  attribute SOFT_HLUTNM of \out_2[42]_i_1\ : label is "soft_lutpair448";
  attribute SOFT_HLUTNM of \out_2[43]_i_1\ : label is "soft_lutpair448";
  attribute SOFT_HLUTNM of \out_2[44]_i_1\ : label is "soft_lutpair447";
  attribute SOFT_HLUTNM of \out_2[45]_i_1\ : label is "soft_lutpair447";
  attribute SOFT_HLUTNM of \out_2[46]_i_1\ : label is "soft_lutpair446";
  attribute SOFT_HLUTNM of \out_2[47]_i_1\ : label is "soft_lutpair446";
  attribute SOFT_HLUTNM of \out_2[48]_i_1\ : label is "soft_lutpair445";
  attribute SOFT_HLUTNM of \out_2[49]_i_1\ : label is "soft_lutpair445";
  attribute SOFT_HLUTNM of \out_2[4]_i_1\ : label is "soft_lutpair467";
  attribute SOFT_HLUTNM of \out_2[50]_i_1\ : label is "soft_lutpair444";
  attribute SOFT_HLUTNM of \out_2[51]_i_1\ : label is "soft_lutpair444";
  attribute SOFT_HLUTNM of \out_2[52]_i_1\ : label is "soft_lutpair438";
  attribute SOFT_HLUTNM of \out_2[53]_i_1\ : label is "soft_lutpair439";
  attribute SOFT_HLUTNM of \out_2[54]_i_1\ : label is "soft_lutpair439";
  attribute SOFT_HLUTNM of \out_2[55]_i_1\ : label is "soft_lutpair440";
  attribute SOFT_HLUTNM of \out_2[56]_i_1\ : label is "soft_lutpair440";
  attribute SOFT_HLUTNM of \out_2[57]_i_1\ : label is "soft_lutpair441";
  attribute SOFT_HLUTNM of \out_2[58]_i_1\ : label is "soft_lutpair441";
  attribute SOFT_HLUTNM of \out_2[59]_i_1\ : label is "soft_lutpair442";
  attribute SOFT_HLUTNM of \out_2[5]_i_1\ : label is "soft_lutpair467";
  attribute SOFT_HLUTNM of \out_2[60]_i_1\ : label is "soft_lutpair442";
  attribute SOFT_HLUTNM of \out_2[61]_i_1\ : label is "soft_lutpair443";
  attribute SOFT_HLUTNM of \out_2[62]_i_1\ : label is "soft_lutpair443";
  attribute SOFT_HLUTNM of \out_2[63]_i_1\ : label is "soft_lutpair438";
  attribute SOFT_HLUTNM of \out_2[6]_i_1\ : label is "soft_lutpair466";
  attribute SOFT_HLUTNM of \out_2[7]_i_1\ : label is "soft_lutpair466";
  attribute SOFT_HLUTNM of \out_2[8]_i_1\ : label is "soft_lutpair465";
  attribute SOFT_HLUTNM of \out_2[9]_i_1\ : label is "soft_lutpair465";
  attribute SOFT_HLUTNM of \out_inf[52]_i_1\ : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of \out_inf[62]_i_1\ : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of out_neg_inf_i_1 : label is "soft_lutpair411";
  attribute SOFT_HLUTNM of out_pos_inf_i_1 : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of overflow_trigger_i_1 : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of round_to_neg_inf_i_1 : label is "soft_lutpair472";
  attribute SOFT_HLUTNM of round_to_zero_i_1 : label is "soft_lutpair472";
  attribute SOFT_HLUTNM of sub_inf_i_1 : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of subtract_i_1 : label is "soft_lutpair471";
begin
  \opa_reg_reg[53]\ <= \^opa_reg_reg[53]\;
  \opa_reg_reg[59]\ <= \^opa_reg_reg[59]\;
  \opb_reg_reg[53]\ <= \^opb_reg_reg[53]\;
  \opb_reg_reg[59]\ <= \^opb_reg_reg[59]\;
  underflow_trigger <= \^underflow_trigger\;
NaN_input_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => opa_SNaN,
      I1 => opb_SNaN,
      I2 => opa_QNaN,
      I3 => opb_QNaN,
      O => NaN_input0
    );
NaN_input_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => NaN_input0,
      Q => NaN_input,
      R => rst
    );
NaN_out_trigger_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => invalid_trigger,
      I1 => NaN_input,
      O => NaN_out_trigger0
    );
NaN_out_trigger_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => NaN_out_trigger0,
      Q => NaN_out_trigger,
      R => rst
    );
\NaN_output[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00CA"
    )
        port map (
      I0 => NaN_output_0(0),
      I1 => opa_pos_inf_reg_0(0),
      I2 => SNaN_trigger,
      I3 => rst,
      O => \NaN_output[0]_i_1_n_0\
    );
\NaN_output[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00CA"
    )
        port map (
      I0 => NaN_output_0(10),
      I1 => opa_pos_inf_reg_0(10),
      I2 => SNaN_trigger,
      I3 => rst,
      O => \NaN_output[10]_i_1_n_0\
    );
\NaN_output[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00CA"
    )
        port map (
      I0 => NaN_output_0(11),
      I1 => opa_pos_inf_reg_0(11),
      I2 => SNaN_trigger,
      I3 => rst,
      O => \NaN_output[11]_i_1_n_0\
    );
\NaN_output[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00CA"
    )
        port map (
      I0 => NaN_output_0(12),
      I1 => opa_pos_inf_reg_0(12),
      I2 => SNaN_trigger,
      I3 => rst,
      O => \NaN_output[12]_i_1_n_0\
    );
\NaN_output[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00CA"
    )
        port map (
      I0 => NaN_output_0(13),
      I1 => opa_pos_inf_reg_0(13),
      I2 => SNaN_trigger,
      I3 => rst,
      O => \NaN_output[13]_i_1_n_0\
    );
\NaN_output[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00CA"
    )
        port map (
      I0 => NaN_output_0(14),
      I1 => opa_pos_inf_reg_0(14),
      I2 => SNaN_trigger,
      I3 => rst,
      O => \NaN_output[14]_i_1_n_0\
    );
\NaN_output[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00CA"
    )
        port map (
      I0 => NaN_output_0(15),
      I1 => opa_pos_inf_reg_0(15),
      I2 => SNaN_trigger,
      I3 => rst,
      O => \NaN_output[15]_i_1_n_0\
    );
\NaN_output[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00CA"
    )
        port map (
      I0 => NaN_output_0(16),
      I1 => opa_pos_inf_reg_0(16),
      I2 => SNaN_trigger,
      I3 => rst,
      O => \NaN_output[16]_i_1_n_0\
    );
\NaN_output[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00CA"
    )
        port map (
      I0 => NaN_output_0(17),
      I1 => opa_pos_inf_reg_0(17),
      I2 => SNaN_trigger,
      I3 => rst,
      O => \NaN_output[17]_i_1_n_0\
    );
\NaN_output[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00CA"
    )
        port map (
      I0 => NaN_output_0(18),
      I1 => opa_pos_inf_reg_0(18),
      I2 => SNaN_trigger,
      I3 => rst,
      O => \NaN_output[18]_i_1_n_0\
    );
\NaN_output[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00CA"
    )
        port map (
      I0 => NaN_output_0(19),
      I1 => opa_pos_inf_reg_0(19),
      I2 => SNaN_trigger,
      I3 => rst,
      O => \NaN_output[19]_i_1_n_0\
    );
\NaN_output[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00CA"
    )
        port map (
      I0 => NaN_output_0(1),
      I1 => opa_pos_inf_reg_0(1),
      I2 => SNaN_trigger,
      I3 => rst,
      O => \NaN_output[1]_i_1_n_0\
    );
\NaN_output[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00CA"
    )
        port map (
      I0 => NaN_output_0(20),
      I1 => opa_pos_inf_reg_0(20),
      I2 => SNaN_trigger,
      I3 => rst,
      O => \NaN_output[20]_i_1_n_0\
    );
\NaN_output[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00CA"
    )
        port map (
      I0 => NaN_output_0(21),
      I1 => opa_pos_inf_reg_0(21),
      I2 => SNaN_trigger,
      I3 => rst,
      O => \NaN_output[21]_i_1_n_0\
    );
\NaN_output[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00CA"
    )
        port map (
      I0 => NaN_output_0(22),
      I1 => opa_pos_inf_reg_0(22),
      I2 => SNaN_trigger,
      I3 => rst,
      O => \NaN_output[22]_i_1_n_0\
    );
\NaN_output[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00CA"
    )
        port map (
      I0 => NaN_output_0(23),
      I1 => opa_pos_inf_reg_0(23),
      I2 => SNaN_trigger,
      I3 => rst,
      O => \NaN_output[23]_i_1_n_0\
    );
\NaN_output[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00CA"
    )
        port map (
      I0 => NaN_output_0(24),
      I1 => opa_pos_inf_reg_0(24),
      I2 => SNaN_trigger,
      I3 => rst,
      O => \NaN_output[24]_i_1_n_0\
    );
\NaN_output[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00CA"
    )
        port map (
      I0 => NaN_output_0(25),
      I1 => opa_pos_inf_reg_0(25),
      I2 => SNaN_trigger,
      I3 => rst,
      O => \NaN_output[25]_i_1_n_0\
    );
\NaN_output[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00CA"
    )
        port map (
      I0 => NaN_output_0(26),
      I1 => opa_pos_inf_reg_0(26),
      I2 => SNaN_trigger,
      I3 => rst,
      O => \NaN_output[26]_i_1_n_0\
    );
\NaN_output[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00CA"
    )
        port map (
      I0 => NaN_output_0(27),
      I1 => opa_pos_inf_reg_0(27),
      I2 => SNaN_trigger,
      I3 => rst,
      O => \NaN_output[27]_i_1_n_0\
    );
\NaN_output[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00CA"
    )
        port map (
      I0 => NaN_output_0(28),
      I1 => opa_pos_inf_reg_0(28),
      I2 => SNaN_trigger,
      I3 => rst,
      O => \NaN_output[28]_i_1_n_0\
    );
\NaN_output[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00CA"
    )
        port map (
      I0 => NaN_output_0(29),
      I1 => opa_pos_inf_reg_0(29),
      I2 => SNaN_trigger,
      I3 => rst,
      O => \NaN_output[29]_i_1_n_0\
    );
\NaN_output[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00CA"
    )
        port map (
      I0 => NaN_output_0(2),
      I1 => opa_pos_inf_reg_0(2),
      I2 => SNaN_trigger,
      I3 => rst,
      O => \NaN_output[2]_i_1_n_0\
    );
\NaN_output[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00CA"
    )
        port map (
      I0 => NaN_output_0(30),
      I1 => opa_pos_inf_reg_0(30),
      I2 => SNaN_trigger,
      I3 => rst,
      O => \NaN_output[30]_i_1_n_0\
    );
\NaN_output[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00CA"
    )
        port map (
      I0 => NaN_output_0(31),
      I1 => opa_pos_inf_reg_0(31),
      I2 => SNaN_trigger,
      I3 => rst,
      O => \NaN_output[31]_i_1_n_0\
    );
\NaN_output[32]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00CA"
    )
        port map (
      I0 => NaN_output_0(32),
      I1 => opa_pos_inf_reg_0(32),
      I2 => SNaN_trigger,
      I3 => rst,
      O => \NaN_output[32]_i_1_n_0\
    );
\NaN_output[33]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00CA"
    )
        port map (
      I0 => NaN_output_0(33),
      I1 => opa_pos_inf_reg_0(33),
      I2 => SNaN_trigger,
      I3 => rst,
      O => \NaN_output[33]_i_1_n_0\
    );
\NaN_output[34]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00CA"
    )
        port map (
      I0 => NaN_output_0(34),
      I1 => opa_pos_inf_reg_0(34),
      I2 => SNaN_trigger,
      I3 => rst,
      O => \NaN_output[34]_i_1_n_0\
    );
\NaN_output[35]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00CA"
    )
        port map (
      I0 => NaN_output_0(35),
      I1 => opa_pos_inf_reg_0(35),
      I2 => SNaN_trigger,
      I3 => rst,
      O => \NaN_output[35]_i_1_n_0\
    );
\NaN_output[36]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00CA"
    )
        port map (
      I0 => NaN_output_0(36),
      I1 => opa_pos_inf_reg_0(36),
      I2 => SNaN_trigger,
      I3 => rst,
      O => \NaN_output[36]_i_1_n_0\
    );
\NaN_output[37]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00CA"
    )
        port map (
      I0 => NaN_output_0(37),
      I1 => opa_pos_inf_reg_0(37),
      I2 => SNaN_trigger,
      I3 => rst,
      O => \NaN_output[37]_i_1_n_0\
    );
\NaN_output[38]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00CA"
    )
        port map (
      I0 => NaN_output_0(38),
      I1 => opa_pos_inf_reg_0(38),
      I2 => SNaN_trigger,
      I3 => rst,
      O => \NaN_output[38]_i_1_n_0\
    );
\NaN_output[39]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00CA"
    )
        port map (
      I0 => NaN_output_0(39),
      I1 => opa_pos_inf_reg_0(39),
      I2 => SNaN_trigger,
      I3 => rst,
      O => \NaN_output[39]_i_1_n_0\
    );
\NaN_output[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00CA"
    )
        port map (
      I0 => NaN_output_0(3),
      I1 => opa_pos_inf_reg_0(3),
      I2 => SNaN_trigger,
      I3 => rst,
      O => \NaN_output[3]_i_1_n_0\
    );
\NaN_output[40]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00CA"
    )
        port map (
      I0 => NaN_output_0(40),
      I1 => opa_pos_inf_reg_0(40),
      I2 => SNaN_trigger,
      I3 => rst,
      O => \NaN_output[40]_i_1_n_0\
    );
\NaN_output[41]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00CA"
    )
        port map (
      I0 => NaN_output_0(41),
      I1 => opa_pos_inf_reg_0(41),
      I2 => SNaN_trigger,
      I3 => rst,
      O => \NaN_output[41]_i_1_n_0\
    );
\NaN_output[42]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00CA"
    )
        port map (
      I0 => NaN_output_0(42),
      I1 => opa_pos_inf_reg_0(42),
      I2 => SNaN_trigger,
      I3 => rst,
      O => \NaN_output[42]_i_1_n_0\
    );
\NaN_output[43]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00CA"
    )
        port map (
      I0 => NaN_output_0(43),
      I1 => opa_pos_inf_reg_0(43),
      I2 => SNaN_trigger,
      I3 => rst,
      O => \NaN_output[43]_i_1_n_0\
    );
\NaN_output[44]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00CA"
    )
        port map (
      I0 => NaN_output_0(44),
      I1 => opa_pos_inf_reg_0(44),
      I2 => SNaN_trigger,
      I3 => rst,
      O => \NaN_output[44]_i_1_n_0\
    );
\NaN_output[45]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00CA"
    )
        port map (
      I0 => NaN_output_0(45),
      I1 => opa_pos_inf_reg_0(45),
      I2 => SNaN_trigger,
      I3 => rst,
      O => \NaN_output[45]_i_1_n_0\
    );
\NaN_output[46]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00CA"
    )
        port map (
      I0 => NaN_output_0(46),
      I1 => opa_pos_inf_reg_0(46),
      I2 => SNaN_trigger,
      I3 => rst,
      O => \NaN_output[46]_i_1_n_0\
    );
\NaN_output[47]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00CA"
    )
        port map (
      I0 => NaN_output_0(47),
      I1 => opa_pos_inf_reg_0(47),
      I2 => SNaN_trigger,
      I3 => rst,
      O => \NaN_output[47]_i_1_n_0\
    );
\NaN_output[48]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00CA"
    )
        port map (
      I0 => NaN_output_0(48),
      I1 => opa_pos_inf_reg_0(48),
      I2 => SNaN_trigger,
      I3 => rst,
      O => \NaN_output[48]_i_1_n_0\
    );
\NaN_output[49]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00CA"
    )
        port map (
      I0 => NaN_output_0(49),
      I1 => opa_pos_inf_reg_0(49),
      I2 => SNaN_trigger,
      I3 => rst,
      O => \NaN_output[49]_i_1_n_0\
    );
\NaN_output[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00CA"
    )
        port map (
      I0 => NaN_output_0(4),
      I1 => opa_pos_inf_reg_0(4),
      I2 => SNaN_trigger,
      I3 => rst,
      O => \NaN_output[4]_i_1_n_0\
    );
\NaN_output[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => NaN_output_0(50),
      I1 => rst,
      I2 => SNaN_trigger,
      O => \NaN_output[50]_i_1_n_0\
    );
\NaN_output[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => rst,
      I1 => SNaN_trigger,
      I2 => NaN_output_0(62),
      O => \NaN_output[51]_i_1_n_0\
    );
\NaN_output[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00CA"
    )
        port map (
      I0 => NaN_output_0(5),
      I1 => opa_pos_inf_reg_0(5),
      I2 => SNaN_trigger,
      I3 => rst,
      O => \NaN_output[5]_i_1_n_0\
    );
\NaN_output[62]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => NaN_output_0(62),
      I1 => rst,
      I2 => SNaN_trigger,
      O => \NaN_output[62]_i_1_n_0\
    );
\NaN_output[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00CA"
    )
        port map (
      I0 => NaN_output_0(6),
      I1 => opa_pos_inf_reg_0(6),
      I2 => SNaN_trigger,
      I3 => rst,
      O => \NaN_output[6]_i_1_n_0\
    );
\NaN_output[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00CA"
    )
        port map (
      I0 => NaN_output_0(7),
      I1 => opa_pos_inf_reg_0(7),
      I2 => SNaN_trigger,
      I3 => rst,
      O => \NaN_output[7]_i_1_n_0\
    );
\NaN_output[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00CA"
    )
        port map (
      I0 => NaN_output_0(8),
      I1 => opa_pos_inf_reg_0(8),
      I2 => SNaN_trigger,
      I3 => rst,
      O => \NaN_output[8]_i_1_n_0\
    );
\NaN_output[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00CA"
    )
        port map (
      I0 => NaN_output_0(9),
      I1 => opa_pos_inf_reg_0(9),
      I2 => SNaN_trigger,
      I3 => rst,
      O => \NaN_output[9]_i_1_n_0\
    );
\NaN_output_0[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00CA"
    )
        port map (
      I0 => opb_pos_inf_reg_0(0),
      I1 => opa_pos_inf_reg_0(0),
      I2 => a_NaN,
      I3 => rst,
      O => \NaN_output_0[0]_i_1_n_0\
    );
\NaN_output_0[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00CA"
    )
        port map (
      I0 => opb_pos_inf_reg_0(10),
      I1 => opa_pos_inf_reg_0(10),
      I2 => a_NaN,
      I3 => rst,
      O => \NaN_output_0[10]_i_1_n_0\
    );
\NaN_output_0[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00CA"
    )
        port map (
      I0 => opb_pos_inf_reg_0(11),
      I1 => opa_pos_inf_reg_0(11),
      I2 => a_NaN,
      I3 => rst,
      O => \NaN_output_0[11]_i_1_n_0\
    );
\NaN_output_0[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00CA"
    )
        port map (
      I0 => opb_pos_inf_reg_0(12),
      I1 => opa_pos_inf_reg_0(12),
      I2 => a_NaN,
      I3 => rst,
      O => \NaN_output_0[12]_i_1_n_0\
    );
\NaN_output_0[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00CA"
    )
        port map (
      I0 => opb_pos_inf_reg_0(13),
      I1 => opa_pos_inf_reg_0(13),
      I2 => a_NaN,
      I3 => rst,
      O => \NaN_output_0[13]_i_1_n_0\
    );
\NaN_output_0[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00CA"
    )
        port map (
      I0 => opb_pos_inf_reg_0(14),
      I1 => opa_pos_inf_reg_0(14),
      I2 => a_NaN,
      I3 => rst,
      O => \NaN_output_0[14]_i_1_n_0\
    );
\NaN_output_0[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00CA"
    )
        port map (
      I0 => opb_pos_inf_reg_0(15),
      I1 => opa_pos_inf_reg_0(15),
      I2 => a_NaN,
      I3 => rst,
      O => \NaN_output_0[15]_i_1_n_0\
    );
\NaN_output_0[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00CA"
    )
        port map (
      I0 => opb_pos_inf_reg_0(16),
      I1 => opa_pos_inf_reg_0(16),
      I2 => a_NaN,
      I3 => rst,
      O => \NaN_output_0[16]_i_1_n_0\
    );
\NaN_output_0[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00CA"
    )
        port map (
      I0 => opb_pos_inf_reg_0(17),
      I1 => opa_pos_inf_reg_0(17),
      I2 => a_NaN,
      I3 => rst,
      O => \NaN_output_0[17]_i_1_n_0\
    );
\NaN_output_0[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00CA"
    )
        port map (
      I0 => opb_pos_inf_reg_0(18),
      I1 => opa_pos_inf_reg_0(18),
      I2 => a_NaN,
      I3 => rst,
      O => \NaN_output_0[18]_i_1_n_0\
    );
\NaN_output_0[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00CA"
    )
        port map (
      I0 => opb_pos_inf_reg_0(19),
      I1 => opa_pos_inf_reg_0(19),
      I2 => a_NaN,
      I3 => rst,
      O => \NaN_output_0[19]_i_1_n_0\
    );
\NaN_output_0[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00CA"
    )
        port map (
      I0 => opb_pos_inf_reg_0(1),
      I1 => opa_pos_inf_reg_0(1),
      I2 => a_NaN,
      I3 => rst,
      O => \NaN_output_0[1]_i_1_n_0\
    );
\NaN_output_0[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00CA"
    )
        port map (
      I0 => opb_pos_inf_reg_0(20),
      I1 => opa_pos_inf_reg_0(20),
      I2 => a_NaN,
      I3 => rst,
      O => \NaN_output_0[20]_i_1_n_0\
    );
\NaN_output_0[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00CA"
    )
        port map (
      I0 => opb_pos_inf_reg_0(21),
      I1 => opa_pos_inf_reg_0(21),
      I2 => a_NaN,
      I3 => rst,
      O => \NaN_output_0[21]_i_1_n_0\
    );
\NaN_output_0[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00CA"
    )
        port map (
      I0 => opb_pos_inf_reg_0(22),
      I1 => opa_pos_inf_reg_0(22),
      I2 => a_NaN,
      I3 => rst,
      O => \NaN_output_0[22]_i_1_n_0\
    );
\NaN_output_0[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00CA"
    )
        port map (
      I0 => opb_pos_inf_reg_0(23),
      I1 => opa_pos_inf_reg_0(23),
      I2 => a_NaN,
      I3 => rst,
      O => \NaN_output_0[23]_i_1_n_0\
    );
\NaN_output_0[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00CA"
    )
        port map (
      I0 => opb_pos_inf_reg_0(24),
      I1 => opa_pos_inf_reg_0(24),
      I2 => a_NaN,
      I3 => rst,
      O => \NaN_output_0[24]_i_1_n_0\
    );
\NaN_output_0[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00CA"
    )
        port map (
      I0 => opb_pos_inf_reg_0(25),
      I1 => opa_pos_inf_reg_0(25),
      I2 => a_NaN,
      I3 => rst,
      O => \NaN_output_0[25]_i_1_n_0\
    );
\NaN_output_0[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00CA"
    )
        port map (
      I0 => opb_pos_inf_reg_0(26),
      I1 => opa_pos_inf_reg_0(26),
      I2 => a_NaN,
      I3 => rst,
      O => \NaN_output_0[26]_i_1_n_0\
    );
\NaN_output_0[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00CA"
    )
        port map (
      I0 => opb_pos_inf_reg_0(27),
      I1 => opa_pos_inf_reg_0(27),
      I2 => a_NaN,
      I3 => rst,
      O => \NaN_output_0[27]_i_1_n_0\
    );
\NaN_output_0[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00CA"
    )
        port map (
      I0 => opb_pos_inf_reg_0(28),
      I1 => opa_pos_inf_reg_0(28),
      I2 => a_NaN,
      I3 => rst,
      O => \NaN_output_0[28]_i_1_n_0\
    );
\NaN_output_0[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00CA"
    )
        port map (
      I0 => opb_pos_inf_reg_0(29),
      I1 => opa_pos_inf_reg_0(29),
      I2 => a_NaN,
      I3 => rst,
      O => \NaN_output_0[29]_i_1_n_0\
    );
\NaN_output_0[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00CA"
    )
        port map (
      I0 => opb_pos_inf_reg_0(2),
      I1 => opa_pos_inf_reg_0(2),
      I2 => a_NaN,
      I3 => rst,
      O => \NaN_output_0[2]_i_1_n_0\
    );
\NaN_output_0[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00CA"
    )
        port map (
      I0 => opb_pos_inf_reg_0(30),
      I1 => opa_pos_inf_reg_0(30),
      I2 => a_NaN,
      I3 => rst,
      O => \NaN_output_0[30]_i_1_n_0\
    );
\NaN_output_0[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00CA"
    )
        port map (
      I0 => opb_pos_inf_reg_0(31),
      I1 => opa_pos_inf_reg_0(31),
      I2 => a_NaN,
      I3 => rst,
      O => \NaN_output_0[31]_i_1_n_0\
    );
\NaN_output_0[32]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00CA"
    )
        port map (
      I0 => opb_pos_inf_reg_0(32),
      I1 => opa_pos_inf_reg_0(32),
      I2 => a_NaN,
      I3 => rst,
      O => \NaN_output_0[32]_i_1_n_0\
    );
\NaN_output_0[33]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00CA"
    )
        port map (
      I0 => opb_pos_inf_reg_0(33),
      I1 => opa_pos_inf_reg_0(33),
      I2 => a_NaN,
      I3 => rst,
      O => \NaN_output_0[33]_i_1_n_0\
    );
\NaN_output_0[34]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00CA"
    )
        port map (
      I0 => opb_pos_inf_reg_0(34),
      I1 => opa_pos_inf_reg_0(34),
      I2 => a_NaN,
      I3 => rst,
      O => \NaN_output_0[34]_i_1_n_0\
    );
\NaN_output_0[35]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00CA"
    )
        port map (
      I0 => opb_pos_inf_reg_0(35),
      I1 => opa_pos_inf_reg_0(35),
      I2 => a_NaN,
      I3 => rst,
      O => \NaN_output_0[35]_i_1_n_0\
    );
\NaN_output_0[36]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00CA"
    )
        port map (
      I0 => opb_pos_inf_reg_0(36),
      I1 => opa_pos_inf_reg_0(36),
      I2 => a_NaN,
      I3 => rst,
      O => \NaN_output_0[36]_i_1_n_0\
    );
\NaN_output_0[37]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00CA"
    )
        port map (
      I0 => opb_pos_inf_reg_0(37),
      I1 => opa_pos_inf_reg_0(37),
      I2 => a_NaN,
      I3 => rst,
      O => \NaN_output_0[37]_i_1_n_0\
    );
\NaN_output_0[38]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00CA"
    )
        port map (
      I0 => opb_pos_inf_reg_0(38),
      I1 => opa_pos_inf_reg_0(38),
      I2 => a_NaN,
      I3 => rst,
      O => \NaN_output_0[38]_i_1_n_0\
    );
\NaN_output_0[39]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00CA"
    )
        port map (
      I0 => opb_pos_inf_reg_0(39),
      I1 => opa_pos_inf_reg_0(39),
      I2 => a_NaN,
      I3 => rst,
      O => \NaN_output_0[39]_i_1_n_0\
    );
\NaN_output_0[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00CA"
    )
        port map (
      I0 => opb_pos_inf_reg_0(3),
      I1 => opa_pos_inf_reg_0(3),
      I2 => a_NaN,
      I3 => rst,
      O => \NaN_output_0[3]_i_1_n_0\
    );
\NaN_output_0[40]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00CA"
    )
        port map (
      I0 => opb_pos_inf_reg_0(40),
      I1 => opa_pos_inf_reg_0(40),
      I2 => a_NaN,
      I3 => rst,
      O => \NaN_output_0[40]_i_1_n_0\
    );
\NaN_output_0[41]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00CA"
    )
        port map (
      I0 => opb_pos_inf_reg_0(41),
      I1 => opa_pos_inf_reg_0(41),
      I2 => a_NaN,
      I3 => rst,
      O => \NaN_output_0[41]_i_1_n_0\
    );
\NaN_output_0[42]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00CA"
    )
        port map (
      I0 => opb_pos_inf_reg_0(42),
      I1 => opa_pos_inf_reg_0(42),
      I2 => a_NaN,
      I3 => rst,
      O => \NaN_output_0[42]_i_1_n_0\
    );
\NaN_output_0[43]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00CA"
    )
        port map (
      I0 => opb_pos_inf_reg_0(43),
      I1 => opa_pos_inf_reg_0(43),
      I2 => a_NaN,
      I3 => rst,
      O => \NaN_output_0[43]_i_1_n_0\
    );
\NaN_output_0[44]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00CA"
    )
        port map (
      I0 => opb_pos_inf_reg_0(44),
      I1 => opa_pos_inf_reg_0(44),
      I2 => a_NaN,
      I3 => rst,
      O => \NaN_output_0[44]_i_1_n_0\
    );
\NaN_output_0[45]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00CA"
    )
        port map (
      I0 => opb_pos_inf_reg_0(45),
      I1 => opa_pos_inf_reg_0(45),
      I2 => a_NaN,
      I3 => rst,
      O => \NaN_output_0[45]_i_1_n_0\
    );
\NaN_output_0[46]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00CA"
    )
        port map (
      I0 => opb_pos_inf_reg_0(46),
      I1 => opa_pos_inf_reg_0(46),
      I2 => a_NaN,
      I3 => rst,
      O => \NaN_output_0[46]_i_1_n_0\
    );
\NaN_output_0[47]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00CA"
    )
        port map (
      I0 => opb_pos_inf_reg_0(47),
      I1 => opa_pos_inf_reg_0(47),
      I2 => a_NaN,
      I3 => rst,
      O => \NaN_output_0[47]_i_1_n_0\
    );
\NaN_output_0[48]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00CA"
    )
        port map (
      I0 => opb_pos_inf_reg_0(48),
      I1 => opa_pos_inf_reg_0(48),
      I2 => a_NaN,
      I3 => rst,
      O => \NaN_output_0[48]_i_1_n_0\
    );
\NaN_output_0[49]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00CA"
    )
        port map (
      I0 => opb_pos_inf_reg_0(49),
      I1 => opa_pos_inf_reg_0(49),
      I2 => a_NaN,
      I3 => rst,
      O => \NaN_output_0[49]_i_1_n_0\
    );
\NaN_output_0[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00CA"
    )
        port map (
      I0 => opb_pos_inf_reg_0(4),
      I1 => opa_pos_inf_reg_0(4),
      I2 => a_NaN,
      I3 => rst,
      O => \NaN_output_0[4]_i_1_n_0\
    );
\NaN_output_0[50]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00CA"
    )
        port map (
      I0 => opb_pos_inf_reg_0(50),
      I1 => opa_pos_inf_reg_0(50),
      I2 => a_NaN,
      I3 => rst,
      O => \NaN_output_0[50]_i_1_n_0\
    );
\NaN_output_0[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00CA"
    )
        port map (
      I0 => opb_pos_inf_reg_0(5),
      I1 => opa_pos_inf_reg_0(5),
      I2 => a_NaN,
      I3 => rst,
      O => \NaN_output_0[5]_i_1_n_0\
    );
\NaN_output_0[62]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rst,
      I1 => invalid_reg_0,
      O => NaN_output
    );
\NaN_output_0[62]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rst,
      O => \NaN_output_0[62]_i_2_n_0\
    );
\NaN_output_0[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00CA"
    )
        port map (
      I0 => opb_pos_inf_reg_0(6),
      I1 => opa_pos_inf_reg_0(6),
      I2 => a_NaN,
      I3 => rst,
      O => \NaN_output_0[6]_i_1_n_0\
    );
\NaN_output_0[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00CA"
    )
        port map (
      I0 => opb_pos_inf_reg_0(7),
      I1 => opa_pos_inf_reg_0(7),
      I2 => a_NaN,
      I3 => rst,
      O => \NaN_output_0[7]_i_1_n_0\
    );
\NaN_output_0[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00CA"
    )
        port map (
      I0 => opb_pos_inf_reg_0(8),
      I1 => opa_pos_inf_reg_0(8),
      I2 => a_NaN,
      I3 => rst,
      O => \NaN_output_0[8]_i_1_n_0\
    );
\NaN_output_0[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00CA"
    )
        port map (
      I0 => opb_pos_inf_reg_0(9),
      I1 => opa_pos_inf_reg_0(9),
      I2 => a_NaN,
      I3 => rst,
      O => \NaN_output_0[9]_i_1_n_0\
    );
\NaN_output_0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => NaN_output,
      D => \NaN_output_0[0]_i_1_n_0\,
      Q => NaN_output_0(0),
      R => '0'
    );
\NaN_output_0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => NaN_output,
      D => \NaN_output_0[10]_i_1_n_0\,
      Q => NaN_output_0(10),
      R => '0'
    );
\NaN_output_0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => NaN_output,
      D => \NaN_output_0[11]_i_1_n_0\,
      Q => NaN_output_0(11),
      R => '0'
    );
\NaN_output_0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => NaN_output,
      D => \NaN_output_0[12]_i_1_n_0\,
      Q => NaN_output_0(12),
      R => '0'
    );
\NaN_output_0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => NaN_output,
      D => \NaN_output_0[13]_i_1_n_0\,
      Q => NaN_output_0(13),
      R => '0'
    );
\NaN_output_0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => NaN_output,
      D => \NaN_output_0[14]_i_1_n_0\,
      Q => NaN_output_0(14),
      R => '0'
    );
\NaN_output_0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => NaN_output,
      D => \NaN_output_0[15]_i_1_n_0\,
      Q => NaN_output_0(15),
      R => '0'
    );
\NaN_output_0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => NaN_output,
      D => \NaN_output_0[16]_i_1_n_0\,
      Q => NaN_output_0(16),
      R => '0'
    );
\NaN_output_0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => NaN_output,
      D => \NaN_output_0[17]_i_1_n_0\,
      Q => NaN_output_0(17),
      R => '0'
    );
\NaN_output_0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => NaN_output,
      D => \NaN_output_0[18]_i_1_n_0\,
      Q => NaN_output_0(18),
      R => '0'
    );
\NaN_output_0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => NaN_output,
      D => \NaN_output_0[19]_i_1_n_0\,
      Q => NaN_output_0(19),
      R => '0'
    );
\NaN_output_0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => NaN_output,
      D => \NaN_output_0[1]_i_1_n_0\,
      Q => NaN_output_0(1),
      R => '0'
    );
\NaN_output_0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => NaN_output,
      D => \NaN_output_0[20]_i_1_n_0\,
      Q => NaN_output_0(20),
      R => '0'
    );
\NaN_output_0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => NaN_output,
      D => \NaN_output_0[21]_i_1_n_0\,
      Q => NaN_output_0(21),
      R => '0'
    );
\NaN_output_0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => NaN_output,
      D => \NaN_output_0[22]_i_1_n_0\,
      Q => NaN_output_0(22),
      R => '0'
    );
\NaN_output_0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => NaN_output,
      D => \NaN_output_0[23]_i_1_n_0\,
      Q => NaN_output_0(23),
      R => '0'
    );
\NaN_output_0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => NaN_output,
      D => \NaN_output_0[24]_i_1_n_0\,
      Q => NaN_output_0(24),
      R => '0'
    );
\NaN_output_0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => NaN_output,
      D => \NaN_output_0[25]_i_1_n_0\,
      Q => NaN_output_0(25),
      R => '0'
    );
\NaN_output_0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => NaN_output,
      D => \NaN_output_0[26]_i_1_n_0\,
      Q => NaN_output_0(26),
      R => '0'
    );
\NaN_output_0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => NaN_output,
      D => \NaN_output_0[27]_i_1_n_0\,
      Q => NaN_output_0(27),
      R => '0'
    );
\NaN_output_0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => NaN_output,
      D => \NaN_output_0[28]_i_1_n_0\,
      Q => NaN_output_0(28),
      R => '0'
    );
\NaN_output_0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => NaN_output,
      D => \NaN_output_0[29]_i_1_n_0\,
      Q => NaN_output_0(29),
      R => '0'
    );
\NaN_output_0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => NaN_output,
      D => \NaN_output_0[2]_i_1_n_0\,
      Q => NaN_output_0(2),
      R => '0'
    );
\NaN_output_0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => NaN_output,
      D => \NaN_output_0[30]_i_1_n_0\,
      Q => NaN_output_0(30),
      R => '0'
    );
\NaN_output_0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => NaN_output,
      D => \NaN_output_0[31]_i_1_n_0\,
      Q => NaN_output_0(31),
      R => '0'
    );
\NaN_output_0_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => NaN_output,
      D => \NaN_output_0[32]_i_1_n_0\,
      Q => NaN_output_0(32),
      R => '0'
    );
\NaN_output_0_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => NaN_output,
      D => \NaN_output_0[33]_i_1_n_0\,
      Q => NaN_output_0(33),
      R => '0'
    );
\NaN_output_0_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => NaN_output,
      D => \NaN_output_0[34]_i_1_n_0\,
      Q => NaN_output_0(34),
      R => '0'
    );
\NaN_output_0_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => NaN_output,
      D => \NaN_output_0[35]_i_1_n_0\,
      Q => NaN_output_0(35),
      R => '0'
    );
\NaN_output_0_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => NaN_output,
      D => \NaN_output_0[36]_i_1_n_0\,
      Q => NaN_output_0(36),
      R => '0'
    );
\NaN_output_0_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => NaN_output,
      D => \NaN_output_0[37]_i_1_n_0\,
      Q => NaN_output_0(37),
      R => '0'
    );
\NaN_output_0_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => NaN_output,
      D => \NaN_output_0[38]_i_1_n_0\,
      Q => NaN_output_0(38),
      R => '0'
    );
\NaN_output_0_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => NaN_output,
      D => \NaN_output_0[39]_i_1_n_0\,
      Q => NaN_output_0(39),
      R => '0'
    );
\NaN_output_0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => NaN_output,
      D => \NaN_output_0[3]_i_1_n_0\,
      Q => NaN_output_0(3),
      R => '0'
    );
\NaN_output_0_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => NaN_output,
      D => \NaN_output_0[40]_i_1_n_0\,
      Q => NaN_output_0(40),
      R => '0'
    );
\NaN_output_0_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => NaN_output,
      D => \NaN_output_0[41]_i_1_n_0\,
      Q => NaN_output_0(41),
      R => '0'
    );
\NaN_output_0_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => NaN_output,
      D => \NaN_output_0[42]_i_1_n_0\,
      Q => NaN_output_0(42),
      R => '0'
    );
\NaN_output_0_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => NaN_output,
      D => \NaN_output_0[43]_i_1_n_0\,
      Q => NaN_output_0(43),
      R => '0'
    );
\NaN_output_0_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => NaN_output,
      D => \NaN_output_0[44]_i_1_n_0\,
      Q => NaN_output_0(44),
      R => '0'
    );
\NaN_output_0_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => NaN_output,
      D => \NaN_output_0[45]_i_1_n_0\,
      Q => NaN_output_0(45),
      R => '0'
    );
\NaN_output_0_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => NaN_output,
      D => \NaN_output_0[46]_i_1_n_0\,
      Q => NaN_output_0(46),
      R => '0'
    );
\NaN_output_0_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => NaN_output,
      D => \NaN_output_0[47]_i_1_n_0\,
      Q => NaN_output_0(47),
      R => '0'
    );
\NaN_output_0_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => NaN_output,
      D => \NaN_output_0[48]_i_1_n_0\,
      Q => NaN_output_0(48),
      R => '0'
    );
\NaN_output_0_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => NaN_output,
      D => \NaN_output_0[49]_i_1_n_0\,
      Q => NaN_output_0(49),
      R => '0'
    );
\NaN_output_0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => NaN_output,
      D => \NaN_output_0[4]_i_1_n_0\,
      Q => NaN_output_0(4),
      R => '0'
    );
\NaN_output_0_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => NaN_output,
      D => \NaN_output_0[50]_i_1_n_0\,
      Q => NaN_output_0(50),
      R => '0'
    );
\NaN_output_0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => NaN_output,
      D => \NaN_output_0[5]_i_1_n_0\,
      Q => NaN_output_0(5),
      R => '0'
    );
\NaN_output_0_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => NaN_output,
      D => \NaN_output_0[62]_i_2_n_0\,
      Q => NaN_output_0(62),
      R => '0'
    );
\NaN_output_0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => NaN_output,
      D => \NaN_output_0[6]_i_1_n_0\,
      Q => NaN_output_0(6),
      R => '0'
    );
\NaN_output_0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => NaN_output,
      D => \NaN_output_0[7]_i_1_n_0\,
      Q => NaN_output_0(7),
      R => '0'
    );
\NaN_output_0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => NaN_output,
      D => \NaN_output_0[8]_i_1_n_0\,
      Q => NaN_output_0(8),
      R => '0'
    );
\NaN_output_0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => NaN_output,
      D => \NaN_output_0[9]_i_1_n_0\,
      Q => NaN_output_0(9),
      R => '0'
    );
\NaN_output_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => NaN_output,
      D => \NaN_output[0]_i_1_n_0\,
      Q => \NaN_output_reg_n_0_[0]\,
      R => '0'
    );
\NaN_output_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => NaN_output,
      D => \NaN_output[10]_i_1_n_0\,
      Q => \NaN_output_reg_n_0_[10]\,
      R => '0'
    );
\NaN_output_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => NaN_output,
      D => \NaN_output[11]_i_1_n_0\,
      Q => \NaN_output_reg_n_0_[11]\,
      R => '0'
    );
\NaN_output_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => NaN_output,
      D => \NaN_output[12]_i_1_n_0\,
      Q => \NaN_output_reg_n_0_[12]\,
      R => '0'
    );
\NaN_output_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => NaN_output,
      D => \NaN_output[13]_i_1_n_0\,
      Q => \NaN_output_reg_n_0_[13]\,
      R => '0'
    );
\NaN_output_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => NaN_output,
      D => \NaN_output[14]_i_1_n_0\,
      Q => \NaN_output_reg_n_0_[14]\,
      R => '0'
    );
\NaN_output_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => NaN_output,
      D => \NaN_output[15]_i_1_n_0\,
      Q => \NaN_output_reg_n_0_[15]\,
      R => '0'
    );
\NaN_output_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => NaN_output,
      D => \NaN_output[16]_i_1_n_0\,
      Q => \NaN_output_reg_n_0_[16]\,
      R => '0'
    );
\NaN_output_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => NaN_output,
      D => \NaN_output[17]_i_1_n_0\,
      Q => \NaN_output_reg_n_0_[17]\,
      R => '0'
    );
\NaN_output_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => NaN_output,
      D => \NaN_output[18]_i_1_n_0\,
      Q => \NaN_output_reg_n_0_[18]\,
      R => '0'
    );
\NaN_output_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => NaN_output,
      D => \NaN_output[19]_i_1_n_0\,
      Q => \NaN_output_reg_n_0_[19]\,
      R => '0'
    );
\NaN_output_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => NaN_output,
      D => \NaN_output[1]_i_1_n_0\,
      Q => \NaN_output_reg_n_0_[1]\,
      R => '0'
    );
\NaN_output_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => NaN_output,
      D => \NaN_output[20]_i_1_n_0\,
      Q => \NaN_output_reg_n_0_[20]\,
      R => '0'
    );
\NaN_output_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => NaN_output,
      D => \NaN_output[21]_i_1_n_0\,
      Q => \NaN_output_reg_n_0_[21]\,
      R => '0'
    );
\NaN_output_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => NaN_output,
      D => \NaN_output[22]_i_1_n_0\,
      Q => \NaN_output_reg_n_0_[22]\,
      R => '0'
    );
\NaN_output_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => NaN_output,
      D => \NaN_output[23]_i_1_n_0\,
      Q => \NaN_output_reg_n_0_[23]\,
      R => '0'
    );
\NaN_output_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => NaN_output,
      D => \NaN_output[24]_i_1_n_0\,
      Q => \NaN_output_reg_n_0_[24]\,
      R => '0'
    );
\NaN_output_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => NaN_output,
      D => \NaN_output[25]_i_1_n_0\,
      Q => \NaN_output_reg_n_0_[25]\,
      R => '0'
    );
\NaN_output_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => NaN_output,
      D => \NaN_output[26]_i_1_n_0\,
      Q => \NaN_output_reg_n_0_[26]\,
      R => '0'
    );
\NaN_output_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => NaN_output,
      D => \NaN_output[27]_i_1_n_0\,
      Q => \NaN_output_reg_n_0_[27]\,
      R => '0'
    );
\NaN_output_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => NaN_output,
      D => \NaN_output[28]_i_1_n_0\,
      Q => \NaN_output_reg_n_0_[28]\,
      R => '0'
    );
\NaN_output_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => NaN_output,
      D => \NaN_output[29]_i_1_n_0\,
      Q => \NaN_output_reg_n_0_[29]\,
      R => '0'
    );
\NaN_output_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => NaN_output,
      D => \NaN_output[2]_i_1_n_0\,
      Q => \NaN_output_reg_n_0_[2]\,
      R => '0'
    );
\NaN_output_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => NaN_output,
      D => \NaN_output[30]_i_1_n_0\,
      Q => \NaN_output_reg_n_0_[30]\,
      R => '0'
    );
\NaN_output_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => NaN_output,
      D => \NaN_output[31]_i_1_n_0\,
      Q => \NaN_output_reg_n_0_[31]\,
      R => '0'
    );
\NaN_output_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => NaN_output,
      D => \NaN_output[32]_i_1_n_0\,
      Q => \NaN_output_reg_n_0_[32]\,
      R => '0'
    );
\NaN_output_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => NaN_output,
      D => \NaN_output[33]_i_1_n_0\,
      Q => \NaN_output_reg_n_0_[33]\,
      R => '0'
    );
\NaN_output_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => NaN_output,
      D => \NaN_output[34]_i_1_n_0\,
      Q => \NaN_output_reg_n_0_[34]\,
      R => '0'
    );
\NaN_output_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => NaN_output,
      D => \NaN_output[35]_i_1_n_0\,
      Q => \NaN_output_reg_n_0_[35]\,
      R => '0'
    );
\NaN_output_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => NaN_output,
      D => \NaN_output[36]_i_1_n_0\,
      Q => \NaN_output_reg_n_0_[36]\,
      R => '0'
    );
\NaN_output_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => NaN_output,
      D => \NaN_output[37]_i_1_n_0\,
      Q => \NaN_output_reg_n_0_[37]\,
      R => '0'
    );
\NaN_output_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => NaN_output,
      D => \NaN_output[38]_i_1_n_0\,
      Q => \NaN_output_reg_n_0_[38]\,
      R => '0'
    );
\NaN_output_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => NaN_output,
      D => \NaN_output[39]_i_1_n_0\,
      Q => \NaN_output_reg_n_0_[39]\,
      R => '0'
    );
\NaN_output_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => NaN_output,
      D => \NaN_output[3]_i_1_n_0\,
      Q => \NaN_output_reg_n_0_[3]\,
      R => '0'
    );
\NaN_output_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => NaN_output,
      D => \NaN_output[40]_i_1_n_0\,
      Q => \NaN_output_reg_n_0_[40]\,
      R => '0'
    );
\NaN_output_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => NaN_output,
      D => \NaN_output[41]_i_1_n_0\,
      Q => \NaN_output_reg_n_0_[41]\,
      R => '0'
    );
\NaN_output_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => NaN_output,
      D => \NaN_output[42]_i_1_n_0\,
      Q => \NaN_output_reg_n_0_[42]\,
      R => '0'
    );
\NaN_output_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => NaN_output,
      D => \NaN_output[43]_i_1_n_0\,
      Q => \NaN_output_reg_n_0_[43]\,
      R => '0'
    );
\NaN_output_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => NaN_output,
      D => \NaN_output[44]_i_1_n_0\,
      Q => \NaN_output_reg_n_0_[44]\,
      R => '0'
    );
\NaN_output_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => NaN_output,
      D => \NaN_output[45]_i_1_n_0\,
      Q => \NaN_output_reg_n_0_[45]\,
      R => '0'
    );
\NaN_output_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => NaN_output,
      D => \NaN_output[46]_i_1_n_0\,
      Q => \NaN_output_reg_n_0_[46]\,
      R => '0'
    );
\NaN_output_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => NaN_output,
      D => \NaN_output[47]_i_1_n_0\,
      Q => \NaN_output_reg_n_0_[47]\,
      R => '0'
    );
\NaN_output_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => NaN_output,
      D => \NaN_output[48]_i_1_n_0\,
      Q => \NaN_output_reg_n_0_[48]\,
      R => '0'
    );
\NaN_output_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => NaN_output,
      D => \NaN_output[49]_i_1_n_0\,
      Q => \NaN_output_reg_n_0_[49]\,
      R => '0'
    );
\NaN_output_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => NaN_output,
      D => \NaN_output[4]_i_1_n_0\,
      Q => \NaN_output_reg_n_0_[4]\,
      R => '0'
    );
\NaN_output_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => NaN_output,
      D => \NaN_output[50]_i_1_n_0\,
      Q => \NaN_output_reg_n_0_[50]\,
      R => '0'
    );
\NaN_output_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => NaN_output,
      D => \NaN_output[51]_i_1_n_0\,
      Q => \NaN_output_reg_n_0_[51]\,
      R => '0'
    );
\NaN_output_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => NaN_output,
      D => \NaN_output[5]_i_1_n_0\,
      Q => \NaN_output_reg_n_0_[5]\,
      R => '0'
    );
\NaN_output_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => NaN_output,
      D => \NaN_output[62]_i_1_n_0\,
      Q => \NaN_output_reg_n_0_[62]\,
      R => '0'
    );
\NaN_output_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => NaN_output,
      D => \NaN_output[6]_i_1_n_0\,
      Q => \NaN_output_reg_n_0_[6]\,
      R => '0'
    );
\NaN_output_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => NaN_output,
      D => \NaN_output[7]_i_1_n_0\,
      Q => \NaN_output_reg_n_0_[7]\,
      R => '0'
    );
\NaN_output_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => NaN_output,
      D => \NaN_output[8]_i_1_n_0\,
      Q => \NaN_output_reg_n_0_[8]\,
      R => '0'
    );
\NaN_output_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => NaN_output,
      D => \NaN_output[9]_i_1_n_0\,
      Q => \NaN_output_reg_n_0_[9]\,
      R => '0'
    );
SNaN_input_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => opb_SNaN,
      I1 => opa_SNaN,
      O => SNaN_input0
    );
SNaN_input_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => SNaN_input0,
      Q => SNaN_input,
      R => rst
    );
SNaN_trigger_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => invalid_trigger,
      I1 => SNaN_input,
      O => SNaN_trigger0
    );
SNaN_trigger_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => SNaN_trigger0,
      Q => SNaN_trigger,
      R => rst
    );
a_NaN_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => opa_SNaN,
      I1 => opa_QNaN,
      O => a_NaN0
    );
a_NaN_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => a_NaN0,
      Q => a_NaN,
      R => rst
    );
a_is_zero_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => opa_pos_inf_reg_0(59),
      I1 => opa_pos_inf_reg_0(60),
      I2 => opa_pos_inf_reg_0(57),
      I3 => opa_pos_inf_reg_0(58),
      I4 => opa_pos_inf_reg_0(62),
      I5 => opa_pos_inf_reg_0(61),
      O => \^opa_reg_reg[59]\
    );
add_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => divide_reg_0(2),
      I1 => divide_reg_0(0),
      I2 => divide_reg_0(1),
      O => eqOp5_in
    );
add_inf_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => opa_inf,
      I1 => opb_inf,
      I2 => add,
      O => add_inf0
    );
add_inf_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => add_inf0,
      Q => add_inf,
      R => rst
    );
add_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => eqOp5_in,
      Q => add,
      R => rst
    );
addsub_inf_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => sub_inf,
      I1 => addsub_inf_invalid,
      I2 => add_inf,
      O => addsub_inf0
    );
addsub_inf_invalid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEECEA00E0A0C000"
    )
        port map (
      I0 => subtract,
      I1 => add,
      I2 => opa_pos_inf,
      I3 => opb_neg_inf,
      I4 => opb_pos_inf,
      I5 => opa_neg_inf,
      O => addsub_inf_invalid0
    );
addsub_inf_invalid_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => addsub_inf_invalid0,
      Q => addsub_inf_invalid,
      R => rst
    );
addsub_inf_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => addsub_inf0,
      Q => addsub_inf,
      R => rst
    );
b_is_zero_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => opb_pos_inf_reg_0(59),
      I1 => opb_pos_inf_reg_0(60),
      I2 => opb_pos_inf_reg_0(57),
      I3 => opb_pos_inf_reg_0(58),
      I4 => opb_pos_inf_reg_0(62),
      I5 => opb_pos_inf_reg_0(61),
      O => \^opb_reg_reg[59]\
    );
div_0_by_0_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => divide,
      I1 => opb_et_zero,
      I2 => opa_et_zero,
      O => div_0_by_00
    );
div_0_by_0_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => div_0_by_00,
      Q => div_0_by_0,
      R => rst
    );
div_by_0_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => divide,
      I1 => opb_et_zero,
      I2 => opa_et_zero,
      O => div_by_00
    );
div_by_0_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => div_by_00,
      Q => div_by_0,
      R => rst
    );
div_by_inf_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => opa_inf,
      I1 => divide,
      I2 => opb_inf,
      O => div_by_inf0
    );
div_by_inf_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => div_by_inf0,
      Q => div_by_inf,
      R => rst
    );
div_inf_by_inf_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => opa_inf,
      I1 => divide,
      I2 => opb_inf,
      O => div_inf_by_inf0
    );
div_inf_by_inf_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => div_inf_by_inf0,
      Q => div_inf_by_inf,
      R => rst
    );
div_inf_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => opa_inf,
      I1 => divide,
      I2 => opb_inf,
      O => div_inf0
    );
div_inf_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => div_inf0,
      Q => div_inf,
      R => rst
    );
div_uf_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => opa_et_zero,
      I1 => divide,
      I2 => in_et_zero,
      O => div_uf0
    );
div_uf_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => div_uf0,
      Q => div_uf,
      R => rst
    );
divide_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => divide_reg_0(1),
      I1 => divide_reg_0(0),
      I2 => divide_reg_0(2),
      O => eqOp
    );
divide_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => eqOp,
      Q => divide,
      R => rst
    );
except_trigger_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => overflow_trigger,
      I1 => inexact_trigger,
      I2 => invalid_trigger,
      I3 => \^underflow_trigger\,
      O => except_trigger0
    );
except_trigger_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => except_trigger0,
      Q => except_trigger,
      R => rst
    );
exception_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => except_trigger,
      Q => exception_0,
      R => rst
    );
in_et_zero_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => in_et_zero_reg_0,
      Q => in_et_zero,
      R => rst
    );
inexact_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => inexact_trigger,
      Q => inexact_0,
      R => rst
    );
inexact_trigger_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF00FE"
    )
        port map (
      I0 => inexact_trigger_reg_0(0),
      I1 => \^underflow_trigger\,
      I2 => out_inf_trigger,
      I3 => NaN_input,
      I4 => inexact_trigger_reg_0(1),
      O => inexact_trigger0
    );
inexact_trigger_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => inexact_trigger0,
      Q => inexact_trigger,
      R => rst
    );
\inf_round_down_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => invalid_reg_0,
      Q => \inf_round_down_reg_n_0_[62]\,
      R => rst
    );
inf_round_down_trigger_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => round_to_zero,
      I1 => out_inf_trigger,
      I2 => out_pos_inf,
      I3 => round_to_neg_inf,
      I4 => round_to_pos_inf,
      I5 => out_neg_inf,
      O => inf_round_down_trigger0
    );
inf_round_down_trigger_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => inf_round_down_trigger0,
      Q => p_0_in(0),
      R => rst
    );
invalid_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => invalid_trigger,
      Q => invalid_0,
      R => rst
    );
invalid_trigger_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => div_0_by_0,
      I1 => addsub_inf_invalid,
      I2 => SNaN_input,
      I3 => mul_0_by_inf,
      I4 => div_inf_by_inf,
      O => invalid_trigger0
    );
invalid_trigger_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => invalid_trigger0,
      Q => invalid_trigger,
      R => rst
    );
mul_0_by_inf_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => opa_et_zero,
      I1 => opb_inf,
      I2 => multiply,
      I3 => opb_et_zero,
      I4 => opa_inf,
      O => mul_0_by_inf0
    );
mul_0_by_inf_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => mul_0_by_inf0,
      Q => mul_0_by_inf,
      R => rst
    );
mul_inf_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
        port map (
      I0 => mul_0_by_inf,
      I1 => multiply,
      I2 => opa_inf,
      I3 => opb_inf,
      O => mul_inf0
    );
mul_inf_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => mul_inf0,
      Q => mul_inf,
      R => rst
    );
mul_uf_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => multiply,
      I1 => in_et_zero,
      I2 => opb_et_zero,
      I3 => opa_et_zero,
      O => mul_uf0
    );
mul_uf_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => mul_uf0,
      Q => mul_uf,
      R => rst
    );
multiply_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => divide_reg_0(0),
      I1 => divide_reg_0(1),
      I2 => divide_reg_0(2),
      O => eqOp2_in
    );
multiply_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => eqOp2_in,
      Q => multiply,
      R => rst
    );
opa_QNaN_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => opa_QNaN_i_2_n_0,
      I1 => opa_pos_inf_reg_0(51),
      O => opa_QNaN0
    );
opa_QNaN_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => opa_QNaN_i_3_n_0,
      I1 => opa_pos_inf_reg_0(53),
      I2 => opa_pos_inf_reg_0(52),
      I3 => opa_pos_inf_reg_0(62),
      I4 => opa_QNaN_i_4_n_0,
      O => opa_QNaN_i_2_n_0
    );
opa_QNaN_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => opa_pos_inf_reg_0(57),
      I1 => opa_pos_inf_reg_0(56),
      I2 => opa_pos_inf_reg_0(55),
      I3 => opa_pos_inf_reg_0(54),
      O => opa_QNaN_i_3_n_0
    );
opa_QNaN_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => opa_pos_inf_reg_0(61),
      I1 => opa_pos_inf_reg_0(60),
      I2 => opa_pos_inf_reg_0(59),
      I3 => opa_pos_inf_reg_0(58),
      O => opa_QNaN_i_4_n_0
    );
opa_QNaN_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => opa_QNaN0,
      Q => opa_QNaN,
      R => rst
    );
opa_SNaN_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22222220"
    )
        port map (
      I0 => opa_QNaN_i_2_n_0,
      I1 => opa_pos_inf_reg_0(51),
      I2 => opa_SNaN_i_2_n_0,
      I3 => opa_SNaN_i_3_n_0,
      I4 => opa_SNaN_i_4_n_0,
      O => opa_SNaN0
    );
opa_SNaN_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => opa_pos_inf_reg_0(39),
      I1 => opa_pos_inf_reg_0(40),
      I2 => opa_pos_inf_reg_0(37),
      I3 => opa_pos_inf_reg_0(38),
      I4 => opa_SNaN_i_14_n_0,
      O => opa_SNaN_i_10_n_0
    );
opa_SNaN_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => opa_pos_inf_reg_0(49),
      I1 => opa_pos_inf_reg_0(50),
      O => opa_SNaN_i_11_n_0
    );
opa_SNaN_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => opa_pos_inf_reg_0(10),
      I1 => opa_pos_inf_reg_0(9),
      I2 => opa_pos_inf_reg_0(12),
      I3 => opa_pos_inf_reg_0(11),
      O => opa_SNaN_i_12_n_0
    );
opa_SNaN_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => opa_pos_inf_reg_0(26),
      I1 => opa_pos_inf_reg_0(25),
      I2 => opa_pos_inf_reg_0(28),
      I3 => opa_pos_inf_reg_0(27),
      O => opa_SNaN_i_13_n_0
    );
opa_SNaN_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => opa_pos_inf_reg_0(42),
      I1 => opa_pos_inf_reg_0(41),
      I2 => opa_pos_inf_reg_0(44),
      I3 => opa_pos_inf_reg_0(43),
      O => opa_SNaN_i_14_n_0
    );
opa_SNaN_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => opa_pos_inf_reg_0(2),
      I1 => opa_pos_inf_reg_0(1),
      I2 => opa_pos_inf_reg_0(4),
      I3 => opa_pos_inf_reg_0(3),
      I4 => opa_SNaN_i_5_n_0,
      I5 => opa_SNaN_i_6_n_0,
      O => opa_SNaN_i_2_n_0
    );
opa_SNaN_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => opa_SNaN_i_7_n_0,
      I1 => opa_pos_inf_reg_0(14),
      I2 => opa_pos_inf_reg_0(13),
      I3 => opa_pos_inf_reg_0(16),
      I4 => opa_pos_inf_reg_0(15),
      I5 => opa_SNaN_i_8_n_0,
      O => opa_SNaN_i_3_n_0
    );
opa_SNaN_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => opa_SNaN_i_9_n_0,
      I1 => opa_pos_inf_reg_0(30),
      I2 => opa_pos_inf_reg_0(29),
      I3 => opa_pos_inf_reg_0(32),
      I4 => opa_pos_inf_reg_0(31),
      I5 => opa_SNaN_i_10_n_0,
      O => opa_SNaN_i_4_n_0
    );
opa_SNaN_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => opa_pos_inf_reg_0(47),
      I1 => opa_pos_inf_reg_0(48),
      I2 => opa_pos_inf_reg_0(45),
      I3 => opa_pos_inf_reg_0(46),
      I4 => opa_pos_inf_reg_0(0),
      I5 => opa_SNaN_i_11_n_0,
      O => opa_SNaN_i_5_n_0
    );
opa_SNaN_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => opa_pos_inf_reg_0(7),
      I1 => opa_pos_inf_reg_0(8),
      I2 => opa_pos_inf_reg_0(5),
      I3 => opa_pos_inf_reg_0(6),
      I4 => opa_SNaN_i_12_n_0,
      O => opa_SNaN_i_6_n_0
    );
opa_SNaN_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => opa_pos_inf_reg_0(18),
      I1 => opa_pos_inf_reg_0(17),
      I2 => opa_pos_inf_reg_0(20),
      I3 => opa_pos_inf_reg_0(19),
      O => opa_SNaN_i_7_n_0
    );
opa_SNaN_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => opa_pos_inf_reg_0(23),
      I1 => opa_pos_inf_reg_0(24),
      I2 => opa_pos_inf_reg_0(21),
      I3 => opa_pos_inf_reg_0(22),
      I4 => opa_SNaN_i_13_n_0,
      O => opa_SNaN_i_8_n_0
    );
opa_SNaN_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => opa_pos_inf_reg_0(34),
      I1 => opa_pos_inf_reg_0(33),
      I2 => opa_pos_inf_reg_0(36),
      I3 => opa_pos_inf_reg_0(35),
      O => opa_SNaN_i_9_n_0
    );
opa_SNaN_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => opa_SNaN0,
      Q => opa_SNaN,
      R => rst
    );
opa_et_zero_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \^opa_reg_reg[59]\,
      I1 => \^opa_reg_reg[53]\,
      I2 => opa_SNaN_i_2_n_0,
      I3 => opa_SNaN_i_3_n_0,
      I4 => opa_SNaN_i_4_n_0,
      O => opa_et_zero_i_1_n_0
    );
opa_et_zero_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => opa_pos_inf_reg_0(53),
      I1 => opa_pos_inf_reg_0(54),
      I2 => opa_pos_inf_reg_0(51),
      I3 => opa_pos_inf_reg_0(52),
      I4 => opa_pos_inf_reg_0(56),
      I5 => opa_pos_inf_reg_0(55),
      O => \^opa_reg_reg[53]\
    );
opa_et_zero_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => opa_et_zero_i_1_n_0,
      Q => opa_et_zero,
      R => rst
    );
opa_inf_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => opa_QNaN_i_2_n_0,
      I1 => opa_pos_inf_reg_0(51),
      I2 => opa_SNaN_i_2_n_0,
      I3 => opa_SNaN_i_3_n_0,
      I4 => opa_SNaN_i_4_n_0,
      O => p_17_in
    );
opa_inf_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => p_17_in,
      Q => opa_inf,
      R => rst
    );
opa_neg_inf_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => opa_QNaN_i_2_n_0,
      I1 => opa_pos_inf_reg_0(51),
      I2 => opa_pos_inf_reg_0(63),
      I3 => opa_SNaN_i_2_n_0,
      I4 => opa_SNaN_i_3_n_0,
      I5 => opa_SNaN_i_4_n_0,
      O => opa_neg_inf0
    );
opa_neg_inf_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => opa_neg_inf0,
      Q => opa_neg_inf,
      R => rst
    );
opa_pos_inf_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => opa_QNaN_i_2_n_0,
      I1 => opa_pos_inf_reg_0(51),
      I2 => opa_pos_inf_reg_0(63),
      I3 => opa_SNaN_i_2_n_0,
      I4 => opa_SNaN_i_3_n_0,
      I5 => opa_SNaN_i_4_n_0,
      O => opa_pos_inf0
    );
opa_pos_inf_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => opa_pos_inf0,
      Q => opa_pos_inf,
      R => rst
    );
opb_QNaN_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => opb_QNaN_i_2_n_0,
      I1 => opb_pos_inf_reg_0(51),
      O => opb_QNaN0
    );
opb_QNaN_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => opb_QNaN_i_3_n_0,
      I1 => opb_pos_inf_reg_0(53),
      I2 => opb_pos_inf_reg_0(52),
      I3 => opb_pos_inf_reg_0(62),
      I4 => opb_QNaN_i_4_n_0,
      O => opb_QNaN_i_2_n_0
    );
opb_QNaN_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => opb_pos_inf_reg_0(57),
      I1 => opb_pos_inf_reg_0(56),
      I2 => opb_pos_inf_reg_0(55),
      I3 => opb_pos_inf_reg_0(54),
      O => opb_QNaN_i_3_n_0
    );
opb_QNaN_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => opb_pos_inf_reg_0(61),
      I1 => opb_pos_inf_reg_0(60),
      I2 => opb_pos_inf_reg_0(59),
      I3 => opb_pos_inf_reg_0(58),
      O => opb_QNaN_i_4_n_0
    );
opb_QNaN_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => opb_QNaN0,
      Q => opb_QNaN,
      R => rst
    );
opb_SNaN_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22222220"
    )
        port map (
      I0 => opb_QNaN_i_2_n_0,
      I1 => opb_pos_inf_reg_0(51),
      I2 => opb_SNaN_i_2_n_0,
      I3 => opb_SNaN_i_3_n_0,
      I4 => opb_SNaN_i_4_n_0,
      O => opb_SNaN0
    );
opb_SNaN_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => opb_pos_inf_reg_0(39),
      I1 => opb_pos_inf_reg_0(40),
      I2 => opb_pos_inf_reg_0(37),
      I3 => opb_pos_inf_reg_0(38),
      I4 => opb_SNaN_i_14_n_0,
      O => opb_SNaN_i_10_n_0
    );
opb_SNaN_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => opb_pos_inf_reg_0(49),
      I1 => opb_pos_inf_reg_0(50),
      O => opb_SNaN_i_11_n_0
    );
opb_SNaN_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => opb_pos_inf_reg_0(10),
      I1 => opb_pos_inf_reg_0(9),
      I2 => opb_pos_inf_reg_0(12),
      I3 => opb_pos_inf_reg_0(11),
      O => opb_SNaN_i_12_n_0
    );
opb_SNaN_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => opb_pos_inf_reg_0(26),
      I1 => opb_pos_inf_reg_0(25),
      I2 => opb_pos_inf_reg_0(28),
      I3 => opb_pos_inf_reg_0(27),
      O => opb_SNaN_i_13_n_0
    );
opb_SNaN_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => opb_pos_inf_reg_0(42),
      I1 => opb_pos_inf_reg_0(41),
      I2 => opb_pos_inf_reg_0(44),
      I3 => opb_pos_inf_reg_0(43),
      O => opb_SNaN_i_14_n_0
    );
opb_SNaN_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => opb_pos_inf_reg_0(2),
      I1 => opb_pos_inf_reg_0(1),
      I2 => opb_pos_inf_reg_0(4),
      I3 => opb_pos_inf_reg_0(3),
      I4 => opb_SNaN_i_5_n_0,
      I5 => opb_SNaN_i_6_n_0,
      O => opb_SNaN_i_2_n_0
    );
opb_SNaN_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => opb_SNaN_i_7_n_0,
      I1 => opb_pos_inf_reg_0(14),
      I2 => opb_pos_inf_reg_0(13),
      I3 => opb_pos_inf_reg_0(16),
      I4 => opb_pos_inf_reg_0(15),
      I5 => opb_SNaN_i_8_n_0,
      O => opb_SNaN_i_3_n_0
    );
opb_SNaN_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => opb_SNaN_i_9_n_0,
      I1 => opb_pos_inf_reg_0(30),
      I2 => opb_pos_inf_reg_0(29),
      I3 => opb_pos_inf_reg_0(32),
      I4 => opb_pos_inf_reg_0(31),
      I5 => opb_SNaN_i_10_n_0,
      O => opb_SNaN_i_4_n_0
    );
opb_SNaN_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => opb_pos_inf_reg_0(47),
      I1 => opb_pos_inf_reg_0(48),
      I2 => opb_pos_inf_reg_0(45),
      I3 => opb_pos_inf_reg_0(46),
      I4 => opb_pos_inf_reg_0(0),
      I5 => opb_SNaN_i_11_n_0,
      O => opb_SNaN_i_5_n_0
    );
opb_SNaN_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => opb_pos_inf_reg_0(7),
      I1 => opb_pos_inf_reg_0(8),
      I2 => opb_pos_inf_reg_0(5),
      I3 => opb_pos_inf_reg_0(6),
      I4 => opb_SNaN_i_12_n_0,
      O => opb_SNaN_i_6_n_0
    );
opb_SNaN_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => opb_pos_inf_reg_0(18),
      I1 => opb_pos_inf_reg_0(17),
      I2 => opb_pos_inf_reg_0(20),
      I3 => opb_pos_inf_reg_0(19),
      O => opb_SNaN_i_7_n_0
    );
opb_SNaN_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => opb_pos_inf_reg_0(23),
      I1 => opb_pos_inf_reg_0(24),
      I2 => opb_pos_inf_reg_0(21),
      I3 => opb_pos_inf_reg_0(22),
      I4 => opb_SNaN_i_13_n_0,
      O => opb_SNaN_i_8_n_0
    );
opb_SNaN_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => opb_pos_inf_reg_0(34),
      I1 => opb_pos_inf_reg_0(33),
      I2 => opb_pos_inf_reg_0(36),
      I3 => opb_pos_inf_reg_0(35),
      O => opb_SNaN_i_9_n_0
    );
opb_SNaN_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => opb_SNaN0,
      Q => opb_SNaN,
      R => rst
    );
opb_et_zero_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \^opb_reg_reg[59]\,
      I1 => \^opb_reg_reg[53]\,
      I2 => opb_SNaN_i_2_n_0,
      I3 => opb_SNaN_i_3_n_0,
      I4 => opb_SNaN_i_4_n_0,
      O => \p_0_in__0\
    );
opb_et_zero_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => opb_pos_inf_reg_0(53),
      I1 => opb_pos_inf_reg_0(54),
      I2 => opb_pos_inf_reg_0(51),
      I3 => opb_pos_inf_reg_0(52),
      I4 => opb_pos_inf_reg_0(56),
      I5 => opb_pos_inf_reg_0(55),
      O => \^opb_reg_reg[53]\
    );
opb_et_zero_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => \p_0_in__0\,
      Q => opb_et_zero,
      R => rst
    );
opb_inf_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => opb_QNaN_i_2_n_0,
      I1 => opb_pos_inf_reg_0(51),
      I2 => opb_SNaN_i_2_n_0,
      I3 => opb_SNaN_i_3_n_0,
      I4 => opb_SNaN_i_4_n_0,
      O => p_14_in
    );
opb_inf_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => p_14_in,
      Q => opb_inf,
      R => rst
    );
opb_neg_inf_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => opb_QNaN_i_2_n_0,
      I1 => opb_pos_inf_reg_0(51),
      I2 => opb_pos_inf_reg_0(63),
      I3 => opb_SNaN_i_2_n_0,
      I4 => opb_SNaN_i_3_n_0,
      I5 => opb_SNaN_i_4_n_0,
      O => opb_neg_inf0
    );
opb_neg_inf_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => opb_neg_inf0,
      Q => opb_neg_inf,
      R => rst
    );
opb_pos_inf_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => opb_QNaN_i_2_n_0,
      I1 => opb_pos_inf_reg_0(51),
      I2 => opb_pos_inf_reg_0(63),
      I3 => opb_SNaN_i_2_n_0,
      I4 => opb_SNaN_i_3_n_0,
      I5 => opb_SNaN_i_4_n_0,
      O => opb_pos_inf0
    );
opb_pos_inf_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => opb_pos_inf0,
      Q => opb_pos_inf,
      R => rst
    );
\out_0[62]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => invalid_reg_0,
      I1 => \^underflow_trigger\,
      I2 => rst,
      O => \out_0[62]_i_1_n_0\
    );
\out_0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => D(0),
      Q => out_0(0),
      R => \out_0[62]_i_1_n_0\
    );
\out_0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => D(10),
      Q => out_0(10),
      R => \out_0[62]_i_1_n_0\
    );
\out_0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => D(11),
      Q => out_0(11),
      R => \out_0[62]_i_1_n_0\
    );
\out_0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => D(12),
      Q => out_0(12),
      R => \out_0[62]_i_1_n_0\
    );
\out_0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => D(13),
      Q => out_0(13),
      R => \out_0[62]_i_1_n_0\
    );
\out_0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => D(14),
      Q => out_0(14),
      R => \out_0[62]_i_1_n_0\
    );
\out_0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => D(15),
      Q => out_0(15),
      R => \out_0[62]_i_1_n_0\
    );
\out_0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => D(16),
      Q => out_0(16),
      R => \out_0[62]_i_1_n_0\
    );
\out_0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => D(17),
      Q => out_0(17),
      R => \out_0[62]_i_1_n_0\
    );
\out_0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => D(18),
      Q => out_0(18),
      R => \out_0[62]_i_1_n_0\
    );
\out_0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => D(19),
      Q => out_0(19),
      R => \out_0[62]_i_1_n_0\
    );
\out_0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => D(1),
      Q => out_0(1),
      R => \out_0[62]_i_1_n_0\
    );
\out_0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => D(20),
      Q => out_0(20),
      R => \out_0[62]_i_1_n_0\
    );
\out_0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => D(21),
      Q => out_0(21),
      R => \out_0[62]_i_1_n_0\
    );
\out_0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => D(22),
      Q => out_0(22),
      R => \out_0[62]_i_1_n_0\
    );
\out_0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => D(23),
      Q => out_0(23),
      R => \out_0[62]_i_1_n_0\
    );
\out_0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => D(24),
      Q => out_0(24),
      R => \out_0[62]_i_1_n_0\
    );
\out_0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => D(25),
      Q => out_0(25),
      R => \out_0[62]_i_1_n_0\
    );
\out_0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => D(26),
      Q => out_0(26),
      R => \out_0[62]_i_1_n_0\
    );
\out_0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => D(27),
      Q => out_0(27),
      R => \out_0[62]_i_1_n_0\
    );
\out_0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => D(28),
      Q => out_0(28),
      R => \out_0[62]_i_1_n_0\
    );
\out_0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => D(29),
      Q => out_0(29),
      R => \out_0[62]_i_1_n_0\
    );
\out_0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => D(2),
      Q => out_0(2),
      R => \out_0[62]_i_1_n_0\
    );
\out_0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => D(30),
      Q => out_0(30),
      R => \out_0[62]_i_1_n_0\
    );
\out_0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => D(31),
      Q => out_0(31),
      R => \out_0[62]_i_1_n_0\
    );
\out_0_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => D(32),
      Q => out_0(32),
      R => \out_0[62]_i_1_n_0\
    );
\out_0_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => D(33),
      Q => out_0(33),
      R => \out_0[62]_i_1_n_0\
    );
\out_0_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => D(34),
      Q => out_0(34),
      R => \out_0[62]_i_1_n_0\
    );
\out_0_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => D(35),
      Q => out_0(35),
      R => \out_0[62]_i_1_n_0\
    );
\out_0_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => D(36),
      Q => out_0(36),
      R => \out_0[62]_i_1_n_0\
    );
\out_0_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => D(37),
      Q => out_0(37),
      R => \out_0[62]_i_1_n_0\
    );
\out_0_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => D(38),
      Q => out_0(38),
      R => \out_0[62]_i_1_n_0\
    );
\out_0_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => D(39),
      Q => out_0(39),
      R => \out_0[62]_i_1_n_0\
    );
\out_0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => D(3),
      Q => out_0(3),
      R => \out_0[62]_i_1_n_0\
    );
\out_0_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => D(40),
      Q => out_0(40),
      R => \out_0[62]_i_1_n_0\
    );
\out_0_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => D(41),
      Q => out_0(41),
      R => \out_0[62]_i_1_n_0\
    );
\out_0_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => D(42),
      Q => out_0(42),
      R => \out_0[62]_i_1_n_0\
    );
\out_0_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => D(43),
      Q => out_0(43),
      R => \out_0[62]_i_1_n_0\
    );
\out_0_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => D(44),
      Q => out_0(44),
      R => \out_0[62]_i_1_n_0\
    );
\out_0_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => D(45),
      Q => out_0(45),
      R => \out_0[62]_i_1_n_0\
    );
\out_0_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => D(46),
      Q => out_0(46),
      R => \out_0[62]_i_1_n_0\
    );
\out_0_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => D(47),
      Q => out_0(47),
      R => \out_0[62]_i_1_n_0\
    );
\out_0_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => D(48),
      Q => out_0(48),
      R => \out_0[62]_i_1_n_0\
    );
\out_0_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => D(49),
      Q => out_0(49),
      R => \out_0[62]_i_1_n_0\
    );
\out_0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => D(4),
      Q => out_0(4),
      R => \out_0[62]_i_1_n_0\
    );
\out_0_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => D(50),
      Q => out_0(50),
      R => \out_0[62]_i_1_n_0\
    );
\out_0_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => D(51),
      Q => out_0(51),
      R => \out_0[62]_i_1_n_0\
    );
\out_0_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => D(52),
      Q => out_0(52),
      R => \out_0[62]_i_1_n_0\
    );
\out_0_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => D(53),
      Q => out_0(53),
      R => \out_0[62]_i_1_n_0\
    );
\out_0_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => D(54),
      Q => out_0(54),
      R => \out_0[62]_i_1_n_0\
    );
\out_0_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => D(55),
      Q => out_0(55),
      R => \out_0[62]_i_1_n_0\
    );
\out_0_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => D(56),
      Q => out_0(56),
      R => \out_0[62]_i_1_n_0\
    );
\out_0_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => D(57),
      Q => out_0(57),
      R => \out_0[62]_i_1_n_0\
    );
\out_0_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => D(58),
      Q => out_0(58),
      R => \out_0[62]_i_1_n_0\
    );
\out_0_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => D(59),
      Q => out_0(59),
      R => \out_0[62]_i_1_n_0\
    );
\out_0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => D(5),
      Q => out_0(5),
      R => \out_0[62]_i_1_n_0\
    );
\out_0_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => D(60),
      Q => out_0(60),
      R => \out_0[62]_i_1_n_0\
    );
\out_0_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => D(61),
      Q => out_0(61),
      R => \out_0[62]_i_1_n_0\
    );
\out_0_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => D(62),
      Q => out_0(62),
      R => \out_0[62]_i_1_n_0\
    );
\out_0_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => round_out(0),
      Q => out_0(63),
      R => rst
    );
\out_0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => D(6),
      Q => out_0(6),
      R => \out_0[62]_i_1_n_0\
    );
\out_0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => D(7),
      Q => out_0(7),
      R => \out_0[62]_i_1_n_0\
    );
\out_0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => D(8),
      Q => out_0(8),
      R => \out_0[62]_i_1_n_0\
    );
\out_0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => D(9),
      Q => out_0(9),
      R => \out_0[62]_i_1_n_0\
    );
\out_1[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => out_0(0),
      I1 => out_inf_trigger,
      I2 => \out_inf_reg_n_0_[51]\,
      O => \out_1[0]_i_1_n_0\
    );
\out_1[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => out_0(10),
      I1 => out_inf_trigger,
      I2 => \out_inf_reg_n_0_[51]\,
      O => \out_1[10]_i_1_n_0\
    );
\out_1[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => out_0(11),
      I1 => out_inf_trigger,
      I2 => \out_inf_reg_n_0_[51]\,
      O => \out_1[11]_i_1_n_0\
    );
\out_1[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => out_0(12),
      I1 => out_inf_trigger,
      I2 => \out_inf_reg_n_0_[51]\,
      O => \out_1[12]_i_1_n_0\
    );
\out_1[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => out_0(13),
      I1 => out_inf_trigger,
      I2 => \out_inf_reg_n_0_[51]\,
      O => \out_1[13]_i_1_n_0\
    );
\out_1[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => out_0(14),
      I1 => out_inf_trigger,
      I2 => \out_inf_reg_n_0_[51]\,
      O => \out_1[14]_i_1_n_0\
    );
\out_1[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => out_0(15),
      I1 => out_inf_trigger,
      I2 => \out_inf_reg_n_0_[51]\,
      O => \out_1[15]_i_1_n_0\
    );
\out_1[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => out_0(16),
      I1 => out_inf_trigger,
      I2 => \out_inf_reg_n_0_[51]\,
      O => \out_1[16]_i_1_n_0\
    );
\out_1[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => out_0(17),
      I1 => out_inf_trigger,
      I2 => \out_inf_reg_n_0_[51]\,
      O => \out_1[17]_i_1_n_0\
    );
\out_1[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => out_0(18),
      I1 => out_inf_trigger,
      I2 => \out_inf_reg_n_0_[51]\,
      O => \out_1[18]_i_1_n_0\
    );
\out_1[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => out_0(19),
      I1 => out_inf_trigger,
      I2 => \out_inf_reg_n_0_[51]\,
      O => \out_1[19]_i_1_n_0\
    );
\out_1[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => out_0(1),
      I1 => out_inf_trigger,
      I2 => \out_inf_reg_n_0_[51]\,
      O => \out_1[1]_i_1_n_0\
    );
\out_1[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => out_0(20),
      I1 => out_inf_trigger,
      I2 => \out_inf_reg_n_0_[51]\,
      O => \out_1[20]_i_1_n_0\
    );
\out_1[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => out_0(21),
      I1 => out_inf_trigger,
      I2 => \out_inf_reg_n_0_[51]\,
      O => \out_1[21]_i_1_n_0\
    );
\out_1[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => out_0(22),
      I1 => out_inf_trigger,
      I2 => \out_inf_reg_n_0_[51]\,
      O => \out_1[22]_i_1_n_0\
    );
\out_1[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => out_0(23),
      I1 => out_inf_trigger,
      I2 => \out_inf_reg_n_0_[51]\,
      O => \out_1[23]_i_1_n_0\
    );
\out_1[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => out_0(24),
      I1 => out_inf_trigger,
      I2 => \out_inf_reg_n_0_[51]\,
      O => \out_1[24]_i_1_n_0\
    );
\out_1[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => out_0(25),
      I1 => out_inf_trigger,
      I2 => \out_inf_reg_n_0_[51]\,
      O => \out_1[25]_i_1_n_0\
    );
\out_1[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => out_0(26),
      I1 => out_inf_trigger,
      I2 => \out_inf_reg_n_0_[51]\,
      O => \out_1[26]_i_1_n_0\
    );
\out_1[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => out_0(27),
      I1 => out_inf_trigger,
      I2 => \out_inf_reg_n_0_[51]\,
      O => \out_1[27]_i_1_n_0\
    );
\out_1[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => out_0(28),
      I1 => out_inf_trigger,
      I2 => \out_inf_reg_n_0_[51]\,
      O => \out_1[28]_i_1_n_0\
    );
\out_1[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => out_0(29),
      I1 => out_inf_trigger,
      I2 => \out_inf_reg_n_0_[51]\,
      O => \out_1[29]_i_1_n_0\
    );
\out_1[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => out_0(2),
      I1 => out_inf_trigger,
      I2 => \out_inf_reg_n_0_[51]\,
      O => \out_1[2]_i_1_n_0\
    );
\out_1[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => out_0(30),
      I1 => out_inf_trigger,
      I2 => \out_inf_reg_n_0_[51]\,
      O => \out_1[30]_i_1_n_0\
    );
\out_1[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => out_0(31),
      I1 => out_inf_trigger,
      I2 => \out_inf_reg_n_0_[51]\,
      O => \out_1[31]_i_1_n_0\
    );
\out_1[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => out_0(32),
      I1 => out_inf_trigger,
      I2 => \out_inf_reg_n_0_[51]\,
      O => \out_1[32]_i_1_n_0\
    );
\out_1[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => out_0(33),
      I1 => out_inf_trigger,
      I2 => \out_inf_reg_n_0_[51]\,
      O => \out_1[33]_i_1_n_0\
    );
\out_1[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => out_0(34),
      I1 => out_inf_trigger,
      I2 => \out_inf_reg_n_0_[51]\,
      O => \out_1[34]_i_1_n_0\
    );
\out_1[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => out_0(35),
      I1 => out_inf_trigger,
      I2 => \out_inf_reg_n_0_[51]\,
      O => \out_1[35]_i_1_n_0\
    );
\out_1[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => out_0(36),
      I1 => out_inf_trigger,
      I2 => \out_inf_reg_n_0_[51]\,
      O => \out_1[36]_i_1_n_0\
    );
\out_1[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => out_0(37),
      I1 => out_inf_trigger,
      I2 => \out_inf_reg_n_0_[51]\,
      O => \out_1[37]_i_1_n_0\
    );
\out_1[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => out_0(38),
      I1 => out_inf_trigger,
      I2 => \out_inf_reg_n_0_[51]\,
      O => \out_1[38]_i_1_n_0\
    );
\out_1[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => out_0(39),
      I1 => out_inf_trigger,
      I2 => \out_inf_reg_n_0_[51]\,
      O => \out_1[39]_i_1_n_0\
    );
\out_1[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => out_0(3),
      I1 => out_inf_trigger,
      I2 => \out_inf_reg_n_0_[51]\,
      O => \out_1[3]_i_1_n_0\
    );
\out_1[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => out_0(40),
      I1 => out_inf_trigger,
      I2 => \out_inf_reg_n_0_[51]\,
      O => \out_1[40]_i_1_n_0\
    );
\out_1[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => out_0(41),
      I1 => out_inf_trigger,
      I2 => \out_inf_reg_n_0_[51]\,
      O => \out_1[41]_i_1_n_0\
    );
\out_1[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => out_0(42),
      I1 => out_inf_trigger,
      I2 => \out_inf_reg_n_0_[51]\,
      O => \out_1[42]_i_1_n_0\
    );
\out_1[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => out_0(43),
      I1 => out_inf_trigger,
      I2 => \out_inf_reg_n_0_[51]\,
      O => \out_1[43]_i_1_n_0\
    );
\out_1[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => out_0(44),
      I1 => out_inf_trigger,
      I2 => \out_inf_reg_n_0_[51]\,
      O => \out_1[44]_i_1_n_0\
    );
\out_1[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => out_0(45),
      I1 => out_inf_trigger,
      I2 => \out_inf_reg_n_0_[51]\,
      O => \out_1[45]_i_1_n_0\
    );
\out_1[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => out_0(46),
      I1 => out_inf_trigger,
      I2 => \out_inf_reg_n_0_[51]\,
      O => \out_1[46]_i_1_n_0\
    );
\out_1[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => out_0(47),
      I1 => out_inf_trigger,
      I2 => \out_inf_reg_n_0_[51]\,
      O => \out_1[47]_i_1_n_0\
    );
\out_1[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => out_0(48),
      I1 => out_inf_trigger,
      I2 => \out_inf_reg_n_0_[51]\,
      O => \out_1[48]_i_1_n_0\
    );
\out_1[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => out_0(49),
      I1 => out_inf_trigger,
      I2 => \out_inf_reg_n_0_[51]\,
      O => \out_1[49]_i_1_n_0\
    );
\out_1[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => out_0(4),
      I1 => out_inf_trigger,
      I2 => \out_inf_reg_n_0_[51]\,
      O => \out_1[4]_i_1_n_0\
    );
\out_1[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => out_0(50),
      I1 => out_inf_trigger,
      I2 => \out_inf_reg_n_0_[51]\,
      O => \out_1[50]_i_1_n_0\
    );
\out_1[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => out_0(51),
      I1 => out_inf_trigger,
      I2 => \out_inf_reg_n_0_[51]\,
      O => \out_1[51]_i_1_n_0\
    );
\out_1[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \out_inf_reg_n_0_[52]\,
      I1 => out_inf_trigger,
      I2 => out_0(52),
      O => \out_1[52]_i_1_n_0\
    );
\out_1[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => out_0(53),
      I1 => out_inf_trigger,
      I2 => \out_inf_reg_n_0_[62]\,
      O => \out_1[53]_i_1_n_0\
    );
\out_1[54]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => out_0(54),
      I1 => out_inf_trigger,
      I2 => \out_inf_reg_n_0_[62]\,
      O => \out_1[54]_i_1_n_0\
    );
\out_1[55]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => out_0(55),
      I1 => out_inf_trigger,
      I2 => \out_inf_reg_n_0_[62]\,
      O => \out_1[55]_i_1_n_0\
    );
\out_1[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => out_0(56),
      I1 => out_inf_trigger,
      I2 => \out_inf_reg_n_0_[62]\,
      O => \out_1[56]_i_1_n_0\
    );
\out_1[57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => out_0(57),
      I1 => out_inf_trigger,
      I2 => \out_inf_reg_n_0_[62]\,
      O => \out_1[57]_i_1_n_0\
    );
\out_1[58]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => out_0(58),
      I1 => out_inf_trigger,
      I2 => \out_inf_reg_n_0_[62]\,
      O => \out_1[58]_i_1_n_0\
    );
\out_1[59]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => out_0(59),
      I1 => out_inf_trigger,
      I2 => \out_inf_reg_n_0_[62]\,
      O => \out_1[59]_i_1_n_0\
    );
\out_1[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => out_0(5),
      I1 => out_inf_trigger,
      I2 => \out_inf_reg_n_0_[51]\,
      O => \out_1[5]_i_1_n_0\
    );
\out_1[60]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => out_0(60),
      I1 => out_inf_trigger,
      I2 => \out_inf_reg_n_0_[62]\,
      O => \out_1[60]_i_1_n_0\
    );
\out_1[61]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => out_0(61),
      I1 => out_inf_trigger,
      I2 => \out_inf_reg_n_0_[62]\,
      O => \out_1[61]_i_1_n_0\
    );
\out_1[62]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => out_0(62),
      I1 => out_inf_trigger,
      I2 => \out_inf_reg_n_0_[62]\,
      O => \out_1[62]_i_1_n_0\
    );
\out_1[63]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => round_out(0),
      I1 => out_inf_trigger,
      I2 => out_0(63),
      O => \out_1[63]_i_1_n_0\
    );
\out_1[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => out_0(6),
      I1 => out_inf_trigger,
      I2 => \out_inf_reg_n_0_[51]\,
      O => \out_1[6]_i_1_n_0\
    );
\out_1[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => out_0(7),
      I1 => out_inf_trigger,
      I2 => \out_inf_reg_n_0_[51]\,
      O => \out_1[7]_i_1_n_0\
    );
\out_1[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => out_0(8),
      I1 => out_inf_trigger,
      I2 => \out_inf_reg_n_0_[51]\,
      O => \out_1[8]_i_1_n_0\
    );
\out_1[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => out_0(9),
      I1 => out_inf_trigger,
      I2 => \out_inf_reg_n_0_[51]\,
      O => \out_1[9]_i_1_n_0\
    );
\out_1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => \out_1[0]_i_1_n_0\,
      Q => out_1(0),
      R => rst
    );
\out_1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => \out_1[10]_i_1_n_0\,
      Q => out_1(10),
      R => rst
    );
\out_1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => \out_1[11]_i_1_n_0\,
      Q => out_1(11),
      R => rst
    );
\out_1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => \out_1[12]_i_1_n_0\,
      Q => out_1(12),
      R => rst
    );
\out_1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => \out_1[13]_i_1_n_0\,
      Q => out_1(13),
      R => rst
    );
\out_1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => \out_1[14]_i_1_n_0\,
      Q => out_1(14),
      R => rst
    );
\out_1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => \out_1[15]_i_1_n_0\,
      Q => out_1(15),
      R => rst
    );
\out_1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => \out_1[16]_i_1_n_0\,
      Q => out_1(16),
      R => rst
    );
\out_1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => \out_1[17]_i_1_n_0\,
      Q => out_1(17),
      R => rst
    );
\out_1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => \out_1[18]_i_1_n_0\,
      Q => out_1(18),
      R => rst
    );
\out_1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => \out_1[19]_i_1_n_0\,
      Q => out_1(19),
      R => rst
    );
\out_1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => \out_1[1]_i_1_n_0\,
      Q => out_1(1),
      R => rst
    );
\out_1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => \out_1[20]_i_1_n_0\,
      Q => out_1(20),
      R => rst
    );
\out_1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => \out_1[21]_i_1_n_0\,
      Q => out_1(21),
      R => rst
    );
\out_1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => \out_1[22]_i_1_n_0\,
      Q => out_1(22),
      R => rst
    );
\out_1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => \out_1[23]_i_1_n_0\,
      Q => out_1(23),
      R => rst
    );
\out_1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => \out_1[24]_i_1_n_0\,
      Q => out_1(24),
      R => rst
    );
\out_1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => \out_1[25]_i_1_n_0\,
      Q => out_1(25),
      R => rst
    );
\out_1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => \out_1[26]_i_1_n_0\,
      Q => out_1(26),
      R => rst
    );
\out_1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => \out_1[27]_i_1_n_0\,
      Q => out_1(27),
      R => rst
    );
\out_1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => \out_1[28]_i_1_n_0\,
      Q => out_1(28),
      R => rst
    );
\out_1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => \out_1[29]_i_1_n_0\,
      Q => out_1(29),
      R => rst
    );
\out_1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => \out_1[2]_i_1_n_0\,
      Q => out_1(2),
      R => rst
    );
\out_1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => \out_1[30]_i_1_n_0\,
      Q => out_1(30),
      R => rst
    );
\out_1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => \out_1[31]_i_1_n_0\,
      Q => out_1(31),
      R => rst
    );
\out_1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => \out_1[32]_i_1_n_0\,
      Q => out_1(32),
      R => rst
    );
\out_1_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => \out_1[33]_i_1_n_0\,
      Q => out_1(33),
      R => rst
    );
\out_1_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => \out_1[34]_i_1_n_0\,
      Q => out_1(34),
      R => rst
    );
\out_1_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => \out_1[35]_i_1_n_0\,
      Q => out_1(35),
      R => rst
    );
\out_1_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => \out_1[36]_i_1_n_0\,
      Q => out_1(36),
      R => rst
    );
\out_1_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => \out_1[37]_i_1_n_0\,
      Q => out_1(37),
      R => rst
    );
\out_1_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => \out_1[38]_i_1_n_0\,
      Q => out_1(38),
      R => rst
    );
\out_1_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => \out_1[39]_i_1_n_0\,
      Q => out_1(39),
      R => rst
    );
\out_1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => \out_1[3]_i_1_n_0\,
      Q => out_1(3),
      R => rst
    );
\out_1_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => \out_1[40]_i_1_n_0\,
      Q => out_1(40),
      R => rst
    );
\out_1_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => \out_1[41]_i_1_n_0\,
      Q => out_1(41),
      R => rst
    );
\out_1_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => \out_1[42]_i_1_n_0\,
      Q => out_1(42),
      R => rst
    );
\out_1_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => \out_1[43]_i_1_n_0\,
      Q => out_1(43),
      R => rst
    );
\out_1_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => \out_1[44]_i_1_n_0\,
      Q => out_1(44),
      R => rst
    );
\out_1_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => \out_1[45]_i_1_n_0\,
      Q => out_1(45),
      R => rst
    );
\out_1_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => \out_1[46]_i_1_n_0\,
      Q => out_1(46),
      R => rst
    );
\out_1_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => \out_1[47]_i_1_n_0\,
      Q => out_1(47),
      R => rst
    );
\out_1_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => \out_1[48]_i_1_n_0\,
      Q => out_1(48),
      R => rst
    );
\out_1_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => \out_1[49]_i_1_n_0\,
      Q => out_1(49),
      R => rst
    );
\out_1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => \out_1[4]_i_1_n_0\,
      Q => out_1(4),
      R => rst
    );
\out_1_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => \out_1[50]_i_1_n_0\,
      Q => out_1(50),
      R => rst
    );
\out_1_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => \out_1[51]_i_1_n_0\,
      Q => out_1(51),
      R => rst
    );
\out_1_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => \out_1[52]_i_1_n_0\,
      Q => out_1(52),
      R => rst
    );
\out_1_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => \out_1[53]_i_1_n_0\,
      Q => out_1(53),
      R => rst
    );
\out_1_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => \out_1[54]_i_1_n_0\,
      Q => out_1(54),
      R => rst
    );
\out_1_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => \out_1[55]_i_1_n_0\,
      Q => out_1(55),
      R => rst
    );
\out_1_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => \out_1[56]_i_1_n_0\,
      Q => out_1(56),
      R => rst
    );
\out_1_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => \out_1[57]_i_1_n_0\,
      Q => out_1(57),
      R => rst
    );
\out_1_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => \out_1[58]_i_1_n_0\,
      Q => out_1(58),
      R => rst
    );
\out_1_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => \out_1[59]_i_1_n_0\,
      Q => out_1(59),
      R => rst
    );
\out_1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => \out_1[5]_i_1_n_0\,
      Q => out_1(5),
      R => rst
    );
\out_1_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => \out_1[60]_i_1_n_0\,
      Q => out_1(60),
      R => rst
    );
\out_1_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => \out_1[61]_i_1_n_0\,
      Q => out_1(61),
      R => rst
    );
\out_1_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => \out_1[62]_i_1_n_0\,
      Q => out_1(62),
      R => rst
    );
\out_1_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => \out_1[63]_i_1_n_0\,
      Q => out_1(63),
      R => rst
    );
\out_1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => \out_1[6]_i_1_n_0\,
      Q => out_1(6),
      R => rst
    );
\out_1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => \out_1[7]_i_1_n_0\,
      Q => out_1(7),
      R => rst
    );
\out_1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => \out_1[8]_i_1_n_0\,
      Q => out_1(8),
      R => rst
    );
\out_1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => \out_1[9]_i_1_n_0\,
      Q => out_1(9),
      R => rst
    );
\out_2[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \NaN_output_reg_n_0_[0]\,
      I1 => NaN_out_trigger,
      I2 => out_1(0),
      O => \out_2[0]_i_1_n_0\
    );
\out_2[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \NaN_output_reg_n_0_[10]\,
      I1 => NaN_out_trigger,
      I2 => out_1(10),
      O => \out_2[10]_i_1_n_0\
    );
\out_2[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \NaN_output_reg_n_0_[11]\,
      I1 => NaN_out_trigger,
      I2 => out_1(11),
      O => \out_2[11]_i_1_n_0\
    );
\out_2[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \NaN_output_reg_n_0_[12]\,
      I1 => NaN_out_trigger,
      I2 => out_1(12),
      O => \out_2[12]_i_1_n_0\
    );
\out_2[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \NaN_output_reg_n_0_[13]\,
      I1 => NaN_out_trigger,
      I2 => out_1(13),
      O => \out_2[13]_i_1_n_0\
    );
\out_2[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \NaN_output_reg_n_0_[14]\,
      I1 => NaN_out_trigger,
      I2 => out_1(14),
      O => \out_2[14]_i_1_n_0\
    );
\out_2[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \NaN_output_reg_n_0_[15]\,
      I1 => NaN_out_trigger,
      I2 => out_1(15),
      O => \out_2[15]_i_1_n_0\
    );
\out_2[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \NaN_output_reg_n_0_[16]\,
      I1 => NaN_out_trigger,
      I2 => out_1(16),
      O => \out_2[16]_i_1_n_0\
    );
\out_2[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \NaN_output_reg_n_0_[17]\,
      I1 => NaN_out_trigger,
      I2 => out_1(17),
      O => \out_2[17]_i_1_n_0\
    );
\out_2[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \NaN_output_reg_n_0_[18]\,
      I1 => NaN_out_trigger,
      I2 => out_1(18),
      O => \out_2[18]_i_1_n_0\
    );
\out_2[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \NaN_output_reg_n_0_[19]\,
      I1 => NaN_out_trigger,
      I2 => out_1(19),
      O => \out_2[19]_i_1_n_0\
    );
\out_2[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \NaN_output_reg_n_0_[1]\,
      I1 => NaN_out_trigger,
      I2 => out_1(1),
      O => \out_2[1]_i_1_n_0\
    );
\out_2[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \NaN_output_reg_n_0_[20]\,
      I1 => NaN_out_trigger,
      I2 => out_1(20),
      O => \out_2[20]_i_1_n_0\
    );
\out_2[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \NaN_output_reg_n_0_[21]\,
      I1 => NaN_out_trigger,
      I2 => out_1(21),
      O => \out_2[21]_i_1_n_0\
    );
\out_2[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \NaN_output_reg_n_0_[22]\,
      I1 => NaN_out_trigger,
      I2 => out_1(22),
      O => \out_2[22]_i_1_n_0\
    );
\out_2[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \NaN_output_reg_n_0_[23]\,
      I1 => NaN_out_trigger,
      I2 => out_1(23),
      O => \out_2[23]_i_1_n_0\
    );
\out_2[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \NaN_output_reg_n_0_[24]\,
      I1 => NaN_out_trigger,
      I2 => out_1(24),
      O => \out_2[24]_i_1_n_0\
    );
\out_2[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \NaN_output_reg_n_0_[25]\,
      I1 => NaN_out_trigger,
      I2 => out_1(25),
      O => \out_2[25]_i_1_n_0\
    );
\out_2[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \NaN_output_reg_n_0_[26]\,
      I1 => NaN_out_trigger,
      I2 => out_1(26),
      O => \out_2[26]_i_1_n_0\
    );
\out_2[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \NaN_output_reg_n_0_[27]\,
      I1 => NaN_out_trigger,
      I2 => out_1(27),
      O => \out_2[27]_i_1_n_0\
    );
\out_2[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \NaN_output_reg_n_0_[28]\,
      I1 => NaN_out_trigger,
      I2 => out_1(28),
      O => \out_2[28]_i_1_n_0\
    );
\out_2[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \NaN_output_reg_n_0_[29]\,
      I1 => NaN_out_trigger,
      I2 => out_1(29),
      O => \out_2[29]_i_1_n_0\
    );
\out_2[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \NaN_output_reg_n_0_[2]\,
      I1 => NaN_out_trigger,
      I2 => out_1(2),
      O => \out_2[2]_i_1_n_0\
    );
\out_2[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \NaN_output_reg_n_0_[30]\,
      I1 => NaN_out_trigger,
      I2 => out_1(30),
      O => \out_2[30]_i_1_n_0\
    );
\out_2[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \NaN_output_reg_n_0_[31]\,
      I1 => NaN_out_trigger,
      I2 => out_1(31),
      O => \out_2[31]_i_1_n_0\
    );
\out_2[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \NaN_output_reg_n_0_[32]\,
      I1 => NaN_out_trigger,
      I2 => out_1(32),
      O => \out_2[32]_i_1_n_0\
    );
\out_2[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \NaN_output_reg_n_0_[33]\,
      I1 => NaN_out_trigger,
      I2 => out_1(33),
      O => \out_2[33]_i_1_n_0\
    );
\out_2[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \NaN_output_reg_n_0_[34]\,
      I1 => NaN_out_trigger,
      I2 => out_1(34),
      O => \out_2[34]_i_1_n_0\
    );
\out_2[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \NaN_output_reg_n_0_[35]\,
      I1 => NaN_out_trigger,
      I2 => out_1(35),
      O => \out_2[35]_i_1_n_0\
    );
\out_2[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \NaN_output_reg_n_0_[36]\,
      I1 => NaN_out_trigger,
      I2 => out_1(36),
      O => \out_2[36]_i_1_n_0\
    );
\out_2[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \NaN_output_reg_n_0_[37]\,
      I1 => NaN_out_trigger,
      I2 => out_1(37),
      O => \out_2[37]_i_1_n_0\
    );
\out_2[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \NaN_output_reg_n_0_[38]\,
      I1 => NaN_out_trigger,
      I2 => out_1(38),
      O => \out_2[38]_i_1_n_0\
    );
\out_2[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \NaN_output_reg_n_0_[39]\,
      I1 => NaN_out_trigger,
      I2 => out_1(39),
      O => \out_2[39]_i_1_n_0\
    );
\out_2[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \NaN_output_reg_n_0_[3]\,
      I1 => NaN_out_trigger,
      I2 => out_1(3),
      O => \out_2[3]_i_1_n_0\
    );
\out_2[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \NaN_output_reg_n_0_[40]\,
      I1 => NaN_out_trigger,
      I2 => out_1(40),
      O => \out_2[40]_i_1_n_0\
    );
\out_2[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \NaN_output_reg_n_0_[41]\,
      I1 => NaN_out_trigger,
      I2 => out_1(41),
      O => \out_2[41]_i_1_n_0\
    );
\out_2[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \NaN_output_reg_n_0_[42]\,
      I1 => NaN_out_trigger,
      I2 => out_1(42),
      O => \out_2[42]_i_1_n_0\
    );
\out_2[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \NaN_output_reg_n_0_[43]\,
      I1 => NaN_out_trigger,
      I2 => out_1(43),
      O => \out_2[43]_i_1_n_0\
    );
\out_2[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \NaN_output_reg_n_0_[44]\,
      I1 => NaN_out_trigger,
      I2 => out_1(44),
      O => \out_2[44]_i_1_n_0\
    );
\out_2[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \NaN_output_reg_n_0_[45]\,
      I1 => NaN_out_trigger,
      I2 => out_1(45),
      O => \out_2[45]_i_1_n_0\
    );
\out_2[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \NaN_output_reg_n_0_[46]\,
      I1 => NaN_out_trigger,
      I2 => out_1(46),
      O => \out_2[46]_i_1_n_0\
    );
\out_2[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \NaN_output_reg_n_0_[47]\,
      I1 => NaN_out_trigger,
      I2 => out_1(47),
      O => \out_2[47]_i_1_n_0\
    );
\out_2[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \NaN_output_reg_n_0_[48]\,
      I1 => NaN_out_trigger,
      I2 => out_1(48),
      O => \out_2[48]_i_1_n_0\
    );
\out_2[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \NaN_output_reg_n_0_[49]\,
      I1 => NaN_out_trigger,
      I2 => out_1(49),
      O => \out_2[49]_i_1_n_0\
    );
\out_2[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \NaN_output_reg_n_0_[4]\,
      I1 => NaN_out_trigger,
      I2 => out_1(4),
      O => \out_2[4]_i_1_n_0\
    );
\out_2[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \NaN_output_reg_n_0_[50]\,
      I1 => NaN_out_trigger,
      I2 => out_1(50),
      O => \out_2[50]_i_1_n_0\
    );
\out_2[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \NaN_output_reg_n_0_[51]\,
      I1 => NaN_out_trigger,
      I2 => out_1(51),
      O => \out_2[51]_i_1_n_0\
    );
\out_2[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => out_1(52),
      I1 => NaN_out_trigger,
      I2 => \NaN_output_reg_n_0_[62]\,
      O => \out_2[52]_i_1_n_0\
    );
\out_2[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => out_1(53),
      I1 => NaN_out_trigger,
      I2 => \NaN_output_reg_n_0_[62]\,
      O => \out_2[53]_i_1_n_0\
    );
\out_2[54]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => out_1(54),
      I1 => NaN_out_trigger,
      I2 => \NaN_output_reg_n_0_[62]\,
      O => \out_2[54]_i_1_n_0\
    );
\out_2[55]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => out_1(55),
      I1 => NaN_out_trigger,
      I2 => \NaN_output_reg_n_0_[62]\,
      O => \out_2[55]_i_1_n_0\
    );
\out_2[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => out_1(56),
      I1 => NaN_out_trigger,
      I2 => \NaN_output_reg_n_0_[62]\,
      O => \out_2[56]_i_1_n_0\
    );
\out_2[57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => out_1(57),
      I1 => NaN_out_trigger,
      I2 => \NaN_output_reg_n_0_[62]\,
      O => \out_2[57]_i_1_n_0\
    );
\out_2[58]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => out_1(58),
      I1 => NaN_out_trigger,
      I2 => \NaN_output_reg_n_0_[62]\,
      O => \out_2[58]_i_1_n_0\
    );
\out_2[59]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => out_1(59),
      I1 => NaN_out_trigger,
      I2 => \NaN_output_reg_n_0_[62]\,
      O => \out_2[59]_i_1_n_0\
    );
\out_2[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \NaN_output_reg_n_0_[5]\,
      I1 => NaN_out_trigger,
      I2 => out_1(5),
      O => \out_2[5]_i_1_n_0\
    );
\out_2[60]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => out_1(60),
      I1 => NaN_out_trigger,
      I2 => \NaN_output_reg_n_0_[62]\,
      O => \out_2[60]_i_1_n_0\
    );
\out_2[61]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => out_1(61),
      I1 => NaN_out_trigger,
      I2 => \NaN_output_reg_n_0_[62]\,
      O => \out_2[61]_i_1_n_0\
    );
\out_2[62]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => out_1(62),
      I1 => NaN_out_trigger,
      I2 => \NaN_output_reg_n_0_[62]\,
      O => \out_2[62]_i_1_n_0\
    );
\out_2[63]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => round_out(0),
      I1 => NaN_out_trigger,
      I2 => out_1(63),
      O => \out_2[63]_i_1_n_0\
    );
\out_2[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \NaN_output_reg_n_0_[6]\,
      I1 => NaN_out_trigger,
      I2 => out_1(6),
      O => \out_2[6]_i_1_n_0\
    );
\out_2[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \NaN_output_reg_n_0_[7]\,
      I1 => NaN_out_trigger,
      I2 => out_1(7),
      O => \out_2[7]_i_1_n_0\
    );
\out_2[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \NaN_output_reg_n_0_[8]\,
      I1 => NaN_out_trigger,
      I2 => out_1(8),
      O => \out_2[8]_i_1_n_0\
    );
\out_2[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \NaN_output_reg_n_0_[9]\,
      I1 => NaN_out_trigger,
      I2 => out_1(9),
      O => \out_2[9]_i_1_n_0\
    );
\out_2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => \out_2[0]_i_1_n_0\,
      Q => out_2(0),
      R => rst
    );
\out_2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => \out_2[10]_i_1_n_0\,
      Q => out_2(10),
      R => rst
    );
\out_2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => \out_2[11]_i_1_n_0\,
      Q => out_2(11),
      R => rst
    );
\out_2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => \out_2[12]_i_1_n_0\,
      Q => out_2(12),
      R => rst
    );
\out_2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => \out_2[13]_i_1_n_0\,
      Q => out_2(13),
      R => rst
    );
\out_2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => \out_2[14]_i_1_n_0\,
      Q => out_2(14),
      R => rst
    );
\out_2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => \out_2[15]_i_1_n_0\,
      Q => out_2(15),
      R => rst
    );
\out_2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => \out_2[16]_i_1_n_0\,
      Q => out_2(16),
      R => rst
    );
\out_2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => \out_2[17]_i_1_n_0\,
      Q => out_2(17),
      R => rst
    );
\out_2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => \out_2[18]_i_1_n_0\,
      Q => out_2(18),
      R => rst
    );
\out_2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => \out_2[19]_i_1_n_0\,
      Q => out_2(19),
      R => rst
    );
\out_2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => \out_2[1]_i_1_n_0\,
      Q => out_2(1),
      R => rst
    );
\out_2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => \out_2[20]_i_1_n_0\,
      Q => out_2(20),
      R => rst
    );
\out_2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => \out_2[21]_i_1_n_0\,
      Q => out_2(21),
      R => rst
    );
\out_2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => \out_2[22]_i_1_n_0\,
      Q => out_2(22),
      R => rst
    );
\out_2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => \out_2[23]_i_1_n_0\,
      Q => out_2(23),
      R => rst
    );
\out_2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => \out_2[24]_i_1_n_0\,
      Q => out_2(24),
      R => rst
    );
\out_2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => \out_2[25]_i_1_n_0\,
      Q => out_2(25),
      R => rst
    );
\out_2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => \out_2[26]_i_1_n_0\,
      Q => out_2(26),
      R => rst
    );
\out_2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => \out_2[27]_i_1_n_0\,
      Q => out_2(27),
      R => rst
    );
\out_2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => \out_2[28]_i_1_n_0\,
      Q => out_2(28),
      R => rst
    );
\out_2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => \out_2[29]_i_1_n_0\,
      Q => out_2(29),
      R => rst
    );
\out_2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => \out_2[2]_i_1_n_0\,
      Q => out_2(2),
      R => rst
    );
\out_2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => \out_2[30]_i_1_n_0\,
      Q => out_2(30),
      R => rst
    );
\out_2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => \out_2[31]_i_1_n_0\,
      Q => out_2(31),
      R => rst
    );
\out_2_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => \out_2[32]_i_1_n_0\,
      Q => out_2(32),
      R => rst
    );
\out_2_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => \out_2[33]_i_1_n_0\,
      Q => out_2(33),
      R => rst
    );
\out_2_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => \out_2[34]_i_1_n_0\,
      Q => out_2(34),
      R => rst
    );
\out_2_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => \out_2[35]_i_1_n_0\,
      Q => out_2(35),
      R => rst
    );
\out_2_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => \out_2[36]_i_1_n_0\,
      Q => out_2(36),
      R => rst
    );
\out_2_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => \out_2[37]_i_1_n_0\,
      Q => out_2(37),
      R => rst
    );
\out_2_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => \out_2[38]_i_1_n_0\,
      Q => out_2(38),
      R => rst
    );
\out_2_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => \out_2[39]_i_1_n_0\,
      Q => out_2(39),
      R => rst
    );
\out_2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => \out_2[3]_i_1_n_0\,
      Q => out_2(3),
      R => rst
    );
\out_2_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => \out_2[40]_i_1_n_0\,
      Q => out_2(40),
      R => rst
    );
\out_2_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => \out_2[41]_i_1_n_0\,
      Q => out_2(41),
      R => rst
    );
\out_2_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => \out_2[42]_i_1_n_0\,
      Q => out_2(42),
      R => rst
    );
\out_2_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => \out_2[43]_i_1_n_0\,
      Q => out_2(43),
      R => rst
    );
\out_2_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => \out_2[44]_i_1_n_0\,
      Q => out_2(44),
      R => rst
    );
\out_2_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => \out_2[45]_i_1_n_0\,
      Q => out_2(45),
      R => rst
    );
\out_2_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => \out_2[46]_i_1_n_0\,
      Q => out_2(46),
      R => rst
    );
\out_2_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => \out_2[47]_i_1_n_0\,
      Q => out_2(47),
      R => rst
    );
\out_2_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => \out_2[48]_i_1_n_0\,
      Q => out_2(48),
      R => rst
    );
\out_2_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => \out_2[49]_i_1_n_0\,
      Q => out_2(49),
      R => rst
    );
\out_2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => \out_2[4]_i_1_n_0\,
      Q => out_2(4),
      R => rst
    );
\out_2_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => \out_2[50]_i_1_n_0\,
      Q => out_2(50),
      R => rst
    );
\out_2_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => \out_2[51]_i_1_n_0\,
      Q => out_2(51),
      R => rst
    );
\out_2_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => \out_2[52]_i_1_n_0\,
      Q => out_2(52),
      R => rst
    );
\out_2_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => \out_2[53]_i_1_n_0\,
      Q => out_2(53),
      R => rst
    );
\out_2_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => \out_2[54]_i_1_n_0\,
      Q => out_2(54),
      R => rst
    );
\out_2_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => \out_2[55]_i_1_n_0\,
      Q => out_2(55),
      R => rst
    );
\out_2_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => \out_2[56]_i_1_n_0\,
      Q => out_2(56),
      R => rst
    );
\out_2_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => \out_2[57]_i_1_n_0\,
      Q => out_2(57),
      R => rst
    );
\out_2_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => \out_2[58]_i_1_n_0\,
      Q => out_2(58),
      R => rst
    );
\out_2_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => \out_2[59]_i_1_n_0\,
      Q => out_2(59),
      R => rst
    );
\out_2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => \out_2[5]_i_1_n_0\,
      Q => out_2(5),
      R => rst
    );
\out_2_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => \out_2[60]_i_1_n_0\,
      Q => out_2(60),
      R => rst
    );
\out_2_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => \out_2[61]_i_1_n_0\,
      Q => out_2(61),
      R => rst
    );
\out_2_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => \out_2[62]_i_1_n_0\,
      Q => out_2(62),
      R => rst
    );
\out_2_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => \out_2[63]_i_1_n_0\,
      Q => out_2(63),
      R => rst
    );
\out_2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => \out_2[6]_i_1_n_0\,
      Q => out_2(6),
      R => rst
    );
\out_2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => \out_2[7]_i_1_n_0\,
      Q => out_2(7),
      R => rst
    );
\out_2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => \out_2[8]_i_1_n_0\,
      Q => out_2(8),
      R => rst
    );
\out_2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => \out_2[9]_i_1_n_0\,
      Q => out_2(9),
      R => rst
    );
\out_fp_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => out_2(0),
      Q => \out_fp_reg[63]_0\(0),
      R => rst
    );
\out_fp_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => out_2(10),
      Q => \out_fp_reg[63]_0\(10),
      R => rst
    );
\out_fp_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => out_2(11),
      Q => \out_fp_reg[63]_0\(11),
      R => rst
    );
\out_fp_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => out_2(12),
      Q => \out_fp_reg[63]_0\(12),
      R => rst
    );
\out_fp_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => out_2(13),
      Q => \out_fp_reg[63]_0\(13),
      R => rst
    );
\out_fp_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => out_2(14),
      Q => \out_fp_reg[63]_0\(14),
      R => rst
    );
\out_fp_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => out_2(15),
      Q => \out_fp_reg[63]_0\(15),
      R => rst
    );
\out_fp_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => out_2(16),
      Q => \out_fp_reg[63]_0\(16),
      R => rst
    );
\out_fp_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => out_2(17),
      Q => \out_fp_reg[63]_0\(17),
      R => rst
    );
\out_fp_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => out_2(18),
      Q => \out_fp_reg[63]_0\(18),
      R => rst
    );
\out_fp_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => out_2(19),
      Q => \out_fp_reg[63]_0\(19),
      R => rst
    );
\out_fp_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => out_2(1),
      Q => \out_fp_reg[63]_0\(1),
      R => rst
    );
\out_fp_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => out_2(20),
      Q => \out_fp_reg[63]_0\(20),
      R => rst
    );
\out_fp_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => out_2(21),
      Q => \out_fp_reg[63]_0\(21),
      R => rst
    );
\out_fp_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => out_2(22),
      Q => \out_fp_reg[63]_0\(22),
      R => rst
    );
\out_fp_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => out_2(23),
      Q => \out_fp_reg[63]_0\(23),
      R => rst
    );
\out_fp_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => out_2(24),
      Q => \out_fp_reg[63]_0\(24),
      R => rst
    );
\out_fp_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => out_2(25),
      Q => \out_fp_reg[63]_0\(25),
      R => rst
    );
\out_fp_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => out_2(26),
      Q => \out_fp_reg[63]_0\(26),
      R => rst
    );
\out_fp_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => out_2(27),
      Q => \out_fp_reg[63]_0\(27),
      R => rst
    );
\out_fp_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => out_2(28),
      Q => \out_fp_reg[63]_0\(28),
      R => rst
    );
\out_fp_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => out_2(29),
      Q => \out_fp_reg[63]_0\(29),
      R => rst
    );
\out_fp_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => out_2(2),
      Q => \out_fp_reg[63]_0\(2),
      R => rst
    );
\out_fp_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => out_2(30),
      Q => \out_fp_reg[63]_0\(30),
      R => rst
    );
\out_fp_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => out_2(31),
      Q => \out_fp_reg[63]_0\(31),
      R => rst
    );
\out_fp_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => out_2(32),
      Q => \out_fp_reg[63]_0\(32),
      R => rst
    );
\out_fp_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => out_2(33),
      Q => \out_fp_reg[63]_0\(33),
      R => rst
    );
\out_fp_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => out_2(34),
      Q => \out_fp_reg[63]_0\(34),
      R => rst
    );
\out_fp_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => out_2(35),
      Q => \out_fp_reg[63]_0\(35),
      R => rst
    );
\out_fp_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => out_2(36),
      Q => \out_fp_reg[63]_0\(36),
      R => rst
    );
\out_fp_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => out_2(37),
      Q => \out_fp_reg[63]_0\(37),
      R => rst
    );
\out_fp_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => out_2(38),
      Q => \out_fp_reg[63]_0\(38),
      R => rst
    );
\out_fp_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => out_2(39),
      Q => \out_fp_reg[63]_0\(39),
      R => rst
    );
\out_fp_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => out_2(3),
      Q => \out_fp_reg[63]_0\(3),
      R => rst
    );
\out_fp_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => out_2(40),
      Q => \out_fp_reg[63]_0\(40),
      R => rst
    );
\out_fp_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => out_2(41),
      Q => \out_fp_reg[63]_0\(41),
      R => rst
    );
\out_fp_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => out_2(42),
      Q => \out_fp_reg[63]_0\(42),
      R => rst
    );
\out_fp_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => out_2(43),
      Q => \out_fp_reg[63]_0\(43),
      R => rst
    );
\out_fp_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => out_2(44),
      Q => \out_fp_reg[63]_0\(44),
      R => rst
    );
\out_fp_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => out_2(45),
      Q => \out_fp_reg[63]_0\(45),
      R => rst
    );
\out_fp_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => out_2(46),
      Q => \out_fp_reg[63]_0\(46),
      R => rst
    );
\out_fp_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => out_2(47),
      Q => \out_fp_reg[63]_0\(47),
      R => rst
    );
\out_fp_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => out_2(48),
      Q => \out_fp_reg[63]_0\(48),
      R => rst
    );
\out_fp_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => out_2(49),
      Q => \out_fp_reg[63]_0\(49),
      R => rst
    );
\out_fp_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => out_2(4),
      Q => \out_fp_reg[63]_0\(4),
      R => rst
    );
\out_fp_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => out_2(50),
      Q => \out_fp_reg[63]_0\(50),
      R => rst
    );
\out_fp_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => out_2(51),
      Q => \out_fp_reg[63]_0\(51),
      R => rst
    );
\out_fp_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => out_2(52),
      Q => \out_fp_reg[63]_0\(52),
      R => rst
    );
\out_fp_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => out_2(53),
      Q => \out_fp_reg[63]_0\(53),
      R => rst
    );
\out_fp_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => out_2(54),
      Q => \out_fp_reg[63]_0\(54),
      R => rst
    );
\out_fp_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => out_2(55),
      Q => \out_fp_reg[63]_0\(55),
      R => rst
    );
\out_fp_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => out_2(56),
      Q => \out_fp_reg[63]_0\(56),
      R => rst
    );
\out_fp_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => out_2(57),
      Q => \out_fp_reg[63]_0\(57),
      R => rst
    );
\out_fp_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => out_2(58),
      Q => \out_fp_reg[63]_0\(58),
      R => rst
    );
\out_fp_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => out_2(59),
      Q => \out_fp_reg[63]_0\(59),
      R => rst
    );
\out_fp_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => out_2(5),
      Q => \out_fp_reg[63]_0\(5),
      R => rst
    );
\out_fp_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => out_2(60),
      Q => \out_fp_reg[63]_0\(60),
      R => rst
    );
\out_fp_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => out_2(61),
      Q => \out_fp_reg[63]_0\(61),
      R => rst
    );
\out_fp_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => out_2(62),
      Q => \out_fp_reg[63]_0\(62),
      R => rst
    );
\out_fp_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => out_2(63),
      Q => \out_fp_reg[63]_0\(63),
      R => rst
    );
\out_fp_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => out_2(6),
      Q => \out_fp_reg[63]_0\(6),
      R => rst
    );
\out_fp_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => out_2(7),
      Q => \out_fp_reg[63]_0\(7),
      R => rst
    );
\out_fp_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => out_2(8),
      Q => \out_fp_reg[63]_0\(8),
      R => rst
    );
\out_fp_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => out_2(9),
      Q => \out_fp_reg[63]_0\(9),
      R => rst
    );
\out_inf[51]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44500050"
    )
        port map (
      I0 => rst,
      I1 => \inf_round_down_reg_n_0_[62]\,
      I2 => \out_inf_reg_n_0_[51]\,
      I3 => invalid_reg_0,
      I4 => p_0_in(0),
      O => \out_inf[51]_i_1_n_0\
    );
\out_inf[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"72"
    )
        port map (
      I0 => invalid_reg_0,
      I1 => p_0_in(0),
      I2 => \out_inf_reg_n_0_[52]\,
      O => \out_inf[52]_i_1_n_0\
    );
\out_inf[62]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF8C"
    )
        port map (
      I0 => \inf_round_down_reg_n_0_[62]\,
      I1 => invalid_reg_0,
      I2 => p_0_in(0),
      I3 => \out_inf_reg_n_0_[62]\,
      O => \out_inf[62]_i_1_n_0\
    );
\out_inf_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \out_inf[51]_i_1_n_0\,
      Q => \out_inf_reg_n_0_[51]\,
      R => '0'
    );
\out_inf_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \out_inf[52]_i_1_n_0\,
      Q => \out_inf_reg_n_0_[52]\,
      R => rst
    );
\out_inf_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \out_inf[62]_i_1_n_0\,
      Q => \out_inf_reg_n_0_[62]\,
      R => rst
    );
out_inf_trigger_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => out_inf_trigger_reg_0,
      I1 => div_inf,
      I2 => div_by_0,
      I3 => addsub_inf,
      I4 => mul_inf,
      I5 => exponent_final(0),
      O => out_inf_trigger0
    );
out_inf_trigger_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => out_inf_trigger0,
      Q => out_inf_trigger,
      R => rst
    );
out_neg_inf_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => out_inf_trigger,
      I1 => round_out(0),
      O => out_neg_inf0
    );
out_neg_inf_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => out_neg_inf0,
      Q => out_neg_inf,
      R => rst
    );
out_pos_inf_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => out_inf_trigger,
      I1 => round_out(0),
      O => out_pos_inf0
    );
out_pos_inf_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => out_pos_inf0,
      Q => out_pos_inf,
      R => rst
    );
overflow_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => overflow_trigger,
      Q => overflow_0,
      R => rst
    );
overflow_trigger_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => out_inf_trigger,
      I1 => NaN_input,
      O => overflow_trigger_i_1_n_0
    );
overflow_trigger_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => overflow_trigger_i_1_n_0,
      Q => overflow_trigger,
      R => rst
    );
round_to_neg_inf_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      O => \i_fpu_round/eqOp\
    );
round_to_neg_inf_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => \i_fpu_round/eqOp\,
      Q => round_to_neg_inf,
      R => rst
    );
round_to_pos_inf_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      O => round_to_pos_inf_i_1_n_0
    );
round_to_pos_inf_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => round_to_pos_inf_i_1_n_0,
      Q => round_to_pos_inf,
      R => rst
    );
round_to_zero_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      O => round_to_zero_i_1_n_0
    );
round_to_zero_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => round_to_zero_i_1_n_0,
      Q => round_to_zero,
      R => rst
    );
sub_inf_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => opa_inf,
      I1 => opb_inf,
      I2 => subtract,
      O => sub_inf0
    );
sub_inf_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => sub_inf0,
      Q => sub_inf,
      R => rst
    );
subtract_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => divide_reg_0(2),
      I1 => divide_reg_0(0),
      I2 => divide_reg_0(1),
      O => eqOp4_in
    );
subtract_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => eqOp4_in,
      Q => subtract,
      R => rst
    );
underflow_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => \^underflow_trigger\,
      Q => underflow_0,
      R => rst
    );
underflow_trigger0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => div_uf,
      I1 => mul_uf,
      I2 => div_by_inf,
      O => \underflow_trigger0__0\
    );
underflow_trigger_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => invalid_reg_0,
      D => \underflow_trigger0__0\,
      Q => \^underflow_trigger\,
      R => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity fpu_design_fpu_double_0_0_fpu_mul is
  port (
    D : out STD_LOGIC_VECTOR ( 53 downto 0 );
    \fpu_op_reg_reg[2]\ : out STD_LOGIC;
    product_lsb_reg_0 : out STD_LOGIC;
    \exponent_5_reg[10]_0\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \exponent_5_reg[11]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    mantissa_7 : in STD_LOGIC_VECTOR ( 53 downto 0 );
    \mantissa_round_reg[54]\ : in STD_LOGIC_VECTOR ( 53 downto 0 );
    addsub_sign : in STD_LOGIC;
    \exponent_round_reg[10]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \exponent_round_reg[10]_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    sign_reg_0 : in STD_LOGIC_VECTOR ( 63 downto 0 );
    sign_reg_1 : in STD_LOGIC_VECTOR ( 63 downto 0 );
    rst : in STD_LOGIC;
    sum_7_reg_0 : in STD_LOGIC;
    clk : in STD_LOGIC;
    enable_reg_1 : in STD_LOGIC;
    opb : in STD_LOGIC_VECTOR ( 16 downto 0 );
    opa : in STD_LOGIC_VECTOR ( 23 downto 0 );
    b_is_zero_reg_0 : in STD_LOGIC;
    b_is_zero_reg_1 : in STD_LOGIC;
    a_is_zero_reg_0 : in STD_LOGIC;
    a_is_zero_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of fpu_design_fpu_double_0_0_fpu_mul : entity is "fpu_mul";
end fpu_design_fpu_double_0_0_fpu_mul;

architecture STRUCTURE of fpu_design_fpu_double_0_0_fpu_mul is
  signal A : STD_LOGIC_VECTOR ( 52 to 52 );
  signal \A__0\ : STD_LOGIC_VECTOR ( 52 to 52 );
  signal C : STD_LOGIC_VECTOR ( 34 downto 0 );
  signal SHL : STD_LOGIC_VECTOR ( 105 downto 0 );
  signal SHR : STD_LOGIC_VECTOR ( 105 downto 0 );
  signal a_is_norm : STD_LOGIC;
  signal a_is_norm_i_2_n_0 : STD_LOGIC;
  signal a_is_zero : STD_LOGIC;
  signal a_is_zero_i_10_n_0 : STD_LOGIC;
  signal a_is_zero_i_11_n_0 : STD_LOGIC;
  signal a_is_zero_i_12_n_0 : STD_LOGIC;
  signal a_is_zero_i_1_n_0 : STD_LOGIC;
  signal a_is_zero_i_3_n_0 : STD_LOGIC;
  signal a_is_zero_i_4_n_0 : STD_LOGIC;
  signal a_is_zero_i_5_n_0 : STD_LOGIC;
  signal a_is_zero_i_6_n_0 : STD_LOGIC;
  signal a_is_zero_i_7_n_0 : STD_LOGIC;
  signal a_is_zero_i_8_n_0 : STD_LOGIC;
  signal a_is_zero_i_9_n_0 : STD_LOGIC;
  signal b_is_norm : STD_LOGIC;
  signal b_is_norm_i_2_n_0 : STD_LOGIC;
  signal b_is_zero : STD_LOGIC;
  signal b_is_zero_i_10_n_0 : STD_LOGIC;
  signal b_is_zero_i_11_n_0 : STD_LOGIC;
  signal b_is_zero_i_12_n_0 : STD_LOGIC;
  signal b_is_zero_i_1_n_0 : STD_LOGIC;
  signal b_is_zero_i_3_n_0 : STD_LOGIC;
  signal b_is_zero_i_4_n_0 : STD_LOGIC;
  signal b_is_zero_i_5_n_0 : STD_LOGIC;
  signal b_is_zero_i_6_n_0 : STD_LOGIC;
  signal b_is_zero_i_7_n_0 : STD_LOGIC;
  signal b_is_zero_i_8_n_0 : STD_LOGIC;
  signal b_is_zero_i_9_n_0 : STD_LOGIC;
  signal div_sign : STD_LOGIC;
  signal eqOp : STD_LOGIC;
  signal exponent_1 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \exponent_1[11]_i_2_n_0\ : STD_LOGIC;
  signal \exponent_1[11]_i_3_n_0\ : STD_LOGIC;
  signal \exponent_1[3]_i_2_n_0\ : STD_LOGIC;
  signal \exponent_1_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \exponent_1_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \exponent_1_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \exponent_1_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \exponent_1_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \exponent_1_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \exponent_1_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \exponent_1_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \exponent_1_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \exponent_1_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \exponent_1_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \exponent_2[11]_i_1_n_0\ : STD_LOGIC;
  signal \exponent_2__0\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal exponent_3 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \exponent_3[11]_i_2_n_0\ : STD_LOGIC;
  signal \exponent_3[11]_i_3_n_0\ : STD_LOGIC;
  signal \exponent_3[11]_i_4_n_0\ : STD_LOGIC;
  signal \exponent_3[11]_i_5_n_0\ : STD_LOGIC;
  signal \exponent_3[3]_i_2_n_0\ : STD_LOGIC;
  signal \exponent_3[3]_i_3_n_0\ : STD_LOGIC;
  signal \exponent_3[3]_i_4_n_0\ : STD_LOGIC;
  signal \exponent_3[3]_i_5_n_0\ : STD_LOGIC;
  signal \exponent_3[7]_i_2_n_0\ : STD_LOGIC;
  signal \exponent_3[7]_i_3_n_0\ : STD_LOGIC;
  signal \exponent_3[7]_i_4_n_0\ : STD_LOGIC;
  signal \exponent_3[7]_i_5_n_0\ : STD_LOGIC;
  signal \exponent_3_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \exponent_3_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \exponent_3_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \exponent_3_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \exponent_3_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \exponent_3_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \exponent_3_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \exponent_3_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \exponent_3_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \exponent_3_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \exponent_3_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \exponent_3_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \exponent_3_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \exponent_3_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \exponent_3_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \exponent_3_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \exponent_3_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \exponent_3_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \exponent_3_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \exponent_3_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \exponent_3_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \exponent_3_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \exponent_3_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \exponent_4[11]_i_1_n_0\ : STD_LOGIC;
  signal \exponent_4_reg_n_0_[0]\ : STD_LOGIC;
  signal \exponent_4_reg_n_0_[10]\ : STD_LOGIC;
  signal \exponent_4_reg_n_0_[11]\ : STD_LOGIC;
  signal \exponent_4_reg_n_0_[1]\ : STD_LOGIC;
  signal \exponent_4_reg_n_0_[2]\ : STD_LOGIC;
  signal \exponent_4_reg_n_0_[3]\ : STD_LOGIC;
  signal \exponent_4_reg_n_0_[4]\ : STD_LOGIC;
  signal \exponent_4_reg_n_0_[5]\ : STD_LOGIC;
  signal \exponent_4_reg_n_0_[6]\ : STD_LOGIC;
  signal \exponent_4_reg_n_0_[7]\ : STD_LOGIC;
  signal \exponent_4_reg_n_0_[8]\ : STD_LOGIC;
  signal \exponent_4_reg_n_0_[9]\ : STD_LOGIC;
  signal exponent_5 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \exponent_5[11]_i_1_n_0\ : STD_LOGIC;
  signal exponent_a : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal exponent_b : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal exponent_et_zero : STD_LOGIC;
  signal exponent_et_zero_i_2_n_0 : STD_LOGIC;
  signal exponent_et_zero_i_3_n_0 : STD_LOGIC;
  signal exponent_gt_expoffset : STD_LOGIC;
  signal exponent_gt_expoffset_i_2_n_0 : STD_LOGIC;
  signal exponent_gt_prodshift : STD_LOGIC;
  signal exponent_gt_prodshift_i_10_n_0 : STD_LOGIC;
  signal exponent_gt_prodshift_i_11_n_0 : STD_LOGIC;
  signal exponent_gt_prodshift_i_12_n_0 : STD_LOGIC;
  signal exponent_gt_prodshift_i_13_n_0 : STD_LOGIC;
  signal exponent_gt_prodshift_i_14_n_0 : STD_LOGIC;
  signal exponent_gt_prodshift_i_3_n_0 : STD_LOGIC;
  signal exponent_gt_prodshift_i_4_n_0 : STD_LOGIC;
  signal exponent_gt_prodshift_i_5_n_0 : STD_LOGIC;
  signal exponent_gt_prodshift_i_6_n_0 : STD_LOGIC;
  signal exponent_gt_prodshift_i_7_n_0 : STD_LOGIC;
  signal exponent_gt_prodshift_i_8_n_0 : STD_LOGIC;
  signal exponent_gt_prodshift_i_9_n_0 : STD_LOGIC;
  signal exponent_gt_prodshift_reg_i_1_n_2 : STD_LOGIC;
  signal exponent_gt_prodshift_reg_i_1_n_3 : STD_LOGIC;
  signal exponent_gt_prodshift_reg_i_2_n_0 : STD_LOGIC;
  signal exponent_gt_prodshift_reg_i_2_n_1 : STD_LOGIC;
  signal exponent_gt_prodshift_reg_i_2_n_2 : STD_LOGIC;
  signal exponent_gt_prodshift_reg_i_2_n_3 : STD_LOGIC;
  signal exponent_terms : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \exponent_terms[11]_i_2_n_0\ : STD_LOGIC;
  signal \exponent_terms[11]_i_3_n_0\ : STD_LOGIC;
  signal \exponent_terms[11]_i_4_n_0\ : STD_LOGIC;
  signal \exponent_terms[11]_i_5_n_0\ : STD_LOGIC;
  signal \exponent_terms[11]_i_6_n_0\ : STD_LOGIC;
  signal \exponent_terms[11]_i_7_n_0\ : STD_LOGIC;
  signal \exponent_terms[11]_i_8_n_0\ : STD_LOGIC;
  signal \exponent_terms[3]_i_2_n_0\ : STD_LOGIC;
  signal \exponent_terms[3]_i_3_n_0\ : STD_LOGIC;
  signal \exponent_terms[3]_i_4_n_0\ : STD_LOGIC;
  signal \exponent_terms[3]_i_5_n_0\ : STD_LOGIC;
  signal \exponent_terms[3]_i_6_n_0\ : STD_LOGIC;
  signal \exponent_terms[3]_i_7_n_0\ : STD_LOGIC;
  signal \exponent_terms[3]_i_8_n_0\ : STD_LOGIC;
  signal \exponent_terms[7]_i_2_n_0\ : STD_LOGIC;
  signal \exponent_terms[7]_i_3_n_0\ : STD_LOGIC;
  signal \exponent_terms[7]_i_4_n_0\ : STD_LOGIC;
  signal \exponent_terms[7]_i_5_n_0\ : STD_LOGIC;
  signal \exponent_terms[7]_i_6_n_0\ : STD_LOGIC;
  signal \exponent_terms[7]_i_7_n_0\ : STD_LOGIC;
  signal \exponent_terms[7]_i_8_n_0\ : STD_LOGIC;
  signal \exponent_terms[7]_i_9_n_0\ : STD_LOGIC;
  signal \exponent_terms_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \exponent_terms_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \exponent_terms_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \exponent_terms_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \exponent_terms_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \exponent_terms_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \exponent_terms_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \exponent_terms_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \exponent_terms_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \exponent_terms_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \exponent_terms_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal exponent_under : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \exponent_under[11]_i_2_n_0\ : STD_LOGIC;
  signal \exponent_under[11]_i_3_n_0\ : STD_LOGIC;
  signal \exponent_under[11]_i_4_n_0\ : STD_LOGIC;
  signal \exponent_under[4]_i_2_n_0\ : STD_LOGIC;
  signal \exponent_under[4]_i_3_n_0\ : STD_LOGIC;
  signal \exponent_under[4]_i_4_n_0\ : STD_LOGIC;
  signal \exponent_under[4]_i_5_n_0\ : STD_LOGIC;
  signal \exponent_under[4]_i_6_n_0\ : STD_LOGIC;
  signal \exponent_under[8]_i_2_n_0\ : STD_LOGIC;
  signal \exponent_under[8]_i_3_n_0\ : STD_LOGIC;
  signal \exponent_under[8]_i_4_n_0\ : STD_LOGIC;
  signal \exponent_under[8]_i_5_n_0\ : STD_LOGIC;
  signal \exponent_under_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \exponent_under_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \exponent_under_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \exponent_under_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \exponent_under_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \exponent_under_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \exponent_under_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \exponent_under_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \exponent_under_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \exponent_under_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \exponent_under_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \exponent_under_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \exponent_under_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \exponent_under_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \exponent_under_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \exponent_under_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \exponent_under_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \exponent_under_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \exponent_under_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \exponent_under_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \exponent_under_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal gtOp : STD_LOGIC;
  signal in_zero : STD_LOGIC;
  signal in_zero_i_1_n_0 : STD_LOGIC;
  signal minusOp : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal mul_a : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal mul_sign : STD_LOGIC;
  signal multOp : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal plusOp : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal product_1 : STD_LOGIC_VECTOR ( 105 downto 0 );
  signal \product_1[0]_i_2_n_0\ : STD_LOGIC;
  signal \product_1[0]_i_3_n_0\ : STD_LOGIC;
  signal \product_1[0]_i_4_n_0\ : STD_LOGIC;
  signal \product_1[0]_i_5_n_0\ : STD_LOGIC;
  signal \product_1[0]_i_6_n_0\ : STD_LOGIC;
  signal \product_1[0]_i_7_n_0\ : STD_LOGIC;
  signal \product_1[0]_i_8_n_0\ : STD_LOGIC;
  signal \product_1[100]_i_2_n_0\ : STD_LOGIC;
  signal \product_1[101]_i_2_n_0\ : STD_LOGIC;
  signal \product_1[101]_i_3_n_0\ : STD_LOGIC;
  signal \product_1[102]_i_2_n_0\ : STD_LOGIC;
  signal \product_1[103]_i_2_n_0\ : STD_LOGIC;
  signal \product_1[104]_i_2_n_0\ : STD_LOGIC;
  signal \product_1[104]_i_3_n_0\ : STD_LOGIC;
  signal \product_1[104]_i_4_n_0\ : STD_LOGIC;
  signal \product_1[105]_i_2_n_0\ : STD_LOGIC;
  signal \product_1[105]_i_3_n_0\ : STD_LOGIC;
  signal \product_1[105]_i_4_n_0\ : STD_LOGIC;
  signal \product_1[10]_i_2_n_0\ : STD_LOGIC;
  signal \product_1[10]_i_3_n_0\ : STD_LOGIC;
  signal \product_1[10]_i_4_n_0\ : STD_LOGIC;
  signal \product_1[11]_i_2_n_0\ : STD_LOGIC;
  signal \product_1[11]_i_3_n_0\ : STD_LOGIC;
  signal \product_1[11]_i_4_n_0\ : STD_LOGIC;
  signal \product_1[12]_i_2_n_0\ : STD_LOGIC;
  signal \product_1[12]_i_3_n_0\ : STD_LOGIC;
  signal \product_1[12]_i_4_n_0\ : STD_LOGIC;
  signal \product_1[13]_i_2_n_0\ : STD_LOGIC;
  signal \product_1[13]_i_3_n_0\ : STD_LOGIC;
  signal \product_1[13]_i_4_n_0\ : STD_LOGIC;
  signal \product_1[14]_i_2_n_0\ : STD_LOGIC;
  signal \product_1[14]_i_3_n_0\ : STD_LOGIC;
  signal \product_1[14]_i_4_n_0\ : STD_LOGIC;
  signal \product_1[15]_i_2_n_0\ : STD_LOGIC;
  signal \product_1[15]_i_3_n_0\ : STD_LOGIC;
  signal \product_1[15]_i_4_n_0\ : STD_LOGIC;
  signal \product_1[16]_i_2_n_0\ : STD_LOGIC;
  signal \product_1[16]_i_3_n_0\ : STD_LOGIC;
  signal \product_1[16]_i_4_n_0\ : STD_LOGIC;
  signal \product_1[17]_i_2_n_0\ : STD_LOGIC;
  signal \product_1[17]_i_3_n_0\ : STD_LOGIC;
  signal \product_1[17]_i_4_n_0\ : STD_LOGIC;
  signal \product_1[18]_i_2_n_0\ : STD_LOGIC;
  signal \product_1[18]_i_3_n_0\ : STD_LOGIC;
  signal \product_1[18]_i_4_n_0\ : STD_LOGIC;
  signal \product_1[19]_i_2_n_0\ : STD_LOGIC;
  signal \product_1[19]_i_3_n_0\ : STD_LOGIC;
  signal \product_1[19]_i_4_n_0\ : STD_LOGIC;
  signal \product_1[1]_i_2_n_0\ : STD_LOGIC;
  signal \product_1[1]_i_3_n_0\ : STD_LOGIC;
  signal \product_1[1]_i_4_n_0\ : STD_LOGIC;
  signal \product_1[20]_i_2_n_0\ : STD_LOGIC;
  signal \product_1[20]_i_3_n_0\ : STD_LOGIC;
  signal \product_1[20]_i_4_n_0\ : STD_LOGIC;
  signal \product_1[21]_i_2_n_0\ : STD_LOGIC;
  signal \product_1[21]_i_3_n_0\ : STD_LOGIC;
  signal \product_1[21]_i_4_n_0\ : STD_LOGIC;
  signal \product_1[22]_i_2_n_0\ : STD_LOGIC;
  signal \product_1[22]_i_3_n_0\ : STD_LOGIC;
  signal \product_1[22]_i_4_n_0\ : STD_LOGIC;
  signal \product_1[23]_i_2_n_0\ : STD_LOGIC;
  signal \product_1[23]_i_3_n_0\ : STD_LOGIC;
  signal \product_1[23]_i_4_n_0\ : STD_LOGIC;
  signal \product_1[24]_i_2_n_0\ : STD_LOGIC;
  signal \product_1[24]_i_3_n_0\ : STD_LOGIC;
  signal \product_1[24]_i_4_n_0\ : STD_LOGIC;
  signal \product_1[25]_i_2_n_0\ : STD_LOGIC;
  signal \product_1[25]_i_3_n_0\ : STD_LOGIC;
  signal \product_1[25]_i_4_n_0\ : STD_LOGIC;
  signal \product_1[26]_i_2_n_0\ : STD_LOGIC;
  signal \product_1[26]_i_3_n_0\ : STD_LOGIC;
  signal \product_1[26]_i_4_n_0\ : STD_LOGIC;
  signal \product_1[27]_i_2_n_0\ : STD_LOGIC;
  signal \product_1[27]_i_3_n_0\ : STD_LOGIC;
  signal \product_1[27]_i_4_n_0\ : STD_LOGIC;
  signal \product_1[28]_i_2_n_0\ : STD_LOGIC;
  signal \product_1[28]_i_3_n_0\ : STD_LOGIC;
  signal \product_1[28]_i_4_n_0\ : STD_LOGIC;
  signal \product_1[29]_i_2_n_0\ : STD_LOGIC;
  signal \product_1[29]_i_3_n_0\ : STD_LOGIC;
  signal \product_1[29]_i_4_n_0\ : STD_LOGIC;
  signal \product_1[2]_i_2_n_0\ : STD_LOGIC;
  signal \product_1[2]_i_3_n_0\ : STD_LOGIC;
  signal \product_1[2]_i_4_n_0\ : STD_LOGIC;
  signal \product_1[30]_i_2_n_0\ : STD_LOGIC;
  signal \product_1[30]_i_3_n_0\ : STD_LOGIC;
  signal \product_1[30]_i_4_n_0\ : STD_LOGIC;
  signal \product_1[31]_i_2_n_0\ : STD_LOGIC;
  signal \product_1[31]_i_3_n_0\ : STD_LOGIC;
  signal \product_1[31]_i_4_n_0\ : STD_LOGIC;
  signal \product_1[32]_i_2_n_0\ : STD_LOGIC;
  signal \product_1[32]_i_3_n_0\ : STD_LOGIC;
  signal \product_1[32]_i_4_n_0\ : STD_LOGIC;
  signal \product_1[33]_i_2_n_0\ : STD_LOGIC;
  signal \product_1[33]_i_3_n_0\ : STD_LOGIC;
  signal \product_1[33]_i_4_n_0\ : STD_LOGIC;
  signal \product_1[34]_i_2_n_0\ : STD_LOGIC;
  signal \product_1[34]_i_3_n_0\ : STD_LOGIC;
  signal \product_1[34]_i_4_n_0\ : STD_LOGIC;
  signal \product_1[35]_i_2_n_0\ : STD_LOGIC;
  signal \product_1[35]_i_3_n_0\ : STD_LOGIC;
  signal \product_1[35]_i_4_n_0\ : STD_LOGIC;
  signal \product_1[36]_i_2_n_0\ : STD_LOGIC;
  signal \product_1[36]_i_3_n_0\ : STD_LOGIC;
  signal \product_1[36]_i_4_n_0\ : STD_LOGIC;
  signal \product_1[37]_i_2_n_0\ : STD_LOGIC;
  signal \product_1[37]_i_3_n_0\ : STD_LOGIC;
  signal \product_1[37]_i_4_n_0\ : STD_LOGIC;
  signal \product_1[38]_i_2_n_0\ : STD_LOGIC;
  signal \product_1[38]_i_3_n_0\ : STD_LOGIC;
  signal \product_1[38]_i_4_n_0\ : STD_LOGIC;
  signal \product_1[39]_i_2_n_0\ : STD_LOGIC;
  signal \product_1[39]_i_3_n_0\ : STD_LOGIC;
  signal \product_1[39]_i_4_n_0\ : STD_LOGIC;
  signal \product_1[3]_i_2_n_0\ : STD_LOGIC;
  signal \product_1[3]_i_3_n_0\ : STD_LOGIC;
  signal \product_1[3]_i_4_n_0\ : STD_LOGIC;
  signal \product_1[40]_i_2_n_0\ : STD_LOGIC;
  signal \product_1[40]_i_3_n_0\ : STD_LOGIC;
  signal \product_1[40]_i_4_n_0\ : STD_LOGIC;
  signal \product_1[41]_i_2_n_0\ : STD_LOGIC;
  signal \product_1[41]_i_3_n_0\ : STD_LOGIC;
  signal \product_1[41]_i_4_n_0\ : STD_LOGIC;
  signal \product_1[42]_i_2_n_0\ : STD_LOGIC;
  signal \product_1[42]_i_3_n_0\ : STD_LOGIC;
  signal \product_1[42]_i_4_n_0\ : STD_LOGIC;
  signal \product_1[42]_i_5_n_0\ : STD_LOGIC;
  signal \product_1[43]_i_2_n_0\ : STD_LOGIC;
  signal \product_1[43]_i_3_n_0\ : STD_LOGIC;
  signal \product_1[43]_i_4_n_0\ : STD_LOGIC;
  signal \product_1[43]_i_5_n_0\ : STD_LOGIC;
  signal \product_1[44]_i_2_n_0\ : STD_LOGIC;
  signal \product_1[44]_i_3_n_0\ : STD_LOGIC;
  signal \product_1[44]_i_4_n_0\ : STD_LOGIC;
  signal \product_1[44]_i_5_n_0\ : STD_LOGIC;
  signal \product_1[45]_i_2_n_0\ : STD_LOGIC;
  signal \product_1[45]_i_3_n_0\ : STD_LOGIC;
  signal \product_1[45]_i_4_n_0\ : STD_LOGIC;
  signal \product_1[45]_i_5_n_0\ : STD_LOGIC;
  signal \product_1[46]_i_2_n_0\ : STD_LOGIC;
  signal \product_1[46]_i_3_n_0\ : STD_LOGIC;
  signal \product_1[46]_i_4_n_0\ : STD_LOGIC;
  signal \product_1[46]_i_5_n_0\ : STD_LOGIC;
  signal \product_1[47]_i_2_n_0\ : STD_LOGIC;
  signal \product_1[47]_i_3_n_0\ : STD_LOGIC;
  signal \product_1[47]_i_4_n_0\ : STD_LOGIC;
  signal \product_1[47]_i_5_n_0\ : STD_LOGIC;
  signal \product_1[48]_i_2_n_0\ : STD_LOGIC;
  signal \product_1[48]_i_3_n_0\ : STD_LOGIC;
  signal \product_1[48]_i_4_n_0\ : STD_LOGIC;
  signal \product_1[48]_i_5_n_0\ : STD_LOGIC;
  signal \product_1[49]_i_2_n_0\ : STD_LOGIC;
  signal \product_1[49]_i_3_n_0\ : STD_LOGIC;
  signal \product_1[49]_i_4_n_0\ : STD_LOGIC;
  signal \product_1[49]_i_5_n_0\ : STD_LOGIC;
  signal \product_1[4]_i_2_n_0\ : STD_LOGIC;
  signal \product_1[4]_i_3_n_0\ : STD_LOGIC;
  signal \product_1[4]_i_4_n_0\ : STD_LOGIC;
  signal \product_1[50]_i_2_n_0\ : STD_LOGIC;
  signal \product_1[50]_i_3_n_0\ : STD_LOGIC;
  signal \product_1[50]_i_4_n_0\ : STD_LOGIC;
  signal \product_1[50]_i_5_n_0\ : STD_LOGIC;
  signal \product_1[51]_i_2_n_0\ : STD_LOGIC;
  signal \product_1[51]_i_3_n_0\ : STD_LOGIC;
  signal \product_1[51]_i_4_n_0\ : STD_LOGIC;
  signal \product_1[51]_i_5_n_0\ : STD_LOGIC;
  signal \product_1[52]_i_2_n_0\ : STD_LOGIC;
  signal \product_1[52]_i_3_n_0\ : STD_LOGIC;
  signal \product_1[52]_i_4_n_0\ : STD_LOGIC;
  signal \product_1[52]_i_5_n_0\ : STD_LOGIC;
  signal \product_1[53]_i_2_n_0\ : STD_LOGIC;
  signal \product_1[53]_i_3_n_0\ : STD_LOGIC;
  signal \product_1[53]_i_4_n_0\ : STD_LOGIC;
  signal \product_1[53]_i_5_n_0\ : STD_LOGIC;
  signal \product_1[54]_i_2_n_0\ : STD_LOGIC;
  signal \product_1[54]_i_3_n_0\ : STD_LOGIC;
  signal \product_1[54]_i_4_n_0\ : STD_LOGIC;
  signal \product_1[54]_i_5_n_0\ : STD_LOGIC;
  signal \product_1[54]_i_6_n_0\ : STD_LOGIC;
  signal \product_1[55]_i_2_n_0\ : STD_LOGIC;
  signal \product_1[55]_i_3_n_0\ : STD_LOGIC;
  signal \product_1[55]_i_4_n_0\ : STD_LOGIC;
  signal \product_1[55]_i_5_n_0\ : STD_LOGIC;
  signal \product_1[55]_i_6_n_0\ : STD_LOGIC;
  signal \product_1[56]_i_2_n_0\ : STD_LOGIC;
  signal \product_1[56]_i_3_n_0\ : STD_LOGIC;
  signal \product_1[56]_i_4_n_0\ : STD_LOGIC;
  signal \product_1[56]_i_5_n_0\ : STD_LOGIC;
  signal \product_1[56]_i_6_n_0\ : STD_LOGIC;
  signal \product_1[57]_i_2_n_0\ : STD_LOGIC;
  signal \product_1[57]_i_3_n_0\ : STD_LOGIC;
  signal \product_1[57]_i_4_n_0\ : STD_LOGIC;
  signal \product_1[57]_i_5_n_0\ : STD_LOGIC;
  signal \product_1[57]_i_6_n_0\ : STD_LOGIC;
  signal \product_1[58]_i_2_n_0\ : STD_LOGIC;
  signal \product_1[58]_i_3_n_0\ : STD_LOGIC;
  signal \product_1[59]_i_2_n_0\ : STD_LOGIC;
  signal \product_1[59]_i_3_n_0\ : STD_LOGIC;
  signal \product_1[59]_i_4_n_0\ : STD_LOGIC;
  signal \product_1[5]_i_2_n_0\ : STD_LOGIC;
  signal \product_1[5]_i_3_n_0\ : STD_LOGIC;
  signal \product_1[5]_i_4_n_0\ : STD_LOGIC;
  signal \product_1[60]_i_2_n_0\ : STD_LOGIC;
  signal \product_1[60]_i_3_n_0\ : STD_LOGIC;
  signal \product_1[61]_i_2_n_0\ : STD_LOGIC;
  signal \product_1[61]_i_3_n_0\ : STD_LOGIC;
  signal \product_1[61]_i_4_n_0\ : STD_LOGIC;
  signal \product_1[62]_i_2_n_0\ : STD_LOGIC;
  signal \product_1[62]_i_3_n_0\ : STD_LOGIC;
  signal \product_1[63]_i_2_n_0\ : STD_LOGIC;
  signal \product_1[63]_i_3_n_0\ : STD_LOGIC;
  signal \product_1[63]_i_4_n_0\ : STD_LOGIC;
  signal \product_1[64]_i_2_n_0\ : STD_LOGIC;
  signal \product_1[64]_i_3_n_0\ : STD_LOGIC;
  signal \product_1[65]_i_2_n_0\ : STD_LOGIC;
  signal \product_1[65]_i_3_n_0\ : STD_LOGIC;
  signal \product_1[65]_i_4_n_0\ : STD_LOGIC;
  signal \product_1[66]_i_2_n_0\ : STD_LOGIC;
  signal \product_1[66]_i_3_n_0\ : STD_LOGIC;
  signal \product_1[67]_i_2_n_0\ : STD_LOGIC;
  signal \product_1[67]_i_3_n_0\ : STD_LOGIC;
  signal \product_1[67]_i_4_n_0\ : STD_LOGIC;
  signal \product_1[68]_i_2_n_0\ : STD_LOGIC;
  signal \product_1[68]_i_3_n_0\ : STD_LOGIC;
  signal \product_1[69]_i_2_n_0\ : STD_LOGIC;
  signal \product_1[69]_i_3_n_0\ : STD_LOGIC;
  signal \product_1[69]_i_4_n_0\ : STD_LOGIC;
  signal \product_1[6]_i_2_n_0\ : STD_LOGIC;
  signal \product_1[6]_i_3_n_0\ : STD_LOGIC;
  signal \product_1[6]_i_4_n_0\ : STD_LOGIC;
  signal \product_1[70]_i_2_n_0\ : STD_LOGIC;
  signal \product_1[70]_i_3_n_0\ : STD_LOGIC;
  signal \product_1[71]_i_2_n_0\ : STD_LOGIC;
  signal \product_1[71]_i_3_n_0\ : STD_LOGIC;
  signal \product_1[71]_i_4_n_0\ : STD_LOGIC;
  signal \product_1[72]_i_2_n_0\ : STD_LOGIC;
  signal \product_1[72]_i_3_n_0\ : STD_LOGIC;
  signal \product_1[73]_i_2_n_0\ : STD_LOGIC;
  signal \product_1[73]_i_3_n_0\ : STD_LOGIC;
  signal \product_1[73]_i_4_n_0\ : STD_LOGIC;
  signal \product_1[74]_i_10_n_0\ : STD_LOGIC;
  signal \product_1[74]_i_11_n_0\ : STD_LOGIC;
  signal \product_1[74]_i_2_n_0\ : STD_LOGIC;
  signal \product_1[74]_i_3_n_0\ : STD_LOGIC;
  signal \product_1[74]_i_4_n_0\ : STD_LOGIC;
  signal \product_1[74]_i_5_n_0\ : STD_LOGIC;
  signal \product_1[74]_i_6_n_0\ : STD_LOGIC;
  signal \product_1[74]_i_7_n_0\ : STD_LOGIC;
  signal \product_1[74]_i_8_n_0\ : STD_LOGIC;
  signal \product_1[74]_i_9_n_0\ : STD_LOGIC;
  signal \product_1[75]_i_2_n_0\ : STD_LOGIC;
  signal \product_1[75]_i_3_n_0\ : STD_LOGIC;
  signal \product_1[75]_i_4_n_0\ : STD_LOGIC;
  signal \product_1[75]_i_5_n_0\ : STD_LOGIC;
  signal \product_1[75]_i_6_n_0\ : STD_LOGIC;
  signal \product_1[76]_i_2_n_0\ : STD_LOGIC;
  signal \product_1[77]_i_2_n_0\ : STD_LOGIC;
  signal \product_1[77]_i_3_n_0\ : STD_LOGIC;
  signal \product_1[77]_i_4_n_0\ : STD_LOGIC;
  signal \product_1[77]_i_5_n_0\ : STD_LOGIC;
  signal \product_1[77]_i_6_n_0\ : STD_LOGIC;
  signal \product_1[78]_i_2_n_0\ : STD_LOGIC;
  signal \product_1[78]_i_3_n_0\ : STD_LOGIC;
  signal \product_1[79]_i_2_n_0\ : STD_LOGIC;
  signal \product_1[79]_i_3_n_0\ : STD_LOGIC;
  signal \product_1[79]_i_4_n_0\ : STD_LOGIC;
  signal \product_1[7]_i_2_n_0\ : STD_LOGIC;
  signal \product_1[7]_i_3_n_0\ : STD_LOGIC;
  signal \product_1[7]_i_4_n_0\ : STD_LOGIC;
  signal \product_1[80]_i_2_n_0\ : STD_LOGIC;
  signal \product_1[80]_i_3_n_0\ : STD_LOGIC;
  signal \product_1[81]_i_2_n_0\ : STD_LOGIC;
  signal \product_1[81]_i_3_n_0\ : STD_LOGIC;
  signal \product_1[81]_i_4_n_0\ : STD_LOGIC;
  signal \product_1[82]_i_2_n_0\ : STD_LOGIC;
  signal \product_1[82]_i_3_n_0\ : STD_LOGIC;
  signal \product_1[83]_i_2_n_0\ : STD_LOGIC;
  signal \product_1[83]_i_3_n_0\ : STD_LOGIC;
  signal \product_1[84]_i_2_n_0\ : STD_LOGIC;
  signal \product_1[84]_i_3_n_0\ : STD_LOGIC;
  signal \product_1[85]_i_2_n_0\ : STD_LOGIC;
  signal \product_1[85]_i_3_n_0\ : STD_LOGIC;
  signal \product_1[86]_i_2_n_0\ : STD_LOGIC;
  signal \product_1[86]_i_3_n_0\ : STD_LOGIC;
  signal \product_1[87]_i_2_n_0\ : STD_LOGIC;
  signal \product_1[87]_i_3_n_0\ : STD_LOGIC;
  signal \product_1[88]_i_2_n_0\ : STD_LOGIC;
  signal \product_1[88]_i_3_n_0\ : STD_LOGIC;
  signal \product_1[89]_i_2_n_0\ : STD_LOGIC;
  signal \product_1[89]_i_3_n_0\ : STD_LOGIC;
  signal \product_1[8]_i_2_n_0\ : STD_LOGIC;
  signal \product_1[8]_i_3_n_0\ : STD_LOGIC;
  signal \product_1[8]_i_4_n_0\ : STD_LOGIC;
  signal \product_1[90]_i_2_n_0\ : STD_LOGIC;
  signal \product_1[90]_i_3_n_0\ : STD_LOGIC;
  signal \product_1[91]_i_2_n_0\ : STD_LOGIC;
  signal \product_1[91]_i_3_n_0\ : STD_LOGIC;
  signal \product_1[91]_i_4_n_0\ : STD_LOGIC;
  signal \product_1[92]_i_2_n_0\ : STD_LOGIC;
  signal \product_1[92]_i_3_n_0\ : STD_LOGIC;
  signal \product_1[93]_i_2_n_0\ : STD_LOGIC;
  signal \product_1[93]_i_3_n_0\ : STD_LOGIC;
  signal \product_1[93]_i_4_n_0\ : STD_LOGIC;
  signal \product_1[94]_i_2_n_0\ : STD_LOGIC;
  signal \product_1[94]_i_3_n_0\ : STD_LOGIC;
  signal \product_1[95]_i_2_n_0\ : STD_LOGIC;
  signal \product_1[95]_i_3_n_0\ : STD_LOGIC;
  signal \product_1[96]_i_2_n_0\ : STD_LOGIC;
  signal \product_1[96]_i_3_n_0\ : STD_LOGIC;
  signal \product_1[97]_i_2_n_0\ : STD_LOGIC;
  signal \product_1[97]_i_3_n_0\ : STD_LOGIC;
  signal \product_1[98]_i_2_n_0\ : STD_LOGIC;
  signal \product_1[98]_i_3_n_0\ : STD_LOGIC;
  signal \product_1[99]_i_2_n_0\ : STD_LOGIC;
  signal \product_1[99]_i_3_n_0\ : STD_LOGIC;
  signal \product_1[9]_i_2_n_0\ : STD_LOGIC;
  signal \product_1[9]_i_3_n_0\ : STD_LOGIC;
  signal \product_1[9]_i_4_n_0\ : STD_LOGIC;
  signal product_2 : STD_LOGIC_VECTOR ( 105 downto 0 );
  signal \product_2[0]_i_1_n_0\ : STD_LOGIC;
  signal \product_2[100]_i_1_n_0\ : STD_LOGIC;
  signal \product_2[101]_i_1_n_0\ : STD_LOGIC;
  signal \product_2[102]_i_1_n_0\ : STD_LOGIC;
  signal \product_2[103]_i_1_n_0\ : STD_LOGIC;
  signal \product_2[104]_i_1_n_0\ : STD_LOGIC;
  signal \product_2[105]_i_1_n_0\ : STD_LOGIC;
  signal \product_2[10]_i_1_n_0\ : STD_LOGIC;
  signal \product_2[11]_i_1_n_0\ : STD_LOGIC;
  signal \product_2[12]_i_1_n_0\ : STD_LOGIC;
  signal \product_2[13]_i_1_n_0\ : STD_LOGIC;
  signal \product_2[14]_i_1_n_0\ : STD_LOGIC;
  signal \product_2[15]_i_1_n_0\ : STD_LOGIC;
  signal \product_2[16]_i_1_n_0\ : STD_LOGIC;
  signal \product_2[17]_i_1_n_0\ : STD_LOGIC;
  signal \product_2[18]_i_1_n_0\ : STD_LOGIC;
  signal \product_2[19]_i_1_n_0\ : STD_LOGIC;
  signal \product_2[1]_i_1_n_0\ : STD_LOGIC;
  signal \product_2[20]_i_1_n_0\ : STD_LOGIC;
  signal \product_2[21]_i_1_n_0\ : STD_LOGIC;
  signal \product_2[22]_i_1_n_0\ : STD_LOGIC;
  signal \product_2[23]_i_1_n_0\ : STD_LOGIC;
  signal \product_2[24]_i_1_n_0\ : STD_LOGIC;
  signal \product_2[25]_i_1_n_0\ : STD_LOGIC;
  signal \product_2[26]_i_1_n_0\ : STD_LOGIC;
  signal \product_2[27]_i_1_n_0\ : STD_LOGIC;
  signal \product_2[28]_i_1_n_0\ : STD_LOGIC;
  signal \product_2[29]_i_1_n_0\ : STD_LOGIC;
  signal \product_2[2]_i_1_n_0\ : STD_LOGIC;
  signal \product_2[30]_i_1_n_0\ : STD_LOGIC;
  signal \product_2[31]_i_1_n_0\ : STD_LOGIC;
  signal \product_2[32]_i_1_n_0\ : STD_LOGIC;
  signal \product_2[33]_i_1_n_0\ : STD_LOGIC;
  signal \product_2[34]_i_1_n_0\ : STD_LOGIC;
  signal \product_2[35]_i_1_n_0\ : STD_LOGIC;
  signal \product_2[36]_i_1_n_0\ : STD_LOGIC;
  signal \product_2[37]_i_1_n_0\ : STD_LOGIC;
  signal \product_2[38]_i_1_n_0\ : STD_LOGIC;
  signal \product_2[39]_i_1_n_0\ : STD_LOGIC;
  signal \product_2[3]_i_1_n_0\ : STD_LOGIC;
  signal \product_2[40]_i_1_n_0\ : STD_LOGIC;
  signal \product_2[41]_i_1_n_0\ : STD_LOGIC;
  signal \product_2[42]_i_1_n_0\ : STD_LOGIC;
  signal \product_2[43]_i_1_n_0\ : STD_LOGIC;
  signal \product_2[44]_i_1_n_0\ : STD_LOGIC;
  signal \product_2[45]_i_1_n_0\ : STD_LOGIC;
  signal \product_2[46]_i_1_n_0\ : STD_LOGIC;
  signal \product_2[47]_i_1_n_0\ : STD_LOGIC;
  signal \product_2[48]_i_1_n_0\ : STD_LOGIC;
  signal \product_2[49]_i_1_n_0\ : STD_LOGIC;
  signal \product_2[4]_i_1_n_0\ : STD_LOGIC;
  signal \product_2[50]_i_1_n_0\ : STD_LOGIC;
  signal \product_2[51]_i_1_n_0\ : STD_LOGIC;
  signal \product_2[52]_i_1_n_0\ : STD_LOGIC;
  signal \product_2[53]_i_1_n_0\ : STD_LOGIC;
  signal \product_2[54]_i_1_n_0\ : STD_LOGIC;
  signal \product_2[55]_i_1_n_0\ : STD_LOGIC;
  signal \product_2[56]_i_1_n_0\ : STD_LOGIC;
  signal \product_2[57]_i_1_n_0\ : STD_LOGIC;
  signal \product_2[58]_i_1_n_0\ : STD_LOGIC;
  signal \product_2[59]_i_1_n_0\ : STD_LOGIC;
  signal \product_2[5]_i_1_n_0\ : STD_LOGIC;
  signal \product_2[60]_i_1_n_0\ : STD_LOGIC;
  signal \product_2[61]_i_1_n_0\ : STD_LOGIC;
  signal \product_2[62]_i_1_n_0\ : STD_LOGIC;
  signal \product_2[63]_i_1_n_0\ : STD_LOGIC;
  signal \product_2[64]_i_1_n_0\ : STD_LOGIC;
  signal \product_2[65]_i_1_n_0\ : STD_LOGIC;
  signal \product_2[66]_i_1_n_0\ : STD_LOGIC;
  signal \product_2[67]_i_1_n_0\ : STD_LOGIC;
  signal \product_2[68]_i_1_n_0\ : STD_LOGIC;
  signal \product_2[69]_i_1_n_0\ : STD_LOGIC;
  signal \product_2[6]_i_1_n_0\ : STD_LOGIC;
  signal \product_2[70]_i_1_n_0\ : STD_LOGIC;
  signal \product_2[71]_i_1_n_0\ : STD_LOGIC;
  signal \product_2[72]_i_1_n_0\ : STD_LOGIC;
  signal \product_2[73]_i_1_n_0\ : STD_LOGIC;
  signal \product_2[74]_i_1_n_0\ : STD_LOGIC;
  signal \product_2[75]_i_1_n_0\ : STD_LOGIC;
  signal \product_2[76]_i_1_n_0\ : STD_LOGIC;
  signal \product_2[77]_i_1_n_0\ : STD_LOGIC;
  signal \product_2[78]_i_1_n_0\ : STD_LOGIC;
  signal \product_2[79]_i_1_n_0\ : STD_LOGIC;
  signal \product_2[7]_i_1_n_0\ : STD_LOGIC;
  signal \product_2[80]_i_1_n_0\ : STD_LOGIC;
  signal \product_2[81]_i_1_n_0\ : STD_LOGIC;
  signal \product_2[82]_i_1_n_0\ : STD_LOGIC;
  signal \product_2[83]_i_1_n_0\ : STD_LOGIC;
  signal \product_2[84]_i_1_n_0\ : STD_LOGIC;
  signal \product_2[85]_i_1_n_0\ : STD_LOGIC;
  signal \product_2[86]_i_1_n_0\ : STD_LOGIC;
  signal \product_2[87]_i_1_n_0\ : STD_LOGIC;
  signal \product_2[88]_i_1_n_0\ : STD_LOGIC;
  signal \product_2[89]_i_1_n_0\ : STD_LOGIC;
  signal \product_2[8]_i_1_n_0\ : STD_LOGIC;
  signal \product_2[90]_i_1_n_0\ : STD_LOGIC;
  signal \product_2[91]_i_1_n_0\ : STD_LOGIC;
  signal \product_2[92]_i_1_n_0\ : STD_LOGIC;
  signal \product_2[93]_i_1_n_0\ : STD_LOGIC;
  signal \product_2[94]_i_1_n_0\ : STD_LOGIC;
  signal \product_2[95]_i_1_n_0\ : STD_LOGIC;
  signal \product_2[96]_i_1_n_0\ : STD_LOGIC;
  signal \product_2[97]_i_1_n_0\ : STD_LOGIC;
  signal \product_2[98]_i_1_n_0\ : STD_LOGIC;
  signal \product_2[99]_i_1_n_0\ : STD_LOGIC;
  signal \product_2[9]_i_1_n_0\ : STD_LOGIC;
  signal product_3 : STD_LOGIC_VECTOR ( 105 downto 0 );
  signal \product_3[0]_i_1_n_0\ : STD_LOGIC;
  signal \product_3[100]_i_1_n_0\ : STD_LOGIC;
  signal \product_3[101]_i_1_n_0\ : STD_LOGIC;
  signal \product_3[102]_i_1_n_0\ : STD_LOGIC;
  signal \product_3[103]_i_1_n_0\ : STD_LOGIC;
  signal \product_3[104]_i_1_n_0\ : STD_LOGIC;
  signal \product_3[105]_i_1_n_0\ : STD_LOGIC;
  signal \product_3[10]_i_1_n_0\ : STD_LOGIC;
  signal \product_3[11]_i_1_n_0\ : STD_LOGIC;
  signal \product_3[12]_i_1_n_0\ : STD_LOGIC;
  signal \product_3[13]_i_1_n_0\ : STD_LOGIC;
  signal \product_3[14]_i_1_n_0\ : STD_LOGIC;
  signal \product_3[15]_i_1_n_0\ : STD_LOGIC;
  signal \product_3[16]_i_1_n_0\ : STD_LOGIC;
  signal \product_3[17]_i_1_n_0\ : STD_LOGIC;
  signal \product_3[18]_i_1_n_0\ : STD_LOGIC;
  signal \product_3[19]_i_1_n_0\ : STD_LOGIC;
  signal \product_3[1]_i_1_n_0\ : STD_LOGIC;
  signal \product_3[20]_i_1_n_0\ : STD_LOGIC;
  signal \product_3[21]_i_1_n_0\ : STD_LOGIC;
  signal \product_3[22]_i_1_n_0\ : STD_LOGIC;
  signal \product_3[23]_i_1_n_0\ : STD_LOGIC;
  signal \product_3[24]_i_1_n_0\ : STD_LOGIC;
  signal \product_3[25]_i_1_n_0\ : STD_LOGIC;
  signal \product_3[26]_i_1_n_0\ : STD_LOGIC;
  signal \product_3[27]_i_1_n_0\ : STD_LOGIC;
  signal \product_3[28]_i_1_n_0\ : STD_LOGIC;
  signal \product_3[29]_i_1_n_0\ : STD_LOGIC;
  signal \product_3[2]_i_1_n_0\ : STD_LOGIC;
  signal \product_3[30]_i_1_n_0\ : STD_LOGIC;
  signal \product_3[31]_i_1_n_0\ : STD_LOGIC;
  signal \product_3[32]_i_1_n_0\ : STD_LOGIC;
  signal \product_3[33]_i_1_n_0\ : STD_LOGIC;
  signal \product_3[34]_i_1_n_0\ : STD_LOGIC;
  signal \product_3[35]_i_1_n_0\ : STD_LOGIC;
  signal \product_3[36]_i_1_n_0\ : STD_LOGIC;
  signal \product_3[37]_i_1_n_0\ : STD_LOGIC;
  signal \product_3[38]_i_1_n_0\ : STD_LOGIC;
  signal \product_3[39]_i_1_n_0\ : STD_LOGIC;
  signal \product_3[3]_i_1_n_0\ : STD_LOGIC;
  signal \product_3[40]_i_1_n_0\ : STD_LOGIC;
  signal \product_3[41]_i_1_n_0\ : STD_LOGIC;
  signal \product_3[42]_i_1_n_0\ : STD_LOGIC;
  signal \product_3[43]_i_1_n_0\ : STD_LOGIC;
  signal \product_3[44]_i_1_n_0\ : STD_LOGIC;
  signal \product_3[45]_i_1_n_0\ : STD_LOGIC;
  signal \product_3[46]_i_1_n_0\ : STD_LOGIC;
  signal \product_3[47]_i_1_n_0\ : STD_LOGIC;
  signal \product_3[48]_i_1_n_0\ : STD_LOGIC;
  signal \product_3[49]_i_1_n_0\ : STD_LOGIC;
  signal \product_3[4]_i_1_n_0\ : STD_LOGIC;
  signal \product_3[50]_i_1_n_0\ : STD_LOGIC;
  signal \product_3[51]_i_1_n_0\ : STD_LOGIC;
  signal \product_3[52]_i_1_n_0\ : STD_LOGIC;
  signal \product_3[53]_i_1_n_0\ : STD_LOGIC;
  signal \product_3[54]_i_1_n_0\ : STD_LOGIC;
  signal \product_3[55]_i_1_n_0\ : STD_LOGIC;
  signal \product_3[56]_i_1_n_0\ : STD_LOGIC;
  signal \product_3[57]_i_1_n_0\ : STD_LOGIC;
  signal \product_3[58]_i_1_n_0\ : STD_LOGIC;
  signal \product_3[59]_i_1_n_0\ : STD_LOGIC;
  signal \product_3[5]_i_1_n_0\ : STD_LOGIC;
  signal \product_3[60]_i_1_n_0\ : STD_LOGIC;
  signal \product_3[61]_i_1_n_0\ : STD_LOGIC;
  signal \product_3[62]_i_1_n_0\ : STD_LOGIC;
  signal \product_3[63]_i_1_n_0\ : STD_LOGIC;
  signal \product_3[64]_i_1_n_0\ : STD_LOGIC;
  signal \product_3[65]_i_1_n_0\ : STD_LOGIC;
  signal \product_3[66]_i_1_n_0\ : STD_LOGIC;
  signal \product_3[67]_i_1_n_0\ : STD_LOGIC;
  signal \product_3[68]_i_1_n_0\ : STD_LOGIC;
  signal \product_3[69]_i_1_n_0\ : STD_LOGIC;
  signal \product_3[6]_i_1_n_0\ : STD_LOGIC;
  signal \product_3[70]_i_1_n_0\ : STD_LOGIC;
  signal \product_3[71]_i_1_n_0\ : STD_LOGIC;
  signal \product_3[72]_i_1_n_0\ : STD_LOGIC;
  signal \product_3[73]_i_1_n_0\ : STD_LOGIC;
  signal \product_3[74]_i_1_n_0\ : STD_LOGIC;
  signal \product_3[75]_i_1_n_0\ : STD_LOGIC;
  signal \product_3[76]_i_1_n_0\ : STD_LOGIC;
  signal \product_3[77]_i_1_n_0\ : STD_LOGIC;
  signal \product_3[78]_i_1_n_0\ : STD_LOGIC;
  signal \product_3[79]_i_1_n_0\ : STD_LOGIC;
  signal \product_3[7]_i_1_n_0\ : STD_LOGIC;
  signal \product_3[80]_i_1_n_0\ : STD_LOGIC;
  signal \product_3[81]_i_1_n_0\ : STD_LOGIC;
  signal \product_3[82]_i_1_n_0\ : STD_LOGIC;
  signal \product_3[83]_i_1_n_0\ : STD_LOGIC;
  signal \product_3[84]_i_1_n_0\ : STD_LOGIC;
  signal \product_3[85]_i_1_n_0\ : STD_LOGIC;
  signal \product_3[86]_i_1_n_0\ : STD_LOGIC;
  signal \product_3[87]_i_1_n_0\ : STD_LOGIC;
  signal \product_3[88]_i_1_n_0\ : STD_LOGIC;
  signal \product_3[89]_i_1_n_0\ : STD_LOGIC;
  signal \product_3[8]_i_1_n_0\ : STD_LOGIC;
  signal \product_3[90]_i_1_n_0\ : STD_LOGIC;
  signal \product_3[91]_i_1_n_0\ : STD_LOGIC;
  signal \product_3[92]_i_1_n_0\ : STD_LOGIC;
  signal \product_3[93]_i_1_n_0\ : STD_LOGIC;
  signal \product_3[94]_i_1_n_0\ : STD_LOGIC;
  signal \product_3[95]_i_1_n_0\ : STD_LOGIC;
  signal \product_3[96]_i_1_n_0\ : STD_LOGIC;
  signal \product_3[97]_i_1_n_0\ : STD_LOGIC;
  signal \product_3[98]_i_1_n_0\ : STD_LOGIC;
  signal \product_3[99]_i_1_n_0\ : STD_LOGIC;
  signal \product_3[9]_i_1_n_0\ : STD_LOGIC;
  signal product_4 : STD_LOGIC_VECTOR ( 105 downto 0 );
  signal \product_4[0]_i_2_n_0\ : STD_LOGIC;
  signal \product_4[0]_i_3_n_0\ : STD_LOGIC;
  signal \product_4[100]_i_2_n_0\ : STD_LOGIC;
  signal \product_4[100]_i_3_n_0\ : STD_LOGIC;
  signal \product_4[100]_i_4_n_0\ : STD_LOGIC;
  signal \product_4[101]_i_2_n_0\ : STD_LOGIC;
  signal \product_4[101]_i_3_n_0\ : STD_LOGIC;
  signal \product_4[101]_i_4_n_0\ : STD_LOGIC;
  signal \product_4[102]_i_2_n_0\ : STD_LOGIC;
  signal \product_4[102]_i_3_n_0\ : STD_LOGIC;
  signal \product_4[102]_i_4_n_0\ : STD_LOGIC;
  signal \product_4[103]_i_2_n_0\ : STD_LOGIC;
  signal \product_4[103]_i_3_n_0\ : STD_LOGIC;
  signal \product_4[103]_i_4_n_0\ : STD_LOGIC;
  signal \product_4[104]_i_2_n_0\ : STD_LOGIC;
  signal \product_4[104]_i_3_n_0\ : STD_LOGIC;
  signal \product_4[104]_i_4_n_0\ : STD_LOGIC;
  signal \product_4[104]_i_5_n_0\ : STD_LOGIC;
  signal \product_4[105]_i_10_n_0\ : STD_LOGIC;
  signal \product_4[105]_i_11_n_0\ : STD_LOGIC;
  signal \product_4[105]_i_12_n_0\ : STD_LOGIC;
  signal \product_4[105]_i_13_n_0\ : STD_LOGIC;
  signal \product_4[105]_i_14_n_0\ : STD_LOGIC;
  signal \product_4[105]_i_15_n_0\ : STD_LOGIC;
  signal \product_4[105]_i_16_n_0\ : STD_LOGIC;
  signal \product_4[105]_i_17_n_0\ : STD_LOGIC;
  signal \product_4[105]_i_18_n_0\ : STD_LOGIC;
  signal \product_4[105]_i_19_n_0\ : STD_LOGIC;
  signal \product_4[105]_i_20_n_0\ : STD_LOGIC;
  signal \product_4[105]_i_21_n_0\ : STD_LOGIC;
  signal \product_4[105]_i_22_n_0\ : STD_LOGIC;
  signal \product_4[105]_i_23_n_0\ : STD_LOGIC;
  signal \product_4[105]_i_24_n_0\ : STD_LOGIC;
  signal \product_4[105]_i_25_n_0\ : STD_LOGIC;
  signal \product_4[105]_i_26_n_0\ : STD_LOGIC;
  signal \product_4[105]_i_27_n_0\ : STD_LOGIC;
  signal \product_4[105]_i_28_n_0\ : STD_LOGIC;
  signal \product_4[105]_i_29_n_0\ : STD_LOGIC;
  signal \product_4[105]_i_2_n_0\ : STD_LOGIC;
  signal \product_4[105]_i_30_n_0\ : STD_LOGIC;
  signal \product_4[105]_i_31_n_0\ : STD_LOGIC;
  signal \product_4[105]_i_32_n_0\ : STD_LOGIC;
  signal \product_4[105]_i_33_n_0\ : STD_LOGIC;
  signal \product_4[105]_i_34_n_0\ : STD_LOGIC;
  signal \product_4[105]_i_35_n_0\ : STD_LOGIC;
  signal \product_4[105]_i_36_n_0\ : STD_LOGIC;
  signal \product_4[105]_i_37_n_0\ : STD_LOGIC;
  signal \product_4[105]_i_38_n_0\ : STD_LOGIC;
  signal \product_4[105]_i_39_n_0\ : STD_LOGIC;
  signal \product_4[105]_i_3_n_0\ : STD_LOGIC;
  signal \product_4[105]_i_40_n_0\ : STD_LOGIC;
  signal \product_4[105]_i_41_n_0\ : STD_LOGIC;
  signal \product_4[105]_i_42_n_0\ : STD_LOGIC;
  signal \product_4[105]_i_43_n_0\ : STD_LOGIC;
  signal \product_4[105]_i_44_n_0\ : STD_LOGIC;
  signal \product_4[105]_i_45_n_0\ : STD_LOGIC;
  signal \product_4[105]_i_46_n_0\ : STD_LOGIC;
  signal \product_4[105]_i_47_n_0\ : STD_LOGIC;
  signal \product_4[105]_i_48_n_0\ : STD_LOGIC;
  signal \product_4[105]_i_4_n_0\ : STD_LOGIC;
  signal \product_4[105]_i_5_n_0\ : STD_LOGIC;
  signal \product_4[105]_i_6_n_0\ : STD_LOGIC;
  signal \product_4[105]_i_7_n_0\ : STD_LOGIC;
  signal \product_4[105]_i_8_n_0\ : STD_LOGIC;
  signal \product_4[105]_i_9_n_0\ : STD_LOGIC;
  signal \product_4[10]_i_2_n_0\ : STD_LOGIC;
  signal \product_4[10]_i_3_n_0\ : STD_LOGIC;
  signal \product_4[11]_i_2_n_0\ : STD_LOGIC;
  signal \product_4[12]_i_2_n_0\ : STD_LOGIC;
  signal \product_4[12]_i_3_n_0\ : STD_LOGIC;
  signal \product_4[13]_i_2_n_0\ : STD_LOGIC;
  signal \product_4[13]_i_3_n_0\ : STD_LOGIC;
  signal \product_4[14]_i_2_n_0\ : STD_LOGIC;
  signal \product_4[14]_i_3_n_0\ : STD_LOGIC;
  signal \product_4[15]_i_2_n_0\ : STD_LOGIC;
  signal \product_4[15]_i_3_n_0\ : STD_LOGIC;
  signal \product_4[16]_i_2_n_0\ : STD_LOGIC;
  signal \product_4[16]_i_3_n_0\ : STD_LOGIC;
  signal \product_4[17]_i_2_n_0\ : STD_LOGIC;
  signal \product_4[17]_i_3_n_0\ : STD_LOGIC;
  signal \product_4[18]_i_2_n_0\ : STD_LOGIC;
  signal \product_4[18]_i_3_n_0\ : STD_LOGIC;
  signal \product_4[19]_i_2_n_0\ : STD_LOGIC;
  signal \product_4[19]_i_3_n_0\ : STD_LOGIC;
  signal \product_4[1]_i_2_n_0\ : STD_LOGIC;
  signal \product_4[20]_i_2_n_0\ : STD_LOGIC;
  signal \product_4[20]_i_3_n_0\ : STD_LOGIC;
  signal \product_4[21]_i_2_n_0\ : STD_LOGIC;
  signal \product_4[21]_i_3_n_0\ : STD_LOGIC;
  signal \product_4[22]_i_2_n_0\ : STD_LOGIC;
  signal \product_4[22]_i_3_n_0\ : STD_LOGIC;
  signal \product_4[23]_i_2_n_0\ : STD_LOGIC;
  signal \product_4[23]_i_3_n_0\ : STD_LOGIC;
  signal \product_4[24]_i_2_n_0\ : STD_LOGIC;
  signal \product_4[24]_i_3_n_0\ : STD_LOGIC;
  signal \product_4[25]_i_2_n_0\ : STD_LOGIC;
  signal \product_4[25]_i_3_n_0\ : STD_LOGIC;
  signal \product_4[26]_i_2_n_0\ : STD_LOGIC;
  signal \product_4[26]_i_3_n_0\ : STD_LOGIC;
  signal \product_4[27]_i_2_n_0\ : STD_LOGIC;
  signal \product_4[27]_i_3_n_0\ : STD_LOGIC;
  signal \product_4[27]_i_4_n_0\ : STD_LOGIC;
  signal \product_4[28]_i_2_n_0\ : STD_LOGIC;
  signal \product_4[28]_i_3_n_0\ : STD_LOGIC;
  signal \product_4[28]_i_4_n_0\ : STD_LOGIC;
  signal \product_4[29]_i_2_n_0\ : STD_LOGIC;
  signal \product_4[29]_i_3_n_0\ : STD_LOGIC;
  signal \product_4[29]_i_4_n_0\ : STD_LOGIC;
  signal \product_4[2]_i_2_n_0\ : STD_LOGIC;
  signal \product_4[30]_i_2_n_0\ : STD_LOGIC;
  signal \product_4[30]_i_3_n_0\ : STD_LOGIC;
  signal \product_4[30]_i_4_n_0\ : STD_LOGIC;
  signal \product_4[31]_i_2_n_0\ : STD_LOGIC;
  signal \product_4[31]_i_3_n_0\ : STD_LOGIC;
  signal \product_4[32]_i_2_n_0\ : STD_LOGIC;
  signal \product_4[32]_i_3_n_0\ : STD_LOGIC;
  signal \product_4[32]_i_4_n_0\ : STD_LOGIC;
  signal \product_4[33]_i_2_n_0\ : STD_LOGIC;
  signal \product_4[33]_i_3_n_0\ : STD_LOGIC;
  signal \product_4[34]_i_2_n_0\ : STD_LOGIC;
  signal \product_4[34]_i_3_n_0\ : STD_LOGIC;
  signal \product_4[34]_i_4_n_0\ : STD_LOGIC;
  signal \product_4[35]_i_2_n_0\ : STD_LOGIC;
  signal \product_4[35]_i_3_n_0\ : STD_LOGIC;
  signal \product_4[36]_i_2_n_0\ : STD_LOGIC;
  signal \product_4[36]_i_3_n_0\ : STD_LOGIC;
  signal \product_4[36]_i_4_n_0\ : STD_LOGIC;
  signal \product_4[37]_i_2_n_0\ : STD_LOGIC;
  signal \product_4[37]_i_3_n_0\ : STD_LOGIC;
  signal \product_4[38]_i_2_n_0\ : STD_LOGIC;
  signal \product_4[38]_i_3_n_0\ : STD_LOGIC;
  signal \product_4[38]_i_4_n_0\ : STD_LOGIC;
  signal \product_4[39]_i_2_n_0\ : STD_LOGIC;
  signal \product_4[39]_i_3_n_0\ : STD_LOGIC;
  signal \product_4[3]_i_2_n_0\ : STD_LOGIC;
  signal \product_4[40]_i_2_n_0\ : STD_LOGIC;
  signal \product_4[40]_i_3_n_0\ : STD_LOGIC;
  signal \product_4[40]_i_4_n_0\ : STD_LOGIC;
  signal \product_4[41]_i_2_n_0\ : STD_LOGIC;
  signal \product_4[41]_i_3_n_0\ : STD_LOGIC;
  signal \product_4[42]_i_2_n_0\ : STD_LOGIC;
  signal \product_4[42]_i_3_n_0\ : STD_LOGIC;
  signal \product_4[42]_i_4_n_0\ : STD_LOGIC;
  signal \product_4[43]_i_2_n_0\ : STD_LOGIC;
  signal \product_4[43]_i_3_n_0\ : STD_LOGIC;
  signal \product_4[44]_i_2_n_0\ : STD_LOGIC;
  signal \product_4[44]_i_3_n_0\ : STD_LOGIC;
  signal \product_4[44]_i_4_n_0\ : STD_LOGIC;
  signal \product_4[45]_i_2_n_0\ : STD_LOGIC;
  signal \product_4[45]_i_3_n_0\ : STD_LOGIC;
  signal \product_4[46]_i_2_n_0\ : STD_LOGIC;
  signal \product_4[46]_i_3_n_0\ : STD_LOGIC;
  signal \product_4[46]_i_4_n_0\ : STD_LOGIC;
  signal \product_4[47]_i_10_n_0\ : STD_LOGIC;
  signal \product_4[47]_i_11_n_0\ : STD_LOGIC;
  signal \product_4[47]_i_2_n_0\ : STD_LOGIC;
  signal \product_4[47]_i_3_n_0\ : STD_LOGIC;
  signal \product_4[47]_i_4_n_0\ : STD_LOGIC;
  signal \product_4[47]_i_5_n_0\ : STD_LOGIC;
  signal \product_4[47]_i_6_n_0\ : STD_LOGIC;
  signal \product_4[47]_i_7_n_0\ : STD_LOGIC;
  signal \product_4[47]_i_8_n_0\ : STD_LOGIC;
  signal \product_4[47]_i_9_n_0\ : STD_LOGIC;
  signal \product_4[48]_i_2_n_0\ : STD_LOGIC;
  signal \product_4[48]_i_3_n_0\ : STD_LOGIC;
  signal \product_4[48]_i_4_n_0\ : STD_LOGIC;
  signal \product_4[49]_i_2_n_0\ : STD_LOGIC;
  signal \product_4[4]_i_2_n_0\ : STD_LOGIC;
  signal \product_4[50]_i_2_n_0\ : STD_LOGIC;
  signal \product_4[50]_i_3_n_0\ : STD_LOGIC;
  signal \product_4[50]_i_4_n_0\ : STD_LOGIC;
  signal \product_4[51]_i_2_n_0\ : STD_LOGIC;
  signal \product_4[51]_i_3_n_0\ : STD_LOGIC;
  signal \product_4[52]_i_2_n_0\ : STD_LOGIC;
  signal \product_4[52]_i_3_n_0\ : STD_LOGIC;
  signal \product_4[52]_i_4_n_0\ : STD_LOGIC;
  signal \product_4[53]_i_2_n_0\ : STD_LOGIC;
  signal \product_4[53]_i_3_n_0\ : STD_LOGIC;
  signal \product_4[54]_i_2_n_0\ : STD_LOGIC;
  signal \product_4[54]_i_3_n_0\ : STD_LOGIC;
  signal \product_4[54]_i_4_n_0\ : STD_LOGIC;
  signal \product_4[55]_i_2_n_0\ : STD_LOGIC;
  signal \product_4[55]_i_3_n_0\ : STD_LOGIC;
  signal \product_4[56]_i_2_n_0\ : STD_LOGIC;
  signal \product_4[56]_i_3_n_0\ : STD_LOGIC;
  signal \product_4[56]_i_4_n_0\ : STD_LOGIC;
  signal \product_4[57]_i_2_n_0\ : STD_LOGIC;
  signal \product_4[57]_i_3_n_0\ : STD_LOGIC;
  signal \product_4[58]_i_2_n_0\ : STD_LOGIC;
  signal \product_4[58]_i_3_n_0\ : STD_LOGIC;
  signal \product_4[58]_i_4_n_0\ : STD_LOGIC;
  signal \product_4[59]_i_2_n_0\ : STD_LOGIC;
  signal \product_4[59]_i_3_n_0\ : STD_LOGIC;
  signal \product_4[5]_i_2_n_0\ : STD_LOGIC;
  signal \product_4[60]_i_2_n_0\ : STD_LOGIC;
  signal \product_4[60]_i_3_n_0\ : STD_LOGIC;
  signal \product_4[60]_i_4_n_0\ : STD_LOGIC;
  signal \product_4[61]_i_2_n_0\ : STD_LOGIC;
  signal \product_4[61]_i_3_n_0\ : STD_LOGIC;
  signal \product_4[62]_i_2_n_0\ : STD_LOGIC;
  signal \product_4[62]_i_3_n_0\ : STD_LOGIC;
  signal \product_4[62]_i_4_n_0\ : STD_LOGIC;
  signal \product_4[63]_i_2_n_0\ : STD_LOGIC;
  signal \product_4[63]_i_3_n_0\ : STD_LOGIC;
  signal \product_4[63]_i_4_n_0\ : STD_LOGIC;
  signal \product_4[64]_i_2_n_0\ : STD_LOGIC;
  signal \product_4[64]_i_3_n_0\ : STD_LOGIC;
  signal \product_4[64]_i_4_n_0\ : STD_LOGIC;
  signal \product_4[65]_i_2_n_0\ : STD_LOGIC;
  signal \product_4[65]_i_3_n_0\ : STD_LOGIC;
  signal \product_4[65]_i_4_n_0\ : STD_LOGIC;
  signal \product_4[66]_i_2_n_0\ : STD_LOGIC;
  signal \product_4[66]_i_3_n_0\ : STD_LOGIC;
  signal \product_4[66]_i_4_n_0\ : STD_LOGIC;
  signal \product_4[67]_i_2_n_0\ : STD_LOGIC;
  signal \product_4[67]_i_3_n_0\ : STD_LOGIC;
  signal \product_4[67]_i_4_n_0\ : STD_LOGIC;
  signal \product_4[68]_i_2_n_0\ : STD_LOGIC;
  signal \product_4[68]_i_3_n_0\ : STD_LOGIC;
  signal \product_4[68]_i_4_n_0\ : STD_LOGIC;
  signal \product_4[69]_i_2_n_0\ : STD_LOGIC;
  signal \product_4[69]_i_3_n_0\ : STD_LOGIC;
  signal \product_4[69]_i_4_n_0\ : STD_LOGIC;
  signal \product_4[6]_i_2_n_0\ : STD_LOGIC;
  signal \product_4[70]_i_2_n_0\ : STD_LOGIC;
  signal \product_4[70]_i_3_n_0\ : STD_LOGIC;
  signal \product_4[70]_i_4_n_0\ : STD_LOGIC;
  signal \product_4[71]_i_2_n_0\ : STD_LOGIC;
  signal \product_4[71]_i_3_n_0\ : STD_LOGIC;
  signal \product_4[71]_i_4_n_0\ : STD_LOGIC;
  signal \product_4[72]_i_2_n_0\ : STD_LOGIC;
  signal \product_4[72]_i_3_n_0\ : STD_LOGIC;
  signal \product_4[72]_i_4_n_0\ : STD_LOGIC;
  signal \product_4[73]_i_2_n_0\ : STD_LOGIC;
  signal \product_4[73]_i_3_n_0\ : STD_LOGIC;
  signal \product_4[73]_i_4_n_0\ : STD_LOGIC;
  signal \product_4[74]_i_2_n_0\ : STD_LOGIC;
  signal \product_4[74]_i_3_n_0\ : STD_LOGIC;
  signal \product_4[74]_i_4_n_0\ : STD_LOGIC;
  signal \product_4[75]_i_2_n_0\ : STD_LOGIC;
  signal \product_4[75]_i_3_n_0\ : STD_LOGIC;
  signal \product_4[75]_i_4_n_0\ : STD_LOGIC;
  signal \product_4[76]_i_2_n_0\ : STD_LOGIC;
  signal \product_4[76]_i_3_n_0\ : STD_LOGIC;
  signal \product_4[76]_i_4_n_0\ : STD_LOGIC;
  signal \product_4[77]_i_2_n_0\ : STD_LOGIC;
  signal \product_4[77]_i_3_n_0\ : STD_LOGIC;
  signal \product_4[77]_i_4_n_0\ : STD_LOGIC;
  signal \product_4[78]_i_2_n_0\ : STD_LOGIC;
  signal \product_4[78]_i_3_n_0\ : STD_LOGIC;
  signal \product_4[78]_i_4_n_0\ : STD_LOGIC;
  signal \product_4[79]_i_2_n_0\ : STD_LOGIC;
  signal \product_4[79]_i_3_n_0\ : STD_LOGIC;
  signal \product_4[79]_i_4_n_0\ : STD_LOGIC;
  signal \product_4[7]_i_2_n_0\ : STD_LOGIC;
  signal \product_4[80]_i_2_n_0\ : STD_LOGIC;
  signal \product_4[80]_i_3_n_0\ : STD_LOGIC;
  signal \product_4[80]_i_4_n_0\ : STD_LOGIC;
  signal \product_4[81]_i_2_n_0\ : STD_LOGIC;
  signal \product_4[81]_i_3_n_0\ : STD_LOGIC;
  signal \product_4[81]_i_4_n_0\ : STD_LOGIC;
  signal \product_4[82]_i_2_n_0\ : STD_LOGIC;
  signal \product_4[82]_i_3_n_0\ : STD_LOGIC;
  signal \product_4[82]_i_4_n_0\ : STD_LOGIC;
  signal \product_4[83]_i_2_n_0\ : STD_LOGIC;
  signal \product_4[83]_i_3_n_0\ : STD_LOGIC;
  signal \product_4[83]_i_4_n_0\ : STD_LOGIC;
  signal \product_4[84]_i_2_n_0\ : STD_LOGIC;
  signal \product_4[84]_i_3_n_0\ : STD_LOGIC;
  signal \product_4[84]_i_4_n_0\ : STD_LOGIC;
  signal \product_4[85]_i_2_n_0\ : STD_LOGIC;
  signal \product_4[85]_i_3_n_0\ : STD_LOGIC;
  signal \product_4[85]_i_4_n_0\ : STD_LOGIC;
  signal \product_4[86]_i_2_n_0\ : STD_LOGIC;
  signal \product_4[86]_i_3_n_0\ : STD_LOGIC;
  signal \product_4[86]_i_4_n_0\ : STD_LOGIC;
  signal \product_4[87]_i_2_n_0\ : STD_LOGIC;
  signal \product_4[87]_i_3_n_0\ : STD_LOGIC;
  signal \product_4[87]_i_4_n_0\ : STD_LOGIC;
  signal \product_4[88]_i_2_n_0\ : STD_LOGIC;
  signal \product_4[88]_i_3_n_0\ : STD_LOGIC;
  signal \product_4[88]_i_4_n_0\ : STD_LOGIC;
  signal \product_4[89]_i_2_n_0\ : STD_LOGIC;
  signal \product_4[89]_i_3_n_0\ : STD_LOGIC;
  signal \product_4[89]_i_4_n_0\ : STD_LOGIC;
  signal \product_4[8]_i_2_n_0\ : STD_LOGIC;
  signal \product_4[8]_i_3_n_0\ : STD_LOGIC;
  signal \product_4[90]_i_2_n_0\ : STD_LOGIC;
  signal \product_4[90]_i_3_n_0\ : STD_LOGIC;
  signal \product_4[90]_i_4_n_0\ : STD_LOGIC;
  signal \product_4[91]_i_2_n_0\ : STD_LOGIC;
  signal \product_4[91]_i_3_n_0\ : STD_LOGIC;
  signal \product_4[91]_i_4_n_0\ : STD_LOGIC;
  signal \product_4[92]_i_2_n_0\ : STD_LOGIC;
  signal \product_4[92]_i_3_n_0\ : STD_LOGIC;
  signal \product_4[92]_i_4_n_0\ : STD_LOGIC;
  signal \product_4[93]_i_2_n_0\ : STD_LOGIC;
  signal \product_4[93]_i_3_n_0\ : STD_LOGIC;
  signal \product_4[93]_i_4_n_0\ : STD_LOGIC;
  signal \product_4[94]_i_2_n_0\ : STD_LOGIC;
  signal \product_4[94]_i_3_n_0\ : STD_LOGIC;
  signal \product_4[94]_i_4_n_0\ : STD_LOGIC;
  signal \product_4[95]_i_2_n_0\ : STD_LOGIC;
  signal \product_4[95]_i_3_n_0\ : STD_LOGIC;
  signal \product_4[95]_i_4_n_0\ : STD_LOGIC;
  signal \product_4[96]_i_2_n_0\ : STD_LOGIC;
  signal \product_4[96]_i_3_n_0\ : STD_LOGIC;
  signal \product_4[96]_i_4_n_0\ : STD_LOGIC;
  signal \product_4[97]_i_2_n_0\ : STD_LOGIC;
  signal \product_4[97]_i_3_n_0\ : STD_LOGIC;
  signal \product_4[97]_i_4_n_0\ : STD_LOGIC;
  signal \product_4[98]_i_2_n_0\ : STD_LOGIC;
  signal \product_4[98]_i_3_n_0\ : STD_LOGIC;
  signal \product_4[98]_i_4_n_0\ : STD_LOGIC;
  signal \product_4[99]_i_2_n_0\ : STD_LOGIC;
  signal \product_4[99]_i_3_n_0\ : STD_LOGIC;
  signal \product_4[99]_i_4_n_0\ : STD_LOGIC;
  signal \product_4[9]_i_2_n_0\ : STD_LOGIC;
  signal product_5 : STD_LOGIC_VECTOR ( 105 downto 0 );
  signal \product_5[0]_i_1_n_0\ : STD_LOGIC;
  signal \product_5[100]_i_1_n_0\ : STD_LOGIC;
  signal \product_5[101]_i_1_n_0\ : STD_LOGIC;
  signal \product_5[102]_i_1_n_0\ : STD_LOGIC;
  signal \product_5[103]_i_1_n_0\ : STD_LOGIC;
  signal \product_5[104]_i_1_n_0\ : STD_LOGIC;
  signal \product_5[105]_i_1_n_0\ : STD_LOGIC;
  signal \product_5[10]_i_1_n_0\ : STD_LOGIC;
  signal \product_5[11]_i_1_n_0\ : STD_LOGIC;
  signal \product_5[12]_i_1_n_0\ : STD_LOGIC;
  signal \product_5[13]_i_1_n_0\ : STD_LOGIC;
  signal \product_5[14]_i_1_n_0\ : STD_LOGIC;
  signal \product_5[15]_i_1_n_0\ : STD_LOGIC;
  signal \product_5[16]_i_1_n_0\ : STD_LOGIC;
  signal \product_5[17]_i_1_n_0\ : STD_LOGIC;
  signal \product_5[18]_i_1_n_0\ : STD_LOGIC;
  signal \product_5[19]_i_1_n_0\ : STD_LOGIC;
  signal \product_5[1]_i_1_n_0\ : STD_LOGIC;
  signal \product_5[20]_i_1_n_0\ : STD_LOGIC;
  signal \product_5[21]_i_1_n_0\ : STD_LOGIC;
  signal \product_5[22]_i_1_n_0\ : STD_LOGIC;
  signal \product_5[23]_i_1_n_0\ : STD_LOGIC;
  signal \product_5[24]_i_1_n_0\ : STD_LOGIC;
  signal \product_5[25]_i_1_n_0\ : STD_LOGIC;
  signal \product_5[26]_i_1_n_0\ : STD_LOGIC;
  signal \product_5[27]_i_1_n_0\ : STD_LOGIC;
  signal \product_5[28]_i_1_n_0\ : STD_LOGIC;
  signal \product_5[29]_i_1_n_0\ : STD_LOGIC;
  signal \product_5[2]_i_1_n_0\ : STD_LOGIC;
  signal \product_5[30]_i_1_n_0\ : STD_LOGIC;
  signal \product_5[31]_i_1_n_0\ : STD_LOGIC;
  signal \product_5[32]_i_1_n_0\ : STD_LOGIC;
  signal \product_5[33]_i_1_n_0\ : STD_LOGIC;
  signal \product_5[34]_i_1_n_0\ : STD_LOGIC;
  signal \product_5[35]_i_1_n_0\ : STD_LOGIC;
  signal \product_5[36]_i_1_n_0\ : STD_LOGIC;
  signal \product_5[37]_i_1_n_0\ : STD_LOGIC;
  signal \product_5[38]_i_1_n_0\ : STD_LOGIC;
  signal \product_5[39]_i_1_n_0\ : STD_LOGIC;
  signal \product_5[3]_i_1_n_0\ : STD_LOGIC;
  signal \product_5[40]_i_1_n_0\ : STD_LOGIC;
  signal \product_5[41]_i_1_n_0\ : STD_LOGIC;
  signal \product_5[42]_i_1_n_0\ : STD_LOGIC;
  signal \product_5[43]_i_1_n_0\ : STD_LOGIC;
  signal \product_5[44]_i_1_n_0\ : STD_LOGIC;
  signal \product_5[45]_i_1_n_0\ : STD_LOGIC;
  signal \product_5[46]_i_1_n_0\ : STD_LOGIC;
  signal \product_5[47]_i_1_n_0\ : STD_LOGIC;
  signal \product_5[48]_i_1_n_0\ : STD_LOGIC;
  signal \product_5[49]_i_1_n_0\ : STD_LOGIC;
  signal \product_5[4]_i_1_n_0\ : STD_LOGIC;
  signal \product_5[50]_i_1_n_0\ : STD_LOGIC;
  signal \product_5[51]_i_1_n_0\ : STD_LOGIC;
  signal \product_5[52]_i_1_n_0\ : STD_LOGIC;
  signal \product_5[53]_i_1_n_0\ : STD_LOGIC;
  signal \product_5[54]_i_1_n_0\ : STD_LOGIC;
  signal \product_5[55]_i_1_n_0\ : STD_LOGIC;
  signal \product_5[56]_i_1_n_0\ : STD_LOGIC;
  signal \product_5[57]_i_1_n_0\ : STD_LOGIC;
  signal \product_5[58]_i_1_n_0\ : STD_LOGIC;
  signal \product_5[59]_i_1_n_0\ : STD_LOGIC;
  signal \product_5[5]_i_1_n_0\ : STD_LOGIC;
  signal \product_5[60]_i_1_n_0\ : STD_LOGIC;
  signal \product_5[61]_i_1_n_0\ : STD_LOGIC;
  signal \product_5[62]_i_1_n_0\ : STD_LOGIC;
  signal \product_5[63]_i_1_n_0\ : STD_LOGIC;
  signal \product_5[64]_i_1_n_0\ : STD_LOGIC;
  signal \product_5[65]_i_1_n_0\ : STD_LOGIC;
  signal \product_5[66]_i_1_n_0\ : STD_LOGIC;
  signal \product_5[67]_i_1_n_0\ : STD_LOGIC;
  signal \product_5[68]_i_1_n_0\ : STD_LOGIC;
  signal \product_5[69]_i_1_n_0\ : STD_LOGIC;
  signal \product_5[6]_i_1_n_0\ : STD_LOGIC;
  signal \product_5[70]_i_1_n_0\ : STD_LOGIC;
  signal \product_5[71]_i_1_n_0\ : STD_LOGIC;
  signal \product_5[72]_i_1_n_0\ : STD_LOGIC;
  signal \product_5[73]_i_1_n_0\ : STD_LOGIC;
  signal \product_5[74]_i_1_n_0\ : STD_LOGIC;
  signal \product_5[75]_i_1_n_0\ : STD_LOGIC;
  signal \product_5[76]_i_1_n_0\ : STD_LOGIC;
  signal \product_5[77]_i_1_n_0\ : STD_LOGIC;
  signal \product_5[78]_i_1_n_0\ : STD_LOGIC;
  signal \product_5[79]_i_1_n_0\ : STD_LOGIC;
  signal \product_5[7]_i_1_n_0\ : STD_LOGIC;
  signal \product_5[80]_i_1_n_0\ : STD_LOGIC;
  signal \product_5[81]_i_1_n_0\ : STD_LOGIC;
  signal \product_5[82]_i_1_n_0\ : STD_LOGIC;
  signal \product_5[83]_i_1_n_0\ : STD_LOGIC;
  signal \product_5[84]_i_1_n_0\ : STD_LOGIC;
  signal \product_5[85]_i_1_n_0\ : STD_LOGIC;
  signal \product_5[86]_i_1_n_0\ : STD_LOGIC;
  signal \product_5[87]_i_1_n_0\ : STD_LOGIC;
  signal \product_5[88]_i_1_n_0\ : STD_LOGIC;
  signal \product_5[89]_i_1_n_0\ : STD_LOGIC;
  signal \product_5[8]_i_1_n_0\ : STD_LOGIC;
  signal \product_5[90]_i_1_n_0\ : STD_LOGIC;
  signal \product_5[91]_i_1_n_0\ : STD_LOGIC;
  signal \product_5[92]_i_1_n_0\ : STD_LOGIC;
  signal \product_5[93]_i_1_n_0\ : STD_LOGIC;
  signal \product_5[94]_i_1_n_0\ : STD_LOGIC;
  signal \product_5[95]_i_1_n_0\ : STD_LOGIC;
  signal \product_5[96]_i_1_n_0\ : STD_LOGIC;
  signal \product_5[97]_i_1_n_0\ : STD_LOGIC;
  signal \product_5[98]_i_1_n_0\ : STD_LOGIC;
  signal \product_5[99]_i_1_n_0\ : STD_LOGIC;
  signal \product_5[9]_i_1_n_0\ : STD_LOGIC;
  signal \product_6[0]_i_1_n_0\ : STD_LOGIC;
  signal \product_6[100]_i_1_n_0\ : STD_LOGIC;
  signal \product_6[101]_i_1_n_0\ : STD_LOGIC;
  signal \product_6[102]_i_1_n_0\ : STD_LOGIC;
  signal \product_6[103]_i_1_n_0\ : STD_LOGIC;
  signal \product_6[104]_i_1_n_0\ : STD_LOGIC;
  signal \product_6[105]_i_1_n_0\ : STD_LOGIC;
  signal \product_6[10]_i_1_n_0\ : STD_LOGIC;
  signal \product_6[11]_i_1_n_0\ : STD_LOGIC;
  signal \product_6[12]_i_1_n_0\ : STD_LOGIC;
  signal \product_6[13]_i_1_n_0\ : STD_LOGIC;
  signal \product_6[14]_i_1_n_0\ : STD_LOGIC;
  signal \product_6[15]_i_1_n_0\ : STD_LOGIC;
  signal \product_6[16]_i_1_n_0\ : STD_LOGIC;
  signal \product_6[17]_i_1_n_0\ : STD_LOGIC;
  signal \product_6[18]_i_1_n_0\ : STD_LOGIC;
  signal \product_6[19]_i_1_n_0\ : STD_LOGIC;
  signal \product_6[1]_i_1_n_0\ : STD_LOGIC;
  signal \product_6[20]_i_1_n_0\ : STD_LOGIC;
  signal \product_6[21]_i_1_n_0\ : STD_LOGIC;
  signal \product_6[22]_i_1_n_0\ : STD_LOGIC;
  signal \product_6[23]_i_1_n_0\ : STD_LOGIC;
  signal \product_6[24]_i_1_n_0\ : STD_LOGIC;
  signal \product_6[25]_i_1_n_0\ : STD_LOGIC;
  signal \product_6[26]_i_1_n_0\ : STD_LOGIC;
  signal \product_6[27]_i_1_n_0\ : STD_LOGIC;
  signal \product_6[28]_i_1_n_0\ : STD_LOGIC;
  signal \product_6[29]_i_1_n_0\ : STD_LOGIC;
  signal \product_6[2]_i_1_n_0\ : STD_LOGIC;
  signal \product_6[30]_i_1_n_0\ : STD_LOGIC;
  signal \product_6[31]_i_1_n_0\ : STD_LOGIC;
  signal \product_6[32]_i_1_n_0\ : STD_LOGIC;
  signal \product_6[33]_i_1_n_0\ : STD_LOGIC;
  signal \product_6[34]_i_1_n_0\ : STD_LOGIC;
  signal \product_6[35]_i_1_n_0\ : STD_LOGIC;
  signal \product_6[36]_i_1_n_0\ : STD_LOGIC;
  signal \product_6[37]_i_1_n_0\ : STD_LOGIC;
  signal \product_6[38]_i_1_n_0\ : STD_LOGIC;
  signal \product_6[39]_i_1_n_0\ : STD_LOGIC;
  signal \product_6[3]_i_1_n_0\ : STD_LOGIC;
  signal \product_6[40]_i_1_n_0\ : STD_LOGIC;
  signal \product_6[41]_i_1_n_0\ : STD_LOGIC;
  signal \product_6[42]_i_1_n_0\ : STD_LOGIC;
  signal \product_6[43]_i_1_n_0\ : STD_LOGIC;
  signal \product_6[44]_i_1_n_0\ : STD_LOGIC;
  signal \product_6[45]_i_1_n_0\ : STD_LOGIC;
  signal \product_6[46]_i_1_n_0\ : STD_LOGIC;
  signal \product_6[47]_i_1_n_0\ : STD_LOGIC;
  signal \product_6[48]_i_1_n_0\ : STD_LOGIC;
  signal \product_6[49]_i_1_n_0\ : STD_LOGIC;
  signal \product_6[4]_i_1_n_0\ : STD_LOGIC;
  signal \product_6[50]_i_1_n_0\ : STD_LOGIC;
  signal \product_6[51]_i_1_n_0\ : STD_LOGIC;
  signal \product_6[52]_i_1_n_0\ : STD_LOGIC;
  signal \product_6[53]_i_1_n_0\ : STD_LOGIC;
  signal \product_6[54]_i_1_n_0\ : STD_LOGIC;
  signal \product_6[55]_i_1_n_0\ : STD_LOGIC;
  signal \product_6[56]_i_1_n_0\ : STD_LOGIC;
  signal \product_6[57]_i_1_n_0\ : STD_LOGIC;
  signal \product_6[58]_i_1_n_0\ : STD_LOGIC;
  signal \product_6[59]_i_1_n_0\ : STD_LOGIC;
  signal \product_6[5]_i_1_n_0\ : STD_LOGIC;
  signal \product_6[60]_i_1_n_0\ : STD_LOGIC;
  signal \product_6[61]_i_1_n_0\ : STD_LOGIC;
  signal \product_6[62]_i_1_n_0\ : STD_LOGIC;
  signal \product_6[63]_i_1_n_0\ : STD_LOGIC;
  signal \product_6[64]_i_1_n_0\ : STD_LOGIC;
  signal \product_6[65]_i_1_n_0\ : STD_LOGIC;
  signal \product_6[66]_i_1_n_0\ : STD_LOGIC;
  signal \product_6[67]_i_1_n_0\ : STD_LOGIC;
  signal \product_6[68]_i_1_n_0\ : STD_LOGIC;
  signal \product_6[69]_i_1_n_0\ : STD_LOGIC;
  signal \product_6[6]_i_1_n_0\ : STD_LOGIC;
  signal \product_6[70]_i_1_n_0\ : STD_LOGIC;
  signal \product_6[71]_i_1_n_0\ : STD_LOGIC;
  signal \product_6[72]_i_1_n_0\ : STD_LOGIC;
  signal \product_6[73]_i_1_n_0\ : STD_LOGIC;
  signal \product_6[74]_i_1_n_0\ : STD_LOGIC;
  signal \product_6[75]_i_1_n_0\ : STD_LOGIC;
  signal \product_6[76]_i_1_n_0\ : STD_LOGIC;
  signal \product_6[77]_i_1_n_0\ : STD_LOGIC;
  signal \product_6[78]_i_1_n_0\ : STD_LOGIC;
  signal \product_6[79]_i_1_n_0\ : STD_LOGIC;
  signal \product_6[7]_i_1_n_0\ : STD_LOGIC;
  signal \product_6[80]_i_1_n_0\ : STD_LOGIC;
  signal \product_6[81]_i_1_n_0\ : STD_LOGIC;
  signal \product_6[82]_i_1_n_0\ : STD_LOGIC;
  signal \product_6[83]_i_1_n_0\ : STD_LOGIC;
  signal \product_6[84]_i_1_n_0\ : STD_LOGIC;
  signal \product_6[85]_i_1_n_0\ : STD_LOGIC;
  signal \product_6[86]_i_1_n_0\ : STD_LOGIC;
  signal \product_6[87]_i_1_n_0\ : STD_LOGIC;
  signal \product_6[88]_i_1_n_0\ : STD_LOGIC;
  signal \product_6[89]_i_1_n_0\ : STD_LOGIC;
  signal \product_6[8]_i_1_n_0\ : STD_LOGIC;
  signal \product_6[90]_i_1_n_0\ : STD_LOGIC;
  signal \product_6[91]_i_1_n_0\ : STD_LOGIC;
  signal \product_6[92]_i_1_n_0\ : STD_LOGIC;
  signal \product_6[93]_i_1_n_0\ : STD_LOGIC;
  signal \product_6[94]_i_1_n_0\ : STD_LOGIC;
  signal \product_6[95]_i_1_n_0\ : STD_LOGIC;
  signal \product_6[96]_i_1_n_0\ : STD_LOGIC;
  signal \product_6[97]_i_1_n_0\ : STD_LOGIC;
  signal \product_6[98]_i_1_n_0\ : STD_LOGIC;
  signal \product_6[99]_i_1_n_0\ : STD_LOGIC;
  signal \product_6[9]_i_1_n_0\ : STD_LOGIC;
  signal \product_6_reg_n_0_[0]\ : STD_LOGIC;
  signal \product_6_reg_n_0_[10]\ : STD_LOGIC;
  signal \product_6_reg_n_0_[11]\ : STD_LOGIC;
  signal \product_6_reg_n_0_[12]\ : STD_LOGIC;
  signal \product_6_reg_n_0_[13]\ : STD_LOGIC;
  signal \product_6_reg_n_0_[14]\ : STD_LOGIC;
  signal \product_6_reg_n_0_[15]\ : STD_LOGIC;
  signal \product_6_reg_n_0_[16]\ : STD_LOGIC;
  signal \product_6_reg_n_0_[17]\ : STD_LOGIC;
  signal \product_6_reg_n_0_[18]\ : STD_LOGIC;
  signal \product_6_reg_n_0_[19]\ : STD_LOGIC;
  signal \product_6_reg_n_0_[1]\ : STD_LOGIC;
  signal \product_6_reg_n_0_[20]\ : STD_LOGIC;
  signal \product_6_reg_n_0_[21]\ : STD_LOGIC;
  signal \product_6_reg_n_0_[22]\ : STD_LOGIC;
  signal \product_6_reg_n_0_[23]\ : STD_LOGIC;
  signal \product_6_reg_n_0_[24]\ : STD_LOGIC;
  signal \product_6_reg_n_0_[25]\ : STD_LOGIC;
  signal \product_6_reg_n_0_[26]\ : STD_LOGIC;
  signal \product_6_reg_n_0_[27]\ : STD_LOGIC;
  signal \product_6_reg_n_0_[28]\ : STD_LOGIC;
  signal \product_6_reg_n_0_[29]\ : STD_LOGIC;
  signal \product_6_reg_n_0_[2]\ : STD_LOGIC;
  signal \product_6_reg_n_0_[30]\ : STD_LOGIC;
  signal \product_6_reg_n_0_[31]\ : STD_LOGIC;
  signal \product_6_reg_n_0_[32]\ : STD_LOGIC;
  signal \product_6_reg_n_0_[33]\ : STD_LOGIC;
  signal \product_6_reg_n_0_[34]\ : STD_LOGIC;
  signal \product_6_reg_n_0_[35]\ : STD_LOGIC;
  signal \product_6_reg_n_0_[36]\ : STD_LOGIC;
  signal \product_6_reg_n_0_[37]\ : STD_LOGIC;
  signal \product_6_reg_n_0_[38]\ : STD_LOGIC;
  signal \product_6_reg_n_0_[39]\ : STD_LOGIC;
  signal \product_6_reg_n_0_[3]\ : STD_LOGIC;
  signal \product_6_reg_n_0_[40]\ : STD_LOGIC;
  signal \product_6_reg_n_0_[41]\ : STD_LOGIC;
  signal \product_6_reg_n_0_[42]\ : STD_LOGIC;
  signal \product_6_reg_n_0_[43]\ : STD_LOGIC;
  signal \product_6_reg_n_0_[44]\ : STD_LOGIC;
  signal \product_6_reg_n_0_[45]\ : STD_LOGIC;
  signal \product_6_reg_n_0_[46]\ : STD_LOGIC;
  signal \product_6_reg_n_0_[47]\ : STD_LOGIC;
  signal \product_6_reg_n_0_[48]\ : STD_LOGIC;
  signal \product_6_reg_n_0_[49]\ : STD_LOGIC;
  signal \product_6_reg_n_0_[4]\ : STD_LOGIC;
  signal \product_6_reg_n_0_[50]\ : STD_LOGIC;
  signal \product_6_reg_n_0_[51]\ : STD_LOGIC;
  signal \product_6_reg_n_0_[5]\ : STD_LOGIC;
  signal \product_6_reg_n_0_[6]\ : STD_LOGIC;
  signal \product_6_reg_n_0_[7]\ : STD_LOGIC;
  signal \product_6_reg_n_0_[8]\ : STD_LOGIC;
  signal \product_6_reg_n_0_[9]\ : STD_LOGIC;
  signal product_7 : STD_LOGIC_VECTOR ( 54 downto 0 );
  signal product_a_reg_n_100 : STD_LOGIC;
  signal product_a_reg_n_101 : STD_LOGIC;
  signal product_a_reg_n_102 : STD_LOGIC;
  signal product_a_reg_n_103 : STD_LOGIC;
  signal product_a_reg_n_104 : STD_LOGIC;
  signal product_a_reg_n_105 : STD_LOGIC;
  signal product_a_reg_n_106 : STD_LOGIC;
  signal product_a_reg_n_107 : STD_LOGIC;
  signal product_a_reg_n_108 : STD_LOGIC;
  signal product_a_reg_n_109 : STD_LOGIC;
  signal product_a_reg_n_110 : STD_LOGIC;
  signal product_a_reg_n_111 : STD_LOGIC;
  signal product_a_reg_n_112 : STD_LOGIC;
  signal product_a_reg_n_113 : STD_LOGIC;
  signal product_a_reg_n_114 : STD_LOGIC;
  signal product_a_reg_n_115 : STD_LOGIC;
  signal product_a_reg_n_116 : STD_LOGIC;
  signal product_a_reg_n_117 : STD_LOGIC;
  signal product_a_reg_n_118 : STD_LOGIC;
  signal product_a_reg_n_119 : STD_LOGIC;
  signal product_a_reg_n_120 : STD_LOGIC;
  signal product_a_reg_n_121 : STD_LOGIC;
  signal product_a_reg_n_122 : STD_LOGIC;
  signal product_a_reg_n_123 : STD_LOGIC;
  signal product_a_reg_n_124 : STD_LOGIC;
  signal product_a_reg_n_125 : STD_LOGIC;
  signal product_a_reg_n_126 : STD_LOGIC;
  signal product_a_reg_n_127 : STD_LOGIC;
  signal product_a_reg_n_128 : STD_LOGIC;
  signal product_a_reg_n_129 : STD_LOGIC;
  signal product_a_reg_n_130 : STD_LOGIC;
  signal product_a_reg_n_131 : STD_LOGIC;
  signal product_a_reg_n_132 : STD_LOGIC;
  signal product_a_reg_n_133 : STD_LOGIC;
  signal product_a_reg_n_134 : STD_LOGIC;
  signal product_a_reg_n_135 : STD_LOGIC;
  signal product_a_reg_n_136 : STD_LOGIC;
  signal product_a_reg_n_137 : STD_LOGIC;
  signal product_a_reg_n_138 : STD_LOGIC;
  signal product_a_reg_n_139 : STD_LOGIC;
  signal product_a_reg_n_140 : STD_LOGIC;
  signal product_a_reg_n_141 : STD_LOGIC;
  signal product_a_reg_n_142 : STD_LOGIC;
  signal product_a_reg_n_143 : STD_LOGIC;
  signal product_a_reg_n_144 : STD_LOGIC;
  signal product_a_reg_n_145 : STD_LOGIC;
  signal product_a_reg_n_146 : STD_LOGIC;
  signal product_a_reg_n_147 : STD_LOGIC;
  signal product_a_reg_n_148 : STD_LOGIC;
  signal product_a_reg_n_149 : STD_LOGIC;
  signal product_a_reg_n_150 : STD_LOGIC;
  signal product_a_reg_n_151 : STD_LOGIC;
  signal product_a_reg_n_152 : STD_LOGIC;
  signal product_a_reg_n_153 : STD_LOGIC;
  signal product_a_reg_n_24 : STD_LOGIC;
  signal product_a_reg_n_25 : STD_LOGIC;
  signal product_a_reg_n_26 : STD_LOGIC;
  signal product_a_reg_n_27 : STD_LOGIC;
  signal product_a_reg_n_28 : STD_LOGIC;
  signal product_a_reg_n_29 : STD_LOGIC;
  signal product_a_reg_n_30 : STD_LOGIC;
  signal product_a_reg_n_31 : STD_LOGIC;
  signal product_a_reg_n_32 : STD_LOGIC;
  signal product_a_reg_n_33 : STD_LOGIC;
  signal product_a_reg_n_34 : STD_LOGIC;
  signal product_a_reg_n_35 : STD_LOGIC;
  signal product_a_reg_n_36 : STD_LOGIC;
  signal product_a_reg_n_37 : STD_LOGIC;
  signal product_a_reg_n_38 : STD_LOGIC;
  signal product_a_reg_n_39 : STD_LOGIC;
  signal product_a_reg_n_40 : STD_LOGIC;
  signal product_a_reg_n_41 : STD_LOGIC;
  signal product_a_reg_n_42 : STD_LOGIC;
  signal product_a_reg_n_43 : STD_LOGIC;
  signal product_a_reg_n_44 : STD_LOGIC;
  signal product_a_reg_n_45 : STD_LOGIC;
  signal product_a_reg_n_46 : STD_LOGIC;
  signal product_a_reg_n_47 : STD_LOGIC;
  signal product_a_reg_n_48 : STD_LOGIC;
  signal product_a_reg_n_49 : STD_LOGIC;
  signal product_a_reg_n_50 : STD_LOGIC;
  signal product_a_reg_n_51 : STD_LOGIC;
  signal product_a_reg_n_52 : STD_LOGIC;
  signal product_a_reg_n_53 : STD_LOGIC;
  signal product_a_reg_n_65 : STD_LOGIC;
  signal product_a_reg_n_66 : STD_LOGIC;
  signal product_a_reg_n_67 : STD_LOGIC;
  signal product_a_reg_n_68 : STD_LOGIC;
  signal product_a_reg_n_69 : STD_LOGIC;
  signal product_a_reg_n_70 : STD_LOGIC;
  signal product_a_reg_n_71 : STD_LOGIC;
  signal product_a_reg_n_72 : STD_LOGIC;
  signal product_a_reg_n_73 : STD_LOGIC;
  signal product_a_reg_n_74 : STD_LOGIC;
  signal product_a_reg_n_75 : STD_LOGIC;
  signal product_a_reg_n_76 : STD_LOGIC;
  signal product_a_reg_n_77 : STD_LOGIC;
  signal product_a_reg_n_78 : STD_LOGIC;
  signal product_a_reg_n_79 : STD_LOGIC;
  signal product_a_reg_n_80 : STD_LOGIC;
  signal product_a_reg_n_81 : STD_LOGIC;
  signal product_a_reg_n_82 : STD_LOGIC;
  signal product_a_reg_n_83 : STD_LOGIC;
  signal product_a_reg_n_84 : STD_LOGIC;
  signal product_a_reg_n_85 : STD_LOGIC;
  signal product_a_reg_n_86 : STD_LOGIC;
  signal product_a_reg_n_87 : STD_LOGIC;
  signal product_a_reg_n_88 : STD_LOGIC;
  signal product_a_reg_n_89 : STD_LOGIC;
  signal product_a_reg_n_90 : STD_LOGIC;
  signal product_a_reg_n_91 : STD_LOGIC;
  signal product_a_reg_n_92 : STD_LOGIC;
  signal product_a_reg_n_93 : STD_LOGIC;
  signal product_a_reg_n_94 : STD_LOGIC;
  signal product_a_reg_n_95 : STD_LOGIC;
  signal product_a_reg_n_96 : STD_LOGIC;
  signal product_a_reg_n_97 : STD_LOGIC;
  signal product_a_reg_n_98 : STD_LOGIC;
  signal product_a_reg_n_99 : STD_LOGIC;
  signal product_d : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal \product_d[11]_i_2_n_0\ : STD_LOGIC;
  signal \product_d[11]_i_3_n_0\ : STD_LOGIC;
  signal \product_d[11]_i_4_n_0\ : STD_LOGIC;
  signal \product_d[11]_i_5_n_0\ : STD_LOGIC;
  signal \product_d[11]_i_6_n_0\ : STD_LOGIC;
  signal \product_d[11]_i_7_n_0\ : STD_LOGIC;
  signal \product_d[11]_i_8_n_0\ : STD_LOGIC;
  signal \product_d[11]_i_9_n_0\ : STD_LOGIC;
  signal \product_d[15]_i_2_n_0\ : STD_LOGIC;
  signal \product_d[15]_i_3_n_0\ : STD_LOGIC;
  signal \product_d[15]_i_4_n_0\ : STD_LOGIC;
  signal \product_d[15]_i_5_n_0\ : STD_LOGIC;
  signal \product_d[15]_i_6_n_0\ : STD_LOGIC;
  signal \product_d[15]_i_7_n_0\ : STD_LOGIC;
  signal \product_d[15]_i_8_n_0\ : STD_LOGIC;
  signal \product_d[15]_i_9_n_0\ : STD_LOGIC;
  signal \product_d[19]_i_2_n_0\ : STD_LOGIC;
  signal \product_d[19]_i_3_n_0\ : STD_LOGIC;
  signal \product_d[19]_i_4_n_0\ : STD_LOGIC;
  signal \product_d[19]_i_5_n_0\ : STD_LOGIC;
  signal \product_d[19]_i_6_n_0\ : STD_LOGIC;
  signal \product_d[19]_i_7_n_0\ : STD_LOGIC;
  signal \product_d[19]_i_8_n_0\ : STD_LOGIC;
  signal \product_d[19]_i_9_n_0\ : STD_LOGIC;
  signal \product_d[23]_i_2_n_0\ : STD_LOGIC;
  signal \product_d[23]_i_3_n_0\ : STD_LOGIC;
  signal \product_d[23]_i_4_n_0\ : STD_LOGIC;
  signal \product_d[23]_i_5_n_0\ : STD_LOGIC;
  signal \product_d[23]_i_6_n_0\ : STD_LOGIC;
  signal \product_d[23]_i_7_n_0\ : STD_LOGIC;
  signal \product_d[23]_i_8_n_0\ : STD_LOGIC;
  signal \product_d[23]_i_9_n_0\ : STD_LOGIC;
  signal \product_d[25]_i_2_n_0\ : STD_LOGIC;
  signal \product_d[3]_i_2_n_0\ : STD_LOGIC;
  signal \product_d[3]_i_3_n_0\ : STD_LOGIC;
  signal \product_d[3]_i_4_n_0\ : STD_LOGIC;
  signal \product_d[3]_i_5_n_0\ : STD_LOGIC;
  signal \product_d[3]_i_6_n_0\ : STD_LOGIC;
  signal \product_d[3]_i_7_n_0\ : STD_LOGIC;
  signal \product_d[3]_i_8_n_0\ : STD_LOGIC;
  signal \product_d[7]_i_2_n_0\ : STD_LOGIC;
  signal \product_d[7]_i_3_n_0\ : STD_LOGIC;
  signal \product_d[7]_i_4_n_0\ : STD_LOGIC;
  signal \product_d[7]_i_5_n_0\ : STD_LOGIC;
  signal \product_d[7]_i_6_n_0\ : STD_LOGIC;
  signal \product_d[7]_i_7_n_0\ : STD_LOGIC;
  signal \product_d[7]_i_8_n_0\ : STD_LOGIC;
  signal \product_d[7]_i_9_n_0\ : STD_LOGIC;
  signal \product_d_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \product_d_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \product_d_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \product_d_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \product_d_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \product_d_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \product_d_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \product_d_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \product_d_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \product_d_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \product_d_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \product_d_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \product_d_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \product_d_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \product_d_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \product_d_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \product_d_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \product_d_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \product_d_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \product_d_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \product_d_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \product_d_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \product_d_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \product_d_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal product_lsb_i_10_n_0 : STD_LOGIC;
  signal product_lsb_i_11_n_0 : STD_LOGIC;
  signal product_lsb_i_1_n_0 : STD_LOGIC;
  signal product_lsb_i_2_n_0 : STD_LOGIC;
  signal product_lsb_i_3_n_0 : STD_LOGIC;
  signal product_lsb_i_4_n_0 : STD_LOGIC;
  signal product_lsb_i_5_n_0 : STD_LOGIC;
  signal product_lsb_i_6_n_0 : STD_LOGIC;
  signal product_lsb_i_7_n_0 : STD_LOGIC;
  signal product_lsb_i_8_n_0 : STD_LOGIC;
  signal product_lsb_i_9_n_0 : STD_LOGIC;
  signal \product_reg_n_0_[0]\ : STD_LOGIC;
  signal \product_reg_n_0_[10]\ : STD_LOGIC;
  signal \product_reg_n_0_[11]\ : STD_LOGIC;
  signal \product_reg_n_0_[12]\ : STD_LOGIC;
  signal \product_reg_n_0_[13]\ : STD_LOGIC;
  signal \product_reg_n_0_[14]\ : STD_LOGIC;
  signal \product_reg_n_0_[15]\ : STD_LOGIC;
  signal \product_reg_n_0_[16]\ : STD_LOGIC;
  signal \product_reg_n_0_[17]\ : STD_LOGIC;
  signal \product_reg_n_0_[18]\ : STD_LOGIC;
  signal \product_reg_n_0_[19]\ : STD_LOGIC;
  signal \product_reg_n_0_[1]\ : STD_LOGIC;
  signal \product_reg_n_0_[20]\ : STD_LOGIC;
  signal \product_reg_n_0_[21]\ : STD_LOGIC;
  signal \product_reg_n_0_[22]\ : STD_LOGIC;
  signal \product_reg_n_0_[23]\ : STD_LOGIC;
  signal \product_reg_n_0_[24]\ : STD_LOGIC;
  signal \product_reg_n_0_[25]\ : STD_LOGIC;
  signal \product_reg_n_0_[26]\ : STD_LOGIC;
  signal \product_reg_n_0_[27]\ : STD_LOGIC;
  signal \product_reg_n_0_[28]\ : STD_LOGIC;
  signal \product_reg_n_0_[29]\ : STD_LOGIC;
  signal \product_reg_n_0_[2]\ : STD_LOGIC;
  signal \product_reg_n_0_[30]\ : STD_LOGIC;
  signal \product_reg_n_0_[31]\ : STD_LOGIC;
  signal \product_reg_n_0_[32]\ : STD_LOGIC;
  signal \product_reg_n_0_[33]\ : STD_LOGIC;
  signal \product_reg_n_0_[34]\ : STD_LOGIC;
  signal \product_reg_n_0_[35]\ : STD_LOGIC;
  signal \product_reg_n_0_[36]\ : STD_LOGIC;
  signal \product_reg_n_0_[37]\ : STD_LOGIC;
  signal \product_reg_n_0_[38]\ : STD_LOGIC;
  signal \product_reg_n_0_[39]\ : STD_LOGIC;
  signal \product_reg_n_0_[3]\ : STD_LOGIC;
  signal \product_reg_n_0_[40]\ : STD_LOGIC;
  signal \product_reg_n_0_[41]\ : STD_LOGIC;
  signal \product_reg_n_0_[42]\ : STD_LOGIC;
  signal \product_reg_n_0_[43]\ : STD_LOGIC;
  signal \product_reg_n_0_[44]\ : STD_LOGIC;
  signal \product_reg_n_0_[45]\ : STD_LOGIC;
  signal \product_reg_n_0_[46]\ : STD_LOGIC;
  signal \product_reg_n_0_[47]\ : STD_LOGIC;
  signal \product_reg_n_0_[48]\ : STD_LOGIC;
  signal \product_reg_n_0_[49]\ : STD_LOGIC;
  signal \product_reg_n_0_[4]\ : STD_LOGIC;
  signal \product_reg_n_0_[50]\ : STD_LOGIC;
  signal \product_reg_n_0_[51]\ : STD_LOGIC;
  signal \product_reg_n_0_[52]\ : STD_LOGIC;
  signal \product_reg_n_0_[5]\ : STD_LOGIC;
  signal \product_reg_n_0_[6]\ : STD_LOGIC;
  signal \product_reg_n_0_[7]\ : STD_LOGIC;
  signal \product_reg_n_0_[8]\ : STD_LOGIC;
  signal \product_reg_n_0_[9]\ : STD_LOGIC;
  signal product_shift0 : STD_LOGIC;
  signal \product_shift[0]_i_10_n_0\ : STD_LOGIC;
  signal \product_shift[0]_i_11_n_0\ : STD_LOGIC;
  signal \product_shift[0]_i_12_n_0\ : STD_LOGIC;
  signal \product_shift[0]_i_13_n_0\ : STD_LOGIC;
  signal \product_shift[0]_i_14_n_0\ : STD_LOGIC;
  signal \product_shift[0]_i_2_n_0\ : STD_LOGIC;
  signal \product_shift[0]_i_3_n_0\ : STD_LOGIC;
  signal \product_shift[0]_i_4_n_0\ : STD_LOGIC;
  signal \product_shift[0]_i_5_n_0\ : STD_LOGIC;
  signal \product_shift[0]_i_6_n_0\ : STD_LOGIC;
  signal \product_shift[0]_i_7_n_0\ : STD_LOGIC;
  signal \product_shift[0]_i_8_n_0\ : STD_LOGIC;
  signal \product_shift[0]_i_9_n_0\ : STD_LOGIC;
  signal product_shift_2 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \product_shift_reg_n_0_[0]\ : STD_LOGIC;
  signal sel0 : STD_LOGIC_VECTOR ( 52 downto 0 );
  signal \sum_0_reg__29_n_0\ : STD_LOGIC;
  signal \sum_0_reg__30_n_0\ : STD_LOGIC;
  signal \sum_0_reg__31_n_0\ : STD_LOGIC;
  signal \sum_0_reg__32_n_0\ : STD_LOGIC;
  signal \sum_0_reg__33_n_0\ : STD_LOGIC;
  signal \sum_0_reg__34_n_0\ : STD_LOGIC;
  signal \sum_0_reg__35_n_0\ : STD_LOGIC;
  signal \sum_0_reg__36_n_0\ : STD_LOGIC;
  signal \sum_0_reg__37_n_0\ : STD_LOGIC;
  signal \sum_0_reg__38_n_0\ : STD_LOGIC;
  signal \sum_0_reg__39_n_0\ : STD_LOGIC;
  signal \sum_0_reg__40_n_0\ : STD_LOGIC;
  signal \sum_0_reg__41_n_0\ : STD_LOGIC;
  signal \sum_0_reg__42_n_0\ : STD_LOGIC;
  signal \sum_0_reg__43_n_0\ : STD_LOGIC;
  signal \sum_0_reg__44_n_0\ : STD_LOGIC;
  signal \sum_0_reg__45_n_0\ : STD_LOGIC;
  signal \sum_0_reg__46_n_0\ : STD_LOGIC;
  signal \sum_0_reg__47_n_0\ : STD_LOGIC;
  signal \sum_0_reg__48_n_0\ : STD_LOGIC;
  signal \sum_0_reg__49_n_0\ : STD_LOGIC;
  signal \sum_0_reg__50_n_0\ : STD_LOGIC;
  signal \sum_0_reg__51_n_0\ : STD_LOGIC;
  signal \sum_0_reg__52_n_0\ : STD_LOGIC;
  signal sum_0_reg_n_100 : STD_LOGIC;
  signal sum_0_reg_n_101 : STD_LOGIC;
  signal sum_0_reg_n_102 : STD_LOGIC;
  signal sum_0_reg_n_103 : STD_LOGIC;
  signal sum_0_reg_n_104 : STD_LOGIC;
  signal sum_0_reg_n_105 : STD_LOGIC;
  signal sum_0_reg_n_99 : STD_LOGIC;
  signal sum_1_reg_n_100 : STD_LOGIC;
  signal sum_1_reg_n_101 : STD_LOGIC;
  signal sum_1_reg_n_102 : STD_LOGIC;
  signal sum_1_reg_n_103 : STD_LOGIC;
  signal sum_1_reg_n_104 : STD_LOGIC;
  signal sum_1_reg_n_105 : STD_LOGIC;
  signal sum_1_reg_n_70 : STD_LOGIC;
  signal sum_1_reg_n_71 : STD_LOGIC;
  signal sum_1_reg_n_72 : STD_LOGIC;
  signal sum_1_reg_n_73 : STD_LOGIC;
  signal sum_1_reg_n_74 : STD_LOGIC;
  signal sum_1_reg_n_75 : STD_LOGIC;
  signal sum_1_reg_n_76 : STD_LOGIC;
  signal sum_1_reg_n_77 : STD_LOGIC;
  signal sum_1_reg_n_78 : STD_LOGIC;
  signal sum_1_reg_n_79 : STD_LOGIC;
  signal sum_1_reg_n_80 : STD_LOGIC;
  signal sum_1_reg_n_81 : STD_LOGIC;
  signal sum_1_reg_n_82 : STD_LOGIC;
  signal sum_1_reg_n_83 : STD_LOGIC;
  signal sum_1_reg_n_84 : STD_LOGIC;
  signal sum_1_reg_n_85 : STD_LOGIC;
  signal sum_1_reg_n_86 : STD_LOGIC;
  signal sum_1_reg_n_87 : STD_LOGIC;
  signal sum_1_reg_n_88 : STD_LOGIC;
  signal sum_1_reg_n_89 : STD_LOGIC;
  signal sum_1_reg_n_90 : STD_LOGIC;
  signal sum_1_reg_n_91 : STD_LOGIC;
  signal sum_1_reg_n_92 : STD_LOGIC;
  signal sum_1_reg_n_93 : STD_LOGIC;
  signal sum_1_reg_n_94 : STD_LOGIC;
  signal sum_1_reg_n_95 : STD_LOGIC;
  signal sum_1_reg_n_96 : STD_LOGIC;
  signal sum_1_reg_n_97 : STD_LOGIC;
  signal sum_1_reg_n_98 : STD_LOGIC;
  signal sum_1_reg_n_99 : STD_LOGIC;
  signal sum_2_reg_n_100 : STD_LOGIC;
  signal sum_2_reg_n_101 : STD_LOGIC;
  signal sum_2_reg_n_102 : STD_LOGIC;
  signal sum_2_reg_n_103 : STD_LOGIC;
  signal sum_2_reg_n_104 : STD_LOGIC;
  signal sum_2_reg_n_105 : STD_LOGIC;
  signal sum_2_reg_n_64 : STD_LOGIC;
  signal sum_2_reg_n_65 : STD_LOGIC;
  signal sum_2_reg_n_66 : STD_LOGIC;
  signal sum_2_reg_n_67 : STD_LOGIC;
  signal sum_2_reg_n_68 : STD_LOGIC;
  signal sum_2_reg_n_69 : STD_LOGIC;
  signal sum_2_reg_n_70 : STD_LOGIC;
  signal sum_2_reg_n_71 : STD_LOGIC;
  signal sum_2_reg_n_72 : STD_LOGIC;
  signal sum_2_reg_n_73 : STD_LOGIC;
  signal sum_2_reg_n_74 : STD_LOGIC;
  signal sum_2_reg_n_75 : STD_LOGIC;
  signal sum_2_reg_n_76 : STD_LOGIC;
  signal sum_2_reg_n_77 : STD_LOGIC;
  signal sum_2_reg_n_78 : STD_LOGIC;
  signal sum_2_reg_n_79 : STD_LOGIC;
  signal sum_2_reg_n_80 : STD_LOGIC;
  signal sum_2_reg_n_81 : STD_LOGIC;
  signal sum_2_reg_n_82 : STD_LOGIC;
  signal sum_2_reg_n_83 : STD_LOGIC;
  signal sum_2_reg_n_84 : STD_LOGIC;
  signal sum_2_reg_n_85 : STD_LOGIC;
  signal sum_2_reg_n_86 : STD_LOGIC;
  signal sum_2_reg_n_87 : STD_LOGIC;
  signal sum_2_reg_n_88 : STD_LOGIC;
  signal sum_2_reg_n_89 : STD_LOGIC;
  signal sum_2_reg_n_90 : STD_LOGIC;
  signal sum_2_reg_n_91 : STD_LOGIC;
  signal sum_2_reg_n_92 : STD_LOGIC;
  signal sum_2_reg_n_93 : STD_LOGIC;
  signal sum_2_reg_n_94 : STD_LOGIC;
  signal sum_2_reg_n_95 : STD_LOGIC;
  signal sum_2_reg_n_96 : STD_LOGIC;
  signal sum_2_reg_n_97 : STD_LOGIC;
  signal sum_2_reg_n_98 : STD_LOGIC;
  signal sum_2_reg_n_99 : STD_LOGIC;
  signal sum_3_reg_n_106 : STD_LOGIC;
  signal sum_3_reg_n_107 : STD_LOGIC;
  signal sum_3_reg_n_108 : STD_LOGIC;
  signal sum_3_reg_n_109 : STD_LOGIC;
  signal sum_3_reg_n_110 : STD_LOGIC;
  signal sum_3_reg_n_111 : STD_LOGIC;
  signal sum_3_reg_n_112 : STD_LOGIC;
  signal sum_3_reg_n_113 : STD_LOGIC;
  signal sum_3_reg_n_114 : STD_LOGIC;
  signal sum_3_reg_n_115 : STD_LOGIC;
  signal sum_3_reg_n_116 : STD_LOGIC;
  signal sum_3_reg_n_117 : STD_LOGIC;
  signal sum_3_reg_n_118 : STD_LOGIC;
  signal sum_3_reg_n_119 : STD_LOGIC;
  signal sum_3_reg_n_120 : STD_LOGIC;
  signal sum_3_reg_n_121 : STD_LOGIC;
  signal sum_3_reg_n_122 : STD_LOGIC;
  signal sum_3_reg_n_123 : STD_LOGIC;
  signal sum_3_reg_n_124 : STD_LOGIC;
  signal sum_3_reg_n_125 : STD_LOGIC;
  signal sum_3_reg_n_126 : STD_LOGIC;
  signal sum_3_reg_n_127 : STD_LOGIC;
  signal sum_3_reg_n_128 : STD_LOGIC;
  signal sum_3_reg_n_129 : STD_LOGIC;
  signal sum_3_reg_n_130 : STD_LOGIC;
  signal sum_3_reg_n_131 : STD_LOGIC;
  signal sum_3_reg_n_132 : STD_LOGIC;
  signal sum_3_reg_n_133 : STD_LOGIC;
  signal sum_3_reg_n_134 : STD_LOGIC;
  signal sum_3_reg_n_135 : STD_LOGIC;
  signal sum_3_reg_n_136 : STD_LOGIC;
  signal sum_3_reg_n_137 : STD_LOGIC;
  signal sum_3_reg_n_138 : STD_LOGIC;
  signal sum_3_reg_n_139 : STD_LOGIC;
  signal sum_3_reg_n_140 : STD_LOGIC;
  signal sum_3_reg_n_141 : STD_LOGIC;
  signal sum_3_reg_n_142 : STD_LOGIC;
  signal sum_3_reg_n_143 : STD_LOGIC;
  signal sum_3_reg_n_144 : STD_LOGIC;
  signal sum_3_reg_n_145 : STD_LOGIC;
  signal sum_3_reg_n_146 : STD_LOGIC;
  signal sum_3_reg_n_147 : STD_LOGIC;
  signal sum_3_reg_n_148 : STD_LOGIC;
  signal sum_3_reg_n_149 : STD_LOGIC;
  signal sum_3_reg_n_150 : STD_LOGIC;
  signal sum_3_reg_n_151 : STD_LOGIC;
  signal sum_3_reg_n_152 : STD_LOGIC;
  signal sum_3_reg_n_153 : STD_LOGIC;
  signal sum_4_reg_n_100 : STD_LOGIC;
  signal sum_4_reg_n_101 : STD_LOGIC;
  signal sum_4_reg_n_102 : STD_LOGIC;
  signal sum_4_reg_n_103 : STD_LOGIC;
  signal sum_4_reg_n_104 : STD_LOGIC;
  signal sum_4_reg_n_105 : STD_LOGIC;
  signal sum_4_reg_n_69 : STD_LOGIC;
  signal sum_4_reg_n_70 : STD_LOGIC;
  signal sum_4_reg_n_71 : STD_LOGIC;
  signal sum_4_reg_n_72 : STD_LOGIC;
  signal sum_4_reg_n_73 : STD_LOGIC;
  signal sum_4_reg_n_74 : STD_LOGIC;
  signal sum_4_reg_n_75 : STD_LOGIC;
  signal sum_4_reg_n_76 : STD_LOGIC;
  signal sum_4_reg_n_77 : STD_LOGIC;
  signal sum_4_reg_n_78 : STD_LOGIC;
  signal sum_4_reg_n_79 : STD_LOGIC;
  signal sum_4_reg_n_80 : STD_LOGIC;
  signal sum_4_reg_n_81 : STD_LOGIC;
  signal sum_4_reg_n_82 : STD_LOGIC;
  signal sum_4_reg_n_83 : STD_LOGIC;
  signal sum_4_reg_n_84 : STD_LOGIC;
  signal sum_4_reg_n_85 : STD_LOGIC;
  signal sum_4_reg_n_86 : STD_LOGIC;
  signal sum_4_reg_n_87 : STD_LOGIC;
  signal sum_4_reg_n_88 : STD_LOGIC;
  signal sum_4_reg_n_89 : STD_LOGIC;
  signal sum_4_reg_n_90 : STD_LOGIC;
  signal sum_4_reg_n_91 : STD_LOGIC;
  signal sum_4_reg_n_92 : STD_LOGIC;
  signal sum_4_reg_n_93 : STD_LOGIC;
  signal sum_4_reg_n_94 : STD_LOGIC;
  signal sum_4_reg_n_95 : STD_LOGIC;
  signal sum_4_reg_n_96 : STD_LOGIC;
  signal sum_4_reg_n_97 : STD_LOGIC;
  signal sum_4_reg_n_98 : STD_LOGIC;
  signal sum_4_reg_n_99 : STD_LOGIC;
  signal sum_5 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \sum_5[3]_i_2_n_0\ : STD_LOGIC;
  signal \sum_5[3]_i_3_n_0\ : STD_LOGIC;
  signal \sum_5[3]_i_4_n_0\ : STD_LOGIC;
  signal \sum_5[3]_i_5_n_0\ : STD_LOGIC;
  signal \sum_5[6]_i_2_n_0\ : STD_LOGIC;
  signal \sum_5[6]_i_3_n_0\ : STD_LOGIC;
  signal \sum_5[6]_i_4_n_0\ : STD_LOGIC;
  signal \sum_5[6]_i_5_n_0\ : STD_LOGIC;
  signal \sum_5_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \sum_5_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \sum_5_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \sum_5_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \sum_5_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \sum_5_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \sum_5_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \sum_5_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \sum_5_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \sum_5_reg[6]_i_1_n_1\ : STD_LOGIC;
  signal \sum_5_reg[6]_i_1_n_2\ : STD_LOGIC;
  signal \sum_5_reg[6]_i_1_n_3\ : STD_LOGIC;
  signal \sum_5_reg[6]_i_1_n_4\ : STD_LOGIC;
  signal \sum_5_reg[6]_i_1_n_5\ : STD_LOGIC;
  signal \sum_5_reg[6]_i_1_n_6\ : STD_LOGIC;
  signal \sum_5_reg[6]_i_1_n_7\ : STD_LOGIC;
  signal \sum_5_reg__0_n_0\ : STD_LOGIC;
  signal \sum_5_reg__1_n_0\ : STD_LOGIC;
  signal \sum_5_reg__2_n_0\ : STD_LOGIC;
  signal sum_6_reg_i_10_n_0 : STD_LOGIC;
  signal sum_6_reg_i_11_n_0 : STD_LOGIC;
  signal sum_6_reg_i_12_n_0 : STD_LOGIC;
  signal sum_6_reg_i_13_n_0 : STD_LOGIC;
  signal sum_6_reg_i_14_n_0 : STD_LOGIC;
  signal sum_6_reg_i_15_n_0 : STD_LOGIC;
  signal sum_6_reg_i_16_n_0 : STD_LOGIC;
  signal sum_6_reg_i_17_n_0 : STD_LOGIC;
  signal sum_6_reg_i_18_n_0 : STD_LOGIC;
  signal sum_6_reg_i_19_n_0 : STD_LOGIC;
  signal sum_6_reg_i_1_n_0 : STD_LOGIC;
  signal sum_6_reg_i_1_n_2 : STD_LOGIC;
  signal sum_6_reg_i_1_n_3 : STD_LOGIC;
  signal sum_6_reg_i_1_n_5 : STD_LOGIC;
  signal sum_6_reg_i_1_n_6 : STD_LOGIC;
  signal sum_6_reg_i_1_n_7 : STD_LOGIC;
  signal sum_6_reg_i_20_n_0 : STD_LOGIC;
  signal sum_6_reg_i_21_n_0 : STD_LOGIC;
  signal sum_6_reg_i_22_n_0 : STD_LOGIC;
  signal sum_6_reg_i_23_n_0 : STD_LOGIC;
  signal sum_6_reg_i_2_n_0 : STD_LOGIC;
  signal sum_6_reg_i_2_n_1 : STD_LOGIC;
  signal sum_6_reg_i_2_n_2 : STD_LOGIC;
  signal sum_6_reg_i_2_n_3 : STD_LOGIC;
  signal sum_6_reg_i_2_n_4 : STD_LOGIC;
  signal sum_6_reg_i_2_n_5 : STD_LOGIC;
  signal sum_6_reg_i_2_n_6 : STD_LOGIC;
  signal sum_6_reg_i_2_n_7 : STD_LOGIC;
  signal sum_6_reg_i_3_n_0 : STD_LOGIC;
  signal sum_6_reg_i_3_n_1 : STD_LOGIC;
  signal sum_6_reg_i_3_n_2 : STD_LOGIC;
  signal sum_6_reg_i_3_n_3 : STD_LOGIC;
  signal sum_6_reg_i_3_n_4 : STD_LOGIC;
  signal sum_6_reg_i_3_n_5 : STD_LOGIC;
  signal sum_6_reg_i_3_n_6 : STD_LOGIC;
  signal sum_6_reg_i_3_n_7 : STD_LOGIC;
  signal sum_6_reg_i_4_n_0 : STD_LOGIC;
  signal sum_6_reg_i_4_n_1 : STD_LOGIC;
  signal sum_6_reg_i_4_n_2 : STD_LOGIC;
  signal sum_6_reg_i_4_n_3 : STD_LOGIC;
  signal sum_6_reg_i_4_n_4 : STD_LOGIC;
  signal sum_6_reg_i_4_n_5 : STD_LOGIC;
  signal sum_6_reg_i_4_n_6 : STD_LOGIC;
  signal sum_6_reg_i_4_n_7 : STD_LOGIC;
  signal sum_6_reg_i_5_n_0 : STD_LOGIC;
  signal sum_6_reg_i_5_n_1 : STD_LOGIC;
  signal sum_6_reg_i_5_n_2 : STD_LOGIC;
  signal sum_6_reg_i_5_n_3 : STD_LOGIC;
  signal sum_6_reg_i_5_n_4 : STD_LOGIC;
  signal sum_6_reg_i_5_n_5 : STD_LOGIC;
  signal sum_6_reg_i_5_n_6 : STD_LOGIC;
  signal sum_6_reg_i_5_n_7 : STD_LOGIC;
  signal sum_6_reg_i_6_n_0 : STD_LOGIC;
  signal sum_6_reg_i_7_n_0 : STD_LOGIC;
  signal sum_6_reg_i_8_n_0 : STD_LOGIC;
  signal sum_6_reg_i_9_n_0 : STD_LOGIC;
  signal sum_6_reg_n_106 : STD_LOGIC;
  signal sum_6_reg_n_107 : STD_LOGIC;
  signal sum_6_reg_n_108 : STD_LOGIC;
  signal sum_6_reg_n_109 : STD_LOGIC;
  signal sum_6_reg_n_110 : STD_LOGIC;
  signal sum_6_reg_n_111 : STD_LOGIC;
  signal sum_6_reg_n_112 : STD_LOGIC;
  signal sum_6_reg_n_113 : STD_LOGIC;
  signal sum_6_reg_n_114 : STD_LOGIC;
  signal sum_6_reg_n_115 : STD_LOGIC;
  signal sum_6_reg_n_116 : STD_LOGIC;
  signal sum_6_reg_n_117 : STD_LOGIC;
  signal sum_6_reg_n_118 : STD_LOGIC;
  signal sum_6_reg_n_119 : STD_LOGIC;
  signal sum_6_reg_n_120 : STD_LOGIC;
  signal sum_6_reg_n_121 : STD_LOGIC;
  signal sum_6_reg_n_122 : STD_LOGIC;
  signal sum_6_reg_n_123 : STD_LOGIC;
  signal sum_6_reg_n_124 : STD_LOGIC;
  signal sum_6_reg_n_125 : STD_LOGIC;
  signal sum_6_reg_n_126 : STD_LOGIC;
  signal sum_6_reg_n_127 : STD_LOGIC;
  signal sum_6_reg_n_128 : STD_LOGIC;
  signal sum_6_reg_n_129 : STD_LOGIC;
  signal sum_6_reg_n_130 : STD_LOGIC;
  signal sum_6_reg_n_131 : STD_LOGIC;
  signal sum_6_reg_n_132 : STD_LOGIC;
  signal sum_6_reg_n_133 : STD_LOGIC;
  signal sum_6_reg_n_134 : STD_LOGIC;
  signal sum_6_reg_n_135 : STD_LOGIC;
  signal sum_6_reg_n_136 : STD_LOGIC;
  signal sum_6_reg_n_137 : STD_LOGIC;
  signal sum_6_reg_n_138 : STD_LOGIC;
  signal sum_6_reg_n_139 : STD_LOGIC;
  signal sum_6_reg_n_140 : STD_LOGIC;
  signal sum_6_reg_n_141 : STD_LOGIC;
  signal sum_6_reg_n_142 : STD_LOGIC;
  signal sum_6_reg_n_143 : STD_LOGIC;
  signal sum_6_reg_n_144 : STD_LOGIC;
  signal sum_6_reg_n_145 : STD_LOGIC;
  signal sum_6_reg_n_146 : STD_LOGIC;
  signal sum_6_reg_n_147 : STD_LOGIC;
  signal sum_6_reg_n_148 : STD_LOGIC;
  signal sum_6_reg_n_149 : STD_LOGIC;
  signal sum_6_reg_n_150 : STD_LOGIC;
  signal sum_6_reg_n_151 : STD_LOGIC;
  signal sum_6_reg_n_152 : STD_LOGIC;
  signal sum_6_reg_n_153 : STD_LOGIC;
  signal sum_7_reg_n_100 : STD_LOGIC;
  signal sum_7_reg_n_101 : STD_LOGIC;
  signal sum_7_reg_n_102 : STD_LOGIC;
  signal sum_7_reg_n_103 : STD_LOGIC;
  signal sum_7_reg_n_104 : STD_LOGIC;
  signal sum_7_reg_n_105 : STD_LOGIC;
  signal sum_7_reg_n_106 : STD_LOGIC;
  signal sum_7_reg_n_107 : STD_LOGIC;
  signal sum_7_reg_n_108 : STD_LOGIC;
  signal sum_7_reg_n_109 : STD_LOGIC;
  signal sum_7_reg_n_110 : STD_LOGIC;
  signal sum_7_reg_n_111 : STD_LOGIC;
  signal sum_7_reg_n_112 : STD_LOGIC;
  signal sum_7_reg_n_113 : STD_LOGIC;
  signal sum_7_reg_n_114 : STD_LOGIC;
  signal sum_7_reg_n_115 : STD_LOGIC;
  signal sum_7_reg_n_116 : STD_LOGIC;
  signal sum_7_reg_n_117 : STD_LOGIC;
  signal sum_7_reg_n_118 : STD_LOGIC;
  signal sum_7_reg_n_119 : STD_LOGIC;
  signal sum_7_reg_n_120 : STD_LOGIC;
  signal sum_7_reg_n_121 : STD_LOGIC;
  signal sum_7_reg_n_122 : STD_LOGIC;
  signal sum_7_reg_n_123 : STD_LOGIC;
  signal sum_7_reg_n_124 : STD_LOGIC;
  signal sum_7_reg_n_125 : STD_LOGIC;
  signal sum_7_reg_n_126 : STD_LOGIC;
  signal sum_7_reg_n_127 : STD_LOGIC;
  signal sum_7_reg_n_128 : STD_LOGIC;
  signal sum_7_reg_n_129 : STD_LOGIC;
  signal sum_7_reg_n_130 : STD_LOGIC;
  signal sum_7_reg_n_131 : STD_LOGIC;
  signal sum_7_reg_n_132 : STD_LOGIC;
  signal sum_7_reg_n_133 : STD_LOGIC;
  signal sum_7_reg_n_134 : STD_LOGIC;
  signal sum_7_reg_n_135 : STD_LOGIC;
  signal sum_7_reg_n_136 : STD_LOGIC;
  signal sum_7_reg_n_137 : STD_LOGIC;
  signal sum_7_reg_n_138 : STD_LOGIC;
  signal sum_7_reg_n_139 : STD_LOGIC;
  signal sum_7_reg_n_140 : STD_LOGIC;
  signal sum_7_reg_n_141 : STD_LOGIC;
  signal sum_7_reg_n_142 : STD_LOGIC;
  signal sum_7_reg_n_143 : STD_LOGIC;
  signal sum_7_reg_n_144 : STD_LOGIC;
  signal sum_7_reg_n_145 : STD_LOGIC;
  signal sum_7_reg_n_146 : STD_LOGIC;
  signal sum_7_reg_n_147 : STD_LOGIC;
  signal sum_7_reg_n_148 : STD_LOGIC;
  signal sum_7_reg_n_149 : STD_LOGIC;
  signal sum_7_reg_n_150 : STD_LOGIC;
  signal sum_7_reg_n_151 : STD_LOGIC;
  signal sum_7_reg_n_152 : STD_LOGIC;
  signal sum_7_reg_n_153 : STD_LOGIC;
  signal sum_7_reg_n_69 : STD_LOGIC;
  signal sum_7_reg_n_70 : STD_LOGIC;
  signal sum_7_reg_n_71 : STD_LOGIC;
  signal sum_7_reg_n_72 : STD_LOGIC;
  signal sum_7_reg_n_73 : STD_LOGIC;
  signal sum_7_reg_n_74 : STD_LOGIC;
  signal sum_7_reg_n_75 : STD_LOGIC;
  signal sum_7_reg_n_76 : STD_LOGIC;
  signal sum_7_reg_n_77 : STD_LOGIC;
  signal sum_7_reg_n_78 : STD_LOGIC;
  signal sum_7_reg_n_79 : STD_LOGIC;
  signal sum_7_reg_n_80 : STD_LOGIC;
  signal sum_7_reg_n_81 : STD_LOGIC;
  signal sum_7_reg_n_82 : STD_LOGIC;
  signal sum_7_reg_n_83 : STD_LOGIC;
  signal sum_7_reg_n_84 : STD_LOGIC;
  signal sum_7_reg_n_85 : STD_LOGIC;
  signal sum_7_reg_n_86 : STD_LOGIC;
  signal sum_7_reg_n_87 : STD_LOGIC;
  signal sum_7_reg_n_88 : STD_LOGIC;
  signal sum_7_reg_n_89 : STD_LOGIC;
  signal sum_7_reg_n_90 : STD_LOGIC;
  signal sum_7_reg_n_91 : STD_LOGIC;
  signal sum_7_reg_n_92 : STD_LOGIC;
  signal sum_7_reg_n_93 : STD_LOGIC;
  signal sum_7_reg_n_94 : STD_LOGIC;
  signal sum_7_reg_n_95 : STD_LOGIC;
  signal sum_7_reg_n_96 : STD_LOGIC;
  signal sum_7_reg_n_97 : STD_LOGIC;
  signal sum_7_reg_n_98 : STD_LOGIC;
  signal sum_7_reg_n_99 : STD_LOGIC;
  signal sum_8_reg_n_100 : STD_LOGIC;
  signal sum_8_reg_n_101 : STD_LOGIC;
  signal sum_8_reg_n_102 : STD_LOGIC;
  signal sum_8_reg_n_103 : STD_LOGIC;
  signal sum_8_reg_n_104 : STD_LOGIC;
  signal sum_8_reg_n_105 : STD_LOGIC;
  signal sum_8_reg_n_75 : STD_LOGIC;
  signal sum_8_reg_n_76 : STD_LOGIC;
  signal sum_8_reg_n_77 : STD_LOGIC;
  signal sum_8_reg_n_78 : STD_LOGIC;
  signal sum_8_reg_n_79 : STD_LOGIC;
  signal sum_8_reg_n_80 : STD_LOGIC;
  signal sum_8_reg_n_81 : STD_LOGIC;
  signal sum_8_reg_n_82 : STD_LOGIC;
  signal sum_8_reg_n_83 : STD_LOGIC;
  signal sum_8_reg_n_84 : STD_LOGIC;
  signal sum_8_reg_n_85 : STD_LOGIC;
  signal sum_8_reg_n_86 : STD_LOGIC;
  signal sum_8_reg_n_87 : STD_LOGIC;
  signal sum_8_reg_n_88 : STD_LOGIC;
  signal sum_8_reg_n_89 : STD_LOGIC;
  signal sum_8_reg_n_90 : STD_LOGIC;
  signal sum_8_reg_n_91 : STD_LOGIC;
  signal sum_8_reg_n_92 : STD_LOGIC;
  signal sum_8_reg_n_93 : STD_LOGIC;
  signal sum_8_reg_n_94 : STD_LOGIC;
  signal sum_8_reg_n_95 : STD_LOGIC;
  signal sum_8_reg_n_96 : STD_LOGIC;
  signal sum_8_reg_n_97 : STD_LOGIC;
  signal sum_8_reg_n_98 : STD_LOGIC;
  signal sum_8_reg_n_99 : STD_LOGIC;
  signal \NLW_exponent_1_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_exponent_3_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_exponent_gt_prodshift_reg_i_1_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_exponent_gt_prodshift_reg_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_exponent_gt_prodshift_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_exponent_terms_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_exponent_under_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_exponent_under_reg[11]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_product_a_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_product_a_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_product_a_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_product_a_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_product_a_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_product_a_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_product_a_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_product_a_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_product_a_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 41 );
  signal \NLW_product_d_reg[25]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_product_d_reg[25]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_sum_0_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_sum_0_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_sum_0_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_sum_0_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_sum_0_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_sum_0_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_sum_0_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_sum_0_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_sum_0_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sum_0_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 42 );
  signal NLW_sum_0_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_sum_1_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_sum_1_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_sum_1_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_sum_1_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_sum_1_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_sum_1_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_sum_1_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_sum_1_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_sum_1_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sum_1_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 36 );
  signal NLW_sum_1_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_sum_2_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_sum_2_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_sum_2_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_sum_2_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_sum_2_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_sum_2_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_sum_2_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_sum_2_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_sum_2_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sum_2_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 42 );
  signal NLW_sum_2_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_sum_3_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_sum_3_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_sum_3_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_sum_3_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_sum_3_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_sum_3_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_sum_3_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_sum_3_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_sum_3_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sum_3_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_sum_4_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_sum_4_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_sum_4_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_sum_4_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_sum_4_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_sum_4_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_sum_4_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_sum_4_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_sum_4_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sum_4_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 37 );
  signal NLW_sum_4_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_sum_6_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_sum_6_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_sum_6_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_sum_6_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_sum_6_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_sum_6_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_sum_6_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_sum_6_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_sum_6_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sum_6_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_sum_6_reg_i_1_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 2 to 2 );
  signal NLW_sum_6_reg_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_sum_7_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_sum_7_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_sum_7_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_sum_7_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_sum_7_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_sum_7_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_sum_7_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_sum_7_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_sum_7_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sum_7_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 37 );
  signal NLW_sum_8_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_sum_8_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_sum_8_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_sum_8_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_sum_8_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_sum_8_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_sum_8_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_sum_8_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_sum_8_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sum_8_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 31 );
  signal NLW_sum_8_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \exponent_1_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \exponent_1_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \exponent_1_reg[7]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \exponent_3_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \exponent_3_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \exponent_3_reg[7]_i_1\ : label is 35;
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of exponent_gt_prodshift_reg_i_1 : label is 11;
  attribute COMPARATOR_THRESHOLD of exponent_gt_prodshift_reg_i_2 : label is 11;
  attribute ADDER_THRESHOLD of \exponent_terms_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \exponent_terms_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \exponent_terms_reg[7]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \exponent_under_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \exponent_under_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \exponent_under_reg[8]_i_1\ : label is 35;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \product_1[0]_i_5\ : label is "soft_lutpair669";
  attribute SOFT_HLUTNM of \product_1[0]_i_7\ : label is "soft_lutpair669";
  attribute SOFT_HLUTNM of \product_1[100]_i_1\ : label is "soft_lutpair577";
  attribute SOFT_HLUTNM of \product_1[101]_i_1\ : label is "soft_lutpair578";
  attribute SOFT_HLUTNM of \product_1[102]_i_1\ : label is "soft_lutpair578";
  attribute SOFT_HLUTNM of \product_1[105]_i_3\ : label is "soft_lutpair495";
  attribute SOFT_HLUTNM of \product_1[105]_i_4\ : label is "soft_lutpair496";
  attribute SOFT_HLUTNM of \product_1[10]_i_1\ : label is "soft_lutpair545";
  attribute SOFT_HLUTNM of \product_1[10]_i_4\ : label is "soft_lutpair473";
  attribute SOFT_HLUTNM of \product_1[11]_i_1\ : label is "soft_lutpair546";
  attribute SOFT_HLUTNM of \product_1[11]_i_4\ : label is "soft_lutpair474";
  attribute SOFT_HLUTNM of \product_1[12]_i_1\ : label is "soft_lutpair546";
  attribute SOFT_HLUTNM of \product_1[12]_i_4\ : label is "soft_lutpair475";
  attribute SOFT_HLUTNM of \product_1[13]_i_1\ : label is "soft_lutpair547";
  attribute SOFT_HLUTNM of \product_1[13]_i_4\ : label is "soft_lutpair476";
  attribute SOFT_HLUTNM of \product_1[14]_i_1\ : label is "soft_lutpair547";
  attribute SOFT_HLUTNM of \product_1[14]_i_4\ : label is "soft_lutpair477";
  attribute SOFT_HLUTNM of \product_1[15]_i_1\ : label is "soft_lutpair548";
  attribute SOFT_HLUTNM of \product_1[15]_i_4\ : label is "soft_lutpair478";
  attribute SOFT_HLUTNM of \product_1[16]_i_1\ : label is "soft_lutpair548";
  attribute SOFT_HLUTNM of \product_1[16]_i_4\ : label is "soft_lutpair479";
  attribute SOFT_HLUTNM of \product_1[17]_i_1\ : label is "soft_lutpair549";
  attribute SOFT_HLUTNM of \product_1[17]_i_4\ : label is "soft_lutpair480";
  attribute SOFT_HLUTNM of \product_1[18]_i_1\ : label is "soft_lutpair549";
  attribute SOFT_HLUTNM of \product_1[18]_i_4\ : label is "soft_lutpair481";
  attribute SOFT_HLUTNM of \product_1[19]_i_1\ : label is "soft_lutpair550";
  attribute SOFT_HLUTNM of \product_1[19]_i_4\ : label is "soft_lutpair482";
  attribute SOFT_HLUTNM of \product_1[1]_i_1\ : label is "soft_lutpair541";
  attribute SOFT_HLUTNM of \product_1[20]_i_1\ : label is "soft_lutpair550";
  attribute SOFT_HLUTNM of \product_1[20]_i_4\ : label is "soft_lutpair483";
  attribute SOFT_HLUTNM of \product_1[21]_i_1\ : label is "soft_lutpair551";
  attribute SOFT_HLUTNM of \product_1[21]_i_4\ : label is "soft_lutpair484";
  attribute SOFT_HLUTNM of \product_1[22]_i_1\ : label is "soft_lutpair551";
  attribute SOFT_HLUTNM of \product_1[22]_i_4\ : label is "soft_lutpair485";
  attribute SOFT_HLUTNM of \product_1[23]_i_1\ : label is "soft_lutpair552";
  attribute SOFT_HLUTNM of \product_1[23]_i_4\ : label is "soft_lutpair486";
  attribute SOFT_HLUTNM of \product_1[24]_i_1\ : label is "soft_lutpair552";
  attribute SOFT_HLUTNM of \product_1[24]_i_4\ : label is "soft_lutpair487";
  attribute SOFT_HLUTNM of \product_1[25]_i_1\ : label is "soft_lutpair553";
  attribute SOFT_HLUTNM of \product_1[25]_i_4\ : label is "soft_lutpair488";
  attribute SOFT_HLUTNM of \product_1[26]_i_1\ : label is "soft_lutpair553";
  attribute SOFT_HLUTNM of \product_1[26]_i_4\ : label is "soft_lutpair489";
  attribute SOFT_HLUTNM of \product_1[27]_i_1\ : label is "soft_lutpair554";
  attribute SOFT_HLUTNM of \product_1[27]_i_4\ : label is "soft_lutpair490";
  attribute SOFT_HLUTNM of \product_1[28]_i_1\ : label is "soft_lutpair554";
  attribute SOFT_HLUTNM of \product_1[28]_i_4\ : label is "soft_lutpair491";
  attribute SOFT_HLUTNM of \product_1[29]_i_1\ : label is "soft_lutpair555";
  attribute SOFT_HLUTNM of \product_1[29]_i_4\ : label is "soft_lutpair492";
  attribute SOFT_HLUTNM of \product_1[2]_i_1\ : label is "soft_lutpair541";
  attribute SOFT_HLUTNM of \product_1[30]_i_1\ : label is "soft_lutpair555";
  attribute SOFT_HLUTNM of \product_1[30]_i_4\ : label is "soft_lutpair493";
  attribute SOFT_HLUTNM of \product_1[31]_i_1\ : label is "soft_lutpair556";
  attribute SOFT_HLUTNM of \product_1[31]_i_4\ : label is "soft_lutpair494";
  attribute SOFT_HLUTNM of \product_1[32]_i_1\ : label is "soft_lutpair556";
  attribute SOFT_HLUTNM of \product_1[32]_i_4\ : label is "soft_lutpair497";
  attribute SOFT_HLUTNM of \product_1[33]_i_1\ : label is "soft_lutpair557";
  attribute SOFT_HLUTNM of \product_1[33]_i_4\ : label is "soft_lutpair498";
  attribute SOFT_HLUTNM of \product_1[34]_i_1\ : label is "soft_lutpair557";
  attribute SOFT_HLUTNM of \product_1[34]_i_4\ : label is "soft_lutpair499";
  attribute SOFT_HLUTNM of \product_1[35]_i_1\ : label is "soft_lutpair558";
  attribute SOFT_HLUTNM of \product_1[35]_i_4\ : label is "soft_lutpair500";
  attribute SOFT_HLUTNM of \product_1[36]_i_1\ : label is "soft_lutpair558";
  attribute SOFT_HLUTNM of \product_1[36]_i_4\ : label is "soft_lutpair501";
  attribute SOFT_HLUTNM of \product_1[37]_i_1\ : label is "soft_lutpair559";
  attribute SOFT_HLUTNM of \product_1[37]_i_4\ : label is "soft_lutpair502";
  attribute SOFT_HLUTNM of \product_1[38]_i_1\ : label is "soft_lutpair559";
  attribute SOFT_HLUTNM of \product_1[38]_i_4\ : label is "soft_lutpair503";
  attribute SOFT_HLUTNM of \product_1[39]_i_1\ : label is "soft_lutpair560";
  attribute SOFT_HLUTNM of \product_1[39]_i_4\ : label is "soft_lutpair504";
  attribute SOFT_HLUTNM of \product_1[3]_i_1\ : label is "soft_lutpair542";
  attribute SOFT_HLUTNM of \product_1[40]_i_1\ : label is "soft_lutpair560";
  attribute SOFT_HLUTNM of \product_1[40]_i_4\ : label is "soft_lutpair505";
  attribute SOFT_HLUTNM of \product_1[41]_i_1\ : label is "soft_lutpair561";
  attribute SOFT_HLUTNM of \product_1[41]_i_4\ : label is "soft_lutpair506";
  attribute SOFT_HLUTNM of \product_1[42]_i_1\ : label is "soft_lutpair561";
  attribute SOFT_HLUTNM of \product_1[42]_i_4\ : label is "soft_lutpair489";
  attribute SOFT_HLUTNM of \product_1[42]_i_5\ : label is "soft_lutpair473";
  attribute SOFT_HLUTNM of \product_1[43]_i_1\ : label is "soft_lutpair562";
  attribute SOFT_HLUTNM of \product_1[43]_i_4\ : label is "soft_lutpair490";
  attribute SOFT_HLUTNM of \product_1[43]_i_5\ : label is "soft_lutpair474";
  attribute SOFT_HLUTNM of \product_1[44]_i_1\ : label is "soft_lutpair562";
  attribute SOFT_HLUTNM of \product_1[44]_i_4\ : label is "soft_lutpair491";
  attribute SOFT_HLUTNM of \product_1[44]_i_5\ : label is "soft_lutpair475";
  attribute SOFT_HLUTNM of \product_1[45]_i_1\ : label is "soft_lutpair563";
  attribute SOFT_HLUTNM of \product_1[45]_i_4\ : label is "soft_lutpair492";
  attribute SOFT_HLUTNM of \product_1[45]_i_5\ : label is "soft_lutpair476";
  attribute SOFT_HLUTNM of \product_1[46]_i_1\ : label is "soft_lutpair563";
  attribute SOFT_HLUTNM of \product_1[46]_i_4\ : label is "soft_lutpair493";
  attribute SOFT_HLUTNM of \product_1[46]_i_5\ : label is "soft_lutpair477";
  attribute SOFT_HLUTNM of \product_1[47]_i_1\ : label is "soft_lutpair564";
  attribute SOFT_HLUTNM of \product_1[47]_i_4\ : label is "soft_lutpair494";
  attribute SOFT_HLUTNM of \product_1[47]_i_5\ : label is "soft_lutpair478";
  attribute SOFT_HLUTNM of \product_1[48]_i_1\ : label is "soft_lutpair564";
  attribute SOFT_HLUTNM of \product_1[48]_i_4\ : label is "soft_lutpair497";
  attribute SOFT_HLUTNM of \product_1[48]_i_5\ : label is "soft_lutpair479";
  attribute SOFT_HLUTNM of \product_1[49]_i_1\ : label is "soft_lutpair565";
  attribute SOFT_HLUTNM of \product_1[49]_i_4\ : label is "soft_lutpair498";
  attribute SOFT_HLUTNM of \product_1[49]_i_5\ : label is "soft_lutpair480";
  attribute SOFT_HLUTNM of \product_1[4]_i_1\ : label is "soft_lutpair542";
  attribute SOFT_HLUTNM of \product_1[50]_i_1\ : label is "soft_lutpair565";
  attribute SOFT_HLUTNM of \product_1[50]_i_3\ : label is "soft_lutpair495";
  attribute SOFT_HLUTNM of \product_1[50]_i_4\ : label is "soft_lutpair499";
  attribute SOFT_HLUTNM of \product_1[50]_i_5\ : label is "soft_lutpair481";
  attribute SOFT_HLUTNM of \product_1[51]_i_1\ : label is "soft_lutpair566";
  attribute SOFT_HLUTNM of \product_1[51]_i_4\ : label is "soft_lutpair500";
  attribute SOFT_HLUTNM of \product_1[51]_i_5\ : label is "soft_lutpair482";
  attribute SOFT_HLUTNM of \product_1[52]_i_1\ : label is "soft_lutpair566";
  attribute SOFT_HLUTNM of \product_1[52]_i_4\ : label is "soft_lutpair501";
  attribute SOFT_HLUTNM of \product_1[52]_i_5\ : label is "soft_lutpair483";
  attribute SOFT_HLUTNM of \product_1[53]_i_1\ : label is "soft_lutpair567";
  attribute SOFT_HLUTNM of \product_1[53]_i_4\ : label is "soft_lutpair502";
  attribute SOFT_HLUTNM of \product_1[53]_i_5\ : label is "soft_lutpair484";
  attribute SOFT_HLUTNM of \product_1[54]_i_1\ : label is "soft_lutpair567";
  attribute SOFT_HLUTNM of \product_1[54]_i_3\ : label is "soft_lutpair670";
  attribute SOFT_HLUTNM of \product_1[54]_i_5\ : label is "soft_lutpair503";
  attribute SOFT_HLUTNM of \product_1[54]_i_6\ : label is "soft_lutpair485";
  attribute SOFT_HLUTNM of \product_1[55]_i_1\ : label is "soft_lutpair568";
  attribute SOFT_HLUTNM of \product_1[55]_i_3\ : label is "soft_lutpair670";
  attribute SOFT_HLUTNM of \product_1[55]_i_5\ : label is "soft_lutpair504";
  attribute SOFT_HLUTNM of \product_1[55]_i_6\ : label is "soft_lutpair486";
  attribute SOFT_HLUTNM of \product_1[56]_i_1\ : label is "soft_lutpair568";
  attribute SOFT_HLUTNM of \product_1[56]_i_3\ : label is "soft_lutpair672";
  attribute SOFT_HLUTNM of \product_1[56]_i_5\ : label is "soft_lutpair505";
  attribute SOFT_HLUTNM of \product_1[56]_i_6\ : label is "soft_lutpair487";
  attribute SOFT_HLUTNM of \product_1[57]_i_3\ : label is "soft_lutpair672";
  attribute SOFT_HLUTNM of \product_1[57]_i_5\ : label is "soft_lutpair506";
  attribute SOFT_HLUTNM of \product_1[57]_i_6\ : label is "soft_lutpair488";
  attribute SOFT_HLUTNM of \product_1[59]_i_2\ : label is "soft_lutpair671";
  attribute SOFT_HLUTNM of \product_1[5]_i_1\ : label is "soft_lutpair543";
  attribute SOFT_HLUTNM of \product_1[61]_i_2\ : label is "soft_lutpair671";
  attribute SOFT_HLUTNM of \product_1[63]_i_2\ : label is "soft_lutpair673";
  attribute SOFT_HLUTNM of \product_1[65]_i_2\ : label is "soft_lutpair673";
  attribute SOFT_HLUTNM of \product_1[67]_i_2\ : label is "soft_lutpair674";
  attribute SOFT_HLUTNM of \product_1[69]_i_2\ : label is "soft_lutpair674";
  attribute SOFT_HLUTNM of \product_1[6]_i_1\ : label is "soft_lutpair543";
  attribute SOFT_HLUTNM of \product_1[71]_i_2\ : label is "soft_lutpair675";
  attribute SOFT_HLUTNM of \product_1[73]_i_2\ : label is "soft_lutpair675";
  attribute SOFT_HLUTNM of \product_1[74]_i_11\ : label is "soft_lutpair496";
  attribute SOFT_HLUTNM of \product_1[75]_i_1\ : label is "soft_lutpair569";
  attribute SOFT_HLUTNM of \product_1[75]_i_2\ : label is "soft_lutpair676";
  attribute SOFT_HLUTNM of \product_1[76]_i_1\ : label is "soft_lutpair569";
  attribute SOFT_HLUTNM of \product_1[77]_i_1\ : label is "soft_lutpair570";
  attribute SOFT_HLUTNM of \product_1[78]_i_1\ : label is "soft_lutpair570";
  attribute SOFT_HLUTNM of \product_1[79]_i_1\ : label is "soft_lutpair571";
  attribute SOFT_HLUTNM of \product_1[7]_i_1\ : label is "soft_lutpair544";
  attribute SOFT_HLUTNM of \product_1[80]_i_1\ : label is "soft_lutpair571";
  attribute SOFT_HLUTNM of \product_1[81]_i_1\ : label is "soft_lutpair572";
  attribute SOFT_HLUTNM of \product_1[82]_i_1\ : label is "soft_lutpair572";
  attribute SOFT_HLUTNM of \product_1[83]_i_1\ : label is "soft_lutpair573";
  attribute SOFT_HLUTNM of \product_1[84]_i_1\ : label is "soft_lutpair573";
  attribute SOFT_HLUTNM of \product_1[85]_i_1\ : label is "soft_lutpair574";
  attribute SOFT_HLUTNM of \product_1[86]_i_1\ : label is "soft_lutpair574";
  attribute SOFT_HLUTNM of \product_1[87]_i_1\ : label is "soft_lutpair575";
  attribute SOFT_HLUTNM of \product_1[88]_i_1\ : label is "soft_lutpair575";
  attribute SOFT_HLUTNM of \product_1[89]_i_1\ : label is "soft_lutpair576";
  attribute SOFT_HLUTNM of \product_1[8]_i_1\ : label is "soft_lutpair544";
  attribute SOFT_HLUTNM of \product_1[90]_i_1\ : label is "soft_lutpair576";
  attribute SOFT_HLUTNM of \product_1[95]_i_2\ : label is "soft_lutpair676";
  attribute SOFT_HLUTNM of \product_1[97]_i_2\ : label is "soft_lutpair677";
  attribute SOFT_HLUTNM of \product_1[99]_i_1\ : label is "soft_lutpair577";
  attribute SOFT_HLUTNM of \product_1[99]_i_2\ : label is "soft_lutpair677";
  attribute SOFT_HLUTNM of \product_1[9]_i_1\ : label is "soft_lutpair545";
  attribute SOFT_HLUTNM of \product_2[0]_i_1\ : label is "soft_lutpair730";
  attribute SOFT_HLUTNM of \product_2[100]_i_1\ : label is "soft_lutpair680";
  attribute SOFT_HLUTNM of \product_2[101]_i_1\ : label is "soft_lutpair680";
  attribute SOFT_HLUTNM of \product_2[102]_i_1\ : label is "soft_lutpair679";
  attribute SOFT_HLUTNM of \product_2[103]_i_1\ : label is "soft_lutpair679";
  attribute SOFT_HLUTNM of \product_2[104]_i_1\ : label is "soft_lutpair678";
  attribute SOFT_HLUTNM of \product_2[105]_i_1\ : label is "soft_lutpair678";
  attribute SOFT_HLUTNM of \product_2[10]_i_1\ : label is "soft_lutpair725";
  attribute SOFT_HLUTNM of \product_2[11]_i_1\ : label is "soft_lutpair725";
  attribute SOFT_HLUTNM of \product_2[12]_i_1\ : label is "soft_lutpair724";
  attribute SOFT_HLUTNM of \product_2[13]_i_1\ : label is "soft_lutpair724";
  attribute SOFT_HLUTNM of \product_2[14]_i_1\ : label is "soft_lutpair723";
  attribute SOFT_HLUTNM of \product_2[15]_i_1\ : label is "soft_lutpair723";
  attribute SOFT_HLUTNM of \product_2[16]_i_1\ : label is "soft_lutpair722";
  attribute SOFT_HLUTNM of \product_2[17]_i_1\ : label is "soft_lutpair722";
  attribute SOFT_HLUTNM of \product_2[18]_i_1\ : label is "soft_lutpair721";
  attribute SOFT_HLUTNM of \product_2[19]_i_1\ : label is "soft_lutpair721";
  attribute SOFT_HLUTNM of \product_2[1]_i_1\ : label is "soft_lutpair730";
  attribute SOFT_HLUTNM of \product_2[20]_i_1\ : label is "soft_lutpair720";
  attribute SOFT_HLUTNM of \product_2[21]_i_1\ : label is "soft_lutpair720";
  attribute SOFT_HLUTNM of \product_2[22]_i_1\ : label is "soft_lutpair719";
  attribute SOFT_HLUTNM of \product_2[23]_i_1\ : label is "soft_lutpair719";
  attribute SOFT_HLUTNM of \product_2[24]_i_1\ : label is "soft_lutpair718";
  attribute SOFT_HLUTNM of \product_2[25]_i_1\ : label is "soft_lutpair718";
  attribute SOFT_HLUTNM of \product_2[26]_i_1\ : label is "soft_lutpair717";
  attribute SOFT_HLUTNM of \product_2[27]_i_1\ : label is "soft_lutpair717";
  attribute SOFT_HLUTNM of \product_2[28]_i_1\ : label is "soft_lutpair716";
  attribute SOFT_HLUTNM of \product_2[29]_i_1\ : label is "soft_lutpair716";
  attribute SOFT_HLUTNM of \product_2[2]_i_1\ : label is "soft_lutpair729";
  attribute SOFT_HLUTNM of \product_2[30]_i_1\ : label is "soft_lutpair715";
  attribute SOFT_HLUTNM of \product_2[31]_i_1\ : label is "soft_lutpair715";
  attribute SOFT_HLUTNM of \product_2[32]_i_1\ : label is "soft_lutpair714";
  attribute SOFT_HLUTNM of \product_2[33]_i_1\ : label is "soft_lutpair714";
  attribute SOFT_HLUTNM of \product_2[34]_i_1\ : label is "soft_lutpair713";
  attribute SOFT_HLUTNM of \product_2[35]_i_1\ : label is "soft_lutpair713";
  attribute SOFT_HLUTNM of \product_2[36]_i_1\ : label is "soft_lutpair712";
  attribute SOFT_HLUTNM of \product_2[37]_i_1\ : label is "soft_lutpair712";
  attribute SOFT_HLUTNM of \product_2[38]_i_1\ : label is "soft_lutpair711";
  attribute SOFT_HLUTNM of \product_2[39]_i_1\ : label is "soft_lutpair711";
  attribute SOFT_HLUTNM of \product_2[3]_i_1\ : label is "soft_lutpair729";
  attribute SOFT_HLUTNM of \product_2[40]_i_1\ : label is "soft_lutpair710";
  attribute SOFT_HLUTNM of \product_2[41]_i_1\ : label is "soft_lutpair710";
  attribute SOFT_HLUTNM of \product_2[42]_i_1\ : label is "soft_lutpair709";
  attribute SOFT_HLUTNM of \product_2[43]_i_1\ : label is "soft_lutpair709";
  attribute SOFT_HLUTNM of \product_2[44]_i_1\ : label is "soft_lutpair708";
  attribute SOFT_HLUTNM of \product_2[45]_i_1\ : label is "soft_lutpair708";
  attribute SOFT_HLUTNM of \product_2[46]_i_1\ : label is "soft_lutpair707";
  attribute SOFT_HLUTNM of \product_2[47]_i_1\ : label is "soft_lutpair707";
  attribute SOFT_HLUTNM of \product_2[48]_i_1\ : label is "soft_lutpair706";
  attribute SOFT_HLUTNM of \product_2[49]_i_1\ : label is "soft_lutpair706";
  attribute SOFT_HLUTNM of \product_2[4]_i_1\ : label is "soft_lutpair728";
  attribute SOFT_HLUTNM of \product_2[50]_i_1\ : label is "soft_lutpair705";
  attribute SOFT_HLUTNM of \product_2[51]_i_1\ : label is "soft_lutpair705";
  attribute SOFT_HLUTNM of \product_2[52]_i_1\ : label is "soft_lutpair704";
  attribute SOFT_HLUTNM of \product_2[53]_i_1\ : label is "soft_lutpair704";
  attribute SOFT_HLUTNM of \product_2[54]_i_1\ : label is "soft_lutpair703";
  attribute SOFT_HLUTNM of \product_2[55]_i_1\ : label is "soft_lutpair703";
  attribute SOFT_HLUTNM of \product_2[56]_i_1\ : label is "soft_lutpair702";
  attribute SOFT_HLUTNM of \product_2[57]_i_1\ : label is "soft_lutpair702";
  attribute SOFT_HLUTNM of \product_2[58]_i_1\ : label is "soft_lutpair701";
  attribute SOFT_HLUTNM of \product_2[59]_i_1\ : label is "soft_lutpair701";
  attribute SOFT_HLUTNM of \product_2[5]_i_1\ : label is "soft_lutpair728";
  attribute SOFT_HLUTNM of \product_2[60]_i_1\ : label is "soft_lutpair700";
  attribute SOFT_HLUTNM of \product_2[61]_i_1\ : label is "soft_lutpair700";
  attribute SOFT_HLUTNM of \product_2[62]_i_1\ : label is "soft_lutpair699";
  attribute SOFT_HLUTNM of \product_2[63]_i_1\ : label is "soft_lutpair699";
  attribute SOFT_HLUTNM of \product_2[64]_i_1\ : label is "soft_lutpair698";
  attribute SOFT_HLUTNM of \product_2[65]_i_1\ : label is "soft_lutpair698";
  attribute SOFT_HLUTNM of \product_2[66]_i_1\ : label is "soft_lutpair697";
  attribute SOFT_HLUTNM of \product_2[67]_i_1\ : label is "soft_lutpair697";
  attribute SOFT_HLUTNM of \product_2[68]_i_1\ : label is "soft_lutpair696";
  attribute SOFT_HLUTNM of \product_2[69]_i_1\ : label is "soft_lutpair696";
  attribute SOFT_HLUTNM of \product_2[6]_i_1\ : label is "soft_lutpair727";
  attribute SOFT_HLUTNM of \product_2[70]_i_1\ : label is "soft_lutpair695";
  attribute SOFT_HLUTNM of \product_2[71]_i_1\ : label is "soft_lutpair695";
  attribute SOFT_HLUTNM of \product_2[72]_i_1\ : label is "soft_lutpair694";
  attribute SOFT_HLUTNM of \product_2[73]_i_1\ : label is "soft_lutpair694";
  attribute SOFT_HLUTNM of \product_2[74]_i_1\ : label is "soft_lutpair693";
  attribute SOFT_HLUTNM of \product_2[75]_i_1\ : label is "soft_lutpair693";
  attribute SOFT_HLUTNM of \product_2[76]_i_1\ : label is "soft_lutpair692";
  attribute SOFT_HLUTNM of \product_2[77]_i_1\ : label is "soft_lutpair692";
  attribute SOFT_HLUTNM of \product_2[78]_i_1\ : label is "soft_lutpair691";
  attribute SOFT_HLUTNM of \product_2[79]_i_1\ : label is "soft_lutpair691";
  attribute SOFT_HLUTNM of \product_2[7]_i_1\ : label is "soft_lutpair727";
  attribute SOFT_HLUTNM of \product_2[80]_i_1\ : label is "soft_lutpair690";
  attribute SOFT_HLUTNM of \product_2[81]_i_1\ : label is "soft_lutpair690";
  attribute SOFT_HLUTNM of \product_2[82]_i_1\ : label is "soft_lutpair689";
  attribute SOFT_HLUTNM of \product_2[83]_i_1\ : label is "soft_lutpair689";
  attribute SOFT_HLUTNM of \product_2[84]_i_1\ : label is "soft_lutpair688";
  attribute SOFT_HLUTNM of \product_2[85]_i_1\ : label is "soft_lutpair688";
  attribute SOFT_HLUTNM of \product_2[86]_i_1\ : label is "soft_lutpair687";
  attribute SOFT_HLUTNM of \product_2[87]_i_1\ : label is "soft_lutpair687";
  attribute SOFT_HLUTNM of \product_2[88]_i_1\ : label is "soft_lutpair686";
  attribute SOFT_HLUTNM of \product_2[89]_i_1\ : label is "soft_lutpair686";
  attribute SOFT_HLUTNM of \product_2[8]_i_1\ : label is "soft_lutpair726";
  attribute SOFT_HLUTNM of \product_2[90]_i_1\ : label is "soft_lutpair685";
  attribute SOFT_HLUTNM of \product_2[91]_i_1\ : label is "soft_lutpair685";
  attribute SOFT_HLUTNM of \product_2[92]_i_1\ : label is "soft_lutpair684";
  attribute SOFT_HLUTNM of \product_2[93]_i_1\ : label is "soft_lutpair684";
  attribute SOFT_HLUTNM of \product_2[94]_i_1\ : label is "soft_lutpair683";
  attribute SOFT_HLUTNM of \product_2[95]_i_1\ : label is "soft_lutpair683";
  attribute SOFT_HLUTNM of \product_2[96]_i_1\ : label is "soft_lutpair682";
  attribute SOFT_HLUTNM of \product_2[97]_i_1\ : label is "soft_lutpair682";
  attribute SOFT_HLUTNM of \product_2[98]_i_1\ : label is "soft_lutpair681";
  attribute SOFT_HLUTNM of \product_2[99]_i_1\ : label is "soft_lutpair681";
  attribute SOFT_HLUTNM of \product_2[9]_i_1\ : label is "soft_lutpair726";
  attribute SOFT_HLUTNM of \product_3[0]_i_1\ : label is "soft_lutpair845";
  attribute SOFT_HLUTNM of \product_3[100]_i_1\ : label is "soft_lutpair795";
  attribute SOFT_HLUTNM of \product_3[101]_i_1\ : label is "soft_lutpair795";
  attribute SOFT_HLUTNM of \product_3[102]_i_1\ : label is "soft_lutpair794";
  attribute SOFT_HLUTNM of \product_3[103]_i_1\ : label is "soft_lutpair794";
  attribute SOFT_HLUTNM of \product_3[104]_i_1\ : label is "soft_lutpair793";
  attribute SOFT_HLUTNM of \product_3[105]_i_1\ : label is "soft_lutpair793";
  attribute SOFT_HLUTNM of \product_3[10]_i_1\ : label is "soft_lutpair840";
  attribute SOFT_HLUTNM of \product_3[11]_i_1\ : label is "soft_lutpair840";
  attribute SOFT_HLUTNM of \product_3[12]_i_1\ : label is "soft_lutpair839";
  attribute SOFT_HLUTNM of \product_3[13]_i_1\ : label is "soft_lutpair839";
  attribute SOFT_HLUTNM of \product_3[14]_i_1\ : label is "soft_lutpair838";
  attribute SOFT_HLUTNM of \product_3[15]_i_1\ : label is "soft_lutpair838";
  attribute SOFT_HLUTNM of \product_3[16]_i_1\ : label is "soft_lutpair837";
  attribute SOFT_HLUTNM of \product_3[17]_i_1\ : label is "soft_lutpair837";
  attribute SOFT_HLUTNM of \product_3[18]_i_1\ : label is "soft_lutpair836";
  attribute SOFT_HLUTNM of \product_3[19]_i_1\ : label is "soft_lutpair836";
  attribute SOFT_HLUTNM of \product_3[1]_i_1\ : label is "soft_lutpair845";
  attribute SOFT_HLUTNM of \product_3[20]_i_1\ : label is "soft_lutpair835";
  attribute SOFT_HLUTNM of \product_3[21]_i_1\ : label is "soft_lutpair835";
  attribute SOFT_HLUTNM of \product_3[22]_i_1\ : label is "soft_lutpair834";
  attribute SOFT_HLUTNM of \product_3[23]_i_1\ : label is "soft_lutpair834";
  attribute SOFT_HLUTNM of \product_3[24]_i_1\ : label is "soft_lutpair833";
  attribute SOFT_HLUTNM of \product_3[25]_i_1\ : label is "soft_lutpair833";
  attribute SOFT_HLUTNM of \product_3[26]_i_1\ : label is "soft_lutpair832";
  attribute SOFT_HLUTNM of \product_3[27]_i_1\ : label is "soft_lutpair832";
  attribute SOFT_HLUTNM of \product_3[28]_i_1\ : label is "soft_lutpair831";
  attribute SOFT_HLUTNM of \product_3[29]_i_1\ : label is "soft_lutpair831";
  attribute SOFT_HLUTNM of \product_3[2]_i_1\ : label is "soft_lutpair844";
  attribute SOFT_HLUTNM of \product_3[30]_i_1\ : label is "soft_lutpair830";
  attribute SOFT_HLUTNM of \product_3[31]_i_1\ : label is "soft_lutpair830";
  attribute SOFT_HLUTNM of \product_3[32]_i_1\ : label is "soft_lutpair829";
  attribute SOFT_HLUTNM of \product_3[33]_i_1\ : label is "soft_lutpair829";
  attribute SOFT_HLUTNM of \product_3[34]_i_1\ : label is "soft_lutpair828";
  attribute SOFT_HLUTNM of \product_3[35]_i_1\ : label is "soft_lutpair828";
  attribute SOFT_HLUTNM of \product_3[36]_i_1\ : label is "soft_lutpair827";
  attribute SOFT_HLUTNM of \product_3[37]_i_1\ : label is "soft_lutpair827";
  attribute SOFT_HLUTNM of \product_3[38]_i_1\ : label is "soft_lutpair826";
  attribute SOFT_HLUTNM of \product_3[39]_i_1\ : label is "soft_lutpair826";
  attribute SOFT_HLUTNM of \product_3[3]_i_1\ : label is "soft_lutpair844";
  attribute SOFT_HLUTNM of \product_3[40]_i_1\ : label is "soft_lutpair825";
  attribute SOFT_HLUTNM of \product_3[41]_i_1\ : label is "soft_lutpair825";
  attribute SOFT_HLUTNM of \product_3[42]_i_1\ : label is "soft_lutpair824";
  attribute SOFT_HLUTNM of \product_3[43]_i_1\ : label is "soft_lutpair824";
  attribute SOFT_HLUTNM of \product_3[44]_i_1\ : label is "soft_lutpair823";
  attribute SOFT_HLUTNM of \product_3[45]_i_1\ : label is "soft_lutpair823";
  attribute SOFT_HLUTNM of \product_3[46]_i_1\ : label is "soft_lutpair822";
  attribute SOFT_HLUTNM of \product_3[47]_i_1\ : label is "soft_lutpair822";
  attribute SOFT_HLUTNM of \product_3[48]_i_1\ : label is "soft_lutpair821";
  attribute SOFT_HLUTNM of \product_3[49]_i_1\ : label is "soft_lutpair821";
  attribute SOFT_HLUTNM of \product_3[4]_i_1\ : label is "soft_lutpair843";
  attribute SOFT_HLUTNM of \product_3[50]_i_1\ : label is "soft_lutpair820";
  attribute SOFT_HLUTNM of \product_3[51]_i_1\ : label is "soft_lutpair820";
  attribute SOFT_HLUTNM of \product_3[52]_i_1\ : label is "soft_lutpair819";
  attribute SOFT_HLUTNM of \product_3[53]_i_1\ : label is "soft_lutpair819";
  attribute SOFT_HLUTNM of \product_3[54]_i_1\ : label is "soft_lutpair818";
  attribute SOFT_HLUTNM of \product_3[55]_i_1\ : label is "soft_lutpair818";
  attribute SOFT_HLUTNM of \product_3[56]_i_1\ : label is "soft_lutpair817";
  attribute SOFT_HLUTNM of \product_3[57]_i_1\ : label is "soft_lutpair817";
  attribute SOFT_HLUTNM of \product_3[58]_i_1\ : label is "soft_lutpair816";
  attribute SOFT_HLUTNM of \product_3[59]_i_1\ : label is "soft_lutpair816";
  attribute SOFT_HLUTNM of \product_3[5]_i_1\ : label is "soft_lutpair843";
  attribute SOFT_HLUTNM of \product_3[60]_i_1\ : label is "soft_lutpair815";
  attribute SOFT_HLUTNM of \product_3[61]_i_1\ : label is "soft_lutpair815";
  attribute SOFT_HLUTNM of \product_3[62]_i_1\ : label is "soft_lutpair814";
  attribute SOFT_HLUTNM of \product_3[63]_i_1\ : label is "soft_lutpair814";
  attribute SOFT_HLUTNM of \product_3[64]_i_1\ : label is "soft_lutpair813";
  attribute SOFT_HLUTNM of \product_3[65]_i_1\ : label is "soft_lutpair813";
  attribute SOFT_HLUTNM of \product_3[66]_i_1\ : label is "soft_lutpair812";
  attribute SOFT_HLUTNM of \product_3[67]_i_1\ : label is "soft_lutpair812";
  attribute SOFT_HLUTNM of \product_3[68]_i_1\ : label is "soft_lutpair811";
  attribute SOFT_HLUTNM of \product_3[69]_i_1\ : label is "soft_lutpair811";
  attribute SOFT_HLUTNM of \product_3[6]_i_1\ : label is "soft_lutpair842";
  attribute SOFT_HLUTNM of \product_3[70]_i_1\ : label is "soft_lutpair810";
  attribute SOFT_HLUTNM of \product_3[71]_i_1\ : label is "soft_lutpair810";
  attribute SOFT_HLUTNM of \product_3[72]_i_1\ : label is "soft_lutpair809";
  attribute SOFT_HLUTNM of \product_3[73]_i_1\ : label is "soft_lutpair809";
  attribute SOFT_HLUTNM of \product_3[74]_i_1\ : label is "soft_lutpair808";
  attribute SOFT_HLUTNM of \product_3[75]_i_1\ : label is "soft_lutpair808";
  attribute SOFT_HLUTNM of \product_3[76]_i_1\ : label is "soft_lutpair807";
  attribute SOFT_HLUTNM of \product_3[77]_i_1\ : label is "soft_lutpair807";
  attribute SOFT_HLUTNM of \product_3[78]_i_1\ : label is "soft_lutpair806";
  attribute SOFT_HLUTNM of \product_3[79]_i_1\ : label is "soft_lutpair806";
  attribute SOFT_HLUTNM of \product_3[7]_i_1\ : label is "soft_lutpair842";
  attribute SOFT_HLUTNM of \product_3[80]_i_1\ : label is "soft_lutpair805";
  attribute SOFT_HLUTNM of \product_3[81]_i_1\ : label is "soft_lutpair805";
  attribute SOFT_HLUTNM of \product_3[82]_i_1\ : label is "soft_lutpair804";
  attribute SOFT_HLUTNM of \product_3[83]_i_1\ : label is "soft_lutpair804";
  attribute SOFT_HLUTNM of \product_3[84]_i_1\ : label is "soft_lutpair803";
  attribute SOFT_HLUTNM of \product_3[85]_i_1\ : label is "soft_lutpair803";
  attribute SOFT_HLUTNM of \product_3[86]_i_1\ : label is "soft_lutpair802";
  attribute SOFT_HLUTNM of \product_3[87]_i_1\ : label is "soft_lutpair802";
  attribute SOFT_HLUTNM of \product_3[88]_i_1\ : label is "soft_lutpair801";
  attribute SOFT_HLUTNM of \product_3[89]_i_1\ : label is "soft_lutpair801";
  attribute SOFT_HLUTNM of \product_3[8]_i_1\ : label is "soft_lutpair841";
  attribute SOFT_HLUTNM of \product_3[90]_i_1\ : label is "soft_lutpair800";
  attribute SOFT_HLUTNM of \product_3[91]_i_1\ : label is "soft_lutpair800";
  attribute SOFT_HLUTNM of \product_3[92]_i_1\ : label is "soft_lutpair799";
  attribute SOFT_HLUTNM of \product_3[93]_i_1\ : label is "soft_lutpair799";
  attribute SOFT_HLUTNM of \product_3[94]_i_1\ : label is "soft_lutpair798";
  attribute SOFT_HLUTNM of \product_3[95]_i_1\ : label is "soft_lutpair798";
  attribute SOFT_HLUTNM of \product_3[96]_i_1\ : label is "soft_lutpair797";
  attribute SOFT_HLUTNM of \product_3[97]_i_1\ : label is "soft_lutpair797";
  attribute SOFT_HLUTNM of \product_3[98]_i_1\ : label is "soft_lutpair796";
  attribute SOFT_HLUTNM of \product_3[99]_i_1\ : label is "soft_lutpair796";
  attribute SOFT_HLUTNM of \product_3[9]_i_1\ : label is "soft_lutpair841";
  attribute SOFT_HLUTNM of \product_4[0]_i_2\ : label is "soft_lutpair529";
  attribute SOFT_HLUTNM of \product_4[0]_i_3\ : label is "soft_lutpair530";
  attribute SOFT_HLUTNM of \product_4[100]_i_1\ : label is "soft_lutpair614";
  attribute SOFT_HLUTNM of \product_4[100]_i_4\ : label is "soft_lutpair536";
  attribute SOFT_HLUTNM of \product_4[101]_i_1\ : label is "soft_lutpair614";
  attribute SOFT_HLUTNM of \product_4[101]_i_4\ : label is "soft_lutpair537";
  attribute SOFT_HLUTNM of \product_4[102]_i_1\ : label is "soft_lutpair615";
  attribute SOFT_HLUTNM of \product_4[102]_i_4\ : label is "soft_lutpair538";
  attribute SOFT_HLUTNM of \product_4[103]_i_1\ : label is "soft_lutpair615";
  attribute SOFT_HLUTNM of \product_4[103]_i_4\ : label is "soft_lutpair539";
  attribute SOFT_HLUTNM of \product_4[104]_i_5\ : label is "soft_lutpair540";
  attribute SOFT_HLUTNM of \product_4[105]_i_13\ : label is "soft_lutpair784";
  attribute SOFT_HLUTNM of \product_4[105]_i_16\ : label is "soft_lutpair784";
  attribute SOFT_HLUTNM of \product_4[105]_i_18\ : label is "soft_lutpair510";
  attribute SOFT_HLUTNM of \product_4[105]_i_19\ : label is "soft_lutpair511";
  attribute SOFT_HLUTNM of \product_4[105]_i_22\ : label is "soft_lutpair507";
  attribute SOFT_HLUTNM of \product_4[105]_i_23\ : label is "soft_lutpair508";
  attribute SOFT_HLUTNM of \product_4[105]_i_24\ : label is "soft_lutpair509";
  attribute SOFT_HLUTNM of \product_4[105]_i_26\ : label is "soft_lutpair512";
  attribute SOFT_HLUTNM of \product_4[105]_i_27\ : label is "soft_lutpair513";
  attribute SOFT_HLUTNM of \product_4[105]_i_28\ : label is "soft_lutpair514";
  attribute SOFT_HLUTNM of \product_4[105]_i_30\ : label is "soft_lutpair515";
  attribute SOFT_HLUTNM of \product_4[105]_i_31\ : label is "soft_lutpair516";
  attribute SOFT_HLUTNM of \product_4[105]_i_32\ : label is "soft_lutpair517";
  attribute SOFT_HLUTNM of \product_4[105]_i_34\ : label is "soft_lutpair518";
  attribute SOFT_HLUTNM of \product_4[105]_i_35\ : label is "soft_lutpair519";
  attribute SOFT_HLUTNM of \product_4[105]_i_36\ : label is "soft_lutpair520";
  attribute SOFT_HLUTNM of \product_4[105]_i_37\ : label is "soft_lutpair521";
  attribute SOFT_HLUTNM of \product_4[105]_i_39\ : label is "soft_lutpair522";
  attribute SOFT_HLUTNM of \product_4[105]_i_42\ : label is "soft_lutpair523";
  attribute SOFT_HLUTNM of \product_4[105]_i_43\ : label is "soft_lutpair524";
  attribute SOFT_HLUTNM of \product_4[105]_i_44\ : label is "soft_lutpair525";
  attribute SOFT_HLUTNM of \product_4[105]_i_45\ : label is "soft_lutpair526";
  attribute SOFT_HLUTNM of \product_4[105]_i_47\ : label is "soft_lutpair527";
  attribute SOFT_HLUTNM of \product_4[105]_i_48\ : label is "soft_lutpair528";
  attribute SOFT_HLUTNM of \product_4[10]_i_2\ : label is "soft_lutpair785";
  attribute SOFT_HLUTNM of \product_4[12]_i_2\ : label is "soft_lutpair786";
  attribute SOFT_HLUTNM of \product_4[14]_i_1\ : label is "soft_lutpair580";
  attribute SOFT_HLUTNM of \product_4[15]_i_1\ : label is "soft_lutpair580";
  attribute SOFT_HLUTNM of \product_4[16]_i_1\ : label is "soft_lutpair581";
  attribute SOFT_HLUTNM of \product_4[17]_i_1\ : label is "soft_lutpair581";
  attribute SOFT_HLUTNM of \product_4[18]_i_1\ : label is "soft_lutpair582";
  attribute SOFT_HLUTNM of \product_4[19]_i_1\ : label is "soft_lutpair582";
  attribute SOFT_HLUTNM of \product_4[1]_i_2\ : label is "soft_lutpair529";
  attribute SOFT_HLUTNM of \product_4[20]_i_1\ : label is "soft_lutpair583";
  attribute SOFT_HLUTNM of \product_4[21]_i_1\ : label is "soft_lutpair583";
  attribute SOFT_HLUTNM of \product_4[22]_i_1\ : label is "soft_lutpair584";
  attribute SOFT_HLUTNM of \product_4[23]_i_1\ : label is "soft_lutpair584";
  attribute SOFT_HLUTNM of \product_4[24]_i_1\ : label is "soft_lutpair585";
  attribute SOFT_HLUTNM of \product_4[25]_i_1\ : label is "soft_lutpair585";
  attribute SOFT_HLUTNM of \product_4[26]_i_1\ : label is "soft_lutpair586";
  attribute SOFT_HLUTNM of \product_4[27]_i_1\ : label is "soft_lutpair586";
  attribute SOFT_HLUTNM of \product_4[28]_i_1\ : label is "soft_lutpair587";
  attribute SOFT_HLUTNM of \product_4[29]_i_1\ : label is "soft_lutpair587";
  attribute SOFT_HLUTNM of \product_4[31]_i_3\ : label is "soft_lutpair530";
  attribute SOFT_HLUTNM of \product_4[32]_i_2\ : label is "soft_lutpair786";
  attribute SOFT_HLUTNM of \product_4[34]_i_2\ : label is "soft_lutpair787";
  attribute SOFT_HLUTNM of \product_4[36]_i_2\ : label is "soft_lutpair787";
  attribute SOFT_HLUTNM of \product_4[38]_i_2\ : label is "soft_lutpair788";
  attribute SOFT_HLUTNM of \product_4[3]_i_1\ : label is "soft_lutpair579";
  attribute SOFT_HLUTNM of \product_4[40]_i_2\ : label is "soft_lutpair788";
  attribute SOFT_HLUTNM of \product_4[42]_i_2\ : label is "soft_lutpair789";
  attribute SOFT_HLUTNM of \product_4[44]_i_2\ : label is "soft_lutpair789";
  attribute SOFT_HLUTNM of \product_4[46]_i_2\ : label is "soft_lutpair790";
  attribute SOFT_HLUTNM of \product_4[48]_i_1\ : label is "soft_lutpair588";
  attribute SOFT_HLUTNM of \product_4[48]_i_2\ : label is "soft_lutpair790";
  attribute SOFT_HLUTNM of \product_4[49]_i_1\ : label is "soft_lutpair588";
  attribute SOFT_HLUTNM of \product_4[4]_i_1\ : label is "soft_lutpair579";
  attribute SOFT_HLUTNM of \product_4[50]_i_1\ : label is "soft_lutpair589";
  attribute SOFT_HLUTNM of \product_4[51]_i_1\ : label is "soft_lutpair589";
  attribute SOFT_HLUTNM of \product_4[51]_i_3\ : label is "soft_lutpair791";
  attribute SOFT_HLUTNM of \product_4[52]_i_1\ : label is "soft_lutpair590";
  attribute SOFT_HLUTNM of \product_4[52]_i_3\ : label is "soft_lutpair791";
  attribute SOFT_HLUTNM of \product_4[53]_i_1\ : label is "soft_lutpair590";
  attribute SOFT_HLUTNM of \product_4[53]_i_3\ : label is "soft_lutpair792";
  attribute SOFT_HLUTNM of \product_4[54]_i_1\ : label is "soft_lutpair591";
  attribute SOFT_HLUTNM of \product_4[54]_i_3\ : label is "soft_lutpair792";
  attribute SOFT_HLUTNM of \product_4[55]_i_1\ : label is "soft_lutpair591";
  attribute SOFT_HLUTNM of \product_4[56]_i_1\ : label is "soft_lutpair592";
  attribute SOFT_HLUTNM of \product_4[57]_i_1\ : label is "soft_lutpair592";
  attribute SOFT_HLUTNM of \product_4[58]_i_1\ : label is "soft_lutpair593";
  attribute SOFT_HLUTNM of \product_4[59]_i_1\ : label is "soft_lutpair593";
  attribute SOFT_HLUTNM of \product_4[60]_i_1\ : label is "soft_lutpair594";
  attribute SOFT_HLUTNM of \product_4[61]_i_1\ : label is "soft_lutpair594";
  attribute SOFT_HLUTNM of \product_4[62]_i_1\ : label is "soft_lutpair595";
  attribute SOFT_HLUTNM of \product_4[63]_i_1\ : label is "soft_lutpair595";
  attribute SOFT_HLUTNM of \product_4[63]_i_4\ : label is "soft_lutpair531";
  attribute SOFT_HLUTNM of \product_4[64]_i_1\ : label is "soft_lutpair596";
  attribute SOFT_HLUTNM of \product_4[64]_i_4\ : label is "soft_lutpair532";
  attribute SOFT_HLUTNM of \product_4[65]_i_1\ : label is "soft_lutpair596";
  attribute SOFT_HLUTNM of \product_4[65]_i_4\ : label is "soft_lutpair533";
  attribute SOFT_HLUTNM of \product_4[66]_i_1\ : label is "soft_lutpair597";
  attribute SOFT_HLUTNM of \product_4[66]_i_4\ : label is "soft_lutpair534";
  attribute SOFT_HLUTNM of \product_4[67]_i_1\ : label is "soft_lutpair597";
  attribute SOFT_HLUTNM of \product_4[67]_i_4\ : label is "soft_lutpair535";
  attribute SOFT_HLUTNM of \product_4[68]_i_1\ : label is "soft_lutpair598";
  attribute SOFT_HLUTNM of \product_4[68]_i_4\ : label is "soft_lutpair536";
  attribute SOFT_HLUTNM of \product_4[69]_i_1\ : label is "soft_lutpair598";
  attribute SOFT_HLUTNM of \product_4[69]_i_4\ : label is "soft_lutpair537";
  attribute SOFT_HLUTNM of \product_4[70]_i_1\ : label is "soft_lutpair599";
  attribute SOFT_HLUTNM of \product_4[70]_i_4\ : label is "soft_lutpair538";
  attribute SOFT_HLUTNM of \product_4[71]_i_1\ : label is "soft_lutpair599";
  attribute SOFT_HLUTNM of \product_4[71]_i_4\ : label is "soft_lutpair539";
  attribute SOFT_HLUTNM of \product_4[72]_i_1\ : label is "soft_lutpair600";
  attribute SOFT_HLUTNM of \product_4[72]_i_4\ : label is "soft_lutpair540";
  attribute SOFT_HLUTNM of \product_4[73]_i_1\ : label is "soft_lutpair600";
  attribute SOFT_HLUTNM of \product_4[73]_i_4\ : label is "soft_lutpair513";
  attribute SOFT_HLUTNM of \product_4[74]_i_1\ : label is "soft_lutpair601";
  attribute SOFT_HLUTNM of \product_4[74]_i_4\ : label is "soft_lutpair524";
  attribute SOFT_HLUTNM of \product_4[75]_i_1\ : label is "soft_lutpair601";
  attribute SOFT_HLUTNM of \product_4[75]_i_4\ : label is "soft_lutpair508";
  attribute SOFT_HLUTNM of \product_4[76]_i_1\ : label is "soft_lutpair602";
  attribute SOFT_HLUTNM of \product_4[76]_i_4\ : label is "soft_lutpair519";
  attribute SOFT_HLUTNM of \product_4[77]_i_1\ : label is "soft_lutpair602";
  attribute SOFT_HLUTNM of \product_4[77]_i_4\ : label is "soft_lutpair516";
  attribute SOFT_HLUTNM of \product_4[78]_i_1\ : label is "soft_lutpair603";
  attribute SOFT_HLUTNM of \product_4[78]_i_4\ : label is "soft_lutpair527";
  attribute SOFT_HLUTNM of \product_4[79]_i_1\ : label is "soft_lutpair603";
  attribute SOFT_HLUTNM of \product_4[79]_i_4\ : label is "soft_lutpair511";
  attribute SOFT_HLUTNM of \product_4[80]_i_1\ : label is "soft_lutpair604";
  attribute SOFT_HLUTNM of \product_4[80]_i_4\ : label is "soft_lutpair522";
  attribute SOFT_HLUTNM of \product_4[81]_i_1\ : label is "soft_lutpair604";
  attribute SOFT_HLUTNM of \product_4[81]_i_4\ : label is "soft_lutpair512";
  attribute SOFT_HLUTNM of \product_4[82]_i_1\ : label is "soft_lutpair605";
  attribute SOFT_HLUTNM of \product_4[82]_i_4\ : label is "soft_lutpair523";
  attribute SOFT_HLUTNM of \product_4[83]_i_1\ : label is "soft_lutpair605";
  attribute SOFT_HLUTNM of \product_4[83]_i_4\ : label is "soft_lutpair507";
  attribute SOFT_HLUTNM of \product_4[84]_i_1\ : label is "soft_lutpair606";
  attribute SOFT_HLUTNM of \product_4[84]_i_4\ : label is "soft_lutpair518";
  attribute SOFT_HLUTNM of \product_4[85]_i_1\ : label is "soft_lutpair606";
  attribute SOFT_HLUTNM of \product_4[85]_i_4\ : label is "soft_lutpair515";
  attribute SOFT_HLUTNM of \product_4[86]_i_1\ : label is "soft_lutpair607";
  attribute SOFT_HLUTNM of \product_4[86]_i_4\ : label is "soft_lutpair526";
  attribute SOFT_HLUTNM of \product_4[87]_i_1\ : label is "soft_lutpair607";
  attribute SOFT_HLUTNM of \product_4[87]_i_4\ : label is "soft_lutpair510";
  attribute SOFT_HLUTNM of \product_4[88]_i_1\ : label is "soft_lutpair608";
  attribute SOFT_HLUTNM of \product_4[88]_i_4\ : label is "soft_lutpair521";
  attribute SOFT_HLUTNM of \product_4[89]_i_1\ : label is "soft_lutpair608";
  attribute SOFT_HLUTNM of \product_4[89]_i_4\ : label is "soft_lutpair514";
  attribute SOFT_HLUTNM of \product_4[8]_i_2\ : label is "soft_lutpair785";
  attribute SOFT_HLUTNM of \product_4[90]_i_1\ : label is "soft_lutpair609";
  attribute SOFT_HLUTNM of \product_4[90]_i_4\ : label is "soft_lutpair525";
  attribute SOFT_HLUTNM of \product_4[91]_i_1\ : label is "soft_lutpair609";
  attribute SOFT_HLUTNM of \product_4[91]_i_4\ : label is "soft_lutpair509";
  attribute SOFT_HLUTNM of \product_4[92]_i_1\ : label is "soft_lutpair610";
  attribute SOFT_HLUTNM of \product_4[92]_i_4\ : label is "soft_lutpair520";
  attribute SOFT_HLUTNM of \product_4[93]_i_1\ : label is "soft_lutpair610";
  attribute SOFT_HLUTNM of \product_4[93]_i_4\ : label is "soft_lutpair517";
  attribute SOFT_HLUTNM of \product_4[94]_i_1\ : label is "soft_lutpair611";
  attribute SOFT_HLUTNM of \product_4[94]_i_4\ : label is "soft_lutpair528";
  attribute SOFT_HLUTNM of \product_4[95]_i_1\ : label is "soft_lutpair611";
  attribute SOFT_HLUTNM of \product_4[95]_i_4\ : label is "soft_lutpair531";
  attribute SOFT_HLUTNM of \product_4[96]_i_1\ : label is "soft_lutpair612";
  attribute SOFT_HLUTNM of \product_4[96]_i_4\ : label is "soft_lutpair532";
  attribute SOFT_HLUTNM of \product_4[97]_i_1\ : label is "soft_lutpair612";
  attribute SOFT_HLUTNM of \product_4[97]_i_4\ : label is "soft_lutpair533";
  attribute SOFT_HLUTNM of \product_4[98]_i_1\ : label is "soft_lutpair613";
  attribute SOFT_HLUTNM of \product_4[98]_i_4\ : label is "soft_lutpair534";
  attribute SOFT_HLUTNM of \product_4[99]_i_1\ : label is "soft_lutpair613";
  attribute SOFT_HLUTNM of \product_4[99]_i_4\ : label is "soft_lutpair535";
  attribute SOFT_HLUTNM of \product_5[0]_i_1\ : label is "soft_lutpair783";
  attribute SOFT_HLUTNM of \product_5[100]_i_1\ : label is "soft_lutpair733";
  attribute SOFT_HLUTNM of \product_5[101]_i_1\ : label is "soft_lutpair733";
  attribute SOFT_HLUTNM of \product_5[102]_i_1\ : label is "soft_lutpair732";
  attribute SOFT_HLUTNM of \product_5[103]_i_1\ : label is "soft_lutpair732";
  attribute SOFT_HLUTNM of \product_5[104]_i_1\ : label is "soft_lutpair731";
  attribute SOFT_HLUTNM of \product_5[105]_i_1\ : label is "soft_lutpair731";
  attribute SOFT_HLUTNM of \product_5[10]_i_1\ : label is "soft_lutpair778";
  attribute SOFT_HLUTNM of \product_5[11]_i_1\ : label is "soft_lutpair778";
  attribute SOFT_HLUTNM of \product_5[12]_i_1\ : label is "soft_lutpair777";
  attribute SOFT_HLUTNM of \product_5[13]_i_1\ : label is "soft_lutpair777";
  attribute SOFT_HLUTNM of \product_5[14]_i_1\ : label is "soft_lutpair776";
  attribute SOFT_HLUTNM of \product_5[15]_i_1\ : label is "soft_lutpair776";
  attribute SOFT_HLUTNM of \product_5[16]_i_1\ : label is "soft_lutpair775";
  attribute SOFT_HLUTNM of \product_5[17]_i_1\ : label is "soft_lutpair775";
  attribute SOFT_HLUTNM of \product_5[18]_i_1\ : label is "soft_lutpair774";
  attribute SOFT_HLUTNM of \product_5[19]_i_1\ : label is "soft_lutpair774";
  attribute SOFT_HLUTNM of \product_5[1]_i_1\ : label is "soft_lutpair783";
  attribute SOFT_HLUTNM of \product_5[20]_i_1\ : label is "soft_lutpair773";
  attribute SOFT_HLUTNM of \product_5[21]_i_1\ : label is "soft_lutpair773";
  attribute SOFT_HLUTNM of \product_5[22]_i_1\ : label is "soft_lutpair772";
  attribute SOFT_HLUTNM of \product_5[23]_i_1\ : label is "soft_lutpair772";
  attribute SOFT_HLUTNM of \product_5[24]_i_1\ : label is "soft_lutpair771";
  attribute SOFT_HLUTNM of \product_5[25]_i_1\ : label is "soft_lutpair771";
  attribute SOFT_HLUTNM of \product_5[26]_i_1\ : label is "soft_lutpair770";
  attribute SOFT_HLUTNM of \product_5[27]_i_1\ : label is "soft_lutpair770";
  attribute SOFT_HLUTNM of \product_5[28]_i_1\ : label is "soft_lutpair769";
  attribute SOFT_HLUTNM of \product_5[29]_i_1\ : label is "soft_lutpair769";
  attribute SOFT_HLUTNM of \product_5[2]_i_1\ : label is "soft_lutpair782";
  attribute SOFT_HLUTNM of \product_5[30]_i_1\ : label is "soft_lutpair768";
  attribute SOFT_HLUTNM of \product_5[31]_i_1\ : label is "soft_lutpair768";
  attribute SOFT_HLUTNM of \product_5[32]_i_1\ : label is "soft_lutpair767";
  attribute SOFT_HLUTNM of \product_5[33]_i_1\ : label is "soft_lutpair767";
  attribute SOFT_HLUTNM of \product_5[34]_i_1\ : label is "soft_lutpair766";
  attribute SOFT_HLUTNM of \product_5[35]_i_1\ : label is "soft_lutpair766";
  attribute SOFT_HLUTNM of \product_5[36]_i_1\ : label is "soft_lutpair765";
  attribute SOFT_HLUTNM of \product_5[37]_i_1\ : label is "soft_lutpair765";
  attribute SOFT_HLUTNM of \product_5[38]_i_1\ : label is "soft_lutpair764";
  attribute SOFT_HLUTNM of \product_5[39]_i_1\ : label is "soft_lutpair764";
  attribute SOFT_HLUTNM of \product_5[3]_i_1\ : label is "soft_lutpair782";
  attribute SOFT_HLUTNM of \product_5[40]_i_1\ : label is "soft_lutpair763";
  attribute SOFT_HLUTNM of \product_5[41]_i_1\ : label is "soft_lutpair763";
  attribute SOFT_HLUTNM of \product_5[42]_i_1\ : label is "soft_lutpair762";
  attribute SOFT_HLUTNM of \product_5[43]_i_1\ : label is "soft_lutpair762";
  attribute SOFT_HLUTNM of \product_5[44]_i_1\ : label is "soft_lutpair761";
  attribute SOFT_HLUTNM of \product_5[45]_i_1\ : label is "soft_lutpair761";
  attribute SOFT_HLUTNM of \product_5[46]_i_1\ : label is "soft_lutpair760";
  attribute SOFT_HLUTNM of \product_5[47]_i_1\ : label is "soft_lutpair760";
  attribute SOFT_HLUTNM of \product_5[48]_i_1\ : label is "soft_lutpair759";
  attribute SOFT_HLUTNM of \product_5[49]_i_1\ : label is "soft_lutpair759";
  attribute SOFT_HLUTNM of \product_5[4]_i_1\ : label is "soft_lutpair781";
  attribute SOFT_HLUTNM of \product_5[50]_i_1\ : label is "soft_lutpair758";
  attribute SOFT_HLUTNM of \product_5[51]_i_1\ : label is "soft_lutpair758";
  attribute SOFT_HLUTNM of \product_5[52]_i_1\ : label is "soft_lutpair757";
  attribute SOFT_HLUTNM of \product_5[53]_i_1\ : label is "soft_lutpair757";
  attribute SOFT_HLUTNM of \product_5[54]_i_1\ : label is "soft_lutpair756";
  attribute SOFT_HLUTNM of \product_5[55]_i_1\ : label is "soft_lutpair756";
  attribute SOFT_HLUTNM of \product_5[56]_i_1\ : label is "soft_lutpair755";
  attribute SOFT_HLUTNM of \product_5[57]_i_1\ : label is "soft_lutpair755";
  attribute SOFT_HLUTNM of \product_5[58]_i_1\ : label is "soft_lutpair754";
  attribute SOFT_HLUTNM of \product_5[59]_i_1\ : label is "soft_lutpair754";
  attribute SOFT_HLUTNM of \product_5[5]_i_1\ : label is "soft_lutpair781";
  attribute SOFT_HLUTNM of \product_5[60]_i_1\ : label is "soft_lutpair753";
  attribute SOFT_HLUTNM of \product_5[61]_i_1\ : label is "soft_lutpair753";
  attribute SOFT_HLUTNM of \product_5[62]_i_1\ : label is "soft_lutpair752";
  attribute SOFT_HLUTNM of \product_5[63]_i_1\ : label is "soft_lutpair752";
  attribute SOFT_HLUTNM of \product_5[64]_i_1\ : label is "soft_lutpair751";
  attribute SOFT_HLUTNM of \product_5[65]_i_1\ : label is "soft_lutpair751";
  attribute SOFT_HLUTNM of \product_5[66]_i_1\ : label is "soft_lutpair750";
  attribute SOFT_HLUTNM of \product_5[67]_i_1\ : label is "soft_lutpair750";
  attribute SOFT_HLUTNM of \product_5[68]_i_1\ : label is "soft_lutpair749";
  attribute SOFT_HLUTNM of \product_5[69]_i_1\ : label is "soft_lutpair749";
  attribute SOFT_HLUTNM of \product_5[6]_i_1\ : label is "soft_lutpair780";
  attribute SOFT_HLUTNM of \product_5[70]_i_1\ : label is "soft_lutpair748";
  attribute SOFT_HLUTNM of \product_5[71]_i_1\ : label is "soft_lutpair748";
  attribute SOFT_HLUTNM of \product_5[72]_i_1\ : label is "soft_lutpair747";
  attribute SOFT_HLUTNM of \product_5[73]_i_1\ : label is "soft_lutpair747";
  attribute SOFT_HLUTNM of \product_5[74]_i_1\ : label is "soft_lutpair746";
  attribute SOFT_HLUTNM of \product_5[75]_i_1\ : label is "soft_lutpair746";
  attribute SOFT_HLUTNM of \product_5[76]_i_1\ : label is "soft_lutpair745";
  attribute SOFT_HLUTNM of \product_5[77]_i_1\ : label is "soft_lutpair745";
  attribute SOFT_HLUTNM of \product_5[78]_i_1\ : label is "soft_lutpair744";
  attribute SOFT_HLUTNM of \product_5[79]_i_1\ : label is "soft_lutpair744";
  attribute SOFT_HLUTNM of \product_5[7]_i_1\ : label is "soft_lutpair780";
  attribute SOFT_HLUTNM of \product_5[80]_i_1\ : label is "soft_lutpair743";
  attribute SOFT_HLUTNM of \product_5[81]_i_1\ : label is "soft_lutpair743";
  attribute SOFT_HLUTNM of \product_5[82]_i_1\ : label is "soft_lutpair742";
  attribute SOFT_HLUTNM of \product_5[83]_i_1\ : label is "soft_lutpair742";
  attribute SOFT_HLUTNM of \product_5[84]_i_1\ : label is "soft_lutpair741";
  attribute SOFT_HLUTNM of \product_5[85]_i_1\ : label is "soft_lutpair741";
  attribute SOFT_HLUTNM of \product_5[86]_i_1\ : label is "soft_lutpair740";
  attribute SOFT_HLUTNM of \product_5[87]_i_1\ : label is "soft_lutpair740";
  attribute SOFT_HLUTNM of \product_5[88]_i_1\ : label is "soft_lutpair739";
  attribute SOFT_HLUTNM of \product_5[89]_i_1\ : label is "soft_lutpair739";
  attribute SOFT_HLUTNM of \product_5[8]_i_1\ : label is "soft_lutpair779";
  attribute SOFT_HLUTNM of \product_5[90]_i_1\ : label is "soft_lutpair738";
  attribute SOFT_HLUTNM of \product_5[91]_i_1\ : label is "soft_lutpair738";
  attribute SOFT_HLUTNM of \product_5[92]_i_1\ : label is "soft_lutpair737";
  attribute SOFT_HLUTNM of \product_5[93]_i_1\ : label is "soft_lutpair737";
  attribute SOFT_HLUTNM of \product_5[94]_i_1\ : label is "soft_lutpair736";
  attribute SOFT_HLUTNM of \product_5[95]_i_1\ : label is "soft_lutpair736";
  attribute SOFT_HLUTNM of \product_5[96]_i_1\ : label is "soft_lutpair735";
  attribute SOFT_HLUTNM of \product_5[97]_i_1\ : label is "soft_lutpair735";
  attribute SOFT_HLUTNM of \product_5[98]_i_1\ : label is "soft_lutpair734";
  attribute SOFT_HLUTNM of \product_5[99]_i_1\ : label is "soft_lutpair734";
  attribute SOFT_HLUTNM of \product_5[9]_i_1\ : label is "soft_lutpair779";
  attribute SOFT_HLUTNM of \product_6[0]_i_1\ : label is "soft_lutpair616";
  attribute SOFT_HLUTNM of \product_6[100]_i_1\ : label is "soft_lutpair666";
  attribute SOFT_HLUTNM of \product_6[101]_i_1\ : label is "soft_lutpair666";
  attribute SOFT_HLUTNM of \product_6[102]_i_1\ : label is "soft_lutpair667";
  attribute SOFT_HLUTNM of \product_6[103]_i_1\ : label is "soft_lutpair667";
  attribute SOFT_HLUTNM of \product_6[104]_i_1\ : label is "soft_lutpair668";
  attribute SOFT_HLUTNM of \product_6[105]_i_1\ : label is "soft_lutpair668";
  attribute SOFT_HLUTNM of \product_6[10]_i_1\ : label is "soft_lutpair621";
  attribute SOFT_HLUTNM of \product_6[11]_i_1\ : label is "soft_lutpair621";
  attribute SOFT_HLUTNM of \product_6[12]_i_1\ : label is "soft_lutpair622";
  attribute SOFT_HLUTNM of \product_6[13]_i_1\ : label is "soft_lutpair622";
  attribute SOFT_HLUTNM of \product_6[14]_i_1\ : label is "soft_lutpair623";
  attribute SOFT_HLUTNM of \product_6[15]_i_1\ : label is "soft_lutpair623";
  attribute SOFT_HLUTNM of \product_6[16]_i_1\ : label is "soft_lutpair624";
  attribute SOFT_HLUTNM of \product_6[17]_i_1\ : label is "soft_lutpair624";
  attribute SOFT_HLUTNM of \product_6[18]_i_1\ : label is "soft_lutpair625";
  attribute SOFT_HLUTNM of \product_6[19]_i_1\ : label is "soft_lutpair625";
  attribute SOFT_HLUTNM of \product_6[1]_i_1\ : label is "soft_lutpair616";
  attribute SOFT_HLUTNM of \product_6[20]_i_1\ : label is "soft_lutpair626";
  attribute SOFT_HLUTNM of \product_6[21]_i_1\ : label is "soft_lutpair626";
  attribute SOFT_HLUTNM of \product_6[22]_i_1\ : label is "soft_lutpair627";
  attribute SOFT_HLUTNM of \product_6[23]_i_1\ : label is "soft_lutpair627";
  attribute SOFT_HLUTNM of \product_6[24]_i_1\ : label is "soft_lutpair628";
  attribute SOFT_HLUTNM of \product_6[25]_i_1\ : label is "soft_lutpair628";
  attribute SOFT_HLUTNM of \product_6[26]_i_1\ : label is "soft_lutpair629";
  attribute SOFT_HLUTNM of \product_6[27]_i_1\ : label is "soft_lutpair629";
  attribute SOFT_HLUTNM of \product_6[28]_i_1\ : label is "soft_lutpair630";
  attribute SOFT_HLUTNM of \product_6[29]_i_1\ : label is "soft_lutpair630";
  attribute SOFT_HLUTNM of \product_6[2]_i_1\ : label is "soft_lutpair617";
  attribute SOFT_HLUTNM of \product_6[30]_i_1\ : label is "soft_lutpair631";
  attribute SOFT_HLUTNM of \product_6[31]_i_1\ : label is "soft_lutpair631";
  attribute SOFT_HLUTNM of \product_6[32]_i_1\ : label is "soft_lutpair632";
  attribute SOFT_HLUTNM of \product_6[33]_i_1\ : label is "soft_lutpair632";
  attribute SOFT_HLUTNM of \product_6[34]_i_1\ : label is "soft_lutpair633";
  attribute SOFT_HLUTNM of \product_6[35]_i_1\ : label is "soft_lutpair633";
  attribute SOFT_HLUTNM of \product_6[36]_i_1\ : label is "soft_lutpair634";
  attribute SOFT_HLUTNM of \product_6[37]_i_1\ : label is "soft_lutpair634";
  attribute SOFT_HLUTNM of \product_6[38]_i_1\ : label is "soft_lutpair635";
  attribute SOFT_HLUTNM of \product_6[39]_i_1\ : label is "soft_lutpair635";
  attribute SOFT_HLUTNM of \product_6[3]_i_1\ : label is "soft_lutpair617";
  attribute SOFT_HLUTNM of \product_6[40]_i_1\ : label is "soft_lutpair636";
  attribute SOFT_HLUTNM of \product_6[41]_i_1\ : label is "soft_lutpair636";
  attribute SOFT_HLUTNM of \product_6[42]_i_1\ : label is "soft_lutpair637";
  attribute SOFT_HLUTNM of \product_6[43]_i_1\ : label is "soft_lutpair637";
  attribute SOFT_HLUTNM of \product_6[44]_i_1\ : label is "soft_lutpair638";
  attribute SOFT_HLUTNM of \product_6[45]_i_1\ : label is "soft_lutpair638";
  attribute SOFT_HLUTNM of \product_6[46]_i_1\ : label is "soft_lutpair639";
  attribute SOFT_HLUTNM of \product_6[47]_i_1\ : label is "soft_lutpair639";
  attribute SOFT_HLUTNM of \product_6[48]_i_1\ : label is "soft_lutpair640";
  attribute SOFT_HLUTNM of \product_6[49]_i_1\ : label is "soft_lutpair640";
  attribute SOFT_HLUTNM of \product_6[4]_i_1\ : label is "soft_lutpair618";
  attribute SOFT_HLUTNM of \product_6[50]_i_1\ : label is "soft_lutpair641";
  attribute SOFT_HLUTNM of \product_6[51]_i_1\ : label is "soft_lutpair641";
  attribute SOFT_HLUTNM of \product_6[52]_i_1\ : label is "soft_lutpair642";
  attribute SOFT_HLUTNM of \product_6[53]_i_1\ : label is "soft_lutpair642";
  attribute SOFT_HLUTNM of \product_6[54]_i_1\ : label is "soft_lutpair643";
  attribute SOFT_HLUTNM of \product_6[55]_i_1\ : label is "soft_lutpair643";
  attribute SOFT_HLUTNM of \product_6[56]_i_1\ : label is "soft_lutpair644";
  attribute SOFT_HLUTNM of \product_6[57]_i_1\ : label is "soft_lutpair644";
  attribute SOFT_HLUTNM of \product_6[58]_i_1\ : label is "soft_lutpair645";
  attribute SOFT_HLUTNM of \product_6[59]_i_1\ : label is "soft_lutpair645";
  attribute SOFT_HLUTNM of \product_6[5]_i_1\ : label is "soft_lutpair618";
  attribute SOFT_HLUTNM of \product_6[60]_i_1\ : label is "soft_lutpair646";
  attribute SOFT_HLUTNM of \product_6[61]_i_1\ : label is "soft_lutpair646";
  attribute SOFT_HLUTNM of \product_6[62]_i_1\ : label is "soft_lutpair647";
  attribute SOFT_HLUTNM of \product_6[63]_i_1\ : label is "soft_lutpair647";
  attribute SOFT_HLUTNM of \product_6[64]_i_1\ : label is "soft_lutpair648";
  attribute SOFT_HLUTNM of \product_6[65]_i_1\ : label is "soft_lutpair648";
  attribute SOFT_HLUTNM of \product_6[66]_i_1\ : label is "soft_lutpair649";
  attribute SOFT_HLUTNM of \product_6[67]_i_1\ : label is "soft_lutpair649";
  attribute SOFT_HLUTNM of \product_6[68]_i_1\ : label is "soft_lutpair650";
  attribute SOFT_HLUTNM of \product_6[69]_i_1\ : label is "soft_lutpair650";
  attribute SOFT_HLUTNM of \product_6[6]_i_1\ : label is "soft_lutpair619";
  attribute SOFT_HLUTNM of \product_6[70]_i_1\ : label is "soft_lutpair651";
  attribute SOFT_HLUTNM of \product_6[71]_i_1\ : label is "soft_lutpair651";
  attribute SOFT_HLUTNM of \product_6[72]_i_1\ : label is "soft_lutpair652";
  attribute SOFT_HLUTNM of \product_6[73]_i_1\ : label is "soft_lutpair652";
  attribute SOFT_HLUTNM of \product_6[74]_i_1\ : label is "soft_lutpair653";
  attribute SOFT_HLUTNM of \product_6[75]_i_1\ : label is "soft_lutpair653";
  attribute SOFT_HLUTNM of \product_6[76]_i_1\ : label is "soft_lutpair654";
  attribute SOFT_HLUTNM of \product_6[77]_i_1\ : label is "soft_lutpair654";
  attribute SOFT_HLUTNM of \product_6[78]_i_1\ : label is "soft_lutpair655";
  attribute SOFT_HLUTNM of \product_6[79]_i_1\ : label is "soft_lutpair655";
  attribute SOFT_HLUTNM of \product_6[7]_i_1\ : label is "soft_lutpair619";
  attribute SOFT_HLUTNM of \product_6[80]_i_1\ : label is "soft_lutpair656";
  attribute SOFT_HLUTNM of \product_6[81]_i_1\ : label is "soft_lutpair656";
  attribute SOFT_HLUTNM of \product_6[82]_i_1\ : label is "soft_lutpair657";
  attribute SOFT_HLUTNM of \product_6[83]_i_1\ : label is "soft_lutpair657";
  attribute SOFT_HLUTNM of \product_6[84]_i_1\ : label is "soft_lutpair658";
  attribute SOFT_HLUTNM of \product_6[85]_i_1\ : label is "soft_lutpair658";
  attribute SOFT_HLUTNM of \product_6[86]_i_1\ : label is "soft_lutpair659";
  attribute SOFT_HLUTNM of \product_6[87]_i_1\ : label is "soft_lutpair659";
  attribute SOFT_HLUTNM of \product_6[88]_i_1\ : label is "soft_lutpair660";
  attribute SOFT_HLUTNM of \product_6[89]_i_1\ : label is "soft_lutpair660";
  attribute SOFT_HLUTNM of \product_6[8]_i_1\ : label is "soft_lutpair620";
  attribute SOFT_HLUTNM of \product_6[90]_i_1\ : label is "soft_lutpair661";
  attribute SOFT_HLUTNM of \product_6[91]_i_1\ : label is "soft_lutpair661";
  attribute SOFT_HLUTNM of \product_6[92]_i_1\ : label is "soft_lutpair662";
  attribute SOFT_HLUTNM of \product_6[93]_i_1\ : label is "soft_lutpair662";
  attribute SOFT_HLUTNM of \product_6[94]_i_1\ : label is "soft_lutpair663";
  attribute SOFT_HLUTNM of \product_6[95]_i_1\ : label is "soft_lutpair663";
  attribute SOFT_HLUTNM of \product_6[96]_i_1\ : label is "soft_lutpair664";
  attribute SOFT_HLUTNM of \product_6[97]_i_1\ : label is "soft_lutpair664";
  attribute SOFT_HLUTNM of \product_6[98]_i_1\ : label is "soft_lutpair665";
  attribute SOFT_HLUTNM of \product_6[99]_i_1\ : label is "soft_lutpair665";
  attribute SOFT_HLUTNM of \product_6[9]_i_1\ : label is "soft_lutpair620";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \product_d_reg[11]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 24x2}}";
  attribute METHODOLOGY_DRC_VIOS of \product_d_reg[15]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 24x2}}";
  attribute METHODOLOGY_DRC_VIOS of \product_d_reg[19]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 24x2}}";
  attribute METHODOLOGY_DRC_VIOS of \product_d_reg[23]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 24x2}}";
  attribute METHODOLOGY_DRC_VIOS of \product_d_reg[25]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 24x2}}";
  attribute METHODOLOGY_DRC_VIOS of \product_d_reg[3]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 24x2}}";
  attribute METHODOLOGY_DRC_VIOS of \product_d_reg[7]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 24x2}}";
begin
a_is_norm_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => exponent_a(8),
      I1 => exponent_a(6),
      I2 => a_is_norm_i_2_n_0,
      I3 => exponent_a(7),
      I4 => exponent_a(9),
      I5 => exponent_a(10),
      O => A(52)
    );
a_is_norm_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => exponent_a(5),
      I1 => exponent_a(3),
      I2 => exponent_a(1),
      I3 => exponent_a(0),
      I4 => exponent_a(2),
      I5 => exponent_a(4),
      O => a_is_norm_i_2_n_0
    );
a_is_norm_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => A(52),
      Q => a_is_norm,
      R => rst
    );
a_is_zero_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => a_is_zero_reg_0,
      I1 => a_is_zero_i_3_n_0,
      I2 => a_is_zero_i_4_n_0,
      O => a_is_zero_i_1_n_0
    );
a_is_zero_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => sign_reg_1(48),
      I1 => sign_reg_1(47),
      I2 => sign_reg_1(46),
      I3 => sign_reg_1(45),
      I4 => sign_reg_1(49),
      I5 => sign_reg_1(50),
      O => a_is_zero_i_10_n_0
    );
a_is_zero_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => sign_reg_1(24),
      I1 => sign_reg_1(23),
      I2 => sign_reg_1(22),
      I3 => sign_reg_1(21),
      I4 => sign_reg_1(25),
      I5 => sign_reg_1(26),
      O => a_is_zero_i_11_n_0
    );
a_is_zero_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => sign_reg_1(30),
      I1 => sign_reg_1(29),
      I2 => sign_reg_1(28),
      I3 => sign_reg_1(27),
      I4 => sign_reg_1(31),
      I5 => sign_reg_1(32),
      O => a_is_zero_i_12_n_0
    );
a_is_zero_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => a_is_zero_i_5_n_0,
      I1 => a_is_zero_i_6_n_0,
      I2 => a_is_zero_i_7_n_0,
      I3 => sign_reg_1(2),
      I4 => sign_reg_1(1),
      I5 => sign_reg_1(0),
      O => a_is_zero_i_3_n_0
    );
a_is_zero_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => a_is_zero_i_8_n_0,
      I1 => a_is_zero_i_9_n_0,
      I2 => a_is_zero_reg_1,
      I3 => a_is_zero_i_10_n_0,
      I4 => a_is_zero_i_11_n_0,
      I5 => a_is_zero_i_12_n_0,
      O => a_is_zero_i_4_n_0
    );
a_is_zero_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => sign_reg_1(12),
      I1 => sign_reg_1(11),
      I2 => sign_reg_1(10),
      I3 => sign_reg_1(9),
      I4 => sign_reg_1(13),
      I5 => sign_reg_1(14),
      O => a_is_zero_i_5_n_0
    );
a_is_zero_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => sign_reg_1(18),
      I1 => sign_reg_1(17),
      I2 => sign_reg_1(16),
      I3 => sign_reg_1(15),
      I4 => sign_reg_1(19),
      I5 => sign_reg_1(20),
      O => a_is_zero_i_6_n_0
    );
a_is_zero_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => sign_reg_1(6),
      I1 => sign_reg_1(5),
      I2 => sign_reg_1(4),
      I3 => sign_reg_1(3),
      I4 => sign_reg_1(7),
      I5 => sign_reg_1(8),
      O => a_is_zero_i_7_n_0
    );
a_is_zero_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => sign_reg_1(42),
      I1 => sign_reg_1(41),
      I2 => sign_reg_1(40),
      I3 => sign_reg_1(39),
      I4 => sign_reg_1(43),
      I5 => sign_reg_1(44),
      O => a_is_zero_i_8_n_0
    );
a_is_zero_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => sign_reg_1(36),
      I1 => sign_reg_1(35),
      I2 => sign_reg_1(34),
      I3 => sign_reg_1(33),
      I4 => sign_reg_1(37),
      I5 => sign_reg_1(38),
      O => a_is_zero_i_9_n_0
    );
a_is_zero_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => a_is_zero_i_1_n_0,
      Q => a_is_zero,
      R => rst
    );
b_is_norm_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => exponent_b(9),
      I1 => exponent_b(7),
      I2 => b_is_norm_i_2_n_0,
      I3 => exponent_b(6),
      I4 => exponent_b(8),
      I5 => exponent_b(10),
      O => \A__0\(52)
    );
b_is_norm_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => exponent_b(4),
      I1 => exponent_b(2),
      I2 => exponent_b(1),
      I3 => exponent_b(0),
      I4 => exponent_b(3),
      I5 => exponent_b(5),
      O => b_is_norm_i_2_n_0
    );
b_is_norm_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \A__0\(52),
      Q => b_is_norm,
      R => rst
    );
b_is_zero_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => b_is_zero_reg_0,
      I1 => b_is_zero_i_3_n_0,
      I2 => b_is_zero_i_4_n_0,
      O => b_is_zero_i_1_n_0
    );
b_is_zero_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => sign_reg_0(48),
      I1 => sign_reg_0(47),
      I2 => sign_reg_0(46),
      I3 => sign_reg_0(45),
      I4 => sign_reg_0(49),
      I5 => sign_reg_0(50),
      O => b_is_zero_i_10_n_0
    );
b_is_zero_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => sign_reg_0(24),
      I1 => sign_reg_0(23),
      I2 => sign_reg_0(22),
      I3 => sign_reg_0(21),
      I4 => sign_reg_0(25),
      I5 => sign_reg_0(26),
      O => b_is_zero_i_11_n_0
    );
b_is_zero_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => sign_reg_0(30),
      I1 => sign_reg_0(29),
      I2 => sign_reg_0(28),
      I3 => sign_reg_0(27),
      I4 => sign_reg_0(31),
      I5 => sign_reg_0(32),
      O => b_is_zero_i_12_n_0
    );
b_is_zero_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => b_is_zero_i_5_n_0,
      I1 => b_is_zero_i_6_n_0,
      I2 => b_is_zero_i_7_n_0,
      I3 => sign_reg_0(1),
      I4 => sign_reg_0(2),
      I5 => sign_reg_0(0),
      O => b_is_zero_i_3_n_0
    );
b_is_zero_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => b_is_zero_i_8_n_0,
      I1 => b_is_zero_i_9_n_0,
      I2 => b_is_zero_reg_1,
      I3 => b_is_zero_i_10_n_0,
      I4 => b_is_zero_i_11_n_0,
      I5 => b_is_zero_i_12_n_0,
      O => b_is_zero_i_4_n_0
    );
b_is_zero_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => sign_reg_0(12),
      I1 => sign_reg_0(11),
      I2 => sign_reg_0(10),
      I3 => sign_reg_0(9),
      I4 => sign_reg_0(13),
      I5 => sign_reg_0(14),
      O => b_is_zero_i_5_n_0
    );
b_is_zero_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => sign_reg_0(18),
      I1 => sign_reg_0(17),
      I2 => sign_reg_0(16),
      I3 => sign_reg_0(15),
      I4 => sign_reg_0(19),
      I5 => sign_reg_0(20),
      O => b_is_zero_i_6_n_0
    );
b_is_zero_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => sign_reg_0(6),
      I1 => sign_reg_0(5),
      I2 => sign_reg_0(4),
      I3 => sign_reg_0(3),
      I4 => sign_reg_0(7),
      I5 => sign_reg_0(8),
      O => b_is_zero_i_7_n_0
    );
b_is_zero_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => sign_reg_0(42),
      I1 => sign_reg_0(41),
      I2 => sign_reg_0(40),
      I3 => sign_reg_0(39),
      I4 => sign_reg_0(43),
      I5 => sign_reg_0(44),
      O => b_is_zero_i_8_n_0
    );
b_is_zero_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => sign_reg_0(36),
      I1 => sign_reg_0(35),
      I2 => sign_reg_0(34),
      I3 => sign_reg_0(33),
      I4 => sign_reg_0(37),
      I5 => sign_reg_0(38),
      O => b_is_zero_i_9_n_0
    );
b_is_zero_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => b_is_zero_i_1_n_0,
      Q => b_is_zero,
      R => rst
    );
\exponent_1[11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => exponent_terms(11),
      O => \exponent_1[11]_i_2_n_0\
    );
\exponent_1[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => exponent_terms(10),
      O => \exponent_1[11]_i_3_n_0\
    );
\exponent_1[3]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => exponent_terms(1),
      O => \exponent_1[3]_i_2_n_0\
    );
\exponent_1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => minusOp(0),
      Q => exponent_1(0),
      R => rst
    );
\exponent_1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => minusOp(10),
      Q => exponent_1(10),
      R => rst
    );
\exponent_1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => minusOp(11),
      Q => exponent_1(11),
      R => rst
    );
\exponent_1_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \exponent_1_reg[7]_i_1_n_0\,
      CO(3) => \NLW_exponent_1_reg[11]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \exponent_1_reg[11]_i_1_n_1\,
      CO(1) => \exponent_1_reg[11]_i_1_n_2\,
      CO(0) => \exponent_1_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => exponent_terms(10),
      DI(1 downto 0) => B"00",
      O(3 downto 0) => minusOp(11 downto 8),
      S(3) => \exponent_1[11]_i_2_n_0\,
      S(2) => \exponent_1[11]_i_3_n_0\,
      S(1 downto 0) => exponent_terms(9 downto 8)
    );
\exponent_1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => minusOp(1),
      Q => exponent_1(1),
      R => rst
    );
\exponent_1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => minusOp(2),
      Q => exponent_1(2),
      R => rst
    );
\exponent_1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => minusOp(3),
      Q => exponent_1(3),
      R => rst
    );
\exponent_1_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \exponent_1_reg[3]_i_1_n_0\,
      CO(2) => \exponent_1_reg[3]_i_1_n_1\,
      CO(1) => \exponent_1_reg[3]_i_1_n_2\,
      CO(0) => \exponent_1_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => exponent_terms(1),
      DI(0) => '0',
      O(3 downto 0) => minusOp(3 downto 0),
      S(3 downto 2) => exponent_terms(3 downto 2),
      S(1) => \exponent_1[3]_i_2_n_0\,
      S(0) => exponent_terms(0)
    );
\exponent_1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => minusOp(4),
      Q => exponent_1(4),
      R => rst
    );
\exponent_1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => minusOp(5),
      Q => exponent_1(5),
      R => rst
    );
\exponent_1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => minusOp(6),
      Q => exponent_1(6),
      R => rst
    );
\exponent_1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => minusOp(7),
      Q => exponent_1(7),
      R => rst
    );
\exponent_1_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \exponent_1_reg[3]_i_1_n_0\,
      CO(3) => \exponent_1_reg[7]_i_1_n_0\,
      CO(2) => \exponent_1_reg[7]_i_1_n_1\,
      CO(1) => \exponent_1_reg[7]_i_1_n_2\,
      CO(0) => \exponent_1_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => minusOp(7 downto 4),
      S(3 downto 0) => exponent_terms(7 downto 4)
    );
\exponent_1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => minusOp(8),
      Q => exponent_1(8),
      R => rst
    );
\exponent_1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => minusOp(9),
      Q => exponent_1(9),
      R => rst
    );
\exponent_2[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => exponent_gt_expoffset,
      I1 => sum_7_reg_0,
      I2 => rst,
      O => \exponent_2[11]_i_1_n_0\
    );
\exponent_2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => exponent_1(0),
      Q => \exponent_2__0\(0),
      R => \exponent_2[11]_i_1_n_0\
    );
\exponent_2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => exponent_1(10),
      Q => \exponent_2__0\(10),
      R => \exponent_2[11]_i_1_n_0\
    );
\exponent_2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => exponent_1(11),
      Q => \exponent_2__0\(11),
      R => \exponent_2[11]_i_1_n_0\
    );
\exponent_2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => exponent_1(1),
      Q => \exponent_2__0\(1),
      R => \exponent_2[11]_i_1_n_0\
    );
\exponent_2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => exponent_1(2),
      Q => \exponent_2__0\(2),
      R => \exponent_2[11]_i_1_n_0\
    );
\exponent_2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => exponent_1(3),
      Q => \exponent_2__0\(3),
      R => \exponent_2[11]_i_1_n_0\
    );
\exponent_2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => exponent_1(4),
      Q => \exponent_2__0\(4),
      R => \exponent_2[11]_i_1_n_0\
    );
\exponent_2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => exponent_1(5),
      Q => \exponent_2__0\(5),
      R => \exponent_2[11]_i_1_n_0\
    );
\exponent_2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => exponent_1(6),
      Q => \exponent_2__0\(6),
      R => \exponent_2[11]_i_1_n_0\
    );
\exponent_2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => exponent_1(7),
      Q => \exponent_2__0\(7),
      R => \exponent_2[11]_i_1_n_0\
    );
\exponent_2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => exponent_1(8),
      Q => \exponent_2__0\(8),
      R => \exponent_2[11]_i_1_n_0\
    );
\exponent_2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => exponent_1(9),
      Q => \exponent_2__0\(9),
      R => \exponent_2[11]_i_1_n_0\
    );
\exponent_3[11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \exponent_2__0\(11),
      O => \exponent_3[11]_i_2_n_0\
    );
\exponent_3[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \exponent_2__0\(10),
      O => \exponent_3[11]_i_3_n_0\
    );
\exponent_3[11]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \exponent_2__0\(9),
      O => \exponent_3[11]_i_4_n_0\
    );
\exponent_3[11]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \exponent_2__0\(8),
      O => \exponent_3[11]_i_5_n_0\
    );
\exponent_3[3]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \exponent_2__0\(3),
      O => \exponent_3[3]_i_2_n_0\
    );
\exponent_3[3]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \exponent_2__0\(2),
      O => \exponent_3[3]_i_3_n_0\
    );
\exponent_3[3]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \exponent_2__0\(1),
      O => \exponent_3[3]_i_4_n_0\
    );
\exponent_3[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \exponent_2__0\(0),
      I1 => product_shift_2(0),
      O => \exponent_3[3]_i_5_n_0\
    );
\exponent_3[7]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \exponent_2__0\(7),
      O => \exponent_3[7]_i_2_n_0\
    );
\exponent_3[7]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \exponent_2__0\(6),
      O => \exponent_3[7]_i_3_n_0\
    );
\exponent_3[7]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \exponent_2__0\(5),
      O => \exponent_3[7]_i_4_n_0\
    );
\exponent_3[7]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \exponent_2__0\(4),
      O => \exponent_3[7]_i_5_n_0\
    );
\exponent_3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \exponent_3_reg[3]_i_1_n_7\,
      Q => exponent_3(0),
      R => rst
    );
\exponent_3_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \exponent_3_reg[11]_i_1_n_5\,
      Q => exponent_3(10),
      R => rst
    );
\exponent_3_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \exponent_3_reg[11]_i_1_n_4\,
      Q => exponent_3(11),
      R => rst
    );
\exponent_3_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \exponent_3_reg[7]_i_1_n_0\,
      CO(3) => \NLW_exponent_3_reg[11]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \exponent_3_reg[11]_i_1_n_1\,
      CO(1) => \exponent_3_reg[11]_i_1_n_2\,
      CO(0) => \exponent_3_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \exponent_2__0\(10 downto 8),
      O(3) => \exponent_3_reg[11]_i_1_n_4\,
      O(2) => \exponent_3_reg[11]_i_1_n_5\,
      O(1) => \exponent_3_reg[11]_i_1_n_6\,
      O(0) => \exponent_3_reg[11]_i_1_n_7\,
      S(3) => \exponent_3[11]_i_2_n_0\,
      S(2) => \exponent_3[11]_i_3_n_0\,
      S(1) => \exponent_3[11]_i_4_n_0\,
      S(0) => \exponent_3[11]_i_5_n_0\
    );
\exponent_3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \exponent_3_reg[3]_i_1_n_6\,
      Q => exponent_3(1),
      R => rst
    );
\exponent_3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \exponent_3_reg[3]_i_1_n_5\,
      Q => exponent_3(2),
      R => rst
    );
\exponent_3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \exponent_3_reg[3]_i_1_n_4\,
      Q => exponent_3(3),
      R => rst
    );
\exponent_3_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \exponent_3_reg[3]_i_1_n_0\,
      CO(2) => \exponent_3_reg[3]_i_1_n_1\,
      CO(1) => \exponent_3_reg[3]_i_1_n_2\,
      CO(0) => \exponent_3_reg[3]_i_1_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => \exponent_2__0\(3 downto 0),
      O(3) => \exponent_3_reg[3]_i_1_n_4\,
      O(2) => \exponent_3_reg[3]_i_1_n_5\,
      O(1) => \exponent_3_reg[3]_i_1_n_6\,
      O(0) => \exponent_3_reg[3]_i_1_n_7\,
      S(3) => \exponent_3[3]_i_2_n_0\,
      S(2) => \exponent_3[3]_i_3_n_0\,
      S(1) => \exponent_3[3]_i_4_n_0\,
      S(0) => \exponent_3[3]_i_5_n_0\
    );
\exponent_3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \exponent_3_reg[7]_i_1_n_7\,
      Q => exponent_3(4),
      R => rst
    );
\exponent_3_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \exponent_3_reg[7]_i_1_n_6\,
      Q => exponent_3(5),
      R => rst
    );
\exponent_3_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \exponent_3_reg[7]_i_1_n_5\,
      Q => exponent_3(6),
      R => rst
    );
\exponent_3_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \exponent_3_reg[7]_i_1_n_4\,
      Q => exponent_3(7),
      R => rst
    );
\exponent_3_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \exponent_3_reg[3]_i_1_n_0\,
      CO(3) => \exponent_3_reg[7]_i_1_n_0\,
      CO(2) => \exponent_3_reg[7]_i_1_n_1\,
      CO(1) => \exponent_3_reg[7]_i_1_n_2\,
      CO(0) => \exponent_3_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \exponent_2__0\(7 downto 4),
      O(3) => \exponent_3_reg[7]_i_1_n_4\,
      O(2) => \exponent_3_reg[7]_i_1_n_5\,
      O(1) => \exponent_3_reg[7]_i_1_n_6\,
      O(0) => \exponent_3_reg[7]_i_1_n_7\,
      S(3) => \exponent_3[7]_i_2_n_0\,
      S(2) => \exponent_3[7]_i_3_n_0\,
      S(1) => \exponent_3[7]_i_4_n_0\,
      S(0) => \exponent_3[7]_i_5_n_0\
    );
\exponent_3_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \exponent_3_reg[11]_i_1_n_7\,
      Q => exponent_3(8),
      R => rst
    );
\exponent_3_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \exponent_3_reg[11]_i_1_n_6\,
      Q => exponent_3(9),
      R => rst
    );
\exponent_4[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => exponent_gt_prodshift,
      I1 => sum_7_reg_0,
      I2 => rst,
      O => \exponent_4[11]_i_1_n_0\
    );
\exponent_4_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => exponent_3(0),
      Q => \exponent_4_reg_n_0_[0]\,
      R => \exponent_4[11]_i_1_n_0\
    );
\exponent_4_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => exponent_3(10),
      Q => \exponent_4_reg_n_0_[10]\,
      R => \exponent_4[11]_i_1_n_0\
    );
\exponent_4_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => exponent_3(11),
      Q => \exponent_4_reg_n_0_[11]\,
      R => \exponent_4[11]_i_1_n_0\
    );
\exponent_4_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => exponent_3(1),
      Q => \exponent_4_reg_n_0_[1]\,
      R => \exponent_4[11]_i_1_n_0\
    );
\exponent_4_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => exponent_3(2),
      Q => \exponent_4_reg_n_0_[2]\,
      R => \exponent_4[11]_i_1_n_0\
    );
\exponent_4_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => exponent_3(3),
      Q => \exponent_4_reg_n_0_[3]\,
      R => \exponent_4[11]_i_1_n_0\
    );
\exponent_4_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => exponent_3(4),
      Q => \exponent_4_reg_n_0_[4]\,
      R => \exponent_4[11]_i_1_n_0\
    );
\exponent_4_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => exponent_3(5),
      Q => \exponent_4_reg_n_0_[5]\,
      R => \exponent_4[11]_i_1_n_0\
    );
\exponent_4_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => exponent_3(6),
      Q => \exponent_4_reg_n_0_[6]\,
      R => \exponent_4[11]_i_1_n_0\
    );
\exponent_4_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => exponent_3(7),
      Q => \exponent_4_reg_n_0_[7]\,
      R => \exponent_4[11]_i_1_n_0\
    );
\exponent_4_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => exponent_3(8),
      Q => \exponent_4_reg_n_0_[8]\,
      R => \exponent_4[11]_i_1_n_0\
    );
\exponent_4_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => exponent_3(9),
      Q => \exponent_4_reg_n_0_[9]\,
      R => \exponent_4[11]_i_1_n_0\
    );
\exponent_5[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => in_zero,
      I1 => sum_7_reg_0,
      I2 => rst,
      O => \exponent_5[11]_i_1_n_0\
    );
\exponent_5_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \exponent_4_reg_n_0_[0]\,
      Q => exponent_5(0),
      R => \exponent_5[11]_i_1_n_0\
    );
\exponent_5_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \exponent_4_reg_n_0_[10]\,
      Q => exponent_5(10),
      R => \exponent_5[11]_i_1_n_0\
    );
\exponent_5_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \exponent_4_reg_n_0_[11]\,
      Q => \exponent_5_reg[11]_0\(0),
      R => \exponent_5[11]_i_1_n_0\
    );
\exponent_5_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \exponent_4_reg_n_0_[1]\,
      Q => exponent_5(1),
      R => \exponent_5[11]_i_1_n_0\
    );
\exponent_5_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \exponent_4_reg_n_0_[2]\,
      Q => exponent_5(2),
      R => \exponent_5[11]_i_1_n_0\
    );
\exponent_5_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \exponent_4_reg_n_0_[3]\,
      Q => exponent_5(3),
      R => \exponent_5[11]_i_1_n_0\
    );
\exponent_5_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \exponent_4_reg_n_0_[4]\,
      Q => exponent_5(4),
      R => \exponent_5[11]_i_1_n_0\
    );
\exponent_5_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \exponent_4_reg_n_0_[5]\,
      Q => exponent_5(5),
      R => \exponent_5[11]_i_1_n_0\
    );
\exponent_5_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \exponent_4_reg_n_0_[6]\,
      Q => exponent_5(6),
      R => \exponent_5[11]_i_1_n_0\
    );
\exponent_5_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \exponent_4_reg_n_0_[7]\,
      Q => exponent_5(7),
      R => \exponent_5[11]_i_1_n_0\
    );
\exponent_5_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \exponent_4_reg_n_0_[8]\,
      Q => exponent_5(8),
      R => \exponent_5[11]_i_1_n_0\
    );
\exponent_5_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \exponent_4_reg_n_0_[9]\,
      Q => exponent_5(9),
      R => \exponent_5[11]_i_1_n_0\
    );
\exponent_a_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => sign_reg_1(52),
      Q => exponent_a(0),
      R => rst
    );
\exponent_a_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => sign_reg_1(62),
      Q => exponent_a(10),
      R => rst
    );
\exponent_a_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => sign_reg_1(53),
      Q => exponent_a(1),
      R => rst
    );
\exponent_a_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => sign_reg_1(54),
      Q => exponent_a(2),
      R => rst
    );
\exponent_a_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => sign_reg_1(55),
      Q => exponent_a(3),
      R => rst
    );
\exponent_a_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => sign_reg_1(56),
      Q => exponent_a(4),
      R => rst
    );
\exponent_a_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => sign_reg_1(57),
      Q => exponent_a(5),
      R => rst
    );
\exponent_a_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => sign_reg_1(58),
      Q => exponent_a(6),
      R => rst
    );
\exponent_a_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => sign_reg_1(59),
      Q => exponent_a(7),
      R => rst
    );
\exponent_a_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => sign_reg_1(60),
      Q => exponent_a(8),
      R => rst
    );
\exponent_a_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => sign_reg_1(61),
      Q => exponent_a(9),
      R => rst
    );
\exponent_b_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => sign_reg_0(52),
      Q => exponent_b(0),
      R => rst
    );
\exponent_b_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => sign_reg_0(62),
      Q => exponent_b(10),
      R => rst
    );
\exponent_b_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => sign_reg_0(53),
      Q => exponent_b(1),
      R => rst
    );
\exponent_b_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => sign_reg_0(54),
      Q => exponent_b(2),
      R => rst
    );
\exponent_b_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => sign_reg_0(55),
      Q => exponent_b(3),
      R => rst
    );
\exponent_b_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => sign_reg_0(56),
      Q => exponent_b(4),
      R => rst
    );
\exponent_b_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => sign_reg_0(57),
      Q => exponent_b(5),
      R => rst
    );
\exponent_b_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => sign_reg_0(58),
      Q => exponent_b(6),
      R => rst
    );
\exponent_b_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => sign_reg_0(59),
      Q => exponent_b(7),
      R => rst
    );
\exponent_b_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => sign_reg_0(60),
      Q => exponent_b(8),
      R => rst
    );
\exponent_b_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => sign_reg_0(61),
      Q => exponent_b(9),
      R => rst
    );
exponent_et_zero_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => exponent_et_zero_i_2_n_0,
      I1 => exponent_et_zero_i_3_n_0,
      O => eqOp
    );
exponent_et_zero_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \exponent_4_reg_n_0_[10]\,
      I1 => \exponent_4_reg_n_0_[9]\,
      I2 => \exponent_4_reg_n_0_[11]\,
      I3 => \exponent_4_reg_n_0_[6]\,
      I4 => \exponent_4_reg_n_0_[7]\,
      I5 => \exponent_4_reg_n_0_[8]\,
      O => exponent_et_zero_i_2_n_0
    );
exponent_et_zero_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \exponent_4_reg_n_0_[2]\,
      I1 => \exponent_4_reg_n_0_[0]\,
      I2 => \exponent_4_reg_n_0_[1]\,
      I3 => \exponent_4_reg_n_0_[5]\,
      I4 => \exponent_4_reg_n_0_[3]\,
      I5 => \exponent_4_reg_n_0_[4]\,
      O => exponent_et_zero_i_3_n_0
    );
exponent_et_zero_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => eqOp,
      Q => exponent_et_zero,
      R => rst
    );
exponent_gt_expoffset_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEAAAAAAA"
    )
        port map (
      I0 => exponent_terms(10),
      I1 => exponent_terms(4),
      I2 => exponent_gt_expoffset_i_2_n_0,
      I3 => exponent_terms(3),
      I4 => exponent_terms(2),
      I5 => exponent_terms(11),
      O => gtOp
    );
exponent_gt_expoffset_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => exponent_terms(5),
      I1 => exponent_terms(1),
      I2 => exponent_terms(7),
      I3 => exponent_terms(8),
      I4 => exponent_terms(9),
      I5 => exponent_terms(6),
      O => exponent_gt_expoffset_i_2_n_0
    );
exponent_gt_expoffset_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => gtOp,
      Q => exponent_gt_expoffset,
      R => rst
    );
exponent_gt_prodshift_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => product_shift_2(0),
      I1 => \exponent_2__0\(0),
      I2 => \exponent_2__0\(1),
      O => exponent_gt_prodshift_i_10_n_0
    );
exponent_gt_prodshift_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \exponent_2__0\(7),
      I1 => \exponent_2__0\(6),
      O => exponent_gt_prodshift_i_11_n_0
    );
exponent_gt_prodshift_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \exponent_2__0\(5),
      I1 => \exponent_2__0\(4),
      O => exponent_gt_prodshift_i_12_n_0
    );
exponent_gt_prodshift_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \exponent_2__0\(3),
      I1 => \exponent_2__0\(2),
      O => exponent_gt_prodshift_i_13_n_0
    );
exponent_gt_prodshift_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => product_shift_2(0),
      I1 => \exponent_2__0\(0),
      I2 => \exponent_2__0\(1),
      O => exponent_gt_prodshift_i_14_n_0
    );
exponent_gt_prodshift_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \exponent_2__0\(10),
      I1 => \exponent_2__0\(11),
      O => exponent_gt_prodshift_i_3_n_0
    );
exponent_gt_prodshift_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \exponent_2__0\(8),
      I1 => \exponent_2__0\(9),
      O => exponent_gt_prodshift_i_4_n_0
    );
exponent_gt_prodshift_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \exponent_2__0\(11),
      I1 => \exponent_2__0\(10),
      O => exponent_gt_prodshift_i_5_n_0
    );
exponent_gt_prodshift_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \exponent_2__0\(9),
      I1 => \exponent_2__0\(8),
      O => exponent_gt_prodshift_i_6_n_0
    );
exponent_gt_prodshift_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \exponent_2__0\(6),
      I1 => \exponent_2__0\(7),
      O => exponent_gt_prodshift_i_7_n_0
    );
exponent_gt_prodshift_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \exponent_2__0\(4),
      I1 => \exponent_2__0\(5),
      O => exponent_gt_prodshift_i_8_n_0
    );
exponent_gt_prodshift_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \exponent_2__0\(2),
      I1 => \exponent_2__0\(3),
      O => exponent_gt_prodshift_i_9_n_0
    );
exponent_gt_prodshift_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => exponent_gt_prodshift_reg_i_1_n_2,
      Q => exponent_gt_prodshift,
      R => rst
    );
exponent_gt_prodshift_reg_i_1: unisim.vcomponents.CARRY4
     port map (
      CI => exponent_gt_prodshift_reg_i_2_n_0,
      CO(3 downto 2) => NLW_exponent_gt_prodshift_reg_i_1_CO_UNCONNECTED(3 downto 2),
      CO(1) => exponent_gt_prodshift_reg_i_1_n_2,
      CO(0) => exponent_gt_prodshift_reg_i_1_n_3,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => exponent_gt_prodshift_i_3_n_0,
      DI(0) => exponent_gt_prodshift_i_4_n_0,
      O(3 downto 0) => NLW_exponent_gt_prodshift_reg_i_1_O_UNCONNECTED(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => exponent_gt_prodshift_i_5_n_0,
      S(0) => exponent_gt_prodshift_i_6_n_0
    );
exponent_gt_prodshift_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => exponent_gt_prodshift_reg_i_2_n_0,
      CO(2) => exponent_gt_prodshift_reg_i_2_n_1,
      CO(1) => exponent_gt_prodshift_reg_i_2_n_2,
      CO(0) => exponent_gt_prodshift_reg_i_2_n_3,
      CYINIT => '0',
      DI(3) => exponent_gt_prodshift_i_7_n_0,
      DI(2) => exponent_gt_prodshift_i_8_n_0,
      DI(1) => exponent_gt_prodshift_i_9_n_0,
      DI(0) => exponent_gt_prodshift_i_10_n_0,
      O(3 downto 0) => NLW_exponent_gt_prodshift_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => exponent_gt_prodshift_i_11_n_0,
      S(2) => exponent_gt_prodshift_i_12_n_0,
      S(1) => exponent_gt_prodshift_i_13_n_0,
      S(0) => exponent_gt_prodshift_i_14_n_0
    );
\exponent_round[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E2FFE200"
    )
        port map (
      I0 => exponent_5(0),
      I1 => Q(0),
      I2 => \exponent_round_reg[10]\(0),
      I3 => Q(1),
      I4 => \exponent_round_reg[10]_0\(0),
      I5 => Q(2),
      O => \exponent_5_reg[10]_0\(0)
    );
\exponent_round[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E2FFE200"
    )
        port map (
      I0 => exponent_5(10),
      I1 => Q(0),
      I2 => \exponent_round_reg[10]\(10),
      I3 => Q(1),
      I4 => \exponent_round_reg[10]_0\(10),
      I5 => Q(2),
      O => \exponent_5_reg[10]_0\(10)
    );
\exponent_round[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E2FFE200"
    )
        port map (
      I0 => exponent_5(1),
      I1 => Q(0),
      I2 => \exponent_round_reg[10]\(1),
      I3 => Q(1),
      I4 => \exponent_round_reg[10]_0\(1),
      I5 => Q(2),
      O => \exponent_5_reg[10]_0\(1)
    );
\exponent_round[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E2FFE200"
    )
        port map (
      I0 => exponent_5(2),
      I1 => Q(0),
      I2 => \exponent_round_reg[10]\(2),
      I3 => Q(1),
      I4 => \exponent_round_reg[10]_0\(2),
      I5 => Q(2),
      O => \exponent_5_reg[10]_0\(2)
    );
\exponent_round[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E2FFE200"
    )
        port map (
      I0 => exponent_5(3),
      I1 => Q(0),
      I2 => \exponent_round_reg[10]\(3),
      I3 => Q(1),
      I4 => \exponent_round_reg[10]_0\(3),
      I5 => Q(2),
      O => \exponent_5_reg[10]_0\(3)
    );
\exponent_round[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E2FFE200"
    )
        port map (
      I0 => exponent_5(4),
      I1 => Q(0),
      I2 => \exponent_round_reg[10]\(4),
      I3 => Q(1),
      I4 => \exponent_round_reg[10]_0\(4),
      I5 => Q(2),
      O => \exponent_5_reg[10]_0\(4)
    );
\exponent_round[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E2FFE200"
    )
        port map (
      I0 => exponent_5(5),
      I1 => Q(0),
      I2 => \exponent_round_reg[10]\(5),
      I3 => Q(1),
      I4 => \exponent_round_reg[10]_0\(5),
      I5 => Q(2),
      O => \exponent_5_reg[10]_0\(5)
    );
\exponent_round[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E2FFE200"
    )
        port map (
      I0 => exponent_5(6),
      I1 => Q(0),
      I2 => \exponent_round_reg[10]\(6),
      I3 => Q(1),
      I4 => \exponent_round_reg[10]_0\(6),
      I5 => Q(2),
      O => \exponent_5_reg[10]_0\(6)
    );
\exponent_round[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E2FFE200"
    )
        port map (
      I0 => exponent_5(7),
      I1 => Q(0),
      I2 => \exponent_round_reg[10]\(7),
      I3 => Q(1),
      I4 => \exponent_round_reg[10]_0\(7),
      I5 => Q(2),
      O => \exponent_5_reg[10]_0\(7)
    );
\exponent_round[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E2FFE200"
    )
        port map (
      I0 => exponent_5(8),
      I1 => Q(0),
      I2 => \exponent_round_reg[10]\(8),
      I3 => Q(1),
      I4 => \exponent_round_reg[10]_0\(8),
      I5 => Q(2),
      O => \exponent_5_reg[10]_0\(8)
    );
\exponent_round[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E2FFE200"
    )
        port map (
      I0 => exponent_5(9),
      I1 => Q(0),
      I2 => \exponent_round_reg[10]\(9),
      I3 => Q(1),
      I4 => \exponent_round_reg[10]_0\(9),
      I5 => Q(2),
      O => \exponent_5_reg[10]_0\(9)
    );
\exponent_terms[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => exponent_a(9),
      I1 => exponent_b(9),
      O => \exponent_terms[11]_i_2_n_0\
    );
\exponent_terms[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => exponent_b(8),
      I1 => exponent_a(8),
      O => \exponent_terms[11]_i_3_n_0\
    );
\exponent_terms[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => exponent_a(7),
      I1 => exponent_b(7),
      O => \exponent_terms[11]_i_4_n_0\
    );
\exponent_terms[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => exponent_b(10),
      I1 => exponent_a(10),
      O => \exponent_terms[11]_i_5_n_0\
    );
\exponent_terms[11]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => exponent_b(9),
      I1 => exponent_a(9),
      I2 => exponent_b(10),
      I3 => exponent_a(10),
      O => \exponent_terms[11]_i_6_n_0\
    );
\exponent_terms[11]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => exponent_a(8),
      I1 => exponent_b(8),
      I2 => exponent_a(9),
      I3 => exponent_b(9),
      O => \exponent_terms[11]_i_7_n_0\
    );
\exponent_terms[11]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => exponent_b(7),
      I1 => exponent_a(7),
      I2 => exponent_b(8),
      I3 => exponent_a(8),
      O => \exponent_terms[11]_i_8_n_0\
    );
\exponent_terms[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => exponent_a(2),
      I1 => exponent_b(2),
      O => \exponent_terms[3]_i_2_n_0\
    );
\exponent_terms[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => exponent_b(1),
      I1 => exponent_a(1),
      O => \exponent_terms[3]_i_3_n_0\
    );
\exponent_terms[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => a_is_norm,
      I1 => exponent_b(0),
      I2 => b_is_norm,
      O => \exponent_terms[3]_i_4_n_0\
    );
\exponent_terms[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => exponent_b(2),
      I1 => exponent_a(2),
      I2 => exponent_a(3),
      I3 => exponent_b(3),
      O => \exponent_terms[3]_i_5_n_0\
    );
\exponent_terms[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => exponent_a(1),
      I1 => exponent_b(1),
      I2 => exponent_a(2),
      I3 => exponent_b(2),
      O => \exponent_terms[3]_i_6_n_0\
    );
\exponent_terms[3]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4DB2B24D"
    )
        port map (
      I0 => b_is_norm,
      I1 => exponent_b(0),
      I2 => a_is_norm,
      I3 => exponent_b(1),
      I4 => exponent_a(1),
      O => \exponent_terms[3]_i_7_n_0\
    );
\exponent_terms[3]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => a_is_norm,
      I1 => exponent_b(0),
      I2 => b_is_norm,
      I3 => exponent_a(0),
      O => \exponent_terms[3]_i_8_n_0\
    );
\exponent_terms[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => exponent_a(6),
      I1 => exponent_b(6),
      O => \exponent_terms[7]_i_2_n_0\
    );
\exponent_terms[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => exponent_a(5),
      I1 => exponent_b(5),
      O => \exponent_terms[7]_i_3_n_0\
    );
\exponent_terms[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => exponent_a(4),
      I1 => exponent_b(4),
      O => \exponent_terms[7]_i_4_n_0\
    );
\exponent_terms[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => exponent_a(3),
      I1 => exponent_b(3),
      O => \exponent_terms[7]_i_5_n_0\
    );
\exponent_terms[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => exponent_b(6),
      I1 => exponent_a(6),
      I2 => exponent_a(7),
      I3 => exponent_b(7),
      O => \exponent_terms[7]_i_6_n_0\
    );
\exponent_terms[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => exponent_b(5),
      I1 => exponent_a(5),
      I2 => exponent_a(6),
      I3 => exponent_b(6),
      O => \exponent_terms[7]_i_7_n_0\
    );
\exponent_terms[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => exponent_b(4),
      I1 => exponent_a(4),
      I2 => exponent_a(5),
      I3 => exponent_b(5),
      O => \exponent_terms[7]_i_8_n_0\
    );
\exponent_terms[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => exponent_b(3),
      I1 => exponent_a(3),
      I2 => exponent_a(4),
      I3 => exponent_b(4),
      O => \exponent_terms[7]_i_9_n_0\
    );
\exponent_terms_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => plusOp(0),
      Q => exponent_terms(0),
      R => rst
    );
\exponent_terms_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => plusOp(10),
      Q => exponent_terms(10),
      R => rst
    );
\exponent_terms_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => plusOp(11),
      Q => exponent_terms(11),
      R => rst
    );
\exponent_terms_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \exponent_terms_reg[7]_i_1_n_0\,
      CO(3) => \NLW_exponent_terms_reg[11]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \exponent_terms_reg[11]_i_1_n_1\,
      CO(1) => \exponent_terms_reg[11]_i_1_n_2\,
      CO(0) => \exponent_terms_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \exponent_terms[11]_i_2_n_0\,
      DI(1) => \exponent_terms[11]_i_3_n_0\,
      DI(0) => \exponent_terms[11]_i_4_n_0\,
      O(3 downto 0) => plusOp(11 downto 8),
      S(3) => \exponent_terms[11]_i_5_n_0\,
      S(2) => \exponent_terms[11]_i_6_n_0\,
      S(1) => \exponent_terms[11]_i_7_n_0\,
      S(0) => \exponent_terms[11]_i_8_n_0\
    );
\exponent_terms_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => plusOp(1),
      Q => exponent_terms(1),
      R => rst
    );
\exponent_terms_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => plusOp(2),
      Q => exponent_terms(2),
      R => rst
    );
\exponent_terms_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => plusOp(3),
      Q => exponent_terms(3),
      R => rst
    );
\exponent_terms_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \exponent_terms_reg[3]_i_1_n_0\,
      CO(2) => \exponent_terms_reg[3]_i_1_n_1\,
      CO(1) => \exponent_terms_reg[3]_i_1_n_2\,
      CO(0) => \exponent_terms_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \exponent_terms[3]_i_2_n_0\,
      DI(2) => \exponent_terms[3]_i_3_n_0\,
      DI(1) => \exponent_terms[3]_i_4_n_0\,
      DI(0) => exponent_a(0),
      O(3 downto 0) => plusOp(3 downto 0),
      S(3) => \exponent_terms[3]_i_5_n_0\,
      S(2) => \exponent_terms[3]_i_6_n_0\,
      S(1) => \exponent_terms[3]_i_7_n_0\,
      S(0) => \exponent_terms[3]_i_8_n_0\
    );
\exponent_terms_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => plusOp(4),
      Q => exponent_terms(4),
      R => rst
    );
\exponent_terms_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => plusOp(5),
      Q => exponent_terms(5),
      R => rst
    );
\exponent_terms_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => plusOp(6),
      Q => exponent_terms(6),
      R => rst
    );
\exponent_terms_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => plusOp(7),
      Q => exponent_terms(7),
      R => rst
    );
\exponent_terms_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \exponent_terms_reg[3]_i_1_n_0\,
      CO(3) => \exponent_terms_reg[7]_i_1_n_0\,
      CO(2) => \exponent_terms_reg[7]_i_1_n_1\,
      CO(1) => \exponent_terms_reg[7]_i_1_n_2\,
      CO(0) => \exponent_terms_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \exponent_terms[7]_i_2_n_0\,
      DI(2) => \exponent_terms[7]_i_3_n_0\,
      DI(1) => \exponent_terms[7]_i_4_n_0\,
      DI(0) => \exponent_terms[7]_i_5_n_0\,
      O(3 downto 0) => plusOp(7 downto 4),
      S(3) => \exponent_terms[7]_i_6_n_0\,
      S(2) => \exponent_terms[7]_i_7_n_0\,
      S(1) => \exponent_terms[7]_i_8_n_0\,
      S(0) => \exponent_terms[7]_i_9_n_0\
    );
\exponent_terms_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => plusOp(8),
      Q => exponent_terms(8),
      R => rst
    );
\exponent_terms_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => plusOp(9),
      Q => exponent_terms(9),
      R => rst
    );
\exponent_under[11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => exponent_terms(9),
      O => \exponent_under[11]_i_2_n_0\
    );
\exponent_under[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => exponent_terms(11),
      O => \exponent_under[11]_i_3_n_0\
    );
\exponent_under[11]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => exponent_terms(10),
      O => \exponent_under[11]_i_4_n_0\
    );
\exponent_under[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => exponent_terms(0),
      O => \exponent_under[4]_i_2_n_0\
    );
\exponent_under[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => exponent_terms(4),
      O => \exponent_under[4]_i_3_n_0\
    );
\exponent_under[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => exponent_terms(3),
      O => \exponent_under[4]_i_4_n_0\
    );
\exponent_under[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => exponent_terms(2),
      O => \exponent_under[4]_i_5_n_0\
    );
\exponent_under[4]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => exponent_terms(1),
      O => \exponent_under[4]_i_6_n_0\
    );
\exponent_under[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => exponent_terms(8),
      O => \exponent_under[8]_i_2_n_0\
    );
\exponent_under[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => exponent_terms(7),
      O => \exponent_under[8]_i_3_n_0\
    );
\exponent_under[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => exponent_terms(6),
      O => \exponent_under[8]_i_4_n_0\
    );
\exponent_under[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => exponent_terms(5),
      O => \exponent_under[8]_i_5_n_0\
    );
\exponent_under_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => exponent_terms(0),
      Q => exponent_under(0),
      R => rst
    );
\exponent_under_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \exponent_under_reg[11]_i_1_n_6\,
      Q => exponent_under(10),
      R => rst
    );
\exponent_under_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \exponent_under_reg[11]_i_1_n_5\,
      Q => exponent_under(11),
      R => rst
    );
\exponent_under_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \exponent_under_reg[8]_i_1_n_0\,
      CO(3 downto 2) => \NLW_exponent_under_reg[11]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \exponent_under_reg[11]_i_1_n_2\,
      CO(0) => \exponent_under_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \exponent_under[11]_i_2_n_0\,
      O(3) => \NLW_exponent_under_reg[11]_i_1_O_UNCONNECTED\(3),
      O(2) => \exponent_under_reg[11]_i_1_n_5\,
      O(1) => \exponent_under_reg[11]_i_1_n_6\,
      O(0) => \exponent_under_reg[11]_i_1_n_7\,
      S(3) => '0',
      S(2) => \exponent_under[11]_i_3_n_0\,
      S(1) => \exponent_under[11]_i_4_n_0\,
      S(0) => exponent_terms(9)
    );
\exponent_under_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \exponent_under_reg[4]_i_1_n_7\,
      Q => exponent_under(1),
      R => rst
    );
\exponent_under_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \exponent_under_reg[4]_i_1_n_6\,
      Q => exponent_under(2),
      R => rst
    );
\exponent_under_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \exponent_under_reg[4]_i_1_n_5\,
      Q => exponent_under(3),
      R => rst
    );
\exponent_under_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \exponent_under_reg[4]_i_1_n_4\,
      Q => exponent_under(4),
      R => rst
    );
\exponent_under_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \exponent_under_reg[4]_i_1_n_0\,
      CO(2) => \exponent_under_reg[4]_i_1_n_1\,
      CO(1) => \exponent_under_reg[4]_i_1_n_2\,
      CO(0) => \exponent_under_reg[4]_i_1_n_3\,
      CYINIT => \exponent_under[4]_i_2_n_0\,
      DI(3) => \exponent_under[4]_i_3_n_0\,
      DI(2) => \exponent_under[4]_i_4_n_0\,
      DI(1) => \exponent_under[4]_i_5_n_0\,
      DI(0) => \exponent_under[4]_i_6_n_0\,
      O(3) => \exponent_under_reg[4]_i_1_n_4\,
      O(2) => \exponent_under_reg[4]_i_1_n_5\,
      O(1) => \exponent_under_reg[4]_i_1_n_6\,
      O(0) => \exponent_under_reg[4]_i_1_n_7\,
      S(3 downto 0) => exponent_terms(4 downto 1)
    );
\exponent_under_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \exponent_under_reg[8]_i_1_n_7\,
      Q => exponent_under(5),
      R => rst
    );
\exponent_under_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \exponent_under_reg[8]_i_1_n_6\,
      Q => exponent_under(6),
      R => rst
    );
\exponent_under_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \exponent_under_reg[8]_i_1_n_5\,
      Q => exponent_under(7),
      R => rst
    );
\exponent_under_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \exponent_under_reg[8]_i_1_n_4\,
      Q => exponent_under(8),
      R => rst
    );
\exponent_under_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \exponent_under_reg[4]_i_1_n_0\,
      CO(3) => \exponent_under_reg[8]_i_1_n_0\,
      CO(2) => \exponent_under_reg[8]_i_1_n_1\,
      CO(1) => \exponent_under_reg[8]_i_1_n_2\,
      CO(0) => \exponent_under_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \exponent_under[8]_i_2_n_0\,
      DI(2) => \exponent_under[8]_i_3_n_0\,
      DI(1) => \exponent_under[8]_i_4_n_0\,
      DI(0) => \exponent_under[8]_i_5_n_0\,
      O(3) => \exponent_under_reg[8]_i_1_n_4\,
      O(2) => \exponent_under_reg[8]_i_1_n_5\,
      O(1) => \exponent_under_reg[8]_i_1_n_6\,
      O(0) => \exponent_under_reg[8]_i_1_n_7\,
      S(3 downto 0) => exponent_terms(8 downto 5)
    );
\exponent_under_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \exponent_under_reg[11]_i_1_n_7\,
      Q => exponent_under(9),
      R => rst
    );
in_zero_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => a_is_zero,
      I1 => b_is_zero,
      O => in_zero_i_1_n_0
    );
in_zero_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => in_zero_i_1_n_0,
      Q => in_zero,
      R => rst
    );
\mantissa_round[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => product_7(0),
      I1 => Q(0),
      I2 => Q(1),
      O => product_lsb_reg_0
    );
\mantissa_round[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EF2FE020"
    )
        port map (
      I0 => product_7(10),
      I1 => Q(0),
      I2 => Q(1),
      I3 => mantissa_7(9),
      I4 => \mantissa_round_reg[54]\(9),
      I5 => Q(2),
      O => D(9)
    );
\mantissa_round[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EF2FE020"
    )
        port map (
      I0 => product_7(11),
      I1 => Q(0),
      I2 => Q(1),
      I3 => mantissa_7(10),
      I4 => \mantissa_round_reg[54]\(10),
      I5 => Q(2),
      O => D(10)
    );
\mantissa_round[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EF2FE020"
    )
        port map (
      I0 => product_7(12),
      I1 => Q(0),
      I2 => Q(1),
      I3 => mantissa_7(11),
      I4 => \mantissa_round_reg[54]\(11),
      I5 => Q(2),
      O => D(11)
    );
\mantissa_round[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EF2FE020"
    )
        port map (
      I0 => product_7(13),
      I1 => Q(0),
      I2 => Q(1),
      I3 => mantissa_7(12),
      I4 => \mantissa_round_reg[54]\(12),
      I5 => Q(2),
      O => D(12)
    );
\mantissa_round[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EF2FE020"
    )
        port map (
      I0 => product_7(14),
      I1 => Q(0),
      I2 => Q(1),
      I3 => mantissa_7(13),
      I4 => \mantissa_round_reg[54]\(13),
      I5 => Q(2),
      O => D(13)
    );
\mantissa_round[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EF2FE020"
    )
        port map (
      I0 => product_7(15),
      I1 => Q(0),
      I2 => Q(1),
      I3 => mantissa_7(14),
      I4 => \mantissa_round_reg[54]\(14),
      I5 => Q(2),
      O => D(14)
    );
\mantissa_round[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EF2FE020"
    )
        port map (
      I0 => product_7(16),
      I1 => Q(0),
      I2 => Q(1),
      I3 => mantissa_7(15),
      I4 => \mantissa_round_reg[54]\(15),
      I5 => Q(2),
      O => D(15)
    );
\mantissa_round[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EF2FE020"
    )
        port map (
      I0 => product_7(17),
      I1 => Q(0),
      I2 => Q(1),
      I3 => mantissa_7(16),
      I4 => \mantissa_round_reg[54]\(16),
      I5 => Q(2),
      O => D(16)
    );
\mantissa_round[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EF2FE020"
    )
        port map (
      I0 => product_7(18),
      I1 => Q(0),
      I2 => Q(1),
      I3 => mantissa_7(17),
      I4 => \mantissa_round_reg[54]\(17),
      I5 => Q(2),
      O => D(17)
    );
\mantissa_round[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EF2FE020"
    )
        port map (
      I0 => product_7(19),
      I1 => Q(0),
      I2 => Q(1),
      I3 => mantissa_7(18),
      I4 => \mantissa_round_reg[54]\(18),
      I5 => Q(2),
      O => D(18)
    );
\mantissa_round[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EF2FE020"
    )
        port map (
      I0 => product_7(1),
      I1 => Q(0),
      I2 => Q(1),
      I3 => mantissa_7(0),
      I4 => \mantissa_round_reg[54]\(0),
      I5 => Q(2),
      O => D(0)
    );
\mantissa_round[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EF2FE020"
    )
        port map (
      I0 => product_7(20),
      I1 => Q(0),
      I2 => Q(1),
      I3 => mantissa_7(19),
      I4 => \mantissa_round_reg[54]\(19),
      I5 => Q(2),
      O => D(19)
    );
\mantissa_round[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EF2FE020"
    )
        port map (
      I0 => product_7(21),
      I1 => Q(0),
      I2 => Q(1),
      I3 => mantissa_7(20),
      I4 => \mantissa_round_reg[54]\(20),
      I5 => Q(2),
      O => D(20)
    );
\mantissa_round[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EF2FE020"
    )
        port map (
      I0 => product_7(22),
      I1 => Q(0),
      I2 => Q(1),
      I3 => mantissa_7(21),
      I4 => \mantissa_round_reg[54]\(21),
      I5 => Q(2),
      O => D(21)
    );
\mantissa_round[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EF2FE020"
    )
        port map (
      I0 => product_7(23),
      I1 => Q(0),
      I2 => Q(1),
      I3 => mantissa_7(22),
      I4 => \mantissa_round_reg[54]\(22),
      I5 => Q(2),
      O => D(22)
    );
\mantissa_round[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EF2FE020"
    )
        port map (
      I0 => product_7(24),
      I1 => Q(0),
      I2 => Q(1),
      I3 => mantissa_7(23),
      I4 => \mantissa_round_reg[54]\(23),
      I5 => Q(2),
      O => D(23)
    );
\mantissa_round[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EF2FE020"
    )
        port map (
      I0 => product_7(25),
      I1 => Q(0),
      I2 => Q(1),
      I3 => mantissa_7(24),
      I4 => \mantissa_round_reg[54]\(24),
      I5 => Q(2),
      O => D(24)
    );
\mantissa_round[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EF2FE020"
    )
        port map (
      I0 => product_7(26),
      I1 => Q(0),
      I2 => Q(1),
      I3 => mantissa_7(25),
      I4 => \mantissa_round_reg[54]\(25),
      I5 => Q(2),
      O => D(25)
    );
\mantissa_round[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EF2FE020"
    )
        port map (
      I0 => product_7(27),
      I1 => Q(0),
      I2 => Q(1),
      I3 => mantissa_7(26),
      I4 => \mantissa_round_reg[54]\(26),
      I5 => Q(2),
      O => D(26)
    );
\mantissa_round[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EF2FE020"
    )
        port map (
      I0 => product_7(28),
      I1 => Q(0),
      I2 => Q(1),
      I3 => mantissa_7(27),
      I4 => \mantissa_round_reg[54]\(27),
      I5 => Q(2),
      O => D(27)
    );
\mantissa_round[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EF2FE020"
    )
        port map (
      I0 => product_7(29),
      I1 => Q(0),
      I2 => Q(1),
      I3 => mantissa_7(28),
      I4 => \mantissa_round_reg[54]\(28),
      I5 => Q(2),
      O => D(28)
    );
\mantissa_round[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EF2FE020"
    )
        port map (
      I0 => product_7(2),
      I1 => Q(0),
      I2 => Q(1),
      I3 => mantissa_7(1),
      I4 => \mantissa_round_reg[54]\(1),
      I5 => Q(2),
      O => D(1)
    );
\mantissa_round[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EF2FE020"
    )
        port map (
      I0 => product_7(30),
      I1 => Q(0),
      I2 => Q(1),
      I3 => mantissa_7(29),
      I4 => \mantissa_round_reg[54]\(29),
      I5 => Q(2),
      O => D(29)
    );
\mantissa_round[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EF2FE020"
    )
        port map (
      I0 => product_7(31),
      I1 => Q(0),
      I2 => Q(1),
      I3 => mantissa_7(30),
      I4 => \mantissa_round_reg[54]\(30),
      I5 => Q(2),
      O => D(30)
    );
\mantissa_round[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EF2FE020"
    )
        port map (
      I0 => product_7(32),
      I1 => Q(0),
      I2 => Q(1),
      I3 => mantissa_7(31),
      I4 => \mantissa_round_reg[54]\(31),
      I5 => Q(2),
      O => D(31)
    );
\mantissa_round[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EF2FE020"
    )
        port map (
      I0 => product_7(33),
      I1 => Q(0),
      I2 => Q(1),
      I3 => mantissa_7(32),
      I4 => \mantissa_round_reg[54]\(32),
      I5 => Q(2),
      O => D(32)
    );
\mantissa_round[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EF2FE020"
    )
        port map (
      I0 => product_7(34),
      I1 => Q(0),
      I2 => Q(1),
      I3 => mantissa_7(33),
      I4 => \mantissa_round_reg[54]\(33),
      I5 => Q(2),
      O => D(33)
    );
\mantissa_round[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EF2FE020"
    )
        port map (
      I0 => product_7(35),
      I1 => Q(0),
      I2 => Q(1),
      I3 => mantissa_7(34),
      I4 => \mantissa_round_reg[54]\(34),
      I5 => Q(2),
      O => D(34)
    );
\mantissa_round[36]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EF2FE020"
    )
        port map (
      I0 => product_7(36),
      I1 => Q(0),
      I2 => Q(1),
      I3 => mantissa_7(35),
      I4 => \mantissa_round_reg[54]\(35),
      I5 => Q(2),
      O => D(35)
    );
\mantissa_round[37]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EF2FE020"
    )
        port map (
      I0 => product_7(37),
      I1 => Q(0),
      I2 => Q(1),
      I3 => mantissa_7(36),
      I4 => \mantissa_round_reg[54]\(36),
      I5 => Q(2),
      O => D(36)
    );
\mantissa_round[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EF2FE020"
    )
        port map (
      I0 => product_7(38),
      I1 => Q(0),
      I2 => Q(1),
      I3 => mantissa_7(37),
      I4 => \mantissa_round_reg[54]\(37),
      I5 => Q(2),
      O => D(37)
    );
\mantissa_round[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EF2FE020"
    )
        port map (
      I0 => product_7(39),
      I1 => Q(0),
      I2 => Q(1),
      I3 => mantissa_7(38),
      I4 => \mantissa_round_reg[54]\(38),
      I5 => Q(2),
      O => D(38)
    );
\mantissa_round[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EF2FE020"
    )
        port map (
      I0 => product_7(3),
      I1 => Q(0),
      I2 => Q(1),
      I3 => mantissa_7(2),
      I4 => \mantissa_round_reg[54]\(2),
      I5 => Q(2),
      O => D(2)
    );
\mantissa_round[40]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EF2FE020"
    )
        port map (
      I0 => product_7(40),
      I1 => Q(0),
      I2 => Q(1),
      I3 => mantissa_7(39),
      I4 => \mantissa_round_reg[54]\(39),
      I5 => Q(2),
      O => D(39)
    );
\mantissa_round[41]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EF2FE020"
    )
        port map (
      I0 => product_7(41),
      I1 => Q(0),
      I2 => Q(1),
      I3 => mantissa_7(40),
      I4 => \mantissa_round_reg[54]\(40),
      I5 => Q(2),
      O => D(40)
    );
\mantissa_round[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EF2FE020"
    )
        port map (
      I0 => product_7(42),
      I1 => Q(0),
      I2 => Q(1),
      I3 => mantissa_7(41),
      I4 => \mantissa_round_reg[54]\(41),
      I5 => Q(2),
      O => D(41)
    );
\mantissa_round[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EF2FE020"
    )
        port map (
      I0 => product_7(43),
      I1 => Q(0),
      I2 => Q(1),
      I3 => mantissa_7(42),
      I4 => \mantissa_round_reg[54]\(42),
      I5 => Q(2),
      O => D(42)
    );
\mantissa_round[44]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EF2FE020"
    )
        port map (
      I0 => product_7(44),
      I1 => Q(0),
      I2 => Q(1),
      I3 => mantissa_7(43),
      I4 => \mantissa_round_reg[54]\(43),
      I5 => Q(2),
      O => D(43)
    );
\mantissa_round[45]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EF2FE020"
    )
        port map (
      I0 => product_7(45),
      I1 => Q(0),
      I2 => Q(1),
      I3 => mantissa_7(44),
      I4 => \mantissa_round_reg[54]\(44),
      I5 => Q(2),
      O => D(44)
    );
\mantissa_round[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EF2FE020"
    )
        port map (
      I0 => product_7(46),
      I1 => Q(0),
      I2 => Q(1),
      I3 => mantissa_7(45),
      I4 => \mantissa_round_reg[54]\(45),
      I5 => Q(2),
      O => D(45)
    );
\mantissa_round[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EF2FE020"
    )
        port map (
      I0 => product_7(47),
      I1 => Q(0),
      I2 => Q(1),
      I3 => mantissa_7(46),
      I4 => \mantissa_round_reg[54]\(46),
      I5 => Q(2),
      O => D(46)
    );
\mantissa_round[48]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EF2FE020"
    )
        port map (
      I0 => product_7(48),
      I1 => Q(0),
      I2 => Q(1),
      I3 => mantissa_7(47),
      I4 => \mantissa_round_reg[54]\(47),
      I5 => Q(2),
      O => D(47)
    );
\mantissa_round[49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EF2FE020"
    )
        port map (
      I0 => product_7(49),
      I1 => Q(0),
      I2 => Q(1),
      I3 => mantissa_7(48),
      I4 => \mantissa_round_reg[54]\(48),
      I5 => Q(2),
      O => D(48)
    );
\mantissa_round[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EF2FE020"
    )
        port map (
      I0 => product_7(4),
      I1 => Q(0),
      I2 => Q(1),
      I3 => mantissa_7(3),
      I4 => \mantissa_round_reg[54]\(3),
      I5 => Q(2),
      O => D(3)
    );
\mantissa_round[50]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EF2FE020"
    )
        port map (
      I0 => product_7(50),
      I1 => Q(0),
      I2 => Q(1),
      I3 => mantissa_7(49),
      I4 => \mantissa_round_reg[54]\(49),
      I5 => Q(2),
      O => D(49)
    );
\mantissa_round[51]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EF2FE020"
    )
        port map (
      I0 => product_7(51),
      I1 => Q(0),
      I2 => Q(1),
      I3 => mantissa_7(50),
      I4 => \mantissa_round_reg[54]\(50),
      I5 => Q(2),
      O => D(50)
    );
\mantissa_round[52]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EF2FE020"
    )
        port map (
      I0 => product_7(52),
      I1 => Q(0),
      I2 => Q(1),
      I3 => mantissa_7(51),
      I4 => \mantissa_round_reg[54]\(51),
      I5 => Q(2),
      O => D(51)
    );
\mantissa_round[53]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EF2FE020"
    )
        port map (
      I0 => product_7(53),
      I1 => Q(0),
      I2 => Q(1),
      I3 => mantissa_7(52),
      I4 => \mantissa_round_reg[54]\(52),
      I5 => Q(2),
      O => D(52)
    );
\mantissa_round[54]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EF2FE020"
    )
        port map (
      I0 => product_7(54),
      I1 => Q(0),
      I2 => Q(1),
      I3 => mantissa_7(53),
      I4 => \mantissa_round_reg[54]\(53),
      I5 => Q(2),
      O => D(53)
    );
\mantissa_round[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EF2FE020"
    )
        port map (
      I0 => product_7(5),
      I1 => Q(0),
      I2 => Q(1),
      I3 => mantissa_7(4),
      I4 => \mantissa_round_reg[54]\(4),
      I5 => Q(2),
      O => D(4)
    );
\mantissa_round[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EF2FE020"
    )
        port map (
      I0 => product_7(6),
      I1 => Q(0),
      I2 => Q(1),
      I3 => mantissa_7(5),
      I4 => \mantissa_round_reg[54]\(5),
      I5 => Q(2),
      O => D(5)
    );
\mantissa_round[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EF2FE020"
    )
        port map (
      I0 => product_7(7),
      I1 => Q(0),
      I2 => Q(1),
      I3 => mantissa_7(6),
      I4 => \mantissa_round_reg[54]\(6),
      I5 => Q(2),
      O => D(6)
    );
\mantissa_round[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EF2FE020"
    )
        port map (
      I0 => product_7(8),
      I1 => Q(0),
      I2 => Q(1),
      I3 => mantissa_7(7),
      I4 => \mantissa_round_reg[54]\(7),
      I5 => Q(2),
      O => D(7)
    );
\mantissa_round[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EF2FE020"
    )
        port map (
      I0 => product_7(9),
      I1 => Q(0),
      I2 => Q(1),
      I3 => mantissa_7(8),
      I4 => \mantissa_round_reg[54]\(8),
      I5 => Q(2),
      O => D(8)
    );
\mul_a_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \sum_0_reg__52_n_0\,
      Q => mul_a(0),
      R => rst
    );
\mul_a_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \sum_0_reg__42_n_0\,
      Q => mul_a(10),
      R => rst
    );
\mul_a_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \sum_0_reg__41_n_0\,
      Q => mul_a(11),
      R => rst
    );
\mul_a_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \sum_0_reg__40_n_0\,
      Q => mul_a(12),
      R => rst
    );
\mul_a_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \sum_0_reg__39_n_0\,
      Q => mul_a(13),
      R => rst
    );
\mul_a_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \sum_0_reg__38_n_0\,
      Q => mul_a(14),
      R => rst
    );
\mul_a_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \sum_0_reg__37_n_0\,
      Q => mul_a(15),
      R => rst
    );
\mul_a_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \sum_0_reg__36_n_0\,
      Q => mul_a(16),
      R => rst
    );
\mul_a_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \sum_0_reg__35_n_0\,
      Q => mul_a(17),
      R => rst
    );
\mul_a_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \sum_0_reg__34_n_0\,
      Q => mul_a(18),
      R => rst
    );
\mul_a_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \sum_0_reg__33_n_0\,
      Q => mul_a(19),
      R => rst
    );
\mul_a_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \sum_0_reg__51_n_0\,
      Q => mul_a(1),
      R => rst
    );
\mul_a_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \sum_0_reg__32_n_0\,
      Q => mul_a(20),
      R => rst
    );
\mul_a_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \sum_0_reg__31_n_0\,
      Q => mul_a(21),
      R => rst
    );
\mul_a_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \sum_0_reg__30_n_0\,
      Q => mul_a(22),
      R => rst
    );
\mul_a_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \sum_0_reg__29_n_0\,
      Q => mul_a(23),
      R => rst
    );
\mul_a_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \sum_0_reg__50_n_0\,
      Q => mul_a(2),
      R => rst
    );
\mul_a_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \sum_0_reg__49_n_0\,
      Q => mul_a(3),
      R => rst
    );
\mul_a_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \sum_0_reg__48_n_0\,
      Q => mul_a(4),
      R => rst
    );
\mul_a_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \sum_0_reg__47_n_0\,
      Q => mul_a(5),
      R => rst
    );
\mul_a_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \sum_0_reg__46_n_0\,
      Q => mul_a(6),
      R => rst
    );
\mul_a_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \sum_0_reg__45_n_0\,
      Q => mul_a(7),
      R => rst
    );
\mul_a_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \sum_0_reg__44_n_0\,
      Q => mul_a(8),
      R => rst
    );
\mul_a_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \sum_0_reg__43_n_0\,
      Q => mul_a(9),
      R => rst
    );
\product_1[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8F8F888888888"
    )
        port map (
      I0 => \product_1[1]_i_2_n_0\,
      I1 => \product_1[104]_i_3_n_0\,
      I2 => \product_1[0]_i_2_n_0\,
      I3 => exponent_under(1),
      I4 => \product_1[0]_i_3_n_0\,
      I5 => \product_1[105]_i_2_n_0\,
      O => SHR(0)
    );
\product_1[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AAAA0000FCCC"
    )
        port map (
      I0 => \product_1[4]_i_3_n_0\,
      I1 => \product_1[0]_i_4_n_0\,
      I2 => exponent_under(3),
      I3 => \product_1[0]_i_5_n_0\,
      I4 => exponent_under(1),
      I5 => exponent_under(2),
      O => \product_1[0]_i_2_n_0\
    );
\product_1[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB8B8B8"
    )
        port map (
      I0 => \product_1[6]_i_3_n_0\,
      I1 => exponent_under(2),
      I2 => \product_1[0]_i_6_n_0\,
      I3 => exponent_under(3),
      I4 => \product_1[0]_i_7_n_0\,
      O => \product_1[0]_i_3_n_0\
    );
\product_1[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0A0C"
    )
        port map (
      I0 => \product_1[16]_i_4_n_0\,
      I1 => \product_1[0]_i_8_n_0\,
      I2 => exponent_under(3),
      I3 => exponent_under(4),
      O => \product_1[0]_i_4_n_0\
    );
\product_1[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \product_1[24]_i_4_n_0\,
      I1 => exponent_under(4),
      I2 => \product_1[8]_i_4_n_0\,
      O => \product_1[0]_i_5_n_0\
    );
\product_1[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0A0C"
    )
        port map (
      I0 => \product_1[18]_i_4_n_0\,
      I1 => \product_1[2]_i_4_n_0\,
      I2 => exponent_under(3),
      I3 => exponent_under(4),
      O => \product_1[0]_i_6_n_0\
    );
\product_1[0]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \product_1[26]_i_4_n_0\,
      I1 => exponent_under(4),
      I2 => \product_1[10]_i_4_n_0\,
      O => \product_1[0]_i_7_n_0\
    );
\product_1[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => \product_reg_n_0_[0]\,
      I1 => sel0(11),
      I2 => exponent_under(5),
      I3 => sel0(43),
      I4 => exponent_under(6),
      I5 => \product_reg_n_0_[32]\,
      O => \product_1[0]_i_8_n_0\
    );
\product_1[100]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \product_1[101]_i_2_n_0\,
      I1 => \product_1[104]_i_3_n_0\,
      I2 => \product_1[100]_i_2_n_0\,
      I3 => \product_1[105]_i_2_n_0\,
      O => SHR(100)
    );
\product_1[100]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080FFFF00800000"
    )
        port map (
      I0 => \product_1[105]_i_3_n_0\,
      I1 => sel0(49),
      I2 => \product_1[105]_i_4_n_0\,
      I3 => exponent_under(2),
      I4 => exponent_under(1),
      I5 => \product_1[98]_i_2_n_0\,
      O => \product_1[100]_i_2_n_0\
    );
\product_1[101]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \product_1[102]_i_2_n_0\,
      I1 => \product_1[104]_i_3_n_0\,
      I2 => \product_1[101]_i_2_n_0\,
      I3 => \product_1[105]_i_2_n_0\,
      O => SHR(101)
    );
\product_1[101]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080FFFF00800000"
    )
        port map (
      I0 => \product_1[105]_i_3_n_0\,
      I1 => sel0(50),
      I2 => \product_1[105]_i_4_n_0\,
      I3 => exponent_under(2),
      I4 => exponent_under(1),
      I5 => \product_1[101]_i_3_n_0\,
      O => \product_1[101]_i_2_n_0\
    );
\product_1[101]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000B000800000000"
    )
        port map (
      I0 => sel0(52),
      I1 => exponent_under(2),
      I2 => exponent_under(4),
      I3 => exponent_under(3),
      I4 => sel0(48),
      I5 => \product_1[105]_i_4_n_0\,
      O => \product_1[101]_i_3_n_0\
    );
\product_1[102]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \product_1[103]_i_2_n_0\,
      I1 => \product_1[104]_i_3_n_0\,
      I2 => \product_1[102]_i_2_n_0\,
      I3 => \product_1[105]_i_2_n_0\,
      O => SHR(102)
    );
\product_1[102]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008800C000"
    )
        port map (
      I0 => sel0(51),
      I1 => \product_1[105]_i_3_n_0\,
      I2 => sel0(49),
      I3 => \product_1[105]_i_4_n_0\,
      I4 => exponent_under(1),
      I5 => exponent_under(2),
      O => \product_1[102]_i_2_n_0\
    );
\product_1[103]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF100010001000"
    )
        port map (
      I0 => exponent_under(2),
      I1 => exponent_under(1),
      I2 => \product_1[104]_i_4_n_0\,
      I3 => \product_1[104]_i_3_n_0\,
      I4 => \product_1[103]_i_2_n_0\,
      I5 => \product_1[105]_i_2_n_0\,
      O => SHR(103)
    );
\product_1[103]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008800C000"
    )
        port map (
      I0 => sel0(52),
      I1 => \product_1[105]_i_3_n_0\,
      I2 => sel0(50),
      I3 => \product_1[105]_i_4_n_0\,
      I4 => exponent_under(1),
      I5 => exponent_under(2),
      O => \product_1[103]_i_2_n_0\
    );
\product_1[104]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F000800080008"
    )
        port map (
      I0 => \product_1[104]_i_2_n_0\,
      I1 => \product_1[104]_i_3_n_0\,
      I2 => exponent_under(2),
      I3 => exponent_under(1),
      I4 => \product_1[104]_i_4_n_0\,
      I5 => \product_1[105]_i_2_n_0\,
      O => SHR(104)
    );
\product_1[104]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => exponent_under(4),
      I1 => exponent_under(3),
      I2 => sel0(52),
      I3 => exponent_under(5),
      I4 => exponent_under(6),
      O => \product_1[104]_i_2_n_0\
    );
\product_1[104]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => exponent_under(10),
      I1 => exponent_under(11),
      I2 => exponent_under(9),
      I3 => exponent_under(8),
      I4 => exponent_under(7),
      I5 => exponent_under(0),
      O => \product_1[104]_i_3_n_0\
    );
\product_1[104]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => exponent_under(4),
      I1 => exponent_under(3),
      I2 => sel0(51),
      I3 => exponent_under(5),
      I4 => exponent_under(6),
      O => \product_1[104]_i_4_n_0\
    );
\product_1[105]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \product_1[105]_i_2_n_0\,
      I1 => \product_1[105]_i_3_n_0\,
      I2 => sel0(52),
      I3 => \product_1[105]_i_4_n_0\,
      I4 => exponent_under(1),
      I5 => exponent_under(2),
      O => SHR(105)
    );
\product_1[105]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => exponent_under(10),
      I1 => exponent_under(11),
      I2 => exponent_under(9),
      I3 => exponent_under(8),
      I4 => exponent_under(7),
      I5 => exponent_under(0),
      O => \product_1[105]_i_2_n_0\
    );
\product_1[105]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => exponent_under(3),
      I1 => exponent_under(4),
      O => \product_1[105]_i_3_n_0\
    );
\product_1[105]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => exponent_under(5),
      I1 => exponent_under(6),
      O => \product_1[105]_i_4_n_0\
    );
\product_1[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \product_1[11]_i_2_n_0\,
      I1 => \product_1[104]_i_3_n_0\,
      I2 => \product_1[10]_i_2_n_0\,
      I3 => \product_1[105]_i_2_n_0\,
      O => SHR(10)
    );
\product_1[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_1[16]_i_3_n_0\,
      I1 => \product_1[12]_i_3_n_0\,
      I2 => exponent_under(1),
      I3 => \product_1[14]_i_3_n_0\,
      I4 => exponent_under(2),
      I5 => \product_1[10]_i_3_n_0\,
      O => \product_1[10]_i_2_n_0\
    );
\product_1[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_1[34]_i_4_n_0\,
      I1 => \product_1[18]_i_4_n_0\,
      I2 => exponent_under(3),
      I3 => \product_1[26]_i_4_n_0\,
      I4 => exponent_under(4),
      I5 => \product_1[10]_i_4_n_0\,
      O => \product_1[10]_i_3_n_0\
    );
\product_1[10]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CCF0AA"
    )
        port map (
      I0 => \product_reg_n_0_[10]\,
      I1 => \product_reg_n_0_[42]\,
      I2 => sel0(21),
      I3 => exponent_under(6),
      I4 => exponent_under(5),
      O => \product_1[10]_i_4_n_0\
    );
\product_1[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \product_1[12]_i_2_n_0\,
      I1 => \product_1[104]_i_3_n_0\,
      I2 => \product_1[11]_i_2_n_0\,
      I3 => \product_1[105]_i_2_n_0\,
      O => SHR(11)
    );
\product_1[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_1[17]_i_3_n_0\,
      I1 => \product_1[13]_i_3_n_0\,
      I2 => exponent_under(1),
      I3 => \product_1[15]_i_3_n_0\,
      I4 => exponent_under(2),
      I5 => \product_1[11]_i_3_n_0\,
      O => \product_1[11]_i_2_n_0\
    );
\product_1[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_1[35]_i_4_n_0\,
      I1 => \product_1[19]_i_4_n_0\,
      I2 => exponent_under(3),
      I3 => \product_1[27]_i_4_n_0\,
      I4 => exponent_under(4),
      I5 => \product_1[11]_i_4_n_0\,
      O => \product_1[11]_i_3_n_0\
    );
\product_1[11]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CCF0AA"
    )
        port map (
      I0 => \product_reg_n_0_[11]\,
      I1 => \product_reg_n_0_[43]\,
      I2 => sel0(22),
      I3 => exponent_under(6),
      I4 => exponent_under(5),
      O => \product_1[11]_i_4_n_0\
    );
\product_1[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \product_1[13]_i_2_n_0\,
      I1 => \product_1[104]_i_3_n_0\,
      I2 => \product_1[12]_i_2_n_0\,
      I3 => \product_1[105]_i_2_n_0\,
      O => SHR(12)
    );
\product_1[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_1[18]_i_3_n_0\,
      I1 => \product_1[14]_i_3_n_0\,
      I2 => exponent_under(1),
      I3 => \product_1[16]_i_3_n_0\,
      I4 => exponent_under(2),
      I5 => \product_1[12]_i_3_n_0\,
      O => \product_1[12]_i_2_n_0\
    );
\product_1[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_1[36]_i_4_n_0\,
      I1 => \product_1[20]_i_4_n_0\,
      I2 => exponent_under(3),
      I3 => \product_1[28]_i_4_n_0\,
      I4 => exponent_under(4),
      I5 => \product_1[12]_i_4_n_0\,
      O => \product_1[12]_i_3_n_0\
    );
\product_1[12]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CCF0AA"
    )
        port map (
      I0 => \product_reg_n_0_[12]\,
      I1 => \product_reg_n_0_[44]\,
      I2 => sel0(23),
      I3 => exponent_under(6),
      I4 => exponent_under(5),
      O => \product_1[12]_i_4_n_0\
    );
\product_1[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \product_1[14]_i_2_n_0\,
      I1 => \product_1[104]_i_3_n_0\,
      I2 => \product_1[13]_i_2_n_0\,
      I3 => \product_1[105]_i_2_n_0\,
      O => SHR(13)
    );
\product_1[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_1[19]_i_3_n_0\,
      I1 => \product_1[15]_i_3_n_0\,
      I2 => exponent_under(1),
      I3 => \product_1[17]_i_3_n_0\,
      I4 => exponent_under(2),
      I5 => \product_1[13]_i_3_n_0\,
      O => \product_1[13]_i_2_n_0\
    );
\product_1[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_1[37]_i_4_n_0\,
      I1 => \product_1[21]_i_4_n_0\,
      I2 => exponent_under(3),
      I3 => \product_1[29]_i_4_n_0\,
      I4 => exponent_under(4),
      I5 => \product_1[13]_i_4_n_0\,
      O => \product_1[13]_i_3_n_0\
    );
\product_1[13]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CCF0AA"
    )
        port map (
      I0 => \product_reg_n_0_[13]\,
      I1 => \product_reg_n_0_[45]\,
      I2 => sel0(24),
      I3 => exponent_under(6),
      I4 => exponent_under(5),
      O => \product_1[13]_i_4_n_0\
    );
\product_1[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \product_1[15]_i_2_n_0\,
      I1 => \product_1[104]_i_3_n_0\,
      I2 => \product_1[14]_i_2_n_0\,
      I3 => \product_1[105]_i_2_n_0\,
      O => SHR(14)
    );
\product_1[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_1[20]_i_3_n_0\,
      I1 => \product_1[16]_i_3_n_0\,
      I2 => exponent_under(1),
      I3 => \product_1[18]_i_3_n_0\,
      I4 => exponent_under(2),
      I5 => \product_1[14]_i_3_n_0\,
      O => \product_1[14]_i_2_n_0\
    );
\product_1[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_1[38]_i_4_n_0\,
      I1 => \product_1[22]_i_4_n_0\,
      I2 => exponent_under(3),
      I3 => \product_1[30]_i_4_n_0\,
      I4 => exponent_under(4),
      I5 => \product_1[14]_i_4_n_0\,
      O => \product_1[14]_i_3_n_0\
    );
\product_1[14]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CCF0AA"
    )
        port map (
      I0 => \product_reg_n_0_[14]\,
      I1 => \product_reg_n_0_[46]\,
      I2 => sel0(25),
      I3 => exponent_under(6),
      I4 => exponent_under(5),
      O => \product_1[14]_i_4_n_0\
    );
\product_1[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \product_1[16]_i_2_n_0\,
      I1 => \product_1[104]_i_3_n_0\,
      I2 => \product_1[15]_i_2_n_0\,
      I3 => \product_1[105]_i_2_n_0\,
      O => SHR(15)
    );
\product_1[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_1[21]_i_3_n_0\,
      I1 => \product_1[17]_i_3_n_0\,
      I2 => exponent_under(1),
      I3 => \product_1[19]_i_3_n_0\,
      I4 => exponent_under(2),
      I5 => \product_1[15]_i_3_n_0\,
      O => \product_1[15]_i_2_n_0\
    );
\product_1[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_1[39]_i_4_n_0\,
      I1 => \product_1[23]_i_4_n_0\,
      I2 => exponent_under(3),
      I3 => \product_1[31]_i_4_n_0\,
      I4 => exponent_under(4),
      I5 => \product_1[15]_i_4_n_0\,
      O => \product_1[15]_i_3_n_0\
    );
\product_1[15]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CCF0AA"
    )
        port map (
      I0 => \product_reg_n_0_[15]\,
      I1 => \product_reg_n_0_[47]\,
      I2 => sel0(26),
      I3 => exponent_under(6),
      I4 => exponent_under(5),
      O => \product_1[15]_i_4_n_0\
    );
\product_1[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \product_1[17]_i_2_n_0\,
      I1 => \product_1[104]_i_3_n_0\,
      I2 => \product_1[16]_i_2_n_0\,
      I3 => \product_1[105]_i_2_n_0\,
      O => SHR(16)
    );
\product_1[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_1[22]_i_3_n_0\,
      I1 => \product_1[18]_i_3_n_0\,
      I2 => exponent_under(1),
      I3 => \product_1[20]_i_3_n_0\,
      I4 => exponent_under(2),
      I5 => \product_1[16]_i_3_n_0\,
      O => \product_1[16]_i_2_n_0\
    );
\product_1[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_1[40]_i_4_n_0\,
      I1 => \product_1[24]_i_4_n_0\,
      I2 => exponent_under(3),
      I3 => \product_1[32]_i_4_n_0\,
      I4 => exponent_under(4),
      I5 => \product_1[16]_i_4_n_0\,
      O => \product_1[16]_i_3_n_0\
    );
\product_1[16]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CCF0AA"
    )
        port map (
      I0 => \product_reg_n_0_[16]\,
      I1 => \product_reg_n_0_[48]\,
      I2 => sel0(27),
      I3 => exponent_under(6),
      I4 => exponent_under(5),
      O => \product_1[16]_i_4_n_0\
    );
\product_1[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \product_1[18]_i_2_n_0\,
      I1 => \product_1[104]_i_3_n_0\,
      I2 => \product_1[17]_i_2_n_0\,
      I3 => \product_1[105]_i_2_n_0\,
      O => SHR(17)
    );
\product_1[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_1[23]_i_3_n_0\,
      I1 => \product_1[19]_i_3_n_0\,
      I2 => exponent_under(1),
      I3 => \product_1[21]_i_3_n_0\,
      I4 => exponent_under(2),
      I5 => \product_1[17]_i_3_n_0\,
      O => \product_1[17]_i_2_n_0\
    );
\product_1[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_1[41]_i_4_n_0\,
      I1 => \product_1[25]_i_4_n_0\,
      I2 => exponent_under(3),
      I3 => \product_1[33]_i_4_n_0\,
      I4 => exponent_under(4),
      I5 => \product_1[17]_i_4_n_0\,
      O => \product_1[17]_i_3_n_0\
    );
\product_1[17]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CCF0AA"
    )
        port map (
      I0 => \product_reg_n_0_[17]\,
      I1 => \product_reg_n_0_[49]\,
      I2 => sel0(28),
      I3 => exponent_under(6),
      I4 => exponent_under(5),
      O => \product_1[17]_i_4_n_0\
    );
\product_1[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \product_1[19]_i_2_n_0\,
      I1 => \product_1[104]_i_3_n_0\,
      I2 => \product_1[18]_i_2_n_0\,
      I3 => \product_1[105]_i_2_n_0\,
      O => SHR(18)
    );
\product_1[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_1[24]_i_3_n_0\,
      I1 => \product_1[20]_i_3_n_0\,
      I2 => exponent_under(1),
      I3 => \product_1[22]_i_3_n_0\,
      I4 => exponent_under(2),
      I5 => \product_1[18]_i_3_n_0\,
      O => \product_1[18]_i_2_n_0\
    );
\product_1[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_1[42]_i_5_n_0\,
      I1 => \product_1[26]_i_4_n_0\,
      I2 => exponent_under(3),
      I3 => \product_1[34]_i_4_n_0\,
      I4 => exponent_under(4),
      I5 => \product_1[18]_i_4_n_0\,
      O => \product_1[18]_i_3_n_0\
    );
\product_1[18]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CCF0AA"
    )
        port map (
      I0 => \product_reg_n_0_[18]\,
      I1 => \product_reg_n_0_[50]\,
      I2 => sel0(29),
      I3 => exponent_under(6),
      I4 => exponent_under(5),
      O => \product_1[18]_i_4_n_0\
    );
\product_1[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \product_1[20]_i_2_n_0\,
      I1 => \product_1[104]_i_3_n_0\,
      I2 => \product_1[19]_i_2_n_0\,
      I3 => \product_1[105]_i_2_n_0\,
      O => SHR(19)
    );
\product_1[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_1[25]_i_3_n_0\,
      I1 => \product_1[21]_i_3_n_0\,
      I2 => exponent_under(1),
      I3 => \product_1[23]_i_3_n_0\,
      I4 => exponent_under(2),
      I5 => \product_1[19]_i_3_n_0\,
      O => \product_1[19]_i_2_n_0\
    );
\product_1[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_1[43]_i_5_n_0\,
      I1 => \product_1[27]_i_4_n_0\,
      I2 => exponent_under(3),
      I3 => \product_1[35]_i_4_n_0\,
      I4 => exponent_under(4),
      I5 => \product_1[19]_i_4_n_0\,
      O => \product_1[19]_i_3_n_0\
    );
\product_1[19]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CCF0AA"
    )
        port map (
      I0 => \product_reg_n_0_[19]\,
      I1 => \product_reg_n_0_[51]\,
      I2 => sel0(30),
      I3 => exponent_under(6),
      I4 => exponent_under(5),
      O => \product_1[19]_i_4_n_0\
    );
\product_1[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \product_1[2]_i_2_n_0\,
      I1 => \product_1[104]_i_3_n_0\,
      I2 => \product_1[1]_i_2_n_0\,
      I3 => \product_1[105]_i_2_n_0\,
      O => SHR(1)
    );
\product_1[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => \product_1[1]_i_3_n_0\,
      I1 => \product_1[5]_i_3_n_0\,
      I2 => exponent_under(1),
      I3 => \product_1[7]_i_3_n_0\,
      I4 => exponent_under(2),
      I5 => \product_1[3]_i_3_n_0\,
      O => \product_1[1]_i_2_n_0\
    );
\product_1[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => \product_1[1]_i_4_n_0\,
      I1 => \product_1[17]_i_4_n_0\,
      I2 => exponent_under(3),
      I3 => \product_1[25]_i_4_n_0\,
      I4 => exponent_under(4),
      I5 => \product_1[9]_i_4_n_0\,
      O => \product_1[1]_i_3_n_0\
    );
\product_1[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => \product_reg_n_0_[1]\,
      I1 => sel0(12),
      I2 => exponent_under(5),
      I3 => sel0(44),
      I4 => exponent_under(6),
      I5 => \product_reg_n_0_[33]\,
      O => \product_1[1]_i_4_n_0\
    );
\product_1[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \product_1[21]_i_2_n_0\,
      I1 => \product_1[104]_i_3_n_0\,
      I2 => \product_1[20]_i_2_n_0\,
      I3 => \product_1[105]_i_2_n_0\,
      O => SHR(20)
    );
\product_1[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_1[26]_i_3_n_0\,
      I1 => \product_1[22]_i_3_n_0\,
      I2 => exponent_under(1),
      I3 => \product_1[24]_i_3_n_0\,
      I4 => exponent_under(2),
      I5 => \product_1[20]_i_3_n_0\,
      O => \product_1[20]_i_2_n_0\
    );
\product_1[20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_1[44]_i_5_n_0\,
      I1 => \product_1[28]_i_4_n_0\,
      I2 => exponent_under(3),
      I3 => \product_1[36]_i_4_n_0\,
      I4 => exponent_under(4),
      I5 => \product_1[20]_i_4_n_0\,
      O => \product_1[20]_i_3_n_0\
    );
\product_1[20]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CCF0AA"
    )
        port map (
      I0 => \product_reg_n_0_[20]\,
      I1 => \product_reg_n_0_[52]\,
      I2 => sel0(31),
      I3 => exponent_under(6),
      I4 => exponent_under(5),
      O => \product_1[20]_i_4_n_0\
    );
\product_1[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \product_1[22]_i_2_n_0\,
      I1 => \product_1[104]_i_3_n_0\,
      I2 => \product_1[21]_i_2_n_0\,
      I3 => \product_1[105]_i_2_n_0\,
      O => SHR(21)
    );
\product_1[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_1[27]_i_3_n_0\,
      I1 => \product_1[23]_i_3_n_0\,
      I2 => exponent_under(1),
      I3 => \product_1[25]_i_3_n_0\,
      I4 => exponent_under(2),
      I5 => \product_1[21]_i_3_n_0\,
      O => \product_1[21]_i_2_n_0\
    );
\product_1[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_1[45]_i_5_n_0\,
      I1 => \product_1[29]_i_4_n_0\,
      I2 => exponent_under(3),
      I3 => \product_1[37]_i_4_n_0\,
      I4 => exponent_under(4),
      I5 => \product_1[21]_i_4_n_0\,
      O => \product_1[21]_i_3_n_0\
    );
\product_1[21]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CCF0AA"
    )
        port map (
      I0 => \product_reg_n_0_[21]\,
      I1 => sel0(0),
      I2 => sel0(32),
      I3 => exponent_under(6),
      I4 => exponent_under(5),
      O => \product_1[21]_i_4_n_0\
    );
\product_1[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \product_1[23]_i_2_n_0\,
      I1 => \product_1[104]_i_3_n_0\,
      I2 => \product_1[22]_i_2_n_0\,
      I3 => \product_1[105]_i_2_n_0\,
      O => SHR(22)
    );
\product_1[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_1[28]_i_3_n_0\,
      I1 => \product_1[24]_i_3_n_0\,
      I2 => exponent_under(1),
      I3 => \product_1[26]_i_3_n_0\,
      I4 => exponent_under(2),
      I5 => \product_1[22]_i_3_n_0\,
      O => \product_1[22]_i_2_n_0\
    );
\product_1[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_1[46]_i_5_n_0\,
      I1 => \product_1[30]_i_4_n_0\,
      I2 => exponent_under(3),
      I3 => \product_1[38]_i_4_n_0\,
      I4 => exponent_under(4),
      I5 => \product_1[22]_i_4_n_0\,
      O => \product_1[22]_i_3_n_0\
    );
\product_1[22]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CCF0AA"
    )
        port map (
      I0 => \product_reg_n_0_[22]\,
      I1 => sel0(1),
      I2 => sel0(33),
      I3 => exponent_under(6),
      I4 => exponent_under(5),
      O => \product_1[22]_i_4_n_0\
    );
\product_1[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \product_1[24]_i_2_n_0\,
      I1 => \product_1[104]_i_3_n_0\,
      I2 => \product_1[23]_i_2_n_0\,
      I3 => \product_1[105]_i_2_n_0\,
      O => SHR(23)
    );
\product_1[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_1[29]_i_3_n_0\,
      I1 => \product_1[25]_i_3_n_0\,
      I2 => exponent_under(1),
      I3 => \product_1[27]_i_3_n_0\,
      I4 => exponent_under(2),
      I5 => \product_1[23]_i_3_n_0\,
      O => \product_1[23]_i_2_n_0\
    );
\product_1[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_1[47]_i_5_n_0\,
      I1 => \product_1[31]_i_4_n_0\,
      I2 => exponent_under(3),
      I3 => \product_1[39]_i_4_n_0\,
      I4 => exponent_under(4),
      I5 => \product_1[23]_i_4_n_0\,
      O => \product_1[23]_i_3_n_0\
    );
\product_1[23]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CCF0AA"
    )
        port map (
      I0 => \product_reg_n_0_[23]\,
      I1 => sel0(2),
      I2 => sel0(34),
      I3 => exponent_under(6),
      I4 => exponent_under(5),
      O => \product_1[23]_i_4_n_0\
    );
\product_1[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \product_1[25]_i_2_n_0\,
      I1 => \product_1[104]_i_3_n_0\,
      I2 => \product_1[24]_i_2_n_0\,
      I3 => \product_1[105]_i_2_n_0\,
      O => SHR(24)
    );
\product_1[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_1[30]_i_3_n_0\,
      I1 => \product_1[26]_i_3_n_0\,
      I2 => exponent_under(1),
      I3 => \product_1[28]_i_3_n_0\,
      I4 => exponent_under(2),
      I5 => \product_1[24]_i_3_n_0\,
      O => \product_1[24]_i_2_n_0\
    );
\product_1[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_1[48]_i_5_n_0\,
      I1 => \product_1[32]_i_4_n_0\,
      I2 => exponent_under(3),
      I3 => \product_1[40]_i_4_n_0\,
      I4 => exponent_under(4),
      I5 => \product_1[24]_i_4_n_0\,
      O => \product_1[24]_i_3_n_0\
    );
\product_1[24]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CCF0AA"
    )
        port map (
      I0 => \product_reg_n_0_[24]\,
      I1 => sel0(3),
      I2 => sel0(35),
      I3 => exponent_under(6),
      I4 => exponent_under(5),
      O => \product_1[24]_i_4_n_0\
    );
\product_1[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \product_1[26]_i_2_n_0\,
      I1 => \product_1[104]_i_3_n_0\,
      I2 => \product_1[25]_i_2_n_0\,
      I3 => \product_1[105]_i_2_n_0\,
      O => SHR(25)
    );
\product_1[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_1[31]_i_3_n_0\,
      I1 => \product_1[27]_i_3_n_0\,
      I2 => exponent_under(1),
      I3 => \product_1[29]_i_3_n_0\,
      I4 => exponent_under(2),
      I5 => \product_1[25]_i_3_n_0\,
      O => \product_1[25]_i_2_n_0\
    );
\product_1[25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_1[49]_i_5_n_0\,
      I1 => \product_1[33]_i_4_n_0\,
      I2 => exponent_under(3),
      I3 => \product_1[41]_i_4_n_0\,
      I4 => exponent_under(4),
      I5 => \product_1[25]_i_4_n_0\,
      O => \product_1[25]_i_3_n_0\
    );
\product_1[25]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CCF0AA"
    )
        port map (
      I0 => \product_reg_n_0_[25]\,
      I1 => sel0(4),
      I2 => sel0(36),
      I3 => exponent_under(6),
      I4 => exponent_under(5),
      O => \product_1[25]_i_4_n_0\
    );
\product_1[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \product_1[27]_i_2_n_0\,
      I1 => \product_1[104]_i_3_n_0\,
      I2 => \product_1[26]_i_2_n_0\,
      I3 => \product_1[105]_i_2_n_0\,
      O => SHR(26)
    );
\product_1[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_1[32]_i_3_n_0\,
      I1 => \product_1[28]_i_3_n_0\,
      I2 => exponent_under(1),
      I3 => \product_1[30]_i_3_n_0\,
      I4 => exponent_under(2),
      I5 => \product_1[26]_i_3_n_0\,
      O => \product_1[26]_i_2_n_0\
    );
\product_1[26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_1[50]_i_5_n_0\,
      I1 => \product_1[34]_i_4_n_0\,
      I2 => exponent_under(3),
      I3 => \product_1[42]_i_5_n_0\,
      I4 => exponent_under(4),
      I5 => \product_1[26]_i_4_n_0\,
      O => \product_1[26]_i_3_n_0\
    );
\product_1[26]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CCF0AA"
    )
        port map (
      I0 => \product_reg_n_0_[26]\,
      I1 => sel0(5),
      I2 => sel0(37),
      I3 => exponent_under(6),
      I4 => exponent_under(5),
      O => \product_1[26]_i_4_n_0\
    );
\product_1[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \product_1[28]_i_2_n_0\,
      I1 => \product_1[104]_i_3_n_0\,
      I2 => \product_1[27]_i_2_n_0\,
      I3 => \product_1[105]_i_2_n_0\,
      O => SHR(27)
    );
\product_1[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_1[33]_i_3_n_0\,
      I1 => \product_1[29]_i_3_n_0\,
      I2 => exponent_under(1),
      I3 => \product_1[31]_i_3_n_0\,
      I4 => exponent_under(2),
      I5 => \product_1[27]_i_3_n_0\,
      O => \product_1[27]_i_2_n_0\
    );
\product_1[27]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_1[51]_i_5_n_0\,
      I1 => \product_1[35]_i_4_n_0\,
      I2 => exponent_under(3),
      I3 => \product_1[43]_i_5_n_0\,
      I4 => exponent_under(4),
      I5 => \product_1[27]_i_4_n_0\,
      O => \product_1[27]_i_3_n_0\
    );
\product_1[27]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CCF0AA"
    )
        port map (
      I0 => \product_reg_n_0_[27]\,
      I1 => sel0(6),
      I2 => sel0(38),
      I3 => exponent_under(6),
      I4 => exponent_under(5),
      O => \product_1[27]_i_4_n_0\
    );
\product_1[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \product_1[29]_i_2_n_0\,
      I1 => \product_1[104]_i_3_n_0\,
      I2 => \product_1[28]_i_2_n_0\,
      I3 => \product_1[105]_i_2_n_0\,
      O => SHR(28)
    );
\product_1[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_1[34]_i_3_n_0\,
      I1 => \product_1[30]_i_3_n_0\,
      I2 => exponent_under(1),
      I3 => \product_1[32]_i_3_n_0\,
      I4 => exponent_under(2),
      I5 => \product_1[28]_i_3_n_0\,
      O => \product_1[28]_i_2_n_0\
    );
\product_1[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_1[52]_i_5_n_0\,
      I1 => \product_1[36]_i_4_n_0\,
      I2 => exponent_under(3),
      I3 => \product_1[44]_i_5_n_0\,
      I4 => exponent_under(4),
      I5 => \product_1[28]_i_4_n_0\,
      O => \product_1[28]_i_3_n_0\
    );
\product_1[28]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CCF0AA"
    )
        port map (
      I0 => \product_reg_n_0_[28]\,
      I1 => sel0(7),
      I2 => sel0(39),
      I3 => exponent_under(6),
      I4 => exponent_under(5),
      O => \product_1[28]_i_4_n_0\
    );
\product_1[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \product_1[30]_i_2_n_0\,
      I1 => \product_1[104]_i_3_n_0\,
      I2 => \product_1[29]_i_2_n_0\,
      I3 => \product_1[105]_i_2_n_0\,
      O => SHR(29)
    );
\product_1[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_1[35]_i_3_n_0\,
      I1 => \product_1[31]_i_3_n_0\,
      I2 => exponent_under(1),
      I3 => \product_1[33]_i_3_n_0\,
      I4 => exponent_under(2),
      I5 => \product_1[29]_i_3_n_0\,
      O => \product_1[29]_i_2_n_0\
    );
\product_1[29]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_1[53]_i_5_n_0\,
      I1 => \product_1[37]_i_4_n_0\,
      I2 => exponent_under(3),
      I3 => \product_1[45]_i_5_n_0\,
      I4 => exponent_under(4),
      I5 => \product_1[29]_i_4_n_0\,
      O => \product_1[29]_i_3_n_0\
    );
\product_1[29]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CCF0AA"
    )
        port map (
      I0 => \product_reg_n_0_[29]\,
      I1 => sel0(8),
      I2 => sel0(40),
      I3 => exponent_under(6),
      I4 => exponent_under(5),
      O => \product_1[29]_i_4_n_0\
    );
\product_1[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \product_1[3]_i_2_n_0\,
      I1 => \product_1[104]_i_3_n_0\,
      I2 => \product_1[2]_i_2_n_0\,
      I3 => \product_1[105]_i_2_n_0\,
      O => SHR(2)
    );
\product_1[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_1[8]_i_3_n_0\,
      I1 => \product_1[4]_i_3_n_0\,
      I2 => exponent_under(1),
      I3 => \product_1[6]_i_3_n_0\,
      I4 => exponent_under(2),
      I5 => \product_1[2]_i_3_n_0\,
      O => \product_1[2]_i_2_n_0\
    );
\product_1[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => \product_1[2]_i_4_n_0\,
      I1 => \product_1[18]_i_4_n_0\,
      I2 => exponent_under(3),
      I3 => \product_1[26]_i_4_n_0\,
      I4 => exponent_under(4),
      I5 => \product_1[10]_i_4_n_0\,
      O => \product_1[2]_i_3_n_0\
    );
\product_1[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => \product_reg_n_0_[2]\,
      I1 => sel0(13),
      I2 => exponent_under(5),
      I3 => sel0(45),
      I4 => exponent_under(6),
      I5 => \product_reg_n_0_[34]\,
      O => \product_1[2]_i_4_n_0\
    );
\product_1[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \product_1[31]_i_2_n_0\,
      I1 => \product_1[104]_i_3_n_0\,
      I2 => \product_1[30]_i_2_n_0\,
      I3 => \product_1[105]_i_2_n_0\,
      O => SHR(30)
    );
\product_1[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_1[36]_i_3_n_0\,
      I1 => \product_1[32]_i_3_n_0\,
      I2 => exponent_under(1),
      I3 => \product_1[34]_i_3_n_0\,
      I4 => exponent_under(2),
      I5 => \product_1[30]_i_3_n_0\,
      O => \product_1[30]_i_2_n_0\
    );
\product_1[30]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_1[54]_i_6_n_0\,
      I1 => \product_1[38]_i_4_n_0\,
      I2 => exponent_under(3),
      I3 => \product_1[46]_i_5_n_0\,
      I4 => exponent_under(4),
      I5 => \product_1[30]_i_4_n_0\,
      O => \product_1[30]_i_3_n_0\
    );
\product_1[30]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CCF0AA"
    )
        port map (
      I0 => \product_reg_n_0_[30]\,
      I1 => sel0(9),
      I2 => sel0(41),
      I3 => exponent_under(6),
      I4 => exponent_under(5),
      O => \product_1[30]_i_4_n_0\
    );
\product_1[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \product_1[32]_i_2_n_0\,
      I1 => \product_1[104]_i_3_n_0\,
      I2 => \product_1[31]_i_2_n_0\,
      I3 => \product_1[105]_i_2_n_0\,
      O => SHR(31)
    );
\product_1[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_1[37]_i_3_n_0\,
      I1 => \product_1[33]_i_3_n_0\,
      I2 => exponent_under(1),
      I3 => \product_1[35]_i_3_n_0\,
      I4 => exponent_under(2),
      I5 => \product_1[31]_i_3_n_0\,
      O => \product_1[31]_i_2_n_0\
    );
\product_1[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_1[55]_i_6_n_0\,
      I1 => \product_1[39]_i_4_n_0\,
      I2 => exponent_under(3),
      I3 => \product_1[47]_i_5_n_0\,
      I4 => exponent_under(4),
      I5 => \product_1[31]_i_4_n_0\,
      O => \product_1[31]_i_3_n_0\
    );
\product_1[31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CCF0AA"
    )
        port map (
      I0 => \product_reg_n_0_[31]\,
      I1 => sel0(10),
      I2 => sel0(42),
      I3 => exponent_under(6),
      I4 => exponent_under(5),
      O => \product_1[31]_i_4_n_0\
    );
\product_1[32]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \product_1[33]_i_2_n_0\,
      I1 => \product_1[104]_i_3_n_0\,
      I2 => \product_1[32]_i_2_n_0\,
      I3 => \product_1[105]_i_2_n_0\,
      O => SHR(32)
    );
\product_1[32]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_1[38]_i_3_n_0\,
      I1 => \product_1[34]_i_3_n_0\,
      I2 => exponent_under(1),
      I3 => \product_1[36]_i_3_n_0\,
      I4 => exponent_under(2),
      I5 => \product_1[32]_i_3_n_0\,
      O => \product_1[32]_i_2_n_0\
    );
\product_1[32]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_1[56]_i_6_n_0\,
      I1 => \product_1[40]_i_4_n_0\,
      I2 => exponent_under(3),
      I3 => \product_1[48]_i_5_n_0\,
      I4 => exponent_under(4),
      I5 => \product_1[32]_i_4_n_0\,
      O => \product_1[32]_i_3_n_0\
    );
\product_1[32]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => sel0(11),
      I1 => exponent_under(5),
      I2 => sel0(43),
      I3 => exponent_under(6),
      I4 => \product_reg_n_0_[32]\,
      O => \product_1[32]_i_4_n_0\
    );
\product_1[33]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \product_1[34]_i_2_n_0\,
      I1 => \product_1[104]_i_3_n_0\,
      I2 => \product_1[33]_i_2_n_0\,
      I3 => \product_1[105]_i_2_n_0\,
      O => SHR(33)
    );
\product_1[33]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_1[39]_i_3_n_0\,
      I1 => \product_1[35]_i_3_n_0\,
      I2 => exponent_under(1),
      I3 => \product_1[37]_i_3_n_0\,
      I4 => exponent_under(2),
      I5 => \product_1[33]_i_3_n_0\,
      O => \product_1[33]_i_2_n_0\
    );
\product_1[33]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_1[57]_i_6_n_0\,
      I1 => \product_1[41]_i_4_n_0\,
      I2 => exponent_under(3),
      I3 => \product_1[49]_i_5_n_0\,
      I4 => exponent_under(4),
      I5 => \product_1[33]_i_4_n_0\,
      O => \product_1[33]_i_3_n_0\
    );
\product_1[33]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => sel0(12),
      I1 => exponent_under(5),
      I2 => sel0(44),
      I3 => exponent_under(6),
      I4 => \product_reg_n_0_[33]\,
      O => \product_1[33]_i_4_n_0\
    );
\product_1[34]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \product_1[35]_i_2_n_0\,
      I1 => \product_1[104]_i_3_n_0\,
      I2 => \product_1[34]_i_2_n_0\,
      I3 => \product_1[105]_i_2_n_0\,
      O => SHR(34)
    );
\product_1[34]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_1[40]_i_3_n_0\,
      I1 => \product_1[36]_i_3_n_0\,
      I2 => exponent_under(1),
      I3 => \product_1[38]_i_3_n_0\,
      I4 => exponent_under(2),
      I5 => \product_1[34]_i_3_n_0\,
      O => \product_1[34]_i_2_n_0\
    );
\product_1[34]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_1[42]_i_4_n_0\,
      I1 => \product_1[42]_i_5_n_0\,
      I2 => exponent_under(3),
      I3 => \product_1[50]_i_5_n_0\,
      I4 => exponent_under(4),
      I5 => \product_1[34]_i_4_n_0\,
      O => \product_1[34]_i_3_n_0\
    );
\product_1[34]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => sel0(13),
      I1 => exponent_under(5),
      I2 => sel0(45),
      I3 => exponent_under(6),
      I4 => \product_reg_n_0_[34]\,
      O => \product_1[34]_i_4_n_0\
    );
\product_1[35]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \product_1[36]_i_2_n_0\,
      I1 => \product_1[104]_i_3_n_0\,
      I2 => \product_1[35]_i_2_n_0\,
      I3 => \product_1[105]_i_2_n_0\,
      O => SHR(35)
    );
\product_1[35]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_1[41]_i_3_n_0\,
      I1 => \product_1[37]_i_3_n_0\,
      I2 => exponent_under(1),
      I3 => \product_1[39]_i_3_n_0\,
      I4 => exponent_under(2),
      I5 => \product_1[35]_i_3_n_0\,
      O => \product_1[35]_i_2_n_0\
    );
\product_1[35]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_1[43]_i_4_n_0\,
      I1 => \product_1[43]_i_5_n_0\,
      I2 => exponent_under(3),
      I3 => \product_1[51]_i_5_n_0\,
      I4 => exponent_under(4),
      I5 => \product_1[35]_i_4_n_0\,
      O => \product_1[35]_i_3_n_0\
    );
\product_1[35]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => sel0(14),
      I1 => exponent_under(5),
      I2 => sel0(46),
      I3 => exponent_under(6),
      I4 => \product_reg_n_0_[35]\,
      O => \product_1[35]_i_4_n_0\
    );
\product_1[36]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \product_1[37]_i_2_n_0\,
      I1 => \product_1[104]_i_3_n_0\,
      I2 => \product_1[36]_i_2_n_0\,
      I3 => \product_1[105]_i_2_n_0\,
      O => SHR(36)
    );
\product_1[36]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_1[42]_i_3_n_0\,
      I1 => \product_1[38]_i_3_n_0\,
      I2 => exponent_under(1),
      I3 => \product_1[40]_i_3_n_0\,
      I4 => exponent_under(2),
      I5 => \product_1[36]_i_3_n_0\,
      O => \product_1[36]_i_2_n_0\
    );
\product_1[36]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_1[44]_i_4_n_0\,
      I1 => \product_1[44]_i_5_n_0\,
      I2 => exponent_under(3),
      I3 => \product_1[52]_i_5_n_0\,
      I4 => exponent_under(4),
      I5 => \product_1[36]_i_4_n_0\,
      O => \product_1[36]_i_3_n_0\
    );
\product_1[36]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => sel0(15),
      I1 => exponent_under(5),
      I2 => sel0(47),
      I3 => exponent_under(6),
      I4 => \product_reg_n_0_[36]\,
      O => \product_1[36]_i_4_n_0\
    );
\product_1[37]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \product_1[38]_i_2_n_0\,
      I1 => \product_1[104]_i_3_n_0\,
      I2 => \product_1[37]_i_2_n_0\,
      I3 => \product_1[105]_i_2_n_0\,
      O => SHR(37)
    );
\product_1[37]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_1[43]_i_3_n_0\,
      I1 => \product_1[39]_i_3_n_0\,
      I2 => exponent_under(1),
      I3 => \product_1[41]_i_3_n_0\,
      I4 => exponent_under(2),
      I5 => \product_1[37]_i_3_n_0\,
      O => \product_1[37]_i_2_n_0\
    );
\product_1[37]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_1[45]_i_4_n_0\,
      I1 => \product_1[45]_i_5_n_0\,
      I2 => exponent_under(3),
      I3 => \product_1[53]_i_5_n_0\,
      I4 => exponent_under(4),
      I5 => \product_1[37]_i_4_n_0\,
      O => \product_1[37]_i_3_n_0\
    );
\product_1[37]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => sel0(16),
      I1 => exponent_under(5),
      I2 => sel0(48),
      I3 => exponent_under(6),
      I4 => \product_reg_n_0_[37]\,
      O => \product_1[37]_i_4_n_0\
    );
\product_1[38]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \product_1[39]_i_2_n_0\,
      I1 => \product_1[104]_i_3_n_0\,
      I2 => \product_1[38]_i_2_n_0\,
      I3 => \product_1[105]_i_2_n_0\,
      O => SHR(38)
    );
\product_1[38]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_1[44]_i_3_n_0\,
      I1 => \product_1[40]_i_3_n_0\,
      I2 => exponent_under(1),
      I3 => \product_1[42]_i_3_n_0\,
      I4 => exponent_under(2),
      I5 => \product_1[38]_i_3_n_0\,
      O => \product_1[38]_i_2_n_0\
    );
\product_1[38]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_1[46]_i_4_n_0\,
      I1 => \product_1[46]_i_5_n_0\,
      I2 => exponent_under(3),
      I3 => \product_1[54]_i_6_n_0\,
      I4 => exponent_under(4),
      I5 => \product_1[38]_i_4_n_0\,
      O => \product_1[38]_i_3_n_0\
    );
\product_1[38]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => sel0(17),
      I1 => exponent_under(5),
      I2 => sel0(49),
      I3 => exponent_under(6),
      I4 => \product_reg_n_0_[38]\,
      O => \product_1[38]_i_4_n_0\
    );
\product_1[39]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \product_1[40]_i_2_n_0\,
      I1 => \product_1[104]_i_3_n_0\,
      I2 => \product_1[39]_i_2_n_0\,
      I3 => \product_1[105]_i_2_n_0\,
      O => SHR(39)
    );
\product_1[39]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_1[45]_i_3_n_0\,
      I1 => \product_1[41]_i_3_n_0\,
      I2 => exponent_under(1),
      I3 => \product_1[43]_i_3_n_0\,
      I4 => exponent_under(2),
      I5 => \product_1[39]_i_3_n_0\,
      O => \product_1[39]_i_2_n_0\
    );
\product_1[39]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_1[47]_i_4_n_0\,
      I1 => \product_1[47]_i_5_n_0\,
      I2 => exponent_under(3),
      I3 => \product_1[55]_i_6_n_0\,
      I4 => exponent_under(4),
      I5 => \product_1[39]_i_4_n_0\,
      O => \product_1[39]_i_3_n_0\
    );
\product_1[39]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => sel0(18),
      I1 => exponent_under(5),
      I2 => sel0(50),
      I3 => exponent_under(6),
      I4 => \product_reg_n_0_[39]\,
      O => \product_1[39]_i_4_n_0\
    );
\product_1[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \product_1[4]_i_2_n_0\,
      I1 => \product_1[104]_i_3_n_0\,
      I2 => \product_1[3]_i_2_n_0\,
      I3 => \product_1[105]_i_2_n_0\,
      O => SHR(3)
    );
\product_1[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_1[9]_i_3_n_0\,
      I1 => \product_1[5]_i_3_n_0\,
      I2 => exponent_under(1),
      I3 => \product_1[7]_i_3_n_0\,
      I4 => exponent_under(2),
      I5 => \product_1[3]_i_3_n_0\,
      O => \product_1[3]_i_2_n_0\
    );
\product_1[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => \product_1[3]_i_4_n_0\,
      I1 => \product_1[19]_i_4_n_0\,
      I2 => exponent_under(3),
      I3 => \product_1[27]_i_4_n_0\,
      I4 => exponent_under(4),
      I5 => \product_1[11]_i_4_n_0\,
      O => \product_1[3]_i_3_n_0\
    );
\product_1[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => \product_reg_n_0_[3]\,
      I1 => sel0(14),
      I2 => exponent_under(5),
      I3 => sel0(46),
      I4 => exponent_under(6),
      I5 => \product_reg_n_0_[35]\,
      O => \product_1[3]_i_4_n_0\
    );
\product_1[40]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \product_1[41]_i_2_n_0\,
      I1 => \product_1[104]_i_3_n_0\,
      I2 => \product_1[40]_i_2_n_0\,
      I3 => \product_1[105]_i_2_n_0\,
      O => SHR(40)
    );
\product_1[40]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_1[46]_i_3_n_0\,
      I1 => \product_1[42]_i_3_n_0\,
      I2 => exponent_under(1),
      I3 => \product_1[44]_i_3_n_0\,
      I4 => exponent_under(2),
      I5 => \product_1[40]_i_3_n_0\,
      O => \product_1[40]_i_2_n_0\
    );
\product_1[40]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_1[48]_i_4_n_0\,
      I1 => \product_1[48]_i_5_n_0\,
      I2 => exponent_under(3),
      I3 => \product_1[56]_i_6_n_0\,
      I4 => exponent_under(4),
      I5 => \product_1[40]_i_4_n_0\,
      O => \product_1[40]_i_3_n_0\
    );
\product_1[40]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => sel0(19),
      I1 => exponent_under(5),
      I2 => sel0(51),
      I3 => exponent_under(6),
      I4 => \product_reg_n_0_[40]\,
      O => \product_1[40]_i_4_n_0\
    );
\product_1[41]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \product_1[42]_i_2_n_0\,
      I1 => \product_1[104]_i_3_n_0\,
      I2 => \product_1[41]_i_2_n_0\,
      I3 => \product_1[105]_i_2_n_0\,
      O => SHR(41)
    );
\product_1[41]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_1[47]_i_3_n_0\,
      I1 => \product_1[43]_i_3_n_0\,
      I2 => exponent_under(1),
      I3 => \product_1[45]_i_3_n_0\,
      I4 => exponent_under(2),
      I5 => \product_1[41]_i_3_n_0\,
      O => \product_1[41]_i_2_n_0\
    );
\product_1[41]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_1[49]_i_4_n_0\,
      I1 => \product_1[49]_i_5_n_0\,
      I2 => exponent_under(3),
      I3 => \product_1[57]_i_6_n_0\,
      I4 => exponent_under(4),
      I5 => \product_1[41]_i_4_n_0\,
      O => \product_1[41]_i_3_n_0\
    );
\product_1[41]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => sel0(20),
      I1 => exponent_under(5),
      I2 => sel0(52),
      I3 => exponent_under(6),
      I4 => \product_reg_n_0_[41]\,
      O => \product_1[41]_i_4_n_0\
    );
\product_1[42]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \product_1[43]_i_2_n_0\,
      I1 => \product_1[104]_i_3_n_0\,
      I2 => \product_1[42]_i_2_n_0\,
      I3 => \product_1[105]_i_2_n_0\,
      O => SHR(42)
    );
\product_1[42]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_1[48]_i_3_n_0\,
      I1 => \product_1[44]_i_3_n_0\,
      I2 => exponent_under(1),
      I3 => \product_1[46]_i_3_n_0\,
      I4 => exponent_under(2),
      I5 => \product_1[42]_i_3_n_0\,
      O => \product_1[42]_i_2_n_0\
    );
\product_1[42]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_1[50]_i_4_n_0\,
      I1 => \product_1[50]_i_5_n_0\,
      I2 => exponent_under(3),
      I3 => \product_1[42]_i_4_n_0\,
      I4 => exponent_under(4),
      I5 => \product_1[42]_i_5_n_0\,
      O => \product_1[42]_i_3_n_0\
    );
\product_1[42]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => sel0(37),
      I1 => sel0(5),
      I2 => exponent_under(5),
      I3 => exponent_under(6),
      O => \product_1[42]_i_4_n_0\
    );
\product_1[42]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => sel0(21),
      I1 => \product_reg_n_0_[42]\,
      I2 => exponent_under(5),
      I3 => exponent_under(6),
      O => \product_1[42]_i_5_n_0\
    );
\product_1[43]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \product_1[44]_i_2_n_0\,
      I1 => \product_1[104]_i_3_n_0\,
      I2 => \product_1[43]_i_2_n_0\,
      I3 => \product_1[105]_i_2_n_0\,
      O => SHR(43)
    );
\product_1[43]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_1[49]_i_3_n_0\,
      I1 => \product_1[45]_i_3_n_0\,
      I2 => exponent_under(1),
      I3 => \product_1[47]_i_3_n_0\,
      I4 => exponent_under(2),
      I5 => \product_1[43]_i_3_n_0\,
      O => \product_1[43]_i_2_n_0\
    );
\product_1[43]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_1[51]_i_4_n_0\,
      I1 => \product_1[51]_i_5_n_0\,
      I2 => exponent_under(3),
      I3 => \product_1[43]_i_4_n_0\,
      I4 => exponent_under(4),
      I5 => \product_1[43]_i_5_n_0\,
      O => \product_1[43]_i_3_n_0\
    );
\product_1[43]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => sel0(38),
      I1 => sel0(6),
      I2 => exponent_under(5),
      I3 => exponent_under(6),
      O => \product_1[43]_i_4_n_0\
    );
\product_1[43]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => sel0(22),
      I1 => \product_reg_n_0_[43]\,
      I2 => exponent_under(5),
      I3 => exponent_under(6),
      O => \product_1[43]_i_5_n_0\
    );
\product_1[44]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \product_1[45]_i_2_n_0\,
      I1 => \product_1[104]_i_3_n_0\,
      I2 => \product_1[44]_i_2_n_0\,
      I3 => \product_1[105]_i_2_n_0\,
      O => SHR(44)
    );
\product_1[44]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_1[50]_i_3_n_0\,
      I1 => \product_1[46]_i_3_n_0\,
      I2 => exponent_under(1),
      I3 => \product_1[48]_i_3_n_0\,
      I4 => exponent_under(2),
      I5 => \product_1[44]_i_3_n_0\,
      O => \product_1[44]_i_2_n_0\
    );
\product_1[44]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_1[52]_i_4_n_0\,
      I1 => \product_1[52]_i_5_n_0\,
      I2 => exponent_under(3),
      I3 => \product_1[44]_i_4_n_0\,
      I4 => exponent_under(4),
      I5 => \product_1[44]_i_5_n_0\,
      O => \product_1[44]_i_3_n_0\
    );
\product_1[44]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => sel0(39),
      I1 => sel0(7),
      I2 => exponent_under(5),
      I3 => exponent_under(6),
      O => \product_1[44]_i_4_n_0\
    );
\product_1[44]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => sel0(23),
      I1 => \product_reg_n_0_[44]\,
      I2 => exponent_under(5),
      I3 => exponent_under(6),
      O => \product_1[44]_i_5_n_0\
    );
\product_1[45]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \product_1[46]_i_2_n_0\,
      I1 => \product_1[104]_i_3_n_0\,
      I2 => \product_1[45]_i_2_n_0\,
      I3 => \product_1[105]_i_2_n_0\,
      O => SHR(45)
    );
\product_1[45]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_1[51]_i_3_n_0\,
      I1 => \product_1[47]_i_3_n_0\,
      I2 => exponent_under(1),
      I3 => \product_1[49]_i_3_n_0\,
      I4 => exponent_under(2),
      I5 => \product_1[45]_i_3_n_0\,
      O => \product_1[45]_i_2_n_0\
    );
\product_1[45]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_1[53]_i_4_n_0\,
      I1 => \product_1[53]_i_5_n_0\,
      I2 => exponent_under(3),
      I3 => \product_1[45]_i_4_n_0\,
      I4 => exponent_under(4),
      I5 => \product_1[45]_i_5_n_0\,
      O => \product_1[45]_i_3_n_0\
    );
\product_1[45]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => sel0(40),
      I1 => sel0(8),
      I2 => exponent_under(5),
      I3 => exponent_under(6),
      O => \product_1[45]_i_4_n_0\
    );
\product_1[45]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => sel0(24),
      I1 => \product_reg_n_0_[45]\,
      I2 => exponent_under(5),
      I3 => exponent_under(6),
      O => \product_1[45]_i_5_n_0\
    );
\product_1[46]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \product_1[47]_i_2_n_0\,
      I1 => \product_1[104]_i_3_n_0\,
      I2 => \product_1[46]_i_2_n_0\,
      I3 => \product_1[105]_i_2_n_0\,
      O => SHR(46)
    );
\product_1[46]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_1[52]_i_3_n_0\,
      I1 => \product_1[48]_i_3_n_0\,
      I2 => exponent_under(1),
      I3 => \product_1[50]_i_3_n_0\,
      I4 => exponent_under(2),
      I5 => \product_1[46]_i_3_n_0\,
      O => \product_1[46]_i_2_n_0\
    );
\product_1[46]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_1[54]_i_5_n_0\,
      I1 => \product_1[54]_i_6_n_0\,
      I2 => exponent_under(3),
      I3 => \product_1[46]_i_4_n_0\,
      I4 => exponent_under(4),
      I5 => \product_1[46]_i_5_n_0\,
      O => \product_1[46]_i_3_n_0\
    );
\product_1[46]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => sel0(41),
      I1 => sel0(9),
      I2 => exponent_under(5),
      I3 => exponent_under(6),
      O => \product_1[46]_i_4_n_0\
    );
\product_1[46]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => sel0(25),
      I1 => \product_reg_n_0_[46]\,
      I2 => exponent_under(5),
      I3 => exponent_under(6),
      O => \product_1[46]_i_5_n_0\
    );
\product_1[47]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \product_1[48]_i_2_n_0\,
      I1 => \product_1[104]_i_3_n_0\,
      I2 => \product_1[47]_i_2_n_0\,
      I3 => \product_1[105]_i_2_n_0\,
      O => SHR(47)
    );
\product_1[47]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_1[53]_i_3_n_0\,
      I1 => \product_1[49]_i_3_n_0\,
      I2 => exponent_under(1),
      I3 => \product_1[51]_i_3_n_0\,
      I4 => exponent_under(2),
      I5 => \product_1[47]_i_3_n_0\,
      O => \product_1[47]_i_2_n_0\
    );
\product_1[47]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_1[55]_i_5_n_0\,
      I1 => \product_1[55]_i_6_n_0\,
      I2 => exponent_under(3),
      I3 => \product_1[47]_i_4_n_0\,
      I4 => exponent_under(4),
      I5 => \product_1[47]_i_5_n_0\,
      O => \product_1[47]_i_3_n_0\
    );
\product_1[47]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => sel0(42),
      I1 => sel0(10),
      I2 => exponent_under(5),
      I3 => exponent_under(6),
      O => \product_1[47]_i_4_n_0\
    );
\product_1[47]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => sel0(26),
      I1 => \product_reg_n_0_[47]\,
      I2 => exponent_under(5),
      I3 => exponent_under(6),
      O => \product_1[47]_i_5_n_0\
    );
\product_1[48]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \product_1[49]_i_2_n_0\,
      I1 => \product_1[104]_i_3_n_0\,
      I2 => \product_1[48]_i_2_n_0\,
      I3 => \product_1[105]_i_2_n_0\,
      O => SHR(48)
    );
\product_1[48]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_1[54]_i_4_n_0\,
      I1 => \product_1[50]_i_3_n_0\,
      I2 => exponent_under(1),
      I3 => \product_1[52]_i_3_n_0\,
      I4 => exponent_under(2),
      I5 => \product_1[48]_i_3_n_0\,
      O => \product_1[48]_i_2_n_0\
    );
\product_1[48]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_1[56]_i_5_n_0\,
      I1 => \product_1[56]_i_6_n_0\,
      I2 => exponent_under(3),
      I3 => \product_1[48]_i_4_n_0\,
      I4 => exponent_under(4),
      I5 => \product_1[48]_i_5_n_0\,
      O => \product_1[48]_i_3_n_0\
    );
\product_1[48]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => sel0(43),
      I1 => sel0(11),
      I2 => exponent_under(5),
      I3 => exponent_under(6),
      O => \product_1[48]_i_4_n_0\
    );
\product_1[48]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => sel0(27),
      I1 => \product_reg_n_0_[48]\,
      I2 => exponent_under(5),
      I3 => exponent_under(6),
      O => \product_1[48]_i_5_n_0\
    );
\product_1[49]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \product_1[50]_i_2_n_0\,
      I1 => \product_1[104]_i_3_n_0\,
      I2 => \product_1[49]_i_2_n_0\,
      I3 => \product_1[105]_i_2_n_0\,
      O => SHR(49)
    );
\product_1[49]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_1[55]_i_4_n_0\,
      I1 => \product_1[51]_i_3_n_0\,
      I2 => exponent_under(1),
      I3 => \product_1[53]_i_3_n_0\,
      I4 => exponent_under(2),
      I5 => \product_1[49]_i_3_n_0\,
      O => \product_1[49]_i_2_n_0\
    );
\product_1[49]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_1[57]_i_5_n_0\,
      I1 => \product_1[57]_i_6_n_0\,
      I2 => exponent_under(3),
      I3 => \product_1[49]_i_4_n_0\,
      I4 => exponent_under(4),
      I5 => \product_1[49]_i_5_n_0\,
      O => \product_1[49]_i_3_n_0\
    );
\product_1[49]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => sel0(44),
      I1 => sel0(12),
      I2 => exponent_under(5),
      I3 => exponent_under(6),
      O => \product_1[49]_i_4_n_0\
    );
\product_1[49]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => sel0(28),
      I1 => \product_reg_n_0_[49]\,
      I2 => exponent_under(5),
      I3 => exponent_under(6),
      O => \product_1[49]_i_5_n_0\
    );
\product_1[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \product_1[5]_i_2_n_0\,
      I1 => \product_1[104]_i_3_n_0\,
      I2 => \product_1[4]_i_2_n_0\,
      I3 => \product_1[105]_i_2_n_0\,
      O => SHR(4)
    );
\product_1[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_1[10]_i_3_n_0\,
      I1 => \product_1[6]_i_3_n_0\,
      I2 => exponent_under(1),
      I3 => \product_1[8]_i_3_n_0\,
      I4 => exponent_under(2),
      I5 => \product_1[4]_i_3_n_0\,
      O => \product_1[4]_i_2_n_0\
    );
\product_1[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => \product_1[4]_i_4_n_0\,
      I1 => \product_1[20]_i_4_n_0\,
      I2 => exponent_under(3),
      I3 => \product_1[28]_i_4_n_0\,
      I4 => exponent_under(4),
      I5 => \product_1[12]_i_4_n_0\,
      O => \product_1[4]_i_3_n_0\
    );
\product_1[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => \product_reg_n_0_[4]\,
      I1 => sel0(15),
      I2 => exponent_under(5),
      I3 => sel0(47),
      I4 => exponent_under(6),
      I5 => \product_reg_n_0_[36]\,
      O => \product_1[4]_i_4_n_0\
    );
\product_1[50]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \product_1[51]_i_2_n_0\,
      I1 => \product_1[104]_i_3_n_0\,
      I2 => \product_1[50]_i_2_n_0\,
      I3 => \product_1[105]_i_2_n_0\,
      O => SHR(50)
    );
\product_1[50]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_1[56]_i_4_n_0\,
      I1 => \product_1[52]_i_3_n_0\,
      I2 => exponent_under(1),
      I3 => \product_1[54]_i_4_n_0\,
      I4 => exponent_under(2),
      I5 => \product_1[50]_i_3_n_0\,
      O => \product_1[50]_i_2_n_0\
    );
\product_1[50]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \product_1[58]_i_3_n_0\,
      I1 => exponent_under(3),
      I2 => \product_1[50]_i_4_n_0\,
      I3 => exponent_under(4),
      I4 => \product_1[50]_i_5_n_0\,
      O => \product_1[50]_i_3_n_0\
    );
\product_1[50]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => sel0(45),
      I1 => sel0(13),
      I2 => exponent_under(5),
      I3 => exponent_under(6),
      O => \product_1[50]_i_4_n_0\
    );
\product_1[50]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => sel0(29),
      I1 => \product_reg_n_0_[50]\,
      I2 => exponent_under(5),
      I3 => exponent_under(6),
      O => \product_1[50]_i_5_n_0\
    );
\product_1[51]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \product_1[52]_i_2_n_0\,
      I1 => \product_1[104]_i_3_n_0\,
      I2 => \product_1[51]_i_2_n_0\,
      I3 => \product_1[105]_i_2_n_0\,
      O => SHR(51)
    );
\product_1[51]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_1[57]_i_4_n_0\,
      I1 => \product_1[53]_i_3_n_0\,
      I2 => exponent_under(1),
      I3 => \product_1[55]_i_4_n_0\,
      I4 => exponent_under(2),
      I5 => \product_1[51]_i_3_n_0\,
      O => \product_1[51]_i_2_n_0\
    );
\product_1[51]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \product_1[59]_i_4_n_0\,
      I1 => exponent_under(3),
      I2 => \product_1[51]_i_4_n_0\,
      I3 => exponent_under(4),
      I4 => \product_1[51]_i_5_n_0\,
      O => \product_1[51]_i_3_n_0\
    );
\product_1[51]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => sel0(46),
      I1 => sel0(14),
      I2 => exponent_under(5),
      I3 => exponent_under(6),
      O => \product_1[51]_i_4_n_0\
    );
\product_1[51]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => sel0(30),
      I1 => \product_reg_n_0_[51]\,
      I2 => exponent_under(5),
      I3 => exponent_under(6),
      O => \product_1[51]_i_5_n_0\
    );
\product_1[52]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \product_1[53]_i_2_n_0\,
      I1 => \product_1[104]_i_3_n_0\,
      I2 => \product_1[52]_i_2_n_0\,
      I3 => \product_1[105]_i_2_n_0\,
      O => SHR(52)
    );
\product_1[52]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_1[54]_i_3_n_0\,
      I1 => \product_1[54]_i_4_n_0\,
      I2 => exponent_under(1),
      I3 => \product_1[56]_i_4_n_0\,
      I4 => exponent_under(2),
      I5 => \product_1[52]_i_3_n_0\,
      O => \product_1[52]_i_2_n_0\
    );
\product_1[52]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \product_1[60]_i_3_n_0\,
      I1 => exponent_under(3),
      I2 => \product_1[52]_i_4_n_0\,
      I3 => exponent_under(4),
      I4 => \product_1[52]_i_5_n_0\,
      O => \product_1[52]_i_3_n_0\
    );
\product_1[52]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => sel0(47),
      I1 => sel0(15),
      I2 => exponent_under(5),
      I3 => exponent_under(6),
      O => \product_1[52]_i_4_n_0\
    );
\product_1[52]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => sel0(31),
      I1 => \product_reg_n_0_[52]\,
      I2 => exponent_under(5),
      I3 => exponent_under(6),
      O => \product_1[52]_i_5_n_0\
    );
\product_1[53]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \product_1[54]_i_2_n_0\,
      I1 => \product_1[104]_i_3_n_0\,
      I2 => \product_1[53]_i_2_n_0\,
      I3 => \product_1[105]_i_2_n_0\,
      O => SHR(53)
    );
\product_1[53]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_1[55]_i_3_n_0\,
      I1 => \product_1[55]_i_4_n_0\,
      I2 => exponent_under(1),
      I3 => \product_1[57]_i_4_n_0\,
      I4 => exponent_under(2),
      I5 => \product_1[53]_i_3_n_0\,
      O => \product_1[53]_i_2_n_0\
    );
\product_1[53]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \product_1[61]_i_4_n_0\,
      I1 => exponent_under(3),
      I2 => \product_1[53]_i_4_n_0\,
      I3 => exponent_under(4),
      I4 => \product_1[53]_i_5_n_0\,
      O => \product_1[53]_i_3_n_0\
    );
\product_1[53]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => sel0(48),
      I1 => sel0(16),
      I2 => exponent_under(5),
      I3 => exponent_under(6),
      O => \product_1[53]_i_4_n_0\
    );
\product_1[53]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => sel0(32),
      I1 => sel0(0),
      I2 => exponent_under(5),
      I3 => exponent_under(6),
      O => \product_1[53]_i_5_n_0\
    );
\product_1[54]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \product_1[55]_i_2_n_0\,
      I1 => \product_1[104]_i_3_n_0\,
      I2 => \product_1[54]_i_2_n_0\,
      I3 => \product_1[105]_i_2_n_0\,
      O => SHR(54)
    );
\product_1[54]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_1[56]_i_3_n_0\,
      I1 => \product_1[56]_i_4_n_0\,
      I2 => exponent_under(1),
      I3 => \product_1[54]_i_3_n_0\,
      I4 => exponent_under(2),
      I5 => \product_1[54]_i_4_n_0\,
      O => \product_1[54]_i_2_n_0\
    );
\product_1[54]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \product_1[66]_i_3_n_0\,
      I1 => exponent_under(3),
      I2 => \product_1[58]_i_3_n_0\,
      O => \product_1[54]_i_3_n_0\
    );
\product_1[54]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \product_1[62]_i_3_n_0\,
      I1 => exponent_under(3),
      I2 => \product_1[54]_i_5_n_0\,
      I3 => exponent_under(4),
      I4 => \product_1[54]_i_6_n_0\,
      O => \product_1[54]_i_4_n_0\
    );
\product_1[54]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => sel0(49),
      I1 => sel0(17),
      I2 => exponent_under(5),
      I3 => exponent_under(6),
      O => \product_1[54]_i_5_n_0\
    );
\product_1[54]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => sel0(33),
      I1 => sel0(1),
      I2 => exponent_under(5),
      I3 => exponent_under(6),
      O => \product_1[54]_i_6_n_0\
    );
\product_1[55]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \product_1[56]_i_2_n_0\,
      I1 => \product_1[104]_i_3_n_0\,
      I2 => \product_1[55]_i_2_n_0\,
      I3 => \product_1[105]_i_2_n_0\,
      O => SHR(55)
    );
\product_1[55]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_1[57]_i_3_n_0\,
      I1 => \product_1[57]_i_4_n_0\,
      I2 => exponent_under(1),
      I3 => \product_1[55]_i_3_n_0\,
      I4 => exponent_under(2),
      I5 => \product_1[55]_i_4_n_0\,
      O => \product_1[55]_i_2_n_0\
    );
\product_1[55]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \product_1[67]_i_4_n_0\,
      I1 => exponent_under(3),
      I2 => \product_1[59]_i_4_n_0\,
      O => \product_1[55]_i_3_n_0\
    );
\product_1[55]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \product_1[63]_i_4_n_0\,
      I1 => exponent_under(3),
      I2 => \product_1[55]_i_5_n_0\,
      I3 => exponent_under(4),
      I4 => \product_1[55]_i_6_n_0\,
      O => \product_1[55]_i_4_n_0\
    );
\product_1[55]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => sel0(50),
      I1 => sel0(18),
      I2 => exponent_under(5),
      I3 => exponent_under(6),
      O => \product_1[55]_i_5_n_0\
    );
\product_1[55]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => sel0(34),
      I1 => sel0(2),
      I2 => exponent_under(5),
      I3 => exponent_under(6),
      O => \product_1[55]_i_6_n_0\
    );
\product_1[56]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \product_1[57]_i_2_n_0\,
      I1 => \product_1[104]_i_3_n_0\,
      I2 => \product_1[56]_i_2_n_0\,
      I3 => \product_1[105]_i_2_n_0\,
      O => SHR(56)
    );
\product_1[56]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \product_1[58]_i_2_n_0\,
      I1 => exponent_under(1),
      I2 => \product_1[56]_i_3_n_0\,
      I3 => exponent_under(2),
      I4 => \product_1[56]_i_4_n_0\,
      O => \product_1[56]_i_2_n_0\
    );
\product_1[56]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \product_1[68]_i_3_n_0\,
      I1 => exponent_under(3),
      I2 => \product_1[60]_i_3_n_0\,
      O => \product_1[56]_i_3_n_0\
    );
\product_1[56]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \product_1[64]_i_3_n_0\,
      I1 => exponent_under(3),
      I2 => \product_1[56]_i_5_n_0\,
      I3 => exponent_under(4),
      I4 => \product_1[56]_i_6_n_0\,
      O => \product_1[56]_i_4_n_0\
    );
\product_1[56]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => sel0(51),
      I1 => sel0(19),
      I2 => exponent_under(5),
      I3 => exponent_under(6),
      O => \product_1[56]_i_5_n_0\
    );
\product_1[56]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => sel0(35),
      I1 => sel0(3),
      I2 => exponent_under(5),
      I3 => exponent_under(6),
      O => \product_1[56]_i_6_n_0\
    );
\product_1[57]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB800B800B800"
    )
        port map (
      I0 => \product_1[60]_i_2_n_0\,
      I1 => exponent_under(1),
      I2 => \product_1[58]_i_2_n_0\,
      I3 => \product_1[104]_i_3_n_0\,
      I4 => \product_1[57]_i_2_n_0\,
      I5 => \product_1[105]_i_2_n_0\,
      O => SHR(57)
    );
\product_1[57]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \product_1[59]_i_3_n_0\,
      I1 => exponent_under(1),
      I2 => \product_1[57]_i_3_n_0\,
      I3 => exponent_under(2),
      I4 => \product_1[57]_i_4_n_0\,
      O => \product_1[57]_i_2_n_0\
    );
\product_1[57]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \product_1[69]_i_4_n_0\,
      I1 => exponent_under(3),
      I2 => \product_1[61]_i_4_n_0\,
      O => \product_1[57]_i_3_n_0\
    );
\product_1[57]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \product_1[65]_i_4_n_0\,
      I1 => exponent_under(3),
      I2 => \product_1[57]_i_5_n_0\,
      I3 => exponent_under(4),
      I4 => \product_1[57]_i_6_n_0\,
      O => \product_1[57]_i_4_n_0\
    );
\product_1[57]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => sel0(52),
      I1 => sel0(20),
      I2 => exponent_under(5),
      I3 => exponent_under(6),
      O => \product_1[57]_i_5_n_0\
    );
\product_1[57]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => sel0(36),
      I1 => sel0(4),
      I2 => exponent_under(5),
      I3 => exponent_under(6),
      O => \product_1[57]_i_6_n_0\
    );
\product_1[58]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8B8B8FF000000"
    )
        port map (
      I0 => \product_1[60]_i_2_n_0\,
      I1 => exponent_under(1),
      I2 => \product_1[58]_i_2_n_0\,
      I3 => \product_1[59]_i_2_n_0\,
      I4 => \product_1[104]_i_3_n_0\,
      I5 => \product_1[105]_i_2_n_0\,
      O => SHR(58)
    );
\product_1[58]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_1[70]_i_3_n_0\,
      I1 => \product_1[62]_i_3_n_0\,
      I2 => exponent_under(2),
      I3 => \product_1[66]_i_3_n_0\,
      I4 => exponent_under(3),
      I5 => \product_1[58]_i_3_n_0\,
      O => \product_1[58]_i_2_n_0\
    );
\product_1[58]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000003030BB88"
    )
        port map (
      I0 => sel0(21),
      I1 => exponent_under(4),
      I2 => sel0(37),
      I3 => sel0(5),
      I4 => exponent_under(5),
      I5 => exponent_under(6),
      O => \product_1[58]_i_3_n_0\
    );
\product_1[59]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB800B800B800"
    )
        port map (
      I0 => \product_1[62]_i_2_n_0\,
      I1 => exponent_under(1),
      I2 => \product_1[60]_i_2_n_0\,
      I3 => \product_1[104]_i_3_n_0\,
      I4 => \product_1[59]_i_2_n_0\,
      I5 => \product_1[105]_i_2_n_0\,
      O => SHR(59)
    );
\product_1[59]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \product_1[61]_i_3_n_0\,
      I1 => exponent_under(1),
      I2 => \product_1[59]_i_3_n_0\,
      O => \product_1[59]_i_2_n_0\
    );
\product_1[59]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_1[71]_i_4_n_0\,
      I1 => \product_1[63]_i_4_n_0\,
      I2 => exponent_under(2),
      I3 => \product_1[67]_i_4_n_0\,
      I4 => exponent_under(3),
      I5 => \product_1[59]_i_4_n_0\,
      O => \product_1[59]_i_3_n_0\
    );
\product_1[59]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000003030BB88"
    )
        port map (
      I0 => sel0(22),
      I1 => exponent_under(4),
      I2 => sel0(38),
      I3 => sel0(6),
      I4 => exponent_under(5),
      I5 => exponent_under(6),
      O => \product_1[59]_i_4_n_0\
    );
\product_1[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \product_1[6]_i_2_n_0\,
      I1 => \product_1[104]_i_3_n_0\,
      I2 => \product_1[5]_i_2_n_0\,
      I3 => \product_1[105]_i_2_n_0\,
      O => SHR(5)
    );
\product_1[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_1[11]_i_3_n_0\,
      I1 => \product_1[7]_i_3_n_0\,
      I2 => exponent_under(1),
      I3 => \product_1[9]_i_3_n_0\,
      I4 => exponent_under(2),
      I5 => \product_1[5]_i_3_n_0\,
      O => \product_1[5]_i_2_n_0\
    );
\product_1[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => \product_1[5]_i_4_n_0\,
      I1 => \product_1[21]_i_4_n_0\,
      I2 => exponent_under(3),
      I3 => \product_1[29]_i_4_n_0\,
      I4 => exponent_under(4),
      I5 => \product_1[13]_i_4_n_0\,
      O => \product_1[5]_i_3_n_0\
    );
\product_1[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => \product_reg_n_0_[5]\,
      I1 => sel0(16),
      I2 => exponent_under(5),
      I3 => sel0(48),
      I4 => exponent_under(6),
      I5 => \product_reg_n_0_[37]\,
      O => \product_1[5]_i_4_n_0\
    );
\product_1[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8B8B8FF000000"
    )
        port map (
      I0 => \product_1[62]_i_2_n_0\,
      I1 => exponent_under(1),
      I2 => \product_1[60]_i_2_n_0\,
      I3 => \product_1[61]_i_2_n_0\,
      I4 => \product_1[104]_i_3_n_0\,
      I5 => \product_1[105]_i_2_n_0\,
      O => SHR(60)
    );
\product_1[60]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_1[72]_i_3_n_0\,
      I1 => \product_1[64]_i_3_n_0\,
      I2 => exponent_under(2),
      I3 => \product_1[68]_i_3_n_0\,
      I4 => exponent_under(3),
      I5 => \product_1[60]_i_3_n_0\,
      O => \product_1[60]_i_2_n_0\
    );
\product_1[60]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000003030BB88"
    )
        port map (
      I0 => sel0(23),
      I1 => exponent_under(4),
      I2 => sel0(39),
      I3 => sel0(7),
      I4 => exponent_under(5),
      I5 => exponent_under(6),
      O => \product_1[60]_i_3_n_0\
    );
\product_1[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB800B800B800"
    )
        port map (
      I0 => \product_1[64]_i_2_n_0\,
      I1 => exponent_under(1),
      I2 => \product_1[62]_i_2_n_0\,
      I3 => \product_1[104]_i_3_n_0\,
      I4 => \product_1[61]_i_2_n_0\,
      I5 => \product_1[105]_i_2_n_0\,
      O => SHR(61)
    );
\product_1[61]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \product_1[63]_i_3_n_0\,
      I1 => exponent_under(1),
      I2 => \product_1[61]_i_3_n_0\,
      O => \product_1[61]_i_2_n_0\
    );
\product_1[61]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_1[73]_i_4_n_0\,
      I1 => \product_1[65]_i_4_n_0\,
      I2 => exponent_under(2),
      I3 => \product_1[69]_i_4_n_0\,
      I4 => exponent_under(3),
      I5 => \product_1[61]_i_4_n_0\,
      O => \product_1[61]_i_3_n_0\
    );
\product_1[61]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000003030BB88"
    )
        port map (
      I0 => sel0(24),
      I1 => exponent_under(4),
      I2 => sel0(40),
      I3 => sel0(8),
      I4 => exponent_under(5),
      I5 => exponent_under(6),
      O => \product_1[61]_i_4_n_0\
    );
\product_1[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8B8B8FF000000"
    )
        port map (
      I0 => \product_1[64]_i_2_n_0\,
      I1 => exponent_under(1),
      I2 => \product_1[62]_i_2_n_0\,
      I3 => \product_1[63]_i_2_n_0\,
      I4 => \product_1[104]_i_3_n_0\,
      I5 => \product_1[105]_i_2_n_0\,
      O => SHR(62)
    );
\product_1[62]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_1[74]_i_11_n_0\,
      I1 => \product_1[66]_i_3_n_0\,
      I2 => exponent_under(2),
      I3 => \product_1[70]_i_3_n_0\,
      I4 => exponent_under(3),
      I5 => \product_1[62]_i_3_n_0\,
      O => \product_1[62]_i_2_n_0\
    );
\product_1[62]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000003030BB88"
    )
        port map (
      I0 => sel0(25),
      I1 => exponent_under(4),
      I2 => sel0(41),
      I3 => sel0(9),
      I4 => exponent_under(5),
      I5 => exponent_under(6),
      O => \product_1[62]_i_3_n_0\
    );
\product_1[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB800B800B800"
    )
        port map (
      I0 => \product_1[66]_i_2_n_0\,
      I1 => exponent_under(1),
      I2 => \product_1[64]_i_2_n_0\,
      I3 => \product_1[104]_i_3_n_0\,
      I4 => \product_1[63]_i_2_n_0\,
      I5 => \product_1[105]_i_2_n_0\,
      O => SHR(63)
    );
\product_1[63]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \product_1[65]_i_3_n_0\,
      I1 => exponent_under(1),
      I2 => \product_1[63]_i_3_n_0\,
      O => \product_1[63]_i_2_n_0\
    );
\product_1[63]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_1[75]_i_6_n_0\,
      I1 => \product_1[67]_i_4_n_0\,
      I2 => exponent_under(2),
      I3 => \product_1[71]_i_4_n_0\,
      I4 => exponent_under(3),
      I5 => \product_1[63]_i_4_n_0\,
      O => \product_1[63]_i_3_n_0\
    );
\product_1[63]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000003030BB88"
    )
        port map (
      I0 => sel0(26),
      I1 => exponent_under(4),
      I2 => sel0(42),
      I3 => sel0(10),
      I4 => exponent_under(5),
      I5 => exponent_under(6),
      O => \product_1[63]_i_4_n_0\
    );
\product_1[64]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8B8B8FF000000"
    )
        port map (
      I0 => \product_1[66]_i_2_n_0\,
      I1 => exponent_under(1),
      I2 => \product_1[64]_i_2_n_0\,
      I3 => \product_1[65]_i_2_n_0\,
      I4 => \product_1[104]_i_3_n_0\,
      I5 => \product_1[105]_i_2_n_0\,
      O => SHR(64)
    );
\product_1[64]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_1[74]_i_7_n_0\,
      I1 => \product_1[68]_i_3_n_0\,
      I2 => exponent_under(2),
      I3 => \product_1[72]_i_3_n_0\,
      I4 => exponent_under(3),
      I5 => \product_1[64]_i_3_n_0\,
      O => \product_1[64]_i_2_n_0\
    );
\product_1[64]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000003030BB88"
    )
        port map (
      I0 => sel0(27),
      I1 => exponent_under(4),
      I2 => sel0(43),
      I3 => sel0(11),
      I4 => exponent_under(5),
      I5 => exponent_under(6),
      O => \product_1[64]_i_3_n_0\
    );
\product_1[65]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB800B800B800"
    )
        port map (
      I0 => \product_1[68]_i_2_n_0\,
      I1 => exponent_under(1),
      I2 => \product_1[66]_i_2_n_0\,
      I3 => \product_1[104]_i_3_n_0\,
      I4 => \product_1[65]_i_2_n_0\,
      I5 => \product_1[105]_i_2_n_0\,
      O => SHR(65)
    );
\product_1[65]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \product_1[67]_i_3_n_0\,
      I1 => exponent_under(1),
      I2 => \product_1[65]_i_3_n_0\,
      O => \product_1[65]_i_2_n_0\
    );
\product_1[65]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_1[77]_i_6_n_0\,
      I1 => \product_1[69]_i_4_n_0\,
      I2 => exponent_under(2),
      I3 => \product_1[73]_i_4_n_0\,
      I4 => exponent_under(3),
      I5 => \product_1[65]_i_4_n_0\,
      O => \product_1[65]_i_3_n_0\
    );
\product_1[65]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000003030BB88"
    )
        port map (
      I0 => sel0(28),
      I1 => exponent_under(4),
      I2 => sel0(44),
      I3 => sel0(12),
      I4 => exponent_under(5),
      I5 => exponent_under(6),
      O => \product_1[65]_i_4_n_0\
    );
\product_1[66]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8B8B8FF000000"
    )
        port map (
      I0 => \product_1[68]_i_2_n_0\,
      I1 => exponent_under(1),
      I2 => \product_1[66]_i_2_n_0\,
      I3 => \product_1[67]_i_2_n_0\,
      I4 => \product_1[104]_i_3_n_0\,
      I5 => \product_1[105]_i_2_n_0\,
      O => SHR(66)
    );
\product_1[66]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_1[74]_i_9_n_0\,
      I1 => \product_1[70]_i_3_n_0\,
      I2 => exponent_under(2),
      I3 => \product_1[74]_i_11_n_0\,
      I4 => exponent_under(3),
      I5 => \product_1[66]_i_3_n_0\,
      O => \product_1[66]_i_2_n_0\
    );
\product_1[66]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000003030BB88"
    )
        port map (
      I0 => sel0(29),
      I1 => exponent_under(4),
      I2 => sel0(45),
      I3 => sel0(13),
      I4 => exponent_under(5),
      I5 => exponent_under(6),
      O => \product_1[66]_i_3_n_0\
    );
\product_1[67]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB800B800B800"
    )
        port map (
      I0 => \product_1[70]_i_2_n_0\,
      I1 => exponent_under(1),
      I2 => \product_1[68]_i_2_n_0\,
      I3 => \product_1[104]_i_3_n_0\,
      I4 => \product_1[67]_i_2_n_0\,
      I5 => \product_1[105]_i_2_n_0\,
      O => SHR(67)
    );
\product_1[67]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \product_1[69]_i_3_n_0\,
      I1 => exponent_under(1),
      I2 => \product_1[67]_i_3_n_0\,
      O => \product_1[67]_i_2_n_0\
    );
\product_1[67]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_1[79]_i_4_n_0\,
      I1 => \product_1[71]_i_4_n_0\,
      I2 => exponent_under(2),
      I3 => \product_1[75]_i_6_n_0\,
      I4 => exponent_under(3),
      I5 => \product_1[67]_i_4_n_0\,
      O => \product_1[67]_i_3_n_0\
    );
\product_1[67]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000003030BB88"
    )
        port map (
      I0 => sel0(30),
      I1 => exponent_under(4),
      I2 => sel0(46),
      I3 => sel0(14),
      I4 => exponent_under(5),
      I5 => exponent_under(6),
      O => \product_1[67]_i_4_n_0\
    );
\product_1[68]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8B8B8FF000000"
    )
        port map (
      I0 => \product_1[70]_i_2_n_0\,
      I1 => exponent_under(1),
      I2 => \product_1[68]_i_2_n_0\,
      I3 => \product_1[69]_i_2_n_0\,
      I4 => \product_1[104]_i_3_n_0\,
      I5 => \product_1[105]_i_2_n_0\,
      O => SHR(68)
    );
\product_1[68]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_1[74]_i_5_n_0\,
      I1 => \product_1[72]_i_3_n_0\,
      I2 => exponent_under(2),
      I3 => \product_1[74]_i_7_n_0\,
      I4 => exponent_under(3),
      I5 => \product_1[68]_i_3_n_0\,
      O => \product_1[68]_i_2_n_0\
    );
\product_1[68]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000003030BB88"
    )
        port map (
      I0 => sel0(31),
      I1 => exponent_under(4),
      I2 => sel0(47),
      I3 => sel0(15),
      I4 => exponent_under(5),
      I5 => exponent_under(6),
      O => \product_1[68]_i_3_n_0\
    );
\product_1[69]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB800B800B800"
    )
        port map (
      I0 => \product_1[72]_i_2_n_0\,
      I1 => exponent_under(1),
      I2 => \product_1[70]_i_2_n_0\,
      I3 => \product_1[104]_i_3_n_0\,
      I4 => \product_1[69]_i_2_n_0\,
      I5 => \product_1[105]_i_2_n_0\,
      O => SHR(69)
    );
\product_1[69]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \product_1[71]_i_3_n_0\,
      I1 => exponent_under(1),
      I2 => \product_1[69]_i_3_n_0\,
      O => \product_1[69]_i_2_n_0\
    );
\product_1[69]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_1[81]_i_4_n_0\,
      I1 => \product_1[73]_i_4_n_0\,
      I2 => exponent_under(2),
      I3 => \product_1[77]_i_6_n_0\,
      I4 => exponent_under(3),
      I5 => \product_1[69]_i_4_n_0\,
      O => \product_1[69]_i_3_n_0\
    );
\product_1[69]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000003030BB88"
    )
        port map (
      I0 => sel0(32),
      I1 => exponent_under(4),
      I2 => sel0(48),
      I3 => sel0(16),
      I4 => exponent_under(5),
      I5 => exponent_under(6),
      O => \product_1[69]_i_4_n_0\
    );
\product_1[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \product_1[7]_i_2_n_0\,
      I1 => \product_1[104]_i_3_n_0\,
      I2 => \product_1[6]_i_2_n_0\,
      I3 => \product_1[105]_i_2_n_0\,
      O => SHR(6)
    );
\product_1[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_1[12]_i_3_n_0\,
      I1 => \product_1[8]_i_3_n_0\,
      I2 => exponent_under(1),
      I3 => \product_1[10]_i_3_n_0\,
      I4 => exponent_under(2),
      I5 => \product_1[6]_i_3_n_0\,
      O => \product_1[6]_i_2_n_0\
    );
\product_1[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => \product_1[6]_i_4_n_0\,
      I1 => \product_1[22]_i_4_n_0\,
      I2 => exponent_under(3),
      I3 => \product_1[30]_i_4_n_0\,
      I4 => exponent_under(4),
      I5 => \product_1[14]_i_4_n_0\,
      O => \product_1[6]_i_3_n_0\
    );
\product_1[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => \product_reg_n_0_[6]\,
      I1 => sel0(17),
      I2 => exponent_under(5),
      I3 => sel0(49),
      I4 => exponent_under(6),
      I5 => \product_reg_n_0_[38]\,
      O => \product_1[6]_i_4_n_0\
    );
\product_1[70]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8B8B8FF000000"
    )
        port map (
      I0 => \product_1[72]_i_2_n_0\,
      I1 => exponent_under(1),
      I2 => \product_1[70]_i_2_n_0\,
      I3 => \product_1[71]_i_2_n_0\,
      I4 => \product_1[104]_i_3_n_0\,
      I5 => \product_1[105]_i_2_n_0\,
      O => SHR(70)
    );
\product_1[70]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_1[74]_i_10_n_0\,
      I1 => \product_1[74]_i_11_n_0\,
      I2 => exponent_under(2),
      I3 => \product_1[74]_i_9_n_0\,
      I4 => exponent_under(3),
      I5 => \product_1[70]_i_3_n_0\,
      O => \product_1[70]_i_2_n_0\
    );
\product_1[70]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000003030BB88"
    )
        port map (
      I0 => sel0(33),
      I1 => exponent_under(4),
      I2 => sel0(49),
      I3 => sel0(17),
      I4 => exponent_under(5),
      I5 => exponent_under(6),
      O => \product_1[70]_i_3_n_0\
    );
\product_1[71]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB800B800B800"
    )
        port map (
      I0 => \product_1[74]_i_3_n_0\,
      I1 => exponent_under(1),
      I2 => \product_1[72]_i_2_n_0\,
      I3 => \product_1[104]_i_3_n_0\,
      I4 => \product_1[71]_i_2_n_0\,
      I5 => \product_1[105]_i_2_n_0\,
      O => SHR(71)
    );
\product_1[71]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \product_1[73]_i_3_n_0\,
      I1 => exponent_under(1),
      I2 => \product_1[71]_i_3_n_0\,
      O => \product_1[71]_i_2_n_0\
    );
\product_1[71]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_1[75]_i_5_n_0\,
      I1 => \product_1[75]_i_6_n_0\,
      I2 => exponent_under(2),
      I3 => \product_1[79]_i_4_n_0\,
      I4 => exponent_under(3),
      I5 => \product_1[71]_i_4_n_0\,
      O => \product_1[71]_i_3_n_0\
    );
\product_1[71]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000003030BB88"
    )
        port map (
      I0 => sel0(34),
      I1 => exponent_under(4),
      I2 => sel0(50),
      I3 => sel0(18),
      I4 => exponent_under(5),
      I5 => exponent_under(6),
      O => \product_1[71]_i_4_n_0\
    );
\product_1[72]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8B8B8FF000000"
    )
        port map (
      I0 => \product_1[74]_i_3_n_0\,
      I1 => exponent_under(1),
      I2 => \product_1[72]_i_2_n_0\,
      I3 => \product_1[73]_i_2_n_0\,
      I4 => \product_1[104]_i_3_n_0\,
      I5 => \product_1[105]_i_2_n_0\,
      O => SHR(72)
    );
\product_1[72]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_1[74]_i_6_n_0\,
      I1 => \product_1[74]_i_7_n_0\,
      I2 => exponent_under(2),
      I3 => \product_1[74]_i_5_n_0\,
      I4 => exponent_under(3),
      I5 => \product_1[72]_i_3_n_0\,
      O => \product_1[72]_i_2_n_0\
    );
\product_1[72]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000003030BB88"
    )
        port map (
      I0 => sel0(35),
      I1 => exponent_under(4),
      I2 => sel0(51),
      I3 => sel0(19),
      I4 => exponent_under(5),
      I5 => exponent_under(6),
      O => \product_1[72]_i_3_n_0\
    );
\product_1[73]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB800B800B800"
    )
        port map (
      I0 => \product_1[74]_i_2_n_0\,
      I1 => exponent_under(1),
      I2 => \product_1[74]_i_3_n_0\,
      I3 => \product_1[104]_i_3_n_0\,
      I4 => \product_1[73]_i_2_n_0\,
      I5 => \product_1[105]_i_2_n_0\,
      O => SHR(73)
    );
\product_1[73]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \product_1[75]_i_3_n_0\,
      I1 => exponent_under(1),
      I2 => \product_1[73]_i_3_n_0\,
      O => \product_1[73]_i_2_n_0\
    );
\product_1[73]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_1[77]_i_5_n_0\,
      I1 => \product_1[77]_i_6_n_0\,
      I2 => exponent_under(2),
      I3 => \product_1[81]_i_4_n_0\,
      I4 => exponent_under(3),
      I5 => \product_1[73]_i_4_n_0\,
      O => \product_1[73]_i_3_n_0\
    );
\product_1[73]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000003030BB88"
    )
        port map (
      I0 => sel0(36),
      I1 => exponent_under(4),
      I2 => sel0(52),
      I3 => sel0(20),
      I4 => exponent_under(5),
      I5 => exponent_under(6),
      O => \product_1[73]_i_4_n_0\
    );
\product_1[74]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8B8B8FF000000"
    )
        port map (
      I0 => \product_1[74]_i_2_n_0\,
      I1 => exponent_under(1),
      I2 => \product_1[74]_i_3_n_0\,
      I3 => \product_1[75]_i_2_n_0\,
      I4 => \product_1[104]_i_3_n_0\,
      I5 => \product_1[105]_i_2_n_0\,
      O => SHR(74)
    );
\product_1[74]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000B0008"
    )
        port map (
      I0 => sel0(45),
      I1 => exponent_under(4),
      I2 => exponent_under(6),
      I3 => exponent_under(5),
      I4 => sel0(29),
      O => \product_1[74]_i_10_n_0\
    );
\product_1[74]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000B0008"
    )
        port map (
      I0 => sel0(37),
      I1 => exponent_under(4),
      I2 => exponent_under(6),
      I3 => exponent_under(5),
      I4 => sel0(21),
      O => \product_1[74]_i_11_n_0\
    );
\product_1[74]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_1[74]_i_4_n_0\,
      I1 => \product_1[74]_i_5_n_0\,
      I2 => exponent_under(2),
      I3 => \product_1[74]_i_6_n_0\,
      I4 => exponent_under(3),
      I5 => \product_1[74]_i_7_n_0\,
      O => \product_1[74]_i_2_n_0\
    );
\product_1[74]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_1[74]_i_8_n_0\,
      I1 => \product_1[74]_i_9_n_0\,
      I2 => exponent_under(2),
      I3 => \product_1[74]_i_10_n_0\,
      I4 => exponent_under(3),
      I5 => \product_1[74]_i_11_n_0\,
      O => \product_1[74]_i_3_n_0\
    );
\product_1[74]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000B0008"
    )
        port map (
      I0 => sel0(51),
      I1 => exponent_under(4),
      I2 => exponent_under(6),
      I3 => exponent_under(5),
      I4 => sel0(35),
      O => \product_1[74]_i_4_n_0\
    );
\product_1[74]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000B0008"
    )
        port map (
      I0 => sel0(43),
      I1 => exponent_under(4),
      I2 => exponent_under(6),
      I3 => exponent_under(5),
      I4 => sel0(27),
      O => \product_1[74]_i_5_n_0\
    );
\product_1[74]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000B0008"
    )
        port map (
      I0 => sel0(47),
      I1 => exponent_under(4),
      I2 => exponent_under(6),
      I3 => exponent_under(5),
      I4 => sel0(31),
      O => \product_1[74]_i_6_n_0\
    );
\product_1[74]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000B0008"
    )
        port map (
      I0 => sel0(39),
      I1 => exponent_under(4),
      I2 => exponent_under(6),
      I3 => exponent_under(5),
      I4 => sel0(23),
      O => \product_1[74]_i_7_n_0\
    );
\product_1[74]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000B0008"
    )
        port map (
      I0 => sel0(49),
      I1 => exponent_under(4),
      I2 => exponent_under(6),
      I3 => exponent_under(5),
      I4 => sel0(33),
      O => \product_1[74]_i_8_n_0\
    );
\product_1[74]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000B0008"
    )
        port map (
      I0 => sel0(41),
      I1 => exponent_under(4),
      I2 => exponent_under(6),
      I3 => exponent_under(5),
      I4 => sel0(25),
      O => \product_1[74]_i_9_n_0\
    );
\product_1[75]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \product_1[76]_i_2_n_0\,
      I1 => \product_1[104]_i_3_n_0\,
      I2 => \product_1[75]_i_2_n_0\,
      I3 => \product_1[105]_i_2_n_0\,
      O => SHR(75)
    );
\product_1[75]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \product_1[77]_i_3_n_0\,
      I1 => exponent_under(1),
      I2 => \product_1[75]_i_3_n_0\,
      O => \product_1[75]_i_2_n_0\
    );
\product_1[75]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_1[75]_i_4_n_0\,
      I1 => \product_1[79]_i_4_n_0\,
      I2 => exponent_under(2),
      I3 => \product_1[75]_i_5_n_0\,
      I4 => exponent_under(3),
      I5 => \product_1[75]_i_6_n_0\,
      O => \product_1[75]_i_3_n_0\
    );
\product_1[75]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000B0008"
    )
        port map (
      I0 => sel0(50),
      I1 => exponent_under(4),
      I2 => exponent_under(6),
      I3 => exponent_under(5),
      I4 => sel0(34),
      O => \product_1[75]_i_4_n_0\
    );
\product_1[75]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000B0008"
    )
        port map (
      I0 => sel0(46),
      I1 => exponent_under(4),
      I2 => exponent_under(6),
      I3 => exponent_under(5),
      I4 => sel0(30),
      O => \product_1[75]_i_5_n_0\
    );
\product_1[75]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000B0008"
    )
        port map (
      I0 => sel0(38),
      I1 => exponent_under(4),
      I2 => exponent_under(6),
      I3 => exponent_under(5),
      I4 => sel0(22),
      O => \product_1[75]_i_6_n_0\
    );
\product_1[76]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \product_1[77]_i_2_n_0\,
      I1 => \product_1[104]_i_3_n_0\,
      I2 => \product_1[76]_i_2_n_0\,
      I3 => \product_1[105]_i_2_n_0\,
      O => SHR(76)
    );
\product_1[76]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \product_1[82]_i_3_n_0\,
      I1 => exponent_under(2),
      I2 => \product_1[78]_i_3_n_0\,
      I3 => exponent_under(1),
      I4 => \product_1[74]_i_2_n_0\,
      O => \product_1[76]_i_2_n_0\
    );
\product_1[77]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \product_1[78]_i_2_n_0\,
      I1 => \product_1[104]_i_3_n_0\,
      I2 => \product_1[77]_i_2_n_0\,
      I3 => \product_1[105]_i_2_n_0\,
      O => SHR(77)
    );
\product_1[77]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \product_1[83]_i_3_n_0\,
      I1 => exponent_under(2),
      I2 => \product_1[79]_i_3_n_0\,
      I3 => exponent_under(1),
      I4 => \product_1[77]_i_3_n_0\,
      O => \product_1[77]_i_2_n_0\
    );
\product_1[77]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_1[77]_i_4_n_0\,
      I1 => \product_1[81]_i_4_n_0\,
      I2 => exponent_under(2),
      I3 => \product_1[77]_i_5_n_0\,
      I4 => exponent_under(3),
      I5 => \product_1[77]_i_6_n_0\,
      O => \product_1[77]_i_3_n_0\
    );
\product_1[77]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000B0008"
    )
        port map (
      I0 => sel0(52),
      I1 => exponent_under(4),
      I2 => exponent_under(6),
      I3 => exponent_under(5),
      I4 => sel0(36),
      O => \product_1[77]_i_4_n_0\
    );
\product_1[77]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000B0008"
    )
        port map (
      I0 => sel0(48),
      I1 => exponent_under(4),
      I2 => exponent_under(6),
      I3 => exponent_under(5),
      I4 => sel0(32),
      O => \product_1[77]_i_5_n_0\
    );
\product_1[77]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000B0008"
    )
        port map (
      I0 => sel0(40),
      I1 => exponent_under(4),
      I2 => exponent_under(6),
      I3 => exponent_under(5),
      I4 => sel0(24),
      O => \product_1[77]_i_6_n_0\
    );
\product_1[78]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \product_1[79]_i_2_n_0\,
      I1 => \product_1[104]_i_3_n_0\,
      I2 => \product_1[78]_i_2_n_0\,
      I3 => \product_1[105]_i_2_n_0\,
      O => SHR(78)
    );
\product_1[78]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_1[84]_i_3_n_0\,
      I1 => \product_1[80]_i_3_n_0\,
      I2 => exponent_under(1),
      I3 => \product_1[82]_i_3_n_0\,
      I4 => exponent_under(2),
      I5 => \product_1[78]_i_3_n_0\,
      O => \product_1[78]_i_2_n_0\
    );
\product_1[78]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B080FFFFB0800000"
    )
        port map (
      I0 => sel0(49),
      I1 => exponent_under(4),
      I2 => \product_1[105]_i_4_n_0\,
      I3 => sel0(33),
      I4 => exponent_under(3),
      I5 => \product_1[74]_i_9_n_0\,
      O => \product_1[78]_i_3_n_0\
    );
\product_1[79]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \product_1[80]_i_2_n_0\,
      I1 => \product_1[104]_i_3_n_0\,
      I2 => \product_1[79]_i_2_n_0\,
      I3 => \product_1[105]_i_2_n_0\,
      O => SHR(79)
    );
\product_1[79]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_1[85]_i_3_n_0\,
      I1 => \product_1[81]_i_3_n_0\,
      I2 => exponent_under(1),
      I3 => \product_1[83]_i_3_n_0\,
      I4 => exponent_under(2),
      I5 => \product_1[79]_i_3_n_0\,
      O => \product_1[79]_i_2_n_0\
    );
\product_1[79]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B080FFFFB0800000"
    )
        port map (
      I0 => sel0(50),
      I1 => exponent_under(4),
      I2 => \product_1[105]_i_4_n_0\,
      I3 => sel0(34),
      I4 => exponent_under(3),
      I5 => \product_1[79]_i_4_n_0\,
      O => \product_1[79]_i_3_n_0\
    );
\product_1[79]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000B0008"
    )
        port map (
      I0 => sel0(42),
      I1 => exponent_under(4),
      I2 => exponent_under(6),
      I3 => exponent_under(5),
      I4 => sel0(26),
      O => \product_1[79]_i_4_n_0\
    );
\product_1[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \product_1[8]_i_2_n_0\,
      I1 => \product_1[104]_i_3_n_0\,
      I2 => \product_1[7]_i_2_n_0\,
      I3 => \product_1[105]_i_2_n_0\,
      O => SHR(7)
    );
\product_1[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_1[13]_i_3_n_0\,
      I1 => \product_1[9]_i_3_n_0\,
      I2 => exponent_under(1),
      I3 => \product_1[11]_i_3_n_0\,
      I4 => exponent_under(2),
      I5 => \product_1[7]_i_3_n_0\,
      O => \product_1[7]_i_2_n_0\
    );
\product_1[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => \product_1[7]_i_4_n_0\,
      I1 => \product_1[23]_i_4_n_0\,
      I2 => exponent_under(3),
      I3 => \product_1[31]_i_4_n_0\,
      I4 => exponent_under(4),
      I5 => \product_1[15]_i_4_n_0\,
      O => \product_1[7]_i_3_n_0\
    );
\product_1[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => \product_reg_n_0_[7]\,
      I1 => sel0(18),
      I2 => exponent_under(5),
      I3 => sel0(50),
      I4 => exponent_under(6),
      I5 => \product_reg_n_0_[39]\,
      O => \product_1[7]_i_4_n_0\
    );
\product_1[80]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \product_1[81]_i_2_n_0\,
      I1 => \product_1[104]_i_3_n_0\,
      I2 => \product_1[80]_i_2_n_0\,
      I3 => \product_1[105]_i_2_n_0\,
      O => SHR(80)
    );
\product_1[80]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_1[86]_i_3_n_0\,
      I1 => \product_1[82]_i_3_n_0\,
      I2 => exponent_under(1),
      I3 => \product_1[84]_i_3_n_0\,
      I4 => exponent_under(2),
      I5 => \product_1[80]_i_3_n_0\,
      O => \product_1[80]_i_2_n_0\
    );
\product_1[80]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B080FFFFB0800000"
    )
        port map (
      I0 => sel0(51),
      I1 => exponent_under(4),
      I2 => \product_1[105]_i_4_n_0\,
      I3 => sel0(35),
      I4 => exponent_under(3),
      I5 => \product_1[74]_i_5_n_0\,
      O => \product_1[80]_i_3_n_0\
    );
\product_1[81]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \product_1[82]_i_2_n_0\,
      I1 => \product_1[104]_i_3_n_0\,
      I2 => \product_1[81]_i_2_n_0\,
      I3 => \product_1[105]_i_2_n_0\,
      O => SHR(81)
    );
\product_1[81]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_1[87]_i_3_n_0\,
      I1 => \product_1[83]_i_3_n_0\,
      I2 => exponent_under(1),
      I3 => \product_1[85]_i_3_n_0\,
      I4 => exponent_under(2),
      I5 => \product_1[81]_i_3_n_0\,
      O => \product_1[81]_i_2_n_0\
    );
\product_1[81]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B080FFFFB0800000"
    )
        port map (
      I0 => sel0(52),
      I1 => exponent_under(4),
      I2 => \product_1[105]_i_4_n_0\,
      I3 => sel0(36),
      I4 => exponent_under(3),
      I5 => \product_1[81]_i_4_n_0\,
      O => \product_1[81]_i_3_n_0\
    );
\product_1[81]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000B0008"
    )
        port map (
      I0 => sel0(44),
      I1 => exponent_under(4),
      I2 => exponent_under(6),
      I3 => exponent_under(5),
      I4 => sel0(28),
      O => \product_1[81]_i_4_n_0\
    );
\product_1[82]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \product_1[83]_i_2_n_0\,
      I1 => \product_1[104]_i_3_n_0\,
      I2 => \product_1[82]_i_2_n_0\,
      I3 => \product_1[105]_i_2_n_0\,
      O => SHR(82)
    );
\product_1[82]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_1[88]_i_3_n_0\,
      I1 => \product_1[84]_i_3_n_0\,
      I2 => exponent_under(1),
      I3 => \product_1[86]_i_3_n_0\,
      I4 => exponent_under(2),
      I5 => \product_1[82]_i_3_n_0\,
      O => \product_1[82]_i_2_n_0\
    );
\product_1[82]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30BB000030880000"
    )
        port map (
      I0 => sel0(37),
      I1 => exponent_under(3),
      I2 => sel0(45),
      I3 => exponent_under(4),
      I4 => \product_1[105]_i_4_n_0\,
      I5 => sel0(29),
      O => \product_1[82]_i_3_n_0\
    );
\product_1[83]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \product_1[84]_i_2_n_0\,
      I1 => \product_1[104]_i_3_n_0\,
      I2 => \product_1[83]_i_2_n_0\,
      I3 => \product_1[105]_i_2_n_0\,
      O => SHR(83)
    );
\product_1[83]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_1[89]_i_3_n_0\,
      I1 => \product_1[85]_i_3_n_0\,
      I2 => exponent_under(1),
      I3 => \product_1[87]_i_3_n_0\,
      I4 => exponent_under(2),
      I5 => \product_1[83]_i_3_n_0\,
      O => \product_1[83]_i_2_n_0\
    );
\product_1[83]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30BB000030880000"
    )
        port map (
      I0 => sel0(38),
      I1 => exponent_under(3),
      I2 => sel0(46),
      I3 => exponent_under(4),
      I4 => \product_1[105]_i_4_n_0\,
      I5 => sel0(30),
      O => \product_1[83]_i_3_n_0\
    );
\product_1[84]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \product_1[85]_i_2_n_0\,
      I1 => \product_1[104]_i_3_n_0\,
      I2 => \product_1[84]_i_2_n_0\,
      I3 => \product_1[105]_i_2_n_0\,
      O => SHR(84)
    );
\product_1[84]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_1[90]_i_3_n_0\,
      I1 => \product_1[86]_i_3_n_0\,
      I2 => exponent_under(1),
      I3 => \product_1[88]_i_3_n_0\,
      I4 => exponent_under(2),
      I5 => \product_1[84]_i_3_n_0\,
      O => \product_1[84]_i_2_n_0\
    );
\product_1[84]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30BB000030880000"
    )
        port map (
      I0 => sel0(39),
      I1 => exponent_under(3),
      I2 => sel0(47),
      I3 => exponent_under(4),
      I4 => \product_1[105]_i_4_n_0\,
      I5 => sel0(31),
      O => \product_1[84]_i_3_n_0\
    );
\product_1[85]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \product_1[86]_i_2_n_0\,
      I1 => \product_1[104]_i_3_n_0\,
      I2 => \product_1[85]_i_2_n_0\,
      I3 => \product_1[105]_i_2_n_0\,
      O => SHR(85)
    );
\product_1[85]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_1[91]_i_4_n_0\,
      I1 => \product_1[87]_i_3_n_0\,
      I2 => exponent_under(1),
      I3 => \product_1[89]_i_3_n_0\,
      I4 => exponent_under(2),
      I5 => \product_1[85]_i_3_n_0\,
      O => \product_1[85]_i_2_n_0\
    );
\product_1[85]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30BB000030880000"
    )
        port map (
      I0 => sel0(40),
      I1 => exponent_under(3),
      I2 => sel0(48),
      I3 => exponent_under(4),
      I4 => \product_1[105]_i_4_n_0\,
      I5 => sel0(32),
      O => \product_1[85]_i_3_n_0\
    );
\product_1[86]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \product_1[87]_i_2_n_0\,
      I1 => \product_1[104]_i_3_n_0\,
      I2 => \product_1[86]_i_2_n_0\,
      I3 => \product_1[105]_i_2_n_0\,
      O => SHR(86)
    );
\product_1[86]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_1[92]_i_3_n_0\,
      I1 => \product_1[88]_i_3_n_0\,
      I2 => exponent_under(1),
      I3 => \product_1[90]_i_3_n_0\,
      I4 => exponent_under(2),
      I5 => \product_1[86]_i_3_n_0\,
      O => \product_1[86]_i_2_n_0\
    );
\product_1[86]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30BB000030880000"
    )
        port map (
      I0 => sel0(41),
      I1 => exponent_under(3),
      I2 => sel0(49),
      I3 => exponent_under(4),
      I4 => \product_1[105]_i_4_n_0\,
      I5 => sel0(33),
      O => \product_1[86]_i_3_n_0\
    );
\product_1[87]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \product_1[88]_i_2_n_0\,
      I1 => \product_1[104]_i_3_n_0\,
      I2 => \product_1[87]_i_2_n_0\,
      I3 => \product_1[105]_i_2_n_0\,
      O => SHR(87)
    );
\product_1[87]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_1[93]_i_4_n_0\,
      I1 => \product_1[89]_i_3_n_0\,
      I2 => exponent_under(1),
      I3 => \product_1[91]_i_4_n_0\,
      I4 => exponent_under(2),
      I5 => \product_1[87]_i_3_n_0\,
      O => \product_1[87]_i_2_n_0\
    );
\product_1[87]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30BB000030880000"
    )
        port map (
      I0 => sel0(42),
      I1 => exponent_under(3),
      I2 => sel0(50),
      I3 => exponent_under(4),
      I4 => \product_1[105]_i_4_n_0\,
      I5 => sel0(34),
      O => \product_1[87]_i_3_n_0\
    );
\product_1[88]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \product_1[89]_i_2_n_0\,
      I1 => \product_1[104]_i_3_n_0\,
      I2 => \product_1[88]_i_2_n_0\,
      I3 => \product_1[105]_i_2_n_0\,
      O => SHR(88)
    );
\product_1[88]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB833B8CCB800"
    )
        port map (
      I0 => \product_1[94]_i_3_n_0\,
      I1 => exponent_under(2),
      I2 => \product_1[90]_i_3_n_0\,
      I3 => exponent_under(1),
      I4 => \product_1[92]_i_3_n_0\,
      I5 => \product_1[88]_i_3_n_0\,
      O => \product_1[88]_i_2_n_0\
    );
\product_1[88]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30BB000030880000"
    )
        port map (
      I0 => sel0(43),
      I1 => exponent_under(3),
      I2 => sel0(51),
      I3 => exponent_under(4),
      I4 => \product_1[105]_i_4_n_0\,
      I5 => sel0(35),
      O => \product_1[88]_i_3_n_0\
    );
\product_1[89]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \product_1[90]_i_2_n_0\,
      I1 => \product_1[104]_i_3_n_0\,
      I2 => \product_1[89]_i_2_n_0\,
      I3 => \product_1[105]_i_2_n_0\,
      O => SHR(89)
    );
\product_1[89]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB833B8CCB800"
    )
        port map (
      I0 => \product_1[91]_i_3_n_0\,
      I1 => exponent_under(2),
      I2 => \product_1[91]_i_4_n_0\,
      I3 => exponent_under(1),
      I4 => \product_1[93]_i_4_n_0\,
      I5 => \product_1[89]_i_3_n_0\,
      O => \product_1[89]_i_2_n_0\
    );
\product_1[89]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30BB000030880000"
    )
        port map (
      I0 => sel0(44),
      I1 => exponent_under(3),
      I2 => sel0(52),
      I3 => exponent_under(4),
      I4 => \product_1[105]_i_4_n_0\,
      I5 => sel0(36),
      O => \product_1[89]_i_3_n_0\
    );
\product_1[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \product_1[9]_i_2_n_0\,
      I1 => \product_1[104]_i_3_n_0\,
      I2 => \product_1[8]_i_2_n_0\,
      I3 => \product_1[105]_i_2_n_0\,
      O => SHR(8)
    );
\product_1[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_1[14]_i_3_n_0\,
      I1 => \product_1[10]_i_3_n_0\,
      I2 => exponent_under(1),
      I3 => \product_1[12]_i_3_n_0\,
      I4 => exponent_under(2),
      I5 => \product_1[8]_i_3_n_0\,
      O => \product_1[8]_i_2_n_0\
    );
\product_1[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_1[32]_i_4_n_0\,
      I1 => \product_1[16]_i_4_n_0\,
      I2 => exponent_under(3),
      I3 => \product_1[24]_i_4_n_0\,
      I4 => exponent_under(4),
      I5 => \product_1[8]_i_4_n_0\,
      O => \product_1[8]_i_3_n_0\
    );
\product_1[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => \product_reg_n_0_[8]\,
      I1 => sel0(19),
      I2 => exponent_under(5),
      I3 => sel0(51),
      I4 => exponent_under(6),
      I5 => \product_reg_n_0_[40]\,
      O => \product_1[8]_i_4_n_0\
    );
\product_1[90]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \product_1[91]_i_2_n_0\,
      I1 => \product_1[104]_i_3_n_0\,
      I2 => \product_1[90]_i_2_n_0\,
      I3 => \product_1[105]_i_2_n_0\,
      O => SHR(90)
    );
\product_1[90]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_1[96]_i_3_n_0\,
      I1 => \product_1[92]_i_3_n_0\,
      I2 => exponent_under(1),
      I3 => \product_1[94]_i_3_n_0\,
      I4 => exponent_under(2),
      I5 => \product_1[90]_i_3_n_0\,
      O => \product_1[90]_i_2_n_0\
    );
\product_1[90]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002020300"
    )
        port map (
      I0 => sel0(45),
      I1 => exponent_under(6),
      I2 => exponent_under(5),
      I3 => sel0(37),
      I4 => exponent_under(3),
      I5 => exponent_under(4),
      O => \product_1[90]_i_3_n_0\
    );
\product_1[91]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB800B800B800"
    )
        port map (
      I0 => \product_1[94]_i_2_n_0\,
      I1 => exponent_under(1),
      I2 => \product_1[92]_i_2_n_0\,
      I3 => \product_1[104]_i_3_n_0\,
      I4 => \product_1[91]_i_2_n_0\,
      I5 => \product_1[105]_i_2_n_0\,
      O => SHR(91)
    );
\product_1[91]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_1[93]_i_3_n_0\,
      I1 => \product_1[93]_i_4_n_0\,
      I2 => exponent_under(1),
      I3 => \product_1[91]_i_3_n_0\,
      I4 => exponent_under(2),
      I5 => \product_1[91]_i_4_n_0\,
      O => \product_1[91]_i_2_n_0\
    );
\product_1[91]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002020300"
    )
        port map (
      I0 => sel0(50),
      I1 => exponent_under(6),
      I2 => exponent_under(5),
      I3 => sel0(42),
      I4 => exponent_under(3),
      I5 => exponent_under(4),
      O => \product_1[91]_i_3_n_0\
    );
\product_1[91]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002020300"
    )
        port map (
      I0 => sel0(46),
      I1 => exponent_under(6),
      I2 => exponent_under(5),
      I3 => sel0(38),
      I4 => exponent_under(3),
      I5 => exponent_under(4),
      O => \product_1[91]_i_4_n_0\
    );
\product_1[92]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8B8B8FF000000"
    )
        port map (
      I0 => \product_1[94]_i_2_n_0\,
      I1 => exponent_under(1),
      I2 => \product_1[92]_i_2_n_0\,
      I3 => \product_1[93]_i_2_n_0\,
      I4 => \product_1[104]_i_3_n_0\,
      I5 => \product_1[105]_i_2_n_0\,
      O => SHR(92)
    );
\product_1[92]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \product_1[96]_i_3_n_0\,
      I1 => exponent_under(2),
      I2 => \product_1[92]_i_3_n_0\,
      O => \product_1[92]_i_2_n_0\
    );
\product_1[92]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002020300"
    )
        port map (
      I0 => sel0(47),
      I1 => exponent_under(6),
      I2 => exponent_under(5),
      I3 => sel0(39),
      I4 => exponent_under(3),
      I5 => exponent_under(4),
      O => \product_1[92]_i_3_n_0\
    );
\product_1[93]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB800B800B800"
    )
        port map (
      I0 => \product_1[96]_i_2_n_0\,
      I1 => exponent_under(1),
      I2 => \product_1[94]_i_2_n_0\,
      I3 => \product_1[104]_i_3_n_0\,
      I4 => \product_1[93]_i_2_n_0\,
      I5 => \product_1[105]_i_2_n_0\,
      O => SHR(93)
    );
\product_1[93]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00B8B8"
    )
        port map (
      I0 => \product_1[93]_i_3_n_0\,
      I1 => exponent_under(2),
      I2 => \product_1[93]_i_4_n_0\,
      I3 => \product_1[95]_i_3_n_0\,
      I4 => exponent_under(1),
      O => \product_1[93]_i_2_n_0\
    );
\product_1[93]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002020300"
    )
        port map (
      I0 => sel0(52),
      I1 => exponent_under(6),
      I2 => exponent_under(5),
      I3 => sel0(44),
      I4 => exponent_under(3),
      I5 => exponent_under(4),
      O => \product_1[93]_i_3_n_0\
    );
\product_1[93]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002020300"
    )
        port map (
      I0 => sel0(48),
      I1 => exponent_under(6),
      I2 => exponent_under(5),
      I3 => sel0(40),
      I4 => exponent_under(3),
      I5 => exponent_under(4),
      O => \product_1[93]_i_4_n_0\
    );
\product_1[94]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8B8B8FF000000"
    )
        port map (
      I0 => \product_1[96]_i_2_n_0\,
      I1 => exponent_under(1),
      I2 => \product_1[94]_i_2_n_0\,
      I3 => \product_1[95]_i_2_n_0\,
      I4 => \product_1[104]_i_3_n_0\,
      I5 => \product_1[105]_i_2_n_0\,
      O => SHR(94)
    );
\product_1[94]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000FFFF10000000"
    )
        port map (
      I0 => exponent_under(4),
      I1 => exponent_under(3),
      I2 => sel0(45),
      I3 => \product_1[105]_i_4_n_0\,
      I4 => exponent_under(2),
      I5 => \product_1[94]_i_3_n_0\,
      O => \product_1[94]_i_2_n_0\
    );
\product_1[94]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002020300"
    )
        port map (
      I0 => sel0(49),
      I1 => exponent_under(6),
      I2 => exponent_under(5),
      I3 => sel0(41),
      I4 => exponent_under(3),
      I5 => exponent_under(4),
      O => \product_1[94]_i_3_n_0\
    );
\product_1[95]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB800B800B800"
    )
        port map (
      I0 => \product_1[98]_i_3_n_0\,
      I1 => exponent_under(1),
      I2 => \product_1[96]_i_2_n_0\,
      I3 => \product_1[104]_i_3_n_0\,
      I4 => \product_1[95]_i_2_n_0\,
      I5 => \product_1[105]_i_2_n_0\,
      O => SHR(95)
    );
\product_1[95]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \product_1[97]_i_3_n_0\,
      I1 => exponent_under(1),
      I2 => \product_1[95]_i_3_n_0\,
      O => \product_1[95]_i_2_n_0\
    );
\product_1[95]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000FFFF10000000"
    )
        port map (
      I0 => exponent_under(4),
      I1 => exponent_under(3),
      I2 => sel0(46),
      I3 => \product_1[105]_i_4_n_0\,
      I4 => exponent_under(2),
      I5 => \product_1[91]_i_3_n_0\,
      O => \product_1[95]_i_3_n_0\
    );
\product_1[96]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8B8B8FF000000"
    )
        port map (
      I0 => \product_1[98]_i_3_n_0\,
      I1 => exponent_under(1),
      I2 => \product_1[96]_i_2_n_0\,
      I3 => \product_1[97]_i_2_n_0\,
      I4 => \product_1[104]_i_3_n_0\,
      I5 => \product_1[105]_i_2_n_0\,
      O => SHR(96)
    );
\product_1[96]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000FFFF10000000"
    )
        port map (
      I0 => exponent_under(4),
      I1 => exponent_under(3),
      I2 => sel0(47),
      I3 => \product_1[105]_i_4_n_0\,
      I4 => exponent_under(2),
      I5 => \product_1[96]_i_3_n_0\,
      O => \product_1[96]_i_2_n_0\
    );
\product_1[96]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002020300"
    )
        port map (
      I0 => sel0(51),
      I1 => exponent_under(6),
      I2 => exponent_under(5),
      I3 => sel0(43),
      I4 => exponent_under(3),
      I5 => exponent_under(4),
      O => \product_1[96]_i_3_n_0\
    );
\product_1[97]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB800B800B800"
    )
        port map (
      I0 => \product_1[98]_i_2_n_0\,
      I1 => exponent_under(1),
      I2 => \product_1[98]_i_3_n_0\,
      I3 => \product_1[104]_i_3_n_0\,
      I4 => \product_1[97]_i_2_n_0\,
      I5 => \product_1[105]_i_2_n_0\,
      O => SHR(97)
    );
\product_1[97]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \product_1[99]_i_3_n_0\,
      I1 => exponent_under(1),
      I2 => \product_1[97]_i_3_n_0\,
      O => \product_1[97]_i_2_n_0\
    );
\product_1[97]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000FFFF10000000"
    )
        port map (
      I0 => exponent_under(4),
      I1 => exponent_under(3),
      I2 => sel0(48),
      I3 => \product_1[105]_i_4_n_0\,
      I4 => exponent_under(2),
      I5 => \product_1[93]_i_3_n_0\,
      O => \product_1[97]_i_3_n_0\
    );
\product_1[98]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8B8B8FF000000"
    )
        port map (
      I0 => \product_1[98]_i_2_n_0\,
      I1 => exponent_under(1),
      I2 => \product_1[98]_i_3_n_0\,
      I3 => \product_1[99]_i_2_n_0\,
      I4 => \product_1[104]_i_3_n_0\,
      I5 => \product_1[105]_i_2_n_0\,
      O => SHR(98)
    );
\product_1[98]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000B000800000000"
    )
        port map (
      I0 => sel0(51),
      I1 => exponent_under(2),
      I2 => exponent_under(4),
      I3 => exponent_under(3),
      I4 => sel0(47),
      I5 => \product_1[105]_i_4_n_0\,
      O => \product_1[98]_i_2_n_0\
    );
\product_1[98]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000B000800000000"
    )
        port map (
      I0 => sel0(49),
      I1 => exponent_under(2),
      I2 => exponent_under(4),
      I3 => exponent_under(3),
      I4 => sel0(45),
      I5 => \product_1[105]_i_4_n_0\,
      O => \product_1[98]_i_3_n_0\
    );
\product_1[99]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \product_1[100]_i_2_n_0\,
      I1 => \product_1[104]_i_3_n_0\,
      I2 => \product_1[99]_i_2_n_0\,
      I3 => \product_1[105]_i_2_n_0\,
      O => SHR(99)
    );
\product_1[99]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \product_1[101]_i_3_n_0\,
      I1 => exponent_under(1),
      I2 => \product_1[99]_i_3_n_0\,
      O => \product_1[99]_i_2_n_0\
    );
\product_1[99]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000B000800000000"
    )
        port map (
      I0 => sel0(50),
      I1 => exponent_under(2),
      I2 => exponent_under(4),
      I3 => exponent_under(3),
      I4 => sel0(46),
      I5 => \product_1[105]_i_4_n_0\,
      O => \product_1[99]_i_3_n_0\
    );
\product_1[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \product_1[10]_i_2_n_0\,
      I1 => \product_1[104]_i_3_n_0\,
      I2 => \product_1[9]_i_2_n_0\,
      I3 => \product_1[105]_i_2_n_0\,
      O => SHR(9)
    );
\product_1[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_1[15]_i_3_n_0\,
      I1 => \product_1[11]_i_3_n_0\,
      I2 => exponent_under(1),
      I3 => \product_1[13]_i_3_n_0\,
      I4 => exponent_under(2),
      I5 => \product_1[9]_i_3_n_0\,
      O => \product_1[9]_i_2_n_0\
    );
\product_1[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_1[33]_i_4_n_0\,
      I1 => \product_1[17]_i_4_n_0\,
      I2 => exponent_under(3),
      I3 => \product_1[25]_i_4_n_0\,
      I4 => exponent_under(4),
      I5 => \product_1[9]_i_4_n_0\,
      O => \product_1[9]_i_3_n_0\
    );
\product_1[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => \product_reg_n_0_[9]\,
      I1 => sel0(20),
      I2 => exponent_under(5),
      I3 => sel0(52),
      I4 => exponent_under(6),
      I5 => \product_reg_n_0_[41]\,
      O => \product_1[9]_i_4_n_0\
    );
\product_1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHR(0),
      Q => product_1(0),
      R => rst
    );
\product_1_reg[100]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHR(100),
      Q => product_1(100),
      R => rst
    );
\product_1_reg[101]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHR(101),
      Q => product_1(101),
      R => rst
    );
\product_1_reg[102]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHR(102),
      Q => product_1(102),
      R => rst
    );
\product_1_reg[103]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHR(103),
      Q => product_1(103),
      R => rst
    );
\product_1_reg[104]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHR(104),
      Q => product_1(104),
      R => rst
    );
\product_1_reg[105]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHR(105),
      Q => product_1(105),
      R => rst
    );
\product_1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHR(10),
      Q => product_1(10),
      R => rst
    );
\product_1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHR(11),
      Q => product_1(11),
      R => rst
    );
\product_1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHR(12),
      Q => product_1(12),
      R => rst
    );
\product_1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHR(13),
      Q => product_1(13),
      R => rst
    );
\product_1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHR(14),
      Q => product_1(14),
      R => rst
    );
\product_1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHR(15),
      Q => product_1(15),
      R => rst
    );
\product_1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHR(16),
      Q => product_1(16),
      R => rst
    );
\product_1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHR(17),
      Q => product_1(17),
      R => rst
    );
\product_1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHR(18),
      Q => product_1(18),
      R => rst
    );
\product_1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHR(19),
      Q => product_1(19),
      R => rst
    );
\product_1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHR(1),
      Q => product_1(1),
      R => rst
    );
\product_1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHR(20),
      Q => product_1(20),
      R => rst
    );
\product_1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHR(21),
      Q => product_1(21),
      R => rst
    );
\product_1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHR(22),
      Q => product_1(22),
      R => rst
    );
\product_1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHR(23),
      Q => product_1(23),
      R => rst
    );
\product_1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHR(24),
      Q => product_1(24),
      R => rst
    );
\product_1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHR(25),
      Q => product_1(25),
      R => rst
    );
\product_1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHR(26),
      Q => product_1(26),
      R => rst
    );
\product_1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHR(27),
      Q => product_1(27),
      R => rst
    );
\product_1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHR(28),
      Q => product_1(28),
      R => rst
    );
\product_1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHR(29),
      Q => product_1(29),
      R => rst
    );
\product_1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHR(2),
      Q => product_1(2),
      R => rst
    );
\product_1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHR(30),
      Q => product_1(30),
      R => rst
    );
\product_1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHR(31),
      Q => product_1(31),
      R => rst
    );
\product_1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHR(32),
      Q => product_1(32),
      R => rst
    );
\product_1_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHR(33),
      Q => product_1(33),
      R => rst
    );
\product_1_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHR(34),
      Q => product_1(34),
      R => rst
    );
\product_1_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHR(35),
      Q => product_1(35),
      R => rst
    );
\product_1_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHR(36),
      Q => product_1(36),
      R => rst
    );
\product_1_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHR(37),
      Q => product_1(37),
      R => rst
    );
\product_1_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHR(38),
      Q => product_1(38),
      R => rst
    );
\product_1_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHR(39),
      Q => product_1(39),
      R => rst
    );
\product_1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHR(3),
      Q => product_1(3),
      R => rst
    );
\product_1_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHR(40),
      Q => product_1(40),
      R => rst
    );
\product_1_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHR(41),
      Q => product_1(41),
      R => rst
    );
\product_1_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHR(42),
      Q => product_1(42),
      R => rst
    );
\product_1_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHR(43),
      Q => product_1(43),
      R => rst
    );
\product_1_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHR(44),
      Q => product_1(44),
      R => rst
    );
\product_1_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHR(45),
      Q => product_1(45),
      R => rst
    );
\product_1_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHR(46),
      Q => product_1(46),
      R => rst
    );
\product_1_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHR(47),
      Q => product_1(47),
      R => rst
    );
\product_1_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHR(48),
      Q => product_1(48),
      R => rst
    );
\product_1_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHR(49),
      Q => product_1(49),
      R => rst
    );
\product_1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHR(4),
      Q => product_1(4),
      R => rst
    );
\product_1_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHR(50),
      Q => product_1(50),
      R => rst
    );
\product_1_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHR(51),
      Q => product_1(51),
      R => rst
    );
\product_1_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHR(52),
      Q => product_1(52),
      R => rst
    );
\product_1_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHR(53),
      Q => product_1(53),
      R => rst
    );
\product_1_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHR(54),
      Q => product_1(54),
      R => rst
    );
\product_1_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHR(55),
      Q => product_1(55),
      R => rst
    );
\product_1_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHR(56),
      Q => product_1(56),
      R => rst
    );
\product_1_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHR(57),
      Q => product_1(57),
      R => rst
    );
\product_1_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHR(58),
      Q => product_1(58),
      R => rst
    );
\product_1_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHR(59),
      Q => product_1(59),
      R => rst
    );
\product_1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHR(5),
      Q => product_1(5),
      R => rst
    );
\product_1_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHR(60),
      Q => product_1(60),
      R => rst
    );
\product_1_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHR(61),
      Q => product_1(61),
      R => rst
    );
\product_1_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHR(62),
      Q => product_1(62),
      R => rst
    );
\product_1_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHR(63),
      Q => product_1(63),
      R => rst
    );
\product_1_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHR(64),
      Q => product_1(64),
      R => rst
    );
\product_1_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHR(65),
      Q => product_1(65),
      R => rst
    );
\product_1_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHR(66),
      Q => product_1(66),
      R => rst
    );
\product_1_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHR(67),
      Q => product_1(67),
      R => rst
    );
\product_1_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHR(68),
      Q => product_1(68),
      R => rst
    );
\product_1_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHR(69),
      Q => product_1(69),
      R => rst
    );
\product_1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHR(6),
      Q => product_1(6),
      R => rst
    );
\product_1_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHR(70),
      Q => product_1(70),
      R => rst
    );
\product_1_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHR(71),
      Q => product_1(71),
      R => rst
    );
\product_1_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHR(72),
      Q => product_1(72),
      R => rst
    );
\product_1_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHR(73),
      Q => product_1(73),
      R => rst
    );
\product_1_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHR(74),
      Q => product_1(74),
      R => rst
    );
\product_1_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHR(75),
      Q => product_1(75),
      R => rst
    );
\product_1_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHR(76),
      Q => product_1(76),
      R => rst
    );
\product_1_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHR(77),
      Q => product_1(77),
      R => rst
    );
\product_1_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHR(78),
      Q => product_1(78),
      R => rst
    );
\product_1_reg[79]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHR(79),
      Q => product_1(79),
      R => rst
    );
\product_1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHR(7),
      Q => product_1(7),
      R => rst
    );
\product_1_reg[80]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHR(80),
      Q => product_1(80),
      R => rst
    );
\product_1_reg[81]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHR(81),
      Q => product_1(81),
      R => rst
    );
\product_1_reg[82]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHR(82),
      Q => product_1(82),
      R => rst
    );
\product_1_reg[83]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHR(83),
      Q => product_1(83),
      R => rst
    );
\product_1_reg[84]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHR(84),
      Q => product_1(84),
      R => rst
    );
\product_1_reg[85]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHR(85),
      Q => product_1(85),
      R => rst
    );
\product_1_reg[86]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHR(86),
      Q => product_1(86),
      R => rst
    );
\product_1_reg[87]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHR(87),
      Q => product_1(87),
      R => rst
    );
\product_1_reg[88]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHR(88),
      Q => product_1(88),
      R => rst
    );
\product_1_reg[89]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHR(89),
      Q => product_1(89),
      R => rst
    );
\product_1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHR(8),
      Q => product_1(8),
      R => rst
    );
\product_1_reg[90]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHR(90),
      Q => product_1(90),
      R => rst
    );
\product_1_reg[91]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHR(91),
      Q => product_1(91),
      R => rst
    );
\product_1_reg[92]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHR(92),
      Q => product_1(92),
      R => rst
    );
\product_1_reg[93]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHR(93),
      Q => product_1(93),
      R => rst
    );
\product_1_reg[94]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHR(94),
      Q => product_1(94),
      R => rst
    );
\product_1_reg[95]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHR(95),
      Q => product_1(95),
      R => rst
    );
\product_1_reg[96]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHR(96),
      Q => product_1(96),
      R => rst
    );
\product_1_reg[97]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHR(97),
      Q => product_1(97),
      R => rst
    );
\product_1_reg[98]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHR(98),
      Q => product_1(98),
      R => rst
    );
\product_1_reg[99]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHR(99),
      Q => product_1(99),
      R => rst
    );
\product_1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHR(9),
      Q => product_1(9),
      R => rst
    );
\product_2[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \product_reg_n_0_[0]\,
      I1 => exponent_gt_expoffset,
      I2 => product_1(0),
      O => \product_2[0]_i_1_n_0\
    );
\product_2[100]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sel0(47),
      I1 => exponent_gt_expoffset,
      I2 => product_1(100),
      O => \product_2[100]_i_1_n_0\
    );
\product_2[101]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sel0(48),
      I1 => exponent_gt_expoffset,
      I2 => product_1(101),
      O => \product_2[101]_i_1_n_0\
    );
\product_2[102]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sel0(49),
      I1 => exponent_gt_expoffset,
      I2 => product_1(102),
      O => \product_2[102]_i_1_n_0\
    );
\product_2[103]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sel0(50),
      I1 => exponent_gt_expoffset,
      I2 => product_1(103),
      O => \product_2[103]_i_1_n_0\
    );
\product_2[104]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sel0(51),
      I1 => exponent_gt_expoffset,
      I2 => product_1(104),
      O => \product_2[104]_i_1_n_0\
    );
\product_2[105]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sel0(52),
      I1 => exponent_gt_expoffset,
      I2 => product_1(105),
      O => \product_2[105]_i_1_n_0\
    );
\product_2[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \product_reg_n_0_[10]\,
      I1 => exponent_gt_expoffset,
      I2 => product_1(10),
      O => \product_2[10]_i_1_n_0\
    );
\product_2[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \product_reg_n_0_[11]\,
      I1 => exponent_gt_expoffset,
      I2 => product_1(11),
      O => \product_2[11]_i_1_n_0\
    );
\product_2[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \product_reg_n_0_[12]\,
      I1 => exponent_gt_expoffset,
      I2 => product_1(12),
      O => \product_2[12]_i_1_n_0\
    );
\product_2[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \product_reg_n_0_[13]\,
      I1 => exponent_gt_expoffset,
      I2 => product_1(13),
      O => \product_2[13]_i_1_n_0\
    );
\product_2[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \product_reg_n_0_[14]\,
      I1 => exponent_gt_expoffset,
      I2 => product_1(14),
      O => \product_2[14]_i_1_n_0\
    );
\product_2[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \product_reg_n_0_[15]\,
      I1 => exponent_gt_expoffset,
      I2 => product_1(15),
      O => \product_2[15]_i_1_n_0\
    );
\product_2[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \product_reg_n_0_[16]\,
      I1 => exponent_gt_expoffset,
      I2 => product_1(16),
      O => \product_2[16]_i_1_n_0\
    );
\product_2[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \product_reg_n_0_[17]\,
      I1 => exponent_gt_expoffset,
      I2 => product_1(17),
      O => \product_2[17]_i_1_n_0\
    );
\product_2[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \product_reg_n_0_[18]\,
      I1 => exponent_gt_expoffset,
      I2 => product_1(18),
      O => \product_2[18]_i_1_n_0\
    );
\product_2[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \product_reg_n_0_[19]\,
      I1 => exponent_gt_expoffset,
      I2 => product_1(19),
      O => \product_2[19]_i_1_n_0\
    );
\product_2[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \product_reg_n_0_[1]\,
      I1 => exponent_gt_expoffset,
      I2 => product_1(1),
      O => \product_2[1]_i_1_n_0\
    );
\product_2[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \product_reg_n_0_[20]\,
      I1 => exponent_gt_expoffset,
      I2 => product_1(20),
      O => \product_2[20]_i_1_n_0\
    );
\product_2[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \product_reg_n_0_[21]\,
      I1 => exponent_gt_expoffset,
      I2 => product_1(21),
      O => \product_2[21]_i_1_n_0\
    );
\product_2[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \product_reg_n_0_[22]\,
      I1 => exponent_gt_expoffset,
      I2 => product_1(22),
      O => \product_2[22]_i_1_n_0\
    );
\product_2[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \product_reg_n_0_[23]\,
      I1 => exponent_gt_expoffset,
      I2 => product_1(23),
      O => \product_2[23]_i_1_n_0\
    );
\product_2[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \product_reg_n_0_[24]\,
      I1 => exponent_gt_expoffset,
      I2 => product_1(24),
      O => \product_2[24]_i_1_n_0\
    );
\product_2[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \product_reg_n_0_[25]\,
      I1 => exponent_gt_expoffset,
      I2 => product_1(25),
      O => \product_2[25]_i_1_n_0\
    );
\product_2[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \product_reg_n_0_[26]\,
      I1 => exponent_gt_expoffset,
      I2 => product_1(26),
      O => \product_2[26]_i_1_n_0\
    );
\product_2[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \product_reg_n_0_[27]\,
      I1 => exponent_gt_expoffset,
      I2 => product_1(27),
      O => \product_2[27]_i_1_n_0\
    );
\product_2[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \product_reg_n_0_[28]\,
      I1 => exponent_gt_expoffset,
      I2 => product_1(28),
      O => \product_2[28]_i_1_n_0\
    );
\product_2[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \product_reg_n_0_[29]\,
      I1 => exponent_gt_expoffset,
      I2 => product_1(29),
      O => \product_2[29]_i_1_n_0\
    );
\product_2[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \product_reg_n_0_[2]\,
      I1 => exponent_gt_expoffset,
      I2 => product_1(2),
      O => \product_2[2]_i_1_n_0\
    );
\product_2[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \product_reg_n_0_[30]\,
      I1 => exponent_gt_expoffset,
      I2 => product_1(30),
      O => \product_2[30]_i_1_n_0\
    );
\product_2[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \product_reg_n_0_[31]\,
      I1 => exponent_gt_expoffset,
      I2 => product_1(31),
      O => \product_2[31]_i_1_n_0\
    );
\product_2[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \product_reg_n_0_[32]\,
      I1 => exponent_gt_expoffset,
      I2 => product_1(32),
      O => \product_2[32]_i_1_n_0\
    );
\product_2[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \product_reg_n_0_[33]\,
      I1 => exponent_gt_expoffset,
      I2 => product_1(33),
      O => \product_2[33]_i_1_n_0\
    );
\product_2[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \product_reg_n_0_[34]\,
      I1 => exponent_gt_expoffset,
      I2 => product_1(34),
      O => \product_2[34]_i_1_n_0\
    );
\product_2[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \product_reg_n_0_[35]\,
      I1 => exponent_gt_expoffset,
      I2 => product_1(35),
      O => \product_2[35]_i_1_n_0\
    );
\product_2[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \product_reg_n_0_[36]\,
      I1 => exponent_gt_expoffset,
      I2 => product_1(36),
      O => \product_2[36]_i_1_n_0\
    );
\product_2[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \product_reg_n_0_[37]\,
      I1 => exponent_gt_expoffset,
      I2 => product_1(37),
      O => \product_2[37]_i_1_n_0\
    );
\product_2[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \product_reg_n_0_[38]\,
      I1 => exponent_gt_expoffset,
      I2 => product_1(38),
      O => \product_2[38]_i_1_n_0\
    );
\product_2[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \product_reg_n_0_[39]\,
      I1 => exponent_gt_expoffset,
      I2 => product_1(39),
      O => \product_2[39]_i_1_n_0\
    );
\product_2[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \product_reg_n_0_[3]\,
      I1 => exponent_gt_expoffset,
      I2 => product_1(3),
      O => \product_2[3]_i_1_n_0\
    );
\product_2[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \product_reg_n_0_[40]\,
      I1 => exponent_gt_expoffset,
      I2 => product_1(40),
      O => \product_2[40]_i_1_n_0\
    );
\product_2[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \product_reg_n_0_[41]\,
      I1 => exponent_gt_expoffset,
      I2 => product_1(41),
      O => \product_2[41]_i_1_n_0\
    );
\product_2[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \product_reg_n_0_[42]\,
      I1 => exponent_gt_expoffset,
      I2 => product_1(42),
      O => \product_2[42]_i_1_n_0\
    );
\product_2[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \product_reg_n_0_[43]\,
      I1 => exponent_gt_expoffset,
      I2 => product_1(43),
      O => \product_2[43]_i_1_n_0\
    );
\product_2[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \product_reg_n_0_[44]\,
      I1 => exponent_gt_expoffset,
      I2 => product_1(44),
      O => \product_2[44]_i_1_n_0\
    );
\product_2[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \product_reg_n_0_[45]\,
      I1 => exponent_gt_expoffset,
      I2 => product_1(45),
      O => \product_2[45]_i_1_n_0\
    );
\product_2[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \product_reg_n_0_[46]\,
      I1 => exponent_gt_expoffset,
      I2 => product_1(46),
      O => \product_2[46]_i_1_n_0\
    );
\product_2[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \product_reg_n_0_[47]\,
      I1 => exponent_gt_expoffset,
      I2 => product_1(47),
      O => \product_2[47]_i_1_n_0\
    );
\product_2[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \product_reg_n_0_[48]\,
      I1 => exponent_gt_expoffset,
      I2 => product_1(48),
      O => \product_2[48]_i_1_n_0\
    );
\product_2[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \product_reg_n_0_[49]\,
      I1 => exponent_gt_expoffset,
      I2 => product_1(49),
      O => \product_2[49]_i_1_n_0\
    );
\product_2[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \product_reg_n_0_[4]\,
      I1 => exponent_gt_expoffset,
      I2 => product_1(4),
      O => \product_2[4]_i_1_n_0\
    );
\product_2[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \product_reg_n_0_[50]\,
      I1 => exponent_gt_expoffset,
      I2 => product_1(50),
      O => \product_2[50]_i_1_n_0\
    );
\product_2[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \product_reg_n_0_[51]\,
      I1 => exponent_gt_expoffset,
      I2 => product_1(51),
      O => \product_2[51]_i_1_n_0\
    );
\product_2[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \product_reg_n_0_[52]\,
      I1 => exponent_gt_expoffset,
      I2 => product_1(52),
      O => \product_2[52]_i_1_n_0\
    );
\product_2[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sel0(0),
      I1 => exponent_gt_expoffset,
      I2 => product_1(53),
      O => \product_2[53]_i_1_n_0\
    );
\product_2[54]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sel0(1),
      I1 => exponent_gt_expoffset,
      I2 => product_1(54),
      O => \product_2[54]_i_1_n_0\
    );
\product_2[55]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sel0(2),
      I1 => exponent_gt_expoffset,
      I2 => product_1(55),
      O => \product_2[55]_i_1_n_0\
    );
\product_2[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sel0(3),
      I1 => exponent_gt_expoffset,
      I2 => product_1(56),
      O => \product_2[56]_i_1_n_0\
    );
\product_2[57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sel0(4),
      I1 => exponent_gt_expoffset,
      I2 => product_1(57),
      O => \product_2[57]_i_1_n_0\
    );
\product_2[58]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sel0(5),
      I1 => exponent_gt_expoffset,
      I2 => product_1(58),
      O => \product_2[58]_i_1_n_0\
    );
\product_2[59]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sel0(6),
      I1 => exponent_gt_expoffset,
      I2 => product_1(59),
      O => \product_2[59]_i_1_n_0\
    );
\product_2[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \product_reg_n_0_[5]\,
      I1 => exponent_gt_expoffset,
      I2 => product_1(5),
      O => \product_2[5]_i_1_n_0\
    );
\product_2[60]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sel0(7),
      I1 => exponent_gt_expoffset,
      I2 => product_1(60),
      O => \product_2[60]_i_1_n_0\
    );
\product_2[61]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sel0(8),
      I1 => exponent_gt_expoffset,
      I2 => product_1(61),
      O => \product_2[61]_i_1_n_0\
    );
\product_2[62]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sel0(9),
      I1 => exponent_gt_expoffset,
      I2 => product_1(62),
      O => \product_2[62]_i_1_n_0\
    );
\product_2[63]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sel0(10),
      I1 => exponent_gt_expoffset,
      I2 => product_1(63),
      O => \product_2[63]_i_1_n_0\
    );
\product_2[64]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sel0(11),
      I1 => exponent_gt_expoffset,
      I2 => product_1(64),
      O => \product_2[64]_i_1_n_0\
    );
\product_2[65]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sel0(12),
      I1 => exponent_gt_expoffset,
      I2 => product_1(65),
      O => \product_2[65]_i_1_n_0\
    );
\product_2[66]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sel0(13),
      I1 => exponent_gt_expoffset,
      I2 => product_1(66),
      O => \product_2[66]_i_1_n_0\
    );
\product_2[67]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sel0(14),
      I1 => exponent_gt_expoffset,
      I2 => product_1(67),
      O => \product_2[67]_i_1_n_0\
    );
\product_2[68]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sel0(15),
      I1 => exponent_gt_expoffset,
      I2 => product_1(68),
      O => \product_2[68]_i_1_n_0\
    );
\product_2[69]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sel0(16),
      I1 => exponent_gt_expoffset,
      I2 => product_1(69),
      O => \product_2[69]_i_1_n_0\
    );
\product_2[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \product_reg_n_0_[6]\,
      I1 => exponent_gt_expoffset,
      I2 => product_1(6),
      O => \product_2[6]_i_1_n_0\
    );
\product_2[70]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sel0(17),
      I1 => exponent_gt_expoffset,
      I2 => product_1(70),
      O => \product_2[70]_i_1_n_0\
    );
\product_2[71]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sel0(18),
      I1 => exponent_gt_expoffset,
      I2 => product_1(71),
      O => \product_2[71]_i_1_n_0\
    );
\product_2[72]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sel0(19),
      I1 => exponent_gt_expoffset,
      I2 => product_1(72),
      O => \product_2[72]_i_1_n_0\
    );
\product_2[73]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sel0(20),
      I1 => exponent_gt_expoffset,
      I2 => product_1(73),
      O => \product_2[73]_i_1_n_0\
    );
\product_2[74]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sel0(21),
      I1 => exponent_gt_expoffset,
      I2 => product_1(74),
      O => \product_2[74]_i_1_n_0\
    );
\product_2[75]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sel0(22),
      I1 => exponent_gt_expoffset,
      I2 => product_1(75),
      O => \product_2[75]_i_1_n_0\
    );
\product_2[76]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sel0(23),
      I1 => exponent_gt_expoffset,
      I2 => product_1(76),
      O => \product_2[76]_i_1_n_0\
    );
\product_2[77]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sel0(24),
      I1 => exponent_gt_expoffset,
      I2 => product_1(77),
      O => \product_2[77]_i_1_n_0\
    );
\product_2[78]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sel0(25),
      I1 => exponent_gt_expoffset,
      I2 => product_1(78),
      O => \product_2[78]_i_1_n_0\
    );
\product_2[79]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sel0(26),
      I1 => exponent_gt_expoffset,
      I2 => product_1(79),
      O => \product_2[79]_i_1_n_0\
    );
\product_2[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \product_reg_n_0_[7]\,
      I1 => exponent_gt_expoffset,
      I2 => product_1(7),
      O => \product_2[7]_i_1_n_0\
    );
\product_2[80]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sel0(27),
      I1 => exponent_gt_expoffset,
      I2 => product_1(80),
      O => \product_2[80]_i_1_n_0\
    );
\product_2[81]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sel0(28),
      I1 => exponent_gt_expoffset,
      I2 => product_1(81),
      O => \product_2[81]_i_1_n_0\
    );
\product_2[82]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sel0(29),
      I1 => exponent_gt_expoffset,
      I2 => product_1(82),
      O => \product_2[82]_i_1_n_0\
    );
\product_2[83]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sel0(30),
      I1 => exponent_gt_expoffset,
      I2 => product_1(83),
      O => \product_2[83]_i_1_n_0\
    );
\product_2[84]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sel0(31),
      I1 => exponent_gt_expoffset,
      I2 => product_1(84),
      O => \product_2[84]_i_1_n_0\
    );
\product_2[85]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sel0(32),
      I1 => exponent_gt_expoffset,
      I2 => product_1(85),
      O => \product_2[85]_i_1_n_0\
    );
\product_2[86]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sel0(33),
      I1 => exponent_gt_expoffset,
      I2 => product_1(86),
      O => \product_2[86]_i_1_n_0\
    );
\product_2[87]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sel0(34),
      I1 => exponent_gt_expoffset,
      I2 => product_1(87),
      O => \product_2[87]_i_1_n_0\
    );
\product_2[88]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sel0(35),
      I1 => exponent_gt_expoffset,
      I2 => product_1(88),
      O => \product_2[88]_i_1_n_0\
    );
\product_2[89]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sel0(36),
      I1 => exponent_gt_expoffset,
      I2 => product_1(89),
      O => \product_2[89]_i_1_n_0\
    );
\product_2[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \product_reg_n_0_[8]\,
      I1 => exponent_gt_expoffset,
      I2 => product_1(8),
      O => \product_2[8]_i_1_n_0\
    );
\product_2[90]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sel0(37),
      I1 => exponent_gt_expoffset,
      I2 => product_1(90),
      O => \product_2[90]_i_1_n_0\
    );
\product_2[91]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sel0(38),
      I1 => exponent_gt_expoffset,
      I2 => product_1(91),
      O => \product_2[91]_i_1_n_0\
    );
\product_2[92]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sel0(39),
      I1 => exponent_gt_expoffset,
      I2 => product_1(92),
      O => \product_2[92]_i_1_n_0\
    );
\product_2[93]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sel0(40),
      I1 => exponent_gt_expoffset,
      I2 => product_1(93),
      O => \product_2[93]_i_1_n_0\
    );
\product_2[94]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sel0(41),
      I1 => exponent_gt_expoffset,
      I2 => product_1(94),
      O => \product_2[94]_i_1_n_0\
    );
\product_2[95]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sel0(42),
      I1 => exponent_gt_expoffset,
      I2 => product_1(95),
      O => \product_2[95]_i_1_n_0\
    );
\product_2[96]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sel0(43),
      I1 => exponent_gt_expoffset,
      I2 => product_1(96),
      O => \product_2[96]_i_1_n_0\
    );
\product_2[97]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sel0(44),
      I1 => exponent_gt_expoffset,
      I2 => product_1(97),
      O => \product_2[97]_i_1_n_0\
    );
\product_2[98]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sel0(45),
      I1 => exponent_gt_expoffset,
      I2 => product_1(98),
      O => \product_2[98]_i_1_n_0\
    );
\product_2[99]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sel0(46),
      I1 => exponent_gt_expoffset,
      I2 => product_1(99),
      O => \product_2[99]_i_1_n_0\
    );
\product_2[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \product_reg_n_0_[9]\,
      I1 => exponent_gt_expoffset,
      I2 => product_1(9),
      O => \product_2[9]_i_1_n_0\
    );
\product_2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_2[0]_i_1_n_0\,
      Q => product_2(0),
      R => rst
    );
\product_2_reg[100]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_2[100]_i_1_n_0\,
      Q => product_2(100),
      R => rst
    );
\product_2_reg[101]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_2[101]_i_1_n_0\,
      Q => product_2(101),
      R => rst
    );
\product_2_reg[102]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_2[102]_i_1_n_0\,
      Q => product_2(102),
      R => rst
    );
\product_2_reg[103]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_2[103]_i_1_n_0\,
      Q => product_2(103),
      R => rst
    );
\product_2_reg[104]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_2[104]_i_1_n_0\,
      Q => product_2(104),
      R => rst
    );
\product_2_reg[105]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_2[105]_i_1_n_0\,
      Q => product_2(105),
      R => rst
    );
\product_2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_2[10]_i_1_n_0\,
      Q => product_2(10),
      R => rst
    );
\product_2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_2[11]_i_1_n_0\,
      Q => product_2(11),
      R => rst
    );
\product_2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_2[12]_i_1_n_0\,
      Q => product_2(12),
      R => rst
    );
\product_2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_2[13]_i_1_n_0\,
      Q => product_2(13),
      R => rst
    );
\product_2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_2[14]_i_1_n_0\,
      Q => product_2(14),
      R => rst
    );
\product_2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_2[15]_i_1_n_0\,
      Q => product_2(15),
      R => rst
    );
\product_2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_2[16]_i_1_n_0\,
      Q => product_2(16),
      R => rst
    );
\product_2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_2[17]_i_1_n_0\,
      Q => product_2(17),
      R => rst
    );
\product_2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_2[18]_i_1_n_0\,
      Q => product_2(18),
      R => rst
    );
\product_2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_2[19]_i_1_n_0\,
      Q => product_2(19),
      R => rst
    );
\product_2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_2[1]_i_1_n_0\,
      Q => product_2(1),
      R => rst
    );
\product_2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_2[20]_i_1_n_0\,
      Q => product_2(20),
      R => rst
    );
\product_2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_2[21]_i_1_n_0\,
      Q => product_2(21),
      R => rst
    );
\product_2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_2[22]_i_1_n_0\,
      Q => product_2(22),
      R => rst
    );
\product_2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_2[23]_i_1_n_0\,
      Q => product_2(23),
      R => rst
    );
\product_2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_2[24]_i_1_n_0\,
      Q => product_2(24),
      R => rst
    );
\product_2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_2[25]_i_1_n_0\,
      Q => product_2(25),
      R => rst
    );
\product_2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_2[26]_i_1_n_0\,
      Q => product_2(26),
      R => rst
    );
\product_2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_2[27]_i_1_n_0\,
      Q => product_2(27),
      R => rst
    );
\product_2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_2[28]_i_1_n_0\,
      Q => product_2(28),
      R => rst
    );
\product_2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_2[29]_i_1_n_0\,
      Q => product_2(29),
      R => rst
    );
\product_2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_2[2]_i_1_n_0\,
      Q => product_2(2),
      R => rst
    );
\product_2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_2[30]_i_1_n_0\,
      Q => product_2(30),
      R => rst
    );
\product_2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_2[31]_i_1_n_0\,
      Q => product_2(31),
      R => rst
    );
\product_2_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_2[32]_i_1_n_0\,
      Q => product_2(32),
      R => rst
    );
\product_2_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_2[33]_i_1_n_0\,
      Q => product_2(33),
      R => rst
    );
\product_2_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_2[34]_i_1_n_0\,
      Q => product_2(34),
      R => rst
    );
\product_2_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_2[35]_i_1_n_0\,
      Q => product_2(35),
      R => rst
    );
\product_2_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_2[36]_i_1_n_0\,
      Q => product_2(36),
      R => rst
    );
\product_2_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_2[37]_i_1_n_0\,
      Q => product_2(37),
      R => rst
    );
\product_2_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_2[38]_i_1_n_0\,
      Q => product_2(38),
      R => rst
    );
\product_2_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_2[39]_i_1_n_0\,
      Q => product_2(39),
      R => rst
    );
\product_2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_2[3]_i_1_n_0\,
      Q => product_2(3),
      R => rst
    );
\product_2_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_2[40]_i_1_n_0\,
      Q => product_2(40),
      R => rst
    );
\product_2_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_2[41]_i_1_n_0\,
      Q => product_2(41),
      R => rst
    );
\product_2_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_2[42]_i_1_n_0\,
      Q => product_2(42),
      R => rst
    );
\product_2_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_2[43]_i_1_n_0\,
      Q => product_2(43),
      R => rst
    );
\product_2_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_2[44]_i_1_n_0\,
      Q => product_2(44),
      R => rst
    );
\product_2_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_2[45]_i_1_n_0\,
      Q => product_2(45),
      R => rst
    );
\product_2_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_2[46]_i_1_n_0\,
      Q => product_2(46),
      R => rst
    );
\product_2_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_2[47]_i_1_n_0\,
      Q => product_2(47),
      R => rst
    );
\product_2_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_2[48]_i_1_n_0\,
      Q => product_2(48),
      R => rst
    );
\product_2_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_2[49]_i_1_n_0\,
      Q => product_2(49),
      R => rst
    );
\product_2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_2[4]_i_1_n_0\,
      Q => product_2(4),
      R => rst
    );
\product_2_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_2[50]_i_1_n_0\,
      Q => product_2(50),
      R => rst
    );
\product_2_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_2[51]_i_1_n_0\,
      Q => product_2(51),
      R => rst
    );
\product_2_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_2[52]_i_1_n_0\,
      Q => product_2(52),
      R => rst
    );
\product_2_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_2[53]_i_1_n_0\,
      Q => product_2(53),
      R => rst
    );
\product_2_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_2[54]_i_1_n_0\,
      Q => product_2(54),
      R => rst
    );
\product_2_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_2[55]_i_1_n_0\,
      Q => product_2(55),
      R => rst
    );
\product_2_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_2[56]_i_1_n_0\,
      Q => product_2(56),
      R => rst
    );
\product_2_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_2[57]_i_1_n_0\,
      Q => product_2(57),
      R => rst
    );
\product_2_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_2[58]_i_1_n_0\,
      Q => product_2(58),
      R => rst
    );
\product_2_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_2[59]_i_1_n_0\,
      Q => product_2(59),
      R => rst
    );
\product_2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_2[5]_i_1_n_0\,
      Q => product_2(5),
      R => rst
    );
\product_2_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_2[60]_i_1_n_0\,
      Q => product_2(60),
      R => rst
    );
\product_2_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_2[61]_i_1_n_0\,
      Q => product_2(61),
      R => rst
    );
\product_2_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_2[62]_i_1_n_0\,
      Q => product_2(62),
      R => rst
    );
\product_2_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_2[63]_i_1_n_0\,
      Q => product_2(63),
      R => rst
    );
\product_2_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_2[64]_i_1_n_0\,
      Q => product_2(64),
      R => rst
    );
\product_2_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_2[65]_i_1_n_0\,
      Q => product_2(65),
      R => rst
    );
\product_2_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_2[66]_i_1_n_0\,
      Q => product_2(66),
      R => rst
    );
\product_2_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_2[67]_i_1_n_0\,
      Q => product_2(67),
      R => rst
    );
\product_2_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_2[68]_i_1_n_0\,
      Q => product_2(68),
      R => rst
    );
\product_2_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_2[69]_i_1_n_0\,
      Q => product_2(69),
      R => rst
    );
\product_2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_2[6]_i_1_n_0\,
      Q => product_2(6),
      R => rst
    );
\product_2_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_2[70]_i_1_n_0\,
      Q => product_2(70),
      R => rst
    );
\product_2_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_2[71]_i_1_n_0\,
      Q => product_2(71),
      R => rst
    );
\product_2_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_2[72]_i_1_n_0\,
      Q => product_2(72),
      R => rst
    );
\product_2_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_2[73]_i_1_n_0\,
      Q => product_2(73),
      R => rst
    );
\product_2_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_2[74]_i_1_n_0\,
      Q => product_2(74),
      R => rst
    );
\product_2_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_2[75]_i_1_n_0\,
      Q => product_2(75),
      R => rst
    );
\product_2_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_2[76]_i_1_n_0\,
      Q => product_2(76),
      R => rst
    );
\product_2_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_2[77]_i_1_n_0\,
      Q => product_2(77),
      R => rst
    );
\product_2_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_2[78]_i_1_n_0\,
      Q => product_2(78),
      R => rst
    );
\product_2_reg[79]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_2[79]_i_1_n_0\,
      Q => product_2(79),
      R => rst
    );
\product_2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_2[7]_i_1_n_0\,
      Q => product_2(7),
      R => rst
    );
\product_2_reg[80]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_2[80]_i_1_n_0\,
      Q => product_2(80),
      R => rst
    );
\product_2_reg[81]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_2[81]_i_1_n_0\,
      Q => product_2(81),
      R => rst
    );
\product_2_reg[82]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_2[82]_i_1_n_0\,
      Q => product_2(82),
      R => rst
    );
\product_2_reg[83]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_2[83]_i_1_n_0\,
      Q => product_2(83),
      R => rst
    );
\product_2_reg[84]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_2[84]_i_1_n_0\,
      Q => product_2(84),
      R => rst
    );
\product_2_reg[85]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_2[85]_i_1_n_0\,
      Q => product_2(85),
      R => rst
    );
\product_2_reg[86]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_2[86]_i_1_n_0\,
      Q => product_2(86),
      R => rst
    );
\product_2_reg[87]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_2[87]_i_1_n_0\,
      Q => product_2(87),
      R => rst
    );
\product_2_reg[88]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_2[88]_i_1_n_0\,
      Q => product_2(88),
      R => rst
    );
\product_2_reg[89]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_2[89]_i_1_n_0\,
      Q => product_2(89),
      R => rst
    );
\product_2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_2[8]_i_1_n_0\,
      Q => product_2(8),
      R => rst
    );
\product_2_reg[90]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_2[90]_i_1_n_0\,
      Q => product_2(90),
      R => rst
    );
\product_2_reg[91]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_2[91]_i_1_n_0\,
      Q => product_2(91),
      R => rst
    );
\product_2_reg[92]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_2[92]_i_1_n_0\,
      Q => product_2(92),
      R => rst
    );
\product_2_reg[93]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_2[93]_i_1_n_0\,
      Q => product_2(93),
      R => rst
    );
\product_2_reg[94]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_2[94]_i_1_n_0\,
      Q => product_2(94),
      R => rst
    );
\product_2_reg[95]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_2[95]_i_1_n_0\,
      Q => product_2(95),
      R => rst
    );
\product_2_reg[96]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_2[96]_i_1_n_0\,
      Q => product_2(96),
      R => rst
    );
\product_2_reg[97]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_2[97]_i_1_n_0\,
      Q => product_2(97),
      R => rst
    );
\product_2_reg[98]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_2[98]_i_1_n_0\,
      Q => product_2(98),
      R => rst
    );
\product_2_reg[99]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_2[99]_i_1_n_0\,
      Q => product_2(99),
      R => rst
    );
\product_2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_2[9]_i_1_n_0\,
      Q => product_2(9),
      R => rst
    );
\product_3[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => product_2(0),
      I1 => product_shift_2(0),
      O => \product_3[0]_i_1_n_0\
    );
\product_3[100]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_2(99),
      I1 => product_shift_2(0),
      I2 => product_2(100),
      O => \product_3[100]_i_1_n_0\
    );
\product_3[101]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_2(100),
      I1 => product_shift_2(0),
      I2 => product_2(101),
      O => \product_3[101]_i_1_n_0\
    );
\product_3[102]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_2(101),
      I1 => product_shift_2(0),
      I2 => product_2(102),
      O => \product_3[102]_i_1_n_0\
    );
\product_3[103]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_2(102),
      I1 => product_shift_2(0),
      I2 => product_2(103),
      O => \product_3[103]_i_1_n_0\
    );
\product_3[104]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_2(103),
      I1 => product_shift_2(0),
      I2 => product_2(104),
      O => \product_3[104]_i_1_n_0\
    );
\product_3[105]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_2(104),
      I1 => product_shift_2(0),
      I2 => product_2(105),
      O => \product_3[105]_i_1_n_0\
    );
\product_3[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_2(9),
      I1 => product_shift_2(0),
      I2 => product_2(10),
      O => \product_3[10]_i_1_n_0\
    );
\product_3[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_2(10),
      I1 => product_shift_2(0),
      I2 => product_2(11),
      O => \product_3[11]_i_1_n_0\
    );
\product_3[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_2(11),
      I1 => product_shift_2(0),
      I2 => product_2(12),
      O => \product_3[12]_i_1_n_0\
    );
\product_3[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_2(12),
      I1 => product_shift_2(0),
      I2 => product_2(13),
      O => \product_3[13]_i_1_n_0\
    );
\product_3[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_2(13),
      I1 => product_shift_2(0),
      I2 => product_2(14),
      O => \product_3[14]_i_1_n_0\
    );
\product_3[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_2(14),
      I1 => product_shift_2(0),
      I2 => product_2(15),
      O => \product_3[15]_i_1_n_0\
    );
\product_3[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_2(15),
      I1 => product_shift_2(0),
      I2 => product_2(16),
      O => \product_3[16]_i_1_n_0\
    );
\product_3[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_2(16),
      I1 => product_shift_2(0),
      I2 => product_2(17),
      O => \product_3[17]_i_1_n_0\
    );
\product_3[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_2(17),
      I1 => product_shift_2(0),
      I2 => product_2(18),
      O => \product_3[18]_i_1_n_0\
    );
\product_3[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_2(18),
      I1 => product_shift_2(0),
      I2 => product_2(19),
      O => \product_3[19]_i_1_n_0\
    );
\product_3[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_2(0),
      I1 => product_shift_2(0),
      I2 => product_2(1),
      O => \product_3[1]_i_1_n_0\
    );
\product_3[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_2(19),
      I1 => product_shift_2(0),
      I2 => product_2(20),
      O => \product_3[20]_i_1_n_0\
    );
\product_3[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_2(20),
      I1 => product_shift_2(0),
      I2 => product_2(21),
      O => \product_3[21]_i_1_n_0\
    );
\product_3[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_2(21),
      I1 => product_shift_2(0),
      I2 => product_2(22),
      O => \product_3[22]_i_1_n_0\
    );
\product_3[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_2(22),
      I1 => product_shift_2(0),
      I2 => product_2(23),
      O => \product_3[23]_i_1_n_0\
    );
\product_3[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_2(23),
      I1 => product_shift_2(0),
      I2 => product_2(24),
      O => \product_3[24]_i_1_n_0\
    );
\product_3[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_2(24),
      I1 => product_shift_2(0),
      I2 => product_2(25),
      O => \product_3[25]_i_1_n_0\
    );
\product_3[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_2(25),
      I1 => product_shift_2(0),
      I2 => product_2(26),
      O => \product_3[26]_i_1_n_0\
    );
\product_3[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_2(26),
      I1 => product_shift_2(0),
      I2 => product_2(27),
      O => \product_3[27]_i_1_n_0\
    );
\product_3[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_2(27),
      I1 => product_shift_2(0),
      I2 => product_2(28),
      O => \product_3[28]_i_1_n_0\
    );
\product_3[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_2(28),
      I1 => product_shift_2(0),
      I2 => product_2(29),
      O => \product_3[29]_i_1_n_0\
    );
\product_3[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_2(1),
      I1 => product_shift_2(0),
      I2 => product_2(2),
      O => \product_3[2]_i_1_n_0\
    );
\product_3[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_2(29),
      I1 => product_shift_2(0),
      I2 => product_2(30),
      O => \product_3[30]_i_1_n_0\
    );
\product_3[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_2(30),
      I1 => product_shift_2(0),
      I2 => product_2(31),
      O => \product_3[31]_i_1_n_0\
    );
\product_3[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_2(31),
      I1 => product_shift_2(0),
      I2 => product_2(32),
      O => \product_3[32]_i_1_n_0\
    );
\product_3[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_2(32),
      I1 => product_shift_2(0),
      I2 => product_2(33),
      O => \product_3[33]_i_1_n_0\
    );
\product_3[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_2(33),
      I1 => product_shift_2(0),
      I2 => product_2(34),
      O => \product_3[34]_i_1_n_0\
    );
\product_3[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_2(34),
      I1 => product_shift_2(0),
      I2 => product_2(35),
      O => \product_3[35]_i_1_n_0\
    );
\product_3[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_2(35),
      I1 => product_shift_2(0),
      I2 => product_2(36),
      O => \product_3[36]_i_1_n_0\
    );
\product_3[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_2(36),
      I1 => product_shift_2(0),
      I2 => product_2(37),
      O => \product_3[37]_i_1_n_0\
    );
\product_3[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_2(37),
      I1 => product_shift_2(0),
      I2 => product_2(38),
      O => \product_3[38]_i_1_n_0\
    );
\product_3[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_2(38),
      I1 => product_shift_2(0),
      I2 => product_2(39),
      O => \product_3[39]_i_1_n_0\
    );
\product_3[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_2(2),
      I1 => product_shift_2(0),
      I2 => product_2(3),
      O => \product_3[3]_i_1_n_0\
    );
\product_3[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_2(39),
      I1 => product_shift_2(0),
      I2 => product_2(40),
      O => \product_3[40]_i_1_n_0\
    );
\product_3[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_2(40),
      I1 => product_shift_2(0),
      I2 => product_2(41),
      O => \product_3[41]_i_1_n_0\
    );
\product_3[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_2(41),
      I1 => product_shift_2(0),
      I2 => product_2(42),
      O => \product_3[42]_i_1_n_0\
    );
\product_3[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_2(42),
      I1 => product_shift_2(0),
      I2 => product_2(43),
      O => \product_3[43]_i_1_n_0\
    );
\product_3[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_2(43),
      I1 => product_shift_2(0),
      I2 => product_2(44),
      O => \product_3[44]_i_1_n_0\
    );
\product_3[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_2(44),
      I1 => product_shift_2(0),
      I2 => product_2(45),
      O => \product_3[45]_i_1_n_0\
    );
\product_3[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_2(45),
      I1 => product_shift_2(0),
      I2 => product_2(46),
      O => \product_3[46]_i_1_n_0\
    );
\product_3[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_2(46),
      I1 => product_shift_2(0),
      I2 => product_2(47),
      O => \product_3[47]_i_1_n_0\
    );
\product_3[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_2(47),
      I1 => product_shift_2(0),
      I2 => product_2(48),
      O => \product_3[48]_i_1_n_0\
    );
\product_3[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_2(48),
      I1 => product_shift_2(0),
      I2 => product_2(49),
      O => \product_3[49]_i_1_n_0\
    );
\product_3[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_2(3),
      I1 => product_shift_2(0),
      I2 => product_2(4),
      O => \product_3[4]_i_1_n_0\
    );
\product_3[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_2(49),
      I1 => product_shift_2(0),
      I2 => product_2(50),
      O => \product_3[50]_i_1_n_0\
    );
\product_3[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_2(50),
      I1 => product_shift_2(0),
      I2 => product_2(51),
      O => \product_3[51]_i_1_n_0\
    );
\product_3[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_2(51),
      I1 => product_shift_2(0),
      I2 => product_2(52),
      O => \product_3[52]_i_1_n_0\
    );
\product_3[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_2(52),
      I1 => product_shift_2(0),
      I2 => product_2(53),
      O => \product_3[53]_i_1_n_0\
    );
\product_3[54]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_2(53),
      I1 => product_shift_2(0),
      I2 => product_2(54),
      O => \product_3[54]_i_1_n_0\
    );
\product_3[55]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_2(54),
      I1 => product_shift_2(0),
      I2 => product_2(55),
      O => \product_3[55]_i_1_n_0\
    );
\product_3[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_2(55),
      I1 => product_shift_2(0),
      I2 => product_2(56),
      O => \product_3[56]_i_1_n_0\
    );
\product_3[57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_2(56),
      I1 => product_shift_2(0),
      I2 => product_2(57),
      O => \product_3[57]_i_1_n_0\
    );
\product_3[58]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_2(57),
      I1 => product_shift_2(0),
      I2 => product_2(58),
      O => \product_3[58]_i_1_n_0\
    );
\product_3[59]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_2(58),
      I1 => product_shift_2(0),
      I2 => product_2(59),
      O => \product_3[59]_i_1_n_0\
    );
\product_3[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_2(4),
      I1 => product_shift_2(0),
      I2 => product_2(5),
      O => \product_3[5]_i_1_n_0\
    );
\product_3[60]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_2(59),
      I1 => product_shift_2(0),
      I2 => product_2(60),
      O => \product_3[60]_i_1_n_0\
    );
\product_3[61]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_2(60),
      I1 => product_shift_2(0),
      I2 => product_2(61),
      O => \product_3[61]_i_1_n_0\
    );
\product_3[62]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_2(61),
      I1 => product_shift_2(0),
      I2 => product_2(62),
      O => \product_3[62]_i_1_n_0\
    );
\product_3[63]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_2(62),
      I1 => product_shift_2(0),
      I2 => product_2(63),
      O => \product_3[63]_i_1_n_0\
    );
\product_3[64]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_2(63),
      I1 => product_shift_2(0),
      I2 => product_2(64),
      O => \product_3[64]_i_1_n_0\
    );
\product_3[65]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_2(64),
      I1 => product_shift_2(0),
      I2 => product_2(65),
      O => \product_3[65]_i_1_n_0\
    );
\product_3[66]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_2(65),
      I1 => product_shift_2(0),
      I2 => product_2(66),
      O => \product_3[66]_i_1_n_0\
    );
\product_3[67]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_2(66),
      I1 => product_shift_2(0),
      I2 => product_2(67),
      O => \product_3[67]_i_1_n_0\
    );
\product_3[68]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_2(67),
      I1 => product_shift_2(0),
      I2 => product_2(68),
      O => \product_3[68]_i_1_n_0\
    );
\product_3[69]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_2(68),
      I1 => product_shift_2(0),
      I2 => product_2(69),
      O => \product_3[69]_i_1_n_0\
    );
\product_3[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_2(5),
      I1 => product_shift_2(0),
      I2 => product_2(6),
      O => \product_3[6]_i_1_n_0\
    );
\product_3[70]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_2(69),
      I1 => product_shift_2(0),
      I2 => product_2(70),
      O => \product_3[70]_i_1_n_0\
    );
\product_3[71]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_2(70),
      I1 => product_shift_2(0),
      I2 => product_2(71),
      O => \product_3[71]_i_1_n_0\
    );
\product_3[72]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_2(71),
      I1 => product_shift_2(0),
      I2 => product_2(72),
      O => \product_3[72]_i_1_n_0\
    );
\product_3[73]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_2(72),
      I1 => product_shift_2(0),
      I2 => product_2(73),
      O => \product_3[73]_i_1_n_0\
    );
\product_3[74]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_2(73),
      I1 => product_shift_2(0),
      I2 => product_2(74),
      O => \product_3[74]_i_1_n_0\
    );
\product_3[75]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_2(74),
      I1 => product_shift_2(0),
      I2 => product_2(75),
      O => \product_3[75]_i_1_n_0\
    );
\product_3[76]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_2(75),
      I1 => product_shift_2(0),
      I2 => product_2(76),
      O => \product_3[76]_i_1_n_0\
    );
\product_3[77]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_2(76),
      I1 => product_shift_2(0),
      I2 => product_2(77),
      O => \product_3[77]_i_1_n_0\
    );
\product_3[78]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_2(77),
      I1 => product_shift_2(0),
      I2 => product_2(78),
      O => \product_3[78]_i_1_n_0\
    );
\product_3[79]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_2(78),
      I1 => product_shift_2(0),
      I2 => product_2(79),
      O => \product_3[79]_i_1_n_0\
    );
\product_3[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_2(6),
      I1 => product_shift_2(0),
      I2 => product_2(7),
      O => \product_3[7]_i_1_n_0\
    );
\product_3[80]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_2(79),
      I1 => product_shift_2(0),
      I2 => product_2(80),
      O => \product_3[80]_i_1_n_0\
    );
\product_3[81]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_2(80),
      I1 => product_shift_2(0),
      I2 => product_2(81),
      O => \product_3[81]_i_1_n_0\
    );
\product_3[82]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_2(81),
      I1 => product_shift_2(0),
      I2 => product_2(82),
      O => \product_3[82]_i_1_n_0\
    );
\product_3[83]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_2(82),
      I1 => product_shift_2(0),
      I2 => product_2(83),
      O => \product_3[83]_i_1_n_0\
    );
\product_3[84]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_2(83),
      I1 => product_shift_2(0),
      I2 => product_2(84),
      O => \product_3[84]_i_1_n_0\
    );
\product_3[85]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_2(84),
      I1 => product_shift_2(0),
      I2 => product_2(85),
      O => \product_3[85]_i_1_n_0\
    );
\product_3[86]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_2(85),
      I1 => product_shift_2(0),
      I2 => product_2(86),
      O => \product_3[86]_i_1_n_0\
    );
\product_3[87]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_2(86),
      I1 => product_shift_2(0),
      I2 => product_2(87),
      O => \product_3[87]_i_1_n_0\
    );
\product_3[88]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_2(87),
      I1 => product_shift_2(0),
      I2 => product_2(88),
      O => \product_3[88]_i_1_n_0\
    );
\product_3[89]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_2(88),
      I1 => product_shift_2(0),
      I2 => product_2(89),
      O => \product_3[89]_i_1_n_0\
    );
\product_3[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_2(7),
      I1 => product_shift_2(0),
      I2 => product_2(8),
      O => \product_3[8]_i_1_n_0\
    );
\product_3[90]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_2(89),
      I1 => product_shift_2(0),
      I2 => product_2(90),
      O => \product_3[90]_i_1_n_0\
    );
\product_3[91]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_2(90),
      I1 => product_shift_2(0),
      I2 => product_2(91),
      O => \product_3[91]_i_1_n_0\
    );
\product_3[92]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_2(91),
      I1 => product_shift_2(0),
      I2 => product_2(92),
      O => \product_3[92]_i_1_n_0\
    );
\product_3[93]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_2(92),
      I1 => product_shift_2(0),
      I2 => product_2(93),
      O => \product_3[93]_i_1_n_0\
    );
\product_3[94]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_2(93),
      I1 => product_shift_2(0),
      I2 => product_2(94),
      O => \product_3[94]_i_1_n_0\
    );
\product_3[95]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_2(94),
      I1 => product_shift_2(0),
      I2 => product_2(95),
      O => \product_3[95]_i_1_n_0\
    );
\product_3[96]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_2(95),
      I1 => product_shift_2(0),
      I2 => product_2(96),
      O => \product_3[96]_i_1_n_0\
    );
\product_3[97]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_2(96),
      I1 => product_shift_2(0),
      I2 => product_2(97),
      O => \product_3[97]_i_1_n_0\
    );
\product_3[98]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_2(97),
      I1 => product_shift_2(0),
      I2 => product_2(98),
      O => \product_3[98]_i_1_n_0\
    );
\product_3[99]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_2(98),
      I1 => product_shift_2(0),
      I2 => product_2(99),
      O => \product_3[99]_i_1_n_0\
    );
\product_3[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_2(8),
      I1 => product_shift_2(0),
      I2 => product_2(9),
      O => \product_3[9]_i_1_n_0\
    );
\product_3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_3[0]_i_1_n_0\,
      Q => product_3(0),
      R => rst
    );
\product_3_reg[100]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_3[100]_i_1_n_0\,
      Q => product_3(100),
      R => rst
    );
\product_3_reg[101]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_3[101]_i_1_n_0\,
      Q => product_3(101),
      R => rst
    );
\product_3_reg[102]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_3[102]_i_1_n_0\,
      Q => product_3(102),
      R => rst
    );
\product_3_reg[103]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_3[103]_i_1_n_0\,
      Q => product_3(103),
      R => rst
    );
\product_3_reg[104]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_3[104]_i_1_n_0\,
      Q => product_3(104),
      R => rst
    );
\product_3_reg[105]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_3[105]_i_1_n_0\,
      Q => product_3(105),
      R => rst
    );
\product_3_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_3[10]_i_1_n_0\,
      Q => product_3(10),
      R => rst
    );
\product_3_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_3[11]_i_1_n_0\,
      Q => product_3(11),
      R => rst
    );
\product_3_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_3[12]_i_1_n_0\,
      Q => product_3(12),
      R => rst
    );
\product_3_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_3[13]_i_1_n_0\,
      Q => product_3(13),
      R => rst
    );
\product_3_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_3[14]_i_1_n_0\,
      Q => product_3(14),
      R => rst
    );
\product_3_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_3[15]_i_1_n_0\,
      Q => product_3(15),
      R => rst
    );
\product_3_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_3[16]_i_1_n_0\,
      Q => product_3(16),
      R => rst
    );
\product_3_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_3[17]_i_1_n_0\,
      Q => product_3(17),
      R => rst
    );
\product_3_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_3[18]_i_1_n_0\,
      Q => product_3(18),
      R => rst
    );
\product_3_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_3[19]_i_1_n_0\,
      Q => product_3(19),
      R => rst
    );
\product_3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_3[1]_i_1_n_0\,
      Q => product_3(1),
      R => rst
    );
\product_3_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_3[20]_i_1_n_0\,
      Q => product_3(20),
      R => rst
    );
\product_3_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_3[21]_i_1_n_0\,
      Q => product_3(21),
      R => rst
    );
\product_3_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_3[22]_i_1_n_0\,
      Q => product_3(22),
      R => rst
    );
\product_3_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_3[23]_i_1_n_0\,
      Q => product_3(23),
      R => rst
    );
\product_3_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_3[24]_i_1_n_0\,
      Q => product_3(24),
      R => rst
    );
\product_3_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_3[25]_i_1_n_0\,
      Q => product_3(25),
      R => rst
    );
\product_3_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_3[26]_i_1_n_0\,
      Q => product_3(26),
      R => rst
    );
\product_3_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_3[27]_i_1_n_0\,
      Q => product_3(27),
      R => rst
    );
\product_3_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_3[28]_i_1_n_0\,
      Q => product_3(28),
      R => rst
    );
\product_3_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_3[29]_i_1_n_0\,
      Q => product_3(29),
      R => rst
    );
\product_3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_3[2]_i_1_n_0\,
      Q => product_3(2),
      R => rst
    );
\product_3_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_3[30]_i_1_n_0\,
      Q => product_3(30),
      R => rst
    );
\product_3_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_3[31]_i_1_n_0\,
      Q => product_3(31),
      R => rst
    );
\product_3_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_3[32]_i_1_n_0\,
      Q => product_3(32),
      R => rst
    );
\product_3_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_3[33]_i_1_n_0\,
      Q => product_3(33),
      R => rst
    );
\product_3_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_3[34]_i_1_n_0\,
      Q => product_3(34),
      R => rst
    );
\product_3_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_3[35]_i_1_n_0\,
      Q => product_3(35),
      R => rst
    );
\product_3_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_3[36]_i_1_n_0\,
      Q => product_3(36),
      R => rst
    );
\product_3_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_3[37]_i_1_n_0\,
      Q => product_3(37),
      R => rst
    );
\product_3_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_3[38]_i_1_n_0\,
      Q => product_3(38),
      R => rst
    );
\product_3_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_3[39]_i_1_n_0\,
      Q => product_3(39),
      R => rst
    );
\product_3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_3[3]_i_1_n_0\,
      Q => product_3(3),
      R => rst
    );
\product_3_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_3[40]_i_1_n_0\,
      Q => product_3(40),
      R => rst
    );
\product_3_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_3[41]_i_1_n_0\,
      Q => product_3(41),
      R => rst
    );
\product_3_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_3[42]_i_1_n_0\,
      Q => product_3(42),
      R => rst
    );
\product_3_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_3[43]_i_1_n_0\,
      Q => product_3(43),
      R => rst
    );
\product_3_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_3[44]_i_1_n_0\,
      Q => product_3(44),
      R => rst
    );
\product_3_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_3[45]_i_1_n_0\,
      Q => product_3(45),
      R => rst
    );
\product_3_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_3[46]_i_1_n_0\,
      Q => product_3(46),
      R => rst
    );
\product_3_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_3[47]_i_1_n_0\,
      Q => product_3(47),
      R => rst
    );
\product_3_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_3[48]_i_1_n_0\,
      Q => product_3(48),
      R => rst
    );
\product_3_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_3[49]_i_1_n_0\,
      Q => product_3(49),
      R => rst
    );
\product_3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_3[4]_i_1_n_0\,
      Q => product_3(4),
      R => rst
    );
\product_3_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_3[50]_i_1_n_0\,
      Q => product_3(50),
      R => rst
    );
\product_3_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_3[51]_i_1_n_0\,
      Q => product_3(51),
      R => rst
    );
\product_3_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_3[52]_i_1_n_0\,
      Q => product_3(52),
      R => rst
    );
\product_3_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_3[53]_i_1_n_0\,
      Q => product_3(53),
      R => rst
    );
\product_3_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_3[54]_i_1_n_0\,
      Q => product_3(54),
      R => rst
    );
\product_3_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_3[55]_i_1_n_0\,
      Q => product_3(55),
      R => rst
    );
\product_3_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_3[56]_i_1_n_0\,
      Q => product_3(56),
      R => rst
    );
\product_3_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_3[57]_i_1_n_0\,
      Q => product_3(57),
      R => rst
    );
\product_3_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_3[58]_i_1_n_0\,
      Q => product_3(58),
      R => rst
    );
\product_3_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_3[59]_i_1_n_0\,
      Q => product_3(59),
      R => rst
    );
\product_3_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_3[5]_i_1_n_0\,
      Q => product_3(5),
      R => rst
    );
\product_3_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_3[60]_i_1_n_0\,
      Q => product_3(60),
      R => rst
    );
\product_3_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_3[61]_i_1_n_0\,
      Q => product_3(61),
      R => rst
    );
\product_3_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_3[62]_i_1_n_0\,
      Q => product_3(62),
      R => rst
    );
\product_3_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_3[63]_i_1_n_0\,
      Q => product_3(63),
      R => rst
    );
\product_3_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_3[64]_i_1_n_0\,
      Q => product_3(64),
      R => rst
    );
\product_3_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_3[65]_i_1_n_0\,
      Q => product_3(65),
      R => rst
    );
\product_3_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_3[66]_i_1_n_0\,
      Q => product_3(66),
      R => rst
    );
\product_3_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_3[67]_i_1_n_0\,
      Q => product_3(67),
      R => rst
    );
\product_3_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_3[68]_i_1_n_0\,
      Q => product_3(68),
      R => rst
    );
\product_3_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_3[69]_i_1_n_0\,
      Q => product_3(69),
      R => rst
    );
\product_3_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_3[6]_i_1_n_0\,
      Q => product_3(6),
      R => rst
    );
\product_3_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_3[70]_i_1_n_0\,
      Q => product_3(70),
      R => rst
    );
\product_3_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_3[71]_i_1_n_0\,
      Q => product_3(71),
      R => rst
    );
\product_3_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_3[72]_i_1_n_0\,
      Q => product_3(72),
      R => rst
    );
\product_3_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_3[73]_i_1_n_0\,
      Q => product_3(73),
      R => rst
    );
\product_3_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_3[74]_i_1_n_0\,
      Q => product_3(74),
      R => rst
    );
\product_3_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_3[75]_i_1_n_0\,
      Q => product_3(75),
      R => rst
    );
\product_3_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_3[76]_i_1_n_0\,
      Q => product_3(76),
      R => rst
    );
\product_3_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_3[77]_i_1_n_0\,
      Q => product_3(77),
      R => rst
    );
\product_3_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_3[78]_i_1_n_0\,
      Q => product_3(78),
      R => rst
    );
\product_3_reg[79]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_3[79]_i_1_n_0\,
      Q => product_3(79),
      R => rst
    );
\product_3_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_3[7]_i_1_n_0\,
      Q => product_3(7),
      R => rst
    );
\product_3_reg[80]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_3[80]_i_1_n_0\,
      Q => product_3(80),
      R => rst
    );
\product_3_reg[81]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_3[81]_i_1_n_0\,
      Q => product_3(81),
      R => rst
    );
\product_3_reg[82]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_3[82]_i_1_n_0\,
      Q => product_3(82),
      R => rst
    );
\product_3_reg[83]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_3[83]_i_1_n_0\,
      Q => product_3(83),
      R => rst
    );
\product_3_reg[84]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_3[84]_i_1_n_0\,
      Q => product_3(84),
      R => rst
    );
\product_3_reg[85]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_3[85]_i_1_n_0\,
      Q => product_3(85),
      R => rst
    );
\product_3_reg[86]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_3[86]_i_1_n_0\,
      Q => product_3(86),
      R => rst
    );
\product_3_reg[87]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_3[87]_i_1_n_0\,
      Q => product_3(87),
      R => rst
    );
\product_3_reg[88]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_3[88]_i_1_n_0\,
      Q => product_3(88),
      R => rst
    );
\product_3_reg[89]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_3[89]_i_1_n_0\,
      Q => product_3(89),
      R => rst
    );
\product_3_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_3[8]_i_1_n_0\,
      Q => product_3(8),
      R => rst
    );
\product_3_reg[90]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_3[90]_i_1_n_0\,
      Q => product_3(90),
      R => rst
    );
\product_3_reg[91]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_3[91]_i_1_n_0\,
      Q => product_3(91),
      R => rst
    );
\product_3_reg[92]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_3[92]_i_1_n_0\,
      Q => product_3(92),
      R => rst
    );
\product_3_reg[93]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_3[93]_i_1_n_0\,
      Q => product_3(93),
      R => rst
    );
\product_3_reg[94]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_3[94]_i_1_n_0\,
      Q => product_3(94),
      R => rst
    );
\product_3_reg[95]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_3[95]_i_1_n_0\,
      Q => product_3(95),
      R => rst
    );
\product_3_reg[96]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_3[96]_i_1_n_0\,
      Q => product_3(96),
      R => rst
    );
\product_3_reg[97]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_3[97]_i_1_n_0\,
      Q => product_3(97),
      R => rst
    );
\product_3_reg[98]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_3[98]_i_1_n_0\,
      Q => product_3(98),
      R => rst
    );
\product_3_reg[99]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_3[99]_i_1_n_0\,
      Q => product_3(99),
      R => rst
    );
\product_3_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_3[9]_i_1_n_0\,
      Q => product_3(9),
      R => rst
    );
\product_4[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \product_4[105]_i_6_n_0\,
      I1 => \product_4[0]_i_2_n_0\,
      I2 => product_2(0),
      I3 => \product_4[0]_i_3_n_0\,
      I4 => \exponent_2__0\(2),
      I5 => \exponent_2__0\(1),
      O => SHL(0)
    );
\product_4[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \exponent_2__0\(4),
      I1 => \exponent_2__0\(3),
      O => \product_4[0]_i_2_n_0\
    );
\product_4[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \exponent_2__0\(6),
      I1 => \exponent_2__0\(5),
      O => \product_4[0]_i_3_n_0\
    );
\product_4[100]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \product_4[100]_i_2_n_0\,
      I1 => \product_4[105]_i_3_n_0\,
      I2 => \product_4[101]_i_2_n_0\,
      I3 => \product_4[105]_i_6_n_0\,
      O => SHL(100)
    );
\product_4[100]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_4[100]_i_3_n_0\,
      I1 => \product_4[104]_i_3_n_0\,
      I2 => \exponent_2__0\(1),
      I3 => \product_4[102]_i_3_n_0\,
      I4 => \exponent_2__0\(2),
      I5 => \product_4[105]_i_14_n_0\,
      O => \product_4[100]_i_2_n_0\
    );
\product_4[100]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_4[100]_i_4_n_0\,
      I1 => \product_4[105]_i_34_n_0\,
      I2 => \exponent_2__0\(3),
      I3 => \product_4[105]_i_35_n_0\,
      I4 => \exponent_2__0\(4),
      I5 => \product_4[105]_i_36_n_0\,
      O => \product_4[100]_i_3_n_0\
    );
\product_4[100]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => product_2(37),
      I1 => \exponent_2__0\(5),
      I2 => product_2(5),
      I3 => \exponent_2__0\(6),
      I4 => product_2(69),
      O => \product_4[100]_i_4_n_0\
    );
\product_4[101]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \product_4[101]_i_2_n_0\,
      I1 => \product_4[105]_i_3_n_0\,
      I2 => \product_4[102]_i_2_n_0\,
      I3 => \product_4[105]_i_6_n_0\,
      O => SHL(101)
    );
\product_4[101]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_4[101]_i_3_n_0\,
      I1 => \product_4[105]_i_9_n_0\,
      I2 => \exponent_2__0\(1),
      I3 => \product_4[103]_i_3_n_0\,
      I4 => \exponent_2__0\(2),
      I5 => \product_4[105]_i_8_n_0\,
      O => \product_4[101]_i_2_n_0\
    );
\product_4[101]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_4[101]_i_4_n_0\,
      I1 => \product_4[105]_i_30_n_0\,
      I2 => \exponent_2__0\(3),
      I3 => \product_4[105]_i_31_n_0\,
      I4 => \exponent_2__0\(4),
      I5 => \product_4[105]_i_32_n_0\,
      O => \product_4[101]_i_3_n_0\
    );
\product_4[101]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => product_2(38),
      I1 => \exponent_2__0\(5),
      I2 => product_2(6),
      I3 => \exponent_2__0\(6),
      I4 => product_2(70),
      O => \product_4[101]_i_4_n_0\
    );
\product_4[102]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \product_4[102]_i_2_n_0\,
      I1 => \product_4[105]_i_3_n_0\,
      I2 => \product_4[103]_i_2_n_0\,
      I3 => \product_4[105]_i_6_n_0\,
      O => SHL(102)
    );
\product_4[102]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_4[102]_i_3_n_0\,
      I1 => \product_4[105]_i_14_n_0\,
      I2 => \exponent_2__0\(1),
      I3 => \product_4[104]_i_3_n_0\,
      I4 => \exponent_2__0\(2),
      I5 => \product_4[105]_i_11_n_0\,
      O => \product_4[102]_i_2_n_0\
    );
\product_4[102]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_4[102]_i_4_n_0\,
      I1 => \product_4[105]_i_45_n_0\,
      I2 => \exponent_2__0\(3),
      I3 => \product_4[105]_i_47_n_0\,
      I4 => \exponent_2__0\(4),
      I5 => \product_4[105]_i_48_n_0\,
      O => \product_4[102]_i_3_n_0\
    );
\product_4[102]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => product_2(39),
      I1 => \exponent_2__0\(5),
      I2 => product_2(7),
      I3 => \exponent_2__0\(6),
      I4 => product_2(71),
      O => \product_4[102]_i_4_n_0\
    );
\product_4[103]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \product_4[103]_i_2_n_0\,
      I1 => \product_4[105]_i_3_n_0\,
      I2 => \product_4[104]_i_2_n_0\,
      I3 => \product_4[105]_i_6_n_0\,
      O => SHL(103)
    );
\product_4[103]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_4[103]_i_3_n_0\,
      I1 => \product_4[105]_i_8_n_0\,
      I2 => \exponent_2__0\(1),
      I3 => \product_4[105]_i_9_n_0\,
      I4 => \exponent_2__0\(2),
      I5 => \product_4[105]_i_10_n_0\,
      O => \product_4[103]_i_2_n_0\
    );
\product_4[103]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_4[103]_i_4_n_0\,
      I1 => \product_4[105]_i_18_n_0\,
      I2 => \exponent_2__0\(3),
      I3 => \product_4[105]_i_19_n_0\,
      I4 => \exponent_2__0\(4),
      I5 => \product_4[105]_i_20_n_0\,
      O => \product_4[103]_i_3_n_0\
    );
\product_4[103]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => product_2(40),
      I1 => \exponent_2__0\(5),
      I2 => product_2(8),
      I3 => \exponent_2__0\(6),
      I4 => product_2(72),
      O => \product_4[103]_i_4_n_0\
    );
\product_4[104]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \product_4[104]_i_2_n_0\,
      I1 => \product_4[105]_i_3_n_0\,
      I2 => \product_4[105]_i_2_n_0\,
      I3 => \product_4[105]_i_6_n_0\,
      O => SHL(104)
    );
\product_4[104]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_4[104]_i_3_n_0\,
      I1 => \product_4[105]_i_11_n_0\,
      I2 => \exponent_2__0\(1),
      I3 => \product_4[105]_i_14_n_0\,
      I4 => \exponent_2__0\(2),
      I5 => \product_4[104]_i_4_n_0\,
      O => \product_4[104]_i_2_n_0\
    );
\product_4[104]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_4[104]_i_5_n_0\,
      I1 => \product_4[105]_i_37_n_0\,
      I2 => \exponent_2__0\(3),
      I3 => \product_4[105]_i_39_n_0\,
      I4 => \exponent_2__0\(4),
      I5 => \product_4[105]_i_40_n_0\,
      O => \product_4[104]_i_3_n_0\
    );
\product_4[104]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => \product_4[105]_i_46_n_0\,
      I1 => \product_4[105]_i_45_n_0\,
      I2 => \exponent_2__0\(3),
      I3 => \product_4[105]_i_47_n_0\,
      I4 => \exponent_2__0\(4),
      I5 => \product_4[105]_i_48_n_0\,
      O => \product_4[104]_i_4_n_0\
    );
\product_4[104]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => product_2(41),
      I1 => \exponent_2__0\(5),
      I2 => product_2(9),
      I3 => \exponent_2__0\(6),
      I4 => product_2(73),
      O => \product_4[104]_i_5_n_0\
    );
\product_4[105]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8F8F888888888"
    )
        port map (
      I0 => \product_4[105]_i_2_n_0\,
      I1 => \product_4[105]_i_3_n_0\,
      I2 => \product_4[105]_i_4_n_0\,
      I3 => \exponent_2__0\(1),
      I4 => \product_4[105]_i_5_n_0\,
      I5 => \product_4[105]_i_6_n_0\,
      O => SHL(105)
    );
\product_4[105]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => \product_4[105]_i_29_n_0\,
      I1 => \product_4[105]_i_30_n_0\,
      I2 => \exponent_2__0\(3),
      I3 => \product_4[105]_i_31_n_0\,
      I4 => \exponent_2__0\(4),
      I5 => \product_4[105]_i_32_n_0\,
      O => \product_4[105]_i_10_n_0\
    );
\product_4[105]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => \product_4[105]_i_33_n_0\,
      I1 => \product_4[105]_i_34_n_0\,
      I2 => \exponent_2__0\(3),
      I3 => \product_4[105]_i_35_n_0\,
      I4 => \exponent_2__0\(4),
      I5 => \product_4[105]_i_36_n_0\,
      O => \product_4[105]_i_11_n_0\
    );
\product_4[105]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \product_4[105]_i_37_n_0\,
      I1 => \product_4[105]_i_38_n_0\,
      I2 => \exponent_2__0\(4),
      I3 => \exponent_2__0\(3),
      O => \product_4[105]_i_12_n_0\
    );
\product_4[105]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \product_4[105]_i_39_n_0\,
      I1 => \exponent_2__0\(4),
      I2 => \product_4[105]_i_40_n_0\,
      O => \product_4[105]_i_13_n_0\
    );
\product_4[105]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => \product_4[105]_i_41_n_0\,
      I1 => \product_4[105]_i_42_n_0\,
      I2 => \exponent_2__0\(3),
      I3 => \product_4[105]_i_43_n_0\,
      I4 => \exponent_2__0\(4),
      I5 => \product_4[105]_i_44_n_0\,
      O => \product_4[105]_i_14_n_0\
    );
\product_4[105]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \product_4[105]_i_45_n_0\,
      I1 => \product_4[105]_i_46_n_0\,
      I2 => \exponent_2__0\(4),
      I3 => \exponent_2__0\(3),
      O => \product_4[105]_i_15_n_0\
    );
\product_4[105]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \product_4[105]_i_47_n_0\,
      I1 => \exponent_2__0\(4),
      I2 => \product_4[105]_i_48_n_0\,
      O => \product_4[105]_i_16_n_0\
    );
\product_4[105]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => product_2(104),
      I1 => product_2(40),
      I2 => \exponent_2__0\(5),
      I3 => product_2(8),
      I4 => \exponent_2__0\(6),
      I5 => product_2(72),
      O => \product_4[105]_i_17_n_0\
    );
\product_4[105]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CCF0AA"
    )
        port map (
      I0 => product_2(88),
      I1 => product_2(56),
      I2 => product_2(24),
      I3 => \exponent_2__0\(6),
      I4 => \exponent_2__0\(5),
      O => \product_4[105]_i_18_n_0\
    );
\product_4[105]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CCF0AA"
    )
        port map (
      I0 => product_2(80),
      I1 => product_2(48),
      I2 => product_2(16),
      I3 => \exponent_2__0\(6),
      I4 => \exponent_2__0\(5),
      O => \product_4[105]_i_19_n_0\
    );
\product_4[105]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => \product_4[105]_i_7_n_0\,
      I1 => \product_4[105]_i_8_n_0\,
      I2 => \exponent_2__0\(1),
      I3 => \product_4[105]_i_9_n_0\,
      I4 => \exponent_2__0\(2),
      I5 => \product_4[105]_i_10_n_0\,
      O => \product_4[105]_i_2_n_0\
    );
\product_4[105]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => product_2(96),
      I1 => product_2(32),
      I2 => \exponent_2__0\(5),
      I3 => product_2(0),
      I4 => \exponent_2__0\(6),
      I5 => product_2(64),
      O => \product_4[105]_i_20_n_0\
    );
\product_4[105]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => product_2(100),
      I1 => product_2(36),
      I2 => \exponent_2__0\(5),
      I3 => product_2(4),
      I4 => \exponent_2__0\(6),
      I5 => product_2(68),
      O => \product_4[105]_i_21_n_0\
    );
\product_4[105]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CCF0AA"
    )
        port map (
      I0 => product_2(84),
      I1 => product_2(52),
      I2 => product_2(20),
      I3 => \exponent_2__0\(6),
      I4 => \exponent_2__0\(5),
      O => \product_4[105]_i_22_n_0\
    );
\product_4[105]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CCF0AA"
    )
        port map (
      I0 => product_2(76),
      I1 => product_2(44),
      I2 => product_2(12),
      I3 => \exponent_2__0\(6),
      I4 => \exponent_2__0\(5),
      O => \product_4[105]_i_23_n_0\
    );
\product_4[105]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CCF0AA"
    )
        port map (
      I0 => product_2(92),
      I1 => product_2(60),
      I2 => product_2(28),
      I3 => \exponent_2__0\(6),
      I4 => \exponent_2__0\(5),
      O => \product_4[105]_i_24_n_0\
    );
\product_4[105]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => product_2(98),
      I1 => product_2(34),
      I2 => \exponent_2__0\(5),
      I3 => product_2(2),
      I4 => \exponent_2__0\(6),
      I5 => product_2(66),
      O => \product_4[105]_i_25_n_0\
    );
\product_4[105]_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CCF0AA"
    )
        port map (
      I0 => product_2(82),
      I1 => product_2(50),
      I2 => product_2(18),
      I3 => \exponent_2__0\(6),
      I4 => \exponent_2__0\(5),
      O => \product_4[105]_i_26_n_0\
    );
\product_4[105]_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CCF0AA"
    )
        port map (
      I0 => product_2(74),
      I1 => product_2(42),
      I2 => product_2(10),
      I3 => \exponent_2__0\(6),
      I4 => \exponent_2__0\(5),
      O => \product_4[105]_i_27_n_0\
    );
\product_4[105]_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CCF0AA"
    )
        port map (
      I0 => product_2(90),
      I1 => product_2(58),
      I2 => product_2(26),
      I3 => \exponent_2__0\(6),
      I4 => \exponent_2__0\(5),
      O => \product_4[105]_i_28_n_0\
    );
\product_4[105]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => product_2(102),
      I1 => product_2(38),
      I2 => \exponent_2__0\(5),
      I3 => product_2(6),
      I4 => \exponent_2__0\(6),
      I5 => product_2(70),
      O => \product_4[105]_i_29_n_0\
    );
\product_4[105]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => \exponent_2__0\(10),
      I1 => \exponent_2__0\(11),
      I2 => \exponent_2__0\(9),
      I3 => \exponent_2__0\(8),
      I4 => \exponent_2__0\(7),
      I5 => \exponent_2__0\(0),
      O => \product_4[105]_i_3_n_0\
    );
\product_4[105]_i_30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CCF0AA"
    )
        port map (
      I0 => product_2(86),
      I1 => product_2(54),
      I2 => product_2(22),
      I3 => \exponent_2__0\(6),
      I4 => \exponent_2__0\(5),
      O => \product_4[105]_i_30_n_0\
    );
\product_4[105]_i_31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CCF0AA"
    )
        port map (
      I0 => product_2(78),
      I1 => product_2(46),
      I2 => product_2(14),
      I3 => \exponent_2__0\(6),
      I4 => \exponent_2__0\(5),
      O => \product_4[105]_i_31_n_0\
    );
\product_4[105]_i_32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CCF0AA"
    )
        port map (
      I0 => product_2(94),
      I1 => product_2(62),
      I2 => product_2(30),
      I3 => \exponent_2__0\(6),
      I4 => \exponent_2__0\(5),
      O => \product_4[105]_i_32_n_0\
    );
\product_4[105]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => product_2(101),
      I1 => product_2(37),
      I2 => \exponent_2__0\(5),
      I3 => product_2(5),
      I4 => \exponent_2__0\(6),
      I5 => product_2(69),
      O => \product_4[105]_i_33_n_0\
    );
\product_4[105]_i_34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CCF0AA"
    )
        port map (
      I0 => product_2(85),
      I1 => product_2(53),
      I2 => product_2(21),
      I3 => \exponent_2__0\(6),
      I4 => \exponent_2__0\(5),
      O => \product_4[105]_i_34_n_0\
    );
\product_4[105]_i_35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CCF0AA"
    )
        port map (
      I0 => product_2(77),
      I1 => product_2(45),
      I2 => product_2(13),
      I3 => \exponent_2__0\(6),
      I4 => \exponent_2__0\(5),
      O => \product_4[105]_i_35_n_0\
    );
\product_4[105]_i_36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CCF0AA"
    )
        port map (
      I0 => product_2(93),
      I1 => product_2(61),
      I2 => product_2(29),
      I3 => \exponent_2__0\(6),
      I4 => \exponent_2__0\(5),
      O => \product_4[105]_i_36_n_0\
    );
\product_4[105]_i_37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CCF0AA"
    )
        port map (
      I0 => product_2(89),
      I1 => product_2(57),
      I2 => product_2(25),
      I3 => \exponent_2__0\(6),
      I4 => \exponent_2__0\(5),
      O => \product_4[105]_i_37_n_0\
    );
\product_4[105]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => product_2(105),
      I1 => product_2(41),
      I2 => \exponent_2__0\(5),
      I3 => product_2(9),
      I4 => \exponent_2__0\(6),
      I5 => product_2(73),
      O => \product_4[105]_i_38_n_0\
    );
\product_4[105]_i_39\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CCF0AA"
    )
        port map (
      I0 => product_2(81),
      I1 => product_2(49),
      I2 => product_2(17),
      I3 => \exponent_2__0\(6),
      I4 => \exponent_2__0\(5),
      O => \product_4[105]_i_39_n_0\
    );
\product_4[105]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAFCCC"
    )
        port map (
      I0 => \product_4[105]_i_11_n_0\,
      I1 => \product_4[105]_i_12_n_0\,
      I2 => \exponent_2__0\(3),
      I3 => \product_4[105]_i_13_n_0\,
      I4 => \exponent_2__0\(2),
      I5 => \exponent_2__0\(1),
      O => \product_4[105]_i_4_n_0\
    );
\product_4[105]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => product_2(97),
      I1 => product_2(33),
      I2 => \exponent_2__0\(5),
      I3 => product_2(1),
      I4 => \exponent_2__0\(6),
      I5 => product_2(65),
      O => \product_4[105]_i_40_n_0\
    );
\product_4[105]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => product_2(99),
      I1 => product_2(35),
      I2 => \exponent_2__0\(5),
      I3 => product_2(3),
      I4 => \exponent_2__0\(6),
      I5 => product_2(67),
      O => \product_4[105]_i_41_n_0\
    );
\product_4[105]_i_42\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CCF0AA"
    )
        port map (
      I0 => product_2(83),
      I1 => product_2(51),
      I2 => product_2(19),
      I3 => \exponent_2__0\(6),
      I4 => \exponent_2__0\(5),
      O => \product_4[105]_i_42_n_0\
    );
\product_4[105]_i_43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CCF0AA"
    )
        port map (
      I0 => product_2(75),
      I1 => product_2(43),
      I2 => product_2(11),
      I3 => \exponent_2__0\(6),
      I4 => \exponent_2__0\(5),
      O => \product_4[105]_i_43_n_0\
    );
\product_4[105]_i_44\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CCF0AA"
    )
        port map (
      I0 => product_2(91),
      I1 => product_2(59),
      I2 => product_2(27),
      I3 => \exponent_2__0\(6),
      I4 => \exponent_2__0\(5),
      O => \product_4[105]_i_44_n_0\
    );
\product_4[105]_i_45\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CCF0AA"
    )
        port map (
      I0 => product_2(87),
      I1 => product_2(55),
      I2 => product_2(23),
      I3 => \exponent_2__0\(6),
      I4 => \exponent_2__0\(5),
      O => \product_4[105]_i_45_n_0\
    );
\product_4[105]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => product_2(103),
      I1 => product_2(39),
      I2 => \exponent_2__0\(5),
      I3 => product_2(7),
      I4 => \exponent_2__0\(6),
      I5 => product_2(71),
      O => \product_4[105]_i_46_n_0\
    );
\product_4[105]_i_47\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CCF0AA"
    )
        port map (
      I0 => product_2(79),
      I1 => product_2(47),
      I2 => product_2(15),
      I3 => \exponent_2__0\(6),
      I4 => \exponent_2__0\(5),
      O => \product_4[105]_i_47_n_0\
    );
\product_4[105]_i_48\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CCF0AA"
    )
        port map (
      I0 => product_2(95),
      I1 => product_2(63),
      I2 => product_2(31),
      I3 => \exponent_2__0\(6),
      I4 => \exponent_2__0\(5),
      O => \product_4[105]_i_48_n_0\
    );
\product_4[105]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB8B8B8"
    )
        port map (
      I0 => \product_4[105]_i_14_n_0\,
      I1 => \exponent_2__0\(2),
      I2 => \product_4[105]_i_15_n_0\,
      I3 => \exponent_2__0\(3),
      I4 => \product_4[105]_i_16_n_0\,
      O => \product_4[105]_i_5_n_0\
    );
\product_4[105]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \exponent_2__0\(10),
      I1 => \exponent_2__0\(11),
      I2 => \exponent_2__0\(9),
      I3 => \exponent_2__0\(8),
      I4 => \exponent_2__0\(7),
      I5 => \exponent_2__0\(0),
      O => \product_4[105]_i_6_n_0\
    );
\product_4[105]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => \product_4[105]_i_17_n_0\,
      I1 => \product_4[105]_i_18_n_0\,
      I2 => \exponent_2__0\(3),
      I3 => \product_4[105]_i_19_n_0\,
      I4 => \exponent_2__0\(4),
      I5 => \product_4[105]_i_20_n_0\,
      O => \product_4[105]_i_7_n_0\
    );
\product_4[105]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => \product_4[105]_i_21_n_0\,
      I1 => \product_4[105]_i_22_n_0\,
      I2 => \exponent_2__0\(3),
      I3 => \product_4[105]_i_23_n_0\,
      I4 => \exponent_2__0\(4),
      I5 => \product_4[105]_i_24_n_0\,
      O => \product_4[105]_i_8_n_0\
    );
\product_4[105]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => \product_4[105]_i_25_n_0\,
      I1 => \product_4[105]_i_26_n_0\,
      I2 => \exponent_2__0\(3),
      I3 => \product_4[105]_i_27_n_0\,
      I4 => \exponent_2__0\(4),
      I5 => \product_4[105]_i_28_n_0\,
      O => \product_4[105]_i_9_n_0\
    );
\product_4[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8B8B8FF000000"
    )
        port map (
      I0 => \product_4[11]_i_2_n_0\,
      I1 => \exponent_2__0\(1),
      I2 => \product_4[13]_i_2_n_0\,
      I3 => \product_4[10]_i_2_n_0\,
      I4 => \product_4[105]_i_3_n_0\,
      I5 => \product_4[105]_i_6_n_0\,
      O => SHL(10)
    );
\product_4[10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \product_4[10]_i_3_n_0\,
      I1 => \exponent_2__0\(1),
      I2 => \product_4[12]_i_3_n_0\,
      O => \product_4[10]_i_2_n_0\
    );
\product_4[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000B000800000000"
    )
        port map (
      I0 => product_2(3),
      I1 => \exponent_2__0\(2),
      I2 => \exponent_2__0\(3),
      I3 => \exponent_2__0\(4),
      I4 => product_2(7),
      I5 => \product_4[0]_i_3_n_0\,
      O => \product_4[10]_i_3_n_0\
    );
\product_4[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB800B800B800"
    )
        port map (
      I0 => \product_4[11]_i_2_n_0\,
      I1 => \exponent_2__0\(1),
      I2 => \product_4[13]_i_2_n_0\,
      I3 => \product_4[105]_i_3_n_0\,
      I4 => \product_4[12]_i_2_n_0\,
      I5 => \product_4[105]_i_6_n_0\,
      O => SHL(11)
    );
\product_4[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000FFFF10000000"
    )
        port map (
      I0 => \exponent_2__0\(3),
      I1 => \exponent_2__0\(4),
      I2 => product_2(4),
      I3 => \product_4[0]_i_3_n_0\,
      I4 => \exponent_2__0\(2),
      I5 => \product_4[15]_i_3_n_0\,
      O => \product_4[11]_i_2_n_0\
    );
\product_4[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8B8B8FF000000"
    )
        port map (
      I0 => \product_4[13]_i_2_n_0\,
      I1 => \exponent_2__0\(1),
      I2 => \product_4[13]_i_3_n_0\,
      I3 => \product_4[12]_i_2_n_0\,
      I4 => \product_4[105]_i_3_n_0\,
      I5 => \product_4[105]_i_6_n_0\,
      O => SHL(12)
    );
\product_4[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \product_4[12]_i_3_n_0\,
      I1 => \exponent_2__0\(1),
      I2 => \product_4[14]_i_3_n_0\,
      O => \product_4[12]_i_2_n_0\
    );
\product_4[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000FFFF10000000"
    )
        port map (
      I0 => \exponent_2__0\(3),
      I1 => \exponent_2__0\(4),
      I2 => product_2(5),
      I3 => \product_4[0]_i_3_n_0\,
      I4 => \exponent_2__0\(2),
      I5 => \product_4[16]_i_3_n_0\,
      O => \product_4[12]_i_3_n_0\
    );
\product_4[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB800B800B800"
    )
        port map (
      I0 => \product_4[13]_i_2_n_0\,
      I1 => \exponent_2__0\(1),
      I2 => \product_4[13]_i_3_n_0\,
      I3 => \product_4[105]_i_3_n_0\,
      I4 => \product_4[14]_i_2_n_0\,
      I5 => \product_4[105]_i_6_n_0\,
      O => SHL(13)
    );
\product_4[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000FFFF10000000"
    )
        port map (
      I0 => \exponent_2__0\(3),
      I1 => \exponent_2__0\(4),
      I2 => product_2(6),
      I3 => \product_4[0]_i_3_n_0\,
      I4 => \exponent_2__0\(2),
      I5 => \product_4[17]_i_3_n_0\,
      O => \product_4[13]_i_2_n_0\
    );
\product_4[13]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \product_4[15]_i_3_n_0\,
      I1 => \exponent_2__0\(2),
      I2 => \product_4[19]_i_3_n_0\,
      O => \product_4[13]_i_3_n_0\
    );
\product_4[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \product_4[14]_i_2_n_0\,
      I1 => \product_4[105]_i_3_n_0\,
      I2 => \product_4[15]_i_2_n_0\,
      I3 => \product_4[105]_i_6_n_0\,
      O => SHL(14)
    );
\product_4[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00B8B8"
    )
        port map (
      I0 => \product_4[16]_i_3_n_0\,
      I1 => \exponent_2__0\(2),
      I2 => \product_4[20]_i_3_n_0\,
      I3 => \product_4[14]_i_3_n_0\,
      I4 => \exponent_2__0\(1),
      O => \product_4[14]_i_2_n_0\
    );
\product_4[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000FFFF10000000"
    )
        port map (
      I0 => \exponent_2__0\(3),
      I1 => \exponent_2__0\(4),
      I2 => product_2(7),
      I3 => \product_4[0]_i_3_n_0\,
      I4 => \exponent_2__0\(2),
      I5 => \product_4[18]_i_3_n_0\,
      O => \product_4[14]_i_3_n_0\
    );
\product_4[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \product_4[15]_i_2_n_0\,
      I1 => \product_4[105]_i_3_n_0\,
      I2 => \product_4[16]_i_2_n_0\,
      I3 => \product_4[105]_i_6_n_0\,
      O => SHL(15)
    );
\product_4[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_4[15]_i_3_n_0\,
      I1 => \product_4[19]_i_3_n_0\,
      I2 => \exponent_2__0\(1),
      I3 => \product_4[17]_i_3_n_0\,
      I4 => \exponent_2__0\(2),
      I5 => \product_4[21]_i_3_n_0\,
      O => \product_4[15]_i_2_n_0\
    );
\product_4[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020200000300"
    )
        port map (
      I0 => product_2(0),
      I1 => \exponent_2__0\(5),
      I2 => \exponent_2__0\(6),
      I3 => product_2(8),
      I4 => \exponent_2__0\(4),
      I5 => \exponent_2__0\(3),
      O => \product_4[15]_i_3_n_0\
    );
\product_4[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \product_4[16]_i_2_n_0\,
      I1 => \product_4[105]_i_3_n_0\,
      I2 => \product_4[17]_i_2_n_0\,
      I3 => \product_4[105]_i_6_n_0\,
      O => SHL(16)
    );
\product_4[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_4[16]_i_3_n_0\,
      I1 => \product_4[20]_i_3_n_0\,
      I2 => \exponent_2__0\(1),
      I3 => \product_4[18]_i_3_n_0\,
      I4 => \exponent_2__0\(2),
      I5 => \product_4[22]_i_3_n_0\,
      O => \product_4[16]_i_2_n_0\
    );
\product_4[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020200000300"
    )
        port map (
      I0 => product_2(1),
      I1 => \exponent_2__0\(5),
      I2 => \exponent_2__0\(6),
      I3 => product_2(9),
      I4 => \exponent_2__0\(4),
      I5 => \exponent_2__0\(3),
      O => \product_4[16]_i_3_n_0\
    );
\product_4[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \product_4[17]_i_2_n_0\,
      I1 => \product_4[105]_i_3_n_0\,
      I2 => \product_4[18]_i_2_n_0\,
      I3 => \product_4[105]_i_6_n_0\,
      O => SHL(17)
    );
\product_4[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB833B8CCB800"
    )
        port map (
      I0 => \product_4[17]_i_3_n_0\,
      I1 => \exponent_2__0\(2),
      I2 => \product_4[21]_i_3_n_0\,
      I3 => \exponent_2__0\(1),
      I4 => \product_4[19]_i_3_n_0\,
      I5 => \product_4[23]_i_3_n_0\,
      O => \product_4[17]_i_2_n_0\
    );
\product_4[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020200000300"
    )
        port map (
      I0 => product_2(2),
      I1 => \exponent_2__0\(5),
      I2 => \exponent_2__0\(6),
      I3 => product_2(10),
      I4 => \exponent_2__0\(4),
      I5 => \exponent_2__0\(3),
      O => \product_4[17]_i_3_n_0\
    );
\product_4[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \product_4[18]_i_2_n_0\,
      I1 => \product_4[105]_i_3_n_0\,
      I2 => \product_4[19]_i_2_n_0\,
      I3 => \product_4[105]_i_6_n_0\,
      O => SHL(18)
    );
\product_4[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB833B8CCB800"
    )
        port map (
      I0 => \product_4[18]_i_3_n_0\,
      I1 => \exponent_2__0\(2),
      I2 => \product_4[22]_i_3_n_0\,
      I3 => \exponent_2__0\(1),
      I4 => \product_4[20]_i_3_n_0\,
      I5 => \product_4[24]_i_3_n_0\,
      O => \product_4[18]_i_2_n_0\
    );
\product_4[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020200000300"
    )
        port map (
      I0 => product_2(3),
      I1 => \exponent_2__0\(5),
      I2 => \exponent_2__0\(6),
      I3 => product_2(11),
      I4 => \exponent_2__0\(4),
      I5 => \exponent_2__0\(3),
      O => \product_4[18]_i_3_n_0\
    );
\product_4[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \product_4[19]_i_2_n_0\,
      I1 => \product_4[105]_i_3_n_0\,
      I2 => \product_4[20]_i_2_n_0\,
      I3 => \product_4[105]_i_6_n_0\,
      O => SHL(19)
    );
\product_4[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_4[19]_i_3_n_0\,
      I1 => \product_4[23]_i_3_n_0\,
      I2 => \exponent_2__0\(1),
      I3 => \product_4[21]_i_3_n_0\,
      I4 => \exponent_2__0\(2),
      I5 => \product_4[25]_i_3_n_0\,
      O => \product_4[19]_i_2_n_0\
    );
\product_4[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020200000300"
    )
        port map (
      I0 => product_2(4),
      I1 => \exponent_2__0\(5),
      I2 => \exponent_2__0\(6),
      I3 => product_2(12),
      I4 => \exponent_2__0\(4),
      I5 => \exponent_2__0\(3),
      O => \product_4[19]_i_3_n_0\
    );
\product_4[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F000800080008"
    )
        port map (
      I0 => \product_4[1]_i_2_n_0\,
      I1 => \product_4[105]_i_3_n_0\,
      I2 => \exponent_2__0\(1),
      I3 => \exponent_2__0\(2),
      I4 => \product_4[2]_i_2_n_0\,
      I5 => \product_4[105]_i_6_n_0\,
      O => SHL(1)
    );
\product_4[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \exponent_2__0\(3),
      I1 => \exponent_2__0\(4),
      I2 => product_2(0),
      I3 => \exponent_2__0\(6),
      I4 => \exponent_2__0\(5),
      O => \product_4[1]_i_2_n_0\
    );
\product_4[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \product_4[20]_i_2_n_0\,
      I1 => \product_4[105]_i_3_n_0\,
      I2 => \product_4[21]_i_2_n_0\,
      I3 => \product_4[105]_i_6_n_0\,
      O => SHL(20)
    );
\product_4[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_4[20]_i_3_n_0\,
      I1 => \product_4[24]_i_3_n_0\,
      I2 => \exponent_2__0\(1),
      I3 => \product_4[22]_i_3_n_0\,
      I4 => \exponent_2__0\(2),
      I5 => \product_4[26]_i_3_n_0\,
      O => \product_4[20]_i_2_n_0\
    );
\product_4[20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020200000300"
    )
        port map (
      I0 => product_2(5),
      I1 => \exponent_2__0\(5),
      I2 => \exponent_2__0\(6),
      I3 => product_2(13),
      I4 => \exponent_2__0\(4),
      I5 => \exponent_2__0\(3),
      O => \product_4[20]_i_3_n_0\
    );
\product_4[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \product_4[21]_i_2_n_0\,
      I1 => \product_4[105]_i_3_n_0\,
      I2 => \product_4[22]_i_2_n_0\,
      I3 => \product_4[105]_i_6_n_0\,
      O => SHL(21)
    );
\product_4[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_4[21]_i_3_n_0\,
      I1 => \product_4[25]_i_3_n_0\,
      I2 => \exponent_2__0\(1),
      I3 => \product_4[23]_i_3_n_0\,
      I4 => \exponent_2__0\(2),
      I5 => \product_4[27]_i_3_n_0\,
      O => \product_4[21]_i_2_n_0\
    );
\product_4[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020200000300"
    )
        port map (
      I0 => product_2(6),
      I1 => \exponent_2__0\(5),
      I2 => \exponent_2__0\(6),
      I3 => product_2(14),
      I4 => \exponent_2__0\(4),
      I5 => \exponent_2__0\(3),
      O => \product_4[21]_i_3_n_0\
    );
\product_4[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \product_4[22]_i_2_n_0\,
      I1 => \product_4[105]_i_3_n_0\,
      I2 => \product_4[23]_i_2_n_0\,
      I3 => \product_4[105]_i_6_n_0\,
      O => SHL(22)
    );
\product_4[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_4[22]_i_3_n_0\,
      I1 => \product_4[26]_i_3_n_0\,
      I2 => \exponent_2__0\(1),
      I3 => \product_4[24]_i_3_n_0\,
      I4 => \exponent_2__0\(2),
      I5 => \product_4[28]_i_3_n_0\,
      O => \product_4[22]_i_2_n_0\
    );
\product_4[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020200000300"
    )
        port map (
      I0 => product_2(7),
      I1 => \exponent_2__0\(5),
      I2 => \exponent_2__0\(6),
      I3 => product_2(15),
      I4 => \exponent_2__0\(4),
      I5 => \exponent_2__0\(3),
      O => \product_4[22]_i_3_n_0\
    );
\product_4[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \product_4[23]_i_2_n_0\,
      I1 => \product_4[105]_i_3_n_0\,
      I2 => \product_4[24]_i_2_n_0\,
      I3 => \product_4[105]_i_6_n_0\,
      O => SHL(23)
    );
\product_4[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_4[23]_i_3_n_0\,
      I1 => \product_4[27]_i_3_n_0\,
      I2 => \exponent_2__0\(1),
      I3 => \product_4[25]_i_3_n_0\,
      I4 => \exponent_2__0\(2),
      I5 => \product_4[29]_i_3_n_0\,
      O => \product_4[23]_i_2_n_0\
    );
\product_4[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30BB000030880000"
    )
        port map (
      I0 => product_2(8),
      I1 => \exponent_2__0\(3),
      I2 => product_2(0),
      I3 => \exponent_2__0\(4),
      I4 => \product_4[0]_i_3_n_0\,
      I5 => product_2(16),
      O => \product_4[23]_i_3_n_0\
    );
\product_4[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \product_4[24]_i_2_n_0\,
      I1 => \product_4[105]_i_3_n_0\,
      I2 => \product_4[25]_i_2_n_0\,
      I3 => \product_4[105]_i_6_n_0\,
      O => SHL(24)
    );
\product_4[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_4[24]_i_3_n_0\,
      I1 => \product_4[28]_i_3_n_0\,
      I2 => \exponent_2__0\(1),
      I3 => \product_4[26]_i_3_n_0\,
      I4 => \exponent_2__0\(2),
      I5 => \product_4[30]_i_3_n_0\,
      O => \product_4[24]_i_2_n_0\
    );
\product_4[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30BB000030880000"
    )
        port map (
      I0 => product_2(9),
      I1 => \exponent_2__0\(3),
      I2 => product_2(1),
      I3 => \exponent_2__0\(4),
      I4 => \product_4[0]_i_3_n_0\,
      I5 => product_2(17),
      O => \product_4[24]_i_3_n_0\
    );
\product_4[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \product_4[25]_i_2_n_0\,
      I1 => \product_4[105]_i_3_n_0\,
      I2 => \product_4[26]_i_2_n_0\,
      I3 => \product_4[105]_i_6_n_0\,
      O => SHL(25)
    );
\product_4[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_4[25]_i_3_n_0\,
      I1 => \product_4[29]_i_3_n_0\,
      I2 => \exponent_2__0\(1),
      I3 => \product_4[27]_i_3_n_0\,
      I4 => \exponent_2__0\(2),
      I5 => \product_4[27]_i_4_n_0\,
      O => \product_4[25]_i_2_n_0\
    );
\product_4[25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30BB000030880000"
    )
        port map (
      I0 => product_2(10),
      I1 => \exponent_2__0\(3),
      I2 => product_2(2),
      I3 => \exponent_2__0\(4),
      I4 => \product_4[0]_i_3_n_0\,
      I5 => product_2(18),
      O => \product_4[25]_i_3_n_0\
    );
\product_4[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \product_4[26]_i_2_n_0\,
      I1 => \product_4[105]_i_3_n_0\,
      I2 => \product_4[27]_i_2_n_0\,
      I3 => \product_4[105]_i_6_n_0\,
      O => SHL(26)
    );
\product_4[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_4[26]_i_3_n_0\,
      I1 => \product_4[30]_i_3_n_0\,
      I2 => \exponent_2__0\(1),
      I3 => \product_4[28]_i_3_n_0\,
      I4 => \exponent_2__0\(2),
      I5 => \product_4[28]_i_4_n_0\,
      O => \product_4[26]_i_2_n_0\
    );
\product_4[26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30BB000030880000"
    )
        port map (
      I0 => product_2(11),
      I1 => \exponent_2__0\(3),
      I2 => product_2(3),
      I3 => \exponent_2__0\(4),
      I4 => \product_4[0]_i_3_n_0\,
      I5 => product_2(19),
      O => \product_4[26]_i_3_n_0\
    );
\product_4[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \product_4[27]_i_2_n_0\,
      I1 => \product_4[105]_i_3_n_0\,
      I2 => \product_4[28]_i_2_n_0\,
      I3 => \product_4[105]_i_6_n_0\,
      O => SHL(27)
    );
\product_4[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_4[27]_i_3_n_0\,
      I1 => \product_4[27]_i_4_n_0\,
      I2 => \exponent_2__0\(1),
      I3 => \product_4[29]_i_3_n_0\,
      I4 => \exponent_2__0\(2),
      I5 => \product_4[29]_i_4_n_0\,
      O => \product_4[27]_i_2_n_0\
    );
\product_4[27]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30BB000030880000"
    )
        port map (
      I0 => product_2(12),
      I1 => \exponent_2__0\(3),
      I2 => product_2(4),
      I3 => \exponent_2__0\(4),
      I4 => \product_4[0]_i_3_n_0\,
      I5 => product_2(20),
      O => \product_4[27]_i_3_n_0\
    );
\product_4[27]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B080FFFFB0800000"
    )
        port map (
      I0 => product_2(0),
      I1 => \exponent_2__0\(4),
      I2 => \product_4[0]_i_3_n_0\,
      I3 => product_2(16),
      I4 => \exponent_2__0\(3),
      I5 => \product_4[39]_i_3_n_0\,
      O => \product_4[27]_i_4_n_0\
    );
\product_4[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \product_4[28]_i_2_n_0\,
      I1 => \product_4[105]_i_3_n_0\,
      I2 => \product_4[29]_i_2_n_0\,
      I3 => \product_4[105]_i_6_n_0\,
      O => SHL(28)
    );
\product_4[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_4[28]_i_3_n_0\,
      I1 => \product_4[28]_i_4_n_0\,
      I2 => \exponent_2__0\(1),
      I3 => \product_4[30]_i_3_n_0\,
      I4 => \exponent_2__0\(2),
      I5 => \product_4[30]_i_4_n_0\,
      O => \product_4[28]_i_2_n_0\
    );
\product_4[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30BB000030880000"
    )
        port map (
      I0 => product_2(13),
      I1 => \exponent_2__0\(3),
      I2 => product_2(5),
      I3 => \exponent_2__0\(4),
      I4 => \product_4[0]_i_3_n_0\,
      I5 => product_2(21),
      O => \product_4[28]_i_3_n_0\
    );
\product_4[28]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B080FFFFB0800000"
    )
        port map (
      I0 => product_2(1),
      I1 => \exponent_2__0\(4),
      I2 => \product_4[0]_i_3_n_0\,
      I3 => product_2(17),
      I4 => \exponent_2__0\(3),
      I5 => \product_4[40]_i_4_n_0\,
      O => \product_4[28]_i_4_n_0\
    );
\product_4[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \product_4[29]_i_2_n_0\,
      I1 => \product_4[105]_i_3_n_0\,
      I2 => \product_4[30]_i_2_n_0\,
      I3 => \product_4[105]_i_6_n_0\,
      O => SHL(29)
    );
\product_4[29]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \product_4[29]_i_3_n_0\,
      I1 => \exponent_2__0\(2),
      I2 => \product_4[29]_i_4_n_0\,
      I3 => \exponent_2__0\(1),
      I4 => \product_4[31]_i_2_n_0\,
      O => \product_4[29]_i_2_n_0\
    );
\product_4[29]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30BB000030880000"
    )
        port map (
      I0 => product_2(14),
      I1 => \exponent_2__0\(3),
      I2 => product_2(6),
      I3 => \exponent_2__0\(4),
      I4 => \product_4[0]_i_3_n_0\,
      I5 => product_2(22),
      O => \product_4[29]_i_3_n_0\
    );
\product_4[29]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B080FFFFB0800000"
    )
        port map (
      I0 => product_2(2),
      I1 => \exponent_2__0\(4),
      I2 => \product_4[0]_i_3_n_0\,
      I3 => product_2(18),
      I4 => \exponent_2__0\(3),
      I5 => \product_4[41]_i_3_n_0\,
      O => \product_4[29]_i_4_n_0\
    );
\product_4[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF100010001000"
    )
        port map (
      I0 => \exponent_2__0\(1),
      I1 => \exponent_2__0\(2),
      I2 => \product_4[2]_i_2_n_0\,
      I3 => \product_4[105]_i_3_n_0\,
      I4 => \product_4[3]_i_2_n_0\,
      I5 => \product_4[105]_i_6_n_0\,
      O => SHL(2)
    );
\product_4[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \exponent_2__0\(3),
      I1 => \exponent_2__0\(4),
      I2 => product_2(1),
      I3 => \exponent_2__0\(6),
      I4 => \exponent_2__0\(5),
      O => \product_4[2]_i_2_n_0\
    );
\product_4[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8B8B8FF000000"
    )
        port map (
      I0 => \product_4[31]_i_2_n_0\,
      I1 => \exponent_2__0\(1),
      I2 => \product_4[33]_i_2_n_0\,
      I3 => \product_4[30]_i_2_n_0\,
      I4 => \product_4[105]_i_3_n_0\,
      I5 => \product_4[105]_i_6_n_0\,
      O => SHL(30)
    );
\product_4[30]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \product_4[30]_i_3_n_0\,
      I1 => \exponent_2__0\(2),
      I2 => \product_4[30]_i_4_n_0\,
      I3 => \exponent_2__0\(1),
      I4 => \product_4[32]_i_3_n_0\,
      O => \product_4[30]_i_2_n_0\
    );
\product_4[30]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30BB000030880000"
    )
        port map (
      I0 => product_2(15),
      I1 => \exponent_2__0\(3),
      I2 => product_2(7),
      I3 => \exponent_2__0\(4),
      I4 => \product_4[0]_i_3_n_0\,
      I5 => product_2(23),
      O => \product_4[30]_i_3_n_0\
    );
\product_4[30]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B080FFFFB0800000"
    )
        port map (
      I0 => product_2(3),
      I1 => \exponent_2__0\(4),
      I2 => \product_4[0]_i_3_n_0\,
      I3 => product_2(19),
      I4 => \exponent_2__0\(3),
      I5 => \product_4[42]_i_4_n_0\,
      O => \product_4[30]_i_4_n_0\
    );
\product_4[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB800B800B800"
    )
        port map (
      I0 => \product_4[31]_i_2_n_0\,
      I1 => \exponent_2__0\(1),
      I2 => \product_4[33]_i_2_n_0\,
      I3 => \product_4[105]_i_3_n_0\,
      I4 => \product_4[32]_i_2_n_0\,
      I5 => \product_4[105]_i_6_n_0\,
      O => SHL(31)
    );
\product_4[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_4[31]_i_3_n_0\,
      I1 => \product_4[39]_i_3_n_0\,
      I2 => \exponent_2__0\(2),
      I3 => \product_4[35]_i_3_n_0\,
      I4 => \exponent_2__0\(3),
      I5 => \product_4[43]_i_3_n_0\,
      O => \product_4[31]_i_2_n_0\
    );
\product_4[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000B0008"
    )
        port map (
      I0 => product_2(0),
      I1 => \exponent_2__0\(4),
      I2 => \exponent_2__0\(5),
      I3 => \exponent_2__0\(6),
      I4 => product_2(16),
      O => \product_4[31]_i_3_n_0\
    );
\product_4[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8B8B8FF000000"
    )
        port map (
      I0 => \product_4[33]_i_2_n_0\,
      I1 => \exponent_2__0\(1),
      I2 => \product_4[35]_i_2_n_0\,
      I3 => \product_4[32]_i_2_n_0\,
      I4 => \product_4[105]_i_3_n_0\,
      I5 => \product_4[105]_i_6_n_0\,
      O => SHL(32)
    );
\product_4[32]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \product_4[32]_i_3_n_0\,
      I1 => \exponent_2__0\(1),
      I2 => \product_4[34]_i_3_n_0\,
      O => \product_4[32]_i_2_n_0\
    );
\product_4[32]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_4[32]_i_4_n_0\,
      I1 => \product_4[40]_i_4_n_0\,
      I2 => \exponent_2__0\(2),
      I3 => \product_4[36]_i_4_n_0\,
      I4 => \exponent_2__0\(3),
      I5 => \product_4[44]_i_4_n_0\,
      O => \product_4[32]_i_3_n_0\
    );
\product_4[32]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000B0008"
    )
        port map (
      I0 => product_2(1),
      I1 => \exponent_2__0\(4),
      I2 => \exponent_2__0\(5),
      I3 => \exponent_2__0\(6),
      I4 => product_2(17),
      O => \product_4[32]_i_4_n_0\
    );
\product_4[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB800B800B800"
    )
        port map (
      I0 => \product_4[33]_i_2_n_0\,
      I1 => \exponent_2__0\(1),
      I2 => \product_4[35]_i_2_n_0\,
      I3 => \product_4[105]_i_3_n_0\,
      I4 => \product_4[34]_i_2_n_0\,
      I5 => \product_4[105]_i_6_n_0\,
      O => SHL(33)
    );
\product_4[33]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_4[33]_i_3_n_0\,
      I1 => \product_4[41]_i_3_n_0\,
      I2 => \exponent_2__0\(2),
      I3 => \product_4[37]_i_3_n_0\,
      I4 => \exponent_2__0\(3),
      I5 => \product_4[45]_i_3_n_0\,
      O => \product_4[33]_i_2_n_0\
    );
\product_4[33]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000B0008"
    )
        port map (
      I0 => product_2(2),
      I1 => \exponent_2__0\(4),
      I2 => \exponent_2__0\(5),
      I3 => \exponent_2__0\(6),
      I4 => product_2(18),
      O => \product_4[33]_i_3_n_0\
    );
\product_4[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8B8B8FF000000"
    )
        port map (
      I0 => \product_4[35]_i_2_n_0\,
      I1 => \exponent_2__0\(1),
      I2 => \product_4[37]_i_2_n_0\,
      I3 => \product_4[34]_i_2_n_0\,
      I4 => \product_4[105]_i_3_n_0\,
      I5 => \product_4[105]_i_6_n_0\,
      O => SHL(34)
    );
\product_4[34]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \product_4[34]_i_3_n_0\,
      I1 => \exponent_2__0\(1),
      I2 => \product_4[36]_i_3_n_0\,
      O => \product_4[34]_i_2_n_0\
    );
\product_4[34]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_4[34]_i_4_n_0\,
      I1 => \product_4[42]_i_4_n_0\,
      I2 => \exponent_2__0\(2),
      I3 => \product_4[38]_i_4_n_0\,
      I4 => \exponent_2__0\(3),
      I5 => \product_4[46]_i_4_n_0\,
      O => \product_4[34]_i_3_n_0\
    );
\product_4[34]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000B0008"
    )
        port map (
      I0 => product_2(3),
      I1 => \exponent_2__0\(4),
      I2 => \exponent_2__0\(5),
      I3 => \exponent_2__0\(6),
      I4 => product_2(19),
      O => \product_4[34]_i_4_n_0\
    );
\product_4[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB800B800B800"
    )
        port map (
      I0 => \product_4[35]_i_2_n_0\,
      I1 => \exponent_2__0\(1),
      I2 => \product_4[37]_i_2_n_0\,
      I3 => \product_4[105]_i_3_n_0\,
      I4 => \product_4[36]_i_2_n_0\,
      I5 => \product_4[105]_i_6_n_0\,
      O => SHL(35)
    );
\product_4[35]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_4[35]_i_3_n_0\,
      I1 => \product_4[43]_i_3_n_0\,
      I2 => \exponent_2__0\(2),
      I3 => \product_4[39]_i_3_n_0\,
      I4 => \exponent_2__0\(3),
      I5 => \product_4[47]_i_4_n_0\,
      O => \product_4[35]_i_2_n_0\
    );
\product_4[35]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000B0008"
    )
        port map (
      I0 => product_2(4),
      I1 => \exponent_2__0\(4),
      I2 => \exponent_2__0\(5),
      I3 => \exponent_2__0\(6),
      I4 => product_2(20),
      O => \product_4[35]_i_3_n_0\
    );
\product_4[36]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8B8B8FF000000"
    )
        port map (
      I0 => \product_4[37]_i_2_n_0\,
      I1 => \exponent_2__0\(1),
      I2 => \product_4[39]_i_2_n_0\,
      I3 => \product_4[36]_i_2_n_0\,
      I4 => \product_4[105]_i_3_n_0\,
      I5 => \product_4[105]_i_6_n_0\,
      O => SHL(36)
    );
\product_4[36]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \product_4[36]_i_3_n_0\,
      I1 => \exponent_2__0\(1),
      I2 => \product_4[38]_i_3_n_0\,
      O => \product_4[36]_i_2_n_0\
    );
\product_4[36]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_4[36]_i_4_n_0\,
      I1 => \product_4[44]_i_4_n_0\,
      I2 => \exponent_2__0\(2),
      I3 => \product_4[40]_i_4_n_0\,
      I4 => \exponent_2__0\(3),
      I5 => \product_4[48]_i_4_n_0\,
      O => \product_4[36]_i_3_n_0\
    );
\product_4[36]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000B0008"
    )
        port map (
      I0 => product_2(5),
      I1 => \exponent_2__0\(4),
      I2 => \exponent_2__0\(5),
      I3 => \exponent_2__0\(6),
      I4 => product_2(21),
      O => \product_4[36]_i_4_n_0\
    );
\product_4[37]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB800B800B800"
    )
        port map (
      I0 => \product_4[37]_i_2_n_0\,
      I1 => \exponent_2__0\(1),
      I2 => \product_4[39]_i_2_n_0\,
      I3 => \product_4[105]_i_3_n_0\,
      I4 => \product_4[38]_i_2_n_0\,
      I5 => \product_4[105]_i_6_n_0\,
      O => SHL(37)
    );
\product_4[37]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_4[37]_i_3_n_0\,
      I1 => \product_4[45]_i_3_n_0\,
      I2 => \exponent_2__0\(2),
      I3 => \product_4[41]_i_3_n_0\,
      I4 => \exponent_2__0\(3),
      I5 => \product_4[47]_i_8_n_0\,
      O => \product_4[37]_i_2_n_0\
    );
\product_4[37]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000B0008"
    )
        port map (
      I0 => product_2(6),
      I1 => \exponent_2__0\(4),
      I2 => \exponent_2__0\(5),
      I3 => \exponent_2__0\(6),
      I4 => product_2(22),
      O => \product_4[37]_i_3_n_0\
    );
\product_4[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8B8B8FF000000"
    )
        port map (
      I0 => \product_4[39]_i_2_n_0\,
      I1 => \exponent_2__0\(1),
      I2 => \product_4[41]_i_2_n_0\,
      I3 => \product_4[38]_i_2_n_0\,
      I4 => \product_4[105]_i_3_n_0\,
      I5 => \product_4[105]_i_6_n_0\,
      O => SHL(38)
    );
\product_4[38]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \product_4[38]_i_3_n_0\,
      I1 => \exponent_2__0\(1),
      I2 => \product_4[40]_i_3_n_0\,
      O => \product_4[38]_i_2_n_0\
    );
\product_4[38]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_4[38]_i_4_n_0\,
      I1 => \product_4[46]_i_4_n_0\,
      I2 => \exponent_2__0\(2),
      I3 => \product_4[42]_i_4_n_0\,
      I4 => \exponent_2__0\(3),
      I5 => \product_4[50]_i_4_n_0\,
      O => \product_4[38]_i_3_n_0\
    );
\product_4[38]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000B0008"
    )
        port map (
      I0 => product_2(7),
      I1 => \exponent_2__0\(4),
      I2 => \exponent_2__0\(5),
      I3 => \exponent_2__0\(6),
      I4 => product_2(23),
      O => \product_4[38]_i_4_n_0\
    );
\product_4[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB800B800B800"
    )
        port map (
      I0 => \product_4[39]_i_2_n_0\,
      I1 => \exponent_2__0\(1),
      I2 => \product_4[41]_i_2_n_0\,
      I3 => \product_4[105]_i_3_n_0\,
      I4 => \product_4[40]_i_2_n_0\,
      I5 => \product_4[105]_i_6_n_0\,
      O => SHL(39)
    );
\product_4[39]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_4[39]_i_3_n_0\,
      I1 => \product_4[47]_i_4_n_0\,
      I2 => \exponent_2__0\(2),
      I3 => \product_4[43]_i_3_n_0\,
      I4 => \exponent_2__0\(3),
      I5 => \product_4[47]_i_6_n_0\,
      O => \product_4[39]_i_2_n_0\
    );
\product_4[39]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000B0008"
    )
        port map (
      I0 => product_2(8),
      I1 => \exponent_2__0\(4),
      I2 => \exponent_2__0\(5),
      I3 => \exponent_2__0\(6),
      I4 => product_2(24),
      O => \product_4[39]_i_3_n_0\
    );
\product_4[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \product_4[3]_i_2_n_0\,
      I1 => \product_4[105]_i_3_n_0\,
      I2 => \product_4[4]_i_2_n_0\,
      I3 => \product_4[105]_i_6_n_0\,
      O => SHL(3)
    );
\product_4[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000088000000C000"
    )
        port map (
      I0 => product_2(0),
      I1 => \product_4[0]_i_2_n_0\,
      I2 => product_2(2),
      I3 => \product_4[0]_i_3_n_0\,
      I4 => \exponent_2__0\(2),
      I5 => \exponent_2__0\(1),
      O => \product_4[3]_i_2_n_0\
    );
\product_4[40]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8B8B8FF000000"
    )
        port map (
      I0 => \product_4[41]_i_2_n_0\,
      I1 => \exponent_2__0\(1),
      I2 => \product_4[43]_i_2_n_0\,
      I3 => \product_4[40]_i_2_n_0\,
      I4 => \product_4[105]_i_3_n_0\,
      I5 => \product_4[105]_i_6_n_0\,
      O => SHL(40)
    );
\product_4[40]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \product_4[40]_i_3_n_0\,
      I1 => \exponent_2__0\(1),
      I2 => \product_4[42]_i_3_n_0\,
      O => \product_4[40]_i_2_n_0\
    );
\product_4[40]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_4[40]_i_4_n_0\,
      I1 => \product_4[48]_i_4_n_0\,
      I2 => \exponent_2__0\(2),
      I3 => \product_4[44]_i_4_n_0\,
      I4 => \exponent_2__0\(3),
      I5 => \product_4[52]_i_4_n_0\,
      O => \product_4[40]_i_3_n_0\
    );
\product_4[40]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000B0008"
    )
        port map (
      I0 => product_2(9),
      I1 => \exponent_2__0\(4),
      I2 => \exponent_2__0\(5),
      I3 => \exponent_2__0\(6),
      I4 => product_2(25),
      O => \product_4[40]_i_4_n_0\
    );
\product_4[41]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB800B800B800"
    )
        port map (
      I0 => \product_4[41]_i_2_n_0\,
      I1 => \exponent_2__0\(1),
      I2 => \product_4[43]_i_2_n_0\,
      I3 => \product_4[105]_i_3_n_0\,
      I4 => \product_4[42]_i_2_n_0\,
      I5 => \product_4[105]_i_6_n_0\,
      O => SHL(41)
    );
\product_4[41]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_4[41]_i_3_n_0\,
      I1 => \product_4[47]_i_8_n_0\,
      I2 => \exponent_2__0\(2),
      I3 => \product_4[45]_i_3_n_0\,
      I4 => \exponent_2__0\(3),
      I5 => \product_4[47]_i_10_n_0\,
      O => \product_4[41]_i_2_n_0\
    );
\product_4[41]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000B0008"
    )
        port map (
      I0 => product_2(10),
      I1 => \exponent_2__0\(4),
      I2 => \exponent_2__0\(5),
      I3 => \exponent_2__0\(6),
      I4 => product_2(26),
      O => \product_4[41]_i_3_n_0\
    );
\product_4[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8B8B8FF000000"
    )
        port map (
      I0 => \product_4[43]_i_2_n_0\,
      I1 => \exponent_2__0\(1),
      I2 => \product_4[45]_i_2_n_0\,
      I3 => \product_4[42]_i_2_n_0\,
      I4 => \product_4[105]_i_3_n_0\,
      I5 => \product_4[105]_i_6_n_0\,
      O => SHL(42)
    );
\product_4[42]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \product_4[42]_i_3_n_0\,
      I1 => \exponent_2__0\(1),
      I2 => \product_4[44]_i_3_n_0\,
      O => \product_4[42]_i_2_n_0\
    );
\product_4[42]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_4[42]_i_4_n_0\,
      I1 => \product_4[50]_i_4_n_0\,
      I2 => \exponent_2__0\(2),
      I3 => \product_4[46]_i_4_n_0\,
      I4 => \exponent_2__0\(3),
      I5 => \product_4[54]_i_4_n_0\,
      O => \product_4[42]_i_3_n_0\
    );
\product_4[42]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000B0008"
    )
        port map (
      I0 => product_2(11),
      I1 => \exponent_2__0\(4),
      I2 => \exponent_2__0\(5),
      I3 => \exponent_2__0\(6),
      I4 => product_2(27),
      O => \product_4[42]_i_4_n_0\
    );
\product_4[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB800B800B800"
    )
        port map (
      I0 => \product_4[43]_i_2_n_0\,
      I1 => \exponent_2__0\(1),
      I2 => \product_4[45]_i_2_n_0\,
      I3 => \product_4[105]_i_3_n_0\,
      I4 => \product_4[44]_i_2_n_0\,
      I5 => \product_4[105]_i_6_n_0\,
      O => SHL(43)
    );
\product_4[43]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_4[43]_i_3_n_0\,
      I1 => \product_4[47]_i_6_n_0\,
      I2 => \exponent_2__0\(2),
      I3 => \product_4[47]_i_4_n_0\,
      I4 => \exponent_2__0\(3),
      I5 => \product_4[47]_i_5_n_0\,
      O => \product_4[43]_i_2_n_0\
    );
\product_4[43]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000B0008"
    )
        port map (
      I0 => product_2(12),
      I1 => \exponent_2__0\(4),
      I2 => \exponent_2__0\(5),
      I3 => \exponent_2__0\(6),
      I4 => product_2(28),
      O => \product_4[43]_i_3_n_0\
    );
\product_4[44]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8B8B8FF000000"
    )
        port map (
      I0 => \product_4[45]_i_2_n_0\,
      I1 => \exponent_2__0\(1),
      I2 => \product_4[47]_i_2_n_0\,
      I3 => \product_4[44]_i_2_n_0\,
      I4 => \product_4[105]_i_3_n_0\,
      I5 => \product_4[105]_i_6_n_0\,
      O => SHL(44)
    );
\product_4[44]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \product_4[44]_i_3_n_0\,
      I1 => \exponent_2__0\(1),
      I2 => \product_4[46]_i_3_n_0\,
      O => \product_4[44]_i_2_n_0\
    );
\product_4[44]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_4[44]_i_4_n_0\,
      I1 => \product_4[52]_i_4_n_0\,
      I2 => \exponent_2__0\(2),
      I3 => \product_4[48]_i_4_n_0\,
      I4 => \exponent_2__0\(3),
      I5 => \product_4[56]_i_4_n_0\,
      O => \product_4[44]_i_3_n_0\
    );
\product_4[44]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000B0008"
    )
        port map (
      I0 => product_2(13),
      I1 => \exponent_2__0\(4),
      I2 => \exponent_2__0\(5),
      I3 => \exponent_2__0\(6),
      I4 => product_2(29),
      O => \product_4[44]_i_4_n_0\
    );
\product_4[45]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB800B800B800"
    )
        port map (
      I0 => \product_4[45]_i_2_n_0\,
      I1 => \exponent_2__0\(1),
      I2 => \product_4[47]_i_2_n_0\,
      I3 => \product_4[105]_i_3_n_0\,
      I4 => \product_4[46]_i_2_n_0\,
      I5 => \product_4[105]_i_6_n_0\,
      O => SHL(45)
    );
\product_4[45]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_4[45]_i_3_n_0\,
      I1 => \product_4[47]_i_10_n_0\,
      I2 => \exponent_2__0\(2),
      I3 => \product_4[47]_i_8_n_0\,
      I4 => \exponent_2__0\(3),
      I5 => \product_4[47]_i_9_n_0\,
      O => \product_4[45]_i_2_n_0\
    );
\product_4[45]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000B0008"
    )
        port map (
      I0 => product_2(14),
      I1 => \exponent_2__0\(4),
      I2 => \exponent_2__0\(5),
      I3 => \exponent_2__0\(6),
      I4 => product_2(30),
      O => \product_4[45]_i_3_n_0\
    );
\product_4[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8B8B8FF000000"
    )
        port map (
      I0 => \product_4[47]_i_2_n_0\,
      I1 => \exponent_2__0\(1),
      I2 => \product_4[47]_i_3_n_0\,
      I3 => \product_4[46]_i_2_n_0\,
      I4 => \product_4[105]_i_3_n_0\,
      I5 => \product_4[105]_i_6_n_0\,
      O => SHL(46)
    );
\product_4[46]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \product_4[46]_i_3_n_0\,
      I1 => \exponent_2__0\(1),
      I2 => \product_4[48]_i_3_n_0\,
      O => \product_4[46]_i_2_n_0\
    );
\product_4[46]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_4[46]_i_4_n_0\,
      I1 => \product_4[54]_i_4_n_0\,
      I2 => \exponent_2__0\(2),
      I3 => \product_4[50]_i_4_n_0\,
      I4 => \exponent_2__0\(3),
      I5 => \product_4[58]_i_4_n_0\,
      O => \product_4[46]_i_3_n_0\
    );
\product_4[46]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000B0008"
    )
        port map (
      I0 => product_2(15),
      I1 => \exponent_2__0\(4),
      I2 => \exponent_2__0\(5),
      I3 => \exponent_2__0\(6),
      I4 => product_2(31),
      O => \product_4[46]_i_4_n_0\
    );
\product_4[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB800B800B800"
    )
        port map (
      I0 => \product_4[47]_i_2_n_0\,
      I1 => \exponent_2__0\(1),
      I2 => \product_4[47]_i_3_n_0\,
      I3 => \product_4[105]_i_3_n_0\,
      I4 => \product_4[48]_i_2_n_0\,
      I5 => \product_4[105]_i_6_n_0\,
      O => SHL(47)
    );
\product_4[47]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000030300000BB88"
    )
        port map (
      I0 => product_2(22),
      I1 => \exponent_2__0\(4),
      I2 => product_2(6),
      I3 => product_2(38),
      I4 => \exponent_2__0\(6),
      I5 => \exponent_2__0\(5),
      O => \product_4[47]_i_10_n_0\
    );
\product_4[47]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000030300000BB88"
    )
        port map (
      I0 => product_2(30),
      I1 => \exponent_2__0\(4),
      I2 => product_2(14),
      I3 => product_2(46),
      I4 => \exponent_2__0\(6),
      I5 => \exponent_2__0\(5),
      O => \product_4[47]_i_11_n_0\
    );
\product_4[47]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_4[47]_i_4_n_0\,
      I1 => \product_4[47]_i_5_n_0\,
      I2 => \exponent_2__0\(2),
      I3 => \product_4[47]_i_6_n_0\,
      I4 => \exponent_2__0\(3),
      I5 => \product_4[47]_i_7_n_0\,
      O => \product_4[47]_i_2_n_0\
    );
\product_4[47]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_4[47]_i_8_n_0\,
      I1 => \product_4[47]_i_9_n_0\,
      I2 => \exponent_2__0\(2),
      I3 => \product_4[47]_i_10_n_0\,
      I4 => \exponent_2__0\(3),
      I5 => \product_4[47]_i_11_n_0\,
      O => \product_4[47]_i_3_n_0\
    );
\product_4[47]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000030300000BB88"
    )
        port map (
      I0 => product_2(16),
      I1 => \exponent_2__0\(4),
      I2 => product_2(0),
      I3 => product_2(32),
      I4 => \exponent_2__0\(6),
      I5 => \exponent_2__0\(5),
      O => \product_4[47]_i_4_n_0\
    );
\product_4[47]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000030300000BB88"
    )
        port map (
      I0 => product_2(24),
      I1 => \exponent_2__0\(4),
      I2 => product_2(8),
      I3 => product_2(40),
      I4 => \exponent_2__0\(6),
      I5 => \exponent_2__0\(5),
      O => \product_4[47]_i_5_n_0\
    );
\product_4[47]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000030300000BB88"
    )
        port map (
      I0 => product_2(20),
      I1 => \exponent_2__0\(4),
      I2 => product_2(4),
      I3 => product_2(36),
      I4 => \exponent_2__0\(6),
      I5 => \exponent_2__0\(5),
      O => \product_4[47]_i_6_n_0\
    );
\product_4[47]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000030300000BB88"
    )
        port map (
      I0 => product_2(28),
      I1 => \exponent_2__0\(4),
      I2 => product_2(12),
      I3 => product_2(44),
      I4 => \exponent_2__0\(6),
      I5 => \exponent_2__0\(5),
      O => \product_4[47]_i_7_n_0\
    );
\product_4[47]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000030300000BB88"
    )
        port map (
      I0 => product_2(18),
      I1 => \exponent_2__0\(4),
      I2 => product_2(2),
      I3 => product_2(34),
      I4 => \exponent_2__0\(6),
      I5 => \exponent_2__0\(5),
      O => \product_4[47]_i_8_n_0\
    );
\product_4[47]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000030300000BB88"
    )
        port map (
      I0 => product_2(26),
      I1 => \exponent_2__0\(4),
      I2 => product_2(10),
      I3 => product_2(42),
      I4 => \exponent_2__0\(6),
      I5 => \exponent_2__0\(5),
      O => \product_4[47]_i_9_n_0\
    );
\product_4[48]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \product_4[48]_i_2_n_0\,
      I1 => \product_4[105]_i_3_n_0\,
      I2 => \product_4[49]_i_2_n_0\,
      I3 => \product_4[105]_i_6_n_0\,
      O => SHL(48)
    );
\product_4[48]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \product_4[48]_i_3_n_0\,
      I1 => \exponent_2__0\(1),
      I2 => \product_4[50]_i_3_n_0\,
      O => \product_4[48]_i_2_n_0\
    );
\product_4[48]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_4[48]_i_4_n_0\,
      I1 => \product_4[56]_i_4_n_0\,
      I2 => \exponent_2__0\(2),
      I3 => \product_4[52]_i_4_n_0\,
      I4 => \exponent_2__0\(3),
      I5 => \product_4[60]_i_4_n_0\,
      O => \product_4[48]_i_3_n_0\
    );
\product_4[48]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000030300000BB88"
    )
        port map (
      I0 => product_2(17),
      I1 => \exponent_2__0\(4),
      I2 => product_2(1),
      I3 => product_2(33),
      I4 => \exponent_2__0\(6),
      I5 => \exponent_2__0\(5),
      O => \product_4[48]_i_4_n_0\
    );
\product_4[49]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \product_4[49]_i_2_n_0\,
      I1 => \product_4[105]_i_3_n_0\,
      I2 => \product_4[50]_i_2_n_0\,
      I3 => \product_4[105]_i_6_n_0\,
      O => SHL(49)
    );
\product_4[49]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \product_4[47]_i_3_n_0\,
      I1 => \exponent_2__0\(1),
      I2 => \product_4[51]_i_3_n_0\,
      I3 => \exponent_2__0\(2),
      I4 => \product_4[55]_i_3_n_0\,
      O => \product_4[49]_i_2_n_0\
    );
\product_4[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \product_4[4]_i_2_n_0\,
      I1 => \product_4[105]_i_3_n_0\,
      I2 => \product_4[5]_i_2_n_0\,
      I3 => \product_4[105]_i_6_n_0\,
      O => SHL(4)
    );
\product_4[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000088000000C000"
    )
        port map (
      I0 => product_2(1),
      I1 => \product_4[0]_i_2_n_0\,
      I2 => product_2(3),
      I3 => \product_4[0]_i_3_n_0\,
      I4 => \exponent_2__0\(2),
      I5 => \exponent_2__0\(1),
      O => \product_4[4]_i_2_n_0\
    );
\product_4[50]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \product_4[50]_i_2_n_0\,
      I1 => \product_4[105]_i_3_n_0\,
      I2 => \product_4[51]_i_2_n_0\,
      I3 => \product_4[105]_i_6_n_0\,
      O => SHL(50)
    );
\product_4[50]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \product_4[50]_i_3_n_0\,
      I1 => \exponent_2__0\(1),
      I2 => \product_4[52]_i_3_n_0\,
      I3 => \exponent_2__0\(2),
      I4 => \product_4[56]_i_3_n_0\,
      O => \product_4[50]_i_2_n_0\
    );
\product_4[50]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_4[50]_i_4_n_0\,
      I1 => \product_4[58]_i_4_n_0\,
      I2 => \exponent_2__0\(2),
      I3 => \product_4[54]_i_4_n_0\,
      I4 => \exponent_2__0\(3),
      I5 => \product_4[62]_i_4_n_0\,
      O => \product_4[50]_i_3_n_0\
    );
\product_4[50]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000030300000BB88"
    )
        port map (
      I0 => product_2(19),
      I1 => \exponent_2__0\(4),
      I2 => product_2(3),
      I3 => product_2(35),
      I4 => \exponent_2__0\(6),
      I5 => \exponent_2__0\(5),
      O => \product_4[50]_i_4_n_0\
    );
\product_4[51]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \product_4[51]_i_2_n_0\,
      I1 => \product_4[105]_i_3_n_0\,
      I2 => \product_4[52]_i_2_n_0\,
      I3 => \product_4[105]_i_6_n_0\,
      O => SHL(51)
    );
\product_4[51]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_4[51]_i_3_n_0\,
      I1 => \product_4[55]_i_3_n_0\,
      I2 => \exponent_2__0\(1),
      I3 => \product_4[53]_i_3_n_0\,
      I4 => \exponent_2__0\(2),
      I5 => \product_4[57]_i_3_n_0\,
      O => \product_4[51]_i_2_n_0\
    );
\product_4[51]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \product_4[47]_i_6_n_0\,
      I1 => \exponent_2__0\(3),
      I2 => \product_4[47]_i_7_n_0\,
      O => \product_4[51]_i_3_n_0\
    );
\product_4[52]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \product_4[52]_i_2_n_0\,
      I1 => \product_4[105]_i_3_n_0\,
      I2 => \product_4[53]_i_2_n_0\,
      I3 => \product_4[105]_i_6_n_0\,
      O => SHL(52)
    );
\product_4[52]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_4[52]_i_3_n_0\,
      I1 => \product_4[56]_i_3_n_0\,
      I2 => \exponent_2__0\(1),
      I3 => \product_4[54]_i_3_n_0\,
      I4 => \exponent_2__0\(2),
      I5 => \product_4[58]_i_3_n_0\,
      O => \product_4[52]_i_2_n_0\
    );
\product_4[52]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \product_4[52]_i_4_n_0\,
      I1 => \exponent_2__0\(3),
      I2 => \product_4[60]_i_4_n_0\,
      O => \product_4[52]_i_3_n_0\
    );
\product_4[52]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000030300000BB88"
    )
        port map (
      I0 => product_2(21),
      I1 => \exponent_2__0\(4),
      I2 => product_2(5),
      I3 => product_2(37),
      I4 => \exponent_2__0\(6),
      I5 => \exponent_2__0\(5),
      O => \product_4[52]_i_4_n_0\
    );
\product_4[53]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \product_4[53]_i_2_n_0\,
      I1 => \product_4[105]_i_3_n_0\,
      I2 => \product_4[54]_i_2_n_0\,
      I3 => \product_4[105]_i_6_n_0\,
      O => SHL(53)
    );
\product_4[53]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_4[53]_i_3_n_0\,
      I1 => \product_4[57]_i_3_n_0\,
      I2 => \exponent_2__0\(1),
      I3 => \product_4[55]_i_3_n_0\,
      I4 => \exponent_2__0\(2),
      I5 => \product_4[59]_i_3_n_0\,
      O => \product_4[53]_i_2_n_0\
    );
\product_4[53]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \product_4[47]_i_10_n_0\,
      I1 => \exponent_2__0\(3),
      I2 => \product_4[47]_i_11_n_0\,
      O => \product_4[53]_i_3_n_0\
    );
\product_4[54]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \product_4[54]_i_2_n_0\,
      I1 => \product_4[105]_i_3_n_0\,
      I2 => \product_4[55]_i_2_n_0\,
      I3 => \product_4[105]_i_6_n_0\,
      O => SHL(54)
    );
\product_4[54]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_4[54]_i_3_n_0\,
      I1 => \product_4[58]_i_3_n_0\,
      I2 => \exponent_2__0\(1),
      I3 => \product_4[56]_i_3_n_0\,
      I4 => \exponent_2__0\(2),
      I5 => \product_4[60]_i_3_n_0\,
      O => \product_4[54]_i_2_n_0\
    );
\product_4[54]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \product_4[54]_i_4_n_0\,
      I1 => \exponent_2__0\(3),
      I2 => \product_4[62]_i_4_n_0\,
      O => \product_4[54]_i_3_n_0\
    );
\product_4[54]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000030300000BB88"
    )
        port map (
      I0 => product_2(23),
      I1 => \exponent_2__0\(4),
      I2 => product_2(7),
      I3 => product_2(39),
      I4 => \exponent_2__0\(6),
      I5 => \exponent_2__0\(5),
      O => \product_4[54]_i_4_n_0\
    );
\product_4[55]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \product_4[55]_i_2_n_0\,
      I1 => \product_4[105]_i_3_n_0\,
      I2 => \product_4[56]_i_2_n_0\,
      I3 => \product_4[105]_i_6_n_0\,
      O => SHL(55)
    );
\product_4[55]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_4[55]_i_3_n_0\,
      I1 => \product_4[59]_i_3_n_0\,
      I2 => \exponent_2__0\(1),
      I3 => \product_4[57]_i_3_n_0\,
      I4 => \exponent_2__0\(2),
      I5 => \product_4[61]_i_3_n_0\,
      O => \product_4[55]_i_2_n_0\
    );
\product_4[55]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \product_4[47]_i_5_n_0\,
      I1 => \exponent_2__0\(3),
      I2 => \product_4[63]_i_4_n_0\,
      I3 => \exponent_2__0\(4),
      I4 => \product_4[79]_i_4_n_0\,
      O => \product_4[55]_i_3_n_0\
    );
\product_4[56]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \product_4[56]_i_2_n_0\,
      I1 => \product_4[105]_i_3_n_0\,
      I2 => \product_4[57]_i_2_n_0\,
      I3 => \product_4[105]_i_6_n_0\,
      O => SHL(56)
    );
\product_4[56]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_4[56]_i_3_n_0\,
      I1 => \product_4[60]_i_3_n_0\,
      I2 => \exponent_2__0\(1),
      I3 => \product_4[58]_i_3_n_0\,
      I4 => \exponent_2__0\(2),
      I5 => \product_4[62]_i_3_n_0\,
      O => \product_4[56]_i_2_n_0\
    );
\product_4[56]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \product_4[56]_i_4_n_0\,
      I1 => \exponent_2__0\(3),
      I2 => \product_4[64]_i_4_n_0\,
      I3 => \exponent_2__0\(4),
      I4 => \product_4[80]_i_4_n_0\,
      O => \product_4[56]_i_3_n_0\
    );
\product_4[56]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000030300000BB88"
    )
        port map (
      I0 => product_2(25),
      I1 => \exponent_2__0\(4),
      I2 => product_2(9),
      I3 => product_2(41),
      I4 => \exponent_2__0\(6),
      I5 => \exponent_2__0\(5),
      O => \product_4[56]_i_4_n_0\
    );
\product_4[57]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \product_4[57]_i_2_n_0\,
      I1 => \product_4[105]_i_3_n_0\,
      I2 => \product_4[58]_i_2_n_0\,
      I3 => \product_4[105]_i_6_n_0\,
      O => SHL(57)
    );
\product_4[57]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_4[57]_i_3_n_0\,
      I1 => \product_4[61]_i_3_n_0\,
      I2 => \exponent_2__0\(1),
      I3 => \product_4[59]_i_3_n_0\,
      I4 => \exponent_2__0\(2),
      I5 => \product_4[63]_i_3_n_0\,
      O => \product_4[57]_i_2_n_0\
    );
\product_4[57]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \product_4[47]_i_9_n_0\,
      I1 => \exponent_2__0\(3),
      I2 => \product_4[65]_i_4_n_0\,
      I3 => \exponent_2__0\(4),
      I4 => \product_4[81]_i_4_n_0\,
      O => \product_4[57]_i_3_n_0\
    );
\product_4[58]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \product_4[58]_i_2_n_0\,
      I1 => \product_4[105]_i_3_n_0\,
      I2 => \product_4[59]_i_2_n_0\,
      I3 => \product_4[105]_i_6_n_0\,
      O => SHL(58)
    );
\product_4[58]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_4[58]_i_3_n_0\,
      I1 => \product_4[62]_i_3_n_0\,
      I2 => \exponent_2__0\(1),
      I3 => \product_4[60]_i_3_n_0\,
      I4 => \exponent_2__0\(2),
      I5 => \product_4[64]_i_3_n_0\,
      O => \product_4[58]_i_2_n_0\
    );
\product_4[58]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \product_4[58]_i_4_n_0\,
      I1 => \exponent_2__0\(3),
      I2 => \product_4[66]_i_4_n_0\,
      I3 => \exponent_2__0\(4),
      I4 => \product_4[82]_i_4_n_0\,
      O => \product_4[58]_i_3_n_0\
    );
\product_4[58]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000030300000BB88"
    )
        port map (
      I0 => product_2(27),
      I1 => \exponent_2__0\(4),
      I2 => product_2(11),
      I3 => product_2(43),
      I4 => \exponent_2__0\(6),
      I5 => \exponent_2__0\(5),
      O => \product_4[58]_i_4_n_0\
    );
\product_4[59]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \product_4[59]_i_2_n_0\,
      I1 => \product_4[105]_i_3_n_0\,
      I2 => \product_4[60]_i_2_n_0\,
      I3 => \product_4[105]_i_6_n_0\,
      O => SHL(59)
    );
\product_4[59]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_4[59]_i_3_n_0\,
      I1 => \product_4[63]_i_3_n_0\,
      I2 => \exponent_2__0\(1),
      I3 => \product_4[61]_i_3_n_0\,
      I4 => \exponent_2__0\(2),
      I5 => \product_4[65]_i_3_n_0\,
      O => \product_4[59]_i_2_n_0\
    );
\product_4[59]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \product_4[47]_i_7_n_0\,
      I1 => \exponent_2__0\(3),
      I2 => \product_4[67]_i_4_n_0\,
      I3 => \exponent_2__0\(4),
      I4 => \product_4[83]_i_4_n_0\,
      O => \product_4[59]_i_3_n_0\
    );
\product_4[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \product_4[5]_i_2_n_0\,
      I1 => \product_4[105]_i_3_n_0\,
      I2 => \product_4[6]_i_2_n_0\,
      I3 => \product_4[105]_i_6_n_0\,
      O => SHL(5)
    );
\product_4[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080FFFF00800000"
    )
        port map (
      I0 => \product_4[0]_i_2_n_0\,
      I1 => product_2(2),
      I2 => \product_4[0]_i_3_n_0\,
      I3 => \exponent_2__0\(2),
      I4 => \exponent_2__0\(1),
      I5 => \product_4[7]_i_2_n_0\,
      O => \product_4[5]_i_2_n_0\
    );
\product_4[60]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \product_4[60]_i_2_n_0\,
      I1 => \product_4[105]_i_3_n_0\,
      I2 => \product_4[61]_i_2_n_0\,
      I3 => \product_4[105]_i_6_n_0\,
      O => SHL(60)
    );
\product_4[60]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_4[60]_i_3_n_0\,
      I1 => \product_4[64]_i_3_n_0\,
      I2 => \exponent_2__0\(1),
      I3 => \product_4[62]_i_3_n_0\,
      I4 => \exponent_2__0\(2),
      I5 => \product_4[66]_i_3_n_0\,
      O => \product_4[60]_i_2_n_0\
    );
\product_4[60]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \product_4[60]_i_4_n_0\,
      I1 => \exponent_2__0\(3),
      I2 => \product_4[68]_i_4_n_0\,
      I3 => \exponent_2__0\(4),
      I4 => \product_4[84]_i_4_n_0\,
      O => \product_4[60]_i_3_n_0\
    );
\product_4[60]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000030300000BB88"
    )
        port map (
      I0 => product_2(29),
      I1 => \exponent_2__0\(4),
      I2 => product_2(13),
      I3 => product_2(45),
      I4 => \exponent_2__0\(6),
      I5 => \exponent_2__0\(5),
      O => \product_4[60]_i_4_n_0\
    );
\product_4[61]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \product_4[61]_i_2_n_0\,
      I1 => \product_4[105]_i_3_n_0\,
      I2 => \product_4[62]_i_2_n_0\,
      I3 => \product_4[105]_i_6_n_0\,
      O => SHL(61)
    );
\product_4[61]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_4[61]_i_3_n_0\,
      I1 => \product_4[65]_i_3_n_0\,
      I2 => \exponent_2__0\(1),
      I3 => \product_4[63]_i_3_n_0\,
      I4 => \exponent_2__0\(2),
      I5 => \product_4[67]_i_3_n_0\,
      O => \product_4[61]_i_2_n_0\
    );
\product_4[61]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \product_4[47]_i_11_n_0\,
      I1 => \exponent_2__0\(3),
      I2 => \product_4[69]_i_4_n_0\,
      I3 => \exponent_2__0\(4),
      I4 => \product_4[85]_i_4_n_0\,
      O => \product_4[61]_i_3_n_0\
    );
\product_4[62]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \product_4[62]_i_2_n_0\,
      I1 => \product_4[105]_i_3_n_0\,
      I2 => \product_4[63]_i_2_n_0\,
      I3 => \product_4[105]_i_6_n_0\,
      O => SHL(62)
    );
\product_4[62]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_4[62]_i_3_n_0\,
      I1 => \product_4[66]_i_3_n_0\,
      I2 => \exponent_2__0\(1),
      I3 => \product_4[64]_i_3_n_0\,
      I4 => \exponent_2__0\(2),
      I5 => \product_4[68]_i_3_n_0\,
      O => \product_4[62]_i_2_n_0\
    );
\product_4[62]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \product_4[62]_i_4_n_0\,
      I1 => \exponent_2__0\(3),
      I2 => \product_4[70]_i_4_n_0\,
      I3 => \exponent_2__0\(4),
      I4 => \product_4[86]_i_4_n_0\,
      O => \product_4[62]_i_3_n_0\
    );
\product_4[62]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000030300000BB88"
    )
        port map (
      I0 => product_2(31),
      I1 => \exponent_2__0\(4),
      I2 => product_2(15),
      I3 => product_2(47),
      I4 => \exponent_2__0\(6),
      I5 => \exponent_2__0\(5),
      O => \product_4[62]_i_4_n_0\
    );
\product_4[63]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \product_4[63]_i_2_n_0\,
      I1 => \product_4[105]_i_3_n_0\,
      I2 => \product_4[64]_i_2_n_0\,
      I3 => \product_4[105]_i_6_n_0\,
      O => SHL(63)
    );
\product_4[63]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_4[63]_i_3_n_0\,
      I1 => \product_4[67]_i_3_n_0\,
      I2 => \exponent_2__0\(1),
      I3 => \product_4[65]_i_3_n_0\,
      I4 => \exponent_2__0\(2),
      I5 => \product_4[69]_i_3_n_0\,
      O => \product_4[63]_i_2_n_0\
    );
\product_4[63]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_4[63]_i_4_n_0\,
      I1 => \product_4[79]_i_4_n_0\,
      I2 => \exponent_2__0\(3),
      I3 => \product_4[71]_i_4_n_0\,
      I4 => \exponent_2__0\(4),
      I5 => \product_4[87]_i_4_n_0\,
      O => \product_4[63]_i_3_n_0\
    );
\product_4[63]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0A0C"
    )
        port map (
      I0 => product_2(0),
      I1 => product_2(32),
      I2 => \exponent_2__0\(6),
      I3 => \exponent_2__0\(5),
      O => \product_4[63]_i_4_n_0\
    );
\product_4[64]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \product_4[64]_i_2_n_0\,
      I1 => \product_4[105]_i_3_n_0\,
      I2 => \product_4[65]_i_2_n_0\,
      I3 => \product_4[105]_i_6_n_0\,
      O => SHL(64)
    );
\product_4[64]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_4[64]_i_3_n_0\,
      I1 => \product_4[68]_i_3_n_0\,
      I2 => \exponent_2__0\(1),
      I3 => \product_4[66]_i_3_n_0\,
      I4 => \exponent_2__0\(2),
      I5 => \product_4[70]_i_3_n_0\,
      O => \product_4[64]_i_2_n_0\
    );
\product_4[64]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_4[64]_i_4_n_0\,
      I1 => \product_4[80]_i_4_n_0\,
      I2 => \exponent_2__0\(3),
      I3 => \product_4[72]_i_4_n_0\,
      I4 => \exponent_2__0\(4),
      I5 => \product_4[88]_i_4_n_0\,
      O => \product_4[64]_i_3_n_0\
    );
\product_4[64]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0A0C"
    )
        port map (
      I0 => product_2(1),
      I1 => product_2(33),
      I2 => \exponent_2__0\(6),
      I3 => \exponent_2__0\(5),
      O => \product_4[64]_i_4_n_0\
    );
\product_4[65]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \product_4[65]_i_2_n_0\,
      I1 => \product_4[105]_i_3_n_0\,
      I2 => \product_4[66]_i_2_n_0\,
      I3 => \product_4[105]_i_6_n_0\,
      O => SHL(65)
    );
\product_4[65]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_4[65]_i_3_n_0\,
      I1 => \product_4[69]_i_3_n_0\,
      I2 => \exponent_2__0\(1),
      I3 => \product_4[67]_i_3_n_0\,
      I4 => \exponent_2__0\(2),
      I5 => \product_4[71]_i_3_n_0\,
      O => \product_4[65]_i_2_n_0\
    );
\product_4[65]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_4[65]_i_4_n_0\,
      I1 => \product_4[81]_i_4_n_0\,
      I2 => \exponent_2__0\(3),
      I3 => \product_4[73]_i_4_n_0\,
      I4 => \exponent_2__0\(4),
      I5 => \product_4[89]_i_4_n_0\,
      O => \product_4[65]_i_3_n_0\
    );
\product_4[65]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0A0C"
    )
        port map (
      I0 => product_2(2),
      I1 => product_2(34),
      I2 => \exponent_2__0\(6),
      I3 => \exponent_2__0\(5),
      O => \product_4[65]_i_4_n_0\
    );
\product_4[66]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \product_4[66]_i_2_n_0\,
      I1 => \product_4[105]_i_3_n_0\,
      I2 => \product_4[67]_i_2_n_0\,
      I3 => \product_4[105]_i_6_n_0\,
      O => SHL(66)
    );
\product_4[66]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_4[66]_i_3_n_0\,
      I1 => \product_4[70]_i_3_n_0\,
      I2 => \exponent_2__0\(1),
      I3 => \product_4[68]_i_3_n_0\,
      I4 => \exponent_2__0\(2),
      I5 => \product_4[72]_i_3_n_0\,
      O => \product_4[66]_i_2_n_0\
    );
\product_4[66]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_4[66]_i_4_n_0\,
      I1 => \product_4[82]_i_4_n_0\,
      I2 => \exponent_2__0\(3),
      I3 => \product_4[74]_i_4_n_0\,
      I4 => \exponent_2__0\(4),
      I5 => \product_4[90]_i_4_n_0\,
      O => \product_4[66]_i_3_n_0\
    );
\product_4[66]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0A0C"
    )
        port map (
      I0 => product_2(3),
      I1 => product_2(35),
      I2 => \exponent_2__0\(6),
      I3 => \exponent_2__0\(5),
      O => \product_4[66]_i_4_n_0\
    );
\product_4[67]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \product_4[67]_i_2_n_0\,
      I1 => \product_4[105]_i_3_n_0\,
      I2 => \product_4[68]_i_2_n_0\,
      I3 => \product_4[105]_i_6_n_0\,
      O => SHL(67)
    );
\product_4[67]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_4[67]_i_3_n_0\,
      I1 => \product_4[71]_i_3_n_0\,
      I2 => \exponent_2__0\(1),
      I3 => \product_4[69]_i_3_n_0\,
      I4 => \exponent_2__0\(2),
      I5 => \product_4[73]_i_3_n_0\,
      O => \product_4[67]_i_2_n_0\
    );
\product_4[67]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_4[67]_i_4_n_0\,
      I1 => \product_4[83]_i_4_n_0\,
      I2 => \exponent_2__0\(3),
      I3 => \product_4[75]_i_4_n_0\,
      I4 => \exponent_2__0\(4),
      I5 => \product_4[91]_i_4_n_0\,
      O => \product_4[67]_i_3_n_0\
    );
\product_4[67]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0A0C"
    )
        port map (
      I0 => product_2(4),
      I1 => product_2(36),
      I2 => \exponent_2__0\(6),
      I3 => \exponent_2__0\(5),
      O => \product_4[67]_i_4_n_0\
    );
\product_4[68]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \product_4[68]_i_2_n_0\,
      I1 => \product_4[105]_i_3_n_0\,
      I2 => \product_4[69]_i_2_n_0\,
      I3 => \product_4[105]_i_6_n_0\,
      O => SHL(68)
    );
\product_4[68]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_4[68]_i_3_n_0\,
      I1 => \product_4[72]_i_3_n_0\,
      I2 => \exponent_2__0\(1),
      I3 => \product_4[70]_i_3_n_0\,
      I4 => \exponent_2__0\(2),
      I5 => \product_4[74]_i_3_n_0\,
      O => \product_4[68]_i_2_n_0\
    );
\product_4[68]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_4[68]_i_4_n_0\,
      I1 => \product_4[84]_i_4_n_0\,
      I2 => \exponent_2__0\(3),
      I3 => \product_4[76]_i_4_n_0\,
      I4 => \exponent_2__0\(4),
      I5 => \product_4[92]_i_4_n_0\,
      O => \product_4[68]_i_3_n_0\
    );
\product_4[68]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0A0C"
    )
        port map (
      I0 => product_2(5),
      I1 => product_2(37),
      I2 => \exponent_2__0\(6),
      I3 => \exponent_2__0\(5),
      O => \product_4[68]_i_4_n_0\
    );
\product_4[69]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \product_4[69]_i_2_n_0\,
      I1 => \product_4[105]_i_3_n_0\,
      I2 => \product_4[70]_i_2_n_0\,
      I3 => \product_4[105]_i_6_n_0\,
      O => SHL(69)
    );
\product_4[69]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_4[69]_i_3_n_0\,
      I1 => \product_4[73]_i_3_n_0\,
      I2 => \exponent_2__0\(1),
      I3 => \product_4[71]_i_3_n_0\,
      I4 => \exponent_2__0\(2),
      I5 => \product_4[75]_i_3_n_0\,
      O => \product_4[69]_i_2_n_0\
    );
\product_4[69]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_4[69]_i_4_n_0\,
      I1 => \product_4[85]_i_4_n_0\,
      I2 => \exponent_2__0\(3),
      I3 => \product_4[77]_i_4_n_0\,
      I4 => \exponent_2__0\(4),
      I5 => \product_4[93]_i_4_n_0\,
      O => \product_4[69]_i_3_n_0\
    );
\product_4[69]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0A0C"
    )
        port map (
      I0 => product_2(6),
      I1 => product_2(38),
      I2 => \exponent_2__0\(6),
      I3 => \exponent_2__0\(5),
      O => \product_4[69]_i_4_n_0\
    );
\product_4[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8B8B8FF000000"
    )
        port map (
      I0 => \product_4[7]_i_2_n_0\,
      I1 => \exponent_2__0\(1),
      I2 => \product_4[9]_i_2_n_0\,
      I3 => \product_4[6]_i_2_n_0\,
      I4 => \product_4[105]_i_3_n_0\,
      I5 => \product_4[105]_i_6_n_0\,
      O => SHL(6)
    );
\product_4[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080FFFF00800000"
    )
        port map (
      I0 => \product_4[0]_i_2_n_0\,
      I1 => product_2(3),
      I2 => \product_4[0]_i_3_n_0\,
      I3 => \exponent_2__0\(2),
      I4 => \exponent_2__0\(1),
      I5 => \product_4[8]_i_3_n_0\,
      O => \product_4[6]_i_2_n_0\
    );
\product_4[70]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \product_4[70]_i_2_n_0\,
      I1 => \product_4[105]_i_3_n_0\,
      I2 => \product_4[71]_i_2_n_0\,
      I3 => \product_4[105]_i_6_n_0\,
      O => SHL(70)
    );
\product_4[70]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_4[70]_i_3_n_0\,
      I1 => \product_4[74]_i_3_n_0\,
      I2 => \exponent_2__0\(1),
      I3 => \product_4[72]_i_3_n_0\,
      I4 => \exponent_2__0\(2),
      I5 => \product_4[76]_i_3_n_0\,
      O => \product_4[70]_i_2_n_0\
    );
\product_4[70]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_4[70]_i_4_n_0\,
      I1 => \product_4[86]_i_4_n_0\,
      I2 => \exponent_2__0\(3),
      I3 => \product_4[78]_i_4_n_0\,
      I4 => \exponent_2__0\(4),
      I5 => \product_4[94]_i_4_n_0\,
      O => \product_4[70]_i_3_n_0\
    );
\product_4[70]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0A0C"
    )
        port map (
      I0 => product_2(7),
      I1 => product_2(39),
      I2 => \exponent_2__0\(6),
      I3 => \exponent_2__0\(5),
      O => \product_4[70]_i_4_n_0\
    );
\product_4[71]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \product_4[71]_i_2_n_0\,
      I1 => \product_4[105]_i_3_n_0\,
      I2 => \product_4[72]_i_2_n_0\,
      I3 => \product_4[105]_i_6_n_0\,
      O => SHL(71)
    );
\product_4[71]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_4[71]_i_3_n_0\,
      I1 => \product_4[75]_i_3_n_0\,
      I2 => \exponent_2__0\(1),
      I3 => \product_4[73]_i_3_n_0\,
      I4 => \exponent_2__0\(2),
      I5 => \product_4[77]_i_3_n_0\,
      O => \product_4[71]_i_2_n_0\
    );
\product_4[71]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_4[71]_i_4_n_0\,
      I1 => \product_4[87]_i_4_n_0\,
      I2 => \exponent_2__0\(3),
      I3 => \product_4[79]_i_4_n_0\,
      I4 => \exponent_2__0\(4),
      I5 => \product_4[95]_i_4_n_0\,
      O => \product_4[71]_i_3_n_0\
    );
\product_4[71]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0A0C"
    )
        port map (
      I0 => product_2(8),
      I1 => product_2(40),
      I2 => \exponent_2__0\(6),
      I3 => \exponent_2__0\(5),
      O => \product_4[71]_i_4_n_0\
    );
\product_4[72]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \product_4[72]_i_2_n_0\,
      I1 => \product_4[105]_i_3_n_0\,
      I2 => \product_4[73]_i_2_n_0\,
      I3 => \product_4[105]_i_6_n_0\,
      O => SHL(72)
    );
\product_4[72]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_4[72]_i_3_n_0\,
      I1 => \product_4[76]_i_3_n_0\,
      I2 => \exponent_2__0\(1),
      I3 => \product_4[74]_i_3_n_0\,
      I4 => \exponent_2__0\(2),
      I5 => \product_4[78]_i_3_n_0\,
      O => \product_4[72]_i_2_n_0\
    );
\product_4[72]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_4[72]_i_4_n_0\,
      I1 => \product_4[88]_i_4_n_0\,
      I2 => \exponent_2__0\(3),
      I3 => \product_4[80]_i_4_n_0\,
      I4 => \exponent_2__0\(4),
      I5 => \product_4[96]_i_4_n_0\,
      O => \product_4[72]_i_3_n_0\
    );
\product_4[72]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0A0C"
    )
        port map (
      I0 => product_2(9),
      I1 => product_2(41),
      I2 => \exponent_2__0\(6),
      I3 => \exponent_2__0\(5),
      O => \product_4[72]_i_4_n_0\
    );
\product_4[73]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \product_4[73]_i_2_n_0\,
      I1 => \product_4[105]_i_3_n_0\,
      I2 => \product_4[74]_i_2_n_0\,
      I3 => \product_4[105]_i_6_n_0\,
      O => SHL(73)
    );
\product_4[73]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_4[73]_i_3_n_0\,
      I1 => \product_4[77]_i_3_n_0\,
      I2 => \exponent_2__0\(1),
      I3 => \product_4[75]_i_3_n_0\,
      I4 => \exponent_2__0\(2),
      I5 => \product_4[79]_i_3_n_0\,
      O => \product_4[73]_i_2_n_0\
    );
\product_4[73]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_4[73]_i_4_n_0\,
      I1 => \product_4[89]_i_4_n_0\,
      I2 => \exponent_2__0\(3),
      I3 => \product_4[81]_i_4_n_0\,
      I4 => \exponent_2__0\(4),
      I5 => \product_4[97]_i_4_n_0\,
      O => \product_4[73]_i_3_n_0\
    );
\product_4[73]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0A0C"
    )
        port map (
      I0 => product_2(10),
      I1 => product_2(42),
      I2 => \exponent_2__0\(6),
      I3 => \exponent_2__0\(5),
      O => \product_4[73]_i_4_n_0\
    );
\product_4[74]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \product_4[74]_i_2_n_0\,
      I1 => \product_4[105]_i_3_n_0\,
      I2 => \product_4[75]_i_2_n_0\,
      I3 => \product_4[105]_i_6_n_0\,
      O => SHL(74)
    );
\product_4[74]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_4[74]_i_3_n_0\,
      I1 => \product_4[78]_i_3_n_0\,
      I2 => \exponent_2__0\(1),
      I3 => \product_4[76]_i_3_n_0\,
      I4 => \exponent_2__0\(2),
      I5 => \product_4[80]_i_3_n_0\,
      O => \product_4[74]_i_2_n_0\
    );
\product_4[74]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_4[74]_i_4_n_0\,
      I1 => \product_4[90]_i_4_n_0\,
      I2 => \exponent_2__0\(3),
      I3 => \product_4[82]_i_4_n_0\,
      I4 => \exponent_2__0\(4),
      I5 => \product_4[98]_i_4_n_0\,
      O => \product_4[74]_i_3_n_0\
    );
\product_4[74]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0A0C"
    )
        port map (
      I0 => product_2(11),
      I1 => product_2(43),
      I2 => \exponent_2__0\(6),
      I3 => \exponent_2__0\(5),
      O => \product_4[74]_i_4_n_0\
    );
\product_4[75]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \product_4[75]_i_2_n_0\,
      I1 => \product_4[105]_i_3_n_0\,
      I2 => \product_4[76]_i_2_n_0\,
      I3 => \product_4[105]_i_6_n_0\,
      O => SHL(75)
    );
\product_4[75]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_4[75]_i_3_n_0\,
      I1 => \product_4[79]_i_3_n_0\,
      I2 => \exponent_2__0\(1),
      I3 => \product_4[77]_i_3_n_0\,
      I4 => \exponent_2__0\(2),
      I5 => \product_4[81]_i_3_n_0\,
      O => \product_4[75]_i_2_n_0\
    );
\product_4[75]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_4[75]_i_4_n_0\,
      I1 => \product_4[91]_i_4_n_0\,
      I2 => \exponent_2__0\(3),
      I3 => \product_4[83]_i_4_n_0\,
      I4 => \exponent_2__0\(4),
      I5 => \product_4[99]_i_4_n_0\,
      O => \product_4[75]_i_3_n_0\
    );
\product_4[75]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0A0C"
    )
        port map (
      I0 => product_2(12),
      I1 => product_2(44),
      I2 => \exponent_2__0\(6),
      I3 => \exponent_2__0\(5),
      O => \product_4[75]_i_4_n_0\
    );
\product_4[76]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \product_4[76]_i_2_n_0\,
      I1 => \product_4[105]_i_3_n_0\,
      I2 => \product_4[77]_i_2_n_0\,
      I3 => \product_4[105]_i_6_n_0\,
      O => SHL(76)
    );
\product_4[76]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_4[76]_i_3_n_0\,
      I1 => \product_4[80]_i_3_n_0\,
      I2 => \exponent_2__0\(1),
      I3 => \product_4[78]_i_3_n_0\,
      I4 => \exponent_2__0\(2),
      I5 => \product_4[82]_i_3_n_0\,
      O => \product_4[76]_i_2_n_0\
    );
\product_4[76]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_4[76]_i_4_n_0\,
      I1 => \product_4[92]_i_4_n_0\,
      I2 => \exponent_2__0\(3),
      I3 => \product_4[84]_i_4_n_0\,
      I4 => \exponent_2__0\(4),
      I5 => \product_4[100]_i_4_n_0\,
      O => \product_4[76]_i_3_n_0\
    );
\product_4[76]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0A0C"
    )
        port map (
      I0 => product_2(13),
      I1 => product_2(45),
      I2 => \exponent_2__0\(6),
      I3 => \exponent_2__0\(5),
      O => \product_4[76]_i_4_n_0\
    );
\product_4[77]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \product_4[77]_i_2_n_0\,
      I1 => \product_4[105]_i_3_n_0\,
      I2 => \product_4[78]_i_2_n_0\,
      I3 => \product_4[105]_i_6_n_0\,
      O => SHL(77)
    );
\product_4[77]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_4[77]_i_3_n_0\,
      I1 => \product_4[81]_i_3_n_0\,
      I2 => \exponent_2__0\(1),
      I3 => \product_4[79]_i_3_n_0\,
      I4 => \exponent_2__0\(2),
      I5 => \product_4[83]_i_3_n_0\,
      O => \product_4[77]_i_2_n_0\
    );
\product_4[77]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_4[77]_i_4_n_0\,
      I1 => \product_4[93]_i_4_n_0\,
      I2 => \exponent_2__0\(3),
      I3 => \product_4[85]_i_4_n_0\,
      I4 => \exponent_2__0\(4),
      I5 => \product_4[101]_i_4_n_0\,
      O => \product_4[77]_i_3_n_0\
    );
\product_4[77]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0A0C"
    )
        port map (
      I0 => product_2(14),
      I1 => product_2(46),
      I2 => \exponent_2__0\(6),
      I3 => \exponent_2__0\(5),
      O => \product_4[77]_i_4_n_0\
    );
\product_4[78]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \product_4[78]_i_2_n_0\,
      I1 => \product_4[105]_i_3_n_0\,
      I2 => \product_4[79]_i_2_n_0\,
      I3 => \product_4[105]_i_6_n_0\,
      O => SHL(78)
    );
\product_4[78]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_4[78]_i_3_n_0\,
      I1 => \product_4[82]_i_3_n_0\,
      I2 => \exponent_2__0\(1),
      I3 => \product_4[80]_i_3_n_0\,
      I4 => \exponent_2__0\(2),
      I5 => \product_4[84]_i_3_n_0\,
      O => \product_4[78]_i_2_n_0\
    );
\product_4[78]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_4[78]_i_4_n_0\,
      I1 => \product_4[94]_i_4_n_0\,
      I2 => \exponent_2__0\(3),
      I3 => \product_4[86]_i_4_n_0\,
      I4 => \exponent_2__0\(4),
      I5 => \product_4[102]_i_4_n_0\,
      O => \product_4[78]_i_3_n_0\
    );
\product_4[78]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0A0C"
    )
        port map (
      I0 => product_2(15),
      I1 => product_2(47),
      I2 => \exponent_2__0\(6),
      I3 => \exponent_2__0\(5),
      O => \product_4[78]_i_4_n_0\
    );
\product_4[79]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \product_4[79]_i_2_n_0\,
      I1 => \product_4[105]_i_3_n_0\,
      I2 => \product_4[80]_i_2_n_0\,
      I3 => \product_4[105]_i_6_n_0\,
      O => SHL(79)
    );
\product_4[79]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_4[79]_i_3_n_0\,
      I1 => \product_4[83]_i_3_n_0\,
      I2 => \exponent_2__0\(1),
      I3 => \product_4[81]_i_3_n_0\,
      I4 => \exponent_2__0\(2),
      I5 => \product_4[85]_i_3_n_0\,
      O => \product_4[79]_i_2_n_0\
    );
\product_4[79]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_4[79]_i_4_n_0\,
      I1 => \product_4[95]_i_4_n_0\,
      I2 => \exponent_2__0\(3),
      I3 => \product_4[87]_i_4_n_0\,
      I4 => \exponent_2__0\(4),
      I5 => \product_4[103]_i_4_n_0\,
      O => \product_4[79]_i_3_n_0\
    );
\product_4[79]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0A0C"
    )
        port map (
      I0 => product_2(16),
      I1 => product_2(48),
      I2 => \exponent_2__0\(6),
      I3 => \exponent_2__0\(5),
      O => \product_4[79]_i_4_n_0\
    );
\product_4[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB800B800B800"
    )
        port map (
      I0 => \product_4[7]_i_2_n_0\,
      I1 => \exponent_2__0\(1),
      I2 => \product_4[9]_i_2_n_0\,
      I3 => \product_4[105]_i_3_n_0\,
      I4 => \product_4[8]_i_2_n_0\,
      I5 => \product_4[105]_i_6_n_0\,
      O => SHL(7)
    );
\product_4[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000B000800000000"
    )
        port map (
      I0 => product_2(0),
      I1 => \exponent_2__0\(2),
      I2 => \exponent_2__0\(3),
      I3 => \exponent_2__0\(4),
      I4 => product_2(4),
      I5 => \product_4[0]_i_3_n_0\,
      O => \product_4[7]_i_2_n_0\
    );
\product_4[80]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \product_4[80]_i_2_n_0\,
      I1 => \product_4[105]_i_3_n_0\,
      I2 => \product_4[81]_i_2_n_0\,
      I3 => \product_4[105]_i_6_n_0\,
      O => SHL(80)
    );
\product_4[80]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_4[80]_i_3_n_0\,
      I1 => \product_4[84]_i_3_n_0\,
      I2 => \exponent_2__0\(1),
      I3 => \product_4[82]_i_3_n_0\,
      I4 => \exponent_2__0\(2),
      I5 => \product_4[86]_i_3_n_0\,
      O => \product_4[80]_i_2_n_0\
    );
\product_4[80]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_4[80]_i_4_n_0\,
      I1 => \product_4[96]_i_4_n_0\,
      I2 => \exponent_2__0\(3),
      I3 => \product_4[88]_i_4_n_0\,
      I4 => \exponent_2__0\(4),
      I5 => \product_4[104]_i_5_n_0\,
      O => \product_4[80]_i_3_n_0\
    );
\product_4[80]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0A0C"
    )
        port map (
      I0 => product_2(17),
      I1 => product_2(49),
      I2 => \exponent_2__0\(6),
      I3 => \exponent_2__0\(5),
      O => \product_4[80]_i_4_n_0\
    );
\product_4[81]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \product_4[81]_i_2_n_0\,
      I1 => \product_4[105]_i_3_n_0\,
      I2 => \product_4[82]_i_2_n_0\,
      I3 => \product_4[105]_i_6_n_0\,
      O => SHL(81)
    );
\product_4[81]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_4[81]_i_3_n_0\,
      I1 => \product_4[85]_i_3_n_0\,
      I2 => \exponent_2__0\(1),
      I3 => \product_4[83]_i_3_n_0\,
      I4 => \exponent_2__0\(2),
      I5 => \product_4[87]_i_3_n_0\,
      O => \product_4[81]_i_2_n_0\
    );
\product_4[81]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_4[81]_i_4_n_0\,
      I1 => \product_4[97]_i_4_n_0\,
      I2 => \exponent_2__0\(3),
      I3 => \product_4[89]_i_4_n_0\,
      I4 => \exponent_2__0\(4),
      I5 => \product_4[105]_i_27_n_0\,
      O => \product_4[81]_i_3_n_0\
    );
\product_4[81]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0A0C"
    )
        port map (
      I0 => product_2(18),
      I1 => product_2(50),
      I2 => \exponent_2__0\(6),
      I3 => \exponent_2__0\(5),
      O => \product_4[81]_i_4_n_0\
    );
\product_4[82]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \product_4[82]_i_2_n_0\,
      I1 => \product_4[105]_i_3_n_0\,
      I2 => \product_4[83]_i_2_n_0\,
      I3 => \product_4[105]_i_6_n_0\,
      O => SHL(82)
    );
\product_4[82]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_4[82]_i_3_n_0\,
      I1 => \product_4[86]_i_3_n_0\,
      I2 => \exponent_2__0\(1),
      I3 => \product_4[84]_i_3_n_0\,
      I4 => \exponent_2__0\(2),
      I5 => \product_4[88]_i_3_n_0\,
      O => \product_4[82]_i_2_n_0\
    );
\product_4[82]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_4[82]_i_4_n_0\,
      I1 => \product_4[98]_i_4_n_0\,
      I2 => \exponent_2__0\(3),
      I3 => \product_4[90]_i_4_n_0\,
      I4 => \exponent_2__0\(4),
      I5 => \product_4[105]_i_43_n_0\,
      O => \product_4[82]_i_3_n_0\
    );
\product_4[82]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0A0C"
    )
        port map (
      I0 => product_2(19),
      I1 => product_2(51),
      I2 => \exponent_2__0\(6),
      I3 => \exponent_2__0\(5),
      O => \product_4[82]_i_4_n_0\
    );
\product_4[83]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \product_4[83]_i_2_n_0\,
      I1 => \product_4[105]_i_3_n_0\,
      I2 => \product_4[84]_i_2_n_0\,
      I3 => \product_4[105]_i_6_n_0\,
      O => SHL(83)
    );
\product_4[83]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_4[83]_i_3_n_0\,
      I1 => \product_4[87]_i_3_n_0\,
      I2 => \exponent_2__0\(1),
      I3 => \product_4[85]_i_3_n_0\,
      I4 => \exponent_2__0\(2),
      I5 => \product_4[89]_i_3_n_0\,
      O => \product_4[83]_i_2_n_0\
    );
\product_4[83]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_4[83]_i_4_n_0\,
      I1 => \product_4[99]_i_4_n_0\,
      I2 => \exponent_2__0\(3),
      I3 => \product_4[91]_i_4_n_0\,
      I4 => \exponent_2__0\(4),
      I5 => \product_4[105]_i_23_n_0\,
      O => \product_4[83]_i_3_n_0\
    );
\product_4[83]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0A0C"
    )
        port map (
      I0 => product_2(20),
      I1 => product_2(52),
      I2 => \exponent_2__0\(6),
      I3 => \exponent_2__0\(5),
      O => \product_4[83]_i_4_n_0\
    );
\product_4[84]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \product_4[84]_i_2_n_0\,
      I1 => \product_4[105]_i_3_n_0\,
      I2 => \product_4[85]_i_2_n_0\,
      I3 => \product_4[105]_i_6_n_0\,
      O => SHL(84)
    );
\product_4[84]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_4[84]_i_3_n_0\,
      I1 => \product_4[88]_i_3_n_0\,
      I2 => \exponent_2__0\(1),
      I3 => \product_4[86]_i_3_n_0\,
      I4 => \exponent_2__0\(2),
      I5 => \product_4[90]_i_3_n_0\,
      O => \product_4[84]_i_2_n_0\
    );
\product_4[84]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_4[84]_i_4_n_0\,
      I1 => \product_4[100]_i_4_n_0\,
      I2 => \exponent_2__0\(3),
      I3 => \product_4[92]_i_4_n_0\,
      I4 => \exponent_2__0\(4),
      I5 => \product_4[105]_i_35_n_0\,
      O => \product_4[84]_i_3_n_0\
    );
\product_4[84]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0A0C"
    )
        port map (
      I0 => product_2(21),
      I1 => product_2(53),
      I2 => \exponent_2__0\(6),
      I3 => \exponent_2__0\(5),
      O => \product_4[84]_i_4_n_0\
    );
\product_4[85]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \product_4[85]_i_2_n_0\,
      I1 => \product_4[105]_i_3_n_0\,
      I2 => \product_4[86]_i_2_n_0\,
      I3 => \product_4[105]_i_6_n_0\,
      O => SHL(85)
    );
\product_4[85]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_4[85]_i_3_n_0\,
      I1 => \product_4[89]_i_3_n_0\,
      I2 => \exponent_2__0\(1),
      I3 => \product_4[87]_i_3_n_0\,
      I4 => \exponent_2__0\(2),
      I5 => \product_4[91]_i_3_n_0\,
      O => \product_4[85]_i_2_n_0\
    );
\product_4[85]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_4[85]_i_4_n_0\,
      I1 => \product_4[101]_i_4_n_0\,
      I2 => \exponent_2__0\(3),
      I3 => \product_4[93]_i_4_n_0\,
      I4 => \exponent_2__0\(4),
      I5 => \product_4[105]_i_31_n_0\,
      O => \product_4[85]_i_3_n_0\
    );
\product_4[85]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0A0C"
    )
        port map (
      I0 => product_2(22),
      I1 => product_2(54),
      I2 => \exponent_2__0\(6),
      I3 => \exponent_2__0\(5),
      O => \product_4[85]_i_4_n_0\
    );
\product_4[86]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \product_4[86]_i_2_n_0\,
      I1 => \product_4[105]_i_3_n_0\,
      I2 => \product_4[87]_i_2_n_0\,
      I3 => \product_4[105]_i_6_n_0\,
      O => SHL(86)
    );
\product_4[86]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_4[86]_i_3_n_0\,
      I1 => \product_4[90]_i_3_n_0\,
      I2 => \exponent_2__0\(1),
      I3 => \product_4[88]_i_3_n_0\,
      I4 => \exponent_2__0\(2),
      I5 => \product_4[92]_i_3_n_0\,
      O => \product_4[86]_i_2_n_0\
    );
\product_4[86]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_4[86]_i_4_n_0\,
      I1 => \product_4[102]_i_4_n_0\,
      I2 => \exponent_2__0\(3),
      I3 => \product_4[94]_i_4_n_0\,
      I4 => \exponent_2__0\(4),
      I5 => \product_4[105]_i_47_n_0\,
      O => \product_4[86]_i_3_n_0\
    );
\product_4[86]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0A0C"
    )
        port map (
      I0 => product_2(23),
      I1 => product_2(55),
      I2 => \exponent_2__0\(6),
      I3 => \exponent_2__0\(5),
      O => \product_4[86]_i_4_n_0\
    );
\product_4[87]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \product_4[87]_i_2_n_0\,
      I1 => \product_4[105]_i_3_n_0\,
      I2 => \product_4[88]_i_2_n_0\,
      I3 => \product_4[105]_i_6_n_0\,
      O => SHL(87)
    );
\product_4[87]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_4[87]_i_3_n_0\,
      I1 => \product_4[91]_i_3_n_0\,
      I2 => \exponent_2__0\(1),
      I3 => \product_4[89]_i_3_n_0\,
      I4 => \exponent_2__0\(2),
      I5 => \product_4[93]_i_3_n_0\,
      O => \product_4[87]_i_2_n_0\
    );
\product_4[87]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_4[87]_i_4_n_0\,
      I1 => \product_4[103]_i_4_n_0\,
      I2 => \exponent_2__0\(3),
      I3 => \product_4[95]_i_4_n_0\,
      I4 => \exponent_2__0\(4),
      I5 => \product_4[105]_i_19_n_0\,
      O => \product_4[87]_i_3_n_0\
    );
\product_4[87]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0A0C"
    )
        port map (
      I0 => product_2(24),
      I1 => product_2(56),
      I2 => \exponent_2__0\(6),
      I3 => \exponent_2__0\(5),
      O => \product_4[87]_i_4_n_0\
    );
\product_4[88]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \product_4[88]_i_2_n_0\,
      I1 => \product_4[105]_i_3_n_0\,
      I2 => \product_4[89]_i_2_n_0\,
      I3 => \product_4[105]_i_6_n_0\,
      O => SHL(88)
    );
\product_4[88]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_4[88]_i_3_n_0\,
      I1 => \product_4[92]_i_3_n_0\,
      I2 => \exponent_2__0\(1),
      I3 => \product_4[90]_i_3_n_0\,
      I4 => \exponent_2__0\(2),
      I5 => \product_4[94]_i_3_n_0\,
      O => \product_4[88]_i_2_n_0\
    );
\product_4[88]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_4[88]_i_4_n_0\,
      I1 => \product_4[104]_i_5_n_0\,
      I2 => \exponent_2__0\(3),
      I3 => \product_4[96]_i_4_n_0\,
      I4 => \exponent_2__0\(4),
      I5 => \product_4[105]_i_39_n_0\,
      O => \product_4[88]_i_3_n_0\
    );
\product_4[88]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0A0C"
    )
        port map (
      I0 => product_2(25),
      I1 => product_2(57),
      I2 => \exponent_2__0\(6),
      I3 => \exponent_2__0\(5),
      O => \product_4[88]_i_4_n_0\
    );
\product_4[89]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \product_4[89]_i_2_n_0\,
      I1 => \product_4[105]_i_3_n_0\,
      I2 => \product_4[90]_i_2_n_0\,
      I3 => \product_4[105]_i_6_n_0\,
      O => SHL(89)
    );
\product_4[89]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_4[89]_i_3_n_0\,
      I1 => \product_4[93]_i_3_n_0\,
      I2 => \exponent_2__0\(1),
      I3 => \product_4[91]_i_3_n_0\,
      I4 => \exponent_2__0\(2),
      I5 => \product_4[95]_i_3_n_0\,
      O => \product_4[89]_i_2_n_0\
    );
\product_4[89]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_4[89]_i_4_n_0\,
      I1 => \product_4[105]_i_27_n_0\,
      I2 => \exponent_2__0\(3),
      I3 => \product_4[97]_i_4_n_0\,
      I4 => \exponent_2__0\(4),
      I5 => \product_4[105]_i_26_n_0\,
      O => \product_4[89]_i_3_n_0\
    );
\product_4[89]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0A0C"
    )
        port map (
      I0 => product_2(26),
      I1 => product_2(58),
      I2 => \exponent_2__0\(6),
      I3 => \exponent_2__0\(5),
      O => \product_4[89]_i_4_n_0\
    );
\product_4[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8B8B8FF000000"
    )
        port map (
      I0 => \product_4[9]_i_2_n_0\,
      I1 => \exponent_2__0\(1),
      I2 => \product_4[11]_i_2_n_0\,
      I3 => \product_4[8]_i_2_n_0\,
      I4 => \product_4[105]_i_3_n_0\,
      I5 => \product_4[105]_i_6_n_0\,
      O => SHL(8)
    );
\product_4[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \product_4[8]_i_3_n_0\,
      I1 => \exponent_2__0\(1),
      I2 => \product_4[10]_i_3_n_0\,
      O => \product_4[8]_i_2_n_0\
    );
\product_4[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000B000800000000"
    )
        port map (
      I0 => product_2(1),
      I1 => \exponent_2__0\(2),
      I2 => \exponent_2__0\(3),
      I3 => \exponent_2__0\(4),
      I4 => product_2(5),
      I5 => \product_4[0]_i_3_n_0\,
      O => \product_4[8]_i_3_n_0\
    );
\product_4[90]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \product_4[90]_i_2_n_0\,
      I1 => \product_4[105]_i_3_n_0\,
      I2 => \product_4[91]_i_2_n_0\,
      I3 => \product_4[105]_i_6_n_0\,
      O => SHL(90)
    );
\product_4[90]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_4[90]_i_3_n_0\,
      I1 => \product_4[94]_i_3_n_0\,
      I2 => \exponent_2__0\(1),
      I3 => \product_4[92]_i_3_n_0\,
      I4 => \exponent_2__0\(2),
      I5 => \product_4[96]_i_3_n_0\,
      O => \product_4[90]_i_2_n_0\
    );
\product_4[90]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_4[90]_i_4_n_0\,
      I1 => \product_4[105]_i_43_n_0\,
      I2 => \exponent_2__0\(3),
      I3 => \product_4[98]_i_4_n_0\,
      I4 => \exponent_2__0\(4),
      I5 => \product_4[105]_i_42_n_0\,
      O => \product_4[90]_i_3_n_0\
    );
\product_4[90]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0A0C"
    )
        port map (
      I0 => product_2(27),
      I1 => product_2(59),
      I2 => \exponent_2__0\(6),
      I3 => \exponent_2__0\(5),
      O => \product_4[90]_i_4_n_0\
    );
\product_4[91]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \product_4[91]_i_2_n_0\,
      I1 => \product_4[105]_i_3_n_0\,
      I2 => \product_4[92]_i_2_n_0\,
      I3 => \product_4[105]_i_6_n_0\,
      O => SHL(91)
    );
\product_4[91]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_4[91]_i_3_n_0\,
      I1 => \product_4[95]_i_3_n_0\,
      I2 => \exponent_2__0\(1),
      I3 => \product_4[93]_i_3_n_0\,
      I4 => \exponent_2__0\(2),
      I5 => \product_4[97]_i_3_n_0\,
      O => \product_4[91]_i_2_n_0\
    );
\product_4[91]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_4[91]_i_4_n_0\,
      I1 => \product_4[105]_i_23_n_0\,
      I2 => \exponent_2__0\(3),
      I3 => \product_4[99]_i_4_n_0\,
      I4 => \exponent_2__0\(4),
      I5 => \product_4[105]_i_22_n_0\,
      O => \product_4[91]_i_3_n_0\
    );
\product_4[91]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0A0C"
    )
        port map (
      I0 => product_2(28),
      I1 => product_2(60),
      I2 => \exponent_2__0\(6),
      I3 => \exponent_2__0\(5),
      O => \product_4[91]_i_4_n_0\
    );
\product_4[92]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \product_4[92]_i_2_n_0\,
      I1 => \product_4[105]_i_3_n_0\,
      I2 => \product_4[93]_i_2_n_0\,
      I3 => \product_4[105]_i_6_n_0\,
      O => SHL(92)
    );
\product_4[92]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_4[92]_i_3_n_0\,
      I1 => \product_4[96]_i_3_n_0\,
      I2 => \exponent_2__0\(1),
      I3 => \product_4[94]_i_3_n_0\,
      I4 => \exponent_2__0\(2),
      I5 => \product_4[98]_i_3_n_0\,
      O => \product_4[92]_i_2_n_0\
    );
\product_4[92]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_4[92]_i_4_n_0\,
      I1 => \product_4[105]_i_35_n_0\,
      I2 => \exponent_2__0\(3),
      I3 => \product_4[100]_i_4_n_0\,
      I4 => \exponent_2__0\(4),
      I5 => \product_4[105]_i_34_n_0\,
      O => \product_4[92]_i_3_n_0\
    );
\product_4[92]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0A0C"
    )
        port map (
      I0 => product_2(29),
      I1 => product_2(61),
      I2 => \exponent_2__0\(6),
      I3 => \exponent_2__0\(5),
      O => \product_4[92]_i_4_n_0\
    );
\product_4[93]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \product_4[93]_i_2_n_0\,
      I1 => \product_4[105]_i_3_n_0\,
      I2 => \product_4[94]_i_2_n_0\,
      I3 => \product_4[105]_i_6_n_0\,
      O => SHL(93)
    );
\product_4[93]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_4[93]_i_3_n_0\,
      I1 => \product_4[97]_i_3_n_0\,
      I2 => \exponent_2__0\(1),
      I3 => \product_4[95]_i_3_n_0\,
      I4 => \exponent_2__0\(2),
      I5 => \product_4[99]_i_3_n_0\,
      O => \product_4[93]_i_2_n_0\
    );
\product_4[93]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_4[93]_i_4_n_0\,
      I1 => \product_4[105]_i_31_n_0\,
      I2 => \exponent_2__0\(3),
      I3 => \product_4[101]_i_4_n_0\,
      I4 => \exponent_2__0\(4),
      I5 => \product_4[105]_i_30_n_0\,
      O => \product_4[93]_i_3_n_0\
    );
\product_4[93]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0A0C"
    )
        port map (
      I0 => product_2(30),
      I1 => product_2(62),
      I2 => \exponent_2__0\(6),
      I3 => \exponent_2__0\(5),
      O => \product_4[93]_i_4_n_0\
    );
\product_4[94]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \product_4[94]_i_2_n_0\,
      I1 => \product_4[105]_i_3_n_0\,
      I2 => \product_4[95]_i_2_n_0\,
      I3 => \product_4[105]_i_6_n_0\,
      O => SHL(94)
    );
\product_4[94]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_4[94]_i_3_n_0\,
      I1 => \product_4[98]_i_3_n_0\,
      I2 => \exponent_2__0\(1),
      I3 => \product_4[96]_i_3_n_0\,
      I4 => \exponent_2__0\(2),
      I5 => \product_4[100]_i_3_n_0\,
      O => \product_4[94]_i_2_n_0\
    );
\product_4[94]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_4[94]_i_4_n_0\,
      I1 => \product_4[105]_i_47_n_0\,
      I2 => \exponent_2__0\(3),
      I3 => \product_4[102]_i_4_n_0\,
      I4 => \exponent_2__0\(4),
      I5 => \product_4[105]_i_45_n_0\,
      O => \product_4[94]_i_3_n_0\
    );
\product_4[94]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0A0C"
    )
        port map (
      I0 => product_2(31),
      I1 => product_2(63),
      I2 => \exponent_2__0\(6),
      I3 => \exponent_2__0\(5),
      O => \product_4[94]_i_4_n_0\
    );
\product_4[95]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \product_4[95]_i_2_n_0\,
      I1 => \product_4[105]_i_3_n_0\,
      I2 => \product_4[96]_i_2_n_0\,
      I3 => \product_4[105]_i_6_n_0\,
      O => SHL(95)
    );
\product_4[95]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_4[95]_i_3_n_0\,
      I1 => \product_4[99]_i_3_n_0\,
      I2 => \exponent_2__0\(1),
      I3 => \product_4[97]_i_3_n_0\,
      I4 => \exponent_2__0\(2),
      I5 => \product_4[101]_i_3_n_0\,
      O => \product_4[95]_i_2_n_0\
    );
\product_4[95]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_4[95]_i_4_n_0\,
      I1 => \product_4[105]_i_19_n_0\,
      I2 => \exponent_2__0\(3),
      I3 => \product_4[103]_i_4_n_0\,
      I4 => \exponent_2__0\(4),
      I5 => \product_4[105]_i_18_n_0\,
      O => \product_4[95]_i_3_n_0\
    );
\product_4[95]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => product_2(32),
      I1 => \exponent_2__0\(5),
      I2 => product_2(0),
      I3 => \exponent_2__0\(6),
      I4 => product_2(64),
      O => \product_4[95]_i_4_n_0\
    );
\product_4[96]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \product_4[96]_i_2_n_0\,
      I1 => \product_4[105]_i_3_n_0\,
      I2 => \product_4[97]_i_2_n_0\,
      I3 => \product_4[105]_i_6_n_0\,
      O => SHL(96)
    );
\product_4[96]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_4[96]_i_3_n_0\,
      I1 => \product_4[100]_i_3_n_0\,
      I2 => \exponent_2__0\(1),
      I3 => \product_4[98]_i_3_n_0\,
      I4 => \exponent_2__0\(2),
      I5 => \product_4[102]_i_3_n_0\,
      O => \product_4[96]_i_2_n_0\
    );
\product_4[96]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_4[96]_i_4_n_0\,
      I1 => \product_4[105]_i_39_n_0\,
      I2 => \exponent_2__0\(3),
      I3 => \product_4[104]_i_5_n_0\,
      I4 => \exponent_2__0\(4),
      I5 => \product_4[105]_i_37_n_0\,
      O => \product_4[96]_i_3_n_0\
    );
\product_4[96]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => product_2(33),
      I1 => \exponent_2__0\(5),
      I2 => product_2(1),
      I3 => \exponent_2__0\(6),
      I4 => product_2(65),
      O => \product_4[96]_i_4_n_0\
    );
\product_4[97]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \product_4[97]_i_2_n_0\,
      I1 => \product_4[105]_i_3_n_0\,
      I2 => \product_4[98]_i_2_n_0\,
      I3 => \product_4[105]_i_6_n_0\,
      O => SHL(97)
    );
\product_4[97]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_4[97]_i_3_n_0\,
      I1 => \product_4[101]_i_3_n_0\,
      I2 => \exponent_2__0\(1),
      I3 => \product_4[99]_i_3_n_0\,
      I4 => \exponent_2__0\(2),
      I5 => \product_4[103]_i_3_n_0\,
      O => \product_4[97]_i_2_n_0\
    );
\product_4[97]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_4[97]_i_4_n_0\,
      I1 => \product_4[105]_i_26_n_0\,
      I2 => \exponent_2__0\(3),
      I3 => \product_4[105]_i_27_n_0\,
      I4 => \exponent_2__0\(4),
      I5 => \product_4[105]_i_28_n_0\,
      O => \product_4[97]_i_3_n_0\
    );
\product_4[97]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => product_2(34),
      I1 => \exponent_2__0\(5),
      I2 => product_2(2),
      I3 => \exponent_2__0\(6),
      I4 => product_2(66),
      O => \product_4[97]_i_4_n_0\
    );
\product_4[98]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \product_4[98]_i_2_n_0\,
      I1 => \product_4[105]_i_3_n_0\,
      I2 => \product_4[99]_i_2_n_0\,
      I3 => \product_4[105]_i_6_n_0\,
      O => SHL(98)
    );
\product_4[98]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_4[98]_i_3_n_0\,
      I1 => \product_4[102]_i_3_n_0\,
      I2 => \exponent_2__0\(1),
      I3 => \product_4[100]_i_3_n_0\,
      I4 => \exponent_2__0\(2),
      I5 => \product_4[104]_i_3_n_0\,
      O => \product_4[98]_i_2_n_0\
    );
\product_4[98]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_4[98]_i_4_n_0\,
      I1 => \product_4[105]_i_42_n_0\,
      I2 => \exponent_2__0\(3),
      I3 => \product_4[105]_i_43_n_0\,
      I4 => \exponent_2__0\(4),
      I5 => \product_4[105]_i_44_n_0\,
      O => \product_4[98]_i_3_n_0\
    );
\product_4[98]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => product_2(35),
      I1 => \exponent_2__0\(5),
      I2 => product_2(3),
      I3 => \exponent_2__0\(6),
      I4 => product_2(67),
      O => \product_4[98]_i_4_n_0\
    );
\product_4[99]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \product_4[99]_i_2_n_0\,
      I1 => \product_4[105]_i_3_n_0\,
      I2 => \product_4[100]_i_2_n_0\,
      I3 => \product_4[105]_i_6_n_0\,
      O => SHL(99)
    );
\product_4[99]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_4[99]_i_3_n_0\,
      I1 => \product_4[103]_i_3_n_0\,
      I2 => \exponent_2__0\(1),
      I3 => \product_4[101]_i_3_n_0\,
      I4 => \exponent_2__0\(2),
      I5 => \product_4[105]_i_9_n_0\,
      O => \product_4[99]_i_2_n_0\
    );
\product_4[99]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \product_4[99]_i_4_n_0\,
      I1 => \product_4[105]_i_22_n_0\,
      I2 => \exponent_2__0\(3),
      I3 => \product_4[105]_i_23_n_0\,
      I4 => \exponent_2__0\(4),
      I5 => \product_4[105]_i_24_n_0\,
      O => \product_4[99]_i_3_n_0\
    );
\product_4[99]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => product_2(36),
      I1 => \exponent_2__0\(5),
      I2 => product_2(4),
      I3 => \exponent_2__0\(6),
      I4 => product_2(68),
      O => \product_4[99]_i_4_n_0\
    );
\product_4[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB800B800B800"
    )
        port map (
      I0 => \product_4[9]_i_2_n_0\,
      I1 => \exponent_2__0\(1),
      I2 => \product_4[11]_i_2_n_0\,
      I3 => \product_4[105]_i_3_n_0\,
      I4 => \product_4[10]_i_2_n_0\,
      I5 => \product_4[105]_i_6_n_0\,
      O => SHL(9)
    );
\product_4[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000B000800000000"
    )
        port map (
      I0 => product_2(2),
      I1 => \exponent_2__0\(2),
      I2 => \exponent_2__0\(3),
      I3 => \exponent_2__0\(4),
      I4 => product_2(6),
      I5 => \product_4[0]_i_3_n_0\,
      O => \product_4[9]_i_2_n_0\
    );
\product_4_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHL(0),
      Q => product_4(0),
      R => rst
    );
\product_4_reg[100]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHL(100),
      Q => product_4(100),
      R => rst
    );
\product_4_reg[101]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHL(101),
      Q => product_4(101),
      R => rst
    );
\product_4_reg[102]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHL(102),
      Q => product_4(102),
      R => rst
    );
\product_4_reg[103]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHL(103),
      Q => product_4(103),
      R => rst
    );
\product_4_reg[104]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHL(104),
      Q => product_4(104),
      R => rst
    );
\product_4_reg[105]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHL(105),
      Q => product_4(105),
      R => rst
    );
\product_4_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHL(10),
      Q => product_4(10),
      R => rst
    );
\product_4_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHL(11),
      Q => product_4(11),
      R => rst
    );
\product_4_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHL(12),
      Q => product_4(12),
      R => rst
    );
\product_4_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHL(13),
      Q => product_4(13),
      R => rst
    );
\product_4_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHL(14),
      Q => product_4(14),
      R => rst
    );
\product_4_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHL(15),
      Q => product_4(15),
      R => rst
    );
\product_4_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHL(16),
      Q => product_4(16),
      R => rst
    );
\product_4_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHL(17),
      Q => product_4(17),
      R => rst
    );
\product_4_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHL(18),
      Q => product_4(18),
      R => rst
    );
\product_4_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHL(19),
      Q => product_4(19),
      R => rst
    );
\product_4_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHL(1),
      Q => product_4(1),
      R => rst
    );
\product_4_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHL(20),
      Q => product_4(20),
      R => rst
    );
\product_4_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHL(21),
      Q => product_4(21),
      R => rst
    );
\product_4_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHL(22),
      Q => product_4(22),
      R => rst
    );
\product_4_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHL(23),
      Q => product_4(23),
      R => rst
    );
\product_4_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHL(24),
      Q => product_4(24),
      R => rst
    );
\product_4_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHL(25),
      Q => product_4(25),
      R => rst
    );
\product_4_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHL(26),
      Q => product_4(26),
      R => rst
    );
\product_4_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHL(27),
      Q => product_4(27),
      R => rst
    );
\product_4_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHL(28),
      Q => product_4(28),
      R => rst
    );
\product_4_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHL(29),
      Q => product_4(29),
      R => rst
    );
\product_4_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHL(2),
      Q => product_4(2),
      R => rst
    );
\product_4_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHL(30),
      Q => product_4(30),
      R => rst
    );
\product_4_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHL(31),
      Q => product_4(31),
      R => rst
    );
\product_4_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHL(32),
      Q => product_4(32),
      R => rst
    );
\product_4_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHL(33),
      Q => product_4(33),
      R => rst
    );
\product_4_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHL(34),
      Q => product_4(34),
      R => rst
    );
\product_4_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHL(35),
      Q => product_4(35),
      R => rst
    );
\product_4_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHL(36),
      Q => product_4(36),
      R => rst
    );
\product_4_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHL(37),
      Q => product_4(37),
      R => rst
    );
\product_4_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHL(38),
      Q => product_4(38),
      R => rst
    );
\product_4_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHL(39),
      Q => product_4(39),
      R => rst
    );
\product_4_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHL(3),
      Q => product_4(3),
      R => rst
    );
\product_4_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHL(40),
      Q => product_4(40),
      R => rst
    );
\product_4_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHL(41),
      Q => product_4(41),
      R => rst
    );
\product_4_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHL(42),
      Q => product_4(42),
      R => rst
    );
\product_4_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHL(43),
      Q => product_4(43),
      R => rst
    );
\product_4_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHL(44),
      Q => product_4(44),
      R => rst
    );
\product_4_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHL(45),
      Q => product_4(45),
      R => rst
    );
\product_4_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHL(46),
      Q => product_4(46),
      R => rst
    );
\product_4_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHL(47),
      Q => product_4(47),
      R => rst
    );
\product_4_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHL(48),
      Q => product_4(48),
      R => rst
    );
\product_4_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHL(49),
      Q => product_4(49),
      R => rst
    );
\product_4_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHL(4),
      Q => product_4(4),
      R => rst
    );
\product_4_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHL(50),
      Q => product_4(50),
      R => rst
    );
\product_4_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHL(51),
      Q => product_4(51),
      R => rst
    );
\product_4_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHL(52),
      Q => product_4(52),
      R => rst
    );
\product_4_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHL(53),
      Q => product_4(53),
      R => rst
    );
\product_4_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHL(54),
      Q => product_4(54),
      R => rst
    );
\product_4_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHL(55),
      Q => product_4(55),
      R => rst
    );
\product_4_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHL(56),
      Q => product_4(56),
      R => rst
    );
\product_4_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHL(57),
      Q => product_4(57),
      R => rst
    );
\product_4_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHL(58),
      Q => product_4(58),
      R => rst
    );
\product_4_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHL(59),
      Q => product_4(59),
      R => rst
    );
\product_4_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHL(5),
      Q => product_4(5),
      R => rst
    );
\product_4_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHL(60),
      Q => product_4(60),
      R => rst
    );
\product_4_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHL(61),
      Q => product_4(61),
      R => rst
    );
\product_4_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHL(62),
      Q => product_4(62),
      R => rst
    );
\product_4_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHL(63),
      Q => product_4(63),
      R => rst
    );
\product_4_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHL(64),
      Q => product_4(64),
      R => rst
    );
\product_4_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHL(65),
      Q => product_4(65),
      R => rst
    );
\product_4_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHL(66),
      Q => product_4(66),
      R => rst
    );
\product_4_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHL(67),
      Q => product_4(67),
      R => rst
    );
\product_4_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHL(68),
      Q => product_4(68),
      R => rst
    );
\product_4_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHL(69),
      Q => product_4(69),
      R => rst
    );
\product_4_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHL(6),
      Q => product_4(6),
      R => rst
    );
\product_4_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHL(70),
      Q => product_4(70),
      R => rst
    );
\product_4_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHL(71),
      Q => product_4(71),
      R => rst
    );
\product_4_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHL(72),
      Q => product_4(72),
      R => rst
    );
\product_4_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHL(73),
      Q => product_4(73),
      R => rst
    );
\product_4_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHL(74),
      Q => product_4(74),
      R => rst
    );
\product_4_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHL(75),
      Q => product_4(75),
      R => rst
    );
\product_4_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHL(76),
      Q => product_4(76),
      R => rst
    );
\product_4_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHL(77),
      Q => product_4(77),
      R => rst
    );
\product_4_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHL(78),
      Q => product_4(78),
      R => rst
    );
\product_4_reg[79]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHL(79),
      Q => product_4(79),
      R => rst
    );
\product_4_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHL(7),
      Q => product_4(7),
      R => rst
    );
\product_4_reg[80]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHL(80),
      Q => product_4(80),
      R => rst
    );
\product_4_reg[81]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHL(81),
      Q => product_4(81),
      R => rst
    );
\product_4_reg[82]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHL(82),
      Q => product_4(82),
      R => rst
    );
\product_4_reg[83]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHL(83),
      Q => product_4(83),
      R => rst
    );
\product_4_reg[84]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHL(84),
      Q => product_4(84),
      R => rst
    );
\product_4_reg[85]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHL(85),
      Q => product_4(85),
      R => rst
    );
\product_4_reg[86]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHL(86),
      Q => product_4(86),
      R => rst
    );
\product_4_reg[87]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHL(87),
      Q => product_4(87),
      R => rst
    );
\product_4_reg[88]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHL(88),
      Q => product_4(88),
      R => rst
    );
\product_4_reg[89]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHL(89),
      Q => product_4(89),
      R => rst
    );
\product_4_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHL(8),
      Q => product_4(8),
      R => rst
    );
\product_4_reg[90]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHL(90),
      Q => product_4(90),
      R => rst
    );
\product_4_reg[91]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHL(91),
      Q => product_4(91),
      R => rst
    );
\product_4_reg[92]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHL(92),
      Q => product_4(92),
      R => rst
    );
\product_4_reg[93]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHL(93),
      Q => product_4(93),
      R => rst
    );
\product_4_reg[94]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHL(94),
      Q => product_4(94),
      R => rst
    );
\product_4_reg[95]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHL(95),
      Q => product_4(95),
      R => rst
    );
\product_4_reg[96]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHL(96),
      Q => product_4(96),
      R => rst
    );
\product_4_reg[97]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHL(97),
      Q => product_4(97),
      R => rst
    );
\product_4_reg[98]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHL(98),
      Q => product_4(98),
      R => rst
    );
\product_4_reg[99]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHL(99),
      Q => product_4(99),
      R => rst
    );
\product_4_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => SHL(9),
      Q => product_4(9),
      R => rst
    );
\product_5[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_3(0),
      I1 => exponent_gt_prodshift,
      I2 => product_4(0),
      O => \product_5[0]_i_1_n_0\
    );
\product_5[100]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_3(100),
      I1 => exponent_gt_prodshift,
      I2 => product_4(100),
      O => \product_5[100]_i_1_n_0\
    );
\product_5[101]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_3(101),
      I1 => exponent_gt_prodshift,
      I2 => product_4(101),
      O => \product_5[101]_i_1_n_0\
    );
\product_5[102]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_3(102),
      I1 => exponent_gt_prodshift,
      I2 => product_4(102),
      O => \product_5[102]_i_1_n_0\
    );
\product_5[103]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_3(103),
      I1 => exponent_gt_prodshift,
      I2 => product_4(103),
      O => \product_5[103]_i_1_n_0\
    );
\product_5[104]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_3(104),
      I1 => exponent_gt_prodshift,
      I2 => product_4(104),
      O => \product_5[104]_i_1_n_0\
    );
\product_5[105]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_3(105),
      I1 => exponent_gt_prodshift,
      I2 => product_4(105),
      O => \product_5[105]_i_1_n_0\
    );
\product_5[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_3(10),
      I1 => exponent_gt_prodshift,
      I2 => product_4(10),
      O => \product_5[10]_i_1_n_0\
    );
\product_5[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_3(11),
      I1 => exponent_gt_prodshift,
      I2 => product_4(11),
      O => \product_5[11]_i_1_n_0\
    );
\product_5[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_3(12),
      I1 => exponent_gt_prodshift,
      I2 => product_4(12),
      O => \product_5[12]_i_1_n_0\
    );
\product_5[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_3(13),
      I1 => exponent_gt_prodshift,
      I2 => product_4(13),
      O => \product_5[13]_i_1_n_0\
    );
\product_5[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_3(14),
      I1 => exponent_gt_prodshift,
      I2 => product_4(14),
      O => \product_5[14]_i_1_n_0\
    );
\product_5[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_3(15),
      I1 => exponent_gt_prodshift,
      I2 => product_4(15),
      O => \product_5[15]_i_1_n_0\
    );
\product_5[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_3(16),
      I1 => exponent_gt_prodshift,
      I2 => product_4(16),
      O => \product_5[16]_i_1_n_0\
    );
\product_5[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_3(17),
      I1 => exponent_gt_prodshift,
      I2 => product_4(17),
      O => \product_5[17]_i_1_n_0\
    );
\product_5[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_3(18),
      I1 => exponent_gt_prodshift,
      I2 => product_4(18),
      O => \product_5[18]_i_1_n_0\
    );
\product_5[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_3(19),
      I1 => exponent_gt_prodshift,
      I2 => product_4(19),
      O => \product_5[19]_i_1_n_0\
    );
\product_5[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_3(1),
      I1 => exponent_gt_prodshift,
      I2 => product_4(1),
      O => \product_5[1]_i_1_n_0\
    );
\product_5[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_3(20),
      I1 => exponent_gt_prodshift,
      I2 => product_4(20),
      O => \product_5[20]_i_1_n_0\
    );
\product_5[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_3(21),
      I1 => exponent_gt_prodshift,
      I2 => product_4(21),
      O => \product_5[21]_i_1_n_0\
    );
\product_5[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_3(22),
      I1 => exponent_gt_prodshift,
      I2 => product_4(22),
      O => \product_5[22]_i_1_n_0\
    );
\product_5[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_3(23),
      I1 => exponent_gt_prodshift,
      I2 => product_4(23),
      O => \product_5[23]_i_1_n_0\
    );
\product_5[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_3(24),
      I1 => exponent_gt_prodshift,
      I2 => product_4(24),
      O => \product_5[24]_i_1_n_0\
    );
\product_5[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_3(25),
      I1 => exponent_gt_prodshift,
      I2 => product_4(25),
      O => \product_5[25]_i_1_n_0\
    );
\product_5[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_3(26),
      I1 => exponent_gt_prodshift,
      I2 => product_4(26),
      O => \product_5[26]_i_1_n_0\
    );
\product_5[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_3(27),
      I1 => exponent_gt_prodshift,
      I2 => product_4(27),
      O => \product_5[27]_i_1_n_0\
    );
\product_5[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_3(28),
      I1 => exponent_gt_prodshift,
      I2 => product_4(28),
      O => \product_5[28]_i_1_n_0\
    );
\product_5[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_3(29),
      I1 => exponent_gt_prodshift,
      I2 => product_4(29),
      O => \product_5[29]_i_1_n_0\
    );
\product_5[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_3(2),
      I1 => exponent_gt_prodshift,
      I2 => product_4(2),
      O => \product_5[2]_i_1_n_0\
    );
\product_5[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_3(30),
      I1 => exponent_gt_prodshift,
      I2 => product_4(30),
      O => \product_5[30]_i_1_n_0\
    );
\product_5[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_3(31),
      I1 => exponent_gt_prodshift,
      I2 => product_4(31),
      O => \product_5[31]_i_1_n_0\
    );
\product_5[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_3(32),
      I1 => exponent_gt_prodshift,
      I2 => product_4(32),
      O => \product_5[32]_i_1_n_0\
    );
\product_5[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_3(33),
      I1 => exponent_gt_prodshift,
      I2 => product_4(33),
      O => \product_5[33]_i_1_n_0\
    );
\product_5[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_3(34),
      I1 => exponent_gt_prodshift,
      I2 => product_4(34),
      O => \product_5[34]_i_1_n_0\
    );
\product_5[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_3(35),
      I1 => exponent_gt_prodshift,
      I2 => product_4(35),
      O => \product_5[35]_i_1_n_0\
    );
\product_5[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_3(36),
      I1 => exponent_gt_prodshift,
      I2 => product_4(36),
      O => \product_5[36]_i_1_n_0\
    );
\product_5[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_3(37),
      I1 => exponent_gt_prodshift,
      I2 => product_4(37),
      O => \product_5[37]_i_1_n_0\
    );
\product_5[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_3(38),
      I1 => exponent_gt_prodshift,
      I2 => product_4(38),
      O => \product_5[38]_i_1_n_0\
    );
\product_5[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_3(39),
      I1 => exponent_gt_prodshift,
      I2 => product_4(39),
      O => \product_5[39]_i_1_n_0\
    );
\product_5[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_3(3),
      I1 => exponent_gt_prodshift,
      I2 => product_4(3),
      O => \product_5[3]_i_1_n_0\
    );
\product_5[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_3(40),
      I1 => exponent_gt_prodshift,
      I2 => product_4(40),
      O => \product_5[40]_i_1_n_0\
    );
\product_5[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_3(41),
      I1 => exponent_gt_prodshift,
      I2 => product_4(41),
      O => \product_5[41]_i_1_n_0\
    );
\product_5[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_3(42),
      I1 => exponent_gt_prodshift,
      I2 => product_4(42),
      O => \product_5[42]_i_1_n_0\
    );
\product_5[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_3(43),
      I1 => exponent_gt_prodshift,
      I2 => product_4(43),
      O => \product_5[43]_i_1_n_0\
    );
\product_5[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_3(44),
      I1 => exponent_gt_prodshift,
      I2 => product_4(44),
      O => \product_5[44]_i_1_n_0\
    );
\product_5[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_3(45),
      I1 => exponent_gt_prodshift,
      I2 => product_4(45),
      O => \product_5[45]_i_1_n_0\
    );
\product_5[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_3(46),
      I1 => exponent_gt_prodshift,
      I2 => product_4(46),
      O => \product_5[46]_i_1_n_0\
    );
\product_5[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_3(47),
      I1 => exponent_gt_prodshift,
      I2 => product_4(47),
      O => \product_5[47]_i_1_n_0\
    );
\product_5[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_3(48),
      I1 => exponent_gt_prodshift,
      I2 => product_4(48),
      O => \product_5[48]_i_1_n_0\
    );
\product_5[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_3(49),
      I1 => exponent_gt_prodshift,
      I2 => product_4(49),
      O => \product_5[49]_i_1_n_0\
    );
\product_5[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_3(4),
      I1 => exponent_gt_prodshift,
      I2 => product_4(4),
      O => \product_5[4]_i_1_n_0\
    );
\product_5[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_3(50),
      I1 => exponent_gt_prodshift,
      I2 => product_4(50),
      O => \product_5[50]_i_1_n_0\
    );
\product_5[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_3(51),
      I1 => exponent_gt_prodshift,
      I2 => product_4(51),
      O => \product_5[51]_i_1_n_0\
    );
\product_5[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_3(52),
      I1 => exponent_gt_prodshift,
      I2 => product_4(52),
      O => \product_5[52]_i_1_n_0\
    );
\product_5[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_3(53),
      I1 => exponent_gt_prodshift,
      I2 => product_4(53),
      O => \product_5[53]_i_1_n_0\
    );
\product_5[54]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_3(54),
      I1 => exponent_gt_prodshift,
      I2 => product_4(54),
      O => \product_5[54]_i_1_n_0\
    );
\product_5[55]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_3(55),
      I1 => exponent_gt_prodshift,
      I2 => product_4(55),
      O => \product_5[55]_i_1_n_0\
    );
\product_5[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_3(56),
      I1 => exponent_gt_prodshift,
      I2 => product_4(56),
      O => \product_5[56]_i_1_n_0\
    );
\product_5[57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_3(57),
      I1 => exponent_gt_prodshift,
      I2 => product_4(57),
      O => \product_5[57]_i_1_n_0\
    );
\product_5[58]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_3(58),
      I1 => exponent_gt_prodshift,
      I2 => product_4(58),
      O => \product_5[58]_i_1_n_0\
    );
\product_5[59]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_3(59),
      I1 => exponent_gt_prodshift,
      I2 => product_4(59),
      O => \product_5[59]_i_1_n_0\
    );
\product_5[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_3(5),
      I1 => exponent_gt_prodshift,
      I2 => product_4(5),
      O => \product_5[5]_i_1_n_0\
    );
\product_5[60]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_3(60),
      I1 => exponent_gt_prodshift,
      I2 => product_4(60),
      O => \product_5[60]_i_1_n_0\
    );
\product_5[61]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_3(61),
      I1 => exponent_gt_prodshift,
      I2 => product_4(61),
      O => \product_5[61]_i_1_n_0\
    );
\product_5[62]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_3(62),
      I1 => exponent_gt_prodshift,
      I2 => product_4(62),
      O => \product_5[62]_i_1_n_0\
    );
\product_5[63]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_3(63),
      I1 => exponent_gt_prodshift,
      I2 => product_4(63),
      O => \product_5[63]_i_1_n_0\
    );
\product_5[64]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_3(64),
      I1 => exponent_gt_prodshift,
      I2 => product_4(64),
      O => \product_5[64]_i_1_n_0\
    );
\product_5[65]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_3(65),
      I1 => exponent_gt_prodshift,
      I2 => product_4(65),
      O => \product_5[65]_i_1_n_0\
    );
\product_5[66]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_3(66),
      I1 => exponent_gt_prodshift,
      I2 => product_4(66),
      O => \product_5[66]_i_1_n_0\
    );
\product_5[67]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_3(67),
      I1 => exponent_gt_prodshift,
      I2 => product_4(67),
      O => \product_5[67]_i_1_n_0\
    );
\product_5[68]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_3(68),
      I1 => exponent_gt_prodshift,
      I2 => product_4(68),
      O => \product_5[68]_i_1_n_0\
    );
\product_5[69]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_3(69),
      I1 => exponent_gt_prodshift,
      I2 => product_4(69),
      O => \product_5[69]_i_1_n_0\
    );
\product_5[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_3(6),
      I1 => exponent_gt_prodshift,
      I2 => product_4(6),
      O => \product_5[6]_i_1_n_0\
    );
\product_5[70]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_3(70),
      I1 => exponent_gt_prodshift,
      I2 => product_4(70),
      O => \product_5[70]_i_1_n_0\
    );
\product_5[71]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_3(71),
      I1 => exponent_gt_prodshift,
      I2 => product_4(71),
      O => \product_5[71]_i_1_n_0\
    );
\product_5[72]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_3(72),
      I1 => exponent_gt_prodshift,
      I2 => product_4(72),
      O => \product_5[72]_i_1_n_0\
    );
\product_5[73]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_3(73),
      I1 => exponent_gt_prodshift,
      I2 => product_4(73),
      O => \product_5[73]_i_1_n_0\
    );
\product_5[74]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_3(74),
      I1 => exponent_gt_prodshift,
      I2 => product_4(74),
      O => \product_5[74]_i_1_n_0\
    );
\product_5[75]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_3(75),
      I1 => exponent_gt_prodshift,
      I2 => product_4(75),
      O => \product_5[75]_i_1_n_0\
    );
\product_5[76]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_3(76),
      I1 => exponent_gt_prodshift,
      I2 => product_4(76),
      O => \product_5[76]_i_1_n_0\
    );
\product_5[77]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_3(77),
      I1 => exponent_gt_prodshift,
      I2 => product_4(77),
      O => \product_5[77]_i_1_n_0\
    );
\product_5[78]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_3(78),
      I1 => exponent_gt_prodshift,
      I2 => product_4(78),
      O => \product_5[78]_i_1_n_0\
    );
\product_5[79]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_3(79),
      I1 => exponent_gt_prodshift,
      I2 => product_4(79),
      O => \product_5[79]_i_1_n_0\
    );
\product_5[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_3(7),
      I1 => exponent_gt_prodshift,
      I2 => product_4(7),
      O => \product_5[7]_i_1_n_0\
    );
\product_5[80]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_3(80),
      I1 => exponent_gt_prodshift,
      I2 => product_4(80),
      O => \product_5[80]_i_1_n_0\
    );
\product_5[81]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_3(81),
      I1 => exponent_gt_prodshift,
      I2 => product_4(81),
      O => \product_5[81]_i_1_n_0\
    );
\product_5[82]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_3(82),
      I1 => exponent_gt_prodshift,
      I2 => product_4(82),
      O => \product_5[82]_i_1_n_0\
    );
\product_5[83]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_3(83),
      I1 => exponent_gt_prodshift,
      I2 => product_4(83),
      O => \product_5[83]_i_1_n_0\
    );
\product_5[84]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_3(84),
      I1 => exponent_gt_prodshift,
      I2 => product_4(84),
      O => \product_5[84]_i_1_n_0\
    );
\product_5[85]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_3(85),
      I1 => exponent_gt_prodshift,
      I2 => product_4(85),
      O => \product_5[85]_i_1_n_0\
    );
\product_5[86]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_3(86),
      I1 => exponent_gt_prodshift,
      I2 => product_4(86),
      O => \product_5[86]_i_1_n_0\
    );
\product_5[87]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_3(87),
      I1 => exponent_gt_prodshift,
      I2 => product_4(87),
      O => \product_5[87]_i_1_n_0\
    );
\product_5[88]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_3(88),
      I1 => exponent_gt_prodshift,
      I2 => product_4(88),
      O => \product_5[88]_i_1_n_0\
    );
\product_5[89]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_3(89),
      I1 => exponent_gt_prodshift,
      I2 => product_4(89),
      O => \product_5[89]_i_1_n_0\
    );
\product_5[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_3(8),
      I1 => exponent_gt_prodshift,
      I2 => product_4(8),
      O => \product_5[8]_i_1_n_0\
    );
\product_5[90]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_3(90),
      I1 => exponent_gt_prodshift,
      I2 => product_4(90),
      O => \product_5[90]_i_1_n_0\
    );
\product_5[91]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_3(91),
      I1 => exponent_gt_prodshift,
      I2 => product_4(91),
      O => \product_5[91]_i_1_n_0\
    );
\product_5[92]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_3(92),
      I1 => exponent_gt_prodshift,
      I2 => product_4(92),
      O => \product_5[92]_i_1_n_0\
    );
\product_5[93]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_3(93),
      I1 => exponent_gt_prodshift,
      I2 => product_4(93),
      O => \product_5[93]_i_1_n_0\
    );
\product_5[94]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_3(94),
      I1 => exponent_gt_prodshift,
      I2 => product_4(94),
      O => \product_5[94]_i_1_n_0\
    );
\product_5[95]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_3(95),
      I1 => exponent_gt_prodshift,
      I2 => product_4(95),
      O => \product_5[95]_i_1_n_0\
    );
\product_5[96]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_3(96),
      I1 => exponent_gt_prodshift,
      I2 => product_4(96),
      O => \product_5[96]_i_1_n_0\
    );
\product_5[97]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_3(97),
      I1 => exponent_gt_prodshift,
      I2 => product_4(97),
      O => \product_5[97]_i_1_n_0\
    );
\product_5[98]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_3(98),
      I1 => exponent_gt_prodshift,
      I2 => product_4(98),
      O => \product_5[98]_i_1_n_0\
    );
\product_5[99]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_3(99),
      I1 => exponent_gt_prodshift,
      I2 => product_4(99),
      O => \product_5[99]_i_1_n_0\
    );
\product_5[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_3(9),
      I1 => exponent_gt_prodshift,
      I2 => product_4(9),
      O => \product_5[9]_i_1_n_0\
    );
\product_5_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_5[0]_i_1_n_0\,
      Q => product_5(0),
      R => rst
    );
\product_5_reg[100]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_5[100]_i_1_n_0\,
      Q => product_5(100),
      R => rst
    );
\product_5_reg[101]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_5[101]_i_1_n_0\,
      Q => product_5(101),
      R => rst
    );
\product_5_reg[102]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_5[102]_i_1_n_0\,
      Q => product_5(102),
      R => rst
    );
\product_5_reg[103]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_5[103]_i_1_n_0\,
      Q => product_5(103),
      R => rst
    );
\product_5_reg[104]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_5[104]_i_1_n_0\,
      Q => product_5(104),
      R => rst
    );
\product_5_reg[105]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_5[105]_i_1_n_0\,
      Q => product_5(105),
      R => rst
    );
\product_5_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_5[10]_i_1_n_0\,
      Q => product_5(10),
      R => rst
    );
\product_5_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_5[11]_i_1_n_0\,
      Q => product_5(11),
      R => rst
    );
\product_5_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_5[12]_i_1_n_0\,
      Q => product_5(12),
      R => rst
    );
\product_5_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_5[13]_i_1_n_0\,
      Q => product_5(13),
      R => rst
    );
\product_5_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_5[14]_i_1_n_0\,
      Q => product_5(14),
      R => rst
    );
\product_5_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_5[15]_i_1_n_0\,
      Q => product_5(15),
      R => rst
    );
\product_5_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_5[16]_i_1_n_0\,
      Q => product_5(16),
      R => rst
    );
\product_5_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_5[17]_i_1_n_0\,
      Q => product_5(17),
      R => rst
    );
\product_5_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_5[18]_i_1_n_0\,
      Q => product_5(18),
      R => rst
    );
\product_5_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_5[19]_i_1_n_0\,
      Q => product_5(19),
      R => rst
    );
\product_5_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_5[1]_i_1_n_0\,
      Q => product_5(1),
      R => rst
    );
\product_5_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_5[20]_i_1_n_0\,
      Q => product_5(20),
      R => rst
    );
\product_5_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_5[21]_i_1_n_0\,
      Q => product_5(21),
      R => rst
    );
\product_5_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_5[22]_i_1_n_0\,
      Q => product_5(22),
      R => rst
    );
\product_5_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_5[23]_i_1_n_0\,
      Q => product_5(23),
      R => rst
    );
\product_5_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_5[24]_i_1_n_0\,
      Q => product_5(24),
      R => rst
    );
\product_5_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_5[25]_i_1_n_0\,
      Q => product_5(25),
      R => rst
    );
\product_5_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_5[26]_i_1_n_0\,
      Q => product_5(26),
      R => rst
    );
\product_5_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_5[27]_i_1_n_0\,
      Q => product_5(27),
      R => rst
    );
\product_5_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_5[28]_i_1_n_0\,
      Q => product_5(28),
      R => rst
    );
\product_5_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_5[29]_i_1_n_0\,
      Q => product_5(29),
      R => rst
    );
\product_5_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_5[2]_i_1_n_0\,
      Q => product_5(2),
      R => rst
    );
\product_5_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_5[30]_i_1_n_0\,
      Q => product_5(30),
      R => rst
    );
\product_5_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_5[31]_i_1_n_0\,
      Q => product_5(31),
      R => rst
    );
\product_5_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_5[32]_i_1_n_0\,
      Q => product_5(32),
      R => rst
    );
\product_5_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_5[33]_i_1_n_0\,
      Q => product_5(33),
      R => rst
    );
\product_5_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_5[34]_i_1_n_0\,
      Q => product_5(34),
      R => rst
    );
\product_5_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_5[35]_i_1_n_0\,
      Q => product_5(35),
      R => rst
    );
\product_5_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_5[36]_i_1_n_0\,
      Q => product_5(36),
      R => rst
    );
\product_5_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_5[37]_i_1_n_0\,
      Q => product_5(37),
      R => rst
    );
\product_5_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_5[38]_i_1_n_0\,
      Q => product_5(38),
      R => rst
    );
\product_5_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_5[39]_i_1_n_0\,
      Q => product_5(39),
      R => rst
    );
\product_5_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_5[3]_i_1_n_0\,
      Q => product_5(3),
      R => rst
    );
\product_5_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_5[40]_i_1_n_0\,
      Q => product_5(40),
      R => rst
    );
\product_5_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_5[41]_i_1_n_0\,
      Q => product_5(41),
      R => rst
    );
\product_5_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_5[42]_i_1_n_0\,
      Q => product_5(42),
      R => rst
    );
\product_5_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_5[43]_i_1_n_0\,
      Q => product_5(43),
      R => rst
    );
\product_5_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_5[44]_i_1_n_0\,
      Q => product_5(44),
      R => rst
    );
\product_5_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_5[45]_i_1_n_0\,
      Q => product_5(45),
      R => rst
    );
\product_5_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_5[46]_i_1_n_0\,
      Q => product_5(46),
      R => rst
    );
\product_5_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_5[47]_i_1_n_0\,
      Q => product_5(47),
      R => rst
    );
\product_5_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_5[48]_i_1_n_0\,
      Q => product_5(48),
      R => rst
    );
\product_5_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_5[49]_i_1_n_0\,
      Q => product_5(49),
      R => rst
    );
\product_5_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_5[4]_i_1_n_0\,
      Q => product_5(4),
      R => rst
    );
\product_5_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_5[50]_i_1_n_0\,
      Q => product_5(50),
      R => rst
    );
\product_5_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_5[51]_i_1_n_0\,
      Q => product_5(51),
      R => rst
    );
\product_5_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_5[52]_i_1_n_0\,
      Q => product_5(52),
      R => rst
    );
\product_5_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_5[53]_i_1_n_0\,
      Q => product_5(53),
      R => rst
    );
\product_5_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_5[54]_i_1_n_0\,
      Q => product_5(54),
      R => rst
    );
\product_5_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_5[55]_i_1_n_0\,
      Q => product_5(55),
      R => rst
    );
\product_5_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_5[56]_i_1_n_0\,
      Q => product_5(56),
      R => rst
    );
\product_5_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_5[57]_i_1_n_0\,
      Q => product_5(57),
      R => rst
    );
\product_5_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_5[58]_i_1_n_0\,
      Q => product_5(58),
      R => rst
    );
\product_5_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_5[59]_i_1_n_0\,
      Q => product_5(59),
      R => rst
    );
\product_5_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_5[5]_i_1_n_0\,
      Q => product_5(5),
      R => rst
    );
\product_5_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_5[60]_i_1_n_0\,
      Q => product_5(60),
      R => rst
    );
\product_5_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_5[61]_i_1_n_0\,
      Q => product_5(61),
      R => rst
    );
\product_5_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_5[62]_i_1_n_0\,
      Q => product_5(62),
      R => rst
    );
\product_5_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_5[63]_i_1_n_0\,
      Q => product_5(63),
      R => rst
    );
\product_5_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_5[64]_i_1_n_0\,
      Q => product_5(64),
      R => rst
    );
\product_5_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_5[65]_i_1_n_0\,
      Q => product_5(65),
      R => rst
    );
\product_5_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_5[66]_i_1_n_0\,
      Q => product_5(66),
      R => rst
    );
\product_5_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_5[67]_i_1_n_0\,
      Q => product_5(67),
      R => rst
    );
\product_5_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_5[68]_i_1_n_0\,
      Q => product_5(68),
      R => rst
    );
\product_5_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_5[69]_i_1_n_0\,
      Q => product_5(69),
      R => rst
    );
\product_5_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_5[6]_i_1_n_0\,
      Q => product_5(6),
      R => rst
    );
\product_5_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_5[70]_i_1_n_0\,
      Q => product_5(70),
      R => rst
    );
\product_5_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_5[71]_i_1_n_0\,
      Q => product_5(71),
      R => rst
    );
\product_5_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_5[72]_i_1_n_0\,
      Q => product_5(72),
      R => rst
    );
\product_5_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_5[73]_i_1_n_0\,
      Q => product_5(73),
      R => rst
    );
\product_5_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_5[74]_i_1_n_0\,
      Q => product_5(74),
      R => rst
    );
\product_5_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_5[75]_i_1_n_0\,
      Q => product_5(75),
      R => rst
    );
\product_5_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_5[76]_i_1_n_0\,
      Q => product_5(76),
      R => rst
    );
\product_5_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_5[77]_i_1_n_0\,
      Q => product_5(77),
      R => rst
    );
\product_5_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_5[78]_i_1_n_0\,
      Q => product_5(78),
      R => rst
    );
\product_5_reg[79]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_5[79]_i_1_n_0\,
      Q => product_5(79),
      R => rst
    );
\product_5_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_5[7]_i_1_n_0\,
      Q => product_5(7),
      R => rst
    );
\product_5_reg[80]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_5[80]_i_1_n_0\,
      Q => product_5(80),
      R => rst
    );
\product_5_reg[81]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_5[81]_i_1_n_0\,
      Q => product_5(81),
      R => rst
    );
\product_5_reg[82]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_5[82]_i_1_n_0\,
      Q => product_5(82),
      R => rst
    );
\product_5_reg[83]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_5[83]_i_1_n_0\,
      Q => product_5(83),
      R => rst
    );
\product_5_reg[84]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_5[84]_i_1_n_0\,
      Q => product_5(84),
      R => rst
    );
\product_5_reg[85]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_5[85]_i_1_n_0\,
      Q => product_5(85),
      R => rst
    );
\product_5_reg[86]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_5[86]_i_1_n_0\,
      Q => product_5(86),
      R => rst
    );
\product_5_reg[87]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_5[87]_i_1_n_0\,
      Q => product_5(87),
      R => rst
    );
\product_5_reg[88]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_5[88]_i_1_n_0\,
      Q => product_5(88),
      R => rst
    );
\product_5_reg[89]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_5[89]_i_1_n_0\,
      Q => product_5(89),
      R => rst
    );
\product_5_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_5[8]_i_1_n_0\,
      Q => product_5(8),
      R => rst
    );
\product_5_reg[90]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_5[90]_i_1_n_0\,
      Q => product_5(90),
      R => rst
    );
\product_5_reg[91]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_5[91]_i_1_n_0\,
      Q => product_5(91),
      R => rst
    );
\product_5_reg[92]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_5[92]_i_1_n_0\,
      Q => product_5(92),
      R => rst
    );
\product_5_reg[93]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_5[93]_i_1_n_0\,
      Q => product_5(93),
      R => rst
    );
\product_5_reg[94]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_5[94]_i_1_n_0\,
      Q => product_5(94),
      R => rst
    );
\product_5_reg[95]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_5[95]_i_1_n_0\,
      Q => product_5(95),
      R => rst
    );
\product_5_reg[96]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_5[96]_i_1_n_0\,
      Q => product_5(96),
      R => rst
    );
\product_5_reg[97]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_5[97]_i_1_n_0\,
      Q => product_5(97),
      R => rst
    );
\product_5_reg[98]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_5[98]_i_1_n_0\,
      Q => product_5(98),
      R => rst
    );
\product_5_reg[99]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_5[99]_i_1_n_0\,
      Q => product_5(99),
      R => rst
    );
\product_5_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_5[9]_i_1_n_0\,
      Q => product_5(9),
      R => rst
    );
\product_6[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_5(1),
      I1 => exponent_et_zero,
      I2 => product_5(0),
      O => \product_6[0]_i_1_n_0\
    );
\product_6[100]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_5(101),
      I1 => exponent_et_zero,
      I2 => product_5(100),
      O => \product_6[100]_i_1_n_0\
    );
\product_6[101]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_5(102),
      I1 => exponent_et_zero,
      I2 => product_5(101),
      O => \product_6[101]_i_1_n_0\
    );
\product_6[102]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_5(103),
      I1 => exponent_et_zero,
      I2 => product_5(102),
      O => \product_6[102]_i_1_n_0\
    );
\product_6[103]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_5(104),
      I1 => exponent_et_zero,
      I2 => product_5(103),
      O => \product_6[103]_i_1_n_0\
    );
\product_6[104]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_5(105),
      I1 => exponent_et_zero,
      I2 => product_5(104),
      O => \product_6[104]_i_1_n_0\
    );
\product_6[105]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => product_5(105),
      I1 => exponent_et_zero,
      O => \product_6[105]_i_1_n_0\
    );
\product_6[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_5(11),
      I1 => exponent_et_zero,
      I2 => product_5(10),
      O => \product_6[10]_i_1_n_0\
    );
\product_6[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_5(12),
      I1 => exponent_et_zero,
      I2 => product_5(11),
      O => \product_6[11]_i_1_n_0\
    );
\product_6[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_5(13),
      I1 => exponent_et_zero,
      I2 => product_5(12),
      O => \product_6[12]_i_1_n_0\
    );
\product_6[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_5(14),
      I1 => exponent_et_zero,
      I2 => product_5(13),
      O => \product_6[13]_i_1_n_0\
    );
\product_6[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_5(15),
      I1 => exponent_et_zero,
      I2 => product_5(14),
      O => \product_6[14]_i_1_n_0\
    );
\product_6[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_5(16),
      I1 => exponent_et_zero,
      I2 => product_5(15),
      O => \product_6[15]_i_1_n_0\
    );
\product_6[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_5(17),
      I1 => exponent_et_zero,
      I2 => product_5(16),
      O => \product_6[16]_i_1_n_0\
    );
\product_6[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_5(18),
      I1 => exponent_et_zero,
      I2 => product_5(17),
      O => \product_6[17]_i_1_n_0\
    );
\product_6[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_5(19),
      I1 => exponent_et_zero,
      I2 => product_5(18),
      O => \product_6[18]_i_1_n_0\
    );
\product_6[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_5(20),
      I1 => exponent_et_zero,
      I2 => product_5(19),
      O => \product_6[19]_i_1_n_0\
    );
\product_6[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_5(2),
      I1 => exponent_et_zero,
      I2 => product_5(1),
      O => \product_6[1]_i_1_n_0\
    );
\product_6[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_5(21),
      I1 => exponent_et_zero,
      I2 => product_5(20),
      O => \product_6[20]_i_1_n_0\
    );
\product_6[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_5(22),
      I1 => exponent_et_zero,
      I2 => product_5(21),
      O => \product_6[21]_i_1_n_0\
    );
\product_6[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_5(23),
      I1 => exponent_et_zero,
      I2 => product_5(22),
      O => \product_6[22]_i_1_n_0\
    );
\product_6[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_5(24),
      I1 => exponent_et_zero,
      I2 => product_5(23),
      O => \product_6[23]_i_1_n_0\
    );
\product_6[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_5(25),
      I1 => exponent_et_zero,
      I2 => product_5(24),
      O => \product_6[24]_i_1_n_0\
    );
\product_6[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_5(26),
      I1 => exponent_et_zero,
      I2 => product_5(25),
      O => \product_6[25]_i_1_n_0\
    );
\product_6[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_5(27),
      I1 => exponent_et_zero,
      I2 => product_5(26),
      O => \product_6[26]_i_1_n_0\
    );
\product_6[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_5(28),
      I1 => exponent_et_zero,
      I2 => product_5(27),
      O => \product_6[27]_i_1_n_0\
    );
\product_6[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_5(29),
      I1 => exponent_et_zero,
      I2 => product_5(28),
      O => \product_6[28]_i_1_n_0\
    );
\product_6[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_5(30),
      I1 => exponent_et_zero,
      I2 => product_5(29),
      O => \product_6[29]_i_1_n_0\
    );
\product_6[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_5(3),
      I1 => exponent_et_zero,
      I2 => product_5(2),
      O => \product_6[2]_i_1_n_0\
    );
\product_6[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_5(31),
      I1 => exponent_et_zero,
      I2 => product_5(30),
      O => \product_6[30]_i_1_n_0\
    );
\product_6[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_5(32),
      I1 => exponent_et_zero,
      I2 => product_5(31),
      O => \product_6[31]_i_1_n_0\
    );
\product_6[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_5(33),
      I1 => exponent_et_zero,
      I2 => product_5(32),
      O => \product_6[32]_i_1_n_0\
    );
\product_6[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_5(34),
      I1 => exponent_et_zero,
      I2 => product_5(33),
      O => \product_6[33]_i_1_n_0\
    );
\product_6[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_5(35),
      I1 => exponent_et_zero,
      I2 => product_5(34),
      O => \product_6[34]_i_1_n_0\
    );
\product_6[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_5(36),
      I1 => exponent_et_zero,
      I2 => product_5(35),
      O => \product_6[35]_i_1_n_0\
    );
\product_6[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_5(37),
      I1 => exponent_et_zero,
      I2 => product_5(36),
      O => \product_6[36]_i_1_n_0\
    );
\product_6[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_5(38),
      I1 => exponent_et_zero,
      I2 => product_5(37),
      O => \product_6[37]_i_1_n_0\
    );
\product_6[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_5(39),
      I1 => exponent_et_zero,
      I2 => product_5(38),
      O => \product_6[38]_i_1_n_0\
    );
\product_6[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_5(40),
      I1 => exponent_et_zero,
      I2 => product_5(39),
      O => \product_6[39]_i_1_n_0\
    );
\product_6[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_5(4),
      I1 => exponent_et_zero,
      I2 => product_5(3),
      O => \product_6[3]_i_1_n_0\
    );
\product_6[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_5(41),
      I1 => exponent_et_zero,
      I2 => product_5(40),
      O => \product_6[40]_i_1_n_0\
    );
\product_6[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_5(42),
      I1 => exponent_et_zero,
      I2 => product_5(41),
      O => \product_6[41]_i_1_n_0\
    );
\product_6[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_5(43),
      I1 => exponent_et_zero,
      I2 => product_5(42),
      O => \product_6[42]_i_1_n_0\
    );
\product_6[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_5(44),
      I1 => exponent_et_zero,
      I2 => product_5(43),
      O => \product_6[43]_i_1_n_0\
    );
\product_6[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_5(45),
      I1 => exponent_et_zero,
      I2 => product_5(44),
      O => \product_6[44]_i_1_n_0\
    );
\product_6[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_5(46),
      I1 => exponent_et_zero,
      I2 => product_5(45),
      O => \product_6[45]_i_1_n_0\
    );
\product_6[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_5(47),
      I1 => exponent_et_zero,
      I2 => product_5(46),
      O => \product_6[46]_i_1_n_0\
    );
\product_6[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_5(48),
      I1 => exponent_et_zero,
      I2 => product_5(47),
      O => \product_6[47]_i_1_n_0\
    );
\product_6[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_5(49),
      I1 => exponent_et_zero,
      I2 => product_5(48),
      O => \product_6[48]_i_1_n_0\
    );
\product_6[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_5(50),
      I1 => exponent_et_zero,
      I2 => product_5(49),
      O => \product_6[49]_i_1_n_0\
    );
\product_6[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_5(5),
      I1 => exponent_et_zero,
      I2 => product_5(4),
      O => \product_6[4]_i_1_n_0\
    );
\product_6[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_5(51),
      I1 => exponent_et_zero,
      I2 => product_5(50),
      O => \product_6[50]_i_1_n_0\
    );
\product_6[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_5(52),
      I1 => exponent_et_zero,
      I2 => product_5(51),
      O => \product_6[51]_i_1_n_0\
    );
\product_6[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_5(53),
      I1 => exponent_et_zero,
      I2 => product_5(52),
      O => \product_6[52]_i_1_n_0\
    );
\product_6[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_5(54),
      I1 => exponent_et_zero,
      I2 => product_5(53),
      O => \product_6[53]_i_1_n_0\
    );
\product_6[54]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_5(55),
      I1 => exponent_et_zero,
      I2 => product_5(54),
      O => \product_6[54]_i_1_n_0\
    );
\product_6[55]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_5(56),
      I1 => exponent_et_zero,
      I2 => product_5(55),
      O => \product_6[55]_i_1_n_0\
    );
\product_6[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_5(57),
      I1 => exponent_et_zero,
      I2 => product_5(56),
      O => \product_6[56]_i_1_n_0\
    );
\product_6[57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_5(58),
      I1 => exponent_et_zero,
      I2 => product_5(57),
      O => \product_6[57]_i_1_n_0\
    );
\product_6[58]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_5(59),
      I1 => exponent_et_zero,
      I2 => product_5(58),
      O => \product_6[58]_i_1_n_0\
    );
\product_6[59]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_5(60),
      I1 => exponent_et_zero,
      I2 => product_5(59),
      O => \product_6[59]_i_1_n_0\
    );
\product_6[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_5(6),
      I1 => exponent_et_zero,
      I2 => product_5(5),
      O => \product_6[5]_i_1_n_0\
    );
\product_6[60]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_5(61),
      I1 => exponent_et_zero,
      I2 => product_5(60),
      O => \product_6[60]_i_1_n_0\
    );
\product_6[61]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_5(62),
      I1 => exponent_et_zero,
      I2 => product_5(61),
      O => \product_6[61]_i_1_n_0\
    );
\product_6[62]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_5(63),
      I1 => exponent_et_zero,
      I2 => product_5(62),
      O => \product_6[62]_i_1_n_0\
    );
\product_6[63]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_5(64),
      I1 => exponent_et_zero,
      I2 => product_5(63),
      O => \product_6[63]_i_1_n_0\
    );
\product_6[64]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_5(65),
      I1 => exponent_et_zero,
      I2 => product_5(64),
      O => \product_6[64]_i_1_n_0\
    );
\product_6[65]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_5(66),
      I1 => exponent_et_zero,
      I2 => product_5(65),
      O => \product_6[65]_i_1_n_0\
    );
\product_6[66]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_5(67),
      I1 => exponent_et_zero,
      I2 => product_5(66),
      O => \product_6[66]_i_1_n_0\
    );
\product_6[67]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_5(68),
      I1 => exponent_et_zero,
      I2 => product_5(67),
      O => \product_6[67]_i_1_n_0\
    );
\product_6[68]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_5(69),
      I1 => exponent_et_zero,
      I2 => product_5(68),
      O => \product_6[68]_i_1_n_0\
    );
\product_6[69]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_5(70),
      I1 => exponent_et_zero,
      I2 => product_5(69),
      O => \product_6[69]_i_1_n_0\
    );
\product_6[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_5(7),
      I1 => exponent_et_zero,
      I2 => product_5(6),
      O => \product_6[6]_i_1_n_0\
    );
\product_6[70]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_5(71),
      I1 => exponent_et_zero,
      I2 => product_5(70),
      O => \product_6[70]_i_1_n_0\
    );
\product_6[71]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_5(72),
      I1 => exponent_et_zero,
      I2 => product_5(71),
      O => \product_6[71]_i_1_n_0\
    );
\product_6[72]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_5(73),
      I1 => exponent_et_zero,
      I2 => product_5(72),
      O => \product_6[72]_i_1_n_0\
    );
\product_6[73]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_5(74),
      I1 => exponent_et_zero,
      I2 => product_5(73),
      O => \product_6[73]_i_1_n_0\
    );
\product_6[74]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_5(75),
      I1 => exponent_et_zero,
      I2 => product_5(74),
      O => \product_6[74]_i_1_n_0\
    );
\product_6[75]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_5(76),
      I1 => exponent_et_zero,
      I2 => product_5(75),
      O => \product_6[75]_i_1_n_0\
    );
\product_6[76]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_5(77),
      I1 => exponent_et_zero,
      I2 => product_5(76),
      O => \product_6[76]_i_1_n_0\
    );
\product_6[77]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_5(78),
      I1 => exponent_et_zero,
      I2 => product_5(77),
      O => \product_6[77]_i_1_n_0\
    );
\product_6[78]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_5(79),
      I1 => exponent_et_zero,
      I2 => product_5(78),
      O => \product_6[78]_i_1_n_0\
    );
\product_6[79]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_5(80),
      I1 => exponent_et_zero,
      I2 => product_5(79),
      O => \product_6[79]_i_1_n_0\
    );
\product_6[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_5(8),
      I1 => exponent_et_zero,
      I2 => product_5(7),
      O => \product_6[7]_i_1_n_0\
    );
\product_6[80]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_5(81),
      I1 => exponent_et_zero,
      I2 => product_5(80),
      O => \product_6[80]_i_1_n_0\
    );
\product_6[81]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_5(82),
      I1 => exponent_et_zero,
      I2 => product_5(81),
      O => \product_6[81]_i_1_n_0\
    );
\product_6[82]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_5(83),
      I1 => exponent_et_zero,
      I2 => product_5(82),
      O => \product_6[82]_i_1_n_0\
    );
\product_6[83]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_5(84),
      I1 => exponent_et_zero,
      I2 => product_5(83),
      O => \product_6[83]_i_1_n_0\
    );
\product_6[84]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_5(85),
      I1 => exponent_et_zero,
      I2 => product_5(84),
      O => \product_6[84]_i_1_n_0\
    );
\product_6[85]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_5(86),
      I1 => exponent_et_zero,
      I2 => product_5(85),
      O => \product_6[85]_i_1_n_0\
    );
\product_6[86]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_5(87),
      I1 => exponent_et_zero,
      I2 => product_5(86),
      O => \product_6[86]_i_1_n_0\
    );
\product_6[87]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_5(88),
      I1 => exponent_et_zero,
      I2 => product_5(87),
      O => \product_6[87]_i_1_n_0\
    );
\product_6[88]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_5(89),
      I1 => exponent_et_zero,
      I2 => product_5(88),
      O => \product_6[88]_i_1_n_0\
    );
\product_6[89]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_5(90),
      I1 => exponent_et_zero,
      I2 => product_5(89),
      O => \product_6[89]_i_1_n_0\
    );
\product_6[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_5(9),
      I1 => exponent_et_zero,
      I2 => product_5(8),
      O => \product_6[8]_i_1_n_0\
    );
\product_6[90]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_5(91),
      I1 => exponent_et_zero,
      I2 => product_5(90),
      O => \product_6[90]_i_1_n_0\
    );
\product_6[91]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_5(92),
      I1 => exponent_et_zero,
      I2 => product_5(91),
      O => \product_6[91]_i_1_n_0\
    );
\product_6[92]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_5(93),
      I1 => exponent_et_zero,
      I2 => product_5(92),
      O => \product_6[92]_i_1_n_0\
    );
\product_6[93]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_5(94),
      I1 => exponent_et_zero,
      I2 => product_5(93),
      O => \product_6[93]_i_1_n_0\
    );
\product_6[94]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_5(95),
      I1 => exponent_et_zero,
      I2 => product_5(94),
      O => \product_6[94]_i_1_n_0\
    );
\product_6[95]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_5(96),
      I1 => exponent_et_zero,
      I2 => product_5(95),
      O => \product_6[95]_i_1_n_0\
    );
\product_6[96]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_5(97),
      I1 => exponent_et_zero,
      I2 => product_5(96),
      O => \product_6[96]_i_1_n_0\
    );
\product_6[97]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_5(98),
      I1 => exponent_et_zero,
      I2 => product_5(97),
      O => \product_6[97]_i_1_n_0\
    );
\product_6[98]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_5(99),
      I1 => exponent_et_zero,
      I2 => product_5(98),
      O => \product_6[98]_i_1_n_0\
    );
\product_6[99]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_5(100),
      I1 => exponent_et_zero,
      I2 => product_5(99),
      O => \product_6[99]_i_1_n_0\
    );
\product_6[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => product_5(10),
      I1 => exponent_et_zero,
      I2 => product_5(9),
      O => \product_6[9]_i_1_n_0\
    );
\product_6_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_6[0]_i_1_n_0\,
      Q => \product_6_reg_n_0_[0]\,
      R => rst
    );
\product_6_reg[100]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_6[100]_i_1_n_0\,
      Q => product_7(49),
      R => rst
    );
\product_6_reg[101]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_6[101]_i_1_n_0\,
      Q => product_7(50),
      R => rst
    );
\product_6_reg[102]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_6[102]_i_1_n_0\,
      Q => product_7(51),
      R => rst
    );
\product_6_reg[103]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_6[103]_i_1_n_0\,
      Q => product_7(52),
      R => rst
    );
\product_6_reg[104]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_6[104]_i_1_n_0\,
      Q => product_7(53),
      R => rst
    );
\product_6_reg[105]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_6[105]_i_1_n_0\,
      Q => product_7(54),
      R => rst
    );
\product_6_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_6[10]_i_1_n_0\,
      Q => \product_6_reg_n_0_[10]\,
      R => rst
    );
\product_6_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_6[11]_i_1_n_0\,
      Q => \product_6_reg_n_0_[11]\,
      R => rst
    );
\product_6_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_6[12]_i_1_n_0\,
      Q => \product_6_reg_n_0_[12]\,
      R => rst
    );
\product_6_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_6[13]_i_1_n_0\,
      Q => \product_6_reg_n_0_[13]\,
      R => rst
    );
\product_6_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_6[14]_i_1_n_0\,
      Q => \product_6_reg_n_0_[14]\,
      R => rst
    );
\product_6_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_6[15]_i_1_n_0\,
      Q => \product_6_reg_n_0_[15]\,
      R => rst
    );
\product_6_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_6[16]_i_1_n_0\,
      Q => \product_6_reg_n_0_[16]\,
      R => rst
    );
\product_6_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_6[17]_i_1_n_0\,
      Q => \product_6_reg_n_0_[17]\,
      R => rst
    );
\product_6_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_6[18]_i_1_n_0\,
      Q => \product_6_reg_n_0_[18]\,
      R => rst
    );
\product_6_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_6[19]_i_1_n_0\,
      Q => \product_6_reg_n_0_[19]\,
      R => rst
    );
\product_6_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_6[1]_i_1_n_0\,
      Q => \product_6_reg_n_0_[1]\,
      R => rst
    );
\product_6_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_6[20]_i_1_n_0\,
      Q => \product_6_reg_n_0_[20]\,
      R => rst
    );
\product_6_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_6[21]_i_1_n_0\,
      Q => \product_6_reg_n_0_[21]\,
      R => rst
    );
\product_6_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_6[22]_i_1_n_0\,
      Q => \product_6_reg_n_0_[22]\,
      R => rst
    );
\product_6_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_6[23]_i_1_n_0\,
      Q => \product_6_reg_n_0_[23]\,
      R => rst
    );
\product_6_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_6[24]_i_1_n_0\,
      Q => \product_6_reg_n_0_[24]\,
      R => rst
    );
\product_6_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_6[25]_i_1_n_0\,
      Q => \product_6_reg_n_0_[25]\,
      R => rst
    );
\product_6_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_6[26]_i_1_n_0\,
      Q => \product_6_reg_n_0_[26]\,
      R => rst
    );
\product_6_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_6[27]_i_1_n_0\,
      Q => \product_6_reg_n_0_[27]\,
      R => rst
    );
\product_6_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_6[28]_i_1_n_0\,
      Q => \product_6_reg_n_0_[28]\,
      R => rst
    );
\product_6_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_6[29]_i_1_n_0\,
      Q => \product_6_reg_n_0_[29]\,
      R => rst
    );
\product_6_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_6[2]_i_1_n_0\,
      Q => \product_6_reg_n_0_[2]\,
      R => rst
    );
\product_6_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_6[30]_i_1_n_0\,
      Q => \product_6_reg_n_0_[30]\,
      R => rst
    );
\product_6_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_6[31]_i_1_n_0\,
      Q => \product_6_reg_n_0_[31]\,
      R => rst
    );
\product_6_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_6[32]_i_1_n_0\,
      Q => \product_6_reg_n_0_[32]\,
      R => rst
    );
\product_6_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_6[33]_i_1_n_0\,
      Q => \product_6_reg_n_0_[33]\,
      R => rst
    );
\product_6_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_6[34]_i_1_n_0\,
      Q => \product_6_reg_n_0_[34]\,
      R => rst
    );
\product_6_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_6[35]_i_1_n_0\,
      Q => \product_6_reg_n_0_[35]\,
      R => rst
    );
\product_6_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_6[36]_i_1_n_0\,
      Q => \product_6_reg_n_0_[36]\,
      R => rst
    );
\product_6_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_6[37]_i_1_n_0\,
      Q => \product_6_reg_n_0_[37]\,
      R => rst
    );
\product_6_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_6[38]_i_1_n_0\,
      Q => \product_6_reg_n_0_[38]\,
      R => rst
    );
\product_6_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_6[39]_i_1_n_0\,
      Q => \product_6_reg_n_0_[39]\,
      R => rst
    );
\product_6_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_6[3]_i_1_n_0\,
      Q => \product_6_reg_n_0_[3]\,
      R => rst
    );
\product_6_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_6[40]_i_1_n_0\,
      Q => \product_6_reg_n_0_[40]\,
      R => rst
    );
\product_6_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_6[41]_i_1_n_0\,
      Q => \product_6_reg_n_0_[41]\,
      R => rst
    );
\product_6_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_6[42]_i_1_n_0\,
      Q => \product_6_reg_n_0_[42]\,
      R => rst
    );
\product_6_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_6[43]_i_1_n_0\,
      Q => \product_6_reg_n_0_[43]\,
      R => rst
    );
\product_6_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_6[44]_i_1_n_0\,
      Q => \product_6_reg_n_0_[44]\,
      R => rst
    );
\product_6_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_6[45]_i_1_n_0\,
      Q => \product_6_reg_n_0_[45]\,
      R => rst
    );
\product_6_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_6[46]_i_1_n_0\,
      Q => \product_6_reg_n_0_[46]\,
      R => rst
    );
\product_6_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_6[47]_i_1_n_0\,
      Q => \product_6_reg_n_0_[47]\,
      R => rst
    );
\product_6_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_6[48]_i_1_n_0\,
      Q => \product_6_reg_n_0_[48]\,
      R => rst
    );
\product_6_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_6[49]_i_1_n_0\,
      Q => \product_6_reg_n_0_[49]\,
      R => rst
    );
\product_6_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_6[4]_i_1_n_0\,
      Q => \product_6_reg_n_0_[4]\,
      R => rst
    );
\product_6_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_6[50]_i_1_n_0\,
      Q => \product_6_reg_n_0_[50]\,
      R => rst
    );
\product_6_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_6[51]_i_1_n_0\,
      Q => \product_6_reg_n_0_[51]\,
      R => rst
    );
\product_6_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_6[52]_i_1_n_0\,
      Q => product_7(1),
      R => rst
    );
\product_6_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_6[53]_i_1_n_0\,
      Q => product_7(2),
      R => rst
    );
\product_6_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_6[54]_i_1_n_0\,
      Q => product_7(3),
      R => rst
    );
\product_6_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_6[55]_i_1_n_0\,
      Q => product_7(4),
      R => rst
    );
\product_6_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_6[56]_i_1_n_0\,
      Q => product_7(5),
      R => rst
    );
\product_6_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_6[57]_i_1_n_0\,
      Q => product_7(6),
      R => rst
    );
\product_6_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_6[58]_i_1_n_0\,
      Q => product_7(7),
      R => rst
    );
\product_6_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_6[59]_i_1_n_0\,
      Q => product_7(8),
      R => rst
    );
\product_6_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_6[5]_i_1_n_0\,
      Q => \product_6_reg_n_0_[5]\,
      R => rst
    );
\product_6_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_6[60]_i_1_n_0\,
      Q => product_7(9),
      R => rst
    );
\product_6_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_6[61]_i_1_n_0\,
      Q => product_7(10),
      R => rst
    );
\product_6_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_6[62]_i_1_n_0\,
      Q => product_7(11),
      R => rst
    );
\product_6_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_6[63]_i_1_n_0\,
      Q => product_7(12),
      R => rst
    );
\product_6_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_6[64]_i_1_n_0\,
      Q => product_7(13),
      R => rst
    );
\product_6_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_6[65]_i_1_n_0\,
      Q => product_7(14),
      R => rst
    );
\product_6_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_6[66]_i_1_n_0\,
      Q => product_7(15),
      R => rst
    );
\product_6_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_6[67]_i_1_n_0\,
      Q => product_7(16),
      R => rst
    );
\product_6_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_6[68]_i_1_n_0\,
      Q => product_7(17),
      R => rst
    );
\product_6_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_6[69]_i_1_n_0\,
      Q => product_7(18),
      R => rst
    );
\product_6_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_6[6]_i_1_n_0\,
      Q => \product_6_reg_n_0_[6]\,
      R => rst
    );
\product_6_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_6[70]_i_1_n_0\,
      Q => product_7(19),
      R => rst
    );
\product_6_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_6[71]_i_1_n_0\,
      Q => product_7(20),
      R => rst
    );
\product_6_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_6[72]_i_1_n_0\,
      Q => product_7(21),
      R => rst
    );
\product_6_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_6[73]_i_1_n_0\,
      Q => product_7(22),
      R => rst
    );
\product_6_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_6[74]_i_1_n_0\,
      Q => product_7(23),
      R => rst
    );
\product_6_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_6[75]_i_1_n_0\,
      Q => product_7(24),
      R => rst
    );
\product_6_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_6[76]_i_1_n_0\,
      Q => product_7(25),
      R => rst
    );
\product_6_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_6[77]_i_1_n_0\,
      Q => product_7(26),
      R => rst
    );
\product_6_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_6[78]_i_1_n_0\,
      Q => product_7(27),
      R => rst
    );
\product_6_reg[79]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_6[79]_i_1_n_0\,
      Q => product_7(28),
      R => rst
    );
\product_6_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_6[7]_i_1_n_0\,
      Q => \product_6_reg_n_0_[7]\,
      R => rst
    );
\product_6_reg[80]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_6[80]_i_1_n_0\,
      Q => product_7(29),
      R => rst
    );
\product_6_reg[81]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_6[81]_i_1_n_0\,
      Q => product_7(30),
      R => rst
    );
\product_6_reg[82]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_6[82]_i_1_n_0\,
      Q => product_7(31),
      R => rst
    );
\product_6_reg[83]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_6[83]_i_1_n_0\,
      Q => product_7(32),
      R => rst
    );
\product_6_reg[84]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_6[84]_i_1_n_0\,
      Q => product_7(33),
      R => rst
    );
\product_6_reg[85]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_6[85]_i_1_n_0\,
      Q => product_7(34),
      R => rst
    );
\product_6_reg[86]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_6[86]_i_1_n_0\,
      Q => product_7(35),
      R => rst
    );
\product_6_reg[87]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_6[87]_i_1_n_0\,
      Q => product_7(36),
      R => rst
    );
\product_6_reg[88]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_6[88]_i_1_n_0\,
      Q => product_7(37),
      R => rst
    );
\product_6_reg[89]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_6[89]_i_1_n_0\,
      Q => product_7(38),
      R => rst
    );
\product_6_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_6[8]_i_1_n_0\,
      Q => \product_6_reg_n_0_[8]\,
      R => rst
    );
\product_6_reg[90]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_6[90]_i_1_n_0\,
      Q => product_7(39),
      R => rst
    );
\product_6_reg[91]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_6[91]_i_1_n_0\,
      Q => product_7(40),
      R => rst
    );
\product_6_reg[92]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_6[92]_i_1_n_0\,
      Q => product_7(41),
      R => rst
    );
\product_6_reg[93]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_6[93]_i_1_n_0\,
      Q => product_7(42),
      R => rst
    );
\product_6_reg[94]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_6[94]_i_1_n_0\,
      Q => product_7(43),
      R => rst
    );
\product_6_reg[95]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_6[95]_i_1_n_0\,
      Q => product_7(44),
      R => rst
    );
\product_6_reg[96]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_6[96]_i_1_n_0\,
      Q => product_7(45),
      R => rst
    );
\product_6_reg[97]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_6[97]_i_1_n_0\,
      Q => product_7(46),
      R => rst
    );
\product_6_reg[98]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_6[98]_i_1_n_0\,
      Q => product_7(47),
      R => rst
    );
\product_6_reg[99]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_6[99]_i_1_n_0\,
      Q => product_7(48),
      R => rst
    );
\product_6_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_6[9]_i_1_n_0\,
      Q => \product_6_reg_n_0_[9]\,
      R => rst
    );
product_a_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 24) => B"000000",
      A(23 downto 0) => opa(23 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29) => product_a_reg_n_24,
      ACOUT(28) => product_a_reg_n_25,
      ACOUT(27) => product_a_reg_n_26,
      ACOUT(26) => product_a_reg_n_27,
      ACOUT(25) => product_a_reg_n_28,
      ACOUT(24) => product_a_reg_n_29,
      ACOUT(23) => product_a_reg_n_30,
      ACOUT(22) => product_a_reg_n_31,
      ACOUT(21) => product_a_reg_n_32,
      ACOUT(20) => product_a_reg_n_33,
      ACOUT(19) => product_a_reg_n_34,
      ACOUT(18) => product_a_reg_n_35,
      ACOUT(17) => product_a_reg_n_36,
      ACOUT(16) => product_a_reg_n_37,
      ACOUT(15) => product_a_reg_n_38,
      ACOUT(14) => product_a_reg_n_39,
      ACOUT(13) => product_a_reg_n_40,
      ACOUT(12) => product_a_reg_n_41,
      ACOUT(11) => product_a_reg_n_42,
      ACOUT(10) => product_a_reg_n_43,
      ACOUT(9) => product_a_reg_n_44,
      ACOUT(8) => product_a_reg_n_45,
      ACOUT(7) => product_a_reg_n_46,
      ACOUT(6) => product_a_reg_n_47,
      ACOUT(5) => product_a_reg_n_48,
      ACOUT(4) => product_a_reg_n_49,
      ACOUT(3) => product_a_reg_n_50,
      ACOUT(2) => product_a_reg_n_51,
      ACOUT(1) => product_a_reg_n_52,
      ACOUT(0) => product_a_reg_n_53,
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => opb(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_product_a_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_product_a_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_product_a_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => enable_reg_1,
      CEA2 => sum_7_reg_0,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => enable_reg_1,
      CEB2 => sum_7_reg_0,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => sum_7_reg_0,
      CEP => sum_7_reg_0,
      CLK => clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_product_a_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_product_a_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 41) => NLW_product_a_reg_P_UNCONNECTED(47 downto 41),
      P(40) => product_a_reg_n_65,
      P(39) => product_a_reg_n_66,
      P(38) => product_a_reg_n_67,
      P(37) => product_a_reg_n_68,
      P(36) => product_a_reg_n_69,
      P(35) => product_a_reg_n_70,
      P(34) => product_a_reg_n_71,
      P(33) => product_a_reg_n_72,
      P(32) => product_a_reg_n_73,
      P(31) => product_a_reg_n_74,
      P(30) => product_a_reg_n_75,
      P(29) => product_a_reg_n_76,
      P(28) => product_a_reg_n_77,
      P(27) => product_a_reg_n_78,
      P(26) => product_a_reg_n_79,
      P(25) => product_a_reg_n_80,
      P(24) => product_a_reg_n_81,
      P(23) => product_a_reg_n_82,
      P(22) => product_a_reg_n_83,
      P(21) => product_a_reg_n_84,
      P(20) => product_a_reg_n_85,
      P(19) => product_a_reg_n_86,
      P(18) => product_a_reg_n_87,
      P(17) => product_a_reg_n_88,
      P(16) => product_a_reg_n_89,
      P(15) => product_a_reg_n_90,
      P(14) => product_a_reg_n_91,
      P(13) => product_a_reg_n_92,
      P(12) => product_a_reg_n_93,
      P(11) => product_a_reg_n_94,
      P(10) => product_a_reg_n_95,
      P(9) => product_a_reg_n_96,
      P(8) => product_a_reg_n_97,
      P(7) => product_a_reg_n_98,
      P(6) => product_a_reg_n_99,
      P(5) => product_a_reg_n_100,
      P(4) => product_a_reg_n_101,
      P(3) => product_a_reg_n_102,
      P(2) => product_a_reg_n_103,
      P(1) => product_a_reg_n_104,
      P(0) => product_a_reg_n_105,
      PATTERNBDETECT => NLW_product_a_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_product_a_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => product_a_reg_n_106,
      PCOUT(46) => product_a_reg_n_107,
      PCOUT(45) => product_a_reg_n_108,
      PCOUT(44) => product_a_reg_n_109,
      PCOUT(43) => product_a_reg_n_110,
      PCOUT(42) => product_a_reg_n_111,
      PCOUT(41) => product_a_reg_n_112,
      PCOUT(40) => product_a_reg_n_113,
      PCOUT(39) => product_a_reg_n_114,
      PCOUT(38) => product_a_reg_n_115,
      PCOUT(37) => product_a_reg_n_116,
      PCOUT(36) => product_a_reg_n_117,
      PCOUT(35) => product_a_reg_n_118,
      PCOUT(34) => product_a_reg_n_119,
      PCOUT(33) => product_a_reg_n_120,
      PCOUT(32) => product_a_reg_n_121,
      PCOUT(31) => product_a_reg_n_122,
      PCOUT(30) => product_a_reg_n_123,
      PCOUT(29) => product_a_reg_n_124,
      PCOUT(28) => product_a_reg_n_125,
      PCOUT(27) => product_a_reg_n_126,
      PCOUT(26) => product_a_reg_n_127,
      PCOUT(25) => product_a_reg_n_128,
      PCOUT(24) => product_a_reg_n_129,
      PCOUT(23) => product_a_reg_n_130,
      PCOUT(22) => product_a_reg_n_131,
      PCOUT(21) => product_a_reg_n_132,
      PCOUT(20) => product_a_reg_n_133,
      PCOUT(19) => product_a_reg_n_134,
      PCOUT(18) => product_a_reg_n_135,
      PCOUT(17) => product_a_reg_n_136,
      PCOUT(16) => product_a_reg_n_137,
      PCOUT(15) => product_a_reg_n_138,
      PCOUT(14) => product_a_reg_n_139,
      PCOUT(13) => product_a_reg_n_140,
      PCOUT(12) => product_a_reg_n_141,
      PCOUT(11) => product_a_reg_n_142,
      PCOUT(10) => product_a_reg_n_143,
      PCOUT(9) => product_a_reg_n_144,
      PCOUT(8) => product_a_reg_n_145,
      PCOUT(7) => product_a_reg_n_146,
      PCOUT(6) => product_a_reg_n_147,
      PCOUT(5) => product_a_reg_n_148,
      PCOUT(4) => product_a_reg_n_149,
      PCOUT(3) => product_a_reg_n_150,
      PCOUT(2) => product_a_reg_n_151,
      PCOUT(1) => product_a_reg_n_152,
      PCOUT(0) => product_a_reg_n_153,
      RSTA => rst,
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => rst,
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => rst,
      RSTP => rst,
      UNDERFLOW => NLW_product_a_reg_UNDERFLOW_UNCONNECTED
    );
\product_d[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \sum_5_reg__2_n_0\,
      I1 => mul_a(11),
      O => \product_d[11]_i_2_n_0\
    );
\product_d[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \sum_5_reg__2_n_0\,
      I1 => mul_a(10),
      O => \product_d[11]_i_3_n_0\
    );
\product_d[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \sum_5_reg__2_n_0\,
      I1 => mul_a(9),
      O => \product_d[11]_i_4_n_0\
    );
\product_d[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \sum_5_reg__2_n_0\,
      I1 => mul_a(8),
      O => \product_d[11]_i_5_n_0\
    );
\product_d[11]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \sum_5_reg__2_n_0\,
      I1 => mul_a(11),
      I2 => \sum_5_reg__1_n_0\,
      I3 => mul_a(10),
      O => \product_d[11]_i_6_n_0\
    );
\product_d[11]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \sum_5_reg__2_n_0\,
      I1 => mul_a(10),
      I2 => \sum_5_reg__1_n_0\,
      I3 => mul_a(9),
      O => \product_d[11]_i_7_n_0\
    );
\product_d[11]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \sum_5_reg__2_n_0\,
      I1 => mul_a(9),
      I2 => \sum_5_reg__1_n_0\,
      I3 => mul_a(8),
      O => \product_d[11]_i_8_n_0\
    );
\product_d[11]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \sum_5_reg__2_n_0\,
      I1 => mul_a(8),
      I2 => \sum_5_reg__1_n_0\,
      I3 => mul_a(7),
      O => \product_d[11]_i_9_n_0\
    );
\product_d[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \sum_5_reg__2_n_0\,
      I1 => mul_a(15),
      O => \product_d[15]_i_2_n_0\
    );
\product_d[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \sum_5_reg__2_n_0\,
      I1 => mul_a(14),
      O => \product_d[15]_i_3_n_0\
    );
\product_d[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \sum_5_reg__2_n_0\,
      I1 => mul_a(13),
      O => \product_d[15]_i_4_n_0\
    );
\product_d[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \sum_5_reg__2_n_0\,
      I1 => mul_a(12),
      O => \product_d[15]_i_5_n_0\
    );
\product_d[15]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \sum_5_reg__2_n_0\,
      I1 => mul_a(15),
      I2 => \sum_5_reg__1_n_0\,
      I3 => mul_a(14),
      O => \product_d[15]_i_6_n_0\
    );
\product_d[15]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \sum_5_reg__2_n_0\,
      I1 => mul_a(14),
      I2 => \sum_5_reg__1_n_0\,
      I3 => mul_a(13),
      O => \product_d[15]_i_7_n_0\
    );
\product_d[15]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \sum_5_reg__2_n_0\,
      I1 => mul_a(13),
      I2 => \sum_5_reg__1_n_0\,
      I3 => mul_a(12),
      O => \product_d[15]_i_8_n_0\
    );
\product_d[15]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \sum_5_reg__2_n_0\,
      I1 => mul_a(12),
      I2 => \sum_5_reg__1_n_0\,
      I3 => mul_a(11),
      O => \product_d[15]_i_9_n_0\
    );
\product_d[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \sum_5_reg__2_n_0\,
      I1 => mul_a(19),
      O => \product_d[19]_i_2_n_0\
    );
\product_d[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \sum_5_reg__2_n_0\,
      I1 => mul_a(18),
      O => \product_d[19]_i_3_n_0\
    );
\product_d[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \sum_5_reg__2_n_0\,
      I1 => mul_a(17),
      O => \product_d[19]_i_4_n_0\
    );
\product_d[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \sum_5_reg__2_n_0\,
      I1 => mul_a(16),
      O => \product_d[19]_i_5_n_0\
    );
\product_d[19]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \sum_5_reg__2_n_0\,
      I1 => mul_a(19),
      I2 => \sum_5_reg__1_n_0\,
      I3 => mul_a(18),
      O => \product_d[19]_i_6_n_0\
    );
\product_d[19]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \sum_5_reg__2_n_0\,
      I1 => mul_a(18),
      I2 => \sum_5_reg__1_n_0\,
      I3 => mul_a(17),
      O => \product_d[19]_i_7_n_0\
    );
\product_d[19]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \sum_5_reg__2_n_0\,
      I1 => mul_a(17),
      I2 => \sum_5_reg__1_n_0\,
      I3 => mul_a(16),
      O => \product_d[19]_i_8_n_0\
    );
\product_d[19]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \sum_5_reg__2_n_0\,
      I1 => mul_a(16),
      I2 => \sum_5_reg__1_n_0\,
      I3 => mul_a(15),
      O => \product_d[19]_i_9_n_0\
    );
\product_d[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \sum_5_reg__2_n_0\,
      I1 => mul_a(23),
      O => \product_d[23]_i_2_n_0\
    );
\product_d[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \sum_5_reg__2_n_0\,
      I1 => mul_a(22),
      O => \product_d[23]_i_3_n_0\
    );
\product_d[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \sum_5_reg__2_n_0\,
      I1 => mul_a(21),
      O => \product_d[23]_i_4_n_0\
    );
\product_d[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \sum_5_reg__2_n_0\,
      I1 => mul_a(20),
      O => \product_d[23]_i_5_n_0\
    );
\product_d[23]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \sum_5_reg__2_n_0\,
      I1 => mul_a(23),
      I2 => \sum_5_reg__1_n_0\,
      I3 => mul_a(22),
      O => \product_d[23]_i_6_n_0\
    );
\product_d[23]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \sum_5_reg__2_n_0\,
      I1 => mul_a(22),
      I2 => \sum_5_reg__1_n_0\,
      I3 => mul_a(21),
      O => \product_d[23]_i_7_n_0\
    );
\product_d[23]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \sum_5_reg__2_n_0\,
      I1 => mul_a(21),
      I2 => \sum_5_reg__1_n_0\,
      I3 => mul_a(20),
      O => \product_d[23]_i_8_n_0\
    );
\product_d[23]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \sum_5_reg__2_n_0\,
      I1 => mul_a(20),
      I2 => \sum_5_reg__1_n_0\,
      I3 => mul_a(19),
      O => \product_d[23]_i_9_n_0\
    );
\product_d[25]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mul_a(23),
      I1 => \sum_5_reg__1_n_0\,
      O => \product_d[25]_i_2_n_0\
    );
\product_d[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \sum_5_reg__2_n_0\,
      I1 => mul_a(3),
      O => \product_d[3]_i_2_n_0\
    );
\product_d[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \sum_5_reg__2_n_0\,
      I1 => mul_a(2),
      O => \product_d[3]_i_3_n_0\
    );
\product_d[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \sum_5_reg__2_n_0\,
      I1 => mul_a(1),
      O => \product_d[3]_i_4_n_0\
    );
\product_d[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \sum_5_reg__2_n_0\,
      I1 => mul_a(3),
      I2 => \sum_5_reg__1_n_0\,
      I3 => mul_a(2),
      O => \product_d[3]_i_5_n_0\
    );
\product_d[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \sum_5_reg__2_n_0\,
      I1 => mul_a(2),
      I2 => \sum_5_reg__1_n_0\,
      I3 => mul_a(1),
      O => \product_d[3]_i_6_n_0\
    );
\product_d[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \sum_5_reg__2_n_0\,
      I1 => mul_a(1),
      I2 => \sum_5_reg__1_n_0\,
      I3 => mul_a(0),
      O => \product_d[3]_i_7_n_0\
    );
\product_d[3]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mul_a(0),
      I1 => \sum_5_reg__2_n_0\,
      O => \product_d[3]_i_8_n_0\
    );
\product_d[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \sum_5_reg__2_n_0\,
      I1 => mul_a(7),
      O => \product_d[7]_i_2_n_0\
    );
\product_d[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \sum_5_reg__2_n_0\,
      I1 => mul_a(6),
      O => \product_d[7]_i_3_n_0\
    );
\product_d[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \sum_5_reg__2_n_0\,
      I1 => mul_a(5),
      O => \product_d[7]_i_4_n_0\
    );
\product_d[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \sum_5_reg__2_n_0\,
      I1 => mul_a(4),
      O => \product_d[7]_i_5_n_0\
    );
\product_d[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \sum_5_reg__2_n_0\,
      I1 => mul_a(7),
      I2 => \sum_5_reg__1_n_0\,
      I3 => mul_a(6),
      O => \product_d[7]_i_6_n_0\
    );
\product_d[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \sum_5_reg__2_n_0\,
      I1 => mul_a(6),
      I2 => \sum_5_reg__1_n_0\,
      I3 => mul_a(5),
      O => \product_d[7]_i_7_n_0\
    );
\product_d[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \sum_5_reg__2_n_0\,
      I1 => mul_a(5),
      I2 => \sum_5_reg__1_n_0\,
      I3 => mul_a(4),
      O => \product_d[7]_i_8_n_0\
    );
\product_d[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \sum_5_reg__2_n_0\,
      I1 => mul_a(4),
      I2 => \sum_5_reg__1_n_0\,
      I3 => mul_a(3),
      O => \product_d[7]_i_9_n_0\
    );
\product_d_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => multOp(0),
      Q => product_d(0),
      R => rst
    );
\product_d_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => multOp(10),
      Q => product_d(10),
      R => rst
    );
\product_d_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => multOp(11),
      Q => product_d(11),
      R => rst
    );
\product_d_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \product_d_reg[7]_i_1_n_0\,
      CO(3) => \product_d_reg[11]_i_1_n_0\,
      CO(2) => \product_d_reg[11]_i_1_n_1\,
      CO(1) => \product_d_reg[11]_i_1_n_2\,
      CO(0) => \product_d_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \product_d[11]_i_2_n_0\,
      DI(2) => \product_d[11]_i_3_n_0\,
      DI(1) => \product_d[11]_i_4_n_0\,
      DI(0) => \product_d[11]_i_5_n_0\,
      O(3 downto 0) => multOp(11 downto 8),
      S(3) => \product_d[11]_i_6_n_0\,
      S(2) => \product_d[11]_i_7_n_0\,
      S(1) => \product_d[11]_i_8_n_0\,
      S(0) => \product_d[11]_i_9_n_0\
    );
\product_d_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => multOp(12),
      Q => product_d(12),
      R => rst
    );
\product_d_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => multOp(13),
      Q => product_d(13),
      R => rst
    );
\product_d_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => multOp(14),
      Q => product_d(14),
      R => rst
    );
\product_d_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => multOp(15),
      Q => product_d(15),
      R => rst
    );
\product_d_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \product_d_reg[11]_i_1_n_0\,
      CO(3) => \product_d_reg[15]_i_1_n_0\,
      CO(2) => \product_d_reg[15]_i_1_n_1\,
      CO(1) => \product_d_reg[15]_i_1_n_2\,
      CO(0) => \product_d_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \product_d[15]_i_2_n_0\,
      DI(2) => \product_d[15]_i_3_n_0\,
      DI(1) => \product_d[15]_i_4_n_0\,
      DI(0) => \product_d[15]_i_5_n_0\,
      O(3 downto 0) => multOp(15 downto 12),
      S(3) => \product_d[15]_i_6_n_0\,
      S(2) => \product_d[15]_i_7_n_0\,
      S(1) => \product_d[15]_i_8_n_0\,
      S(0) => \product_d[15]_i_9_n_0\
    );
\product_d_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => multOp(16),
      Q => product_d(16),
      R => rst
    );
\product_d_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => multOp(17),
      Q => product_d(17),
      R => rst
    );
\product_d_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => multOp(18),
      Q => product_d(18),
      R => rst
    );
\product_d_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => multOp(19),
      Q => product_d(19),
      R => rst
    );
\product_d_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \product_d_reg[15]_i_1_n_0\,
      CO(3) => \product_d_reg[19]_i_1_n_0\,
      CO(2) => \product_d_reg[19]_i_1_n_1\,
      CO(1) => \product_d_reg[19]_i_1_n_2\,
      CO(0) => \product_d_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \product_d[19]_i_2_n_0\,
      DI(2) => \product_d[19]_i_3_n_0\,
      DI(1) => \product_d[19]_i_4_n_0\,
      DI(0) => \product_d[19]_i_5_n_0\,
      O(3 downto 0) => multOp(19 downto 16),
      S(3) => \product_d[19]_i_6_n_0\,
      S(2) => \product_d[19]_i_7_n_0\,
      S(1) => \product_d[19]_i_8_n_0\,
      S(0) => \product_d[19]_i_9_n_0\
    );
\product_d_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => multOp(1),
      Q => product_d(1),
      R => rst
    );
\product_d_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => multOp(20),
      Q => product_d(20),
      R => rst
    );
\product_d_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => multOp(21),
      Q => product_d(21),
      R => rst
    );
\product_d_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => multOp(22),
      Q => product_d(22),
      R => rst
    );
\product_d_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => multOp(23),
      Q => product_d(23),
      R => rst
    );
\product_d_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \product_d_reg[19]_i_1_n_0\,
      CO(3) => \product_d_reg[23]_i_1_n_0\,
      CO(2) => \product_d_reg[23]_i_1_n_1\,
      CO(1) => \product_d_reg[23]_i_1_n_2\,
      CO(0) => \product_d_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \product_d[23]_i_2_n_0\,
      DI(2) => \product_d[23]_i_3_n_0\,
      DI(1) => \product_d[23]_i_4_n_0\,
      DI(0) => \product_d[23]_i_5_n_0\,
      O(3 downto 0) => multOp(23 downto 20),
      S(3) => \product_d[23]_i_6_n_0\,
      S(2) => \product_d[23]_i_7_n_0\,
      S(1) => \product_d[23]_i_8_n_0\,
      S(0) => \product_d[23]_i_9_n_0\
    );
\product_d_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => multOp(24),
      Q => product_d(24),
      R => rst
    );
\product_d_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => multOp(25),
      Q => product_d(25),
      R => rst
    );
\product_d_reg[25]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \product_d_reg[23]_i_1_n_0\,
      CO(3 downto 2) => \NLW_product_d_reg[25]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => multOp(25),
      CO(0) => \NLW_product_d_reg[25]_i_1_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_product_d_reg[25]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => multOp(24),
      S(3 downto 1) => B"001",
      S(0) => \product_d[25]_i_2_n_0\
    );
\product_d_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => multOp(2),
      Q => product_d(2),
      R => rst
    );
\product_d_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => multOp(3),
      Q => product_d(3),
      R => rst
    );
\product_d_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \product_d_reg[3]_i_1_n_0\,
      CO(2) => \product_d_reg[3]_i_1_n_1\,
      CO(1) => \product_d_reg[3]_i_1_n_2\,
      CO(0) => \product_d_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \product_d[3]_i_2_n_0\,
      DI(2) => \product_d[3]_i_3_n_0\,
      DI(1) => \product_d[3]_i_4_n_0\,
      DI(0) => '0',
      O(3 downto 0) => multOp(3 downto 0),
      S(3) => \product_d[3]_i_5_n_0\,
      S(2) => \product_d[3]_i_6_n_0\,
      S(1) => \product_d[3]_i_7_n_0\,
      S(0) => \product_d[3]_i_8_n_0\
    );
\product_d_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => multOp(4),
      Q => product_d(4),
      R => rst
    );
\product_d_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => multOp(5),
      Q => product_d(5),
      R => rst
    );
\product_d_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => multOp(6),
      Q => product_d(6),
      R => rst
    );
\product_d_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => multOp(7),
      Q => product_d(7),
      R => rst
    );
\product_d_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \product_d_reg[3]_i_1_n_0\,
      CO(3) => \product_d_reg[7]_i_1_n_0\,
      CO(2) => \product_d_reg[7]_i_1_n_1\,
      CO(1) => \product_d_reg[7]_i_1_n_2\,
      CO(0) => \product_d_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \product_d[7]_i_2_n_0\,
      DI(2) => \product_d[7]_i_3_n_0\,
      DI(1) => \product_d[7]_i_4_n_0\,
      DI(0) => \product_d[7]_i_5_n_0\,
      O(3 downto 0) => multOp(7 downto 4),
      S(3) => \product_d[7]_i_6_n_0\,
      S(2) => \product_d[7]_i_7_n_0\,
      S(1) => \product_d[7]_i_8_n_0\,
      S(0) => \product_d[7]_i_9_n_0\
    );
\product_d_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => multOp(8),
      Q => product_d(8),
      R => rst
    );
\product_d_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => multOp(9),
      Q => product_d(9),
      R => rst
    );
product_lsb_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => product_lsb_i_2_n_0,
      I1 => product_lsb_i_3_n_0,
      O => product_lsb_i_1_n_0
    );
product_lsb_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \product_6_reg_n_0_[50]\,
      I1 => \product_6_reg_n_0_[51]\,
      I2 => \product_6_reg_n_0_[48]\,
      I3 => \product_6_reg_n_0_[49]\,
      I4 => \product_6_reg_n_0_[47]\,
      I5 => \product_6_reg_n_0_[46]\,
      O => product_lsb_i_10_n_0
    );
product_lsb_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \product_6_reg_n_0_[44]\,
      I1 => \product_6_reg_n_0_[45]\,
      I2 => \product_6_reg_n_0_[42]\,
      I3 => \product_6_reg_n_0_[43]\,
      I4 => \product_6_reg_n_0_[41]\,
      I5 => \product_6_reg_n_0_[40]\,
      O => product_lsb_i_11_n_0
    );
product_lsb_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => product_lsb_i_4_n_0,
      I1 => product_lsb_i_5_n_0,
      I2 => product_lsb_i_6_n_0,
      I3 => product_lsb_i_7_n_0,
      I4 => product_lsb_i_8_n_0,
      I5 => product_lsb_i_9_n_0,
      O => product_lsb_i_2_n_0
    );
product_lsb_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \product_6_reg_n_0_[2]\,
      I1 => \product_6_reg_n_0_[3]\,
      I2 => \product_6_reg_n_0_[0]\,
      I3 => \product_6_reg_n_0_[1]\,
      I4 => product_lsb_i_10_n_0,
      I5 => product_lsb_i_11_n_0,
      O => product_lsb_i_3_n_0
    );
product_lsb_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \product_6_reg_n_0_[32]\,
      I1 => \product_6_reg_n_0_[33]\,
      I2 => \product_6_reg_n_0_[30]\,
      I3 => \product_6_reg_n_0_[31]\,
      I4 => \product_6_reg_n_0_[29]\,
      I5 => \product_6_reg_n_0_[28]\,
      O => product_lsb_i_4_n_0
    );
product_lsb_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \product_6_reg_n_0_[38]\,
      I1 => \product_6_reg_n_0_[39]\,
      I2 => \product_6_reg_n_0_[36]\,
      I3 => \product_6_reg_n_0_[37]\,
      I4 => \product_6_reg_n_0_[35]\,
      I5 => \product_6_reg_n_0_[34]\,
      O => product_lsb_i_5_n_0
    );
product_lsb_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \product_6_reg_n_0_[20]\,
      I1 => \product_6_reg_n_0_[21]\,
      I2 => \product_6_reg_n_0_[18]\,
      I3 => \product_6_reg_n_0_[19]\,
      I4 => \product_6_reg_n_0_[17]\,
      I5 => \product_6_reg_n_0_[16]\,
      O => product_lsb_i_6_n_0
    );
product_lsb_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \product_6_reg_n_0_[26]\,
      I1 => \product_6_reg_n_0_[27]\,
      I2 => \product_6_reg_n_0_[24]\,
      I3 => \product_6_reg_n_0_[25]\,
      I4 => \product_6_reg_n_0_[23]\,
      I5 => \product_6_reg_n_0_[22]\,
      O => product_lsb_i_7_n_0
    );
product_lsb_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \product_6_reg_n_0_[14]\,
      I1 => \product_6_reg_n_0_[15]\,
      I2 => \product_6_reg_n_0_[12]\,
      I3 => \product_6_reg_n_0_[13]\,
      I4 => \product_6_reg_n_0_[11]\,
      I5 => \product_6_reg_n_0_[10]\,
      O => product_lsb_i_8_n_0
    );
product_lsb_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \product_6_reg_n_0_[8]\,
      I1 => \product_6_reg_n_0_[9]\,
      I2 => \product_6_reg_n_0_[6]\,
      I3 => \product_6_reg_n_0_[7]\,
      I4 => \product_6_reg_n_0_[5]\,
      I5 => \product_6_reg_n_0_[4]\,
      O => product_lsb_i_9_n_0
    );
product_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => product_lsb_i_1_n_0,
      Q => product_7(0),
      R => rst
    );
\product_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => product_a_reg_n_105,
      Q => \product_reg_n_0_[0]\,
      R => rst
    );
\product_reg[100]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => sum_8_reg_n_80,
      Q => sel0(47),
      R => rst
    );
\product_reg[101]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => sum_8_reg_n_79,
      Q => sel0(48),
      R => rst
    );
\product_reg[102]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => sum_8_reg_n_78,
      Q => sel0(49),
      R => rst
    );
\product_reg[103]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => sum_8_reg_n_77,
      Q => sel0(50),
      R => rst
    );
\product_reg[104]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => sum_8_reg_n_76,
      Q => sel0(51),
      R => rst
    );
\product_reg[105]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => sum_8_reg_n_75,
      Q => sel0(52),
      R => rst
    );
\product_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => product_a_reg_n_95,
      Q => \product_reg_n_0_[10]\,
      R => rst
    );
\product_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => product_a_reg_n_94,
      Q => \product_reg_n_0_[11]\,
      R => rst
    );
\product_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => product_a_reg_n_93,
      Q => \product_reg_n_0_[12]\,
      R => rst
    );
\product_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => product_a_reg_n_92,
      Q => \product_reg_n_0_[13]\,
      R => rst
    );
\product_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => product_a_reg_n_91,
      Q => \product_reg_n_0_[14]\,
      R => rst
    );
\product_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => product_a_reg_n_90,
      Q => \product_reg_n_0_[15]\,
      R => rst
    );
\product_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => product_a_reg_n_89,
      Q => \product_reg_n_0_[16]\,
      R => rst
    );
\product_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => sum_0_reg_n_105,
      Q => \product_reg_n_0_[17]\,
      R => rst
    );
\product_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => sum_0_reg_n_104,
      Q => \product_reg_n_0_[18]\,
      R => rst
    );
\product_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => sum_0_reg_n_103,
      Q => \product_reg_n_0_[19]\,
      R => rst
    );
\product_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => product_a_reg_n_104,
      Q => \product_reg_n_0_[1]\,
      R => rst
    );
\product_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => sum_0_reg_n_102,
      Q => \product_reg_n_0_[20]\,
      R => rst
    );
\product_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => sum_0_reg_n_101,
      Q => \product_reg_n_0_[21]\,
      R => rst
    );
\product_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => sum_0_reg_n_100,
      Q => \product_reg_n_0_[22]\,
      R => rst
    );
\product_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => sum_0_reg_n_99,
      Q => \product_reg_n_0_[23]\,
      R => rst
    );
\product_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => sum_1_reg_n_105,
      Q => \product_reg_n_0_[24]\,
      R => rst
    );
\product_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => sum_1_reg_n_104,
      Q => \product_reg_n_0_[25]\,
      R => rst
    );
\product_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => sum_1_reg_n_103,
      Q => \product_reg_n_0_[26]\,
      R => rst
    );
\product_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => sum_1_reg_n_102,
      Q => \product_reg_n_0_[27]\,
      R => rst
    );
\product_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => sum_1_reg_n_101,
      Q => \product_reg_n_0_[28]\,
      R => rst
    );
\product_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => sum_1_reg_n_100,
      Q => \product_reg_n_0_[29]\,
      R => rst
    );
\product_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => product_a_reg_n_103,
      Q => \product_reg_n_0_[2]\,
      R => rst
    );
\product_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => sum_1_reg_n_99,
      Q => \product_reg_n_0_[30]\,
      R => rst
    );
\product_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => sum_1_reg_n_98,
      Q => \product_reg_n_0_[31]\,
      R => rst
    );
\product_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => sum_1_reg_n_97,
      Q => \product_reg_n_0_[32]\,
      R => rst
    );
\product_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => sum_1_reg_n_96,
      Q => \product_reg_n_0_[33]\,
      R => rst
    );
\product_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => sum_2_reg_n_105,
      Q => \product_reg_n_0_[34]\,
      R => rst
    );
\product_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => sum_2_reg_n_104,
      Q => \product_reg_n_0_[35]\,
      R => rst
    );
\product_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => sum_2_reg_n_103,
      Q => \product_reg_n_0_[36]\,
      R => rst
    );
\product_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => sum_2_reg_n_102,
      Q => \product_reg_n_0_[37]\,
      R => rst
    );
\product_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => sum_2_reg_n_101,
      Q => \product_reg_n_0_[38]\,
      R => rst
    );
\product_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => sum_2_reg_n_100,
      Q => \product_reg_n_0_[39]\,
      R => rst
    );
\product_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => product_a_reg_n_102,
      Q => \product_reg_n_0_[3]\,
      R => rst
    );
\product_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => sum_2_reg_n_99,
      Q => \product_reg_n_0_[40]\,
      R => rst
    );
\product_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => sum_4_reg_n_105,
      Q => \product_reg_n_0_[41]\,
      R => rst
    );
\product_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => sum_4_reg_n_104,
      Q => \product_reg_n_0_[42]\,
      R => rst
    );
\product_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => sum_4_reg_n_103,
      Q => \product_reg_n_0_[43]\,
      R => rst
    );
\product_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => sum_4_reg_n_102,
      Q => \product_reg_n_0_[44]\,
      R => rst
    );
\product_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => sum_4_reg_n_101,
      Q => \product_reg_n_0_[45]\,
      R => rst
    );
\product_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => sum_4_reg_n_100,
      Q => \product_reg_n_0_[46]\,
      R => rst
    );
\product_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => sum_4_reg_n_99,
      Q => \product_reg_n_0_[47]\,
      R => rst
    );
\product_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => sum_4_reg_n_98,
      Q => \product_reg_n_0_[48]\,
      R => rst
    );
\product_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => sum_4_reg_n_97,
      Q => \product_reg_n_0_[49]\,
      R => rst
    );
\product_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => product_a_reg_n_101,
      Q => \product_reg_n_0_[4]\,
      R => rst
    );
\product_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => sum_4_reg_n_96,
      Q => \product_reg_n_0_[50]\,
      R => rst
    );
\product_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => sum_5(0),
      Q => \product_reg_n_0_[51]\,
      R => rst
    );
\product_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => sum_5(1),
      Q => \product_reg_n_0_[52]\,
      R => rst
    );
\product_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => sum_5(2),
      Q => sel0(0),
      R => rst
    );
\product_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => sum_5(3),
      Q => sel0(1),
      R => rst
    );
\product_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => sum_5(4),
      Q => sel0(2),
      R => rst
    );
\product_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => sum_5(5),
      Q => sel0(3),
      R => rst
    );
\product_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => sum_5(6),
      Q => sel0(4),
      R => rst
    );
\product_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => sum_7_reg_n_105,
      Q => sel0(5),
      R => rst
    );
\product_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => sum_7_reg_n_104,
      Q => sel0(6),
      R => rst
    );
\product_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => product_a_reg_n_100,
      Q => \product_reg_n_0_[5]\,
      R => rst
    );
\product_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => sum_7_reg_n_103,
      Q => sel0(7),
      R => rst
    );
\product_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => sum_7_reg_n_102,
      Q => sel0(8),
      R => rst
    );
\product_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => sum_7_reg_n_101,
      Q => sel0(9),
      R => rst
    );
\product_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => sum_7_reg_n_100,
      Q => sel0(10),
      R => rst
    );
\product_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => sum_7_reg_n_99,
      Q => sel0(11),
      R => rst
    );
\product_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => sum_7_reg_n_98,
      Q => sel0(12),
      R => rst
    );
\product_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => sum_7_reg_n_97,
      Q => sel0(13),
      R => rst
    );
\product_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => sum_7_reg_n_96,
      Q => sel0(14),
      R => rst
    );
\product_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => sum_7_reg_n_95,
      Q => sel0(15),
      R => rst
    );
\product_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => sum_7_reg_n_94,
      Q => sel0(16),
      R => rst
    );
\product_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => product_a_reg_n_99,
      Q => \product_reg_n_0_[6]\,
      R => rst
    );
\product_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => sum_7_reg_n_93,
      Q => sel0(17),
      R => rst
    );
\product_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => sum_7_reg_n_92,
      Q => sel0(18),
      R => rst
    );
\product_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => sum_7_reg_n_91,
      Q => sel0(19),
      R => rst
    );
\product_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => sum_7_reg_n_90,
      Q => sel0(20),
      R => rst
    );
\product_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => sum_7_reg_n_89,
      Q => sel0(21),
      R => rst
    );
\product_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => sum_8_reg_n_105,
      Q => sel0(22),
      R => rst
    );
\product_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => sum_8_reg_n_104,
      Q => sel0(23),
      R => rst
    );
\product_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => sum_8_reg_n_103,
      Q => sel0(24),
      R => rst
    );
\product_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => sum_8_reg_n_102,
      Q => sel0(25),
      R => rst
    );
\product_reg[79]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => sum_8_reg_n_101,
      Q => sel0(26),
      R => rst
    );
\product_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => product_a_reg_n_98,
      Q => \product_reg_n_0_[7]\,
      R => rst
    );
\product_reg[80]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => sum_8_reg_n_100,
      Q => sel0(27),
      R => rst
    );
\product_reg[81]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => sum_8_reg_n_99,
      Q => sel0(28),
      R => rst
    );
\product_reg[82]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => sum_8_reg_n_98,
      Q => sel0(29),
      R => rst
    );
\product_reg[83]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => sum_8_reg_n_97,
      Q => sel0(30),
      R => rst
    );
\product_reg[84]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => sum_8_reg_n_96,
      Q => sel0(31),
      R => rst
    );
\product_reg[85]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => sum_8_reg_n_95,
      Q => sel0(32),
      R => rst
    );
\product_reg[86]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => sum_8_reg_n_94,
      Q => sel0(33),
      R => rst
    );
\product_reg[87]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => sum_8_reg_n_93,
      Q => sel0(34),
      R => rst
    );
\product_reg[88]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => sum_8_reg_n_92,
      Q => sel0(35),
      R => rst
    );
\product_reg[89]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => sum_8_reg_n_91,
      Q => sel0(36),
      R => rst
    );
\product_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => product_a_reg_n_97,
      Q => \product_reg_n_0_[8]\,
      R => rst
    );
\product_reg[90]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => sum_8_reg_n_90,
      Q => sel0(37),
      R => rst
    );
\product_reg[91]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => sum_8_reg_n_89,
      Q => sel0(38),
      R => rst
    );
\product_reg[92]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => sum_8_reg_n_88,
      Q => sel0(39),
      R => rst
    );
\product_reg[93]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => sum_8_reg_n_87,
      Q => sel0(40),
      R => rst
    );
\product_reg[94]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => sum_8_reg_n_86,
      Q => sel0(41),
      R => rst
    );
\product_reg[95]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => sum_8_reg_n_85,
      Q => sel0(42),
      R => rst
    );
\product_reg[96]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => sum_8_reg_n_84,
      Q => sel0(43),
      R => rst
    );
\product_reg[97]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => sum_8_reg_n_83,
      Q => sel0(44),
      R => rst
    );
\product_reg[98]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => sum_8_reg_n_82,
      Q => sel0(45),
      R => rst
    );
\product_reg[99]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => sum_8_reg_n_81,
      Q => sel0(46),
      R => rst
    );
\product_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => product_a_reg_n_96,
      Q => \product_reg_n_0_[9]\,
      R => rst
    );
\product_shift[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \product_shift[0]_i_2_n_0\,
      I1 => sel0(12),
      I2 => sel0(13),
      I3 => \product_shift[0]_i_3_n_0\,
      I4 => \product_shift[0]_i_4_n_0\,
      O => product_shift0
    );
\product_shift[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sel0(38),
      I1 => sel0(39),
      I2 => sel0(40),
      I3 => sel0(41),
      O => \product_shift[0]_i_10_n_0\
    );
\product_shift[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sel0(24),
      I1 => sel0(25),
      I2 => sel0(26),
      I3 => sel0(27),
      O => \product_shift[0]_i_11_n_0\
    );
\product_shift[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sel0(28),
      I1 => sel0(29),
      I2 => sel0(30),
      I3 => sel0(31),
      O => \product_shift[0]_i_12_n_0\
    );
\product_shift[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sel0(16),
      I1 => sel0(17),
      I2 => sel0(18),
      I3 => sel0(19),
      O => \product_shift[0]_i_13_n_0\
    );
\product_shift[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sel0(20),
      I1 => sel0(21),
      I2 => sel0(22),
      I3 => sel0(23),
      O => \product_shift[0]_i_14_n_0\
    );
\product_shift[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \product_shift[0]_i_5_n_0\,
      I1 => sel0(8),
      I2 => sel0(9),
      I3 => sel0(10),
      I4 => sel0(11),
      I5 => \product_shift[0]_i_6_n_0\,
      O => \product_shift[0]_i_2_n_0\
    );
\product_shift[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \product_shift[0]_i_7_n_0\,
      I1 => \product_shift[0]_i_8_n_0\,
      I2 => sel0(46),
      I3 => sel0(47),
      I4 => \product_shift[0]_i_9_n_0\,
      I5 => \product_shift[0]_i_10_n_0\,
      O => \product_shift[0]_i_3_n_0\
    );
\product_shift[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sel0(4),
      I1 => sel0(5),
      I2 => sel0(6),
      I3 => sel0(7),
      O => \product_shift[0]_i_4_n_0\
    );
\product_shift[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => sel0(14),
      I1 => sel0(15),
      I2 => \product_shift[0]_i_11_n_0\,
      I3 => \product_shift[0]_i_12_n_0\,
      I4 => \product_shift[0]_i_13_n_0\,
      I5 => \product_shift[0]_i_14_n_0\,
      O => \product_shift[0]_i_5_n_0\
    );
\product_shift[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sel0(0),
      I1 => sel0(1),
      I2 => sel0(2),
      I3 => sel0(3),
      O => \product_shift[0]_i_6_n_0\
    );
\product_shift[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sel0(34),
      I1 => sel0(35),
      I2 => sel0(36),
      I3 => sel0(37),
      O => \product_shift[0]_i_7_n_0\
    );
\product_shift[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => sel0(45),
      I1 => sel0(44),
      I2 => sel0(43),
      I3 => sel0(42),
      I4 => sel0(32),
      I5 => sel0(33),
      O => \product_shift[0]_i_8_n_0\
    );
\product_shift[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFB"
    )
        port map (
      I0 => sel0(52),
      I1 => \product_reg_n_0_[52]\,
      I2 => sel0(51),
      I3 => sel0(50),
      I4 => sel0(48),
      I5 => sel0(49),
      O => \product_shift[0]_i_9_n_0\
    );
\product_shift_2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \product_shift_reg_n_0_[0]\,
      Q => product_shift_2(0),
      R => rst
    );
\product_shift_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => product_shift0,
      Q => \product_shift_reg_n_0_[0]\,
      R => rst
    );
\sign_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_reg_0(63),
      I1 => sign_reg_1(63),
      O => div_sign
    );
sign_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => div_sign,
      Q => mul_sign,
      R => rst
    );
sign_round_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5055444450004444"
    )
        port map (
      I0 => Q(2),
      I1 => addsub_sign,
      I2 => div_sign,
      I3 => Q(0),
      I4 => Q(1),
      I5 => mul_sign,
      O => \fpu_op_reg_reg[2]\
    );
sum_0_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "CASCADE",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000000000000",
      ACIN(29) => product_a_reg_n_24,
      ACIN(28) => product_a_reg_n_25,
      ACIN(27) => product_a_reg_n_26,
      ACIN(26) => product_a_reg_n_27,
      ACIN(25) => product_a_reg_n_28,
      ACIN(24) => product_a_reg_n_29,
      ACIN(23) => product_a_reg_n_30,
      ACIN(22) => product_a_reg_n_31,
      ACIN(21) => product_a_reg_n_32,
      ACIN(20) => product_a_reg_n_33,
      ACIN(19) => product_a_reg_n_34,
      ACIN(18) => product_a_reg_n_35,
      ACIN(17) => product_a_reg_n_36,
      ACIN(16) => product_a_reg_n_37,
      ACIN(15) => product_a_reg_n_38,
      ACIN(14) => product_a_reg_n_39,
      ACIN(13) => product_a_reg_n_40,
      ACIN(12) => product_a_reg_n_41,
      ACIN(11) => product_a_reg_n_42,
      ACIN(10) => product_a_reg_n_43,
      ACIN(9) => product_a_reg_n_44,
      ACIN(8) => product_a_reg_n_45,
      ACIN(7) => product_a_reg_n_46,
      ACIN(6) => product_a_reg_n_47,
      ACIN(5) => product_a_reg_n_48,
      ACIN(4) => product_a_reg_n_49,
      ACIN(3) => product_a_reg_n_50,
      ACIN(2) => product_a_reg_n_51,
      ACIN(1) => product_a_reg_n_52,
      ACIN(0) => product_a_reg_n_53,
      ACOUT(29 downto 0) => NLW_sum_0_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => sign_reg_0(33 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_sum_0_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_sum_0_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_sum_0_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => sum_7_reg_0,
      CEA2 => sum_7_reg_0,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => sum_7_reg_0,
      CEB2 => sum_7_reg_0,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => sum_7_reg_0,
      CEP => sum_7_reg_0,
      CLK => clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_sum_0_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => NLW_sum_0_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 42) => NLW_sum_0_reg_P_UNCONNECTED(47 downto 42),
      P(41 downto 7) => C(34 downto 0),
      P(6) => sum_0_reg_n_99,
      P(5) => sum_0_reg_n_100,
      P(4) => sum_0_reg_n_101,
      P(3) => sum_0_reg_n_102,
      P(2) => sum_0_reg_n_103,
      P(1) => sum_0_reg_n_104,
      P(0) => sum_0_reg_n_105,
      PATTERNBDETECT => NLW_sum_0_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_sum_0_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => product_a_reg_n_106,
      PCIN(46) => product_a_reg_n_107,
      PCIN(45) => product_a_reg_n_108,
      PCIN(44) => product_a_reg_n_109,
      PCIN(43) => product_a_reg_n_110,
      PCIN(42) => product_a_reg_n_111,
      PCIN(41) => product_a_reg_n_112,
      PCIN(40) => product_a_reg_n_113,
      PCIN(39) => product_a_reg_n_114,
      PCIN(38) => product_a_reg_n_115,
      PCIN(37) => product_a_reg_n_116,
      PCIN(36) => product_a_reg_n_117,
      PCIN(35) => product_a_reg_n_118,
      PCIN(34) => product_a_reg_n_119,
      PCIN(33) => product_a_reg_n_120,
      PCIN(32) => product_a_reg_n_121,
      PCIN(31) => product_a_reg_n_122,
      PCIN(30) => product_a_reg_n_123,
      PCIN(29) => product_a_reg_n_124,
      PCIN(28) => product_a_reg_n_125,
      PCIN(27) => product_a_reg_n_126,
      PCIN(26) => product_a_reg_n_127,
      PCIN(25) => product_a_reg_n_128,
      PCIN(24) => product_a_reg_n_129,
      PCIN(23) => product_a_reg_n_130,
      PCIN(22) => product_a_reg_n_131,
      PCIN(21) => product_a_reg_n_132,
      PCIN(20) => product_a_reg_n_133,
      PCIN(19) => product_a_reg_n_134,
      PCIN(18) => product_a_reg_n_135,
      PCIN(17) => product_a_reg_n_136,
      PCIN(16) => product_a_reg_n_137,
      PCIN(15) => product_a_reg_n_138,
      PCIN(14) => product_a_reg_n_139,
      PCIN(13) => product_a_reg_n_140,
      PCIN(12) => product_a_reg_n_141,
      PCIN(11) => product_a_reg_n_142,
      PCIN(10) => product_a_reg_n_143,
      PCIN(9) => product_a_reg_n_144,
      PCIN(8) => product_a_reg_n_145,
      PCIN(7) => product_a_reg_n_146,
      PCIN(6) => product_a_reg_n_147,
      PCIN(5) => product_a_reg_n_148,
      PCIN(4) => product_a_reg_n_149,
      PCIN(3) => product_a_reg_n_150,
      PCIN(2) => product_a_reg_n_151,
      PCIN(1) => product_a_reg_n_152,
      PCIN(0) => product_a_reg_n_153,
      PCOUT(47 downto 0) => NLW_sum_0_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => rst,
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => rst,
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => rst,
      RSTP => rst,
      UNDERFLOW => NLW_sum_0_reg_UNDERFLOW_UNCONNECTED
    );
\sum_0_reg__29\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => sign_reg_1(23),
      Q => \sum_0_reg__29_n_0\,
      R => rst
    );
\sum_0_reg__30\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => sign_reg_1(22),
      Q => \sum_0_reg__30_n_0\,
      R => rst
    );
\sum_0_reg__31\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => sign_reg_1(21),
      Q => \sum_0_reg__31_n_0\,
      R => rst
    );
\sum_0_reg__32\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => sign_reg_1(20),
      Q => \sum_0_reg__32_n_0\,
      R => rst
    );
\sum_0_reg__33\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => sign_reg_1(19),
      Q => \sum_0_reg__33_n_0\,
      R => rst
    );
\sum_0_reg__34\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => sign_reg_1(18),
      Q => \sum_0_reg__34_n_0\,
      R => rst
    );
\sum_0_reg__35\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => sign_reg_1(17),
      Q => \sum_0_reg__35_n_0\,
      R => rst
    );
\sum_0_reg__36\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => sign_reg_1(16),
      Q => \sum_0_reg__36_n_0\,
      R => rst
    );
\sum_0_reg__37\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => sign_reg_1(15),
      Q => \sum_0_reg__37_n_0\,
      R => rst
    );
\sum_0_reg__38\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => sign_reg_1(14),
      Q => \sum_0_reg__38_n_0\,
      R => rst
    );
\sum_0_reg__39\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => sign_reg_1(13),
      Q => \sum_0_reg__39_n_0\,
      R => rst
    );
\sum_0_reg__40\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => sign_reg_1(12),
      Q => \sum_0_reg__40_n_0\,
      R => rst
    );
\sum_0_reg__41\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => sign_reg_1(11),
      Q => \sum_0_reg__41_n_0\,
      R => rst
    );
\sum_0_reg__42\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => sign_reg_1(10),
      Q => \sum_0_reg__42_n_0\,
      R => rst
    );
\sum_0_reg__43\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => sign_reg_1(9),
      Q => \sum_0_reg__43_n_0\,
      R => rst
    );
\sum_0_reg__44\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => sign_reg_1(8),
      Q => \sum_0_reg__44_n_0\,
      R => rst
    );
\sum_0_reg__45\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => sign_reg_1(7),
      Q => \sum_0_reg__45_n_0\,
      R => rst
    );
\sum_0_reg__46\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => sign_reg_1(6),
      Q => \sum_0_reg__46_n_0\,
      R => rst
    );
\sum_0_reg__47\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => sign_reg_1(5),
      Q => \sum_0_reg__47_n_0\,
      R => rst
    );
\sum_0_reg__48\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => sign_reg_1(4),
      Q => \sum_0_reg__48_n_0\,
      R => rst
    );
\sum_0_reg__49\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => sign_reg_1(3),
      Q => \sum_0_reg__49_n_0\,
      R => rst
    );
\sum_0_reg__50\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => sign_reg_1(2),
      Q => \sum_0_reg__50_n_0\,
      R => rst
    );
\sum_0_reg__51\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => sign_reg_1(1),
      Q => \sum_0_reg__51_n_0\,
      R => rst
    );
\sum_0_reg__52\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => sign_reg_1(0),
      Q => \sum_0_reg__52_n_0\,
      R => rst
    );
sum_1_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => sign_reg_1(40 downto 24),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_sum_1_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => sign_reg_0(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_sum_1_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 35) => B"0000000000000",
      C(34 downto 0) => C(34 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_sum_1_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_sum_1_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => sum_7_reg_0,
      CEA2 => sum_7_reg_0,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => sum_7_reg_0,
      CEB2 => sum_7_reg_0,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => sum_7_reg_0,
      CEP => sum_7_reg_0,
      CLK => clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_sum_1_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_sum_1_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 36) => NLW_sum_1_reg_P_UNCONNECTED(47 downto 36),
      P(35) => sum_1_reg_n_70,
      P(34) => sum_1_reg_n_71,
      P(33) => sum_1_reg_n_72,
      P(32) => sum_1_reg_n_73,
      P(31) => sum_1_reg_n_74,
      P(30) => sum_1_reg_n_75,
      P(29) => sum_1_reg_n_76,
      P(28) => sum_1_reg_n_77,
      P(27) => sum_1_reg_n_78,
      P(26) => sum_1_reg_n_79,
      P(25) => sum_1_reg_n_80,
      P(24) => sum_1_reg_n_81,
      P(23) => sum_1_reg_n_82,
      P(22) => sum_1_reg_n_83,
      P(21) => sum_1_reg_n_84,
      P(20) => sum_1_reg_n_85,
      P(19) => sum_1_reg_n_86,
      P(18) => sum_1_reg_n_87,
      P(17) => sum_1_reg_n_88,
      P(16) => sum_1_reg_n_89,
      P(15) => sum_1_reg_n_90,
      P(14) => sum_1_reg_n_91,
      P(13) => sum_1_reg_n_92,
      P(12) => sum_1_reg_n_93,
      P(11) => sum_1_reg_n_94,
      P(10) => sum_1_reg_n_95,
      P(9) => sum_1_reg_n_96,
      P(8) => sum_1_reg_n_97,
      P(7) => sum_1_reg_n_98,
      P(6) => sum_1_reg_n_99,
      P(5) => sum_1_reg_n_100,
      P(4) => sum_1_reg_n_101,
      P(3) => sum_1_reg_n_102,
      P(2) => sum_1_reg_n_103,
      P(1) => sum_1_reg_n_104,
      P(0) => sum_1_reg_n_105,
      PATTERNBDETECT => NLW_sum_1_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_sum_1_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_sum_1_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => rst,
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => rst,
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => rst,
      RSTP => rst,
      UNDERFLOW => NLW_sum_1_reg_UNDERFLOW_UNCONNECTED
    );
sum_2_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 24) => B"000000",
      A(23 downto 0) => sign_reg_1(23 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_sum_2_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => sign_reg_0(50 downto 34),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_sum_2_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 26) => B"0000000000000000000000",
      C(25) => sum_1_reg_n_70,
      C(24) => sum_1_reg_n_71,
      C(23) => sum_1_reg_n_72,
      C(22) => sum_1_reg_n_73,
      C(21) => sum_1_reg_n_74,
      C(20) => sum_1_reg_n_75,
      C(19) => sum_1_reg_n_76,
      C(18) => sum_1_reg_n_77,
      C(17) => sum_1_reg_n_78,
      C(16) => sum_1_reg_n_79,
      C(15) => sum_1_reg_n_80,
      C(14) => sum_1_reg_n_81,
      C(13) => sum_1_reg_n_82,
      C(12) => sum_1_reg_n_83,
      C(11) => sum_1_reg_n_84,
      C(10) => sum_1_reg_n_85,
      C(9) => sum_1_reg_n_86,
      C(8) => sum_1_reg_n_87,
      C(7) => sum_1_reg_n_88,
      C(6) => sum_1_reg_n_89,
      C(5) => sum_1_reg_n_90,
      C(4) => sum_1_reg_n_91,
      C(3) => sum_1_reg_n_92,
      C(2) => sum_1_reg_n_93,
      C(1) => sum_1_reg_n_94,
      C(0) => sum_1_reg_n_95,
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_sum_2_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_sum_2_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => sum_7_reg_0,
      CEA2 => sum_7_reg_0,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => sum_7_reg_0,
      CEB2 => sum_7_reg_0,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => sum_7_reg_0,
      CEP => sum_7_reg_0,
      CLK => clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_sum_2_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_sum_2_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 42) => NLW_sum_2_reg_P_UNCONNECTED(47 downto 42),
      P(41) => sum_2_reg_n_64,
      P(40) => sum_2_reg_n_65,
      P(39) => sum_2_reg_n_66,
      P(38) => sum_2_reg_n_67,
      P(37) => sum_2_reg_n_68,
      P(36) => sum_2_reg_n_69,
      P(35) => sum_2_reg_n_70,
      P(34) => sum_2_reg_n_71,
      P(33) => sum_2_reg_n_72,
      P(32) => sum_2_reg_n_73,
      P(31) => sum_2_reg_n_74,
      P(30) => sum_2_reg_n_75,
      P(29) => sum_2_reg_n_76,
      P(28) => sum_2_reg_n_77,
      P(27) => sum_2_reg_n_78,
      P(26) => sum_2_reg_n_79,
      P(25) => sum_2_reg_n_80,
      P(24) => sum_2_reg_n_81,
      P(23) => sum_2_reg_n_82,
      P(22) => sum_2_reg_n_83,
      P(21) => sum_2_reg_n_84,
      P(20) => sum_2_reg_n_85,
      P(19) => sum_2_reg_n_86,
      P(18) => sum_2_reg_n_87,
      P(17) => sum_2_reg_n_88,
      P(16) => sum_2_reg_n_89,
      P(15) => sum_2_reg_n_90,
      P(14) => sum_2_reg_n_91,
      P(13) => sum_2_reg_n_92,
      P(12) => sum_2_reg_n_93,
      P(11) => sum_2_reg_n_94,
      P(10) => sum_2_reg_n_95,
      P(9) => sum_2_reg_n_96,
      P(8) => sum_2_reg_n_97,
      P(7) => sum_2_reg_n_98,
      P(6) => sum_2_reg_n_99,
      P(5) => sum_2_reg_n_100,
      P(4) => sum_2_reg_n_101,
      P(3) => sum_2_reg_n_102,
      P(2) => sum_2_reg_n_103,
      P(1) => sum_2_reg_n_104,
      P(0) => sum_2_reg_n_105,
      PATTERNBDETECT => NLW_sum_2_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_sum_2_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_sum_2_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => rst,
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => rst,
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => rst,
      RSTP => rst,
      UNDERFLOW => NLW_sum_2_reg_UNDERFLOW_UNCONNECTED
    );
sum_3_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => sign_reg_0(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_sum_3_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 12) => B"000000",
      B(11) => A(52),
      B(10 downto 0) => sign_reg_1(51 downto 41),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_sum_3_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 35) => B"0000000000000",
      C(34) => sum_2_reg_n_64,
      C(33) => sum_2_reg_n_65,
      C(32) => sum_2_reg_n_66,
      C(31) => sum_2_reg_n_67,
      C(30) => sum_2_reg_n_68,
      C(29) => sum_2_reg_n_69,
      C(28) => sum_2_reg_n_70,
      C(27) => sum_2_reg_n_71,
      C(26) => sum_2_reg_n_72,
      C(25) => sum_2_reg_n_73,
      C(24) => sum_2_reg_n_74,
      C(23) => sum_2_reg_n_75,
      C(22) => sum_2_reg_n_76,
      C(21) => sum_2_reg_n_77,
      C(20) => sum_2_reg_n_78,
      C(19) => sum_2_reg_n_79,
      C(18) => sum_2_reg_n_80,
      C(17) => sum_2_reg_n_81,
      C(16) => sum_2_reg_n_82,
      C(15) => sum_2_reg_n_83,
      C(14) => sum_2_reg_n_84,
      C(13) => sum_2_reg_n_85,
      C(12) => sum_2_reg_n_86,
      C(11) => sum_2_reg_n_87,
      C(10) => sum_2_reg_n_88,
      C(9) => sum_2_reg_n_89,
      C(8) => sum_2_reg_n_90,
      C(7) => sum_2_reg_n_91,
      C(6) => sum_2_reg_n_92,
      C(5) => sum_2_reg_n_93,
      C(4) => sum_2_reg_n_94,
      C(3) => sum_2_reg_n_95,
      C(2) => sum_2_reg_n_96,
      C(1) => sum_2_reg_n_97,
      C(0) => sum_2_reg_n_98,
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_sum_3_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_sum_3_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => sum_7_reg_0,
      CEA2 => sum_7_reg_0,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => sum_7_reg_0,
      CEB2 => sum_7_reg_0,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => sum_7_reg_0,
      CEP => sum_7_reg_0,
      CLK => clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_sum_3_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_sum_3_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 0) => NLW_sum_3_reg_P_UNCONNECTED(47 downto 0),
      PATTERNBDETECT => NLW_sum_3_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_sum_3_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => sum_3_reg_n_106,
      PCOUT(46) => sum_3_reg_n_107,
      PCOUT(45) => sum_3_reg_n_108,
      PCOUT(44) => sum_3_reg_n_109,
      PCOUT(43) => sum_3_reg_n_110,
      PCOUT(42) => sum_3_reg_n_111,
      PCOUT(41) => sum_3_reg_n_112,
      PCOUT(40) => sum_3_reg_n_113,
      PCOUT(39) => sum_3_reg_n_114,
      PCOUT(38) => sum_3_reg_n_115,
      PCOUT(37) => sum_3_reg_n_116,
      PCOUT(36) => sum_3_reg_n_117,
      PCOUT(35) => sum_3_reg_n_118,
      PCOUT(34) => sum_3_reg_n_119,
      PCOUT(33) => sum_3_reg_n_120,
      PCOUT(32) => sum_3_reg_n_121,
      PCOUT(31) => sum_3_reg_n_122,
      PCOUT(30) => sum_3_reg_n_123,
      PCOUT(29) => sum_3_reg_n_124,
      PCOUT(28) => sum_3_reg_n_125,
      PCOUT(27) => sum_3_reg_n_126,
      PCOUT(26) => sum_3_reg_n_127,
      PCOUT(25) => sum_3_reg_n_128,
      PCOUT(24) => sum_3_reg_n_129,
      PCOUT(23) => sum_3_reg_n_130,
      PCOUT(22) => sum_3_reg_n_131,
      PCOUT(21) => sum_3_reg_n_132,
      PCOUT(20) => sum_3_reg_n_133,
      PCOUT(19) => sum_3_reg_n_134,
      PCOUT(18) => sum_3_reg_n_135,
      PCOUT(17) => sum_3_reg_n_136,
      PCOUT(16) => sum_3_reg_n_137,
      PCOUT(15) => sum_3_reg_n_138,
      PCOUT(14) => sum_3_reg_n_139,
      PCOUT(13) => sum_3_reg_n_140,
      PCOUT(12) => sum_3_reg_n_141,
      PCOUT(11) => sum_3_reg_n_142,
      PCOUT(10) => sum_3_reg_n_143,
      PCOUT(9) => sum_3_reg_n_144,
      PCOUT(8) => sum_3_reg_n_145,
      PCOUT(7) => sum_3_reg_n_146,
      PCOUT(6) => sum_3_reg_n_147,
      PCOUT(5) => sum_3_reg_n_148,
      PCOUT(4) => sum_3_reg_n_149,
      PCOUT(3) => sum_3_reg_n_150,
      PCOUT(2) => sum_3_reg_n_151,
      PCOUT(1) => sum_3_reg_n_152,
      PCOUT(0) => sum_3_reg_n_153,
      RSTA => rst,
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => rst,
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => rst,
      RSTP => rst,
      UNDERFLOW => NLW_sum_3_reg_UNDERFLOW_UNCONNECTED
    );
sum_4_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => sign_reg_0(33 downto 17),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_sum_4_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => sign_reg_1(40 downto 24),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_sum_4_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_sum_4_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_sum_4_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => sum_7_reg_0,
      CEA2 => sum_7_reg_0,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => sum_7_reg_0,
      CEB2 => sum_7_reg_0,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => sum_7_reg_0,
      CEP => sum_7_reg_0,
      CLK => clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_sum_4_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => NLW_sum_4_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 37) => NLW_sum_4_reg_P_UNCONNECTED(47 downto 37),
      P(36) => sum_4_reg_n_69,
      P(35) => sum_4_reg_n_70,
      P(34) => sum_4_reg_n_71,
      P(33) => sum_4_reg_n_72,
      P(32) => sum_4_reg_n_73,
      P(31) => sum_4_reg_n_74,
      P(30) => sum_4_reg_n_75,
      P(29) => sum_4_reg_n_76,
      P(28) => sum_4_reg_n_77,
      P(27) => sum_4_reg_n_78,
      P(26) => sum_4_reg_n_79,
      P(25) => sum_4_reg_n_80,
      P(24) => sum_4_reg_n_81,
      P(23) => sum_4_reg_n_82,
      P(22) => sum_4_reg_n_83,
      P(21) => sum_4_reg_n_84,
      P(20) => sum_4_reg_n_85,
      P(19) => sum_4_reg_n_86,
      P(18) => sum_4_reg_n_87,
      P(17) => sum_4_reg_n_88,
      P(16) => sum_4_reg_n_89,
      P(15) => sum_4_reg_n_90,
      P(14) => sum_4_reg_n_91,
      P(13) => sum_4_reg_n_92,
      P(12) => sum_4_reg_n_93,
      P(11) => sum_4_reg_n_94,
      P(10) => sum_4_reg_n_95,
      P(9) => sum_4_reg_n_96,
      P(8) => sum_4_reg_n_97,
      P(7) => sum_4_reg_n_98,
      P(6) => sum_4_reg_n_99,
      P(5) => sum_4_reg_n_100,
      P(4) => sum_4_reg_n_101,
      P(3) => sum_4_reg_n_102,
      P(2) => sum_4_reg_n_103,
      P(1) => sum_4_reg_n_104,
      P(0) => sum_4_reg_n_105,
      PATTERNBDETECT => NLW_sum_4_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_sum_4_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => sum_3_reg_n_106,
      PCIN(46) => sum_3_reg_n_107,
      PCIN(45) => sum_3_reg_n_108,
      PCIN(44) => sum_3_reg_n_109,
      PCIN(43) => sum_3_reg_n_110,
      PCIN(42) => sum_3_reg_n_111,
      PCIN(41) => sum_3_reg_n_112,
      PCIN(40) => sum_3_reg_n_113,
      PCIN(39) => sum_3_reg_n_114,
      PCIN(38) => sum_3_reg_n_115,
      PCIN(37) => sum_3_reg_n_116,
      PCIN(36) => sum_3_reg_n_117,
      PCIN(35) => sum_3_reg_n_118,
      PCIN(34) => sum_3_reg_n_119,
      PCIN(33) => sum_3_reg_n_120,
      PCIN(32) => sum_3_reg_n_121,
      PCIN(31) => sum_3_reg_n_122,
      PCIN(30) => sum_3_reg_n_123,
      PCIN(29) => sum_3_reg_n_124,
      PCIN(28) => sum_3_reg_n_125,
      PCIN(27) => sum_3_reg_n_126,
      PCIN(26) => sum_3_reg_n_127,
      PCIN(25) => sum_3_reg_n_128,
      PCIN(24) => sum_3_reg_n_129,
      PCIN(23) => sum_3_reg_n_130,
      PCIN(22) => sum_3_reg_n_131,
      PCIN(21) => sum_3_reg_n_132,
      PCIN(20) => sum_3_reg_n_133,
      PCIN(19) => sum_3_reg_n_134,
      PCIN(18) => sum_3_reg_n_135,
      PCIN(17) => sum_3_reg_n_136,
      PCIN(16) => sum_3_reg_n_137,
      PCIN(15) => sum_3_reg_n_138,
      PCIN(14) => sum_3_reg_n_139,
      PCIN(13) => sum_3_reg_n_140,
      PCIN(12) => sum_3_reg_n_141,
      PCIN(11) => sum_3_reg_n_142,
      PCIN(10) => sum_3_reg_n_143,
      PCIN(9) => sum_3_reg_n_144,
      PCIN(8) => sum_3_reg_n_145,
      PCIN(7) => sum_3_reg_n_146,
      PCIN(6) => sum_3_reg_n_147,
      PCIN(5) => sum_3_reg_n_148,
      PCIN(4) => sum_3_reg_n_149,
      PCIN(3) => sum_3_reg_n_150,
      PCIN(2) => sum_3_reg_n_151,
      PCIN(1) => sum_3_reg_n_152,
      PCIN(0) => sum_3_reg_n_153,
      PCOUT(47 downto 0) => NLW_sum_4_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => rst,
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => rst,
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => rst,
      RSTP => rst,
      UNDERFLOW => NLW_sum_4_reg_UNDERFLOW_UNCONNECTED
    );
\sum_5[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_4_reg_n_92,
      I1 => product_d(3),
      O => \sum_5[3]_i_2_n_0\
    );
\sum_5[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_4_reg_n_93,
      I1 => product_d(2),
      O => \sum_5[3]_i_3_n_0\
    );
\sum_5[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_4_reg_n_94,
      I1 => product_d(1),
      O => \sum_5[3]_i_4_n_0\
    );
\sum_5[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_4_reg_n_95,
      I1 => product_d(0),
      O => \sum_5[3]_i_5_n_0\
    );
\sum_5[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_4_reg_n_88,
      I1 => product_d(7),
      O => \sum_5[6]_i_2_n_0\
    );
\sum_5[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_4_reg_n_89,
      I1 => product_d(6),
      O => \sum_5[6]_i_3_n_0\
    );
\sum_5[6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_4_reg_n_90,
      I1 => product_d(5),
      O => \sum_5[6]_i_4_n_0\
    );
\sum_5[6]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_4_reg_n_91,
      I1 => product_d(4),
      O => \sum_5[6]_i_5_n_0\
    );
\sum_5_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \sum_5_reg[3]_i_1_n_7\,
      Q => sum_5(0),
      R => rst
    );
\sum_5_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \sum_5_reg[3]_i_1_n_6\,
      Q => sum_5(1),
      R => rst
    );
\sum_5_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \sum_5_reg[3]_i_1_n_5\,
      Q => sum_5(2),
      R => rst
    );
\sum_5_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \sum_5_reg[3]_i_1_n_4\,
      Q => sum_5(3),
      R => rst
    );
\sum_5_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sum_5_reg[3]_i_1_n_0\,
      CO(2) => \sum_5_reg[3]_i_1_n_1\,
      CO(1) => \sum_5_reg[3]_i_1_n_2\,
      CO(0) => \sum_5_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => sum_4_reg_n_92,
      DI(2) => sum_4_reg_n_93,
      DI(1) => sum_4_reg_n_94,
      DI(0) => sum_4_reg_n_95,
      O(3) => \sum_5_reg[3]_i_1_n_4\,
      O(2) => \sum_5_reg[3]_i_1_n_5\,
      O(1) => \sum_5_reg[3]_i_1_n_6\,
      O(0) => \sum_5_reg[3]_i_1_n_7\,
      S(3) => \sum_5[3]_i_2_n_0\,
      S(2) => \sum_5[3]_i_3_n_0\,
      S(1) => \sum_5[3]_i_4_n_0\,
      S(0) => \sum_5[3]_i_5_n_0\
    );
\sum_5_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \sum_5_reg[6]_i_1_n_7\,
      Q => sum_5(4),
      R => rst
    );
\sum_5_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \sum_5_reg[6]_i_1_n_6\,
      Q => sum_5(5),
      R => rst
    );
\sum_5_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \sum_5_reg[6]_i_1_n_5\,
      Q => sum_5(6),
      R => rst
    );
\sum_5_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_5_reg[3]_i_1_n_0\,
      CO(3) => \sum_5_reg[6]_i_1_n_0\,
      CO(2) => \sum_5_reg[6]_i_1_n_1\,
      CO(1) => \sum_5_reg[6]_i_1_n_2\,
      CO(0) => \sum_5_reg[6]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => sum_4_reg_n_88,
      DI(2) => sum_4_reg_n_89,
      DI(1) => sum_4_reg_n_90,
      DI(0) => sum_4_reg_n_91,
      O(3) => \sum_5_reg[6]_i_1_n_4\,
      O(2) => \sum_5_reg[6]_i_1_n_5\,
      O(1) => \sum_5_reg[6]_i_1_n_6\,
      O(0) => \sum_5_reg[6]_i_1_n_7\,
      S(3) => \sum_5[6]_i_2_n_0\,
      S(2) => \sum_5[6]_i_3_n_0\,
      S(1) => \sum_5[6]_i_4_n_0\,
      S(0) => \sum_5[6]_i_5_n_0\
    );
\sum_5_reg__0\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => sign_reg_0(51),
      Q => \sum_5_reg__0_n_0\,
      R => rst
    );
\sum_5_reg__1\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => b_is_norm,
      Q => \sum_5_reg__1_n_0\,
      R => rst
    );
\sum_5_reg__2\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_7_reg_0,
      D => \sum_5_reg__0_n_0\,
      Q => \sum_5_reg__2_n_0\,
      R => rst
    );
sum_6_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => sign_reg_0(33 downto 17),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_sum_6_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 12) => B"000000",
      B(11) => A(52),
      B(10 downto 0) => sign_reg_1(51 downto 41),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_sum_6_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 21) => B"000000000000000000000000000",
      C(20) => sum_6_reg_i_1_n_0,
      C(19) => sum_6_reg_i_1_n_5,
      C(18) => sum_6_reg_i_1_n_6,
      C(17) => sum_6_reg_i_1_n_7,
      C(16) => sum_6_reg_i_2_n_4,
      C(15) => sum_6_reg_i_2_n_5,
      C(14) => sum_6_reg_i_2_n_6,
      C(13) => sum_6_reg_i_2_n_7,
      C(12) => sum_6_reg_i_3_n_4,
      C(11) => sum_6_reg_i_3_n_5,
      C(10) => sum_6_reg_i_3_n_6,
      C(9) => sum_6_reg_i_3_n_7,
      C(8) => sum_6_reg_i_4_n_4,
      C(7) => sum_6_reg_i_4_n_5,
      C(6) => sum_6_reg_i_4_n_6,
      C(5) => sum_6_reg_i_4_n_7,
      C(4) => sum_6_reg_i_5_n_4,
      C(3) => sum_6_reg_i_5_n_5,
      C(2) => sum_6_reg_i_5_n_6,
      C(1) => sum_6_reg_i_5_n_7,
      C(0) => \sum_5_reg[6]_i_1_n_4\,
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_sum_6_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_sum_6_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => sum_7_reg_0,
      CEA2 => sum_7_reg_0,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => sum_7_reg_0,
      CEB2 => sum_7_reg_0,
      CEC => sum_7_reg_0,
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => sum_7_reg_0,
      CEP => sum_7_reg_0,
      CLK => clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_sum_6_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_sum_6_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 0) => NLW_sum_6_reg_P_UNCONNECTED(47 downto 0),
      PATTERNBDETECT => NLW_sum_6_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_sum_6_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => sum_6_reg_n_106,
      PCOUT(46) => sum_6_reg_n_107,
      PCOUT(45) => sum_6_reg_n_108,
      PCOUT(44) => sum_6_reg_n_109,
      PCOUT(43) => sum_6_reg_n_110,
      PCOUT(42) => sum_6_reg_n_111,
      PCOUT(41) => sum_6_reg_n_112,
      PCOUT(40) => sum_6_reg_n_113,
      PCOUT(39) => sum_6_reg_n_114,
      PCOUT(38) => sum_6_reg_n_115,
      PCOUT(37) => sum_6_reg_n_116,
      PCOUT(36) => sum_6_reg_n_117,
      PCOUT(35) => sum_6_reg_n_118,
      PCOUT(34) => sum_6_reg_n_119,
      PCOUT(33) => sum_6_reg_n_120,
      PCOUT(32) => sum_6_reg_n_121,
      PCOUT(31) => sum_6_reg_n_122,
      PCOUT(30) => sum_6_reg_n_123,
      PCOUT(29) => sum_6_reg_n_124,
      PCOUT(28) => sum_6_reg_n_125,
      PCOUT(27) => sum_6_reg_n_126,
      PCOUT(26) => sum_6_reg_n_127,
      PCOUT(25) => sum_6_reg_n_128,
      PCOUT(24) => sum_6_reg_n_129,
      PCOUT(23) => sum_6_reg_n_130,
      PCOUT(22) => sum_6_reg_n_131,
      PCOUT(21) => sum_6_reg_n_132,
      PCOUT(20) => sum_6_reg_n_133,
      PCOUT(19) => sum_6_reg_n_134,
      PCOUT(18) => sum_6_reg_n_135,
      PCOUT(17) => sum_6_reg_n_136,
      PCOUT(16) => sum_6_reg_n_137,
      PCOUT(15) => sum_6_reg_n_138,
      PCOUT(14) => sum_6_reg_n_139,
      PCOUT(13) => sum_6_reg_n_140,
      PCOUT(12) => sum_6_reg_n_141,
      PCOUT(11) => sum_6_reg_n_142,
      PCOUT(10) => sum_6_reg_n_143,
      PCOUT(9) => sum_6_reg_n_144,
      PCOUT(8) => sum_6_reg_n_145,
      PCOUT(7) => sum_6_reg_n_146,
      PCOUT(6) => sum_6_reg_n_147,
      PCOUT(5) => sum_6_reg_n_148,
      PCOUT(4) => sum_6_reg_n_149,
      PCOUT(3) => sum_6_reg_n_150,
      PCOUT(2) => sum_6_reg_n_151,
      PCOUT(1) => sum_6_reg_n_152,
      PCOUT(0) => sum_6_reg_n_153,
      RSTA => rst,
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => rst,
      RSTC => rst,
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => rst,
      RSTP => rst,
      UNDERFLOW => NLW_sum_6_reg_UNDERFLOW_UNCONNECTED
    );
sum_6_reg_i_1: unisim.vcomponents.CARRY4
     port map (
      CI => sum_6_reg_i_2_n_0,
      CO(3) => sum_6_reg_i_1_n_0,
      CO(2) => NLW_sum_6_reg_i_1_CO_UNCONNECTED(2),
      CO(1) => sum_6_reg_i_1_n_2,
      CO(0) => sum_6_reg_i_1_n_3,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => sum_4_reg_n_70,
      DI(0) => sum_4_reg_n_71,
      O(3) => NLW_sum_6_reg_i_1_O_UNCONNECTED(3),
      O(2) => sum_6_reg_i_1_n_5,
      O(1) => sum_6_reg_i_1_n_6,
      O(0) => sum_6_reg_i_1_n_7,
      S(3) => '1',
      S(2) => sum_4_reg_n_69,
      S(1) => sum_6_reg_i_6_n_0,
      S(0) => sum_6_reg_i_7_n_0
    );
sum_6_reg_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_4_reg_n_74,
      I1 => product_d(21),
      O => sum_6_reg_i_10_n_0
    );
sum_6_reg_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_4_reg_n_75,
      I1 => product_d(20),
      O => sum_6_reg_i_11_n_0
    );
sum_6_reg_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_4_reg_n_76,
      I1 => product_d(19),
      O => sum_6_reg_i_12_n_0
    );
sum_6_reg_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_4_reg_n_77,
      I1 => product_d(18),
      O => sum_6_reg_i_13_n_0
    );
sum_6_reg_i_14: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_4_reg_n_78,
      I1 => product_d(17),
      O => sum_6_reg_i_14_n_0
    );
sum_6_reg_i_15: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_4_reg_n_79,
      I1 => product_d(16),
      O => sum_6_reg_i_15_n_0
    );
sum_6_reg_i_16: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_4_reg_n_80,
      I1 => product_d(15),
      O => sum_6_reg_i_16_n_0
    );
sum_6_reg_i_17: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_4_reg_n_81,
      I1 => product_d(14),
      O => sum_6_reg_i_17_n_0
    );
sum_6_reg_i_18: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_4_reg_n_82,
      I1 => product_d(13),
      O => sum_6_reg_i_18_n_0
    );
sum_6_reg_i_19: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_4_reg_n_83,
      I1 => product_d(12),
      O => sum_6_reg_i_19_n_0
    );
sum_6_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => sum_6_reg_i_3_n_0,
      CO(3) => sum_6_reg_i_2_n_0,
      CO(2) => sum_6_reg_i_2_n_1,
      CO(1) => sum_6_reg_i_2_n_2,
      CO(0) => sum_6_reg_i_2_n_3,
      CYINIT => '0',
      DI(3) => sum_4_reg_n_72,
      DI(2) => sum_4_reg_n_73,
      DI(1) => sum_4_reg_n_74,
      DI(0) => sum_4_reg_n_75,
      O(3) => sum_6_reg_i_2_n_4,
      O(2) => sum_6_reg_i_2_n_5,
      O(1) => sum_6_reg_i_2_n_6,
      O(0) => sum_6_reg_i_2_n_7,
      S(3) => sum_6_reg_i_8_n_0,
      S(2) => sum_6_reg_i_9_n_0,
      S(1) => sum_6_reg_i_10_n_0,
      S(0) => sum_6_reg_i_11_n_0
    );
sum_6_reg_i_20: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_4_reg_n_84,
      I1 => product_d(11),
      O => sum_6_reg_i_20_n_0
    );
sum_6_reg_i_21: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_4_reg_n_85,
      I1 => product_d(10),
      O => sum_6_reg_i_21_n_0
    );
sum_6_reg_i_22: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_4_reg_n_86,
      I1 => product_d(9),
      O => sum_6_reg_i_22_n_0
    );
sum_6_reg_i_23: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_4_reg_n_87,
      I1 => product_d(8),
      O => sum_6_reg_i_23_n_0
    );
sum_6_reg_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => sum_6_reg_i_4_n_0,
      CO(3) => sum_6_reg_i_3_n_0,
      CO(2) => sum_6_reg_i_3_n_1,
      CO(1) => sum_6_reg_i_3_n_2,
      CO(0) => sum_6_reg_i_3_n_3,
      CYINIT => '0',
      DI(3) => sum_4_reg_n_76,
      DI(2) => sum_4_reg_n_77,
      DI(1) => sum_4_reg_n_78,
      DI(0) => sum_4_reg_n_79,
      O(3) => sum_6_reg_i_3_n_4,
      O(2) => sum_6_reg_i_3_n_5,
      O(1) => sum_6_reg_i_3_n_6,
      O(0) => sum_6_reg_i_3_n_7,
      S(3) => sum_6_reg_i_12_n_0,
      S(2) => sum_6_reg_i_13_n_0,
      S(1) => sum_6_reg_i_14_n_0,
      S(0) => sum_6_reg_i_15_n_0
    );
sum_6_reg_i_4: unisim.vcomponents.CARRY4
     port map (
      CI => sum_6_reg_i_5_n_0,
      CO(3) => sum_6_reg_i_4_n_0,
      CO(2) => sum_6_reg_i_4_n_1,
      CO(1) => sum_6_reg_i_4_n_2,
      CO(0) => sum_6_reg_i_4_n_3,
      CYINIT => '0',
      DI(3) => sum_4_reg_n_80,
      DI(2) => sum_4_reg_n_81,
      DI(1) => sum_4_reg_n_82,
      DI(0) => sum_4_reg_n_83,
      O(3) => sum_6_reg_i_4_n_4,
      O(2) => sum_6_reg_i_4_n_5,
      O(1) => sum_6_reg_i_4_n_6,
      O(0) => sum_6_reg_i_4_n_7,
      S(3) => sum_6_reg_i_16_n_0,
      S(2) => sum_6_reg_i_17_n_0,
      S(1) => sum_6_reg_i_18_n_0,
      S(0) => sum_6_reg_i_19_n_0
    );
sum_6_reg_i_5: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_5_reg[6]_i_1_n_0\,
      CO(3) => sum_6_reg_i_5_n_0,
      CO(2) => sum_6_reg_i_5_n_1,
      CO(1) => sum_6_reg_i_5_n_2,
      CO(0) => sum_6_reg_i_5_n_3,
      CYINIT => '0',
      DI(3) => sum_4_reg_n_84,
      DI(2) => sum_4_reg_n_85,
      DI(1) => sum_4_reg_n_86,
      DI(0) => sum_4_reg_n_87,
      O(3) => sum_6_reg_i_5_n_4,
      O(2) => sum_6_reg_i_5_n_5,
      O(1) => sum_6_reg_i_5_n_6,
      O(0) => sum_6_reg_i_5_n_7,
      S(3) => sum_6_reg_i_20_n_0,
      S(2) => sum_6_reg_i_21_n_0,
      S(1) => sum_6_reg_i_22_n_0,
      S(0) => sum_6_reg_i_23_n_0
    );
sum_6_reg_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_4_reg_n_70,
      I1 => product_d(25),
      O => sum_6_reg_i_6_n_0
    );
sum_6_reg_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_4_reg_n_71,
      I1 => product_d(24),
      O => sum_6_reg_i_7_n_0
    );
sum_6_reg_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_4_reg_n_72,
      I1 => product_d(23),
      O => sum_6_reg_i_8_n_0
    );
sum_6_reg_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_4_reg_n_73,
      I1 => product_d(22),
      O => sum_6_reg_i_9_n_0
    );
sum_7_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 19) => B"00000000000",
      A(18) => \A__0\(52),
      A(17 downto 0) => sign_reg_0(51 downto 34),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_sum_7_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => sign_reg_1(40 downto 24),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_sum_7_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_sum_7_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_sum_7_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => sum_7_reg_0,
      CEA2 => sum_7_reg_0,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => sum_7_reg_0,
      CEB2 => sum_7_reg_0,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => sum_7_reg_0,
      CEP => sum_7_reg_0,
      CLK => clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_sum_7_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => NLW_sum_7_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 37) => NLW_sum_7_reg_P_UNCONNECTED(47 downto 37),
      P(36) => sum_7_reg_n_69,
      P(35) => sum_7_reg_n_70,
      P(34) => sum_7_reg_n_71,
      P(33) => sum_7_reg_n_72,
      P(32) => sum_7_reg_n_73,
      P(31) => sum_7_reg_n_74,
      P(30) => sum_7_reg_n_75,
      P(29) => sum_7_reg_n_76,
      P(28) => sum_7_reg_n_77,
      P(27) => sum_7_reg_n_78,
      P(26) => sum_7_reg_n_79,
      P(25) => sum_7_reg_n_80,
      P(24) => sum_7_reg_n_81,
      P(23) => sum_7_reg_n_82,
      P(22) => sum_7_reg_n_83,
      P(21) => sum_7_reg_n_84,
      P(20) => sum_7_reg_n_85,
      P(19) => sum_7_reg_n_86,
      P(18) => sum_7_reg_n_87,
      P(17) => sum_7_reg_n_88,
      P(16) => sum_7_reg_n_89,
      P(15) => sum_7_reg_n_90,
      P(14) => sum_7_reg_n_91,
      P(13) => sum_7_reg_n_92,
      P(12) => sum_7_reg_n_93,
      P(11) => sum_7_reg_n_94,
      P(10) => sum_7_reg_n_95,
      P(9) => sum_7_reg_n_96,
      P(8) => sum_7_reg_n_97,
      P(7) => sum_7_reg_n_98,
      P(6) => sum_7_reg_n_99,
      P(5) => sum_7_reg_n_100,
      P(4) => sum_7_reg_n_101,
      P(3) => sum_7_reg_n_102,
      P(2) => sum_7_reg_n_103,
      P(1) => sum_7_reg_n_104,
      P(0) => sum_7_reg_n_105,
      PATTERNBDETECT => NLW_sum_7_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_sum_7_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => sum_6_reg_n_106,
      PCIN(46) => sum_6_reg_n_107,
      PCIN(45) => sum_6_reg_n_108,
      PCIN(44) => sum_6_reg_n_109,
      PCIN(43) => sum_6_reg_n_110,
      PCIN(42) => sum_6_reg_n_111,
      PCIN(41) => sum_6_reg_n_112,
      PCIN(40) => sum_6_reg_n_113,
      PCIN(39) => sum_6_reg_n_114,
      PCIN(38) => sum_6_reg_n_115,
      PCIN(37) => sum_6_reg_n_116,
      PCIN(36) => sum_6_reg_n_117,
      PCIN(35) => sum_6_reg_n_118,
      PCIN(34) => sum_6_reg_n_119,
      PCIN(33) => sum_6_reg_n_120,
      PCIN(32) => sum_6_reg_n_121,
      PCIN(31) => sum_6_reg_n_122,
      PCIN(30) => sum_6_reg_n_123,
      PCIN(29) => sum_6_reg_n_124,
      PCIN(28) => sum_6_reg_n_125,
      PCIN(27) => sum_6_reg_n_126,
      PCIN(26) => sum_6_reg_n_127,
      PCIN(25) => sum_6_reg_n_128,
      PCIN(24) => sum_6_reg_n_129,
      PCIN(23) => sum_6_reg_n_130,
      PCIN(22) => sum_6_reg_n_131,
      PCIN(21) => sum_6_reg_n_132,
      PCIN(20) => sum_6_reg_n_133,
      PCIN(19) => sum_6_reg_n_134,
      PCIN(18) => sum_6_reg_n_135,
      PCIN(17) => sum_6_reg_n_136,
      PCIN(16) => sum_6_reg_n_137,
      PCIN(15) => sum_6_reg_n_138,
      PCIN(14) => sum_6_reg_n_139,
      PCIN(13) => sum_6_reg_n_140,
      PCIN(12) => sum_6_reg_n_141,
      PCIN(11) => sum_6_reg_n_142,
      PCIN(10) => sum_6_reg_n_143,
      PCIN(9) => sum_6_reg_n_144,
      PCIN(8) => sum_6_reg_n_145,
      PCIN(7) => sum_6_reg_n_146,
      PCIN(6) => sum_6_reg_n_147,
      PCIN(5) => sum_6_reg_n_148,
      PCIN(4) => sum_6_reg_n_149,
      PCIN(3) => sum_6_reg_n_150,
      PCIN(2) => sum_6_reg_n_151,
      PCIN(1) => sum_6_reg_n_152,
      PCIN(0) => sum_6_reg_n_153,
      PCOUT(47) => sum_7_reg_n_106,
      PCOUT(46) => sum_7_reg_n_107,
      PCOUT(45) => sum_7_reg_n_108,
      PCOUT(44) => sum_7_reg_n_109,
      PCOUT(43) => sum_7_reg_n_110,
      PCOUT(42) => sum_7_reg_n_111,
      PCOUT(41) => sum_7_reg_n_112,
      PCOUT(40) => sum_7_reg_n_113,
      PCOUT(39) => sum_7_reg_n_114,
      PCOUT(38) => sum_7_reg_n_115,
      PCOUT(37) => sum_7_reg_n_116,
      PCOUT(36) => sum_7_reg_n_117,
      PCOUT(35) => sum_7_reg_n_118,
      PCOUT(34) => sum_7_reg_n_119,
      PCOUT(33) => sum_7_reg_n_120,
      PCOUT(32) => sum_7_reg_n_121,
      PCOUT(31) => sum_7_reg_n_122,
      PCOUT(30) => sum_7_reg_n_123,
      PCOUT(29) => sum_7_reg_n_124,
      PCOUT(28) => sum_7_reg_n_125,
      PCOUT(27) => sum_7_reg_n_126,
      PCOUT(26) => sum_7_reg_n_127,
      PCOUT(25) => sum_7_reg_n_128,
      PCOUT(24) => sum_7_reg_n_129,
      PCOUT(23) => sum_7_reg_n_130,
      PCOUT(22) => sum_7_reg_n_131,
      PCOUT(21) => sum_7_reg_n_132,
      PCOUT(20) => sum_7_reg_n_133,
      PCOUT(19) => sum_7_reg_n_134,
      PCOUT(18) => sum_7_reg_n_135,
      PCOUT(17) => sum_7_reg_n_136,
      PCOUT(16) => sum_7_reg_n_137,
      PCOUT(15) => sum_7_reg_n_138,
      PCOUT(14) => sum_7_reg_n_139,
      PCOUT(13) => sum_7_reg_n_140,
      PCOUT(12) => sum_7_reg_n_141,
      PCOUT(11) => sum_7_reg_n_142,
      PCOUT(10) => sum_7_reg_n_143,
      PCOUT(9) => sum_7_reg_n_144,
      PCOUT(8) => sum_7_reg_n_145,
      PCOUT(7) => sum_7_reg_n_146,
      PCOUT(6) => sum_7_reg_n_147,
      PCOUT(5) => sum_7_reg_n_148,
      PCOUT(4) => sum_7_reg_n_149,
      PCOUT(3) => sum_7_reg_n_150,
      PCOUT(2) => sum_7_reg_n_151,
      PCOUT(1) => sum_7_reg_n_152,
      PCOUT(0) => sum_7_reg_n_153,
      RSTA => rst,
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => rst,
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => rst,
      RSTP => rst,
      UNDERFLOW => NLW_sum_7_reg_UNDERFLOW_UNCONNECTED
    );
sum_8_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 19) => B"00000000000",
      A(18) => \A__0\(52),
      A(17 downto 0) => sign_reg_0(51 downto 34),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_sum_8_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 12) => B"000000",
      B(11) => A(52),
      B(10 downto 0) => sign_reg_1(51 downto 41),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_sum_8_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_sum_8_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_sum_8_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => sum_7_reg_0,
      CEA2 => sum_7_reg_0,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => sum_7_reg_0,
      CEB2 => sum_7_reg_0,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => sum_7_reg_0,
      CEP => sum_7_reg_0,
      CLK => clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_sum_8_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => NLW_sum_8_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 31) => NLW_sum_8_reg_P_UNCONNECTED(47 downto 31),
      P(30) => sum_8_reg_n_75,
      P(29) => sum_8_reg_n_76,
      P(28) => sum_8_reg_n_77,
      P(27) => sum_8_reg_n_78,
      P(26) => sum_8_reg_n_79,
      P(25) => sum_8_reg_n_80,
      P(24) => sum_8_reg_n_81,
      P(23) => sum_8_reg_n_82,
      P(22) => sum_8_reg_n_83,
      P(21) => sum_8_reg_n_84,
      P(20) => sum_8_reg_n_85,
      P(19) => sum_8_reg_n_86,
      P(18) => sum_8_reg_n_87,
      P(17) => sum_8_reg_n_88,
      P(16) => sum_8_reg_n_89,
      P(15) => sum_8_reg_n_90,
      P(14) => sum_8_reg_n_91,
      P(13) => sum_8_reg_n_92,
      P(12) => sum_8_reg_n_93,
      P(11) => sum_8_reg_n_94,
      P(10) => sum_8_reg_n_95,
      P(9) => sum_8_reg_n_96,
      P(8) => sum_8_reg_n_97,
      P(7) => sum_8_reg_n_98,
      P(6) => sum_8_reg_n_99,
      P(5) => sum_8_reg_n_100,
      P(4) => sum_8_reg_n_101,
      P(3) => sum_8_reg_n_102,
      P(2) => sum_8_reg_n_103,
      P(1) => sum_8_reg_n_104,
      P(0) => sum_8_reg_n_105,
      PATTERNBDETECT => NLW_sum_8_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_sum_8_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => sum_7_reg_n_106,
      PCIN(46) => sum_7_reg_n_107,
      PCIN(45) => sum_7_reg_n_108,
      PCIN(44) => sum_7_reg_n_109,
      PCIN(43) => sum_7_reg_n_110,
      PCIN(42) => sum_7_reg_n_111,
      PCIN(41) => sum_7_reg_n_112,
      PCIN(40) => sum_7_reg_n_113,
      PCIN(39) => sum_7_reg_n_114,
      PCIN(38) => sum_7_reg_n_115,
      PCIN(37) => sum_7_reg_n_116,
      PCIN(36) => sum_7_reg_n_117,
      PCIN(35) => sum_7_reg_n_118,
      PCIN(34) => sum_7_reg_n_119,
      PCIN(33) => sum_7_reg_n_120,
      PCIN(32) => sum_7_reg_n_121,
      PCIN(31) => sum_7_reg_n_122,
      PCIN(30) => sum_7_reg_n_123,
      PCIN(29) => sum_7_reg_n_124,
      PCIN(28) => sum_7_reg_n_125,
      PCIN(27) => sum_7_reg_n_126,
      PCIN(26) => sum_7_reg_n_127,
      PCIN(25) => sum_7_reg_n_128,
      PCIN(24) => sum_7_reg_n_129,
      PCIN(23) => sum_7_reg_n_130,
      PCIN(22) => sum_7_reg_n_131,
      PCIN(21) => sum_7_reg_n_132,
      PCIN(20) => sum_7_reg_n_133,
      PCIN(19) => sum_7_reg_n_134,
      PCIN(18) => sum_7_reg_n_135,
      PCIN(17) => sum_7_reg_n_136,
      PCIN(16) => sum_7_reg_n_137,
      PCIN(15) => sum_7_reg_n_138,
      PCIN(14) => sum_7_reg_n_139,
      PCIN(13) => sum_7_reg_n_140,
      PCIN(12) => sum_7_reg_n_141,
      PCIN(11) => sum_7_reg_n_142,
      PCIN(10) => sum_7_reg_n_143,
      PCIN(9) => sum_7_reg_n_144,
      PCIN(8) => sum_7_reg_n_145,
      PCIN(7) => sum_7_reg_n_146,
      PCIN(6) => sum_7_reg_n_147,
      PCIN(5) => sum_7_reg_n_148,
      PCIN(4) => sum_7_reg_n_149,
      PCIN(3) => sum_7_reg_n_150,
      PCIN(2) => sum_7_reg_n_151,
      PCIN(1) => sum_7_reg_n_152,
      PCIN(0) => sum_7_reg_n_153,
      PCOUT(47 downto 0) => NLW_sum_8_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => rst,
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => rst,
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => rst,
      RSTP => rst,
      UNDERFLOW => NLW_sum_8_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity fpu_design_fpu_double_0_0_fpu_round is
  port (
    \round_out_reg[48]_0\ : out STD_LOGIC;
    out_round : out STD_LOGIC_VECTOR ( 63 downto 0 );
    \round_out_reg[55]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 62 downto 0 );
    exponent_final : out STD_LOGIC_VECTOR ( 0 to 0 );
    underflow_trigger : in STD_LOGIC;
    rst : in STD_LOGIC;
    clk : in STD_LOGIC;
    \round_out_reg[63]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \sum_round_reg[55]_0\ : in STD_LOGIC_VECTOR ( 54 downto 0 );
    \sum_final_reg[53]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of fpu_design_fpu_double_0_0_fpu_round : entity is "fpu_round";
end fpu_design_fpu_double_0_0_fpu_round;

architecture STRUCTURE of fpu_design_fpu_double_0_0_fpu_round is
  signal exponent_final_2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \exponent_final_2[0]_i_1_n_0\ : STD_LOGIC;
  signal \exponent_final_2[10]_i_1_n_0\ : STD_LOGIC;
  signal \exponent_final_2[11]_i_1_n_0\ : STD_LOGIC;
  signal \exponent_final_2[1]_i_1_n_0\ : STD_LOGIC;
  signal \exponent_final_2[2]_i_1_n_0\ : STD_LOGIC;
  signal \exponent_final_2[3]_i_1_n_0\ : STD_LOGIC;
  signal \exponent_final_2[4]_i_1_n_0\ : STD_LOGIC;
  signal \exponent_final_2[5]_i_1_n_0\ : STD_LOGIC;
  signal \exponent_final_2[6]_i_1_n_0\ : STD_LOGIC;
  signal \exponent_final_2[7]_i_1_n_0\ : STD_LOGIC;
  signal \exponent_final_2[8]_i_1_n_0\ : STD_LOGIC;
  signal \exponent_final_2[9]_i_1_n_0\ : STD_LOGIC;
  signal exponent_round : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \exponent_round[3]_i_2_n_0\ : STD_LOGIC;
  signal \exponent_round_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \exponent_round_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \exponent_round_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \exponent_round_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \exponent_round_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \exponent_round_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \exponent_round_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \exponent_round_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \exponent_round_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \exponent_round_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \exponent_round_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \exponent_round_reg_n_0_[0]\ : STD_LOGIC;
  signal \exponent_round_reg_n_0_[10]\ : STD_LOGIC;
  signal \exponent_round_reg_n_0_[11]\ : STD_LOGIC;
  signal \exponent_round_reg_n_0_[1]\ : STD_LOGIC;
  signal \exponent_round_reg_n_0_[2]\ : STD_LOGIC;
  signal \exponent_round_reg_n_0_[3]\ : STD_LOGIC;
  signal \exponent_round_reg_n_0_[4]\ : STD_LOGIC;
  signal \exponent_round_reg_n_0_[5]\ : STD_LOGIC;
  signal \exponent_round_reg_n_0_[6]\ : STD_LOGIC;
  signal \exponent_round_reg_n_0_[7]\ : STD_LOGIC;
  signal \exponent_round_reg_n_0_[8]\ : STD_LOGIC;
  signal \exponent_round_reg_n_0_[9]\ : STD_LOGIC;
  signal in_et_zero_i_10_n_0 : STD_LOGIC;
  signal in_et_zero_i_11_n_0 : STD_LOGIC;
  signal in_et_zero_i_12_n_0 : STD_LOGIC;
  signal in_et_zero_i_13_n_0 : STD_LOGIC;
  signal in_et_zero_i_2_n_0 : STD_LOGIC;
  signal in_et_zero_i_3_n_0 : STD_LOGIC;
  signal in_et_zero_i_4_n_0 : STD_LOGIC;
  signal in_et_zero_i_5_n_0 : STD_LOGIC;
  signal in_et_zero_i_6_n_0 : STD_LOGIC;
  signal in_et_zero_i_7_n_0 : STD_LOGIC;
  signal in_et_zero_i_8_n_0 : STD_LOGIC;
  signal in_et_zero_i_9_n_0 : STD_LOGIC;
  signal out_inf_trigger_i_3_n_0 : STD_LOGIC;
  signal \^out_round\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 53 downto 2 );
  signal plusOp : STD_LOGIC_VECTOR ( 55 downto 2 );
  signal round_trigger : STD_LOGIC;
  signal sum_final : STD_LOGIC_VECTOR ( 53 downto 2 );
  signal \sum_round[4]_i_2_n_0\ : STD_LOGIC;
  signal sum_round_2 : STD_LOGIC_VECTOR ( 53 downto 2 );
  signal \sum_round_2_reg_n_0_[10]\ : STD_LOGIC;
  signal \sum_round_2_reg_n_0_[11]\ : STD_LOGIC;
  signal \sum_round_2_reg_n_0_[12]\ : STD_LOGIC;
  signal \sum_round_2_reg_n_0_[13]\ : STD_LOGIC;
  signal \sum_round_2_reg_n_0_[14]\ : STD_LOGIC;
  signal \sum_round_2_reg_n_0_[15]\ : STD_LOGIC;
  signal \sum_round_2_reg_n_0_[16]\ : STD_LOGIC;
  signal \sum_round_2_reg_n_0_[17]\ : STD_LOGIC;
  signal \sum_round_2_reg_n_0_[18]\ : STD_LOGIC;
  signal \sum_round_2_reg_n_0_[19]\ : STD_LOGIC;
  signal \sum_round_2_reg_n_0_[20]\ : STD_LOGIC;
  signal \sum_round_2_reg_n_0_[21]\ : STD_LOGIC;
  signal \sum_round_2_reg_n_0_[22]\ : STD_LOGIC;
  signal \sum_round_2_reg_n_0_[23]\ : STD_LOGIC;
  signal \sum_round_2_reg_n_0_[24]\ : STD_LOGIC;
  signal \sum_round_2_reg_n_0_[25]\ : STD_LOGIC;
  signal \sum_round_2_reg_n_0_[26]\ : STD_LOGIC;
  signal \sum_round_2_reg_n_0_[27]\ : STD_LOGIC;
  signal \sum_round_2_reg_n_0_[28]\ : STD_LOGIC;
  signal \sum_round_2_reg_n_0_[29]\ : STD_LOGIC;
  signal \sum_round_2_reg_n_0_[2]\ : STD_LOGIC;
  signal \sum_round_2_reg_n_0_[30]\ : STD_LOGIC;
  signal \sum_round_2_reg_n_0_[31]\ : STD_LOGIC;
  signal \sum_round_2_reg_n_0_[32]\ : STD_LOGIC;
  signal \sum_round_2_reg_n_0_[33]\ : STD_LOGIC;
  signal \sum_round_2_reg_n_0_[34]\ : STD_LOGIC;
  signal \sum_round_2_reg_n_0_[35]\ : STD_LOGIC;
  signal \sum_round_2_reg_n_0_[36]\ : STD_LOGIC;
  signal \sum_round_2_reg_n_0_[37]\ : STD_LOGIC;
  signal \sum_round_2_reg_n_0_[38]\ : STD_LOGIC;
  signal \sum_round_2_reg_n_0_[39]\ : STD_LOGIC;
  signal \sum_round_2_reg_n_0_[3]\ : STD_LOGIC;
  signal \sum_round_2_reg_n_0_[40]\ : STD_LOGIC;
  signal \sum_round_2_reg_n_0_[41]\ : STD_LOGIC;
  signal \sum_round_2_reg_n_0_[42]\ : STD_LOGIC;
  signal \sum_round_2_reg_n_0_[43]\ : STD_LOGIC;
  signal \sum_round_2_reg_n_0_[44]\ : STD_LOGIC;
  signal \sum_round_2_reg_n_0_[45]\ : STD_LOGIC;
  signal \sum_round_2_reg_n_0_[46]\ : STD_LOGIC;
  signal \sum_round_2_reg_n_0_[47]\ : STD_LOGIC;
  signal \sum_round_2_reg_n_0_[48]\ : STD_LOGIC;
  signal \sum_round_2_reg_n_0_[49]\ : STD_LOGIC;
  signal \sum_round_2_reg_n_0_[4]\ : STD_LOGIC;
  signal \sum_round_2_reg_n_0_[50]\ : STD_LOGIC;
  signal \sum_round_2_reg_n_0_[51]\ : STD_LOGIC;
  signal \sum_round_2_reg_n_0_[52]\ : STD_LOGIC;
  signal \sum_round_2_reg_n_0_[53]\ : STD_LOGIC;
  signal \sum_round_2_reg_n_0_[5]\ : STD_LOGIC;
  signal \sum_round_2_reg_n_0_[6]\ : STD_LOGIC;
  signal \sum_round_2_reg_n_0_[7]\ : STD_LOGIC;
  signal \sum_round_2_reg_n_0_[8]\ : STD_LOGIC;
  signal \sum_round_2_reg_n_0_[9]\ : STD_LOGIC;
  signal sum_round_overflow : STD_LOGIC;
  signal \sum_round_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \sum_round_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \sum_round_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \sum_round_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \sum_round_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \sum_round_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \sum_round_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \sum_round_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \sum_round_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \sum_round_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \sum_round_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \sum_round_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \sum_round_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \sum_round_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \sum_round_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \sum_round_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \sum_round_reg[28]_i_1_n_0\ : STD_LOGIC;
  signal \sum_round_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \sum_round_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \sum_round_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \sum_round_reg[32]_i_1_n_0\ : STD_LOGIC;
  signal \sum_round_reg[32]_i_1_n_1\ : STD_LOGIC;
  signal \sum_round_reg[32]_i_1_n_2\ : STD_LOGIC;
  signal \sum_round_reg[32]_i_1_n_3\ : STD_LOGIC;
  signal \sum_round_reg[36]_i_1_n_0\ : STD_LOGIC;
  signal \sum_round_reg[36]_i_1_n_1\ : STD_LOGIC;
  signal \sum_round_reg[36]_i_1_n_2\ : STD_LOGIC;
  signal \sum_round_reg[36]_i_1_n_3\ : STD_LOGIC;
  signal \sum_round_reg[40]_i_1_n_0\ : STD_LOGIC;
  signal \sum_round_reg[40]_i_1_n_1\ : STD_LOGIC;
  signal \sum_round_reg[40]_i_1_n_2\ : STD_LOGIC;
  signal \sum_round_reg[40]_i_1_n_3\ : STD_LOGIC;
  signal \sum_round_reg[44]_i_1_n_0\ : STD_LOGIC;
  signal \sum_round_reg[44]_i_1_n_1\ : STD_LOGIC;
  signal \sum_round_reg[44]_i_1_n_2\ : STD_LOGIC;
  signal \sum_round_reg[44]_i_1_n_3\ : STD_LOGIC;
  signal \sum_round_reg[48]_i_1_n_0\ : STD_LOGIC;
  signal \sum_round_reg[48]_i_1_n_1\ : STD_LOGIC;
  signal \sum_round_reg[48]_i_1_n_2\ : STD_LOGIC;
  signal \sum_round_reg[48]_i_1_n_3\ : STD_LOGIC;
  signal \sum_round_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \sum_round_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \sum_round_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \sum_round_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \sum_round_reg[52]_i_1_n_0\ : STD_LOGIC;
  signal \sum_round_reg[52]_i_1_n_1\ : STD_LOGIC;
  signal \sum_round_reg[52]_i_1_n_2\ : STD_LOGIC;
  signal \sum_round_reg[52]_i_1_n_3\ : STD_LOGIC;
  signal \sum_round_reg[55]_i_1_n_3\ : STD_LOGIC;
  signal \sum_round_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \sum_round_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \sum_round_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \sum_round_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \sum_round_reg_n_0_[10]\ : STD_LOGIC;
  signal \sum_round_reg_n_0_[11]\ : STD_LOGIC;
  signal \sum_round_reg_n_0_[12]\ : STD_LOGIC;
  signal \sum_round_reg_n_0_[13]\ : STD_LOGIC;
  signal \sum_round_reg_n_0_[14]\ : STD_LOGIC;
  signal \sum_round_reg_n_0_[15]\ : STD_LOGIC;
  signal \sum_round_reg_n_0_[16]\ : STD_LOGIC;
  signal \sum_round_reg_n_0_[17]\ : STD_LOGIC;
  signal \sum_round_reg_n_0_[18]\ : STD_LOGIC;
  signal \sum_round_reg_n_0_[19]\ : STD_LOGIC;
  signal \sum_round_reg_n_0_[20]\ : STD_LOGIC;
  signal \sum_round_reg_n_0_[21]\ : STD_LOGIC;
  signal \sum_round_reg_n_0_[22]\ : STD_LOGIC;
  signal \sum_round_reg_n_0_[23]\ : STD_LOGIC;
  signal \sum_round_reg_n_0_[24]\ : STD_LOGIC;
  signal \sum_round_reg_n_0_[25]\ : STD_LOGIC;
  signal \sum_round_reg_n_0_[26]\ : STD_LOGIC;
  signal \sum_round_reg_n_0_[27]\ : STD_LOGIC;
  signal \sum_round_reg_n_0_[28]\ : STD_LOGIC;
  signal \sum_round_reg_n_0_[29]\ : STD_LOGIC;
  signal \sum_round_reg_n_0_[2]\ : STD_LOGIC;
  signal \sum_round_reg_n_0_[30]\ : STD_LOGIC;
  signal \sum_round_reg_n_0_[31]\ : STD_LOGIC;
  signal \sum_round_reg_n_0_[32]\ : STD_LOGIC;
  signal \sum_round_reg_n_0_[33]\ : STD_LOGIC;
  signal \sum_round_reg_n_0_[34]\ : STD_LOGIC;
  signal \sum_round_reg_n_0_[35]\ : STD_LOGIC;
  signal \sum_round_reg_n_0_[36]\ : STD_LOGIC;
  signal \sum_round_reg_n_0_[37]\ : STD_LOGIC;
  signal \sum_round_reg_n_0_[38]\ : STD_LOGIC;
  signal \sum_round_reg_n_0_[39]\ : STD_LOGIC;
  signal \sum_round_reg_n_0_[3]\ : STD_LOGIC;
  signal \sum_round_reg_n_0_[40]\ : STD_LOGIC;
  signal \sum_round_reg_n_0_[41]\ : STD_LOGIC;
  signal \sum_round_reg_n_0_[42]\ : STD_LOGIC;
  signal \sum_round_reg_n_0_[43]\ : STD_LOGIC;
  signal \sum_round_reg_n_0_[44]\ : STD_LOGIC;
  signal \sum_round_reg_n_0_[45]\ : STD_LOGIC;
  signal \sum_round_reg_n_0_[46]\ : STD_LOGIC;
  signal \sum_round_reg_n_0_[47]\ : STD_LOGIC;
  signal \sum_round_reg_n_0_[48]\ : STD_LOGIC;
  signal \sum_round_reg_n_0_[49]\ : STD_LOGIC;
  signal \sum_round_reg_n_0_[4]\ : STD_LOGIC;
  signal \sum_round_reg_n_0_[50]\ : STD_LOGIC;
  signal \sum_round_reg_n_0_[51]\ : STD_LOGIC;
  signal \sum_round_reg_n_0_[52]\ : STD_LOGIC;
  signal \sum_round_reg_n_0_[53]\ : STD_LOGIC;
  signal \sum_round_reg_n_0_[54]\ : STD_LOGIC;
  signal \sum_round_reg_n_0_[5]\ : STD_LOGIC;
  signal \sum_round_reg_n_0_[6]\ : STD_LOGIC;
  signal \sum_round_reg_n_0_[7]\ : STD_LOGIC;
  signal \sum_round_reg_n_0_[8]\ : STD_LOGIC;
  signal \sum_round_reg_n_0_[9]\ : STD_LOGIC;
  signal \NLW_exponent_round_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sum_round_reg[4]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_sum_round_reg[55]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sum_round_reg[55]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \exponent_final_2[0]_i_1\ : label is "soft_lutpair846";
  attribute SOFT_HLUTNM of \exponent_final_2[10]_i_1\ : label is "soft_lutpair851";
  attribute SOFT_HLUTNM of \exponent_final_2[11]_i_1\ : label is "soft_lutpair851";
  attribute SOFT_HLUTNM of \exponent_final_2[1]_i_1\ : label is "soft_lutpair846";
  attribute SOFT_HLUTNM of \exponent_final_2[2]_i_1\ : label is "soft_lutpair847";
  attribute SOFT_HLUTNM of \exponent_final_2[3]_i_1\ : label is "soft_lutpair847";
  attribute SOFT_HLUTNM of \exponent_final_2[4]_i_1\ : label is "soft_lutpair848";
  attribute SOFT_HLUTNM of \exponent_final_2[5]_i_1\ : label is "soft_lutpair848";
  attribute SOFT_HLUTNM of \exponent_final_2[6]_i_1\ : label is "soft_lutpair849";
  attribute SOFT_HLUTNM of \exponent_final_2[7]_i_1\ : label is "soft_lutpair849";
  attribute SOFT_HLUTNM of \exponent_final_2[8]_i_1\ : label is "soft_lutpair850";
  attribute SOFT_HLUTNM of \exponent_final_2[9]_i_1\ : label is "soft_lutpair850";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \exponent_round_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \exponent_round_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \exponent_round_reg[7]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of \out_0[10]_i_1\ : label is "soft_lutpair930";
  attribute SOFT_HLUTNM of \out_0[11]_i_1\ : label is "soft_lutpair929";
  attribute SOFT_HLUTNM of \out_0[12]_i_1\ : label is "soft_lutpair929";
  attribute SOFT_HLUTNM of \out_0[13]_i_1\ : label is "soft_lutpair928";
  attribute SOFT_HLUTNM of \out_0[14]_i_1\ : label is "soft_lutpair928";
  attribute SOFT_HLUTNM of \out_0[15]_i_1\ : label is "soft_lutpair927";
  attribute SOFT_HLUTNM of \out_0[16]_i_1\ : label is "soft_lutpair927";
  attribute SOFT_HLUTNM of \out_0[17]_i_1\ : label is "soft_lutpair926";
  attribute SOFT_HLUTNM of \out_0[18]_i_1\ : label is "soft_lutpair926";
  attribute SOFT_HLUTNM of \out_0[19]_i_1\ : label is "soft_lutpair925";
  attribute SOFT_HLUTNM of \out_0[1]_i_1\ : label is "soft_lutpair934";
  attribute SOFT_HLUTNM of \out_0[20]_i_1\ : label is "soft_lutpair925";
  attribute SOFT_HLUTNM of \out_0[21]_i_1\ : label is "soft_lutpair924";
  attribute SOFT_HLUTNM of \out_0[22]_i_1\ : label is "soft_lutpair924";
  attribute SOFT_HLUTNM of \out_0[23]_i_1\ : label is "soft_lutpair923";
  attribute SOFT_HLUTNM of \out_0[24]_i_1\ : label is "soft_lutpair923";
  attribute SOFT_HLUTNM of \out_0[25]_i_1\ : label is "soft_lutpair922";
  attribute SOFT_HLUTNM of \out_0[26]_i_1\ : label is "soft_lutpair922";
  attribute SOFT_HLUTNM of \out_0[27]_i_1\ : label is "soft_lutpair921";
  attribute SOFT_HLUTNM of \out_0[28]_i_1\ : label is "soft_lutpair921";
  attribute SOFT_HLUTNM of \out_0[29]_i_1\ : label is "soft_lutpair920";
  attribute SOFT_HLUTNM of \out_0[2]_i_1\ : label is "soft_lutpair934";
  attribute SOFT_HLUTNM of \out_0[30]_i_1\ : label is "soft_lutpair920";
  attribute SOFT_HLUTNM of \out_0[31]_i_1\ : label is "soft_lutpair919";
  attribute SOFT_HLUTNM of \out_0[32]_i_1\ : label is "soft_lutpair919";
  attribute SOFT_HLUTNM of \out_0[33]_i_1\ : label is "soft_lutpair918";
  attribute SOFT_HLUTNM of \out_0[34]_i_1\ : label is "soft_lutpair918";
  attribute SOFT_HLUTNM of \out_0[35]_i_1\ : label is "soft_lutpair917";
  attribute SOFT_HLUTNM of \out_0[36]_i_1\ : label is "soft_lutpair917";
  attribute SOFT_HLUTNM of \out_0[37]_i_1\ : label is "soft_lutpair916";
  attribute SOFT_HLUTNM of \out_0[38]_i_1\ : label is "soft_lutpair916";
  attribute SOFT_HLUTNM of \out_0[39]_i_1\ : label is "soft_lutpair915";
  attribute SOFT_HLUTNM of \out_0[3]_i_1\ : label is "soft_lutpair933";
  attribute SOFT_HLUTNM of \out_0[40]_i_1\ : label is "soft_lutpair915";
  attribute SOFT_HLUTNM of \out_0[41]_i_1\ : label is "soft_lutpair914";
  attribute SOFT_HLUTNM of \out_0[42]_i_1\ : label is "soft_lutpair914";
  attribute SOFT_HLUTNM of \out_0[43]_i_1\ : label is "soft_lutpair913";
  attribute SOFT_HLUTNM of \out_0[44]_i_1\ : label is "soft_lutpair913";
  attribute SOFT_HLUTNM of \out_0[45]_i_1\ : label is "soft_lutpair912";
  attribute SOFT_HLUTNM of \out_0[46]_i_1\ : label is "soft_lutpair912";
  attribute SOFT_HLUTNM of \out_0[47]_i_1\ : label is "soft_lutpair911";
  attribute SOFT_HLUTNM of \out_0[48]_i_1\ : label is "soft_lutpair911";
  attribute SOFT_HLUTNM of \out_0[49]_i_1\ : label is "soft_lutpair910";
  attribute SOFT_HLUTNM of \out_0[4]_i_1\ : label is "soft_lutpair933";
  attribute SOFT_HLUTNM of \out_0[50]_i_1\ : label is "soft_lutpair910";
  attribute SOFT_HLUTNM of \out_0[51]_i_1\ : label is "soft_lutpair909";
  attribute SOFT_HLUTNM of \out_0[52]_i_1\ : label is "soft_lutpair909";
  attribute SOFT_HLUTNM of \out_0[53]_i_1\ : label is "soft_lutpair908";
  attribute SOFT_HLUTNM of \out_0[54]_i_1\ : label is "soft_lutpair908";
  attribute SOFT_HLUTNM of \out_0[55]_i_1\ : label is "soft_lutpair907";
  attribute SOFT_HLUTNM of \out_0[56]_i_1\ : label is "soft_lutpair907";
  attribute SOFT_HLUTNM of \out_0[57]_i_1\ : label is "soft_lutpair906";
  attribute SOFT_HLUTNM of \out_0[58]_i_1\ : label is "soft_lutpair906";
  attribute SOFT_HLUTNM of \out_0[59]_i_1\ : label is "soft_lutpair905";
  attribute SOFT_HLUTNM of \out_0[5]_i_1\ : label is "soft_lutpair932";
  attribute SOFT_HLUTNM of \out_0[60]_i_1\ : label is "soft_lutpair905";
  attribute SOFT_HLUTNM of \out_0[61]_i_1\ : label is "soft_lutpair904";
  attribute SOFT_HLUTNM of \out_0[62]_i_2\ : label is "soft_lutpair904";
  attribute SOFT_HLUTNM of \out_0[6]_i_1\ : label is "soft_lutpair932";
  attribute SOFT_HLUTNM of \out_0[7]_i_1\ : label is "soft_lutpair931";
  attribute SOFT_HLUTNM of \out_0[8]_i_1\ : label is "soft_lutpair931";
  attribute SOFT_HLUTNM of \out_0[9]_i_1\ : label is "soft_lutpair930";
  attribute SOFT_HLUTNM of \sum_final[10]_i_1\ : label is "soft_lutpair856";
  attribute SOFT_HLUTNM of \sum_final[11]_i_1\ : label is "soft_lutpair856";
  attribute SOFT_HLUTNM of \sum_final[12]_i_1\ : label is "soft_lutpair857";
  attribute SOFT_HLUTNM of \sum_final[13]_i_1\ : label is "soft_lutpair857";
  attribute SOFT_HLUTNM of \sum_final[14]_i_1\ : label is "soft_lutpair858";
  attribute SOFT_HLUTNM of \sum_final[15]_i_1\ : label is "soft_lutpair858";
  attribute SOFT_HLUTNM of \sum_final[16]_i_1\ : label is "soft_lutpair859";
  attribute SOFT_HLUTNM of \sum_final[17]_i_1\ : label is "soft_lutpair859";
  attribute SOFT_HLUTNM of \sum_final[18]_i_1\ : label is "soft_lutpair860";
  attribute SOFT_HLUTNM of \sum_final[19]_i_1\ : label is "soft_lutpair860";
  attribute SOFT_HLUTNM of \sum_final[20]_i_1\ : label is "soft_lutpair861";
  attribute SOFT_HLUTNM of \sum_final[21]_i_1\ : label is "soft_lutpair861";
  attribute SOFT_HLUTNM of \sum_final[22]_i_1\ : label is "soft_lutpair862";
  attribute SOFT_HLUTNM of \sum_final[23]_i_1\ : label is "soft_lutpair862";
  attribute SOFT_HLUTNM of \sum_final[24]_i_1\ : label is "soft_lutpair863";
  attribute SOFT_HLUTNM of \sum_final[25]_i_1\ : label is "soft_lutpair863";
  attribute SOFT_HLUTNM of \sum_final[26]_i_1\ : label is "soft_lutpair864";
  attribute SOFT_HLUTNM of \sum_final[27]_i_1\ : label is "soft_lutpair864";
  attribute SOFT_HLUTNM of \sum_final[28]_i_1\ : label is "soft_lutpair865";
  attribute SOFT_HLUTNM of \sum_final[29]_i_1\ : label is "soft_lutpair865";
  attribute SOFT_HLUTNM of \sum_final[2]_i_1\ : label is "soft_lutpair852";
  attribute SOFT_HLUTNM of \sum_final[30]_i_1\ : label is "soft_lutpair866";
  attribute SOFT_HLUTNM of \sum_final[31]_i_1\ : label is "soft_lutpair866";
  attribute SOFT_HLUTNM of \sum_final[32]_i_1\ : label is "soft_lutpair867";
  attribute SOFT_HLUTNM of \sum_final[33]_i_1\ : label is "soft_lutpair867";
  attribute SOFT_HLUTNM of \sum_final[34]_i_1\ : label is "soft_lutpair868";
  attribute SOFT_HLUTNM of \sum_final[35]_i_1\ : label is "soft_lutpair868";
  attribute SOFT_HLUTNM of \sum_final[36]_i_1\ : label is "soft_lutpair869";
  attribute SOFT_HLUTNM of \sum_final[37]_i_1\ : label is "soft_lutpair869";
  attribute SOFT_HLUTNM of \sum_final[38]_i_1\ : label is "soft_lutpair870";
  attribute SOFT_HLUTNM of \sum_final[39]_i_1\ : label is "soft_lutpair870";
  attribute SOFT_HLUTNM of \sum_final[3]_i_1\ : label is "soft_lutpair852";
  attribute SOFT_HLUTNM of \sum_final[40]_i_1\ : label is "soft_lutpair871";
  attribute SOFT_HLUTNM of \sum_final[41]_i_1\ : label is "soft_lutpair871";
  attribute SOFT_HLUTNM of \sum_final[42]_i_1\ : label is "soft_lutpair872";
  attribute SOFT_HLUTNM of \sum_final[43]_i_1\ : label is "soft_lutpair872";
  attribute SOFT_HLUTNM of \sum_final[44]_i_1\ : label is "soft_lutpair873";
  attribute SOFT_HLUTNM of \sum_final[45]_i_1\ : label is "soft_lutpair873";
  attribute SOFT_HLUTNM of \sum_final[46]_i_1\ : label is "soft_lutpair874";
  attribute SOFT_HLUTNM of \sum_final[47]_i_1\ : label is "soft_lutpair874";
  attribute SOFT_HLUTNM of \sum_final[48]_i_1\ : label is "soft_lutpair875";
  attribute SOFT_HLUTNM of \sum_final[49]_i_1\ : label is "soft_lutpair875";
  attribute SOFT_HLUTNM of \sum_final[4]_i_1\ : label is "soft_lutpair853";
  attribute SOFT_HLUTNM of \sum_final[50]_i_1\ : label is "soft_lutpair876";
  attribute SOFT_HLUTNM of \sum_final[51]_i_1\ : label is "soft_lutpair876";
  attribute SOFT_HLUTNM of \sum_final[52]_i_1\ : label is "soft_lutpair877";
  attribute SOFT_HLUTNM of \sum_final[53]_i_1\ : label is "soft_lutpair877";
  attribute SOFT_HLUTNM of \sum_final[5]_i_1\ : label is "soft_lutpair853";
  attribute SOFT_HLUTNM of \sum_final[6]_i_1\ : label is "soft_lutpair854";
  attribute SOFT_HLUTNM of \sum_final[7]_i_1\ : label is "soft_lutpair854";
  attribute SOFT_HLUTNM of \sum_final[8]_i_1\ : label is "soft_lutpair855";
  attribute SOFT_HLUTNM of \sum_final[9]_i_1\ : label is "soft_lutpair855";
  attribute SOFT_HLUTNM of \sum_round_2[10]_i_1\ : label is "soft_lutpair882";
  attribute SOFT_HLUTNM of \sum_round_2[11]_i_1\ : label is "soft_lutpair882";
  attribute SOFT_HLUTNM of \sum_round_2[12]_i_1\ : label is "soft_lutpair883";
  attribute SOFT_HLUTNM of \sum_round_2[13]_i_1\ : label is "soft_lutpair883";
  attribute SOFT_HLUTNM of \sum_round_2[14]_i_1\ : label is "soft_lutpair884";
  attribute SOFT_HLUTNM of \sum_round_2[15]_i_1\ : label is "soft_lutpair884";
  attribute SOFT_HLUTNM of \sum_round_2[16]_i_1\ : label is "soft_lutpair885";
  attribute SOFT_HLUTNM of \sum_round_2[17]_i_1\ : label is "soft_lutpair885";
  attribute SOFT_HLUTNM of \sum_round_2[18]_i_1\ : label is "soft_lutpair886";
  attribute SOFT_HLUTNM of \sum_round_2[19]_i_1\ : label is "soft_lutpair886";
  attribute SOFT_HLUTNM of \sum_round_2[20]_i_1\ : label is "soft_lutpair887";
  attribute SOFT_HLUTNM of \sum_round_2[21]_i_1\ : label is "soft_lutpair887";
  attribute SOFT_HLUTNM of \sum_round_2[22]_i_1\ : label is "soft_lutpair888";
  attribute SOFT_HLUTNM of \sum_round_2[23]_i_1\ : label is "soft_lutpair888";
  attribute SOFT_HLUTNM of \sum_round_2[24]_i_1\ : label is "soft_lutpair889";
  attribute SOFT_HLUTNM of \sum_round_2[25]_i_1\ : label is "soft_lutpair889";
  attribute SOFT_HLUTNM of \sum_round_2[26]_i_1\ : label is "soft_lutpair890";
  attribute SOFT_HLUTNM of \sum_round_2[27]_i_1\ : label is "soft_lutpair890";
  attribute SOFT_HLUTNM of \sum_round_2[28]_i_1\ : label is "soft_lutpair891";
  attribute SOFT_HLUTNM of \sum_round_2[29]_i_1\ : label is "soft_lutpair891";
  attribute SOFT_HLUTNM of \sum_round_2[2]_i_1\ : label is "soft_lutpair878";
  attribute SOFT_HLUTNM of \sum_round_2[30]_i_1\ : label is "soft_lutpair892";
  attribute SOFT_HLUTNM of \sum_round_2[31]_i_1\ : label is "soft_lutpair892";
  attribute SOFT_HLUTNM of \sum_round_2[32]_i_1\ : label is "soft_lutpair893";
  attribute SOFT_HLUTNM of \sum_round_2[33]_i_1\ : label is "soft_lutpair893";
  attribute SOFT_HLUTNM of \sum_round_2[34]_i_1\ : label is "soft_lutpair894";
  attribute SOFT_HLUTNM of \sum_round_2[35]_i_1\ : label is "soft_lutpair894";
  attribute SOFT_HLUTNM of \sum_round_2[36]_i_1\ : label is "soft_lutpair895";
  attribute SOFT_HLUTNM of \sum_round_2[37]_i_1\ : label is "soft_lutpair895";
  attribute SOFT_HLUTNM of \sum_round_2[38]_i_1\ : label is "soft_lutpair896";
  attribute SOFT_HLUTNM of \sum_round_2[39]_i_1\ : label is "soft_lutpair896";
  attribute SOFT_HLUTNM of \sum_round_2[3]_i_1\ : label is "soft_lutpair878";
  attribute SOFT_HLUTNM of \sum_round_2[40]_i_1\ : label is "soft_lutpair897";
  attribute SOFT_HLUTNM of \sum_round_2[41]_i_1\ : label is "soft_lutpair897";
  attribute SOFT_HLUTNM of \sum_round_2[42]_i_1\ : label is "soft_lutpair898";
  attribute SOFT_HLUTNM of \sum_round_2[43]_i_1\ : label is "soft_lutpair898";
  attribute SOFT_HLUTNM of \sum_round_2[44]_i_1\ : label is "soft_lutpair899";
  attribute SOFT_HLUTNM of \sum_round_2[45]_i_1\ : label is "soft_lutpair899";
  attribute SOFT_HLUTNM of \sum_round_2[46]_i_1\ : label is "soft_lutpair900";
  attribute SOFT_HLUTNM of \sum_round_2[47]_i_1\ : label is "soft_lutpair900";
  attribute SOFT_HLUTNM of \sum_round_2[48]_i_1\ : label is "soft_lutpair901";
  attribute SOFT_HLUTNM of \sum_round_2[49]_i_1\ : label is "soft_lutpair901";
  attribute SOFT_HLUTNM of \sum_round_2[4]_i_1\ : label is "soft_lutpair879";
  attribute SOFT_HLUTNM of \sum_round_2[50]_i_1\ : label is "soft_lutpair902";
  attribute SOFT_HLUTNM of \sum_round_2[51]_i_1\ : label is "soft_lutpair902";
  attribute SOFT_HLUTNM of \sum_round_2[52]_i_1\ : label is "soft_lutpair903";
  attribute SOFT_HLUTNM of \sum_round_2[53]_i_1\ : label is "soft_lutpair903";
  attribute SOFT_HLUTNM of \sum_round_2[5]_i_1\ : label is "soft_lutpair879";
  attribute SOFT_HLUTNM of \sum_round_2[6]_i_1\ : label is "soft_lutpair880";
  attribute SOFT_HLUTNM of \sum_round_2[7]_i_1\ : label is "soft_lutpair880";
  attribute SOFT_HLUTNM of \sum_round_2[8]_i_1\ : label is "soft_lutpair881";
  attribute SOFT_HLUTNM of \sum_round_2[9]_i_1\ : label is "soft_lutpair881";
begin
  out_round(63 downto 0) <= \^out_round\(63 downto 0);
\exponent_final_2[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \exponent_round_reg_n_0_[0]\,
      I1 => Q(0),
      I2 => round_trigger,
      O => \exponent_final_2[0]_i_1_n_0\
    );
\exponent_final_2[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \exponent_round_reg_n_0_[10]\,
      I1 => Q(10),
      I2 => round_trigger,
      O => \exponent_final_2[10]_i_1_n_0\
    );
\exponent_final_2[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \exponent_round_reg_n_0_[11]\,
      I1 => Q(11),
      I2 => round_trigger,
      O => \exponent_final_2[11]_i_1_n_0\
    );
\exponent_final_2[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \exponent_round_reg_n_0_[1]\,
      I1 => Q(1),
      I2 => round_trigger,
      O => \exponent_final_2[1]_i_1_n_0\
    );
\exponent_final_2[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \exponent_round_reg_n_0_[2]\,
      I1 => Q(2),
      I2 => round_trigger,
      O => \exponent_final_2[2]_i_1_n_0\
    );
\exponent_final_2[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \exponent_round_reg_n_0_[3]\,
      I1 => Q(3),
      I2 => round_trigger,
      O => \exponent_final_2[3]_i_1_n_0\
    );
\exponent_final_2[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \exponent_round_reg_n_0_[4]\,
      I1 => Q(4),
      I2 => round_trigger,
      O => \exponent_final_2[4]_i_1_n_0\
    );
\exponent_final_2[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \exponent_round_reg_n_0_[5]\,
      I1 => Q(5),
      I2 => round_trigger,
      O => \exponent_final_2[5]_i_1_n_0\
    );
\exponent_final_2[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \exponent_round_reg_n_0_[6]\,
      I1 => Q(6),
      I2 => round_trigger,
      O => \exponent_final_2[6]_i_1_n_0\
    );
\exponent_final_2[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \exponent_round_reg_n_0_[7]\,
      I1 => Q(7),
      I2 => round_trigger,
      O => \exponent_final_2[7]_i_1_n_0\
    );
\exponent_final_2[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \exponent_round_reg_n_0_[8]\,
      I1 => Q(8),
      I2 => round_trigger,
      O => \exponent_final_2[8]_i_1_n_0\
    );
\exponent_final_2[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \exponent_round_reg_n_0_[9]\,
      I1 => Q(9),
      I2 => round_trigger,
      O => \exponent_final_2[9]_i_1_n_0\
    );
\exponent_final_2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \exponent_final_2[0]_i_1_n_0\,
      Q => exponent_final_2(0),
      R => rst
    );
\exponent_final_2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \exponent_final_2[10]_i_1_n_0\,
      Q => exponent_final_2(10),
      R => rst
    );
\exponent_final_2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \exponent_final_2[11]_i_1_n_0\,
      Q => exponent_final_2(11),
      R => rst
    );
\exponent_final_2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \exponent_final_2[1]_i_1_n_0\,
      Q => exponent_final_2(1),
      R => rst
    );
\exponent_final_2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \exponent_final_2[2]_i_1_n_0\,
      Q => exponent_final_2(2),
      R => rst
    );
\exponent_final_2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \exponent_final_2[3]_i_1_n_0\,
      Q => exponent_final_2(3),
      R => rst
    );
\exponent_final_2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \exponent_final_2[4]_i_1_n_0\,
      Q => exponent_final_2(4),
      R => rst
    );
\exponent_final_2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \exponent_final_2[5]_i_1_n_0\,
      Q => exponent_final_2(5),
      R => rst
    );
\exponent_final_2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \exponent_final_2[6]_i_1_n_0\,
      Q => exponent_final_2(6),
      R => rst
    );
\exponent_final_2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \exponent_final_2[7]_i_1_n_0\,
      Q => exponent_final_2(7),
      R => rst
    );
\exponent_final_2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \exponent_final_2[8]_i_1_n_0\,
      Q => exponent_final_2(8),
      R => rst
    );
\exponent_final_2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \exponent_final_2[9]_i_1_n_0\,
      Q => exponent_final_2(9),
      R => rst
    );
\exponent_final_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => exponent_final_2(11),
      Q => exponent_final(0),
      R => rst
    );
\exponent_round[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => sum_round_overflow,
      O => \exponent_round[3]_i_2_n_0\
    );
\exponent_round_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => exponent_round(0),
      Q => \exponent_round_reg_n_0_[0]\,
      R => rst
    );
\exponent_round_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => exponent_round(10),
      Q => \exponent_round_reg_n_0_[10]\,
      R => rst
    );
\exponent_round_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => exponent_round(11),
      Q => \exponent_round_reg_n_0_[11]\,
      R => rst
    );
\exponent_round_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \exponent_round_reg[7]_i_1_n_0\,
      CO(3) => \NLW_exponent_round_reg[11]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \exponent_round_reg[11]_i_1_n_1\,
      CO(1) => \exponent_round_reg[11]_i_1_n_2\,
      CO(0) => \exponent_round_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => exponent_round(11 downto 8),
      S(3 downto 0) => Q(11 downto 8)
    );
\exponent_round_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => exponent_round(1),
      Q => \exponent_round_reg_n_0_[1]\,
      R => rst
    );
\exponent_round_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => exponent_round(2),
      Q => \exponent_round_reg_n_0_[2]\,
      R => rst
    );
\exponent_round_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => exponent_round(3),
      Q => \exponent_round_reg_n_0_[3]\,
      R => rst
    );
\exponent_round_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \exponent_round_reg[3]_i_1_n_0\,
      CO(2) => \exponent_round_reg[3]_i_1_n_1\,
      CO(1) => \exponent_round_reg[3]_i_1_n_2\,
      CO(0) => \exponent_round_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => Q(0),
      O(3 downto 0) => exponent_round(3 downto 0),
      S(3 downto 1) => Q(3 downto 1),
      S(0) => \exponent_round[3]_i_2_n_0\
    );
\exponent_round_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => exponent_round(4),
      Q => \exponent_round_reg_n_0_[4]\,
      R => rst
    );
\exponent_round_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => exponent_round(5),
      Q => \exponent_round_reg_n_0_[5]\,
      R => rst
    );
\exponent_round_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => exponent_round(6),
      Q => \exponent_round_reg_n_0_[6]\,
      R => rst
    );
\exponent_round_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => exponent_round(7),
      Q => \exponent_round_reg_n_0_[7]\,
      R => rst
    );
\exponent_round_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \exponent_round_reg[3]_i_1_n_0\,
      CO(3) => \exponent_round_reg[7]_i_1_n_0\,
      CO(2) => \exponent_round_reg[7]_i_1_n_1\,
      CO(1) => \exponent_round_reg[7]_i_1_n_2\,
      CO(0) => \exponent_round_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => exponent_round(7 downto 4),
      S(3 downto 0) => Q(7 downto 4)
    );
\exponent_round_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => exponent_round(8),
      Q => \exponent_round_reg_n_0_[8]\,
      R => rst
    );
\exponent_round_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => exponent_round(9),
      Q => \exponent_round_reg_n_0_[9]\,
      R => rst
    );
in_et_zero_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => in_et_zero_i_2_n_0,
      I1 => in_et_zero_i_3_n_0,
      I2 => in_et_zero_i_4_n_0,
      O => \round_out_reg[48]_0\
    );
in_et_zero_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^out_round\(42),
      I1 => \^out_round\(43),
      I2 => \^out_round\(40),
      I3 => \^out_round\(41),
      I4 => \^out_round\(45),
      I5 => \^out_round\(44),
      O => in_et_zero_i_10_n_0
    );
in_et_zero_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^out_round\(36),
      I1 => \^out_round\(37),
      I2 => \^out_round\(34),
      I3 => \^out_round\(35),
      I4 => \^out_round\(39),
      I5 => \^out_round\(38),
      O => in_et_zero_i_11_n_0
    );
in_et_zero_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^out_round\(12),
      I1 => \^out_round\(13),
      I2 => \^out_round\(10),
      I3 => \^out_round\(11),
      I4 => \^out_round\(15),
      I5 => \^out_round\(14),
      O => in_et_zero_i_12_n_0
    );
in_et_zero_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^out_round\(18),
      I1 => \^out_round\(19),
      I2 => \^out_round\(16),
      I3 => \^out_round\(17),
      I4 => \^out_round\(21),
      I5 => \^out_round\(20),
      O => in_et_zero_i_13_n_0
    );
in_et_zero_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^out_round\(48),
      I1 => \^out_round\(49),
      I2 => \^out_round\(46),
      I3 => \^out_round\(47),
      I4 => \^out_round\(51),
      I5 => \^out_round\(50),
      O => in_et_zero_i_2_n_0
    );
in_et_zero_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => in_et_zero_i_5_n_0,
      I1 => in_et_zero_i_6_n_0,
      I2 => in_et_zero_i_7_n_0,
      I3 => \^out_round\(54),
      I4 => \^out_round\(53),
      I5 => \^out_round\(52),
      O => in_et_zero_i_3_n_0
    );
in_et_zero_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => in_et_zero_i_8_n_0,
      I1 => in_et_zero_i_9_n_0,
      I2 => in_et_zero_i_10_n_0,
      I3 => in_et_zero_i_11_n_0,
      I4 => in_et_zero_i_12_n_0,
      I5 => in_et_zero_i_13_n_0,
      O => in_et_zero_i_4_n_0
    );
in_et_zero_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^out_round\(0),
      I1 => \^out_round\(1),
      I2 => \^out_round\(61),
      I3 => \^out_round\(62),
      I4 => \^out_round\(3),
      I5 => \^out_round\(2),
      O => in_et_zero_i_5_n_0
    );
in_et_zero_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^out_round\(6),
      I1 => \^out_round\(7),
      I2 => \^out_round\(4),
      I3 => \^out_round\(5),
      I4 => \^out_round\(9),
      I5 => \^out_round\(8),
      O => in_et_zero_i_6_n_0
    );
in_et_zero_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^out_round\(57),
      I1 => \^out_round\(58),
      I2 => \^out_round\(55),
      I3 => \^out_round\(56),
      I4 => \^out_round\(60),
      I5 => \^out_round\(59),
      O => in_et_zero_i_7_n_0
    );
in_et_zero_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^out_round\(30),
      I1 => \^out_round\(31),
      I2 => \^out_round\(28),
      I3 => \^out_round\(29),
      I4 => \^out_round\(33),
      I5 => \^out_round\(32),
      O => in_et_zero_i_8_n_0
    );
in_et_zero_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^out_round\(24),
      I1 => \^out_round\(25),
      I2 => \^out_round\(22),
      I3 => \^out_round\(23),
      I4 => \^out_round\(27),
      I5 => \^out_round\(26),
      O => in_et_zero_i_9_n_0
    );
\out_0[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^out_round\(0),
      I1 => underflow_trigger,
      O => D(0)
    );
\out_0[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^out_round\(10),
      I1 => underflow_trigger,
      O => D(10)
    );
\out_0[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^out_round\(11),
      I1 => underflow_trigger,
      O => D(11)
    );
\out_0[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^out_round\(12),
      I1 => underflow_trigger,
      O => D(12)
    );
\out_0[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^out_round\(13),
      I1 => underflow_trigger,
      O => D(13)
    );
\out_0[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^out_round\(14),
      I1 => underflow_trigger,
      O => D(14)
    );
\out_0[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^out_round\(15),
      I1 => underflow_trigger,
      O => D(15)
    );
\out_0[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^out_round\(16),
      I1 => underflow_trigger,
      O => D(16)
    );
\out_0[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^out_round\(17),
      I1 => underflow_trigger,
      O => D(17)
    );
\out_0[18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^out_round\(18),
      I1 => underflow_trigger,
      O => D(18)
    );
\out_0[19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^out_round\(19),
      I1 => underflow_trigger,
      O => D(19)
    );
\out_0[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^out_round\(1),
      I1 => underflow_trigger,
      O => D(1)
    );
\out_0[20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^out_round\(20),
      I1 => underflow_trigger,
      O => D(20)
    );
\out_0[21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^out_round\(21),
      I1 => underflow_trigger,
      O => D(21)
    );
\out_0[22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^out_round\(22),
      I1 => underflow_trigger,
      O => D(22)
    );
\out_0[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^out_round\(23),
      I1 => underflow_trigger,
      O => D(23)
    );
\out_0[24]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^out_round\(24),
      I1 => underflow_trigger,
      O => D(24)
    );
\out_0[25]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^out_round\(25),
      I1 => underflow_trigger,
      O => D(25)
    );
\out_0[26]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^out_round\(26),
      I1 => underflow_trigger,
      O => D(26)
    );
\out_0[27]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^out_round\(27),
      I1 => underflow_trigger,
      O => D(27)
    );
\out_0[28]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^out_round\(28),
      I1 => underflow_trigger,
      O => D(28)
    );
\out_0[29]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^out_round\(29),
      I1 => underflow_trigger,
      O => D(29)
    );
\out_0[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^out_round\(2),
      I1 => underflow_trigger,
      O => D(2)
    );
\out_0[30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^out_round\(30),
      I1 => underflow_trigger,
      O => D(30)
    );
\out_0[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^out_round\(31),
      I1 => underflow_trigger,
      O => D(31)
    );
\out_0[32]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^out_round\(32),
      I1 => underflow_trigger,
      O => D(32)
    );
\out_0[33]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^out_round\(33),
      I1 => underflow_trigger,
      O => D(33)
    );
\out_0[34]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^out_round\(34),
      I1 => underflow_trigger,
      O => D(34)
    );
\out_0[35]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^out_round\(35),
      I1 => underflow_trigger,
      O => D(35)
    );
\out_0[36]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^out_round\(36),
      I1 => underflow_trigger,
      O => D(36)
    );
\out_0[37]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^out_round\(37),
      I1 => underflow_trigger,
      O => D(37)
    );
\out_0[38]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^out_round\(38),
      I1 => underflow_trigger,
      O => D(38)
    );
\out_0[39]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^out_round\(39),
      I1 => underflow_trigger,
      O => D(39)
    );
\out_0[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^out_round\(3),
      I1 => underflow_trigger,
      O => D(3)
    );
\out_0[40]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^out_round\(40),
      I1 => underflow_trigger,
      O => D(40)
    );
\out_0[41]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^out_round\(41),
      I1 => underflow_trigger,
      O => D(41)
    );
\out_0[42]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^out_round\(42),
      I1 => underflow_trigger,
      O => D(42)
    );
\out_0[43]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^out_round\(43),
      I1 => underflow_trigger,
      O => D(43)
    );
\out_0[44]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^out_round\(44),
      I1 => underflow_trigger,
      O => D(44)
    );
\out_0[45]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^out_round\(45),
      I1 => underflow_trigger,
      O => D(45)
    );
\out_0[46]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^out_round\(46),
      I1 => underflow_trigger,
      O => D(46)
    );
\out_0[47]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^out_round\(47),
      I1 => underflow_trigger,
      O => D(47)
    );
\out_0[48]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^out_round\(48),
      I1 => underflow_trigger,
      O => D(48)
    );
\out_0[49]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^out_round\(49),
      I1 => underflow_trigger,
      O => D(49)
    );
\out_0[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^out_round\(4),
      I1 => underflow_trigger,
      O => D(4)
    );
\out_0[50]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^out_round\(50),
      I1 => underflow_trigger,
      O => D(50)
    );
\out_0[51]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^out_round\(51),
      I1 => underflow_trigger,
      O => D(51)
    );
\out_0[52]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^out_round\(52),
      I1 => underflow_trigger,
      O => D(52)
    );
\out_0[53]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^out_round\(53),
      I1 => underflow_trigger,
      O => D(53)
    );
\out_0[54]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^out_round\(54),
      I1 => underflow_trigger,
      O => D(54)
    );
\out_0[55]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^out_round\(55),
      I1 => underflow_trigger,
      O => D(55)
    );
\out_0[56]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^out_round\(56),
      I1 => underflow_trigger,
      O => D(56)
    );
\out_0[57]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^out_round\(57),
      I1 => underflow_trigger,
      O => D(57)
    );
\out_0[58]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^out_round\(58),
      I1 => underflow_trigger,
      O => D(58)
    );
\out_0[59]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^out_round\(59),
      I1 => underflow_trigger,
      O => D(59)
    );
\out_0[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^out_round\(5),
      I1 => underflow_trigger,
      O => D(5)
    );
\out_0[60]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^out_round\(60),
      I1 => underflow_trigger,
      O => D(60)
    );
\out_0[61]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^out_round\(61),
      I1 => underflow_trigger,
      O => D(61)
    );
\out_0[62]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^out_round\(62),
      I1 => underflow_trigger,
      O => D(62)
    );
\out_0[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^out_round\(6),
      I1 => underflow_trigger,
      O => D(6)
    );
\out_0[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^out_round\(7),
      I1 => underflow_trigger,
      O => D(7)
    );
\out_0[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^out_round\(8),
      I1 => underflow_trigger,
      O => D(8)
    );
\out_0[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^out_round\(9),
      I1 => underflow_trigger,
      O => D(9)
    );
out_inf_trigger_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^out_round\(55),
      I1 => \^out_round\(56),
      I2 => \^out_round\(54),
      I3 => \^out_round\(53),
      I4 => \^out_round\(52),
      I5 => out_inf_trigger_i_3_n_0,
      O => \round_out_reg[55]_0\
    );
out_inf_trigger_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^out_round\(59),
      I1 => \^out_round\(60),
      I2 => \^out_round\(57),
      I3 => \^out_round\(58),
      I4 => \^out_round\(62),
      I5 => \^out_round\(61),
      O => out_inf_trigger_i_3_n_0
    );
\round_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => sum_final(2),
      Q => \^out_round\(0),
      R => rst
    );
\round_out_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => sum_final(12),
      Q => \^out_round\(10),
      R => rst
    );
\round_out_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => sum_final(13),
      Q => \^out_round\(11),
      R => rst
    );
\round_out_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => sum_final(14),
      Q => \^out_round\(12),
      R => rst
    );
\round_out_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => sum_final(15),
      Q => \^out_round\(13),
      R => rst
    );
\round_out_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => sum_final(16),
      Q => \^out_round\(14),
      R => rst
    );
\round_out_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => sum_final(17),
      Q => \^out_round\(15),
      R => rst
    );
\round_out_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => sum_final(18),
      Q => \^out_round\(16),
      R => rst
    );
\round_out_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => sum_final(19),
      Q => \^out_round\(17),
      R => rst
    );
\round_out_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => sum_final(20),
      Q => \^out_round\(18),
      R => rst
    );
\round_out_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => sum_final(21),
      Q => \^out_round\(19),
      R => rst
    );
\round_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => sum_final(3),
      Q => \^out_round\(1),
      R => rst
    );
\round_out_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => sum_final(22),
      Q => \^out_round\(20),
      R => rst
    );
\round_out_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => sum_final(23),
      Q => \^out_round\(21),
      R => rst
    );
\round_out_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => sum_final(24),
      Q => \^out_round\(22),
      R => rst
    );
\round_out_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => sum_final(25),
      Q => \^out_round\(23),
      R => rst
    );
\round_out_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => sum_final(26),
      Q => \^out_round\(24),
      R => rst
    );
\round_out_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => sum_final(27),
      Q => \^out_round\(25),
      R => rst
    );
\round_out_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => sum_final(28),
      Q => \^out_round\(26),
      R => rst
    );
\round_out_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => sum_final(29),
      Q => \^out_round\(27),
      R => rst
    );
\round_out_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => sum_final(30),
      Q => \^out_round\(28),
      R => rst
    );
\round_out_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => sum_final(31),
      Q => \^out_round\(29),
      R => rst
    );
\round_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => sum_final(4),
      Q => \^out_round\(2),
      R => rst
    );
\round_out_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => sum_final(32),
      Q => \^out_round\(30),
      R => rst
    );
\round_out_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => sum_final(33),
      Q => \^out_round\(31),
      R => rst
    );
\round_out_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => sum_final(34),
      Q => \^out_round\(32),
      R => rst
    );
\round_out_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => sum_final(35),
      Q => \^out_round\(33),
      R => rst
    );
\round_out_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => sum_final(36),
      Q => \^out_round\(34),
      R => rst
    );
\round_out_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => sum_final(37),
      Q => \^out_round\(35),
      R => rst
    );
\round_out_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => sum_final(38),
      Q => \^out_round\(36),
      R => rst
    );
\round_out_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => sum_final(39),
      Q => \^out_round\(37),
      R => rst
    );
\round_out_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => sum_final(40),
      Q => \^out_round\(38),
      R => rst
    );
\round_out_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => sum_final(41),
      Q => \^out_round\(39),
      R => rst
    );
\round_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => sum_final(5),
      Q => \^out_round\(3),
      R => rst
    );
\round_out_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => sum_final(42),
      Q => \^out_round\(40),
      R => rst
    );
\round_out_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => sum_final(43),
      Q => \^out_round\(41),
      R => rst
    );
\round_out_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => sum_final(44),
      Q => \^out_round\(42),
      R => rst
    );
\round_out_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => sum_final(45),
      Q => \^out_round\(43),
      R => rst
    );
\round_out_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => sum_final(46),
      Q => \^out_round\(44),
      R => rst
    );
\round_out_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => sum_final(47),
      Q => \^out_round\(45),
      R => rst
    );
\round_out_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => sum_final(48),
      Q => \^out_round\(46),
      R => rst
    );
\round_out_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => sum_final(49),
      Q => \^out_round\(47),
      R => rst
    );
\round_out_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => sum_final(50),
      Q => \^out_round\(48),
      R => rst
    );
\round_out_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => sum_final(51),
      Q => \^out_round\(49),
      R => rst
    );
\round_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => sum_final(6),
      Q => \^out_round\(4),
      R => rst
    );
\round_out_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => sum_final(52),
      Q => \^out_round\(50),
      R => rst
    );
\round_out_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => sum_final(53),
      Q => \^out_round\(51),
      R => rst
    );
\round_out_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => exponent_final_2(0),
      Q => \^out_round\(52),
      R => rst
    );
\round_out_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => exponent_final_2(1),
      Q => \^out_round\(53),
      R => rst
    );
\round_out_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => exponent_final_2(2),
      Q => \^out_round\(54),
      R => rst
    );
\round_out_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => exponent_final_2(3),
      Q => \^out_round\(55),
      R => rst
    );
\round_out_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => exponent_final_2(4),
      Q => \^out_round\(56),
      R => rst
    );
\round_out_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => exponent_final_2(5),
      Q => \^out_round\(57),
      R => rst
    );
\round_out_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => exponent_final_2(6),
      Q => \^out_round\(58),
      R => rst
    );
\round_out_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => exponent_final_2(7),
      Q => \^out_round\(59),
      R => rst
    );
\round_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => sum_final(7),
      Q => \^out_round\(5),
      R => rst
    );
\round_out_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => exponent_final_2(8),
      Q => \^out_round\(60),
      R => rst
    );
\round_out_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => exponent_final_2(9),
      Q => \^out_round\(61),
      R => rst
    );
\round_out_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => exponent_final_2(10),
      Q => \^out_round\(62),
      R => rst
    );
\round_out_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \round_out_reg[63]_0\(0),
      Q => \^out_round\(63),
      R => rst
    );
\round_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => sum_final(8),
      Q => \^out_round\(6),
      R => rst
    );
\round_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => sum_final(9),
      Q => \^out_round\(7),
      R => rst
    );
\round_out_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => sum_final(10),
      Q => \^out_round\(8),
      R => rst
    );
\round_out_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => sum_final(11),
      Q => \^out_round\(9),
      R => rst
    );
\sum_final[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sum_round_2_reg_n_0_[10]\,
      I1 => \sum_round_reg[55]_0\(10),
      I2 => round_trigger,
      O => p_0_in(10)
    );
\sum_final[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sum_round_2_reg_n_0_[11]\,
      I1 => \sum_round_reg[55]_0\(11),
      I2 => round_trigger,
      O => p_0_in(11)
    );
\sum_final[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sum_round_2_reg_n_0_[12]\,
      I1 => \sum_round_reg[55]_0\(12),
      I2 => round_trigger,
      O => p_0_in(12)
    );
\sum_final[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sum_round_2_reg_n_0_[13]\,
      I1 => \sum_round_reg[55]_0\(13),
      I2 => round_trigger,
      O => p_0_in(13)
    );
\sum_final[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sum_round_2_reg_n_0_[14]\,
      I1 => \sum_round_reg[55]_0\(14),
      I2 => round_trigger,
      O => p_0_in(14)
    );
\sum_final[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sum_round_2_reg_n_0_[15]\,
      I1 => \sum_round_reg[55]_0\(15),
      I2 => round_trigger,
      O => p_0_in(15)
    );
\sum_final[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sum_round_2_reg_n_0_[16]\,
      I1 => \sum_round_reg[55]_0\(16),
      I2 => round_trigger,
      O => p_0_in(16)
    );
\sum_final[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sum_round_2_reg_n_0_[17]\,
      I1 => \sum_round_reg[55]_0\(17),
      I2 => round_trigger,
      O => p_0_in(17)
    );
\sum_final[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sum_round_2_reg_n_0_[18]\,
      I1 => \sum_round_reg[55]_0\(18),
      I2 => round_trigger,
      O => p_0_in(18)
    );
\sum_final[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sum_round_2_reg_n_0_[19]\,
      I1 => \sum_round_reg[55]_0\(19),
      I2 => round_trigger,
      O => p_0_in(19)
    );
\sum_final[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sum_round_2_reg_n_0_[20]\,
      I1 => \sum_round_reg[55]_0\(20),
      I2 => round_trigger,
      O => p_0_in(20)
    );
\sum_final[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sum_round_2_reg_n_0_[21]\,
      I1 => \sum_round_reg[55]_0\(21),
      I2 => round_trigger,
      O => p_0_in(21)
    );
\sum_final[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sum_round_2_reg_n_0_[22]\,
      I1 => \sum_round_reg[55]_0\(22),
      I2 => round_trigger,
      O => p_0_in(22)
    );
\sum_final[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sum_round_2_reg_n_0_[23]\,
      I1 => \sum_round_reg[55]_0\(23),
      I2 => round_trigger,
      O => p_0_in(23)
    );
\sum_final[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sum_round_2_reg_n_0_[24]\,
      I1 => \sum_round_reg[55]_0\(24),
      I2 => round_trigger,
      O => p_0_in(24)
    );
\sum_final[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sum_round_2_reg_n_0_[25]\,
      I1 => \sum_round_reg[55]_0\(25),
      I2 => round_trigger,
      O => p_0_in(25)
    );
\sum_final[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sum_round_2_reg_n_0_[26]\,
      I1 => \sum_round_reg[55]_0\(26),
      I2 => round_trigger,
      O => p_0_in(26)
    );
\sum_final[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sum_round_2_reg_n_0_[27]\,
      I1 => \sum_round_reg[55]_0\(27),
      I2 => round_trigger,
      O => p_0_in(27)
    );
\sum_final[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sum_round_2_reg_n_0_[28]\,
      I1 => \sum_round_reg[55]_0\(28),
      I2 => round_trigger,
      O => p_0_in(28)
    );
\sum_final[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sum_round_2_reg_n_0_[29]\,
      I1 => \sum_round_reg[55]_0\(29),
      I2 => round_trigger,
      O => p_0_in(29)
    );
\sum_final[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sum_round_2_reg_n_0_[2]\,
      I1 => \sum_round_reg[55]_0\(2),
      I2 => round_trigger,
      O => p_0_in(2)
    );
\sum_final[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sum_round_2_reg_n_0_[30]\,
      I1 => \sum_round_reg[55]_0\(30),
      I2 => round_trigger,
      O => p_0_in(30)
    );
\sum_final[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sum_round_2_reg_n_0_[31]\,
      I1 => \sum_round_reg[55]_0\(31),
      I2 => round_trigger,
      O => p_0_in(31)
    );
\sum_final[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sum_round_2_reg_n_0_[32]\,
      I1 => \sum_round_reg[55]_0\(32),
      I2 => round_trigger,
      O => p_0_in(32)
    );
\sum_final[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sum_round_2_reg_n_0_[33]\,
      I1 => \sum_round_reg[55]_0\(33),
      I2 => round_trigger,
      O => p_0_in(33)
    );
\sum_final[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sum_round_2_reg_n_0_[34]\,
      I1 => \sum_round_reg[55]_0\(34),
      I2 => round_trigger,
      O => p_0_in(34)
    );
\sum_final[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sum_round_2_reg_n_0_[35]\,
      I1 => \sum_round_reg[55]_0\(35),
      I2 => round_trigger,
      O => p_0_in(35)
    );
\sum_final[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sum_round_2_reg_n_0_[36]\,
      I1 => \sum_round_reg[55]_0\(36),
      I2 => round_trigger,
      O => p_0_in(36)
    );
\sum_final[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sum_round_2_reg_n_0_[37]\,
      I1 => \sum_round_reg[55]_0\(37),
      I2 => round_trigger,
      O => p_0_in(37)
    );
\sum_final[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sum_round_2_reg_n_0_[38]\,
      I1 => \sum_round_reg[55]_0\(38),
      I2 => round_trigger,
      O => p_0_in(38)
    );
\sum_final[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sum_round_2_reg_n_0_[39]\,
      I1 => \sum_round_reg[55]_0\(39),
      I2 => round_trigger,
      O => p_0_in(39)
    );
\sum_final[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sum_round_2_reg_n_0_[3]\,
      I1 => \sum_round_reg[55]_0\(3),
      I2 => round_trigger,
      O => p_0_in(3)
    );
\sum_final[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sum_round_2_reg_n_0_[40]\,
      I1 => \sum_round_reg[55]_0\(40),
      I2 => round_trigger,
      O => p_0_in(40)
    );
\sum_final[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sum_round_2_reg_n_0_[41]\,
      I1 => \sum_round_reg[55]_0\(41),
      I2 => round_trigger,
      O => p_0_in(41)
    );
\sum_final[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sum_round_2_reg_n_0_[42]\,
      I1 => \sum_round_reg[55]_0\(42),
      I2 => round_trigger,
      O => p_0_in(42)
    );
\sum_final[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sum_round_2_reg_n_0_[43]\,
      I1 => \sum_round_reg[55]_0\(43),
      I2 => round_trigger,
      O => p_0_in(43)
    );
\sum_final[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sum_round_2_reg_n_0_[44]\,
      I1 => \sum_round_reg[55]_0\(44),
      I2 => round_trigger,
      O => p_0_in(44)
    );
\sum_final[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sum_round_2_reg_n_0_[45]\,
      I1 => \sum_round_reg[55]_0\(45),
      I2 => round_trigger,
      O => p_0_in(45)
    );
\sum_final[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sum_round_2_reg_n_0_[46]\,
      I1 => \sum_round_reg[55]_0\(46),
      I2 => round_trigger,
      O => p_0_in(46)
    );
\sum_final[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sum_round_2_reg_n_0_[47]\,
      I1 => \sum_round_reg[55]_0\(47),
      I2 => round_trigger,
      O => p_0_in(47)
    );
\sum_final[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sum_round_2_reg_n_0_[48]\,
      I1 => \sum_round_reg[55]_0\(48),
      I2 => round_trigger,
      O => p_0_in(48)
    );
\sum_final[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sum_round_2_reg_n_0_[49]\,
      I1 => \sum_round_reg[55]_0\(49),
      I2 => round_trigger,
      O => p_0_in(49)
    );
\sum_final[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sum_round_2_reg_n_0_[4]\,
      I1 => \sum_round_reg[55]_0\(4),
      I2 => round_trigger,
      O => p_0_in(4)
    );
\sum_final[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sum_round_2_reg_n_0_[50]\,
      I1 => \sum_round_reg[55]_0\(50),
      I2 => round_trigger,
      O => p_0_in(50)
    );
\sum_final[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sum_round_2_reg_n_0_[51]\,
      I1 => \sum_round_reg[55]_0\(51),
      I2 => round_trigger,
      O => p_0_in(51)
    );
\sum_final[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sum_round_2_reg_n_0_[52]\,
      I1 => \sum_round_reg[55]_0\(52),
      I2 => round_trigger,
      O => p_0_in(52)
    );
\sum_final[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sum_round_2_reg_n_0_[53]\,
      I1 => \sum_round_reg[55]_0\(53),
      I2 => round_trigger,
      O => p_0_in(53)
    );
\sum_final[53]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"95958400"
    )
        port map (
      I0 => \sum_final_reg[53]_0\(0),
      I1 => \sum_final_reg[53]_0\(1),
      I2 => \round_out_reg[63]_0\(0),
      I3 => \sum_round_reg[55]_0\(0),
      I4 => \sum_round_reg[55]_0\(1),
      O => round_trigger
    );
\sum_final[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sum_round_2_reg_n_0_[5]\,
      I1 => \sum_round_reg[55]_0\(5),
      I2 => round_trigger,
      O => p_0_in(5)
    );
\sum_final[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sum_round_2_reg_n_0_[6]\,
      I1 => \sum_round_reg[55]_0\(6),
      I2 => round_trigger,
      O => p_0_in(6)
    );
\sum_final[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sum_round_2_reg_n_0_[7]\,
      I1 => \sum_round_reg[55]_0\(7),
      I2 => round_trigger,
      O => p_0_in(7)
    );
\sum_final[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sum_round_2_reg_n_0_[8]\,
      I1 => \sum_round_reg[55]_0\(8),
      I2 => round_trigger,
      O => p_0_in(8)
    );
\sum_final[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \sum_round_2_reg_n_0_[9]\,
      I1 => \sum_round_reg[55]_0\(9),
      I2 => round_trigger,
      O => p_0_in(9)
    );
\sum_final_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(10),
      Q => sum_final(10),
      R => rst
    );
\sum_final_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(11),
      Q => sum_final(11),
      R => rst
    );
\sum_final_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(12),
      Q => sum_final(12),
      R => rst
    );
\sum_final_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(13),
      Q => sum_final(13),
      R => rst
    );
\sum_final_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(14),
      Q => sum_final(14),
      R => rst
    );
\sum_final_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(15),
      Q => sum_final(15),
      R => rst
    );
\sum_final_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(16),
      Q => sum_final(16),
      R => rst
    );
\sum_final_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(17),
      Q => sum_final(17),
      R => rst
    );
\sum_final_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(18),
      Q => sum_final(18),
      R => rst
    );
\sum_final_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(19),
      Q => sum_final(19),
      R => rst
    );
\sum_final_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(20),
      Q => sum_final(20),
      R => rst
    );
\sum_final_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(21),
      Q => sum_final(21),
      R => rst
    );
\sum_final_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(22),
      Q => sum_final(22),
      R => rst
    );
\sum_final_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(23),
      Q => sum_final(23),
      R => rst
    );
\sum_final_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(24),
      Q => sum_final(24),
      R => rst
    );
\sum_final_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(25),
      Q => sum_final(25),
      R => rst
    );
\sum_final_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(26),
      Q => sum_final(26),
      R => rst
    );
\sum_final_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(27),
      Q => sum_final(27),
      R => rst
    );
\sum_final_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(28),
      Q => sum_final(28),
      R => rst
    );
\sum_final_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(29),
      Q => sum_final(29),
      R => rst
    );
\sum_final_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(2),
      Q => sum_final(2),
      R => rst
    );
\sum_final_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(30),
      Q => sum_final(30),
      R => rst
    );
\sum_final_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(31),
      Q => sum_final(31),
      R => rst
    );
\sum_final_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(32),
      Q => sum_final(32),
      R => rst
    );
\sum_final_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(33),
      Q => sum_final(33),
      R => rst
    );
\sum_final_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(34),
      Q => sum_final(34),
      R => rst
    );
\sum_final_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(35),
      Q => sum_final(35),
      R => rst
    );
\sum_final_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(36),
      Q => sum_final(36),
      R => rst
    );
\sum_final_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(37),
      Q => sum_final(37),
      R => rst
    );
\sum_final_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(38),
      Q => sum_final(38),
      R => rst
    );
\sum_final_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(39),
      Q => sum_final(39),
      R => rst
    );
\sum_final_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(3),
      Q => sum_final(3),
      R => rst
    );
\sum_final_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(40),
      Q => sum_final(40),
      R => rst
    );
\sum_final_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(41),
      Q => sum_final(41),
      R => rst
    );
\sum_final_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(42),
      Q => sum_final(42),
      R => rst
    );
\sum_final_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(43),
      Q => sum_final(43),
      R => rst
    );
\sum_final_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(44),
      Q => sum_final(44),
      R => rst
    );
\sum_final_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(45),
      Q => sum_final(45),
      R => rst
    );
\sum_final_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(46),
      Q => sum_final(46),
      R => rst
    );
\sum_final_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(47),
      Q => sum_final(47),
      R => rst
    );
\sum_final_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(48),
      Q => sum_final(48),
      R => rst
    );
\sum_final_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(49),
      Q => sum_final(49),
      R => rst
    );
\sum_final_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(4),
      Q => sum_final(4),
      R => rst
    );
\sum_final_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(50),
      Q => sum_final(50),
      R => rst
    );
\sum_final_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(51),
      Q => sum_final(51),
      R => rst
    );
\sum_final_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(52),
      Q => sum_final(52),
      R => rst
    );
\sum_final_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(53),
      Q => sum_final(53),
      R => rst
    );
\sum_final_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(5),
      Q => sum_final(5),
      R => rst
    );
\sum_final_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(6),
      Q => sum_final(6),
      R => rst
    );
\sum_final_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(7),
      Q => sum_final(7),
      R => rst
    );
\sum_final_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(8),
      Q => sum_final(8),
      R => rst
    );
\sum_final_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(9),
      Q => sum_final(9),
      R => rst
    );
\sum_round[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sum_round_reg[55]_0\(2),
      O => \sum_round[4]_i_2_n_0\
    );
\sum_round_2[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sum_round_reg_n_0_[11]\,
      I1 => sum_round_overflow,
      I2 => \sum_round_reg_n_0_[10]\,
      O => sum_round_2(10)
    );
\sum_round_2[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sum_round_reg_n_0_[12]\,
      I1 => sum_round_overflow,
      I2 => \sum_round_reg_n_0_[11]\,
      O => sum_round_2(11)
    );
\sum_round_2[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sum_round_reg_n_0_[13]\,
      I1 => sum_round_overflow,
      I2 => \sum_round_reg_n_0_[12]\,
      O => sum_round_2(12)
    );
\sum_round_2[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sum_round_reg_n_0_[14]\,
      I1 => sum_round_overflow,
      I2 => \sum_round_reg_n_0_[13]\,
      O => sum_round_2(13)
    );
\sum_round_2[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sum_round_reg_n_0_[15]\,
      I1 => sum_round_overflow,
      I2 => \sum_round_reg_n_0_[14]\,
      O => sum_round_2(14)
    );
\sum_round_2[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sum_round_reg_n_0_[16]\,
      I1 => sum_round_overflow,
      I2 => \sum_round_reg_n_0_[15]\,
      O => sum_round_2(15)
    );
\sum_round_2[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sum_round_reg_n_0_[17]\,
      I1 => sum_round_overflow,
      I2 => \sum_round_reg_n_0_[16]\,
      O => sum_round_2(16)
    );
\sum_round_2[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sum_round_reg_n_0_[18]\,
      I1 => sum_round_overflow,
      I2 => \sum_round_reg_n_0_[17]\,
      O => sum_round_2(17)
    );
\sum_round_2[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sum_round_reg_n_0_[19]\,
      I1 => sum_round_overflow,
      I2 => \sum_round_reg_n_0_[18]\,
      O => sum_round_2(18)
    );
\sum_round_2[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sum_round_reg_n_0_[20]\,
      I1 => sum_round_overflow,
      I2 => \sum_round_reg_n_0_[19]\,
      O => sum_round_2(19)
    );
\sum_round_2[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sum_round_reg_n_0_[21]\,
      I1 => sum_round_overflow,
      I2 => \sum_round_reg_n_0_[20]\,
      O => sum_round_2(20)
    );
\sum_round_2[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sum_round_reg_n_0_[22]\,
      I1 => sum_round_overflow,
      I2 => \sum_round_reg_n_0_[21]\,
      O => sum_round_2(21)
    );
\sum_round_2[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sum_round_reg_n_0_[23]\,
      I1 => sum_round_overflow,
      I2 => \sum_round_reg_n_0_[22]\,
      O => sum_round_2(22)
    );
\sum_round_2[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sum_round_reg_n_0_[24]\,
      I1 => sum_round_overflow,
      I2 => \sum_round_reg_n_0_[23]\,
      O => sum_round_2(23)
    );
\sum_round_2[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sum_round_reg_n_0_[25]\,
      I1 => sum_round_overflow,
      I2 => \sum_round_reg_n_0_[24]\,
      O => sum_round_2(24)
    );
\sum_round_2[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sum_round_reg_n_0_[26]\,
      I1 => sum_round_overflow,
      I2 => \sum_round_reg_n_0_[25]\,
      O => sum_round_2(25)
    );
\sum_round_2[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sum_round_reg_n_0_[27]\,
      I1 => sum_round_overflow,
      I2 => \sum_round_reg_n_0_[26]\,
      O => sum_round_2(26)
    );
\sum_round_2[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sum_round_reg_n_0_[28]\,
      I1 => sum_round_overflow,
      I2 => \sum_round_reg_n_0_[27]\,
      O => sum_round_2(27)
    );
\sum_round_2[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sum_round_reg_n_0_[29]\,
      I1 => sum_round_overflow,
      I2 => \sum_round_reg_n_0_[28]\,
      O => sum_round_2(28)
    );
\sum_round_2[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sum_round_reg_n_0_[30]\,
      I1 => sum_round_overflow,
      I2 => \sum_round_reg_n_0_[29]\,
      O => sum_round_2(29)
    );
\sum_round_2[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sum_round_reg_n_0_[3]\,
      I1 => sum_round_overflow,
      I2 => \sum_round_reg_n_0_[2]\,
      O => sum_round_2(2)
    );
\sum_round_2[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sum_round_reg_n_0_[31]\,
      I1 => sum_round_overflow,
      I2 => \sum_round_reg_n_0_[30]\,
      O => sum_round_2(30)
    );
\sum_round_2[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sum_round_reg_n_0_[32]\,
      I1 => sum_round_overflow,
      I2 => \sum_round_reg_n_0_[31]\,
      O => sum_round_2(31)
    );
\sum_round_2[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sum_round_reg_n_0_[33]\,
      I1 => sum_round_overflow,
      I2 => \sum_round_reg_n_0_[32]\,
      O => sum_round_2(32)
    );
\sum_round_2[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sum_round_reg_n_0_[34]\,
      I1 => sum_round_overflow,
      I2 => \sum_round_reg_n_0_[33]\,
      O => sum_round_2(33)
    );
\sum_round_2[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sum_round_reg_n_0_[35]\,
      I1 => sum_round_overflow,
      I2 => \sum_round_reg_n_0_[34]\,
      O => sum_round_2(34)
    );
\sum_round_2[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sum_round_reg_n_0_[36]\,
      I1 => sum_round_overflow,
      I2 => \sum_round_reg_n_0_[35]\,
      O => sum_round_2(35)
    );
\sum_round_2[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sum_round_reg_n_0_[37]\,
      I1 => sum_round_overflow,
      I2 => \sum_round_reg_n_0_[36]\,
      O => sum_round_2(36)
    );
\sum_round_2[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sum_round_reg_n_0_[38]\,
      I1 => sum_round_overflow,
      I2 => \sum_round_reg_n_0_[37]\,
      O => sum_round_2(37)
    );
\sum_round_2[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sum_round_reg_n_0_[39]\,
      I1 => sum_round_overflow,
      I2 => \sum_round_reg_n_0_[38]\,
      O => sum_round_2(38)
    );
\sum_round_2[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sum_round_reg_n_0_[40]\,
      I1 => sum_round_overflow,
      I2 => \sum_round_reg_n_0_[39]\,
      O => sum_round_2(39)
    );
\sum_round_2[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sum_round_reg_n_0_[4]\,
      I1 => sum_round_overflow,
      I2 => \sum_round_reg_n_0_[3]\,
      O => sum_round_2(3)
    );
\sum_round_2[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sum_round_reg_n_0_[41]\,
      I1 => sum_round_overflow,
      I2 => \sum_round_reg_n_0_[40]\,
      O => sum_round_2(40)
    );
\sum_round_2[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sum_round_reg_n_0_[42]\,
      I1 => sum_round_overflow,
      I2 => \sum_round_reg_n_0_[41]\,
      O => sum_round_2(41)
    );
\sum_round_2[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sum_round_reg_n_0_[43]\,
      I1 => sum_round_overflow,
      I2 => \sum_round_reg_n_0_[42]\,
      O => sum_round_2(42)
    );
\sum_round_2[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sum_round_reg_n_0_[44]\,
      I1 => sum_round_overflow,
      I2 => \sum_round_reg_n_0_[43]\,
      O => sum_round_2(43)
    );
\sum_round_2[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sum_round_reg_n_0_[45]\,
      I1 => sum_round_overflow,
      I2 => \sum_round_reg_n_0_[44]\,
      O => sum_round_2(44)
    );
\sum_round_2[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sum_round_reg_n_0_[46]\,
      I1 => sum_round_overflow,
      I2 => \sum_round_reg_n_0_[45]\,
      O => sum_round_2(45)
    );
\sum_round_2[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sum_round_reg_n_0_[47]\,
      I1 => sum_round_overflow,
      I2 => \sum_round_reg_n_0_[46]\,
      O => sum_round_2(46)
    );
\sum_round_2[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sum_round_reg_n_0_[48]\,
      I1 => sum_round_overflow,
      I2 => \sum_round_reg_n_0_[47]\,
      O => sum_round_2(47)
    );
\sum_round_2[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sum_round_reg_n_0_[49]\,
      I1 => sum_round_overflow,
      I2 => \sum_round_reg_n_0_[48]\,
      O => sum_round_2(48)
    );
\sum_round_2[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sum_round_reg_n_0_[50]\,
      I1 => sum_round_overflow,
      I2 => \sum_round_reg_n_0_[49]\,
      O => sum_round_2(49)
    );
\sum_round_2[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sum_round_reg_n_0_[5]\,
      I1 => sum_round_overflow,
      I2 => \sum_round_reg_n_0_[4]\,
      O => sum_round_2(4)
    );
\sum_round_2[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sum_round_reg_n_0_[51]\,
      I1 => sum_round_overflow,
      I2 => \sum_round_reg_n_0_[50]\,
      O => sum_round_2(50)
    );
\sum_round_2[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sum_round_reg_n_0_[52]\,
      I1 => sum_round_overflow,
      I2 => \sum_round_reg_n_0_[51]\,
      O => sum_round_2(51)
    );
\sum_round_2[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sum_round_reg_n_0_[53]\,
      I1 => sum_round_overflow,
      I2 => \sum_round_reg_n_0_[52]\,
      O => sum_round_2(52)
    );
\sum_round_2[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sum_round_reg_n_0_[54]\,
      I1 => sum_round_overflow,
      I2 => \sum_round_reg_n_0_[53]\,
      O => sum_round_2(53)
    );
\sum_round_2[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sum_round_reg_n_0_[6]\,
      I1 => sum_round_overflow,
      I2 => \sum_round_reg_n_0_[5]\,
      O => sum_round_2(5)
    );
\sum_round_2[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sum_round_reg_n_0_[7]\,
      I1 => sum_round_overflow,
      I2 => \sum_round_reg_n_0_[6]\,
      O => sum_round_2(6)
    );
\sum_round_2[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sum_round_reg_n_0_[8]\,
      I1 => sum_round_overflow,
      I2 => \sum_round_reg_n_0_[7]\,
      O => sum_round_2(7)
    );
\sum_round_2[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sum_round_reg_n_0_[9]\,
      I1 => sum_round_overflow,
      I2 => \sum_round_reg_n_0_[8]\,
      O => sum_round_2(8)
    );
\sum_round_2[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sum_round_reg_n_0_[10]\,
      I1 => sum_round_overflow,
      I2 => \sum_round_reg_n_0_[9]\,
      O => sum_round_2(9)
    );
\sum_round_2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => sum_round_2(10),
      Q => \sum_round_2_reg_n_0_[10]\,
      R => rst
    );
\sum_round_2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => sum_round_2(11),
      Q => \sum_round_2_reg_n_0_[11]\,
      R => rst
    );
\sum_round_2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => sum_round_2(12),
      Q => \sum_round_2_reg_n_0_[12]\,
      R => rst
    );
\sum_round_2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => sum_round_2(13),
      Q => \sum_round_2_reg_n_0_[13]\,
      R => rst
    );
\sum_round_2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => sum_round_2(14),
      Q => \sum_round_2_reg_n_0_[14]\,
      R => rst
    );
\sum_round_2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => sum_round_2(15),
      Q => \sum_round_2_reg_n_0_[15]\,
      R => rst
    );
\sum_round_2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => sum_round_2(16),
      Q => \sum_round_2_reg_n_0_[16]\,
      R => rst
    );
\sum_round_2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => sum_round_2(17),
      Q => \sum_round_2_reg_n_0_[17]\,
      R => rst
    );
\sum_round_2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => sum_round_2(18),
      Q => \sum_round_2_reg_n_0_[18]\,
      R => rst
    );
\sum_round_2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => sum_round_2(19),
      Q => \sum_round_2_reg_n_0_[19]\,
      R => rst
    );
\sum_round_2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => sum_round_2(20),
      Q => \sum_round_2_reg_n_0_[20]\,
      R => rst
    );
\sum_round_2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => sum_round_2(21),
      Q => \sum_round_2_reg_n_0_[21]\,
      R => rst
    );
\sum_round_2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => sum_round_2(22),
      Q => \sum_round_2_reg_n_0_[22]\,
      R => rst
    );
\sum_round_2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => sum_round_2(23),
      Q => \sum_round_2_reg_n_0_[23]\,
      R => rst
    );
\sum_round_2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => sum_round_2(24),
      Q => \sum_round_2_reg_n_0_[24]\,
      R => rst
    );
\sum_round_2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => sum_round_2(25),
      Q => \sum_round_2_reg_n_0_[25]\,
      R => rst
    );
\sum_round_2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => sum_round_2(26),
      Q => \sum_round_2_reg_n_0_[26]\,
      R => rst
    );
\sum_round_2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => sum_round_2(27),
      Q => \sum_round_2_reg_n_0_[27]\,
      R => rst
    );
\sum_round_2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => sum_round_2(28),
      Q => \sum_round_2_reg_n_0_[28]\,
      R => rst
    );
\sum_round_2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => sum_round_2(29),
      Q => \sum_round_2_reg_n_0_[29]\,
      R => rst
    );
\sum_round_2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => sum_round_2(2),
      Q => \sum_round_2_reg_n_0_[2]\,
      R => rst
    );
\sum_round_2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => sum_round_2(30),
      Q => \sum_round_2_reg_n_0_[30]\,
      R => rst
    );
\sum_round_2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => sum_round_2(31),
      Q => \sum_round_2_reg_n_0_[31]\,
      R => rst
    );
\sum_round_2_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => sum_round_2(32),
      Q => \sum_round_2_reg_n_0_[32]\,
      R => rst
    );
\sum_round_2_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => sum_round_2(33),
      Q => \sum_round_2_reg_n_0_[33]\,
      R => rst
    );
\sum_round_2_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => sum_round_2(34),
      Q => \sum_round_2_reg_n_0_[34]\,
      R => rst
    );
\sum_round_2_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => sum_round_2(35),
      Q => \sum_round_2_reg_n_0_[35]\,
      R => rst
    );
\sum_round_2_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => sum_round_2(36),
      Q => \sum_round_2_reg_n_0_[36]\,
      R => rst
    );
\sum_round_2_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => sum_round_2(37),
      Q => \sum_round_2_reg_n_0_[37]\,
      R => rst
    );
\sum_round_2_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => sum_round_2(38),
      Q => \sum_round_2_reg_n_0_[38]\,
      R => rst
    );
\sum_round_2_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => sum_round_2(39),
      Q => \sum_round_2_reg_n_0_[39]\,
      R => rst
    );
\sum_round_2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => sum_round_2(3),
      Q => \sum_round_2_reg_n_0_[3]\,
      R => rst
    );
\sum_round_2_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => sum_round_2(40),
      Q => \sum_round_2_reg_n_0_[40]\,
      R => rst
    );
\sum_round_2_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => sum_round_2(41),
      Q => \sum_round_2_reg_n_0_[41]\,
      R => rst
    );
\sum_round_2_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => sum_round_2(42),
      Q => \sum_round_2_reg_n_0_[42]\,
      R => rst
    );
\sum_round_2_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => sum_round_2(43),
      Q => \sum_round_2_reg_n_0_[43]\,
      R => rst
    );
\sum_round_2_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => sum_round_2(44),
      Q => \sum_round_2_reg_n_0_[44]\,
      R => rst
    );
\sum_round_2_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => sum_round_2(45),
      Q => \sum_round_2_reg_n_0_[45]\,
      R => rst
    );
\sum_round_2_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => sum_round_2(46),
      Q => \sum_round_2_reg_n_0_[46]\,
      R => rst
    );
\sum_round_2_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => sum_round_2(47),
      Q => \sum_round_2_reg_n_0_[47]\,
      R => rst
    );
\sum_round_2_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => sum_round_2(48),
      Q => \sum_round_2_reg_n_0_[48]\,
      R => rst
    );
\sum_round_2_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => sum_round_2(49),
      Q => \sum_round_2_reg_n_0_[49]\,
      R => rst
    );
\sum_round_2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => sum_round_2(4),
      Q => \sum_round_2_reg_n_0_[4]\,
      R => rst
    );
\sum_round_2_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => sum_round_2(50),
      Q => \sum_round_2_reg_n_0_[50]\,
      R => rst
    );
\sum_round_2_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => sum_round_2(51),
      Q => \sum_round_2_reg_n_0_[51]\,
      R => rst
    );
\sum_round_2_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => sum_round_2(52),
      Q => \sum_round_2_reg_n_0_[52]\,
      R => rst
    );
\sum_round_2_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => sum_round_2(53),
      Q => \sum_round_2_reg_n_0_[53]\,
      R => rst
    );
\sum_round_2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => sum_round_2(5),
      Q => \sum_round_2_reg_n_0_[5]\,
      R => rst
    );
\sum_round_2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => sum_round_2(6),
      Q => \sum_round_2_reg_n_0_[6]\,
      R => rst
    );
\sum_round_2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => sum_round_2(7),
      Q => \sum_round_2_reg_n_0_[7]\,
      R => rst
    );
\sum_round_2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => sum_round_2(8),
      Q => \sum_round_2_reg_n_0_[8]\,
      R => rst
    );
\sum_round_2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => sum_round_2(9),
      Q => \sum_round_2_reg_n_0_[9]\,
      R => rst
    );
\sum_round_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => plusOp(10),
      Q => \sum_round_reg_n_0_[10]\,
      R => rst
    );
\sum_round_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => plusOp(11),
      Q => \sum_round_reg_n_0_[11]\,
      R => rst
    );
\sum_round_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => plusOp(12),
      Q => \sum_round_reg_n_0_[12]\,
      R => rst
    );
\sum_round_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_round_reg[8]_i_1_n_0\,
      CO(3) => \sum_round_reg[12]_i_1_n_0\,
      CO(2) => \sum_round_reg[12]_i_1_n_1\,
      CO(1) => \sum_round_reg[12]_i_1_n_2\,
      CO(0) => \sum_round_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(12 downto 9),
      S(3 downto 0) => \sum_round_reg[55]_0\(12 downto 9)
    );
\sum_round_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => plusOp(13),
      Q => \sum_round_reg_n_0_[13]\,
      R => rst
    );
\sum_round_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => plusOp(14),
      Q => \sum_round_reg_n_0_[14]\,
      R => rst
    );
\sum_round_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => plusOp(15),
      Q => \sum_round_reg_n_0_[15]\,
      R => rst
    );
\sum_round_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => plusOp(16),
      Q => \sum_round_reg_n_0_[16]\,
      R => rst
    );
\sum_round_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_round_reg[12]_i_1_n_0\,
      CO(3) => \sum_round_reg[16]_i_1_n_0\,
      CO(2) => \sum_round_reg[16]_i_1_n_1\,
      CO(1) => \sum_round_reg[16]_i_1_n_2\,
      CO(0) => \sum_round_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(16 downto 13),
      S(3 downto 0) => \sum_round_reg[55]_0\(16 downto 13)
    );
\sum_round_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => plusOp(17),
      Q => \sum_round_reg_n_0_[17]\,
      R => rst
    );
\sum_round_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => plusOp(18),
      Q => \sum_round_reg_n_0_[18]\,
      R => rst
    );
\sum_round_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => plusOp(19),
      Q => \sum_round_reg_n_0_[19]\,
      R => rst
    );
\sum_round_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => plusOp(20),
      Q => \sum_round_reg_n_0_[20]\,
      R => rst
    );
\sum_round_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_round_reg[16]_i_1_n_0\,
      CO(3) => \sum_round_reg[20]_i_1_n_0\,
      CO(2) => \sum_round_reg[20]_i_1_n_1\,
      CO(1) => \sum_round_reg[20]_i_1_n_2\,
      CO(0) => \sum_round_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(20 downto 17),
      S(3 downto 0) => \sum_round_reg[55]_0\(20 downto 17)
    );
\sum_round_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => plusOp(21),
      Q => \sum_round_reg_n_0_[21]\,
      R => rst
    );
\sum_round_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => plusOp(22),
      Q => \sum_round_reg_n_0_[22]\,
      R => rst
    );
\sum_round_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => plusOp(23),
      Q => \sum_round_reg_n_0_[23]\,
      R => rst
    );
\sum_round_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => plusOp(24),
      Q => \sum_round_reg_n_0_[24]\,
      R => rst
    );
\sum_round_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_round_reg[20]_i_1_n_0\,
      CO(3) => \sum_round_reg[24]_i_1_n_0\,
      CO(2) => \sum_round_reg[24]_i_1_n_1\,
      CO(1) => \sum_round_reg[24]_i_1_n_2\,
      CO(0) => \sum_round_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(24 downto 21),
      S(3 downto 0) => \sum_round_reg[55]_0\(24 downto 21)
    );
\sum_round_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => plusOp(25),
      Q => \sum_round_reg_n_0_[25]\,
      R => rst
    );
\sum_round_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => plusOp(26),
      Q => \sum_round_reg_n_0_[26]\,
      R => rst
    );
\sum_round_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => plusOp(27),
      Q => \sum_round_reg_n_0_[27]\,
      R => rst
    );
\sum_round_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => plusOp(28),
      Q => \sum_round_reg_n_0_[28]\,
      R => rst
    );
\sum_round_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_round_reg[24]_i_1_n_0\,
      CO(3) => \sum_round_reg[28]_i_1_n_0\,
      CO(2) => \sum_round_reg[28]_i_1_n_1\,
      CO(1) => \sum_round_reg[28]_i_1_n_2\,
      CO(0) => \sum_round_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(28 downto 25),
      S(3 downto 0) => \sum_round_reg[55]_0\(28 downto 25)
    );
\sum_round_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => plusOp(29),
      Q => \sum_round_reg_n_0_[29]\,
      R => rst
    );
\sum_round_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => plusOp(2),
      Q => \sum_round_reg_n_0_[2]\,
      R => rst
    );
\sum_round_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => plusOp(30),
      Q => \sum_round_reg_n_0_[30]\,
      R => rst
    );
\sum_round_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => plusOp(31),
      Q => \sum_round_reg_n_0_[31]\,
      R => rst
    );
\sum_round_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => plusOp(32),
      Q => \sum_round_reg_n_0_[32]\,
      R => rst
    );
\sum_round_reg[32]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_round_reg[28]_i_1_n_0\,
      CO(3) => \sum_round_reg[32]_i_1_n_0\,
      CO(2) => \sum_round_reg[32]_i_1_n_1\,
      CO(1) => \sum_round_reg[32]_i_1_n_2\,
      CO(0) => \sum_round_reg[32]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(32 downto 29),
      S(3 downto 0) => \sum_round_reg[55]_0\(32 downto 29)
    );
\sum_round_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => plusOp(33),
      Q => \sum_round_reg_n_0_[33]\,
      R => rst
    );
\sum_round_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => plusOp(34),
      Q => \sum_round_reg_n_0_[34]\,
      R => rst
    );
\sum_round_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => plusOp(35),
      Q => \sum_round_reg_n_0_[35]\,
      R => rst
    );
\sum_round_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => plusOp(36),
      Q => \sum_round_reg_n_0_[36]\,
      R => rst
    );
\sum_round_reg[36]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_round_reg[32]_i_1_n_0\,
      CO(3) => \sum_round_reg[36]_i_1_n_0\,
      CO(2) => \sum_round_reg[36]_i_1_n_1\,
      CO(1) => \sum_round_reg[36]_i_1_n_2\,
      CO(0) => \sum_round_reg[36]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(36 downto 33),
      S(3 downto 0) => \sum_round_reg[55]_0\(36 downto 33)
    );
\sum_round_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => plusOp(37),
      Q => \sum_round_reg_n_0_[37]\,
      R => rst
    );
\sum_round_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => plusOp(38),
      Q => \sum_round_reg_n_0_[38]\,
      R => rst
    );
\sum_round_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => plusOp(39),
      Q => \sum_round_reg_n_0_[39]\,
      R => rst
    );
\sum_round_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => plusOp(3),
      Q => \sum_round_reg_n_0_[3]\,
      R => rst
    );
\sum_round_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => plusOp(40),
      Q => \sum_round_reg_n_0_[40]\,
      R => rst
    );
\sum_round_reg[40]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_round_reg[36]_i_1_n_0\,
      CO(3) => \sum_round_reg[40]_i_1_n_0\,
      CO(2) => \sum_round_reg[40]_i_1_n_1\,
      CO(1) => \sum_round_reg[40]_i_1_n_2\,
      CO(0) => \sum_round_reg[40]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(40 downto 37),
      S(3 downto 0) => \sum_round_reg[55]_0\(40 downto 37)
    );
\sum_round_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => plusOp(41),
      Q => \sum_round_reg_n_0_[41]\,
      R => rst
    );
\sum_round_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => plusOp(42),
      Q => \sum_round_reg_n_0_[42]\,
      R => rst
    );
\sum_round_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => plusOp(43),
      Q => \sum_round_reg_n_0_[43]\,
      R => rst
    );
\sum_round_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => plusOp(44),
      Q => \sum_round_reg_n_0_[44]\,
      R => rst
    );
\sum_round_reg[44]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_round_reg[40]_i_1_n_0\,
      CO(3) => \sum_round_reg[44]_i_1_n_0\,
      CO(2) => \sum_round_reg[44]_i_1_n_1\,
      CO(1) => \sum_round_reg[44]_i_1_n_2\,
      CO(0) => \sum_round_reg[44]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(44 downto 41),
      S(3 downto 0) => \sum_round_reg[55]_0\(44 downto 41)
    );
\sum_round_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => plusOp(45),
      Q => \sum_round_reg_n_0_[45]\,
      R => rst
    );
\sum_round_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => plusOp(46),
      Q => \sum_round_reg_n_0_[46]\,
      R => rst
    );
\sum_round_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => plusOp(47),
      Q => \sum_round_reg_n_0_[47]\,
      R => rst
    );
\sum_round_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => plusOp(48),
      Q => \sum_round_reg_n_0_[48]\,
      R => rst
    );
\sum_round_reg[48]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_round_reg[44]_i_1_n_0\,
      CO(3) => \sum_round_reg[48]_i_1_n_0\,
      CO(2) => \sum_round_reg[48]_i_1_n_1\,
      CO(1) => \sum_round_reg[48]_i_1_n_2\,
      CO(0) => \sum_round_reg[48]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(48 downto 45),
      S(3 downto 0) => \sum_round_reg[55]_0\(48 downto 45)
    );
\sum_round_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => plusOp(49),
      Q => \sum_round_reg_n_0_[49]\,
      R => rst
    );
\sum_round_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => plusOp(4),
      Q => \sum_round_reg_n_0_[4]\,
      R => rst
    );
\sum_round_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sum_round_reg[4]_i_1_n_0\,
      CO(2) => \sum_round_reg[4]_i_1_n_1\,
      CO(1) => \sum_round_reg[4]_i_1_n_2\,
      CO(0) => \sum_round_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \sum_round_reg[55]_0\(2),
      DI(0) => '0',
      O(3 downto 1) => plusOp(4 downto 2),
      O(0) => \NLW_sum_round_reg[4]_i_1_O_UNCONNECTED\(0),
      S(3 downto 2) => \sum_round_reg[55]_0\(4 downto 3),
      S(1) => \sum_round[4]_i_2_n_0\,
      S(0) => \sum_round_reg[55]_0\(1)
    );
\sum_round_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => plusOp(50),
      Q => \sum_round_reg_n_0_[50]\,
      R => rst
    );
\sum_round_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => plusOp(51),
      Q => \sum_round_reg_n_0_[51]\,
      R => rst
    );
\sum_round_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => plusOp(52),
      Q => \sum_round_reg_n_0_[52]\,
      R => rst
    );
\sum_round_reg[52]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_round_reg[48]_i_1_n_0\,
      CO(3) => \sum_round_reg[52]_i_1_n_0\,
      CO(2) => \sum_round_reg[52]_i_1_n_1\,
      CO(1) => \sum_round_reg[52]_i_1_n_2\,
      CO(0) => \sum_round_reg[52]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(52 downto 49),
      S(3 downto 0) => \sum_round_reg[55]_0\(52 downto 49)
    );
\sum_round_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => plusOp(53),
      Q => \sum_round_reg_n_0_[53]\,
      R => rst
    );
\sum_round_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => plusOp(54),
      Q => \sum_round_reg_n_0_[54]\,
      R => rst
    );
\sum_round_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => plusOp(55),
      Q => sum_round_overflow,
      R => rst
    );
\sum_round_reg[55]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_round_reg[52]_i_1_n_0\,
      CO(3) => \NLW_sum_round_reg[55]_i_1_CO_UNCONNECTED\(3),
      CO(2) => plusOp(55),
      CO(1) => \NLW_sum_round_reg[55]_i_1_CO_UNCONNECTED\(1),
      CO(0) => \sum_round_reg[55]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_sum_round_reg[55]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => plusOp(54 downto 53),
      S(3 downto 2) => B"01",
      S(1 downto 0) => \sum_round_reg[55]_0\(54 downto 53)
    );
\sum_round_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => plusOp(5),
      Q => \sum_round_reg_n_0_[5]\,
      R => rst
    );
\sum_round_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => plusOp(6),
      Q => \sum_round_reg_n_0_[6]\,
      R => rst
    );
\sum_round_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => plusOp(7),
      Q => \sum_round_reg_n_0_[7]\,
      R => rst
    );
\sum_round_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => plusOp(8),
      Q => \sum_round_reg_n_0_[8]\,
      R => rst
    );
\sum_round_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_round_reg[4]_i_1_n_0\,
      CO(3) => \sum_round_reg[8]_i_1_n_0\,
      CO(2) => \sum_round_reg[8]_i_1_n_1\,
      CO(1) => \sum_round_reg[8]_i_1_n_2\,
      CO(0) => \sum_round_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(8 downto 5),
      S(3 downto 0) => \sum_round_reg[55]_0\(8 downto 5)
    );
\sum_round_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => plusOp(9),
      Q => \sum_round_reg_n_0_[9]\,
      R => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity fpu_design_fpu_double_0_0_fpu_sub is
  port (
    sign : out STD_LOGIC;
    \diff_2_reg[54]_0\ : out STD_LOGIC_VECTOR ( 54 downto 0 );
    \exponent_2_reg[10]_0\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    rst : in STD_LOGIC;
    \diff_1_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 63 downto 0 );
    clk : in STD_LOGIC;
    sign_reg_0 : in STD_LOGIC_VECTOR ( 63 downto 0 );
    sign_reg_1 : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of fpu_design_fpu_double_0_0_fpu_sub : entity is "fpu_sub";
end fpu_design_fpu_double_0_0_fpu_sub;

architecture STRUCTURE of fpu_design_fpu_double_0_0_fpu_sub is
  signal SHL0_in : STD_LOGIC_VECTOR ( 2 to 2 );
  signal SHR : STD_LOGIC_VECTOR ( 54 downto 0 );
  signal a_gtet_b : STD_LOGIC;
  signal \a_gtet_b0__0\ : STD_LOGIC;
  signal \diff[11]_i_2_n_0\ : STD_LOGIC;
  signal \diff[11]_i_3_n_0\ : STD_LOGIC;
  signal \diff[11]_i_4_n_0\ : STD_LOGIC;
  signal \diff[11]_i_5_n_0\ : STD_LOGIC;
  signal \diff[15]_i_2_n_0\ : STD_LOGIC;
  signal \diff[15]_i_3_n_0\ : STD_LOGIC;
  signal \diff[15]_i_4_n_0\ : STD_LOGIC;
  signal \diff[15]_i_5_n_0\ : STD_LOGIC;
  signal \diff[19]_i_2_n_0\ : STD_LOGIC;
  signal \diff[19]_i_3_n_0\ : STD_LOGIC;
  signal \diff[19]_i_4_n_0\ : STD_LOGIC;
  signal \diff[19]_i_5_n_0\ : STD_LOGIC;
  signal \diff[23]_i_2_n_0\ : STD_LOGIC;
  signal \diff[23]_i_3_n_0\ : STD_LOGIC;
  signal \diff[23]_i_4_n_0\ : STD_LOGIC;
  signal \diff[23]_i_5_n_0\ : STD_LOGIC;
  signal \diff[27]_i_2_n_0\ : STD_LOGIC;
  signal \diff[27]_i_3_n_0\ : STD_LOGIC;
  signal \diff[27]_i_4_n_0\ : STD_LOGIC;
  signal \diff[27]_i_5_n_0\ : STD_LOGIC;
  signal \diff[31]_i_2_n_0\ : STD_LOGIC;
  signal \diff[31]_i_3_n_0\ : STD_LOGIC;
  signal \diff[31]_i_4_n_0\ : STD_LOGIC;
  signal \diff[31]_i_5_n_0\ : STD_LOGIC;
  signal \diff[35]_i_2_n_0\ : STD_LOGIC;
  signal \diff[35]_i_3_n_0\ : STD_LOGIC;
  signal \diff[35]_i_4_n_0\ : STD_LOGIC;
  signal \diff[35]_i_5_n_0\ : STD_LOGIC;
  signal \diff[39]_i_2_n_0\ : STD_LOGIC;
  signal \diff[39]_i_3_n_0\ : STD_LOGIC;
  signal \diff[39]_i_4_n_0\ : STD_LOGIC;
  signal \diff[39]_i_5_n_0\ : STD_LOGIC;
  signal \diff[3]_i_2_n_0\ : STD_LOGIC;
  signal \diff[3]_i_3_n_0\ : STD_LOGIC;
  signal \diff[3]_i_4_n_0\ : STD_LOGIC;
  signal \diff[3]_i_5_n_0\ : STD_LOGIC;
  signal \diff[43]_i_2_n_0\ : STD_LOGIC;
  signal \diff[43]_i_3_n_0\ : STD_LOGIC;
  signal \diff[43]_i_4_n_0\ : STD_LOGIC;
  signal \diff[43]_i_5_n_0\ : STD_LOGIC;
  signal \diff[47]_i_2_n_0\ : STD_LOGIC;
  signal \diff[47]_i_3_n_0\ : STD_LOGIC;
  signal \diff[47]_i_4_n_0\ : STD_LOGIC;
  signal \diff[47]_i_5_n_0\ : STD_LOGIC;
  signal \diff[51]_i_2_n_0\ : STD_LOGIC;
  signal \diff[51]_i_3_n_0\ : STD_LOGIC;
  signal \diff[51]_i_4_n_0\ : STD_LOGIC;
  signal \diff[51]_i_5_n_0\ : STD_LOGIC;
  signal \diff[54]_i_2_n_0\ : STD_LOGIC;
  signal \diff[54]_i_3_n_0\ : STD_LOGIC;
  signal \diff[54]_i_4_n_0\ : STD_LOGIC;
  signal \diff[7]_i_2_n_0\ : STD_LOGIC;
  signal \diff[7]_i_3_n_0\ : STD_LOGIC;
  signal \diff[7]_i_4_n_0\ : STD_LOGIC;
  signal \diff[7]_i_5_n_0\ : STD_LOGIC;
  signal diff_1 : STD_LOGIC_VECTOR ( 54 downto 0 );
  signal \diff_1[0]_i_1_n_0\ : STD_LOGIC;
  signal \diff_1[10]_i_1_n_0\ : STD_LOGIC;
  signal \diff_1[10]_i_2_n_0\ : STD_LOGIC;
  signal \diff_1[10]_i_3_n_0\ : STD_LOGIC;
  signal \diff_1[10]_i_4_n_0\ : STD_LOGIC;
  signal \diff_1[11]_i_1_n_0\ : STD_LOGIC;
  signal \diff_1[11]_i_2_n_0\ : STD_LOGIC;
  signal \diff_1[11]_i_3_n_0\ : STD_LOGIC;
  signal \diff_1[11]_i_4_n_0\ : STD_LOGIC;
  signal \diff_1[12]_i_1_n_0\ : STD_LOGIC;
  signal \diff_1[12]_i_2_n_0\ : STD_LOGIC;
  signal \diff_1[12]_i_3_n_0\ : STD_LOGIC;
  signal \diff_1[12]_i_4_n_0\ : STD_LOGIC;
  signal \diff_1[13]_i_1_n_0\ : STD_LOGIC;
  signal \diff_1[13]_i_2_n_0\ : STD_LOGIC;
  signal \diff_1[13]_i_3_n_0\ : STD_LOGIC;
  signal \diff_1[13]_i_4_n_0\ : STD_LOGIC;
  signal \diff_1[14]_i_1_n_0\ : STD_LOGIC;
  signal \diff_1[14]_i_2_n_0\ : STD_LOGIC;
  signal \diff_1[14]_i_3_n_0\ : STD_LOGIC;
  signal \diff_1[14]_i_4_n_0\ : STD_LOGIC;
  signal \diff_1[15]_i_1_n_0\ : STD_LOGIC;
  signal \diff_1[15]_i_2_n_0\ : STD_LOGIC;
  signal \diff_1[15]_i_3_n_0\ : STD_LOGIC;
  signal \diff_1[15]_i_4_n_0\ : STD_LOGIC;
  signal \diff_1[16]_i_1_n_0\ : STD_LOGIC;
  signal \diff_1[16]_i_2_n_0\ : STD_LOGIC;
  signal \diff_1[16]_i_3_n_0\ : STD_LOGIC;
  signal \diff_1[16]_i_4_n_0\ : STD_LOGIC;
  signal \diff_1[17]_i_1_n_0\ : STD_LOGIC;
  signal \diff_1[17]_i_2_n_0\ : STD_LOGIC;
  signal \diff_1[17]_i_3_n_0\ : STD_LOGIC;
  signal \diff_1[17]_i_4_n_0\ : STD_LOGIC;
  signal \diff_1[18]_i_1_n_0\ : STD_LOGIC;
  signal \diff_1[18]_i_2_n_0\ : STD_LOGIC;
  signal \diff_1[18]_i_3_n_0\ : STD_LOGIC;
  signal \diff_1[18]_i_4_n_0\ : STD_LOGIC;
  signal \diff_1[19]_i_1_n_0\ : STD_LOGIC;
  signal \diff_1[19]_i_2_n_0\ : STD_LOGIC;
  signal \diff_1[19]_i_3_n_0\ : STD_LOGIC;
  signal \diff_1[19]_i_4_n_0\ : STD_LOGIC;
  signal \diff_1[1]_i_1_n_0\ : STD_LOGIC;
  signal \diff_1[1]_i_2_n_0\ : STD_LOGIC;
  signal \diff_1[1]_i_3_n_0\ : STD_LOGIC;
  signal \diff_1[1]_i_4_n_0\ : STD_LOGIC;
  signal \diff_1[20]_i_1_n_0\ : STD_LOGIC;
  signal \diff_1[20]_i_2_n_0\ : STD_LOGIC;
  signal \diff_1[20]_i_3_n_0\ : STD_LOGIC;
  signal \diff_1[20]_i_4_n_0\ : STD_LOGIC;
  signal \diff_1[21]_i_1_n_0\ : STD_LOGIC;
  signal \diff_1[21]_i_2_n_0\ : STD_LOGIC;
  signal \diff_1[21]_i_3_n_0\ : STD_LOGIC;
  signal \diff_1[21]_i_4_n_0\ : STD_LOGIC;
  signal \diff_1[22]_i_1_n_0\ : STD_LOGIC;
  signal \diff_1[22]_i_2_n_0\ : STD_LOGIC;
  signal \diff_1[22]_i_3_n_0\ : STD_LOGIC;
  signal \diff_1[22]_i_4_n_0\ : STD_LOGIC;
  signal \diff_1[23]_i_1_n_0\ : STD_LOGIC;
  signal \diff_1[23]_i_2_n_0\ : STD_LOGIC;
  signal \diff_1[23]_i_3_n_0\ : STD_LOGIC;
  signal \diff_1[23]_i_4_n_0\ : STD_LOGIC;
  signal \diff_1[23]_i_5_n_0\ : STD_LOGIC;
  signal \diff_1[24]_i_1_n_0\ : STD_LOGIC;
  signal \diff_1[24]_i_2_n_0\ : STD_LOGIC;
  signal \diff_1[24]_i_3_n_0\ : STD_LOGIC;
  signal \diff_1[24]_i_4_n_0\ : STD_LOGIC;
  signal \diff_1[24]_i_5_n_0\ : STD_LOGIC;
  signal \diff_1[25]_i_1_n_0\ : STD_LOGIC;
  signal \diff_1[25]_i_2_n_0\ : STD_LOGIC;
  signal \diff_1[25]_i_3_n_0\ : STD_LOGIC;
  signal \diff_1[25]_i_4_n_0\ : STD_LOGIC;
  signal \diff_1[25]_i_5_n_0\ : STD_LOGIC;
  signal \diff_1[26]_i_1_n_0\ : STD_LOGIC;
  signal \diff_1[26]_i_2_n_0\ : STD_LOGIC;
  signal \diff_1[26]_i_3_n_0\ : STD_LOGIC;
  signal \diff_1[26]_i_4_n_0\ : STD_LOGIC;
  signal \diff_1[26]_i_5_n_0\ : STD_LOGIC;
  signal \diff_1[27]_i_1_n_0\ : STD_LOGIC;
  signal \diff_1[27]_i_2_n_0\ : STD_LOGIC;
  signal \diff_1[27]_i_3_n_0\ : STD_LOGIC;
  signal \diff_1[27]_i_4_n_0\ : STD_LOGIC;
  signal \diff_1[28]_i_1_n_0\ : STD_LOGIC;
  signal \diff_1[28]_i_2_n_0\ : STD_LOGIC;
  signal \diff_1[28]_i_3_n_0\ : STD_LOGIC;
  signal \diff_1[28]_i_4_n_0\ : STD_LOGIC;
  signal \diff_1[29]_i_1_n_0\ : STD_LOGIC;
  signal \diff_1[29]_i_2_n_0\ : STD_LOGIC;
  signal \diff_1[29]_i_3_n_0\ : STD_LOGIC;
  signal \diff_1[29]_i_4_n_0\ : STD_LOGIC;
  signal \diff_1[2]_i_1_n_0\ : STD_LOGIC;
  signal \diff_1[30]_i_1_n_0\ : STD_LOGIC;
  signal \diff_1[30]_i_2_n_0\ : STD_LOGIC;
  signal \diff_1[30]_i_3_n_0\ : STD_LOGIC;
  signal \diff_1[30]_i_4_n_0\ : STD_LOGIC;
  signal \diff_1[31]_i_1_n_0\ : STD_LOGIC;
  signal \diff_1[31]_i_2_n_0\ : STD_LOGIC;
  signal \diff_1[31]_i_3_n_0\ : STD_LOGIC;
  signal \diff_1[31]_i_4_n_0\ : STD_LOGIC;
  signal \diff_1[31]_i_5_n_0\ : STD_LOGIC;
  signal \diff_1[32]_i_1_n_0\ : STD_LOGIC;
  signal \diff_1[32]_i_2_n_0\ : STD_LOGIC;
  signal \diff_1[32]_i_3_n_0\ : STD_LOGIC;
  signal \diff_1[32]_i_4_n_0\ : STD_LOGIC;
  signal \diff_1[32]_i_5_n_0\ : STD_LOGIC;
  signal \diff_1[33]_i_1_n_0\ : STD_LOGIC;
  signal \diff_1[33]_i_2_n_0\ : STD_LOGIC;
  signal \diff_1[33]_i_3_n_0\ : STD_LOGIC;
  signal \diff_1[33]_i_4_n_0\ : STD_LOGIC;
  signal \diff_1[33]_i_5_n_0\ : STD_LOGIC;
  signal \diff_1[34]_i_1_n_0\ : STD_LOGIC;
  signal \diff_1[34]_i_2_n_0\ : STD_LOGIC;
  signal \diff_1[34]_i_3_n_0\ : STD_LOGIC;
  signal \diff_1[34]_i_4_n_0\ : STD_LOGIC;
  signal \diff_1[34]_i_5_n_0\ : STD_LOGIC;
  signal \diff_1[35]_i_1_n_0\ : STD_LOGIC;
  signal \diff_1[35]_i_2_n_0\ : STD_LOGIC;
  signal \diff_1[35]_i_3_n_0\ : STD_LOGIC;
  signal \diff_1[35]_i_4_n_0\ : STD_LOGIC;
  signal \diff_1[35]_i_5_n_0\ : STD_LOGIC;
  signal \diff_1[36]_i_1_n_0\ : STD_LOGIC;
  signal \diff_1[36]_i_2_n_0\ : STD_LOGIC;
  signal \diff_1[36]_i_3_n_0\ : STD_LOGIC;
  signal \diff_1[36]_i_4_n_0\ : STD_LOGIC;
  signal \diff_1[36]_i_5_n_0\ : STD_LOGIC;
  signal \diff_1[37]_i_1_n_0\ : STD_LOGIC;
  signal \diff_1[37]_i_2_n_0\ : STD_LOGIC;
  signal \diff_1[37]_i_3_n_0\ : STD_LOGIC;
  signal \diff_1[37]_i_4_n_0\ : STD_LOGIC;
  signal \diff_1[37]_i_5_n_0\ : STD_LOGIC;
  signal \diff_1[38]_i_1_n_0\ : STD_LOGIC;
  signal \diff_1[38]_i_2_n_0\ : STD_LOGIC;
  signal \diff_1[38]_i_3_n_0\ : STD_LOGIC;
  signal \diff_1[38]_i_4_n_0\ : STD_LOGIC;
  signal \diff_1[38]_i_5_n_0\ : STD_LOGIC;
  signal \diff_1[39]_i_1_n_0\ : STD_LOGIC;
  signal \diff_1[39]_i_2_n_0\ : STD_LOGIC;
  signal \diff_1[39]_i_3_n_0\ : STD_LOGIC;
  signal \diff_1[39]_i_4_n_0\ : STD_LOGIC;
  signal \diff_1[39]_i_5_n_0\ : STD_LOGIC;
  signal \diff_1[3]_i_1_n_0\ : STD_LOGIC;
  signal \diff_1[3]_i_2_n_0\ : STD_LOGIC;
  signal \diff_1[3]_i_3_n_0\ : STD_LOGIC;
  signal \diff_1[3]_i_4_n_0\ : STD_LOGIC;
  signal \diff_1[40]_i_1_n_0\ : STD_LOGIC;
  signal \diff_1[40]_i_2_n_0\ : STD_LOGIC;
  signal \diff_1[40]_i_3_n_0\ : STD_LOGIC;
  signal \diff_1[40]_i_4_n_0\ : STD_LOGIC;
  signal \diff_1[40]_i_5_n_0\ : STD_LOGIC;
  signal \diff_1[41]_i_1_n_0\ : STD_LOGIC;
  signal \diff_1[41]_i_2_n_0\ : STD_LOGIC;
  signal \diff_1[41]_i_3_n_0\ : STD_LOGIC;
  signal \diff_1[41]_i_4_n_0\ : STD_LOGIC;
  signal \diff_1[41]_i_5_n_0\ : STD_LOGIC;
  signal \diff_1[42]_i_1_n_0\ : STD_LOGIC;
  signal \diff_1[42]_i_2_n_0\ : STD_LOGIC;
  signal \diff_1[42]_i_3_n_0\ : STD_LOGIC;
  signal \diff_1[42]_i_4_n_0\ : STD_LOGIC;
  signal \diff_1[42]_i_5_n_0\ : STD_LOGIC;
  signal \diff_1[43]_i_1_n_0\ : STD_LOGIC;
  signal \diff_1[43]_i_2_n_0\ : STD_LOGIC;
  signal \diff_1[43]_i_3_n_0\ : STD_LOGIC;
  signal \diff_1[43]_i_4_n_0\ : STD_LOGIC;
  signal \diff_1[43]_i_5_n_0\ : STD_LOGIC;
  signal \diff_1[44]_i_1_n_0\ : STD_LOGIC;
  signal \diff_1[44]_i_2_n_0\ : STD_LOGIC;
  signal \diff_1[44]_i_3_n_0\ : STD_LOGIC;
  signal \diff_1[44]_i_4_n_0\ : STD_LOGIC;
  signal \diff_1[44]_i_5_n_0\ : STD_LOGIC;
  signal \diff_1[45]_i_1_n_0\ : STD_LOGIC;
  signal \diff_1[45]_i_2_n_0\ : STD_LOGIC;
  signal \diff_1[45]_i_3_n_0\ : STD_LOGIC;
  signal \diff_1[45]_i_4_n_0\ : STD_LOGIC;
  signal \diff_1[45]_i_5_n_0\ : STD_LOGIC;
  signal \diff_1[46]_i_1_n_0\ : STD_LOGIC;
  signal \diff_1[46]_i_2_n_0\ : STD_LOGIC;
  signal \diff_1[46]_i_3_n_0\ : STD_LOGIC;
  signal \diff_1[46]_i_4_n_0\ : STD_LOGIC;
  signal \diff_1[46]_i_5_n_0\ : STD_LOGIC;
  signal \diff_1[47]_i_1_n_0\ : STD_LOGIC;
  signal \diff_1[47]_i_2_n_0\ : STD_LOGIC;
  signal \diff_1[47]_i_3_n_0\ : STD_LOGIC;
  signal \diff_1[47]_i_4_n_0\ : STD_LOGIC;
  signal \diff_1[47]_i_5_n_0\ : STD_LOGIC;
  signal \diff_1[48]_i_1_n_0\ : STD_LOGIC;
  signal \diff_1[48]_i_2_n_0\ : STD_LOGIC;
  signal \diff_1[48]_i_3_n_0\ : STD_LOGIC;
  signal \diff_1[48]_i_4_n_0\ : STD_LOGIC;
  signal \diff_1[48]_i_5_n_0\ : STD_LOGIC;
  signal \diff_1[49]_i_1_n_0\ : STD_LOGIC;
  signal \diff_1[49]_i_2_n_0\ : STD_LOGIC;
  signal \diff_1[49]_i_3_n_0\ : STD_LOGIC;
  signal \diff_1[49]_i_4_n_0\ : STD_LOGIC;
  signal \diff_1[49]_i_5_n_0\ : STD_LOGIC;
  signal \diff_1[4]_i_1_n_0\ : STD_LOGIC;
  signal \diff_1[4]_i_2_n_0\ : STD_LOGIC;
  signal \diff_1[4]_i_3_n_0\ : STD_LOGIC;
  signal \diff_1[4]_i_4_n_0\ : STD_LOGIC;
  signal \diff_1[50]_i_1_n_0\ : STD_LOGIC;
  signal \diff_1[50]_i_2_n_0\ : STD_LOGIC;
  signal \diff_1[50]_i_3_n_0\ : STD_LOGIC;
  signal \diff_1[50]_i_4_n_0\ : STD_LOGIC;
  signal \diff_1[50]_i_5_n_0\ : STD_LOGIC;
  signal \diff_1[51]_i_1_n_0\ : STD_LOGIC;
  signal \diff_1[51]_i_2_n_0\ : STD_LOGIC;
  signal \diff_1[51]_i_3_n_0\ : STD_LOGIC;
  signal \diff_1[51]_i_4_n_0\ : STD_LOGIC;
  signal \diff_1[51]_i_5_n_0\ : STD_LOGIC;
  signal \diff_1[52]_i_1_n_0\ : STD_LOGIC;
  signal \diff_1[52]_i_2_n_0\ : STD_LOGIC;
  signal \diff_1[52]_i_3_n_0\ : STD_LOGIC;
  signal \diff_1[52]_i_4_n_0\ : STD_LOGIC;
  signal \diff_1[52]_i_5_n_0\ : STD_LOGIC;
  signal \diff_1[53]_i_1_n_0\ : STD_LOGIC;
  signal \diff_1[53]_i_2_n_0\ : STD_LOGIC;
  signal \diff_1[53]_i_3_n_0\ : STD_LOGIC;
  signal \diff_1[53]_i_4_n_0\ : STD_LOGIC;
  signal \diff_1[53]_i_5_n_0\ : STD_LOGIC;
  signal \diff_1[54]_i_10_n_0\ : STD_LOGIC;
  signal \diff_1[54]_i_11_n_0\ : STD_LOGIC;
  signal \diff_1[54]_i_12_n_0\ : STD_LOGIC;
  signal \diff_1[54]_i_13_n_0\ : STD_LOGIC;
  signal \diff_1[54]_i_14_n_0\ : STD_LOGIC;
  signal \diff_1[54]_i_15_n_0\ : STD_LOGIC;
  signal \diff_1[54]_i_16_n_0\ : STD_LOGIC;
  signal \diff_1[54]_i_17_n_0\ : STD_LOGIC;
  signal \diff_1[54]_i_18_n_0\ : STD_LOGIC;
  signal \diff_1[54]_i_19_n_0\ : STD_LOGIC;
  signal \diff_1[54]_i_1_n_0\ : STD_LOGIC;
  signal \diff_1[54]_i_20_n_0\ : STD_LOGIC;
  signal \diff_1[54]_i_21_n_0\ : STD_LOGIC;
  signal \diff_1[54]_i_22_n_0\ : STD_LOGIC;
  signal \diff_1[54]_i_23_n_0\ : STD_LOGIC;
  signal \diff_1[54]_i_24_n_0\ : STD_LOGIC;
  signal \diff_1[54]_i_25_n_0\ : STD_LOGIC;
  signal \diff_1[54]_i_26_n_0\ : STD_LOGIC;
  signal \diff_1[54]_i_27_n_0\ : STD_LOGIC;
  signal \diff_1[54]_i_2_n_0\ : STD_LOGIC;
  signal \diff_1[54]_i_3_n_0\ : STD_LOGIC;
  signal \diff_1[54]_i_4_n_0\ : STD_LOGIC;
  signal \diff_1[54]_i_5_n_0\ : STD_LOGIC;
  signal \diff_1[54]_i_6_n_0\ : STD_LOGIC;
  signal \diff_1[54]_i_7_n_0\ : STD_LOGIC;
  signal \diff_1[54]_i_8_n_0\ : STD_LOGIC;
  signal \diff_1[54]_i_9_n_0\ : STD_LOGIC;
  signal \diff_1[5]_i_1_n_0\ : STD_LOGIC;
  signal \diff_1[5]_i_2_n_0\ : STD_LOGIC;
  signal \diff_1[5]_i_3_n_0\ : STD_LOGIC;
  signal \diff_1[5]_i_4_n_0\ : STD_LOGIC;
  signal \diff_1[6]_i_1_n_0\ : STD_LOGIC;
  signal \diff_1[6]_i_2_n_0\ : STD_LOGIC;
  signal \diff_1[6]_i_3_n_0\ : STD_LOGIC;
  signal \diff_1[6]_i_4_n_0\ : STD_LOGIC;
  signal \diff_1[7]_i_1_n_0\ : STD_LOGIC;
  signal \diff_1[7]_i_2_n_0\ : STD_LOGIC;
  signal \diff_1[7]_i_3_n_0\ : STD_LOGIC;
  signal \diff_1[7]_i_4_n_0\ : STD_LOGIC;
  signal \diff_1[8]_i_1_n_0\ : STD_LOGIC;
  signal \diff_1[8]_i_2_n_0\ : STD_LOGIC;
  signal \diff_1[8]_i_3_n_0\ : STD_LOGIC;
  signal \diff_1[8]_i_4_n_0\ : STD_LOGIC;
  signal \diff_1[9]_i_1_n_0\ : STD_LOGIC;
  signal \diff_1[9]_i_2_n_0\ : STD_LOGIC;
  signal \diff_1[9]_i_3_n_0\ : STD_LOGIC;
  signal \diff_1[9]_i_4_n_0\ : STD_LOGIC;
  signal \diff_2[0]_i_1_n_0\ : STD_LOGIC;
  signal \diff_2[10]_i_1_n_0\ : STD_LOGIC;
  signal \diff_2[11]_i_1_n_0\ : STD_LOGIC;
  signal \diff_2[12]_i_1_n_0\ : STD_LOGIC;
  signal \diff_2[13]_i_1_n_0\ : STD_LOGIC;
  signal \diff_2[14]_i_1_n_0\ : STD_LOGIC;
  signal \diff_2[15]_i_1_n_0\ : STD_LOGIC;
  signal \diff_2[16]_i_1_n_0\ : STD_LOGIC;
  signal \diff_2[17]_i_1_n_0\ : STD_LOGIC;
  signal \diff_2[18]_i_1_n_0\ : STD_LOGIC;
  signal \diff_2[19]_i_1_n_0\ : STD_LOGIC;
  signal \diff_2[1]_i_1_n_0\ : STD_LOGIC;
  signal \diff_2[20]_i_1_n_0\ : STD_LOGIC;
  signal \diff_2[21]_i_1_n_0\ : STD_LOGIC;
  signal \diff_2[22]_i_1_n_0\ : STD_LOGIC;
  signal \diff_2[23]_i_1_n_0\ : STD_LOGIC;
  signal \diff_2[24]_i_1_n_0\ : STD_LOGIC;
  signal \diff_2[25]_i_1_n_0\ : STD_LOGIC;
  signal \diff_2[26]_i_1_n_0\ : STD_LOGIC;
  signal \diff_2[27]_i_1_n_0\ : STD_LOGIC;
  signal \diff_2[28]_i_1_n_0\ : STD_LOGIC;
  signal \diff_2[29]_i_1_n_0\ : STD_LOGIC;
  signal \diff_2[2]_i_1_n_0\ : STD_LOGIC;
  signal \diff_2[30]_i_1_n_0\ : STD_LOGIC;
  signal \diff_2[31]_i_1_n_0\ : STD_LOGIC;
  signal \diff_2[32]_i_1_n_0\ : STD_LOGIC;
  signal \diff_2[33]_i_1_n_0\ : STD_LOGIC;
  signal \diff_2[34]_i_1_n_0\ : STD_LOGIC;
  signal \diff_2[35]_i_1_n_0\ : STD_LOGIC;
  signal \diff_2[36]_i_1_n_0\ : STD_LOGIC;
  signal \diff_2[37]_i_1_n_0\ : STD_LOGIC;
  signal \diff_2[38]_i_1_n_0\ : STD_LOGIC;
  signal \diff_2[39]_i_1_n_0\ : STD_LOGIC;
  signal \diff_2[3]_i_1_n_0\ : STD_LOGIC;
  signal \diff_2[40]_i_1_n_0\ : STD_LOGIC;
  signal \diff_2[41]_i_1_n_0\ : STD_LOGIC;
  signal \diff_2[42]_i_1_n_0\ : STD_LOGIC;
  signal \diff_2[43]_i_1_n_0\ : STD_LOGIC;
  signal \diff_2[44]_i_1_n_0\ : STD_LOGIC;
  signal \diff_2[45]_i_1_n_0\ : STD_LOGIC;
  signal \diff_2[46]_i_1_n_0\ : STD_LOGIC;
  signal \diff_2[47]_i_1_n_0\ : STD_LOGIC;
  signal \diff_2[48]_i_1_n_0\ : STD_LOGIC;
  signal \diff_2[49]_i_1_n_0\ : STD_LOGIC;
  signal \diff_2[4]_i_1_n_0\ : STD_LOGIC;
  signal \diff_2[50]_i_1_n_0\ : STD_LOGIC;
  signal \diff_2[51]_i_1_n_0\ : STD_LOGIC;
  signal \diff_2[52]_i_1_n_0\ : STD_LOGIC;
  signal \diff_2[53]_i_1_n_0\ : STD_LOGIC;
  signal \diff_2[54]_i_1_n_0\ : STD_LOGIC;
  signal \diff_2[54]_i_3_n_0\ : STD_LOGIC;
  signal \diff_2[54]_i_4_n_0\ : STD_LOGIC;
  signal \diff_2[54]_i_5_n_0\ : STD_LOGIC;
  signal \diff_2[54]_i_6_n_0\ : STD_LOGIC;
  signal \diff_2[54]_i_7_n_0\ : STD_LOGIC;
  signal \diff_2[5]_i_1_n_0\ : STD_LOGIC;
  signal \diff_2[6]_i_1_n_0\ : STD_LOGIC;
  signal \diff_2[7]_i_1_n_0\ : STD_LOGIC;
  signal \diff_2[8]_i_1_n_0\ : STD_LOGIC;
  signal \diff_2[9]_i_1_n_0\ : STD_LOGIC;
  signal \diff_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \diff_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \diff_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \diff_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \diff_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \diff_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \diff_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \diff_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \diff_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \diff_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \diff_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \diff_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \diff_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \diff_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \diff_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \diff_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \diff_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \diff_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \diff_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \diff_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \diff_reg[31]_i_1_n_0\ : STD_LOGIC;
  signal \diff_reg[31]_i_1_n_1\ : STD_LOGIC;
  signal \diff_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \diff_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \diff_reg[35]_i_1_n_0\ : STD_LOGIC;
  signal \diff_reg[35]_i_1_n_1\ : STD_LOGIC;
  signal \diff_reg[35]_i_1_n_2\ : STD_LOGIC;
  signal \diff_reg[35]_i_1_n_3\ : STD_LOGIC;
  signal \diff_reg[39]_i_1_n_0\ : STD_LOGIC;
  signal \diff_reg[39]_i_1_n_1\ : STD_LOGIC;
  signal \diff_reg[39]_i_1_n_2\ : STD_LOGIC;
  signal \diff_reg[39]_i_1_n_3\ : STD_LOGIC;
  signal \diff_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \diff_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \diff_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \diff_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \diff_reg[43]_i_1_n_0\ : STD_LOGIC;
  signal \diff_reg[43]_i_1_n_1\ : STD_LOGIC;
  signal \diff_reg[43]_i_1_n_2\ : STD_LOGIC;
  signal \diff_reg[43]_i_1_n_3\ : STD_LOGIC;
  signal \diff_reg[47]_i_1_n_0\ : STD_LOGIC;
  signal \diff_reg[47]_i_1_n_1\ : STD_LOGIC;
  signal \diff_reg[47]_i_1_n_2\ : STD_LOGIC;
  signal \diff_reg[47]_i_1_n_3\ : STD_LOGIC;
  signal \diff_reg[51]_i_1_n_0\ : STD_LOGIC;
  signal \diff_reg[51]_i_1_n_1\ : STD_LOGIC;
  signal \diff_reg[51]_i_1_n_2\ : STD_LOGIC;
  signal \diff_reg[51]_i_1_n_3\ : STD_LOGIC;
  signal \diff_reg[54]_i_1_n_2\ : STD_LOGIC;
  signal \diff_reg[54]_i_1_n_3\ : STD_LOGIC;
  signal \diff_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \diff_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \diff_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \diff_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \diff_reg_n_0_[0]\ : STD_LOGIC;
  signal \diff_shift[0]_i_10_n_0\ : STD_LOGIC;
  signal \diff_shift[0]_i_11_n_0\ : STD_LOGIC;
  signal \diff_shift[0]_i_12_n_0\ : STD_LOGIC;
  signal \diff_shift[0]_i_13_n_0\ : STD_LOGIC;
  signal \diff_shift[0]_i_14_n_0\ : STD_LOGIC;
  signal \diff_shift[0]_i_15_n_0\ : STD_LOGIC;
  signal \diff_shift[0]_i_1_n_0\ : STD_LOGIC;
  signal \diff_shift[0]_i_2_n_0\ : STD_LOGIC;
  signal \diff_shift[0]_i_3_n_0\ : STD_LOGIC;
  signal \diff_shift[0]_i_4_n_0\ : STD_LOGIC;
  signal \diff_shift[0]_i_5_n_0\ : STD_LOGIC;
  signal \diff_shift[0]_i_6_n_0\ : STD_LOGIC;
  signal \diff_shift[0]_i_7_n_0\ : STD_LOGIC;
  signal \diff_shift[0]_i_8_n_0\ : STD_LOGIC;
  signal \diff_shift[0]_i_9_n_0\ : STD_LOGIC;
  signal diff_shift_2 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \diff_shift_reg_n_0_[0]\ : STD_LOGIC;
  signal diffshift_gt_exponent : STD_LOGIC;
  signal diffshift_gt_exponent_i_3_n_0 : STD_LOGIC;
  signal diffshift_gt_exponent_i_4_n_0 : STD_LOGIC;
  signal diffshift_gt_exponent_i_5_n_0 : STD_LOGIC;
  signal diffshift_gt_exponent_i_6_n_0 : STD_LOGIC;
  signal diffshift_gt_exponent_i_7_n_0 : STD_LOGIC;
  signal diffshift_gt_exponent_i_8_n_0 : STD_LOGIC;
  signal diffshift_gt_exponent_i_9_n_0 : STD_LOGIC;
  signal diffshift_gt_exponent_reg_i_1_n_2 : STD_LOGIC;
  signal diffshift_gt_exponent_reg_i_1_n_3 : STD_LOGIC;
  signal diffshift_gt_exponent_reg_i_2_n_0 : STD_LOGIC;
  signal diffshift_gt_exponent_reg_i_2_n_1 : STD_LOGIC;
  signal diffshift_gt_exponent_reg_i_2_n_2 : STD_LOGIC;
  signal diffshift_gt_exponent_reg_i_2_n_3 : STD_LOGIC;
  signal eqOp : STD_LOGIC;
  signal expa_et_expb : STD_LOGIC;
  signal expa_et_expb_i_2_n_0 : STD_LOGIC;
  signal expa_et_expb_i_3_n_0 : STD_LOGIC;
  signal expa_et_expb_i_4_n_0 : STD_LOGIC;
  signal expa_et_expb_i_5_n_0 : STD_LOGIC;
  signal expa_et_expb_reg_i_1_n_1 : STD_LOGIC;
  signal expa_et_expb_reg_i_1_n_2 : STD_LOGIC;
  signal expa_et_expb_reg_i_1_n_3 : STD_LOGIC;
  signal expa_gt_expb : STD_LOGIC;
  signal expa_gt_expb_i_10_n_0 : STD_LOGIC;
  signal expa_gt_expb_i_11_n_0 : STD_LOGIC;
  signal expa_gt_expb_i_12_n_0 : STD_LOGIC;
  signal expa_gt_expb_i_13_n_0 : STD_LOGIC;
  signal expa_gt_expb_i_14_n_0 : STD_LOGIC;
  signal expa_gt_expb_i_3_n_0 : STD_LOGIC;
  signal expa_gt_expb_i_4_n_0 : STD_LOGIC;
  signal expa_gt_expb_i_5_n_0 : STD_LOGIC;
  signal expa_gt_expb_i_6_n_0 : STD_LOGIC;
  signal expa_gt_expb_i_7_n_0 : STD_LOGIC;
  signal expa_gt_expb_i_8_n_0 : STD_LOGIC;
  signal expa_gt_expb_i_9_n_0 : STD_LOGIC;
  signal expa_gt_expb_reg_i_1_n_3 : STD_LOGIC;
  signal expa_gt_expb_reg_i_2_n_0 : STD_LOGIC;
  signal expa_gt_expb_reg_i_2_n_1 : STD_LOGIC;
  signal expa_gt_expb_reg_i_2_n_2 : STD_LOGIC;
  signal expa_gt_expb_reg_i_2_n_3 : STD_LOGIC;
  signal \exponent[10]_i_1_n_0\ : STD_LOGIC;
  signal \exponent[10]_i_3_n_0\ : STD_LOGIC;
  signal \exponent[10]_i_4_n_0\ : STD_LOGIC;
  signal \exponent[10]_i_5_n_0\ : STD_LOGIC;
  signal \exponent[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \exponent[3]_i_3_n_0\ : STD_LOGIC;
  signal \exponent[3]_i_4_n_0\ : STD_LOGIC;
  signal \exponent[3]_i_5_n_0\ : STD_LOGIC;
  signal \exponent[7]_i_2_n_0\ : STD_LOGIC;
  signal \exponent[7]_i_3_n_0\ : STD_LOGIC;
  signal \exponent[7]_i_4_n_0\ : STD_LOGIC;
  signal \exponent[7]_i_5_n_0\ : STD_LOGIC;
  signal \exponent__0\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal exponent_a : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal exponent_b : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal exponent_diff : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \exponent_diff[10]_i_2__0_n_0\ : STD_LOGIC;
  signal \exponent_diff[10]_i_3__0_n_0\ : STD_LOGIC;
  signal \exponent_diff[10]_i_4__0_n_0\ : STD_LOGIC;
  signal \exponent_diff[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \exponent_diff[3]_i_3__0_n_0\ : STD_LOGIC;
  signal \exponent_diff[3]_i_4__0_n_0\ : STD_LOGIC;
  signal \exponent_diff[3]_i_5__0_n_0\ : STD_LOGIC;
  signal \exponent_diff[3]_i_6__0_n_0\ : STD_LOGIC;
  signal \exponent_diff[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \exponent_diff[7]_i_3__0_n_0\ : STD_LOGIC;
  signal \exponent_diff[7]_i_4__0_n_0\ : STD_LOGIC;
  signal \exponent_diff[7]_i_5__0_n_0\ : STD_LOGIC;
  signal \exponent_diff_reg[10]_i_1__0_n_2\ : STD_LOGIC;
  signal \exponent_diff_reg[10]_i_1__0_n_3\ : STD_LOGIC;
  signal \exponent_diff_reg[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \exponent_diff_reg[3]_i_1__0_n_1\ : STD_LOGIC;
  signal \exponent_diff_reg[3]_i_1__0_n_2\ : STD_LOGIC;
  signal \exponent_diff_reg[3]_i_1__0_n_3\ : STD_LOGIC;
  signal \exponent_diff_reg[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \exponent_diff_reg[7]_i_1__0_n_1\ : STD_LOGIC;
  signal \exponent_diff_reg[7]_i_1__0_n_2\ : STD_LOGIC;
  signal \exponent_diff_reg[7]_i_1__0_n_3\ : STD_LOGIC;
  signal exponent_large : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \exponent_large[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \exponent_large[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \exponent_large[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \exponent_large[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \exponent_large[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \exponent_large[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \exponent_large[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \exponent_large[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \exponent_large[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \exponent_large[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \exponent_large[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \exponent_reg[10]_i_2_n_2\ : STD_LOGIC;
  signal \exponent_reg[10]_i_2_n_3\ : STD_LOGIC;
  signal \exponent_reg[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \exponent_reg[3]_i_1__0_n_1\ : STD_LOGIC;
  signal \exponent_reg[3]_i_1__0_n_2\ : STD_LOGIC;
  signal \exponent_reg[3]_i_1__0_n_3\ : STD_LOGIC;
  signal \exponent_reg[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \exponent_reg[7]_i_1__0_n_1\ : STD_LOGIC;
  signal \exponent_reg[7]_i_1__0_n_2\ : STD_LOGIC;
  signal \exponent_reg[7]_i_1__0_n_3\ : STD_LOGIC;
  signal exponent_small : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \exponent_small[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \exponent_small[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \exponent_small[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \exponent_small[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \exponent_small[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \exponent_small[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \exponent_small[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \exponent_small[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \exponent_small[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \exponent_small[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \exponent_small[9]_i_1__0_n_0\ : STD_LOGIC;
  signal geqOp : STD_LOGIC;
  signal gtOp : STD_LOGIC;
  signal gtOp0_in : STD_LOGIC;
  signal in_norm_out_denorm : STD_LOGIC;
  signal \large_is_denorm_i_1__0_n_0\ : STD_LOGIC;
  signal \large_is_denorm_i_3__0_n_0\ : STD_LOGIC;
  signal large_is_denorm_reg_n_0 : STD_LOGIC;
  signal large_norm_small_denorm : STD_LOGIC;
  signal large_norm_small_denorm0 : STD_LOGIC;
  signal mana_gtet_manb : STD_LOGIC;
  signal mana_gtet_manb_i_10_n_0 : STD_LOGIC;
  signal mana_gtet_manb_i_11_n_0 : STD_LOGIC;
  signal mana_gtet_manb_i_12_n_0 : STD_LOGIC;
  signal mana_gtet_manb_i_13_n_0 : STD_LOGIC;
  signal mana_gtet_manb_i_14_n_0 : STD_LOGIC;
  signal mana_gtet_manb_i_15_n_0 : STD_LOGIC;
  signal mana_gtet_manb_i_17_n_0 : STD_LOGIC;
  signal mana_gtet_manb_i_18_n_0 : STD_LOGIC;
  signal mana_gtet_manb_i_19_n_0 : STD_LOGIC;
  signal mana_gtet_manb_i_20_n_0 : STD_LOGIC;
  signal mana_gtet_manb_i_21_n_0 : STD_LOGIC;
  signal mana_gtet_manb_i_22_n_0 : STD_LOGIC;
  signal mana_gtet_manb_i_23_n_0 : STD_LOGIC;
  signal mana_gtet_manb_i_24_n_0 : STD_LOGIC;
  signal mana_gtet_manb_i_26_n_0 : STD_LOGIC;
  signal mana_gtet_manb_i_27_n_0 : STD_LOGIC;
  signal mana_gtet_manb_i_28_n_0 : STD_LOGIC;
  signal mana_gtet_manb_i_29_n_0 : STD_LOGIC;
  signal mana_gtet_manb_i_30_n_0 : STD_LOGIC;
  signal mana_gtet_manb_i_31_n_0 : STD_LOGIC;
  signal mana_gtet_manb_i_32_n_0 : STD_LOGIC;
  signal mana_gtet_manb_i_33_n_0 : STD_LOGIC;
  signal mana_gtet_manb_i_35_n_0 : STD_LOGIC;
  signal mana_gtet_manb_i_36_n_0 : STD_LOGIC;
  signal mana_gtet_manb_i_37_n_0 : STD_LOGIC;
  signal mana_gtet_manb_i_38_n_0 : STD_LOGIC;
  signal mana_gtet_manb_i_39_n_0 : STD_LOGIC;
  signal mana_gtet_manb_i_3_n_0 : STD_LOGIC;
  signal mana_gtet_manb_i_40_n_0 : STD_LOGIC;
  signal mana_gtet_manb_i_41_n_0 : STD_LOGIC;
  signal mana_gtet_manb_i_42_n_0 : STD_LOGIC;
  signal mana_gtet_manb_i_44_n_0 : STD_LOGIC;
  signal mana_gtet_manb_i_45_n_0 : STD_LOGIC;
  signal mana_gtet_manb_i_46_n_0 : STD_LOGIC;
  signal mana_gtet_manb_i_47_n_0 : STD_LOGIC;
  signal mana_gtet_manb_i_48_n_0 : STD_LOGIC;
  signal mana_gtet_manb_i_49_n_0 : STD_LOGIC;
  signal mana_gtet_manb_i_4_n_0 : STD_LOGIC;
  signal mana_gtet_manb_i_50_n_0 : STD_LOGIC;
  signal mana_gtet_manb_i_51_n_0 : STD_LOGIC;
  signal mana_gtet_manb_i_52_n_0 : STD_LOGIC;
  signal mana_gtet_manb_i_53_n_0 : STD_LOGIC;
  signal mana_gtet_manb_i_54_n_0 : STD_LOGIC;
  signal mana_gtet_manb_i_55_n_0 : STD_LOGIC;
  signal mana_gtet_manb_i_56_n_0 : STD_LOGIC;
  signal mana_gtet_manb_i_57_n_0 : STD_LOGIC;
  signal mana_gtet_manb_i_58_n_0 : STD_LOGIC;
  signal mana_gtet_manb_i_59_n_0 : STD_LOGIC;
  signal mana_gtet_manb_i_5_n_0 : STD_LOGIC;
  signal mana_gtet_manb_i_6_n_0 : STD_LOGIC;
  signal mana_gtet_manb_i_8_n_0 : STD_LOGIC;
  signal mana_gtet_manb_i_9_n_0 : STD_LOGIC;
  signal mana_gtet_manb_reg_i_16_n_0 : STD_LOGIC;
  signal mana_gtet_manb_reg_i_16_n_1 : STD_LOGIC;
  signal mana_gtet_manb_reg_i_16_n_2 : STD_LOGIC;
  signal mana_gtet_manb_reg_i_16_n_3 : STD_LOGIC;
  signal mana_gtet_manb_reg_i_1_n_3 : STD_LOGIC;
  signal mana_gtet_manb_reg_i_25_n_0 : STD_LOGIC;
  signal mana_gtet_manb_reg_i_25_n_1 : STD_LOGIC;
  signal mana_gtet_manb_reg_i_25_n_2 : STD_LOGIC;
  signal mana_gtet_manb_reg_i_25_n_3 : STD_LOGIC;
  signal mana_gtet_manb_reg_i_2_n_0 : STD_LOGIC;
  signal mana_gtet_manb_reg_i_2_n_1 : STD_LOGIC;
  signal mana_gtet_manb_reg_i_2_n_2 : STD_LOGIC;
  signal mana_gtet_manb_reg_i_2_n_3 : STD_LOGIC;
  signal mana_gtet_manb_reg_i_34_n_0 : STD_LOGIC;
  signal mana_gtet_manb_reg_i_34_n_1 : STD_LOGIC;
  signal mana_gtet_manb_reg_i_34_n_2 : STD_LOGIC;
  signal mana_gtet_manb_reg_i_34_n_3 : STD_LOGIC;
  signal mana_gtet_manb_reg_i_43_n_0 : STD_LOGIC;
  signal mana_gtet_manb_reg_i_43_n_1 : STD_LOGIC;
  signal mana_gtet_manb_reg_i_43_n_2 : STD_LOGIC;
  signal mana_gtet_manb_reg_i_43_n_3 : STD_LOGIC;
  signal mana_gtet_manb_reg_i_7_n_0 : STD_LOGIC;
  signal mana_gtet_manb_reg_i_7_n_1 : STD_LOGIC;
  signal mana_gtet_manb_reg_i_7_n_2 : STD_LOGIC;
  signal mana_gtet_manb_reg_i_7_n_3 : STD_LOGIC;
  signal mantissa_a : STD_LOGIC_VECTOR ( 51 downto 0 );
  signal mantissa_b : STD_LOGIC_VECTOR ( 51 downto 0 );
  signal mantissa_large : STD_LOGIC_VECTOR ( 51 downto 0 );
  signal \mantissa_large[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \mantissa_large[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \mantissa_large[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \mantissa_large[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \mantissa_large[13]_i_1__0_n_0\ : STD_LOGIC;
  signal \mantissa_large[14]_i_1__0_n_0\ : STD_LOGIC;
  signal \mantissa_large[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \mantissa_large[16]_i_1__0_n_0\ : STD_LOGIC;
  signal \mantissa_large[17]_i_1__0_n_0\ : STD_LOGIC;
  signal \mantissa_large[18]_i_1__0_n_0\ : STD_LOGIC;
  signal \mantissa_large[19]_i_1__0_n_0\ : STD_LOGIC;
  signal \mantissa_large[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \mantissa_large[20]_i_1__0_n_0\ : STD_LOGIC;
  signal \mantissa_large[21]_i_1__0_n_0\ : STD_LOGIC;
  signal \mantissa_large[22]_i_1__0_n_0\ : STD_LOGIC;
  signal \mantissa_large[23]_i_1__0_n_0\ : STD_LOGIC;
  signal \mantissa_large[24]_i_1__0_n_0\ : STD_LOGIC;
  signal \mantissa_large[25]_i_1__0_n_0\ : STD_LOGIC;
  signal \mantissa_large[26]_i_1__0_n_0\ : STD_LOGIC;
  signal \mantissa_large[27]_i_1__0_n_0\ : STD_LOGIC;
  signal \mantissa_large[28]_i_1__0_n_0\ : STD_LOGIC;
  signal \mantissa_large[29]_i_1__0_n_0\ : STD_LOGIC;
  signal \mantissa_large[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \mantissa_large[30]_i_1__0_n_0\ : STD_LOGIC;
  signal \mantissa_large[31]_i_1__0_n_0\ : STD_LOGIC;
  signal \mantissa_large[32]_i_1__0_n_0\ : STD_LOGIC;
  signal \mantissa_large[33]_i_1__0_n_0\ : STD_LOGIC;
  signal \mantissa_large[34]_i_1__0_n_0\ : STD_LOGIC;
  signal \mantissa_large[35]_i_1__0_n_0\ : STD_LOGIC;
  signal \mantissa_large[36]_i_1__0_n_0\ : STD_LOGIC;
  signal \mantissa_large[37]_i_1__0_n_0\ : STD_LOGIC;
  signal \mantissa_large[38]_i_1__0_n_0\ : STD_LOGIC;
  signal \mantissa_large[39]_i_1__0_n_0\ : STD_LOGIC;
  signal \mantissa_large[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \mantissa_large[40]_i_1__0_n_0\ : STD_LOGIC;
  signal \mantissa_large[41]_i_1__0_n_0\ : STD_LOGIC;
  signal \mantissa_large[42]_i_1__0_n_0\ : STD_LOGIC;
  signal \mantissa_large[43]_i_1__0_n_0\ : STD_LOGIC;
  signal \mantissa_large[44]_i_1__0_n_0\ : STD_LOGIC;
  signal \mantissa_large[45]_i_1__0_n_0\ : STD_LOGIC;
  signal \mantissa_large[46]_i_1__0_n_0\ : STD_LOGIC;
  signal \mantissa_large[47]_i_1__0_n_0\ : STD_LOGIC;
  signal \mantissa_large[48]_i_1__0_n_0\ : STD_LOGIC;
  signal \mantissa_large[49]_i_1__0_n_0\ : STD_LOGIC;
  signal \mantissa_large[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \mantissa_large[50]_i_1__0_n_0\ : STD_LOGIC;
  signal \mantissa_large[51]_i_1__0_n_0\ : STD_LOGIC;
  signal \mantissa_large[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \mantissa_large[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \mantissa_large[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \mantissa_large[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \mantissa_large[9]_i_1__0_n_0\ : STD_LOGIC;
  signal mantissa_small : STD_LOGIC_VECTOR ( 51 downto 0 );
  signal \mantissa_small[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \mantissa_small[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \mantissa_small[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \mantissa_small[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \mantissa_small[13]_i_1__0_n_0\ : STD_LOGIC;
  signal \mantissa_small[14]_i_1__0_n_0\ : STD_LOGIC;
  signal \mantissa_small[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \mantissa_small[16]_i_1__0_n_0\ : STD_LOGIC;
  signal \mantissa_small[17]_i_1__0_n_0\ : STD_LOGIC;
  signal \mantissa_small[18]_i_1__0_n_0\ : STD_LOGIC;
  signal \mantissa_small[19]_i_1__0_n_0\ : STD_LOGIC;
  signal \mantissa_small[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \mantissa_small[20]_i_1__0_n_0\ : STD_LOGIC;
  signal \mantissa_small[21]_i_1__0_n_0\ : STD_LOGIC;
  signal \mantissa_small[22]_i_1__0_n_0\ : STD_LOGIC;
  signal \mantissa_small[23]_i_1__0_n_0\ : STD_LOGIC;
  signal \mantissa_small[24]_i_1__0_n_0\ : STD_LOGIC;
  signal \mantissa_small[25]_i_1__0_n_0\ : STD_LOGIC;
  signal \mantissa_small[26]_i_1__0_n_0\ : STD_LOGIC;
  signal \mantissa_small[27]_i_1__0_n_0\ : STD_LOGIC;
  signal \mantissa_small[28]_i_1__0_n_0\ : STD_LOGIC;
  signal \mantissa_small[29]_i_1__0_n_0\ : STD_LOGIC;
  signal \mantissa_small[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \mantissa_small[30]_i_1__0_n_0\ : STD_LOGIC;
  signal \mantissa_small[31]_i_1__0_n_0\ : STD_LOGIC;
  signal \mantissa_small[32]_i_1__0_n_0\ : STD_LOGIC;
  signal \mantissa_small[33]_i_1__0_n_0\ : STD_LOGIC;
  signal \mantissa_small[34]_i_1__0_n_0\ : STD_LOGIC;
  signal \mantissa_small[35]_i_1__0_n_0\ : STD_LOGIC;
  signal \mantissa_small[36]_i_1__0_n_0\ : STD_LOGIC;
  signal \mantissa_small[37]_i_1__0_n_0\ : STD_LOGIC;
  signal \mantissa_small[38]_i_1__0_n_0\ : STD_LOGIC;
  signal \mantissa_small[39]_i_1__0_n_0\ : STD_LOGIC;
  signal \mantissa_small[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \mantissa_small[40]_i_1__0_n_0\ : STD_LOGIC;
  signal \mantissa_small[41]_i_1__0_n_0\ : STD_LOGIC;
  signal \mantissa_small[42]_i_1__0_n_0\ : STD_LOGIC;
  signal \mantissa_small[43]_i_1__0_n_0\ : STD_LOGIC;
  signal \mantissa_small[44]_i_1__0_n_0\ : STD_LOGIC;
  signal \mantissa_small[45]_i_1__0_n_0\ : STD_LOGIC;
  signal \mantissa_small[46]_i_1__0_n_0\ : STD_LOGIC;
  signal \mantissa_small[47]_i_1__0_n_0\ : STD_LOGIC;
  signal \mantissa_small[48]_i_1__0_n_0\ : STD_LOGIC;
  signal \mantissa_small[49]_i_1__0_n_0\ : STD_LOGIC;
  signal \mantissa_small[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \mantissa_small[50]_i_1__0_n_0\ : STD_LOGIC;
  signal \mantissa_small[51]_i_1__0_n_0\ : STD_LOGIC;
  signal \mantissa_small[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \mantissa_small[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \mantissa_small[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \mantissa_small[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \mantissa_small[9]_i_1__0_n_0\ : STD_LOGIC;
  signal minuend : STD_LOGIC_VECTOR ( 54 downto 2 );
  signal minusOp : STD_LOGIC_VECTOR ( 54 downto 0 );
  signal minusOp0_out : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal minusOp3_out : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal p_0_out : STD_LOGIC_VECTOR ( 54 to 54 );
  signal sel0 : STD_LOGIC_VECTOR ( 53 downto 0 );
  signal sign_i_1_n_0 : STD_LOGIC;
  signal \small_is_denorm_i_1__0_n_0\ : STD_LOGIC;
  signal \small_is_denorm_i_2__0_n_0\ : STD_LOGIC;
  signal \small_is_denorm_i_3__0_n_0\ : STD_LOGIC;
  signal small_is_denorm_reg_n_0 : STD_LOGIC;
  signal small_is_nonzero : STD_LOGIC;
  signal small_is_nonzero0 : STD_LOGIC;
  signal small_is_nonzero10_in : STD_LOGIC;
  signal small_is_nonzero_i_10_n_0 : STD_LOGIC;
  signal small_is_nonzero_i_11_n_0 : STD_LOGIC;
  signal small_is_nonzero_i_2_n_0 : STD_LOGIC;
  signal small_is_nonzero_i_3_n_0 : STD_LOGIC;
  signal small_is_nonzero_i_4_n_0 : STD_LOGIC;
  signal small_is_nonzero_i_5_n_0 : STD_LOGIC;
  signal small_is_nonzero_i_6_n_0 : STD_LOGIC;
  signal small_is_nonzero_i_7_n_0 : STD_LOGIC;
  signal small_is_nonzero_i_8_n_0 : STD_LOGIC;
  signal small_is_nonzero_i_9_n_0 : STD_LOGIC;
  signal subtra_fraction_enable : STD_LOGIC;
  signal subtra_shift : STD_LOGIC_VECTOR ( 54 downto 0 );
  signal \subtra_shift[0]_i_2_n_0\ : STD_LOGIC;
  signal \subtra_shift[0]_i_3_n_0\ : STD_LOGIC;
  signal \subtra_shift[10]_i_2_n_0\ : STD_LOGIC;
  signal \subtra_shift[10]_i_3_n_0\ : STD_LOGIC;
  signal \subtra_shift[11]_i_2_n_0\ : STD_LOGIC;
  signal \subtra_shift[11]_i_3_n_0\ : STD_LOGIC;
  signal \subtra_shift[11]_i_4_n_0\ : STD_LOGIC;
  signal \subtra_shift[12]_i_2_n_0\ : STD_LOGIC;
  signal \subtra_shift[12]_i_3_n_0\ : STD_LOGIC;
  signal \subtra_shift[13]_i_2_n_0\ : STD_LOGIC;
  signal \subtra_shift[13]_i_3_n_0\ : STD_LOGIC;
  signal \subtra_shift[13]_i_4_n_0\ : STD_LOGIC;
  signal \subtra_shift[14]_i_2_n_0\ : STD_LOGIC;
  signal \subtra_shift[14]_i_3_n_0\ : STD_LOGIC;
  signal \subtra_shift[15]_i_2_n_0\ : STD_LOGIC;
  signal \subtra_shift[15]_i_3_n_0\ : STD_LOGIC;
  signal \subtra_shift[15]_i_4_n_0\ : STD_LOGIC;
  signal \subtra_shift[16]_i_2_n_0\ : STD_LOGIC;
  signal \subtra_shift[16]_i_3_n_0\ : STD_LOGIC;
  signal \subtra_shift[17]_i_2_n_0\ : STD_LOGIC;
  signal \subtra_shift[17]_i_3_n_0\ : STD_LOGIC;
  signal \subtra_shift[17]_i_4_n_0\ : STD_LOGIC;
  signal \subtra_shift[18]_i_2_n_0\ : STD_LOGIC;
  signal \subtra_shift[18]_i_3_n_0\ : STD_LOGIC;
  signal \subtra_shift[19]_i_2_n_0\ : STD_LOGIC;
  signal \subtra_shift[19]_i_3_n_0\ : STD_LOGIC;
  signal \subtra_shift[19]_i_4_n_0\ : STD_LOGIC;
  signal \subtra_shift[1]_i_2_n_0\ : STD_LOGIC;
  signal \subtra_shift[1]_i_3_n_0\ : STD_LOGIC;
  signal \subtra_shift[1]_i_4_n_0\ : STD_LOGIC;
  signal \subtra_shift[1]_i_5_n_0\ : STD_LOGIC;
  signal \subtra_shift[20]_i_2_n_0\ : STD_LOGIC;
  signal \subtra_shift[20]_i_3_n_0\ : STD_LOGIC;
  signal \subtra_shift[21]_i_2_n_0\ : STD_LOGIC;
  signal \subtra_shift[21]_i_3_n_0\ : STD_LOGIC;
  signal \subtra_shift[21]_i_4_n_0\ : STD_LOGIC;
  signal \subtra_shift[22]_i_2_n_0\ : STD_LOGIC;
  signal \subtra_shift[22]_i_3_n_0\ : STD_LOGIC;
  signal \subtra_shift[23]_i_2_n_0\ : STD_LOGIC;
  signal \subtra_shift[23]_i_3_n_0\ : STD_LOGIC;
  signal \subtra_shift[23]_i_4_n_0\ : STD_LOGIC;
  signal \subtra_shift[23]_i_5_n_0\ : STD_LOGIC;
  signal \subtra_shift[24]_i_2_n_0\ : STD_LOGIC;
  signal \subtra_shift[24]_i_3_n_0\ : STD_LOGIC;
  signal \subtra_shift[24]_i_4_n_0\ : STD_LOGIC;
  signal \subtra_shift[25]_i_2_n_0\ : STD_LOGIC;
  signal \subtra_shift[25]_i_3_n_0\ : STD_LOGIC;
  signal \subtra_shift[25]_i_4_n_0\ : STD_LOGIC;
  signal \subtra_shift[25]_i_5_n_0\ : STD_LOGIC;
  signal \subtra_shift[26]_i_2_n_0\ : STD_LOGIC;
  signal \subtra_shift[26]_i_3_n_0\ : STD_LOGIC;
  signal \subtra_shift[26]_i_4_n_0\ : STD_LOGIC;
  signal \subtra_shift[27]_i_2_n_0\ : STD_LOGIC;
  signal \subtra_shift[27]_i_3_n_0\ : STD_LOGIC;
  signal \subtra_shift[27]_i_4_n_0\ : STD_LOGIC;
  signal \subtra_shift[27]_i_5_n_0\ : STD_LOGIC;
  signal \subtra_shift[28]_i_2_n_0\ : STD_LOGIC;
  signal \subtra_shift[28]_i_3_n_0\ : STD_LOGIC;
  signal \subtra_shift[28]_i_4_n_0\ : STD_LOGIC;
  signal \subtra_shift[29]_i_2_n_0\ : STD_LOGIC;
  signal \subtra_shift[29]_i_3_n_0\ : STD_LOGIC;
  signal \subtra_shift[29]_i_4_n_0\ : STD_LOGIC;
  signal \subtra_shift[29]_i_5_n_0\ : STD_LOGIC;
  signal \subtra_shift[2]_i_2_n_0\ : STD_LOGIC;
  signal \subtra_shift[2]_i_3_n_0\ : STD_LOGIC;
  signal \subtra_shift[30]_i_2_n_0\ : STD_LOGIC;
  signal \subtra_shift[30]_i_3_n_0\ : STD_LOGIC;
  signal \subtra_shift[30]_i_4_n_0\ : STD_LOGIC;
  signal \subtra_shift[30]_i_5_n_0\ : STD_LOGIC;
  signal \subtra_shift[31]_i_2_n_0\ : STD_LOGIC;
  signal \subtra_shift[31]_i_3_n_0\ : STD_LOGIC;
  signal \subtra_shift[32]_i_2_n_0\ : STD_LOGIC;
  signal \subtra_shift[32]_i_3_n_0\ : STD_LOGIC;
  signal \subtra_shift[33]_i_2_n_0\ : STD_LOGIC;
  signal \subtra_shift[33]_i_3_n_0\ : STD_LOGIC;
  signal \subtra_shift[34]_i_2_n_0\ : STD_LOGIC;
  signal \subtra_shift[34]_i_3_n_0\ : STD_LOGIC;
  signal \subtra_shift[35]_i_2_n_0\ : STD_LOGIC;
  signal \subtra_shift[35]_i_3_n_0\ : STD_LOGIC;
  signal \subtra_shift[36]_i_2_n_0\ : STD_LOGIC;
  signal \subtra_shift[36]_i_3_n_0\ : STD_LOGIC;
  signal \subtra_shift[37]_i_2_n_0\ : STD_LOGIC;
  signal \subtra_shift[37]_i_3_n_0\ : STD_LOGIC;
  signal \subtra_shift[38]_i_2_n_0\ : STD_LOGIC;
  signal \subtra_shift[38]_i_3_n_0\ : STD_LOGIC;
  signal \subtra_shift[39]_i_2_n_0\ : STD_LOGIC;
  signal \subtra_shift[39]_i_3_n_0\ : STD_LOGIC;
  signal \subtra_shift[3]_i_2_n_0\ : STD_LOGIC;
  signal \subtra_shift[3]_i_3_n_0\ : STD_LOGIC;
  signal \subtra_shift[3]_i_4_n_0\ : STD_LOGIC;
  signal \subtra_shift[40]_i_2_n_0\ : STD_LOGIC;
  signal \subtra_shift[40]_i_3_n_0\ : STD_LOGIC;
  signal \subtra_shift[40]_i_4_n_0\ : STD_LOGIC;
  signal \subtra_shift[41]_i_2_n_0\ : STD_LOGIC;
  signal \subtra_shift[41]_i_3_n_0\ : STD_LOGIC;
  signal \subtra_shift[42]_i_2_n_0\ : STD_LOGIC;
  signal \subtra_shift[42]_i_3_n_0\ : STD_LOGIC;
  signal \subtra_shift[42]_i_4_n_0\ : STD_LOGIC;
  signal \subtra_shift[43]_i_2_n_0\ : STD_LOGIC;
  signal \subtra_shift[43]_i_3_n_0\ : STD_LOGIC;
  signal \subtra_shift[44]_i_2_n_0\ : STD_LOGIC;
  signal \subtra_shift[44]_i_3_n_0\ : STD_LOGIC;
  signal \subtra_shift[45]_i_2_n_0\ : STD_LOGIC;
  signal \subtra_shift[45]_i_3_n_0\ : STD_LOGIC;
  signal \subtra_shift[46]_i_2_n_0\ : STD_LOGIC;
  signal \subtra_shift[46]_i_3_n_0\ : STD_LOGIC;
  signal \subtra_shift[47]_i_2_n_0\ : STD_LOGIC;
  signal \subtra_shift[48]_i_2_n_0\ : STD_LOGIC;
  signal \subtra_shift[48]_i_3_n_0\ : STD_LOGIC;
  signal \subtra_shift[49]_i_2_n_0\ : STD_LOGIC;
  signal \subtra_shift[4]_i_2_n_0\ : STD_LOGIC;
  signal \subtra_shift[4]_i_3_n_0\ : STD_LOGIC;
  signal \subtra_shift[50]_i_2_n_0\ : STD_LOGIC;
  signal \subtra_shift[50]_i_3_n_0\ : STD_LOGIC;
  signal \subtra_shift[51]_i_2_n_0\ : STD_LOGIC;
  signal \subtra_shift[51]_i_3_n_0\ : STD_LOGIC;
  signal \subtra_shift[51]_i_4_n_0\ : STD_LOGIC;
  signal \subtra_shift[52]_i_2_n_0\ : STD_LOGIC;
  signal \subtra_shift[52]_i_3_n_0\ : STD_LOGIC;
  signal \subtra_shift[53]_i_2_n_0\ : STD_LOGIC;
  signal \subtra_shift[54]_i_2_n_0\ : STD_LOGIC;
  signal \subtra_shift[54]_i_3_n_0\ : STD_LOGIC;
  signal \subtra_shift[5]_i_2_n_0\ : STD_LOGIC;
  signal \subtra_shift[5]_i_3_n_0\ : STD_LOGIC;
  signal \subtra_shift[5]_i_4_n_0\ : STD_LOGIC;
  signal \subtra_shift[6]_i_2_n_0\ : STD_LOGIC;
  signal \subtra_shift[6]_i_3_n_0\ : STD_LOGIC;
  signal \subtra_shift[7]_i_2_n_0\ : STD_LOGIC;
  signal \subtra_shift[7]_i_3_n_0\ : STD_LOGIC;
  signal \subtra_shift[7]_i_4_n_0\ : STD_LOGIC;
  signal \subtra_shift[8]_i_2_n_0\ : STD_LOGIC;
  signal \subtra_shift[8]_i_3_n_0\ : STD_LOGIC;
  signal \subtra_shift[9]_i_2_n_0\ : STD_LOGIC;
  signal \subtra_shift[9]_i_3_n_0\ : STD_LOGIC;
  signal \subtra_shift[9]_i_4_n_0\ : STD_LOGIC;
  signal subtra_shift_3 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \subtra_shift_3[0]_i_1_n_0\ : STD_LOGIC;
  signal \subtra_shift_3[54]_i_10_n_0\ : STD_LOGIC;
  signal \subtra_shift_3[54]_i_11_n_0\ : STD_LOGIC;
  signal \subtra_shift_3[54]_i_12_n_0\ : STD_LOGIC;
  signal \subtra_shift_3[54]_i_13_n_0\ : STD_LOGIC;
  signal \subtra_shift_3[54]_i_14_n_0\ : STD_LOGIC;
  signal \subtra_shift_3[54]_i_15_n_0\ : STD_LOGIC;
  signal \subtra_shift_3[54]_i_16_n_0\ : STD_LOGIC;
  signal \subtra_shift_3[54]_i_17_n_0\ : STD_LOGIC;
  signal \subtra_shift_3[54]_i_3_n_0\ : STD_LOGIC;
  signal \subtra_shift_3[54]_i_4_n_0\ : STD_LOGIC;
  signal \subtra_shift_3[54]_i_5_n_0\ : STD_LOGIC;
  signal \subtra_shift_3[54]_i_6_n_0\ : STD_LOGIC;
  signal \subtra_shift_3[54]_i_7_n_0\ : STD_LOGIC;
  signal \subtra_shift_3[54]_i_8_n_0\ : STD_LOGIC;
  signal \subtra_shift_3[54]_i_9_n_0\ : STD_LOGIC;
  signal \subtra_shift_3_reg_n_0_[0]\ : STD_LOGIC;
  signal \subtra_shift_3_reg_n_0_[10]\ : STD_LOGIC;
  signal \subtra_shift_3_reg_n_0_[11]\ : STD_LOGIC;
  signal \subtra_shift_3_reg_n_0_[12]\ : STD_LOGIC;
  signal \subtra_shift_3_reg_n_0_[13]\ : STD_LOGIC;
  signal \subtra_shift_3_reg_n_0_[14]\ : STD_LOGIC;
  signal \subtra_shift_3_reg_n_0_[15]\ : STD_LOGIC;
  signal \subtra_shift_3_reg_n_0_[16]\ : STD_LOGIC;
  signal \subtra_shift_3_reg_n_0_[17]\ : STD_LOGIC;
  signal \subtra_shift_3_reg_n_0_[18]\ : STD_LOGIC;
  signal \subtra_shift_3_reg_n_0_[19]\ : STD_LOGIC;
  signal \subtra_shift_3_reg_n_0_[1]\ : STD_LOGIC;
  signal \subtra_shift_3_reg_n_0_[20]\ : STD_LOGIC;
  signal \subtra_shift_3_reg_n_0_[21]\ : STD_LOGIC;
  signal \subtra_shift_3_reg_n_0_[22]\ : STD_LOGIC;
  signal \subtra_shift_3_reg_n_0_[23]\ : STD_LOGIC;
  signal \subtra_shift_3_reg_n_0_[24]\ : STD_LOGIC;
  signal \subtra_shift_3_reg_n_0_[25]\ : STD_LOGIC;
  signal \subtra_shift_3_reg_n_0_[26]\ : STD_LOGIC;
  signal \subtra_shift_3_reg_n_0_[27]\ : STD_LOGIC;
  signal \subtra_shift_3_reg_n_0_[28]\ : STD_LOGIC;
  signal \subtra_shift_3_reg_n_0_[29]\ : STD_LOGIC;
  signal \subtra_shift_3_reg_n_0_[2]\ : STD_LOGIC;
  signal \subtra_shift_3_reg_n_0_[30]\ : STD_LOGIC;
  signal \subtra_shift_3_reg_n_0_[31]\ : STD_LOGIC;
  signal \subtra_shift_3_reg_n_0_[32]\ : STD_LOGIC;
  signal \subtra_shift_3_reg_n_0_[33]\ : STD_LOGIC;
  signal \subtra_shift_3_reg_n_0_[34]\ : STD_LOGIC;
  signal \subtra_shift_3_reg_n_0_[35]\ : STD_LOGIC;
  signal \subtra_shift_3_reg_n_0_[36]\ : STD_LOGIC;
  signal \subtra_shift_3_reg_n_0_[37]\ : STD_LOGIC;
  signal \subtra_shift_3_reg_n_0_[38]\ : STD_LOGIC;
  signal \subtra_shift_3_reg_n_0_[39]\ : STD_LOGIC;
  signal \subtra_shift_3_reg_n_0_[3]\ : STD_LOGIC;
  signal \subtra_shift_3_reg_n_0_[40]\ : STD_LOGIC;
  signal \subtra_shift_3_reg_n_0_[41]\ : STD_LOGIC;
  signal \subtra_shift_3_reg_n_0_[42]\ : STD_LOGIC;
  signal \subtra_shift_3_reg_n_0_[43]\ : STD_LOGIC;
  signal \subtra_shift_3_reg_n_0_[44]\ : STD_LOGIC;
  signal \subtra_shift_3_reg_n_0_[45]\ : STD_LOGIC;
  signal \subtra_shift_3_reg_n_0_[46]\ : STD_LOGIC;
  signal \subtra_shift_3_reg_n_0_[47]\ : STD_LOGIC;
  signal \subtra_shift_3_reg_n_0_[48]\ : STD_LOGIC;
  signal \subtra_shift_3_reg_n_0_[49]\ : STD_LOGIC;
  signal \subtra_shift_3_reg_n_0_[4]\ : STD_LOGIC;
  signal \subtra_shift_3_reg_n_0_[50]\ : STD_LOGIC;
  signal \subtra_shift_3_reg_n_0_[51]\ : STD_LOGIC;
  signal \subtra_shift_3_reg_n_0_[52]\ : STD_LOGIC;
  signal \subtra_shift_3_reg_n_0_[53]\ : STD_LOGIC;
  signal \subtra_shift_3_reg_n_0_[54]\ : STD_LOGIC;
  signal \subtra_shift_3_reg_n_0_[5]\ : STD_LOGIC;
  signal \subtra_shift_3_reg_n_0_[6]\ : STD_LOGIC;
  signal \subtra_shift_3_reg_n_0_[7]\ : STD_LOGIC;
  signal \subtra_shift_3_reg_n_0_[8]\ : STD_LOGIC;
  signal \subtra_shift_3_reg_n_0_[9]\ : STD_LOGIC;
  signal \subtrahend_reg_n_0_[10]\ : STD_LOGIC;
  signal \subtrahend_reg_n_0_[11]\ : STD_LOGIC;
  signal \subtrahend_reg_n_0_[12]\ : STD_LOGIC;
  signal \subtrahend_reg_n_0_[13]\ : STD_LOGIC;
  signal \subtrahend_reg_n_0_[14]\ : STD_LOGIC;
  signal \subtrahend_reg_n_0_[15]\ : STD_LOGIC;
  signal \subtrahend_reg_n_0_[16]\ : STD_LOGIC;
  signal \subtrahend_reg_n_0_[17]\ : STD_LOGIC;
  signal \subtrahend_reg_n_0_[18]\ : STD_LOGIC;
  signal \subtrahend_reg_n_0_[19]\ : STD_LOGIC;
  signal \subtrahend_reg_n_0_[20]\ : STD_LOGIC;
  signal \subtrahend_reg_n_0_[21]\ : STD_LOGIC;
  signal \subtrahend_reg_n_0_[22]\ : STD_LOGIC;
  signal \subtrahend_reg_n_0_[23]\ : STD_LOGIC;
  signal \subtrahend_reg_n_0_[24]\ : STD_LOGIC;
  signal \subtrahend_reg_n_0_[25]\ : STD_LOGIC;
  signal \subtrahend_reg_n_0_[26]\ : STD_LOGIC;
  signal \subtrahend_reg_n_0_[27]\ : STD_LOGIC;
  signal \subtrahend_reg_n_0_[28]\ : STD_LOGIC;
  signal \subtrahend_reg_n_0_[29]\ : STD_LOGIC;
  signal \subtrahend_reg_n_0_[2]\ : STD_LOGIC;
  signal \subtrahend_reg_n_0_[30]\ : STD_LOGIC;
  signal \subtrahend_reg_n_0_[31]\ : STD_LOGIC;
  signal \subtrahend_reg_n_0_[32]\ : STD_LOGIC;
  signal \subtrahend_reg_n_0_[33]\ : STD_LOGIC;
  signal \subtrahend_reg_n_0_[34]\ : STD_LOGIC;
  signal \subtrahend_reg_n_0_[35]\ : STD_LOGIC;
  signal \subtrahend_reg_n_0_[36]\ : STD_LOGIC;
  signal \subtrahend_reg_n_0_[37]\ : STD_LOGIC;
  signal \subtrahend_reg_n_0_[38]\ : STD_LOGIC;
  signal \subtrahend_reg_n_0_[39]\ : STD_LOGIC;
  signal \subtrahend_reg_n_0_[3]\ : STD_LOGIC;
  signal \subtrahend_reg_n_0_[40]\ : STD_LOGIC;
  signal \subtrahend_reg_n_0_[41]\ : STD_LOGIC;
  signal \subtrahend_reg_n_0_[42]\ : STD_LOGIC;
  signal \subtrahend_reg_n_0_[43]\ : STD_LOGIC;
  signal \subtrahend_reg_n_0_[44]\ : STD_LOGIC;
  signal \subtrahend_reg_n_0_[45]\ : STD_LOGIC;
  signal \subtrahend_reg_n_0_[46]\ : STD_LOGIC;
  signal \subtrahend_reg_n_0_[47]\ : STD_LOGIC;
  signal \subtrahend_reg_n_0_[48]\ : STD_LOGIC;
  signal \subtrahend_reg_n_0_[49]\ : STD_LOGIC;
  signal \subtrahend_reg_n_0_[4]\ : STD_LOGIC;
  signal \subtrahend_reg_n_0_[50]\ : STD_LOGIC;
  signal \subtrahend_reg_n_0_[51]\ : STD_LOGIC;
  signal \subtrahend_reg_n_0_[52]\ : STD_LOGIC;
  signal \subtrahend_reg_n_0_[53]\ : STD_LOGIC;
  signal \subtrahend_reg_n_0_[54]\ : STD_LOGIC;
  signal \subtrahend_reg_n_0_[5]\ : STD_LOGIC;
  signal \subtrahend_reg_n_0_[6]\ : STD_LOGIC;
  signal \subtrahend_reg_n_0_[7]\ : STD_LOGIC;
  signal \subtrahend_reg_n_0_[8]\ : STD_LOGIC;
  signal \subtrahend_reg_n_0_[9]\ : STD_LOGIC;
  signal \NLW_diff_reg[54]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_diff_reg[54]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_diffshift_gt_exponent_reg_i_1_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_diffshift_gt_exponent_reg_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_diffshift_gt_exponent_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_expa_et_expb_reg_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_expa_gt_expb_reg_i_1_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_expa_gt_expb_reg_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_expa_gt_expb_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_exponent_diff_reg[10]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_exponent_diff_reg[10]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_exponent_reg[10]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_exponent_reg[10]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_mana_gtet_manb_reg_i_1_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_mana_gtet_manb_reg_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mana_gtet_manb_reg_i_16_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mana_gtet_manb_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mana_gtet_manb_reg_i_25_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mana_gtet_manb_reg_i_34_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mana_gtet_manb_reg_i_43_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mana_gtet_manb_reg_i_7_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \diff_1[10]_i_2\ : label is "soft_lutpair1115";
  attribute SOFT_HLUTNM of \diff_1[10]_i_3\ : label is "soft_lutpair975";
  attribute SOFT_HLUTNM of \diff_1[11]_i_2\ : label is "soft_lutpair1113";
  attribute SOFT_HLUTNM of \diff_1[11]_i_3\ : label is "soft_lutpair976";
  attribute SOFT_HLUTNM of \diff_1[12]_i_2\ : label is "soft_lutpair1115";
  attribute SOFT_HLUTNM of \diff_1[12]_i_3\ : label is "soft_lutpair976";
  attribute SOFT_HLUTNM of \diff_1[13]_i_3\ : label is "soft_lutpair977";
  attribute SOFT_HLUTNM of \diff_1[14]_i_3\ : label is "soft_lutpair977";
  attribute SOFT_HLUTNM of \diff_1[15]_i_3\ : label is "soft_lutpair978";
  attribute SOFT_HLUTNM of \diff_1[16]_i_3\ : label is "soft_lutpair978";
  attribute SOFT_HLUTNM of \diff_1[17]_i_3\ : label is "soft_lutpair979";
  attribute SOFT_HLUTNM of \diff_1[18]_i_3\ : label is "soft_lutpair979";
  attribute SOFT_HLUTNM of \diff_1[19]_i_3\ : label is "soft_lutpair980";
  attribute SOFT_HLUTNM of \diff_1[20]_i_3\ : label is "soft_lutpair980";
  attribute SOFT_HLUTNM of \diff_1[21]_i_3\ : label is "soft_lutpair981";
  attribute SOFT_HLUTNM of \diff_1[22]_i_3\ : label is "soft_lutpair981";
  attribute SOFT_HLUTNM of \diff_1[23]_i_3\ : label is "soft_lutpair982";
  attribute SOFT_HLUTNM of \diff_1[24]_i_3\ : label is "soft_lutpair982";
  attribute SOFT_HLUTNM of \diff_1[25]_i_3\ : label is "soft_lutpair983";
  attribute SOFT_HLUTNM of \diff_1[26]_i_3\ : label is "soft_lutpair983";
  attribute SOFT_HLUTNM of \diff_1[27]_i_2\ : label is "soft_lutpair1111";
  attribute SOFT_HLUTNM of \diff_1[27]_i_3\ : label is "soft_lutpair984";
  attribute SOFT_HLUTNM of \diff_1[28]_i_2\ : label is "soft_lutpair1113";
  attribute SOFT_HLUTNM of \diff_1[28]_i_3\ : label is "soft_lutpair984";
  attribute SOFT_HLUTNM of \diff_1[29]_i_2\ : label is "soft_lutpair1111";
  attribute SOFT_HLUTNM of \diff_1[29]_i_3\ : label is "soft_lutpair985";
  attribute SOFT_HLUTNM of \diff_1[30]_i_2\ : label is "soft_lutpair1112";
  attribute SOFT_HLUTNM of \diff_1[30]_i_3\ : label is "soft_lutpair985";
  attribute SOFT_HLUTNM of \diff_1[31]_i_2\ : label is "soft_lutpair1103";
  attribute SOFT_HLUTNM of \diff_1[31]_i_3\ : label is "soft_lutpair986";
  attribute SOFT_HLUTNM of \diff_1[31]_i_5\ : label is "soft_lutpair951";
  attribute SOFT_HLUTNM of \diff_1[32]_i_2\ : label is "soft_lutpair1112";
  attribute SOFT_HLUTNM of \diff_1[32]_i_3\ : label is "soft_lutpair986";
  attribute SOFT_HLUTNM of \diff_1[32]_i_5\ : label is "soft_lutpair952";
  attribute SOFT_HLUTNM of \diff_1[33]_i_2\ : label is "soft_lutpair1103";
  attribute SOFT_HLUTNM of \diff_1[33]_i_3\ : label is "soft_lutpair987";
  attribute SOFT_HLUTNM of \diff_1[33]_i_5\ : label is "soft_lutpair953";
  attribute SOFT_HLUTNM of \diff_1[34]_i_2\ : label is "soft_lutpair1109";
  attribute SOFT_HLUTNM of \diff_1[34]_i_3\ : label is "soft_lutpair987";
  attribute SOFT_HLUTNM of \diff_1[34]_i_5\ : label is "soft_lutpair954";
  attribute SOFT_HLUTNM of \diff_1[35]_i_2\ : label is "soft_lutpair1102";
  attribute SOFT_HLUTNM of \diff_1[35]_i_3\ : label is "soft_lutpair988";
  attribute SOFT_HLUTNM of \diff_1[35]_i_5\ : label is "soft_lutpair955";
  attribute SOFT_HLUTNM of \diff_1[36]_i_2\ : label is "soft_lutpair1109";
  attribute SOFT_HLUTNM of \diff_1[36]_i_3\ : label is "soft_lutpair988";
  attribute SOFT_HLUTNM of \diff_1[36]_i_5\ : label is "soft_lutpair956";
  attribute SOFT_HLUTNM of \diff_1[37]_i_2\ : label is "soft_lutpair1102";
  attribute SOFT_HLUTNM of \diff_1[37]_i_3\ : label is "soft_lutpair989";
  attribute SOFT_HLUTNM of \diff_1[37]_i_5\ : label is "soft_lutpair957";
  attribute SOFT_HLUTNM of \diff_1[38]_i_2\ : label is "soft_lutpair1108";
  attribute SOFT_HLUTNM of \diff_1[38]_i_3\ : label is "soft_lutpair989";
  attribute SOFT_HLUTNM of \diff_1[38]_i_5\ : label is "soft_lutpair958";
  attribute SOFT_HLUTNM of \diff_1[39]_i_2\ : label is "soft_lutpair1101";
  attribute SOFT_HLUTNM of \diff_1[39]_i_3\ : label is "soft_lutpair990";
  attribute SOFT_HLUTNM of \diff_1[39]_i_5\ : label is "soft_lutpair959";
  attribute SOFT_HLUTNM of \diff_1[3]_i_2\ : label is "soft_lutpair1116";
  attribute SOFT_HLUTNM of \diff_1[3]_i_3\ : label is "soft_lutpair972";
  attribute SOFT_HLUTNM of \diff_1[40]_i_2\ : label is "soft_lutpair1108";
  attribute SOFT_HLUTNM of \diff_1[40]_i_3\ : label is "soft_lutpair990";
  attribute SOFT_HLUTNM of \diff_1[40]_i_5\ : label is "soft_lutpair960";
  attribute SOFT_HLUTNM of \diff_1[41]_i_2\ : label is "soft_lutpair1101";
  attribute SOFT_HLUTNM of \diff_1[41]_i_3\ : label is "soft_lutpair991";
  attribute SOFT_HLUTNM of \diff_1[41]_i_5\ : label is "soft_lutpair961";
  attribute SOFT_HLUTNM of \diff_1[42]_i_2\ : label is "soft_lutpair1107";
  attribute SOFT_HLUTNM of \diff_1[42]_i_3\ : label is "soft_lutpair991";
  attribute SOFT_HLUTNM of \diff_1[42]_i_5\ : label is "soft_lutpair962";
  attribute SOFT_HLUTNM of \diff_1[43]_i_2\ : label is "soft_lutpair1100";
  attribute SOFT_HLUTNM of \diff_1[43]_i_3\ : label is "soft_lutpair992";
  attribute SOFT_HLUTNM of \diff_1[43]_i_5\ : label is "soft_lutpair963";
  attribute SOFT_HLUTNM of \diff_1[44]_i_2\ : label is "soft_lutpair1107";
  attribute SOFT_HLUTNM of \diff_1[44]_i_3\ : label is "soft_lutpair992";
  attribute SOFT_HLUTNM of \diff_1[44]_i_5\ : label is "soft_lutpair964";
  attribute SOFT_HLUTNM of \diff_1[45]_i_2\ : label is "soft_lutpair1100";
  attribute SOFT_HLUTNM of \diff_1[45]_i_3\ : label is "soft_lutpair993";
  attribute SOFT_HLUTNM of \diff_1[45]_i_5\ : label is "soft_lutpair965";
  attribute SOFT_HLUTNM of \diff_1[46]_i_2\ : label is "soft_lutpair1106";
  attribute SOFT_HLUTNM of \diff_1[46]_i_3\ : label is "soft_lutpair993";
  attribute SOFT_HLUTNM of \diff_1[46]_i_5\ : label is "soft_lutpair966";
  attribute SOFT_HLUTNM of \diff_1[47]_i_2\ : label is "soft_lutpair1099";
  attribute SOFT_HLUTNM of \diff_1[47]_i_3\ : label is "soft_lutpair994";
  attribute SOFT_HLUTNM of \diff_1[47]_i_5\ : label is "soft_lutpair951";
  attribute SOFT_HLUTNM of \diff_1[48]_i_2\ : label is "soft_lutpair1106";
  attribute SOFT_HLUTNM of \diff_1[48]_i_3\ : label is "soft_lutpair994";
  attribute SOFT_HLUTNM of \diff_1[48]_i_5\ : label is "soft_lutpair952";
  attribute SOFT_HLUTNM of \diff_1[49]_i_2\ : label is "soft_lutpair1099";
  attribute SOFT_HLUTNM of \diff_1[49]_i_3\ : label is "soft_lutpair995";
  attribute SOFT_HLUTNM of \diff_1[49]_i_5\ : label is "soft_lutpair953";
  attribute SOFT_HLUTNM of \diff_1[4]_i_3\ : label is "soft_lutpair972";
  attribute SOFT_HLUTNM of \diff_1[50]_i_2\ : label is "soft_lutpair1104";
  attribute SOFT_HLUTNM of \diff_1[50]_i_3\ : label is "soft_lutpair995";
  attribute SOFT_HLUTNM of \diff_1[50]_i_5\ : label is "soft_lutpair954";
  attribute SOFT_HLUTNM of \diff_1[51]_i_2\ : label is "soft_lutpair1098";
  attribute SOFT_HLUTNM of \diff_1[51]_i_3\ : label is "soft_lutpair996";
  attribute SOFT_HLUTNM of \diff_1[51]_i_5\ : label is "soft_lutpair955";
  attribute SOFT_HLUTNM of \diff_1[52]_i_2\ : label is "soft_lutpair1104";
  attribute SOFT_HLUTNM of \diff_1[52]_i_3\ : label is "soft_lutpair996";
  attribute SOFT_HLUTNM of \diff_1[52]_i_5\ : label is "soft_lutpair956";
  attribute SOFT_HLUTNM of \diff_1[53]_i_2\ : label is "soft_lutpair1098";
  attribute SOFT_HLUTNM of \diff_1[53]_i_3\ : label is "soft_lutpair997";
  attribute SOFT_HLUTNM of \diff_1[53]_i_5\ : label is "soft_lutpair957";
  attribute SOFT_HLUTNM of \diff_1[54]_i_10\ : label is "soft_lutpair1105";
  attribute SOFT_HLUTNM of \diff_1[54]_i_11\ : label is "soft_lutpair1110";
  attribute SOFT_HLUTNM of \diff_1[54]_i_12\ : label is "soft_lutpair959";
  attribute SOFT_HLUTNM of \diff_1[54]_i_14\ : label is "soft_lutpair963";
  attribute SOFT_HLUTNM of \diff_1[54]_i_16\ : label is "soft_lutpair961";
  attribute SOFT_HLUTNM of \diff_1[54]_i_18\ : label is "soft_lutpair965";
  attribute SOFT_HLUTNM of \diff_1[54]_i_20\ : label is "soft_lutpair958";
  attribute SOFT_HLUTNM of \diff_1[54]_i_21\ : label is "soft_lutpair966";
  attribute SOFT_HLUTNM of \diff_1[54]_i_22\ : label is "soft_lutpair962";
  attribute SOFT_HLUTNM of \diff_1[54]_i_24\ : label is "soft_lutpair960";
  attribute SOFT_HLUTNM of \diff_1[54]_i_26\ : label is "soft_lutpair964";
  attribute SOFT_HLUTNM of \diff_1[54]_i_5\ : label is "soft_lutpair997";
  attribute SOFT_HLUTNM of \diff_1[54]_i_7\ : label is "soft_lutpair1105";
  attribute SOFT_HLUTNM of \diff_1[54]_i_8\ : label is "soft_lutpair1110";
  attribute SOFT_HLUTNM of \diff_1[5]_i_2\ : label is "soft_lutpair1116";
  attribute SOFT_HLUTNM of \diff_1[5]_i_3\ : label is "soft_lutpair973";
  attribute SOFT_HLUTNM of \diff_1[6]_i_2\ : label is "soft_lutpair1117";
  attribute SOFT_HLUTNM of \diff_1[6]_i_3\ : label is "soft_lutpair973";
  attribute SOFT_HLUTNM of \diff_1[7]_i_2\ : label is "soft_lutpair1114";
  attribute SOFT_HLUTNM of \diff_1[7]_i_3\ : label is "soft_lutpair974";
  attribute SOFT_HLUTNM of \diff_1[8]_i_2\ : label is "soft_lutpair1117";
  attribute SOFT_HLUTNM of \diff_1[8]_i_3\ : label is "soft_lutpair974";
  attribute SOFT_HLUTNM of \diff_1[9]_i_2\ : label is "soft_lutpair1114";
  attribute SOFT_HLUTNM of \diff_1[9]_i_3\ : label is "soft_lutpair975";
  attribute SOFT_HLUTNM of \diff_2[0]_i_1\ : label is "soft_lutpair1071";
  attribute SOFT_HLUTNM of \diff_2[10]_i_1\ : label is "soft_lutpair1076";
  attribute SOFT_HLUTNM of \diff_2[11]_i_1\ : label is "soft_lutpair1076";
  attribute SOFT_HLUTNM of \diff_2[12]_i_1\ : label is "soft_lutpair1077";
  attribute SOFT_HLUTNM of \diff_2[13]_i_1\ : label is "soft_lutpair1077";
  attribute SOFT_HLUTNM of \diff_2[14]_i_1\ : label is "soft_lutpair1078";
  attribute SOFT_HLUTNM of \diff_2[15]_i_1\ : label is "soft_lutpair1078";
  attribute SOFT_HLUTNM of \diff_2[16]_i_1\ : label is "soft_lutpair1079";
  attribute SOFT_HLUTNM of \diff_2[17]_i_1\ : label is "soft_lutpair1079";
  attribute SOFT_HLUTNM of \diff_2[18]_i_1\ : label is "soft_lutpair1080";
  attribute SOFT_HLUTNM of \diff_2[19]_i_1\ : label is "soft_lutpair1080";
  attribute SOFT_HLUTNM of \diff_2[1]_i_1\ : label is "soft_lutpair1071";
  attribute SOFT_HLUTNM of \diff_2[20]_i_1\ : label is "soft_lutpair1081";
  attribute SOFT_HLUTNM of \diff_2[21]_i_1\ : label is "soft_lutpair1081";
  attribute SOFT_HLUTNM of \diff_2[22]_i_1\ : label is "soft_lutpair1082";
  attribute SOFT_HLUTNM of \diff_2[23]_i_1\ : label is "soft_lutpair1082";
  attribute SOFT_HLUTNM of \diff_2[24]_i_1\ : label is "soft_lutpair1083";
  attribute SOFT_HLUTNM of \diff_2[25]_i_1\ : label is "soft_lutpair1083";
  attribute SOFT_HLUTNM of \diff_2[26]_i_1\ : label is "soft_lutpair1084";
  attribute SOFT_HLUTNM of \diff_2[27]_i_1\ : label is "soft_lutpair1084";
  attribute SOFT_HLUTNM of \diff_2[28]_i_1\ : label is "soft_lutpair1085";
  attribute SOFT_HLUTNM of \diff_2[29]_i_1\ : label is "soft_lutpair1085";
  attribute SOFT_HLUTNM of \diff_2[2]_i_1\ : label is "soft_lutpair1072";
  attribute SOFT_HLUTNM of \diff_2[30]_i_1\ : label is "soft_lutpair1086";
  attribute SOFT_HLUTNM of \diff_2[31]_i_1\ : label is "soft_lutpair1086";
  attribute SOFT_HLUTNM of \diff_2[32]_i_1\ : label is "soft_lutpair1087";
  attribute SOFT_HLUTNM of \diff_2[33]_i_1\ : label is "soft_lutpair1087";
  attribute SOFT_HLUTNM of \diff_2[34]_i_1\ : label is "soft_lutpair1088";
  attribute SOFT_HLUTNM of \diff_2[35]_i_1\ : label is "soft_lutpair1088";
  attribute SOFT_HLUTNM of \diff_2[36]_i_1\ : label is "soft_lutpair1089";
  attribute SOFT_HLUTNM of \diff_2[37]_i_1\ : label is "soft_lutpair1089";
  attribute SOFT_HLUTNM of \diff_2[38]_i_1\ : label is "soft_lutpair1090";
  attribute SOFT_HLUTNM of \diff_2[39]_i_1\ : label is "soft_lutpair1090";
  attribute SOFT_HLUTNM of \diff_2[3]_i_1\ : label is "soft_lutpair1072";
  attribute SOFT_HLUTNM of \diff_2[40]_i_1\ : label is "soft_lutpair1091";
  attribute SOFT_HLUTNM of \diff_2[41]_i_1\ : label is "soft_lutpair1091";
  attribute SOFT_HLUTNM of \diff_2[42]_i_1\ : label is "soft_lutpair1092";
  attribute SOFT_HLUTNM of \diff_2[43]_i_1\ : label is "soft_lutpair1092";
  attribute SOFT_HLUTNM of \diff_2[44]_i_1\ : label is "soft_lutpair1093";
  attribute SOFT_HLUTNM of \diff_2[45]_i_1\ : label is "soft_lutpair1093";
  attribute SOFT_HLUTNM of \diff_2[46]_i_1\ : label is "soft_lutpair1094";
  attribute SOFT_HLUTNM of \diff_2[47]_i_1\ : label is "soft_lutpair1094";
  attribute SOFT_HLUTNM of \diff_2[48]_i_1\ : label is "soft_lutpair1095";
  attribute SOFT_HLUTNM of \diff_2[49]_i_1\ : label is "soft_lutpair1095";
  attribute SOFT_HLUTNM of \diff_2[4]_i_1\ : label is "soft_lutpair1073";
  attribute SOFT_HLUTNM of \diff_2[50]_i_1\ : label is "soft_lutpair1096";
  attribute SOFT_HLUTNM of \diff_2[51]_i_1\ : label is "soft_lutpair1096";
  attribute SOFT_HLUTNM of \diff_2[52]_i_1\ : label is "soft_lutpair1097";
  attribute SOFT_HLUTNM of \diff_2[53]_i_1\ : label is "soft_lutpair1097";
  attribute SOFT_HLUTNM of \diff_2[5]_i_1\ : label is "soft_lutpair1073";
  attribute SOFT_HLUTNM of \diff_2[6]_i_1\ : label is "soft_lutpair1074";
  attribute SOFT_HLUTNM of \diff_2[7]_i_1\ : label is "soft_lutpair1074";
  attribute SOFT_HLUTNM of \diff_2[8]_i_1\ : label is "soft_lutpair1075";
  attribute SOFT_HLUTNM of \diff_2[9]_i_1\ : label is "soft_lutpair1075";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \diff_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \diff_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \diff_reg[19]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \diff_reg[23]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \diff_reg[27]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \diff_reg[31]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \diff_reg[35]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \diff_reg[39]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \diff_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \diff_reg[43]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \diff_reg[47]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \diff_reg[51]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \diff_reg[54]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \diff_reg[7]_i_1\ : label is 35;
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of diffshift_gt_exponent_reg_i_1 : label is 11;
  attribute COMPARATOR_THRESHOLD of diffshift_gt_exponent_reg_i_2 : label is 11;
  attribute COMPARATOR_THRESHOLD of expa_gt_expb_reg_i_1 : label is 11;
  attribute COMPARATOR_THRESHOLD of expa_gt_expb_reg_i_2 : label is 11;
  attribute ADDER_THRESHOLD of \exponent_diff_reg[10]_i_1__0\ : label is 35;
  attribute ADDER_THRESHOLD of \exponent_diff_reg[3]_i_1__0\ : label is 35;
  attribute ADDER_THRESHOLD of \exponent_diff_reg[7]_i_1__0\ : label is 35;
  attribute SOFT_HLUTNM of \exponent_large[0]_i_1__0\ : label is "soft_lutpair1008";
  attribute SOFT_HLUTNM of \exponent_large[10]_i_1__0\ : label is "soft_lutpair1018";
  attribute SOFT_HLUTNM of \exponent_large[1]_i_1__0\ : label is "soft_lutpair1009";
  attribute SOFT_HLUTNM of \exponent_large[2]_i_1__0\ : label is "soft_lutpair1010";
  attribute SOFT_HLUTNM of \exponent_large[3]_i_1__0\ : label is "soft_lutpair1011";
  attribute SOFT_HLUTNM of \exponent_large[4]_i_1__0\ : label is "soft_lutpair1012";
  attribute SOFT_HLUTNM of \exponent_large[5]_i_1__0\ : label is "soft_lutpair1013";
  attribute SOFT_HLUTNM of \exponent_large[6]_i_1__0\ : label is "soft_lutpair1014";
  attribute SOFT_HLUTNM of \exponent_large[7]_i_1__0\ : label is "soft_lutpair1015";
  attribute SOFT_HLUTNM of \exponent_large[8]_i_1__0\ : label is "soft_lutpair1016";
  attribute SOFT_HLUTNM of \exponent_large[9]_i_1__0\ : label is "soft_lutpair1017";
  attribute ADDER_THRESHOLD of \exponent_reg[10]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \exponent_reg[3]_i_1__0\ : label is 35;
  attribute ADDER_THRESHOLD of \exponent_reg[7]_i_1__0\ : label is 35;
  attribute SOFT_HLUTNM of \exponent_small[0]_i_1__0\ : label is "soft_lutpair1008";
  attribute SOFT_HLUTNM of \exponent_small[10]_i_1__0\ : label is "soft_lutpair1018";
  attribute SOFT_HLUTNM of \exponent_small[1]_i_1__0\ : label is "soft_lutpair1009";
  attribute SOFT_HLUTNM of \exponent_small[2]_i_1__0\ : label is "soft_lutpair1010";
  attribute SOFT_HLUTNM of \exponent_small[3]_i_1__0\ : label is "soft_lutpair1011";
  attribute SOFT_HLUTNM of \exponent_small[4]_i_1__0\ : label is "soft_lutpair1012";
  attribute SOFT_HLUTNM of \exponent_small[5]_i_1__0\ : label is "soft_lutpair1013";
  attribute SOFT_HLUTNM of \exponent_small[6]_i_1__0\ : label is "soft_lutpair1014";
  attribute SOFT_HLUTNM of \exponent_small[7]_i_1__0\ : label is "soft_lutpair1015";
  attribute SOFT_HLUTNM of \exponent_small[8]_i_1__0\ : label is "soft_lutpair1016";
  attribute SOFT_HLUTNM of \exponent_small[9]_i_1__0\ : label is "soft_lutpair1017";
  attribute SOFT_HLUTNM of large_norm_small_denorm_i_1 : label is "soft_lutpair1118";
  attribute COMPARATOR_THRESHOLD of mana_gtet_manb_reg_i_1 : label is 11;
  attribute COMPARATOR_THRESHOLD of mana_gtet_manb_reg_i_16 : label is 11;
  attribute COMPARATOR_THRESHOLD of mana_gtet_manb_reg_i_2 : label is 11;
  attribute COMPARATOR_THRESHOLD of mana_gtet_manb_reg_i_25 : label is 11;
  attribute COMPARATOR_THRESHOLD of mana_gtet_manb_reg_i_34 : label is 11;
  attribute COMPARATOR_THRESHOLD of mana_gtet_manb_reg_i_43 : label is 11;
  attribute COMPARATOR_THRESHOLD of mana_gtet_manb_reg_i_7 : label is 11;
  attribute SOFT_HLUTNM of \mantissa_large[0]_i_1__0\ : label is "soft_lutpair1019";
  attribute SOFT_HLUTNM of \mantissa_large[10]_i_1__0\ : label is "soft_lutpair1029";
  attribute SOFT_HLUTNM of \mantissa_large[11]_i_1__0\ : label is "soft_lutpair1030";
  attribute SOFT_HLUTNM of \mantissa_large[12]_i_1__0\ : label is "soft_lutpair1031";
  attribute SOFT_HLUTNM of \mantissa_large[13]_i_1__0\ : label is "soft_lutpair1032";
  attribute SOFT_HLUTNM of \mantissa_large[14]_i_1__0\ : label is "soft_lutpair1033";
  attribute SOFT_HLUTNM of \mantissa_large[15]_i_1__0\ : label is "soft_lutpair1034";
  attribute SOFT_HLUTNM of \mantissa_large[16]_i_1__0\ : label is "soft_lutpair1035";
  attribute SOFT_HLUTNM of \mantissa_large[17]_i_1__0\ : label is "soft_lutpair1036";
  attribute SOFT_HLUTNM of \mantissa_large[18]_i_1__0\ : label is "soft_lutpair1037";
  attribute SOFT_HLUTNM of \mantissa_large[19]_i_1__0\ : label is "soft_lutpair1038";
  attribute SOFT_HLUTNM of \mantissa_large[1]_i_1__0\ : label is "soft_lutpair1020";
  attribute SOFT_HLUTNM of \mantissa_large[20]_i_1__0\ : label is "soft_lutpair1039";
  attribute SOFT_HLUTNM of \mantissa_large[21]_i_1__0\ : label is "soft_lutpair1040";
  attribute SOFT_HLUTNM of \mantissa_large[22]_i_1__0\ : label is "soft_lutpair1041";
  attribute SOFT_HLUTNM of \mantissa_large[23]_i_1__0\ : label is "soft_lutpair1042";
  attribute SOFT_HLUTNM of \mantissa_large[24]_i_1__0\ : label is "soft_lutpair1043";
  attribute SOFT_HLUTNM of \mantissa_large[25]_i_1__0\ : label is "soft_lutpair1044";
  attribute SOFT_HLUTNM of \mantissa_large[26]_i_1__0\ : label is "soft_lutpair1045";
  attribute SOFT_HLUTNM of \mantissa_large[27]_i_1__0\ : label is "soft_lutpair1046";
  attribute SOFT_HLUTNM of \mantissa_large[28]_i_1__0\ : label is "soft_lutpair1047";
  attribute SOFT_HLUTNM of \mantissa_large[29]_i_1__0\ : label is "soft_lutpair1048";
  attribute SOFT_HLUTNM of \mantissa_large[2]_i_1__0\ : label is "soft_lutpair1021";
  attribute SOFT_HLUTNM of \mantissa_large[30]_i_1__0\ : label is "soft_lutpair1049";
  attribute SOFT_HLUTNM of \mantissa_large[31]_i_1__0\ : label is "soft_lutpair1050";
  attribute SOFT_HLUTNM of \mantissa_large[32]_i_1__0\ : label is "soft_lutpair1051";
  attribute SOFT_HLUTNM of \mantissa_large[33]_i_1__0\ : label is "soft_lutpair1052";
  attribute SOFT_HLUTNM of \mantissa_large[34]_i_1__0\ : label is "soft_lutpair1053";
  attribute SOFT_HLUTNM of \mantissa_large[35]_i_1__0\ : label is "soft_lutpair1054";
  attribute SOFT_HLUTNM of \mantissa_large[36]_i_1__0\ : label is "soft_lutpair1055";
  attribute SOFT_HLUTNM of \mantissa_large[37]_i_1__0\ : label is "soft_lutpair1056";
  attribute SOFT_HLUTNM of \mantissa_large[38]_i_1__0\ : label is "soft_lutpair1057";
  attribute SOFT_HLUTNM of \mantissa_large[39]_i_1__0\ : label is "soft_lutpair1058";
  attribute SOFT_HLUTNM of \mantissa_large[3]_i_1__0\ : label is "soft_lutpair1022";
  attribute SOFT_HLUTNM of \mantissa_large[40]_i_1__0\ : label is "soft_lutpair1059";
  attribute SOFT_HLUTNM of \mantissa_large[41]_i_1__0\ : label is "soft_lutpair1060";
  attribute SOFT_HLUTNM of \mantissa_large[42]_i_1__0\ : label is "soft_lutpair1061";
  attribute SOFT_HLUTNM of \mantissa_large[43]_i_1__0\ : label is "soft_lutpair1062";
  attribute SOFT_HLUTNM of \mantissa_large[44]_i_1__0\ : label is "soft_lutpair1063";
  attribute SOFT_HLUTNM of \mantissa_large[45]_i_1__0\ : label is "soft_lutpair1064";
  attribute SOFT_HLUTNM of \mantissa_large[46]_i_1__0\ : label is "soft_lutpair1065";
  attribute SOFT_HLUTNM of \mantissa_large[47]_i_1__0\ : label is "soft_lutpair1066";
  attribute SOFT_HLUTNM of \mantissa_large[48]_i_1__0\ : label is "soft_lutpair1067";
  attribute SOFT_HLUTNM of \mantissa_large[49]_i_1__0\ : label is "soft_lutpair1068";
  attribute SOFT_HLUTNM of \mantissa_large[4]_i_1__0\ : label is "soft_lutpair1023";
  attribute SOFT_HLUTNM of \mantissa_large[50]_i_1__0\ : label is "soft_lutpair1069";
  attribute SOFT_HLUTNM of \mantissa_large[51]_i_1__0\ : label is "soft_lutpair1070";
  attribute SOFT_HLUTNM of \mantissa_large[5]_i_1__0\ : label is "soft_lutpair1024";
  attribute SOFT_HLUTNM of \mantissa_large[6]_i_1__0\ : label is "soft_lutpair1025";
  attribute SOFT_HLUTNM of \mantissa_large[7]_i_1__0\ : label is "soft_lutpair1026";
  attribute SOFT_HLUTNM of \mantissa_large[8]_i_1__0\ : label is "soft_lutpair1027";
  attribute SOFT_HLUTNM of \mantissa_large[9]_i_1__0\ : label is "soft_lutpair1028";
  attribute SOFT_HLUTNM of \mantissa_small[0]_i_1__0\ : label is "soft_lutpair1019";
  attribute SOFT_HLUTNM of \mantissa_small[10]_i_1__0\ : label is "soft_lutpair1029";
  attribute SOFT_HLUTNM of \mantissa_small[11]_i_1__0\ : label is "soft_lutpair1030";
  attribute SOFT_HLUTNM of \mantissa_small[12]_i_1__0\ : label is "soft_lutpair1031";
  attribute SOFT_HLUTNM of \mantissa_small[13]_i_1__0\ : label is "soft_lutpair1032";
  attribute SOFT_HLUTNM of \mantissa_small[14]_i_1__0\ : label is "soft_lutpair1033";
  attribute SOFT_HLUTNM of \mantissa_small[15]_i_1__0\ : label is "soft_lutpair1034";
  attribute SOFT_HLUTNM of \mantissa_small[16]_i_1__0\ : label is "soft_lutpair1035";
  attribute SOFT_HLUTNM of \mantissa_small[17]_i_1__0\ : label is "soft_lutpair1036";
  attribute SOFT_HLUTNM of \mantissa_small[18]_i_1__0\ : label is "soft_lutpair1037";
  attribute SOFT_HLUTNM of \mantissa_small[19]_i_1__0\ : label is "soft_lutpair1038";
  attribute SOFT_HLUTNM of \mantissa_small[1]_i_1__0\ : label is "soft_lutpair1020";
  attribute SOFT_HLUTNM of \mantissa_small[20]_i_1__0\ : label is "soft_lutpair1039";
  attribute SOFT_HLUTNM of \mantissa_small[21]_i_1__0\ : label is "soft_lutpair1040";
  attribute SOFT_HLUTNM of \mantissa_small[22]_i_1__0\ : label is "soft_lutpair1041";
  attribute SOFT_HLUTNM of \mantissa_small[23]_i_1__0\ : label is "soft_lutpair1042";
  attribute SOFT_HLUTNM of \mantissa_small[24]_i_1__0\ : label is "soft_lutpair1043";
  attribute SOFT_HLUTNM of \mantissa_small[25]_i_1__0\ : label is "soft_lutpair1044";
  attribute SOFT_HLUTNM of \mantissa_small[26]_i_1__0\ : label is "soft_lutpair1045";
  attribute SOFT_HLUTNM of \mantissa_small[27]_i_1__0\ : label is "soft_lutpair1046";
  attribute SOFT_HLUTNM of \mantissa_small[28]_i_1__0\ : label is "soft_lutpair1047";
  attribute SOFT_HLUTNM of \mantissa_small[29]_i_1__0\ : label is "soft_lutpair1048";
  attribute SOFT_HLUTNM of \mantissa_small[2]_i_1__0\ : label is "soft_lutpair1021";
  attribute SOFT_HLUTNM of \mantissa_small[30]_i_1__0\ : label is "soft_lutpair1049";
  attribute SOFT_HLUTNM of \mantissa_small[31]_i_1__0\ : label is "soft_lutpair1050";
  attribute SOFT_HLUTNM of \mantissa_small[32]_i_1__0\ : label is "soft_lutpair1051";
  attribute SOFT_HLUTNM of \mantissa_small[33]_i_1__0\ : label is "soft_lutpair1052";
  attribute SOFT_HLUTNM of \mantissa_small[34]_i_1__0\ : label is "soft_lutpair1053";
  attribute SOFT_HLUTNM of \mantissa_small[35]_i_1__0\ : label is "soft_lutpair1054";
  attribute SOFT_HLUTNM of \mantissa_small[36]_i_1__0\ : label is "soft_lutpair1055";
  attribute SOFT_HLUTNM of \mantissa_small[37]_i_1__0\ : label is "soft_lutpair1056";
  attribute SOFT_HLUTNM of \mantissa_small[38]_i_1__0\ : label is "soft_lutpair1057";
  attribute SOFT_HLUTNM of \mantissa_small[39]_i_1__0\ : label is "soft_lutpair1058";
  attribute SOFT_HLUTNM of \mantissa_small[3]_i_1__0\ : label is "soft_lutpair1022";
  attribute SOFT_HLUTNM of \mantissa_small[40]_i_1__0\ : label is "soft_lutpair1059";
  attribute SOFT_HLUTNM of \mantissa_small[41]_i_1__0\ : label is "soft_lutpair1060";
  attribute SOFT_HLUTNM of \mantissa_small[42]_i_1__0\ : label is "soft_lutpair1061";
  attribute SOFT_HLUTNM of \mantissa_small[43]_i_1__0\ : label is "soft_lutpair1062";
  attribute SOFT_HLUTNM of \mantissa_small[44]_i_1__0\ : label is "soft_lutpair1063";
  attribute SOFT_HLUTNM of \mantissa_small[45]_i_1__0\ : label is "soft_lutpair1064";
  attribute SOFT_HLUTNM of \mantissa_small[46]_i_1__0\ : label is "soft_lutpair1065";
  attribute SOFT_HLUTNM of \mantissa_small[47]_i_1__0\ : label is "soft_lutpair1066";
  attribute SOFT_HLUTNM of \mantissa_small[48]_i_1__0\ : label is "soft_lutpair1067";
  attribute SOFT_HLUTNM of \mantissa_small[49]_i_1__0\ : label is "soft_lutpair1068";
  attribute SOFT_HLUTNM of \mantissa_small[4]_i_1__0\ : label is "soft_lutpair1023";
  attribute SOFT_HLUTNM of \mantissa_small[50]_i_1__0\ : label is "soft_lutpair1069";
  attribute SOFT_HLUTNM of \mantissa_small[51]_i_1__0\ : label is "soft_lutpair1070";
  attribute SOFT_HLUTNM of \mantissa_small[5]_i_1__0\ : label is "soft_lutpair1024";
  attribute SOFT_HLUTNM of \mantissa_small[6]_i_1__0\ : label is "soft_lutpair1025";
  attribute SOFT_HLUTNM of \mantissa_small[7]_i_1__0\ : label is "soft_lutpair1026";
  attribute SOFT_HLUTNM of \mantissa_small[8]_i_1__0\ : label is "soft_lutpair1027";
  attribute SOFT_HLUTNM of \mantissa_small[9]_i_1__0\ : label is "soft_lutpair1028";
  attribute SOFT_HLUTNM of \subtra_shift[0]_i_3\ : label is "soft_lutpair944";
  attribute SOFT_HLUTNM of \subtra_shift[10]_i_3\ : label is "soft_lutpair938";
  attribute SOFT_HLUTNM of \subtra_shift[11]_i_2\ : label is "soft_lutpair1000";
  attribute SOFT_HLUTNM of \subtra_shift[11]_i_4\ : label is "soft_lutpair939";
  attribute SOFT_HLUTNM of \subtra_shift[12]_i_3\ : label is "soft_lutpair940";
  attribute SOFT_HLUTNM of \subtra_shift[13]_i_2\ : label is "soft_lutpair1000";
  attribute SOFT_HLUTNM of \subtra_shift[13]_i_4\ : label is "soft_lutpair941";
  attribute SOFT_HLUTNM of \subtra_shift[14]_i_3\ : label is "soft_lutpair942";
  attribute SOFT_HLUTNM of \subtra_shift[15]_i_2\ : label is "soft_lutpair1001";
  attribute SOFT_HLUTNM of \subtra_shift[15]_i_4\ : label is "soft_lutpair943";
  attribute SOFT_HLUTNM of \subtra_shift[16]_i_3\ : label is "soft_lutpair944";
  attribute SOFT_HLUTNM of \subtra_shift[17]_i_2\ : label is "soft_lutpair1001";
  attribute SOFT_HLUTNM of \subtra_shift[17]_i_4\ : label is "soft_lutpair945";
  attribute SOFT_HLUTNM of \subtra_shift[18]_i_3\ : label is "soft_lutpair946";
  attribute SOFT_HLUTNM of \subtra_shift[19]_i_2\ : label is "soft_lutpair1002";
  attribute SOFT_HLUTNM of \subtra_shift[19]_i_4\ : label is "soft_lutpair947";
  attribute SOFT_HLUTNM of \subtra_shift[20]_i_3\ : label is "soft_lutpair948";
  attribute SOFT_HLUTNM of \subtra_shift[21]_i_2\ : label is "soft_lutpair1002";
  attribute SOFT_HLUTNM of \subtra_shift[21]_i_4\ : label is "soft_lutpair949";
  attribute SOFT_HLUTNM of \subtra_shift[22]_i_3\ : label is "soft_lutpair950";
  attribute SOFT_HLUTNM of \subtra_shift[23]_i_2\ : label is "soft_lutpair1003";
  attribute SOFT_HLUTNM of \subtra_shift[23]_i_4\ : label is "soft_lutpair943";
  attribute SOFT_HLUTNM of \subtra_shift[23]_i_5\ : label is "soft_lutpair935";
  attribute SOFT_HLUTNM of \subtra_shift[24]_i_4\ : label is "soft_lutpair936";
  attribute SOFT_HLUTNM of \subtra_shift[25]_i_2\ : label is "soft_lutpair1003";
  attribute SOFT_HLUTNM of \subtra_shift[25]_i_4\ : label is "soft_lutpair945";
  attribute SOFT_HLUTNM of \subtra_shift[25]_i_5\ : label is "soft_lutpair937";
  attribute SOFT_HLUTNM of \subtra_shift[26]_i_3\ : label is "soft_lutpair946";
  attribute SOFT_HLUTNM of \subtra_shift[26]_i_4\ : label is "soft_lutpair938";
  attribute SOFT_HLUTNM of \subtra_shift[27]_i_2\ : label is "soft_lutpair1004";
  attribute SOFT_HLUTNM of \subtra_shift[27]_i_4\ : label is "soft_lutpair947";
  attribute SOFT_HLUTNM of \subtra_shift[27]_i_5\ : label is "soft_lutpair939";
  attribute SOFT_HLUTNM of \subtra_shift[28]_i_3\ : label is "soft_lutpair948";
  attribute SOFT_HLUTNM of \subtra_shift[28]_i_4\ : label is "soft_lutpair940";
  attribute SOFT_HLUTNM of \subtra_shift[29]_i_4\ : label is "soft_lutpair949";
  attribute SOFT_HLUTNM of \subtra_shift[29]_i_5\ : label is "soft_lutpair941";
  attribute SOFT_HLUTNM of \subtra_shift[30]_i_2\ : label is "soft_lutpair1005";
  attribute SOFT_HLUTNM of \subtra_shift[30]_i_4\ : label is "soft_lutpair950";
  attribute SOFT_HLUTNM of \subtra_shift[30]_i_5\ : label is "soft_lutpair942";
  attribute SOFT_HLUTNM of \subtra_shift[31]_i_1\ : label is "soft_lutpair967";
  attribute SOFT_HLUTNM of \subtra_shift[32]_i_1\ : label is "soft_lutpair967";
  attribute SOFT_HLUTNM of \subtra_shift[33]_i_1\ : label is "soft_lutpair968";
  attribute SOFT_HLUTNM of \subtra_shift[34]_i_1\ : label is "soft_lutpair968";
  attribute SOFT_HLUTNM of \subtra_shift[35]_i_1\ : label is "soft_lutpair969";
  attribute SOFT_HLUTNM of \subtra_shift[36]_i_1\ : label is "soft_lutpair969";
  attribute SOFT_HLUTNM of \subtra_shift[37]_i_1\ : label is "soft_lutpair970";
  attribute SOFT_HLUTNM of \subtra_shift[38]_i_1\ : label is "soft_lutpair970";
  attribute SOFT_HLUTNM of \subtra_shift[39]_i_1\ : label is "soft_lutpair971";
  attribute SOFT_HLUTNM of \subtra_shift[3]_i_2\ : label is "soft_lutpair998";
  attribute SOFT_HLUTNM of \subtra_shift[41]_i_2\ : label is "soft_lutpair1005";
  attribute SOFT_HLUTNM of \subtra_shift[44]_i_2\ : label is "soft_lutpair1004";
  attribute SOFT_HLUTNM of \subtra_shift[46]_i_2\ : label is "soft_lutpair1006";
  attribute SOFT_HLUTNM of \subtra_shift[48]_i_2\ : label is "soft_lutpair1006";
  attribute SOFT_HLUTNM of \subtra_shift[50]_i_2\ : label is "soft_lutpair1007";
  attribute SOFT_HLUTNM of \subtra_shift[51]_i_4\ : label is "soft_lutpair1007";
  attribute SOFT_HLUTNM of \subtra_shift[54]_i_1\ : label is "soft_lutpair971";
  attribute SOFT_HLUTNM of \subtra_shift[5]_i_2\ : label is "soft_lutpair998";
  attribute SOFT_HLUTNM of \subtra_shift[7]_i_2\ : label is "soft_lutpair999";
  attribute SOFT_HLUTNM of \subtra_shift[7]_i_4\ : label is "soft_lutpair935";
  attribute SOFT_HLUTNM of \subtra_shift[8]_i_3\ : label is "soft_lutpair936";
  attribute SOFT_HLUTNM of \subtra_shift[9]_i_2\ : label is "soft_lutpair999";
  attribute SOFT_HLUTNM of \subtra_shift[9]_i_4\ : label is "soft_lutpair937";
  attribute SOFT_HLUTNM of \subtrahend[54]_i_1\ : label is "soft_lutpair1118";
begin
a_gtet_b0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => expa_gt_expb,
      I1 => mana_gtet_manb,
      I2 => expa_et_expb,
      O => \a_gtet_b0__0\
    );
a_gtet_b_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \a_gtet_b0__0\,
      Q => a_gtet_b,
      R => rst
    );
\diff[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => minuend(11),
      I1 => \subtra_shift_3_reg_n_0_[11]\,
      O => \diff[11]_i_2_n_0\
    );
\diff[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => minuend(10),
      I1 => \subtra_shift_3_reg_n_0_[10]\,
      O => \diff[11]_i_3_n_0\
    );
\diff[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => minuend(9),
      I1 => \subtra_shift_3_reg_n_0_[9]\,
      O => \diff[11]_i_4_n_0\
    );
\diff[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => minuend(8),
      I1 => \subtra_shift_3_reg_n_0_[8]\,
      O => \diff[11]_i_5_n_0\
    );
\diff[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => minuend(15),
      I1 => \subtra_shift_3_reg_n_0_[15]\,
      O => \diff[15]_i_2_n_0\
    );
\diff[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => minuend(14),
      I1 => \subtra_shift_3_reg_n_0_[14]\,
      O => \diff[15]_i_3_n_0\
    );
\diff[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => minuend(13),
      I1 => \subtra_shift_3_reg_n_0_[13]\,
      O => \diff[15]_i_4_n_0\
    );
\diff[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => minuend(12),
      I1 => \subtra_shift_3_reg_n_0_[12]\,
      O => \diff[15]_i_5_n_0\
    );
\diff[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => minuend(19),
      I1 => \subtra_shift_3_reg_n_0_[19]\,
      O => \diff[19]_i_2_n_0\
    );
\diff[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => minuend(18),
      I1 => \subtra_shift_3_reg_n_0_[18]\,
      O => \diff[19]_i_3_n_0\
    );
\diff[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => minuend(17),
      I1 => \subtra_shift_3_reg_n_0_[17]\,
      O => \diff[19]_i_4_n_0\
    );
\diff[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => minuend(16),
      I1 => \subtra_shift_3_reg_n_0_[16]\,
      O => \diff[19]_i_5_n_0\
    );
\diff[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => minuend(23),
      I1 => \subtra_shift_3_reg_n_0_[23]\,
      O => \diff[23]_i_2_n_0\
    );
\diff[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => minuend(22),
      I1 => \subtra_shift_3_reg_n_0_[22]\,
      O => \diff[23]_i_3_n_0\
    );
\diff[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => minuend(21),
      I1 => \subtra_shift_3_reg_n_0_[21]\,
      O => \diff[23]_i_4_n_0\
    );
\diff[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => minuend(20),
      I1 => \subtra_shift_3_reg_n_0_[20]\,
      O => \diff[23]_i_5_n_0\
    );
\diff[27]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => minuend(27),
      I1 => \subtra_shift_3_reg_n_0_[27]\,
      O => \diff[27]_i_2_n_0\
    );
\diff[27]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => minuend(26),
      I1 => \subtra_shift_3_reg_n_0_[26]\,
      O => \diff[27]_i_3_n_0\
    );
\diff[27]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => minuend(25),
      I1 => \subtra_shift_3_reg_n_0_[25]\,
      O => \diff[27]_i_4_n_0\
    );
\diff[27]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => minuend(24),
      I1 => \subtra_shift_3_reg_n_0_[24]\,
      O => \diff[27]_i_5_n_0\
    );
\diff[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => minuend(31),
      I1 => \subtra_shift_3_reg_n_0_[31]\,
      O => \diff[31]_i_2_n_0\
    );
\diff[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => minuend(30),
      I1 => \subtra_shift_3_reg_n_0_[30]\,
      O => \diff[31]_i_3_n_0\
    );
\diff[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => minuend(29),
      I1 => \subtra_shift_3_reg_n_0_[29]\,
      O => \diff[31]_i_4_n_0\
    );
\diff[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => minuend(28),
      I1 => \subtra_shift_3_reg_n_0_[28]\,
      O => \diff[31]_i_5_n_0\
    );
\diff[35]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => minuend(35),
      I1 => \subtra_shift_3_reg_n_0_[35]\,
      O => \diff[35]_i_2_n_0\
    );
\diff[35]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => minuend(34),
      I1 => \subtra_shift_3_reg_n_0_[34]\,
      O => \diff[35]_i_3_n_0\
    );
\diff[35]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => minuend(33),
      I1 => \subtra_shift_3_reg_n_0_[33]\,
      O => \diff[35]_i_4_n_0\
    );
\diff[35]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => minuend(32),
      I1 => \subtra_shift_3_reg_n_0_[32]\,
      O => \diff[35]_i_5_n_0\
    );
\diff[39]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => minuend(39),
      I1 => \subtra_shift_3_reg_n_0_[39]\,
      O => \diff[39]_i_2_n_0\
    );
\diff[39]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => minuend(38),
      I1 => \subtra_shift_3_reg_n_0_[38]\,
      O => \diff[39]_i_3_n_0\
    );
\diff[39]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => minuend(37),
      I1 => \subtra_shift_3_reg_n_0_[37]\,
      O => \diff[39]_i_4_n_0\
    );
\diff[39]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => minuend(36),
      I1 => \subtra_shift_3_reg_n_0_[36]\,
      O => \diff[39]_i_5_n_0\
    );
\diff[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => minuend(3),
      I1 => \subtra_shift_3_reg_n_0_[3]\,
      O => \diff[3]_i_2_n_0\
    );
\diff[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => minuend(2),
      I1 => \subtra_shift_3_reg_n_0_[2]\,
      O => \diff[3]_i_3_n_0\
    );
\diff[3]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \subtra_shift_3_reg_n_0_[1]\,
      O => \diff[3]_i_4_n_0\
    );
\diff[3]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \subtra_shift_3_reg_n_0_[0]\,
      O => \diff[3]_i_5_n_0\
    );
\diff[43]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => minuend(43),
      I1 => \subtra_shift_3_reg_n_0_[43]\,
      O => \diff[43]_i_2_n_0\
    );
\diff[43]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => minuend(42),
      I1 => \subtra_shift_3_reg_n_0_[42]\,
      O => \diff[43]_i_3_n_0\
    );
\diff[43]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => minuend(41),
      I1 => \subtra_shift_3_reg_n_0_[41]\,
      O => \diff[43]_i_4_n_0\
    );
\diff[43]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => minuend(40),
      I1 => \subtra_shift_3_reg_n_0_[40]\,
      O => \diff[43]_i_5_n_0\
    );
\diff[47]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => minuend(47),
      I1 => \subtra_shift_3_reg_n_0_[47]\,
      O => \diff[47]_i_2_n_0\
    );
\diff[47]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => minuend(46),
      I1 => \subtra_shift_3_reg_n_0_[46]\,
      O => \diff[47]_i_3_n_0\
    );
\diff[47]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => minuend(45),
      I1 => \subtra_shift_3_reg_n_0_[45]\,
      O => \diff[47]_i_4_n_0\
    );
\diff[47]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => minuend(44),
      I1 => \subtra_shift_3_reg_n_0_[44]\,
      O => \diff[47]_i_5_n_0\
    );
\diff[51]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => minuend(51),
      I1 => \subtra_shift_3_reg_n_0_[51]\,
      O => \diff[51]_i_2_n_0\
    );
\diff[51]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => minuend(50),
      I1 => \subtra_shift_3_reg_n_0_[50]\,
      O => \diff[51]_i_3_n_0\
    );
\diff[51]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => minuend(49),
      I1 => \subtra_shift_3_reg_n_0_[49]\,
      O => \diff[51]_i_4_n_0\
    );
\diff[51]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => minuend(48),
      I1 => \subtra_shift_3_reg_n_0_[48]\,
      O => \diff[51]_i_5_n_0\
    );
\diff[54]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => minuend(54),
      I1 => \subtra_shift_3_reg_n_0_[54]\,
      O => \diff[54]_i_2_n_0\
    );
\diff[54]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => minuend(53),
      I1 => \subtra_shift_3_reg_n_0_[53]\,
      O => \diff[54]_i_3_n_0\
    );
\diff[54]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => minuend(52),
      I1 => \subtra_shift_3_reg_n_0_[52]\,
      O => \diff[54]_i_4_n_0\
    );
\diff[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => minuend(7),
      I1 => \subtra_shift_3_reg_n_0_[7]\,
      O => \diff[7]_i_2_n_0\
    );
\diff[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => minuend(6),
      I1 => \subtra_shift_3_reg_n_0_[6]\,
      O => \diff[7]_i_3_n_0\
    );
\diff[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => minuend(5),
      I1 => \subtra_shift_3_reg_n_0_[5]\,
      O => \diff[7]_i_4_n_0\
    );
\diff[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => minuend(4),
      I1 => \subtra_shift_3_reg_n_0_[4]\,
      O => \diff[7]_i_5_n_0\
    );
\diff_1[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"202020200000FF00"
    )
        port map (
      I0 => \diff_1[54]_i_2_n_0\,
      I1 => exponent_large(0),
      I2 => \diff_1[1]_i_3_n_0\,
      I3 => \diff_reg_n_0_[0]\,
      I4 => diff_shift_2(0),
      I5 => diffshift_gt_exponent,
      O => \diff_1[0]_i_1_n_0\
    );
\diff_1[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88800080FFFFFFFF"
    )
        port map (
      I0 => diffshift_gt_exponent,
      I1 => \diff_1[54]_i_2_n_0\,
      I2 => \diff_1[11]_i_2_n_0\,
      I3 => exponent_large(0),
      I4 => \diff_1[10]_i_2_n_0\,
      I5 => \diff_1[10]_i_3_n_0\,
      O => \diff_1[10]_i_1_n_0\
    );
\diff_1[10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \diff_1[10]_i_4_n_0\,
      I1 => exponent_large(1),
      I2 => \diff_1[12]_i_4_n_0\,
      O => \diff_1[10]_i_2_n_0\
    );
\diff_1[10]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => diffshift_gt_exponent,
      I1 => sel0(9),
      I2 => diff_shift_2(0),
      I3 => sel0(8),
      O => \diff_1[10]_i_3_n_0\
    );
\diff_1[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000B08"
    )
        port map (
      I0 => sel0(2),
      I1 => exponent_large(2),
      I2 => exponent_large(4),
      I3 => sel0(6),
      I4 => exponent_large(5),
      I5 => exponent_large(3),
      O => \diff_1[10]_i_4_n_0\
    );
\diff_1[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88800080FFFFFFFF"
    )
        port map (
      I0 => diffshift_gt_exponent,
      I1 => \diff_1[54]_i_2_n_0\,
      I2 => \diff_1[12]_i_2_n_0\,
      I3 => exponent_large(0),
      I4 => \diff_1[11]_i_2_n_0\,
      I5 => \diff_1[11]_i_3_n_0\,
      O => \diff_1[11]_i_1_n_0\
    );
\diff_1[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \diff_1[11]_i_4_n_0\,
      I1 => exponent_large(1),
      I2 => \diff_1[13]_i_4_n_0\,
      O => \diff_1[11]_i_2_n_0\
    );
\diff_1[11]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => diffshift_gt_exponent,
      I1 => sel0(10),
      I2 => diff_shift_2(0),
      I3 => sel0(9),
      O => \diff_1[11]_i_3_n_0\
    );
\diff_1[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => exponent_large(4),
      I1 => sel0(3),
      I2 => exponent_large(5),
      I3 => exponent_large(3),
      I4 => exponent_large(2),
      I5 => \diff_1[15]_i_4_n_0\,
      O => \diff_1[11]_i_4_n_0\
    );
\diff_1[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88800080FFFFFFFF"
    )
        port map (
      I0 => diffshift_gt_exponent,
      I1 => \diff_1[54]_i_2_n_0\,
      I2 => \diff_1[13]_i_2_n_0\,
      I3 => exponent_large(0),
      I4 => \diff_1[12]_i_2_n_0\,
      I5 => \diff_1[12]_i_3_n_0\,
      O => \diff_1[12]_i_1_n_0\
    );
\diff_1[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \diff_1[12]_i_4_n_0\,
      I1 => exponent_large(1),
      I2 => \diff_1[14]_i_4_n_0\,
      O => \diff_1[12]_i_2_n_0\
    );
\diff_1[12]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => diffshift_gt_exponent,
      I1 => sel0(11),
      I2 => diff_shift_2(0),
      I3 => sel0(10),
      O => \diff_1[12]_i_3_n_0\
    );
\diff_1[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => exponent_large(4),
      I1 => sel0(4),
      I2 => exponent_large(5),
      I3 => exponent_large(3),
      I4 => exponent_large(2),
      I5 => \diff_1[16]_i_4_n_0\,
      O => \diff_1[12]_i_4_n_0\
    );
\diff_1[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88800080FFFFFFFF"
    )
        port map (
      I0 => diffshift_gt_exponent,
      I1 => \diff_1[54]_i_2_n_0\,
      I2 => \diff_1[14]_i_2_n_0\,
      I3 => exponent_large(0),
      I4 => \diff_1[13]_i_2_n_0\,
      I5 => \diff_1[13]_i_3_n_0\,
      O => \diff_1[13]_i_1_n_0\
    );
\diff_1[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00B8B8"
    )
        port map (
      I0 => \diff_1[15]_i_4_n_0\,
      I1 => exponent_large(2),
      I2 => \diff_1[19]_i_4_n_0\,
      I3 => \diff_1[13]_i_4_n_0\,
      I4 => exponent_large(1),
      O => \diff_1[13]_i_2_n_0\
    );
\diff_1[13]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => diffshift_gt_exponent,
      I1 => sel0(12),
      I2 => diff_shift_2(0),
      I3 => sel0(11),
      O => \diff_1[13]_i_3_n_0\
    );
\diff_1[13]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => exponent_large(4),
      I1 => sel0(5),
      I2 => exponent_large(5),
      I3 => exponent_large(3),
      I4 => exponent_large(2),
      I5 => \diff_1[17]_i_4_n_0\,
      O => \diff_1[13]_i_4_n_0\
    );
\diff_1[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88800080FFFFFFFF"
    )
        port map (
      I0 => diffshift_gt_exponent,
      I1 => \diff_1[54]_i_2_n_0\,
      I2 => \diff_1[15]_i_2_n_0\,
      I3 => exponent_large(0),
      I4 => \diff_1[14]_i_2_n_0\,
      I5 => \diff_1[14]_i_3_n_0\,
      O => \diff_1[14]_i_1_n_0\
    );
\diff_1[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00B8B8"
    )
        port map (
      I0 => \diff_1[16]_i_4_n_0\,
      I1 => exponent_large(2),
      I2 => \diff_1[20]_i_4_n_0\,
      I3 => \diff_1[14]_i_4_n_0\,
      I4 => exponent_large(1),
      O => \diff_1[14]_i_2_n_0\
    );
\diff_1[14]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => diffshift_gt_exponent,
      I1 => sel0(13),
      I2 => diff_shift_2(0),
      I3 => sel0(12),
      O => \diff_1[14]_i_3_n_0\
    );
\diff_1[14]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => exponent_large(4),
      I1 => sel0(6),
      I2 => exponent_large(5),
      I3 => exponent_large(3),
      I4 => exponent_large(2),
      I5 => \diff_1[18]_i_4_n_0\,
      O => \diff_1[14]_i_4_n_0\
    );
\diff_1[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88800080FFFFFFFF"
    )
        port map (
      I0 => diffshift_gt_exponent,
      I1 => \diff_1[54]_i_2_n_0\,
      I2 => \diff_1[16]_i_2_n_0\,
      I3 => exponent_large(0),
      I4 => \diff_1[15]_i_2_n_0\,
      I5 => \diff_1[15]_i_3_n_0\,
      O => \diff_1[15]_i_1_n_0\
    );
\diff_1[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \diff_1[15]_i_4_n_0\,
      I1 => \diff_1[19]_i_4_n_0\,
      I2 => exponent_large(1),
      I3 => \diff_1[17]_i_4_n_0\,
      I4 => exponent_large(2),
      I5 => \diff_1[21]_i_4_n_0\,
      O => \diff_1[15]_i_2_n_0\
    );
\diff_1[15]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => diffshift_gt_exponent,
      I1 => sel0(14),
      I2 => diff_shift_2(0),
      I3 => sel0(13),
      O => \diff_1[15]_i_3_n_0\
    );
\diff_1[15]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000B08"
    )
        port map (
      I0 => \diff_reg_n_0_[0]\,
      I1 => exponent_large(3),
      I2 => exponent_large(5),
      I3 => sel0(7),
      I4 => exponent_large(4),
      O => \diff_1[15]_i_4_n_0\
    );
\diff_1[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88800080FFFFFFFF"
    )
        port map (
      I0 => diffshift_gt_exponent,
      I1 => \diff_1[54]_i_2_n_0\,
      I2 => \diff_1[17]_i_2_n_0\,
      I3 => exponent_large(0),
      I4 => \diff_1[16]_i_2_n_0\,
      I5 => \diff_1[16]_i_3_n_0\,
      O => \diff_1[16]_i_1_n_0\
    );
\diff_1[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \diff_1[16]_i_4_n_0\,
      I1 => \diff_1[20]_i_4_n_0\,
      I2 => exponent_large(1),
      I3 => \diff_1[18]_i_4_n_0\,
      I4 => exponent_large(2),
      I5 => \diff_1[22]_i_4_n_0\,
      O => \diff_1[16]_i_2_n_0\
    );
\diff_1[16]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => diffshift_gt_exponent,
      I1 => sel0(15),
      I2 => diff_shift_2(0),
      I3 => sel0(14),
      O => \diff_1[16]_i_3_n_0\
    );
\diff_1[16]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000B08"
    )
        port map (
      I0 => sel0(0),
      I1 => exponent_large(3),
      I2 => exponent_large(5),
      I3 => sel0(8),
      I4 => exponent_large(4),
      O => \diff_1[16]_i_4_n_0\
    );
\diff_1[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88800080FFFFFFFF"
    )
        port map (
      I0 => diffshift_gt_exponent,
      I1 => \diff_1[54]_i_2_n_0\,
      I2 => \diff_1[18]_i_2_n_0\,
      I3 => exponent_large(0),
      I4 => \diff_1[17]_i_2_n_0\,
      I5 => \diff_1[17]_i_3_n_0\,
      O => \diff_1[17]_i_1_n_0\
    );
\diff_1[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \diff_1[17]_i_4_n_0\,
      I1 => \diff_1[21]_i_4_n_0\,
      I2 => exponent_large(1),
      I3 => \diff_1[19]_i_4_n_0\,
      I4 => exponent_large(2),
      I5 => \diff_1[23]_i_4_n_0\,
      O => \diff_1[17]_i_2_n_0\
    );
\diff_1[17]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => diffshift_gt_exponent,
      I1 => sel0(16),
      I2 => diff_shift_2(0),
      I3 => sel0(15),
      O => \diff_1[17]_i_3_n_0\
    );
\diff_1[17]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000B08"
    )
        port map (
      I0 => sel0(1),
      I1 => exponent_large(3),
      I2 => exponent_large(5),
      I3 => sel0(9),
      I4 => exponent_large(4),
      O => \diff_1[17]_i_4_n_0\
    );
\diff_1[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88800080FFFFFFFF"
    )
        port map (
      I0 => diffshift_gt_exponent,
      I1 => \diff_1[54]_i_2_n_0\,
      I2 => \diff_1[19]_i_2_n_0\,
      I3 => exponent_large(0),
      I4 => \diff_1[18]_i_2_n_0\,
      I5 => \diff_1[18]_i_3_n_0\,
      O => \diff_1[18]_i_1_n_0\
    );
\diff_1[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \diff_1[18]_i_4_n_0\,
      I1 => \diff_1[22]_i_4_n_0\,
      I2 => exponent_large(1),
      I3 => \diff_1[20]_i_4_n_0\,
      I4 => exponent_large(2),
      I5 => \diff_1[24]_i_4_n_0\,
      O => \diff_1[18]_i_2_n_0\
    );
\diff_1[18]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => diffshift_gt_exponent,
      I1 => sel0(17),
      I2 => diff_shift_2(0),
      I3 => sel0(16),
      O => \diff_1[18]_i_3_n_0\
    );
\diff_1[18]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000B08"
    )
        port map (
      I0 => sel0(2),
      I1 => exponent_large(3),
      I2 => exponent_large(5),
      I3 => sel0(10),
      I4 => exponent_large(4),
      O => \diff_1[18]_i_4_n_0\
    );
\diff_1[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88800080FFFFFFFF"
    )
        port map (
      I0 => diffshift_gt_exponent,
      I1 => \diff_1[54]_i_2_n_0\,
      I2 => \diff_1[20]_i_2_n_0\,
      I3 => exponent_large(0),
      I4 => \diff_1[19]_i_2_n_0\,
      I5 => \diff_1[19]_i_3_n_0\,
      O => \diff_1[19]_i_1_n_0\
    );
\diff_1[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \diff_1[19]_i_4_n_0\,
      I1 => \diff_1[23]_i_4_n_0\,
      I2 => exponent_large(1),
      I3 => \diff_1[21]_i_4_n_0\,
      I4 => exponent_large(2),
      I5 => \diff_1[25]_i_4_n_0\,
      O => \diff_1[19]_i_2_n_0\
    );
\diff_1[19]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => diffshift_gt_exponent,
      I1 => sel0(18),
      I2 => diff_shift_2(0),
      I3 => sel0(17),
      O => \diff_1[19]_i_3_n_0\
    );
\diff_1[19]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000B08"
    )
        port map (
      I0 => sel0(3),
      I1 => exponent_large(3),
      I2 => exponent_large(5),
      I3 => sel0(11),
      I4 => exponent_large(4),
      O => \diff_1[19]_i_4_n_0\
    );
\diff_1[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88800080FFFFFFFF"
    )
        port map (
      I0 => diffshift_gt_exponent,
      I1 => \diff_1[54]_i_2_n_0\,
      I2 => \diff_1[1]_i_2_n_0\,
      I3 => exponent_large(0),
      I4 => \diff_1[1]_i_3_n_0\,
      I5 => \diff_1[1]_i_4_n_0\,
      O => \diff_1[1]_i_1_n_0\
    );
\diff_1[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => exponent_large(2),
      I1 => exponent_large(4),
      I2 => sel0(0),
      I3 => exponent_large(5),
      I4 => exponent_large(3),
      I5 => exponent_large(1),
      O => \diff_1[1]_i_2_n_0\
    );
\diff_1[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => exponent_large(2),
      I1 => exponent_large(4),
      I2 => \diff_reg_n_0_[0]\,
      I3 => exponent_large(5),
      I4 => exponent_large(3),
      I5 => exponent_large(1),
      O => \diff_1[1]_i_3_n_0\
    );
\diff_1[1]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => diffshift_gt_exponent,
      I1 => sel0(0),
      I2 => diff_shift_2(0),
      I3 => \diff_reg_n_0_[0]\,
      O => \diff_1[1]_i_4_n_0\
    );
\diff_1[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88800080FFFFFFFF"
    )
        port map (
      I0 => diffshift_gt_exponent,
      I1 => \diff_1[54]_i_2_n_0\,
      I2 => \diff_1[21]_i_2_n_0\,
      I3 => exponent_large(0),
      I4 => \diff_1[20]_i_2_n_0\,
      I5 => \diff_1[20]_i_3_n_0\,
      O => \diff_1[20]_i_1_n_0\
    );
\diff_1[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \diff_1[20]_i_4_n_0\,
      I1 => \diff_1[24]_i_4_n_0\,
      I2 => exponent_large(1),
      I3 => \diff_1[22]_i_4_n_0\,
      I4 => exponent_large(2),
      I5 => \diff_1[26]_i_4_n_0\,
      O => \diff_1[20]_i_2_n_0\
    );
\diff_1[20]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => diffshift_gt_exponent,
      I1 => sel0(19),
      I2 => diff_shift_2(0),
      I3 => sel0(18),
      O => \diff_1[20]_i_3_n_0\
    );
\diff_1[20]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000B08"
    )
        port map (
      I0 => sel0(4),
      I1 => exponent_large(3),
      I2 => exponent_large(5),
      I3 => sel0(12),
      I4 => exponent_large(4),
      O => \diff_1[20]_i_4_n_0\
    );
\diff_1[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88800080FFFFFFFF"
    )
        port map (
      I0 => diffshift_gt_exponent,
      I1 => \diff_1[54]_i_2_n_0\,
      I2 => \diff_1[22]_i_2_n_0\,
      I3 => exponent_large(0),
      I4 => \diff_1[21]_i_2_n_0\,
      I5 => \diff_1[21]_i_3_n_0\,
      O => \diff_1[21]_i_1_n_0\
    );
\diff_1[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \diff_1[21]_i_4_n_0\,
      I1 => \diff_1[25]_i_4_n_0\,
      I2 => exponent_large(1),
      I3 => \diff_1[23]_i_4_n_0\,
      I4 => exponent_large(2),
      I5 => \diff_1[23]_i_5_n_0\,
      O => \diff_1[21]_i_2_n_0\
    );
\diff_1[21]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => diffshift_gt_exponent,
      I1 => sel0(20),
      I2 => diff_shift_2(0),
      I3 => sel0(19),
      O => \diff_1[21]_i_3_n_0\
    );
\diff_1[21]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000B08"
    )
        port map (
      I0 => sel0(5),
      I1 => exponent_large(3),
      I2 => exponent_large(5),
      I3 => sel0(13),
      I4 => exponent_large(4),
      O => \diff_1[21]_i_4_n_0\
    );
\diff_1[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88800080FFFFFFFF"
    )
        port map (
      I0 => diffshift_gt_exponent,
      I1 => \diff_1[54]_i_2_n_0\,
      I2 => \diff_1[23]_i_2_n_0\,
      I3 => exponent_large(0),
      I4 => \diff_1[22]_i_2_n_0\,
      I5 => \diff_1[22]_i_3_n_0\,
      O => \diff_1[22]_i_1_n_0\
    );
\diff_1[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \diff_1[22]_i_4_n_0\,
      I1 => \diff_1[26]_i_4_n_0\,
      I2 => exponent_large(1),
      I3 => \diff_1[24]_i_4_n_0\,
      I4 => exponent_large(2),
      I5 => \diff_1[24]_i_5_n_0\,
      O => \diff_1[22]_i_2_n_0\
    );
\diff_1[22]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => diffshift_gt_exponent,
      I1 => sel0(21),
      I2 => diff_shift_2(0),
      I3 => sel0(20),
      O => \diff_1[22]_i_3_n_0\
    );
\diff_1[22]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000B08"
    )
        port map (
      I0 => sel0(6),
      I1 => exponent_large(3),
      I2 => exponent_large(5),
      I3 => sel0(14),
      I4 => exponent_large(4),
      O => \diff_1[22]_i_4_n_0\
    );
\diff_1[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88800080FFFFFFFF"
    )
        port map (
      I0 => diffshift_gt_exponent,
      I1 => \diff_1[54]_i_2_n_0\,
      I2 => \diff_1[24]_i_2_n_0\,
      I3 => exponent_large(0),
      I4 => \diff_1[23]_i_2_n_0\,
      I5 => \diff_1[23]_i_3_n_0\,
      O => \diff_1[23]_i_1_n_0\
    );
\diff_1[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \diff_1[23]_i_4_n_0\,
      I1 => \diff_1[23]_i_5_n_0\,
      I2 => exponent_large(1),
      I3 => \diff_1[25]_i_4_n_0\,
      I4 => exponent_large(2),
      I5 => \diff_1[25]_i_5_n_0\,
      O => \diff_1[23]_i_2_n_0\
    );
\diff_1[23]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => diffshift_gt_exponent,
      I1 => sel0(22),
      I2 => diff_shift_2(0),
      I3 => sel0(21),
      O => \diff_1[23]_i_3_n_0\
    );
\diff_1[23]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000030BB3088"
    )
        port map (
      I0 => sel0(7),
      I1 => exponent_large(3),
      I2 => \diff_reg_n_0_[0]\,
      I3 => exponent_large(4),
      I4 => sel0(15),
      I5 => exponent_large(5),
      O => \diff_1[23]_i_4_n_0\
    );
\diff_1[23]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000030BB3088"
    )
        port map (
      I0 => sel0(11),
      I1 => exponent_large(3),
      I2 => sel0(3),
      I3 => exponent_large(4),
      I4 => sel0(19),
      I5 => exponent_large(5),
      O => \diff_1[23]_i_5_n_0\
    );
\diff_1[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88800080FFFFFFFF"
    )
        port map (
      I0 => diffshift_gt_exponent,
      I1 => \diff_1[54]_i_2_n_0\,
      I2 => \diff_1[25]_i_2_n_0\,
      I3 => exponent_large(0),
      I4 => \diff_1[24]_i_2_n_0\,
      I5 => \diff_1[24]_i_3_n_0\,
      O => \diff_1[24]_i_1_n_0\
    );
\diff_1[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \diff_1[24]_i_4_n_0\,
      I1 => \diff_1[24]_i_5_n_0\,
      I2 => exponent_large(1),
      I3 => \diff_1[26]_i_4_n_0\,
      I4 => exponent_large(2),
      I5 => \diff_1[26]_i_5_n_0\,
      O => \diff_1[24]_i_2_n_0\
    );
\diff_1[24]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => diffshift_gt_exponent,
      I1 => sel0(23),
      I2 => diff_shift_2(0),
      I3 => sel0(22),
      O => \diff_1[24]_i_3_n_0\
    );
\diff_1[24]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000030BB3088"
    )
        port map (
      I0 => sel0(8),
      I1 => exponent_large(3),
      I2 => sel0(0),
      I3 => exponent_large(4),
      I4 => sel0(16),
      I5 => exponent_large(5),
      O => \diff_1[24]_i_4_n_0\
    );
\diff_1[24]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000030BB3088"
    )
        port map (
      I0 => sel0(12),
      I1 => exponent_large(3),
      I2 => sel0(4),
      I3 => exponent_large(4),
      I4 => sel0(20),
      I5 => exponent_large(5),
      O => \diff_1[24]_i_5_n_0\
    );
\diff_1[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88800080FFFFFFFF"
    )
        port map (
      I0 => diffshift_gt_exponent,
      I1 => \diff_1[54]_i_2_n_0\,
      I2 => \diff_1[26]_i_2_n_0\,
      I3 => exponent_large(0),
      I4 => \diff_1[25]_i_2_n_0\,
      I5 => \diff_1[25]_i_3_n_0\,
      O => \diff_1[25]_i_1_n_0\
    );
\diff_1[25]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \diff_1[25]_i_4_n_0\,
      I1 => exponent_large(2),
      I2 => \diff_1[25]_i_5_n_0\,
      I3 => exponent_large(1),
      I4 => \diff_1[27]_i_4_n_0\,
      O => \diff_1[25]_i_2_n_0\
    );
\diff_1[25]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => diffshift_gt_exponent,
      I1 => sel0(24),
      I2 => diff_shift_2(0),
      I3 => sel0(23),
      O => \diff_1[25]_i_3_n_0\
    );
\diff_1[25]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000030BB3088"
    )
        port map (
      I0 => sel0(9),
      I1 => exponent_large(3),
      I2 => sel0(1),
      I3 => exponent_large(4),
      I4 => sel0(17),
      I5 => exponent_large(5),
      O => \diff_1[25]_i_4_n_0\
    );
\diff_1[25]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000030BB3088"
    )
        port map (
      I0 => sel0(13),
      I1 => exponent_large(3),
      I2 => sel0(5),
      I3 => exponent_large(4),
      I4 => sel0(21),
      I5 => exponent_large(5),
      O => \diff_1[25]_i_5_n_0\
    );
\diff_1[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88800080FFFFFFFF"
    )
        port map (
      I0 => diffshift_gt_exponent,
      I1 => \diff_1[54]_i_2_n_0\,
      I2 => \diff_1[27]_i_2_n_0\,
      I3 => exponent_large(0),
      I4 => \diff_1[26]_i_2_n_0\,
      I5 => \diff_1[26]_i_3_n_0\,
      O => \diff_1[26]_i_1_n_0\
    );
\diff_1[26]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \diff_1[26]_i_4_n_0\,
      I1 => exponent_large(2),
      I2 => \diff_1[26]_i_5_n_0\,
      I3 => exponent_large(1),
      I4 => \diff_1[28]_i_4_n_0\,
      O => \diff_1[26]_i_2_n_0\
    );
\diff_1[26]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => diffshift_gt_exponent,
      I1 => sel0(25),
      I2 => diff_shift_2(0),
      I3 => sel0(24),
      O => \diff_1[26]_i_3_n_0\
    );
\diff_1[26]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000030BB3088"
    )
        port map (
      I0 => sel0(10),
      I1 => exponent_large(3),
      I2 => sel0(2),
      I3 => exponent_large(4),
      I4 => sel0(18),
      I5 => exponent_large(5),
      O => \diff_1[26]_i_4_n_0\
    );
\diff_1[26]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000030BB3088"
    )
        port map (
      I0 => sel0(14),
      I1 => exponent_large(3),
      I2 => sel0(6),
      I3 => exponent_large(4),
      I4 => sel0(22),
      I5 => exponent_large(5),
      O => \diff_1[26]_i_5_n_0\
    );
\diff_1[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88800080FFFFFFFF"
    )
        port map (
      I0 => diffshift_gt_exponent,
      I1 => \diff_1[54]_i_2_n_0\,
      I2 => \diff_1[28]_i_2_n_0\,
      I3 => exponent_large(0),
      I4 => \diff_1[27]_i_2_n_0\,
      I5 => \diff_1[27]_i_3_n_0\,
      O => \diff_1[27]_i_1_n_0\
    );
\diff_1[27]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \diff_1[27]_i_4_n_0\,
      I1 => exponent_large(1),
      I2 => \diff_1[29]_i_4_n_0\,
      O => \diff_1[27]_i_2_n_0\
    );
\diff_1[27]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => diffshift_gt_exponent,
      I1 => sel0(26),
      I2 => diff_shift_2(0),
      I3 => sel0(25),
      O => \diff_1[27]_i_3_n_0\
    );
\diff_1[27]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \diff_1[23]_i_5_n_0\,
      I1 => exponent_large(2),
      I2 => \diff_1[31]_i_5_n_0\,
      I3 => exponent_large(3),
      I4 => \diff_1[39]_i_5_n_0\,
      O => \diff_1[27]_i_4_n_0\
    );
\diff_1[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88800080FFFFFFFF"
    )
        port map (
      I0 => diffshift_gt_exponent,
      I1 => \diff_1[54]_i_2_n_0\,
      I2 => \diff_1[29]_i_2_n_0\,
      I3 => exponent_large(0),
      I4 => \diff_1[28]_i_2_n_0\,
      I5 => \diff_1[28]_i_3_n_0\,
      O => \diff_1[28]_i_1_n_0\
    );
\diff_1[28]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \diff_1[28]_i_4_n_0\,
      I1 => exponent_large(1),
      I2 => \diff_1[30]_i_4_n_0\,
      O => \diff_1[28]_i_2_n_0\
    );
\diff_1[28]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => diffshift_gt_exponent,
      I1 => sel0(27),
      I2 => diff_shift_2(0),
      I3 => sel0(26),
      O => \diff_1[28]_i_3_n_0\
    );
\diff_1[28]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \diff_1[24]_i_5_n_0\,
      I1 => exponent_large(2),
      I2 => \diff_1[32]_i_5_n_0\,
      I3 => exponent_large(3),
      I4 => \diff_1[40]_i_5_n_0\,
      O => \diff_1[28]_i_4_n_0\
    );
\diff_1[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88800080FFFFFFFF"
    )
        port map (
      I0 => diffshift_gt_exponent,
      I1 => \diff_1[54]_i_2_n_0\,
      I2 => \diff_1[30]_i_2_n_0\,
      I3 => exponent_large(0),
      I4 => \diff_1[29]_i_2_n_0\,
      I5 => \diff_1[29]_i_3_n_0\,
      O => \diff_1[29]_i_1_n_0\
    );
\diff_1[29]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \diff_1[29]_i_4_n_0\,
      I1 => exponent_large(1),
      I2 => \diff_1[31]_i_4_n_0\,
      O => \diff_1[29]_i_2_n_0\
    );
\diff_1[29]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => diffshift_gt_exponent,
      I1 => sel0(28),
      I2 => diff_shift_2(0),
      I3 => sel0(27),
      O => \diff_1[29]_i_3_n_0\
    );
\diff_1[29]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \diff_1[25]_i_5_n_0\,
      I1 => exponent_large(2),
      I2 => \diff_1[33]_i_5_n_0\,
      I3 => exponent_large(3),
      I4 => \diff_1[41]_i_5_n_0\,
      O => \diff_1[29]_i_4_n_0\
    );
\diff_1[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => SHL0_in(2),
      I1 => sel0(0),
      I2 => diff_shift_2(0),
      I3 => sel0(1),
      I4 => diffshift_gt_exponent,
      O => \diff_1[2]_i_1_n_0\
    );
\diff_1[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA8080000A808"
    )
        port map (
      I0 => \diff_1[54]_i_2_n_0\,
      I1 => \diff_1[5]_i_4_n_0\,
      I2 => exponent_large(1),
      I3 => \diff_1[3]_i_4_n_0\,
      I4 => exponent_large(0),
      I5 => \diff_1[1]_i_2_n_0\,
      O => SHL0_in(2)
    );
\diff_1[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88800080FFFFFFFF"
    )
        port map (
      I0 => diffshift_gt_exponent,
      I1 => \diff_1[54]_i_2_n_0\,
      I2 => \diff_1[31]_i_2_n_0\,
      I3 => exponent_large(0),
      I4 => \diff_1[30]_i_2_n_0\,
      I5 => \diff_1[30]_i_3_n_0\,
      O => \diff_1[30]_i_1_n_0\
    );
\diff_1[30]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \diff_1[30]_i_4_n_0\,
      I1 => exponent_large(1),
      I2 => \diff_1[32]_i_4_n_0\,
      O => \diff_1[30]_i_2_n_0\
    );
\diff_1[30]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => diffshift_gt_exponent,
      I1 => sel0(29),
      I2 => diff_shift_2(0),
      I3 => sel0(28),
      O => \diff_1[30]_i_3_n_0\
    );
\diff_1[30]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \diff_1[26]_i_5_n_0\,
      I1 => exponent_large(2),
      I2 => \diff_1[34]_i_5_n_0\,
      I3 => exponent_large(3),
      I4 => \diff_1[42]_i_5_n_0\,
      O => \diff_1[30]_i_4_n_0\
    );
\diff_1[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88800080FFFFFFFF"
    )
        port map (
      I0 => diffshift_gt_exponent,
      I1 => \diff_1[54]_i_2_n_0\,
      I2 => \diff_1[32]_i_2_n_0\,
      I3 => exponent_large(0),
      I4 => \diff_1[31]_i_2_n_0\,
      I5 => \diff_1[31]_i_3_n_0\,
      O => \diff_1[31]_i_1_n_0\
    );
\diff_1[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \diff_1[31]_i_4_n_0\,
      I1 => exponent_large(1),
      I2 => \diff_1[33]_i_4_n_0\,
      O => \diff_1[31]_i_2_n_0\
    );
\diff_1[31]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => diffshift_gt_exponent,
      I1 => sel0(30),
      I2 => diff_shift_2(0),
      I3 => sel0(29),
      O => \diff_1[31]_i_3_n_0\
    );
\diff_1[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \diff_1[31]_i_5_n_0\,
      I1 => \diff_1[39]_i_5_n_0\,
      I2 => exponent_large(2),
      I3 => \diff_1[35]_i_5_n_0\,
      I4 => exponent_large(3),
      I5 => \diff_1[43]_i_5_n_0\,
      O => \diff_1[31]_i_4_n_0\
    );
\diff_1[31]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \diff_reg_n_0_[0]\,
      I1 => exponent_large(4),
      I2 => sel0(15),
      I3 => exponent_large(5),
      O => \diff_1[31]_i_5_n_0\
    );
\diff_1[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88800080FFFFFFFF"
    )
        port map (
      I0 => diffshift_gt_exponent,
      I1 => \diff_1[54]_i_2_n_0\,
      I2 => \diff_1[33]_i_2_n_0\,
      I3 => exponent_large(0),
      I4 => \diff_1[32]_i_2_n_0\,
      I5 => \diff_1[32]_i_3_n_0\,
      O => \diff_1[32]_i_1_n_0\
    );
\diff_1[32]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \diff_1[32]_i_4_n_0\,
      I1 => exponent_large(1),
      I2 => \diff_1[34]_i_4_n_0\,
      O => \diff_1[32]_i_2_n_0\
    );
\diff_1[32]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => diffshift_gt_exponent,
      I1 => sel0(31),
      I2 => diff_shift_2(0),
      I3 => sel0(30),
      O => \diff_1[32]_i_3_n_0\
    );
\diff_1[32]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \diff_1[32]_i_5_n_0\,
      I1 => \diff_1[40]_i_5_n_0\,
      I2 => exponent_large(2),
      I3 => \diff_1[36]_i_5_n_0\,
      I4 => exponent_large(3),
      I5 => \diff_1[44]_i_5_n_0\,
      O => \diff_1[32]_i_4_n_0\
    );
\diff_1[32]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => sel0(0),
      I1 => exponent_large(4),
      I2 => sel0(16),
      I3 => exponent_large(5),
      O => \diff_1[32]_i_5_n_0\
    );
\diff_1[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88800080FFFFFFFF"
    )
        port map (
      I0 => diffshift_gt_exponent,
      I1 => \diff_1[54]_i_2_n_0\,
      I2 => \diff_1[34]_i_2_n_0\,
      I3 => exponent_large(0),
      I4 => \diff_1[33]_i_2_n_0\,
      I5 => \diff_1[33]_i_3_n_0\,
      O => \diff_1[33]_i_1_n_0\
    );
\diff_1[33]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \diff_1[33]_i_4_n_0\,
      I1 => exponent_large(1),
      I2 => \diff_1[35]_i_4_n_0\,
      O => \diff_1[33]_i_2_n_0\
    );
\diff_1[33]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => diffshift_gt_exponent,
      I1 => sel0(32),
      I2 => diff_shift_2(0),
      I3 => sel0(31),
      O => \diff_1[33]_i_3_n_0\
    );
\diff_1[33]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \diff_1[33]_i_5_n_0\,
      I1 => \diff_1[41]_i_5_n_0\,
      I2 => exponent_large(2),
      I3 => \diff_1[37]_i_5_n_0\,
      I4 => exponent_large(3),
      I5 => \diff_1[45]_i_5_n_0\,
      O => \diff_1[33]_i_4_n_0\
    );
\diff_1[33]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => sel0(1),
      I1 => exponent_large(4),
      I2 => sel0(17),
      I3 => exponent_large(5),
      O => \diff_1[33]_i_5_n_0\
    );
\diff_1[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88800080FFFFFFFF"
    )
        port map (
      I0 => diffshift_gt_exponent,
      I1 => \diff_1[54]_i_2_n_0\,
      I2 => \diff_1[35]_i_2_n_0\,
      I3 => exponent_large(0),
      I4 => \diff_1[34]_i_2_n_0\,
      I5 => \diff_1[34]_i_3_n_0\,
      O => \diff_1[34]_i_1_n_0\
    );
\diff_1[34]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \diff_1[34]_i_4_n_0\,
      I1 => exponent_large(1),
      I2 => \diff_1[36]_i_4_n_0\,
      O => \diff_1[34]_i_2_n_0\
    );
\diff_1[34]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => diffshift_gt_exponent,
      I1 => sel0(33),
      I2 => diff_shift_2(0),
      I3 => sel0(32),
      O => \diff_1[34]_i_3_n_0\
    );
\diff_1[34]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \diff_1[34]_i_5_n_0\,
      I1 => \diff_1[42]_i_5_n_0\,
      I2 => exponent_large(2),
      I3 => \diff_1[38]_i_5_n_0\,
      I4 => exponent_large(3),
      I5 => \diff_1[46]_i_5_n_0\,
      O => \diff_1[34]_i_4_n_0\
    );
\diff_1[34]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => sel0(2),
      I1 => exponent_large(4),
      I2 => sel0(18),
      I3 => exponent_large(5),
      O => \diff_1[34]_i_5_n_0\
    );
\diff_1[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88800080FFFFFFFF"
    )
        port map (
      I0 => diffshift_gt_exponent,
      I1 => \diff_1[54]_i_2_n_0\,
      I2 => \diff_1[36]_i_2_n_0\,
      I3 => exponent_large(0),
      I4 => \diff_1[35]_i_2_n_0\,
      I5 => \diff_1[35]_i_3_n_0\,
      O => \diff_1[35]_i_1_n_0\
    );
\diff_1[35]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \diff_1[35]_i_4_n_0\,
      I1 => exponent_large(1),
      I2 => \diff_1[37]_i_4_n_0\,
      O => \diff_1[35]_i_2_n_0\
    );
\diff_1[35]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => diffshift_gt_exponent,
      I1 => sel0(34),
      I2 => diff_shift_2(0),
      I3 => sel0(33),
      O => \diff_1[35]_i_3_n_0\
    );
\diff_1[35]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \diff_1[35]_i_5_n_0\,
      I1 => \diff_1[43]_i_5_n_0\,
      I2 => exponent_large(2),
      I3 => \diff_1[39]_i_5_n_0\,
      I4 => exponent_large(3),
      I5 => \diff_1[47]_i_5_n_0\,
      O => \diff_1[35]_i_4_n_0\
    );
\diff_1[35]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => sel0(3),
      I1 => exponent_large(4),
      I2 => sel0(19),
      I3 => exponent_large(5),
      O => \diff_1[35]_i_5_n_0\
    );
\diff_1[36]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88800080FFFFFFFF"
    )
        port map (
      I0 => diffshift_gt_exponent,
      I1 => \diff_1[54]_i_2_n_0\,
      I2 => \diff_1[37]_i_2_n_0\,
      I3 => exponent_large(0),
      I4 => \diff_1[36]_i_2_n_0\,
      I5 => \diff_1[36]_i_3_n_0\,
      O => \diff_1[36]_i_1_n_0\
    );
\diff_1[36]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \diff_1[36]_i_4_n_0\,
      I1 => exponent_large(1),
      I2 => \diff_1[38]_i_4_n_0\,
      O => \diff_1[36]_i_2_n_0\
    );
\diff_1[36]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => diffshift_gt_exponent,
      I1 => sel0(35),
      I2 => diff_shift_2(0),
      I3 => sel0(34),
      O => \diff_1[36]_i_3_n_0\
    );
\diff_1[36]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \diff_1[36]_i_5_n_0\,
      I1 => \diff_1[44]_i_5_n_0\,
      I2 => exponent_large(2),
      I3 => \diff_1[40]_i_5_n_0\,
      I4 => exponent_large(3),
      I5 => \diff_1[48]_i_5_n_0\,
      O => \diff_1[36]_i_4_n_0\
    );
\diff_1[36]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => sel0(4),
      I1 => exponent_large(4),
      I2 => sel0(20),
      I3 => exponent_large(5),
      O => \diff_1[36]_i_5_n_0\
    );
\diff_1[37]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88800080FFFFFFFF"
    )
        port map (
      I0 => diffshift_gt_exponent,
      I1 => \diff_1[54]_i_2_n_0\,
      I2 => \diff_1[38]_i_2_n_0\,
      I3 => exponent_large(0),
      I4 => \diff_1[37]_i_2_n_0\,
      I5 => \diff_1[37]_i_3_n_0\,
      O => \diff_1[37]_i_1_n_0\
    );
\diff_1[37]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \diff_1[37]_i_4_n_0\,
      I1 => exponent_large(1),
      I2 => \diff_1[39]_i_4_n_0\,
      O => \diff_1[37]_i_2_n_0\
    );
\diff_1[37]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => diffshift_gt_exponent,
      I1 => sel0(36),
      I2 => diff_shift_2(0),
      I3 => sel0(35),
      O => \diff_1[37]_i_3_n_0\
    );
\diff_1[37]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \diff_1[37]_i_5_n_0\,
      I1 => \diff_1[45]_i_5_n_0\,
      I2 => exponent_large(2),
      I3 => \diff_1[41]_i_5_n_0\,
      I4 => exponent_large(3),
      I5 => \diff_1[49]_i_5_n_0\,
      O => \diff_1[37]_i_4_n_0\
    );
\diff_1[37]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => sel0(5),
      I1 => exponent_large(4),
      I2 => sel0(21),
      I3 => exponent_large(5),
      O => \diff_1[37]_i_5_n_0\
    );
\diff_1[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88800080FFFFFFFF"
    )
        port map (
      I0 => diffshift_gt_exponent,
      I1 => \diff_1[54]_i_2_n_0\,
      I2 => \diff_1[39]_i_2_n_0\,
      I3 => exponent_large(0),
      I4 => \diff_1[38]_i_2_n_0\,
      I5 => \diff_1[38]_i_3_n_0\,
      O => \diff_1[38]_i_1_n_0\
    );
\diff_1[38]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \diff_1[38]_i_4_n_0\,
      I1 => exponent_large(1),
      I2 => \diff_1[40]_i_4_n_0\,
      O => \diff_1[38]_i_2_n_0\
    );
\diff_1[38]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => diffshift_gt_exponent,
      I1 => sel0(37),
      I2 => diff_shift_2(0),
      I3 => sel0(36),
      O => \diff_1[38]_i_3_n_0\
    );
\diff_1[38]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \diff_1[38]_i_5_n_0\,
      I1 => \diff_1[46]_i_5_n_0\,
      I2 => exponent_large(2),
      I3 => \diff_1[42]_i_5_n_0\,
      I4 => exponent_large(3),
      I5 => \diff_1[50]_i_5_n_0\,
      O => \diff_1[38]_i_4_n_0\
    );
\diff_1[38]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => sel0(6),
      I1 => exponent_large(4),
      I2 => sel0(22),
      I3 => exponent_large(5),
      O => \diff_1[38]_i_5_n_0\
    );
\diff_1[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88800080FFFFFFFF"
    )
        port map (
      I0 => diffshift_gt_exponent,
      I1 => \diff_1[54]_i_2_n_0\,
      I2 => \diff_1[40]_i_2_n_0\,
      I3 => exponent_large(0),
      I4 => \diff_1[39]_i_2_n_0\,
      I5 => \diff_1[39]_i_3_n_0\,
      O => \diff_1[39]_i_1_n_0\
    );
\diff_1[39]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \diff_1[39]_i_4_n_0\,
      I1 => exponent_large(1),
      I2 => \diff_1[41]_i_4_n_0\,
      O => \diff_1[39]_i_2_n_0\
    );
\diff_1[39]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => diffshift_gt_exponent,
      I1 => sel0(38),
      I2 => diff_shift_2(0),
      I3 => sel0(37),
      O => \diff_1[39]_i_3_n_0\
    );
\diff_1[39]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \diff_1[39]_i_5_n_0\,
      I1 => \diff_1[47]_i_5_n_0\,
      I2 => exponent_large(2),
      I3 => \diff_1[43]_i_5_n_0\,
      I4 => exponent_large(3),
      I5 => \diff_1[51]_i_5_n_0\,
      O => \diff_1[39]_i_4_n_0\
    );
\diff_1[39]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => sel0(7),
      I1 => exponent_large(4),
      I2 => sel0(23),
      I3 => exponent_large(5),
      O => \diff_1[39]_i_5_n_0\
    );
\diff_1[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88800080FFFFFFFF"
    )
        port map (
      I0 => diffshift_gt_exponent,
      I1 => \diff_1[54]_i_2_n_0\,
      I2 => \diff_1[4]_i_2_n_0\,
      I3 => exponent_large(0),
      I4 => \diff_1[3]_i_2_n_0\,
      I5 => \diff_1[3]_i_3_n_0\,
      O => \diff_1[3]_i_1_n_0\
    );
\diff_1[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \diff_1[3]_i_4_n_0\,
      I1 => exponent_large(1),
      I2 => \diff_1[5]_i_4_n_0\,
      O => \diff_1[3]_i_2_n_0\
    );
\diff_1[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => diffshift_gt_exponent,
      I1 => sel0(2),
      I2 => diff_shift_2(0),
      I3 => sel0(1),
      O => \diff_1[3]_i_3_n_0\
    );
\diff_1[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => exponent_large(3),
      I1 => exponent_large(5),
      I2 => \diff_reg_n_0_[0]\,
      I3 => exponent_large(4),
      I4 => exponent_large(2),
      O => \diff_1[3]_i_4_n_0\
    );
\diff_1[40]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88800080FFFFFFFF"
    )
        port map (
      I0 => diffshift_gt_exponent,
      I1 => \diff_1[54]_i_2_n_0\,
      I2 => \diff_1[41]_i_2_n_0\,
      I3 => exponent_large(0),
      I4 => \diff_1[40]_i_2_n_0\,
      I5 => \diff_1[40]_i_3_n_0\,
      O => \diff_1[40]_i_1_n_0\
    );
\diff_1[40]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \diff_1[40]_i_4_n_0\,
      I1 => exponent_large(1),
      I2 => \diff_1[42]_i_4_n_0\,
      O => \diff_1[40]_i_2_n_0\
    );
\diff_1[40]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => diffshift_gt_exponent,
      I1 => sel0(39),
      I2 => diff_shift_2(0),
      I3 => sel0(38),
      O => \diff_1[40]_i_3_n_0\
    );
\diff_1[40]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \diff_1[40]_i_5_n_0\,
      I1 => \diff_1[48]_i_5_n_0\,
      I2 => exponent_large(2),
      I3 => \diff_1[44]_i_5_n_0\,
      I4 => exponent_large(3),
      I5 => \diff_1[52]_i_5_n_0\,
      O => \diff_1[40]_i_4_n_0\
    );
\diff_1[40]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => sel0(8),
      I1 => exponent_large(4),
      I2 => sel0(24),
      I3 => exponent_large(5),
      O => \diff_1[40]_i_5_n_0\
    );
\diff_1[41]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88800080FFFFFFFF"
    )
        port map (
      I0 => diffshift_gt_exponent,
      I1 => \diff_1[54]_i_2_n_0\,
      I2 => \diff_1[42]_i_2_n_0\,
      I3 => exponent_large(0),
      I4 => \diff_1[41]_i_2_n_0\,
      I5 => \diff_1[41]_i_3_n_0\,
      O => \diff_1[41]_i_1_n_0\
    );
\diff_1[41]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \diff_1[41]_i_4_n_0\,
      I1 => exponent_large(1),
      I2 => \diff_1[43]_i_4_n_0\,
      O => \diff_1[41]_i_2_n_0\
    );
\diff_1[41]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => diffshift_gt_exponent,
      I1 => sel0(40),
      I2 => diff_shift_2(0),
      I3 => sel0(39),
      O => \diff_1[41]_i_3_n_0\
    );
\diff_1[41]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \diff_1[41]_i_5_n_0\,
      I1 => \diff_1[49]_i_5_n_0\,
      I2 => exponent_large(2),
      I3 => \diff_1[45]_i_5_n_0\,
      I4 => exponent_large(3),
      I5 => \diff_1[53]_i_5_n_0\,
      O => \diff_1[41]_i_4_n_0\
    );
\diff_1[41]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => sel0(9),
      I1 => exponent_large(4),
      I2 => sel0(25),
      I3 => exponent_large(5),
      O => \diff_1[41]_i_5_n_0\
    );
\diff_1[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88800080FFFFFFFF"
    )
        port map (
      I0 => diffshift_gt_exponent,
      I1 => \diff_1[54]_i_2_n_0\,
      I2 => \diff_1[43]_i_2_n_0\,
      I3 => exponent_large(0),
      I4 => \diff_1[42]_i_2_n_0\,
      I5 => \diff_1[42]_i_3_n_0\,
      O => \diff_1[42]_i_1_n_0\
    );
\diff_1[42]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \diff_1[42]_i_4_n_0\,
      I1 => exponent_large(1),
      I2 => \diff_1[44]_i_4_n_0\,
      O => \diff_1[42]_i_2_n_0\
    );
\diff_1[42]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => diffshift_gt_exponent,
      I1 => sel0(41),
      I2 => diff_shift_2(0),
      I3 => sel0(40),
      O => \diff_1[42]_i_3_n_0\
    );
\diff_1[42]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \diff_1[42]_i_5_n_0\,
      I1 => \diff_1[50]_i_5_n_0\,
      I2 => exponent_large(2),
      I3 => \diff_1[46]_i_5_n_0\,
      I4 => exponent_large(3),
      I5 => \diff_1[54]_i_20_n_0\,
      O => \diff_1[42]_i_4_n_0\
    );
\diff_1[42]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => sel0(10),
      I1 => exponent_large(4),
      I2 => sel0(26),
      I3 => exponent_large(5),
      O => \diff_1[42]_i_5_n_0\
    );
\diff_1[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88800080FFFFFFFF"
    )
        port map (
      I0 => diffshift_gt_exponent,
      I1 => \diff_1[54]_i_2_n_0\,
      I2 => \diff_1[44]_i_2_n_0\,
      I3 => exponent_large(0),
      I4 => \diff_1[43]_i_2_n_0\,
      I5 => \diff_1[43]_i_3_n_0\,
      O => \diff_1[43]_i_1_n_0\
    );
\diff_1[43]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \diff_1[43]_i_4_n_0\,
      I1 => exponent_large(1),
      I2 => \diff_1[45]_i_4_n_0\,
      O => \diff_1[43]_i_2_n_0\
    );
\diff_1[43]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => diffshift_gt_exponent,
      I1 => sel0(42),
      I2 => diff_shift_2(0),
      I3 => sel0(41),
      O => \diff_1[43]_i_3_n_0\
    );
\diff_1[43]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \diff_1[43]_i_5_n_0\,
      I1 => \diff_1[51]_i_5_n_0\,
      I2 => exponent_large(2),
      I3 => \diff_1[47]_i_5_n_0\,
      I4 => exponent_large(3),
      I5 => \diff_1[54]_i_12_n_0\,
      O => \diff_1[43]_i_4_n_0\
    );
\diff_1[43]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => sel0(11),
      I1 => exponent_large(4),
      I2 => sel0(27),
      I3 => exponent_large(5),
      O => \diff_1[43]_i_5_n_0\
    );
\diff_1[44]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88800080FFFFFFFF"
    )
        port map (
      I0 => diffshift_gt_exponent,
      I1 => \diff_1[54]_i_2_n_0\,
      I2 => \diff_1[45]_i_2_n_0\,
      I3 => exponent_large(0),
      I4 => \diff_1[44]_i_2_n_0\,
      I5 => \diff_1[44]_i_3_n_0\,
      O => \diff_1[44]_i_1_n_0\
    );
\diff_1[44]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \diff_1[44]_i_4_n_0\,
      I1 => exponent_large(1),
      I2 => \diff_1[46]_i_4_n_0\,
      O => \diff_1[44]_i_2_n_0\
    );
\diff_1[44]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => diffshift_gt_exponent,
      I1 => sel0(43),
      I2 => diff_shift_2(0),
      I3 => sel0(42),
      O => \diff_1[44]_i_3_n_0\
    );
\diff_1[44]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \diff_1[44]_i_5_n_0\,
      I1 => \diff_1[52]_i_5_n_0\,
      I2 => exponent_large(2),
      I3 => \diff_1[48]_i_5_n_0\,
      I4 => exponent_large(3),
      I5 => \diff_1[54]_i_24_n_0\,
      O => \diff_1[44]_i_4_n_0\
    );
\diff_1[44]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => sel0(12),
      I1 => exponent_large(4),
      I2 => sel0(28),
      I3 => exponent_large(5),
      O => \diff_1[44]_i_5_n_0\
    );
\diff_1[45]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88800080FFFFFFFF"
    )
        port map (
      I0 => diffshift_gt_exponent,
      I1 => \diff_1[54]_i_2_n_0\,
      I2 => \diff_1[46]_i_2_n_0\,
      I3 => exponent_large(0),
      I4 => \diff_1[45]_i_2_n_0\,
      I5 => \diff_1[45]_i_3_n_0\,
      O => \diff_1[45]_i_1_n_0\
    );
\diff_1[45]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \diff_1[45]_i_4_n_0\,
      I1 => exponent_large(1),
      I2 => \diff_1[47]_i_4_n_0\,
      O => \diff_1[45]_i_2_n_0\
    );
\diff_1[45]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => diffshift_gt_exponent,
      I1 => sel0(44),
      I2 => diff_shift_2(0),
      I3 => sel0(43),
      O => \diff_1[45]_i_3_n_0\
    );
\diff_1[45]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \diff_1[45]_i_5_n_0\,
      I1 => \diff_1[53]_i_5_n_0\,
      I2 => exponent_large(2),
      I3 => \diff_1[49]_i_5_n_0\,
      I4 => exponent_large(3),
      I5 => \diff_1[54]_i_16_n_0\,
      O => \diff_1[45]_i_4_n_0\
    );
\diff_1[45]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => sel0(13),
      I1 => exponent_large(4),
      I2 => sel0(29),
      I3 => exponent_large(5),
      O => \diff_1[45]_i_5_n_0\
    );
\diff_1[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88800080FFFFFFFF"
    )
        port map (
      I0 => diffshift_gt_exponent,
      I1 => \diff_1[54]_i_2_n_0\,
      I2 => \diff_1[47]_i_2_n_0\,
      I3 => exponent_large(0),
      I4 => \diff_1[46]_i_2_n_0\,
      I5 => \diff_1[46]_i_3_n_0\,
      O => \diff_1[46]_i_1_n_0\
    );
\diff_1[46]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \diff_1[46]_i_4_n_0\,
      I1 => exponent_large(1),
      I2 => \diff_1[48]_i_4_n_0\,
      O => \diff_1[46]_i_2_n_0\
    );
\diff_1[46]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => diffshift_gt_exponent,
      I1 => sel0(45),
      I2 => diff_shift_2(0),
      I3 => sel0(44),
      O => \diff_1[46]_i_3_n_0\
    );
\diff_1[46]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \diff_1[46]_i_5_n_0\,
      I1 => \diff_1[54]_i_20_n_0\,
      I2 => exponent_large(2),
      I3 => \diff_1[50]_i_5_n_0\,
      I4 => exponent_large(3),
      I5 => \diff_1[54]_i_22_n_0\,
      O => \diff_1[46]_i_4_n_0\
    );
\diff_1[46]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => sel0(14),
      I1 => exponent_large(4),
      I2 => sel0(30),
      I3 => exponent_large(5),
      O => \diff_1[46]_i_5_n_0\
    );
\diff_1[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88800080FFFFFFFF"
    )
        port map (
      I0 => diffshift_gt_exponent,
      I1 => \diff_1[54]_i_2_n_0\,
      I2 => \diff_1[48]_i_2_n_0\,
      I3 => exponent_large(0),
      I4 => \diff_1[47]_i_2_n_0\,
      I5 => \diff_1[47]_i_3_n_0\,
      O => \diff_1[47]_i_1_n_0\
    );
\diff_1[47]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \diff_1[47]_i_4_n_0\,
      I1 => exponent_large(1),
      I2 => \diff_1[49]_i_4_n_0\,
      O => \diff_1[47]_i_2_n_0\
    );
\diff_1[47]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => diffshift_gt_exponent,
      I1 => sel0(46),
      I2 => diff_shift_2(0),
      I3 => sel0(45),
      O => \diff_1[47]_i_3_n_0\
    );
\diff_1[47]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \diff_1[47]_i_5_n_0\,
      I1 => \diff_1[54]_i_12_n_0\,
      I2 => exponent_large(2),
      I3 => \diff_1[51]_i_5_n_0\,
      I4 => exponent_large(3),
      I5 => \diff_1[54]_i_14_n_0\,
      O => \diff_1[47]_i_4_n_0\
    );
\diff_1[47]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => sel0(15),
      I1 => exponent_large(4),
      I2 => \diff_reg_n_0_[0]\,
      I3 => exponent_large(5),
      I4 => sel0(31),
      O => \diff_1[47]_i_5_n_0\
    );
\diff_1[48]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88800080FFFFFFFF"
    )
        port map (
      I0 => diffshift_gt_exponent,
      I1 => \diff_1[54]_i_2_n_0\,
      I2 => \diff_1[49]_i_2_n_0\,
      I3 => exponent_large(0),
      I4 => \diff_1[48]_i_2_n_0\,
      I5 => \diff_1[48]_i_3_n_0\,
      O => \diff_1[48]_i_1_n_0\
    );
\diff_1[48]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \diff_1[48]_i_4_n_0\,
      I1 => exponent_large(1),
      I2 => \diff_1[50]_i_4_n_0\,
      O => \diff_1[48]_i_2_n_0\
    );
\diff_1[48]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => diffshift_gt_exponent,
      I1 => sel0(47),
      I2 => diff_shift_2(0),
      I3 => sel0(46),
      O => \diff_1[48]_i_3_n_0\
    );
\diff_1[48]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \diff_1[48]_i_5_n_0\,
      I1 => \diff_1[54]_i_24_n_0\,
      I2 => exponent_large(2),
      I3 => \diff_1[52]_i_5_n_0\,
      I4 => exponent_large(3),
      I5 => \diff_1[54]_i_26_n_0\,
      O => \diff_1[48]_i_4_n_0\
    );
\diff_1[48]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => sel0(16),
      I1 => exponent_large(4),
      I2 => sel0(0),
      I3 => exponent_large(5),
      I4 => sel0(32),
      O => \diff_1[48]_i_5_n_0\
    );
\diff_1[49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88800080FFFFFFFF"
    )
        port map (
      I0 => diffshift_gt_exponent,
      I1 => \diff_1[54]_i_2_n_0\,
      I2 => \diff_1[50]_i_2_n_0\,
      I3 => exponent_large(0),
      I4 => \diff_1[49]_i_2_n_0\,
      I5 => \diff_1[49]_i_3_n_0\,
      O => \diff_1[49]_i_1_n_0\
    );
\diff_1[49]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \diff_1[49]_i_4_n_0\,
      I1 => exponent_large(1),
      I2 => \diff_1[51]_i_4_n_0\,
      O => \diff_1[49]_i_2_n_0\
    );
\diff_1[49]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => diffshift_gt_exponent,
      I1 => sel0(48),
      I2 => diff_shift_2(0),
      I3 => sel0(47),
      O => \diff_1[49]_i_3_n_0\
    );
\diff_1[49]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \diff_1[49]_i_5_n_0\,
      I1 => \diff_1[54]_i_16_n_0\,
      I2 => exponent_large(2),
      I3 => \diff_1[53]_i_5_n_0\,
      I4 => exponent_large(3),
      I5 => \diff_1[54]_i_18_n_0\,
      O => \diff_1[49]_i_4_n_0\
    );
\diff_1[49]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => sel0(17),
      I1 => exponent_large(4),
      I2 => sel0(1),
      I3 => exponent_large(5),
      I4 => sel0(33),
      O => \diff_1[49]_i_5_n_0\
    );
\diff_1[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88800080FFFFFFFF"
    )
        port map (
      I0 => diffshift_gt_exponent,
      I1 => \diff_1[54]_i_2_n_0\,
      I2 => \diff_1[5]_i_2_n_0\,
      I3 => exponent_large(0),
      I4 => \diff_1[4]_i_2_n_0\,
      I5 => \diff_1[4]_i_3_n_0\,
      O => \diff_1[4]_i_1_n_0\
    );
\diff_1[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \diff_1[4]_i_4_n_0\,
      I1 => exponent_large(1),
      I2 => \diff_1[6]_i_4_n_0\,
      O => \diff_1[4]_i_2_n_0\
    );
\diff_1[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => diffshift_gt_exponent,
      I1 => sel0(3),
      I2 => diff_shift_2(0),
      I3 => sel0(2),
      O => \diff_1[4]_i_3_n_0\
    );
\diff_1[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => exponent_large(3),
      I1 => exponent_large(5),
      I2 => sel0(0),
      I3 => exponent_large(4),
      I4 => exponent_large(2),
      O => \diff_1[4]_i_4_n_0\
    );
\diff_1[50]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88800080FFFFFFFF"
    )
        port map (
      I0 => diffshift_gt_exponent,
      I1 => \diff_1[54]_i_2_n_0\,
      I2 => \diff_1[51]_i_2_n_0\,
      I3 => exponent_large(0),
      I4 => \diff_1[50]_i_2_n_0\,
      I5 => \diff_1[50]_i_3_n_0\,
      O => \diff_1[50]_i_1_n_0\
    );
\diff_1[50]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \diff_1[50]_i_4_n_0\,
      I1 => exponent_large(1),
      I2 => \diff_1[52]_i_4_n_0\,
      O => \diff_1[50]_i_2_n_0\
    );
\diff_1[50]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => diffshift_gt_exponent,
      I1 => sel0(49),
      I2 => diff_shift_2(0),
      I3 => sel0(48),
      O => \diff_1[50]_i_3_n_0\
    );
\diff_1[50]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \diff_1[50]_i_5_n_0\,
      I1 => \diff_1[54]_i_22_n_0\,
      I2 => exponent_large(2),
      I3 => \diff_1[54]_i_20_n_0\,
      I4 => exponent_large(3),
      I5 => \diff_1[54]_i_21_n_0\,
      O => \diff_1[50]_i_4_n_0\
    );
\diff_1[50]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => sel0(18),
      I1 => exponent_large(4),
      I2 => sel0(2),
      I3 => exponent_large(5),
      I4 => sel0(34),
      O => \diff_1[50]_i_5_n_0\
    );
\diff_1[51]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88800080FFFFFFFF"
    )
        port map (
      I0 => diffshift_gt_exponent,
      I1 => \diff_1[54]_i_2_n_0\,
      I2 => \diff_1[52]_i_2_n_0\,
      I3 => exponent_large(0),
      I4 => \diff_1[51]_i_2_n_0\,
      I5 => \diff_1[51]_i_3_n_0\,
      O => \diff_1[51]_i_1_n_0\
    );
\diff_1[51]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \diff_1[51]_i_4_n_0\,
      I1 => exponent_large(1),
      I2 => \diff_1[53]_i_4_n_0\,
      O => \diff_1[51]_i_2_n_0\
    );
\diff_1[51]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => diffshift_gt_exponent,
      I1 => sel0(50),
      I2 => diff_shift_2(0),
      I3 => sel0(49),
      O => \diff_1[51]_i_3_n_0\
    );
\diff_1[51]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \diff_1[51]_i_5_n_0\,
      I1 => \diff_1[54]_i_14_n_0\,
      I2 => exponent_large(2),
      I3 => \diff_1[54]_i_12_n_0\,
      I4 => exponent_large(3),
      I5 => \diff_1[54]_i_13_n_0\,
      O => \diff_1[51]_i_4_n_0\
    );
\diff_1[51]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => sel0(19),
      I1 => exponent_large(4),
      I2 => sel0(3),
      I3 => exponent_large(5),
      I4 => sel0(35),
      O => \diff_1[51]_i_5_n_0\
    );
\diff_1[52]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88800080FFFFFFFF"
    )
        port map (
      I0 => diffshift_gt_exponent,
      I1 => \diff_1[54]_i_2_n_0\,
      I2 => \diff_1[53]_i_2_n_0\,
      I3 => exponent_large(0),
      I4 => \diff_1[52]_i_2_n_0\,
      I5 => \diff_1[52]_i_3_n_0\,
      O => \diff_1[52]_i_1_n_0\
    );
\diff_1[52]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \diff_1[52]_i_4_n_0\,
      I1 => exponent_large(1),
      I2 => \diff_1[54]_i_9_n_0\,
      O => \diff_1[52]_i_2_n_0\
    );
\diff_1[52]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => diffshift_gt_exponent,
      I1 => sel0(51),
      I2 => diff_shift_2(0),
      I3 => sel0(50),
      O => \diff_1[52]_i_3_n_0\
    );
\diff_1[52]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \diff_1[52]_i_5_n_0\,
      I1 => \diff_1[54]_i_26_n_0\,
      I2 => exponent_large(2),
      I3 => \diff_1[54]_i_24_n_0\,
      I4 => exponent_large(3),
      I5 => \diff_1[54]_i_25_n_0\,
      O => \diff_1[52]_i_4_n_0\
    );
\diff_1[52]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => sel0(20),
      I1 => exponent_large(4),
      I2 => sel0(4),
      I3 => exponent_large(5),
      I4 => sel0(36),
      O => \diff_1[52]_i_5_n_0\
    );
\diff_1[53]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88800080FFFFFFFF"
    )
        port map (
      I0 => diffshift_gt_exponent,
      I1 => \diff_1[54]_i_2_n_0\,
      I2 => \diff_1[54]_i_4_n_0\,
      I3 => exponent_large(0),
      I4 => \diff_1[53]_i_2_n_0\,
      I5 => \diff_1[53]_i_3_n_0\,
      O => \diff_1[53]_i_1_n_0\
    );
\diff_1[53]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \diff_1[53]_i_4_n_0\,
      I1 => exponent_large(1),
      I2 => \diff_1[54]_i_6_n_0\,
      O => \diff_1[53]_i_2_n_0\
    );
\diff_1[53]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => diffshift_gt_exponent,
      I1 => sel0(52),
      I2 => diff_shift_2(0),
      I3 => sel0(51),
      O => \diff_1[53]_i_3_n_0\
    );
\diff_1[53]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \diff_1[53]_i_5_n_0\,
      I1 => \diff_1[54]_i_18_n_0\,
      I2 => exponent_large(2),
      I3 => \diff_1[54]_i_16_n_0\,
      I4 => exponent_large(3),
      I5 => \diff_1[54]_i_17_n_0\,
      O => \diff_1[53]_i_4_n_0\
    );
\diff_1[53]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => sel0(21),
      I1 => exponent_large(4),
      I2 => sel0(5),
      I3 => exponent_large(5),
      I4 => sel0(37),
      O => \diff_1[53]_i_5_n_0\
    );
\diff_1[54]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88800080FFFFFFFF"
    )
        port map (
      I0 => diffshift_gt_exponent,
      I1 => \diff_1[54]_i_2_n_0\,
      I2 => \diff_1[54]_i_3_n_0\,
      I3 => exponent_large(0),
      I4 => \diff_1[54]_i_4_n_0\,
      I5 => \diff_1[54]_i_5_n_0\,
      O => \diff_1[54]_i_1_n_0\
    );
\diff_1[54]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \diff_1[54]_i_24_n_0\,
      I1 => exponent_large(3),
      I2 => \diff_1[54]_i_25_n_0\,
      O => \diff_1[54]_i_10_n_0\
    );
\diff_1[54]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \diff_1[54]_i_26_n_0\,
      I1 => exponent_large(3),
      I2 => \diff_1[54]_i_27_n_0\,
      O => \diff_1[54]_i_11_n_0\
    );
\diff_1[54]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => sel0(23),
      I1 => exponent_large(4),
      I2 => sel0(7),
      I3 => exponent_large(5),
      I4 => sel0(39),
      O => \diff_1[54]_i_12_n_0\
    );
\diff_1[54]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \diff_reg_n_0_[0]\,
      I1 => sel0(31),
      I2 => exponent_large(4),
      I3 => sel0(15),
      I4 => exponent_large(5),
      I5 => sel0(47),
      O => \diff_1[54]_i_13_n_0\
    );
\diff_1[54]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => sel0(27),
      I1 => exponent_large(4),
      I2 => sel0(11),
      I3 => exponent_large(5),
      I4 => sel0(43),
      O => \diff_1[54]_i_14_n_0\
    );
\diff_1[54]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sel0(3),
      I1 => sel0(35),
      I2 => exponent_large(4),
      I3 => sel0(19),
      I4 => exponent_large(5),
      I5 => sel0(51),
      O => \diff_1[54]_i_15_n_0\
    );
\diff_1[54]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => sel0(25),
      I1 => exponent_large(4),
      I2 => sel0(9),
      I3 => exponent_large(5),
      I4 => sel0(41),
      O => \diff_1[54]_i_16_n_0\
    );
\diff_1[54]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sel0(1),
      I1 => sel0(33),
      I2 => exponent_large(4),
      I3 => sel0(17),
      I4 => exponent_large(5),
      I5 => sel0(49),
      O => \diff_1[54]_i_17_n_0\
    );
\diff_1[54]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => sel0(29),
      I1 => exponent_large(4),
      I2 => sel0(13),
      I3 => exponent_large(5),
      I4 => sel0(45),
      O => \diff_1[54]_i_18_n_0\
    );
\diff_1[54]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sel0(5),
      I1 => sel0(37),
      I2 => exponent_large(4),
      I3 => sel0(21),
      I4 => exponent_large(5),
      I5 => sel0(53),
      O => \diff_1[54]_i_19_n_0\
    );
\diff_1[54]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => exponent_large(10),
      I1 => exponent_large(7),
      I2 => exponent_large(6),
      I3 => exponent_large(9),
      I4 => exponent_large(8),
      O => \diff_1[54]_i_2_n_0\
    );
\diff_1[54]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => sel0(22),
      I1 => exponent_large(4),
      I2 => sel0(6),
      I3 => exponent_large(5),
      I4 => sel0(38),
      O => \diff_1[54]_i_20_n_0\
    );
\diff_1[54]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => sel0(30),
      I1 => exponent_large(4),
      I2 => sel0(14),
      I3 => exponent_large(5),
      I4 => sel0(46),
      O => \diff_1[54]_i_21_n_0\
    );
\diff_1[54]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => sel0(26),
      I1 => exponent_large(4),
      I2 => sel0(10),
      I3 => exponent_large(5),
      I4 => sel0(42),
      O => \diff_1[54]_i_22_n_0\
    );
\diff_1[54]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sel0(2),
      I1 => sel0(34),
      I2 => exponent_large(4),
      I3 => sel0(18),
      I4 => exponent_large(5),
      I5 => sel0(50),
      O => \diff_1[54]_i_23_n_0\
    );
\diff_1[54]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => sel0(24),
      I1 => exponent_large(4),
      I2 => sel0(8),
      I3 => exponent_large(5),
      I4 => sel0(40),
      O => \diff_1[54]_i_24_n_0\
    );
\diff_1[54]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sel0(0),
      I1 => sel0(32),
      I2 => exponent_large(4),
      I3 => sel0(16),
      I4 => exponent_large(5),
      I5 => sel0(48),
      O => \diff_1[54]_i_25_n_0\
    );
\diff_1[54]_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => sel0(28),
      I1 => exponent_large(4),
      I2 => sel0(12),
      I3 => exponent_large(5),
      I4 => sel0(44),
      O => \diff_1[54]_i_26_n_0\
    );
\diff_1[54]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sel0(4),
      I1 => sel0(36),
      I2 => exponent_large(4),
      I3 => sel0(20),
      I4 => exponent_large(5),
      I5 => sel0(52),
      O => \diff_1[54]_i_27_n_0\
    );
\diff_1[54]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \diff_1[54]_i_6_n_0\,
      I1 => exponent_large(1),
      I2 => \diff_1[54]_i_7_n_0\,
      I3 => exponent_large(2),
      I4 => \diff_1[54]_i_8_n_0\,
      O => \diff_1[54]_i_3_n_0\
    );
\diff_1[54]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \diff_1[54]_i_9_n_0\,
      I1 => exponent_large(1),
      I2 => \diff_1[54]_i_10_n_0\,
      I3 => exponent_large(2),
      I4 => \diff_1[54]_i_11_n_0\,
      O => \diff_1[54]_i_4_n_0\
    );
\diff_1[54]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => diffshift_gt_exponent,
      I1 => sel0(53),
      I2 => diff_shift_2(0),
      I3 => sel0(52),
      O => \diff_1[54]_i_5_n_0\
    );
\diff_1[54]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \diff_1[54]_i_12_n_0\,
      I1 => \diff_1[54]_i_13_n_0\,
      I2 => exponent_large(2),
      I3 => \diff_1[54]_i_14_n_0\,
      I4 => exponent_large(3),
      I5 => \diff_1[54]_i_15_n_0\,
      O => \diff_1[54]_i_6_n_0\
    );
\diff_1[54]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \diff_1[54]_i_16_n_0\,
      I1 => exponent_large(3),
      I2 => \diff_1[54]_i_17_n_0\,
      O => \diff_1[54]_i_7_n_0\
    );
\diff_1[54]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \diff_1[54]_i_18_n_0\,
      I1 => exponent_large(3),
      I2 => \diff_1[54]_i_19_n_0\,
      O => \diff_1[54]_i_8_n_0\
    );
\diff_1[54]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \diff_1[54]_i_20_n_0\,
      I1 => \diff_1[54]_i_21_n_0\,
      I2 => exponent_large(2),
      I3 => \diff_1[54]_i_22_n_0\,
      I4 => exponent_large(3),
      I5 => \diff_1[54]_i_23_n_0\,
      O => \diff_1[54]_i_9_n_0\
    );
\diff_1[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88800080FFFFFFFF"
    )
        port map (
      I0 => diffshift_gt_exponent,
      I1 => \diff_1[54]_i_2_n_0\,
      I2 => \diff_1[6]_i_2_n_0\,
      I3 => exponent_large(0),
      I4 => \diff_1[5]_i_2_n_0\,
      I5 => \diff_1[5]_i_3_n_0\,
      O => \diff_1[5]_i_1_n_0\
    );
\diff_1[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \diff_1[5]_i_4_n_0\,
      I1 => exponent_large(1),
      I2 => \diff_1[7]_i_4_n_0\,
      O => \diff_1[5]_i_2_n_0\
    );
\diff_1[5]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => diffshift_gt_exponent,
      I1 => sel0(4),
      I2 => diff_shift_2(0),
      I3 => sel0(3),
      O => \diff_1[5]_i_3_n_0\
    );
\diff_1[5]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => exponent_large(3),
      I1 => exponent_large(5),
      I2 => sel0(1),
      I3 => exponent_large(4),
      I4 => exponent_large(2),
      O => \diff_1[5]_i_4_n_0\
    );
\diff_1[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88800080FFFFFFFF"
    )
        port map (
      I0 => diffshift_gt_exponent,
      I1 => \diff_1[54]_i_2_n_0\,
      I2 => \diff_1[7]_i_2_n_0\,
      I3 => exponent_large(0),
      I4 => \diff_1[6]_i_2_n_0\,
      I5 => \diff_1[6]_i_3_n_0\,
      O => \diff_1[6]_i_1_n_0\
    );
\diff_1[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \diff_1[6]_i_4_n_0\,
      I1 => exponent_large(1),
      I2 => \diff_1[8]_i_4_n_0\,
      O => \diff_1[6]_i_2_n_0\
    );
\diff_1[6]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => diffshift_gt_exponent,
      I1 => sel0(5),
      I2 => diff_shift_2(0),
      I3 => sel0(4),
      O => \diff_1[6]_i_3_n_0\
    );
\diff_1[6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => exponent_large(3),
      I1 => exponent_large(5),
      I2 => sel0(2),
      I3 => exponent_large(4),
      I4 => exponent_large(2),
      O => \diff_1[6]_i_4_n_0\
    );
\diff_1[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88800080FFFFFFFF"
    )
        port map (
      I0 => diffshift_gt_exponent,
      I1 => \diff_1[54]_i_2_n_0\,
      I2 => \diff_1[8]_i_2_n_0\,
      I3 => exponent_large(0),
      I4 => \diff_1[7]_i_2_n_0\,
      I5 => \diff_1[7]_i_3_n_0\,
      O => \diff_1[7]_i_1_n_0\
    );
\diff_1[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \diff_1[7]_i_4_n_0\,
      I1 => exponent_large(1),
      I2 => \diff_1[9]_i_4_n_0\,
      O => \diff_1[7]_i_2_n_0\
    );
\diff_1[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => diffshift_gt_exponent,
      I1 => sel0(6),
      I2 => diff_shift_2(0),
      I3 => sel0(5),
      O => \diff_1[7]_i_3_n_0\
    );
\diff_1[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000B08"
    )
        port map (
      I0 => \diff_reg_n_0_[0]\,
      I1 => exponent_large(2),
      I2 => exponent_large(4),
      I3 => sel0(3),
      I4 => exponent_large(5),
      I5 => exponent_large(3),
      O => \diff_1[7]_i_4_n_0\
    );
\diff_1[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88800080FFFFFFFF"
    )
        port map (
      I0 => diffshift_gt_exponent,
      I1 => \diff_1[54]_i_2_n_0\,
      I2 => \diff_1[9]_i_2_n_0\,
      I3 => exponent_large(0),
      I4 => \diff_1[8]_i_2_n_0\,
      I5 => \diff_1[8]_i_3_n_0\,
      O => \diff_1[8]_i_1_n_0\
    );
\diff_1[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \diff_1[8]_i_4_n_0\,
      I1 => exponent_large(1),
      I2 => \diff_1[10]_i_4_n_0\,
      O => \diff_1[8]_i_2_n_0\
    );
\diff_1[8]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => diffshift_gt_exponent,
      I1 => sel0(7),
      I2 => diff_shift_2(0),
      I3 => sel0(6),
      O => \diff_1[8]_i_3_n_0\
    );
\diff_1[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000B08"
    )
        port map (
      I0 => sel0(0),
      I1 => exponent_large(2),
      I2 => exponent_large(4),
      I3 => sel0(4),
      I4 => exponent_large(5),
      I5 => exponent_large(3),
      O => \diff_1[8]_i_4_n_0\
    );
\diff_1[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88800080FFFFFFFF"
    )
        port map (
      I0 => diffshift_gt_exponent,
      I1 => \diff_1[54]_i_2_n_0\,
      I2 => \diff_1[10]_i_2_n_0\,
      I3 => exponent_large(0),
      I4 => \diff_1[9]_i_2_n_0\,
      I5 => \diff_1[9]_i_3_n_0\,
      O => \diff_1[9]_i_1_n_0\
    );
\diff_1[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \diff_1[9]_i_4_n_0\,
      I1 => exponent_large(1),
      I2 => \diff_1[11]_i_4_n_0\,
      O => \diff_1[9]_i_2_n_0\
    );
\diff_1[9]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => diffshift_gt_exponent,
      I1 => sel0(8),
      I2 => diff_shift_2(0),
      I3 => sel0(7),
      O => \diff_1[9]_i_3_n_0\
    );
\diff_1[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000B08"
    )
        port map (
      I0 => sel0(1),
      I1 => exponent_large(2),
      I2 => exponent_large(4),
      I3 => sel0(5),
      I4 => exponent_large(5),
      I5 => exponent_large(3),
      O => \diff_1[9]_i_4_n_0\
    );
\diff_1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \diff_1[0]_i_1_n_0\,
      Q => diff_1(0),
      R => rst
    );
\diff_1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \diff_1[10]_i_1_n_0\,
      Q => diff_1(10),
      R => rst
    );
\diff_1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \diff_1[11]_i_1_n_0\,
      Q => diff_1(11),
      R => rst
    );
\diff_1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \diff_1[12]_i_1_n_0\,
      Q => diff_1(12),
      R => rst
    );
\diff_1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \diff_1[13]_i_1_n_0\,
      Q => diff_1(13),
      R => rst
    );
\diff_1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \diff_1[14]_i_1_n_0\,
      Q => diff_1(14),
      R => rst
    );
\diff_1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \diff_1[15]_i_1_n_0\,
      Q => diff_1(15),
      R => rst
    );
\diff_1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \diff_1[16]_i_1_n_0\,
      Q => diff_1(16),
      R => rst
    );
\diff_1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \diff_1[17]_i_1_n_0\,
      Q => diff_1(17),
      R => rst
    );
\diff_1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \diff_1[18]_i_1_n_0\,
      Q => diff_1(18),
      R => rst
    );
\diff_1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \diff_1[19]_i_1_n_0\,
      Q => diff_1(19),
      R => rst
    );
\diff_1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \diff_1[1]_i_1_n_0\,
      Q => diff_1(1),
      R => rst
    );
\diff_1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \diff_1[20]_i_1_n_0\,
      Q => diff_1(20),
      R => rst
    );
\diff_1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \diff_1[21]_i_1_n_0\,
      Q => diff_1(21),
      R => rst
    );
\diff_1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \diff_1[22]_i_1_n_0\,
      Q => diff_1(22),
      R => rst
    );
\diff_1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \diff_1[23]_i_1_n_0\,
      Q => diff_1(23),
      R => rst
    );
\diff_1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \diff_1[24]_i_1_n_0\,
      Q => diff_1(24),
      R => rst
    );
\diff_1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \diff_1[25]_i_1_n_0\,
      Q => diff_1(25),
      R => rst
    );
\diff_1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \diff_1[26]_i_1_n_0\,
      Q => diff_1(26),
      R => rst
    );
\diff_1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \diff_1[27]_i_1_n_0\,
      Q => diff_1(27),
      R => rst
    );
\diff_1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \diff_1[28]_i_1_n_0\,
      Q => diff_1(28),
      R => rst
    );
\diff_1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \diff_1[29]_i_1_n_0\,
      Q => diff_1(29),
      R => rst
    );
\diff_1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \diff_1[2]_i_1_n_0\,
      Q => diff_1(2),
      R => rst
    );
\diff_1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \diff_1[30]_i_1_n_0\,
      Q => diff_1(30),
      R => rst
    );
\diff_1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \diff_1[31]_i_1_n_0\,
      Q => diff_1(31),
      R => rst
    );
\diff_1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \diff_1[32]_i_1_n_0\,
      Q => diff_1(32),
      R => rst
    );
\diff_1_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \diff_1[33]_i_1_n_0\,
      Q => diff_1(33),
      R => rst
    );
\diff_1_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \diff_1[34]_i_1_n_0\,
      Q => diff_1(34),
      R => rst
    );
\diff_1_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \diff_1[35]_i_1_n_0\,
      Q => diff_1(35),
      R => rst
    );
\diff_1_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \diff_1[36]_i_1_n_0\,
      Q => diff_1(36),
      R => rst
    );
\diff_1_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \diff_1[37]_i_1_n_0\,
      Q => diff_1(37),
      R => rst
    );
\diff_1_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \diff_1[38]_i_1_n_0\,
      Q => diff_1(38),
      R => rst
    );
\diff_1_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \diff_1[39]_i_1_n_0\,
      Q => diff_1(39),
      R => rst
    );
\diff_1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \diff_1[3]_i_1_n_0\,
      Q => diff_1(3),
      R => rst
    );
\diff_1_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \diff_1[40]_i_1_n_0\,
      Q => diff_1(40),
      R => rst
    );
\diff_1_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \diff_1[41]_i_1_n_0\,
      Q => diff_1(41),
      R => rst
    );
\diff_1_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \diff_1[42]_i_1_n_0\,
      Q => diff_1(42),
      R => rst
    );
\diff_1_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \diff_1[43]_i_1_n_0\,
      Q => diff_1(43),
      R => rst
    );
\diff_1_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \diff_1[44]_i_1_n_0\,
      Q => diff_1(44),
      R => rst
    );
\diff_1_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \diff_1[45]_i_1_n_0\,
      Q => diff_1(45),
      R => rst
    );
\diff_1_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \diff_1[46]_i_1_n_0\,
      Q => diff_1(46),
      R => rst
    );
\diff_1_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \diff_1[47]_i_1_n_0\,
      Q => diff_1(47),
      R => rst
    );
\diff_1_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \diff_1[48]_i_1_n_0\,
      Q => diff_1(48),
      R => rst
    );
\diff_1_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \diff_1[49]_i_1_n_0\,
      Q => diff_1(49),
      R => rst
    );
\diff_1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \diff_1[4]_i_1_n_0\,
      Q => diff_1(4),
      R => rst
    );
\diff_1_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \diff_1[50]_i_1_n_0\,
      Q => diff_1(50),
      R => rst
    );
\diff_1_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \diff_1[51]_i_1_n_0\,
      Q => diff_1(51),
      R => rst
    );
\diff_1_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \diff_1[52]_i_1_n_0\,
      Q => diff_1(52),
      R => rst
    );
\diff_1_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \diff_1[53]_i_1_n_0\,
      Q => diff_1(53),
      R => rst
    );
\diff_1_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \diff_1[54]_i_1_n_0\,
      Q => diff_1(54),
      R => rst
    );
\diff_1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \diff_1[5]_i_1_n_0\,
      Q => diff_1(5),
      R => rst
    );
\diff_1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \diff_1[6]_i_1_n_0\,
      Q => diff_1(6),
      R => rst
    );
\diff_1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \diff_1[7]_i_1_n_0\,
      Q => diff_1(7),
      R => rst
    );
\diff_1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \diff_1[8]_i_1_n_0\,
      Q => diff_1(8),
      R => rst
    );
\diff_1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \diff_1[9]_i_1_n_0\,
      Q => diff_1(9),
      R => rst
    );
\diff_2[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => diff_1(1),
      I1 => in_norm_out_denorm,
      I2 => diff_1(0),
      O => \diff_2[0]_i_1_n_0\
    );
\diff_2[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => diff_1(11),
      I1 => in_norm_out_denorm,
      I2 => diff_1(10),
      O => \diff_2[10]_i_1_n_0\
    );
\diff_2[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => diff_1(12),
      I1 => in_norm_out_denorm,
      I2 => diff_1(11),
      O => \diff_2[11]_i_1_n_0\
    );
\diff_2[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => diff_1(13),
      I1 => in_norm_out_denorm,
      I2 => diff_1(12),
      O => \diff_2[12]_i_1_n_0\
    );
\diff_2[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => diff_1(14),
      I1 => in_norm_out_denorm,
      I2 => diff_1(13),
      O => \diff_2[13]_i_1_n_0\
    );
\diff_2[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => diff_1(15),
      I1 => in_norm_out_denorm,
      I2 => diff_1(14),
      O => \diff_2[14]_i_1_n_0\
    );
\diff_2[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => diff_1(16),
      I1 => in_norm_out_denorm,
      I2 => diff_1(15),
      O => \diff_2[15]_i_1_n_0\
    );
\diff_2[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => diff_1(17),
      I1 => in_norm_out_denorm,
      I2 => diff_1(16),
      O => \diff_2[16]_i_1_n_0\
    );
\diff_2[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => diff_1(18),
      I1 => in_norm_out_denorm,
      I2 => diff_1(17),
      O => \diff_2[17]_i_1_n_0\
    );
\diff_2[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => diff_1(19),
      I1 => in_norm_out_denorm,
      I2 => diff_1(18),
      O => \diff_2[18]_i_1_n_0\
    );
\diff_2[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => diff_1(20),
      I1 => in_norm_out_denorm,
      I2 => diff_1(19),
      O => \diff_2[19]_i_1_n_0\
    );
\diff_2[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => diff_1(2),
      I1 => in_norm_out_denorm,
      I2 => diff_1(1),
      O => \diff_2[1]_i_1_n_0\
    );
\diff_2[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => diff_1(21),
      I1 => in_norm_out_denorm,
      I2 => diff_1(20),
      O => \diff_2[20]_i_1_n_0\
    );
\diff_2[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => diff_1(22),
      I1 => in_norm_out_denorm,
      I2 => diff_1(21),
      O => \diff_2[21]_i_1_n_0\
    );
\diff_2[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => diff_1(23),
      I1 => in_norm_out_denorm,
      I2 => diff_1(22),
      O => \diff_2[22]_i_1_n_0\
    );
\diff_2[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => diff_1(24),
      I1 => in_norm_out_denorm,
      I2 => diff_1(23),
      O => \diff_2[23]_i_1_n_0\
    );
\diff_2[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => diff_1(25),
      I1 => in_norm_out_denorm,
      I2 => diff_1(24),
      O => \diff_2[24]_i_1_n_0\
    );
\diff_2[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => diff_1(26),
      I1 => in_norm_out_denorm,
      I2 => diff_1(25),
      O => \diff_2[25]_i_1_n_0\
    );
\diff_2[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => diff_1(27),
      I1 => in_norm_out_denorm,
      I2 => diff_1(26),
      O => \diff_2[26]_i_1_n_0\
    );
\diff_2[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => diff_1(28),
      I1 => in_norm_out_denorm,
      I2 => diff_1(27),
      O => \diff_2[27]_i_1_n_0\
    );
\diff_2[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => diff_1(29),
      I1 => in_norm_out_denorm,
      I2 => diff_1(28),
      O => \diff_2[28]_i_1_n_0\
    );
\diff_2[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => diff_1(30),
      I1 => in_norm_out_denorm,
      I2 => diff_1(29),
      O => \diff_2[29]_i_1_n_0\
    );
\diff_2[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => diff_1(3),
      I1 => in_norm_out_denorm,
      I2 => diff_1(2),
      O => \diff_2[2]_i_1_n_0\
    );
\diff_2[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => diff_1(31),
      I1 => in_norm_out_denorm,
      I2 => diff_1(30),
      O => \diff_2[30]_i_1_n_0\
    );
\diff_2[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => diff_1(32),
      I1 => in_norm_out_denorm,
      I2 => diff_1(31),
      O => \diff_2[31]_i_1_n_0\
    );
\diff_2[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => diff_1(33),
      I1 => in_norm_out_denorm,
      I2 => diff_1(32),
      O => \diff_2[32]_i_1_n_0\
    );
\diff_2[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => diff_1(34),
      I1 => in_norm_out_denorm,
      I2 => diff_1(33),
      O => \diff_2[33]_i_1_n_0\
    );
\diff_2[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => diff_1(35),
      I1 => in_norm_out_denorm,
      I2 => diff_1(34),
      O => \diff_2[34]_i_1_n_0\
    );
\diff_2[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => diff_1(36),
      I1 => in_norm_out_denorm,
      I2 => diff_1(35),
      O => \diff_2[35]_i_1_n_0\
    );
\diff_2[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => diff_1(37),
      I1 => in_norm_out_denorm,
      I2 => diff_1(36),
      O => \diff_2[36]_i_1_n_0\
    );
\diff_2[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => diff_1(38),
      I1 => in_norm_out_denorm,
      I2 => diff_1(37),
      O => \diff_2[37]_i_1_n_0\
    );
\diff_2[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => diff_1(39),
      I1 => in_norm_out_denorm,
      I2 => diff_1(38),
      O => \diff_2[38]_i_1_n_0\
    );
\diff_2[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => diff_1(40),
      I1 => in_norm_out_denorm,
      I2 => diff_1(39),
      O => \diff_2[39]_i_1_n_0\
    );
\diff_2[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => diff_1(4),
      I1 => in_norm_out_denorm,
      I2 => diff_1(3),
      O => \diff_2[3]_i_1_n_0\
    );
\diff_2[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => diff_1(41),
      I1 => in_norm_out_denorm,
      I2 => diff_1(40),
      O => \diff_2[40]_i_1_n_0\
    );
\diff_2[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => diff_1(42),
      I1 => in_norm_out_denorm,
      I2 => diff_1(41),
      O => \diff_2[41]_i_1_n_0\
    );
\diff_2[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => diff_1(43),
      I1 => in_norm_out_denorm,
      I2 => diff_1(42),
      O => \diff_2[42]_i_1_n_0\
    );
\diff_2[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => diff_1(44),
      I1 => in_norm_out_denorm,
      I2 => diff_1(43),
      O => \diff_2[43]_i_1_n_0\
    );
\diff_2[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => diff_1(45),
      I1 => in_norm_out_denorm,
      I2 => diff_1(44),
      O => \diff_2[44]_i_1_n_0\
    );
\diff_2[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => diff_1(46),
      I1 => in_norm_out_denorm,
      I2 => diff_1(45),
      O => \diff_2[45]_i_1_n_0\
    );
\diff_2[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => diff_1(47),
      I1 => in_norm_out_denorm,
      I2 => diff_1(46),
      O => \diff_2[46]_i_1_n_0\
    );
\diff_2[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => diff_1(48),
      I1 => in_norm_out_denorm,
      I2 => diff_1(47),
      O => \diff_2[47]_i_1_n_0\
    );
\diff_2[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => diff_1(49),
      I1 => in_norm_out_denorm,
      I2 => diff_1(48),
      O => \diff_2[48]_i_1_n_0\
    );
\diff_2[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => diff_1(50),
      I1 => in_norm_out_denorm,
      I2 => diff_1(49),
      O => \diff_2[49]_i_1_n_0\
    );
\diff_2[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => diff_1(5),
      I1 => in_norm_out_denorm,
      I2 => diff_1(4),
      O => \diff_2[4]_i_1_n_0\
    );
\diff_2[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => diff_1(51),
      I1 => in_norm_out_denorm,
      I2 => diff_1(50),
      O => \diff_2[50]_i_1_n_0\
    );
\diff_2[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => diff_1(52),
      I1 => in_norm_out_denorm,
      I2 => diff_1(51),
      O => \diff_2[51]_i_1_n_0\
    );
\diff_2[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => diff_1(53),
      I1 => in_norm_out_denorm,
      I2 => diff_1(52),
      O => \diff_2[52]_i_1_n_0\
    );
\diff_2[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => diff_1(54),
      I1 => in_norm_out_denorm,
      I2 => diff_1(53),
      O => \diff_2[53]_i_1_n_0\
    );
\diff_2[54]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => diff_1(54),
      I1 => in_norm_out_denorm,
      O => \diff_2[54]_i_1_n_0\
    );
\diff_2[54]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFFE"
    )
        port map (
      I0 => \diff_2[54]_i_3_n_0\,
      I1 => exponent_large(0),
      I2 => exponent_large(2),
      I3 => exponent_large(1),
      I4 => \diff_2[54]_i_4_n_0\,
      O => in_norm_out_denorm
    );
\diff_2[54]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => exponent_large(5),
      I1 => exponent_large(6),
      I2 => exponent_large(3),
      I3 => exponent_large(4),
      I4 => \diff_2[54]_i_5_n_0\,
      O => \diff_2[54]_i_3_n_0\
    );
\diff_2[54]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \exponent__0\(1),
      I1 => \exponent__0\(2),
      I2 => \exponent__0\(0),
      I3 => \diff_2[54]_i_6_n_0\,
      I4 => \diff_2[54]_i_7_n_0\,
      O => \diff_2[54]_i_4_n_0\
    );
\diff_2[54]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => exponent_large(8),
      I1 => exponent_large(7),
      I2 => exponent_large(10),
      I3 => exponent_large(9),
      O => \diff_2[54]_i_5_n_0\
    );
\diff_2[54]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \exponent__0\(8),
      I1 => \exponent__0\(7),
      I2 => \exponent__0\(10),
      I3 => \exponent__0\(9),
      O => \diff_2[54]_i_6_n_0\
    );
\diff_2[54]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \exponent__0\(4),
      I1 => \exponent__0\(3),
      I2 => \exponent__0\(6),
      I3 => \exponent__0\(5),
      O => \diff_2[54]_i_7_n_0\
    );
\diff_2[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => diff_1(6),
      I1 => in_norm_out_denorm,
      I2 => diff_1(5),
      O => \diff_2[5]_i_1_n_0\
    );
\diff_2[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => diff_1(7),
      I1 => in_norm_out_denorm,
      I2 => diff_1(6),
      O => \diff_2[6]_i_1_n_0\
    );
\diff_2[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => diff_1(8),
      I1 => in_norm_out_denorm,
      I2 => diff_1(7),
      O => \diff_2[7]_i_1_n_0\
    );
\diff_2[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => diff_1(9),
      I1 => in_norm_out_denorm,
      I2 => diff_1(8),
      O => \diff_2[8]_i_1_n_0\
    );
\diff_2[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => diff_1(10),
      I1 => in_norm_out_denorm,
      I2 => diff_1(9),
      O => \diff_2[9]_i_1_n_0\
    );
\diff_2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \diff_2[0]_i_1_n_0\,
      Q => \diff_2_reg[54]_0\(0),
      R => rst
    );
\diff_2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \diff_2[10]_i_1_n_0\,
      Q => \diff_2_reg[54]_0\(10),
      R => rst
    );
\diff_2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \diff_2[11]_i_1_n_0\,
      Q => \diff_2_reg[54]_0\(11),
      R => rst
    );
\diff_2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \diff_2[12]_i_1_n_0\,
      Q => \diff_2_reg[54]_0\(12),
      R => rst
    );
\diff_2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \diff_2[13]_i_1_n_0\,
      Q => \diff_2_reg[54]_0\(13),
      R => rst
    );
\diff_2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \diff_2[14]_i_1_n_0\,
      Q => \diff_2_reg[54]_0\(14),
      R => rst
    );
\diff_2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \diff_2[15]_i_1_n_0\,
      Q => \diff_2_reg[54]_0\(15),
      R => rst
    );
\diff_2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \diff_2[16]_i_1_n_0\,
      Q => \diff_2_reg[54]_0\(16),
      R => rst
    );
\diff_2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \diff_2[17]_i_1_n_0\,
      Q => \diff_2_reg[54]_0\(17),
      R => rst
    );
\diff_2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \diff_2[18]_i_1_n_0\,
      Q => \diff_2_reg[54]_0\(18),
      R => rst
    );
\diff_2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \diff_2[19]_i_1_n_0\,
      Q => \diff_2_reg[54]_0\(19),
      R => rst
    );
\diff_2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \diff_2[1]_i_1_n_0\,
      Q => \diff_2_reg[54]_0\(1),
      R => rst
    );
\diff_2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \diff_2[20]_i_1_n_0\,
      Q => \diff_2_reg[54]_0\(20),
      R => rst
    );
\diff_2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \diff_2[21]_i_1_n_0\,
      Q => \diff_2_reg[54]_0\(21),
      R => rst
    );
\diff_2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \diff_2[22]_i_1_n_0\,
      Q => \diff_2_reg[54]_0\(22),
      R => rst
    );
\diff_2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \diff_2[23]_i_1_n_0\,
      Q => \diff_2_reg[54]_0\(23),
      R => rst
    );
\diff_2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \diff_2[24]_i_1_n_0\,
      Q => \diff_2_reg[54]_0\(24),
      R => rst
    );
\diff_2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \diff_2[25]_i_1_n_0\,
      Q => \diff_2_reg[54]_0\(25),
      R => rst
    );
\diff_2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \diff_2[26]_i_1_n_0\,
      Q => \diff_2_reg[54]_0\(26),
      R => rst
    );
\diff_2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \diff_2[27]_i_1_n_0\,
      Q => \diff_2_reg[54]_0\(27),
      R => rst
    );
\diff_2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \diff_2[28]_i_1_n_0\,
      Q => \diff_2_reg[54]_0\(28),
      R => rst
    );
\diff_2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \diff_2[29]_i_1_n_0\,
      Q => \diff_2_reg[54]_0\(29),
      R => rst
    );
\diff_2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \diff_2[2]_i_1_n_0\,
      Q => \diff_2_reg[54]_0\(2),
      R => rst
    );
\diff_2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \diff_2[30]_i_1_n_0\,
      Q => \diff_2_reg[54]_0\(30),
      R => rst
    );
\diff_2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \diff_2[31]_i_1_n_0\,
      Q => \diff_2_reg[54]_0\(31),
      R => rst
    );
\diff_2_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \diff_2[32]_i_1_n_0\,
      Q => \diff_2_reg[54]_0\(32),
      R => rst
    );
\diff_2_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \diff_2[33]_i_1_n_0\,
      Q => \diff_2_reg[54]_0\(33),
      R => rst
    );
\diff_2_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \diff_2[34]_i_1_n_0\,
      Q => \diff_2_reg[54]_0\(34),
      R => rst
    );
\diff_2_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \diff_2[35]_i_1_n_0\,
      Q => \diff_2_reg[54]_0\(35),
      R => rst
    );
\diff_2_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \diff_2[36]_i_1_n_0\,
      Q => \diff_2_reg[54]_0\(36),
      R => rst
    );
\diff_2_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \diff_2[37]_i_1_n_0\,
      Q => \diff_2_reg[54]_0\(37),
      R => rst
    );
\diff_2_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \diff_2[38]_i_1_n_0\,
      Q => \diff_2_reg[54]_0\(38),
      R => rst
    );
\diff_2_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \diff_2[39]_i_1_n_0\,
      Q => \diff_2_reg[54]_0\(39),
      R => rst
    );
\diff_2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \diff_2[3]_i_1_n_0\,
      Q => \diff_2_reg[54]_0\(3),
      R => rst
    );
\diff_2_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \diff_2[40]_i_1_n_0\,
      Q => \diff_2_reg[54]_0\(40),
      R => rst
    );
\diff_2_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \diff_2[41]_i_1_n_0\,
      Q => \diff_2_reg[54]_0\(41),
      R => rst
    );
\diff_2_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \diff_2[42]_i_1_n_0\,
      Q => \diff_2_reg[54]_0\(42),
      R => rst
    );
\diff_2_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \diff_2[43]_i_1_n_0\,
      Q => \diff_2_reg[54]_0\(43),
      R => rst
    );
\diff_2_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \diff_2[44]_i_1_n_0\,
      Q => \diff_2_reg[54]_0\(44),
      R => rst
    );
\diff_2_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \diff_2[45]_i_1_n_0\,
      Q => \diff_2_reg[54]_0\(45),
      R => rst
    );
\diff_2_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \diff_2[46]_i_1_n_0\,
      Q => \diff_2_reg[54]_0\(46),
      R => rst
    );
\diff_2_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \diff_2[47]_i_1_n_0\,
      Q => \diff_2_reg[54]_0\(47),
      R => rst
    );
\diff_2_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \diff_2[48]_i_1_n_0\,
      Q => \diff_2_reg[54]_0\(48),
      R => rst
    );
\diff_2_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \diff_2[49]_i_1_n_0\,
      Q => \diff_2_reg[54]_0\(49),
      R => rst
    );
\diff_2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \diff_2[4]_i_1_n_0\,
      Q => \diff_2_reg[54]_0\(4),
      R => rst
    );
\diff_2_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \diff_2[50]_i_1_n_0\,
      Q => \diff_2_reg[54]_0\(50),
      R => rst
    );
\diff_2_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \diff_2[51]_i_1_n_0\,
      Q => \diff_2_reg[54]_0\(51),
      R => rst
    );
\diff_2_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \diff_2[52]_i_1_n_0\,
      Q => \diff_2_reg[54]_0\(52),
      R => rst
    );
\diff_2_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \diff_2[53]_i_1_n_0\,
      Q => \diff_2_reg[54]_0\(53),
      R => rst
    );
\diff_2_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \diff_2[54]_i_1_n_0\,
      Q => \diff_2_reg[54]_0\(54),
      R => rst
    );
\diff_2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \diff_2[5]_i_1_n_0\,
      Q => \diff_2_reg[54]_0\(5),
      R => rst
    );
\diff_2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \diff_2[6]_i_1_n_0\,
      Q => \diff_2_reg[54]_0\(6),
      R => rst
    );
\diff_2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \diff_2[7]_i_1_n_0\,
      Q => \diff_2_reg[54]_0\(7),
      R => rst
    );
\diff_2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \diff_2[8]_i_1_n_0\,
      Q => \diff_2_reg[54]_0\(8),
      R => rst
    );
\diff_2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \diff_2[9]_i_1_n_0\,
      Q => \diff_2_reg[54]_0\(9),
      R => rst
    );
\diff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => minusOp(0),
      Q => \diff_reg_n_0_[0]\,
      R => rst
    );
\diff_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => minusOp(10),
      Q => sel0(9),
      R => rst
    );
\diff_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => minusOp(11),
      Q => sel0(10),
      R => rst
    );
\diff_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \diff_reg[7]_i_1_n_0\,
      CO(3) => \diff_reg[11]_i_1_n_0\,
      CO(2) => \diff_reg[11]_i_1_n_1\,
      CO(1) => \diff_reg[11]_i_1_n_2\,
      CO(0) => \diff_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => minuend(11 downto 8),
      O(3 downto 0) => minusOp(11 downto 8),
      S(3) => \diff[11]_i_2_n_0\,
      S(2) => \diff[11]_i_3_n_0\,
      S(1) => \diff[11]_i_4_n_0\,
      S(0) => \diff[11]_i_5_n_0\
    );
\diff_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => minusOp(12),
      Q => sel0(11),
      R => rst
    );
\diff_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => minusOp(13),
      Q => sel0(12),
      R => rst
    );
\diff_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => minusOp(14),
      Q => sel0(13),
      R => rst
    );
\diff_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => minusOp(15),
      Q => sel0(14),
      R => rst
    );
\diff_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \diff_reg[11]_i_1_n_0\,
      CO(3) => \diff_reg[15]_i_1_n_0\,
      CO(2) => \diff_reg[15]_i_1_n_1\,
      CO(1) => \diff_reg[15]_i_1_n_2\,
      CO(0) => \diff_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => minuend(15 downto 12),
      O(3 downto 0) => minusOp(15 downto 12),
      S(3) => \diff[15]_i_2_n_0\,
      S(2) => \diff[15]_i_3_n_0\,
      S(1) => \diff[15]_i_4_n_0\,
      S(0) => \diff[15]_i_5_n_0\
    );
\diff_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => minusOp(16),
      Q => sel0(15),
      R => rst
    );
\diff_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => minusOp(17),
      Q => sel0(16),
      R => rst
    );
\diff_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => minusOp(18),
      Q => sel0(17),
      R => rst
    );
\diff_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => minusOp(19),
      Q => sel0(18),
      R => rst
    );
\diff_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \diff_reg[15]_i_1_n_0\,
      CO(3) => \diff_reg[19]_i_1_n_0\,
      CO(2) => \diff_reg[19]_i_1_n_1\,
      CO(1) => \diff_reg[19]_i_1_n_2\,
      CO(0) => \diff_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => minuend(19 downto 16),
      O(3 downto 0) => minusOp(19 downto 16),
      S(3) => \diff[19]_i_2_n_0\,
      S(2) => \diff[19]_i_3_n_0\,
      S(1) => \diff[19]_i_4_n_0\,
      S(0) => \diff[19]_i_5_n_0\
    );
\diff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => minusOp(1),
      Q => sel0(0),
      R => rst
    );
\diff_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => minusOp(20),
      Q => sel0(19),
      R => rst
    );
\diff_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => minusOp(21),
      Q => sel0(20),
      R => rst
    );
\diff_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => minusOp(22),
      Q => sel0(21),
      R => rst
    );
\diff_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => minusOp(23),
      Q => sel0(22),
      R => rst
    );
\diff_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \diff_reg[19]_i_1_n_0\,
      CO(3) => \diff_reg[23]_i_1_n_0\,
      CO(2) => \diff_reg[23]_i_1_n_1\,
      CO(1) => \diff_reg[23]_i_1_n_2\,
      CO(0) => \diff_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => minuend(23 downto 20),
      O(3 downto 0) => minusOp(23 downto 20),
      S(3) => \diff[23]_i_2_n_0\,
      S(2) => \diff[23]_i_3_n_0\,
      S(1) => \diff[23]_i_4_n_0\,
      S(0) => \diff[23]_i_5_n_0\
    );
\diff_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => minusOp(24),
      Q => sel0(23),
      R => rst
    );
\diff_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => minusOp(25),
      Q => sel0(24),
      R => rst
    );
\diff_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => minusOp(26),
      Q => sel0(25),
      R => rst
    );
\diff_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => minusOp(27),
      Q => sel0(26),
      R => rst
    );
\diff_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \diff_reg[23]_i_1_n_0\,
      CO(3) => \diff_reg[27]_i_1_n_0\,
      CO(2) => \diff_reg[27]_i_1_n_1\,
      CO(1) => \diff_reg[27]_i_1_n_2\,
      CO(0) => \diff_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => minuend(27 downto 24),
      O(3 downto 0) => minusOp(27 downto 24),
      S(3) => \diff[27]_i_2_n_0\,
      S(2) => \diff[27]_i_3_n_0\,
      S(1) => \diff[27]_i_4_n_0\,
      S(0) => \diff[27]_i_5_n_0\
    );
\diff_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => minusOp(28),
      Q => sel0(27),
      R => rst
    );
\diff_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => minusOp(29),
      Q => sel0(28),
      R => rst
    );
\diff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => minusOp(2),
      Q => sel0(1),
      R => rst
    );
\diff_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => minusOp(30),
      Q => sel0(29),
      R => rst
    );
\diff_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => minusOp(31),
      Q => sel0(30),
      R => rst
    );
\diff_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \diff_reg[27]_i_1_n_0\,
      CO(3) => \diff_reg[31]_i_1_n_0\,
      CO(2) => \diff_reg[31]_i_1_n_1\,
      CO(1) => \diff_reg[31]_i_1_n_2\,
      CO(0) => \diff_reg[31]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => minuend(31 downto 28),
      O(3 downto 0) => minusOp(31 downto 28),
      S(3) => \diff[31]_i_2_n_0\,
      S(2) => \diff[31]_i_3_n_0\,
      S(1) => \diff[31]_i_4_n_0\,
      S(0) => \diff[31]_i_5_n_0\
    );
\diff_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => minusOp(32),
      Q => sel0(31),
      R => rst
    );
\diff_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => minusOp(33),
      Q => sel0(32),
      R => rst
    );
\diff_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => minusOp(34),
      Q => sel0(33),
      R => rst
    );
\diff_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => minusOp(35),
      Q => sel0(34),
      R => rst
    );
\diff_reg[35]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \diff_reg[31]_i_1_n_0\,
      CO(3) => \diff_reg[35]_i_1_n_0\,
      CO(2) => \diff_reg[35]_i_1_n_1\,
      CO(1) => \diff_reg[35]_i_1_n_2\,
      CO(0) => \diff_reg[35]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => minuend(35 downto 32),
      O(3 downto 0) => minusOp(35 downto 32),
      S(3) => \diff[35]_i_2_n_0\,
      S(2) => \diff[35]_i_3_n_0\,
      S(1) => \diff[35]_i_4_n_0\,
      S(0) => \diff[35]_i_5_n_0\
    );
\diff_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => minusOp(36),
      Q => sel0(35),
      R => rst
    );
\diff_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => minusOp(37),
      Q => sel0(36),
      R => rst
    );
\diff_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => minusOp(38),
      Q => sel0(37),
      R => rst
    );
\diff_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => minusOp(39),
      Q => sel0(38),
      R => rst
    );
\diff_reg[39]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \diff_reg[35]_i_1_n_0\,
      CO(3) => \diff_reg[39]_i_1_n_0\,
      CO(2) => \diff_reg[39]_i_1_n_1\,
      CO(1) => \diff_reg[39]_i_1_n_2\,
      CO(0) => \diff_reg[39]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => minuend(39 downto 36),
      O(3 downto 0) => minusOp(39 downto 36),
      S(3) => \diff[39]_i_2_n_0\,
      S(2) => \diff[39]_i_3_n_0\,
      S(1) => \diff[39]_i_4_n_0\,
      S(0) => \diff[39]_i_5_n_0\
    );
\diff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => minusOp(3),
      Q => sel0(2),
      R => rst
    );
\diff_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \diff_reg[3]_i_1_n_0\,
      CO(2) => \diff_reg[3]_i_1_n_1\,
      CO(1) => \diff_reg[3]_i_1_n_2\,
      CO(0) => \diff_reg[3]_i_1_n_3\,
      CYINIT => '1',
      DI(3 downto 2) => minuend(3 downto 2),
      DI(1 downto 0) => B"00",
      O(3 downto 0) => minusOp(3 downto 0),
      S(3) => \diff[3]_i_2_n_0\,
      S(2) => \diff[3]_i_3_n_0\,
      S(1) => \diff[3]_i_4_n_0\,
      S(0) => \diff[3]_i_5_n_0\
    );
\diff_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => minusOp(40),
      Q => sel0(39),
      R => rst
    );
\diff_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => minusOp(41),
      Q => sel0(40),
      R => rst
    );
\diff_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => minusOp(42),
      Q => sel0(41),
      R => rst
    );
\diff_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => minusOp(43),
      Q => sel0(42),
      R => rst
    );
\diff_reg[43]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \diff_reg[39]_i_1_n_0\,
      CO(3) => \diff_reg[43]_i_1_n_0\,
      CO(2) => \diff_reg[43]_i_1_n_1\,
      CO(1) => \diff_reg[43]_i_1_n_2\,
      CO(0) => \diff_reg[43]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => minuend(43 downto 40),
      O(3 downto 0) => minusOp(43 downto 40),
      S(3) => \diff[43]_i_2_n_0\,
      S(2) => \diff[43]_i_3_n_0\,
      S(1) => \diff[43]_i_4_n_0\,
      S(0) => \diff[43]_i_5_n_0\
    );
\diff_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => minusOp(44),
      Q => sel0(43),
      R => rst
    );
\diff_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => minusOp(45),
      Q => sel0(44),
      R => rst
    );
\diff_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => minusOp(46),
      Q => sel0(45),
      R => rst
    );
\diff_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => minusOp(47),
      Q => sel0(46),
      R => rst
    );
\diff_reg[47]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \diff_reg[43]_i_1_n_0\,
      CO(3) => \diff_reg[47]_i_1_n_0\,
      CO(2) => \diff_reg[47]_i_1_n_1\,
      CO(1) => \diff_reg[47]_i_1_n_2\,
      CO(0) => \diff_reg[47]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => minuend(47 downto 44),
      O(3 downto 0) => minusOp(47 downto 44),
      S(3) => \diff[47]_i_2_n_0\,
      S(2) => \diff[47]_i_3_n_0\,
      S(1) => \diff[47]_i_4_n_0\,
      S(0) => \diff[47]_i_5_n_0\
    );
\diff_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => minusOp(48),
      Q => sel0(47),
      R => rst
    );
\diff_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => minusOp(49),
      Q => sel0(48),
      R => rst
    );
\diff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => minusOp(4),
      Q => sel0(3),
      R => rst
    );
\diff_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => minusOp(50),
      Q => sel0(49),
      R => rst
    );
\diff_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => minusOp(51),
      Q => sel0(50),
      R => rst
    );
\diff_reg[51]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \diff_reg[47]_i_1_n_0\,
      CO(3) => \diff_reg[51]_i_1_n_0\,
      CO(2) => \diff_reg[51]_i_1_n_1\,
      CO(1) => \diff_reg[51]_i_1_n_2\,
      CO(0) => \diff_reg[51]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => minuend(51 downto 48),
      O(3 downto 0) => minusOp(51 downto 48),
      S(3) => \diff[51]_i_2_n_0\,
      S(2) => \diff[51]_i_3_n_0\,
      S(1) => \diff[51]_i_4_n_0\,
      S(0) => \diff[51]_i_5_n_0\
    );
\diff_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => minusOp(52),
      Q => sel0(51),
      R => rst
    );
\diff_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => minusOp(53),
      Q => sel0(52),
      R => rst
    );
\diff_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => minusOp(54),
      Q => sel0(53),
      R => rst
    );
\diff_reg[54]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \diff_reg[51]_i_1_n_0\,
      CO(3 downto 2) => \NLW_diff_reg[54]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \diff_reg[54]_i_1_n_2\,
      CO(0) => \diff_reg[54]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => minuend(53 downto 52),
      O(3) => \NLW_diff_reg[54]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => minusOp(54 downto 52),
      S(3) => '0',
      S(2) => \diff[54]_i_2_n_0\,
      S(1) => \diff[54]_i_3_n_0\,
      S(0) => \diff[54]_i_4_n_0\
    );
\diff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => minusOp(5),
      Q => sel0(4),
      R => rst
    );
\diff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => minusOp(6),
      Q => sel0(5),
      R => rst
    );
\diff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => minusOp(7),
      Q => sel0(6),
      R => rst
    );
\diff_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \diff_reg[3]_i_1_n_0\,
      CO(3) => \diff_reg[7]_i_1_n_0\,
      CO(2) => \diff_reg[7]_i_1_n_1\,
      CO(1) => \diff_reg[7]_i_1_n_2\,
      CO(0) => \diff_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => minuend(7 downto 4),
      O(3 downto 0) => minusOp(7 downto 4),
      S(3) => \diff[7]_i_2_n_0\,
      S(2) => \diff[7]_i_3_n_0\,
      S(1) => \diff[7]_i_4_n_0\,
      S(0) => \diff[7]_i_5_n_0\
    );
\diff_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => minusOp(8),
      Q => sel0(7),
      R => rst
    );
\diff_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => minusOp(9),
      Q => sel0(8),
      R => rst
    );
\diff_shift[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABABABABABABA8A"
    )
        port map (
      I0 => \diff_shift_reg_n_0_[0]\,
      I1 => rst,
      I2 => \diff_1_reg[0]_0\,
      I3 => \diff_shift[0]_i_2_n_0\,
      I4 => \diff_shift[0]_i_3_n_0\,
      I5 => \diff_shift[0]_i_4_n_0\,
      O => \diff_shift[0]_i_1_n_0\
    );
\diff_shift[0]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => sel0(37),
      I1 => sel0(36),
      I2 => sel0(39),
      I3 => sel0(38),
      I4 => \diff_shift[0]_i_14_n_0\,
      O => \diff_shift[0]_i_10_n_0\
    );
\diff_shift[0]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => sel0(45),
      I1 => sel0(44),
      I2 => sel0(47),
      I3 => sel0(46),
      I4 => \diff_shift[0]_i_15_n_0\,
      O => \diff_shift[0]_i_11_n_0\
    );
\diff_shift[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sel0(18),
      I1 => sel0(19),
      I2 => sel0(16),
      I3 => sel0(17),
      O => \diff_shift[0]_i_12_n_0\
    );
\diff_shift[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sel0(2),
      I1 => sel0(3),
      I2 => sel0(0),
      I3 => sel0(1),
      O => \diff_shift[0]_i_13_n_0\
    );
\diff_shift[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sel0(34),
      I1 => sel0(35),
      I2 => sel0(32),
      I3 => sel0(33),
      O => \diff_shift[0]_i_14_n_0\
    );
\diff_shift[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sel0(42),
      I1 => sel0(43),
      I2 => sel0(40),
      I3 => sel0(41),
      O => \diff_shift[0]_i_15_n_0\
    );
\diff_shift[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \diff_shift[0]_i_5_n_0\,
      I1 => sel0(30),
      I2 => sel0(31),
      I3 => sel0(28),
      I4 => sel0(29),
      I5 => \diff_shift[0]_i_6_n_0\,
      O => \diff_shift[0]_i_2_n_0\
    );
\diff_shift[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \diff_shift[0]_i_7_n_0\,
      I1 => sel0(14),
      I2 => sel0(15),
      I3 => sel0(12),
      I4 => sel0(13),
      I5 => \diff_shift[0]_i_8_n_0\,
      O => \diff_shift[0]_i_3_n_0\
    );
\diff_shift[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEF"
    )
        port map (
      I0 => \diff_shift[0]_i_9_n_0\,
      I1 => sel0(53),
      I2 => \diff_reg_n_0_[0]\,
      I3 => sel0(52),
      I4 => \diff_shift[0]_i_10_n_0\,
      I5 => \diff_shift[0]_i_11_n_0\,
      O => \diff_shift[0]_i_4_n_0\
    );
\diff_shift[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sel0(26),
      I1 => sel0(27),
      I2 => sel0(24),
      I3 => sel0(25),
      O => \diff_shift[0]_i_5_n_0\
    );
\diff_shift[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => sel0(21),
      I1 => sel0(20),
      I2 => sel0(23),
      I3 => sel0(22),
      I4 => \diff_shift[0]_i_12_n_0\,
      O => \diff_shift[0]_i_6_n_0\
    );
\diff_shift[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sel0(10),
      I1 => sel0(11),
      I2 => sel0(8),
      I3 => sel0(9),
      O => \diff_shift[0]_i_7_n_0\
    );
\diff_shift[0]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => sel0(5),
      I1 => sel0(4),
      I2 => sel0(7),
      I3 => sel0(6),
      I4 => \diff_shift[0]_i_13_n_0\,
      O => \diff_shift[0]_i_8_n_0\
    );
\diff_shift[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sel0(50),
      I1 => sel0(51),
      I2 => sel0(48),
      I3 => sel0(49),
      O => \diff_shift[0]_i_9_n_0\
    );
\diff_shift_2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \diff_shift_reg_n_0_[0]\,
      Q => diff_shift_2(0),
      R => rst
    );
\diff_shift_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \diff_shift[0]_i_1_n_0\,
      Q => \diff_shift_reg_n_0_[0]\,
      R => '0'
    );
diffshift_gt_exponent_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => exponent_large(10),
      O => diffshift_gt_exponent_i_3_n_0
    );
diffshift_gt_exponent_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => exponent_large(8),
      I1 => exponent_large(9),
      O => diffshift_gt_exponent_i_4_n_0
    );
diffshift_gt_exponent_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => exponent_large(0),
      I1 => diff_shift_2(0),
      I2 => exponent_large(1),
      O => diffshift_gt_exponent_i_5_n_0
    );
diffshift_gt_exponent_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => exponent_large(6),
      I1 => exponent_large(7),
      O => diffshift_gt_exponent_i_6_n_0
    );
diffshift_gt_exponent_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => exponent_large(4),
      I1 => exponent_large(5),
      O => diffshift_gt_exponent_i_7_n_0
    );
diffshift_gt_exponent_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => exponent_large(2),
      I1 => exponent_large(3),
      O => diffshift_gt_exponent_i_8_n_0
    );
diffshift_gt_exponent_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => diff_shift_2(0),
      I1 => exponent_large(0),
      I2 => exponent_large(1),
      O => diffshift_gt_exponent_i_9_n_0
    );
diffshift_gt_exponent_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => diffshift_gt_exponent_reg_i_1_n_2,
      Q => diffshift_gt_exponent,
      R => rst
    );
diffshift_gt_exponent_reg_i_1: unisim.vcomponents.CARRY4
     port map (
      CI => diffshift_gt_exponent_reg_i_2_n_0,
      CO(3 downto 2) => NLW_diffshift_gt_exponent_reg_i_1_CO_UNCONNECTED(3 downto 2),
      CO(1) => diffshift_gt_exponent_reg_i_1_n_2,
      CO(0) => diffshift_gt_exponent_reg_i_1_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_diffshift_gt_exponent_reg_i_1_O_UNCONNECTED(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => diffshift_gt_exponent_i_3_n_0,
      S(0) => diffshift_gt_exponent_i_4_n_0
    );
diffshift_gt_exponent_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => diffshift_gt_exponent_reg_i_2_n_0,
      CO(2) => diffshift_gt_exponent_reg_i_2_n_1,
      CO(1) => diffshift_gt_exponent_reg_i_2_n_2,
      CO(0) => diffshift_gt_exponent_reg_i_2_n_3,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => diffshift_gt_exponent_i_5_n_0,
      O(3 downto 0) => NLW_diffshift_gt_exponent_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => diffshift_gt_exponent_i_6_n_0,
      S(2) => diffshift_gt_exponent_i_7_n_0,
      S(1) => diffshift_gt_exponent_i_8_n_0,
      S(0) => diffshift_gt_exponent_i_9_n_0
    );
expa_et_expb_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => exponent_a(9),
      I1 => exponent_b(9),
      I2 => exponent_a(10),
      I3 => exponent_b(10),
      O => expa_et_expb_i_2_n_0
    );
expa_et_expb_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => exponent_a(6),
      I1 => exponent_b(6),
      I2 => exponent_b(8),
      I3 => exponent_a(8),
      I4 => exponent_b(7),
      I5 => exponent_a(7),
      O => expa_et_expb_i_3_n_0
    );
expa_et_expb_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => exponent_a(3),
      I1 => exponent_b(3),
      I2 => exponent_b(5),
      I3 => exponent_a(5),
      I4 => exponent_b(4),
      I5 => exponent_a(4),
      O => expa_et_expb_i_4_n_0
    );
expa_et_expb_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => exponent_a(0),
      I1 => exponent_b(0),
      I2 => exponent_b(2),
      I3 => exponent_a(2),
      I4 => exponent_b(1),
      I5 => exponent_a(1),
      O => expa_et_expb_i_5_n_0
    );
expa_et_expb_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => eqOp,
      Q => expa_et_expb,
      R => rst
    );
expa_et_expb_reg_i_1: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => eqOp,
      CO(2) => expa_et_expb_reg_i_1_n_1,
      CO(1) => expa_et_expb_reg_i_1_n_2,
      CO(0) => expa_et_expb_reg_i_1_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_expa_et_expb_reg_i_1_O_UNCONNECTED(3 downto 0),
      S(3) => expa_et_expb_i_2_n_0,
      S(2) => expa_et_expb_i_3_n_0,
      S(1) => expa_et_expb_i_4_n_0,
      S(0) => expa_et_expb_i_5_n_0
    );
expa_gt_expb_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => exponent_a(0),
      I1 => exponent_b(0),
      I2 => exponent_b(1),
      I3 => exponent_a(1),
      O => expa_gt_expb_i_10_n_0
    );
expa_gt_expb_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => exponent_a(6),
      I1 => exponent_b(6),
      I2 => exponent_a(7),
      I3 => exponent_b(7),
      O => expa_gt_expb_i_11_n_0
    );
expa_gt_expb_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => exponent_a(4),
      I1 => exponent_b(4),
      I2 => exponent_a(5),
      I3 => exponent_b(5),
      O => expa_gt_expb_i_12_n_0
    );
expa_gt_expb_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => exponent_a(2),
      I1 => exponent_b(2),
      I2 => exponent_a(3),
      I3 => exponent_b(3),
      O => expa_gt_expb_i_13_n_0
    );
expa_gt_expb_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => exponent_a(0),
      I1 => exponent_b(0),
      I2 => exponent_a(1),
      I3 => exponent_b(1),
      O => expa_gt_expb_i_14_n_0
    );
expa_gt_expb_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => exponent_a(10),
      I1 => exponent_b(10),
      O => expa_gt_expb_i_3_n_0
    );
expa_gt_expb_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => exponent_a(8),
      I1 => exponent_b(8),
      I2 => exponent_b(9),
      I3 => exponent_a(9),
      O => expa_gt_expb_i_4_n_0
    );
expa_gt_expb_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => exponent_b(10),
      I1 => exponent_a(10),
      O => expa_gt_expb_i_5_n_0
    );
expa_gt_expb_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => exponent_a(8),
      I1 => exponent_b(8),
      I2 => exponent_a(9),
      I3 => exponent_b(9),
      O => expa_gt_expb_i_6_n_0
    );
expa_gt_expb_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => exponent_a(6),
      I1 => exponent_b(6),
      I2 => exponent_b(7),
      I3 => exponent_a(7),
      O => expa_gt_expb_i_7_n_0
    );
expa_gt_expb_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => exponent_a(4),
      I1 => exponent_b(4),
      I2 => exponent_b(5),
      I3 => exponent_a(5),
      O => expa_gt_expb_i_8_n_0
    );
expa_gt_expb_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => exponent_a(2),
      I1 => exponent_b(2),
      I2 => exponent_b(3),
      I3 => exponent_a(3),
      O => expa_gt_expb_i_9_n_0
    );
expa_gt_expb_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => gtOp,
      Q => expa_gt_expb,
      R => rst
    );
expa_gt_expb_reg_i_1: unisim.vcomponents.CARRY4
     port map (
      CI => expa_gt_expb_reg_i_2_n_0,
      CO(3 downto 2) => NLW_expa_gt_expb_reg_i_1_CO_UNCONNECTED(3 downto 2),
      CO(1) => gtOp,
      CO(0) => expa_gt_expb_reg_i_1_n_3,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => expa_gt_expb_i_3_n_0,
      DI(0) => expa_gt_expb_i_4_n_0,
      O(3 downto 0) => NLW_expa_gt_expb_reg_i_1_O_UNCONNECTED(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => expa_gt_expb_i_5_n_0,
      S(0) => expa_gt_expb_i_6_n_0
    );
expa_gt_expb_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => expa_gt_expb_reg_i_2_n_0,
      CO(2) => expa_gt_expb_reg_i_2_n_1,
      CO(1) => expa_gt_expb_reg_i_2_n_2,
      CO(0) => expa_gt_expb_reg_i_2_n_3,
      CYINIT => '0',
      DI(3) => expa_gt_expb_i_7_n_0,
      DI(2) => expa_gt_expb_i_8_n_0,
      DI(1) => expa_gt_expb_i_9_n_0,
      DI(0) => expa_gt_expb_i_10_n_0,
      O(3 downto 0) => NLW_expa_gt_expb_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => expa_gt_expb_i_11_n_0,
      S(2) => expa_gt_expb_i_12_n_0,
      S(1) => expa_gt_expb_i_13_n_0,
      S(0) => expa_gt_expb_i_14_n_0
    );
\exponent[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => rst,
      I1 => diffshift_gt_exponent,
      I2 => \diff_1_reg[0]_0\,
      O => \exponent[10]_i_1_n_0\
    );
\exponent[10]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => exponent_large(10),
      O => \exponent[10]_i_3_n_0\
    );
\exponent[10]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => exponent_large(9),
      O => \exponent[10]_i_4_n_0\
    );
\exponent[10]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => exponent_large(8),
      O => \exponent[10]_i_5_n_0\
    );
\exponent[3]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => exponent_large(3),
      O => \exponent[3]_i_2__0_n_0\
    );
\exponent[3]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => exponent_large(2),
      O => \exponent[3]_i_3_n_0\
    );
\exponent[3]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => exponent_large(1),
      O => \exponent[3]_i_4_n_0\
    );
\exponent[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => exponent_large(0),
      I1 => diff_shift_2(0),
      O => \exponent[3]_i_5_n_0\
    );
\exponent[7]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => exponent_large(7),
      O => \exponent[7]_i_2_n_0\
    );
\exponent[7]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => exponent_large(6),
      O => \exponent[7]_i_3_n_0\
    );
\exponent[7]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => exponent_large(5),
      O => \exponent[7]_i_4_n_0\
    );
\exponent[7]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => exponent_large(4),
      O => \exponent[7]_i_5_n_0\
    );
\exponent_2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \exponent__0\(0),
      Q => \exponent_2_reg[10]_0\(0),
      R => rst
    );
\exponent_2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \exponent__0\(10),
      Q => \exponent_2_reg[10]_0\(10),
      R => rst
    );
\exponent_2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \exponent__0\(1),
      Q => \exponent_2_reg[10]_0\(1),
      R => rst
    );
\exponent_2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \exponent__0\(2),
      Q => \exponent_2_reg[10]_0\(2),
      R => rst
    );
\exponent_2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \exponent__0\(3),
      Q => \exponent_2_reg[10]_0\(3),
      R => rst
    );
\exponent_2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \exponent__0\(4),
      Q => \exponent_2_reg[10]_0\(4),
      R => rst
    );
\exponent_2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \exponent__0\(5),
      Q => \exponent_2_reg[10]_0\(5),
      R => rst
    );
\exponent_2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \exponent__0\(6),
      Q => \exponent_2_reg[10]_0\(6),
      R => rst
    );
\exponent_2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \exponent__0\(7),
      Q => \exponent_2_reg[10]_0\(7),
      R => rst
    );
\exponent_2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \exponent__0\(8),
      Q => \exponent_2_reg[10]_0\(8),
      R => rst
    );
\exponent_2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \exponent__0\(9),
      Q => \exponent_2_reg[10]_0\(9),
      R => rst
    );
\exponent_a_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => Q(52),
      Q => exponent_a(0),
      R => rst
    );
\exponent_a_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => Q(62),
      Q => exponent_a(10),
      R => rst
    );
\exponent_a_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => Q(53),
      Q => exponent_a(1),
      R => rst
    );
\exponent_a_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => Q(54),
      Q => exponent_a(2),
      R => rst
    );
\exponent_a_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => Q(55),
      Q => exponent_a(3),
      R => rst
    );
\exponent_a_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => Q(56),
      Q => exponent_a(4),
      R => rst
    );
\exponent_a_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => Q(57),
      Q => exponent_a(5),
      R => rst
    );
\exponent_a_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => Q(58),
      Q => exponent_a(6),
      R => rst
    );
\exponent_a_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => Q(59),
      Q => exponent_a(7),
      R => rst
    );
\exponent_a_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => Q(60),
      Q => exponent_a(8),
      R => rst
    );
\exponent_a_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => Q(61),
      Q => exponent_a(9),
      R => rst
    );
\exponent_b_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => sign_reg_0(52),
      Q => exponent_b(0),
      R => rst
    );
\exponent_b_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => sign_reg_0(62),
      Q => exponent_b(10),
      R => rst
    );
\exponent_b_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => sign_reg_0(53),
      Q => exponent_b(1),
      R => rst
    );
\exponent_b_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => sign_reg_0(54),
      Q => exponent_b(2),
      R => rst
    );
\exponent_b_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => sign_reg_0(55),
      Q => exponent_b(3),
      R => rst
    );
\exponent_b_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => sign_reg_0(56),
      Q => exponent_b(4),
      R => rst
    );
\exponent_b_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => sign_reg_0(57),
      Q => exponent_b(5),
      R => rst
    );
\exponent_b_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => sign_reg_0(58),
      Q => exponent_b(6),
      R => rst
    );
\exponent_b_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => sign_reg_0(59),
      Q => exponent_b(7),
      R => rst
    );
\exponent_b_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => sign_reg_0(60),
      Q => exponent_b(8),
      R => rst
    );
\exponent_b_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => sign_reg_0(61),
      Q => exponent_b(9),
      R => rst
    );
\exponent_diff[10]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => exponent_large(10),
      I1 => exponent_small(10),
      O => \exponent_diff[10]_i_2__0_n_0\
    );
\exponent_diff[10]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => exponent_large(9),
      I1 => exponent_small(9),
      O => \exponent_diff[10]_i_3__0_n_0\
    );
\exponent_diff[10]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => exponent_large(8),
      I1 => exponent_small(8),
      O => \exponent_diff[10]_i_4__0_n_0\
    );
\exponent_diff[3]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => exponent_small(0),
      O => \exponent_diff[3]_i_2__0_n_0\
    );
\exponent_diff[3]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => exponent_large(3),
      I1 => exponent_small(3),
      O => \exponent_diff[3]_i_3__0_n_0\
    );
\exponent_diff[3]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => exponent_large(2),
      I1 => exponent_small(2),
      O => \exponent_diff[3]_i_4__0_n_0\
    );
\exponent_diff[3]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => exponent_large(1),
      I1 => exponent_small(1),
      O => \exponent_diff[3]_i_5__0_n_0\
    );
\exponent_diff[3]_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => exponent_large(0),
      I1 => large_norm_small_denorm,
      O => \exponent_diff[3]_i_6__0_n_0\
    );
\exponent_diff[7]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => exponent_large(7),
      I1 => exponent_small(7),
      O => \exponent_diff[7]_i_2__0_n_0\
    );
\exponent_diff[7]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => exponent_large(6),
      I1 => exponent_small(6),
      O => \exponent_diff[7]_i_3__0_n_0\
    );
\exponent_diff[7]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => exponent_large(5),
      I1 => exponent_small(5),
      O => \exponent_diff[7]_i_4__0_n_0\
    );
\exponent_diff[7]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => exponent_large(4),
      I1 => exponent_small(4),
      O => \exponent_diff[7]_i_5__0_n_0\
    );
\exponent_diff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => minusOp3_out(0),
      Q => exponent_diff(0),
      R => rst
    );
\exponent_diff_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => minusOp3_out(10),
      Q => exponent_diff(10),
      R => rst
    );
\exponent_diff_reg[10]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \exponent_diff_reg[7]_i_1__0_n_0\,
      CO(3 downto 2) => \NLW_exponent_diff_reg[10]_i_1__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \exponent_diff_reg[10]_i_1__0_n_2\,
      CO(0) => \exponent_diff_reg[10]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => exponent_large(9 downto 8),
      O(3) => \NLW_exponent_diff_reg[10]_i_1__0_O_UNCONNECTED\(3),
      O(2 downto 0) => minusOp3_out(10 downto 8),
      S(3) => '0',
      S(2) => \exponent_diff[10]_i_2__0_n_0\,
      S(1) => \exponent_diff[10]_i_3__0_n_0\,
      S(0) => \exponent_diff[10]_i_4__0_n_0\
    );
\exponent_diff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => minusOp3_out(1),
      Q => exponent_diff(1),
      R => rst
    );
\exponent_diff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => minusOp3_out(2),
      Q => exponent_diff(2),
      R => rst
    );
\exponent_diff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => minusOp3_out(3),
      Q => exponent_diff(3),
      R => rst
    );
\exponent_diff_reg[3]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \exponent_diff_reg[3]_i_1__0_n_0\,
      CO(2) => \exponent_diff_reg[3]_i_1__0_n_1\,
      CO(1) => \exponent_diff_reg[3]_i_1__0_n_2\,
      CO(0) => \exponent_diff_reg[3]_i_1__0_n_3\,
      CYINIT => \exponent_diff[3]_i_2__0_n_0\,
      DI(3 downto 0) => exponent_large(3 downto 0),
      O(3 downto 0) => minusOp3_out(3 downto 0),
      S(3) => \exponent_diff[3]_i_3__0_n_0\,
      S(2) => \exponent_diff[3]_i_4__0_n_0\,
      S(1) => \exponent_diff[3]_i_5__0_n_0\,
      S(0) => \exponent_diff[3]_i_6__0_n_0\
    );
\exponent_diff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => minusOp3_out(4),
      Q => exponent_diff(4),
      R => rst
    );
\exponent_diff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => minusOp3_out(5),
      Q => exponent_diff(5),
      R => rst
    );
\exponent_diff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => minusOp3_out(6),
      Q => exponent_diff(6),
      R => rst
    );
\exponent_diff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => minusOp3_out(7),
      Q => exponent_diff(7),
      R => rst
    );
\exponent_diff_reg[7]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \exponent_diff_reg[3]_i_1__0_n_0\,
      CO(3) => \exponent_diff_reg[7]_i_1__0_n_0\,
      CO(2) => \exponent_diff_reg[7]_i_1__0_n_1\,
      CO(1) => \exponent_diff_reg[7]_i_1__0_n_2\,
      CO(0) => \exponent_diff_reg[7]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => exponent_large(7 downto 4),
      O(3 downto 0) => minusOp3_out(7 downto 4),
      S(3) => \exponent_diff[7]_i_2__0_n_0\,
      S(2) => \exponent_diff[7]_i_3__0_n_0\,
      S(1) => \exponent_diff[7]_i_4__0_n_0\,
      S(0) => \exponent_diff[7]_i_5__0_n_0\
    );
\exponent_diff_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => minusOp3_out(8),
      Q => exponent_diff(8),
      R => rst
    );
\exponent_diff_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => minusOp3_out(9),
      Q => exponent_diff(9),
      R => rst
    );
\exponent_large[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => exponent_a(0),
      I1 => exponent_b(0),
      I2 => a_gtet_b,
      O => \exponent_large[0]_i_1__0_n_0\
    );
\exponent_large[10]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => exponent_a(10),
      I1 => exponent_b(10),
      I2 => a_gtet_b,
      O => \exponent_large[10]_i_1__0_n_0\
    );
\exponent_large[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => exponent_a(1),
      I1 => exponent_b(1),
      I2 => a_gtet_b,
      O => \exponent_large[1]_i_1__0_n_0\
    );
\exponent_large[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => exponent_a(2),
      I1 => exponent_b(2),
      I2 => a_gtet_b,
      O => \exponent_large[2]_i_1__0_n_0\
    );
\exponent_large[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => exponent_a(3),
      I1 => exponent_b(3),
      I2 => a_gtet_b,
      O => \exponent_large[3]_i_1__0_n_0\
    );
\exponent_large[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => exponent_a(4),
      I1 => exponent_b(4),
      I2 => a_gtet_b,
      O => \exponent_large[4]_i_1__0_n_0\
    );
\exponent_large[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => exponent_a(5),
      I1 => exponent_b(5),
      I2 => a_gtet_b,
      O => \exponent_large[5]_i_1__0_n_0\
    );
\exponent_large[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => exponent_a(6),
      I1 => exponent_b(6),
      I2 => a_gtet_b,
      O => \exponent_large[6]_i_1__0_n_0\
    );
\exponent_large[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => exponent_a(7),
      I1 => exponent_b(7),
      I2 => a_gtet_b,
      O => \exponent_large[7]_i_1__0_n_0\
    );
\exponent_large[8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => exponent_a(8),
      I1 => exponent_b(8),
      I2 => a_gtet_b,
      O => \exponent_large[8]_i_1__0_n_0\
    );
\exponent_large[9]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => exponent_a(9),
      I1 => exponent_b(9),
      I2 => a_gtet_b,
      O => \exponent_large[9]_i_1__0_n_0\
    );
\exponent_large_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \exponent_large[0]_i_1__0_n_0\,
      Q => exponent_large(0),
      R => rst
    );
\exponent_large_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \exponent_large[10]_i_1__0_n_0\,
      Q => exponent_large(10),
      R => rst
    );
\exponent_large_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \exponent_large[1]_i_1__0_n_0\,
      Q => exponent_large(1),
      R => rst
    );
\exponent_large_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \exponent_large[2]_i_1__0_n_0\,
      Q => exponent_large(2),
      R => rst
    );
\exponent_large_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \exponent_large[3]_i_1__0_n_0\,
      Q => exponent_large(3),
      R => rst
    );
\exponent_large_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \exponent_large[4]_i_1__0_n_0\,
      Q => exponent_large(4),
      R => rst
    );
\exponent_large_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \exponent_large[5]_i_1__0_n_0\,
      Q => exponent_large(5),
      R => rst
    );
\exponent_large_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \exponent_large[6]_i_1__0_n_0\,
      Q => exponent_large(6),
      R => rst
    );
\exponent_large_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \exponent_large[7]_i_1__0_n_0\,
      Q => exponent_large(7),
      R => rst
    );
\exponent_large_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \exponent_large[8]_i_1__0_n_0\,
      Q => exponent_large(8),
      R => rst
    );
\exponent_large_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \exponent_large[9]_i_1__0_n_0\,
      Q => exponent_large(9),
      R => rst
    );
\exponent_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => minusOp0_out(0),
      Q => \exponent__0\(0),
      R => \exponent[10]_i_1_n_0\
    );
\exponent_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => minusOp0_out(10),
      Q => \exponent__0\(10),
      R => \exponent[10]_i_1_n_0\
    );
\exponent_reg[10]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \exponent_reg[7]_i_1__0_n_0\,
      CO(3 downto 2) => \NLW_exponent_reg[10]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \exponent_reg[10]_i_2_n_2\,
      CO(0) => \exponent_reg[10]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => exponent_large(9 downto 8),
      O(3) => \NLW_exponent_reg[10]_i_2_O_UNCONNECTED\(3),
      O(2 downto 0) => minusOp0_out(10 downto 8),
      S(3) => '0',
      S(2) => \exponent[10]_i_3_n_0\,
      S(1) => \exponent[10]_i_4_n_0\,
      S(0) => \exponent[10]_i_5_n_0\
    );
\exponent_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => minusOp0_out(1),
      Q => \exponent__0\(1),
      R => \exponent[10]_i_1_n_0\
    );
\exponent_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => minusOp0_out(2),
      Q => \exponent__0\(2),
      R => \exponent[10]_i_1_n_0\
    );
\exponent_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => minusOp0_out(3),
      Q => \exponent__0\(3),
      R => \exponent[10]_i_1_n_0\
    );
\exponent_reg[3]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \exponent_reg[3]_i_1__0_n_0\,
      CO(2) => \exponent_reg[3]_i_1__0_n_1\,
      CO(1) => \exponent_reg[3]_i_1__0_n_2\,
      CO(0) => \exponent_reg[3]_i_1__0_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => exponent_large(3 downto 0),
      O(3 downto 0) => minusOp0_out(3 downto 0),
      S(3) => \exponent[3]_i_2__0_n_0\,
      S(2) => \exponent[3]_i_3_n_0\,
      S(1) => \exponent[3]_i_4_n_0\,
      S(0) => \exponent[3]_i_5_n_0\
    );
\exponent_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => minusOp0_out(4),
      Q => \exponent__0\(4),
      R => \exponent[10]_i_1_n_0\
    );
\exponent_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => minusOp0_out(5),
      Q => \exponent__0\(5),
      R => \exponent[10]_i_1_n_0\
    );
\exponent_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => minusOp0_out(6),
      Q => \exponent__0\(6),
      R => \exponent[10]_i_1_n_0\
    );
\exponent_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => minusOp0_out(7),
      Q => \exponent__0\(7),
      R => \exponent[10]_i_1_n_0\
    );
\exponent_reg[7]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \exponent_reg[3]_i_1__0_n_0\,
      CO(3) => \exponent_reg[7]_i_1__0_n_0\,
      CO(2) => \exponent_reg[7]_i_1__0_n_1\,
      CO(1) => \exponent_reg[7]_i_1__0_n_2\,
      CO(0) => \exponent_reg[7]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => exponent_large(7 downto 4),
      O(3 downto 0) => minusOp0_out(7 downto 4),
      S(3) => \exponent[7]_i_2_n_0\,
      S(2) => \exponent[7]_i_3_n_0\,
      S(1) => \exponent[7]_i_4_n_0\,
      S(0) => \exponent[7]_i_5_n_0\
    );
\exponent_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => minusOp0_out(8),
      Q => \exponent__0\(8),
      R => \exponent[10]_i_1_n_0\
    );
\exponent_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => minusOp0_out(9),
      Q => \exponent__0\(9),
      R => \exponent[10]_i_1_n_0\
    );
\exponent_small[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => exponent_b(0),
      I1 => exponent_a(0),
      I2 => a_gtet_b,
      O => \exponent_small[0]_i_1__0_n_0\
    );
\exponent_small[10]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => exponent_b(10),
      I1 => exponent_a(10),
      I2 => a_gtet_b,
      O => \exponent_small[10]_i_1__0_n_0\
    );
\exponent_small[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => exponent_b(1),
      I1 => exponent_a(1),
      I2 => a_gtet_b,
      O => \exponent_small[1]_i_1__0_n_0\
    );
\exponent_small[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => exponent_b(2),
      I1 => exponent_a(2),
      I2 => a_gtet_b,
      O => \exponent_small[2]_i_1__0_n_0\
    );
\exponent_small[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => exponent_b(3),
      I1 => exponent_a(3),
      I2 => a_gtet_b,
      O => \exponent_small[3]_i_1__0_n_0\
    );
\exponent_small[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => exponent_b(4),
      I1 => exponent_a(4),
      I2 => a_gtet_b,
      O => \exponent_small[4]_i_1__0_n_0\
    );
\exponent_small[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => exponent_b(5),
      I1 => exponent_a(5),
      I2 => a_gtet_b,
      O => \exponent_small[5]_i_1__0_n_0\
    );
\exponent_small[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => exponent_b(6),
      I1 => exponent_a(6),
      I2 => a_gtet_b,
      O => \exponent_small[6]_i_1__0_n_0\
    );
\exponent_small[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => exponent_b(7),
      I1 => exponent_a(7),
      I2 => a_gtet_b,
      O => \exponent_small[7]_i_1__0_n_0\
    );
\exponent_small[8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => exponent_b(8),
      I1 => exponent_a(8),
      I2 => a_gtet_b,
      O => \exponent_small[8]_i_1__0_n_0\
    );
\exponent_small[9]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => exponent_b(9),
      I1 => exponent_a(9),
      I2 => a_gtet_b,
      O => \exponent_small[9]_i_1__0_n_0\
    );
\exponent_small_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \exponent_small[0]_i_1__0_n_0\,
      Q => exponent_small(0),
      R => rst
    );
\exponent_small_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \exponent_small[10]_i_1__0_n_0\,
      Q => exponent_small(10),
      R => rst
    );
\exponent_small_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \exponent_small[1]_i_1__0_n_0\,
      Q => exponent_small(1),
      R => rst
    );
\exponent_small_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \exponent_small[2]_i_1__0_n_0\,
      Q => exponent_small(2),
      R => rst
    );
\exponent_small_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \exponent_small[3]_i_1__0_n_0\,
      Q => exponent_small(3),
      R => rst
    );
\exponent_small_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \exponent_small[4]_i_1__0_n_0\,
      Q => exponent_small(4),
      R => rst
    );
\exponent_small_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \exponent_small[5]_i_1__0_n_0\,
      Q => exponent_small(5),
      R => rst
    );
\exponent_small_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \exponent_small[6]_i_1__0_n_0\,
      Q => exponent_small(6),
      R => rst
    );
\exponent_small_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \exponent_small[7]_i_1__0_n_0\,
      Q => exponent_small(7),
      R => rst
    );
\exponent_small_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \exponent_small[8]_i_1__0_n_0\,
      Q => exponent_small(8),
      R => rst
    );
\exponent_small_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \exponent_small[9]_i_1__0_n_0\,
      Q => exponent_small(9),
      R => rst
    );
\large_is_denorm_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002E"
    )
        port map (
      I0 => large_is_denorm_reg_n_0,
      I1 => \diff_1_reg[0]_0\,
      I2 => gtOp0_in,
      I3 => rst,
      O => \large_is_denorm_i_1__0_n_0\
    );
\large_is_denorm_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \large_is_denorm_i_3__0_n_0\,
      I1 => exponent_large(6),
      I2 => exponent_large(7),
      I3 => exponent_large(8),
      I4 => exponent_large(9),
      I5 => exponent_large(10),
      O => gtOp0_in
    );
\large_is_denorm_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => exponent_large(0),
      I1 => exponent_large(1),
      I2 => exponent_large(2),
      I3 => exponent_large(3),
      I4 => exponent_large(4),
      I5 => exponent_large(5),
      O => \large_is_denorm_i_3__0_n_0\
    );
large_is_denorm_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \large_is_denorm_i_1__0_n_0\,
      Q => large_is_denorm_reg_n_0,
      R => '0'
    );
large_norm_small_denorm_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => small_is_denorm_reg_n_0,
      I1 => large_is_denorm_reg_n_0,
      O => large_norm_small_denorm0
    );
large_norm_small_denorm_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => large_norm_small_denorm0,
      Q => large_norm_small_denorm,
      R => rst
    );
mana_gtet_manb_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => mantissa_a(42),
      I1 => mantissa_b(42),
      I2 => mantissa_b(43),
      I3 => mantissa_a(43),
      O => mana_gtet_manb_i_10_n_0
    );
mana_gtet_manb_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => mantissa_a(40),
      I1 => mantissa_b(40),
      I2 => mantissa_b(41),
      I3 => mantissa_a(41),
      O => mana_gtet_manb_i_11_n_0
    );
mana_gtet_manb_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => mantissa_a(46),
      I1 => mantissa_b(46),
      I2 => mantissa_a(47),
      I3 => mantissa_b(47),
      O => mana_gtet_manb_i_12_n_0
    );
mana_gtet_manb_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => mantissa_a(44),
      I1 => mantissa_b(44),
      I2 => mantissa_a(45),
      I3 => mantissa_b(45),
      O => mana_gtet_manb_i_13_n_0
    );
mana_gtet_manb_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => mantissa_a(42),
      I1 => mantissa_b(42),
      I2 => mantissa_a(43),
      I3 => mantissa_b(43),
      O => mana_gtet_manb_i_14_n_0
    );
mana_gtet_manb_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => mantissa_a(40),
      I1 => mantissa_b(40),
      I2 => mantissa_a(41),
      I3 => mantissa_b(41),
      O => mana_gtet_manb_i_15_n_0
    );
mana_gtet_manb_i_17: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => mantissa_a(38),
      I1 => mantissa_b(38),
      I2 => mantissa_b(39),
      I3 => mantissa_a(39),
      O => mana_gtet_manb_i_17_n_0
    );
mana_gtet_manb_i_18: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => mantissa_a(36),
      I1 => mantissa_b(36),
      I2 => mantissa_b(37),
      I3 => mantissa_a(37),
      O => mana_gtet_manb_i_18_n_0
    );
mana_gtet_manb_i_19: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => mantissa_a(34),
      I1 => mantissa_b(34),
      I2 => mantissa_b(35),
      I3 => mantissa_a(35),
      O => mana_gtet_manb_i_19_n_0
    );
mana_gtet_manb_i_20: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => mantissa_a(32),
      I1 => mantissa_b(32),
      I2 => mantissa_b(33),
      I3 => mantissa_a(33),
      O => mana_gtet_manb_i_20_n_0
    );
mana_gtet_manb_i_21: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => mantissa_a(38),
      I1 => mantissa_b(38),
      I2 => mantissa_a(39),
      I3 => mantissa_b(39),
      O => mana_gtet_manb_i_21_n_0
    );
mana_gtet_manb_i_22: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => mantissa_a(36),
      I1 => mantissa_b(36),
      I2 => mantissa_a(37),
      I3 => mantissa_b(37),
      O => mana_gtet_manb_i_22_n_0
    );
mana_gtet_manb_i_23: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => mantissa_a(34),
      I1 => mantissa_b(34),
      I2 => mantissa_a(35),
      I3 => mantissa_b(35),
      O => mana_gtet_manb_i_23_n_0
    );
mana_gtet_manb_i_24: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => mantissa_a(32),
      I1 => mantissa_b(32),
      I2 => mantissa_a(33),
      I3 => mantissa_b(33),
      O => mana_gtet_manb_i_24_n_0
    );
mana_gtet_manb_i_26: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => mantissa_a(30),
      I1 => mantissa_b(30),
      I2 => mantissa_b(31),
      I3 => mantissa_a(31),
      O => mana_gtet_manb_i_26_n_0
    );
mana_gtet_manb_i_27: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => mantissa_a(28),
      I1 => mantissa_b(28),
      I2 => mantissa_b(29),
      I3 => mantissa_a(29),
      O => mana_gtet_manb_i_27_n_0
    );
mana_gtet_manb_i_28: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => mantissa_a(26),
      I1 => mantissa_b(26),
      I2 => mantissa_b(27),
      I3 => mantissa_a(27),
      O => mana_gtet_manb_i_28_n_0
    );
mana_gtet_manb_i_29: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => mantissa_a(24),
      I1 => mantissa_b(24),
      I2 => mantissa_b(25),
      I3 => mantissa_a(25),
      O => mana_gtet_manb_i_29_n_0
    );
mana_gtet_manb_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => mantissa_a(50),
      I1 => mantissa_b(50),
      I2 => mantissa_b(51),
      I3 => mantissa_a(51),
      O => mana_gtet_manb_i_3_n_0
    );
mana_gtet_manb_i_30: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => mantissa_a(30),
      I1 => mantissa_b(30),
      I2 => mantissa_a(31),
      I3 => mantissa_b(31),
      O => mana_gtet_manb_i_30_n_0
    );
mana_gtet_manb_i_31: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => mantissa_a(28),
      I1 => mantissa_b(28),
      I2 => mantissa_a(29),
      I3 => mantissa_b(29),
      O => mana_gtet_manb_i_31_n_0
    );
mana_gtet_manb_i_32: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => mantissa_a(26),
      I1 => mantissa_b(26),
      I2 => mantissa_a(27),
      I3 => mantissa_b(27),
      O => mana_gtet_manb_i_32_n_0
    );
mana_gtet_manb_i_33: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => mantissa_a(24),
      I1 => mantissa_b(24),
      I2 => mantissa_a(25),
      I3 => mantissa_b(25),
      O => mana_gtet_manb_i_33_n_0
    );
mana_gtet_manb_i_35: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => mantissa_a(22),
      I1 => mantissa_b(22),
      I2 => mantissa_b(23),
      I3 => mantissa_a(23),
      O => mana_gtet_manb_i_35_n_0
    );
mana_gtet_manb_i_36: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => mantissa_a(20),
      I1 => mantissa_b(20),
      I2 => mantissa_b(21),
      I3 => mantissa_a(21),
      O => mana_gtet_manb_i_36_n_0
    );
mana_gtet_manb_i_37: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => mantissa_a(18),
      I1 => mantissa_b(18),
      I2 => mantissa_b(19),
      I3 => mantissa_a(19),
      O => mana_gtet_manb_i_37_n_0
    );
mana_gtet_manb_i_38: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => mantissa_a(16),
      I1 => mantissa_b(16),
      I2 => mantissa_b(17),
      I3 => mantissa_a(17),
      O => mana_gtet_manb_i_38_n_0
    );
mana_gtet_manb_i_39: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => mantissa_a(22),
      I1 => mantissa_b(22),
      I2 => mantissa_a(23),
      I3 => mantissa_b(23),
      O => mana_gtet_manb_i_39_n_0
    );
mana_gtet_manb_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => mantissa_a(48),
      I1 => mantissa_b(48),
      I2 => mantissa_b(49),
      I3 => mantissa_a(49),
      O => mana_gtet_manb_i_4_n_0
    );
mana_gtet_manb_i_40: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => mantissa_a(20),
      I1 => mantissa_b(20),
      I2 => mantissa_a(21),
      I3 => mantissa_b(21),
      O => mana_gtet_manb_i_40_n_0
    );
mana_gtet_manb_i_41: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => mantissa_a(18),
      I1 => mantissa_b(18),
      I2 => mantissa_a(19),
      I3 => mantissa_b(19),
      O => mana_gtet_manb_i_41_n_0
    );
mana_gtet_manb_i_42: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => mantissa_a(16),
      I1 => mantissa_b(16),
      I2 => mantissa_a(17),
      I3 => mantissa_b(17),
      O => mana_gtet_manb_i_42_n_0
    );
mana_gtet_manb_i_44: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => mantissa_a(14),
      I1 => mantissa_b(14),
      I2 => mantissa_b(15),
      I3 => mantissa_a(15),
      O => mana_gtet_manb_i_44_n_0
    );
mana_gtet_manb_i_45: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => mantissa_a(12),
      I1 => mantissa_b(12),
      I2 => mantissa_b(13),
      I3 => mantissa_a(13),
      O => mana_gtet_manb_i_45_n_0
    );
mana_gtet_manb_i_46: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => mantissa_a(10),
      I1 => mantissa_b(10),
      I2 => mantissa_b(11),
      I3 => mantissa_a(11),
      O => mana_gtet_manb_i_46_n_0
    );
mana_gtet_manb_i_47: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => mantissa_a(8),
      I1 => mantissa_b(8),
      I2 => mantissa_b(9),
      I3 => mantissa_a(9),
      O => mana_gtet_manb_i_47_n_0
    );
mana_gtet_manb_i_48: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => mantissa_a(14),
      I1 => mantissa_b(14),
      I2 => mantissa_a(15),
      I3 => mantissa_b(15),
      O => mana_gtet_manb_i_48_n_0
    );
mana_gtet_manb_i_49: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => mantissa_a(12),
      I1 => mantissa_b(12),
      I2 => mantissa_a(13),
      I3 => mantissa_b(13),
      O => mana_gtet_manb_i_49_n_0
    );
mana_gtet_manb_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => mantissa_a(50),
      I1 => mantissa_b(50),
      I2 => mantissa_a(51),
      I3 => mantissa_b(51),
      O => mana_gtet_manb_i_5_n_0
    );
mana_gtet_manb_i_50: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => mantissa_a(10),
      I1 => mantissa_b(10),
      I2 => mantissa_a(11),
      I3 => mantissa_b(11),
      O => mana_gtet_manb_i_50_n_0
    );
mana_gtet_manb_i_51: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => mantissa_a(8),
      I1 => mantissa_b(8),
      I2 => mantissa_a(9),
      I3 => mantissa_b(9),
      O => mana_gtet_manb_i_51_n_0
    );
mana_gtet_manb_i_52: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => mantissa_a(6),
      I1 => mantissa_b(6),
      I2 => mantissa_b(7),
      I3 => mantissa_a(7),
      O => mana_gtet_manb_i_52_n_0
    );
mana_gtet_manb_i_53: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => mantissa_a(4),
      I1 => mantissa_b(4),
      I2 => mantissa_b(5),
      I3 => mantissa_a(5),
      O => mana_gtet_manb_i_53_n_0
    );
mana_gtet_manb_i_54: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => mantissa_a(2),
      I1 => mantissa_b(2),
      I2 => mantissa_b(3),
      I3 => mantissa_a(3),
      O => mana_gtet_manb_i_54_n_0
    );
mana_gtet_manb_i_55: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => mantissa_a(0),
      I1 => mantissa_b(0),
      I2 => mantissa_b(1),
      I3 => mantissa_a(1),
      O => mana_gtet_manb_i_55_n_0
    );
mana_gtet_manb_i_56: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => mantissa_a(6),
      I1 => mantissa_b(6),
      I2 => mantissa_a(7),
      I3 => mantissa_b(7),
      O => mana_gtet_manb_i_56_n_0
    );
mana_gtet_manb_i_57: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => mantissa_a(4),
      I1 => mantissa_b(4),
      I2 => mantissa_a(5),
      I3 => mantissa_b(5),
      O => mana_gtet_manb_i_57_n_0
    );
mana_gtet_manb_i_58: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => mantissa_a(2),
      I1 => mantissa_b(2),
      I2 => mantissa_a(3),
      I3 => mantissa_b(3),
      O => mana_gtet_manb_i_58_n_0
    );
mana_gtet_manb_i_59: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => mantissa_a(0),
      I1 => mantissa_b(0),
      I2 => mantissa_a(1),
      I3 => mantissa_b(1),
      O => mana_gtet_manb_i_59_n_0
    );
mana_gtet_manb_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => mantissa_a(48),
      I1 => mantissa_b(48),
      I2 => mantissa_a(49),
      I3 => mantissa_b(49),
      O => mana_gtet_manb_i_6_n_0
    );
mana_gtet_manb_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => mantissa_a(46),
      I1 => mantissa_b(46),
      I2 => mantissa_b(47),
      I3 => mantissa_a(47),
      O => mana_gtet_manb_i_8_n_0
    );
mana_gtet_manb_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => mantissa_a(44),
      I1 => mantissa_b(44),
      I2 => mantissa_b(45),
      I3 => mantissa_a(45),
      O => mana_gtet_manb_i_9_n_0
    );
mana_gtet_manb_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => geqOp,
      Q => mana_gtet_manb,
      R => rst
    );
mana_gtet_manb_reg_i_1: unisim.vcomponents.CARRY4
     port map (
      CI => mana_gtet_manb_reg_i_2_n_0,
      CO(3 downto 2) => NLW_mana_gtet_manb_reg_i_1_CO_UNCONNECTED(3 downto 2),
      CO(1) => geqOp,
      CO(0) => mana_gtet_manb_reg_i_1_n_3,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => mana_gtet_manb_i_3_n_0,
      DI(0) => mana_gtet_manb_i_4_n_0,
      O(3 downto 0) => NLW_mana_gtet_manb_reg_i_1_O_UNCONNECTED(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => mana_gtet_manb_i_5_n_0,
      S(0) => mana_gtet_manb_i_6_n_0
    );
mana_gtet_manb_reg_i_16: unisim.vcomponents.CARRY4
     port map (
      CI => mana_gtet_manb_reg_i_25_n_0,
      CO(3) => mana_gtet_manb_reg_i_16_n_0,
      CO(2) => mana_gtet_manb_reg_i_16_n_1,
      CO(1) => mana_gtet_manb_reg_i_16_n_2,
      CO(0) => mana_gtet_manb_reg_i_16_n_3,
      CYINIT => '0',
      DI(3) => mana_gtet_manb_i_26_n_0,
      DI(2) => mana_gtet_manb_i_27_n_0,
      DI(1) => mana_gtet_manb_i_28_n_0,
      DI(0) => mana_gtet_manb_i_29_n_0,
      O(3 downto 0) => NLW_mana_gtet_manb_reg_i_16_O_UNCONNECTED(3 downto 0),
      S(3) => mana_gtet_manb_i_30_n_0,
      S(2) => mana_gtet_manb_i_31_n_0,
      S(1) => mana_gtet_manb_i_32_n_0,
      S(0) => mana_gtet_manb_i_33_n_0
    );
mana_gtet_manb_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => mana_gtet_manb_reg_i_7_n_0,
      CO(3) => mana_gtet_manb_reg_i_2_n_0,
      CO(2) => mana_gtet_manb_reg_i_2_n_1,
      CO(1) => mana_gtet_manb_reg_i_2_n_2,
      CO(0) => mana_gtet_manb_reg_i_2_n_3,
      CYINIT => '0',
      DI(3) => mana_gtet_manb_i_8_n_0,
      DI(2) => mana_gtet_manb_i_9_n_0,
      DI(1) => mana_gtet_manb_i_10_n_0,
      DI(0) => mana_gtet_manb_i_11_n_0,
      O(3 downto 0) => NLW_mana_gtet_manb_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => mana_gtet_manb_i_12_n_0,
      S(2) => mana_gtet_manb_i_13_n_0,
      S(1) => mana_gtet_manb_i_14_n_0,
      S(0) => mana_gtet_manb_i_15_n_0
    );
mana_gtet_manb_reg_i_25: unisim.vcomponents.CARRY4
     port map (
      CI => mana_gtet_manb_reg_i_34_n_0,
      CO(3) => mana_gtet_manb_reg_i_25_n_0,
      CO(2) => mana_gtet_manb_reg_i_25_n_1,
      CO(1) => mana_gtet_manb_reg_i_25_n_2,
      CO(0) => mana_gtet_manb_reg_i_25_n_3,
      CYINIT => '0',
      DI(3) => mana_gtet_manb_i_35_n_0,
      DI(2) => mana_gtet_manb_i_36_n_0,
      DI(1) => mana_gtet_manb_i_37_n_0,
      DI(0) => mana_gtet_manb_i_38_n_0,
      O(3 downto 0) => NLW_mana_gtet_manb_reg_i_25_O_UNCONNECTED(3 downto 0),
      S(3) => mana_gtet_manb_i_39_n_0,
      S(2) => mana_gtet_manb_i_40_n_0,
      S(1) => mana_gtet_manb_i_41_n_0,
      S(0) => mana_gtet_manb_i_42_n_0
    );
mana_gtet_manb_reg_i_34: unisim.vcomponents.CARRY4
     port map (
      CI => mana_gtet_manb_reg_i_43_n_0,
      CO(3) => mana_gtet_manb_reg_i_34_n_0,
      CO(2) => mana_gtet_manb_reg_i_34_n_1,
      CO(1) => mana_gtet_manb_reg_i_34_n_2,
      CO(0) => mana_gtet_manb_reg_i_34_n_3,
      CYINIT => '0',
      DI(3) => mana_gtet_manb_i_44_n_0,
      DI(2) => mana_gtet_manb_i_45_n_0,
      DI(1) => mana_gtet_manb_i_46_n_0,
      DI(0) => mana_gtet_manb_i_47_n_0,
      O(3 downto 0) => NLW_mana_gtet_manb_reg_i_34_O_UNCONNECTED(3 downto 0),
      S(3) => mana_gtet_manb_i_48_n_0,
      S(2) => mana_gtet_manb_i_49_n_0,
      S(1) => mana_gtet_manb_i_50_n_0,
      S(0) => mana_gtet_manb_i_51_n_0
    );
mana_gtet_manb_reg_i_43: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => mana_gtet_manb_reg_i_43_n_0,
      CO(2) => mana_gtet_manb_reg_i_43_n_1,
      CO(1) => mana_gtet_manb_reg_i_43_n_2,
      CO(0) => mana_gtet_manb_reg_i_43_n_3,
      CYINIT => '1',
      DI(3) => mana_gtet_manb_i_52_n_0,
      DI(2) => mana_gtet_manb_i_53_n_0,
      DI(1) => mana_gtet_manb_i_54_n_0,
      DI(0) => mana_gtet_manb_i_55_n_0,
      O(3 downto 0) => NLW_mana_gtet_manb_reg_i_43_O_UNCONNECTED(3 downto 0),
      S(3) => mana_gtet_manb_i_56_n_0,
      S(2) => mana_gtet_manb_i_57_n_0,
      S(1) => mana_gtet_manb_i_58_n_0,
      S(0) => mana_gtet_manb_i_59_n_0
    );
mana_gtet_manb_reg_i_7: unisim.vcomponents.CARRY4
     port map (
      CI => mana_gtet_manb_reg_i_16_n_0,
      CO(3) => mana_gtet_manb_reg_i_7_n_0,
      CO(2) => mana_gtet_manb_reg_i_7_n_1,
      CO(1) => mana_gtet_manb_reg_i_7_n_2,
      CO(0) => mana_gtet_manb_reg_i_7_n_3,
      CYINIT => '0',
      DI(3) => mana_gtet_manb_i_17_n_0,
      DI(2) => mana_gtet_manb_i_18_n_0,
      DI(1) => mana_gtet_manb_i_19_n_0,
      DI(0) => mana_gtet_manb_i_20_n_0,
      O(3 downto 0) => NLW_mana_gtet_manb_reg_i_7_O_UNCONNECTED(3 downto 0),
      S(3) => mana_gtet_manb_i_21_n_0,
      S(2) => mana_gtet_manb_i_22_n_0,
      S(1) => mana_gtet_manb_i_23_n_0,
      S(0) => mana_gtet_manb_i_24_n_0
    );
\mantissa_a_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => Q(0),
      Q => mantissa_a(0),
      R => rst
    );
\mantissa_a_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => Q(10),
      Q => mantissa_a(10),
      R => rst
    );
\mantissa_a_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => Q(11),
      Q => mantissa_a(11),
      R => rst
    );
\mantissa_a_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => Q(12),
      Q => mantissa_a(12),
      R => rst
    );
\mantissa_a_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => Q(13),
      Q => mantissa_a(13),
      R => rst
    );
\mantissa_a_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => Q(14),
      Q => mantissa_a(14),
      R => rst
    );
\mantissa_a_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => Q(15),
      Q => mantissa_a(15),
      R => rst
    );
\mantissa_a_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => Q(16),
      Q => mantissa_a(16),
      R => rst
    );
\mantissa_a_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => Q(17),
      Q => mantissa_a(17),
      R => rst
    );
\mantissa_a_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => Q(18),
      Q => mantissa_a(18),
      R => rst
    );
\mantissa_a_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => Q(19),
      Q => mantissa_a(19),
      R => rst
    );
\mantissa_a_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => Q(1),
      Q => mantissa_a(1),
      R => rst
    );
\mantissa_a_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => Q(20),
      Q => mantissa_a(20),
      R => rst
    );
\mantissa_a_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => Q(21),
      Q => mantissa_a(21),
      R => rst
    );
\mantissa_a_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => Q(22),
      Q => mantissa_a(22),
      R => rst
    );
\mantissa_a_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => Q(23),
      Q => mantissa_a(23),
      R => rst
    );
\mantissa_a_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => Q(24),
      Q => mantissa_a(24),
      R => rst
    );
\mantissa_a_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => Q(25),
      Q => mantissa_a(25),
      R => rst
    );
\mantissa_a_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => Q(26),
      Q => mantissa_a(26),
      R => rst
    );
\mantissa_a_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => Q(27),
      Q => mantissa_a(27),
      R => rst
    );
\mantissa_a_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => Q(28),
      Q => mantissa_a(28),
      R => rst
    );
\mantissa_a_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => Q(29),
      Q => mantissa_a(29),
      R => rst
    );
\mantissa_a_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => Q(2),
      Q => mantissa_a(2),
      R => rst
    );
\mantissa_a_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => Q(30),
      Q => mantissa_a(30),
      R => rst
    );
\mantissa_a_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => Q(31),
      Q => mantissa_a(31),
      R => rst
    );
\mantissa_a_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => Q(32),
      Q => mantissa_a(32),
      R => rst
    );
\mantissa_a_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => Q(33),
      Q => mantissa_a(33),
      R => rst
    );
\mantissa_a_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => Q(34),
      Q => mantissa_a(34),
      R => rst
    );
\mantissa_a_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => Q(35),
      Q => mantissa_a(35),
      R => rst
    );
\mantissa_a_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => Q(36),
      Q => mantissa_a(36),
      R => rst
    );
\mantissa_a_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => Q(37),
      Q => mantissa_a(37),
      R => rst
    );
\mantissa_a_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => Q(38),
      Q => mantissa_a(38),
      R => rst
    );
\mantissa_a_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => Q(39),
      Q => mantissa_a(39),
      R => rst
    );
\mantissa_a_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => Q(3),
      Q => mantissa_a(3),
      R => rst
    );
\mantissa_a_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => Q(40),
      Q => mantissa_a(40),
      R => rst
    );
\mantissa_a_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => Q(41),
      Q => mantissa_a(41),
      R => rst
    );
\mantissa_a_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => Q(42),
      Q => mantissa_a(42),
      R => rst
    );
\mantissa_a_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => Q(43),
      Q => mantissa_a(43),
      R => rst
    );
\mantissa_a_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => Q(44),
      Q => mantissa_a(44),
      R => rst
    );
\mantissa_a_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => Q(45),
      Q => mantissa_a(45),
      R => rst
    );
\mantissa_a_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => Q(46),
      Q => mantissa_a(46),
      R => rst
    );
\mantissa_a_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => Q(47),
      Q => mantissa_a(47),
      R => rst
    );
\mantissa_a_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => Q(48),
      Q => mantissa_a(48),
      R => rst
    );
\mantissa_a_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => Q(49),
      Q => mantissa_a(49),
      R => rst
    );
\mantissa_a_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => Q(4),
      Q => mantissa_a(4),
      R => rst
    );
\mantissa_a_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => Q(50),
      Q => mantissa_a(50),
      R => rst
    );
\mantissa_a_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => Q(51),
      Q => mantissa_a(51),
      R => rst
    );
\mantissa_a_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => Q(5),
      Q => mantissa_a(5),
      R => rst
    );
\mantissa_a_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => Q(6),
      Q => mantissa_a(6),
      R => rst
    );
\mantissa_a_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => Q(7),
      Q => mantissa_a(7),
      R => rst
    );
\mantissa_a_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => Q(8),
      Q => mantissa_a(8),
      R => rst
    );
\mantissa_a_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => Q(9),
      Q => mantissa_a(9),
      R => rst
    );
\mantissa_b_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => sign_reg_0(0),
      Q => mantissa_b(0),
      R => rst
    );
\mantissa_b_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => sign_reg_0(10),
      Q => mantissa_b(10),
      R => rst
    );
\mantissa_b_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => sign_reg_0(11),
      Q => mantissa_b(11),
      R => rst
    );
\mantissa_b_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => sign_reg_0(12),
      Q => mantissa_b(12),
      R => rst
    );
\mantissa_b_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => sign_reg_0(13),
      Q => mantissa_b(13),
      R => rst
    );
\mantissa_b_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => sign_reg_0(14),
      Q => mantissa_b(14),
      R => rst
    );
\mantissa_b_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => sign_reg_0(15),
      Q => mantissa_b(15),
      R => rst
    );
\mantissa_b_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => sign_reg_0(16),
      Q => mantissa_b(16),
      R => rst
    );
\mantissa_b_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => sign_reg_0(17),
      Q => mantissa_b(17),
      R => rst
    );
\mantissa_b_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => sign_reg_0(18),
      Q => mantissa_b(18),
      R => rst
    );
\mantissa_b_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => sign_reg_0(19),
      Q => mantissa_b(19),
      R => rst
    );
\mantissa_b_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => sign_reg_0(1),
      Q => mantissa_b(1),
      R => rst
    );
\mantissa_b_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => sign_reg_0(20),
      Q => mantissa_b(20),
      R => rst
    );
\mantissa_b_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => sign_reg_0(21),
      Q => mantissa_b(21),
      R => rst
    );
\mantissa_b_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => sign_reg_0(22),
      Q => mantissa_b(22),
      R => rst
    );
\mantissa_b_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => sign_reg_0(23),
      Q => mantissa_b(23),
      R => rst
    );
\mantissa_b_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => sign_reg_0(24),
      Q => mantissa_b(24),
      R => rst
    );
\mantissa_b_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => sign_reg_0(25),
      Q => mantissa_b(25),
      R => rst
    );
\mantissa_b_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => sign_reg_0(26),
      Q => mantissa_b(26),
      R => rst
    );
\mantissa_b_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => sign_reg_0(27),
      Q => mantissa_b(27),
      R => rst
    );
\mantissa_b_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => sign_reg_0(28),
      Q => mantissa_b(28),
      R => rst
    );
\mantissa_b_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => sign_reg_0(29),
      Q => mantissa_b(29),
      R => rst
    );
\mantissa_b_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => sign_reg_0(2),
      Q => mantissa_b(2),
      R => rst
    );
\mantissa_b_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => sign_reg_0(30),
      Q => mantissa_b(30),
      R => rst
    );
\mantissa_b_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => sign_reg_0(31),
      Q => mantissa_b(31),
      R => rst
    );
\mantissa_b_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => sign_reg_0(32),
      Q => mantissa_b(32),
      R => rst
    );
\mantissa_b_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => sign_reg_0(33),
      Q => mantissa_b(33),
      R => rst
    );
\mantissa_b_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => sign_reg_0(34),
      Q => mantissa_b(34),
      R => rst
    );
\mantissa_b_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => sign_reg_0(35),
      Q => mantissa_b(35),
      R => rst
    );
\mantissa_b_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => sign_reg_0(36),
      Q => mantissa_b(36),
      R => rst
    );
\mantissa_b_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => sign_reg_0(37),
      Q => mantissa_b(37),
      R => rst
    );
\mantissa_b_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => sign_reg_0(38),
      Q => mantissa_b(38),
      R => rst
    );
\mantissa_b_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => sign_reg_0(39),
      Q => mantissa_b(39),
      R => rst
    );
\mantissa_b_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => sign_reg_0(3),
      Q => mantissa_b(3),
      R => rst
    );
\mantissa_b_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => sign_reg_0(40),
      Q => mantissa_b(40),
      R => rst
    );
\mantissa_b_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => sign_reg_0(41),
      Q => mantissa_b(41),
      R => rst
    );
\mantissa_b_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => sign_reg_0(42),
      Q => mantissa_b(42),
      R => rst
    );
\mantissa_b_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => sign_reg_0(43),
      Q => mantissa_b(43),
      R => rst
    );
\mantissa_b_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => sign_reg_0(44),
      Q => mantissa_b(44),
      R => rst
    );
\mantissa_b_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => sign_reg_0(45),
      Q => mantissa_b(45),
      R => rst
    );
\mantissa_b_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => sign_reg_0(46),
      Q => mantissa_b(46),
      R => rst
    );
\mantissa_b_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => sign_reg_0(47),
      Q => mantissa_b(47),
      R => rst
    );
\mantissa_b_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => sign_reg_0(48),
      Q => mantissa_b(48),
      R => rst
    );
\mantissa_b_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => sign_reg_0(49),
      Q => mantissa_b(49),
      R => rst
    );
\mantissa_b_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => sign_reg_0(4),
      Q => mantissa_b(4),
      R => rst
    );
\mantissa_b_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => sign_reg_0(50),
      Q => mantissa_b(50),
      R => rst
    );
\mantissa_b_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => sign_reg_0(51),
      Q => mantissa_b(51),
      R => rst
    );
\mantissa_b_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => sign_reg_0(5),
      Q => mantissa_b(5),
      R => rst
    );
\mantissa_b_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => sign_reg_0(6),
      Q => mantissa_b(6),
      R => rst
    );
\mantissa_b_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => sign_reg_0(7),
      Q => mantissa_b(7),
      R => rst
    );
\mantissa_b_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => sign_reg_0(8),
      Q => mantissa_b(8),
      R => rst
    );
\mantissa_b_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => sign_reg_0(9),
      Q => mantissa_b(9),
      R => rst
    );
\mantissa_large[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_a(0),
      I1 => mantissa_b(0),
      I2 => a_gtet_b,
      O => \mantissa_large[0]_i_1__0_n_0\
    );
\mantissa_large[10]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_a(10),
      I1 => mantissa_b(10),
      I2 => a_gtet_b,
      O => \mantissa_large[10]_i_1__0_n_0\
    );
\mantissa_large[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_a(11),
      I1 => mantissa_b(11),
      I2 => a_gtet_b,
      O => \mantissa_large[11]_i_1__0_n_0\
    );
\mantissa_large[12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_a(12),
      I1 => mantissa_b(12),
      I2 => a_gtet_b,
      O => \mantissa_large[12]_i_1__0_n_0\
    );
\mantissa_large[13]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_a(13),
      I1 => mantissa_b(13),
      I2 => a_gtet_b,
      O => \mantissa_large[13]_i_1__0_n_0\
    );
\mantissa_large[14]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_a(14),
      I1 => mantissa_b(14),
      I2 => a_gtet_b,
      O => \mantissa_large[14]_i_1__0_n_0\
    );
\mantissa_large[15]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_a(15),
      I1 => mantissa_b(15),
      I2 => a_gtet_b,
      O => \mantissa_large[15]_i_1__0_n_0\
    );
\mantissa_large[16]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_a(16),
      I1 => mantissa_b(16),
      I2 => a_gtet_b,
      O => \mantissa_large[16]_i_1__0_n_0\
    );
\mantissa_large[17]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_a(17),
      I1 => mantissa_b(17),
      I2 => a_gtet_b,
      O => \mantissa_large[17]_i_1__0_n_0\
    );
\mantissa_large[18]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_a(18),
      I1 => mantissa_b(18),
      I2 => a_gtet_b,
      O => \mantissa_large[18]_i_1__0_n_0\
    );
\mantissa_large[19]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_a(19),
      I1 => mantissa_b(19),
      I2 => a_gtet_b,
      O => \mantissa_large[19]_i_1__0_n_0\
    );
\mantissa_large[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_a(1),
      I1 => mantissa_b(1),
      I2 => a_gtet_b,
      O => \mantissa_large[1]_i_1__0_n_0\
    );
\mantissa_large[20]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_a(20),
      I1 => mantissa_b(20),
      I2 => a_gtet_b,
      O => \mantissa_large[20]_i_1__0_n_0\
    );
\mantissa_large[21]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_a(21),
      I1 => mantissa_b(21),
      I2 => a_gtet_b,
      O => \mantissa_large[21]_i_1__0_n_0\
    );
\mantissa_large[22]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_a(22),
      I1 => mantissa_b(22),
      I2 => a_gtet_b,
      O => \mantissa_large[22]_i_1__0_n_0\
    );
\mantissa_large[23]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_a(23),
      I1 => mantissa_b(23),
      I2 => a_gtet_b,
      O => \mantissa_large[23]_i_1__0_n_0\
    );
\mantissa_large[24]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_a(24),
      I1 => mantissa_b(24),
      I2 => a_gtet_b,
      O => \mantissa_large[24]_i_1__0_n_0\
    );
\mantissa_large[25]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_a(25),
      I1 => mantissa_b(25),
      I2 => a_gtet_b,
      O => \mantissa_large[25]_i_1__0_n_0\
    );
\mantissa_large[26]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_a(26),
      I1 => mantissa_b(26),
      I2 => a_gtet_b,
      O => \mantissa_large[26]_i_1__0_n_0\
    );
\mantissa_large[27]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_a(27),
      I1 => mantissa_b(27),
      I2 => a_gtet_b,
      O => \mantissa_large[27]_i_1__0_n_0\
    );
\mantissa_large[28]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_a(28),
      I1 => mantissa_b(28),
      I2 => a_gtet_b,
      O => \mantissa_large[28]_i_1__0_n_0\
    );
\mantissa_large[29]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_a(29),
      I1 => mantissa_b(29),
      I2 => a_gtet_b,
      O => \mantissa_large[29]_i_1__0_n_0\
    );
\mantissa_large[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_a(2),
      I1 => mantissa_b(2),
      I2 => a_gtet_b,
      O => \mantissa_large[2]_i_1__0_n_0\
    );
\mantissa_large[30]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_a(30),
      I1 => mantissa_b(30),
      I2 => a_gtet_b,
      O => \mantissa_large[30]_i_1__0_n_0\
    );
\mantissa_large[31]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_a(31),
      I1 => mantissa_b(31),
      I2 => a_gtet_b,
      O => \mantissa_large[31]_i_1__0_n_0\
    );
\mantissa_large[32]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_a(32),
      I1 => mantissa_b(32),
      I2 => a_gtet_b,
      O => \mantissa_large[32]_i_1__0_n_0\
    );
\mantissa_large[33]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_a(33),
      I1 => mantissa_b(33),
      I2 => a_gtet_b,
      O => \mantissa_large[33]_i_1__0_n_0\
    );
\mantissa_large[34]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_a(34),
      I1 => mantissa_b(34),
      I2 => a_gtet_b,
      O => \mantissa_large[34]_i_1__0_n_0\
    );
\mantissa_large[35]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_a(35),
      I1 => mantissa_b(35),
      I2 => a_gtet_b,
      O => \mantissa_large[35]_i_1__0_n_0\
    );
\mantissa_large[36]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_a(36),
      I1 => mantissa_b(36),
      I2 => a_gtet_b,
      O => \mantissa_large[36]_i_1__0_n_0\
    );
\mantissa_large[37]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_a(37),
      I1 => mantissa_b(37),
      I2 => a_gtet_b,
      O => \mantissa_large[37]_i_1__0_n_0\
    );
\mantissa_large[38]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_a(38),
      I1 => mantissa_b(38),
      I2 => a_gtet_b,
      O => \mantissa_large[38]_i_1__0_n_0\
    );
\mantissa_large[39]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_a(39),
      I1 => mantissa_b(39),
      I2 => a_gtet_b,
      O => \mantissa_large[39]_i_1__0_n_0\
    );
\mantissa_large[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_a(3),
      I1 => mantissa_b(3),
      I2 => a_gtet_b,
      O => \mantissa_large[3]_i_1__0_n_0\
    );
\mantissa_large[40]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_a(40),
      I1 => mantissa_b(40),
      I2 => a_gtet_b,
      O => \mantissa_large[40]_i_1__0_n_0\
    );
\mantissa_large[41]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_a(41),
      I1 => mantissa_b(41),
      I2 => a_gtet_b,
      O => \mantissa_large[41]_i_1__0_n_0\
    );
\mantissa_large[42]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_a(42),
      I1 => mantissa_b(42),
      I2 => a_gtet_b,
      O => \mantissa_large[42]_i_1__0_n_0\
    );
\mantissa_large[43]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_a(43),
      I1 => mantissa_b(43),
      I2 => a_gtet_b,
      O => \mantissa_large[43]_i_1__0_n_0\
    );
\mantissa_large[44]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_a(44),
      I1 => mantissa_b(44),
      I2 => a_gtet_b,
      O => \mantissa_large[44]_i_1__0_n_0\
    );
\mantissa_large[45]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_a(45),
      I1 => mantissa_b(45),
      I2 => a_gtet_b,
      O => \mantissa_large[45]_i_1__0_n_0\
    );
\mantissa_large[46]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_a(46),
      I1 => mantissa_b(46),
      I2 => a_gtet_b,
      O => \mantissa_large[46]_i_1__0_n_0\
    );
\mantissa_large[47]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_a(47),
      I1 => mantissa_b(47),
      I2 => a_gtet_b,
      O => \mantissa_large[47]_i_1__0_n_0\
    );
\mantissa_large[48]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_a(48),
      I1 => mantissa_b(48),
      I2 => a_gtet_b,
      O => \mantissa_large[48]_i_1__0_n_0\
    );
\mantissa_large[49]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_a(49),
      I1 => mantissa_b(49),
      I2 => a_gtet_b,
      O => \mantissa_large[49]_i_1__0_n_0\
    );
\mantissa_large[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_a(4),
      I1 => mantissa_b(4),
      I2 => a_gtet_b,
      O => \mantissa_large[4]_i_1__0_n_0\
    );
\mantissa_large[50]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_a(50),
      I1 => mantissa_b(50),
      I2 => a_gtet_b,
      O => \mantissa_large[50]_i_1__0_n_0\
    );
\mantissa_large[51]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_a(51),
      I1 => mantissa_b(51),
      I2 => a_gtet_b,
      O => \mantissa_large[51]_i_1__0_n_0\
    );
\mantissa_large[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_a(5),
      I1 => mantissa_b(5),
      I2 => a_gtet_b,
      O => \mantissa_large[5]_i_1__0_n_0\
    );
\mantissa_large[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_a(6),
      I1 => mantissa_b(6),
      I2 => a_gtet_b,
      O => \mantissa_large[6]_i_1__0_n_0\
    );
\mantissa_large[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_a(7),
      I1 => mantissa_b(7),
      I2 => a_gtet_b,
      O => \mantissa_large[7]_i_1__0_n_0\
    );
\mantissa_large[8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_a(8),
      I1 => mantissa_b(8),
      I2 => a_gtet_b,
      O => \mantissa_large[8]_i_1__0_n_0\
    );
\mantissa_large[9]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_a(9),
      I1 => mantissa_b(9),
      I2 => a_gtet_b,
      O => \mantissa_large[9]_i_1__0_n_0\
    );
\mantissa_large_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \mantissa_large[0]_i_1__0_n_0\,
      Q => mantissa_large(0),
      R => rst
    );
\mantissa_large_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \mantissa_large[10]_i_1__0_n_0\,
      Q => mantissa_large(10),
      R => rst
    );
\mantissa_large_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \mantissa_large[11]_i_1__0_n_0\,
      Q => mantissa_large(11),
      R => rst
    );
\mantissa_large_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \mantissa_large[12]_i_1__0_n_0\,
      Q => mantissa_large(12),
      R => rst
    );
\mantissa_large_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \mantissa_large[13]_i_1__0_n_0\,
      Q => mantissa_large(13),
      R => rst
    );
\mantissa_large_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \mantissa_large[14]_i_1__0_n_0\,
      Q => mantissa_large(14),
      R => rst
    );
\mantissa_large_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \mantissa_large[15]_i_1__0_n_0\,
      Q => mantissa_large(15),
      R => rst
    );
\mantissa_large_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \mantissa_large[16]_i_1__0_n_0\,
      Q => mantissa_large(16),
      R => rst
    );
\mantissa_large_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \mantissa_large[17]_i_1__0_n_0\,
      Q => mantissa_large(17),
      R => rst
    );
\mantissa_large_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \mantissa_large[18]_i_1__0_n_0\,
      Q => mantissa_large(18),
      R => rst
    );
\mantissa_large_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \mantissa_large[19]_i_1__0_n_0\,
      Q => mantissa_large(19),
      R => rst
    );
\mantissa_large_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \mantissa_large[1]_i_1__0_n_0\,
      Q => mantissa_large(1),
      R => rst
    );
\mantissa_large_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \mantissa_large[20]_i_1__0_n_0\,
      Q => mantissa_large(20),
      R => rst
    );
\mantissa_large_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \mantissa_large[21]_i_1__0_n_0\,
      Q => mantissa_large(21),
      R => rst
    );
\mantissa_large_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \mantissa_large[22]_i_1__0_n_0\,
      Q => mantissa_large(22),
      R => rst
    );
\mantissa_large_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \mantissa_large[23]_i_1__0_n_0\,
      Q => mantissa_large(23),
      R => rst
    );
\mantissa_large_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \mantissa_large[24]_i_1__0_n_0\,
      Q => mantissa_large(24),
      R => rst
    );
\mantissa_large_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \mantissa_large[25]_i_1__0_n_0\,
      Q => mantissa_large(25),
      R => rst
    );
\mantissa_large_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \mantissa_large[26]_i_1__0_n_0\,
      Q => mantissa_large(26),
      R => rst
    );
\mantissa_large_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \mantissa_large[27]_i_1__0_n_0\,
      Q => mantissa_large(27),
      R => rst
    );
\mantissa_large_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \mantissa_large[28]_i_1__0_n_0\,
      Q => mantissa_large(28),
      R => rst
    );
\mantissa_large_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \mantissa_large[29]_i_1__0_n_0\,
      Q => mantissa_large(29),
      R => rst
    );
\mantissa_large_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \mantissa_large[2]_i_1__0_n_0\,
      Q => mantissa_large(2),
      R => rst
    );
\mantissa_large_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \mantissa_large[30]_i_1__0_n_0\,
      Q => mantissa_large(30),
      R => rst
    );
\mantissa_large_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \mantissa_large[31]_i_1__0_n_0\,
      Q => mantissa_large(31),
      R => rst
    );
\mantissa_large_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \mantissa_large[32]_i_1__0_n_0\,
      Q => mantissa_large(32),
      R => rst
    );
\mantissa_large_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \mantissa_large[33]_i_1__0_n_0\,
      Q => mantissa_large(33),
      R => rst
    );
\mantissa_large_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \mantissa_large[34]_i_1__0_n_0\,
      Q => mantissa_large(34),
      R => rst
    );
\mantissa_large_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \mantissa_large[35]_i_1__0_n_0\,
      Q => mantissa_large(35),
      R => rst
    );
\mantissa_large_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \mantissa_large[36]_i_1__0_n_0\,
      Q => mantissa_large(36),
      R => rst
    );
\mantissa_large_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \mantissa_large[37]_i_1__0_n_0\,
      Q => mantissa_large(37),
      R => rst
    );
\mantissa_large_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \mantissa_large[38]_i_1__0_n_0\,
      Q => mantissa_large(38),
      R => rst
    );
\mantissa_large_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \mantissa_large[39]_i_1__0_n_0\,
      Q => mantissa_large(39),
      R => rst
    );
\mantissa_large_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \mantissa_large[3]_i_1__0_n_0\,
      Q => mantissa_large(3),
      R => rst
    );
\mantissa_large_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \mantissa_large[40]_i_1__0_n_0\,
      Q => mantissa_large(40),
      R => rst
    );
\mantissa_large_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \mantissa_large[41]_i_1__0_n_0\,
      Q => mantissa_large(41),
      R => rst
    );
\mantissa_large_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \mantissa_large[42]_i_1__0_n_0\,
      Q => mantissa_large(42),
      R => rst
    );
\mantissa_large_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \mantissa_large[43]_i_1__0_n_0\,
      Q => mantissa_large(43),
      R => rst
    );
\mantissa_large_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \mantissa_large[44]_i_1__0_n_0\,
      Q => mantissa_large(44),
      R => rst
    );
\mantissa_large_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \mantissa_large[45]_i_1__0_n_0\,
      Q => mantissa_large(45),
      R => rst
    );
\mantissa_large_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \mantissa_large[46]_i_1__0_n_0\,
      Q => mantissa_large(46),
      R => rst
    );
\mantissa_large_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \mantissa_large[47]_i_1__0_n_0\,
      Q => mantissa_large(47),
      R => rst
    );
\mantissa_large_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \mantissa_large[48]_i_1__0_n_0\,
      Q => mantissa_large(48),
      R => rst
    );
\mantissa_large_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \mantissa_large[49]_i_1__0_n_0\,
      Q => mantissa_large(49),
      R => rst
    );
\mantissa_large_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \mantissa_large[4]_i_1__0_n_0\,
      Q => mantissa_large(4),
      R => rst
    );
\mantissa_large_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \mantissa_large[50]_i_1__0_n_0\,
      Q => mantissa_large(50),
      R => rst
    );
\mantissa_large_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \mantissa_large[51]_i_1__0_n_0\,
      Q => mantissa_large(51),
      R => rst
    );
\mantissa_large_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \mantissa_large[5]_i_1__0_n_0\,
      Q => mantissa_large(5),
      R => rst
    );
\mantissa_large_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \mantissa_large[6]_i_1__0_n_0\,
      Q => mantissa_large(6),
      R => rst
    );
\mantissa_large_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \mantissa_large[7]_i_1__0_n_0\,
      Q => mantissa_large(7),
      R => rst
    );
\mantissa_large_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \mantissa_large[8]_i_1__0_n_0\,
      Q => mantissa_large(8),
      R => rst
    );
\mantissa_large_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \mantissa_large[9]_i_1__0_n_0\,
      Q => mantissa_large(9),
      R => rst
    );
\mantissa_small[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_b(0),
      I1 => mantissa_a(0),
      I2 => a_gtet_b,
      O => \mantissa_small[0]_i_1__0_n_0\
    );
\mantissa_small[10]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_b(10),
      I1 => mantissa_a(10),
      I2 => a_gtet_b,
      O => \mantissa_small[10]_i_1__0_n_0\
    );
\mantissa_small[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_b(11),
      I1 => mantissa_a(11),
      I2 => a_gtet_b,
      O => \mantissa_small[11]_i_1__0_n_0\
    );
\mantissa_small[12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_b(12),
      I1 => mantissa_a(12),
      I2 => a_gtet_b,
      O => \mantissa_small[12]_i_1__0_n_0\
    );
\mantissa_small[13]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_b(13),
      I1 => mantissa_a(13),
      I2 => a_gtet_b,
      O => \mantissa_small[13]_i_1__0_n_0\
    );
\mantissa_small[14]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_b(14),
      I1 => mantissa_a(14),
      I2 => a_gtet_b,
      O => \mantissa_small[14]_i_1__0_n_0\
    );
\mantissa_small[15]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_b(15),
      I1 => mantissa_a(15),
      I2 => a_gtet_b,
      O => \mantissa_small[15]_i_1__0_n_0\
    );
\mantissa_small[16]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_b(16),
      I1 => mantissa_a(16),
      I2 => a_gtet_b,
      O => \mantissa_small[16]_i_1__0_n_0\
    );
\mantissa_small[17]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_b(17),
      I1 => mantissa_a(17),
      I2 => a_gtet_b,
      O => \mantissa_small[17]_i_1__0_n_0\
    );
\mantissa_small[18]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_b(18),
      I1 => mantissa_a(18),
      I2 => a_gtet_b,
      O => \mantissa_small[18]_i_1__0_n_0\
    );
\mantissa_small[19]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_b(19),
      I1 => mantissa_a(19),
      I2 => a_gtet_b,
      O => \mantissa_small[19]_i_1__0_n_0\
    );
\mantissa_small[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_b(1),
      I1 => mantissa_a(1),
      I2 => a_gtet_b,
      O => \mantissa_small[1]_i_1__0_n_0\
    );
\mantissa_small[20]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_b(20),
      I1 => mantissa_a(20),
      I2 => a_gtet_b,
      O => \mantissa_small[20]_i_1__0_n_0\
    );
\mantissa_small[21]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_b(21),
      I1 => mantissa_a(21),
      I2 => a_gtet_b,
      O => \mantissa_small[21]_i_1__0_n_0\
    );
\mantissa_small[22]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_b(22),
      I1 => mantissa_a(22),
      I2 => a_gtet_b,
      O => \mantissa_small[22]_i_1__0_n_0\
    );
\mantissa_small[23]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_b(23),
      I1 => mantissa_a(23),
      I2 => a_gtet_b,
      O => \mantissa_small[23]_i_1__0_n_0\
    );
\mantissa_small[24]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_b(24),
      I1 => mantissa_a(24),
      I2 => a_gtet_b,
      O => \mantissa_small[24]_i_1__0_n_0\
    );
\mantissa_small[25]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_b(25),
      I1 => mantissa_a(25),
      I2 => a_gtet_b,
      O => \mantissa_small[25]_i_1__0_n_0\
    );
\mantissa_small[26]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_b(26),
      I1 => mantissa_a(26),
      I2 => a_gtet_b,
      O => \mantissa_small[26]_i_1__0_n_0\
    );
\mantissa_small[27]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_b(27),
      I1 => mantissa_a(27),
      I2 => a_gtet_b,
      O => \mantissa_small[27]_i_1__0_n_0\
    );
\mantissa_small[28]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_b(28),
      I1 => mantissa_a(28),
      I2 => a_gtet_b,
      O => \mantissa_small[28]_i_1__0_n_0\
    );
\mantissa_small[29]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_b(29),
      I1 => mantissa_a(29),
      I2 => a_gtet_b,
      O => \mantissa_small[29]_i_1__0_n_0\
    );
\mantissa_small[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_b(2),
      I1 => mantissa_a(2),
      I2 => a_gtet_b,
      O => \mantissa_small[2]_i_1__0_n_0\
    );
\mantissa_small[30]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_b(30),
      I1 => mantissa_a(30),
      I2 => a_gtet_b,
      O => \mantissa_small[30]_i_1__0_n_0\
    );
\mantissa_small[31]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_b(31),
      I1 => mantissa_a(31),
      I2 => a_gtet_b,
      O => \mantissa_small[31]_i_1__0_n_0\
    );
\mantissa_small[32]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_b(32),
      I1 => mantissa_a(32),
      I2 => a_gtet_b,
      O => \mantissa_small[32]_i_1__0_n_0\
    );
\mantissa_small[33]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_b(33),
      I1 => mantissa_a(33),
      I2 => a_gtet_b,
      O => \mantissa_small[33]_i_1__0_n_0\
    );
\mantissa_small[34]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_b(34),
      I1 => mantissa_a(34),
      I2 => a_gtet_b,
      O => \mantissa_small[34]_i_1__0_n_0\
    );
\mantissa_small[35]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_b(35),
      I1 => mantissa_a(35),
      I2 => a_gtet_b,
      O => \mantissa_small[35]_i_1__0_n_0\
    );
\mantissa_small[36]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_b(36),
      I1 => mantissa_a(36),
      I2 => a_gtet_b,
      O => \mantissa_small[36]_i_1__0_n_0\
    );
\mantissa_small[37]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_b(37),
      I1 => mantissa_a(37),
      I2 => a_gtet_b,
      O => \mantissa_small[37]_i_1__0_n_0\
    );
\mantissa_small[38]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_b(38),
      I1 => mantissa_a(38),
      I2 => a_gtet_b,
      O => \mantissa_small[38]_i_1__0_n_0\
    );
\mantissa_small[39]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_b(39),
      I1 => mantissa_a(39),
      I2 => a_gtet_b,
      O => \mantissa_small[39]_i_1__0_n_0\
    );
\mantissa_small[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_b(3),
      I1 => mantissa_a(3),
      I2 => a_gtet_b,
      O => \mantissa_small[3]_i_1__0_n_0\
    );
\mantissa_small[40]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_b(40),
      I1 => mantissa_a(40),
      I2 => a_gtet_b,
      O => \mantissa_small[40]_i_1__0_n_0\
    );
\mantissa_small[41]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_b(41),
      I1 => mantissa_a(41),
      I2 => a_gtet_b,
      O => \mantissa_small[41]_i_1__0_n_0\
    );
\mantissa_small[42]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_b(42),
      I1 => mantissa_a(42),
      I2 => a_gtet_b,
      O => \mantissa_small[42]_i_1__0_n_0\
    );
\mantissa_small[43]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_b(43),
      I1 => mantissa_a(43),
      I2 => a_gtet_b,
      O => \mantissa_small[43]_i_1__0_n_0\
    );
\mantissa_small[44]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_b(44),
      I1 => mantissa_a(44),
      I2 => a_gtet_b,
      O => \mantissa_small[44]_i_1__0_n_0\
    );
\mantissa_small[45]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_b(45),
      I1 => mantissa_a(45),
      I2 => a_gtet_b,
      O => \mantissa_small[45]_i_1__0_n_0\
    );
\mantissa_small[46]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_b(46),
      I1 => mantissa_a(46),
      I2 => a_gtet_b,
      O => \mantissa_small[46]_i_1__0_n_0\
    );
\mantissa_small[47]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_b(47),
      I1 => mantissa_a(47),
      I2 => a_gtet_b,
      O => \mantissa_small[47]_i_1__0_n_0\
    );
\mantissa_small[48]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_b(48),
      I1 => mantissa_a(48),
      I2 => a_gtet_b,
      O => \mantissa_small[48]_i_1__0_n_0\
    );
\mantissa_small[49]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_b(49),
      I1 => mantissa_a(49),
      I2 => a_gtet_b,
      O => \mantissa_small[49]_i_1__0_n_0\
    );
\mantissa_small[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_b(4),
      I1 => mantissa_a(4),
      I2 => a_gtet_b,
      O => \mantissa_small[4]_i_1__0_n_0\
    );
\mantissa_small[50]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_b(50),
      I1 => mantissa_a(50),
      I2 => a_gtet_b,
      O => \mantissa_small[50]_i_1__0_n_0\
    );
\mantissa_small[51]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_b(51),
      I1 => mantissa_a(51),
      I2 => a_gtet_b,
      O => \mantissa_small[51]_i_1__0_n_0\
    );
\mantissa_small[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_b(5),
      I1 => mantissa_a(5),
      I2 => a_gtet_b,
      O => \mantissa_small[5]_i_1__0_n_0\
    );
\mantissa_small[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_b(6),
      I1 => mantissa_a(6),
      I2 => a_gtet_b,
      O => \mantissa_small[6]_i_1__0_n_0\
    );
\mantissa_small[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_b(7),
      I1 => mantissa_a(7),
      I2 => a_gtet_b,
      O => \mantissa_small[7]_i_1__0_n_0\
    );
\mantissa_small[8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_b(8),
      I1 => mantissa_a(8),
      I2 => a_gtet_b,
      O => \mantissa_small[8]_i_1__0_n_0\
    );
\mantissa_small[9]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => mantissa_b(9),
      I1 => mantissa_a(9),
      I2 => a_gtet_b,
      O => \mantissa_small[9]_i_1__0_n_0\
    );
\mantissa_small_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \mantissa_small[0]_i_1__0_n_0\,
      Q => mantissa_small(0),
      R => rst
    );
\mantissa_small_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \mantissa_small[10]_i_1__0_n_0\,
      Q => mantissa_small(10),
      R => rst
    );
\mantissa_small_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \mantissa_small[11]_i_1__0_n_0\,
      Q => mantissa_small(11),
      R => rst
    );
\mantissa_small_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \mantissa_small[12]_i_1__0_n_0\,
      Q => mantissa_small(12),
      R => rst
    );
\mantissa_small_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \mantissa_small[13]_i_1__0_n_0\,
      Q => mantissa_small(13),
      R => rst
    );
\mantissa_small_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \mantissa_small[14]_i_1__0_n_0\,
      Q => mantissa_small(14),
      R => rst
    );
\mantissa_small_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \mantissa_small[15]_i_1__0_n_0\,
      Q => mantissa_small(15),
      R => rst
    );
\mantissa_small_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \mantissa_small[16]_i_1__0_n_0\,
      Q => mantissa_small(16),
      R => rst
    );
\mantissa_small_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \mantissa_small[17]_i_1__0_n_0\,
      Q => mantissa_small(17),
      R => rst
    );
\mantissa_small_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \mantissa_small[18]_i_1__0_n_0\,
      Q => mantissa_small(18),
      R => rst
    );
\mantissa_small_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \mantissa_small[19]_i_1__0_n_0\,
      Q => mantissa_small(19),
      R => rst
    );
\mantissa_small_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \mantissa_small[1]_i_1__0_n_0\,
      Q => mantissa_small(1),
      R => rst
    );
\mantissa_small_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \mantissa_small[20]_i_1__0_n_0\,
      Q => mantissa_small(20),
      R => rst
    );
\mantissa_small_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \mantissa_small[21]_i_1__0_n_0\,
      Q => mantissa_small(21),
      R => rst
    );
\mantissa_small_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \mantissa_small[22]_i_1__0_n_0\,
      Q => mantissa_small(22),
      R => rst
    );
\mantissa_small_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \mantissa_small[23]_i_1__0_n_0\,
      Q => mantissa_small(23),
      R => rst
    );
\mantissa_small_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \mantissa_small[24]_i_1__0_n_0\,
      Q => mantissa_small(24),
      R => rst
    );
\mantissa_small_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \mantissa_small[25]_i_1__0_n_0\,
      Q => mantissa_small(25),
      R => rst
    );
\mantissa_small_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \mantissa_small[26]_i_1__0_n_0\,
      Q => mantissa_small(26),
      R => rst
    );
\mantissa_small_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \mantissa_small[27]_i_1__0_n_0\,
      Q => mantissa_small(27),
      R => rst
    );
\mantissa_small_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \mantissa_small[28]_i_1__0_n_0\,
      Q => mantissa_small(28),
      R => rst
    );
\mantissa_small_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \mantissa_small[29]_i_1__0_n_0\,
      Q => mantissa_small(29),
      R => rst
    );
\mantissa_small_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \mantissa_small[2]_i_1__0_n_0\,
      Q => mantissa_small(2),
      R => rst
    );
\mantissa_small_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \mantissa_small[30]_i_1__0_n_0\,
      Q => mantissa_small(30),
      R => rst
    );
\mantissa_small_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \mantissa_small[31]_i_1__0_n_0\,
      Q => mantissa_small(31),
      R => rst
    );
\mantissa_small_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \mantissa_small[32]_i_1__0_n_0\,
      Q => mantissa_small(32),
      R => rst
    );
\mantissa_small_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \mantissa_small[33]_i_1__0_n_0\,
      Q => mantissa_small(33),
      R => rst
    );
\mantissa_small_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \mantissa_small[34]_i_1__0_n_0\,
      Q => mantissa_small(34),
      R => rst
    );
\mantissa_small_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \mantissa_small[35]_i_1__0_n_0\,
      Q => mantissa_small(35),
      R => rst
    );
\mantissa_small_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \mantissa_small[36]_i_1__0_n_0\,
      Q => mantissa_small(36),
      R => rst
    );
\mantissa_small_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \mantissa_small[37]_i_1__0_n_0\,
      Q => mantissa_small(37),
      R => rst
    );
\mantissa_small_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \mantissa_small[38]_i_1__0_n_0\,
      Q => mantissa_small(38),
      R => rst
    );
\mantissa_small_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \mantissa_small[39]_i_1__0_n_0\,
      Q => mantissa_small(39),
      R => rst
    );
\mantissa_small_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \mantissa_small[3]_i_1__0_n_0\,
      Q => mantissa_small(3),
      R => rst
    );
\mantissa_small_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \mantissa_small[40]_i_1__0_n_0\,
      Q => mantissa_small(40),
      R => rst
    );
\mantissa_small_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \mantissa_small[41]_i_1__0_n_0\,
      Q => mantissa_small(41),
      R => rst
    );
\mantissa_small_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \mantissa_small[42]_i_1__0_n_0\,
      Q => mantissa_small(42),
      R => rst
    );
\mantissa_small_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \mantissa_small[43]_i_1__0_n_0\,
      Q => mantissa_small(43),
      R => rst
    );
\mantissa_small_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \mantissa_small[44]_i_1__0_n_0\,
      Q => mantissa_small(44),
      R => rst
    );
\mantissa_small_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \mantissa_small[45]_i_1__0_n_0\,
      Q => mantissa_small(45),
      R => rst
    );
\mantissa_small_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \mantissa_small[46]_i_1__0_n_0\,
      Q => mantissa_small(46),
      R => rst
    );
\mantissa_small_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \mantissa_small[47]_i_1__0_n_0\,
      Q => mantissa_small(47),
      R => rst
    );
\mantissa_small_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \mantissa_small[48]_i_1__0_n_0\,
      Q => mantissa_small(48),
      R => rst
    );
\mantissa_small_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \mantissa_small[49]_i_1__0_n_0\,
      Q => mantissa_small(49),
      R => rst
    );
\mantissa_small_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \mantissa_small[4]_i_1__0_n_0\,
      Q => mantissa_small(4),
      R => rst
    );
\mantissa_small_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \mantissa_small[50]_i_1__0_n_0\,
      Q => mantissa_small(50),
      R => rst
    );
\mantissa_small_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \mantissa_small[51]_i_1__0_n_0\,
      Q => mantissa_small(51),
      R => rst
    );
\mantissa_small_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \mantissa_small[5]_i_1__0_n_0\,
      Q => mantissa_small(5),
      R => rst
    );
\mantissa_small_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \mantissa_small[6]_i_1__0_n_0\,
      Q => mantissa_small(6),
      R => rst
    );
\mantissa_small_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \mantissa_small[7]_i_1__0_n_0\,
      Q => mantissa_small(7),
      R => rst
    );
\mantissa_small_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \mantissa_small[8]_i_1__0_n_0\,
      Q => mantissa_small(8),
      R => rst
    );
\mantissa_small_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => \mantissa_small[9]_i_1__0_n_0\,
      Q => mantissa_small(9),
      R => rst
    );
\minuend[54]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => large_is_denorm_reg_n_0,
      O => p_0_out(54)
    );
\minuend_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => mantissa_large(8),
      Q => minuend(10),
      R => rst
    );
\minuend_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => mantissa_large(9),
      Q => minuend(11),
      R => rst
    );
\minuend_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => mantissa_large(10),
      Q => minuend(12),
      R => rst
    );
\minuend_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => mantissa_large(11),
      Q => minuend(13),
      R => rst
    );
\minuend_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => mantissa_large(12),
      Q => minuend(14),
      R => rst
    );
\minuend_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => mantissa_large(13),
      Q => minuend(15),
      R => rst
    );
\minuend_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => mantissa_large(14),
      Q => minuend(16),
      R => rst
    );
\minuend_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => mantissa_large(15),
      Q => minuend(17),
      R => rst
    );
\minuend_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => mantissa_large(16),
      Q => minuend(18),
      R => rst
    );
\minuend_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => mantissa_large(17),
      Q => minuend(19),
      R => rst
    );
\minuend_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => mantissa_large(18),
      Q => minuend(20),
      R => rst
    );
\minuend_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => mantissa_large(19),
      Q => minuend(21),
      R => rst
    );
\minuend_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => mantissa_large(20),
      Q => minuend(22),
      R => rst
    );
\minuend_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => mantissa_large(21),
      Q => minuend(23),
      R => rst
    );
\minuend_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => mantissa_large(22),
      Q => minuend(24),
      R => rst
    );
\minuend_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => mantissa_large(23),
      Q => minuend(25),
      R => rst
    );
\minuend_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => mantissa_large(24),
      Q => minuend(26),
      R => rst
    );
\minuend_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => mantissa_large(25),
      Q => minuend(27),
      R => rst
    );
\minuend_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => mantissa_large(26),
      Q => minuend(28),
      R => rst
    );
\minuend_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => mantissa_large(27),
      Q => minuend(29),
      R => rst
    );
\minuend_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => mantissa_large(0),
      Q => minuend(2),
      R => rst
    );
\minuend_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => mantissa_large(28),
      Q => minuend(30),
      R => rst
    );
\minuend_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => mantissa_large(29),
      Q => minuend(31),
      R => rst
    );
\minuend_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => mantissa_large(30),
      Q => minuend(32),
      R => rst
    );
\minuend_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => mantissa_large(31),
      Q => minuend(33),
      R => rst
    );
\minuend_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => mantissa_large(32),
      Q => minuend(34),
      R => rst
    );
\minuend_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => mantissa_large(33),
      Q => minuend(35),
      R => rst
    );
\minuend_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => mantissa_large(34),
      Q => minuend(36),
      R => rst
    );
\minuend_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => mantissa_large(35),
      Q => minuend(37),
      R => rst
    );
\minuend_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => mantissa_large(36),
      Q => minuend(38),
      R => rst
    );
\minuend_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => mantissa_large(37),
      Q => minuend(39),
      R => rst
    );
\minuend_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => mantissa_large(1),
      Q => minuend(3),
      R => rst
    );
\minuend_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => mantissa_large(38),
      Q => minuend(40),
      R => rst
    );
\minuend_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => mantissa_large(39),
      Q => minuend(41),
      R => rst
    );
\minuend_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => mantissa_large(40),
      Q => minuend(42),
      R => rst
    );
\minuend_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => mantissa_large(41),
      Q => minuend(43),
      R => rst
    );
\minuend_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => mantissa_large(42),
      Q => minuend(44),
      R => rst
    );
\minuend_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => mantissa_large(43),
      Q => minuend(45),
      R => rst
    );
\minuend_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => mantissa_large(44),
      Q => minuend(46),
      R => rst
    );
\minuend_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => mantissa_large(45),
      Q => minuend(47),
      R => rst
    );
\minuend_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => mantissa_large(46),
      Q => minuend(48),
      R => rst
    );
\minuend_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => mantissa_large(47),
      Q => minuend(49),
      R => rst
    );
\minuend_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => mantissa_large(2),
      Q => minuend(4),
      R => rst
    );
\minuend_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => mantissa_large(48),
      Q => minuend(50),
      R => rst
    );
\minuend_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => mantissa_large(49),
      Q => minuend(51),
      R => rst
    );
\minuend_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => mantissa_large(50),
      Q => minuend(52),
      R => rst
    );
\minuend_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => mantissa_large(51),
      Q => minuend(53),
      R => rst
    );
\minuend_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => p_0_out(54),
      Q => minuend(54),
      R => rst
    );
\minuend_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => mantissa_large(3),
      Q => minuend(5),
      R => rst
    );
\minuend_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => mantissa_large(4),
      Q => minuend(6),
      R => rst
    );
\minuend_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => mantissa_large(5),
      Q => minuend(7),
      R => rst
    );
\minuend_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => mantissa_large(6),
      Q => minuend(8),
      R => rst
    );
\minuend_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => mantissa_large(7),
      Q => minuend(9),
      R => rst
    );
sign_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888BBBBBBBB8"
    )
        port map (
      I0 => Q(63),
      I1 => a_gtet_b,
      I2 => sign_reg_1(1),
      I3 => sign_reg_1(0),
      I4 => sign_reg_1(2),
      I5 => sign_reg_0(63),
      O => sign_i_1_n_0
    );
sign_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => sign_i_1_n_0,
      Q => sign,
      R => rst
    );
\small_is_denorm_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002E"
    )
        port map (
      I0 => small_is_denorm_reg_n_0,
      I1 => \diff_1_reg[0]_0\,
      I2 => \small_is_denorm_i_2__0_n_0\,
      I3 => rst,
      O => \small_is_denorm_i_1__0_n_0\
    );
\small_is_denorm_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \small_is_denorm_i_3__0_n_0\,
      I1 => exponent_small(6),
      I2 => exponent_small(7),
      I3 => exponent_small(8),
      I4 => exponent_small(9),
      I5 => exponent_small(10),
      O => \small_is_denorm_i_2__0_n_0\
    );
\small_is_denorm_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => exponent_small(0),
      I1 => exponent_small(1),
      I2 => exponent_small(2),
      I3 => exponent_small(3),
      I4 => exponent_small(4),
      I5 => exponent_small(5),
      O => \small_is_denorm_i_3__0_n_0\
    );
small_is_denorm_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \small_is_denorm_i_1__0_n_0\,
      Q => small_is_denorm_reg_n_0,
      R => '0'
    );
small_is_nonzero_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => small_is_nonzero_i_2_n_0,
      I1 => small_is_nonzero_i_3_n_0,
      I2 => small_is_nonzero_i_4_n_0,
      O => small_is_nonzero0
    );
small_is_nonzero_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => mantissa_small(21),
      I1 => mantissa_small(22),
      I2 => mantissa_small(19),
      I3 => mantissa_small(20),
      I4 => mantissa_small(18),
      I5 => mantissa_small(17),
      O => small_is_nonzero_i_10_n_0
    );
small_is_nonzero_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => mantissa_small(15),
      I1 => mantissa_small(16),
      I2 => mantissa_small(13),
      I3 => mantissa_small(14),
      I4 => mantissa_small(12),
      I5 => mantissa_small(11),
      O => small_is_nonzero_i_11_n_0
    );
small_is_nonzero_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => mantissa_small(9),
      I1 => mantissa_small(10),
      I2 => mantissa_small(7),
      I3 => mantissa_small(8),
      I4 => mantissa_small(6),
      I5 => mantissa_small(5),
      O => small_is_nonzero_i_2_n_0
    );
small_is_nonzero_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => small_is_nonzero_i_5_n_0,
      I1 => mantissa_small(1),
      I2 => mantissa_small(2),
      I3 => mantissa_small(0),
      I4 => mantissa_small(3),
      I5 => mantissa_small(4),
      O => small_is_nonzero_i_3_n_0
    );
small_is_nonzero_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => small_is_nonzero_i_6_n_0,
      I1 => small_is_nonzero_i_7_n_0,
      I2 => small_is_nonzero_i_8_n_0,
      I3 => small_is_nonzero_i_9_n_0,
      I4 => small_is_nonzero_i_10_n_0,
      I5 => small_is_nonzero_i_11_n_0,
      O => small_is_nonzero_i_4_n_0
    );
small_is_nonzero_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFB"
    )
        port map (
      I0 => mantissa_small(51),
      I1 => small_is_denorm_reg_n_0,
      I2 => mantissa_small(49),
      I3 => mantissa_small(50),
      I4 => mantissa_small(48),
      I5 => mantissa_small(47),
      O => small_is_nonzero_i_5_n_0
    );
small_is_nonzero_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => mantissa_small(39),
      I1 => mantissa_small(40),
      I2 => mantissa_small(37),
      I3 => mantissa_small(38),
      I4 => mantissa_small(36),
      I5 => mantissa_small(35),
      O => small_is_nonzero_i_6_n_0
    );
small_is_nonzero_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => mantissa_small(45),
      I1 => mantissa_small(46),
      I2 => mantissa_small(43),
      I3 => mantissa_small(44),
      I4 => mantissa_small(42),
      I5 => mantissa_small(41),
      O => small_is_nonzero_i_7_n_0
    );
small_is_nonzero_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => mantissa_small(27),
      I1 => mantissa_small(28),
      I2 => mantissa_small(25),
      I3 => mantissa_small(26),
      I4 => mantissa_small(24),
      I5 => mantissa_small(23),
      O => small_is_nonzero_i_8_n_0
    );
small_is_nonzero_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => mantissa_small(33),
      I1 => mantissa_small(34),
      I2 => mantissa_small(31),
      I3 => mantissa_small(32),
      I4 => mantissa_small(30),
      I5 => mantissa_small(29),
      O => small_is_nonzero_i_9_n_0
    );
small_is_nonzero_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => small_is_nonzero0,
      Q => small_is_nonzero,
      R => rst
    );
\subtra_shift[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA8080000A808"
    )
        port map (
      I0 => \subtra_shift[54]_i_2_n_0\,
      I1 => \subtra_shift[0]_i_2_n_0\,
      I2 => exponent_diff(1),
      I3 => \subtra_shift[2]_i_2_n_0\,
      I4 => exponent_diff(0),
      I5 => \subtra_shift[1]_i_2_n_0\,
      O => SHR(0)
    );
\subtra_shift[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB833B8CCB800"
    )
        port map (
      I0 => \subtra_shift[12]_i_3_n_0\,
      I1 => exponent_diff(3),
      I2 => \subtra_shift[4]_i_3_n_0\,
      I3 => exponent_diff(2),
      I4 => \subtra_shift[8]_i_3_n_0\,
      I5 => \subtra_shift[0]_i_3_n_0\,
      O => \subtra_shift[0]_i_2_n_0\
    );
\subtra_shift[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \subtrahend_reg_n_0_[48]\,
      I1 => \subtrahend_reg_n_0_[16]\,
      I2 => exponent_diff(4),
      I3 => exponent_diff(5),
      I4 => \subtrahend_reg_n_0_[32]\,
      O => \subtra_shift[0]_i_3_n_0\
    );
\subtra_shift[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => \subtra_shift[12]_i_2_n_0\,
      I1 => exponent_diff(1),
      I2 => \subtra_shift[10]_i_2_n_0\,
      I3 => \subtra_shift[54]_i_2_n_0\,
      I4 => exponent_diff(0),
      I5 => \subtra_shift[11]_i_2_n_0\,
      O => SHR(10)
    );
\subtra_shift[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \subtra_shift[22]_i_3_n_0\,
      I1 => \subtra_shift[14]_i_3_n_0\,
      I2 => exponent_diff(2),
      I3 => \subtra_shift[18]_i_3_n_0\,
      I4 => exponent_diff(3),
      I5 => \subtra_shift[10]_i_3_n_0\,
      O => \subtra_shift[10]_i_2_n_0\
    );
\subtra_shift[10]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \subtrahend_reg_n_0_[26]\,
      I1 => exponent_diff(4),
      I2 => \subtrahend_reg_n_0_[42]\,
      I3 => exponent_diff(5),
      I4 => \subtrahend_reg_n_0_[10]\,
      O => \subtra_shift[10]_i_3_n_0\
    );
\subtra_shift[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B800FF000000"
    )
        port map (
      I0 => \subtra_shift[14]_i_2_n_0\,
      I1 => exponent_diff(1),
      I2 => \subtra_shift[12]_i_2_n_0\,
      I3 => \subtra_shift[54]_i_2_n_0\,
      I4 => \subtra_shift[11]_i_2_n_0\,
      I5 => exponent_diff(0),
      O => SHR(11)
    );
\subtra_shift[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \subtra_shift[13]_i_3_n_0\,
      I1 => exponent_diff(1),
      I2 => \subtra_shift[11]_i_3_n_0\,
      O => \subtra_shift[11]_i_2_n_0\
    );
\subtra_shift[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \subtra_shift[23]_i_5_n_0\,
      I1 => \subtra_shift[15]_i_4_n_0\,
      I2 => exponent_diff(2),
      I3 => \subtra_shift[19]_i_4_n_0\,
      I4 => exponent_diff(3),
      I5 => \subtra_shift[11]_i_4_n_0\,
      O => \subtra_shift[11]_i_3_n_0\
    );
\subtra_shift[11]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \subtrahend_reg_n_0_[27]\,
      I1 => exponent_diff(4),
      I2 => \subtrahend_reg_n_0_[43]\,
      I3 => exponent_diff(5),
      I4 => \subtrahend_reg_n_0_[11]\,
      O => \subtra_shift[11]_i_4_n_0\
    );
\subtra_shift[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => \subtra_shift[14]_i_2_n_0\,
      I1 => exponent_diff(1),
      I2 => \subtra_shift[12]_i_2_n_0\,
      I3 => \subtra_shift[54]_i_2_n_0\,
      I4 => exponent_diff(0),
      I5 => \subtra_shift[13]_i_2_n_0\,
      O => SHR(12)
    );
\subtra_shift[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \subtra_shift[24]_i_4_n_0\,
      I1 => \subtra_shift[16]_i_3_n_0\,
      I2 => exponent_diff(2),
      I3 => \subtra_shift[20]_i_3_n_0\,
      I4 => exponent_diff(3),
      I5 => \subtra_shift[12]_i_3_n_0\,
      O => \subtra_shift[12]_i_2_n_0\
    );
\subtra_shift[12]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \subtrahend_reg_n_0_[28]\,
      I1 => exponent_diff(4),
      I2 => \subtrahend_reg_n_0_[44]\,
      I3 => exponent_diff(5),
      I4 => \subtrahend_reg_n_0_[12]\,
      O => \subtra_shift[12]_i_3_n_0\
    );
\subtra_shift[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B800FF000000"
    )
        port map (
      I0 => \subtra_shift[16]_i_2_n_0\,
      I1 => exponent_diff(1),
      I2 => \subtra_shift[14]_i_2_n_0\,
      I3 => \subtra_shift[54]_i_2_n_0\,
      I4 => \subtra_shift[13]_i_2_n_0\,
      I5 => exponent_diff(0),
      O => SHR(13)
    );
\subtra_shift[13]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \subtra_shift[15]_i_3_n_0\,
      I1 => exponent_diff(1),
      I2 => \subtra_shift[13]_i_3_n_0\,
      O => \subtra_shift[13]_i_2_n_0\
    );
\subtra_shift[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \subtra_shift[25]_i_5_n_0\,
      I1 => \subtra_shift[17]_i_4_n_0\,
      I2 => exponent_diff(2),
      I3 => \subtra_shift[21]_i_4_n_0\,
      I4 => exponent_diff(3),
      I5 => \subtra_shift[13]_i_4_n_0\,
      O => \subtra_shift[13]_i_3_n_0\
    );
\subtra_shift[13]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \subtrahend_reg_n_0_[29]\,
      I1 => exponent_diff(4),
      I2 => \subtrahend_reg_n_0_[45]\,
      I3 => exponent_diff(5),
      I4 => \subtrahend_reg_n_0_[13]\,
      O => \subtra_shift[13]_i_4_n_0\
    );
\subtra_shift[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => \subtra_shift[16]_i_2_n_0\,
      I1 => exponent_diff(1),
      I2 => \subtra_shift[14]_i_2_n_0\,
      I3 => \subtra_shift[54]_i_2_n_0\,
      I4 => exponent_diff(0),
      I5 => \subtra_shift[15]_i_2_n_0\,
      O => SHR(14)
    );
\subtra_shift[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \subtra_shift[26]_i_4_n_0\,
      I1 => \subtra_shift[18]_i_3_n_0\,
      I2 => exponent_diff(2),
      I3 => \subtra_shift[22]_i_3_n_0\,
      I4 => exponent_diff(3),
      I5 => \subtra_shift[14]_i_3_n_0\,
      O => \subtra_shift[14]_i_2_n_0\
    );
\subtra_shift[14]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \subtrahend_reg_n_0_[30]\,
      I1 => exponent_diff(4),
      I2 => \subtrahend_reg_n_0_[46]\,
      I3 => exponent_diff(5),
      I4 => \subtrahend_reg_n_0_[14]\,
      O => \subtra_shift[14]_i_3_n_0\
    );
\subtra_shift[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B800FF000000"
    )
        port map (
      I0 => \subtra_shift[18]_i_2_n_0\,
      I1 => exponent_diff(1),
      I2 => \subtra_shift[16]_i_2_n_0\,
      I3 => \subtra_shift[54]_i_2_n_0\,
      I4 => \subtra_shift[15]_i_2_n_0\,
      I5 => exponent_diff(0),
      O => SHR(15)
    );
\subtra_shift[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \subtra_shift[17]_i_3_n_0\,
      I1 => exponent_diff(1),
      I2 => \subtra_shift[15]_i_3_n_0\,
      O => \subtra_shift[15]_i_2_n_0\
    );
\subtra_shift[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \subtra_shift[27]_i_5_n_0\,
      I1 => \subtra_shift[19]_i_4_n_0\,
      I2 => exponent_diff(2),
      I3 => \subtra_shift[23]_i_5_n_0\,
      I4 => exponent_diff(3),
      I5 => \subtra_shift[15]_i_4_n_0\,
      O => \subtra_shift[15]_i_3_n_0\
    );
\subtra_shift[15]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \subtrahend_reg_n_0_[31]\,
      I1 => exponent_diff(4),
      I2 => \subtrahend_reg_n_0_[47]\,
      I3 => exponent_diff(5),
      I4 => \subtrahend_reg_n_0_[15]\,
      O => \subtra_shift[15]_i_4_n_0\
    );
\subtra_shift[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => \subtra_shift[18]_i_2_n_0\,
      I1 => exponent_diff(1),
      I2 => \subtra_shift[16]_i_2_n_0\,
      I3 => \subtra_shift[54]_i_2_n_0\,
      I4 => exponent_diff(0),
      I5 => \subtra_shift[17]_i_2_n_0\,
      O => SHR(16)
    );
\subtra_shift[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \subtra_shift[28]_i_4_n_0\,
      I1 => \subtra_shift[20]_i_3_n_0\,
      I2 => exponent_diff(2),
      I3 => \subtra_shift[24]_i_4_n_0\,
      I4 => exponent_diff(3),
      I5 => \subtra_shift[16]_i_3_n_0\,
      O => \subtra_shift[16]_i_2_n_0\
    );
\subtra_shift[16]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \subtrahend_reg_n_0_[32]\,
      I1 => exponent_diff(4),
      I2 => \subtrahend_reg_n_0_[48]\,
      I3 => exponent_diff(5),
      I4 => \subtrahend_reg_n_0_[16]\,
      O => \subtra_shift[16]_i_3_n_0\
    );
\subtra_shift[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B800FF000000"
    )
        port map (
      I0 => \subtra_shift[20]_i_2_n_0\,
      I1 => exponent_diff(1),
      I2 => \subtra_shift[18]_i_2_n_0\,
      I3 => \subtra_shift[54]_i_2_n_0\,
      I4 => \subtra_shift[17]_i_2_n_0\,
      I5 => exponent_diff(0),
      O => SHR(17)
    );
\subtra_shift[17]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \subtra_shift[19]_i_3_n_0\,
      I1 => exponent_diff(1),
      I2 => \subtra_shift[17]_i_3_n_0\,
      O => \subtra_shift[17]_i_2_n_0\
    );
\subtra_shift[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \subtra_shift[29]_i_5_n_0\,
      I1 => \subtra_shift[21]_i_4_n_0\,
      I2 => exponent_diff(2),
      I3 => \subtra_shift[25]_i_5_n_0\,
      I4 => exponent_diff(3),
      I5 => \subtra_shift[17]_i_4_n_0\,
      O => \subtra_shift[17]_i_3_n_0\
    );
\subtra_shift[17]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \subtrahend_reg_n_0_[33]\,
      I1 => exponent_diff(4),
      I2 => \subtrahend_reg_n_0_[49]\,
      I3 => exponent_diff(5),
      I4 => \subtrahend_reg_n_0_[17]\,
      O => \subtra_shift[17]_i_4_n_0\
    );
\subtra_shift[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => \subtra_shift[20]_i_2_n_0\,
      I1 => exponent_diff(1),
      I2 => \subtra_shift[18]_i_2_n_0\,
      I3 => \subtra_shift[54]_i_2_n_0\,
      I4 => exponent_diff(0),
      I5 => \subtra_shift[19]_i_2_n_0\,
      O => SHR(18)
    );
\subtra_shift[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \subtra_shift[30]_i_5_n_0\,
      I1 => \subtra_shift[22]_i_3_n_0\,
      I2 => exponent_diff(2),
      I3 => \subtra_shift[26]_i_4_n_0\,
      I4 => exponent_diff(3),
      I5 => \subtra_shift[18]_i_3_n_0\,
      O => \subtra_shift[18]_i_2_n_0\
    );
\subtra_shift[18]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \subtrahend_reg_n_0_[34]\,
      I1 => exponent_diff(4),
      I2 => \subtrahend_reg_n_0_[50]\,
      I3 => exponent_diff(5),
      I4 => \subtrahend_reg_n_0_[18]\,
      O => \subtra_shift[18]_i_3_n_0\
    );
\subtra_shift[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B800FF000000"
    )
        port map (
      I0 => \subtra_shift[22]_i_2_n_0\,
      I1 => exponent_diff(1),
      I2 => \subtra_shift[20]_i_2_n_0\,
      I3 => \subtra_shift[54]_i_2_n_0\,
      I4 => \subtra_shift[19]_i_2_n_0\,
      I5 => exponent_diff(0),
      O => SHR(19)
    );
\subtra_shift[19]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \subtra_shift[21]_i_3_n_0\,
      I1 => exponent_diff(1),
      I2 => \subtra_shift[19]_i_3_n_0\,
      O => \subtra_shift[19]_i_2_n_0\
    );
\subtra_shift[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \subtra_shift[23]_i_4_n_0\,
      I1 => \subtra_shift[23]_i_5_n_0\,
      I2 => exponent_diff(2),
      I3 => \subtra_shift[27]_i_5_n_0\,
      I4 => exponent_diff(3),
      I5 => \subtra_shift[19]_i_4_n_0\,
      O => \subtra_shift[19]_i_3_n_0\
    );
\subtra_shift[19]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \subtrahend_reg_n_0_[35]\,
      I1 => exponent_diff(4),
      I2 => \subtrahend_reg_n_0_[51]\,
      I3 => exponent_diff(5),
      I4 => \subtrahend_reg_n_0_[19]\,
      O => \subtra_shift[19]_i_4_n_0\
    );
\subtra_shift[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B800FF000000"
    )
        port map (
      I0 => \subtra_shift[4]_i_2_n_0\,
      I1 => exponent_diff(1),
      I2 => \subtra_shift[2]_i_2_n_0\,
      I3 => \subtra_shift[54]_i_2_n_0\,
      I4 => \subtra_shift[1]_i_2_n_0\,
      I5 => exponent_diff(0),
      O => SHR(1)
    );
\subtra_shift[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \subtra_shift[3]_i_3_n_0\,
      I1 => exponent_diff(1),
      I2 => \subtra_shift[1]_i_3_n_0\,
      I3 => exponent_diff(2),
      I4 => \subtra_shift[1]_i_4_n_0\,
      O => \subtra_shift[1]_i_2_n_0\
    );
\subtra_shift[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \subtra_shift[13]_i_4_n_0\,
      I1 => exponent_diff(3),
      I2 => \subtra_shift[5]_i_4_n_0\,
      O => \subtra_shift[1]_i_3_n_0\
    );
\subtra_shift[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => \subtra_shift[9]_i_4_n_0\,
      I1 => exponent_diff(3),
      I2 => \subtra_shift[1]_i_5_n_0\,
      I3 => exponent_diff(4),
      I4 => exponent_diff(5),
      I5 => \subtrahend_reg_n_0_[33]\,
      O => \subtra_shift[1]_i_4_n_0\
    );
\subtra_shift[1]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \subtrahend_reg_n_0_[49]\,
      I1 => exponent_diff(5),
      I2 => \subtrahend_reg_n_0_[17]\,
      O => \subtra_shift[1]_i_5_n_0\
    );
\subtra_shift[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => \subtra_shift[22]_i_2_n_0\,
      I1 => exponent_diff(1),
      I2 => \subtra_shift[20]_i_2_n_0\,
      I3 => \subtra_shift[54]_i_2_n_0\,
      I4 => exponent_diff(0),
      I5 => \subtra_shift[21]_i_2_n_0\,
      O => SHR(20)
    );
\subtra_shift[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \subtra_shift[24]_i_3_n_0\,
      I1 => \subtra_shift[24]_i_4_n_0\,
      I2 => exponent_diff(2),
      I3 => \subtra_shift[28]_i_4_n_0\,
      I4 => exponent_diff(3),
      I5 => \subtra_shift[20]_i_3_n_0\,
      O => \subtra_shift[20]_i_2_n_0\
    );
\subtra_shift[20]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \subtrahend_reg_n_0_[36]\,
      I1 => exponent_diff(4),
      I2 => \subtrahend_reg_n_0_[52]\,
      I3 => exponent_diff(5),
      I4 => \subtrahend_reg_n_0_[20]\,
      O => \subtra_shift[20]_i_3_n_0\
    );
\subtra_shift[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B800FF000000"
    )
        port map (
      I0 => \subtra_shift[24]_i_2_n_0\,
      I1 => exponent_diff(1),
      I2 => \subtra_shift[22]_i_2_n_0\,
      I3 => \subtra_shift[54]_i_2_n_0\,
      I4 => \subtra_shift[21]_i_2_n_0\,
      I5 => exponent_diff(0),
      O => SHR(21)
    );
\subtra_shift[21]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \subtra_shift[23]_i_3_n_0\,
      I1 => exponent_diff(1),
      I2 => \subtra_shift[21]_i_3_n_0\,
      O => \subtra_shift[21]_i_2_n_0\
    );
\subtra_shift[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \subtra_shift[25]_i_4_n_0\,
      I1 => \subtra_shift[25]_i_5_n_0\,
      I2 => exponent_diff(2),
      I3 => \subtra_shift[29]_i_5_n_0\,
      I4 => exponent_diff(3),
      I5 => \subtra_shift[21]_i_4_n_0\,
      O => \subtra_shift[21]_i_3_n_0\
    );
\subtra_shift[21]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \subtrahend_reg_n_0_[37]\,
      I1 => exponent_diff(4),
      I2 => \subtrahend_reg_n_0_[53]\,
      I3 => exponent_diff(5),
      I4 => \subtrahend_reg_n_0_[21]\,
      O => \subtra_shift[21]_i_4_n_0\
    );
\subtra_shift[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => \subtra_shift[24]_i_2_n_0\,
      I1 => exponent_diff(1),
      I2 => \subtra_shift[22]_i_2_n_0\,
      I3 => \subtra_shift[54]_i_2_n_0\,
      I4 => exponent_diff(0),
      I5 => \subtra_shift[23]_i_2_n_0\,
      O => SHR(22)
    );
\subtra_shift[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \subtra_shift[26]_i_3_n_0\,
      I1 => \subtra_shift[26]_i_4_n_0\,
      I2 => exponent_diff(2),
      I3 => \subtra_shift[30]_i_5_n_0\,
      I4 => exponent_diff(3),
      I5 => \subtra_shift[22]_i_3_n_0\,
      O => \subtra_shift[22]_i_2_n_0\
    );
\subtra_shift[22]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \subtrahend_reg_n_0_[38]\,
      I1 => exponent_diff(4),
      I2 => \subtrahend_reg_n_0_[54]\,
      I3 => exponent_diff(5),
      I4 => \subtrahend_reg_n_0_[22]\,
      O => \subtra_shift[22]_i_3_n_0\
    );
\subtra_shift[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B800FF000000"
    )
        port map (
      I0 => \subtra_shift[26]_i_2_n_0\,
      I1 => exponent_diff(1),
      I2 => \subtra_shift[24]_i_2_n_0\,
      I3 => \subtra_shift[54]_i_2_n_0\,
      I4 => \subtra_shift[23]_i_2_n_0\,
      I5 => exponent_diff(0),
      O => SHR(23)
    );
\subtra_shift[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \subtra_shift[25]_i_3_n_0\,
      I1 => exponent_diff(1),
      I2 => \subtra_shift[23]_i_3_n_0\,
      O => \subtra_shift[23]_i_2_n_0\
    );
\subtra_shift[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \subtra_shift[27]_i_4_n_0\,
      I1 => \subtra_shift[27]_i_5_n_0\,
      I2 => exponent_diff(2),
      I3 => \subtra_shift[23]_i_4_n_0\,
      I4 => exponent_diff(3),
      I5 => \subtra_shift[23]_i_5_n_0\,
      O => \subtra_shift[23]_i_3_n_0\
    );
\subtra_shift[23]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \subtrahend_reg_n_0_[47]\,
      I1 => exponent_diff(4),
      I2 => \subtrahend_reg_n_0_[31]\,
      I3 => exponent_diff(5),
      O => \subtra_shift[23]_i_4_n_0\
    );
\subtra_shift[23]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \subtrahend_reg_n_0_[39]\,
      I1 => exponent_diff(4),
      I2 => \subtrahend_reg_n_0_[23]\,
      I3 => exponent_diff(5),
      O => \subtra_shift[23]_i_5_n_0\
    );
\subtra_shift[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => \subtra_shift[26]_i_2_n_0\,
      I1 => exponent_diff(1),
      I2 => \subtra_shift[24]_i_2_n_0\,
      I3 => \subtra_shift[54]_i_2_n_0\,
      I4 => exponent_diff(0),
      I5 => \subtra_shift[25]_i_2_n_0\,
      O => SHR(24)
    );
\subtra_shift[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \subtra_shift[28]_i_3_n_0\,
      I1 => \subtra_shift[28]_i_4_n_0\,
      I2 => exponent_diff(2),
      I3 => \subtra_shift[24]_i_3_n_0\,
      I4 => exponent_diff(3),
      I5 => \subtra_shift[24]_i_4_n_0\,
      O => \subtra_shift[24]_i_2_n_0\
    );
\subtra_shift[24]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \subtrahend_reg_n_0_[48]\,
      I1 => exponent_diff(4),
      I2 => \subtrahend_reg_n_0_[32]\,
      I3 => exponent_diff(5),
      O => \subtra_shift[24]_i_3_n_0\
    );
\subtra_shift[24]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \subtrahend_reg_n_0_[40]\,
      I1 => exponent_diff(4),
      I2 => \subtrahend_reg_n_0_[24]\,
      I3 => exponent_diff(5),
      O => \subtra_shift[24]_i_4_n_0\
    );
\subtra_shift[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B800FF000000"
    )
        port map (
      I0 => \subtra_shift[28]_i_2_n_0\,
      I1 => exponent_diff(1),
      I2 => \subtra_shift[26]_i_2_n_0\,
      I3 => \subtra_shift[54]_i_2_n_0\,
      I4 => \subtra_shift[25]_i_2_n_0\,
      I5 => exponent_diff(0),
      O => SHR(25)
    );
\subtra_shift[25]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \subtra_shift[27]_i_3_n_0\,
      I1 => exponent_diff(1),
      I2 => \subtra_shift[25]_i_3_n_0\,
      O => \subtra_shift[25]_i_2_n_0\
    );
\subtra_shift[25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \subtra_shift[29]_i_4_n_0\,
      I1 => \subtra_shift[29]_i_5_n_0\,
      I2 => exponent_diff(2),
      I3 => \subtra_shift[25]_i_4_n_0\,
      I4 => exponent_diff(3),
      I5 => \subtra_shift[25]_i_5_n_0\,
      O => \subtra_shift[25]_i_3_n_0\
    );
\subtra_shift[25]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \subtrahend_reg_n_0_[49]\,
      I1 => exponent_diff(4),
      I2 => \subtrahend_reg_n_0_[33]\,
      I3 => exponent_diff(5),
      O => \subtra_shift[25]_i_4_n_0\
    );
\subtra_shift[25]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \subtrahend_reg_n_0_[41]\,
      I1 => exponent_diff(4),
      I2 => \subtrahend_reg_n_0_[25]\,
      I3 => exponent_diff(5),
      O => \subtra_shift[25]_i_5_n_0\
    );
\subtra_shift[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => \subtra_shift[28]_i_2_n_0\,
      I1 => exponent_diff(1),
      I2 => \subtra_shift[26]_i_2_n_0\,
      I3 => \subtra_shift[54]_i_2_n_0\,
      I4 => exponent_diff(0),
      I5 => \subtra_shift[27]_i_2_n_0\,
      O => SHR(26)
    );
\subtra_shift[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \subtra_shift[30]_i_4_n_0\,
      I1 => \subtra_shift[30]_i_5_n_0\,
      I2 => exponent_diff(2),
      I3 => \subtra_shift[26]_i_3_n_0\,
      I4 => exponent_diff(3),
      I5 => \subtra_shift[26]_i_4_n_0\,
      O => \subtra_shift[26]_i_2_n_0\
    );
\subtra_shift[26]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \subtrahend_reg_n_0_[50]\,
      I1 => exponent_diff(4),
      I2 => \subtrahend_reg_n_0_[34]\,
      I3 => exponent_diff(5),
      O => \subtra_shift[26]_i_3_n_0\
    );
\subtra_shift[26]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \subtrahend_reg_n_0_[42]\,
      I1 => exponent_diff(4),
      I2 => \subtrahend_reg_n_0_[26]\,
      I3 => exponent_diff(5),
      O => \subtra_shift[26]_i_4_n_0\
    );
\subtra_shift[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B800FF000000"
    )
        port map (
      I0 => \subtra_shift[30]_i_3_n_0\,
      I1 => exponent_diff(1),
      I2 => \subtra_shift[28]_i_2_n_0\,
      I3 => \subtra_shift[54]_i_2_n_0\,
      I4 => \subtra_shift[27]_i_2_n_0\,
      I5 => exponent_diff(0),
      O => SHR(27)
    );
\subtra_shift[27]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \subtra_shift[29]_i_3_n_0\,
      I1 => exponent_diff(1),
      I2 => \subtra_shift[27]_i_3_n_0\,
      O => \subtra_shift[27]_i_2_n_0\
    );
\subtra_shift[27]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \subtra_shift[31]_i_3_n_0\,
      I1 => exponent_diff(2),
      I2 => \subtra_shift[27]_i_4_n_0\,
      I3 => exponent_diff(3),
      I4 => \subtra_shift[27]_i_5_n_0\,
      O => \subtra_shift[27]_i_3_n_0\
    );
\subtra_shift[27]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \subtrahend_reg_n_0_[51]\,
      I1 => exponent_diff(4),
      I2 => \subtrahend_reg_n_0_[35]\,
      I3 => exponent_diff(5),
      O => \subtra_shift[27]_i_4_n_0\
    );
\subtra_shift[27]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \subtrahend_reg_n_0_[43]\,
      I1 => exponent_diff(4),
      I2 => \subtrahend_reg_n_0_[27]\,
      I3 => exponent_diff(5),
      O => \subtra_shift[27]_i_5_n_0\
    );
\subtra_shift[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => \subtra_shift[30]_i_3_n_0\,
      I1 => exponent_diff(1),
      I2 => \subtra_shift[28]_i_2_n_0\,
      I3 => \subtra_shift[54]_i_2_n_0\,
      I4 => exponent_diff(0),
      I5 => \subtra_shift[29]_i_2_n_0\,
      O => SHR(28)
    );
\subtra_shift[28]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \subtra_shift[32]_i_3_n_0\,
      I1 => exponent_diff(2),
      I2 => \subtra_shift[28]_i_3_n_0\,
      I3 => exponent_diff(3),
      I4 => \subtra_shift[28]_i_4_n_0\,
      O => \subtra_shift[28]_i_2_n_0\
    );
\subtra_shift[28]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \subtrahend_reg_n_0_[52]\,
      I1 => exponent_diff(4),
      I2 => \subtrahend_reg_n_0_[36]\,
      I3 => exponent_diff(5),
      O => \subtra_shift[28]_i_3_n_0\
    );
\subtra_shift[28]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \subtrahend_reg_n_0_[44]\,
      I1 => exponent_diff(4),
      I2 => \subtrahend_reg_n_0_[28]\,
      I3 => exponent_diff(5),
      O => \subtra_shift[28]_i_4_n_0\
    );
\subtra_shift[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B800FF000000"
    )
        port map (
      I0 => \subtra_shift[30]_i_2_n_0\,
      I1 => exponent_diff(1),
      I2 => \subtra_shift[30]_i_3_n_0\,
      I3 => \subtra_shift[54]_i_2_n_0\,
      I4 => \subtra_shift[29]_i_2_n_0\,
      I5 => exponent_diff(0),
      O => SHR(29)
    );
\subtra_shift[29]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \subtra_shift[35]_i_3_n_0\,
      I1 => exponent_diff(2),
      I2 => \subtra_shift[31]_i_3_n_0\,
      I3 => exponent_diff(1),
      I4 => \subtra_shift[29]_i_3_n_0\,
      O => \subtra_shift[29]_i_2_n_0\
    );
\subtra_shift[29]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \subtra_shift[33]_i_3_n_0\,
      I1 => exponent_diff(2),
      I2 => \subtra_shift[29]_i_4_n_0\,
      I3 => exponent_diff(3),
      I4 => \subtra_shift[29]_i_5_n_0\,
      O => \subtra_shift[29]_i_3_n_0\
    );
\subtra_shift[29]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \subtrahend_reg_n_0_[53]\,
      I1 => exponent_diff(4),
      I2 => \subtrahend_reg_n_0_[37]\,
      I3 => exponent_diff(5),
      O => \subtra_shift[29]_i_4_n_0\
    );
\subtra_shift[29]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \subtrahend_reg_n_0_[45]\,
      I1 => exponent_diff(4),
      I2 => \subtrahend_reg_n_0_[29]\,
      I3 => exponent_diff(5),
      O => \subtra_shift[29]_i_5_n_0\
    );
\subtra_shift[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => \subtra_shift[4]_i_2_n_0\,
      I1 => exponent_diff(1),
      I2 => \subtra_shift[2]_i_2_n_0\,
      I3 => \subtra_shift[54]_i_2_n_0\,
      I4 => exponent_diff(0),
      I5 => \subtra_shift[3]_i_2_n_0\,
      O => SHR(2)
    );
\subtra_shift[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \subtra_shift[14]_i_3_n_0\,
      I1 => \subtra_shift[6]_i_3_n_0\,
      I2 => exponent_diff(2),
      I3 => \subtra_shift[10]_i_3_n_0\,
      I4 => exponent_diff(3),
      I5 => \subtra_shift[2]_i_3_n_0\,
      O => \subtra_shift[2]_i_2_n_0\
    );
\subtra_shift[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \subtrahend_reg_n_0_[50]\,
      I1 => \subtrahend_reg_n_0_[18]\,
      I2 => exponent_diff(4),
      I3 => \subtrahend_reg_n_0_[34]\,
      I4 => exponent_diff(5),
      I5 => \subtrahend_reg_n_0_[2]\,
      O => \subtra_shift[2]_i_3_n_0\
    );
\subtra_shift[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => \subtra_shift[30]_i_2_n_0\,
      I1 => exponent_diff(1),
      I2 => \subtra_shift[30]_i_3_n_0\,
      I3 => \subtra_shift[54]_i_2_n_0\,
      I4 => exponent_diff(0),
      I5 => \subtra_shift[31]_i_2_n_0\,
      O => SHR(30)
    );
\subtra_shift[30]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \subtra_shift[36]_i_3_n_0\,
      I1 => exponent_diff(2),
      I2 => \subtra_shift[32]_i_3_n_0\,
      O => \subtra_shift[30]_i_2_n_0\
    );
\subtra_shift[30]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \subtra_shift[34]_i_3_n_0\,
      I1 => exponent_diff(2),
      I2 => \subtra_shift[30]_i_4_n_0\,
      I3 => exponent_diff(3),
      I4 => \subtra_shift[30]_i_5_n_0\,
      O => \subtra_shift[30]_i_3_n_0\
    );
\subtra_shift[30]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \subtrahend_reg_n_0_[54]\,
      I1 => exponent_diff(4),
      I2 => \subtrahend_reg_n_0_[38]\,
      I3 => exponent_diff(5),
      O => \subtra_shift[30]_i_4_n_0\
    );
\subtra_shift[30]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \subtrahend_reg_n_0_[46]\,
      I1 => exponent_diff(4),
      I2 => \subtrahend_reg_n_0_[30]\,
      I3 => exponent_diff(5),
      O => \subtra_shift[30]_i_5_n_0\
    );
\subtra_shift[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \subtra_shift[54]_i_2_n_0\,
      I1 => \subtra_shift[31]_i_2_n_0\,
      I2 => exponent_diff(0),
      I3 => \subtra_shift[32]_i_2_n_0\,
      O => SHR(31)
    );
\subtra_shift[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \subtra_shift[37]_i_3_n_0\,
      I1 => \subtra_shift[33]_i_3_n_0\,
      I2 => exponent_diff(1),
      I3 => \subtra_shift[35]_i_3_n_0\,
      I4 => exponent_diff(2),
      I5 => \subtra_shift[31]_i_3_n_0\,
      O => \subtra_shift[31]_i_2_n_0\
    );
\subtra_shift[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000030BB3088"
    )
        port map (
      I0 => \subtrahend_reg_n_0_[39]\,
      I1 => exponent_diff(3),
      I2 => \subtrahend_reg_n_0_[47]\,
      I3 => exponent_diff(4),
      I4 => \subtrahend_reg_n_0_[31]\,
      I5 => exponent_diff(5),
      O => \subtra_shift[31]_i_3_n_0\
    );
\subtra_shift[32]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \subtra_shift[54]_i_2_n_0\,
      I1 => \subtra_shift[32]_i_2_n_0\,
      I2 => exponent_diff(0),
      I3 => \subtra_shift[33]_i_2_n_0\,
      O => SHR(32)
    );
\subtra_shift[32]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \subtra_shift[38]_i_3_n_0\,
      I1 => \subtra_shift[34]_i_3_n_0\,
      I2 => exponent_diff(1),
      I3 => \subtra_shift[36]_i_3_n_0\,
      I4 => exponent_diff(2),
      I5 => \subtra_shift[32]_i_3_n_0\,
      O => \subtra_shift[32]_i_2_n_0\
    );
\subtra_shift[32]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000030BB3088"
    )
        port map (
      I0 => \subtrahend_reg_n_0_[40]\,
      I1 => exponent_diff(3),
      I2 => \subtrahend_reg_n_0_[48]\,
      I3 => exponent_diff(4),
      I4 => \subtrahend_reg_n_0_[32]\,
      I5 => exponent_diff(5),
      O => \subtra_shift[32]_i_3_n_0\
    );
\subtra_shift[33]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \subtra_shift[54]_i_2_n_0\,
      I1 => \subtra_shift[33]_i_2_n_0\,
      I2 => exponent_diff(0),
      I3 => \subtra_shift[34]_i_2_n_0\,
      O => SHR(33)
    );
\subtra_shift[33]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \subtra_shift[39]_i_3_n_0\,
      I1 => \subtra_shift[35]_i_3_n_0\,
      I2 => exponent_diff(1),
      I3 => \subtra_shift[37]_i_3_n_0\,
      I4 => exponent_diff(2),
      I5 => \subtra_shift[33]_i_3_n_0\,
      O => \subtra_shift[33]_i_2_n_0\
    );
\subtra_shift[33]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000030BB3088"
    )
        port map (
      I0 => \subtrahend_reg_n_0_[41]\,
      I1 => exponent_diff(3),
      I2 => \subtrahend_reg_n_0_[49]\,
      I3 => exponent_diff(4),
      I4 => \subtrahend_reg_n_0_[33]\,
      I5 => exponent_diff(5),
      O => \subtra_shift[33]_i_3_n_0\
    );
\subtra_shift[34]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \subtra_shift[54]_i_2_n_0\,
      I1 => \subtra_shift[34]_i_2_n_0\,
      I2 => exponent_diff(0),
      I3 => \subtra_shift[35]_i_2_n_0\,
      O => SHR(34)
    );
\subtra_shift[34]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \subtra_shift[40]_i_4_n_0\,
      I1 => \subtra_shift[36]_i_3_n_0\,
      I2 => exponent_diff(1),
      I3 => \subtra_shift[38]_i_3_n_0\,
      I4 => exponent_diff(2),
      I5 => \subtra_shift[34]_i_3_n_0\,
      O => \subtra_shift[34]_i_2_n_0\
    );
\subtra_shift[34]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000030BB3088"
    )
        port map (
      I0 => \subtrahend_reg_n_0_[42]\,
      I1 => exponent_diff(3),
      I2 => \subtrahend_reg_n_0_[50]\,
      I3 => exponent_diff(4),
      I4 => \subtrahend_reg_n_0_[34]\,
      I5 => exponent_diff(5),
      O => \subtra_shift[34]_i_3_n_0\
    );
\subtra_shift[35]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \subtra_shift[54]_i_2_n_0\,
      I1 => \subtra_shift[35]_i_2_n_0\,
      I2 => exponent_diff(0),
      I3 => \subtra_shift[36]_i_2_n_0\,
      O => SHR(35)
    );
\subtra_shift[35]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \subtra_shift[41]_i_3_n_0\,
      I1 => \subtra_shift[37]_i_3_n_0\,
      I2 => exponent_diff(1),
      I3 => \subtra_shift[39]_i_3_n_0\,
      I4 => exponent_diff(2),
      I5 => \subtra_shift[35]_i_3_n_0\,
      O => \subtra_shift[35]_i_2_n_0\
    );
\subtra_shift[35]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000030BB3088"
    )
        port map (
      I0 => \subtrahend_reg_n_0_[43]\,
      I1 => exponent_diff(3),
      I2 => \subtrahend_reg_n_0_[51]\,
      I3 => exponent_diff(4),
      I4 => \subtrahend_reg_n_0_[35]\,
      I5 => exponent_diff(5),
      O => \subtra_shift[35]_i_3_n_0\
    );
\subtra_shift[36]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \subtra_shift[54]_i_2_n_0\,
      I1 => \subtra_shift[36]_i_2_n_0\,
      I2 => exponent_diff(0),
      I3 => \subtra_shift[37]_i_2_n_0\,
      O => SHR(36)
    );
\subtra_shift[36]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \subtra_shift[42]_i_4_n_0\,
      I1 => \subtra_shift[38]_i_3_n_0\,
      I2 => exponent_diff(1),
      I3 => \subtra_shift[40]_i_4_n_0\,
      I4 => exponent_diff(2),
      I5 => \subtra_shift[36]_i_3_n_0\,
      O => \subtra_shift[36]_i_2_n_0\
    );
\subtra_shift[36]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000030BB3088"
    )
        port map (
      I0 => \subtrahend_reg_n_0_[44]\,
      I1 => exponent_diff(3),
      I2 => \subtrahend_reg_n_0_[52]\,
      I3 => exponent_diff(4),
      I4 => \subtrahend_reg_n_0_[36]\,
      I5 => exponent_diff(5),
      O => \subtra_shift[36]_i_3_n_0\
    );
\subtra_shift[37]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \subtra_shift[54]_i_2_n_0\,
      I1 => \subtra_shift[37]_i_2_n_0\,
      I2 => exponent_diff(0),
      I3 => \subtra_shift[38]_i_2_n_0\,
      O => SHR(37)
    );
\subtra_shift[37]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \subtra_shift[43]_i_3_n_0\,
      I1 => \subtra_shift[39]_i_3_n_0\,
      I2 => exponent_diff(1),
      I3 => \subtra_shift[41]_i_3_n_0\,
      I4 => exponent_diff(2),
      I5 => \subtra_shift[37]_i_3_n_0\,
      O => \subtra_shift[37]_i_2_n_0\
    );
\subtra_shift[37]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000030BB3088"
    )
        port map (
      I0 => \subtrahend_reg_n_0_[45]\,
      I1 => exponent_diff(3),
      I2 => \subtrahend_reg_n_0_[53]\,
      I3 => exponent_diff(4),
      I4 => \subtrahend_reg_n_0_[37]\,
      I5 => exponent_diff(5),
      O => \subtra_shift[37]_i_3_n_0\
    );
\subtra_shift[38]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \subtra_shift[54]_i_2_n_0\,
      I1 => \subtra_shift[38]_i_2_n_0\,
      I2 => exponent_diff(0),
      I3 => \subtra_shift[39]_i_2_n_0\,
      O => SHR(38)
    );
\subtra_shift[38]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \subtra_shift[40]_i_3_n_0\,
      I1 => \subtra_shift[40]_i_4_n_0\,
      I2 => exponent_diff(1),
      I3 => \subtra_shift[42]_i_4_n_0\,
      I4 => exponent_diff(2),
      I5 => \subtra_shift[38]_i_3_n_0\,
      O => \subtra_shift[38]_i_2_n_0\
    );
\subtra_shift[38]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000030BB3088"
    )
        port map (
      I0 => \subtrahend_reg_n_0_[46]\,
      I1 => exponent_diff(3),
      I2 => \subtrahend_reg_n_0_[54]\,
      I3 => exponent_diff(4),
      I4 => \subtrahend_reg_n_0_[38]\,
      I5 => exponent_diff(5),
      O => \subtra_shift[38]_i_3_n_0\
    );
\subtra_shift[39]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \subtra_shift[54]_i_2_n_0\,
      I1 => \subtra_shift[39]_i_2_n_0\,
      I2 => exponent_diff(0),
      I3 => \subtra_shift[40]_i_2_n_0\,
      O => SHR(39)
    );
\subtra_shift[39]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \subtra_shift[45]_i_3_n_0\,
      I1 => \subtra_shift[41]_i_3_n_0\,
      I2 => exponent_diff(1),
      I3 => \subtra_shift[43]_i_3_n_0\,
      I4 => exponent_diff(2),
      I5 => \subtra_shift[39]_i_3_n_0\,
      O => \subtra_shift[39]_i_2_n_0\
    );
\subtra_shift[39]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000B08"
    )
        port map (
      I0 => \subtrahend_reg_n_0_[47]\,
      I1 => exponent_diff(3),
      I2 => exponent_diff(5),
      I3 => \subtrahend_reg_n_0_[39]\,
      I4 => exponent_diff(4),
      O => \subtra_shift[39]_i_3_n_0\
    );
\subtra_shift[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B800FF000000"
    )
        port map (
      I0 => \subtra_shift[6]_i_2_n_0\,
      I1 => exponent_diff(1),
      I2 => \subtra_shift[4]_i_2_n_0\,
      I3 => \subtra_shift[54]_i_2_n_0\,
      I4 => \subtra_shift[3]_i_2_n_0\,
      I5 => exponent_diff(0),
      O => SHR(3)
    );
\subtra_shift[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \subtra_shift[5]_i_3_n_0\,
      I1 => exponent_diff(1),
      I2 => \subtra_shift[3]_i_3_n_0\,
      O => \subtra_shift[3]_i_2_n_0\
    );
\subtra_shift[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \subtra_shift[15]_i_4_n_0\,
      I1 => \subtra_shift[7]_i_4_n_0\,
      I2 => exponent_diff(2),
      I3 => \subtra_shift[11]_i_4_n_0\,
      I4 => exponent_diff(3),
      I5 => \subtra_shift[3]_i_4_n_0\,
      O => \subtra_shift[3]_i_3_n_0\
    );
\subtra_shift[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \subtrahend_reg_n_0_[51]\,
      I1 => \subtrahend_reg_n_0_[19]\,
      I2 => exponent_diff(4),
      I3 => \subtrahend_reg_n_0_[35]\,
      I4 => exponent_diff(5),
      I5 => \subtrahend_reg_n_0_[3]\,
      O => \subtra_shift[3]_i_4_n_0\
    );
\subtra_shift[40]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B800FF000000"
    )
        port map (
      I0 => \subtra_shift[43]_i_2_n_0\,
      I1 => exponent_diff(1),
      I2 => \subtra_shift[41]_i_2_n_0\,
      I3 => \subtra_shift[54]_i_2_n_0\,
      I4 => \subtra_shift[40]_i_2_n_0\,
      I5 => exponent_diff(0),
      O => SHR(40)
    );
\subtra_shift[40]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \subtra_shift[42]_i_3_n_0\,
      I1 => \subtra_shift[42]_i_4_n_0\,
      I2 => exponent_diff(1),
      I3 => \subtra_shift[40]_i_3_n_0\,
      I4 => exponent_diff(2),
      I5 => \subtra_shift[40]_i_4_n_0\,
      O => \subtra_shift[40]_i_2_n_0\
    );
\subtra_shift[40]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000B08"
    )
        port map (
      I0 => \subtrahend_reg_n_0_[52]\,
      I1 => exponent_diff(3),
      I2 => exponent_diff(5),
      I3 => \subtrahend_reg_n_0_[44]\,
      I4 => exponent_diff(4),
      O => \subtra_shift[40]_i_3_n_0\
    );
\subtra_shift[40]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000B08"
    )
        port map (
      I0 => \subtrahend_reg_n_0_[48]\,
      I1 => exponent_diff(3),
      I2 => exponent_diff(5),
      I3 => \subtrahend_reg_n_0_[40]\,
      I4 => exponent_diff(4),
      O => \subtra_shift[40]_i_4_n_0\
    );
\subtra_shift[41]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => \subtra_shift[43]_i_2_n_0\,
      I1 => exponent_diff(1),
      I2 => \subtra_shift[41]_i_2_n_0\,
      I3 => \subtra_shift[54]_i_2_n_0\,
      I4 => exponent_diff(0),
      I5 => \subtra_shift[42]_i_2_n_0\,
      O => SHR(41)
    );
\subtra_shift[41]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \subtra_shift[45]_i_3_n_0\,
      I1 => exponent_diff(2),
      I2 => \subtra_shift[41]_i_3_n_0\,
      O => \subtra_shift[41]_i_2_n_0\
    );
\subtra_shift[41]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000B08"
    )
        port map (
      I0 => \subtrahend_reg_n_0_[49]\,
      I1 => exponent_diff(3),
      I2 => exponent_diff(5),
      I3 => \subtrahend_reg_n_0_[41]\,
      I4 => exponent_diff(4),
      O => \subtra_shift[41]_i_3_n_0\
    );
\subtra_shift[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B800FF000000"
    )
        port map (
      I0 => \subtra_shift[45]_i_2_n_0\,
      I1 => exponent_diff(1),
      I2 => \subtra_shift[43]_i_2_n_0\,
      I3 => \subtra_shift[54]_i_2_n_0\,
      I4 => \subtra_shift[42]_i_2_n_0\,
      I5 => exponent_diff(0),
      O => SHR(42)
    );
\subtra_shift[42]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00B8B8"
    )
        port map (
      I0 => \subtra_shift[42]_i_3_n_0\,
      I1 => exponent_diff(2),
      I2 => \subtra_shift[42]_i_4_n_0\,
      I3 => \subtra_shift[44]_i_3_n_0\,
      I4 => exponent_diff(1),
      O => \subtra_shift[42]_i_2_n_0\
    );
\subtra_shift[42]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000B08"
    )
        port map (
      I0 => \subtrahend_reg_n_0_[54]\,
      I1 => exponent_diff(3),
      I2 => exponent_diff(5),
      I3 => \subtrahend_reg_n_0_[46]\,
      I4 => exponent_diff(4),
      O => \subtra_shift[42]_i_3_n_0\
    );
\subtra_shift[42]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000B08"
    )
        port map (
      I0 => \subtrahend_reg_n_0_[50]\,
      I1 => exponent_diff(3),
      I2 => exponent_diff(5),
      I3 => \subtrahend_reg_n_0_[42]\,
      I4 => exponent_diff(4),
      O => \subtra_shift[42]_i_4_n_0\
    );
\subtra_shift[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => \subtra_shift[45]_i_2_n_0\,
      I1 => exponent_diff(1),
      I2 => \subtra_shift[43]_i_2_n_0\,
      I3 => \subtra_shift[54]_i_2_n_0\,
      I4 => exponent_diff(0),
      I5 => \subtra_shift[44]_i_2_n_0\,
      O => SHR(43)
    );
\subtra_shift[43]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => exponent_diff(4),
      I1 => \subtrahend_reg_n_0_[47]\,
      I2 => exponent_diff(5),
      I3 => exponent_diff(3),
      I4 => exponent_diff(2),
      I5 => \subtra_shift[43]_i_3_n_0\,
      O => \subtra_shift[43]_i_2_n_0\
    );
\subtra_shift[43]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000B08"
    )
        port map (
      I0 => \subtrahend_reg_n_0_[51]\,
      I1 => exponent_diff(3),
      I2 => exponent_diff(5),
      I3 => \subtrahend_reg_n_0_[43]\,
      I4 => exponent_diff(4),
      O => \subtra_shift[43]_i_3_n_0\
    );
\subtra_shift[44]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B800FF000000"
    )
        port map (
      I0 => \subtra_shift[47]_i_2_n_0\,
      I1 => exponent_diff(1),
      I2 => \subtra_shift[45]_i_2_n_0\,
      I3 => \subtra_shift[54]_i_2_n_0\,
      I4 => \subtra_shift[44]_i_2_n_0\,
      I5 => exponent_diff(0),
      O => SHR(44)
    );
\subtra_shift[44]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \subtra_shift[46]_i_3_n_0\,
      I1 => exponent_diff(1),
      I2 => \subtra_shift[44]_i_3_n_0\,
      O => \subtra_shift[44]_i_2_n_0\
    );
\subtra_shift[44]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => exponent_diff(4),
      I1 => \subtrahend_reg_n_0_[48]\,
      I2 => exponent_diff(5),
      I3 => exponent_diff(3),
      I4 => exponent_diff(2),
      I5 => \subtra_shift[40]_i_3_n_0\,
      O => \subtra_shift[44]_i_3_n_0\
    );
\subtra_shift[45]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => \subtra_shift[47]_i_2_n_0\,
      I1 => exponent_diff(1),
      I2 => \subtra_shift[45]_i_2_n_0\,
      I3 => \subtra_shift[54]_i_2_n_0\,
      I4 => exponent_diff(0),
      I5 => \subtra_shift[46]_i_2_n_0\,
      O => SHR(45)
    );
\subtra_shift[45]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => exponent_diff(4),
      I1 => \subtrahend_reg_n_0_[49]\,
      I2 => exponent_diff(5),
      I3 => exponent_diff(3),
      I4 => exponent_diff(2),
      I5 => \subtra_shift[45]_i_3_n_0\,
      O => \subtra_shift[45]_i_2_n_0\
    );
\subtra_shift[45]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000B08"
    )
        port map (
      I0 => \subtrahend_reg_n_0_[53]\,
      I1 => exponent_diff(3),
      I2 => exponent_diff(5),
      I3 => \subtrahend_reg_n_0_[45]\,
      I4 => exponent_diff(4),
      O => \subtra_shift[45]_i_3_n_0\
    );
\subtra_shift[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B800FF000000"
    )
        port map (
      I0 => \subtra_shift[49]_i_2_n_0\,
      I1 => exponent_diff(1),
      I2 => \subtra_shift[47]_i_2_n_0\,
      I3 => \subtra_shift[54]_i_2_n_0\,
      I4 => \subtra_shift[46]_i_2_n_0\,
      I5 => exponent_diff(0),
      O => SHR(46)
    );
\subtra_shift[46]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \subtra_shift[48]_i_3_n_0\,
      I1 => exponent_diff(1),
      I2 => \subtra_shift[46]_i_3_n_0\,
      O => \subtra_shift[46]_i_2_n_0\
    );
\subtra_shift[46]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => exponent_diff(4),
      I1 => \subtrahend_reg_n_0_[50]\,
      I2 => exponent_diff(5),
      I3 => exponent_diff(3),
      I4 => exponent_diff(2),
      I5 => \subtra_shift[42]_i_3_n_0\,
      O => \subtra_shift[46]_i_3_n_0\
    );
\subtra_shift[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => \subtra_shift[49]_i_2_n_0\,
      I1 => exponent_diff(1),
      I2 => \subtra_shift[47]_i_2_n_0\,
      I3 => \subtra_shift[54]_i_2_n_0\,
      I4 => exponent_diff(0),
      I5 => \subtra_shift[48]_i_2_n_0\,
      O => SHR(47)
    );
\subtra_shift[47]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000B08"
    )
        port map (
      I0 => \subtrahend_reg_n_0_[51]\,
      I1 => exponent_diff(2),
      I2 => exponent_diff(4),
      I3 => \subtrahend_reg_n_0_[47]\,
      I4 => exponent_diff(5),
      I5 => exponent_diff(3),
      O => \subtra_shift[47]_i_2_n_0\
    );
\subtra_shift[48]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B800FF000000"
    )
        port map (
      I0 => \subtra_shift[51]_i_3_n_0\,
      I1 => exponent_diff(1),
      I2 => \subtra_shift[49]_i_2_n_0\,
      I3 => \subtra_shift[54]_i_2_n_0\,
      I4 => \subtra_shift[48]_i_2_n_0\,
      I5 => exponent_diff(0),
      O => SHR(48)
    );
\subtra_shift[48]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \subtra_shift[50]_i_3_n_0\,
      I1 => exponent_diff(1),
      I2 => \subtra_shift[48]_i_3_n_0\,
      O => \subtra_shift[48]_i_2_n_0\
    );
\subtra_shift[48]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000B08"
    )
        port map (
      I0 => \subtrahend_reg_n_0_[52]\,
      I1 => exponent_diff(2),
      I2 => exponent_diff(4),
      I3 => \subtrahend_reg_n_0_[48]\,
      I4 => exponent_diff(5),
      I5 => exponent_diff(3),
      O => \subtra_shift[48]_i_3_n_0\
    );
\subtra_shift[49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => \subtra_shift[51]_i_3_n_0\,
      I1 => exponent_diff(1),
      I2 => \subtra_shift[49]_i_2_n_0\,
      I3 => \subtra_shift[54]_i_2_n_0\,
      I4 => exponent_diff(0),
      I5 => \subtra_shift[50]_i_2_n_0\,
      O => SHR(49)
    );
\subtra_shift[49]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000B08"
    )
        port map (
      I0 => \subtrahend_reg_n_0_[53]\,
      I1 => exponent_diff(2),
      I2 => exponent_diff(4),
      I3 => \subtrahend_reg_n_0_[49]\,
      I4 => exponent_diff(5),
      I5 => exponent_diff(3),
      O => \subtra_shift[49]_i_2_n_0\
    );
\subtra_shift[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => \subtra_shift[6]_i_2_n_0\,
      I1 => exponent_diff(1),
      I2 => \subtra_shift[4]_i_2_n_0\,
      I3 => \subtra_shift[54]_i_2_n_0\,
      I4 => exponent_diff(0),
      I5 => \subtra_shift[5]_i_2_n_0\,
      O => SHR(4)
    );
\subtra_shift[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \subtra_shift[16]_i_3_n_0\,
      I1 => \subtra_shift[8]_i_3_n_0\,
      I2 => exponent_diff(2),
      I3 => \subtra_shift[12]_i_3_n_0\,
      I4 => exponent_diff(3),
      I5 => \subtra_shift[4]_i_3_n_0\,
      O => \subtra_shift[4]_i_2_n_0\
    );
\subtra_shift[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \subtrahend_reg_n_0_[52]\,
      I1 => \subtrahend_reg_n_0_[20]\,
      I2 => exponent_diff(4),
      I3 => \subtrahend_reg_n_0_[36]\,
      I4 => exponent_diff(5),
      I5 => \subtrahend_reg_n_0_[4]\,
      O => \subtra_shift[4]_i_3_n_0\
    );
\subtra_shift[50]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B800FF000000"
    )
        port map (
      I0 => \subtra_shift[51]_i_2_n_0\,
      I1 => exponent_diff(1),
      I2 => \subtra_shift[51]_i_3_n_0\,
      I3 => \subtra_shift[54]_i_2_n_0\,
      I4 => \subtra_shift[50]_i_2_n_0\,
      I5 => exponent_diff(0),
      O => SHR(50)
    );
\subtra_shift[50]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \subtra_shift[52]_i_2_n_0\,
      I1 => exponent_diff(1),
      I2 => \subtra_shift[50]_i_3_n_0\,
      O => \subtra_shift[50]_i_2_n_0\
    );
\subtra_shift[50]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000B08"
    )
        port map (
      I0 => \subtrahend_reg_n_0_[54]\,
      I1 => exponent_diff(2),
      I2 => exponent_diff(4),
      I3 => \subtrahend_reg_n_0_[50]\,
      I4 => exponent_diff(5),
      I5 => exponent_diff(3),
      O => \subtra_shift[50]_i_3_n_0\
    );
\subtra_shift[51]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => \subtra_shift[51]_i_2_n_0\,
      I1 => exponent_diff(1),
      I2 => \subtra_shift[51]_i_3_n_0\,
      I3 => \subtra_shift[54]_i_2_n_0\,
      I4 => exponent_diff(0),
      I5 => \subtra_shift[51]_i_4_n_0\,
      O => SHR(51)
    );
\subtra_shift[51]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => exponent_diff(3),
      I1 => exponent_diff(5),
      I2 => \subtrahend_reg_n_0_[53]\,
      I3 => exponent_diff(4),
      I4 => exponent_diff(2),
      O => \subtra_shift[51]_i_2_n_0\
    );
\subtra_shift[51]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => exponent_diff(3),
      I1 => exponent_diff(5),
      I2 => \subtrahend_reg_n_0_[51]\,
      I3 => exponent_diff(4),
      I4 => exponent_diff(2),
      O => \subtra_shift[51]_i_3_n_0\
    );
\subtra_shift[51]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \subtra_shift[52]_i_3_n_0\,
      I1 => exponent_diff(1),
      I2 => \subtra_shift[52]_i_2_n_0\,
      O => \subtra_shift[51]_i_4_n_0\
    );
\subtra_shift[52]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA8080000A808"
    )
        port map (
      I0 => \subtra_shift[54]_i_2_n_0\,
      I1 => \subtra_shift[52]_i_2_n_0\,
      I2 => exponent_diff(1),
      I3 => \subtra_shift[52]_i_3_n_0\,
      I4 => exponent_diff(0),
      I5 => \subtra_shift[53]_i_2_n_0\,
      O => SHR(52)
    );
\subtra_shift[52]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => exponent_diff(3),
      I1 => exponent_diff(5),
      I2 => \subtrahend_reg_n_0_[52]\,
      I3 => exponent_diff(4),
      I4 => exponent_diff(2),
      O => \subtra_shift[52]_i_2_n_0\
    );
\subtra_shift[52]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => exponent_diff(3),
      I1 => exponent_diff(5),
      I2 => \subtrahend_reg_n_0_[54]\,
      I3 => exponent_diff(4),
      I4 => exponent_diff(2),
      O => \subtra_shift[52]_i_3_n_0\
    );
\subtra_shift[53]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \subtra_shift[54]_i_2_n_0\,
      I1 => \subtra_shift[53]_i_2_n_0\,
      I2 => exponent_diff(0),
      I3 => \subtra_shift[54]_i_3_n_0\,
      O => SHR(53)
    );
\subtra_shift[53]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => exponent_diff(2),
      I1 => exponent_diff(4),
      I2 => \subtrahend_reg_n_0_[53]\,
      I3 => exponent_diff(5),
      I4 => exponent_diff(3),
      I5 => exponent_diff(1),
      O => \subtra_shift[53]_i_2_n_0\
    );
\subtra_shift[54]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \subtra_shift[54]_i_2_n_0\,
      I1 => exponent_diff(0),
      I2 => \subtra_shift[54]_i_3_n_0\,
      O => SHR(54)
    );
\subtra_shift[54]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => exponent_diff(10),
      I1 => exponent_diff(7),
      I2 => exponent_diff(6),
      I3 => exponent_diff(9),
      I4 => exponent_diff(8),
      O => \subtra_shift[54]_i_2_n_0\
    );
\subtra_shift[54]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => exponent_diff(2),
      I1 => exponent_diff(4),
      I2 => \subtrahend_reg_n_0_[54]\,
      I3 => exponent_diff(5),
      I4 => exponent_diff(3),
      I5 => exponent_diff(1),
      O => \subtra_shift[54]_i_3_n_0\
    );
\subtra_shift[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B800FF000000"
    )
        port map (
      I0 => \subtra_shift[8]_i_2_n_0\,
      I1 => exponent_diff(1),
      I2 => \subtra_shift[6]_i_2_n_0\,
      I3 => \subtra_shift[54]_i_2_n_0\,
      I4 => \subtra_shift[5]_i_2_n_0\,
      I5 => exponent_diff(0),
      O => SHR(5)
    );
\subtra_shift[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \subtra_shift[7]_i_3_n_0\,
      I1 => exponent_diff(1),
      I2 => \subtra_shift[5]_i_3_n_0\,
      O => \subtra_shift[5]_i_2_n_0\
    );
\subtra_shift[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \subtra_shift[17]_i_4_n_0\,
      I1 => \subtra_shift[9]_i_4_n_0\,
      I2 => exponent_diff(2),
      I3 => \subtra_shift[13]_i_4_n_0\,
      I4 => exponent_diff(3),
      I5 => \subtra_shift[5]_i_4_n_0\,
      O => \subtra_shift[5]_i_3_n_0\
    );
\subtra_shift[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \subtrahend_reg_n_0_[53]\,
      I1 => \subtrahend_reg_n_0_[21]\,
      I2 => exponent_diff(4),
      I3 => \subtrahend_reg_n_0_[37]\,
      I4 => exponent_diff(5),
      I5 => \subtrahend_reg_n_0_[5]\,
      O => \subtra_shift[5]_i_4_n_0\
    );
\subtra_shift[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => \subtra_shift[8]_i_2_n_0\,
      I1 => exponent_diff(1),
      I2 => \subtra_shift[6]_i_2_n_0\,
      I3 => \subtra_shift[54]_i_2_n_0\,
      I4 => exponent_diff(0),
      I5 => \subtra_shift[7]_i_2_n_0\,
      O => SHR(6)
    );
\subtra_shift[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \subtra_shift[18]_i_3_n_0\,
      I1 => \subtra_shift[10]_i_3_n_0\,
      I2 => exponent_diff(2),
      I3 => \subtra_shift[14]_i_3_n_0\,
      I4 => exponent_diff(3),
      I5 => \subtra_shift[6]_i_3_n_0\,
      O => \subtra_shift[6]_i_2_n_0\
    );
\subtra_shift[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \subtrahend_reg_n_0_[54]\,
      I1 => \subtrahend_reg_n_0_[22]\,
      I2 => exponent_diff(4),
      I3 => \subtrahend_reg_n_0_[38]\,
      I4 => exponent_diff(5),
      I5 => \subtrahend_reg_n_0_[6]\,
      O => \subtra_shift[6]_i_3_n_0\
    );
\subtra_shift[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B800FF000000"
    )
        port map (
      I0 => \subtra_shift[10]_i_2_n_0\,
      I1 => exponent_diff(1),
      I2 => \subtra_shift[8]_i_2_n_0\,
      I3 => \subtra_shift[54]_i_2_n_0\,
      I4 => \subtra_shift[7]_i_2_n_0\,
      I5 => exponent_diff(0),
      O => SHR(7)
    );
\subtra_shift[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \subtra_shift[9]_i_3_n_0\,
      I1 => exponent_diff(1),
      I2 => \subtra_shift[7]_i_3_n_0\,
      O => \subtra_shift[7]_i_2_n_0\
    );
\subtra_shift[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \subtra_shift[19]_i_4_n_0\,
      I1 => \subtra_shift[11]_i_4_n_0\,
      I2 => exponent_diff(2),
      I3 => \subtra_shift[15]_i_4_n_0\,
      I4 => exponent_diff(3),
      I5 => \subtra_shift[7]_i_4_n_0\,
      O => \subtra_shift[7]_i_3_n_0\
    );
\subtra_shift[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \subtrahend_reg_n_0_[23]\,
      I1 => exponent_diff(4),
      I2 => \subtrahend_reg_n_0_[39]\,
      I3 => exponent_diff(5),
      I4 => \subtrahend_reg_n_0_[7]\,
      O => \subtra_shift[7]_i_4_n_0\
    );
\subtra_shift[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => \subtra_shift[10]_i_2_n_0\,
      I1 => exponent_diff(1),
      I2 => \subtra_shift[8]_i_2_n_0\,
      I3 => \subtra_shift[54]_i_2_n_0\,
      I4 => exponent_diff(0),
      I5 => \subtra_shift[9]_i_2_n_0\,
      O => SHR(8)
    );
\subtra_shift[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \subtra_shift[20]_i_3_n_0\,
      I1 => \subtra_shift[12]_i_3_n_0\,
      I2 => exponent_diff(2),
      I3 => \subtra_shift[16]_i_3_n_0\,
      I4 => exponent_diff(3),
      I5 => \subtra_shift[8]_i_3_n_0\,
      O => \subtra_shift[8]_i_2_n_0\
    );
\subtra_shift[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \subtrahend_reg_n_0_[24]\,
      I1 => exponent_diff(4),
      I2 => \subtrahend_reg_n_0_[40]\,
      I3 => exponent_diff(5),
      I4 => \subtrahend_reg_n_0_[8]\,
      O => \subtra_shift[8]_i_3_n_0\
    );
\subtra_shift[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B800FF000000"
    )
        port map (
      I0 => \subtra_shift[12]_i_2_n_0\,
      I1 => exponent_diff(1),
      I2 => \subtra_shift[10]_i_2_n_0\,
      I3 => \subtra_shift[54]_i_2_n_0\,
      I4 => \subtra_shift[9]_i_2_n_0\,
      I5 => exponent_diff(0),
      O => SHR(9)
    );
\subtra_shift[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \subtra_shift[11]_i_3_n_0\,
      I1 => exponent_diff(1),
      I2 => \subtra_shift[9]_i_3_n_0\,
      O => \subtra_shift[9]_i_2_n_0\
    );
\subtra_shift[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \subtra_shift[21]_i_4_n_0\,
      I1 => \subtra_shift[13]_i_4_n_0\,
      I2 => exponent_diff(2),
      I3 => \subtra_shift[17]_i_4_n_0\,
      I4 => exponent_diff(3),
      I5 => \subtra_shift[9]_i_4_n_0\,
      O => \subtra_shift[9]_i_3_n_0\
    );
\subtra_shift[9]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \subtrahend_reg_n_0_[25]\,
      I1 => exponent_diff(4),
      I2 => \subtrahend_reg_n_0_[41]\,
      I3 => exponent_diff(5),
      I4 => \subtrahend_reg_n_0_[9]\,
      O => \subtra_shift[9]_i_4_n_0\
    );
\subtra_shift_3[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => subtra_shift(0),
      I1 => subtra_fraction_enable,
      I2 => \diff_1_reg[0]_0\,
      I3 => \subtra_shift_3_reg_n_0_[0]\,
      O => \subtra_shift_3[0]_i_1_n_0\
    );
\subtra_shift_3[54]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => rst,
      I1 => \diff_1_reg[0]_0\,
      I2 => subtra_fraction_enable,
      O => subtra_shift_3(1)
    );
\subtra_shift_3[54]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => subtra_shift(52),
      I1 => subtra_shift(51),
      I2 => subtra_shift(54),
      I3 => subtra_shift(53),
      O => \subtra_shift_3[54]_i_10_n_0\
    );
\subtra_shift_3[54]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => subtra_shift(44),
      I1 => subtra_shift(43),
      I2 => subtra_shift(46),
      I3 => subtra_shift(45),
      O => \subtra_shift_3[54]_i_11_n_0\
    );
\subtra_shift_3[54]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => subtra_shift(4),
      I1 => subtra_shift(3),
      I2 => subtra_shift(6),
      I3 => subtra_shift(5),
      O => \subtra_shift_3[54]_i_12_n_0\
    );
\subtra_shift_3[54]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => subtra_shift(0),
      I1 => subtra_shift(2),
      I2 => subtra_shift(1),
      O => \subtra_shift_3[54]_i_13_n_0\
    );
\subtra_shift_3[54]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => subtra_shift(16),
      I1 => subtra_shift(15),
      I2 => subtra_shift(18),
      I3 => subtra_shift(17),
      O => \subtra_shift_3[54]_i_14_n_0\
    );
\subtra_shift_3[54]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => subtra_shift(20),
      I1 => subtra_shift(19),
      I2 => subtra_shift(22),
      I3 => subtra_shift(21),
      O => \subtra_shift_3[54]_i_15_n_0\
    );
\subtra_shift_3[54]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => subtra_shift(8),
      I1 => subtra_shift(7),
      I2 => subtra_shift(10),
      I3 => subtra_shift(9),
      O => \subtra_shift_3[54]_i_16_n_0\
    );
\subtra_shift_3[54]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => subtra_shift(12),
      I1 => subtra_shift(11),
      I2 => subtra_shift(14),
      I3 => subtra_shift(13),
      O => \subtra_shift_3[54]_i_17_n_0\
    );
\subtra_shift_3[54]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => small_is_nonzero,
      I1 => \subtra_shift_3[54]_i_3_n_0\,
      I2 => \subtra_shift_3[54]_i_4_n_0\,
      I3 => \subtra_shift_3[54]_i_5_n_0\,
      I4 => \subtra_shift_3[54]_i_6_n_0\,
      I5 => \subtra_shift_3[54]_i_7_n_0\,
      O => subtra_fraction_enable
    );
\subtra_shift_3[54]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => subtra_shift(33),
      I1 => subtra_shift(34),
      I2 => subtra_shift(31),
      I3 => subtra_shift(32),
      I4 => \subtra_shift_3[54]_i_8_n_0\,
      O => \subtra_shift_3[54]_i_3_n_0\
    );
\subtra_shift_3[54]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => subtra_shift(25),
      I1 => subtra_shift(26),
      I2 => subtra_shift(23),
      I3 => subtra_shift(24),
      I4 => \subtra_shift_3[54]_i_9_n_0\,
      O => \subtra_shift_3[54]_i_4_n_0\
    );
\subtra_shift_3[54]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => subtra_shift(49),
      I1 => subtra_shift(50),
      I2 => subtra_shift(47),
      I3 => subtra_shift(48),
      I4 => \subtra_shift_3[54]_i_10_n_0\,
      O => \subtra_shift_3[54]_i_5_n_0\
    );
\subtra_shift_3[54]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => subtra_shift(41),
      I1 => subtra_shift(42),
      I2 => subtra_shift(39),
      I3 => subtra_shift(40),
      I4 => \subtra_shift_3[54]_i_11_n_0\,
      O => \subtra_shift_3[54]_i_6_n_0\
    );
\subtra_shift_3[54]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \subtra_shift_3[54]_i_12_n_0\,
      I1 => \subtra_shift_3[54]_i_13_n_0\,
      I2 => \subtra_shift_3[54]_i_14_n_0\,
      I3 => \subtra_shift_3[54]_i_15_n_0\,
      I4 => \subtra_shift_3[54]_i_16_n_0\,
      I5 => \subtra_shift_3[54]_i_17_n_0\,
      O => \subtra_shift_3[54]_i_7_n_0\
    );
\subtra_shift_3[54]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => subtra_shift(36),
      I1 => subtra_shift(35),
      I2 => subtra_shift(38),
      I3 => subtra_shift(37),
      O => \subtra_shift_3[54]_i_8_n_0\
    );
\subtra_shift_3[54]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => subtra_shift(28),
      I1 => subtra_shift(27),
      I2 => subtra_shift(30),
      I3 => subtra_shift(29),
      O => \subtra_shift_3[54]_i_9_n_0\
    );
\subtra_shift_3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \subtra_shift_3[0]_i_1_n_0\,
      Q => \subtra_shift_3_reg_n_0_[0]\,
      R => rst
    );
\subtra_shift_3_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => subtra_shift(10),
      Q => \subtra_shift_3_reg_n_0_[10]\,
      R => subtra_shift_3(1)
    );
\subtra_shift_3_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => subtra_shift(11),
      Q => \subtra_shift_3_reg_n_0_[11]\,
      R => subtra_shift_3(1)
    );
\subtra_shift_3_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => subtra_shift(12),
      Q => \subtra_shift_3_reg_n_0_[12]\,
      R => subtra_shift_3(1)
    );
\subtra_shift_3_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => subtra_shift(13),
      Q => \subtra_shift_3_reg_n_0_[13]\,
      R => subtra_shift_3(1)
    );
\subtra_shift_3_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => subtra_shift(14),
      Q => \subtra_shift_3_reg_n_0_[14]\,
      R => subtra_shift_3(1)
    );
\subtra_shift_3_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => subtra_shift(15),
      Q => \subtra_shift_3_reg_n_0_[15]\,
      R => subtra_shift_3(1)
    );
\subtra_shift_3_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => subtra_shift(16),
      Q => \subtra_shift_3_reg_n_0_[16]\,
      R => subtra_shift_3(1)
    );
\subtra_shift_3_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => subtra_shift(17),
      Q => \subtra_shift_3_reg_n_0_[17]\,
      R => subtra_shift_3(1)
    );
\subtra_shift_3_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => subtra_shift(18),
      Q => \subtra_shift_3_reg_n_0_[18]\,
      R => subtra_shift_3(1)
    );
\subtra_shift_3_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => subtra_shift(19),
      Q => \subtra_shift_3_reg_n_0_[19]\,
      R => subtra_shift_3(1)
    );
\subtra_shift_3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => subtra_shift(1),
      Q => \subtra_shift_3_reg_n_0_[1]\,
      R => subtra_shift_3(1)
    );
\subtra_shift_3_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => subtra_shift(20),
      Q => \subtra_shift_3_reg_n_0_[20]\,
      R => subtra_shift_3(1)
    );
\subtra_shift_3_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => subtra_shift(21),
      Q => \subtra_shift_3_reg_n_0_[21]\,
      R => subtra_shift_3(1)
    );
\subtra_shift_3_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => subtra_shift(22),
      Q => \subtra_shift_3_reg_n_0_[22]\,
      R => subtra_shift_3(1)
    );
\subtra_shift_3_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => subtra_shift(23),
      Q => \subtra_shift_3_reg_n_0_[23]\,
      R => subtra_shift_3(1)
    );
\subtra_shift_3_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => subtra_shift(24),
      Q => \subtra_shift_3_reg_n_0_[24]\,
      R => subtra_shift_3(1)
    );
\subtra_shift_3_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => subtra_shift(25),
      Q => \subtra_shift_3_reg_n_0_[25]\,
      R => subtra_shift_3(1)
    );
\subtra_shift_3_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => subtra_shift(26),
      Q => \subtra_shift_3_reg_n_0_[26]\,
      R => subtra_shift_3(1)
    );
\subtra_shift_3_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => subtra_shift(27),
      Q => \subtra_shift_3_reg_n_0_[27]\,
      R => subtra_shift_3(1)
    );
\subtra_shift_3_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => subtra_shift(28),
      Q => \subtra_shift_3_reg_n_0_[28]\,
      R => subtra_shift_3(1)
    );
\subtra_shift_3_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => subtra_shift(29),
      Q => \subtra_shift_3_reg_n_0_[29]\,
      R => subtra_shift_3(1)
    );
\subtra_shift_3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => subtra_shift(2),
      Q => \subtra_shift_3_reg_n_0_[2]\,
      R => subtra_shift_3(1)
    );
\subtra_shift_3_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => subtra_shift(30),
      Q => \subtra_shift_3_reg_n_0_[30]\,
      R => subtra_shift_3(1)
    );
\subtra_shift_3_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => subtra_shift(31),
      Q => \subtra_shift_3_reg_n_0_[31]\,
      R => subtra_shift_3(1)
    );
\subtra_shift_3_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => subtra_shift(32),
      Q => \subtra_shift_3_reg_n_0_[32]\,
      R => subtra_shift_3(1)
    );
\subtra_shift_3_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => subtra_shift(33),
      Q => \subtra_shift_3_reg_n_0_[33]\,
      R => subtra_shift_3(1)
    );
\subtra_shift_3_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => subtra_shift(34),
      Q => \subtra_shift_3_reg_n_0_[34]\,
      R => subtra_shift_3(1)
    );
\subtra_shift_3_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => subtra_shift(35),
      Q => \subtra_shift_3_reg_n_0_[35]\,
      R => subtra_shift_3(1)
    );
\subtra_shift_3_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => subtra_shift(36),
      Q => \subtra_shift_3_reg_n_0_[36]\,
      R => subtra_shift_3(1)
    );
\subtra_shift_3_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => subtra_shift(37),
      Q => \subtra_shift_3_reg_n_0_[37]\,
      R => subtra_shift_3(1)
    );
\subtra_shift_3_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => subtra_shift(38),
      Q => \subtra_shift_3_reg_n_0_[38]\,
      R => subtra_shift_3(1)
    );
\subtra_shift_3_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => subtra_shift(39),
      Q => \subtra_shift_3_reg_n_0_[39]\,
      R => subtra_shift_3(1)
    );
\subtra_shift_3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => subtra_shift(3),
      Q => \subtra_shift_3_reg_n_0_[3]\,
      R => subtra_shift_3(1)
    );
\subtra_shift_3_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => subtra_shift(40),
      Q => \subtra_shift_3_reg_n_0_[40]\,
      R => subtra_shift_3(1)
    );
\subtra_shift_3_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => subtra_shift(41),
      Q => \subtra_shift_3_reg_n_0_[41]\,
      R => subtra_shift_3(1)
    );
\subtra_shift_3_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => subtra_shift(42),
      Q => \subtra_shift_3_reg_n_0_[42]\,
      R => subtra_shift_3(1)
    );
\subtra_shift_3_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => subtra_shift(43),
      Q => \subtra_shift_3_reg_n_0_[43]\,
      R => subtra_shift_3(1)
    );
\subtra_shift_3_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => subtra_shift(44),
      Q => \subtra_shift_3_reg_n_0_[44]\,
      R => subtra_shift_3(1)
    );
\subtra_shift_3_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => subtra_shift(45),
      Q => \subtra_shift_3_reg_n_0_[45]\,
      R => subtra_shift_3(1)
    );
\subtra_shift_3_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => subtra_shift(46),
      Q => \subtra_shift_3_reg_n_0_[46]\,
      R => subtra_shift_3(1)
    );
\subtra_shift_3_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => subtra_shift(47),
      Q => \subtra_shift_3_reg_n_0_[47]\,
      R => subtra_shift_3(1)
    );
\subtra_shift_3_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => subtra_shift(48),
      Q => \subtra_shift_3_reg_n_0_[48]\,
      R => subtra_shift_3(1)
    );
\subtra_shift_3_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => subtra_shift(49),
      Q => \subtra_shift_3_reg_n_0_[49]\,
      R => subtra_shift_3(1)
    );
\subtra_shift_3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => subtra_shift(4),
      Q => \subtra_shift_3_reg_n_0_[4]\,
      R => subtra_shift_3(1)
    );
\subtra_shift_3_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => subtra_shift(50),
      Q => \subtra_shift_3_reg_n_0_[50]\,
      R => subtra_shift_3(1)
    );
\subtra_shift_3_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => subtra_shift(51),
      Q => \subtra_shift_3_reg_n_0_[51]\,
      R => subtra_shift_3(1)
    );
\subtra_shift_3_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => subtra_shift(52),
      Q => \subtra_shift_3_reg_n_0_[52]\,
      R => subtra_shift_3(1)
    );
\subtra_shift_3_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => subtra_shift(53),
      Q => \subtra_shift_3_reg_n_0_[53]\,
      R => subtra_shift_3(1)
    );
\subtra_shift_3_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => subtra_shift(54),
      Q => \subtra_shift_3_reg_n_0_[54]\,
      R => subtra_shift_3(1)
    );
\subtra_shift_3_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => subtra_shift(5),
      Q => \subtra_shift_3_reg_n_0_[5]\,
      R => subtra_shift_3(1)
    );
\subtra_shift_3_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => subtra_shift(6),
      Q => \subtra_shift_3_reg_n_0_[6]\,
      R => subtra_shift_3(1)
    );
\subtra_shift_3_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => subtra_shift(7),
      Q => \subtra_shift_3_reg_n_0_[7]\,
      R => subtra_shift_3(1)
    );
\subtra_shift_3_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => subtra_shift(8),
      Q => \subtra_shift_3_reg_n_0_[8]\,
      R => subtra_shift_3(1)
    );
\subtra_shift_3_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => subtra_shift(9),
      Q => \subtra_shift_3_reg_n_0_[9]\,
      R => subtra_shift_3(1)
    );
\subtra_shift_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => SHR(0),
      Q => subtra_shift(0),
      R => rst
    );
\subtra_shift_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => SHR(10),
      Q => subtra_shift(10),
      R => rst
    );
\subtra_shift_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => SHR(11),
      Q => subtra_shift(11),
      R => rst
    );
\subtra_shift_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => SHR(12),
      Q => subtra_shift(12),
      R => rst
    );
\subtra_shift_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => SHR(13),
      Q => subtra_shift(13),
      R => rst
    );
\subtra_shift_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => SHR(14),
      Q => subtra_shift(14),
      R => rst
    );
\subtra_shift_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => SHR(15),
      Q => subtra_shift(15),
      R => rst
    );
\subtra_shift_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => SHR(16),
      Q => subtra_shift(16),
      R => rst
    );
\subtra_shift_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => SHR(17),
      Q => subtra_shift(17),
      R => rst
    );
\subtra_shift_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => SHR(18),
      Q => subtra_shift(18),
      R => rst
    );
\subtra_shift_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => SHR(19),
      Q => subtra_shift(19),
      R => rst
    );
\subtra_shift_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => SHR(1),
      Q => subtra_shift(1),
      R => rst
    );
\subtra_shift_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => SHR(20),
      Q => subtra_shift(20),
      R => rst
    );
\subtra_shift_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => SHR(21),
      Q => subtra_shift(21),
      R => rst
    );
\subtra_shift_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => SHR(22),
      Q => subtra_shift(22),
      R => rst
    );
\subtra_shift_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => SHR(23),
      Q => subtra_shift(23),
      R => rst
    );
\subtra_shift_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => SHR(24),
      Q => subtra_shift(24),
      R => rst
    );
\subtra_shift_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => SHR(25),
      Q => subtra_shift(25),
      R => rst
    );
\subtra_shift_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => SHR(26),
      Q => subtra_shift(26),
      R => rst
    );
\subtra_shift_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => SHR(27),
      Q => subtra_shift(27),
      R => rst
    );
\subtra_shift_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => SHR(28),
      Q => subtra_shift(28),
      R => rst
    );
\subtra_shift_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => SHR(29),
      Q => subtra_shift(29),
      R => rst
    );
\subtra_shift_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => SHR(2),
      Q => subtra_shift(2),
      R => rst
    );
\subtra_shift_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => SHR(30),
      Q => subtra_shift(30),
      R => rst
    );
\subtra_shift_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => SHR(31),
      Q => subtra_shift(31),
      R => rst
    );
\subtra_shift_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => SHR(32),
      Q => subtra_shift(32),
      R => rst
    );
\subtra_shift_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => SHR(33),
      Q => subtra_shift(33),
      R => rst
    );
\subtra_shift_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => SHR(34),
      Q => subtra_shift(34),
      R => rst
    );
\subtra_shift_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => SHR(35),
      Q => subtra_shift(35),
      R => rst
    );
\subtra_shift_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => SHR(36),
      Q => subtra_shift(36),
      R => rst
    );
\subtra_shift_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => SHR(37),
      Q => subtra_shift(37),
      R => rst
    );
\subtra_shift_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => SHR(38),
      Q => subtra_shift(38),
      R => rst
    );
\subtra_shift_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => SHR(39),
      Q => subtra_shift(39),
      R => rst
    );
\subtra_shift_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => SHR(3),
      Q => subtra_shift(3),
      R => rst
    );
\subtra_shift_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => SHR(40),
      Q => subtra_shift(40),
      R => rst
    );
\subtra_shift_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => SHR(41),
      Q => subtra_shift(41),
      R => rst
    );
\subtra_shift_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => SHR(42),
      Q => subtra_shift(42),
      R => rst
    );
\subtra_shift_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => SHR(43),
      Q => subtra_shift(43),
      R => rst
    );
\subtra_shift_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => SHR(44),
      Q => subtra_shift(44),
      R => rst
    );
\subtra_shift_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => SHR(45),
      Q => subtra_shift(45),
      R => rst
    );
\subtra_shift_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => SHR(46),
      Q => subtra_shift(46),
      R => rst
    );
\subtra_shift_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => SHR(47),
      Q => subtra_shift(47),
      R => rst
    );
\subtra_shift_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => SHR(48),
      Q => subtra_shift(48),
      R => rst
    );
\subtra_shift_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => SHR(49),
      Q => subtra_shift(49),
      R => rst
    );
\subtra_shift_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => SHR(4),
      Q => subtra_shift(4),
      R => rst
    );
\subtra_shift_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => SHR(50),
      Q => subtra_shift(50),
      R => rst
    );
\subtra_shift_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => SHR(51),
      Q => subtra_shift(51),
      R => rst
    );
\subtra_shift_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => SHR(52),
      Q => subtra_shift(52),
      R => rst
    );
\subtra_shift_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => SHR(53),
      Q => subtra_shift(53),
      R => rst
    );
\subtra_shift_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => SHR(54),
      Q => subtra_shift(54),
      R => rst
    );
\subtra_shift_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => SHR(5),
      Q => subtra_shift(5),
      R => rst
    );
\subtra_shift_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => SHR(6),
      Q => subtra_shift(6),
      R => rst
    );
\subtra_shift_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => SHR(7),
      Q => subtra_shift(7),
      R => rst
    );
\subtra_shift_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => SHR(8),
      Q => subtra_shift(8),
      R => rst
    );
\subtra_shift_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => SHR(9),
      Q => subtra_shift(9),
      R => rst
    );
\subtrahend[54]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => small_is_denorm_reg_n_0,
      O => small_is_nonzero10_in
    );
\subtrahend_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => mantissa_small(8),
      Q => \subtrahend_reg_n_0_[10]\,
      R => rst
    );
\subtrahend_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => mantissa_small(9),
      Q => \subtrahend_reg_n_0_[11]\,
      R => rst
    );
\subtrahend_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => mantissa_small(10),
      Q => \subtrahend_reg_n_0_[12]\,
      R => rst
    );
\subtrahend_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => mantissa_small(11),
      Q => \subtrahend_reg_n_0_[13]\,
      R => rst
    );
\subtrahend_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => mantissa_small(12),
      Q => \subtrahend_reg_n_0_[14]\,
      R => rst
    );
\subtrahend_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => mantissa_small(13),
      Q => \subtrahend_reg_n_0_[15]\,
      R => rst
    );
\subtrahend_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => mantissa_small(14),
      Q => \subtrahend_reg_n_0_[16]\,
      R => rst
    );
\subtrahend_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => mantissa_small(15),
      Q => \subtrahend_reg_n_0_[17]\,
      R => rst
    );
\subtrahend_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => mantissa_small(16),
      Q => \subtrahend_reg_n_0_[18]\,
      R => rst
    );
\subtrahend_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => mantissa_small(17),
      Q => \subtrahend_reg_n_0_[19]\,
      R => rst
    );
\subtrahend_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => mantissa_small(18),
      Q => \subtrahend_reg_n_0_[20]\,
      R => rst
    );
\subtrahend_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => mantissa_small(19),
      Q => \subtrahend_reg_n_0_[21]\,
      R => rst
    );
\subtrahend_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => mantissa_small(20),
      Q => \subtrahend_reg_n_0_[22]\,
      R => rst
    );
\subtrahend_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => mantissa_small(21),
      Q => \subtrahend_reg_n_0_[23]\,
      R => rst
    );
\subtrahend_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => mantissa_small(22),
      Q => \subtrahend_reg_n_0_[24]\,
      R => rst
    );
\subtrahend_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => mantissa_small(23),
      Q => \subtrahend_reg_n_0_[25]\,
      R => rst
    );
\subtrahend_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => mantissa_small(24),
      Q => \subtrahend_reg_n_0_[26]\,
      R => rst
    );
\subtrahend_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => mantissa_small(25),
      Q => \subtrahend_reg_n_0_[27]\,
      R => rst
    );
\subtrahend_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => mantissa_small(26),
      Q => \subtrahend_reg_n_0_[28]\,
      R => rst
    );
\subtrahend_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => mantissa_small(27),
      Q => \subtrahend_reg_n_0_[29]\,
      R => rst
    );
\subtrahend_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => mantissa_small(0),
      Q => \subtrahend_reg_n_0_[2]\,
      R => rst
    );
\subtrahend_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => mantissa_small(28),
      Q => \subtrahend_reg_n_0_[30]\,
      R => rst
    );
\subtrahend_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => mantissa_small(29),
      Q => \subtrahend_reg_n_0_[31]\,
      R => rst
    );
\subtrahend_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => mantissa_small(30),
      Q => \subtrahend_reg_n_0_[32]\,
      R => rst
    );
\subtrahend_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => mantissa_small(31),
      Q => \subtrahend_reg_n_0_[33]\,
      R => rst
    );
\subtrahend_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => mantissa_small(32),
      Q => \subtrahend_reg_n_0_[34]\,
      R => rst
    );
\subtrahend_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => mantissa_small(33),
      Q => \subtrahend_reg_n_0_[35]\,
      R => rst
    );
\subtrahend_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => mantissa_small(34),
      Q => \subtrahend_reg_n_0_[36]\,
      R => rst
    );
\subtrahend_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => mantissa_small(35),
      Q => \subtrahend_reg_n_0_[37]\,
      R => rst
    );
\subtrahend_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => mantissa_small(36),
      Q => \subtrahend_reg_n_0_[38]\,
      R => rst
    );
\subtrahend_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => mantissa_small(37),
      Q => \subtrahend_reg_n_0_[39]\,
      R => rst
    );
\subtrahend_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => mantissa_small(1),
      Q => \subtrahend_reg_n_0_[3]\,
      R => rst
    );
\subtrahend_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => mantissa_small(38),
      Q => \subtrahend_reg_n_0_[40]\,
      R => rst
    );
\subtrahend_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => mantissa_small(39),
      Q => \subtrahend_reg_n_0_[41]\,
      R => rst
    );
\subtrahend_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => mantissa_small(40),
      Q => \subtrahend_reg_n_0_[42]\,
      R => rst
    );
\subtrahend_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => mantissa_small(41),
      Q => \subtrahend_reg_n_0_[43]\,
      R => rst
    );
\subtrahend_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => mantissa_small(42),
      Q => \subtrahend_reg_n_0_[44]\,
      R => rst
    );
\subtrahend_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => mantissa_small(43),
      Q => \subtrahend_reg_n_0_[45]\,
      R => rst
    );
\subtrahend_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => mantissa_small(44),
      Q => \subtrahend_reg_n_0_[46]\,
      R => rst
    );
\subtrahend_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => mantissa_small(45),
      Q => \subtrahend_reg_n_0_[47]\,
      R => rst
    );
\subtrahend_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => mantissa_small(46),
      Q => \subtrahend_reg_n_0_[48]\,
      R => rst
    );
\subtrahend_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => mantissa_small(47),
      Q => \subtrahend_reg_n_0_[49]\,
      R => rst
    );
\subtrahend_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => mantissa_small(2),
      Q => \subtrahend_reg_n_0_[4]\,
      R => rst
    );
\subtrahend_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => mantissa_small(48),
      Q => \subtrahend_reg_n_0_[50]\,
      R => rst
    );
\subtrahend_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => mantissa_small(49),
      Q => \subtrahend_reg_n_0_[51]\,
      R => rst
    );
\subtrahend_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => mantissa_small(50),
      Q => \subtrahend_reg_n_0_[52]\,
      R => rst
    );
\subtrahend_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => mantissa_small(51),
      Q => \subtrahend_reg_n_0_[53]\,
      R => rst
    );
\subtrahend_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => small_is_nonzero10_in,
      Q => \subtrahend_reg_n_0_[54]\,
      R => rst
    );
\subtrahend_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => mantissa_small(3),
      Q => \subtrahend_reg_n_0_[5]\,
      R => rst
    );
\subtrahend_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => mantissa_small(4),
      Q => \subtrahend_reg_n_0_[6]\,
      R => rst
    );
\subtrahend_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => mantissa_small(5),
      Q => \subtrahend_reg_n_0_[7]\,
      R => rst
    );
\subtrahend_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => mantissa_small(6),
      Q => \subtrahend_reg_n_0_[8]\,
      R => rst
    );
\subtrahend_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \diff_1_reg[0]_0\,
      D => mantissa_small(7),
      Q => \subtrahend_reg_n_0_[9]\,
      R => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity fpu_design_fpu_double_0_0_fpu_double is
  port (
    out_fp : out STD_LOGIC_VECTOR ( 63 downto 0 );
    ready_0_reg_0 : out STD_LOGIC;
    underflow : out STD_LOGIC;
    overflow : out STD_LOGIC;
    inexact : out STD_LOGIC;
    exception : out STD_LOGIC;
    invalid : out STD_LOGIC;
    rst : in STD_LOGIC;
    clk : in STD_LOGIC;
    opb : in STD_LOGIC_VECTOR ( 63 downto 0 );
    opa : in STD_LOGIC_VECTOR ( 63 downto 0 );
    enable : in STD_LOGIC;
    fpu_op : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rmode : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of fpu_design_fpu_double_0_0_fpu_double : entity is "fpu_double";
end fpu_design_fpu_double_0_0_fpu_double;

architecture STRUCTURE of fpu_design_fpu_double_0_0_fpu_double is
  signal add_enable_reg_n_0 : STD_LOGIC;
  signal addsub_out : STD_LOGIC_VECTOR ( 54 downto 0 );
  signal addsub_sign : STD_LOGIC;
  signal count_cycles : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \count_cycles[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_cycles[2]_i_1_n_0\ : STD_LOGIC;
  signal \count_cycles[3]_i_1_n_0\ : STD_LOGIC;
  signal \count_cycles[4]_i_1_n_0\ : STD_LOGIC;
  signal \count_cycles[6]_i_1_n_0\ : STD_LOGIC;
  signal \count_ready[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_ready[6]_i_10_n_0\ : STD_LOGIC;
  signal \count_ready[6]_i_11_n_0\ : STD_LOGIC;
  signal \count_ready[6]_i_12_n_0\ : STD_LOGIC;
  signal \count_ready[6]_i_1_n_0\ : STD_LOGIC;
  signal \count_ready[6]_i_4_n_0\ : STD_LOGIC;
  signal \count_ready[6]_i_5_n_0\ : STD_LOGIC;
  signal \count_ready[6]_i_6_n_0\ : STD_LOGIC;
  signal \count_ready[6]_i_7_n_0\ : STD_LOGIC;
  signal \count_ready[6]_i_8_n_0\ : STD_LOGIC;
  signal \count_ready[6]_i_9_n_0\ : STD_LOGIC;
  signal count_ready_reg : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \count_ready_reg[6]_i_2_n_1\ : STD_LOGIC;
  signal \count_ready_reg[6]_i_2_n_2\ : STD_LOGIC;
  signal \count_ready_reg[6]_i_2_n_3\ : STD_LOGIC;
  signal diff_2 : STD_LOGIC_VECTOR ( 54 downto 0 );
  signal div_enable_reg_n_0 : STD_LOGIC;
  signal enable0 : STD_LOGIC;
  signal enable03_out : STD_LOGIC;
  signal enable06_out : STD_LOGIC;
  signal enable08_out : STD_LOGIC;
  signal enable_reg : STD_LOGIC;
  signal enable_reg_1 : STD_LOGIC;
  signal enable_reg_10 : STD_LOGIC;
  signal enable_reg_2 : STD_LOGIC;
  signal enable_reg_3 : STD_LOGIC;
  signal enable_reg_30 : STD_LOGIC;
  signal exception_0 : STD_LOGIC;
  signal exp_addsub : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal exp_sub_out : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal exponent_5 : STD_LOGIC_VECTOR ( 11 to 11 );
  signal exponent_out : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal exponent_post_round : STD_LOGIC_VECTOR ( 11 to 11 );
  signal exponent_round : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \fpu_op_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \fpu_op_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \fpu_op_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal i_fpu_add_n_0 : STD_LOGIC;
  signal i_fpu_add_n_1 : STD_LOGIC;
  signal i_fpu_add_n_10 : STD_LOGIC;
  signal i_fpu_add_n_11 : STD_LOGIC;
  signal i_fpu_add_n_12 : STD_LOGIC;
  signal i_fpu_add_n_13 : STD_LOGIC;
  signal i_fpu_add_n_14 : STD_LOGIC;
  signal i_fpu_add_n_15 : STD_LOGIC;
  signal i_fpu_add_n_16 : STD_LOGIC;
  signal i_fpu_add_n_17 : STD_LOGIC;
  signal i_fpu_add_n_18 : STD_LOGIC;
  signal i_fpu_add_n_19 : STD_LOGIC;
  signal i_fpu_add_n_2 : STD_LOGIC;
  signal i_fpu_add_n_20 : STD_LOGIC;
  signal i_fpu_add_n_21 : STD_LOGIC;
  signal i_fpu_add_n_22 : STD_LOGIC;
  signal i_fpu_add_n_23 : STD_LOGIC;
  signal i_fpu_add_n_24 : STD_LOGIC;
  signal i_fpu_add_n_25 : STD_LOGIC;
  signal i_fpu_add_n_26 : STD_LOGIC;
  signal i_fpu_add_n_27 : STD_LOGIC;
  signal i_fpu_add_n_28 : STD_LOGIC;
  signal i_fpu_add_n_29 : STD_LOGIC;
  signal i_fpu_add_n_3 : STD_LOGIC;
  signal i_fpu_add_n_30 : STD_LOGIC;
  signal i_fpu_add_n_31 : STD_LOGIC;
  signal i_fpu_add_n_32 : STD_LOGIC;
  signal i_fpu_add_n_33 : STD_LOGIC;
  signal i_fpu_add_n_34 : STD_LOGIC;
  signal i_fpu_add_n_35 : STD_LOGIC;
  signal i_fpu_add_n_36 : STD_LOGIC;
  signal i_fpu_add_n_37 : STD_LOGIC;
  signal i_fpu_add_n_38 : STD_LOGIC;
  signal i_fpu_add_n_39 : STD_LOGIC;
  signal i_fpu_add_n_4 : STD_LOGIC;
  signal i_fpu_add_n_40 : STD_LOGIC;
  signal i_fpu_add_n_41 : STD_LOGIC;
  signal i_fpu_add_n_42 : STD_LOGIC;
  signal i_fpu_add_n_43 : STD_LOGIC;
  signal i_fpu_add_n_44 : STD_LOGIC;
  signal i_fpu_add_n_45 : STD_LOGIC;
  signal i_fpu_add_n_46 : STD_LOGIC;
  signal i_fpu_add_n_47 : STD_LOGIC;
  signal i_fpu_add_n_48 : STD_LOGIC;
  signal i_fpu_add_n_49 : STD_LOGIC;
  signal i_fpu_add_n_5 : STD_LOGIC;
  signal i_fpu_add_n_50 : STD_LOGIC;
  signal i_fpu_add_n_51 : STD_LOGIC;
  signal i_fpu_add_n_52 : STD_LOGIC;
  signal i_fpu_add_n_53 : STD_LOGIC;
  signal i_fpu_add_n_54 : STD_LOGIC;
  signal i_fpu_add_n_6 : STD_LOGIC;
  signal i_fpu_add_n_66 : STD_LOGIC;
  signal i_fpu_add_n_7 : STD_LOGIC;
  signal i_fpu_add_n_8 : STD_LOGIC;
  signal i_fpu_add_n_9 : STD_LOGIC;
  signal i_fpu_div_n_0 : STD_LOGIC;
  signal i_fpu_div_n_1 : STD_LOGIC;
  signal i_fpu_exceptions_n_6 : STD_LOGIC;
  signal i_fpu_exceptions_n_7 : STD_LOGIC;
  signal i_fpu_exceptions_n_8 : STD_LOGIC;
  signal i_fpu_exceptions_n_9 : STD_LOGIC;
  signal i_fpu_mul_n_0 : STD_LOGIC;
  signal i_fpu_mul_n_1 : STD_LOGIC;
  signal i_fpu_mul_n_10 : STD_LOGIC;
  signal i_fpu_mul_n_11 : STD_LOGIC;
  signal i_fpu_mul_n_12 : STD_LOGIC;
  signal i_fpu_mul_n_13 : STD_LOGIC;
  signal i_fpu_mul_n_14 : STD_LOGIC;
  signal i_fpu_mul_n_15 : STD_LOGIC;
  signal i_fpu_mul_n_16 : STD_LOGIC;
  signal i_fpu_mul_n_17 : STD_LOGIC;
  signal i_fpu_mul_n_18 : STD_LOGIC;
  signal i_fpu_mul_n_19 : STD_LOGIC;
  signal i_fpu_mul_n_2 : STD_LOGIC;
  signal i_fpu_mul_n_20 : STD_LOGIC;
  signal i_fpu_mul_n_21 : STD_LOGIC;
  signal i_fpu_mul_n_22 : STD_LOGIC;
  signal i_fpu_mul_n_23 : STD_LOGIC;
  signal i_fpu_mul_n_24 : STD_LOGIC;
  signal i_fpu_mul_n_25 : STD_LOGIC;
  signal i_fpu_mul_n_26 : STD_LOGIC;
  signal i_fpu_mul_n_27 : STD_LOGIC;
  signal i_fpu_mul_n_28 : STD_LOGIC;
  signal i_fpu_mul_n_29 : STD_LOGIC;
  signal i_fpu_mul_n_3 : STD_LOGIC;
  signal i_fpu_mul_n_30 : STD_LOGIC;
  signal i_fpu_mul_n_31 : STD_LOGIC;
  signal i_fpu_mul_n_32 : STD_LOGIC;
  signal i_fpu_mul_n_33 : STD_LOGIC;
  signal i_fpu_mul_n_34 : STD_LOGIC;
  signal i_fpu_mul_n_35 : STD_LOGIC;
  signal i_fpu_mul_n_36 : STD_LOGIC;
  signal i_fpu_mul_n_37 : STD_LOGIC;
  signal i_fpu_mul_n_38 : STD_LOGIC;
  signal i_fpu_mul_n_39 : STD_LOGIC;
  signal i_fpu_mul_n_4 : STD_LOGIC;
  signal i_fpu_mul_n_40 : STD_LOGIC;
  signal i_fpu_mul_n_41 : STD_LOGIC;
  signal i_fpu_mul_n_42 : STD_LOGIC;
  signal i_fpu_mul_n_43 : STD_LOGIC;
  signal i_fpu_mul_n_44 : STD_LOGIC;
  signal i_fpu_mul_n_45 : STD_LOGIC;
  signal i_fpu_mul_n_46 : STD_LOGIC;
  signal i_fpu_mul_n_47 : STD_LOGIC;
  signal i_fpu_mul_n_48 : STD_LOGIC;
  signal i_fpu_mul_n_49 : STD_LOGIC;
  signal i_fpu_mul_n_5 : STD_LOGIC;
  signal i_fpu_mul_n_50 : STD_LOGIC;
  signal i_fpu_mul_n_51 : STD_LOGIC;
  signal i_fpu_mul_n_52 : STD_LOGIC;
  signal i_fpu_mul_n_53 : STD_LOGIC;
  signal i_fpu_mul_n_54 : STD_LOGIC;
  signal i_fpu_mul_n_55 : STD_LOGIC;
  signal i_fpu_mul_n_56 : STD_LOGIC;
  signal i_fpu_mul_n_57 : STD_LOGIC;
  signal i_fpu_mul_n_58 : STD_LOGIC;
  signal i_fpu_mul_n_59 : STD_LOGIC;
  signal i_fpu_mul_n_6 : STD_LOGIC;
  signal i_fpu_mul_n_60 : STD_LOGIC;
  signal i_fpu_mul_n_61 : STD_LOGIC;
  signal i_fpu_mul_n_62 : STD_LOGIC;
  signal i_fpu_mul_n_63 : STD_LOGIC;
  signal i_fpu_mul_n_64 : STD_LOGIC;
  signal i_fpu_mul_n_65 : STD_LOGIC;
  signal i_fpu_mul_n_66 : STD_LOGIC;
  signal i_fpu_mul_n_7 : STD_LOGIC;
  signal i_fpu_mul_n_8 : STD_LOGIC;
  signal i_fpu_mul_n_9 : STD_LOGIC;
  signal i_fpu_round_n_0 : STD_LOGIC;
  signal i_fpu_round_n_65 : STD_LOGIC;
  signal in_progress : STD_LOGIC;
  signal in_progress_i_1_n_0 : STD_LOGIC;
  signal inexact_0 : STD_LOGIC;
  signal invalid_0 : STD_LOGIC;
  signal leqOp : STD_LOGIC;
  signal mantissa_7 : STD_LOGIC_VECTOR ( 54 downto 1 );
  signal mantissa_round : STD_LOGIC_VECTOR ( 54 downto 0 );
  signal \mantissa_round[0]_i_3_n_0\ : STD_LOGIC;
  signal \mantissa_round[0]_i_6_n_0\ : STD_LOGIC;
  signal mul_enable_reg_n_0 : STD_LOGIC;
  signal op_enable_reg_n_0 : STD_LOGIC;
  signal \opa_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \opa_reg_reg_n_0_[10]\ : STD_LOGIC;
  signal \opa_reg_reg_n_0_[11]\ : STD_LOGIC;
  signal \opa_reg_reg_n_0_[12]\ : STD_LOGIC;
  signal \opa_reg_reg_n_0_[13]\ : STD_LOGIC;
  signal \opa_reg_reg_n_0_[14]\ : STD_LOGIC;
  signal \opa_reg_reg_n_0_[15]\ : STD_LOGIC;
  signal \opa_reg_reg_n_0_[16]\ : STD_LOGIC;
  signal \opa_reg_reg_n_0_[17]\ : STD_LOGIC;
  signal \opa_reg_reg_n_0_[18]\ : STD_LOGIC;
  signal \opa_reg_reg_n_0_[19]\ : STD_LOGIC;
  signal \opa_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \opa_reg_reg_n_0_[20]\ : STD_LOGIC;
  signal \opa_reg_reg_n_0_[21]\ : STD_LOGIC;
  signal \opa_reg_reg_n_0_[22]\ : STD_LOGIC;
  signal \opa_reg_reg_n_0_[23]\ : STD_LOGIC;
  signal \opa_reg_reg_n_0_[24]\ : STD_LOGIC;
  signal \opa_reg_reg_n_0_[25]\ : STD_LOGIC;
  signal \opa_reg_reg_n_0_[26]\ : STD_LOGIC;
  signal \opa_reg_reg_n_0_[27]\ : STD_LOGIC;
  signal \opa_reg_reg_n_0_[28]\ : STD_LOGIC;
  signal \opa_reg_reg_n_0_[29]\ : STD_LOGIC;
  signal \opa_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \opa_reg_reg_n_0_[30]\ : STD_LOGIC;
  signal \opa_reg_reg_n_0_[31]\ : STD_LOGIC;
  signal \opa_reg_reg_n_0_[32]\ : STD_LOGIC;
  signal \opa_reg_reg_n_0_[33]\ : STD_LOGIC;
  signal \opa_reg_reg_n_0_[34]\ : STD_LOGIC;
  signal \opa_reg_reg_n_0_[35]\ : STD_LOGIC;
  signal \opa_reg_reg_n_0_[36]\ : STD_LOGIC;
  signal \opa_reg_reg_n_0_[37]\ : STD_LOGIC;
  signal \opa_reg_reg_n_0_[38]\ : STD_LOGIC;
  signal \opa_reg_reg_n_0_[39]\ : STD_LOGIC;
  signal \opa_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \opa_reg_reg_n_0_[40]\ : STD_LOGIC;
  signal \opa_reg_reg_n_0_[41]\ : STD_LOGIC;
  signal \opa_reg_reg_n_0_[42]\ : STD_LOGIC;
  signal \opa_reg_reg_n_0_[43]\ : STD_LOGIC;
  signal \opa_reg_reg_n_0_[44]\ : STD_LOGIC;
  signal \opa_reg_reg_n_0_[45]\ : STD_LOGIC;
  signal \opa_reg_reg_n_0_[46]\ : STD_LOGIC;
  signal \opa_reg_reg_n_0_[47]\ : STD_LOGIC;
  signal \opa_reg_reg_n_0_[48]\ : STD_LOGIC;
  signal \opa_reg_reg_n_0_[49]\ : STD_LOGIC;
  signal \opa_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \opa_reg_reg_n_0_[50]\ : STD_LOGIC;
  signal \opa_reg_reg_n_0_[51]\ : STD_LOGIC;
  signal \opa_reg_reg_n_0_[52]\ : STD_LOGIC;
  signal \opa_reg_reg_n_0_[53]\ : STD_LOGIC;
  signal \opa_reg_reg_n_0_[54]\ : STD_LOGIC;
  signal \opa_reg_reg_n_0_[55]\ : STD_LOGIC;
  signal \opa_reg_reg_n_0_[56]\ : STD_LOGIC;
  signal \opa_reg_reg_n_0_[57]\ : STD_LOGIC;
  signal \opa_reg_reg_n_0_[58]\ : STD_LOGIC;
  signal \opa_reg_reg_n_0_[59]\ : STD_LOGIC;
  signal \opa_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \opa_reg_reg_n_0_[60]\ : STD_LOGIC;
  signal \opa_reg_reg_n_0_[61]\ : STD_LOGIC;
  signal \opa_reg_reg_n_0_[62]\ : STD_LOGIC;
  signal \opa_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \opa_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \opa_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \opa_reg_reg_n_0_[9]\ : STD_LOGIC;
  signal \opb_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \opb_reg_reg_n_0_[10]\ : STD_LOGIC;
  signal \opb_reg_reg_n_0_[11]\ : STD_LOGIC;
  signal \opb_reg_reg_n_0_[12]\ : STD_LOGIC;
  signal \opb_reg_reg_n_0_[13]\ : STD_LOGIC;
  signal \opb_reg_reg_n_0_[14]\ : STD_LOGIC;
  signal \opb_reg_reg_n_0_[15]\ : STD_LOGIC;
  signal \opb_reg_reg_n_0_[16]\ : STD_LOGIC;
  signal \opb_reg_reg_n_0_[17]\ : STD_LOGIC;
  signal \opb_reg_reg_n_0_[18]\ : STD_LOGIC;
  signal \opb_reg_reg_n_0_[19]\ : STD_LOGIC;
  signal \opb_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \opb_reg_reg_n_0_[20]\ : STD_LOGIC;
  signal \opb_reg_reg_n_0_[21]\ : STD_LOGIC;
  signal \opb_reg_reg_n_0_[22]\ : STD_LOGIC;
  signal \opb_reg_reg_n_0_[23]\ : STD_LOGIC;
  signal \opb_reg_reg_n_0_[24]\ : STD_LOGIC;
  signal \opb_reg_reg_n_0_[25]\ : STD_LOGIC;
  signal \opb_reg_reg_n_0_[26]\ : STD_LOGIC;
  signal \opb_reg_reg_n_0_[27]\ : STD_LOGIC;
  signal \opb_reg_reg_n_0_[28]\ : STD_LOGIC;
  signal \opb_reg_reg_n_0_[29]\ : STD_LOGIC;
  signal \opb_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \opb_reg_reg_n_0_[30]\ : STD_LOGIC;
  signal \opb_reg_reg_n_0_[31]\ : STD_LOGIC;
  signal \opb_reg_reg_n_0_[32]\ : STD_LOGIC;
  signal \opb_reg_reg_n_0_[33]\ : STD_LOGIC;
  signal \opb_reg_reg_n_0_[34]\ : STD_LOGIC;
  signal \opb_reg_reg_n_0_[35]\ : STD_LOGIC;
  signal \opb_reg_reg_n_0_[36]\ : STD_LOGIC;
  signal \opb_reg_reg_n_0_[37]\ : STD_LOGIC;
  signal \opb_reg_reg_n_0_[38]\ : STD_LOGIC;
  signal \opb_reg_reg_n_0_[39]\ : STD_LOGIC;
  signal \opb_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \opb_reg_reg_n_0_[40]\ : STD_LOGIC;
  signal \opb_reg_reg_n_0_[41]\ : STD_LOGIC;
  signal \opb_reg_reg_n_0_[42]\ : STD_LOGIC;
  signal \opb_reg_reg_n_0_[43]\ : STD_LOGIC;
  signal \opb_reg_reg_n_0_[44]\ : STD_LOGIC;
  signal \opb_reg_reg_n_0_[45]\ : STD_LOGIC;
  signal \opb_reg_reg_n_0_[46]\ : STD_LOGIC;
  signal \opb_reg_reg_n_0_[47]\ : STD_LOGIC;
  signal \opb_reg_reg_n_0_[48]\ : STD_LOGIC;
  signal \opb_reg_reg_n_0_[49]\ : STD_LOGIC;
  signal \opb_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \opb_reg_reg_n_0_[50]\ : STD_LOGIC;
  signal \opb_reg_reg_n_0_[51]\ : STD_LOGIC;
  signal \opb_reg_reg_n_0_[52]\ : STD_LOGIC;
  signal \opb_reg_reg_n_0_[53]\ : STD_LOGIC;
  signal \opb_reg_reg_n_0_[54]\ : STD_LOGIC;
  signal \opb_reg_reg_n_0_[55]\ : STD_LOGIC;
  signal \opb_reg_reg_n_0_[56]\ : STD_LOGIC;
  signal \opb_reg_reg_n_0_[57]\ : STD_LOGIC;
  signal \opb_reg_reg_n_0_[58]\ : STD_LOGIC;
  signal \opb_reg_reg_n_0_[59]\ : STD_LOGIC;
  signal \opb_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \opb_reg_reg_n_0_[60]\ : STD_LOGIC;
  signal \opb_reg_reg_n_0_[61]\ : STD_LOGIC;
  signal \opb_reg_reg_n_0_[62]\ : STD_LOGIC;
  signal \opb_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \opb_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \opb_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \opb_reg_reg_n_0_[9]\ : STD_LOGIC;
  signal out_except : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \out_fp[0]_i_1_n_0\ : STD_LOGIC;
  signal \out_fp[10]_i_1_n_0\ : STD_LOGIC;
  signal \out_fp[11]_i_1_n_0\ : STD_LOGIC;
  signal \out_fp[12]_i_1_n_0\ : STD_LOGIC;
  signal \out_fp[13]_i_1_n_0\ : STD_LOGIC;
  signal \out_fp[14]_i_1_n_0\ : STD_LOGIC;
  signal \out_fp[15]_i_1_n_0\ : STD_LOGIC;
  signal \out_fp[16]_i_1_n_0\ : STD_LOGIC;
  signal \out_fp[17]_i_1_n_0\ : STD_LOGIC;
  signal \out_fp[18]_i_1_n_0\ : STD_LOGIC;
  signal \out_fp[19]_i_1_n_0\ : STD_LOGIC;
  signal \out_fp[1]_i_1_n_0\ : STD_LOGIC;
  signal \out_fp[20]_i_1_n_0\ : STD_LOGIC;
  signal \out_fp[21]_i_1_n_0\ : STD_LOGIC;
  signal \out_fp[22]_i_1_n_0\ : STD_LOGIC;
  signal \out_fp[23]_i_1_n_0\ : STD_LOGIC;
  signal \out_fp[24]_i_1_n_0\ : STD_LOGIC;
  signal \out_fp[25]_i_1_n_0\ : STD_LOGIC;
  signal \out_fp[26]_i_1_n_0\ : STD_LOGIC;
  signal \out_fp[27]_i_1_n_0\ : STD_LOGIC;
  signal \out_fp[28]_i_1_n_0\ : STD_LOGIC;
  signal \out_fp[29]_i_1_n_0\ : STD_LOGIC;
  signal \out_fp[2]_i_1_n_0\ : STD_LOGIC;
  signal \out_fp[30]_i_1_n_0\ : STD_LOGIC;
  signal \out_fp[31]_i_1_n_0\ : STD_LOGIC;
  signal \out_fp[32]_i_1_n_0\ : STD_LOGIC;
  signal \out_fp[33]_i_1_n_0\ : STD_LOGIC;
  signal \out_fp[34]_i_1_n_0\ : STD_LOGIC;
  signal \out_fp[35]_i_1_n_0\ : STD_LOGIC;
  signal \out_fp[36]_i_1_n_0\ : STD_LOGIC;
  signal \out_fp[37]_i_1_n_0\ : STD_LOGIC;
  signal \out_fp[38]_i_1_n_0\ : STD_LOGIC;
  signal \out_fp[39]_i_1_n_0\ : STD_LOGIC;
  signal \out_fp[3]_i_1_n_0\ : STD_LOGIC;
  signal \out_fp[40]_i_1_n_0\ : STD_LOGIC;
  signal \out_fp[41]_i_1_n_0\ : STD_LOGIC;
  signal \out_fp[42]_i_1_n_0\ : STD_LOGIC;
  signal \out_fp[43]_i_1_n_0\ : STD_LOGIC;
  signal \out_fp[44]_i_1_n_0\ : STD_LOGIC;
  signal \out_fp[45]_i_1_n_0\ : STD_LOGIC;
  signal \out_fp[46]_i_1_n_0\ : STD_LOGIC;
  signal \out_fp[47]_i_1_n_0\ : STD_LOGIC;
  signal \out_fp[48]_i_1_n_0\ : STD_LOGIC;
  signal \out_fp[49]_i_1_n_0\ : STD_LOGIC;
  signal \out_fp[4]_i_1_n_0\ : STD_LOGIC;
  signal \out_fp[50]_i_1_n_0\ : STD_LOGIC;
  signal \out_fp[51]_i_1_n_0\ : STD_LOGIC;
  signal \out_fp[52]_i_1_n_0\ : STD_LOGIC;
  signal \out_fp[53]_i_1_n_0\ : STD_LOGIC;
  signal \out_fp[54]_i_1_n_0\ : STD_LOGIC;
  signal \out_fp[55]_i_1_n_0\ : STD_LOGIC;
  signal \out_fp[56]_i_1_n_0\ : STD_LOGIC;
  signal \out_fp[57]_i_1_n_0\ : STD_LOGIC;
  signal \out_fp[58]_i_1_n_0\ : STD_LOGIC;
  signal \out_fp[59]_i_1_n_0\ : STD_LOGIC;
  signal \out_fp[5]_i_1_n_0\ : STD_LOGIC;
  signal \out_fp[60]_i_1_n_0\ : STD_LOGIC;
  signal \out_fp[61]_i_1_n_0\ : STD_LOGIC;
  signal \out_fp[62]_i_1_n_0\ : STD_LOGIC;
  signal \out_fp[63]_i_1_n_0\ : STD_LOGIC;
  signal \out_fp[6]_i_1_n_0\ : STD_LOGIC;
  signal \out_fp[7]_i_1_n_0\ : STD_LOGIC;
  signal \out_fp[8]_i_1_n_0\ : STD_LOGIC;
  signal \out_fp[9]_i_1_n_0\ : STD_LOGIC;
  signal out_round : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal overflow_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_1_in_0 : STD_LOGIC_VECTOR ( 62 downto 0 );
  signal \p_1_in__0\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal plusOp : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal ready_0_i_1_n_0 : STD_LOGIC;
  signal \^ready_0_reg_0\ : STD_LOGIC;
  signal rmode_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sign_round_reg_n_0 : STD_LOGIC;
  signal sub_enable_reg_n_0 : STD_LOGIC;
  signal sub_sign : STD_LOGIC;
  signal underflow_0 : STD_LOGIC;
  signal underflow_trigger : STD_LOGIC;
  signal \NLW_count_ready_reg[6]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_cycles[0]_i_1\ : label is "soft_lutpair1157";
  attribute SOFT_HLUTNM of \count_cycles[2]_i_1\ : label is "soft_lutpair1124";
  attribute SOFT_HLUTNM of \count_cycles[3]_i_1\ : label is "soft_lutpair1121";
  attribute SOFT_HLUTNM of \count_cycles[4]_i_1\ : label is "soft_lutpair1124";
  attribute SOFT_HLUTNM of \count_cycles[6]_i_1\ : label is "soft_lutpair1121";
  attribute SOFT_HLUTNM of \count_ready[0]_i_1\ : label is "soft_lutpair1158";
  attribute SOFT_HLUTNM of \count_ready[1]_i_1\ : label is "soft_lutpair1158";
  attribute SOFT_HLUTNM of \count_ready[2]_i_1\ : label is "soft_lutpair1122";
  attribute SOFT_HLUTNM of \count_ready[3]_i_1\ : label is "soft_lutpair1122";
  attribute SOFT_HLUTNM of \count_ready[4]_i_1\ : label is "soft_lutpair1119";
  attribute SOFT_HLUTNM of \count_ready[6]_i_12\ : label is "soft_lutpair1119";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \count_ready_reg[6]_i_2\ : label is 11;
  attribute SOFT_HLUTNM of div_enable_i_1 : label is "soft_lutpair1120";
  attribute SOFT_HLUTNM of enable_reg_3_i_1 : label is "soft_lutpair1123";
  attribute SOFT_HLUTNM of in_progress_i_1 : label is "soft_lutpair1123";
  attribute SOFT_HLUTNM of \mantissa_round[0]_i_3\ : label is "soft_lutpair1157";
  attribute SOFT_HLUTNM of mul_enable_i_1 : label is "soft_lutpair1120";
  attribute SOFT_HLUTNM of \out_fp[0]_i_1\ : label is "soft_lutpair1125";
  attribute SOFT_HLUTNM of \out_fp[10]_i_1\ : label is "soft_lutpair1130";
  attribute SOFT_HLUTNM of \out_fp[11]_i_1\ : label is "soft_lutpair1130";
  attribute SOFT_HLUTNM of \out_fp[12]_i_1\ : label is "soft_lutpair1131";
  attribute SOFT_HLUTNM of \out_fp[13]_i_1\ : label is "soft_lutpair1131";
  attribute SOFT_HLUTNM of \out_fp[14]_i_1\ : label is "soft_lutpair1132";
  attribute SOFT_HLUTNM of \out_fp[15]_i_1\ : label is "soft_lutpair1132";
  attribute SOFT_HLUTNM of \out_fp[16]_i_1\ : label is "soft_lutpair1133";
  attribute SOFT_HLUTNM of \out_fp[17]_i_1\ : label is "soft_lutpair1133";
  attribute SOFT_HLUTNM of \out_fp[18]_i_1\ : label is "soft_lutpair1134";
  attribute SOFT_HLUTNM of \out_fp[19]_i_1\ : label is "soft_lutpair1134";
  attribute SOFT_HLUTNM of \out_fp[1]_i_1\ : label is "soft_lutpair1125";
  attribute SOFT_HLUTNM of \out_fp[20]_i_1\ : label is "soft_lutpair1135";
  attribute SOFT_HLUTNM of \out_fp[21]_i_1\ : label is "soft_lutpair1135";
  attribute SOFT_HLUTNM of \out_fp[22]_i_1\ : label is "soft_lutpair1136";
  attribute SOFT_HLUTNM of \out_fp[23]_i_1\ : label is "soft_lutpair1136";
  attribute SOFT_HLUTNM of \out_fp[24]_i_1\ : label is "soft_lutpair1137";
  attribute SOFT_HLUTNM of \out_fp[25]_i_1\ : label is "soft_lutpair1137";
  attribute SOFT_HLUTNM of \out_fp[26]_i_1\ : label is "soft_lutpair1138";
  attribute SOFT_HLUTNM of \out_fp[27]_i_1\ : label is "soft_lutpair1138";
  attribute SOFT_HLUTNM of \out_fp[28]_i_1\ : label is "soft_lutpair1139";
  attribute SOFT_HLUTNM of \out_fp[29]_i_1\ : label is "soft_lutpair1139";
  attribute SOFT_HLUTNM of \out_fp[2]_i_1\ : label is "soft_lutpair1126";
  attribute SOFT_HLUTNM of \out_fp[30]_i_1\ : label is "soft_lutpair1140";
  attribute SOFT_HLUTNM of \out_fp[31]_i_1\ : label is "soft_lutpair1140";
  attribute SOFT_HLUTNM of \out_fp[32]_i_1\ : label is "soft_lutpair1141";
  attribute SOFT_HLUTNM of \out_fp[33]_i_1\ : label is "soft_lutpair1141";
  attribute SOFT_HLUTNM of \out_fp[34]_i_1\ : label is "soft_lutpair1142";
  attribute SOFT_HLUTNM of \out_fp[35]_i_1\ : label is "soft_lutpair1142";
  attribute SOFT_HLUTNM of \out_fp[36]_i_1\ : label is "soft_lutpair1143";
  attribute SOFT_HLUTNM of \out_fp[37]_i_1\ : label is "soft_lutpair1143";
  attribute SOFT_HLUTNM of \out_fp[38]_i_1\ : label is "soft_lutpair1144";
  attribute SOFT_HLUTNM of \out_fp[39]_i_1\ : label is "soft_lutpair1144";
  attribute SOFT_HLUTNM of \out_fp[3]_i_1\ : label is "soft_lutpair1126";
  attribute SOFT_HLUTNM of \out_fp[40]_i_1\ : label is "soft_lutpair1145";
  attribute SOFT_HLUTNM of \out_fp[41]_i_1\ : label is "soft_lutpair1145";
  attribute SOFT_HLUTNM of \out_fp[42]_i_1\ : label is "soft_lutpair1146";
  attribute SOFT_HLUTNM of \out_fp[43]_i_1\ : label is "soft_lutpair1146";
  attribute SOFT_HLUTNM of \out_fp[44]_i_1\ : label is "soft_lutpair1147";
  attribute SOFT_HLUTNM of \out_fp[45]_i_1\ : label is "soft_lutpair1147";
  attribute SOFT_HLUTNM of \out_fp[46]_i_1\ : label is "soft_lutpair1148";
  attribute SOFT_HLUTNM of \out_fp[47]_i_1\ : label is "soft_lutpair1148";
  attribute SOFT_HLUTNM of \out_fp[48]_i_1\ : label is "soft_lutpair1149";
  attribute SOFT_HLUTNM of \out_fp[49]_i_1\ : label is "soft_lutpair1149";
  attribute SOFT_HLUTNM of \out_fp[4]_i_1\ : label is "soft_lutpair1127";
  attribute SOFT_HLUTNM of \out_fp[50]_i_1\ : label is "soft_lutpair1150";
  attribute SOFT_HLUTNM of \out_fp[51]_i_1\ : label is "soft_lutpair1150";
  attribute SOFT_HLUTNM of \out_fp[52]_i_1\ : label is "soft_lutpair1151";
  attribute SOFT_HLUTNM of \out_fp[53]_i_1\ : label is "soft_lutpair1151";
  attribute SOFT_HLUTNM of \out_fp[54]_i_1\ : label is "soft_lutpair1152";
  attribute SOFT_HLUTNM of \out_fp[55]_i_1\ : label is "soft_lutpair1152";
  attribute SOFT_HLUTNM of \out_fp[56]_i_1\ : label is "soft_lutpair1153";
  attribute SOFT_HLUTNM of \out_fp[57]_i_1\ : label is "soft_lutpair1153";
  attribute SOFT_HLUTNM of \out_fp[58]_i_1\ : label is "soft_lutpair1154";
  attribute SOFT_HLUTNM of \out_fp[59]_i_1\ : label is "soft_lutpair1154";
  attribute SOFT_HLUTNM of \out_fp[5]_i_1\ : label is "soft_lutpair1127";
  attribute SOFT_HLUTNM of \out_fp[60]_i_1\ : label is "soft_lutpair1155";
  attribute SOFT_HLUTNM of \out_fp[61]_i_1\ : label is "soft_lutpair1155";
  attribute SOFT_HLUTNM of \out_fp[62]_i_1\ : label is "soft_lutpair1156";
  attribute SOFT_HLUTNM of \out_fp[63]_i_1\ : label is "soft_lutpair1156";
  attribute SOFT_HLUTNM of \out_fp[6]_i_1\ : label is "soft_lutpair1128";
  attribute SOFT_HLUTNM of \out_fp[7]_i_1\ : label is "soft_lutpair1128";
  attribute SOFT_HLUTNM of \out_fp[8]_i_1\ : label is "soft_lutpair1129";
  attribute SOFT_HLUTNM of \out_fp[9]_i_1\ : label is "soft_lutpair1129";
begin
  ready_0_reg_0 <= \^ready_0_reg_0\;
add_enable_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0104040100000000"
    )
        port map (
      I0 => \fpu_op_reg_reg_n_0_[1]\,
      I1 => \fpu_op_reg_reg_n_0_[0]\,
      I2 => \fpu_op_reg_reg_n_0_[2]\,
      I3 => p_1_in,
      I4 => p_0_in,
      I5 => op_enable_reg_n_0,
      O => enable08_out
    );
add_enable_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => enable08_out,
      Q => add_enable_reg_n_0,
      R => rst
    );
\addsub_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_fpu_add_n_54,
      Q => addsub_out(0),
      R => rst
    );
\addsub_out_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_fpu_add_n_44,
      Q => addsub_out(10),
      R => rst
    );
\addsub_out_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_fpu_add_n_43,
      Q => addsub_out(11),
      R => rst
    );
\addsub_out_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_fpu_add_n_42,
      Q => addsub_out(12),
      R => rst
    );
\addsub_out_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_fpu_add_n_41,
      Q => addsub_out(13),
      R => rst
    );
\addsub_out_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_fpu_add_n_40,
      Q => addsub_out(14),
      R => rst
    );
\addsub_out_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_fpu_add_n_39,
      Q => addsub_out(15),
      R => rst
    );
\addsub_out_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_fpu_add_n_38,
      Q => addsub_out(16),
      R => rst
    );
\addsub_out_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_fpu_add_n_37,
      Q => addsub_out(17),
      R => rst
    );
\addsub_out_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_fpu_add_n_36,
      Q => addsub_out(18),
      R => rst
    );
\addsub_out_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_fpu_add_n_35,
      Q => addsub_out(19),
      R => rst
    );
\addsub_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_fpu_add_n_53,
      Q => addsub_out(1),
      R => rst
    );
\addsub_out_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_fpu_add_n_34,
      Q => addsub_out(20),
      R => rst
    );
\addsub_out_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_fpu_add_n_33,
      Q => addsub_out(21),
      R => rst
    );
\addsub_out_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_fpu_add_n_32,
      Q => addsub_out(22),
      R => rst
    );
\addsub_out_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_fpu_add_n_31,
      Q => addsub_out(23),
      R => rst
    );
\addsub_out_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_fpu_add_n_30,
      Q => addsub_out(24),
      R => rst
    );
\addsub_out_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_fpu_add_n_29,
      Q => addsub_out(25),
      R => rst
    );
\addsub_out_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_fpu_add_n_28,
      Q => addsub_out(26),
      R => rst
    );
\addsub_out_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_fpu_add_n_27,
      Q => addsub_out(27),
      R => rst
    );
\addsub_out_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_fpu_add_n_26,
      Q => addsub_out(28),
      R => rst
    );
\addsub_out_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_fpu_add_n_25,
      Q => addsub_out(29),
      R => rst
    );
\addsub_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_fpu_add_n_52,
      Q => addsub_out(2),
      R => rst
    );
\addsub_out_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_fpu_add_n_24,
      Q => addsub_out(30),
      R => rst
    );
\addsub_out_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_fpu_add_n_23,
      Q => addsub_out(31),
      R => rst
    );
\addsub_out_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_fpu_add_n_22,
      Q => addsub_out(32),
      R => rst
    );
\addsub_out_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_fpu_add_n_21,
      Q => addsub_out(33),
      R => rst
    );
\addsub_out_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_fpu_add_n_20,
      Q => addsub_out(34),
      R => rst
    );
\addsub_out_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_fpu_add_n_19,
      Q => addsub_out(35),
      R => rst
    );
\addsub_out_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_fpu_add_n_18,
      Q => addsub_out(36),
      R => rst
    );
\addsub_out_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_fpu_add_n_17,
      Q => addsub_out(37),
      R => rst
    );
\addsub_out_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_fpu_add_n_16,
      Q => addsub_out(38),
      R => rst
    );
\addsub_out_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_fpu_add_n_15,
      Q => addsub_out(39),
      R => rst
    );
\addsub_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_fpu_add_n_51,
      Q => addsub_out(3),
      R => rst
    );
\addsub_out_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_fpu_add_n_14,
      Q => addsub_out(40),
      R => rst
    );
\addsub_out_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_fpu_add_n_13,
      Q => addsub_out(41),
      R => rst
    );
\addsub_out_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_fpu_add_n_12,
      Q => addsub_out(42),
      R => rst
    );
\addsub_out_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_fpu_add_n_11,
      Q => addsub_out(43),
      R => rst
    );
\addsub_out_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_fpu_add_n_10,
      Q => addsub_out(44),
      R => rst
    );
\addsub_out_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_fpu_add_n_9,
      Q => addsub_out(45),
      R => rst
    );
\addsub_out_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_fpu_add_n_8,
      Q => addsub_out(46),
      R => rst
    );
\addsub_out_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_fpu_add_n_7,
      Q => addsub_out(47),
      R => rst
    );
\addsub_out_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_fpu_add_n_6,
      Q => addsub_out(48),
      R => rst
    );
\addsub_out_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_fpu_add_n_5,
      Q => addsub_out(49),
      R => rst
    );
\addsub_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_fpu_add_n_50,
      Q => addsub_out(4),
      R => rst
    );
\addsub_out_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_fpu_add_n_4,
      Q => addsub_out(50),
      R => rst
    );
\addsub_out_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_fpu_add_n_3,
      Q => addsub_out(51),
      R => rst
    );
\addsub_out_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_fpu_add_n_2,
      Q => addsub_out(52),
      R => rst
    );
\addsub_out_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_fpu_add_n_1,
      Q => addsub_out(53),
      R => rst
    );
\addsub_out_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_fpu_add_n_0,
      Q => addsub_out(54),
      R => rst
    );
\addsub_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_fpu_add_n_49,
      Q => addsub_out(5),
      R => rst
    );
\addsub_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_fpu_add_n_48,
      Q => addsub_out(6),
      R => rst
    );
\addsub_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_fpu_add_n_47,
      Q => addsub_out(7),
      R => rst
    );
\addsub_out_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_fpu_add_n_46,
      Q => addsub_out(8),
      R => rst
    );
\addsub_out_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_fpu_add_n_45,
      Q => addsub_out(9),
      R => rst
    );
addsub_sign_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_fpu_add_n_66,
      Q => addsub_sign,
      R => rst
    );
\count_cycles[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => rst,
      I1 => \fpu_op_reg_reg_n_0_[2]\,
      I2 => \fpu_op_reg_reg_n_0_[0]\,
      O => \count_cycles[0]_i_1_n_0\
    );
\count_cycles[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => \fpu_op_reg_reg_n_0_[2]\,
      I1 => \fpu_op_reg_reg_n_0_[0]\,
      I2 => \fpu_op_reg_reg_n_0_[1]\,
      O => \count_cycles[2]_i_1_n_0\
    );
\count_cycles[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => rst,
      I1 => \fpu_op_reg_reg_n_0_[1]\,
      I2 => \fpu_op_reg_reg_n_0_[0]\,
      I3 => \fpu_op_reg_reg_n_0_[2]\,
      O => \count_cycles[3]_i_1_n_0\
    );
\count_cycles[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"07"
    )
        port map (
      I0 => \fpu_op_reg_reg_n_0_[1]\,
      I1 => \fpu_op_reg_reg_n_0_[0]\,
      I2 => \fpu_op_reg_reg_n_0_[2]\,
      O => \count_cycles[4]_i_1_n_0\
    );
\count_cycles[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \fpu_op_reg_reg_n_0_[1]\,
      I1 => \fpu_op_reg_reg_n_0_[0]\,
      I2 => rst,
      I3 => \fpu_op_reg_reg_n_0_[2]\,
      O => \count_cycles[6]_i_1_n_0\
    );
\count_cycles_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycles[0]_i_1_n_0\,
      Q => count_cycles(0),
      R => '0'
    );
\count_cycles_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycles[2]_i_1_n_0\,
      Q => count_cycles(2),
      R => rst
    );
\count_cycles_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycles[3]_i_1_n_0\,
      Q => count_cycles(3),
      R => '0'
    );
\count_cycles_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycles[4]_i_1_n_0\,
      Q => count_cycles(4),
      R => rst
    );
\count_cycles_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycles[6]_i_1_n_0\,
      Q => count_cycles(6),
      R => '0'
    );
\count_ready[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_ready_reg(0),
      O => \count_ready[0]_i_1_n_0\
    );
\count_ready[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => count_ready_reg(0),
      I1 => count_ready_reg(1),
      O => plusOp(1)
    );
\count_ready[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => count_ready_reg(0),
      I1 => count_ready_reg(1),
      I2 => count_ready_reg(2),
      O => plusOp(2)
    );
\count_ready[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => count_ready_reg(1),
      I1 => count_ready_reg(0),
      I2 => count_ready_reg(2),
      I3 => count_ready_reg(3),
      O => plusOp(3)
    );
\count_ready[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => count_ready_reg(2),
      I1 => count_ready_reg(0),
      I2 => count_ready_reg(1),
      I3 => count_ready_reg(3),
      I4 => count_ready_reg(4),
      O => plusOp(4)
    );
\count_ready[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => count_ready_reg(3),
      I1 => count_ready_reg(1),
      I2 => count_ready_reg(0),
      I3 => count_ready_reg(2),
      I4 => count_ready_reg(4),
      I5 => count_ready_reg(5),
      O => plusOp(5)
    );
\count_ready[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rst,
      I1 => enable_reg_1,
      O => \count_ready[6]_i_1_n_0\
    );
\count_ready[6]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => count_cycles(2),
      I1 => count_ready_reg(2),
      I2 => count_cycles(3),
      I3 => count_ready_reg(3),
      O => \count_ready[6]_i_10_n_0\
    );
\count_ready[6]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => count_cycles(0),
      I1 => count_ready_reg(0),
      I2 => count_cycles(6),
      I3 => count_ready_reg(1),
      O => \count_ready[6]_i_11_n_0\
    );
\count_ready[6]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => count_ready_reg(4),
      I1 => count_ready_reg(2),
      I2 => count_ready_reg(0),
      I3 => count_ready_reg(1),
      I4 => count_ready_reg(3),
      O => \count_ready[6]_i_12_n_0\
    );
\count_ready[6]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \count_ready[6]_i_12_n_0\,
      I1 => count_ready_reg(5),
      I2 => count_ready_reg(6),
      O => plusOp(6)
    );
\count_ready[6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_cycles(6),
      I1 => count_ready_reg(6),
      O => \count_ready[6]_i_4_n_0\
    );
\count_ready[6]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => count_ready_reg(4),
      I1 => count_cycles(4),
      I2 => count_ready_reg(5),
      O => \count_ready[6]_i_5_n_0\
    );
\count_ready[6]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => count_cycles(2),
      I1 => count_ready_reg(2),
      I2 => count_ready_reg(3),
      I3 => count_cycles(3),
      O => \count_ready[6]_i_6_n_0\
    );
\count_ready[6]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => count_cycles(0),
      I1 => count_ready_reg(0),
      I2 => count_ready_reg(1),
      I3 => count_cycles(6),
      O => \count_ready[6]_i_7_n_0\
    );
\count_ready[6]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => count_ready_reg(6),
      I1 => count_cycles(6),
      O => \count_ready[6]_i_8_n_0\
    );
\count_ready[6]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => count_cycles(4),
      I1 => count_ready_reg(4),
      I2 => count_ready_reg(5),
      O => \count_ready[6]_i_9_n_0\
    );
\count_ready_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => leqOp,
      D => \count_ready[0]_i_1_n_0\,
      Q => count_ready_reg(0),
      R => \count_ready[6]_i_1_n_0\
    );
\count_ready_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => leqOp,
      D => plusOp(1),
      Q => count_ready_reg(1),
      R => \count_ready[6]_i_1_n_0\
    );
\count_ready_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => leqOp,
      D => plusOp(2),
      Q => count_ready_reg(2),
      R => \count_ready[6]_i_1_n_0\
    );
\count_ready_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => leqOp,
      D => plusOp(3),
      Q => count_ready_reg(3),
      R => \count_ready[6]_i_1_n_0\
    );
\count_ready_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => leqOp,
      D => plusOp(4),
      Q => count_ready_reg(4),
      R => \count_ready[6]_i_1_n_0\
    );
\count_ready_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => leqOp,
      D => plusOp(5),
      Q => count_ready_reg(5),
      R => \count_ready[6]_i_1_n_0\
    );
\count_ready_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => leqOp,
      D => plusOp(6),
      Q => count_ready_reg(6),
      R => \count_ready[6]_i_1_n_0\
    );
\count_ready_reg[6]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => leqOp,
      CO(2) => \count_ready_reg[6]_i_2_n_1\,
      CO(1) => \count_ready_reg[6]_i_2_n_2\,
      CO(0) => \count_ready_reg[6]_i_2_n_3\,
      CYINIT => '1',
      DI(3) => \count_ready[6]_i_4_n_0\,
      DI(2) => \count_ready[6]_i_5_n_0\,
      DI(1) => \count_ready[6]_i_6_n_0\,
      DI(0) => \count_ready[6]_i_7_n_0\,
      O(3 downto 0) => \NLW_count_ready_reg[6]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \count_ready[6]_i_8_n_0\,
      S(2) => \count_ready[6]_i_9_n_0\,
      S(1) => \count_ready[6]_i_10_n_0\,
      S(0) => \count_ready[6]_i_11_n_0\
    );
div_enable_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \fpu_op_reg_reg_n_0_[2]\,
      I1 => \fpu_op_reg_reg_n_0_[0]\,
      I2 => \fpu_op_reg_reg_n_0_[1]\,
      I3 => op_enable_reg_n_0,
      I4 => enable_reg_3,
      O => enable0
    );
div_enable_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => enable0,
      Q => div_enable_reg_n_0,
      R => rst
    );
enable_reg_1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => enable,
      I1 => enable_reg,
      O => enable_reg_10
    );
enable_reg_1_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => enable_reg_10,
      Q => enable_reg_1,
      R => rst
    );
enable_reg_2_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => enable_reg_1,
      Q => enable_reg_2,
      R => rst
    );
enable_reg_3_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => enable_reg_1,
      I1 => enable_reg_2,
      O => enable_reg_30
    );
enable_reg_3_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => enable_reg_30,
      Q => enable_reg_3,
      R => rst
    );
enable_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => enable,
      Q => enable_reg,
      R => rst
    );
exception_reg: unisim.vcomponents.FDRE
     port map (
      C => \^ready_0_reg_0\,
      CE => '1',
      D => exception_0,
      Q => exception,
      R => '0'
    );
\exp_addsub_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \p_1_in__0\(0),
      Q => exp_addsub(0),
      R => rst
    );
\exp_addsub_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \p_1_in__0\(10),
      Q => exp_addsub(10),
      R => rst
    );
\exp_addsub_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \p_1_in__0\(1),
      Q => exp_addsub(1),
      R => rst
    );
\exp_addsub_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \p_1_in__0\(2),
      Q => exp_addsub(2),
      R => rst
    );
\exp_addsub_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \p_1_in__0\(3),
      Q => exp_addsub(3),
      R => rst
    );
\exp_addsub_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \p_1_in__0\(4),
      Q => exp_addsub(4),
      R => rst
    );
\exp_addsub_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \p_1_in__0\(5),
      Q => exp_addsub(5),
      R => rst
    );
\exp_addsub_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \p_1_in__0\(6),
      Q => exp_addsub(6),
      R => rst
    );
\exp_addsub_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \p_1_in__0\(7),
      Q => exp_addsub(7),
      R => rst
    );
\exp_addsub_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \p_1_in__0\(8),
      Q => exp_addsub(8),
      R => rst
    );
\exp_addsub_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \p_1_in__0\(9),
      Q => exp_addsub(9),
      R => rst
    );
\exponent_round_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_fpu_mul_n_66,
      Q => exponent_round(0),
      R => rst
    );
\exponent_round_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_fpu_mul_n_56,
      Q => exponent_round(10),
      R => rst
    );
\exponent_round_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_fpu_div_n_1,
      Q => exponent_round(11),
      R => rst
    );
\exponent_round_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_fpu_mul_n_65,
      Q => exponent_round(1),
      R => rst
    );
\exponent_round_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_fpu_mul_n_64,
      Q => exponent_round(2),
      R => rst
    );
\exponent_round_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_fpu_mul_n_63,
      Q => exponent_round(3),
      R => rst
    );
\exponent_round_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_fpu_mul_n_62,
      Q => exponent_round(4),
      R => rst
    );
\exponent_round_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_fpu_mul_n_61,
      Q => exponent_round(5),
      R => rst
    );
\exponent_round_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_fpu_mul_n_60,
      Q => exponent_round(6),
      R => rst
    );
\exponent_round_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_fpu_mul_n_59,
      Q => exponent_round(7),
      R => rst
    );
\exponent_round_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_fpu_mul_n_58,
      Q => exponent_round(8),
      R => rst
    );
\exponent_round_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_fpu_mul_n_57,
      Q => exponent_round(9),
      R => rst
    );
\fpu_op_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_reg_1,
      D => fpu_op(0),
      Q => \fpu_op_reg_reg_n_0_[0]\,
      R => rst
    );
\fpu_op_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_reg_1,
      D => fpu_op(1),
      Q => \fpu_op_reg_reg_n_0_[1]\,
      R => rst
    );
\fpu_op_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_reg_1,
      D => fpu_op(2),
      Q => \fpu_op_reg_reg_n_0_[2]\,
      R => rst
    );
i_fpu_add: entity work.fpu_design_fpu_double_0_0_fpu_add
     port map (
      D(54) => i_fpu_add_n_0,
      D(53) => i_fpu_add_n_1,
      D(52) => i_fpu_add_n_2,
      D(51) => i_fpu_add_n_3,
      D(50) => i_fpu_add_n_4,
      D(49) => i_fpu_add_n_5,
      D(48) => i_fpu_add_n_6,
      D(47) => i_fpu_add_n_7,
      D(46) => i_fpu_add_n_8,
      D(45) => i_fpu_add_n_9,
      D(44) => i_fpu_add_n_10,
      D(43) => i_fpu_add_n_11,
      D(42) => i_fpu_add_n_12,
      D(41) => i_fpu_add_n_13,
      D(40) => i_fpu_add_n_14,
      D(39) => i_fpu_add_n_15,
      D(38) => i_fpu_add_n_16,
      D(37) => i_fpu_add_n_17,
      D(36) => i_fpu_add_n_18,
      D(35) => i_fpu_add_n_19,
      D(34) => i_fpu_add_n_20,
      D(33) => i_fpu_add_n_21,
      D(32) => i_fpu_add_n_22,
      D(31) => i_fpu_add_n_23,
      D(30) => i_fpu_add_n_24,
      D(29) => i_fpu_add_n_25,
      D(28) => i_fpu_add_n_26,
      D(27) => i_fpu_add_n_27,
      D(26) => i_fpu_add_n_28,
      D(25) => i_fpu_add_n_29,
      D(24) => i_fpu_add_n_30,
      D(23) => i_fpu_add_n_31,
      D(22) => i_fpu_add_n_32,
      D(21) => i_fpu_add_n_33,
      D(20) => i_fpu_add_n_34,
      D(19) => i_fpu_add_n_35,
      D(18) => i_fpu_add_n_36,
      D(17) => i_fpu_add_n_37,
      D(16) => i_fpu_add_n_38,
      D(15) => i_fpu_add_n_39,
      D(14) => i_fpu_add_n_40,
      D(13) => i_fpu_add_n_41,
      D(12) => i_fpu_add_n_42,
      D(11) => i_fpu_add_n_43,
      D(10) => i_fpu_add_n_44,
      D(9) => i_fpu_add_n_45,
      D(8) => i_fpu_add_n_46,
      D(7) => i_fpu_add_n_47,
      D(6) => i_fpu_add_n_48,
      D(5) => i_fpu_add_n_49,
      D(4) => i_fpu_add_n_50,
      D(3) => i_fpu_add_n_51,
      D(2) => i_fpu_add_n_52,
      D(1) => i_fpu_add_n_53,
      D(0) => i_fpu_add_n_54,
      Q(63) => p_1_in,
      Q(62) => \opa_reg_reg_n_0_[62]\,
      Q(61) => \opa_reg_reg_n_0_[61]\,
      Q(60) => \opa_reg_reg_n_0_[60]\,
      Q(59) => \opa_reg_reg_n_0_[59]\,
      Q(58) => \opa_reg_reg_n_0_[58]\,
      Q(57) => \opa_reg_reg_n_0_[57]\,
      Q(56) => \opa_reg_reg_n_0_[56]\,
      Q(55) => \opa_reg_reg_n_0_[55]\,
      Q(54) => \opa_reg_reg_n_0_[54]\,
      Q(53) => \opa_reg_reg_n_0_[53]\,
      Q(52) => \opa_reg_reg_n_0_[52]\,
      Q(51) => \opa_reg_reg_n_0_[51]\,
      Q(50) => \opa_reg_reg_n_0_[50]\,
      Q(49) => \opa_reg_reg_n_0_[49]\,
      Q(48) => \opa_reg_reg_n_0_[48]\,
      Q(47) => \opa_reg_reg_n_0_[47]\,
      Q(46) => \opa_reg_reg_n_0_[46]\,
      Q(45) => \opa_reg_reg_n_0_[45]\,
      Q(44) => \opa_reg_reg_n_0_[44]\,
      Q(43) => \opa_reg_reg_n_0_[43]\,
      Q(42) => \opa_reg_reg_n_0_[42]\,
      Q(41) => \opa_reg_reg_n_0_[41]\,
      Q(40) => \opa_reg_reg_n_0_[40]\,
      Q(39) => \opa_reg_reg_n_0_[39]\,
      Q(38) => \opa_reg_reg_n_0_[38]\,
      Q(37) => \opa_reg_reg_n_0_[37]\,
      Q(36) => \opa_reg_reg_n_0_[36]\,
      Q(35) => \opa_reg_reg_n_0_[35]\,
      Q(34) => \opa_reg_reg_n_0_[34]\,
      Q(33) => \opa_reg_reg_n_0_[33]\,
      Q(32) => \opa_reg_reg_n_0_[32]\,
      Q(31) => \opa_reg_reg_n_0_[31]\,
      Q(30) => \opa_reg_reg_n_0_[30]\,
      Q(29) => \opa_reg_reg_n_0_[29]\,
      Q(28) => \opa_reg_reg_n_0_[28]\,
      Q(27) => \opa_reg_reg_n_0_[27]\,
      Q(26) => \opa_reg_reg_n_0_[26]\,
      Q(25) => \opa_reg_reg_n_0_[25]\,
      Q(24) => \opa_reg_reg_n_0_[24]\,
      Q(23) => \opa_reg_reg_n_0_[23]\,
      Q(22) => \opa_reg_reg_n_0_[22]\,
      Q(21) => \opa_reg_reg_n_0_[21]\,
      Q(20) => \opa_reg_reg_n_0_[20]\,
      Q(19) => \opa_reg_reg_n_0_[19]\,
      Q(18) => \opa_reg_reg_n_0_[18]\,
      Q(17) => \opa_reg_reg_n_0_[17]\,
      Q(16) => \opa_reg_reg_n_0_[16]\,
      Q(15) => \opa_reg_reg_n_0_[15]\,
      Q(14) => \opa_reg_reg_n_0_[14]\,
      Q(13) => \opa_reg_reg_n_0_[13]\,
      Q(12) => \opa_reg_reg_n_0_[12]\,
      Q(11) => \opa_reg_reg_n_0_[11]\,
      Q(10) => \opa_reg_reg_n_0_[10]\,
      Q(9) => \opa_reg_reg_n_0_[9]\,
      Q(8) => \opa_reg_reg_n_0_[8]\,
      Q(7) => \opa_reg_reg_n_0_[7]\,
      Q(6) => \opa_reg_reg_n_0_[6]\,
      Q(5) => \opa_reg_reg_n_0_[5]\,
      Q(4) => \opa_reg_reg_n_0_[4]\,
      Q(3) => \opa_reg_reg_n_0_[3]\,
      Q(2) => \opa_reg_reg_n_0_[2]\,
      Q(1) => \opa_reg_reg_n_0_[1]\,
      Q(0) => \opa_reg_reg_n_0_[0]\,
      addsub_sign_reg => sub_sign,
      clk => clk,
      diff_2(54 downto 0) => diff_2(54 downto 0),
      \exp_addsub_reg[10]\(10 downto 0) => exp_sub_out(10 downto 0),
      \exponent_2_reg[0]_0\ => add_enable_reg_n_0,
      \exponent_2_reg[10]_0\(10 downto 0) => \p_1_in__0\(10 downto 0),
      \exponent_b_reg[10]_0\(62) => \opb_reg_reg_n_0_[62]\,
      \exponent_b_reg[10]_0\(61) => \opb_reg_reg_n_0_[61]\,
      \exponent_b_reg[10]_0\(60) => \opb_reg_reg_n_0_[60]\,
      \exponent_b_reg[10]_0\(59) => \opb_reg_reg_n_0_[59]\,
      \exponent_b_reg[10]_0\(58) => \opb_reg_reg_n_0_[58]\,
      \exponent_b_reg[10]_0\(57) => \opb_reg_reg_n_0_[57]\,
      \exponent_b_reg[10]_0\(56) => \opb_reg_reg_n_0_[56]\,
      \exponent_b_reg[10]_0\(55) => \opb_reg_reg_n_0_[55]\,
      \exponent_b_reg[10]_0\(54) => \opb_reg_reg_n_0_[54]\,
      \exponent_b_reg[10]_0\(53) => \opb_reg_reg_n_0_[53]\,
      \exponent_b_reg[10]_0\(52) => \opb_reg_reg_n_0_[52]\,
      \exponent_b_reg[10]_0\(51) => \opb_reg_reg_n_0_[51]\,
      \exponent_b_reg[10]_0\(50) => \opb_reg_reg_n_0_[50]\,
      \exponent_b_reg[10]_0\(49) => \opb_reg_reg_n_0_[49]\,
      \exponent_b_reg[10]_0\(48) => \opb_reg_reg_n_0_[48]\,
      \exponent_b_reg[10]_0\(47) => \opb_reg_reg_n_0_[47]\,
      \exponent_b_reg[10]_0\(46) => \opb_reg_reg_n_0_[46]\,
      \exponent_b_reg[10]_0\(45) => \opb_reg_reg_n_0_[45]\,
      \exponent_b_reg[10]_0\(44) => \opb_reg_reg_n_0_[44]\,
      \exponent_b_reg[10]_0\(43) => \opb_reg_reg_n_0_[43]\,
      \exponent_b_reg[10]_0\(42) => \opb_reg_reg_n_0_[42]\,
      \exponent_b_reg[10]_0\(41) => \opb_reg_reg_n_0_[41]\,
      \exponent_b_reg[10]_0\(40) => \opb_reg_reg_n_0_[40]\,
      \exponent_b_reg[10]_0\(39) => \opb_reg_reg_n_0_[39]\,
      \exponent_b_reg[10]_0\(38) => \opb_reg_reg_n_0_[38]\,
      \exponent_b_reg[10]_0\(37) => \opb_reg_reg_n_0_[37]\,
      \exponent_b_reg[10]_0\(36) => \opb_reg_reg_n_0_[36]\,
      \exponent_b_reg[10]_0\(35) => \opb_reg_reg_n_0_[35]\,
      \exponent_b_reg[10]_0\(34) => \opb_reg_reg_n_0_[34]\,
      \exponent_b_reg[10]_0\(33) => \opb_reg_reg_n_0_[33]\,
      \exponent_b_reg[10]_0\(32) => \opb_reg_reg_n_0_[32]\,
      \exponent_b_reg[10]_0\(31) => \opb_reg_reg_n_0_[31]\,
      \exponent_b_reg[10]_0\(30) => \opb_reg_reg_n_0_[30]\,
      \exponent_b_reg[10]_0\(29) => \opb_reg_reg_n_0_[29]\,
      \exponent_b_reg[10]_0\(28) => \opb_reg_reg_n_0_[28]\,
      \exponent_b_reg[10]_0\(27) => \opb_reg_reg_n_0_[27]\,
      \exponent_b_reg[10]_0\(26) => \opb_reg_reg_n_0_[26]\,
      \exponent_b_reg[10]_0\(25) => \opb_reg_reg_n_0_[25]\,
      \exponent_b_reg[10]_0\(24) => \opb_reg_reg_n_0_[24]\,
      \exponent_b_reg[10]_0\(23) => \opb_reg_reg_n_0_[23]\,
      \exponent_b_reg[10]_0\(22) => \opb_reg_reg_n_0_[22]\,
      \exponent_b_reg[10]_0\(21) => \opb_reg_reg_n_0_[21]\,
      \exponent_b_reg[10]_0\(20) => \opb_reg_reg_n_0_[20]\,
      \exponent_b_reg[10]_0\(19) => \opb_reg_reg_n_0_[19]\,
      \exponent_b_reg[10]_0\(18) => \opb_reg_reg_n_0_[18]\,
      \exponent_b_reg[10]_0\(17) => \opb_reg_reg_n_0_[17]\,
      \exponent_b_reg[10]_0\(16) => \opb_reg_reg_n_0_[16]\,
      \exponent_b_reg[10]_0\(15) => \opb_reg_reg_n_0_[15]\,
      \exponent_b_reg[10]_0\(14) => \opb_reg_reg_n_0_[14]\,
      \exponent_b_reg[10]_0\(13) => \opb_reg_reg_n_0_[13]\,
      \exponent_b_reg[10]_0\(12) => \opb_reg_reg_n_0_[12]\,
      \exponent_b_reg[10]_0\(11) => \opb_reg_reg_n_0_[11]\,
      \exponent_b_reg[10]_0\(10) => \opb_reg_reg_n_0_[10]\,
      \exponent_b_reg[10]_0\(9) => \opb_reg_reg_n_0_[9]\,
      \exponent_b_reg[10]_0\(8) => \opb_reg_reg_n_0_[8]\,
      \exponent_b_reg[10]_0\(7) => \opb_reg_reg_n_0_[7]\,
      \exponent_b_reg[10]_0\(6) => \opb_reg_reg_n_0_[6]\,
      \exponent_b_reg[10]_0\(5) => \opb_reg_reg_n_0_[5]\,
      \exponent_b_reg[10]_0\(4) => \opb_reg_reg_n_0_[4]\,
      \exponent_b_reg[10]_0\(3) => \opb_reg_reg_n_0_[3]\,
      \exponent_b_reg[10]_0\(2) => \opb_reg_reg_n_0_[2]\,
      \exponent_b_reg[10]_0\(1) => \opb_reg_reg_n_0_[1]\,
      \exponent_b_reg[10]_0\(0) => \opb_reg_reg_n_0_[0]\,
      rst => rst,
      sign_reg_0 => i_fpu_add_n_66
    );
i_fpu_div: entity work.fpu_design_fpu_double_0_0_fpu_div
     port map (
      D(0) => i_fpu_div_n_0,
      Q(62) => \opa_reg_reg_n_0_[62]\,
      Q(61) => \opa_reg_reg_n_0_[61]\,
      Q(60) => \opa_reg_reg_n_0_[60]\,
      Q(59) => \opa_reg_reg_n_0_[59]\,
      Q(58) => \opa_reg_reg_n_0_[58]\,
      Q(57) => \opa_reg_reg_n_0_[57]\,
      Q(56) => \opa_reg_reg_n_0_[56]\,
      Q(55) => \opa_reg_reg_n_0_[55]\,
      Q(54) => \opa_reg_reg_n_0_[54]\,
      Q(53) => \opa_reg_reg_n_0_[53]\,
      Q(52) => \opa_reg_reg_n_0_[52]\,
      Q(51) => \opa_reg_reg_n_0_[51]\,
      Q(50) => \opa_reg_reg_n_0_[50]\,
      Q(49) => \opa_reg_reg_n_0_[49]\,
      Q(48) => \opa_reg_reg_n_0_[48]\,
      Q(47) => \opa_reg_reg_n_0_[47]\,
      Q(46) => \opa_reg_reg_n_0_[46]\,
      Q(45) => \opa_reg_reg_n_0_[45]\,
      Q(44) => \opa_reg_reg_n_0_[44]\,
      Q(43) => \opa_reg_reg_n_0_[43]\,
      Q(42) => \opa_reg_reg_n_0_[42]\,
      Q(41) => \opa_reg_reg_n_0_[41]\,
      Q(40) => \opa_reg_reg_n_0_[40]\,
      Q(39) => \opa_reg_reg_n_0_[39]\,
      Q(38) => \opa_reg_reg_n_0_[38]\,
      Q(37) => \opa_reg_reg_n_0_[37]\,
      Q(36) => \opa_reg_reg_n_0_[36]\,
      Q(35) => \opa_reg_reg_n_0_[35]\,
      Q(34) => \opa_reg_reg_n_0_[34]\,
      Q(33) => \opa_reg_reg_n_0_[33]\,
      Q(32) => \opa_reg_reg_n_0_[32]\,
      Q(31) => \opa_reg_reg_n_0_[31]\,
      Q(30) => \opa_reg_reg_n_0_[30]\,
      Q(29) => \opa_reg_reg_n_0_[29]\,
      Q(28) => \opa_reg_reg_n_0_[28]\,
      Q(27) => \opa_reg_reg_n_0_[27]\,
      Q(26) => \opa_reg_reg_n_0_[26]\,
      Q(25) => \opa_reg_reg_n_0_[25]\,
      Q(24) => \opa_reg_reg_n_0_[24]\,
      Q(23) => \opa_reg_reg_n_0_[23]\,
      Q(22) => \opa_reg_reg_n_0_[22]\,
      Q(21) => \opa_reg_reg_n_0_[21]\,
      Q(20) => \opa_reg_reg_n_0_[20]\,
      Q(19) => \opa_reg_reg_n_0_[19]\,
      Q(18) => \opa_reg_reg_n_0_[18]\,
      Q(17) => \opa_reg_reg_n_0_[17]\,
      Q(16) => \opa_reg_reg_n_0_[16]\,
      Q(15) => \opa_reg_reg_n_0_[15]\,
      Q(14) => \opa_reg_reg_n_0_[14]\,
      Q(13) => \opa_reg_reg_n_0_[13]\,
      Q(12) => \opa_reg_reg_n_0_[12]\,
      Q(11) => \opa_reg_reg_n_0_[11]\,
      Q(10) => \opa_reg_reg_n_0_[10]\,
      Q(9) => \opa_reg_reg_n_0_[9]\,
      Q(8) => \opa_reg_reg_n_0_[8]\,
      Q(7) => \opa_reg_reg_n_0_[7]\,
      Q(6) => \opa_reg_reg_n_0_[6]\,
      Q(5) => \opa_reg_reg_n_0_[5]\,
      Q(4) => \opa_reg_reg_n_0_[4]\,
      Q(3) => \opa_reg_reg_n_0_[3]\,
      Q(2) => \opa_reg_reg_n_0_[2]\,
      Q(1) => \opa_reg_reg_n_0_[1]\,
      Q(0) => \opa_reg_reg_n_0_[0]\,
      clk => clk,
      enable_signal_a_reg_0 => div_enable_reg_n_0,
      \expon_uf_term_1_reg[11]_0\(62) => \opb_reg_reg_n_0_[62]\,
      \expon_uf_term_1_reg[11]_0\(61) => \opb_reg_reg_n_0_[61]\,
      \expon_uf_term_1_reg[11]_0\(60) => \opb_reg_reg_n_0_[60]\,
      \expon_uf_term_1_reg[11]_0\(59) => \opb_reg_reg_n_0_[59]\,
      \expon_uf_term_1_reg[11]_0\(58) => \opb_reg_reg_n_0_[58]\,
      \expon_uf_term_1_reg[11]_0\(57) => \opb_reg_reg_n_0_[57]\,
      \expon_uf_term_1_reg[11]_0\(56) => \opb_reg_reg_n_0_[56]\,
      \expon_uf_term_1_reg[11]_0\(55) => \opb_reg_reg_n_0_[55]\,
      \expon_uf_term_1_reg[11]_0\(54) => \opb_reg_reg_n_0_[54]\,
      \expon_uf_term_1_reg[11]_0\(53) => \opb_reg_reg_n_0_[53]\,
      \expon_uf_term_1_reg[11]_0\(52) => \opb_reg_reg_n_0_[52]\,
      \expon_uf_term_1_reg[11]_0\(51) => \opb_reg_reg_n_0_[51]\,
      \expon_uf_term_1_reg[11]_0\(50) => \opb_reg_reg_n_0_[50]\,
      \expon_uf_term_1_reg[11]_0\(49) => \opb_reg_reg_n_0_[49]\,
      \expon_uf_term_1_reg[11]_0\(48) => \opb_reg_reg_n_0_[48]\,
      \expon_uf_term_1_reg[11]_0\(47) => \opb_reg_reg_n_0_[47]\,
      \expon_uf_term_1_reg[11]_0\(46) => \opb_reg_reg_n_0_[46]\,
      \expon_uf_term_1_reg[11]_0\(45) => \opb_reg_reg_n_0_[45]\,
      \expon_uf_term_1_reg[11]_0\(44) => \opb_reg_reg_n_0_[44]\,
      \expon_uf_term_1_reg[11]_0\(43) => \opb_reg_reg_n_0_[43]\,
      \expon_uf_term_1_reg[11]_0\(42) => \opb_reg_reg_n_0_[42]\,
      \expon_uf_term_1_reg[11]_0\(41) => \opb_reg_reg_n_0_[41]\,
      \expon_uf_term_1_reg[11]_0\(40) => \opb_reg_reg_n_0_[40]\,
      \expon_uf_term_1_reg[11]_0\(39) => \opb_reg_reg_n_0_[39]\,
      \expon_uf_term_1_reg[11]_0\(38) => \opb_reg_reg_n_0_[38]\,
      \expon_uf_term_1_reg[11]_0\(37) => \opb_reg_reg_n_0_[37]\,
      \expon_uf_term_1_reg[11]_0\(36) => \opb_reg_reg_n_0_[36]\,
      \expon_uf_term_1_reg[11]_0\(35) => \opb_reg_reg_n_0_[35]\,
      \expon_uf_term_1_reg[11]_0\(34) => \opb_reg_reg_n_0_[34]\,
      \expon_uf_term_1_reg[11]_0\(33) => \opb_reg_reg_n_0_[33]\,
      \expon_uf_term_1_reg[11]_0\(32) => \opb_reg_reg_n_0_[32]\,
      \expon_uf_term_1_reg[11]_0\(31) => \opb_reg_reg_n_0_[31]\,
      \expon_uf_term_1_reg[11]_0\(30) => \opb_reg_reg_n_0_[30]\,
      \expon_uf_term_1_reg[11]_0\(29) => \opb_reg_reg_n_0_[29]\,
      \expon_uf_term_1_reg[11]_0\(28) => \opb_reg_reg_n_0_[28]\,
      \expon_uf_term_1_reg[11]_0\(27) => \opb_reg_reg_n_0_[27]\,
      \expon_uf_term_1_reg[11]_0\(26) => \opb_reg_reg_n_0_[26]\,
      \expon_uf_term_1_reg[11]_0\(25) => \opb_reg_reg_n_0_[25]\,
      \expon_uf_term_1_reg[11]_0\(24) => \opb_reg_reg_n_0_[24]\,
      \expon_uf_term_1_reg[11]_0\(23) => \opb_reg_reg_n_0_[23]\,
      \expon_uf_term_1_reg[11]_0\(22) => \opb_reg_reg_n_0_[22]\,
      \expon_uf_term_1_reg[11]_0\(21) => \opb_reg_reg_n_0_[21]\,
      \expon_uf_term_1_reg[11]_0\(20) => \opb_reg_reg_n_0_[20]\,
      \expon_uf_term_1_reg[11]_0\(19) => \opb_reg_reg_n_0_[19]\,
      \expon_uf_term_1_reg[11]_0\(18) => \opb_reg_reg_n_0_[18]\,
      \expon_uf_term_1_reg[11]_0\(17) => \opb_reg_reg_n_0_[17]\,
      \expon_uf_term_1_reg[11]_0\(16) => \opb_reg_reg_n_0_[16]\,
      \expon_uf_term_1_reg[11]_0\(15) => \opb_reg_reg_n_0_[15]\,
      \expon_uf_term_1_reg[11]_0\(14) => \opb_reg_reg_n_0_[14]\,
      \expon_uf_term_1_reg[11]_0\(13) => \opb_reg_reg_n_0_[13]\,
      \expon_uf_term_1_reg[11]_0\(12) => \opb_reg_reg_n_0_[12]\,
      \expon_uf_term_1_reg[11]_0\(11) => \opb_reg_reg_n_0_[11]\,
      \expon_uf_term_1_reg[11]_0\(10) => \opb_reg_reg_n_0_[10]\,
      \expon_uf_term_1_reg[11]_0\(9) => \opb_reg_reg_n_0_[9]\,
      \expon_uf_term_1_reg[11]_0\(8) => \opb_reg_reg_n_0_[8]\,
      \expon_uf_term_1_reg[11]_0\(7) => \opb_reg_reg_n_0_[7]\,
      \expon_uf_term_1_reg[11]_0\(6) => \opb_reg_reg_n_0_[6]\,
      \expon_uf_term_1_reg[11]_0\(5) => \opb_reg_reg_n_0_[5]\,
      \expon_uf_term_1_reg[11]_0\(4) => \opb_reg_reg_n_0_[4]\,
      \expon_uf_term_1_reg[11]_0\(3) => \opb_reg_reg_n_0_[3]\,
      \expon_uf_term_1_reg[11]_0\(2) => \opb_reg_reg_n_0_[2]\,
      \expon_uf_term_1_reg[11]_0\(1) => \opb_reg_reg_n_0_[1]\,
      \expon_uf_term_1_reg[11]_0\(0) => \opb_reg_reg_n_0_[0]\,
      exponent_5(0) => exponent_5(11),
      \exponent_out_reg[10]_0\(10 downto 0) => exponent_out(10 downto 0),
      \exponent_out_reg[11]_0\(0) => i_fpu_div_n_1,
      mantissa_7(53 downto 0) => mantissa_7(54 downto 1),
      \mantissa_round_reg[0]\ => i_fpu_mul_n_55,
      \mantissa_round_reg[0]_0\ => \mantissa_round[0]_i_3_n_0\,
      \mantissa_round_reg[0]_1\ => \mantissa_round[0]_i_6_n_0\,
      \mantissa_round_reg[0]_2\(2) => \fpu_op_reg_reg_n_0_[2]\,
      \mantissa_round_reg[0]_2\(1) => \fpu_op_reg_reg_n_0_[1]\,
      \mantissa_round_reg[0]_2\(0) => \fpu_op_reg_reg_n_0_[0]\,
      rst => rst
    );
i_fpu_exceptions: entity work.fpu_design_fpu_double_0_0_fpu_exceptions
     port map (
      D(62 downto 0) => p_1_in_0(62 downto 0),
      Q(1 downto 0) => rmode_reg(1 downto 0),
      clk => clk,
      divide_reg_0(2) => \fpu_op_reg_reg_n_0_[2]\,
      divide_reg_0(1) => \fpu_op_reg_reg_n_0_[1]\,
      divide_reg_0(0) => \fpu_op_reg_reg_n_0_[0]\,
      exception_0 => exception_0,
      exponent_final(0) => exponent_post_round(11),
      in_et_zero_reg_0 => i_fpu_round_n_0,
      inexact_0 => inexact_0,
      inexact_trigger_reg_0(1 downto 0) => mantissa_round(1 downto 0),
      invalid_0 => invalid_0,
      invalid_reg_0 => op_enable_reg_n_0,
      opa_pos_inf_reg_0(63) => p_1_in,
      opa_pos_inf_reg_0(62) => \opa_reg_reg_n_0_[62]\,
      opa_pos_inf_reg_0(61) => \opa_reg_reg_n_0_[61]\,
      opa_pos_inf_reg_0(60) => \opa_reg_reg_n_0_[60]\,
      opa_pos_inf_reg_0(59) => \opa_reg_reg_n_0_[59]\,
      opa_pos_inf_reg_0(58) => \opa_reg_reg_n_0_[58]\,
      opa_pos_inf_reg_0(57) => \opa_reg_reg_n_0_[57]\,
      opa_pos_inf_reg_0(56) => \opa_reg_reg_n_0_[56]\,
      opa_pos_inf_reg_0(55) => \opa_reg_reg_n_0_[55]\,
      opa_pos_inf_reg_0(54) => \opa_reg_reg_n_0_[54]\,
      opa_pos_inf_reg_0(53) => \opa_reg_reg_n_0_[53]\,
      opa_pos_inf_reg_0(52) => \opa_reg_reg_n_0_[52]\,
      opa_pos_inf_reg_0(51) => \opa_reg_reg_n_0_[51]\,
      opa_pos_inf_reg_0(50) => \opa_reg_reg_n_0_[50]\,
      opa_pos_inf_reg_0(49) => \opa_reg_reg_n_0_[49]\,
      opa_pos_inf_reg_0(48) => \opa_reg_reg_n_0_[48]\,
      opa_pos_inf_reg_0(47) => \opa_reg_reg_n_0_[47]\,
      opa_pos_inf_reg_0(46) => \opa_reg_reg_n_0_[46]\,
      opa_pos_inf_reg_0(45) => \opa_reg_reg_n_0_[45]\,
      opa_pos_inf_reg_0(44) => \opa_reg_reg_n_0_[44]\,
      opa_pos_inf_reg_0(43) => \opa_reg_reg_n_0_[43]\,
      opa_pos_inf_reg_0(42) => \opa_reg_reg_n_0_[42]\,
      opa_pos_inf_reg_0(41) => \opa_reg_reg_n_0_[41]\,
      opa_pos_inf_reg_0(40) => \opa_reg_reg_n_0_[40]\,
      opa_pos_inf_reg_0(39) => \opa_reg_reg_n_0_[39]\,
      opa_pos_inf_reg_0(38) => \opa_reg_reg_n_0_[38]\,
      opa_pos_inf_reg_0(37) => \opa_reg_reg_n_0_[37]\,
      opa_pos_inf_reg_0(36) => \opa_reg_reg_n_0_[36]\,
      opa_pos_inf_reg_0(35) => \opa_reg_reg_n_0_[35]\,
      opa_pos_inf_reg_0(34) => \opa_reg_reg_n_0_[34]\,
      opa_pos_inf_reg_0(33) => \opa_reg_reg_n_0_[33]\,
      opa_pos_inf_reg_0(32) => \opa_reg_reg_n_0_[32]\,
      opa_pos_inf_reg_0(31) => \opa_reg_reg_n_0_[31]\,
      opa_pos_inf_reg_0(30) => \opa_reg_reg_n_0_[30]\,
      opa_pos_inf_reg_0(29) => \opa_reg_reg_n_0_[29]\,
      opa_pos_inf_reg_0(28) => \opa_reg_reg_n_0_[28]\,
      opa_pos_inf_reg_0(27) => \opa_reg_reg_n_0_[27]\,
      opa_pos_inf_reg_0(26) => \opa_reg_reg_n_0_[26]\,
      opa_pos_inf_reg_0(25) => \opa_reg_reg_n_0_[25]\,
      opa_pos_inf_reg_0(24) => \opa_reg_reg_n_0_[24]\,
      opa_pos_inf_reg_0(23) => \opa_reg_reg_n_0_[23]\,
      opa_pos_inf_reg_0(22) => \opa_reg_reg_n_0_[22]\,
      opa_pos_inf_reg_0(21) => \opa_reg_reg_n_0_[21]\,
      opa_pos_inf_reg_0(20) => \opa_reg_reg_n_0_[20]\,
      opa_pos_inf_reg_0(19) => \opa_reg_reg_n_0_[19]\,
      opa_pos_inf_reg_0(18) => \opa_reg_reg_n_0_[18]\,
      opa_pos_inf_reg_0(17) => \opa_reg_reg_n_0_[17]\,
      opa_pos_inf_reg_0(16) => \opa_reg_reg_n_0_[16]\,
      opa_pos_inf_reg_0(15) => \opa_reg_reg_n_0_[15]\,
      opa_pos_inf_reg_0(14) => \opa_reg_reg_n_0_[14]\,
      opa_pos_inf_reg_0(13) => \opa_reg_reg_n_0_[13]\,
      opa_pos_inf_reg_0(12) => \opa_reg_reg_n_0_[12]\,
      opa_pos_inf_reg_0(11) => \opa_reg_reg_n_0_[11]\,
      opa_pos_inf_reg_0(10) => \opa_reg_reg_n_0_[10]\,
      opa_pos_inf_reg_0(9) => \opa_reg_reg_n_0_[9]\,
      opa_pos_inf_reg_0(8) => \opa_reg_reg_n_0_[8]\,
      opa_pos_inf_reg_0(7) => \opa_reg_reg_n_0_[7]\,
      opa_pos_inf_reg_0(6) => \opa_reg_reg_n_0_[6]\,
      opa_pos_inf_reg_0(5) => \opa_reg_reg_n_0_[5]\,
      opa_pos_inf_reg_0(4) => \opa_reg_reg_n_0_[4]\,
      opa_pos_inf_reg_0(3) => \opa_reg_reg_n_0_[3]\,
      opa_pos_inf_reg_0(2) => \opa_reg_reg_n_0_[2]\,
      opa_pos_inf_reg_0(1) => \opa_reg_reg_n_0_[1]\,
      opa_pos_inf_reg_0(0) => \opa_reg_reg_n_0_[0]\,
      \opa_reg_reg[53]\ => i_fpu_exceptions_n_7,
      \opa_reg_reg[59]\ => i_fpu_exceptions_n_6,
      opb_pos_inf_reg_0(63) => p_0_in,
      opb_pos_inf_reg_0(62) => \opb_reg_reg_n_0_[62]\,
      opb_pos_inf_reg_0(61) => \opb_reg_reg_n_0_[61]\,
      opb_pos_inf_reg_0(60) => \opb_reg_reg_n_0_[60]\,
      opb_pos_inf_reg_0(59) => \opb_reg_reg_n_0_[59]\,
      opb_pos_inf_reg_0(58) => \opb_reg_reg_n_0_[58]\,
      opb_pos_inf_reg_0(57) => \opb_reg_reg_n_0_[57]\,
      opb_pos_inf_reg_0(56) => \opb_reg_reg_n_0_[56]\,
      opb_pos_inf_reg_0(55) => \opb_reg_reg_n_0_[55]\,
      opb_pos_inf_reg_0(54) => \opb_reg_reg_n_0_[54]\,
      opb_pos_inf_reg_0(53) => \opb_reg_reg_n_0_[53]\,
      opb_pos_inf_reg_0(52) => \opb_reg_reg_n_0_[52]\,
      opb_pos_inf_reg_0(51) => \opb_reg_reg_n_0_[51]\,
      opb_pos_inf_reg_0(50) => \opb_reg_reg_n_0_[50]\,
      opb_pos_inf_reg_0(49) => \opb_reg_reg_n_0_[49]\,
      opb_pos_inf_reg_0(48) => \opb_reg_reg_n_0_[48]\,
      opb_pos_inf_reg_0(47) => \opb_reg_reg_n_0_[47]\,
      opb_pos_inf_reg_0(46) => \opb_reg_reg_n_0_[46]\,
      opb_pos_inf_reg_0(45) => \opb_reg_reg_n_0_[45]\,
      opb_pos_inf_reg_0(44) => \opb_reg_reg_n_0_[44]\,
      opb_pos_inf_reg_0(43) => \opb_reg_reg_n_0_[43]\,
      opb_pos_inf_reg_0(42) => \opb_reg_reg_n_0_[42]\,
      opb_pos_inf_reg_0(41) => \opb_reg_reg_n_0_[41]\,
      opb_pos_inf_reg_0(40) => \opb_reg_reg_n_0_[40]\,
      opb_pos_inf_reg_0(39) => \opb_reg_reg_n_0_[39]\,
      opb_pos_inf_reg_0(38) => \opb_reg_reg_n_0_[38]\,
      opb_pos_inf_reg_0(37) => \opb_reg_reg_n_0_[37]\,
      opb_pos_inf_reg_0(36) => \opb_reg_reg_n_0_[36]\,
      opb_pos_inf_reg_0(35) => \opb_reg_reg_n_0_[35]\,
      opb_pos_inf_reg_0(34) => \opb_reg_reg_n_0_[34]\,
      opb_pos_inf_reg_0(33) => \opb_reg_reg_n_0_[33]\,
      opb_pos_inf_reg_0(32) => \opb_reg_reg_n_0_[32]\,
      opb_pos_inf_reg_0(31) => \opb_reg_reg_n_0_[31]\,
      opb_pos_inf_reg_0(30) => \opb_reg_reg_n_0_[30]\,
      opb_pos_inf_reg_0(29) => \opb_reg_reg_n_0_[29]\,
      opb_pos_inf_reg_0(28) => \opb_reg_reg_n_0_[28]\,
      opb_pos_inf_reg_0(27) => \opb_reg_reg_n_0_[27]\,
      opb_pos_inf_reg_0(26) => \opb_reg_reg_n_0_[26]\,
      opb_pos_inf_reg_0(25) => \opb_reg_reg_n_0_[25]\,
      opb_pos_inf_reg_0(24) => \opb_reg_reg_n_0_[24]\,
      opb_pos_inf_reg_0(23) => \opb_reg_reg_n_0_[23]\,
      opb_pos_inf_reg_0(22) => \opb_reg_reg_n_0_[22]\,
      opb_pos_inf_reg_0(21) => \opb_reg_reg_n_0_[21]\,
      opb_pos_inf_reg_0(20) => \opb_reg_reg_n_0_[20]\,
      opb_pos_inf_reg_0(19) => \opb_reg_reg_n_0_[19]\,
      opb_pos_inf_reg_0(18) => \opb_reg_reg_n_0_[18]\,
      opb_pos_inf_reg_0(17) => \opb_reg_reg_n_0_[17]\,
      opb_pos_inf_reg_0(16) => \opb_reg_reg_n_0_[16]\,
      opb_pos_inf_reg_0(15) => \opb_reg_reg_n_0_[15]\,
      opb_pos_inf_reg_0(14) => \opb_reg_reg_n_0_[14]\,
      opb_pos_inf_reg_0(13) => \opb_reg_reg_n_0_[13]\,
      opb_pos_inf_reg_0(12) => \opb_reg_reg_n_0_[12]\,
      opb_pos_inf_reg_0(11) => \opb_reg_reg_n_0_[11]\,
      opb_pos_inf_reg_0(10) => \opb_reg_reg_n_0_[10]\,
      opb_pos_inf_reg_0(9) => \opb_reg_reg_n_0_[9]\,
      opb_pos_inf_reg_0(8) => \opb_reg_reg_n_0_[8]\,
      opb_pos_inf_reg_0(7) => \opb_reg_reg_n_0_[7]\,
      opb_pos_inf_reg_0(6) => \opb_reg_reg_n_0_[6]\,
      opb_pos_inf_reg_0(5) => \opb_reg_reg_n_0_[5]\,
      opb_pos_inf_reg_0(4) => \opb_reg_reg_n_0_[4]\,
      opb_pos_inf_reg_0(3) => \opb_reg_reg_n_0_[3]\,
      opb_pos_inf_reg_0(2) => \opb_reg_reg_n_0_[2]\,
      opb_pos_inf_reg_0(1) => \opb_reg_reg_n_0_[1]\,
      opb_pos_inf_reg_0(0) => \opb_reg_reg_n_0_[0]\,
      \opb_reg_reg[53]\ => i_fpu_exceptions_n_9,
      \opb_reg_reg[59]\ => i_fpu_exceptions_n_8,
      \out_fp_reg[63]_0\(63 downto 0) => out_except(63 downto 0),
      out_inf_trigger_reg_0 => i_fpu_round_n_65,
      overflow_0 => overflow_0,
      round_out(0) => out_round(63),
      rst => rst,
      underflow_0 => underflow_0,
      underflow_trigger => underflow_trigger
    );
i_fpu_mul: entity work.fpu_design_fpu_double_0_0_fpu_mul
     port map (
      D(53) => i_fpu_mul_n_0,
      D(52) => i_fpu_mul_n_1,
      D(51) => i_fpu_mul_n_2,
      D(50) => i_fpu_mul_n_3,
      D(49) => i_fpu_mul_n_4,
      D(48) => i_fpu_mul_n_5,
      D(47) => i_fpu_mul_n_6,
      D(46) => i_fpu_mul_n_7,
      D(45) => i_fpu_mul_n_8,
      D(44) => i_fpu_mul_n_9,
      D(43) => i_fpu_mul_n_10,
      D(42) => i_fpu_mul_n_11,
      D(41) => i_fpu_mul_n_12,
      D(40) => i_fpu_mul_n_13,
      D(39) => i_fpu_mul_n_14,
      D(38) => i_fpu_mul_n_15,
      D(37) => i_fpu_mul_n_16,
      D(36) => i_fpu_mul_n_17,
      D(35) => i_fpu_mul_n_18,
      D(34) => i_fpu_mul_n_19,
      D(33) => i_fpu_mul_n_20,
      D(32) => i_fpu_mul_n_21,
      D(31) => i_fpu_mul_n_22,
      D(30) => i_fpu_mul_n_23,
      D(29) => i_fpu_mul_n_24,
      D(28) => i_fpu_mul_n_25,
      D(27) => i_fpu_mul_n_26,
      D(26) => i_fpu_mul_n_27,
      D(25) => i_fpu_mul_n_28,
      D(24) => i_fpu_mul_n_29,
      D(23) => i_fpu_mul_n_30,
      D(22) => i_fpu_mul_n_31,
      D(21) => i_fpu_mul_n_32,
      D(20) => i_fpu_mul_n_33,
      D(19) => i_fpu_mul_n_34,
      D(18) => i_fpu_mul_n_35,
      D(17) => i_fpu_mul_n_36,
      D(16) => i_fpu_mul_n_37,
      D(15) => i_fpu_mul_n_38,
      D(14) => i_fpu_mul_n_39,
      D(13) => i_fpu_mul_n_40,
      D(12) => i_fpu_mul_n_41,
      D(11) => i_fpu_mul_n_42,
      D(10) => i_fpu_mul_n_43,
      D(9) => i_fpu_mul_n_44,
      D(8) => i_fpu_mul_n_45,
      D(7) => i_fpu_mul_n_46,
      D(6) => i_fpu_mul_n_47,
      D(5) => i_fpu_mul_n_48,
      D(4) => i_fpu_mul_n_49,
      D(3) => i_fpu_mul_n_50,
      D(2) => i_fpu_mul_n_51,
      D(1) => i_fpu_mul_n_52,
      D(0) => i_fpu_mul_n_53,
      Q(2) => \fpu_op_reg_reg_n_0_[2]\,
      Q(1) => \fpu_op_reg_reg_n_0_[1]\,
      Q(0) => \fpu_op_reg_reg_n_0_[0]\,
      a_is_zero_reg_0 => i_fpu_exceptions_n_6,
      a_is_zero_reg_1 => i_fpu_exceptions_n_7,
      addsub_sign => addsub_sign,
      b_is_zero_reg_0 => i_fpu_exceptions_n_8,
      b_is_zero_reg_1 => i_fpu_exceptions_n_9,
      clk => clk,
      enable_reg_1 => enable_reg_1,
      \exponent_5_reg[10]_0\(10) => i_fpu_mul_n_56,
      \exponent_5_reg[10]_0\(9) => i_fpu_mul_n_57,
      \exponent_5_reg[10]_0\(8) => i_fpu_mul_n_58,
      \exponent_5_reg[10]_0\(7) => i_fpu_mul_n_59,
      \exponent_5_reg[10]_0\(6) => i_fpu_mul_n_60,
      \exponent_5_reg[10]_0\(5) => i_fpu_mul_n_61,
      \exponent_5_reg[10]_0\(4) => i_fpu_mul_n_62,
      \exponent_5_reg[10]_0\(3) => i_fpu_mul_n_63,
      \exponent_5_reg[10]_0\(2) => i_fpu_mul_n_64,
      \exponent_5_reg[10]_0\(1) => i_fpu_mul_n_65,
      \exponent_5_reg[10]_0\(0) => i_fpu_mul_n_66,
      \exponent_5_reg[11]_0\(0) => exponent_5(11),
      \exponent_round_reg[10]\(10 downto 0) => exponent_out(10 downto 0),
      \exponent_round_reg[10]_0\(10 downto 0) => exp_addsub(10 downto 0),
      \fpu_op_reg_reg[2]\ => i_fpu_mul_n_54,
      mantissa_7(53 downto 0) => mantissa_7(54 downto 1),
      \mantissa_round_reg[54]\(53 downto 0) => addsub_out(54 downto 1),
      opa(23 downto 0) => opa(23 downto 0),
      opb(16 downto 0) => opb(16 downto 0),
      product_lsb_reg_0 => i_fpu_mul_n_55,
      rst => rst,
      sign_reg_0(63) => p_0_in,
      sign_reg_0(62) => \opb_reg_reg_n_0_[62]\,
      sign_reg_0(61) => \opb_reg_reg_n_0_[61]\,
      sign_reg_0(60) => \opb_reg_reg_n_0_[60]\,
      sign_reg_0(59) => \opb_reg_reg_n_0_[59]\,
      sign_reg_0(58) => \opb_reg_reg_n_0_[58]\,
      sign_reg_0(57) => \opb_reg_reg_n_0_[57]\,
      sign_reg_0(56) => \opb_reg_reg_n_0_[56]\,
      sign_reg_0(55) => \opb_reg_reg_n_0_[55]\,
      sign_reg_0(54) => \opb_reg_reg_n_0_[54]\,
      sign_reg_0(53) => \opb_reg_reg_n_0_[53]\,
      sign_reg_0(52) => \opb_reg_reg_n_0_[52]\,
      sign_reg_0(51) => \opb_reg_reg_n_0_[51]\,
      sign_reg_0(50) => \opb_reg_reg_n_0_[50]\,
      sign_reg_0(49) => \opb_reg_reg_n_0_[49]\,
      sign_reg_0(48) => \opb_reg_reg_n_0_[48]\,
      sign_reg_0(47) => \opb_reg_reg_n_0_[47]\,
      sign_reg_0(46) => \opb_reg_reg_n_0_[46]\,
      sign_reg_0(45) => \opb_reg_reg_n_0_[45]\,
      sign_reg_0(44) => \opb_reg_reg_n_0_[44]\,
      sign_reg_0(43) => \opb_reg_reg_n_0_[43]\,
      sign_reg_0(42) => \opb_reg_reg_n_0_[42]\,
      sign_reg_0(41) => \opb_reg_reg_n_0_[41]\,
      sign_reg_0(40) => \opb_reg_reg_n_0_[40]\,
      sign_reg_0(39) => \opb_reg_reg_n_0_[39]\,
      sign_reg_0(38) => \opb_reg_reg_n_0_[38]\,
      sign_reg_0(37) => \opb_reg_reg_n_0_[37]\,
      sign_reg_0(36) => \opb_reg_reg_n_0_[36]\,
      sign_reg_0(35) => \opb_reg_reg_n_0_[35]\,
      sign_reg_0(34) => \opb_reg_reg_n_0_[34]\,
      sign_reg_0(33) => \opb_reg_reg_n_0_[33]\,
      sign_reg_0(32) => \opb_reg_reg_n_0_[32]\,
      sign_reg_0(31) => \opb_reg_reg_n_0_[31]\,
      sign_reg_0(30) => \opb_reg_reg_n_0_[30]\,
      sign_reg_0(29) => \opb_reg_reg_n_0_[29]\,
      sign_reg_0(28) => \opb_reg_reg_n_0_[28]\,
      sign_reg_0(27) => \opb_reg_reg_n_0_[27]\,
      sign_reg_0(26) => \opb_reg_reg_n_0_[26]\,
      sign_reg_0(25) => \opb_reg_reg_n_0_[25]\,
      sign_reg_0(24) => \opb_reg_reg_n_0_[24]\,
      sign_reg_0(23) => \opb_reg_reg_n_0_[23]\,
      sign_reg_0(22) => \opb_reg_reg_n_0_[22]\,
      sign_reg_0(21) => \opb_reg_reg_n_0_[21]\,
      sign_reg_0(20) => \opb_reg_reg_n_0_[20]\,
      sign_reg_0(19) => \opb_reg_reg_n_0_[19]\,
      sign_reg_0(18) => \opb_reg_reg_n_0_[18]\,
      sign_reg_0(17) => \opb_reg_reg_n_0_[17]\,
      sign_reg_0(16) => \opb_reg_reg_n_0_[16]\,
      sign_reg_0(15) => \opb_reg_reg_n_0_[15]\,
      sign_reg_0(14) => \opb_reg_reg_n_0_[14]\,
      sign_reg_0(13) => \opb_reg_reg_n_0_[13]\,
      sign_reg_0(12) => \opb_reg_reg_n_0_[12]\,
      sign_reg_0(11) => \opb_reg_reg_n_0_[11]\,
      sign_reg_0(10) => \opb_reg_reg_n_0_[10]\,
      sign_reg_0(9) => \opb_reg_reg_n_0_[9]\,
      sign_reg_0(8) => \opb_reg_reg_n_0_[8]\,
      sign_reg_0(7) => \opb_reg_reg_n_0_[7]\,
      sign_reg_0(6) => \opb_reg_reg_n_0_[6]\,
      sign_reg_0(5) => \opb_reg_reg_n_0_[5]\,
      sign_reg_0(4) => \opb_reg_reg_n_0_[4]\,
      sign_reg_0(3) => \opb_reg_reg_n_0_[3]\,
      sign_reg_0(2) => \opb_reg_reg_n_0_[2]\,
      sign_reg_0(1) => \opb_reg_reg_n_0_[1]\,
      sign_reg_0(0) => \opb_reg_reg_n_0_[0]\,
      sign_reg_1(63) => p_1_in,
      sign_reg_1(62) => \opa_reg_reg_n_0_[62]\,
      sign_reg_1(61) => \opa_reg_reg_n_0_[61]\,
      sign_reg_1(60) => \opa_reg_reg_n_0_[60]\,
      sign_reg_1(59) => \opa_reg_reg_n_0_[59]\,
      sign_reg_1(58) => \opa_reg_reg_n_0_[58]\,
      sign_reg_1(57) => \opa_reg_reg_n_0_[57]\,
      sign_reg_1(56) => \opa_reg_reg_n_0_[56]\,
      sign_reg_1(55) => \opa_reg_reg_n_0_[55]\,
      sign_reg_1(54) => \opa_reg_reg_n_0_[54]\,
      sign_reg_1(53) => \opa_reg_reg_n_0_[53]\,
      sign_reg_1(52) => \opa_reg_reg_n_0_[52]\,
      sign_reg_1(51) => \opa_reg_reg_n_0_[51]\,
      sign_reg_1(50) => \opa_reg_reg_n_0_[50]\,
      sign_reg_1(49) => \opa_reg_reg_n_0_[49]\,
      sign_reg_1(48) => \opa_reg_reg_n_0_[48]\,
      sign_reg_1(47) => \opa_reg_reg_n_0_[47]\,
      sign_reg_1(46) => \opa_reg_reg_n_0_[46]\,
      sign_reg_1(45) => \opa_reg_reg_n_0_[45]\,
      sign_reg_1(44) => \opa_reg_reg_n_0_[44]\,
      sign_reg_1(43) => \opa_reg_reg_n_0_[43]\,
      sign_reg_1(42) => \opa_reg_reg_n_0_[42]\,
      sign_reg_1(41) => \opa_reg_reg_n_0_[41]\,
      sign_reg_1(40) => \opa_reg_reg_n_0_[40]\,
      sign_reg_1(39) => \opa_reg_reg_n_0_[39]\,
      sign_reg_1(38) => \opa_reg_reg_n_0_[38]\,
      sign_reg_1(37) => \opa_reg_reg_n_0_[37]\,
      sign_reg_1(36) => \opa_reg_reg_n_0_[36]\,
      sign_reg_1(35) => \opa_reg_reg_n_0_[35]\,
      sign_reg_1(34) => \opa_reg_reg_n_0_[34]\,
      sign_reg_1(33) => \opa_reg_reg_n_0_[33]\,
      sign_reg_1(32) => \opa_reg_reg_n_0_[32]\,
      sign_reg_1(31) => \opa_reg_reg_n_0_[31]\,
      sign_reg_1(30) => \opa_reg_reg_n_0_[30]\,
      sign_reg_1(29) => \opa_reg_reg_n_0_[29]\,
      sign_reg_1(28) => \opa_reg_reg_n_0_[28]\,
      sign_reg_1(27) => \opa_reg_reg_n_0_[27]\,
      sign_reg_1(26) => \opa_reg_reg_n_0_[26]\,
      sign_reg_1(25) => \opa_reg_reg_n_0_[25]\,
      sign_reg_1(24) => \opa_reg_reg_n_0_[24]\,
      sign_reg_1(23) => \opa_reg_reg_n_0_[23]\,
      sign_reg_1(22) => \opa_reg_reg_n_0_[22]\,
      sign_reg_1(21) => \opa_reg_reg_n_0_[21]\,
      sign_reg_1(20) => \opa_reg_reg_n_0_[20]\,
      sign_reg_1(19) => \opa_reg_reg_n_0_[19]\,
      sign_reg_1(18) => \opa_reg_reg_n_0_[18]\,
      sign_reg_1(17) => \opa_reg_reg_n_0_[17]\,
      sign_reg_1(16) => \opa_reg_reg_n_0_[16]\,
      sign_reg_1(15) => \opa_reg_reg_n_0_[15]\,
      sign_reg_1(14) => \opa_reg_reg_n_0_[14]\,
      sign_reg_1(13) => \opa_reg_reg_n_0_[13]\,
      sign_reg_1(12) => \opa_reg_reg_n_0_[12]\,
      sign_reg_1(11) => \opa_reg_reg_n_0_[11]\,
      sign_reg_1(10) => \opa_reg_reg_n_0_[10]\,
      sign_reg_1(9) => \opa_reg_reg_n_0_[9]\,
      sign_reg_1(8) => \opa_reg_reg_n_0_[8]\,
      sign_reg_1(7) => \opa_reg_reg_n_0_[7]\,
      sign_reg_1(6) => \opa_reg_reg_n_0_[6]\,
      sign_reg_1(5) => \opa_reg_reg_n_0_[5]\,
      sign_reg_1(4) => \opa_reg_reg_n_0_[4]\,
      sign_reg_1(3) => \opa_reg_reg_n_0_[3]\,
      sign_reg_1(2) => \opa_reg_reg_n_0_[2]\,
      sign_reg_1(1) => \opa_reg_reg_n_0_[1]\,
      sign_reg_1(0) => \opa_reg_reg_n_0_[0]\,
      sum_7_reg_0 => mul_enable_reg_n_0
    );
i_fpu_round: entity work.fpu_design_fpu_double_0_0_fpu_round
     port map (
      D(62 downto 0) => p_1_in_0(62 downto 0),
      Q(11 downto 0) => exponent_round(11 downto 0),
      clk => clk,
      exponent_final(0) => exponent_post_round(11),
      out_round(63 downto 0) => out_round(63 downto 0),
      \round_out_reg[48]_0\ => i_fpu_round_n_0,
      \round_out_reg[55]_0\ => i_fpu_round_n_65,
      \round_out_reg[63]_0\(0) => sign_round_reg_n_0,
      rst => rst,
      \sum_final_reg[53]_0\(1 downto 0) => rmode_reg(1 downto 0),
      \sum_round_reg[55]_0\(54 downto 0) => mantissa_round(54 downto 0),
      underflow_trigger => underflow_trigger
    );
i_fpu_sub: entity work.fpu_design_fpu_double_0_0_fpu_sub
     port map (
      Q(63) => p_1_in,
      Q(62) => \opa_reg_reg_n_0_[62]\,
      Q(61) => \opa_reg_reg_n_0_[61]\,
      Q(60) => \opa_reg_reg_n_0_[60]\,
      Q(59) => \opa_reg_reg_n_0_[59]\,
      Q(58) => \opa_reg_reg_n_0_[58]\,
      Q(57) => \opa_reg_reg_n_0_[57]\,
      Q(56) => \opa_reg_reg_n_0_[56]\,
      Q(55) => \opa_reg_reg_n_0_[55]\,
      Q(54) => \opa_reg_reg_n_0_[54]\,
      Q(53) => \opa_reg_reg_n_0_[53]\,
      Q(52) => \opa_reg_reg_n_0_[52]\,
      Q(51) => \opa_reg_reg_n_0_[51]\,
      Q(50) => \opa_reg_reg_n_0_[50]\,
      Q(49) => \opa_reg_reg_n_0_[49]\,
      Q(48) => \opa_reg_reg_n_0_[48]\,
      Q(47) => \opa_reg_reg_n_0_[47]\,
      Q(46) => \opa_reg_reg_n_0_[46]\,
      Q(45) => \opa_reg_reg_n_0_[45]\,
      Q(44) => \opa_reg_reg_n_0_[44]\,
      Q(43) => \opa_reg_reg_n_0_[43]\,
      Q(42) => \opa_reg_reg_n_0_[42]\,
      Q(41) => \opa_reg_reg_n_0_[41]\,
      Q(40) => \opa_reg_reg_n_0_[40]\,
      Q(39) => \opa_reg_reg_n_0_[39]\,
      Q(38) => \opa_reg_reg_n_0_[38]\,
      Q(37) => \opa_reg_reg_n_0_[37]\,
      Q(36) => \opa_reg_reg_n_0_[36]\,
      Q(35) => \opa_reg_reg_n_0_[35]\,
      Q(34) => \opa_reg_reg_n_0_[34]\,
      Q(33) => \opa_reg_reg_n_0_[33]\,
      Q(32) => \opa_reg_reg_n_0_[32]\,
      Q(31) => \opa_reg_reg_n_0_[31]\,
      Q(30) => \opa_reg_reg_n_0_[30]\,
      Q(29) => \opa_reg_reg_n_0_[29]\,
      Q(28) => \opa_reg_reg_n_0_[28]\,
      Q(27) => \opa_reg_reg_n_0_[27]\,
      Q(26) => \opa_reg_reg_n_0_[26]\,
      Q(25) => \opa_reg_reg_n_0_[25]\,
      Q(24) => \opa_reg_reg_n_0_[24]\,
      Q(23) => \opa_reg_reg_n_0_[23]\,
      Q(22) => \opa_reg_reg_n_0_[22]\,
      Q(21) => \opa_reg_reg_n_0_[21]\,
      Q(20) => \opa_reg_reg_n_0_[20]\,
      Q(19) => \opa_reg_reg_n_0_[19]\,
      Q(18) => \opa_reg_reg_n_0_[18]\,
      Q(17) => \opa_reg_reg_n_0_[17]\,
      Q(16) => \opa_reg_reg_n_0_[16]\,
      Q(15) => \opa_reg_reg_n_0_[15]\,
      Q(14) => \opa_reg_reg_n_0_[14]\,
      Q(13) => \opa_reg_reg_n_0_[13]\,
      Q(12) => \opa_reg_reg_n_0_[12]\,
      Q(11) => \opa_reg_reg_n_0_[11]\,
      Q(10) => \opa_reg_reg_n_0_[10]\,
      Q(9) => \opa_reg_reg_n_0_[9]\,
      Q(8) => \opa_reg_reg_n_0_[8]\,
      Q(7) => \opa_reg_reg_n_0_[7]\,
      Q(6) => \opa_reg_reg_n_0_[6]\,
      Q(5) => \opa_reg_reg_n_0_[5]\,
      Q(4) => \opa_reg_reg_n_0_[4]\,
      Q(3) => \opa_reg_reg_n_0_[3]\,
      Q(2) => \opa_reg_reg_n_0_[2]\,
      Q(1) => \opa_reg_reg_n_0_[1]\,
      Q(0) => \opa_reg_reg_n_0_[0]\,
      clk => clk,
      \diff_1_reg[0]_0\ => sub_enable_reg_n_0,
      \diff_2_reg[54]_0\(54 downto 0) => diff_2(54 downto 0),
      \exponent_2_reg[10]_0\(10 downto 0) => exp_sub_out(10 downto 0),
      rst => rst,
      sign => sub_sign,
      sign_reg_0(63) => p_0_in,
      sign_reg_0(62) => \opb_reg_reg_n_0_[62]\,
      sign_reg_0(61) => \opb_reg_reg_n_0_[61]\,
      sign_reg_0(60) => \opb_reg_reg_n_0_[60]\,
      sign_reg_0(59) => \opb_reg_reg_n_0_[59]\,
      sign_reg_0(58) => \opb_reg_reg_n_0_[58]\,
      sign_reg_0(57) => \opb_reg_reg_n_0_[57]\,
      sign_reg_0(56) => \opb_reg_reg_n_0_[56]\,
      sign_reg_0(55) => \opb_reg_reg_n_0_[55]\,
      sign_reg_0(54) => \opb_reg_reg_n_0_[54]\,
      sign_reg_0(53) => \opb_reg_reg_n_0_[53]\,
      sign_reg_0(52) => \opb_reg_reg_n_0_[52]\,
      sign_reg_0(51) => \opb_reg_reg_n_0_[51]\,
      sign_reg_0(50) => \opb_reg_reg_n_0_[50]\,
      sign_reg_0(49) => \opb_reg_reg_n_0_[49]\,
      sign_reg_0(48) => \opb_reg_reg_n_0_[48]\,
      sign_reg_0(47) => \opb_reg_reg_n_0_[47]\,
      sign_reg_0(46) => \opb_reg_reg_n_0_[46]\,
      sign_reg_0(45) => \opb_reg_reg_n_0_[45]\,
      sign_reg_0(44) => \opb_reg_reg_n_0_[44]\,
      sign_reg_0(43) => \opb_reg_reg_n_0_[43]\,
      sign_reg_0(42) => \opb_reg_reg_n_0_[42]\,
      sign_reg_0(41) => \opb_reg_reg_n_0_[41]\,
      sign_reg_0(40) => \opb_reg_reg_n_0_[40]\,
      sign_reg_0(39) => \opb_reg_reg_n_0_[39]\,
      sign_reg_0(38) => \opb_reg_reg_n_0_[38]\,
      sign_reg_0(37) => \opb_reg_reg_n_0_[37]\,
      sign_reg_0(36) => \opb_reg_reg_n_0_[36]\,
      sign_reg_0(35) => \opb_reg_reg_n_0_[35]\,
      sign_reg_0(34) => \opb_reg_reg_n_0_[34]\,
      sign_reg_0(33) => \opb_reg_reg_n_0_[33]\,
      sign_reg_0(32) => \opb_reg_reg_n_0_[32]\,
      sign_reg_0(31) => \opb_reg_reg_n_0_[31]\,
      sign_reg_0(30) => \opb_reg_reg_n_0_[30]\,
      sign_reg_0(29) => \opb_reg_reg_n_0_[29]\,
      sign_reg_0(28) => \opb_reg_reg_n_0_[28]\,
      sign_reg_0(27) => \opb_reg_reg_n_0_[27]\,
      sign_reg_0(26) => \opb_reg_reg_n_0_[26]\,
      sign_reg_0(25) => \opb_reg_reg_n_0_[25]\,
      sign_reg_0(24) => \opb_reg_reg_n_0_[24]\,
      sign_reg_0(23) => \opb_reg_reg_n_0_[23]\,
      sign_reg_0(22) => \opb_reg_reg_n_0_[22]\,
      sign_reg_0(21) => \opb_reg_reg_n_0_[21]\,
      sign_reg_0(20) => \opb_reg_reg_n_0_[20]\,
      sign_reg_0(19) => \opb_reg_reg_n_0_[19]\,
      sign_reg_0(18) => \opb_reg_reg_n_0_[18]\,
      sign_reg_0(17) => \opb_reg_reg_n_0_[17]\,
      sign_reg_0(16) => \opb_reg_reg_n_0_[16]\,
      sign_reg_0(15) => \opb_reg_reg_n_0_[15]\,
      sign_reg_0(14) => \opb_reg_reg_n_0_[14]\,
      sign_reg_0(13) => \opb_reg_reg_n_0_[13]\,
      sign_reg_0(12) => \opb_reg_reg_n_0_[12]\,
      sign_reg_0(11) => \opb_reg_reg_n_0_[11]\,
      sign_reg_0(10) => \opb_reg_reg_n_0_[10]\,
      sign_reg_0(9) => \opb_reg_reg_n_0_[9]\,
      sign_reg_0(8) => \opb_reg_reg_n_0_[8]\,
      sign_reg_0(7) => \opb_reg_reg_n_0_[7]\,
      sign_reg_0(6) => \opb_reg_reg_n_0_[6]\,
      sign_reg_0(5) => \opb_reg_reg_n_0_[5]\,
      sign_reg_0(4) => \opb_reg_reg_n_0_[4]\,
      sign_reg_0(3) => \opb_reg_reg_n_0_[3]\,
      sign_reg_0(2) => \opb_reg_reg_n_0_[2]\,
      sign_reg_0(1) => \opb_reg_reg_n_0_[1]\,
      sign_reg_0(0) => \opb_reg_reg_n_0_[0]\,
      sign_reg_1(2) => \fpu_op_reg_reg_n_0_[2]\,
      sign_reg_1(1) => \fpu_op_reg_reg_n_0_[1]\,
      sign_reg_1(0) => \fpu_op_reg_reg_n_0_[0]\
    );
in_progress_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FAEA"
    )
        port map (
      I0 => enable_reg_1,
      I1 => leqOp,
      I2 => in_progress,
      I3 => \^ready_0_reg_0\,
      O => in_progress_i_1_n_0
    );
in_progress_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => in_progress_i_1_n_0,
      Q => in_progress,
      R => rst
    );
inexact_reg: unisim.vcomponents.FDRE
     port map (
      C => \^ready_0_reg_0\,
      CE => '1',
      D => inexact_0,
      Q => inexact,
      R => '0'
    );
invalid_reg: unisim.vcomponents.FDRE
     port map (
      C => \^ready_0_reg_0\,
      CE => '1',
      D => invalid_0,
      Q => invalid,
      R => '0'
    );
\mantissa_round[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \fpu_op_reg_reg_n_0_[0]\,
      I1 => \fpu_op_reg_reg_n_0_[1]\,
      O => \mantissa_round[0]_i_3_n_0\
    );
\mantissa_round[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \fpu_op_reg_reg_n_0_[1]\,
      I1 => addsub_out(0),
      O => \mantissa_round[0]_i_6_n_0\
    );
\mantissa_round_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_fpu_div_n_0,
      Q => mantissa_round(0),
      R => rst
    );
\mantissa_round_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_fpu_mul_n_44,
      Q => mantissa_round(10),
      R => rst
    );
\mantissa_round_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_fpu_mul_n_43,
      Q => mantissa_round(11),
      R => rst
    );
\mantissa_round_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_fpu_mul_n_42,
      Q => mantissa_round(12),
      R => rst
    );
\mantissa_round_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_fpu_mul_n_41,
      Q => mantissa_round(13),
      R => rst
    );
\mantissa_round_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_fpu_mul_n_40,
      Q => mantissa_round(14),
      R => rst
    );
\mantissa_round_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_fpu_mul_n_39,
      Q => mantissa_round(15),
      R => rst
    );
\mantissa_round_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_fpu_mul_n_38,
      Q => mantissa_round(16),
      R => rst
    );
\mantissa_round_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_fpu_mul_n_37,
      Q => mantissa_round(17),
      R => rst
    );
\mantissa_round_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_fpu_mul_n_36,
      Q => mantissa_round(18),
      R => rst
    );
\mantissa_round_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_fpu_mul_n_35,
      Q => mantissa_round(19),
      R => rst
    );
\mantissa_round_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_fpu_mul_n_53,
      Q => mantissa_round(1),
      R => rst
    );
\mantissa_round_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_fpu_mul_n_34,
      Q => mantissa_round(20),
      R => rst
    );
\mantissa_round_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_fpu_mul_n_33,
      Q => mantissa_round(21),
      R => rst
    );
\mantissa_round_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_fpu_mul_n_32,
      Q => mantissa_round(22),
      R => rst
    );
\mantissa_round_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_fpu_mul_n_31,
      Q => mantissa_round(23),
      R => rst
    );
\mantissa_round_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_fpu_mul_n_30,
      Q => mantissa_round(24),
      R => rst
    );
\mantissa_round_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_fpu_mul_n_29,
      Q => mantissa_round(25),
      R => rst
    );
\mantissa_round_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_fpu_mul_n_28,
      Q => mantissa_round(26),
      R => rst
    );
\mantissa_round_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_fpu_mul_n_27,
      Q => mantissa_round(27),
      R => rst
    );
\mantissa_round_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_fpu_mul_n_26,
      Q => mantissa_round(28),
      R => rst
    );
\mantissa_round_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_fpu_mul_n_25,
      Q => mantissa_round(29),
      R => rst
    );
\mantissa_round_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_fpu_mul_n_52,
      Q => mantissa_round(2),
      R => rst
    );
\mantissa_round_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_fpu_mul_n_24,
      Q => mantissa_round(30),
      R => rst
    );
\mantissa_round_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_fpu_mul_n_23,
      Q => mantissa_round(31),
      R => rst
    );
\mantissa_round_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_fpu_mul_n_22,
      Q => mantissa_round(32),
      R => rst
    );
\mantissa_round_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_fpu_mul_n_21,
      Q => mantissa_round(33),
      R => rst
    );
\mantissa_round_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_fpu_mul_n_20,
      Q => mantissa_round(34),
      R => rst
    );
\mantissa_round_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_fpu_mul_n_19,
      Q => mantissa_round(35),
      R => rst
    );
\mantissa_round_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_fpu_mul_n_18,
      Q => mantissa_round(36),
      R => rst
    );
\mantissa_round_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_fpu_mul_n_17,
      Q => mantissa_round(37),
      R => rst
    );
\mantissa_round_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_fpu_mul_n_16,
      Q => mantissa_round(38),
      R => rst
    );
\mantissa_round_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_fpu_mul_n_15,
      Q => mantissa_round(39),
      R => rst
    );
\mantissa_round_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_fpu_mul_n_51,
      Q => mantissa_round(3),
      R => rst
    );
\mantissa_round_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_fpu_mul_n_14,
      Q => mantissa_round(40),
      R => rst
    );
\mantissa_round_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_fpu_mul_n_13,
      Q => mantissa_round(41),
      R => rst
    );
\mantissa_round_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_fpu_mul_n_12,
      Q => mantissa_round(42),
      R => rst
    );
\mantissa_round_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_fpu_mul_n_11,
      Q => mantissa_round(43),
      R => rst
    );
\mantissa_round_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_fpu_mul_n_10,
      Q => mantissa_round(44),
      R => rst
    );
\mantissa_round_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_fpu_mul_n_9,
      Q => mantissa_round(45),
      R => rst
    );
\mantissa_round_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_fpu_mul_n_8,
      Q => mantissa_round(46),
      R => rst
    );
\mantissa_round_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_fpu_mul_n_7,
      Q => mantissa_round(47),
      R => rst
    );
\mantissa_round_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_fpu_mul_n_6,
      Q => mantissa_round(48),
      R => rst
    );
\mantissa_round_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_fpu_mul_n_5,
      Q => mantissa_round(49),
      R => rst
    );
\mantissa_round_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_fpu_mul_n_50,
      Q => mantissa_round(4),
      R => rst
    );
\mantissa_round_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_fpu_mul_n_4,
      Q => mantissa_round(50),
      R => rst
    );
\mantissa_round_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_fpu_mul_n_3,
      Q => mantissa_round(51),
      R => rst
    );
\mantissa_round_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_fpu_mul_n_2,
      Q => mantissa_round(52),
      R => rst
    );
\mantissa_round_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_fpu_mul_n_1,
      Q => mantissa_round(53),
      R => rst
    );
\mantissa_round_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_fpu_mul_n_0,
      Q => mantissa_round(54),
      R => rst
    );
\mantissa_round_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_fpu_mul_n_49,
      Q => mantissa_round(5),
      R => rst
    );
\mantissa_round_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_fpu_mul_n_48,
      Q => mantissa_round(6),
      R => rst
    );
\mantissa_round_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_fpu_mul_n_47,
      Q => mantissa_round(7),
      R => rst
    );
\mantissa_round_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_fpu_mul_n_46,
      Q => mantissa_round(8),
      R => rst
    );
\mantissa_round_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_fpu_mul_n_45,
      Q => mantissa_round(9),
      R => rst
    );
mul_enable_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \fpu_op_reg_reg_n_0_[2]\,
      I1 => \fpu_op_reg_reg_n_0_[1]\,
      I2 => \fpu_op_reg_reg_n_0_[0]\,
      I3 => op_enable_reg_n_0,
      O => enable03_out
    );
mul_enable_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => enable03_out,
      Q => mul_enable_reg_n_0,
      R => rst
    );
op_enable_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_reg_1,
      D => enable_reg_1,
      Q => op_enable_reg_n_0,
      R => rst
    );
\opa_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_reg_1,
      D => opa(0),
      Q => \opa_reg_reg_n_0_[0]\,
      R => rst
    );
\opa_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_reg_1,
      D => opa(10),
      Q => \opa_reg_reg_n_0_[10]\,
      R => rst
    );
\opa_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_reg_1,
      D => opa(11),
      Q => \opa_reg_reg_n_0_[11]\,
      R => rst
    );
\opa_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_reg_1,
      D => opa(12),
      Q => \opa_reg_reg_n_0_[12]\,
      R => rst
    );
\opa_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_reg_1,
      D => opa(13),
      Q => \opa_reg_reg_n_0_[13]\,
      R => rst
    );
\opa_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_reg_1,
      D => opa(14),
      Q => \opa_reg_reg_n_0_[14]\,
      R => rst
    );
\opa_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_reg_1,
      D => opa(15),
      Q => \opa_reg_reg_n_0_[15]\,
      R => rst
    );
\opa_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_reg_1,
      D => opa(16),
      Q => \opa_reg_reg_n_0_[16]\,
      R => rst
    );
\opa_reg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_reg_1,
      D => opa(17),
      Q => \opa_reg_reg_n_0_[17]\,
      R => rst
    );
\opa_reg_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_reg_1,
      D => opa(18),
      Q => \opa_reg_reg_n_0_[18]\,
      R => rst
    );
\opa_reg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_reg_1,
      D => opa(19),
      Q => \opa_reg_reg_n_0_[19]\,
      R => rst
    );
\opa_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_reg_1,
      D => opa(1),
      Q => \opa_reg_reg_n_0_[1]\,
      R => rst
    );
\opa_reg_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_reg_1,
      D => opa(20),
      Q => \opa_reg_reg_n_0_[20]\,
      R => rst
    );
\opa_reg_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_reg_1,
      D => opa(21),
      Q => \opa_reg_reg_n_0_[21]\,
      R => rst
    );
\opa_reg_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_reg_1,
      D => opa(22),
      Q => \opa_reg_reg_n_0_[22]\,
      R => rst
    );
\opa_reg_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_reg_1,
      D => opa(23),
      Q => \opa_reg_reg_n_0_[23]\,
      R => rst
    );
\opa_reg_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_reg_1,
      D => opa(24),
      Q => \opa_reg_reg_n_0_[24]\,
      R => rst
    );
\opa_reg_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_reg_1,
      D => opa(25),
      Q => \opa_reg_reg_n_0_[25]\,
      R => rst
    );
\opa_reg_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_reg_1,
      D => opa(26),
      Q => \opa_reg_reg_n_0_[26]\,
      R => rst
    );
\opa_reg_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_reg_1,
      D => opa(27),
      Q => \opa_reg_reg_n_0_[27]\,
      R => rst
    );
\opa_reg_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_reg_1,
      D => opa(28),
      Q => \opa_reg_reg_n_0_[28]\,
      R => rst
    );
\opa_reg_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_reg_1,
      D => opa(29),
      Q => \opa_reg_reg_n_0_[29]\,
      R => rst
    );
\opa_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_reg_1,
      D => opa(2),
      Q => \opa_reg_reg_n_0_[2]\,
      R => rst
    );
\opa_reg_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_reg_1,
      D => opa(30),
      Q => \opa_reg_reg_n_0_[30]\,
      R => rst
    );
\opa_reg_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_reg_1,
      D => opa(31),
      Q => \opa_reg_reg_n_0_[31]\,
      R => rst
    );
\opa_reg_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_reg_1,
      D => opa(32),
      Q => \opa_reg_reg_n_0_[32]\,
      R => rst
    );
\opa_reg_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_reg_1,
      D => opa(33),
      Q => \opa_reg_reg_n_0_[33]\,
      R => rst
    );
\opa_reg_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_reg_1,
      D => opa(34),
      Q => \opa_reg_reg_n_0_[34]\,
      R => rst
    );
\opa_reg_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_reg_1,
      D => opa(35),
      Q => \opa_reg_reg_n_0_[35]\,
      R => rst
    );
\opa_reg_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_reg_1,
      D => opa(36),
      Q => \opa_reg_reg_n_0_[36]\,
      R => rst
    );
\opa_reg_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_reg_1,
      D => opa(37),
      Q => \opa_reg_reg_n_0_[37]\,
      R => rst
    );
\opa_reg_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_reg_1,
      D => opa(38),
      Q => \opa_reg_reg_n_0_[38]\,
      R => rst
    );
\opa_reg_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_reg_1,
      D => opa(39),
      Q => \opa_reg_reg_n_0_[39]\,
      R => rst
    );
\opa_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_reg_1,
      D => opa(3),
      Q => \opa_reg_reg_n_0_[3]\,
      R => rst
    );
\opa_reg_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_reg_1,
      D => opa(40),
      Q => \opa_reg_reg_n_0_[40]\,
      R => rst
    );
\opa_reg_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_reg_1,
      D => opa(41),
      Q => \opa_reg_reg_n_0_[41]\,
      R => rst
    );
\opa_reg_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_reg_1,
      D => opa(42),
      Q => \opa_reg_reg_n_0_[42]\,
      R => rst
    );
\opa_reg_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_reg_1,
      D => opa(43),
      Q => \opa_reg_reg_n_0_[43]\,
      R => rst
    );
\opa_reg_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_reg_1,
      D => opa(44),
      Q => \opa_reg_reg_n_0_[44]\,
      R => rst
    );
\opa_reg_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_reg_1,
      D => opa(45),
      Q => \opa_reg_reg_n_0_[45]\,
      R => rst
    );
\opa_reg_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_reg_1,
      D => opa(46),
      Q => \opa_reg_reg_n_0_[46]\,
      R => rst
    );
\opa_reg_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_reg_1,
      D => opa(47),
      Q => \opa_reg_reg_n_0_[47]\,
      R => rst
    );
\opa_reg_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_reg_1,
      D => opa(48),
      Q => \opa_reg_reg_n_0_[48]\,
      R => rst
    );
\opa_reg_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_reg_1,
      D => opa(49),
      Q => \opa_reg_reg_n_0_[49]\,
      R => rst
    );
\opa_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_reg_1,
      D => opa(4),
      Q => \opa_reg_reg_n_0_[4]\,
      R => rst
    );
\opa_reg_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_reg_1,
      D => opa(50),
      Q => \opa_reg_reg_n_0_[50]\,
      R => rst
    );
\opa_reg_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_reg_1,
      D => opa(51),
      Q => \opa_reg_reg_n_0_[51]\,
      R => rst
    );
\opa_reg_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_reg_1,
      D => opa(52),
      Q => \opa_reg_reg_n_0_[52]\,
      R => rst
    );
\opa_reg_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_reg_1,
      D => opa(53),
      Q => \opa_reg_reg_n_0_[53]\,
      R => rst
    );
\opa_reg_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_reg_1,
      D => opa(54),
      Q => \opa_reg_reg_n_0_[54]\,
      R => rst
    );
\opa_reg_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_reg_1,
      D => opa(55),
      Q => \opa_reg_reg_n_0_[55]\,
      R => rst
    );
\opa_reg_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_reg_1,
      D => opa(56),
      Q => \opa_reg_reg_n_0_[56]\,
      R => rst
    );
\opa_reg_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_reg_1,
      D => opa(57),
      Q => \opa_reg_reg_n_0_[57]\,
      R => rst
    );
\opa_reg_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_reg_1,
      D => opa(58),
      Q => \opa_reg_reg_n_0_[58]\,
      R => rst
    );
\opa_reg_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_reg_1,
      D => opa(59),
      Q => \opa_reg_reg_n_0_[59]\,
      R => rst
    );
\opa_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_reg_1,
      D => opa(5),
      Q => \opa_reg_reg_n_0_[5]\,
      R => rst
    );
\opa_reg_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_reg_1,
      D => opa(60),
      Q => \opa_reg_reg_n_0_[60]\,
      R => rst
    );
\opa_reg_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_reg_1,
      D => opa(61),
      Q => \opa_reg_reg_n_0_[61]\,
      R => rst
    );
\opa_reg_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_reg_1,
      D => opa(62),
      Q => \opa_reg_reg_n_0_[62]\,
      R => rst
    );
\opa_reg_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_reg_1,
      D => opa(63),
      Q => p_1_in,
      R => rst
    );
\opa_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_reg_1,
      D => opa(6),
      Q => \opa_reg_reg_n_0_[6]\,
      R => rst
    );
\opa_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_reg_1,
      D => opa(7),
      Q => \opa_reg_reg_n_0_[7]\,
      R => rst
    );
\opa_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_reg_1,
      D => opa(8),
      Q => \opa_reg_reg_n_0_[8]\,
      R => rst
    );
\opa_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_reg_1,
      D => opa(9),
      Q => \opa_reg_reg_n_0_[9]\,
      R => rst
    );
\opb_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_reg_1,
      D => opb(0),
      Q => \opb_reg_reg_n_0_[0]\,
      R => rst
    );
\opb_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_reg_1,
      D => opb(10),
      Q => \opb_reg_reg_n_0_[10]\,
      R => rst
    );
\opb_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_reg_1,
      D => opb(11),
      Q => \opb_reg_reg_n_0_[11]\,
      R => rst
    );
\opb_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_reg_1,
      D => opb(12),
      Q => \opb_reg_reg_n_0_[12]\,
      R => rst
    );
\opb_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_reg_1,
      D => opb(13),
      Q => \opb_reg_reg_n_0_[13]\,
      R => rst
    );
\opb_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_reg_1,
      D => opb(14),
      Q => \opb_reg_reg_n_0_[14]\,
      R => rst
    );
\opb_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_reg_1,
      D => opb(15),
      Q => \opb_reg_reg_n_0_[15]\,
      R => rst
    );
\opb_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_reg_1,
      D => opb(16),
      Q => \opb_reg_reg_n_0_[16]\,
      R => rst
    );
\opb_reg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_reg_1,
      D => opb(17),
      Q => \opb_reg_reg_n_0_[17]\,
      R => rst
    );
\opb_reg_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_reg_1,
      D => opb(18),
      Q => \opb_reg_reg_n_0_[18]\,
      R => rst
    );
\opb_reg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_reg_1,
      D => opb(19),
      Q => \opb_reg_reg_n_0_[19]\,
      R => rst
    );
\opb_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_reg_1,
      D => opb(1),
      Q => \opb_reg_reg_n_0_[1]\,
      R => rst
    );
\opb_reg_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_reg_1,
      D => opb(20),
      Q => \opb_reg_reg_n_0_[20]\,
      R => rst
    );
\opb_reg_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_reg_1,
      D => opb(21),
      Q => \opb_reg_reg_n_0_[21]\,
      R => rst
    );
\opb_reg_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_reg_1,
      D => opb(22),
      Q => \opb_reg_reg_n_0_[22]\,
      R => rst
    );
\opb_reg_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_reg_1,
      D => opb(23),
      Q => \opb_reg_reg_n_0_[23]\,
      R => rst
    );
\opb_reg_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_reg_1,
      D => opb(24),
      Q => \opb_reg_reg_n_0_[24]\,
      R => rst
    );
\opb_reg_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_reg_1,
      D => opb(25),
      Q => \opb_reg_reg_n_0_[25]\,
      R => rst
    );
\opb_reg_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_reg_1,
      D => opb(26),
      Q => \opb_reg_reg_n_0_[26]\,
      R => rst
    );
\opb_reg_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_reg_1,
      D => opb(27),
      Q => \opb_reg_reg_n_0_[27]\,
      R => rst
    );
\opb_reg_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_reg_1,
      D => opb(28),
      Q => \opb_reg_reg_n_0_[28]\,
      R => rst
    );
\opb_reg_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_reg_1,
      D => opb(29),
      Q => \opb_reg_reg_n_0_[29]\,
      R => rst
    );
\opb_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_reg_1,
      D => opb(2),
      Q => \opb_reg_reg_n_0_[2]\,
      R => rst
    );
\opb_reg_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_reg_1,
      D => opb(30),
      Q => \opb_reg_reg_n_0_[30]\,
      R => rst
    );
\opb_reg_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_reg_1,
      D => opb(31),
      Q => \opb_reg_reg_n_0_[31]\,
      R => rst
    );
\opb_reg_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_reg_1,
      D => opb(32),
      Q => \opb_reg_reg_n_0_[32]\,
      R => rst
    );
\opb_reg_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_reg_1,
      D => opb(33),
      Q => \opb_reg_reg_n_0_[33]\,
      R => rst
    );
\opb_reg_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_reg_1,
      D => opb(34),
      Q => \opb_reg_reg_n_0_[34]\,
      R => rst
    );
\opb_reg_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_reg_1,
      D => opb(35),
      Q => \opb_reg_reg_n_0_[35]\,
      R => rst
    );
\opb_reg_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_reg_1,
      D => opb(36),
      Q => \opb_reg_reg_n_0_[36]\,
      R => rst
    );
\opb_reg_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_reg_1,
      D => opb(37),
      Q => \opb_reg_reg_n_0_[37]\,
      R => rst
    );
\opb_reg_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_reg_1,
      D => opb(38),
      Q => \opb_reg_reg_n_0_[38]\,
      R => rst
    );
\opb_reg_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_reg_1,
      D => opb(39),
      Q => \opb_reg_reg_n_0_[39]\,
      R => rst
    );
\opb_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_reg_1,
      D => opb(3),
      Q => \opb_reg_reg_n_0_[3]\,
      R => rst
    );
\opb_reg_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_reg_1,
      D => opb(40),
      Q => \opb_reg_reg_n_0_[40]\,
      R => rst
    );
\opb_reg_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_reg_1,
      D => opb(41),
      Q => \opb_reg_reg_n_0_[41]\,
      R => rst
    );
\opb_reg_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_reg_1,
      D => opb(42),
      Q => \opb_reg_reg_n_0_[42]\,
      R => rst
    );
\opb_reg_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_reg_1,
      D => opb(43),
      Q => \opb_reg_reg_n_0_[43]\,
      R => rst
    );
\opb_reg_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_reg_1,
      D => opb(44),
      Q => \opb_reg_reg_n_0_[44]\,
      R => rst
    );
\opb_reg_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_reg_1,
      D => opb(45),
      Q => \opb_reg_reg_n_0_[45]\,
      R => rst
    );
\opb_reg_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_reg_1,
      D => opb(46),
      Q => \opb_reg_reg_n_0_[46]\,
      R => rst
    );
\opb_reg_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_reg_1,
      D => opb(47),
      Q => \opb_reg_reg_n_0_[47]\,
      R => rst
    );
\opb_reg_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_reg_1,
      D => opb(48),
      Q => \opb_reg_reg_n_0_[48]\,
      R => rst
    );
\opb_reg_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_reg_1,
      D => opb(49),
      Q => \opb_reg_reg_n_0_[49]\,
      R => rst
    );
\opb_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_reg_1,
      D => opb(4),
      Q => \opb_reg_reg_n_0_[4]\,
      R => rst
    );
\opb_reg_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_reg_1,
      D => opb(50),
      Q => \opb_reg_reg_n_0_[50]\,
      R => rst
    );
\opb_reg_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_reg_1,
      D => opb(51),
      Q => \opb_reg_reg_n_0_[51]\,
      R => rst
    );
\opb_reg_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_reg_1,
      D => opb(52),
      Q => \opb_reg_reg_n_0_[52]\,
      R => rst
    );
\opb_reg_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_reg_1,
      D => opb(53),
      Q => \opb_reg_reg_n_0_[53]\,
      R => rst
    );
\opb_reg_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_reg_1,
      D => opb(54),
      Q => \opb_reg_reg_n_0_[54]\,
      R => rst
    );
\opb_reg_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_reg_1,
      D => opb(55),
      Q => \opb_reg_reg_n_0_[55]\,
      R => rst
    );
\opb_reg_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_reg_1,
      D => opb(56),
      Q => \opb_reg_reg_n_0_[56]\,
      R => rst
    );
\opb_reg_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_reg_1,
      D => opb(57),
      Q => \opb_reg_reg_n_0_[57]\,
      R => rst
    );
\opb_reg_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_reg_1,
      D => opb(58),
      Q => \opb_reg_reg_n_0_[58]\,
      R => rst
    );
\opb_reg_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_reg_1,
      D => opb(59),
      Q => \opb_reg_reg_n_0_[59]\,
      R => rst
    );
\opb_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_reg_1,
      D => opb(5),
      Q => \opb_reg_reg_n_0_[5]\,
      R => rst
    );
\opb_reg_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_reg_1,
      D => opb(60),
      Q => \opb_reg_reg_n_0_[60]\,
      R => rst
    );
\opb_reg_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_reg_1,
      D => opb(61),
      Q => \opb_reg_reg_n_0_[61]\,
      R => rst
    );
\opb_reg_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_reg_1,
      D => opb(62),
      Q => \opb_reg_reg_n_0_[62]\,
      R => rst
    );
\opb_reg_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_reg_1,
      D => opb(63),
      Q => p_0_in,
      R => rst
    );
\opb_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_reg_1,
      D => opb(6),
      Q => \opb_reg_reg_n_0_[6]\,
      R => rst
    );
\opb_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_reg_1,
      D => opb(7),
      Q => \opb_reg_reg_n_0_[7]\,
      R => rst
    );
\opb_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_reg_1,
      D => opb(8),
      Q => \opb_reg_reg_n_0_[8]\,
      R => rst
    );
\opb_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_reg_1,
      D => opb(9),
      Q => \opb_reg_reg_n_0_[9]\,
      R => rst
    );
\out_fp[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => out_except(0),
      I1 => out_round(0),
      I2 => exception_0,
      O => \out_fp[0]_i_1_n_0\
    );
\out_fp[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => out_except(10),
      I1 => out_round(10),
      I2 => exception_0,
      O => \out_fp[10]_i_1_n_0\
    );
\out_fp[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => out_except(11),
      I1 => out_round(11),
      I2 => exception_0,
      O => \out_fp[11]_i_1_n_0\
    );
\out_fp[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => out_except(12),
      I1 => out_round(12),
      I2 => exception_0,
      O => \out_fp[12]_i_1_n_0\
    );
\out_fp[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => out_except(13),
      I1 => out_round(13),
      I2 => exception_0,
      O => \out_fp[13]_i_1_n_0\
    );
\out_fp[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => out_except(14),
      I1 => out_round(14),
      I2 => exception_0,
      O => \out_fp[14]_i_1_n_0\
    );
\out_fp[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => out_except(15),
      I1 => out_round(15),
      I2 => exception_0,
      O => \out_fp[15]_i_1_n_0\
    );
\out_fp[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => out_except(16),
      I1 => out_round(16),
      I2 => exception_0,
      O => \out_fp[16]_i_1_n_0\
    );
\out_fp[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => out_except(17),
      I1 => out_round(17),
      I2 => exception_0,
      O => \out_fp[17]_i_1_n_0\
    );
\out_fp[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => out_except(18),
      I1 => out_round(18),
      I2 => exception_0,
      O => \out_fp[18]_i_1_n_0\
    );
\out_fp[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => out_except(19),
      I1 => out_round(19),
      I2 => exception_0,
      O => \out_fp[19]_i_1_n_0\
    );
\out_fp[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => out_except(1),
      I1 => out_round(1),
      I2 => exception_0,
      O => \out_fp[1]_i_1_n_0\
    );
\out_fp[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => out_except(20),
      I1 => out_round(20),
      I2 => exception_0,
      O => \out_fp[20]_i_1_n_0\
    );
\out_fp[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => out_except(21),
      I1 => out_round(21),
      I2 => exception_0,
      O => \out_fp[21]_i_1_n_0\
    );
\out_fp[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => out_except(22),
      I1 => out_round(22),
      I2 => exception_0,
      O => \out_fp[22]_i_1_n_0\
    );
\out_fp[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => out_except(23),
      I1 => out_round(23),
      I2 => exception_0,
      O => \out_fp[23]_i_1_n_0\
    );
\out_fp[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => out_except(24),
      I1 => out_round(24),
      I2 => exception_0,
      O => \out_fp[24]_i_1_n_0\
    );
\out_fp[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => out_except(25),
      I1 => out_round(25),
      I2 => exception_0,
      O => \out_fp[25]_i_1_n_0\
    );
\out_fp[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => out_except(26),
      I1 => out_round(26),
      I2 => exception_0,
      O => \out_fp[26]_i_1_n_0\
    );
\out_fp[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => out_except(27),
      I1 => out_round(27),
      I2 => exception_0,
      O => \out_fp[27]_i_1_n_0\
    );
\out_fp[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => out_except(28),
      I1 => out_round(28),
      I2 => exception_0,
      O => \out_fp[28]_i_1_n_0\
    );
\out_fp[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => out_except(29),
      I1 => out_round(29),
      I2 => exception_0,
      O => \out_fp[29]_i_1_n_0\
    );
\out_fp[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => out_except(2),
      I1 => out_round(2),
      I2 => exception_0,
      O => \out_fp[2]_i_1_n_0\
    );
\out_fp[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => out_except(30),
      I1 => out_round(30),
      I2 => exception_0,
      O => \out_fp[30]_i_1_n_0\
    );
\out_fp[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => out_except(31),
      I1 => out_round(31),
      I2 => exception_0,
      O => \out_fp[31]_i_1_n_0\
    );
\out_fp[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => out_except(32),
      I1 => out_round(32),
      I2 => exception_0,
      O => \out_fp[32]_i_1_n_0\
    );
\out_fp[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => out_except(33),
      I1 => out_round(33),
      I2 => exception_0,
      O => \out_fp[33]_i_1_n_0\
    );
\out_fp[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => out_except(34),
      I1 => out_round(34),
      I2 => exception_0,
      O => \out_fp[34]_i_1_n_0\
    );
\out_fp[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => out_except(35),
      I1 => out_round(35),
      I2 => exception_0,
      O => \out_fp[35]_i_1_n_0\
    );
\out_fp[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => out_except(36),
      I1 => out_round(36),
      I2 => exception_0,
      O => \out_fp[36]_i_1_n_0\
    );
\out_fp[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => out_except(37),
      I1 => out_round(37),
      I2 => exception_0,
      O => \out_fp[37]_i_1_n_0\
    );
\out_fp[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => out_except(38),
      I1 => out_round(38),
      I2 => exception_0,
      O => \out_fp[38]_i_1_n_0\
    );
\out_fp[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => out_except(39),
      I1 => out_round(39),
      I2 => exception_0,
      O => \out_fp[39]_i_1_n_0\
    );
\out_fp[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => out_except(3),
      I1 => out_round(3),
      I2 => exception_0,
      O => \out_fp[3]_i_1_n_0\
    );
\out_fp[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => out_except(40),
      I1 => out_round(40),
      I2 => exception_0,
      O => \out_fp[40]_i_1_n_0\
    );
\out_fp[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => out_except(41),
      I1 => out_round(41),
      I2 => exception_0,
      O => \out_fp[41]_i_1_n_0\
    );
\out_fp[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => out_except(42),
      I1 => out_round(42),
      I2 => exception_0,
      O => \out_fp[42]_i_1_n_0\
    );
\out_fp[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => out_except(43),
      I1 => out_round(43),
      I2 => exception_0,
      O => \out_fp[43]_i_1_n_0\
    );
\out_fp[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => out_except(44),
      I1 => out_round(44),
      I2 => exception_0,
      O => \out_fp[44]_i_1_n_0\
    );
\out_fp[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => out_except(45),
      I1 => out_round(45),
      I2 => exception_0,
      O => \out_fp[45]_i_1_n_0\
    );
\out_fp[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => out_except(46),
      I1 => out_round(46),
      I2 => exception_0,
      O => \out_fp[46]_i_1_n_0\
    );
\out_fp[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => out_except(47),
      I1 => out_round(47),
      I2 => exception_0,
      O => \out_fp[47]_i_1_n_0\
    );
\out_fp[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => out_except(48),
      I1 => out_round(48),
      I2 => exception_0,
      O => \out_fp[48]_i_1_n_0\
    );
\out_fp[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => out_except(49),
      I1 => out_round(49),
      I2 => exception_0,
      O => \out_fp[49]_i_1_n_0\
    );
\out_fp[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => out_except(4),
      I1 => out_round(4),
      I2 => exception_0,
      O => \out_fp[4]_i_1_n_0\
    );
\out_fp[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => out_except(50),
      I1 => out_round(50),
      I2 => exception_0,
      O => \out_fp[50]_i_1_n_0\
    );
\out_fp[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => out_except(51),
      I1 => out_round(51),
      I2 => exception_0,
      O => \out_fp[51]_i_1_n_0\
    );
\out_fp[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => out_except(52),
      I1 => out_round(52),
      I2 => exception_0,
      O => \out_fp[52]_i_1_n_0\
    );
\out_fp[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => out_except(53),
      I1 => out_round(53),
      I2 => exception_0,
      O => \out_fp[53]_i_1_n_0\
    );
\out_fp[54]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => out_except(54),
      I1 => out_round(54),
      I2 => exception_0,
      O => \out_fp[54]_i_1_n_0\
    );
\out_fp[55]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => out_except(55),
      I1 => out_round(55),
      I2 => exception_0,
      O => \out_fp[55]_i_1_n_0\
    );
\out_fp[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => out_except(56),
      I1 => out_round(56),
      I2 => exception_0,
      O => \out_fp[56]_i_1_n_0\
    );
\out_fp[57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => out_except(57),
      I1 => out_round(57),
      I2 => exception_0,
      O => \out_fp[57]_i_1_n_0\
    );
\out_fp[58]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => out_except(58),
      I1 => out_round(58),
      I2 => exception_0,
      O => \out_fp[58]_i_1_n_0\
    );
\out_fp[59]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => out_except(59),
      I1 => out_round(59),
      I2 => exception_0,
      O => \out_fp[59]_i_1_n_0\
    );
\out_fp[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => out_except(5),
      I1 => out_round(5),
      I2 => exception_0,
      O => \out_fp[5]_i_1_n_0\
    );
\out_fp[60]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => out_except(60),
      I1 => out_round(60),
      I2 => exception_0,
      O => \out_fp[60]_i_1_n_0\
    );
\out_fp[61]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => out_except(61),
      I1 => out_round(61),
      I2 => exception_0,
      O => \out_fp[61]_i_1_n_0\
    );
\out_fp[62]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => out_except(62),
      I1 => out_round(62),
      I2 => exception_0,
      O => \out_fp[62]_i_1_n_0\
    );
\out_fp[63]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => out_except(63),
      I1 => out_round(63),
      I2 => exception_0,
      O => \out_fp[63]_i_1_n_0\
    );
\out_fp[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => out_except(6),
      I1 => out_round(6),
      I2 => exception_0,
      O => \out_fp[6]_i_1_n_0\
    );
\out_fp[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => out_except(7),
      I1 => out_round(7),
      I2 => exception_0,
      O => \out_fp[7]_i_1_n_0\
    );
\out_fp[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => out_except(8),
      I1 => out_round(8),
      I2 => exception_0,
      O => \out_fp[8]_i_1_n_0\
    );
\out_fp[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => out_except(9),
      I1 => out_round(9),
      I2 => exception_0,
      O => \out_fp[9]_i_1_n_0\
    );
\out_fp_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \^ready_0_reg_0\,
      CE => '1',
      D => \out_fp[0]_i_1_n_0\,
      Q => out_fp(0),
      R => '0'
    );
\out_fp_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => \^ready_0_reg_0\,
      CE => '1',
      D => \out_fp[10]_i_1_n_0\,
      Q => out_fp(10),
      R => '0'
    );
\out_fp_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => \^ready_0_reg_0\,
      CE => '1',
      D => \out_fp[11]_i_1_n_0\,
      Q => out_fp(11),
      R => '0'
    );
\out_fp_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => \^ready_0_reg_0\,
      CE => '1',
      D => \out_fp[12]_i_1_n_0\,
      Q => out_fp(12),
      R => '0'
    );
\out_fp_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => \^ready_0_reg_0\,
      CE => '1',
      D => \out_fp[13]_i_1_n_0\,
      Q => out_fp(13),
      R => '0'
    );
\out_fp_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => \^ready_0_reg_0\,
      CE => '1',
      D => \out_fp[14]_i_1_n_0\,
      Q => out_fp(14),
      R => '0'
    );
\out_fp_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => \^ready_0_reg_0\,
      CE => '1',
      D => \out_fp[15]_i_1_n_0\,
      Q => out_fp(15),
      R => '0'
    );
\out_fp_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => \^ready_0_reg_0\,
      CE => '1',
      D => \out_fp[16]_i_1_n_0\,
      Q => out_fp(16),
      R => '0'
    );
\out_fp_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => \^ready_0_reg_0\,
      CE => '1',
      D => \out_fp[17]_i_1_n_0\,
      Q => out_fp(17),
      R => '0'
    );
\out_fp_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => \^ready_0_reg_0\,
      CE => '1',
      D => \out_fp[18]_i_1_n_0\,
      Q => out_fp(18),
      R => '0'
    );
\out_fp_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => \^ready_0_reg_0\,
      CE => '1',
      D => \out_fp[19]_i_1_n_0\,
      Q => out_fp(19),
      R => '0'
    );
\out_fp_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \^ready_0_reg_0\,
      CE => '1',
      D => \out_fp[1]_i_1_n_0\,
      Q => out_fp(1),
      R => '0'
    );
\out_fp_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => \^ready_0_reg_0\,
      CE => '1',
      D => \out_fp[20]_i_1_n_0\,
      Q => out_fp(20),
      R => '0'
    );
\out_fp_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => \^ready_0_reg_0\,
      CE => '1',
      D => \out_fp[21]_i_1_n_0\,
      Q => out_fp(21),
      R => '0'
    );
\out_fp_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => \^ready_0_reg_0\,
      CE => '1',
      D => \out_fp[22]_i_1_n_0\,
      Q => out_fp(22),
      R => '0'
    );
\out_fp_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => \^ready_0_reg_0\,
      CE => '1',
      D => \out_fp[23]_i_1_n_0\,
      Q => out_fp(23),
      R => '0'
    );
\out_fp_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => \^ready_0_reg_0\,
      CE => '1',
      D => \out_fp[24]_i_1_n_0\,
      Q => out_fp(24),
      R => '0'
    );
\out_fp_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => \^ready_0_reg_0\,
      CE => '1',
      D => \out_fp[25]_i_1_n_0\,
      Q => out_fp(25),
      R => '0'
    );
\out_fp_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => \^ready_0_reg_0\,
      CE => '1',
      D => \out_fp[26]_i_1_n_0\,
      Q => out_fp(26),
      R => '0'
    );
\out_fp_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => \^ready_0_reg_0\,
      CE => '1',
      D => \out_fp[27]_i_1_n_0\,
      Q => out_fp(27),
      R => '0'
    );
\out_fp_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => \^ready_0_reg_0\,
      CE => '1',
      D => \out_fp[28]_i_1_n_0\,
      Q => out_fp(28),
      R => '0'
    );
\out_fp_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => \^ready_0_reg_0\,
      CE => '1',
      D => \out_fp[29]_i_1_n_0\,
      Q => out_fp(29),
      R => '0'
    );
\out_fp_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \^ready_0_reg_0\,
      CE => '1',
      D => \out_fp[2]_i_1_n_0\,
      Q => out_fp(2),
      R => '0'
    );
\out_fp_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => \^ready_0_reg_0\,
      CE => '1',
      D => \out_fp[30]_i_1_n_0\,
      Q => out_fp(30),
      R => '0'
    );
\out_fp_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => \^ready_0_reg_0\,
      CE => '1',
      D => \out_fp[31]_i_1_n_0\,
      Q => out_fp(31),
      R => '0'
    );
\out_fp_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => \^ready_0_reg_0\,
      CE => '1',
      D => \out_fp[32]_i_1_n_0\,
      Q => out_fp(32),
      R => '0'
    );
\out_fp_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => \^ready_0_reg_0\,
      CE => '1',
      D => \out_fp[33]_i_1_n_0\,
      Q => out_fp(33),
      R => '0'
    );
\out_fp_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => \^ready_0_reg_0\,
      CE => '1',
      D => \out_fp[34]_i_1_n_0\,
      Q => out_fp(34),
      R => '0'
    );
\out_fp_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => \^ready_0_reg_0\,
      CE => '1',
      D => \out_fp[35]_i_1_n_0\,
      Q => out_fp(35),
      R => '0'
    );
\out_fp_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => \^ready_0_reg_0\,
      CE => '1',
      D => \out_fp[36]_i_1_n_0\,
      Q => out_fp(36),
      R => '0'
    );
\out_fp_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => \^ready_0_reg_0\,
      CE => '1',
      D => \out_fp[37]_i_1_n_0\,
      Q => out_fp(37),
      R => '0'
    );
\out_fp_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => \^ready_0_reg_0\,
      CE => '1',
      D => \out_fp[38]_i_1_n_0\,
      Q => out_fp(38),
      R => '0'
    );
\out_fp_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => \^ready_0_reg_0\,
      CE => '1',
      D => \out_fp[39]_i_1_n_0\,
      Q => out_fp(39),
      R => '0'
    );
\out_fp_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \^ready_0_reg_0\,
      CE => '1',
      D => \out_fp[3]_i_1_n_0\,
      Q => out_fp(3),
      R => '0'
    );
\out_fp_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => \^ready_0_reg_0\,
      CE => '1',
      D => \out_fp[40]_i_1_n_0\,
      Q => out_fp(40),
      R => '0'
    );
\out_fp_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => \^ready_0_reg_0\,
      CE => '1',
      D => \out_fp[41]_i_1_n_0\,
      Q => out_fp(41),
      R => '0'
    );
\out_fp_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => \^ready_0_reg_0\,
      CE => '1',
      D => \out_fp[42]_i_1_n_0\,
      Q => out_fp(42),
      R => '0'
    );
\out_fp_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => \^ready_0_reg_0\,
      CE => '1',
      D => \out_fp[43]_i_1_n_0\,
      Q => out_fp(43),
      R => '0'
    );
\out_fp_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => \^ready_0_reg_0\,
      CE => '1',
      D => \out_fp[44]_i_1_n_0\,
      Q => out_fp(44),
      R => '0'
    );
\out_fp_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => \^ready_0_reg_0\,
      CE => '1',
      D => \out_fp[45]_i_1_n_0\,
      Q => out_fp(45),
      R => '0'
    );
\out_fp_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => \^ready_0_reg_0\,
      CE => '1',
      D => \out_fp[46]_i_1_n_0\,
      Q => out_fp(46),
      R => '0'
    );
\out_fp_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => \^ready_0_reg_0\,
      CE => '1',
      D => \out_fp[47]_i_1_n_0\,
      Q => out_fp(47),
      R => '0'
    );
\out_fp_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => \^ready_0_reg_0\,
      CE => '1',
      D => \out_fp[48]_i_1_n_0\,
      Q => out_fp(48),
      R => '0'
    );
\out_fp_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => \^ready_0_reg_0\,
      CE => '1',
      D => \out_fp[49]_i_1_n_0\,
      Q => out_fp(49),
      R => '0'
    );
\out_fp_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \^ready_0_reg_0\,
      CE => '1',
      D => \out_fp[4]_i_1_n_0\,
      Q => out_fp(4),
      R => '0'
    );
\out_fp_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => \^ready_0_reg_0\,
      CE => '1',
      D => \out_fp[50]_i_1_n_0\,
      Q => out_fp(50),
      R => '0'
    );
\out_fp_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => \^ready_0_reg_0\,
      CE => '1',
      D => \out_fp[51]_i_1_n_0\,
      Q => out_fp(51),
      R => '0'
    );
\out_fp_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => \^ready_0_reg_0\,
      CE => '1',
      D => \out_fp[52]_i_1_n_0\,
      Q => out_fp(52),
      R => '0'
    );
\out_fp_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => \^ready_0_reg_0\,
      CE => '1',
      D => \out_fp[53]_i_1_n_0\,
      Q => out_fp(53),
      R => '0'
    );
\out_fp_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => \^ready_0_reg_0\,
      CE => '1',
      D => \out_fp[54]_i_1_n_0\,
      Q => out_fp(54),
      R => '0'
    );
\out_fp_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => \^ready_0_reg_0\,
      CE => '1',
      D => \out_fp[55]_i_1_n_0\,
      Q => out_fp(55),
      R => '0'
    );
\out_fp_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => \^ready_0_reg_0\,
      CE => '1',
      D => \out_fp[56]_i_1_n_0\,
      Q => out_fp(56),
      R => '0'
    );
\out_fp_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => \^ready_0_reg_0\,
      CE => '1',
      D => \out_fp[57]_i_1_n_0\,
      Q => out_fp(57),
      R => '0'
    );
\out_fp_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => \^ready_0_reg_0\,
      CE => '1',
      D => \out_fp[58]_i_1_n_0\,
      Q => out_fp(58),
      R => '0'
    );
\out_fp_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => \^ready_0_reg_0\,
      CE => '1',
      D => \out_fp[59]_i_1_n_0\,
      Q => out_fp(59),
      R => '0'
    );
\out_fp_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \^ready_0_reg_0\,
      CE => '1',
      D => \out_fp[5]_i_1_n_0\,
      Q => out_fp(5),
      R => '0'
    );
\out_fp_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => \^ready_0_reg_0\,
      CE => '1',
      D => \out_fp[60]_i_1_n_0\,
      Q => out_fp(60),
      R => '0'
    );
\out_fp_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => \^ready_0_reg_0\,
      CE => '1',
      D => \out_fp[61]_i_1_n_0\,
      Q => out_fp(61),
      R => '0'
    );
\out_fp_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => \^ready_0_reg_0\,
      CE => '1',
      D => \out_fp[62]_i_1_n_0\,
      Q => out_fp(62),
      R => '0'
    );
\out_fp_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => \^ready_0_reg_0\,
      CE => '1',
      D => \out_fp[63]_i_1_n_0\,
      Q => out_fp(63),
      R => '0'
    );
\out_fp_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \^ready_0_reg_0\,
      CE => '1',
      D => \out_fp[6]_i_1_n_0\,
      Q => out_fp(6),
      R => '0'
    );
\out_fp_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \^ready_0_reg_0\,
      CE => '1',
      D => \out_fp[7]_i_1_n_0\,
      Q => out_fp(7),
      R => '0'
    );
\out_fp_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => \^ready_0_reg_0\,
      CE => '1',
      D => \out_fp[8]_i_1_n_0\,
      Q => out_fp(8),
      R => '0'
    );
\out_fp_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => \^ready_0_reg_0\,
      CE => '1',
      D => \out_fp[9]_i_1_n_0\,
      Q => out_fp(9),
      R => '0'
    );
overflow_reg: unisim.vcomponents.FDRE
     port map (
      C => \^ready_0_reg_0\,
      CE => '1',
      D => overflow_0,
      Q => overflow,
      R => '0'
    );
ready_0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => leqOp,
      I1 => in_progress,
      I2 => \^ready_0_reg_0\,
      I3 => enable_reg_1,
      I4 => rst,
      O => ready_0_i_1_n_0
    );
ready_0_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => ready_0_i_1_n_0,
      Q => \^ready_0_reg_0\,
      R => '0'
    );
\rmode_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_reg_1,
      D => rmode(0),
      Q => rmode_reg(0),
      R => rst
    );
\rmode_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => enable_reg_1,
      D => rmode(1),
      Q => rmode_reg(1),
      R => rst
    );
sign_round_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_fpu_mul_n_54,
      Q => sign_round_reg_n_0,
      R => rst
    );
sub_enable_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0401010400000000"
    )
        port map (
      I0 => \fpu_op_reg_reg_n_0_[1]\,
      I1 => \fpu_op_reg_reg_n_0_[0]\,
      I2 => \fpu_op_reg_reg_n_0_[2]\,
      I3 => p_1_in,
      I4 => p_0_in,
      I5 => op_enable_reg_n_0,
      O => enable06_out
    );
sub_enable_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => enable06_out,
      Q => sub_enable_reg_n_0,
      R => rst
    );
underflow_reg: unisim.vcomponents.FDRE
     port map (
      C => \^ready_0_reg_0\,
      CE => '1',
      D => underflow_0,
      Q => underflow,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity fpu_design_fpu_double_0_0 is
  port (
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    enable : in STD_LOGIC;
    rmode : in STD_LOGIC_VECTOR ( 1 downto 0 );
    fpu_op : in STD_LOGIC_VECTOR ( 2 downto 0 );
    opa : in STD_LOGIC_VECTOR ( 63 downto 0 );
    opb : in STD_LOGIC_VECTOR ( 63 downto 0 );
    out_fp : out STD_LOGIC_VECTOR ( 63 downto 0 );
    ready : out STD_LOGIC;
    underflow : out STD_LOGIC;
    overflow : out STD_LOGIC;
    inexact : out STD_LOGIC;
    exception : out STD_LOGIC;
    invalid : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of fpu_design_fpu_double_0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of fpu_design_fpu_double_0_0 : entity is "fpu_design_fpu_double_0_0,fpu_double,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of fpu_design_fpu_double_0_0 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of fpu_design_fpu_double_0_0 : entity is "module_ref";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of fpu_design_fpu_double_0_0 : entity is "fpu_double,Vivado 2020.1";
end fpu_design_fpu_double_0_0;

architecture STRUCTURE of fpu_design_fpu_double_0_0 is
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of clk : signal is "xilinx.com:signal:clock:1.0 clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clk : signal is "XIL_INTERFACENAME clk, ASSOCIATED_RESET rst, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN fpu_design_clk_in100, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of rst : signal is "xilinx.com:signal:reset:1.0 rst RST";
  attribute X_INTERFACE_PARAMETER of rst : signal is "XIL_INTERFACENAME rst, POLARITY ACTIVE_LOW, INSERT_VIP 0";
begin
inst: entity work.fpu_design_fpu_double_0_0_fpu_double
     port map (
      clk => clk,
      enable => enable,
      exception => exception,
      fpu_op(2 downto 0) => fpu_op(2 downto 0),
      inexact => inexact,
      invalid => invalid,
      opa(63 downto 0) => opa(63 downto 0),
      opb(63 downto 0) => opb(63 downto 0),
      out_fp(63 downto 0) => out_fp(63 downto 0),
      overflow => overflow,
      ready_0_reg_0 => ready,
      rmode(1 downto 0) => rmode(1 downto 0),
      rst => rst,
      underflow => underflow
    );
end STRUCTURE;
