/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [3:0] celloutsig_0_11z;
  wire [28:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [10:0] celloutsig_0_14z;
  wire [19:0] celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire [2:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  reg [8:0] celloutsig_0_1z;
  reg [30:0] celloutsig_0_20z;
  reg [7:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [2:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [6:0] celloutsig_0_29z;
  wire [5:0] celloutsig_0_2z;
  wire [2:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  reg [6:0] celloutsig_0_33z;
  wire celloutsig_0_35z;
  wire [5:0] celloutsig_0_37z;
  wire [13:0] celloutsig_0_3z;
  reg [4:0] celloutsig_0_40z;
  wire [12:0] celloutsig_0_41z;
  wire celloutsig_0_43z;
  wire [3:0] celloutsig_0_44z;
  reg [22:0] celloutsig_0_45z;
  wire celloutsig_0_47z;
  wire celloutsig_0_4z;
  wire [18:0] celloutsig_0_51z;
  wire celloutsig_0_53z;
  wire [4:0] celloutsig_0_54z;
  wire celloutsig_0_5z;
  wire celloutsig_0_61z;
  wire celloutsig_0_62z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [5:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  reg [6:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = in_data[30:17] & in_data[94:81];
  assign celloutsig_0_41z = { celloutsig_0_14z[6:3], celloutsig_0_1z } & { celloutsig_0_40z, celloutsig_0_27z, celloutsig_0_40z };
  assign celloutsig_0_44z = { celloutsig_0_0z, celloutsig_0_25z, celloutsig_0_24z, celloutsig_0_31z } & { celloutsig_0_3z[3:1], celloutsig_0_25z };
  assign celloutsig_0_51z = celloutsig_0_45z[22:4] & { celloutsig_0_3z[7:1], celloutsig_0_47z, celloutsig_0_18z, celloutsig_0_37z, celloutsig_0_23z, celloutsig_0_19z };
  assign celloutsig_0_54z = celloutsig_0_51z[7:3] & { celloutsig_0_44z[3:1], celloutsig_0_31z, celloutsig_0_53z };
  assign celloutsig_1_0z = in_data[169:164] & in_data[178:173];
  assign celloutsig_0_11z = in_data[77:74] & in_data[50:47];
  assign celloutsig_0_12z = { in_data[73:48], celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_6z } & in_data[83:55];
  assign celloutsig_0_15z = { celloutsig_0_12z[4:1], celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_11z } & { celloutsig_0_3z[12:6], celloutsig_0_11z, celloutsig_0_13z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_11z, celloutsig_0_8z, celloutsig_0_8z };
  assign celloutsig_0_27z = { celloutsig_0_14z[6], celloutsig_0_26z, celloutsig_0_17z } & { celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_0z };
  assign celloutsig_0_35z = { celloutsig_0_33z[5:1], celloutsig_0_23z } == celloutsig_0_14z[9:4];
  assign celloutsig_1_3z = { in_data[141:125], celloutsig_1_1z } == { in_data[115:104], celloutsig_1_0z };
  assign celloutsig_0_7z = { celloutsig_0_1z[6:1], celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_4z } == in_data[18:4];
  assign celloutsig_0_8z = { celloutsig_0_3z[7:1], celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_5z } == { celloutsig_0_5z, celloutsig_0_1z };
  assign celloutsig_0_10z = { in_data[10:5], celloutsig_0_7z } == { in_data[48:44], celloutsig_0_0z, celloutsig_0_6z };
  assign celloutsig_0_26z = { in_data[13:12], celloutsig_0_24z, celloutsig_0_23z } == { celloutsig_0_15z[19:17], celloutsig_0_10z };
  assign celloutsig_1_1z = celloutsig_1_0z[3:0] < celloutsig_1_0z[5:2];
  assign celloutsig_1_18z = celloutsig_1_5z[5:0] < { celloutsig_1_5z[1], celloutsig_1_10z, celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_16z };
  assign celloutsig_0_31z = { celloutsig_0_12z[22:17], celloutsig_0_29z } < { celloutsig_0_3z[12:7], celloutsig_0_11z, celloutsig_0_30z };
  assign celloutsig_0_4z = celloutsig_0_0z & ~(celloutsig_0_3z[8]);
  assign celloutsig_0_62z = celloutsig_0_0z & ~(celloutsig_0_47z);
  assign celloutsig_1_2z = celloutsig_1_1z & ~(celloutsig_1_0z[3]);
  assign celloutsig_0_19z = celloutsig_0_10z & ~(celloutsig_0_14z[2]);
  assign celloutsig_0_25z = celloutsig_0_13z & ~(celloutsig_0_17z);
  assign celloutsig_1_6z = celloutsig_1_0z[4:2] !== { celloutsig_1_0z[2:1], celloutsig_1_1z };
  assign celloutsig_1_8z = celloutsig_1_5z[5:1] !== { celloutsig_1_0z[4:1], celloutsig_1_3z };
  assign celloutsig_0_23z = celloutsig_0_15z[9:3] !== { celloutsig_0_22z, celloutsig_0_0z, celloutsig_0_18z, celloutsig_0_5z, celloutsig_0_7z };
  assign celloutsig_0_24z = { celloutsig_0_20z[10:9], celloutsig_0_1z, celloutsig_0_4z } !== in_data[66:55];
  assign celloutsig_0_28z = { celloutsig_0_14z[1:0], celloutsig_0_13z, celloutsig_0_8z } !== { celloutsig_0_27z[2], celloutsig_0_25z, celloutsig_0_24z, celloutsig_0_10z };
  assign celloutsig_0_37z = { celloutsig_0_11z[2:0], celloutsig_0_22z, celloutsig_0_0z, celloutsig_0_5z } | celloutsig_0_20z[13:8];
  assign celloutsig_0_14z = { in_data[38], celloutsig_0_1z, celloutsig_0_5z } | celloutsig_0_3z[13:3];
  assign celloutsig_0_18z = celloutsig_0_14z[9:7] | { celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_10z };
  assign celloutsig_0_2z = in_data[24:19] | { in_data[74:70], celloutsig_0_0z };
  assign celloutsig_0_29z = in_data[91:85] | in_data[44:38];
  assign celloutsig_0_30z = { celloutsig_0_1z[4:3], celloutsig_0_28z } | { celloutsig_0_20z[17:16], celloutsig_0_26z };
  assign celloutsig_0_47z = | celloutsig_0_41z[6:3];
  assign celloutsig_0_53z = | { celloutsig_0_29z, celloutsig_0_29z, celloutsig_0_8z, celloutsig_0_35z };
  assign celloutsig_0_5z = | { celloutsig_0_1z[1], celloutsig_0_1z };
  assign celloutsig_1_7z = | { celloutsig_1_5z[6:5], celloutsig_1_4z };
  assign celloutsig_1_9z = | { celloutsig_1_5z[6:3], celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_17z = | celloutsig_0_1z[5:1];
  assign celloutsig_0_22z = | { celloutsig_0_15z[17:7], celloutsig_0_21z, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_6z };
  assign celloutsig_0_0z = | in_data[95:83];
  assign celloutsig_0_43z = | { celloutsig_0_41z[10:6], celloutsig_0_3z[10:5] };
  assign celloutsig_0_61z = | { celloutsig_0_54z[4:3], celloutsig_0_40z, celloutsig_0_23z };
  assign celloutsig_0_6z = | celloutsig_0_1z[6:0];
  assign celloutsig_1_4z = | in_data[160:155];
  assign celloutsig_1_16z = | celloutsig_1_0z[3:1];
  assign celloutsig_1_10z = | { celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_0z, in_data[160:155] };
  assign celloutsig_0_13z = | { celloutsig_0_11z, celloutsig_0_1z };
  always_latch
    if (clkin_data[96]) celloutsig_0_40z = 5'h00;
    else if (clkin_data[0]) celloutsig_0_40z = celloutsig_0_15z[18:14];
  always_latch
    if (clkin_data[64]) celloutsig_0_45z = 23'h000000;
    else if (!clkin_data[0]) celloutsig_0_45z = { in_data[83:66], celloutsig_0_11z, celloutsig_0_43z };
  always_latch
    if (!clkin_data[128]) celloutsig_1_5z = 7'h00;
    else if (clkin_data[32]) celloutsig_1_5z = { celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_1z };
  always_latch
    if (!clkin_data[64]) celloutsig_0_1z = 9'h000;
    else if (celloutsig_1_18z) celloutsig_0_1z = in_data[38:30];
  always_latch
    if (clkin_data[64]) celloutsig_0_20z = 31'h00000000;
    else if (!clkin_data[0]) celloutsig_0_20z = { celloutsig_0_3z, celloutsig_0_11z, celloutsig_0_19z, celloutsig_0_6z, celloutsig_0_11z, celloutsig_0_5z, celloutsig_0_17z, celloutsig_0_18z, celloutsig_0_4z, celloutsig_0_10z };
  always_latch
    if (!clkin_data[96]) celloutsig_0_21z = 8'h00;
    else if (clkin_data[0]) celloutsig_0_21z = { celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_7z };
  always_latch
    if (clkin_data[64]) celloutsig_0_33z = 7'h00;
    else if (!celloutsig_1_18z) celloutsig_0_33z = { celloutsig_0_29z[5:0], celloutsig_0_5z };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_10z, celloutsig_0_61z, celloutsig_0_62z };
endmodule
