% tradicional structural vs. funcional
@ARTICLE {thomaswenzelenricozimmermann2016,
    author  = "Thomas Wenzel and Enrico Zimmermann",
    title   = "Boundary Scan Meets Functional Test",
    journal = "SMT Magazine",
    year    = "2016",
    volume  = "31",
    number  = "12",
    pages   = "74-84",
    month   = "dec"
}


% --------------------- actor references ----------------------
@article{hewitt2010actor,
  title={Actor model of computation: scalable robust information systems},
  author={Hewitt, Carl},
  journal={arXiv preprint arXiv:1008.1459},
  year={2010}
}
@article{hewitt2013computation,
  title={What is computation? Actor model versus Turing’s model},
  author={Hewitt, Carl and Zenil, H},
  journal={A Computable Universe: Understanding and Exploring Nature as Computation},
  pages={159--85},
  year={2013},
  publisher={World Scientific Publishing Singapore}
}

%ótica
@article{huang2015automated,
  title={Automated visual inspection in the semiconductor industry: A survey},
  author={Huang, Szu-Hao and Pan, Ying-Cheng},
  journal={Computers in industry},
  volume={66},
  pages={1--10},
  year={2015},
  publisher={Elsevier}
}

@MASTERSTHESIS {mello2015sistema,
    author = "Alexandre Reeberg de Melo",
    title  = "Sistema de inspeção visual de placas de circuito impresso para linhas de produção em pequenas séries em um contexto multiagentes",
    school = "Universidade Federal de Santa Catarina",
    year   = "2015"
}

@article{savage1993automated,
  title={Automated inspection of solder joints for surface mount technology},
  author={Savage, Robert M and Park, Hyun Soo and Fan, Mark S},
  year={1993},
  journal={NASA Technical Memorandum},
  volume={104580},
}

% radiografica
@article{leinbach2001and,
  title={The Why, Where, What, How, and When of Automated X-ray Inspection},
  author={Leinbach, Glen and Oresjo, Stig},
  journal={Agilent Technologies},
  year={2001}
}
@inproceedings{oresjo2002use,
  title={When to Use AOI, When to Use AXI, and When to Use Both},
  author={Oresjo, Stig},
  booktitle={Proceedings of Nepcon West},
  year={2002}
}
@ARTICLE {dougmcclure2000,
    author  = "Doug McClure",
    title   = "X-rays spot circuit-board flaws",
    journal = "Machine Design",
    year    = "2000",
    month   = "dec",
    note    = "disponível em: http://machinedesign.com/archive/x-rays-spot-circuit-board-flaws"
}

% solder inspection
@article{owen2000process,
title={Process control for solder paste deposition},
author={Owen, Mark and Hawthorne, Jeff},
journal={SMT SURF MOUNT TECHNOL MAG},
volume={14},
number={1},
pages={3},
year={2000}
}
@INPROCEEDINGS{5576321, 
author={B. Luo and L. Y. Zhang}, 
booktitle={2010 International Conference on Wavelet Analysis and Pattern Recognition}, 
title={SMT solder paste deposit inspection based on 3D PMP and 2D image features fusion}, 
year={2010}, 
pages={190-194}, 
keywords={image fusion;inspection;printed circuits;solders;surface mount technology;2D analysis;2D image features fusion;3D PMP;3D volume measurement;PCB SMT assembly;SMT solder paste deposit inspection;defects inspection;grating projection phase shifting profilometry 3D scale fusion;Distortion measurement;Inspection;Machine vision;Measurement by laser beam;Phase measurement;Pixel;Three dimensional displays;Information fusion;Phase shifting profilometry;Phase unwrapping;Solder paste inspection;Surface mounted technology}, 
doi={10.1109/ICWAPR.2010.5576321}, 
ISSN={2158-5695}, 
month={July},}

@INPROCEEDINGS{5246351, 
author={G. K. H. Pang and M. H. Chu}, 
booktitle={2009 International Conference on Mechatronics and Automation}, 
title={Automated optical inspection of solder paste based on 2.5D visual images}, 
year={2009}, 
pages={982-987}, 
keywords={automatic optical inspection;cameras;image sequences;light emitting diodes;printed circuit manufacture;production engineering computing;solders;2.5D visual images;automatic optical inspection;camera;defect detection;directional LED lighting;directional side lighting;image processing;image sequences;printed solder paste;Automatic optical inspection;Bridge circuits;Cameras;Costs;Image edge detection;Manufacturing automation;Mechatronics;Printing;Semiconductor laser arrays;Surface-mount technology;Process automation;fuzzy system;solder paste printing inspection;surface mount technology manufacturing}, 
doi={10.1109/ICMA.2009.5246351}, 
ISSN={2152-7431}, 
month={Aug},}

% ICT - in circuit test
@misc{ianpoole2017,
    author = "Ian Poole",
    title  = "ICT, In Circuit Test Tutorial",
    month  = "jan",
    year   = "2017",
    url    ={http://www.radio-electronics.com/info/t_and_m/ate/ict-in-circuit-test-tutorial.php}
}

@phdthesis{de2008apoio,
  title={Apoio {\`a} depura{\c{c}}{\~a}o e teste de circuitos mistos compat{\'\i}veis com a norma IEEE1149. 4},
  author={de Carvalho Felgueiras, Manuel Carlos Malheiro},
  year={2008},
  school={Universidade do Porto}
}

%boundary scan

@ARTICLE{ieee1532, 
journal={IEEE Std 1532-2002 (Revision of IEEE Std 1532-2001)}, 
title={IEEE Standard for In-System Configuration of Programmable Devices}, 
year={2003}, 
author={IEEE},
pages={0-141}, 
doi={10.1109/IEEESTD.2003.94229}, 
month={},}

@ARTICLE{ieee11491de94, 
journal={IEEE Std 1149.1b-1994}, 
title={Supplement to IEEE Std 1149.1-1990, IEEE Standard Test Access Port and Boundary-Scan Architecture}, 
year={1995}, 
author={IEEE},
keywords={IEEE standards;boundary scan testing;hardware description languages;BSDL description;IEEE Std;IEEE standard;VHDL;VHSIC Hardware Description Language;boundary scan architecture;boundary-scan description language;test access port;Boundary scan testing;Hardware design languages;IEEE standards}, 
doi={10.1109/IEEESTD.1995.122623}, 
}

%Boundary Scan Handbook, 3rd Edition, Ken P. Parker, Kluwer Academic Publishers, ISBN 1-4020-7496-4

% Analog and Mixed-Signal Boundary-Scan, Adam Osseiran, Kluwer Academic Publishers, ISBN 0-7923-8686-8

% Digital Systems Testing and Testable Design, Miron Abramovici et.al., IEEE Press, Wiley Interscience, ISBN 0-7803-1093-4


% FCT controlled test

@TECHREPORT {alcrouch2011,
    author      = "Al Crouch",
    title       = "FPGA-Controlled Test (FCT): What it is and why is it needed?",
    institution = "ASSET InterTech, Inc.",
    year        = "2011",
    type        = "Whitepaper"
}

@TECHREPORT {thomaswenzel2013,
    author      = "Thomas Wenzel",
    title       = "Test \& measurement technology goes embedded",
    institution = "GÖPEL electronic GmbH.",
    year        = "2013",
    type        = "Whitepaper"
}



% instrumentaçaõ embarcada
@Inbook{Stollon2011,
author="Stollon, Neal",
title="IEEE P1687 -- IJTAG",
bookTitle="On-Chip Instrumentation: Design and Debug for Systems on Chip",
year="2011",
publisher="Springer US",
address="Boston, MA",
pages="137--144",
isbn="978-1-4419-7563-8",
doi="10.1007/978-1-4419-7563-8_9",
url="http://dx.doi.org/10.1007/978-1-4419-7563-8_9"
}

%funcional
@INPROCEEDINGS{tumim2001, 
author={K. Tumin and C. Vargas and R. Patterson and C. Nappi}, 
booktitle={Proceedings International Test Conference 2001 (Cat. No.01CH37260)}, 
title={Scan vs. functional testing - a comparative effectiveness study on Motorola's MMC2107TM}, 
year={2001}, 
pages={443-450}, 
keywords={automatic test pattern generation;boundary scan testing;fault simulation;integrated circuit testing;logic testing;microcontrollers;timing;Motorola MMC2107;comparative effectiveness study;functional testing;high coverage functional patterns;microcontroller;production data;quality of coverage;scan patterns;simulation fault grade data;test effectiveness;Cost function;Data analysis;Failure analysis;Logic design;Logic testing;Microcontrollers;Pattern analysis;Production;Random access memory;Test pattern generators}, 
doi={10.1109/TEST.2001.966661}, 
ISSN={1089-3539}, 
month={},}

@book{khandpur2005printed,
  title={Printed circuit boards: design, fabrication, assembly and testing},
  author={Khandpur, Raghbir Singh},
  year={2005},
  publisher={Tata McGraw-Hill Education}
}

@INPROCEEDINGS{thibeault2006, 
author={C. Thibeault and D. Tremblay and Y. Hariri}, 
booktitle={2006 IEEE North-East Workshop on Circuits and Systems}, 
title={Redefining the Role of Functional Testing}, 
year={2006}, 
pages={133-136}, 
keywords={automatic test equipment;automatic test pattern generation;automated test equipment;data sequences reduction;functional test patterns;functional testing;system-level tools;Automatic testing;CMOS technology;Circuit testing;Cost function;Fault detection;Logic testing;Quality management;System testing;Test equipment;Test pattern generators}, 
doi={10.1109/NEWCAS.2006.250947}, 
month={June},}

% -------------------------------------------------------------
@misc{v2com,
  title = {{V2COM} Wireless Intelligence},
  howpublished = {\url{http://v2com.mobi/}},
  note = {Acessado: 2016-03-01}
}
@misc{v2com2016,
    author={V2COM},
    title={V2COM Product Offer},
    month={feb},
    year={2016},
    url={http://v2com.mobi/index.php/79-complete-offer-hardware}
}

@article{teich2012hardware,
  title={Hardware/software codesign: The past, the present, and predicting the future},
  author={Teich, J{\"u}rgen},
  journal={Proceedings of the IEEE},
  volume={100},
  number={Special Centennial Issue},
  pages={1411--1430},
  year={2012},
  publisher={IEEE}
}

@book{larsson2006introduction,
  title={Introduction to advanced system-on-chip test design and optimization},
  author={Larsson, Erik},
  volume={29},
  year={2006},
  publisher={Springer Science \& Business Media}
}

@article{gilg1997known,
  title={Known good die},
  author={Gilg, Larry},
  journal={Journal of Electronic Testing},
  volume={10},
  number={1-2},
  pages={15--25},
  year={1997},
  publisher={Springer}
}

@article{mitra2010post,
  title={Post-silicon validation opportunities, challenges and recent advances},
  author={Mitra, Subhasish and Seshia, Sanjit A and Nicolici, Nicola},
  booktitle={Proceedings of the 47th Design Automation Conference},
  pages={12--17},
  year={2010},
  organization={ACM}
}

@article{ko2008distributed,
  title={Distributed embedded logic analysis for post-silicon validation of SOCs},
  author={Ko, Ho Fai and Kinsman, Adam B and Nicolici, Nicola},
  booktitle={Test Conference, 2008. ITC 2008. IEEE International},
  pages={1--10},
  year={2008},
  organization={IEEE}
}

@article{ye2013board,
  title={Board-level functional fault diagnosis using artificial neural networks, support-vector machines, and weighted-majority voting},
  author={Ye, Fangming and Zhang, Zhaobo and Chakrabarty, Krishnendu and Gu, Xinli},
  journal={Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on},
  volume={32},
  number={5},
  pages={723--736},
  year={2013},
  publisher={IEEE}
}

@inproceedings{tang2007analyzing,
  title={Analyzing volume diagnosis results with statistical learning for yield improvement},
  author={Tang, Huaxing and Manish, Sharma and Rajski, Janusz and Keim, Martin and Benware, Brady},
  booktitle={Test Symposium, 2007. ETS'07. 12th IEEE European},
  pages={145--150},
  year={2007},
  organization={IEEE}
}

@inproceedings{abelein2014non,
  title={Non-intrusive integration of advanced diagnosis features in automotive E/E-architectures},
  author={Abelein, Ulrich and Cook, Alan and Engelke, Piet and Glas, Michael and Reimann, Felix and Rodriguez Gomez, Laura and Russ, Thomas and Teich, Jurgen and Ull, Dominik and Wunderlich, H-J},
  booktitle={Design, Automation and Test in Europe Conference and Exhibition (DATE), 2014},
  pages={1--6},
  year={2014},
  organization={IEEE}
}

@inproceedings{conroy2005practical,
  title={A practical perspective on reducing ASIC NTFs},
  author={Conroy, Zoe and Richmond, Geoff and Gu, Xinli and Eklow, Bill},
  booktitle={Test Conference, 2005. Proceedings. ITC 2005. IEEE International},
  pages={7--pp},
  year={2005},
  organization={IEEE}
}

@inproceedings{cook2014diagnosis,
  title={Diagnosis of multiple faults with highly compacted test responses},
  author={Cook, Alan and Wunderlich, H-J},
  booktitle={Test Symposium (ETS), 2014 19th IEEE European},
  pages={1--6},
  year={2014},
  organization={IEEE}
}

@book{davis1994economics,
  title={The economics of automatic testing},
  author={Davis, Brendan and Davis, BP},
  year={1994},
  publisher={McGraw-Hill}
}

@book{parker2012boundary,
  title={The Boundary—Scan Handbook},
  author={Parker, Kenneth P},
  year={2012},
  publisher={Springer Science \& Business Media}
}

@inproceedings{geiger2009boundary,
  title={Boundary-scan adoption-an industry snapshot with emphasis on the semiconductor industry},
  author={Geiger, Philip B and Butkovich, Steve},
  booktitle={Test Conference, 2009. ITC 2009. International},
  pages={1--10},
  year={2009},
  organization={IEEE}
}

@ARTICLE{ieee11491old, 
journal={IEEE Std 1149.1-1990}, 
title={IEEE Standard Test Access Port and Boundary - Scan Architecture}, 
year={1990}, 
author={IEEE},
keywords={computer interfaces;logic testing;printed circuit testing;standards;IEEE Std. 1149.1-1990;PCB testing;boundary-scan register;printed circuit boards;standard interface;Computer interfaces;Logic circuit testing;Printed circuit testing;Standards}, doi={10.1109/IEEESTD.1990.114395}, 
month={},}

@ARTICLE{ieee11491yr2013, 
journal={IEEE Std 1149.1-2013 (Revision of IEEE Std 1149.1-2001)},
title={IEEE Standard for Test Access Port and Boundary-Scan Architecture},
author={IEEE},
year={2013}, 
pages={1-444}, 
keywords={IEEE standards;boundary scan testing;integrated circuit testing;printed circuit testing;IEEE Std 1149.1-2001 Revision;IEEE Std 1149.1-2013;IEEE standard;boundary scan architecture;boundary-scan register;component specific aspects;internal circuits test;printed circuit boards;standard interface;test access port;testability features;Boundary value problems;IEEE standards;Integrated circuits;Printed circuits;Testing;Very high speed integrated circuits;Boundary-Scan Description Language;Boundary-Scan Description Language (BSDL);IEEE 1149.1TM;Procedural Description Language (PDL);VHSIC Hardware Description Language (VHDL);boundary scan;boundary-scan architecture;boundary-scan boundary scan;boundary-scan register;circuit boards;circuitry;integrated circuit;printed circuit boards;test;test access port (TAP);very high speed integrated circuit (VHSIC)}, 
doi={10.1109/IEEESTD.2013.6515989}, 
month={May},}

@ARTICLE{ieee11494, 
journal={IEEE Std 1149.4-2010 (Revision of IEEE Std 1149.4-1999)},
title={IEEE Standard for a Mixed-Signal Test Bus}, 
author={IEEE},
year={2011}, 
pages={1-116}, 
keywords={IEEE standards;boundary scan testing;design for testability;integrated circuit testing;mixed analogue-digital integrated circuits;IEEE Std 1149.1-2001;component-specific aspects;mixed-signal circuits;mixed-signal test bus;standard BSDL;testability features;testability structure;IEEE standards;Signal processing;Testing;BSDL;IEEE 1149.4;analog test;board testing;boundary scan;design for testability;in-circuit test;mixed-signal test}, 
doi={10.1109/IEEESTD.2011.5738198}, 
month={March},}

@ARTICLE{ieee11496, 
journal={IEEE Std 1149.6-2003}, 
title={IEEE Standard for Boundary-Scan Testing of Advanced Digital Networks}, 
author={IEEE},
year={2003}, 
pages={0-132}, 
doi={10.1109/IEEESTD.2003.94249}, 
month={},}

@ARTICLE{ieee11497, 
journal={IEEE Std 1149.7-2009}, 
title={IEEE Standard for Reduced-Pin and Enhanced-Functionality Test Access Port and Boundary-Scan Architecture}, 
author={IEEE},
year={2010}, 
pages={1-985}, 
keywords={IEEE standards;boundary scan testing;integrated circuit testing;topology;IEEE 1149.1-2001;IEEE standard;boundary-scan architecture;enhanced-functionality test access port;integrated circuit;onchip test access ports;reduced-pin test access port;star scan topology;test clock rates;Boundary conditions;IEEE standards;Testing;1149.1;1149.7;1149.7-2009;2-pin;2-wire;4-pin;4-wire;APU;Advanced Protocol;Advanced Protocol Unit;BDX;BSDL;BSDL.1;BSDL.7;BYPASS;Background Data Transfer;CDX;CID;CLTAPC;CP;Capture-IR;Chip-Level TAP Controller;Class T0;Class T1;Class T2;Class T3;Class T4;Class T5;Controller ID;Controller Identification Number;Custom Data Transfer;DOT1;DOT7;DTI;DTS;DTT;Data Register;Debug Test System;EOT;EPU;EXTEST;Escape;Extended Protocol;HSDL;HSDL.7;IDCODE;Instruction Register;JScan;JScan0;JScan1;JScan2;JScan3;JTAG;MScan;MTCP;Multi-TAP Control Path;OScan;OScan0;OScan1;OScan2;OScan3;OScan4;OScan5;OScan6;OScan7;PC0;PC1;Pause-DR;Pause-IR;RSU;RTI;Reset and selection unit;Run-Test/Idle;SP;SSD;SScan;SScan0;SScan1;SScan2;SScan3;STL;Scan Packet;Scan Selection Directive;Scan Topology;Series Branch;Series Scan;Series Scan Topology;Series Topology;Series-Equivalent Scan;Shift-DR;Shift-IR;SiP;Standard Protocol;Star Scan;Star Scan Topology;Star Topology;Star-2;Star-2 Branch;Star-2 Scan;Star-4;Star-4 Branch;Star-4 Scan;Star-4 Scan Topology;System Test Logic;T0;T0 TAP.7;T1;T1 TAP.7;T2;T2 TAP.7;T3;T3 TAP.7;T4;T4 TAP.7;T4(N);T4(N) TAP.7;T4(W);T4(W) TAP.7;T5;T5 TAP.7;T5(N);T5(N) TAP.7;T5(W);T5(W) TAP.7;TAP;TAP controller;TAP controller address;TAP selection;TAP.1;TAP.7;TAPC;TCA;TCKC;TDI;TDIC;TDOC;TDOE;TLR;TMSC;TP;Test Access Port;Test-Logic-Reset;Transport Packet;Update-DR;Update-IR;ZBS;background data transport;boundary scan;compact JTAG;compliant behavior;compliant operation;control level;controller address;custom data transport;debug and test interface;debug interface;debug logic;debug test target;extended operation;nTRST;nTRST_PD;narrow Star Scan Topology;optimized scan;scan;scan DR;scan IR;scan format;scan path;scan performance;scan protocol;scan topology;series;stall;star scan;test and debug;zero bit scan}, 
doi={10.1109/IEEESTD.2010.5412866}, 
month={Feb},}

@ARTICLE{ieee114981, 
journal={IEEE Std 1149.8.1-2012}, 
title={IEEE Standard for Boundary-Scan-Based Stimulus of Interconnections to Passive and/or Active Components}, 
author={IEEE},
year={2012}, 
pages={1-95}, 
keywords={IEEE standards;boundary scan testing;integrated circuit testing;passive networks;IEEE Std 1149.1TM;IEEE Std 1149.8.1TM-2012;IEEE standard;active components;boundary-scan description language;boundary-scan-based stimulus;interconnections;noncontact signal sensing;passive components;series components;Fault diagnosis;IEEE standards;Integrated circuits;Manufacturing;BSDL;Boundary-Scan Description Language;IC;IEEE 1149.8.1;boundary scan;integrated circuit;loaded board testing;manufacturing defects}, 
doi={10.1109/IEEESTD.2012.6259815}, 
month={Aug},}

@misc{ieeep1149102016,
    author = "IEEE P1149.10",
    title  = "High Speed Test Access Port  and On-chip Distribution Architecture  Working Group",
    month  = "jul",
    year   = "2016",
    url    ={http://grouper.ieee.org/groups/1149/10/},
}

@misc {ieeep18382016,
    author = "IEEE P1838",
    title  = "IEEE 3D-Test Working Group (3DT-WG)",
    month  = "jul",
    year   = "2016",
    url    = "http://grouper.ieee.org/groups/3Dtest/"
}

@ARTICLE{ieee1500, 
journal={IEEE Std 1500-2005}, 
title={IEEE Standard Testability Method for Embedded Core-Based Integrated Circuits}, 
author={IEEE},
year={2005}, 
pages={0-117}, 
keywords={IEEE standards;embedded systems;integrated circuit design;integrated circuit testing;system-on-chip;IEEE standard testability method;SoC;core design;core test language;embedded core-based integrated circuit;hardware architecture;system on chip}, 
doi={10.1109/IEEESTD.2005.96465}, 
month={},}

@ARTICLE{ieee1687, 
journal={IEEE Std 1687-2014}, 
title={IEEE Standard for Access and Control of Instrumentation Embedded within a Semiconductor Device}, 
author={IEEE},
year={2014}, 
pages={1-283}, 
keywords={IEEE standards;instrumentation;semiconductor devices;IEEE 1149.1 test access port;IEEE Std 1687-2014;IEEE standard;TM TAP;chip pins;hardware architecture;hardware description language;instrumentation;on-chip network;protocol;semiconductor device;software language;Access networks;Embedded systems;IEEE standards;Instruments;Semiconductor devices;Testing;IEEE 1149.1(TM);IEEE 1687(TM);Instrument Connectivity Language (ICL);Joint Test Action Group (JTAG);Procedural Description Language (PDL);Tool Command Language (Tcl);access network;boundary scan;built-in self-test (BIST);debug;design for testability (DFT);embedded instruments;internal JTAG (IJTAG);on-chip instrumentation;test}, 
doi={10.1109/IEEESTD.2014.6974961}, 
month={Dec},}



%cite 61 IEEE Standard for Test Access Architecture for Three-Dimensional Stacked Integrated Circuits, IEEE P1838, Working group URL: http://grouper.ieee.org/groups/3Dtest/ 

@book{aleksejev2013fpga,
  title={FPGA-based Embedded Virtual Instrumentation},
  author={Aleksejev, Igor},
  year={2013},
  publisher={Tut Press}
}
@inproceedings{jutman2014high,
  title={High Quality System Level Test and Diagnosis},
  author={Jutman, Artur and Reorda, Matteo Sonza and Wunderlich, Hans-Joachim},
  booktitle={2014 IEEE 23rd Asian Test Symposium},
  pages={298--305},
  year={2014},
  organization={IEEE}
}


@article{ehrenberg2009combining,
  title={Combining Boundary Scan and JTAG Emulation for advanced structural test and diagnostics},
  author={Ehrenberg, Heiko and Wenzel, Thomas},
  journal={White Paper, GOEPEL electronics},
  year={2009}
}

@inproceedings{tsertov2011soc,
  title={Soc and board modeling for processor-centric board testing},
  author={Tsertov, Anton and Ubar, Raimund and Jutman, Artur and Devadze, Sergei},
  booktitle={Digital System Design (DSD), 2011 14th Euromicro Conference on},
  pages={575--582},
  year={2011},
  organization={IEEE}
}

@INPROCEEDINGS{6401571, 
    author={Aleksejev, I. and Jutman, A. and Devadze, S. and Odintsov, S. and Wenzel, T.}, 
    booktitle={Test Conference (ITC), 2012 IEEE International}, 
    title={FPGA-based synthetic instrumentation for board test}, 
    year={2012}, 
    pages={1-10}, 
    keywords={field programmable gate arrays;logic testing;printed circuits;programmable logic devices;FPGA;PCB;at-speed testing;board test;board-level test;high-speed testing;programmable logic devices;synthesizable embedded instruments;synthetic instrumentation;Field programmable gate arrays;Hardware;IP networks;Instruments;Random access memory;Testing;Vectors}, 
    doi={10.1109/TEST.2012.6401571}, 
    ISSN={1089-3539}, 
    month={Nov},
}


@article{embeddedinstrument,
    title={How to test high-speed memory with non-intrusive embedded instruments},
    author={Crouch, Al},
    year={2012},
    journal={Whitepaper,ASSET InterTech},
}


@article{frostsullivan2010,
title={Embedded Instrumentation: Its Importance and Adoption in the Test},
author={Frost & Sullivan},
year={2010},
journal={Whitepaper},
}


@INPROCEEDINGS{zeng2004, 
author={Zeng, J. and Abadir, M. and Vandling, G. and Wang, L. and Kolhatkar, A. and Abraham, J.}, 
booktitle={Test Conference, 2004. Proceedings. ITC 2004. International}, 
title={On correlating structural tests with functional tests for speed binning of high performance design}, 
year={2004}, 
pages={31-37}, 
keywords={automatic test pattern generation;high-speed integrated circuits;integrated circuit design;integrated circuit testing;microprocessor chips;MPC7455 processor;Motorola processor;PowerPC™ instruction set architecture;functional test frequency;functional testing;high performance IC;speed binning;structural patterns;structural testing;Automatic test pattern generation;Automatic testing;Clocks;Costs;Delay;Frequency;Semiconductor device testing;System testing;Timing;Velocity measurement}, 
doi={10.1109/TEST.2004.1386934}, 
month={Oct},}

@inproceedings{maxwell2000comparing,
  title={Comparing functional and structural tests},
  author={Maxwell, P. and Hartanto, I. and Bentz, L.},
  booktitle={Test Conference, 2000. Proceedings. International},
  pages={400--407},
  year={2000},
  organization={IEEE},}

@book{bardell1987built,
  title={Built-in test for VLSI: pseudorandom techniques},
  author={Bardell, Paul H and McAnney, William H and Savir, Jacob},
  year={1987},
  publisher={Wiley-Interscience}
}
@inproceedings{vo2006design,
  title={Design for board and system level structural test and diagnosis},
  author={Vo, Toai and Wang, Zhiyuan and Eaton, Ted and Ghosh, Prosenjit and Li, Huai and Lee, Young and Wang, Weili and Fang, Rong and Singletary, D and Gu, Xinli},
  booktitle={Test Conference, 2006. ITC'06. IEEE International},
  pages={1--10},
  year={2006},
  organization={IEEE}
}

@inproceedings{qian2009logic,
  title={Logic BIST architecture for system-level test and diagnosis},
  author={Qian, Jun and Wang, Xingang and Yang, Qinfu and Zhuang, Fei and Jia, Junbo and Li, Xiangfeng and Zuo, Yuan and Mekkoth, Jayanth and Liu, Jinsong and Chao, Hao-Jan and others},
  booktitle={Asian Test Symposium, 2009. ATS'09.},
  pages={21--26},
  year={2009},
  organization={IEEE}
}

@inproceedings{cook2012reuse,
  title={Reuse of Structural Volume Test Methods for In-System Testing of Automotive ASICs},
  author={Cook, Alejandro and Ull, Dominik and Elm, Melanie and Wunderlich, Hans-Joachim and Randoll, Helmut and Dohren, Stefan},
  booktitle={2012 IEEE 21st Asian Test Symposium},
  pages={214--219},
  year={2012},
  organization={IEEE}
}

@inproceedings{baranowski2013securing,
  title={Securing access to reconfigurable scan networks},
  author={Baranowski, Rafal and Kochte, Michael and Wunderlich, H-J and others},
  booktitle={Test Symposium (ATS), 2013 22nd Asian},
  pages={295--300},
  year={2013},
  organization={IEEE}
}

@inproceedings{cheng2007signature,
  title={Signature based diagnosis for logic BIST},
  author={Cheng, Wu-Tung and Sharma, Manish and Rinderknecht, Thomas and Lai, Liyang and Hill, Chris},
  booktitle={Test Conference, 2007. ITC 2007. IEEE International},
  pages={1--9},
  year={2007},
  organization={IEEE}
}

@inproceedings{wohl2002effective,
  title={Effective diagnostics through interval unloads in a BIST environment},
  author={Wohl, Peter and Waicukauski, John A and Patel, Sanjay and Maston, Greg},
  booktitle={Proceedings of the 39th annual Design Automation Conference},
  pages={249--254},
  year={2002},
  organization={ACM}
}


@article{psarakis2010microprocessor,
  title={Microprocessor software-based self-testing},
  author={Psarakis, Mihalis and Gizopoulos, Dimitris and Sanchez, Ernesto and Reorda, Matteo Sonza},
  journal={IEEE Design \& Test of Computers},
  number={3},
  pages={4--19},
  year={2010},
  publisher={IEEE}
}

@inproceedings{hatzimihail2007methodology,
  title={A methodology for detecting performance faults in microprocessors via performance monitoring hardware},
  author={Hatzimihail, Miltiadis and Psarakis, Mihalis and Gizopoulos, Dimitris and Paschalis, A},
  booktitle={Test Conference, 2007. ITC 2007. IEEE International},
  pages={1--10},
  year={2007},
  organization={IEEE}
}

@inproceedings{kaliorakis2014accelerated,
  title={Accelerated online error detection in many-core microprocessor architectures},
  author={Kaliorakis, Manolis and Psarakis, Mihalis and Foutris, Nikos and Gizopoulos, Dimitris},
  booktitle={VLSI Test Symposium (VTS), 2014 IEEE 32nd},
  pages={1--6},
  year={2014},
  organization={IEEE}
}
@inproceedings{di2013software,
  title={A software-based self test of CUDA fermi GPUs},
  author={Di Carlo, Stefano and Gambardella, Giulio and Indaco, Marco and Martella, Ippazio and Prinetto, Paolo and Rolfo, Daniele and Trotta, Pascal},
  booktitle={Test Symposium (ETS), 2013 18th IEEE European},
  pages={1--6},
  year={2013},
  organization={IEEE}
}
@article{corno2004automatic,
  title={Automatic test program generation: a case study},
  author={Corno, Fulvio and S{\'a}nchez, Ernesto and Reorda, Matteo Sonza and Squillero, Giovanni},
  journal={Design \& Test of Computers, IEEE},
  volume={21},
  number={2},
  pages={102--109},
  year={2004},
  publisher={IEEE}
}

@inproceedings{riefert2014effective,
  title={An effective approach to automatic functional processor test generation for small-delay faults},
  author={Riefert, Andreas and Ciganda, Lyl and Sauer, Matthias and Bernardi, Paolo and Reorda, M Sonza and Becker, Bernd},
  booktitle={Design, Automation and Test in Europe Conference and Exhibition (DATE), 2014},
  pages={1--6},
  year={2014},
  organization={IEEE}
}
@article{grosso2012software,
  title={Software-based testing for system peripherals},
  author={Grosso, Michelangelo and Holguin, WJ Perez and S{\'a}nchez, Ernesto and Reorda, M Sonza and Tonda, A and Medina, J Velasco},
  journal={Journal of Electronic Testing},
  volume={28},
  number={2},
  pages={189--200},
  year={2012},
  publisher={Springer}
}
@inproceedings{van2010memory,
  title={Memory testing with a RISC microcontroller},
  author={van de Goor, Ad and Gaydadjiev, Georgi and Hamdioui, Said},
  booktitle={Proceedings of the Conference on Design, Automation and Test in Europe},
  pages={214--219},
  year={2010},
  organization={European Design and Automation Association}
}

@article{di2011software,
  title={Software-based self-test of set-associative cache memories},
  author={Di Carlo, Stefano and Prinetto, Paolo and Savino, Alessandro},
  journal={Computers, IEEE Transactions on},
  volume={60},
  number={7},
  pages={1030--1044},
  year={2011},
  publisher={IEEE}
}

@inproceedings{riga2012functional,
  title={On the functional test of L2 caches},
  author={Riga, Michele and S{\'a}nchez, Ernesto and Reorda, M Sonza},
  booktitle={On-Line Testing Symposium (IOLTS), 2012 IEEE 18th International},
  pages={84--90},
  year={2012},
  organization={IEEE}
}

@inproceedings{dalirsani2014structural,
  title={Structural Software-Based Self-Test of Network-on-Chip},
  author={Dalirsani, Atefe and Imhof, Michael E and Wunderlich, Hans-Joachim},
  booktitle={2014 IEEE 32nd VLSI Test Symposium (VTS)},
  pages={1--6},
  year={2014},
  organization={IEEE}
}

@inproceedings{zhou2006software,
  title={Software-based self-test of processors under power constraints},
  author={Zhou, Jun and Wunderlich, Hans-Joachim},
  booktitle={Proceedings of the conference on Design, automation and test in Europe: Proceedings},
  pages={430--435},
  year={2006},
  organization={European Design and Automation Association}
}

@article{bernardi2008effective,
  title={An effective technique for the automatic generation of diagnosis-oriented programs for processor cores},
  author={Bernardi, Paolo and S{\'a}nchez, Edgar Ernesto S{\'a}nchez and Schillaci, Massimiliano and Squillero, Giovanni and Reorda, Matteo Sonza},
  journal={Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on},
  volume={27},
  number={3},
  pages={570--574},
  year={2008},
  publisher={IEEE}
}
@article{bernardi2010exploiting,
  title={Exploiting an infrastructure-intellectual property for systems-on-chip test, diagnosis and silicon debug},
  author={Bernardi, Paolo and Grosso, Michelangelo and Rebaudengo, Maurizio and Reorda, M Sonza},
  journal={Computers \& Digital Techniques, IET},
  volume={4},
  number={2},
  pages={104--113},
  year={2010},
  publisher={IET}
}
@inproceedings{reimann2014advanced,
  title={Advanced diagnosis: SBST and BIST integration in automotive E/E architectures},
  author={Reimann, Felix and Gla{\ss}, Michael and Cook, Alan and Rodríguez Gómez, Laura and Teich, Jurgen and Ull, Dominik and Wunderlich, H-J and Abelein, Ulrich and Engelke, Piet},
  booktitle={Design Automation Conference (DAC), 2014 51st ACM/EDAC/IEEE},
  pages={1--6},
  year={2014},
  organization={IEEE}
}
@incollection{sabena2012automatic,
  title={On the Automatic Generation of Software-Based Self-Test Programs for Functional Test and Diagnosis of VLIW Processors},
  author={Sabena, Davide and Sterpone, Luca and Reorda, Matteo Sonza},
  booktitle={VLSI-SoC: From Algorithms to Circuits and System-on-Chip Design},
  pages={162--180},
  year={2012},
  publisher={Springer}
}

@article{apostolakis2009test,
  title={Test program generation for communication peripherals in processor-based SoC devices},
  author={Apostolakis, Andreas and Gizopoulos, Dimitris and Psarakis, Mihalis and Ravotto, Danilo and Reorda, Matteo Sonza},
  journal={IEEE Design \& Test of Computers},
  number={2},
  pages={52--63},
  year={2009},
  publisher={IEEE}
}

@article{thatte1980test,
  title={Test generation for microprocessors},
  author={Thatte, Satish M and Abraham, Jacob A},
  journal={Computers, IEEE Transactions on},
  volume={100},
  number={6},
  pages={429--441},
  year={1980},
  publisher={IEEE}
}
@inproceedings{crouch2007ijtag,
  title={IJTAG: The path to organized instrument connectivity},
  author={Crouch, Alfred L},
  booktitle={Test Conference, 2007. ITC 2007. IEEE International},
  pages={1--10},
  year={2007},
  organization={IEEE}
}

@book{bourque2014guide,
  title={Guide to the software engineering body of knowledge (SWEBOK (R)): Version 3.0},
  author={Bourque, Pierre and Fairley, Richard E and others},
  year={2014},
  publisher={IEEE Computer Society Press}
}

@misc {jacobbeningo2013,
    author = "Jacob Beningo",
    title  = "Bootloader Design for Microcontrollers in Embedded Systems",
    month  = "mar",
    year   = "2013",
    url    = "http://beningo.com/122-bootloader-design-for-microcontrollers-in-embedded-systems/"
}

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
@book{adams1995hitchhiker,
  title={The Hitchhiker's Guide to the Galaxy},
  author={Adams, D.},
  isbn={9781417642595},
  url={http://books.google.com/books?id=W-xMPgAACAAJ},
  year={1995},
  publisher={San Val}
}


@article{da2014internet,
  title={Internet of Things in industries: A survey},
  author={Da Xu, Li and He, Wu and Li, Shancang},
  journal={Industrial Informatics, IEEE Transactions on},
  volume={10},
  number={4},
  pages={2233--2243},
  year={2014},
  publisher={IEEE}
}

@inproceedings{gangaram2006functional,
  title={Functional Test Selection for High Volume Manufacturing},
  author={Gangaram, Vijay and Bhan, Deepa and Caldwell, James K},
  booktitle={Microprocessor Test and Verification, 2006. MTV'06. Seventh International Workshop on},
  pages={15--19},
  year={2006},
  organization={IEEE}
}

@book{gamma1994design,
  title={Design patterns: elements of reusable object-oriented software},
  author={Gamma, Erich and Helm, Richard and Johnson, Ralph and Vlissides, John},
  year={1994},
  publisher={Pearson Education}
}

@inproceedings{chen2003scalable,
  title={A scalable software-based self-test methodology for programmable processors},
  author={Chen, Li and Ravi, Srivaths and Raghunathan, Anand and Dey, Sujit},
  booktitle={Proceedings of the 40th annual Design Automation Conference},
  pages={548--553},
  year={2003},
  organization={ACM}
}

@article{chen2001software,
  title={Software-based self-testing methodology for processor cores},
  author={Chen, Li and Dey, Sujit},
  journal={Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on},
  volume={20},
  number={3},
  pages={369--380},
  year={2001},
  publisher={IEEE}
}

@article{krstic2002embedded,
  title={Embedded software-based self-test for programmable core-based designs},
  author={Krstic, Angela and Lai, Wei-Cheng and Cheng, Kwang-Ting and Chen, Li and Dey, Sujit},
  journal={IEEE Design \& Test of Computers},
  number={4},
  pages={18--27},
  year={2002},
  publisher={IEEE}
}

@inproceedings{parvathala2002frits,
  title={FRITS-a microprocessor functional BIST method},
  author={Parvathala, Praveen and Maneparambil, Kailas and Lindsay, William},
  booktitle={Test Conference, 2002. Proceedings. International},
  pages={590--598},
  year={2002},
  organization={IEEE}
}

@incollection{kranitis2007software,
  title={Software-based self-testing of embedded processors},
  author={Kranitis, Nektarios and Paschalis, Antonis and Gizopoulos, Dimitris and Xenoulis, George},
  booktitle={Processor Design},
  pages={447--481},
  year={2007},
  publisher={Springer}
}

@inproceedings{fang2009rt,
  title={RT-level deviation-based grading of functional test sequences},
  author={Fang, Hongxia and Chakrabarty, Krishnendu and Jas, Abhijit and Patil, Srinivas and Tirumurti, Chandra},
  booktitle={VLSI Test Symposium, 2009. VTS'09. 27th IEEE},
  pages={264--269},
  year={2009},
  organization={IEEE}
}

@inproceedings{kerry2009applying,
  title={Applying software engineering practices to produce reliable, high-quality and accurate automated test systems},
  author={Kerry, Elijah and Delgado, Santiago},
  booktitle={AUTOTESTCON, 2009 IEEE},
  pages={69--71},
  year={2009},
  organization={IEEE}
}

@article{benetazzo2005networking,
  title={Networking automatic test equipment environments},
  author={Benetazzo, Luigino and Bertocco, Matteo and Narduzzi, Claudio},
  journal={Instrumentation \& Measurement Magazine, IEEE},
  volume={8},
  number={1},
  pages={16--21},
  year={2005},
  publisher={IEEE}
}

@inproceedings{borba1995printed,
  title={A printed circuit board automated inspection system},
  author={Borba, Joao Francisco and Facon, Jacques},
  booktitle={Circuits and Systems, 1995., Proceedings., Proceedings of the 38th Midwest Symposium on},
  volume={1},
  pages={69--72},
  year={1995},
  organization={IEEE}
}

@inproceedings{zorian1998testing,
  title={Testing embedded-core based system chips},
  author={Zorian, Yervant and Marinissen, Erik Jan and Dey, Sujit},
  booktitle={Test Conference, 1998. Proceedings., International},
  pages={130--143},
  year={1998},
  organization={IEEE}
}

@article{nebut2006automatic,
  title={Automatic test generation: A use case driven approach},
  author={Nebut, Clementine and Fleurey, Franck and Le Traon, Yves and Jezequel, Jean-Marc},
  journal={Software Engineering, IEEE Transactions on},
  volume={32},
  number={3},
  pages={140--155},
  year={2006},
  publisher={IEEE}
}

@article{preparata1967connection,
  title={On the connection assignment problem of diagnosable systems},
  author={Preparata, Franco P and Metze, Gernot and Chien, Robert T},
  journal={Electronic Computers, IEEE Transactions on},
  number={6},
  pages={848--854},
  year={1967},
  publisher={IEEE}
}

@inproceedings{wang2009design,
  title={Design of electronic cabin VXI automatic testing system},
  author={Wang-chun, Zhu and Hai-ying, Gao},
  booktitle={Genetic and Evolutionary Computing, 2009. WGEC'09. 3rd International Conference on},
  pages={264--267},
  year={2009},
  organization={IEEE}
}

@article{rajski2004embedded,
  title={Embedded deterministic test},
  author={Rajski, Janusz and Tyszer, Jerzy and Kassab, Mark and Mukherjee, Nilanjan},
  journal={Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on},
  volume={23},
  number={5},
  pages={776--792},
  year={2004},
  publisher={IEEE}
}

@article{mccluskey1985built,
  title={Built-in self-test techniques},
  author={McCluskey, Edward J},
  journal={Design \& Test of Computers, IEEE},
  volume={2},
  number={2},
  pages={21--28},
  year={1985},
  publisher={IEEE}
}

@inproceedings{lin2014learning,
  title={Learning from Production Test Data: Correlation Exploration and Feature Engineering},
  author={Lin, Fan and Hsu, Chun-Kai and Cheng, Kwang-Ting},
  booktitle={Test Symposium (ATS), 2014 IEEE 23rd Asian},
  pages={236--241},
  year={2014},
  organization={IEEE}
}

@inproceedings{chen2014perspectives,
  title={Perspectives on Test Data Mining from Industrial Experience},
  author={Chen, He Henry},
  booktitle={Test Symposium (ATS), 2014 IEEE 23rd Asian},
  pages={242--247},
  year={2014},
  organization={IEEE}
}

@inproceedings{hsu2013test,
  title={Test data analytics—Exploring spatial and test-item correlations in production test data},
  author={Hsu, Chun-Kai and Lin, Fan and Cheng, Kwang-Ting and Zhang, Wangyang and Li, Xin and Carulli, John M and Butler, Kenneth M},
  booktitle={Test Conference (ITC), 2013 IEEE International},
  pages={1--10},
  year={2013},
  organization={IEEE}
}

@inproceedings{jarwala1989new,
  title={A new framework for analyzing test generation and diagnosis algorithms for wiring interconnects},
  author={Jarwala, Najmi and Yau, Chi W},
  booktitle={Test Conference, 1989. Proceedings. Meeting the Tests of Time., International},
  pages={63--70},
  year={1989},
  organization={IEEE}
}

@inproceedings{hassan1988testing,
  title={Testing and diagnosis of interconnects using boundary scan architecture},
  author={Hassan, Abu and Rajski, Janusz and Agarwal, Vinod K},
  booktitle={Test Conference, 1988. Proceedings. New Frontiers in Testing, International},
  pages={126--137},
  year={1988},
  organization={IEEE}
}

