
<!DOCTYPE html>
<html>
<head>
    <title>Verification Engineer</title>
    <link rel="stylesheet" href="styles.css">
</head>
<body>
    <div class="container">
        <header>
            <h1>Nytec Inc is looking for Verification Engineer!</h1>
            <h2>Contract W2, 12 months | Mountain View, CA</h2>
            <h2>System Verilog</h2>
        </header>
        <main>
            <p id="jobDescription"><br>Additional Information:<br>Job Title: Contractor Verification Engineer, APLGeneral Description Vision:Perform pre-silicon validation of GPU unit(s).<br>Responsibilities:• Include:• Learn the architecture and micro-architecture by studying specifications and direct interaction with architects and logic designers<br>• • Review unit level test plans; modify if necessary<br>• • Write the tests outlined by test plan<br>• Enhance testbench if necessary, e<br>• g<br>• add coverage assertions<br>• • Debug test failures, fix test or testbench if necessary<br>• Report RTL failures to RTL designers<br>• Confirm bug is fixed<br>• • Enhance test benches and tests to achieve coverage goals<br>• • Support debug of unit in upper levels of design hierarchy<br>• Experience Requirements:• Has used modern verification methodologies such UVM/VMM/OVM<br>• UVM is preferred<br>• • Experience verifying and debugging RTL , preferably in context of CPU, GPU, video, display or signal processing system<br>• • Understanding of micro-architecture and logic design fundamentals, e<br>• g<br>• finite state machines, arithmetic data path pipelines<br>• • Composed functional coverage assertions, preferably using system Verilog<br>• The qualified candidate will possess the following:• BSEE or higher degree<br>• • At least 2 years of industry experience in a design verification role<br>• • Proficient in System Verilog<br>• C++, Python/Perl skills are also desirable<br>• • Good verbal and written communication skills<br>Qualifications:• </p>
        </main>
    </div>
    <script src="script.js"></script>
</body>
</html>
    