Analysis & Synthesis report for SM
Tue Jun 14 18:21:37 2016
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Failed - Tue Jun 14 18:21:37 2016           ;
; Quartus II 64-Bit Version   ; 15.0.0 Build 145 04/22/2015 SJ Full Version ;
; Revision Name               ; SM                                          ;
; Top-level Entity Name       ; SM                                          ;
; Family                      ; Cyclone V                                   ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                   ;
; Total registers             ; N/A until Partition Merge                   ;
; Total pins                  ; N/A until Partition Merge                   ;
; Total virtual pins          ; N/A until Partition Merge                   ;
; Total block memory bits     ; N/A until Partition Merge                   ;
; Total PLLs                  ; N/A until Partition Merge                   ;
; Total DLLs                  ; N/A until Partition Merge                   ;
+-----------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; SM                 ; SM                 ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Restructure Multiplexers                                                        ; Off                ; Auto               ;
; Optimization Technique                                                          ; Speed              ; Balanced           ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Full Version
    Info: Processing started: Tue Jun 14 18:21:24 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SM -c SM
Info (16303): Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 2 design units, including 1 entities, in source file id/regwrcontr.vhd
    Info (12022): Found design unit 1: RegWrContr-rtl
    Info (12023): Found entity 1: RegWrContr
Info (12021): Found 2 design units, including 1 entities, in source file mem/sharedmemblock.vhd
    Info (12022): Found design unit 1: SharedMemBlock-rtl
    Info (12023): Found entity 1: SharedMemBlock
Warning (12019): Can't analyze file -- file ../../../altera/15.0/quartus/dspba/Libraries/vhdl/base/dspba_library_package.vhd is missing
Warning (12019): Can't analyze file -- file ../../../altera/15.0/quartus/dspba/Libraries/vhdl/base/dspba_library.vhd is missing
Info (12021): Found 2 design units, including 1 entities, in source file id/dispatcher/vectorshifter.vhd
    Info (12022): Found design unit 1: VectorShifter-Behavioral
    Info (12023): Found entity 1: VectorShifter
Info (12021): Found 2 design units, including 1 entities, in source file id/dispatcher/opdecoder.vhd
    Info (12022): Found design unit 1: OpDecoder-rtl
    Info (12023): Found entity 1: OpDecoder
Info (12021): Found 2 design units, including 1 entities, in source file id/dispatcher/dispatcher.vhd
    Info (12022): Found design unit 1: Dispatcher-rtl
    Info (12023): Found entity 1: Dispatcher
Info (12021): Found 2 design units, including 1 entities, in source file id/issue/updatevect.vhd
    Info (12022): Found design unit 1: UpdateVect-rtl
    Info (12023): Found entity 1: UpdateVect
Info (12021): Found 2 design units, including 1 entities, in source file id/issue/structhazardcheck.vhd
    Info (12022): Found design unit 1: StructHazardCheck-rtl
    Info (12023): Found entity 1: StructHazardCheck
Info (12021): Found 2 design units, including 1 entities, in source file id/issue/issue.vhd
    Info (12022): Found design unit 1: Issue-rtl
    Info (12023): Found entity 1: Issue
Info (12021): Found 2 design units, including 1 entities, in source file id/issue/indexselector.vhd
    Info (12022): Found design unit 1: IndexSelector-rtl
    Info (12023): Found entity 1: IndexSelector
Info (12021): Found 2 design units, including 1 entities, in source file id/issue/counter.vhd
    Info (12022): Found design unit 1: counter-rtl
    Info (12023): Found entity 1: counter
Info (12021): Found 2 design units, including 1 entities, in source file id/registermap/registermap.vhd
    Info (12022): Found design unit 1: RegisterMap-rtl
    Info (12023): Found entity 1: RegisterMap
Info (12021): Found 2 design units, including 1 entities, in source file id/registermap/registermanager.vhd
    Info (12022): Found design unit 1: RegisterManager-rtl
    Info (12023): Found entity 1: RegisterManager
Info (12021): Found 2 design units, including 1 entities, in source file id/registermap/registerbank.vhd
    Info (12022): Found design unit 1: RegisterBank-behave
    Info (12023): Found entity 1: RegisterBank
Info (12021): Found 2 design units, including 1 entities, in source file id/id.vhd
    Info (12022): Found design unit 1: ID-rtl
    Info (12023): Found entity 1: ID
Info (12021): Found 2 design units, including 1 entities, in source file id/decoderregmap.vhd
    Info (12022): Found design unit 1: DecoderRegMap-rtl
    Info (12023): Found entity 1: DecoderRegMap
Info (12021): Found 2 design units, including 1 entities, in source file fpcore/registro_n_bit.vhd
    Info (12022): Found design unit 1: registro_n_bit-Behavioral
    Info (12023): Found entity 1: registro_n_bit
Info (12021): Found 2 design units, including 1 entities, in source file fpcore/mux_2to1.vhd
    Info (12022): Found design unit 1: mux_2to1-behavioral
    Info (12023): Found entity 1: mux_2to1
Info (12021): Found 2 design units, including 0 entities, in source file logpack.vhd
    Info (12022): Found design unit 1: logpack
    Info (12022): Found design unit 2: logpack-body
Error (10500): VHDL syntax error at fpupack.vhd(249) near text ":";  expecting ";" File: C:/Users/Mirko/Dropbox/Tirocinio/Architettura SM VHDL/SM_v0.35/fpupack.vhd Line: 249
Error (10523): Ignored construct fpupack at fpupack.vhd(11) due to previous errors File: C:/Users/Mirko/Dropbox/Tirocinio/Architettura SM VHDL/SM_v0.35/fpupack.vhd Line: 11
Info (12021): Found 0 design units, including 0 entities, in source file fpupack.vhd
Info (12021): Found 2 design units, including 0 entities, in source file fpcore/rint_dut_safe_path.vhd
    Info (12022): Found design unit 1: rint_dut_safe_path
    Info (12022): Found design unit 2: rint_dut_safe_path-body
Info (12021): Found 2 design units, including 1 entities, in source file fpcore/rint_dut_prim.vhd
    Info (12022): Found design unit 1: rint_dut_prim-normal
    Info (12023): Found entity 1: rint_dut_prim
Info (12021): Found 2 design units, including 1 entities, in source file fpcore/rint_dut.vhd
    Info (12022): Found design unit 1: rint_dut-normal
    Info (12023): Found entity 1: rint_dut
Warning (12090): Entity "mux" obtained from "FPCore/mux.vhd" instead of from Quartus II megafunction library
Info (12021): Found 2 design units, including 1 entities, in source file fpcore/mux.vhd
    Info (12022): Found design unit 1: mux-behavioral
    Info (12023): Found entity 1: mux
Info (12021): Found 2 design units, including 0 entities, in source file fpcore/fract_dut_safe_path.vhd
    Info (12022): Found design unit 1: fract_dut_safe_path
    Info (12022): Found design unit 2: fract_dut_safe_path-body
Info (12021): Found 2 design units, including 1 entities, in source file fpcore/fract_dut_prim.vhd
    Info (12022): Found design unit 1: fract_dut_prim-normal
    Info (12023): Found entity 1: fract_dut_prim
Info (12021): Found 2 design units, including 1 entities, in source file fpcore/fract_dut.vhd
    Info (12022): Found design unit 1: fract_dut-normal
    Info (12023): Found entity 1: fract_dut
Info (12021): Found 2 design units, including 1 entities, in source file fpcore/fpcore.vhd
    Info (12022): Found design unit 1: FPCore-rtl
    Info (12023): Found entity 1: FPCore
Info (12021): Found 2 design units, including 1 entities, in source file fpcore/fp_neg.vhd
    Info (12022): Found design unit 1: fp_neg-rtl
    Info (12023): Found entity 1: fp_neg
Info (12021): Found 4 design units, including 2 entities, in source file fpcore/fp_mult.vhd
    Info (12022): Found design unit 1: fp_mult_altfp_mult_5dr-RTL
    Info (12022): Found design unit 2: fp_mult-RTL
    Info (12023): Found entity 1: fp_mult_altfp_mult_5dr
    Info (12023): Found entity 2: fp_mult
Info (12021): Found 2 design units, including 0 entities, in source file fpcore/fp_min_dut_safe_path.vhd
    Info (12022): Found design unit 1: fp_min_dut_safe_path
    Info (12022): Found design unit 2: fp_min_dut_safe_path-body
Info (12021): Found 2 design units, including 1 entities, in source file fpcore/fp_min_dut_prim.vhd
    Info (12022): Found design unit 1: fp_min_dut_prim-normal
    Info (12023): Found entity 1: fp_min_dut_prim
Info (12021): Found 2 design units, including 1 entities, in source file fpcore/fp_min_dut.vhd
    Info (12022): Found design unit 1: fp_min_dut-normal
    Info (12023): Found entity 1: fp_min_dut
Info (12021): Found 2 design units, including 0 entities, in source file fpcore/fp_max_dut_safe_path.vhd
    Info (12022): Found design unit 1: fp_max_dut_safe_path
    Info (12022): Found design unit 2: fp_max_dut_safe_path-body
Info (12021): Found 2 design units, including 1 entities, in source file fpcore/fp_max_dut_prim.vhd
    Info (12022): Found design unit 1: fp_max_dut_prim-normal
    Info (12023): Found entity 1: fp_max_dut_prim
Info (12021): Found 2 design units, including 1 entities, in source file fpcore/fp_max_dut.vhd
    Info (12022): Found design unit 1: fp_max_dut-normal
    Info (12023): Found entity 1: fp_max_dut
Info (12021): Found 6 design units, including 3 entities, in source file fpcore/fp_div.vhd
    Info (12022): Found design unit 1: fp_div_altfp_div_pst_74j-RTL
    Info (12022): Found design unit 2: fp_div_altfp_div_ulm-RTL
    Info (12022): Found design unit 3: fp_div-RTL
    Info (12023): Found entity 1: fp_div_altfp_div_pst_74j
    Info (12023): Found entity 2: fp_div_altfp_div_ulm
    Info (12023): Found entity 3: fp_div
Info (12021): Found 44 design units, including 22 entities, in source file fpcore/fp_add.vhd
    Info (12022): Found design unit 1: fp_add_altbarrel_shift_ltd-RTL
    Info (12022): Found design unit 2: fp_add_altbarrel_shift_r0g-RTL
    Info (12022): Found design unit 3: fp_add_altpriority_encoder_3e8-RTL
    Info (12022): Found design unit 4: fp_add_altpriority_encoder_6e8-RTL
    Info (12022): Found design unit 5: fp_add_altpriority_encoder_be8-RTL
    Info (12022): Found design unit 6: fp_add_altpriority_encoder_3v7-RTL
    Info (12022): Found design unit 7: fp_add_altpriority_encoder_6v7-RTL
    Info (12022): Found design unit 8: fp_add_altpriority_encoder_bv7-RTL
    Info (12022): Found design unit 9: fp_add_altpriority_encoder_uv8-RTL
    Info (12022): Found design unit 10: fp_add_altpriority_encoder_ue9-RTL
    Info (12022): Found design unit 11: fp_add_altpriority_encoder_ou8-RTL
    Info (12022): Found design unit 12: fp_add_altpriority_encoder_nh8-RTL
    Info (12022): Found design unit 13: fp_add_altpriority_encoder_qh8-RTL
    Info (12022): Found design unit 14: fp_add_altpriority_encoder_vh8-RTL
    Info (12022): Found design unit 15: fp_add_altpriority_encoder_ii9-RTL
    Info (12022): Found design unit 16: fp_add_altpriority_encoder_n28-RTL
    Info (12022): Found design unit 17: fp_add_altpriority_encoder_q28-RTL
    Info (12022): Found design unit 18: fp_add_altpriority_encoder_v28-RTL
    Info (12022): Found design unit 19: fp_add_altpriority_encoder_i39-RTL
    Info (12022): Found design unit 20: fp_add_altpriority_encoder_cna-RTL
    Info (12022): Found design unit 21: fp_add_altfp_add_sub_onm-RTL
    Info (12022): Found design unit 22: fp_add-RTL
    Info (12023): Found entity 1: fp_add_altbarrel_shift_ltd
    Info (12023): Found entity 2: fp_add_altbarrel_shift_r0g
    Info (12023): Found entity 3: fp_add_altpriority_encoder_3e8
    Info (12023): Found entity 4: fp_add_altpriority_encoder_6e8
    Info (12023): Found entity 5: fp_add_altpriority_encoder_be8
    Info (12023): Found entity 6: fp_add_altpriority_encoder_3v7
    Info (12023): Found entity 7: fp_add_altpriority_encoder_6v7
    Info (12023): Found entity 8: fp_add_altpriority_encoder_bv7
    Info (12023): Found entity 9: fp_add_altpriority_encoder_uv8
    Info (12023): Found entity 10: fp_add_altpriority_encoder_ue9
    Info (12023): Found entity 11: fp_add_altpriority_encoder_ou8
    Info (12023): Found entity 12: fp_add_altpriority_encoder_nh8
    Info (12023): Found entity 13: fp_add_altpriority_encoder_qh8
    Info (12023): Found entity 14: fp_add_altpriority_encoder_vh8
    Info (12023): Found entity 15: fp_add_altpriority_encoder_ii9
    Info (12023): Found entity 16: fp_add_altpriority_encoder_n28
    Info (12023): Found entity 17: fp_add_altpriority_encoder_q28
    Info (12023): Found entity 18: fp_add_altpriority_encoder_v28
    Info (12023): Found entity 19: fp_add_altpriority_encoder_i39
    Info (12023): Found entity 20: fp_add_altpriority_encoder_cna
    Info (12023): Found entity 21: fp_add_altfp_add_sub_onm
    Info (12023): Found entity 22: fp_add
Info (12021): Found 4 design units, including 2 entities, in source file fpcore/fp_abs.vhd
    Info (12022): Found design unit 1: fp_abs_altfp_abs_fp9-RTL
    Info (12022): Found design unit 2: fp_abs-RTL
    Info (12023): Found entity 1: fp_abs_altfp_abs_fp9
    Info (12023): Found entity 2: fp_abs
Info (12021): Found 2 design units, including 1 entities, in source file fpcore/floatcomponent_rint_dut_prim_rintblock_typesfloat_23_8_typesfloat_23_8_310cu3u78a0z26123642i229755y.vhd
    Info (12022): Found design unit 1: floatComponent_rint_dut_prim_rintBlock_typeSFloat_23_8_typeSFloat_23_8_310cu3u78A0Zs0i226123642i229755y-normal
    Info (12023): Found entity 1: floatComponent_rint_dut_prim_rintBlock_typeSFloat_23_8_typeSFloat_23_8_310cu3u78A0Zs0i226123642i229755y
Info (12021): Found 2 design units, including 1 entities, in source file fpcore/floatcomponent_fract_dut_prim_fracblock_typesfloat_23_8_typesfloat_23_8_310cu4uda0z26123642i229755y.vhd
    Info (12022): Found design unit 1: floatComponent_fract_dut_prim_fracBlock_typeSFloat_23_8_typeSFloat_23_8_310cu4udA0Zs0i226123642i229755y-normal
    Info (12023): Found entity 1: floatComponent_fract_dut_prim_fracBlock_typeSFloat_23_8_typeSFloat_23_8_310cu4udA0Zs0i226123642i229755y
Info (12021): Found 2 design units, including 1 entities, in source file fpcore/floatcomponent_fp_min_dut_prim_minblock_typesfloat_23_8_typesfloat_23_8_typesfloa0z6154ge2a150m4e5u.vhd
    Info (12022): Found design unit 1: floatComponent_fp_min_dut_prim_minBlock_typeSFloat_23_8_typeSFloat_23_8_typeSFloA0Z4ge26154ge2a150m4e5u-normal
    Info (12023): Found entity 1: floatComponent_fp_min_dut_prim_minBlock_typeSFloat_23_8_typeSFloat_23_8_typeSFloA0Z4ge26154ge2a150m4e5u
Info (12021): Found 2 design units, including 1 entities, in source file fpcore/floatcomponent_fp_max_dut_prim_maxblock_typesfloat_23_8_typesfloat_23_8_typesfloa0z6154ge2a150m4e5u.vhd
    Info (12022): Found design unit 1: floatComponent_fp_max_dut_prim_maxBlock_typeSFloat_23_8_typeSFloat_23_8_typeSFloA0Z4ge26154ge2a150m4e5u-normal
    Info (12023): Found entity 1: floatComponent_fp_max_dut_prim_maxBlock_typeSFloat_23_8_typeSFloat_23_8_typeSFloA0Z4ge26154ge2a150m4e5u
Info (12021): Found 2 design units, including 1 entities, in source file fpcore/floatcomponent_ceilfloor_dut_prim_floorblock_typesfloat_23_8_typesfloat_23_8_310a0z26123642i229755y.vhd
    Info (12022): Found design unit 1: floatComponent_ceilfloor_dut_prim_floorBlock_typeSFloat_23_8_typeSFloat_23_8_310A0Zs0i226123642i229755y-normal
    Info (12023): Found entity 1: floatComponent_ceilfloor_dut_prim_floorBlock_typeSFloat_23_8_typeSFloat_23_8_310A0Zs0i226123642i229755y
Info (12021): Found 2 design units, including 1 entities, in source file fpcore/floatcomponent_ceilfloor_dut_prim_ceilblock_typesfloat_23_8_typesfloat_23_8_310ca0z26123642i229755y.vhd
    Info (12022): Found design unit 1: floatComponent_ceilfloor_dut_prim_ceilBlock_typeSFloat_23_8_typeSFloat_23_8_310cA0Zs0i226123642i229755y-normal
    Info (12023): Found entity 1: floatComponent_ceilfloor_dut_prim_ceilBlock_typeSFloat_23_8_typeSFloat_23_8_310cA0Zs0i226123642i229755y
Info (12021): Found 2 design units, including 1 entities, in source file fpcore/fifoshifter.vhd
    Info (12022): Found design unit 1: FifoShifter-rtl
    Info (12023): Found entity 1: FifoShifter
Info (12021): Found 2 design units, including 0 entities, in source file fpcore/ceilfloor_dut_safe_path.vhd
    Info (12022): Found design unit 1: ceilfloor_dut_safe_path
    Info (12022): Found design unit 2: ceilfloor_dut_safe_path-body
Info (12021): Found 2 design units, including 1 entities, in source file fpcore/ceilfloor_dut_prim.vhd
    Info (12022): Found design unit 1: ceilfloor_dut_prim-normal
    Info (12023): Found entity 1: ceilfloor_dut_prim
Info (12021): Found 2 design units, including 1 entities, in source file fpcore/ceilfloor_dut.vhd
    Info (12022): Found design unit 1: ceilfloor_dut-normal
    Info (12023): Found entity 1: ceilfloor_dut
Info (12021): Found 2 design units, including 1 entities, in source file sm.vhd
    Info (12022): Found design unit 1: SM-rtl
    Info (12023): Found entity 1: SM
Info (12021): Found 2 design units, including 1 entities, in source file tb.vhd
    Info (12022): Found design unit 1: tbc-behavior
    Info (12023): Found entity 1: tbc
Info (12021): Found 2 design units, including 1 entities, in source file mem/loadstoreunit.vhd
    Info (12022): Found design unit 1: LoadStoreUnit-rtl
    Info (12023): Found entity 1: LoadStoreUnit
Warning (12019): Can't analyze file -- file RegWrContr.vhd is missing
Info (12021): Found 2 design units, including 1 entities, in source file id/dispatcher/vectorshifterreg.vhd
    Info (12022): Found design unit 1: VectorShifterReg-Behavioral
    Info (12023): Found entity 1: VectorShifterReg
Info (12021): Found 2 design units, including 0 entities, in source file userpack.vhd
    Info (12022): Found design unit 1: userpack
    Info (12022): Found design unit 2: userpack-body
Error (10500): VHDL syntax error at InstructionFetch.vhd(117) near text "!";  expecting "then" File: C:/Users/Mirko/Dropbox/Tirocinio/Architettura SM VHDL/SM_v0.35/IF/InstructionFetch.vhd Line: 117
Error (10500): VHDL syntax error at InstructionFetch.vhd(119) near text "'";  expecting "(", or an identifier, or  unary operator File: C:/Users/Mirko/Dropbox/Tirocinio/Architettura SM VHDL/SM_v0.35/IF/InstructionFetch.vhd Line: 119
Error (10500): VHDL syntax error at InstructionFetch.vhd(121) near text "if";  expecting "process" File: C:/Users/Mirko/Dropbox/Tirocinio/Architettura SM VHDL/SM_v0.35/IF/InstructionFetch.vhd Line: 121
Error (10522): VHDL Syntax error at InstructionFetch.vhd(126): experienced unexpected end-of-file  File: C:/Users/Mirko/Dropbox/Tirocinio/Architettura SM VHDL/SM_v0.35/IF/InstructionFetch.vhd Line: 126
Info (12021): Found 0 design units, including 0 entities, in source file if/instructionfetch.vhd
Info (12021): Found 2 design units, including 1 entities, in source file if/simple_dual_port_ram_single_clock.vhd
    Info (12022): Found design unit 1: simple_dual_port_ram_single_clock-rtl
    Info (12023): Found entity 1: simple_dual_port_ram_single_clock
Error: Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 6 errors, 4 warnings
    Error: Peak virtual memory: 761 megabytes
    Error: Processing ended: Tue Jun 14 18:21:38 2016
    Error: Elapsed time: 00:00:14
    Error: Total CPU time (on all processors): 00:00:22


