Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Tue Oct  3 11:46:29 2017
| Host         : DESKTOP-65L7E3F running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file stopwatch_control_sets_placed.rpt
| Design       : stopwatch
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     8 |
| Unused register locations in slices containing registers |    37 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              22 |            6 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              63 |           18 |
| Yes          | No                    | No                     |              54 |           16 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------+------------------------+------------------------------+------------------+----------------+
|   Clock Signal   |      Enable Signal     |       Set/Reset Signal       | Slice Load Count | Bel Load Count |
+------------------+------------------------+------------------------------+------------------+----------------+
|  clock_IBUF_BUFG | deCenter/count_reg[20] |                              |                1 |              1 |
|  clock_IBUF_BUFG | deDown/count_reg[20]   |                              |                1 |              1 |
|  clock_IBUF_BUFG | deUp/p_0_in            |                              |                1 |              1 |
|  clock_IBUF_BUFG |                        | deCenter/count[0]_i_1__2_n_0 |                6 |             21 |
|  clock_IBUF_BUFG |                        | deDown/count[0]_i_1__1_n_0   |                6 |             21 |
|  clock_IBUF_BUFG |                        | deUp/count[0]_i_1__0_n_0     |                6 |             21 |
|  clock_IBUF_BUFG |                        |                              |                6 |             22 |
|  clock_IBUF_BUFG | fsm/sel                |                              |               13 |             51 |
+------------------+------------------------+------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     3 |
| 16+    |                     5 |
+--------+-----------------------+


