{"vcs1":{"timestamp_begin":1700379143.299372449, "rt":10.62, "ut":9.27, "st":0.79}}
{"vcselab":{"timestamp_begin":1700379154.002292310, "rt":1.38, "ut":0.34, "st":0.22}}
{"link":{"timestamp_begin":1700379155.466886997, "rt":0.46, "ut":0.14, "st":0.24}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1700379142.627460720}
{"VCS_COMP_START_TIME": 1700379142.627460720}
{"VCS_COMP_END_TIME": 1700379348.870748966}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+CG +notimingchecks"}
{"vcs1": {"peak_mem": 370216}}
{"stitch_vcselab": {"peak_mem": 240016}}
