OpenROAD b16bda7e82721d10566ff7e2b68f1ff0be9f9e38 
Features included (+) or not (-): +Charts +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
define_corners Typical
read_liberty -corner Typical /Users/andacerdogan/.volare/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Using 1e-12 for capacitance...
Using 1e+03 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-09 for power...
Using 1e-06 for distance...
[INFO ODB-0227] LEF file: /Users/andacerdogan/OpenLane/designs/alu/runs/RUN_2025.05.03_17.12.16/tmp/merged.nom.lef, created 13 layers, 25 vias, 441 library cells
[INFO ODB-0127] Reading DEF file: /Users/andacerdogan/OpenLane/designs/alu/runs/RUN_2025.05.03_17.12.16/tmp/signoff/36-alu.p.def
[INFO ODB-0128] Design: alu
[INFO ODB-0130]     Created 29 pins.
[INFO ODB-0131]     Created 1470 components and 6595 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 5552 connections.
[INFO ODB-0133]     Created 303 nets and 1043 connections.
[INFO ODB-0134] Finished DEF file: /Users/andacerdogan/OpenLane/designs/alu/runs/RUN_2025.05.03_17.12.16/tmp/signoff/36-alu.p.def
Reading design constraints file at '/Users/andacerdogan/OpenLane/scripts/base.sdc'…
[INFO]: Setting output delay to: 2.0
[INFO]: Setting input delay to: 2.0
[WARNING STA-0366] port '__VIRTUAL_CLK__' not found.
[INFO]: Setting load to: 0.033442
[INFO]: Setting clock uncertainty to: 0.25
[INFO]: Setting clock transition to: 0.15
[WARNING STA-0419] transition time can not be specified for virtual clocks.
[INFO]: Setting timing derate to: 5.0 %
[WARNING] Did not save OpenROAD database!
Writing netlist to '/Users/andacerdogan/OpenLane/designs/alu/runs/RUN_2025.05.03_17.12.16/tmp/signoff/36-alu.nl.v'…
Writing powered netlist to '/Users/andacerdogan/OpenLane/designs/alu/runs/RUN_2025.05.03_17.12.16/tmp/signoff/36-alu.pnl.v'…
