-makelib ies_lib/xil_defaultlib \
  "../../../bd/SDDR_TT_M/ip/SDDR_TT_M_SDDR_TT_0_0/sim/SDDR_TT_M_SDDR_TT_0_0.vhd" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../bd/SDDR_TT_M/ip/SDDR_TT_M_selectio_wiz_0_0/SDDR_TT_M_selectio_wiz_0_0_selectio_wiz.v" \
  "../../../bd/SDDR_TT_M/ip/SDDR_TT_M_selectio_wiz_0_0/SDDR_TT_M_selectio_wiz_0_0.v" \
-endlib
-makelib ies_lib/util_vector_logic_v2_0_1 \
  "../../../../SCSDDR_TT.srcs/sources_1/bd/SDDR_TT_M/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../bd/SDDR_TT_M/ip/SDDR_TT_M_util_vector_logic_0_0/sim/SDDR_TT_M_util_vector_logic_0_0.v" \
-endlib
-makelib ies_lib/xlconstant_v1_1_6 \
  "../../../../SCSDDR_TT.srcs/sources_1/bd/SDDR_TT_M/ipshared/66e7/hdl/xlconstant_v1_1_vl_rfs.v" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../bd/SDDR_TT_M/ip/SDDR_TT_M_xlconstant_0_0/sim/SDDR_TT_M_xlconstant_0_0.v" \
-endlib
-makelib ies_lib/xlconcat_v2_1_3 \
  "../../../../SCSDDR_TT.srcs/sources_1/bd/SDDR_TT_M/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../bd/SDDR_TT_M/ip/SDDR_TT_M_xlconcat_0_0/sim/SDDR_TT_M_xlconcat_0_0.v" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../bd/SDDR_TT_M/ip/SDDR_TT_M_TT_SLICER_0_0/sim/SDDR_TT_M_TT_SLICER_0_0.vhd" \
  "../../../bd/SDDR_TT_M/sim/SDDR_TT_M.vhd" \
-endlib
-makelib ies_lib/xil_defaultlib \
  glbl.v
-endlib

