

================================================================
== Vitis HLS Report for 'conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11'
================================================================
* Date:           Thu Mar 13 13:04:01 2025

* Version:        2024.1.2 (Build 5096458 on Sep  5 2024)
* Project:        project_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |               Loop Name               |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_119_10_VITIS_LOOP_120_11  |        ?|        ?|        47|          1|          1|     ?|       yes|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     693|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     3|    4566|    3496|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|      72|    -|
|Register         |        -|     -|     576|      64|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     3|    5142|    4325|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------+------------------------+---------+----+------+------+-----+
    |          Instance          |         Module         | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +----------------------------+------------------------+---------+----+------+------+-----+
    |mul_32s_32s_32_1_1_U12      |mul_32s_32s_32_1_1      |        0|   3|     0|    20|    0|
    |sdiv_32ns_32ns_32_36_1_U13  |sdiv_32ns_32ns_32_36_1  |        0|   0|  2283|  1738|    0|
    |srem_32ns_32ns_32_36_1_U14  |srem_32ns_32ns_32_36_1  |        0|   0|  2283|  1738|    0|
    +----------------------------+------------------------+---------+----+------+------+-----+
    |Total                       |                        |        0|   3|  4566|  3496|    0|
    +----------------------------+------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln119_1_fu_216_p2      |         +|   0|  0|  71|          64|           1|
    |add_ln119_fu_296_p2        |         +|   0|  0|  38|          31|           1|
    |add_ln120_fu_244_p2        |         +|   0|  0|  38|          31|           1|
    |add_ln123_1_fu_411_p2      |         +|   0|  0|  17|          12|          12|
    |add_ln123_fu_394_p2        |         +|   0|  0|  17|          12|          12|
    |add_ln124_1_fu_274_p2      |         +|   0|  0|  32|          32|          32|
    |add_ln124_2_fu_279_p2      |         +|   0|  0|  32|          32|          32|
    |add_ln124_3_fu_368_p2      |         +|   0|  0|  64|          64|          64|
    |add_ln124_4_fu_363_p2      |         +|   0|  0|  64|          64|          64|
    |empty_fu_335_p2            |         +|   0|  0|  40|          33|          33|
    |mul_ln124_fu_169_p0        |         +|   0|  0|  39|          32|          32|
    |sub_ln123_1_fu_405_p2      |         -|   0|  0|  17|          12|          12|
    |sub_ln123_fu_325_p2        |         -|   0|  0|  17|          12|          12|
    |icmp_ln119_fu_211_p2       |      icmp|   0|  0|  71|          64|          64|
    |icmp_ln120_fu_206_p2       |      icmp|   0|  0|  39|          32|          32|
    |ap_block_pp0_stage0_11001  |        or|   0|  0|   2|           1|           1|
    |i_3_fu_250_p3              |    select|   0|  0|  31|           1|          31|
    |select_ln119_1_fu_302_p3   |    select|   0|  0|  31|           1|          31|
    |select_ln119_fu_222_p3     |    select|   0|  0|  31|           1|          31|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 693|         532|         500|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |i_fu_84                  |   9|          2|   31|         62|
    |indvar_flatten63_fu_92   |   9|          2|   64|        128|
    |mem2_blk_n_AR            |   9|          2|    1|          2|
    |mem2_blk_n_R             |   9|          2|    1|          2|
    |oc2_fu_88                |   9|          2|   31|         62|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  72|         16|  131|        262|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_ln123_1_reg_527                |  12|   0|   12|          0|
    |add_ln124_2_reg_506                |  32|   0|   32|          0|
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter33           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter34           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter35           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter36           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter37           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter38           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter39           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter40           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter41           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter42           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter43           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter44           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter45           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter46           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter47           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter21_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter22_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter23_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter24_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter25_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter26_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter27_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter28_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter29_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter30_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter31_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter32_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter33_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter34_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter35_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter36_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter37_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter38_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter39_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter40_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter41_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter42_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter43_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter44_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter45_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter46_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |i_fu_84                            |  31|   0|   31|          0|
    |icmp_ln120_reg_491                 |   1|   0|    1|          0|
    |indvar_flatten63_fu_92             |  64|   0|   64|          0|
    |mem2_addr_1_read_reg_532           |  32|   0|   32|          0|
    |mem2_addr_1_reg_521                |  64|   0|   64|          0|
    |oc2_fu_88                          |  31|   0|   31|          0|
    |trunc_ln123_2_reg_511              |  12|   0|   12|          0|
    |trunc_ln123_3_reg_516              |  12|   0|   12|          0|
    |zext_ln104_cast_reg_486            |  32|   0|   33|          1|
    |zext_ln91_3_cast_reg_481           |  31|   0|   32|          1|
    |add_ln123_1_reg_527                |  64|  32|   12|          0|
    |icmp_ln120_reg_491                 |  64|  32|    1|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 576|  64|  463|          2|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------------------------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |                         Source Object                        |    C Type    |
+---------------------+-----+-----+------------+--------------------------------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11|  return value|
|m_axi_mem2_AWVALID   |  out|    1|       m_axi|                                                          mem2|       pointer|
|m_axi_mem2_AWREADY   |   in|    1|       m_axi|                                                          mem2|       pointer|
|m_axi_mem2_AWADDR    |  out|   64|       m_axi|                                                          mem2|       pointer|
|m_axi_mem2_AWID      |  out|    1|       m_axi|                                                          mem2|       pointer|
|m_axi_mem2_AWLEN     |  out|   32|       m_axi|                                                          mem2|       pointer|
|m_axi_mem2_AWSIZE    |  out|    3|       m_axi|                                                          mem2|       pointer|
|m_axi_mem2_AWBURST   |  out|    2|       m_axi|                                                          mem2|       pointer|
|m_axi_mem2_AWLOCK    |  out|    2|       m_axi|                                                          mem2|       pointer|
|m_axi_mem2_AWCACHE   |  out|    4|       m_axi|                                                          mem2|       pointer|
|m_axi_mem2_AWPROT    |  out|    3|       m_axi|                                                          mem2|       pointer|
|m_axi_mem2_AWQOS     |  out|    4|       m_axi|                                                          mem2|       pointer|
|m_axi_mem2_AWREGION  |  out|    4|       m_axi|                                                          mem2|       pointer|
|m_axi_mem2_AWUSER    |  out|    1|       m_axi|                                                          mem2|       pointer|
|m_axi_mem2_WVALID    |  out|    1|       m_axi|                                                          mem2|       pointer|
|m_axi_mem2_WREADY    |   in|    1|       m_axi|                                                          mem2|       pointer|
|m_axi_mem2_WDATA     |  out|   32|       m_axi|                                                          mem2|       pointer|
|m_axi_mem2_WSTRB     |  out|    4|       m_axi|                                                          mem2|       pointer|
|m_axi_mem2_WLAST     |  out|    1|       m_axi|                                                          mem2|       pointer|
|m_axi_mem2_WID       |  out|    1|       m_axi|                                                          mem2|       pointer|
|m_axi_mem2_WUSER     |  out|    1|       m_axi|                                                          mem2|       pointer|
|m_axi_mem2_ARVALID   |  out|    1|       m_axi|                                                          mem2|       pointer|
|m_axi_mem2_ARREADY   |   in|    1|       m_axi|                                                          mem2|       pointer|
|m_axi_mem2_ARADDR    |  out|   64|       m_axi|                                                          mem2|       pointer|
|m_axi_mem2_ARID      |  out|    1|       m_axi|                                                          mem2|       pointer|
|m_axi_mem2_ARLEN     |  out|   32|       m_axi|                                                          mem2|       pointer|
|m_axi_mem2_ARSIZE    |  out|    3|       m_axi|                                                          mem2|       pointer|
|m_axi_mem2_ARBURST   |  out|    2|       m_axi|                                                          mem2|       pointer|
|m_axi_mem2_ARLOCK    |  out|    2|       m_axi|                                                          mem2|       pointer|
|m_axi_mem2_ARCACHE   |  out|    4|       m_axi|                                                          mem2|       pointer|
|m_axi_mem2_ARPROT    |  out|    3|       m_axi|                                                          mem2|       pointer|
|m_axi_mem2_ARQOS     |  out|    4|       m_axi|                                                          mem2|       pointer|
|m_axi_mem2_ARREGION  |  out|    4|       m_axi|                                                          mem2|       pointer|
|m_axi_mem2_ARUSER    |  out|    1|       m_axi|                                                          mem2|       pointer|
|m_axi_mem2_RVALID    |   in|    1|       m_axi|                                                          mem2|       pointer|
|m_axi_mem2_RREADY    |  out|    1|       m_axi|                                                          mem2|       pointer|
|m_axi_mem2_RDATA     |   in|   32|       m_axi|                                                          mem2|       pointer|
|m_axi_mem2_RLAST     |   in|    1|       m_axi|                                                          mem2|       pointer|
|m_axi_mem2_RID       |   in|    1|       m_axi|                                                          mem2|       pointer|
|m_axi_mem2_RFIFONUM  |   in|    9|       m_axi|                                                          mem2|       pointer|
|m_axi_mem2_RUSER     |   in|    1|       m_axi|                                                          mem2|       pointer|
|m_axi_mem2_RRESP     |   in|    2|       m_axi|                                                          mem2|       pointer|
|m_axi_mem2_BVALID    |   in|    1|       m_axi|                                                          mem2|       pointer|
|m_axi_mem2_BREADY    |  out|    1|       m_axi|                                                          mem2|       pointer|
|m_axi_mem2_BRESP     |   in|    2|       m_axi|                                                          mem2|       pointer|
|m_axi_mem2_BID       |   in|    1|       m_axi|                                                          mem2|       pointer|
|m_axi_mem2_BUSER     |   in|    1|       m_axi|                                                          mem2|       pointer|
|mul83                |   in|   32|     ap_none|                                                         mul83|        scalar|
|mul_ln104            |   in|   64|     ap_none|                                                     mul_ln104|        scalar|
|zext_ln104           |   in|   32|     ap_none|                                                    zext_ln104|        scalar|
|tileW                |   in|   32|     ap_none|                                                         tileW|        scalar|
|mul_ln90             |   in|   32|     ap_none|                                                      mul_ln90|        scalar|
|out_w                |   in|   32|     ap_none|                                                         out_w|        scalar|
|zext_ln91_3          |   in|   31|     ap_none|                                                   zext_ln91_3|        scalar|
|output_r             |   in|   64|     ap_none|                                                      output_r|        scalar|
|localOut_address0    |  out|   12|   ap_memory|                                                      localOut|         array|
|localOut_ce0         |  out|    1|   ap_memory|                                                      localOut|         array|
|localOut_we0         |  out|    1|   ap_memory|                                                      localOut|         array|
|localOut_d0          |  out|   32|   ap_memory|                                                      localOut|         array|
+---------------------+-----+-----+------------+--------------------------------------------------------------+--------------+

