--- verilog_synth
+++ uhdm_synth
@@ -14,10 +14,10 @@
 (* src = "dut.sv:1.28-1.31" *)
 input pre;
 wire pre;
-(* init = 1'h0 *)
 (* src = "dut.sv:1.49-1.50" *)
 output q;
 wire q;
+(* \always_ff  = 32'd1 *)
 (* src = "dut.sv:7.5-11.16" *)
 \$_SDFF_PP1_  q_reg /* _0_ */ (
 .C(clk),
